
lab1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004d8c  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000310  08004f3c  08004f3c  00014f3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800524c  0800524c  00020184  2**0
                  CONTENTS
  4 .ARM          00000008  0800524c  0800524c  0001524c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005254  08005254  00020184  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005254  08005254  00015254  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005258  08005258  00015258  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000184  20000000  0800525c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020184  2**0
                  CONTENTS
 10 .bss          000005ac  20000184  20000184  00020184  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000730  20000730  00020184  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020184  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009e50  00000000  00000000  000201b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001cfe  00000000  00000000  0002a004  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000840  00000000  00000000  0002bd08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000778  00000000  00000000  0002c548  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022dc0  00000000  00000000  0002ccc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000acb0  00000000  00000000  0004fa80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d0404  00000000  00000000  0005a730  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0012ab34  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002850  00000000  00000000  0012ab84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000184 	.word	0x20000184
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08004f24 	.word	0x08004f24

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000188 	.word	0x20000188
 80001ec:	08004f24 	.word	0x08004f24

080001f0 <strcmp>:
 80001f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001f8:	2a01      	cmp	r2, #1
 80001fa:	bf28      	it	cs
 80001fc:	429a      	cmpcs	r2, r3
 80001fe:	d0f7      	beq.n	80001f0 <strcmp>
 8000200:	1ad0      	subs	r0, r2, r3
 8000202:	4770      	bx	lr

08000204 <strlen>:
 8000204:	4603      	mov	r3, r0
 8000206:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020a:	2a00      	cmp	r2, #0
 800020c:	d1fb      	bne.n	8000206 <strlen+0x2>
 800020e:	1a18      	subs	r0, r3, r0
 8000210:	3801      	subs	r0, #1
 8000212:	4770      	bx	lr
	...

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b974 	b.w	80005c0 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	468e      	mov	lr, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d14d      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fe:	428a      	cmp	r2, r1
 8000300:	4694      	mov	ip, r2
 8000302:	d969      	bls.n	80003d8 <__udivmoddi4+0xe8>
 8000304:	fab2 f282 	clz	r2, r2
 8000308:	b152      	cbz	r2, 8000320 <__udivmoddi4+0x30>
 800030a:	fa01 f302 	lsl.w	r3, r1, r2
 800030e:	f1c2 0120 	rsb	r1, r2, #32
 8000312:	fa20 f101 	lsr.w	r1, r0, r1
 8000316:	fa0c fc02 	lsl.w	ip, ip, r2
 800031a:	ea41 0e03 	orr.w	lr, r1, r3
 800031e:	4094      	lsls	r4, r2
 8000320:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000324:	0c21      	lsrs	r1, r4, #16
 8000326:	fbbe f6f8 	udiv	r6, lr, r8
 800032a:	fa1f f78c 	uxth.w	r7, ip
 800032e:	fb08 e316 	mls	r3, r8, r6, lr
 8000332:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000336:	fb06 f107 	mul.w	r1, r6, r7
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f106 30ff 	add.w	r0, r6, #4294967295
 8000346:	f080 811f 	bcs.w	8000588 <__udivmoddi4+0x298>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 811c 	bls.w	8000588 <__udivmoddi4+0x298>
 8000350:	3e02      	subs	r6, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a5b      	subs	r3, r3, r1
 8000356:	b2a4      	uxth	r4, r4
 8000358:	fbb3 f0f8 	udiv	r0, r3, r8
 800035c:	fb08 3310 	mls	r3, r8, r0, r3
 8000360:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000364:	fb00 f707 	mul.w	r7, r0, r7
 8000368:	42a7      	cmp	r7, r4
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x92>
 800036c:	eb1c 0404 	adds.w	r4, ip, r4
 8000370:	f100 33ff 	add.w	r3, r0, #4294967295
 8000374:	f080 810a 	bcs.w	800058c <__udivmoddi4+0x29c>
 8000378:	42a7      	cmp	r7, r4
 800037a:	f240 8107 	bls.w	800058c <__udivmoddi4+0x29c>
 800037e:	4464      	add	r4, ip
 8000380:	3802      	subs	r0, #2
 8000382:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000386:	1be4      	subs	r4, r4, r7
 8000388:	2600      	movs	r6, #0
 800038a:	b11d      	cbz	r5, 8000394 <__udivmoddi4+0xa4>
 800038c:	40d4      	lsrs	r4, r2
 800038e:	2300      	movs	r3, #0
 8000390:	e9c5 4300 	strd	r4, r3, [r5]
 8000394:	4631      	mov	r1, r6
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d909      	bls.n	80003b2 <__udivmoddi4+0xc2>
 800039e:	2d00      	cmp	r5, #0
 80003a0:	f000 80ef 	beq.w	8000582 <__udivmoddi4+0x292>
 80003a4:	2600      	movs	r6, #0
 80003a6:	e9c5 0100 	strd	r0, r1, [r5]
 80003aa:	4630      	mov	r0, r6
 80003ac:	4631      	mov	r1, r6
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	fab3 f683 	clz	r6, r3
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	d14a      	bne.n	8000450 <__udivmoddi4+0x160>
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d302      	bcc.n	80003c4 <__udivmoddi4+0xd4>
 80003be:	4282      	cmp	r2, r0
 80003c0:	f200 80f9 	bhi.w	80005b6 <__udivmoddi4+0x2c6>
 80003c4:	1a84      	subs	r4, r0, r2
 80003c6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ca:	2001      	movs	r0, #1
 80003cc:	469e      	mov	lr, r3
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	d0e0      	beq.n	8000394 <__udivmoddi4+0xa4>
 80003d2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003d6:	e7dd      	b.n	8000394 <__udivmoddi4+0xa4>
 80003d8:	b902      	cbnz	r2, 80003dc <__udivmoddi4+0xec>
 80003da:	deff      	udf	#255	; 0xff
 80003dc:	fab2 f282 	clz	r2, r2
 80003e0:	2a00      	cmp	r2, #0
 80003e2:	f040 8092 	bne.w	800050a <__udivmoddi4+0x21a>
 80003e6:	eba1 010c 	sub.w	r1, r1, ip
 80003ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ee:	fa1f fe8c 	uxth.w	lr, ip
 80003f2:	2601      	movs	r6, #1
 80003f4:	0c20      	lsrs	r0, r4, #16
 80003f6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003fa:	fb07 1113 	mls	r1, r7, r3, r1
 80003fe:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000402:	fb0e f003 	mul.w	r0, lr, r3
 8000406:	4288      	cmp	r0, r1
 8000408:	d908      	bls.n	800041c <__udivmoddi4+0x12c>
 800040a:	eb1c 0101 	adds.w	r1, ip, r1
 800040e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x12a>
 8000414:	4288      	cmp	r0, r1
 8000416:	f200 80cb 	bhi.w	80005b0 <__udivmoddi4+0x2c0>
 800041a:	4643      	mov	r3, r8
 800041c:	1a09      	subs	r1, r1, r0
 800041e:	b2a4      	uxth	r4, r4
 8000420:	fbb1 f0f7 	udiv	r0, r1, r7
 8000424:	fb07 1110 	mls	r1, r7, r0, r1
 8000428:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800042c:	fb0e fe00 	mul.w	lr, lr, r0
 8000430:	45a6      	cmp	lr, r4
 8000432:	d908      	bls.n	8000446 <__udivmoddi4+0x156>
 8000434:	eb1c 0404 	adds.w	r4, ip, r4
 8000438:	f100 31ff 	add.w	r1, r0, #4294967295
 800043c:	d202      	bcs.n	8000444 <__udivmoddi4+0x154>
 800043e:	45a6      	cmp	lr, r4
 8000440:	f200 80bb 	bhi.w	80005ba <__udivmoddi4+0x2ca>
 8000444:	4608      	mov	r0, r1
 8000446:	eba4 040e 	sub.w	r4, r4, lr
 800044a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800044e:	e79c      	b.n	800038a <__udivmoddi4+0x9a>
 8000450:	f1c6 0720 	rsb	r7, r6, #32
 8000454:	40b3      	lsls	r3, r6
 8000456:	fa22 fc07 	lsr.w	ip, r2, r7
 800045a:	ea4c 0c03 	orr.w	ip, ip, r3
 800045e:	fa20 f407 	lsr.w	r4, r0, r7
 8000462:	fa01 f306 	lsl.w	r3, r1, r6
 8000466:	431c      	orrs	r4, r3
 8000468:	40f9      	lsrs	r1, r7
 800046a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800046e:	fa00 f306 	lsl.w	r3, r0, r6
 8000472:	fbb1 f8f9 	udiv	r8, r1, r9
 8000476:	0c20      	lsrs	r0, r4, #16
 8000478:	fa1f fe8c 	uxth.w	lr, ip
 800047c:	fb09 1118 	mls	r1, r9, r8, r1
 8000480:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000484:	fb08 f00e 	mul.w	r0, r8, lr
 8000488:	4288      	cmp	r0, r1
 800048a:	fa02 f206 	lsl.w	r2, r2, r6
 800048e:	d90b      	bls.n	80004a8 <__udivmoddi4+0x1b8>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f108 3aff 	add.w	sl, r8, #4294967295
 8000498:	f080 8088 	bcs.w	80005ac <__udivmoddi4+0x2bc>
 800049c:	4288      	cmp	r0, r1
 800049e:	f240 8085 	bls.w	80005ac <__udivmoddi4+0x2bc>
 80004a2:	f1a8 0802 	sub.w	r8, r8, #2
 80004a6:	4461      	add	r1, ip
 80004a8:	1a09      	subs	r1, r1, r0
 80004aa:	b2a4      	uxth	r4, r4
 80004ac:	fbb1 f0f9 	udiv	r0, r1, r9
 80004b0:	fb09 1110 	mls	r1, r9, r0, r1
 80004b4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004b8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004bc:	458e      	cmp	lr, r1
 80004be:	d908      	bls.n	80004d2 <__udivmoddi4+0x1e2>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004c8:	d26c      	bcs.n	80005a4 <__udivmoddi4+0x2b4>
 80004ca:	458e      	cmp	lr, r1
 80004cc:	d96a      	bls.n	80005a4 <__udivmoddi4+0x2b4>
 80004ce:	3802      	subs	r0, #2
 80004d0:	4461      	add	r1, ip
 80004d2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004d6:	fba0 9402 	umull	r9, r4, r0, r2
 80004da:	eba1 010e 	sub.w	r1, r1, lr
 80004de:	42a1      	cmp	r1, r4
 80004e0:	46c8      	mov	r8, r9
 80004e2:	46a6      	mov	lr, r4
 80004e4:	d356      	bcc.n	8000594 <__udivmoddi4+0x2a4>
 80004e6:	d053      	beq.n	8000590 <__udivmoddi4+0x2a0>
 80004e8:	b15d      	cbz	r5, 8000502 <__udivmoddi4+0x212>
 80004ea:	ebb3 0208 	subs.w	r2, r3, r8
 80004ee:	eb61 010e 	sbc.w	r1, r1, lr
 80004f2:	fa01 f707 	lsl.w	r7, r1, r7
 80004f6:	fa22 f306 	lsr.w	r3, r2, r6
 80004fa:	40f1      	lsrs	r1, r6
 80004fc:	431f      	orrs	r7, r3
 80004fe:	e9c5 7100 	strd	r7, r1, [r5]
 8000502:	2600      	movs	r6, #0
 8000504:	4631      	mov	r1, r6
 8000506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800050a:	f1c2 0320 	rsb	r3, r2, #32
 800050e:	40d8      	lsrs	r0, r3
 8000510:	fa0c fc02 	lsl.w	ip, ip, r2
 8000514:	fa21 f303 	lsr.w	r3, r1, r3
 8000518:	4091      	lsls	r1, r2
 800051a:	4301      	orrs	r1, r0
 800051c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000520:	fa1f fe8c 	uxth.w	lr, ip
 8000524:	fbb3 f0f7 	udiv	r0, r3, r7
 8000528:	fb07 3610 	mls	r6, r7, r0, r3
 800052c:	0c0b      	lsrs	r3, r1, #16
 800052e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000532:	fb00 f60e 	mul.w	r6, r0, lr
 8000536:	429e      	cmp	r6, r3
 8000538:	fa04 f402 	lsl.w	r4, r4, r2
 800053c:	d908      	bls.n	8000550 <__udivmoddi4+0x260>
 800053e:	eb1c 0303 	adds.w	r3, ip, r3
 8000542:	f100 38ff 	add.w	r8, r0, #4294967295
 8000546:	d22f      	bcs.n	80005a8 <__udivmoddi4+0x2b8>
 8000548:	429e      	cmp	r6, r3
 800054a:	d92d      	bls.n	80005a8 <__udivmoddi4+0x2b8>
 800054c:	3802      	subs	r0, #2
 800054e:	4463      	add	r3, ip
 8000550:	1b9b      	subs	r3, r3, r6
 8000552:	b289      	uxth	r1, r1
 8000554:	fbb3 f6f7 	udiv	r6, r3, r7
 8000558:	fb07 3316 	mls	r3, r7, r6, r3
 800055c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000560:	fb06 f30e 	mul.w	r3, r6, lr
 8000564:	428b      	cmp	r3, r1
 8000566:	d908      	bls.n	800057a <__udivmoddi4+0x28a>
 8000568:	eb1c 0101 	adds.w	r1, ip, r1
 800056c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000570:	d216      	bcs.n	80005a0 <__udivmoddi4+0x2b0>
 8000572:	428b      	cmp	r3, r1
 8000574:	d914      	bls.n	80005a0 <__udivmoddi4+0x2b0>
 8000576:	3e02      	subs	r6, #2
 8000578:	4461      	add	r1, ip
 800057a:	1ac9      	subs	r1, r1, r3
 800057c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000580:	e738      	b.n	80003f4 <__udivmoddi4+0x104>
 8000582:	462e      	mov	r6, r5
 8000584:	4628      	mov	r0, r5
 8000586:	e705      	b.n	8000394 <__udivmoddi4+0xa4>
 8000588:	4606      	mov	r6, r0
 800058a:	e6e3      	b.n	8000354 <__udivmoddi4+0x64>
 800058c:	4618      	mov	r0, r3
 800058e:	e6f8      	b.n	8000382 <__udivmoddi4+0x92>
 8000590:	454b      	cmp	r3, r9
 8000592:	d2a9      	bcs.n	80004e8 <__udivmoddi4+0x1f8>
 8000594:	ebb9 0802 	subs.w	r8, r9, r2
 8000598:	eb64 0e0c 	sbc.w	lr, r4, ip
 800059c:	3801      	subs	r0, #1
 800059e:	e7a3      	b.n	80004e8 <__udivmoddi4+0x1f8>
 80005a0:	4646      	mov	r6, r8
 80005a2:	e7ea      	b.n	800057a <__udivmoddi4+0x28a>
 80005a4:	4620      	mov	r0, r4
 80005a6:	e794      	b.n	80004d2 <__udivmoddi4+0x1e2>
 80005a8:	4640      	mov	r0, r8
 80005aa:	e7d1      	b.n	8000550 <__udivmoddi4+0x260>
 80005ac:	46d0      	mov	r8, sl
 80005ae:	e77b      	b.n	80004a8 <__udivmoddi4+0x1b8>
 80005b0:	3b02      	subs	r3, #2
 80005b2:	4461      	add	r1, ip
 80005b4:	e732      	b.n	800041c <__udivmoddi4+0x12c>
 80005b6:	4630      	mov	r0, r6
 80005b8:	e709      	b.n	80003ce <__udivmoddi4+0xde>
 80005ba:	4464      	add	r4, ip
 80005bc:	3802      	subs	r0, #2
 80005be:	e742      	b.n	8000446 <__udivmoddi4+0x156>

080005c0 <__aeabi_idiv0>:
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop

080005c4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b08a      	sub	sp, #40	; 0x28
 80005c8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ca:	f107 0314 	add.w	r3, r7, #20
 80005ce:	2200      	movs	r2, #0
 80005d0:	601a      	str	r2, [r3, #0]
 80005d2:	605a      	str	r2, [r3, #4]
 80005d4:	609a      	str	r2, [r3, #8]
 80005d6:	60da      	str	r2, [r3, #12]
 80005d8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005da:	2300      	movs	r3, #0
 80005dc:	613b      	str	r3, [r7, #16]
 80005de:	4b2e      	ldr	r3, [pc, #184]	; (8000698 <MX_GPIO_Init+0xd4>)
 80005e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005e2:	4a2d      	ldr	r2, [pc, #180]	; (8000698 <MX_GPIO_Init+0xd4>)
 80005e4:	f043 0304 	orr.w	r3, r3, #4
 80005e8:	6313      	str	r3, [r2, #48]	; 0x30
 80005ea:	4b2b      	ldr	r3, [pc, #172]	; (8000698 <MX_GPIO_Init+0xd4>)
 80005ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ee:	f003 0304 	and.w	r3, r3, #4
 80005f2:	613b      	str	r3, [r7, #16]
 80005f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80005f6:	2300      	movs	r3, #0
 80005f8:	60fb      	str	r3, [r7, #12]
 80005fa:	4b27      	ldr	r3, [pc, #156]	; (8000698 <MX_GPIO_Init+0xd4>)
 80005fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005fe:	4a26      	ldr	r2, [pc, #152]	; (8000698 <MX_GPIO_Init+0xd4>)
 8000600:	f043 0308 	orr.w	r3, r3, #8
 8000604:	6313      	str	r3, [r2, #48]	; 0x30
 8000606:	4b24      	ldr	r3, [pc, #144]	; (8000698 <MX_GPIO_Init+0xd4>)
 8000608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800060a:	f003 0308 	and.w	r3, r3, #8
 800060e:	60fb      	str	r3, [r7, #12]
 8000610:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000612:	2300      	movs	r3, #0
 8000614:	60bb      	str	r3, [r7, #8]
 8000616:	4b20      	ldr	r3, [pc, #128]	; (8000698 <MX_GPIO_Init+0xd4>)
 8000618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800061a:	4a1f      	ldr	r2, [pc, #124]	; (8000698 <MX_GPIO_Init+0xd4>)
 800061c:	f043 0301 	orr.w	r3, r3, #1
 8000620:	6313      	str	r3, [r2, #48]	; 0x30
 8000622:	4b1d      	ldr	r3, [pc, #116]	; (8000698 <MX_GPIO_Init+0xd4>)
 8000624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000626:	f003 0301 	and.w	r3, r3, #1
 800062a:	60bb      	str	r3, [r7, #8]
 800062c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800062e:	2300      	movs	r3, #0
 8000630:	607b      	str	r3, [r7, #4]
 8000632:	4b19      	ldr	r3, [pc, #100]	; (8000698 <MX_GPIO_Init+0xd4>)
 8000634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000636:	4a18      	ldr	r2, [pc, #96]	; (8000698 <MX_GPIO_Init+0xd4>)
 8000638:	f043 0302 	orr.w	r3, r3, #2
 800063c:	6313      	str	r3, [r2, #48]	; 0x30
 800063e:	4b16      	ldr	r3, [pc, #88]	; (8000698 <MX_GPIO_Init+0xd4>)
 8000640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000642:	f003 0302 	and.w	r3, r3, #2
 8000646:	607b      	str	r3, [r7, #4]
 8000648:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800064a:	2200      	movs	r2, #0
 800064c:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8000650:	4812      	ldr	r0, [pc, #72]	; (800069c <MX_GPIO_Init+0xd8>)
 8000652:	f001 faf5 	bl	8001c40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000656:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800065a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800065c:	2300      	movs	r3, #0
 800065e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000660:	2300      	movs	r3, #0
 8000662:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000664:	f107 0314 	add.w	r3, r7, #20
 8000668:	4619      	mov	r1, r3
 800066a:	480d      	ldr	r0, [pc, #52]	; (80006a0 <MX_GPIO_Init+0xdc>)
 800066c:	f001 f924 	bl	80018b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000670:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000674:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000676:	2301      	movs	r3, #1
 8000678:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800067a:	2300      	movs	r3, #0
 800067c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800067e:	2300      	movs	r3, #0
 8000680:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000682:	f107 0314 	add.w	r3, r7, #20
 8000686:	4619      	mov	r1, r3
 8000688:	4804      	ldr	r0, [pc, #16]	; (800069c <MX_GPIO_Init+0xd8>)
 800068a:	f001 f915 	bl	80018b8 <HAL_GPIO_Init>

}
 800068e:	bf00      	nop
 8000690:	3728      	adds	r7, #40	; 0x28
 8000692:	46bd      	mov	sp, r7
 8000694:	bd80      	pop	{r7, pc}
 8000696:	bf00      	nop
 8000698:	40023800 	.word	0x40023800
 800069c:	40020c00 	.word	0x40020c00
 80006a0:	40020800 	.word	0x40020800

080006a4 <transmit_async>:
struct LastState last_state = {
    .state = { 0 },
    .elapsed_state_time = { 0 },
};

void transmit_async(const char * content) {
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b082      	sub	sp, #8
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]
	content_all = content;
 80006ac:	4a08      	ldr	r2, [pc, #32]	; (80006d0 <transmit_async+0x2c>)
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	6013      	str	r3, [r2, #0]
	HAL_UART_Transmit_IT(&huart6, (uint8_t *) content, strlen(content));
 80006b2:	6878      	ldr	r0, [r7, #4]
 80006b4:	f7ff fda6 	bl	8000204 <strlen>
 80006b8:	4603      	mov	r3, r0
 80006ba:	b29b      	uxth	r3, r3
 80006bc:	461a      	mov	r2, r3
 80006be:	6879      	ldr	r1, [r7, #4]
 80006c0:	4804      	ldr	r0, [pc, #16]	; (80006d4 <transmit_async+0x30>)
 80006c2:	f002 f8b0 	bl	8002826 <HAL_UART_Transmit_IT>
}
 80006c6:	bf00      	nop
 80006c8:	3708      	adds	r7, #8
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	200001e8 	.word	0x200001e8
 80006d4:	200006d8 	.word	0x200006d8

080006d8 <transmit>:

void transmit(const char * content) {
 80006d8:	b580      	push	{r7, lr}
 80006da:	b082      	sub	sp, #8
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart6, (uint8_t *) content, strlen(content), UART_TIMEOUT);
 80006e0:	6878      	ldr	r0, [r7, #4]
 80006e2:	f7ff fd8f 	bl	8000204 <strlen>
 80006e6:	4603      	mov	r3, r0
 80006e8:	b29a      	uxth	r2, r3
 80006ea:	230a      	movs	r3, #10
 80006ec:	6879      	ldr	r1, [r7, #4]
 80006ee:	4803      	ldr	r0, [pc, #12]	; (80006fc <transmit+0x24>)
 80006f0:	f001 ff65 	bl	80025be <HAL_UART_Transmit>
}
 80006f4:	bf00      	nop
 80006f6:	3708      	adds	r7, #8
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}
 80006fc:	200006d8 	.word	0x200006d8

08000700 <print>:

void print(const char * content) {
 8000700:	b580      	push	{r7, lr}
 8000702:	b082      	sub	sp, #8
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]
	if (is_interrupt_mode) {
 8000708:	4b07      	ldr	r3, [pc, #28]	; (8000728 <print+0x28>)
 800070a:	781b      	ldrb	r3, [r3, #0]
 800070c:	2b00      	cmp	r3, #0
 800070e:	d003      	beq.n	8000718 <print+0x18>
		transmit_async(content);
 8000710:	6878      	ldr	r0, [r7, #4]
 8000712:	f7ff ffc7 	bl	80006a4 <transmit_async>
	} else {
		transmit(content);
	}
}
 8000716:	e002      	b.n	800071e <print+0x1e>
		transmit(content);
 8000718:	6878      	ldr	r0, [r7, #4]
 800071a:	f7ff ffdd 	bl	80006d8 <transmit>
}
 800071e:	bf00      	nop
 8000720:	3708      	adds	r7, #8
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}
 8000726:	bf00      	nop
 8000728:	200001e5 	.word	0x200001e5

0800072c <println>:

void println(const char * message) {
 800072c:	b580      	push	{r7, lr}
 800072e:	b082      	sub	sp, #8
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
	print(message);
 8000734:	6878      	ldr	r0, [r7, #4]
 8000736:	f7ff ffe3 	bl	8000700 <print>
	print("\r\n");
 800073a:	4803      	ldr	r0, [pc, #12]	; (8000748 <println+0x1c>)
 800073c:	f7ff ffe0 	bl	8000700 <print>
}
 8000740:	bf00      	nop
 8000742:	3708      	adds	r7, #8
 8000744:	46bd      	mov	sp, r7
 8000746:	bd80      	pop	{r7, pc}
 8000748:	08004f3c 	.word	0x08004f3c

0800074c <print_format>:

void print_format(const char * format, ...) {
 800074c:	b40f      	push	{r0, r1, r2, r3}
 800074e:	b580      	push	{r7, lr}
 8000750:	b082      	sub	sp, #8
 8000752:	af00      	add	r7, sp, #0
	static char buffer[1024];
	va_list ap;
	va_start(ap, format);
 8000754:	f107 0314 	add.w	r3, r7, #20
 8000758:	607b      	str	r3, [r7, #4]
	vsnprintf(buffer, sizeof(buffer), format, ap);
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	693a      	ldr	r2, [r7, #16]
 800075e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000762:	4806      	ldr	r0, [pc, #24]	; (800077c <print_format+0x30>)
 8000764:	f003 fb02 	bl	8003d6c <vsniprintf>
	va_end(ap);
	println(buffer);
 8000768:	4804      	ldr	r0, [pc, #16]	; (800077c <print_format+0x30>)
 800076a:	f7ff ffdf 	bl	800072c <println>
}
 800076e:	bf00      	nop
 8000770:	3708      	adds	r7, #8
 8000772:	46bd      	mov	sp, r7
 8000774:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000778:	b004      	add	sp, #16
 800077a:	4770      	bx	lr
 800077c:	2000023c 	.word	0x2000023c

08000780 <set_active_mode>:

void set_active_mode(uint8_t mode_number) {
 8000780:	b580      	push	{r7, lr}
 8000782:	b082      	sub	sp, #8
 8000784:	af00      	add	r7, sp, #0
 8000786:	4603      	mov	r3, r0
 8000788:	71fb      	strb	r3, [r7, #7]
	led_functions[modes[cur_mode_code].states[last_state.state[cur_mode_code]].color](false);
 800078a:	4b21      	ldr	r3, [pc, #132]	; (8000810 <set_active_mode+0x90>)
 800078c:	781b      	ldrb	r3, [r3, #0]
 800078e:	4618      	mov	r0, r3
 8000790:	4b1f      	ldr	r3, [pc, #124]	; (8000810 <set_active_mode+0x90>)
 8000792:	781b      	ldrb	r3, [r3, #0]
 8000794:	461a      	mov	r2, r3
 8000796:	4b1f      	ldr	r3, [pc, #124]	; (8000814 <set_active_mode+0x94>)
 8000798:	5c9b      	ldrb	r3, [r3, r2]
 800079a:	491f      	ldr	r1, [pc, #124]	; (8000818 <set_active_mode+0x98>)
 800079c:	009a      	lsls	r2, r3, #2
 800079e:	4603      	mov	r3, r0
 80007a0:	011b      	lsls	r3, r3, #4
 80007a2:	4403      	add	r3, r0
 80007a4:	005b      	lsls	r3, r3, #1
 80007a6:	4413      	add	r3, r2
 80007a8:	440b      	add	r3, r1
 80007aa:	3302      	adds	r3, #2
 80007ac:	781b      	ldrb	r3, [r3, #0]
 80007ae:	461a      	mov	r2, r3
 80007b0:	4b1a      	ldr	r3, [pc, #104]	; (800081c <set_active_mode+0x9c>)
 80007b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80007b6:	2000      	movs	r0, #0
 80007b8:	4798      	blx	r3

	cur_mode_code = mode_number;
 80007ba:	4a15      	ldr	r2, [pc, #84]	; (8000810 <set_active_mode+0x90>)
 80007bc:	79fb      	ldrb	r3, [r7, #7]
 80007be:	7013      	strb	r3, [r2, #0]

	if (modes[cur_mode_code].len > 0) {
 80007c0:	4b13      	ldr	r3, [pc, #76]	; (8000810 <set_active_mode+0x90>)
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	4619      	mov	r1, r3
 80007c6:	4a14      	ldr	r2, [pc, #80]	; (8000818 <set_active_mode+0x98>)
 80007c8:	460b      	mov	r3, r1
 80007ca:	011b      	lsls	r3, r3, #4
 80007cc:	440b      	add	r3, r1
 80007ce:	005b      	lsls	r3, r3, #1
 80007d0:	4413      	add	r3, r2
 80007d2:	781b      	ldrb	r3, [r3, #0]
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d017      	beq.n	8000808 <set_active_mode+0x88>
		led_functions[modes[cur_mode_code].states[last_state.state[cur_mode_code]].color](true);
 80007d8:	4b0d      	ldr	r3, [pc, #52]	; (8000810 <set_active_mode+0x90>)
 80007da:	781b      	ldrb	r3, [r3, #0]
 80007dc:	4618      	mov	r0, r3
 80007de:	4b0c      	ldr	r3, [pc, #48]	; (8000810 <set_active_mode+0x90>)
 80007e0:	781b      	ldrb	r3, [r3, #0]
 80007e2:	461a      	mov	r2, r3
 80007e4:	4b0b      	ldr	r3, [pc, #44]	; (8000814 <set_active_mode+0x94>)
 80007e6:	5c9b      	ldrb	r3, [r3, r2]
 80007e8:	490b      	ldr	r1, [pc, #44]	; (8000818 <set_active_mode+0x98>)
 80007ea:	009a      	lsls	r2, r3, #2
 80007ec:	4603      	mov	r3, r0
 80007ee:	011b      	lsls	r3, r3, #4
 80007f0:	4403      	add	r3, r0
 80007f2:	005b      	lsls	r3, r3, #1
 80007f4:	4413      	add	r3, r2
 80007f6:	440b      	add	r3, r1
 80007f8:	3302      	adds	r3, #2
 80007fa:	781b      	ldrb	r3, [r3, #0]
 80007fc:	461a      	mov	r2, r3
 80007fe:	4b07      	ldr	r3, [pc, #28]	; (800081c <set_active_mode+0x9c>)
 8000800:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000804:	2001      	movs	r0, #1
 8000806:	4798      	blx	r3
	}
}
 8000808:	bf00      	nop
 800080a:	3708      	adds	r7, #8
 800080c:	46bd      	mov	sp, r7
 800080e:	bd80      	pop	{r7, pc}
 8000810:	200001e4 	.word	0x200001e4
 8000814:	20000214 	.word	0x20000214
 8000818:	20000004 	.word	0x20000004
 800081c:	08005074 	.word	0x08005074

08000820 <handle_set_command>:

bool handle_set_command() {
 8000820:	b580      	push	{r7, lr}
 8000822:	b082      	sub	sp, #8
 8000824:	af00      	add	r7, sp, #0
	const char * const mode_idx_str = cmd + 4; // set pointer after 'new '
 8000826:	4b13      	ldr	r3, [pc, #76]	; (8000874 <handle_set_command+0x54>)
 8000828:	607b      	str	r3, [r7, #4]

	uint32_t mode_idx;
	if ((sscanf(mode_idx_str, "%lu", &mode_idx) != 1) || ((mode_idx < 1 || mode_idx > current_max_mode + 1) && mode_idx < MAX_MODES_COUNT)) {
 800082a:	463b      	mov	r3, r7
 800082c:	461a      	mov	r2, r3
 800082e:	4912      	ldr	r1, [pc, #72]	; (8000878 <handle_set_command+0x58>)
 8000830:	6878      	ldr	r0, [r7, #4]
 8000832:	f003 fa2d 	bl	8003c90 <siscanf>
 8000836:	4603      	mov	r3, r0
 8000838:	2b01      	cmp	r3, #1
 800083a:	d10c      	bne.n	8000856 <handle_set_command+0x36>
 800083c:	683b      	ldr	r3, [r7, #0]
 800083e:	2b00      	cmp	r3, #0
 8000840:	d006      	beq.n	8000850 <handle_set_command+0x30>
 8000842:	4b0e      	ldr	r3, [pc, #56]	; (800087c <handle_set_command+0x5c>)
 8000844:	781b      	ldrb	r3, [r3, #0]
 8000846:	3301      	adds	r3, #1
 8000848:	461a      	mov	r2, r3
 800084a:	683b      	ldr	r3, [r7, #0]
 800084c:	429a      	cmp	r2, r3
 800084e:	d204      	bcs.n	800085a <handle_set_command+0x3a>
 8000850:	683b      	ldr	r3, [r7, #0]
 8000852:	2b07      	cmp	r3, #7
 8000854:	d801      	bhi.n	800085a <handle_set_command+0x3a>
		return false;
 8000856:	2300      	movs	r3, #0
 8000858:	e007      	b.n	800086a <handle_set_command+0x4a>
	}

	set_active_mode(mode_idx - 1);
 800085a:	683b      	ldr	r3, [r7, #0]
 800085c:	b2db      	uxtb	r3, r3
 800085e:	3b01      	subs	r3, #1
 8000860:	b2db      	uxtb	r3, r3
 8000862:	4618      	mov	r0, r3
 8000864:	f7ff ff8c 	bl	8000780 <set_active_mode>
	return true;
 8000868:	2301      	movs	r3, #1
}
 800086a:	4618      	mov	r0, r3
 800086c:	3708      	adds	r7, #8
 800086e:	46bd      	mov	sp, r7
 8000870:	bd80      	pop	{r7, pc}
 8000872:	bf00      	nop
 8000874:	200001a4 	.word	0x200001a4
 8000878:	08004f40 	.word	0x08004f40
 800087c:	20000002 	.word	0x20000002

08000880 <handle_new_command>:

bool handle_new_command() {
 8000880:	b580      	push	{r7, lr}
 8000882:	b084      	sub	sp, #16
 8000884:	af00      	add	r7, sp, #0
    char* pattern = cmd + 4; // set pointer after 'new '; example: rngyn
 8000886:	4b3b      	ldr	r3, [pc, #236]	; (8000974 <handle_new_command+0xf4>)
 8000888:	60bb      	str	r3, [r7, #8]
	uint32_t pattern_length = strlen(pattern);
 800088a:	68b8      	ldr	r0, [r7, #8]
 800088c:	f7ff fcba 	bl	8000204 <strlen>
 8000890:	6078      	str	r0, [r7, #4]

	if (pattern_length < 2 || pattern_length > 8) {
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	2b01      	cmp	r3, #1
 8000896:	d902      	bls.n	800089e <handle_new_command+0x1e>
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	2b08      	cmp	r3, #8
 800089c:	d901      	bls.n	80008a2 <handle_new_command+0x22>
		return false;
 800089e:	2300      	movs	r3, #0
 80008a0:	e064      	b.n	800096c <handle_new_command+0xec>
	}

	new_mode.len = pattern_length;
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	b2da      	uxtb	r2, r3
 80008a6:	4b34      	ldr	r3, [pc, #208]	; (8000978 <handle_new_command+0xf8>)
 80008a8:	701a      	strb	r2, [r3, #0]

	for (uint8_t i = 0; i < pattern_length; ++i)
 80008aa:	2300      	movs	r3, #0
 80008ac:	73fb      	strb	r3, [r7, #15]
 80008ae:	e050      	b.n	8000952 <handle_new_command+0xd2>
		switch (pattern[i]) {
 80008b0:	7bfb      	ldrb	r3, [r7, #15]
 80008b2:	68ba      	ldr	r2, [r7, #8]
 80008b4:	4413      	add	r3, r2
 80008b6:	781b      	ldrb	r3, [r3, #0]
 80008b8:	3b67      	subs	r3, #103	; 0x67
 80008ba:	2b12      	cmp	r3, #18
 80008bc:	d844      	bhi.n	8000948 <handle_new_command+0xc8>
 80008be:	a201      	add	r2, pc, #4	; (adr r2, 80008c4 <handle_new_command+0x44>)
 80008c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008c4:	0800092d 	.word	0x0800092d
 80008c8:	08000949 	.word	0x08000949
 80008cc:	08000949 	.word	0x08000949
 80008d0:	08000949 	.word	0x08000949
 80008d4:	08000949 	.word	0x08000949
 80008d8:	08000949 	.word	0x08000949
 80008dc:	08000949 	.word	0x08000949
 80008e0:	08000911 	.word	0x08000911
 80008e4:	08000949 	.word	0x08000949
 80008e8:	08000949 	.word	0x08000949
 80008ec:	08000949 	.word	0x08000949
 80008f0:	0800091f 	.word	0x0800091f
 80008f4:	08000949 	.word	0x08000949
 80008f8:	08000949 	.word	0x08000949
 80008fc:	08000949 	.word	0x08000949
 8000900:	08000949 	.word	0x08000949
 8000904:	08000949 	.word	0x08000949
 8000908:	08000949 	.word	0x08000949
 800090c:	0800093b 	.word	0x0800093b
			case 'n':
				new_mode.states[i].color = LED_NO_ONE;
 8000910:	7bfb      	ldrb	r3, [r7, #15]
 8000912:	4a19      	ldr	r2, [pc, #100]	; (8000978 <handle_new_command+0xf8>)
 8000914:	009b      	lsls	r3, r3, #2
 8000916:	4413      	add	r3, r2
 8000918:	2200      	movs	r2, #0
 800091a:	709a      	strb	r2, [r3, #2]
				break;
 800091c:	e016      	b.n	800094c <handle_new_command+0xcc>
			case 'r':
				new_mode.states[i].color = LED_RED;
 800091e:	7bfb      	ldrb	r3, [r7, #15]
 8000920:	4a15      	ldr	r2, [pc, #84]	; (8000978 <handle_new_command+0xf8>)
 8000922:	009b      	lsls	r3, r3, #2
 8000924:	4413      	add	r3, r2
 8000926:	2201      	movs	r2, #1
 8000928:	709a      	strb	r2, [r3, #2]
				break;
 800092a:	e00f      	b.n	800094c <handle_new_command+0xcc>
			case 'g':
				new_mode.states[i].color = LED_GREEN;
 800092c:	7bfb      	ldrb	r3, [r7, #15]
 800092e:	4a12      	ldr	r2, [pc, #72]	; (8000978 <handle_new_command+0xf8>)
 8000930:	009b      	lsls	r3, r3, #2
 8000932:	4413      	add	r3, r2
 8000934:	2202      	movs	r2, #2
 8000936:	709a      	strb	r2, [r3, #2]
				break;
 8000938:	e008      	b.n	800094c <handle_new_command+0xcc>
			case 'y':
				new_mode.states[i].color = LED_YELLOW;
 800093a:	7bfb      	ldrb	r3, [r7, #15]
 800093c:	4a0e      	ldr	r2, [pc, #56]	; (8000978 <handle_new_command+0xf8>)
 800093e:	009b      	lsls	r3, r3, #2
 8000940:	4413      	add	r3, r2
 8000942:	2203      	movs	r2, #3
 8000944:	709a      	strb	r2, [r3, #2]
				break;
 8000946:	e001      	b.n	800094c <handle_new_command+0xcc>
			default:
				return false;
 8000948:	2300      	movs	r3, #0
 800094a:	e00f      	b.n	800096c <handle_new_command+0xec>
	for (uint8_t i = 0; i < pattern_length; ++i)
 800094c:	7bfb      	ldrb	r3, [r7, #15]
 800094e:	3301      	adds	r3, #1
 8000950:	73fb      	strb	r3, [r7, #15]
 8000952:	7bfb      	ldrb	r3, [r7, #15]
 8000954:	687a      	ldr	r2, [r7, #4]
 8000956:	429a      	cmp	r2, r3
 8000958:	d8aa      	bhi.n	80008b0 <handle_new_command+0x30>
		}

	remaining_timeouts_input = pattern_length;
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	b2da      	uxtb	r2, r3
 800095e:	4b07      	ldr	r3, [pc, #28]	; (800097c <handle_new_command+0xfc>)
 8000960:	701a      	strb	r2, [r3, #0]

	print_format("Creating new mode with length of %d. Please specify timeouts for each state (slow, medium, fast):\r\n", pattern_length);
 8000962:	6879      	ldr	r1, [r7, #4]
 8000964:	4806      	ldr	r0, [pc, #24]	; (8000980 <handle_new_command+0x100>)
 8000966:	f7ff fef1 	bl	800074c <print_format>

	return true;
 800096a:	2301      	movs	r3, #1
}
 800096c:	4618      	mov	r0, r3
 800096e:	3710      	adds	r7, #16
 8000970:	46bd      	mov	sp, r7
 8000972:	bd80      	pop	{r7, pc}
 8000974:	200001a4 	.word	0x200001a4
 8000978:	200001f0 	.word	0x200001f0
 800097c:	200001ec 	.word	0x200001ec
 8000980:	08004f44 	.word	0x08004f44

08000984 <handle_new_command_timeout>:

bool handle_new_command_timeout() {
 8000984:	b580      	push	{r7, lr}
 8000986:	b082      	sub	sp, #8
 8000988:	af00      	add	r7, sp, #0
	const uint8_t state_idx = new_mode.len - remaining_timeouts_input;
 800098a:	4b46      	ldr	r3, [pc, #280]	; (8000aa4 <handle_new_command_timeout+0x120>)
 800098c:	781a      	ldrb	r2, [r3, #0]
 800098e:	4b46      	ldr	r3, [pc, #280]	; (8000aa8 <handle_new_command_timeout+0x124>)
 8000990:	781b      	ldrb	r3, [r3, #0]
 8000992:	1ad3      	subs	r3, r2, r3
 8000994:	71fb      	strb	r3, [r7, #7]

	if (strlen(cmd) == 0) { // no code after "new"
 8000996:	4b45      	ldr	r3, [pc, #276]	; (8000aac <handle_new_command_timeout+0x128>)
 8000998:	781b      	ldrb	r3, [r3, #0]
 800099a:	2b00      	cmp	r3, #0
 800099c:	d101      	bne.n	80009a2 <handle_new_command_timeout+0x1e>
		return false;
 800099e:	2300      	movs	r3, #0
 80009a0:	e07c      	b.n	8000a9c <handle_new_command_timeout+0x118>
	}

	if (string_equals("slow", cmd)) {
 80009a2:	4942      	ldr	r1, [pc, #264]	; (8000aac <handle_new_command_timeout+0x128>)
 80009a4:	4842      	ldr	r0, [pc, #264]	; (8000ab0 <handle_new_command_timeout+0x12c>)
 80009a6:	f000 fcd7 	bl	8001358 <string_equals>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d007      	beq.n	80009c0 <handle_new_command_timeout+0x3c>
		new_mode.states[state_idx].timeout = SLOW;
 80009b0:	79fb      	ldrb	r3, [r7, #7]
 80009b2:	4a3c      	ldr	r2, [pc, #240]	; (8000aa4 <handle_new_command_timeout+0x120>)
 80009b4:	009b      	lsls	r3, r3, #2
 80009b6:	4413      	add	r3, r2
 80009b8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80009bc:	809a      	strh	r2, [r3, #4]
 80009be:	e01d      	b.n	80009fc <handle_new_command_timeout+0x78>
	}

	else if (string_equals("medium", cmd)) {
 80009c0:	493a      	ldr	r1, [pc, #232]	; (8000aac <handle_new_command_timeout+0x128>)
 80009c2:	483c      	ldr	r0, [pc, #240]	; (8000ab4 <handle_new_command_timeout+0x130>)
 80009c4:	f000 fcc8 	bl	8001358 <string_equals>
 80009c8:	4603      	mov	r3, r0
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d006      	beq.n	80009dc <handle_new_command_timeout+0x58>
		new_mode.states[state_idx].timeout = MEDIUM;
 80009ce:	79fb      	ldrb	r3, [r7, #7]
 80009d0:	4a34      	ldr	r2, [pc, #208]	; (8000aa4 <handle_new_command_timeout+0x120>)
 80009d2:	009b      	lsls	r3, r3, #2
 80009d4:	4413      	add	r3, r2
 80009d6:	22fa      	movs	r2, #250	; 0xfa
 80009d8:	809a      	strh	r2, [r3, #4]
 80009da:	e00f      	b.n	80009fc <handle_new_command_timeout+0x78>
	}

	else if (string_equals("fast", cmd)) {
 80009dc:	4933      	ldr	r1, [pc, #204]	; (8000aac <handle_new_command_timeout+0x128>)
 80009de:	4836      	ldr	r0, [pc, #216]	; (8000ab8 <handle_new_command_timeout+0x134>)
 80009e0:	f000 fcba 	bl	8001358 <string_equals>
 80009e4:	4603      	mov	r3, r0
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d006      	beq.n	80009f8 <handle_new_command_timeout+0x74>
		new_mode.states[state_idx].timeout = FAST;
 80009ea:	79fb      	ldrb	r3, [r7, #7]
 80009ec:	4a2d      	ldr	r2, [pc, #180]	; (8000aa4 <handle_new_command_timeout+0x120>)
 80009ee:	009b      	lsls	r3, r3, #2
 80009f0:	4413      	add	r3, r2
 80009f2:	2264      	movs	r2, #100	; 0x64
 80009f4:	809a      	strh	r2, [r3, #4]
 80009f6:	e001      	b.n	80009fc <handle_new_command_timeout+0x78>
	}

	else {
		return false;
 80009f8:	2300      	movs	r3, #0
 80009fa:	e04f      	b.n	8000a9c <handle_new_command_timeout+0x118>
	}

	--remaining_timeouts_input;
 80009fc:	4b2a      	ldr	r3, [pc, #168]	; (8000aa8 <handle_new_command_timeout+0x124>)
 80009fe:	781b      	ldrb	r3, [r3, #0]
 8000a00:	3b01      	subs	r3, #1
 8000a02:	b2da      	uxtb	r2, r3
 8000a04:	4b28      	ldr	r3, [pc, #160]	; (8000aa8 <handle_new_command_timeout+0x124>)
 8000a06:	701a      	strb	r2, [r3, #0]

	if (remaining_timeouts_input == 0) {
 8000a08:	4b27      	ldr	r3, [pc, #156]	; (8000aa8 <handle_new_command_timeout+0x124>)
 8000a0a:	781b      	ldrb	r3, [r3, #0]
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d138      	bne.n	8000a82 <handle_new_command_timeout+0xfe>
		adding_mode = CONST_MODES_COUNT + (adding_mode + 1 - CONST_MODES_COUNT) % (MAX_MODES_COUNT - CONST_MODES_COUNT + 1);
 8000a10:	4b2a      	ldr	r3, [pc, #168]	; (8000abc <handle_new_command_timeout+0x138>)
 8000a12:	781b      	ldrb	r3, [r3, #0]
 8000a14:	3301      	adds	r3, #1
 8000a16:	4a2a      	ldr	r2, [pc, #168]	; (8000ac0 <handle_new_command_timeout+0x13c>)
 8000a18:	7812      	ldrb	r2, [r2, #0]
 8000a1a:	1a9b      	subs	r3, r3, r2
 8000a1c:	4a28      	ldr	r2, [pc, #160]	; (8000ac0 <handle_new_command_timeout+0x13c>)
 8000a1e:	7812      	ldrb	r2, [r2, #0]
 8000a20:	f1c2 0209 	rsb	r2, r2, #9
 8000a24:	fb93 f1f2 	sdiv	r1, r3, r2
 8000a28:	fb01 f202 	mul.w	r2, r1, r2
 8000a2c:	1a9b      	subs	r3, r3, r2
 8000a2e:	b2da      	uxtb	r2, r3
 8000a30:	4b23      	ldr	r3, [pc, #140]	; (8000ac0 <handle_new_command_timeout+0x13c>)
 8000a32:	781b      	ldrb	r3, [r3, #0]
 8000a34:	4413      	add	r3, r2
 8000a36:	b2da      	uxtb	r2, r3
 8000a38:	4b20      	ldr	r3, [pc, #128]	; (8000abc <handle_new_command_timeout+0x138>)
 8000a3a:	701a      	strb	r2, [r3, #0]

		const uint8_t mode_idx = adding_mode;
 8000a3c:	4b1f      	ldr	r3, [pc, #124]	; (8000abc <handle_new_command_timeout+0x138>)
 8000a3e:	781b      	ldrb	r3, [r3, #0]
 8000a40:	71bb      	strb	r3, [r7, #6]

		memcpy(modes + mode_idx, &(new_mode), sizeof(new_mode));
 8000a42:	79ba      	ldrb	r2, [r7, #6]
 8000a44:	4613      	mov	r3, r2
 8000a46:	011b      	lsls	r3, r3, #4
 8000a48:	4413      	add	r3, r2
 8000a4a:	005b      	lsls	r3, r3, #1
 8000a4c:	461a      	mov	r2, r3
 8000a4e:	4b1d      	ldr	r3, [pc, #116]	; (8000ac4 <handle_new_command_timeout+0x140>)
 8000a50:	4413      	add	r3, r2
 8000a52:	2222      	movs	r2, #34	; 0x22
 8000a54:	4913      	ldr	r1, [pc, #76]	; (8000aa4 <handle_new_command_timeout+0x120>)
 8000a56:	4618      	mov	r0, r3
 8000a58:	f003 f904 	bl	8003c64 <memcpy>

		print_format("The mode %d is created\r\n", mode_idx + 1);
 8000a5c:	79bb      	ldrb	r3, [r7, #6]
 8000a5e:	3301      	adds	r3, #1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4819      	ldr	r0, [pc, #100]	; (8000ac8 <handle_new_command_timeout+0x144>)
 8000a64:	f7ff fe72 	bl	800074c <print_format>

		current_max_mode = (current_max_mode < MAX_MODES_COUNT - 1) ? adding_mode : current_max_mode;
 8000a68:	4b18      	ldr	r3, [pc, #96]	; (8000acc <handle_new_command_timeout+0x148>)
 8000a6a:	781b      	ldrb	r3, [r3, #0]
 8000a6c:	2b06      	cmp	r3, #6
 8000a6e:	d802      	bhi.n	8000a76 <handle_new_command_timeout+0xf2>
 8000a70:	4b12      	ldr	r3, [pc, #72]	; (8000abc <handle_new_command_timeout+0x138>)
 8000a72:	781b      	ldrb	r3, [r3, #0]
 8000a74:	e001      	b.n	8000a7a <handle_new_command_timeout+0xf6>
 8000a76:	4b15      	ldr	r3, [pc, #84]	; (8000acc <handle_new_command_timeout+0x148>)
 8000a78:	781b      	ldrb	r3, [r3, #0]
 8000a7a:	4a14      	ldr	r2, [pc, #80]	; (8000acc <handle_new_command_timeout+0x148>)
 8000a7c:	7013      	strb	r3, [r2, #0]

		return true;
 8000a7e:	2301      	movs	r3, #1
 8000a80:	e00c      	b.n	8000a9c <handle_new_command_timeout+0x118>
	}

	print_format("Added mode: %d \r\n", adding_mode);
 8000a82:	4b0e      	ldr	r3, [pc, #56]	; (8000abc <handle_new_command_timeout+0x138>)
 8000a84:	781b      	ldrb	r3, [r3, #0]
 8000a86:	4619      	mov	r1, r3
 8000a88:	4811      	ldr	r0, [pc, #68]	; (8000ad0 <handle_new_command_timeout+0x14c>)
 8000a8a:	f7ff fe5f 	bl	800074c <print_format>

	print_format("%d timeouts are remaining:\r\n", remaining_timeouts_input);
 8000a8e:	4b06      	ldr	r3, [pc, #24]	; (8000aa8 <handle_new_command_timeout+0x124>)
 8000a90:	781b      	ldrb	r3, [r3, #0]
 8000a92:	4619      	mov	r1, r3
 8000a94:	480f      	ldr	r0, [pc, #60]	; (8000ad4 <handle_new_command_timeout+0x150>)
 8000a96:	f7ff fe59 	bl	800074c <print_format>

	return true;
 8000a9a:	2301      	movs	r3, #1
}
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	3708      	adds	r7, #8
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bd80      	pop	{r7, pc}
 8000aa4:	200001f0 	.word	0x200001f0
 8000aa8:	200001ec 	.word	0x200001ec
 8000aac:	200001a0 	.word	0x200001a0
 8000ab0:	08004fa8 	.word	0x08004fa8
 8000ab4:	08004fb0 	.word	0x08004fb0
 8000ab8:	08004fb8 	.word	0x08004fb8
 8000abc:	20000000 	.word	0x20000000
 8000ac0:	20000001 	.word	0x20000001
 8000ac4:	20000004 	.word	0x20000004
 8000ac8:	08004fc0 	.word	0x08004fc0
 8000acc:	20000002 	.word	0x20000002
 8000ad0:	08004fdc 	.word	0x08004fdc
 8000ad4:	08004ff0 	.word	0x08004ff0

08000ad8 <handle_command_line>:

void handle_command_line() {
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b082      	sub	sp, #8
 8000adc:	af00      	add	r7, sp, #0
	bool success = false;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	71fb      	strb	r3, [r7, #7]

	if (strlen(cmd) == 0) {
 8000ae2:	4b2a      	ldr	r3, [pc, #168]	; (8000b8c <handle_command_line+0xb4>)
 8000ae4:	781b      	ldrb	r3, [r3, #0]
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d04c      	beq.n	8000b84 <handle_command_line+0xac>
		return; // empty line
	}

	if (string_equals("set interrupts on", cmd)) {
 8000aea:	4928      	ldr	r1, [pc, #160]	; (8000b8c <handle_command_line+0xb4>)
 8000aec:	4828      	ldr	r0, [pc, #160]	; (8000b90 <handle_command_line+0xb8>)
 8000aee:	f000 fc33 	bl	8001358 <string_equals>
 8000af2:	4603      	mov	r3, r0
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d005      	beq.n	8000b04 <handle_command_line+0x2c>
		is_interrupt_mode = true;
 8000af8:	4b26      	ldr	r3, [pc, #152]	; (8000b94 <handle_command_line+0xbc>)
 8000afa:	2201      	movs	r2, #1
 8000afc:	701a      	strb	r2, [r3, #0]
		success = true;
 8000afe:	2301      	movs	r3, #1
 8000b00:	71fb      	strb	r3, [r7, #7]
 8000b02:	e035      	b.n	8000b70 <handle_command_line+0x98>
	}

	else if (string_equals("set interrupts off", cmd)) {
 8000b04:	4921      	ldr	r1, [pc, #132]	; (8000b8c <handle_command_line+0xb4>)
 8000b06:	4824      	ldr	r0, [pc, #144]	; (8000b98 <handle_command_line+0xc0>)
 8000b08:	f000 fc26 	bl	8001358 <string_equals>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d00b      	beq.n	8000b2a <handle_command_line+0x52>
		is_interrupt_mode = false;
 8000b12:	4b20      	ldr	r3, [pc, #128]	; (8000b94 <handle_command_line+0xbc>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	701a      	strb	r2, [r3, #0]
		HAL_UART_AbortReceive(&huart6);
 8000b18:	4820      	ldr	r0, [pc, #128]	; (8000b9c <handle_command_line+0xc4>)
 8000b1a:	f001 fef9 	bl	8002910 <HAL_UART_AbortReceive>
		HAL_UART_Abort_IT(&huart6);
 8000b1e:	481f      	ldr	r0, [pc, #124]	; (8000b9c <handle_command_line+0xc4>)
 8000b20:	f001 ff9a 	bl	8002a58 <HAL_UART_Abort_IT>
		success = true;
 8000b24:	2301      	movs	r3, #1
 8000b26:	71fb      	strb	r3, [r7, #7]
 8000b28:	e022      	b.n	8000b70 <handle_command_line+0x98>
	}

	else if (starts_with("set ", cmd)) {
 8000b2a:	4918      	ldr	r1, [pc, #96]	; (8000b8c <handle_command_line+0xb4>)
 8000b2c:	481c      	ldr	r0, [pc, #112]	; (8000ba0 <handle_command_line+0xc8>)
 8000b2e:	f000 fc26 	bl	800137e <starts_with>
 8000b32:	4603      	mov	r3, r0
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d004      	beq.n	8000b42 <handle_command_line+0x6a>
		success = handle_set_command();
 8000b38:	f7ff fe72 	bl	8000820 <handle_set_command>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	71fb      	strb	r3, [r7, #7]
 8000b40:	e016      	b.n	8000b70 <handle_command_line+0x98>
	}

	else if (starts_with("new ", cmd)) {
 8000b42:	4912      	ldr	r1, [pc, #72]	; (8000b8c <handle_command_line+0xb4>)
 8000b44:	4817      	ldr	r0, [pc, #92]	; (8000ba4 <handle_command_line+0xcc>)
 8000b46:	f000 fc1a 	bl	800137e <starts_with>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d004      	beq.n	8000b5a <handle_command_line+0x82>
		success = handle_new_command();
 8000b50:	f7ff fe96 	bl	8000880 <handle_new_command>
 8000b54:	4603      	mov	r3, r0
 8000b56:	71fb      	strb	r3, [r7, #7]
 8000b58:	e00a      	b.n	8000b70 <handle_command_line+0x98>
	}

	else if (remaining_timeouts_input > 0) {
 8000b5a:	4b13      	ldr	r3, [pc, #76]	; (8000ba8 <handle_command_line+0xd0>)
 8000b5c:	781b      	ldrb	r3, [r3, #0]
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d004      	beq.n	8000b6c <handle_command_line+0x94>
		success = handle_new_command_timeout();
 8000b62:	f7ff ff0f 	bl	8000984 <handle_new_command_timeout>
 8000b66:	4603      	mov	r3, r0
 8000b68:	71fb      	strb	r3, [r7, #7]
 8000b6a:	e001      	b.n	8000b70 <handle_command_line+0x98>
	}

	else {
		success = false;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	71fb      	strb	r3, [r7, #7]
	}

	println(success ? OK_MESSAGE : WRONG_COMMAND);
 8000b70:	79fb      	ldrb	r3, [r7, #7]
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d001      	beq.n	8000b7a <handle_command_line+0xa2>
 8000b76:	4b0d      	ldr	r3, [pc, #52]	; (8000bac <handle_command_line+0xd4>)
 8000b78:	e000      	b.n	8000b7c <handle_command_line+0xa4>
 8000b7a:	4b0d      	ldr	r3, [pc, #52]	; (8000bb0 <handle_command_line+0xd8>)
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f7ff fdd5 	bl	800072c <println>
 8000b82:	e000      	b.n	8000b86 <handle_command_line+0xae>
		return; // empty line
 8000b84:	bf00      	nop
}
 8000b86:	3708      	adds	r7, #8
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd80      	pop	{r7, pc}
 8000b8c:	200001a0 	.word	0x200001a0
 8000b90:	08005010 	.word	0x08005010
 8000b94:	200001e5 	.word	0x200001e5
 8000b98:	08005024 	.word	0x08005024
 8000b9c:	200006d8 	.word	0x200006d8
 8000ba0:	08005038 	.word	0x08005038
 8000ba4:	08005040 	.word	0x08005040
 8000ba8:	200001ec 	.word	0x200001ec
 8000bac:	08005060 	.word	0x08005060
 8000bb0:	08005064 	.word	0x08005064

08000bb4 <receive_char_async>:

void receive_char_async() {
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(
 8000bb8:	2201      	movs	r2, #1
 8000bba:	4903      	ldr	r1, [pc, #12]	; (8000bc8 <receive_char_async+0x14>)
 8000bbc:	4803      	ldr	r0, [pc, #12]	; (8000bcc <receive_char_async+0x18>)
 8000bbe:	f001 fe77 	bl	80028b0 <HAL_UART_Receive_IT>
		&huart6,
		(uint8_t*) &last_received_char,
		sizeof(last_received_char)
	);
}
 8000bc2:	bf00      	nop
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	bf00      	nop
 8000bc8:	200001e6 	.word	0x200001e6
 8000bcc:	200006d8 	.word	0x200006d8

08000bd0 <receive_char>:

bool receive_char() {
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b082      	sub	sp, #8
 8000bd4:	af00      	add	r7, sp, #0
	auto result = HAL_UART_Receive(
 8000bd6:	230a      	movs	r3, #10
 8000bd8:	2201      	movs	r2, #1
 8000bda:	4908      	ldr	r1, [pc, #32]	; (8000bfc <receive_char+0x2c>)
 8000bdc:	4808      	ldr	r0, [pc, #32]	; (8000c00 <receive_char+0x30>)
 8000bde:	f001 fd80 	bl	80026e2 <HAL_UART_Receive>
 8000be2:	4603      	mov	r3, r0
 8000be4:	607b      	str	r3, [r7, #4]
		(uint8_t*) &last_received_char,
		sizeof(last_received_char),
		UART_TIMEOUT
	);

	return result == HAL_OK;
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	bf0c      	ite	eq
 8000bec:	2301      	moveq	r3, #1
 8000bee:	2300      	movne	r3, #0
 8000bf0:	b2db      	uxtb	r3, r3
}
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	3708      	adds	r7, #8
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	200001e6 	.word	0x200001e6
 8000c00:	200006d8 	.word	0x200006d8

08000c04 <delete_char_from_buffer>:

void delete_char_from_buffer() {
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b082      	sub	sp, #8
 8000c08:	af00      	add	r7, sp, #0
	const uint8_t cmd_len = strlen(cmd);
 8000c0a:	4808      	ldr	r0, [pc, #32]	; (8000c2c <delete_char_from_buffer+0x28>)
 8000c0c:	f7ff fafa 	bl	8000204 <strlen>
 8000c10:	4603      	mov	r3, r0
 8000c12:	71fb      	strb	r3, [r7, #7]
	if (cmd_len > 0) {
 8000c14:	79fb      	ldrb	r3, [r7, #7]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d004      	beq.n	8000c24 <delete_char_from_buffer+0x20>
		cmd[cmd_len - 1] = '\0';
 8000c1a:	79fb      	ldrb	r3, [r7, #7]
 8000c1c:	3b01      	subs	r3, #1
 8000c1e:	4a03      	ldr	r2, [pc, #12]	; (8000c2c <delete_char_from_buffer+0x28>)
 8000c20:	2100      	movs	r1, #0
 8000c22:	54d1      	strb	r1, [r2, r3]
	}
}
 8000c24:	bf00      	nop
 8000c26:	3708      	adds	r7, #8
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}
 8000c2c:	200001a0 	.word	0x200001a0

08000c30 <clear_buffer>:

void clear_buffer() {
 8000c30:	b580      	push	{r7, lr}
 8000c32:	af00      	add	r7, sp, #0
	memset(cmd, '\0', sizeof(cmd));
 8000c34:	2240      	movs	r2, #64	; 0x40
 8000c36:	2100      	movs	r1, #0
 8000c38:	4802      	ldr	r0, [pc, #8]	; (8000c44 <clear_buffer+0x14>)
 8000c3a:	f003 f821 	bl	8003c80 <memset>
}
 8000c3e:	bf00      	nop
 8000c40:	bd80      	pop	{r7, pc}
 8000c42:	bf00      	nop
 8000c44:	200001a0 	.word	0x200001a0

08000c48 <readln>:

void readln() {
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b082      	sub	sp, #8
 8000c4c:	af00      	add	r7, sp, #0
    if (is_interrupt_mode) {
 8000c4e:	4b24      	ldr	r3, [pc, #144]	; (8000ce0 <readln+0x98>)
 8000c50:	781b      	ldrb	r3, [r3, #0]
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d009      	beq.n	8000c6a <readln+0x22>
        while(data_available()) {
 8000c56:	e002      	b.n	8000c5e <readln+0x16>
            receive_char_async();
 8000c58:	f7ff ffac 	bl	8000bb4 <receive_char_async>
            return;
 8000c5c:	e03d      	b.n	8000cda <readln+0x92>
        while(data_available()) {
 8000c5e:	f000 f9db 	bl	8001018 <data_available>
 8000c62:	4603      	mov	r3, r0
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d1f7      	bne.n	8000c58 <readln+0x10>
 8000c68:	e007      	b.n	8000c7a <readln+0x32>
        }
    } else {
    	if (!receive_char()) { // try to receive synchronously
 8000c6a:	f7ff ffb1 	bl	8000bd0 <receive_char>
 8000c6e:	4603      	mov	r3, r0
 8000c70:	f083 0301 	eor.w	r3, r3, #1
 8000c74:	b2db      	uxtb	r3, r3
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d12e      	bne.n	8000cd8 <readln+0x90>
    		return;
    	}
    }

    // handle received char
    print(&last_received_char);
 8000c7a:	481a      	ldr	r0, [pc, #104]	; (8000ce4 <readln+0x9c>)
 8000c7c:	f7ff fd40 	bl	8000700 <print>

    switch (last_received_char) {
 8000c80:	4b18      	ldr	r3, [pc, #96]	; (8000ce4 <readln+0x9c>)
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	2b7f      	cmp	r3, #127	; 0x7f
 8000c86:	d006      	beq.n	8000c96 <readln+0x4e>
 8000c88:	2b7f      	cmp	r3, #127	; 0x7f
 8000c8a:	dc0f      	bgt.n	8000cac <readln+0x64>
 8000c8c:	2b08      	cmp	r3, #8
 8000c8e:	d002      	beq.n	8000c96 <readln+0x4e>
 8000c90:	2b0d      	cmp	r3, #13
 8000c92:	d003      	beq.n	8000c9c <readln+0x54>
 8000c94:	e00a      	b.n	8000cac <readln+0x64>
    	// backspace
    	case '\b':
    	case 0x7F: {
    		delete_char_from_buffer();
 8000c96:	f7ff ffb5 	bl	8000c04 <delete_char_from_buffer>
    		return;
 8000c9a:	e01e      	b.n	8000cda <readln+0x92>
    	}
    	// enter
    	case '\r':
    	    println("\n");
 8000c9c:	4812      	ldr	r0, [pc, #72]	; (8000ce8 <readln+0xa0>)
 8000c9e:	f7ff fd45 	bl	800072c <println>
    		handle_command_line();
 8000ca2:	f7ff ff19 	bl	8000ad8 <handle_command_line>
    		clear_buffer();
 8000ca6:	f7ff ffc3 	bl	8000c30 <clear_buffer>
    		return;
 8000caa:	e016      	b.n	8000cda <readln+0x92>
    }
    const uint32_t command_line_length = strlen(cmd);
 8000cac:	480f      	ldr	r0, [pc, #60]	; (8000cec <readln+0xa4>)
 8000cae:	f7ff faa9 	bl	8000204 <strlen>
 8000cb2:	6078      	str	r0, [r7, #4]

    // check buffer overflow
    if (command_line_length == sizeof(cmd) - 1) {
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	2b3f      	cmp	r3, #63	; 0x3f
 8000cb8:	d106      	bne.n	8000cc8 <readln+0x80>
    	print_format("\r\n %s", WRONG_COMMAND);
 8000cba:	490d      	ldr	r1, [pc, #52]	; (8000cf0 <readln+0xa8>)
 8000cbc:	480d      	ldr	r0, [pc, #52]	; (8000cf4 <readln+0xac>)
 8000cbe:	f7ff fd45 	bl	800074c <print_format>
    	clear_buffer();
 8000cc2:	f7ff ffb5 	bl	8000c30 <clear_buffer>
    	return;
 8000cc6:	e008      	b.n	8000cda <readln+0x92>
    }

    cmd[command_line_length] = last_received_char;
 8000cc8:	4b06      	ldr	r3, [pc, #24]	; (8000ce4 <readln+0x9c>)
 8000cca:	7819      	ldrb	r1, [r3, #0]
 8000ccc:	4a07      	ldr	r2, [pc, #28]	; (8000cec <readln+0xa4>)
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	4413      	add	r3, r2
 8000cd2:	460a      	mov	r2, r1
 8000cd4:	701a      	strb	r2, [r3, #0]
 8000cd6:	e000      	b.n	8000cda <readln+0x92>
    		return;
 8000cd8:	bf00      	nop
}
 8000cda:	3708      	adds	r7, #8
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}
 8000ce0:	200001e5 	.word	0x200001e5
 8000ce4:	200001e6 	.word	0x200001e6
 8000ce8:	08005048 	.word	0x08005048
 8000cec:	200001a0 	.word	0x200001a0
 8000cf0:	08005064 	.word	0x08005064
 8000cf4:	0800504c 	.word	0x0800504c

08000cf8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
	last_received_char = buf_read();
 8000d00:	f000 f938 	bl	8000f74 <buf_read>
 8000d04:	4603      	mov	r3, r0
 8000d06:	b2da      	uxtb	r2, r3
 8000d08:	4b02      	ldr	r3, [pc, #8]	; (8000d14 <HAL_UART_RxCpltCallback+0x1c>)
 8000d0a:	701a      	strb	r2, [r3, #0]
}
 8000d0c:	bf00      	nop
 8000d0e:	3708      	adds	r7, #8
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bd80      	pop	{r7, pc}
 8000d14:	200001e6 	.word	0x200001e6

08000d18 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b082      	sub	sp, #8
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
	buf_sendstring(content_all);
 8000d20:	4b04      	ldr	r3, [pc, #16]	; (8000d34 <HAL_UART_TxCpltCallback+0x1c>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	4618      	mov	r0, r3
 8000d26:	f000 f98f 	bl	8001048 <buf_sendstring>
}
 8000d2a:	bf00      	nop
 8000d2c:	3708      	adds	r7, #8
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	bf00      	nop
 8000d34:	200001e8 	.word	0x200001e8

08000d38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b084      	sub	sp, #16
 8000d3c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d3e:	f000 fb99 	bl	8001474 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d42:	f000 f899 	bl	8000e78 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d46:	f7ff fc3d 	bl	80005c4 <MX_GPIO_Init>
  MX_USART6_UART_Init();
 8000d4a:	f000 fa37 	bl	80011bc <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */
  ring_buffer_init();
 8000d4e:	f000 f8fb 	bl	8000f48 <ring_buffer_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
    uint32_t current_time = HAL_GetTick();
 8000d52:	f000 fbf5 	bl	8001540 <HAL_GetTick>
 8000d56:	60f8      	str	r0, [r7, #12]
    while (1) {
        if (is_btn_pressed(&last_pressed_time)) {
 8000d58:	4841      	ldr	r0, [pc, #260]	; (8000e60 <main+0x128>)
 8000d5a:	f000 fb29 	bl	80013b0 <is_btn_pressed>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d00d      	beq.n	8000d80 <main+0x48>
        	set_active_mode((cur_mode_code + 1) % CONST_MODES_COUNT);
 8000d64:	4b3f      	ldr	r3, [pc, #252]	; (8000e64 <main+0x12c>)
 8000d66:	781b      	ldrb	r3, [r3, #0]
 8000d68:	3301      	adds	r3, #1
 8000d6a:	4a3f      	ldr	r2, [pc, #252]	; (8000e68 <main+0x130>)
 8000d6c:	7812      	ldrb	r2, [r2, #0]
 8000d6e:	fb93 f1f2 	sdiv	r1, r3, r2
 8000d72:	fb01 f202 	mul.w	r2, r1, r2
 8000d76:	1a9b      	subs	r3, r3, r2
 8000d78:	b2db      	uxtb	r3, r3
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	f7ff fd00 	bl	8000780 <set_active_mode>
        }

        readln();
 8000d80:	f7ff ff62 	bl	8000c48 <readln>

        last_state.elapsed_state_time[cur_mode_code] += HAL_GetTick() - current_time;
 8000d84:	f000 fbdc 	bl	8001540 <HAL_GetTick>
 8000d88:	4602      	mov	r2, r0
 8000d8a:	68fb      	ldr	r3, [r7, #12]
 8000d8c:	1ad2      	subs	r2, r2, r3
 8000d8e:	4b35      	ldr	r3, [pc, #212]	; (8000e64 <main+0x12c>)
 8000d90:	781b      	ldrb	r3, [r3, #0]
 8000d92:	4936      	ldr	r1, [pc, #216]	; (8000e6c <main+0x134>)
 8000d94:	3302      	adds	r3, #2
 8000d96:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000d9a:	4932      	ldr	r1, [pc, #200]	; (8000e64 <main+0x12c>)
 8000d9c:	7809      	ldrb	r1, [r1, #0]
 8000d9e:	4608      	mov	r0, r1
 8000da0:	441a      	add	r2, r3
 8000da2:	4932      	ldr	r1, [pc, #200]	; (8000e6c <main+0x134>)
 8000da4:	1c83      	adds	r3, r0, #2
 8000da6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        current_time = HAL_GetTick();
 8000daa:	f000 fbc9 	bl	8001540 <HAL_GetTick>
 8000dae:	60f8      	str	r0, [r7, #12]

        const struct LEDMode* current_mode = modes + cur_mode_code;
 8000db0:	4b2c      	ldr	r3, [pc, #176]	; (8000e64 <main+0x12c>)
 8000db2:	781b      	ldrb	r3, [r3, #0]
 8000db4:	461a      	mov	r2, r3
 8000db6:	4613      	mov	r3, r2
 8000db8:	011b      	lsls	r3, r3, #4
 8000dba:	4413      	add	r3, r2
 8000dbc:	005b      	lsls	r3, r3, #1
 8000dbe:	461a      	mov	r2, r3
 8000dc0:	4b2b      	ldr	r3, [pc, #172]	; (8000e70 <main+0x138>)
 8000dc2:	4413      	add	r3, r2
 8000dc4:	60bb      	str	r3, [r7, #8]

        if (current_mode->len == 0) {
 8000dc6:	68bb      	ldr	r3, [r7, #8]
 8000dc8:	781b      	ldrb	r3, [r3, #0]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d045      	beq.n	8000e5a <main+0x122>
            continue;
        }

        const struct LightState* current_state = current_mode->states + last_state.state[cur_mode_code];
 8000dce:	68bb      	ldr	r3, [r7, #8]
 8000dd0:	1c9a      	adds	r2, r3, #2
 8000dd2:	4b24      	ldr	r3, [pc, #144]	; (8000e64 <main+0x12c>)
 8000dd4:	781b      	ldrb	r3, [r3, #0]
 8000dd6:	4619      	mov	r1, r3
 8000dd8:	4b24      	ldr	r3, [pc, #144]	; (8000e6c <main+0x134>)
 8000dda:	5c5b      	ldrb	r3, [r3, r1]
 8000ddc:	009b      	lsls	r3, r3, #2
 8000dde:	4413      	add	r3, r2
 8000de0:	607b      	str	r3, [r7, #4]

        if (last_state.elapsed_state_time[cur_mode_code] >= current_state->timeout) {
 8000de2:	4b20      	ldr	r3, [pc, #128]	; (8000e64 <main+0x12c>)
 8000de4:	781b      	ldrb	r3, [r3, #0]
 8000de6:	4a21      	ldr	r2, [pc, #132]	; (8000e6c <main+0x134>)
 8000de8:	3302      	adds	r3, #2
 8000dea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000dee:	687a      	ldr	r2, [r7, #4]
 8000df0:	8852      	ldrh	r2, [r2, #2]
 8000df2:	4293      	cmp	r3, r2
 8000df4:	d3b0      	bcc.n	8000d58 <main+0x20>
            led_functions[current_state->color](false);
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	781b      	ldrb	r3, [r3, #0]
 8000dfa:	461a      	mov	r2, r3
 8000dfc:	4b1d      	ldr	r3, [pc, #116]	; (8000e74 <main+0x13c>)
 8000dfe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e02:	2000      	movs	r0, #0
 8000e04:	4798      	blx	r3

            last_state.elapsed_state_time[cur_mode_code] = 0;
 8000e06:	4b17      	ldr	r3, [pc, #92]	; (8000e64 <main+0x12c>)
 8000e08:	781b      	ldrb	r3, [r3, #0]
 8000e0a:	4a18      	ldr	r2, [pc, #96]	; (8000e6c <main+0x134>)
 8000e0c:	3302      	adds	r3, #2
 8000e0e:	2100      	movs	r1, #0
 8000e10:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

            last_state.state[cur_mode_code] = (last_state.state[cur_mode_code] + 1) % current_mode->len;
 8000e14:	4b13      	ldr	r3, [pc, #76]	; (8000e64 <main+0x12c>)
 8000e16:	781b      	ldrb	r3, [r3, #0]
 8000e18:	461a      	mov	r2, r3
 8000e1a:	4b14      	ldr	r3, [pc, #80]	; (8000e6c <main+0x134>)
 8000e1c:	5c9b      	ldrb	r3, [r3, r2]
 8000e1e:	3301      	adds	r3, #1
 8000e20:	68ba      	ldr	r2, [r7, #8]
 8000e22:	7812      	ldrb	r2, [r2, #0]
 8000e24:	fb93 f1f2 	sdiv	r1, r3, r2
 8000e28:	fb01 f202 	mul.w	r2, r1, r2
 8000e2c:	1a99      	subs	r1, r3, r2
 8000e2e:	4b0d      	ldr	r3, [pc, #52]	; (8000e64 <main+0x12c>)
 8000e30:	781b      	ldrb	r3, [r3, #0]
 8000e32:	461a      	mov	r2, r3
 8000e34:	b2c9      	uxtb	r1, r1
 8000e36:	4b0d      	ldr	r3, [pc, #52]	; (8000e6c <main+0x134>)
 8000e38:	5499      	strb	r1, [r3, r2]

            led_functions[current_mode->states[last_state.state[cur_mode_code]].color](true);
 8000e3a:	4b0a      	ldr	r3, [pc, #40]	; (8000e64 <main+0x12c>)
 8000e3c:	781b      	ldrb	r3, [r3, #0]
 8000e3e:	461a      	mov	r2, r3
 8000e40:	4b0a      	ldr	r3, [pc, #40]	; (8000e6c <main+0x134>)
 8000e42:	5c9b      	ldrb	r3, [r3, r2]
 8000e44:	68ba      	ldr	r2, [r7, #8]
 8000e46:	009b      	lsls	r3, r3, #2
 8000e48:	4413      	add	r3, r2
 8000e4a:	789b      	ldrb	r3, [r3, #2]
 8000e4c:	461a      	mov	r2, r3
 8000e4e:	4b09      	ldr	r3, [pc, #36]	; (8000e74 <main+0x13c>)
 8000e50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e54:	2001      	movs	r0, #1
 8000e56:	4798      	blx	r3
 8000e58:	e77e      	b.n	8000d58 <main+0x20>
            continue;
 8000e5a:	bf00      	nop
    while (1) {
 8000e5c:	e77c      	b.n	8000d58 <main+0x20>
 8000e5e:	bf00      	nop
 8000e60:	200001e0 	.word	0x200001e0
 8000e64:	200001e4 	.word	0x200001e4
 8000e68:	20000001 	.word	0x20000001
 8000e6c:	20000214 	.word	0x20000214
 8000e70:	20000004 	.word	0x20000004
 8000e74:	08005074 	.word	0x08005074

08000e78 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b094      	sub	sp, #80	; 0x50
 8000e7c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e7e:	f107 0320 	add.w	r3, r7, #32
 8000e82:	2230      	movs	r2, #48	; 0x30
 8000e84:	2100      	movs	r1, #0
 8000e86:	4618      	mov	r0, r3
 8000e88:	f002 fefa 	bl	8003c80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e8c:	f107 030c 	add.w	r3, r7, #12
 8000e90:	2200      	movs	r2, #0
 8000e92:	601a      	str	r2, [r3, #0]
 8000e94:	605a      	str	r2, [r3, #4]
 8000e96:	609a      	str	r2, [r3, #8]
 8000e98:	60da      	str	r2, [r3, #12]
 8000e9a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	60bb      	str	r3, [r7, #8]
 8000ea0:	4b23      	ldr	r3, [pc, #140]	; (8000f30 <SystemClock_Config+0xb8>)
 8000ea2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ea4:	4a22      	ldr	r2, [pc, #136]	; (8000f30 <SystemClock_Config+0xb8>)
 8000ea6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000eaa:	6413      	str	r3, [r2, #64]	; 0x40
 8000eac:	4b20      	ldr	r3, [pc, #128]	; (8000f30 <SystemClock_Config+0xb8>)
 8000eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eb0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000eb4:	60bb      	str	r3, [r7, #8]
 8000eb6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000eb8:	2300      	movs	r3, #0
 8000eba:	607b      	str	r3, [r7, #4]
 8000ebc:	4b1d      	ldr	r3, [pc, #116]	; (8000f34 <SystemClock_Config+0xbc>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000ec4:	4a1b      	ldr	r2, [pc, #108]	; (8000f34 <SystemClock_Config+0xbc>)
 8000ec6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000eca:	6013      	str	r3, [r2, #0]
 8000ecc:	4b19      	ldr	r3, [pc, #100]	; (8000f34 <SystemClock_Config+0xbc>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000ed4:	607b      	str	r3, [r7, #4]
 8000ed6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ed8:	2302      	movs	r3, #2
 8000eda:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000edc:	2301      	movs	r3, #1
 8000ede:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ee0:	2310      	movs	r3, #16
 8000ee2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ee8:	f107 0320 	add.w	r3, r7, #32
 8000eec:	4618      	mov	r0, r3
 8000eee:	f000 fec1 	bl	8001c74 <HAL_RCC_OscConfig>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d001      	beq.n	8000efc <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000ef8:	f000 f81e 	bl	8000f38 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000efc:	230f      	movs	r3, #15
 8000efe:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000f00:	2300      	movs	r3, #0
 8000f02:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f04:	2300      	movs	r3, #0
 8000f06:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000f10:	f107 030c 	add.w	r3, r7, #12
 8000f14:	2100      	movs	r1, #0
 8000f16:	4618      	mov	r0, r3
 8000f18:	f001 f924 	bl	8002164 <HAL_RCC_ClockConfig>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d001      	beq.n	8000f26 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000f22:	f000 f809 	bl	8000f38 <Error_Handler>
  }
}
 8000f26:	bf00      	nop
 8000f28:	3750      	adds	r7, #80	; 0x50
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	40023800 	.word	0x40023800
 8000f34:	40007000 	.word	0x40007000

08000f38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return last_state */

  /* USER CODE END Error_Handler_Debug */
}
 8000f3c:	bf00      	nop
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr
	...

08000f48 <ring_buffer_init>:
ring_buffer *_tx_buffer;

void store_char(unsigned char c, ring_buffer *buffer);


void ring_buffer_init(void) {
 8000f48:	b480      	push	{r7}
 8000f4a:	af00      	add	r7, sp, #0
  _rx_buffer = &rx_buffer;
 8000f4c:	4b05      	ldr	r3, [pc, #20]	; (8000f64 <ring_buffer_init+0x1c>)
 8000f4e:	4a06      	ldr	r2, [pc, #24]	; (8000f68 <ring_buffer_init+0x20>)
 8000f50:	601a      	str	r2, [r3, #0]
  _tx_buffer = &tx_buffer;
 8000f52:	4b06      	ldr	r3, [pc, #24]	; (8000f6c <ring_buffer_init+0x24>)
 8000f54:	4a06      	ldr	r2, [pc, #24]	; (8000f70 <ring_buffer_init+0x28>)
 8000f56:	601a      	str	r2, [r3, #0]
}
 8000f58:	bf00      	nop
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop
 8000f64:	200006cc 	.word	0x200006cc
 8000f68:	2000063c 	.word	0x2000063c
 8000f6c:	200006d0 	.word	0x200006d0
 8000f70:	20000684 	.word	0x20000684

08000f74 <buf_read>:
    buffer->buffer[buffer->head] = c;
    buffer->head = i;
  }
}

int buf_read(void) {
 8000f74:	b480      	push	{r7}
 8000f76:	b083      	sub	sp, #12
 8000f78:	af00      	add	r7, sp, #0
  if(_rx_buffer->head == _rx_buffer->tail) {
 8000f7a:	4b11      	ldr	r3, [pc, #68]	; (8000fc0 <buf_read+0x4c>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000f80:	4b0f      	ldr	r3, [pc, #60]	; (8000fc0 <buf_read+0x4c>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f86:	429a      	cmp	r2, r3
 8000f88:	d102      	bne.n	8000f90 <buf_read+0x1c>
    return -1;
 8000f8a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f8e:	e010      	b.n	8000fb2 <buf_read+0x3e>
  }
  else
  {
    unsigned char c = _rx_buffer->buffer[_rx_buffer->tail];
 8000f90:	4b0b      	ldr	r3, [pc, #44]	; (8000fc0 <buf_read+0x4c>)
 8000f92:	681a      	ldr	r2, [r3, #0]
 8000f94:	4b0a      	ldr	r3, [pc, #40]	; (8000fc0 <buf_read+0x4c>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f9a:	5cd3      	ldrb	r3, [r2, r3]
 8000f9c:	71fb      	strb	r3, [r7, #7]
    _rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;
 8000f9e:	4b08      	ldr	r3, [pc, #32]	; (8000fc0 <buf_read+0x4c>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fa4:	1c5a      	adds	r2, r3, #1
 8000fa6:	4b06      	ldr	r3, [pc, #24]	; (8000fc0 <buf_read+0x4c>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8000fae:	645a      	str	r2, [r3, #68]	; 0x44
    return c;
 8000fb0:	79fb      	ldrb	r3, [r7, #7]
  }
}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	370c      	adds	r7, #12
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbc:	4770      	bx	lr
 8000fbe:	bf00      	nop
 8000fc0:	200006cc 	.word	0x200006cc

08000fc4 <buf_write>:

void buf_write(int c) {
 8000fc4:	b480      	push	{r7}
 8000fc6:	b085      	sub	sp, #20
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
	if (c>=0) {
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	db19      	blt.n	8001006 <buf_write+0x42>
		int i = (_tx_buffer->head + 1) % UART_BUFFER_SIZE;
 8000fd2:	4b10      	ldr	r3, [pc, #64]	; (8001014 <buf_write+0x50>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fd8:	3301      	adds	r3, #1
 8000fda:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000fde:	60fb      	str	r3, [r7, #12]
		while (i == _tx_buffer->tail);
 8000fe0:	bf00      	nop
 8000fe2:	4b0c      	ldr	r3, [pc, #48]	; (8001014 <buf_write+0x50>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	429a      	cmp	r2, r3
 8000fec:	d0f9      	beq.n	8000fe2 <buf_write+0x1e>

		_tx_buffer->buffer[_tx_buffer->head] = (uint8_t)c;
 8000fee:	4b09      	ldr	r3, [pc, #36]	; (8001014 <buf_write+0x50>)
 8000ff0:	681a      	ldr	r2, [r3, #0]
 8000ff2:	4b08      	ldr	r3, [pc, #32]	; (8001014 <buf_write+0x50>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ff8:	6879      	ldr	r1, [r7, #4]
 8000ffa:	b2c9      	uxtb	r1, r1
 8000ffc:	54d1      	strb	r1, [r2, r3]
		_tx_buffer->head = i;
 8000ffe:	4b05      	ldr	r3, [pc, #20]	; (8001014 <buf_write+0x50>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	68fa      	ldr	r2, [r7, #12]
 8001004:	641a      	str	r2, [r3, #64]	; 0x40
	}
}
 8001006:	bf00      	nop
 8001008:	3714      	adds	r7, #20
 800100a:	46bd      	mov	sp, r7
 800100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001010:	4770      	bx	lr
 8001012:	bf00      	nop
 8001014:	200006d0 	.word	0x200006d0

08001018 <data_available>:

int data_available(void) {
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0
  return (uint16_t)(UART_BUFFER_SIZE + _rx_buffer->head - _rx_buffer->tail) % UART_BUFFER_SIZE;
 800101c:	4b09      	ldr	r3, [pc, #36]	; (8001044 <data_available+0x2c>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001022:	b29a      	uxth	r2, r3
 8001024:	4b07      	ldr	r3, [pc, #28]	; (8001044 <data_available+0x2c>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800102a:	b29b      	uxth	r3, r3
 800102c:	1ad3      	subs	r3, r2, r3
 800102e:	b29b      	uxth	r3, r3
 8001030:	3340      	adds	r3, #64	; 0x40
 8001032:	b29b      	uxth	r3, r3
 8001034:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8001038:	4618      	mov	r0, r3
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr
 8001042:	bf00      	nop
 8001044:	200006cc 	.word	0x200006cc

08001048 <buf_sendstring>:

void buf_sendstring (const char *s) {
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
	while(*s) buf_write(*s++);
 8001050:	e006      	b.n	8001060 <buf_sendstring+0x18>
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	1c5a      	adds	r2, r3, #1
 8001056:	607a      	str	r2, [r7, #4]
 8001058:	781b      	ldrb	r3, [r3, #0]
 800105a:	4618      	mov	r0, r3
 800105c:	f7ff ffb2 	bl	8000fc4 <buf_write>
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	781b      	ldrb	r3, [r3, #0]
 8001064:	2b00      	cmp	r3, #0
 8001066:	d1f4      	bne.n	8001052 <buf_sendstring+0xa>
}
 8001068:	bf00      	nop
 800106a:	bf00      	nop
 800106c:	3708      	adds	r7, #8
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}
	...

08001074 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001074:	b480      	push	{r7}
 8001076:	b083      	sub	sp, #12
 8001078:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800107a:	2300      	movs	r3, #0
 800107c:	607b      	str	r3, [r7, #4]
 800107e:	4b10      	ldr	r3, [pc, #64]	; (80010c0 <HAL_MspInit+0x4c>)
 8001080:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001082:	4a0f      	ldr	r2, [pc, #60]	; (80010c0 <HAL_MspInit+0x4c>)
 8001084:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001088:	6453      	str	r3, [r2, #68]	; 0x44
 800108a:	4b0d      	ldr	r3, [pc, #52]	; (80010c0 <HAL_MspInit+0x4c>)
 800108c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800108e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001092:	607b      	str	r3, [r7, #4]
 8001094:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001096:	2300      	movs	r3, #0
 8001098:	603b      	str	r3, [r7, #0]
 800109a:	4b09      	ldr	r3, [pc, #36]	; (80010c0 <HAL_MspInit+0x4c>)
 800109c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800109e:	4a08      	ldr	r2, [pc, #32]	; (80010c0 <HAL_MspInit+0x4c>)
 80010a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010a4:	6413      	str	r3, [r2, #64]	; 0x40
 80010a6:	4b06      	ldr	r3, [pc, #24]	; (80010c0 <HAL_MspInit+0x4c>)
 80010a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010ae:	603b      	str	r3, [r7, #0]
 80010b0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010b2:	bf00      	nop
 80010b4:	370c      	adds	r7, #12
 80010b6:	46bd      	mov	sp, r7
 80010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010bc:	4770      	bx	lr
 80010be:	bf00      	nop
 80010c0:	40023800 	.word	0x40023800

080010c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80010c8:	e7fe      	b.n	80010c8 <NMI_Handler+0x4>

080010ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010ca:	b480      	push	{r7}
 80010cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010ce:	e7fe      	b.n	80010ce <HardFault_Handler+0x4>

080010d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010d0:	b480      	push	{r7}
 80010d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010d4:	e7fe      	b.n	80010d4 <MemManage_Handler+0x4>

080010d6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010d6:	b480      	push	{r7}
 80010d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010da:	e7fe      	b.n	80010da <BusFault_Handler+0x4>

080010dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010e0:	e7fe      	b.n	80010e0 <UsageFault_Handler+0x4>

080010e2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010e2:	b480      	push	{r7}
 80010e4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010e6:	bf00      	nop
 80010e8:	46bd      	mov	sp, r7
 80010ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ee:	4770      	bx	lr

080010f0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010f0:	b480      	push	{r7}
 80010f2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010f4:	bf00      	nop
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr

080010fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010fe:	b480      	push	{r7}
 8001100:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001102:	bf00      	nop
 8001104:	46bd      	mov	sp, r7
 8001106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110a:	4770      	bx	lr

0800110c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001110:	f000 fa02 	bl	8001518 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001114:	bf00      	nop
 8001116:	bd80      	pop	{r7, pc}

08001118 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 800111c:	4802      	ldr	r0, [pc, #8]	; (8001128 <USART6_IRQHandler+0x10>)
 800111e:	f001 fdaf 	bl	8002c80 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8001122:	bf00      	nop
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	200006d8 	.word	0x200006d8

0800112c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b086      	sub	sp, #24
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001134:	4a14      	ldr	r2, [pc, #80]	; (8001188 <_sbrk+0x5c>)
 8001136:	4b15      	ldr	r3, [pc, #84]	; (800118c <_sbrk+0x60>)
 8001138:	1ad3      	subs	r3, r2, r3
 800113a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800113c:	697b      	ldr	r3, [r7, #20]
 800113e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001140:	4b13      	ldr	r3, [pc, #76]	; (8001190 <_sbrk+0x64>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	2b00      	cmp	r3, #0
 8001146:	d102      	bne.n	800114e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001148:	4b11      	ldr	r3, [pc, #68]	; (8001190 <_sbrk+0x64>)
 800114a:	4a12      	ldr	r2, [pc, #72]	; (8001194 <_sbrk+0x68>)
 800114c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800114e:	4b10      	ldr	r3, [pc, #64]	; (8001190 <_sbrk+0x64>)
 8001150:	681a      	ldr	r2, [r3, #0]
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	4413      	add	r3, r2
 8001156:	693a      	ldr	r2, [r7, #16]
 8001158:	429a      	cmp	r2, r3
 800115a:	d207      	bcs.n	800116c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800115c:	f002 fd58 	bl	8003c10 <__errno>
 8001160:	4603      	mov	r3, r0
 8001162:	220c      	movs	r2, #12
 8001164:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001166:	f04f 33ff 	mov.w	r3, #4294967295
 800116a:	e009      	b.n	8001180 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800116c:	4b08      	ldr	r3, [pc, #32]	; (8001190 <_sbrk+0x64>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001172:	4b07      	ldr	r3, [pc, #28]	; (8001190 <_sbrk+0x64>)
 8001174:	681a      	ldr	r2, [r3, #0]
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	4413      	add	r3, r2
 800117a:	4a05      	ldr	r2, [pc, #20]	; (8001190 <_sbrk+0x64>)
 800117c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800117e:	68fb      	ldr	r3, [r7, #12]
}
 8001180:	4618      	mov	r0, r3
 8001182:	3718      	adds	r7, #24
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	20030000 	.word	0x20030000
 800118c:	00000400 	.word	0x00000400
 8001190:	200006d4 	.word	0x200006d4
 8001194:	20000730 	.word	0x20000730

08001198 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001198:	b480      	push	{r7}
 800119a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800119c:	4b06      	ldr	r3, [pc, #24]	; (80011b8 <SystemInit+0x20>)
 800119e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80011a2:	4a05      	ldr	r2, [pc, #20]	; (80011b8 <SystemInit+0x20>)
 80011a4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80011a8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011ac:	bf00      	nop
 80011ae:	46bd      	mov	sp, r7
 80011b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b4:	4770      	bx	lr
 80011b6:	bf00      	nop
 80011b8:	e000ed00 	.word	0xe000ed00

080011bc <MX_USART6_UART_Init>:
UART_HandleTypeDef huart6;

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80011c0:	4b11      	ldr	r3, [pc, #68]	; (8001208 <MX_USART6_UART_Init+0x4c>)
 80011c2:	4a12      	ldr	r2, [pc, #72]	; (800120c <MX_USART6_UART_Init+0x50>)
 80011c4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 38400;
 80011c6:	4b10      	ldr	r3, [pc, #64]	; (8001208 <MX_USART6_UART_Init+0x4c>)
 80011c8:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 80011cc:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80011ce:	4b0e      	ldr	r3, [pc, #56]	; (8001208 <MX_USART6_UART_Init+0x4c>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80011d4:	4b0c      	ldr	r3, [pc, #48]	; (8001208 <MX_USART6_UART_Init+0x4c>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80011da:	4b0b      	ldr	r3, [pc, #44]	; (8001208 <MX_USART6_UART_Init+0x4c>)
 80011dc:	2200      	movs	r2, #0
 80011de:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80011e0:	4b09      	ldr	r3, [pc, #36]	; (8001208 <MX_USART6_UART_Init+0x4c>)
 80011e2:	220c      	movs	r2, #12
 80011e4:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011e6:	4b08      	ldr	r3, [pc, #32]	; (8001208 <MX_USART6_UART_Init+0x4c>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80011ec:	4b06      	ldr	r3, [pc, #24]	; (8001208 <MX_USART6_UART_Init+0x4c>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80011f2:	4805      	ldr	r0, [pc, #20]	; (8001208 <MX_USART6_UART_Init+0x4c>)
 80011f4:	f001 f996 	bl	8002524 <HAL_UART_Init>
 80011f8:	4603      	mov	r3, r0
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d001      	beq.n	8001202 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80011fe:	f7ff fe9b 	bl	8000f38 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001202:	bf00      	nop
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	200006d8 	.word	0x200006d8
 800120c:	40011400 	.word	0x40011400

08001210 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b08a      	sub	sp, #40	; 0x28
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001218:	f107 0314 	add.w	r3, r7, #20
 800121c:	2200      	movs	r2, #0
 800121e:	601a      	str	r2, [r3, #0]
 8001220:	605a      	str	r2, [r3, #4]
 8001222:	609a      	str	r2, [r3, #8]
 8001224:	60da      	str	r2, [r3, #12]
 8001226:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART6)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4a1d      	ldr	r2, [pc, #116]	; (80012a4 <HAL_UART_MspInit+0x94>)
 800122e:	4293      	cmp	r3, r2
 8001230:	d133      	bne.n	800129a <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* USART6 clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8001232:	2300      	movs	r3, #0
 8001234:	613b      	str	r3, [r7, #16]
 8001236:	4b1c      	ldr	r3, [pc, #112]	; (80012a8 <HAL_UART_MspInit+0x98>)
 8001238:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800123a:	4a1b      	ldr	r2, [pc, #108]	; (80012a8 <HAL_UART_MspInit+0x98>)
 800123c:	f043 0320 	orr.w	r3, r3, #32
 8001240:	6453      	str	r3, [r2, #68]	; 0x44
 8001242:	4b19      	ldr	r3, [pc, #100]	; (80012a8 <HAL_UART_MspInit+0x98>)
 8001244:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001246:	f003 0320 	and.w	r3, r3, #32
 800124a:	613b      	str	r3, [r7, #16]
 800124c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800124e:	2300      	movs	r3, #0
 8001250:	60fb      	str	r3, [r7, #12]
 8001252:	4b15      	ldr	r3, [pc, #84]	; (80012a8 <HAL_UART_MspInit+0x98>)
 8001254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001256:	4a14      	ldr	r2, [pc, #80]	; (80012a8 <HAL_UART_MspInit+0x98>)
 8001258:	f043 0304 	orr.w	r3, r3, #4
 800125c:	6313      	str	r3, [r2, #48]	; 0x30
 800125e:	4b12      	ldr	r3, [pc, #72]	; (80012a8 <HAL_UART_MspInit+0x98>)
 8001260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001262:	f003 0304 	and.w	r3, r3, #4
 8001266:	60fb      	str	r3, [r7, #12]
 8001268:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800126a:	23c0      	movs	r3, #192	; 0xc0
 800126c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800126e:	2302      	movs	r3, #2
 8001270:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001272:	2300      	movs	r3, #0
 8001274:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001276:	2303      	movs	r3, #3
 8001278:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800127a:	2308      	movs	r3, #8
 800127c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800127e:	f107 0314 	add.w	r3, r7, #20
 8001282:	4619      	mov	r1, r3
 8001284:	4809      	ldr	r0, [pc, #36]	; (80012ac <HAL_UART_MspInit+0x9c>)
 8001286:	f000 fb17 	bl	80018b8 <HAL_GPIO_Init>

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 800128a:	2200      	movs	r2, #0
 800128c:	2100      	movs	r1, #0
 800128e:	2047      	movs	r0, #71	; 0x47
 8001290:	f000 fa3d 	bl	800170e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8001294:	2047      	movs	r0, #71	; 0x47
 8001296:	f000 fa56 	bl	8001746 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 800129a:	bf00      	nop
 800129c:	3728      	adds	r7, #40	; 0x28
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	40011400 	.word	0x40011400
 80012a8:	40023800 	.word	0x40023800
 80012ac:	40020800 	.word	0x40020800

080012b0 <set_green_led>:
// State is GPIO_PIN_SET or GPIO_PIN_RESET
void set_LED(int code, GPIO_PinState state) {
	HAL_GPIO_WritePin(GPIOD, code, state);
}

void set_green_led(bool on) {
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b082      	sub	sp, #8
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	4603      	mov	r3, r0
 80012b8:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, on ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80012ba:	79fb      	ldrb	r3, [r7, #7]
 80012bc:	461a      	mov	r2, r3
 80012be:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012c2:	4803      	ldr	r0, [pc, #12]	; (80012d0 <set_green_led+0x20>)
 80012c4:	f000 fcbc 	bl	8001c40 <HAL_GPIO_WritePin>
}
 80012c8:	bf00      	nop
 80012ca:	3708      	adds	r7, #8
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	40020c00 	.word	0x40020c00

080012d4 <set_yellow_led>:

void set_yellow_led(bool on) {
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b082      	sub	sp, #8
 80012d8:	af00      	add	r7, sp, #0
 80012da:	4603      	mov	r3, r0
 80012dc:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, on ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80012de:	79fb      	ldrb	r3, [r7, #7]
 80012e0:	461a      	mov	r2, r3
 80012e2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80012e6:	4803      	ldr	r0, [pc, #12]	; (80012f4 <set_yellow_led+0x20>)
 80012e8:	f000 fcaa 	bl	8001c40 <HAL_GPIO_WritePin>
}
 80012ec:	bf00      	nop
 80012ee:	3708      	adds	r7, #8
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	40020c00 	.word	0x40020c00

080012f8 <set_red_led>:

void set_red_led(bool on) {
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b082      	sub	sp, #8
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	4603      	mov	r3, r0
 8001300:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, on ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001302:	79fb      	ldrb	r3, [r7, #7]
 8001304:	461a      	mov	r2, r3
 8001306:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800130a:	4803      	ldr	r0, [pc, #12]	; (8001318 <set_red_led+0x20>)
 800130c:	f000 fc98 	bl	8001c40 <HAL_GPIO_WritePin>
}
 8001310:	bf00      	nop
 8001312:	3708      	adds	r7, #8
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	40020c00 	.word	0x40020c00

0800131c <set_no_one_led>:

void set_no_one_led(bool on) {
 800131c:	b580      	push	{r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0
 8001322:	4603      	mov	r3, r0
 8001324:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 8001326:	2200      	movs	r2, #0
 8001328:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800132c:	4809      	ldr	r0, [pc, #36]	; (8001354 <set_no_one_led+0x38>)
 800132e:	f000 fc87 	bl	8001c40 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8001332:	2200      	movs	r2, #0
 8001334:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001338:	4806      	ldr	r0, [pc, #24]	; (8001354 <set_no_one_led+0x38>)
 800133a:	f000 fc81 	bl	8001c40 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);
 800133e:	2200      	movs	r2, #0
 8001340:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001344:	4803      	ldr	r0, [pc, #12]	; (8001354 <set_no_one_led+0x38>)
 8001346:	f000 fc7b 	bl	8001c40 <HAL_GPIO_WritePin>
}
 800134a:	bf00      	nop
 800134c:	3708      	adds	r7, #8
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	40020c00 	.word	0x40020c00

08001358 <string_equals>:

bool string_equals(const char * a, const char * b) {
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
 8001360:	6039      	str	r1, [r7, #0]
	return strcmp(a, b) == 0;
 8001362:	6839      	ldr	r1, [r7, #0]
 8001364:	6878      	ldr	r0, [r7, #4]
 8001366:	f7fe ff43 	bl	80001f0 <strcmp>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	bf0c      	ite	eq
 8001370:	2301      	moveq	r3, #1
 8001372:	2300      	movne	r3, #0
 8001374:	b2db      	uxtb	r3, r3
}
 8001376:	4618      	mov	r0, r3
 8001378:	3708      	adds	r7, #8
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}

0800137e <starts_with>:

bool starts_with(const char * prefix, const char * str) {
 800137e:	b580      	push	{r7, lr}
 8001380:	b082      	sub	sp, #8
 8001382:	af00      	add	r7, sp, #0
 8001384:	6078      	str	r0, [r7, #4]
 8001386:	6039      	str	r1, [r7, #0]
	return strncmp(prefix, str, strlen(prefix)) == 0;
 8001388:	6878      	ldr	r0, [r7, #4]
 800138a:	f7fe ff3b 	bl	8000204 <strlen>
 800138e:	4603      	mov	r3, r0
 8001390:	461a      	mov	r2, r3
 8001392:	6839      	ldr	r1, [r7, #0]
 8001394:	6878      	ldr	r0, [r7, #4]
 8001396:	f002 fca9 	bl	8003cec <strncmp>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	bf0c      	ite	eq
 80013a0:	2301      	moveq	r3, #1
 80013a2:	2300      	movne	r3, #0
 80013a4:	b2db      	uxtb	r3, r3
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	3708      	adds	r7, #8
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
	...

080013b0 <is_btn_pressed>:
}

// Checks if button is pressed.
// Also checks value of HAL_GetTick to avoid rattle.
// Sets last_pressed_time if button is considered pressed.
bool is_btn_pressed(uint32_t* last_pressed_time) {
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b086      	sub	sp, #24
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
	// GPIO_PIN_RESET means pressed
	int pressed = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15) == GPIO_PIN_RESET;
 80013b8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80013bc:	4817      	ldr	r0, [pc, #92]	; (800141c <is_btn_pressed+0x6c>)
 80013be:	f000 fc27 	bl	8001c10 <HAL_GPIO_ReadPin>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	bf0c      	ite	eq
 80013c8:	2301      	moveq	r3, #1
 80013ca:	2300      	movne	r3, #0
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	617b      	str	r3, [r7, #20]

	if (!pressed) {
 80013d0:	697b      	ldr	r3, [r7, #20]
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d101      	bne.n	80013da <is_btn_pressed+0x2a>
		return false;
 80013d6:	2300      	movs	r3, #0
 80013d8:	e01c      	b.n	8001414 <is_btn_pressed+0x64>
	}

	// If set too low, might trigger twice per click
	// If too high, might not register the second click
	const int RATTLE_TIME_MS = 500;
 80013da:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80013de:	613b      	str	r3, [r7, #16]

	int time_passed = HAL_GetTick() - *last_pressed_time;
 80013e0:	f000 f8ae 	bl	8001540 <HAL_GetTick>
 80013e4:	4602      	mov	r2, r0
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	1ad3      	subs	r3, r2, r3
 80013ec:	60fb      	str	r3, [r7, #12]
	int rattle = time_passed < RATTLE_TIME_MS;
 80013ee:	68fa      	ldr	r2, [r7, #12]
 80013f0:	693b      	ldr	r3, [r7, #16]
 80013f2:	429a      	cmp	r2, r3
 80013f4:	bfb4      	ite	lt
 80013f6:	2301      	movlt	r3, #1
 80013f8:	2300      	movge	r3, #0
 80013fa:	b2db      	uxtb	r3, r3
 80013fc:	60bb      	str	r3, [r7, #8]

	if (rattle) {
 80013fe:	68bb      	ldr	r3, [r7, #8]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d001      	beq.n	8001408 <is_btn_pressed+0x58>
		return false;
 8001404:	2300      	movs	r3, #0
 8001406:	e005      	b.n	8001414 <is_btn_pressed+0x64>
	}

	// Register press
	*last_pressed_time = HAL_GetTick();
 8001408:	f000 f89a 	bl	8001540 <HAL_GetTick>
 800140c:	4602      	mov	r2, r0
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	601a      	str	r2, [r3, #0]

	return true;
 8001412:	2301      	movs	r3, #1
}
 8001414:	4618      	mov	r0, r3
 8001416:	3718      	adds	r7, #24
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}
 800141c:	40020800 	.word	0x40020800

08001420 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001420:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001458 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001424:	480d      	ldr	r0, [pc, #52]	; (800145c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001426:	490e      	ldr	r1, [pc, #56]	; (8001460 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001428:	4a0e      	ldr	r2, [pc, #56]	; (8001464 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800142a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800142c:	e002      	b.n	8001434 <LoopCopyDataInit>

0800142e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800142e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001430:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001432:	3304      	adds	r3, #4

08001434 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001434:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001436:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001438:	d3f9      	bcc.n	800142e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800143a:	4a0b      	ldr	r2, [pc, #44]	; (8001468 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800143c:	4c0b      	ldr	r4, [pc, #44]	; (800146c <LoopFillZerobss+0x26>)
  movs r3, #0
 800143e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001440:	e001      	b.n	8001446 <LoopFillZerobss>

08001442 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001442:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001444:	3204      	adds	r2, #4

08001446 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001446:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001448:	d3fb      	bcc.n	8001442 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800144a:	f7ff fea5 	bl	8001198 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800144e:	f002 fbe5 	bl	8003c1c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001452:	f7ff fc71 	bl	8000d38 <main>
  bx  lr    
 8001456:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001458:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 800145c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001460:	20000184 	.word	0x20000184
  ldr r2, =_sidata
 8001464:	0800525c 	.word	0x0800525c
  ldr r2, =_sbss
 8001468:	20000184 	.word	0x20000184
  ldr r4, =_ebss
 800146c:	20000730 	.word	0x20000730

08001470 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001470:	e7fe      	b.n	8001470 <ADC_IRQHandler>
	...

08001474 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001478:	4b0e      	ldr	r3, [pc, #56]	; (80014b4 <HAL_Init+0x40>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4a0d      	ldr	r2, [pc, #52]	; (80014b4 <HAL_Init+0x40>)
 800147e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001482:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001484:	4b0b      	ldr	r3, [pc, #44]	; (80014b4 <HAL_Init+0x40>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	4a0a      	ldr	r2, [pc, #40]	; (80014b4 <HAL_Init+0x40>)
 800148a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800148e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001490:	4b08      	ldr	r3, [pc, #32]	; (80014b4 <HAL_Init+0x40>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4a07      	ldr	r2, [pc, #28]	; (80014b4 <HAL_Init+0x40>)
 8001496:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800149a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800149c:	2003      	movs	r0, #3
 800149e:	f000 f92b 	bl	80016f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014a2:	200f      	movs	r0, #15
 80014a4:	f000 f808 	bl	80014b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014a8:	f7ff fde4 	bl	8001074 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014ac:	2300      	movs	r3, #0
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	40023c00 	.word	0x40023c00

080014b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b082      	sub	sp, #8
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014c0:	4b12      	ldr	r3, [pc, #72]	; (800150c <HAL_InitTick+0x54>)
 80014c2:	681a      	ldr	r2, [r3, #0]
 80014c4:	4b12      	ldr	r3, [pc, #72]	; (8001510 <HAL_InitTick+0x58>)
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	4619      	mov	r1, r3
 80014ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80014d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80014d6:	4618      	mov	r0, r3
 80014d8:	f000 f943 	bl	8001762 <HAL_SYSTICK_Config>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d001      	beq.n	80014e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014e2:	2301      	movs	r3, #1
 80014e4:	e00e      	b.n	8001504 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	2b0f      	cmp	r3, #15
 80014ea:	d80a      	bhi.n	8001502 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014ec:	2200      	movs	r2, #0
 80014ee:	6879      	ldr	r1, [r7, #4]
 80014f0:	f04f 30ff 	mov.w	r0, #4294967295
 80014f4:	f000 f90b 	bl	800170e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014f8:	4a06      	ldr	r2, [pc, #24]	; (8001514 <HAL_InitTick+0x5c>)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014fe:	2300      	movs	r3, #0
 8001500:	e000      	b.n	8001504 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001502:	2301      	movs	r3, #1
}
 8001504:	4618      	mov	r0, r3
 8001506:	3708      	adds	r7, #8
 8001508:	46bd      	mov	sp, r7
 800150a:	bd80      	pop	{r7, pc}
 800150c:	20000114 	.word	0x20000114
 8001510:	2000011c 	.word	0x2000011c
 8001514:	20000118 	.word	0x20000118

08001518 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800151c:	4b06      	ldr	r3, [pc, #24]	; (8001538 <HAL_IncTick+0x20>)
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	461a      	mov	r2, r3
 8001522:	4b06      	ldr	r3, [pc, #24]	; (800153c <HAL_IncTick+0x24>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	4413      	add	r3, r2
 8001528:	4a04      	ldr	r2, [pc, #16]	; (800153c <HAL_IncTick+0x24>)
 800152a:	6013      	str	r3, [r2, #0]
}
 800152c:	bf00      	nop
 800152e:	46bd      	mov	sp, r7
 8001530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001534:	4770      	bx	lr
 8001536:	bf00      	nop
 8001538:	2000011c 	.word	0x2000011c
 800153c:	2000071c 	.word	0x2000071c

08001540 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001540:	b480      	push	{r7}
 8001542:	af00      	add	r7, sp, #0
  return uwTick;
 8001544:	4b03      	ldr	r3, [pc, #12]	; (8001554 <HAL_GetTick+0x14>)
 8001546:	681b      	ldr	r3, [r3, #0]
}
 8001548:	4618      	mov	r0, r3
 800154a:	46bd      	mov	sp, r7
 800154c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001550:	4770      	bx	lr
 8001552:	bf00      	nop
 8001554:	2000071c 	.word	0x2000071c

08001558 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001558:	b480      	push	{r7}
 800155a:	b085      	sub	sp, #20
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	f003 0307 	and.w	r3, r3, #7
 8001566:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001568:	4b0c      	ldr	r3, [pc, #48]	; (800159c <__NVIC_SetPriorityGrouping+0x44>)
 800156a:	68db      	ldr	r3, [r3, #12]
 800156c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800156e:	68ba      	ldr	r2, [r7, #8]
 8001570:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001574:	4013      	ands	r3, r2
 8001576:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800157c:	68bb      	ldr	r3, [r7, #8]
 800157e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001580:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001584:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001588:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800158a:	4a04      	ldr	r2, [pc, #16]	; (800159c <__NVIC_SetPriorityGrouping+0x44>)
 800158c:	68bb      	ldr	r3, [r7, #8]
 800158e:	60d3      	str	r3, [r2, #12]
}
 8001590:	bf00      	nop
 8001592:	3714      	adds	r7, #20
 8001594:	46bd      	mov	sp, r7
 8001596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159a:	4770      	bx	lr
 800159c:	e000ed00 	.word	0xe000ed00

080015a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015a0:	b480      	push	{r7}
 80015a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015a4:	4b04      	ldr	r3, [pc, #16]	; (80015b8 <__NVIC_GetPriorityGrouping+0x18>)
 80015a6:	68db      	ldr	r3, [r3, #12]
 80015a8:	0a1b      	lsrs	r3, r3, #8
 80015aa:	f003 0307 	and.w	r3, r3, #7
}
 80015ae:	4618      	mov	r0, r3
 80015b0:	46bd      	mov	sp, r7
 80015b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b6:	4770      	bx	lr
 80015b8:	e000ed00 	.word	0xe000ed00

080015bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015bc:	b480      	push	{r7}
 80015be:	b083      	sub	sp, #12
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	4603      	mov	r3, r0
 80015c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	db0b      	blt.n	80015e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015ce:	79fb      	ldrb	r3, [r7, #7]
 80015d0:	f003 021f 	and.w	r2, r3, #31
 80015d4:	4907      	ldr	r1, [pc, #28]	; (80015f4 <__NVIC_EnableIRQ+0x38>)
 80015d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015da:	095b      	lsrs	r3, r3, #5
 80015dc:	2001      	movs	r0, #1
 80015de:	fa00 f202 	lsl.w	r2, r0, r2
 80015e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80015e6:	bf00      	nop
 80015e8:	370c      	adds	r7, #12
 80015ea:	46bd      	mov	sp, r7
 80015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f0:	4770      	bx	lr
 80015f2:	bf00      	nop
 80015f4:	e000e100 	.word	0xe000e100

080015f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015f8:	b480      	push	{r7}
 80015fa:	b083      	sub	sp, #12
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	4603      	mov	r3, r0
 8001600:	6039      	str	r1, [r7, #0]
 8001602:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001604:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001608:	2b00      	cmp	r3, #0
 800160a:	db0a      	blt.n	8001622 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	b2da      	uxtb	r2, r3
 8001610:	490c      	ldr	r1, [pc, #48]	; (8001644 <__NVIC_SetPriority+0x4c>)
 8001612:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001616:	0112      	lsls	r2, r2, #4
 8001618:	b2d2      	uxtb	r2, r2
 800161a:	440b      	add	r3, r1
 800161c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001620:	e00a      	b.n	8001638 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	b2da      	uxtb	r2, r3
 8001626:	4908      	ldr	r1, [pc, #32]	; (8001648 <__NVIC_SetPriority+0x50>)
 8001628:	79fb      	ldrb	r3, [r7, #7]
 800162a:	f003 030f 	and.w	r3, r3, #15
 800162e:	3b04      	subs	r3, #4
 8001630:	0112      	lsls	r2, r2, #4
 8001632:	b2d2      	uxtb	r2, r2
 8001634:	440b      	add	r3, r1
 8001636:	761a      	strb	r2, [r3, #24]
}
 8001638:	bf00      	nop
 800163a:	370c      	adds	r7, #12
 800163c:	46bd      	mov	sp, r7
 800163e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001642:	4770      	bx	lr
 8001644:	e000e100 	.word	0xe000e100
 8001648:	e000ed00 	.word	0xe000ed00

0800164c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800164c:	b480      	push	{r7}
 800164e:	b089      	sub	sp, #36	; 0x24
 8001650:	af00      	add	r7, sp, #0
 8001652:	60f8      	str	r0, [r7, #12]
 8001654:	60b9      	str	r1, [r7, #8]
 8001656:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	f003 0307 	and.w	r3, r3, #7
 800165e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001660:	69fb      	ldr	r3, [r7, #28]
 8001662:	f1c3 0307 	rsb	r3, r3, #7
 8001666:	2b04      	cmp	r3, #4
 8001668:	bf28      	it	cs
 800166a:	2304      	movcs	r3, #4
 800166c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800166e:	69fb      	ldr	r3, [r7, #28]
 8001670:	3304      	adds	r3, #4
 8001672:	2b06      	cmp	r3, #6
 8001674:	d902      	bls.n	800167c <NVIC_EncodePriority+0x30>
 8001676:	69fb      	ldr	r3, [r7, #28]
 8001678:	3b03      	subs	r3, #3
 800167a:	e000      	b.n	800167e <NVIC_EncodePriority+0x32>
 800167c:	2300      	movs	r3, #0
 800167e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001680:	f04f 32ff 	mov.w	r2, #4294967295
 8001684:	69bb      	ldr	r3, [r7, #24]
 8001686:	fa02 f303 	lsl.w	r3, r2, r3
 800168a:	43da      	mvns	r2, r3
 800168c:	68bb      	ldr	r3, [r7, #8]
 800168e:	401a      	ands	r2, r3
 8001690:	697b      	ldr	r3, [r7, #20]
 8001692:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001694:	f04f 31ff 	mov.w	r1, #4294967295
 8001698:	697b      	ldr	r3, [r7, #20]
 800169a:	fa01 f303 	lsl.w	r3, r1, r3
 800169e:	43d9      	mvns	r1, r3
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016a4:	4313      	orrs	r3, r2
         );
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	3724      	adds	r7, #36	; 0x24
 80016aa:	46bd      	mov	sp, r7
 80016ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b0:	4770      	bx	lr
	...

080016b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b082      	sub	sp, #8
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	3b01      	subs	r3, #1
 80016c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80016c4:	d301      	bcc.n	80016ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016c6:	2301      	movs	r3, #1
 80016c8:	e00f      	b.n	80016ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016ca:	4a0a      	ldr	r2, [pc, #40]	; (80016f4 <SysTick_Config+0x40>)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	3b01      	subs	r3, #1
 80016d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016d2:	210f      	movs	r1, #15
 80016d4:	f04f 30ff 	mov.w	r0, #4294967295
 80016d8:	f7ff ff8e 	bl	80015f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016dc:	4b05      	ldr	r3, [pc, #20]	; (80016f4 <SysTick_Config+0x40>)
 80016de:	2200      	movs	r2, #0
 80016e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016e2:	4b04      	ldr	r3, [pc, #16]	; (80016f4 <SysTick_Config+0x40>)
 80016e4:	2207      	movs	r2, #7
 80016e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016e8:	2300      	movs	r3, #0
}
 80016ea:	4618      	mov	r0, r3
 80016ec:	3708      	adds	r7, #8
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	e000e010 	.word	0xe000e010

080016f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001700:	6878      	ldr	r0, [r7, #4]
 8001702:	f7ff ff29 	bl	8001558 <__NVIC_SetPriorityGrouping>
}
 8001706:	bf00      	nop
 8001708:	3708      	adds	r7, #8
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}

0800170e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800170e:	b580      	push	{r7, lr}
 8001710:	b086      	sub	sp, #24
 8001712:	af00      	add	r7, sp, #0
 8001714:	4603      	mov	r3, r0
 8001716:	60b9      	str	r1, [r7, #8]
 8001718:	607a      	str	r2, [r7, #4]
 800171a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800171c:	2300      	movs	r3, #0
 800171e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001720:	f7ff ff3e 	bl	80015a0 <__NVIC_GetPriorityGrouping>
 8001724:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001726:	687a      	ldr	r2, [r7, #4]
 8001728:	68b9      	ldr	r1, [r7, #8]
 800172a:	6978      	ldr	r0, [r7, #20]
 800172c:	f7ff ff8e 	bl	800164c <NVIC_EncodePriority>
 8001730:	4602      	mov	r2, r0
 8001732:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001736:	4611      	mov	r1, r2
 8001738:	4618      	mov	r0, r3
 800173a:	f7ff ff5d 	bl	80015f8 <__NVIC_SetPriority>
}
 800173e:	bf00      	nop
 8001740:	3718      	adds	r7, #24
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}

08001746 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001746:	b580      	push	{r7, lr}
 8001748:	b082      	sub	sp, #8
 800174a:	af00      	add	r7, sp, #0
 800174c:	4603      	mov	r3, r0
 800174e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001750:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001754:	4618      	mov	r0, r3
 8001756:	f7ff ff31 	bl	80015bc <__NVIC_EnableIRQ>
}
 800175a:	bf00      	nop
 800175c:	3708      	adds	r7, #8
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}

08001762 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001762:	b580      	push	{r7, lr}
 8001764:	b082      	sub	sp, #8
 8001766:	af00      	add	r7, sp, #0
 8001768:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800176a:	6878      	ldr	r0, [r7, #4]
 800176c:	f7ff ffa2 	bl	80016b4 <SysTick_Config>
 8001770:	4603      	mov	r3, r0
}
 8001772:	4618      	mov	r0, r3
 8001774:	3708      	adds	r7, #8
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}

0800177a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800177a:	b580      	push	{r7, lr}
 800177c:	b084      	sub	sp, #16
 800177e:	af00      	add	r7, sp, #0
 8001780:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001786:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001788:	f7ff feda 	bl	8001540 <HAL_GetTick>
 800178c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001794:	b2db      	uxtb	r3, r3
 8001796:	2b02      	cmp	r3, #2
 8001798:	d008      	beq.n	80017ac <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	2280      	movs	r2, #128	; 0x80
 800179e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	2200      	movs	r2, #0
 80017a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80017a8:	2301      	movs	r3, #1
 80017aa:	e052      	b.n	8001852 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	681a      	ldr	r2, [r3, #0]
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f022 0216 	bic.w	r2, r2, #22
 80017ba:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	695a      	ldr	r2, [r3, #20]
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80017ca:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d103      	bne.n	80017dc <HAL_DMA_Abort+0x62>
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d007      	beq.n	80017ec <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	681a      	ldr	r2, [r3, #0]
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f022 0208 	bic.w	r2, r2, #8
 80017ea:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	681a      	ldr	r2, [r3, #0]
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f022 0201 	bic.w	r2, r2, #1
 80017fa:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80017fc:	e013      	b.n	8001826 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80017fe:	f7ff fe9f 	bl	8001540 <HAL_GetTick>
 8001802:	4602      	mov	r2, r0
 8001804:	68bb      	ldr	r3, [r7, #8]
 8001806:	1ad3      	subs	r3, r2, r3
 8001808:	2b05      	cmp	r3, #5
 800180a:	d90c      	bls.n	8001826 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	2220      	movs	r2, #32
 8001810:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	2203      	movs	r2, #3
 8001816:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	2200      	movs	r2, #0
 800181e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001822:	2303      	movs	r3, #3
 8001824:	e015      	b.n	8001852 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f003 0301 	and.w	r3, r3, #1
 8001830:	2b00      	cmp	r3, #0
 8001832:	d1e4      	bne.n	80017fe <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001838:	223f      	movs	r2, #63	; 0x3f
 800183a:	409a      	lsls	r2, r3
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	2201      	movs	r2, #1
 8001844:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	2200      	movs	r2, #0
 800184c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001850:	2300      	movs	r3, #0
}
 8001852:	4618      	mov	r0, r3
 8001854:	3710      	adds	r7, #16
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}

0800185a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800185a:	b480      	push	{r7}
 800185c:	b083      	sub	sp, #12
 800185e:	af00      	add	r7, sp, #0
 8001860:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001868:	b2db      	uxtb	r3, r3
 800186a:	2b02      	cmp	r3, #2
 800186c:	d004      	beq.n	8001878 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	2280      	movs	r2, #128	; 0x80
 8001872:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001874:	2301      	movs	r3, #1
 8001876:	e00c      	b.n	8001892 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	2205      	movs	r2, #5
 800187c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	681a      	ldr	r2, [r3, #0]
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f022 0201 	bic.w	r2, r2, #1
 800188e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001890:	2300      	movs	r3, #0
}
 8001892:	4618      	mov	r0, r3
 8001894:	370c      	adds	r7, #12
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr

0800189e <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800189e:	b480      	push	{r7}
 80018a0:	b083      	sub	sp, #12
 80018a2:	af00      	add	r7, sp, #0
 80018a4:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	370c      	adds	r7, #12
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr
	...

080018b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018b8:	b480      	push	{r7}
 80018ba:	b089      	sub	sp, #36	; 0x24
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
 80018c0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80018c2:	2300      	movs	r3, #0
 80018c4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80018c6:	2300      	movs	r3, #0
 80018c8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80018ca:	2300      	movs	r3, #0
 80018cc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018ce:	2300      	movs	r3, #0
 80018d0:	61fb      	str	r3, [r7, #28]
 80018d2:	e177      	b.n	8001bc4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80018d4:	2201      	movs	r2, #1
 80018d6:	69fb      	ldr	r3, [r7, #28]
 80018d8:	fa02 f303 	lsl.w	r3, r2, r3
 80018dc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	697a      	ldr	r2, [r7, #20]
 80018e4:	4013      	ands	r3, r2
 80018e6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80018e8:	693a      	ldr	r2, [r7, #16]
 80018ea:	697b      	ldr	r3, [r7, #20]
 80018ec:	429a      	cmp	r2, r3
 80018ee:	f040 8166 	bne.w	8001bbe <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80018f2:	683b      	ldr	r3, [r7, #0]
 80018f4:	685b      	ldr	r3, [r3, #4]
 80018f6:	f003 0303 	and.w	r3, r3, #3
 80018fa:	2b01      	cmp	r3, #1
 80018fc:	d005      	beq.n	800190a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	685b      	ldr	r3, [r3, #4]
 8001902:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001906:	2b02      	cmp	r3, #2
 8001908:	d130      	bne.n	800196c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	689b      	ldr	r3, [r3, #8]
 800190e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001910:	69fb      	ldr	r3, [r7, #28]
 8001912:	005b      	lsls	r3, r3, #1
 8001914:	2203      	movs	r2, #3
 8001916:	fa02 f303 	lsl.w	r3, r2, r3
 800191a:	43db      	mvns	r3, r3
 800191c:	69ba      	ldr	r2, [r7, #24]
 800191e:	4013      	ands	r3, r2
 8001920:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	68da      	ldr	r2, [r3, #12]
 8001926:	69fb      	ldr	r3, [r7, #28]
 8001928:	005b      	lsls	r3, r3, #1
 800192a:	fa02 f303 	lsl.w	r3, r2, r3
 800192e:	69ba      	ldr	r2, [r7, #24]
 8001930:	4313      	orrs	r3, r2
 8001932:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	69ba      	ldr	r2, [r7, #24]
 8001938:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001940:	2201      	movs	r2, #1
 8001942:	69fb      	ldr	r3, [r7, #28]
 8001944:	fa02 f303 	lsl.w	r3, r2, r3
 8001948:	43db      	mvns	r3, r3
 800194a:	69ba      	ldr	r2, [r7, #24]
 800194c:	4013      	ands	r3, r2
 800194e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	685b      	ldr	r3, [r3, #4]
 8001954:	091b      	lsrs	r3, r3, #4
 8001956:	f003 0201 	and.w	r2, r3, #1
 800195a:	69fb      	ldr	r3, [r7, #28]
 800195c:	fa02 f303 	lsl.w	r3, r2, r3
 8001960:	69ba      	ldr	r2, [r7, #24]
 8001962:	4313      	orrs	r3, r2
 8001964:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	69ba      	ldr	r2, [r7, #24]
 800196a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	f003 0303 	and.w	r3, r3, #3
 8001974:	2b03      	cmp	r3, #3
 8001976:	d017      	beq.n	80019a8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	68db      	ldr	r3, [r3, #12]
 800197c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800197e:	69fb      	ldr	r3, [r7, #28]
 8001980:	005b      	lsls	r3, r3, #1
 8001982:	2203      	movs	r2, #3
 8001984:	fa02 f303 	lsl.w	r3, r2, r3
 8001988:	43db      	mvns	r3, r3
 800198a:	69ba      	ldr	r2, [r7, #24]
 800198c:	4013      	ands	r3, r2
 800198e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	689a      	ldr	r2, [r3, #8]
 8001994:	69fb      	ldr	r3, [r7, #28]
 8001996:	005b      	lsls	r3, r3, #1
 8001998:	fa02 f303 	lsl.w	r3, r2, r3
 800199c:	69ba      	ldr	r2, [r7, #24]
 800199e:	4313      	orrs	r3, r2
 80019a0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	69ba      	ldr	r2, [r7, #24]
 80019a6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	685b      	ldr	r3, [r3, #4]
 80019ac:	f003 0303 	and.w	r3, r3, #3
 80019b0:	2b02      	cmp	r3, #2
 80019b2:	d123      	bne.n	80019fc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80019b4:	69fb      	ldr	r3, [r7, #28]
 80019b6:	08da      	lsrs	r2, r3, #3
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	3208      	adds	r2, #8
 80019bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80019c2:	69fb      	ldr	r3, [r7, #28]
 80019c4:	f003 0307 	and.w	r3, r3, #7
 80019c8:	009b      	lsls	r3, r3, #2
 80019ca:	220f      	movs	r2, #15
 80019cc:	fa02 f303 	lsl.w	r3, r2, r3
 80019d0:	43db      	mvns	r3, r3
 80019d2:	69ba      	ldr	r2, [r7, #24]
 80019d4:	4013      	ands	r3, r2
 80019d6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	691a      	ldr	r2, [r3, #16]
 80019dc:	69fb      	ldr	r3, [r7, #28]
 80019de:	f003 0307 	and.w	r3, r3, #7
 80019e2:	009b      	lsls	r3, r3, #2
 80019e4:	fa02 f303 	lsl.w	r3, r2, r3
 80019e8:	69ba      	ldr	r2, [r7, #24]
 80019ea:	4313      	orrs	r3, r2
 80019ec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80019ee:	69fb      	ldr	r3, [r7, #28]
 80019f0:	08da      	lsrs	r2, r3, #3
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	3208      	adds	r2, #8
 80019f6:	69b9      	ldr	r1, [r7, #24]
 80019f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a02:	69fb      	ldr	r3, [r7, #28]
 8001a04:	005b      	lsls	r3, r3, #1
 8001a06:	2203      	movs	r2, #3
 8001a08:	fa02 f303 	lsl.w	r3, r2, r3
 8001a0c:	43db      	mvns	r3, r3
 8001a0e:	69ba      	ldr	r2, [r7, #24]
 8001a10:	4013      	ands	r3, r2
 8001a12:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	f003 0203 	and.w	r2, r3, #3
 8001a1c:	69fb      	ldr	r3, [r7, #28]
 8001a1e:	005b      	lsls	r3, r3, #1
 8001a20:	fa02 f303 	lsl.w	r3, r2, r3
 8001a24:	69ba      	ldr	r2, [r7, #24]
 8001a26:	4313      	orrs	r3, r2
 8001a28:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	69ba      	ldr	r2, [r7, #24]
 8001a2e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	685b      	ldr	r3, [r3, #4]
 8001a34:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	f000 80c0 	beq.w	8001bbe <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a3e:	2300      	movs	r3, #0
 8001a40:	60fb      	str	r3, [r7, #12]
 8001a42:	4b66      	ldr	r3, [pc, #408]	; (8001bdc <HAL_GPIO_Init+0x324>)
 8001a44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a46:	4a65      	ldr	r2, [pc, #404]	; (8001bdc <HAL_GPIO_Init+0x324>)
 8001a48:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a4c:	6453      	str	r3, [r2, #68]	; 0x44
 8001a4e:	4b63      	ldr	r3, [pc, #396]	; (8001bdc <HAL_GPIO_Init+0x324>)
 8001a50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a52:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a56:	60fb      	str	r3, [r7, #12]
 8001a58:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a5a:	4a61      	ldr	r2, [pc, #388]	; (8001be0 <HAL_GPIO_Init+0x328>)
 8001a5c:	69fb      	ldr	r3, [r7, #28]
 8001a5e:	089b      	lsrs	r3, r3, #2
 8001a60:	3302      	adds	r3, #2
 8001a62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a66:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001a68:	69fb      	ldr	r3, [r7, #28]
 8001a6a:	f003 0303 	and.w	r3, r3, #3
 8001a6e:	009b      	lsls	r3, r3, #2
 8001a70:	220f      	movs	r2, #15
 8001a72:	fa02 f303 	lsl.w	r3, r2, r3
 8001a76:	43db      	mvns	r3, r3
 8001a78:	69ba      	ldr	r2, [r7, #24]
 8001a7a:	4013      	ands	r3, r2
 8001a7c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	4a58      	ldr	r2, [pc, #352]	; (8001be4 <HAL_GPIO_Init+0x32c>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d037      	beq.n	8001af6 <HAL_GPIO_Init+0x23e>
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	4a57      	ldr	r2, [pc, #348]	; (8001be8 <HAL_GPIO_Init+0x330>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d031      	beq.n	8001af2 <HAL_GPIO_Init+0x23a>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	4a56      	ldr	r2, [pc, #344]	; (8001bec <HAL_GPIO_Init+0x334>)
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d02b      	beq.n	8001aee <HAL_GPIO_Init+0x236>
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	4a55      	ldr	r2, [pc, #340]	; (8001bf0 <HAL_GPIO_Init+0x338>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d025      	beq.n	8001aea <HAL_GPIO_Init+0x232>
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	4a54      	ldr	r2, [pc, #336]	; (8001bf4 <HAL_GPIO_Init+0x33c>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d01f      	beq.n	8001ae6 <HAL_GPIO_Init+0x22e>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	4a53      	ldr	r2, [pc, #332]	; (8001bf8 <HAL_GPIO_Init+0x340>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d019      	beq.n	8001ae2 <HAL_GPIO_Init+0x22a>
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	4a52      	ldr	r2, [pc, #328]	; (8001bfc <HAL_GPIO_Init+0x344>)
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d013      	beq.n	8001ade <HAL_GPIO_Init+0x226>
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	4a51      	ldr	r2, [pc, #324]	; (8001c00 <HAL_GPIO_Init+0x348>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d00d      	beq.n	8001ada <HAL_GPIO_Init+0x222>
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	4a50      	ldr	r2, [pc, #320]	; (8001c04 <HAL_GPIO_Init+0x34c>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d007      	beq.n	8001ad6 <HAL_GPIO_Init+0x21e>
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	4a4f      	ldr	r2, [pc, #316]	; (8001c08 <HAL_GPIO_Init+0x350>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d101      	bne.n	8001ad2 <HAL_GPIO_Init+0x21a>
 8001ace:	2309      	movs	r3, #9
 8001ad0:	e012      	b.n	8001af8 <HAL_GPIO_Init+0x240>
 8001ad2:	230a      	movs	r3, #10
 8001ad4:	e010      	b.n	8001af8 <HAL_GPIO_Init+0x240>
 8001ad6:	2308      	movs	r3, #8
 8001ad8:	e00e      	b.n	8001af8 <HAL_GPIO_Init+0x240>
 8001ada:	2307      	movs	r3, #7
 8001adc:	e00c      	b.n	8001af8 <HAL_GPIO_Init+0x240>
 8001ade:	2306      	movs	r3, #6
 8001ae0:	e00a      	b.n	8001af8 <HAL_GPIO_Init+0x240>
 8001ae2:	2305      	movs	r3, #5
 8001ae4:	e008      	b.n	8001af8 <HAL_GPIO_Init+0x240>
 8001ae6:	2304      	movs	r3, #4
 8001ae8:	e006      	b.n	8001af8 <HAL_GPIO_Init+0x240>
 8001aea:	2303      	movs	r3, #3
 8001aec:	e004      	b.n	8001af8 <HAL_GPIO_Init+0x240>
 8001aee:	2302      	movs	r3, #2
 8001af0:	e002      	b.n	8001af8 <HAL_GPIO_Init+0x240>
 8001af2:	2301      	movs	r3, #1
 8001af4:	e000      	b.n	8001af8 <HAL_GPIO_Init+0x240>
 8001af6:	2300      	movs	r3, #0
 8001af8:	69fa      	ldr	r2, [r7, #28]
 8001afa:	f002 0203 	and.w	r2, r2, #3
 8001afe:	0092      	lsls	r2, r2, #2
 8001b00:	4093      	lsls	r3, r2
 8001b02:	69ba      	ldr	r2, [r7, #24]
 8001b04:	4313      	orrs	r3, r2
 8001b06:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001b08:	4935      	ldr	r1, [pc, #212]	; (8001be0 <HAL_GPIO_Init+0x328>)
 8001b0a:	69fb      	ldr	r3, [r7, #28]
 8001b0c:	089b      	lsrs	r3, r3, #2
 8001b0e:	3302      	adds	r3, #2
 8001b10:	69ba      	ldr	r2, [r7, #24]
 8001b12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b16:	4b3d      	ldr	r3, [pc, #244]	; (8001c0c <HAL_GPIO_Init+0x354>)
 8001b18:	689b      	ldr	r3, [r3, #8]
 8001b1a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b1c:	693b      	ldr	r3, [r7, #16]
 8001b1e:	43db      	mvns	r3, r3
 8001b20:	69ba      	ldr	r2, [r7, #24]
 8001b22:	4013      	ands	r3, r2
 8001b24:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d003      	beq.n	8001b3a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001b32:	69ba      	ldr	r2, [r7, #24]
 8001b34:	693b      	ldr	r3, [r7, #16]
 8001b36:	4313      	orrs	r3, r2
 8001b38:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001b3a:	4a34      	ldr	r2, [pc, #208]	; (8001c0c <HAL_GPIO_Init+0x354>)
 8001b3c:	69bb      	ldr	r3, [r7, #24]
 8001b3e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b40:	4b32      	ldr	r3, [pc, #200]	; (8001c0c <HAL_GPIO_Init+0x354>)
 8001b42:	68db      	ldr	r3, [r3, #12]
 8001b44:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b46:	693b      	ldr	r3, [r7, #16]
 8001b48:	43db      	mvns	r3, r3
 8001b4a:	69ba      	ldr	r2, [r7, #24]
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d003      	beq.n	8001b64 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001b5c:	69ba      	ldr	r2, [r7, #24]
 8001b5e:	693b      	ldr	r3, [r7, #16]
 8001b60:	4313      	orrs	r3, r2
 8001b62:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001b64:	4a29      	ldr	r2, [pc, #164]	; (8001c0c <HAL_GPIO_Init+0x354>)
 8001b66:	69bb      	ldr	r3, [r7, #24]
 8001b68:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001b6a:	4b28      	ldr	r3, [pc, #160]	; (8001c0c <HAL_GPIO_Init+0x354>)
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b70:	693b      	ldr	r3, [r7, #16]
 8001b72:	43db      	mvns	r3, r3
 8001b74:	69ba      	ldr	r2, [r7, #24]
 8001b76:	4013      	ands	r3, r2
 8001b78:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d003      	beq.n	8001b8e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001b86:	69ba      	ldr	r2, [r7, #24]
 8001b88:	693b      	ldr	r3, [r7, #16]
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001b8e:	4a1f      	ldr	r2, [pc, #124]	; (8001c0c <HAL_GPIO_Init+0x354>)
 8001b90:	69bb      	ldr	r3, [r7, #24]
 8001b92:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b94:	4b1d      	ldr	r3, [pc, #116]	; (8001c0c <HAL_GPIO_Init+0x354>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b9a:	693b      	ldr	r3, [r7, #16]
 8001b9c:	43db      	mvns	r3, r3
 8001b9e:	69ba      	ldr	r2, [r7, #24]
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d003      	beq.n	8001bb8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001bb0:	69ba      	ldr	r2, [r7, #24]
 8001bb2:	693b      	ldr	r3, [r7, #16]
 8001bb4:	4313      	orrs	r3, r2
 8001bb6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001bb8:	4a14      	ldr	r2, [pc, #80]	; (8001c0c <HAL_GPIO_Init+0x354>)
 8001bba:	69bb      	ldr	r3, [r7, #24]
 8001bbc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001bbe:	69fb      	ldr	r3, [r7, #28]
 8001bc0:	3301      	adds	r3, #1
 8001bc2:	61fb      	str	r3, [r7, #28]
 8001bc4:	69fb      	ldr	r3, [r7, #28]
 8001bc6:	2b0f      	cmp	r3, #15
 8001bc8:	f67f ae84 	bls.w	80018d4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001bcc:	bf00      	nop
 8001bce:	bf00      	nop
 8001bd0:	3724      	adds	r7, #36	; 0x24
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd8:	4770      	bx	lr
 8001bda:	bf00      	nop
 8001bdc:	40023800 	.word	0x40023800
 8001be0:	40013800 	.word	0x40013800
 8001be4:	40020000 	.word	0x40020000
 8001be8:	40020400 	.word	0x40020400
 8001bec:	40020800 	.word	0x40020800
 8001bf0:	40020c00 	.word	0x40020c00
 8001bf4:	40021000 	.word	0x40021000
 8001bf8:	40021400 	.word	0x40021400
 8001bfc:	40021800 	.word	0x40021800
 8001c00:	40021c00 	.word	0x40021c00
 8001c04:	40022000 	.word	0x40022000
 8001c08:	40022400 	.word	0x40022400
 8001c0c:	40013c00 	.word	0x40013c00

08001c10 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001c10:	b480      	push	{r7}
 8001c12:	b085      	sub	sp, #20
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
 8001c18:	460b      	mov	r3, r1
 8001c1a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	691a      	ldr	r2, [r3, #16]
 8001c20:	887b      	ldrh	r3, [r7, #2]
 8001c22:	4013      	ands	r3, r2
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d002      	beq.n	8001c2e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	73fb      	strb	r3, [r7, #15]
 8001c2c:	e001      	b.n	8001c32 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001c32:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c34:	4618      	mov	r0, r3
 8001c36:	3714      	adds	r7, #20
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3e:	4770      	bx	lr

08001c40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b083      	sub	sp, #12
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
 8001c48:	460b      	mov	r3, r1
 8001c4a:	807b      	strh	r3, [r7, #2]
 8001c4c:	4613      	mov	r3, r2
 8001c4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c50:	787b      	ldrb	r3, [r7, #1]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d003      	beq.n	8001c5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c56:	887a      	ldrh	r2, [r7, #2]
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001c5c:	e003      	b.n	8001c66 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001c5e:	887b      	ldrh	r3, [r7, #2]
 8001c60:	041a      	lsls	r2, r3, #16
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	619a      	str	r2, [r3, #24]
}
 8001c66:	bf00      	nop
 8001c68:	370c      	adds	r7, #12
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c70:	4770      	bx	lr
	...

08001c74 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b086      	sub	sp, #24
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d101      	bne.n	8001c86 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c82:	2301      	movs	r3, #1
 8001c84:	e267      	b.n	8002156 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f003 0301 	and.w	r3, r3, #1
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d075      	beq.n	8001d7e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001c92:	4b88      	ldr	r3, [pc, #544]	; (8001eb4 <HAL_RCC_OscConfig+0x240>)
 8001c94:	689b      	ldr	r3, [r3, #8]
 8001c96:	f003 030c 	and.w	r3, r3, #12
 8001c9a:	2b04      	cmp	r3, #4
 8001c9c:	d00c      	beq.n	8001cb8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c9e:	4b85      	ldr	r3, [pc, #532]	; (8001eb4 <HAL_RCC_OscConfig+0x240>)
 8001ca0:	689b      	ldr	r3, [r3, #8]
 8001ca2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001ca6:	2b08      	cmp	r3, #8
 8001ca8:	d112      	bne.n	8001cd0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001caa:	4b82      	ldr	r3, [pc, #520]	; (8001eb4 <HAL_RCC_OscConfig+0x240>)
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001cb2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001cb6:	d10b      	bne.n	8001cd0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cb8:	4b7e      	ldr	r3, [pc, #504]	; (8001eb4 <HAL_RCC_OscConfig+0x240>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d05b      	beq.n	8001d7c <HAL_RCC_OscConfig+0x108>
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d157      	bne.n	8001d7c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001ccc:	2301      	movs	r3, #1
 8001cce:	e242      	b.n	8002156 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001cd8:	d106      	bne.n	8001ce8 <HAL_RCC_OscConfig+0x74>
 8001cda:	4b76      	ldr	r3, [pc, #472]	; (8001eb4 <HAL_RCC_OscConfig+0x240>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4a75      	ldr	r2, [pc, #468]	; (8001eb4 <HAL_RCC_OscConfig+0x240>)
 8001ce0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ce4:	6013      	str	r3, [r2, #0]
 8001ce6:	e01d      	b.n	8001d24 <HAL_RCC_OscConfig+0xb0>
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001cf0:	d10c      	bne.n	8001d0c <HAL_RCC_OscConfig+0x98>
 8001cf2:	4b70      	ldr	r3, [pc, #448]	; (8001eb4 <HAL_RCC_OscConfig+0x240>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	4a6f      	ldr	r2, [pc, #444]	; (8001eb4 <HAL_RCC_OscConfig+0x240>)
 8001cf8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001cfc:	6013      	str	r3, [r2, #0]
 8001cfe:	4b6d      	ldr	r3, [pc, #436]	; (8001eb4 <HAL_RCC_OscConfig+0x240>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4a6c      	ldr	r2, [pc, #432]	; (8001eb4 <HAL_RCC_OscConfig+0x240>)
 8001d04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d08:	6013      	str	r3, [r2, #0]
 8001d0a:	e00b      	b.n	8001d24 <HAL_RCC_OscConfig+0xb0>
 8001d0c:	4b69      	ldr	r3, [pc, #420]	; (8001eb4 <HAL_RCC_OscConfig+0x240>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a68      	ldr	r2, [pc, #416]	; (8001eb4 <HAL_RCC_OscConfig+0x240>)
 8001d12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d16:	6013      	str	r3, [r2, #0]
 8001d18:	4b66      	ldr	r3, [pc, #408]	; (8001eb4 <HAL_RCC_OscConfig+0x240>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	4a65      	ldr	r2, [pc, #404]	; (8001eb4 <HAL_RCC_OscConfig+0x240>)
 8001d1e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d22:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d013      	beq.n	8001d54 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d2c:	f7ff fc08 	bl	8001540 <HAL_GetTick>
 8001d30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d32:	e008      	b.n	8001d46 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d34:	f7ff fc04 	bl	8001540 <HAL_GetTick>
 8001d38:	4602      	mov	r2, r0
 8001d3a:	693b      	ldr	r3, [r7, #16]
 8001d3c:	1ad3      	subs	r3, r2, r3
 8001d3e:	2b64      	cmp	r3, #100	; 0x64
 8001d40:	d901      	bls.n	8001d46 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001d42:	2303      	movs	r3, #3
 8001d44:	e207      	b.n	8002156 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d46:	4b5b      	ldr	r3, [pc, #364]	; (8001eb4 <HAL_RCC_OscConfig+0x240>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d0f0      	beq.n	8001d34 <HAL_RCC_OscConfig+0xc0>
 8001d52:	e014      	b.n	8001d7e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d54:	f7ff fbf4 	bl	8001540 <HAL_GetTick>
 8001d58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d5a:	e008      	b.n	8001d6e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d5c:	f7ff fbf0 	bl	8001540 <HAL_GetTick>
 8001d60:	4602      	mov	r2, r0
 8001d62:	693b      	ldr	r3, [r7, #16]
 8001d64:	1ad3      	subs	r3, r2, r3
 8001d66:	2b64      	cmp	r3, #100	; 0x64
 8001d68:	d901      	bls.n	8001d6e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001d6a:	2303      	movs	r3, #3
 8001d6c:	e1f3      	b.n	8002156 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d6e:	4b51      	ldr	r3, [pc, #324]	; (8001eb4 <HAL_RCC_OscConfig+0x240>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d1f0      	bne.n	8001d5c <HAL_RCC_OscConfig+0xe8>
 8001d7a:	e000      	b.n	8001d7e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f003 0302 	and.w	r3, r3, #2
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d063      	beq.n	8001e52 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001d8a:	4b4a      	ldr	r3, [pc, #296]	; (8001eb4 <HAL_RCC_OscConfig+0x240>)
 8001d8c:	689b      	ldr	r3, [r3, #8]
 8001d8e:	f003 030c 	and.w	r3, r3, #12
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d00b      	beq.n	8001dae <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d96:	4b47      	ldr	r3, [pc, #284]	; (8001eb4 <HAL_RCC_OscConfig+0x240>)
 8001d98:	689b      	ldr	r3, [r3, #8]
 8001d9a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001d9e:	2b08      	cmp	r3, #8
 8001da0:	d11c      	bne.n	8001ddc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001da2:	4b44      	ldr	r3, [pc, #272]	; (8001eb4 <HAL_RCC_OscConfig+0x240>)
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d116      	bne.n	8001ddc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001dae:	4b41      	ldr	r3, [pc, #260]	; (8001eb4 <HAL_RCC_OscConfig+0x240>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f003 0302 	and.w	r3, r3, #2
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d005      	beq.n	8001dc6 <HAL_RCC_OscConfig+0x152>
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	68db      	ldr	r3, [r3, #12]
 8001dbe:	2b01      	cmp	r3, #1
 8001dc0:	d001      	beq.n	8001dc6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	e1c7      	b.n	8002156 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dc6:	4b3b      	ldr	r3, [pc, #236]	; (8001eb4 <HAL_RCC_OscConfig+0x240>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	691b      	ldr	r3, [r3, #16]
 8001dd2:	00db      	lsls	r3, r3, #3
 8001dd4:	4937      	ldr	r1, [pc, #220]	; (8001eb4 <HAL_RCC_OscConfig+0x240>)
 8001dd6:	4313      	orrs	r3, r2
 8001dd8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001dda:	e03a      	b.n	8001e52 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	68db      	ldr	r3, [r3, #12]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d020      	beq.n	8001e26 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001de4:	4b34      	ldr	r3, [pc, #208]	; (8001eb8 <HAL_RCC_OscConfig+0x244>)
 8001de6:	2201      	movs	r2, #1
 8001de8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dea:	f7ff fba9 	bl	8001540 <HAL_GetTick>
 8001dee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001df0:	e008      	b.n	8001e04 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001df2:	f7ff fba5 	bl	8001540 <HAL_GetTick>
 8001df6:	4602      	mov	r2, r0
 8001df8:	693b      	ldr	r3, [r7, #16]
 8001dfa:	1ad3      	subs	r3, r2, r3
 8001dfc:	2b02      	cmp	r3, #2
 8001dfe:	d901      	bls.n	8001e04 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001e00:	2303      	movs	r3, #3
 8001e02:	e1a8      	b.n	8002156 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e04:	4b2b      	ldr	r3, [pc, #172]	; (8001eb4 <HAL_RCC_OscConfig+0x240>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f003 0302 	and.w	r3, r3, #2
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d0f0      	beq.n	8001df2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e10:	4b28      	ldr	r3, [pc, #160]	; (8001eb4 <HAL_RCC_OscConfig+0x240>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	691b      	ldr	r3, [r3, #16]
 8001e1c:	00db      	lsls	r3, r3, #3
 8001e1e:	4925      	ldr	r1, [pc, #148]	; (8001eb4 <HAL_RCC_OscConfig+0x240>)
 8001e20:	4313      	orrs	r3, r2
 8001e22:	600b      	str	r3, [r1, #0]
 8001e24:	e015      	b.n	8001e52 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e26:	4b24      	ldr	r3, [pc, #144]	; (8001eb8 <HAL_RCC_OscConfig+0x244>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e2c:	f7ff fb88 	bl	8001540 <HAL_GetTick>
 8001e30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e32:	e008      	b.n	8001e46 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e34:	f7ff fb84 	bl	8001540 <HAL_GetTick>
 8001e38:	4602      	mov	r2, r0
 8001e3a:	693b      	ldr	r3, [r7, #16]
 8001e3c:	1ad3      	subs	r3, r2, r3
 8001e3e:	2b02      	cmp	r3, #2
 8001e40:	d901      	bls.n	8001e46 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001e42:	2303      	movs	r3, #3
 8001e44:	e187      	b.n	8002156 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e46:	4b1b      	ldr	r3, [pc, #108]	; (8001eb4 <HAL_RCC_OscConfig+0x240>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f003 0302 	and.w	r3, r3, #2
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d1f0      	bne.n	8001e34 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f003 0308 	and.w	r3, r3, #8
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d036      	beq.n	8001ecc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	695b      	ldr	r3, [r3, #20]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d016      	beq.n	8001e94 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e66:	4b15      	ldr	r3, [pc, #84]	; (8001ebc <HAL_RCC_OscConfig+0x248>)
 8001e68:	2201      	movs	r2, #1
 8001e6a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e6c:	f7ff fb68 	bl	8001540 <HAL_GetTick>
 8001e70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e72:	e008      	b.n	8001e86 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e74:	f7ff fb64 	bl	8001540 <HAL_GetTick>
 8001e78:	4602      	mov	r2, r0
 8001e7a:	693b      	ldr	r3, [r7, #16]
 8001e7c:	1ad3      	subs	r3, r2, r3
 8001e7e:	2b02      	cmp	r3, #2
 8001e80:	d901      	bls.n	8001e86 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001e82:	2303      	movs	r3, #3
 8001e84:	e167      	b.n	8002156 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e86:	4b0b      	ldr	r3, [pc, #44]	; (8001eb4 <HAL_RCC_OscConfig+0x240>)
 8001e88:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001e8a:	f003 0302 	and.w	r3, r3, #2
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d0f0      	beq.n	8001e74 <HAL_RCC_OscConfig+0x200>
 8001e92:	e01b      	b.n	8001ecc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e94:	4b09      	ldr	r3, [pc, #36]	; (8001ebc <HAL_RCC_OscConfig+0x248>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e9a:	f7ff fb51 	bl	8001540 <HAL_GetTick>
 8001e9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ea0:	e00e      	b.n	8001ec0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ea2:	f7ff fb4d 	bl	8001540 <HAL_GetTick>
 8001ea6:	4602      	mov	r2, r0
 8001ea8:	693b      	ldr	r3, [r7, #16]
 8001eaa:	1ad3      	subs	r3, r2, r3
 8001eac:	2b02      	cmp	r3, #2
 8001eae:	d907      	bls.n	8001ec0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001eb0:	2303      	movs	r3, #3
 8001eb2:	e150      	b.n	8002156 <HAL_RCC_OscConfig+0x4e2>
 8001eb4:	40023800 	.word	0x40023800
 8001eb8:	42470000 	.word	0x42470000
 8001ebc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ec0:	4b88      	ldr	r3, [pc, #544]	; (80020e4 <HAL_RCC_OscConfig+0x470>)
 8001ec2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001ec4:	f003 0302 	and.w	r3, r3, #2
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d1ea      	bne.n	8001ea2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f003 0304 	and.w	r3, r3, #4
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	f000 8097 	beq.w	8002008 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001eda:	2300      	movs	r3, #0
 8001edc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ede:	4b81      	ldr	r3, [pc, #516]	; (80020e4 <HAL_RCC_OscConfig+0x470>)
 8001ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ee2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d10f      	bne.n	8001f0a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001eea:	2300      	movs	r3, #0
 8001eec:	60bb      	str	r3, [r7, #8]
 8001eee:	4b7d      	ldr	r3, [pc, #500]	; (80020e4 <HAL_RCC_OscConfig+0x470>)
 8001ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ef2:	4a7c      	ldr	r2, [pc, #496]	; (80020e4 <HAL_RCC_OscConfig+0x470>)
 8001ef4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ef8:	6413      	str	r3, [r2, #64]	; 0x40
 8001efa:	4b7a      	ldr	r3, [pc, #488]	; (80020e4 <HAL_RCC_OscConfig+0x470>)
 8001efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001efe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f02:	60bb      	str	r3, [r7, #8]
 8001f04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f06:	2301      	movs	r3, #1
 8001f08:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f0a:	4b77      	ldr	r3, [pc, #476]	; (80020e8 <HAL_RCC_OscConfig+0x474>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d118      	bne.n	8001f48 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f16:	4b74      	ldr	r3, [pc, #464]	; (80020e8 <HAL_RCC_OscConfig+0x474>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	4a73      	ldr	r2, [pc, #460]	; (80020e8 <HAL_RCC_OscConfig+0x474>)
 8001f1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f20:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f22:	f7ff fb0d 	bl	8001540 <HAL_GetTick>
 8001f26:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f28:	e008      	b.n	8001f3c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f2a:	f7ff fb09 	bl	8001540 <HAL_GetTick>
 8001f2e:	4602      	mov	r2, r0
 8001f30:	693b      	ldr	r3, [r7, #16]
 8001f32:	1ad3      	subs	r3, r2, r3
 8001f34:	2b02      	cmp	r3, #2
 8001f36:	d901      	bls.n	8001f3c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001f38:	2303      	movs	r3, #3
 8001f3a:	e10c      	b.n	8002156 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f3c:	4b6a      	ldr	r3, [pc, #424]	; (80020e8 <HAL_RCC_OscConfig+0x474>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d0f0      	beq.n	8001f2a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	689b      	ldr	r3, [r3, #8]
 8001f4c:	2b01      	cmp	r3, #1
 8001f4e:	d106      	bne.n	8001f5e <HAL_RCC_OscConfig+0x2ea>
 8001f50:	4b64      	ldr	r3, [pc, #400]	; (80020e4 <HAL_RCC_OscConfig+0x470>)
 8001f52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f54:	4a63      	ldr	r2, [pc, #396]	; (80020e4 <HAL_RCC_OscConfig+0x470>)
 8001f56:	f043 0301 	orr.w	r3, r3, #1
 8001f5a:	6713      	str	r3, [r2, #112]	; 0x70
 8001f5c:	e01c      	b.n	8001f98 <HAL_RCC_OscConfig+0x324>
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	689b      	ldr	r3, [r3, #8]
 8001f62:	2b05      	cmp	r3, #5
 8001f64:	d10c      	bne.n	8001f80 <HAL_RCC_OscConfig+0x30c>
 8001f66:	4b5f      	ldr	r3, [pc, #380]	; (80020e4 <HAL_RCC_OscConfig+0x470>)
 8001f68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f6a:	4a5e      	ldr	r2, [pc, #376]	; (80020e4 <HAL_RCC_OscConfig+0x470>)
 8001f6c:	f043 0304 	orr.w	r3, r3, #4
 8001f70:	6713      	str	r3, [r2, #112]	; 0x70
 8001f72:	4b5c      	ldr	r3, [pc, #368]	; (80020e4 <HAL_RCC_OscConfig+0x470>)
 8001f74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f76:	4a5b      	ldr	r2, [pc, #364]	; (80020e4 <HAL_RCC_OscConfig+0x470>)
 8001f78:	f043 0301 	orr.w	r3, r3, #1
 8001f7c:	6713      	str	r3, [r2, #112]	; 0x70
 8001f7e:	e00b      	b.n	8001f98 <HAL_RCC_OscConfig+0x324>
 8001f80:	4b58      	ldr	r3, [pc, #352]	; (80020e4 <HAL_RCC_OscConfig+0x470>)
 8001f82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f84:	4a57      	ldr	r2, [pc, #348]	; (80020e4 <HAL_RCC_OscConfig+0x470>)
 8001f86:	f023 0301 	bic.w	r3, r3, #1
 8001f8a:	6713      	str	r3, [r2, #112]	; 0x70
 8001f8c:	4b55      	ldr	r3, [pc, #340]	; (80020e4 <HAL_RCC_OscConfig+0x470>)
 8001f8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f90:	4a54      	ldr	r2, [pc, #336]	; (80020e4 <HAL_RCC_OscConfig+0x470>)
 8001f92:	f023 0304 	bic.w	r3, r3, #4
 8001f96:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	689b      	ldr	r3, [r3, #8]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d015      	beq.n	8001fcc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fa0:	f7ff face 	bl	8001540 <HAL_GetTick>
 8001fa4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fa6:	e00a      	b.n	8001fbe <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001fa8:	f7ff faca 	bl	8001540 <HAL_GetTick>
 8001fac:	4602      	mov	r2, r0
 8001fae:	693b      	ldr	r3, [r7, #16]
 8001fb0:	1ad3      	subs	r3, r2, r3
 8001fb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d901      	bls.n	8001fbe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001fba:	2303      	movs	r3, #3
 8001fbc:	e0cb      	b.n	8002156 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fbe:	4b49      	ldr	r3, [pc, #292]	; (80020e4 <HAL_RCC_OscConfig+0x470>)
 8001fc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fc2:	f003 0302 	and.w	r3, r3, #2
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d0ee      	beq.n	8001fa8 <HAL_RCC_OscConfig+0x334>
 8001fca:	e014      	b.n	8001ff6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fcc:	f7ff fab8 	bl	8001540 <HAL_GetTick>
 8001fd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fd2:	e00a      	b.n	8001fea <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001fd4:	f7ff fab4 	bl	8001540 <HAL_GetTick>
 8001fd8:	4602      	mov	r2, r0
 8001fda:	693b      	ldr	r3, [r7, #16]
 8001fdc:	1ad3      	subs	r3, r2, r3
 8001fde:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d901      	bls.n	8001fea <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001fe6:	2303      	movs	r3, #3
 8001fe8:	e0b5      	b.n	8002156 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fea:	4b3e      	ldr	r3, [pc, #248]	; (80020e4 <HAL_RCC_OscConfig+0x470>)
 8001fec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fee:	f003 0302 	and.w	r3, r3, #2
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d1ee      	bne.n	8001fd4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001ff6:	7dfb      	ldrb	r3, [r7, #23]
 8001ff8:	2b01      	cmp	r3, #1
 8001ffa:	d105      	bne.n	8002008 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ffc:	4b39      	ldr	r3, [pc, #228]	; (80020e4 <HAL_RCC_OscConfig+0x470>)
 8001ffe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002000:	4a38      	ldr	r2, [pc, #224]	; (80020e4 <HAL_RCC_OscConfig+0x470>)
 8002002:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002006:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	699b      	ldr	r3, [r3, #24]
 800200c:	2b00      	cmp	r3, #0
 800200e:	f000 80a1 	beq.w	8002154 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002012:	4b34      	ldr	r3, [pc, #208]	; (80020e4 <HAL_RCC_OscConfig+0x470>)
 8002014:	689b      	ldr	r3, [r3, #8]
 8002016:	f003 030c 	and.w	r3, r3, #12
 800201a:	2b08      	cmp	r3, #8
 800201c:	d05c      	beq.n	80020d8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	699b      	ldr	r3, [r3, #24]
 8002022:	2b02      	cmp	r3, #2
 8002024:	d141      	bne.n	80020aa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002026:	4b31      	ldr	r3, [pc, #196]	; (80020ec <HAL_RCC_OscConfig+0x478>)
 8002028:	2200      	movs	r2, #0
 800202a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800202c:	f7ff fa88 	bl	8001540 <HAL_GetTick>
 8002030:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002032:	e008      	b.n	8002046 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002034:	f7ff fa84 	bl	8001540 <HAL_GetTick>
 8002038:	4602      	mov	r2, r0
 800203a:	693b      	ldr	r3, [r7, #16]
 800203c:	1ad3      	subs	r3, r2, r3
 800203e:	2b02      	cmp	r3, #2
 8002040:	d901      	bls.n	8002046 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002042:	2303      	movs	r3, #3
 8002044:	e087      	b.n	8002156 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002046:	4b27      	ldr	r3, [pc, #156]	; (80020e4 <HAL_RCC_OscConfig+0x470>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800204e:	2b00      	cmp	r3, #0
 8002050:	d1f0      	bne.n	8002034 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	69da      	ldr	r2, [r3, #28]
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	6a1b      	ldr	r3, [r3, #32]
 800205a:	431a      	orrs	r2, r3
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002060:	019b      	lsls	r3, r3, #6
 8002062:	431a      	orrs	r2, r3
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002068:	085b      	lsrs	r3, r3, #1
 800206a:	3b01      	subs	r3, #1
 800206c:	041b      	lsls	r3, r3, #16
 800206e:	431a      	orrs	r2, r3
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002074:	061b      	lsls	r3, r3, #24
 8002076:	491b      	ldr	r1, [pc, #108]	; (80020e4 <HAL_RCC_OscConfig+0x470>)
 8002078:	4313      	orrs	r3, r2
 800207a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800207c:	4b1b      	ldr	r3, [pc, #108]	; (80020ec <HAL_RCC_OscConfig+0x478>)
 800207e:	2201      	movs	r2, #1
 8002080:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002082:	f7ff fa5d 	bl	8001540 <HAL_GetTick>
 8002086:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002088:	e008      	b.n	800209c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800208a:	f7ff fa59 	bl	8001540 <HAL_GetTick>
 800208e:	4602      	mov	r2, r0
 8002090:	693b      	ldr	r3, [r7, #16]
 8002092:	1ad3      	subs	r3, r2, r3
 8002094:	2b02      	cmp	r3, #2
 8002096:	d901      	bls.n	800209c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002098:	2303      	movs	r3, #3
 800209a:	e05c      	b.n	8002156 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800209c:	4b11      	ldr	r3, [pc, #68]	; (80020e4 <HAL_RCC_OscConfig+0x470>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d0f0      	beq.n	800208a <HAL_RCC_OscConfig+0x416>
 80020a8:	e054      	b.n	8002154 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020aa:	4b10      	ldr	r3, [pc, #64]	; (80020ec <HAL_RCC_OscConfig+0x478>)
 80020ac:	2200      	movs	r2, #0
 80020ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020b0:	f7ff fa46 	bl	8001540 <HAL_GetTick>
 80020b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020b6:	e008      	b.n	80020ca <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020b8:	f7ff fa42 	bl	8001540 <HAL_GetTick>
 80020bc:	4602      	mov	r2, r0
 80020be:	693b      	ldr	r3, [r7, #16]
 80020c0:	1ad3      	subs	r3, r2, r3
 80020c2:	2b02      	cmp	r3, #2
 80020c4:	d901      	bls.n	80020ca <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80020c6:	2303      	movs	r3, #3
 80020c8:	e045      	b.n	8002156 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020ca:	4b06      	ldr	r3, [pc, #24]	; (80020e4 <HAL_RCC_OscConfig+0x470>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d1f0      	bne.n	80020b8 <HAL_RCC_OscConfig+0x444>
 80020d6:	e03d      	b.n	8002154 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	699b      	ldr	r3, [r3, #24]
 80020dc:	2b01      	cmp	r3, #1
 80020de:	d107      	bne.n	80020f0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80020e0:	2301      	movs	r3, #1
 80020e2:	e038      	b.n	8002156 <HAL_RCC_OscConfig+0x4e2>
 80020e4:	40023800 	.word	0x40023800
 80020e8:	40007000 	.word	0x40007000
 80020ec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80020f0:	4b1b      	ldr	r3, [pc, #108]	; (8002160 <HAL_RCC_OscConfig+0x4ec>)
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	699b      	ldr	r3, [r3, #24]
 80020fa:	2b01      	cmp	r3, #1
 80020fc:	d028      	beq.n	8002150 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002108:	429a      	cmp	r2, r3
 800210a:	d121      	bne.n	8002150 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002116:	429a      	cmp	r2, r3
 8002118:	d11a      	bne.n	8002150 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800211a:	68fa      	ldr	r2, [r7, #12]
 800211c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002120:	4013      	ands	r3, r2
 8002122:	687a      	ldr	r2, [r7, #4]
 8002124:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002126:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002128:	4293      	cmp	r3, r2
 800212a:	d111      	bne.n	8002150 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002136:	085b      	lsrs	r3, r3, #1
 8002138:	3b01      	subs	r3, #1
 800213a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800213c:	429a      	cmp	r2, r3
 800213e:	d107      	bne.n	8002150 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800214a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800214c:	429a      	cmp	r2, r3
 800214e:	d001      	beq.n	8002154 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002150:	2301      	movs	r3, #1
 8002152:	e000      	b.n	8002156 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002154:	2300      	movs	r3, #0
}
 8002156:	4618      	mov	r0, r3
 8002158:	3718      	adds	r7, #24
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}
 800215e:	bf00      	nop
 8002160:	40023800 	.word	0x40023800

08002164 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b084      	sub	sp, #16
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
 800216c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	2b00      	cmp	r3, #0
 8002172:	d101      	bne.n	8002178 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002174:	2301      	movs	r3, #1
 8002176:	e0cc      	b.n	8002312 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002178:	4b68      	ldr	r3, [pc, #416]	; (800231c <HAL_RCC_ClockConfig+0x1b8>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f003 030f 	and.w	r3, r3, #15
 8002180:	683a      	ldr	r2, [r7, #0]
 8002182:	429a      	cmp	r2, r3
 8002184:	d90c      	bls.n	80021a0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002186:	4b65      	ldr	r3, [pc, #404]	; (800231c <HAL_RCC_ClockConfig+0x1b8>)
 8002188:	683a      	ldr	r2, [r7, #0]
 800218a:	b2d2      	uxtb	r2, r2
 800218c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800218e:	4b63      	ldr	r3, [pc, #396]	; (800231c <HAL_RCC_ClockConfig+0x1b8>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f003 030f 	and.w	r3, r3, #15
 8002196:	683a      	ldr	r2, [r7, #0]
 8002198:	429a      	cmp	r2, r3
 800219a:	d001      	beq.n	80021a0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800219c:	2301      	movs	r3, #1
 800219e:	e0b8      	b.n	8002312 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f003 0302 	and.w	r3, r3, #2
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d020      	beq.n	80021ee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f003 0304 	and.w	r3, r3, #4
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d005      	beq.n	80021c4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80021b8:	4b59      	ldr	r3, [pc, #356]	; (8002320 <HAL_RCC_ClockConfig+0x1bc>)
 80021ba:	689b      	ldr	r3, [r3, #8]
 80021bc:	4a58      	ldr	r2, [pc, #352]	; (8002320 <HAL_RCC_ClockConfig+0x1bc>)
 80021be:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80021c2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f003 0308 	and.w	r3, r3, #8
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d005      	beq.n	80021dc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80021d0:	4b53      	ldr	r3, [pc, #332]	; (8002320 <HAL_RCC_ClockConfig+0x1bc>)
 80021d2:	689b      	ldr	r3, [r3, #8]
 80021d4:	4a52      	ldr	r2, [pc, #328]	; (8002320 <HAL_RCC_ClockConfig+0x1bc>)
 80021d6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80021da:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021dc:	4b50      	ldr	r3, [pc, #320]	; (8002320 <HAL_RCC_ClockConfig+0x1bc>)
 80021de:	689b      	ldr	r3, [r3, #8]
 80021e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	689b      	ldr	r3, [r3, #8]
 80021e8:	494d      	ldr	r1, [pc, #308]	; (8002320 <HAL_RCC_ClockConfig+0x1bc>)
 80021ea:	4313      	orrs	r3, r2
 80021ec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f003 0301 	and.w	r3, r3, #1
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d044      	beq.n	8002284 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	2b01      	cmp	r3, #1
 8002200:	d107      	bne.n	8002212 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002202:	4b47      	ldr	r3, [pc, #284]	; (8002320 <HAL_RCC_ClockConfig+0x1bc>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800220a:	2b00      	cmp	r3, #0
 800220c:	d119      	bne.n	8002242 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800220e:	2301      	movs	r3, #1
 8002210:	e07f      	b.n	8002312 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	2b02      	cmp	r3, #2
 8002218:	d003      	beq.n	8002222 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800221e:	2b03      	cmp	r3, #3
 8002220:	d107      	bne.n	8002232 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002222:	4b3f      	ldr	r3, [pc, #252]	; (8002320 <HAL_RCC_ClockConfig+0x1bc>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800222a:	2b00      	cmp	r3, #0
 800222c:	d109      	bne.n	8002242 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800222e:	2301      	movs	r3, #1
 8002230:	e06f      	b.n	8002312 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002232:	4b3b      	ldr	r3, [pc, #236]	; (8002320 <HAL_RCC_ClockConfig+0x1bc>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f003 0302 	and.w	r3, r3, #2
 800223a:	2b00      	cmp	r3, #0
 800223c:	d101      	bne.n	8002242 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800223e:	2301      	movs	r3, #1
 8002240:	e067      	b.n	8002312 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002242:	4b37      	ldr	r3, [pc, #220]	; (8002320 <HAL_RCC_ClockConfig+0x1bc>)
 8002244:	689b      	ldr	r3, [r3, #8]
 8002246:	f023 0203 	bic.w	r2, r3, #3
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	4934      	ldr	r1, [pc, #208]	; (8002320 <HAL_RCC_ClockConfig+0x1bc>)
 8002250:	4313      	orrs	r3, r2
 8002252:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002254:	f7ff f974 	bl	8001540 <HAL_GetTick>
 8002258:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800225a:	e00a      	b.n	8002272 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800225c:	f7ff f970 	bl	8001540 <HAL_GetTick>
 8002260:	4602      	mov	r2, r0
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	1ad3      	subs	r3, r2, r3
 8002266:	f241 3288 	movw	r2, #5000	; 0x1388
 800226a:	4293      	cmp	r3, r2
 800226c:	d901      	bls.n	8002272 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800226e:	2303      	movs	r3, #3
 8002270:	e04f      	b.n	8002312 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002272:	4b2b      	ldr	r3, [pc, #172]	; (8002320 <HAL_RCC_ClockConfig+0x1bc>)
 8002274:	689b      	ldr	r3, [r3, #8]
 8002276:	f003 020c 	and.w	r2, r3, #12
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	009b      	lsls	r3, r3, #2
 8002280:	429a      	cmp	r2, r3
 8002282:	d1eb      	bne.n	800225c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002284:	4b25      	ldr	r3, [pc, #148]	; (800231c <HAL_RCC_ClockConfig+0x1b8>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f003 030f 	and.w	r3, r3, #15
 800228c:	683a      	ldr	r2, [r7, #0]
 800228e:	429a      	cmp	r2, r3
 8002290:	d20c      	bcs.n	80022ac <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002292:	4b22      	ldr	r3, [pc, #136]	; (800231c <HAL_RCC_ClockConfig+0x1b8>)
 8002294:	683a      	ldr	r2, [r7, #0]
 8002296:	b2d2      	uxtb	r2, r2
 8002298:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800229a:	4b20      	ldr	r3, [pc, #128]	; (800231c <HAL_RCC_ClockConfig+0x1b8>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f003 030f 	and.w	r3, r3, #15
 80022a2:	683a      	ldr	r2, [r7, #0]
 80022a4:	429a      	cmp	r2, r3
 80022a6:	d001      	beq.n	80022ac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80022a8:	2301      	movs	r3, #1
 80022aa:	e032      	b.n	8002312 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f003 0304 	and.w	r3, r3, #4
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d008      	beq.n	80022ca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80022b8:	4b19      	ldr	r3, [pc, #100]	; (8002320 <HAL_RCC_ClockConfig+0x1bc>)
 80022ba:	689b      	ldr	r3, [r3, #8]
 80022bc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	68db      	ldr	r3, [r3, #12]
 80022c4:	4916      	ldr	r1, [pc, #88]	; (8002320 <HAL_RCC_ClockConfig+0x1bc>)
 80022c6:	4313      	orrs	r3, r2
 80022c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f003 0308 	and.w	r3, r3, #8
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d009      	beq.n	80022ea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80022d6:	4b12      	ldr	r3, [pc, #72]	; (8002320 <HAL_RCC_ClockConfig+0x1bc>)
 80022d8:	689b      	ldr	r3, [r3, #8]
 80022da:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	691b      	ldr	r3, [r3, #16]
 80022e2:	00db      	lsls	r3, r3, #3
 80022e4:	490e      	ldr	r1, [pc, #56]	; (8002320 <HAL_RCC_ClockConfig+0x1bc>)
 80022e6:	4313      	orrs	r3, r2
 80022e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80022ea:	f000 f821 	bl	8002330 <HAL_RCC_GetSysClockFreq>
 80022ee:	4602      	mov	r2, r0
 80022f0:	4b0b      	ldr	r3, [pc, #44]	; (8002320 <HAL_RCC_ClockConfig+0x1bc>)
 80022f2:	689b      	ldr	r3, [r3, #8]
 80022f4:	091b      	lsrs	r3, r3, #4
 80022f6:	f003 030f 	and.w	r3, r3, #15
 80022fa:	490a      	ldr	r1, [pc, #40]	; (8002324 <HAL_RCC_ClockConfig+0x1c0>)
 80022fc:	5ccb      	ldrb	r3, [r1, r3]
 80022fe:	fa22 f303 	lsr.w	r3, r2, r3
 8002302:	4a09      	ldr	r2, [pc, #36]	; (8002328 <HAL_RCC_ClockConfig+0x1c4>)
 8002304:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002306:	4b09      	ldr	r3, [pc, #36]	; (800232c <HAL_RCC_ClockConfig+0x1c8>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	4618      	mov	r0, r3
 800230c:	f7ff f8d4 	bl	80014b8 <HAL_InitTick>

  return HAL_OK;
 8002310:	2300      	movs	r3, #0
}
 8002312:	4618      	mov	r0, r3
 8002314:	3710      	adds	r7, #16
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	40023c00 	.word	0x40023c00
 8002320:	40023800 	.word	0x40023800
 8002324:	08005084 	.word	0x08005084
 8002328:	20000114 	.word	0x20000114
 800232c:	20000118 	.word	0x20000118

08002330 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002330:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002334:	b090      	sub	sp, #64	; 0x40
 8002336:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002338:	2300      	movs	r3, #0
 800233a:	637b      	str	r3, [r7, #52]	; 0x34
 800233c:	2300      	movs	r3, #0
 800233e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002340:	2300      	movs	r3, #0
 8002342:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8002344:	2300      	movs	r3, #0
 8002346:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002348:	4b59      	ldr	r3, [pc, #356]	; (80024b0 <HAL_RCC_GetSysClockFreq+0x180>)
 800234a:	689b      	ldr	r3, [r3, #8]
 800234c:	f003 030c 	and.w	r3, r3, #12
 8002350:	2b08      	cmp	r3, #8
 8002352:	d00d      	beq.n	8002370 <HAL_RCC_GetSysClockFreq+0x40>
 8002354:	2b08      	cmp	r3, #8
 8002356:	f200 80a1 	bhi.w	800249c <HAL_RCC_GetSysClockFreq+0x16c>
 800235a:	2b00      	cmp	r3, #0
 800235c:	d002      	beq.n	8002364 <HAL_RCC_GetSysClockFreq+0x34>
 800235e:	2b04      	cmp	r3, #4
 8002360:	d003      	beq.n	800236a <HAL_RCC_GetSysClockFreq+0x3a>
 8002362:	e09b      	b.n	800249c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002364:	4b53      	ldr	r3, [pc, #332]	; (80024b4 <HAL_RCC_GetSysClockFreq+0x184>)
 8002366:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8002368:	e09b      	b.n	80024a2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800236a:	4b53      	ldr	r3, [pc, #332]	; (80024b8 <HAL_RCC_GetSysClockFreq+0x188>)
 800236c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800236e:	e098      	b.n	80024a2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002370:	4b4f      	ldr	r3, [pc, #316]	; (80024b0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002378:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800237a:	4b4d      	ldr	r3, [pc, #308]	; (80024b0 <HAL_RCC_GetSysClockFreq+0x180>)
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002382:	2b00      	cmp	r3, #0
 8002384:	d028      	beq.n	80023d8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002386:	4b4a      	ldr	r3, [pc, #296]	; (80024b0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	099b      	lsrs	r3, r3, #6
 800238c:	2200      	movs	r2, #0
 800238e:	623b      	str	r3, [r7, #32]
 8002390:	627a      	str	r2, [r7, #36]	; 0x24
 8002392:	6a3b      	ldr	r3, [r7, #32]
 8002394:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002398:	2100      	movs	r1, #0
 800239a:	4b47      	ldr	r3, [pc, #284]	; (80024b8 <HAL_RCC_GetSysClockFreq+0x188>)
 800239c:	fb03 f201 	mul.w	r2, r3, r1
 80023a0:	2300      	movs	r3, #0
 80023a2:	fb00 f303 	mul.w	r3, r0, r3
 80023a6:	4413      	add	r3, r2
 80023a8:	4a43      	ldr	r2, [pc, #268]	; (80024b8 <HAL_RCC_GetSysClockFreq+0x188>)
 80023aa:	fba0 1202 	umull	r1, r2, r0, r2
 80023ae:	62fa      	str	r2, [r7, #44]	; 0x2c
 80023b0:	460a      	mov	r2, r1
 80023b2:	62ba      	str	r2, [r7, #40]	; 0x28
 80023b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80023b6:	4413      	add	r3, r2
 80023b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80023ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023bc:	2200      	movs	r2, #0
 80023be:	61bb      	str	r3, [r7, #24]
 80023c0:	61fa      	str	r2, [r7, #28]
 80023c2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80023c6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80023ca:	f7fd ff79 	bl	80002c0 <__aeabi_uldivmod>
 80023ce:	4602      	mov	r2, r0
 80023d0:	460b      	mov	r3, r1
 80023d2:	4613      	mov	r3, r2
 80023d4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80023d6:	e053      	b.n	8002480 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80023d8:	4b35      	ldr	r3, [pc, #212]	; (80024b0 <HAL_RCC_GetSysClockFreq+0x180>)
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	099b      	lsrs	r3, r3, #6
 80023de:	2200      	movs	r2, #0
 80023e0:	613b      	str	r3, [r7, #16]
 80023e2:	617a      	str	r2, [r7, #20]
 80023e4:	693b      	ldr	r3, [r7, #16]
 80023e6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80023ea:	f04f 0b00 	mov.w	fp, #0
 80023ee:	4652      	mov	r2, sl
 80023f0:	465b      	mov	r3, fp
 80023f2:	f04f 0000 	mov.w	r0, #0
 80023f6:	f04f 0100 	mov.w	r1, #0
 80023fa:	0159      	lsls	r1, r3, #5
 80023fc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002400:	0150      	lsls	r0, r2, #5
 8002402:	4602      	mov	r2, r0
 8002404:	460b      	mov	r3, r1
 8002406:	ebb2 080a 	subs.w	r8, r2, sl
 800240a:	eb63 090b 	sbc.w	r9, r3, fp
 800240e:	f04f 0200 	mov.w	r2, #0
 8002412:	f04f 0300 	mov.w	r3, #0
 8002416:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800241a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800241e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002422:	ebb2 0408 	subs.w	r4, r2, r8
 8002426:	eb63 0509 	sbc.w	r5, r3, r9
 800242a:	f04f 0200 	mov.w	r2, #0
 800242e:	f04f 0300 	mov.w	r3, #0
 8002432:	00eb      	lsls	r3, r5, #3
 8002434:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002438:	00e2      	lsls	r2, r4, #3
 800243a:	4614      	mov	r4, r2
 800243c:	461d      	mov	r5, r3
 800243e:	eb14 030a 	adds.w	r3, r4, sl
 8002442:	603b      	str	r3, [r7, #0]
 8002444:	eb45 030b 	adc.w	r3, r5, fp
 8002448:	607b      	str	r3, [r7, #4]
 800244a:	f04f 0200 	mov.w	r2, #0
 800244e:	f04f 0300 	mov.w	r3, #0
 8002452:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002456:	4629      	mov	r1, r5
 8002458:	028b      	lsls	r3, r1, #10
 800245a:	4621      	mov	r1, r4
 800245c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002460:	4621      	mov	r1, r4
 8002462:	028a      	lsls	r2, r1, #10
 8002464:	4610      	mov	r0, r2
 8002466:	4619      	mov	r1, r3
 8002468:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800246a:	2200      	movs	r2, #0
 800246c:	60bb      	str	r3, [r7, #8]
 800246e:	60fa      	str	r2, [r7, #12]
 8002470:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002474:	f7fd ff24 	bl	80002c0 <__aeabi_uldivmod>
 8002478:	4602      	mov	r2, r0
 800247a:	460b      	mov	r3, r1
 800247c:	4613      	mov	r3, r2
 800247e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002480:	4b0b      	ldr	r3, [pc, #44]	; (80024b0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	0c1b      	lsrs	r3, r3, #16
 8002486:	f003 0303 	and.w	r3, r3, #3
 800248a:	3301      	adds	r3, #1
 800248c:	005b      	lsls	r3, r3, #1
 800248e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8002490:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002492:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002494:	fbb2 f3f3 	udiv	r3, r2, r3
 8002498:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800249a:	e002      	b.n	80024a2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800249c:	4b05      	ldr	r3, [pc, #20]	; (80024b4 <HAL_RCC_GetSysClockFreq+0x184>)
 800249e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80024a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80024a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	3740      	adds	r7, #64	; 0x40
 80024a8:	46bd      	mov	sp, r7
 80024aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80024ae:	bf00      	nop
 80024b0:	40023800 	.word	0x40023800
 80024b4:	00f42400 	.word	0x00f42400
 80024b8:	017d7840 	.word	0x017d7840

080024bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80024bc:	b480      	push	{r7}
 80024be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80024c0:	4b03      	ldr	r3, [pc, #12]	; (80024d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80024c2:	681b      	ldr	r3, [r3, #0]
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	46bd      	mov	sp, r7
 80024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024cc:	4770      	bx	lr
 80024ce:	bf00      	nop
 80024d0:	20000114 	.word	0x20000114

080024d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80024d8:	f7ff fff0 	bl	80024bc <HAL_RCC_GetHCLKFreq>
 80024dc:	4602      	mov	r2, r0
 80024de:	4b05      	ldr	r3, [pc, #20]	; (80024f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80024e0:	689b      	ldr	r3, [r3, #8]
 80024e2:	0a9b      	lsrs	r3, r3, #10
 80024e4:	f003 0307 	and.w	r3, r3, #7
 80024e8:	4903      	ldr	r1, [pc, #12]	; (80024f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80024ea:	5ccb      	ldrb	r3, [r1, r3]
 80024ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	bd80      	pop	{r7, pc}
 80024f4:	40023800 	.word	0x40023800
 80024f8:	08005094 	.word	0x08005094

080024fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002500:	f7ff ffdc 	bl	80024bc <HAL_RCC_GetHCLKFreq>
 8002504:	4602      	mov	r2, r0
 8002506:	4b05      	ldr	r3, [pc, #20]	; (800251c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002508:	689b      	ldr	r3, [r3, #8]
 800250a:	0b5b      	lsrs	r3, r3, #13
 800250c:	f003 0307 	and.w	r3, r3, #7
 8002510:	4903      	ldr	r1, [pc, #12]	; (8002520 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002512:	5ccb      	ldrb	r3, [r1, r3]
 8002514:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002518:	4618      	mov	r0, r3
 800251a:	bd80      	pop	{r7, pc}
 800251c:	40023800 	.word	0x40023800
 8002520:	08005094 	.word	0x08005094

08002524 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b082      	sub	sp, #8
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d101      	bne.n	8002536 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002532:	2301      	movs	r3, #1
 8002534:	e03f      	b.n	80025b6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800253c:	b2db      	uxtb	r3, r3
 800253e:	2b00      	cmp	r3, #0
 8002540:	d106      	bne.n	8002550 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2200      	movs	r2, #0
 8002546:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800254a:	6878      	ldr	r0, [r7, #4]
 800254c:	f7fe fe60 	bl	8001210 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2224      	movs	r2, #36	; 0x24
 8002554:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	68da      	ldr	r2, [r3, #12]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002566:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002568:	6878      	ldr	r0, [r7, #4]
 800256a:	f001 f8dd 	bl	8003728 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	691a      	ldr	r2, [r3, #16]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800257c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	695a      	ldr	r2, [r3, #20]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800258c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	68da      	ldr	r2, [r3, #12]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800259c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2200      	movs	r2, #0
 80025a2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2220      	movs	r2, #32
 80025a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2220      	movs	r2, #32
 80025b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80025b4:	2300      	movs	r3, #0
}
 80025b6:	4618      	mov	r0, r3
 80025b8:	3708      	adds	r7, #8
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}

080025be <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025be:	b580      	push	{r7, lr}
 80025c0:	b08a      	sub	sp, #40	; 0x28
 80025c2:	af02      	add	r7, sp, #8
 80025c4:	60f8      	str	r0, [r7, #12]
 80025c6:	60b9      	str	r1, [r7, #8]
 80025c8:	603b      	str	r3, [r7, #0]
 80025ca:	4613      	mov	r3, r2
 80025cc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80025ce:	2300      	movs	r3, #0
 80025d0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025d8:	b2db      	uxtb	r3, r3
 80025da:	2b20      	cmp	r3, #32
 80025dc:	d17c      	bne.n	80026d8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80025de:	68bb      	ldr	r3, [r7, #8]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d002      	beq.n	80025ea <HAL_UART_Transmit+0x2c>
 80025e4:	88fb      	ldrh	r3, [r7, #6]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d101      	bne.n	80025ee <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80025ea:	2301      	movs	r3, #1
 80025ec:	e075      	b.n	80026da <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025f4:	2b01      	cmp	r3, #1
 80025f6:	d101      	bne.n	80025fc <HAL_UART_Transmit+0x3e>
 80025f8:	2302      	movs	r3, #2
 80025fa:	e06e      	b.n	80026da <HAL_UART_Transmit+0x11c>
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	2201      	movs	r2, #1
 8002600:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	2200      	movs	r2, #0
 8002608:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	2221      	movs	r2, #33	; 0x21
 800260e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002612:	f7fe ff95 	bl	8001540 <HAL_GetTick>
 8002616:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	88fa      	ldrh	r2, [r7, #6]
 800261c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	88fa      	ldrh	r2, [r7, #6]
 8002622:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	689b      	ldr	r3, [r3, #8]
 8002628:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800262c:	d108      	bne.n	8002640 <HAL_UART_Transmit+0x82>
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	691b      	ldr	r3, [r3, #16]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d104      	bne.n	8002640 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002636:	2300      	movs	r3, #0
 8002638:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800263a:	68bb      	ldr	r3, [r7, #8]
 800263c:	61bb      	str	r3, [r7, #24]
 800263e:	e003      	b.n	8002648 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002640:	68bb      	ldr	r3, [r7, #8]
 8002642:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002644:	2300      	movs	r3, #0
 8002646:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	2200      	movs	r2, #0
 800264c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002650:	e02a      	b.n	80026a8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	9300      	str	r3, [sp, #0]
 8002656:	697b      	ldr	r3, [r7, #20]
 8002658:	2200      	movs	r2, #0
 800265a:	2180      	movs	r1, #128	; 0x80
 800265c:	68f8      	ldr	r0, [r7, #12]
 800265e:	f000 fdbd 	bl	80031dc <UART_WaitOnFlagUntilTimeout>
 8002662:	4603      	mov	r3, r0
 8002664:	2b00      	cmp	r3, #0
 8002666:	d001      	beq.n	800266c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002668:	2303      	movs	r3, #3
 800266a:	e036      	b.n	80026da <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800266c:	69fb      	ldr	r3, [r7, #28]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d10b      	bne.n	800268a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002672:	69bb      	ldr	r3, [r7, #24]
 8002674:	881b      	ldrh	r3, [r3, #0]
 8002676:	461a      	mov	r2, r3
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002680:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002682:	69bb      	ldr	r3, [r7, #24]
 8002684:	3302      	adds	r3, #2
 8002686:	61bb      	str	r3, [r7, #24]
 8002688:	e007      	b.n	800269a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800268a:	69fb      	ldr	r3, [r7, #28]
 800268c:	781a      	ldrb	r2, [r3, #0]
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002694:	69fb      	ldr	r3, [r7, #28]
 8002696:	3301      	adds	r3, #1
 8002698:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800269e:	b29b      	uxth	r3, r3
 80026a0:	3b01      	subs	r3, #1
 80026a2:	b29a      	uxth	r2, r3
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80026ac:	b29b      	uxth	r3, r3
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d1cf      	bne.n	8002652 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	9300      	str	r3, [sp, #0]
 80026b6:	697b      	ldr	r3, [r7, #20]
 80026b8:	2200      	movs	r2, #0
 80026ba:	2140      	movs	r1, #64	; 0x40
 80026bc:	68f8      	ldr	r0, [r7, #12]
 80026be:	f000 fd8d 	bl	80031dc <UART_WaitOnFlagUntilTimeout>
 80026c2:	4603      	mov	r3, r0
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d001      	beq.n	80026cc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80026c8:	2303      	movs	r3, #3
 80026ca:	e006      	b.n	80026da <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	2220      	movs	r2, #32
 80026d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80026d4:	2300      	movs	r3, #0
 80026d6:	e000      	b.n	80026da <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80026d8:	2302      	movs	r3, #2
  }
}
 80026da:	4618      	mov	r0, r3
 80026dc:	3720      	adds	r7, #32
 80026de:	46bd      	mov	sp, r7
 80026e0:	bd80      	pop	{r7, pc}

080026e2 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026e2:	b580      	push	{r7, lr}
 80026e4:	b08a      	sub	sp, #40	; 0x28
 80026e6:	af02      	add	r7, sp, #8
 80026e8:	60f8      	str	r0, [r7, #12]
 80026ea:	60b9      	str	r1, [r7, #8]
 80026ec:	603b      	str	r3, [r7, #0]
 80026ee:	4613      	mov	r3, r2
 80026f0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80026f2:	2300      	movs	r3, #0
 80026f4:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80026fc:	b2db      	uxtb	r3, r3
 80026fe:	2b20      	cmp	r3, #32
 8002700:	f040 808c 	bne.w	800281c <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002704:	68bb      	ldr	r3, [r7, #8]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d002      	beq.n	8002710 <HAL_UART_Receive+0x2e>
 800270a:	88fb      	ldrh	r3, [r7, #6]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d101      	bne.n	8002714 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002710:	2301      	movs	r3, #1
 8002712:	e084      	b.n	800281e <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800271a:	2b01      	cmp	r3, #1
 800271c:	d101      	bne.n	8002722 <HAL_UART_Receive+0x40>
 800271e:	2302      	movs	r3, #2
 8002720:	e07d      	b.n	800281e <HAL_UART_Receive+0x13c>
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	2201      	movs	r2, #1
 8002726:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	2200      	movs	r2, #0
 800272e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	2222      	movs	r2, #34	; 0x22
 8002734:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	2200      	movs	r2, #0
 800273c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800273e:	f7fe feff 	bl	8001540 <HAL_GetTick>
 8002742:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	88fa      	ldrh	r2, [r7, #6]
 8002748:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	88fa      	ldrh	r2, [r7, #6]
 800274e:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002758:	d108      	bne.n	800276c <HAL_UART_Receive+0x8a>
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	691b      	ldr	r3, [r3, #16]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d104      	bne.n	800276c <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8002762:	2300      	movs	r3, #0
 8002764:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002766:	68bb      	ldr	r3, [r7, #8]
 8002768:	61bb      	str	r3, [r7, #24]
 800276a:	e003      	b.n	8002774 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002770:	2300      	movs	r3, #0
 8002772:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	2200      	movs	r2, #0
 8002778:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800277c:	e043      	b.n	8002806 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	9300      	str	r3, [sp, #0]
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	2200      	movs	r2, #0
 8002786:	2120      	movs	r1, #32
 8002788:	68f8      	ldr	r0, [r7, #12]
 800278a:	f000 fd27 	bl	80031dc <UART_WaitOnFlagUntilTimeout>
 800278e:	4603      	mov	r3, r0
 8002790:	2b00      	cmp	r3, #0
 8002792:	d001      	beq.n	8002798 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8002794:	2303      	movs	r3, #3
 8002796:	e042      	b.n	800281e <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8002798:	69fb      	ldr	r3, [r7, #28]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d10c      	bne.n	80027b8 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	b29b      	uxth	r3, r3
 80027a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027aa:	b29a      	uxth	r2, r3
 80027ac:	69bb      	ldr	r3, [r7, #24]
 80027ae:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80027b0:	69bb      	ldr	r3, [r7, #24]
 80027b2:	3302      	adds	r3, #2
 80027b4:	61bb      	str	r3, [r7, #24]
 80027b6:	e01f      	b.n	80027f8 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027c0:	d007      	beq.n	80027d2 <HAL_UART_Receive+0xf0>
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	689b      	ldr	r3, [r3, #8]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d10a      	bne.n	80027e0 <HAL_UART_Receive+0xfe>
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	691b      	ldr	r3, [r3, #16]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d106      	bne.n	80027e0 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	b2da      	uxtb	r2, r3
 80027da:	69fb      	ldr	r3, [r7, #28]
 80027dc:	701a      	strb	r2, [r3, #0]
 80027de:	e008      	b.n	80027f2 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	b2db      	uxtb	r3, r3
 80027e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80027ec:	b2da      	uxtb	r2, r3
 80027ee:	69fb      	ldr	r3, [r7, #28]
 80027f0:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80027f2:	69fb      	ldr	r3, [r7, #28]
 80027f4:	3301      	adds	r3, #1
 80027f6:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80027fc:	b29b      	uxth	r3, r3
 80027fe:	3b01      	subs	r3, #1
 8002800:	b29a      	uxth	r2, r3
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800280a:	b29b      	uxth	r3, r3
 800280c:	2b00      	cmp	r3, #0
 800280e:	d1b6      	bne.n	800277e <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	2220      	movs	r2, #32
 8002814:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8002818:	2300      	movs	r3, #0
 800281a:	e000      	b.n	800281e <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 800281c:	2302      	movs	r3, #2
  }
}
 800281e:	4618      	mov	r0, r3
 8002820:	3720      	adds	r7, #32
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}

08002826 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8002826:	b480      	push	{r7}
 8002828:	b085      	sub	sp, #20
 800282a:	af00      	add	r7, sp, #0
 800282c:	60f8      	str	r0, [r7, #12]
 800282e:	60b9      	str	r1, [r7, #8]
 8002830:	4613      	mov	r3, r2
 8002832:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800283a:	b2db      	uxtb	r3, r3
 800283c:	2b20      	cmp	r3, #32
 800283e:	d130      	bne.n	80028a2 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002840:	68bb      	ldr	r3, [r7, #8]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d002      	beq.n	800284c <HAL_UART_Transmit_IT+0x26>
 8002846:	88fb      	ldrh	r3, [r7, #6]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d101      	bne.n	8002850 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800284c:	2301      	movs	r3, #1
 800284e:	e029      	b.n	80028a4 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002856:	2b01      	cmp	r3, #1
 8002858:	d101      	bne.n	800285e <HAL_UART_Transmit_IT+0x38>
 800285a:	2302      	movs	r3, #2
 800285c:	e022      	b.n	80028a4 <HAL_UART_Transmit_IT+0x7e>
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	2201      	movs	r2, #1
 8002862:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	68ba      	ldr	r2, [r7, #8]
 800286a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	88fa      	ldrh	r2, [r7, #6]
 8002870:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	88fa      	ldrh	r2, [r7, #6]
 8002876:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	2200      	movs	r2, #0
 800287c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	2221      	movs	r2, #33	; 0x21
 8002882:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	2200      	movs	r2, #0
 800288a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	68da      	ldr	r2, [r3, #12]
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800289c:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800289e:	2300      	movs	r3, #0
 80028a0:	e000      	b.n	80028a4 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 80028a2:	2302      	movs	r3, #2
  }
}
 80028a4:	4618      	mov	r0, r3
 80028a6:	3714      	adds	r7, #20
 80028a8:	46bd      	mov	sp, r7
 80028aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ae:	4770      	bx	lr

080028b0 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b084      	sub	sp, #16
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	60f8      	str	r0, [r7, #12]
 80028b8:	60b9      	str	r1, [r7, #8]
 80028ba:	4613      	mov	r3, r2
 80028bc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80028c4:	b2db      	uxtb	r3, r3
 80028c6:	2b20      	cmp	r3, #32
 80028c8:	d11d      	bne.n	8002906 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80028ca:	68bb      	ldr	r3, [r7, #8]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d002      	beq.n	80028d6 <HAL_UART_Receive_IT+0x26>
 80028d0:	88fb      	ldrh	r3, [r7, #6]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d101      	bne.n	80028da <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80028d6:	2301      	movs	r3, #1
 80028d8:	e016      	b.n	8002908 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028e0:	2b01      	cmp	r3, #1
 80028e2:	d101      	bne.n	80028e8 <HAL_UART_Receive_IT+0x38>
 80028e4:	2302      	movs	r3, #2
 80028e6:	e00f      	b.n	8002908 <HAL_UART_Receive_IT+0x58>
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	2201      	movs	r2, #1
 80028ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	2200      	movs	r2, #0
 80028f4:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80028f6:	88fb      	ldrh	r3, [r7, #6]
 80028f8:	461a      	mov	r2, r3
 80028fa:	68b9      	ldr	r1, [r7, #8]
 80028fc:	68f8      	ldr	r0, [r7, #12]
 80028fe:	f000 fcdb 	bl	80032b8 <UART_Start_Receive_IT>
 8002902:	4603      	mov	r3, r0
 8002904:	e000      	b.n	8002908 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8002906:	2302      	movs	r3, #2
  }
}
 8002908:	4618      	mov	r0, r3
 800290a:	3710      	adds	r7, #16
 800290c:	46bd      	mov	sp, r7
 800290e:	bd80      	pop	{r7, pc}

08002910 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b09a      	sub	sp, #104	; 0x68
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	330c      	adds	r3, #12
 800291e:	64bb      	str	r3, [r7, #72]	; 0x48
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002920:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002922:	e853 3f00 	ldrex	r3, [r3]
 8002926:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8002928:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800292a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800292e:	667b      	str	r3, [r7, #100]	; 0x64
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	330c      	adds	r3, #12
 8002936:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8002938:	657a      	str	r2, [r7, #84]	; 0x54
 800293a:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800293c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800293e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002940:	e841 2300 	strex	r3, r2, [r1]
 8002944:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8002946:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002948:	2b00      	cmp	r3, #0
 800294a:	d1e5      	bne.n	8002918 <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	3314      	adds	r3, #20
 8002952:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002954:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002956:	e853 3f00 	ldrex	r3, [r3]
 800295a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800295c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800295e:	f023 0301 	bic.w	r3, r3, #1
 8002962:	663b      	str	r3, [r7, #96]	; 0x60
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	3314      	adds	r3, #20
 800296a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800296c:	643a      	str	r2, [r7, #64]	; 0x40
 800296e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002970:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002972:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002974:	e841 2300 	strex	r3, r2, [r1]
 8002978:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800297a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800297c:	2b00      	cmp	r3, #0
 800297e:	d1e5      	bne.n	800294c <HAL_UART_AbortReceive+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002984:	2b01      	cmp	r3, #1
 8002986:	d119      	bne.n	80029bc <HAL_UART_AbortReceive+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	330c      	adds	r3, #12
 800298e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002990:	6a3b      	ldr	r3, [r7, #32]
 8002992:	e853 3f00 	ldrex	r3, [r3]
 8002996:	61fb      	str	r3, [r7, #28]
   return(result);
 8002998:	69fb      	ldr	r3, [r7, #28]
 800299a:	f023 0310 	bic.w	r3, r3, #16
 800299e:	65fb      	str	r3, [r7, #92]	; 0x5c
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	330c      	adds	r3, #12
 80029a6:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80029a8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80029aa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029ac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80029ae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80029b0:	e841 2300 	strex	r3, r2, [r1]
 80029b4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80029b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d1e5      	bne.n	8002988 <HAL_UART_AbortReceive+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	695b      	ldr	r3, [r3, #20]
 80029c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029c6:	2b40      	cmp	r3, #64	; 0x40
 80029c8:	d136      	bne.n	8002a38 <HAL_UART_AbortReceive+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	3314      	adds	r3, #20
 80029d0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	e853 3f00 	ldrex	r3, [r3]
 80029d8:	60bb      	str	r3, [r7, #8]
   return(result);
 80029da:	68bb      	ldr	r3, [r7, #8]
 80029dc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80029e0:	65bb      	str	r3, [r7, #88]	; 0x58
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	3314      	adds	r3, #20
 80029e8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80029ea:	61ba      	str	r2, [r7, #24]
 80029ec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029ee:	6979      	ldr	r1, [r7, #20]
 80029f0:	69ba      	ldr	r2, [r7, #24]
 80029f2:	e841 2300 	strex	r3, r2, [r1]
 80029f6:	613b      	str	r3, [r7, #16]
   return(result);
 80029f8:	693b      	ldr	r3, [r7, #16]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d1e5      	bne.n	80029ca <HAL_UART_AbortReceive+0xba>

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d018      	beq.n	8002a38 <HAL_UART_AbortReceive+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a12:	4618      	mov	r0, r3
 8002a14:	f7fe feb1 	bl	800177a <HAL_DMA_Abort>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d00c      	beq.n	8002a38 <HAL_UART_AbortReceive+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a22:	4618      	mov	r0, r3
 8002a24:	f7fe ff3b 	bl	800189e <HAL_DMA_GetError>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	2b20      	cmp	r3, #32
 8002a2c:	d104      	bne.n	8002a38 <HAL_UART_AbortReceive+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2210      	movs	r2, #16
 8002a32:	641a      	str	r2, [r3, #64]	; 0x40

          return HAL_TIMEOUT;
 8002a34:	2303      	movs	r3, #3
 8002a36:	e00a      	b.n	8002a4e <HAL_UART_AbortReceive+0x13e>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0x00U;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2220      	movs	r2, #32
 8002a42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2200      	movs	r2, #0
 8002a4a:	631a      	str	r2, [r3, #48]	; 0x30

  return HAL_OK;
 8002a4c:	2300      	movs	r3, #0
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	3768      	adds	r7, #104	; 0x68
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}
	...

08002a58 <HAL_UART_Abort_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort_IT(UART_HandleTypeDef *huart)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b0a2      	sub	sp, #136	; 0x88
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  uint32_t AbortCplt = 0x01U;
 8002a60:	2301      	movs	r3, #1
 8002a62:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	330c      	adds	r3, #12
 8002a6c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a6e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002a70:	e853 3f00 	ldrex	r3, [r3]
 8002a74:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002a76:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a78:	f423 73f0 	bic.w	r3, r3, #480	; 0x1e0
 8002a7c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	330c      	adds	r3, #12
 8002a86:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002a8a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002a8c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a8e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002a90:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002a92:	e841 2300 	strex	r3, r2, [r1]
 8002a96:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002a98:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d1e3      	bne.n	8002a66 <HAL_UART_Abort_IT+0xe>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	3314      	adds	r3, #20
 8002aa4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002aa6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002aa8:	e853 3f00 	ldrex	r3, [r3]
 8002aac:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002aae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ab0:	f023 0301 	bic.w	r3, r3, #1
 8002ab4:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	3314      	adds	r3, #20
 8002abc:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8002abe:	65ba      	str	r2, [r7, #88]	; 0x58
 8002ac0:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ac2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002ac4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002ac6:	e841 2300 	strex	r3, r2, [r1]
 8002aca:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002acc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d1e5      	bne.n	8002a9e <HAL_UART_Abort_IT+0x46>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ad6:	2b01      	cmp	r3, #1
 8002ad8:	d119      	bne.n	8002b0e <HAL_UART_Abort_IT+0xb6>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	330c      	adds	r3, #12
 8002ae0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ae2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ae4:	e853 3f00 	ldrex	r3, [r3]
 8002ae8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002aea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002aec:	f023 0310 	bic.w	r3, r3, #16
 8002af0:	67bb      	str	r3, [r7, #120]	; 0x78
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	330c      	adds	r3, #12
 8002af8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8002afa:	647a      	str	r2, [r7, #68]	; 0x44
 8002afc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002afe:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002b00:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002b02:	e841 2300 	strex	r3, r2, [r1]
 8002b06:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002b08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d1e5      	bne.n	8002ada <HAL_UART_Abort_IT+0x82>
  }

  /* If DMA Tx and/or DMA Rx Handles are associated to UART Handle, DMA Abort complete callbacks should be initialised
     before any call to DMA Abort functions */
  /* DMA Tx Handle is valid */
  if (huart->hdmatx != NULL)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d00f      	beq.n	8002b36 <HAL_UART_Abort_IT+0xde>
  {
    /* Set DMA Abort Complete callback if UART DMA Tx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	695b      	ldr	r3, [r3, #20]
 8002b1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b20:	2b80      	cmp	r3, #128	; 0x80
 8002b22:	d104      	bne.n	8002b2e <HAL_UART_Abort_IT+0xd6>
    {
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b28:	4a53      	ldr	r2, [pc, #332]	; (8002c78 <HAL_UART_Abort_IT+0x220>)
 8002b2a:	651a      	str	r2, [r3, #80]	; 0x50
 8002b2c:	e003      	b.n	8002b36 <HAL_UART_Abort_IT+0xde>
    }
    else
    {
      huart->hdmatx->XferAbortCallback = NULL;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b32:	2200      	movs	r2, #0
 8002b34:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }
  /* DMA Rx Handle is valid */
  if (huart->hdmarx != NULL)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d00f      	beq.n	8002b5e <HAL_UART_Abort_IT+0x106>
  {
    /* Set DMA Abort Complete callback if UART DMA Rx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	695b      	ldr	r3, [r3, #20]
 8002b44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b48:	2b40      	cmp	r3, #64	; 0x40
 8002b4a:	d104      	bne.n	8002b56 <HAL_UART_Abort_IT+0xfe>
    {
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b50:	4a4a      	ldr	r2, [pc, #296]	; (8002c7c <HAL_UART_Abort_IT+0x224>)
 8002b52:	651a      	str	r2, [r3, #80]	; 0x50
 8002b54:	e003      	b.n	8002b5e <HAL_UART_Abort_IT+0x106>
    }
    else
    {
      huart->hdmarx->XferAbortCallback = NULL;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	695b      	ldr	r3, [r3, #20]
 8002b64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b68:	2b80      	cmp	r3, #128	; 0x80
 8002b6a:	d12d      	bne.n	8002bc8 <HAL_UART_Abort_IT+0x170>
  {
    /* Disable DMA Tx at UART level */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	3314      	adds	r3, #20
 8002b72:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b76:	e853 3f00 	ldrex	r3, [r3]
 8002b7a:	623b      	str	r3, [r7, #32]
   return(result);
 8002b7c:	6a3b      	ldr	r3, [r7, #32]
 8002b7e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002b82:	677b      	str	r3, [r7, #116]	; 0x74
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	3314      	adds	r3, #20
 8002b8a:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8002b8c:	633a      	str	r2, [r7, #48]	; 0x30
 8002b8e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b90:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002b92:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002b94:	e841 2300 	strex	r3, r2, [r1]
 8002b98:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002b9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d1e5      	bne.n	8002b6c <HAL_UART_Abort_IT+0x114>

    /* Abort the UART DMA Tx stream : use non blocking DMA Abort API (callback) */
    if (huart->hdmatx != NULL)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d00f      	beq.n	8002bc8 <HAL_UART_Abort_IT+0x170>
    {
      /* UART Tx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bac:	4618      	mov	r0, r3
 8002bae:	f7fe fe54 	bl	800185a <HAL_DMA_Abort_IT>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d004      	beq.n	8002bc2 <HAL_UART_Abort_IT+0x16a>
      {
        huart->hdmatx->XferAbortCallback = NULL;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	651a      	str	r2, [r3, #80]	; 0x50
 8002bc0:	e002      	b.n	8002bc8 <HAL_UART_Abort_IT+0x170>
      }
      else
      {
        AbortCplt = 0x00U;
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	695b      	ldr	r3, [r3, #20]
 8002bce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bd2:	2b40      	cmp	r3, #64	; 0x40
 8002bd4:	d130      	bne.n	8002c38 <HAL_UART_Abort_IT+0x1e0>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	3314      	adds	r3, #20
 8002bdc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	e853 3f00 	ldrex	r3, [r3]
 8002be4:	60fb      	str	r3, [r7, #12]
   return(result);
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002bec:	673b      	str	r3, [r7, #112]	; 0x70
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	3314      	adds	r3, #20
 8002bf4:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8002bf6:	61fa      	str	r2, [r7, #28]
 8002bf8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bfa:	69b9      	ldr	r1, [r7, #24]
 8002bfc:	69fa      	ldr	r2, [r7, #28]
 8002bfe:	e841 2300 	strex	r3, r2, [r1]
 8002c02:	617b      	str	r3, [r7, #20]
   return(result);
 8002c04:	697b      	ldr	r3, [r7, #20]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d1e5      	bne.n	8002bd6 <HAL_UART_Abort_IT+0x17e>

    /* Abort the UART DMA Rx stream : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d012      	beq.n	8002c38 <HAL_UART_Abort_IT+0x1e0>
    {
      /* UART Rx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c16:	4618      	mov	r0, r3
 8002c18:	f7fe fe1f 	bl	800185a <HAL_DMA_Abort_IT>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d007      	beq.n	8002c32 <HAL_UART_Abort_IT+0x1da>
      {
        huart->hdmarx->XferAbortCallback = NULL;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c26:	2200      	movs	r2, #0
 8002c28:	651a      	str	r2, [r3, #80]	; 0x50
        AbortCplt = 0x01U;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002c30:	e002      	b.n	8002c38 <HAL_UART_Abort_IT+0x1e0>
      }
      else
      {
        AbortCplt = 0x00U;
 8002c32:	2300      	movs	r3, #0
 8002c34:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
      }
    }
  }

  /* if no DMA abort complete callback execution is required => call user Abort Complete callback */
  if (AbortCplt == 0x01U)
 8002c38:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002c3c:	2b01      	cmp	r3, #1
 8002c3e:	d116      	bne.n	8002c6e <HAL_UART_Abort_IT+0x216>
  {
    /* Reset Tx and Rx transfer counters */
    huart->TxXferCount = 0x00U;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2200      	movs	r2, #0
 8002c44:	84da      	strh	r2, [r3, #38]	; 0x26
    huart->RxXferCount = 0x00U;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Reset ErrorCode */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2200      	movs	r2, #0
 8002c50:	641a      	str	r2, [r3, #64]	; 0x40

    /* Restore huart->gState and huart->RxState to Ready */
    huart->gState  = HAL_UART_STATE_READY;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2220      	movs	r2, #32
 8002c56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    huart->RxState = HAL_UART_STATE_READY;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2220      	movs	r2, #32
 8002c5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2200      	movs	r2, #0
 8002c66:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort complete callback */
    huart->AbortCpltCallback(huart);
#else
    /* Call legacy weak Abort complete callback */
    HAL_UART_AbortCpltCallback(huart);
 8002c68:	6878      	ldr	r0, [r7, #4]
 8002c6a:	f000 faa1 	bl	80031b0 <HAL_UART_AbortCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8002c6e:	2300      	movs	r3, #0
}
 8002c70:	4618      	mov	r0, r3
 8002c72:	3788      	adds	r7, #136	; 0x88
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bd80      	pop	{r7, pc}
 8002c78:	08003423 	.word	0x08003423
 8002c7c:	08003483 	.word	0x08003483

08002c80 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b0ba      	sub	sp, #232	; 0xe8
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	68db      	ldr	r3, [r3, #12]
 8002c98:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	695b      	ldr	r3, [r3, #20]
 8002ca2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8002cac:	2300      	movs	r3, #0
 8002cae:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002cb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002cb6:	f003 030f 	and.w	r3, r3, #15
 8002cba:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8002cbe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d10f      	bne.n	8002ce6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002cc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002cca:	f003 0320 	and.w	r3, r3, #32
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d009      	beq.n	8002ce6 <HAL_UART_IRQHandler+0x66>
 8002cd2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002cd6:	f003 0320 	and.w	r3, r3, #32
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d003      	beq.n	8002ce6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002cde:	6878      	ldr	r0, [r7, #4]
 8002ce0:	f000 fc67 	bl	80035b2 <UART_Receive_IT>
      return;
 8002ce4:	e256      	b.n	8003194 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002ce6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	f000 80de 	beq.w	8002eac <HAL_UART_IRQHandler+0x22c>
 8002cf0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002cf4:	f003 0301 	and.w	r3, r3, #1
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d106      	bne.n	8002d0a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002cfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002d00:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	f000 80d1 	beq.w	8002eac <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002d0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002d0e:	f003 0301 	and.w	r3, r3, #1
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d00b      	beq.n	8002d2e <HAL_UART_IRQHandler+0xae>
 8002d16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002d1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d005      	beq.n	8002d2e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d26:	f043 0201 	orr.w	r2, r3, #1
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002d2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002d32:	f003 0304 	and.w	r3, r3, #4
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d00b      	beq.n	8002d52 <HAL_UART_IRQHandler+0xd2>
 8002d3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002d3e:	f003 0301 	and.w	r3, r3, #1
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d005      	beq.n	8002d52 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d4a:	f043 0202 	orr.w	r2, r3, #2
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002d52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002d56:	f003 0302 	and.w	r3, r3, #2
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d00b      	beq.n	8002d76 <HAL_UART_IRQHandler+0xf6>
 8002d5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002d62:	f003 0301 	and.w	r3, r3, #1
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d005      	beq.n	8002d76 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d6e:	f043 0204 	orr.w	r2, r3, #4
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002d76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002d7a:	f003 0308 	and.w	r3, r3, #8
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d011      	beq.n	8002da6 <HAL_UART_IRQHandler+0x126>
 8002d82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002d86:	f003 0320 	and.w	r3, r3, #32
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d105      	bne.n	8002d9a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002d8e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002d92:	f003 0301 	and.w	r3, r3, #1
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d005      	beq.n	8002da6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d9e:	f043 0208 	orr.w	r2, r3, #8
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	f000 81ed 	beq.w	800318a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002db0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002db4:	f003 0320 	and.w	r3, r3, #32
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d008      	beq.n	8002dce <HAL_UART_IRQHandler+0x14e>
 8002dbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002dc0:	f003 0320 	and.w	r3, r3, #32
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d002      	beq.n	8002dce <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002dc8:	6878      	ldr	r0, [r7, #4]
 8002dca:	f000 fbf2 	bl	80035b2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	695b      	ldr	r3, [r3, #20]
 8002dd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dd8:	2b40      	cmp	r3, #64	; 0x40
 8002dda:	bf0c      	ite	eq
 8002ddc:	2301      	moveq	r3, #1
 8002dde:	2300      	movne	r3, #0
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dea:	f003 0308 	and.w	r3, r3, #8
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d103      	bne.n	8002dfa <HAL_UART_IRQHandler+0x17a>
 8002df2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d04f      	beq.n	8002e9a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002dfa:	6878      	ldr	r0, [r7, #4]
 8002dfc:	f000 fa9a 	bl	8003334 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	695b      	ldr	r3, [r3, #20]
 8002e06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e0a:	2b40      	cmp	r3, #64	; 0x40
 8002e0c:	d141      	bne.n	8002e92 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	3314      	adds	r3, #20
 8002e14:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e18:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002e1c:	e853 3f00 	ldrex	r3, [r3]
 8002e20:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002e24:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002e28:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002e2c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	3314      	adds	r3, #20
 8002e36:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002e3a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002e3e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e42:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002e46:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002e4a:	e841 2300 	strex	r3, r2, [r1]
 8002e4e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8002e52:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d1d9      	bne.n	8002e0e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d013      	beq.n	8002e8a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e66:	4a7d      	ldr	r2, [pc, #500]	; (800305c <HAL_UART_IRQHandler+0x3dc>)
 8002e68:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e6e:	4618      	mov	r0, r3
 8002e70:	f7fe fcf3 	bl	800185a <HAL_DMA_Abort_IT>
 8002e74:	4603      	mov	r3, r0
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d016      	beq.n	8002ea8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e7e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e80:	687a      	ldr	r2, [r7, #4]
 8002e82:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002e84:	4610      	mov	r0, r2
 8002e86:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e88:	e00e      	b.n	8002ea8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002e8a:	6878      	ldr	r0, [r7, #4]
 8002e8c:	f000 f986 	bl	800319c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e90:	e00a      	b.n	8002ea8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002e92:	6878      	ldr	r0, [r7, #4]
 8002e94:	f000 f982 	bl	800319c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e98:	e006      	b.n	8002ea8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002e9a:	6878      	ldr	r0, [r7, #4]
 8002e9c:	f000 f97e 	bl	800319c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8002ea6:	e170      	b.n	800318a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ea8:	bf00      	nop
    return;
 8002eaa:	e16e      	b.n	800318a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	f040 814a 	bne.w	800314a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002eb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002eba:	f003 0310 	and.w	r3, r3, #16
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	f000 8143 	beq.w	800314a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002ec4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002ec8:	f003 0310 	and.w	r3, r3, #16
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	f000 813c 	beq.w	800314a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	60bb      	str	r3, [r7, #8]
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	60bb      	str	r3, [r7, #8]
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	60bb      	str	r3, [r7, #8]
 8002ee6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	695b      	ldr	r3, [r3, #20]
 8002eee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ef2:	2b40      	cmp	r3, #64	; 0x40
 8002ef4:	f040 80b4 	bne.w	8003060 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002f04:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	f000 8140 	beq.w	800318e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002f12:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002f16:	429a      	cmp	r2, r3
 8002f18:	f080 8139 	bcs.w	800318e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002f22:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f28:	69db      	ldr	r3, [r3, #28]
 8002f2a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f2e:	f000 8088 	beq.w	8003042 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	330c      	adds	r3, #12
 8002f38:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f3c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002f40:	e853 3f00 	ldrex	r3, [r3]
 8002f44:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002f48:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002f4c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002f50:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	330c      	adds	r3, #12
 8002f5a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8002f5e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002f62:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f66:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002f6a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002f6e:	e841 2300 	strex	r3, r2, [r1]
 8002f72:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002f76:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d1d9      	bne.n	8002f32 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	3314      	adds	r3, #20
 8002f84:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f86:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002f88:	e853 3f00 	ldrex	r3, [r3]
 8002f8c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002f8e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002f90:	f023 0301 	bic.w	r3, r3, #1
 8002f94:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	3314      	adds	r3, #20
 8002f9e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002fa2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002fa6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fa8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002faa:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002fae:	e841 2300 	strex	r3, r2, [r1]
 8002fb2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002fb4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d1e1      	bne.n	8002f7e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	3314      	adds	r3, #20
 8002fc0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fc2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002fc4:	e853 3f00 	ldrex	r3, [r3]
 8002fc8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002fca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002fcc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002fd0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	3314      	adds	r3, #20
 8002fda:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002fde:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002fe0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fe2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002fe4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002fe6:	e841 2300 	strex	r3, r2, [r1]
 8002fea:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002fec:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d1e3      	bne.n	8002fba <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2220      	movs	r2, #32
 8002ff6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	330c      	adds	r3, #12
 8003006:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003008:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800300a:	e853 3f00 	ldrex	r3, [r3]
 800300e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003010:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003012:	f023 0310 	bic.w	r3, r3, #16
 8003016:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	330c      	adds	r3, #12
 8003020:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003024:	65ba      	str	r2, [r7, #88]	; 0x58
 8003026:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003028:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800302a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800302c:	e841 2300 	strex	r3, r2, [r1]
 8003030:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003032:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003034:	2b00      	cmp	r3, #0
 8003036:	d1e3      	bne.n	8003000 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800303c:	4618      	mov	r0, r3
 800303e:	f7fe fb9c 	bl	800177a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800304a:	b29b      	uxth	r3, r3
 800304c:	1ad3      	subs	r3, r2, r3
 800304e:	b29b      	uxth	r3, r3
 8003050:	4619      	mov	r1, r3
 8003052:	6878      	ldr	r0, [r7, #4]
 8003054:	f000 f8b6 	bl	80031c4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003058:	e099      	b.n	800318e <HAL_UART_IRQHandler+0x50e>
 800305a:	bf00      	nop
 800305c:	080033fb 	.word	0x080033fb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003068:	b29b      	uxth	r3, r3
 800306a:	1ad3      	subs	r3, r2, r3
 800306c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003074:	b29b      	uxth	r3, r3
 8003076:	2b00      	cmp	r3, #0
 8003078:	f000 808b 	beq.w	8003192 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800307c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003080:	2b00      	cmp	r3, #0
 8003082:	f000 8086 	beq.w	8003192 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	330c      	adds	r3, #12
 800308c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800308e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003090:	e853 3f00 	ldrex	r3, [r3]
 8003094:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003096:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003098:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800309c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	330c      	adds	r3, #12
 80030a6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80030aa:	647a      	str	r2, [r7, #68]	; 0x44
 80030ac:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030ae:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80030b0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80030b2:	e841 2300 	strex	r3, r2, [r1]
 80030b6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80030b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d1e3      	bne.n	8003086 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	3314      	adds	r3, #20
 80030c4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030c8:	e853 3f00 	ldrex	r3, [r3]
 80030cc:	623b      	str	r3, [r7, #32]
   return(result);
 80030ce:	6a3b      	ldr	r3, [r7, #32]
 80030d0:	f023 0301 	bic.w	r3, r3, #1
 80030d4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	3314      	adds	r3, #20
 80030de:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80030e2:	633a      	str	r2, [r7, #48]	; 0x30
 80030e4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030e6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80030e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80030ea:	e841 2300 	strex	r3, r2, [r1]
 80030ee:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80030f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d1e3      	bne.n	80030be <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2220      	movs	r2, #32
 80030fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2200      	movs	r2, #0
 8003102:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	330c      	adds	r3, #12
 800310a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800310c:	693b      	ldr	r3, [r7, #16]
 800310e:	e853 3f00 	ldrex	r3, [r3]
 8003112:	60fb      	str	r3, [r7, #12]
   return(result);
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	f023 0310 	bic.w	r3, r3, #16
 800311a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	330c      	adds	r3, #12
 8003124:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003128:	61fa      	str	r2, [r7, #28]
 800312a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800312c:	69b9      	ldr	r1, [r7, #24]
 800312e:	69fa      	ldr	r2, [r7, #28]
 8003130:	e841 2300 	strex	r3, r2, [r1]
 8003134:	617b      	str	r3, [r7, #20]
   return(result);
 8003136:	697b      	ldr	r3, [r7, #20]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d1e3      	bne.n	8003104 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800313c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003140:	4619      	mov	r1, r3
 8003142:	6878      	ldr	r0, [r7, #4]
 8003144:	f000 f83e 	bl	80031c4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003148:	e023      	b.n	8003192 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800314a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800314e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003152:	2b00      	cmp	r3, #0
 8003154:	d009      	beq.n	800316a <HAL_UART_IRQHandler+0x4ea>
 8003156:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800315a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800315e:	2b00      	cmp	r3, #0
 8003160:	d003      	beq.n	800316a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8003162:	6878      	ldr	r0, [r7, #4]
 8003164:	f000 f9bd 	bl	80034e2 <UART_Transmit_IT>
    return;
 8003168:	e014      	b.n	8003194 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800316a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800316e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003172:	2b00      	cmp	r3, #0
 8003174:	d00e      	beq.n	8003194 <HAL_UART_IRQHandler+0x514>
 8003176:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800317a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800317e:	2b00      	cmp	r3, #0
 8003180:	d008      	beq.n	8003194 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8003182:	6878      	ldr	r0, [r7, #4]
 8003184:	f000 f9fd 	bl	8003582 <UART_EndTransmit_IT>
    return;
 8003188:	e004      	b.n	8003194 <HAL_UART_IRQHandler+0x514>
    return;
 800318a:	bf00      	nop
 800318c:	e002      	b.n	8003194 <HAL_UART_IRQHandler+0x514>
      return;
 800318e:	bf00      	nop
 8003190:	e000      	b.n	8003194 <HAL_UART_IRQHandler+0x514>
      return;
 8003192:	bf00      	nop
  }
}
 8003194:	37e8      	adds	r7, #232	; 0xe8
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}
 800319a:	bf00      	nop

0800319c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800319c:	b480      	push	{r7}
 800319e:	b083      	sub	sp, #12
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80031a4:	bf00      	nop
 80031a6:	370c      	adds	r7, #12
 80031a8:	46bd      	mov	sp, r7
 80031aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ae:	4770      	bx	lr

080031b0 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 80031b0:	b480      	push	{r7}
 80031b2:	b083      	sub	sp, #12
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 80031b8:	bf00      	nop
 80031ba:	370c      	adds	r7, #12
 80031bc:	46bd      	mov	sp, r7
 80031be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c2:	4770      	bx	lr

080031c4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80031c4:	b480      	push	{r7}
 80031c6:	b083      	sub	sp, #12
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
 80031cc:	460b      	mov	r3, r1
 80031ce:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80031d0:	bf00      	nop
 80031d2:	370c      	adds	r7, #12
 80031d4:	46bd      	mov	sp, r7
 80031d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031da:	4770      	bx	lr

080031dc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b090      	sub	sp, #64	; 0x40
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	60f8      	str	r0, [r7, #12]
 80031e4:	60b9      	str	r1, [r7, #8]
 80031e6:	603b      	str	r3, [r7, #0]
 80031e8:	4613      	mov	r3, r2
 80031ea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031ec:	e050      	b.n	8003290 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80031f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031f4:	d04c      	beq.n	8003290 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80031f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d007      	beq.n	800320c <UART_WaitOnFlagUntilTimeout+0x30>
 80031fc:	f7fe f9a0 	bl	8001540 <HAL_GetTick>
 8003200:	4602      	mov	r2, r0
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	1ad3      	subs	r3, r2, r3
 8003206:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003208:	429a      	cmp	r2, r3
 800320a:	d241      	bcs.n	8003290 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	330c      	adds	r3, #12
 8003212:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003214:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003216:	e853 3f00 	ldrex	r3, [r3]
 800321a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800321c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800321e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003222:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	330c      	adds	r3, #12
 800322a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800322c:	637a      	str	r2, [r7, #52]	; 0x34
 800322e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003230:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003232:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003234:	e841 2300 	strex	r3, r2, [r1]
 8003238:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800323a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800323c:	2b00      	cmp	r3, #0
 800323e:	d1e5      	bne.n	800320c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	3314      	adds	r3, #20
 8003246:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003248:	697b      	ldr	r3, [r7, #20]
 800324a:	e853 3f00 	ldrex	r3, [r3]
 800324e:	613b      	str	r3, [r7, #16]
   return(result);
 8003250:	693b      	ldr	r3, [r7, #16]
 8003252:	f023 0301 	bic.w	r3, r3, #1
 8003256:	63bb      	str	r3, [r7, #56]	; 0x38
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	3314      	adds	r3, #20
 800325e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003260:	623a      	str	r2, [r7, #32]
 8003262:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003264:	69f9      	ldr	r1, [r7, #28]
 8003266:	6a3a      	ldr	r2, [r7, #32]
 8003268:	e841 2300 	strex	r3, r2, [r1]
 800326c:	61bb      	str	r3, [r7, #24]
   return(result);
 800326e:	69bb      	ldr	r3, [r7, #24]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d1e5      	bne.n	8003240 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	2220      	movs	r2, #32
 8003278:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	2220      	movs	r2, #32
 8003280:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	2200      	movs	r2, #0
 8003288:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800328c:	2303      	movs	r3, #3
 800328e:	e00f      	b.n	80032b0 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	681a      	ldr	r2, [r3, #0]
 8003296:	68bb      	ldr	r3, [r7, #8]
 8003298:	4013      	ands	r3, r2
 800329a:	68ba      	ldr	r2, [r7, #8]
 800329c:	429a      	cmp	r2, r3
 800329e:	bf0c      	ite	eq
 80032a0:	2301      	moveq	r3, #1
 80032a2:	2300      	movne	r3, #0
 80032a4:	b2db      	uxtb	r3, r3
 80032a6:	461a      	mov	r2, r3
 80032a8:	79fb      	ldrb	r3, [r7, #7]
 80032aa:	429a      	cmp	r2, r3
 80032ac:	d09f      	beq.n	80031ee <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80032ae:	2300      	movs	r3, #0
}
 80032b0:	4618      	mov	r0, r3
 80032b2:	3740      	adds	r7, #64	; 0x40
 80032b4:	46bd      	mov	sp, r7
 80032b6:	bd80      	pop	{r7, pc}

080032b8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80032b8:	b480      	push	{r7}
 80032ba:	b085      	sub	sp, #20
 80032bc:	af00      	add	r7, sp, #0
 80032be:	60f8      	str	r0, [r7, #12]
 80032c0:	60b9      	str	r1, [r7, #8]
 80032c2:	4613      	mov	r3, r2
 80032c4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	68ba      	ldr	r2, [r7, #8]
 80032ca:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	88fa      	ldrh	r2, [r7, #6]
 80032d0:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	88fa      	ldrh	r2, [r7, #6]
 80032d6:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	2200      	movs	r2, #0
 80032dc:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	2222      	movs	r2, #34	; 0x22
 80032e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	2200      	movs	r2, #0
 80032ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	691b      	ldr	r3, [r3, #16]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d007      	beq.n	8003306 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	68da      	ldr	r2, [r3, #12]
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003304:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	695a      	ldr	r2, [r3, #20]
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f042 0201 	orr.w	r2, r2, #1
 8003314:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	68da      	ldr	r2, [r3, #12]
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f042 0220 	orr.w	r2, r2, #32
 8003324:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003326:	2300      	movs	r3, #0
}
 8003328:	4618      	mov	r0, r3
 800332a:	3714      	adds	r7, #20
 800332c:	46bd      	mov	sp, r7
 800332e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003332:	4770      	bx	lr

08003334 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003334:	b480      	push	{r7}
 8003336:	b095      	sub	sp, #84	; 0x54
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	330c      	adds	r3, #12
 8003342:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003344:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003346:	e853 3f00 	ldrex	r3, [r3]
 800334a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800334c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800334e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003352:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	330c      	adds	r3, #12
 800335a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800335c:	643a      	str	r2, [r7, #64]	; 0x40
 800335e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003360:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003362:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003364:	e841 2300 	strex	r3, r2, [r1]
 8003368:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800336a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800336c:	2b00      	cmp	r3, #0
 800336e:	d1e5      	bne.n	800333c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	3314      	adds	r3, #20
 8003376:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003378:	6a3b      	ldr	r3, [r7, #32]
 800337a:	e853 3f00 	ldrex	r3, [r3]
 800337e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003380:	69fb      	ldr	r3, [r7, #28]
 8003382:	f023 0301 	bic.w	r3, r3, #1
 8003386:	64bb      	str	r3, [r7, #72]	; 0x48
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	3314      	adds	r3, #20
 800338e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003390:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003392:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003394:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003396:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003398:	e841 2300 	strex	r3, r2, [r1]
 800339c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800339e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d1e5      	bne.n	8003370 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033a8:	2b01      	cmp	r3, #1
 80033aa:	d119      	bne.n	80033e0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	330c      	adds	r3, #12
 80033b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	e853 3f00 	ldrex	r3, [r3]
 80033ba:	60bb      	str	r3, [r7, #8]
   return(result);
 80033bc:	68bb      	ldr	r3, [r7, #8]
 80033be:	f023 0310 	bic.w	r3, r3, #16
 80033c2:	647b      	str	r3, [r7, #68]	; 0x44
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	330c      	adds	r3, #12
 80033ca:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80033cc:	61ba      	str	r2, [r7, #24]
 80033ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033d0:	6979      	ldr	r1, [r7, #20]
 80033d2:	69ba      	ldr	r2, [r7, #24]
 80033d4:	e841 2300 	strex	r3, r2, [r1]
 80033d8:	613b      	str	r3, [r7, #16]
   return(result);
 80033da:	693b      	ldr	r3, [r7, #16]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d1e5      	bne.n	80033ac <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2220      	movs	r2, #32
 80033e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2200      	movs	r2, #0
 80033ec:	631a      	str	r2, [r3, #48]	; 0x30
}
 80033ee:	bf00      	nop
 80033f0:	3754      	adds	r7, #84	; 0x54
 80033f2:	46bd      	mov	sp, r7
 80033f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f8:	4770      	bx	lr

080033fa <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80033fa:	b580      	push	{r7, lr}
 80033fc:	b084      	sub	sp, #16
 80033fe:	af00      	add	r7, sp, #0
 8003400:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003406:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	2200      	movs	r2, #0
 800340c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	2200      	movs	r2, #0
 8003412:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003414:	68f8      	ldr	r0, [r7, #12]
 8003416:	f7ff fec1 	bl	800319c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800341a:	bf00      	nop
 800341c:	3710      	adds	r7, #16
 800341e:	46bd      	mov	sp, r7
 8003420:	bd80      	pop	{r7, pc}

08003422 <UART_DMATxAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
{
 8003422:	b580      	push	{r7, lr}
 8003424:	b084      	sub	sp, #16
 8003426:	af00      	add	r7, sp, #0
 8003428:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800342e:	60fb      	str	r3, [r7, #12]

  huart->hdmatx->XferAbortCallback = NULL;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003434:	2200      	movs	r2, #0
 8003436:	651a      	str	r2, [r3, #80]	; 0x50

  /* Check if an Abort process is still ongoing */
  if (huart->hdmarx != NULL)
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800343c:	2b00      	cmp	r3, #0
 800343e:	d004      	beq.n	800344a <UART_DMATxAbortCallback+0x28>
  {
    if (huart->hdmarx->XferAbortCallback != NULL)
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003444:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003446:	2b00      	cmp	r3, #0
 8003448:	d117      	bne.n	800347a <UART_DMATxAbortCallback+0x58>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0x00U;
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	2200      	movs	r2, #0
 800344e:	84da      	strh	r2, [r3, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	2200      	movs	r2, #0
 8003454:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	2200      	movs	r2, #0
 800345a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	2220      	movs	r2, #32
 8003460:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	2220      	movs	r2, #32
 8003468:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	2200      	movs	r2, #0
 8003470:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 8003472:	68f8      	ldr	r0, [r7, #12]
 8003474:	f7ff fe9c 	bl	80031b0 <HAL_UART_AbortCpltCallback>
 8003478:	e000      	b.n	800347c <UART_DMATxAbortCallback+0x5a>
      return;
 800347a:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800347c:	3710      	adds	r7, #16
 800347e:	46bd      	mov	sp, r7
 8003480:	bd80      	pop	{r7, pc}

08003482 <UART_DMARxAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
{
 8003482:	b580      	push	{r7, lr}
 8003484:	b084      	sub	sp, #16
 8003486:	af00      	add	r7, sp, #0
 8003488:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800348e:	60fb      	str	r3, [r7, #12]

  huart->hdmarx->XferAbortCallback = NULL;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003494:	2200      	movs	r2, #0
 8003496:	651a      	str	r2, [r3, #80]	; 0x50

  /* Check if an Abort process is still ongoing */
  if (huart->hdmatx != NULL)
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800349c:	2b00      	cmp	r3, #0
 800349e:	d004      	beq.n	80034aa <UART_DMARxAbortCallback+0x28>
  {
    if (huart->hdmatx->XferAbortCallback != NULL)
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d117      	bne.n	80034da <UART_DMARxAbortCallback+0x58>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0x00U;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	2200      	movs	r2, #0
 80034ae:	84da      	strh	r2, [r3, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	2200      	movs	r2, #0
 80034b4:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	2200      	movs	r2, #0
 80034ba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	2220      	movs	r2, #32
 80034c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	2220      	movs	r2, #32
 80034c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	2200      	movs	r2, #0
 80034d0:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 80034d2:	68f8      	ldr	r0, [r7, #12]
 80034d4:	f7ff fe6c 	bl	80031b0 <HAL_UART_AbortCpltCallback>
 80034d8:	e000      	b.n	80034dc <UART_DMARxAbortCallback+0x5a>
      return;
 80034da:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80034dc:	3710      	adds	r7, #16
 80034de:	46bd      	mov	sp, r7
 80034e0:	bd80      	pop	{r7, pc}

080034e2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80034e2:	b480      	push	{r7}
 80034e4:	b085      	sub	sp, #20
 80034e6:	af00      	add	r7, sp, #0
 80034e8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034f0:	b2db      	uxtb	r3, r3
 80034f2:	2b21      	cmp	r3, #33	; 0x21
 80034f4:	d13e      	bne.n	8003574 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	689b      	ldr	r3, [r3, #8]
 80034fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034fe:	d114      	bne.n	800352a <UART_Transmit_IT+0x48>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	691b      	ldr	r3, [r3, #16]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d110      	bne.n	800352a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6a1b      	ldr	r3, [r3, #32]
 800350c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	881b      	ldrh	r3, [r3, #0]
 8003512:	461a      	mov	r2, r3
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800351c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6a1b      	ldr	r3, [r3, #32]
 8003522:	1c9a      	adds	r2, r3, #2
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	621a      	str	r2, [r3, #32]
 8003528:	e008      	b.n	800353c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6a1b      	ldr	r3, [r3, #32]
 800352e:	1c59      	adds	r1, r3, #1
 8003530:	687a      	ldr	r2, [r7, #4]
 8003532:	6211      	str	r1, [r2, #32]
 8003534:	781a      	ldrb	r2, [r3, #0]
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003540:	b29b      	uxth	r3, r3
 8003542:	3b01      	subs	r3, #1
 8003544:	b29b      	uxth	r3, r3
 8003546:	687a      	ldr	r2, [r7, #4]
 8003548:	4619      	mov	r1, r3
 800354a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800354c:	2b00      	cmp	r3, #0
 800354e:	d10f      	bne.n	8003570 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	68da      	ldr	r2, [r3, #12]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800355e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	68da      	ldr	r2, [r3, #12]
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800356e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003570:	2300      	movs	r3, #0
 8003572:	e000      	b.n	8003576 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003574:	2302      	movs	r3, #2
  }
}
 8003576:	4618      	mov	r0, r3
 8003578:	3714      	adds	r7, #20
 800357a:	46bd      	mov	sp, r7
 800357c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003580:	4770      	bx	lr

08003582 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003582:	b580      	push	{r7, lr}
 8003584:	b082      	sub	sp, #8
 8003586:	af00      	add	r7, sp, #0
 8003588:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	68da      	ldr	r2, [r3, #12]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003598:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2220      	movs	r2, #32
 800359e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80035a2:	6878      	ldr	r0, [r7, #4]
 80035a4:	f7fd fbb8 	bl	8000d18 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80035a8:	2300      	movs	r3, #0
}
 80035aa:	4618      	mov	r0, r3
 80035ac:	3708      	adds	r7, #8
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bd80      	pop	{r7, pc}

080035b2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80035b2:	b580      	push	{r7, lr}
 80035b4:	b08c      	sub	sp, #48	; 0x30
 80035b6:	af00      	add	r7, sp, #0
 80035b8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80035c0:	b2db      	uxtb	r3, r3
 80035c2:	2b22      	cmp	r3, #34	; 0x22
 80035c4:	f040 80ab 	bne.w	800371e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	689b      	ldr	r3, [r3, #8]
 80035cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035d0:	d117      	bne.n	8003602 <UART_Receive_IT+0x50>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	691b      	ldr	r3, [r3, #16]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d113      	bne.n	8003602 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80035da:	2300      	movs	r3, #0
 80035dc:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035e2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	b29b      	uxth	r3, r3
 80035ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035f0:	b29a      	uxth	r2, r3
 80035f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035f4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035fa:	1c9a      	adds	r2, r3, #2
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	629a      	str	r2, [r3, #40]	; 0x28
 8003600:	e026      	b.n	8003650 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003606:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8003608:	2300      	movs	r3, #0
 800360a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003614:	d007      	beq.n	8003626 <UART_Receive_IT+0x74>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	689b      	ldr	r3, [r3, #8]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d10a      	bne.n	8003634 <UART_Receive_IT+0x82>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	691b      	ldr	r3, [r3, #16]
 8003622:	2b00      	cmp	r3, #0
 8003624:	d106      	bne.n	8003634 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	b2da      	uxtb	r2, r3
 800362e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003630:	701a      	strb	r2, [r3, #0]
 8003632:	e008      	b.n	8003646 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	b2db      	uxtb	r3, r3
 800363c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003640:	b2da      	uxtb	r2, r3
 8003642:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003644:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800364a:	1c5a      	adds	r2, r3, #1
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003654:	b29b      	uxth	r3, r3
 8003656:	3b01      	subs	r3, #1
 8003658:	b29b      	uxth	r3, r3
 800365a:	687a      	ldr	r2, [r7, #4]
 800365c:	4619      	mov	r1, r3
 800365e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003660:	2b00      	cmp	r3, #0
 8003662:	d15a      	bne.n	800371a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	68da      	ldr	r2, [r3, #12]
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f022 0220 	bic.w	r2, r2, #32
 8003672:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	68da      	ldr	r2, [r3, #12]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003682:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	695a      	ldr	r2, [r3, #20]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f022 0201 	bic.w	r2, r2, #1
 8003692:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2220      	movs	r2, #32
 8003698:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036a0:	2b01      	cmp	r3, #1
 80036a2:	d135      	bne.n	8003710 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2200      	movs	r2, #0
 80036a8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	330c      	adds	r3, #12
 80036b0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036b2:	697b      	ldr	r3, [r7, #20]
 80036b4:	e853 3f00 	ldrex	r3, [r3]
 80036b8:	613b      	str	r3, [r7, #16]
   return(result);
 80036ba:	693b      	ldr	r3, [r7, #16]
 80036bc:	f023 0310 	bic.w	r3, r3, #16
 80036c0:	627b      	str	r3, [r7, #36]	; 0x24
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	330c      	adds	r3, #12
 80036c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036ca:	623a      	str	r2, [r7, #32]
 80036cc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036ce:	69f9      	ldr	r1, [r7, #28]
 80036d0:	6a3a      	ldr	r2, [r7, #32]
 80036d2:	e841 2300 	strex	r3, r2, [r1]
 80036d6:	61bb      	str	r3, [r7, #24]
   return(result);
 80036d8:	69bb      	ldr	r3, [r7, #24]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d1e5      	bne.n	80036aa <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f003 0310 	and.w	r3, r3, #16
 80036e8:	2b10      	cmp	r3, #16
 80036ea:	d10a      	bne.n	8003702 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80036ec:	2300      	movs	r3, #0
 80036ee:	60fb      	str	r3, [r7, #12]
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	60fb      	str	r3, [r7, #12]
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	60fb      	str	r3, [r7, #12]
 8003700:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003706:	4619      	mov	r1, r3
 8003708:	6878      	ldr	r0, [r7, #4]
 800370a:	f7ff fd5b 	bl	80031c4 <HAL_UARTEx_RxEventCallback>
 800370e:	e002      	b.n	8003716 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003710:	6878      	ldr	r0, [r7, #4]
 8003712:	f7fd faf1 	bl	8000cf8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003716:	2300      	movs	r3, #0
 8003718:	e002      	b.n	8003720 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800371a:	2300      	movs	r3, #0
 800371c:	e000      	b.n	8003720 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800371e:	2302      	movs	r3, #2
  }
}
 8003720:	4618      	mov	r0, r3
 8003722:	3730      	adds	r7, #48	; 0x30
 8003724:	46bd      	mov	sp, r7
 8003726:	bd80      	pop	{r7, pc}

08003728 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003728:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800372c:	b0c0      	sub	sp, #256	; 0x100
 800372e:	af00      	add	r7, sp, #0
 8003730:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003734:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	691b      	ldr	r3, [r3, #16]
 800373c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003740:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003744:	68d9      	ldr	r1, [r3, #12]
 8003746:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800374a:	681a      	ldr	r2, [r3, #0]
 800374c:	ea40 0301 	orr.w	r3, r0, r1
 8003750:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003752:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003756:	689a      	ldr	r2, [r3, #8]
 8003758:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800375c:	691b      	ldr	r3, [r3, #16]
 800375e:	431a      	orrs	r2, r3
 8003760:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003764:	695b      	ldr	r3, [r3, #20]
 8003766:	431a      	orrs	r2, r3
 8003768:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800376c:	69db      	ldr	r3, [r3, #28]
 800376e:	4313      	orrs	r3, r2
 8003770:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003774:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	68db      	ldr	r3, [r3, #12]
 800377c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003780:	f021 010c 	bic.w	r1, r1, #12
 8003784:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003788:	681a      	ldr	r2, [r3, #0]
 800378a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800378e:	430b      	orrs	r3, r1
 8003790:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003792:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	695b      	ldr	r3, [r3, #20]
 800379a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800379e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037a2:	6999      	ldr	r1, [r3, #24]
 80037a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037a8:	681a      	ldr	r2, [r3, #0]
 80037aa:	ea40 0301 	orr.w	r3, r0, r1
 80037ae:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80037b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037b4:	681a      	ldr	r2, [r3, #0]
 80037b6:	4b8f      	ldr	r3, [pc, #572]	; (80039f4 <UART_SetConfig+0x2cc>)
 80037b8:	429a      	cmp	r2, r3
 80037ba:	d005      	beq.n	80037c8 <UART_SetConfig+0xa0>
 80037bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037c0:	681a      	ldr	r2, [r3, #0]
 80037c2:	4b8d      	ldr	r3, [pc, #564]	; (80039f8 <UART_SetConfig+0x2d0>)
 80037c4:	429a      	cmp	r2, r3
 80037c6:	d104      	bne.n	80037d2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80037c8:	f7fe fe98 	bl	80024fc <HAL_RCC_GetPCLK2Freq>
 80037cc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80037d0:	e003      	b.n	80037da <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80037d2:	f7fe fe7f 	bl	80024d4 <HAL_RCC_GetPCLK1Freq>
 80037d6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80037da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037de:	69db      	ldr	r3, [r3, #28]
 80037e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80037e4:	f040 810c 	bne.w	8003a00 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80037e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80037ec:	2200      	movs	r2, #0
 80037ee:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80037f2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80037f6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80037fa:	4622      	mov	r2, r4
 80037fc:	462b      	mov	r3, r5
 80037fe:	1891      	adds	r1, r2, r2
 8003800:	65b9      	str	r1, [r7, #88]	; 0x58
 8003802:	415b      	adcs	r3, r3
 8003804:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003806:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800380a:	4621      	mov	r1, r4
 800380c:	eb12 0801 	adds.w	r8, r2, r1
 8003810:	4629      	mov	r1, r5
 8003812:	eb43 0901 	adc.w	r9, r3, r1
 8003816:	f04f 0200 	mov.w	r2, #0
 800381a:	f04f 0300 	mov.w	r3, #0
 800381e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003822:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003826:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800382a:	4690      	mov	r8, r2
 800382c:	4699      	mov	r9, r3
 800382e:	4623      	mov	r3, r4
 8003830:	eb18 0303 	adds.w	r3, r8, r3
 8003834:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003838:	462b      	mov	r3, r5
 800383a:	eb49 0303 	adc.w	r3, r9, r3
 800383e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003842:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	2200      	movs	r2, #0
 800384a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800384e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003852:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003856:	460b      	mov	r3, r1
 8003858:	18db      	adds	r3, r3, r3
 800385a:	653b      	str	r3, [r7, #80]	; 0x50
 800385c:	4613      	mov	r3, r2
 800385e:	eb42 0303 	adc.w	r3, r2, r3
 8003862:	657b      	str	r3, [r7, #84]	; 0x54
 8003864:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003868:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800386c:	f7fc fd28 	bl	80002c0 <__aeabi_uldivmod>
 8003870:	4602      	mov	r2, r0
 8003872:	460b      	mov	r3, r1
 8003874:	4b61      	ldr	r3, [pc, #388]	; (80039fc <UART_SetConfig+0x2d4>)
 8003876:	fba3 2302 	umull	r2, r3, r3, r2
 800387a:	095b      	lsrs	r3, r3, #5
 800387c:	011c      	lsls	r4, r3, #4
 800387e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003882:	2200      	movs	r2, #0
 8003884:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003888:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800388c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003890:	4642      	mov	r2, r8
 8003892:	464b      	mov	r3, r9
 8003894:	1891      	adds	r1, r2, r2
 8003896:	64b9      	str	r1, [r7, #72]	; 0x48
 8003898:	415b      	adcs	r3, r3
 800389a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800389c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80038a0:	4641      	mov	r1, r8
 80038a2:	eb12 0a01 	adds.w	sl, r2, r1
 80038a6:	4649      	mov	r1, r9
 80038a8:	eb43 0b01 	adc.w	fp, r3, r1
 80038ac:	f04f 0200 	mov.w	r2, #0
 80038b0:	f04f 0300 	mov.w	r3, #0
 80038b4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80038b8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80038bc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80038c0:	4692      	mov	sl, r2
 80038c2:	469b      	mov	fp, r3
 80038c4:	4643      	mov	r3, r8
 80038c6:	eb1a 0303 	adds.w	r3, sl, r3
 80038ca:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80038ce:	464b      	mov	r3, r9
 80038d0:	eb4b 0303 	adc.w	r3, fp, r3
 80038d4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80038d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038dc:	685b      	ldr	r3, [r3, #4]
 80038de:	2200      	movs	r2, #0
 80038e0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80038e4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80038e8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80038ec:	460b      	mov	r3, r1
 80038ee:	18db      	adds	r3, r3, r3
 80038f0:	643b      	str	r3, [r7, #64]	; 0x40
 80038f2:	4613      	mov	r3, r2
 80038f4:	eb42 0303 	adc.w	r3, r2, r3
 80038f8:	647b      	str	r3, [r7, #68]	; 0x44
 80038fa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80038fe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003902:	f7fc fcdd 	bl	80002c0 <__aeabi_uldivmod>
 8003906:	4602      	mov	r2, r0
 8003908:	460b      	mov	r3, r1
 800390a:	4611      	mov	r1, r2
 800390c:	4b3b      	ldr	r3, [pc, #236]	; (80039fc <UART_SetConfig+0x2d4>)
 800390e:	fba3 2301 	umull	r2, r3, r3, r1
 8003912:	095b      	lsrs	r3, r3, #5
 8003914:	2264      	movs	r2, #100	; 0x64
 8003916:	fb02 f303 	mul.w	r3, r2, r3
 800391a:	1acb      	subs	r3, r1, r3
 800391c:	00db      	lsls	r3, r3, #3
 800391e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003922:	4b36      	ldr	r3, [pc, #216]	; (80039fc <UART_SetConfig+0x2d4>)
 8003924:	fba3 2302 	umull	r2, r3, r3, r2
 8003928:	095b      	lsrs	r3, r3, #5
 800392a:	005b      	lsls	r3, r3, #1
 800392c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003930:	441c      	add	r4, r3
 8003932:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003936:	2200      	movs	r2, #0
 8003938:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800393c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003940:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003944:	4642      	mov	r2, r8
 8003946:	464b      	mov	r3, r9
 8003948:	1891      	adds	r1, r2, r2
 800394a:	63b9      	str	r1, [r7, #56]	; 0x38
 800394c:	415b      	adcs	r3, r3
 800394e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003950:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003954:	4641      	mov	r1, r8
 8003956:	1851      	adds	r1, r2, r1
 8003958:	6339      	str	r1, [r7, #48]	; 0x30
 800395a:	4649      	mov	r1, r9
 800395c:	414b      	adcs	r3, r1
 800395e:	637b      	str	r3, [r7, #52]	; 0x34
 8003960:	f04f 0200 	mov.w	r2, #0
 8003964:	f04f 0300 	mov.w	r3, #0
 8003968:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800396c:	4659      	mov	r1, fp
 800396e:	00cb      	lsls	r3, r1, #3
 8003970:	4651      	mov	r1, sl
 8003972:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003976:	4651      	mov	r1, sl
 8003978:	00ca      	lsls	r2, r1, #3
 800397a:	4610      	mov	r0, r2
 800397c:	4619      	mov	r1, r3
 800397e:	4603      	mov	r3, r0
 8003980:	4642      	mov	r2, r8
 8003982:	189b      	adds	r3, r3, r2
 8003984:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003988:	464b      	mov	r3, r9
 800398a:	460a      	mov	r2, r1
 800398c:	eb42 0303 	adc.w	r3, r2, r3
 8003990:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003994:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	2200      	movs	r2, #0
 800399c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80039a0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80039a4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80039a8:	460b      	mov	r3, r1
 80039aa:	18db      	adds	r3, r3, r3
 80039ac:	62bb      	str	r3, [r7, #40]	; 0x28
 80039ae:	4613      	mov	r3, r2
 80039b0:	eb42 0303 	adc.w	r3, r2, r3
 80039b4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80039b6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80039ba:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80039be:	f7fc fc7f 	bl	80002c0 <__aeabi_uldivmod>
 80039c2:	4602      	mov	r2, r0
 80039c4:	460b      	mov	r3, r1
 80039c6:	4b0d      	ldr	r3, [pc, #52]	; (80039fc <UART_SetConfig+0x2d4>)
 80039c8:	fba3 1302 	umull	r1, r3, r3, r2
 80039cc:	095b      	lsrs	r3, r3, #5
 80039ce:	2164      	movs	r1, #100	; 0x64
 80039d0:	fb01 f303 	mul.w	r3, r1, r3
 80039d4:	1ad3      	subs	r3, r2, r3
 80039d6:	00db      	lsls	r3, r3, #3
 80039d8:	3332      	adds	r3, #50	; 0x32
 80039da:	4a08      	ldr	r2, [pc, #32]	; (80039fc <UART_SetConfig+0x2d4>)
 80039dc:	fba2 2303 	umull	r2, r3, r2, r3
 80039e0:	095b      	lsrs	r3, r3, #5
 80039e2:	f003 0207 	and.w	r2, r3, #7
 80039e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4422      	add	r2, r4
 80039ee:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80039f0:	e105      	b.n	8003bfe <UART_SetConfig+0x4d6>
 80039f2:	bf00      	nop
 80039f4:	40011000 	.word	0x40011000
 80039f8:	40011400 	.word	0x40011400
 80039fc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003a00:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003a04:	2200      	movs	r2, #0
 8003a06:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003a0a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003a0e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003a12:	4642      	mov	r2, r8
 8003a14:	464b      	mov	r3, r9
 8003a16:	1891      	adds	r1, r2, r2
 8003a18:	6239      	str	r1, [r7, #32]
 8003a1a:	415b      	adcs	r3, r3
 8003a1c:	627b      	str	r3, [r7, #36]	; 0x24
 8003a1e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003a22:	4641      	mov	r1, r8
 8003a24:	1854      	adds	r4, r2, r1
 8003a26:	4649      	mov	r1, r9
 8003a28:	eb43 0501 	adc.w	r5, r3, r1
 8003a2c:	f04f 0200 	mov.w	r2, #0
 8003a30:	f04f 0300 	mov.w	r3, #0
 8003a34:	00eb      	lsls	r3, r5, #3
 8003a36:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003a3a:	00e2      	lsls	r2, r4, #3
 8003a3c:	4614      	mov	r4, r2
 8003a3e:	461d      	mov	r5, r3
 8003a40:	4643      	mov	r3, r8
 8003a42:	18e3      	adds	r3, r4, r3
 8003a44:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003a48:	464b      	mov	r3, r9
 8003a4a:	eb45 0303 	adc.w	r3, r5, r3
 8003a4e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003a52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	2200      	movs	r2, #0
 8003a5a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003a5e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003a62:	f04f 0200 	mov.w	r2, #0
 8003a66:	f04f 0300 	mov.w	r3, #0
 8003a6a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003a6e:	4629      	mov	r1, r5
 8003a70:	008b      	lsls	r3, r1, #2
 8003a72:	4621      	mov	r1, r4
 8003a74:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003a78:	4621      	mov	r1, r4
 8003a7a:	008a      	lsls	r2, r1, #2
 8003a7c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003a80:	f7fc fc1e 	bl	80002c0 <__aeabi_uldivmod>
 8003a84:	4602      	mov	r2, r0
 8003a86:	460b      	mov	r3, r1
 8003a88:	4b60      	ldr	r3, [pc, #384]	; (8003c0c <UART_SetConfig+0x4e4>)
 8003a8a:	fba3 2302 	umull	r2, r3, r3, r2
 8003a8e:	095b      	lsrs	r3, r3, #5
 8003a90:	011c      	lsls	r4, r3, #4
 8003a92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003a96:	2200      	movs	r2, #0
 8003a98:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003a9c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003aa0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003aa4:	4642      	mov	r2, r8
 8003aa6:	464b      	mov	r3, r9
 8003aa8:	1891      	adds	r1, r2, r2
 8003aaa:	61b9      	str	r1, [r7, #24]
 8003aac:	415b      	adcs	r3, r3
 8003aae:	61fb      	str	r3, [r7, #28]
 8003ab0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003ab4:	4641      	mov	r1, r8
 8003ab6:	1851      	adds	r1, r2, r1
 8003ab8:	6139      	str	r1, [r7, #16]
 8003aba:	4649      	mov	r1, r9
 8003abc:	414b      	adcs	r3, r1
 8003abe:	617b      	str	r3, [r7, #20]
 8003ac0:	f04f 0200 	mov.w	r2, #0
 8003ac4:	f04f 0300 	mov.w	r3, #0
 8003ac8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003acc:	4659      	mov	r1, fp
 8003ace:	00cb      	lsls	r3, r1, #3
 8003ad0:	4651      	mov	r1, sl
 8003ad2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ad6:	4651      	mov	r1, sl
 8003ad8:	00ca      	lsls	r2, r1, #3
 8003ada:	4610      	mov	r0, r2
 8003adc:	4619      	mov	r1, r3
 8003ade:	4603      	mov	r3, r0
 8003ae0:	4642      	mov	r2, r8
 8003ae2:	189b      	adds	r3, r3, r2
 8003ae4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003ae8:	464b      	mov	r3, r9
 8003aea:	460a      	mov	r2, r1
 8003aec:	eb42 0303 	adc.w	r3, r2, r3
 8003af0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003af4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	2200      	movs	r2, #0
 8003afc:	67bb      	str	r3, [r7, #120]	; 0x78
 8003afe:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003b00:	f04f 0200 	mov.w	r2, #0
 8003b04:	f04f 0300 	mov.w	r3, #0
 8003b08:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003b0c:	4649      	mov	r1, r9
 8003b0e:	008b      	lsls	r3, r1, #2
 8003b10:	4641      	mov	r1, r8
 8003b12:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003b16:	4641      	mov	r1, r8
 8003b18:	008a      	lsls	r2, r1, #2
 8003b1a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003b1e:	f7fc fbcf 	bl	80002c0 <__aeabi_uldivmod>
 8003b22:	4602      	mov	r2, r0
 8003b24:	460b      	mov	r3, r1
 8003b26:	4b39      	ldr	r3, [pc, #228]	; (8003c0c <UART_SetConfig+0x4e4>)
 8003b28:	fba3 1302 	umull	r1, r3, r3, r2
 8003b2c:	095b      	lsrs	r3, r3, #5
 8003b2e:	2164      	movs	r1, #100	; 0x64
 8003b30:	fb01 f303 	mul.w	r3, r1, r3
 8003b34:	1ad3      	subs	r3, r2, r3
 8003b36:	011b      	lsls	r3, r3, #4
 8003b38:	3332      	adds	r3, #50	; 0x32
 8003b3a:	4a34      	ldr	r2, [pc, #208]	; (8003c0c <UART_SetConfig+0x4e4>)
 8003b3c:	fba2 2303 	umull	r2, r3, r2, r3
 8003b40:	095b      	lsrs	r3, r3, #5
 8003b42:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b46:	441c      	add	r4, r3
 8003b48:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	673b      	str	r3, [r7, #112]	; 0x70
 8003b50:	677a      	str	r2, [r7, #116]	; 0x74
 8003b52:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003b56:	4642      	mov	r2, r8
 8003b58:	464b      	mov	r3, r9
 8003b5a:	1891      	adds	r1, r2, r2
 8003b5c:	60b9      	str	r1, [r7, #8]
 8003b5e:	415b      	adcs	r3, r3
 8003b60:	60fb      	str	r3, [r7, #12]
 8003b62:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003b66:	4641      	mov	r1, r8
 8003b68:	1851      	adds	r1, r2, r1
 8003b6a:	6039      	str	r1, [r7, #0]
 8003b6c:	4649      	mov	r1, r9
 8003b6e:	414b      	adcs	r3, r1
 8003b70:	607b      	str	r3, [r7, #4]
 8003b72:	f04f 0200 	mov.w	r2, #0
 8003b76:	f04f 0300 	mov.w	r3, #0
 8003b7a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003b7e:	4659      	mov	r1, fp
 8003b80:	00cb      	lsls	r3, r1, #3
 8003b82:	4651      	mov	r1, sl
 8003b84:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003b88:	4651      	mov	r1, sl
 8003b8a:	00ca      	lsls	r2, r1, #3
 8003b8c:	4610      	mov	r0, r2
 8003b8e:	4619      	mov	r1, r3
 8003b90:	4603      	mov	r3, r0
 8003b92:	4642      	mov	r2, r8
 8003b94:	189b      	adds	r3, r3, r2
 8003b96:	66bb      	str	r3, [r7, #104]	; 0x68
 8003b98:	464b      	mov	r3, r9
 8003b9a:	460a      	mov	r2, r1
 8003b9c:	eb42 0303 	adc.w	r3, r2, r3
 8003ba0:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003ba2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	2200      	movs	r2, #0
 8003baa:	663b      	str	r3, [r7, #96]	; 0x60
 8003bac:	667a      	str	r2, [r7, #100]	; 0x64
 8003bae:	f04f 0200 	mov.w	r2, #0
 8003bb2:	f04f 0300 	mov.w	r3, #0
 8003bb6:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003bba:	4649      	mov	r1, r9
 8003bbc:	008b      	lsls	r3, r1, #2
 8003bbe:	4641      	mov	r1, r8
 8003bc0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003bc4:	4641      	mov	r1, r8
 8003bc6:	008a      	lsls	r2, r1, #2
 8003bc8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003bcc:	f7fc fb78 	bl	80002c0 <__aeabi_uldivmod>
 8003bd0:	4602      	mov	r2, r0
 8003bd2:	460b      	mov	r3, r1
 8003bd4:	4b0d      	ldr	r3, [pc, #52]	; (8003c0c <UART_SetConfig+0x4e4>)
 8003bd6:	fba3 1302 	umull	r1, r3, r3, r2
 8003bda:	095b      	lsrs	r3, r3, #5
 8003bdc:	2164      	movs	r1, #100	; 0x64
 8003bde:	fb01 f303 	mul.w	r3, r1, r3
 8003be2:	1ad3      	subs	r3, r2, r3
 8003be4:	011b      	lsls	r3, r3, #4
 8003be6:	3332      	adds	r3, #50	; 0x32
 8003be8:	4a08      	ldr	r2, [pc, #32]	; (8003c0c <UART_SetConfig+0x4e4>)
 8003bea:	fba2 2303 	umull	r2, r3, r2, r3
 8003bee:	095b      	lsrs	r3, r3, #5
 8003bf0:	f003 020f 	and.w	r2, r3, #15
 8003bf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4422      	add	r2, r4
 8003bfc:	609a      	str	r2, [r3, #8]
}
 8003bfe:	bf00      	nop
 8003c00:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003c04:	46bd      	mov	sp, r7
 8003c06:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c0a:	bf00      	nop
 8003c0c:	51eb851f 	.word	0x51eb851f

08003c10 <__errno>:
 8003c10:	4b01      	ldr	r3, [pc, #4]	; (8003c18 <__errno+0x8>)
 8003c12:	6818      	ldr	r0, [r3, #0]
 8003c14:	4770      	bx	lr
 8003c16:	bf00      	nop
 8003c18:	20000120 	.word	0x20000120

08003c1c <__libc_init_array>:
 8003c1c:	b570      	push	{r4, r5, r6, lr}
 8003c1e:	4d0d      	ldr	r5, [pc, #52]	; (8003c54 <__libc_init_array+0x38>)
 8003c20:	4c0d      	ldr	r4, [pc, #52]	; (8003c58 <__libc_init_array+0x3c>)
 8003c22:	1b64      	subs	r4, r4, r5
 8003c24:	10a4      	asrs	r4, r4, #2
 8003c26:	2600      	movs	r6, #0
 8003c28:	42a6      	cmp	r6, r4
 8003c2a:	d109      	bne.n	8003c40 <__libc_init_array+0x24>
 8003c2c:	4d0b      	ldr	r5, [pc, #44]	; (8003c5c <__libc_init_array+0x40>)
 8003c2e:	4c0c      	ldr	r4, [pc, #48]	; (8003c60 <__libc_init_array+0x44>)
 8003c30:	f001 f978 	bl	8004f24 <_init>
 8003c34:	1b64      	subs	r4, r4, r5
 8003c36:	10a4      	asrs	r4, r4, #2
 8003c38:	2600      	movs	r6, #0
 8003c3a:	42a6      	cmp	r6, r4
 8003c3c:	d105      	bne.n	8003c4a <__libc_init_array+0x2e>
 8003c3e:	bd70      	pop	{r4, r5, r6, pc}
 8003c40:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c44:	4798      	blx	r3
 8003c46:	3601      	adds	r6, #1
 8003c48:	e7ee      	b.n	8003c28 <__libc_init_array+0xc>
 8003c4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c4e:	4798      	blx	r3
 8003c50:	3601      	adds	r6, #1
 8003c52:	e7f2      	b.n	8003c3a <__libc_init_array+0x1e>
 8003c54:	08005254 	.word	0x08005254
 8003c58:	08005254 	.word	0x08005254
 8003c5c:	08005254 	.word	0x08005254
 8003c60:	08005258 	.word	0x08005258

08003c64 <memcpy>:
 8003c64:	440a      	add	r2, r1
 8003c66:	4291      	cmp	r1, r2
 8003c68:	f100 33ff 	add.w	r3, r0, #4294967295
 8003c6c:	d100      	bne.n	8003c70 <memcpy+0xc>
 8003c6e:	4770      	bx	lr
 8003c70:	b510      	push	{r4, lr}
 8003c72:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003c76:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003c7a:	4291      	cmp	r1, r2
 8003c7c:	d1f9      	bne.n	8003c72 <memcpy+0xe>
 8003c7e:	bd10      	pop	{r4, pc}

08003c80 <memset>:
 8003c80:	4402      	add	r2, r0
 8003c82:	4603      	mov	r3, r0
 8003c84:	4293      	cmp	r3, r2
 8003c86:	d100      	bne.n	8003c8a <memset+0xa>
 8003c88:	4770      	bx	lr
 8003c8a:	f803 1b01 	strb.w	r1, [r3], #1
 8003c8e:	e7f9      	b.n	8003c84 <memset+0x4>

08003c90 <siscanf>:
 8003c90:	b40e      	push	{r1, r2, r3}
 8003c92:	b510      	push	{r4, lr}
 8003c94:	b09f      	sub	sp, #124	; 0x7c
 8003c96:	ac21      	add	r4, sp, #132	; 0x84
 8003c98:	f44f 7101 	mov.w	r1, #516	; 0x204
 8003c9c:	f854 2b04 	ldr.w	r2, [r4], #4
 8003ca0:	9201      	str	r2, [sp, #4]
 8003ca2:	f8ad 101c 	strh.w	r1, [sp, #28]
 8003ca6:	9004      	str	r0, [sp, #16]
 8003ca8:	9008      	str	r0, [sp, #32]
 8003caa:	f7fc faab 	bl	8000204 <strlen>
 8003cae:	4b0c      	ldr	r3, [pc, #48]	; (8003ce0 <siscanf+0x50>)
 8003cb0:	9005      	str	r0, [sp, #20]
 8003cb2:	9009      	str	r0, [sp, #36]	; 0x24
 8003cb4:	930d      	str	r3, [sp, #52]	; 0x34
 8003cb6:	480b      	ldr	r0, [pc, #44]	; (8003ce4 <siscanf+0x54>)
 8003cb8:	9a01      	ldr	r2, [sp, #4]
 8003cba:	6800      	ldr	r0, [r0, #0]
 8003cbc:	9403      	str	r4, [sp, #12]
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	9311      	str	r3, [sp, #68]	; 0x44
 8003cc2:	9316      	str	r3, [sp, #88]	; 0x58
 8003cc4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003cc8:	f8ad 301e 	strh.w	r3, [sp, #30]
 8003ccc:	a904      	add	r1, sp, #16
 8003cce:	4623      	mov	r3, r4
 8003cd0:	f000 fa10 	bl	80040f4 <__ssvfiscanf_r>
 8003cd4:	b01f      	add	sp, #124	; 0x7c
 8003cd6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003cda:	b003      	add	sp, #12
 8003cdc:	4770      	bx	lr
 8003cde:	bf00      	nop
 8003ce0:	08003ce9 	.word	0x08003ce9
 8003ce4:	20000120 	.word	0x20000120

08003ce8 <__seofread>:
 8003ce8:	2000      	movs	r0, #0
 8003cea:	4770      	bx	lr

08003cec <strncmp>:
 8003cec:	b510      	push	{r4, lr}
 8003cee:	b17a      	cbz	r2, 8003d10 <strncmp+0x24>
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	3901      	subs	r1, #1
 8003cf4:	1884      	adds	r4, r0, r2
 8003cf6:	f813 0b01 	ldrb.w	r0, [r3], #1
 8003cfa:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8003cfe:	4290      	cmp	r0, r2
 8003d00:	d101      	bne.n	8003d06 <strncmp+0x1a>
 8003d02:	42a3      	cmp	r3, r4
 8003d04:	d101      	bne.n	8003d0a <strncmp+0x1e>
 8003d06:	1a80      	subs	r0, r0, r2
 8003d08:	bd10      	pop	{r4, pc}
 8003d0a:	2800      	cmp	r0, #0
 8003d0c:	d1f3      	bne.n	8003cf6 <strncmp+0xa>
 8003d0e:	e7fa      	b.n	8003d06 <strncmp+0x1a>
 8003d10:	4610      	mov	r0, r2
 8003d12:	e7f9      	b.n	8003d08 <strncmp+0x1c>

08003d14 <_vsniprintf_r>:
 8003d14:	b530      	push	{r4, r5, lr}
 8003d16:	4614      	mov	r4, r2
 8003d18:	2c00      	cmp	r4, #0
 8003d1a:	b09b      	sub	sp, #108	; 0x6c
 8003d1c:	4605      	mov	r5, r0
 8003d1e:	461a      	mov	r2, r3
 8003d20:	da05      	bge.n	8003d2e <_vsniprintf_r+0x1a>
 8003d22:	238b      	movs	r3, #139	; 0x8b
 8003d24:	6003      	str	r3, [r0, #0]
 8003d26:	f04f 30ff 	mov.w	r0, #4294967295
 8003d2a:	b01b      	add	sp, #108	; 0x6c
 8003d2c:	bd30      	pop	{r4, r5, pc}
 8003d2e:	f44f 7302 	mov.w	r3, #520	; 0x208
 8003d32:	f8ad 300c 	strh.w	r3, [sp, #12]
 8003d36:	bf14      	ite	ne
 8003d38:	f104 33ff 	addne.w	r3, r4, #4294967295
 8003d3c:	4623      	moveq	r3, r4
 8003d3e:	9302      	str	r3, [sp, #8]
 8003d40:	9305      	str	r3, [sp, #20]
 8003d42:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003d46:	9100      	str	r1, [sp, #0]
 8003d48:	9104      	str	r1, [sp, #16]
 8003d4a:	f8ad 300e 	strh.w	r3, [sp, #14]
 8003d4e:	4669      	mov	r1, sp
 8003d50:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8003d52:	f000 f875 	bl	8003e40 <_svfiprintf_r>
 8003d56:	1c43      	adds	r3, r0, #1
 8003d58:	bfbc      	itt	lt
 8003d5a:	238b      	movlt	r3, #139	; 0x8b
 8003d5c:	602b      	strlt	r3, [r5, #0]
 8003d5e:	2c00      	cmp	r4, #0
 8003d60:	d0e3      	beq.n	8003d2a <_vsniprintf_r+0x16>
 8003d62:	9b00      	ldr	r3, [sp, #0]
 8003d64:	2200      	movs	r2, #0
 8003d66:	701a      	strb	r2, [r3, #0]
 8003d68:	e7df      	b.n	8003d2a <_vsniprintf_r+0x16>
	...

08003d6c <vsniprintf>:
 8003d6c:	b507      	push	{r0, r1, r2, lr}
 8003d6e:	9300      	str	r3, [sp, #0]
 8003d70:	4613      	mov	r3, r2
 8003d72:	460a      	mov	r2, r1
 8003d74:	4601      	mov	r1, r0
 8003d76:	4803      	ldr	r0, [pc, #12]	; (8003d84 <vsniprintf+0x18>)
 8003d78:	6800      	ldr	r0, [r0, #0]
 8003d7a:	f7ff ffcb 	bl	8003d14 <_vsniprintf_r>
 8003d7e:	b003      	add	sp, #12
 8003d80:	f85d fb04 	ldr.w	pc, [sp], #4
 8003d84:	20000120 	.word	0x20000120

08003d88 <__ssputs_r>:
 8003d88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d8c:	688e      	ldr	r6, [r1, #8]
 8003d8e:	429e      	cmp	r6, r3
 8003d90:	4682      	mov	sl, r0
 8003d92:	460c      	mov	r4, r1
 8003d94:	4690      	mov	r8, r2
 8003d96:	461f      	mov	r7, r3
 8003d98:	d838      	bhi.n	8003e0c <__ssputs_r+0x84>
 8003d9a:	898a      	ldrh	r2, [r1, #12]
 8003d9c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003da0:	d032      	beq.n	8003e08 <__ssputs_r+0x80>
 8003da2:	6825      	ldr	r5, [r4, #0]
 8003da4:	6909      	ldr	r1, [r1, #16]
 8003da6:	eba5 0901 	sub.w	r9, r5, r1
 8003daa:	6965      	ldr	r5, [r4, #20]
 8003dac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003db0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003db4:	3301      	adds	r3, #1
 8003db6:	444b      	add	r3, r9
 8003db8:	106d      	asrs	r5, r5, #1
 8003dba:	429d      	cmp	r5, r3
 8003dbc:	bf38      	it	cc
 8003dbe:	461d      	movcc	r5, r3
 8003dc0:	0553      	lsls	r3, r2, #21
 8003dc2:	d531      	bpl.n	8003e28 <__ssputs_r+0xa0>
 8003dc4:	4629      	mov	r1, r5
 8003dc6:	f000 ffe5 	bl	8004d94 <_malloc_r>
 8003dca:	4606      	mov	r6, r0
 8003dcc:	b950      	cbnz	r0, 8003de4 <__ssputs_r+0x5c>
 8003dce:	230c      	movs	r3, #12
 8003dd0:	f8ca 3000 	str.w	r3, [sl]
 8003dd4:	89a3      	ldrh	r3, [r4, #12]
 8003dd6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003dda:	81a3      	strh	r3, [r4, #12]
 8003ddc:	f04f 30ff 	mov.w	r0, #4294967295
 8003de0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003de4:	6921      	ldr	r1, [r4, #16]
 8003de6:	464a      	mov	r2, r9
 8003de8:	f7ff ff3c 	bl	8003c64 <memcpy>
 8003dec:	89a3      	ldrh	r3, [r4, #12]
 8003dee:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003df2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003df6:	81a3      	strh	r3, [r4, #12]
 8003df8:	6126      	str	r6, [r4, #16]
 8003dfa:	6165      	str	r5, [r4, #20]
 8003dfc:	444e      	add	r6, r9
 8003dfe:	eba5 0509 	sub.w	r5, r5, r9
 8003e02:	6026      	str	r6, [r4, #0]
 8003e04:	60a5      	str	r5, [r4, #8]
 8003e06:	463e      	mov	r6, r7
 8003e08:	42be      	cmp	r6, r7
 8003e0a:	d900      	bls.n	8003e0e <__ssputs_r+0x86>
 8003e0c:	463e      	mov	r6, r7
 8003e0e:	6820      	ldr	r0, [r4, #0]
 8003e10:	4632      	mov	r2, r6
 8003e12:	4641      	mov	r1, r8
 8003e14:	f000 ff38 	bl	8004c88 <memmove>
 8003e18:	68a3      	ldr	r3, [r4, #8]
 8003e1a:	1b9b      	subs	r3, r3, r6
 8003e1c:	60a3      	str	r3, [r4, #8]
 8003e1e:	6823      	ldr	r3, [r4, #0]
 8003e20:	4433      	add	r3, r6
 8003e22:	6023      	str	r3, [r4, #0]
 8003e24:	2000      	movs	r0, #0
 8003e26:	e7db      	b.n	8003de0 <__ssputs_r+0x58>
 8003e28:	462a      	mov	r2, r5
 8003e2a:	f001 f827 	bl	8004e7c <_realloc_r>
 8003e2e:	4606      	mov	r6, r0
 8003e30:	2800      	cmp	r0, #0
 8003e32:	d1e1      	bne.n	8003df8 <__ssputs_r+0x70>
 8003e34:	6921      	ldr	r1, [r4, #16]
 8003e36:	4650      	mov	r0, sl
 8003e38:	f000 ff40 	bl	8004cbc <_free_r>
 8003e3c:	e7c7      	b.n	8003dce <__ssputs_r+0x46>
	...

08003e40 <_svfiprintf_r>:
 8003e40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e44:	4698      	mov	r8, r3
 8003e46:	898b      	ldrh	r3, [r1, #12]
 8003e48:	061b      	lsls	r3, r3, #24
 8003e4a:	b09d      	sub	sp, #116	; 0x74
 8003e4c:	4607      	mov	r7, r0
 8003e4e:	460d      	mov	r5, r1
 8003e50:	4614      	mov	r4, r2
 8003e52:	d50e      	bpl.n	8003e72 <_svfiprintf_r+0x32>
 8003e54:	690b      	ldr	r3, [r1, #16]
 8003e56:	b963      	cbnz	r3, 8003e72 <_svfiprintf_r+0x32>
 8003e58:	2140      	movs	r1, #64	; 0x40
 8003e5a:	f000 ff9b 	bl	8004d94 <_malloc_r>
 8003e5e:	6028      	str	r0, [r5, #0]
 8003e60:	6128      	str	r0, [r5, #16]
 8003e62:	b920      	cbnz	r0, 8003e6e <_svfiprintf_r+0x2e>
 8003e64:	230c      	movs	r3, #12
 8003e66:	603b      	str	r3, [r7, #0]
 8003e68:	f04f 30ff 	mov.w	r0, #4294967295
 8003e6c:	e0d1      	b.n	8004012 <_svfiprintf_r+0x1d2>
 8003e6e:	2340      	movs	r3, #64	; 0x40
 8003e70:	616b      	str	r3, [r5, #20]
 8003e72:	2300      	movs	r3, #0
 8003e74:	9309      	str	r3, [sp, #36]	; 0x24
 8003e76:	2320      	movs	r3, #32
 8003e78:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003e7c:	f8cd 800c 	str.w	r8, [sp, #12]
 8003e80:	2330      	movs	r3, #48	; 0x30
 8003e82:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800402c <_svfiprintf_r+0x1ec>
 8003e86:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003e8a:	f04f 0901 	mov.w	r9, #1
 8003e8e:	4623      	mov	r3, r4
 8003e90:	469a      	mov	sl, r3
 8003e92:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003e96:	b10a      	cbz	r2, 8003e9c <_svfiprintf_r+0x5c>
 8003e98:	2a25      	cmp	r2, #37	; 0x25
 8003e9a:	d1f9      	bne.n	8003e90 <_svfiprintf_r+0x50>
 8003e9c:	ebba 0b04 	subs.w	fp, sl, r4
 8003ea0:	d00b      	beq.n	8003eba <_svfiprintf_r+0x7a>
 8003ea2:	465b      	mov	r3, fp
 8003ea4:	4622      	mov	r2, r4
 8003ea6:	4629      	mov	r1, r5
 8003ea8:	4638      	mov	r0, r7
 8003eaa:	f7ff ff6d 	bl	8003d88 <__ssputs_r>
 8003eae:	3001      	adds	r0, #1
 8003eb0:	f000 80aa 	beq.w	8004008 <_svfiprintf_r+0x1c8>
 8003eb4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003eb6:	445a      	add	r2, fp
 8003eb8:	9209      	str	r2, [sp, #36]	; 0x24
 8003eba:	f89a 3000 	ldrb.w	r3, [sl]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	f000 80a2 	beq.w	8004008 <_svfiprintf_r+0x1c8>
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	f04f 32ff 	mov.w	r2, #4294967295
 8003eca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003ece:	f10a 0a01 	add.w	sl, sl, #1
 8003ed2:	9304      	str	r3, [sp, #16]
 8003ed4:	9307      	str	r3, [sp, #28]
 8003ed6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003eda:	931a      	str	r3, [sp, #104]	; 0x68
 8003edc:	4654      	mov	r4, sl
 8003ede:	2205      	movs	r2, #5
 8003ee0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ee4:	4851      	ldr	r0, [pc, #324]	; (800402c <_svfiprintf_r+0x1ec>)
 8003ee6:	f7fc f99b 	bl	8000220 <memchr>
 8003eea:	9a04      	ldr	r2, [sp, #16]
 8003eec:	b9d8      	cbnz	r0, 8003f26 <_svfiprintf_r+0xe6>
 8003eee:	06d0      	lsls	r0, r2, #27
 8003ef0:	bf44      	itt	mi
 8003ef2:	2320      	movmi	r3, #32
 8003ef4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003ef8:	0711      	lsls	r1, r2, #28
 8003efa:	bf44      	itt	mi
 8003efc:	232b      	movmi	r3, #43	; 0x2b
 8003efe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003f02:	f89a 3000 	ldrb.w	r3, [sl]
 8003f06:	2b2a      	cmp	r3, #42	; 0x2a
 8003f08:	d015      	beq.n	8003f36 <_svfiprintf_r+0xf6>
 8003f0a:	9a07      	ldr	r2, [sp, #28]
 8003f0c:	4654      	mov	r4, sl
 8003f0e:	2000      	movs	r0, #0
 8003f10:	f04f 0c0a 	mov.w	ip, #10
 8003f14:	4621      	mov	r1, r4
 8003f16:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003f1a:	3b30      	subs	r3, #48	; 0x30
 8003f1c:	2b09      	cmp	r3, #9
 8003f1e:	d94e      	bls.n	8003fbe <_svfiprintf_r+0x17e>
 8003f20:	b1b0      	cbz	r0, 8003f50 <_svfiprintf_r+0x110>
 8003f22:	9207      	str	r2, [sp, #28]
 8003f24:	e014      	b.n	8003f50 <_svfiprintf_r+0x110>
 8003f26:	eba0 0308 	sub.w	r3, r0, r8
 8003f2a:	fa09 f303 	lsl.w	r3, r9, r3
 8003f2e:	4313      	orrs	r3, r2
 8003f30:	9304      	str	r3, [sp, #16]
 8003f32:	46a2      	mov	sl, r4
 8003f34:	e7d2      	b.n	8003edc <_svfiprintf_r+0x9c>
 8003f36:	9b03      	ldr	r3, [sp, #12]
 8003f38:	1d19      	adds	r1, r3, #4
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	9103      	str	r1, [sp, #12]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	bfbb      	ittet	lt
 8003f42:	425b      	neglt	r3, r3
 8003f44:	f042 0202 	orrlt.w	r2, r2, #2
 8003f48:	9307      	strge	r3, [sp, #28]
 8003f4a:	9307      	strlt	r3, [sp, #28]
 8003f4c:	bfb8      	it	lt
 8003f4e:	9204      	strlt	r2, [sp, #16]
 8003f50:	7823      	ldrb	r3, [r4, #0]
 8003f52:	2b2e      	cmp	r3, #46	; 0x2e
 8003f54:	d10c      	bne.n	8003f70 <_svfiprintf_r+0x130>
 8003f56:	7863      	ldrb	r3, [r4, #1]
 8003f58:	2b2a      	cmp	r3, #42	; 0x2a
 8003f5a:	d135      	bne.n	8003fc8 <_svfiprintf_r+0x188>
 8003f5c:	9b03      	ldr	r3, [sp, #12]
 8003f5e:	1d1a      	adds	r2, r3, #4
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	9203      	str	r2, [sp, #12]
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	bfb8      	it	lt
 8003f68:	f04f 33ff 	movlt.w	r3, #4294967295
 8003f6c:	3402      	adds	r4, #2
 8003f6e:	9305      	str	r3, [sp, #20]
 8003f70:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800403c <_svfiprintf_r+0x1fc>
 8003f74:	7821      	ldrb	r1, [r4, #0]
 8003f76:	2203      	movs	r2, #3
 8003f78:	4650      	mov	r0, sl
 8003f7a:	f7fc f951 	bl	8000220 <memchr>
 8003f7e:	b140      	cbz	r0, 8003f92 <_svfiprintf_r+0x152>
 8003f80:	2340      	movs	r3, #64	; 0x40
 8003f82:	eba0 000a 	sub.w	r0, r0, sl
 8003f86:	fa03 f000 	lsl.w	r0, r3, r0
 8003f8a:	9b04      	ldr	r3, [sp, #16]
 8003f8c:	4303      	orrs	r3, r0
 8003f8e:	3401      	adds	r4, #1
 8003f90:	9304      	str	r3, [sp, #16]
 8003f92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f96:	4826      	ldr	r0, [pc, #152]	; (8004030 <_svfiprintf_r+0x1f0>)
 8003f98:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003f9c:	2206      	movs	r2, #6
 8003f9e:	f7fc f93f 	bl	8000220 <memchr>
 8003fa2:	2800      	cmp	r0, #0
 8003fa4:	d038      	beq.n	8004018 <_svfiprintf_r+0x1d8>
 8003fa6:	4b23      	ldr	r3, [pc, #140]	; (8004034 <_svfiprintf_r+0x1f4>)
 8003fa8:	bb1b      	cbnz	r3, 8003ff2 <_svfiprintf_r+0x1b2>
 8003faa:	9b03      	ldr	r3, [sp, #12]
 8003fac:	3307      	adds	r3, #7
 8003fae:	f023 0307 	bic.w	r3, r3, #7
 8003fb2:	3308      	adds	r3, #8
 8003fb4:	9303      	str	r3, [sp, #12]
 8003fb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003fb8:	4433      	add	r3, r6
 8003fba:	9309      	str	r3, [sp, #36]	; 0x24
 8003fbc:	e767      	b.n	8003e8e <_svfiprintf_r+0x4e>
 8003fbe:	fb0c 3202 	mla	r2, ip, r2, r3
 8003fc2:	460c      	mov	r4, r1
 8003fc4:	2001      	movs	r0, #1
 8003fc6:	e7a5      	b.n	8003f14 <_svfiprintf_r+0xd4>
 8003fc8:	2300      	movs	r3, #0
 8003fca:	3401      	adds	r4, #1
 8003fcc:	9305      	str	r3, [sp, #20]
 8003fce:	4619      	mov	r1, r3
 8003fd0:	f04f 0c0a 	mov.w	ip, #10
 8003fd4:	4620      	mov	r0, r4
 8003fd6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003fda:	3a30      	subs	r2, #48	; 0x30
 8003fdc:	2a09      	cmp	r2, #9
 8003fde:	d903      	bls.n	8003fe8 <_svfiprintf_r+0x1a8>
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d0c5      	beq.n	8003f70 <_svfiprintf_r+0x130>
 8003fe4:	9105      	str	r1, [sp, #20]
 8003fe6:	e7c3      	b.n	8003f70 <_svfiprintf_r+0x130>
 8003fe8:	fb0c 2101 	mla	r1, ip, r1, r2
 8003fec:	4604      	mov	r4, r0
 8003fee:	2301      	movs	r3, #1
 8003ff0:	e7f0      	b.n	8003fd4 <_svfiprintf_r+0x194>
 8003ff2:	ab03      	add	r3, sp, #12
 8003ff4:	9300      	str	r3, [sp, #0]
 8003ff6:	462a      	mov	r2, r5
 8003ff8:	4b0f      	ldr	r3, [pc, #60]	; (8004038 <_svfiprintf_r+0x1f8>)
 8003ffa:	a904      	add	r1, sp, #16
 8003ffc:	4638      	mov	r0, r7
 8003ffe:	f3af 8000 	nop.w
 8004002:	1c42      	adds	r2, r0, #1
 8004004:	4606      	mov	r6, r0
 8004006:	d1d6      	bne.n	8003fb6 <_svfiprintf_r+0x176>
 8004008:	89ab      	ldrh	r3, [r5, #12]
 800400a:	065b      	lsls	r3, r3, #25
 800400c:	f53f af2c 	bmi.w	8003e68 <_svfiprintf_r+0x28>
 8004010:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004012:	b01d      	add	sp, #116	; 0x74
 8004014:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004018:	ab03      	add	r3, sp, #12
 800401a:	9300      	str	r3, [sp, #0]
 800401c:	462a      	mov	r2, r5
 800401e:	4b06      	ldr	r3, [pc, #24]	; (8004038 <_svfiprintf_r+0x1f8>)
 8004020:	a904      	add	r1, sp, #16
 8004022:	4638      	mov	r0, r7
 8004024:	f000 fa4c 	bl	80044c0 <_printf_i>
 8004028:	e7eb      	b.n	8004002 <_svfiprintf_r+0x1c2>
 800402a:	bf00      	nop
 800402c:	0800509c 	.word	0x0800509c
 8004030:	080050a6 	.word	0x080050a6
 8004034:	00000000 	.word	0x00000000
 8004038:	08003d89 	.word	0x08003d89
 800403c:	080050a2 	.word	0x080050a2

08004040 <_sungetc_r>:
 8004040:	b538      	push	{r3, r4, r5, lr}
 8004042:	1c4b      	adds	r3, r1, #1
 8004044:	4614      	mov	r4, r2
 8004046:	d103      	bne.n	8004050 <_sungetc_r+0x10>
 8004048:	f04f 35ff 	mov.w	r5, #4294967295
 800404c:	4628      	mov	r0, r5
 800404e:	bd38      	pop	{r3, r4, r5, pc}
 8004050:	8993      	ldrh	r3, [r2, #12]
 8004052:	f023 0320 	bic.w	r3, r3, #32
 8004056:	8193      	strh	r3, [r2, #12]
 8004058:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800405a:	6852      	ldr	r2, [r2, #4]
 800405c:	b2cd      	uxtb	r5, r1
 800405e:	b18b      	cbz	r3, 8004084 <_sungetc_r+0x44>
 8004060:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004062:	4293      	cmp	r3, r2
 8004064:	dd08      	ble.n	8004078 <_sungetc_r+0x38>
 8004066:	6823      	ldr	r3, [r4, #0]
 8004068:	1e5a      	subs	r2, r3, #1
 800406a:	6022      	str	r2, [r4, #0]
 800406c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8004070:	6863      	ldr	r3, [r4, #4]
 8004072:	3301      	adds	r3, #1
 8004074:	6063      	str	r3, [r4, #4]
 8004076:	e7e9      	b.n	800404c <_sungetc_r+0xc>
 8004078:	4621      	mov	r1, r4
 800407a:	f000 fdc9 	bl	8004c10 <__submore>
 800407e:	2800      	cmp	r0, #0
 8004080:	d0f1      	beq.n	8004066 <_sungetc_r+0x26>
 8004082:	e7e1      	b.n	8004048 <_sungetc_r+0x8>
 8004084:	6921      	ldr	r1, [r4, #16]
 8004086:	6823      	ldr	r3, [r4, #0]
 8004088:	b151      	cbz	r1, 80040a0 <_sungetc_r+0x60>
 800408a:	4299      	cmp	r1, r3
 800408c:	d208      	bcs.n	80040a0 <_sungetc_r+0x60>
 800408e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8004092:	42a9      	cmp	r1, r5
 8004094:	d104      	bne.n	80040a0 <_sungetc_r+0x60>
 8004096:	3b01      	subs	r3, #1
 8004098:	3201      	adds	r2, #1
 800409a:	6023      	str	r3, [r4, #0]
 800409c:	6062      	str	r2, [r4, #4]
 800409e:	e7d5      	b.n	800404c <_sungetc_r+0xc>
 80040a0:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 80040a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80040a8:	6363      	str	r3, [r4, #52]	; 0x34
 80040aa:	2303      	movs	r3, #3
 80040ac:	63a3      	str	r3, [r4, #56]	; 0x38
 80040ae:	4623      	mov	r3, r4
 80040b0:	f803 5f46 	strb.w	r5, [r3, #70]!
 80040b4:	6023      	str	r3, [r4, #0]
 80040b6:	2301      	movs	r3, #1
 80040b8:	e7dc      	b.n	8004074 <_sungetc_r+0x34>

080040ba <__ssrefill_r>:
 80040ba:	b510      	push	{r4, lr}
 80040bc:	460c      	mov	r4, r1
 80040be:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80040c0:	b169      	cbz	r1, 80040de <__ssrefill_r+0x24>
 80040c2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80040c6:	4299      	cmp	r1, r3
 80040c8:	d001      	beq.n	80040ce <__ssrefill_r+0x14>
 80040ca:	f000 fdf7 	bl	8004cbc <_free_r>
 80040ce:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80040d0:	6063      	str	r3, [r4, #4]
 80040d2:	2000      	movs	r0, #0
 80040d4:	6360      	str	r0, [r4, #52]	; 0x34
 80040d6:	b113      	cbz	r3, 80040de <__ssrefill_r+0x24>
 80040d8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80040da:	6023      	str	r3, [r4, #0]
 80040dc:	bd10      	pop	{r4, pc}
 80040de:	6923      	ldr	r3, [r4, #16]
 80040e0:	6023      	str	r3, [r4, #0]
 80040e2:	2300      	movs	r3, #0
 80040e4:	6063      	str	r3, [r4, #4]
 80040e6:	89a3      	ldrh	r3, [r4, #12]
 80040e8:	f043 0320 	orr.w	r3, r3, #32
 80040ec:	81a3      	strh	r3, [r4, #12]
 80040ee:	f04f 30ff 	mov.w	r0, #4294967295
 80040f2:	e7f3      	b.n	80040dc <__ssrefill_r+0x22>

080040f4 <__ssvfiscanf_r>:
 80040f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80040f8:	460c      	mov	r4, r1
 80040fa:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 80040fe:	2100      	movs	r1, #0
 8004100:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8004104:	49a6      	ldr	r1, [pc, #664]	; (80043a0 <__ssvfiscanf_r+0x2ac>)
 8004106:	91a0      	str	r1, [sp, #640]	; 0x280
 8004108:	f10d 0804 	add.w	r8, sp, #4
 800410c:	49a5      	ldr	r1, [pc, #660]	; (80043a4 <__ssvfiscanf_r+0x2b0>)
 800410e:	4fa6      	ldr	r7, [pc, #664]	; (80043a8 <__ssvfiscanf_r+0x2b4>)
 8004110:	f8df 9298 	ldr.w	r9, [pc, #664]	; 80043ac <__ssvfiscanf_r+0x2b8>
 8004114:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8004118:	4606      	mov	r6, r0
 800411a:	91a1      	str	r1, [sp, #644]	; 0x284
 800411c:	9300      	str	r3, [sp, #0]
 800411e:	7813      	ldrb	r3, [r2, #0]
 8004120:	2b00      	cmp	r3, #0
 8004122:	f000 815a 	beq.w	80043da <__ssvfiscanf_r+0x2e6>
 8004126:	5dd9      	ldrb	r1, [r3, r7]
 8004128:	f011 0108 	ands.w	r1, r1, #8
 800412c:	f102 0501 	add.w	r5, r2, #1
 8004130:	d019      	beq.n	8004166 <__ssvfiscanf_r+0x72>
 8004132:	6863      	ldr	r3, [r4, #4]
 8004134:	2b00      	cmp	r3, #0
 8004136:	dd0f      	ble.n	8004158 <__ssvfiscanf_r+0x64>
 8004138:	6823      	ldr	r3, [r4, #0]
 800413a:	781a      	ldrb	r2, [r3, #0]
 800413c:	5cba      	ldrb	r2, [r7, r2]
 800413e:	0712      	lsls	r2, r2, #28
 8004140:	d401      	bmi.n	8004146 <__ssvfiscanf_r+0x52>
 8004142:	462a      	mov	r2, r5
 8004144:	e7eb      	b.n	800411e <__ssvfiscanf_r+0x2a>
 8004146:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8004148:	3201      	adds	r2, #1
 800414a:	9245      	str	r2, [sp, #276]	; 0x114
 800414c:	6862      	ldr	r2, [r4, #4]
 800414e:	3301      	adds	r3, #1
 8004150:	3a01      	subs	r2, #1
 8004152:	6062      	str	r2, [r4, #4]
 8004154:	6023      	str	r3, [r4, #0]
 8004156:	e7ec      	b.n	8004132 <__ssvfiscanf_r+0x3e>
 8004158:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800415a:	4621      	mov	r1, r4
 800415c:	4630      	mov	r0, r6
 800415e:	4798      	blx	r3
 8004160:	2800      	cmp	r0, #0
 8004162:	d0e9      	beq.n	8004138 <__ssvfiscanf_r+0x44>
 8004164:	e7ed      	b.n	8004142 <__ssvfiscanf_r+0x4e>
 8004166:	2b25      	cmp	r3, #37	; 0x25
 8004168:	d012      	beq.n	8004190 <__ssvfiscanf_r+0x9c>
 800416a:	469a      	mov	sl, r3
 800416c:	6863      	ldr	r3, [r4, #4]
 800416e:	2b00      	cmp	r3, #0
 8004170:	f340 8091 	ble.w	8004296 <__ssvfiscanf_r+0x1a2>
 8004174:	6822      	ldr	r2, [r4, #0]
 8004176:	7813      	ldrb	r3, [r2, #0]
 8004178:	4553      	cmp	r3, sl
 800417a:	f040 812e 	bne.w	80043da <__ssvfiscanf_r+0x2e6>
 800417e:	6863      	ldr	r3, [r4, #4]
 8004180:	3b01      	subs	r3, #1
 8004182:	6063      	str	r3, [r4, #4]
 8004184:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8004186:	3201      	adds	r2, #1
 8004188:	3301      	adds	r3, #1
 800418a:	6022      	str	r2, [r4, #0]
 800418c:	9345      	str	r3, [sp, #276]	; 0x114
 800418e:	e7d8      	b.n	8004142 <__ssvfiscanf_r+0x4e>
 8004190:	9141      	str	r1, [sp, #260]	; 0x104
 8004192:	9143      	str	r1, [sp, #268]	; 0x10c
 8004194:	7853      	ldrb	r3, [r2, #1]
 8004196:	2b2a      	cmp	r3, #42	; 0x2a
 8004198:	bf02      	ittt	eq
 800419a:	2310      	moveq	r3, #16
 800419c:	1c95      	addeq	r5, r2, #2
 800419e:	9341      	streq	r3, [sp, #260]	; 0x104
 80041a0:	220a      	movs	r2, #10
 80041a2:	46aa      	mov	sl, r5
 80041a4:	f81a 1b01 	ldrb.w	r1, [sl], #1
 80041a8:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 80041ac:	2b09      	cmp	r3, #9
 80041ae:	d91d      	bls.n	80041ec <__ssvfiscanf_r+0xf8>
 80041b0:	487e      	ldr	r0, [pc, #504]	; (80043ac <__ssvfiscanf_r+0x2b8>)
 80041b2:	2203      	movs	r2, #3
 80041b4:	f7fc f834 	bl	8000220 <memchr>
 80041b8:	b140      	cbz	r0, 80041cc <__ssvfiscanf_r+0xd8>
 80041ba:	2301      	movs	r3, #1
 80041bc:	eba0 0009 	sub.w	r0, r0, r9
 80041c0:	fa03 f000 	lsl.w	r0, r3, r0
 80041c4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80041c6:	4318      	orrs	r0, r3
 80041c8:	9041      	str	r0, [sp, #260]	; 0x104
 80041ca:	4655      	mov	r5, sl
 80041cc:	f815 3b01 	ldrb.w	r3, [r5], #1
 80041d0:	2b78      	cmp	r3, #120	; 0x78
 80041d2:	d806      	bhi.n	80041e2 <__ssvfiscanf_r+0xee>
 80041d4:	2b57      	cmp	r3, #87	; 0x57
 80041d6:	d810      	bhi.n	80041fa <__ssvfiscanf_r+0x106>
 80041d8:	2b25      	cmp	r3, #37	; 0x25
 80041da:	d0c6      	beq.n	800416a <__ssvfiscanf_r+0x76>
 80041dc:	d856      	bhi.n	800428c <__ssvfiscanf_r+0x198>
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d064      	beq.n	80042ac <__ssvfiscanf_r+0x1b8>
 80041e2:	2303      	movs	r3, #3
 80041e4:	9347      	str	r3, [sp, #284]	; 0x11c
 80041e6:	230a      	movs	r3, #10
 80041e8:	9342      	str	r3, [sp, #264]	; 0x108
 80041ea:	e071      	b.n	80042d0 <__ssvfiscanf_r+0x1dc>
 80041ec:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 80041ee:	fb02 1103 	mla	r1, r2, r3, r1
 80041f2:	3930      	subs	r1, #48	; 0x30
 80041f4:	9143      	str	r1, [sp, #268]	; 0x10c
 80041f6:	4655      	mov	r5, sl
 80041f8:	e7d3      	b.n	80041a2 <__ssvfiscanf_r+0xae>
 80041fa:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 80041fe:	2a20      	cmp	r2, #32
 8004200:	d8ef      	bhi.n	80041e2 <__ssvfiscanf_r+0xee>
 8004202:	a101      	add	r1, pc, #4	; (adr r1, 8004208 <__ssvfiscanf_r+0x114>)
 8004204:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004208:	080042bb 	.word	0x080042bb
 800420c:	080041e3 	.word	0x080041e3
 8004210:	080041e3 	.word	0x080041e3
 8004214:	08004319 	.word	0x08004319
 8004218:	080041e3 	.word	0x080041e3
 800421c:	080041e3 	.word	0x080041e3
 8004220:	080041e3 	.word	0x080041e3
 8004224:	080041e3 	.word	0x080041e3
 8004228:	080041e3 	.word	0x080041e3
 800422c:	080041e3 	.word	0x080041e3
 8004230:	080041e3 	.word	0x080041e3
 8004234:	0800432f 	.word	0x0800432f
 8004238:	08004305 	.word	0x08004305
 800423c:	08004293 	.word	0x08004293
 8004240:	08004293 	.word	0x08004293
 8004244:	08004293 	.word	0x08004293
 8004248:	080041e3 	.word	0x080041e3
 800424c:	08004309 	.word	0x08004309
 8004250:	080041e3 	.word	0x080041e3
 8004254:	080041e3 	.word	0x080041e3
 8004258:	080041e3 	.word	0x080041e3
 800425c:	080041e3 	.word	0x080041e3
 8004260:	0800433f 	.word	0x0800433f
 8004264:	08004311 	.word	0x08004311
 8004268:	080042b3 	.word	0x080042b3
 800426c:	080041e3 	.word	0x080041e3
 8004270:	080041e3 	.word	0x080041e3
 8004274:	0800433b 	.word	0x0800433b
 8004278:	080041e3 	.word	0x080041e3
 800427c:	08004305 	.word	0x08004305
 8004280:	080041e3 	.word	0x080041e3
 8004284:	080041e3 	.word	0x080041e3
 8004288:	080042bb 	.word	0x080042bb
 800428c:	3b45      	subs	r3, #69	; 0x45
 800428e:	2b02      	cmp	r3, #2
 8004290:	d8a7      	bhi.n	80041e2 <__ssvfiscanf_r+0xee>
 8004292:	2305      	movs	r3, #5
 8004294:	e01b      	b.n	80042ce <__ssvfiscanf_r+0x1da>
 8004296:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8004298:	4621      	mov	r1, r4
 800429a:	4630      	mov	r0, r6
 800429c:	4798      	blx	r3
 800429e:	2800      	cmp	r0, #0
 80042a0:	f43f af68 	beq.w	8004174 <__ssvfiscanf_r+0x80>
 80042a4:	9844      	ldr	r0, [sp, #272]	; 0x110
 80042a6:	2800      	cmp	r0, #0
 80042a8:	f040 808d 	bne.w	80043c6 <__ssvfiscanf_r+0x2d2>
 80042ac:	f04f 30ff 	mov.w	r0, #4294967295
 80042b0:	e08f      	b.n	80043d2 <__ssvfiscanf_r+0x2de>
 80042b2:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80042b4:	f042 0220 	orr.w	r2, r2, #32
 80042b8:	9241      	str	r2, [sp, #260]	; 0x104
 80042ba:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80042bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80042c0:	9241      	str	r2, [sp, #260]	; 0x104
 80042c2:	2210      	movs	r2, #16
 80042c4:	2b6f      	cmp	r3, #111	; 0x6f
 80042c6:	9242      	str	r2, [sp, #264]	; 0x108
 80042c8:	bf34      	ite	cc
 80042ca:	2303      	movcc	r3, #3
 80042cc:	2304      	movcs	r3, #4
 80042ce:	9347      	str	r3, [sp, #284]	; 0x11c
 80042d0:	6863      	ldr	r3, [r4, #4]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	dd42      	ble.n	800435c <__ssvfiscanf_r+0x268>
 80042d6:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80042d8:	0659      	lsls	r1, r3, #25
 80042da:	d404      	bmi.n	80042e6 <__ssvfiscanf_r+0x1f2>
 80042dc:	6823      	ldr	r3, [r4, #0]
 80042de:	781a      	ldrb	r2, [r3, #0]
 80042e0:	5cba      	ldrb	r2, [r7, r2]
 80042e2:	0712      	lsls	r2, r2, #28
 80042e4:	d441      	bmi.n	800436a <__ssvfiscanf_r+0x276>
 80042e6:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 80042e8:	2b02      	cmp	r3, #2
 80042ea:	dc50      	bgt.n	800438e <__ssvfiscanf_r+0x29a>
 80042ec:	466b      	mov	r3, sp
 80042ee:	4622      	mov	r2, r4
 80042f0:	a941      	add	r1, sp, #260	; 0x104
 80042f2:	4630      	mov	r0, r6
 80042f4:	f000 fa0a 	bl	800470c <_scanf_chars>
 80042f8:	2801      	cmp	r0, #1
 80042fa:	d06e      	beq.n	80043da <__ssvfiscanf_r+0x2e6>
 80042fc:	2802      	cmp	r0, #2
 80042fe:	f47f af20 	bne.w	8004142 <__ssvfiscanf_r+0x4e>
 8004302:	e7cf      	b.n	80042a4 <__ssvfiscanf_r+0x1b0>
 8004304:	220a      	movs	r2, #10
 8004306:	e7dd      	b.n	80042c4 <__ssvfiscanf_r+0x1d0>
 8004308:	2300      	movs	r3, #0
 800430a:	9342      	str	r3, [sp, #264]	; 0x108
 800430c:	2303      	movs	r3, #3
 800430e:	e7de      	b.n	80042ce <__ssvfiscanf_r+0x1da>
 8004310:	2308      	movs	r3, #8
 8004312:	9342      	str	r3, [sp, #264]	; 0x108
 8004314:	2304      	movs	r3, #4
 8004316:	e7da      	b.n	80042ce <__ssvfiscanf_r+0x1da>
 8004318:	4629      	mov	r1, r5
 800431a:	4640      	mov	r0, r8
 800431c:	f000 fb48 	bl	80049b0 <__sccl>
 8004320:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8004322:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004326:	9341      	str	r3, [sp, #260]	; 0x104
 8004328:	4605      	mov	r5, r0
 800432a:	2301      	movs	r3, #1
 800432c:	e7cf      	b.n	80042ce <__ssvfiscanf_r+0x1da>
 800432e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8004330:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004334:	9341      	str	r3, [sp, #260]	; 0x104
 8004336:	2300      	movs	r3, #0
 8004338:	e7c9      	b.n	80042ce <__ssvfiscanf_r+0x1da>
 800433a:	2302      	movs	r3, #2
 800433c:	e7c7      	b.n	80042ce <__ssvfiscanf_r+0x1da>
 800433e:	9841      	ldr	r0, [sp, #260]	; 0x104
 8004340:	06c3      	lsls	r3, r0, #27
 8004342:	f53f aefe 	bmi.w	8004142 <__ssvfiscanf_r+0x4e>
 8004346:	9b00      	ldr	r3, [sp, #0]
 8004348:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800434a:	1d19      	adds	r1, r3, #4
 800434c:	9100      	str	r1, [sp, #0]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f010 0f01 	tst.w	r0, #1
 8004354:	bf14      	ite	ne
 8004356:	801a      	strhne	r2, [r3, #0]
 8004358:	601a      	streq	r2, [r3, #0]
 800435a:	e6f2      	b.n	8004142 <__ssvfiscanf_r+0x4e>
 800435c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800435e:	4621      	mov	r1, r4
 8004360:	4630      	mov	r0, r6
 8004362:	4798      	blx	r3
 8004364:	2800      	cmp	r0, #0
 8004366:	d0b6      	beq.n	80042d6 <__ssvfiscanf_r+0x1e2>
 8004368:	e79c      	b.n	80042a4 <__ssvfiscanf_r+0x1b0>
 800436a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800436c:	3201      	adds	r2, #1
 800436e:	9245      	str	r2, [sp, #276]	; 0x114
 8004370:	6862      	ldr	r2, [r4, #4]
 8004372:	3a01      	subs	r2, #1
 8004374:	2a00      	cmp	r2, #0
 8004376:	6062      	str	r2, [r4, #4]
 8004378:	dd02      	ble.n	8004380 <__ssvfiscanf_r+0x28c>
 800437a:	3301      	adds	r3, #1
 800437c:	6023      	str	r3, [r4, #0]
 800437e:	e7ad      	b.n	80042dc <__ssvfiscanf_r+0x1e8>
 8004380:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8004382:	4621      	mov	r1, r4
 8004384:	4630      	mov	r0, r6
 8004386:	4798      	blx	r3
 8004388:	2800      	cmp	r0, #0
 800438a:	d0a7      	beq.n	80042dc <__ssvfiscanf_r+0x1e8>
 800438c:	e78a      	b.n	80042a4 <__ssvfiscanf_r+0x1b0>
 800438e:	2b04      	cmp	r3, #4
 8004390:	dc0e      	bgt.n	80043b0 <__ssvfiscanf_r+0x2bc>
 8004392:	466b      	mov	r3, sp
 8004394:	4622      	mov	r2, r4
 8004396:	a941      	add	r1, sp, #260	; 0x104
 8004398:	4630      	mov	r0, r6
 800439a:	f000 fa11 	bl	80047c0 <_scanf_i>
 800439e:	e7ab      	b.n	80042f8 <__ssvfiscanf_r+0x204>
 80043a0:	08004041 	.word	0x08004041
 80043a4:	080040bb 	.word	0x080040bb
 80043a8:	080050eb 	.word	0x080050eb
 80043ac:	080050a2 	.word	0x080050a2
 80043b0:	4b0b      	ldr	r3, [pc, #44]	; (80043e0 <__ssvfiscanf_r+0x2ec>)
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	f43f aec5 	beq.w	8004142 <__ssvfiscanf_r+0x4e>
 80043b8:	466b      	mov	r3, sp
 80043ba:	4622      	mov	r2, r4
 80043bc:	a941      	add	r1, sp, #260	; 0x104
 80043be:	4630      	mov	r0, r6
 80043c0:	f3af 8000 	nop.w
 80043c4:	e798      	b.n	80042f8 <__ssvfiscanf_r+0x204>
 80043c6:	89a3      	ldrh	r3, [r4, #12]
 80043c8:	f013 0f40 	tst.w	r3, #64	; 0x40
 80043cc:	bf18      	it	ne
 80043ce:	f04f 30ff 	movne.w	r0, #4294967295
 80043d2:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 80043d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043da:	9844      	ldr	r0, [sp, #272]	; 0x110
 80043dc:	e7f9      	b.n	80043d2 <__ssvfiscanf_r+0x2de>
 80043de:	bf00      	nop
 80043e0:	00000000 	.word	0x00000000

080043e4 <_printf_common>:
 80043e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80043e8:	4616      	mov	r6, r2
 80043ea:	4699      	mov	r9, r3
 80043ec:	688a      	ldr	r2, [r1, #8]
 80043ee:	690b      	ldr	r3, [r1, #16]
 80043f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80043f4:	4293      	cmp	r3, r2
 80043f6:	bfb8      	it	lt
 80043f8:	4613      	movlt	r3, r2
 80043fa:	6033      	str	r3, [r6, #0]
 80043fc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004400:	4607      	mov	r7, r0
 8004402:	460c      	mov	r4, r1
 8004404:	b10a      	cbz	r2, 800440a <_printf_common+0x26>
 8004406:	3301      	adds	r3, #1
 8004408:	6033      	str	r3, [r6, #0]
 800440a:	6823      	ldr	r3, [r4, #0]
 800440c:	0699      	lsls	r1, r3, #26
 800440e:	bf42      	ittt	mi
 8004410:	6833      	ldrmi	r3, [r6, #0]
 8004412:	3302      	addmi	r3, #2
 8004414:	6033      	strmi	r3, [r6, #0]
 8004416:	6825      	ldr	r5, [r4, #0]
 8004418:	f015 0506 	ands.w	r5, r5, #6
 800441c:	d106      	bne.n	800442c <_printf_common+0x48>
 800441e:	f104 0a19 	add.w	sl, r4, #25
 8004422:	68e3      	ldr	r3, [r4, #12]
 8004424:	6832      	ldr	r2, [r6, #0]
 8004426:	1a9b      	subs	r3, r3, r2
 8004428:	42ab      	cmp	r3, r5
 800442a:	dc26      	bgt.n	800447a <_printf_common+0x96>
 800442c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004430:	1e13      	subs	r3, r2, #0
 8004432:	6822      	ldr	r2, [r4, #0]
 8004434:	bf18      	it	ne
 8004436:	2301      	movne	r3, #1
 8004438:	0692      	lsls	r2, r2, #26
 800443a:	d42b      	bmi.n	8004494 <_printf_common+0xb0>
 800443c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004440:	4649      	mov	r1, r9
 8004442:	4638      	mov	r0, r7
 8004444:	47c0      	blx	r8
 8004446:	3001      	adds	r0, #1
 8004448:	d01e      	beq.n	8004488 <_printf_common+0xa4>
 800444a:	6823      	ldr	r3, [r4, #0]
 800444c:	68e5      	ldr	r5, [r4, #12]
 800444e:	6832      	ldr	r2, [r6, #0]
 8004450:	f003 0306 	and.w	r3, r3, #6
 8004454:	2b04      	cmp	r3, #4
 8004456:	bf08      	it	eq
 8004458:	1aad      	subeq	r5, r5, r2
 800445a:	68a3      	ldr	r3, [r4, #8]
 800445c:	6922      	ldr	r2, [r4, #16]
 800445e:	bf0c      	ite	eq
 8004460:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004464:	2500      	movne	r5, #0
 8004466:	4293      	cmp	r3, r2
 8004468:	bfc4      	itt	gt
 800446a:	1a9b      	subgt	r3, r3, r2
 800446c:	18ed      	addgt	r5, r5, r3
 800446e:	2600      	movs	r6, #0
 8004470:	341a      	adds	r4, #26
 8004472:	42b5      	cmp	r5, r6
 8004474:	d11a      	bne.n	80044ac <_printf_common+0xc8>
 8004476:	2000      	movs	r0, #0
 8004478:	e008      	b.n	800448c <_printf_common+0xa8>
 800447a:	2301      	movs	r3, #1
 800447c:	4652      	mov	r2, sl
 800447e:	4649      	mov	r1, r9
 8004480:	4638      	mov	r0, r7
 8004482:	47c0      	blx	r8
 8004484:	3001      	adds	r0, #1
 8004486:	d103      	bne.n	8004490 <_printf_common+0xac>
 8004488:	f04f 30ff 	mov.w	r0, #4294967295
 800448c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004490:	3501      	adds	r5, #1
 8004492:	e7c6      	b.n	8004422 <_printf_common+0x3e>
 8004494:	18e1      	adds	r1, r4, r3
 8004496:	1c5a      	adds	r2, r3, #1
 8004498:	2030      	movs	r0, #48	; 0x30
 800449a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800449e:	4422      	add	r2, r4
 80044a0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80044a4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80044a8:	3302      	adds	r3, #2
 80044aa:	e7c7      	b.n	800443c <_printf_common+0x58>
 80044ac:	2301      	movs	r3, #1
 80044ae:	4622      	mov	r2, r4
 80044b0:	4649      	mov	r1, r9
 80044b2:	4638      	mov	r0, r7
 80044b4:	47c0      	blx	r8
 80044b6:	3001      	adds	r0, #1
 80044b8:	d0e6      	beq.n	8004488 <_printf_common+0xa4>
 80044ba:	3601      	adds	r6, #1
 80044bc:	e7d9      	b.n	8004472 <_printf_common+0x8e>
	...

080044c0 <_printf_i>:
 80044c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80044c4:	7e0f      	ldrb	r7, [r1, #24]
 80044c6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80044c8:	2f78      	cmp	r7, #120	; 0x78
 80044ca:	4691      	mov	r9, r2
 80044cc:	4680      	mov	r8, r0
 80044ce:	460c      	mov	r4, r1
 80044d0:	469a      	mov	sl, r3
 80044d2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80044d6:	d807      	bhi.n	80044e8 <_printf_i+0x28>
 80044d8:	2f62      	cmp	r7, #98	; 0x62
 80044da:	d80a      	bhi.n	80044f2 <_printf_i+0x32>
 80044dc:	2f00      	cmp	r7, #0
 80044de:	f000 80d8 	beq.w	8004692 <_printf_i+0x1d2>
 80044e2:	2f58      	cmp	r7, #88	; 0x58
 80044e4:	f000 80a3 	beq.w	800462e <_printf_i+0x16e>
 80044e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80044ec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80044f0:	e03a      	b.n	8004568 <_printf_i+0xa8>
 80044f2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80044f6:	2b15      	cmp	r3, #21
 80044f8:	d8f6      	bhi.n	80044e8 <_printf_i+0x28>
 80044fa:	a101      	add	r1, pc, #4	; (adr r1, 8004500 <_printf_i+0x40>)
 80044fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004500:	08004559 	.word	0x08004559
 8004504:	0800456d 	.word	0x0800456d
 8004508:	080044e9 	.word	0x080044e9
 800450c:	080044e9 	.word	0x080044e9
 8004510:	080044e9 	.word	0x080044e9
 8004514:	080044e9 	.word	0x080044e9
 8004518:	0800456d 	.word	0x0800456d
 800451c:	080044e9 	.word	0x080044e9
 8004520:	080044e9 	.word	0x080044e9
 8004524:	080044e9 	.word	0x080044e9
 8004528:	080044e9 	.word	0x080044e9
 800452c:	08004679 	.word	0x08004679
 8004530:	0800459d 	.word	0x0800459d
 8004534:	0800465b 	.word	0x0800465b
 8004538:	080044e9 	.word	0x080044e9
 800453c:	080044e9 	.word	0x080044e9
 8004540:	0800469b 	.word	0x0800469b
 8004544:	080044e9 	.word	0x080044e9
 8004548:	0800459d 	.word	0x0800459d
 800454c:	080044e9 	.word	0x080044e9
 8004550:	080044e9 	.word	0x080044e9
 8004554:	08004663 	.word	0x08004663
 8004558:	682b      	ldr	r3, [r5, #0]
 800455a:	1d1a      	adds	r2, r3, #4
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	602a      	str	r2, [r5, #0]
 8004560:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004564:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004568:	2301      	movs	r3, #1
 800456a:	e0a3      	b.n	80046b4 <_printf_i+0x1f4>
 800456c:	6820      	ldr	r0, [r4, #0]
 800456e:	6829      	ldr	r1, [r5, #0]
 8004570:	0606      	lsls	r6, r0, #24
 8004572:	f101 0304 	add.w	r3, r1, #4
 8004576:	d50a      	bpl.n	800458e <_printf_i+0xce>
 8004578:	680e      	ldr	r6, [r1, #0]
 800457a:	602b      	str	r3, [r5, #0]
 800457c:	2e00      	cmp	r6, #0
 800457e:	da03      	bge.n	8004588 <_printf_i+0xc8>
 8004580:	232d      	movs	r3, #45	; 0x2d
 8004582:	4276      	negs	r6, r6
 8004584:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004588:	485e      	ldr	r0, [pc, #376]	; (8004704 <_printf_i+0x244>)
 800458a:	230a      	movs	r3, #10
 800458c:	e019      	b.n	80045c2 <_printf_i+0x102>
 800458e:	680e      	ldr	r6, [r1, #0]
 8004590:	602b      	str	r3, [r5, #0]
 8004592:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004596:	bf18      	it	ne
 8004598:	b236      	sxthne	r6, r6
 800459a:	e7ef      	b.n	800457c <_printf_i+0xbc>
 800459c:	682b      	ldr	r3, [r5, #0]
 800459e:	6820      	ldr	r0, [r4, #0]
 80045a0:	1d19      	adds	r1, r3, #4
 80045a2:	6029      	str	r1, [r5, #0]
 80045a4:	0601      	lsls	r1, r0, #24
 80045a6:	d501      	bpl.n	80045ac <_printf_i+0xec>
 80045a8:	681e      	ldr	r6, [r3, #0]
 80045aa:	e002      	b.n	80045b2 <_printf_i+0xf2>
 80045ac:	0646      	lsls	r6, r0, #25
 80045ae:	d5fb      	bpl.n	80045a8 <_printf_i+0xe8>
 80045b0:	881e      	ldrh	r6, [r3, #0]
 80045b2:	4854      	ldr	r0, [pc, #336]	; (8004704 <_printf_i+0x244>)
 80045b4:	2f6f      	cmp	r7, #111	; 0x6f
 80045b6:	bf0c      	ite	eq
 80045b8:	2308      	moveq	r3, #8
 80045ba:	230a      	movne	r3, #10
 80045bc:	2100      	movs	r1, #0
 80045be:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80045c2:	6865      	ldr	r5, [r4, #4]
 80045c4:	60a5      	str	r5, [r4, #8]
 80045c6:	2d00      	cmp	r5, #0
 80045c8:	bfa2      	ittt	ge
 80045ca:	6821      	ldrge	r1, [r4, #0]
 80045cc:	f021 0104 	bicge.w	r1, r1, #4
 80045d0:	6021      	strge	r1, [r4, #0]
 80045d2:	b90e      	cbnz	r6, 80045d8 <_printf_i+0x118>
 80045d4:	2d00      	cmp	r5, #0
 80045d6:	d04d      	beq.n	8004674 <_printf_i+0x1b4>
 80045d8:	4615      	mov	r5, r2
 80045da:	fbb6 f1f3 	udiv	r1, r6, r3
 80045de:	fb03 6711 	mls	r7, r3, r1, r6
 80045e2:	5dc7      	ldrb	r7, [r0, r7]
 80045e4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80045e8:	4637      	mov	r7, r6
 80045ea:	42bb      	cmp	r3, r7
 80045ec:	460e      	mov	r6, r1
 80045ee:	d9f4      	bls.n	80045da <_printf_i+0x11a>
 80045f0:	2b08      	cmp	r3, #8
 80045f2:	d10b      	bne.n	800460c <_printf_i+0x14c>
 80045f4:	6823      	ldr	r3, [r4, #0]
 80045f6:	07de      	lsls	r6, r3, #31
 80045f8:	d508      	bpl.n	800460c <_printf_i+0x14c>
 80045fa:	6923      	ldr	r3, [r4, #16]
 80045fc:	6861      	ldr	r1, [r4, #4]
 80045fe:	4299      	cmp	r1, r3
 8004600:	bfde      	ittt	le
 8004602:	2330      	movle	r3, #48	; 0x30
 8004604:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004608:	f105 35ff 	addle.w	r5, r5, #4294967295
 800460c:	1b52      	subs	r2, r2, r5
 800460e:	6122      	str	r2, [r4, #16]
 8004610:	f8cd a000 	str.w	sl, [sp]
 8004614:	464b      	mov	r3, r9
 8004616:	aa03      	add	r2, sp, #12
 8004618:	4621      	mov	r1, r4
 800461a:	4640      	mov	r0, r8
 800461c:	f7ff fee2 	bl	80043e4 <_printf_common>
 8004620:	3001      	adds	r0, #1
 8004622:	d14c      	bne.n	80046be <_printf_i+0x1fe>
 8004624:	f04f 30ff 	mov.w	r0, #4294967295
 8004628:	b004      	add	sp, #16
 800462a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800462e:	4835      	ldr	r0, [pc, #212]	; (8004704 <_printf_i+0x244>)
 8004630:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004634:	6829      	ldr	r1, [r5, #0]
 8004636:	6823      	ldr	r3, [r4, #0]
 8004638:	f851 6b04 	ldr.w	r6, [r1], #4
 800463c:	6029      	str	r1, [r5, #0]
 800463e:	061d      	lsls	r5, r3, #24
 8004640:	d514      	bpl.n	800466c <_printf_i+0x1ac>
 8004642:	07df      	lsls	r7, r3, #31
 8004644:	bf44      	itt	mi
 8004646:	f043 0320 	orrmi.w	r3, r3, #32
 800464a:	6023      	strmi	r3, [r4, #0]
 800464c:	b91e      	cbnz	r6, 8004656 <_printf_i+0x196>
 800464e:	6823      	ldr	r3, [r4, #0]
 8004650:	f023 0320 	bic.w	r3, r3, #32
 8004654:	6023      	str	r3, [r4, #0]
 8004656:	2310      	movs	r3, #16
 8004658:	e7b0      	b.n	80045bc <_printf_i+0xfc>
 800465a:	6823      	ldr	r3, [r4, #0]
 800465c:	f043 0320 	orr.w	r3, r3, #32
 8004660:	6023      	str	r3, [r4, #0]
 8004662:	2378      	movs	r3, #120	; 0x78
 8004664:	4828      	ldr	r0, [pc, #160]	; (8004708 <_printf_i+0x248>)
 8004666:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800466a:	e7e3      	b.n	8004634 <_printf_i+0x174>
 800466c:	0659      	lsls	r1, r3, #25
 800466e:	bf48      	it	mi
 8004670:	b2b6      	uxthmi	r6, r6
 8004672:	e7e6      	b.n	8004642 <_printf_i+0x182>
 8004674:	4615      	mov	r5, r2
 8004676:	e7bb      	b.n	80045f0 <_printf_i+0x130>
 8004678:	682b      	ldr	r3, [r5, #0]
 800467a:	6826      	ldr	r6, [r4, #0]
 800467c:	6961      	ldr	r1, [r4, #20]
 800467e:	1d18      	adds	r0, r3, #4
 8004680:	6028      	str	r0, [r5, #0]
 8004682:	0635      	lsls	r5, r6, #24
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	d501      	bpl.n	800468c <_printf_i+0x1cc>
 8004688:	6019      	str	r1, [r3, #0]
 800468a:	e002      	b.n	8004692 <_printf_i+0x1d2>
 800468c:	0670      	lsls	r0, r6, #25
 800468e:	d5fb      	bpl.n	8004688 <_printf_i+0x1c8>
 8004690:	8019      	strh	r1, [r3, #0]
 8004692:	2300      	movs	r3, #0
 8004694:	6123      	str	r3, [r4, #16]
 8004696:	4615      	mov	r5, r2
 8004698:	e7ba      	b.n	8004610 <_printf_i+0x150>
 800469a:	682b      	ldr	r3, [r5, #0]
 800469c:	1d1a      	adds	r2, r3, #4
 800469e:	602a      	str	r2, [r5, #0]
 80046a0:	681d      	ldr	r5, [r3, #0]
 80046a2:	6862      	ldr	r2, [r4, #4]
 80046a4:	2100      	movs	r1, #0
 80046a6:	4628      	mov	r0, r5
 80046a8:	f7fb fdba 	bl	8000220 <memchr>
 80046ac:	b108      	cbz	r0, 80046b2 <_printf_i+0x1f2>
 80046ae:	1b40      	subs	r0, r0, r5
 80046b0:	6060      	str	r0, [r4, #4]
 80046b2:	6863      	ldr	r3, [r4, #4]
 80046b4:	6123      	str	r3, [r4, #16]
 80046b6:	2300      	movs	r3, #0
 80046b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80046bc:	e7a8      	b.n	8004610 <_printf_i+0x150>
 80046be:	6923      	ldr	r3, [r4, #16]
 80046c0:	462a      	mov	r2, r5
 80046c2:	4649      	mov	r1, r9
 80046c4:	4640      	mov	r0, r8
 80046c6:	47d0      	blx	sl
 80046c8:	3001      	adds	r0, #1
 80046ca:	d0ab      	beq.n	8004624 <_printf_i+0x164>
 80046cc:	6823      	ldr	r3, [r4, #0]
 80046ce:	079b      	lsls	r3, r3, #30
 80046d0:	d413      	bmi.n	80046fa <_printf_i+0x23a>
 80046d2:	68e0      	ldr	r0, [r4, #12]
 80046d4:	9b03      	ldr	r3, [sp, #12]
 80046d6:	4298      	cmp	r0, r3
 80046d8:	bfb8      	it	lt
 80046da:	4618      	movlt	r0, r3
 80046dc:	e7a4      	b.n	8004628 <_printf_i+0x168>
 80046de:	2301      	movs	r3, #1
 80046e0:	4632      	mov	r2, r6
 80046e2:	4649      	mov	r1, r9
 80046e4:	4640      	mov	r0, r8
 80046e6:	47d0      	blx	sl
 80046e8:	3001      	adds	r0, #1
 80046ea:	d09b      	beq.n	8004624 <_printf_i+0x164>
 80046ec:	3501      	adds	r5, #1
 80046ee:	68e3      	ldr	r3, [r4, #12]
 80046f0:	9903      	ldr	r1, [sp, #12]
 80046f2:	1a5b      	subs	r3, r3, r1
 80046f4:	42ab      	cmp	r3, r5
 80046f6:	dcf2      	bgt.n	80046de <_printf_i+0x21e>
 80046f8:	e7eb      	b.n	80046d2 <_printf_i+0x212>
 80046fa:	2500      	movs	r5, #0
 80046fc:	f104 0619 	add.w	r6, r4, #25
 8004700:	e7f5      	b.n	80046ee <_printf_i+0x22e>
 8004702:	bf00      	nop
 8004704:	080050ad 	.word	0x080050ad
 8004708:	080050be 	.word	0x080050be

0800470c <_scanf_chars>:
 800470c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004710:	4615      	mov	r5, r2
 8004712:	688a      	ldr	r2, [r1, #8]
 8004714:	4680      	mov	r8, r0
 8004716:	460c      	mov	r4, r1
 8004718:	b932      	cbnz	r2, 8004728 <_scanf_chars+0x1c>
 800471a:	698a      	ldr	r2, [r1, #24]
 800471c:	2a00      	cmp	r2, #0
 800471e:	bf0c      	ite	eq
 8004720:	2201      	moveq	r2, #1
 8004722:	f04f 32ff 	movne.w	r2, #4294967295
 8004726:	608a      	str	r2, [r1, #8]
 8004728:	6822      	ldr	r2, [r4, #0]
 800472a:	f8df 9090 	ldr.w	r9, [pc, #144]	; 80047bc <_scanf_chars+0xb0>
 800472e:	06d1      	lsls	r1, r2, #27
 8004730:	bf5f      	itttt	pl
 8004732:	681a      	ldrpl	r2, [r3, #0]
 8004734:	1d11      	addpl	r1, r2, #4
 8004736:	6019      	strpl	r1, [r3, #0]
 8004738:	6816      	ldrpl	r6, [r2, #0]
 800473a:	2700      	movs	r7, #0
 800473c:	69a0      	ldr	r0, [r4, #24]
 800473e:	b188      	cbz	r0, 8004764 <_scanf_chars+0x58>
 8004740:	2801      	cmp	r0, #1
 8004742:	d107      	bne.n	8004754 <_scanf_chars+0x48>
 8004744:	682a      	ldr	r2, [r5, #0]
 8004746:	7811      	ldrb	r1, [r2, #0]
 8004748:	6962      	ldr	r2, [r4, #20]
 800474a:	5c52      	ldrb	r2, [r2, r1]
 800474c:	b952      	cbnz	r2, 8004764 <_scanf_chars+0x58>
 800474e:	2f00      	cmp	r7, #0
 8004750:	d031      	beq.n	80047b6 <_scanf_chars+0xaa>
 8004752:	e022      	b.n	800479a <_scanf_chars+0x8e>
 8004754:	2802      	cmp	r0, #2
 8004756:	d120      	bne.n	800479a <_scanf_chars+0x8e>
 8004758:	682b      	ldr	r3, [r5, #0]
 800475a:	781b      	ldrb	r3, [r3, #0]
 800475c:	f813 3009 	ldrb.w	r3, [r3, r9]
 8004760:	071b      	lsls	r3, r3, #28
 8004762:	d41a      	bmi.n	800479a <_scanf_chars+0x8e>
 8004764:	6823      	ldr	r3, [r4, #0]
 8004766:	06da      	lsls	r2, r3, #27
 8004768:	bf5e      	ittt	pl
 800476a:	682b      	ldrpl	r3, [r5, #0]
 800476c:	781b      	ldrbpl	r3, [r3, #0]
 800476e:	f806 3b01 	strbpl.w	r3, [r6], #1
 8004772:	682a      	ldr	r2, [r5, #0]
 8004774:	686b      	ldr	r3, [r5, #4]
 8004776:	3201      	adds	r2, #1
 8004778:	602a      	str	r2, [r5, #0]
 800477a:	68a2      	ldr	r2, [r4, #8]
 800477c:	3b01      	subs	r3, #1
 800477e:	3a01      	subs	r2, #1
 8004780:	606b      	str	r3, [r5, #4]
 8004782:	3701      	adds	r7, #1
 8004784:	60a2      	str	r2, [r4, #8]
 8004786:	b142      	cbz	r2, 800479a <_scanf_chars+0x8e>
 8004788:	2b00      	cmp	r3, #0
 800478a:	dcd7      	bgt.n	800473c <_scanf_chars+0x30>
 800478c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004790:	4629      	mov	r1, r5
 8004792:	4640      	mov	r0, r8
 8004794:	4798      	blx	r3
 8004796:	2800      	cmp	r0, #0
 8004798:	d0d0      	beq.n	800473c <_scanf_chars+0x30>
 800479a:	6823      	ldr	r3, [r4, #0]
 800479c:	f013 0310 	ands.w	r3, r3, #16
 80047a0:	d105      	bne.n	80047ae <_scanf_chars+0xa2>
 80047a2:	68e2      	ldr	r2, [r4, #12]
 80047a4:	3201      	adds	r2, #1
 80047a6:	60e2      	str	r2, [r4, #12]
 80047a8:	69a2      	ldr	r2, [r4, #24]
 80047aa:	b102      	cbz	r2, 80047ae <_scanf_chars+0xa2>
 80047ac:	7033      	strb	r3, [r6, #0]
 80047ae:	6923      	ldr	r3, [r4, #16]
 80047b0:	443b      	add	r3, r7
 80047b2:	6123      	str	r3, [r4, #16]
 80047b4:	2000      	movs	r0, #0
 80047b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80047ba:	bf00      	nop
 80047bc:	080050eb 	.word	0x080050eb

080047c0 <_scanf_i>:
 80047c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047c4:	4698      	mov	r8, r3
 80047c6:	4b76      	ldr	r3, [pc, #472]	; (80049a0 <_scanf_i+0x1e0>)
 80047c8:	460c      	mov	r4, r1
 80047ca:	4682      	mov	sl, r0
 80047cc:	4616      	mov	r6, r2
 80047ce:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80047d2:	b087      	sub	sp, #28
 80047d4:	ab03      	add	r3, sp, #12
 80047d6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80047da:	4b72      	ldr	r3, [pc, #456]	; (80049a4 <_scanf_i+0x1e4>)
 80047dc:	69a1      	ldr	r1, [r4, #24]
 80047de:	4a72      	ldr	r2, [pc, #456]	; (80049a8 <_scanf_i+0x1e8>)
 80047e0:	2903      	cmp	r1, #3
 80047e2:	bf18      	it	ne
 80047e4:	461a      	movne	r2, r3
 80047e6:	68a3      	ldr	r3, [r4, #8]
 80047e8:	9201      	str	r2, [sp, #4]
 80047ea:	1e5a      	subs	r2, r3, #1
 80047ec:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80047f0:	bf88      	it	hi
 80047f2:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80047f6:	4627      	mov	r7, r4
 80047f8:	bf82      	ittt	hi
 80047fa:	eb03 0905 	addhi.w	r9, r3, r5
 80047fe:	f240 135d 	movwhi	r3, #349	; 0x15d
 8004802:	60a3      	strhi	r3, [r4, #8]
 8004804:	f857 3b1c 	ldr.w	r3, [r7], #28
 8004808:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800480c:	bf98      	it	ls
 800480e:	f04f 0900 	movls.w	r9, #0
 8004812:	6023      	str	r3, [r4, #0]
 8004814:	463d      	mov	r5, r7
 8004816:	f04f 0b00 	mov.w	fp, #0
 800481a:	6831      	ldr	r1, [r6, #0]
 800481c:	ab03      	add	r3, sp, #12
 800481e:	7809      	ldrb	r1, [r1, #0]
 8004820:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8004824:	2202      	movs	r2, #2
 8004826:	f7fb fcfb 	bl	8000220 <memchr>
 800482a:	b328      	cbz	r0, 8004878 <_scanf_i+0xb8>
 800482c:	f1bb 0f01 	cmp.w	fp, #1
 8004830:	d159      	bne.n	80048e6 <_scanf_i+0x126>
 8004832:	6862      	ldr	r2, [r4, #4]
 8004834:	b92a      	cbnz	r2, 8004842 <_scanf_i+0x82>
 8004836:	6822      	ldr	r2, [r4, #0]
 8004838:	2308      	movs	r3, #8
 800483a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800483e:	6063      	str	r3, [r4, #4]
 8004840:	6022      	str	r2, [r4, #0]
 8004842:	6822      	ldr	r2, [r4, #0]
 8004844:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8004848:	6022      	str	r2, [r4, #0]
 800484a:	68a2      	ldr	r2, [r4, #8]
 800484c:	1e51      	subs	r1, r2, #1
 800484e:	60a1      	str	r1, [r4, #8]
 8004850:	b192      	cbz	r2, 8004878 <_scanf_i+0xb8>
 8004852:	6832      	ldr	r2, [r6, #0]
 8004854:	1c51      	adds	r1, r2, #1
 8004856:	6031      	str	r1, [r6, #0]
 8004858:	7812      	ldrb	r2, [r2, #0]
 800485a:	f805 2b01 	strb.w	r2, [r5], #1
 800485e:	6872      	ldr	r2, [r6, #4]
 8004860:	3a01      	subs	r2, #1
 8004862:	2a00      	cmp	r2, #0
 8004864:	6072      	str	r2, [r6, #4]
 8004866:	dc07      	bgt.n	8004878 <_scanf_i+0xb8>
 8004868:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800486c:	4631      	mov	r1, r6
 800486e:	4650      	mov	r0, sl
 8004870:	4790      	blx	r2
 8004872:	2800      	cmp	r0, #0
 8004874:	f040 8085 	bne.w	8004982 <_scanf_i+0x1c2>
 8004878:	f10b 0b01 	add.w	fp, fp, #1
 800487c:	f1bb 0f03 	cmp.w	fp, #3
 8004880:	d1cb      	bne.n	800481a <_scanf_i+0x5a>
 8004882:	6863      	ldr	r3, [r4, #4]
 8004884:	b90b      	cbnz	r3, 800488a <_scanf_i+0xca>
 8004886:	230a      	movs	r3, #10
 8004888:	6063      	str	r3, [r4, #4]
 800488a:	6863      	ldr	r3, [r4, #4]
 800488c:	4947      	ldr	r1, [pc, #284]	; (80049ac <_scanf_i+0x1ec>)
 800488e:	6960      	ldr	r0, [r4, #20]
 8004890:	1ac9      	subs	r1, r1, r3
 8004892:	f000 f88d 	bl	80049b0 <__sccl>
 8004896:	f04f 0b00 	mov.w	fp, #0
 800489a:	68a3      	ldr	r3, [r4, #8]
 800489c:	6822      	ldr	r2, [r4, #0]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d03d      	beq.n	800491e <_scanf_i+0x15e>
 80048a2:	6831      	ldr	r1, [r6, #0]
 80048a4:	6960      	ldr	r0, [r4, #20]
 80048a6:	f891 c000 	ldrb.w	ip, [r1]
 80048aa:	f810 000c 	ldrb.w	r0, [r0, ip]
 80048ae:	2800      	cmp	r0, #0
 80048b0:	d035      	beq.n	800491e <_scanf_i+0x15e>
 80048b2:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 80048b6:	d124      	bne.n	8004902 <_scanf_i+0x142>
 80048b8:	0510      	lsls	r0, r2, #20
 80048ba:	d522      	bpl.n	8004902 <_scanf_i+0x142>
 80048bc:	f10b 0b01 	add.w	fp, fp, #1
 80048c0:	f1b9 0f00 	cmp.w	r9, #0
 80048c4:	d003      	beq.n	80048ce <_scanf_i+0x10e>
 80048c6:	3301      	adds	r3, #1
 80048c8:	f109 39ff 	add.w	r9, r9, #4294967295
 80048cc:	60a3      	str	r3, [r4, #8]
 80048ce:	6873      	ldr	r3, [r6, #4]
 80048d0:	3b01      	subs	r3, #1
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	6073      	str	r3, [r6, #4]
 80048d6:	dd1b      	ble.n	8004910 <_scanf_i+0x150>
 80048d8:	6833      	ldr	r3, [r6, #0]
 80048da:	3301      	adds	r3, #1
 80048dc:	6033      	str	r3, [r6, #0]
 80048de:	68a3      	ldr	r3, [r4, #8]
 80048e0:	3b01      	subs	r3, #1
 80048e2:	60a3      	str	r3, [r4, #8]
 80048e4:	e7d9      	b.n	800489a <_scanf_i+0xda>
 80048e6:	f1bb 0f02 	cmp.w	fp, #2
 80048ea:	d1ae      	bne.n	800484a <_scanf_i+0x8a>
 80048ec:	6822      	ldr	r2, [r4, #0]
 80048ee:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 80048f2:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80048f6:	d1bf      	bne.n	8004878 <_scanf_i+0xb8>
 80048f8:	2310      	movs	r3, #16
 80048fa:	6063      	str	r3, [r4, #4]
 80048fc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004900:	e7a2      	b.n	8004848 <_scanf_i+0x88>
 8004902:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8004906:	6022      	str	r2, [r4, #0]
 8004908:	780b      	ldrb	r3, [r1, #0]
 800490a:	f805 3b01 	strb.w	r3, [r5], #1
 800490e:	e7de      	b.n	80048ce <_scanf_i+0x10e>
 8004910:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004914:	4631      	mov	r1, r6
 8004916:	4650      	mov	r0, sl
 8004918:	4798      	blx	r3
 800491a:	2800      	cmp	r0, #0
 800491c:	d0df      	beq.n	80048de <_scanf_i+0x11e>
 800491e:	6823      	ldr	r3, [r4, #0]
 8004920:	05db      	lsls	r3, r3, #23
 8004922:	d50d      	bpl.n	8004940 <_scanf_i+0x180>
 8004924:	42bd      	cmp	r5, r7
 8004926:	d909      	bls.n	800493c <_scanf_i+0x17c>
 8004928:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800492c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004930:	4632      	mov	r2, r6
 8004932:	4650      	mov	r0, sl
 8004934:	4798      	blx	r3
 8004936:	f105 39ff 	add.w	r9, r5, #4294967295
 800493a:	464d      	mov	r5, r9
 800493c:	42bd      	cmp	r5, r7
 800493e:	d02d      	beq.n	800499c <_scanf_i+0x1dc>
 8004940:	6822      	ldr	r2, [r4, #0]
 8004942:	f012 0210 	ands.w	r2, r2, #16
 8004946:	d113      	bne.n	8004970 <_scanf_i+0x1b0>
 8004948:	702a      	strb	r2, [r5, #0]
 800494a:	6863      	ldr	r3, [r4, #4]
 800494c:	9e01      	ldr	r6, [sp, #4]
 800494e:	4639      	mov	r1, r7
 8004950:	4650      	mov	r0, sl
 8004952:	47b0      	blx	r6
 8004954:	6821      	ldr	r1, [r4, #0]
 8004956:	f8d8 3000 	ldr.w	r3, [r8]
 800495a:	f011 0f20 	tst.w	r1, #32
 800495e:	d013      	beq.n	8004988 <_scanf_i+0x1c8>
 8004960:	1d1a      	adds	r2, r3, #4
 8004962:	f8c8 2000 	str.w	r2, [r8]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	6018      	str	r0, [r3, #0]
 800496a:	68e3      	ldr	r3, [r4, #12]
 800496c:	3301      	adds	r3, #1
 800496e:	60e3      	str	r3, [r4, #12]
 8004970:	1bed      	subs	r5, r5, r7
 8004972:	44ab      	add	fp, r5
 8004974:	6925      	ldr	r5, [r4, #16]
 8004976:	445d      	add	r5, fp
 8004978:	6125      	str	r5, [r4, #16]
 800497a:	2000      	movs	r0, #0
 800497c:	b007      	add	sp, #28
 800497e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004982:	f04f 0b00 	mov.w	fp, #0
 8004986:	e7ca      	b.n	800491e <_scanf_i+0x15e>
 8004988:	1d1a      	adds	r2, r3, #4
 800498a:	f8c8 2000 	str.w	r2, [r8]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f011 0f01 	tst.w	r1, #1
 8004994:	bf14      	ite	ne
 8004996:	8018      	strhne	r0, [r3, #0]
 8004998:	6018      	streq	r0, [r3, #0]
 800499a:	e7e6      	b.n	800496a <_scanf_i+0x1aa>
 800499c:	2001      	movs	r0, #1
 800499e:	e7ed      	b.n	800497c <_scanf_i+0x1bc>
 80049a0:	08005054 	.word	0x08005054
 80049a4:	08004c0d 	.word	0x08004c0d
 80049a8:	08004b25 	.word	0x08004b25
 80049ac:	080050e8 	.word	0x080050e8

080049b0 <__sccl>:
 80049b0:	b570      	push	{r4, r5, r6, lr}
 80049b2:	780b      	ldrb	r3, [r1, #0]
 80049b4:	4604      	mov	r4, r0
 80049b6:	2b5e      	cmp	r3, #94	; 0x5e
 80049b8:	bf0b      	itete	eq
 80049ba:	784b      	ldrbeq	r3, [r1, #1]
 80049bc:	1c48      	addne	r0, r1, #1
 80049be:	1c88      	addeq	r0, r1, #2
 80049c0:	2200      	movne	r2, #0
 80049c2:	bf08      	it	eq
 80049c4:	2201      	moveq	r2, #1
 80049c6:	1e61      	subs	r1, r4, #1
 80049c8:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 80049cc:	f801 2f01 	strb.w	r2, [r1, #1]!
 80049d0:	42a9      	cmp	r1, r5
 80049d2:	d1fb      	bne.n	80049cc <__sccl+0x1c>
 80049d4:	b90b      	cbnz	r3, 80049da <__sccl+0x2a>
 80049d6:	3801      	subs	r0, #1
 80049d8:	bd70      	pop	{r4, r5, r6, pc}
 80049da:	f082 0201 	eor.w	r2, r2, #1
 80049de:	54e2      	strb	r2, [r4, r3]
 80049e0:	4605      	mov	r5, r0
 80049e2:	4628      	mov	r0, r5
 80049e4:	f810 1b01 	ldrb.w	r1, [r0], #1
 80049e8:	292d      	cmp	r1, #45	; 0x2d
 80049ea:	d006      	beq.n	80049fa <__sccl+0x4a>
 80049ec:	295d      	cmp	r1, #93	; 0x5d
 80049ee:	d0f3      	beq.n	80049d8 <__sccl+0x28>
 80049f0:	b909      	cbnz	r1, 80049f6 <__sccl+0x46>
 80049f2:	4628      	mov	r0, r5
 80049f4:	e7f0      	b.n	80049d8 <__sccl+0x28>
 80049f6:	460b      	mov	r3, r1
 80049f8:	e7f1      	b.n	80049de <__sccl+0x2e>
 80049fa:	786e      	ldrb	r6, [r5, #1]
 80049fc:	2e5d      	cmp	r6, #93	; 0x5d
 80049fe:	d0fa      	beq.n	80049f6 <__sccl+0x46>
 8004a00:	42b3      	cmp	r3, r6
 8004a02:	dcf8      	bgt.n	80049f6 <__sccl+0x46>
 8004a04:	3502      	adds	r5, #2
 8004a06:	4619      	mov	r1, r3
 8004a08:	3101      	adds	r1, #1
 8004a0a:	428e      	cmp	r6, r1
 8004a0c:	5462      	strb	r2, [r4, r1]
 8004a0e:	dcfb      	bgt.n	8004a08 <__sccl+0x58>
 8004a10:	1af1      	subs	r1, r6, r3
 8004a12:	3901      	subs	r1, #1
 8004a14:	1c58      	adds	r0, r3, #1
 8004a16:	42b3      	cmp	r3, r6
 8004a18:	bfa8      	it	ge
 8004a1a:	2100      	movge	r1, #0
 8004a1c:	1843      	adds	r3, r0, r1
 8004a1e:	e7e0      	b.n	80049e2 <__sccl+0x32>

08004a20 <_strtol_l.constprop.0>:
 8004a20:	2b01      	cmp	r3, #1
 8004a22:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a26:	d001      	beq.n	8004a2c <_strtol_l.constprop.0+0xc>
 8004a28:	2b24      	cmp	r3, #36	; 0x24
 8004a2a:	d906      	bls.n	8004a3a <_strtol_l.constprop.0+0x1a>
 8004a2c:	f7ff f8f0 	bl	8003c10 <__errno>
 8004a30:	2316      	movs	r3, #22
 8004a32:	6003      	str	r3, [r0, #0]
 8004a34:	2000      	movs	r0, #0
 8004a36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a3a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8004b20 <_strtol_l.constprop.0+0x100>
 8004a3e:	460d      	mov	r5, r1
 8004a40:	462e      	mov	r6, r5
 8004a42:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004a46:	f814 700c 	ldrb.w	r7, [r4, ip]
 8004a4a:	f017 0708 	ands.w	r7, r7, #8
 8004a4e:	d1f7      	bne.n	8004a40 <_strtol_l.constprop.0+0x20>
 8004a50:	2c2d      	cmp	r4, #45	; 0x2d
 8004a52:	d132      	bne.n	8004aba <_strtol_l.constprop.0+0x9a>
 8004a54:	782c      	ldrb	r4, [r5, #0]
 8004a56:	2701      	movs	r7, #1
 8004a58:	1cb5      	adds	r5, r6, #2
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d05b      	beq.n	8004b16 <_strtol_l.constprop.0+0xf6>
 8004a5e:	2b10      	cmp	r3, #16
 8004a60:	d109      	bne.n	8004a76 <_strtol_l.constprop.0+0x56>
 8004a62:	2c30      	cmp	r4, #48	; 0x30
 8004a64:	d107      	bne.n	8004a76 <_strtol_l.constprop.0+0x56>
 8004a66:	782c      	ldrb	r4, [r5, #0]
 8004a68:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8004a6c:	2c58      	cmp	r4, #88	; 0x58
 8004a6e:	d14d      	bne.n	8004b0c <_strtol_l.constprop.0+0xec>
 8004a70:	786c      	ldrb	r4, [r5, #1]
 8004a72:	2310      	movs	r3, #16
 8004a74:	3502      	adds	r5, #2
 8004a76:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8004a7a:	f108 38ff 	add.w	r8, r8, #4294967295
 8004a7e:	f04f 0c00 	mov.w	ip, #0
 8004a82:	fbb8 f9f3 	udiv	r9, r8, r3
 8004a86:	4666      	mov	r6, ip
 8004a88:	fb03 8a19 	mls	sl, r3, r9, r8
 8004a8c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8004a90:	f1be 0f09 	cmp.w	lr, #9
 8004a94:	d816      	bhi.n	8004ac4 <_strtol_l.constprop.0+0xa4>
 8004a96:	4674      	mov	r4, lr
 8004a98:	42a3      	cmp	r3, r4
 8004a9a:	dd24      	ble.n	8004ae6 <_strtol_l.constprop.0+0xc6>
 8004a9c:	f1bc 0f00 	cmp.w	ip, #0
 8004aa0:	db1e      	blt.n	8004ae0 <_strtol_l.constprop.0+0xc0>
 8004aa2:	45b1      	cmp	r9, r6
 8004aa4:	d31c      	bcc.n	8004ae0 <_strtol_l.constprop.0+0xc0>
 8004aa6:	d101      	bne.n	8004aac <_strtol_l.constprop.0+0x8c>
 8004aa8:	45a2      	cmp	sl, r4
 8004aaa:	db19      	blt.n	8004ae0 <_strtol_l.constprop.0+0xc0>
 8004aac:	fb06 4603 	mla	r6, r6, r3, r4
 8004ab0:	f04f 0c01 	mov.w	ip, #1
 8004ab4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004ab8:	e7e8      	b.n	8004a8c <_strtol_l.constprop.0+0x6c>
 8004aba:	2c2b      	cmp	r4, #43	; 0x2b
 8004abc:	bf04      	itt	eq
 8004abe:	782c      	ldrbeq	r4, [r5, #0]
 8004ac0:	1cb5      	addeq	r5, r6, #2
 8004ac2:	e7ca      	b.n	8004a5a <_strtol_l.constprop.0+0x3a>
 8004ac4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8004ac8:	f1be 0f19 	cmp.w	lr, #25
 8004acc:	d801      	bhi.n	8004ad2 <_strtol_l.constprop.0+0xb2>
 8004ace:	3c37      	subs	r4, #55	; 0x37
 8004ad0:	e7e2      	b.n	8004a98 <_strtol_l.constprop.0+0x78>
 8004ad2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8004ad6:	f1be 0f19 	cmp.w	lr, #25
 8004ada:	d804      	bhi.n	8004ae6 <_strtol_l.constprop.0+0xc6>
 8004adc:	3c57      	subs	r4, #87	; 0x57
 8004ade:	e7db      	b.n	8004a98 <_strtol_l.constprop.0+0x78>
 8004ae0:	f04f 3cff 	mov.w	ip, #4294967295
 8004ae4:	e7e6      	b.n	8004ab4 <_strtol_l.constprop.0+0x94>
 8004ae6:	f1bc 0f00 	cmp.w	ip, #0
 8004aea:	da05      	bge.n	8004af8 <_strtol_l.constprop.0+0xd8>
 8004aec:	2322      	movs	r3, #34	; 0x22
 8004aee:	6003      	str	r3, [r0, #0]
 8004af0:	4646      	mov	r6, r8
 8004af2:	b942      	cbnz	r2, 8004b06 <_strtol_l.constprop.0+0xe6>
 8004af4:	4630      	mov	r0, r6
 8004af6:	e79e      	b.n	8004a36 <_strtol_l.constprop.0+0x16>
 8004af8:	b107      	cbz	r7, 8004afc <_strtol_l.constprop.0+0xdc>
 8004afa:	4276      	negs	r6, r6
 8004afc:	2a00      	cmp	r2, #0
 8004afe:	d0f9      	beq.n	8004af4 <_strtol_l.constprop.0+0xd4>
 8004b00:	f1bc 0f00 	cmp.w	ip, #0
 8004b04:	d000      	beq.n	8004b08 <_strtol_l.constprop.0+0xe8>
 8004b06:	1e69      	subs	r1, r5, #1
 8004b08:	6011      	str	r1, [r2, #0]
 8004b0a:	e7f3      	b.n	8004af4 <_strtol_l.constprop.0+0xd4>
 8004b0c:	2430      	movs	r4, #48	; 0x30
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d1b1      	bne.n	8004a76 <_strtol_l.constprop.0+0x56>
 8004b12:	2308      	movs	r3, #8
 8004b14:	e7af      	b.n	8004a76 <_strtol_l.constprop.0+0x56>
 8004b16:	2c30      	cmp	r4, #48	; 0x30
 8004b18:	d0a5      	beq.n	8004a66 <_strtol_l.constprop.0+0x46>
 8004b1a:	230a      	movs	r3, #10
 8004b1c:	e7ab      	b.n	8004a76 <_strtol_l.constprop.0+0x56>
 8004b1e:	bf00      	nop
 8004b20:	080050eb 	.word	0x080050eb

08004b24 <_strtol_r>:
 8004b24:	f7ff bf7c 	b.w	8004a20 <_strtol_l.constprop.0>

08004b28 <_strtoul_l.constprop.0>:
 8004b28:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004b2c:	4f36      	ldr	r7, [pc, #216]	; (8004c08 <_strtoul_l.constprop.0+0xe0>)
 8004b2e:	4686      	mov	lr, r0
 8004b30:	460d      	mov	r5, r1
 8004b32:	4628      	mov	r0, r5
 8004b34:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004b38:	5de6      	ldrb	r6, [r4, r7]
 8004b3a:	f016 0608 	ands.w	r6, r6, #8
 8004b3e:	d1f8      	bne.n	8004b32 <_strtoul_l.constprop.0+0xa>
 8004b40:	2c2d      	cmp	r4, #45	; 0x2d
 8004b42:	d12f      	bne.n	8004ba4 <_strtoul_l.constprop.0+0x7c>
 8004b44:	782c      	ldrb	r4, [r5, #0]
 8004b46:	2601      	movs	r6, #1
 8004b48:	1c85      	adds	r5, r0, #2
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d057      	beq.n	8004bfe <_strtoul_l.constprop.0+0xd6>
 8004b4e:	2b10      	cmp	r3, #16
 8004b50:	d109      	bne.n	8004b66 <_strtoul_l.constprop.0+0x3e>
 8004b52:	2c30      	cmp	r4, #48	; 0x30
 8004b54:	d107      	bne.n	8004b66 <_strtoul_l.constprop.0+0x3e>
 8004b56:	7828      	ldrb	r0, [r5, #0]
 8004b58:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8004b5c:	2858      	cmp	r0, #88	; 0x58
 8004b5e:	d149      	bne.n	8004bf4 <_strtoul_l.constprop.0+0xcc>
 8004b60:	786c      	ldrb	r4, [r5, #1]
 8004b62:	2310      	movs	r3, #16
 8004b64:	3502      	adds	r5, #2
 8004b66:	f04f 38ff 	mov.w	r8, #4294967295
 8004b6a:	2700      	movs	r7, #0
 8004b6c:	fbb8 f8f3 	udiv	r8, r8, r3
 8004b70:	fb03 f908 	mul.w	r9, r3, r8
 8004b74:	ea6f 0909 	mvn.w	r9, r9
 8004b78:	4638      	mov	r0, r7
 8004b7a:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8004b7e:	f1bc 0f09 	cmp.w	ip, #9
 8004b82:	d814      	bhi.n	8004bae <_strtoul_l.constprop.0+0x86>
 8004b84:	4664      	mov	r4, ip
 8004b86:	42a3      	cmp	r3, r4
 8004b88:	dd22      	ble.n	8004bd0 <_strtoul_l.constprop.0+0xa8>
 8004b8a:	2f00      	cmp	r7, #0
 8004b8c:	db1d      	blt.n	8004bca <_strtoul_l.constprop.0+0xa2>
 8004b8e:	4580      	cmp	r8, r0
 8004b90:	d31b      	bcc.n	8004bca <_strtoul_l.constprop.0+0xa2>
 8004b92:	d101      	bne.n	8004b98 <_strtoul_l.constprop.0+0x70>
 8004b94:	45a1      	cmp	r9, r4
 8004b96:	db18      	blt.n	8004bca <_strtoul_l.constprop.0+0xa2>
 8004b98:	fb00 4003 	mla	r0, r0, r3, r4
 8004b9c:	2701      	movs	r7, #1
 8004b9e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004ba2:	e7ea      	b.n	8004b7a <_strtoul_l.constprop.0+0x52>
 8004ba4:	2c2b      	cmp	r4, #43	; 0x2b
 8004ba6:	bf04      	itt	eq
 8004ba8:	782c      	ldrbeq	r4, [r5, #0]
 8004baa:	1c85      	addeq	r5, r0, #2
 8004bac:	e7cd      	b.n	8004b4a <_strtoul_l.constprop.0+0x22>
 8004bae:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8004bb2:	f1bc 0f19 	cmp.w	ip, #25
 8004bb6:	d801      	bhi.n	8004bbc <_strtoul_l.constprop.0+0x94>
 8004bb8:	3c37      	subs	r4, #55	; 0x37
 8004bba:	e7e4      	b.n	8004b86 <_strtoul_l.constprop.0+0x5e>
 8004bbc:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8004bc0:	f1bc 0f19 	cmp.w	ip, #25
 8004bc4:	d804      	bhi.n	8004bd0 <_strtoul_l.constprop.0+0xa8>
 8004bc6:	3c57      	subs	r4, #87	; 0x57
 8004bc8:	e7dd      	b.n	8004b86 <_strtoul_l.constprop.0+0x5e>
 8004bca:	f04f 37ff 	mov.w	r7, #4294967295
 8004bce:	e7e6      	b.n	8004b9e <_strtoul_l.constprop.0+0x76>
 8004bd0:	2f00      	cmp	r7, #0
 8004bd2:	da07      	bge.n	8004be4 <_strtoul_l.constprop.0+0xbc>
 8004bd4:	2322      	movs	r3, #34	; 0x22
 8004bd6:	f8ce 3000 	str.w	r3, [lr]
 8004bda:	f04f 30ff 	mov.w	r0, #4294967295
 8004bde:	b932      	cbnz	r2, 8004bee <_strtoul_l.constprop.0+0xc6>
 8004be0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004be4:	b106      	cbz	r6, 8004be8 <_strtoul_l.constprop.0+0xc0>
 8004be6:	4240      	negs	r0, r0
 8004be8:	2a00      	cmp	r2, #0
 8004bea:	d0f9      	beq.n	8004be0 <_strtoul_l.constprop.0+0xb8>
 8004bec:	b107      	cbz	r7, 8004bf0 <_strtoul_l.constprop.0+0xc8>
 8004bee:	1e69      	subs	r1, r5, #1
 8004bf0:	6011      	str	r1, [r2, #0]
 8004bf2:	e7f5      	b.n	8004be0 <_strtoul_l.constprop.0+0xb8>
 8004bf4:	2430      	movs	r4, #48	; 0x30
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d1b5      	bne.n	8004b66 <_strtoul_l.constprop.0+0x3e>
 8004bfa:	2308      	movs	r3, #8
 8004bfc:	e7b3      	b.n	8004b66 <_strtoul_l.constprop.0+0x3e>
 8004bfe:	2c30      	cmp	r4, #48	; 0x30
 8004c00:	d0a9      	beq.n	8004b56 <_strtoul_l.constprop.0+0x2e>
 8004c02:	230a      	movs	r3, #10
 8004c04:	e7af      	b.n	8004b66 <_strtoul_l.constprop.0+0x3e>
 8004c06:	bf00      	nop
 8004c08:	080050eb 	.word	0x080050eb

08004c0c <_strtoul_r>:
 8004c0c:	f7ff bf8c 	b.w	8004b28 <_strtoul_l.constprop.0>

08004c10 <__submore>:
 8004c10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c14:	460c      	mov	r4, r1
 8004c16:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8004c18:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004c1c:	4299      	cmp	r1, r3
 8004c1e:	d11d      	bne.n	8004c5c <__submore+0x4c>
 8004c20:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004c24:	f000 f8b6 	bl	8004d94 <_malloc_r>
 8004c28:	b918      	cbnz	r0, 8004c32 <__submore+0x22>
 8004c2a:	f04f 30ff 	mov.w	r0, #4294967295
 8004c2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004c32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004c36:	63a3      	str	r3, [r4, #56]	; 0x38
 8004c38:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8004c3c:	6360      	str	r0, [r4, #52]	; 0x34
 8004c3e:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8004c42:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8004c46:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8004c4a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8004c4e:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8004c52:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8004c56:	6020      	str	r0, [r4, #0]
 8004c58:	2000      	movs	r0, #0
 8004c5a:	e7e8      	b.n	8004c2e <__submore+0x1e>
 8004c5c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8004c5e:	0077      	lsls	r7, r6, #1
 8004c60:	463a      	mov	r2, r7
 8004c62:	f000 f90b 	bl	8004e7c <_realloc_r>
 8004c66:	4605      	mov	r5, r0
 8004c68:	2800      	cmp	r0, #0
 8004c6a:	d0de      	beq.n	8004c2a <__submore+0x1a>
 8004c6c:	eb00 0806 	add.w	r8, r0, r6
 8004c70:	4601      	mov	r1, r0
 8004c72:	4632      	mov	r2, r6
 8004c74:	4640      	mov	r0, r8
 8004c76:	f7fe fff5 	bl	8003c64 <memcpy>
 8004c7a:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8004c7e:	f8c4 8000 	str.w	r8, [r4]
 8004c82:	e7e9      	b.n	8004c58 <__submore+0x48>

08004c84 <__retarget_lock_acquire_recursive>:
 8004c84:	4770      	bx	lr

08004c86 <__retarget_lock_release_recursive>:
 8004c86:	4770      	bx	lr

08004c88 <memmove>:
 8004c88:	4288      	cmp	r0, r1
 8004c8a:	b510      	push	{r4, lr}
 8004c8c:	eb01 0402 	add.w	r4, r1, r2
 8004c90:	d902      	bls.n	8004c98 <memmove+0x10>
 8004c92:	4284      	cmp	r4, r0
 8004c94:	4623      	mov	r3, r4
 8004c96:	d807      	bhi.n	8004ca8 <memmove+0x20>
 8004c98:	1e43      	subs	r3, r0, #1
 8004c9a:	42a1      	cmp	r1, r4
 8004c9c:	d008      	beq.n	8004cb0 <memmove+0x28>
 8004c9e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004ca2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004ca6:	e7f8      	b.n	8004c9a <memmove+0x12>
 8004ca8:	4402      	add	r2, r0
 8004caa:	4601      	mov	r1, r0
 8004cac:	428a      	cmp	r2, r1
 8004cae:	d100      	bne.n	8004cb2 <memmove+0x2a>
 8004cb0:	bd10      	pop	{r4, pc}
 8004cb2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004cb6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004cba:	e7f7      	b.n	8004cac <memmove+0x24>

08004cbc <_free_r>:
 8004cbc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004cbe:	2900      	cmp	r1, #0
 8004cc0:	d044      	beq.n	8004d4c <_free_r+0x90>
 8004cc2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004cc6:	9001      	str	r0, [sp, #4]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	f1a1 0404 	sub.w	r4, r1, #4
 8004cce:	bfb8      	it	lt
 8004cd0:	18e4      	addlt	r4, r4, r3
 8004cd2:	f000 f913 	bl	8004efc <__malloc_lock>
 8004cd6:	4a1e      	ldr	r2, [pc, #120]	; (8004d50 <_free_r+0x94>)
 8004cd8:	9801      	ldr	r0, [sp, #4]
 8004cda:	6813      	ldr	r3, [r2, #0]
 8004cdc:	b933      	cbnz	r3, 8004cec <_free_r+0x30>
 8004cde:	6063      	str	r3, [r4, #4]
 8004ce0:	6014      	str	r4, [r2, #0]
 8004ce2:	b003      	add	sp, #12
 8004ce4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004ce8:	f000 b90e 	b.w	8004f08 <__malloc_unlock>
 8004cec:	42a3      	cmp	r3, r4
 8004cee:	d908      	bls.n	8004d02 <_free_r+0x46>
 8004cf0:	6825      	ldr	r5, [r4, #0]
 8004cf2:	1961      	adds	r1, r4, r5
 8004cf4:	428b      	cmp	r3, r1
 8004cf6:	bf01      	itttt	eq
 8004cf8:	6819      	ldreq	r1, [r3, #0]
 8004cfa:	685b      	ldreq	r3, [r3, #4]
 8004cfc:	1949      	addeq	r1, r1, r5
 8004cfe:	6021      	streq	r1, [r4, #0]
 8004d00:	e7ed      	b.n	8004cde <_free_r+0x22>
 8004d02:	461a      	mov	r2, r3
 8004d04:	685b      	ldr	r3, [r3, #4]
 8004d06:	b10b      	cbz	r3, 8004d0c <_free_r+0x50>
 8004d08:	42a3      	cmp	r3, r4
 8004d0a:	d9fa      	bls.n	8004d02 <_free_r+0x46>
 8004d0c:	6811      	ldr	r1, [r2, #0]
 8004d0e:	1855      	adds	r5, r2, r1
 8004d10:	42a5      	cmp	r5, r4
 8004d12:	d10b      	bne.n	8004d2c <_free_r+0x70>
 8004d14:	6824      	ldr	r4, [r4, #0]
 8004d16:	4421      	add	r1, r4
 8004d18:	1854      	adds	r4, r2, r1
 8004d1a:	42a3      	cmp	r3, r4
 8004d1c:	6011      	str	r1, [r2, #0]
 8004d1e:	d1e0      	bne.n	8004ce2 <_free_r+0x26>
 8004d20:	681c      	ldr	r4, [r3, #0]
 8004d22:	685b      	ldr	r3, [r3, #4]
 8004d24:	6053      	str	r3, [r2, #4]
 8004d26:	4421      	add	r1, r4
 8004d28:	6011      	str	r1, [r2, #0]
 8004d2a:	e7da      	b.n	8004ce2 <_free_r+0x26>
 8004d2c:	d902      	bls.n	8004d34 <_free_r+0x78>
 8004d2e:	230c      	movs	r3, #12
 8004d30:	6003      	str	r3, [r0, #0]
 8004d32:	e7d6      	b.n	8004ce2 <_free_r+0x26>
 8004d34:	6825      	ldr	r5, [r4, #0]
 8004d36:	1961      	adds	r1, r4, r5
 8004d38:	428b      	cmp	r3, r1
 8004d3a:	bf04      	itt	eq
 8004d3c:	6819      	ldreq	r1, [r3, #0]
 8004d3e:	685b      	ldreq	r3, [r3, #4]
 8004d40:	6063      	str	r3, [r4, #4]
 8004d42:	bf04      	itt	eq
 8004d44:	1949      	addeq	r1, r1, r5
 8004d46:	6021      	streq	r1, [r4, #0]
 8004d48:	6054      	str	r4, [r2, #4]
 8004d4a:	e7ca      	b.n	8004ce2 <_free_r+0x26>
 8004d4c:	b003      	add	sp, #12
 8004d4e:	bd30      	pop	{r4, r5, pc}
 8004d50:	20000728 	.word	0x20000728

08004d54 <sbrk_aligned>:
 8004d54:	b570      	push	{r4, r5, r6, lr}
 8004d56:	4e0e      	ldr	r6, [pc, #56]	; (8004d90 <sbrk_aligned+0x3c>)
 8004d58:	460c      	mov	r4, r1
 8004d5a:	6831      	ldr	r1, [r6, #0]
 8004d5c:	4605      	mov	r5, r0
 8004d5e:	b911      	cbnz	r1, 8004d66 <sbrk_aligned+0x12>
 8004d60:	f000 f8bc 	bl	8004edc <_sbrk_r>
 8004d64:	6030      	str	r0, [r6, #0]
 8004d66:	4621      	mov	r1, r4
 8004d68:	4628      	mov	r0, r5
 8004d6a:	f000 f8b7 	bl	8004edc <_sbrk_r>
 8004d6e:	1c43      	adds	r3, r0, #1
 8004d70:	d00a      	beq.n	8004d88 <sbrk_aligned+0x34>
 8004d72:	1cc4      	adds	r4, r0, #3
 8004d74:	f024 0403 	bic.w	r4, r4, #3
 8004d78:	42a0      	cmp	r0, r4
 8004d7a:	d007      	beq.n	8004d8c <sbrk_aligned+0x38>
 8004d7c:	1a21      	subs	r1, r4, r0
 8004d7e:	4628      	mov	r0, r5
 8004d80:	f000 f8ac 	bl	8004edc <_sbrk_r>
 8004d84:	3001      	adds	r0, #1
 8004d86:	d101      	bne.n	8004d8c <sbrk_aligned+0x38>
 8004d88:	f04f 34ff 	mov.w	r4, #4294967295
 8004d8c:	4620      	mov	r0, r4
 8004d8e:	bd70      	pop	{r4, r5, r6, pc}
 8004d90:	2000072c 	.word	0x2000072c

08004d94 <_malloc_r>:
 8004d94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d98:	1ccd      	adds	r5, r1, #3
 8004d9a:	f025 0503 	bic.w	r5, r5, #3
 8004d9e:	3508      	adds	r5, #8
 8004da0:	2d0c      	cmp	r5, #12
 8004da2:	bf38      	it	cc
 8004da4:	250c      	movcc	r5, #12
 8004da6:	2d00      	cmp	r5, #0
 8004da8:	4607      	mov	r7, r0
 8004daa:	db01      	blt.n	8004db0 <_malloc_r+0x1c>
 8004dac:	42a9      	cmp	r1, r5
 8004dae:	d905      	bls.n	8004dbc <_malloc_r+0x28>
 8004db0:	230c      	movs	r3, #12
 8004db2:	603b      	str	r3, [r7, #0]
 8004db4:	2600      	movs	r6, #0
 8004db6:	4630      	mov	r0, r6
 8004db8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004dbc:	4e2e      	ldr	r6, [pc, #184]	; (8004e78 <_malloc_r+0xe4>)
 8004dbe:	f000 f89d 	bl	8004efc <__malloc_lock>
 8004dc2:	6833      	ldr	r3, [r6, #0]
 8004dc4:	461c      	mov	r4, r3
 8004dc6:	bb34      	cbnz	r4, 8004e16 <_malloc_r+0x82>
 8004dc8:	4629      	mov	r1, r5
 8004dca:	4638      	mov	r0, r7
 8004dcc:	f7ff ffc2 	bl	8004d54 <sbrk_aligned>
 8004dd0:	1c43      	adds	r3, r0, #1
 8004dd2:	4604      	mov	r4, r0
 8004dd4:	d14d      	bne.n	8004e72 <_malloc_r+0xde>
 8004dd6:	6834      	ldr	r4, [r6, #0]
 8004dd8:	4626      	mov	r6, r4
 8004dda:	2e00      	cmp	r6, #0
 8004ddc:	d140      	bne.n	8004e60 <_malloc_r+0xcc>
 8004dde:	6823      	ldr	r3, [r4, #0]
 8004de0:	4631      	mov	r1, r6
 8004de2:	4638      	mov	r0, r7
 8004de4:	eb04 0803 	add.w	r8, r4, r3
 8004de8:	f000 f878 	bl	8004edc <_sbrk_r>
 8004dec:	4580      	cmp	r8, r0
 8004dee:	d13a      	bne.n	8004e66 <_malloc_r+0xd2>
 8004df0:	6821      	ldr	r1, [r4, #0]
 8004df2:	3503      	adds	r5, #3
 8004df4:	1a6d      	subs	r5, r5, r1
 8004df6:	f025 0503 	bic.w	r5, r5, #3
 8004dfa:	3508      	adds	r5, #8
 8004dfc:	2d0c      	cmp	r5, #12
 8004dfe:	bf38      	it	cc
 8004e00:	250c      	movcc	r5, #12
 8004e02:	4629      	mov	r1, r5
 8004e04:	4638      	mov	r0, r7
 8004e06:	f7ff ffa5 	bl	8004d54 <sbrk_aligned>
 8004e0a:	3001      	adds	r0, #1
 8004e0c:	d02b      	beq.n	8004e66 <_malloc_r+0xd2>
 8004e0e:	6823      	ldr	r3, [r4, #0]
 8004e10:	442b      	add	r3, r5
 8004e12:	6023      	str	r3, [r4, #0]
 8004e14:	e00e      	b.n	8004e34 <_malloc_r+0xa0>
 8004e16:	6822      	ldr	r2, [r4, #0]
 8004e18:	1b52      	subs	r2, r2, r5
 8004e1a:	d41e      	bmi.n	8004e5a <_malloc_r+0xc6>
 8004e1c:	2a0b      	cmp	r2, #11
 8004e1e:	d916      	bls.n	8004e4e <_malloc_r+0xba>
 8004e20:	1961      	adds	r1, r4, r5
 8004e22:	42a3      	cmp	r3, r4
 8004e24:	6025      	str	r5, [r4, #0]
 8004e26:	bf18      	it	ne
 8004e28:	6059      	strne	r1, [r3, #4]
 8004e2a:	6863      	ldr	r3, [r4, #4]
 8004e2c:	bf08      	it	eq
 8004e2e:	6031      	streq	r1, [r6, #0]
 8004e30:	5162      	str	r2, [r4, r5]
 8004e32:	604b      	str	r3, [r1, #4]
 8004e34:	4638      	mov	r0, r7
 8004e36:	f104 060b 	add.w	r6, r4, #11
 8004e3a:	f000 f865 	bl	8004f08 <__malloc_unlock>
 8004e3e:	f026 0607 	bic.w	r6, r6, #7
 8004e42:	1d23      	adds	r3, r4, #4
 8004e44:	1af2      	subs	r2, r6, r3
 8004e46:	d0b6      	beq.n	8004db6 <_malloc_r+0x22>
 8004e48:	1b9b      	subs	r3, r3, r6
 8004e4a:	50a3      	str	r3, [r4, r2]
 8004e4c:	e7b3      	b.n	8004db6 <_malloc_r+0x22>
 8004e4e:	6862      	ldr	r2, [r4, #4]
 8004e50:	42a3      	cmp	r3, r4
 8004e52:	bf0c      	ite	eq
 8004e54:	6032      	streq	r2, [r6, #0]
 8004e56:	605a      	strne	r2, [r3, #4]
 8004e58:	e7ec      	b.n	8004e34 <_malloc_r+0xa0>
 8004e5a:	4623      	mov	r3, r4
 8004e5c:	6864      	ldr	r4, [r4, #4]
 8004e5e:	e7b2      	b.n	8004dc6 <_malloc_r+0x32>
 8004e60:	4634      	mov	r4, r6
 8004e62:	6876      	ldr	r6, [r6, #4]
 8004e64:	e7b9      	b.n	8004dda <_malloc_r+0x46>
 8004e66:	230c      	movs	r3, #12
 8004e68:	603b      	str	r3, [r7, #0]
 8004e6a:	4638      	mov	r0, r7
 8004e6c:	f000 f84c 	bl	8004f08 <__malloc_unlock>
 8004e70:	e7a1      	b.n	8004db6 <_malloc_r+0x22>
 8004e72:	6025      	str	r5, [r4, #0]
 8004e74:	e7de      	b.n	8004e34 <_malloc_r+0xa0>
 8004e76:	bf00      	nop
 8004e78:	20000728 	.word	0x20000728

08004e7c <_realloc_r>:
 8004e7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e80:	4680      	mov	r8, r0
 8004e82:	4614      	mov	r4, r2
 8004e84:	460e      	mov	r6, r1
 8004e86:	b921      	cbnz	r1, 8004e92 <_realloc_r+0x16>
 8004e88:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004e8c:	4611      	mov	r1, r2
 8004e8e:	f7ff bf81 	b.w	8004d94 <_malloc_r>
 8004e92:	b92a      	cbnz	r2, 8004ea0 <_realloc_r+0x24>
 8004e94:	f7ff ff12 	bl	8004cbc <_free_r>
 8004e98:	4625      	mov	r5, r4
 8004e9a:	4628      	mov	r0, r5
 8004e9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004ea0:	f000 f838 	bl	8004f14 <_malloc_usable_size_r>
 8004ea4:	4284      	cmp	r4, r0
 8004ea6:	4607      	mov	r7, r0
 8004ea8:	d802      	bhi.n	8004eb0 <_realloc_r+0x34>
 8004eaa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004eae:	d812      	bhi.n	8004ed6 <_realloc_r+0x5a>
 8004eb0:	4621      	mov	r1, r4
 8004eb2:	4640      	mov	r0, r8
 8004eb4:	f7ff ff6e 	bl	8004d94 <_malloc_r>
 8004eb8:	4605      	mov	r5, r0
 8004eba:	2800      	cmp	r0, #0
 8004ebc:	d0ed      	beq.n	8004e9a <_realloc_r+0x1e>
 8004ebe:	42bc      	cmp	r4, r7
 8004ec0:	4622      	mov	r2, r4
 8004ec2:	4631      	mov	r1, r6
 8004ec4:	bf28      	it	cs
 8004ec6:	463a      	movcs	r2, r7
 8004ec8:	f7fe fecc 	bl	8003c64 <memcpy>
 8004ecc:	4631      	mov	r1, r6
 8004ece:	4640      	mov	r0, r8
 8004ed0:	f7ff fef4 	bl	8004cbc <_free_r>
 8004ed4:	e7e1      	b.n	8004e9a <_realloc_r+0x1e>
 8004ed6:	4635      	mov	r5, r6
 8004ed8:	e7df      	b.n	8004e9a <_realloc_r+0x1e>
	...

08004edc <_sbrk_r>:
 8004edc:	b538      	push	{r3, r4, r5, lr}
 8004ede:	4d06      	ldr	r5, [pc, #24]	; (8004ef8 <_sbrk_r+0x1c>)
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	4604      	mov	r4, r0
 8004ee4:	4608      	mov	r0, r1
 8004ee6:	602b      	str	r3, [r5, #0]
 8004ee8:	f7fc f920 	bl	800112c <_sbrk>
 8004eec:	1c43      	adds	r3, r0, #1
 8004eee:	d102      	bne.n	8004ef6 <_sbrk_r+0x1a>
 8004ef0:	682b      	ldr	r3, [r5, #0]
 8004ef2:	b103      	cbz	r3, 8004ef6 <_sbrk_r+0x1a>
 8004ef4:	6023      	str	r3, [r4, #0]
 8004ef6:	bd38      	pop	{r3, r4, r5, pc}
 8004ef8:	20000720 	.word	0x20000720

08004efc <__malloc_lock>:
 8004efc:	4801      	ldr	r0, [pc, #4]	; (8004f04 <__malloc_lock+0x8>)
 8004efe:	f7ff bec1 	b.w	8004c84 <__retarget_lock_acquire_recursive>
 8004f02:	bf00      	nop
 8004f04:	20000724 	.word	0x20000724

08004f08 <__malloc_unlock>:
 8004f08:	4801      	ldr	r0, [pc, #4]	; (8004f10 <__malloc_unlock+0x8>)
 8004f0a:	f7ff bebc 	b.w	8004c86 <__retarget_lock_release_recursive>
 8004f0e:	bf00      	nop
 8004f10:	20000724 	.word	0x20000724

08004f14 <_malloc_usable_size_r>:
 8004f14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004f18:	1f18      	subs	r0, r3, #4
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	bfbc      	itt	lt
 8004f1e:	580b      	ldrlt	r3, [r1, r0]
 8004f20:	18c0      	addlt	r0, r0, r3
 8004f22:	4770      	bx	lr

08004f24 <_init>:
 8004f24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f26:	bf00      	nop
 8004f28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f2a:	bc08      	pop	{r3}
 8004f2c:	469e      	mov	lr, r3
 8004f2e:	4770      	bx	lr

08004f30 <_fini>:
 8004f30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f32:	bf00      	nop
 8004f34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f36:	bc08      	pop	{r3}
 8004f38:	469e      	mov	lr, r3
 8004f3a:	4770      	bx	lr
