[2025-12-07 06:17:48 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv  && unbuffer vvp a.out  
warning: Some design elements have no explicit time unit and/or
       : time precision. This may cause confusing timing results.
       : Affected design elements are:
       :   -- module xorshift256_plus declared here: design.sv:33
VCD info: dumpfile xorshift256_plus_tb.vcd opened for output.
Applying reset...
Starting xorshift256+ sequence...
t=25000 | out=0000000000000000
t=35000 | out=b06bd0322b186b15
t=45000 | out=db85e388c3bec2fe
t=55000 | out=a97ec5f792299ae2
t=65000 | out=423992b713066be9
t=75000 | out=ff1a4cc0648e607c
t=85000 | out=fb2e826a8fd092e4
t=95000 | out=e07bd1e70e14d38d
t=105000 | out=8954e994bc045f6d
t=115000 | out=bb0eaba9736a11ec
t=125000 | out=721e6ce48f3da801
t=135000 | out=869f51c08b641853
t=145000 | out=b3275b5b2ff09750
t=155000 | out=e30aeae629b2dfa9
t=165000 | out=4bd657e42b244ad1
t=175000 | out=b77923f971340748
t=185000 | out=b1c9fc725e47b401
t=195000 | out=c6df7ab41945ca34
t=205000 | out=e863735b110f054c
t=215000 | out=b14ac18dacb3e045
t=225000 | out=8b69e2aa1df93b71
t=235000 | out=558d33ea0e8cc562
t=245000 | out=898d4034e0b5c3e4
t=255000 | out=c91bdeb085be1a32
t=265000 | out=f2696ca8cd9e929b
t=275000 | out=a2f4a2cde3dc93d7
t=285000 | out=8217dee15a113a56
t=295000 | out=586ddbc84623ace5
t=305000 | out=667de09465408adf
t=315000 | out=003af94e91da0ad3
t=325000 | out=72b75b8098e2541e
t=335000 | out=1b24c0d01938913f
Generator paused.
t=385000 | out=1b24c0d01938913f
t=395000 | out=e1452deb61d28912
t=405000 | out=5f7f49a9f804eea5
t=415000 | out=8eb5e16b177cc11b
t=425000 | out=c6c27c4f6e75e883
t=435000 | out=cb6f4e5d89427422
t=445000 | out=1ea73de937932f53
t=455000 | out=5507b159b5f5a0d6
Testbench complete.
testbench.sv:93: $finish called at 475000 (1ps)
Finding VCD file...
./xorshift256_plus_tb.vcd
[2025-12-07 06:17:48 UTC] Opening EPWave...
Done
