\doxysection{Class List}
Here are the classes, structs, unions and interfaces with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\mbox{\hyperlink{classriscv__emulator_1_1_control_unit}{riscv\+\_\+emulator\+::\+Control\+Unit}} \\*Class for the control unit, which is the decision-\/making heart of the processor }{\pageref{classriscv__emulator_1_1_control_unit}}{}
\item\contentsline{section}{\mbox{\hyperlink{classriscv__emulator_1_1_data_memory}{riscv\+\_\+emulator\+::\+Data\+Memory}} \\*Class for the data (non-\/instruction) memory of the system }{\pageref{classriscv__emulator_1_1_data_memory}}{}
\item\contentsline{section}{\mbox{\hyperlink{classriscv__emulator_1_1_instruction_memory}{riscv\+\_\+emulator\+::\+Instruction\+Memory}} \\*Class for the instruction memory, which holds \mbox{\hyperlink{classriscv__emulator_1_1_riscv_instruction}{Riscv\+Instruction}} objects and is of a certain size }{\pageref{classriscv__emulator_1_1_instruction_memory}}{}
\item\contentsline{section}{\mbox{\hyperlink{classriscv__emulator_1_1_processor}{riscv\+\_\+emulator\+::\+Processor}} }{\pageref{classriscv__emulator_1_1_processor}}{}
\item\contentsline{section}{\mbox{\hyperlink{classriscv__emulator_1_1_register}{riscv\+\_\+emulator\+::\+Register}} \\*Simple class for registers. For now, will handle distinctions at the processor level }{\pageref{classriscv__emulator_1_1_register}}{}
\item\contentsline{section}{\mbox{\hyperlink{classriscv__emulator_1_1_riscv_instruction}{riscv\+\_\+emulator\+::\+Riscv\+Instruction}} \\*Base class for RISC-\/V instruction }{\pageref{classriscv__emulator_1_1_riscv_instruction}}{}
\end{DoxyCompactList}
