#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
S_0x562914c76090 .scope module, "top_tb" "top_tb" 2 2;
 .timescale 0 0;
v0x562914c9f5a0_0 .var "clk", 0 0;
v0x562914c9f6d0_0 .var "reset", 0 0;
S_0x562914c4b810 .scope module, "uut" "top" 2 6, 3 11 0, S_0x562914c76090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0x562914c9df30_0 .net "ALUControl", 3 0, L_0x562914cb0310;  1 drivers
v0x562914c9e010_0 .net "ALUResult", 31 0, v0x562914c98370_0;  1 drivers
v0x562914c9e0d0_0 .net "ALUSrc", 0 0, v0x562914c99070_0;  1 drivers
v0x562914c9e1c0_0 .net "ImmExt", 31 0, v0x562914c9ab60_0;  1 drivers
v0x562914c9e260_0 .net "ImmSrc", 1 0, v0x562914c99110_0;  1 drivers
v0x562914c9e3c0_0 .net "MemWrite", 0 0, v0x562914c991d0_0;  1 drivers
v0x562914c9e4b0_0 .net "PC", 31 0, v0x562914c9a680_0;  1 drivers
v0x562914c9e600_0 .net "PCNext", 31 0, L_0x562914cb0ad0;  1 drivers
v0x562914c9e6c0_0 .net "PCPlus4", 31 0, L_0x562914cb0a30;  1 drivers
v0x562914c9e810_0 .net "PCSrc", 0 0, v0x562914c99290_0;  1 drivers
v0x562914c9e900_0 .net "PCTarget", 31 0, L_0x562914cb0990;  1 drivers
v0x562914c9ea10_0 .net "ReadData", 31 0, v0x562914c99e20_0;  1 drivers
v0x562914c9eb20_0 .net "RegWrite", 0 0, v0x562914c993a0_0;  1 drivers
v0x562914c9ec10_0 .net "Result", 31 0, L_0x562914cb0860;  1 drivers
v0x562914c9ed20_0 .net "ResultSrc", 0 0, v0x562914c99460_0;  1 drivers
v0x562914c9ee10_0 .net "SrcA", 31 0, v0x562914c9d700_0;  1 drivers
v0x562914c9ef20_0 .net "SrcB", 31 0, L_0x562914cb0730;  1 drivers
v0x562914c9f140_0 .net "WriteData", 31 0, v0x562914c9d7f0_0;  1 drivers
v0x562914c9f200_0 .net "Zero", 0 0, v0x562914c985f0_0;  1 drivers
v0x562914c9f2f0_0 .net "clk", 0 0, v0x562914c9f5a0_0;  1 drivers
v0x562914c9f390_0 .net "instr", 31 0, L_0x562914caff00;  1 drivers
v0x562914c9f4a0_0 .net "reset", 0 0, v0x562914c9f6d0_0;  1 drivers
L_0x562914cb0130 .part L_0x562914caff00, 15, 5;
L_0x562914cb01d0 .part L_0x562914caff00, 20, 5;
L_0x562914cb0270 .part L_0x562914caff00, 7, 5;
L_0x562914cb03b0 .part L_0x562914caff00, 0, 7;
L_0x562914cb0450 .part L_0x562914caff00, 12, 3;
L_0x562914cb0600 .part L_0x562914caff00, 30, 1;
S_0x562914c4b9a0 .scope module, "adder_PC" "adder" 3 102, 4 1 0, S_0x562914c4b810;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x562914c7d380_0 .net "a", 31 0, v0x562914c9a680_0;  alias, 1 drivers
L_0x7f48e14e20f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x562914c978b0_0 .net "b", 31 0, L_0x7f48e14e20f0;  1 drivers
v0x562914c97990_0 .net "out", 31 0, L_0x562914cb0a30;  alias, 1 drivers
L_0x562914cb0a30 .arith/sum 32, v0x562914c9a680_0, L_0x7f48e14e20f0;
S_0x562914c97ad0 .scope module, "adder_branch" "adder" 3 96, 4 1 0, S_0x562914c4b810;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x562914c97d00_0 .net "a", 31 0, v0x562914c9a680_0;  alias, 1 drivers
v0x562914c97de0_0 .net "b", 31 0, v0x562914c9ab60_0;  alias, 1 drivers
v0x562914c97ea0_0 .net "out", 31 0, L_0x562914cb0990;  alias, 1 drivers
L_0x562914cb0990 .arith/sum 32, v0x562914c9a680_0, v0x562914c9ab60_0;
S_0x562914c97fe0 .scope module, "alu" "ALU" 3 60, 5 11 0, S_0x562914c4b810;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "ALUResult";
    .port_info 5 /OUTPUT 1 "Zero";
v0x562914c98290_0 .net "ALUControl", 3 0, L_0x562914cb0310;  alias, 1 drivers
v0x562914c98370_0 .var "ALUResult", 31 0;
v0x562914c98450_0 .net "SrcA", 31 0, v0x562914c9d700_0;  alias, 1 drivers
v0x562914c98510_0 .net "SrcB", 31 0, L_0x562914cb0730;  alias, 1 drivers
v0x562914c985f0_0 .var "Zero", 0 0;
v0x562914c98700_0 .net "reset", 0 0, v0x562914c9f6d0_0;  alias, 1 drivers
E_0x562914c3ec80/0 .event anyedge, v0x562914c98290_0, v0x562914c98510_0, v0x562914c98450_0;
E_0x562914c3ec80/1 .event posedge, v0x562914c98700_0;
E_0x562914c3ec80 .event/or E_0x562914c3ec80/0, E_0x562914c3ec80/1;
S_0x562914c98880 .scope module, "control" "controlUnit" 3 46, 6 1 0, S_0x562914c4b810;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /OUTPUT 1 "PCSrc";
    .port_info 5 /OUTPUT 1 "ResultSrc";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "RegWrite";
    .port_info 9 /OUTPUT 4 "ALUControl";
    .port_info 10 /OUTPUT 2 "ImmSrc";
P_0x562914c98a60 .param/l "BRANCH" 1 6 19, C4<1100011>;
P_0x562914c98aa0 .param/l "I_TYPE" 1 6 16, C4<0010011>;
P_0x562914c98ae0 .param/l "JAL" 1 6 21, C4<1101111>;
P_0x562914c98b20 .param/l "JALR" 1 6 20, C4<1100111>;
P_0x562914c98b60 .param/l "LOAD" 1 6 18, C4<0000011>;
P_0x562914c98ba0 .param/l "R_TYPE" 1 6 15, C4<0110011>;
P_0x562914c98be0 .param/l "S_TYPE" 1 6 17, C4<0100011>;
v0x562914c98f90_0 .net "ALUControl", 3 0, L_0x562914cb0310;  alias, 1 drivers
v0x562914c99070_0 .var "ALUSrc", 0 0;
v0x562914c99110_0 .var "ImmSrc", 1 0;
v0x562914c991d0_0 .var "MemWrite", 0 0;
v0x562914c99290_0 .var "PCSrc", 0 0;
v0x562914c993a0_0 .var "RegWrite", 0 0;
v0x562914c99460_0 .var "ResultSrc", 0 0;
v0x562914c99520_0 .var "branch", 0 0;
v0x562914c995e0_0 .net "funct3", 2 0, L_0x562914cb0450;  1 drivers
v0x562914c996c0_0 .net "funct7", 0 0, L_0x562914cb0600;  1 drivers
v0x562914c99780_0 .net "op", 6 0, L_0x562914cb03b0;  1 drivers
v0x562914c99860_0 .net "zero", 0 0, v0x562914c985f0_0;  alias, 1 drivers
E_0x562914c05d50 .event anyedge, v0x562914c985f0_0, v0x562914c99780_0, v0x562914c996c0_0, v0x562914c995e0_0;
L_0x562914cb0310 .concat [ 3 1 0 0], L_0x562914cb0450, L_0x562914cb0600;
S_0x562914c99aa0 .scope module, "datamem" "data_memory" 3 81, 7 1 0, S_0x562914c4b810;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "WD";
    .port_info 2 /INPUT 1 "WE";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 32 "RD";
v0x562914c99d40_0 .net "A", 31 0, v0x562914c98370_0;  alias, 1 drivers
v0x562914c99e20_0 .var "RD", 31 0;
v0x562914c99ee0_0 .net "WD", 31 0, v0x562914c9d7f0_0;  alias, 1 drivers
v0x562914c99fd0_0 .net "WE", 0 0, v0x562914c991d0_0;  alias, 1 drivers
v0x562914c9a0a0_0 .net "clk", 0 0, v0x562914c9f5a0_0;  alias, 1 drivers
v0x562914c9a190 .array "register", 0 31, 31 0;
E_0x562914c3ecc0 .event posedge, v0x562914c9a0a0_0;
S_0x562914c9a2f0 .scope module, "dff" "Dff" 3 115, 8 1 0, S_0x562914c4b810;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "q";
v0x562914c9a4d0_0 .net "clk", 0 0, v0x562914c9f5a0_0;  alias, 1 drivers
v0x562914c9a5c0_0 .net "d", 31 0, L_0x562914cb0ad0;  alias, 1 drivers
v0x562914c9a680_0 .var "q", 31 0;
v0x562914c9a7a0_0 .net "reset", 0 0, v0x562914c9f6d0_0;  alias, 1 drivers
S_0x562914c9a8d0 .scope module, "extender" "extend" 3 69, 9 1 0, S_0x562914c4b810;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ImmExt";
v0x562914c9ab60_0 .var "ImmExt", 31 0;
v0x562914c9ac40_0 .net "ImmSrc", 1 0, v0x562914c99110_0;  alias, 1 drivers
v0x562914c9ad10_0 .net "instr", 31 0, L_0x562914caff00;  alias, 1 drivers
E_0x562914c292f0 .event anyedge, v0x562914c99110_0, v0x562914c9ad10_0;
S_0x562914c9ae60 .scope module, "inst_mem" "instruction_memory" 3 29, 10 2 0, S_0x562914c4b810;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "RD";
v0x562914c9b110_0 .net "A", 31 0, v0x562914c9a680_0;  alias, 1 drivers
v0x562914c9b1f0 .array "Memory", 0 31, 7 0;
v0x562914c9b2b0_0 .net "RD", 31 0, L_0x562914caff00;  alias, 1 drivers
v0x562914c9b3b0_0 .net *"_ivl_0", 7 0, L_0x562914c9f790;  1 drivers
v0x562914c9b470_0 .net *"_ivl_10", 31 0, L_0x562914caf9f0;  1 drivers
v0x562914c9b5a0_0 .net *"_ivl_12", 7 0, L_0x562914cafb30;  1 drivers
L_0x7f48e14e20a8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x562914c9b680_0 .net/2u *"_ivl_14", 31 0, L_0x7f48e14e20a8;  1 drivers
v0x562914c9b760_0 .net *"_ivl_16", 31 0, L_0x562914cafbd0;  1 drivers
v0x562914c9b840_0 .net *"_ivl_18", 7 0, L_0x562914cafd50;  1 drivers
L_0x7f48e14e2018 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x562914c9b920_0 .net/2u *"_ivl_2", 31 0, L_0x7f48e14e2018;  1 drivers
v0x562914c9ba00_0 .net *"_ivl_4", 31 0, L_0x562914caf840;  1 drivers
v0x562914c9bae0_0 .net *"_ivl_6", 7 0, L_0x562914caf950;  1 drivers
L_0x7f48e14e2060 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x562914c9bbc0_0 .net/2u *"_ivl_8", 31 0, L_0x7f48e14e2060;  1 drivers
v0x562914c9bca0_0 .net "reset", 0 0, v0x562914c9f6d0_0;  alias, 1 drivers
E_0x562914c9b090 .event posedge, v0x562914c98700_0;
L_0x562914c9f790 .array/port v0x562914c9b1f0, L_0x562914caf840;
L_0x562914caf840 .arith/sum 32, v0x562914c9a680_0, L_0x7f48e14e2018;
L_0x562914caf950 .array/port v0x562914c9b1f0, L_0x562914caf9f0;
L_0x562914caf9f0 .arith/sum 32, v0x562914c9a680_0, L_0x7f48e14e2060;
L_0x562914cafb30 .array/port v0x562914c9b1f0, L_0x562914cafbd0;
L_0x562914cafbd0 .arith/sum 32, v0x562914c9a680_0, L_0x7f48e14e20a8;
L_0x562914cafd50 .array/port v0x562914c9b1f0, v0x562914c9a680_0;
L_0x562914caff00 .concat [ 8 8 8 8], L_0x562914cafd50, L_0x562914cafb30, L_0x562914caf950, L_0x562914c9f790;
S_0x562914c9bdc0 .scope module, "mux_PC" "Mux" 3 108, 11 1 0, S_0x562914c4b810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Y";
    .port_info 1 /INPUT 32 "D0";
    .port_info 2 /INPUT 32 "D1";
    .port_info 3 /INPUT 1 "S";
v0x562914c9c0a0_0 .net "D0", 31 0, L_0x562914cb0a30;  alias, 1 drivers
v0x562914c9c160_0 .net "D1", 31 0, L_0x562914cb0990;  alias, 1 drivers
v0x562914c9c230_0 .net "S", 0 0, v0x562914c99290_0;  alias, 1 drivers
v0x562914c9c330_0 .net "Y", 31 0, L_0x562914cb0ad0;  alias, 1 drivers
L_0x562914cb0ad0 .functor MUXZ 32, L_0x562914cb0a30, L_0x562914cb0990, v0x562914c99290_0, C4<>;
S_0x562914c9c450 .scope module, "mux_alu" "Mux" 3 74, 11 1 0, S_0x562914c4b810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Y";
    .port_info 1 /INPUT 32 "D0";
    .port_info 2 /INPUT 32 "D1";
    .port_info 3 /INPUT 1 "S";
v0x562914c9c650_0 .net "D0", 31 0, v0x562914c9d7f0_0;  alias, 1 drivers
v0x562914c9c760_0 .net "D1", 31 0, v0x562914c9ab60_0;  alias, 1 drivers
v0x562914c9c850_0 .net "S", 0 0, v0x562914c99070_0;  alias, 1 drivers
v0x562914c9c920_0 .net "Y", 31 0, L_0x562914cb0730;  alias, 1 drivers
L_0x562914cb0730 .functor MUXZ 32, v0x562914c9d7f0_0, v0x562914c9ab60_0, v0x562914c99070_0, C4<>;
S_0x562914c9ca60 .scope module, "mux_dataMem" "Mux" 3 89, 11 1 0, S_0x562914c4b810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Y";
    .port_info 1 /INPUT 32 "D0";
    .port_info 2 /INPUT 32 "D1";
    .port_info 3 /INPUT 1 "S";
v0x562914c9ccb0_0 .net "D0", 31 0, v0x562914c98370_0;  alias, 1 drivers
v0x562914c9cde0_0 .net "D1", 31 0, v0x562914c99e20_0;  alias, 1 drivers
v0x562914c9cea0_0 .net "S", 0 0, v0x562914c99460_0;  alias, 1 drivers
v0x562914c9cfa0_0 .net "Y", 31 0, L_0x562914cb0860;  alias, 1 drivers
L_0x562914cb0860 .functor MUXZ 32, v0x562914c98370_0, v0x562914c99e20_0, v0x562914c99460_0, C4<>;
S_0x562914c9d0d0 .scope module, "register" "registers" 3 35, 12 2 0, S_0x562914c4b810;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A1";
    .port_info 1 /INPUT 5 "A2";
    .port_info 2 /INPUT 5 "A3";
    .port_info 3 /INPUT 32 "WD3";
    .port_info 4 /INPUT 1 "WE3";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "RD1";
    .port_info 8 /OUTPUT 32 "RD2";
v0x562914c9d460_0 .net "A1", 4 0, L_0x562914cb0130;  1 drivers
v0x562914c9d560_0 .net "A2", 4 0, L_0x562914cb01d0;  1 drivers
v0x562914c9d640_0 .net "A3", 4 0, L_0x562914cb0270;  1 drivers
v0x562914c9d700_0 .var "RD1", 31 0;
v0x562914c9d7f0_0 .var "RD2", 31 0;
v0x562914c9d930_0 .net "WD3", 31 0, L_0x562914cb0860;  alias, 1 drivers
v0x562914c9d9f0_0 .net "WE3", 0 0, v0x562914c993a0_0;  alias, 1 drivers
v0x562914c9da90_0 .net "clk", 0 0, v0x562914c9f5a0_0;  alias, 1 drivers
v0x562914c9db80_0 .var/i "i", 31 0;
v0x562914c9dcb0 .array "register", 0 31, 31 0;
v0x562914c9dd70_0 .net "reset", 0 0, v0x562914c9f6d0_0;  alias, 1 drivers
E_0x562914c9d3e0 .event posedge, v0x562914c98700_0, v0x562914c9a0a0_0;
    .scope S_0x562914c9ae60;
T_0 ;
    %wait E_0x562914c9b090;
    %load/vec4 v0x562914c9bca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562914c9b1f0, 4, 0;
    %pushi/vec4 196, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562914c9b1f0, 4, 0;
    %pushi/vec4 163, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562914c9b1f0, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562914c9b1f0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562914c9b1f0, 4, 0;
    %pushi/vec4 100, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562914c9b1f0, 4, 0;
    %pushi/vec4 164, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562914c9b1f0, 4, 0;
    %pushi/vec4 35, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562914c9b1f0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562914c9b1f0, 4, 0;
    %pushi/vec4 98, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562914c9b1f0, 4, 0;
    %pushi/vec4 226, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562914c9b1f0, 4, 0;
    %pushi/vec4 51, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562914c9b1f0, 4, 0;
    %pushi/vec4 254, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562914c9b1f0, 4, 0;
    %pushi/vec4 66, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562914c9b1f0, 4, 0;
    %pushi/vec4 10, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562914c9b1f0, 4, 0;
    %pushi/vec4 227, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562914c9b1f0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562914c9b1f0, 4, 0;
    %pushi/vec4 114, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562914c9b1f0, 4, 0;
    %pushi/vec4 136, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562914c9b1f0, 4, 0;
    %pushi/vec4 99, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562914c9b1f0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562914c9b1f0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562914c9b1f0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562914c9b1f0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562914c9b1f0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562914c9b1f0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562914c9b1f0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562914c9b1f0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562914c9b1f0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562914c9b1f0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562914c9b1f0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562914c9b1f0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562914c9b1f0, 4, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x562914c9d0d0;
T_1 ;
    %wait E_0x562914c9d3e0;
    %load/vec4 v0x562914c9dd70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562914c9db80_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x562914c9db80_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x562914c9db80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562914c9dcb0, 0, 4;
    %load/vec4 v0x562914c9db80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x562914c9db80_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562914c9d700_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562914c9d7f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x562914c9d9f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x562914c9d460_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x562914c9dcb0, 4;
    %assign/vec4 v0x562914c9d700_0, 0;
    %load/vec4 v0x562914c9d560_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x562914c9dcb0, 4;
    %assign/vec4 v0x562914c9d7f0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x562914c9d930_0;
    %load/vec4 v0x562914c9d640_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562914c9dcb0, 0, 4;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x562914c98880;
T_2 ;
    %wait E_0x562914c05d50;
    %load/vec4 v0x562914c99780_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562914c993a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562914c991d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562914c99460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562914c99290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562914c99070_0, 0;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562914c991d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562914c993a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x562914c99110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562914c99070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562914c99460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562914c99290_0, 0;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562914c991d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562914c993a0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x562914c99110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562914c99070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562914c99290_0, 0;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562914c991d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562914c993a0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x562914c99110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562914c99070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562914c99520_0, 0;
    %load/vec4 v0x562914c99520_0;
    %load/vec4 v0x562914c99860_0;
    %and;
    %assign/vec4 v0x562914c99290_0, 0;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562914c991d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562914c993a0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x562914c99110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562914c99520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562914c99460_0, 0;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562914c993a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562914c991d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x562914c99110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562914c99070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562914c99460_0, 0;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x562914c97fe0;
T_3 ;
    %wait E_0x562914c3ec80;
    %load/vec4 v0x562914c98700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562914c98370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562914c985f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x562914c98290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %jmp T_3.12;
T_3.2 ;
    %load/vec4 v0x562914c98450_0;
    %load/vec4 v0x562914c98510_0;
    %add;
    %assign/vec4 v0x562914c98370_0, 0;
    %jmp T_3.12;
T_3.3 ;
    %load/vec4 v0x562914c98450_0;
    %load/vec4 v0x562914c98510_0;
    %sub;
    %assign/vec4 v0x562914c98370_0, 0;
    %jmp T_3.12;
T_3.4 ;
    %load/vec4 v0x562914c98450_0;
    %ix/getv 4, v0x562914c98510_0;
    %shiftl 4;
    %assign/vec4 v0x562914c98370_0, 0;
    %jmp T_3.12;
T_3.5 ;
    %load/vec4 v0x562914c98450_0;
    %load/vec4 v0x562914c98510_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %assign/vec4 v0x562914c98370_0, 0;
    %jmp T_3.12;
T_3.6 ;
    %load/vec4 v0x562914c98450_0;
    %load/vec4 v0x562914c98510_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.16, 8;
T_3.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.16, 8;
 ; End of false expr.
    %blend;
T_3.16;
    %assign/vec4 v0x562914c98370_0, 0;
    %jmp T_3.12;
T_3.7 ;
    %load/vec4 v0x562914c98450_0;
    %load/vec4 v0x562914c98510_0;
    %xor;
    %assign/vec4 v0x562914c98370_0, 0;
    %jmp T_3.12;
T_3.8 ;
    %load/vec4 v0x562914c98450_0;
    %ix/getv 4, v0x562914c98510_0;
    %shiftr 4;
    %assign/vec4 v0x562914c98370_0, 0;
    %jmp T_3.12;
T_3.9 ;
    %load/vec4 v0x562914c98450_0;
    %ix/getv 4, v0x562914c98510_0;
    %shiftl 4;
    %assign/vec4 v0x562914c98370_0, 0;
    %jmp T_3.12;
T_3.10 ;
    %load/vec4 v0x562914c98450_0;
    %load/vec4 v0x562914c98510_0;
    %or;
    %assign/vec4 v0x562914c98370_0, 0;
    %jmp T_3.12;
T_3.11 ;
    %load/vec4 v0x562914c98450_0;
    %load/vec4 v0x562914c98510_0;
    %and;
    %assign/vec4 v0x562914c98370_0, 0;
    %jmp T_3.12;
T_3.12 ;
    %pop/vec4 1;
    %load/vec4 v0x562914c98370_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.17, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562914c985f0_0, 0;
    %jmp T_3.18;
T_3.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562914c985f0_0, 0;
T_3.18 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x562914c9a8d0;
T_4 ;
    %wait E_0x562914c292f0;
    %load/vec4 v0x562914c9ac40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562914c9ab60_0, 0, 32;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x562914c9ad10_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x562914c9ad10_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x562914c9ab60_0, 0, 32;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x562914c9ad10_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x562914c9ad10_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562914c9ad10_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x562914c9ab60_0, 0, 32;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x562914c9ad10_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x562914c9ad10_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562914c9ad10_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562914c9ad10_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x562914c9ab60_0, 0, 32;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x562914c99aa0;
T_5 ;
    %wait E_0x562914c3ecc0;
    %load/vec4 v0x562914c99fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x562914c99ee0_0;
    %ix/getv 3, v0x562914c99d40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562914c9a190, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %ix/getv 4, v0x562914c99d40_0;
    %load/vec4a v0x562914c9a190, 4;
    %assign/vec4 v0x562914c99e20_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x562914c9a2f0;
T_6 ;
    %wait E_0x562914c3ecc0;
    %load/vec4 v0x562914c9a7a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562914c9a680_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x562914c9a5c0_0;
    %assign/vec4 v0x562914c9a680_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x562914c76090;
T_7 ;
    %delay 5, 0;
    %load/vec4 v0x562914c9f5a0_0;
    %inv;
    %store/vec4 v0x562914c9f5a0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x562914c76090;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562914c9f5a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562914c9f6d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562914c9f6d0_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 17 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x562914c76090;
T_9 ;
    %vpi_call 2 22 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "top_tb.v";
    "top.v";
    "./../adder/adder.v";
    "./../ALU/ALU.v";
    "./../Control/Control.v";
    "./../data_memory/data_memory.v";
    "./../Dff/Dff.sv";
    "./../extend/extend.v";
    "./../instruction_memory/instruction_memory.v";
    "./../Mux/Mux.sv";
    "./../Registers/Register.v";
