$date
	Sun Oct 23 10:06:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#445125
b10010 !
1"
#445126
b10010 &
b10010 %
1$
#445127
0"
#445130
b1001 &
b1001 %
#445134
b11100 &
b11100 %
#445138
b1110 &
b1110 %
#445142
b111 &
b111 %
#445146
b10110 &
b10110 %
#445150
b1011 &
b1011 %
#445154
b100010 &
b100010 %
#445158
b10001 &
b10001 %
#445162
b110100 &
b110100 %
#445166
b11010 &
b11010 %
#445170
b1101 &
b1101 %
#445174
b101000 &
b101000 %
#445178
b10100 &
b10100 %
#445182
b1010 &
b1010 %
#445186
b101 &
b101 %
#445190
b10000 &
b10000 %
#445194
b1000 &
b1000 %
#445198
b100 &
b100 %
#445202
b10 &
b10 %
#445206
b1 &
1#
b1 %
#445210
b0 &
b0 %
0#
0$
#1417089
b10001 !
1"
#1417090
b10001 &
b10001 %
1$
#1417091
0"
#1417094
b110100 &
b110100 %
#1417098
b11010 &
b11010 %
#1417102
b1101 &
b1101 %
#1417106
b101000 &
b101000 %
#1417110
b10100 &
b10100 %
#1417114
b1010 &
b1010 %
#1417118
b101 &
b101 %
#1417122
b10000 &
b10000 %
#1417126
b1000 &
b1000 %
#1417130
b100 &
b100 %
#1417134
b10 &
b10 %
#1417138
b1 &
b1 %
1#
#1417142
b0 &
0#
b0 %
0$
#2431472
b10 !
1"
#2431474
b10 &
b10 %
1$
#2431475
0"
#2431478
b1 &
1#
b1 %
#2431482
b0 &
b0 %
0#
0$
#4500012
