* Z:\mnt\design.r\spice\examples\4351.asc
V1 IN1 0 PWL(0 0 100u 5 0.4m 5 +10u 4.5 +200u 4.5 +10u 5 1.3m 5 +1u 6.5 +1u 5 2m 5 +10u 0 +200u 0 +10u 5)
M§Q1 IN1 N010 N009 N009 Si4862DY
R1 IN1 N014 24.9K
R2 N014 N016 232
R3 N016 0 1.47K
L1 IN1 N011 4.7µ Rser=175m Rpar=2K
C1 N012 0 1µ
C2 OUT 0 22µ Rser=10m
XU1 N010 N012 IN1 N011 0 N016 N014 N015 N013 OUT LT4351
R4 IN2 N006 24.9K
R5 N006 N008 232
R6 N008 0 1.47K
L2 IN2 N003 4.7µ Rser=175m Rpar=2K
C3 N004 0 1µ
XU2 N002 N004 IN2 N003 0 N008 N006 N007 N005 OUT LT4351
R7 N015 IN1 10K
R8 N013 IN1 10K
R9 N005 IN2 10K
R10 N007 IN2 10K
V2 IN2 0 PWL(0 0 160u 5 0.8m 5 +10u 4.5 +200u 4.5 +10u 5)
M§Q2 OUT N010 N009 N009 Si4862DY
M§Q3 OUT N002 N001 N001 Si4862DY
M§Q4 IN2 N002 N001 N001 Si4862DY
D1 0 N011 MBR0530L
D2 N011 N012 MBR0530L
D3 N003 N004 MBR0530L
D4 0 N003 MBR0530L
Rload OUT 0 100
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2.5m
.lib LT4351.sub
.backanno
.end
