// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
// Date        : Sat Dec 31 11:50:08 2016
// Host        : skyworks running 64-bit Ubuntu 16.04.1 LTS
// Command     : write_verilog -force -mode funcsim -rename_top top_blk_axi_cdma_0_0 -prefix
//               top_blk_axi_cdma_0_0_ top_blk_axi_cdma_0_0_sim_netlist.v
// Design      : top_blk_axi_cdma_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z010clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_AXI_LITE_IS_ASYNC = "1" *) (* C_DLYTMR_RESOLUTION = "256" *) (* C_FAMILY = "zynq" *) 
(* C_INCLUDE_DRE = "1" *) (* C_INCLUDE_SF = "1" *) (* C_INCLUDE_SG = "1" *) 
(* C_INSTANCE = "axi_cdma" *) (* C_M_AXI_ADDR_WIDTH = "32" *) (* C_M_AXI_DATA_WIDTH = "64" *) 
(* C_M_AXI_MAX_BURST_LEN = "16" *) (* C_M_AXI_SG_ADDR_WIDTH = "32" *) (* C_M_AXI_SG_DATA_WIDTH = "32" *) 
(* C_READ_ADDR_PIPE_DEPTH = "4" *) (* C_S_AXI_LITE_ADDR_WIDTH = "6" *) (* C_S_AXI_LITE_DATA_WIDTH = "32" *) 
(* C_USE_DATAMOVER_LITE = "0" *) (* C_WRITE_ADDR_PIPE_DEPTH = "4" *) (* downgradeipidentifiedwarnings = "yes" *) 
module top_blk_axi_cdma_0_0_axi_cdma
   (m_axi_aclk,
    s_axi_lite_aclk,
    s_axi_lite_aresetn,
    cdma_introut,
    s_axi_lite_awready,
    s_axi_lite_awvalid,
    s_axi_lite_awaddr,
    s_axi_lite_wready,
    s_axi_lite_wvalid,
    s_axi_lite_wdata,
    s_axi_lite_bready,
    s_axi_lite_bvalid,
    s_axi_lite_bresp,
    s_axi_lite_arready,
    s_axi_lite_arvalid,
    s_axi_lite_araddr,
    s_axi_lite_rready,
    s_axi_lite_rvalid,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    m_axi_arready,
    m_axi_arvalid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arprot,
    m_axi_arcache,
    m_axi_rready,
    m_axi_rvalid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_awready,
    m_axi_awvalid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awprot,
    m_axi_awcache,
    m_axi_wready,
    m_axi_wvalid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_bready,
    m_axi_bvalid,
    m_axi_bresp,
    m_axi_sg_awready,
    m_axi_sg_awvalid,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    m_axi_sg_awprot,
    m_axi_sg_awcache,
    m_axi_sg_wready,
    m_axi_sg_wvalid,
    m_axi_sg_wdata,
    m_axi_sg_wstrb,
    m_axi_sg_wlast,
    m_axi_sg_bready,
    m_axi_sg_bvalid,
    m_axi_sg_bresp,
    m_axi_sg_arready,
    m_axi_sg_arvalid,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_arprot,
    m_axi_sg_arcache,
    m_axi_sg_rready,
    m_axi_sg_rvalid,
    m_axi_sg_rdata,
    m_axi_sg_rresp,
    m_axi_sg_rlast,
    cdma_tvect_out);
  input m_axi_aclk;
  input s_axi_lite_aclk;
  input s_axi_lite_aresetn;
  output cdma_introut;
  output s_axi_lite_awready;
  input s_axi_lite_awvalid;
  input [5:0]s_axi_lite_awaddr;
  output s_axi_lite_wready;
  input s_axi_lite_wvalid;
  input [31:0]s_axi_lite_wdata;
  input s_axi_lite_bready;
  output s_axi_lite_bvalid;
  output [1:0]s_axi_lite_bresp;
  output s_axi_lite_arready;
  input s_axi_lite_arvalid;
  input [5:0]s_axi_lite_araddr;
  input s_axi_lite_rready;
  output s_axi_lite_rvalid;
  output [31:0]s_axi_lite_rdata;
  output [1:0]s_axi_lite_rresp;
  input m_axi_arready;
  output m_axi_arvalid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arcache;
  output m_axi_rready;
  input m_axi_rvalid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input m_axi_awready;
  output m_axi_awvalid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awcache;
  input m_axi_wready;
  output m_axi_wvalid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output m_axi_bready;
  input m_axi_bvalid;
  input [1:0]m_axi_bresp;
  input m_axi_sg_awready;
  output m_axi_sg_awvalid;
  output [31:0]m_axi_sg_awaddr;
  output [7:0]m_axi_sg_awlen;
  output [2:0]m_axi_sg_awsize;
  output [1:0]m_axi_sg_awburst;
  output [2:0]m_axi_sg_awprot;
  output [3:0]m_axi_sg_awcache;
  input m_axi_sg_wready;
  output m_axi_sg_wvalid;
  output [31:0]m_axi_sg_wdata;
  output [3:0]m_axi_sg_wstrb;
  output m_axi_sg_wlast;
  output m_axi_sg_bready;
  input m_axi_sg_bvalid;
  input [1:0]m_axi_sg_bresp;
  input m_axi_sg_arready;
  output m_axi_sg_arvalid;
  output [31:0]m_axi_sg_araddr;
  output [7:0]m_axi_sg_arlen;
  output [2:0]m_axi_sg_arsize;
  output [1:0]m_axi_sg_arburst;
  output [2:0]m_axi_sg_arprot;
  output [3:0]m_axi_sg_arcache;
  output m_axi_sg_rready;
  input m_axi_sg_rvalid;
  input [31:0]m_axi_sg_rdata;
  input [1:0]m_axi_sg_rresp;
  input m_axi_sg_rlast;
  output [31:0]cdma_tvect_out;

  wire \<const0> ;
  wire \<const1> ;
  wire cdma_introut;
  wire [24:0]\^cdma_tvect_out ;
  wire m_axi_aclk;
  wire [31:0]m_axi_araddr;
  wire [0:0]\^m_axi_arburst ;
  wire [3:0]\^m_axi_arlen ;
  wire m_axi_arready;
  wire [1:0]\^m_axi_arsize ;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [0:0]\^m_axi_awburst ;
  wire [3:0]\^m_axi_awlen ;
  wire m_axi_awready;
  wire [1:0]\^m_axi_awsize ;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [63:0]m_axi_rdata;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:6]\^m_axi_sg_araddr ;
  wire [0:0]\^m_axi_sg_arburst ;
  wire [2:2]\^m_axi_sg_arlen ;
  wire m_axi_sg_arready;
  wire m_axi_sg_arvalid;
  wire [31:3]\^m_axi_sg_awaddr ;
  wire m_axi_sg_awready;
  wire [1:1]\^m_axi_sg_awsize ;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire [31:28]\^m_axi_sg_wdata ;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire [0:0]\^m_axi_sg_wstrb ;
  wire m_axi_sg_wvalid;
  wire [63:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [7:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire s_axi_lite_aclk;
  wire [5:0]s_axi_lite_araddr;
  wire s_axi_lite_aresetn;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [5:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wvalid;

  assign cdma_tvect_out[31] = \<const0> ;
  assign cdma_tvect_out[30] = \<const0> ;
  assign cdma_tvect_out[29] = \<const0> ;
  assign cdma_tvect_out[28] = \<const0> ;
  assign cdma_tvect_out[27] = \<const0> ;
  assign cdma_tvect_out[26] = \<const0> ;
  assign cdma_tvect_out[25] = \<const0> ;
  assign cdma_tvect_out[24:8] = \^cdma_tvect_out [24:8];
  assign cdma_tvect_out[7] = \<const0> ;
  assign cdma_tvect_out[6:0] = \^cdma_tvect_out [6:0];
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \^m_axi_arburst [0];
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const1> ;
  assign m_axi_arcache[0] = \<const1> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3:0] = \^m_axi_arlen [3:0];
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1:0] = \^m_axi_arsize [1:0];
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \^m_axi_awburst [0];
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const1> ;
  assign m_axi_awcache[0] = \<const1> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3:0] = \^m_axi_awlen [3:0];
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1:0] = \^m_axi_awsize [1:0];
  assign m_axi_sg_araddr[31:6] = \^m_axi_sg_araddr [31:6];
  assign m_axi_sg_araddr[5] = \<const0> ;
  assign m_axi_sg_araddr[4] = \<const0> ;
  assign m_axi_sg_araddr[3] = \<const0> ;
  assign m_axi_sg_araddr[2] = \<const0> ;
  assign m_axi_sg_araddr[1] = \<const0> ;
  assign m_axi_sg_araddr[0] = \<const0> ;
  assign m_axi_sg_arburst[1] = \<const0> ;
  assign m_axi_sg_arburst[0] = \^m_axi_sg_arburst [0];
  assign m_axi_sg_arcache[3] = \<const0> ;
  assign m_axi_sg_arcache[2] = \<const0> ;
  assign m_axi_sg_arcache[1] = \<const1> ;
  assign m_axi_sg_arcache[0] = \<const1> ;
  assign m_axi_sg_arlen[7] = \<const0> ;
  assign m_axi_sg_arlen[6] = \<const0> ;
  assign m_axi_sg_arlen[5] = \<const0> ;
  assign m_axi_sg_arlen[4] = \<const0> ;
  assign m_axi_sg_arlen[3] = \<const0> ;
  assign m_axi_sg_arlen[2] = \^m_axi_sg_arlen [2];
  assign m_axi_sg_arlen[1] = \^m_axi_sg_arlen [2];
  assign m_axi_sg_arlen[0] = \^m_axi_sg_arlen [2];
  assign m_axi_sg_arprot[2] = \<const0> ;
  assign m_axi_sg_arprot[1] = \<const0> ;
  assign m_axi_sg_arprot[0] = \<const0> ;
  assign m_axi_sg_arsize[2] = \<const0> ;
  assign m_axi_sg_arsize[1] = \^m_axi_sg_arlen [2];
  assign m_axi_sg_arsize[0] = \<const0> ;
  assign m_axi_sg_awaddr[31:6] = \^m_axi_sg_awaddr [31:6];
  assign m_axi_sg_awaddr[5] = \<const0> ;
  assign m_axi_sg_awaddr[4:3] = \^m_axi_sg_awaddr [4:3];
  assign m_axi_sg_awaddr[2] = \^m_axi_sg_awaddr [3];
  assign m_axi_sg_awaddr[1] = \<const0> ;
  assign m_axi_sg_awaddr[0] = \<const0> ;
  assign m_axi_sg_awburst[1] = \<const0> ;
  assign m_axi_sg_awburst[0] = \^m_axi_sg_awaddr [3];
  assign m_axi_sg_awcache[3] = \<const0> ;
  assign m_axi_sg_awcache[2] = \<const0> ;
  assign m_axi_sg_awcache[1] = \<const1> ;
  assign m_axi_sg_awcache[0] = \<const1> ;
  assign m_axi_sg_awlen[7] = \<const0> ;
  assign m_axi_sg_awlen[6] = \<const0> ;
  assign m_axi_sg_awlen[5] = \<const0> ;
  assign m_axi_sg_awlen[4] = \<const0> ;
  assign m_axi_sg_awlen[3] = \<const0> ;
  assign m_axi_sg_awlen[2] = \<const0> ;
  assign m_axi_sg_awlen[1] = \<const0> ;
  assign m_axi_sg_awlen[0] = \<const0> ;
  assign m_axi_sg_awprot[2] = \<const0> ;
  assign m_axi_sg_awprot[1] = \<const0> ;
  assign m_axi_sg_awprot[0] = \<const0> ;
  assign m_axi_sg_awsize[2] = \<const0> ;
  assign m_axi_sg_awsize[1] = \^m_axi_sg_awsize [1];
  assign m_axi_sg_awsize[0] = \<const0> ;
  assign m_axi_sg_wdata[31:28] = \^m_axi_sg_wdata [31:28];
  assign m_axi_sg_wdata[27] = \<const0> ;
  assign m_axi_sg_wdata[26] = \<const0> ;
  assign m_axi_sg_wdata[25] = \<const0> ;
  assign m_axi_sg_wdata[24] = \<const0> ;
  assign m_axi_sg_wdata[23] = \<const0> ;
  assign m_axi_sg_wdata[22] = \<const0> ;
  assign m_axi_sg_wdata[21] = \<const0> ;
  assign m_axi_sg_wdata[20] = \<const0> ;
  assign m_axi_sg_wdata[19] = \<const0> ;
  assign m_axi_sg_wdata[18] = \<const0> ;
  assign m_axi_sg_wdata[17] = \<const0> ;
  assign m_axi_sg_wdata[16] = \<const0> ;
  assign m_axi_sg_wdata[15] = \<const0> ;
  assign m_axi_sg_wdata[14] = \<const0> ;
  assign m_axi_sg_wdata[13] = \<const0> ;
  assign m_axi_sg_wdata[12] = \<const0> ;
  assign m_axi_sg_wdata[11] = \<const0> ;
  assign m_axi_sg_wdata[10] = \<const0> ;
  assign m_axi_sg_wdata[9] = \<const0> ;
  assign m_axi_sg_wdata[8] = \<const0> ;
  assign m_axi_sg_wdata[7] = \<const0> ;
  assign m_axi_sg_wdata[6] = \<const0> ;
  assign m_axi_sg_wdata[5] = \<const0> ;
  assign m_axi_sg_wdata[4] = \<const0> ;
  assign m_axi_sg_wdata[3] = \<const0> ;
  assign m_axi_sg_wdata[2] = \<const0> ;
  assign m_axi_sg_wdata[1] = \<const0> ;
  assign m_axi_sg_wdata[0] = \<const0> ;
  assign m_axi_sg_wstrb[3] = \^m_axi_sg_wstrb [0];
  assign m_axi_sg_wstrb[2] = \^m_axi_sg_wstrb [0];
  assign m_axi_sg_wstrb[1] = \^m_axi_sg_wstrb [0];
  assign m_axi_sg_wstrb[0] = \^m_axi_sg_wstrb [0];
  assign s_axi_lite_bresp[1] = \<const0> ;
  assign s_axi_lite_bresp[0] = \<const0> ;
  assign s_axi_lite_rresp[1] = \<const0> ;
  assign s_axi_lite_rresp[0] = \<const0> ;
  assign s_axi_lite_wready = s_axi_lite_awready;
  top_blk_axi_cdma_0_0_axi_cdma_sg_wrap \GEN_SG_MODE.I_SG_MODE_WRAP 
       (.cdma_introut(cdma_introut),
        .cdma_tvect_out({\^cdma_tvect_out [24:8],\^cdma_tvect_out [6:0]}),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(\^m_axi_arburst ),
        .m_axi_arlen(\^m_axi_arlen ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arsize(\^m_axi_arsize ),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(\^m_axi_awburst ),
        .m_axi_awlen(\^m_axi_awlen ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awsize(\^m_axi_awsize ),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_sg_araddr(\^m_axi_sg_araddr ),
        .m_axi_sg_arburst(\^m_axi_sg_arburst ),
        .m_axi_sg_arlen(\^m_axi_sg_arlen ),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_awaddr({\^m_axi_sg_awaddr [31:6],\^m_axi_sg_awaddr [4:3]}),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(\^m_axi_sg_awsize ),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_wdata(\^m_axi_sg_wdata ),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .\m_axi_sg_wstrb[0] (\^m_axi_sg_wstrb ),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr[5:2]),
        .s_axi_lite_aresetn(s_axi_lite_aresetn),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr[5:2]),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wvalid(s_axi_lite_wvalid));
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
endmodule

module top_blk_axi_cdma_0_0_axi_cdma_lite_if
   (s_axi_lite_arready,
    s_axi_lite_rvalid,
    s_axi_lite_awready,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 ,
    curdesc_lsb_i0,
    sig_axi2ip_wrce,
    dmacr_i,
    scndry_vect_out,
    SR,
    s_axi_lite_bvalid,
    s_axi_lite_rdata,
    E,
    \sig_sa_register_lsb_reg[0] ,
    \taildesc_lsb_i_reg[31] ,
    p_0_in,
    out,
    s_axi_lite_aclk,
    s_axi_lite_arvalid,
    \GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ,
    m_axi_aclk,
    s_axi_lite_awvalid,
    p_1_out,
    s_axi_lite_wvalid,
    idle_reg,
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] ,
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ,
    \dmacr_i_reg[2] ,
    Q,
    \sig_sa_register_lsb_reg[22] ,
    \sig_btt_register_reg[22] ,
    \dmacr_i_reg[3] ,
    \dmacr_i_reg[4] ,
    dma_interr_reg,
    dma_keyhole_write,
    dma_slverr_reg,
    \taildesc_lsb_i_reg[22] ,
    \dmacr_i_reg[6] ,
    \curdesc_lsb_i_reg[31] ,
    sg_interr_reg,
    sg_slverr_reg,
    sg_decerr_reg,
    \GEN_DMACR_SG.sig_ioc_irqen_reg_reg ,
    \GEN_DMACR_SG.sig_dly_irqen_reg_reg ,
    \GEN_DMACR_SG.sig_err_irqen_reg_reg ,
    sig_reg2sg_dmacr,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ,
    \taildesc_lsb_i_reg[23] ,
    \taildesc_lsb_i_reg[24] ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ,
    \taildesc_lsb_i_reg[25] ,
    \taildesc_lsb_i_reg[26] ,
    \taildesc_lsb_i_reg[27] ,
    \taildesc_lsb_i_reg[28] ,
    \taildesc_lsb_i_reg[29] ,
    \taildesc_lsb_i_reg[30] ,
    \taildesc_lsb_i_reg[31]_0 ,
    s_axi_lite_awaddr,
    s_axi_lite_wdata,
    s_axi_lite_araddr,
    s_axi_lite_bready,
    s_axi_lite_rready,
    \GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg );
  output s_axi_lite_arready;
  output s_axi_lite_rvalid;
  output s_axi_lite_awready;
  output [5:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 ;
  output curdesc_lsb_i0;
  output [2:0]sig_axi2ip_wrce;
  output [0:0]dmacr_i;
  output [31:0]scndry_vect_out;
  output [0:0]SR;
  output s_axi_lite_bvalid;
  output [31:0]s_axi_lite_rdata;
  output [0:0]E;
  output [0:0]\sig_sa_register_lsb_reg[0] ;
  output [0:0]\taildesc_lsb_i_reg[31] ;
  output p_0_in;
  input out;
  input s_axi_lite_aclk;
  input s_axi_lite_arvalid;
  input \GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ;
  input m_axi_aclk;
  input s_axi_lite_awvalid;
  input p_1_out;
  input s_axi_lite_wvalid;
  input idle_reg;
  input [0:0]\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] ;
  input \GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ;
  input \dmacr_i_reg[2] ;
  input [22:0]Q;
  input [22:0]\sig_sa_register_lsb_reg[22] ;
  input [22:0]\sig_btt_register_reg[22] ;
  input \dmacr_i_reg[3] ;
  input [0:0]\dmacr_i_reg[4] ;
  input dma_interr_reg;
  input dma_keyhole_write;
  input dma_slverr_reg;
  input [16:0]\taildesc_lsb_i_reg[22] ;
  input \dmacr_i_reg[6] ;
  input [21:0]\curdesc_lsb_i_reg[31] ;
  input sg_interr_reg;
  input sg_slverr_reg;
  input sg_decerr_reg;
  input \GEN_DMACR_SG.sig_ioc_irqen_reg_reg ;
  input \GEN_DMACR_SG.sig_dly_irqen_reg_reg ;
  input \GEN_DMACR_SG.sig_err_irqen_reg_reg ;
  input [15:0]sig_reg2sg_dmacr;
  input [7:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ;
  input \taildesc_lsb_i_reg[23] ;
  input \taildesc_lsb_i_reg[24] ;
  input [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ;
  input \taildesc_lsb_i_reg[25] ;
  input \taildesc_lsb_i_reg[26] ;
  input \taildesc_lsb_i_reg[27] ;
  input \taildesc_lsb_i_reg[28] ;
  input \taildesc_lsb_i_reg[29] ;
  input \taildesc_lsb_i_reg[30] ;
  input \taildesc_lsb_i_reg[31]_0 ;
  input [3:0]s_axi_lite_awaddr;
  input [31:0]s_axi_lite_wdata;
  input [3:0]s_axi_lite_araddr;
  input s_axi_lite_bready;
  input s_axi_lite_rready;
  input [0:0]\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg ;

  wire [0:0]\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] ;
  wire [0:0]E;
  wire \GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0 ;
  wire \GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_2 ;
  wire \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_0 ;
  wire \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_1 ;
  wire \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_10 ;
  wire \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_11 ;
  wire \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_12 ;
  wire \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_13 ;
  wire \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_14 ;
  wire \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_15 ;
  wire \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_2 ;
  wire \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_3 ;
  wire \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_4 ;
  wire \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_5 ;
  wire \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_6 ;
  wire \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_7 ;
  wire \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_8 ;
  wire \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_9 ;
  wire \GEN_ASYNC_READ.arready_d10_reg_r_n_0 ;
  wire \GEN_ASYNC_READ.arready_d10_reg_srl10___GEN_SG_MODE.I_SG_MODE_WRAP_I_HYBRID_REG_MODULE_I_AXI_LITE_GEN_ASYNC_READ.arready_d10_reg_r_n_0 ;
  wire \GEN_ASYNC_READ.arready_d11_reg_GEN_SG_MODE.I_SG_MODE_WRAP_I_HYBRID_REG_MODULE_I_AXI_LITE_GEN_ASYNC_READ.arready_d11_reg_r_n_0 ;
  wire \GEN_ASYNC_READ.arready_d11_reg_gate_n_0 ;
  wire \GEN_ASYNC_READ.arready_d11_reg_r_n_0 ;
  wire \GEN_ASYNC_READ.arready_d1_reg_r_n_0 ;
  wire \GEN_ASYNC_READ.arready_d2_reg_r_n_0 ;
  wire \GEN_ASYNC_READ.arready_d3_reg_r_n_0 ;
  wire \GEN_ASYNC_READ.arready_d4_reg_r_n_0 ;
  wire \GEN_ASYNC_READ.arready_d5_reg_r_n_0 ;
  wire \GEN_ASYNC_READ.arready_d6_reg_r_n_0 ;
  wire \GEN_ASYNC_READ.arready_d7_reg_r_n_0 ;
  wire \GEN_ASYNC_READ.arready_d8_reg_r_n_0 ;
  wire \GEN_ASYNC_READ.arready_d9_reg_r_n_0 ;
  wire \GEN_ASYNC_READ.axi2ip_rdce[15]_i_1_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_6_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_7_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_8_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_9_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_3_n_0 ;
  wire [5:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 ;
  wire \GEN_ASYNC_READ.read_in_progress_i_1_n_0 ;
  wire \GEN_ASYNC_READ.s_axi_lite_rvalid_i_i_1_n_0 ;
  wire \GEN_ASYNC_WRITE.REG2_WREADY_n_0 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_0 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_1 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_2 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_3 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_4 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_5 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_6 ;
  wire \GEN_ASYNC_WRITE.awvalid_cdc_from_i_1_n_0 ;
  wire \GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1_n_0 ;
  wire \GEN_ASYNC_WRITE.bvalid_i_i_1_n_0 ;
  wire \GEN_ASYNC_WRITE.ip_addr_cap_i_2_n_0 ;
  wire \GEN_ASYNC_WRITE.ip_data_cap_i_1_n_0 ;
  wire \GEN_ASYNC_WRITE.rdy_cdc_from_i_1_n_0 ;
  wire \GEN_ASYNC_WRITE.rdy_i_1_n_0 ;
  wire \GEN_ASYNC_WRITE.rdy_to2_reg_n_0 ;
  wire \GEN_ASYNC_WRITE.wvalid_cdc_from_i_1_n_0 ;
  wire \GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ;
  wire [0:0]\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg ;
  wire \GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ;
  wire \GEN_DMACR_SG.sig_dly_irqen_reg_reg ;
  wire \GEN_DMACR_SG.sig_err_irqen_reg_reg ;
  wire \GEN_DMACR_SG.sig_ioc_irqen_reg_reg ;
  wire [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ;
  wire [7:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ;
  wire [22:0]Q;
  wire [0:0]SR;
  wire arready_d12;
  wire arvalid;
  wire arvalid_d1;
  wire arvalid_d1_i_1_n_0;
  wire arvalid_re__0;
  wire awvalid;
  wire awvalid_cdc_from;
  wire awvalid_d1;
  wire awvalid_to;
  wire awvalid_to2;
  wire [15:3]axi2ip_rdce;
  wire curdesc_lsb_i0;
  wire [21:0]\curdesc_lsb_i_reg[31] ;
  wire dma_interr_reg;
  wire dma_keyhole_write;
  wire dma_slverr_reg;
  wire [0:0]dmacr_i;
  wire \dmacr_i_reg[2] ;
  wire \dmacr_i_reg[3] ;
  wire [0:0]\dmacr_i_reg[4] ;
  wire \dmacr_i_reg[6] ;
  wire idle_reg;
  wire ip_addr_cap;
  wire ip_arvalid_d2;
  wire ip_arvalid_d3;
  wire ip_data_cap;
  wire [31:0]lite_rdata_cdc_from;
  wire [31:0]lite_rdata_d2;
  wire m_axi_aclk;
  wire out;
  wire p_0_in;
  wire p_0_out;
  wire p_1_out;
  wire rdy;
  wire rdy_back;
  wire rdy_back_to;
  wire rdy_cdc_from;
  wire rdy_to;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire rdy_to2_cdc_from;
  wire read_in_progress;
  wire rvalid;
  wire s_axi_lite_aclk;
  wire [3:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [3:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wvalid;
  wire [31:0]scndry_vect_out;
  wire sg_decerr_reg;
  wire sg_interr_reg;
  wire sg_slverr_reg;
  wire [2:0]sig_axi2ip_wrce;
  wire [22:0]\sig_btt_register_reg[22] ;
  wire [31:0]sig_ip2axi_rddata1_out;
  wire [15:0]sig_reg2sg_dmacr;
  wire [0:0]\sig_sa_register_lsb_reg[0] ;
  wire [22:0]\sig_sa_register_lsb_reg[22] ;
  wire [16:0]\taildesc_lsb_i_reg[22] ;
  wire \taildesc_lsb_i_reg[23] ;
  wire \taildesc_lsb_i_reg[24] ;
  wire \taildesc_lsb_i_reg[25] ;
  wire \taildesc_lsb_i_reg[26] ;
  wire \taildesc_lsb_i_reg[27] ;
  wire \taildesc_lsb_i_reg[28] ;
  wire \taildesc_lsb_i_reg[29] ;
  wire \taildesc_lsb_i_reg[30] ;
  wire [0:0]\taildesc_lsb_i_reg[31] ;
  wire \taildesc_lsb_i_reg[31]_0 ;
  wire wvalid;
  wire wvalid_cdc_from;
  wire wvalid_d1;
  wire wvalid_to;
  wire wvalid_to2;

  top_blk_axi_cdma_0_0_cdc_sync__parameterized3 \GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK 
       (.\GEN_ASYNC_READ.axi2ip_rdce_reg[0] (\GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0 ),
        .\GEN_ASYNC_READ.rvalid_reg (\GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_2 ),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg (\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ),
        .ip_arvalid_d3(ip_arvalid_d3),
        .m_axi_aclk(m_axi_aclk),
        .s_axi_lite_arready(s_axi_lite_arready),
        .scndry_out(ip_arvalid_d2));
  top_blk_axi_cdma_0_0_cdc_sync__parameterized4 \GEN_ASYNC_READ.REG_DATA2LITE_CLOCK 
       (.Q(lite_rdata_cdc_from),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_vect_out(lite_rdata_d2));
  top_blk_axi_cdma_0_0_cdc_sync__parameterized2 \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK 
       (.\GEN_ASYNC_READ.axi2ip_rdce_reg[0] (\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_0 ),
        .\GEN_ASYNC_READ.axi2ip_rdce_reg[10] (\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_10 ),
        .\GEN_ASYNC_READ.axi2ip_rdce_reg[11] (\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_12 ),
        .\GEN_ASYNC_READ.axi2ip_rdce_reg[12] (\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_14 ),
        .\GEN_ASYNC_READ.axi2ip_rdce_reg[13] (\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_13 ),
        .\GEN_ASYNC_READ.axi2ip_rdce_reg[14] (\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_15 ),
        .\GEN_ASYNC_READ.axi2ip_rdce_reg[15] (\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_11 ),
        .\GEN_ASYNC_READ.axi2ip_rdce_reg[1] (\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_1 ),
        .\GEN_ASYNC_READ.axi2ip_rdce_reg[2] (\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_2 ),
        .\GEN_ASYNC_READ.axi2ip_rdce_reg[3] (\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_3 ),
        .\GEN_ASYNC_READ.axi2ip_rdce_reg[4] (\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_4 ),
        .\GEN_ASYNC_READ.axi2ip_rdce_reg[5] (\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_5 ),
        .\GEN_ASYNC_READ.axi2ip_rdce_reg[6] (\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_6 ),
        .\GEN_ASYNC_READ.axi2ip_rdce_reg[7] (\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_7 ),
        .\GEN_ASYNC_READ.axi2ip_rdce_reg[8] (\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_8 ),
        .\GEN_ASYNC_READ.axi2ip_rdce_reg[9] (\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_9 ),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg (\GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_0 ),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg_0 (\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ),
        .ip_arvalid_d3(ip_arvalid_d3),
        .m_axi_aclk(m_axi_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .scndry_out(ip_arvalid_d2));
  FDRE \GEN_ASYNC_READ.arready_d10_reg_r 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.arready_d9_reg_r_n_0 ),
        .Q(\GEN_ASYNC_READ.arready_d10_reg_r_n_0 ),
        .R(out));
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_AXI_LITE/GEN_ASYNC_READ.arready_d10_reg_srl10___GEN_SG_MODE.I_SG_MODE_WRAP_I_HYBRID_REG_MODULE_I_AXI_LITE_GEN_ASYNC_READ.arready_d10_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \GEN_ASYNC_READ.arready_d10_reg_srl10___GEN_SG_MODE.I_SG_MODE_WRAP_I_HYBRID_REG_MODULE_I_AXI_LITE_GEN_ASYNC_READ.arready_d10_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(s_axi_lite_aclk),
        .D(s_axi_lite_arready),
        .Q(\GEN_ASYNC_READ.arready_d10_reg_srl10___GEN_SG_MODE.I_SG_MODE_WRAP_I_HYBRID_REG_MODULE_I_AXI_LITE_GEN_ASYNC_READ.arready_d10_reg_r_n_0 ));
  FDRE \GEN_ASYNC_READ.arready_d11_reg_GEN_SG_MODE.I_SG_MODE_WRAP_I_HYBRID_REG_MODULE_I_AXI_LITE_GEN_ASYNC_READ.arready_d11_reg_r 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.arready_d10_reg_srl10___GEN_SG_MODE.I_SG_MODE_WRAP_I_HYBRID_REG_MODULE_I_AXI_LITE_GEN_ASYNC_READ.arready_d10_reg_r_n_0 ),
        .Q(\GEN_ASYNC_READ.arready_d11_reg_GEN_SG_MODE.I_SG_MODE_WRAP_I_HYBRID_REG_MODULE_I_AXI_LITE_GEN_ASYNC_READ.arready_d11_reg_r_n_0 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_ASYNC_READ.arready_d11_reg_gate 
       (.I0(\GEN_ASYNC_READ.arready_d11_reg_GEN_SG_MODE.I_SG_MODE_WRAP_I_HYBRID_REG_MODULE_I_AXI_LITE_GEN_ASYNC_READ.arready_d11_reg_r_n_0 ),
        .I1(\GEN_ASYNC_READ.arready_d11_reg_r_n_0 ),
        .O(\GEN_ASYNC_READ.arready_d11_reg_gate_n_0 ));
  FDRE \GEN_ASYNC_READ.arready_d11_reg_r 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.arready_d10_reg_r_n_0 ),
        .Q(\GEN_ASYNC_READ.arready_d11_reg_r_n_0 ),
        .R(out));
  FDRE \GEN_ASYNC_READ.arready_d12_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.arready_d11_reg_gate_n_0 ),
        .Q(arready_d12),
        .R(out));
  FDRE \GEN_ASYNC_READ.arready_d1_reg_r 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\GEN_ASYNC_READ.arready_d1_reg_r_n_0 ),
        .R(out));
  FDRE \GEN_ASYNC_READ.arready_d2_reg_r 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.arready_d1_reg_r_n_0 ),
        .Q(\GEN_ASYNC_READ.arready_d2_reg_r_n_0 ),
        .R(out));
  FDRE \GEN_ASYNC_READ.arready_d3_reg_r 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.arready_d2_reg_r_n_0 ),
        .Q(\GEN_ASYNC_READ.arready_d3_reg_r_n_0 ),
        .R(out));
  FDRE \GEN_ASYNC_READ.arready_d4_reg_r 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.arready_d3_reg_r_n_0 ),
        .Q(\GEN_ASYNC_READ.arready_d4_reg_r_n_0 ),
        .R(out));
  FDRE \GEN_ASYNC_READ.arready_d5_reg_r 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.arready_d4_reg_r_n_0 ),
        .Q(\GEN_ASYNC_READ.arready_d5_reg_r_n_0 ),
        .R(out));
  FDRE \GEN_ASYNC_READ.arready_d6_reg_r 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.arready_d5_reg_r_n_0 ),
        .Q(\GEN_ASYNC_READ.arready_d6_reg_r_n_0 ),
        .R(out));
  FDRE \GEN_ASYNC_READ.arready_d7_reg_r 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.arready_d6_reg_r_n_0 ),
        .Q(\GEN_ASYNC_READ.arready_d7_reg_r_n_0 ),
        .R(out));
  FDRE \GEN_ASYNC_READ.arready_d8_reg_r 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.arready_d7_reg_r_n_0 ),
        .Q(\GEN_ASYNC_READ.arready_d8_reg_r_n_0 ),
        .R(out));
  FDRE \GEN_ASYNC_READ.arready_d9_reg_r 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.arready_d8_reg_r_n_0 ),
        .Q(\GEN_ASYNC_READ.arready_d9_reg_r_n_0 ),
        .R(out));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_ASYNC_READ.axi2ip_rdce[15]_i_1 
       (.I0(ip_arvalid_d3),
        .I1(ip_arvalid_d2),
        .O(\GEN_ASYNC_READ.axi2ip_rdce[15]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.axi2ip_rdce_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_0 ),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [0]),
        .R(\GEN_ASYNC_READ.axi2ip_rdce[15]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.axi2ip_rdce_reg[10] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_10 ),
        .Q(axi2ip_rdce[10]),
        .R(\GEN_ASYNC_READ.axi2ip_rdce[15]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.axi2ip_rdce_reg[11] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_12 ),
        .Q(axi2ip_rdce[11]),
        .R(\GEN_ASYNC_READ.axi2ip_rdce[15]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.axi2ip_rdce_reg[12] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_14 ),
        .Q(axi2ip_rdce[12]),
        .R(\GEN_ASYNC_READ.axi2ip_rdce[15]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.axi2ip_rdce_reg[13] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_13 ),
        .Q(axi2ip_rdce[13]),
        .R(\GEN_ASYNC_READ.axi2ip_rdce[15]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.axi2ip_rdce_reg[14] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_15 ),
        .Q(axi2ip_rdce[14]),
        .R(\GEN_ASYNC_READ.axi2ip_rdce[15]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.axi2ip_rdce_reg[15] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_11 ),
        .Q(axi2ip_rdce[15]),
        .R(\GEN_ASYNC_READ.axi2ip_rdce[15]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.axi2ip_rdce_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_1 ),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [1]),
        .R(\GEN_ASYNC_READ.axi2ip_rdce[15]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.axi2ip_rdce_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_2 ),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [2]),
        .R(\GEN_ASYNC_READ.axi2ip_rdce[15]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.axi2ip_rdce_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_3 ),
        .Q(axi2ip_rdce[3]),
        .R(\GEN_ASYNC_READ.axi2ip_rdce[15]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.axi2ip_rdce_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_4 ),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [3]),
        .R(\GEN_ASYNC_READ.axi2ip_rdce[15]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.axi2ip_rdce_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_5 ),
        .Q(axi2ip_rdce[5]),
        .R(\GEN_ASYNC_READ.axi2ip_rdce[15]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.axi2ip_rdce_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_6 ),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [4]),
        .R(\GEN_ASYNC_READ.axi2ip_rdce[15]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.axi2ip_rdce_reg[7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_7 ),
        .Q(axi2ip_rdce[7]),
        .R(\GEN_ASYNC_READ.axi2ip_rdce[15]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.axi2ip_rdce_reg[8] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_8 ),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [5]),
        .R(\GEN_ASYNC_READ.axi2ip_rdce[15]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.axi2ip_rdce_reg[9] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK_n_9 ),
        .Q(axi2ip_rdce[9]),
        .R(\GEN_ASYNC_READ.axi2ip_rdce[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.ip_arvalid_d3_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ip_arvalid_d2),
        .Q(ip_arvalid_d3),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .O(sig_ip2axi_rddata1_out[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_2 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [5]),
        .I1(Q[0]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [4]),
        .I3(\sig_sa_register_lsb_reg[22] [0]),
        .I4(\sig_btt_register_reg[22] [0]),
        .I5(axi2ip_rdce[10]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00E0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .O(sig_ip2axi_rddata1_out[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_2 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [2]),
        .I1(\curdesc_lsb_i_reg[31] [3]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [1]),
        .I3(sg_decerr_reg),
        .I4(\taildesc_lsb_i_reg[22] [4]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [3]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [5]),
        .I1(Q[10]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [4]),
        .I3(\sig_sa_register_lsb_reg[22] [10]),
        .I4(\sig_btt_register_reg[22] [10]),
        .I5(axi2ip_rdce[10]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_2_n_0 ),
        .I1(axi2ip_rdce[11]),
        .I2(axi2ip_rdce[12]),
        .I3(axi2ip_rdce[14]),
        .I4(axi2ip_rdce[15]),
        .I5(axi2ip_rdce[13]),
        .O(sig_ip2axi_rddata1_out[11]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_2 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_3_n_0 ),
        .I2(\curdesc_lsb_i_reg[31] [4]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [2]),
        .I4(\taildesc_lsb_i_reg[22] [5]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [3]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [5]),
        .I1(Q[11]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [4]),
        .I3(\sig_sa_register_lsb_reg[22] [11]),
        .I4(\sig_btt_register_reg[22] [11]),
        .I5(axi2ip_rdce[10]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF80000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [3]),
        .I1(\taildesc_lsb_i_reg[22] [6]),
        .I2(\GEN_DMACR_SG.sig_ioc_irqen_reg_reg ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_3_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .O(sig_ip2axi_rddata1_out[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [5]),
        .I1(Q[12]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [4]),
        .I3(\sig_sa_register_lsb_reg[22] [12]),
        .I4(\sig_btt_register_reg[22] [12]),
        .I5(axi2ip_rdce[10]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF80000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [3]),
        .I1(\taildesc_lsb_i_reg[22] [7]),
        .I2(\GEN_DMACR_SG.sig_dly_irqen_reg_reg ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_3_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .O(sig_ip2axi_rddata1_out[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [5]),
        .I1(Q[13]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [4]),
        .I3(\sig_sa_register_lsb_reg[22] [13]),
        .I4(\sig_btt_register_reg[22] [13]),
        .I5(axi2ip_rdce[10]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF80000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [3]),
        .I1(\taildesc_lsb_i_reg[22] [8]),
        .I2(\GEN_DMACR_SG.sig_err_irqen_reg_reg ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_3_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .O(sig_ip2axi_rddata1_out[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [5]),
        .I1(Q[14]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [4]),
        .I3(\sig_sa_register_lsb_reg[22] [14]),
        .I4(\sig_btt_register_reg[22] [14]),
        .I5(axi2ip_rdce[10]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_2_n_0 ),
        .I1(axi2ip_rdce[11]),
        .I2(axi2ip_rdce[12]),
        .I3(axi2ip_rdce[14]),
        .I4(axi2ip_rdce[15]),
        .I5(axi2ip_rdce[13]),
        .O(sig_ip2axi_rddata1_out[15]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_2 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_3_n_0 ),
        .I2(\curdesc_lsb_i_reg[31] [5]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [2]),
        .I4(\taildesc_lsb_i_reg[22] [9]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [3]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [5]),
        .I1(Q[15]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [4]),
        .I3(\sig_sa_register_lsb_reg[22] [15]),
        .I4(\sig_btt_register_reg[22] [15]),
        .I5(axi2ip_rdce[10]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF80000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [3]),
        .I1(\taildesc_lsb_i_reg[22] [10]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_2_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_3_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .O(sig_ip2axi_rddata1_out[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_2 
       (.I0(sig_reg2sg_dmacr[0]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [0]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [2]),
        .I3(\curdesc_lsb_i_reg[31] [6]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [1]),
        .I5(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] [0]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [5]),
        .I1(Q[16]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [4]),
        .I3(\sig_sa_register_lsb_reg[22] [16]),
        .I4(\sig_btt_register_reg[22] [16]),
        .I5(axi2ip_rdce[10]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF80000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [3]),
        .I1(\taildesc_lsb_i_reg[22] [11]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_2_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_3_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .O(sig_ip2axi_rddata1_out[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_2 
       (.I0(sig_reg2sg_dmacr[1]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [0]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [2]),
        .I3(\curdesc_lsb_i_reg[31] [7]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [1]),
        .I5(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] [1]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [5]),
        .I1(Q[17]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [4]),
        .I3(\sig_sa_register_lsb_reg[22] [17]),
        .I4(\sig_btt_register_reg[22] [17]),
        .I5(axi2ip_rdce[10]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF80000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [3]),
        .I1(\taildesc_lsb_i_reg[22] [12]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_2_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_3_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .O(sig_ip2axi_rddata1_out[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_2 
       (.I0(sig_reg2sg_dmacr[2]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [0]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [2]),
        .I3(\curdesc_lsb_i_reg[31] [8]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [1]),
        .I5(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] [2]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [5]),
        .I1(Q[18]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [4]),
        .I3(\sig_sa_register_lsb_reg[22] [18]),
        .I4(\sig_btt_register_reg[22] [18]),
        .I5(axi2ip_rdce[10]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF80000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [3]),
        .I1(\taildesc_lsb_i_reg[22] [13]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_2_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_3_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .O(sig_ip2axi_rddata1_out[19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_2 
       (.I0(sig_reg2sg_dmacr[3]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [0]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [2]),
        .I3(\curdesc_lsb_i_reg[31] [9]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [1]),
        .I5(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] [3]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [5]),
        .I1(Q[19]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [4]),
        .I3(\sig_sa_register_lsb_reg[22] [19]),
        .I4(\sig_btt_register_reg[22] [19]),
        .I5(axi2ip_rdce[10]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF80000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [1]),
        .I1(idle_reg),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [0]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_2_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .O(sig_ip2axi_rddata1_out[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_2 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [5]),
        .I1(Q[1]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [4]),
        .I3(\sig_sa_register_lsb_reg[22] [1]),
        .I4(\sig_btt_register_reg[22] [1]),
        .I5(axi2ip_rdce[10]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF80000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [3]),
        .I1(\taildesc_lsb_i_reg[22] [14]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_2_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_3_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .O(sig_ip2axi_rddata1_out[20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_2 
       (.I0(sig_reg2sg_dmacr[4]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [0]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [2]),
        .I3(\curdesc_lsb_i_reg[31] [10]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [1]),
        .I5(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] [4]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [5]),
        .I1(Q[20]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [4]),
        .I3(\sig_sa_register_lsb_reg[22] [20]),
        .I4(\sig_btt_register_reg[22] [20]),
        .I5(axi2ip_rdce[10]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF80000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [3]),
        .I1(\taildesc_lsb_i_reg[22] [15]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_2_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_3_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .O(sig_ip2axi_rddata1_out[21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_2 
       (.I0(sig_reg2sg_dmacr[5]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [0]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [2]),
        .I3(\curdesc_lsb_i_reg[31] [11]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [1]),
        .I5(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] [5]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [5]),
        .I1(Q[21]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [4]),
        .I3(\sig_sa_register_lsb_reg[22] [21]),
        .I4(\sig_btt_register_reg[22] [21]),
        .I5(axi2ip_rdce[10]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF80000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [3]),
        .I1(\taildesc_lsb_i_reg[22] [16]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_2_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_3_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .O(sig_ip2axi_rddata1_out[22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_2 
       (.I0(sig_reg2sg_dmacr[6]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [0]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [2]),
        .I3(\curdesc_lsb_i_reg[31] [12]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [1]),
        .I5(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] [6]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [5]),
        .I1(Q[22]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [4]),
        .I3(\sig_sa_register_lsb_reg[22] [22]),
        .I4(\sig_btt_register_reg[22] [22]),
        .I5(axi2ip_rdce[10]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2_n_0 ),
        .I1(\taildesc_lsb_i_reg[23] ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .O(sig_ip2axi_rddata1_out[23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2 
       (.I0(sig_reg2sg_dmacr[7]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [0]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [2]),
        .I3(\curdesc_lsb_i_reg[31] [13]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [1]),
        .I5(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] [7]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00E0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_2_n_0 ),
        .I1(\taildesc_lsb_i_reg[24] ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .O(sig_ip2axi_rddata1_out[24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_2 
       (.I0(sig_reg2sg_dmacr[8]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [0]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [2]),
        .I3(\curdesc_lsb_i_reg[31] [14]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [1]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] [0]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00E0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_2_n_0 ),
        .I1(\taildesc_lsb_i_reg[25] ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .O(sig_ip2axi_rddata1_out[25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_2 
       (.I0(sig_reg2sg_dmacr[9]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [0]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [2]),
        .I3(\curdesc_lsb_i_reg[31] [15]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [1]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] [1]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00E0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_2_n_0 ),
        .I1(\taildesc_lsb_i_reg[26] ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .O(sig_ip2axi_rddata1_out[26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_2 
       (.I0(sig_reg2sg_dmacr[10]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [0]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [2]),
        .I3(\curdesc_lsb_i_reg[31] [16]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [1]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] [2]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00E0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_2_n_0 ),
        .I1(\taildesc_lsb_i_reg[27] ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .O(sig_ip2axi_rddata1_out[27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_2 
       (.I0(sig_reg2sg_dmacr[11]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [0]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [2]),
        .I3(\curdesc_lsb_i_reg[31] [17]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [1]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] [3]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00E0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2_n_0 ),
        .I1(\taildesc_lsb_i_reg[28] ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .O(sig_ip2axi_rddata1_out[28]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2 
       (.I0(sig_reg2sg_dmacr[12]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [0]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [2]),
        .I3(\curdesc_lsb_i_reg[31] [18]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [1]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] [4]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00E0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_2_n_0 ),
        .I1(\taildesc_lsb_i_reg[29] ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .O(sig_ip2axi_rddata1_out[29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_2 
       (.I0(sig_reg2sg_dmacr[13]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [0]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [2]),
        .I3(\curdesc_lsb_i_reg[31] [19]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [1]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] [5]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000F800)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_1 
       (.I0(\dmacr_i_reg[2] ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [0]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_2_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .O(sig_ip2axi_rddata1_out[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_2 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [5]),
        .I1(Q[2]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [4]),
        .I3(\sig_sa_register_lsb_reg[22] [2]),
        .I4(\sig_btt_register_reg[22] [2]),
        .I5(axi2ip_rdce[10]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00E0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0 ),
        .I1(\taildesc_lsb_i_reg[30] ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .O(sig_ip2axi_rddata1_out[30]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2 
       (.I0(sig_reg2sg_dmacr[14]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [0]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [2]),
        .I3(\curdesc_lsb_i_reg[31] [20]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [1]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] [6]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0 ),
        .I1(\taildesc_lsb_i_reg[31]_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .O(sig_ip2axi_rddata1_out[31]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2 
       (.I0(sig_reg2sg_dmacr[15]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [0]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [2]),
        .I3(\curdesc_lsb_i_reg[31] [21]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [1]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] [7]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0012)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_6_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_7_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_8_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_9_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5 
       (.I0(axi2ip_rdce[13]),
        .I1(axi2ip_rdce[15]),
        .I2(axi2ip_rdce[14]),
        .I3(axi2ip_rdce[12]),
        .I4(axi2ip_rdce[11]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_6 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [0]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [1]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [2]),
        .I3(axi2ip_rdce[3]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [3]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'hFFFEFEE8)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_7 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [0]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [1]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [2]),
        .I3(axi2ip_rdce[3]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [3]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_8 
       (.I0(axi2ip_rdce[5]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [4]),
        .I2(axi2ip_rdce[7]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [5]),
        .I4(axi2ip_rdce[9]),
        .I5(axi2ip_rdce[10]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE8)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_9 
       (.I0(axi2ip_rdce[5]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [4]),
        .I2(axi2ip_rdce[7]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [5]),
        .I4(axi2ip_rdce[9]),
        .I5(axi2ip_rdce[10]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEA0000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [1]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [0]),
        .I2(\dmacr_i_reg[3] ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_2_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .O(sig_ip2axi_rddata1_out[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_2 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [5]),
        .I1(Q[3]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [4]),
        .I3(\sig_sa_register_lsb_reg[22] [3]),
        .I4(\sig_btt_register_reg[22] [3]),
        .I5(axi2ip_rdce[10]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_2_n_0 ),
        .I1(axi2ip_rdce[11]),
        .I2(axi2ip_rdce[12]),
        .I3(axi2ip_rdce[14]),
        .I4(axi2ip_rdce[15]),
        .I5(axi2ip_rdce[13]),
        .O(sig_ip2axi_rddata1_out[4]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_2 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_3_n_0 ),
        .I2(\dmacr_i_reg[4] ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [0]),
        .I4(dma_interr_reg),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [1]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [5]),
        .I1(Q[4]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [4]),
        .I3(\sig_sa_register_lsb_reg[22] [4]),
        .I4(\sig_btt_register_reg[22] [4]),
        .I5(axi2ip_rdce[10]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_n_0 ),
        .I1(axi2ip_rdce[11]),
        .I2(axi2ip_rdce[12]),
        .I3(axi2ip_rdce[14]),
        .I4(axi2ip_rdce[15]),
        .I5(axi2ip_rdce[13]),
        .O(sig_ip2axi_rddata1_out[5]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_3_n_0 ),
        .I2(dma_keyhole_write),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [0]),
        .I4(dma_slverr_reg),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [1]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [5]),
        .I1(Q[5]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [4]),
        .I3(\sig_sa_register_lsb_reg[22] [5]),
        .I4(\sig_btt_register_reg[22] [5]),
        .I5(axi2ip_rdce[10]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF80000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [3]),
        .I1(\taildesc_lsb_i_reg[22] [0]),
        .I2(\dmacr_i_reg[6] ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_3_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .O(sig_ip2axi_rddata1_out[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [5]),
        .I1(Q[6]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [4]),
        .I3(\sig_sa_register_lsb_reg[22] [6]),
        .I4(\sig_btt_register_reg[22] [6]),
        .I5(axi2ip_rdce[10]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_2_n_0 ),
        .I1(axi2ip_rdce[11]),
        .I2(axi2ip_rdce[12]),
        .I3(axi2ip_rdce[14]),
        .I4(axi2ip_rdce[15]),
        .I5(axi2ip_rdce[13]),
        .O(sig_ip2axi_rddata1_out[7]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_2 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_3_n_0 ),
        .I2(\curdesc_lsb_i_reg[31] [0]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [2]),
        .I4(\taildesc_lsb_i_reg[22] [1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [3]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [5]),
        .I1(Q[7]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [4]),
        .I3(\sig_sa_register_lsb_reg[22] [7]),
        .I4(\sig_btt_register_reg[22] [7]),
        .I5(axi2ip_rdce[10]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_3_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .O(sig_ip2axi_rddata1_out[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_2 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [2]),
        .I1(\curdesc_lsb_i_reg[31] [1]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [1]),
        .I3(sg_interr_reg),
        .I4(\taildesc_lsb_i_reg[22] [2]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [3]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [5]),
        .I1(Q[8]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [4]),
        .I3(\sig_sa_register_lsb_reg[22] [8]),
        .I4(\sig_btt_register_reg[22] [8]),
        .I5(axi2ip_rdce[10]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_3_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .O(sig_ip2axi_rddata1_out[9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_2 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [2]),
        .I1(\curdesc_lsb_i_reg[31] [2]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [1]),
        .I3(sg_slverr_reg),
        .I4(\taildesc_lsb_i_reg[22] [3]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [3]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [5]),
        .I1(Q[9]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 [4]),
        .I3(\sig_sa_register_lsb_reg[22] [9]),
        .I4(\sig_btt_register_reg[22] [9]),
        .I5(axi2ip_rdce[10]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[0]),
        .Q(lite_rdata_cdc_from[0]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[10]),
        .Q(lite_rdata_cdc_from[10]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[11]),
        .Q(lite_rdata_cdc_from[11]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[12]),
        .Q(lite_rdata_cdc_from[12]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[13]),
        .Q(lite_rdata_cdc_from[13]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[14]),
        .Q(lite_rdata_cdc_from[14]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[15] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[15]),
        .Q(lite_rdata_cdc_from[15]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[16]),
        .Q(lite_rdata_cdc_from[16]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[17]),
        .Q(lite_rdata_cdc_from[17]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[18]),
        .Q(lite_rdata_cdc_from[18]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[19]),
        .Q(lite_rdata_cdc_from[19]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[1]),
        .Q(lite_rdata_cdc_from[1]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[20]),
        .Q(lite_rdata_cdc_from[20]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[21]),
        .Q(lite_rdata_cdc_from[21]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[22]),
        .Q(lite_rdata_cdc_from[22]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[23]),
        .Q(lite_rdata_cdc_from[23]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[24]),
        .Q(lite_rdata_cdc_from[24]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[25]),
        .Q(lite_rdata_cdc_from[25]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[26]),
        .Q(lite_rdata_cdc_from[26]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[27]),
        .Q(lite_rdata_cdc_from[27]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[28]),
        .Q(lite_rdata_cdc_from[28]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[29]),
        .Q(lite_rdata_cdc_from[29]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[2]),
        .Q(lite_rdata_cdc_from[2]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[30] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[30]),
        .Q(lite_rdata_cdc_from[30]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[31]),
        .Q(lite_rdata_cdc_from[31]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[3]),
        .Q(lite_rdata_cdc_from[3]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[4]),
        .Q(lite_rdata_cdc_from[4]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[5]),
        .Q(lite_rdata_cdc_from[5]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[6]),
        .Q(lite_rdata_cdc_from[6]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[7]),
        .Q(lite_rdata_cdc_from[7]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[8]),
        .Q(lite_rdata_cdc_from[8]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9] 
       (.C(m_axi_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[9]),
        .Q(lite_rdata_cdc_from[9]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h000000BA)) 
    \GEN_ASYNC_READ.read_in_progress_i_1 
       (.I0(read_in_progress),
        .I1(arvalid_d1),
        .I2(arvalid),
        .I3(s_axi_lite_rvalid),
        .I4(out),
        .O(\GEN_ASYNC_READ.read_in_progress_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.read_in_progress_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.read_in_progress_i_1_n_0 ),
        .Q(read_in_progress),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.rvalid_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK_n_2 ),
        .Q(rvalid),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[0]),
        .Q(s_axi_lite_rdata[0]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[10]),
        .Q(s_axi_lite_rdata[10]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[11]),
        .Q(s_axi_lite_rdata[11]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[12]),
        .Q(s_axi_lite_rdata[12]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[13]),
        .Q(s_axi_lite_rdata[13]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[14]),
        .Q(s_axi_lite_rdata[14]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[15]),
        .Q(s_axi_lite_rdata[15]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[16]),
        .Q(s_axi_lite_rdata[16]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[17]),
        .Q(s_axi_lite_rdata[17]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[18]),
        .Q(s_axi_lite_rdata[18]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[19]),
        .Q(s_axi_lite_rdata[19]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[1]),
        .Q(s_axi_lite_rdata[1]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[20]),
        .Q(s_axi_lite_rdata[20]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[21]),
        .Q(s_axi_lite_rdata[21]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[22]),
        .Q(s_axi_lite_rdata[22]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[23]),
        .Q(s_axi_lite_rdata[23]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[24]),
        .Q(s_axi_lite_rdata[24]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[25]),
        .Q(s_axi_lite_rdata[25]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[26]),
        .Q(s_axi_lite_rdata[26]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[27]),
        .Q(s_axi_lite_rdata[27]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[28]),
        .Q(s_axi_lite_rdata[28]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[29]),
        .Q(s_axi_lite_rdata[29]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[2]),
        .Q(s_axi_lite_rdata[2]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[30]),
        .Q(s_axi_lite_rdata[30]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[31]),
        .Q(s_axi_lite_rdata[31]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[3]),
        .Q(s_axi_lite_rdata[3]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[4]),
        .Q(s_axi_lite_rdata[4]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[5]),
        .Q(s_axi_lite_rdata[5]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[6]),
        .Q(s_axi_lite_rdata[6]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[7]),
        .Q(s_axi_lite_rdata[7]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[8]),
        .Q(s_axi_lite_rdata[8]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[9]),
        .Q(s_axi_lite_rdata[9]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg ));
  LUT4 #(
    .INIT(16'h002E)) 
    \GEN_ASYNC_READ.s_axi_lite_rvalid_i_i_1 
       (.I0(arready_d12),
        .I1(s_axi_lite_rvalid),
        .I2(s_axi_lite_rready),
        .I3(out),
        .O(\GEN_ASYNC_READ.s_axi_lite_rvalid_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.s_axi_lite_rvalid_i_i_1_n_0 ),
        .Q(s_axi_lite_rvalid),
        .R(1'b0));
  top_blk_axi_cdma_0_0_cdc_sync_10 \GEN_ASYNC_WRITE.AWVLD_CDC_TO 
       (.m_axi_aclk(m_axi_aclk),
        .prmry_in(awvalid_cdc_from),
        .scndry_out(awvalid_to));
  top_blk_axi_cdma_0_0_cdc_sync_11 \GEN_ASYNC_WRITE.REG2_WREADY 
       (.\GEN_ASYNC_WRITE.rdy_to2_reg (\GEN_ASYNC_WRITE.REG2_WREADY_n_0 ),
        .\GEN_ASYNC_WRITE.rdy_to2_reg_0 (\GEN_ASYNC_WRITE.rdy_to2_reg_n_0 ),
        .out(out),
        .prmry_in(rdy_cdc_from),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_awready(s_axi_lite_awready),
        .scndry_out(rdy_to));
  top_blk_axi_cdma_0_0_cdc_sync_12 \GEN_ASYNC_WRITE.REG3_WREADY 
       (.\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg (\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ),
        .m_axi_aclk(m_axi_aclk),
        .p_0_out(p_0_out),
        .prmry_in(rdy_to2_cdc_from),
        .rdy_back(rdy_back),
        .scndry_out(rdy_back_to));
  top_blk_axi_cdma_0_0_cdc_sync__parameterized0 \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK 
       (.\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_0 ),
        .\GEN_ASYNC_WRITE.axi2ip_wrce_reg[10] (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_6 ),
        .\GEN_ASYNC_WRITE.axi2ip_wrce_reg[1] (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_1 ),
        .\GEN_ASYNC_WRITE.axi2ip_wrce_reg[2] (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_2 ),
        .\GEN_ASYNC_WRITE.axi2ip_wrce_reg[4] (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_3 ),
        .\GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_4 ),
        .\GEN_ASYNC_WRITE.axi2ip_wrce_reg[8] (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_5 ),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg (\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ),
        .m_axi_aclk(m_axi_aclk),
        .s_axi_lite_awaddr(s_axi_lite_awaddr));
  top_blk_axi_cdma_0_0_cdc_sync__parameterized1 \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1 
       (.\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] (\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] ),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg (\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ),
        .SR(SR),
        .dmacr_i(dmacr_i),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .m_axi_aclk(m_axi_aclk),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .scndry_vect_out(scndry_vect_out),
        .sig_axi2ip_wrce(sig_axi2ip_wrce[0]));
  top_blk_axi_cdma_0_0_cdc_sync_13 \GEN_ASYNC_WRITE.WVLD_CDC_TO 
       (.m_axi_aclk(m_axi_aclk),
        .prmry_in(wvalid_cdc_from),
        .scndry_out(wvalid_to));
  LUT3 #(
    .INIT(8'hF4)) 
    \GEN_ASYNC_WRITE.awvalid_cdc_from_i_1 
       (.I0(awvalid_d1),
        .I1(awvalid),
        .I2(awvalid_cdc_from),
        .O(\GEN_ASYNC_WRITE.awvalid_cdc_from_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.awvalid_cdc_from_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.awvalid_cdc_from_i_1_n_0 ),
        .Q(awvalid_cdc_from),
        .R(p_1_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.awvalid_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(awvalid),
        .Q(awvalid_d1),
        .R(p_1_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.awvalid_to2_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(awvalid_to),
        .Q(awvalid_to2),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1 
       (.I0(rdy),
        .O(\GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1_n_0 ));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_0 ),
        .Q(sig_axi2ip_wrce[0]),
        .R(\GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1_n_0 ));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[10] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_6 ),
        .Q(sig_axi2ip_wrce[2]),
        .R(\GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1_n_0 ));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_1 ),
        .Q(p_0_in),
        .R(\GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1_n_0 ));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_2 ),
        .Q(sig_axi2ip_wrce[1]),
        .R(\GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1_n_0 ));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_3 ),
        .Q(\taildesc_lsb_i_reg[31] ),
        .R(\GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1_n_0 ));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_4 ),
        .Q(\sig_sa_register_lsb_reg[0] ),
        .R(\GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1_n_0 ));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[8] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_5 ),
        .Q(E),
        .R(\GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000002F2)) 
    \GEN_ASYNC_WRITE.bvalid_i_i_1 
       (.I0(\GEN_ASYNC_WRITE.rdy_to2_reg_n_0 ),
        .I1(rdy_to),
        .I2(s_axi_lite_bvalid),
        .I3(s_axi_lite_bready),
        .I4(out),
        .O(\GEN_ASYNC_WRITE.bvalid_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.bvalid_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.bvalid_i_i_1_n_0 ),
        .Q(s_axi_lite_bvalid),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    \GEN_ASYNC_WRITE.ip_addr_cap_i_2 
       (.I0(awvalid_to2),
        .I1(awvalid_to),
        .I2(ip_addr_cap),
        .O(\GEN_ASYNC_WRITE.ip_addr_cap_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.ip_addr_cap_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.ip_addr_cap_i_2_n_0 ),
        .Q(ip_addr_cap),
        .R(p_0_out));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \GEN_ASYNC_WRITE.ip_data_cap_i_1 
       (.I0(wvalid_to2),
        .I1(wvalid_to),
        .I2(ip_data_cap),
        .O(\GEN_ASYNC_WRITE.ip_data_cap_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.ip_data_cap_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.ip_data_cap_i_1_n_0 ),
        .Q(ip_data_cap),
        .R(p_0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.rdy_back_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(rdy_back_to),
        .Q(rdy_back),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_ASYNC_WRITE.rdy_cdc_from_i_1 
       (.I0(rdy),
        .I1(rdy_cdc_from),
        .O(\GEN_ASYNC_WRITE.rdy_cdc_from_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.rdy_cdc_from_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.rdy_cdc_from_i_1_n_0 ),
        .Q(rdy_cdc_from),
        .R(p_0_out));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_ASYNC_WRITE.rdy_i_1 
       (.I0(ip_addr_cap),
        .I1(ip_data_cap),
        .I2(rdy),
        .O(\GEN_ASYNC_WRITE.rdy_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.rdy_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.rdy_i_1_n_0 ),
        .Q(rdy),
        .R(p_0_out));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG2_WREADY_n_0 ),
        .Q(rdy_to2_cdc_from),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.rdy_to2_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG2_WREADY_n_0 ),
        .Q(\GEN_ASYNC_WRITE.rdy_to2_reg_n_0 ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    \GEN_ASYNC_WRITE.wvalid_cdc_from_i_1 
       (.I0(wvalid_d1),
        .I1(wvalid),
        .I2(wvalid_cdc_from),
        .O(\GEN_ASYNC_WRITE.wvalid_cdc_from_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.wvalid_cdc_from_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.wvalid_cdc_from_i_1_n_0 ),
        .Q(wvalid_cdc_from),
        .R(p_1_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.wvalid_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(wvalid),
        .Q(wvalid_d1),
        .R(p_1_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.wvalid_to2_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(wvalid_to),
        .Q(wvalid_to2),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    arready_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arvalid_re__0),
        .Q(s_axi_lite_arready),
        .R(out));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h02)) 
    arvalid_d1_i_1
       (.I0(arvalid),
        .I1(s_axi_lite_rvalid),
        .I2(out),
        .O(arvalid_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    arvalid_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arvalid_d1_i_1_n_0),
        .Q(arvalid_d1),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0010)) 
    arvalid_re
       (.I0(arvalid_d1),
        .I1(s_axi_lite_rvalid),
        .I2(arvalid),
        .I3(read_in_progress),
        .O(arvalid_re__0));
  FDRE #(
    .INIT(1'b0)) 
    arvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_arvalid),
        .Q(arvalid),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    awvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awvalid),
        .Q(awvalid),
        .R(out));
  LUT2 #(
    .INIT(4'h8)) 
    currdesc_updated_i_2
       (.I0(sig_axi2ip_wrce[1]),
        .I1(idle_reg),
        .O(curdesc_lsb_i0));
  FDRE #(
    .INIT(1'b0)) 
    wvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wvalid),
        .Q(wvalid),
        .R(out));
endmodule

module top_blk_axi_cdma_0_0_axi_cdma_pulse_gen
   (sig_axi_por2rst,
    \GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ,
    Q,
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]_0 ,
    m_axi_aclk,
    sig_axi_por_reg1,
    sig_axi_por_reg8,
    scndry_out,
    sig_axi_por2rst_out,
    sig_axi_por_reg7,
    sig_axi_por_reg5,
    sig_axi_por_reg2,
    sig_axi_por_reg3,
    sig_axi_por_reg4,
    sig_axi_por_reg6,
    s_axi_lite_aresetn);
  output sig_axi_por2rst;
  output \GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ;
  output [0:0]Q;
  output \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]_0 ;
  input m_axi_aclk;
  input sig_axi_por_reg1;
  input sig_axi_por_reg8;
  input scndry_out;
  input sig_axi_por2rst_out;
  input sig_axi_por_reg7;
  input sig_axi_por_reg5;
  input sig_axi_por_reg2;
  input sig_axi_por_reg3;
  input sig_axi_por_reg4;
  input sig_axi_por_reg6;
  input s_axi_lite_aresetn;

  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]_0 ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_2_n_0 ;
  wire \GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ;
  wire \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_0 ;
  wire \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_2 ;
  wire \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_3 ;
  wire \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_4 ;
  wire \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_5 ;
  wire \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_6 ;
  wire \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_7 ;
  wire \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_8 ;
  wire [0:0]Q;
  wire m_axi_aclk;
  wire s_axi_lite_aresetn;
  wire scndry_out;
  wire sig_axi_por2rst;
  wire sig_axi_por2rst_out;
  wire sig_axi_por_reg1;
  wire sig_axi_por_reg2;
  wire sig_axi_por_reg3;
  wire sig_axi_por_reg4;
  wire sig_axi_por_reg5;
  wire sig_axi_por_reg6;
  wire sig_axi_por_reg7;
  wire sig_axi_por_reg8;
  wire [1:7]sig_shift_reg;
  wire sig_synchro_reg2;
  wire sig_to_edge_detect_reg;

  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_7 ),
        .Q(sig_shift_reg[1]),
        .R(sig_axi_por2rst));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_0 ),
        .Q(sig_shift_reg[2]),
        .R(sig_axi_por2rst));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_2 ),
        .Q(sig_shift_reg[3]),
        .R(sig_axi_por2rst));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_3 ),
        .Q(sig_shift_reg[4]),
        .R(sig_axi_por2rst));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_4 ),
        .Q(sig_shift_reg[5]),
        .R(sig_axi_por2rst));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_5 ),
        .Q(sig_shift_reg[6]),
        .R(sig_axi_por2rst));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_2 
       (.I0(sig_axi_por_reg7),
        .I1(sig_axi_por_reg5),
        .I2(sig_axi_por_reg3),
        .I3(sig_axi_por_reg2),
        .I4(sig_axi_por_reg4),
        .I5(sig_axi_por_reg6),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_2_n_0 ));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_6 ),
        .Q(sig_shift_reg[7]),
        .R(sig_axi_por2rst));
  LUT3 #(
    .INIT(8'hDF)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1__0 
       (.I0(sig_axi_por_reg1),
        .I1(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]_0 ),
        .I2(sig_axi_por_reg8),
        .O(sig_axi_por2rst));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_3 
       (.I0(sig_axi_por_reg7),
        .I1(sig_axi_por_reg5),
        .I2(sig_axi_por_reg2),
        .I3(sig_axi_por_reg3),
        .I4(sig_axi_por_reg4),
        .I5(sig_axi_por_reg6),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]_0 ));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_8 ),
        .Q(Q),
        .R(sig_axi_por2rst));
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_i_1 
       (.I0(Q),
        .I1(scndry_out),
        .I2(sig_axi_por2rst_out),
        .O(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ));
  top_blk_axi_cdma_0_0_cdc_sync_8 \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS 
       (.\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] (\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_7 ),
        .\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] (\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_0 ),
        .\DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3] (\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_2 ),
        .\DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4] (\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_3 ),
        .\DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5] (\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_4 ),
        .\DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6] (\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_5 ),
        .\DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7] (\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_6 ),
        .\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8] (\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_8 ),
        .m_axi_aclk(m_axi_aclk),
        .s_axi_lite_aresetn(s_axi_lite_aresetn),
        .scndry_out(sig_synchro_reg2),
        .sig_axi_por_reg1(sig_axi_por_reg1),
        .sig_axi_por_reg7_reg(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_2_n_0 ),
        .sig_axi_por_reg8(sig_axi_por_reg8),
        .sig_shift_reg({sig_shift_reg[1],sig_shift_reg[2],sig_shift_reg[3],sig_shift_reg[4],sig_shift_reg[5],sig_shift_reg[6],sig_shift_reg[7]}),
        .sig_to_edge_detect_reg(sig_to_edge_detect_reg));
  FDRE sig_to_edge_detect_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_synchro_reg2),
        .Q(sig_to_edge_detect_reg),
        .R(sig_axi_por2rst));
endmodule

(* ORIG_REF_NAME = "axi_cdma_pulse_gen" *) 
module top_blk_axi_cdma_0_0_axi_cdma_pulse_gen_6
   (sig_axilite_por2rst,
    Q,
    s_axi_lite_aclk,
    sig_axilite_por_reg4,
    sig_axilite_por_reg5,
    sig_axilite_por_reg3,
    sig_axilite_por_reg2,
    sig_axilite_por_reg7,
    sig_axilite_por_reg6,
    sig_axilite_por_reg1,
    sig_axilite_por_reg8);
  output sig_axilite_por2rst;
  output [0:0]Q;
  input s_axi_lite_aclk;
  input sig_axilite_por_reg4;
  input sig_axilite_por_reg5;
  input sig_axilite_por_reg3;
  input sig_axilite_por_reg2;
  input sig_axilite_por_reg7;
  input sig_axilite_por_reg6;
  input sig_axilite_por_reg1;
  input sig_axilite_por_reg8;

  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_3__0_n_0 ;
  wire \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_0 ;
  wire \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_2 ;
  wire \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_3 ;
  wire \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_4 ;
  wire \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_5 ;
  wire \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_6 ;
  wire \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_7 ;
  wire \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_8 ;
  wire [0:0]Q;
  wire s_axi_lite_aclk;
  wire sig_axilite_por2rst;
  wire sig_axilite_por_reg1;
  wire sig_axilite_por_reg2;
  wire sig_axilite_por_reg3;
  wire sig_axilite_por_reg4;
  wire sig_axilite_por_reg5;
  wire sig_axilite_por_reg6;
  wire sig_axilite_por_reg7;
  wire sig_axilite_por_reg8;
  wire [1:7]sig_shift_reg;
  wire sig_synchro_reg2;
  wire sig_to_edge_detect_reg;

  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_0 ),
        .Q(sig_shift_reg[1]),
        .R(sig_axilite_por2rst));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_8 ),
        .Q(sig_shift_reg[2]),
        .R(sig_axilite_por2rst));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_7 ),
        .Q(sig_shift_reg[3]),
        .R(sig_axilite_por2rst));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_6 ),
        .Q(sig_shift_reg[4]),
        .R(sig_axilite_por2rst));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_5 ),
        .Q(sig_shift_reg[5]),
        .R(sig_axilite_por2rst));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_4 ),
        .Q(sig_shift_reg[6]),
        .R(sig_axilite_por2rst));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_3 ),
        .Q(sig_shift_reg[7]),
        .R(sig_axilite_por2rst));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1__1 
       (.I0(sig_axilite_por_reg4),
        .I1(sig_axilite_por_reg5),
        .I2(sig_axilite_por_reg3),
        .I3(sig_axilite_por_reg2),
        .I4(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_3__0_n_0 ),
        .O(sig_axilite_por2rst));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_3__0 
       (.I0(sig_axilite_por_reg7),
        .I1(sig_axilite_por_reg6),
        .I2(sig_axilite_por_reg1),
        .I3(sig_axilite_por_reg8),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_3__0_n_0 ));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_2 ),
        .Q(Q),
        .R(sig_axilite_por2rst));
  top_blk_axi_cdma_0_0_cdc_sync_7 \INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS 
       (.\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] (\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_0 ),
        .\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] (\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_8 ),
        .\DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3] (\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_7 ),
        .\DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4] (\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_6 ),
        .\DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5] (\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_5 ),
        .\DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6] (\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_4 ),
        .\DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7] (\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_3 ),
        .\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8] (\INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS_n_2 ),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(sig_synchro_reg2),
        .sig_axilite_por_reg4_reg(sig_axilite_por2rst),
        .sig_shift_reg({sig_shift_reg[1],sig_shift_reg[2],sig_shift_reg[3],sig_shift_reg[4],sig_shift_reg[5],sig_shift_reg[6],sig_shift_reg[7]}),
        .sig_to_edge_detect_reg(sig_to_edge_detect_reg));
  FDRE sig_to_edge_detect_reg_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_synchro_reg2),
        .Q(sig_to_edge_detect_reg),
        .R(sig_axilite_por2rst));
endmodule

(* ORIG_REF_NAME = "axi_cdma_pulse_gen" *) 
module top_blk_axi_cdma_0_0_axi_cdma_pulse_gen__parameterized0
   (\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ,
    Q,
    p_2_out,
    p_0_in,
    sig_halt_request0,
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]_0 ,
    sig_local_hw_reset_reg,
    m_axi_aclk,
    sig_halt_cmplt,
    sig_axi_por_reg1,
    sig_axi_por_reg7_reg,
    sig_axi_por_reg8,
    scndry_out,
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_0 ,
    sig_to_edge_detect_reg);
  output \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ;
  output [0:0]Q;
  output p_2_out;
  output p_0_in;
  output sig_halt_request0;
  output \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]_0 ;
  input sig_local_hw_reset_reg;
  input m_axi_aclk;
  input sig_halt_cmplt;
  input sig_axi_por_reg1;
  input sig_axi_por_reg7_reg;
  input sig_axi_por_reg8;
  input scndry_out;
  input [0:0]\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_0 ;
  input sig_to_edge_detect_reg;

  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1_n_0 ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]_0 ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1_n_0 ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1_n_0 ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1_n_0 ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1_n_0 ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1_n_0 ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1_n_0 ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1_n_0 ;
  wire [0:0]\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_0 ;
  wire \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ;
  wire [0:0]Q;
  wire m_axi_aclk;
  wire p_0_in;
  wire p_2_out;
  wire scndry_out;
  wire sig_axi_por_reg1;
  wire sig_axi_por_reg7_reg;
  wire sig_axi_por_reg8;
  wire sig_halt_cmplt;
  wire sig_halt_request0;
  wire sig_local_hw_reset_reg;
  wire [1:7]sig_shift_reg;
  wire sig_to_edge_detect_reg;
  wire sig_to_edge_detect_reg_0;

  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1 
       (.I0(sig_to_edge_detect_reg_0),
        .I1(sig_halt_cmplt),
        .I2(sig_local_hw_reset_reg),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__0 
       (.I0(Q),
        .I1(sig_to_edge_detect_reg),
        .I2(sig_local_hw_reset_reg),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]_0 ));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1_n_0 ),
        .Q(sig_shift_reg[1]),
        .R(sig_local_hw_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'hAABA)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1 
       (.I0(sig_shift_reg[1]),
        .I1(sig_local_hw_reset_reg),
        .I2(sig_halt_cmplt),
        .I3(sig_to_edge_detect_reg_0),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1_n_0 ));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1_n_0 ),
        .Q(sig_shift_reg[2]),
        .R(sig_local_hw_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'hAABA)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1 
       (.I0(sig_shift_reg[2]),
        .I1(sig_local_hw_reset_reg),
        .I2(sig_halt_cmplt),
        .I3(sig_to_edge_detect_reg_0),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1_n_0 ));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1_n_0 ),
        .Q(sig_shift_reg[3]),
        .R(sig_local_hw_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'hAABA)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1 
       (.I0(sig_shift_reg[3]),
        .I1(sig_local_hw_reset_reg),
        .I2(sig_halt_cmplt),
        .I3(sig_to_edge_detect_reg_0),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1_n_0 ));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1_n_0 ),
        .Q(sig_shift_reg[4]),
        .R(sig_local_hw_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'hAABA)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1 
       (.I0(sig_shift_reg[4]),
        .I1(sig_local_hw_reset_reg),
        .I2(sig_halt_cmplt),
        .I3(sig_to_edge_detect_reg_0),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1_n_0 ));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1_n_0 ),
        .Q(sig_shift_reg[5]),
        .R(sig_local_hw_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'hAABA)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1 
       (.I0(sig_shift_reg[5]),
        .I1(sig_local_hw_reset_reg),
        .I2(sig_halt_cmplt),
        .I3(sig_to_edge_detect_reg_0),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1_n_0 ));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1_n_0 ),
        .Q(sig_shift_reg[6]),
        .R(sig_local_hw_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'hAABA)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1 
       (.I0(sig_shift_reg[6]),
        .I1(sig_local_hw_reset_reg),
        .I2(sig_halt_cmplt),
        .I3(sig_to_edge_detect_reg_0),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1_n_0 ));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1_n_0 ),
        .Q(sig_shift_reg[7]),
        .R(sig_local_hw_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1 
       (.I0(sig_shift_reg[7]),
        .I1(sig_to_edge_detect_reg_0),
        .I2(sig_halt_cmplt),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1_n_0 ));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1_n_0 ),
        .Q(Q),
        .R(sig_local_hw_reset_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_i_1 
       (.I0(sig_axi_por_reg1),
        .I1(sig_axi_por_reg7_reg),
        .I2(sig_axi_por_reg8),
        .I3(Q),
        .I4(scndry_out),
        .I5(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_0 ),
        .O(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_i_1 
       (.I0(Q),
        .I1(scndry_out),
        .I2(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_0 ),
        .O(p_2_out));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_AXI_LITE_ASYNC2AXI.sig_dm_soft_reset_n_i_1 
       (.I0(Q),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_cmplt_i_2
       (.I0(Q),
        .I1(sig_local_hw_reset_reg),
        .O(sig_halt_request0));
  FDRE sig_to_edge_detect_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt),
        .Q(sig_to_edge_detect_reg_0),
        .R(sig_local_hw_reset_reg));
endmodule

(* ORIG_REF_NAME = "axi_cdma_pulse_gen" *) 
module top_blk_axi_cdma_0_0_axi_cdma_pulse_gen__parameterized1
   (sig_to_edge_detect_reg,
    \dmacr_i_reg[2] ,
    sig_local_hw_reset_reg,
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8] ,
    m_axi_aclk,
    Q);
  output sig_to_edge_detect_reg;
  output [0:0]\dmacr_i_reg[2] ;
  input sig_local_hw_reset_reg;
  input \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8] ;
  input m_axi_aclk;
  input [0:0]Q;

  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0_n_0 ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8] ;
  wire [0:0]Q;
  wire [0:0]\dmacr_i_reg[2] ;
  wire m_axi_aclk;
  wire sig_local_hw_reset_reg;
  wire [1:1]sig_shift_reg;
  wire sig_to_edge_detect_reg;

  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8] ),
        .Q(sig_shift_reg),
        .R(sig_local_hw_reset_reg));
  LUT3 #(
    .INIT(8'hBA)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0 
       (.I0(sig_shift_reg),
        .I1(Q),
        .I2(sig_to_edge_detect_reg),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0_n_0 ));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0_n_0 ),
        .Q(\dmacr_i_reg[2] ),
        .R(sig_local_hw_reset_reg));
  FDRE sig_to_edge_detect_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(sig_to_edge_detect_reg),
        .R(sig_local_hw_reset_reg));
endmodule

(* ORIG_REF_NAME = "axi_cdma_pulse_gen" *) 
module top_blk_axi_cdma_0_0_axi_cdma_pulse_gen__parameterized2
   (sig_to_edge_detect_reg,
    sig_halt_request_reg,
    sig_local_hw_reset_reg,
    sig_reg2rst_soft_reset,
    m_axi_aclk,
    \dmacr_i_reg[2] ,
    sig_halt_request_reg_0,
    Q);
  output sig_to_edge_detect_reg;
  output sig_halt_request_reg;
  input sig_local_hw_reset_reg;
  input sig_reg2rst_soft_reset;
  input m_axi_aclk;
  input \dmacr_i_reg[2] ;
  input sig_halt_request_reg_0;
  input [0:0]Q;

  wire [0:0]Q;
  wire \dmacr_i_reg[2] ;
  wire m_axi_aclk;
  wire sig_halt_request_reg;
  wire sig_halt_request_reg_0;
  wire sig_local_hw_reset_reg;
  wire sig_pulse_out;
  wire sig_reg2rst_soft_reset;
  wire sig_to_edge_detect_reg;

  FDRE \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[2] ),
        .Q(sig_pulse_out),
        .R(sig_local_hw_reset_reg));
  LUT4 #(
    .INIT(16'h000E)) 
    sig_halt_request_i_1
       (.I0(sig_halt_request_reg_0),
        .I1(sig_pulse_out),
        .I2(sig_local_hw_reset_reg),
        .I3(Q),
        .O(sig_halt_request_reg));
  FDRE sig_to_edge_detect_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_reg2rst_soft_reset),
        .Q(sig_to_edge_detect_reg),
        .R(sig_local_hw_reset_reg));
endmodule

(* ORIG_REF_NAME = "axi_cdma_pulse_gen" *) 
module top_blk_axi_cdma_0_0_axi_cdma_pulse_gen__parameterized3
   (sig_to_edge_detect_reg,
    sig_update_idle_rising,
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ,
    sig_sg2sgcntlr_updt_idle,
    m_axi_aclk,
    \GEN_CH1_UPDATE.ch1_updt_idle_reg );
  output sig_to_edge_detect_reg;
  output sig_update_idle_rising;
  input \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ;
  input sig_sg2sgcntlr_updt_idle;
  input m_axi_aclk;
  input \GEN_CH1_UPDATE.ch1_updt_idle_reg ;

  wire \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_idle_reg ;
  wire m_axi_aclk;
  wire sig_sg2sgcntlr_updt_idle;
  wire sig_to_edge_detect_reg;
  wire sig_update_idle_rising;

  FDRE \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_updt_idle_reg ),
        .Q(sig_update_idle_rising),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  FDRE sig_to_edge_detect_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sg2sgcntlr_updt_idle),
        .Q(sig_to_edge_detect_reg),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ));
endmodule

(* ORIG_REF_NAME = "axi_cdma_pulse_gen" *) 
module top_blk_axi_cdma_0_0_axi_cdma_pulse_gen__parameterized4
   (sig_to_edge_detect_reg_0,
    sig_sgcntl2reg_idle_clr,
    cdma_tvect_out,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ,
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ,
    \GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg ,
    m_axi_aclk,
    tailpntr_updated_d2_reg,
    sig_shtdwn_sm_set_cmplt,
    dly_irq_reg,
    ch1_delay_cnt_en,
    \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0 );
  output sig_to_edge_detect_reg_0;
  output sig_sgcntl2reg_idle_clr;
  output [0:0]cdma_tvect_out;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  input \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ;
  input \GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg ;
  input m_axi_aclk;
  input tailpntr_updated_d2_reg;
  input sig_shtdwn_sm_set_cmplt;
  input dly_irq_reg;
  input ch1_delay_cnt_en;
  input [0:0]\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0 ;

  wire [0:0]\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0 ;
  wire \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  wire \GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg ;
  wire [0:0]cdma_tvect_out;
  wire ch1_delay_cnt_en;
  wire dly_irq_reg;
  wire m_axi_aclk;
  wire sig_sgcntl2reg_idle_clr;
  wire sig_shtdwn_sm_set_cmplt;
  wire sig_to_edge_detect_reg_0;
  wire tailpntr_updated_d2_reg;

  FDRE \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(tailpntr_updated_d2_reg),
        .Q(sig_sgcntl2reg_idle_clr),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'h55550004)) 
    \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_1 
       (.I0(dly_irq_reg),
        .I1(ch1_delay_cnt_en),
        .I2(sig_sgcntl2reg_idle_clr),
        .I3(sig_shtdwn_sm_set_cmplt),
        .I4(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0 ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \cdma_tvect_out[9]_INST_0 
       (.I0(sig_sgcntl2reg_idle_clr),
        .I1(sig_shtdwn_sm_set_cmplt),
        .O(cdma_tvect_out));
  FDRE sig_to_edge_detect_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg ),
        .Q(sig_to_edge_detect_reg_0),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ));
endmodule

(* ORIG_REF_NAME = "axi_cdma_pulse_gen" *) 
module top_blk_axi_cdma_0_0_axi_cdma_pulse_gen__parameterized5
   (cdma_tvect_out,
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ,
    m_axi_aclk,
    sig_do_shutdown,
    sig_halt_cmplt_reg_reg,
    sig_ftch_updt_cntr_eq0,
    sig_sg2sgcntlr_ftch_idle,
    sig_updt_filter_cntr_eq0,
    sig_update_idle_rising);
  output [0:0]cdma_tvect_out;
  input \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ;
  input m_axi_aclk;
  input sig_do_shutdown;
  input sig_halt_cmplt_reg_reg;
  input sig_ftch_updt_cntr_eq0;
  input sig_sg2sgcntlr_ftch_idle;
  input sig_updt_filter_cntr_eq0;
  input sig_update_idle_rising;

  wire \DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1_n_0 ;
  wire \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ;
  wire [0:0]cdma_tvect_out;
  wire m_axi_aclk;
  wire sig_do_shutdown;
  wire sig_ftch_updt_cntr_eq0;
  wire sig_halt_cmplt_reg_reg;
  wire sig_sg2sgcntlr_ftch_idle;
  wire sig_shutdown_idle;
  wire sig_shutdown_idle_rising;
  wire sig_to_edge_detect_reg;
  wire sig_update_idle_rising;
  wire sig_updt_filter_cntr_eq0;

  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1 
       (.I0(sig_do_shutdown),
        .I1(sig_halt_cmplt_reg_reg),
        .I2(sig_to_edge_detect_reg),
        .O(\DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1_n_0 ));
  FDRE \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1_n_0 ),
        .Q(sig_shutdown_idle_rising),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEAAAAAAA)) 
    \cdma_tvect_out[10]_INST_0 
       (.I0(sig_shutdown_idle_rising),
        .I1(sig_ftch_updt_cntr_eq0),
        .I2(sig_sg2sgcntlr_ftch_idle),
        .I3(sig_updt_filter_cntr_eq0),
        .I4(sig_update_idle_rising),
        .I5(sig_do_shutdown),
        .O(cdma_tvect_out));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sig_to_edge_detect_reg_i_1
       (.I0(sig_halt_cmplt_reg_reg),
        .I1(sig_do_shutdown),
        .O(sig_shutdown_idle));
  FDRE sig_to_edge_detect_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_shutdown_idle),
        .Q(sig_to_edge_detect_reg),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ));
endmodule

module top_blk_axi_cdma_0_0_axi_cdma_reg_module
   (s_axi_lite_arready,
    reg_dma_sg_mode,
    sig_reg2rst_soft_reset,
    error_d1_reg,
    error_d1_reg_0,
    error_d1_reg_1,
    error_d1_reg_2,
    error_d1_reg_3,
    sig_reg2sg_irqthresh_wren,
    sig_reg2sg_irqdelay_wren,
    \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ,
    \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0 ,
    sig_to_edge_detect_reg_reg,
    s_axi_lite_awready,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] ,
    error_d1_reg_4,
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ,
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ,
    sig_reg2sg_dmacr,
    s_axi_lite_rvalid,
    sig_sg_run_reg,
    SS,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ,
    ch1_delay_zero__6,
    S,
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ,
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ,
    sig_mm2s2sgcntl_sts_tvalid,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ,
    cdma_introut,
    s_axi_lite_bvalid,
    s_axi_lite_rdata,
    \cdma_tvect_out[0] ,
    out,
    s_axi_lite_aclk,
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ,
    m_axi_aclk,
    s_axi_lite_arvalid,
    \GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ,
    \dmacr_i_reg[3] ,
    \dmacr_i_reg[3]_0 ,
    \GEN_CH1_UPDATE.ch1_updt_interr_set_reg ,
    \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ,
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ,
    s_axi_lite_awvalid,
    p_1_out,
    s_axi_lite_wvalid,
    sg_updt_error0,
    sg_ftch_error0,
    SR,
    sig_sgcntlr2reg_new_curdesc_wren,
    sig_to_edge_detect_reg,
    sig_to_edge_detect_reg_0,
    sig_sgcntl2mm2s_cmd_tdata,
    Q,
    \GEN_MM2S.queue_dout_new_reg[121] ,
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] ,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ,
    sig_sg_run_reg_0,
    ch1_delay_cnt_en,
    sig_sgcntl2reg_idle_clr,
    sig_shtdwn_sm_set_cmplt,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ,
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ,
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 ,
    sig_dm_mm2s_sts_tvalid,
    s_axi_lite_awaddr,
    s_axi_lite_wdata,
    s_axi_lite_araddr,
    s_axi_lite_bready,
    s_axi_lite_rready,
    \GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg ,
    cdma_tvect_out,
    sig_dma_go0,
    sig_calc_error_reg_reg,
    sig_sm_set_err);
  output s_axi_lite_arready;
  output reg_dma_sg_mode;
  output sig_reg2rst_soft_reset;
  output error_d1_reg;
  output error_d1_reg_0;
  output error_d1_reg_1;
  output error_d1_reg_2;
  output error_d1_reg_3;
  output sig_reg2sg_irqthresh_wren;
  output sig_reg2sg_irqdelay_wren;
  output \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ;
  output \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0 ;
  output sig_to_edge_detect_reg_reg;
  output s_axi_lite_awready;
  output [62:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] ;
  output error_d1_reg_4;
  output [0:0]\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ;
  output [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ;
  output [15:0]sig_reg2sg_dmacr;
  output s_axi_lite_rvalid;
  output sig_sg_run_reg;
  output [0:0]SS;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ;
  output ch1_delay_zero__6;
  output [1:0]S;
  output [3:0]\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ;
  output [2:0]\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ;
  output sig_mm2s2sgcntl_sts_tvalid;
  output [29:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ;
  output cdma_introut;
  output s_axi_lite_bvalid;
  output [31:0]s_axi_lite_rdata;
  output [0:0]\cdma_tvect_out[0] ;
  input out;
  input s_axi_lite_aclk;
  input \GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ;
  input m_axi_aclk;
  input s_axi_lite_arvalid;
  input \GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ;
  input \dmacr_i_reg[3] ;
  input \dmacr_i_reg[3]_0 ;
  input \GEN_CH1_UPDATE.ch1_updt_interr_set_reg ;
  input \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ;
  input \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ;
  input s_axi_lite_awvalid;
  input p_1_out;
  input s_axi_lite_wvalid;
  input sg_updt_error0;
  input sg_ftch_error0;
  input [0:0]SR;
  input sig_sgcntlr2reg_new_curdesc_wren;
  input sig_to_edge_detect_reg;
  input sig_to_edge_detect_reg_0;
  input [3:0]sig_sgcntl2mm2s_cmd_tdata;
  input [25:0]Q;
  input [112:0]\GEN_MM2S.queue_dout_new_reg[121] ;
  input [0:0]\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] ;
  input [7:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ;
  input [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ;
  input sig_sg_run_reg_0;
  input ch1_delay_cnt_en;
  input sig_sgcntl2reg_idle_clr;
  input sig_shtdwn_sm_set_cmplt;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ;
  input \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ;
  input [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 ;
  input sig_dm_mm2s_sts_tvalid;
  input [3:0]s_axi_lite_awaddr;
  input [31:0]s_axi_lite_wdata;
  input [3:0]s_axi_lite_araddr;
  input s_axi_lite_bready;
  input s_axi_lite_rready;
  input [0:0]\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg ;
  input [4:0]cdma_tvect_out;
  input sig_dma_go0;
  input sig_calc_error_reg_reg;
  input sig_sm_set_err;

  wire [0:0]\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] ;
  wire \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ;
  wire \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0 ;
  wire \GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ;
  wire \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ;
  wire [0:0]\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg ;
  wire \GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_interr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ;
  wire [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ;
  wire [7:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ;
  wire [112:0]\GEN_MM2S.queue_dout_new_reg[121] ;
  wire [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ;
  wire [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 ;
  wire [3:0]\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ;
  wire [2:0]\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ;
  wire [0:0]\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ;
  wire I_AXI_LITE_n_46;
  wire I_AXI_LITE_n_80;
  wire I_AXI_LITE_n_81;
  wire I_REGISTER_BLOCK_n_107;
  wire I_REGISTER_BLOCK_n_108;
  wire I_REGISTER_BLOCK_n_109;
  wire I_REGISTER_BLOCK_n_11;
  wire I_REGISTER_BLOCK_n_110;
  wire I_REGISTER_BLOCK_n_174;
  wire I_REGISTER_BLOCK_n_175;
  wire I_REGISTER_BLOCK_n_176;
  wire I_REGISTER_BLOCK_n_177;
  wire I_REGISTER_BLOCK_n_178;
  wire I_REGISTER_BLOCK_n_179;
  wire I_REGISTER_BLOCK_n_180;
  wire I_REGISTER_BLOCK_n_181;
  wire I_REGISTER_BLOCK_n_78;
  wire [25:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [29:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ;
  wire [62:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] ;
  wire [8:0]axi2ip_rdce;
  wire cdma_introut;
  wire [4:0]cdma_tvect_out;
  wire [0:0]\cdma_tvect_out[0] ;
  wire ch1_delay_cnt_en;
  wire ch1_delay_zero__6;
  wire curdesc_lsb_i0;
  wire dma_keyhole_read;
  wire dma_keyhole_write;
  wire [2:2]dmacr_i;
  wire \dmacr_i_reg[3] ;
  wire \dmacr_i_reg[3]_0 ;
  wire error_d1_reg;
  wire error_d1_reg_0;
  wire error_d1_reg_1;
  wire error_d1_reg_2;
  wire error_d1_reg_3;
  wire error_d1_reg_4;
  wire m_axi_aclk;
  wire out;
  wire p_0_in;
  wire p_0_in1_in;
  wire p_1_out;
  wire reg_dma_sg_mode;
  wire s_axi_lite_aclk;
  wire [3:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [3:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wvalid;
  wire sg_ftch_error0;
  wire sg_updt_error0;
  wire [10:0]sig_axi2ip_wrce;
  wire [31:0]sig_axi2ip_wrdata;
  wire sig_calc_error_reg_reg;
  wire sig_dm_mm2s_sts_tvalid;
  wire sig_dma_go0;
  wire sig_mm2s2sgcntl_sts_tvalid;
  wire [22:0]sig_reg2cntlr_btt;
  wire [22:0]sig_reg2cntlr_dest_addr;
  wire [22:0]sig_reg2cntlr_src_addr;
  wire sig_reg2out_irpt;
  wire sig_reg2rst_soft_reset;
  wire [15:0]sig_reg2sg_dmacr;
  wire sig_reg2sg_irqdelay_wren;
  wire sig_reg2sg_irqthresh_wren;
  wire [22:6]sig_reg2sg_taildesc;
  wire sig_sg_run_reg;
  wire sig_sg_run_reg_0;
  wire [3:0]sig_sgcntl2mm2s_cmd_tdata;
  wire sig_sgcntl2reg_idle_clr;
  wire sig_sgcntlr2reg_new_curdesc_wren;
  wire sig_shtdwn_sm_set_cmplt;
  wire sig_sm_set_err;
  wire sig_to_edge_detect_reg;
  wire sig_to_edge_detect_reg_0;
  wire sig_to_edge_detect_reg_reg;

  top_blk_axi_cdma_0_0_cdc_sync_9 \GEN_IRPT_RESYNC.IMP_SYNC_IRPT_SYNC_REG 
       (.cdma_introut(cdma_introut),
        .prmry_in(sig_reg2out_irpt),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  top_blk_axi_cdma_0_0_axi_cdma_lite_if I_AXI_LITE
       (.\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] (\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] ),
        .E(I_AXI_LITE_n_80),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 ({axi2ip_rdce[8],axi2ip_rdce[6],axi2ip_rdce[4],axi2ip_rdce[2:0]}),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg (\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg (\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg ),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg (\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ),
        .\GEN_DMACR_SG.sig_dly_irqen_reg_reg (I_REGISTER_BLOCK_n_108),
        .\GEN_DMACR_SG.sig_err_irqen_reg_reg (I_REGISTER_BLOCK_n_109),
        .\GEN_DMACR_SG.sig_ioc_irqen_reg_reg (I_REGISTER_BLOCK_n_107),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] (\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ),
        .Q(sig_reg2cntlr_dest_addr),
        .SR(I_AXI_LITE_n_46),
        .curdesc_lsb_i0(curdesc_lsb_i0),
        .\curdesc_lsb_i_reg[31] ({\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [25:9],\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [5:1]}),
        .dma_interr_reg(error_d1_reg_4),
        .dma_keyhole_write(dma_keyhole_write),
        .dma_slverr_reg(error_d1_reg),
        .dmacr_i(dmacr_i),
        .\dmacr_i_reg[2] (sig_reg2rst_soft_reset),
        .\dmacr_i_reg[3] (reg_dma_sg_mode),
        .\dmacr_i_reg[4] (dma_keyhole_read),
        .\dmacr_i_reg[6] (I_REGISTER_BLOCK_n_78),
        .idle_reg(I_REGISTER_BLOCK_n_11),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .p_1_out(p_1_out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .scndry_vect_out(sig_axi2ip_wrdata),
        .sg_decerr_reg(error_d1_reg_3),
        .sg_interr_reg(error_d1_reg_1),
        .sg_slverr_reg(error_d1_reg_2),
        .sig_axi2ip_wrce({sig_axi2ip_wrce[10],sig_axi2ip_wrce[2],sig_axi2ip_wrce[0]}),
        .\sig_btt_register_reg[22] (sig_reg2cntlr_btt),
        .sig_reg2sg_dmacr(sig_reg2sg_dmacr),
        .\sig_sa_register_lsb_reg[0] (I_AXI_LITE_n_81),
        .\sig_sa_register_lsb_reg[22] (sig_reg2cntlr_src_addr),
        .\taildesc_lsb_i_reg[22] (sig_reg2sg_taildesc),
        .\taildesc_lsb_i_reg[23] (I_REGISTER_BLOCK_n_110),
        .\taildesc_lsb_i_reg[24] (I_REGISTER_BLOCK_n_174),
        .\taildesc_lsb_i_reg[25] (I_REGISTER_BLOCK_n_175),
        .\taildesc_lsb_i_reg[26] (I_REGISTER_BLOCK_n_176),
        .\taildesc_lsb_i_reg[27] (I_REGISTER_BLOCK_n_177),
        .\taildesc_lsb_i_reg[28] (I_REGISTER_BLOCK_n_178),
        .\taildesc_lsb_i_reg[29] (I_REGISTER_BLOCK_n_179),
        .\taildesc_lsb_i_reg[30] (I_REGISTER_BLOCK_n_180),
        .\taildesc_lsb_i_reg[31] (p_0_in1_in),
        .\taildesc_lsb_i_reg[31]_0 (I_REGISTER_BLOCK_n_181));
  top_blk_axi_cdma_0_0_axi_cdma_register I_REGISTER_BLOCK
       (.D(sig_axi2ip_wrdata),
        .\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg (\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ),
        .\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0 (\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0 ),
        .E(p_0_in1_in),
        .\GEN_ASYNC_READ.axi2ip_rdce_reg[8] ({axi2ip_rdce[8],axi2ip_rdce[6],axi2ip_rdce[4],axi2ip_rdce[2:0]}),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12] (I_REGISTER_BLOCK_n_107),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13] (I_REGISTER_BLOCK_n_108),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14] (I_REGISTER_BLOCK_n_109),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22] (sig_reg2sg_taildesc),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23] (I_REGISTER_BLOCK_n_110),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24] (I_REGISTER_BLOCK_n_174),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25] (I_REGISTER_BLOCK_n_175),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26] (I_REGISTER_BLOCK_n_176),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27] (I_REGISTER_BLOCK_n_177),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28] (I_REGISTER_BLOCK_n_178),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29] (I_REGISTER_BLOCK_n_179),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[30] (I_REGISTER_BLOCK_n_180),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31] (I_REGISTER_BLOCK_n_181),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] (I_REGISTER_BLOCK_n_78),
        .\GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] (I_AXI_LITE_n_81),
        .\GEN_ASYNC_WRITE.axi2ip_wrce_reg[8] (I_AXI_LITE_n_80),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg (\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg_0 (I_AXI_LITE_n_46),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg (\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg (\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_interr_set_reg (\GEN_CH1_UPDATE.ch1_updt_interr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg (\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ),
        .\GEN_MM2S.queue_dout_new_reg[121] (\GEN_MM2S.queue_dout_new_reg[121] ),
        .\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] (\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ),
        .\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 (\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 ),
        .\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg (\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ),
        .\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 (\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ),
        .\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ({\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ,dma_keyhole_read}),
        .Q(Q),
        .S(S),
        .SR(SR),
        .SS(SS),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] (sig_reg2cntlr_btt),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] (sig_reg2cntlr_dest_addr),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 (sig_reg2cntlr_src_addr),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] (reg_dma_sg_mode),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] ),
        .cdma_tvect_out(cdma_tvect_out),
        .\cdma_tvect_out[0] (\cdma_tvect_out[0] ),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .ch1_delay_zero__6(ch1_delay_zero__6),
        .curdesc_lsb_i0(curdesc_lsb_i0),
        .dma_keyhole_write(dma_keyhole_write),
        .dmacr_i(dmacr_i),
        .\dmacr_i_reg[3]_0 (\dmacr_i_reg[3] ),
        .\dmacr_i_reg[3]_1 (\dmacr_i_reg[3]_0 ),
        .error_d1_reg_0(error_d1_reg),
        .error_d1_reg_1(error_d1_reg_0),
        .error_d1_reg_2(error_d1_reg_1),
        .error_d1_reg_3(error_d1_reg_2),
        .error_d1_reg_4(error_d1_reg_3),
        .error_d1_reg_5(error_d1_reg_4),
        .idle_reg_0(I_REGISTER_BLOCK_n_11),
        .m_axi_aclk(m_axi_aclk),
        .p_0_in(p_0_in),
        .prmry_in(sig_reg2out_irpt),
        .sg_ftch_error0(sg_ftch_error0),
        .sg_updt_error0(sg_updt_error0),
        .sig_axi2ip_wrce({sig_axi2ip_wrce[10],sig_axi2ip_wrce[2],sig_axi2ip_wrce[0]}),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_dm_mm2s_sts_tvalid(sig_dm_mm2s_sts_tvalid),
        .sig_dma_go0(sig_dma_go0),
        .sig_mm2s2sgcntl_sts_tvalid(sig_mm2s2sgcntl_sts_tvalid),
        .sig_reg2rst_soft_reset(sig_reg2rst_soft_reset),
        .sig_reg2sg_dmacr(sig_reg2sg_dmacr),
        .sig_reg2sg_irqdelay_wren(sig_reg2sg_irqdelay_wren),
        .sig_reg2sg_irqthresh_wren(sig_reg2sg_irqthresh_wren),
        .sig_sg_run_reg(sig_sg_run_reg),
        .sig_sg_run_reg_0(sig_sg_run_reg_0),
        .sig_sgcntl2mm2s_cmd_tdata(sig_sgcntl2mm2s_cmd_tdata),
        .sig_sgcntl2reg_idle_clr(sig_sgcntl2reg_idle_clr),
        .sig_sgcntlr2reg_new_curdesc_wren(sig_sgcntlr2reg_new_curdesc_wren),
        .sig_shtdwn_sm_set_cmplt(sig_shtdwn_sm_set_cmplt),
        .sig_sm_set_err(sig_sm_set_err),
        .sig_to_edge_detect_reg(sig_to_edge_detect_reg),
        .sig_to_edge_detect_reg_0(sig_to_edge_detect_reg_0),
        .sig_to_edge_detect_reg_reg(sig_to_edge_detect_reg_reg));
endmodule

module top_blk_axi_cdma_0_0_axi_cdma_register
   (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ,
    sig_reg2rst_soft_reset,
    dma_keyhole_write,
    error_d1_reg_0,
    error_d1_reg_1,
    error_d1_reg_2,
    error_d1_reg_3,
    error_d1_reg_4,
    prmry_in,
    sig_reg2sg_irqthresh_wren,
    sig_reg2sg_irqdelay_wren,
    idle_reg_0,
    \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ,
    \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0 ,
    sig_to_edge_detect_reg_reg,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] ,
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ,
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12] ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13] ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14] ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23] ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22] ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24] ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25] ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26] ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27] ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28] ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29] ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[30] ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31] ,
    error_d1_reg_5,
    sig_reg2sg_dmacr,
    sig_sg_run_reg,
    SS,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ,
    ch1_delay_zero__6,
    S,
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ,
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ,
    sig_mm2s2sgcntl_sts_tvalid,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ,
    \cdma_tvect_out[0] ,
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ,
    sig_axi2ip_wrce,
    D,
    m_axi_aclk,
    dmacr_i,
    \dmacr_i_reg[3]_0 ,
    \dmacr_i_reg[3]_1 ,
    \GEN_CH1_UPDATE.ch1_updt_interr_set_reg ,
    \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ,
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ,
    E,
    sg_updt_error0,
    sg_ftch_error0,
    SR,
    sig_sgcntlr2reg_new_curdesc_wren,
    sig_to_edge_detect_reg,
    sig_to_edge_detect_reg_0,
    sig_sgcntl2mm2s_cmd_tdata,
    Q,
    \GEN_MM2S.queue_dout_new_reg[121] ,
    \GEN_ASYNC_READ.axi2ip_rdce_reg[8] ,
    curdesc_lsb_i0,
    sig_sg_run_reg_0,
    ch1_delay_cnt_en,
    sig_sgcntl2reg_idle_clr,
    sig_shtdwn_sm_set_cmplt,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ,
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ,
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 ,
    sig_dm_mm2s_sts_tvalid,
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg_0 ,
    cdma_tvect_out,
    sig_dma_go0,
    sig_calc_error_reg_reg,
    sig_sm_set_err,
    p_0_in,
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] ,
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[8] );
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ;
  output sig_reg2rst_soft_reset;
  output dma_keyhole_write;
  output error_d1_reg_0;
  output error_d1_reg_1;
  output error_d1_reg_2;
  output error_d1_reg_3;
  output error_d1_reg_4;
  output prmry_in;
  output sig_reg2sg_irqthresh_wren;
  output sig_reg2sg_irqdelay_wren;
  output idle_reg_0;
  output \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ;
  output \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0 ;
  output sig_to_edge_detect_reg_reg;
  output [62:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] ;
  output \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] ;
  output [1:0]\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ;
  output [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ;
  output \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12] ;
  output \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13] ;
  output \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14] ;
  output \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23] ;
  output [16:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22] ;
  output [22:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] ;
  output [22:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 ;
  output \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24] ;
  output \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25] ;
  output \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26] ;
  output \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27] ;
  output \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28] ;
  output \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29] ;
  output \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[30] ;
  output \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31] ;
  output error_d1_reg_5;
  output [15:0]sig_reg2sg_dmacr;
  output sig_sg_run_reg;
  output [0:0]SS;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ;
  output ch1_delay_zero__6;
  output [1:0]S;
  output [3:0]\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ;
  output [2:0]\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ;
  output sig_mm2s2sgcntl_sts_tvalid;
  output [22:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] ;
  output [29:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ;
  output [0:0]\cdma_tvect_out[0] ;
  input \GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ;
  input [2:0]sig_axi2ip_wrce;
  input [31:0]D;
  input m_axi_aclk;
  input [0:0]dmacr_i;
  input \dmacr_i_reg[3]_0 ;
  input \dmacr_i_reg[3]_1 ;
  input \GEN_CH1_UPDATE.ch1_updt_interr_set_reg ;
  input \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ;
  input \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ;
  input [0:0]E;
  input sg_updt_error0;
  input sg_ftch_error0;
  input [0:0]SR;
  input sig_sgcntlr2reg_new_curdesc_wren;
  input sig_to_edge_detect_reg;
  input sig_to_edge_detect_reg_0;
  input [3:0]sig_sgcntl2mm2s_cmd_tdata;
  input [25:0]Q;
  input [112:0]\GEN_MM2S.queue_dout_new_reg[121] ;
  input [5:0]\GEN_ASYNC_READ.axi2ip_rdce_reg[8] ;
  input curdesc_lsb_i0;
  input sig_sg_run_reg_0;
  input ch1_delay_cnt_en;
  input sig_sgcntl2reg_idle_clr;
  input sig_shtdwn_sm_set_cmplt;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ;
  input \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ;
  input [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 ;
  input sig_dm_mm2s_sts_tvalid;
  input [0:0]\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg_0 ;
  input [4:0]cdma_tvect_out;
  input sig_dma_go0;
  input sig_calc_error_reg_reg;
  input sig_sm_set_err;
  input p_0_in;
  input [0:0]\GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] ;
  input [0:0]\GEN_ASYNC_WRITE.axi2ip_wrce_reg[8] ;

  wire [31:0]D;
  wire \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ;
  wire \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0 ;
  wire [0:0]E;
  wire [5:0]\GEN_ASYNC_READ.axi2ip_rdce_reg[8] ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12] ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13] ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14] ;
  wire [16:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22] ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23] ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24] ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25] ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26] ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27] ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28] ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29] ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[30] ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31] ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] ;
  wire [0:0]\GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] ;
  wire [0:0]\GEN_ASYNC_WRITE.axi2ip_wrce_reg[8] ;
  wire \GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ;
  wire [0:0]\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg_0 ;
  wire \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_interr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ;
  wire \GEN_DMACR_SG.sig_dly_irqen_reg_reg_n_0 ;
  wire \GEN_DMACR_SG.sig_err_irqen_reg_reg_n_0 ;
  wire \GEN_DMACR_SG.sig_ioc_irqen_reg_reg_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ;
  wire [112:0]\GEN_MM2S.queue_dout_new_reg[121] ;
  wire [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ;
  wire [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 ;
  wire [3:0]\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ;
  wire [2:0]\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ;
  wire [1:0]\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ;
  wire [25:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [22:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] ;
  wire [22:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] ;
  wire [22:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 ;
  wire [29:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ;
  wire [62:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] ;
  wire [4:0]cdma_tvect_out;
  wire [0:0]\cdma_tvect_out[0] ;
  wire ch1_delay_cnt_en;
  wire ch1_delay_zero__6;
  wire curdesc_lsb_i0;
  wire curdesc_lsb_i1;
  wire \curdesc_lsb_i[10]_i_1_n_0 ;
  wire \curdesc_lsb_i[11]_i_1_n_0 ;
  wire \curdesc_lsb_i[12]_i_1_n_0 ;
  wire \curdesc_lsb_i[13]_i_1_n_0 ;
  wire \curdesc_lsb_i[14]_i_1_n_0 ;
  wire \curdesc_lsb_i[15]_i_1_n_0 ;
  wire \curdesc_lsb_i[16]_i_1_n_0 ;
  wire \curdesc_lsb_i[17]_i_1_n_0 ;
  wire \curdesc_lsb_i[18]_i_1_n_0 ;
  wire \curdesc_lsb_i[19]_i_1_n_0 ;
  wire \curdesc_lsb_i[20]_i_1_n_0 ;
  wire \curdesc_lsb_i[21]_i_1_n_0 ;
  wire \curdesc_lsb_i[22]_i_1_n_0 ;
  wire \curdesc_lsb_i[23]_i_1_n_0 ;
  wire \curdesc_lsb_i[24]_i_1_n_0 ;
  wire \curdesc_lsb_i[25]_i_1_n_0 ;
  wire \curdesc_lsb_i[26]_i_1_n_0 ;
  wire \curdesc_lsb_i[27]_i_1_n_0 ;
  wire \curdesc_lsb_i[28]_i_1_n_0 ;
  wire \curdesc_lsb_i[29]_i_1_n_0 ;
  wire \curdesc_lsb_i[30]_i_1_n_0 ;
  wire \curdesc_lsb_i[31]_i_2_n_0 ;
  wire \curdesc_lsb_i[31]_i_3_n_0 ;
  wire \curdesc_lsb_i[6]_i_1_n_0 ;
  wire \curdesc_lsb_i[7]_i_1_n_0 ;
  wire \curdesc_lsb_i[8]_i_1_n_0 ;
  wire \curdesc_lsb_i[9]_i_1_n_0 ;
  wire currdesc_updated_i_1_n_0;
  wire dly_irq_i_1_n_0;
  wire dma_interr_i_1_n_0;
  wire dma_keyhole_write;
  wire [0:0]dmacr_i;
  wire \dmacr_i_reg[3]_0 ;
  wire \dmacr_i_reg[3]_1 ;
  wire err_irq_i_1_n_0;
  wire err_irq_reg_n_0;
  wire error_d1;
  wire error_d1_i_1_n_0;
  wire error_d1_reg_0;
  wire error_d1_reg_1;
  wire error_d1_reg_2;
  wire error_d1_reg_3;
  wire error_d1_reg_4;
  wire error_d1_reg_5;
  wire error_pointer_set;
  wire idle_i_1_n_0;
  wire idle_reg_0;
  wire introut0;
  wire ioc_irq_i_1_n_0;
  wire ioc_irq_reg_n_0;
  wire irqdelay_wren0;
  wire irqdelay_wren_i_2_n_0;
  wire irqdelay_wren_i_3_n_0;
  wire irqdelay_wren_i_4_n_0;
  wire irqthresh_wren0;
  wire irqthresh_wren_i_2_n_0;
  wire irqthresh_wren_i_3_n_0;
  wire irqthresh_wren_i_4_n_0;
  wire m_axi_aclk;
  wire p_0_in;
  wire prmry_in;
  wire sg_ftch_error;
  wire sg_ftch_error0;
  wire sg_updt_error;
  wire sg_updt_error0;
  wire [2:0]sig_axi2ip_wrce;
  wire sig_btt_register_del;
  wire sig_calc_error_reg_reg;
  wire sig_dm_mm2s_sts_tvalid;
  wire sig_dma_go0;
  wire sig_dma_go_i_1_n_0;
  wire sig_mm2s2sgcntl_sts_tvalid;
  wire [31:23]sig_reg2cntlr_dest_addr;
  wire [31:23]sig_reg2cntlr_src_addr;
  wire sig_reg2rst_soft_reset;
  wire [15:0]sig_reg2sg_dmacr;
  wire [13:13]sig_reg2sg_dmasr;
  wire sig_reg2sg_irqdelay_wren;
  wire sig_reg2sg_irqthresh_wren;
  wire [31:23]sig_reg2sg_taildesc;
  wire sig_reg2sgcntlr_currdesc_updated;
  wire sig_sg_run_reg;
  wire sig_sg_run_reg_0;
  wire [3:0]sig_sgcntl2mm2s_cmd_tdata;
  wire sig_sgcntl2reg_idle_clr;
  wire sig_sgcntlr2reg_new_curdesc_wren;
  wire sig_shtdwn_sm_set_cmplt;
  wire sig_sm_set_err;
  wire sig_to_edge_detect_reg;
  wire sig_to_edge_detect_reg_0;
  wire sig_to_edge_detect_reg_reg;
  wire tailpntr_updated_d1;
  wire tailpntr_updated_d2;

  LUT2 #(
    .INIT(4'h2)) 
    \DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1__0 
       (.I0(sig_reg2rst_soft_reset),
        .I1(sig_to_edge_detect_reg),
        .O(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1__1 
       (.I0(tailpntr_updated_d2),
        .I1(tailpntr_updated_d1),
        .I2(sig_to_edge_detect_reg_0),
        .O(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_2 
       (.I0(\GEN_DMACR_SG.sig_ioc_irqen_reg_reg_n_0 ),
        .I1(\GEN_ASYNC_READ.axi2ip_rdce_reg[8] [0]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdce_reg[8] [2]),
        .I3(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [6]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[8] [1]),
        .I5(ioc_irq_reg_n_0),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_2 
       (.I0(\GEN_DMACR_SG.sig_dly_irqen_reg_reg_n_0 ),
        .I1(\GEN_ASYNC_READ.axi2ip_rdce_reg[8] [0]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdce_reg[8] [2]),
        .I3(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [7]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[8] [1]),
        .I5(sig_reg2sg_dmasr),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2 
       (.I0(\GEN_DMACR_SG.sig_err_irqen_reg_reg_n_0 ),
        .I1(\GEN_ASYNC_READ.axi2ip_rdce_reg[8] [0]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdce_reg[8] [2]),
        .I3(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [8]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[8] [1]),
        .I5(err_irq_reg_n_0),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3 
       (.I0(sig_reg2sg_taildesc[23]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdce_reg[8] [3]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdce_reg[8] [5]),
        .I3(sig_reg2cntlr_dest_addr[23]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[8] [4]),
        .I5(sig_reg2cntlr_src_addr[23]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_3 
       (.I0(sig_reg2sg_taildesc[24]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdce_reg[8] [3]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdce_reg[8] [5]),
        .I3(sig_reg2cntlr_dest_addr[24]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[8] [4]),
        .I5(sig_reg2cntlr_src_addr[24]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_3 
       (.I0(sig_reg2sg_taildesc[25]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdce_reg[8] [3]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdce_reg[8] [5]),
        .I3(sig_reg2cntlr_dest_addr[25]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[8] [4]),
        .I5(sig_reg2cntlr_src_addr[25]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_3 
       (.I0(sig_reg2sg_taildesc[26]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdce_reg[8] [3]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdce_reg[8] [5]),
        .I3(sig_reg2cntlr_dest_addr[26]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[8] [4]),
        .I5(sig_reg2cntlr_src_addr[26]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_3 
       (.I0(sig_reg2sg_taildesc[27]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdce_reg[8] [3]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdce_reg[8] [5]),
        .I3(sig_reg2cntlr_dest_addr[27]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[8] [4]),
        .I5(sig_reg2cntlr_src_addr[27]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_3 
       (.I0(sig_reg2sg_taildesc[28]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdce_reg[8] [3]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdce_reg[8] [5]),
        .I3(sig_reg2cntlr_dest_addr[28]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[8] [4]),
        .I5(sig_reg2cntlr_src_addr[28]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_3 
       (.I0(sig_reg2sg_taildesc[29]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdce_reg[8] [3]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdce_reg[8] [5]),
        .I3(sig_reg2cntlr_dest_addr[29]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[8] [4]),
        .I5(sig_reg2cntlr_src_addr[29]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_3 
       (.I0(sig_reg2sg_taildesc[30]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdce_reg[8] [3]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdce_reg[8] [5]),
        .I3(sig_reg2cntlr_dest_addr[30]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[8] [4]),
        .I5(sig_reg2cntlr_src_addr[30]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[30] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3 
       (.I0(sig_reg2sg_taildesc[31]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdce_reg[8] [3]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdce_reg[8] [5]),
        .I3(sig_reg2cntlr_dest_addr[31]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[8] [4]),
        .I5(sig_reg2cntlr_src_addr[31]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_2 
       (.I0(\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg [1]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdce_reg[8] [0]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdce_reg[8] [2]),
        .I3(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [0]),
        .I4(\GEN_ASYNC_READ.axi2ip_rdce_reg[8] [1]),
        .I5(error_d1_reg_1),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DMACR_SG.sig_dly_irqen_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(D[13]),
        .Q(\GEN_DMACR_SG.sig_dly_irqen_reg_reg_n_0 ),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DMACR_SG.sig_err_irqen_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(D[14]),
        .Q(\GEN_DMACR_SG.sig_err_irqen_reg_reg_n_0 ),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DMACR_SG.sig_ioc_irqen_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(D[12]),
        .Q(\GEN_DMACR_SG.sig_ioc_irqen_reg_reg_n_0 ),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_1 
       (.I0(ch1_delay_cnt_en),
        .I1(sig_reg2sg_irqdelay_wren),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ),
        .I3(sig_sgcntl2reg_idle_clr),
        .I4(sig_shtdwn_sm_set_cmplt),
        .O(SS));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3 
       (.I0(sig_reg2sg_dmasr),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ),
        .I2(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ),
        .I3(ch1_delay_zero__6),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4 
       (.I0(sig_reg2sg_dmacr[12]),
        .I1(sig_reg2sg_dmacr[13]),
        .I2(sig_reg2sg_dmacr[14]),
        .I3(sig_reg2sg_dmacr[15]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7_n_0 ),
        .O(ch1_delay_zero__6));
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7 
       (.I0(sig_reg2sg_dmacr[9]),
        .I1(sig_reg2sg_dmacr[8]),
        .I2(sig_reg2sg_dmacr[11]),
        .I3(sig_reg2sg_dmacr[10]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7_n_0 ));
  FDRE \GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(E),
        .Q(tailpntr_updated_d1),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[0]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [64]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [0]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [0]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[10]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [74]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [10]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [10]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[11]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [75]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [11]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [11]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[12]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [76]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [12]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [12]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[13]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [77]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [13]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [13]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[14]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [78]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [14]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [14]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[15]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [79]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [15]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [15]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[16]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [80]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [16]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [16]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[17]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [81]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [17]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [17]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[18]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [82]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [18]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [18]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[19]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [83]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [19]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [19]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[1]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [65]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [1]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [1]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[20]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [84]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [20]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [20]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[21]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [85]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [21]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [21]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[22]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [86]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [22]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [22]));
  LUT1 #(
    .INIT(2'h1)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[23]_i_1 
       (.I0(\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg [0]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [23]));
  LUT1 #(
    .INIT(2'h1)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[23]_i_1__0 
       (.I0(dma_keyhole_write),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [0]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[24]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [32]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] [0]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [24]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[25]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [33]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] [1]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [25]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[26]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [34]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] [2]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [26]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[2]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [66]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [2]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [2]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[32]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [0]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 [0]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [27]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[33]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [1]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 [1]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [28]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[34]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [2]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 [2]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [29]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[35]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [3]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 [3]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [30]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[35]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [35]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] [3]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [1]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[36]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [4]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 [4]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [31]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[36]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [36]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] [4]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [2]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[37]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [5]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 [5]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [32]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[37]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [37]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] [5]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [3]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[38]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [6]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 [6]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [33]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[38]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [38]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] [6]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [4]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[39]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [7]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 [7]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [34]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[39]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [39]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] [7]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [5]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[3]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [67]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [3]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [3]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[40]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [8]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 [8]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [35]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[40]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [40]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] [8]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [6]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[41]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [9]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 [9]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [36]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[41]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [41]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] [9]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [7]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[42]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [10]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 [10]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [37]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[42]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [42]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] [10]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [8]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[43]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [11]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 [11]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [38]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[43]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [43]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] [11]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [9]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[44]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [12]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 [12]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [39]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[44]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [44]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] [12]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [10]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[45]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [13]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 [13]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [40]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[45]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [45]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] [13]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [11]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[46]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [14]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 [14]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [41]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[46]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [46]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] [14]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [12]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[47]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [15]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 [15]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [42]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[47]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [47]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] [15]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [13]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[48]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [16]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 [16]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [43]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[48]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [48]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] [16]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [14]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[49]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [17]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 [17]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [44]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[49]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [49]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] [17]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [15]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [68]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [4]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [4]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[50]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [18]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 [18]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [45]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[50]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [50]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] [18]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [16]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[51]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [19]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 [19]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [46]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[51]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [51]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] [19]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [17]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[52]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [20]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 [20]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [47]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[52]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [52]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] [20]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [18]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[53]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [21]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 [21]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [48]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[53]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [53]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] [21]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [19]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[54]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [22]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 [22]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [49]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[54]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [54]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] [22]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [20]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[55]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [23]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(sig_reg2cntlr_src_addr[23]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [50]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[55]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [55]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(sig_reg2cntlr_dest_addr[23]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [21]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[56]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [24]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(sig_reg2cntlr_src_addr[24]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [51]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[56]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [56]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(sig_reg2cntlr_dest_addr[24]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [22]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[57]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [25]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(sig_reg2cntlr_src_addr[25]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [52]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[57]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [57]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(sig_reg2cntlr_dest_addr[25]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [23]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[58]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [26]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(sig_reg2cntlr_src_addr[26]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [53]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[58]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [58]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(sig_reg2cntlr_dest_addr[26]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [24]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[59]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [27]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(sig_reg2cntlr_src_addr[27]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [54]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[59]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [59]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(sig_reg2cntlr_dest_addr[27]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [25]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [69]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [5]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [5]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[60]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [28]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(sig_reg2cntlr_src_addr[28]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [55]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[60]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [60]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(sig_reg2cntlr_dest_addr[28]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [26]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[61]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [29]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(sig_reg2cntlr_src_addr[29]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [56]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[61]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [61]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(sig_reg2cntlr_dest_addr[29]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [27]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[62]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [30]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(sig_reg2cntlr_src_addr[30]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [57]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[62]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [62]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(sig_reg2cntlr_dest_addr[30]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [28]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1__1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [31]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(sig_reg2cntlr_src_addr[31]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [58]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1__2 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [63]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(sig_reg2cntlr_dest_addr[31]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [29]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[64]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I1(sig_sgcntl2mm2s_cmd_tdata[0]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [59]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[65]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I1(sig_sgcntl2mm2s_cmd_tdata[1]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [60]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[66]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I1(sig_sgcntl2mm2s_cmd_tdata[2]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [61]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[67]_i_2 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I1(sig_sgcntl2mm2s_cmd_tdata[3]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [62]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1__1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [70]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [6]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [6]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [71]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [7]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [7]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[8]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [72]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [8]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [8]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[9]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[121] [73]),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [9]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] [9]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAACFC0)) 
    \curdesc_lsb_i[10]_i_1 
       (.I0(Q[4]),
        .I1(\GEN_MM2S.queue_dout_new_reg[121] [91]),
        .I2(sig_sgcntlr2reg_new_curdesc_wren),
        .I3(D[10]),
        .I4(sg_ftch_error),
        .I5(sg_updt_error),
        .O(\curdesc_lsb_i[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAACFC0)) 
    \curdesc_lsb_i[11]_i_1 
       (.I0(Q[5]),
        .I1(\GEN_MM2S.queue_dout_new_reg[121] [92]),
        .I2(sig_sgcntlr2reg_new_curdesc_wren),
        .I3(D[11]),
        .I4(sg_ftch_error),
        .I5(sg_updt_error),
        .O(\curdesc_lsb_i[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAACFC0)) 
    \curdesc_lsb_i[12]_i_1 
       (.I0(Q[6]),
        .I1(\GEN_MM2S.queue_dout_new_reg[121] [93]),
        .I2(sig_sgcntlr2reg_new_curdesc_wren),
        .I3(D[12]),
        .I4(sg_ftch_error),
        .I5(sg_updt_error),
        .O(\curdesc_lsb_i[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAACFC0)) 
    \curdesc_lsb_i[13]_i_1 
       (.I0(Q[7]),
        .I1(\GEN_MM2S.queue_dout_new_reg[121] [94]),
        .I2(sig_sgcntlr2reg_new_curdesc_wren),
        .I3(D[13]),
        .I4(sg_ftch_error),
        .I5(sg_updt_error),
        .O(\curdesc_lsb_i[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAACFC0)) 
    \curdesc_lsb_i[14]_i_1 
       (.I0(Q[8]),
        .I1(\GEN_MM2S.queue_dout_new_reg[121] [95]),
        .I2(sig_sgcntlr2reg_new_curdesc_wren),
        .I3(D[14]),
        .I4(sg_ftch_error),
        .I5(sg_updt_error),
        .O(\curdesc_lsb_i[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAACFC0)) 
    \curdesc_lsb_i[15]_i_1 
       (.I0(Q[9]),
        .I1(\GEN_MM2S.queue_dout_new_reg[121] [96]),
        .I2(sig_sgcntlr2reg_new_curdesc_wren),
        .I3(D[15]),
        .I4(sg_ftch_error),
        .I5(sg_updt_error),
        .O(\curdesc_lsb_i[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAACFC0)) 
    \curdesc_lsb_i[16]_i_1 
       (.I0(Q[10]),
        .I1(\GEN_MM2S.queue_dout_new_reg[121] [97]),
        .I2(sig_sgcntlr2reg_new_curdesc_wren),
        .I3(D[16]),
        .I4(sg_ftch_error),
        .I5(sg_updt_error),
        .O(\curdesc_lsb_i[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAACFC0)) 
    \curdesc_lsb_i[17]_i_1 
       (.I0(Q[11]),
        .I1(\GEN_MM2S.queue_dout_new_reg[121] [98]),
        .I2(sig_sgcntlr2reg_new_curdesc_wren),
        .I3(D[17]),
        .I4(sg_ftch_error),
        .I5(sg_updt_error),
        .O(\curdesc_lsb_i[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAACFC0)) 
    \curdesc_lsb_i[18]_i_1 
       (.I0(Q[12]),
        .I1(\GEN_MM2S.queue_dout_new_reg[121] [99]),
        .I2(sig_sgcntlr2reg_new_curdesc_wren),
        .I3(D[18]),
        .I4(sg_ftch_error),
        .I5(sg_updt_error),
        .O(\curdesc_lsb_i[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAACFC0)) 
    \curdesc_lsb_i[19]_i_1 
       (.I0(Q[13]),
        .I1(\GEN_MM2S.queue_dout_new_reg[121] [100]),
        .I2(sig_sgcntlr2reg_new_curdesc_wren),
        .I3(D[19]),
        .I4(sg_ftch_error),
        .I5(sg_updt_error),
        .O(\curdesc_lsb_i[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAACFC0)) 
    \curdesc_lsb_i[20]_i_1 
       (.I0(Q[14]),
        .I1(\GEN_MM2S.queue_dout_new_reg[121] [101]),
        .I2(sig_sgcntlr2reg_new_curdesc_wren),
        .I3(D[20]),
        .I4(sg_ftch_error),
        .I5(sg_updt_error),
        .O(\curdesc_lsb_i[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAACFC0)) 
    \curdesc_lsb_i[21]_i_1 
       (.I0(Q[15]),
        .I1(\GEN_MM2S.queue_dout_new_reg[121] [102]),
        .I2(sig_sgcntlr2reg_new_curdesc_wren),
        .I3(D[21]),
        .I4(sg_ftch_error),
        .I5(sg_updt_error),
        .O(\curdesc_lsb_i[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAACFC0)) 
    \curdesc_lsb_i[22]_i_1 
       (.I0(Q[16]),
        .I1(\GEN_MM2S.queue_dout_new_reg[121] [103]),
        .I2(sig_sgcntlr2reg_new_curdesc_wren),
        .I3(D[22]),
        .I4(sg_ftch_error),
        .I5(sg_updt_error),
        .O(\curdesc_lsb_i[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAACFC0)) 
    \curdesc_lsb_i[23]_i_1 
       (.I0(Q[17]),
        .I1(\GEN_MM2S.queue_dout_new_reg[121] [104]),
        .I2(sig_sgcntlr2reg_new_curdesc_wren),
        .I3(D[23]),
        .I4(sg_ftch_error),
        .I5(sg_updt_error),
        .O(\curdesc_lsb_i[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAACFC0)) 
    \curdesc_lsb_i[24]_i_1 
       (.I0(Q[18]),
        .I1(\GEN_MM2S.queue_dout_new_reg[121] [105]),
        .I2(sig_sgcntlr2reg_new_curdesc_wren),
        .I3(D[24]),
        .I4(sg_ftch_error),
        .I5(sg_updt_error),
        .O(\curdesc_lsb_i[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAACFC0)) 
    \curdesc_lsb_i[25]_i_1 
       (.I0(Q[19]),
        .I1(\GEN_MM2S.queue_dout_new_reg[121] [106]),
        .I2(sig_sgcntlr2reg_new_curdesc_wren),
        .I3(D[25]),
        .I4(sg_ftch_error),
        .I5(sg_updt_error),
        .O(\curdesc_lsb_i[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAACFC0)) 
    \curdesc_lsb_i[26]_i_1 
       (.I0(Q[20]),
        .I1(\GEN_MM2S.queue_dout_new_reg[121] [107]),
        .I2(sig_sgcntlr2reg_new_curdesc_wren),
        .I3(D[26]),
        .I4(sg_ftch_error),
        .I5(sg_updt_error),
        .O(\curdesc_lsb_i[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAACFC0)) 
    \curdesc_lsb_i[27]_i_1 
       (.I0(Q[21]),
        .I1(\GEN_MM2S.queue_dout_new_reg[121] [108]),
        .I2(sig_sgcntlr2reg_new_curdesc_wren),
        .I3(D[27]),
        .I4(sg_ftch_error),
        .I5(sg_updt_error),
        .O(\curdesc_lsb_i[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAACFC0)) 
    \curdesc_lsb_i[28]_i_1 
       (.I0(Q[22]),
        .I1(\GEN_MM2S.queue_dout_new_reg[121] [109]),
        .I2(sig_sgcntlr2reg_new_curdesc_wren),
        .I3(D[28]),
        .I4(sg_ftch_error),
        .I5(sg_updt_error),
        .O(\curdesc_lsb_i[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAACFC0)) 
    \curdesc_lsb_i[29]_i_1 
       (.I0(Q[23]),
        .I1(\GEN_MM2S.queue_dout_new_reg[121] [110]),
        .I2(sig_sgcntlr2reg_new_curdesc_wren),
        .I3(D[29]),
        .I4(sg_ftch_error),
        .I5(sg_updt_error),
        .O(\curdesc_lsb_i[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAACFC0)) 
    \curdesc_lsb_i[30]_i_1 
       (.I0(Q[24]),
        .I1(\GEN_MM2S.queue_dout_new_reg[121] [111]),
        .I2(sig_sgcntlr2reg_new_curdesc_wren),
        .I3(D[30]),
        .I4(sg_ftch_error),
        .I5(sg_updt_error),
        .O(\curdesc_lsb_i[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFF8)) 
    \curdesc_lsb_i[31]_i_2 
       (.I0(idle_reg_0),
        .I1(sig_axi2ip_wrce[1]),
        .I2(sg_updt_error),
        .I3(sg_ftch_error),
        .I4(sig_sgcntlr2reg_new_curdesc_wren),
        .I5(error_pointer_set),
        .O(\curdesc_lsb_i[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAACFC0)) 
    \curdesc_lsb_i[31]_i_3 
       (.I0(Q[25]),
        .I1(\GEN_MM2S.queue_dout_new_reg[121] [112]),
        .I2(sig_sgcntlr2reg_new_curdesc_wren),
        .I3(D[31]),
        .I4(sg_ftch_error),
        .I5(sg_updt_error),
        .O(\curdesc_lsb_i[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAACFC0)) 
    \curdesc_lsb_i[6]_i_1 
       (.I0(Q[0]),
        .I1(\GEN_MM2S.queue_dout_new_reg[121] [87]),
        .I2(sig_sgcntlr2reg_new_curdesc_wren),
        .I3(D[6]),
        .I4(sg_ftch_error),
        .I5(sg_updt_error),
        .O(\curdesc_lsb_i[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAACFC0)) 
    \curdesc_lsb_i[7]_i_1 
       (.I0(Q[1]),
        .I1(\GEN_MM2S.queue_dout_new_reg[121] [88]),
        .I2(sig_sgcntlr2reg_new_curdesc_wren),
        .I3(D[7]),
        .I4(sg_ftch_error),
        .I5(sg_updt_error),
        .O(\curdesc_lsb_i[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAACFC0)) 
    \curdesc_lsb_i[8]_i_1 
       (.I0(Q[2]),
        .I1(\GEN_MM2S.queue_dout_new_reg[121] [89]),
        .I2(sig_sgcntlr2reg_new_curdesc_wren),
        .I3(D[8]),
        .I4(sg_ftch_error),
        .I5(sg_updt_error),
        .O(\curdesc_lsb_i[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAACFC0)) 
    \curdesc_lsb_i[9]_i_1 
       (.I0(Q[3]),
        .I1(\GEN_MM2S.queue_dout_new_reg[121] [90]),
        .I2(sig_sgcntlr2reg_new_curdesc_wren),
        .I3(D[9]),
        .I4(sg_ftch_error),
        .I5(sg_updt_error),
        .O(\curdesc_lsb_i[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[10] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[10]_i_1_n_0 ),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[11] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[11]_i_1_n_0 ),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[12] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[12]_i_1_n_0 ),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[13] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[13]_i_1_n_0 ),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[14] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[14]_i_1_n_0 ),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[15] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[15]_i_1_n_0 ),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[16] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[16]_i_1_n_0 ),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[17] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[17]_i_1_n_0 ),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[18] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[18]_i_1_n_0 ),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[19] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[19]_i_1_n_0 ),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[20] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[20]_i_1_n_0 ),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[21] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[21]_i_1_n_0 ),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[22] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[22]_i_1_n_0 ),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[23] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[23]_i_1_n_0 ),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[24] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[24]_i_1_n_0 ),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[25] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[25]_i_1_n_0 ),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[26] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[26]_i_1_n_0 ),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[27] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[27]_i_1_n_0 ),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[28] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[28]_i_1_n_0 ),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[29] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[29]_i_1_n_0 ),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[30] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[30]_i_1_n_0 ),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[31] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[31]_i_3_n_0 ),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[6] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[6]_i_1_n_0 ),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[7] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[7]_i_1_n_0 ),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[8] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[8]_i_1_n_0 ),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[9] 
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(\curdesc_lsb_i[9]_i_1_n_0 ),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [3]),
        .R(SR));
  LUT6 #(
    .INIT(64'h00000000CCCC000A)) 
    currdesc_updated_i_1
       (.I0(curdesc_lsb_i0),
        .I1(sig_reg2sgcntlr_currdesc_updated),
        .I2(sig_sgcntlr2reg_new_curdesc_wren),
        .I3(curdesc_lsb_i1),
        .I4(error_pointer_set),
        .I5(SR),
        .O(currdesc_updated_i_1_n_0));
  FDRE currdesc_updated_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(currdesc_updated_i_1_n_0),
        .Q(sig_reg2sgcntlr_currdesc_updated),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000CEEE0000)) 
    dly_irq_i_1
       (.I0(sig_reg2sg_dmasr),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ),
        .I2(p_0_in),
        .I3(D[13]),
        .I4(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I5(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ),
        .O(dly_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dly_irq_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(dly_irq_i_1_n_0),
        .Q(sig_reg2sg_dmasr),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    dma_decerr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[3]_1 ),
        .Q(error_d1_reg_1),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  LUT5 #(
    .INIT(32'hFFFFD888)) 
    dma_interr_i_1
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I1(cdma_tvect_out[4]),
        .I2(sig_calc_error_reg_reg),
        .I3(sig_sm_set_err),
        .I4(error_d1_reg_5),
        .O(dma_interr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dma_interr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(dma_interr_i_1_n_0),
        .Q(error_d1_reg_5),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    dma_slverr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[3]_0 ),
        .Q(error_d1_reg_0),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDSE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(D[16]),
        .Q(sig_reg2sg_dmacr[0]),
        .S(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(D[17]),
        .Q(sig_reg2sg_dmacr[1]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(D[18]),
        .Q(sig_reg2sg_dmacr[2]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(D[19]),
        .Q(sig_reg2sg_dmacr[3]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(D[20]),
        .Q(sig_reg2sg_dmacr[4]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(D[21]),
        .Q(sig_reg2sg_dmacr[5]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(D[22]),
        .Q(sig_reg2sg_dmacr[6]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(D[23]),
        .Q(sig_reg2sg_dmacr[7]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(D[24]),
        .Q(sig_reg2sg_dmacr[8]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(D[25]),
        .Q(sig_reg2sg_dmacr[9]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(D[26]),
        .Q(sig_reg2sg_dmacr[10]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(D[27]),
        .Q(sig_reg2sg_dmacr[11]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(D[28]),
        .Q(sig_reg2sg_dmacr[12]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(D[29]),
        .Q(sig_reg2sg_dmacr[13]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(dmacr_i),
        .Q(sig_reg2rst_soft_reset),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(D[30]),
        .Q(sig_reg2sg_dmacr[14]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(D[31]),
        .Q(sig_reg2sg_dmacr[15]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(D[3]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(D[4]),
        .Q(\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg [0]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(D[5]),
        .Q(dma_keyhole_write),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(D[6]),
        .Q(\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg [1]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  LUT5 #(
    .INIT(32'h77F700F0)) 
    err_irq_i_1
       (.I0(D[14]),
        .I1(p_0_in),
        .I2(error_d1_i_1_n_0),
        .I3(error_d1),
        .I4(err_irq_reg_n_0),
        .O(err_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_irq_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(err_irq_i_1_n_0),
        .Q(err_irq_reg_n_0),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    error_d1_i_1
       (.I0(error_d1_reg_0),
        .I1(error_d1_reg_1),
        .I2(error_d1_reg_4),
        .I3(error_d1_reg_5),
        .I4(error_d1_reg_2),
        .I5(error_d1_reg_3),
        .O(error_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    error_d1_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(error_d1_i_1_n_0),
        .Q(error_d1),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  LUT2 #(
    .INIT(4'hE)) 
    error_pointer_set_i_1
       (.I0(sg_ftch_error),
        .I1(sg_updt_error),
        .O(curdesc_lsb_i1));
  FDRE #(
    .INIT(1'b0)) 
    error_pointer_set_reg
       (.C(m_axi_aclk),
        .CE(\curdesc_lsb_i[31]_i_2_n_0 ),
        .D(curdesc_lsb_i1),
        .Q(error_pointer_set),
        .R(SR));
  LUT5 #(
    .INIT(32'h0000EFEA)) 
    idle_i_1
       (.I0(idle_reg_0),
        .I1(cdma_tvect_out[2]),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I3(cdma_tvect_out[0]),
        .I4(sig_dma_go0),
        .O(idle_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    idle_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(idle_i_1_n_0),
        .Q(idle_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    introut_i_1
       (.I0(\GEN_DMACR_SG.sig_err_irqen_reg_reg_n_0 ),
        .I1(err_irq_reg_n_0),
        .I2(sig_reg2sg_dmasr),
        .I3(\GEN_DMACR_SG.sig_dly_irqen_reg_reg_n_0 ),
        .I4(ioc_irq_reg_n_0),
        .I5(\GEN_DMACR_SG.sig_ioc_irqen_reg_reg_n_0 ),
        .O(introut0));
  FDRE introut_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(introut0),
        .Q(prmry_in),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  LUT6 #(
    .INIT(64'hF7FFF777F0FFF000)) 
    ioc_irq_i_1
       (.I0(D[12]),
        .I1(p_0_in),
        .I2(cdma_tvect_out[3]),
        .I3(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I4(cdma_tvect_out[1]),
        .I5(ioc_irq_reg_n_0),
        .O(ioc_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ioc_irq_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ioc_irq_i_1_n_0),
        .Q(ioc_irq_reg_n_0),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  LUT4 #(
    .INIT(16'hAAA8)) 
    irqdelay_wren_i_1
       (.I0(sig_axi2ip_wrce[0]),
        .I1(irqdelay_wren_i_2_n_0),
        .I2(irqdelay_wren_i_3_n_0),
        .I3(irqdelay_wren_i_4_n_0),
        .O(irqdelay_wren0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    irqdelay_wren_i_2
       (.I0(sig_reg2sg_dmacr[8]),
        .I1(D[24]),
        .I2(D[26]),
        .I3(sig_reg2sg_dmacr[10]),
        .I4(D[25]),
        .I5(sig_reg2sg_dmacr[9]),
        .O(irqdelay_wren_i_2_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    irqdelay_wren_i_3
       (.I0(sig_reg2sg_dmacr[11]),
        .I1(D[27]),
        .I2(D[29]),
        .I3(sig_reg2sg_dmacr[13]),
        .I4(D[28]),
        .I5(sig_reg2sg_dmacr[12]),
        .O(irqdelay_wren_i_3_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    irqdelay_wren_i_4
       (.I0(sig_reg2sg_dmacr[14]),
        .I1(D[30]),
        .I2(sig_reg2sg_dmacr[15]),
        .I3(D[31]),
        .O(irqdelay_wren_i_4_n_0));
  FDRE irqdelay_wren_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(irqdelay_wren0),
        .Q(sig_reg2sg_irqdelay_wren),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  LUT4 #(
    .INIT(16'hAAA8)) 
    irqthresh_wren_i_1
       (.I0(sig_axi2ip_wrce[0]),
        .I1(irqthresh_wren_i_2_n_0),
        .I2(irqthresh_wren_i_3_n_0),
        .I3(irqthresh_wren_i_4_n_0),
        .O(irqthresh_wren0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    irqthresh_wren_i_2
       (.I0(sig_reg2sg_dmacr[0]),
        .I1(D[16]),
        .I2(D[18]),
        .I3(sig_reg2sg_dmacr[2]),
        .I4(D[17]),
        .I5(sig_reg2sg_dmacr[1]),
        .O(irqthresh_wren_i_2_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    irqthresh_wren_i_3
       (.I0(sig_reg2sg_dmacr[3]),
        .I1(D[19]),
        .I2(D[21]),
        .I3(sig_reg2sg_dmacr[5]),
        .I4(D[20]),
        .I5(sig_reg2sg_dmacr[4]),
        .O(irqthresh_wren_i_3_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    irqthresh_wren_i_4
       (.I0(sig_reg2sg_dmacr[6]),
        .I1(D[22]),
        .I2(sig_reg2sg_dmacr[7]),
        .I3(D[23]),
        .O(irqthresh_wren_i_4_n_0));
  FDRE irqthresh_wren_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(irqthresh_wren0),
        .Q(sig_reg2sg_irqthresh_wren),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_2_in_carry__0_i_1
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22] [15]),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [15]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22] [16]),
        .I3(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [16]),
        .I4(sig_reg2sg_taildesc[23]),
        .I5(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [17]),
        .O(\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_2_in_carry__0_i_2
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22] [12]),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [12]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22] [13]),
        .I3(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [13]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22] [14]),
        .I5(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [14]),
        .O(\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_2_in_carry__0_i_3
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22] [9]),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [9]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22] [10]),
        .I3(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [10]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22] [11]),
        .I5(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [11]),
        .O(\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_2_in_carry__0_i_4
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22] [6]),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [6]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22] [7]),
        .I3(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [7]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22] [8]),
        .I5(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [8]),
        .O(\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    p_2_in_carry__1_i_1
       (.I0(sig_reg2sg_taildesc[30]),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [24]),
        .I2(sig_reg2sg_taildesc[31]),
        .I3(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [25]),
        .O(\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_2_in_carry__1_i_2
       (.I0(sig_reg2sg_taildesc[27]),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [21]),
        .I2(sig_reg2sg_taildesc[28]),
        .I3(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [22]),
        .I4(sig_reg2sg_taildesc[29]),
        .I5(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [23]),
        .O(\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_2_in_carry__1_i_3
       (.I0(sig_reg2sg_taildesc[24]),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [18]),
        .I2(sig_reg2sg_taildesc[25]),
        .I3(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [19]),
        .I4(sig_reg2sg_taildesc[26]),
        .I5(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [20]),
        .O(\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_2_in_carry_i_1
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22] [3]),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [3]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22] [4]),
        .I3(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [4]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22] [5]),
        .I5(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [5]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_2_in_carry_i_2
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22] [0]),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [0]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22] [1]),
        .I3(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [1]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22] [2]),
        .I5(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [2]),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    sg_decerr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ),
        .Q(error_d1_reg_4),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    sg_ftch_error_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sg_ftch_error0),
        .Q(sg_ftch_error),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    sg_interr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_updt_interr_set_reg ),
        .Q(error_d1_reg_2),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    sg_slverr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ),
        .Q(error_d1_reg_3),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    sg_updt_error_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sg_updt_error0),
        .Q(sg_updt_error),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE sig_btt_register_del_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_axi2ip_wrce[2]),
        .Q(sig_btt_register_del),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(D[0]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [0]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(D[10]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [10]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(D[11]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [11]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(D[12]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [12]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(D[13]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [13]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(D[14]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [14]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(D[15]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [15]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(D[16]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [16]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(D[17]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [17]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(D[18]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [18]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(D[19]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [19]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(D[1]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [1]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(D[20]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [20]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(D[21]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [21]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(D[22]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [22]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(D[2]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [2]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(D[3]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [3]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(D[4]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [4]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(D[5]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [5]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(D[6]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [6]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(D[7]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [7]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(D[8]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [8]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(D[9]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [9]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[0] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(D[0]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] [0]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[10] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(D[10]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] [10]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[11] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(D[11]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] [11]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[12] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(D[12]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] [12]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[13] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(D[13]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] [13]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[14] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(D[14]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] [14]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[15] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(D[15]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] [15]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[16] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(D[16]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] [16]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[17] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(D[17]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] [17]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[18] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(D[18]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] [18]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[19] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(D[19]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] [19]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[1] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(D[1]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] [1]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[20] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(D[20]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] [20]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[21] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(D[21]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] [21]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[22] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(D[22]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] [22]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[23] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(D[23]),
        .Q(sig_reg2cntlr_dest_addr[23]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[24] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(D[24]),
        .Q(sig_reg2cntlr_dest_addr[24]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[25] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(D[25]),
        .Q(sig_reg2cntlr_dest_addr[25]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[26] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(D[26]),
        .Q(sig_reg2cntlr_dest_addr[26]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[27] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(D[27]),
        .Q(sig_reg2cntlr_dest_addr[27]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[28] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(D[28]),
        .Q(sig_reg2cntlr_dest_addr[28]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[29] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(D[29]),
        .Q(sig_reg2cntlr_dest_addr[29]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[2] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(D[2]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] [2]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[30] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(D[30]),
        .Q(sig_reg2cntlr_dest_addr[30]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[31] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(D[31]),
        .Q(sig_reg2cntlr_dest_addr[31]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[3] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(D[3]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] [3]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[4] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(D[4]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] [4]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[5] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(D[5]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] [5]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[6] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(D[6]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] [6]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[7] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(D[7]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] [7]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[8] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(D[8]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] [8]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[9] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(D[9]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] [9]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  LUT4 #(
    .INIT(16'h00AE)) 
    sig_dma_go_i_1
       (.I0(\cdma_tvect_out[0] ),
        .I1(sig_axi2ip_wrce[2]),
        .I2(sig_btt_register_del),
        .I3(sig_dma_go0),
        .O(sig_dma_go_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_dma_go_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_dma_go_i_1_n_0),
        .Q(\cdma_tvect_out[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[0] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(D[0]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 [0]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[10] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(D[10]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 [10]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[11] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(D[11]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 [11]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[12] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(D[12]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 [12]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[13] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(D[13]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 [13]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[14] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(D[14]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 [14]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[15] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(D[15]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 [15]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[16] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(D[16]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 [16]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[17] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(D[17]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 [17]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[18] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(D[18]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 [18]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[19] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(D[19]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 [19]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[1] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(D[1]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 [1]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[20] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(D[20]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 [20]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[21] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(D[21]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 [21]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[22] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(D[22]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 [22]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[23] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(D[23]),
        .Q(sig_reg2cntlr_src_addr[23]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[24] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(D[24]),
        .Q(sig_reg2cntlr_src_addr[24]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[25] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(D[25]),
        .Q(sig_reg2cntlr_src_addr[25]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[26] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(D[26]),
        .Q(sig_reg2cntlr_src_addr[26]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[27] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(D[27]),
        .Q(sig_reg2cntlr_src_addr[27]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[28] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(D[28]),
        .Q(sig_reg2cntlr_src_addr[28]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[29] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(D[29]),
        .Q(sig_reg2cntlr_src_addr[29]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[2] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(D[2]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 [2]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[30] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(D[30]),
        .Q(sig_reg2cntlr_src_addr[30]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[31] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(D[31]),
        .Q(sig_reg2cntlr_src_addr[31]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[3] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(D[3]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 [3]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[4] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(D[4]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 [4]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[5] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(D[5]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 [5]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[6] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(D[6]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 [6]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[7] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(D[7]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 [7]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[8] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(D[8]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 [8]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[9] 
       (.C(m_axi_aclk),
        .CE(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(D[9]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]_0 [9]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
  LUT2 #(
    .INIT(4'hE)) 
    sig_sg_run_i_2
       (.I0(sig_reg2sgcntlr_currdesc_updated),
        .I1(sig_sg_run_reg_0),
        .O(sig_sg_run_reg));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sig_sts_sm_state[0]_i_2 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ),
        .I1(sig_dm_mm2s_sts_tvalid),
        .O(sig_mm2s2sgcntl_sts_tvalid));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sig_to_edge_detect_reg_i_1__0
       (.I0(tailpntr_updated_d1),
        .I1(tailpntr_updated_d2),
        .O(sig_to_edge_detect_reg_reg));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[10] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[10]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22] [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[11] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[11]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22] [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[12] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[12]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22] [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[13] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[13]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22] [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[14] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[14]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22] [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[15] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[15]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22] [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[16] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[16]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22] [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[17] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[17]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22] [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[18] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[18]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22] [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[19] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[19]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22] [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[20] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[20]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22] [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[21] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[21]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22] [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[22] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[22]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22] [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[23] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[23]),
        .Q(sig_reg2sg_taildesc[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[24] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[24]),
        .Q(sig_reg2sg_taildesc[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[25] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[25]),
        .Q(sig_reg2sg_taildesc[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[26] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[26]),
        .Q(sig_reg2sg_taildesc[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[27] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[27]),
        .Q(sig_reg2sg_taildesc[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[28] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[28]),
        .Q(sig_reg2sg_taildesc[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[29] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[29]),
        .Q(sig_reg2sg_taildesc[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[30] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[30]),
        .Q(sig_reg2sg_taildesc[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[31] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[31]),
        .Q(sig_reg2sg_taildesc[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[6]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[7] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[7]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[8] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[8]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[9] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[9]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22] [3]),
        .R(SR));
  FDRE tailpntr_updated_d2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(tailpntr_updated_d1),
        .Q(tailpntr_updated_d2),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ));
endmodule

module top_blk_axi_cdma_0_0_axi_cdma_reset
   (out,
    prmry_in,
    sg_ftch_error_reg,
    sig_halt_cmplt_reg_reg,
    \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ,
    m_axis_ftch_sts_tready_reg,
    sig_to_edge_detect_reg,
    \sig_cmd_tag_cntr_reg[3] ,
    SR,
    \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0] ,
    p_1_out,
    sig_dma_go0,
    \sig_mm2s_status_reg_reg[6] ,
    \sig_fetch_update_reg_reg[31] ,
    \CURRENT_BD_32.current_bd_reg[31] ,
    \counter_reg[1] ,
    tmp_ram_regout_en,
    sig_sm_pop_mm2s_sts_reg,
    sig_rst2sgcntl_halt,
    sig_mm2s_status_reg0,
    sig_s_h_halt_reg_reg,
    sig_s_h_halt_reg_reg_0,
    Q,
    sig_rst2dm_resetn,
    sig_halt_request0,
    m_axi_aclk,
    s_axi_lite_aclk,
    sig_reg2rst_soft_reset,
    \dmacr_i_reg[2] ,
    sig_halt_cmplt_reg_0,
    reg_dma_sg_mode,
    s_axi_lite_rready,
    \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg ,
    s_axi_lite_bvalid,
    cdma_tvect_out,
    sig_sgcntl2reg_idle_clr,
    sig_sts_sm_push_updt,
    ptr_queue_full,
    sig_sgcntl2sg_updptr_tvalid,
    m_axi_sg_rvalid,
    m_axi_sg_rlast,
    \gpregsm1.curr_fwft_state_reg[1] ,
    \gpregsm1.curr_fwft_state_reg[0] ,
    sig_sgcntl2mm2s_halt,
    sig_rst2all_stop_request,
    sig_s_h_halt_reg,
    s_axi_lite_aresetn);
  output out;
  output prmry_in;
  output sg_ftch_error_reg;
  output sig_halt_cmplt_reg_reg;
  output \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ;
  output m_axis_ftch_sts_tready_reg;
  output sig_to_edge_detect_reg;
  output \sig_cmd_tag_cntr_reg[3] ;
  output [0:0]SR;
  output [0:0]\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0] ;
  output p_1_out;
  output sig_dma_go0;
  output [0:0]\sig_mm2s_status_reg_reg[6] ;
  output [0:0]\sig_fetch_update_reg_reg[31] ;
  output [0:0]\CURRENT_BD_32.current_bd_reg[31] ;
  output [0:0]\counter_reg[1] ;
  output tmp_ram_regout_en;
  output [0:0]sig_sm_pop_mm2s_sts_reg;
  output sig_rst2sgcntl_halt;
  output sig_mm2s_status_reg0;
  output sig_s_h_halt_reg_reg;
  output sig_s_h_halt_reg_reg_0;
  output [0:0]Q;
  output sig_rst2dm_resetn;
  output sig_halt_request0;
  input m_axi_aclk;
  input s_axi_lite_aclk;
  input sig_reg2rst_soft_reset;
  input \dmacr_i_reg[2] ;
  input sig_halt_cmplt_reg_0;
  input reg_dma_sg_mode;
  input s_axi_lite_rready;
  input \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg ;
  input s_axi_lite_bvalid;
  input [1:0]cdma_tvect_out;
  input sig_sgcntl2reg_idle_clr;
  input sig_sts_sm_push_updt;
  input ptr_queue_full;
  input sig_sgcntl2sg_updptr_tvalid;
  input m_axi_sg_rvalid;
  input m_axi_sg_rlast;
  input [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input sig_sgcntl2mm2s_halt;
  input sig_rst2all_stop_request;
  input sig_s_h_halt_reg;
  input s_axi_lite_aresetn;

  wire [0:0]\CURRENT_BD_32.current_bd_reg[31] ;
  wire [0:0]\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0] ;
  wire \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg ;
  wire \GEN_AXI_LITE_ASYNC2AXI.IMP_AXI_LITE_DELAY_n_0 ;
  wire \GEN_AXI_LITE_ASYNC2AXI.I_AXI_LITE_RST_RSYNC_n_1 ;
  wire \GEN_AXI_LITE_ASYNC2AXI.I_AXI_LITE_RST_RSYNC_n_3 ;
  wire I_SOFT_RST_POS_EDGE_DTCT_n_1;
  wire I_SOFT_RST_PULSEGEN_n_0;
  wire I_SOFT_RST_PULSEGEN_n_5;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [1:0]cdma_tvect_out;
  wire [0:0]\counter_reg[1] ;
  wire \dmacr_i_reg[2] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire m_axi_aclk;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rvalid;
  wire p_0_in;
  wire p_1_in;
  wire p_1_out;
  wire p_2_out;
  wire ptr_queue_full;
  wire reg_dma_sg_mode;
  wire s_axi_lite_aclk;
  wire s_axi_lite_aresetn;
  wire s_axi_lite_bvalid;
  wire s_axi_lite_rready;
  wire sig_axi_lite_rst_reg;
  wire sig_axi_lite_rst_rsync7_out;
  wire sig_axi_lite_rst_rsync_d2;
  wire sig_axi_lite_rst_rsync_min_pulse;
  wire sig_axi_por2rst;
  wire sig_axi_por2rst_out;
  wire sig_axi_por_reg1;
  wire sig_axi_por_reg2;
  wire sig_axi_por_reg3;
  wire sig_axi_por_reg4;
  wire sig_axi_por_reg5;
  wire sig_axi_por_reg6;
  wire sig_axi_por_reg7;
  wire sig_axi_por_reg8;
  wire sig_axi_rst_reg;
  wire sig_axi_rst_rsync_d2;
  wire sig_axi_rst_rsync_min_pulse;
  wire sig_axilite_por2rst;
  wire sig_axilite_por_reg1;
  wire sig_axilite_por_reg2;
  wire sig_axilite_por_reg3;
  wire sig_axilite_por_reg4;
  wire sig_axilite_por_reg5;
  wire sig_axilite_por_reg6;
  wire sig_axilite_por_reg7;
  wire sig_axilite_por_reg8;
  wire \sig_cmd_tag_cntr_reg[3] ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_composite_cntlr_reset;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_composite_reg_reset;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_composite_sg_reset_n;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_composite_sgcntlr_reset;
  wire sig_dm_soft_reset_n;
  wire sig_dma_go0;
  wire [0:0]\sig_fetch_update_reg_reg[31] ;
  wire sig_halt_cmplt;
  wire sig_halt_cmplt_reg_0;
  wire sig_halt_request0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_lite_bside_hw_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_lite_cside_hw_reset_reg;
  wire sig_local_hw_reset_reg;
  wire sig_mm2s_status_reg0;
  wire [0:0]\sig_mm2s_status_reg_reg[6] ;
  wire sig_reg2rst_soft_reset;
  wire sig_rst2all_stop_request;
  wire sig_rst2dm_resetn;
  wire sig_rst2sgcntl_halt;
  wire sig_s_h_halt_reg;
  wire sig_s_h_halt_reg_reg;
  wire sig_s_h_halt_reg_reg_0;
  wire sig_sgcntl2mm2s_halt;
  wire sig_sgcntl2reg_idle_clr;
  wire sig_sgcntl2sg_updptr_tvalid;
  wire [0:0]sig_sm_pop_mm2s_sts_reg;
  wire sig_soft_reset;
  wire sig_sts_sm_push_updt;
  wire sig_to_edge_detect_reg;
  wire sig_to_edge_detect_reg_0;
  wire tmp_ram_regout_en;

  assign \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg  = sig_composite_sgcntlr_reset;
  assign m_axis_ftch_sts_tready_reg = sig_composite_sg_reset_n;
  assign out = sig_lite_bside_hw_reset_reg;
  assign prmry_in = sig_lite_cside_hw_reset_reg;
  assign sg_ftch_error_reg = sig_composite_reg_reset;
  assign sig_halt_cmplt_reg_reg = sig_composite_cntlr_reset;
  LUT3 #(
    .INIT(8'hEA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3 
       (.I0(sig_composite_cntlr_reset),
        .I1(\gpregsm1.curr_fwft_state_reg[1] ),
        .I2(\gpregsm1.curr_fwft_state_reg[0] ),
        .O(tmp_ram_regout_en));
  LUT3 #(
    .INIT(8'hEA)) 
    \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1 
       (.I0(sig_lite_bside_hw_reset_reg),
        .I1(s_axi_lite_rready),
        .I2(\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg ),
        .O(\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0] ));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_ASYNC_WRITE.awvalid_d1_i_1 
       (.I0(sig_lite_bside_hw_reset_reg),
        .I1(s_axi_lite_bvalid),
        .O(p_1_out));
  top_blk_axi_cdma_0_0_cdc_sync \GEN_AXI_LITE_ASYNC2AXI.IMP_ALITE_RST_RESYNC 
       (.Q(sig_axi_lite_rst_rsync_min_pulse),
        .m_axi_aclk(m_axi_aclk),
        .prmry_in(sig_axi_lite_rst_reg),
        .scndry_out(sig_axi_lite_rst_rsync_d2),
        .sig_axi_lite_rst_rsync7_out(sig_axi_lite_rst_rsync7_out),
        .sig_dm_soft_reset_n(sig_dm_soft_reset_n),
        .sig_rst2dm_resetn(sig_rst2dm_resetn));
  top_blk_axi_cdma_0_0_cdc_sync_4 \GEN_AXI_LITE_ASYNC2AXI.IMP_AXI2LITE_RSYNC 
       (.prmry_in(sig_axi_rst_reg),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(sig_axi_rst_rsync_d2));
  top_blk_axi_cdma_0_0_cdc_sync_5 \GEN_AXI_LITE_ASYNC2AXI.IMP_AXI_LITE_DELAY 
       (.\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg (\GEN_AXI_LITE_ASYNC2AXI.IMP_AXI_LITE_DELAY_n_0 ),
        .Q(sig_axi_rst_rsync_min_pulse),
        .prmry_in(sig_lite_cside_hw_reset_reg),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_aresetn(s_axi_lite_aresetn),
        .scndry_out(sig_axi_rst_rsync_d2));
  top_blk_axi_cdma_0_0_axi_cdma_pulse_gen \GEN_AXI_LITE_ASYNC2AXI.I_AXI_LITE_RST_RSYNC 
       (.\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]_0 (\GEN_AXI_LITE_ASYNC2AXI.I_AXI_LITE_RST_RSYNC_n_3 ),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg (\GEN_AXI_LITE_ASYNC2AXI.I_AXI_LITE_RST_RSYNC_n_1 ),
        .Q(sig_axi_lite_rst_rsync_min_pulse),
        .m_axi_aclk(m_axi_aclk),
        .s_axi_lite_aresetn(s_axi_lite_aresetn),
        .scndry_out(sig_axi_lite_rst_rsync_d2),
        .sig_axi_por2rst(sig_axi_por2rst),
        .sig_axi_por2rst_out(sig_axi_por2rst_out),
        .sig_axi_por_reg1(sig_axi_por_reg1),
        .sig_axi_por_reg2(sig_axi_por_reg2),
        .sig_axi_por_reg3(sig_axi_por_reg3),
        .sig_axi_por_reg4(sig_axi_por_reg4),
        .sig_axi_por_reg5(sig_axi_por_reg5),
        .sig_axi_por_reg6(sig_axi_por_reg6),
        .sig_axi_por_reg7(sig_axi_por_reg7),
        .sig_axi_por_reg8(sig_axi_por_reg8));
  top_blk_axi_cdma_0_0_axi_cdma_pulse_gen_6 \GEN_AXI_LITE_ASYNC2AXI.I_AXI_RST_RSYNC 
       (.Q(sig_axi_rst_rsync_min_pulse),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .sig_axilite_por2rst(sig_axilite_por2rst),
        .sig_axilite_por_reg1(sig_axilite_por_reg1),
        .sig_axilite_por_reg2(sig_axilite_por_reg2),
        .sig_axilite_por_reg3(sig_axilite_por_reg3),
        .sig_axilite_por_reg4(sig_axilite_por_reg4),
        .sig_axilite_por_reg5(sig_axilite_por_reg5),
        .sig_axilite_por_reg6(sig_axilite_por_reg6),
        .sig_axilite_por_reg7(sig_axilite_por_reg7),
        .sig_axilite_por_reg8(sig_axilite_por_reg8));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_AXI_LITE_ASYNC2AXI.sig_axi_lite_rst_reg_i_1 
       (.I0(s_axi_lite_aresetn),
        .O(p_1_in));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_AXI_LITE_ASYNC2AXI.sig_axi_lite_rst_reg_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_1_in),
        .Q(sig_axi_lite_rst_reg),
        .S(sig_axilite_por2rst));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_AXI_LITE_ASYNC2AXI.sig_axi_rst_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(sig_axi_rst_reg),
        .S(sig_axi_por2rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_cntlr_reset_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I_SOFT_RST_PULSEGEN_n_0),
        .Q(sig_composite_cntlr_reset),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I_SOFT_RST_PULSEGEN_n_0),
        .Q(sig_composite_reg_reset),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(sig_composite_sg_reset_n),
        .R(sig_axi_por2rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I_SOFT_RST_PULSEGEN_n_0),
        .Q(sig_composite_sgcntlr_reset),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_AXI_LITE_ASYNC2AXI.sig_dm_soft_reset_n_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(sig_dm_soft_reset_n),
        .R(sig_axi_por2rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_AXI_LITE_ASYNC2AXI.IMP_AXI_LITE_DELAY_n_0 ),
        .Q(sig_lite_bside_hw_reset_reg),
        .S(sig_axilite_por2rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_AXI_LITE_ASYNC2AXI.I_AXI_LITE_RST_RSYNC_n_1 ),
        .Q(sig_lite_cside_hw_reset_reg),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_AXI_LITE_ASYNC2AXI.sig_local_hw_reset_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_axi_lite_rst_rsync7_out),
        .Q(sig_local_hw_reset_reg),
        .S(sig_axi_por2rst));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1 
       (.I0(sig_composite_sg_reset_n),
        .O(\CURRENT_BD_32.current_bd_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'hFFE2)) 
    \I_RESET/sig_s_h_halt_reg_i_1 
       (.I0(sig_rst2sgcntl_halt),
        .I1(reg_dma_sg_mode),
        .I2(sig_sgcntl2mm2s_halt),
        .I3(sig_rst2all_stop_request),
        .O(sig_s_h_halt_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'hFFE2)) 
    \I_RESET/sig_s_h_halt_reg_i_1__0 
       (.I0(sig_rst2sgcntl_halt),
        .I1(reg_dma_sg_mode),
        .I2(sig_sgcntl2mm2s_halt),
        .I3(sig_s_h_halt_reg),
        .O(sig_s_h_halt_reg_reg_0));
  top_blk_axi_cdma_0_0_axi_cdma_pulse_gen__parameterized1 I_SOFT_RST_CLR_PULSE
       (.\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8] (I_SOFT_RST_PULSEGEN_n_5),
        .Q(sig_soft_reset),
        .\dmacr_i_reg[2] (Q),
        .m_axi_aclk(m_axi_aclk),
        .sig_local_hw_reset_reg(sig_local_hw_reset_reg),
        .sig_to_edge_detect_reg(sig_to_edge_detect_reg_0));
  top_blk_axi_cdma_0_0_axi_cdma_pulse_gen__parameterized2 I_SOFT_RST_POS_EDGE_DTCT
       (.Q(sig_soft_reset),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .m_axi_aclk(m_axi_aclk),
        .sig_halt_request_reg(I_SOFT_RST_POS_EDGE_DTCT_n_1),
        .sig_halt_request_reg_0(sig_rst2sgcntl_halt),
        .sig_local_hw_reset_reg(sig_local_hw_reset_reg),
        .sig_reg2rst_soft_reset(sig_reg2rst_soft_reset),
        .sig_to_edge_detect_reg(sig_to_edge_detect_reg));
  top_blk_axi_cdma_0_0_axi_cdma_pulse_gen__parameterized0 I_SOFT_RST_PULSEGEN
       (.\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]_0 (I_SOFT_RST_PULSEGEN_n_5),
        .\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_0 (sig_axi_lite_rst_rsync_min_pulse),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg (I_SOFT_RST_PULSEGEN_n_0),
        .Q(sig_soft_reset),
        .m_axi_aclk(m_axi_aclk),
        .p_0_in(p_0_in),
        .p_2_out(p_2_out),
        .scndry_out(sig_axi_lite_rst_rsync_d2),
        .sig_axi_por_reg1(sig_axi_por_reg1),
        .sig_axi_por_reg7_reg(\GEN_AXI_LITE_ASYNC2AXI.I_AXI_LITE_RST_RSYNC_n_3 ),
        .sig_axi_por_reg8(sig_axi_por_reg8),
        .sig_halt_cmplt(sig_halt_cmplt),
        .sig_halt_request0(sig_halt_request0),
        .sig_local_hw_reset_reg(sig_local_hw_reset_reg),
        .sig_to_edge_detect_reg(sig_to_edge_detect_reg_0));
  LUT3 #(
    .INIT(8'h8F)) 
    \counter[7]_i_1 
       (.I0(m_axi_sg_rvalid),
        .I1(m_axi_sg_rlast),
        .I2(sig_composite_sg_reset_n),
        .O(\counter_reg[1] ));
  LUT2 #(
    .INIT(4'hB)) 
    \curdesc_lsb_i[31]_i_1 
       (.I0(sig_composite_reg_reset),
        .I1(reg_dma_sg_mode),
        .O(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_axi_por2rst_out_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_axi_por2rst),
        .Q(sig_axi_por2rst_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axi_por_reg1_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(sig_axi_por_reg1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axi_por_reg2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_axi_por_reg1),
        .Q(sig_axi_por_reg2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axi_por_reg3_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_axi_por_reg2),
        .Q(sig_axi_por_reg3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axi_por_reg4_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_axi_por_reg3),
        .Q(sig_axi_por_reg4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axi_por_reg5_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_axi_por_reg4),
        .Q(sig_axi_por_reg5),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axi_por_reg6_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_axi_por_reg5),
        .Q(sig_axi_por_reg6),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axi_por_reg7_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_axi_por_reg6),
        .Q(sig_axi_por_reg7),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axi_por_reg8_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_axi_por_reg7),
        .Q(sig_axi_por_reg8),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axilite_por_reg1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(sig_axilite_por_reg1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axilite_por_reg2_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_axilite_por_reg1),
        .Q(sig_axilite_por_reg2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axilite_por_reg3_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_axilite_por_reg2),
        .Q(sig_axilite_por_reg3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axilite_por_reg4_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_axilite_por_reg3),
        .Q(sig_axilite_por_reg4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axilite_por_reg5_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_axilite_por_reg4),
        .Q(sig_axilite_por_reg5),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axilite_por_reg6_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_axilite_por_reg5),
        .Q(sig_axilite_por_reg6),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axilite_por_reg7_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_axilite_por_reg6),
        .Q(sig_axilite_por_reg7),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axilite_por_reg8_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_axilite_por_reg7),
        .Q(sig_axilite_por_reg8),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFEAE)) 
    sig_dma_go_i_2
       (.I0(sig_composite_reg_reset),
        .I1(cdma_tvect_out[1]),
        .I2(reg_dma_sg_mode),
        .I3(sig_sgcntl2reg_idle_clr),
        .O(sig_dma_go0));
  LUT3 #(
    .INIT(8'hBA)) 
    \sig_fetch_update_reg[31]_i_1 
       (.I0(sig_composite_sgcntlr_reset),
        .I1(ptr_queue_full),
        .I2(sig_sgcntl2sg_updptr_tvalid),
        .O(\sig_fetch_update_reg_reg[31] ));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_reg_0),
        .Q(sig_halt_cmplt),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_request_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I_SOFT_RST_POS_EDGE_DTCT_n_1),
        .Q(sig_rst2sgcntl_halt),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \sig_mm2s_status_reg[6]_i_1 
       (.I0(sig_composite_sgcntlr_reset),
        .I1(sig_sts_sm_push_updt),
        .O(\sig_mm2s_status_reg_reg[6] ));
  LUT2 #(
    .INIT(4'hE)) 
    \sig_mm2s_status_reg[6]_i_1__0 
       (.I0(sig_composite_cntlr_reset),
        .I1(cdma_tvect_out[0]),
        .O(sig_mm2s_status_reg0));
  LUT2 #(
    .INIT(4'hB)) 
    sig_sg_run_i_1
       (.I0(sig_composite_sgcntlr_reset),
        .I1(reg_dma_sg_mode),
        .O(\sig_cmd_tag_cntr_reg[3] ));
  LUT2 #(
    .INIT(4'hE)) 
    sig_sm_set_ioc_i_1
       (.I0(sig_rst2sgcntl_halt),
        .I1(sig_composite_cntlr_reset),
        .O(sig_sm_pop_mm2s_sts_reg));
endmodule

module top_blk_axi_cdma_0_0_axi_cdma_sf
   (D,
    out,
    hold_ff_q_reg,
    \count_reg[6] ,
    sig_len_fifo_full,
    hold_ff_q,
    p_6_out,
    p_4_out,
    \sig_uncom_wrcnt_reg[3]_0 ,
    sig_last_mmap_dbeat_reg_reg,
    sig_data2wsc_last_err_reg,
    sig_data2wsc_last_err_reg_0,
    sig_data2wsc_last_err_reg_1,
    p_0_out,
    sig_s_ready_out_reg,
    sig_uncom_wrcnt,
    sig_uncom_wrcnt0,
    m_axi_aclk,
    tmp_ram_regout_en,
    rst2cntlr_reset,
    sig_mm2s_axis_tdata,
    DIBDI,
    sig_s_ready_out_reg_0,
    \gpregsm1.curr_fwft_state_reg[0] ,
    sig_mm2s_rd_xfer_cmplt,
    sig_posted_to_axi_2_reg,
    sig_mm2s_axis_tvalid,
    sig_posted_to_axi_2_reg_0,
    Q,
    sig_s2mm_ld_nxt_len,
    sig_push_len_fifo,
    DI,
    S,
    ram_full_i_reg,
    sig_posted_to_axi_2_reg_1,
    \sig_s2mm_wr_len_reg[3] ,
    E,
    sig_dre_tvalid_i_reg);
  output [63:0]D;
  output [1:0]out;
  output hold_ff_q_reg;
  output \count_reg[6] ;
  output sig_len_fifo_full;
  output hold_ff_q;
  output p_6_out;
  output p_4_out;
  output [0:0]\sig_uncom_wrcnt_reg[3]_0 ;
  output sig_last_mmap_dbeat_reg_reg;
  output sig_data2wsc_last_err_reg;
  output sig_data2wsc_last_err_reg_0;
  output sig_data2wsc_last_err_reg_1;
  output p_0_out;
  output sig_s_ready_out_reg;
  output [7:0]sig_uncom_wrcnt;
  output [7:0]sig_uncom_wrcnt0;
  input m_axi_aclk;
  input tmp_ram_regout_en;
  input rst2cntlr_reset;
  input [63:0]sig_mm2s_axis_tdata;
  input [8:0]DIBDI;
  input sig_s_ready_out_reg_0;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input sig_mm2s_rd_xfer_cmplt;
  input sig_posted_to_axi_2_reg;
  input sig_mm2s_axis_tvalid;
  input sig_posted_to_axi_2_reg_0;
  input [7:0]Q;
  input sig_s2mm_ld_nxt_len;
  input sig_push_len_fifo;
  input [0:0]DI;
  input [0:0]S;
  input [1:0]ram_full_i_reg;
  input sig_posted_to_axi_2_reg_1;
  input [3:0]\sig_s2mm_wr_len_reg[3] ;
  input [0:0]E;
  input [7:0]sig_dre_tvalid_i_reg;

  wire [63:0]D;
  wire [0:0]DI;
  wire [8:0]DIBDI;
  wire [0:0]E;
  wire I_DATA_FIFO_n_79;
  wire I_WR_LEN_FIFO_n_15;
  wire I_WR_LEN_FIFO_n_16;
  wire I_WR_LEN_FIFO_n_2;
  wire [7:0]Q;
  wire [0:0]S;
  wire \count_reg[6] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire m_axi_aclk;
  wire [1:0]out;
  wire p_0_out;
  wire p_4_out;
  wire p_6_out;
  wire [1:0]ram_full_i_reg;
  wire rst2cntlr_reset;
  wire sig_data2wsc_last_err_reg;
  wire sig_data2wsc_last_err_reg_0;
  wire sig_data2wsc_last_err_reg_1;
  wire [7:0]sig_dre_tvalid_i_reg;
  wire sig_last_mmap_dbeat_reg_reg;
  wire sig_len_fifo_full;
  wire [63:0]sig_mm2s_axis_tdata;
  wire sig_mm2s_axis_tvalid;
  wire sig_mm2s_rd_xfer_cmplt;
  wire sig_ok_to_post_rd_addr_i_4_n_0;
  wire sig_ok_to_post_wr_addr_i_3_n_0;
  wire sig_ok_to_post_wr_addr_i_7_n_0;
  wire sig_posted_to_axi_2_reg;
  wire sig_posted_to_axi_2_reg_0;
  wire sig_posted_to_axi_2_reg_1;
  wire sig_push_len_fifo;
  wire sig_s2mm_ld_nxt_len;
  wire [3:0]\sig_s2mm_wr_len_reg[3] ;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire \sig_token_cntr[0]_i_1_n_0 ;
  wire \sig_token_cntr[1]_i_1_n_0 ;
  wire \sig_token_cntr[2]_i_1_n_0 ;
  wire \sig_token_cntr[3]_i_1_n_0 ;
  wire \sig_token_cntr[3]_i_2_n_0 ;
  wire [3:0]sig_token_cntr_reg__0;
  wire [7:0]sig_uncom_wrcnt;
  wire [7:0]sig_uncom_wrcnt0;
  wire \sig_uncom_wrcnt[7]_i_11_n_0 ;
  wire \sig_uncom_wrcnt[7]_i_12_n_0 ;
  wire \sig_uncom_wrcnt[7]_i_13_n_0 ;
  wire \sig_uncom_wrcnt[7]_i_14_n_0 ;
  wire [0:0]\sig_uncom_wrcnt_reg[3]_0 ;
  wire \sig_uncom_wrcnt_reg_n_0_[0] ;
  wire \sig_uncom_wrcnt_reg_n_0_[1] ;
  wire \sig_uncom_wrcnt_reg_n_0_[2] ;
  wire \sig_uncom_wrcnt_reg_n_0_[3] ;
  wire \sig_uncom_wrcnt_reg_n_0_[4] ;
  wire \sig_uncom_wrcnt_reg_n_0_[5] ;
  wire \sig_uncom_wrcnt_reg_n_0_[6] ;
  wire \sig_uncom_wrcnt_reg_n_0_[7] ;
  wire tmp_ram_regout_en;

  top_blk_axi_cdma_0_0_axi_cdma_sfifo_autord I_DATA_FIFO
       (.CO(I_WR_LEN_FIFO_n_2),
        .D(D),
        .DIBDI(DIBDI),
        .Q({\sig_uncom_wrcnt_reg_n_0_[7] ,\sig_uncom_wrcnt_reg_n_0_[6] ,\sig_uncom_wrcnt_reg_n_0_[5] ,\sig_uncom_wrcnt_reg_n_0_[4] }),
        .S(I_WR_LEN_FIFO_n_15),
        .\count_reg[6] (\count_reg[6] ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .hold_ff_q_reg_0(hold_ff_q_reg),
        .hold_ff_q_reg_1(hold_ff_q),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_0_out(p_0_out),
        .ram_full_i_reg(ram_full_i_reg),
        .rst2cntlr_reset(rst2cntlr_reset),
        .sig_data2wsc_last_err_reg(sig_data2wsc_last_err_reg),
        .sig_data2wsc_last_err_reg_0(sig_data2wsc_last_err_reg_0),
        .sig_data2wsc_last_err_reg_1(sig_data2wsc_last_err_reg_1),
        .sig_last_mmap_dbeat_reg_reg(sig_last_mmap_dbeat_reg_reg),
        .sig_mm2s_axis_tdata(sig_mm2s_axis_tdata),
        .sig_mm2s_axis_tvalid(sig_mm2s_axis_tvalid),
        .\sig_next_last_strb_reg_reg[7] (Q),
        .sig_ok_to_post_rd_addr_reg(I_DATA_FIFO_n_79),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg_0),
        .sig_posted_to_axi_2_reg_0(sig_posted_to_axi_2_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg_0),
        .\sig_token_cntr_reg[0] (sig_ok_to_post_rd_addr_i_4_n_0),
        .\sig_token_cntr_reg[3] (sig_token_cntr_reg__0),
        .sig_uncom_wrcnt(sig_uncom_wrcnt[7:4]),
        .tmp_ram_regout_en(tmp_ram_regout_en));
  top_blk_axi_cdma_0_0_srl_fifo_f__parameterized7 I_WR_LEN_FIFO
       (.CO(I_WR_LEN_FIFO_n_2),
        .DI(DI),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_len_fifo_full),
        .Q({\sig_uncom_wrcnt_reg_n_0_[6] ,\sig_uncom_wrcnt_reg_n_0_[5] ,\sig_uncom_wrcnt_reg_n_0_[4] ,\sig_uncom_wrcnt_reg_n_0_[3] ,\sig_uncom_wrcnt_reg_n_0_[2] ,\sig_uncom_wrcnt_reg_n_0_[1] ,\sig_uncom_wrcnt_reg_n_0_[0] }),
        .S(S),
        .m_axi_aclk(m_axi_aclk),
        .out(\sig_uncom_wrcnt_reg[3]_0 ),
        .ram_full_i_reg(\count_reg[6] ),
        .rst2cntlr_reset(rst2cntlr_reset),
        .sig_mm2s_axis_tvalid(sig_mm2s_axis_tvalid),
        .sig_ok_to_post_wr_addr_reg(I_WR_LEN_FIFO_n_16),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg_0),
        .sig_posted_to_axi_2_reg_0(sig_posted_to_axi_2_reg_1),
        .sig_push_len_fifo(sig_push_len_fifo),
        .sig_s2mm_ld_nxt_len(sig_s2mm_ld_nxt_len),
        .\sig_s2mm_wr_len_reg[3] (\sig_s2mm_wr_len_reg[3] ),
        .sig_uncom_wrcnt(sig_uncom_wrcnt[3:0]),
        .sig_uncom_wrcnt0(sig_uncom_wrcnt0),
        .\sig_uncom_wrcnt_reg[6] (sig_ok_to_post_wr_addr_i_3_n_0),
        .\sig_uncom_wrcnt_reg[7] (I_WR_LEN_FIFO_n_15),
        .\sig_uncom_wrcnt_reg[7]_0 ({\sig_uncom_wrcnt[7]_i_11_n_0 ,\sig_uncom_wrcnt[7]_i_12_n_0 ,\sig_uncom_wrcnt[7]_i_13_n_0 ,\sig_uncom_wrcnt[7]_i_14_n_0 }),
        .\sig_uncom_wrcnt_reg[7]_1 (sig_ok_to_post_wr_addr_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h1)) 
    sig_ok_to_post_rd_addr_i_4
       (.I0(sig_token_cntr_reg__0[0]),
        .I1(sig_token_cntr_reg__0[1]),
        .O(sig_ok_to_post_rd_addr_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ok_to_post_rd_addr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I_DATA_FIFO_n_79),
        .Q(p_6_out),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_ok_to_post_wr_addr_i_3
       (.I0(\sig_uncom_wrcnt_reg_n_0_[6] ),
        .I1(\sig_uncom_wrcnt_reg_n_0_[7] ),
        .O(sig_ok_to_post_wr_addr_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sig_ok_to_post_wr_addr_i_7
       (.I0(\sig_uncom_wrcnt_reg_n_0_[7] ),
        .I1(\sig_uncom_wrcnt_reg_n_0_[6] ),
        .O(sig_ok_to_post_wr_addr_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ok_to_post_wr_addr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I_WR_LEN_FIFO_n_16),
        .Q(p_4_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sig_token_cntr[0]_i_1 
       (.I0(sig_token_cntr_reg__0[0]),
        .O(\sig_token_cntr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF0F00F000F0EF2F)) 
    \sig_token_cntr[1]_i_1 
       (.I0(sig_token_cntr_reg__0[3]),
        .I1(sig_token_cntr_reg__0[2]),
        .I2(sig_mm2s_rd_xfer_cmplt),
        .I3(sig_posted_to_axi_2_reg),
        .I4(sig_token_cntr_reg__0[1]),
        .I5(sig_token_cntr_reg__0[0]),
        .O(\sig_token_cntr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCC3CCCCCCCCC23E3)) 
    \sig_token_cntr[2]_i_1 
       (.I0(sig_token_cntr_reg__0[3]),
        .I1(sig_token_cntr_reg__0[2]),
        .I2(sig_mm2s_rd_xfer_cmplt),
        .I3(sig_posted_to_axi_2_reg),
        .I4(sig_token_cntr_reg__0[1]),
        .I5(sig_token_cntr_reg__0[0]),
        .O(\sig_token_cntr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6666666A6666666C)) 
    \sig_token_cntr[3]_i_1 
       (.I0(sig_posted_to_axi_2_reg),
        .I1(sig_mm2s_rd_xfer_cmplt),
        .I2(sig_token_cntr_reg__0[1]),
        .I3(sig_token_cntr_reg__0[0]),
        .I4(sig_token_cntr_reg__0[2]),
        .I5(sig_token_cntr_reg__0[3]),
        .O(\sig_token_cntr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFEEEE08000011)) 
    \sig_token_cntr[3]_i_2 
       (.I0(sig_token_cntr_reg__0[0]),
        .I1(sig_token_cntr_reg__0[1]),
        .I2(sig_posted_to_axi_2_reg),
        .I3(sig_mm2s_rd_xfer_cmplt),
        .I4(sig_token_cntr_reg__0[2]),
        .I5(sig_token_cntr_reg__0[3]),
        .O(\sig_token_cntr[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_token_cntr[3]_i_1_n_0 ),
        .D(\sig_token_cntr[0]_i_1_n_0 ),
        .Q(sig_token_cntr_reg__0[0]),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_token_cntr[3]_i_1_n_0 ),
        .D(\sig_token_cntr[1]_i_1_n_0 ),
        .Q(sig_token_cntr_reg__0[1]),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_token_cntr[3]_i_1_n_0 ),
        .D(\sig_token_cntr[2]_i_1_n_0 ),
        .Q(sig_token_cntr_reg__0[2]),
        .R(rst2cntlr_reset));
  FDSE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(\sig_token_cntr[3]_i_1_n_0 ),
        .D(\sig_token_cntr[3]_i_2_n_0 ),
        .Q(sig_token_cntr_reg__0[3]),
        .S(rst2cntlr_reset));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_uncom_wrcnt[7]_i_11 
       (.I0(\sig_uncom_wrcnt_reg_n_0_[7] ),
        .O(\sig_uncom_wrcnt[7]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_uncom_wrcnt[7]_i_12 
       (.I0(\sig_uncom_wrcnt_reg_n_0_[6] ),
        .O(\sig_uncom_wrcnt[7]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_uncom_wrcnt[7]_i_13 
       (.I0(\sig_uncom_wrcnt_reg_n_0_[5] ),
        .O(\sig_uncom_wrcnt[7]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_uncom_wrcnt[7]_i_14 
       (.I0(\sig_uncom_wrcnt_reg_n_0_[4] ),
        .O(\sig_uncom_wrcnt[7]_i_14_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_uncom_wrcnt_reg[0] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_dre_tvalid_i_reg[0]),
        .Q(\sig_uncom_wrcnt_reg_n_0_[0] ),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \sig_uncom_wrcnt_reg[1] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_dre_tvalid_i_reg[1]),
        .Q(\sig_uncom_wrcnt_reg_n_0_[1] ),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \sig_uncom_wrcnt_reg[2] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_dre_tvalid_i_reg[2]),
        .Q(\sig_uncom_wrcnt_reg_n_0_[2] ),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \sig_uncom_wrcnt_reg[3] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_dre_tvalid_i_reg[3]),
        .Q(\sig_uncom_wrcnt_reg_n_0_[3] ),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \sig_uncom_wrcnt_reg[4] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_dre_tvalid_i_reg[4]),
        .Q(\sig_uncom_wrcnt_reg_n_0_[4] ),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \sig_uncom_wrcnt_reg[5] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_dre_tvalid_i_reg[5]),
        .Q(\sig_uncom_wrcnt_reg_n_0_[5] ),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \sig_uncom_wrcnt_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_dre_tvalid_i_reg[6]),
        .Q(\sig_uncom_wrcnt_reg_n_0_[6] ),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \sig_uncom_wrcnt_reg[7] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_dre_tvalid_i_reg[7]),
        .Q(\sig_uncom_wrcnt_reg_n_0_[7] ),
        .R(rst2cntlr_reset));
endmodule

module top_blk_axi_cdma_0_0_axi_cdma_sfifo_autord
   (D,
    out,
    hold_ff_q_reg_0,
    \count_reg[6] ,
    hold_ff_q_reg_1,
    sig_last_mmap_dbeat_reg_reg,
    sig_data2wsc_last_err_reg,
    sig_data2wsc_last_err_reg_0,
    sig_data2wsc_last_err_reg_1,
    p_0_out,
    sig_s_ready_out_reg,
    sig_uncom_wrcnt,
    sig_ok_to_post_rd_addr_reg,
    m_axi_aclk,
    tmp_ram_regout_en,
    rst2cntlr_reset,
    sig_mm2s_axis_tdata,
    DIBDI,
    sig_s_ready_out_reg_0,
    \gpregsm1.curr_fwft_state_reg[0] ,
    sig_mm2s_axis_tvalid,
    sig_posted_to_axi_2_reg,
    Q,
    \sig_next_last_strb_reg_reg[7] ,
    \sig_token_cntr_reg[0] ,
    \sig_token_cntr_reg[3] ,
    sig_posted_to_axi_2_reg_0,
    CO,
    ram_full_i_reg,
    S);
  output [63:0]D;
  output [1:0]out;
  output hold_ff_q_reg_0;
  output \count_reg[6] ;
  output hold_ff_q_reg_1;
  output sig_last_mmap_dbeat_reg_reg;
  output sig_data2wsc_last_err_reg;
  output sig_data2wsc_last_err_reg_0;
  output sig_data2wsc_last_err_reg_1;
  output p_0_out;
  output sig_s_ready_out_reg;
  output [3:0]sig_uncom_wrcnt;
  output sig_ok_to_post_rd_addr_reg;
  input m_axi_aclk;
  input tmp_ram_regout_en;
  input rst2cntlr_reset;
  input [63:0]sig_mm2s_axis_tdata;
  input [8:0]DIBDI;
  input sig_s_ready_out_reg_0;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input sig_mm2s_axis_tvalid;
  input sig_posted_to_axi_2_reg;
  input [3:0]Q;
  input [7:0]\sig_next_last_strb_reg_reg[7] ;
  input \sig_token_cntr_reg[0] ;
  input [3:0]\sig_token_cntr_reg[3] ;
  input sig_posted_to_axi_2_reg_0;
  input [0:0]CO;
  input [1:0]ram_full_i_reg;
  input [0:0]S;

  wire [0:0]CO;
  wire [63:0]D;
  wire [8:0]DIBDI;
  wire I_SYNC_FIFOGEN_FIFO_n_68;
  wire [3:0]Q;
  wire [0:0]S;
  wire \count_reg[6] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire hold_ff_q_reg_0;
  wire hold_ff_q_reg_1;
  wire m_axi_aclk;
  wire [1:0]out;
  wire p_0_out;
  wire [1:0]ram_full_i_reg;
  wire rst2cntlr_reset;
  wire sig_data2wsc_last_err_reg;
  wire sig_data2wsc_last_err_reg_0;
  wire sig_data2wsc_last_err_reg_1;
  wire sig_last_mmap_dbeat_reg_reg;
  wire [63:0]sig_mm2s_axis_tdata;
  wire sig_mm2s_axis_tvalid;
  wire [7:0]\sig_next_last_strb_reg_reg[7] ;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_posted_to_axi_2_reg;
  wire sig_posted_to_axi_2_reg_0;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire \sig_token_cntr_reg[0] ;
  wire [3:0]\sig_token_cntr_reg[3] ;
  wire [3:0]sig_uncom_wrcnt;
  wire tmp_ram_regout_en;

  top_blk_axi_cdma_0_0_sync_fifo_fg I_SYNC_FIFOGEN_FIFO
       (.CO(CO),
        .D(D),
        .DIBDI(DIBDI),
        .Q(Q),
        .S(S),
        .\count_reg[6] (\count_reg[6] ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .hold_ff_q_reg(hold_ff_q_reg_0),
        .hold_ff_q_reg_0(I_SYNC_FIFOGEN_FIFO_n_68),
        .hold_ff_q_reg_1(hold_ff_q_reg_1),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_0_out(p_0_out),
        .ram_full_i_reg(ram_full_i_reg),
        .rst2cntlr_reset(rst2cntlr_reset),
        .sig_data2wsc_last_err_reg(sig_data2wsc_last_err_reg),
        .sig_data2wsc_last_err_reg_0(sig_data2wsc_last_err_reg_0),
        .sig_data2wsc_last_err_reg_1(sig_data2wsc_last_err_reg_1),
        .sig_last_mmap_dbeat_reg_reg(sig_last_mmap_dbeat_reg_reg),
        .sig_mm2s_axis_tdata(sig_mm2s_axis_tdata),
        .sig_mm2s_axis_tvalid(sig_mm2s_axis_tvalid),
        .\sig_next_last_strb_reg_reg[7] (\sig_next_last_strb_reg_reg[7] ),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_reg),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_posted_to_axi_2_reg_0(sig_posted_to_axi_2_reg_0),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg_0),
        .\sig_token_cntr_reg[0] (\sig_token_cntr_reg[0] ),
        .\sig_token_cntr_reg[3] (\sig_token_cntr_reg[3] ),
        .sig_uncom_wrcnt(sig_uncom_wrcnt),
        .tmp_ram_regout_en(tmp_ram_regout_en));
  FDRE #(
    .INIT(1'b0)) 
    hold_ff_q_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I_SYNC_FIFOGEN_FIFO_n_68),
        .Q(hold_ff_q_reg_1),
        .R(1'b0));
endmodule

module top_blk_axi_cdma_0_0_axi_cdma_sg_cntlr
   (sig_to_edge_detect_reg,
    sig_to_edge_detect_reg_0,
    sig_sgcntl2reg_idle_clr,
    sig_sts_sm_push_updt,
    sig_sgcntlr2reg_new_curdesc_wren,
    \cdma_tvect_out[8] ,
    sig_shtdwn_sm_set_cmplt,
    sig_sgcntl2sg_updsts_tvalid,
    sig_sgcntl2mm2s_cmd_tdata,
    sig_sgcntl2sg_updptr_tvalid,
    sig_fetch_update_empty,
    sig_sgcntl2rst_halt_cmplt,
    sig_sgcntl2mm2s_halt,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33] ,
    E,
    sig_halt_status,
    cdma_tvect_out,
    \GEN_MM2S.queue_dout_new_reg[121] ,
    queue_sinit,
    sig_sgcntlr2sg_desc_flush,
    p_0_out,
    sig_pop_regfifo__0,
    p_0_out_1,
    sig_pop_regfifo__0_2,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ,
    Q,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[30] ,
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ,
    sig_sg2sgcntlr_updt_idle,
    m_axi_aclk,
    \GEN_CH1_UPDATE.ch1_updt_idle_reg ,
    \GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg ,
    tailpntr_updated_d2_reg,
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_0 ,
    currdesc_updated_reg,
    sig_do_shutdown,
    sts_queue_full,
    ptr_queue_full,
    sig_dm_s2mm_halt_cmplt,
    sig_dm_mm2s_halt_cmplt,
    sig_mm2s2sgcntl_sts_tvalid,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    sig_sg2sgcntlr_ftch_idle,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    sig_dm_mm2s_sts_tvalid,
    reg_dma_sg_mode,
    sig_dm_s2mm_sts_tvalid,
    ch1_ftch_queue_empty,
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ,
    sig_cntl2mm2s_sts_tready,
    sig_init_done,
    sig_cntl2s2mm_sts_tready,
    sig_init_done_3,
    dly_irq_reg,
    ch1_delay_cnt_en,
    sig_dmhalt_cmplt,
    SR,
    \GEN_MM2S.queue_dout_new_reg[121]_0 ,
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_1 ,
    D,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] );
  output sig_to_edge_detect_reg;
  output sig_to_edge_detect_reg_0;
  output sig_sgcntl2reg_idle_clr;
  output sig_sts_sm_push_updt;
  output sig_sgcntlr2reg_new_curdesc_wren;
  output \cdma_tvect_out[8] ;
  output sig_shtdwn_sm_set_cmplt;
  output sig_sgcntl2sg_updsts_tvalid;
  output [3:0]sig_sgcntl2mm2s_cmd_tdata;
  output sig_sgcntl2sg_updptr_tvalid;
  output sig_fetch_update_empty;
  output sig_sgcntl2rst_halt_cmplt;
  output sig_sgcntl2mm2s_halt;
  output \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33] ;
  output [0:0]E;
  output sig_halt_status;
  output [1:0]cdma_tvect_out;
  output [0:0]\GEN_MM2S.queue_dout_new_reg[121] ;
  output queue_sinit;
  output sig_sgcntlr2sg_desc_flush;
  output p_0_out;
  output sig_pop_regfifo__0;
  output p_0_out_1;
  output sig_pop_regfifo__0_2;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  output [25:0]Q;
  output [2:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[30] ;
  input \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ;
  input sig_sg2sgcntlr_updt_idle;
  input m_axi_aclk;
  input \GEN_CH1_UPDATE.ch1_updt_idle_reg ;
  input \GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg ;
  input tailpntr_updated_d2_reg;
  input \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_0 ;
  input currdesc_updated_reg;
  input sig_do_shutdown;
  input sts_queue_full;
  input ptr_queue_full;
  input sig_dm_s2mm_halt_cmplt;
  input sig_dm_mm2s_halt_cmplt;
  input sig_mm2s2sgcntl_sts_tvalid;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  input sig_sg2sgcntlr_ftch_idle;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  input sig_dm_mm2s_sts_tvalid;
  input reg_dma_sg_mode;
  input sig_dm_s2mm_sts_tvalid;
  input ch1_ftch_queue_empty;
  input \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ;
  input sig_cntl2mm2s_sts_tready;
  input sig_init_done;
  input sig_cntl2s2mm_sts_tready;
  input sig_init_done_3;
  input dly_irq_reg;
  input ch1_delay_cnt_en;
  input sig_dmhalt_cmplt;
  input [0:0]SR;
  input [25:0]\GEN_MM2S.queue_dout_new_reg[121]_0 ;
  input [0:0]\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_1 ;
  input [6:0]D;
  input [6:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;

  wire [6:0]D;
  wire [0:0]E;
  wire \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ;
  wire \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ;
  wire \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_0 ;
  wire [0:0]\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_1 ;
  wire \GEN_CH1_UPDATE.ch1_updt_idle_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  wire [0:0]\GEN_MM2S.queue_dout_new_reg[121] ;
  wire [25:0]\GEN_MM2S.queue_dout_new_reg[121]_0 ;
  wire [2:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[30] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33] ;
  wire \GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg ;
  wire [25:0]Q;
  wire [0:0]SR;
  wire [6:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire [1:0]cdma_tvect_out;
  wire \cdma_tvect_out[8] ;
  wire ch1_delay_cnt_en;
  wire ch1_ftch_queue_empty;
  wire currdesc_updated_reg;
  wire dly_irq_reg;
  wire m_axi_aclk;
  wire p_0_out;
  wire p_0_out_1;
  wire ptr_queue_full;
  wire queue_sinit;
  wire reg_dma_sg_mode;
  wire \sig_cmd_tag_cntr[0]_i_1_n_0 ;
  wire \sig_cmd_tag_cntr[1]_i_1_n_0 ;
  wire \sig_cmd_tag_cntr[2]_i_1_n_0 ;
  wire \sig_cmd_tag_cntr[3]_i_1_n_0 ;
  wire sig_cntl2mm2s_sts_tready;
  wire sig_cntl2s2mm_sts_tready;
  wire sig_dm_mm2s_halt_cmplt;
  wire sig_dm_mm2s_sts_tvalid;
  wire sig_dm_s2mm_halt_cmplt;
  wire sig_dm_s2mm_sts_tvalid;
  wire sig_dm_status_empty;
  wire sig_dm_status_reg1;
  wire \sig_dm_status_reg[28]_i_1_n_0 ;
  wire \sig_dm_status_reg[28]_i_2_n_0 ;
  wire \sig_dm_status_reg[29]_i_1_n_0 ;
  wire \sig_dm_status_reg[30]_i_1_n_0 ;
  wire sig_dmhalt_cmplt;
  wire sig_do_shutdown;
  wire sig_fetch_update_empty;
  wire sig_fetch_update_empty_i_1_n_0;
  wire sig_fetch_update_full_i_1_n_0;
  wire sig_flush_sg_i_1_n_0;
  wire \sig_ftch_limit_cntr[0]_i_1_n_0 ;
  wire \sig_ftch_limit_cntr[1]_i_1_n_0 ;
  wire \sig_ftch_limit_cntr[2]_i_1_n_0 ;
  wire \sig_ftch_limit_cntr[3]_i_1_n_0 ;
  wire \sig_ftch_limit_cntr[3]_i_2_n_0 ;
  wire [3:0]sig_ftch_limit_cntr_reg__0;
  wire sig_ftch_sm_set_getdesc_ns;
  wire [1:0]sig_ftch_sm_state;
  wire [1:0]sig_ftch_sm_state_ns;
  wire sig_ftch_sm_state_ns1;
  wire \sig_ftch_updt_cntr[0]_i_1_n_0 ;
  wire \sig_ftch_updt_cntr[1]_i_1_n_0 ;
  wire \sig_ftch_updt_cntr[2]_i_1_n_0 ;
  wire \sig_ftch_updt_cntr[3]_i_1_n_0 ;
  wire \sig_ftch_updt_cntr[4]_i_1_n_0 ;
  wire \sig_ftch_updt_cntr[4]_i_2_n_0 ;
  wire \sig_ftch_updt_cntr[4]_i_3_n_0 ;
  wire sig_ftch_updt_cntr_eq0;
  wire [4:0]sig_ftch_updt_cntr_reg__0;
  wire sig_halt_cmplt_reg_i_1_n_0;
  wire sig_halt_dm_i_1_n_0;
  wire sig_halt_status;
  wire sig_halt_status_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_3;
  wire sig_ld_dm_status_reg;
  wire sig_ld_fetch_update_reg;
  wire sig_mm2s2sgcntl_sts_tvalid;
  wire sig_mm2s_interr;
  wire sig_mm2s_slverr;
  wire \sig_mm2s_status_reg_reg_n_0_[5] ;
  wire [3:0]sig_mm2s_tag;
  wire sig_pop_regfifo__0;
  wire sig_pop_regfifo__0_2;
  wire sig_s2mm_interr;
  wire sig_s2mm_slverr;
  wire \sig_s2mm_status_reg_reg_n_0_[5] ;
  wire [3:0]sig_s2mm_tag;
  wire sig_sg2sgcntlr_ftch_idle;
  wire sig_sg2sgcntlr_updt_idle;
  wire [3:0]sig_sgcntl2mm2s_cmd_tdata;
  wire sig_sgcntl2mm2s_halt;
  wire sig_sgcntl2reg_idle_clr;
  wire sig_sgcntl2rst_halt_cmplt;
  wire sig_sgcntl2sg_updptr_tvalid;
  wire sig_sgcntl2sg_updsts_tvalid;
  wire sig_sgcntlr2reg_new_curdesc_wren;
  wire sig_sgcntlr2sg_desc_flush;
  wire sig_shtdwn_sm_set_cmplt;
  wire sig_shtdwn_sm_set_cmplt_ns;
  wire [3:0]sig_shtdwn_sm_state;
  wire \sig_shtdwn_sm_state[0]_i_1_n_0 ;
  wire \sig_shtdwn_sm_state[0]_i_2_n_0 ;
  wire \sig_shtdwn_sm_state[0]_i_3_n_0 ;
  wire \sig_shtdwn_sm_state[0]_i_4_n_0 ;
  wire \sig_shtdwn_sm_state[1]_i_1_n_0 ;
  wire \sig_shtdwn_sm_state[1]_i_2_n_0 ;
  wire \sig_shtdwn_sm_state[2]_i_1_n_0 ;
  wire \sig_shtdwn_sm_state[2]_i_2_n_0 ;
  wire [3:3]sig_shtdwn_sm_state_ns;
  wire sig_sts_sm_pop_mm2s_sts;
  wire sig_sts_sm_pop_mm2s_sts_ns;
  wire sig_sts_sm_pop_s2mm_sts;
  wire sig_sts_sm_pop_s2mm_sts_ns;
  wire sig_sts_sm_push_updt;
  wire sig_sts_sm_push_updt_ns;
  wire [1:0]sig_sts_sm_state;
  wire \sig_sts_sm_state[0]_i_1_n_0 ;
  wire \sig_sts_sm_state[1]_i_1_n_0 ;
  wire sig_to_edge_detect_reg;
  wire sig_to_edge_detect_reg_0;
  wire sig_update_idle_rising;
  wire [3:0]sig_updt_filter_cntr;
  wire \sig_updt_filter_cntr[0]_i_1_n_0 ;
  wire \sig_updt_filter_cntr[1]_i_1_n_0 ;
  wire \sig_updt_filter_cntr[2]_i_1_n_0 ;
  wire \sig_updt_filter_cntr[3]_i_1_n_0 ;
  wire sig_updt_filter_cntr_eq0;
  wire sts_queue_full;
  wire tailpntr_updated_d2_reg;

  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'h0000BAAA)) 
    \GEN_MM2S.queue_dout_new[121]_i_1 
       (.I0(sig_sgcntl2mm2s_halt),
        .I1(sig_ftch_sm_state[1]),
        .I2(sig_ftch_sm_state[0]),
        .I3(sig_ftch_sm_state_ns1),
        .I4(ch1_ftch_queue_empty),
        .O(\GEN_MM2S.queue_dout_new_reg[121] ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_MM2S.reg1[121]_i_1 
       (.I0(sig_sgcntlr2sg_desc_flush),
        .I1(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ),
        .O(queue_sinit));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout[31]_i_1 
       (.I0(sig_sgcntl2sg_updptr_tvalid),
        .I1(ptr_queue_full),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout[33]_i_1 
       (.I0(sig_sgcntl2sg_updsts_tvalid),
        .I1(sts_queue_full),
        .O(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33] ));
  top_blk_axi_cdma_0_0_axi_cdma_pulse_gen__parameterized4 I_GEN_IDLE_CLR
       (.\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0 (cdma_tvect_out[1]),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg (\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ),
        .\GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg (\GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg ),
        .cdma_tvect_out(cdma_tvect_out[0]),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .dly_irq_reg(dly_irq_reg),
        .m_axi_aclk(m_axi_aclk),
        .sig_sgcntl2reg_idle_clr(sig_sgcntl2reg_idle_clr),
        .sig_shtdwn_sm_set_cmplt(sig_shtdwn_sm_set_cmplt),
        .sig_to_edge_detect_reg_0(sig_to_edge_detect_reg_0),
        .tailpntr_updated_d2_reg(tailpntr_updated_d2_reg));
  top_blk_axi_cdma_0_0_axi_cdma_pulse_gen__parameterized5 I_GEN_IDLE_SET
       (.\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg (\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ),
        .cdma_tvect_out(cdma_tvect_out[1]),
        .m_axi_aclk(m_axi_aclk),
        .sig_do_shutdown(sig_do_shutdown),
        .sig_ftch_updt_cntr_eq0(sig_ftch_updt_cntr_eq0),
        .sig_halt_cmplt_reg_reg(sig_sgcntl2rst_halt_cmplt),
        .sig_sg2sgcntlr_ftch_idle(sig_sg2sgcntlr_ftch_idle),
        .sig_update_idle_rising(sig_update_idle_rising),
        .sig_updt_filter_cntr_eq0(sig_updt_filter_cntr_eq0));
  top_blk_axi_cdma_0_0_axi_cdma_pulse_gen__parameterized3 I_GEN_SG_IDLE_RISE
       (.\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg (\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_idle_reg (\GEN_CH1_UPDATE.ch1_updt_idle_reg ),
        .m_axi_aclk(m_axi_aclk),
        .sig_sg2sgcntlr_updt_idle(sig_sg2sgcntlr_updt_idle),
        .sig_to_edge_detect_reg(sig_to_edge_detect_reg),
        .sig_update_idle_rising(sig_update_idle_rising));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFE00000)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__0 
       (.I0(sig_sts_sm_pop_mm2s_sts),
        .I1(sig_sgcntl2mm2s_halt),
        .I2(reg_dma_sg_mode),
        .I3(sig_cntl2mm2s_sts_tready),
        .I4(sig_dm_mm2s_sts_tvalid),
        .I5(sig_init_done),
        .O(p_0_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFE00000)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__1 
       (.I0(sig_sts_sm_pop_s2mm_sts),
        .I1(sig_sgcntl2mm2s_halt),
        .I2(reg_dma_sg_mode),
        .I3(sig_cntl2s2mm_sts_tready),
        .I4(sig_dm_s2mm_sts_tvalid),
        .I5(sig_init_done_3),
        .O(p_0_out_1));
  LUT5 #(
    .INIT(32'hA8A8A808)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_2 
       (.I0(sig_dm_mm2s_sts_tvalid),
        .I1(sig_cntl2mm2s_sts_tready),
        .I2(reg_dma_sg_mode),
        .I3(sig_sgcntl2mm2s_halt),
        .I4(sig_sts_sm_pop_mm2s_sts),
        .O(sig_pop_regfifo__0));
  LUT5 #(
    .INIT(32'hA8A8A808)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_2__0 
       (.I0(sig_dm_s2mm_sts_tvalid),
        .I1(sig_cntl2s2mm_sts_tready),
        .I2(reg_dma_sg_mode),
        .I3(sig_sgcntl2mm2s_halt),
        .I4(sig_sts_sm_pop_s2mm_sts),
        .O(sig_pop_regfifo__0_2));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \cdma_tvect_out[10]_INST_0_i_1 
       (.I0(sig_ftch_updt_cntr_reg__0[3]),
        .I1(sig_ftch_updt_cntr_reg__0[1]),
        .I2(sig_ftch_updt_cntr_reg__0[0]),
        .I3(sig_ftch_updt_cntr_reg__0[4]),
        .I4(sig_ftch_updt_cntr_reg__0[2]),
        .O(sig_ftch_updt_cntr_eq0));
  LUT4 #(
    .INIT(16'h0001)) 
    \cdma_tvect_out[10]_INST_0_i_2 
       (.I0(sig_updt_filter_cntr[3]),
        .I1(sig_updt_filter_cntr[2]),
        .I2(sig_updt_filter_cntr[0]),
        .I3(sig_updt_filter_cntr[1]),
        .O(sig_updt_filter_cntr_eq0));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_cmd_tag_cntr[0]_i_1 
       (.I0(sig_sgcntlr2reg_new_curdesc_wren),
        .I1(sig_sgcntl2mm2s_cmd_tdata[0]),
        .O(\sig_cmd_tag_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sig_cmd_tag_cntr[1]_i_1 
       (.I0(sig_sgcntl2mm2s_cmd_tdata[0]),
        .I1(sig_sgcntlr2reg_new_curdesc_wren),
        .I2(sig_sgcntl2mm2s_cmd_tdata[1]),
        .O(\sig_cmd_tag_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sig_cmd_tag_cntr[2]_i_1 
       (.I0(sig_sgcntl2mm2s_cmd_tdata[0]),
        .I1(sig_sgcntl2mm2s_cmd_tdata[1]),
        .I2(sig_sgcntlr2reg_new_curdesc_wren),
        .I3(sig_sgcntl2mm2s_cmd_tdata[2]),
        .O(\sig_cmd_tag_cntr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sig_cmd_tag_cntr[3]_i_1 
       (.I0(sig_sgcntl2mm2s_cmd_tdata[1]),
        .I1(sig_sgcntl2mm2s_cmd_tdata[0]),
        .I2(sig_sgcntl2mm2s_cmd_tdata[2]),
        .I3(sig_sgcntlr2reg_new_curdesc_wren),
        .I4(sig_sgcntl2mm2s_cmd_tdata[3]),
        .O(\sig_cmd_tag_cntr[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_tag_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_cmd_tag_cntr[0]_i_1_n_0 ),
        .Q(sig_sgcntl2mm2s_cmd_tdata[0]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_tag_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_cmd_tag_cntr[1]_i_1_n_0 ),
        .Q(sig_sgcntl2mm2s_cmd_tdata[1]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_tag_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_cmd_tag_cntr[2]_i_1_n_0 ),
        .Q(sig_sgcntl2mm2s_cmd_tdata[2]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_tag_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_cmd_tag_cntr[3]_i_1_n_0 ),
        .Q(sig_sgcntl2mm2s_cmd_tdata[3]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_0 ));
  LUT4 #(
    .INIT(16'hEEFE)) 
    sig_dm_status_empty_i_1
       (.I0(sig_halt_status),
        .I1(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ),
        .I2(sig_sgcntl2sg_updsts_tvalid),
        .I3(sts_queue_full),
        .O(sig_dm_status_reg1));
  LUT2 #(
    .INIT(4'h8)) 
    sig_dm_status_empty_i_2
       (.I0(sig_dm_status_empty),
        .I1(sig_sts_sm_push_updt),
        .O(sig_ld_dm_status_reg));
  FDSE #(
    .INIT(1'b0)) 
    sig_dm_status_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_ld_dm_status_reg),
        .D(1'b0),
        .Q(sig_dm_status_empty),
        .S(sig_dm_status_reg1));
  FDRE #(
    .INIT(1'b0)) 
    sig_dm_status_full_reg
       (.C(m_axi_aclk),
        .CE(sig_ld_dm_status_reg),
        .D(sig_ld_dm_status_reg),
        .Q(sig_sgcntl2sg_updsts_tvalid),
        .R(sig_dm_status_reg1));
  LUT6 #(
    .INIT(64'h00000000FFFFFFBE)) 
    \sig_dm_status_reg[28]_i_1 
       (.I0(\sig_dm_status_reg[28]_i_2_n_0 ),
        .I1(sig_mm2s_tag[3]),
        .I2(sig_s2mm_tag[3]),
        .I3(sig_s2mm_interr),
        .I4(sig_mm2s_interr),
        .I5(sig_sgcntl2mm2s_halt),
        .O(\sig_dm_status_reg[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \sig_dm_status_reg[28]_i_2 
       (.I0(sig_s2mm_tag[0]),
        .I1(sig_mm2s_tag[0]),
        .I2(sig_mm2s_tag[2]),
        .I3(sig_s2mm_tag[2]),
        .I4(sig_mm2s_tag[1]),
        .I5(sig_s2mm_tag[1]),
        .O(\sig_dm_status_reg[28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \sig_dm_status_reg[29]_i_1 
       (.I0(sig_mm2s_slverr),
        .I1(sig_s2mm_slverr),
        .I2(sig_sgcntl2mm2s_halt),
        .O(\sig_dm_status_reg[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \sig_dm_status_reg[30]_i_1 
       (.I0(\sig_mm2s_status_reg_reg_n_0_[5] ),
        .I1(\sig_s2mm_status_reg_reg_n_0_[5] ),
        .I2(sig_sgcntl2mm2s_halt),
        .O(\sig_dm_status_reg[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dm_status_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_ld_dm_status_reg),
        .D(\sig_dm_status_reg[28]_i_1_n_0 ),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[30] [0]),
        .R(sig_dm_status_reg1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dm_status_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_ld_dm_status_reg),
        .D(\sig_dm_status_reg[29]_i_1_n_0 ),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[30] [1]),
        .R(sig_dm_status_reg1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dm_status_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_ld_dm_status_reg),
        .D(\sig_dm_status_reg[30]_i_1_n_0 ),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[30] [2]),
        .R(sig_dm_status_reg1));
  LUT6 #(
    .INIT(64'hFFF2FFFFFFF2FFF2)) 
    sig_fetch_update_empty_i_1
       (.I0(sig_fetch_update_empty),
        .I1(sig_sgcntlr2reg_new_curdesc_wren),
        .I2(sig_sgcntl2mm2s_halt),
        .I3(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ),
        .I4(ptr_queue_full),
        .I5(sig_sgcntl2sg_updptr_tvalid),
        .O(sig_fetch_update_empty_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_fetch_update_empty_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_fetch_update_empty_i_1_n_0),
        .Q(sig_fetch_update_empty),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000F000000080008)) 
    sig_fetch_update_full_i_1
       (.I0(sig_fetch_update_empty),
        .I1(sig_sgcntlr2reg_new_curdesc_wren),
        .I2(sig_sgcntl2mm2s_halt),
        .I3(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ),
        .I4(ptr_queue_full),
        .I5(sig_sgcntl2sg_updptr_tvalid),
        .O(sig_fetch_update_full_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_fetch_update_full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_fetch_update_full_i_1_n_0),
        .Q(sig_sgcntl2sg_updptr_tvalid),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_fetch_update_reg[31]_i_2 
       (.I0(sig_fetch_update_empty),
        .I1(sig_sgcntlr2reg_new_curdesc_wren),
        .O(sig_ld_fetch_update_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [5]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [6]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [7]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [8]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [9]),
        .Q(Q[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [10]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [11]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [12]),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [13]),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [14]),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [15]),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [16]),
        .Q(Q[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [17]),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [18]),
        .Q(Q[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [19]),
        .Q(Q[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [20]),
        .Q(Q[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [21]),
        .Q(Q[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [22]),
        .Q(Q[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [23]),
        .Q(Q[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [24]),
        .Q(Q[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [25]),
        .Q(Q[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [3]),
        .Q(Q[3]),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFF0004)) 
    sig_flush_sg_i_1
       (.I0(sig_shtdwn_sm_state[1]),
        .I1(sig_shtdwn_sm_state[0]),
        .I2(sig_shtdwn_sm_state[2]),
        .I3(sig_shtdwn_sm_state[3]),
        .I4(sig_sgcntlr2sg_desc_flush),
        .O(sig_flush_sg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_flush_sg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_flush_sg_i_1_n_0),
        .Q(sig_sgcntlr2sg_desc_flush),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sig_ftch_limit_cntr[0]_i_1 
       (.I0(sig_ftch_limit_cntr_reg__0[0]),
        .O(\sig_ftch_limit_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'h6A669599)) 
    \sig_ftch_limit_cntr[1]_i_1 
       (.I0(sig_ftch_limit_cntr_reg__0[0]),
        .I1(sig_sgcntlr2reg_new_curdesc_wren),
        .I2(sts_queue_full),
        .I3(sig_sgcntl2sg_updsts_tvalid),
        .I4(sig_ftch_limit_cntr_reg__0[1]),
        .O(\sig_ftch_limit_cntr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F778088EAEE1511)) 
    \sig_ftch_limit_cntr[2]_i_1 
       (.I0(sig_ftch_limit_cntr_reg__0[0]),
        .I1(sig_sgcntlr2reg_new_curdesc_wren),
        .I2(sts_queue_full),
        .I3(sig_sgcntl2sg_updsts_tvalid),
        .I4(sig_ftch_limit_cntr_reg__0[2]),
        .I5(sig_ftch_limit_cntr_reg__0[1]),
        .O(\sig_ftch_limit_cntr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFFFFE0000)) 
    \sig_ftch_limit_cntr[3]_i_1 
       (.I0(sig_ftch_limit_cntr_reg__0[3]),
        .I1(sig_ftch_limit_cntr_reg__0[2]),
        .I2(sig_ftch_limit_cntr_reg__0[0]),
        .I3(sig_ftch_limit_cntr_reg__0[1]),
        .I4(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33] ),
        .I5(sig_sgcntlr2reg_new_curdesc_wren),
        .O(\sig_ftch_limit_cntr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \sig_ftch_limit_cntr[3]_i_2 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33] ),
        .I1(sig_sgcntlr2reg_new_curdesc_wren),
        .I2(sig_ftch_limit_cntr_reg__0[0]),
        .I3(sig_ftch_limit_cntr_reg__0[1]),
        .I4(sig_ftch_limit_cntr_reg__0[3]),
        .I5(sig_ftch_limit_cntr_reg__0[2]),
        .O(\sig_ftch_limit_cntr[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ftch_limit_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_ftch_limit_cntr[3]_i_1_n_0 ),
        .D(\sig_ftch_limit_cntr[0]_i_1_n_0 ),
        .Q(sig_ftch_limit_cntr_reg__0[0]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ftch_limit_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_ftch_limit_cntr[3]_i_1_n_0 ),
        .D(\sig_ftch_limit_cntr[1]_i_1_n_0 ),
        .Q(sig_ftch_limit_cntr_reg__0[1]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ftch_limit_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_ftch_limit_cntr[3]_i_1_n_0 ),
        .D(\sig_ftch_limit_cntr[2]_i_1_n_0 ),
        .Q(sig_ftch_limit_cntr_reg__0[2]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ftch_limit_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(\sig_ftch_limit_cntr[3]_i_1_n_0 ),
        .D(\sig_ftch_limit_cntr[3]_i_2_n_0 ),
        .Q(sig_ftch_limit_cntr_reg__0[3]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    sig_ftch_sm_set_getdesc_i_1
       (.I0(sig_ftch_sm_state[1]),
        .I1(sig_ftch_sm_state[0]),
        .I2(sig_ftch_sm_state_ns1),
        .I3(sig_sgcntl2mm2s_halt),
        .O(sig_ftch_sm_set_getdesc_ns));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h0000FFFB)) 
    sig_ftch_sm_set_getdesc_i_2
       (.I0(sig_ftch_limit_cntr_reg__0[1]),
        .I1(sig_ftch_limit_cntr_reg__0[2]),
        .I2(sig_ftch_limit_cntr_reg__0[0]),
        .I3(sig_ftch_limit_cntr_reg__0[3]),
        .I4(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .O(sig_ftch_sm_state_ns1));
  FDRE #(
    .INIT(1'b0)) 
    sig_ftch_sm_set_getdesc_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_ftch_sm_set_getdesc_ns),
        .Q(sig_sgcntlr2reg_new_curdesc_wren),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h3C37)) 
    \sig_ftch_sm_state[0]_i_1 
       (.I0(sig_ftch_sm_state_ns1),
        .I1(sig_ftch_sm_state[0]),
        .I2(sig_ftch_sm_state[1]),
        .I3(sig_sgcntl2mm2s_halt),
        .O(sig_ftch_sm_state_ns[0]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h54AA)) 
    \sig_ftch_sm_state[1]_i_1 
       (.I0(sig_ftch_sm_state[1]),
        .I1(sig_sgcntl2mm2s_halt),
        .I2(sig_ftch_sm_state_ns1),
        .I3(sig_ftch_sm_state[0]),
        .O(sig_ftch_sm_state_ns[1]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ftch_sm_state_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_ftch_sm_state_ns[0]),
        .Q(sig_ftch_sm_state[0]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ftch_sm_state_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_ftch_sm_state_ns[1]),
        .Q(sig_ftch_sm_state[1]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sig_ftch_updt_cntr[0]_i_1 
       (.I0(sig_ftch_updt_cntr_reg__0[0]),
        .O(\sig_ftch_updt_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h6A669599)) 
    \sig_ftch_updt_cntr[1]_i_1 
       (.I0(sig_ftch_updt_cntr_reg__0[0]),
        .I1(sig_sgcntlr2reg_new_curdesc_wren),
        .I2(sts_queue_full),
        .I3(sig_sgcntl2sg_updsts_tvalid),
        .I4(sig_ftch_updt_cntr_reg__0[1]),
        .O(\sig_ftch_updt_cntr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F778088EAEE1511)) 
    \sig_ftch_updt_cntr[2]_i_1 
       (.I0(sig_ftch_updt_cntr_reg__0[0]),
        .I1(sig_sgcntlr2reg_new_curdesc_wren),
        .I2(sts_queue_full),
        .I3(sig_sgcntl2sg_updsts_tvalid),
        .I4(sig_ftch_updt_cntr_reg__0[2]),
        .I5(sig_ftch_updt_cntr_reg__0[1]),
        .O(\sig_ftch_updt_cntr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \sig_ftch_updt_cntr[3]_i_1 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33] ),
        .I1(sig_sgcntlr2reg_new_curdesc_wren),
        .I2(sig_ftch_updt_cntr_reg__0[0]),
        .I3(sig_ftch_updt_cntr_reg__0[1]),
        .I4(sig_ftch_updt_cntr_reg__0[3]),
        .I5(sig_ftch_updt_cntr_reg__0[2]),
        .O(\sig_ftch_updt_cntr[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCF10)) 
    \sig_ftch_updt_cntr[4]_i_1 
       (.I0(sig_ftch_updt_cntr_eq0),
        .I1(sts_queue_full),
        .I2(sig_sgcntl2sg_updsts_tvalid),
        .I3(sig_sgcntlr2reg_new_curdesc_wren),
        .O(\sig_ftch_updt_cntr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \sig_ftch_updt_cntr[4]_i_2 
       (.I0(sig_ftch_updt_cntr_reg__0[1]),
        .I1(sig_ftch_updt_cntr_reg__0[0]),
        .I2(\sig_ftch_updt_cntr[4]_i_3_n_0 ),
        .I3(sig_ftch_updt_cntr_reg__0[2]),
        .I4(sig_ftch_updt_cntr_reg__0[4]),
        .I5(sig_ftch_updt_cntr_reg__0[3]),
        .O(\sig_ftch_updt_cntr[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \sig_ftch_updt_cntr[4]_i_3 
       (.I0(sig_sgcntlr2reg_new_curdesc_wren),
        .I1(sts_queue_full),
        .I2(sig_sgcntl2sg_updsts_tvalid),
        .O(\sig_ftch_updt_cntr[4]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ftch_updt_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_ftch_updt_cntr[4]_i_1_n_0 ),
        .D(\sig_ftch_updt_cntr[0]_i_1_n_0 ),
        .Q(sig_ftch_updt_cntr_reg__0[0]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ftch_updt_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_ftch_updt_cntr[4]_i_1_n_0 ),
        .D(\sig_ftch_updt_cntr[1]_i_1_n_0 ),
        .Q(sig_ftch_updt_cntr_reg__0[1]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ftch_updt_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_ftch_updt_cntr[4]_i_1_n_0 ),
        .D(\sig_ftch_updt_cntr[2]_i_1_n_0 ),
        .Q(sig_ftch_updt_cntr_reg__0[2]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ftch_updt_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(\sig_ftch_updt_cntr[4]_i_1_n_0 ),
        .D(\sig_ftch_updt_cntr[3]_i_1_n_0 ),
        .Q(sig_ftch_updt_cntr_reg__0[3]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ftch_updt_cntr_reg[4] 
       (.C(m_axi_aclk),
        .CE(\sig_ftch_updt_cntr[4]_i_1_n_0 ),
        .D(\sig_ftch_updt_cntr[4]_i_2_n_0 ),
        .Q(sig_ftch_updt_cntr_reg__0[4]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFF08000030)) 
    sig_halt_cmplt_reg_i_1
       (.I0(sig_sg2sgcntlr_updt_idle),
        .I1(sig_shtdwn_sm_state[2]),
        .I2(sig_shtdwn_sm_state[3]),
        .I3(sig_shtdwn_sm_state[0]),
        .I4(sig_shtdwn_sm_state[1]),
        .I5(sig_sgcntl2rst_halt_cmplt),
        .O(sig_halt_cmplt_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_reg_i_1_n_0),
        .Q(sig_sgcntl2rst_halt_cmplt),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    sig_halt_dm_i_1
       (.I0(sig_shtdwn_sm_state[2]),
        .I1(sig_shtdwn_sm_state[1]),
        .I2(sig_shtdwn_sm_state[0]),
        .I3(sig_shtdwn_sm_state[3]),
        .I4(sig_do_shutdown),
        .I5(sig_sgcntl2mm2s_halt),
        .O(sig_halt_dm_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_dm_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_dm_i_1_n_0),
        .Q(sig_sgcntl2mm2s_halt),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    sig_halt_status_i_1
       (.I0(sig_shtdwn_sm_state[1]),
        .I1(sig_shtdwn_sm_state[3]),
        .I2(sig_dmhalt_cmplt),
        .I3(sig_shtdwn_sm_state[0]),
        .I4(sig_shtdwn_sm_state[2]),
        .I5(sig_halt_status),
        .O(sig_halt_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_status_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_status_i_1_n_0),
        .Q(sig_halt_status),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mm2s_status_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sts_sm_pop_mm2s_sts),
        .D(D[0]),
        .Q(sig_mm2s_tag[0]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mm2s_status_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sts_sm_pop_mm2s_sts),
        .D(D[1]),
        .Q(sig_mm2s_tag[1]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mm2s_status_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sts_sm_pop_mm2s_sts),
        .D(D[2]),
        .Q(sig_mm2s_tag[2]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mm2s_status_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sts_sm_pop_mm2s_sts),
        .D(D[3]),
        .Q(sig_mm2s_tag[3]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mm2s_status_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sts_sm_pop_mm2s_sts),
        .D(D[4]),
        .Q(sig_mm2s_interr),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mm2s_status_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sts_sm_pop_mm2s_sts),
        .D(D[5]),
        .Q(\sig_mm2s_status_reg_reg_n_0_[5] ),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mm2s_status_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sts_sm_pop_mm2s_sts),
        .D(D[6]),
        .Q(sig_mm2s_slverr),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_status_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sts_sm_pop_s2mm_sts),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] [0]),
        .Q(sig_s2mm_tag[0]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_status_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sts_sm_pop_s2mm_sts),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] [1]),
        .Q(sig_s2mm_tag[1]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_status_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sts_sm_pop_s2mm_sts),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] [2]),
        .Q(sig_s2mm_tag[2]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_status_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sts_sm_pop_s2mm_sts),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] [3]),
        .Q(sig_s2mm_tag[3]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_status_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sts_sm_pop_s2mm_sts),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] [4]),
        .Q(sig_s2mm_interr),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_status_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sts_sm_pop_s2mm_sts),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] [5]),
        .Q(\sig_s2mm_status_reg_reg_n_0_[5] ),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_status_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sts_sm_pop_s2mm_sts),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] [6]),
        .Q(sig_s2mm_slverr),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_sg_run_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(currdesc_updated_reg),
        .Q(\cdma_tvect_out[8] ),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'h08100010)) 
    sig_shtdwn_sm_set_cmplt_i_1
       (.I0(sig_shtdwn_sm_state[1]),
        .I1(sig_shtdwn_sm_state[0]),
        .I2(sig_shtdwn_sm_state[3]),
        .I3(sig_shtdwn_sm_state[2]),
        .I4(sig_sg2sgcntlr_updt_idle),
        .O(sig_shtdwn_sm_set_cmplt_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_shtdwn_sm_set_cmplt_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_shtdwn_sm_set_cmplt_ns),
        .Q(sig_shtdwn_sm_set_cmplt),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \sig_shtdwn_sm_state[0]_i_1 
       (.I0(\sig_shtdwn_sm_state[0]_i_2_n_0 ),
        .I1(sig_shtdwn_sm_state[2]),
        .I2(\sig_shtdwn_sm_state[0]_i_3_n_0 ),
        .I3(sig_shtdwn_sm_state[3]),
        .O(\sig_shtdwn_sm_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FD0003FF0300)) 
    \sig_shtdwn_sm_state[0]_i_2 
       (.I0(sig_sg2sgcntlr_ftch_idle),
        .I1(sig_ftch_sm_state[0]),
        .I2(sig_ftch_sm_state[1]),
        .I3(sig_shtdwn_sm_state[1]),
        .I4(sig_do_shutdown),
        .I5(sig_shtdwn_sm_state[0]),
        .O(\sig_shtdwn_sm_state[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \sig_shtdwn_sm_state[0]_i_3 
       (.I0(sig_sg2sgcntlr_updt_idle),
        .I1(sig_shtdwn_sm_state[0]),
        .I2(sig_dm_status_empty),
        .I3(sig_shtdwn_sm_state[1]),
        .I4(\sig_shtdwn_sm_state[0]_i_4_n_0 ),
        .O(\sig_shtdwn_sm_state[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEFE0E0E0)) 
    \sig_shtdwn_sm_state[0]_i_4 
       (.I0(sig_sts_sm_state[0]),
        .I1(sig_sts_sm_state[1]),
        .I2(sig_shtdwn_sm_state[0]),
        .I3(sig_dm_s2mm_halt_cmplt),
        .I4(sig_dm_mm2s_halt_cmplt),
        .O(\sig_shtdwn_sm_state[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF2E002E)) 
    \sig_shtdwn_sm_state[1]_i_1 
       (.I0(sig_shtdwn_sm_state[0]),
        .I1(sig_shtdwn_sm_state[1]),
        .I2(\sig_shtdwn_sm_state[2]_i_2_n_0 ),
        .I3(sig_shtdwn_sm_state[2]),
        .I4(\sig_shtdwn_sm_state[1]_i_2_n_0 ),
        .I5(sig_shtdwn_sm_state[3]),
        .O(\sig_shtdwn_sm_state[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4C4C4C7C)) 
    \sig_shtdwn_sm_state[1]_i_2 
       (.I0(sig_sg2sgcntlr_updt_idle),
        .I1(sig_shtdwn_sm_state[1]),
        .I2(sig_shtdwn_sm_state[0]),
        .I3(sig_sts_sm_state[1]),
        .I4(sig_sts_sm_state[0]),
        .O(\sig_shtdwn_sm_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000038F8F8F8)) 
    \sig_shtdwn_sm_state[2]_i_1 
       (.I0(\sig_shtdwn_sm_state[2]_i_2_n_0 ),
        .I1(sig_shtdwn_sm_state[1]),
        .I2(sig_shtdwn_sm_state[2]),
        .I3(sig_shtdwn_sm_state[0]),
        .I4(sig_sg2sgcntlr_updt_idle),
        .I5(sig_shtdwn_sm_state[3]),
        .O(\sig_shtdwn_sm_state[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \sig_shtdwn_sm_state[2]_i_2 
       (.I0(sig_shtdwn_sm_state[0]),
        .I1(sig_ftch_sm_state[0]),
        .I2(sig_ftch_sm_state[1]),
        .I3(sig_sg2sgcntlr_ftch_idle),
        .O(\sig_shtdwn_sm_state[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'h40000022)) 
    \sig_shtdwn_sm_state[3]_i_1 
       (.I0(sig_shtdwn_sm_state[3]),
        .I1(sig_shtdwn_sm_state[2]),
        .I2(sig_sg2sgcntlr_updt_idle),
        .I3(sig_shtdwn_sm_state[0]),
        .I4(sig_shtdwn_sm_state[1]),
        .O(sig_shtdwn_sm_state_ns));
  FDRE #(
    .INIT(1'b0)) 
    \sig_shtdwn_sm_state_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_shtdwn_sm_state[0]_i_1_n_0 ),
        .Q(sig_shtdwn_sm_state[0]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_shtdwn_sm_state_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_shtdwn_sm_state[1]_i_1_n_0 ),
        .Q(sig_shtdwn_sm_state[1]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_shtdwn_sm_state_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_shtdwn_sm_state[2]_i_1_n_0 ),
        .Q(sig_shtdwn_sm_state[2]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_shtdwn_sm_state_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_shtdwn_sm_state_ns),
        .Q(sig_shtdwn_sm_state[3]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  LUT5 #(
    .INIT(32'h00004000)) 
    sig_sts_sm_pop_mm2s_sts_i_1
       (.I0(sig_sts_sm_state[1]),
        .I1(sig_sts_sm_state[0]),
        .I2(sig_dm_mm2s_sts_tvalid),
        .I3(reg_dma_sg_mode),
        .I4(sig_halt_status),
        .O(sig_sts_sm_pop_mm2s_sts_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sts_sm_pop_mm2s_sts_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sts_sm_pop_mm2s_sts_ns),
        .Q(sig_sts_sm_pop_mm2s_sts),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  LUT5 #(
    .INIT(32'h00400000)) 
    sig_sts_sm_pop_s2mm_sts_i_1
       (.I0(sig_sts_sm_state[0]),
        .I1(sig_dm_s2mm_sts_tvalid),
        .I2(reg_dma_sg_mode),
        .I3(sig_halt_status),
        .I4(sig_sts_sm_state[1]),
        .O(sig_sts_sm_pop_s2mm_sts_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sts_sm_pop_s2mm_sts_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sts_sm_pop_s2mm_sts_ns),
        .Q(sig_sts_sm_pop_s2mm_sts),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  LUT3 #(
    .INIT(8'h80)) 
    sig_sts_sm_push_updt_i_1
       (.I0(sig_sts_sm_state[1]),
        .I1(sig_sts_sm_state[0]),
        .I2(sig_dm_status_empty),
        .O(sig_sts_sm_push_updt_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sts_sm_push_updt_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sts_sm_push_updt_ns),
        .Q(sig_sts_sm_push_updt),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  LUT6 #(
    .INIT(64'h5F5000005F503F3F)) 
    \sig_sts_sm_state[0]_i_1 
       (.I0(sig_dm_status_empty),
        .I1(sig_mm2s2sgcntl_sts_tvalid),
        .I2(sig_sts_sm_state[0]),
        .I3(\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .I4(sig_sts_sm_state[1]),
        .I5(sig_halt_status),
        .O(\sig_sts_sm_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00080F00FF080F00)) 
    \sig_sts_sm_state[1]_i_1 
       (.I0(sig_dm_mm2s_sts_tvalid),
        .I1(reg_dma_sg_mode),
        .I2(sig_halt_status),
        .I3(sig_sts_sm_state[1]),
        .I4(sig_sts_sm_state[0]),
        .I5(sig_dm_status_empty),
        .O(\sig_sts_sm_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sts_sm_state_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_sts_sm_state[0]_i_1_n_0 ),
        .Q(sig_sts_sm_state[0]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sts_sm_state_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_sts_sm_state[1]_i_1_n_0 ),
        .Q(sig_sts_sm_state[1]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  LUT6 #(
    .INIT(64'h0000000000005554)) 
    \sig_updt_filter_cntr[0]_i_1 
       (.I0(sig_updt_filter_cntr[0]),
        .I1(sig_updt_filter_cntr[1]),
        .I2(sig_updt_filter_cntr[2]),
        .I3(sig_updt_filter_cntr[3]),
        .I4(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33] ),
        .I5(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ),
        .O(\sig_updt_filter_cntr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000F00E)) 
    \sig_updt_filter_cntr[1]_i_1 
       (.I0(sig_updt_filter_cntr[3]),
        .I1(sig_updt_filter_cntr[2]),
        .I2(sig_updt_filter_cntr[0]),
        .I3(sig_updt_filter_cntr[1]),
        .I4(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33] ),
        .I5(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ),
        .O(\sig_updt_filter_cntr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000CCC2)) 
    \sig_updt_filter_cntr[2]_i_1 
       (.I0(sig_updt_filter_cntr[3]),
        .I1(sig_updt_filter_cntr[2]),
        .I2(sig_updt_filter_cntr[0]),
        .I3(sig_updt_filter_cntr[1]),
        .I4(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33] ),
        .I5(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ),
        .O(\sig_updt_filter_cntr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF444444444)) 
    \sig_updt_filter_cntr[3]_i_1 
       (.I0(sts_queue_full),
        .I1(sig_sgcntl2sg_updsts_tvalid),
        .I2(sig_updt_filter_cntr[1]),
        .I3(sig_updt_filter_cntr[0]),
        .I4(sig_updt_filter_cntr[2]),
        .I5(sig_updt_filter_cntr[3]),
        .O(\sig_updt_filter_cntr[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_updt_filter_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_updt_filter_cntr[0]_i_1_n_0 ),
        .Q(sig_updt_filter_cntr[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_updt_filter_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_updt_filter_cntr[1]_i_1_n_0 ),
        .Q(sig_updt_filter_cntr[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_updt_filter_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_updt_filter_cntr[2]_i_1_n_0 ),
        .Q(sig_updt_filter_cntr[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_updt_filter_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_updt_filter_cntr[3]_i_1_n_0 ),
        .Q(sig_updt_filter_cntr[3]),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg ));
endmodule

module top_blk_axi_cdma_0_0_axi_cdma_sg_wrap
   (s_axi_lite_arready,
    \m_axi_sg_wstrb[0] ,
    s_axi_lite_awready,
    cdma_introut,
    s_axi_lite_bvalid,
    s_axi_lite_rvalid,
    s_axi_lite_rdata,
    cdma_tvect_out,
    m_axi_sg_araddr,
    m_axi_sg_arburst,
    m_axi_sg_arvalid,
    m_axi_sg_rready,
    m_axi_sg_awaddr,
    m_axi_sg_awsize,
    m_axi_sg_awvalid,
    m_axi_sg_arlen,
    m_axi_sg_bready,
    m_axi_sg_wvalid,
    m_axi_sg_wlast,
    m_axi_sg_wdata,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arvalid,
    m_axi_wvalid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awvalid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_rready,
    m_axi_bready,
    s_axi_lite_aclk,
    m_axi_rlast,
    m_axi_arready,
    m_axi_awready,
    m_axi_wready,
    m_axi_aclk,
    s_axi_lite_aresetn,
    s_axi_lite_awaddr,
    s_axi_lite_wdata,
    s_axi_lite_araddr,
    s_axi_lite_bready,
    s_axi_lite_rready,
    s_axi_lite_arvalid,
    s_axi_lite_awvalid,
    s_axi_lite_wvalid,
    m_axi_sg_rdata,
    m_axi_sg_bresp,
    m_axi_sg_rvalid,
    m_axi_sg_bvalid,
    m_axi_sg_wready,
    m_axi_sg_rlast,
    m_axi_sg_arready,
    m_axi_sg_awready,
    m_axi_sg_rresp,
    m_axi_rdata,
    m_axi_bresp,
    m_axi_rvalid,
    m_axi_rresp,
    m_axi_bvalid);
  output s_axi_lite_arready;
  output \m_axi_sg_wstrb[0] ;
  output s_axi_lite_awready;
  output cdma_introut;
  output s_axi_lite_bvalid;
  output s_axi_lite_rvalid;
  output [31:0]s_axi_lite_rdata;
  output [23:0]cdma_tvect_out;
  output [25:0]m_axi_sg_araddr;
  output [0:0]m_axi_sg_arburst;
  output m_axi_sg_arvalid;
  output m_axi_sg_rready;
  output [27:0]m_axi_sg_awaddr;
  output [0:0]m_axi_sg_awsize;
  output m_axi_sg_awvalid;
  output [0:0]m_axi_sg_arlen;
  output m_axi_sg_bready;
  output m_axi_sg_wvalid;
  output m_axi_sg_wlast;
  output [3:0]m_axi_sg_wdata;
  output [31:0]m_axi_araddr;
  output [3:0]m_axi_arlen;
  output [1:0]m_axi_arsize;
  output [0:0]m_axi_arburst;
  output m_axi_arvalid;
  output m_axi_wvalid;
  output [31:0]m_axi_awaddr;
  output [3:0]m_axi_awlen;
  output [1:0]m_axi_awsize;
  output [0:0]m_axi_awburst;
  output m_axi_awvalid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output m_axi_rready;
  output m_axi_bready;
  input s_axi_lite_aclk;
  input m_axi_rlast;
  input m_axi_arready;
  input m_axi_awready;
  input m_axi_wready;
  input m_axi_aclk;
  input s_axi_lite_aresetn;
  input [3:0]s_axi_lite_awaddr;
  input [31:0]s_axi_lite_wdata;
  input [3:0]s_axi_lite_araddr;
  input s_axi_lite_bready;
  input s_axi_lite_rready;
  input s_axi_lite_arvalid;
  input s_axi_lite_awvalid;
  input s_axi_lite_wvalid;
  input [31:0]m_axi_sg_rdata;
  input [1:0]m_axi_sg_bresp;
  input m_axi_sg_rvalid;
  input m_axi_sg_bvalid;
  input m_axi_sg_wready;
  input m_axi_sg_rlast;
  input m_axi_sg_arready;
  input m_axi_sg_awready;
  input [1:0]m_axi_sg_rresp;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_bresp;
  input m_axi_rvalid;
  input [1:0]m_axi_rresp;
  input m_axi_bvalid;

  wire \GEN_INCLUDE_SF.I_STORE_FORWARD_n_64 ;
  wire \GEN_INCLUDE_SF.I_STORE_FORWARD_n_66 ;
  wire \GEN_INCLUDE_SF.I_STORE_FORWARD_n_73 ;
  wire \GEN_INCLUDE_SF.I_STORE_FORWARD_n_74 ;
  wire \GEN_INCLUDE_SF.I_STORE_FORWARD_n_75 ;
  wire \GEN_INCLUDE_SF.I_STORE_FORWARD_n_76 ;
  wire \GEN_INCLUDE_SF.I_STORE_FORWARD_n_78 ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_zero__6 ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_4_out ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/p_0_out ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_pop_regfifo__0 ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/p_0_out ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_pop_regfifo__0 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/p_0_out ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_data2all_tlast_error ;
  wire [7:0]\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_next_last_strb_reg ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_s_h_halt_reg ;
  wire \I_AXI_LITE/p_1_out ;
  wire \I_AXI_LITE/rst_rvalid_re ;
  wire I_DATAMOVER_n_27;
  wire I_DATAMOVER_n_28;
  wire I_DATAMOVER_n_30;
  wire I_DATAMOVER_n_31;
  wire I_DATAMOVER_n_33;
  wire I_DATAMOVER_n_34;
  wire I_DATAMOVER_n_35;
  wire I_DATAMOVER_n_39;
  wire I_DATAMOVER_n_50;
  wire I_DATAMOVER_n_51;
  wire I_DATAMOVER_n_52;
  wire I_DATAMOVER_n_53;
  wire I_DATAMOVER_n_63;
  wire I_DATAMOVER_n_64;
  wire I_DATAMOVER_n_66;
  wire I_DATAMOVER_n_67;
  wire I_DATAMOVER_n_68;
  wire I_DATAMOVER_n_69;
  wire I_DATAMOVER_n_70;
  wire I_DATAMOVER_n_71;
  wire [0:0]\I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/p_0_in ;
  wire \I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_regout_en ;
  wire \I_DATA_FIFO/hold_ff_q ;
  wire \I_GEN_IDLE_CLR/sig_to_edge_detect_reg ;
  wire \I_GEN_SG_IDLE_RISE/sig_to_edge_detect_reg ;
  wire I_HYBRID_REG_MODULE_n_10;
  wire I_HYBRID_REG_MODULE_n_11;
  wire I_HYBRID_REG_MODULE_n_12;
  wire I_HYBRID_REG_MODULE_n_122;
  wire I_HYBRID_REG_MODULE_n_124;
  wire I_HYBRID_REG_MODULE_n_126;
  wire I_HYBRID_REG_MODULE_n_127;
  wire I_HYBRID_REG_MODULE_n_128;
  wire I_HYBRID_REG_MODULE_n_129;
  wire I_HYBRID_REG_MODULE_n_130;
  wire I_HYBRID_REG_MODULE_n_131;
  wire I_HYBRID_REG_MODULE_n_132;
  wire I_HYBRID_REG_MODULE_n_133;
  wire I_HYBRID_REG_MODULE_n_134;
  wire I_HYBRID_REG_MODULE_n_14;
  wire I_HYBRID_REG_MODULE_n_15;
  wire I_HYBRID_REG_MODULE_n_16;
  wire I_HYBRID_REG_MODULE_n_17;
  wire I_HYBRID_REG_MODULE_n_3;
  wire I_HYBRID_REG_MODULE_n_4;
  wire I_HYBRID_REG_MODULE_n_5;
  wire I_HYBRID_REG_MODULE_n_6;
  wire I_HYBRID_REG_MODULE_n_7;
  wire I_HYBRID_REG_MODULE_n_77;
  wire \I_REGISTER_BLOCK/sg_ftch_error0 ;
  wire \I_REGISTER_BLOCK/sg_updt_error0 ;
  wire \I_REGISTER_BLOCK/sig_dma_go0 ;
  wire I_RST_MODULE_n_14;
  wire I_RST_MODULE_n_20;
  wire I_RST_MODULE_n_21;
  wire I_RST_MODULE_n_7;
  wire I_RST_MODULE_n_8;
  wire \I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ;
  wire \I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_done ;
  wire \I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ;
  wire \I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_done ;
  wire \I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done ;
  wire \I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_done ;
  wire I_SG_CNTLR_n_16;
  wire I_SG_CNTLR_n_17;
  wire I_SG_CNTLR_n_28;
  wire I_SG_ENGINE_n_115;
  wire I_SG_ENGINE_n_116;
  wire I_SG_ENGINE_n_117;
  wire I_SG_ENGINE_n_62;
  wire \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden_new ;
  wire \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit ;
  wire \I_SG_FETCH_QUEUE/counter0 ;
  wire I_SIMPLE_DMA_CNTLR_n_14;
  wire I_SIMPLE_DMA_CNTLR_n_15;
  wire \I_SOFT_RST_POS_EDGE_DTCT/sig_to_edge_detect_reg ;
  wire cdma_introut;
  wire [23:0]cdma_tvect_out;
  wire [31:6]ch1_fetch_address_i;
  wire ch1_ftch_queue_empty;
  wire dma_cyclic;
  wire m_axi_aclk;
  wire [31:0]m_axi_araddr;
  wire [0:0]m_axi_arburst;
  wire [3:0]m_axi_arlen;
  wire m_axi_arready;
  wire [1:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [0:0]m_axi_awburst;
  wire [3:0]m_axi_awlen;
  wire m_axi_awready;
  wire [1:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [63:0]m_axi_rdata;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [25:0]m_axi_sg_araddr;
  wire [0:0]m_axi_sg_arburst;
  wire [0:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire m_axi_sg_arvalid;
  wire [27:0]m_axi_sg_awaddr;
  wire m_axi_sg_awready;
  wire [0:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire [3:0]m_axi_sg_wdata;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire \m_axi_sg_wstrb[0] ;
  wire m_axi_sg_wvalid;
  wire [63:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [7:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire p_0_in;
  wire p_0_out;
  wire [7:0]p_1_in;
  wire [63:0]p_2_out;
  wire p_4_out;
  wire p_6_out;
  wire ptr_queue_full;
  wire s_axi_lite_aclk;
  wire [3:0]s_axi_lite_araddr;
  wire s_axi_lite_aresetn;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [3:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wvalid;
  wire sig_cntl2mm2s_sts_tready;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_cntl2s2mm_sts_tready;
  wire sig_cntlr2rst_halt_cmplt;
  wire [7:7]sig_data_fifo_wr_cnt;
  wire [63:0]sig_dm_mm2s_cmd_tdata;
  wire sig_dm_mm2s_cmd_tready;
  wire sig_dm_mm2s_err;
  wire sig_dm_mm2s_halt_cmplt;
  wire [6:0]sig_dm_mm2s_sts_tdata;
  wire sig_dm_mm2s_sts_tvalid;
  wire [63:23]sig_dm_s2mm_cmd_tdata;
  wire sig_dm_s2mm_cmd_tready;
  wire sig_dm_s2mm_halt_cmplt;
  wire [6:0]sig_dm_s2mm_sts_tdata;
  wire sig_dm_s2mm_sts_tvalid;
  wire sig_dmhalt_cmplt;
  wire sig_do_shutdown;
  wire sig_fetch_update_empty;
  wire sig_halt_request0;
  wire sig_halt_status;
  wire [0:0]sig_len_fifo_data_out;
  wire sig_len_fifo_full;
  wire sig_mm2s2sgcntl_sts_tvalid;
  wire sig_mm2s_addr_req_posted;
  wire [63:0]sig_mm2s_axis_tdata;
  wire [7:0]sig_mm2s_axis_tkeep;
  wire sig_mm2s_axis_tlast;
  wire sig_mm2s_axis_tvalid;
  wire sig_mm2s_interr;
  wire sig_mm2s_rd_xfer_cmplt;
  wire sig_mm2s_status_reg0;
  wire sig_mm2s_status_reg0_0;
  wire sig_push_len_fifo;
  wire sig_reg2cntlr_sg_mode;
  wire sig_reg2rst_soft_reset;
  wire [31:6]sig_reg2sg_curdesc;
  wire [31:16]sig_reg2sg_dmacr;
  wire sig_reg2sg_irqdelay_wren;
  wire sig_reg2sg_irqthresh_wren;
  wire sig_rst2cntlr_reset;
  wire sig_rst2dm_resetn;
  wire sig_rst2lite_bside_reset;
  wire sig_rst2lite_cside_reset;
  wire sig_rst2reg_reset;
  wire sig_rst2reg_soft_reset_clr;
  wire sig_rst2sg_resetn;
  wire sig_rst2sgcntl_halt;
  wire sig_rst2sgcntlr_reset;
  wire sig_s2mm_addr_req_posted;
  wire sig_s2mm_interr;
  wire sig_s2mm_ld_nxt_len;
  wire [3:0]sig_s2mm_wr_len;
  wire [31:6]sig_sg2reg_ftch_error_addr;
  wire [7:0]sig_sg2reg_irqdelay_status;
  wire [7:0]sig_sg2reg_irqthresh_status;
  wire sig_sg2sgcntlr_ftch_idle;
  wire [127:0]sig_sg2sgcntlr_ftch_tdata_new;
  wire sig_sg2sgcntlr_updt_idle;
  wire [67:64]sig_sgcntl2mm2s_cmd_tdata;
  wire sig_sgcntl2mm2s_halt;
  wire sig_sgcntl2reg_idle_clr;
  wire sig_sgcntl2rst_halt_cmplt;
  wire [31:6]sig_sgcntl2sg_updptr_tdata;
  wire sig_sgcntl2sg_updptr_tvalid;
  wire [30:28]sig_sgcntl2sg_updsts_tdata;
  wire sig_sgcntl2sg_updsts_tvalid;
  wire sig_sgcntlr2reg_new_curdesc_wren;
  wire sig_sgcntlr2sg_desc_flush;
  wire sig_shtdwn_sm_set_cmplt;
  wire sig_sm_set_err;
  wire sig_sm_state0;
  wire sig_sm_state_ns1;
  wire sig_sts_sm_push_updt;
  wire [7:0]sig_uncom_wrcnt;
  wire [7:0]sig_uncom_wrcnt0;
  wire sts_queue_full;

  top_blk_axi_cdma_0_0_axi_cdma_sf \GEN_INCLUDE_SF.I_STORE_FORWARD 
       (.D(p_2_out),
        .DI(I_DATAMOVER_n_63),
        .DIBDI({sig_mm2s_axis_tlast,sig_mm2s_axis_tkeep}),
        .E(I_DATAMOVER_n_33),
        .Q(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_next_last_strb_reg ),
        .S(I_DATAMOVER_n_27),
        .\count_reg[6] (sig_data_fifo_wr_cnt),
        .\gpregsm1.curr_fwft_state_reg[0] (I_DATAMOVER_n_50),
        .hold_ff_q(\I_DATA_FIFO/hold_ff_q ),
        .hold_ff_q_reg(\GEN_INCLUDE_SF.I_STORE_FORWARD_n_66 ),
        .m_axi_aclk(m_axi_aclk),
        .out({\GEN_INCLUDE_SF.I_STORE_FORWARD_n_64 ,\I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/p_0_in }),
        .p_0_out(p_0_out),
        .p_4_out(p_4_out),
        .p_6_out(p_6_out),
        .ram_full_i_reg({I_DATAMOVER_n_52,I_DATAMOVER_n_53}),
        .rst2cntlr_reset(sig_rst2cntlr_reset),
        .sig_data2wsc_last_err_reg(\GEN_INCLUDE_SF.I_STORE_FORWARD_n_74 ),
        .sig_data2wsc_last_err_reg_0(\GEN_INCLUDE_SF.I_STORE_FORWARD_n_75 ),
        .sig_data2wsc_last_err_reg_1(\GEN_INCLUDE_SF.I_STORE_FORWARD_n_76 ),
        .sig_dre_tvalid_i_reg(p_1_in),
        .sig_last_mmap_dbeat_reg_reg(\GEN_INCLUDE_SF.I_STORE_FORWARD_n_73 ),
        .sig_len_fifo_full(sig_len_fifo_full),
        .sig_mm2s_axis_tdata(sig_mm2s_axis_tdata),
        .sig_mm2s_axis_tvalid(sig_mm2s_axis_tvalid),
        .sig_mm2s_rd_xfer_cmplt(sig_mm2s_rd_xfer_cmplt),
        .sig_posted_to_axi_2_reg(sig_mm2s_addr_req_posted),
        .sig_posted_to_axi_2_reg_0(sig_s2mm_addr_req_posted),
        .sig_posted_to_axi_2_reg_1(I_DATAMOVER_n_34),
        .sig_push_len_fifo(sig_push_len_fifo),
        .sig_s2mm_ld_nxt_len(sig_s2mm_ld_nxt_len),
        .\sig_s2mm_wr_len_reg[3] (sig_s2mm_wr_len),
        .sig_s_ready_out_reg(\GEN_INCLUDE_SF.I_STORE_FORWARD_n_78 ),
        .sig_s_ready_out_reg_0(I_DATAMOVER_n_51),
        .sig_uncom_wrcnt(sig_uncom_wrcnt),
        .sig_uncom_wrcnt0(sig_uncom_wrcnt0),
        .\sig_uncom_wrcnt_reg[3]_0 (sig_len_fifo_data_out),
        .tmp_ram_regout_en(\I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_regout_en ));
  top_blk_axi_cdma_0_0_axi_datamover I_DATAMOVER
       (.D(p_2_out),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (I_DATAMOVER_n_50),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 (\GEN_INCLUDE_SF.I_STORE_FORWARD_n_76 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 (\GEN_INCLUDE_SF.I_STORE_FORWARD_n_75 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_2 (\GEN_INCLUDE_SF.I_STORE_FORWARD_n_74 ),
        .DI(I_DATAMOVER_n_63),
        .DIBDI({sig_mm2s_axis_tlast,sig_mm2s_axis_tkeep}),
        .E(I_DATAMOVER_n_33),
        .\FSM_sequential_sig_sm_state_reg[0] (I_DATAMOVER_n_30),
        .\FSM_sequential_sig_sm_state_reg[0]_0 (I_DATAMOVER_n_31),
        .\GEN_MM2S.queue_dout_new_reg[63] ({sig_dm_s2mm_cmd_tdata[63:35],sig_dm_s2mm_cmd_tdata[23]}),
        .Q(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_next_last_strb_reg ),
        .S(I_DATAMOVER_n_27),
        .cdma_tvect_out(cdma_tvect_out[0]),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .dma_interr_reg(I_DATAMOVER_n_64),
        .\dmacr_i_reg[3] ({I_HYBRID_REG_MODULE_n_14,I_HYBRID_REG_MODULE_n_15,I_HYBRID_REG_MODULE_n_16,I_HYBRID_REG_MODULE_n_17,sig_dm_mm2s_cmd_tdata[63:32],sig_dm_s2mm_cmd_tdata[34:32],sig_dm_mm2s_cmd_tdata[23:0]}),
        .\gpregsm1.curr_fwft_state_reg[0] (\I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/p_0_in ),
        .\gpregsm1.user_valid_reg (\GEN_INCLUDE_SF.I_STORE_FORWARD_n_78 ),
        .\gpregsm1.user_valid_reg_0 (\GEN_INCLUDE_SF.I_STORE_FORWARD_n_66 ),
        .hold_ff_q(\I_DATA_FIFO/hold_ff_q ),
        .hold_ff_q_reg(I_DATAMOVER_n_51),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arready(m_axi_arready),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awready(m_axi_awready),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .out(sig_mm2s_addr_req_posted),
        .p_0_out(p_0_out),
        .p_0_out_0(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/p_0_out ),
        .p_0_out_2(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/p_0_out ),
        .p_0_out_3(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/p_0_out ),
        .p_4_out(p_4_out),
        .p_6_out(p_6_out),
        .ram_full_i_reg(sig_data_fifo_wr_cnt),
        .ram_full_i_reg_0(\GEN_INCLUDE_SF.I_STORE_FORWARD_n_73 ),
        .reg_dma_sg_mode(sig_reg2cntlr_sg_mode),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(\m_axi_sg_wstrb[0] ),
        .sig_cntl2s2mm_cmd_tvalid(sig_cntl2s2mm_cmd_tvalid),
        .sig_cntlr2rst_halt_cmplt(sig_cntlr2rst_halt_cmplt),
        .sig_data2all_tlast_error(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_data2all_tlast_error ),
        .sig_dm_mm2s_cmd_tready(sig_dm_mm2s_cmd_tready),
        .sig_dm_mm2s_err(sig_dm_mm2s_err),
        .sig_dm_mm2s_halt_cmplt(sig_dm_mm2s_halt_cmplt),
        .sig_dm_mm2s_sts_tvalid(sig_dm_mm2s_sts_tvalid),
        .sig_dm_s2mm_cmd_tready(sig_dm_s2mm_cmd_tready),
        .sig_dm_s2mm_halt_cmplt(sig_dm_s2mm_halt_cmplt),
        .sig_dm_s2mm_sts_tvalid(sig_dm_s2mm_sts_tvalid),
        .sig_dmhalt_cmplt(sig_dmhalt_cmplt),
        .sig_fetch_update_empty(sig_fetch_update_empty),
        .\sig_ftch_sm_state_reg[1] (I_DATAMOVER_n_39),
        .sig_halt_cmplt_reg(I_DATAMOVER_n_35),
        .sig_halt_request0(sig_halt_request0),
        .sig_halt_request_reg(I_RST_MODULE_n_20),
        .sig_halt_request_reg_0(I_RST_MODULE_n_21),
        .sig_halt_status(sig_halt_status),
        .sig_init_done(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_done_1(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_done_4(\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_done_5(\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_done ),
        .sig_init_done_6(\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_done_7(\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_done ),
        .sig_init_done_8(\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done ),
        .sig_init_done_9(\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_done ),
        .sig_init_done_reg(I_DATAMOVER_n_66),
        .sig_init_done_reg_0(I_DATAMOVER_n_67),
        .sig_init_done_reg_1(I_DATAMOVER_n_68),
        .sig_init_done_reg_2(I_DATAMOVER_n_69),
        .sig_init_done_reg_3(I_DATAMOVER_n_70),
        .sig_init_done_reg_4(I_DATAMOVER_n_71),
        .sig_len_fifo_full(sig_len_fifo_full),
        .sig_mm2s_axis_tdata(sig_mm2s_axis_tdata),
        .sig_mm2s_axis_tvalid(sig_mm2s_axis_tvalid),
        .sig_mm2s_interr(sig_mm2s_interr),
        .sig_mm2s_rd_xfer_cmplt(sig_mm2s_rd_xfer_cmplt),
        .\sig_mm2s_status_reg_reg[6] (sig_dm_mm2s_sts_tdata),
        .sig_pop_regfifo__0(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_pop_regfifo__0 ),
        .sig_pop_regfifo__0_10(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_pop_regfifo__0 ),
        .sig_push_len_fifo(sig_push_len_fifo),
        .sig_rst2all_stop_request(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sig_rst2sgcntl_halt(sig_rst2sgcntl_halt),
        .sig_s2mm_interr(sig_s2mm_interr),
        .sig_s2mm_ld_nxt_len(sig_s2mm_ld_nxt_len),
        .\sig_s2mm_status_reg_reg[6] (sig_dm_s2mm_sts_tdata),
        .\sig_s2mm_wr_len_reg[0] (sig_len_fifo_data_out),
        .sig_s_h_halt_reg(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_s_h_halt_reg ),
        .sig_sgcntl2rst_halt_cmplt(sig_sgcntl2rst_halt_cmplt),
        .sig_sgcntlr2reg_new_curdesc_wren(sig_sgcntlr2reg_new_curdesc_wren),
        .sig_sm_ld_cmd_reg(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ),
        .sig_sm_ld_cmd_reg_0(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ),
        .sig_sm_state_ns1(sig_sm_state_ns1),
        .sig_stream_rst(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst ),
        .\sig_sts_sm_state_reg[0] (I_DATAMOVER_n_28),
        .sig_uncom_wrcnt(sig_uncom_wrcnt),
        .sig_uncom_wrcnt0(sig_uncom_wrcnt0),
        .\sig_uncom_wrcnt_reg[0] (sig_s2mm_addr_req_posted),
        .\sig_uncom_wrcnt_reg[3] (sig_s2mm_wr_len),
        .\sig_uncom_wrcnt_reg[7] (I_DATAMOVER_n_34),
        .\sig_uncom_wrcnt_reg[7]_0 ({I_DATAMOVER_n_52,I_DATAMOVER_n_53}),
        .\sig_uncom_wrcnt_reg[7]_1 (p_1_in));
  top_blk_axi_cdma_0_0_axi_cdma_reg_module I_HYBRID_REG_MODULE
       (.\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] (sig_rst2reg_soft_reset_clr),
        .\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg (I_HYBRID_REG_MODULE_n_10),
        .\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0 (I_HYBRID_REG_MODULE_n_11),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg (sig_rst2reg_reset),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg (sig_rst2sg_resetn),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg (\I_AXI_LITE/rst_rvalid_re ),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg (sig_rst2lite_cside_reset),
        .\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg (I_SG_ENGINE_n_117),
        .\GEN_CH1_UPDATE.ch1_updt_interr_set_reg (I_SG_ENGINE_n_115),
        .\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg (I_SG_ENGINE_n_116),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] (sig_sg2reg_irqdelay_status),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg (I_HYBRID_REG_MODULE_n_124),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 (cdma_tvect_out[11]),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] (sig_sg2reg_irqthresh_status),
        .\GEN_MM2S.queue_dout_new_reg[121] ({sig_sg2sgcntlr_ftch_tdata_new[127:102],sig_sg2sgcntlr_ftch_tdata_new[86:0]}),
        .\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] (sig_reg2sg_curdesc),
        .\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 (ch1_fetch_address_i),
        .\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ({I_HYBRID_REG_MODULE_n_128,I_HYBRID_REG_MODULE_n_129,I_HYBRID_REG_MODULE_n_130,I_HYBRID_REG_MODULE_n_131}),
        .\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ({I_HYBRID_REG_MODULE_n_132,I_HYBRID_REG_MODULE_n_133,I_HYBRID_REG_MODULE_n_134}),
        .\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg (dma_cyclic),
        .Q(sig_sg2reg_ftch_error_addr),
        .S({I_HYBRID_REG_MODULE_n_126,I_HYBRID_REG_MODULE_n_127}),
        .SR(I_RST_MODULE_n_8),
        .SS(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_4_out ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ({sig_dm_s2mm_cmd_tdata[63:35],sig_dm_s2mm_cmd_tdata[23]}),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] ({I_HYBRID_REG_MODULE_n_14,I_HYBRID_REG_MODULE_n_15,I_HYBRID_REG_MODULE_n_16,I_HYBRID_REG_MODULE_n_17,sig_dm_mm2s_cmd_tdata[63:32],sig_dm_s2mm_cmd_tdata[34:32],sig_dm_mm2s_cmd_tdata[23:0]}),
        .cdma_introut(cdma_introut),
        .cdma_tvect_out({cdma_tvect_out[21],cdma_tvect_out[10:9],cdma_tvect_out[3],cdma_tvect_out[1]}),
        .\cdma_tvect_out[0] (cdma_tvect_out[0]),
        .ch1_delay_cnt_en(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en ),
        .ch1_delay_zero__6(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_zero__6 ),
        .\dmacr_i_reg[3] (I_SIMPLE_DMA_CNTLR_n_14),
        .\dmacr_i_reg[3]_0 (I_SIMPLE_DMA_CNTLR_n_15),
        .error_d1_reg(I_HYBRID_REG_MODULE_n_3),
        .error_d1_reg_0(I_HYBRID_REG_MODULE_n_4),
        .error_d1_reg_1(I_HYBRID_REG_MODULE_n_5),
        .error_d1_reg_2(I_HYBRID_REG_MODULE_n_6),
        .error_d1_reg_3(I_HYBRID_REG_MODULE_n_7),
        .error_d1_reg_4(I_HYBRID_REG_MODULE_n_77),
        .m_axi_aclk(m_axi_aclk),
        .out(sig_rst2lite_bside_reset),
        .p_1_out(\I_AXI_LITE/p_1_out ),
        .reg_dma_sg_mode(sig_reg2cntlr_sg_mode),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .sg_ftch_error0(\I_REGISTER_BLOCK/sg_ftch_error0 ),
        .sg_updt_error0(\I_REGISTER_BLOCK/sg_updt_error0 ),
        .sig_calc_error_reg_reg(I_DATAMOVER_n_64),
        .sig_dm_mm2s_sts_tvalid(sig_dm_mm2s_sts_tvalid),
        .sig_dma_go0(\I_REGISTER_BLOCK/sig_dma_go0 ),
        .sig_mm2s2sgcntl_sts_tvalid(sig_mm2s2sgcntl_sts_tvalid),
        .sig_reg2rst_soft_reset(sig_reg2rst_soft_reset),
        .sig_reg2sg_dmacr(sig_reg2sg_dmacr),
        .sig_reg2sg_irqdelay_wren(sig_reg2sg_irqdelay_wren),
        .sig_reg2sg_irqthresh_wren(sig_reg2sg_irqthresh_wren),
        .sig_sg_run_reg(I_HYBRID_REG_MODULE_n_122),
        .sig_sg_run_reg_0(cdma_tvect_out[7]),
        .sig_sgcntl2mm2s_cmd_tdata(sig_sgcntl2mm2s_cmd_tdata),
        .sig_sgcntl2reg_idle_clr(sig_sgcntl2reg_idle_clr),
        .sig_sgcntlr2reg_new_curdesc_wren(sig_sgcntlr2reg_new_curdesc_wren),
        .sig_shtdwn_sm_set_cmplt(sig_shtdwn_sm_set_cmplt),
        .sig_sm_set_err(sig_sm_set_err),
        .sig_to_edge_detect_reg(\I_SOFT_RST_POS_EDGE_DTCT/sig_to_edge_detect_reg ),
        .sig_to_edge_detect_reg_0(\I_GEN_IDLE_CLR/sig_to_edge_detect_reg ),
        .sig_to_edge_detect_reg_reg(I_HYBRID_REG_MODULE_n_12));
  top_blk_axi_cdma_0_0_axi_cdma_reset I_RST_MODULE
       (.\CURRENT_BD_32.current_bd_reg[31] (I_RST_MODULE_n_14),
        .\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg (sig_rst2sgcntlr_reset),
        .\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0] (\I_AXI_LITE/rst_rvalid_re ),
        .\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg (s_axi_lite_rvalid),
        .Q(sig_rst2reg_soft_reset_clr),
        .SR(I_RST_MODULE_n_8),
        .cdma_tvect_out(cdma_tvect_out[2:1]),
        .\counter_reg[1] (\I_SG_FETCH_QUEUE/counter0 ),
        .\dmacr_i_reg[2] (I_HYBRID_REG_MODULE_n_10),
        .\gpregsm1.curr_fwft_state_reg[0] (I_DATAMOVER_n_50),
        .\gpregsm1.curr_fwft_state_reg[1] (\GEN_INCLUDE_SF.I_STORE_FORWARD_n_64 ),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axis_ftch_sts_tready_reg(sig_rst2sg_resetn),
        .out(sig_rst2lite_bside_reset),
        .p_1_out(\I_AXI_LITE/p_1_out ),
        .prmry_in(sig_rst2lite_cside_reset),
        .ptr_queue_full(ptr_queue_full),
        .reg_dma_sg_mode(sig_reg2cntlr_sg_mode),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_aresetn(s_axi_lite_aresetn),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rready(s_axi_lite_rready),
        .sg_ftch_error_reg(sig_rst2reg_reset),
        .\sig_cmd_tag_cntr_reg[3] (I_RST_MODULE_n_7),
        .sig_dma_go0(\I_REGISTER_BLOCK/sig_dma_go0 ),
        .\sig_fetch_update_reg_reg[31] (p_0_in),
        .sig_halt_cmplt_reg_0(I_DATAMOVER_n_35),
        .sig_halt_cmplt_reg_reg(sig_rst2cntlr_reset),
        .sig_halt_request0(sig_halt_request0),
        .sig_mm2s_status_reg0(sig_mm2s_status_reg0),
        .\sig_mm2s_status_reg_reg[6] (sig_mm2s_status_reg0_0),
        .sig_reg2rst_soft_reset(sig_reg2rst_soft_reset),
        .sig_rst2all_stop_request(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sig_rst2dm_resetn(sig_rst2dm_resetn),
        .sig_rst2sgcntl_halt(sig_rst2sgcntl_halt),
        .sig_s_h_halt_reg(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_s_h_halt_reg ),
        .sig_s_h_halt_reg_reg(I_RST_MODULE_n_20),
        .sig_s_h_halt_reg_reg_0(I_RST_MODULE_n_21),
        .sig_sgcntl2mm2s_halt(sig_sgcntl2mm2s_halt),
        .sig_sgcntl2reg_idle_clr(sig_sgcntl2reg_idle_clr),
        .sig_sgcntl2sg_updptr_tvalid(sig_sgcntl2sg_updptr_tvalid),
        .sig_sm_pop_mm2s_sts_reg(sig_sm_state0),
        .sig_sts_sm_push_updt(sig_sts_sm_push_updt),
        .sig_to_edge_detect_reg(\I_SOFT_RST_POS_EDGE_DTCT/sig_to_edge_detect_reg ),
        .tmp_ram_regout_en(\I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_regout_en ));
  top_blk_axi_cdma_0_0_axi_cdma_sg_cntlr I_SG_CNTLR
       (.D(sig_dm_mm2s_sts_tdata),
        .E(I_SG_CNTLR_n_17),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg (sig_rst2sg_resetn),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg (sig_rst2sgcntlr_reset),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_0 (I_RST_MODULE_n_7),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sgcntlr_reset_reg_1 (sig_mm2s_status_reg0_0),
        .\GEN_CH1_UPDATE.ch1_updt_idle_reg (I_SG_ENGINE_n_62),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg (I_SG_CNTLR_n_28),
        .\GEN_MM2S.queue_dout_new_reg[121] (\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden_new ),
        .\GEN_MM2S.queue_dout_new_reg[121]_0 (sig_sg2sgcntlr_ftch_tdata_new[127:102]),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[30] (sig_sgcntl2sg_updsts_tdata),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33] (I_SG_CNTLR_n_16),
        .\GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg (I_HYBRID_REG_MODULE_n_12),
        .Q(sig_sgcntl2sg_updptr_tdata),
        .SR(p_0_in),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] (sig_dm_s2mm_sts_tdata),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (I_DATAMOVER_n_39),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (I_DATAMOVER_n_28),
        .cdma_tvect_out(cdma_tvect_out[9:8]),
        .\cdma_tvect_out[8] (cdma_tvect_out[7]),
        .ch1_delay_cnt_en(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en ),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .currdesc_updated_reg(I_HYBRID_REG_MODULE_n_122),
        .dly_irq_reg(I_HYBRID_REG_MODULE_n_124),
        .m_axi_aclk(m_axi_aclk),
        .p_0_out(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/p_0_out ),
        .p_0_out_1(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/p_0_out ),
        .ptr_queue_full(ptr_queue_full),
        .queue_sinit(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit ),
        .reg_dma_sg_mode(sig_reg2cntlr_sg_mode),
        .sig_cntl2mm2s_sts_tready(sig_cntl2mm2s_sts_tready),
        .sig_cntl2s2mm_sts_tready(sig_cntl2s2mm_sts_tready),
        .sig_dm_mm2s_halt_cmplt(sig_dm_mm2s_halt_cmplt),
        .sig_dm_mm2s_sts_tvalid(sig_dm_mm2s_sts_tvalid),
        .sig_dm_s2mm_halt_cmplt(sig_dm_s2mm_halt_cmplt),
        .sig_dm_s2mm_sts_tvalid(sig_dm_s2mm_sts_tvalid),
        .sig_dmhalt_cmplt(sig_dmhalt_cmplt),
        .sig_do_shutdown(sig_do_shutdown),
        .sig_fetch_update_empty(sig_fetch_update_empty),
        .sig_halt_status(sig_halt_status),
        .sig_init_done(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_done_3(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_mm2s2sgcntl_sts_tvalid(sig_mm2s2sgcntl_sts_tvalid),
        .sig_pop_regfifo__0(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_pop_regfifo__0 ),
        .sig_pop_regfifo__0_2(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_pop_regfifo__0 ),
        .sig_sg2sgcntlr_ftch_idle(sig_sg2sgcntlr_ftch_idle),
        .sig_sg2sgcntlr_updt_idle(sig_sg2sgcntlr_updt_idle),
        .sig_sgcntl2mm2s_cmd_tdata(sig_sgcntl2mm2s_cmd_tdata),
        .sig_sgcntl2mm2s_halt(sig_sgcntl2mm2s_halt),
        .sig_sgcntl2reg_idle_clr(sig_sgcntl2reg_idle_clr),
        .sig_sgcntl2rst_halt_cmplt(sig_sgcntl2rst_halt_cmplt),
        .sig_sgcntl2sg_updptr_tvalid(sig_sgcntl2sg_updptr_tvalid),
        .sig_sgcntl2sg_updsts_tvalid(sig_sgcntl2sg_updsts_tvalid),
        .sig_sgcntlr2reg_new_curdesc_wren(sig_sgcntlr2reg_new_curdesc_wren),
        .sig_sgcntlr2sg_desc_flush(sig_sgcntlr2sg_desc_flush),
        .sig_shtdwn_sm_set_cmplt(sig_shtdwn_sm_set_cmplt),
        .sig_sts_sm_push_updt(sig_sts_sm_push_updt),
        .sig_to_edge_detect_reg(\I_GEN_SG_IDLE_RISE/sig_to_edge_detect_reg ),
        .sig_to_edge_detect_reg_0(\I_GEN_IDLE_CLR/sig_to_edge_detect_reg ),
        .sts_queue_full(sts_queue_full),
        .tailpntr_updated_d2_reg(I_HYBRID_REG_MODULE_n_11));
  top_blk_axi_cdma_0_0_axi_sg I_SG_ENGINE
       (.D({sig_sgcntl2sg_updsts_tvalid,sig_sgcntl2sg_updsts_tdata}),
        .\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg (I_SG_ENGINE_n_62),
        .E(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden_new ),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg (sig_rst2sg_resetn),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg_0 (\I_SG_FETCH_QUEUE/counter0 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg (I_SG_CNTLR_n_28),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] (sig_sg2reg_irqthresh_status),
        .\GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg (I_HYBRID_REG_MODULE_n_12),
        .Q(sig_sg2reg_irqdelay_status),
        .S({I_HYBRID_REG_MODULE_n_126,I_HYBRID_REG_MODULE_n_127}),
        .SR(I_RST_MODULE_n_14),
        .SS(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_4_out ),
        .cdma_tvect_out({cdma_tvect_out[23:12],cdma_tvect_out[10]}),
        .\cdma_tvect_out_12__s_port_] (cdma_tvect_out[11]),
        .ch1_delay_cnt_en(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en ),
        .ch1_delay_zero__6(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_zero__6 ),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .\curdesc_lsb_i_reg[31] (sig_sg2reg_ftch_error_addr),
        .\curdesc_lsb_i_reg[31]_0 (sig_reg2sg_curdesc),
        .dly_irq_reg(I_HYBRID_REG_MODULE_n_124),
        .dma_decerr_reg(I_HYBRID_REG_MODULE_n_4),
        .dma_interr_reg(I_HYBRID_REG_MODULE_n_77),
        .dma_slverr_reg(I_HYBRID_REG_MODULE_n_3),
        .\dmacr_i_reg[6] (dma_cyclic),
        .\ftch_error_addr_reg[31]_0 (ch1_fetch_address_i),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_wdata(m_axi_sg_wdata),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .\m_axi_sg_wstrb[0] (\m_axi_sg_wstrb[0] ),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .ptr_queue_full(ptr_queue_full),
        .queue_sinit(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit ),
        .sg_decerr_reg(I_SG_ENGINE_n_117),
        .sg_decerr_reg_0(I_HYBRID_REG_MODULE_n_7),
        .sg_ftch_error0(\I_REGISTER_BLOCK/sg_ftch_error0 ),
        .sg_interr_reg(I_SG_ENGINE_n_115),
        .sg_interr_reg_0(I_HYBRID_REG_MODULE_n_5),
        .sg_slverr_reg(I_SG_ENGINE_n_116),
        .sg_slverr_reg_0(I_HYBRID_REG_MODULE_n_6),
        .sg_updt_error0(\I_REGISTER_BLOCK/sg_updt_error0 ),
        .sig_dm_status_full_reg(I_SG_CNTLR_n_16),
        .sig_do_shutdown(sig_do_shutdown),
        .sig_fetch_update_full_reg(I_SG_CNTLR_n_17),
        .\sig_fetch_update_reg_reg[31] ({sig_sg2sgcntlr_ftch_tdata_new[127:102],sig_sg2sgcntlr_ftch_tdata_new[86:0]}),
        .\sig_fetch_update_reg_reg[31]_0 (sig_sgcntl2sg_updptr_tdata),
        .sig_init_done(\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_done ),
        .sig_init_done_0(\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_done_1(\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_done ),
        .sig_init_done_2(\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_done_3(\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_done ),
        .sig_init_done_4(\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done ),
        .sig_mmap_reset_reg_reg(I_DATAMOVER_n_67),
        .sig_mmap_reset_reg_reg_0(I_DATAMOVER_n_66),
        .sig_mmap_reset_reg_reg_1(I_DATAMOVER_n_69),
        .sig_mmap_reset_reg_reg_2(I_DATAMOVER_n_68),
        .sig_mmap_reset_reg_reg_3(I_DATAMOVER_n_71),
        .sig_mmap_reset_reg_reg_4(I_DATAMOVER_n_70),
        .sig_reg2sg_dmacr(sig_reg2sg_dmacr),
        .sig_reg2sg_irqdelay_wren(sig_reg2sg_irqdelay_wren),
        .sig_reg2sg_irqthresh_wren(sig_reg2sg_irqthresh_wren),
        .sig_rst2dm_resetn(sig_rst2dm_resetn),
        .sig_rst2sgcntl_halt(sig_rst2sgcntl_halt),
        .sig_sg2sgcntlr_ftch_idle(sig_sg2sgcntlr_ftch_idle),
        .sig_sg2sgcntlr_updt_idle(sig_sg2sgcntlr_updt_idle),
        .sig_sg_run_reg(cdma_tvect_out[7]),
        .sig_sgcntl2reg_idle_clr(sig_sgcntl2reg_idle_clr),
        .sig_sgcntl2sg_updptr_tvalid(sig_sgcntl2sg_updptr_tvalid),
        .sig_sgcntlr2sg_desc_flush(sig_sgcntlr2sg_desc_flush),
        .sig_shtdwn_sm_set_cmplt(sig_shtdwn_sm_set_cmplt),
        .sig_stream_rst(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst ),
        .sig_to_edge_detect_reg(\I_GEN_SG_IDLE_RISE/sig_to_edge_detect_reg ),
        .sts_queue_full(sts_queue_full),
        .\taildesc_lsb_i_reg[21] ({I_HYBRID_REG_MODULE_n_128,I_HYBRID_REG_MODULE_n_129,I_HYBRID_REG_MODULE_n_130,I_HYBRID_REG_MODULE_n_131}),
        .\taildesc_lsb_i_reg[30] ({I_HYBRID_REG_MODULE_n_132,I_HYBRID_REG_MODULE_n_133,I_HYBRID_REG_MODULE_n_134}));
  top_blk_axi_cdma_0_0_axi_cdma_simple_cntlr I_SIMPLE_DMA_CNTLR
       (.\GEN_AXI_LITE_ASYNC2AXI.sig_composite_cntlr_reset_reg (sig_rst2cntlr_reset),
        .\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg (cdma_tvect_out[23:22]),
        .SR(sig_sm_state0),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] (\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 (\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] (sig_dm_mm2s_sts_tdata[6:4]),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 (sig_dm_s2mm_sts_tdata[6:4]),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (I_DATAMOVER_n_30),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (I_DATAMOVER_n_31),
        .cdma_tvect_out(cdma_tvect_out[2:1]),
        .\cdma_tvect_out[6] (cdma_tvect_out[6:3]),
        .dma_decerr_reg(I_SIMPLE_DMA_CNTLR_n_15),
        .dma_decerr_reg_0(I_HYBRID_REG_MODULE_n_4),
        .dma_slverr_reg(I_SIMPLE_DMA_CNTLR_n_14),
        .dma_slverr_reg_0(I_HYBRID_REG_MODULE_n_3),
        .m_axi_aclk(m_axi_aclk),
        .p_0_out(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/p_0_out ),
        .reg_dma_sg_mode(sig_reg2cntlr_sg_mode),
        .sig_calc_error_reg_reg(I_DATAMOVER_n_64),
        .sig_cntl2mm2s_sts_tready(sig_cntl2mm2s_sts_tready),
        .sig_cntl2s2mm_cmd_tvalid(sig_cntl2s2mm_cmd_tvalid),
        .sig_cntl2s2mm_sts_tready(sig_cntl2s2mm_sts_tready),
        .sig_cntlr2rst_halt_cmplt(sig_cntlr2rst_halt_cmplt),
        .sig_data2all_tlast_error(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_data2all_tlast_error ),
        .sig_dm_mm2s_cmd_tready(sig_dm_mm2s_cmd_tready),
        .sig_dm_mm2s_err(sig_dm_mm2s_err),
        .sig_dm_mm2s_sts_tvalid(sig_dm_mm2s_sts_tvalid),
        .sig_dm_s2mm_cmd_tready(sig_dm_s2mm_cmd_tready),
        .sig_dm_s2mm_sts_tvalid(sig_dm_s2mm_sts_tvalid),
        .sig_mm2s_interr(sig_mm2s_interr),
        .sig_mm2s_status_reg0(sig_mm2s_status_reg0),
        .sig_rst2sgcntl_halt(sig_rst2sgcntl_halt),
        .sig_s2mm_interr(sig_s2mm_interr),
        .sig_sgcntlr2reg_new_curdesc_wren(sig_sgcntlr2reg_new_curdesc_wren),
        .sig_sm_set_err(sig_sm_set_err),
        .sig_sm_state_ns1(sig_sm_state_ns1));
endmodule

module top_blk_axi_cdma_0_0_axi_cdma_simple_cntlr
   (sig_cntl2mm2s_sts_tready,
    sig_cntl2s2mm_sts_tready,
    cdma_tvect_out,
    \cdma_tvect_out[6] ,
    sig_sm_set_err,
    sig_cntl2s2mm_cmd_tvalid,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ,
    sig_s2mm_interr,
    sig_mm2s_interr,
    dma_slverr_reg,
    dma_decerr_reg,
    sig_cntlr2rst_halt_cmplt,
    SR,
    m_axi_aclk,
    reg_dma_sg_mode,
    sig_sgcntlr2reg_new_curdesc_wren,
    sig_dm_mm2s_cmd_tready,
    sig_dm_s2mm_cmd_tready,
    sig_calc_error_reg_reg,
    sig_data2all_tlast_error,
    p_0_out,
    sig_dm_mm2s_err,
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ,
    sig_mm2s_status_reg0,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ,
    sig_rst2sgcntl_halt,
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_cntlr_reset_reg ,
    sig_dm_s2mm_sts_tvalid,
    sig_dm_mm2s_sts_tvalid,
    sig_sm_state_ns1,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 );
  output sig_cntl2mm2s_sts_tready;
  output sig_cntl2s2mm_sts_tready;
  output [1:0]cdma_tvect_out;
  output [3:0]\cdma_tvect_out[6] ;
  output sig_sm_set_err;
  output sig_cntl2s2mm_cmd_tvalid;
  output [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ;
  output [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ;
  output sig_s2mm_interr;
  output sig_mm2s_interr;
  output dma_slverr_reg;
  output dma_decerr_reg;
  output sig_cntlr2rst_halt_cmplt;
  input [0:0]SR;
  input m_axi_aclk;
  input reg_dma_sg_mode;
  input sig_sgcntlr2reg_new_curdesc_wren;
  input sig_dm_mm2s_cmd_tready;
  input sig_dm_s2mm_cmd_tready;
  input sig_calc_error_reg_reg;
  input sig_data2all_tlast_error;
  input p_0_out;
  input sig_dm_mm2s_err;
  input [1:0]\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ;
  input dma_slverr_reg_0;
  input dma_decerr_reg_0;
  input [2:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  input sig_mm2s_status_reg0;
  input [2:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ;
  input sig_rst2sgcntl_halt;
  input \GEN_AXI_LITE_ASYNC2AXI.sig_composite_cntlr_reset_reg ;
  input sig_dm_s2mm_sts_tvalid;
  input sig_dm_mm2s_sts_tvalid;
  input sig_sm_state_ns1;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;

  wire \FSM_sequential_sig_sm_state[0]_i_1_n_0 ;
  wire \FSM_sequential_sig_sm_state[1]_i_1_n_0 ;
  wire \FSM_sequential_sig_sm_state[2]_i_1_n_0 ;
  wire \GEN_AXI_LITE_ASYNC2AXI.sig_composite_cntlr_reset_reg ;
  wire [1:0]\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ;
  wire [0:0]SR;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ;
  wire [2:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  wire [2:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire [1:0]cdma_tvect_out;
  wire [3:0]\cdma_tvect_out[6] ;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire m_axi_aclk;
  wire p_0_out;
  wire reg_dma_sg_mode;
  wire sig_calc_error_reg_reg;
  wire sig_cntl2mm2s_sts_tready;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_cntl2s2mm_sts_tready;
  wire sig_cntlr2rst_halt_cmplt;
  wire sig_composite_error;
  wire sig_data2all_tlast_error;
  wire sig_dm_mm2s_cmd_tready;
  wire sig_dm_mm2s_err;
  wire sig_dm_mm2s_sts_tvalid;
  wire sig_dm_s2mm_cmd_tready;
  wire sig_dm_s2mm_sts_tvalid;
  wire sig_halt_cmplt_reg_i_1_n_0;
  wire sig_mm2s_decerr;
  wire sig_mm2s_interr;
  wire sig_mm2s_slverr;
  wire sig_mm2s_status_reg0;
  wire \sig_mm2s_status_reg[4]_i_1_n_0 ;
  wire \sig_mm2s_status_reg[5]_i_1_n_0 ;
  wire \sig_mm2s_status_reg[6]_i_2_n_0 ;
  wire sig_rst2sgcntl_halt;
  wire sig_s2mm_decerr;
  wire sig_s2mm_interr;
  wire sig_s2mm_slverr;
  wire \sig_s2mm_status_reg[4]_i_1_n_0 ;
  wire \sig_s2mm_status_reg[5]_i_1_n_0 ;
  wire \sig_s2mm_status_reg[6]_i_1_n_0 ;
  wire sig_sgcntlr2reg_new_curdesc_wren;
  wire sig_sm_clr_idle_ns__0;
  wire sig_sm_ld_cmd_ns__0;
  wire sig_sm_pop_mm2s_sts_ns__0;
  wire sig_sm_pop_s2mm_sts_ns__0;
  wire sig_sm_set_err;
  wire sig_sm_set_err_ns__0;
  wire sig_sm_set_idle_ns__0;
  wire sig_sm_set_ioc_ns__0;
  (* RTL_KEEP = "yes" *) wire [2:0]sig_sm_state;
  wire sig_sm_state_ns1;

  LUT6 #(
    .INIT(64'hF3F3232FFFFF232F)) 
    \FSM_sequential_sig_sm_state[0]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .I1(sig_sm_state[0]),
        .I2(sig_sm_state[2]),
        .I3(sig_sm_state_ns1),
        .I4(sig_sm_state[1]),
        .I5(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .O(\FSM_sequential_sig_sm_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF03FA0F0F03FA0)) 
    \FSM_sequential_sig_sm_state[1]_i_1 
       (.I0(sig_sm_state_ns1),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(sig_sm_state[0]),
        .I3(sig_sm_state[1]),
        .I4(sig_sm_state[2]),
        .I5(sig_composite_error),
        .O(\FSM_sequential_sig_sm_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEFFFF00C00000)) 
    \FSM_sequential_sig_sm_state[2]_i_1 
       (.I0(sig_composite_error),
        .I1(sig_sm_state[0]),
        .I2(sig_dm_mm2s_sts_tvalid),
        .I3(reg_dma_sg_mode),
        .I4(sig_sm_state[1]),
        .I5(sig_sm_state[2]),
        .O(\FSM_sequential_sig_sm_state[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_sequential_sig_sm_state[2]_i_2 
       (.I0(sig_s2mm_slverr),
        .I1(sig_mm2s_slverr),
        .I2(sig_s2mm_decerr),
        .I3(sig_mm2s_decerr),
        .I4(sig_calc_error_reg_reg),
        .O(sig_composite_error));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_sm_state_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_sm_state[0]_i_1_n_0 ),
        .Q(sig_sm_state[0]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_sm_state_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_sm_state[1]_i_1_n_0 ),
        .Q(sig_sm_state[1]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_sm_state_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_sm_state[2]_i_1_n_0 ),
        .Q(sig_sm_state[2]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDD88888)) 
    \I_REGISTER_BLOCK/dma_decerr_i_1 
       (.I0(reg_dma_sg_mode),
        .I1(\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg [1]),
        .I2(sig_mm2s_decerr),
        .I3(sig_s2mm_decerr),
        .I4(sig_sm_set_err),
        .I5(dma_decerr_reg_0),
        .O(dma_decerr_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDD88888)) 
    \I_REGISTER_BLOCK/dma_slverr_i_1 
       (.I0(reg_dma_sg_mode),
        .I1(\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg [0]),
        .I2(sig_mm2s_slverr),
        .I3(sig_s2mm_slverr),
        .I4(sig_sm_set_err),
        .I5(dma_slverr_reg_0),
        .O(dma_slverr_reg));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[67]_i_1 
       (.I0(sig_cntl2s2mm_cmd_tvalid),
        .I1(reg_dma_sg_mode),
        .I2(sig_sgcntlr2reg_new_curdesc_wren),
        .I3(sig_dm_mm2s_cmd_tready),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[67]_i_1__0 
       (.I0(sig_cntl2s2mm_cmd_tvalid),
        .I1(reg_dma_sg_mode),
        .I2(sig_sgcntlr2reg_new_curdesc_wren),
        .I3(sig_dm_s2mm_cmd_tready),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \cdma_tvect_out[4]_INST_0 
       (.I0(sig_mm2s_decerr),
        .I1(sig_s2mm_decerr),
        .I2(sig_sm_set_err),
        .O(\cdma_tvect_out[6] [1]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \cdma_tvect_out[5]_INST_0 
       (.I0(sig_mm2s_slverr),
        .I1(sig_s2mm_slverr),
        .I2(sig_sm_set_err),
        .O(\cdma_tvect_out[6] [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \cdma_tvect_out[6]_INST_0 
       (.I0(sig_s2mm_interr),
        .I1(sig_mm2s_interr),
        .I2(sig_data2all_tlast_error),
        .I3(p_0_out),
        .I4(sig_dm_mm2s_err),
        .I5(sig_sm_set_err),
        .O(\cdma_tvect_out[6] [3]));
  LUT3 #(
    .INIT(8'hF8)) 
    sig_halt_cmplt_reg_i_1
       (.I0(sig_rst2sgcntl_halt),
        .I1(cdma_tvect_out[0]),
        .I2(sig_cntlr2rst_halt_cmplt),
        .O(sig_halt_cmplt_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_reg_i_1_n_0),
        .Q(sig_cntlr2rst_halt_cmplt),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_cntlr_reset_reg ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_mm2s_status_reg[4]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] [0]),
        .I1(sig_cntl2mm2s_sts_tready),
        .I2(sig_mm2s_interr),
        .O(\sig_mm2s_status_reg[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_mm2s_status_reg[5]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] [1]),
        .I1(sig_cntl2mm2s_sts_tready),
        .I2(sig_mm2s_decerr),
        .O(\sig_mm2s_status_reg[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_mm2s_status_reg[6]_i_2 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] [2]),
        .I1(sig_cntl2mm2s_sts_tready),
        .I2(sig_mm2s_slverr),
        .O(\sig_mm2s_status_reg[6]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mm2s_status_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_mm2s_status_reg[4]_i_1_n_0 ),
        .Q(sig_mm2s_interr),
        .R(sig_mm2s_status_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mm2s_status_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_mm2s_status_reg[5]_i_1_n_0 ),
        .Q(sig_mm2s_decerr),
        .R(sig_mm2s_status_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mm2s_status_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_mm2s_status_reg[6]_i_2_n_0 ),
        .Q(sig_mm2s_slverr),
        .R(sig_mm2s_status_reg0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_s2mm_status_reg[4]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 [0]),
        .I1(sig_cntl2s2mm_sts_tready),
        .I2(sig_s2mm_interr),
        .O(\sig_s2mm_status_reg[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_s2mm_status_reg[5]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 [1]),
        .I1(sig_cntl2s2mm_sts_tready),
        .I2(sig_s2mm_decerr),
        .O(\sig_s2mm_status_reg[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_s2mm_status_reg[6]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 [2]),
        .I1(sig_cntl2s2mm_sts_tready),
        .I2(sig_s2mm_slverr),
        .O(\sig_s2mm_status_reg[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_status_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_s2mm_status_reg[4]_i_1_n_0 ),
        .Q(sig_s2mm_interr),
        .R(sig_mm2s_status_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_status_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_s2mm_status_reg[5]_i_1_n_0 ),
        .Q(sig_s2mm_decerr),
        .R(sig_mm2s_status_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_status_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_s2mm_status_reg[6]_i_1_n_0 ),
        .Q(sig_s2mm_slverr),
        .R(sig_mm2s_status_reg0));
  LUT4 #(
    .INIT(16'h1000)) 
    sig_sm_clr_idle_ns
       (.I0(sig_sm_state[1]),
        .I1(sig_sm_state[2]),
        .I2(sig_sm_state[0]),
        .I3(sig_sm_state_ns1),
        .O(sig_sm_clr_idle_ns__0));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_clr_idle_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_clr_idle_ns__0),
        .Q(cdma_tvect_out[1]),
        .R(SR));
  LUT3 #(
    .INIT(8'h02)) 
    sig_sm_ld_cmd_ns
       (.I0(sig_sm_state[1]),
        .I1(sig_sm_state[2]),
        .I2(sig_sm_state[0]),
        .O(sig_sm_ld_cmd_ns__0));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_cmd_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_cmd_ns__0),
        .Q(sig_cntl2s2mm_cmd_tvalid),
        .R(SR));
  LUT5 #(
    .INIT(32'h02000000)) 
    sig_sm_pop_mm2s_sts_ns
       (.I0(sig_dm_mm2s_sts_tvalid),
        .I1(reg_dma_sg_mode),
        .I2(sig_sm_state[2]),
        .I3(sig_sm_state[0]),
        .I4(sig_sm_state[1]),
        .O(sig_sm_pop_mm2s_sts_ns__0));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_mm2s_sts_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_mm2s_sts_ns__0),
        .Q(sig_cntl2mm2s_sts_tready),
        .R(SR));
  LUT5 #(
    .INIT(32'h00100000)) 
    sig_sm_pop_s2mm_sts_ns
       (.I0(sig_sm_state[0]),
        .I1(sig_sm_state[1]),
        .I2(sig_dm_s2mm_sts_tvalid),
        .I3(reg_dma_sg_mode),
        .I4(sig_sm_state[2]),
        .O(sig_sm_pop_s2mm_sts_ns__0));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_s2mm_sts_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_s2mm_sts_ns__0),
        .Q(sig_cntl2s2mm_sts_tready),
        .R(SR));
  LUT3 #(
    .INIT(8'h40)) 
    sig_sm_set_err_ns
       (.I0(sig_sm_state[1]),
        .I1(sig_sm_state[0]),
        .I2(sig_sm_state[2]),
        .O(sig_sm_set_err_ns__0));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_set_err_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_set_err_ns__0),
        .Q(sig_sm_set_err),
        .R(SR));
  LUT3 #(
    .INIT(8'h41)) 
    sig_sm_set_idle_ns
       (.I0(sig_sm_state[0]),
        .I1(sig_sm_state[2]),
        .I2(sig_sm_state[1]),
        .O(sig_sm_set_idle_ns__0));
  FDSE #(
    .INIT(1'b0)) 
    sig_sm_set_idle_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_set_idle_ns__0),
        .Q(cdma_tvect_out[0]),
        .S(SR));
  LUT3 #(
    .INIT(8'h40)) 
    sig_sm_set_ioc_ns
       (.I0(sig_sm_state[0]),
        .I1(sig_sm_state[2]),
        .I2(sig_sm_state[1]),
        .O(sig_sm_set_ioc_ns__0));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_set_ioc_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_set_ioc_ns__0),
        .Q(\cdma_tvect_out[6] [0]),
        .R(SR));
endmodule

module top_blk_axi_cdma_0_0_axi_datamover
   (out,
    sig_rst2all_stop_request,
    m_axi_arburst,
    m_axi_arvalid,
    sig_mm2s_rd_xfer_cmplt,
    \sig_uncom_wrcnt_reg[0] ,
    m_axi_wvalid,
    sig_s_h_halt_reg,
    m_axi_awburst,
    m_axi_awvalid,
    sig_s2mm_ld_nxt_len,
    m_axi_wlast,
    sig_dm_mm2s_cmd_tready,
    sig_dm_mm2s_err,
    sig_mm2s_axis_tvalid,
    DIBDI,
    sig_dm_s2mm_cmd_tready,
    p_0_out_0,
    sig_data2all_tlast_error,
    S,
    \sig_sts_sm_state_reg[0] ,
    sig_dm_s2mm_sts_tvalid,
    \FSM_sequential_sig_sm_state_reg[0] ,
    \FSM_sequential_sig_sm_state_reg[0]_0 ,
    sig_dm_mm2s_sts_tvalid,
    E,
    \sig_uncom_wrcnt_reg[7] ,
    sig_halt_cmplt_reg,
    sig_dm_s2mm_halt_cmplt,
    sig_dm_mm2s_halt_cmplt,
    sig_dmhalt_cmplt,
    \sig_ftch_sm_state_reg[1] ,
    m_axi_rready,
    m_axi_bready,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    hold_ff_q_reg,
    \sig_uncom_wrcnt_reg[7]_0 ,
    sig_push_len_fifo,
    \sig_uncom_wrcnt_reg[7]_1 ,
    DI,
    dma_interr_reg,
    sig_sm_state_ns1,
    sig_init_done_reg,
    sig_init_done_reg_0,
    sig_init_done_reg_1,
    sig_init_done_reg_2,
    sig_init_done_reg_3,
    sig_init_done_reg_4,
    sig_init_done,
    \sig_mm2s_status_reg_reg[6] ,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    sig_mm2s_axis_tdata,
    sig_init_done_1,
    \sig_s2mm_status_reg_reg[6] ,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    \sig_uncom_wrcnt_reg[3] ,
    m_axi_wdata,
    m_axi_wstrb,
    sig_stream_rst,
    sig_halt_request_reg,
    m_axi_aclk,
    sig_halt_request_reg_0,
    m_axi_rlast,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_4_out,
    ram_full_i_reg,
    p_6_out,
    m_axi_arready,
    m_axi_awready,
    \sig_s2mm_wr_len_reg[0] ,
    reg_dma_sg_mode,
    sig_halt_status,
    m_axi_wready,
    sig_cntlr2rst_halt_cmplt,
    sig_sgcntl2rst_halt_cmplt,
    sig_rst2sgcntl_halt,
    sig_halt_request0,
    ch1_ftch_queue_empty,
    sig_fetch_update_empty,
    m_axi_rvalid,
    m_axi_rresp,
    ram_full_i_reg_0,
    m_axi_bvalid,
    p_0_out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_2 ,
    \gpregsm1.user_valid_reg ,
    \gpregsm1.user_valid_reg_0 ,
    hold_ff_q,
    D,
    p_0_out_2,
    p_0_out_3,
    sig_sgcntlr2reg_new_curdesc_wren,
    sig_cntl2s2mm_cmd_tvalid,
    \gpregsm1.curr_fwft_state_reg[0] ,
    sig_len_fifo_full,
    sig_uncom_wrcnt,
    sig_uncom_wrcnt0,
    sig_mm2s_interr,
    sig_s2mm_interr,
    cdma_tvect_out,
    sig_init_done_4,
    sig_init_done_5,
    sig_init_done_6,
    sig_init_done_7,
    sig_init_done_8,
    sig_init_done_9,
    sig_sm_ld_cmd_reg,
    sig_pop_regfifo__0,
    \dmacr_i_reg[3] ,
    m_axi_rdata,
    m_axi_bresp,
    sig_sm_ld_cmd_reg_0,
    sig_pop_regfifo__0_10,
    \GEN_MM2S.queue_dout_new_reg[63] );
  output out;
  output sig_rst2all_stop_request;
  output [0:0]m_axi_arburst;
  output m_axi_arvalid;
  output sig_mm2s_rd_xfer_cmplt;
  output \sig_uncom_wrcnt_reg[0] ;
  output m_axi_wvalid;
  output sig_s_h_halt_reg;
  output [0:0]m_axi_awburst;
  output m_axi_awvalid;
  output sig_s2mm_ld_nxt_len;
  output m_axi_wlast;
  output sig_dm_mm2s_cmd_tready;
  output sig_dm_mm2s_err;
  output sig_mm2s_axis_tvalid;
  output [8:0]DIBDI;
  output sig_dm_s2mm_cmd_tready;
  output p_0_out_0;
  output sig_data2all_tlast_error;
  output [0:0]S;
  output \sig_sts_sm_state_reg[0] ;
  output sig_dm_s2mm_sts_tvalid;
  output \FSM_sequential_sig_sm_state_reg[0] ;
  output \FSM_sequential_sig_sm_state_reg[0]_0 ;
  output sig_dm_mm2s_sts_tvalid;
  output [0:0]E;
  output \sig_uncom_wrcnt_reg[7] ;
  output sig_halt_cmplt_reg;
  output sig_dm_s2mm_halt_cmplt;
  output sig_dm_mm2s_halt_cmplt;
  output sig_dmhalt_cmplt;
  output \sig_ftch_sm_state_reg[1] ;
  output m_axi_rready;
  output m_axi_bready;
  output [7:0]Q;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output hold_ff_q_reg;
  output [1:0]\sig_uncom_wrcnt_reg[7]_0 ;
  output sig_push_len_fifo;
  output [7:0]\sig_uncom_wrcnt_reg[7]_1 ;
  output [0:0]DI;
  output dma_interr_reg;
  output sig_sm_state_ns1;
  output sig_init_done_reg;
  output sig_init_done_reg_0;
  output sig_init_done_reg_1;
  output sig_init_done_reg_2;
  output sig_init_done_reg_3;
  output sig_init_done_reg_4;
  output sig_init_done;
  output [6:0]\sig_mm2s_status_reg_reg[6] ;
  output [31:0]m_axi_araddr;
  output [3:0]m_axi_arlen;
  output [1:0]m_axi_arsize;
  output [63:0]sig_mm2s_axis_tdata;
  output sig_init_done_1;
  output [6:0]\sig_s2mm_status_reg_reg[6] ;
  output [31:0]m_axi_awaddr;
  output [3:0]m_axi_awlen;
  output [1:0]m_axi_awsize;
  output [3:0]\sig_uncom_wrcnt_reg[3] ;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  input sig_stream_rst;
  input sig_halt_request_reg;
  input m_axi_aclk;
  input sig_halt_request_reg_0;
  input m_axi_rlast;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_4_out;
  input ram_full_i_reg;
  input p_6_out;
  input m_axi_arready;
  input m_axi_awready;
  input [0:0]\sig_s2mm_wr_len_reg[0] ;
  input reg_dma_sg_mode;
  input sig_halt_status;
  input m_axi_wready;
  input sig_cntlr2rst_halt_cmplt;
  input sig_sgcntl2rst_halt_cmplt;
  input sig_rst2sgcntl_halt;
  input sig_halt_request0;
  input ch1_ftch_queue_empty;
  input sig_fetch_update_empty;
  input m_axi_rvalid;
  input [1:0]m_axi_rresp;
  input ram_full_i_reg_0;
  input m_axi_bvalid;
  input p_0_out;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_2 ;
  input \gpregsm1.user_valid_reg ;
  input \gpregsm1.user_valid_reg_0 ;
  input hold_ff_q;
  input [63:0]D;
  input p_0_out_2;
  input p_0_out_3;
  input sig_sgcntlr2reg_new_curdesc_wren;
  input sig_cntl2s2mm_cmd_tvalid;
  input [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  input sig_len_fifo_full;
  input [7:0]sig_uncom_wrcnt;
  input [7:0]sig_uncom_wrcnt0;
  input sig_mm2s_interr;
  input sig_s2mm_interr;
  input [0:0]cdma_tvect_out;
  input sig_init_done_4;
  input sig_init_done_5;
  input sig_init_done_6;
  input sig_init_done_7;
  input sig_init_done_8;
  input sig_init_done_9;
  input [0:0]sig_sm_ld_cmd_reg;
  input sig_pop_regfifo__0;
  input [62:0]\dmacr_i_reg[3] ;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_bresp;
  input [0:0]sig_sm_ld_cmd_reg_0;
  input sig_pop_regfifo__0_10;
  input [29:0]\GEN_MM2S.queue_dout_new_reg[63] ;

  wire [63:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_2 ;
  wire [0:0]DI;
  wire [8:0]DIBDI;
  wire [0:0]E;
  wire \FSM_sequential_sig_sm_state_reg[0] ;
  wire \FSM_sequential_sig_sm_state_reg[0]_0 ;
  wire [29:0]\GEN_MM2S.queue_dout_new_reg[63] ;
  wire \I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg ;
  wire \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]cdma_tvect_out;
  wire ch1_ftch_queue_empty;
  wire dma_interr_reg;
  wire [62:0]\dmacr_i_reg[3] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  wire \gpregsm1.user_valid_reg ;
  wire \gpregsm1.user_valid_reg_0 ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire m_axi_aclk;
  wire [31:0]m_axi_araddr;
  wire [0:0]m_axi_arburst;
  wire [3:0]m_axi_arlen;
  wire m_axi_arready;
  wire [1:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [0:0]m_axi_awburst;
  wire [3:0]m_axi_awlen;
  wire m_axi_awready;
  wire [1:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [63:0]m_axi_rdata;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [63:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [7:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire out;
  wire p_0_out;
  wire p_0_out_0;
  wire p_0_out_2;
  wire p_0_out_3;
  wire p_4_out;
  wire p_6_out;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire reg_dma_sg_mode;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_cntlr2rst_halt_cmplt;
  wire sig_data2all_tlast_error;
  wire sig_dm_mm2s_cmd_tready;
  wire sig_dm_mm2s_err;
  wire sig_dm_mm2s_halt_cmplt;
  wire sig_dm_mm2s_sts_tvalid;
  wire sig_dm_s2mm_cmd_tready;
  wire sig_dm_s2mm_halt_cmplt;
  wire sig_dm_s2mm_sts_tvalid;
  wire sig_dmhalt_cmplt;
  wire sig_fetch_update_empty;
  wire \sig_ftch_sm_state_reg[1] ;
  wire sig_halt_cmplt_reg;
  wire sig_halt_request0;
  wire sig_halt_request_reg;
  wire sig_halt_request_reg_0;
  wire sig_halt_status;
  wire sig_init_done;
  wire sig_init_done_1;
  wire sig_init_done_4;
  wire sig_init_done_5;
  wire sig_init_done_6;
  wire sig_init_done_7;
  wire sig_init_done_8;
  wire sig_init_done_9;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_init_done_reg_1;
  wire sig_init_done_reg_2;
  wire sig_init_done_reg_3;
  wire sig_init_done_reg_4;
  wire sig_len_fifo_full;
  wire [63:0]sig_mm2s_axis_tdata;
  wire sig_mm2s_axis_tvalid;
  wire sig_mm2s_interr;
  wire sig_mm2s_rd_xfer_cmplt;
  wire [6:0]\sig_mm2s_status_reg_reg[6] ;
  wire sig_pop_regfifo__0;
  wire sig_pop_regfifo__0_10;
  wire sig_push_len_fifo;
  wire sig_rst2all_stop_request;
  wire sig_rst2sgcntl_halt;
  wire sig_s2mm_interr;
  wire sig_s2mm_ld_nxt_len;
  wire [6:0]\sig_s2mm_status_reg_reg[6] ;
  wire [0:0]\sig_s2mm_wr_len_reg[0] ;
  wire sig_s_h_halt_reg;
  wire sig_sgcntl2rst_halt_cmplt;
  wire sig_sgcntlr2reg_new_curdesc_wren;
  wire [0:0]sig_sm_ld_cmd_reg;
  wire [0:0]sig_sm_ld_cmd_reg_0;
  wire sig_sm_state_ns1;
  wire sig_stream_rst;
  wire \sig_sts_sm_state_reg[0] ;
  wire [7:0]sig_uncom_wrcnt;
  wire [7:0]sig_uncom_wrcnt0;
  wire \sig_uncom_wrcnt_reg[0] ;
  wire [3:0]\sig_uncom_wrcnt_reg[3] ;
  wire \sig_uncom_wrcnt_reg[7] ;
  wire [1:0]\sig_uncom_wrcnt_reg[7]_0 ;
  wire [7:0]\sig_uncom_wrcnt_reg[7]_1 ;

  top_blk_axi_cdma_0_0_axi_datamover_mm2s_full_wrap \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER 
       (.DI(DI),
        .DIBDI(DIBDI),
        .\FSM_sequential_sig_sm_state_reg[0] (\FSM_sequential_sig_sm_state_reg[0]_0 ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (sig_dm_mm2s_cmd_tready),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (sig_dm_s2mm_cmd_tready),
        .cdma_tvect_out(cdma_tvect_out),
        .\dmacr_i_reg[3] (\dmacr_i_reg[3] ),
        .in(sig_dm_mm2s_err),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arready(m_axi_arready),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .out(out),
        .p_0_out_2(p_0_out_2),
        .p_6_out(p_6_out),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .reg_dma_sg_mode(reg_dma_sg_mode),
        .\sig_addr_posted_cntr_reg[2] (sig_mm2s_rd_xfer_cmplt),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cntl2s2mm_cmd_tvalid(sig_cntl2s2mm_cmd_tvalid),
        .sig_dm_mm2s_sts_tvalid(sig_dm_mm2s_sts_tvalid),
        .sig_flush_db2_reg(sig_mm2s_axis_tvalid),
        .sig_halt_cmplt_reg(sig_dm_mm2s_halt_cmplt),
        .sig_halt_request_reg(sig_halt_request_reg),
        .sig_init_done(sig_init_done),
        .sig_init_done_4(sig_init_done_4),
        .sig_init_done_5(sig_init_done_5),
        .sig_init_done_6(sig_init_done_6),
        .sig_init_done_7(sig_init_done_7),
        .sig_init_done_8(sig_init_done_8),
        .sig_init_done_9(sig_init_done_9),
        .sig_init_done_reg(sig_init_done_reg),
        .sig_init_done_reg_0(sig_init_done_reg_0),
        .sig_init_done_reg_1(sig_init_done_reg_1),
        .sig_init_done_reg_2(sig_init_done_reg_2),
        .sig_init_done_reg_3(sig_init_done_reg_3),
        .sig_init_done_reg_4(sig_init_done_reg_4),
        .sig_init_reg(\I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg ),
        .sig_init_reg2(\I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .sig_mm2s_axis_tdata(sig_mm2s_axis_tdata),
        .\sig_mm2s_status_reg_reg[6] (\sig_mm2s_status_reg_reg[6] ),
        .sig_pop_regfifo__0(sig_pop_regfifo__0),
        .sig_posted_to_axi_2_reg(\sig_uncom_wrcnt_reg[0] ),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_sgcntlr2reg_new_curdesc_wren(sig_sgcntlr2reg_new_curdesc_wren),
        .sig_sm_ld_cmd_reg(sig_sm_ld_cmd_reg),
        .sig_sm_state_ns1(sig_sm_state_ns1),
        .sig_stream_rst(sig_stream_rst),
        .sig_uncom_wrcnt(sig_uncom_wrcnt),
        .sig_uncom_wrcnt0(sig_uncom_wrcnt0),
        .\sig_uncom_wrcnt_reg[7] (\sig_uncom_wrcnt_reg[7]_0 ),
        .\sig_uncom_wrcnt_reg[7]_0 (\sig_uncom_wrcnt_reg[7]_1 ));
  top_blk_axi_cdma_0_0_axi_datamover_s2mm_full_wrap \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_2 ),
        .E(E),
        .\FSM_sequential_sig_sm_state_reg[0] (\FSM_sequential_sig_sm_state_reg[0] ),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (sig_data2all_tlast_error),
        .Q(Q),
        .S(S),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (sig_dm_s2mm_cmd_tready),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (sig_dm_s2mm_sts_tvalid),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .dma_interr_reg(dma_interr_reg),
        .\dmacr_i_reg[3] ({\dmacr_i_reg[3] [62:59],\GEN_MM2S.queue_dout_new_reg[63] [29:1],\dmacr_i_reg[3] [26:24],\GEN_MM2S.queue_dout_new_reg[63] [0],\dmacr_i_reg[3] [22:0]}),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .\gpregsm1.user_valid_reg (\gpregsm1.user_valid_reg ),
        .\gpregsm1.user_valid_reg_0 (\gpregsm1.user_valid_reg_0 ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .in(p_0_out_0),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awready(m_axi_awready),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .out(\sig_uncom_wrcnt_reg[0] ),
        .p_0_out(p_0_out),
        .p_0_out_3(p_0_out_3),
        .p_4_out(p_4_out),
        .ram_full_i_reg(ram_full_i_reg),
        .reg_dma_sg_mode(reg_dma_sg_mode),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cntl2s2mm_cmd_tvalid(sig_cntl2s2mm_cmd_tvalid),
        .sig_cntlr2rst_halt_cmplt(sig_cntlr2rst_halt_cmplt),
        .sig_dm_mm2s_cmd_tready(sig_dm_mm2s_cmd_tready),
        .sig_dm_mm2s_err(sig_dm_mm2s_err),
        .sig_dm_mm2s_halt_cmplt(sig_dm_mm2s_halt_cmplt),
        .sig_dmhalt_cmplt(sig_dmhalt_cmplt),
        .sig_dre_tvalid_i_reg(sig_mm2s_axis_tvalid),
        .sig_fetch_update_empty(sig_fetch_update_empty),
        .\sig_ftch_sm_state_reg[1] (\sig_ftch_sm_state_reg[1] ),
        .sig_halt_cmplt_reg(sig_halt_cmplt_reg),
        .sig_halt_cmplt_reg_0(sig_dm_s2mm_halt_cmplt),
        .sig_halt_request0(sig_halt_request0),
        .sig_halt_request_reg(sig_halt_request_reg_0),
        .sig_halt_status(sig_halt_status),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_reg(\I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg ),
        .sig_init_reg2(\I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .sig_len_fifo_full(sig_len_fifo_full),
        .sig_mm2s_interr(sig_mm2s_interr),
        .sig_pop_regfifo__0_10(sig_pop_regfifo__0_10),
        .sig_push_len_fifo(sig_push_len_fifo),
        .sig_rst2sgcntl_halt(sig_rst2sgcntl_halt),
        .sig_s2mm_interr(sig_s2mm_interr),
        .sig_s2mm_ld_nxt_len(sig_s2mm_ld_nxt_len),
        .\sig_s2mm_status_reg_reg[6] (\sig_s2mm_status_reg_reg[6] ),
        .\sig_s2mm_wr_len_reg[0] (\sig_s2mm_wr_len_reg[0] ),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_sgcntl2rst_halt_cmplt(sig_sgcntl2rst_halt_cmplt),
        .sig_sgcntlr2reg_new_curdesc_wren(sig_sgcntlr2reg_new_curdesc_wren),
        .sig_sm_ld_cmd_reg(sig_sm_ld_cmd_reg_0),
        .sig_stream_rst(sig_stream_rst),
        .\sig_sts_sm_state_reg[0] (\sig_sts_sm_state_reg[0] ),
        .\sig_uncom_wrcnt_reg[3] (\sig_uncom_wrcnt_reg[3] ),
        .\sig_uncom_wrcnt_reg[7] (\sig_uncom_wrcnt_reg[7] ));
endmodule

module top_blk_axi_cdma_0_0_axi_datamover_addr_cntl
   (out,
    \sig_addr_posted_cntr_reg[2] ,
    sig_addr_reg_empty,
    sig_addr2rsc_calc_error,
    m_axi_arburst,
    m_axi_arvalid,
    sig_wr_fifo,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    sig_stream_rst,
    m_axi_aclk,
    p_6_out,
    sig_data2addr_stop_req,
    m_axi_arready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_mstr2addr_cmd_valid,
    in,
    sig_mmap_reset_reg_reg,
    sig_init_reg2);
  output out;
  output \sig_addr_posted_cntr_reg[2] ;
  output sig_addr_reg_empty;
  output sig_addr2rsc_calc_error;
  output [0:0]m_axi_arburst;
  output m_axi_arvalid;
  output sig_wr_fifo;
  output [31:0]m_axi_araddr;
  output [3:0]m_axi_arlen;
  output [1:0]m_axi_arsize;
  input sig_stream_rst;
  input m_axi_aclk;
  input p_6_out;
  input sig_data2addr_stop_req;
  input m_axi_arready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_mstr2addr_cmd_valid;
  input [37:0]in;
  input sig_mmap_reset_reg_reg;
  input sig_init_reg2;

  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ;
  wire [37:0]in;
  wire m_axi_aclk;
  wire [31:0]m_axi_araddr;
  wire [0:0]m_axi_arburst;
  wire [3:0]m_axi_arlen;
  wire m_axi_arready;
  wire [1:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire [50:4]p_1_out;
  wire p_6_out;
  wire sig_addr2rsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_full;
  wire sig_addr_valid_reg_i_1__1_n_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_init_reg2;
  wire sig_mmap_reset_reg_reg;
  wire sig_mstr2addr_cmd_valid;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  assign out = sig_posted_to_axi_2;
  assign \sig_addr_posted_cntr_reg[2]  = sig_posted_to_axi;
  top_blk_axi_cdma_0_0_axi_datamover_fifo__parameterized1 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.in(in),
        .m_axi_aclk(m_axi_aclk),
        .out({p_1_out[50],p_1_out[47],p_1_out[45:44],p_1_out[39:4]}),
        .p_6_out(p_6_out),
        .sel(sig_wr_fifo),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_addr_valid_reg_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .sig_calc_error_reg_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_init_reg2(sig_init_reg2),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_stream_rst(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(1'b0),
        .Q(sig_addr_reg_empty),
        .S(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .Q(sig_addr_reg_full),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h08FF)) 
    sig_addr_valid_reg_i_1__1
       (.I0(m_axi_arready),
        .I1(sig_addr_reg_full),
        .I2(sig_addr2rsc_calc_error),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .Q(m_axi_arvalid),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[50]),
        .Q(sig_addr2rsc_calc_error),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[4]),
        .Q(m_axi_araddr[0]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[14]),
        .Q(m_axi_araddr[10]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[15]),
        .Q(m_axi_araddr[11]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[16]),
        .Q(m_axi_araddr[12]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[17]),
        .Q(m_axi_araddr[13]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[18]),
        .Q(m_axi_araddr[14]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[19]),
        .Q(m_axi_araddr[15]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[20]),
        .Q(m_axi_araddr[16]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[21]),
        .Q(m_axi_araddr[17]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[22]),
        .Q(m_axi_araddr[18]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[23]),
        .Q(m_axi_araddr[19]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[5]),
        .Q(m_axi_araddr[1]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[24]),
        .Q(m_axi_araddr[20]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[25]),
        .Q(m_axi_araddr[21]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[26]),
        .Q(m_axi_araddr[22]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[27]),
        .Q(m_axi_araddr[23]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[28]),
        .Q(m_axi_araddr[24]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[29]),
        .Q(m_axi_araddr[25]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[30]),
        .Q(m_axi_araddr[26]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[31]),
        .Q(m_axi_araddr[27]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[32]),
        .Q(m_axi_araddr[28]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[33]),
        .Q(m_axi_araddr[29]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[6]),
        .Q(m_axi_araddr[2]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[34]),
        .Q(m_axi_araddr[30]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[35]),
        .Q(m_axi_araddr[31]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[7]),
        .Q(m_axi_araddr[3]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[8]),
        .Q(m_axi_araddr[4]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[9]),
        .Q(m_axi_araddr[5]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[10]),
        .Q(m_axi_araddr[6]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[11]),
        .Q(m_axi_araddr[7]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[12]),
        .Q(m_axi_araddr[8]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[13]),
        .Q(m_axi_araddr[9]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[47]),
        .Q(m_axi_arburst),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[36]),
        .Q(m_axi_arlen[0]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[37]),
        .Q(m_axi_arlen[1]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[38]),
        .Q(m_axi_arlen[2]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[39]),
        .Q(m_axi_arlen[3]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[44]),
        .Q(m_axi_arsize[0]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[45]),
        .Q(m_axi_arsize[1]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .Q(sig_posted_to_axi_2),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .Q(sig_posted_to_axi),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_addr_cntl" *) 
module top_blk_axi_cdma_0_0_axi_datamover_addr_cntl__parameterized0
   (out,
    \sig_addr_posted_cntr_reg[3] ,
    sig_addr_reg_empty,
    sig_addr2wsc_calc_error,
    m_axi_awburst,
    m_axi_awvalid,
    S,
    E,
    \sig_uncom_wrcnt_reg[7] ,
    sig_wr_fifo,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    sig_stream_rst,
    m_axi_aclk,
    p_4_out,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    sig_halt_reg,
    m_axi_awready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_dre_tvalid_i_reg,
    ram_full_i_reg,
    \sig_s2mm_wr_len_reg[0] ,
    p_12_out,
    in,
    sig_init_reg,
    sig_init_reg2_reg);
  output out;
  output \sig_addr_posted_cntr_reg[3] ;
  output sig_addr_reg_empty;
  output sig_addr2wsc_calc_error;
  output [0:0]m_axi_awburst;
  output m_axi_awvalid;
  output [0:0]S;
  output [0:0]E;
  output \sig_uncom_wrcnt_reg[7] ;
  output sig_wr_fifo;
  output [31:0]m_axi_awaddr;
  output [3:0]m_axi_awlen;
  output [1:0]m_axi_awsize;
  input sig_stream_rst;
  input m_axi_aclk;
  input p_4_out;
  input \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  input sig_halt_reg;
  input m_axi_awready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_dre_tvalid_i_reg;
  input ram_full_i_reg;
  input [0:0]\sig_s2mm_wr_len_reg[0] ;
  input p_12_out;
  input [37:0]in;
  input sig_init_reg;
  input sig_init_reg2_reg;

  wire [0:0]E;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire [0:0]S;
  wire [37:0]in;
  wire m_axi_aclk;
  wire [31:0]m_axi_awaddr;
  wire [0:0]m_axi_awburst;
  wire [3:0]m_axi_awlen;
  wire m_axi_awready;
  wire [1:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire p_12_out;
  wire [50:4]p_1_out;
  wire p_4_out;
  wire ram_full_i_reg;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_full;
  wire sig_addr_valid_reg_i_1__2_n_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_dre_tvalid_i_reg;
  wire sig_halt_reg;
  wire sig_init_reg;
  wire sig_init_reg2_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire [0:0]\sig_s2mm_wr_len_reg[0] ;
  wire sig_stream_rst;
  wire \sig_uncom_wrcnt_reg[7] ;
  wire sig_wr_fifo;

  assign out = sig_posted_to_axi_2;
  assign \sig_addr_posted_cntr_reg[3]  = sig_posted_to_axi;
  top_blk_axi_cdma_0_0_axi_datamover_fifo__parameterized5 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out({p_1_out[50],p_1_out[47],p_1_out[45:44],p_1_out[39:4]}),
        .p_12_out(p_12_out),
        .p_4_out(p_4_out),
        .sel(sig_wr_fifo),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_addr_valid_reg_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .sig_calc_error_reg_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_halt_reg(sig_halt_reg),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2_reg(sig_init_reg2_reg),
        .sig_stream_rst(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(1'b0),
        .Q(sig_addr_reg_empty),
        .S(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .Q(sig_addr_reg_full),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  LUT4 #(
    .INIT(16'h08FF)) 
    sig_addr_valid_reg_i_1__2
       (.I0(m_axi_awready),
        .I1(sig_addr_reg_full),
        .I2(sig_addr2wsc_calc_error),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .Q(m_axi_awvalid),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[50]),
        .Q(sig_addr2wsc_calc_error),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[4]),
        .Q(m_axi_awaddr[0]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[14]),
        .Q(m_axi_awaddr[10]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[15]),
        .Q(m_axi_awaddr[11]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[16]),
        .Q(m_axi_awaddr[12]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[17]),
        .Q(m_axi_awaddr[13]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[18]),
        .Q(m_axi_awaddr[14]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[19]),
        .Q(m_axi_awaddr[15]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[20]),
        .Q(m_axi_awaddr[16]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[21]),
        .Q(m_axi_awaddr[17]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[22]),
        .Q(m_axi_awaddr[18]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[23]),
        .Q(m_axi_awaddr[19]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[5]),
        .Q(m_axi_awaddr[1]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[24]),
        .Q(m_axi_awaddr[20]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[25]),
        .Q(m_axi_awaddr[21]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[26]),
        .Q(m_axi_awaddr[22]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[27]),
        .Q(m_axi_awaddr[23]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[28]),
        .Q(m_axi_awaddr[24]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[29]),
        .Q(m_axi_awaddr[25]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[30]),
        .Q(m_axi_awaddr[26]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[31]),
        .Q(m_axi_awaddr[27]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[32]),
        .Q(m_axi_awaddr[28]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[33]),
        .Q(m_axi_awaddr[29]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[6]),
        .Q(m_axi_awaddr[2]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[34]),
        .Q(m_axi_awaddr[30]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[35]),
        .Q(m_axi_awaddr[31]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[7]),
        .Q(m_axi_awaddr[3]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[8]),
        .Q(m_axi_awaddr[4]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[9]),
        .Q(m_axi_awaddr[5]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[10]),
        .Q(m_axi_awaddr[6]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[11]),
        .Q(m_axi_awaddr[7]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[12]),
        .Q(m_axi_awaddr[8]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[13]),
        .Q(m_axi_awaddr[9]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[47]),
        .Q(m_axi_awburst),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[36]),
        .Q(m_axi_awlen[0]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[37]),
        .Q(m_axi_awlen[1]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[38]),
        .Q(m_axi_awlen[2]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[39]),
        .Q(m_axi_awlen[3]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[44]),
        .Q(m_axi_awsize[0]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .D(p_1_out[45]),
        .Q(m_axi_awsize[1]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .Q(sig_posted_to_axi_2),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_0 ),
        .Q(sig_posted_to_axi),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h04FF)) 
    \sig_uncom_wrcnt[3]_i_8 
       (.I0(sig_posted_to_axi_2),
        .I1(sig_dre_tvalid_i_reg),
        .I2(ram_full_i_reg),
        .I3(\sig_s2mm_wr_len_reg[0] ),
        .O(S));
  LUT3 #(
    .INIT(8'hAE)) 
    \sig_uncom_wrcnt[7]_i_1 
       (.I0(sig_posted_to_axi_2),
        .I1(sig_dre_tvalid_i_reg),
        .I2(ram_full_i_reg),
        .O(E));
  LUT3 #(
    .INIT(8'h04)) 
    \sig_uncom_wrcnt[7]_i_15 
       (.I0(sig_posted_to_axi_2),
        .I1(sig_dre_tvalid_i_reg),
        .I2(ram_full_i_reg),
        .O(\sig_uncom_wrcnt_reg[7] ));
endmodule

module top_blk_axi_cdma_0_0_axi_datamover_cmd_status
   (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    sig_stat2wsc_status_ready,
    sig_init_done_reg,
    SR,
    \sig_sts_sm_state_reg[0] ,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    \FSM_sequential_sig_sm_state_reg[0] ,
    \sig_ftch_sm_state_reg[1] ,
    Q,
    sig_calc_error_reg_reg,
    sig_init_done,
    sig_cmd2mstr_cmd_valid,
    sig_init_done_1,
    \sig_s2mm_status_reg_reg[6] ,
    sig_stream_rst,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    m_axi_aclk,
    sig_init_reg,
    sig_wsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    reg_dma_sg_mode,
    sig_halt_status,
    ch1_ftch_queue_empty,
    sig_fetch_update_empty,
    sig_dm_mm2s_cmd_tready,
    p_0_out_3,
    sig_push_input_reg11_out,
    in,
    sig_sm_ld_cmd_reg,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    sig_pop_regfifo__0_10,
    E,
    D,
    \dmacr_i_reg[3] );
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  output sig_stat2wsc_status_ready;
  output sig_init_done_reg;
  output [0:0]SR;
  output \sig_sts_sm_state_reg[0] ;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output \FSM_sequential_sig_sm_state_reg[0] ;
  output \sig_ftch_sm_state_reg[1] ;
  output [60:0]Q;
  output sig_calc_error_reg_reg;
  output sig_init_done;
  output sig_cmd2mstr_cmd_valid;
  output sig_init_done_1;
  output [6:0]\sig_s2mm_status_reg_reg[6] ;
  input sig_stream_rst;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  input m_axi_aclk;
  input sig_init_reg;
  input sig_wsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input reg_dma_sg_mode;
  input sig_halt_status;
  input ch1_ftch_queue_empty;
  input sig_fetch_update_empty;
  input sig_dm_mm2s_cmd_tready;
  input p_0_out_3;
  input sig_push_input_reg11_out;
  input [0:0]in;
  input [0:0]sig_sm_ld_cmd_reg;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input sig_pop_regfifo__0_10;
  input [0:0]E;
  input [6:0]D;
  input [59:0]\dmacr_i_reg[3] ;

  wire [6:0]D;
  wire [0:0]E;
  wire \FSM_sequential_sig_sm_state_reg[0] ;
  wire [60:0]Q;
  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire ch1_ftch_queue_empty;
  wire [59:0]\dmacr_i_reg[3] ;
  wire [0:0]in;
  wire m_axi_aclk;
  wire p_0_out_3;
  wire reg_dma_sg_mode;
  wire sig_calc_error_pushed;
  wire sig_calc_error_reg_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_dm_mm2s_cmd_tready;
  wire sig_fetch_update_empty;
  wire \sig_ftch_sm_state_reg[1] ;
  wire sig_halt_status;
  wire sig_init_done;
  wire sig_init_done_1;
  wire sig_init_done_reg;
  wire sig_init_reg;
  wire sig_input_reg_empty;
  wire sig_pop_regfifo__0_10;
  wire sig_push_input_reg11_out;
  wire [6:0]\sig_s2mm_status_reg_reg[6] ;
  wire sig_sm_halt_reg;
  wire [0:0]sig_sm_ld_cmd_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire \sig_sts_sm_state_reg[0] ;
  wire sig_wsc2stat_status_valid;

  top_blk_axi_cdma_0_0_axi_datamover_fifo__parameterized0 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.D(D),
        .E(E),
        .\FSM_sequential_sig_sm_state_reg[0] (\FSM_sequential_sig_sm_state_reg[0] ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg (sig_stat2wsc_status_ready),
        .SR(SR),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .m_axi_aclk(m_axi_aclk),
        .p_0_out_3(p_0_out_3),
        .reg_dma_sg_mode(reg_dma_sg_mode),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_halt_status(sig_halt_status),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2_reg(sig_init_done_reg),
        .sig_pop_regfifo__0_10(sig_pop_regfifo__0_10),
        .\sig_s2mm_status_reg_reg[6] (\sig_s2mm_status_reg_reg[6] ),
        .sig_stream_rst(sig_stream_rst),
        .\sig_sts_sm_state_reg[0] (\sig_sts_sm_state_reg[0] ),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  top_blk_axi_cdma_0_0_axi_datamover_fifo I_CMD_FIFO
       (.Q(Q),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .\dmacr_i_reg[3] (\dmacr_i_reg[3] ),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .reg_dma_sg_mode(reg_dma_sg_mode),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_dm_mm2s_cmd_tready(sig_dm_mm2s_cmd_tready),
        .sig_fetch_update_empty(sig_fetch_update_empty),
        .\sig_ftch_sm_state_reg[1] (\sig_ftch_sm_state_reg[1] ),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_init_reg(sig_init_reg),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_push_input_reg11_out(sig_push_input_reg11_out),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_sm_ld_cmd_reg(sig_sm_ld_cmd_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_cmd_status" *) 
module top_blk_axi_cdma_0_0_axi_datamover_cmd_status_16
   (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    sig_stat2rsc_status_ready,
    SR,
    \FSM_sequential_sig_sm_state_reg[0] ,
    sig_dm_mm2s_sts_tvalid,
    Q,
    sig_calc_error_reg_reg,
    sig_sm_state_ns1,
    sig_init_done_0,
    sig_cmd2mstr_cmd_valid,
    sig_init_done,
    \sig_mm2s_status_reg_reg[6] ,
    sig_stream_rst,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    m_axi_aclk,
    sig_rsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    reg_dma_sg_mode,
    p_0_out_2,
    sig_push_input_reg11_out,
    in,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ,
    cdma_tvect_out,
    sig_mmap_reset_reg_reg,
    sig_init_reg2,
    sig_sm_ld_cmd_reg,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    sig_pop_regfifo__0,
    E,
    D,
    \dmacr_i_reg[3] );
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  output sig_stat2rsc_status_ready;
  output [0:0]SR;
  output \FSM_sequential_sig_sm_state_reg[0] ;
  output sig_dm_mm2s_sts_tvalid;
  output [63:0]Q;
  output sig_calc_error_reg_reg;
  output sig_sm_state_ns1;
  output sig_init_done_0;
  output sig_cmd2mstr_cmd_valid;
  output sig_init_done;
  output [6:0]\sig_mm2s_status_reg_reg[6] ;
  input sig_stream_rst;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  input m_axi_aclk;
  input sig_rsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input reg_dma_sg_mode;
  input p_0_out_2;
  input sig_push_input_reg11_out;
  input [0:0]in;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  input [0:0]cdma_tvect_out;
  input sig_mmap_reset_reg_reg;
  input sig_init_reg2;
  input [0:0]sig_sm_ld_cmd_reg;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input sig_pop_regfifo__0;
  input [0:0]E;
  input [6:0]D;
  input [62:0]\dmacr_i_reg[3] ;

  wire [6:0]D;
  wire [0:0]E;
  wire \FSM_sequential_sig_sm_state_reg[0] ;
  wire [63:0]Q;
  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  wire [0:0]cdma_tvect_out;
  wire [62:0]\dmacr_i_reg[3] ;
  wire [0:0]in;
  wire m_axi_aclk;
  wire p_0_out_2;
  wire reg_dma_sg_mode;
  wire sig_calc_error_pushed;
  wire sig_calc_error_reg_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_dm_mm2s_sts_tvalid;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_reg2;
  wire sig_input_reg_empty;
  wire [6:0]\sig_mm2s_status_reg_reg[6] ;
  wire sig_mmap_reset_reg_reg;
  wire sig_pop_regfifo__0;
  wire sig_push_input_reg11_out;
  wire sig_rsc2stat_status_valid;
  wire sig_sm_halt_reg;
  wire [0:0]sig_sm_ld_cmd_reg;
  wire sig_sm_state_ns1;
  wire sig_stat2rsc_status_ready;
  wire sig_stream_rst;

  top_blk_axi_cdma_0_0_axi_datamover_fifo__parameterized0_19 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.D(D),
        .E(E),
        .\FSM_sequential_sig_sm_state_reg[0] (\FSM_sequential_sig_sm_state_reg[0] ),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .p_0_out_2(p_0_out_2),
        .reg_dma_sg_mode(reg_dma_sg_mode),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_dm_mm2s_sts_tvalid(sig_dm_mm2s_sts_tvalid),
        .sig_init_done(sig_init_done),
        .sig_init_reg2(sig_init_reg2),
        .\sig_mm2s_status_reg_reg[6] (\sig_mm2s_status_reg_reg[6] ),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg),
        .sig_pop_regfifo__0(sig_pop_regfifo__0),
        .sig_rd_sts_reg_empty_reg(sig_stat2rsc_status_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst));
  top_blk_axi_cdma_0_0_axi_datamover_fifo_20 I_CMD_FIFO
       (.Q(Q),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ),
        .cdma_tvect_out(cdma_tvect_out),
        .\dmacr_i_reg[3] (\dmacr_i_reg[3] ),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .reg_dma_sg_mode(reg_dma_sg_mode),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_reg2(sig_init_reg2),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg),
        .sig_push_input_reg11_out(sig_push_input_reg11_out),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_sm_ld_cmd_reg(sig_sm_ld_cmd_reg),
        .sig_sm_state_ns1(sig_sm_state_ns1),
        .sig_stream_rst(sig_stream_rst));
endmodule

module top_blk_axi_cdma_0_0_axi_datamover_fifo
   (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    sig_init_done_reg_0,
    \sig_ftch_sm_state_reg[1] ,
    Q,
    sig_calc_error_reg_reg,
    sig_init_done,
    sig_cmd2mstr_cmd_valid,
    sig_stream_rst,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ,
    m_axi_aclk,
    sig_init_reg,
    ch1_ftch_queue_empty,
    sig_fetch_update_empty,
    reg_dma_sg_mode,
    sig_dm_mm2s_cmd_tready,
    sig_push_input_reg11_out,
    in,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_sm_ld_cmd_reg,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    \dmacr_i_reg[3] );
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output sig_init_done_reg_0;
  output \sig_ftch_sm_state_reg[1] ;
  output [60:0]Q;
  output sig_calc_error_reg_reg;
  output sig_init_done;
  output sig_cmd2mstr_cmd_valid;
  input sig_stream_rst;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  input m_axi_aclk;
  input sig_init_reg;
  input ch1_ftch_queue_empty;
  input sig_fetch_update_empty;
  input reg_dma_sg_mode;
  input sig_dm_mm2s_cmd_tready;
  input sig_push_input_reg11_out;
  input [0:0]in;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [0:0]sig_sm_ld_cmd_reg;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input [59:0]\dmacr_i_reg[3] ;

  wire [60:0]Q;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ;
  wire ch1_ftch_queue_empty;
  wire [59:0]\dmacr_i_reg[3] ;
  wire [0:0]in;
  wire m_axi_aclk;
  wire reg_dma_sg_mode;
  wire sig_calc_error_pushed;
  wire sig_calc_error_reg_i_2__0_n_0;
  wire sig_calc_error_reg_i_3__0_n_0;
  wire sig_calc_error_reg_i_4__0_n_0;
  wire sig_calc_error_reg_i_5__0_n_0;
  wire sig_calc_error_reg_i_6__0_n_0;
  wire sig_calc_error_reg_i_7__0_n_0;
  wire sig_calc_error_reg_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_dm_mm2s_cmd_tready;
  wire sig_fetch_update_empty;
  wire \sig_ftch_sm_state_reg[1] ;
  wire sig_init_done;
  wire sig_init_done_i_1__0_n_0;
  wire sig_init_done_reg_0;
  wire sig_init_reg;
  wire sig_input_reg_empty;
  wire sig_push_input_reg11_out;
  wire sig_sm_halt_reg;
  wire [0:0]sig_sm_ld_cmd_reg;
  wire sig_stream_rst;

  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [0]),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [10]),
        .Q(Q[10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [11]),
        .Q(Q[11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [12]),
        .Q(Q[12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [13]),
        .Q(Q[13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [14]),
        .Q(Q[14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [15]),
        .Q(Q[15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [16]),
        .Q(Q[16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [17]),
        .Q(Q[17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [18]),
        .Q(Q[18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [19]),
        .Q(Q[19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [20]),
        .Q(Q[20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [21]),
        .Q(Q[21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [22]),
        .Q(Q[22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [23]),
        .Q(Q[23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(1'b1),
        .Q(Q[24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [24]),
        .Q(Q[25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [25]),
        .Q(Q[26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [26]),
        .Q(Q[27]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [27]),
        .Q(Q[28]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [28]),
        .Q(Q[29]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [29]),
        .Q(Q[30]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [30]),
        .Q(Q[31]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [31]),
        .Q(Q[32]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [3]),
        .Q(Q[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [32]),
        .Q(Q[33]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [33]),
        .Q(Q[34]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [34]),
        .Q(Q[35]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [35]),
        .Q(Q[36]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [36]),
        .Q(Q[37]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [37]),
        .Q(Q[38]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [38]),
        .Q(Q[39]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [39]),
        .Q(Q[40]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [40]),
        .Q(Q[41]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [41]),
        .Q(Q[42]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [4]),
        .Q(Q[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [42]),
        .Q(Q[43]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [43]),
        .Q(Q[44]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [44]),
        .Q(Q[45]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [45]),
        .Q(Q[46]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [46]),
        .Q(Q[47]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [47]),
        .Q(Q[48]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [48]),
        .Q(Q[49]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [49]),
        .Q(Q[50]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [50]),
        .Q(Q[51]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [51]),
        .Q(Q[52]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [5]),
        .Q(Q[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [52]),
        .Q(Q[53]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [53]),
        .Q(Q[54]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [54]),
        .Q(Q[55]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [55]),
        .Q(Q[56]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [56]),
        .Q(Q[57]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [57]),
        .Q(Q[58]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [58]),
        .Q(Q[59]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [59]),
        .Q(Q[60]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [6]),
        .Q(Q[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [7]),
        .Q(Q[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [8]),
        .Q(Q[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [9]),
        .Q(Q[9]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'hC8C8C8C8C808C8C8)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0 
       (.I0(sig_sm_ld_cmd_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_calc_error_pushed),
        .I4(sig_input_reg_empty),
        .I5(sig_sm_halt_reg),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    sig_calc_error_reg_i_1__0
       (.I0(sig_calc_error_reg_i_2__0_n_0),
        .I1(sig_calc_error_reg_i_3__0_n_0),
        .I2(sig_calc_error_reg_i_4__0_n_0),
        .I3(sig_push_input_reg11_out),
        .I4(in),
        .O(sig_calc_error_reg_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_calc_error_reg_i_2__0
       (.I0(Q[22]),
        .I1(Q[20]),
        .I2(Q[21]),
        .I3(sig_calc_error_reg_i_5__0_n_0),
        .O(sig_calc_error_reg_i_2__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    sig_calc_error_reg_i_3__0
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(sig_calc_error_reg_i_6__0_n_0),
        .O(sig_calc_error_reg_i_3__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    sig_calc_error_reg_i_4__0
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(sig_calc_error_reg_i_7__0_n_0),
        .O(sig_calc_error_reg_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_calc_error_reg_i_5__0
       (.I0(Q[18]),
        .I1(Q[19]),
        .I2(Q[16]),
        .I3(Q[17]),
        .O(sig_calc_error_reg_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_calc_error_reg_i_6__0
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(sig_calc_error_reg_i_6__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_calc_error_reg_i_7__0
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(Q[8]),
        .I3(Q[9]),
        .O(sig_calc_error_reg_i_7__0_n_0));
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    sig_ftch_sm_set_getdesc_i_3
       (.I0(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I1(ch1_ftch_queue_empty),
        .I2(sig_fetch_update_empty),
        .I3(reg_dma_sg_mode),
        .I4(sig_dm_mm2s_cmd_tready),
        .O(\sig_ftch_sm_state_reg[1] ));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__0
       (.I0(sig_init_reg),
        .I1(sig_init_done_reg_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(sig_init_done_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__0_n_0),
        .Q(sig_init_done),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_reg),
        .Q(sig_init_done_reg_0),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module top_blk_axi_cdma_0_0_axi_datamover_fifo_20
   (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    Q,
    sig_calc_error_reg_reg,
    sig_sm_state_ns1,
    sig_init_done_0,
    sig_cmd2mstr_cmd_valid,
    sig_stream_rst,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ,
    m_axi_aclk,
    sig_push_input_reg11_out,
    in,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ,
    reg_dma_sg_mode,
    cdma_tvect_out,
    sig_mmap_reset_reg_reg,
    sig_init_reg2,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_sm_ld_cmd_reg,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    \dmacr_i_reg[3] );
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output [63:0]Q;
  output sig_calc_error_reg_reg;
  output sig_sm_state_ns1;
  output sig_init_done_0;
  output sig_cmd2mstr_cmd_valid;
  input sig_stream_rst;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  input m_axi_aclk;
  input sig_push_input_reg11_out;
  input [0:0]in;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ;
  input reg_dma_sg_mode;
  input [0:0]cdma_tvect_out;
  input sig_mmap_reset_reg_reg;
  input sig_init_reg2;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [0:0]sig_sm_ld_cmd_reg;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input [62:0]\dmacr_i_reg[3] ;

  wire [63:0]Q;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ;
  wire [0:0]cdma_tvect_out;
  wire [62:0]\dmacr_i_reg[3] ;
  wire [0:0]in;
  wire m_axi_aclk;
  wire reg_dma_sg_mode;
  wire sig_calc_error_pushed;
  wire sig_calc_error_reg_i_2_n_0;
  wire sig_calc_error_reg_i_3_n_0;
  wire sig_calc_error_reg_i_4_n_0;
  wire sig_calc_error_reg_i_5_n_0;
  wire sig_calc_error_reg_i_6_n_0;
  wire sig_calc_error_reg_i_7_n_0;
  wire sig_calc_error_reg_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_done_0;
  wire sig_init_done_i_1_n_0;
  wire sig_init_reg2;
  wire sig_input_reg_empty;
  wire sig_mmap_reset_reg_reg;
  wire sig_push_input_reg11_out;
  wire sig_sm_halt_reg;
  wire [0:0]sig_sm_ld_cmd_reg;
  wire sig_sm_state_ns1;
  wire sig_stream_rst;

  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [0]),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [10]),
        .Q(Q[10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [11]),
        .Q(Q[11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [12]),
        .Q(Q[12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [13]),
        .Q(Q[13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [14]),
        .Q(Q[14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [15]),
        .Q(Q[15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [16]),
        .Q(Q[16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [17]),
        .Q(Q[17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [18]),
        .Q(Q[18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [19]),
        .Q(Q[19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [20]),
        .Q(Q[20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [21]),
        .Q(Q[21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [22]),
        .Q(Q[22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [23]),
        .Q(Q[23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [24]),
        .Q(Q[24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [25]),
        .Q(Q[25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [26]),
        .Q(Q[26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(1'b1),
        .Q(Q[27]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [27]),
        .Q(Q[28]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [28]),
        .Q(Q[29]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [29]),
        .Q(Q[30]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [30]),
        .Q(Q[31]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [31]),
        .Q(Q[32]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [32]),
        .Q(Q[33]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [33]),
        .Q(Q[34]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [34]),
        .Q(Q[35]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [3]),
        .Q(Q[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [35]),
        .Q(Q[36]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [36]),
        .Q(Q[37]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [37]),
        .Q(Q[38]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [38]),
        .Q(Q[39]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [39]),
        .Q(Q[40]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [40]),
        .Q(Q[41]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [41]),
        .Q(Q[42]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [42]),
        .Q(Q[43]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [43]),
        .Q(Q[44]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [44]),
        .Q(Q[45]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [4]),
        .Q(Q[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [45]),
        .Q(Q[46]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [46]),
        .Q(Q[47]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [47]),
        .Q(Q[48]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [48]),
        .Q(Q[49]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [49]),
        .Q(Q[50]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [50]),
        .Q(Q[51]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [51]),
        .Q(Q[52]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [52]),
        .Q(Q[53]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [53]),
        .Q(Q[54]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [54]),
        .Q(Q[55]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [5]),
        .Q(Q[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [55]),
        .Q(Q[56]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [56]),
        .Q(Q[57]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [57]),
        .Q(Q[58]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [58]),
        .Q(Q[59]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [59]),
        .Q(Q[60]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [60]),
        .Q(Q[61]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [61]),
        .Q(Q[62]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [62]),
        .Q(Q[63]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [6]),
        .Q(Q[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [7]),
        .Q(Q[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [8]),
        .Q(Q[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_cmd_reg),
        .D(\dmacr_i_reg[3] [9]),
        .Q(Q[9]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'hC8C8C8C8C808C8C8)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(sig_sm_ld_cmd_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_calc_error_pushed),
        .I4(sig_input_reg_empty),
        .I5(sig_sm_halt_reg),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    sig_calc_error_reg_i_1
       (.I0(sig_calc_error_reg_i_2_n_0),
        .I1(sig_calc_error_reg_i_3_n_0),
        .I2(sig_calc_error_reg_i_4_n_0),
        .I3(sig_push_input_reg11_out),
        .I4(in),
        .O(sig_calc_error_reg_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_calc_error_reg_i_2
       (.I0(Q[22]),
        .I1(Q[20]),
        .I2(Q[21]),
        .I3(sig_calc_error_reg_i_5_n_0),
        .O(sig_calc_error_reg_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    sig_calc_error_reg_i_3
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(sig_calc_error_reg_i_6_n_0),
        .O(sig_calc_error_reg_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    sig_calc_error_reg_i_4
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(sig_calc_error_reg_i_7_n_0),
        .O(sig_calc_error_reg_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_calc_error_reg_i_5
       (.I0(Q[18]),
        .I1(Q[19]),
        .I2(Q[16]),
        .I3(Q[17]),
        .O(sig_calc_error_reg_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_calc_error_reg_i_6
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(sig_calc_error_reg_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_calc_error_reg_i_7
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(Q[8]),
        .I3(Q[9]),
        .O(sig_calc_error_reg_i_7_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1
       (.I0(sig_mmap_reset_reg_reg),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done_0),
        .O(sig_init_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1_n_0),
        .Q(sig_init_done_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0800)) 
    sig_sm_clr_idle_ns_i_1
       (.I0(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I1(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ),
        .I2(reg_dma_sg_mode),
        .I3(cdma_tvect_out),
        .O(sig_sm_state_ns1));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module top_blk_axi_cdma_0_0_axi_datamover_fifo__parameterized0
   (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ,
    SR,
    \sig_sts_sm_state_reg[0] ,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    \FSM_sequential_sig_sm_state_reg[0] ,
    sig_init_done_1,
    \sig_s2mm_status_reg_reg[6] ,
    sig_stream_rst,
    m_axi_aclk,
    sig_wsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    reg_dma_sg_mode,
    sig_halt_status,
    p_0_out_3,
    sig_init_reg,
    sig_init_reg2_reg,
    sig_pop_regfifo__0_10,
    E,
    D);
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  output [0:0]SR;
  output \sig_sts_sm_state_reg[0] ;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  output \FSM_sequential_sig_sm_state_reg[0] ;
  output sig_init_done_1;
  output [6:0]\sig_s2mm_status_reg_reg[6] ;
  input sig_stream_rst;
  input m_axi_aclk;
  input sig_wsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input reg_dma_sg_mode;
  input sig_halt_status;
  input p_0_out_3;
  input sig_init_reg;
  input sig_init_reg2_reg;
  input sig_pop_regfifo__0_10;
  input [0:0]E;
  input [6:0]D;

  wire [6:0]D;
  wire [0:0]E;
  wire \FSM_sequential_sig_sm_state_reg[0] ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire m_axi_aclk;
  wire p_0_out_3;
  wire reg_dma_sg_mode;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_halt_status;
  wire sig_init_done_1;
  wire sig_init_done_i_1__0_n_0;
  wire sig_init_reg;
  wire sig_init_reg2_reg;
  wire sig_pop_regfifo__0_10;
  wire [6:0]\sig_s2mm_status_reg_reg[6] ;
  wire sig_stream_rst;
  wire \sig_sts_sm_state_reg[0] ;
  wire sig_wsc2stat_status_valid;

  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_sig_sm_state[0]_i_2 
       (.I0(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I1(reg_dma_sg_mode),
        .O(\FSM_sequential_sig_sm_state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1 
       (.I0(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .I1(sig_wsc2stat_status_valid),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(\sig_s2mm_status_reg_reg[6] [0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(\sig_s2mm_status_reg_reg[6] [1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(\sig_s2mm_status_reg_reg[6] [2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(\sig_s2mm_status_reg_reg[6] [3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[4]),
        .Q(\sig_s2mm_status_reg_reg[6] [4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[5]),
        .Q(\sig_s2mm_status_reg_reg[6] [5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[6]),
        .Q(\sig_s2mm_status_reg_reg[6] [6]),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hAE)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4 
       (.I0(p_0_out_3),
        .I1(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .I2(sig_wsc2stat_status_valid),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4_n_0 ),
        .Q(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h0000EA00)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I1(sig_wsc2stat_status_valid),
        .I2(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(sig_pop_regfifo__0_10),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__0
       (.I0(sig_init_reg),
        .I1(sig_init_reg2_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done_1),
        .O(sig_init_done_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__0_n_0),
        .Q(sig_init_done_1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \sig_sts_sm_state[0]_i_3 
       (.I0(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I1(reg_dma_sg_mode),
        .I2(sig_halt_status),
        .O(\sig_sts_sm_state_reg[0] ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module top_blk_axi_cdma_0_0_axi_datamover_fifo__parameterized0_19
   (sig_rd_sts_reg_empty_reg,
    SR,
    \FSM_sequential_sig_sm_state_reg[0] ,
    sig_dm_mm2s_sts_tvalid,
    sig_init_done,
    \sig_mm2s_status_reg_reg[6] ,
    sig_stream_rst,
    m_axi_aclk,
    sig_rsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    reg_dma_sg_mode,
    p_0_out_2,
    sig_mmap_reset_reg_reg,
    sig_init_reg2,
    sig_pop_regfifo__0,
    E,
    D);
  output sig_rd_sts_reg_empty_reg;
  output [0:0]SR;
  output \FSM_sequential_sig_sm_state_reg[0] ;
  output sig_dm_mm2s_sts_tvalid;
  output sig_init_done;
  output [6:0]\sig_mm2s_status_reg_reg[6] ;
  input sig_stream_rst;
  input m_axi_aclk;
  input sig_rsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input reg_dma_sg_mode;
  input p_0_out_2;
  input sig_mmap_reset_reg_reg;
  input sig_init_reg2;
  input sig_pop_regfifo__0;
  input [0:0]E;
  input [6:0]D;

  wire [6:0]D;
  wire [0:0]E;
  wire \FSM_sequential_sig_sm_state_reg[0] ;
  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ;
  wire m_axi_aclk;
  wire p_0_out_2;
  wire reg_dma_sg_mode;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_dm_mm2s_sts_tvalid;
  wire sig_init_done;
  wire sig_init_done_i_1_n_0;
  wire sig_init_reg2;
  wire [6:0]\sig_mm2s_status_reg_reg[6] ;
  wire sig_mmap_reset_reg_reg;
  wire sig_pop_regfifo__0;
  wire sig_rd_sts_reg_empty_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;

  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_sig_sm_state[1]_i_2 
       (.I0(sig_dm_mm2s_sts_tvalid),
        .I1(reg_dma_sg_mode),
        .O(\FSM_sequential_sig_sm_state_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(\sig_mm2s_status_reg_reg[6] [0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(\sig_mm2s_status_reg_reg[6] [1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(\sig_mm2s_status_reg_reg[6] [2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(\sig_mm2s_status_reg_reg[6] [3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[4]),
        .Q(\sig_mm2s_status_reg_reg[6] [4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[5]),
        .Q(\sig_mm2s_status_reg_reg[6] [5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[6]),
        .Q(\sig_mm2s_status_reg_reg[6] [6]),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hAE)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3 
       (.I0(p_0_out_2),
        .I1(sig_rd_sts_reg_empty_reg),
        .I2(sig_rsc2stat_status_valid),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3_n_0 ),
        .Q(sig_rd_sts_reg_empty_reg),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h0000EA00)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(sig_dm_mm2s_sts_tvalid),
        .I1(sig_rsc2stat_status_valid),
        .I2(sig_rd_sts_reg_empty_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(sig_pop_regfifo__0),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ),
        .Q(sig_dm_mm2s_sts_tvalid),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1
       (.I0(sig_mmap_reset_reg_reg),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(sig_init_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1_n_0),
        .Q(sig_init_done),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \sig_rd_sts_tag_reg[3]_i_1 
       (.I0(sig_rd_sts_reg_empty_reg),
        .I1(sig_rsc2stat_status_valid),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module top_blk_axi_cdma_0_0_axi_datamover_fifo__parameterized1
   (sig_calc_error_reg_reg,
    sel,
    sig_addr_valid_reg_reg,
    out,
    sig_stream_rst,
    m_axi_aclk,
    p_6_out,
    sig_addr_reg_empty,
    sig_data2addr_stop_req,
    sig_mstr2addr_cmd_valid,
    in,
    sig_mmap_reset_reg_reg,
    sig_init_reg2,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg);
  output sig_calc_error_reg_reg;
  output sel;
  output sig_addr_valid_reg_reg;
  output [39:0]out;
  input sig_stream_rst;
  input m_axi_aclk;
  input p_6_out;
  input sig_addr_reg_empty;
  input sig_data2addr_stop_req;
  input sig_mstr2addr_cmd_valid;
  input [37:0]in;
  input sig_mmap_reset_reg_reg;
  input sig_init_reg2;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;

  wire [37:0]in;
  wire m_axi_aclk;
  wire [39:0]out;
  wire p_6_out;
  wire sel;
  wire sig_addr_reg_empty;
  wire sig_addr_valid_reg_reg;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1_n_0;
  wire sig_init_reg2;
  wire sig_mmap_reset_reg_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_stream_rst;

  top_blk_axi_cdma_0_0_srl_fifo_f__parameterized1 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_6_out(p_6_out),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_addr_valid_reg_reg(sig_addr_valid_reg_reg),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_calc_error_reg_reg_0(sel),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1
       (.I0(sig_mmap_reset_reg_reg),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(sig_init_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1_n_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module top_blk_axi_cdma_0_0_axi_datamover_fifo__parameterized2
   (\INFERRED_GEN.cnt_i_reg[0] ,
    SR,
    sig_push_dqual_reg17_out,
    D,
    sel,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    E,
    out,
    sig_advance_pipe19_out__1,
    sig_last_dbeat_reg,
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg ,
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg ,
    sig_first_dbeat_reg,
    sig_stream_rst,
    m_axi_aclk,
    sig_pop_dqual_reg14_out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    Q,
    \sig_dbeat_cntr_reg[3] ,
    \sig_dbeat_cntr_reg[4] ,
    sig_mstr2data_cmd_valid,
    \sig_dbeat_cntr_reg[2] ,
    sig_good_mmap_dbeat15_out__0,
    sig_next_sequential_reg,
    sig_last_dbeat_reg_0,
    sig_dqual_reg_empty,
    sig_addr_posted_cntr,
    sig_dqual_reg_full,
    sig_next_calc_error_reg,
    sig_data2rsc_valid,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    sig_first_dbeat1__0,
    sig_last_dbeat__1,
    p_7_out,
    sig_rdc2dre_new_align,
    sig_rdc2dre_use_autodest,
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg_0 ,
    sig_first_dbeat,
    in,
    sig_mmap_reset_reg_reg,
    sig_init_reg2);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output [0:0]SR;
  output sig_push_dqual_reg17_out;
  output [7:0]D;
  output sel;
  output \INFERRED_GEN.cnt_i_reg[0]_0 ;
  output [0:0]E;
  output [29:0]out;
  output sig_advance_pipe19_out__1;
  output sig_last_dbeat_reg;
  output \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg ;
  output \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg ;
  output sig_first_dbeat_reg;
  input sig_stream_rst;
  input m_axi_aclk;
  input sig_pop_dqual_reg14_out;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[3] ;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_mstr2data_cmd_valid;
  input \sig_dbeat_cntr_reg[2] ;
  input sig_good_mmap_dbeat15_out__0;
  input sig_next_sequential_reg;
  input sig_last_dbeat_reg_0;
  input sig_dqual_reg_empty;
  input [2:0]sig_addr_posted_cntr;
  input sig_dqual_reg_full;
  input sig_next_calc_error_reg;
  input sig_data2rsc_valid;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input sig_first_dbeat1__0;
  input sig_last_dbeat__1;
  input p_7_out;
  input sig_rdc2dre_new_align;
  input sig_rdc2dre_use_autodest;
  input \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg_0 ;
  input sig_first_dbeat;
  input [34:0]in;
  input sig_mmap_reset_reg_reg;
  input sig_init_reg2;

  wire [7:0]D;
  wire [0:0]E;
  wire \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg ;
  wire \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg ;
  wire \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [34:0]in;
  wire m_axi_aclk;
  wire [29:0]out;
  wire p_7_out;
  wire sel;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_advance_pipe19_out__1;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2rsc_valid;
  wire \sig_dbeat_cntr_reg[2] ;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat;
  wire sig_first_dbeat1__0;
  wire sig_first_dbeat_reg;
  wire sig_good_mmap_dbeat15_out__0;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1_n_0;
  wire sig_init_reg2;
  wire sig_last_dbeat__1;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_mmap_reset_reg_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_sequential_reg;
  wire sig_pop_dqual_reg14_out;
  wire sig_push_dqual_reg17_out;
  wire sig_rdc2dre_new_align;
  wire sig_rdc2dre_use_autodest;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;
  wire sig_stream_rst;

  top_blk_axi_cdma_0_0_srl_fifo_f__parameterized2 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg (\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg ),
        .\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg (\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg ),
        .\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg_0 (\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .SR(SR),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_7_out(p_7_out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_advance_pipe19_out__1(sig_advance_pipe19_out__1),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .\sig_dbeat_cntr_reg[2] (\sig_dbeat_cntr_reg[2] ),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_push_dqual_reg17_out),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat1__0(sig_first_dbeat1__0),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_good_mmap_dbeat15_out__0(sig_good_mmap_dbeat15_out__0),
        .sig_inhibit_rdy_n_reg(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .sig_last_dbeat__1(sig_last_dbeat__1),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .\sig_next_dre_dest_align_reg_reg[2] (sel),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_pop_dqual_reg14_out(sig_pop_dqual_reg14_out),
        .sig_rdc2dre_new_align(sig_rdc2dre_new_align),
        .sig_rdc2dre_use_autodest(sig_rdc2dre_use_autodest),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1
       (.I0(sig_mmap_reset_reg_reg),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(sig_init_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1_n_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module top_blk_axi_cdma_0_0_axi_datamover_fifo__parameterized3
   (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    \sig_addr_posted_cntr_reg[3] ,
    \INFERRED_GEN.cnt_i_reg[2] ,
    E,
    m_axi_bready,
    sig_stream_rst,
    m_axi_aclk,
    D,
    out,
    sig_posted_to_axi_reg,
    Q,
    sig_push_coelsc_reg,
    m_axi_bvalid,
    \INFERRED_GEN.cnt_i_reg[3] ,
    sig_halt_reg_reg,
    m_axi_bresp,
    sig_init_reg,
    sig_init_reg2_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg);
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output [2:0]\sig_addr_posted_cntr_reg[3] ;
  output [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  output [0:0]E;
  output m_axi_bready;
  input sig_stream_rst;
  input m_axi_aclk;
  input [1:0]D;
  input [0:0]out;
  input sig_posted_to_axi_reg;
  input [3:0]Q;
  input sig_push_coelsc_reg;
  input m_axi_bvalid;
  input \INFERRED_GEN.cnt_i_reg[3] ;
  input sig_halt_reg_reg;
  input [1:0]m_axi_bresp;
  input sig_init_reg;
  input sig_init_reg2_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;

  wire [1:0]D;
  wire [0:0]E;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire m_axi_aclk;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [0:0]out;
  wire [2:0]\sig_addr_posted_cntr_reg[3] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1_n_0;
  wire sig_init_reg;
  wire sig_init_reg2_reg;
  wire sig_posted_to_axi_reg;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;

  top_blk_axi_cdma_0_0_srl_fifo_f__parameterized3 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .out(out),
        .\sig_addr_posted_cntr_reg[3] (\sig_addr_posted_cntr_reg[3] ),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_posted_to_axi_reg(sig_posted_to_axi_reg),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1
       (.I0(sig_init_reg),
        .I1(sig_init_reg2_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(sig_init_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1_n_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module top_blk_axi_cdma_0_0_axi_datamover_fifo__parameterized4
   (\INFERRED_GEN.cnt_i_reg[0] ,
    D,
    out,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_inhibit_rdy_n,
    E,
    sig_push_coelsc_reg,
    p_4_out,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ,
    sig_stream_rst,
    m_axi_aclk,
    sig_wr_fifo,
    Q,
    \INFERRED_GEN.cnt_i_reg[3] ,
    sig_coelsc_reg_empty,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    in,
    sig_init_reg,
    sig_init_reg2_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output [2:0]D;
  output [5:0]out;
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output sig_inhibit_rdy_n;
  output [0:0]E;
  output sig_push_coelsc_reg;
  output p_4_out;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  input sig_stream_rst;
  input m_axi_aclk;
  input sig_wr_fifo;
  input [3:0]Q;
  input [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  input sig_coelsc_reg_empty;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input [0:6]in;
  input sig_init_reg;
  input sig_init_reg2_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;

  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire [0:6]in;
  wire m_axi_aclk;
  wire [5:0]out;
  wire p_4_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1_n_0;
  wire sig_init_reg;
  wire sig_init_reg2_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire sig_wr_fifo;

  top_blk_axi_cdma_0_0_srl_fifo_f__parameterized4 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wr_fifo(sig_wr_fifo));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1
       (.I0(sig_init_reg),
        .I1(sig_init_reg2_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(sig_init_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1_n_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module top_blk_axi_cdma_0_0_axi_datamover_fifo__parameterized5
   (sig_calc_error_reg_reg,
    sel,
    sig_addr_valid_reg_reg,
    out,
    sig_stream_rst,
    m_axi_aclk,
    p_4_out,
    sig_addr_reg_empty,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    sig_halt_reg,
    p_12_out,
    in,
    sig_init_reg,
    sig_init_reg2_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg);
  output sig_calc_error_reg_reg;
  output sel;
  output sig_addr_valid_reg_reg;
  output [39:0]out;
  input sig_stream_rst;
  input m_axi_aclk;
  input p_4_out;
  input sig_addr_reg_empty;
  input \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  input sig_halt_reg;
  input p_12_out;
  input [37:0]in;
  input sig_init_reg;
  input sig_init_reg2_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;

  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire [37:0]in;
  wire m_axi_aclk;
  wire [39:0]out;
  wire p_12_out;
  wire p_4_out;
  wire sel;
  wire sig_addr_reg_empty;
  wire sig_addr_valid_reg_reg;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1__0_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1__0_n_0;
  wire sig_init_reg;
  wire sig_init_reg2_reg;
  wire sig_stream_rst;

  top_blk_axi_cdma_0_0_srl_fifo_f__parameterized5 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_12_out(p_12_out),
        .p_4_out(p_4_out),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_addr_valid_reg_reg(sig_addr_valid_reg_reg),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_calc_error_reg_reg_0(sel),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__0
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__0_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__0
       (.I0(sig_init_reg),
        .I1(sig_init_reg2_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(sig_init_done_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__0_n_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module top_blk_axi_cdma_0_0_axi_datamover_fifo__parameterized6
   (sig_s2mm_ld_nxt_len_reg,
    sig_next_calc_error_reg_reg,
    sig_push_dqual_reg,
    sig_good_mmap_dbeat13_out__0,
    D,
    E,
    sel,
    sig_s2mm_ld_nxt_len_reg_0,
    out,
    sig_last_dbeat_reg,
    sig_ld_new_cmd_reg_reg,
    sig_first_dbeat_reg,
    sig_stream_rst,
    m_axi_aclk,
    sig_next_calc_error_reg,
    sig_dbeat_cntr_eq_0,
    sig_dqual_reg_full,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    Q,
    \sig_dbeat_cntr_reg[3] ,
    \sig_dbeat_cntr_reg[4] ,
    p_1_out,
    sig_next_sequential_reg,
    sig_last_dbeat_reg_0,
    sig_dqual_reg_empty,
    sig_posted_to_axi_reg,
    sig_halt_reg_dly3,
    sig_s_ready_out_reg,
    sig_last_mmap_dbeat_reg,
    \gpregsm1.user_valid_reg ,
    hold_ff_q,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    sig_halt_reg,
    sig_wdc_status_going_full,
    sig_stat2wsc_status_ready,
    sig_wsc2stat_status_valid,
    sig_addr_posted_cntr,
    sig_first_dbeat1__0,
    sig_last_dbeat__1,
    sig_ld_new_cmd_reg,
    sig_first_dbeat,
    sig_calc_error_reg_reg,
    sig_init_reg,
    sig_init_reg2_reg);
  output sig_s2mm_ld_nxt_len_reg;
  output sig_next_calc_error_reg_reg;
  output sig_push_dqual_reg;
  output sig_good_mmap_dbeat13_out__0;
  output [7:0]D;
  output [0:0]E;
  output sel;
  output sig_s2mm_ld_nxt_len_reg_0;
  output [23:0]out;
  output sig_last_dbeat_reg;
  output sig_ld_new_cmd_reg_reg;
  output sig_first_dbeat_reg;
  input sig_stream_rst;
  input m_axi_aclk;
  input sig_next_calc_error_reg;
  input sig_dbeat_cntr_eq_0;
  input sig_dqual_reg_full;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[3] ;
  input \sig_dbeat_cntr_reg[4] ;
  input p_1_out;
  input sig_next_sequential_reg;
  input sig_last_dbeat_reg_0;
  input sig_dqual_reg_empty;
  input sig_posted_to_axi_reg;
  input sig_halt_reg_dly3;
  input sig_s_ready_out_reg;
  input sig_last_mmap_dbeat_reg;
  input \gpregsm1.user_valid_reg ;
  input hold_ff_q;
  input \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  input sig_halt_reg;
  input sig_wdc_status_going_full;
  input sig_stat2wsc_status_ready;
  input sig_wsc2stat_status_valid;
  input [2:0]sig_addr_posted_cntr;
  input sig_first_dbeat1__0;
  input sig_last_dbeat__1;
  input sig_ld_new_cmd_reg;
  input sig_first_dbeat;
  input [27:0]sig_calc_error_reg_reg;
  input sig_init_reg;
  input sig_init_reg2_reg;

  wire [7:0]D;
  wire [0:0]E;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire [7:0]Q;
  wire \gpregsm1.user_valid_reg ;
  wire hold_ff_q;
  wire m_axi_aclk;
  wire [23:0]out;
  wire p_1_out;
  wire sel;
  wire [2:0]sig_addr_posted_cntr;
  wire [27:0]sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_dbeat_cntr_eq_0;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat;
  wire sig_first_dbeat1__0;
  wire sig_first_dbeat_reg;
  wire sig_good_mmap_dbeat13_out__0;
  wire sig_halt_reg;
  wire sig_halt_reg_dly3;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1_n_0;
  wire sig_init_reg;
  wire sig_init_reg2_reg;
  wire sig_last_dbeat__1;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_posted_to_axi_reg;
  wire sig_push_dqual_reg;
  wire sig_s2mm_ld_nxt_len_reg;
  wire sig_s2mm_ld_nxt_len_reg_0;
  wire sig_s_ready_out_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

  top_blk_axi_cdma_0_0_srl_fifo_f__parameterized6 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .Q(Q),
        .\gpregsm1.user_valid_reg (\gpregsm1.user_valid_reg ),
        .hold_ff_q(hold_ff_q),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_1_out(p_1_out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_dbeat_cntr_eq_0(sig_dbeat_cntr_eq_0),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_push_dqual_reg),
        .sig_dqual_reg_empty_reg_0(sig_good_mmap_dbeat13_out__0),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat1__0(sig_first_dbeat1__0),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_inhibit_rdy_n_reg(sig_s2mm_ld_nxt_len_reg_0),
        .sig_last_dbeat__1(sig_last_dbeat__1),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_ld_new_cmd_reg_reg),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_posted_to_axi_reg(sig_posted_to_axi_reg),
        .sig_s2mm_ld_nxt_len_reg(sig_s2mm_ld_nxt_len_reg),
        .sig_s2mm_ld_nxt_len_reg_0(sel),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_s2mm_ld_nxt_len_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_s2mm_ld_nxt_len_reg_0),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1
       (.I0(sig_init_reg),
        .I1(sig_init_reg2_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(sig_init_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1_n_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

module top_blk_axi_cdma_0_0_axi_datamover_mm2s_dre
   (sig_flush_db2_reg_0,
    sig_flush_db1,
    DIBDI,
    sig_input_accept119_out,
    sig_last_mmap_dbeat,
    sig_good_mmap_dbeat15_out__0,
    m_axi_rready,
    \sig_uncom_wrcnt_reg[7] ,
    \sig_uncom_wrcnt_reg[7]_0 ,
    DI,
    sig_mm2s_axis_tdata,
    sig_stream_rst,
    m_axi_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    ram_full_i_reg,
    Q,
    sig_rdc2dre_new_align,
    m_axi_rlast,
    m_axi_rvalid,
    sig_rdc2sf_wvalid,
    sig_advance_pipe19_out__1,
    sig_data2addr_stop_req,
    ram_full_i_reg_0,
    sig_rdc2sf_wlast,
    sig_next_eof_reg_reg,
    sig_posted_to_axi_2_reg,
    sig_uncom_wrcnt,
    sig_uncom_wrcnt0,
    SR,
    E,
    D,
    sig_dre_tvalid_i_reg_0,
    \sig_next_strt_strb_reg_reg[0] ,
    sig_halt_reg_reg,
    sig_dre_tvalid_i_reg_1,
    \sig_next_strt_strb_reg_reg[1] ,
    \sig_next_strt_strb_reg_reg[5] ,
    sig_dre_tvalid_i_reg_2,
    \sig_next_strt_strb_reg_reg[2] ,
    sig_halt_reg_reg_0,
    sig_dre_tvalid_i_reg_3,
    \sig_next_strt_strb_reg_reg[3] ,
    sig_halt_reg_reg_1,
    sig_dre_tvalid_i_reg_4,
    \sig_next_strt_strb_reg_reg[4] ,
    sig_halt_reg_reg_2,
    sig_dre_tvalid_i_reg_5,
    \sig_next_strt_strb_reg_reg[5]_0 ,
    sig_halt_reg_reg_3,
    sig_dre_tvalid_i_reg_6,
    \sig_next_strt_strb_reg_reg[6] ,
    sig_halt_reg_reg_4,
    sig_rdc2dre_use_autodest,
    \sig_next_dre_dest_align_reg_reg[2] );
  output sig_flush_db2_reg_0;
  output sig_flush_db1;
  output [8:0]DIBDI;
  output sig_input_accept119_out;
  output sig_last_mmap_dbeat;
  output sig_good_mmap_dbeat15_out__0;
  output m_axi_rready;
  output [1:0]\sig_uncom_wrcnt_reg[7] ;
  output [7:0]\sig_uncom_wrcnt_reg[7]_0 ;
  output [0:0]DI;
  output [63:0]sig_mm2s_axis_tdata;
  input sig_stream_rst;
  input m_axi_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input ram_full_i_reg;
  input [2:0]Q;
  input sig_rdc2dre_new_align;
  input m_axi_rlast;
  input m_axi_rvalid;
  input sig_rdc2sf_wvalid;
  input sig_advance_pipe19_out__1;
  input sig_data2addr_stop_req;
  input ram_full_i_reg_0;
  input sig_rdc2sf_wlast;
  input sig_next_eof_reg_reg;
  input sig_posted_to_axi_2_reg;
  input [7:0]sig_uncom_wrcnt;
  input [7:0]sig_uncom_wrcnt0;
  input [0:0]SR;
  input [0:0]E;
  input [9:0]D;
  input [0:0]sig_dre_tvalid_i_reg_0;
  input [0:0]\sig_next_strt_strb_reg_reg[0] ;
  input [9:0]sig_halt_reg_reg;
  input [0:0]sig_dre_tvalid_i_reg_1;
  input [0:0]\sig_next_strt_strb_reg_reg[1] ;
  input [9:0]\sig_next_strt_strb_reg_reg[5] ;
  input [0:0]sig_dre_tvalid_i_reg_2;
  input [0:0]\sig_next_strt_strb_reg_reg[2] ;
  input [9:0]sig_halt_reg_reg_0;
  input [0:0]sig_dre_tvalid_i_reg_3;
  input [0:0]\sig_next_strt_strb_reg_reg[3] ;
  input [9:0]sig_halt_reg_reg_1;
  input [0:0]sig_dre_tvalid_i_reg_4;
  input [0:0]\sig_next_strt_strb_reg_reg[4] ;
  input [9:0]sig_halt_reg_reg_2;
  input [0:0]sig_dre_tvalid_i_reg_5;
  input [0:0]\sig_next_strt_strb_reg_reg[5]_0 ;
  input [9:0]sig_halt_reg_reg_3;
  input [0:0]sig_dre_tvalid_i_reg_6;
  input [0:0]\sig_next_strt_strb_reg_reg[6] ;
  input [9:0]sig_halt_reg_reg_4;
  input sig_rdc2dre_use_autodest;
  input [2:0]\sig_next_dre_dest_align_reg_reg[2] ;

  wire [9:0]D;
  wire [0:0]DI;
  wire [8:0]DIBDI;
  wire [0:0]E;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_2_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_3_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_2_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_3_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_2_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_3_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_2_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_3_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_2_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_3_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_2_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_3_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_2_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_3_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_2_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_3_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_2_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_3_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_5_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_6_n_0 ;
  wire [9:0]\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_2_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_3_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_2_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_3_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_2_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_3_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_2_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_3_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_2_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_3_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_2_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_3_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_2_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_3_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_2_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_3_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_2_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_3_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_4_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_5_n_0 ;
  wire [9:0]\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_2_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_2_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_2_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_2_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_2_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_2_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_2_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_2_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_2_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_4_n_0 ;
  wire [9:0]\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0 ;
  wire [9:0]\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_10 ;
  wire \GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0 ;
  wire [9:0]\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_11 ;
  wire \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0 ;
  wire [9:0]\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_12 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0 ;
  wire [9:0]\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_13 ;
  wire [9:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 ;
  wire [9:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 ;
  wire [9:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 ;
  wire [9:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 ;
  wire [9:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 ;
  wire [9:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 ;
  wire [9:0]\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 ;
  wire \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][0] ;
  wire \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][1] ;
  wire \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][2] ;
  wire \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][3] ;
  wire \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][4] ;
  wire \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][5] ;
  wire \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][6] ;
  wire \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][7] ;
  wire \GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][9] ;
  wire [9:0]\GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y ;
  wire [9:0]\GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y ;
  wire [9:0]\GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y ;
  wire [9:9]\GEN_MUXFARM_64.I_MUX8_1_PASS_B6/Y__39 ;
  wire [7:0]\GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y ;
  wire [2:0]\GEN_MUXFARM_64.sig_cntl_state_64_reg ;
  wire \GEN_MUXFARM_64.sig_shift_case_reg[1]_i_1_n_0 ;
  wire \GEN_MUXFARM_64.sig_shift_case_reg[1]_rep_i_1_n_0 ;
  wire \GEN_MUXFARM_64.sig_shift_case_reg[2]_i_1_n_0 ;
  wire \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ;
  wire \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ;
  wire \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ;
  wire \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][1]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][3]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][5]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][6]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][4]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_5_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_5_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_5_n_0 ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire g0_b0_n_0;
  wire g0_b0_rep__0_n_0;
  wire g0_b0_rep_n_0;
  wire g0_b1_n_0;
  wire g0_b2_i_4_n_0;
  wire g0_b2_i_5_n_0;
  wire g0_b2_i_6_n_0;
  wire g0_b2_n_0;
  wire m_axi_aclk;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire p_0_in59_in;
  wire p_36_out;
  wire p_40_out;
  wire p_44_out;
  wire p_48_out;
  wire p_52_out;
  wire p_56_out;
  wire p_60_out;
  wire p_64_out;
  wire p_68_out;
  wire p_72_out;
  wire p_76_out;
  wire p_80_out;
  wire p_84_out;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire sig_advance_pipe19_out__1;
  wire sig_advance_pipe_data118_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire [8:8]\sig_delay_mux_bus[0]_26 ;
  wire [8:8]\sig_delay_mux_bus[1]_23 ;
  wire [8:8]\sig_delay_mux_bus[2]_27 ;
  wire [9:0]\sig_delay_mux_bus[3]_32 ;
  wire [8:8]\sig_delay_mux_bus[3]_33 ;
  wire [9:0]\sig_delay_mux_bus[4]_34 ;
  wire [8:8]\sig_delay_mux_bus[4]_35 ;
  wire [9:0]\sig_delay_mux_bus[5]_36 ;
  wire [8:8]\sig_delay_mux_bus[5]_37 ;
  wire sig_dre_tvalid_i_i_11_n_0;
  wire sig_dre_tvalid_i_i_13_n_0;
  wire sig_dre_tvalid_i_i_14_n_0;
  wire sig_dre_tvalid_i_i_15_n_0;
  wire sig_dre_tvalid_i_i_16_n_0;
  wire sig_dre_tvalid_i_i_19_n_0;
  wire sig_dre_tvalid_i_i_1_n_0;
  wire sig_dre_tvalid_i_i_20_n_0;
  wire sig_dre_tvalid_i_i_21_n_0;
  wire sig_dre_tvalid_i_i_22_n_0;
  wire sig_dre_tvalid_i_i_23_n_0;
  wire sig_dre_tvalid_i_i_3_n_0;
  wire sig_dre_tvalid_i_i_4_n_0;
  wire sig_dre_tvalid_i_i_5_n_0;
  wire sig_dre_tvalid_i_i_6_n_0;
  wire sig_dre_tvalid_i_i_8_n_0;
  wire sig_dre_tvalid_i_i_9_n_0;
  wire [0:0]sig_dre_tvalid_i_reg_0;
  wire [0:0]sig_dre_tvalid_i_reg_1;
  wire [0:0]sig_dre_tvalid_i_reg_2;
  wire [0:0]sig_dre_tvalid_i_reg_3;
  wire [0:0]sig_dre_tvalid_i_reg_4;
  wire [0:0]sig_dre_tvalid_i_reg_5;
  wire [0:0]sig_dre_tvalid_i_reg_6;
  wire sig_enable_input_rdy;
  wire [7:0]\sig_final_mux_bus[0]_30 ;
  wire [8:8]\sig_final_mux_bus[0]_31 ;
  wire [7:0]\sig_final_mux_bus[1]_16 ;
  wire [8:8]\sig_final_mux_bus[1]_17 ;
  wire [9:9]\sig_final_mux_bus[1]__0 ;
  wire [7:0]\sig_final_mux_bus[2]_20 ;
  wire [8:8]\sig_final_mux_bus[2]_21 ;
  wire [7:0]\sig_final_mux_bus[3]_18 ;
  wire [8:8]\sig_final_mux_bus[3]_19 ;
  wire [8:8]\sig_final_mux_bus[4]_25 ;
  wire [7:0]\sig_final_mux_bus[4]_28 ;
  wire [8:8]\sig_final_mux_bus[5]_14 ;
  wire [7:0]\sig_final_mux_bus[5]_15 ;
  wire [8:8]\sig_final_mux_bus[6]_24 ;
  wire [7:0]\sig_final_mux_bus[6]_29 ;
  wire sig_final_mux_has_tlast;
  wire [6:0]sig_final_mux_sel__1;
  wire sig_flush_db1;
  wire sig_flush_db1_i_1_n_0;
  wire sig_flush_db1_i_3_n_0;
  wire sig_flush_db2;
  wire sig_flush_db2_i_1_n_0;
  wire sig_flush_db2_reg_0;
  wire sig_good_mmap_dbeat15_out__0;
  wire [9:0]sig_halt_reg_reg;
  wire [9:0]sig_halt_reg_reg_0;
  wire [9:0]sig_halt_reg_reg_1;
  wire [9:0]sig_halt_reg_reg_2;
  wire [9:0]sig_halt_reg_reg_3;
  wire [9:0]sig_halt_reg_reg_4;
  wire sig_input_accept119_out;
  wire sig_last_mmap_dbeat;
  wire [63:0]sig_mm2s_axis_tdata;
  wire [2:0]\sig_next_dre_dest_align_reg_reg[2] ;
  wire sig_next_eof_reg_reg;
  wire [0:0]\sig_next_strt_strb_reg_reg[0] ;
  wire [0:0]\sig_next_strt_strb_reg_reg[1] ;
  wire [0:0]\sig_next_strt_strb_reg_reg[2] ;
  wire [0:0]\sig_next_strt_strb_reg_reg[3] ;
  wire [0:0]\sig_next_strt_strb_reg_reg[4] ;
  wire [9:0]\sig_next_strt_strb_reg_reg[5] ;
  wire [0:0]\sig_next_strt_strb_reg_reg[5]_0 ;
  wire [0:0]\sig_next_strt_strb_reg_reg[6] ;
  wire [8:8]\sig_pass_mux_bus[7]_22 ;
  wire sig_posted_to_axi_2_reg;
  wire sig_rdc2dre_new_align;
  wire sig_rdc2dre_use_autodest;
  wire sig_rdc2sf_wlast;
  wire sig_rdc2sf_wvalid;
  wire [2:0]sig_shift_case_reg;
  wire sig_stream_rst;
  wire sig_tlast_out_i_1_n_0;
  wire [7:0]sig_uncom_wrcnt;
  wire [7:0]sig_uncom_wrcnt0;
  wire [1:0]\sig_uncom_wrcnt_reg[7] ;
  wire [7:0]\sig_uncom_wrcnt_reg[7]_0 ;

  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [0]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [0]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [0]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][0] ),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [0]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [0]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [0]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [1]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [1]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [1]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][1] ),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [1]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [1]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [1]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [2]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [2]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [2]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][2] ),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [2]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [2]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [2]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [3]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [3]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [3]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][3] ),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [3]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [3]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [3]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [4]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [4]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][4] ),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [4]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [4]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [4]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [5]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [5]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [5]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][5] ),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [5]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [5]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [5]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [6]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [6]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [6]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][6] ),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [6]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [6]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [6]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [7]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [7]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [7]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][7] ),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [7]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [7]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [7]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [8]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [8]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_3 
       (.I0(p_0_in59_in),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [8]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [8]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [8]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1 
       (.I0(\sig_delay_mux_bus[0]_26 ),
        .I1(sig_advance_pipe_data118_out),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_2 
       (.I0(\sig_delay_mux_bus[0]_26 ),
        .I1(sig_advance_pipe_data118_out),
        .O(p_84_out));
  LUT6 #(
    .INIT(64'h7070707070707000)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4 
       (.I0(ram_full_i_reg),
        .I1(sig_flush_db2_reg_0),
        .I2(sig_enable_input_rdy),
        .I3(sig_flush_db1),
        .I4(sig_flush_db2),
        .I5(sig_rdc2sf_wvalid),
        .O(sig_advance_pipe_data118_out));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_5 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [9]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [9]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [9]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_6 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][9] ),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [9]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [9]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [9]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_6_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0] 
       (.C(m_axi_aclk),
        .CE(p_84_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y [0]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7 [0]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  MUXF7 \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y [0]),
        .S(sig_shift_case_reg[2]));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][1] 
       (.C(m_axi_aclk),
        .CE(p_84_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y [1]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7 [1]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  MUXF7 \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][1]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y [1]),
        .S(sig_shift_case_reg[2]));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][2] 
       (.C(m_axi_aclk),
        .CE(p_84_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y [2]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7 [2]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  MUXF7 \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][2]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y [2]),
        .S(sig_shift_case_reg[2]));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][3] 
       (.C(m_axi_aclk),
        .CE(p_84_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y [3]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7 [3]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  MUXF7 \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][3]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y [3]),
        .S(sig_shift_case_reg[2]));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][4] 
       (.C(m_axi_aclk),
        .CE(p_84_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y [4]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7 [4]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  MUXF7 \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][4]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y [4]),
        .S(sig_shift_case_reg[2]));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][5] 
       (.C(m_axi_aclk),
        .CE(p_84_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y [5]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7 [5]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  MUXF7 \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][5]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y [5]),
        .S(sig_shift_case_reg[2]));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][6] 
       (.C(m_axi_aclk),
        .CE(p_84_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y [6]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7 [6]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  MUXF7 \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][6]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y [6]),
        .S(sig_shift_case_reg[2]));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][7] 
       (.C(m_axi_aclk),
        .CE(p_84_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y [7]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7 [7]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  MUXF7 \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][7]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y [7]),
        .S(sig_shift_case_reg[2]));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][8] 
       (.C(m_axi_aclk),
        .CE(p_84_out),
        .D(\sig_delay_mux_bus[0]_26 ),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7 [8]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  MUXF7 \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][8]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[0]_26 ),
        .S(sig_shift_case_reg[2]));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9] 
       (.C(m_axi_aclk),
        .CE(p_84_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y [9]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7 [9]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  MUXF7 \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]_i_3 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_5_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_6_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B0/Y [9]),
        .S(sig_shift_case_reg[2]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_2 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [0]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [0]),
        .I2(sig_shift_case_reg[1]),
        .I3(sig_shift_case_reg[0]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [0]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][0] ),
        .I1(sig_shift_case_reg[1]),
        .I2(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [0]),
        .I3(sig_shift_case_reg[0]),
        .I4(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [0]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_2 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [1]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [1]),
        .I2(sig_shift_case_reg[1]),
        .I3(sig_shift_case_reg[0]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [1]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][1] ),
        .I1(sig_shift_case_reg[1]),
        .I2(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [1]),
        .I3(sig_shift_case_reg[0]),
        .I4(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [1]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_2 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [2]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [2]),
        .I2(sig_shift_case_reg[1]),
        .I3(sig_shift_case_reg[0]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [2]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][2] ),
        .I1(sig_shift_case_reg[1]),
        .I2(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [2]),
        .I3(sig_shift_case_reg[0]),
        .I4(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [2]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_2 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [3]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [3]),
        .I2(sig_shift_case_reg[1]),
        .I3(sig_shift_case_reg[0]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [3]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][3] ),
        .I1(sig_shift_case_reg[1]),
        .I2(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [3]),
        .I3(sig_shift_case_reg[0]),
        .I4(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [3]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_2 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [4]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [4]),
        .I2(sig_shift_case_reg[1]),
        .I3(sig_shift_case_reg[0]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [4]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][4] ),
        .I1(sig_shift_case_reg[1]),
        .I2(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [4]),
        .I3(sig_shift_case_reg[0]),
        .I4(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [4]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_2 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [5]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [5]),
        .I2(sig_shift_case_reg[1]),
        .I3(sig_shift_case_reg[0]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [5]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][5] ),
        .I1(sig_shift_case_reg[1]),
        .I2(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [5]),
        .I3(sig_shift_case_reg[0]),
        .I4(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [5]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_2 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [6]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [6]),
        .I2(sig_shift_case_reg[1]),
        .I3(sig_shift_case_reg[0]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [6]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][6] ),
        .I1(sig_shift_case_reg[1]),
        .I2(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [6]),
        .I3(sig_shift_case_reg[0]),
        .I4(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [6]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_2 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [7]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [7]),
        .I2(sig_shift_case_reg[1]),
        .I3(sig_shift_case_reg[0]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [7]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][7] ),
        .I1(sig_shift_case_reg[1]),
        .I2(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [7]),
        .I3(sig_shift_case_reg[0]),
        .I4(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [7]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_2 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [8]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [8]),
        .I2(sig_shift_case_reg[1]),
        .I3(sig_shift_case_reg[0]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [8]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_3 
       (.I0(p_0_in59_in),
        .I1(sig_shift_case_reg[1]),
        .I2(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [8]),
        .I3(sig_shift_case_reg[0]),
        .I4(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [8]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1 
       (.I0(\sig_delay_mux_bus[1]_23 ),
        .I1(sig_advance_pipe_data118_out),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2 
       (.I0(\sig_delay_mux_bus[1]_23 ),
        .I1(sig_advance_pipe_data118_out),
        .O(p_80_out));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_4 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [9]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [9]),
        .I2(sig_shift_case_reg[1]),
        .I3(sig_shift_case_reg[0]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [9]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_5 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][9] ),
        .I1(sig_shift_case_reg[1]),
        .I2(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [9]),
        .I3(sig_shift_case_reg[0]),
        .I4(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [9]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_5_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0] 
       (.C(m_axi_aclk),
        .CE(p_80_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y [0]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8 [0]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  MUXF7 \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y [0]),
        .S(sig_shift_case_reg[2]));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][1] 
       (.C(m_axi_aclk),
        .CE(p_80_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y [1]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8 [1]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  MUXF7 \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][1]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y [1]),
        .S(sig_shift_case_reg[2]));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][2] 
       (.C(m_axi_aclk),
        .CE(p_80_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y [2]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8 [2]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  MUXF7 \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][2]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y [2]),
        .S(sig_shift_case_reg[2]));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][3] 
       (.C(m_axi_aclk),
        .CE(p_80_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y [3]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8 [3]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  MUXF7 \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][3]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y [3]),
        .S(sig_shift_case_reg[2]));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][4] 
       (.C(m_axi_aclk),
        .CE(p_80_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y [4]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8 [4]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  MUXF7 \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][4]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y [4]),
        .S(sig_shift_case_reg[2]));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][5] 
       (.C(m_axi_aclk),
        .CE(p_80_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y [5]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8 [5]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  MUXF7 \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][5]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y [5]),
        .S(sig_shift_case_reg[2]));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][6] 
       (.C(m_axi_aclk),
        .CE(p_80_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y [6]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8 [6]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  MUXF7 \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][6]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y [6]),
        .S(sig_shift_case_reg[2]));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][7] 
       (.C(m_axi_aclk),
        .CE(p_80_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y [7]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8 [7]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  MUXF7 \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][7]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y [7]),
        .S(sig_shift_case_reg[2]));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][8] 
       (.C(m_axi_aclk),
        .CE(p_80_out),
        .D(\sig_delay_mux_bus[1]_23 ),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8 [8]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  MUXF7 \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][8]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[1]_23 ),
        .S(sig_shift_case_reg[2]));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9] 
       (.C(m_axi_aclk),
        .CE(p_80_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y [9]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8 [9]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  MUXF7 \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9]_i_3 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_4_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_5_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B1/Y [9]),
        .S(sig_shift_case_reg[2]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_2_n_0 ),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[2]),
        .I3(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][0] ),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [0]),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y [0]));
  LUT6 #(
    .INIT(64'h55C050C005C000C0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_2 
       (.I0(sig_shift_case_reg[2]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [0]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [0]),
        .I5(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [0]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_2_n_0 ),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[2]),
        .I3(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][1] ),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [1]),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y [1]));
  LUT6 #(
    .INIT(64'h55C050C005C000C0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_2 
       (.I0(sig_shift_case_reg[2]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [1]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [1]),
        .I5(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [1]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_2_n_0 ),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[2]),
        .I3(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][2] ),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [2]),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y [2]));
  LUT6 #(
    .INIT(64'h55C050C005C000C0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_2 
       (.I0(sig_shift_case_reg[2]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [2]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [2]),
        .I5(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [2]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_2_n_0 ),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[2]),
        .I3(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][3] ),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [3]),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y [3]));
  LUT6 #(
    .INIT(64'h55C050C005C000C0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_2 
       (.I0(sig_shift_case_reg[2]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [3]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [3]),
        .I5(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [3]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_2_n_0 ),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[2]),
        .I3(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][4] ),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [4]),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y [4]));
  LUT6 #(
    .INIT(64'h55C050C005C000C0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_2 
       (.I0(sig_shift_case_reg[2]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [4]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [4]),
        .I5(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [4]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_2_n_0 ),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[2]),
        .I3(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][5] ),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [5]),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y [5]));
  LUT6 #(
    .INIT(64'h55C050C005C000C0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_2 
       (.I0(sig_shift_case_reg[2]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [5]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [5]),
        .I5(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [5]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_2_n_0 ),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[2]),
        .I3(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][6] ),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [6]),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y [6]));
  LUT6 #(
    .INIT(64'h55C050C005C000C0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_2 
       (.I0(sig_shift_case_reg[2]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [6]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [6]),
        .I5(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [6]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_2_n_0 ),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[2]),
        .I3(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][7] ),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [7]),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y [7]));
  LUT6 #(
    .INIT(64'h55C050C005C000C0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_2 
       (.I0(sig_shift_case_reg[2]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [7]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [7]),
        .I5(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [7]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_2_n_0 ),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[2]),
        .I3(p_0_in59_in),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [8]),
        .O(\sig_delay_mux_bus[2]_27 ));
  LUT6 #(
    .INIT(64'h55C050C005C000C0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_2 
       (.I0(sig_shift_case_reg[2]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [8]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [8]),
        .I5(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [8]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1 
       (.I0(\sig_delay_mux_bus[2]_27 ),
        .I1(sig_advance_pipe_data118_out),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_2 
       (.I0(\sig_delay_mux_bus[2]_27 ),
        .I1(sig_advance_pipe_data118_out),
        .O(p_76_out));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_3 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_4_n_0 ),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[2]),
        .I3(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][9] ),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [9]),
        .O(\GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y [9]));
  LUT6 #(
    .INIT(64'h55C050C005C000C0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_4 
       (.I0(sig_shift_case_reg[2]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [9]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [9]),
        .I5(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [9]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_4_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0] 
       (.C(m_axi_aclk),
        .CE(p_76_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y [0]),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9 [0]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][1] 
       (.C(m_axi_aclk),
        .CE(p_76_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y [1]),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9 [1]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][2] 
       (.C(m_axi_aclk),
        .CE(p_76_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y [2]),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9 [2]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][3] 
       (.C(m_axi_aclk),
        .CE(p_76_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y [3]),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9 [3]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][4] 
       (.C(m_axi_aclk),
        .CE(p_76_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y [4]),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9 [4]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][5] 
       (.C(m_axi_aclk),
        .CE(p_76_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y [5]),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9 [5]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][6] 
       (.C(m_axi_aclk),
        .CE(p_76_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y [6]),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9 [6]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][7] 
       (.C(m_axi_aclk),
        .CE(p_76_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y [7]),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9 [7]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][8] 
       (.C(m_axi_aclk),
        .CE(p_76_out),
        .D(\sig_delay_mux_bus[2]_27 ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9 [8]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9] 
       (.C(m_axi_aclk),
        .CE(p_76_out),
        .D(\GEN_MUXFARM_64.I_MUX8_1_DLY_B2/Y [9]),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9 [9]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_1 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [0]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [0]),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][0] ),
        .I5(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\sig_delay_mux_bus[3]_32 [0]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_1 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [1]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [1]),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [1]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][1] ),
        .I5(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\sig_delay_mux_bus[3]_32 [1]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_1 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [2]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [2]),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [2]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][2] ),
        .I5(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\sig_delay_mux_bus[3]_32 [2]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_1 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [3]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [3]),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [3]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][3] ),
        .I5(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\sig_delay_mux_bus[3]_32 [3]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_1 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [4]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [4]),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [4]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][4] ),
        .I5(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\sig_delay_mux_bus[3]_32 [4]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_1 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [5]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [5]),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [5]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][5] ),
        .I5(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\sig_delay_mux_bus[3]_32 [5]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][6]_i_1 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [6]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [6]),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [6]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][6] ),
        .I5(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\sig_delay_mux_bus[3]_32 [6]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_1 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [7]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [7]),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [7]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][7] ),
        .I5(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\sig_delay_mux_bus[3]_32 [7]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_1 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [8]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [8]),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [8]),
        .I3(sig_shift_case_reg[1]),
        .I4(p_0_in59_in),
        .I5(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\sig_delay_mux_bus[3]_33 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1 
       (.I0(\sig_delay_mux_bus[3]_33 ),
        .I1(sig_advance_pipe_data118_out),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_2 
       (.I0(\sig_delay_mux_bus[3]_33 ),
        .I1(sig_advance_pipe_data118_out),
        .O(p_72_out));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_3 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [9]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [9]),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [9]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][9] ),
        .I5(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\sig_delay_mux_bus[3]_32 [9]));
  FDRE \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][0] 
       (.C(m_axi_aclk),
        .CE(p_72_out),
        .D(\sig_delay_mux_bus[3]_32 [0]),
        .Q(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_10 [0]),
        .R(\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][1] 
       (.C(m_axi_aclk),
        .CE(p_72_out),
        .D(\sig_delay_mux_bus[3]_32 [1]),
        .Q(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_10 [1]),
        .R(\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][2] 
       (.C(m_axi_aclk),
        .CE(p_72_out),
        .D(\sig_delay_mux_bus[3]_32 [2]),
        .Q(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_10 [2]),
        .R(\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][3] 
       (.C(m_axi_aclk),
        .CE(p_72_out),
        .D(\sig_delay_mux_bus[3]_32 [3]),
        .Q(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_10 [3]),
        .R(\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][4] 
       (.C(m_axi_aclk),
        .CE(p_72_out),
        .D(\sig_delay_mux_bus[3]_32 [4]),
        .Q(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_10 [4]),
        .R(\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][5] 
       (.C(m_axi_aclk),
        .CE(p_72_out),
        .D(\sig_delay_mux_bus[3]_32 [5]),
        .Q(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_10 [5]),
        .R(\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][6] 
       (.C(m_axi_aclk),
        .CE(p_72_out),
        .D(\sig_delay_mux_bus[3]_32 [6]),
        .Q(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_10 [6]),
        .R(\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][7] 
       (.C(m_axi_aclk),
        .CE(p_72_out),
        .D(\sig_delay_mux_bus[3]_32 [7]),
        .Q(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_10 [7]),
        .R(\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][8] 
       (.C(m_axi_aclk),
        .CE(p_72_out),
        .D(\sig_delay_mux_bus[3]_33 ),
        .Q(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_10 [8]),
        .R(\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][9] 
       (.C(m_axi_aclk),
        .CE(p_72_out),
        .D(\sig_delay_mux_bus[3]_32 [9]),
        .Q(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_10 [9]),
        .R(\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][0]_i_1 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][0] ),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [0]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [0]),
        .O(\sig_delay_mux_bus[4]_34 [0]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][1]_i_1 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][1] ),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [1]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [1]),
        .O(\sig_delay_mux_bus[4]_34 [1]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][2]_i_1 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][2] ),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [2]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [2]),
        .O(\sig_delay_mux_bus[4]_34 [2]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][3]_i_1 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][3] ),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [3]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [3]),
        .O(\sig_delay_mux_bus[4]_34 [3]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][4]_i_1 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][4] ),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [4]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [4]),
        .O(\sig_delay_mux_bus[4]_34 [4]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][5]_i_1 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][5] ),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [5]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [5]),
        .O(\sig_delay_mux_bus[4]_34 [5]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][6]_i_1 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][6] ),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [6]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [6]),
        .O(\sig_delay_mux_bus[4]_34 [6]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][7]_i_1 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][7] ),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [7]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [7]),
        .O(\sig_delay_mux_bus[4]_34 [7]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][8]_i_1 
       (.I0(p_0_in59_in),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [8]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [8]),
        .O(\sig_delay_mux_bus[4]_35 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1 
       (.I0(\sig_delay_mux_bus[4]_35 ),
        .I1(sig_advance_pipe_data118_out),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_2 
       (.I0(sig_advance_pipe_data118_out),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [8]),
        .I2(sig_shift_case_reg[1]),
        .I3(sig_shift_case_reg[0]),
        .I4(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [8]),
        .I5(p_0_in59_in),
        .O(p_68_out));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][9] ),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [9]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [9]),
        .O(\sig_delay_mux_bus[4]_34 [9]));
  FDRE \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][0] 
       (.C(m_axi_aclk),
        .CE(p_68_out),
        .D(\sig_delay_mux_bus[4]_34 [0]),
        .Q(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_11 [0]),
        .R(\GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][1] 
       (.C(m_axi_aclk),
        .CE(p_68_out),
        .D(\sig_delay_mux_bus[4]_34 [1]),
        .Q(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_11 [1]),
        .R(\GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][2] 
       (.C(m_axi_aclk),
        .CE(p_68_out),
        .D(\sig_delay_mux_bus[4]_34 [2]),
        .Q(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_11 [2]),
        .R(\GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][3] 
       (.C(m_axi_aclk),
        .CE(p_68_out),
        .D(\sig_delay_mux_bus[4]_34 [3]),
        .Q(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_11 [3]),
        .R(\GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][4] 
       (.C(m_axi_aclk),
        .CE(p_68_out),
        .D(\sig_delay_mux_bus[4]_34 [4]),
        .Q(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_11 [4]),
        .R(\GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][5] 
       (.C(m_axi_aclk),
        .CE(p_68_out),
        .D(\sig_delay_mux_bus[4]_34 [5]),
        .Q(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_11 [5]),
        .R(\GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][6] 
       (.C(m_axi_aclk),
        .CE(p_68_out),
        .D(\sig_delay_mux_bus[4]_34 [6]),
        .Q(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_11 [6]),
        .R(\GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][7] 
       (.C(m_axi_aclk),
        .CE(p_68_out),
        .D(\sig_delay_mux_bus[4]_34 [7]),
        .Q(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_11 [7]),
        .R(\GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][8] 
       (.C(m_axi_aclk),
        .CE(p_68_out),
        .D(\sig_delay_mux_bus[4]_35 ),
        .Q(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_11 [8]),
        .R(\GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][9] 
       (.C(m_axi_aclk),
        .CE(p_68_out),
        .D(\sig_delay_mux_bus[4]_34 [9]),
        .Q(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_11 [9]),
        .R(\GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][0]_i_1 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [0]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][0] ),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\sig_delay_mux_bus[5]_36 [0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][1]_i_1 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [1]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][1] ),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\sig_delay_mux_bus[5]_36 [1]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][2]_i_1 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [2]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][2] ),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\sig_delay_mux_bus[5]_36 [2]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][3]_i_1 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [3]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][3] ),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\sig_delay_mux_bus[5]_36 [3]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][4]_i_1 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [4]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][4] ),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\sig_delay_mux_bus[5]_36 [4]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][5]_i_1 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [5]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][5] ),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\sig_delay_mux_bus[5]_36 [5]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][6]_i_1 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [6]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][6] ),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\sig_delay_mux_bus[5]_36 [6]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][7]_i_1 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [7]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][7] ),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\sig_delay_mux_bus[5]_36 [7]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][8]_i_1 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [8]),
        .I1(p_0_in59_in),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\sig_delay_mux_bus[5]_37 ));
  LUT5 #(
    .INIT(32'h5300FFFF)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [8]),
        .I1(p_0_in59_in),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(sig_advance_pipe_data118_out),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA820)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_2 
       (.I0(sig_advance_pipe_data118_out),
        .I1(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(p_0_in59_in),
        .I3(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [8]),
        .O(p_64_out));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_3 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [9]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][9] ),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\sig_delay_mux_bus[5]_36 [9]));
  FDRE \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][0] 
       (.C(m_axi_aclk),
        .CE(p_64_out),
        .D(\sig_delay_mux_bus[5]_36 [0]),
        .Q(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_12 [0]),
        .R(\GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][1] 
       (.C(m_axi_aclk),
        .CE(p_64_out),
        .D(\sig_delay_mux_bus[5]_36 [1]),
        .Q(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_12 [1]),
        .R(\GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][2] 
       (.C(m_axi_aclk),
        .CE(p_64_out),
        .D(\sig_delay_mux_bus[5]_36 [2]),
        .Q(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_12 [2]),
        .R(\GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][3] 
       (.C(m_axi_aclk),
        .CE(p_64_out),
        .D(\sig_delay_mux_bus[5]_36 [3]),
        .Q(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_12 [3]),
        .R(\GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][4] 
       (.C(m_axi_aclk),
        .CE(p_64_out),
        .D(\sig_delay_mux_bus[5]_36 [4]),
        .Q(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_12 [4]),
        .R(\GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][5] 
       (.C(m_axi_aclk),
        .CE(p_64_out),
        .D(\sig_delay_mux_bus[5]_36 [5]),
        .Q(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_12 [5]),
        .R(\GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][6] 
       (.C(m_axi_aclk),
        .CE(p_64_out),
        .D(\sig_delay_mux_bus[5]_36 [6]),
        .Q(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_12 [6]),
        .R(\GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][7] 
       (.C(m_axi_aclk),
        .CE(p_64_out),
        .D(\sig_delay_mux_bus[5]_36 [7]),
        .Q(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_12 [7]),
        .R(\GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][8] 
       (.C(m_axi_aclk),
        .CE(p_64_out),
        .D(\sig_delay_mux_bus[5]_37 ),
        .Q(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_12 [8]),
        .R(\GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][9] 
       (.C(m_axi_aclk),
        .CE(p_64_out),
        .D(\sig_delay_mux_bus[5]_36 [9]),
        .Q(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_12 [9]),
        .R(\GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1 
       (.I0(p_0_in59_in),
        .I1(sig_advance_pipe_data118_out),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_2 
       (.I0(p_0_in59_in),
        .I1(sig_advance_pipe_data118_out),
        .O(p_60_out));
  FDRE \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0] 
       (.C(m_axi_aclk),
        .CE(p_60_out),
        .D(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][0] ),
        .Q(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_13 [0]),
        .R(\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][1] 
       (.C(m_axi_aclk),
        .CE(p_60_out),
        .D(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][1] ),
        .Q(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_13 [1]),
        .R(\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][2] 
       (.C(m_axi_aclk),
        .CE(p_60_out),
        .D(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][2] ),
        .Q(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_13 [2]),
        .R(\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][3] 
       (.C(m_axi_aclk),
        .CE(p_60_out),
        .D(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][3] ),
        .Q(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_13 [3]),
        .R(\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][4] 
       (.C(m_axi_aclk),
        .CE(p_60_out),
        .D(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][4] ),
        .Q(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_13 [4]),
        .R(\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][5] 
       (.C(m_axi_aclk),
        .CE(p_60_out),
        .D(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][5] ),
        .Q(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_13 [5]),
        .R(\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][6] 
       (.C(m_axi_aclk),
        .CE(p_60_out),
        .D(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][6] ),
        .Q(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_13 [6]),
        .R(\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][7] 
       (.C(m_axi_aclk),
        .CE(p_60_out),
        .D(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][7] ),
        .Q(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_13 [7]),
        .R(\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][8] 
       (.C(m_axi_aclk),
        .CE(p_60_out),
        .D(p_0_in59_in),
        .Q(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_13 [8]),
        .R(\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][9] 
       (.C(m_axi_aclk),
        .CE(p_60_out),
        .D(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][9] ),
        .Q(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_13 [9]),
        .R(\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[0] ),
        .D(sig_halt_reg_reg[0]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [0]),
        .R(sig_dre_tvalid_i_reg_0));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][1] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[0] ),
        .D(sig_halt_reg_reg[1]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [1]),
        .R(sig_dre_tvalid_i_reg_0));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][2] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[0] ),
        .D(sig_halt_reg_reg[2]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [2]),
        .R(sig_dre_tvalid_i_reg_0));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][3] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[0] ),
        .D(sig_halt_reg_reg[3]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [3]),
        .R(sig_dre_tvalid_i_reg_0));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][4] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[0] ),
        .D(sig_halt_reg_reg[4]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [4]),
        .R(sig_dre_tvalid_i_reg_0));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][5] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[0] ),
        .D(sig_halt_reg_reg[5]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [5]),
        .R(sig_dre_tvalid_i_reg_0));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][6] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[0] ),
        .D(sig_halt_reg_reg[6]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [6]),
        .R(sig_dre_tvalid_i_reg_0));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][7] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[0] ),
        .D(sig_halt_reg_reg[7]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [7]),
        .R(sig_dre_tvalid_i_reg_0));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[0] ),
        .D(sig_halt_reg_reg[8]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [8]),
        .R(sig_dre_tvalid_i_reg_0));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[0] ),
        .D(sig_halt_reg_reg[9]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [9]),
        .R(sig_dre_tvalid_i_reg_0));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[1] ),
        .D(\sig_next_strt_strb_reg_reg[5] [0]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [0]),
        .R(sig_dre_tvalid_i_reg_1));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][1] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[1] ),
        .D(\sig_next_strt_strb_reg_reg[5] [1]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [1]),
        .R(sig_dre_tvalid_i_reg_1));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][2] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[1] ),
        .D(\sig_next_strt_strb_reg_reg[5] [2]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [2]),
        .R(sig_dre_tvalid_i_reg_1));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][3] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[1] ),
        .D(\sig_next_strt_strb_reg_reg[5] [3]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [3]),
        .R(sig_dre_tvalid_i_reg_1));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][4] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[1] ),
        .D(\sig_next_strt_strb_reg_reg[5] [4]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .R(sig_dre_tvalid_i_reg_1));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][5] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[1] ),
        .D(\sig_next_strt_strb_reg_reg[5] [5]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [5]),
        .R(sig_dre_tvalid_i_reg_1));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][6] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[1] ),
        .D(\sig_next_strt_strb_reg_reg[5] [6]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [6]),
        .R(sig_dre_tvalid_i_reg_1));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][7] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[1] ),
        .D(\sig_next_strt_strb_reg_reg[5] [7]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [7]),
        .R(sig_dre_tvalid_i_reg_1));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][8] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[1] ),
        .D(\sig_next_strt_strb_reg_reg[5] [8]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .R(sig_dre_tvalid_i_reg_1));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[1] ),
        .D(\sig_next_strt_strb_reg_reg[5] [9]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [9]),
        .R(sig_dre_tvalid_i_reg_1));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[2] ),
        .D(sig_halt_reg_reg_0[0]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [0]),
        .R(sig_dre_tvalid_i_reg_2));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][1] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[2] ),
        .D(sig_halt_reg_reg_0[1]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [1]),
        .R(sig_dre_tvalid_i_reg_2));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][2] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[2] ),
        .D(sig_halt_reg_reg_0[2]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [2]),
        .R(sig_dre_tvalid_i_reg_2));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][3] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[2] ),
        .D(sig_halt_reg_reg_0[3]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [3]),
        .R(sig_dre_tvalid_i_reg_2));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][4] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[2] ),
        .D(sig_halt_reg_reg_0[4]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [4]),
        .R(sig_dre_tvalid_i_reg_2));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][5] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[2] ),
        .D(sig_halt_reg_reg_0[5]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [5]),
        .R(sig_dre_tvalid_i_reg_2));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][6] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[2] ),
        .D(sig_halt_reg_reg_0[6]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [6]),
        .R(sig_dre_tvalid_i_reg_2));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][7] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[2] ),
        .D(sig_halt_reg_reg_0[7]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [7]),
        .R(sig_dre_tvalid_i_reg_2));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[2] ),
        .D(sig_halt_reg_reg_0[8]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [8]),
        .R(sig_dre_tvalid_i_reg_2));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[2] ),
        .D(sig_halt_reg_reg_0[9]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [9]),
        .R(sig_dre_tvalid_i_reg_2));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[3] ),
        .D(sig_halt_reg_reg_1[0]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [0]),
        .R(sig_dre_tvalid_i_reg_3));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][1] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[3] ),
        .D(sig_halt_reg_reg_1[1]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [1]),
        .R(sig_dre_tvalid_i_reg_3));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[3] ),
        .D(sig_halt_reg_reg_1[2]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [2]),
        .R(sig_dre_tvalid_i_reg_3));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][3] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[3] ),
        .D(sig_halt_reg_reg_1[3]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [3]),
        .R(sig_dre_tvalid_i_reg_3));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][4] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[3] ),
        .D(sig_halt_reg_reg_1[4]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [4]),
        .R(sig_dre_tvalid_i_reg_3));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][5] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[3] ),
        .D(sig_halt_reg_reg_1[5]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [5]),
        .R(sig_dre_tvalid_i_reg_3));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[3] ),
        .D(sig_halt_reg_reg_1[6]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [6]),
        .R(sig_dre_tvalid_i_reg_3));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][7] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[3] ),
        .D(sig_halt_reg_reg_1[7]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [7]),
        .R(sig_dre_tvalid_i_reg_3));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[3] ),
        .D(sig_halt_reg_reg_1[8]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [8]),
        .R(sig_dre_tvalid_i_reg_3));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[3] ),
        .D(sig_halt_reg_reg_1[9]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [9]),
        .R(sig_dre_tvalid_i_reg_3));
  FDRE \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][0] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[4] ),
        .D(sig_halt_reg_reg_2[0]),
        .Q(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [0]),
        .R(sig_dre_tvalid_i_reg_4));
  FDRE \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][1] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[4] ),
        .D(sig_halt_reg_reg_2[1]),
        .Q(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [1]),
        .R(sig_dre_tvalid_i_reg_4));
  FDRE \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][2] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[4] ),
        .D(sig_halt_reg_reg_2[2]),
        .Q(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [2]),
        .R(sig_dre_tvalid_i_reg_4));
  FDRE \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][3] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[4] ),
        .D(sig_halt_reg_reg_2[3]),
        .Q(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [3]),
        .R(sig_dre_tvalid_i_reg_4));
  FDRE \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][4] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[4] ),
        .D(sig_halt_reg_reg_2[4]),
        .Q(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [4]),
        .R(sig_dre_tvalid_i_reg_4));
  FDRE \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][5] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[4] ),
        .D(sig_halt_reg_reg_2[5]),
        .Q(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [5]),
        .R(sig_dre_tvalid_i_reg_4));
  FDRE \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][6] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[4] ),
        .D(sig_halt_reg_reg_2[6]),
        .Q(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [6]),
        .R(sig_dre_tvalid_i_reg_4));
  FDRE \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][7] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[4] ),
        .D(sig_halt_reg_reg_2[7]),
        .Q(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [7]),
        .R(sig_dre_tvalid_i_reg_4));
  FDRE \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][8] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[4] ),
        .D(sig_halt_reg_reg_2[8]),
        .Q(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [8]),
        .R(sig_dre_tvalid_i_reg_4));
  FDRE \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[4] ),
        .D(sig_halt_reg_reg_2[9]),
        .Q(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [9]),
        .R(sig_dre_tvalid_i_reg_4));
  FDRE \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][0] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[5]_0 ),
        .D(sig_halt_reg_reg_3[0]),
        .Q(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [0]),
        .R(sig_dre_tvalid_i_reg_5));
  FDRE \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][1] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[5]_0 ),
        .D(sig_halt_reg_reg_3[1]),
        .Q(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [1]),
        .R(sig_dre_tvalid_i_reg_5));
  FDRE \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][2] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[5]_0 ),
        .D(sig_halt_reg_reg_3[2]),
        .Q(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [2]),
        .R(sig_dre_tvalid_i_reg_5));
  FDRE \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][3] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[5]_0 ),
        .D(sig_halt_reg_reg_3[3]),
        .Q(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [3]),
        .R(sig_dre_tvalid_i_reg_5));
  FDRE \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][4] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[5]_0 ),
        .D(sig_halt_reg_reg_3[4]),
        .Q(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [4]),
        .R(sig_dre_tvalid_i_reg_5));
  FDRE \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][5] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[5]_0 ),
        .D(sig_halt_reg_reg_3[5]),
        .Q(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [5]),
        .R(sig_dre_tvalid_i_reg_5));
  FDRE \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][6] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[5]_0 ),
        .D(sig_halt_reg_reg_3[6]),
        .Q(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [6]),
        .R(sig_dre_tvalid_i_reg_5));
  FDRE \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][7] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[5]_0 ),
        .D(sig_halt_reg_reg_3[7]),
        .Q(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [7]),
        .R(sig_dre_tvalid_i_reg_5));
  FDRE \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][8] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[5]_0 ),
        .D(sig_halt_reg_reg_3[8]),
        .Q(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [8]),
        .R(sig_dre_tvalid_i_reg_5));
  FDRE \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[5]_0 ),
        .D(sig_halt_reg_reg_3[9]),
        .Q(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [9]),
        .R(sig_dre_tvalid_i_reg_5));
  FDRE \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[6] ),
        .D(sig_halt_reg_reg_4[0]),
        .Q(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [0]),
        .R(sig_dre_tvalid_i_reg_6));
  FDRE \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][1] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[6] ),
        .D(sig_halt_reg_reg_4[1]),
        .Q(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [1]),
        .R(sig_dre_tvalid_i_reg_6));
  FDRE \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][2] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[6] ),
        .D(sig_halt_reg_reg_4[2]),
        .Q(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [2]),
        .R(sig_dre_tvalid_i_reg_6));
  FDRE \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][3] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[6] ),
        .D(sig_halt_reg_reg_4[3]),
        .Q(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [3]),
        .R(sig_dre_tvalid_i_reg_6));
  FDRE \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][4] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[6] ),
        .D(sig_halt_reg_reg_4[4]),
        .Q(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [4]),
        .R(sig_dre_tvalid_i_reg_6));
  FDRE \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][5] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[6] ),
        .D(sig_halt_reg_reg_4[5]),
        .Q(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [5]),
        .R(sig_dre_tvalid_i_reg_6));
  FDRE \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][6] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[6] ),
        .D(sig_halt_reg_reg_4[6]),
        .Q(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [6]),
        .R(sig_dre_tvalid_i_reg_6));
  FDRE \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][7] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[6] ),
        .D(sig_halt_reg_reg_4[7]),
        .Q(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [7]),
        .R(sig_dre_tvalid_i_reg_6));
  FDRE \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][8] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[6] ),
        .D(sig_halt_reg_reg_4[8]),
        .Q(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [8]),
        .R(sig_dre_tvalid_i_reg_6));
  FDRE \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] 
       (.C(m_axi_aclk),
        .CE(\sig_next_strt_strb_reg_reg[6] ),
        .D(sig_halt_reg_reg_4[9]),
        .Q(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [9]),
        .R(sig_dre_tvalid_i_reg_6));
  FDRE \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][0] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][0] ),
        .R(SR));
  FDRE \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][1] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][1] ),
        .R(SR));
  FDRE \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][2] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][2] ),
        .R(SR));
  FDRE \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][3] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][3] ),
        .R(SR));
  FDRE \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][4] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[4]),
        .Q(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][4] ),
        .R(SR));
  FDRE \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][5] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[5]),
        .Q(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][5] ),
        .R(SR));
  FDRE \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[6]),
        .Q(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][6] ),
        .R(SR));
  FDRE \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][7] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[7]),
        .Q(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][7] ),
        .R(SR));
  FDRE \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[8]),
        .Q(p_0_in59_in),
        .R(SR));
  FDRE \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[9]),
        .Q(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][9] ),
        .R(SR));
  LUT4 #(
    .INIT(16'hBF80)) 
    \GEN_MUXFARM_64.sig_shift_case_reg[1]_i_1 
       (.I0(g0_b1_n_0),
        .I1(sig_rdc2dre_new_align),
        .I2(sig_input_accept119_out),
        .I3(sig_shift_case_reg[1]),
        .O(\GEN_MUXFARM_64.sig_shift_case_reg[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \GEN_MUXFARM_64.sig_shift_case_reg[1]_rep_i_1 
       (.I0(g0_b1_n_0),
        .I1(sig_rdc2dre_new_align),
        .I2(sig_input_accept119_out),
        .I3(sig_shift_case_reg[1]),
        .O(\GEN_MUXFARM_64.sig_shift_case_reg[1]_rep_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \GEN_MUXFARM_64.sig_shift_case_reg[2]_i_1 
       (.I0(g0_b2_n_0),
        .I1(sig_rdc2dre_new_align),
        .I2(sig_input_accept119_out),
        .I3(sig_shift_case_reg[2]),
        .O(\GEN_MUXFARM_64.sig_shift_case_reg[2]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_64.sig_shift_case_reg_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(g0_b0_n_0),
        .Q(sig_shift_case_reg[0]),
        .R(sig_stream_rst));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_64.sig_shift_case_reg_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(g0_b0_rep_n_0),
        .Q(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .R(sig_stream_rst));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_64.sig_shift_case_reg_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(g0_b0_rep__0_n_0),
        .Q(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .R(sig_stream_rst));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_64.sig_shift_case_reg_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_MUXFARM_64.sig_shift_case_reg[1]_i_1_n_0 ),
        .Q(sig_shift_case_reg[1]),
        .R(sig_stream_rst));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_64.sig_shift_case_reg_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_MUXFARM_64.sig_shift_case_reg[1]_rep_i_1_n_0 ),
        .Q(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_MUXFARM_64.sig_shift_case_reg[2]_i_1_n_0 ),
        .Q(sig_shift_case_reg[2]),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hAAAAAAAC)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][0]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7 [0]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [0]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(sig_shift_case_reg[2]),
        .O(\sig_final_mux_bus[0]_30 [0]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hAAAAAAAC)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][1]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7 [1]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [1]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(sig_shift_case_reg[2]),
        .O(\sig_final_mux_bus[0]_30 [1]));
  LUT5 #(
    .INIT(32'hAAAAAAAC)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][2]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7 [2]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [2]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(sig_shift_case_reg[2]),
        .O(\sig_final_mux_bus[0]_30 [2]));
  LUT5 #(
    .INIT(32'hAAAAAAAC)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][3]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7 [3]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [3]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(sig_shift_case_reg[2]),
        .O(\sig_final_mux_bus[0]_30 [3]));
  LUT5 #(
    .INIT(32'hAAAAAAAC)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][4]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7 [4]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [4]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(sig_shift_case_reg[2]),
        .O(\sig_final_mux_bus[0]_30 [4]));
  LUT5 #(
    .INIT(32'hAAAAAAAC)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][5]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7 [5]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [5]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(sig_shift_case_reg[2]),
        .O(\sig_final_mux_bus[0]_30 [5]));
  LUT5 #(
    .INIT(32'hAAAAAAAC)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][6]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7 [6]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [6]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(sig_shift_case_reg[2]),
        .O(\sig_final_mux_bus[0]_30 [6]));
  LUT5 #(
    .INIT(32'hAAAAAAAC)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7 [7]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [7]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(sig_shift_case_reg[2]),
        .O(\sig_final_mux_bus[0]_30 [7]));
  LUT6 #(
    .INIT(64'h00005300FFFFFFFF)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7 [8]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [8]),
        .I2(sig_final_mux_sel__1[0]),
        .I3(sig_flush_db2_reg_0),
        .I4(ram_full_i_reg),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE010000000000)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_2 
       (.I0(sig_shift_case_reg[2]),
        .I1(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [8]),
        .I4(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7 [8]),
        .I5(sig_advance_pipe_data118_out),
        .O(p_56_out));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hAAAAAAAC)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_3 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7 [8]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [8]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(sig_shift_case_reg[2]),
        .O(\sig_final_mux_bus[0]_31 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4 
       (.I0(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I1(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(sig_shift_case_reg[2]),
        .O(sig_final_mux_sel__1[0]));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0] 
       (.C(m_axi_aclk),
        .CE(p_56_out),
        .D(\sig_final_mux_bus[0]_30 [0]),
        .Q(sig_mm2s_axis_tdata[0]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][1] 
       (.C(m_axi_aclk),
        .CE(p_56_out),
        .D(\sig_final_mux_bus[0]_30 [1]),
        .Q(sig_mm2s_axis_tdata[1]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][2] 
       (.C(m_axi_aclk),
        .CE(p_56_out),
        .D(\sig_final_mux_bus[0]_30 [2]),
        .Q(sig_mm2s_axis_tdata[2]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][3] 
       (.C(m_axi_aclk),
        .CE(p_56_out),
        .D(\sig_final_mux_bus[0]_30 [3]),
        .Q(sig_mm2s_axis_tdata[3]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][4] 
       (.C(m_axi_aclk),
        .CE(p_56_out),
        .D(\sig_final_mux_bus[0]_30 [4]),
        .Q(sig_mm2s_axis_tdata[4]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][5] 
       (.C(m_axi_aclk),
        .CE(p_56_out),
        .D(\sig_final_mux_bus[0]_30 [5]),
        .Q(sig_mm2s_axis_tdata[5]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][6] 
       (.C(m_axi_aclk),
        .CE(p_56_out),
        .D(\sig_final_mux_bus[0]_30 [6]),
        .Q(sig_mm2s_axis_tdata[6]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][7] 
       (.C(m_axi_aclk),
        .CE(p_56_out),
        .D(\sig_final_mux_bus[0]_30 [7]),
        .Q(sig_mm2s_axis_tdata[7]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8] 
       (.C(m_axi_aclk),
        .CE(p_56_out),
        .D(\sig_final_mux_bus[0]_31 ),
        .Q(DIBDI[0]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCACAAAAAAAAAAFA0)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][0]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8 [0]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [0]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [0]),
        .I4(sig_shift_case_reg[2]),
        .I5(sig_shift_case_reg[1]),
        .O(\sig_final_mux_bus[1]_16 [0]));
  LUT6 #(
    .INIT(64'hCACAAAAAAAAAAFA0)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][1]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8 [1]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [1]),
        .I4(sig_shift_case_reg[2]),
        .I5(sig_shift_case_reg[1]),
        .O(\sig_final_mux_bus[1]_16 [1]));
  LUT6 #(
    .INIT(64'hCACAAAAAAAAAAFA0)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][2]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8 [2]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [2]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [2]),
        .I4(sig_shift_case_reg[2]),
        .I5(sig_shift_case_reg[1]),
        .O(\sig_final_mux_bus[1]_16 [2]));
  LUT6 #(
    .INIT(64'hCACAAAAAAAAAAFA0)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][3]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8 [3]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [3]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [3]),
        .I4(sig_shift_case_reg[2]),
        .I5(sig_shift_case_reg[1]),
        .O(\sig_final_mux_bus[1]_16 [3]));
  LUT6 #(
    .INIT(64'hCACAAAAAAAAAAFA0)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][4]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8 [4]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [4]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .I4(sig_shift_case_reg[2]),
        .I5(sig_shift_case_reg[1]),
        .O(\sig_final_mux_bus[1]_16 [4]));
  LUT6 #(
    .INIT(64'hCACAAAAAAAAAAFA0)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][5]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8 [5]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [5]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [5]),
        .I4(sig_shift_case_reg[2]),
        .I5(sig_shift_case_reg[1]),
        .O(\sig_final_mux_bus[1]_16 [5]));
  LUT6 #(
    .INIT(64'hCACAAAAAAAAAAFA0)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][6]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8 [6]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [6]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [6]),
        .I4(sig_shift_case_reg[2]),
        .I5(sig_shift_case_reg[1]),
        .O(\sig_final_mux_bus[1]_16 [6]));
  LUT6 #(
    .INIT(64'hCACAAAAAAAAAAFA0)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8 [7]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [7]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [7]),
        .I4(sig_shift_case_reg[2]),
        .I5(sig_shift_case_reg[1]),
        .O(\sig_final_mux_bus[1]_16 [7]));
  LUT4 #(
    .INIT(16'h04FF)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1 
       (.I0(\sig_final_mux_bus[1]_17 ),
        .I1(sig_flush_db2_reg_0),
        .I2(ram_full_i_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEAE540400000000)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2 
       (.I0(sig_final_mux_sel__1[1]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [8]),
        .I4(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8 [8]),
        .I5(sig_advance_pipe_data118_out),
        .O(p_52_out));
  LUT6 #(
    .INIT(64'hCACAAAAAAAAAAFA0)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_3 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8 [8]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [8]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .I4(sig_shift_case_reg[2]),
        .I5(sig_shift_case_reg[1]),
        .O(\sig_final_mux_bus[1]_17 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h7E)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4 
       (.I0(sig_shift_case_reg[0]),
        .I1(sig_shift_case_reg[2]),
        .I2(sig_shift_case_reg[1]),
        .O(sig_final_mux_sel__1[1]));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][0] 
       (.C(m_axi_aclk),
        .CE(p_52_out),
        .D(\sig_final_mux_bus[1]_16 [0]),
        .Q(sig_mm2s_axis_tdata[8]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][1] 
       (.C(m_axi_aclk),
        .CE(p_52_out),
        .D(\sig_final_mux_bus[1]_16 [1]),
        .Q(sig_mm2s_axis_tdata[9]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][2] 
       (.C(m_axi_aclk),
        .CE(p_52_out),
        .D(\sig_final_mux_bus[1]_16 [2]),
        .Q(sig_mm2s_axis_tdata[10]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][3] 
       (.C(m_axi_aclk),
        .CE(p_52_out),
        .D(\sig_final_mux_bus[1]_16 [3]),
        .Q(sig_mm2s_axis_tdata[11]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][4] 
       (.C(m_axi_aclk),
        .CE(p_52_out),
        .D(\sig_final_mux_bus[1]_16 [4]),
        .Q(sig_mm2s_axis_tdata[12]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][5] 
       (.C(m_axi_aclk),
        .CE(p_52_out),
        .D(\sig_final_mux_bus[1]_16 [5]),
        .Q(sig_mm2s_axis_tdata[13]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][6] 
       (.C(m_axi_aclk),
        .CE(p_52_out),
        .D(\sig_final_mux_bus[1]_16 [6]),
        .Q(sig_mm2s_axis_tdata[14]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][7] 
       (.C(m_axi_aclk),
        .CE(p_52_out),
        .D(\sig_final_mux_bus[1]_16 [7]),
        .Q(sig_mm2s_axis_tdata[15]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] 
       (.C(m_axi_aclk),
        .CE(p_52_out),
        .D(\sig_final_mux_bus[1]_17 ),
        .Q(DIBDI[1]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h5E00FFFF)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_1 
       (.I0(sig_shift_case_reg[1]),
        .I1(sig_shift_case_reg[0]),
        .I2(sig_shift_case_reg[2]),
        .I3(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9 [0]),
        .I4(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_2_n_0 ),
        .O(\sig_final_mux_bus[2]_20 [0]));
  LUT6 #(
    .INIT(64'h5F5F5BFBFFFF5BFB)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_2 
       (.I0(sig_shift_case_reg[2]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [0]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [0]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [0]),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h5E00FFFF)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_1 
       (.I0(sig_shift_case_reg[1]),
        .I1(sig_shift_case_reg[0]),
        .I2(sig_shift_case_reg[2]),
        .I3(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9 [1]),
        .I4(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_2_n_0 ),
        .O(\sig_final_mux_bus[2]_20 [1]));
  LUT6 #(
    .INIT(64'h5F5F5BFBFFFF5BFB)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_2 
       (.I0(sig_shift_case_reg[2]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [1]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [1]),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h5E00FFFF)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_1 
       (.I0(sig_shift_case_reg[1]),
        .I1(sig_shift_case_reg[0]),
        .I2(sig_shift_case_reg[2]),
        .I3(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9 [2]),
        .I4(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_2_n_0 ),
        .O(\sig_final_mux_bus[2]_20 [2]));
  LUT6 #(
    .INIT(64'h5F5F5BFBFFFF5BFB)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_2 
       (.I0(sig_shift_case_reg[2]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [2]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [2]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [2]),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h5E00FFFF)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_1 
       (.I0(sig_shift_case_reg[1]),
        .I1(sig_shift_case_reg[0]),
        .I2(sig_shift_case_reg[2]),
        .I3(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9 [3]),
        .I4(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_2_n_0 ),
        .O(\sig_final_mux_bus[2]_20 [3]));
  LUT6 #(
    .INIT(64'h5F5F5BFBFFFF5BFB)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_2 
       (.I0(sig_shift_case_reg[2]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [3]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [3]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [3]),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h5E00FFFF)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_1 
       (.I0(sig_shift_case_reg[1]),
        .I1(sig_shift_case_reg[0]),
        .I2(sig_shift_case_reg[2]),
        .I3(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9 [4]),
        .I4(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_2_n_0 ),
        .O(\sig_final_mux_bus[2]_20 [4]));
  LUT6 #(
    .INIT(64'h5F5F5BFBFFFF5BFB)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_2 
       (.I0(sig_shift_case_reg[2]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [4]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [4]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h5E00FFFF)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_1 
       (.I0(sig_shift_case_reg[1]),
        .I1(sig_shift_case_reg[0]),
        .I2(sig_shift_case_reg[2]),
        .I3(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9 [5]),
        .I4(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_2_n_0 ),
        .O(\sig_final_mux_bus[2]_20 [5]));
  LUT6 #(
    .INIT(64'h5F5F5BFBFFFF5BFB)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_2 
       (.I0(sig_shift_case_reg[2]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [5]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [5]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [5]),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h5E00FFFF)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_1 
       (.I0(sig_shift_case_reg[1]),
        .I1(sig_shift_case_reg[0]),
        .I2(sig_shift_case_reg[2]),
        .I3(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9 [6]),
        .I4(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_2_n_0 ),
        .O(\sig_final_mux_bus[2]_20 [6]));
  LUT6 #(
    .INIT(64'h5F5F5BFBFFFF5BFB)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_2 
       (.I0(sig_shift_case_reg[2]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [6]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [6]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [6]),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h5E00FFFF)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1 
       (.I0(sig_shift_case_reg[1]),
        .I1(sig_shift_case_reg[0]),
        .I2(sig_shift_case_reg[2]),
        .I3(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9 [7]),
        .I4(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_2_n_0 ),
        .O(\sig_final_mux_bus[2]_20 [7]));
  LUT6 #(
    .INIT(64'h5F5F5BFBFFFF5BFB)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_2 
       (.I0(sig_shift_case_reg[2]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [7]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [7]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [7]),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h04FF)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1 
       (.I0(\sig_final_mux_bus[2]_21 ),
        .I1(sig_flush_db2_reg_0),
        .I2(ram_full_i_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_2 
       (.I0(\sig_final_mux_bus[2]_21 ),
        .I1(sig_advance_pipe_data118_out),
        .O(p_48_out));
  LUT5 #(
    .INIT(32'h5E00FFFF)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_3 
       (.I0(sig_shift_case_reg[1]),
        .I1(sig_shift_case_reg[0]),
        .I2(sig_shift_case_reg[2]),
        .I3(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9 [8]),
        .I4(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_4_n_0 ),
        .O(\sig_final_mux_bus[2]_21 ));
  LUT6 #(
    .INIT(64'h5F5F5BFBFFFF5BFB)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_4 
       (.I0(sig_shift_case_reg[2]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [8]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [8]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_4_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][0] 
       (.C(m_axi_aclk),
        .CE(p_48_out),
        .D(\sig_final_mux_bus[2]_20 [0]),
        .Q(sig_mm2s_axis_tdata[16]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][1] 
       (.C(m_axi_aclk),
        .CE(p_48_out),
        .D(\sig_final_mux_bus[2]_20 [1]),
        .Q(sig_mm2s_axis_tdata[17]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][2] 
       (.C(m_axi_aclk),
        .CE(p_48_out),
        .D(\sig_final_mux_bus[2]_20 [2]),
        .Q(sig_mm2s_axis_tdata[18]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][3] 
       (.C(m_axi_aclk),
        .CE(p_48_out),
        .D(\sig_final_mux_bus[2]_20 [3]),
        .Q(sig_mm2s_axis_tdata[19]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][4] 
       (.C(m_axi_aclk),
        .CE(p_48_out),
        .D(\sig_final_mux_bus[2]_20 [4]),
        .Q(sig_mm2s_axis_tdata[20]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][5] 
       (.C(m_axi_aclk),
        .CE(p_48_out),
        .D(\sig_final_mux_bus[2]_20 [5]),
        .Q(sig_mm2s_axis_tdata[21]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][6] 
       (.C(m_axi_aclk),
        .CE(p_48_out),
        .D(\sig_final_mux_bus[2]_20 [6]),
        .Q(sig_mm2s_axis_tdata[22]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][7] 
       (.C(m_axi_aclk),
        .CE(p_48_out),
        .D(\sig_final_mux_bus[2]_20 [7]),
        .Q(sig_mm2s_axis_tdata[23]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] 
       (.C(m_axi_aclk),
        .CE(p_48_out),
        .D(\sig_final_mux_bus[2]_21 ),
        .Q(DIBDI[2]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hCCCAAAAC)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_10 [0]),
        .I1(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[2]),
        .O(\sig_final_mux_bus[3]_18 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [0]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [0]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [0]),
        .I4(sig_shift_case_reg[1]),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [0]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCCCAAAAC)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][1]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_10 [1]),
        .I1(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][1]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[2]),
        .O(\sig_final_mux_bus[3]_18 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][1]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [1]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [1]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [1]),
        .I4(sig_shift_case_reg[1]),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [1]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCCCAAAAC)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_10 [2]),
        .I1(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[2]),
        .O(\sig_final_mux_bus[3]_18 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [2]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [2]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [2]),
        .I4(sig_shift_case_reg[1]),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [2]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCCCAAAAC)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][3]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_10 [3]),
        .I1(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][3]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[2]),
        .O(\sig_final_mux_bus[3]_18 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][3]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [3]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [3]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [3]),
        .I4(sig_shift_case_reg[1]),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [3]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCCCAAAAC)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_10 [4]),
        .I1(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(sig_shift_case_reg[2]),
        .O(\sig_final_mux_bus[3]_18 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [4]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [4]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [4]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCCCAAAAC)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][5]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_10 [5]),
        .I1(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][5]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(sig_shift_case_reg[2]),
        .O(\sig_final_mux_bus[3]_18 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][5]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [5]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [5]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [5]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [5]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCCCAAAAC)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][6]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_10 [6]),
        .I1(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][6]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(sig_shift_case_reg[2]),
        .O(\sig_final_mux_bus[3]_18 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][6]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [6]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [6]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [6]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [6]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCCCAAAAC)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_10 [7]),
        .I1(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(sig_shift_case_reg[2]),
        .O(\sig_final_mux_bus[3]_18 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [7]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [7]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [7]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [7]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h04FF)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1 
       (.I0(\sig_final_mux_bus[3]_19 ),
        .I1(sig_flush_db2_reg_0),
        .I2(ram_full_i_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2 
       (.I0(\sig_final_mux_bus[3]_19 ),
        .I1(sig_advance_pipe_data118_out),
        .O(p_44_out));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hCCCAAAAC)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_3 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_10 [8]),
        .I1(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4_n_0 ),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[2]),
        .O(\sig_final_mux_bus[3]_19 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [8]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [8]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .I4(sig_shift_case_reg[1]),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [8]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0] 
       (.C(m_axi_aclk),
        .CE(p_44_out),
        .D(\sig_final_mux_bus[3]_18 [0]),
        .Q(sig_mm2s_axis_tdata[24]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][1] 
       (.C(m_axi_aclk),
        .CE(p_44_out),
        .D(\sig_final_mux_bus[3]_18 [1]),
        .Q(sig_mm2s_axis_tdata[25]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][2] 
       (.C(m_axi_aclk),
        .CE(p_44_out),
        .D(\sig_final_mux_bus[3]_18 [2]),
        .Q(sig_mm2s_axis_tdata[26]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][3] 
       (.C(m_axi_aclk),
        .CE(p_44_out),
        .D(\sig_final_mux_bus[3]_18 [3]),
        .Q(sig_mm2s_axis_tdata[27]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][4] 
       (.C(m_axi_aclk),
        .CE(p_44_out),
        .D(\sig_final_mux_bus[3]_18 [4]),
        .Q(sig_mm2s_axis_tdata[28]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][5] 
       (.C(m_axi_aclk),
        .CE(p_44_out),
        .D(\sig_final_mux_bus[3]_18 [5]),
        .Q(sig_mm2s_axis_tdata[29]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][6] 
       (.C(m_axi_aclk),
        .CE(p_44_out),
        .D(\sig_final_mux_bus[3]_18 [6]),
        .Q(sig_mm2s_axis_tdata[30]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] 
       (.C(m_axi_aclk),
        .CE(p_44_out),
        .D(\sig_final_mux_bus[3]_18 [7]),
        .Q(sig_mm2s_axis_tdata[31]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] 
       (.C(m_axi_aclk),
        .CE(p_44_out),
        .D(\sig_final_mux_bus[3]_19 ),
        .Q(DIBDI[3]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFFAC00AA00AC)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_1 
       (.I0(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_11 [0]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [0]),
        .I2(sig_shift_case_reg[1]),
        .I3(sig_shift_case_reg[2]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_2_n_0 ),
        .O(\sig_final_mux_bus[4]_28 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [0]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [0]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [0]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [0]),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFFAC00AA00AC)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_1 
       (.I0(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_11 [1]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [1]),
        .I2(sig_shift_case_reg[1]),
        .I3(sig_shift_case_reg[2]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_2_n_0 ),
        .O(\sig_final_mux_bus[4]_28 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [1]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [1]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [1]),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFFAC00AA00AC)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_1 
       (.I0(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_11 [2]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [2]),
        .I2(sig_shift_case_reg[1]),
        .I3(sig_shift_case_reg[2]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_2_n_0 ),
        .O(\sig_final_mux_bus[4]_28 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [2]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [2]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [2]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [2]),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFFAC00AA00AC)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_1 
       (.I0(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_11 [3]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [3]),
        .I2(sig_shift_case_reg[1]),
        .I3(sig_shift_case_reg[2]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_2_n_0 ),
        .O(\sig_final_mux_bus[4]_28 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [3]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [3]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [3]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [3]),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFFAC00AA00AC)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][4]_i_1 
       (.I0(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_11 [4]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [4]),
        .I2(sig_shift_case_reg[1]),
        .I3(sig_shift_case_reg[2]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][4]_i_2_n_0 ),
        .O(\sig_final_mux_bus[4]_28 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][4]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [4]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [4]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [4]),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFFAC00AA00AC)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_1 
       (.I0(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_11 [5]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [5]),
        .I2(sig_shift_case_reg[1]),
        .I3(sig_shift_case_reg[2]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_2_n_0 ),
        .O(\sig_final_mux_bus[4]_28 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [5]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [5]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [5]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [5]),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFFAC00AA00AC)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_1 
       (.I0(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_11 [6]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [6]),
        .I2(sig_shift_case_reg[1]),
        .I3(sig_shift_case_reg[2]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_2_n_0 ),
        .O(\sig_final_mux_bus[4]_28 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [6]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [6]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [6]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [6]),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFFAC00AA00AC)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_1 
       (.I0(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_11 [7]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [7]),
        .I2(sig_shift_case_reg[1]),
        .I3(sig_shift_case_reg[2]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_2_n_0 ),
        .O(\sig_final_mux_bus[4]_28 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [7]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [7]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [7]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [7]),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h04FF)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1 
       (.I0(\sig_final_mux_bus[4]_25 ),
        .I1(sig_flush_db2_reg_0),
        .I2(ram_full_i_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_2 
       (.I0(\sig_final_mux_bus[4]_25 ),
        .I1(sig_advance_pipe_data118_out),
        .O(p_40_out));
  LUT6 #(
    .INIT(64'hFFAAFFAC00AA00AC)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_3 
       (.I0(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_11 [8]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [8]),
        .I2(sig_shift_case_reg[1]),
        .I3(sig_shift_case_reg[2]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_4_n_0 ),
        .O(\sig_final_mux_bus[4]_25 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_4 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [8]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [8]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [8]),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_4_n_0 ));
  FDRE \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][0] 
       (.C(m_axi_aclk),
        .CE(p_40_out),
        .D(\sig_final_mux_bus[4]_28 [0]),
        .Q(sig_mm2s_axis_tdata[32]),
        .R(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][1] 
       (.C(m_axi_aclk),
        .CE(p_40_out),
        .D(\sig_final_mux_bus[4]_28 [1]),
        .Q(sig_mm2s_axis_tdata[33]),
        .R(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][2] 
       (.C(m_axi_aclk),
        .CE(p_40_out),
        .D(\sig_final_mux_bus[4]_28 [2]),
        .Q(sig_mm2s_axis_tdata[34]),
        .R(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][3] 
       (.C(m_axi_aclk),
        .CE(p_40_out),
        .D(\sig_final_mux_bus[4]_28 [3]),
        .Q(sig_mm2s_axis_tdata[35]),
        .R(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][4] 
       (.C(m_axi_aclk),
        .CE(p_40_out),
        .D(\sig_final_mux_bus[4]_28 [4]),
        .Q(sig_mm2s_axis_tdata[36]),
        .R(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][5] 
       (.C(m_axi_aclk),
        .CE(p_40_out),
        .D(\sig_final_mux_bus[4]_28 [5]),
        .Q(sig_mm2s_axis_tdata[37]),
        .R(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][6] 
       (.C(m_axi_aclk),
        .CE(p_40_out),
        .D(\sig_final_mux_bus[4]_28 [6]),
        .Q(sig_mm2s_axis_tdata[38]),
        .R(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][7] 
       (.C(m_axi_aclk),
        .CE(p_40_out),
        .D(\sig_final_mux_bus[4]_28 [7]),
        .Q(sig_mm2s_axis_tdata[39]),
        .R(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8] 
       (.C(m_axi_aclk),
        .CE(p_40_out),
        .D(\sig_final_mux_bus[4]_25 ),
        .Q(DIBDI[4]),
        .R(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0CACACACACFC0)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_1 
       (.I0(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_12 [0]),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_2_n_0 ),
        .I2(sig_shift_case_reg[2]),
        .I3(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\sig_final_mux_bus[5]_15 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_2 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [0]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [0]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [0]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [0]),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_3 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [0]),
        .I1(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [0]),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0CACACACACFC0)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_1 
       (.I0(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_12 [1]),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_2_n_0 ),
        .I2(sig_shift_case_reg[2]),
        .I3(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\sig_final_mux_bus[5]_15 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_2 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [1]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [1]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [1]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [1]),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_3 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [1]),
        .I1(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [1]),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0CACACACACFC0)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_1 
       (.I0(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_12 [2]),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_2_n_0 ),
        .I2(sig_shift_case_reg[2]),
        .I3(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\sig_final_mux_bus[5]_15 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_2 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [2]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [2]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [2]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [2]),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_3 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [2]),
        .I1(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [2]),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0CACACACACFC0)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_1 
       (.I0(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_12 [3]),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_2_n_0 ),
        .I2(sig_shift_case_reg[2]),
        .I3(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\sig_final_mux_bus[5]_15 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_2 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [3]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [3]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [3]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [3]),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_3 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [3]),
        .I1(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [3]),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0CACACACACFC0)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_1 
       (.I0(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_12 [4]),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_2_n_0 ),
        .I2(sig_shift_case_reg[2]),
        .I3(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\sig_final_mux_bus[5]_15 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_2 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [4]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [4]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [4]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_3 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [4]),
        .I1(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [4]),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0CACACACACFC0)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_1 
       (.I0(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_12 [5]),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_2_n_0 ),
        .I2(sig_shift_case_reg[2]),
        .I3(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\sig_final_mux_bus[5]_15 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_2 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [5]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [5]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [5]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [5]),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_3 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [5]),
        .I1(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [5]),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0CACACACACFC0)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_1 
       (.I0(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_12 [6]),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_2_n_0 ),
        .I2(sig_shift_case_reg[2]),
        .I3(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\sig_final_mux_bus[5]_15 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_2 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [6]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [6]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [6]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [6]),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_3 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [6]),
        .I1(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [6]),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0CACACACACFC0)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_1 
       (.I0(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_12 [7]),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_2_n_0 ),
        .I2(sig_shift_case_reg[2]),
        .I3(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\sig_final_mux_bus[5]_15 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_2 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [7]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [7]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [7]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [7]),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_3 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [7]),
        .I1(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [7]),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h04FF)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1 
       (.I0(\sig_final_mux_bus[5]_14 ),
        .I1(sig_flush_db2_reg_0),
        .I2(ram_full_i_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_2 
       (.I0(\sig_final_mux_bus[5]_14 ),
        .I1(sig_advance_pipe_data118_out),
        .O(p_36_out));
  LUT6 #(
    .INIT(64'hCFC0CACACACACFC0)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_3 
       (.I0(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_12 [8]),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_4_n_0 ),
        .I2(sig_shift_case_reg[2]),
        .I3(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_5_n_0 ),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\sig_final_mux_bus[5]_14 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_4 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [8]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [8]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [8]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_5 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [8]),
        .I1(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [8]),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_5_n_0 ));
  FDRE \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][0] 
       (.C(m_axi_aclk),
        .CE(p_36_out),
        .D(\sig_final_mux_bus[5]_15 [0]),
        .Q(sig_mm2s_axis_tdata[40]),
        .R(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][1] 
       (.C(m_axi_aclk),
        .CE(p_36_out),
        .D(\sig_final_mux_bus[5]_15 [1]),
        .Q(sig_mm2s_axis_tdata[41]),
        .R(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][2] 
       (.C(m_axi_aclk),
        .CE(p_36_out),
        .D(\sig_final_mux_bus[5]_15 [2]),
        .Q(sig_mm2s_axis_tdata[42]),
        .R(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][3] 
       (.C(m_axi_aclk),
        .CE(p_36_out),
        .D(\sig_final_mux_bus[5]_15 [3]),
        .Q(sig_mm2s_axis_tdata[43]),
        .R(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][4] 
       (.C(m_axi_aclk),
        .CE(p_36_out),
        .D(\sig_final_mux_bus[5]_15 [4]),
        .Q(sig_mm2s_axis_tdata[44]),
        .R(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][5] 
       (.C(m_axi_aclk),
        .CE(p_36_out),
        .D(\sig_final_mux_bus[5]_15 [5]),
        .Q(sig_mm2s_axis_tdata[45]),
        .R(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][6] 
       (.C(m_axi_aclk),
        .CE(p_36_out),
        .D(\sig_final_mux_bus[5]_15 [6]),
        .Q(sig_mm2s_axis_tdata[46]),
        .R(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][7] 
       (.C(m_axi_aclk),
        .CE(p_36_out),
        .D(\sig_final_mux_bus[5]_15 [7]),
        .Q(sig_mm2s_axis_tdata[47]),
        .R(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8] 
       (.C(m_axi_aclk),
        .CE(p_36_out),
        .D(\sig_final_mux_bus[5]_14 ),
        .Q(DIBDI[5]),
        .R(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0CFC0CACACFC0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_1 
       (.I0(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_13 [0]),
        .I1(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_2_n_0 ),
        .I2(sig_shift_case_reg[2]),
        .I3(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\sig_final_mux_bus[6]_29 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_2 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [0]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [0]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [0]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [0]),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_3 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [0]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [0]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [0]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0CFC0CACACFC0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_1 
       (.I0(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_13 [1]),
        .I1(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_2_n_0 ),
        .I2(sig_shift_case_reg[2]),
        .I3(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\sig_final_mux_bus[6]_29 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_2 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [1]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [1]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [1]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [1]),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_3 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [1]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [1]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [1]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0CFC0CACACFC0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_1 
       (.I0(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_13 [2]),
        .I1(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_2_n_0 ),
        .I2(sig_shift_case_reg[2]),
        .I3(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\sig_final_mux_bus[6]_29 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_2 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [2]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [2]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [2]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [2]),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_3 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [2]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [2]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [2]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0CFC0CACACFC0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_1 
       (.I0(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_13 [3]),
        .I1(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_2_n_0 ),
        .I2(sig_shift_case_reg[2]),
        .I3(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\sig_final_mux_bus[6]_29 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_2 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [3]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [3]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [3]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [3]),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_3 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [3]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [3]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [3]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0CFC0CACACFC0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_1 
       (.I0(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_13 [4]),
        .I1(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_2_n_0 ),
        .I2(sig_shift_case_reg[2]),
        .I3(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\sig_final_mux_bus[6]_29 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_2 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [4]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [4]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [4]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [4]),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_3 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [4]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [4]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0CFC0CACACFC0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_1 
       (.I0(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_13 [5]),
        .I1(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_2_n_0 ),
        .I2(sig_shift_case_reg[2]),
        .I3(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\sig_final_mux_bus[6]_29 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_2 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [5]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [5]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [5]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [5]),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_3 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [5]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [5]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [5]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0CFC0CACACFC0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_1 
       (.I0(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_13 [6]),
        .I1(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_2_n_0 ),
        .I2(sig_shift_case_reg[2]),
        .I3(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\sig_final_mux_bus[6]_29 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_2 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [6]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [6]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [6]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [6]),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_3 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [6]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [6]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [6]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0CFC0CACACFC0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_1 
       (.I0(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_13 [7]),
        .I1(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_2_n_0 ),
        .I2(sig_shift_case_reg[2]),
        .I3(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\sig_final_mux_bus[6]_29 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_2 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [7]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [7]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [7]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [7]),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_3 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [7]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [7]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [7]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h04FF)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1 
       (.I0(\sig_final_mux_bus[6]_24 ),
        .I1(sig_flush_db2_reg_0),
        .I2(ram_full_i_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_2 
       (.I0(\sig_final_mux_bus[6]_24 ),
        .I1(sig_advance_pipe_data118_out),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0CFC0CACACFC0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_3 
       (.I0(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_13 [8]),
        .I1(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_4_n_0 ),
        .I2(sig_shift_case_reg[2]),
        .I3(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_5_n_0 ),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\sig_final_mux_bus[6]_24 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_4 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [8]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [8]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [8]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [8]),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_5 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [8]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [8]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_5_n_0 ));
  FDRE \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][0] 
       (.C(m_axi_aclk),
        .CE(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_2_n_0 ),
        .D(\sig_final_mux_bus[6]_29 [0]),
        .Q(sig_mm2s_axis_tdata[48]),
        .R(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][1] 
       (.C(m_axi_aclk),
        .CE(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_2_n_0 ),
        .D(\sig_final_mux_bus[6]_29 [1]),
        .Q(sig_mm2s_axis_tdata[49]),
        .R(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][2] 
       (.C(m_axi_aclk),
        .CE(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_2_n_0 ),
        .D(\sig_final_mux_bus[6]_29 [2]),
        .Q(sig_mm2s_axis_tdata[50]),
        .R(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][3] 
       (.C(m_axi_aclk),
        .CE(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_2_n_0 ),
        .D(\sig_final_mux_bus[6]_29 [3]),
        .Q(sig_mm2s_axis_tdata[51]),
        .R(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][4] 
       (.C(m_axi_aclk),
        .CE(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_2_n_0 ),
        .D(\sig_final_mux_bus[6]_29 [4]),
        .Q(sig_mm2s_axis_tdata[52]),
        .R(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][5] 
       (.C(m_axi_aclk),
        .CE(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_2_n_0 ),
        .D(\sig_final_mux_bus[6]_29 [5]),
        .Q(sig_mm2s_axis_tdata[53]),
        .R(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][6] 
       (.C(m_axi_aclk),
        .CE(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_2_n_0 ),
        .D(\sig_final_mux_bus[6]_29 [6]),
        .Q(sig_mm2s_axis_tdata[54]),
        .R(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][7] 
       (.C(m_axi_aclk),
        .CE(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_2_n_0 ),
        .D(\sig_final_mux_bus[6]_29 [7]),
        .Q(sig_mm2s_axis_tdata[55]),
        .R(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8] 
       (.C(m_axi_aclk),
        .CE(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_2_n_0 ),
        .D(\sig_final_mux_bus[6]_24 ),
        .Q(DIBDI[6]),
        .R(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [0]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [0]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [0]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][0] ),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_3 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [0]),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [0]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [0]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [0]),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [1]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [1]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [1]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][1] ),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_3 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [1]),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [1]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [1]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [1]),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [2]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [2]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [2]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][2] ),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_3 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [2]),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [2]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [2]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [2]),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [3]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [3]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [3]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][3] ),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_3 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [3]),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [3]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [3]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [3]),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [4]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [4]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][4] ),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_3 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [4]),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [4]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [4]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [4]),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [5]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [5]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [5]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][5] ),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_3 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [5]),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [5]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [5]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [5]),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [6]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [6]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [6]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][6] ),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_3 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [6]),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [6]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [6]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [6]),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [7]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [7]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [7]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][7] ),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_3 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [7]),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [7]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [7]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [7]),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h04FF)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1 
       (.I0(\sig_pass_mux_bus[7]_22 ),
        .I1(sig_flush_db2_reg_0),
        .I2(ram_full_i_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_2 
       (.I0(\sig_pass_mux_bus[7]_22 ),
        .I1(sig_advance_pipe_data118_out),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_4 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [8]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [8]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(p_0_in59_in),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_5 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [8]),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [8]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [8]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [8]),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_5_n_0 ));
  FDRE \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][0] 
       (.C(m_axi_aclk),
        .CE(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_2_n_0 ),
        .D(\GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y [0]),
        .Q(sig_mm2s_axis_tdata[56]),
        .R(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0 ));
  MUXF7 \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][0]_i_1 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y [0]),
        .S(sig_shift_case_reg[2]));
  FDRE \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][1] 
       (.C(m_axi_aclk),
        .CE(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_2_n_0 ),
        .D(\GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y [1]),
        .Q(sig_mm2s_axis_tdata[57]),
        .R(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0 ));
  MUXF7 \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][1]_i_1 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y [1]),
        .S(sig_shift_case_reg[2]));
  FDRE \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][2] 
       (.C(m_axi_aclk),
        .CE(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_2_n_0 ),
        .D(\GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y [2]),
        .Q(sig_mm2s_axis_tdata[58]),
        .R(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0 ));
  MUXF7 \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][2]_i_1 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y [2]),
        .S(sig_shift_case_reg[2]));
  FDRE \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][3] 
       (.C(m_axi_aclk),
        .CE(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_2_n_0 ),
        .D(\GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y [3]),
        .Q(sig_mm2s_axis_tdata[59]),
        .R(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0 ));
  MUXF7 \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][3]_i_1 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y [3]),
        .S(sig_shift_case_reg[2]));
  FDRE \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][4] 
       (.C(m_axi_aclk),
        .CE(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_2_n_0 ),
        .D(\GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y [4]),
        .Q(sig_mm2s_axis_tdata[60]),
        .R(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0 ));
  MUXF7 \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][4]_i_1 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y [4]),
        .S(sig_shift_case_reg[2]));
  FDRE \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][5] 
       (.C(m_axi_aclk),
        .CE(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_2_n_0 ),
        .D(\GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y [5]),
        .Q(sig_mm2s_axis_tdata[61]),
        .R(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0 ));
  MUXF7 \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][5]_i_1 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y [5]),
        .S(sig_shift_case_reg[2]));
  FDRE \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][6] 
       (.C(m_axi_aclk),
        .CE(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_2_n_0 ),
        .D(\GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y [6]),
        .Q(sig_mm2s_axis_tdata[62]),
        .R(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0 ));
  MUXF7 \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][6]_i_1 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y [6]),
        .S(sig_shift_case_reg[2]));
  FDRE \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7] 
       (.C(m_axi_aclk),
        .CE(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_2_n_0 ),
        .D(\GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y [7]),
        .Q(sig_mm2s_axis_tdata[63]),
        .R(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0 ));
  MUXF7 \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]_i_1 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_3_n_0 ),
        .O(\GEN_MUXFARM_64.I_MUX8_1_PASS_B7/Y [7]),
        .S(sig_shift_case_reg[2]));
  FDRE \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8] 
       (.C(m_axi_aclk),
        .CE(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_2_n_0 ),
        .D(\sig_pass_mux_bus[7]_22 ),
        .Q(DIBDI[7]),
        .R(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0 ));
  MUXF7 \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]_i_3 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_4_n_0 ),
        .I1(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_5_n_0 ),
        .O(\sig_pass_mux_bus[7]_22 ),
        .S(sig_shift_case_reg[2]));
  LUT5 #(
    .INIT(32'h6FFF6000)) 
    g0_b0
       (.I0(\GEN_MUXFARM_64.sig_cntl_state_64_reg [0]),
        .I1(Q[0]),
        .I2(sig_rdc2dre_new_align),
        .I3(sig_input_accept119_out),
        .I4(sig_shift_case_reg[0]),
        .O(g0_b0_n_0));
  LUT6 #(
    .INIT(64'h0010101000000000)) 
    g0_b0_i_1
       (.I0(sig_flush_db1),
        .I1(sig_flush_db2),
        .I2(sig_enable_input_rdy),
        .I3(sig_flush_db2_reg_0),
        .I4(ram_full_i_reg),
        .I5(sig_rdc2sf_wvalid),
        .O(sig_input_accept119_out));
  LUT5 #(
    .INIT(32'h6FFF6000)) 
    g0_b0_rep
       (.I0(\GEN_MUXFARM_64.sig_cntl_state_64_reg [0]),
        .I1(Q[0]),
        .I2(sig_rdc2dre_new_align),
        .I3(sig_input_accept119_out),
        .I4(sig_shift_case_reg[0]),
        .O(g0_b0_rep_n_0));
  LUT5 #(
    .INIT(32'h6FFF6000)) 
    g0_b0_rep__0
       (.I0(\GEN_MUXFARM_64.sig_cntl_state_64_reg [0]),
        .I1(Q[0]),
        .I2(sig_rdc2dre_new_align),
        .I3(sig_input_accept119_out),
        .I4(sig_shift_case_reg[0]),
        .O(g0_b0_rep__0_n_0));
  LUT4 #(
    .INIT(16'h39C6)) 
    g0_b1
       (.I0(\GEN_MUXFARM_64.sig_cntl_state_64_reg [0]),
        .I1(\GEN_MUXFARM_64.sig_cntl_state_64_reg [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(g0_b1_n_0));
  LUT6 #(
    .INIT(64'h0F87C3E1F0783C1E)) 
    g0_b2
       (.I0(\GEN_MUXFARM_64.sig_cntl_state_64_reg [0]),
        .I1(\GEN_MUXFARM_64.sig_cntl_state_64_reg [1]),
        .I2(\GEN_MUXFARM_64.sig_cntl_state_64_reg [2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(g0_b2_n_0));
  LUT6 #(
    .INIT(64'h00AACCCC00FACCCC)) 
    g0_b2_i_1
       (.I0(DIBDI[6]),
        .I1(\sig_next_dre_dest_align_reg_reg[2] [0]),
        .I2(g0_b2_i_4_n_0),
        .I3(DIBDI[7]),
        .I4(sig_rdc2dre_use_autodest),
        .I5(DIBDI[5]),
        .O(\GEN_MUXFARM_64.sig_cntl_state_64_reg [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0EFF0E00)) 
    g0_b2_i_2
       (.I0(DIBDI[6]),
        .I1(DIBDI[5]),
        .I2(DIBDI[7]),
        .I3(sig_rdc2dre_use_autodest),
        .I4(\sig_next_dre_dest_align_reg_reg[2] [1]),
        .I5(g0_b2_i_5_n_0),
        .O(\GEN_MUXFARM_64.sig_cntl_state_64_reg [1]));
  LUT6 #(
    .INIT(64'hAAFEFFFFAAFEAAAA)) 
    g0_b2_i_3
       (.I0(g0_b2_i_6_n_0),
        .I1(DIBDI[4]),
        .I2(DIBDI[3]),
        .I3(DIBDI[7]),
        .I4(sig_rdc2dre_use_autodest),
        .I5(\sig_next_dre_dest_align_reg_reg[2] [2]),
        .O(\GEN_MUXFARM_64.sig_cntl_state_64_reg [2]));
  LUT5 #(
    .INIT(32'hFFFF5510)) 
    g0_b2_i_4
       (.I0(DIBDI[3]),
        .I1(DIBDI[1]),
        .I2(DIBDI[0]),
        .I3(DIBDI[2]),
        .I4(DIBDI[4]),
        .O(g0_b2_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000111000000000)) 
    g0_b2_i_5
       (.I0(DIBDI[3]),
        .I1(DIBDI[4]),
        .I2(DIBDI[1]),
        .I3(DIBDI[2]),
        .I4(DIBDI[7]),
        .I5(sig_rdc2dre_use_autodest),
        .O(g0_b2_i_5_n_0));
  LUT4 #(
    .INIT(16'h0E00)) 
    g0_b2_i_6
       (.I0(DIBDI[6]),
        .I1(DIBDI[5]),
        .I2(DIBDI[7]),
        .I3(sig_rdc2dre_use_autodest),
        .O(g0_b2_i_6_n_0));
  LUT6 #(
    .INIT(64'h8888888888888A88)) 
    m_axi_rready_INST_0
       (.I0(sig_advance_pipe19_out__1),
        .I1(sig_data2addr_stop_req),
        .I2(ram_full_i_reg_0),
        .I3(sig_enable_input_rdy),
        .I4(sig_flush_db2),
        .I5(sig_flush_db1),
        .O(m_axi_rready));
  LUT6 #(
    .INIT(64'hE0E0E0E0F0000000)) 
    sig_dre_tvalid_i_i_1
       (.I0(sig_final_mux_has_tlast),
        .I1(\sig_pass_mux_bus[7]_22 ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(ram_full_i_reg),
        .I4(sig_flush_db2_reg_0),
        .I5(sig_advance_pipe_data118_out),
        .O(sig_dre_tvalid_i_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h54)) 
    sig_dre_tvalid_i_i_10
       (.I0(sig_shift_case_reg[2]),
        .I1(sig_shift_case_reg[1]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(sig_final_mux_sel__1[4]));
  LUT6 #(
    .INIT(64'h5F5F5BFBFFFF5BFB)) 
    sig_dre_tvalid_i_i_11
       (.I0(sig_shift_case_reg[2]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [9]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [9]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [9]),
        .O(sig_dre_tvalid_i_i_11_n_0));
  LUT6 #(
    .INIT(64'hCACAAAAAAAAAAFA0)) 
    sig_dre_tvalid_i_i_12
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8 [9]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [9]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [9]),
        .I4(sig_shift_case_reg[2]),
        .I5(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\sig_final_mux_bus[1]__0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sig_dre_tvalid_i_i_13
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [9]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [9]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [9]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg_n_0_[7][9] ),
        .O(sig_dre_tvalid_i_i_13_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sig_dre_tvalid_i_i_14
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [9]),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [9]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [9]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [9]),
        .O(sig_dre_tvalid_i_i_14_n_0));
  LUT6 #(
    .INIT(64'h00005BFBFFFF5BFB)) 
    sig_dre_tvalid_i_i_15
       (.I0(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [9]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [9]),
        .I4(sig_shift_case_reg[2]),
        .I5(sig_dre_tvalid_i_i_21_n_0),
        .O(sig_dre_tvalid_i_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h06)) 
    sig_dre_tvalid_i_i_16
       (.I0(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I1(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(sig_shift_case_reg[2]),
        .O(sig_dre_tvalid_i_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h02)) 
    sig_dre_tvalid_i_i_17
       (.I0(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I1(sig_shift_case_reg[2]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(sig_final_mux_sel__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    sig_dre_tvalid_i_i_19
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [9]),
        .I1(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [9]),
        .O(sig_dre_tvalid_i_i_19_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_dre_tvalid_i_i_2
       (.I0(sig_dre_tvalid_i_i_3_n_0),
        .I1(sig_dre_tvalid_i_i_4_n_0),
        .I2(sig_dre_tvalid_i_i_5_n_0),
        .I3(sig_dre_tvalid_i_i_6_n_0),
        .O(sig_final_mux_has_tlast));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    sig_dre_tvalid_i_i_20
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [9]),
        .I1(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [9]),
        .O(sig_dre_tvalid_i_i_20_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sig_dre_tvalid_i_i_21
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [9]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [9]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [9]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [9]),
        .O(sig_dre_tvalid_i_i_21_n_0));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    sig_dre_tvalid_i_i_22
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [9]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [9]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [9]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(sig_dre_tvalid_i_i_22_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sig_dre_tvalid_i_i_23
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [9]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [9]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [9]),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [9]),
        .O(sig_dre_tvalid_i_i_23_n_0));
  LUT6 #(
    .INIT(64'hFFFFE4FFE4FFE4FF)) 
    sig_dre_tvalid_i_i_3
       (.I0(sig_final_mux_sel__1[3]),
        .I1(sig_dre_tvalid_i_i_8_n_0),
        .I2(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_10 [9]),
        .I3(sig_dre_tvalid_i_i_9_n_0),
        .I4(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_11 [9]),
        .I5(sig_final_mux_sel__1[4]),
        .O(sig_dre_tvalid_i_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF5D5DDDD5)) 
    sig_dre_tvalid_i_i_4
       (.I0(sig_dre_tvalid_i_i_11_n_0),
        .I1(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9 [9]),
        .I2(sig_shift_case_reg[2]),
        .I3(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_64.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\sig_final_mux_bus[1]__0 ),
        .O(sig_dre_tvalid_i_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFE2E2FFE2E2)) 
    sig_dre_tvalid_i_i_5
       (.I0(sig_dre_tvalid_i_i_13_n_0),
        .I1(sig_shift_case_reg[2]),
        .I2(sig_dre_tvalid_i_i_14_n_0),
        .I3(sig_final_mux_sel__1[0]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [9]),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7 [9]),
        .O(sig_dre_tvalid_i_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFD5D5FFD5D5)) 
    sig_dre_tvalid_i_i_6
       (.I0(sig_dre_tvalid_i_i_15_n_0),
        .I1(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_12 [9]),
        .I2(sig_dre_tvalid_i_i_16_n_0),
        .I3(sig_final_mux_sel__1[6]),
        .I4(\GEN_MUXFARM_64.I_MUX8_1_PASS_B6/Y__39 ),
        .I5(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_13 [9]),
        .O(sig_dre_tvalid_i_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    sig_dre_tvalid_i_i_7
       (.I0(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[2]),
        .O(sig_final_mux_sel__1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sig_dre_tvalid_i_i_8
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [9]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [9]),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [9]),
        .I4(sig_shift_case_reg[1]),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [9]),
        .O(sig_dre_tvalid_i_i_8_n_0));
  LUT6 #(
    .INIT(64'h55FF33F055FF33FF)) 
    sig_dre_tvalid_i_i_9
       (.I0(sig_dre_tvalid_i_i_19_n_0),
        .I1(sig_dre_tvalid_i_i_20_n_0),
        .I2(\GEN_MUXFARM_64.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(sig_shift_case_reg[2]),
        .I4(sig_shift_case_reg[1]),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [9]),
        .O(sig_dre_tvalid_i_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_dre_tvalid_i_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_dre_tvalid_i_i_1_n_0),
        .Q(sig_flush_db2_reg_0),
        .R(1'b0));
  MUXF7 sig_dre_tvalid_i_reg_i_18
       (.I0(sig_dre_tvalid_i_i_22_n_0),
        .I1(sig_dre_tvalid_i_i_23_n_0),
        .O(\GEN_MUXFARM_64.I_MUX8_1_PASS_B6/Y__39 ),
        .S(sig_shift_case_reg[2]));
  FDRE #(
    .INIT(1'b0)) 
    sig_enable_input_rdy_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(sig_enable_input_rdy),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h00000000EEE2E2E2)) 
    sig_flush_db1_i_1
       (.I0(sig_flush_db1),
        .I1(sig_input_accept119_out),
        .I2(sig_rdc2sf_wlast),
        .I3(sig_next_eof_reg_reg),
        .I4(m_axi_rlast),
        .I5(sig_flush_db1_i_3_n_0),
        .O(sig_flush_db1_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h70FF)) 
    sig_flush_db1_i_3
       (.I0(ram_full_i_reg),
        .I1(sig_flush_db2_reg_0),
        .I2(sig_flush_db2),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_flush_db1_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_flush_db1_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_flush_db1_i_1_n_0),
        .Q(sig_flush_db1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hC0080808)) 
    sig_flush_db2_i_1
       (.I0(sig_flush_db1),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_flush_db2),
        .I3(sig_flush_db2_reg_0),
        .I4(ram_full_i_reg),
        .O(sig_flush_db2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_flush_db2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_flush_db2_i_1_n_0),
        .Q(sig_flush_db2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_last_mmap_dbeat_reg_i_1__0
       (.I0(m_axi_rlast),
        .I1(sig_good_mmap_dbeat15_out__0),
        .O(sig_last_mmap_dbeat));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_next_tag_reg[3]_i_5 
       (.I0(m_axi_rvalid),
        .I1(m_axi_rready),
        .O(sig_good_mmap_dbeat15_out__0));
  LUT6 #(
    .INIT(64'hC0C0C0C0A000A0A0)) 
    sig_tlast_out_i_1
       (.I0(DIBDI[8]),
        .I1(sig_final_mux_has_tlast),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(ram_full_i_reg),
        .I4(sig_flush_db2_reg_0),
        .I5(sig_advance_pipe_data118_out),
        .O(sig_tlast_out_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_tlast_out_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_tlast_out_i_1_n_0),
        .Q(DIBDI[8]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \sig_uncom_wrcnt[0]_i_1 
       (.I0(sig_uncom_wrcnt[0]),
        .I1(sig_flush_db2_reg_0),
        .I2(ram_full_i_reg),
        .I3(sig_posted_to_axi_2_reg),
        .I4(sig_uncom_wrcnt0[0]),
        .O(\sig_uncom_wrcnt_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \sig_uncom_wrcnt[1]_i_1 
       (.I0(sig_uncom_wrcnt[1]),
        .I1(sig_flush_db2_reg_0),
        .I2(ram_full_i_reg),
        .I3(sig_posted_to_axi_2_reg),
        .I4(sig_uncom_wrcnt0[1]),
        .O(\sig_uncom_wrcnt_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \sig_uncom_wrcnt[2]_i_1 
       (.I0(sig_uncom_wrcnt[2]),
        .I1(sig_flush_db2_reg_0),
        .I2(ram_full_i_reg),
        .I3(sig_posted_to_axi_2_reg),
        .I4(sig_uncom_wrcnt0[2]),
        .O(\sig_uncom_wrcnt_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \sig_uncom_wrcnt[3]_i_1 
       (.I0(sig_uncom_wrcnt[3]),
        .I1(sig_flush_db2_reg_0),
        .I2(ram_full_i_reg),
        .I3(sig_posted_to_axi_2_reg),
        .I4(sig_uncom_wrcnt0[3]),
        .O(\sig_uncom_wrcnt_reg[7]_0 [3]));
  LUT3 #(
    .INIT(8'hFB)) 
    \sig_uncom_wrcnt[3]_i_4 
       (.I0(ram_full_i_reg),
        .I1(sig_flush_db2_reg_0),
        .I2(sig_posted_to_axi_2_reg),
        .O(DI));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \sig_uncom_wrcnt[4]_i_1 
       (.I0(sig_uncom_wrcnt[4]),
        .I1(sig_flush_db2_reg_0),
        .I2(ram_full_i_reg),
        .I3(sig_posted_to_axi_2_reg),
        .I4(sig_uncom_wrcnt0[4]),
        .O(\sig_uncom_wrcnt_reg[7]_0 [4]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \sig_uncom_wrcnt[5]_i_1 
       (.I0(sig_uncom_wrcnt[5]),
        .I1(sig_flush_db2_reg_0),
        .I2(ram_full_i_reg),
        .I3(sig_posted_to_axi_2_reg),
        .I4(sig_uncom_wrcnt0[5]),
        .O(\sig_uncom_wrcnt_reg[7]_0 [5]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \sig_uncom_wrcnt[6]_i_1 
       (.I0(sig_uncom_wrcnt[6]),
        .I1(sig_flush_db2_reg_0),
        .I2(ram_full_i_reg),
        .I3(sig_posted_to_axi_2_reg),
        .I4(sig_uncom_wrcnt0[6]),
        .O(\sig_uncom_wrcnt_reg[7]_0 [6]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \sig_uncom_wrcnt[7]_i_2 
       (.I0(sig_uncom_wrcnt[7]),
        .I1(sig_flush_db2_reg_0),
        .I2(ram_full_i_reg),
        .I3(sig_posted_to_axi_2_reg),
        .I4(sig_uncom_wrcnt0[7]),
        .O(\sig_uncom_wrcnt_reg[7]_0 [7]));
  LUT3 #(
    .INIT(8'hFB)) 
    \sig_uncom_wrcnt[7]_i_5 
       (.I0(ram_full_i_reg),
        .I1(sig_flush_db2_reg_0),
        .I2(sig_posted_to_axi_2_reg),
        .O(\sig_uncom_wrcnt_reg[7] [1]));
  LUT3 #(
    .INIT(8'hFB)) 
    \sig_uncom_wrcnt[7]_i_6 
       (.I0(ram_full_i_reg),
        .I1(sig_flush_db2_reg_0),
        .I2(sig_posted_to_axi_2_reg),
        .O(\sig_uncom_wrcnt_reg[7] [0]));
endmodule

module top_blk_axi_cdma_0_0_axi_datamover_mm2s_full_wrap
   (out,
    sig_rst2all_stop_request,
    sig_init_reg,
    m_axi_arburst,
    m_axi_arvalid,
    \sig_addr_posted_cntr_reg[2] ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    in,
    sig_flush_db2_reg,
    DIBDI,
    \FSM_sequential_sig_sm_state_reg[0] ,
    sig_dm_mm2s_sts_tvalid,
    m_axi_rready,
    \sig_uncom_wrcnt_reg[7] ,
    \sig_uncom_wrcnt_reg[7]_0 ,
    DI,
    sig_sm_state_ns1,
    sig_init_done_reg,
    sig_init_done_reg_0,
    sig_init_done_reg_1,
    sig_init_done_reg_2,
    sig_init_done_reg_3,
    sig_init_done_reg_4,
    sig_halt_cmplt_reg,
    sig_init_done,
    \sig_mm2s_status_reg_reg[6] ,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    sig_mm2s_axis_tdata,
    sig_stream_rst,
    sig_halt_request_reg,
    m_axi_aclk,
    m_axi_rlast,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    ram_full_i_reg,
    p_6_out,
    m_axi_arready,
    reg_dma_sg_mode,
    m_axi_rvalid,
    m_axi_rresp,
    ram_full_i_reg_0,
    p_0_out_2,
    sig_sgcntlr2reg_new_curdesc_wren,
    sig_cntl2s2mm_cmd_tvalid,
    sig_posted_to_axi_2_reg,
    sig_uncom_wrcnt,
    sig_uncom_wrcnt0,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    cdma_tvect_out,
    sig_init_reg2,
    sig_init_done_4,
    sig_init_done_5,
    sig_init_done_6,
    sig_init_done_7,
    sig_init_done_8,
    sig_init_done_9,
    sig_sm_ld_cmd_reg,
    sig_pop_regfifo__0,
    \dmacr_i_reg[3] ,
    m_axi_rdata);
  output out;
  output sig_rst2all_stop_request;
  output sig_init_reg;
  output [0:0]m_axi_arburst;
  output m_axi_arvalid;
  output \sig_addr_posted_cntr_reg[2] ;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  output [0:0]in;
  output sig_flush_db2_reg;
  output [8:0]DIBDI;
  output \FSM_sequential_sig_sm_state_reg[0] ;
  output sig_dm_mm2s_sts_tvalid;
  output m_axi_rready;
  output [1:0]\sig_uncom_wrcnt_reg[7] ;
  output [7:0]\sig_uncom_wrcnt_reg[7]_0 ;
  output [0:0]DI;
  output sig_sm_state_ns1;
  output sig_init_done_reg;
  output sig_init_done_reg_0;
  output sig_init_done_reg_1;
  output sig_init_done_reg_2;
  output sig_init_done_reg_3;
  output sig_init_done_reg_4;
  output sig_halt_cmplt_reg;
  output sig_init_done;
  output [6:0]\sig_mm2s_status_reg_reg[6] ;
  output [31:0]m_axi_araddr;
  output [3:0]m_axi_arlen;
  output [1:0]m_axi_arsize;
  output [63:0]sig_mm2s_axis_tdata;
  input sig_stream_rst;
  input sig_halt_request_reg;
  input m_axi_aclk;
  input m_axi_rlast;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input ram_full_i_reg;
  input p_6_out;
  input m_axi_arready;
  input reg_dma_sg_mode;
  input m_axi_rvalid;
  input [1:0]m_axi_rresp;
  input ram_full_i_reg_0;
  input p_0_out_2;
  input sig_sgcntlr2reg_new_curdesc_wren;
  input sig_cntl2s2mm_cmd_tvalid;
  input sig_posted_to_axi_2_reg;
  input [7:0]sig_uncom_wrcnt;
  input [7:0]sig_uncom_wrcnt0;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  input [0:0]cdma_tvect_out;
  input sig_init_reg2;
  input sig_init_done_4;
  input sig_init_done_5;
  input sig_init_done_6;
  input sig_init_done_7;
  input sig_init_done_8;
  input sig_init_done_9;
  input [0:0]sig_sm_ld_cmd_reg;
  input sig_pop_regfifo__0;
  input [62:0]\dmacr_i_reg[3] ;
  input [63:0]m_axi_rdata;

  wire [0:0]DI;
  wire [8:0]DIBDI;
  wire \FSM_sequential_sig_sm_state_reg[0] ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo ;
  wire \I_CMD_FIFO/sig_init_done ;
  wire I_CMD_STATUS_n_2;
  wire I_CMD_STATUS_n_25;
  wire I_CMD_STATUS_n_26;
  wire I_CMD_STATUS_n_27;
  wire I_CMD_STATUS_n_28;
  wire I_CMD_STATUS_n_29;
  wire I_CMD_STATUS_n_30;
  wire I_CMD_STATUS_n_31;
  wire I_CMD_STATUS_n_32;
  wire I_CMD_STATUS_n_33;
  wire I_CMD_STATUS_n_34;
  wire I_CMD_STATUS_n_35;
  wire I_CMD_STATUS_n_36;
  wire I_CMD_STATUS_n_37;
  wire I_CMD_STATUS_n_38;
  wire I_CMD_STATUS_n_39;
  wire I_CMD_STATUS_n_40;
  wire I_CMD_STATUS_n_46;
  wire I_CMD_STATUS_n_47;
  wire I_CMD_STATUS_n_48;
  wire I_CMD_STATUS_n_49;
  wire I_CMD_STATUS_n_50;
  wire I_CMD_STATUS_n_51;
  wire I_CMD_STATUS_n_52;
  wire I_CMD_STATUS_n_53;
  wire I_CMD_STATUS_n_54;
  wire I_CMD_STATUS_n_55;
  wire I_CMD_STATUS_n_56;
  wire I_CMD_STATUS_n_57;
  wire I_CMD_STATUS_n_58;
  wire I_CMD_STATUS_n_59;
  wire I_CMD_STATUS_n_60;
  wire I_CMD_STATUS_n_61;
  wire I_CMD_STATUS_n_62;
  wire I_CMD_STATUS_n_63;
  wire I_CMD_STATUS_n_64;
  wire I_CMD_STATUS_n_65;
  wire I_CMD_STATUS_n_66;
  wire I_CMD_STATUS_n_67;
  wire I_CMD_STATUS_n_68;
  wire I_CMD_STATUS_n_69;
  wire I_MSTR_PCC_n_72;
  wire I_RD_DATA_CNTL_n_0;
  wire I_RD_DATA_CNTL_n_12;
  wire I_RD_DATA_CNTL_n_20;
  wire I_RD_DATA_CNTL_n_22;
  wire I_RD_DATA_CNTL_n_23;
  wire I_RD_DATA_CNTL_n_24;
  wire I_RD_DATA_CNTL_n_25;
  wire I_RD_DATA_CNTL_n_26;
  wire I_RD_DATA_CNTL_n_31;
  wire I_RD_DATA_CNTL_n_41;
  wire I_RD_DATA_CNTL_n_42;
  wire I_RD_DATA_CNTL_n_43;
  wire I_RD_DATA_CNTL_n_44;
  wire I_RD_DATA_CNTL_n_45;
  wire I_RD_DATA_CNTL_n_46;
  wire I_RD_DATA_CNTL_n_47;
  wire I_RD_DATA_CNTL_n_7;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire [0:0]cdma_tvect_out;
  wire [15:0]data;
  wire [62:0]\dmacr_i_reg[3] ;
  wire [0:0]in;
  wire m_axi_aclk;
  wire [31:0]m_axi_araddr;
  wire [0:0]m_axi_arburst;
  wire [3:0]m_axi_arlen;
  wire m_axi_arready;
  wire [1:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire [63:0]m_axi_rdata;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire out;
  wire p_0_out_2;
  wire p_100_out;
  wire p_104_out;
  wire p_108_out;
  wire p_112_out;
  wire p_115_out;
  wire p_16_out;
  wire p_26_out27_out;
  wire p_6_out;
  wire p_88_out;
  wire p_92_out;
  wire p_96_out;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire reg_dma_sg_mode;
  wire sig_addr2data_addr_posted;
  wire sig_addr2rsc_calc_error;
  wire \sig_addr_posted_cntr_reg[2] ;
  wire sig_addr_reg_empty;
  wire sig_advance_pipe19_out__1;
  wire sig_calc_error_pushed;
  wire sig_cmd2mstr_cmd_valid;
  wire [2:0]sig_cmd_dsa_slice;
  wire sig_cmd_eof_slice;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [3:0]sig_cmd_tag_slice;
  wire sig_cmd_type_slice;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire [3:0]sig_coelsc_tag_reg;
  wire sig_data2addr_stop_req;
  wire sig_data2rsc_calc_err;
  wire sig_data2rsc_slverr;
  wire sig_data2rst_stop_cmplt;
  wire sig_dm_mm2s_sts_tvalid;
  wire sig_flush_db1;
  wire sig_flush_db2_reg;
  wire sig_good_mmap_dbeat15_out__0;
  wire sig_halt_cmplt_reg;
  wire sig_halt_request_reg;
  wire sig_init_done;
  wire sig_init_done_4;
  wire sig_init_done_5;
  wire sig_init_done_6;
  wire sig_init_done_7;
  wire sig_init_done_8;
  wire sig_init_done_9;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_init_done_reg_1;
  wire sig_init_done_reg_2;
  wire sig_init_done_reg_3;
  wire sig_init_done_reg_4;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_input_accept119_out;
  wire [2:0]sig_input_dsa_reg;
  wire sig_input_reg_empty;
  wire sig_last_mmap_dbeat;
  wire [63:0]sig_mm2s_axis_tdata;
  wire [6:0]\sig_mm2s_status_reg_reg[6] ;
  wire [31:3]sig_mstr2addr_addr;
  wire [0:0]sig_mstr2addr_burst;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_cmplt;
  wire sig_mstr2data_cmd_valid;
  wire [2:0]sig_mstr2data_dre_src_align;
  wire sig_mstr2data_drr;
  wire sig_mstr2data_eof;
  wire [7:0]sig_mstr2data_last_strb;
  wire [3:0]sig_mstr2data_len;
  wire sig_mstr2data_sequential;
  wire [3:0]sig_mstr2data_tag;
  wire sig_pop_regfifo__0;
  wire sig_posted_to_axi_2_reg;
  wire sig_push_input_reg11_out;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_reg_full0;
  wire [3:0]sig_rd_sts_tag_reg;
  wire [2:0]sig_rdc2dre_dest_align;
  wire sig_rdc2dre_new_align;
  wire [2:0]sig_rdc2dre_src_align;
  wire sig_rdc2dre_use_autodest;
  wire sig_rdc2sf_wlast;
  wire [7:0]sig_rdc2sf_wstrb;
  wire sig_rdc2sf_wvalid;
  wire sig_rsc2data_ready;
  wire [6:4]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2all_stop_request;
  wire sig_sgcntlr2reg_new_curdesc_wren;
  wire sig_sm_halt_reg;
  wire [0:0]sig_sm_ld_cmd_reg;
  wire sig_sm_state_ns1;
  wire sig_stat2rsc_status_ready;
  wire sig_stream_rst;
  wire [7:0]sig_uncom_wrcnt;
  wire [7:0]sig_uncom_wrcnt0;
  wire [1:0]\sig_uncom_wrcnt_reg[7] ;
  wire [7:0]\sig_uncom_wrcnt_reg[7]_0 ;
  wire [7:0]sig_xfer_strt_strb2use_im3;

  top_blk_axi_cdma_0_0_axi_datamover_mm2s_dre \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64 
       (.D({I_RD_DATA_CNTL_n_7,sig_rdc2sf_wstrb[7],m_axi_rdata[63:56]}),
        .DI(DI),
        .DIBDI(DIBDI),
        .E(p_88_out),
        .Q(sig_rdc2dre_src_align),
        .SR(p_16_out),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .sig_advance_pipe19_out__1(sig_advance_pipe19_out__1),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_dre_tvalid_i_reg_0(I_RD_DATA_CNTL_n_12),
        .sig_dre_tvalid_i_reg_1(I_RD_DATA_CNTL_n_20),
        .sig_dre_tvalid_i_reg_2(p_26_out27_out),
        .sig_dre_tvalid_i_reg_3(I_RD_DATA_CNTL_n_22),
        .sig_dre_tvalid_i_reg_4(I_RD_DATA_CNTL_n_23),
        .sig_dre_tvalid_i_reg_5(I_RD_DATA_CNTL_n_24),
        .sig_dre_tvalid_i_reg_6(I_RD_DATA_CNTL_n_25),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db2_reg_0(sig_flush_db2_reg),
        .sig_good_mmap_dbeat15_out__0(sig_good_mmap_dbeat15_out__0),
        .sig_halt_reg_reg({I_RD_DATA_CNTL_n_41,sig_rdc2sf_wstrb[0],m_axi_rdata[7:0]}),
        .sig_halt_reg_reg_0({I_RD_DATA_CNTL_n_43,sig_rdc2sf_wstrb[2],m_axi_rdata[23:16]}),
        .sig_halt_reg_reg_1({I_RD_DATA_CNTL_n_44,sig_rdc2sf_wstrb[3],m_axi_rdata[31:24]}),
        .sig_halt_reg_reg_2({I_RD_DATA_CNTL_n_45,sig_rdc2sf_wstrb[4],m_axi_rdata[39:32]}),
        .sig_halt_reg_reg_3({I_RD_DATA_CNTL_n_46,sig_rdc2sf_wstrb[5],m_axi_rdata[47:40]}),
        .sig_halt_reg_reg_4({I_RD_DATA_CNTL_n_47,sig_rdc2sf_wstrb[6],m_axi_rdata[55:48]}),
        .sig_input_accept119_out(sig_input_accept119_out),
        .sig_last_mmap_dbeat(sig_last_mmap_dbeat),
        .sig_mm2s_axis_tdata(sig_mm2s_axis_tdata),
        .\sig_next_dre_dest_align_reg_reg[2] (sig_rdc2dre_dest_align),
        .sig_next_eof_reg_reg(I_RD_DATA_CNTL_n_31),
        .\sig_next_strt_strb_reg_reg[0] (p_115_out),
        .\sig_next_strt_strb_reg_reg[1] (p_112_out),
        .\sig_next_strt_strb_reg_reg[2] (p_108_out),
        .\sig_next_strt_strb_reg_reg[3] (p_104_out),
        .\sig_next_strt_strb_reg_reg[4] (p_100_out),
        .\sig_next_strt_strb_reg_reg[5] ({I_RD_DATA_CNTL_n_42,sig_rdc2sf_wstrb[1],m_axi_rdata[15:8]}),
        .\sig_next_strt_strb_reg_reg[5]_0 (p_96_out),
        .\sig_next_strt_strb_reg_reg[6] (p_92_out),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_rdc2dre_new_align(sig_rdc2dre_new_align),
        .sig_rdc2dre_use_autodest(sig_rdc2dre_use_autodest),
        .sig_rdc2sf_wlast(sig_rdc2sf_wlast),
        .sig_rdc2sf_wvalid(sig_rdc2sf_wvalid),
        .sig_stream_rst(sig_stream_rst),
        .sig_uncom_wrcnt(sig_uncom_wrcnt),
        .sig_uncom_wrcnt0(sig_uncom_wrcnt0),
        .\sig_uncom_wrcnt_reg[7] (\sig_uncom_wrcnt_reg[7] ),
        .\sig_uncom_wrcnt_reg[7]_0 (\sig_uncom_wrcnt_reg[7]_0 ));
  top_blk_axi_cdma_0_0_axi_datamover_addr_cntl I_ADDR_CNTL
       (.in({in,sig_mstr2addr_burst,sig_mstr2data_len,sig_mstr2addr_addr,sig_mstr2data_dre_src_align}),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arready(m_axi_arready),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_arvalid(m_axi_arvalid),
        .out(out),
        .p_6_out(p_6_out),
        .sig_addr2rsc_calc_error(sig_addr2rsc_calc_error),
        .\sig_addr_posted_cntr_reg[2] (sig_addr2data_addr_posted),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_init_reg2(sig_init_reg2),
        .sig_mmap_reset_reg_reg(sig_init_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ));
  top_blk_axi_cdma_0_0_axi_datamover_cmd_status_16 I_CMD_STATUS
       (.D({sig_rsc2stat_status,sig_rd_sts_tag_reg}),
        .E(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo ),
        .\FSM_sequential_sig_sm_state_reg[0] (\FSM_sequential_sig_sm_state_reg[0] ),
        .Q({sig_cmd_tag_slice,data,I_CMD_STATUS_n_25,I_CMD_STATUS_n_26,I_CMD_STATUS_n_27,I_CMD_STATUS_n_28,I_CMD_STATUS_n_29,I_CMD_STATUS_n_30,I_CMD_STATUS_n_31,I_CMD_STATUS_n_32,I_CMD_STATUS_n_33,I_CMD_STATUS_n_34,I_CMD_STATUS_n_35,I_CMD_STATUS_n_36,I_CMD_STATUS_n_37,I_CMD_STATUS_n_38,I_CMD_STATUS_n_39,I_CMD_STATUS_n_40,sig_cmd_eof_slice,sig_cmd_dsa_slice,sig_cmd_type_slice,I_CMD_STATUS_n_46,I_CMD_STATUS_n_47,I_CMD_STATUS_n_48,I_CMD_STATUS_n_49,I_CMD_STATUS_n_50,I_CMD_STATUS_n_51,I_CMD_STATUS_n_52,I_CMD_STATUS_n_53,I_CMD_STATUS_n_54,I_CMD_STATUS_n_55,I_CMD_STATUS_n_56,I_CMD_STATUS_n_57,I_CMD_STATUS_n_58,I_CMD_STATUS_n_59,I_CMD_STATUS_n_60,I_CMD_STATUS_n_61,I_CMD_STATUS_n_62,I_CMD_STATUS_n_63,I_CMD_STATUS_n_64,I_CMD_STATUS_n_65,I_CMD_STATUS_n_66,I_CMD_STATUS_n_67,I_CMD_STATUS_n_68}),
        .SR(I_CMD_STATUS_n_2),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (I_MSTR_PCC_n_72),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .cdma_tvect_out(cdma_tvect_out),
        .\dmacr_i_reg[3] (\dmacr_i_reg[3] ),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .p_0_out_2(p_0_out_2),
        .reg_dma_sg_mode(reg_dma_sg_mode),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_reg_reg(I_CMD_STATUS_n_69),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_dm_mm2s_sts_tvalid(sig_dm_mm2s_sts_tvalid),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(\I_CMD_FIFO/sig_init_done ),
        .sig_init_reg2(sig_init_reg2),
        .sig_input_reg_empty(sig_input_reg_empty),
        .\sig_mm2s_status_reg_reg[6] (\sig_mm2s_status_reg_reg[6] ),
        .sig_mmap_reset_reg_reg(sig_init_reg),
        .sig_pop_regfifo__0(sig_pop_regfifo__0),
        .sig_push_input_reg11_out(sig_push_input_reg11_out),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_sm_ld_cmd_reg(sig_sm_ld_cmd_reg),
        .sig_sm_state_ns1(sig_sm_state_ns1),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready),
        .sig_stream_rst(sig_stream_rst));
  top_blk_axi_cdma_0_0_axi_datamover_pcc I_MSTR_PCC
       (.FIFO_Full_reg(I_RD_DATA_CNTL_n_0),
        .Q({sig_cmd_tag_slice,data,I_CMD_STATUS_n_25,I_CMD_STATUS_n_26,I_CMD_STATUS_n_27,I_CMD_STATUS_n_28,I_CMD_STATUS_n_29,I_CMD_STATUS_n_30,I_CMD_STATUS_n_31,I_CMD_STATUS_n_32,I_CMD_STATUS_n_33,I_CMD_STATUS_n_34,I_CMD_STATUS_n_35,I_CMD_STATUS_n_36,I_CMD_STATUS_n_37,I_CMD_STATUS_n_38,I_CMD_STATUS_n_39,I_CMD_STATUS_n_40,sig_cmd_eof_slice,sig_cmd_dsa_slice,sig_cmd_type_slice,I_CMD_STATUS_n_46,I_CMD_STATUS_n_47,I_CMD_STATUS_n_48,I_CMD_STATUS_n_49,I_CMD_STATUS_n_50,I_CMD_STATUS_n_51,I_CMD_STATUS_n_52,I_CMD_STATUS_n_53,I_CMD_STATUS_n_54,I_CMD_STATUS_n_55,I_CMD_STATUS_n_56,I_CMD_STATUS_n_57,I_CMD_STATUS_n_58,I_CMD_STATUS_n_59,I_CMD_STATUS_n_60,I_CMD_STATUS_n_61,I_CMD_STATUS_n_62,I_CMD_STATUS_n_63,I_CMD_STATUS_n_64,I_CMD_STATUS_n_65,I_CMD_STATUS_n_66,I_CMD_STATUS_n_67,I_CMD_STATUS_n_68}),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (I_MSTR_PCC_n_72),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .in({in,sig_mstr2addr_burst,sig_mstr2data_len,sig_mstr2addr_addr,sig_mstr2data_dre_src_align}),
        .m_axi_aclk(m_axi_aclk),
        .reg_dma_sg_mode(reg_dma_sg_mode),
        .\sig_addr_cntr_im0_msh_reg[0]_0 (sig_init_reg),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_reg_reg_0(I_CMD_STATUS_n_69),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cntl2s2mm_cmd_tvalid(sig_cntl2s2mm_cmd_tvalid),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\I_CMD_FIFO/sig_init_done ),
        .sig_init_done_4(sig_init_done_4),
        .sig_init_done_5(sig_init_done_5),
        .sig_init_done_6(sig_init_done_6),
        .sig_init_done_7(sig_init_done_7),
        .sig_init_done_8(sig_init_done_8),
        .sig_init_done_9(sig_init_done_9),
        .sig_init_done_reg(sig_init_done_reg),
        .sig_init_done_reg_0(sig_init_done_reg_0),
        .sig_init_done_reg_1(sig_init_done_reg_1),
        .sig_init_done_reg_2(sig_init_done_reg_2),
        .sig_init_done_reg_3(sig_init_done_reg_3),
        .sig_init_done_reg_4(sig_init_done_reg_4),
        .sig_init_reg2(sig_init_reg2),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .\sig_next_dre_dest_align_reg_reg[2] ({sig_input_dsa_reg,sig_mstr2data_cmd_cmplt,sig_mstr2data_sequential,sig_mstr2data_eof,sig_mstr2data_drr,sig_mstr2data_last_strb,sig_xfer_strt_strb2use_im3,sig_mstr2data_tag}),
        .sig_push_input_reg11_out(sig_push_input_reg11_out),
        .sig_sgcntlr2reg_new_curdesc_wren(sig_sgcntlr2reg_new_curdesc_wren),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ),
        .sig_wr_fifo_0(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ));
  top_blk_axi_cdma_0_0_axi_datamover_rddata_cntl I_RD_DATA_CNTL
       (.D({I_RD_DATA_CNTL_n_7,sig_rdc2sf_wstrb[7]}),
        .E(p_88_out),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] (I_RD_DATA_CNTL_n_12),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 (p_115_out),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 (I_RD_DATA_CNTL_n_41),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] (I_RD_DATA_CNTL_n_20),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 (p_112_out),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 (I_RD_DATA_CNTL_n_42),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] (p_26_out27_out),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 (p_108_out),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_1 (I_RD_DATA_CNTL_n_43),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (I_RD_DATA_CNTL_n_22),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 (p_104_out),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 (I_RD_DATA_CNTL_n_44),
        .\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] (I_RD_DATA_CNTL_n_23),
        .\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_0 (p_100_out),
        .\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_1 (I_RD_DATA_CNTL_n_45),
        .\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] (I_RD_DATA_CNTL_n_24),
        .\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 (p_96_out),
        .\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_1 (I_RD_DATA_CNTL_n_46),
        .\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] (I_RD_DATA_CNTL_n_25),
        .\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0 (p_92_out),
        .\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_1 (I_RD_DATA_CNTL_n_47),
        .\GEN_MUXFARM_64.sig_shift_case_reg_reg[2] (sig_rdc2dre_src_align),
        .\GEN_MUXFARM_64.sig_shift_case_reg_reg[2]_0 (sig_rdc2dre_dest_align),
        .\INFERRED_GEN.cnt_i_reg[0] (I_RD_DATA_CNTL_n_0),
        .Q(sig_coelsc_tag_reg),
        .SR(p_16_out),
        .in({sig_input_dsa_reg,sig_mstr2data_dre_src_align,in,sig_mstr2data_cmd_cmplt,sig_mstr2data_sequential,sig_mstr2data_eof,sig_mstr2data_drr,sig_mstr2data_last_strb,sig_xfer_strt_strb2use_im3,sig_mstr2data_len,sig_mstr2data_tag}),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .ram_full_i_reg(ram_full_i_reg),
        .\sig_addr_posted_cntr_reg[2]_0 (\sig_addr_posted_cntr_reg[2] ),
        .sig_advance_pipe19_out__1(sig_advance_pipe19_out__1),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2rsc_calc_err(sig_data2rsc_calc_err),
        .sig_data2rsc_slverr(sig_data2rsc_slverr),
        .sig_data2rst_stop_cmplt(sig_data2rst_stop_cmplt),
        .sig_dre_tvalid_i_reg(sig_flush_db2_reg),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db1_reg(I_RD_DATA_CNTL_n_31),
        .sig_good_mmap_dbeat15_out__0(sig_good_mmap_dbeat15_out__0),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg2(sig_init_reg2),
        .sig_input_accept119_out(sig_input_accept119_out),
        .sig_last_mmap_dbeat(sig_last_mmap_dbeat),
        .sig_mmap_reset_reg_reg(sig_init_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_posted_to_axi_reg(sig_addr2data_addr_posted),
        .sig_push_rd_sts_reg(sig_push_rd_sts_reg),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rd_sts_decerr_reg_reg(sig_rsc2stat_status[5]),
        .sig_rd_sts_reg_empty_reg(I_RD_DATA_CNTL_n_26),
        .sig_rd_sts_reg_full0(sig_rd_sts_reg_full0),
        .sig_rdc2dre_new_align(sig_rdc2dre_new_align),
        .sig_rdc2dre_use_autodest(sig_rdc2dre_use_autodest),
        .sig_rdc2sf_wlast(sig_rdc2sf_wlast),
        .sig_rdc2sf_wstrb(sig_rdc2sf_wstrb[6:0]),
        .sig_rdc2sf_wvalid(sig_rdc2sf_wvalid),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ));
  top_blk_axi_cdma_0_0_axi_datamover_rd_status_cntl I_RD_STATUS_CNTLR
       (.D({sig_rsc2stat_status,sig_rd_sts_tag_reg}),
        .E(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo ),
        .SR(I_CMD_STATUS_n_2),
        .m_axi_aclk(m_axi_aclk),
        .sig_coelsc_reg_full_reg(I_RD_DATA_CNTL_n_26),
        .\sig_coelsc_tag_reg_reg[3] (sig_coelsc_tag_reg),
        .sig_data2rsc_calc_err(sig_data2rsc_calc_err),
        .sig_data2rsc_slverr(sig_data2rsc_slverr),
        .sig_push_rd_sts_reg(sig_push_rd_sts_reg),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rd_sts_reg_full0(sig_rd_sts_reg_full0),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
  top_blk_axi_cdma_0_0_axi_datamover_reset_17 I_RESET
       (.m_axi_aclk(m_axi_aclk),
        .sig_addr2rsc_calc_error(sig_addr2rsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2rst_stop_cmplt(sig_data2rst_stop_cmplt),
        .sig_halt_cmplt_reg_0(sig_halt_cmplt_reg),
        .sig_halt_request_reg(sig_halt_request_reg),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_stream_rst(sig_stream_rst));
endmodule

module top_blk_axi_cdma_0_0_axi_datamover_pcc
   (\sig_addr_cntr_im0_msh_reg[0]_0 ,
    in,
    sig_push_input_reg11_out,
    sig_sm_halt_reg,
    sig_input_reg_empty,
    sig_calc_error_pushed,
    sig_mstr2data_cmd_valid,
    sig_mstr2addr_cmd_valid,
    \sig_next_dre_dest_align_reg_reg[2] ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    sig_init_done_reg,
    sig_init_done_reg_0,
    sig_init_done_reg_1,
    sig_init_done_reg_2,
    sig_init_done_reg_3,
    sig_init_done_reg_4,
    m_axi_aclk,
    Q,
    sig_calc_error_reg_reg_0,
    sig_stream_rst,
    sig_cmd2mstr_cmd_valid,
    sig_init_done,
    sig_wr_fifo,
    sig_wr_fifo_0,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    sig_sgcntlr2reg_new_curdesc_wren,
    reg_dma_sg_mode,
    sig_cntl2s2mm_cmd_tvalid,
    sig_init_reg2,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_init_done_4,
    sig_init_done_5,
    sig_init_done_6,
    sig_init_done_7,
    sig_init_done_8,
    sig_init_done_9);
  output \sig_addr_cntr_im0_msh_reg[0]_0 ;
  output [37:0]in;
  output sig_push_input_reg11_out;
  output sig_sm_halt_reg;
  output sig_input_reg_empty;
  output sig_calc_error_pushed;
  output sig_mstr2data_cmd_valid;
  output sig_mstr2addr_cmd_valid;
  output [26:0]\sig_next_dre_dest_align_reg_reg[2] ;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  output sig_init_done_reg;
  output sig_init_done_reg_0;
  output sig_init_done_reg_1;
  output sig_init_done_reg_2;
  output sig_init_done_reg_3;
  output sig_init_done_reg_4;
  input m_axi_aclk;
  input [63:0]Q;
  input sig_calc_error_reg_reg_0;
  input sig_stream_rst;
  input sig_cmd2mstr_cmd_valid;
  input sig_init_done;
  input sig_wr_fifo;
  input sig_wr_fifo_0;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  input sig_sgcntlr2reg_new_curdesc_wren;
  input reg_dma_sg_mode;
  input sig_cntl2s2mm_cmd_tvalid;
  input sig_init_reg2;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_init_done_4;
  input sig_init_done_5;
  input sig_init_done_6;
  input sig_init_done_7;
  input sig_init_done_8;
  input sig_init_done_9;

  wire FIFO_Full_reg;
  wire \FSM_sequential_sig_pcc_sm_state[0]_i_1_n_0 ;
  wire \FSM_sequential_sig_pcc_sm_state[0]_i_2_n_0 ;
  wire \FSM_sequential_sig_pcc_sm_state[1]_i_1_n_0 ;
  wire \FSM_sequential_sig_pcc_sm_state[1]_i_2_n_0 ;
  wire \FSM_sequential_sig_pcc_sm_state[2]_i_1_n_0 ;
  wire \INFERRED_GEN.data_reg[3][39]_srl4_i_2_n_0 ;
  wire \I_CMD_STATUS/I_CMD_FIFO/p_0_out ;
  wire [7:7]\I_STRT_STRB_GEN/lsig_end_vect ;
  wire [0:0]\I_STRT_STRB_GEN/lsig_start_vect ;
  wire [63:0]Q;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire [37:0]in;
  wire m_axi_aclk;
  wire [15:0]p_1_in;
  wire p_1_in_0;
  wire reg_dma_sg_mode;
  wire sig_addr_aligned_im0;
  wire sig_addr_aligned_ireg1;
  wire \sig_addr_cntr_im0_msh[0]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_6_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_7_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_5_n_0 ;
  wire [15:0]sig_addr_cntr_im0_msh_reg;
  wire \sig_addr_cntr_im0_msh_reg[0]_0 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 ;
  wire [7:0]sig_addr_cntr_incr_ireg2;
  wire \sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[7]_i_1_n_0 ;
  wire \sig_addr_cntr_lsh_im0[15]_i_1_n_0 ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[0] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[10] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[11] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[12] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[13] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[14] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[1] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[2] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[3] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[4] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[5] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[6] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[7] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[8] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[9] ;
  wire [31:0]sig_addr_cntr_lsh_kh;
  wire sig_addr_incr_ge_bpdb_im1;
  wire [6:0]sig_adjusted_addr_incr_im1;
  wire \sig_adjusted_addr_incr_ireg2[2]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[6]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ;
  wire sig_brst_cnt_eq_one_im0;
  wire sig_brst_cnt_eq_one_ireg1;
  wire sig_brst_cnt_eq_zero_im0;
  wire sig_brst_cnt_eq_zero_ireg1;
  wire sig_brst_cnt_eq_zero_ireg1_i_2_n_0;
  wire sig_brst_cnt_eq_zero_ireg1_i_3_n_0;
  wire sig_brst_cnt_eq_zero_ireg1_i_4_n_0;
  wire [22:0]sig_btt_cntr_im00;
  wire sig_btt_cntr_im00_carry__0_i_1_n_0;
  wire sig_btt_cntr_im00_carry__0_i_2_n_0;
  wire sig_btt_cntr_im00_carry__0_i_3_n_0;
  wire sig_btt_cntr_im00_carry__0_i_4_n_0;
  wire sig_btt_cntr_im00_carry__0_n_0;
  wire sig_btt_cntr_im00_carry__0_n_1;
  wire sig_btt_cntr_im00_carry__0_n_2;
  wire sig_btt_cntr_im00_carry__0_n_3;
  wire sig_btt_cntr_im00_carry__1_i_1_n_0;
  wire sig_btt_cntr_im00_carry__1_i_2_n_0;
  wire sig_btt_cntr_im00_carry__1_i_3_n_0;
  wire sig_btt_cntr_im00_carry__1_i_4_n_0;
  wire sig_btt_cntr_im00_carry__1_n_0;
  wire sig_btt_cntr_im00_carry__1_n_1;
  wire sig_btt_cntr_im00_carry__1_n_2;
  wire sig_btt_cntr_im00_carry__1_n_3;
  wire sig_btt_cntr_im00_carry__2_i_1_n_0;
  wire sig_btt_cntr_im00_carry__2_i_2_n_0;
  wire sig_btt_cntr_im00_carry__2_i_3_n_0;
  wire sig_btt_cntr_im00_carry__2_i_4_n_0;
  wire sig_btt_cntr_im00_carry__2_n_0;
  wire sig_btt_cntr_im00_carry__2_n_1;
  wire sig_btt_cntr_im00_carry__2_n_2;
  wire sig_btt_cntr_im00_carry__2_n_3;
  wire sig_btt_cntr_im00_carry__3_i_1_n_0;
  wire sig_btt_cntr_im00_carry__3_i_2_n_0;
  wire sig_btt_cntr_im00_carry__3_i_3_n_0;
  wire sig_btt_cntr_im00_carry__3_i_4_n_0;
  wire sig_btt_cntr_im00_carry__3_n_0;
  wire sig_btt_cntr_im00_carry__3_n_1;
  wire sig_btt_cntr_im00_carry__3_n_2;
  wire sig_btt_cntr_im00_carry__3_n_3;
  wire sig_btt_cntr_im00_carry__4_i_1_n_0;
  wire sig_btt_cntr_im00_carry__4_i_2_n_0;
  wire sig_btt_cntr_im00_carry__4_i_3_n_0;
  wire sig_btt_cntr_im00_carry__4_n_2;
  wire sig_btt_cntr_im00_carry__4_n_3;
  wire sig_btt_cntr_im00_carry_i_1_n_0;
  wire sig_btt_cntr_im00_carry_i_2_n_0;
  wire sig_btt_cntr_im00_carry_i_3_n_0;
  wire sig_btt_cntr_im00_carry_i_4_n_0;
  wire sig_btt_cntr_im00_carry_n_0;
  wire sig_btt_cntr_im00_carry_n_1;
  wire sig_btt_cntr_im00_carry_n_2;
  wire sig_btt_cntr_im00_carry_n_3;
  wire \sig_btt_cntr_im0[0]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[10]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[12]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[13]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[14]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[16]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[17]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[18]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[19]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[1]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[20]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[21]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[22]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[2]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[4]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[5]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[6]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[8]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[9]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg_n_0_[10] ;
  wire \sig_btt_cntr_im0_reg_n_0_[11] ;
  wire \sig_btt_cntr_im0_reg_n_0_[12] ;
  wire \sig_btt_cntr_im0_reg_n_0_[13] ;
  wire \sig_btt_cntr_im0_reg_n_0_[14] ;
  wire \sig_btt_cntr_im0_reg_n_0_[15] ;
  wire \sig_btt_cntr_im0_reg_n_0_[16] ;
  wire \sig_btt_cntr_im0_reg_n_0_[17] ;
  wire \sig_btt_cntr_im0_reg_n_0_[18] ;
  wire \sig_btt_cntr_im0_reg_n_0_[19] ;
  wire \sig_btt_cntr_im0_reg_n_0_[20] ;
  wire \sig_btt_cntr_im0_reg_n_0_[21] ;
  wire \sig_btt_cntr_im0_reg_n_0_[22] ;
  wire \sig_btt_cntr_im0_reg_n_0_[7] ;
  wire \sig_btt_cntr_im0_reg_n_0_[8] ;
  wire \sig_btt_cntr_im0_reg_n_0_[9] ;
  wire sig_btt_eq_b2mbaa_im0;
  wire sig_btt_eq_b2mbaa_ireg1;
  wire sig_btt_eq_b2mbaa_ireg1_i_2_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_3_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_4_n_0;
  wire sig_btt_lt_b2mbaa_im0;
  wire sig_btt_lt_b2mbaa_im01;
  wire sig_btt_lt_b2mbaa_im01_carry_i_1_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_2_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_3_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_4_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_5_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_6_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_7_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_8_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_n_1;
  wire sig_btt_lt_b2mbaa_im01_carry_n_2;
  wire sig_btt_lt_b2mbaa_im01_carry_n_3;
  wire sig_btt_lt_b2mbaa_ireg1;
  wire [6:0]sig_btt_residue_slice_im0;
  wire [7:0]sig_bytes_to_mbaa_ireg1;
  wire \sig_bytes_to_mbaa_ireg1[1]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[2]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[3]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[4]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[5]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[6]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[7]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[7]_i_2_n_0 ;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_i_1_n_0;
  wire sig_calc_error_reg_reg_0;
  wire sig_cmd2addr_valid_i_1_n_0;
  wire sig_cmd2data_valid_i_1_n_0;
  wire sig_cmd2dre_valid_i_1_n_0;
  wire sig_cmd2dre_valid_reg_n_0;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire [2:0]sig_finish_addr_offset_im1;
  wire [2:0]sig_finish_addr_offset_ireg2;
  wire sig_first_xfer_im0;
  wire sig_first_xfer_im0_i_1_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_4;
  wire sig_init_done_5;
  wire sig_init_done_6;
  wire sig_init_done_7;
  wire sig_init_done_8;
  wire sig_init_done_9;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_init_done_reg_1;
  wire sig_init_done_reg_2;
  wire sig_init_done_reg_3;
  wire sig_init_done_reg_4;
  wire sig_init_reg2;
  wire sig_input_cache_type_reg0;
  wire sig_input_eof_reg_reg_n_0;
  wire sig_input_reg_empty;
  wire [2:2]sig_last_addr_offset_im2__0;
  wire sig_last_xfer_valid_im1;
  wire sig_ld_xfer_reg;
  wire sig_ld_xfer_reg_i_1_n_0;
  wire sig_ld_xfer_reg_tmp;
  wire sig_ld_xfer_reg_tmp_i_1_n_0;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_valid;
  wire [26:0]\sig_next_dre_dest_align_reg_reg[2] ;
  wire sig_no_btt_residue_im0;
  wire sig_no_btt_residue_ireg1;
  wire sig_no_btt_residue_ireg1_i_2_n_0;
  wire sig_parent_done;
  wire sig_parent_done_i_1_n_0;
  (* RTL_KEEP = "yes" *) wire [2:0]sig_pcc_sm_state;
  wire sig_pop_xfer_reg0_out;
  wire [15:0]sig_predict_addr_lsh_im2;
  wire [15:15]sig_predict_addr_lsh_ireg3;
  wire \sig_predict_addr_lsh_ireg3[11]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[11]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[11]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[11]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[0] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[10] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[11] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[12] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[13] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[14] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[1] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[2] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[3] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[4] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[5] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[6] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[7] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[8] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[9] ;
  wire sig_push_input_reg11_out;
  wire sig_sgcntlr2reg_new_curdesc_wren;
  wire sig_sm_halt_ns;
  wire sig_sm_halt_reg;
  wire sig_sm_ld_calc1_reg;
  wire sig_sm_ld_calc1_reg_ns;
  wire sig_sm_ld_calc2_reg;
  wire sig_sm_ld_calc2_reg_ns;
  wire sig_sm_ld_calc3_reg;
  wire sig_sm_ld_calc3_reg_ns;
  wire sig_sm_pop_input_reg;
  wire sig_sm_pop_input_reg_ns;
  wire [2:0]sig_strbgen_addr_ireg2;
  wire \sig_strbgen_bytes_ireg2[0]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[1]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[2]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[3]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[3]_i_3_n_0 ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[0] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[1] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[2] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[3] ;
  wire sig_stream_rst;
  wire sig_wr_fifo;
  wire sig_wr_fifo_0;
  wire [7:0]sig_xfer_end_strb_ireg3;
  wire \sig_xfer_end_strb_ireg3[1]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[2]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[3]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[5]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[6]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[7]_i_1_n_0 ;
  wire sig_xfer_len_eq_0_im2;
  wire sig_xfer_len_eq_0_ireg3;
  wire sig_xfer_len_eq_0_ireg3_i_2_n_0;
  wire sig_xfer_reg_empty;
  wire sig_xfer_reg_empty_i_1_n_0;
  wire [6:1]sig_xfer_strt_strb_im2;
  wire [7:0]sig_xfer_strt_strb_ireg3;
  wire \sig_xfer_strt_strb_ireg3[2]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[2]_i_3_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[3]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[3]_i_3_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[4]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[4]_i_3_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[5]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[5]_i_3_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[6]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[6]_i_3_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[7]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[7]_i_3_n_0 ;
  wire [3:3]\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]NLW_sig_btt_cntr_im00_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_sig_btt_cntr_im00_carry__4_O_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED;
  wire [3:3]\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hDD3F00FFDD3F33FF)) 
    \FSM_sequential_sig_pcc_sm_state[0]_i_1 
       (.I0(sig_pop_xfer_reg0_out),
        .I1(sig_pcc_sm_state[1]),
        .I2(\FSM_sequential_sig_pcc_sm_state[0]_i_2_n_0 ),
        .I3(sig_pcc_sm_state[0]),
        .I4(sig_pcc_sm_state[2]),
        .I5(sig_push_input_reg11_out),
        .O(\FSM_sequential_sig_pcc_sm_state[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_sig_pcc_sm_state[0]_i_2 
       (.I0(sig_parent_done),
        .I1(sig_calc_error_pushed),
        .O(\FSM_sequential_sig_pcc_sm_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA8A0A8A00AA000A0)) 
    \FSM_sequential_sig_pcc_sm_state[1]_i_1 
       (.I0(\FSM_sequential_sig_pcc_sm_state[1]_i_2_n_0 ),
        .I1(sig_pop_xfer_reg0_out),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_pcc_sm_state[0]),
        .I4(sig_push_input_reg11_out),
        .I5(sig_pcc_sm_state[2]),
        .O(\FSM_sequential_sig_pcc_sm_state[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \FSM_sequential_sig_pcc_sm_state[1]_i_2 
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_parent_done),
        .I2(sig_calc_error_pushed),
        .I3(sig_pcc_sm_state[0]),
        .O(\FSM_sequential_sig_pcc_sm_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F4F5F400F400F4)) 
    \FSM_sequential_sig_pcc_sm_state[1]_i_3 
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(sig_cmd2dre_valid_reg_n_0),
        .I2(sig_wr_fifo_0),
        .I3(sig_mstr2data_cmd_valid),
        .I4(FIFO_Full_reg),
        .I5(sig_inhibit_rdy_n),
        .O(sig_pop_xfer_reg0_out));
  LUT4 #(
    .INIT(16'hECAA)) 
    \FSM_sequential_sig_pcc_sm_state[2]_i_1 
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_calc_error_pushed),
        .I3(sig_pcc_sm_state[1]),
        .O(\FSM_sequential_sig_pcc_sm_state[2]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_pcc_sm_state_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_pcc_sm_state[0]_i_1_n_0 ),
        .Q(sig_pcc_sm_state[0]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_pcc_sm_state_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_pcc_sm_state[1]_i_1_n_0 ),
        .Q(sig_pcc_sm_state[1]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_pcc_sm_state_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_pcc_sm_state[2]_i_1_n_0 ),
        .Q(sig_pcc_sm_state[2]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][10]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(sig_addr_cntr_lsh_kh[6]),
        .I2(in[36]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][11]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(sig_addr_cntr_lsh_kh[7]),
        .I2(in[36]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][12]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(sig_addr_cntr_lsh_kh[8]),
        .I2(in[36]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][13]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I1(sig_addr_cntr_lsh_kh[9]),
        .I2(in[36]),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][14]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I1(sig_addr_cntr_lsh_kh[10]),
        .I2(in[36]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][15]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .I1(sig_addr_cntr_lsh_kh[11]),
        .I2(in[36]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][15]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .O(\sig_next_dre_dest_align_reg_reg[2] [4]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][16]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .I1(sig_addr_cntr_lsh_kh[12]),
        .I2(in[36]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][16]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .O(\sig_next_dre_dest_align_reg_reg[2] [5]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][17]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .I1(sig_addr_cntr_lsh_kh[13]),
        .I2(in[36]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][17]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .O(\sig_next_dre_dest_align_reg_reg[2] [6]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][18]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .I1(sig_addr_cntr_lsh_kh[14]),
        .I2(in[36]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][18]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .O(\sig_next_dre_dest_align_reg_reg[2] [7]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][19]_srl4_i_1 
       (.I0(p_1_in_0),
        .I1(sig_addr_cntr_lsh_kh[15]),
        .I2(in[36]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][19]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[4]),
        .I1(sig_first_xfer_im0),
        .O(\sig_next_dre_dest_align_reg_reg[2] [8]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(sig_addr_cntr_lsh_kh[16]),
        .I2(in[36]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[5]),
        .I1(sig_first_xfer_im0),
        .O(\sig_next_dre_dest_align_reg_reg[2] [9]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][21]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[1]),
        .I1(sig_addr_cntr_lsh_kh[17]),
        .I2(in[36]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][21]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[6]),
        .I1(sig_first_xfer_im0),
        .O(\sig_next_dre_dest_align_reg_reg[2] [10]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[2]),
        .I1(sig_addr_cntr_lsh_kh[18]),
        .I2(in[36]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[7]),
        .I1(sig_first_xfer_im0),
        .O(\sig_next_dre_dest_align_reg_reg[2] [11]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hAACFCFCF)) 
    \INFERRED_GEN.data_reg[3][23]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_xfer_end_strb_ireg3[0]),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_len_eq_0_ireg3),
        .I4(sig_first_xfer_im0),
        .O(\sig_next_dre_dest_align_reg_reg[2] [12]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][23]_srl4_i_1__1 
       (.I0(sig_addr_cntr_im0_msh_reg[3]),
        .I1(sig_addr_cntr_lsh_kh[19]),
        .I2(in[36]),
        .O(in[19]));
  LUT6 #(
    .INIT(64'h8F808F808F808080)) 
    \INFERRED_GEN.data_reg[3][23]_srl4_i_2 
       (.I0(sig_addr_aligned_ireg1),
        .I1(sig_brst_cnt_eq_one_ireg1),
        .I2(sig_no_btt_residue_ireg1),
        .I3(sig_brst_cnt_eq_zero_ireg1),
        .I4(sig_btt_eq_b2mbaa_ireg1),
        .I5(sig_btt_lt_b2mbaa_ireg1),
        .O(sig_last_xfer_valid_im1));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hAACFCFCF)) 
    \INFERRED_GEN.data_reg[3][24]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_xfer_end_strb_ireg3[1]),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_len_eq_0_ireg3),
        .I4(sig_first_xfer_im0),
        .O(\sig_next_dre_dest_align_reg_reg[2] [13]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][24]_srl4_i_1__1 
       (.I0(sig_addr_cntr_im0_msh_reg[4]),
        .I1(sig_addr_cntr_lsh_kh[20]),
        .I2(in[36]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hAACFCFCF)) 
    \INFERRED_GEN.data_reg[3][25]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_xfer_end_strb_ireg3[2]),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_len_eq_0_ireg3),
        .I4(sig_first_xfer_im0),
        .O(\sig_next_dre_dest_align_reg_reg[2] [14]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][25]_srl4_i_1__1 
       (.I0(sig_addr_cntr_im0_msh_reg[5]),
        .I1(sig_addr_cntr_lsh_kh[21]),
        .I2(in[36]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hAACFCFCF)) 
    \INFERRED_GEN.data_reg[3][26]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_xfer_end_strb_ireg3[3]),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_len_eq_0_ireg3),
        .I4(sig_first_xfer_im0),
        .O(\sig_next_dre_dest_align_reg_reg[2] [15]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][26]_srl4_i_1__1 
       (.I0(sig_addr_cntr_im0_msh_reg[6]),
        .I1(sig_addr_cntr_lsh_kh[22]),
        .I2(in[36]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hAACFCFCF)) 
    \INFERRED_GEN.data_reg[3][27]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[4]),
        .I1(sig_xfer_end_strb_ireg3[4]),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_len_eq_0_ireg3),
        .I4(sig_first_xfer_im0),
        .O(\sig_next_dre_dest_align_reg_reg[2] [16]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][27]_srl4_i_1__1 
       (.I0(sig_addr_cntr_im0_msh_reg[7]),
        .I1(sig_addr_cntr_lsh_kh[23]),
        .I2(in[36]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hAACFCFCF)) 
    \INFERRED_GEN.data_reg[3][28]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[5]),
        .I1(sig_xfer_end_strb_ireg3[5]),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_len_eq_0_ireg3),
        .I4(sig_first_xfer_im0),
        .O(\sig_next_dre_dest_align_reg_reg[2] [17]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][28]_srl4_i_1__1 
       (.I0(sig_addr_cntr_im0_msh_reg[8]),
        .I1(sig_addr_cntr_lsh_kh[24]),
        .I2(in[36]),
        .O(in[24]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hAACFCFCF)) 
    \INFERRED_GEN.data_reg[3][29]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[6]),
        .I1(sig_xfer_end_strb_ireg3[6]),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_len_eq_0_ireg3),
        .I4(sig_first_xfer_im0),
        .O(\sig_next_dre_dest_align_reg_reg[2] [18]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][29]_srl4_i_1__1 
       (.I0(sig_addr_cntr_im0_msh_reg[9]),
        .I1(sig_addr_cntr_lsh_kh[25]),
        .I2(in[36]),
        .O(in[25]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hAACFCFCF)) 
    \INFERRED_GEN.data_reg[3][30]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[7]),
        .I1(sig_xfer_end_strb_ireg3[7]),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_len_eq_0_ireg3),
        .I4(sig_first_xfer_im0),
        .O(\sig_next_dre_dest_align_reg_reg[2] [19]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][30]_srl4_i_1__1 
       (.I0(sig_addr_cntr_im0_msh_reg[10]),
        .I1(sig_addr_cntr_lsh_kh[26]),
        .I2(in[36]),
        .O(in[26]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INFERRED_GEN.data_reg[3][31]_srl4_i_1 
       (.I0(sig_input_eof_reg_reg_n_0),
        .I1(sig_first_xfer_im0),
        .O(\sig_next_dre_dest_align_reg_reg[2] [20]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][31]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[11]),
        .I1(sig_addr_cntr_lsh_kh[27]),
        .I2(in[36]),
        .O(in[27]));
  LUT2 #(
    .INIT(4'h8)) 
    \INFERRED_GEN.data_reg[3][32]_srl4_i_1 
       (.I0(sig_input_eof_reg_reg_n_0),
        .I1(sig_last_xfer_valid_im1),
        .O(\sig_next_dre_dest_align_reg_reg[2] [21]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][32]_srl4_i_1__1 
       (.I0(sig_addr_cntr_im0_msh_reg[12]),
        .I1(sig_addr_cntr_lsh_kh[28]),
        .I2(in[36]),
        .O(in[28]));
  LUT6 #(
    .INIT(64'h001FFF1FFF1FFF1F)) 
    \INFERRED_GEN.data_reg[3][33]_srl4_i_1 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_btt_eq_b2mbaa_ireg1),
        .I2(sig_brst_cnt_eq_zero_ireg1),
        .I3(sig_no_btt_residue_ireg1),
        .I4(sig_brst_cnt_eq_one_ireg1),
        .I5(sig_addr_aligned_ireg1),
        .O(\sig_next_dre_dest_align_reg_reg[2] [22]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][33]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[13]),
        .I1(sig_addr_cntr_lsh_kh[29]),
        .I2(in[36]),
        .O(in[29]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \INFERRED_GEN.data_reg[3][34]_srl4_i_1 
       (.I0(sig_last_xfer_valid_im1),
        .I1(in[37]),
        .O(\sig_next_dre_dest_align_reg_reg[2] [23]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][34]_srl4_i_1__1 
       (.I0(sig_addr_cntr_im0_msh_reg[14]),
        .I1(sig_addr_cntr_lsh_kh[30]),
        .I2(in[36]),
        .O(in[30]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][35]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[15]),
        .I1(sig_addr_cntr_lsh_kh[31]),
        .I2(in[36]),
        .O(in[31]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \INFERRED_GEN.data_reg[3][36]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .O(in[32]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][37]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .O(in[33]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][38]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .O(in[34]));
  LUT3 #(
    .INIT(8'hA9)) 
    \INFERRED_GEN.data_reg[3][39]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .I1(\INFERRED_GEN.data_reg[3][39]_srl4_i_2_n_0 ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .O(in[35]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \INFERRED_GEN.data_reg[3][39]_srl4_i_2 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .O(\INFERRED_GEN.data_reg[3][39]_srl4_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][4]_srl4_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(sig_addr_cntr_lsh_kh[0]),
        .I2(in[36]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][5]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I1(sig_addr_cntr_lsh_kh[1]),
        .I2(in[36]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][6]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I1(sig_addr_cntr_lsh_kh[2]),
        .I2(in[36]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][7]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I1(sig_addr_cntr_lsh_kh[3]),
        .I2(in[36]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][8]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I1(sig_addr_cntr_lsh_kh[4]),
        .I2(in[36]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][9]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I1(sig_addr_cntr_lsh_kh[5]),
        .I2(in[36]),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done_i_1 
       (.I0(\sig_addr_cntr_im0_msh_reg[0]_0 ),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done_4),
        .O(sig_init_done_reg));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_done_i_1 
       (.I0(\sig_addr_cntr_im0_msh_reg[0]_0 ),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done_5),
        .O(sig_init_done_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done_i_1 
       (.I0(\sig_addr_cntr_im0_msh_reg[0]_0 ),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done_6),
        .O(sig_init_done_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_done_i_1 
       (.I0(\sig_addr_cntr_im0_msh_reg[0]_0 ),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done_7),
        .O(sig_init_done_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done_i_1 
       (.I0(\sig_addr_cntr_im0_msh_reg[0]_0 ),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done_8),
        .O(sig_init_done_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_done_i_1 
       (.I0(\sig_addr_cntr_im0_msh_reg[0]_0 ),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done_9),
        .O(sig_init_done_reg_4));
  LUT5 #(
    .INIT(32'hAEAAAEEE)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5 
       (.I0(\I_CMD_STATUS/I_CMD_FIFO/p_0_out ),
        .I1(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I2(sig_sgcntlr2reg_new_curdesc_wren),
        .I3(reg_dma_sg_mode),
        .I4(sig_cntl2s2mm_cmd_tvalid),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ));
  LUT5 #(
    .INIT(32'hFFFF0400)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__2 
       (.I0(sig_sm_halt_reg),
        .I1(sig_input_reg_empty),
        .I2(sig_calc_error_pushed),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_init_done),
        .O(\I_CMD_STATUS/I_CMD_FIFO/p_0_out ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    sig_addr_aligned_ireg1_i_1
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I3(\sig_bytes_to_mbaa_ireg1[7]_i_2_n_0 ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .O(sig_addr_aligned_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_aligned_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_addr_aligned_im0),
        .Q(sig_addr_aligned_ireg1),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \sig_addr_cntr_im0_msh[0]_i_1 
       (.I0(sig_push_input_reg11_out),
        .I1(p_1_in_0),
        .I2(sig_pop_xfer_reg0_out),
        .I3(sig_predict_addr_lsh_ireg3),
        .O(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[0]_i_3 
       (.I0(Q[44]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[0]),
        .O(\sig_addr_cntr_im0_msh[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[0]_i_4 
       (.I0(Q[47]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[3]),
        .O(\sig_addr_cntr_im0_msh[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[0]_i_5 
       (.I0(Q[46]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[2]),
        .O(\sig_addr_cntr_im0_msh[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[0]_i_6 
       (.I0(Q[45]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[1]),
        .O(\sig_addr_cntr_im0_msh[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \sig_addr_cntr_im0_msh[0]_i_7 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(Q[44]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_addr_cntr_im0_msh[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[12]_i_2 
       (.I0(Q[59]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[15]),
        .O(\sig_addr_cntr_im0_msh[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[12]_i_3 
       (.I0(Q[58]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[14]),
        .O(\sig_addr_cntr_im0_msh[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[12]_i_4 
       (.I0(Q[57]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[13]),
        .O(\sig_addr_cntr_im0_msh[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[12]_i_5 
       (.I0(Q[56]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[12]),
        .O(\sig_addr_cntr_im0_msh[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[4]_i_2 
       (.I0(Q[51]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[7]),
        .O(\sig_addr_cntr_im0_msh[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[4]_i_3 
       (.I0(Q[50]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[6]),
        .O(\sig_addr_cntr_im0_msh[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[4]_i_4 
       (.I0(Q[49]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[5]),
        .O(\sig_addr_cntr_im0_msh[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[4]_i_5 
       (.I0(Q[48]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[4]),
        .O(\sig_addr_cntr_im0_msh[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[8]_i_2 
       (.I0(Q[55]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[11]),
        .O(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[8]_i_3 
       (.I0(Q[54]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[10]),
        .O(\sig_addr_cntr_im0_msh[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[8]_i_4 
       (.I0(Q[53]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[9]),
        .O(\sig_addr_cntr_im0_msh[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[8]_i_5 
       (.I0(Q[52]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[8]),
        .O(\sig_addr_cntr_im0_msh[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[0]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  CARRY4 \sig_addr_cntr_im0_msh_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_1 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_2 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sig_addr_cntr_im0_msh[0]_i_3_n_0 }),
        .O({\sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 }),
        .S({\sig_addr_cntr_im0_msh[0]_i_4_n_0 ,\sig_addr_cntr_im0_msh[0]_i_5_n_0 ,\sig_addr_cntr_im0_msh[0]_i_6_n_0 ,\sig_addr_cntr_im0_msh[0]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[10] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[10]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[11] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[11]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[12] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[12]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  CARRY4 \sig_addr_cntr_im0_msh_reg[12]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ),
        .CO({\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED [3],\sig_addr_cntr_im0_msh_reg[12]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[12]_i_2_n_0 ,\sig_addr_cntr_im0_msh[12]_i_3_n_0 ,\sig_addr_cntr_im0_msh[12]_i_4_n_0 ,\sig_addr_cntr_im0_msh[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[13] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[13]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[14] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[14]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[15] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[15]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[1]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[2]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[3] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[3]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[4] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[4]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  CARRY4 \sig_addr_cntr_im0_msh_reg[4]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ),
        .CO({\sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[4]_i_2_n_0 ,\sig_addr_cntr_im0_msh[4]_i_3_n_0 ,\sig_addr_cntr_im0_msh[4]_i_4_n_0 ,\sig_addr_cntr_im0_msh[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[5] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[5]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[6] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[6]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[7] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[7]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[8] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[8]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  CARRY4 \sig_addr_cntr_im0_msh_reg[8]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ),
        .CO({\sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[8]_i_2_n_0 ,\sig_addr_cntr_im0_msh[8]_i_3_n_0 ,\sig_addr_cntr_im0_msh[8]_i_4_n_0 ,\sig_addr_cntr_im0_msh[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[9] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[9]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[0]_i_1 
       (.I0(sig_btt_residue_slice_im0[0]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[0]),
        .O(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[1]_i_1 
       (.I0(sig_btt_residue_slice_im0[1]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[1]),
        .O(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[2]_i_1 
       (.I0(sig_btt_residue_slice_im0[2]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[2]),
        .O(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[3]_i_1 
       (.I0(sig_btt_residue_slice_im0[3]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[3]),
        .O(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[4]_i_1 
       (.I0(sig_btt_residue_slice_im0[4]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[4]),
        .O(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[5]_i_1 
       (.I0(sig_btt_residue_slice_im0[5]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[5]),
        .O(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[6]_i_1 
       (.I0(sig_btt_residue_slice_im0[6]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[6]),
        .O(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \sig_addr_cntr_incr_ireg2[7]_i_1 
       (.I0(sig_first_xfer_im0),
        .I1(sig_bytes_to_mbaa_ireg1[7]),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_addr_cntr_incr_ireg2[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[0]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[1]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[2]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[3]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[4]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[5]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[6]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[7]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[7]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[0]_i_1 
       (.I0(Q[28]),
        .I1(\sig_predict_addr_lsh_ireg3_reg_n_0_[0] ),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[10]_i_1 
       (.I0(Q[38]),
        .I1(\sig_predict_addr_lsh_ireg3_reg_n_0_[10] ),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[11]_i_1 
       (.I0(Q[39]),
        .I1(\sig_predict_addr_lsh_ireg3_reg_n_0_[11] ),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[12]_i_1 
       (.I0(Q[40]),
        .I1(\sig_predict_addr_lsh_ireg3_reg_n_0_[12] ),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[13]_i_1 
       (.I0(Q[41]),
        .I1(\sig_predict_addr_lsh_ireg3_reg_n_0_[13] ),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[14]_i_1 
       (.I0(Q[42]),
        .I1(\sig_predict_addr_lsh_ireg3_reg_n_0_[14] ),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[14]));
  LUT6 #(
    .INIT(64'hEFAAEFAAEFEFEFEE)) 
    \sig_addr_cntr_lsh_im0[15]_i_1 
       (.I0(sig_push_input_reg11_out),
        .I1(sig_wr_fifo),
        .I2(sig_mstr2data_cmd_valid),
        .I3(sig_wr_fifo_0),
        .I4(sig_cmd2dre_valid_reg_n_0),
        .I5(sig_mstr2addr_cmd_valid),
        .O(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[15]_i_2 
       (.I0(Q[43]),
        .I1(sig_predict_addr_lsh_ireg3),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[1]_i_1 
       (.I0(Q[29]),
        .I1(\sig_predict_addr_lsh_ireg3_reg_n_0_[1] ),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[2]_i_1 
       (.I0(Q[30]),
        .I1(\sig_predict_addr_lsh_ireg3_reg_n_0_[2] ),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[3]_i_1 
       (.I0(Q[31]),
        .I1(\sig_predict_addr_lsh_ireg3_reg_n_0_[3] ),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[4]_i_1 
       (.I0(Q[32]),
        .I1(\sig_predict_addr_lsh_ireg3_reg_n_0_[4] ),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[5]_i_1 
       (.I0(Q[33]),
        .I1(\sig_predict_addr_lsh_ireg3_reg_n_0_[5] ),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[6]_i_1 
       (.I0(Q[34]),
        .I1(\sig_predict_addr_lsh_ireg3_reg_n_0_[6] ),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[7]_i_1 
       (.I0(Q[35]),
        .I1(\sig_predict_addr_lsh_ireg3_reg_n_0_[7] ),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[8]_i_1 
       (.I0(Q[36]),
        .I1(\sig_predict_addr_lsh_ireg3_reg_n_0_[8] ),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[9]_i_1 
       (.I0(Q[37]),
        .I1(\sig_predict_addr_lsh_ireg3_reg_n_0_[9] ),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[10] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[11] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[12] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[13] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[14] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[14]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[15] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[15]),
        .Q(p_1_in_0),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[3] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[4] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[5] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[6] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[7] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[8] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[9] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[28]),
        .Q(sig_addr_cntr_lsh_kh[0]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[38]),
        .Q(sig_addr_cntr_lsh_kh[10]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[39]),
        .Q(sig_addr_cntr_lsh_kh[11]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[40]),
        .Q(sig_addr_cntr_lsh_kh[12]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[41]),
        .Q(sig_addr_cntr_lsh_kh[13]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[42]),
        .Q(sig_addr_cntr_lsh_kh[14]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[43]),
        .Q(sig_addr_cntr_lsh_kh[15]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[44]),
        .Q(sig_addr_cntr_lsh_kh[16]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[45]),
        .Q(sig_addr_cntr_lsh_kh[17]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[46]),
        .Q(sig_addr_cntr_lsh_kh[18]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[47]),
        .Q(sig_addr_cntr_lsh_kh[19]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[29]),
        .Q(sig_addr_cntr_lsh_kh[1]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[48]),
        .Q(sig_addr_cntr_lsh_kh[20]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[49]),
        .Q(sig_addr_cntr_lsh_kh[21]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[50]),
        .Q(sig_addr_cntr_lsh_kh[22]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[51]),
        .Q(sig_addr_cntr_lsh_kh[23]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[52]),
        .Q(sig_addr_cntr_lsh_kh[24]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[53]),
        .Q(sig_addr_cntr_lsh_kh[25]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[54]),
        .Q(sig_addr_cntr_lsh_kh[26]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[55]),
        .Q(sig_addr_cntr_lsh_kh[27]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[56]),
        .Q(sig_addr_cntr_lsh_kh[28]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[57]),
        .Q(sig_addr_cntr_lsh_kh[29]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[30]),
        .Q(sig_addr_cntr_lsh_kh[2]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[58]),
        .Q(sig_addr_cntr_lsh_kh[30]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[59]),
        .Q(sig_addr_cntr_lsh_kh[31]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[31]),
        .Q(sig_addr_cntr_lsh_kh[3]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[32]),
        .Q(sig_addr_cntr_lsh_kh[4]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[33]),
        .Q(sig_addr_cntr_lsh_kh[5]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[34]),
        .Q(sig_addr_cntr_lsh_kh[6]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[35]),
        .Q(sig_addr_cntr_lsh_kh[7]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[36]),
        .Q(sig_addr_cntr_lsh_kh[8]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[37]),
        .Q(sig_addr_cntr_lsh_kh[9]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[0]_i_1 
       (.I0(sig_bytes_to_mbaa_ireg1[0]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_btt_residue_slice_im0[0]),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .O(sig_adjusted_addr_incr_im1[0]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \sig_adjusted_addr_incr_ireg2[1]_i_1 
       (.I0(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I3(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .O(sig_adjusted_addr_incr_im1[1]));
  LUT6 #(
    .INIT(64'h9699966696669666)) 
    \sig_adjusted_addr_incr_ireg2[2]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2[2]_i_2_n_0 ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I2(sig_btt_residue_slice_im0[2]),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(sig_first_xfer_im0),
        .I5(sig_bytes_to_mbaa_ireg1[2]),
        .O(sig_adjusted_addr_incr_im1[2]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \sig_adjusted_addr_incr_ireg2[2]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I1(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .O(\sig_adjusted_addr_incr_ireg2[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h556AAA6A)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ),
        .I1(sig_bytes_to_mbaa_ireg1[3]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(sig_btt_residue_slice_im0[3]),
        .O(sig_adjusted_addr_incr_im1[3]));
  LUT6 #(
    .INIT(64'hFFEAAAEAAA800080)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I1(sig_bytes_to_mbaa_ireg1[2]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(sig_btt_residue_slice_im0[2]),
        .I5(\sig_adjusted_addr_incr_ireg2[2]_i_2_n_0 ),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h556AAA6A)) 
    \sig_adjusted_addr_incr_ireg2[4]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2[6]_i_2_n_0 ),
        .I1(sig_bytes_to_mbaa_ireg1[4]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(sig_btt_residue_slice_im0[4]),
        .O(sig_adjusted_addr_incr_im1[4]));
  LUT6 #(
    .INIT(64'h757F7F7F8A808080)) 
    \sig_adjusted_addr_incr_ireg2[5]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2[6]_i_2_n_0 ),
        .I1(sig_btt_residue_slice_im0[4]),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_first_xfer_im0),
        .I4(sig_bytes_to_mbaa_ireg1[4]),
        .I5(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ),
        .O(sig_adjusted_addr_incr_im1[5]));
  LUT4 #(
    .INIT(16'h7F80)) 
    \sig_adjusted_addr_incr_ireg2[6]_i_1 
       (.I0(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .I1(\sig_adjusted_addr_incr_ireg2[6]_i_2_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ),
        .I3(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ),
        .O(sig_adjusted_addr_incr_im1[6]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hF8080000)) 
    \sig_adjusted_addr_incr_ireg2[6]_i_2 
       (.I0(sig_bytes_to_mbaa_ireg1[3]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_btt_residue_slice_im0[3]),
        .I4(\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ),
        .O(\sig_adjusted_addr_incr_ireg2[6]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[0]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[1]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[2]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[3]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[4]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[5]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[6]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    sig_brst_cnt_eq_one_ireg1_i_1
       (.I0(sig_brst_cnt_eq_zero_ireg1_i_2_n_0),
        .I1(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I5(sig_brst_cnt_eq_zero_ireg1_i_3_n_0),
        .O(sig_brst_cnt_eq_one_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_one_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_brst_cnt_eq_one_im0),
        .Q(sig_brst_cnt_eq_one_ireg1),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_brst_cnt_eq_zero_ireg1_i_1
       (.I0(sig_brst_cnt_eq_zero_ireg1_i_2_n_0),
        .I1(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I5(sig_brst_cnt_eq_zero_ireg1_i_3_n_0),
        .O(sig_brst_cnt_eq_zero_im0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    sig_brst_cnt_eq_zero_ireg1_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[20] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[19] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[21] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[22] ),
        .I4(sig_brst_cnt_eq_zero_ireg1_i_4_n_0),
        .O(sig_brst_cnt_eq_zero_ireg1_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_brst_cnt_eq_zero_ireg1_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .O(sig_brst_cnt_eq_zero_ireg1_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_brst_cnt_eq_zero_ireg1_i_4
       (.I0(\sig_btt_cntr_im0_reg_n_0_[17] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[18] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[16] ),
        .O(sig_brst_cnt_eq_zero_ireg1_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_zero_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_brst_cnt_eq_zero_im0),
        .Q(sig_brst_cnt_eq_zero_ireg1),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  CARRY4 sig_btt_cntr_im00_carry
       (.CI(1'b0),
        .CO({sig_btt_cntr_im00_carry_n_0,sig_btt_cntr_im00_carry_n_1,sig_btt_cntr_im00_carry_n_2,sig_btt_cntr_im00_carry_n_3}),
        .CYINIT(1'b1),
        .DI(sig_btt_residue_slice_im0[3:0]),
        .O(sig_btt_cntr_im00[3:0]),
        .S({sig_btt_cntr_im00_carry_i_1_n_0,sig_btt_cntr_im00_carry_i_2_n_0,sig_btt_cntr_im00_carry_i_3_n_0,sig_btt_cntr_im00_carry_i_4_n_0}));
  CARRY4 sig_btt_cntr_im00_carry__0
       (.CI(sig_btt_cntr_im00_carry_n_0),
        .CO({sig_btt_cntr_im00_carry__0_n_0,sig_btt_cntr_im00_carry__0_n_1,sig_btt_cntr_im00_carry__0_n_2,sig_btt_cntr_im00_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0_reg_n_0_[7] ,sig_btt_residue_slice_im0[6:4]}),
        .O(sig_btt_cntr_im00[7:4]),
        .S({sig_btt_cntr_im00_carry__0_i_1_n_0,sig_btt_cntr_im00_carry__0_i_2_n_0,sig_btt_cntr_im00_carry__0_i_3_n_0,sig_btt_cntr_im00_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry__0_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I1(sig_addr_cntr_incr_ireg2[7]),
        .O(sig_btt_cntr_im00_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry__0_i_2
       (.I0(sig_btt_residue_slice_im0[6]),
        .I1(sig_addr_cntr_incr_ireg2[6]),
        .O(sig_btt_cntr_im00_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry__0_i_3
       (.I0(sig_btt_residue_slice_im0[5]),
        .I1(sig_addr_cntr_incr_ireg2[5]),
        .O(sig_btt_cntr_im00_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry__0_i_4
       (.I0(sig_btt_residue_slice_im0[4]),
        .I1(sig_addr_cntr_incr_ireg2[4]),
        .O(sig_btt_cntr_im00_carry__0_i_4_n_0));
  CARRY4 sig_btt_cntr_im00_carry__1
       (.CI(sig_btt_cntr_im00_carry__0_n_0),
        .CO({sig_btt_cntr_im00_carry__1_n_0,sig_btt_cntr_im00_carry__1_n_1,sig_btt_cntr_im00_carry__1_n_2,sig_btt_cntr_im00_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0_reg_n_0_[11] ,\sig_btt_cntr_im0_reg_n_0_[10] ,\sig_btt_cntr_im0_reg_n_0_[9] ,\sig_btt_cntr_im0_reg_n_0_[8] }),
        .O(sig_btt_cntr_im00[11:8]),
        .S({sig_btt_cntr_im00_carry__1_i_1_n_0,sig_btt_cntr_im00_carry__1_i_2_n_0,sig_btt_cntr_im00_carry__1_i_3_n_0,sig_btt_cntr_im00_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__1_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .O(sig_btt_cntr_im00_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__1_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .O(sig_btt_cntr_im00_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__1_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .O(sig_btt_cntr_im00_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__1_i_4
       (.I0(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .O(sig_btt_cntr_im00_carry__1_i_4_n_0));
  CARRY4 sig_btt_cntr_im00_carry__2
       (.CI(sig_btt_cntr_im00_carry__1_n_0),
        .CO({sig_btt_cntr_im00_carry__2_n_0,sig_btt_cntr_im00_carry__2_n_1,sig_btt_cntr_im00_carry__2_n_2,sig_btt_cntr_im00_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0_reg_n_0_[15] ,\sig_btt_cntr_im0_reg_n_0_[14] ,\sig_btt_cntr_im0_reg_n_0_[13] ,\sig_btt_cntr_im0_reg_n_0_[12] }),
        .O(sig_btt_cntr_im00[15:12]),
        .S({sig_btt_cntr_im00_carry__2_i_1_n_0,sig_btt_cntr_im00_carry__2_i_2_n_0,sig_btt_cntr_im00_carry__2_i_3_n_0,sig_btt_cntr_im00_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__2_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .O(sig_btt_cntr_im00_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__2_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .O(sig_btt_cntr_im00_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__2_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .O(sig_btt_cntr_im00_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__2_i_4
       (.I0(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .O(sig_btt_cntr_im00_carry__2_i_4_n_0));
  CARRY4 sig_btt_cntr_im00_carry__3
       (.CI(sig_btt_cntr_im00_carry__2_n_0),
        .CO({sig_btt_cntr_im00_carry__3_n_0,sig_btt_cntr_im00_carry__3_n_1,sig_btt_cntr_im00_carry__3_n_2,sig_btt_cntr_im00_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0_reg_n_0_[19] ,\sig_btt_cntr_im0_reg_n_0_[18] ,\sig_btt_cntr_im0_reg_n_0_[17] ,\sig_btt_cntr_im0_reg_n_0_[16] }),
        .O(sig_btt_cntr_im00[19:16]),
        .S({sig_btt_cntr_im00_carry__3_i_1_n_0,sig_btt_cntr_im00_carry__3_i_2_n_0,sig_btt_cntr_im00_carry__3_i_3_n_0,sig_btt_cntr_im00_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__3_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[19] ),
        .O(sig_btt_cntr_im00_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__3_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[18] ),
        .O(sig_btt_cntr_im00_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__3_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[17] ),
        .O(sig_btt_cntr_im00_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__3_i_4
       (.I0(\sig_btt_cntr_im0_reg_n_0_[16] ),
        .O(sig_btt_cntr_im00_carry__3_i_4_n_0));
  CARRY4 sig_btt_cntr_im00_carry__4
       (.CI(sig_btt_cntr_im00_carry__3_n_0),
        .CO({NLW_sig_btt_cntr_im00_carry__4_CO_UNCONNECTED[3:2],sig_btt_cntr_im00_carry__4_n_2,sig_btt_cntr_im00_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\sig_btt_cntr_im0_reg_n_0_[21] ,\sig_btt_cntr_im0_reg_n_0_[20] }),
        .O({NLW_sig_btt_cntr_im00_carry__4_O_UNCONNECTED[3],sig_btt_cntr_im00[22:20]}),
        .S({1'b0,sig_btt_cntr_im00_carry__4_i_1_n_0,sig_btt_cntr_im00_carry__4_i_2_n_0,sig_btt_cntr_im00_carry__4_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__4_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[22] ),
        .O(sig_btt_cntr_im00_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__4_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[21] ),
        .O(sig_btt_cntr_im00_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__4_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[20] ),
        .O(sig_btt_cntr_im00_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_1
       (.I0(sig_btt_residue_slice_im0[3]),
        .I1(sig_addr_cntr_incr_ireg2[3]),
        .O(sig_btt_cntr_im00_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_2
       (.I0(sig_btt_residue_slice_im0[2]),
        .I1(sig_addr_cntr_incr_ireg2[2]),
        .O(sig_btt_cntr_im00_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_3
       (.I0(sig_btt_residue_slice_im0[1]),
        .I1(sig_addr_cntr_incr_ireg2[1]),
        .O(sig_btt_cntr_im00_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_4
       (.I0(sig_btt_residue_slice_im0[0]),
        .I1(sig_addr_cntr_incr_ireg2[0]),
        .O(sig_btt_cntr_im00_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[0]_i_1 
       (.I0(Q[0]),
        .I1(sig_btt_cntr_im00[0]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[10]_i_1 
       (.I0(Q[10]),
        .I1(sig_btt_cntr_im00[10]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[11]_i_1 
       (.I0(Q[11]),
        .I1(sig_btt_cntr_im00[11]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[12]_i_1 
       (.I0(Q[12]),
        .I1(sig_btt_cntr_im00[12]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[13]_i_1 
       (.I0(Q[13]),
        .I1(sig_btt_cntr_im00[13]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[14]_i_1 
       (.I0(Q[14]),
        .I1(sig_btt_cntr_im00[14]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[15]_i_1 
       (.I0(Q[15]),
        .I1(sig_btt_cntr_im00[15]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[16]_i_1 
       (.I0(Q[16]),
        .I1(sig_btt_cntr_im00[16]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[17]_i_1 
       (.I0(Q[17]),
        .I1(sig_btt_cntr_im00[17]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[18]_i_1 
       (.I0(Q[18]),
        .I1(sig_btt_cntr_im00[18]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[19]_i_1 
       (.I0(Q[19]),
        .I1(sig_btt_cntr_im00[19]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[1]_i_1 
       (.I0(Q[1]),
        .I1(sig_btt_cntr_im00[1]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[20]_i_1 
       (.I0(Q[20]),
        .I1(sig_btt_cntr_im00[20]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[21]_i_1 
       (.I0(Q[21]),
        .I1(sig_btt_cntr_im00[21]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[22]_i_1__0 
       (.I0(Q[22]),
        .I1(sig_btt_cntr_im00[22]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[22]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[2]_i_1 
       (.I0(Q[2]),
        .I1(sig_btt_cntr_im00[2]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[3]_i_1 
       (.I0(Q[3]),
        .I1(sig_btt_cntr_im00[3]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[4]_i_1 
       (.I0(Q[4]),
        .I1(sig_btt_cntr_im00[4]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[5]_i_1 
       (.I0(Q[5]),
        .I1(sig_btt_cntr_im00[5]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[6]_i_1 
       (.I0(Q[6]),
        .I1(sig_btt_cntr_im00[6]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[7]_i_1 
       (.I0(Q[7]),
        .I1(sig_btt_cntr_im00[7]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[8]_i_1 
       (.I0(Q[8]),
        .I1(sig_btt_cntr_im00[8]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[9]_i_1 
       (.I0(Q[9]),
        .I1(sig_btt_cntr_im00[9]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[0]_i_1_n_0 ),
        .Q(sig_btt_residue_slice_im0[0]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[10] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[10]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[11] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[11]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[12] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[12]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[13] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[13]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[14] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[14]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[15] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[15]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[16] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[16]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[16] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[17] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[17]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[17] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[18] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[18]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[18] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[19] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[19]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[19] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[1]_i_1_n_0 ),
        .Q(sig_btt_residue_slice_im0[1]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[20] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[20]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[20] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[21] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[21]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[21] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[22] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[22]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[22] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[2]_i_1_n_0 ),
        .Q(sig_btt_residue_slice_im0[2]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[3] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[3]_i_1_n_0 ),
        .Q(sig_btt_residue_slice_im0[3]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[4] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[4]_i_1_n_0 ),
        .Q(sig_btt_residue_slice_im0[4]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[5] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[5]_i_1_n_0 ),
        .Q(sig_btt_residue_slice_im0[5]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[6] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[6]_i_1_n_0 ),
        .Q(sig_btt_residue_slice_im0[6]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[7] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[7]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[8] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[8]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[9] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[9]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h8008008000000000)) 
    sig_btt_eq_b2mbaa_ireg1_i_1
       (.I0(sig_btt_eq_b2mbaa_ireg1_i_2_n_0),
        .I1(sig_btt_eq_b2mbaa_ireg1_i_3_n_0),
        .I2(sig_btt_residue_slice_im0[6]),
        .I3(sig_btt_eq_b2mbaa_ireg1_i_4_n_0),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I5(sig_brst_cnt_eq_zero_im0),
        .O(sig_btt_eq_b2mbaa_im0));
  LUT6 #(
    .INIT(64'h0210084020048001)) 
    sig_btt_eq_b2mbaa_ireg1_i_2
       (.I0(sig_btt_residue_slice_im0[0]),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I4(sig_btt_residue_slice_im0[2]),
        .I5(sig_btt_residue_slice_im0[1]),
        .O(sig_btt_eq_b2mbaa_ireg1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    sig_btt_eq_b2mbaa_ireg1_i_3
       (.I0(sig_btt_residue_slice_im0[3]),
        .I1(\sig_bytes_to_mbaa_ireg1[3]_i_1_n_0 ),
        .I2(\sig_bytes_to_mbaa_ireg1[5]_i_1_n_0 ),
        .I3(sig_btt_residue_slice_im0[5]),
        .I4(\sig_bytes_to_mbaa_ireg1[4]_i_1_n_0 ),
        .I5(sig_btt_residue_slice_im0[4]),
        .O(sig_btt_eq_b2mbaa_ireg1_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_btt_eq_b2mbaa_ireg1_i_4
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_eq_b2mbaa_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_btt_eq_b2mbaa_im0),
        .Q(sig_btt_eq_b2mbaa_ireg1),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  CARRY4 sig_btt_lt_b2mbaa_im01_carry
       (.CI(1'b0),
        .CO({sig_btt_lt_b2mbaa_im01,sig_btt_lt_b2mbaa_im01_carry_n_1,sig_btt_lt_b2mbaa_im01_carry_n_2,sig_btt_lt_b2mbaa_im01_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sig_btt_lt_b2mbaa_im01_carry_i_1_n_0,sig_btt_lt_b2mbaa_im01_carry_i_2_n_0,sig_btt_lt_b2mbaa_im01_carry_i_3_n_0,sig_btt_lt_b2mbaa_im01_carry_i_4_n_0}),
        .O(NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED[3:0]),
        .S({sig_btt_lt_b2mbaa_im01_carry_i_5_n_0,sig_btt_lt_b2mbaa_im01_carry_i_6_n_0,sig_btt_lt_b2mbaa_im01_carry_i_7_n_0,sig_btt_lt_b2mbaa_im01_carry_i_8_n_0}));
  LUT3 #(
    .INIT(8'h71)) 
    sig_btt_lt_b2mbaa_im01_carry_i_1
       (.I0(sig_btt_residue_slice_im0[6]),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I2(sig_btt_eq_b2mbaa_ireg1_i_4_n_0),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sig_btt_lt_b2mbaa_im01_carry_i_2
       (.I0(\sig_bytes_to_mbaa_ireg1[4]_i_1_n_0 ),
        .I1(sig_btt_residue_slice_im0[4]),
        .I2(sig_btt_residue_slice_im0[5]),
        .I3(\sig_bytes_to_mbaa_ireg1[5]_i_1_n_0 ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h0101011337373770)) 
    sig_btt_lt_b2mbaa_im01_carry_i_3
       (.I0(sig_btt_residue_slice_im0[2]),
        .I1(sig_btt_residue_slice_im0[3]),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h1370)) 
    sig_btt_lt_b2mbaa_im01_carry_i_4
       (.I0(sig_btt_residue_slice_im0[0]),
        .I1(sig_btt_residue_slice_im0[1]),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'h86)) 
    sig_btt_lt_b2mbaa_im01_carry_i_5
       (.I0(sig_btt_residue_slice_im0[6]),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I2(sig_btt_eq_b2mbaa_ireg1_i_4_n_0),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_6
       (.I0(\sig_bytes_to_mbaa_ireg1[4]_i_1_n_0 ),
        .I1(sig_btt_residue_slice_im0[4]),
        .I2(\sig_bytes_to_mbaa_ireg1[5]_i_1_n_0 ),
        .I3(sig_btt_residue_slice_im0[5]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h0001666866680001)) 
    sig_btt_lt_b2mbaa_im01_carry_i_7
       (.I0(sig_btt_residue_slice_im0[2]),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I5(sig_btt_residue_slice_im0[3]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h1881)) 
    sig_btt_lt_b2mbaa_im01_carry_i_8
       (.I0(sig_btt_residue_slice_im0[0]),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I3(sig_btt_residue_slice_im0[1]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_btt_lt_b2mbaa_ireg1_i_1
       (.I0(sig_btt_lt_b2mbaa_im01),
        .I1(sig_brst_cnt_eq_zero_im0),
        .O(sig_btt_lt_b2mbaa_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_lt_b2mbaa_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_btt_lt_b2mbaa_im0),
        .Q(sig_btt_lt_b2mbaa_ireg1),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_bytes_to_mbaa_ireg1[1]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .O(\sig_bytes_to_mbaa_ireg1[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sig_bytes_to_mbaa_ireg1[2]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .O(\sig_bytes_to_mbaa_ireg1[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \sig_bytes_to_mbaa_ireg1[3]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .O(\sig_bytes_to_mbaa_ireg1[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \sig_bytes_to_mbaa_ireg1[4]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .O(\sig_bytes_to_mbaa_ireg1[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sig_bytes_to_mbaa_ireg1[5]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .O(\sig_bytes_to_mbaa_ireg1[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000010FFFFFFEF)) 
    \sig_bytes_to_mbaa_ireg1[6]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I2(\sig_bytes_to_mbaa_ireg1[7]_i_2_n_0 ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .O(\sig_bytes_to_mbaa_ireg1[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \sig_bytes_to_mbaa_ireg1[7]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I2(\sig_bytes_to_mbaa_ireg1[7]_i_2_n_0 ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .O(\sig_bytes_to_mbaa_ireg1[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sig_bytes_to_mbaa_ireg1[7]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .O(\sig_bytes_to_mbaa_ireg1[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .Q(sig_bytes_to_mbaa_ireg1[0]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[1]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[1]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[2]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[2]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[3]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[3]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[4]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[4]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[5]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[5]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[6]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[6]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[7]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[7]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    sig_calc_error_pushed_i_1
       (.I0(in[37]),
        .I1(sig_xfer_reg_empty),
        .I2(sig_ld_xfer_reg),
        .I3(sig_calc_error_pushed),
        .O(sig_calc_error_pushed_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_pushed_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_calc_error_pushed_i_1_n_0),
        .Q(sig_calc_error_pushed),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_calc_error_reg_reg_0),
        .Q(in[37]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h000000000000AAAE)) 
    sig_cmd2addr_valid_i_1
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_wr_fifo_0),
        .I5(\sig_addr_cntr_im0_msh_reg[0]_0 ),
        .O(sig_cmd2addr_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid_i_1_n_0),
        .Q(sig_mstr2addr_cmd_valid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000AAAE)) 
    sig_cmd2data_valid_i_1
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_wr_fifo),
        .I5(\sig_addr_cntr_im0_msh_reg[0]_0 ),
        .O(sig_cmd2data_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2data_valid_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_cmd2data_valid_i_1_n_0),
        .Q(sig_mstr2data_cmd_valid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    sig_cmd2dre_valid_i_1
       (.I0(sig_pcc_sm_state[1]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[2]),
        .I3(sig_first_xfer_im0),
        .I4(sig_cmd2dre_valid_reg_n_0),
        .I5(\sig_addr_cntr_im0_msh_reg[0]_0 ),
        .O(sig_cmd2dre_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2dre_valid_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_cmd2dre_valid_i_1_n_0),
        .Q(sig_cmd2dre_valid_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h556AAA6A)) 
    \sig_finish_addr_offset_ireg2[0]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(sig_bytes_to_mbaa_ireg1[0]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(sig_btt_residue_slice_im0[0]),
        .O(sig_finish_addr_offset_im1[0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \sig_finish_addr_offset_ireg2[1]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .O(sig_finish_addr_offset_im1[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \sig_finish_addr_offset_ireg2[2]_i_1 
       (.I0(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I3(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .I4(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .O(sig_finish_addr_offset_im1[2]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_finish_addr_offset_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[0]),
        .Q(sig_finish_addr_offset_ireg2[0]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_finish_addr_offset_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[1]),
        .Q(sig_finish_addr_offset_ireg2[1]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_finish_addr_offset_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[2]),
        .Q(sig_finish_addr_offset_ireg2[2]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h000E)) 
    sig_first_xfer_im0_i_1
       (.I0(sig_first_xfer_im0),
        .I1(sig_push_input_reg11_out),
        .I2(sig_pop_xfer_reg0_out),
        .I3(\sig_addr_cntr_im0_msh_reg[0]_0 ),
        .O(sig_first_xfer_im0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_xfer_im0_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_first_xfer_im0_i_1_n_0),
        .Q(sig_first_xfer_im0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_burst_type_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[23]),
        .Q(in[36]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_dsa_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[24]),
        .Q(\sig_next_dre_dest_align_reg_reg[2] [24]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_dsa_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[25]),
        .Q(\sig_next_dre_dest_align_reg_reg[2] [25]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_dsa_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[26]),
        .Q(\sig_next_dre_dest_align_reg_reg[2] [26]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_eof_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[27]),
        .Q(sig_input_eof_reg_reg_n_0),
        .R(sig_input_cache_type_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_input_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(1'b0),
        .Q(sig_input_reg_empty),
        .S(sig_input_cache_type_reg0));
  LUT3 #(
    .INIT(8'hFE)) 
    \sig_input_tag_reg[3]_i_1 
       (.I0(sig_calc_error_pushed),
        .I1(\sig_addr_cntr_im0_msh_reg[0]_0 ),
        .I2(sig_sm_pop_input_reg),
        .O(sig_input_cache_type_reg0));
  LUT4 #(
    .INIT(16'h0400)) 
    \sig_input_tag_reg[3]_i_2 
       (.I0(in[37]),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .O(sig_push_input_reg11_out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[60]),
        .Q(\sig_next_dre_dest_align_reg_reg[2] [0]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[61]),
        .Q(\sig_next_dre_dest_align_reg_reg[2] [1]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[62]),
        .Q(\sig_next_dre_dest_align_reg_reg[2] [2]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[63]),
        .Q(\sig_next_dre_dest_align_reg_reg[2] [3]),
        .R(sig_input_cache_type_reg0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    sig_last_addr_offset_im2
       (.I0(sig_finish_addr_offset_ireg2[2]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .I2(sig_finish_addr_offset_ireg2[1]),
        .O(sig_last_addr_offset_im2__0));
  LUT6 #(
    .INIT(64'h000000000002FF02)) 
    sig_ld_xfer_reg_i_1
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_ld_xfer_reg),
        .I4(sig_xfer_reg_empty),
        .I5(\sig_addr_cntr_im0_msh_reg[0]_0 ),
        .O(sig_ld_xfer_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_i_1_n_0),
        .Q(sig_ld_xfer_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000AAAE)) 
    sig_ld_xfer_reg_tmp_i_1
       (.I0(sig_ld_xfer_reg_tmp),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_pop_xfer_reg0_out),
        .I5(\sig_addr_cntr_im0_msh_reg[0]_0 ),
        .O(sig_ld_xfer_reg_tmp_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_tmp_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_tmp_i_1_n_0),
        .Q(sig_ld_xfer_reg_tmp),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_mmap_reset_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_stream_rst),
        .Q(\sig_addr_cntr_im0_msh_reg[0]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    sig_no_btt_residue_ireg1_i_1
       (.I0(sig_btt_residue_slice_im0[6]),
        .I1(sig_btt_residue_slice_im0[4]),
        .I2(sig_btt_residue_slice_im0[5]),
        .I3(sig_no_btt_residue_ireg1_i_2_n_0),
        .O(sig_no_btt_residue_im0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_no_btt_residue_ireg1_i_2
       (.I0(sig_btt_residue_slice_im0[2]),
        .I1(sig_btt_residue_slice_im0[3]),
        .I2(sig_btt_residue_slice_im0[0]),
        .I3(sig_btt_residue_slice_im0[1]),
        .O(sig_no_btt_residue_ireg1_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_no_btt_residue_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_no_btt_residue_im0),
        .Q(sig_no_btt_residue_ireg1),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    sig_parent_done_i_1
       (.I0(sig_parent_done),
        .I1(sig_ld_xfer_reg_tmp),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_push_input_reg11_out),
        .I4(\sig_addr_cntr_im0_msh_reg[0]_0 ),
        .O(sig_parent_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_parent_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_parent_done_i_1_n_0),
        .Q(sig_parent_done),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[11]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[11]_i_3 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[11]_i_4 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[11]_i_5 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[15]_i_2 
       (.I0(p_1_in_0),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[15]_i_3 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[15]_i_4 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[15]_i_5 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I1(sig_addr_cntr_incr_ireg2[3]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_3 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I1(sig_addr_cntr_incr_ireg2[2]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_4 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I1(sig_addr_cntr_incr_ireg2[1]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_5 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(sig_addr_cntr_incr_ireg2[0]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(sig_addr_cntr_incr_ireg2[7]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_3 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(sig_addr_cntr_incr_ireg2[6]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_4 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I1(sig_addr_cntr_incr_ireg2[5]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_5 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I1(sig_addr_cntr_incr_ireg2[4]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[0]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[0] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[10]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[10] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[11]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[11] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[11]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ),
        .CO({\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[11] ,\sig_addr_cntr_lsh_im0_reg_n_0_[10] ,\sig_addr_cntr_lsh_im0_reg_n_0_[9] ,\sig_addr_cntr_lsh_im0_reg_n_0_[8] }),
        .O(sig_predict_addr_lsh_im2[11:8]),
        .S({\sig_predict_addr_lsh_ireg3[11]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[11]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[11]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[12]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[12] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[13]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[13] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[14]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[14] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[15]),
        .Q(sig_predict_addr_lsh_ireg3),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[15]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ),
        .CO({\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED [3],\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_addr_cntr_lsh_im0_reg_n_0_[12] }),
        .O(sig_predict_addr_lsh_im2[15:12]),
        .S({\sig_predict_addr_lsh_ireg3[15]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[15]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[15]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[1]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[1] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[2]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[2] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[3]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[3] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[3] ,\sig_addr_cntr_lsh_im0_reg_n_0_[2] ,\sig_addr_cntr_lsh_im0_reg_n_0_[1] ,\sig_addr_cntr_lsh_im0_reg_n_0_[0] }),
        .O(sig_predict_addr_lsh_im2[3:0]),
        .S({\sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[4]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[4] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[5]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[5] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[6]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[6] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[7]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[7] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[7]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ),
        .CO({\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[7] ,\sig_addr_cntr_lsh_im0_reg_n_0_[6] ,\sig_addr_cntr_lsh_im0_reg_n_0_[5] ,\sig_addr_cntr_lsh_im0_reg_n_0_[4] }),
        .O(sig_predict_addr_lsh_im2[7:4]),
        .S({\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[8]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[8] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[9]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[9] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hA181)) 
    sig_sm_halt_reg_i_1
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_calc_error_pushed),
        .O(sig_sm_halt_ns));
  FDSE #(
    .INIT(1'b0)) 
    sig_sm_halt_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_halt_ns),
        .Q(sig_sm_halt_reg),
        .S(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0008000800083008)) 
    sig_sm_ld_calc1_reg_i_1
       (.I0(sig_push_input_reg11_out),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[2]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_parent_done),
        .I5(sig_calc_error_pushed),
        .O(sig_sm_ld_calc1_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc1_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc1_reg_ns),
        .Q(sig_sm_ld_calc1_reg),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    sig_sm_ld_calc2_reg_i_1
       (.I0(sig_pcc_sm_state[1]),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .O(sig_sm_ld_calc2_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc2_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg_ns),
        .Q(sig_sm_ld_calc2_reg),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    sig_sm_ld_calc3_reg_i_1
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[1]),
        .O(sig_sm_ld_calc3_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc3_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc3_reg_ns),
        .Q(sig_sm_ld_calc3_reg),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    sig_sm_pop_input_reg_i_1
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_parent_done),
        .I3(sig_calc_error_pushed),
        .I4(sig_pcc_sm_state[1]),
        .O(sig_sm_pop_input_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_input_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_input_reg_ns),
        .Q(sig_sm_pop_input_reg),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .Q(sig_strbgen_addr_ireg2[0]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .Q(sig_strbgen_addr_ireg2[1]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .Q(sig_strbgen_addr_ireg2[2]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h15100500)) 
    \sig_strbgen_bytes_ireg2[0]_i_1 
       (.I0(\sig_addr_cntr_im0_msh_reg[0]_0 ),
        .I1(sig_addr_incr_ge_bpdb_im1),
        .I2(sig_sm_ld_calc2_reg),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I4(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .O(\sig_strbgen_bytes_ireg2[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h15100500)) 
    \sig_strbgen_bytes_ireg2[1]_i_1 
       (.I0(\sig_addr_cntr_im0_msh_reg[0]_0 ),
        .I1(sig_addr_incr_ge_bpdb_im1),
        .I2(sig_sm_ld_calc2_reg),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I4(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .O(\sig_strbgen_bytes_ireg2[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h15100500)) 
    \sig_strbgen_bytes_ireg2[2]_i_1 
       (.I0(\sig_addr_cntr_im0_msh_reg[0]_0 ),
        .I1(sig_addr_incr_ge_bpdb_im1),
        .I2(sig_sm_ld_calc2_reg),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I4(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .O(\sig_strbgen_bytes_ireg2[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFBC8)) 
    \sig_strbgen_bytes_ireg2[3]_i_1 
       (.I0(sig_addr_incr_ge_bpdb_im1),
        .I1(sig_sm_ld_calc2_reg),
        .I2(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_strbgen_bytes_ireg2[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDFDFDFDFDFDFD5DF)) 
    \sig_strbgen_bytes_ireg2[3]_i_2 
       (.I0(\sig_strbgen_bytes_ireg2[3]_i_3_n_0 ),
        .I1(sig_btt_residue_slice_im0[6]),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_first_xfer_im0),
        .I4(sig_bytes_to_mbaa_ireg1[6]),
        .I5(sig_bytes_to_mbaa_ireg1[7]),
        .O(sig_addr_incr_ge_bpdb_im1));
  LUT6 #(
    .INIT(64'h0000000000004777)) 
    \sig_strbgen_bytes_ireg2[3]_i_3 
       (.I0(sig_btt_residue_slice_im0[4]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[4]),
        .I4(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .I5(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ),
        .O(\sig_strbgen_bytes_ireg2[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[0]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[1]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[2]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[3]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \sig_xfer_end_strb_ireg3[1]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[1]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .I2(sig_finish_addr_offset_ireg2[2]),
        .O(\sig_xfer_end_strb_ireg3[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hEB)) 
    \sig_xfer_end_strb_ireg3[2]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[2]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .O(\sig_xfer_end_strb_ireg3[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \sig_xfer_end_strb_ireg3[3]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[2]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .I2(sig_finish_addr_offset_ireg2[1]),
        .O(\sig_xfer_end_strb_ireg3[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA1)) 
    \sig_xfer_end_strb_ireg3[5]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[2]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .I2(sig_finish_addr_offset_ireg2[1]),
        .O(\sig_xfer_end_strb_ireg3[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h81)) 
    \sig_xfer_end_strb_ireg3[6]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[2]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .I2(sig_finish_addr_offset_ireg2[1]),
        .O(\sig_xfer_end_strb_ireg3[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \sig_xfer_end_strb_ireg3[7]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[1]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .I2(sig_finish_addr_offset_ireg2[2]),
        .O(\sig_xfer_end_strb_ireg3[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(1'b1),
        .Q(sig_xfer_end_strb_ireg3[0]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[1]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[1]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[2]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[2]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[3]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[3]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_last_addr_offset_im2__0),
        .Q(sig_xfer_end_strb_ireg3[4]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[5]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[5]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[6]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[6]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[7]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[7]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00000110)) 
    sig_xfer_len_eq_0_ireg3_i_1
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .I2(sig_xfer_len_eq_0_ireg3_i_2_n_0),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .O(sig_xfer_len_eq_0_im2));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    sig_xfer_len_eq_0_ireg3_i_2
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .O(sig_xfer_len_eq_0_ireg3_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_len_eq_0_ireg3_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_len_eq_0_im2),
        .Q(sig_xfer_len_eq_0_ireg3),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hFF2E)) 
    sig_xfer_reg_empty_i_1
       (.I0(sig_pop_xfer_reg0_out),
        .I1(sig_xfer_reg_empty),
        .I2(sig_ld_xfer_reg),
        .I3(\sig_addr_cntr_im0_msh_reg[0]_0 ),
        .O(sig_xfer_reg_empty_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_xfer_reg_empty_i_1_n_0),
        .Q(sig_xfer_reg_empty),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h01)) 
    \sig_xfer_strt_strb_ireg3[0]_i_1 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(sig_strbgen_addr_ireg2[0]),
        .I2(sig_strbgen_addr_ireg2[2]),
        .O(\I_STRT_STRB_GEN/lsig_start_vect ));
  LUT6 #(
    .INIT(64'h0000000033333332)) 
    \sig_xfer_strt_strb_ireg3[1]_i_1 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I1(sig_strbgen_addr_ireg2[1]),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(sig_strbgen_addr_ireg2[0]),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I5(sig_strbgen_addr_ireg2[2]),
        .O(sig_xfer_strt_strb_im2[1]));
  LUT6 #(
    .INIT(64'h000000000FFF0FA8)) 
    \sig_xfer_strt_strb_ireg3[2]_i_2 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I5(sig_strbgen_addr_ireg2[2]),
        .O(\sig_xfer_strt_strb_ireg3[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000057777777)) 
    \sig_xfer_strt_strb_ireg3[2]_i_3 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(sig_strbgen_addr_ireg2[0]),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I5(sig_strbgen_addr_ireg2[2]),
        .O(\sig_xfer_strt_strb_ireg3[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000BFBC)) 
    \sig_xfer_strt_strb_ireg3[3]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[3]_i_2_n_0 ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I3(\sig_xfer_strt_strb_ireg3[3]_i_3_n_0 ),
        .I4(sig_strbgen_addr_ireg2[2]),
        .O(sig_xfer_strt_strb_im2[3]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h37FF)) 
    \sig_xfer_strt_strb_ireg3[3]_i_2 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .O(\sig_xfer_strt_strb_ireg3[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hEA88)) 
    \sig_xfer_strt_strb_ireg3[3]_i_3 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I3(sig_strbgen_addr_ireg2[0]),
        .O(\sig_xfer_strt_strb_ireg3[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5757575746420202)) 
    \sig_xfer_strt_strb_ireg3[4]_i_2 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(sig_strbgen_addr_ireg2[1]),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_xfer_strt_strb_ireg3[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h111555555757575E)) 
    \sig_xfer_strt_strb_ireg3[4]_i_3 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I5(sig_strbgen_addr_ireg2[1]),
        .O(\sig_xfer_strt_strb_ireg3[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7777777762222020)) 
    \sig_xfer_strt_strb_ireg3[5]_i_2 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(sig_strbgen_addr_ireg2[1]),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I4(sig_strbgen_addr_ireg2[0]),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_xfer_strt_strb_ireg3[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h151515557776767E)) 
    \sig_xfer_strt_strb_ireg3[5]_i_3 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(sig_strbgen_addr_ireg2[0]),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I5(sig_strbgen_addr_ireg2[1]),
        .O(\sig_xfer_strt_strb_ireg3[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5777FFFF76220000)) 
    \sig_xfer_strt_strb_ireg3[6]_i_2 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(sig_strbgen_addr_ireg2[0]),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I4(sig_strbgen_addr_ireg2[2]),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_xfer_strt_strb_ireg3[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h173717765676566E)) 
    \sig_xfer_strt_strb_ireg3[6]_i_3 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I2(sig_strbgen_addr_ireg2[1]),
        .I3(sig_strbgen_addr_ireg2[0]),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .O(\sig_xfer_strt_strb_ireg3[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h777FFFFFEA880000)) 
    \sig_xfer_strt_strb_ireg3[7]_i_2 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I3(sig_strbgen_addr_ireg2[0]),
        .I4(sig_strbgen_addr_ireg2[2]),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_xfer_strt_strb_ireg3[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h377636663666766E)) 
    \sig_xfer_strt_strb_ireg3[7]_i_3 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I2(sig_strbgen_addr_ireg2[1]),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I5(sig_strbgen_addr_ireg2[0]),
        .O(\sig_xfer_strt_strb_ireg3[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\I_STRT_STRB_GEN/lsig_start_vect ),
        .Q(sig_xfer_strt_strb_ireg3[0]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[1]),
        .Q(sig_xfer_strt_strb_ireg3[1]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[2]),
        .Q(sig_xfer_strt_strb_ireg3[2]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[2]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[2]_i_2_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[2]_i_3_n_0 ),
        .O(sig_xfer_strt_strb_im2[2]),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[3]),
        .Q(sig_xfer_strt_strb_ireg3[3]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[4]),
        .Q(sig_xfer_strt_strb_ireg3[4]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[4]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[4]_i_2_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[4]_i_3_n_0 ),
        .O(sig_xfer_strt_strb_im2[4]),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[5]),
        .Q(sig_xfer_strt_strb_ireg3[5]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[5]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[5]_i_2_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[5]_i_3_n_0 ),
        .O(sig_xfer_strt_strb_im2[5]),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[6]),
        .Q(sig_xfer_strt_strb_ireg3[6]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[6]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[6]_i_2_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[6]_i_3_n_0 ),
        .O(sig_xfer_strt_strb_im2[6]),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\I_STRT_STRB_GEN/lsig_end_vect ),
        .Q(sig_xfer_strt_strb_ireg3[7]),
        .R(\sig_addr_cntr_im0_msh_reg[0]_0 ));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[7]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[7]_i_2_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[7]_i_3_n_0 ),
        .O(\I_STRT_STRB_GEN/lsig_end_vect ),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_pcc" *) 
module top_blk_axi_cdma_0_0_axi_datamover_pcc__parameterized0
   (p_17_out,
    sig_push_input_reg11_out,
    sig_sm_halt_reg,
    sig_input_reg_empty,
    sig_calc_error_pushed_reg_0,
    sig_calc_error_pushed,
    p_1_out,
    p_12_out,
    in,
    \sig_next_addr_reg_reg[31] ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    dma_interr_reg,
    sig_init_reg,
    m_axi_aclk,
    Q,
    sig_calc_error_reg_reg_0,
    sig_cmd2mstr_cmd_valid,
    sig_init_done,
    sig_wr_fifo,
    sig_wr_fifo_0,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    sig_sgcntlr2reg_new_curdesc_wren,
    reg_dma_sg_mode,
    sig_cntl2s2mm_cmd_tvalid,
    sig_dm_mm2s_err,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    sig_mm2s_interr,
    sig_s2mm_interr);
  output [0:0]p_17_out;
  output sig_push_input_reg11_out;
  output sig_sm_halt_reg;
  output sig_input_reg_empty;
  output sig_calc_error_pushed_reg_0;
  output sig_calc_error_pushed;
  output p_1_out;
  output p_12_out;
  output [26:0]in;
  output [31:0]\sig_next_addr_reg_reg[31] ;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  output dma_interr_reg;
  input sig_init_reg;
  input m_axi_aclk;
  input [60:0]Q;
  input sig_calc_error_reg_reg_0;
  input sig_cmd2mstr_cmd_valid;
  input sig_init_done;
  input sig_wr_fifo;
  input sig_wr_fifo_0;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  input sig_sgcntlr2reg_new_curdesc_wren;
  input reg_dma_sg_mode;
  input sig_cntl2s2mm_cmd_tvalid;
  input sig_dm_mm2s_err;
  input \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  input sig_mm2s_interr;
  input sig_s2mm_interr;

  wire FIFO_Full_reg;
  wire \FSM_sequential_sig_pcc_sm_state[0]_i_1__0_n_0 ;
  wire \FSM_sequential_sig_pcc_sm_state[0]_i_2__0_n_0 ;
  wire \FSM_sequential_sig_pcc_sm_state[1]_i_1__0_n_0 ;
  wire \FSM_sequential_sig_pcc_sm_state[1]_i_2__0_n_0 ;
  wire \FSM_sequential_sig_pcc_sm_state[2]_i_1__0_n_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire \INFERRED_GEN.data_reg[3][39]_srl4_i_2__0_n_0 ;
  wire \I_CMD_STATUS/I_CMD_FIFO/p_0_out ;
  wire [7:7]\I_STRT_STRB_GEN/lsig_end_vect ;
  wire [0:0]\I_STRT_STRB_GEN/lsig_start_vect ;
  wire [60:0]Q;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire dma_interr_reg;
  wire [26:0]in;
  wire m_axi_aclk;
  wire p_12_out;
  wire [0:0]p_17_out;
  wire p_1_in;
  wire p_1_out;
  wire reg_dma_sg_mode;
  wire [15:0]sel0;
  wire sig_addr_aligned_im0;
  wire sig_addr_aligned_ireg1;
  wire \sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_3__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_4__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_5__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_6__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_7__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_2__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_3__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_4__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_5__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_2__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_3__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_4__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_5__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_2__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_3__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_4__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_5__0_n_0 ;
  wire [15:0]sig_addr_cntr_im0_msh_reg;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_7 ;
  wire [7:0]sig_addr_cntr_incr_ireg2;
  wire \sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[5]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[6]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[7]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[0]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[10]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[11]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[12]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[13]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[14]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[1]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[2]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[3]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[4]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[5]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[6]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[7]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[8]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[9]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[0] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[10] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[11] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[12] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[13] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[14] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[1] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[2] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[3] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[4] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[5] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[6] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[7] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[8] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[9] ;
  wire [31:0]sig_addr_cntr_lsh_kh;
  wire sig_addr_incr_ge_bpdb_im1;
  wire [6:0]sig_adjusted_addr_incr_im1;
  wire \sig_adjusted_addr_incr_ireg2[2]_i_2__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_2__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[6]_i_2__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ;
  wire sig_brst_cnt_eq_one_im0;
  wire sig_brst_cnt_eq_one_ireg1;
  wire sig_brst_cnt_eq_zero_im0;
  wire sig_brst_cnt_eq_zero_ireg1;
  wire sig_brst_cnt_eq_zero_ireg1_i_2__0_n_0;
  wire sig_brst_cnt_eq_zero_ireg1_i_3__0_n_0;
  wire sig_brst_cnt_eq_zero_ireg1_i_4__0_n_0;
  wire [22:0]sig_btt_cntr_im00;
  wire sig_btt_cntr_im00_carry__0_i_1__0_n_0;
  wire sig_btt_cntr_im00_carry__0_i_2__0_n_0;
  wire sig_btt_cntr_im00_carry__0_i_3__0_n_0;
  wire sig_btt_cntr_im00_carry__0_i_4__0_n_0;
  wire sig_btt_cntr_im00_carry__0_n_0;
  wire sig_btt_cntr_im00_carry__0_n_1;
  wire sig_btt_cntr_im00_carry__0_n_2;
  wire sig_btt_cntr_im00_carry__0_n_3;
  wire sig_btt_cntr_im00_carry__1_i_1__0_n_0;
  wire sig_btt_cntr_im00_carry__1_i_2__0_n_0;
  wire sig_btt_cntr_im00_carry__1_i_3__0_n_0;
  wire sig_btt_cntr_im00_carry__1_i_4__0_n_0;
  wire sig_btt_cntr_im00_carry__1_n_0;
  wire sig_btt_cntr_im00_carry__1_n_1;
  wire sig_btt_cntr_im00_carry__1_n_2;
  wire sig_btt_cntr_im00_carry__1_n_3;
  wire sig_btt_cntr_im00_carry__2_i_1__0_n_0;
  wire sig_btt_cntr_im00_carry__2_i_2__0_n_0;
  wire sig_btt_cntr_im00_carry__2_i_3__0_n_0;
  wire sig_btt_cntr_im00_carry__2_i_4__0_n_0;
  wire sig_btt_cntr_im00_carry__2_n_0;
  wire sig_btt_cntr_im00_carry__2_n_1;
  wire sig_btt_cntr_im00_carry__2_n_2;
  wire sig_btt_cntr_im00_carry__2_n_3;
  wire sig_btt_cntr_im00_carry__3_i_1__0_n_0;
  wire sig_btt_cntr_im00_carry__3_i_2__0_n_0;
  wire sig_btt_cntr_im00_carry__3_i_3__0_n_0;
  wire sig_btt_cntr_im00_carry__3_i_4__0_n_0;
  wire sig_btt_cntr_im00_carry__3_n_0;
  wire sig_btt_cntr_im00_carry__3_n_1;
  wire sig_btt_cntr_im00_carry__3_n_2;
  wire sig_btt_cntr_im00_carry__3_n_3;
  wire sig_btt_cntr_im00_carry__4_i_1__0_n_0;
  wire sig_btt_cntr_im00_carry__4_i_2__0_n_0;
  wire sig_btt_cntr_im00_carry__4_i_3__0_n_0;
  wire sig_btt_cntr_im00_carry__4_n_2;
  wire sig_btt_cntr_im00_carry__4_n_3;
  wire sig_btt_cntr_im00_carry_i_1__0_n_0;
  wire sig_btt_cntr_im00_carry_i_2__0_n_0;
  wire sig_btt_cntr_im00_carry_i_3__0_n_0;
  wire sig_btt_cntr_im00_carry_i_4__0_n_0;
  wire sig_btt_cntr_im00_carry_n_0;
  wire sig_btt_cntr_im00_carry_n_1;
  wire sig_btt_cntr_im00_carry_n_2;
  wire sig_btt_cntr_im00_carry_n_3;
  wire \sig_btt_cntr_im0[0]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[10]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[12]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[13]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[14]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[16]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[17]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[18]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[19]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[1]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[20]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[21]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[22]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[22]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[2]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[4]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[5]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[6]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[8]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[9]_i_1__0_n_0 ;
  wire sig_btt_eq_b2mbaa_im0;
  wire sig_btt_eq_b2mbaa_ireg1;
  wire sig_btt_eq_b2mbaa_ireg1_i_2__0_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_3__0_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_4__0_n_0;
  wire sig_btt_lt_b2mbaa_im0;
  wire sig_btt_lt_b2mbaa_im01;
  wire sig_btt_lt_b2mbaa_im01_carry_i_1__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_2__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_3__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_4__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_5__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_6__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_7__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_8__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_n_1;
  wire sig_btt_lt_b2mbaa_im01_carry_n_2;
  wire sig_btt_lt_b2mbaa_im01_carry_n_3;
  wire sig_btt_lt_b2mbaa_ireg1;
  wire [6:0]sig_btt_residue_slice_im0;
  wire [7:0]sig_bytes_to_mbaa_ireg1;
  wire \sig_bytes_to_mbaa_ireg1[1]_i_1__0_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[2]_i_1__0_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[3]_i_1__0_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[4]_i_1__0_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[5]_i_1__0_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[6]_i_1__0_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[7]_i_1__0_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[7]_i_2__0_n_0 ;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_i_1__0_n_0;
  wire sig_calc_error_pushed_reg_0;
  wire sig_calc_error_reg_reg_0;
  wire sig_cmd2addr_valid_i_1_n_0;
  wire sig_cmd2data_valid_i_1_n_0;
  wire sig_cmd2dre_valid_i_1_n_0;
  wire sig_cmd2dre_valid_reg_n_0;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_dm_mm2s_err;
  wire [2:0]sig_finish_addr_offset_im1;
  wire [2:0]sig_finish_addr_offset_ireg2;
  wire sig_first_xfer_im0;
  wire sig_first_xfer_im0_i_1_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_reg;
  wire sig_input_cache_type_reg0;
  wire sig_input_eof_reg_reg_n_0;
  wire sig_input_reg_empty;
  wire [2:2]sig_last_addr_offset_im2__0;
  wire sig_last_xfer_valid_im1;
  wire sig_ld_xfer_reg;
  wire sig_ld_xfer_reg_i_1_n_0;
  wire sig_ld_xfer_reg_tmp;
  wire sig_ld_xfer_reg_tmp_i_1_n_0;
  wire sig_mm2s_interr;
  wire [31:0]\sig_next_addr_reg_reg[31] ;
  wire sig_no_btt_residue_im0;
  wire sig_no_btt_residue_ireg1;
  wire sig_no_btt_residue_ireg1_i_2__0_n_0;
  wire sig_parent_done;
  wire sig_parent_done_i_1__0_n_0;
  (* RTL_KEEP = "yes" *) wire [2:0]sig_pcc_sm_state;
  wire sig_pop_xfer_reg0_out;
  wire [15:0]sig_predict_addr_lsh_im2;
  wire [15:15]sig_predict_addr_lsh_ireg3;
  wire \sig_predict_addr_lsh_ireg3[11]_i_2__0_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[11]_i_3__0_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[11]_i_4__0_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[11]_i_5__0_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_2__0_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_3__0_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_4__0_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_5__0_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[0] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[10] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[11] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[12] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[13] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[14] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[1] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[2] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[3] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[4] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[5] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[6] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[7] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[8] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[9] ;
  wire sig_push_input_reg11_out;
  wire sig_s2mm_interr;
  wire sig_sgcntlr2reg_new_curdesc_wren;
  wire sig_sm_halt_ns;
  wire sig_sm_halt_reg;
  wire sig_sm_ld_calc1_reg;
  wire sig_sm_ld_calc1_reg_ns;
  wire sig_sm_ld_calc2_reg;
  wire sig_sm_ld_calc2_reg_ns;
  wire sig_sm_ld_calc3_reg;
  wire sig_sm_ld_calc3_reg_ns;
  wire sig_sm_pop_input_reg;
  wire sig_sm_pop_input_reg_ns;
  wire [2:0]sig_strbgen_addr_ireg2;
  wire \sig_strbgen_bytes_ireg2[0]_i_1__0_n_0 ;
  wire \sig_strbgen_bytes_ireg2[1]_i_1__0_n_0 ;
  wire \sig_strbgen_bytes_ireg2[2]_i_1__0_n_0 ;
  wire \sig_strbgen_bytes_ireg2[3]_i_1__0_n_0 ;
  wire \sig_strbgen_bytes_ireg2[3]_i_3__0_n_0 ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[0] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[1] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[2] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[3] ;
  wire sig_wr_fifo;
  wire sig_wr_fifo_0;
  wire [7:0]sig_xfer_end_strb_ireg3;
  wire \sig_xfer_end_strb_ireg3[1]_i_1__0_n_0 ;
  wire \sig_xfer_end_strb_ireg3[2]_i_1__0_n_0 ;
  wire \sig_xfer_end_strb_ireg3[3]_i_1__0_n_0 ;
  wire \sig_xfer_end_strb_ireg3[5]_i_1__0_n_0 ;
  wire \sig_xfer_end_strb_ireg3[6]_i_1__0_n_0 ;
  wire \sig_xfer_end_strb_ireg3[7]_i_1__0_n_0 ;
  wire sig_xfer_len_eq_0_im2;
  wire sig_xfer_len_eq_0_ireg3;
  wire sig_xfer_len_eq_0_ireg3_i_2__0_n_0;
  wire sig_xfer_reg_empty;
  wire sig_xfer_reg_empty_i_1_n_0;
  wire [6:1]sig_xfer_strt_strb_im2;
  wire [7:0]sig_xfer_strt_strb_ireg3;
  wire \sig_xfer_strt_strb_ireg3[2]_i_2__0_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[2]_i_3__0_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[3]_i_2__0_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[3]_i_3__0_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[4]_i_2__0_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[4]_i_3__0_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[5]_i_2__0_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[5]_i_3__0_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[6]_i_2__0_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[6]_i_3__0_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[7]_i_2__0_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[7]_i_3__0_n_0 ;
  wire [3:3]\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]NLW_sig_btt_cntr_im00_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_sig_btt_cntr_im00_carry__4_O_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED;
  wire [3:3]\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hDD3F00FFDD3F33FF)) 
    \FSM_sequential_sig_pcc_sm_state[0]_i_1__0 
       (.I0(sig_pop_xfer_reg0_out),
        .I1(sig_pcc_sm_state[1]),
        .I2(\FSM_sequential_sig_pcc_sm_state[0]_i_2__0_n_0 ),
        .I3(sig_pcc_sm_state[0]),
        .I4(sig_pcc_sm_state[2]),
        .I5(sig_push_input_reg11_out),
        .O(\FSM_sequential_sig_pcc_sm_state[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_sig_pcc_sm_state[0]_i_2__0 
       (.I0(sig_parent_done),
        .I1(sig_calc_error_pushed),
        .O(\FSM_sequential_sig_pcc_sm_state[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hA8A0A8A00AA000A0)) 
    \FSM_sequential_sig_pcc_sm_state[1]_i_1__0 
       (.I0(\FSM_sequential_sig_pcc_sm_state[1]_i_2__0_n_0 ),
        .I1(sig_pop_xfer_reg0_out),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_pcc_sm_state[0]),
        .I4(sig_push_input_reg11_out),
        .I5(sig_pcc_sm_state[2]),
        .O(\FSM_sequential_sig_pcc_sm_state[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \FSM_sequential_sig_pcc_sm_state[1]_i_2__0 
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_parent_done),
        .I2(sig_calc_error_pushed),
        .I3(sig_pcc_sm_state[0]),
        .O(\FSM_sequential_sig_pcc_sm_state[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00F4F5F400F400F4)) 
    \FSM_sequential_sig_pcc_sm_state[1]_i_3__0 
       (.I0(p_12_out),
        .I1(sig_cmd2dre_valid_reg_n_0),
        .I2(sig_wr_fifo_0),
        .I3(p_1_out),
        .I4(FIFO_Full_reg),
        .I5(sig_inhibit_rdy_n),
        .O(sig_pop_xfer_reg0_out));
  LUT4 #(
    .INIT(16'hECAA)) 
    \FSM_sequential_sig_pcc_sm_state[2]_i_1__0 
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_calc_error_pushed),
        .I3(sig_pcc_sm_state[1]),
        .O(\FSM_sequential_sig_pcc_sm_state[2]_i_1__0_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_pcc_sm_state_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_pcc_sm_state[0]_i_1__0_n_0 ),
        .Q(sig_pcc_sm_state[0]),
        .R(sig_init_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_pcc_sm_state_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_pcc_sm_state[1]_i_1__0_n_0 ),
        .Q(sig_pcc_sm_state[1]),
        .R(sig_init_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_pcc_sm_state_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_pcc_sm_state[2]_i_1__0_n_0 ),
        .Q(sig_pcc_sm_state[2]),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][10]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(sig_addr_cntr_lsh_kh[6]),
        .I2(p_17_out),
        .O(\sig_next_addr_reg_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][11]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(sig_addr_cntr_lsh_kh[7]),
        .I2(p_17_out),
        .O(\sig_next_addr_reg_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][12]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(sig_addr_cntr_lsh_kh[8]),
        .I2(p_17_out),
        .O(\sig_next_addr_reg_reg[31] [8]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][13]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I1(sig_addr_cntr_lsh_kh[9]),
        .I2(p_17_out),
        .O(\sig_next_addr_reg_reg[31] [9]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][14]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I1(sig_addr_cntr_lsh_kh[10]),
        .I2(p_17_out),
        .O(\sig_next_addr_reg_reg[31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][15]_srl4_i_1__1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .I1(sig_addr_cntr_lsh_kh[11]),
        .I2(p_17_out),
        .O(\sig_next_addr_reg_reg[31] [11]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][15]_srl4_i_1__2 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][16]_srl4_i_1__1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .I1(sig_addr_cntr_lsh_kh[12]),
        .I2(p_17_out),
        .O(\sig_next_addr_reg_reg[31] [12]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][16]_srl4_i_1__2 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][17]_srl4_i_1__1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .I1(sig_addr_cntr_lsh_kh[13]),
        .I2(p_17_out),
        .O(\sig_next_addr_reg_reg[31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][17]_srl4_i_1__2 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][18]_srl4_i_1__1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .I1(sig_addr_cntr_lsh_kh[14]),
        .I2(p_17_out),
        .O(\sig_next_addr_reg_reg[31] [14]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][18]_srl4_i_1__2 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][19]_srl4_i_1__1 
       (.I0(p_1_in),
        .I1(sig_addr_cntr_lsh_kh[15]),
        .I2(p_17_out),
        .O(\sig_next_addr_reg_reg[31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][19]_srl4_i_1__2 
       (.I0(sig_xfer_strt_strb_ireg3[4]),
        .I1(sig_first_xfer_im0),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1__1 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(sig_addr_cntr_lsh_kh[16]),
        .I2(p_17_out),
        .O(\sig_next_addr_reg_reg[31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1__2 
       (.I0(sig_xfer_strt_strb_ireg3[5]),
        .I1(sig_first_xfer_im0),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][21]_srl4_i_1__1 
       (.I0(sig_addr_cntr_im0_msh_reg[1]),
        .I1(sig_addr_cntr_lsh_kh[17]),
        .I2(p_17_out),
        .O(\sig_next_addr_reg_reg[31] [17]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][21]_srl4_i_1__2 
       (.I0(sig_xfer_strt_strb_ireg3[6]),
        .I1(sig_first_xfer_im0),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1__1 
       (.I0(sig_addr_cntr_im0_msh_reg[2]),
        .I1(sig_addr_cntr_lsh_kh[18]),
        .I2(p_17_out),
        .O(\sig_next_addr_reg_reg[31] [18]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1__2 
       (.I0(sig_xfer_strt_strb_ireg3[7]),
        .I1(sig_first_xfer_im0),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hAACFCFCF)) 
    \INFERRED_GEN.data_reg[3][23]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_xfer_end_strb_ireg3[0]),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_len_eq_0_ireg3),
        .I4(sig_first_xfer_im0),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][23]_srl4_i_1__2 
       (.I0(sig_addr_cntr_im0_msh_reg[3]),
        .I1(sig_addr_cntr_lsh_kh[19]),
        .I2(p_17_out),
        .O(\sig_next_addr_reg_reg[31] [19]));
  LUT6 #(
    .INIT(64'h8F808F808F808080)) 
    \INFERRED_GEN.data_reg[3][23]_srl4_i_2__0 
       (.I0(sig_addr_aligned_ireg1),
        .I1(sig_brst_cnt_eq_one_ireg1),
        .I2(sig_no_btt_residue_ireg1),
        .I3(sig_brst_cnt_eq_zero_ireg1),
        .I4(sig_btt_eq_b2mbaa_ireg1),
        .I5(sig_btt_lt_b2mbaa_ireg1),
        .O(sig_last_xfer_valid_im1));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hAACFCFCF)) 
    \INFERRED_GEN.data_reg[3][24]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_xfer_end_strb_ireg3[1]),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_len_eq_0_ireg3),
        .I4(sig_first_xfer_im0),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][24]_srl4_i_1__2 
       (.I0(sig_addr_cntr_im0_msh_reg[4]),
        .I1(sig_addr_cntr_lsh_kh[20]),
        .I2(p_17_out),
        .O(\sig_next_addr_reg_reg[31] [20]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hAACFCFCF)) 
    \INFERRED_GEN.data_reg[3][25]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_xfer_end_strb_ireg3[2]),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_len_eq_0_ireg3),
        .I4(sig_first_xfer_im0),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][25]_srl4_i_1__2 
       (.I0(sig_addr_cntr_im0_msh_reg[5]),
        .I1(sig_addr_cntr_lsh_kh[21]),
        .I2(p_17_out),
        .O(\sig_next_addr_reg_reg[31] [21]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hAACFCFCF)) 
    \INFERRED_GEN.data_reg[3][26]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_xfer_end_strb_ireg3[3]),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_len_eq_0_ireg3),
        .I4(sig_first_xfer_im0),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][26]_srl4_i_1__2 
       (.I0(sig_addr_cntr_im0_msh_reg[6]),
        .I1(sig_addr_cntr_lsh_kh[22]),
        .I2(p_17_out),
        .O(\sig_next_addr_reg_reg[31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'hAACFCFCF)) 
    \INFERRED_GEN.data_reg[3][27]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[4]),
        .I1(sig_xfer_end_strb_ireg3[4]),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_len_eq_0_ireg3),
        .I4(sig_first_xfer_im0),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][27]_srl4_i_1__2 
       (.I0(sig_addr_cntr_im0_msh_reg[7]),
        .I1(sig_addr_cntr_lsh_kh[23]),
        .I2(p_17_out),
        .O(\sig_next_addr_reg_reg[31] [23]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hAACFCFCF)) 
    \INFERRED_GEN.data_reg[3][28]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[5]),
        .I1(sig_xfer_end_strb_ireg3[5]),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_len_eq_0_ireg3),
        .I4(sig_first_xfer_im0),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][28]_srl4_i_1__2 
       (.I0(sig_addr_cntr_im0_msh_reg[8]),
        .I1(sig_addr_cntr_lsh_kh[24]),
        .I2(p_17_out),
        .O(\sig_next_addr_reg_reg[31] [24]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hAACFCFCF)) 
    \INFERRED_GEN.data_reg[3][29]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[6]),
        .I1(sig_xfer_end_strb_ireg3[6]),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_len_eq_0_ireg3),
        .I4(sig_first_xfer_im0),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][29]_srl4_i_1__2 
       (.I0(sig_addr_cntr_im0_msh_reg[9]),
        .I1(sig_addr_cntr_lsh_kh[25]),
        .I2(p_17_out),
        .O(\sig_next_addr_reg_reg[31] [25]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'hAACFCFCF)) 
    \INFERRED_GEN.data_reg[3][30]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[7]),
        .I1(sig_xfer_end_strb_ireg3[7]),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_len_eq_0_ireg3),
        .I4(sig_first_xfer_im0),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][30]_srl4_i_1__2 
       (.I0(sig_addr_cntr_im0_msh_reg[10]),
        .I1(sig_addr_cntr_lsh_kh[26]),
        .I2(p_17_out),
        .O(\sig_next_addr_reg_reg[31] [26]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][31]_srl4_i_1__1 
       (.I0(sig_addr_cntr_im0_msh_reg[11]),
        .I1(sig_addr_cntr_lsh_kh[27]),
        .I2(p_17_out),
        .O(\sig_next_addr_reg_reg[31] [27]));
  LUT2 #(
    .INIT(4'h8)) 
    \INFERRED_GEN.data_reg[3][32]_srl4_i_1__0 
       (.I0(sig_input_eof_reg_reg_n_0),
        .I1(sig_last_xfer_valid_im1),
        .O(in[24]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][32]_srl4_i_1__2 
       (.I0(sig_addr_cntr_im0_msh_reg[12]),
        .I1(sig_addr_cntr_lsh_kh[28]),
        .I2(p_17_out),
        .O(\sig_next_addr_reg_reg[31] [28]));
  LUT6 #(
    .INIT(64'h001FFF1FFF1FFF1F)) 
    \INFERRED_GEN.data_reg[3][33]_srl4_i_1__1 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_btt_eq_b2mbaa_ireg1),
        .I2(sig_brst_cnt_eq_zero_ireg1),
        .I3(sig_no_btt_residue_ireg1),
        .I4(sig_brst_cnt_eq_one_ireg1),
        .I5(sig_addr_aligned_ireg1),
        .O(in[25]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][33]_srl4_i_1__2 
       (.I0(sig_addr_cntr_im0_msh_reg[13]),
        .I1(sig_addr_cntr_lsh_kh[29]),
        .I2(p_17_out),
        .O(\sig_next_addr_reg_reg[31] [29]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \INFERRED_GEN.data_reg[3][34]_srl4_i_1__0 
       (.I0(sig_last_xfer_valid_im1),
        .I1(sig_calc_error_pushed_reg_0),
        .O(in[26]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][34]_srl4_i_1__2 
       (.I0(sig_addr_cntr_im0_msh_reg[14]),
        .I1(sig_addr_cntr_lsh_kh[30]),
        .I2(p_17_out),
        .O(\sig_next_addr_reg_reg[31] [30]));
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][35]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[15]),
        .I1(sig_addr_cntr_lsh_kh[31]),
        .I2(p_17_out),
        .O(\sig_next_addr_reg_reg[31] [31]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \INFERRED_GEN.data_reg[3][36]_srl4_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][37]_srl4_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .O(in[5]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][38]_srl4_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .O(in[6]));
  LUT3 #(
    .INIT(8'hA9)) 
    \INFERRED_GEN.data_reg[3][39]_srl4_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .I1(\INFERRED_GEN.data_reg[3][39]_srl4_i_2__0_n_0 ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \INFERRED_GEN.data_reg[3][39]_srl4_i_2__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .O(\INFERRED_GEN.data_reg[3][39]_srl4_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][4]_srl4_i_2__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(sig_addr_cntr_lsh_kh[0]),
        .I2(p_17_out),
        .O(\sig_next_addr_reg_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][5]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I1(sig_addr_cntr_lsh_kh[1]),
        .I2(p_17_out),
        .O(\sig_next_addr_reg_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][6]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I1(sig_addr_cntr_lsh_kh[2]),
        .I2(p_17_out),
        .O(\sig_next_addr_reg_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][7]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I1(sig_addr_cntr_lsh_kh[3]),
        .I2(p_17_out),
        .O(\sig_next_addr_reg_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][8]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I1(sig_addr_cntr_lsh_kh[4]),
        .I2(p_17_out),
        .O(\sig_next_addr_reg_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][9]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I1(sig_addr_cntr_lsh_kh[5]),
        .I2(p_17_out),
        .O(\sig_next_addr_reg_reg[31] [5]));
  LUT5 #(
    .INIT(32'hAEAAAEEE)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6 
       (.I0(\I_CMD_STATUS/I_CMD_FIFO/p_0_out ),
        .I1(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I2(sig_sgcntlr2reg_new_curdesc_wren),
        .I3(reg_dma_sg_mode),
        .I4(sig_cntl2s2mm_cmd_tvalid),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ));
  LUT5 #(
    .INIT(32'hFFFF0400)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__3 
       (.I0(sig_sm_halt_reg),
        .I1(sig_input_reg_empty),
        .I2(sig_calc_error_pushed),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_init_done),
        .O(\I_CMD_STATUS/I_CMD_FIFO/p_0_out ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    dma_interr_i_2
       (.I0(sig_dm_mm2s_err),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .I3(sig_mm2s_interr),
        .I4(sig_s2mm_interr),
        .O(dma_interr_reg));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    sig_addr_aligned_ireg1_i_1__0
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I3(\sig_bytes_to_mbaa_ireg1[7]_i_2__0_n_0 ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .O(sig_addr_aligned_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_aligned_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_addr_aligned_im0),
        .Q(sig_addr_aligned_ireg1),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \sig_addr_cntr_im0_msh[0]_i_1__0 
       (.I0(sig_push_input_reg11_out),
        .I1(p_1_in),
        .I2(sig_pop_xfer_reg0_out),
        .I3(sig_predict_addr_lsh_ireg3),
        .O(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[0]_i_3__0 
       (.I0(Q[41]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[0]),
        .O(\sig_addr_cntr_im0_msh[0]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[0]_i_4__0 
       (.I0(Q[44]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[3]),
        .O(\sig_addr_cntr_im0_msh[0]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[0]_i_5__0 
       (.I0(Q[43]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[2]),
        .O(\sig_addr_cntr_im0_msh[0]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[0]_i_6__0 
       (.I0(Q[42]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[1]),
        .O(\sig_addr_cntr_im0_msh[0]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \sig_addr_cntr_im0_msh[0]_i_7__0 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(Q[41]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_addr_cntr_im0_msh[0]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[12]_i_2__0 
       (.I0(Q[56]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[15]),
        .O(\sig_addr_cntr_im0_msh[12]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[12]_i_3__0 
       (.I0(Q[55]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[14]),
        .O(\sig_addr_cntr_im0_msh[12]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[12]_i_4__0 
       (.I0(Q[54]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[13]),
        .O(\sig_addr_cntr_im0_msh[12]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[12]_i_5__0 
       (.I0(Q[53]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[12]),
        .O(\sig_addr_cntr_im0_msh[12]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[4]_i_2__0 
       (.I0(Q[48]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[7]),
        .O(\sig_addr_cntr_im0_msh[4]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[4]_i_3__0 
       (.I0(Q[47]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[6]),
        .O(\sig_addr_cntr_im0_msh[4]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[4]_i_4__0 
       (.I0(Q[46]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[5]),
        .O(\sig_addr_cntr_im0_msh[4]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[4]_i_5__0 
       (.I0(Q[45]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[4]),
        .O(\sig_addr_cntr_im0_msh[4]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[8]_i_2__0 
       (.I0(Q[52]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[11]),
        .O(\sig_addr_cntr_im0_msh[8]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[8]_i_3__0 
       (.I0(Q[51]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[10]),
        .O(\sig_addr_cntr_im0_msh[8]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[8]_i_4__0 
       (.I0(Q[50]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[9]),
        .O(\sig_addr_cntr_im0_msh[8]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[8]_i_5__0 
       (.I0(Q[49]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[8]),
        .O(\sig_addr_cntr_im0_msh[8]_i_5__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[0]),
        .R(sig_init_reg));
  CARRY4 \sig_addr_cntr_im0_msh_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_0 ,\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_1 ,\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_2 ,\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sig_addr_cntr_im0_msh[0]_i_3__0_n_0 }),
        .O({\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_4 ,\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_5 ,\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_6 ,\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_7 }),
        .S({\sig_addr_cntr_im0_msh[0]_i_4__0_n_0 ,\sig_addr_cntr_im0_msh[0]_i_5__0_n_0 ,\sig_addr_cntr_im0_msh[0]_i_6__0_n_0 ,\sig_addr_cntr_im0_msh[0]_i_7__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[10] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[11] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[11]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[12] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[12]),
        .R(sig_init_reg));
  CARRY4 \sig_addr_cntr_im0_msh_reg[12]_i_1__0 
       (.CI(\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_0 ),
        .CO({\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1__0_CO_UNCONNECTED [3],\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_1 ,\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_2 ,\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_4 ,\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_5 ,\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_6 ,\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_7 }),
        .S({\sig_addr_cntr_im0_msh[12]_i_2__0_n_0 ,\sig_addr_cntr_im0_msh[12]_i_3__0_n_0 ,\sig_addr_cntr_im0_msh[12]_i_4__0_n_0 ,\sig_addr_cntr_im0_msh[12]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[13] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[13]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[14] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[14]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[15] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[15]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[3] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[4] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[4]),
        .R(sig_init_reg));
  CARRY4 \sig_addr_cntr_im0_msh_reg[4]_i_1__0 
       (.CI(\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_0 ),
        .CO({\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_0 ,\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_1 ,\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_2 ,\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_4 ,\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_5 ,\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_6 ,\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_7 }),
        .S({\sig_addr_cntr_im0_msh[4]_i_2__0_n_0 ,\sig_addr_cntr_im0_msh[4]_i_3__0_n_0 ,\sig_addr_cntr_im0_msh[4]_i_4__0_n_0 ,\sig_addr_cntr_im0_msh[4]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[5] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[6] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[7] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[8] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[8]),
        .R(sig_init_reg));
  CARRY4 \sig_addr_cntr_im0_msh_reg[8]_i_1__0 
       (.CI(\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_0 ),
        .CO({\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_0 ,\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_1 ,\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_2 ,\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_4 ,\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_5 ,\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_6 ,\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_7 }),
        .S({\sig_addr_cntr_im0_msh[8]_i_2__0_n_0 ,\sig_addr_cntr_im0_msh[8]_i_3__0_n_0 ,\sig_addr_cntr_im0_msh[8]_i_4__0_n_0 ,\sig_addr_cntr_im0_msh[8]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[9] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[9]),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[0]_i_1__0 
       (.I0(sig_btt_residue_slice_im0[0]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[0]),
        .O(\sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[1]_i_1__0 
       (.I0(sig_btt_residue_slice_im0[1]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[1]),
        .O(\sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[2]_i_1__0 
       (.I0(sig_btt_residue_slice_im0[2]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[2]),
        .O(\sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[3]_i_1__0 
       (.I0(sig_btt_residue_slice_im0[3]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[3]),
        .O(\sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[4]_i_1__0 
       (.I0(sig_btt_residue_slice_im0[4]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[4]),
        .O(\sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[5]_i_1__0 
       (.I0(sig_btt_residue_slice_im0[5]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[5]),
        .O(\sig_addr_cntr_incr_ireg2[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[6]_i_1__0 
       (.I0(sig_btt_residue_slice_im0[6]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[6]),
        .O(\sig_addr_cntr_incr_ireg2[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \sig_addr_cntr_incr_ireg2[7]_i_1__0 
       (.I0(sig_first_xfer_im0),
        .I1(sig_bytes_to_mbaa_ireg1[7]),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_addr_cntr_incr_ireg2[7]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[5]_i_1__0_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[6]_i_1__0_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[7]_i_1__0_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[7]),
        .R(sig_init_reg));
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[0]_i_1__0 
       (.I0(Q[25]),
        .I1(\sig_predict_addr_lsh_ireg3_reg_n_0_[0] ),
        .I2(sig_push_input_reg11_out),
        .O(\sig_addr_cntr_lsh_im0[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[10]_i_1__0 
       (.I0(Q[35]),
        .I1(\sig_predict_addr_lsh_ireg3_reg_n_0_[10] ),
        .I2(sig_push_input_reg11_out),
        .O(\sig_addr_cntr_lsh_im0[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[11]_i_1__0 
       (.I0(Q[36]),
        .I1(\sig_predict_addr_lsh_ireg3_reg_n_0_[11] ),
        .I2(sig_push_input_reg11_out),
        .O(\sig_addr_cntr_lsh_im0[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[12]_i_1__0 
       (.I0(Q[37]),
        .I1(\sig_predict_addr_lsh_ireg3_reg_n_0_[12] ),
        .I2(sig_push_input_reg11_out),
        .O(\sig_addr_cntr_lsh_im0[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[13]_i_1__0 
       (.I0(Q[38]),
        .I1(\sig_predict_addr_lsh_ireg3_reg_n_0_[13] ),
        .I2(sig_push_input_reg11_out),
        .O(\sig_addr_cntr_lsh_im0[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[14]_i_1__0 
       (.I0(Q[39]),
        .I1(\sig_predict_addr_lsh_ireg3_reg_n_0_[14] ),
        .I2(sig_push_input_reg11_out),
        .O(\sig_addr_cntr_lsh_im0[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[15]_i_1__0 
       (.I0(Q[40]),
        .I1(sig_predict_addr_lsh_ireg3),
        .I2(sig_push_input_reg11_out),
        .O(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[1]_i_1__0 
       (.I0(Q[26]),
        .I1(\sig_predict_addr_lsh_ireg3_reg_n_0_[1] ),
        .I2(sig_push_input_reg11_out),
        .O(\sig_addr_cntr_lsh_im0[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[2]_i_1__0 
       (.I0(Q[27]),
        .I1(\sig_predict_addr_lsh_ireg3_reg_n_0_[2] ),
        .I2(sig_push_input_reg11_out),
        .O(\sig_addr_cntr_lsh_im0[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[3]_i_1__0 
       (.I0(Q[28]),
        .I1(\sig_predict_addr_lsh_ireg3_reg_n_0_[3] ),
        .I2(sig_push_input_reg11_out),
        .O(\sig_addr_cntr_lsh_im0[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[4]_i_1__0 
       (.I0(Q[29]),
        .I1(\sig_predict_addr_lsh_ireg3_reg_n_0_[4] ),
        .I2(sig_push_input_reg11_out),
        .O(\sig_addr_cntr_lsh_im0[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[5]_i_1__0 
       (.I0(Q[30]),
        .I1(\sig_predict_addr_lsh_ireg3_reg_n_0_[5] ),
        .I2(sig_push_input_reg11_out),
        .O(\sig_addr_cntr_lsh_im0[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[6]_i_1__0 
       (.I0(Q[31]),
        .I1(\sig_predict_addr_lsh_ireg3_reg_n_0_[6] ),
        .I2(sig_push_input_reg11_out),
        .O(\sig_addr_cntr_lsh_im0[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[7]_i_1__0 
       (.I0(Q[32]),
        .I1(\sig_predict_addr_lsh_ireg3_reg_n_0_[7] ),
        .I2(sig_push_input_reg11_out),
        .O(\sig_addr_cntr_lsh_im0[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[8]_i_1__0 
       (.I0(Q[33]),
        .I1(\sig_predict_addr_lsh_ireg3_reg_n_0_[8] ),
        .I2(sig_push_input_reg11_out),
        .O(\sig_addr_cntr_lsh_im0[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[9]_i_1__0 
       (.I0(Q[34]),
        .I1(\sig_predict_addr_lsh_ireg3_reg_n_0_[9] ),
        .I2(sig_push_input_reg11_out),
        .O(\sig_addr_cntr_lsh_im0[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[0]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[10] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[10]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[11] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[11]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[12] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[12]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[13] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[13]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[14] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[14]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[15] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .Q(p_1_in),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[1]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[2]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[3] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[3]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[4] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[4]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[5] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[5]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[6] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[6]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[7] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[7]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[8] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[8]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[9] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[9]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[25]),
        .Q(sig_addr_cntr_lsh_kh[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[35]),
        .Q(sig_addr_cntr_lsh_kh[10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[36]),
        .Q(sig_addr_cntr_lsh_kh[11]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[37]),
        .Q(sig_addr_cntr_lsh_kh[12]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[38]),
        .Q(sig_addr_cntr_lsh_kh[13]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[39]),
        .Q(sig_addr_cntr_lsh_kh[14]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[40]),
        .Q(sig_addr_cntr_lsh_kh[15]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[41]),
        .Q(sig_addr_cntr_lsh_kh[16]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[42]),
        .Q(sig_addr_cntr_lsh_kh[17]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[43]),
        .Q(sig_addr_cntr_lsh_kh[18]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[44]),
        .Q(sig_addr_cntr_lsh_kh[19]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[26]),
        .Q(sig_addr_cntr_lsh_kh[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[45]),
        .Q(sig_addr_cntr_lsh_kh[20]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[46]),
        .Q(sig_addr_cntr_lsh_kh[21]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[47]),
        .Q(sig_addr_cntr_lsh_kh[22]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[48]),
        .Q(sig_addr_cntr_lsh_kh[23]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[49]),
        .Q(sig_addr_cntr_lsh_kh[24]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[50]),
        .Q(sig_addr_cntr_lsh_kh[25]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[51]),
        .Q(sig_addr_cntr_lsh_kh[26]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[52]),
        .Q(sig_addr_cntr_lsh_kh[27]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[53]),
        .Q(sig_addr_cntr_lsh_kh[28]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[54]),
        .Q(sig_addr_cntr_lsh_kh[29]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[27]),
        .Q(sig_addr_cntr_lsh_kh[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[55]),
        .Q(sig_addr_cntr_lsh_kh[30]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[56]),
        .Q(sig_addr_cntr_lsh_kh[31]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[28]),
        .Q(sig_addr_cntr_lsh_kh[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[29]),
        .Q(sig_addr_cntr_lsh_kh[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[30]),
        .Q(sig_addr_cntr_lsh_kh[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[31]),
        .Q(sig_addr_cntr_lsh_kh[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[32]),
        .Q(sig_addr_cntr_lsh_kh[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[33]),
        .Q(sig_addr_cntr_lsh_kh[8]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[34]),
        .Q(sig_addr_cntr_lsh_kh[9]),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[0]_i_1__0 
       (.I0(sig_bytes_to_mbaa_ireg1[0]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_btt_residue_slice_im0[0]),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .O(sig_adjusted_addr_incr_im1[0]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \sig_adjusted_addr_incr_ireg2[1]_i_1__0 
       (.I0(\sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0 ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I3(\sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0 ),
        .O(sig_adjusted_addr_incr_im1[1]));
  LUT6 #(
    .INIT(64'h9699966696669666)) 
    \sig_adjusted_addr_incr_ireg2[2]_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2[2]_i_2__0_n_0 ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I2(sig_btt_residue_slice_im0[2]),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(sig_first_xfer_im0),
        .I5(sig_bytes_to_mbaa_ireg1[2]),
        .O(sig_adjusted_addr_incr_im1[2]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \sig_adjusted_addr_incr_ireg2[2]_i_2__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I1(\sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0 ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .O(\sig_adjusted_addr_incr_ireg2[2]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h556AAA6A)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2[3]_i_2__0_n_0 ),
        .I1(sig_bytes_to_mbaa_ireg1[3]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(sig_btt_residue_slice_im0[3]),
        .O(sig_adjusted_addr_incr_im1[3]));
  LUT6 #(
    .INIT(64'hFFEAAAEAAA800080)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_2__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I1(sig_bytes_to_mbaa_ireg1[2]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(sig_btt_residue_slice_im0[2]),
        .I5(\sig_adjusted_addr_incr_ireg2[2]_i_2__0_n_0 ),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h556AAA6A)) 
    \sig_adjusted_addr_incr_ireg2[4]_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2[6]_i_2__0_n_0 ),
        .I1(sig_bytes_to_mbaa_ireg1[4]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(sig_btt_residue_slice_im0[4]),
        .O(sig_adjusted_addr_incr_im1[4]));
  LUT6 #(
    .INIT(64'h757F7F7F8A808080)) 
    \sig_adjusted_addr_incr_ireg2[5]_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2[6]_i_2__0_n_0 ),
        .I1(sig_btt_residue_slice_im0[4]),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_first_xfer_im0),
        .I4(sig_bytes_to_mbaa_ireg1[4]),
        .I5(\sig_addr_cntr_incr_ireg2[5]_i_1__0_n_0 ),
        .O(sig_adjusted_addr_incr_im1[5]));
  LUT4 #(
    .INIT(16'h7F80)) 
    \sig_adjusted_addr_incr_ireg2[6]_i_1__0 
       (.I0(\sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0 ),
        .I1(\sig_adjusted_addr_incr_ireg2[6]_i_2__0_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[5]_i_1__0_n_0 ),
        .I3(\sig_addr_cntr_incr_ireg2[6]_i_1__0_n_0 ),
        .O(sig_adjusted_addr_incr_im1[6]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hF8080000)) 
    \sig_adjusted_addr_incr_ireg2[6]_i_2__0 
       (.I0(sig_bytes_to_mbaa_ireg1[3]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_btt_residue_slice_im0[3]),
        .I4(\sig_adjusted_addr_incr_ireg2[3]_i_2__0_n_0 ),
        .O(\sig_adjusted_addr_incr_ireg2[6]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[0]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[1]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[2]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[3]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[4]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[5]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[6]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    sig_brst_cnt_eq_one_ireg1_i_1__0
       (.I0(sig_brst_cnt_eq_zero_ireg1_i_2__0_n_0),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[0]),
        .I4(sel0[1]),
        .I5(sig_brst_cnt_eq_zero_ireg1_i_3__0_n_0),
        .O(sig_brst_cnt_eq_one_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_one_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_brst_cnt_eq_one_im0),
        .Q(sig_brst_cnt_eq_one_ireg1),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_brst_cnt_eq_zero_ireg1_i_1__0
       (.I0(sig_brst_cnt_eq_zero_ireg1_i_2__0_n_0),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[0]),
        .I4(sel0[1]),
        .I5(sig_brst_cnt_eq_zero_ireg1_i_3__0_n_0),
        .O(sig_brst_cnt_eq_zero_im0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    sig_brst_cnt_eq_zero_ireg1_i_2__0
       (.I0(sel0[13]),
        .I1(sel0[12]),
        .I2(sel0[14]),
        .I3(sel0[15]),
        .I4(sig_brst_cnt_eq_zero_ireg1_i_4__0_n_0),
        .O(sig_brst_cnt_eq_zero_ireg1_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_brst_cnt_eq_zero_ireg1_i_3__0
       (.I0(sel0[6]),
        .I1(sel0[7]),
        .I2(sel0[4]),
        .I3(sel0[5]),
        .O(sig_brst_cnt_eq_zero_ireg1_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_brst_cnt_eq_zero_ireg1_i_4__0
       (.I0(sel0[10]),
        .I1(sel0[11]),
        .I2(sel0[8]),
        .I3(sel0[9]),
        .O(sig_brst_cnt_eq_zero_ireg1_i_4__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_zero_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_brst_cnt_eq_zero_im0),
        .Q(sig_brst_cnt_eq_zero_ireg1),
        .R(sig_init_reg));
  CARRY4 sig_btt_cntr_im00_carry
       (.CI(1'b0),
        .CO({sig_btt_cntr_im00_carry_n_0,sig_btt_cntr_im00_carry_n_1,sig_btt_cntr_im00_carry_n_2,sig_btt_cntr_im00_carry_n_3}),
        .CYINIT(1'b1),
        .DI(sig_btt_residue_slice_im0[3:0]),
        .O(sig_btt_cntr_im00[3:0]),
        .S({sig_btt_cntr_im00_carry_i_1__0_n_0,sig_btt_cntr_im00_carry_i_2__0_n_0,sig_btt_cntr_im00_carry_i_3__0_n_0,sig_btt_cntr_im00_carry_i_4__0_n_0}));
  CARRY4 sig_btt_cntr_im00_carry__0
       (.CI(sig_btt_cntr_im00_carry_n_0),
        .CO({sig_btt_cntr_im00_carry__0_n_0,sig_btt_cntr_im00_carry__0_n_1,sig_btt_cntr_im00_carry__0_n_2,sig_btt_cntr_im00_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({sel0[0],sig_btt_residue_slice_im0[6:4]}),
        .O(sig_btt_cntr_im00[7:4]),
        .S({sig_btt_cntr_im00_carry__0_i_1__0_n_0,sig_btt_cntr_im00_carry__0_i_2__0_n_0,sig_btt_cntr_im00_carry__0_i_3__0_n_0,sig_btt_cntr_im00_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry__0_i_1__0
       (.I0(sel0[0]),
        .I1(sig_addr_cntr_incr_ireg2[7]),
        .O(sig_btt_cntr_im00_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry__0_i_2__0
       (.I0(sig_btt_residue_slice_im0[6]),
        .I1(sig_addr_cntr_incr_ireg2[6]),
        .O(sig_btt_cntr_im00_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry__0_i_3__0
       (.I0(sig_btt_residue_slice_im0[5]),
        .I1(sig_addr_cntr_incr_ireg2[5]),
        .O(sig_btt_cntr_im00_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry__0_i_4__0
       (.I0(sig_btt_residue_slice_im0[4]),
        .I1(sig_addr_cntr_incr_ireg2[4]),
        .O(sig_btt_cntr_im00_carry__0_i_4__0_n_0));
  CARRY4 sig_btt_cntr_im00_carry__1
       (.CI(sig_btt_cntr_im00_carry__0_n_0),
        .CO({sig_btt_cntr_im00_carry__1_n_0,sig_btt_cntr_im00_carry__1_n_1,sig_btt_cntr_im00_carry__1_n_2,sig_btt_cntr_im00_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(sel0[4:1]),
        .O(sig_btt_cntr_im00[11:8]),
        .S({sig_btt_cntr_im00_carry__1_i_1__0_n_0,sig_btt_cntr_im00_carry__1_i_2__0_n_0,sig_btt_cntr_im00_carry__1_i_3__0_n_0,sig_btt_cntr_im00_carry__1_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__1_i_1__0
       (.I0(sel0[4]),
        .O(sig_btt_cntr_im00_carry__1_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__1_i_2__0
       (.I0(sel0[3]),
        .O(sig_btt_cntr_im00_carry__1_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__1_i_3__0
       (.I0(sel0[2]),
        .O(sig_btt_cntr_im00_carry__1_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__1_i_4__0
       (.I0(sel0[1]),
        .O(sig_btt_cntr_im00_carry__1_i_4__0_n_0));
  CARRY4 sig_btt_cntr_im00_carry__2
       (.CI(sig_btt_cntr_im00_carry__1_n_0),
        .CO({sig_btt_cntr_im00_carry__2_n_0,sig_btt_cntr_im00_carry__2_n_1,sig_btt_cntr_im00_carry__2_n_2,sig_btt_cntr_im00_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(sel0[8:5]),
        .O(sig_btt_cntr_im00[15:12]),
        .S({sig_btt_cntr_im00_carry__2_i_1__0_n_0,sig_btt_cntr_im00_carry__2_i_2__0_n_0,sig_btt_cntr_im00_carry__2_i_3__0_n_0,sig_btt_cntr_im00_carry__2_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__2_i_1__0
       (.I0(sel0[8]),
        .O(sig_btt_cntr_im00_carry__2_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__2_i_2__0
       (.I0(sel0[7]),
        .O(sig_btt_cntr_im00_carry__2_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__2_i_3__0
       (.I0(sel0[6]),
        .O(sig_btt_cntr_im00_carry__2_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__2_i_4__0
       (.I0(sel0[5]),
        .O(sig_btt_cntr_im00_carry__2_i_4__0_n_0));
  CARRY4 sig_btt_cntr_im00_carry__3
       (.CI(sig_btt_cntr_im00_carry__2_n_0),
        .CO({sig_btt_cntr_im00_carry__3_n_0,sig_btt_cntr_im00_carry__3_n_1,sig_btt_cntr_im00_carry__3_n_2,sig_btt_cntr_im00_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(sel0[12:9]),
        .O(sig_btt_cntr_im00[19:16]),
        .S({sig_btt_cntr_im00_carry__3_i_1__0_n_0,sig_btt_cntr_im00_carry__3_i_2__0_n_0,sig_btt_cntr_im00_carry__3_i_3__0_n_0,sig_btt_cntr_im00_carry__3_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__3_i_1__0
       (.I0(sel0[12]),
        .O(sig_btt_cntr_im00_carry__3_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__3_i_2__0
       (.I0(sel0[11]),
        .O(sig_btt_cntr_im00_carry__3_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__3_i_3__0
       (.I0(sel0[10]),
        .O(sig_btt_cntr_im00_carry__3_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__3_i_4__0
       (.I0(sel0[9]),
        .O(sig_btt_cntr_im00_carry__3_i_4__0_n_0));
  CARRY4 sig_btt_cntr_im00_carry__4
       (.CI(sig_btt_cntr_im00_carry__3_n_0),
        .CO({NLW_sig_btt_cntr_im00_carry__4_CO_UNCONNECTED[3:2],sig_btt_cntr_im00_carry__4_n_2,sig_btt_cntr_im00_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sel0[14:13]}),
        .O({NLW_sig_btt_cntr_im00_carry__4_O_UNCONNECTED[3],sig_btt_cntr_im00[22:20]}),
        .S({1'b0,sig_btt_cntr_im00_carry__4_i_1__0_n_0,sig_btt_cntr_im00_carry__4_i_2__0_n_0,sig_btt_cntr_im00_carry__4_i_3__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__4_i_1__0
       (.I0(sel0[15]),
        .O(sig_btt_cntr_im00_carry__4_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__4_i_2__0
       (.I0(sel0[14]),
        .O(sig_btt_cntr_im00_carry__4_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__4_i_3__0
       (.I0(sel0[13]),
        .O(sig_btt_cntr_im00_carry__4_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_1__0
       (.I0(sig_btt_residue_slice_im0[3]),
        .I1(sig_addr_cntr_incr_ireg2[3]),
        .O(sig_btt_cntr_im00_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_2__0
       (.I0(sig_btt_residue_slice_im0[2]),
        .I1(sig_addr_cntr_incr_ireg2[2]),
        .O(sig_btt_cntr_im00_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_3__0
       (.I0(sig_btt_residue_slice_im0[1]),
        .I1(sig_addr_cntr_incr_ireg2[1]),
        .O(sig_btt_cntr_im00_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_4__0
       (.I0(sig_btt_residue_slice_im0[0]),
        .I1(sig_addr_cntr_incr_ireg2[0]),
        .O(sig_btt_cntr_im00_carry_i_4__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[0]_i_1__0 
       (.I0(Q[0]),
        .I1(sig_btt_cntr_im00[0]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[10]_i_1__0 
       (.I0(Q[10]),
        .I1(sig_btt_cntr_im00[10]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[11]_i_1__0 
       (.I0(Q[11]),
        .I1(sig_btt_cntr_im00[11]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[12]_i_1__0 
       (.I0(Q[12]),
        .I1(sig_btt_cntr_im00[12]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[13]_i_1__0 
       (.I0(Q[13]),
        .I1(sig_btt_cntr_im00[13]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[14]_i_1__0 
       (.I0(Q[14]),
        .I1(sig_btt_cntr_im00[14]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[15]_i_1__0 
       (.I0(Q[15]),
        .I1(sig_btt_cntr_im00[15]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[16]_i_1__0 
       (.I0(Q[16]),
        .I1(sig_btt_cntr_im00[16]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[17]_i_1__0 
       (.I0(Q[17]),
        .I1(sig_btt_cntr_im00[17]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[18]_i_1__0 
       (.I0(Q[18]),
        .I1(sig_btt_cntr_im00[18]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[19]_i_1__0 
       (.I0(Q[19]),
        .I1(sig_btt_cntr_im00[19]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[19]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[1]_i_1__0 
       (.I0(Q[1]),
        .I1(sig_btt_cntr_im00[1]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[20]_i_1__0 
       (.I0(Q[20]),
        .I1(sig_btt_cntr_im00[20]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[20]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[21]_i_1__0 
       (.I0(Q[21]),
        .I1(sig_btt_cntr_im00[21]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[21]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEFAAEFAAEFEFEFEE)) 
    \sig_btt_cntr_im0[22]_i_1 
       (.I0(sig_push_input_reg11_out),
        .I1(sig_wr_fifo),
        .I2(p_1_out),
        .I3(sig_wr_fifo_0),
        .I4(sig_cmd2dre_valid_reg_n_0),
        .I5(p_12_out),
        .O(\sig_btt_cntr_im0[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[22]_i_2 
       (.I0(Q[22]),
        .I1(sig_btt_cntr_im00[22]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[22]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[2]_i_1__0 
       (.I0(Q[2]),
        .I1(sig_btt_cntr_im00[2]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[3]_i_1__0 
       (.I0(Q[3]),
        .I1(sig_btt_cntr_im00[3]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[4]_i_1__0 
       (.I0(Q[4]),
        .I1(sig_btt_cntr_im00[4]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[5]_i_1__0 
       (.I0(Q[5]),
        .I1(sig_btt_cntr_im00[5]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[6]_i_1__0 
       (.I0(Q[6]),
        .I1(sig_btt_cntr_im00[6]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[7]_i_1__0 
       (.I0(Q[7]),
        .I1(sig_btt_cntr_im00[7]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[8]_i_1__0 
       (.I0(Q[8]),
        .I1(sig_btt_cntr_im00[8]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[9]_i_1__0 
       (.I0(Q[9]),
        .I1(sig_btt_cntr_im00[9]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[0]_i_1__0_n_0 ),
        .Q(sig_btt_residue_slice_im0[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[10] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[10]_i_1__0_n_0 ),
        .Q(sel0[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[11] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[11]_i_1__0_n_0 ),
        .Q(sel0[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[12] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[12]_i_1__0_n_0 ),
        .Q(sel0[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[13] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[13]_i_1__0_n_0 ),
        .Q(sel0[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[14] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[14]_i_1__0_n_0 ),
        .Q(sel0[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[15] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[15]_i_1__0_n_0 ),
        .Q(sel0[8]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[16] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[16]_i_1__0_n_0 ),
        .Q(sel0[9]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[17] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[17]_i_1__0_n_0 ),
        .Q(sel0[10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[18] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[18]_i_1__0_n_0 ),
        .Q(sel0[11]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[19] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[19]_i_1__0_n_0 ),
        .Q(sel0[12]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[1]_i_1__0_n_0 ),
        .Q(sig_btt_residue_slice_im0[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[20] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[20]_i_1__0_n_0 ),
        .Q(sel0[13]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[21] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[21]_i_1__0_n_0 ),
        .Q(sel0[14]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[22] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[22]_i_2_n_0 ),
        .Q(sel0[15]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[2]_i_1__0_n_0 ),
        .Q(sig_btt_residue_slice_im0[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[3] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[3]_i_1__0_n_0 ),
        .Q(sig_btt_residue_slice_im0[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[4] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[4]_i_1__0_n_0 ),
        .Q(sig_btt_residue_slice_im0[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[5] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[5]_i_1__0_n_0 ),
        .Q(sig_btt_residue_slice_im0[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[6] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[6]_i_1__0_n_0 ),
        .Q(sig_btt_residue_slice_im0[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[7] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[7]_i_1__0_n_0 ),
        .Q(sel0[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[8] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[8]_i_1__0_n_0 ),
        .Q(sel0[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[9] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[9]_i_1__0_n_0 ),
        .Q(sel0[2]),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'h8008008000000000)) 
    sig_btt_eq_b2mbaa_ireg1_i_1__0
       (.I0(sig_btt_eq_b2mbaa_ireg1_i_2__0_n_0),
        .I1(sig_btt_eq_b2mbaa_ireg1_i_3__0_n_0),
        .I2(sig_btt_residue_slice_im0[6]),
        .I3(sig_btt_eq_b2mbaa_ireg1_i_4__0_n_0),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I5(sig_brst_cnt_eq_zero_im0),
        .O(sig_btt_eq_b2mbaa_im0));
  LUT6 #(
    .INIT(64'h0210084020048001)) 
    sig_btt_eq_b2mbaa_ireg1_i_2__0
       (.I0(sig_btt_residue_slice_im0[0]),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I4(sig_btt_residue_slice_im0[2]),
        .I5(sig_btt_residue_slice_im0[1]),
        .O(sig_btt_eq_b2mbaa_ireg1_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    sig_btt_eq_b2mbaa_ireg1_i_3__0
       (.I0(sig_btt_residue_slice_im0[3]),
        .I1(\sig_bytes_to_mbaa_ireg1[3]_i_1__0_n_0 ),
        .I2(\sig_bytes_to_mbaa_ireg1[5]_i_1__0_n_0 ),
        .I3(sig_btt_residue_slice_im0[5]),
        .I4(\sig_bytes_to_mbaa_ireg1[4]_i_1__0_n_0 ),
        .I5(sig_btt_residue_slice_im0[4]),
        .O(sig_btt_eq_b2mbaa_ireg1_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_btt_eq_b2mbaa_ireg1_i_4__0
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_4__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_eq_b2mbaa_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_btt_eq_b2mbaa_im0),
        .Q(sig_btt_eq_b2mbaa_ireg1),
        .R(sig_init_reg));
  CARRY4 sig_btt_lt_b2mbaa_im01_carry
       (.CI(1'b0),
        .CO({sig_btt_lt_b2mbaa_im01,sig_btt_lt_b2mbaa_im01_carry_n_1,sig_btt_lt_b2mbaa_im01_carry_n_2,sig_btt_lt_b2mbaa_im01_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sig_btt_lt_b2mbaa_im01_carry_i_1__0_n_0,sig_btt_lt_b2mbaa_im01_carry_i_2__0_n_0,sig_btt_lt_b2mbaa_im01_carry_i_3__0_n_0,sig_btt_lt_b2mbaa_im01_carry_i_4__0_n_0}),
        .O(NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED[3:0]),
        .S({sig_btt_lt_b2mbaa_im01_carry_i_5__0_n_0,sig_btt_lt_b2mbaa_im01_carry_i_6__0_n_0,sig_btt_lt_b2mbaa_im01_carry_i_7__0_n_0,sig_btt_lt_b2mbaa_im01_carry_i_8__0_n_0}));
  LUT3 #(
    .INIT(8'h71)) 
    sig_btt_lt_b2mbaa_im01_carry_i_1__0
       (.I0(sig_btt_residue_slice_im0[6]),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I2(sig_btt_eq_b2mbaa_ireg1_i_4__0_n_0),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sig_btt_lt_b2mbaa_im01_carry_i_2__0
       (.I0(\sig_bytes_to_mbaa_ireg1[4]_i_1__0_n_0 ),
        .I1(sig_btt_residue_slice_im0[4]),
        .I2(sig_btt_residue_slice_im0[5]),
        .I3(\sig_bytes_to_mbaa_ireg1[5]_i_1__0_n_0 ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h0101011337373770)) 
    sig_btt_lt_b2mbaa_im01_carry_i_3__0
       (.I0(sig_btt_residue_slice_im0[2]),
        .I1(sig_btt_residue_slice_im0[3]),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h1370)) 
    sig_btt_lt_b2mbaa_im01_carry_i_4__0
       (.I0(sig_btt_residue_slice_im0[0]),
        .I1(sig_btt_residue_slice_im0[1]),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_4__0_n_0));
  LUT3 #(
    .INIT(8'h86)) 
    sig_btt_lt_b2mbaa_im01_carry_i_5__0
       (.I0(sig_btt_residue_slice_im0[6]),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I2(sig_btt_eq_b2mbaa_ireg1_i_4__0_n_0),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_6__0
       (.I0(\sig_bytes_to_mbaa_ireg1[4]_i_1__0_n_0 ),
        .I1(sig_btt_residue_slice_im0[4]),
        .I2(\sig_bytes_to_mbaa_ireg1[5]_i_1__0_n_0 ),
        .I3(sig_btt_residue_slice_im0[5]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h0001666866680001)) 
    sig_btt_lt_b2mbaa_im01_carry_i_7__0
       (.I0(sig_btt_residue_slice_im0[2]),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I5(sig_btt_residue_slice_im0[3]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h1881)) 
    sig_btt_lt_b2mbaa_im01_carry_i_8__0
       (.I0(sig_btt_residue_slice_im0[0]),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I3(sig_btt_residue_slice_im0[1]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_btt_lt_b2mbaa_ireg1_i_1__0
       (.I0(sig_btt_lt_b2mbaa_im01),
        .I1(sig_brst_cnt_eq_zero_im0),
        .O(sig_btt_lt_b2mbaa_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_lt_b2mbaa_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_btt_lt_b2mbaa_im0),
        .Q(sig_btt_lt_b2mbaa_ireg1),
        .R(sig_init_reg));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_bytes_to_mbaa_ireg1[1]_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .O(\sig_bytes_to_mbaa_ireg1[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sig_bytes_to_mbaa_ireg1[2]_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .O(\sig_bytes_to_mbaa_ireg1[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \sig_bytes_to_mbaa_ireg1[3]_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .O(\sig_bytes_to_mbaa_ireg1[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \sig_bytes_to_mbaa_ireg1[4]_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .O(\sig_bytes_to_mbaa_ireg1[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sig_bytes_to_mbaa_ireg1[5]_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .O(\sig_bytes_to_mbaa_ireg1[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000010FFFFFFEF)) 
    \sig_bytes_to_mbaa_ireg1[6]_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I2(\sig_bytes_to_mbaa_ireg1[7]_i_2__0_n_0 ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .O(\sig_bytes_to_mbaa_ireg1[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \sig_bytes_to_mbaa_ireg1[7]_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I2(\sig_bytes_to_mbaa_ireg1[7]_i_2__0_n_0 ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .O(\sig_bytes_to_mbaa_ireg1[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sig_bytes_to_mbaa_ireg1[7]_i_2__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .O(\sig_bytes_to_mbaa_ireg1[7]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .Q(sig_bytes_to_mbaa_ireg1[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[1]_i_1__0_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[2]_i_1__0_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[3]_i_1__0_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[4]_i_1__0_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[5]_i_1__0_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[6]_i_1__0_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[7]_i_1__0_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[7]),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    sig_calc_error_pushed_i_1__0
       (.I0(sig_calc_error_pushed_reg_0),
        .I1(sig_xfer_reg_empty),
        .I2(sig_ld_xfer_reg),
        .I3(sig_calc_error_pushed),
        .O(sig_calc_error_pushed_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_pushed_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_calc_error_pushed_i_1__0_n_0),
        .Q(sig_calc_error_pushed),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_calc_error_reg_reg_0),
        .Q(sig_calc_error_pushed_reg_0),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'h000000000000AAAE)) 
    sig_cmd2addr_valid_i_1
       (.I0(p_12_out),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_wr_fifo_0),
        .I5(sig_init_reg),
        .O(sig_cmd2addr_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid_i_1_n_0),
        .Q(p_12_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000AAAE)) 
    sig_cmd2data_valid_i_1
       (.I0(p_1_out),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_wr_fifo),
        .I5(sig_init_reg),
        .O(sig_cmd2data_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2data_valid_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_cmd2data_valid_i_1_n_0),
        .Q(p_1_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    sig_cmd2dre_valid_i_1
       (.I0(sig_pcc_sm_state[1]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[2]),
        .I3(sig_first_xfer_im0),
        .I4(sig_cmd2dre_valid_reg_n_0),
        .I5(sig_init_reg),
        .O(sig_cmd2dre_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2dre_valid_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_cmd2dre_valid_i_1_n_0),
        .Q(sig_cmd2dre_valid_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h556AAA6A)) 
    \sig_finish_addr_offset_ireg2[0]_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(sig_bytes_to_mbaa_ireg1[0]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(sig_btt_residue_slice_im0[0]),
        .O(sig_finish_addr_offset_im1[0]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \sig_finish_addr_offset_ireg2[1]_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(\sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0 ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .O(sig_finish_addr_offset_im1[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \sig_finish_addr_offset_ireg2[2]_i_1__0 
       (.I0(\sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0 ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I3(\sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0 ),
        .I4(\sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0 ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .O(sig_finish_addr_offset_im1[2]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_finish_addr_offset_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[0]),
        .Q(sig_finish_addr_offset_ireg2[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_finish_addr_offset_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[1]),
        .Q(sig_finish_addr_offset_ireg2[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_finish_addr_offset_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[2]),
        .Q(sig_finish_addr_offset_ireg2[2]),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'h000E)) 
    sig_first_xfer_im0_i_1
       (.I0(sig_first_xfer_im0),
        .I1(sig_push_input_reg11_out),
        .I2(sig_pop_xfer_reg0_out),
        .I3(sig_init_reg),
        .O(sig_first_xfer_im0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_xfer_im0_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_first_xfer_im0_i_1_n_0),
        .Q(sig_first_xfer_im0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_burst_type_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[23]),
        .Q(p_17_out),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_eof_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[24]),
        .Q(sig_input_eof_reg_reg_n_0),
        .R(sig_input_cache_type_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_input_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(1'b0),
        .Q(sig_input_reg_empty),
        .S(sig_input_cache_type_reg0));
  LUT3 #(
    .INIT(8'hFE)) 
    \sig_input_tag_reg[3]_i_1__0 
       (.I0(sig_calc_error_pushed),
        .I1(sig_init_reg),
        .I2(sig_sm_pop_input_reg),
        .O(sig_input_cache_type_reg0));
  LUT4 #(
    .INIT(16'h0400)) 
    \sig_input_tag_reg[3]_i_2__0 
       (.I0(sig_calc_error_pushed_reg_0),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .O(sig_push_input_reg11_out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[57]),
        .Q(in[0]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[58]),
        .Q(in[1]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[59]),
        .Q(in[2]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg11_out),
        .D(Q[60]),
        .Q(in[3]),
        .R(sig_input_cache_type_reg0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    sig_last_addr_offset_im2
       (.I0(sig_finish_addr_offset_ireg2[2]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .I2(sig_finish_addr_offset_ireg2[1]),
        .O(sig_last_addr_offset_im2__0));
  LUT6 #(
    .INIT(64'h000000000002FF02)) 
    sig_ld_xfer_reg_i_1
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_ld_xfer_reg),
        .I4(sig_xfer_reg_empty),
        .I5(sig_init_reg),
        .O(sig_ld_xfer_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_i_1_n_0),
        .Q(sig_ld_xfer_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000AAAE)) 
    sig_ld_xfer_reg_tmp_i_1
       (.I0(sig_ld_xfer_reg_tmp),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_pop_xfer_reg0_out),
        .I5(sig_init_reg),
        .O(sig_ld_xfer_reg_tmp_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_tmp_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_tmp_i_1_n_0),
        .Q(sig_ld_xfer_reg_tmp),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    sig_no_btt_residue_ireg1_i_1__0
       (.I0(sig_btt_residue_slice_im0[6]),
        .I1(sig_btt_residue_slice_im0[4]),
        .I2(sig_btt_residue_slice_im0[5]),
        .I3(sig_no_btt_residue_ireg1_i_2__0_n_0),
        .O(sig_no_btt_residue_im0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_no_btt_residue_ireg1_i_2__0
       (.I0(sig_btt_residue_slice_im0[2]),
        .I1(sig_btt_residue_slice_im0[3]),
        .I2(sig_btt_residue_slice_im0[0]),
        .I3(sig_btt_residue_slice_im0[1]),
        .O(sig_no_btt_residue_ireg1_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_no_btt_residue_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_no_btt_residue_im0),
        .Q(sig_no_btt_residue_ireg1),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h000000E2)) 
    sig_parent_done_i_1__0
       (.I0(sig_parent_done),
        .I1(sig_ld_xfer_reg_tmp),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_push_input_reg11_out),
        .I4(sig_init_reg),
        .O(sig_parent_done_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_parent_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_parent_done_i_1__0_n_0),
        .Q(sig_parent_done),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[11]_i_2__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[11]_i_3__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[11]_i_4__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[11]_i_5__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[15]_i_2__0 
       (.I0(p_1_in),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[15]_i_3__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[15]_i_4__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[15]_i_5__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I1(sig_addr_cntr_incr_ireg2[3]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_3 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I1(sig_addr_cntr_incr_ireg2[2]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_4 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I1(sig_addr_cntr_incr_ireg2[1]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_5 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(sig_addr_cntr_incr_ireg2[0]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(sig_addr_cntr_incr_ireg2[7]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_3 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(sig_addr_cntr_incr_ireg2[6]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_4 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I1(sig_addr_cntr_incr_ireg2[5]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_5 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I1(sig_addr_cntr_incr_ireg2[4]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[0]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[0] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[10]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[10] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[11]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[11] ),
        .R(sig_init_reg));
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[11]_i_1__0 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_0 ),
        .CO({\sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_0 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_1 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_2 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[11] ,\sig_addr_cntr_lsh_im0_reg_n_0_[10] ,\sig_addr_cntr_lsh_im0_reg_n_0_[9] ,\sig_addr_cntr_lsh_im0_reg_n_0_[8] }),
        .O(sig_predict_addr_lsh_im2[11:8]),
        .S({\sig_predict_addr_lsh_ireg3[11]_i_2__0_n_0 ,\sig_predict_addr_lsh_ireg3[11]_i_3__0_n_0 ,\sig_predict_addr_lsh_ireg3[11]_i_4__0_n_0 ,\sig_predict_addr_lsh_ireg3[11]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[12]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[12] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[13]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[13] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[14]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[14] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[15]),
        .Q(sig_predict_addr_lsh_ireg3),
        .R(sig_init_reg));
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_0 ),
        .CO({\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_CO_UNCONNECTED [3],\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_1 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_2 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_addr_cntr_lsh_im0_reg_n_0_[12] }),
        .O(sig_predict_addr_lsh_im2[15:12]),
        .S({\sig_predict_addr_lsh_ireg3[15]_i_2__0_n_0 ,\sig_predict_addr_lsh_ireg3[15]_i_3__0_n_0 ,\sig_predict_addr_lsh_ireg3[15]_i_4__0_n_0 ,\sig_predict_addr_lsh_ireg3[15]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[1]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[1] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[2]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[2] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[3]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[3] ),
        .R(sig_init_reg));
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_0 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_1 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_2 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[3] ,\sig_addr_cntr_lsh_im0_reg_n_0_[2] ,\sig_addr_cntr_lsh_im0_reg_n_0_[1] ,\sig_addr_cntr_lsh_im0_reg_n_0_[0] }),
        .O(sig_predict_addr_lsh_im2[3:0]),
        .S({\sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[4]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[4] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[5]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[5] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[6]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[6] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[7]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[7] ),
        .R(sig_init_reg));
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_0 ),
        .CO({\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_0 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_1 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_2 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[7] ,\sig_addr_cntr_lsh_im0_reg_n_0_[6] ,\sig_addr_cntr_lsh_im0_reg_n_0_[5] ,\sig_addr_cntr_lsh_im0_reg_n_0_[4] }),
        .O(sig_predict_addr_lsh_im2[7:4]),
        .S({\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[8]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[8] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[9]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[9] ),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'hA181)) 
    sig_sm_halt_reg_i_1__0
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_calc_error_pushed),
        .O(sig_sm_halt_ns));
  FDSE #(
    .INIT(1'b0)) 
    sig_sm_halt_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_halt_ns),
        .Q(sig_sm_halt_reg),
        .S(sig_init_reg));
  LUT6 #(
    .INIT(64'h0008000800083008)) 
    sig_sm_ld_calc1_reg_i_1__0
       (.I0(sig_push_input_reg11_out),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[2]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_parent_done),
        .I5(sig_calc_error_pushed),
        .O(sig_sm_ld_calc1_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc1_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc1_reg_ns),
        .Q(sig_sm_ld_calc1_reg),
        .R(sig_init_reg));
  LUT3 #(
    .INIT(8'h02)) 
    sig_sm_ld_calc2_reg_i_1__0
       (.I0(sig_pcc_sm_state[1]),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .O(sig_sm_ld_calc2_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc2_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg_ns),
        .Q(sig_sm_ld_calc2_reg),
        .R(sig_init_reg));
  LUT3 #(
    .INIT(8'h40)) 
    sig_sm_ld_calc3_reg_i_1__0
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[1]),
        .O(sig_sm_ld_calc3_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc3_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc3_reg_ns),
        .Q(sig_sm_ld_calc3_reg),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h00200000)) 
    sig_sm_pop_input_reg_i_1__0
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_parent_done),
        .I3(sig_calc_error_pushed),
        .I4(sig_pcc_sm_state[1]),
        .O(sig_sm_pop_input_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_input_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_input_reg_ns),
        .Q(sig_sm_pop_input_reg),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .Q(sig_strbgen_addr_ireg2[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .Q(sig_strbgen_addr_ireg2[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .Q(sig_strbgen_addr_ireg2[2]),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h15100500)) 
    \sig_strbgen_bytes_ireg2[0]_i_1__0 
       (.I0(sig_init_reg),
        .I1(sig_addr_incr_ge_bpdb_im1),
        .I2(sig_sm_ld_calc2_reg),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I4(\sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0 ),
        .O(\sig_strbgen_bytes_ireg2[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h15100500)) 
    \sig_strbgen_bytes_ireg2[1]_i_1__0 
       (.I0(sig_init_reg),
        .I1(sig_addr_incr_ge_bpdb_im1),
        .I2(sig_sm_ld_calc2_reg),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I4(\sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0 ),
        .O(\sig_strbgen_bytes_ireg2[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h15100500)) 
    \sig_strbgen_bytes_ireg2[2]_i_1__0 
       (.I0(sig_init_reg),
        .I1(sig_addr_incr_ge_bpdb_im1),
        .I2(sig_sm_ld_calc2_reg),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I4(\sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0 ),
        .O(\sig_strbgen_bytes_ireg2[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFBC8)) 
    \sig_strbgen_bytes_ireg2[3]_i_1__0 
       (.I0(sig_addr_incr_ge_bpdb_im1),
        .I1(sig_sm_ld_calc2_reg),
        .I2(\sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0 ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_strbgen_bytes_ireg2[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hDFDFDFDFDFDFD5DF)) 
    \sig_strbgen_bytes_ireg2[3]_i_2__0 
       (.I0(\sig_strbgen_bytes_ireg2[3]_i_3__0_n_0 ),
        .I1(sig_btt_residue_slice_im0[6]),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_first_xfer_im0),
        .I4(sig_bytes_to_mbaa_ireg1[6]),
        .I5(sig_bytes_to_mbaa_ireg1[7]),
        .O(sig_addr_incr_ge_bpdb_im1));
  LUT6 #(
    .INIT(64'h0000000000004777)) 
    \sig_strbgen_bytes_ireg2[3]_i_3__0 
       (.I0(sig_btt_residue_slice_im0[4]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[4]),
        .I4(\sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0 ),
        .I5(\sig_addr_cntr_incr_ireg2[5]_i_1__0_n_0 ),
        .O(\sig_strbgen_bytes_ireg2[3]_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[0]_i_1__0_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[1]_i_1__0_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[2]_i_1__0_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[3]_i_1__0_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \sig_xfer_end_strb_ireg3[1]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[1]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .I2(sig_finish_addr_offset_ireg2[2]),
        .O(\sig_xfer_end_strb_ireg3[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hEB)) 
    \sig_xfer_end_strb_ireg3[2]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[2]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .O(\sig_xfer_end_strb_ireg3[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \sig_xfer_end_strb_ireg3[3]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[2]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .I2(sig_finish_addr_offset_ireg2[1]),
        .O(\sig_xfer_end_strb_ireg3[3]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hA1)) 
    \sig_xfer_end_strb_ireg3[5]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[2]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .I2(sig_finish_addr_offset_ireg2[1]),
        .O(\sig_xfer_end_strb_ireg3[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h81)) 
    \sig_xfer_end_strb_ireg3[6]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[2]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .I2(sig_finish_addr_offset_ireg2[1]),
        .O(\sig_xfer_end_strb_ireg3[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \sig_xfer_end_strb_ireg3[7]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[1]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .I2(sig_finish_addr_offset_ireg2[2]),
        .O(\sig_xfer_end_strb_ireg3[7]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(1'b1),
        .Q(sig_xfer_end_strb_ireg3[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[1]_i_1__0_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[2]_i_1__0_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[3]_i_1__0_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_last_addr_offset_im2__0),
        .Q(sig_xfer_end_strb_ireg3[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[5]_i_1__0_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[6]_i_1__0_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[7]_i_1__0_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[7]),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h00000110)) 
    sig_xfer_len_eq_0_ireg3_i_1__0
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .I2(sig_xfer_len_eq_0_ireg3_i_2__0_n_0),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .O(sig_xfer_len_eq_0_im2));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    sig_xfer_len_eq_0_ireg3_i_2__0
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .O(sig_xfer_len_eq_0_ireg3_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_len_eq_0_ireg3_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_len_eq_0_im2),
        .Q(sig_xfer_len_eq_0_ireg3),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'hFF2E)) 
    sig_xfer_reg_empty_i_1
       (.I0(sig_pop_xfer_reg0_out),
        .I1(sig_xfer_reg_empty),
        .I2(sig_ld_xfer_reg),
        .I3(sig_init_reg),
        .O(sig_xfer_reg_empty_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_xfer_reg_empty_i_1_n_0),
        .Q(sig_xfer_reg_empty),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h01)) 
    \sig_xfer_strt_strb_ireg3[0]_i_1__0 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(sig_strbgen_addr_ireg2[0]),
        .I2(sig_strbgen_addr_ireg2[2]),
        .O(\I_STRT_STRB_GEN/lsig_start_vect ));
  LUT6 #(
    .INIT(64'h0000000033333332)) 
    \sig_xfer_strt_strb_ireg3[1]_i_1__0 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I1(sig_strbgen_addr_ireg2[1]),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(sig_strbgen_addr_ireg2[0]),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I5(sig_strbgen_addr_ireg2[2]),
        .O(sig_xfer_strt_strb_im2[1]));
  LUT6 #(
    .INIT(64'h000000000FFF0FA8)) 
    \sig_xfer_strt_strb_ireg3[2]_i_2__0 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I5(sig_strbgen_addr_ireg2[2]),
        .O(\sig_xfer_strt_strb_ireg3[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000057777777)) 
    \sig_xfer_strt_strb_ireg3[2]_i_3__0 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(sig_strbgen_addr_ireg2[0]),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I5(sig_strbgen_addr_ireg2[2]),
        .O(\sig_xfer_strt_strb_ireg3[2]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000BFBC)) 
    \sig_xfer_strt_strb_ireg3[3]_i_1__0 
       (.I0(\sig_xfer_strt_strb_ireg3[3]_i_2__0_n_0 ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I3(\sig_xfer_strt_strb_ireg3[3]_i_3__0_n_0 ),
        .I4(sig_strbgen_addr_ireg2[2]),
        .O(sig_xfer_strt_strb_im2[3]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h37FF)) 
    \sig_xfer_strt_strb_ireg3[3]_i_2__0 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .O(\sig_xfer_strt_strb_ireg3[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hEA88)) 
    \sig_xfer_strt_strb_ireg3[3]_i_3__0 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I3(sig_strbgen_addr_ireg2[0]),
        .O(\sig_xfer_strt_strb_ireg3[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h5757575746420202)) 
    \sig_xfer_strt_strb_ireg3[4]_i_2__0 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(sig_strbgen_addr_ireg2[1]),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_xfer_strt_strb_ireg3[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h111555555757575E)) 
    \sig_xfer_strt_strb_ireg3[4]_i_3__0 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I5(sig_strbgen_addr_ireg2[1]),
        .O(\sig_xfer_strt_strb_ireg3[4]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h7777777762222020)) 
    \sig_xfer_strt_strb_ireg3[5]_i_2__0 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(sig_strbgen_addr_ireg2[1]),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I4(sig_strbgen_addr_ireg2[0]),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_xfer_strt_strb_ireg3[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h151515557776767E)) 
    \sig_xfer_strt_strb_ireg3[5]_i_3__0 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(sig_strbgen_addr_ireg2[0]),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I5(sig_strbgen_addr_ireg2[1]),
        .O(\sig_xfer_strt_strb_ireg3[5]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h5777FFFF76220000)) 
    \sig_xfer_strt_strb_ireg3[6]_i_2__0 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(sig_strbgen_addr_ireg2[0]),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I4(sig_strbgen_addr_ireg2[2]),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_xfer_strt_strb_ireg3[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h173717765676566E)) 
    \sig_xfer_strt_strb_ireg3[6]_i_3__0 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I2(sig_strbgen_addr_ireg2[1]),
        .I3(sig_strbgen_addr_ireg2[0]),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .O(\sig_xfer_strt_strb_ireg3[6]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h777FFFFFEA880000)) 
    \sig_xfer_strt_strb_ireg3[7]_i_2__0 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I3(sig_strbgen_addr_ireg2[0]),
        .I4(sig_strbgen_addr_ireg2[2]),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_xfer_strt_strb_ireg3[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h377636663666766E)) 
    \sig_xfer_strt_strb_ireg3[7]_i_3__0 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I2(sig_strbgen_addr_ireg2[1]),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I5(sig_strbgen_addr_ireg2[0]),
        .O(\sig_xfer_strt_strb_ireg3[7]_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\I_STRT_STRB_GEN/lsig_start_vect ),
        .Q(sig_xfer_strt_strb_ireg3[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[1]),
        .Q(sig_xfer_strt_strb_ireg3[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[2]),
        .Q(sig_xfer_strt_strb_ireg3[2]),
        .R(sig_init_reg));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[2]_i_1__0 
       (.I0(\sig_xfer_strt_strb_ireg3[2]_i_2__0_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[2]_i_3__0_n_0 ),
        .O(sig_xfer_strt_strb_im2[2]),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[3]),
        .Q(sig_xfer_strt_strb_ireg3[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[4]),
        .Q(sig_xfer_strt_strb_ireg3[4]),
        .R(sig_init_reg));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[4]_i_1__0 
       (.I0(\sig_xfer_strt_strb_ireg3[4]_i_2__0_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[4]_i_3__0_n_0 ),
        .O(sig_xfer_strt_strb_im2[4]),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[5]),
        .Q(sig_xfer_strt_strb_ireg3[5]),
        .R(sig_init_reg));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[5]_i_1__0 
       (.I0(\sig_xfer_strt_strb_ireg3[5]_i_2__0_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[5]_i_3__0_n_0 ),
        .O(sig_xfer_strt_strb_im2[5]),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[6]),
        .Q(sig_xfer_strt_strb_ireg3[6]),
        .R(sig_init_reg));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[6]_i_1__0 
       (.I0(\sig_xfer_strt_strb_ireg3[6]_i_2__0_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[6]_i_3__0_n_0 ),
        .O(sig_xfer_strt_strb_im2[6]),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\I_STRT_STRB_GEN/lsig_end_vect ),
        .Q(sig_xfer_strt_strb_ireg3[7]),
        .R(sig_init_reg));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[7]_i_1__0 
       (.I0(\sig_xfer_strt_strb_ireg3[7]_i_2__0_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[7]_i_3__0_n_0 ),
        .O(\I_STRT_STRB_GEN/lsig_end_vect ),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
endmodule

module top_blk_axi_cdma_0_0_axi_datamover_rd_status_cntl
   (D,
    sig_rsc2stat_status_valid,
    sig_rsc2data_ready,
    E,
    SR,
    sig_push_rd_sts_reg,
    m_axi_aclk,
    sig_rd_sts_decerr_reg0,
    sig_rd_sts_reg_full0,
    sig_coelsc_reg_full_reg,
    sig_data2rsc_calc_err,
    sig_data2rsc_slverr,
    sig_stat2rsc_status_ready,
    \sig_coelsc_tag_reg_reg[3] );
  output [6:0]D;
  output sig_rsc2stat_status_valid;
  output sig_rsc2data_ready;
  output [0:0]E;
  input [0:0]SR;
  input sig_push_rd_sts_reg;
  input m_axi_aclk;
  input sig_rd_sts_decerr_reg0;
  input sig_rd_sts_reg_full0;
  input sig_coelsc_reg_full_reg;
  input sig_data2rsc_calc_err;
  input sig_data2rsc_slverr;
  input sig_stat2rsc_status_ready;
  input [3:0]\sig_coelsc_tag_reg_reg[3] ;

  wire [6:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire sig_coelsc_reg_full_reg;
  wire [3:0]\sig_coelsc_tag_reg_reg[3] ;
  wire sig_data2rsc_calc_err;
  wire sig_data2rsc_slverr;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_reg_full0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1 
       (.I0(sig_rsc2stat_status_valid),
        .I1(sig_stat2rsc_status_ready),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_decerr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_decerr_reg0),
        .Q(D[5]),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_interr_reg_i_1
       (.I0(D[4]),
        .I1(sig_data2rsc_calc_err),
        .O(sig_rd_sts_interr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_interr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_interr_reg0),
        .Q(D[4]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_coelsc_reg_full_reg),
        .Q(sig_rsc2data_ready),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_full_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_reg_full0),
        .Q(sig_rsc2stat_status_valid),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_slverr_reg_i_1__0
       (.I0(D[6]),
        .I1(sig_data2rsc_slverr),
        .O(sig_rd_sts_slverr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_slverr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_slverr_reg0),
        .Q(D[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_rd_sts_tag_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(\sig_coelsc_tag_reg_reg[3] [0]),
        .Q(D[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_rd_sts_tag_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(\sig_coelsc_tag_reg_reg[3] [1]),
        .Q(D[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_rd_sts_tag_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(\sig_coelsc_tag_reg_reg[3] [2]),
        .Q(D[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_rd_sts_tag_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(\sig_coelsc_tag_reg_reg[3] [3]),
        .Q(D[3]),
        .R(SR));
endmodule

module top_blk_axi_cdma_0_0_axi_datamover_rddata_cntl
   (\INFERRED_GEN.cnt_i_reg[0] ,
    \sig_addr_posted_cntr_reg[2]_0 ,
    sig_data2addr_stop_req,
    sig_data2rsc_calc_err,
    sig_data2rsc_slverr,
    sig_rdc2dre_new_align,
    sig_rdc2dre_use_autodest,
    D,
    sig_rdc2sf_wlast,
    SR,
    sig_rdc2sf_wvalid,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ,
    sig_rdc2sf_wstrb,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ,
    \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ,
    \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ,
    sig_rd_sts_reg_empty_reg,
    sig_rd_sts_reg_full0,
    sig_rd_sts_decerr_reg0,
    sig_wr_fifo,
    sig_inhibit_rdy_n,
    sig_flush_db1_reg,
    \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0 ,
    \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_0 ,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ,
    E,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ,
    \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ,
    sig_push_rd_sts_reg,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_1 ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ,
    \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_1 ,
    \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_1 ,
    \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_1 ,
    sig_data2rst_stop_cmplt,
    sig_advance_pipe19_out__1,
    Q,
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[2] ,
    \GEN_MUXFARM_64.sig_shift_case_reg_reg[2]_0 ,
    sig_stream_rst,
    m_axi_aclk,
    sig_last_mmap_dbeat,
    sig_good_mmap_dbeat15_out__0,
    m_axi_rlast,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_rsc2data_ready,
    sig_dre_tvalid_i_reg,
    ram_full_i_reg,
    sig_flush_db1,
    sig_rd_sts_decerr_reg_reg,
    sig_mstr2data_cmd_valid,
    m_axi_rresp,
    m_axi_rvalid,
    sig_input_accept119_out,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    in,
    sig_mmap_reset_reg_reg,
    sig_init_reg2,
    sig_rst2all_stop_request,
    sig_posted_to_axi_reg);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output \sig_addr_posted_cntr_reg[2]_0 ;
  output sig_data2addr_stop_req;
  output sig_data2rsc_calc_err;
  output sig_data2rsc_slverr;
  output sig_rdc2dre_new_align;
  output sig_rdc2dre_use_autodest;
  output [1:0]D;
  output sig_rdc2sf_wlast;
  output [0:0]SR;
  output sig_rdc2sf_wvalid;
  output [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  output [6:0]sig_rdc2sf_wstrb;
  output [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ;
  output [0:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  output [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  output [0:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ;
  output [0:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ;
  output [0:0]\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ;
  output sig_rd_sts_reg_empty_reg;
  output sig_rd_sts_reg_full0;
  output sig_rd_sts_decerr_reg0;
  output sig_wr_fifo;
  output sig_inhibit_rdy_n;
  output sig_flush_db1_reg;
  output [0:0]\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0 ;
  output [0:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_0 ;
  output [0:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ;
  output [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ;
  output [0:0]E;
  output [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ;
  output [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ;
  output [0:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ;
  output sig_push_rd_sts_reg;
  output [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ;
  output [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ;
  output [0:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_1 ;
  output [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ;
  output [0:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_1 ;
  output [0:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_1 ;
  output [0:0]\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_1 ;
  output sig_data2rst_stop_cmplt;
  output sig_advance_pipe19_out__1;
  output [3:0]Q;
  output [2:0]\GEN_MUXFARM_64.sig_shift_case_reg_reg[2] ;
  output [2:0]\GEN_MUXFARM_64.sig_shift_case_reg_reg[2]_0 ;
  input sig_stream_rst;
  input m_axi_aclk;
  input sig_last_mmap_dbeat;
  input sig_good_mmap_dbeat15_out__0;
  input m_axi_rlast;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_rsc2data_ready;
  input sig_dre_tvalid_i_reg;
  input ram_full_i_reg;
  input sig_flush_db1;
  input [0:0]sig_rd_sts_decerr_reg_reg;
  input sig_mstr2data_cmd_valid;
  input [1:0]m_axi_rresp;
  input m_axi_rvalid;
  input sig_input_accept119_out;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input [34:0]in;
  input sig_mmap_reset_reg_reg;
  input sig_init_reg2;
  input sig_rst2all_stop_request;
  input sig_posted_to_axi_reg;

  wire [1:0]D;
  wire [0:0]E;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_45 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_46 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_47 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_48 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ;
  wire \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_i_2_n_0 ;
  wire \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_4_n_0 ;
  wire \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_5_n_0 ;
  wire [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  wire [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ;
  wire \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_4_n_0 ;
  wire \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_5_n_0 ;
  wire [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ;
  wire [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ;
  wire [0:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  wire [0:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_1 ;
  wire [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ;
  wire [0:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ;
  wire [0:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_1 ;
  wire [0:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ;
  wire [0:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_1 ;
  wire [0:0]\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ;
  wire [0:0]\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_1 ;
  wire [2:0]\GEN_MUXFARM_64.sig_shift_case_reg_reg[2] ;
  wire [2:0]\GEN_MUXFARM_64.sig_shift_case_reg_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [34:0]in;
  wire m_axi_aclk;
  wire m_axi_rlast;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [3:0]p_0_in;
  wire p_7_out;
  wire ram_full_i_reg;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire sig_addr_posted_cntr_eq_0__1;
  wire \sig_addr_posted_cntr_reg[2]_0 ;
  wire sig_advance_pipe19_out__1;
  wire sig_cmd_cmplt_last_dbeat;
  wire [41:0]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_decerr_reg0;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_slverr_reg0;
  wire \sig_coelsc_tag_reg[3]_i_1_n_0 ;
  wire sig_data2addr_stop_req;
  wire sig_data2rsc_calc_err;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire sig_data2rst_stop_cmplt;
  wire \sig_dbeat_cntr[5]_i_2_n_0 ;
  wire \sig_dbeat_cntr[7]_i_3__1_n_0 ;
  wire \sig_dbeat_cntr[7]_i_4_n_0 ;
  wire \sig_dbeat_cntr[7]_i_5_n_0 ;
  wire [7:0]sig_dbeat_cntr_reg__0;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_dre_tvalid_i_reg;
  wire sig_first_dbeat;
  wire sig_first_dbeat1__0;
  wire sig_flush_db1;
  wire sig_flush_db1_reg;
  wire sig_good_mmap_dbeat15_out__0;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_i_1_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_init_reg2;
  wire sig_input_accept119_out;
  wire sig_last_dbeat__1;
  wire sig_last_dbeat_reg_n_0;
  wire sig_last_mmap_dbeat;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_i_1_n_0;
  wire sig_mmap_reset_reg_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_eof_reg;
  wire [7:0]sig_next_last_strb_reg;
  wire sig_next_sequential_reg;
  wire [7:0]sig_next_strt_strb_reg;
  wire [3:0]sig_next_tag_reg;
  wire sig_pop_dqual_reg14_out;
  wire sig_posted_to_axi_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_dqual_reg17_out;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire [0:0]sig_rd_sts_decerr_reg_reg;
  wire sig_rd_sts_reg_empty_reg;
  wire sig_rd_sts_reg_full0;
  wire sig_rdc2dre_new_align;
  wire sig_rdc2dre_use_autodest;
  wire sig_rdc2sf_wlast;
  wire [6:0]sig_rdc2sf_wstrb;
  wire sig_rdc2sf_wvalid;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2all_stop_request;
  wire sig_stat2rsc_status_ready;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  top_blk_axi_cdma_0_0_axi_datamover_fifo__parameterized2 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D({\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ,p_0_in}),
        .E(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ),
        .\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg (\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_47 ),
        .\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg (\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_46 ),
        .\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg_0 (\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_i_2_n_0 ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (sig_inhibit_rdy_n),
        .Q(sig_dbeat_cntr_reg__0),
        .SR(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out({sig_cmd_fifo_data_out[41:32],sig_cmd_fifo_data_out[30:15],sig_cmd_fifo_data_out[3:0]}),
        .p_7_out(p_7_out),
        .sel(sig_wr_fifo),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_advance_pipe19_out__1(sig_advance_pipe19_out__1),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .\sig_dbeat_cntr_reg[2] (\sig_dbeat_cntr[7]_i_3__1_n_0 ),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr[5]_i_2_n_0 ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr[7]_i_4_n_0 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat1__0(sig_first_dbeat1__0),
        .sig_first_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_48 ),
        .sig_good_mmap_dbeat15_out__0(sig_good_mmap_dbeat15_out__0),
        .sig_init_reg2(sig_init_reg2),
        .sig_last_dbeat__1(sig_last_dbeat__1),
        .sig_last_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_45 ),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_n_0),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_pop_dqual_reg14_out(sig_pop_dqual_reg14_out),
        .sig_push_dqual_reg17_out(sig_push_dqual_reg17_out),
        .sig_rdc2dre_new_align(sig_rdc2dre_new_align),
        .sig_rdc2dre_use_autodest(sig_rdc2dre_use_autodest),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready),
        .sig_stream_rst(sig_stream_rst));
  LUT6 #(
    .INIT(64'h80888888FFFFFFFF)) 
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_i_2 
       (.I0(sig_good_mmap_dbeat15_out__0),
        .I1(sig_rdc2dre_new_align),
        .I2(sig_next_calc_error_reg),
        .I3(sig_dqual_reg_full),
        .I4(m_axi_rlast),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_47 ),
        .Q(sig_rdc2dre_use_autodest),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_i_2 
       (.I0(sig_next_sequential_reg),
        .I1(sig_next_eof_reg),
        .I2(sig_next_cmd_cmplt_reg),
        .O(p_7_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_46 ),
        .Q(sig_rdc2dre_new_align),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'hFFFBAAFB)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][8]_i_1 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_last_dbeat_reg_n_0),
        .I2(sig_next_last_strb_reg[0]),
        .I3(sig_first_dbeat),
        .I4(sig_next_strt_strb_reg[0]),
        .O(sig_rdc2sf_wstrb[0]));
  LUT6 #(
    .INIT(64'h3FFF00FF3FFF2AFF)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1 
       (.I0(sig_rdc2sf_wvalid),
        .I1(sig_dre_tvalid_i_reg),
        .I2(ram_full_i_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(sig_flush_db1),
        .I5(sig_rdc2sf_wstrb[0]),
        .O(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ));
  LUT6 #(
    .INIT(64'hFFFFB8BB00000000)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2 
       (.I0(sig_next_strt_strb_reg[0]),
        .I1(sig_first_dbeat),
        .I2(sig_next_last_strb_reg[0]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_data2addr_stop_req),
        .I5(sig_input_accept119_out),
        .O(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_3 
       (.I0(sig_rdc2sf_wstrb[4]),
        .I1(sig_rdc2sf_wstrb[3]),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_4_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_5_n_0 ),
        .I4(sig_rdc2sf_wlast),
        .I5(D[0]),
        .O(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ));
  LUT6 #(
    .INIT(64'h0000000000004744)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_4 
       (.I0(sig_next_strt_strb_reg[1]),
        .I1(sig_first_dbeat),
        .I2(sig_next_last_strb_reg[1]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_data2addr_stop_req),
        .I5(sig_rdc2sf_wstrb[2]),
        .O(\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004744)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_5 
       (.I0(sig_next_strt_strb_reg[6]),
        .I1(sig_first_dbeat),
        .I2(sig_next_last_strb_reg[6]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_data2addr_stop_req),
        .I5(sig_rdc2sf_wstrb[5]),
        .O(\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFBAAFB)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][8]_i_1 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_last_dbeat_reg_n_0),
        .I2(sig_next_last_strb_reg[1]),
        .I3(sig_first_dbeat),
        .I4(sig_next_strt_strb_reg[1]),
        .O(sig_rdc2sf_wstrb[1]));
  LUT6 #(
    .INIT(64'h3FFF00FF3FFF2AFF)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1 
       (.I0(sig_rdc2sf_wvalid),
        .I1(sig_dre_tvalid_i_reg),
        .I2(ram_full_i_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(sig_flush_db1),
        .I5(sig_rdc2sf_wstrb[1]),
        .O(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ));
  LUT6 #(
    .INIT(64'hFFFFB8BB00000000)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2 
       (.I0(sig_next_strt_strb_reg[1]),
        .I1(sig_first_dbeat),
        .I2(sig_next_last_strb_reg[1]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_data2addr_stop_req),
        .I5(sig_input_accept119_out),
        .O(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_3 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_4_n_0 ),
        .I1(sig_rdc2sf_wstrb[3]),
        .I2(sig_rdc2sf_wstrb[2]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_5_n_0 ),
        .I4(sig_rdc2sf_wlast),
        .I5(sig_rdc2sf_wstrb[1]),
        .O(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFB8BB)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_4 
       (.I0(sig_next_strt_strb_reg[5]),
        .I1(sig_first_dbeat),
        .I2(sig_next_last_strb_reg[5]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_data2addr_stop_req),
        .I5(sig_rdc2sf_wstrb[4]),
        .O(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010151010)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_5 
       (.I0(D[0]),
        .I1(sig_next_strt_strb_reg[6]),
        .I2(sig_first_dbeat),
        .I3(sig_next_last_strb_reg[6]),
        .I4(sig_last_dbeat_reg_n_0),
        .I5(sig_data2addr_stop_req),
        .O(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFBAAFB)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][8]_i_1 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_last_dbeat_reg_n_0),
        .I2(sig_next_last_strb_reg[2]),
        .I3(sig_first_dbeat),
        .I4(sig_next_strt_strb_reg[2]),
        .O(sig_rdc2sf_wstrb[2]));
  LUT6 #(
    .INIT(64'h3FFF00FF3FFF2AFF)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1 
       (.I0(sig_rdc2sf_wvalid),
        .I1(sig_dre_tvalid_i_reg),
        .I2(ram_full_i_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(sig_flush_db1),
        .I5(sig_rdc2sf_wstrb[2]),
        .O(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ));
  LUT6 #(
    .INIT(64'hFFFFB8BB00000000)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2 
       (.I0(sig_next_strt_strb_reg[2]),
        .I1(sig_first_dbeat),
        .I2(sig_next_last_strb_reg[2]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_data2addr_stop_req),
        .I5(sig_input_accept119_out),
        .O(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_3 
       (.I0(sig_rdc2sf_wstrb[3]),
        .I1(sig_rdc2sf_wstrb[5]),
        .I2(sig_rdc2sf_wstrb[4]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_5_n_0 ),
        .I4(sig_rdc2sf_wlast),
        .I5(sig_rdc2sf_wstrb[2]),
        .O(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_1 ));
  LUT5 #(
    .INIT(32'hFFFBAAFB)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][8]_i_1 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_last_dbeat_reg_n_0),
        .I2(sig_next_last_strb_reg[3]),
        .I3(sig_first_dbeat),
        .I4(sig_next_strt_strb_reg[3]),
        .O(sig_rdc2sf_wstrb[3]));
  LUT6 #(
    .INIT(64'h3FFF00FF3FFF2AFF)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1 
       (.I0(sig_rdc2sf_wvalid),
        .I1(sig_dre_tvalid_i_reg),
        .I2(ram_full_i_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(sig_flush_db1),
        .I5(sig_rdc2sf_wstrb[3]),
        .O(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ));
  LUT6 #(
    .INIT(64'hFFFFB8BB00000000)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2 
       (.I0(sig_next_strt_strb_reg[3]),
        .I1(sig_first_dbeat),
        .I2(sig_next_last_strb_reg[3]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_data2addr_stop_req),
        .I5(sig_input_accept119_out),
        .O(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_3 
       (.I0(sig_rdc2sf_wstrb[4]),
        .I1(sig_rdc2sf_wstrb[6]),
        .I2(sig_rdc2sf_wstrb[5]),
        .I3(D[0]),
        .I4(sig_rdc2sf_wlast),
        .I5(sig_rdc2sf_wstrb[3]),
        .O(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ));
  LUT5 #(
    .INIT(32'hFFFBAAFB)) 
    \GEN_INPUT_REG[4].sig_input_data_reg[4][8]_i_1 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_last_dbeat_reg_n_0),
        .I2(sig_next_last_strb_reg[4]),
        .I3(sig_first_dbeat),
        .I4(sig_next_strt_strb_reg[4]),
        .O(sig_rdc2sf_wstrb[4]));
  LUT6 #(
    .INIT(64'h3FFF00FF3FFF2AFF)) 
    \GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_1 
       (.I0(sig_rdc2sf_wvalid),
        .I1(sig_dre_tvalid_i_reg),
        .I2(ram_full_i_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(sig_flush_db1),
        .I5(sig_rdc2sf_wstrb[4]),
        .O(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] ));
  LUT6 #(
    .INIT(64'hFFFFB8BB00000000)) 
    \GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_2 
       (.I0(sig_next_strt_strb_reg[4]),
        .I1(sig_first_dbeat),
        .I2(sig_next_last_strb_reg[4]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_data2addr_stop_req),
        .I5(sig_input_accept119_out),
        .O(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_3 
       (.I0(sig_rdc2sf_wstrb[5]),
        .I1(sig_rdc2sf_wstrb[6]),
        .I2(D[0]),
        .I3(sig_rdc2sf_wlast),
        .I4(sig_rdc2sf_wstrb[4]),
        .O(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_1 ));
  LUT5 #(
    .INIT(32'hFFFBAAFB)) 
    \GEN_INPUT_REG[5].sig_input_data_reg[5][8]_i_1 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_last_dbeat_reg_n_0),
        .I2(sig_next_last_strb_reg[5]),
        .I3(sig_first_dbeat),
        .I4(sig_next_strt_strb_reg[5]),
        .O(sig_rdc2sf_wstrb[5]));
  LUT6 #(
    .INIT(64'h3FFF00FF3FFF2AFF)) 
    \GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_1 
       (.I0(sig_rdc2sf_wvalid),
        .I1(sig_dre_tvalid_i_reg),
        .I2(ram_full_i_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(sig_flush_db1),
        .I5(sig_rdc2sf_wstrb[5]),
        .O(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] ));
  LUT6 #(
    .INIT(64'hFFFFB8BB00000000)) 
    \GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_2 
       (.I0(sig_next_strt_strb_reg[5]),
        .I1(sig_first_dbeat),
        .I2(sig_next_last_strb_reg[5]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_data2addr_stop_req),
        .I5(sig_input_accept119_out),
        .O(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_3 
       (.I0(sig_rdc2sf_wstrb[6]),
        .I1(D[0]),
        .I2(sig_rdc2sf_wstrb[5]),
        .I3(sig_rdc2sf_wlast),
        .O(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_1 ));
  LUT5 #(
    .INIT(32'hFFFBAAFB)) 
    \GEN_INPUT_REG[6].sig_input_data_reg[6][8]_i_1 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_last_dbeat_reg_n_0),
        .I2(sig_next_last_strb_reg[6]),
        .I3(sig_first_dbeat),
        .I4(sig_next_strt_strb_reg[6]),
        .O(sig_rdc2sf_wstrb[6]));
  LUT6 #(
    .INIT(64'h3FFF00FF3FFF2AFF)) 
    \GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_1 
       (.I0(sig_rdc2sf_wvalid),
        .I1(sig_dre_tvalid_i_reg),
        .I2(ram_full_i_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(sig_flush_db1),
        .I5(sig_rdc2sf_wstrb[6]),
        .O(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] ));
  LUT6 #(
    .INIT(64'hFFFFB8BB00000000)) 
    \GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_2 
       (.I0(sig_next_strt_strb_reg[6]),
        .I1(sig_first_dbeat),
        .I2(sig_next_last_strb_reg[6]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_data2addr_stop_req),
        .I5(sig_input_accept119_out),
        .O(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_3 
       (.I0(sig_rdc2sf_wstrb[6]),
        .I1(sig_rdc2sf_wlast),
        .I2(D[0]),
        .O(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_1 ));
  LUT5 #(
    .INIT(32'hFFFBAAFB)) 
    \GEN_INPUT_REG[7].sig_input_data_reg[7][8]_i_1 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_last_dbeat_reg_n_0),
        .I2(sig_next_last_strb_reg[7]),
        .I3(sig_first_dbeat),
        .I4(sig_next_strt_strb_reg[7]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h3FFF00FF3FFF2AFF)) 
    \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_1 
       (.I0(sig_rdc2sf_wvalid),
        .I1(sig_dre_tvalid_i_reg),
        .I2(ram_full_i_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(sig_flush_db1),
        .I5(D[0]),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFFB8BB00000000)) 
    \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_2 
       (.I0(sig_next_strt_strb_reg[7]),
        .I1(sig_first_dbeat),
        .I2(sig_next_last_strb_reg[7]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_data2addr_stop_req),
        .I5(sig_input_accept119_out),
        .O(E));
  LUT6 #(
    .INIT(64'hAAAAAAAA8A808A8A)) 
    \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_3 
       (.I0(sig_rdc2sf_wlast),
        .I1(sig_next_strt_strb_reg[7]),
        .I2(sig_first_dbeat),
        .I3(sig_next_last_strb_reg[7]),
        .I4(sig_last_dbeat_reg_n_0),
        .I5(sig_data2addr_stop_req),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0020003000200020)) 
    \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_4 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_addr_posted_cntr_eq_0__1),
        .I2(sig_dqual_reg_full),
        .I3(sig_next_calc_error_reg),
        .I4(sig_data2rsc_valid),
        .I5(m_axi_rvalid),
        .O(sig_rdc2sf_wvalid));
  LUT6 #(
    .INIT(64'hFFFF002000200020)) 
    \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_5 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_next_calc_error_reg),
        .I2(sig_dqual_reg_full),
        .I3(sig_addr_posted_cntr_eq_0__1),
        .I4(m_axi_rlast),
        .I5(sig_next_eof_reg),
        .O(sig_rdc2sf_wlast));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_6 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[2]),
        .O(sig_addr_posted_cntr_eq_0__1));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hEA5555A8)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(\sig_addr_posted_cntr_reg[2]_0 ),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_posted_to_axi_reg),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'hFA04DFA0)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_posted_to_axi_reg),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_addr_posted_cntr[1]),
        .I4(\sig_addr_posted_cntr_reg[2]_0 ),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hCCC8ECCC)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_posted_to_axi_reg),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_addr_posted_cntr[1]),
        .I4(\sig_addr_posted_cntr_reg[2]_0 ),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    sig_coelsc_decerr_reg_i_1__0
       (.I0(m_axi_rresp[1]),
        .I1(m_axi_rvalid),
        .I2(m_axi_rresp[0]),
        .I3(sig_data2rsc_decerr),
        .O(sig_coelsc_decerr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_decerr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_decerr_reg0),
        .Q(sig_data2rsc_decerr),
        .R(\sig_coelsc_tag_reg[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    sig_coelsc_interr_reg_i_1
       (.I0(sig_next_calc_error_reg),
        .I1(sig_data2rsc_calc_err),
        .O(sig_coelsc_interr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_interr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_interr_reg0),
        .Q(sig_data2rsc_calc_err),
        .R(\sig_coelsc_tag_reg[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    sig_coelsc_reg_full_i_1
       (.I0(sig_next_calc_error_reg),
        .I1(sig_next_cmd_cmplt_reg),
        .I2(m_axi_rlast),
        .O(sig_cmd_cmplt_last_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_reg_full_reg
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_cmd_cmplt_last_dbeat),
        .Q(sig_data2rsc_valid),
        .R(\sig_coelsc_tag_reg[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hFF08)) 
    sig_coelsc_slverr_reg_i_1__0
       (.I0(m_axi_rresp[1]),
        .I1(m_axi_rvalid),
        .I2(m_axi_rresp[0]),
        .I3(sig_data2rsc_slverr),
        .O(sig_coelsc_slverr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_slverr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_slverr_reg0),
        .Q(sig_data2rsc_slverr),
        .R(\sig_coelsc_tag_reg[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2A00FFFF)) 
    \sig_coelsc_tag_reg[3]_i_1 
       (.I0(sig_data2rsc_valid),
        .I1(sig_ld_new_cmd_reg),
        .I2(sig_next_calc_error_reg),
        .I3(sig_rsc2data_ready),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\sig_coelsc_tag_reg[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \sig_coelsc_tag_reg[3]_i_2 
       (.I0(sig_data2rsc_valid),
        .I1(sig_good_mmap_dbeat15_out__0),
        .I2(sig_ld_new_cmd_reg),
        .I3(sig_next_calc_error_reg),
        .O(sig_push_coelsc_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_coelsc_tag_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_next_tag_reg[0]),
        .Q(Q[0]),
        .R(\sig_coelsc_tag_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_coelsc_tag_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_next_tag_reg[1]),
        .Q(Q[1]),
        .R(\sig_coelsc_tag_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_coelsc_tag_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_next_tag_reg[2]),
        .Q(Q[2]),
        .R(\sig_coelsc_tag_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_coelsc_tag_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_next_tag_reg[3]),
        .Q(Q[3]),
        .R(\sig_coelsc_tag_reg[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \sig_dbeat_cntr[5]_i_2 
       (.I0(sig_dbeat_cntr_reg__0[3]),
        .I1(sig_dbeat_cntr_reg__0[1]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[2]),
        .I4(sig_dbeat_cntr_reg__0[4]),
        .O(\sig_dbeat_cntr[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \sig_dbeat_cntr[7]_i_3__1 
       (.I0(sig_good_mmap_dbeat15_out__0),
        .I1(sig_dbeat_cntr_reg__0[2]),
        .I2(sig_dbeat_cntr_reg__0[3]),
        .I3(sig_dbeat_cntr_reg__0[0]),
        .I4(sig_dbeat_cntr_reg__0[1]),
        .I5(\sig_dbeat_cntr[7]_i_5_n_0 ),
        .O(\sig_dbeat_cntr[7]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sig_dbeat_cntr[7]_i_4 
       (.I0(sig_dbeat_cntr_reg__0[4]),
        .I1(sig_dbeat_cntr_reg__0[2]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[1]),
        .I4(sig_dbeat_cntr_reg__0[3]),
        .I5(sig_dbeat_cntr_reg__0[5]),
        .O(\sig_dbeat_cntr[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sig_dbeat_cntr[7]_i_5 
       (.I0(sig_dbeat_cntr_reg__0[7]),
        .I1(sig_dbeat_cntr_reg__0[6]),
        .I2(sig_dbeat_cntr_reg__0[4]),
        .I3(sig_dbeat_cntr_reg__0[5]),
        .O(\sig_dbeat_cntr[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ),
        .D(p_0_in[0]),
        .Q(sig_dbeat_cntr_reg__0[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ),
        .D(p_0_in[1]),
        .Q(sig_dbeat_cntr_reg__0[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ),
        .D(p_0_in[2]),
        .Q(sig_dbeat_cntr_reg__0[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ),
        .D(p_0_in[3]),
        .Q(sig_dbeat_cntr_reg__0[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .Q(sig_dbeat_cntr_reg__0[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .Q(sig_dbeat_cntr_reg__0[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ),
        .Q(sig_dbeat_cntr_reg__0[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ),
        .Q(sig_dbeat_cntr_reg__0[7]),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_push_dqual_reg17_out),
        .Q(sig_dqual_reg_full),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_dbeat_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_48 ),
        .Q(sig_first_dbeat),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h1)) 
    sig_flush_db1_i_2
       (.I0(sig_next_eof_reg),
        .I1(sig_next_sequential_reg),
        .O(sig_flush_db1_reg));
  LUT5 #(
    .INIT(32'h8888888A)) 
    sig_halt_cmplt_i_2__1
       (.I0(sig_halt_reg_dly3),
        .I1(sig_next_calc_error_reg),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[0]),
        .I4(sig_addr_posted_cntr[2]),
        .O(sig_data2rst_stop_cmplt));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly1_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_data2addr_stop_req),
        .Q(sig_halt_reg_dly1),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly3_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_reg_i_1
       (.I0(sig_rst2all_stop_request),
        .I1(sig_data2addr_stop_req),
        .O(sig_halt_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_i_1_n_0),
        .Q(sig_data2addr_stop_req),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    sig_last_dbeat_i_2
       (.I0(sig_dbeat_cntr_reg__0[2]),
        .I1(sig_dbeat_cntr_reg__0[3]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[1]),
        .I4(\sig_dbeat_cntr[7]_i_5_n_0 ),
        .I5(sig_good_mmap_dbeat15_out__0),
        .O(sig_first_dbeat1__0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    sig_last_dbeat_i_4
       (.I0(\sig_dbeat_cntr[7]_i_5_n_0 ),
        .I1(sig_dbeat_cntr_reg__0[1]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[3]),
        .I4(sig_dbeat_cntr_reg__0[2]),
        .I5(sig_good_mmap_dbeat15_out__0),
        .O(sig_last_dbeat__1));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_dbeat_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_45 ),
        .Q(sig_last_dbeat_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(\sig_addr_posted_cntr_reg[2]_0 ),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'h08)) 
    sig_ld_new_cmd_reg_i_1
       (.I0(sig_push_dqual_reg17_out),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_ld_new_cmd_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_ld_new_cmd_reg_i_1_n_0),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[35]),
        .Q(sig_next_calc_error_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[34]),
        .Q(sig_next_cmd_cmplt_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_dre_dest_align_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[39]),
        .Q(\GEN_MUXFARM_64.sig_shift_case_reg_reg[2]_0 [0]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_dre_dest_align_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[40]),
        .Q(\GEN_MUXFARM_64.sig_shift_case_reg_reg[2]_0 [1]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_dre_dest_align_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[41]),
        .Q(\GEN_MUXFARM_64.sig_shift_case_reg_reg[2]_0 [2]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_dre_src_align_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[36]),
        .Q(\GEN_MUXFARM_64.sig_shift_case_reg_reg[2] [0]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_dre_src_align_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[37]),
        .Q(\GEN_MUXFARM_64.sig_shift_case_reg_reg[2] [1]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_dre_src_align_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[38]),
        .Q(\GEN_MUXFARM_64.sig_shift_case_reg_reg[2] [2]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_eof_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[32]),
        .Q(sig_next_eof_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[23]),
        .Q(sig_next_last_strb_reg[0]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[24]),
        .Q(sig_next_last_strb_reg[1]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[25]),
        .Q(sig_next_last_strb_reg[2]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[26]),
        .Q(sig_next_last_strb_reg[3]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[27]),
        .Q(sig_next_last_strb_reg[4]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[28]),
        .Q(sig_next_last_strb_reg[5]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[29]),
        .Q(sig_next_last_strb_reg[6]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[30]),
        .Q(sig_next_last_strb_reg[7]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_sequential_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[33]),
        .Q(sig_next_sequential_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[15]),
        .Q(sig_next_strt_strb_reg[0]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[16]),
        .Q(sig_next_strt_strb_reg[1]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[17]),
        .Q(sig_next_strt_strb_reg[2]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[18]),
        .Q(sig_next_strt_strb_reg[3]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[19]),
        .Q(sig_next_strt_strb_reg[4]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[20]),
        .Q(sig_next_strt_strb_reg[5]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[21]),
        .Q(sig_next_strt_strb_reg[6]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[22]),
        .Q(sig_next_strt_strb_reg[7]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \sig_next_tag_reg[3]_i_3 
       (.I0(sig_next_calc_error_reg),
        .I1(sig_dqual_reg_full),
        .I2(sig_good_mmap_dbeat15_out__0),
        .I3(m_axi_rlast),
        .O(sig_pop_dqual_reg14_out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[0]),
        .Q(sig_next_tag_reg[0]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[1]),
        .Q(sig_next_tag_reg[1]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[2]),
        .Q(sig_next_tag_reg[2]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[3]),
        .Q(sig_next_tag_reg[3]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_decerr_reg_i_1__0
       (.I0(sig_data2rsc_decerr),
        .I1(sig_rd_sts_decerr_reg_reg),
        .O(sig_rd_sts_decerr_reg0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h1)) 
    sig_rd_sts_reg_empty_i_1__0
       (.I0(sig_data2rsc_valid),
        .I1(sig_data2rsc_calc_err),
        .O(sig_rd_sts_reg_empty_reg));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_reg_full_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_data2rsc_valid),
        .O(sig_rd_sts_reg_full0));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_rd_sts_tag_reg[3]_i_2 
       (.I0(sig_data2rsc_valid),
        .I1(sig_rsc2data_ready),
        .O(sig_push_rd_sts_reg));
endmodule

module top_blk_axi_cdma_0_0_axi_datamover_reset
   (sig_s_h_halt_reg,
    sig_halt_cmplt_reg_0,
    sig_halt_cmplt_reg_1,
    sig_dmhalt_cmplt,
    sig_stream_rst,
    sig_halt_request_reg,
    m_axi_aclk,
    sig_cntlr2rst_halt_cmplt,
    sig_dm_mm2s_halt_cmplt,
    sig_sgcntl2rst_halt_cmplt,
    sig_rst2sgcntl_halt,
    sig_halt_request0,
    sig_wsc2rst_stop_cmplt,
    sig_addr_reg_empty,
    sig_addr2wsc_calc_error,
    sig_data2addr_stop_req,
    sig_data2rst_stop_cmplt);
  output sig_s_h_halt_reg;
  output sig_halt_cmplt_reg_0;
  output sig_halt_cmplt_reg_1;
  output sig_dmhalt_cmplt;
  input sig_stream_rst;
  input sig_halt_request_reg;
  input m_axi_aclk;
  input sig_cntlr2rst_halt_cmplt;
  input sig_dm_mm2s_halt_cmplt;
  input sig_sgcntl2rst_halt_cmplt;
  input sig_rst2sgcntl_halt;
  input sig_halt_request0;
  input sig_wsc2rst_stop_cmplt;
  input sig_addr_reg_empty;
  input sig_addr2wsc_calc_error;
  input sig_data2addr_stop_req;
  input sig_data2rst_stop_cmplt;

  wire m_axi_aclk;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_cntlr2rst_halt_cmplt;
  wire sig_data2addr_stop_req;
  wire sig_data2rst_stop_cmplt;
  wire sig_dm_mm2s_halt_cmplt;
  wire sig_dmhalt_cmplt;
  wire sig_halt_cmplt_i_1__0_n_0;
  wire sig_halt_cmplt_reg_0;
  wire sig_halt_cmplt_reg_1;
  wire sig_halt_request0;
  wire sig_halt_request_reg;
  wire sig_rst2sgcntl_halt;
  wire sig_s_h_halt_reg;
  wire sig_sgcntl2rst_halt_cmplt;
  wire sig_stream_rst;
  wire sig_wsc2rst_stop_cmplt;

  LUT6 #(
    .INIT(64'h0000000080000000)) 
    sig_halt_cmplt_i_1
       (.I0(sig_halt_cmplt_reg_1),
        .I1(sig_cntlr2rst_halt_cmplt),
        .I2(sig_dm_mm2s_halt_cmplt),
        .I3(sig_sgcntl2rst_halt_cmplt),
        .I4(sig_rst2sgcntl_halt),
        .I5(sig_halt_request0),
        .O(sig_halt_cmplt_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8000000)) 
    sig_halt_cmplt_i_1__0
       (.I0(sig_wsc2rst_stop_cmplt),
        .I1(sig_addr_reg_empty),
        .I2(sig_addr2wsc_calc_error),
        .I3(sig_data2addr_stop_req),
        .I4(sig_data2rst_stop_cmplt),
        .I5(sig_halt_cmplt_reg_1),
        .O(sig_halt_cmplt_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_i_1__0_n_0),
        .Q(sig_halt_cmplt_reg_1),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'h8)) 
    sig_halt_status_i_2
       (.I0(sig_halt_cmplt_reg_1),
        .I1(sig_dm_mm2s_halt_cmplt),
        .O(sig_dmhalt_cmplt));
  FDRE #(
    .INIT(1'b0)) 
    sig_s_h_halt_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_request_reg),
        .Q(sig_s_h_halt_reg),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_reset" *) 
module top_blk_axi_cdma_0_0_axi_datamover_reset_17
   (sig_rst2all_stop_request,
    sig_halt_cmplt_reg_0,
    sig_stream_rst,
    sig_halt_request_reg,
    m_axi_aclk,
    sig_data2rst_stop_cmplt,
    sig_data2addr_stop_req,
    sig_addr2rsc_calc_error,
    sig_addr_reg_empty);
  output sig_rst2all_stop_request;
  output sig_halt_cmplt_reg_0;
  input sig_stream_rst;
  input sig_halt_request_reg;
  input m_axi_aclk;
  input sig_data2rst_stop_cmplt;
  input sig_data2addr_stop_req;
  input sig_addr2rsc_calc_error;
  input sig_addr_reg_empty;

  wire m_axi_aclk;
  wire sig_addr2rsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_data2addr_stop_req;
  wire sig_data2rst_stop_cmplt;
  wire sig_halt_cmplt_i_1_n_0;
  wire sig_halt_cmplt_reg_0;
  wire sig_halt_request_reg;
  wire sig_rst2all_stop_request;
  wire sig_stream_rst;

  LUT5 #(
    .INIT(32'hFFFF8880)) 
    sig_halt_cmplt_i_1
       (.I0(sig_data2rst_stop_cmplt),
        .I1(sig_data2addr_stop_req),
        .I2(sig_addr2rsc_calc_error),
        .I3(sig_addr_reg_empty),
        .I4(sig_halt_cmplt_reg_0),
        .O(sig_halt_cmplt_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_i_1_n_0),
        .Q(sig_halt_cmplt_reg_0),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_s_h_halt_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_request_reg),
        .Q(sig_rst2all_stop_request),
        .R(sig_stream_rst));
endmodule

module top_blk_axi_cdma_0_0_axi_datamover_s2mm_full_wrap
   (out,
    m_axi_wvalid,
    sig_s_h_halt_reg,
    m_axi_awburst,
    m_axi_awvalid,
    sig_s2mm_ld_nxt_len,
    m_axi_wlast,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    in,
    sig_init_reg2,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    S,
    \sig_sts_sm_state_reg[0] ,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    \FSM_sequential_sig_sm_state_reg[0] ,
    E,
    \sig_uncom_wrcnt_reg[7] ,
    sig_halt_cmplt_reg,
    sig_halt_cmplt_reg_0,
    sig_dmhalt_cmplt,
    \sig_ftch_sm_state_reg[1] ,
    m_axi_bready,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    hold_ff_q_reg,
    sig_push_len_fifo,
    dma_interr_reg,
    sig_init_done_1,
    \sig_s2mm_status_reg_reg[6] ,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    \sig_uncom_wrcnt_reg[3] ,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_aclk,
    sig_stream_rst,
    sig_halt_request_reg,
    sig_init_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_4_out,
    m_axi_awready,
    sig_dre_tvalid_i_reg,
    ram_full_i_reg,
    \sig_s2mm_wr_len_reg[0] ,
    reg_dma_sg_mode,
    sig_halt_status,
    m_axi_wready,
    sig_cntlr2rst_halt_cmplt,
    sig_dm_mm2s_halt_cmplt,
    sig_sgcntl2rst_halt_cmplt,
    sig_rst2sgcntl_halt,
    sig_halt_request0,
    ch1_ftch_queue_empty,
    sig_fetch_update_empty,
    sig_dm_mm2s_cmd_tready,
    m_axi_bvalid,
    p_0_out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_2 ,
    \gpregsm1.user_valid_reg ,
    \gpregsm1.user_valid_reg_0 ,
    hold_ff_q,
    D,
    p_0_out_3,
    sig_sgcntlr2reg_new_curdesc_wren,
    sig_cntl2s2mm_cmd_tvalid,
    \gpregsm1.curr_fwft_state_reg[0] ,
    sig_len_fifo_full,
    sig_dm_mm2s_err,
    sig_mm2s_interr,
    sig_s2mm_interr,
    m_axi_bresp,
    sig_sm_ld_cmd_reg,
    sig_pop_regfifo__0_10,
    \dmacr_i_reg[3] );
  output out;
  output m_axi_wvalid;
  output sig_s_h_halt_reg;
  output [0:0]m_axi_awburst;
  output m_axi_awvalid;
  output sig_s2mm_ld_nxt_len;
  output m_axi_wlast;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  output [0:0]in;
  output sig_init_reg2;
  output \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  output [0:0]S;
  output \sig_sts_sm_state_reg[0] ;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output \FSM_sequential_sig_sm_state_reg[0] ;
  output [0:0]E;
  output \sig_uncom_wrcnt_reg[7] ;
  output sig_halt_cmplt_reg;
  output sig_halt_cmplt_reg_0;
  output sig_dmhalt_cmplt;
  output \sig_ftch_sm_state_reg[1] ;
  output m_axi_bready;
  output [7:0]Q;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output hold_ff_q_reg;
  output sig_push_len_fifo;
  output dma_interr_reg;
  output sig_init_done_1;
  output [6:0]\sig_s2mm_status_reg_reg[6] ;
  output [31:0]m_axi_awaddr;
  output [3:0]m_axi_awlen;
  output [1:0]m_axi_awsize;
  output [3:0]\sig_uncom_wrcnt_reg[3] ;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  input m_axi_aclk;
  input sig_stream_rst;
  input sig_halt_request_reg;
  input sig_init_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_4_out;
  input m_axi_awready;
  input sig_dre_tvalid_i_reg;
  input ram_full_i_reg;
  input [0:0]\sig_s2mm_wr_len_reg[0] ;
  input reg_dma_sg_mode;
  input sig_halt_status;
  input m_axi_wready;
  input sig_cntlr2rst_halt_cmplt;
  input sig_dm_mm2s_halt_cmplt;
  input sig_sgcntl2rst_halt_cmplt;
  input sig_rst2sgcntl_halt;
  input sig_halt_request0;
  input ch1_ftch_queue_empty;
  input sig_fetch_update_empty;
  input sig_dm_mm2s_cmd_tready;
  input m_axi_bvalid;
  input p_0_out;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_2 ;
  input \gpregsm1.user_valid_reg ;
  input \gpregsm1.user_valid_reg_0 ;
  input hold_ff_q;
  input [63:0]D;
  input p_0_out_3;
  input sig_sgcntlr2reg_new_curdesc_wren;
  input sig_cntl2s2mm_cmd_tvalid;
  input [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  input sig_len_fifo_full;
  input sig_dm_mm2s_err;
  input sig_mm2s_interr;
  input sig_s2mm_interr;
  input [1:0]m_axi_bresp;
  input [0:0]sig_sm_ld_cmd_reg;
  input sig_pop_regfifo__0_10;
  input [59:0]\dmacr_i_reg[3] ;

  wire [63:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_2 ;
  wire [0:0]E;
  wire \FSM_sequential_sig_sm_state_reg[0] ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ;
  wire \GEN_INCLUDE_PCC.I_MSTR_PCC_n_67 ;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire \I_CMD_FIFO/sig_init_done ;
  wire I_CMD_STATUS_n_28;
  wire I_CMD_STATUS_n_29;
  wire I_CMD_STATUS_n_3;
  wire I_CMD_STATUS_n_30;
  wire I_CMD_STATUS_n_31;
  wire I_CMD_STATUS_n_32;
  wire I_CMD_STATUS_n_33;
  wire I_CMD_STATUS_n_34;
  wire I_CMD_STATUS_n_35;
  wire I_CMD_STATUS_n_36;
  wire I_CMD_STATUS_n_37;
  wire I_CMD_STATUS_n_38;
  wire I_CMD_STATUS_n_39;
  wire I_CMD_STATUS_n_40;
  wire I_CMD_STATUS_n_41;
  wire I_CMD_STATUS_n_42;
  wire I_CMD_STATUS_n_43;
  wire I_CMD_STATUS_n_46;
  wire I_CMD_STATUS_n_47;
  wire I_CMD_STATUS_n_48;
  wire I_CMD_STATUS_n_49;
  wire I_CMD_STATUS_n_50;
  wire I_CMD_STATUS_n_51;
  wire I_CMD_STATUS_n_52;
  wire I_CMD_STATUS_n_53;
  wire I_CMD_STATUS_n_54;
  wire I_CMD_STATUS_n_55;
  wire I_CMD_STATUS_n_56;
  wire I_CMD_STATUS_n_57;
  wire I_CMD_STATUS_n_58;
  wire I_CMD_STATUS_n_59;
  wire I_CMD_STATUS_n_60;
  wire I_CMD_STATUS_n_61;
  wire I_CMD_STATUS_n_62;
  wire I_CMD_STATUS_n_63;
  wire I_CMD_STATUS_n_64;
  wire I_CMD_STATUS_n_65;
  wire I_CMD_STATUS_n_66;
  wire I_CMD_STATUS_n_67;
  wire I_CMD_STATUS_n_68;
  wire I_CMD_STATUS_n_69;
  wire I_WR_DATA_CNTL_n_1;
  wire I_WR_STATUS_CNTLR_n_7;
  wire [7:0]Q;
  wire [0:0]S;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire ch1_ftch_queue_empty;
  wire [15:0]data;
  wire dma_interr_reg;
  wire [59:0]\dmacr_i_reg[3] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  wire \gpregsm1.user_valid_reg ;
  wire \gpregsm1.user_valid_reg_0 ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire [0:0]in;
  wire m_axi_aclk;
  wire [31:0]m_axi_awaddr;
  wire [0:0]m_axi_awburst;
  wire [3:0]m_axi_awlen;
  wire m_axi_awready;
  wire [1:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [63:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [7:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire out;
  wire p_0_in3_in;
  wire p_0_out;
  wire p_0_out_3;
  wire [2:0]p_10_out;
  wire [3:0]p_11_out;
  wire p_12_out;
  wire [0:0]p_17_out;
  wire p_1_out;
  wire [31:3]p_20_out;
  wire p_2_out;
  wire p_4_out;
  wire p_4_out_0;
  wire p_5_out;
  wire [7:0]p_7_out;
  wire [3:0]p_9_out;
  wire ram_full_i_reg;
  wire reg_dma_sg_mode;
  wire sig_addr2data_addr_posted;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_calc_error_pushed;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_eof_slice;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [3:0]sig_cmd_tag_slice;
  wire sig_cmd_type_slice;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_cntlr2rst_halt_cmplt;
  wire sig_data2addr_stop_req;
  wire sig_data2rst_stop_cmplt;
  wire sig_data2skid_wlast;
  wire sig_data2skid_wvalid;
  wire sig_data2wsc_calc_err;
  wire sig_data2wsc_cmd_cmplt;
  wire sig_data2wsc_last_err;
  wire [3:0]sig_data2wsc_tag;
  wire sig_dm_mm2s_cmd_tready;
  wire sig_dm_mm2s_err;
  wire sig_dm_mm2s_halt_cmplt;
  wire sig_dmhalt_cmplt;
  wire sig_dre_tvalid_i_reg;
  wire sig_fetch_update_empty;
  wire \sig_ftch_sm_state_reg[1] ;
  wire sig_halt_cmplt_reg;
  wire sig_halt_cmplt_reg_0;
  wire sig_halt_reg;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly3;
  wire sig_halt_request0;
  wire sig_halt_request_reg;
  wire sig_halt_status;
  wire sig_init_done_1;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_input_reg_empty;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  wire sig_len_fifo_full;
  wire sig_mm2s_interr;
  wire sig_pop_regfifo__0_10;
  wire sig_push_input_reg11_out;
  wire sig_push_len_fifo;
  wire sig_push_to_wsc;
  wire sig_rst2sgcntl_halt;
  wire sig_s2mm_interr;
  wire sig_s2mm_ld_nxt_len;
  wire [6:0]\sig_s2mm_status_reg_reg[6] ;
  wire [0:0]\sig_s2mm_wr_len_reg[0] ;
  wire sig_s_h_halt_reg;
  wire sig_sgcntl2rst_halt_cmplt;
  wire sig_sgcntlr2reg_new_curdesc_wren;
  wire sig_skid2data_wready;
  wire sig_sm_halt_reg;
  wire [0:0]sig_sm_ld_cmd_reg;
  wire sig_stat2wsc_status_ready;
  wire [7:0]sig_strb_skid_mux_out;
  wire [7:0]sig_strb_skid_reg;
  wire sig_stream_rst;
  wire \sig_sts_sm_state_reg[0] ;
  wire sig_tlast_err_stop;
  wire [3:0]\sig_uncom_wrcnt_reg[3] ;
  wire \sig_uncom_wrcnt_reg[7] ;
  wire sig_wdc_status_going_full;
  wire sig_wsc2rst_stop_cmplt;
  wire [6:4]sig_wsc2stat_status;
  wire [3:0]sig_wsc2stat_status__0;
  wire sig_wsc2stat_status_valid;
  wire [7:0]sig_wstrb_demux_out;
  wire [7:0]sig_xfer_strt_strb2use_im3;

  top_blk_axi_cdma_0_0_axi_datamover_pcc__parameterized0 \GEN_INCLUDE_PCC.I_MSTR_PCC 
       (.FIFO_Full_reg(I_WR_DATA_CNTL_n_1),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .Q({sig_cmd_tag_slice,data,I_CMD_STATUS_n_28,I_CMD_STATUS_n_29,I_CMD_STATUS_n_30,I_CMD_STATUS_n_31,I_CMD_STATUS_n_32,I_CMD_STATUS_n_33,I_CMD_STATUS_n_34,I_CMD_STATUS_n_35,I_CMD_STATUS_n_36,I_CMD_STATUS_n_37,I_CMD_STATUS_n_38,I_CMD_STATUS_n_39,I_CMD_STATUS_n_40,I_CMD_STATUS_n_41,I_CMD_STATUS_n_42,I_CMD_STATUS_n_43,sig_cmd_eof_slice,sig_cmd_type_slice,I_CMD_STATUS_n_46,I_CMD_STATUS_n_47,I_CMD_STATUS_n_48,I_CMD_STATUS_n_49,I_CMD_STATUS_n_50,I_CMD_STATUS_n_51,I_CMD_STATUS_n_52,I_CMD_STATUS_n_53,I_CMD_STATUS_n_54,I_CMD_STATUS_n_55,I_CMD_STATUS_n_56,I_CMD_STATUS_n_57,I_CMD_STATUS_n_58,I_CMD_STATUS_n_59,I_CMD_STATUS_n_60,I_CMD_STATUS_n_61,I_CMD_STATUS_n_62,I_CMD_STATUS_n_63,I_CMD_STATUS_n_64,I_CMD_STATUS_n_65,I_CMD_STATUS_n_66,I_CMD_STATUS_n_67,I_CMD_STATUS_n_68}),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (\GEN_INCLUDE_PCC.I_MSTR_PCC_n_67 ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .dma_interr_reg(dma_interr_reg),
        .in({p_2_out,p_4_out_0,p_5_out,p_7_out,sig_xfer_strt_strb2use_im3,p_9_out,p_11_out}),
        .m_axi_aclk(m_axi_aclk),
        .p_12_out(p_12_out),
        .p_17_out(p_17_out),
        .p_1_out(p_1_out),
        .reg_dma_sg_mode(reg_dma_sg_mode),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_pushed_reg_0(in),
        .sig_calc_error_reg_reg_0(I_CMD_STATUS_n_69),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cntl2s2mm_cmd_tvalid(sig_cntl2s2mm_cmd_tvalid),
        .sig_dm_mm2s_err(sig_dm_mm2s_err),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\I_CMD_FIFO/sig_init_done ),
        .sig_init_reg(sig_init_reg),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_mm2s_interr(sig_mm2s_interr),
        .\sig_next_addr_reg_reg[31] ({p_20_out,p_10_out}),
        .sig_push_input_reg11_out(sig_push_input_reg11_out),
        .sig_s2mm_interr(sig_s2mm_interr),
        .sig_sgcntlr2reg_new_curdesc_wren(sig_sgcntlr2reg_new_curdesc_wren),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_wr_fifo(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ),
        .sig_wr_fifo_0(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ));
  top_blk_axi_cdma_0_0_axi_datamover_addr_cntl__parameterized0 I_ADDR_CNTL
       (.E(E),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .S(S),
        .in({in,p_17_out,p_9_out,p_20_out,p_10_out}),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awready(m_axi_awready),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awvalid(m_axi_awvalid),
        .out(out),
        .p_12_out(p_12_out),
        .p_4_out(p_4_out),
        .ram_full_i_reg(ram_full_i_reg),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .\sig_addr_posted_cntr_reg[3] (sig_addr2data_addr_posted),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_dre_tvalid_i_reg(sig_dre_tvalid_i_reg),
        .sig_halt_reg(sig_halt_reg),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2_reg(sig_init_reg2),
        .\sig_s2mm_wr_len_reg[0] (\sig_s2mm_wr_len_reg[0] ),
        .sig_stream_rst(sig_stream_rst),
        .\sig_uncom_wrcnt_reg[7] (\sig_uncom_wrcnt_reg[7] ),
        .sig_wr_fifo(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ));
  top_blk_axi_cdma_0_0_axi_datamover_cmd_status I_CMD_STATUS
       (.D({sig_wsc2stat_status,sig_wsc2stat_status__0}),
        .E(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo ),
        .\FSM_sequential_sig_sm_state_reg[0] (\FSM_sequential_sig_sm_state_reg[0] ),
        .Q({sig_cmd_tag_slice,data,I_CMD_STATUS_n_28,I_CMD_STATUS_n_29,I_CMD_STATUS_n_30,I_CMD_STATUS_n_31,I_CMD_STATUS_n_32,I_CMD_STATUS_n_33,I_CMD_STATUS_n_34,I_CMD_STATUS_n_35,I_CMD_STATUS_n_36,I_CMD_STATUS_n_37,I_CMD_STATUS_n_38,I_CMD_STATUS_n_39,I_CMD_STATUS_n_40,I_CMD_STATUS_n_41,I_CMD_STATUS_n_42,I_CMD_STATUS_n_43,sig_cmd_eof_slice,sig_cmd_type_slice,I_CMD_STATUS_n_46,I_CMD_STATUS_n_47,I_CMD_STATUS_n_48,I_CMD_STATUS_n_49,I_CMD_STATUS_n_50,I_CMD_STATUS_n_51,I_CMD_STATUS_n_52,I_CMD_STATUS_n_53,I_CMD_STATUS_n_54,I_CMD_STATUS_n_55,I_CMD_STATUS_n_56,I_CMD_STATUS_n_57,I_CMD_STATUS_n_58,I_CMD_STATUS_n_59,I_CMD_STATUS_n_60,I_CMD_STATUS_n_61,I_CMD_STATUS_n_62,I_CMD_STATUS_n_63,I_CMD_STATUS_n_64,I_CMD_STATUS_n_65,I_CMD_STATUS_n_66,I_CMD_STATUS_n_67,I_CMD_STATUS_n_68}),
        .SR(I_CMD_STATUS_n_3),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (\GEN_INCLUDE_PCC.I_MSTR_PCC_n_67 ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .\dmacr_i_reg[3] (\dmacr_i_reg[3] ),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .p_0_out_3(p_0_out_3),
        .reg_dma_sg_mode(reg_dma_sg_mode),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_reg_reg(I_CMD_STATUS_n_69),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_dm_mm2s_cmd_tready(sig_dm_mm2s_cmd_tready),
        .sig_fetch_update_empty(sig_fetch_update_empty),
        .\sig_ftch_sm_state_reg[1] (\sig_ftch_sm_state_reg[1] ),
        .sig_halt_status(sig_halt_status),
        .sig_init_done(\I_CMD_FIFO/sig_init_done ),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_reg(sig_init_reg2),
        .sig_init_reg(sig_init_reg),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_pop_regfifo__0_10(sig_pop_regfifo__0_10),
        .sig_push_input_reg11_out(sig_push_input_reg11_out),
        .\sig_s2mm_status_reg_reg[6] (\sig_s2mm_status_reg_reg[6] ),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_sm_ld_cmd_reg(sig_sm_ld_cmd_reg),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .\sig_sts_sm_state_reg[0] (\sig_sts_sm_state_reg[0] ),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  top_blk_axi_cdma_0_0_axi_datamover_reset I_RESET
       (.m_axi_aclk(m_axi_aclk),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cntlr2rst_halt_cmplt(sig_cntlr2rst_halt_cmplt),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2rst_stop_cmplt(sig_data2rst_stop_cmplt),
        .sig_dm_mm2s_halt_cmplt(sig_dm_mm2s_halt_cmplt),
        .sig_dmhalt_cmplt(sig_dmhalt_cmplt),
        .sig_halt_cmplt_reg_0(sig_halt_cmplt_reg),
        .sig_halt_cmplt_reg_1(sig_halt_cmplt_reg_0),
        .sig_halt_request0(sig_halt_request0),
        .sig_halt_request_reg(sig_halt_request_reg),
        .sig_rst2sgcntl_halt(sig_rst2sgcntl_halt),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_sgcntl2rst_halt_cmplt(sig_sgcntl2rst_halt_cmplt),
        .sig_stream_rst(sig_stream_rst),
        .sig_wsc2rst_stop_cmplt(sig_wsc2rst_stop_cmplt));
  top_blk_axi_cdma_0_0_axi_datamover_skid2mm_buf I_S2MM_MMAP_SKID_BUF
       (.D(D),
        .Q(sig_strb_skid_reg),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .out(p_0_in3_in),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_data2skid_wvalid(sig_data2skid_wvalid),
        .sig_dqual_reg_empty_reg(sig_skid2data_wready),
        .sig_init_reg(sig_init_reg),
        .sig_last_skid_mux_out(sig_last_skid_mux_out),
        .sig_last_skid_reg(sig_last_skid_reg),
        .\sig_next_strt_strb_reg_reg[7] (sig_wstrb_demux_out),
        .\sig_strb_skid_reg_reg[7]_0 (sig_strb_skid_mux_out),
        .sig_stream_rst(sig_stream_rst));
  top_blk_axi_cdma_0_0_axi_datamover_wrdata_cntl I_WR_DATA_CNTL
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_2 ),
        .FIFO_Full_reg(I_WR_STATUS_CNTLR_n_7),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .Q(sig_strb_skid_reg),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .\gpregsm1.user_valid_reg (\gpregsm1.user_valid_reg ),
        .\gpregsm1.user_valid_reg_0 (\gpregsm1.user_valid_reg_0 ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .in({sig_data2wsc_tag[3],sig_data2wsc_tag[2],sig_data2wsc_tag[1],sig_data2wsc_tag[0],sig_data2wsc_calc_err,sig_data2wsc_last_err,sig_data2wsc_cmd_cmplt}),
        .m_axi_aclk(m_axi_aclk),
        .out(p_0_in3_in),
        .p_0_out(p_0_out),
        .p_1_out(p_1_out),
        .sig_calc_error_reg_reg({in,p_2_out,p_4_out_0,p_5_out,p_7_out,sig_xfer_strt_strb2use_im3,p_9_out,p_11_out}),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2rst_stop_cmplt(sig_data2rst_stop_cmplt),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_data2skid_wvalid(sig_data2skid_wvalid),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_dly1(sig_halt_reg_dly1),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_1(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2_reg(sig_init_reg2),
        .sig_last_skid_mux_out(sig_last_skid_mux_out),
        .sig_last_skid_reg(sig_last_skid_reg),
        .sig_len_fifo_full(sig_len_fifo_full),
        .sig_posted_to_axi_reg(sig_addr2data_addr_posted),
        .sig_push_len_fifo(sig_push_len_fifo),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_s2mm_ld_nxt_len(sig_s2mm_ld_nxt_len),
        .sig_s2mm_ld_nxt_len_reg_0(I_WR_DATA_CNTL_n_1),
        .sig_s_ready_out_reg(sig_skid2data_wready),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .\sig_strb_reg_out_reg[7] (sig_strb_skid_mux_out),
        .\sig_strb_reg_out_reg[7]_0 (Q),
        .\sig_strb_skid_reg_reg[7] (sig_wstrb_demux_out),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .\sig_uncom_wrcnt_reg[3] (\sig_uncom_wrcnt_reg[3] ),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wr_fifo(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ),
        .sig_wr_fifo_0(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  top_blk_axi_cdma_0_0_axi_datamover_wr_status_cntl I_WR_STATUS_CNTLR
       (.D({sig_wsc2stat_status,sig_wsc2stat_status__0}),
        .E(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo ),
        .\INFERRED_GEN.cnt_i_reg[0] (I_WR_STATUS_CNTLR_n_7),
        .SR(I_CMD_STATUS_n_3),
        .in({sig_data2wsc_tag[3],sig_data2wsc_tag[2],sig_data2wsc_tag[1],sig_data2wsc_tag[0],sig_data2wsc_calc_err,sig_data2wsc_last_err,sig_data2wsc_cmd_cmplt}),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_dly1(sig_halt_reg_dly1),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_inhibit_rdy_n(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2_reg(sig_init_reg2),
        .sig_posted_to_axi_reg(sig_addr2data_addr_posted),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wr_fifo(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ),
        .sig_wsc2rst_stop_cmplt(sig_wsc2rst_stop_cmplt),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

module top_blk_axi_cdma_0_0_axi_datamover_skid2mm_buf
   (out,
    sig_dqual_reg_empty_reg,
    m_axi_wvalid,
    sig_last_skid_reg,
    m_axi_wlast,
    m_axi_wdata,
    Q,
    m_axi_wstrb,
    m_axi_aclk,
    sig_stream_rst,
    sig_data2skid_wlast,
    sig_last_skid_mux_out,
    m_axi_wready,
    sig_init_reg,
    sig_data2skid_wvalid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    D,
    \sig_next_strt_strb_reg_reg[7] ,
    \sig_strb_skid_reg_reg[7]_0 );
  output out;
  output sig_dqual_reg_empty_reg;
  output m_axi_wvalid;
  output sig_last_skid_reg;
  output m_axi_wlast;
  output [63:0]m_axi_wdata;
  output [7:0]Q;
  output [7:0]m_axi_wstrb;
  input m_axi_aclk;
  input sig_stream_rst;
  input sig_data2skid_wlast;
  input sig_last_skid_mux_out;
  input m_axi_wready;
  input sig_init_reg;
  input sig_data2skid_wvalid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [63:0]D;
  input [7:0]\sig_next_strt_strb_reg_reg[7] ;
  input [7:0]\sig_strb_skid_reg_reg[7]_0 ;

  wire [63:0]D;
  wire [7:0]Q;
  wire m_axi_aclk;
  wire [63:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [7:0]m_axi_wstrb;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2skid_wlast;
  wire sig_data2skid_wvalid;
  wire \sig_data_reg_out[63]_i_1_n_0 ;
  wire [63:0]sig_data_skid_mux_out;
  wire [63:0]sig_data_skid_reg;
  wire sig_init_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire [7:0]\sig_next_strt_strb_reg_reg[7] ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire [7:0]\sig_strb_skid_reg_reg[7]_0 ;
  wire sig_stream_rst;

  assign m_axi_wvalid = sig_m_valid_out;
  assign out = sig_s_ready_dup;
  assign sig_dqual_reg_empty_reg = sig_s_ready_out;
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[0]_i_1 
       (.I0(sig_data_skid_reg[0]),
        .I1(D[0]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[10]_i_1 
       (.I0(sig_data_skid_reg[10]),
        .I1(D[10]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[11]_i_1 
       (.I0(sig_data_skid_reg[11]),
        .I1(D[11]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[12]_i_1 
       (.I0(sig_data_skid_reg[12]),
        .I1(D[12]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[13]_i_1 
       (.I0(sig_data_skid_reg[13]),
        .I1(D[13]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[14]_i_1 
       (.I0(sig_data_skid_reg[14]),
        .I1(D[14]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[15]_i_1 
       (.I0(sig_data_skid_reg[15]),
        .I1(D[15]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[16]_i_1 
       (.I0(sig_data_skid_reg[16]),
        .I1(D[16]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[17]_i_1 
       (.I0(sig_data_skid_reg[17]),
        .I1(D[17]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[18]_i_1 
       (.I0(sig_data_skid_reg[18]),
        .I1(D[18]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[19]_i_1 
       (.I0(sig_data_skid_reg[19]),
        .I1(D[19]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[1]_i_1 
       (.I0(sig_data_skid_reg[1]),
        .I1(D[1]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[20]_i_1 
       (.I0(sig_data_skid_reg[20]),
        .I1(D[20]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[21]_i_1 
       (.I0(sig_data_skid_reg[21]),
        .I1(D[21]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[22]_i_1 
       (.I0(sig_data_skid_reg[22]),
        .I1(D[22]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[23]_i_1 
       (.I0(sig_data_skid_reg[23]),
        .I1(D[23]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[24]_i_1 
       (.I0(sig_data_skid_reg[24]),
        .I1(D[24]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[25]_i_1 
       (.I0(sig_data_skid_reg[25]),
        .I1(D[25]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[26]_i_1 
       (.I0(sig_data_skid_reg[26]),
        .I1(D[26]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[27]_i_1 
       (.I0(sig_data_skid_reg[27]),
        .I1(D[27]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[28]_i_1 
       (.I0(sig_data_skid_reg[28]),
        .I1(D[28]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[29]_i_1 
       (.I0(sig_data_skid_reg[29]),
        .I1(D[29]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[2]_i_1 
       (.I0(sig_data_skid_reg[2]),
        .I1(D[2]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[30]_i_1 
       (.I0(sig_data_skid_reg[30]),
        .I1(D[30]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[30]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[31]_i_1 
       (.I0(sig_data_skid_reg[31]),
        .I1(D[31]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[32]_i_1 
       (.I0(sig_data_skid_reg[32]),
        .I1(D[32]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[32]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[33]_i_1 
       (.I0(sig_data_skid_reg[33]),
        .I1(D[33]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[33]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[34]_i_1 
       (.I0(sig_data_skid_reg[34]),
        .I1(D[34]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[34]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[35]_i_1 
       (.I0(sig_data_skid_reg[35]),
        .I1(D[35]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[35]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[36]_i_1 
       (.I0(sig_data_skid_reg[36]),
        .I1(D[36]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[36]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[37]_i_1 
       (.I0(sig_data_skid_reg[37]),
        .I1(D[37]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[37]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[38]_i_1 
       (.I0(sig_data_skid_reg[38]),
        .I1(D[38]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[38]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[39]_i_1 
       (.I0(sig_data_skid_reg[39]),
        .I1(D[39]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[39]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[3]_i_1 
       (.I0(sig_data_skid_reg[3]),
        .I1(D[3]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[40]_i_1 
       (.I0(sig_data_skid_reg[40]),
        .I1(D[40]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[40]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[41]_i_1 
       (.I0(sig_data_skid_reg[41]),
        .I1(D[41]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[41]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[42]_i_1 
       (.I0(sig_data_skid_reg[42]),
        .I1(D[42]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[42]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[43]_i_1 
       (.I0(sig_data_skid_reg[43]),
        .I1(D[43]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[43]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[44]_i_1 
       (.I0(sig_data_skid_reg[44]),
        .I1(D[44]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[44]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[45]_i_1 
       (.I0(sig_data_skid_reg[45]),
        .I1(D[45]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[45]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[46]_i_1 
       (.I0(sig_data_skid_reg[46]),
        .I1(D[46]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[46]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[47]_i_1 
       (.I0(sig_data_skid_reg[47]),
        .I1(D[47]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[47]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[48]_i_1 
       (.I0(sig_data_skid_reg[48]),
        .I1(D[48]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[48]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[49]_i_1 
       (.I0(sig_data_skid_reg[49]),
        .I1(D[49]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[49]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[4]_i_1 
       (.I0(sig_data_skid_reg[4]),
        .I1(D[4]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[50]_i_1 
       (.I0(sig_data_skid_reg[50]),
        .I1(D[50]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[50]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[51]_i_1 
       (.I0(sig_data_skid_reg[51]),
        .I1(D[51]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[51]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[52]_i_1 
       (.I0(sig_data_skid_reg[52]),
        .I1(D[52]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[52]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[53]_i_1 
       (.I0(sig_data_skid_reg[53]),
        .I1(D[53]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[53]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[54]_i_1 
       (.I0(sig_data_skid_reg[54]),
        .I1(D[54]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[54]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[55]_i_1 
       (.I0(sig_data_skid_reg[55]),
        .I1(D[55]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[55]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[56]_i_1 
       (.I0(sig_data_skid_reg[56]),
        .I1(D[56]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[56]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[57]_i_1 
       (.I0(sig_data_skid_reg[57]),
        .I1(D[57]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[57]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[58]_i_1 
       (.I0(sig_data_skid_reg[58]),
        .I1(D[58]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[58]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[59]_i_1 
       (.I0(sig_data_skid_reg[59]),
        .I1(D[59]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[59]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[5]_i_1 
       (.I0(sig_data_skid_reg[5]),
        .I1(D[5]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[60]_i_1 
       (.I0(sig_data_skid_reg[60]),
        .I1(D[60]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[60]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[61]_i_1 
       (.I0(sig_data_skid_reg[61]),
        .I1(D[61]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[61]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[62]_i_1 
       (.I0(sig_data_skid_reg[62]),
        .I1(D[62]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[62]));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[63]_i_1 
       (.I0(m_axi_wready),
        .I1(sig_m_valid_dup),
        .O(\sig_data_reg_out[63]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[63]_i_2 
       (.I0(sig_data_skid_reg[63]),
        .I1(D[63]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[63]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[6]_i_1 
       (.I0(sig_data_skid_reg[6]),
        .I1(D[6]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[7]_i_1 
       (.I0(sig_data_skid_reg[7]),
        .I1(D[7]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[8]_i_1 
       (.I0(sig_data_skid_reg[8]),
        .I1(D[8]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[9]_i_1 
       (.I0(sig_data_skid_reg[9]),
        .I1(D[9]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[0]),
        .Q(m_axi_wdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[10]),
        .Q(m_axi_wdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[11]),
        .Q(m_axi_wdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[12]),
        .Q(m_axi_wdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[13]),
        .Q(m_axi_wdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[14]),
        .Q(m_axi_wdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[15]),
        .Q(m_axi_wdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[16]),
        .Q(m_axi_wdata[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[17]),
        .Q(m_axi_wdata[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[18]),
        .Q(m_axi_wdata[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[19]),
        .Q(m_axi_wdata[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[1]),
        .Q(m_axi_wdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[20]),
        .Q(m_axi_wdata[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[21]),
        .Q(m_axi_wdata[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[22]),
        .Q(m_axi_wdata[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[23]),
        .Q(m_axi_wdata[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[24]),
        .Q(m_axi_wdata[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[25]),
        .Q(m_axi_wdata[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[26]),
        .Q(m_axi_wdata[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[27]),
        .Q(m_axi_wdata[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[28]),
        .Q(m_axi_wdata[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[29]),
        .Q(m_axi_wdata[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[2]),
        .Q(m_axi_wdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[30]),
        .Q(m_axi_wdata[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[31]),
        .Q(m_axi_wdata[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[32] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[32]),
        .Q(m_axi_wdata[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[33] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[33]),
        .Q(m_axi_wdata[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[34] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[34]),
        .Q(m_axi_wdata[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[35] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[35]),
        .Q(m_axi_wdata[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[36] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[36]),
        .Q(m_axi_wdata[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[37] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[37]),
        .Q(m_axi_wdata[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[38] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[38]),
        .Q(m_axi_wdata[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[39] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[39]),
        .Q(m_axi_wdata[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[3]),
        .Q(m_axi_wdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[40] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[40]),
        .Q(m_axi_wdata[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[41] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[41]),
        .Q(m_axi_wdata[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[42] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[42]),
        .Q(m_axi_wdata[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[43] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[43]),
        .Q(m_axi_wdata[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[44] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[44]),
        .Q(m_axi_wdata[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[45] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[45]),
        .Q(m_axi_wdata[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[46] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[46]),
        .Q(m_axi_wdata[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[47] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[47]),
        .Q(m_axi_wdata[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[48] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[48]),
        .Q(m_axi_wdata[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[49] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[49]),
        .Q(m_axi_wdata[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[4]),
        .Q(m_axi_wdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[50] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[50]),
        .Q(m_axi_wdata[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[51] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[51]),
        .Q(m_axi_wdata[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[52] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[52]),
        .Q(m_axi_wdata[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[53] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[53]),
        .Q(m_axi_wdata[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[54] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[54]),
        .Q(m_axi_wdata[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[55] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[55]),
        .Q(m_axi_wdata[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[56] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[56]),
        .Q(m_axi_wdata[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[57] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[57]),
        .Q(m_axi_wdata[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[58] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[58]),
        .Q(m_axi_wdata[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[59] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[59]),
        .Q(m_axi_wdata[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[5]),
        .Q(m_axi_wdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[60] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[60]),
        .Q(m_axi_wdata[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[61] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[61]),
        .Q(m_axi_wdata[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[62] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[62]),
        .Q(m_axi_wdata[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[63] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[63]),
        .Q(m_axi_wdata[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[6]),
        .Q(m_axi_wdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[7]),
        .Q(m_axi_wdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[8]),
        .Q(m_axi_wdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_data_skid_mux_out[9]),
        .Q(m_axi_wdata[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[0]),
        .Q(sig_data_skid_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[10]),
        .Q(sig_data_skid_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[11]),
        .Q(sig_data_skid_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[12]),
        .Q(sig_data_skid_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[13]),
        .Q(sig_data_skid_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[14]),
        .Q(sig_data_skid_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[15]),
        .Q(sig_data_skid_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[16]),
        .Q(sig_data_skid_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[17]),
        .Q(sig_data_skid_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[18]),
        .Q(sig_data_skid_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[19]),
        .Q(sig_data_skid_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[1]),
        .Q(sig_data_skid_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[20]),
        .Q(sig_data_skid_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[21]),
        .Q(sig_data_skid_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[22]),
        .Q(sig_data_skid_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[23]),
        .Q(sig_data_skid_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[24]),
        .Q(sig_data_skid_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[25]),
        .Q(sig_data_skid_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[26]),
        .Q(sig_data_skid_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[27]),
        .Q(sig_data_skid_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[28]),
        .Q(sig_data_skid_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[29]),
        .Q(sig_data_skid_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[2]),
        .Q(sig_data_skid_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[30]),
        .Q(sig_data_skid_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[31]),
        .Q(sig_data_skid_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[32] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[32]),
        .Q(sig_data_skid_reg[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[33] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[33]),
        .Q(sig_data_skid_reg[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[34] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[34]),
        .Q(sig_data_skid_reg[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[35] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[35]),
        .Q(sig_data_skid_reg[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[36] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[36]),
        .Q(sig_data_skid_reg[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[37] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[37]),
        .Q(sig_data_skid_reg[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[38] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[38]),
        .Q(sig_data_skid_reg[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[39] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[39]),
        .Q(sig_data_skid_reg[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[3]),
        .Q(sig_data_skid_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[40] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[40]),
        .Q(sig_data_skid_reg[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[41] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[41]),
        .Q(sig_data_skid_reg[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[42] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[42]),
        .Q(sig_data_skid_reg[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[43] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[43]),
        .Q(sig_data_skid_reg[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[44] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[44]),
        .Q(sig_data_skid_reg[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[45] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[45]),
        .Q(sig_data_skid_reg[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[46] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[46]),
        .Q(sig_data_skid_reg[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[47] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[47]),
        .Q(sig_data_skid_reg[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[48] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[48]),
        .Q(sig_data_skid_reg[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[49] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[49]),
        .Q(sig_data_skid_reg[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[4]),
        .Q(sig_data_skid_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[50] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[50]),
        .Q(sig_data_skid_reg[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[51] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[51]),
        .Q(sig_data_skid_reg[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[52] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[52]),
        .Q(sig_data_skid_reg[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[53] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[53]),
        .Q(sig_data_skid_reg[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[54] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[54]),
        .Q(sig_data_skid_reg[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[55] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[55]),
        .Q(sig_data_skid_reg[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[56] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[56]),
        .Q(sig_data_skid_reg[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[57] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[57]),
        .Q(sig_data_skid_reg[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[58] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[58]),
        .Q(sig_data_skid_reg[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[59] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[59]),
        .Q(sig_data_skid_reg[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[5]),
        .Q(sig_data_skid_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[60] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[60]),
        .Q(sig_data_skid_reg[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[61] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[61]),
        .Q(sig_data_skid_reg[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[62] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[62]),
        .Q(sig_data_skid_reg[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[63] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[63]),
        .Q(sig_data_skid_reg[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[6]),
        .Q(sig_data_skid_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[7]),
        .Q(sig_data_skid_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[8]),
        .Q(sig_data_skid_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[9]),
        .Q(sig_data_skid_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(sig_last_skid_mux_out),
        .Q(m_axi_wlast),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data2skid_wlast),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h4444444400404040)) 
    sig_m_valid_dup_i_1
       (.I0(sig_init_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_m_valid_dup),
        .I3(sig_s_ready_dup),
        .I4(m_axi_wready),
        .I5(sig_data2skid_wvalid),
        .O(sig_m_valid_dup_i_1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFAEEE)) 
    sig_s_ready_dup_i_1
       (.I0(sig_init_reg),
        .I1(sig_s_ready_dup),
        .I2(sig_m_valid_dup),
        .I3(sig_data2skid_wvalid),
        .I4(m_axi_wready),
        .O(sig_s_ready_dup_i_1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_dup),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_out),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(\sig_strb_skid_reg_reg[7]_0 [0]),
        .Q(m_axi_wstrb[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(\sig_strb_skid_reg_reg[7]_0 [1]),
        .Q(m_axi_wstrb[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(\sig_strb_skid_reg_reg[7]_0 [2]),
        .Q(m_axi_wstrb[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(\sig_strb_skid_reg_reg[7]_0 [3]),
        .Q(m_axi_wstrb[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[4] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(\sig_strb_skid_reg_reg[7]_0 [4]),
        .Q(m_axi_wstrb[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[5] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(\sig_strb_skid_reg_reg[7]_0 [5]),
        .Q(m_axi_wstrb[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[6] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(\sig_strb_skid_reg_reg[7]_0 [6]),
        .Q(m_axi_wstrb[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[7] 
       (.C(m_axi_aclk),
        .CE(\sig_data_reg_out[63]_i_1_n_0 ),
        .D(\sig_strb_skid_reg_reg[7]_0 [7]),
        .Q(m_axi_wstrb[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_next_strt_strb_reg_reg[7] [0]),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_next_strt_strb_reg_reg[7] [1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_next_strt_strb_reg_reg[7] [2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_next_strt_strb_reg_reg[7] [3]),
        .Q(Q[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_next_strt_strb_reg_reg[7] [4]),
        .Q(Q[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_next_strt_strb_reg_reg[7] [5]),
        .Q(Q[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_next_strt_strb_reg_reg[7] [6]),
        .Q(Q[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_next_strt_strb_reg_reg[7] [7]),
        .Q(Q[7]),
        .R(sig_stream_rst));
endmodule

module top_blk_axi_cdma_0_0_axi_datamover_wr_status_cntl
   (D,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_halt_reg_dly1,
    sig_halt_reg,
    sig_wsc2stat_status_valid,
    sig_wdc_status_going_full,
    sig_inhibit_rdy_n,
    m_axi_bready,
    E,
    sig_wsc2rst_stop_cmplt,
    SR,
    m_axi_aclk,
    sig_stream_rst,
    sig_wr_fifo,
    sig_posted_to_axi_reg,
    m_axi_bvalid,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    sig_stat2wsc_status_ready,
    sig_halt_reg_dly3,
    sig_addr2wsc_calc_error,
    m_axi_bresp,
    in,
    sig_init_reg,
    sig_init_reg2_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_s_h_halt_reg);
  output [6:0]D;
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_halt_reg_dly1;
  output sig_halt_reg;
  output sig_wsc2stat_status_valid;
  output sig_wdc_status_going_full;
  output sig_inhibit_rdy_n;
  output m_axi_bready;
  output [0:0]E;
  output sig_wsc2rst_stop_cmplt;
  input [0:0]SR;
  input m_axi_aclk;
  input sig_stream_rst;
  input sig_wr_fifo;
  input sig_posted_to_axi_reg;
  input m_axi_bvalid;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input sig_stat2wsc_status_ready;
  input sig_halt_reg_dly3;
  input sig_addr2wsc_calc_error;
  input [1:0]m_axi_bresp;
  input [0:6]in;
  input sig_init_reg;
  input sig_init_reg2_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_s_h_halt_reg;

  wire [6:0]D;
  wire [0:0]E;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_1 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_10 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_12 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_15 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_2 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_3 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire I_WRESP_STATUS_FIFO_n_0;
  wire I_WRESP_STATUS_FIFO_n_1;
  wire I_WRESP_STATUS_FIFO_n_2;
  wire I_WRESP_STATUS_FIFO_n_3;
  wire I_WRESP_STATUS_FIFO_n_4;
  wire I_WRESP_STATUS_FIFO_n_6;
  wire [0:0]SR;
  wire [0:6]in;
  wire m_axi_aclk;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire p_4_out;
  wire sig_addr2wsc_calc_error;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire [3:0]sig_addr_posted_cntr_reg__0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_empty;
  wire [6:0]sig_dcntl_sfifo_out;
  wire sig_halt_reg;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_i_1_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_init_reg;
  wire sig_init_reg2_reg;
  wire sig_posted_to_axi_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_rd_empty;
  wire sig_s_h_halt_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_statcnt_gt_eq_thres;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire \sig_wdc_statcnt[0]_i_1_n_0 ;
  wire [3:0]sig_wdc_statcnt_reg__0;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire sig_wsc2rst_stop_cmplt;
  wire sig_wsc2stat_status_valid;

  top_blk_axi_cdma_0_0_axi_datamover_fifo__parameterized4 \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO 
       (.D({\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_1 ,\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_2 ,\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_3 }),
        .E(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_12 ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (D[4]),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_15 ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[1] (\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_10 ),
        .\INFERRED_GEN.cnt_i_reg[3] (sig_rd_empty),
        .Q(sig_wdc_statcnt_reg__0),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out({sig_dcntl_sfifo_out[6:2],sig_dcntl_sfifo_out[0]}),
        .p_4_out(p_4_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2_reg(sig_init_reg2_reg),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_0),
        .Q(D[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(p_4_out),
        .Q(D[4]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_15 ),
        .Q(sig_coelsc_reg_empty),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[0]),
        .Q(sig_wsc2stat_status_valid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_1),
        .Q(D[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[3]),
        .Q(D[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[4]),
        .Q(D[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[5]),
        .Q(D[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[6]),
        .Q(D[3]),
        .R(SR));
  top_blk_axi_cdma_0_0_axi_datamover_fifo__parameterized3 I_WRESP_STATUS_FIFO
       (.D(D[6:5]),
        .E(I_WRESP_STATUS_FIFO_n_6),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (I_WRESP_STATUS_FIFO_n_0),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (I_WRESP_STATUS_FIFO_n_1),
        .\INFERRED_GEN.cnt_i_reg[2] (sig_rd_empty),
        .\INFERRED_GEN.cnt_i_reg[3] (\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_10 ),
        .Q(sig_addr_posted_cntr_reg__0),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .out(sig_dcntl_sfifo_out[2]),
        .\sig_addr_posted_cntr_reg[3] ({I_WRESP_STATUS_FIFO_n_2,I_WRESP_STATUS_FIFO_n_3,I_WRESP_STATUS_FIFO_n_4}),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_halt_reg_reg(sig_halt_reg),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2_reg(sig_init_reg2_reg),
        .sig_posted_to_axi_reg(sig_posted_to_axi_reg),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1__0 
       (.I0(sig_wsc2stat_status_valid),
        .I1(sig_stat2wsc_status_ready),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_addr_posted_cntr_reg__0[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_6),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr_reg__0[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_6),
        .D(I_WRESP_STATUS_FIFO_n_4),
        .Q(sig_addr_posted_cntr_reg__0[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_6),
        .D(I_WRESP_STATUS_FIFO_n_3),
        .Q(sig_addr_posted_cntr_reg__0[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_6),
        .D(I_WRESP_STATUS_FIFO_n_2),
        .Q(sig_addr_posted_cntr_reg__0[3]),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0000002000000002)) 
    sig_halt_cmplt_i_2__0
       (.I0(sig_halt_reg_dly3),
        .I1(sig_addr_posted_cntr_reg__0[1]),
        .I2(sig_addr_posted_cntr_reg__0[0]),
        .I3(sig_addr_posted_cntr_reg__0[2]),
        .I4(sig_addr_posted_cntr_reg__0[3]),
        .I5(sig_addr2wsc_calc_error),
        .O(sig_wsc2rst_stop_cmplt));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly1_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_reg),
        .Q(sig_halt_reg_dly1),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_reg_i_1
       (.I0(sig_s_h_halt_reg),
        .I1(sig_halt_reg),
        .O(sig_halt_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_i_1_n_0),
        .Q(sig_halt_reg),
        .R(sig_stream_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_wdc_statcnt[0]_i_1 
       (.I0(sig_wdc_statcnt_reg__0[0]),
        .O(\sig_wdc_statcnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[0] 
       (.C(m_axi_aclk),
        .CE(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_12 ),
        .D(\sig_wdc_statcnt[0]_i_1_n_0 ),
        .Q(sig_wdc_statcnt_reg__0[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[1] 
       (.C(m_axi_aclk),
        .CE(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_12 ),
        .D(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_3 ),
        .Q(sig_wdc_statcnt_reg__0[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[2] 
       (.C(m_axi_aclk),
        .CE(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_12 ),
        .D(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_2 ),
        .Q(sig_wdc_statcnt_reg__0[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[3] 
       (.C(m_axi_aclk),
        .CE(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_12 ),
        .D(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_1 ),
        .Q(sig_wdc_statcnt_reg__0[3]),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_wdc_status_going_full_i_1__0
       (.I0(sig_wdc_statcnt_reg__0[3]),
        .I1(sig_wdc_statcnt_reg__0[2]),
        .O(sig_statcnt_gt_eq_thres));
  FDRE #(
    .INIT(1'b0)) 
    sig_wdc_status_going_full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_statcnt_gt_eq_thres),
        .Q(sig_wdc_status_going_full),
        .R(sig_stream_rst));
endmodule

module top_blk_axi_cdma_0_0_axi_datamover_wrdata_cntl
   (sig_halt_reg_dly3,
    sig_s2mm_ld_nxt_len_reg_0,
    sig_s2mm_ld_nxt_len,
    sig_wr_fifo,
    sig_push_to_wsc,
    in,
    sig_tlast_err_stop,
    sig_wr_fifo_0,
    sig_last_skid_mux_out,
    sig_data2skid_wlast,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ,
    sig_inhibit_rdy_n,
    sig_data2skid_wvalid,
    sig_data2rst_stop_cmplt,
    sig_data2addr_stop_req,
    \sig_strb_reg_out_reg[7] ,
    \sig_strb_reg_out_reg[7]_0 ,
    \sig_strb_skid_reg_reg[7] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    hold_ff_q_reg,
    sig_push_len_fifo,
    \sig_uncom_wrcnt_reg[3] ,
    sig_stream_rst,
    sig_halt_reg_dly1,
    m_axi_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_1,
    out,
    sig_last_skid_reg,
    sig_halt_reg,
    p_0_out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_2 ,
    p_1_out,
    sig_s_ready_out_reg,
    \gpregsm1.user_valid_reg ,
    \gpregsm1.user_valid_reg_0 ,
    hold_ff_q,
    sig_posted_to_axi_reg,
    sig_wdc_status_going_full,
    sig_stat2wsc_status_ready,
    sig_wsc2stat_status_valid,
    Q,
    \gpregsm1.curr_fwft_state_reg[0] ,
    sig_len_fifo_full,
    sig_calc_error_reg_reg,
    sig_init_reg,
    sig_init_reg2_reg);
  output sig_halt_reg_dly3;
  output sig_s2mm_ld_nxt_len_reg_0;
  output sig_s2mm_ld_nxt_len;
  output sig_wr_fifo;
  output sig_push_to_wsc;
  output [0:6]in;
  output sig_tlast_err_stop;
  output sig_wr_fifo_0;
  output sig_last_skid_mux_out;
  output sig_data2skid_wlast;
  output \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ;
  output sig_inhibit_rdy_n;
  output sig_data2skid_wvalid;
  output sig_data2rst_stop_cmplt;
  output sig_data2addr_stop_req;
  output [7:0]\sig_strb_reg_out_reg[7] ;
  output [7:0]\sig_strb_reg_out_reg[7]_0 ;
  output [7:0]\sig_strb_skid_reg_reg[7] ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output hold_ff_q_reg;
  output sig_push_len_fifo;
  output [3:0]\sig_uncom_wrcnt_reg[3] ;
  input sig_stream_rst;
  input sig_halt_reg_dly1;
  input m_axi_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_1;
  input out;
  input sig_last_skid_reg;
  input sig_halt_reg;
  input p_0_out;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_2 ;
  input p_1_out;
  input sig_s_ready_out_reg;
  input \gpregsm1.user_valid_reg ;
  input \gpregsm1.user_valid_reg_0 ;
  input hold_ff_q;
  input sig_posted_to_axi_reg;
  input sig_wdc_status_going_full;
  input sig_stat2wsc_status_ready;
  input sig_wsc2stat_status_valid;
  input [7:0]Q;
  input [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  input sig_len_fifo_full;
  input [27:0]sig_calc_error_reg_reg;
  input sig_init_reg;
  input sig_init_reg2_reg;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_2 ;
  wire FIFO_Full_reg;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_40 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_41 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2__0_n_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ;
  wire [7:0]Q;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  wire \gpregsm1.user_valid_reg ;
  wire \gpregsm1.user_valid_reg_0 ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire [0:6]in;
  wire m_axi_aclk;
  wire out;
  wire [3:0]p_0_in__0;
  wire p_0_out;
  wire [35:0]p_0_out_0;
  wire p_1_out;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire [27:0]sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_data2rst_stop_cmplt;
  wire sig_data2skid_wlast;
  wire sig_data2skid_wvalid;
  wire sig_data2wsc_cmd_cmplt0;
  wire sig_data2wsc_cmd_cmplt_i_2_n_0;
  wire sig_data2wsc_last_err0;
  wire \sig_dbeat_cntr[5]_i_2__0_n_0 ;
  wire \sig_dbeat_cntr[7]_i_3__0_n_0 ;
  wire sig_dbeat_cntr_eq_0;
  wire [7:0]sig_dbeat_cntr_reg__0;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat;
  wire sig_first_dbeat1__0;
  wire sig_good_mmap_dbeat13_out__0;
  wire sig_halt_reg;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_1;
  wire sig_init_reg;
  wire sig_init_reg2_reg;
  wire sig_last_dbeat__1;
  wire sig_last_dbeat_reg_n_0;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_last_reg_out_i_3_n_0;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_len_fifo_full;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_i_5_n_0;
  wire sig_next_calc_error_reg_i_9_n_0;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_eof_reg;
  wire sig_next_sequential_reg;
  wire [7:0]sig_next_strt_strb_reg;
  wire [3:0]sig_next_tag_reg;
  wire sig_posted_to_axi_reg;
  wire sig_push_dqual_reg;
  wire sig_push_err2wsc;
  wire sig_push_err2wsc_i_1_n_0;
  wire sig_push_len_fifo;
  wire sig_push_to_wsc;
  wire sig_push_to_wsc_i_1__0_n_0;
  wire sig_push_to_wsc_i_2__0_n_0;
  wire sig_s2mm_ld_nxt_len;
  wire sig_s2mm_ld_nxt_len_reg_0;
  wire sig_s_ready_out_reg;
  wire sig_set_push2wsc0__0;
  wire sig_set_push2wsc__0;
  wire sig_stat2wsc_status_ready;
  wire [7:0]\sig_strb_reg_out_reg[7] ;
  wire [7:0]\sig_strb_reg_out_reg[7]_0 ;
  wire [7:0]\sig_strb_skid_reg_reg[7] ;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire [3:0]\sig_uncom_wrcnt_reg[3] ;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire sig_wr_fifo_0;
  wire sig_wsc2stat_status_valid;

  LUT2 #(
    .INIT(4'hB)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4 
       (.I0(hold_ff_q_reg),
        .I1(\gpregsm1.curr_fwft_state_reg[0] ),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ));
  top_blk_axi_cdma_0_0_axi_datamover_fifo__parameterized6 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D({\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ,p_0_in__0}),
        .E(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .Q(sig_dbeat_cntr_reg__0),
        .\gpregsm1.user_valid_reg (\gpregsm1.user_valid_reg_0 ),
        .hold_ff_q(hold_ff_q),
        .m_axi_aclk(m_axi_aclk),
        .out({p_0_out_0[35:32],p_0_out_0[30:15],p_0_out_0[3:0]}),
        .p_1_out(p_1_out),
        .sel(sig_wr_fifo),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_dbeat_cntr_eq_0(sig_dbeat_cntr_eq_0),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr[5]_i_2__0_n_0 ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr[7]_i_3__0_n_0 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat1__0(sig_first_dbeat1__0),
        .sig_first_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_41 ),
        .sig_good_mmap_dbeat13_out__0(sig_good_mmap_dbeat13_out__0),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2_reg(sig_init_reg2_reg),
        .sig_last_dbeat__1(sig_last_dbeat__1),
        .sig_last_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39 ),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_n_0),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_40 ),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_posted_to_axi_reg(sig_next_calc_error_reg_i_5_n_0),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_s2mm_ld_nxt_len_reg(sig_s2mm_ld_nxt_len_reg_0),
        .sig_s2mm_ld_nxt_len_reg_0(sig_inhibit_rdy_n),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1 
       (.I0(FIFO_Full_reg),
        .I1(sig_inhibit_rdy_n_1),
        .I2(sig_push_to_wsc),
        .I3(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .I4(sig_tlast_err_stop),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0 ),
        .Q(sig_tlast_err_stop),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'hFFFFFFFF00007444)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1 
       (.I0(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2__0_n_0 ),
        .I1(p_0_out),
        .I2(sig_set_push2wsc0__0),
        .I3(sig_next_eof_reg),
        .I4(sig_halt_reg),
        .I5(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55555555555555D5)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2__0 
       (.I0(sig_good_mmap_dbeat13_out__0),
        .I1(sig_next_eof_reg),
        .I2(sig_dbeat_cntr_eq_0),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 ),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_2 ),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_4 
       (.I0(sig_dbeat_cntr_eq_0),
        .I1(sig_good_mmap_dbeat13_out__0),
        .O(sig_set_push2wsc0__0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0 ),
        .Q(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \INFERRED_GEN.data_reg[5][0]_srl6_i_1__0 
       (.I0(sig_tlast_err_stop),
        .I1(sig_push_to_wsc),
        .I2(FIFO_Full_reg),
        .I3(sig_inhibit_rdy_n_1),
        .O(sig_wr_fifo_0));
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.data_reg[7][0]_srl8_i_1 
       (.I0(sig_s2mm_ld_nxt_len),
        .I1(sig_len_fifo_full),
        .O(sig_push_len_fifo));
  LUT6 #(
    .INIT(64'hFF02FF02FF020000)) 
    empty_fwft_fb_i_i_2
       (.I0(sig_s_ready_out_reg),
        .I1(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .I2(sig_next_calc_error_reg_i_5_n_0),
        .I3(sig_halt_reg),
        .I4(hold_ff_q),
        .I5(\gpregsm1.user_valid_reg_0 ),
        .O(hold_ff_q_reg));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'hD9996664)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(sig_posted_to_axi_reg),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0C2BCF0)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_posted_to_axi_reg),
        .I4(sig_last_mmap_dbeat_reg),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'hAAA8EAAA)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_posted_to_axi_reg),
        .I4(sig_last_mmap_dbeat_reg),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_calc_err_reg
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2__0_n_0),
        .D(sig_next_calc_error_reg),
        .Q(in[4]),
        .R(sig_push_to_wsc_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0151)) 
    sig_data2wsc_cmd_cmplt_i_1__0
       (.I0(sig_halt_reg),
        .I1(sig_data2wsc_cmd_cmplt_i_2_n_0),
        .I2(p_0_out),
        .I3(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2__0_n_0 ),
        .I4(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .I5(sig_next_cmd_cmplt_reg),
        .O(sig_data2wsc_cmd_cmplt0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    sig_data2wsc_cmd_cmplt_i_2
       (.I0(sig_good_mmap_dbeat13_out__0),
        .I1(sig_dbeat_cntr_eq_0),
        .I2(sig_next_eof_reg),
        .O(sig_data2wsc_cmd_cmplt_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_cmd_cmplt_reg
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2__0_n_0),
        .D(sig_data2wsc_cmd_cmplt0),
        .Q(in[6]),
        .R(sig_push_to_wsc_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAABFBABABA)) 
    sig_data2wsc_last_err_i_1__0
       (.I0(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .I1(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2__0_n_0 ),
        .I2(p_0_out),
        .I3(sig_set_push2wsc0__0),
        .I4(sig_next_eof_reg),
        .I5(sig_halt_reg),
        .O(sig_data2wsc_last_err0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_last_err_reg
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2__0_n_0),
        .D(sig_data2wsc_last_err0),
        .Q(in[5]),
        .R(sig_push_to_wsc_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data2wsc_tag_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2__0_n_0),
        .D(sig_next_tag_reg[0]),
        .Q(in[3]),
        .R(sig_push_to_wsc_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data2wsc_tag_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2__0_n_0),
        .D(sig_next_tag_reg[1]),
        .Q(in[2]),
        .R(sig_push_to_wsc_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data2wsc_tag_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2__0_n_0),
        .D(sig_next_tag_reg[2]),
        .Q(in[1]),
        .R(sig_push_to_wsc_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data2wsc_tag_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2__0_n_0),
        .D(sig_next_tag_reg[3]),
        .Q(in[0]),
        .R(sig_push_to_wsc_i_1__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \sig_dbeat_cntr[5]_i_2__0 
       (.I0(sig_dbeat_cntr_reg__0[3]),
        .I1(sig_dbeat_cntr_reg__0[1]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[2]),
        .I4(sig_dbeat_cntr_reg__0[4]),
        .O(\sig_dbeat_cntr[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sig_dbeat_cntr[7]_i_3__0 
       (.I0(sig_dbeat_cntr_reg__0[4]),
        .I1(sig_dbeat_cntr_reg__0[2]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[1]),
        .I4(sig_dbeat_cntr_reg__0[3]),
        .I5(sig_dbeat_cntr_reg__0[5]),
        .O(\sig_dbeat_cntr[7]_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .D(p_0_in__0[0]),
        .Q(sig_dbeat_cntr_reg__0[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .D(p_0_in__0[1]),
        .Q(sig_dbeat_cntr_reg__0[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .D(p_0_in__0[2]),
        .Q(sig_dbeat_cntr_reg__0[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .D(p_0_in__0[3]),
        .Q(sig_dbeat_cntr_reg__0[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ),
        .Q(sig_dbeat_cntr_reg__0[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .Q(sig_dbeat_cntr_reg__0[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .Q(sig_dbeat_cntr_reg__0[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ),
        .Q(sig_dbeat_cntr_reg__0[7]),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_push_dqual_reg),
        .Q(sig_dqual_reg_full),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_dbeat_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_41 ),
        .Q(sig_first_dbeat),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_cmplt_i_3
       (.I0(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .I1(sig_halt_reg),
        .O(sig_data2addr_stop_req));
  LUT5 #(
    .INIT(32'hAAAA0002)) 
    sig_halt_cmplt_i_4
       (.I0(sig_halt_reg_dly3),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_next_calc_error_reg),
        .O(sig_data2rst_stop_cmplt));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly3_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    sig_last_dbeat_i_2__0
       (.I0(sig_dbeat_cntr_reg__0[2]),
        .I1(sig_dbeat_cntr_reg__0[3]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[1]),
        .I4(sig_last_reg_out_i_3_n_0),
        .I5(sig_good_mmap_dbeat13_out__0),
        .O(sig_first_dbeat1__0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    sig_last_dbeat_i_4__0
       (.I0(sig_last_reg_out_i_3_n_0),
        .I1(sig_dbeat_cntr_reg__0[1]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[3]),
        .I4(sig_dbeat_cntr_reg__0[2]),
        .I5(sig_good_mmap_dbeat13_out__0),
        .O(sig_last_dbeat__1));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_dbeat_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39 ),
        .Q(sig_last_dbeat_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h80)) 
    sig_last_mmap_dbeat_reg_i_1__1
       (.I0(sig_good_mmap_dbeat13_out__0),
        .I1(sig_dqual_reg_full),
        .I2(sig_dbeat_cntr_eq_0),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    sig_last_reg_out_i_1
       (.I0(sig_dbeat_cntr_eq_0),
        .I1(sig_dqual_reg_full),
        .I2(out),
        .I3(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  LUT5 #(
    .INIT(32'h00000001)) 
    sig_last_reg_out_i_2
       (.I0(sig_last_reg_out_i_3_n_0),
        .I1(sig_dbeat_cntr_reg__0[1]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[3]),
        .I4(sig_dbeat_cntr_reg__0[2]),
        .O(sig_dbeat_cntr_eq_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_last_reg_out_i_3
       (.I0(sig_dbeat_cntr_reg__0[7]),
        .I1(sig_dbeat_cntr_reg__0[6]),
        .I2(sig_dbeat_cntr_reg__0[4]),
        .I3(sig_dbeat_cntr_reg__0[5]),
        .O(sig_last_reg_out_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sig_last_skid_reg_i_1
       (.I0(sig_dbeat_cntr_eq_0),
        .I1(sig_dqual_reg_full),
        .O(sig_data2skid_wlast));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_40 ),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000011115505)) 
    sig_m_valid_dup_i_2
       (.I0(sig_data2rst_stop_cmplt),
        .I1(sig_last_mmap_dbeat_reg),
        .I2(\gpregsm1.user_valid_reg ),
        .I3(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .I4(sig_halt_reg),
        .I5(sig_next_calc_error_reg_i_5_n_0),
        .O(sig_data2skid_wvalid));
  LUT6 #(
    .INIT(64'h55555555555575FF)) 
    sig_next_calc_error_reg_i_5
       (.I0(sig_next_calc_error_reg_i_9_n_0),
        .I1(sig_posted_to_axi_reg),
        .I2(sig_last_mmap_dbeat_reg),
        .I3(sig_addr_posted_cntr[0]),
        .I4(sig_addr_posted_cntr[2]),
        .I5(sig_addr_posted_cntr[1]),
        .O(sig_next_calc_error_reg_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sig_next_calc_error_reg_i_9
       (.I0(sig_dqual_reg_full),
        .I1(sig_next_calc_error_reg),
        .O(sig_next_calc_error_reg_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[35]),
        .Q(sig_next_calc_error_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[34]),
        .Q(sig_next_cmd_cmplt_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_eof_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[32]),
        .Q(sig_next_eof_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[23]),
        .Q(\sig_strb_reg_out_reg[7]_0 [0]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[24]),
        .Q(\sig_strb_reg_out_reg[7]_0 [1]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[25]),
        .Q(\sig_strb_reg_out_reg[7]_0 [2]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[26]),
        .Q(\sig_strb_reg_out_reg[7]_0 [3]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[27]),
        .Q(\sig_strb_reg_out_reg[7]_0 [4]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[28]),
        .Q(\sig_strb_reg_out_reg[7]_0 [5]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[29]),
        .Q(\sig_strb_reg_out_reg[7]_0 [6]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[30]),
        .Q(\sig_strb_reg_out_reg[7]_0 [7]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_sequential_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[33]),
        .Q(sig_next_sequential_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[15]),
        .Q(sig_next_strt_strb_reg[0]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[16]),
        .Q(sig_next_strt_strb_reg[1]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[17]),
        .Q(sig_next_strt_strb_reg[2]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[18]),
        .Q(sig_next_strt_strb_reg[3]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[19]),
        .Q(sig_next_strt_strb_reg[4]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[20]),
        .Q(sig_next_strt_strb_reg[5]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[21]),
        .Q(sig_next_strt_strb_reg[6]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[22]),
        .Q(sig_next_strt_strb_reg[7]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[0]),
        .Q(sig_next_tag_reg[0]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[1]),
        .Q(sig_next_tag_reg[1]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[2]),
        .Q(sig_next_tag_reg[2]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out_0[3]),
        .Q(sig_next_tag_reg[3]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_push_err2wsc_i_1
       (.I0(sig_ld_new_cmd_reg),
        .I1(sig_next_calc_error_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_push_err2wsc),
        .O(sig_push_err2wsc_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_err2wsc_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_push_err2wsc_i_1_n_0),
        .Q(sig_push_err2wsc),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h1000FFFF)) 
    sig_push_to_wsc_i_1__0
       (.I0(sig_set_push2wsc__0),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n_1),
        .I3(sig_push_to_wsc),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_push_to_wsc_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h00EA)) 
    sig_push_to_wsc_i_2__0
       (.I0(sig_push_err2wsc),
        .I1(sig_dbeat_cntr_eq_0),
        .I2(sig_good_mmap_dbeat13_out__0),
        .I3(sig_tlast_err_stop),
        .O(sig_push_to_wsc_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    sig_push_to_wsc_i_3
       (.I0(sig_good_mmap_dbeat13_out__0),
        .I1(sig_dbeat_cntr_eq_0),
        .I2(sig_push_err2wsc),
        .O(sig_set_push2wsc__0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_to_wsc_reg
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2__0_n_0),
        .D(sig_push_to_wsc_i_2__0_n_0),
        .Q(sig_push_to_wsc),
        .R(sig_push_to_wsc_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_s2mm_ld_nxt_len_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_wr_fifo),
        .Q(sig_s2mm_ld_nxt_len),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_wr_len_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_calc_error_reg_reg[4]),
        .Q(\sig_uncom_wrcnt_reg[3] [0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_wr_len_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_calc_error_reg_reg[5]),
        .Q(\sig_uncom_wrcnt_reg[3] [1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_wr_len_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_calc_error_reg_reg[6]),
        .Q(\sig_uncom_wrcnt_reg[3] [2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_wr_len_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_calc_error_reg_reg[7]),
        .Q(\sig_uncom_wrcnt_reg[3] [3]),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'hCCCCF0FFAAAAAAAA)) 
    \sig_strb_reg_out[0]_i_1 
       (.I0(Q[0]),
        .I1(sig_next_strt_strb_reg[0]),
        .I2(\sig_strb_reg_out_reg[7]_0 [0]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_first_dbeat),
        .I5(out),
        .O(\sig_strb_reg_out_reg[7] [0]));
  LUT6 #(
    .INIT(64'hCCCCF0FFAAAAAAAA)) 
    \sig_strb_reg_out[1]_i_1 
       (.I0(Q[1]),
        .I1(sig_next_strt_strb_reg[1]),
        .I2(\sig_strb_reg_out_reg[7]_0 [1]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_first_dbeat),
        .I5(out),
        .O(\sig_strb_reg_out_reg[7] [1]));
  LUT6 #(
    .INIT(64'hCCCCF0FFAAAAAAAA)) 
    \sig_strb_reg_out[2]_i_1 
       (.I0(Q[2]),
        .I1(sig_next_strt_strb_reg[2]),
        .I2(\sig_strb_reg_out_reg[7]_0 [2]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_first_dbeat),
        .I5(out),
        .O(\sig_strb_reg_out_reg[7] [2]));
  LUT6 #(
    .INIT(64'hCCCCF0FFAAAAAAAA)) 
    \sig_strb_reg_out[3]_i_1 
       (.I0(Q[3]),
        .I1(sig_next_strt_strb_reg[3]),
        .I2(\sig_strb_reg_out_reg[7]_0 [3]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_first_dbeat),
        .I5(out),
        .O(\sig_strb_reg_out_reg[7] [3]));
  LUT6 #(
    .INIT(64'hCCCCF0FFAAAAAAAA)) 
    \sig_strb_reg_out[4]_i_1 
       (.I0(Q[4]),
        .I1(sig_next_strt_strb_reg[4]),
        .I2(\sig_strb_reg_out_reg[7]_0 [4]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_first_dbeat),
        .I5(out),
        .O(\sig_strb_reg_out_reg[7] [4]));
  LUT6 #(
    .INIT(64'hCCCCF0FFAAAAAAAA)) 
    \sig_strb_reg_out[5]_i_1 
       (.I0(Q[5]),
        .I1(sig_next_strt_strb_reg[5]),
        .I2(\sig_strb_reg_out_reg[7]_0 [5]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_first_dbeat),
        .I5(out),
        .O(\sig_strb_reg_out_reg[7] [5]));
  LUT6 #(
    .INIT(64'hCCCCF0FFAAAAAAAA)) 
    \sig_strb_reg_out[6]_i_1 
       (.I0(Q[6]),
        .I1(sig_next_strt_strb_reg[6]),
        .I2(\sig_strb_reg_out_reg[7]_0 [6]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_first_dbeat),
        .I5(out),
        .O(\sig_strb_reg_out_reg[7] [6]));
  LUT6 #(
    .INIT(64'hCCCCF0FFAAAAAAAA)) 
    \sig_strb_reg_out[7]_i_2 
       (.I0(Q[7]),
        .I1(sig_next_strt_strb_reg[7]),
        .I2(\sig_strb_reg_out_reg[7]_0 [7]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_first_dbeat),
        .I5(out),
        .O(\sig_strb_reg_out_reg[7] [7]));
  LUT4 #(
    .INIT(16'hAACF)) 
    \sig_strb_skid_reg[0]_i_1 
       (.I0(sig_next_strt_strb_reg[0]),
        .I1(\sig_strb_reg_out_reg[7]_0 [0]),
        .I2(sig_last_dbeat_reg_n_0),
        .I3(sig_first_dbeat),
        .O(\sig_strb_skid_reg_reg[7] [0]));
  LUT4 #(
    .INIT(16'hAACF)) 
    \sig_strb_skid_reg[1]_i_1 
       (.I0(sig_next_strt_strb_reg[1]),
        .I1(\sig_strb_reg_out_reg[7]_0 [1]),
        .I2(sig_last_dbeat_reg_n_0),
        .I3(sig_first_dbeat),
        .O(\sig_strb_skid_reg_reg[7] [1]));
  LUT4 #(
    .INIT(16'hAACF)) 
    \sig_strb_skid_reg[2]_i_1 
       (.I0(sig_next_strt_strb_reg[2]),
        .I1(\sig_strb_reg_out_reg[7]_0 [2]),
        .I2(sig_last_dbeat_reg_n_0),
        .I3(sig_first_dbeat),
        .O(\sig_strb_skid_reg_reg[7] [2]));
  LUT4 #(
    .INIT(16'hAACF)) 
    \sig_strb_skid_reg[3]_i_1 
       (.I0(sig_next_strt_strb_reg[3]),
        .I1(\sig_strb_reg_out_reg[7]_0 [3]),
        .I2(sig_last_dbeat_reg_n_0),
        .I3(sig_first_dbeat),
        .O(\sig_strb_skid_reg_reg[7] [3]));
  LUT4 #(
    .INIT(16'hAACF)) 
    \sig_strb_skid_reg[4]_i_1 
       (.I0(sig_next_strt_strb_reg[4]),
        .I1(\sig_strb_reg_out_reg[7]_0 [4]),
        .I2(sig_last_dbeat_reg_n_0),
        .I3(sig_first_dbeat),
        .O(\sig_strb_skid_reg_reg[7] [4]));
  LUT4 #(
    .INIT(16'hAACF)) 
    \sig_strb_skid_reg[5]_i_1 
       (.I0(sig_next_strt_strb_reg[5]),
        .I1(\sig_strb_reg_out_reg[7]_0 [5]),
        .I2(sig_last_dbeat_reg_n_0),
        .I3(sig_first_dbeat),
        .O(\sig_strb_skid_reg_reg[7] [5]));
  LUT4 #(
    .INIT(16'hAACF)) 
    \sig_strb_skid_reg[6]_i_1 
       (.I0(sig_next_strt_strb_reg[6]),
        .I1(\sig_strb_reg_out_reg[7]_0 [6]),
        .I2(sig_last_dbeat_reg_n_0),
        .I3(sig_first_dbeat),
        .O(\sig_strb_skid_reg_reg[7] [6]));
  LUT4 #(
    .INIT(16'hAACF)) 
    \sig_strb_skid_reg[7]_i_1 
       (.I0(sig_next_strt_strb_reg[7]),
        .I1(\sig_strb_reg_out_reg[7]_0 [7]),
        .I2(sig_last_dbeat_reg_n_0),
        .I3(sig_first_dbeat),
        .O(\sig_strb_skid_reg_reg[7] [7]));
endmodule

module top_blk_axi_cdma_0_0_axi_sg
   (sig_init_done,
    sig_init_done_0,
    m_axi_sg_arburst,
    m_axi_sg_arvalid,
    m_axi_sg_rready,
    sig_stream_rst,
    sig_init_done_1,
    sig_init_done_2,
    sig_init_done_3,
    sig_init_done_4,
    m_axi_sg_awsize,
    m_axi_sg_awvalid,
    ch1_delay_cnt_en,
    \cdma_tvect_out_12__s_port_] ,
    m_axi_sg_arlen,
    m_axi_sg_awaddr,
    sig_sg2sgcntlr_ftch_idle,
    ch1_ftch_queue_empty,
    sig_sg2sgcntlr_updt_idle,
    sts_queue_full,
    ptr_queue_full,
    cdma_tvect_out,
    \m_axi_sg_wstrb[0] ,
    \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ,
    sg_updt_error0,
    sg_ftch_error0,
    sig_do_shutdown,
    m_axi_sg_bready,
    m_axi_sg_wvalid,
    m_axi_sg_wlast,
    Q,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ,
    \ftch_error_addr_reg[31]_0 ,
    m_axi_sg_wdata,
    sg_interr_reg,
    sg_slverr_reg,
    sg_decerr_reg,
    \curdesc_lsb_i_reg[31] ,
    \sig_fetch_update_reg_reg[31] ,
    m_axi_sg_araddr,
    SR,
    sig_sg_run_reg,
    m_axi_aclk,
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ,
    sig_mmap_reset_reg_reg,
    sig_mmap_reset_reg_reg_0,
    sig_mmap_reset_reg_reg_1,
    sig_mmap_reset_reg_reg_2,
    sig_mmap_reset_reg_reg_3,
    sig_mmap_reset_reg_reg_4,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ,
    SS,
    S,
    \taildesc_lsb_i_reg[21] ,
    \taildesc_lsb_i_reg[30] ,
    sig_rst2dm_resetn,
    sig_to_edge_detect_reg,
    dma_decerr_reg,
    dma_interr_reg,
    dma_slverr_reg,
    sig_rst2sgcntl_halt,
    ch1_delay_zero__6,
    sig_sgcntl2reg_idle_clr,
    sig_shtdwn_sm_set_cmplt,
    dly_irq_reg,
    sig_reg2sg_irqdelay_wren,
    sig_sgcntlr2sg_desc_flush,
    \curdesc_lsb_i_reg[31]_0 ,
    m_axi_sg_rvalid,
    m_axi_sg_bvalid,
    m_axi_sg_wready,
    sig_reg2sg_dmacr,
    sig_reg2sg_irqthresh_wren,
    m_axi_sg_rlast,
    m_axi_sg_arready,
    m_axi_sg_awready,
    queue_sinit,
    E,
    \GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg ,
    \dmacr_i_reg[6] ,
    m_axi_sg_rdata,
    D,
    sig_sgcntl2sg_updptr_tvalid,
    m_axi_sg_rresp,
    sg_interr_reg_0,
    sg_slverr_reg_0,
    sg_decerr_reg_0,
    m_axi_sg_bresp,
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg_0 ,
    sig_fetch_update_full_reg,
    \sig_fetch_update_reg_reg[31]_0 ,
    sig_dm_status_full_reg);
  output sig_init_done;
  output sig_init_done_0;
  output [0:0]m_axi_sg_arburst;
  output m_axi_sg_arvalid;
  output m_axi_sg_rready;
  output sig_stream_rst;
  output sig_init_done_1;
  output sig_init_done_2;
  output sig_init_done_3;
  output sig_init_done_4;
  output [0:0]m_axi_sg_awsize;
  output m_axi_sg_awvalid;
  output ch1_delay_cnt_en;
  output \cdma_tvect_out_12__s_port_] ;
  output [0:0]m_axi_sg_arlen;
  output [27:0]m_axi_sg_awaddr;
  output sig_sg2sgcntlr_ftch_idle;
  output ch1_ftch_queue_empty;
  output sig_sg2sgcntlr_updt_idle;
  output sts_queue_full;
  output ptr_queue_full;
  output [12:0]cdma_tvect_out;
  output \m_axi_sg_wstrb[0] ;
  output \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ;
  output sg_updt_error0;
  output sg_ftch_error0;
  output sig_do_shutdown;
  output m_axi_sg_bready;
  output m_axi_sg_wvalid;
  output m_axi_sg_wlast;
  output [7:0]Q;
  output [7:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ;
  output [25:0]\ftch_error_addr_reg[31]_0 ;
  output [3:0]m_axi_sg_wdata;
  output sg_interr_reg;
  output sg_slverr_reg;
  output sg_decerr_reg;
  output [25:0]\curdesc_lsb_i_reg[31] ;
  output [112:0]\sig_fetch_update_reg_reg[31] ;
  output [25:0]m_axi_sg_araddr;
  input [0:0]SR;
  input sig_sg_run_reg;
  input m_axi_aclk;
  input \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ;
  input sig_mmap_reset_reg_reg;
  input sig_mmap_reset_reg_reg_0;
  input sig_mmap_reset_reg_reg_1;
  input sig_mmap_reset_reg_reg_2;
  input sig_mmap_reset_reg_reg_3;
  input sig_mmap_reset_reg_reg_4;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  input [0:0]SS;
  input [1:0]S;
  input [3:0]\taildesc_lsb_i_reg[21] ;
  input [2:0]\taildesc_lsb_i_reg[30] ;
  input sig_rst2dm_resetn;
  input sig_to_edge_detect_reg;
  input dma_decerr_reg;
  input dma_interr_reg;
  input dma_slverr_reg;
  input sig_rst2sgcntl_halt;
  input ch1_delay_zero__6;
  input sig_sgcntl2reg_idle_clr;
  input sig_shtdwn_sm_set_cmplt;
  input dly_irq_reg;
  input sig_reg2sg_irqdelay_wren;
  input sig_sgcntlr2sg_desc_flush;
  input [25:0]\curdesc_lsb_i_reg[31]_0 ;
  input m_axi_sg_rvalid;
  input m_axi_sg_bvalid;
  input m_axi_sg_wready;
  input [15:0]sig_reg2sg_dmacr;
  input sig_reg2sg_irqthresh_wren;
  input m_axi_sg_rlast;
  input m_axi_sg_arready;
  input m_axi_sg_awready;
  input queue_sinit;
  input [0:0]E;
  input \GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg ;
  input [0:0]\dmacr_i_reg[6] ;
  input [31:0]m_axi_sg_rdata;
  input [3:0]D;
  input sig_sgcntl2sg_updptr_tvalid;
  input [1:0]m_axi_sg_rresp;
  input sg_interr_reg_0;
  input sg_slverr_reg_0;
  input sg_decerr_reg_0;
  input [1:0]m_axi_sg_bresp;
  input [0:0]\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg_0 ;
  input [0:0]sig_fetch_update_full_reg;
  input [25:0]\sig_fetch_update_reg_reg[31]_0 ;
  input [0:0]sig_dm_status_full_reg;

  wire [3:0]D;
  wire \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ;
  wire [0:0]E;
  wire \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ;
  wire [0:0]\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg_0 ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_0 ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_10 ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_11 ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_12 ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_13 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  wire [7:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ;
  wire \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ;
  wire \GEN_QUEUE.FTCH_QUEUE_I/p_3_out ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in5_in ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_2_out ;
  wire \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ;
  wire \GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg ;
  wire \I_FTCH_CMDSTS_IF/ftch_decerr_i ;
  wire \I_FTCH_CMDSTS_IF/ftch_slverr_i ;
  wire \I_FTCH_PNTR_MNGR/ch1_use_crntdesc ;
  wire [31:6]\I_FTCH_SG/fetch_cmd_addr ;
  wire I_SG_AXI_DATAMOVER_n_44;
  wire I_SG_AXI_DATAMOVER_n_49;
  wire I_SG_AXI_DATAMOVER_n_55;
  wire I_SG_FETCH_MNGR_n_39;
  wire I_SG_FETCH_MNGR_n_41;
  wire I_SG_FETCH_MNGR_n_42;
  wire I_SG_FETCH_MNGR_n_43;
  wire I_SG_FETCH_MNGR_n_44;
  wire I_SG_FETCH_MNGR_n_45;
  wire I_SG_FETCH_MNGR_n_46;
  wire I_SG_FETCH_MNGR_n_47;
  wire I_SG_FETCH_MNGR_n_48;
  wire I_SG_FETCH_MNGR_n_49;
  wire I_SG_FETCH_MNGR_n_50;
  wire I_SG_FETCH_MNGR_n_51;
  wire I_SG_FETCH_MNGR_n_52;
  wire I_SG_FETCH_MNGR_n_53;
  wire I_SG_FETCH_MNGR_n_54;
  wire I_SG_FETCH_MNGR_n_55;
  wire I_SG_FETCH_MNGR_n_56;
  wire I_SG_FETCH_MNGR_n_57;
  wire I_SG_FETCH_MNGR_n_58;
  wire I_SG_FETCH_MNGR_n_59;
  wire I_SG_FETCH_MNGR_n_60;
  wire I_SG_FETCH_MNGR_n_61;
  wire I_SG_FETCH_MNGR_n_62;
  wire I_SG_FETCH_MNGR_n_63;
  wire I_SG_FETCH_MNGR_n_64;
  wire I_SG_FETCH_MNGR_n_65;
  wire I_SG_FETCH_MNGR_n_66;
  wire I_SG_FETCH_MNGR_n_94;
  wire I_SG_FETCH_QUEUE_n_30;
  wire \I_UPDT_CMDSTS_IF/updt_decerr_i ;
  wire \I_UPDT_CMDSTS_IF/updt_interr_i ;
  wire \I_UPDT_CMDSTS_IF/updt_slverr_i ;
  wire \I_UPDT_SG/service_ch112_out ;
  wire [31:6]L;
  wire [7:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [12:0]cdma_tvect_out;
  wire cdma_tvect_out_12__s_net_1;
  wire ch1_delay_cnt_en;
  wire ch1_delay_zero__6;
  wire ch1_ftch_active;
  wire ch1_ftch_pause;
  wire ch1_ftch_queue_empty;
  wire ch1_nxtdesc_wren;
  wire [25:0]\curdesc_lsb_i_reg[31] ;
  wire [25:0]\curdesc_lsb_i_reg[31]_0 ;
  wire dly_irq_reg;
  wire dma_decerr_reg;
  wire dma_interr_reg;
  wire dma_slverr_reg;
  wire [0:0]\dmacr_i_reg[6] ;
  wire [4:4]ftch_cmnd_data;
  wire [25:0]\ftch_error_addr_reg[31]_0 ;
  wire ftch_error_capture;
  wire ftch_stale_desc;
  wire m_axi_aclk;
  wire [25:0]m_axi_sg_araddr;
  wire [0:0]m_axi_sg_arburst;
  wire [0:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire m_axi_sg_arvalid;
  wire [27:0]m_axi_sg_awaddr;
  wire m_axi_sg_awready;
  wire [0:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire [3:0]m_axi_sg_wdata;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire \m_axi_sg_wstrb[0] ;
  wire m_axi_sg_wvalid;
  wire p_0_in7_in;
  wire p_10_out;
  wire p_11_out;
  wire p_12_out;
  wire p_15_out;
  wire [31:6]p_16_out;
  wire p_18_out;
  wire [63:36]p_19_out;
  wire p_20_out;
  wire [31:6]p_2_in;
  wire p_38_out;
  wire p_9_out;
  wire ptr_queue_full;
  wire queue_sinit;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire s_axis_updt_cmd_tready;
  wire sg_decerr_reg;
  wire sg_decerr_reg_0;
  wire sg_ftch_error0;
  wire sg_interr_reg;
  wire sg_interr_reg_0;
  wire sg_slverr_reg;
  wire sg_slverr_reg_0;
  wire sg_updt_error0;
  wire [0:0]sig_dm_status_full_reg;
  wire sig_do_shutdown;
  wire [0:0]sig_fetch_update_full_reg;
  wire [112:0]\sig_fetch_update_reg_reg[31] ;
  wire [25:0]\sig_fetch_update_reg_reg[31]_0 ;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_done_4;
  wire sig_mmap_reset_reg_reg;
  wire sig_mmap_reset_reg_reg_0;
  wire sig_mmap_reset_reg_reg_1;
  wire sig_mmap_reset_reg_reg_2;
  wire sig_mmap_reset_reg_reg_3;
  wire sig_mmap_reset_reg_reg_4;
  wire [15:0]sig_reg2sg_dmacr;
  wire sig_reg2sg_irqdelay_wren;
  wire sig_reg2sg_irqthresh_wren;
  wire sig_rst2dm_resetn;
  wire sig_rst2sgcntl_halt;
  wire sig_sg2sgcntlr_ftch_idle;
  wire sig_sg2sgcntlr_updt_idle;
  wire sig_sg_run_reg;
  wire sig_sgcntl2reg_idle_clr;
  wire sig_sgcntl2sg_updptr_tvalid;
  wire sig_sgcntlr2sg_desc_flush;
  wire sig_shtdwn_sm_set_cmplt;
  wire sig_stream_rst;
  wire sig_to_edge_detect_reg;
  wire sts_queue_full;
  wire [3:0]\taildesc_lsb_i_reg[21] ;
  wire [2:0]\taildesc_lsb_i_reg[30] ;

  assign \cdma_tvect_out_12__s_port_]  = cdma_tvect_out_12__s_net_1;
  top_blk_axi_cdma_0_0_axi_sg_updt_mngr \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR 
       (.\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg (\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ),
        .E(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg (\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ),
        .\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg (cdma_tvect_out[2]),
        .\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg (cdma_tvect_out[5]),
        .\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg (cdma_tvect_out[3]),
        .\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg (cdma_tvect_out[4]),
        .\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg (\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_0 ),
        .Q({\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_10 ,\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_11 ,\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_12 ,\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_13 }),
        .SR(SR),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] (I_SG_AXI_DATAMOVER_n_55),
        .\cdma_tvect_out[18] (cdma_tvect_out[6]),
        .\cdma_tvect_out[19] (cdma_tvect_out[7]),
        .\cdma_tvect_out[20] (cdma_tvect_out[8]),
        .\cdma_tvect_out[21] (cdma_tvect_out[9]),
        .\cdma_tvect_out[22] (cdma_tvect_out[10]),
        .\cdma_tvect_out[23] (cdma_tvect_out[11]),
        .\cdma_tvect_out[24] (cdma_tvect_out[12]),
        .dma_decerr_reg(dma_decerr_reg),
        .dma_interr_reg(dma_interr_reg),
        .dma_slverr_reg(dma_slverr_reg),
        .\ftch_error_addr_reg[31] (\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .\ftch_error_addr_reg[31]_0 (p_16_out),
        .ftch_error_capture(ftch_error_capture),
        .ftch_error_reg(cdma_tvect_out[1]),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_wdata(m_axi_sg_wdata),
        .p_10_out(p_10_out),
        .p_11_out(p_11_out),
        .p_12_out(p_12_out),
        .p_20_out(p_20_out),
        .p_38_out(p_38_out),
        .p_9_out(p_9_out),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .service_ch112_out(\I_UPDT_SG/service_ch112_out ),
        .sg_decerr_reg(sg_decerr_reg),
        .sg_decerr_reg_0(sg_decerr_reg_0),
        .sg_interr_reg(sg_interr_reg),
        .sg_interr_reg_0(sg_interr_reg_0),
        .sg_slverr_reg(sg_slverr_reg),
        .sg_slverr_reg_0(sg_slverr_reg_0),
        .sg_updt_error0(sg_updt_error0),
        .sig_do_shutdown(sig_do_shutdown),
        .sig_rst2sgcntl_halt(sig_rst2sgcntl_halt),
        .sig_sg2sgcntlr_updt_idle(sig_sg2sgcntlr_updt_idle),
        .sig_to_edge_detect_reg(sig_to_edge_detect_reg),
        .\updt_curdesc_reg[31] (L),
        .updt_curdesc_wren_reg(p_15_out),
        .updt_decerr_i(\I_UPDT_CMDSTS_IF/updt_decerr_i ),
        .\updt_error_addr_reg[31] ({p_19_out[63:38],p_19_out[36]}),
        .updt_interr_i(\I_UPDT_CMDSTS_IF/updt_interr_i ),
        .updt_slverr_i(\I_UPDT_CMDSTS_IF/updt_slverr_i ));
  top_blk_axi_cdma_0_0_axi_sg_updt_q_mngr \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE 
       (.D(D),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg (\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg (\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_0 ),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (I_SG_AXI_DATAMOVER_n_49),
        .Q({\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in5_in ,\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_10 ,\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_11 ,\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_12 ,\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_13 }),
        .SR(SR),
        .cdma_tvect_out(cdma_tvect_out[12:10]),
        .follower_full_mm2s(\GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s ),
        .ftch_error_reg(cdma_tvect_out[1]),
        .m_axi_aclk(m_axi_aclk),
        .p_10_out(p_10_out),
        .p_11_out(p_11_out),
        .p_12_out(p_12_out),
        .p_2_out(\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_2_out ),
        .p_38_out(p_38_out),
        .p_9_out(p_9_out),
        .ptr_queue_full(ptr_queue_full),
        .service_ch112_out(\I_UPDT_SG/service_ch112_out ),
        .sig_dm_status_full_reg(sig_dm_status_full_reg),
        .sig_fetch_update_full_reg(sig_fetch_update_full_reg),
        .\sig_fetch_update_reg_reg[31] (\sig_fetch_update_reg_reg[31]_0 ),
        .sig_sgcntl2sg_updptr_tvalid(sig_sgcntl2sg_updptr_tvalid),
        .sts_queue_full(sts_queue_full),
        .\update_address_reg[31] (L),
        .\update_address_reg[4] (p_15_out));
  top_blk_axi_cdma_0_0_axi_sg_intrpt \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT 
       (.\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg (\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg (\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_0 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 (\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ),
        .Q(Q),
        .SR(SR),
        .SS(SS),
        .cdma_tvect_out(cdma_tvect_out[0]),
        .\cdma_tvect_out[12] (cdma_tvect_out_12__s_net_1),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .ch1_delay_zero__6(ch1_delay_zero__6),
        .dly_irq_reg(dly_irq_reg),
        .m_axi_aclk(m_axi_aclk),
        .sig_reg2sg_dmacr(sig_reg2sg_dmacr),
        .sig_reg2sg_irqdelay_wren(sig_reg2sg_irqdelay_wren),
        .sig_reg2sg_irqthresh_wren(sig_reg2sg_irqthresh_wren),
        .sig_sgcntl2reg_idle_clr(sig_sgcntl2reg_idle_clr),
        .sig_shtdwn_sm_set_cmplt(sig_shtdwn_sm_set_cmplt));
  top_blk_axi_cdma_0_0_axi_sg_datamover I_SG_AXI_DATAMOVER
       (.D({\I_FTCH_SG/fetch_cmd_addr ,ch1_ftch_active,ftch_cmnd_data}),
        .E(\GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg (\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ),
        .Q(\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in5_in ),
        .SR(sig_stream_rst),
        .follower_full_mm2s(\GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s ),
        .ftch_decerr_i(\I_FTCH_CMDSTS_IF/ftch_decerr_i ),
        .ftch_done_reg(I_SG_AXI_DATAMOVER_n_44),
        .ftch_slverr_i(\I_FTCH_CMDSTS_IF/ftch_slverr_i ),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .\m_axi_sg_wstrb[0] (\m_axi_sg_wstrb[0] ),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .p_18_out(p_18_out),
        .p_20_out(p_20_out),
        .p_2_out(\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_2_out ),
        .p_38_out(p_38_out),
        .\pntr_cs_reg[1] (I_SG_AXI_DATAMOVER_n_49),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .s_axis_updt_cmd_tvalid_reg(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_2(sig_init_done_2),
        .sig_init_done_3(sig_init_done_3),
        .sig_init_done_4(sig_init_done_4),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg),
        .sig_mmap_reset_reg_reg_0(sig_mmap_reset_reg_reg_0),
        .sig_mmap_reset_reg_reg_1(sig_mmap_reset_reg_reg_1),
        .sig_mmap_reset_reg_reg_2(sig_mmap_reset_reg_reg_2),
        .sig_mmap_reset_reg_reg_3(sig_mmap_reset_reg_reg_3),
        .sig_mmap_reset_reg_reg_4(sig_mmap_reset_reg_reg_4),
        .sig_rst2dm_resetn(sig_rst2dm_resetn),
        .\update_address_reg[31] ({p_19_out[63:38],p_19_out[36]}),
        .updt_decerr_i(\I_UPDT_CMDSTS_IF/updt_decerr_i ),
        .updt_done_reg(I_SG_AXI_DATAMOVER_n_55),
        .updt_interr_i(\I_UPDT_CMDSTS_IF/updt_interr_i ),
        .updt_slverr_i(\I_UPDT_CMDSTS_IF/updt_slverr_i ));
  top_blk_axi_cdma_0_0_axi_sg_ftch_mngr I_SG_FETCH_MNGR
       (.D({\I_FTCH_SG/fetch_cmd_addr ,ch1_ftch_active,ftch_cmnd_data}),
        .E(\GEN_QUEUE.FTCH_QUEUE_I/p_3_out ),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg (\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ),
        .\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg (I_SG_FETCH_MNGR_n_39),
        .\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg (I_SG_FETCH_MNGR_n_94),
        .\GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg (\GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg ),
        .Q(p_0_in7_in),
        .S(S),
        .SR(SR),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] (\GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (I_SG_AXI_DATAMOVER_n_44),
        .cdma_tvect_out(cdma_tvect_out[6]),
        .\cdma_tvect_out[13] (cdma_tvect_out[1]),
        .\cdma_tvect_out[14] (cdma_tvect_out[2]),
        .\cdma_tvect_out[15] (cdma_tvect_out[3]),
        .\cdma_tvect_out[16] (cdma_tvect_out[4]),
        .\cdma_tvect_out[17] (cdma_tvect_out[5]),
        .ch1_ftch_pause(ch1_ftch_pause),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .ch1_nxtdesc_wren(ch1_nxtdesc_wren),
        .ch1_use_crntdesc(\I_FTCH_PNTR_MNGR/ch1_use_crntdesc ),
        .\counter_reg[7] (I_SG_FETCH_QUEUE_n_30),
        .\curdesc_lsb_i_reg[31] (p_2_in),
        .\dmacr_i_reg[6] (\dmacr_i_reg[6] ),
        .ftch_decerr_i(\I_FTCH_CMDSTS_IF/ftch_decerr_i ),
        .\ftch_error_addr_reg[31] ({I_SG_FETCH_MNGR_n_41,I_SG_FETCH_MNGR_n_42,I_SG_FETCH_MNGR_n_43,I_SG_FETCH_MNGR_n_44,I_SG_FETCH_MNGR_n_45,I_SG_FETCH_MNGR_n_46,I_SG_FETCH_MNGR_n_47,I_SG_FETCH_MNGR_n_48,I_SG_FETCH_MNGR_n_49,I_SG_FETCH_MNGR_n_50,I_SG_FETCH_MNGR_n_51,I_SG_FETCH_MNGR_n_52,I_SG_FETCH_MNGR_n_53,I_SG_FETCH_MNGR_n_54,I_SG_FETCH_MNGR_n_55,I_SG_FETCH_MNGR_n_56,I_SG_FETCH_MNGR_n_57,I_SG_FETCH_MNGR_n_58,I_SG_FETCH_MNGR_n_59,I_SG_FETCH_MNGR_n_60,I_SG_FETCH_MNGR_n_61,I_SG_FETCH_MNGR_n_62,I_SG_FETCH_MNGR_n_63,I_SG_FETCH_MNGR_n_64,I_SG_FETCH_MNGR_n_65,I_SG_FETCH_MNGR_n_66}),
        .\ftch_error_addr_reg[31]_0 (\ftch_error_addr_reg[31]_0 ),
        .ftch_error_capture(ftch_error_capture),
        .ftch_slverr_i(\I_FTCH_CMDSTS_IF/ftch_slverr_i ),
        .ftch_stale_desc(ftch_stale_desc),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_rdata(m_axi_sg_rdata[31]),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .p_18_out(p_18_out),
        .queue_sinit(queue_sinit),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .sg_ftch_error0(sg_ftch_error0),
        .sig_sg2sgcntlr_ftch_idle(sig_sg2sgcntlr_ftch_idle),
        .sig_sg_run_reg(sig_sg_run_reg),
        .sig_sgcntlr2sg_desc_flush(sig_sgcntlr2sg_desc_flush),
        .\taildesc_lsb_i_reg[21] (\taildesc_lsb_i_reg[21] ),
        .\taildesc_lsb_i_reg[30] (\taildesc_lsb_i_reg[30] ),
        .\updt_error_addr_reg[31] (p_16_out));
  top_blk_axi_cdma_0_0_axi_sg_ftch_q_mngr I_SG_FETCH_QUEUE
       (.D({\I_FTCH_SG/fetch_cmd_addr ,ch1_ftch_active}),
        .E(E),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg (\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg_0 ),
        .\GEN_CH1_FETCH.ch1_active_i_reg (I_SG_FETCH_MNGR_n_39),
        .\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] (p_2_in),
        .\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0 (I_SG_FETCH_QUEUE_n_30),
        .Q(p_0_in7_in),
        .SR(SR),
        .ch1_ftch_pause(ch1_ftch_pause),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .ch1_nxtdesc_wren(ch1_nxtdesc_wren),
        .ch1_use_crntdesc(\I_FTCH_PNTR_MNGR/ch1_use_crntdesc ),
        .\curdesc_lsb_i_reg[31] (\curdesc_lsb_i_reg[31]_0 ),
        .\dmacr_i_reg[6] (I_SG_FETCH_MNGR_n_94),
        .\ftch_cs_reg[0] (\GEN_QUEUE.FTCH_QUEUE_I/p_3_out ),
        .ftch_stale_desc(ftch_stale_desc),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .queue_sinit(queue_sinit),
        .\sig_fetch_update_reg_reg[31] (\sig_fetch_update_reg_reg[31] ));
  FDRE \ftch_error_addr_reg[10] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_62),
        .Q(\curdesc_lsb_i_reg[31] [4]),
        .R(SR));
  FDRE \ftch_error_addr_reg[11] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_61),
        .Q(\curdesc_lsb_i_reg[31] [5]),
        .R(SR));
  FDRE \ftch_error_addr_reg[12] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_60),
        .Q(\curdesc_lsb_i_reg[31] [6]),
        .R(SR));
  FDRE \ftch_error_addr_reg[13] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_59),
        .Q(\curdesc_lsb_i_reg[31] [7]),
        .R(SR));
  FDRE \ftch_error_addr_reg[14] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_58),
        .Q(\curdesc_lsb_i_reg[31] [8]),
        .R(SR));
  FDRE \ftch_error_addr_reg[15] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_57),
        .Q(\curdesc_lsb_i_reg[31] [9]),
        .R(SR));
  FDRE \ftch_error_addr_reg[16] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_56),
        .Q(\curdesc_lsb_i_reg[31] [10]),
        .R(SR));
  FDRE \ftch_error_addr_reg[17] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_55),
        .Q(\curdesc_lsb_i_reg[31] [11]),
        .R(SR));
  FDRE \ftch_error_addr_reg[18] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_54),
        .Q(\curdesc_lsb_i_reg[31] [12]),
        .R(SR));
  FDRE \ftch_error_addr_reg[19] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_53),
        .Q(\curdesc_lsb_i_reg[31] [13]),
        .R(SR));
  FDRE \ftch_error_addr_reg[20] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_52),
        .Q(\curdesc_lsb_i_reg[31] [14]),
        .R(SR));
  FDRE \ftch_error_addr_reg[21] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_51),
        .Q(\curdesc_lsb_i_reg[31] [15]),
        .R(SR));
  FDRE \ftch_error_addr_reg[22] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_50),
        .Q(\curdesc_lsb_i_reg[31] [16]),
        .R(SR));
  FDRE \ftch_error_addr_reg[23] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_49),
        .Q(\curdesc_lsb_i_reg[31] [17]),
        .R(SR));
  FDRE \ftch_error_addr_reg[24] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_48),
        .Q(\curdesc_lsb_i_reg[31] [18]),
        .R(SR));
  FDRE \ftch_error_addr_reg[25] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_47),
        .Q(\curdesc_lsb_i_reg[31] [19]),
        .R(SR));
  FDRE \ftch_error_addr_reg[26] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_46),
        .Q(\curdesc_lsb_i_reg[31] [20]),
        .R(SR));
  FDRE \ftch_error_addr_reg[27] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_45),
        .Q(\curdesc_lsb_i_reg[31] [21]),
        .R(SR));
  FDRE \ftch_error_addr_reg[28] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_44),
        .Q(\curdesc_lsb_i_reg[31] [22]),
        .R(SR));
  FDRE \ftch_error_addr_reg[29] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_43),
        .Q(\curdesc_lsb_i_reg[31] [23]),
        .R(SR));
  FDRE \ftch_error_addr_reg[30] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_42),
        .Q(\curdesc_lsb_i_reg[31] [24]),
        .R(SR));
  FDRE \ftch_error_addr_reg[31] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_41),
        .Q(\curdesc_lsb_i_reg[31] [25]),
        .R(SR));
  FDRE \ftch_error_addr_reg[6] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_66),
        .Q(\curdesc_lsb_i_reg[31] [0]),
        .R(SR));
  FDRE \ftch_error_addr_reg[7] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_65),
        .Q(\curdesc_lsb_i_reg[31] [1]),
        .R(SR));
  FDRE \ftch_error_addr_reg[8] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_64),
        .Q(\curdesc_lsb_i_reg[31] [2]),
        .R(SR));
  FDRE \ftch_error_addr_reg[9] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_63),
        .Q(\curdesc_lsb_i_reg[31] [3]),
        .R(SR));
endmodule

module top_blk_axi_cdma_0_0_axi_sg_addr_cntl
   (sig_addr2rsc_cmd_fifo_empty,
    m_axi_sg_arburst,
    m_axi_sg_arvalid,
    m_axi_sg_arlen,
    m_axi_sg_araddr,
    m_axi_aclk,
    sm_set_error,
    sig_cmd_burst_reg,
    sm_set_error_reg,
    sig_cmd2addr_valid1_reg,
    sig_mstr2addr_cmd_valid,
    m_axi_sg_arready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    Q);
  output sig_addr2rsc_cmd_fifo_empty;
  output [0:0]m_axi_sg_arburst;
  output m_axi_sg_arvalid;
  output [0:0]m_axi_sg_arlen;
  output [25:0]m_axi_sg_araddr;
  input m_axi_aclk;
  input sm_set_error;
  input [0:0]sig_cmd_burst_reg;
  input sm_set_error_reg;
  input sig_cmd2addr_valid1_reg;
  input sig_mstr2addr_cmd_valid;
  input m_axi_sg_arready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [25:0]Q;

  wire [25:0]Q;
  wire m_axi_aclk;
  wire [25:0]m_axi_sg_araddr;
  wire [0:0]m_axi_sg_arburst;
  wire [0:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire m_axi_sg_arvalid;
  wire sig_addr2rsc_calc_error;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_addr_reg_full;
  wire sig_cmd2addr_valid1_reg;
  wire [0:0]sig_cmd_burst_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_next_addr_reg0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_push_addr_reg1_out;
  wire sm_set_error;
  wire sm_set_error_reg;

  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr2rsc_cmd_fifo_empty),
        .S(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_push_addr_reg1_out),
        .Q(sig_addr_reg_full),
        .R(sig_next_addr_reg0));
  LUT4 #(
    .INIT(16'h40FF)) 
    sig_addr_valid_reg_i_1
       (.I0(sig_addr2rsc_calc_error),
        .I1(sig_addr_reg_full),
        .I2(m_axi_sg_arready),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_next_addr_reg0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_addr_valid_reg_i_2
       (.I0(sig_addr2rsc_cmd_fifo_empty),
        .I1(sig_mstr2addr_cmd_valid),
        .O(sig_push_addr_reg1_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sm_set_error_reg),
        .Q(m_axi_sg_arvalid),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sm_set_error),
        .Q(sig_addr2rsc_calc_error),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[4]),
        .Q(m_axi_sg_araddr[4]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[5]),
        .Q(m_axi_sg_araddr[5]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[6]),
        .Q(m_axi_sg_araddr[6]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[7]),
        .Q(m_axi_sg_araddr[7]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[8]),
        .Q(m_axi_sg_araddr[8]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[9]),
        .Q(m_axi_sg_araddr[9]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[10]),
        .Q(m_axi_sg_araddr[10]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[11]),
        .Q(m_axi_sg_araddr[11]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[12]),
        .Q(m_axi_sg_araddr[12]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[13]),
        .Q(m_axi_sg_araddr[13]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[14]),
        .Q(m_axi_sg_araddr[14]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[15]),
        .Q(m_axi_sg_araddr[15]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[16]),
        .Q(m_axi_sg_araddr[16]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[17]),
        .Q(m_axi_sg_araddr[17]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[18]),
        .Q(m_axi_sg_araddr[18]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[19]),
        .Q(m_axi_sg_araddr[19]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[20]),
        .Q(m_axi_sg_araddr[20]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[21]),
        .Q(m_axi_sg_araddr[21]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[22]),
        .Q(m_axi_sg_araddr[22]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[23]),
        .Q(m_axi_sg_araddr[23]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[24]),
        .Q(m_axi_sg_araddr[24]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[25]),
        .Q(m_axi_sg_araddr[25]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[0]),
        .Q(m_axi_sg_araddr[0]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[1]),
        .Q(m_axi_sg_araddr[1]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[2]),
        .Q(m_axi_sg_araddr[2]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[3]),
        .Q(m_axi_sg_araddr[3]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_cmd_burst_reg),
        .Q(m_axi_sg_arburst),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b1),
        .Q(m_axi_sg_arlen),
        .R(sig_next_addr_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid1_reg),
        .Q(sig_posted_to_axi_2),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid1_reg),
        .Q(sig_posted_to_axi),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_addr_cntl" *) 
module top_blk_axi_cdma_0_0_axi_sg_addr_cntl__parameterized0
   (out,
    sig_addr2wsc_cmd_fifo_empty,
    m_axi_sg_awsize,
    m_axi_sg_awvalid,
    m_axi_sg_awaddr,
    SR,
    sig_push_addr_reg1_out,
    m_axi_aclk,
    sig_calc2dm_calc_err,
    sm_set_error_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \sig_cmd_addr_reg_reg[3] ,
    sig_data2all_tlast_error,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    m_axi_sg_awready,
    Q);
  output out;
  output sig_addr2wsc_cmd_fifo_empty;
  output [0:0]m_axi_sg_awsize;
  output m_axi_sg_awvalid;
  output [27:0]m_axi_sg_awaddr;
  output [0:0]SR;
  input sig_push_addr_reg1_out;
  input m_axi_aclk;
  input sig_calc2dm_calc_err;
  input sm_set_error_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input \sig_cmd_addr_reg_reg[3] ;
  input sig_data2all_tlast_error;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  input m_axi_sg_awready;
  input [26:0]Q;

  wire [26:0]Q;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire [27:0]m_axi_sg_awaddr;
  wire m_axi_sg_awready;
  wire [0:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire sig_addr2wsc_calc_error;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_addr_reg_full;
  wire sig_calc2dm_calc_err;
  wire \sig_cmd_addr_reg_reg[3] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_data2all_tlast_error;
  wire sig_next_addr_reg0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_push_addr_reg1_out;
  wire sm_set_error_reg;

  assign out = sig_posted_to_axi;
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr2wsc_cmd_fifo_empty),
        .S(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_push_addr_reg1_out),
        .Q(sig_addr_reg_full),
        .R(sig_next_addr_reg0));
  LUT4 #(
    .INIT(16'h40FF)) 
    sig_addr_valid_reg_i_1__0
       (.I0(sig_addr2wsc_calc_error),
        .I1(sig_addr_reg_full),
        .I2(m_axi_sg_awready),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .O(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sm_set_error_reg),
        .Q(m_axi_sg_awvalid),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_calc2dm_calc_err),
        .Q(sig_addr2wsc_calc_error),
        .R(sig_next_addr_reg0));
  LUT3 #(
    .INIT(8'hDF)) 
    sig_cmd_reg_empty_i_1
       (.I0(sig_addr2wsc_cmd_fifo_empty),
        .I1(sig_data2all_tlast_error),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .O(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[5]),
        .Q(m_axi_sg_awaddr[6]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[6]),
        .Q(m_axi_sg_awaddr[7]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[7]),
        .Q(m_axi_sg_awaddr[8]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[8]),
        .Q(m_axi_sg_awaddr[9]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[9]),
        .Q(m_axi_sg_awaddr[10]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[10]),
        .Q(m_axi_sg_awaddr[11]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[11]),
        .Q(m_axi_sg_awaddr[12]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[12]),
        .Q(m_axi_sg_awaddr[13]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[13]),
        .Q(m_axi_sg_awaddr[14]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[14]),
        .Q(m_axi_sg_awaddr[15]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[15]),
        .Q(m_axi_sg_awaddr[16]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[16]),
        .Q(m_axi_sg_awaddr[17]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[17]),
        .Q(m_axi_sg_awaddr[18]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[18]),
        .Q(m_axi_sg_awaddr[19]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[19]),
        .Q(m_axi_sg_awaddr[20]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[20]),
        .Q(m_axi_sg_awaddr[21]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[21]),
        .Q(m_axi_sg_awaddr[22]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[22]),
        .Q(m_axi_sg_awaddr[23]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[23]),
        .Q(m_axi_sg_awaddr[24]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[24]),
        .Q(m_axi_sg_awaddr[25]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[25]),
        .Q(m_axi_sg_awaddr[26]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[26]),
        .Q(m_axi_sg_awaddr[27]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(\sig_cmd_addr_reg_reg[3] ),
        .Q(m_axi_sg_awaddr[0]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[0]),
        .Q(m_axi_sg_awaddr[1]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[1]),
        .Q(m_axi_sg_awaddr[2]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[2]),
        .Q(m_axi_sg_awaddr[3]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[3]),
        .Q(m_axi_sg_awaddr[4]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[4]),
        .Q(m_axi_sg_awaddr[5]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b1),
        .Q(m_axi_sg_awsize),
        .R(sig_next_addr_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .Q(sig_posted_to_axi_2),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .Q(sig_posted_to_axi),
        .R(1'b0));
endmodule

module top_blk_axi_cdma_0_0_axi_sg_cmd_status
   (sig_init_done_1,
    sig_init_done_2,
    s_axis_updt_cmd_tready,
    sig_stat2wsc_status_ready,
    sig_load_input_cmd,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    p_5_out,
    sig_btt_is_zero,
    Q,
    updt_done_reg,
    sig_mmap_reset_reg_reg,
    m_axi_aclk,
    sig_mmap_reset_reg_reg_0,
    SR,
    sig_cmd_reg_empty,
    sig_wsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_20_out,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    p_18_out,
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ,
    s_axis_updt_cmd_tvalid_reg,
    sig_addr2wsc_cmd_fifo_empty,
    sig_data2all_tlast_error,
    E,
    D,
    \update_address_reg[31] );
  output sig_init_done_1;
  output sig_init_done_2;
  output s_axis_updt_cmd_tready;
  output sig_stat2wsc_status_ready;
  output sig_load_input_cmd;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  output p_5_out;
  output sig_btt_is_zero;
  output [27:0]Q;
  output updt_done_reg;
  input sig_mmap_reset_reg_reg;
  input m_axi_aclk;
  input sig_mmap_reset_reg_reg_0;
  input [0:0]SR;
  input sig_cmd_reg_empty;
  input sig_wsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_20_out;
  input \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  input p_18_out;
  input \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ;
  input [0:0]s_axis_updt_cmd_tvalid_reg;
  input sig_addr2wsc_cmd_fifo_empty;
  input sig_data2all_tlast_error;
  input [0:0]E;
  input [3:0]D;
  input [26:0]\update_address_reg[31] ;

  wire [3:0]D;
  wire [0:0]E;
  wire \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire [27:0]Q;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire p_18_out;
  wire p_20_out;
  wire p_5_out;
  wire s_axis_updt_cmd_tready;
  wire [0:0]s_axis_updt_cmd_tvalid_reg;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_btt_is_zero;
  wire sig_cmd_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2all_tlast_error;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_load_input_cmd;
  wire sig_mmap_reset_reg_reg;
  wire sig_mmap_reset_reg_reg_0;
  wire sig_stat2wsc_status_ready;
  wire sig_wsc2stat_status_valid;
  wire [26:0]\update_address_reg[31] ;
  wire updt_decerr_i;
  wire updt_done_reg;
  wire updt_interr_i;
  wire updt_slverr_i;

  top_blk_axi_cdma_0_0_axi_sg_fifo__parameterized1 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.D(D),
        .E(E),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg (\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (sig_stat2wsc_status_ready),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .p_18_out(p_18_out),
        .p_5_out(p_5_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_done_2(sig_init_done_2),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg_0),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .updt_decerr_i(updt_decerr_i),
        .updt_done_reg(updt_done_reg),
        .updt_interr_i(updt_interr_i),
        .updt_slverr_i(updt_slverr_i));
  top_blk_axi_cdma_0_0_axi_sg_fifo I_CMD_FIFO
       (.\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .Q(Q),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .p_20_out(p_20_out),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .s_axis_updt_cmd_tvalid_reg(s_axis_updt_cmd_tvalid_reg),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_btt_is_zero(sig_btt_is_zero),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_init_done_1(sig_init_done_1),
        .sig_load_input_cmd(sig_load_input_cmd),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg),
        .\update_address_reg[31] (\update_address_reg[31] ));
endmodule

(* ORIG_REF_NAME = "axi_sg_cmd_status" *) 
module top_blk_axi_cdma_0_0_axi_sg_cmd_status_1
   (sig_init_done,
    sig_init_done_0,
    s_axis_ftch_cmd_tready,
    sig_btt_is_zero_reg_reg,
    ftch_done_reg,
    ftch_decerr_i,
    ftch_slverr_i,
    sig_rd_sts_tag_reg0,
    sig_load_input_cmd,
    Q,
    sig_mmap_reset_reg_reg,
    m_axi_aclk,
    sig_mmap_reset_reg_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_rsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_cmd_reg_empty,
    s_axis_ftch_cmd_tvalid,
    sig_addr2rsc_cmd_fifo_empty,
    p_18_out,
    sig_rd_sts_okay_reg,
    sig_rsc2stat_status,
    E,
    D);
  output sig_init_done;
  output sig_init_done_0;
  output s_axis_ftch_cmd_tready;
  output sig_btt_is_zero_reg_reg;
  output ftch_done_reg;
  output ftch_decerr_i;
  output ftch_slverr_i;
  output sig_rd_sts_tag_reg0;
  output sig_load_input_cmd;
  output [26:0]Q;
  input sig_mmap_reset_reg_reg;
  input m_axi_aclk;
  input sig_mmap_reset_reg_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_rsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  input sig_cmd_reg_empty;
  input s_axis_ftch_cmd_tvalid;
  input sig_addr2rsc_cmd_fifo_empty;
  input p_18_out;
  input sig_rd_sts_okay_reg;
  input [1:0]sig_rsc2stat_status;
  input [0:0]E;
  input [27:0]D;

  wire [27:0]D;
  wire [0:0]E;
  wire [26:0]Q;
  wire ftch_decerr_i;
  wire ftch_done_reg;
  wire ftch_slverr_i;
  wire m_axi_aclk;
  wire p_18_out;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_btt_is_zero_reg_reg;
  wire sig_cmd_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_load_input_cmd;
  wire sig_mmap_reset_reg_reg;
  wire sig_mmap_reset_reg_reg_0;
  wire sig_rd_sts_okay_reg;
  wire sig_rd_sts_tag_reg0;
  wire [1:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;

  top_blk_axi_cdma_0_0_axi_sg_fifo__parameterized1_2 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.ftch_decerr_i(ftch_decerr_i),
        .ftch_done_reg(ftch_done_reg),
        .ftch_slverr_i(ftch_slverr_i),
        .m_axi_aclk(m_axi_aclk),
        .p_18_out(p_18_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_init_done_0(sig_init_done_0),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg_0),
        .sig_rd_sts_okay_reg(sig_rd_sts_okay_reg),
        .sig_rd_sts_tag_reg0(sig_rd_sts_tag_reg0),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  top_blk_axi_cdma_0_0_axi_sg_fifo_3 I_CMD_FIFO
       (.D(D),
        .E(E),
        .Q(Q),
        .m_axi_aclk(m_axi_aclk),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_btt_is_zero_reg_reg(sig_btt_is_zero_reg_reg),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_init_done(sig_init_done),
        .sig_load_input_cmd(sig_load_input_cmd),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg));
endmodule

module top_blk_axi_cdma_0_0_axi_sg_datamover
   (sig_init_done,
    sig_init_done_0,
    m_axi_sg_arburst,
    m_axi_sg_arvalid,
    m_axi_sg_rready,
    SR,
    sig_init_done_1,
    sig_init_done_2,
    sig_init_done_3,
    sig_init_done_4,
    m_axi_sg_awsize,
    m_axi_sg_awvalid,
    m_axi_sg_arlen,
    m_axi_sg_awaddr,
    s_axis_ftch_cmd_tready,
    s_axis_updt_cmd_tready,
    \m_axi_sg_wstrb[0] ,
    ftch_done_reg,
    ftch_decerr_i,
    ftch_slverr_i,
    m_axi_sg_bready,
    m_axi_sg_wvalid,
    \pntr_cs_reg[1] ,
    p_2_out,
    m_axi_sg_wlast,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    updt_done_reg,
    m_axi_sg_araddr,
    sig_mmap_reset_reg_reg,
    m_axi_aclk,
    sig_mmap_reset_reg_reg_0,
    sig_mmap_reset_reg_reg_1,
    sig_mmap_reset_reg_reg_2,
    sig_mmap_reset_reg_reg_3,
    sig_mmap_reset_reg_reg_4,
    sig_rst2dm_resetn,
    m_axi_sg_bvalid,
    follower_full_mm2s,
    p_38_out,
    m_axi_sg_wready,
    Q,
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    m_axi_sg_arready,
    m_axi_sg_awready,
    s_axis_ftch_cmd_tvalid,
    p_18_out,
    p_20_out,
    m_axi_sg_rresp,
    m_axi_sg_bresp,
    E,
    D,
    s_axis_updt_cmd_tvalid_reg,
    \update_address_reg[31] );
  output sig_init_done;
  output sig_init_done_0;
  output [0:0]m_axi_sg_arburst;
  output m_axi_sg_arvalid;
  output m_axi_sg_rready;
  output [0:0]SR;
  output sig_init_done_1;
  output sig_init_done_2;
  output sig_init_done_3;
  output sig_init_done_4;
  output [0:0]m_axi_sg_awsize;
  output m_axi_sg_awvalid;
  output [0:0]m_axi_sg_arlen;
  output [27:0]m_axi_sg_awaddr;
  output s_axis_ftch_cmd_tready;
  output s_axis_updt_cmd_tready;
  output \m_axi_sg_wstrb[0] ;
  output ftch_done_reg;
  output ftch_decerr_i;
  output ftch_slverr_i;
  output m_axi_sg_bready;
  output m_axi_sg_wvalid;
  output \pntr_cs_reg[1] ;
  output p_2_out;
  output m_axi_sg_wlast;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  output updt_done_reg;
  output [25:0]m_axi_sg_araddr;
  input sig_mmap_reset_reg_reg;
  input m_axi_aclk;
  input sig_mmap_reset_reg_reg_0;
  input sig_mmap_reset_reg_reg_1;
  input sig_mmap_reset_reg_reg_2;
  input sig_mmap_reset_reg_reg_3;
  input sig_mmap_reset_reg_reg_4;
  input sig_rst2dm_resetn;
  input m_axi_sg_bvalid;
  input follower_full_mm2s;
  input p_38_out;
  input m_axi_sg_wready;
  input [0:0]Q;
  input \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  input m_axi_sg_arready;
  input m_axi_sg_awready;
  input s_axis_ftch_cmd_tvalid;
  input p_18_out;
  input p_20_out;
  input [1:0]m_axi_sg_rresp;
  input [1:0]m_axi_sg_bresp;
  input [0:0]E;
  input [27:0]D;
  input [0:0]s_axis_updt_cmd_tvalid_reg;
  input [26:0]\update_address_reg[31] ;

  wire [27:0]D;
  wire [0:0]E;
  wire \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire follower_full_mm2s;
  wire ftch_decerr_i;
  wire ftch_done_reg;
  wire ftch_slverr_i;
  wire m_axi_aclk;
  wire [25:0]m_axi_sg_araddr;
  wire [0:0]m_axi_sg_arburst;
  wire [0:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire m_axi_sg_arvalid;
  wire [27:0]m_axi_sg_awaddr;
  wire m_axi_sg_awready;
  wire [0:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire \m_axi_sg_wstrb[0] ;
  wire m_axi_sg_wvalid;
  wire p_18_out;
  wire p_20_out;
  wire p_2_out;
  wire p_38_out;
  wire \pntr_cs_reg[1] ;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire s_axis_updt_cmd_tready;
  wire [0:0]s_axis_updt_cmd_tvalid_reg;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_done_4;
  wire sig_mmap_reset_reg_reg;
  wire sig_mmap_reset_reg_reg_0;
  wire sig_mmap_reset_reg_reg_1;
  wire sig_mmap_reset_reg_reg_2;
  wire sig_mmap_reset_reg_reg_3;
  wire sig_mmap_reset_reg_reg_4;
  wire sig_rst2dm_resetn;
  wire [26:0]\update_address_reg[31] ;
  wire updt_decerr_i;
  wire updt_done_reg;
  wire updt_interr_i;
  wire updt_slverr_i;

  top_blk_axi_cdma_0_0_axi_sg_mm2s_basic_wrap \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER 
       (.D(D),
        .E(E),
        .ftch_decerr_i(ftch_decerr_i),
        .ftch_done_reg(ftch_done_reg),
        .ftch_slverr_i(ftch_slverr_i),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .\m_axi_sg_wstrb[0] (\m_axi_sg_wstrb[0] ),
        .mm2s_rready_reg(SR),
        .p_18_out(p_18_out),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg),
        .sig_mmap_reset_reg_reg_0(sig_mmap_reset_reg_reg_0),
        .sig_rst2dm_resetn(sig_rst2dm_resetn));
  top_blk_axi_cdma_0_0_axi_sg_s2mm_basic_wrap \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER 
       (.\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg (\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ),
        .Q(Q),
        .SR(SR),
        .follower_full_mm2s(follower_full_mm2s),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .p_18_out(p_18_out),
        .p_20_out(p_20_out),
        .p_2_out(p_2_out),
        .p_38_out(p_38_out),
        .\pntr_cs_reg[1] (\pntr_cs_reg[1] ),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .s_axis_updt_cmd_tvalid_reg(s_axis_updt_cmd_tvalid_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(\m_axi_sg_wstrb[0] ),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_2(sig_init_done_2),
        .sig_init_done_3(sig_init_done_3),
        .sig_init_done_4(sig_init_done_4),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg_1),
        .sig_mmap_reset_reg_reg_0(sig_mmap_reset_reg_reg_2),
        .sig_mmap_reset_reg_reg_1(sig_mmap_reset_reg_reg_3),
        .sig_mmap_reset_reg_reg_2(sig_mmap_reset_reg_reg_4),
        .\update_address_reg[31] (\update_address_reg[31] ),
        .updt_decerr_i(updt_decerr_i),
        .updt_done_reg(updt_done_reg),
        .updt_interr_i(updt_interr_i),
        .updt_slverr_i(updt_slverr_i));
endmodule

module top_blk_axi_cdma_0_0_axi_sg_fifo
   (sig_init_done_1,
    s_axis_updt_cmd_tready,
    sig_load_input_cmd,
    sig_btt_is_zero,
    Q,
    sig_mmap_reset_reg_reg,
    m_axi_aclk,
    SR,
    sig_cmd_reg_empty,
    p_20_out,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    s_axis_updt_cmd_tvalid_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_addr2wsc_cmd_fifo_empty,
    sig_data2all_tlast_error,
    \update_address_reg[31] );
  output sig_init_done_1;
  output s_axis_updt_cmd_tready;
  output sig_load_input_cmd;
  output sig_btt_is_zero;
  output [27:0]Q;
  input sig_mmap_reset_reg_reg;
  input m_axi_aclk;
  input [0:0]SR;
  input sig_cmd_reg_empty;
  input p_20_out;
  input \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  input [0:0]s_axis_updt_cmd_tvalid_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_addr2wsc_cmd_fifo_empty;
  input sig_data2all_tlast_error;
  input [26:0]\update_address_reg[31] ;

  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire [27:0]Q;
  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ;
  wire m_axi_aclk;
  wire p_20_out;
  wire s_axis_updt_cmd_tready;
  wire [0:0]s_axis_updt_cmd_tvalid_reg;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_btt_is_zero;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2all_tlast_error;
  wire sig_init_done_1;
  wire sig_load_input_cmd;
  wire sig_mmap_reset_reg_reg;
  wire [26:0]\update_address_reg[31] ;

  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] 
       (.C(m_axi_aclk),
        .CE(s_axis_updt_cmd_tvalid_reg),
        .D(1'b1),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36] 
       (.C(m_axi_aclk),
        .CE(s_axis_updt_cmd_tvalid_reg),
        .D(\update_address_reg[31] [0]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_aclk),
        .CE(s_axis_updt_cmd_tvalid_reg),
        .D(\update_address_reg[31] [1]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_aclk),
        .CE(s_axis_updt_cmd_tvalid_reg),
        .D(\update_address_reg[31] [2]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_aclk),
        .CE(s_axis_updt_cmd_tvalid_reg),
        .D(\update_address_reg[31] [3]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_aclk),
        .CE(s_axis_updt_cmd_tvalid_reg),
        .D(\update_address_reg[31] [4]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_aclk),
        .CE(s_axis_updt_cmd_tvalid_reg),
        .D(\update_address_reg[31] [5]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_aclk),
        .CE(s_axis_updt_cmd_tvalid_reg),
        .D(\update_address_reg[31] [6]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_aclk),
        .CE(s_axis_updt_cmd_tvalid_reg),
        .D(\update_address_reg[31] [7]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_aclk),
        .CE(s_axis_updt_cmd_tvalid_reg),
        .D(\update_address_reg[31] [8]),
        .Q(Q[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_aclk),
        .CE(s_axis_updt_cmd_tvalid_reg),
        .D(\update_address_reg[31] [9]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_aclk),
        .CE(s_axis_updt_cmd_tvalid_reg),
        .D(\update_address_reg[31] [10]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_aclk),
        .CE(s_axis_updt_cmd_tvalid_reg),
        .D(\update_address_reg[31] [11]),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_aclk),
        .CE(s_axis_updt_cmd_tvalid_reg),
        .D(\update_address_reg[31] [12]),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_aclk),
        .CE(s_axis_updt_cmd_tvalid_reg),
        .D(\update_address_reg[31] [13]),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_aclk),
        .CE(s_axis_updt_cmd_tvalid_reg),
        .D(\update_address_reg[31] [14]),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_aclk),
        .CE(s_axis_updt_cmd_tvalid_reg),
        .D(\update_address_reg[31] [15]),
        .Q(Q[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_aclk),
        .CE(s_axis_updt_cmd_tvalid_reg),
        .D(\update_address_reg[31] [16]),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_aclk),
        .CE(s_axis_updt_cmd_tvalid_reg),
        .D(\update_address_reg[31] [17]),
        .Q(Q[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_aclk),
        .CE(s_axis_updt_cmd_tvalid_reg),
        .D(\update_address_reg[31] [18]),
        .Q(Q[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_aclk),
        .CE(s_axis_updt_cmd_tvalid_reg),
        .D(\update_address_reg[31] [19]),
        .Q(Q[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_aclk),
        .CE(s_axis_updt_cmd_tvalid_reg),
        .D(\update_address_reg[31] [20]),
        .Q(Q[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_aclk),
        .CE(s_axis_updt_cmd_tvalid_reg),
        .D(\update_address_reg[31] [21]),
        .Q(Q[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_aclk),
        .CE(s_axis_updt_cmd_tvalid_reg),
        .D(\update_address_reg[31] [22]),
        .Q(Q[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_aclk),
        .CE(s_axis_updt_cmd_tvalid_reg),
        .D(\update_address_reg[31] [23]),
        .Q(Q[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_aclk),
        .CE(s_axis_updt_cmd_tvalid_reg),
        .D(\update_address_reg[31] [24]),
        .Q(Q[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_aclk),
        .CE(s_axis_updt_cmd_tvalid_reg),
        .D(\update_address_reg[31] [25]),
        .Q(Q[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_aclk),
        .CE(s_axis_updt_cmd_tvalid_reg),
        .D(\update_address_reg[31] [26]),
        .Q(Q[27]),
        .R(SR));
  LUT6 #(
    .INIT(64'hF2F2F2F2FFF2F2F2)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1 
       (.I0(s_axis_updt_cmd_tready),
        .I1(p_20_out),
        .I2(sig_init_done_1),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_cmd_reg_empty),
        .I5(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1_n_0 ),
        .Q(s_axis_updt_cmd_tready),
        .R(SR));
  LUT6 #(
    .INIT(64'hC8C8C8C808C8C8C8)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(s_axis_updt_cmd_tvalid_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_cmd_reg_empty),
        .I4(sig_addr2wsc_cmd_fifo_empty),
        .I5(sig_data2all_tlast_error),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_is_zero_reg_i_1
       (.I0(Q[0]),
        .O(sig_btt_is_zero));
  LUT2 #(
    .INIT(4'h8)) 
    sig_cmd_reg_empty_i_2__0
       (.I0(sig_cmd2mstr_cmd_valid),
        .I1(sig_cmd_reg_empty),
        .O(sig_load_input_cmd));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_mmap_reset_reg_reg),
        .Q(sig_init_done_1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module top_blk_axi_cdma_0_0_axi_sg_fifo_3
   (sig_init_done,
    s_axis_ftch_cmd_tready,
    sig_btt_is_zero_reg_reg,
    sig_load_input_cmd,
    Q,
    sig_mmap_reset_reg_reg,
    m_axi_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_cmd_reg_empty,
    s_axis_ftch_cmd_tvalid,
    sig_addr2rsc_cmd_fifo_empty,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    E,
    D);
  output sig_init_done;
  output s_axis_ftch_cmd_tready;
  output sig_btt_is_zero_reg_reg;
  output sig_load_input_cmd;
  output [26:0]Q;
  input sig_mmap_reset_reg_reg;
  input m_axi_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_cmd_reg_empty;
  input s_axis_ftch_cmd_tvalid;
  input sig_addr2rsc_cmd_fifo_empty;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  input [0:0]E;
  input [27:0]D;

  wire [27:0]D;
  wire [0:0]E;
  wire [26:0]Q;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg_n_0_[4] ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg_n_0_[5] ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ;
  wire m_axi_aclk;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_btt_is_zero_reg_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_init_done;
  wire sig_load_input_cmd;
  wire sig_mmap_reset_reg_reg;

  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(1'b1),
        .Q(Q[0]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(Q[1]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(Q[2]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[4]),
        .Q(Q[3]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[5]),
        .Q(Q[4]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[6]),
        .Q(Q[5]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[7]),
        .Q(Q[6]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[8]),
        .Q(Q[7]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[9]),
        .Q(Q[8]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[10]),
        .Q(Q[9]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[11]),
        .Q(Q[10]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[12]),
        .Q(Q[11]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[13]),
        .Q(Q[12]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg_n_0_[4] ),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[14]),
        .Q(Q[13]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[15]),
        .Q(Q[14]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[16]),
        .Q(Q[15]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[17]),
        .Q(Q[16]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[18]),
        .Q(Q[17]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[19]),
        .Q(Q[18]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[20]),
        .Q(Q[19]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[21]),
        .Q(Q[20]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[22]),
        .Q(Q[21]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[23]),
        .Q(Q[22]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg_n_0_[5] ),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[24]),
        .Q(Q[23]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[25]),
        .Q(Q[24]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[26]),
        .Q(Q[25]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[27]),
        .Q(Q[26]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  LUT6 #(
    .INIT(64'hFFF2F2F2F2F2F2F2)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1 
       (.I0(s_axis_ftch_cmd_tready),
        .I1(s_axis_ftch_cmd_tvalid),
        .I2(sig_init_done),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_cmd_reg_empty),
        .I5(sig_addr2rsc_cmd_fifo_empty),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0 ),
        .Q(s_axis_ftch_cmd_tready),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  LUT6 #(
    .INIT(64'h0080F080F080F080)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(s_axis_ftch_cmd_tvalid),
        .I1(s_axis_ftch_cmd_tready),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_cmd_reg_empty),
        .I5(sig_addr2rsc_cmd_fifo_empty),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_is_zero_reg_i_1__0
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg_n_0_[5] ),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg_n_0_[4] ),
        .O(sig_btt_is_zero_reg_reg));
  LUT2 #(
    .INIT(4'h8)) 
    sig_cmd_reg_empty_i_2
       (.I0(sig_cmd2mstr_cmd_valid),
        .I1(sig_cmd_reg_empty),
        .O(sig_load_input_cmd));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_mmap_reset_reg_reg),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module top_blk_axi_cdma_0_0_axi_sg_fifo__parameterized1
   (sig_init_done_2,
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    p_5_out,
    updt_done_reg,
    sig_mmap_reset_reg_reg,
    m_axi_aclk,
    SR,
    sig_wsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_18_out,
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ,
    E,
    D);
  output sig_init_done_2;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  output p_5_out;
  output updt_done_reg;
  input sig_mmap_reset_reg_reg;
  input m_axi_aclk;
  input [0:0]SR;
  input sig_wsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_18_out;
  input \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ;
  input [0:0]E;
  input [3:0]D;

  wire [3:0]D;
  wire [0:0]E;
  wire \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ;
  wire m_axi_aclk;
  wire [7:4]m_axis_updt_sts_tdata;
  wire m_axis_updt_sts_tvalid;
  wire p_18_out;
  wire p_5_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_done_2;
  wire sig_mmap_reset_reg_reg;
  wire sig_wsc2stat_status_valid;
  wire updt_decerr_i;
  wire updt_done_reg;
  wire updt_interr_i;
  wire updt_slverr_i;

  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1 
       (.I0(\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .I1(sig_wsc2stat_status_valid),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(m_axis_updt_sts_tdata[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(m_axis_updt_sts_tdata[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(m_axis_updt_sts_tdata[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(m_axis_updt_sts_tdata[7]),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFF2F2F2)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2 
       (.I0(\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .I1(sig_wsc2stat_status_valid),
        .I2(sig_init_done_2),
        .I3(m_axis_updt_sts_tvalid),
        .I4(p_18_out),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0 ),
        .Q(\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'h0080F080)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(sig_wsc2stat_status_valid),
        .I1(\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(m_axis_updt_sts_tvalid),
        .I4(p_18_out),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ),
        .Q(m_axis_updt_sts_tvalid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_mmap_reset_reg_reg),
        .Q(sig_init_done_2),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h8)) 
    updt_decerr_i_i_1
       (.I0(m_axis_updt_sts_tvalid),
        .I1(m_axis_updt_sts_tdata[5]),
        .O(updt_decerr_i));
  LUT6 #(
    .INIT(64'hFFFE000000000000)) 
    updt_done_i_1
       (.I0(m_axis_updt_sts_tdata[4]),
        .I1(m_axis_updt_sts_tdata[7]),
        .I2(m_axis_updt_sts_tdata[5]),
        .I3(m_axis_updt_sts_tdata[6]),
        .I4(m_axis_updt_sts_tvalid),
        .I5(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ),
        .O(updt_done_reg));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h8)) 
    updt_interr_i_i_1
       (.I0(m_axis_updt_sts_tvalid),
        .I1(m_axis_updt_sts_tdata[4]),
        .O(updt_interr_i));
  LUT2 #(
    .INIT(4'h8)) 
    updt_slverr_i_i_1
       (.I0(m_axis_updt_sts_tvalid),
        .I1(m_axis_updt_sts_tdata[6]),
        .O(updt_slverr_i));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module top_blk_axi_cdma_0_0_axi_sg_fifo__parameterized1_2
   (sig_init_done_0,
    ftch_done_reg,
    ftch_decerr_i,
    ftch_slverr_i,
    sig_rd_sts_tag_reg0,
    sig_mmap_reset_reg_reg,
    m_axi_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_rsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    p_18_out,
    sig_rd_sts_okay_reg,
    sig_rsc2stat_status);
  output sig_init_done_0;
  output ftch_done_reg;
  output ftch_decerr_i;
  output ftch_slverr_i;
  output sig_rd_sts_tag_reg0;
  input sig_mmap_reset_reg_reg;
  input m_axi_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_rsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  input p_18_out;
  input sig_rd_sts_okay_reg;
  input [1:0]sig_rsc2stat_status;

  wire \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ;
  wire ftch_decerr_i;
  wire ftch_done_reg;
  wire ftch_slverr_i;
  wire m_axi_aclk;
  wire [7:5]m_axis_ftch_sts_tdata;
  wire m_axis_ftch_sts_tvalid;
  wire p_18_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_init_done_0;
  wire sig_mmap_reset_reg_reg;
  wire sig_rd_sts_okay_reg;
  wire sig_rd_sts_tag_reg0;
  wire [1:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1 
       (.I0(sig_rsc2stat_status[0]),
        .I1(sig_rsc2stat_status_valid),
        .I2(sig_stat2rsc_status_ready),
        .I3(m_axis_ftch_sts_tdata[5]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1 
       (.I0(sig_rsc2stat_status[1]),
        .I1(sig_rsc2stat_status_valid),
        .I2(sig_stat2rsc_status_ready),
        .I3(m_axis_ftch_sts_tdata[6]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1 
       (.I0(sig_rd_sts_okay_reg),
        .I1(sig_rsc2stat_status_valid),
        .I2(sig_stat2rsc_status_ready),
        .I3(m_axis_ftch_sts_tdata[7]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1_n_0 ),
        .Q(m_axis_ftch_sts_tdata[5]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1_n_0 ),
        .Q(m_axis_ftch_sts_tdata[6]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1_n_0 ),
        .Q(m_axis_ftch_sts_tdata[7]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  LUT5 #(
    .INIT(32'hFFF2F2F2)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0 
       (.I0(sig_stat2rsc_status_ready),
        .I1(sig_rsc2stat_status_valid),
        .I2(sig_init_done_0),
        .I3(p_18_out),
        .I4(m_axis_ftch_sts_tvalid),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0 ),
        .Q(sig_stat2rsc_status_ready),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'h0080F080)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(sig_rsc2stat_status_valid),
        .I1(sig_stat2rsc_status_ready),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .I3(m_axis_ftch_sts_tvalid),
        .I4(p_18_out),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ),
        .Q(m_axis_ftch_sts_tvalid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ftch_decerr_i_i_1
       (.I0(m_axis_ftch_sts_tvalid),
        .I1(m_axis_ftch_sts_tdata[5]),
        .O(ftch_decerr_i));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ftch_done_i_1
       (.I0(m_axis_ftch_sts_tvalid),
        .I1(m_axis_ftch_sts_tdata[7]),
        .O(ftch_done_reg));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ftch_slverr_i_i_1
       (.I0(m_axis_ftch_sts_tvalid),
        .I1(m_axis_ftch_sts_tdata[6]),
        .O(ftch_slverr_i));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_mmap_reset_reg_reg),
        .Q(sig_init_done_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    sig_rd_sts_decerr_reg_i_1
       (.I0(sig_stat2rsc_status_ready),
        .I1(sig_rsc2stat_status_valid),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .O(sig_rd_sts_tag_reg0));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module top_blk_axi_cdma_0_0_axi_sg_fifo__parameterized2
   (sig_init_done_3,
    \INFERRED_GEN.cnt_i_reg[2] ,
    m_axi_sg_bready,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    out,
    p_2_out,
    SR,
    m_axi_aclk,
    sig_mmap_reset_reg_reg,
    sig_coelsc_reg_empty,
    Q,
    m_axi_sg_bvalid,
    sig_data2wsc_calc_err_reg,
    D,
    m_axi_sg_bresp);
  output sig_init_done_3;
  output [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  output m_axi_sg_bready;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output [0:0]out;
  output p_2_out;
  input [0:0]SR;
  input m_axi_aclk;
  input sig_mmap_reset_reg_reg;
  input sig_coelsc_reg_empty;
  input [0:0]Q;
  input m_axi_sg_bvalid;
  input [0:0]sig_data2wsc_calc_err_reg;
  input [1:0]D;
  input [1:0]m_axi_sg_bresp;

  wire [1:0]D;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [0:0]out;
  wire p_2_out;
  wire sig_coelsc_reg_empty;
  wire [0:0]sig_data2wsc_calc_err_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done_3;
  wire sig_mmap_reset_reg_reg;

  top_blk_axi_cdma_0_0_srl_fifo_f \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .out(out),
        .p_2_out(p_2_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_calc_err_reg(sig_data2wsc_calc_err_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done_3),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_mmap_reset_reg_reg),
        .Q(sig_init_done_3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module top_blk_axi_cdma_0_0_axi_sg_fifo__parameterized3
   (\INFERRED_GEN.cnt_i_reg[0] ,
    sig_init_done_4,
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ,
    p_4_out,
    Q,
    sig_push_coelsc_reg,
    sig_wr_fifo,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ,
    SR,
    m_axi_aclk,
    sig_mmap_reset_reg_reg,
    D,
    out,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[2] ,
    in);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_init_done_4;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  output [1:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  output p_4_out;
  output [0:0]Q;
  output sig_push_coelsc_reg;
  output sig_wr_fifo;
  output \INFERRED_GEN.cnt_i_reg[0]_0 ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  input [0:0]SR;
  input m_axi_aclk;
  input sig_mmap_reset_reg_reg;
  input [2:0]D;
  input [0:0]out;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input [2:0]in;

  wire [2:0]D;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire [1:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [2:0]in;
  wire m_axi_aclk;
  wire [0:0]out;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done_4;
  wire sig_mmap_reset_reg_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_tlast_err_stop;
  wire sig_wr_fifo;

  top_blk_axi_cdma_0_0_srl_fifo_f__parameterized0 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 (sig_push_coelsc_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .SR(SR),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_4_out(p_4_out),
        .sel(sig_wr_fifo),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n_reg(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_tlast_err_stop(sig_tlast_err_stop));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done_4),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_mmap_reset_reg_reg),
        .Q(sig_init_done_4),
        .R(1'b0));
endmodule

module top_blk_axi_cdma_0_0_axi_sg_ftch_cmdsts_if
   (p_18_out,
    ftch_done,
    ftch_decerr,
    ftch_slverr,
    s_axis_ftch_cmd_tvalid,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ,
    \cdma_tvect_out[13] ,
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ,
    m_axi_aclk,
    SR,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    ftch_decerr_i,
    ftch_slverr_i,
    \ftch_cs_reg[0] ,
    s_axis_ftch_cmd_tready);
  output p_18_out;
  output ftch_done;
  output ftch_decerr;
  output ftch_slverr;
  output s_axis_ftch_cmd_tvalid;
  output [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ;
  output \cdma_tvect_out[13] ;
  input \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ;
  input m_axi_aclk;
  input [0:0]SR;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  input ftch_decerr_i;
  input ftch_slverr_i;
  input \ftch_cs_reg[0] ;
  input s_axis_ftch_cmd_tready;

  wire \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ;
  wire [0:0]SR;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire \cdma_tvect_out[13] ;
  wire \ftch_cs_reg[0] ;
  wire ftch_decerr;
  wire ftch_decerr_i;
  wire ftch_done;
  wire ftch_error_i_1_n_0;
  wire ftch_slverr;
  wire ftch_slverr_i;
  wire m_axi_aclk;
  wire p_18_out;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;

  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1 
       (.I0(s_axis_ftch_cmd_tvalid),
        .I1(s_axis_ftch_cmd_tready),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ));
  FDRE #(
    .INIT(1'b0)) 
    ftch_decerr_i_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ftch_decerr_i),
        .Q(ftch_decerr),
        .R(SR));
  FDRE ftch_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .Q(ftch_done),
        .R(SR));
  LUT3 #(
    .INIT(8'hFE)) 
    ftch_error_i_1
       (.I0(ftch_slverr),
        .I1(ftch_decerr),
        .I2(\cdma_tvect_out[13] ),
        .O(ftch_error_i_1_n_0));
  FDRE ftch_error_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ftch_error_i_1_n_0),
        .Q(\cdma_tvect_out[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ftch_slverr_i_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ftch_slverr_i),
        .Q(ftch_slverr),
        .R(SR));
  FDRE m_axis_ftch_sts_tready_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ),
        .Q(p_18_out),
        .R(1'b0));
  FDRE s_axis_ftch_cmd_tvalid_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\ftch_cs_reg[0] ),
        .Q(s_axis_ftch_cmd_tvalid),
        .R(SR));
endmodule

module top_blk_axi_cdma_0_0_axi_sg_ftch_mngr
   (p_18_out,
    sig_sg2sgcntlr_ftch_idle,
    s_axis_ftch_cmd_tvalid,
    sg_ftch_error0,
    \cdma_tvect_out[17] ,
    \cdma_tvect_out[15] ,
    \cdma_tvect_out[16] ,
    \cdma_tvect_out[13] ,
    D,
    \cdma_tvect_out[14] ,
    ch1_use_crntdesc,
    E,
    \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ,
    \ftch_error_addr_reg[31] ,
    ftch_error_capture,
    \ftch_error_addr_reg[31]_0 ,
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ,
    SR,
    sig_sg_run_reg,
    m_axi_aclk,
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    ftch_decerr_i,
    ftch_slverr_i,
    S,
    \taildesc_lsb_i_reg[21] ,
    \taildesc_lsb_i_reg[30] ,
    ch1_ftch_pause,
    cdma_tvect_out,
    sig_sgcntlr2sg_desc_flush,
    ch1_nxtdesc_wren,
    Q,
    m_axi_sg_rvalid,
    s_axis_ftch_cmd_tready,
    \updt_error_addr_reg[31] ,
    ch1_ftch_queue_empty,
    \GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg ,
    queue_sinit,
    \dmacr_i_reg[6] ,
    \counter_reg[7] ,
    m_axi_sg_rdata,
    ftch_stale_desc,
    \curdesc_lsb_i_reg[31] );
  output p_18_out;
  output sig_sg2sgcntlr_ftch_idle;
  output s_axis_ftch_cmd_tvalid;
  output sg_ftch_error0;
  output \cdma_tvect_out[17] ;
  output \cdma_tvect_out[15] ;
  output \cdma_tvect_out[16] ;
  output \cdma_tvect_out[13] ;
  output [27:0]D;
  output \cdma_tvect_out[14] ;
  output ch1_use_crntdesc;
  output [0:0]E;
  output \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ;
  output [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ;
  output [25:0]\ftch_error_addr_reg[31] ;
  output ftch_error_capture;
  output [25:0]\ftch_error_addr_reg[31]_0 ;
  output \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ;
  input [0:0]SR;
  input sig_sg_run_reg;
  input m_axi_aclk;
  input \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  input ftch_decerr_i;
  input ftch_slverr_i;
  input [1:0]S;
  input [3:0]\taildesc_lsb_i_reg[21] ;
  input [2:0]\taildesc_lsb_i_reg[30] ;
  input ch1_ftch_pause;
  input [0:0]cdma_tvect_out;
  input sig_sgcntlr2sg_desc_flush;
  input ch1_nxtdesc_wren;
  input [0:0]Q;
  input m_axi_sg_rvalid;
  input s_axis_ftch_cmd_tready;
  input [25:0]\updt_error_addr_reg[31] ;
  input ch1_ftch_queue_empty;
  input \GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg ;
  input queue_sinit;
  input [0:0]\dmacr_i_reg[6] ;
  input \counter_reg[7] ;
  input [0:0]m_axi_sg_rdata;
  input ftch_stale_desc;
  input [25:0]\curdesc_lsb_i_reg[31] ;

  wire [27:0]D;
  wire [0:0]E;
  wire \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ;
  wire \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ;
  wire \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ;
  wire \GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg ;
  wire I_FTCH_SG_n_63;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire [0:0]cdma_tvect_out;
  wire \cdma_tvect_out[13] ;
  wire \cdma_tvect_out[14] ;
  wire \cdma_tvect_out[15] ;
  wire \cdma_tvect_out[16] ;
  wire \cdma_tvect_out[17] ;
  wire ch1_ftch_pause;
  wire ch1_ftch_queue_empty;
  wire ch1_nxtdesc_wren;
  wire ch1_sg_idle;
  wire ch1_use_crntdesc;
  wire \counter_reg[7] ;
  wire [25:0]\curdesc_lsb_i_reg[31] ;
  wire [0:0]\dmacr_i_reg[6] ;
  wire ftch_decerr;
  wire ftch_decerr_i;
  wire ftch_done;
  wire [25:0]\ftch_error_addr_reg[31] ;
  wire [25:0]\ftch_error_addr_reg[31]_0 ;
  wire ftch_error_capture;
  wire ftch_slverr;
  wire ftch_slverr_i;
  wire ftch_stale_desc;
  wire m_axi_aclk;
  wire [0:0]m_axi_sg_rdata;
  wire m_axi_sg_rvalid;
  wire p_18_out;
  wire queue_sinit;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire sg_ftch_error0;
  wire sig_sg2sgcntlr_ftch_idle;
  wire sig_sg_run_reg;
  wire sig_sgcntlr2sg_desc_flush;
  wire [3:0]\taildesc_lsb_i_reg[21] ;
  wire [2:0]\taildesc_lsb_i_reg[30] ;
  wire [25:0]\updt_error_addr_reg[31] ;

  top_blk_axi_cdma_0_0_axi_sg_ftch_cmdsts_if I_FTCH_CMDSTS_IF
       (.\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg (\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ),
        .SR(SR),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .\cdma_tvect_out[13] (\cdma_tvect_out[13] ),
        .\ftch_cs_reg[0] (I_FTCH_SG_n_63),
        .ftch_decerr(ftch_decerr),
        .ftch_decerr_i(ftch_decerr_i),
        .ftch_done(ftch_done),
        .ftch_slverr(ftch_slverr),
        .ftch_slverr_i(ftch_slverr_i),
        .m_axi_aclk(m_axi_aclk),
        .p_18_out(p_18_out),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid));
  top_blk_axi_cdma_0_0_axi_sg_ftch_pntr I_FTCH_PNTR_MNGR
       (.\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg (\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ),
        .\GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg (\GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg ),
        .S(S),
        .SR(SR),
        .ch1_nxtdesc_wren(ch1_nxtdesc_wren),
        .ch1_sg_idle(ch1_sg_idle),
        .ch1_use_crntdesc(ch1_use_crntdesc),
        .\curdesc_lsb_i_reg[31] (\curdesc_lsb_i_reg[31] ),
        .\ftch_error_addr_reg[31] (\ftch_error_addr_reg[31]_0 ),
        .m_axi_aclk(m_axi_aclk),
        .queue_sinit(queue_sinit),
        .sig_sg_run_reg(sig_sg_run_reg),
        .\taildesc_lsb_i_reg[21] (\taildesc_lsb_i_reg[21] ),
        .\taildesc_lsb_i_reg[30] (\taildesc_lsb_i_reg[30] ));
  top_blk_axi_cdma_0_0_axi_sg_ftch_sm I_FTCH_SG
       (.D({D[27:2],D[0]}),
        .E(E),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg (\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ),
        .\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg (\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ),
        .\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] (\ftch_error_addr_reg[31]_0 ),
        .\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg (\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ),
        .Q(Q),
        .SR(SR),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] (D[1]),
        .cdma_tvect_out(cdma_tvect_out),
        .\cdma_tvect_out[14] (\cdma_tvect_out[14] ),
        .\cdma_tvect_out[15] (\cdma_tvect_out[15] ),
        .\cdma_tvect_out[16] (\cdma_tvect_out[16] ),
        .\cdma_tvect_out[17] (\cdma_tvect_out[17] ),
        .ch1_ftch_pause(ch1_ftch_pause),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .ch1_sg_idle(ch1_sg_idle),
        .\counter_reg[7] (\counter_reg[7] ),
        .\dmacr_i_reg[6] (\dmacr_i_reg[6] ),
        .ftch_decerr(ftch_decerr),
        .ftch_done(ftch_done),
        .\ftch_error_addr_reg[31]_0 (\ftch_error_addr_reg[31] ),
        .ftch_error_capture(ftch_error_capture),
        .ftch_error_reg(\cdma_tvect_out[13] ),
        .ftch_slverr(ftch_slverr),
        .ftch_stale_desc(ftch_stale_desc),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .s_axis_ftch_cmd_tvalid_reg(I_FTCH_SG_n_63),
        .sg_ftch_error0(sg_ftch_error0),
        .sig_sg2sgcntlr_ftch_idle(sig_sg2sgcntlr_ftch_idle),
        .sig_sg_run_reg(sig_sg_run_reg),
        .sig_sgcntlr2sg_desc_flush(sig_sgcntlr2sg_desc_flush),
        .\updt_error_addr_reg[31] (\updt_error_addr_reg[31] ));
endmodule

module top_blk_axi_cdma_0_0_axi_sg_ftch_pntr
   (ch1_sg_idle,
    ch1_use_crntdesc,
    \ftch_error_addr_reg[31] ,
    SR,
    sig_sg_run_reg,
    m_axi_aclk,
    S,
    \taildesc_lsb_i_reg[21] ,
    \taildesc_lsb_i_reg[30] ,
    ch1_nxtdesc_wren,
    \GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg ,
    queue_sinit,
    \curdesc_lsb_i_reg[31] ,
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg );
  output ch1_sg_idle;
  output ch1_use_crntdesc;
  output [25:0]\ftch_error_addr_reg[31] ;
  input [0:0]SR;
  input sig_sg_run_reg;
  input m_axi_aclk;
  input [1:0]S;
  input [3:0]\taildesc_lsb_i_reg[21] ;
  input [2:0]\taildesc_lsb_i_reg[30] ;
  input ch1_nxtdesc_wren;
  input \GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg ;
  input queue_sinit;
  input [25:0]\curdesc_lsb_i_reg[31] ;
  input \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ;

  wire \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ;
  wire \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ;
  wire \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_1_n_0 ;
  wire \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1_n_0 ;
  wire \GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg ;
  wire [1:0]S;
  wire [0:0]SR;
  wire ch1_nxtdesc_wren;
  wire ch1_run_stop_d1;
  wire ch1_sg_idle;
  wire ch1_use_crntdesc;
  wire [25:0]\curdesc_lsb_i_reg[31] ;
  wire [25:0]\ftch_error_addr_reg[31] ;
  wire m_axi_aclk;
  wire p_2_in;
  wire p_2_in_carry__0_n_0;
  wire p_2_in_carry__0_n_1;
  wire p_2_in_carry__0_n_2;
  wire p_2_in_carry__0_n_3;
  wire p_2_in_carry__1_n_2;
  wire p_2_in_carry__1_n_3;
  wire p_2_in_carry_n_0;
  wire p_2_in_carry_n_1;
  wire p_2_in_carry_n_2;
  wire p_2_in_carry_n_3;
  wire queue_sinit;
  wire sig_sg_run_reg;
  wire [3:0]\taildesc_lsb_i_reg[21] ;
  wire [2:0]\taildesc_lsb_i_reg[30] ;
  wire [3:0]NLW_p_2_in_carry_O_UNCONNECTED;
  wire [3:0]NLW_p_2_in_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_p_2_in_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_p_2_in_carry__1_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'hE)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1 
       (.I0(ch1_use_crntdesc),
        .I1(ch1_nxtdesc_wren),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[10] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\curdesc_lsb_i_reg[31] [4]),
        .Q(\ftch_error_addr_reg[31] [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[11] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\curdesc_lsb_i_reg[31] [5]),
        .Q(\ftch_error_addr_reg[31] [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[12] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\curdesc_lsb_i_reg[31] [6]),
        .Q(\ftch_error_addr_reg[31] [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[13] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\curdesc_lsb_i_reg[31] [7]),
        .Q(\ftch_error_addr_reg[31] [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[14] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\curdesc_lsb_i_reg[31] [8]),
        .Q(\ftch_error_addr_reg[31] [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[15] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\curdesc_lsb_i_reg[31] [9]),
        .Q(\ftch_error_addr_reg[31] [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[16] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\curdesc_lsb_i_reg[31] [10]),
        .Q(\ftch_error_addr_reg[31] [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[17] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\curdesc_lsb_i_reg[31] [11]),
        .Q(\ftch_error_addr_reg[31] [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[18] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\curdesc_lsb_i_reg[31] [12]),
        .Q(\ftch_error_addr_reg[31] [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[19] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\curdesc_lsb_i_reg[31] [13]),
        .Q(\ftch_error_addr_reg[31] [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[20] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\curdesc_lsb_i_reg[31] [14]),
        .Q(\ftch_error_addr_reg[31] [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[21] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\curdesc_lsb_i_reg[31] [15]),
        .Q(\ftch_error_addr_reg[31] [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[22] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\curdesc_lsb_i_reg[31] [16]),
        .Q(\ftch_error_addr_reg[31] [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[23] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\curdesc_lsb_i_reg[31] [17]),
        .Q(\ftch_error_addr_reg[31] [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[24] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\curdesc_lsb_i_reg[31] [18]),
        .Q(\ftch_error_addr_reg[31] [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[25] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\curdesc_lsb_i_reg[31] [19]),
        .Q(\ftch_error_addr_reg[31] [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[26] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\curdesc_lsb_i_reg[31] [20]),
        .Q(\ftch_error_addr_reg[31] [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[27] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\curdesc_lsb_i_reg[31] [21]),
        .Q(\ftch_error_addr_reg[31] [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[28] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\curdesc_lsb_i_reg[31] [22]),
        .Q(\ftch_error_addr_reg[31] [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\curdesc_lsb_i_reg[31] [23]),
        .Q(\ftch_error_addr_reg[31] [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[30] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\curdesc_lsb_i_reg[31] [24]),
        .Q(\ftch_error_addr_reg[31] [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\curdesc_lsb_i_reg[31] [25]),
        .Q(\ftch_error_addr_reg[31] [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\curdesc_lsb_i_reg[31] [0]),
        .Q(\ftch_error_addr_reg[31] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[7] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\curdesc_lsb_i_reg[31] [1]),
        .Q(\ftch_error_addr_reg[31] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[8] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\curdesc_lsb_i_reg[31] [2]),
        .Q(\ftch_error_addr_reg[31] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[9] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\curdesc_lsb_i_reg[31] [3]),
        .Q(\ftch_error_addr_reg[31] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_run_stop_d1_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sg_run_reg),
        .Q(ch1_run_stop_d1),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF3222FFFF)) 
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_1 
       (.I0(ch1_sg_idle),
        .I1(\GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg ),
        .I2(ch1_nxtdesc_wren),
        .I3(p_2_in),
        .I4(sig_sg_run_reg),
        .I5(queue_sinit),
        .O(\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_1_n_0 ));
  FDRE \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_1_n_0 ),
        .Q(ch1_sg_idle),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000AE00)) 
    \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1 
       (.I0(ch1_use_crntdesc),
        .I1(sig_sg_run_reg),
        .I2(ch1_run_stop_d1),
        .I3(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ),
        .I4(ch1_nxtdesc_wren),
        .O(\GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1_n_0 ),
        .Q(ch1_use_crntdesc),
        .R(1'b0));
  CARRY4 p_2_in_carry
       (.CI(1'b0),
        .CO({p_2_in_carry_n_0,p_2_in_carry_n_1,p_2_in_carry_n_2,p_2_in_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_2_in_carry_O_UNCONNECTED[3:0]),
        .S({S,1'b1,1'b1}));
  CARRY4 p_2_in_carry__0
       (.CI(p_2_in_carry_n_0),
        .CO({p_2_in_carry__0_n_0,p_2_in_carry__0_n_1,p_2_in_carry__0_n_2,p_2_in_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_2_in_carry__0_O_UNCONNECTED[3:0]),
        .S(\taildesc_lsb_i_reg[21] ));
  CARRY4 p_2_in_carry__1
       (.CI(p_2_in_carry__0_n_0),
        .CO({NLW_p_2_in_carry__1_CO_UNCONNECTED[3],p_2_in,p_2_in_carry__1_n_2,p_2_in_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_2_in_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,\taildesc_lsb_i_reg[30] }));
endmodule

module top_blk_axi_cdma_0_0_axi_sg_ftch_q_mngr
   (ch1_nxtdesc_wren,
    ch1_ftch_queue_empty,
    ch1_ftch_pause,
    ftch_stale_desc,
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ,
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0 ,
    Q,
    \sig_fetch_update_reg_reg[31] ,
    SR,
    \GEN_CH1_FETCH.ch1_active_i_reg ,
    m_axi_aclk,
    \dmacr_i_reg[6] ,
    \curdesc_lsb_i_reg[31] ,
    ch1_use_crntdesc,
    m_axi_sg_rvalid,
    D,
    queue_sinit,
    E,
    m_axi_sg_rdata,
    \ftch_cs_reg[0] ,
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg );
  output ch1_nxtdesc_wren;
  output ch1_ftch_queue_empty;
  output ch1_ftch_pause;
  output ftch_stale_desc;
  output [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ;
  output \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0 ;
  output [0:0]Q;
  output [112:0]\sig_fetch_update_reg_reg[31] ;
  input [0:0]SR;
  input \GEN_CH1_FETCH.ch1_active_i_reg ;
  input m_axi_aclk;
  input \dmacr_i_reg[6] ;
  input [25:0]\curdesc_lsb_i_reg[31] ;
  input ch1_use_crntdesc;
  input m_axi_sg_rvalid;
  input [26:0]D;
  input queue_sinit;
  input [0:0]E;
  input [31:0]m_axi_sg_rdata;
  input [0:0]\ftch_cs_reg[0] ;
  input [0:0]\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ;

  wire [26:0]D;
  wire [0:0]E;
  wire [0:0]\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ;
  wire \GEN_CH1_FETCH.ch1_active_i_reg ;
  wire [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ;
  wire \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ch1_ftch_pause;
  wire ch1_ftch_queue_empty;
  wire ch1_nxtdesc_wren;
  wire ch1_use_crntdesc;
  wire \counter_reg_n_0_[0] ;
  wire \counter_reg_n_0_[3] ;
  wire \counter_reg_n_0_[4] ;
  wire \counter_reg_n_0_[5] ;
  wire [25:0]\curdesc_lsb_i_reg[31] ;
  wire \dmacr_i_reg[6] ;
  wire [0:0]\ftch_cs_reg[0] ;
  wire ftch_stale_desc;
  wire lsbnxtdesc_tready;
  wire m_axi_aclk;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rvalid;
  wire [31:6]nxtdesc_int;
  wire p_0_in4_in;
  wire p_0_in5_in;
  wire p_1_in;
  wire [63:0]p_3_out;
  wire queue_sinit;
  wire [112:0]\sig_fetch_update_reg_reg[31] ;

  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[32] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[0]),
        .Q(p_3_out[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[33] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[1]),
        .Q(p_3_out[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[34] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[2]),
        .Q(p_3_out[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[35] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[3]),
        .Q(p_3_out[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[36] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[4]),
        .Q(p_3_out[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[37] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[5]),
        .Q(p_3_out[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[38] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[6]),
        .Q(p_3_out[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[39] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[7]),
        .Q(p_3_out[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[40] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[8]),
        .Q(p_3_out[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[41] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[9]),
        .Q(p_3_out[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[42] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[10]),
        .Q(p_3_out[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[43] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[11]),
        .Q(p_3_out[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[44] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[12]),
        .Q(p_3_out[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[45] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[13]),
        .Q(p_3_out[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[46] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[14]),
        .Q(p_3_out[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[47] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[15]),
        .Q(p_3_out[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[48] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[16]),
        .Q(p_3_out[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[49] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[17]),
        .Q(p_3_out[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[50] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[18]),
        .Q(p_3_out[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[51] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[19]),
        .Q(p_3_out[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[52] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[20]),
        .Q(p_3_out[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[53] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[21]),
        .Q(p_3_out[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[54] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[22]),
        .Q(p_3_out[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[55] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[23]),
        .Q(p_3_out[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[56] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[24]),
        .Q(p_3_out[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[57] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[25]),
        .Q(p_3_out[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[58] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[26]),
        .Q(p_3_out[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[59] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[27]),
        .Q(p_3_out[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[60] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[28]),
        .Q(p_3_out[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[61] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[29]),
        .Q(p_3_out[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[62] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[30]),
        .Q(p_3_out[62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[63] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[31]),
        .Q(p_3_out[63]),
        .R(SR));
  FDRE \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg ),
        .Q(ch1_nxtdesc_wren),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[10]_i_1 
       (.I0(\curdesc_lsb_i_reg[31] [4]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc_int[10]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[11]_i_1 
       (.I0(\curdesc_lsb_i_reg[31] [5]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc_int[11]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[12]_i_1 
       (.I0(\curdesc_lsb_i_reg[31] [6]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc_int[12]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[13]_i_1 
       (.I0(\curdesc_lsb_i_reg[31] [7]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc_int[13]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[14]_i_1 
       (.I0(\curdesc_lsb_i_reg[31] [8]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc_int[14]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[15]_i_1 
       (.I0(\curdesc_lsb_i_reg[31] [9]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc_int[15]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[16]_i_1 
       (.I0(\curdesc_lsb_i_reg[31] [10]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc_int[16]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[17]_i_1 
       (.I0(\curdesc_lsb_i_reg[31] [11]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc_int[17]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[18]_i_1 
       (.I0(\curdesc_lsb_i_reg[31] [12]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc_int[18]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[19]_i_1 
       (.I0(\curdesc_lsb_i_reg[31] [13]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc_int[19]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[20]_i_1 
       (.I0(\curdesc_lsb_i_reg[31] [14]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc_int[20]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[21]_i_1 
       (.I0(\curdesc_lsb_i_reg[31] [15]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc_int[21]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[22]_i_1 
       (.I0(\curdesc_lsb_i_reg[31] [16]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc_int[22]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [16]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[23]_i_1 
       (.I0(\curdesc_lsb_i_reg[31] [17]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc_int[23]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [17]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[24]_i_1 
       (.I0(\curdesc_lsb_i_reg[31] [18]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc_int[24]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [18]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[25]_i_1 
       (.I0(\curdesc_lsb_i_reg[31] [19]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc_int[25]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [19]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[26]_i_1 
       (.I0(\curdesc_lsb_i_reg[31] [20]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc_int[26]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [20]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[27]_i_1 
       (.I0(\curdesc_lsb_i_reg[31] [21]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc_int[27]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [21]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[28]_i_1 
       (.I0(\curdesc_lsb_i_reg[31] [22]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc_int[28]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [22]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[29]_i_1 
       (.I0(\curdesc_lsb_i_reg[31] [23]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc_int[29]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [23]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[30]_i_1 
       (.I0(\curdesc_lsb_i_reg[31] [24]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc_int[30]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [24]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_2 
       (.I0(\curdesc_lsb_i_reg[31] [25]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc_int[31]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [25]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[6]_i_1 
       (.I0(\curdesc_lsb_i_reg[31] [0]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc_int[6]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[7]_i_1 
       (.I0(\curdesc_lsb_i_reg[31] [1]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc_int[7]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[8]_i_1 
       (.I0(\curdesc_lsb_i_reg[31] [2]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc_int[8]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[9]_i_1 
       (.I0(\curdesc_lsb_i_reg[31] [3]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc_int[9]),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [3]));
  top_blk_axi_cdma_0_0_axi_sg_ftch_queue \GEN_QUEUE.FTCH_QUEUE_I 
       (.\CDMA_REG2.data_concat_reg[63] (p_3_out),
        .D(D),
        .E(E),
        .Q(p_0_in4_in),
        .SR(SR),
        .ch1_ftch_pause(ch1_ftch_pause),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .\ftch_cs_reg[0] (\ftch_cs_reg[0] ),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_rdata(m_axi_sg_rdata[22:0]),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .queue_sinit(queue_sinit),
        .\sig_fetch_update_reg_reg[31] (\sig_fetch_update_reg_reg[31] ));
  LUT5 #(
    .INIT(32'h7777777F)) 
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_3 
       (.I0(m_axi_sg_rvalid),
        .I1(p_0_in5_in),
        .I2(D[0]),
        .I3(\counter_reg_n_0_[0] ),
        .I4(Q),
        .O(\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0 ));
  FDRE \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[6] ),
        .Q(ftch_stale_desc),
        .R(1'b0));
  FDSE \counter_reg[0] 
       (.C(m_axi_aclk),
        .CE(m_axi_sg_rvalid),
        .D(1'b0),
        .Q(\counter_reg_n_0_[0] ),
        .S(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ));
  FDRE \counter_reg[1] 
       (.C(m_axi_aclk),
        .CE(m_axi_sg_rvalid),
        .D(\counter_reg_n_0_[0] ),
        .Q(Q),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ));
  FDRE \counter_reg[2] 
       (.C(m_axi_aclk),
        .CE(m_axi_sg_rvalid),
        .D(Q),
        .Q(p_1_in),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ));
  FDRE \counter_reg[3] 
       (.C(m_axi_aclk),
        .CE(m_axi_sg_rvalid),
        .D(p_1_in),
        .Q(\counter_reg_n_0_[3] ),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ));
  FDRE \counter_reg[4] 
       (.C(m_axi_aclk),
        .CE(m_axi_sg_rvalid),
        .D(\counter_reg_n_0_[3] ),
        .Q(\counter_reg_n_0_[4] ),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ));
  FDRE \counter_reg[5] 
       (.C(m_axi_aclk),
        .CE(m_axi_sg_rvalid),
        .D(\counter_reg_n_0_[4] ),
        .Q(\counter_reg_n_0_[5] ),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ));
  FDRE \counter_reg[6] 
       (.C(m_axi_aclk),
        .CE(m_axi_sg_rvalid),
        .D(\counter_reg_n_0_[5] ),
        .Q(p_0_in4_in),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ));
  FDRE \counter_reg[7] 
       (.C(m_axi_aclk),
        .CE(m_axi_sg_rvalid),
        .D(p_0_in4_in),
        .Q(p_0_in5_in),
        .R(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[0] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[0]),
        .Q(p_3_out[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[10] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[10]),
        .Q(p_3_out[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[11] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[11]),
        .Q(p_3_out[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[12] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[12]),
        .Q(p_3_out[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[13] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[13]),
        .Q(p_3_out[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[14] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[14]),
        .Q(p_3_out[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[15] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[15]),
        .Q(p_3_out[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[16] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[16]),
        .Q(p_3_out[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[17] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[17]),
        .Q(p_3_out[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[18] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[18]),
        .Q(p_3_out[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[19] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[19]),
        .Q(p_3_out[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[1] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[1]),
        .Q(p_3_out[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[20] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[20]),
        .Q(p_3_out[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[21] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[21]),
        .Q(p_3_out[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[22] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[22]),
        .Q(p_3_out[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[23] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[23]),
        .Q(p_3_out[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[24] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[24]),
        .Q(p_3_out[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[25] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[25]),
        .Q(p_3_out[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[26] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[26]),
        .Q(p_3_out[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[27] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[27]),
        .Q(p_3_out[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[28] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[28]),
        .Q(p_3_out[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[29] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[29]),
        .Q(p_3_out[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[2] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[2]),
        .Q(p_3_out[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[30] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[30]),
        .Q(p_3_out[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[31] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[31]),
        .Q(p_3_out[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[3] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[3]),
        .Q(p_3_out[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[4] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[4]),
        .Q(p_3_out[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[5] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[5]),
        .Q(p_3_out[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[6] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[6]),
        .Q(p_3_out[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[7] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[7]),
        .Q(p_3_out[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[8] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[8]),
        .Q(p_3_out[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[9] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[9]),
        .Q(p_3_out[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    \nxtdesc_int[31]_i_1 
       (.I0(m_axi_sg_rvalid),
        .I1(\counter_reg_n_0_[0] ),
        .O(lsbnxtdesc_tready));
  FDRE \nxtdesc_int_reg[10] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[10]),
        .Q(nxtdesc_int[10]),
        .R(SR));
  FDRE \nxtdesc_int_reg[11] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[11]),
        .Q(nxtdesc_int[11]),
        .R(SR));
  FDRE \nxtdesc_int_reg[12] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[12]),
        .Q(nxtdesc_int[12]),
        .R(SR));
  FDRE \nxtdesc_int_reg[13] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[13]),
        .Q(nxtdesc_int[13]),
        .R(SR));
  FDRE \nxtdesc_int_reg[14] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[14]),
        .Q(nxtdesc_int[14]),
        .R(SR));
  FDRE \nxtdesc_int_reg[15] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[15]),
        .Q(nxtdesc_int[15]),
        .R(SR));
  FDRE \nxtdesc_int_reg[16] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[16]),
        .Q(nxtdesc_int[16]),
        .R(SR));
  FDRE \nxtdesc_int_reg[17] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[17]),
        .Q(nxtdesc_int[17]),
        .R(SR));
  FDRE \nxtdesc_int_reg[18] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[18]),
        .Q(nxtdesc_int[18]),
        .R(SR));
  FDRE \nxtdesc_int_reg[19] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[19]),
        .Q(nxtdesc_int[19]),
        .R(SR));
  FDRE \nxtdesc_int_reg[20] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[20]),
        .Q(nxtdesc_int[20]),
        .R(SR));
  FDRE \nxtdesc_int_reg[21] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[21]),
        .Q(nxtdesc_int[21]),
        .R(SR));
  FDRE \nxtdesc_int_reg[22] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[22]),
        .Q(nxtdesc_int[22]),
        .R(SR));
  FDRE \nxtdesc_int_reg[23] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[23]),
        .Q(nxtdesc_int[23]),
        .R(SR));
  FDRE \nxtdesc_int_reg[24] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[24]),
        .Q(nxtdesc_int[24]),
        .R(SR));
  FDRE \nxtdesc_int_reg[25] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[25]),
        .Q(nxtdesc_int[25]),
        .R(SR));
  FDRE \nxtdesc_int_reg[26] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[26]),
        .Q(nxtdesc_int[26]),
        .R(SR));
  FDRE \nxtdesc_int_reg[27] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[27]),
        .Q(nxtdesc_int[27]),
        .R(SR));
  FDRE \nxtdesc_int_reg[28] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[28]),
        .Q(nxtdesc_int[28]),
        .R(SR));
  FDRE \nxtdesc_int_reg[29] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[29]),
        .Q(nxtdesc_int[29]),
        .R(SR));
  FDRE \nxtdesc_int_reg[30] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[30]),
        .Q(nxtdesc_int[30]),
        .R(SR));
  FDRE \nxtdesc_int_reg[31] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[31]),
        .Q(nxtdesc_int[31]),
        .R(SR));
  FDRE \nxtdesc_int_reg[6] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[6]),
        .Q(nxtdesc_int[6]),
        .R(SR));
  FDRE \nxtdesc_int_reg[7] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[7]),
        .Q(nxtdesc_int[7]),
        .R(SR));
  FDRE \nxtdesc_int_reg[8] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[8]),
        .Q(nxtdesc_int[8]),
        .R(SR));
  FDRE \nxtdesc_int_reg[9] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[9]),
        .Q(nxtdesc_int[9]),
        .R(SR));
endmodule

module top_blk_axi_cdma_0_0_axi_sg_ftch_queue
   (ch1_ftch_queue_empty,
    ch1_ftch_pause,
    \sig_fetch_update_reg_reg[31] ,
    m_axi_aclk,
    Q,
    m_axi_sg_rvalid,
    D,
    queue_sinit,
    E,
    SR,
    \ftch_cs_reg[0] ,
    m_axi_sg_rdata,
    \CDMA_REG2.data_concat_reg[63] );
  output ch1_ftch_queue_empty;
  output ch1_ftch_pause;
  output [112:0]\sig_fetch_update_reg_reg[31] ;
  input m_axi_aclk;
  input [0:0]Q;
  input m_axi_sg_rvalid;
  input [26:0]D;
  input queue_sinit;
  input [0:0]E;
  input [0:0]SR;
  input [0:0]\ftch_cs_reg[0] ;
  input [22:0]m_axi_sg_rdata;
  input [63:0]\CDMA_REG2.data_concat_reg[63] ;

  wire [63:0]\CDMA_REG2.data_concat_reg[63] ;
  wire [26:0]D;
  wire [0:0]E;
  wire \GEN_MM2S.queue_empty_new_i_1_n_0 ;
  wire \GEN_MM2S.queue_full_new_i_1_n_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ch1_ftch_pause;
  wire ch1_ftch_queue_empty;
  wire [31:6]current_bd;
  wire [0:0]\ftch_cs_reg[0] ;
  wire m_axi_aclk;
  wire [22:0]m_axi_sg_rdata;
  wire m_axi_sg_rvalid;
  wire queue_sinit;
  wire queue_wren_new;
  wire [121:0]reg1;
  wire [112:0]\sig_fetch_update_reg_reg[31] ;

  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[10] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[0] ),
        .D(D[5]),
        .Q(current_bd[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[11] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[0] ),
        .D(D[6]),
        .Q(current_bd[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[12] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[0] ),
        .D(D[7]),
        .Q(current_bd[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[13] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[0] ),
        .D(D[8]),
        .Q(current_bd[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[14] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[0] ),
        .D(D[9]),
        .Q(current_bd[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[15] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[0] ),
        .D(D[10]),
        .Q(current_bd[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[16] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[0] ),
        .D(D[11]),
        .Q(current_bd[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[17] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[0] ),
        .D(D[12]),
        .Q(current_bd[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[18] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[0] ),
        .D(D[13]),
        .Q(current_bd[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[19] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[0] ),
        .D(D[14]),
        .Q(current_bd[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[20] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[0] ),
        .D(D[15]),
        .Q(current_bd[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[21] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[0] ),
        .D(D[16]),
        .Q(current_bd[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[22] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[0] ),
        .D(D[17]),
        .Q(current_bd[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[23] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[0] ),
        .D(D[18]),
        .Q(current_bd[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[24] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[0] ),
        .D(D[19]),
        .Q(current_bd[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[25] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[0] ),
        .D(D[20]),
        .Q(current_bd[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[26] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[0] ),
        .D(D[21]),
        .Q(current_bd[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[27] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[0] ),
        .D(D[22]),
        .Q(current_bd[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[28] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[0] ),
        .D(D[23]),
        .Q(current_bd[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[29] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[0] ),
        .D(D[24]),
        .Q(current_bd[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[30] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[0] ),
        .D(D[25]),
        .Q(current_bd[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[31] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[0] ),
        .D(D[26]),
        .Q(current_bd[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[6] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[0] ),
        .D(D[1]),
        .Q(current_bd[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[7] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[0] ),
        .D(D[2]),
        .Q(current_bd[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[8] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[0] ),
        .D(D[3]),
        .Q(current_bd[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[9] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[0] ),
        .D(D[4]),
        .Q(current_bd[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[0] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[0]),
        .Q(\sig_fetch_update_reg_reg[31] [0]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[100] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[100]),
        .Q(\sig_fetch_update_reg_reg[31] [91]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[101] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[101]),
        .Q(\sig_fetch_update_reg_reg[31] [92]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[102] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[102]),
        .Q(\sig_fetch_update_reg_reg[31] [93]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[103] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[103]),
        .Q(\sig_fetch_update_reg_reg[31] [94]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[104] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[104]),
        .Q(\sig_fetch_update_reg_reg[31] [95]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[105] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[105]),
        .Q(\sig_fetch_update_reg_reg[31] [96]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[106] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[106]),
        .Q(\sig_fetch_update_reg_reg[31] [97]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[107] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[107]),
        .Q(\sig_fetch_update_reg_reg[31] [98]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[108] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[108]),
        .Q(\sig_fetch_update_reg_reg[31] [99]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[109] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[109]),
        .Q(\sig_fetch_update_reg_reg[31] [100]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[10] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[10]),
        .Q(\sig_fetch_update_reg_reg[31] [10]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[110] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[110]),
        .Q(\sig_fetch_update_reg_reg[31] [101]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[111] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[111]),
        .Q(\sig_fetch_update_reg_reg[31] [102]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[112] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[112]),
        .Q(\sig_fetch_update_reg_reg[31] [103]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[113] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[113]),
        .Q(\sig_fetch_update_reg_reg[31] [104]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[114] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[114]),
        .Q(\sig_fetch_update_reg_reg[31] [105]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[115] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[115]),
        .Q(\sig_fetch_update_reg_reg[31] [106]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[116] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[116]),
        .Q(\sig_fetch_update_reg_reg[31] [107]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[117] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[117]),
        .Q(\sig_fetch_update_reg_reg[31] [108]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[118] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[118]),
        .Q(\sig_fetch_update_reg_reg[31] [109]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[119] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[119]),
        .Q(\sig_fetch_update_reg_reg[31] [110]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[11] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[11]),
        .Q(\sig_fetch_update_reg_reg[31] [11]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[120] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[120]),
        .Q(\sig_fetch_update_reg_reg[31] [111]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[121] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[121]),
        .Q(\sig_fetch_update_reg_reg[31] [112]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[12] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[12]),
        .Q(\sig_fetch_update_reg_reg[31] [12]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[13] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[13]),
        .Q(\sig_fetch_update_reg_reg[31] [13]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[14] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[14]),
        .Q(\sig_fetch_update_reg_reg[31] [14]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[15] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[15]),
        .Q(\sig_fetch_update_reg_reg[31] [15]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[16] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[16]),
        .Q(\sig_fetch_update_reg_reg[31] [16]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[17] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[17]),
        .Q(\sig_fetch_update_reg_reg[31] [17]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[18] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[18]),
        .Q(\sig_fetch_update_reg_reg[31] [18]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[19] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[19]),
        .Q(\sig_fetch_update_reg_reg[31] [19]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[1] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[1]),
        .Q(\sig_fetch_update_reg_reg[31] [1]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[20] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[20]),
        .Q(\sig_fetch_update_reg_reg[31] [20]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[21] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[21]),
        .Q(\sig_fetch_update_reg_reg[31] [21]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[22] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[22]),
        .Q(\sig_fetch_update_reg_reg[31] [22]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[23] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[23]),
        .Q(\sig_fetch_update_reg_reg[31] [23]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[24] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[24]),
        .Q(\sig_fetch_update_reg_reg[31] [24]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[25] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[25]),
        .Q(\sig_fetch_update_reg_reg[31] [25]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[26] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[26]),
        .Q(\sig_fetch_update_reg_reg[31] [26]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[27] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[27]),
        .Q(\sig_fetch_update_reg_reg[31] [27]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[28] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[28]),
        .Q(\sig_fetch_update_reg_reg[31] [28]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[29] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[29]),
        .Q(\sig_fetch_update_reg_reg[31] [29]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[2] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[2]),
        .Q(\sig_fetch_update_reg_reg[31] [2]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[30] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[30]),
        .Q(\sig_fetch_update_reg_reg[31] [30]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[31] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[31]),
        .Q(\sig_fetch_update_reg_reg[31] [31]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[32] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[32]),
        .Q(\sig_fetch_update_reg_reg[31] [32]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[33] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[33]),
        .Q(\sig_fetch_update_reg_reg[31] [33]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[34] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[34]),
        .Q(\sig_fetch_update_reg_reg[31] [34]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[35] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[35]),
        .Q(\sig_fetch_update_reg_reg[31] [35]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[36] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[36]),
        .Q(\sig_fetch_update_reg_reg[31] [36]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[37] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[37]),
        .Q(\sig_fetch_update_reg_reg[31] [37]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[38] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[38]),
        .Q(\sig_fetch_update_reg_reg[31] [38]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[39] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[39]),
        .Q(\sig_fetch_update_reg_reg[31] [39]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[3] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[3]),
        .Q(\sig_fetch_update_reg_reg[31] [3]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[40] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[40]),
        .Q(\sig_fetch_update_reg_reg[31] [40]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[41] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[41]),
        .Q(\sig_fetch_update_reg_reg[31] [41]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[42] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[42]),
        .Q(\sig_fetch_update_reg_reg[31] [42]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[43] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[43]),
        .Q(\sig_fetch_update_reg_reg[31] [43]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[44] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[44]),
        .Q(\sig_fetch_update_reg_reg[31] [44]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[45] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[45]),
        .Q(\sig_fetch_update_reg_reg[31] [45]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[46] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[46]),
        .Q(\sig_fetch_update_reg_reg[31] [46]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[47] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[47]),
        .Q(\sig_fetch_update_reg_reg[31] [47]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[48] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[48]),
        .Q(\sig_fetch_update_reg_reg[31] [48]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[49] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[49]),
        .Q(\sig_fetch_update_reg_reg[31] [49]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[4] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[4]),
        .Q(\sig_fetch_update_reg_reg[31] [4]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[50] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[50]),
        .Q(\sig_fetch_update_reg_reg[31] [50]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[51] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[51]),
        .Q(\sig_fetch_update_reg_reg[31] [51]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[52] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[52]),
        .Q(\sig_fetch_update_reg_reg[31] [52]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[53] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[53]),
        .Q(\sig_fetch_update_reg_reg[31] [53]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[54] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[54]),
        .Q(\sig_fetch_update_reg_reg[31] [54]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[55] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[55]),
        .Q(\sig_fetch_update_reg_reg[31] [55]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[56] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[56]),
        .Q(\sig_fetch_update_reg_reg[31] [56]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[57] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[57]),
        .Q(\sig_fetch_update_reg_reg[31] [57]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[58] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[58]),
        .Q(\sig_fetch_update_reg_reg[31] [58]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[59] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[59]),
        .Q(\sig_fetch_update_reg_reg[31] [59]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[5] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[5]),
        .Q(\sig_fetch_update_reg_reg[31] [5]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[60] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[60]),
        .Q(\sig_fetch_update_reg_reg[31] [60]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[61] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[61]),
        .Q(\sig_fetch_update_reg_reg[31] [61]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[62] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[62]),
        .Q(\sig_fetch_update_reg_reg[31] [62]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[63] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[63]),
        .Q(\sig_fetch_update_reg_reg[31] [63]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[64] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[64]),
        .Q(\sig_fetch_update_reg_reg[31] [64]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[65] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[65]),
        .Q(\sig_fetch_update_reg_reg[31] [65]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[66] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[66]),
        .Q(\sig_fetch_update_reg_reg[31] [66]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[67] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[67]),
        .Q(\sig_fetch_update_reg_reg[31] [67]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[68] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[68]),
        .Q(\sig_fetch_update_reg_reg[31] [68]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[69] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[69]),
        .Q(\sig_fetch_update_reg_reg[31] [69]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[6]),
        .Q(\sig_fetch_update_reg_reg[31] [6]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[70] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[70]),
        .Q(\sig_fetch_update_reg_reg[31] [70]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[71] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[71]),
        .Q(\sig_fetch_update_reg_reg[31] [71]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[72] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[72]),
        .Q(\sig_fetch_update_reg_reg[31] [72]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[73] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[73]),
        .Q(\sig_fetch_update_reg_reg[31] [73]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[74] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[74]),
        .Q(\sig_fetch_update_reg_reg[31] [74]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[75] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[75]),
        .Q(\sig_fetch_update_reg_reg[31] [75]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[76] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[76]),
        .Q(\sig_fetch_update_reg_reg[31] [76]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[77] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[77]),
        .Q(\sig_fetch_update_reg_reg[31] [77]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[78] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[78]),
        .Q(\sig_fetch_update_reg_reg[31] [78]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[79] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[79]),
        .Q(\sig_fetch_update_reg_reg[31] [79]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[7] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[7]),
        .Q(\sig_fetch_update_reg_reg[31] [7]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[80] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[80]),
        .Q(\sig_fetch_update_reg_reg[31] [80]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[81] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[81]),
        .Q(\sig_fetch_update_reg_reg[31] [81]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[82] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[82]),
        .Q(\sig_fetch_update_reg_reg[31] [82]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[83] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[83]),
        .Q(\sig_fetch_update_reg_reg[31] [83]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[84] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[84]),
        .Q(\sig_fetch_update_reg_reg[31] [84]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[85] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[85]),
        .Q(\sig_fetch_update_reg_reg[31] [85]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[86] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[86]),
        .Q(\sig_fetch_update_reg_reg[31] [86]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[8] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[8]),
        .Q(\sig_fetch_update_reg_reg[31] [8]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[96] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[96]),
        .Q(\sig_fetch_update_reg_reg[31] [87]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[97] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[97]),
        .Q(\sig_fetch_update_reg_reg[31] [88]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[98] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[98]),
        .Q(\sig_fetch_update_reg_reg[31] [89]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[99] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[99]),
        .Q(\sig_fetch_update_reg_reg[31] [90]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[9] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[9]),
        .Q(\sig_fetch_update_reg_reg[31] [9]),
        .R(queue_sinit));
  LUT4 #(
    .INIT(16'hFFF2)) 
    \GEN_MM2S.queue_empty_new_i_1 
       (.I0(ch1_ftch_queue_empty),
        .I1(queue_wren_new),
        .I2(queue_sinit),
        .I3(E),
        .O(\GEN_MM2S.queue_empty_new_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_empty_new_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S.queue_empty_new_i_1_n_0 ),
        .Q(ch1_ftch_queue_empty),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000EAAA)) 
    \GEN_MM2S.queue_full_new_i_1 
       (.I0(ch1_ftch_pause),
        .I1(Q),
        .I2(m_axi_sg_rvalid),
        .I3(D[0]),
        .I4(queue_sinit),
        .I5(E),
        .O(\GEN_MM2S.queue_full_new_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_full_new_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S.queue_full_new_i_1_n_0 ),
        .Q(ch1_ftch_pause),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0800)) 
    \GEN_MM2S.reg1[121]_i_2 
       (.I0(Q),
        .I1(m_axi_sg_rvalid),
        .I2(ch1_ftch_pause),
        .I3(D[0]),
        .O(queue_wren_new));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[0] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [0]),
        .Q(reg1[0]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[100] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[10]),
        .Q(reg1[100]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[101] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[11]),
        .Q(reg1[101]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[102] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[12]),
        .Q(reg1[102]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[103] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[13]),
        .Q(reg1[103]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[104] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[14]),
        .Q(reg1[104]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[105] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[15]),
        .Q(reg1[105]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[106] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[16]),
        .Q(reg1[106]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[107] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[17]),
        .Q(reg1[107]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[108] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[18]),
        .Q(reg1[108]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[109] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[19]),
        .Q(reg1[109]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[10] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [10]),
        .Q(reg1[10]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[110] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[20]),
        .Q(reg1[110]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[111] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[21]),
        .Q(reg1[111]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[112] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[22]),
        .Q(reg1[112]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[113] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[23]),
        .Q(reg1[113]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[114] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[24]),
        .Q(reg1[114]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[115] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[25]),
        .Q(reg1[115]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[116] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[26]),
        .Q(reg1[116]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[117] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[27]),
        .Q(reg1[117]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[118] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[28]),
        .Q(reg1[118]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[119] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[29]),
        .Q(reg1[119]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[11] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [11]),
        .Q(reg1[11]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[120] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[30]),
        .Q(reg1[120]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[121] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[31]),
        .Q(reg1[121]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[12] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [12]),
        .Q(reg1[12]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[13] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [13]),
        .Q(reg1[13]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[14] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [14]),
        .Q(reg1[14]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[15] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [15]),
        .Q(reg1[15]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[16] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [16]),
        .Q(reg1[16]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[17] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [17]),
        .Q(reg1[17]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[18] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [18]),
        .Q(reg1[18]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[19] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [19]),
        .Q(reg1[19]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[1] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [1]),
        .Q(reg1[1]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[20] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [20]),
        .Q(reg1[20]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[21] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [21]),
        .Q(reg1[21]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[22] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [22]),
        .Q(reg1[22]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[23] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [23]),
        .Q(reg1[23]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[24] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [24]),
        .Q(reg1[24]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[25] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [25]),
        .Q(reg1[25]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[26] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [26]),
        .Q(reg1[26]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[27] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [27]),
        .Q(reg1[27]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[28] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [28]),
        .Q(reg1[28]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[29] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [29]),
        .Q(reg1[29]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[2] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [2]),
        .Q(reg1[2]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[30] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [30]),
        .Q(reg1[30]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[31] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [31]),
        .Q(reg1[31]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[32] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [32]),
        .Q(reg1[32]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[33] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [33]),
        .Q(reg1[33]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[34] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [34]),
        .Q(reg1[34]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[35] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [35]),
        .Q(reg1[35]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[36] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [36]),
        .Q(reg1[36]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[37] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [37]),
        .Q(reg1[37]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[38] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [38]),
        .Q(reg1[38]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[39] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [39]),
        .Q(reg1[39]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[3] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [3]),
        .Q(reg1[3]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[40] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [40]),
        .Q(reg1[40]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[41] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [41]),
        .Q(reg1[41]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[42] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [42]),
        .Q(reg1[42]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[43] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [43]),
        .Q(reg1[43]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[44] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [44]),
        .Q(reg1[44]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[45] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [45]),
        .Q(reg1[45]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[46] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [46]),
        .Q(reg1[46]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[47] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [47]),
        .Q(reg1[47]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[48] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [48]),
        .Q(reg1[48]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[49] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [49]),
        .Q(reg1[49]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[4] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [4]),
        .Q(reg1[4]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[50] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [50]),
        .Q(reg1[50]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[51] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [51]),
        .Q(reg1[51]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[52] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [52]),
        .Q(reg1[52]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[53] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [53]),
        .Q(reg1[53]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[54] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [54]),
        .Q(reg1[54]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[55] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [55]),
        .Q(reg1[55]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[56] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [56]),
        .Q(reg1[56]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[57] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [57]),
        .Q(reg1[57]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[58] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [58]),
        .Q(reg1[58]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[59] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [59]),
        .Q(reg1[59]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[5] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [5]),
        .Q(reg1[5]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[60] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [60]),
        .Q(reg1[60]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[61] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [61]),
        .Q(reg1[61]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[62] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [62]),
        .Q(reg1[62]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[63] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [63]),
        .Q(reg1[63]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[64] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[0]),
        .Q(reg1[64]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[65] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[1]),
        .Q(reg1[65]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[66] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[2]),
        .Q(reg1[66]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[67] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[3]),
        .Q(reg1[67]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[68] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[4]),
        .Q(reg1[68]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[69] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[5]),
        .Q(reg1[69]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[6] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [6]),
        .Q(reg1[6]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[70] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[6]),
        .Q(reg1[70]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[71] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[7]),
        .Q(reg1[71]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[72] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[8]),
        .Q(reg1[72]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[73] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[9]),
        .Q(reg1[73]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[74] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[10]),
        .Q(reg1[74]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[75] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[11]),
        .Q(reg1[75]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[76] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[12]),
        .Q(reg1[76]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[77] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[13]),
        .Q(reg1[77]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[78] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[14]),
        .Q(reg1[78]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[79] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[15]),
        .Q(reg1[79]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[7] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [7]),
        .Q(reg1[7]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[80] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[16]),
        .Q(reg1[80]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[81] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[17]),
        .Q(reg1[81]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[82] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[18]),
        .Q(reg1[82]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[83] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[19]),
        .Q(reg1[83]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[84] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[20]),
        .Q(reg1[84]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[85] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[21]),
        .Q(reg1[85]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[86] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[22]),
        .Q(reg1[86]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[8] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [8]),
        .Q(reg1[8]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[96] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[6]),
        .Q(reg1[96]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[97] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[7]),
        .Q(reg1[97]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[98] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[8]),
        .Q(reg1[98]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[99] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[9]),
        .Q(reg1[99]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[9] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [9]),
        .Q(reg1[9]),
        .R(queue_sinit));
endmodule

module top_blk_axi_cdma_0_0_axi_sg_ftch_sm
   (sig_sg2sgcntlr_ftch_idle,
    sg_ftch_error0,
    \cdma_tvect_out[17] ,
    \cdma_tvect_out[15] ,
    \cdma_tvect_out[16] ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ,
    \cdma_tvect_out[14] ,
    E,
    \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ,
    \ftch_error_addr_reg[31]_0 ,
    ftch_error_capture,
    D,
    s_axis_ftch_cmd_tvalid_reg,
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ,
    m_axi_aclk,
    ftch_error_reg,
    ftch_done,
    ch1_ftch_pause,
    cdma_tvect_out,
    sig_sg_run_reg,
    ch1_sg_idle,
    sig_sgcntlr2sg_desc_flush,
    Q,
    m_axi_sg_rvalid,
    \updt_error_addr_reg[31] ,
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ,
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ,
    ch1_ftch_queue_empty,
    s_axis_ftch_cmd_tready,
    s_axis_ftch_cmd_tvalid,
    \dmacr_i_reg[6] ,
    \counter_reg[7] ,
    m_axi_sg_rdata,
    SR,
    ftch_stale_desc,
    ftch_slverr,
    ftch_decerr);
  output sig_sg2sgcntlr_ftch_idle;
  output sg_ftch_error0;
  output \cdma_tvect_out[17] ;
  output \cdma_tvect_out[15] ;
  output \cdma_tvect_out[16] ;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ;
  output \cdma_tvect_out[14] ;
  output [0:0]E;
  output \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ;
  output [25:0]\ftch_error_addr_reg[31]_0 ;
  output ftch_error_capture;
  output [26:0]D;
  output s_axis_ftch_cmd_tvalid_reg;
  output \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ;
  input m_axi_aclk;
  input ftch_error_reg;
  input ftch_done;
  input ch1_ftch_pause;
  input [0:0]cdma_tvect_out;
  input sig_sg_run_reg;
  input ch1_sg_idle;
  input sig_sgcntlr2sg_desc_flush;
  input [0:0]Q;
  input m_axi_sg_rvalid;
  input [25:0]\updt_error_addr_reg[31] ;
  input [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ;
  input \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ;
  input ch1_ftch_queue_empty;
  input s_axis_ftch_cmd_tready;
  input s_axis_ftch_cmd_tvalid;
  input [0:0]\dmacr_i_reg[6] ;
  input \counter_reg[7] ;
  input [0:0]m_axi_sg_rdata;
  input [0:0]SR;
  input ftch_stale_desc;
  input ftch_slverr;
  input ftch_decerr;

  wire [26:0]D;
  wire [0:0]E;
  wire \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ;
  wire \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1_n_0 ;
  wire \GEN_CH1_FETCH.ch1_active_i_i_1_n_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1_n_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_idle_i_1_n_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_idle_i_2_n_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_idle_i_3_n_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1_n_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1_n_0 ;
  wire \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ;
  wire [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ;
  wire \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2_n_0 ;
  wire \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ;
  wire [0:0]cdma_tvect_out;
  wire \cdma_tvect_out[14] ;
  wire \cdma_tvect_out[15] ;
  wire \cdma_tvect_out[16] ;
  wire \cdma_tvect_out[17] ;
  wire ch1_ftch_pause;
  wire ch1_ftch_queue_empty;
  wire ch1_sg_idle;
  wire \counter_reg[7] ;
  wire [0:0]\dmacr_i_reg[6] ;
  wire ftch_cmnd_wr;
  wire [1:0]ftch_cs;
  wire ftch_decerr;
  wire ftch_done;
  wire [31:6]ftch_error_addr_1;
  wire [25:0]\ftch_error_addr_reg[31]_0 ;
  wire ftch_error_capture;
  wire ftch_error_reg;
  wire [1:0]ftch_ns;
  wire ftch_slverr;
  wire ftch_stale_desc;
  wire m_axi_aclk;
  wire [0:0]m_axi_sg_rdata;
  wire m_axi_sg_rvalid;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire s_axis_ftch_cmd_tvalid_reg;
  wire service_ch111_out;
  wire sg_ftch_error0;
  wire sig_sg2sgcntlr_ftch_idle;
  wire sig_sg_run_reg;
  wire sig_sgcntlr2sg_desc_flush;
  wire [25:0]\updt_error_addr_reg[31] ;

  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \CURRENT_BD_32.current_bd[31]_i_1 
       (.I0(ftch_cs[0]),
        .I1(ftch_error_reg),
        .I2(ftch_cs[1]),
        .I3(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(ftch_stale_desc),
        .I2(\cdma_tvect_out[14] ),
        .O(\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1_n_0 ),
        .Q(\cdma_tvect_out[14] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'hFFFF0002)) 
    \GEN_CH1_FETCH.ch1_active_i_i_1 
       (.I0(service_ch111_out),
        .I1(ftch_cs[1]),
        .I2(ftch_error_reg),
        .I3(ftch_cs[0]),
        .I4(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .O(\GEN_CH1_FETCH.ch1_active_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH1_FETCH.ch1_active_i_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_FETCH.ch1_active_i_i_1_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1 
       (.I0(ftch_decerr),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I2(\cdma_tvect_out[17] ),
        .O(\GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1_n_0 ));
  FDRE \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1_n_0 ),
        .Q(\cdma_tvect_out[17] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFC888)) 
    \GEN_CH1_FETCH.ch1_ftch_idle_i_1 
       (.I0(sig_sg2sgcntlr_ftch_idle),
        .I1(ch1_sg_idle),
        .I2(\GEN_CH1_FETCH.ch1_ftch_idle_i_2_n_0 ),
        .I3(ch1_ftch_queue_empty),
        .I4(\GEN_CH1_FETCH.ch1_ftch_idle_i_3_n_0 ),
        .O(\GEN_CH1_FETCH.ch1_ftch_idle_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'hFF011155)) 
    \GEN_CH1_FETCH.ch1_ftch_idle_i_2 
       (.I0(service_ch111_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I2(ftch_error_reg),
        .I3(ftch_cs[1]),
        .I4(ftch_cs[0]),
        .O(\GEN_CH1_FETCH.ch1_ftch_idle_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \GEN_CH1_FETCH.ch1_ftch_idle_i_3 
       (.I0(\cdma_tvect_out[15] ),
        .I1(ftch_error_reg),
        .I2(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ),
        .O(\GEN_CH1_FETCH.ch1_ftch_idle_i_3_n_0 ));
  FDRE \GEN_CH1_FETCH.ch1_ftch_idle_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_FETCH.ch1_ftch_idle_i_1_n_0 ),
        .Q(sig_sg2sgcntlr_ftch_idle),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    \GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1 
       (.I0(\cdma_tvect_out[14] ),
        .I1(ftch_done),
        .I2(ftch_error_reg),
        .I3(\cdma_tvect_out[15] ),
        .O(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1_n_0 ),
        .Q(\cdma_tvect_out[15] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1 
       (.I0(ftch_slverr),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I2(\cdma_tvect_out[16] ),
        .O(\GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1_n_0 ));
  FDRE \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1_n_0 ),
        .Q(\cdma_tvect_out[16] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(Q),
        .I2(m_axi_sg_rvalid),
        .O(\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ));
  LUT6 #(
    .INIT(64'h0007000000000000)) 
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1 
       (.I0(\dmacr_i_reg[6] ),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I2(\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2_n_0 ),
        .I3(\counter_reg[7] ),
        .I4(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ),
        .I5(m_axi_sg_rdata),
        .O(\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'h00070000)) 
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2 
       (.I0(sig_sgcntlr2sg_desc_flush),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I2(ftch_cs[1]),
        .I3(ftch_error_reg),
        .I4(ftch_cs[0]),
        .O(\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFAFAFAFAEEAEAEAE)) 
    \ftch_cs[0]_i_1 
       (.I0(ftch_error_reg),
        .I1(service_ch111_out),
        .I2(ftch_cs[1]),
        .I3(ftch_done),
        .I4(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I5(ftch_cs[0]),
        .O(ftch_ns[0]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \ftch_cs[0]_i_2 
       (.I0(ch1_ftch_pause),
        .I1(cdma_tvect_out),
        .I2(sig_sg_run_reg),
        .I3(\cdma_tvect_out[14] ),
        .I4(ch1_sg_idle),
        .I5(sig_sgcntlr2sg_desc_flush),
        .O(service_ch111_out));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \ftch_cs[1]_i_1 
       (.I0(ftch_cs[0]),
        .I1(ftch_error_reg),
        .I2(ftch_done),
        .I3(ftch_cs[1]),
        .O(ftch_ns[1]));
  FDRE \ftch_cs_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ftch_ns[0]),
        .Q(ftch_cs[0]),
        .R(SR));
  FDRE \ftch_cs_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ftch_ns[1]),
        .Q(ftch_cs[1]),
        .R(SR));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[10]_i_1 
       (.I0(ftch_error_addr_1[10]),
        .I1(\cdma_tvect_out[16] ),
        .I2(\cdma_tvect_out[17] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(\updt_error_addr_reg[31] [4]),
        .O(\ftch_error_addr_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[10]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [4]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[11]_i_1 
       (.I0(ftch_error_addr_1[11]),
        .I1(\cdma_tvect_out[16] ),
        .I2(\cdma_tvect_out[17] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(\updt_error_addr_reg[31] [5]),
        .O(\ftch_error_addr_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[11]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [5]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[12]_i_1 
       (.I0(ftch_error_addr_1[12]),
        .I1(\cdma_tvect_out[16] ),
        .I2(\cdma_tvect_out[17] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(\updt_error_addr_reg[31] [6]),
        .O(\ftch_error_addr_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[12]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [6]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[13]_i_1 
       (.I0(ftch_error_addr_1[13]),
        .I1(\cdma_tvect_out[16] ),
        .I2(\cdma_tvect_out[17] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(\updt_error_addr_reg[31] [7]),
        .O(\ftch_error_addr_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[13]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[14]_i_1 
       (.I0(ftch_error_addr_1[14]),
        .I1(\cdma_tvect_out[16] ),
        .I2(\cdma_tvect_out[17] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(\updt_error_addr_reg[31] [8]),
        .O(\ftch_error_addr_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[14]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [8]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[15]_i_1 
       (.I0(ftch_error_addr_1[15]),
        .I1(\cdma_tvect_out[16] ),
        .I2(\cdma_tvect_out[17] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(\updt_error_addr_reg[31] [9]),
        .O(\ftch_error_addr_reg[31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[15]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [9]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[16]_i_1 
       (.I0(ftch_error_addr_1[16]),
        .I1(\cdma_tvect_out[16] ),
        .I2(\cdma_tvect_out[17] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(\updt_error_addr_reg[31] [10]),
        .O(\ftch_error_addr_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[16]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [10]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[17]_i_1 
       (.I0(ftch_error_addr_1[17]),
        .I1(\cdma_tvect_out[16] ),
        .I2(\cdma_tvect_out[17] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(\updt_error_addr_reg[31] [11]),
        .O(\ftch_error_addr_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[17]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [11]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[18]_i_1 
       (.I0(ftch_error_addr_1[18]),
        .I1(\cdma_tvect_out[16] ),
        .I2(\cdma_tvect_out[17] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(\updt_error_addr_reg[31] [12]),
        .O(\ftch_error_addr_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[18]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [12]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[19]_i_1 
       (.I0(ftch_error_addr_1[19]),
        .I1(\cdma_tvect_out[16] ),
        .I2(\cdma_tvect_out[17] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(\updt_error_addr_reg[31] [13]),
        .O(\ftch_error_addr_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[19]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [13]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[20]_i_1 
       (.I0(ftch_error_addr_1[20]),
        .I1(\cdma_tvect_out[16] ),
        .I2(\cdma_tvect_out[17] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(\updt_error_addr_reg[31] [14]),
        .O(\ftch_error_addr_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[20]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [14]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[21]_i_1 
       (.I0(ftch_error_addr_1[21]),
        .I1(\cdma_tvect_out[16] ),
        .I2(\cdma_tvect_out[17] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(\updt_error_addr_reg[31] [15]),
        .O(\ftch_error_addr_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[21]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [15]),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[22]_i_1 
       (.I0(ftch_error_addr_1[22]),
        .I1(\cdma_tvect_out[16] ),
        .I2(\cdma_tvect_out[17] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(\updt_error_addr_reg[31] [16]),
        .O(\ftch_error_addr_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[22]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [16]),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[23]_i_1 
       (.I0(ftch_error_addr_1[23]),
        .I1(\cdma_tvect_out[16] ),
        .I2(\cdma_tvect_out[17] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(\updt_error_addr_reg[31] [17]),
        .O(\ftch_error_addr_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[23]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [17]),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[24]_i_1 
       (.I0(ftch_error_addr_1[24]),
        .I1(\cdma_tvect_out[16] ),
        .I2(\cdma_tvect_out[17] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(\updt_error_addr_reg[31] [18]),
        .O(\ftch_error_addr_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[24]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [18]),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[25]_i_1 
       (.I0(ftch_error_addr_1[25]),
        .I1(\cdma_tvect_out[16] ),
        .I2(\cdma_tvect_out[17] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(\updt_error_addr_reg[31] [19]),
        .O(\ftch_error_addr_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[25]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [19]),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[26]_i_1 
       (.I0(ftch_error_addr_1[26]),
        .I1(\cdma_tvect_out[16] ),
        .I2(\cdma_tvect_out[17] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(\updt_error_addr_reg[31] [20]),
        .O(\ftch_error_addr_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[26]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [20]),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[27]_i_1 
       (.I0(ftch_error_addr_1[27]),
        .I1(\cdma_tvect_out[16] ),
        .I2(\cdma_tvect_out[17] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(\updt_error_addr_reg[31] [21]),
        .O(\ftch_error_addr_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[27]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [21]),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[28]_i_1 
       (.I0(ftch_error_addr_1[28]),
        .I1(\cdma_tvect_out[16] ),
        .I2(\cdma_tvect_out[17] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(\updt_error_addr_reg[31] [22]),
        .O(\ftch_error_addr_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[28]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[29]_i_1 
       (.I0(ftch_error_addr_1[29]),
        .I1(\cdma_tvect_out[16] ),
        .I2(\cdma_tvect_out[17] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(\updt_error_addr_reg[31] [23]),
        .O(\ftch_error_addr_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[29]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [23]),
        .O(D[24]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[30]_i_1 
       (.I0(ftch_error_addr_1[30]),
        .I1(\cdma_tvect_out[16] ),
        .I2(\cdma_tvect_out[17] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(\updt_error_addr_reg[31] [24]),
        .O(\ftch_error_addr_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[30]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [24]),
        .O(D[25]));
  LUT3 #(
    .INIT(8'h10)) 
    \ftch_error_addr[31]_i_1 
       (.I0(ftch_cs[1]),
        .I1(ftch_error_reg),
        .I2(ftch_cs[0]),
        .O(ftch_cmnd_wr));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[31]_i_2 
       (.I0(ftch_error_addr_1[31]),
        .I1(\cdma_tvect_out[16] ),
        .I2(\cdma_tvect_out[17] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(\updt_error_addr_reg[31] [25]),
        .O(\ftch_error_addr_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[31]_i_2__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \ftch_error_addr[31]_i_3 
       (.I0(\cdma_tvect_out[16] ),
        .I1(\cdma_tvect_out[17] ),
        .I2(\cdma_tvect_out[15] ),
        .O(ftch_error_capture));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[6]_i_1 
       (.I0(ftch_error_addr_1[6]),
        .I1(\cdma_tvect_out[16] ),
        .I2(\cdma_tvect_out[17] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(\updt_error_addr_reg[31] [0]),
        .O(\ftch_error_addr_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[6]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [0]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[7]_i_1 
       (.I0(ftch_error_addr_1[7]),
        .I1(\cdma_tvect_out[16] ),
        .I2(\cdma_tvect_out[17] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(\updt_error_addr_reg[31] [1]),
        .O(\ftch_error_addr_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[7]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [1]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[8]_i_1 
       (.I0(ftch_error_addr_1[8]),
        .I1(\cdma_tvect_out[16] ),
        .I2(\cdma_tvect_out[17] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(\updt_error_addr_reg[31] [2]),
        .O(\ftch_error_addr_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[8]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [2]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[9]_i_1 
       (.I0(ftch_error_addr_1[9]),
        .I1(\cdma_tvect_out[16] ),
        .I2(\cdma_tvect_out[17] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(\updt_error_addr_reg[31] [3]),
        .O(\ftch_error_addr_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[9]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [3]),
        .O(D[4]));
  FDRE \ftch_error_addr_reg[10] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[5]),
        .Q(ftch_error_addr_1[10]),
        .R(SR));
  FDRE \ftch_error_addr_reg[11] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[6]),
        .Q(ftch_error_addr_1[11]),
        .R(SR));
  FDRE \ftch_error_addr_reg[12] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[7]),
        .Q(ftch_error_addr_1[12]),
        .R(SR));
  FDRE \ftch_error_addr_reg[13] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[8]),
        .Q(ftch_error_addr_1[13]),
        .R(SR));
  FDRE \ftch_error_addr_reg[14] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[9]),
        .Q(ftch_error_addr_1[14]),
        .R(SR));
  FDRE \ftch_error_addr_reg[15] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[10]),
        .Q(ftch_error_addr_1[15]),
        .R(SR));
  FDRE \ftch_error_addr_reg[16] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[11]),
        .Q(ftch_error_addr_1[16]),
        .R(SR));
  FDRE \ftch_error_addr_reg[17] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[12]),
        .Q(ftch_error_addr_1[17]),
        .R(SR));
  FDRE \ftch_error_addr_reg[18] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[13]),
        .Q(ftch_error_addr_1[18]),
        .R(SR));
  FDRE \ftch_error_addr_reg[19] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[14]),
        .Q(ftch_error_addr_1[19]),
        .R(SR));
  FDRE \ftch_error_addr_reg[20] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[15]),
        .Q(ftch_error_addr_1[20]),
        .R(SR));
  FDRE \ftch_error_addr_reg[21] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[16]),
        .Q(ftch_error_addr_1[21]),
        .R(SR));
  FDRE \ftch_error_addr_reg[22] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[17]),
        .Q(ftch_error_addr_1[22]),
        .R(SR));
  FDRE \ftch_error_addr_reg[23] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[18]),
        .Q(ftch_error_addr_1[23]),
        .R(SR));
  FDRE \ftch_error_addr_reg[24] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[19]),
        .Q(ftch_error_addr_1[24]),
        .R(SR));
  FDRE \ftch_error_addr_reg[25] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[20]),
        .Q(ftch_error_addr_1[25]),
        .R(SR));
  FDRE \ftch_error_addr_reg[26] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[21]),
        .Q(ftch_error_addr_1[26]),
        .R(SR));
  FDRE \ftch_error_addr_reg[27] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[22]),
        .Q(ftch_error_addr_1[27]),
        .R(SR));
  FDRE \ftch_error_addr_reg[28] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[23]),
        .Q(ftch_error_addr_1[28]),
        .R(SR));
  FDRE \ftch_error_addr_reg[29] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[24]),
        .Q(ftch_error_addr_1[29]),
        .R(SR));
  FDRE \ftch_error_addr_reg[30] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[25]),
        .Q(ftch_error_addr_1[30]),
        .R(SR));
  FDRE \ftch_error_addr_reg[31] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[26]),
        .Q(ftch_error_addr_1[31]),
        .R(SR));
  FDRE \ftch_error_addr_reg[6] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[1]),
        .Q(ftch_error_addr_1[6]),
        .R(SR));
  FDRE \ftch_error_addr_reg[7] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[2]),
        .Q(ftch_error_addr_1[7]),
        .R(SR));
  FDRE \ftch_error_addr_reg[8] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[3]),
        .Q(ftch_error_addr_1[8]),
        .R(SR));
  FDRE \ftch_error_addr_reg[9] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(D[4]),
        .Q(ftch_error_addr_1[9]),
        .R(SR));
  LUT5 #(
    .INIT(32'h02FF0202)) 
    s_axis_ftch_cmd_tvalid_i_1
       (.I0(ftch_cs[0]),
        .I1(ftch_error_reg),
        .I2(ftch_cs[1]),
        .I3(s_axis_ftch_cmd_tready),
        .I4(s_axis_ftch_cmd_tvalid),
        .O(s_axis_ftch_cmd_tvalid_reg));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    sg_ftch_error_i_1
       (.I0(\cdma_tvect_out[17] ),
        .I1(\cdma_tvect_out[15] ),
        .I2(\cdma_tvect_out[16] ),
        .O(sg_ftch_error0));
endmodule

module top_blk_axi_cdma_0_0_axi_sg_intrpt
   (ch1_delay_cnt_en,
    \cdma_tvect_out[12] ,
    cdma_tvect_out,
    Q,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ,
    m_axi_aclk,
    SS,
    ch1_delay_zero__6,
    sig_sgcntl2reg_idle_clr,
    sig_shtdwn_sm_set_cmplt,
    dly_irq_reg,
    sig_reg2sg_irqdelay_wren,
    sig_reg2sg_dmacr,
    sig_reg2sg_irqthresh_wren,
    \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ,
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ,
    SR);
  output ch1_delay_cnt_en;
  output \cdma_tvect_out[12] ;
  output [0:0]cdma_tvect_out;
  output [7:0]Q;
  output [7:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 ;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ;
  input m_axi_aclk;
  input [0:0]SS;
  input ch1_delay_zero__6;
  input sig_sgcntl2reg_idle_clr;
  input sig_shtdwn_sm_set_cmplt;
  input dly_irq_reg;
  input sig_reg2sg_irqdelay_wren;
  input [15:0]sig_reg2sg_dmacr;
  input sig_reg2sg_irqthresh_wren;
  input \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ;
  input \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ;
  input [0:0]SR;

  wire \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[7]_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[4] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[5] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[6] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[7] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_8_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_9_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0 ;
  wire [7:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [0:0]cdma_tvect_out;
  wire \cdma_tvect_out[12] ;
  wire ch1_delay_cnt_en;
  wire ch1_delay_zero__6;
  wire [7:0]ch1_dly_fast_cnt;
  wire ch1_dly_fast_incr;
  wire ch1_ioc_irq_set_i__8;
  wire dly_irq_reg;
  wire m_axi_aclk;
  wire p_7_out;
  wire [7:0]plusOp;
  wire [15:0]sig_reg2sg_dmacr;
  wire sig_reg2sg_irqdelay_wren;
  wire sig_reg2sg_irqthresh_wren;
  wire sig_sgcntl2reg_idle_clr;
  wire sig_shtdwn_sm_set_cmplt;

  LUT1 #(
    .INIT(2'h1)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .O(ch1_dly_fast_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .O(ch1_dly_fast_cnt[1]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ),
        .O(ch1_dly_fast_cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ),
        .O(ch1_dly_fast_cnt[3]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[4] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3] ),
        .O(ch1_dly_fast_cnt[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[5]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[5] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3] ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[4] ),
        .O(ch1_dly_fast_cnt[5]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[6] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[7]_i_2_n_0 ),
        .O(ch1_dly_fast_cnt[6]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[7]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[7] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[7]_i_2_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[6] ),
        .O(ch1_dly_fast_cnt[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[7]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[4] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3] ),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[5] ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[7]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[0]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[1]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ),
        .S(SS));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[2]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ),
        .S(SS));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[3]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3] ),
        .S(SS));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[4]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[4] ),
        .S(SS));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[5]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[5] ),
        .S(SS));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[6]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[6] ),
        .S(SS));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[7]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[7] ),
        .S(SS));
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[7] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[7]_i_2_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[6] ),
        .O(ch1_dly_fast_incr));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_incr),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ),
        .Q(ch1_delay_cnt_en),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[5]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(plusOp[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[6]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0 ),
        .I1(Q[6]),
        .O(plusOp[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0 ),
        .I1(dly_irq_reg),
        .I2(ch1_delay_cnt_en),
        .I3(sig_reg2sg_irqdelay_wren),
        .I4(sig_sgcntl2reg_idle_clr),
        .I5(sig_shtdwn_sm_set_cmplt),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2 
       (.I0(Q[6]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0 ),
        .I2(Q[7]),
        .O(plusOp[7]));
  LUT6 #(
    .INIT(64'h0000000090090000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3 
       (.I0(Q[6]),
        .I1(sig_reg2sg_dmacr[14]),
        .I2(Q[7]),
        .I3(sig_reg2sg_dmacr[15]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0 ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[0]),
        .Q(Q[0]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[1] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[1]),
        .Q(Q[1]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[2] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[2]),
        .Q(Q[2]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[3] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[3]),
        .Q(Q[3]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[4]),
        .Q(Q[4]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[5] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[5]),
        .Q(Q[5]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[6] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[6]),
        .Q(Q[6]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[7]),
        .Q(Q[7]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2 
       (.I0(ch1_delay_zero__6),
        .I1(sig_sgcntl2reg_idle_clr),
        .I2(sig_shtdwn_sm_set_cmplt),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0 ),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0 ),
        .O(p_7_out));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5 
       (.I0(Q[6]),
        .I1(sig_reg2sg_dmacr[14]),
        .I2(Q[7]),
        .I3(sig_reg2sg_dmacr[15]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_8_n_0 ),
        .I1(Q[3]),
        .I2(sig_reg2sg_dmacr[11]),
        .I3(Q[4]),
        .I4(sig_reg2sg_dmacr[12]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_9_n_0 ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_8 
       (.I0(Q[0]),
        .I1(sig_reg2sg_dmacr[8]),
        .I2(Q[1]),
        .I3(sig_reg2sg_dmacr[9]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_9 
       (.I0(Q[2]),
        .I1(sig_reg2sg_dmacr[10]),
        .I2(Q[5]),
        .I3(sig_reg2sg_dmacr[13]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_7_out),
        .Q(\cdma_tvect_out[12] ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1 
       (.I0(ch1_ioc_irq_set_i__8),
        .I1(\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ),
        .I2(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ),
        .I3(sig_reg2sg_irqthresh_wren),
        .I4(\cdma_tvect_out[12] ),
        .O(\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [5]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [6]),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [7]),
        .I4(\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3_n_0 ),
        .O(ch1_ioc_irq_set_i__8));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [1]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [3]),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [2]),
        .O(\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1_n_0 ),
        .Q(cdma_tvect_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8B)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1 
       (.I0(sig_reg2sg_dmacr[0]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [0]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF099)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [1]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [0]),
        .I2(sig_reg2sg_dmacr[1]),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0 ),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF00A9A9)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [1]),
        .I3(sig_reg2sg_dmacr[2]),
        .I4(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0 ),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000AAA9AAA9)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [3]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [2]),
        .I4(sig_reg2sg_dmacr[3]),
        .I5(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0 ),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF099)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_2_n_0 ),
        .I2(sig_reg2sg_dmacr[4]),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0 ),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF00A9A9)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [5]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_2_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [4]),
        .I3(sig_reg2sg_dmacr[5]),
        .I4(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0 ),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000AAA9AAA9)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [6]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [4]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_2_n_0 ),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [5]),
        .I4(sig_reg2sg_dmacr[6]),
        .I5(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0 ),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [3]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1 
       (.I0(\cdma_tvect_out[12] ),
        .I1(sig_reg2sg_irqthresh_wren),
        .I2(\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF00A9A9)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [7]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [6]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3_n_0 ),
        .I3(sig_reg2sg_dmacr[7]),
        .I4(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0 ),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [2]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [1]),
        .I4(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [3]),
        .I5(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [5]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 
       (.I0(ch1_ioc_irq_set_i__8),
        .I1(\cdma_tvect_out[12] ),
        .I2(sig_reg2sg_irqthresh_wren),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1_n_0 ),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[1] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1_n_0 ),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[2] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1_n_0 ),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[3] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1_n_0 ),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[4] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1_n_0 ),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[5] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1_n_0 ),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[6] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1_n_0 ),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1_n_0 ),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [7]),
        .R(SR));
endmodule

module top_blk_axi_cdma_0_0_axi_sg_mm2s_basic_wrap
   (sig_init_done,
    sig_init_done_0,
    m_axi_sg_arburst,
    m_axi_sg_arvalid,
    m_axi_sg_rready,
    mm2s_rready_reg,
    m_axi_sg_arlen,
    s_axis_ftch_cmd_tready,
    \m_axi_sg_wstrb[0] ,
    ftch_done_reg,
    ftch_decerr_i,
    ftch_slverr_i,
    m_axi_sg_araddr,
    sig_mmap_reset_reg_reg,
    m_axi_aclk,
    sig_mmap_reset_reg_reg_0,
    sig_rst2dm_resetn,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    m_axi_sg_arready,
    s_axis_ftch_cmd_tvalid,
    p_18_out,
    m_axi_sg_rresp,
    E,
    D);
  output sig_init_done;
  output sig_init_done_0;
  output [0:0]m_axi_sg_arburst;
  output m_axi_sg_arvalid;
  output m_axi_sg_rready;
  output mm2s_rready_reg;
  output [0:0]m_axi_sg_arlen;
  output s_axis_ftch_cmd_tready;
  output \m_axi_sg_wstrb[0] ;
  output ftch_done_reg;
  output ftch_decerr_i;
  output ftch_slverr_i;
  output [25:0]m_axi_sg_araddr;
  input sig_mmap_reset_reg_reg;
  input m_axi_aclk;
  input sig_mmap_reset_reg_reg_0;
  input sig_rst2dm_resetn;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  input m_axi_sg_arready;
  input s_axis_ftch_cmd_tvalid;
  input p_18_out;
  input [1:0]m_axi_sg_rresp;
  input [0:0]E;
  input [27:0]D;

  wire [27:0]D;
  wire [0:0]E;
  wire I_CMD_STATUS_n_10;
  wire I_CMD_STATUS_n_11;
  wire I_CMD_STATUS_n_12;
  wire I_CMD_STATUS_n_13;
  wire I_CMD_STATUS_n_14;
  wire I_CMD_STATUS_n_15;
  wire I_CMD_STATUS_n_16;
  wire I_CMD_STATUS_n_17;
  wire I_CMD_STATUS_n_18;
  wire I_CMD_STATUS_n_19;
  wire I_CMD_STATUS_n_20;
  wire I_CMD_STATUS_n_21;
  wire I_CMD_STATUS_n_22;
  wire I_CMD_STATUS_n_23;
  wire I_CMD_STATUS_n_24;
  wire I_CMD_STATUS_n_25;
  wire I_CMD_STATUS_n_26;
  wire I_CMD_STATUS_n_27;
  wire I_CMD_STATUS_n_28;
  wire I_CMD_STATUS_n_29;
  wire I_CMD_STATUS_n_3;
  wire I_CMD_STATUS_n_30;
  wire I_CMD_STATUS_n_31;
  wire I_CMD_STATUS_n_32;
  wire I_CMD_STATUS_n_33;
  wire I_CMD_STATUS_n_34;
  wire I_CMD_STATUS_n_9;
  wire I_MSTR_SCC_n_3;
  wire I_MSTR_SCC_n_4;
  wire I_RD_DATA_CNTL_n_4;
  wire I_RESET_n_1;
  wire ftch_decerr_i;
  wire ftch_done_reg;
  wire ftch_slverr_i;
  wire m_axi_aclk;
  wire [25:0]m_axi_sg_araddr;
  wire [0:0]m_axi_sg_arburst;
  wire [0:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire m_axi_sg_arvalid;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire \m_axi_sg_wstrb[0] ;
  wire mm2s_rready_reg;
  wire p_18_out;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire [31:6]sig_cmd_addr_reg;
  wire [0:0]sig_cmd_burst_reg;
  wire sig_cmd_reg_empty;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_load_input_cmd;
  wire sig_mmap_reset_reg_reg;
  wire sig_mmap_reset_reg_reg_0;
  wire sig_mstr2addr_cmd_valid;
  wire sig_next_burst;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_okay_reg;
  wire sig_rd_sts_okay_reg0;
  wire sig_rd_sts_tag_reg0;
  wire sig_rsc2data_ready;
  wire [6:5]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2dm_resetn;
  wire sm_set_error;

  top_blk_axi_cdma_0_0_axi_sg_addr_cntl I_ADDR_CNTL
       (.Q(sig_cmd_addr_reg),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_cmd2addr_valid1_reg(I_MSTR_SCC_n_3),
        .sig_cmd_burst_reg(sig_cmd_burst_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(\m_axi_sg_wstrb[0] ),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sm_set_error(sm_set_error),
        .sm_set_error_reg(I_MSTR_SCC_n_4));
  top_blk_axi_cdma_0_0_axi_sg_cmd_status_1 I_CMD_STATUS
       (.D(D),
        .E(E),
        .Q({I_CMD_STATUS_n_9,I_CMD_STATUS_n_10,I_CMD_STATUS_n_11,I_CMD_STATUS_n_12,I_CMD_STATUS_n_13,I_CMD_STATUS_n_14,I_CMD_STATUS_n_15,I_CMD_STATUS_n_16,I_CMD_STATUS_n_17,I_CMD_STATUS_n_18,I_CMD_STATUS_n_19,I_CMD_STATUS_n_20,I_CMD_STATUS_n_21,I_CMD_STATUS_n_22,I_CMD_STATUS_n_23,I_CMD_STATUS_n_24,I_CMD_STATUS_n_25,I_CMD_STATUS_n_26,I_CMD_STATUS_n_27,I_CMD_STATUS_n_28,I_CMD_STATUS_n_29,I_CMD_STATUS_n_30,I_CMD_STATUS_n_31,I_CMD_STATUS_n_32,I_CMD_STATUS_n_33,I_CMD_STATUS_n_34,sig_next_burst}),
        .ftch_decerr_i(ftch_decerr_i),
        .ftch_done_reg(ftch_done_reg),
        .ftch_slverr_i(ftch_slverr_i),
        .m_axi_aclk(m_axi_aclk),
        .p_18_out(p_18_out),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_btt_is_zero_reg_reg(I_CMD_STATUS_n_3),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(mm2s_rready_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(\m_axi_sg_wstrb[0] ),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_load_input_cmd(sig_load_input_cmd),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg),
        .sig_mmap_reset_reg_reg_0(sig_mmap_reset_reg_reg_0),
        .sig_rd_sts_okay_reg(sig_rd_sts_okay_reg),
        .sig_rd_sts_tag_reg0(sig_rd_sts_tag_reg0),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  top_blk_axi_cdma_0_0_axi_sg_scc I_MSTR_SCC
       (.Q({I_CMD_STATUS_n_9,I_CMD_STATUS_n_10,I_CMD_STATUS_n_11,I_CMD_STATUS_n_12,I_CMD_STATUS_n_13,I_CMD_STATUS_n_14,I_CMD_STATUS_n_15,I_CMD_STATUS_n_16,I_CMD_STATUS_n_17,I_CMD_STATUS_n_18,I_CMD_STATUS_n_19,I_CMD_STATUS_n_20,I_CMD_STATUS_n_21,I_CMD_STATUS_n_22,I_CMD_STATUS_n_23,I_CMD_STATUS_n_24,I_CMD_STATUS_n_25,I_CMD_STATUS_n_26,I_CMD_STATUS_n_27,I_CMD_STATUS_n_28,I_CMD_STATUS_n_29,I_CMD_STATUS_n_30,I_CMD_STATUS_n_31,I_CMD_STATUS_n_32,I_CMD_STATUS_n_33,I_CMD_STATUS_n_34,sig_next_burst}),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] (I_CMD_STATUS_n_3),
        .m_axi_aclk(m_axi_aclk),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_addr_valid_reg_reg(I_MSTR_SCC_n_4),
        .sig_cmd_burst_reg(sig_cmd_burst_reg),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(I_RESET_n_1),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(\m_axi_sg_wstrb[0] ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(mm2s_rready_reg),
        .sig_load_input_cmd(sig_load_input_cmd),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .\sig_next_addr_reg_reg[31] (sig_cmd_addr_reg),
        .sig_posted_to_axi_reg(I_MSTR_SCC_n_3),
        .sm_set_error(sm_set_error));
  top_blk_axi_cdma_0_0_axi_sg_rddata_cntl I_RD_DATA_CNTL
       (.m_axi_aclk(m_axi_aclk),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(mm2s_rready_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(\m_axi_sg_wstrb[0] ),
        .sig_data2rsc_slverr(sig_data2rsc_slverr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_push_rd_sts_reg(sig_push_rd_sts_reg),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rd_sts_okay_reg0(sig_rd_sts_okay_reg0),
        .sig_rd_sts_reg_empty_reg(I_RD_DATA_CNTL_n_4),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status(sig_rsc2stat_status));
  top_blk_axi_cdma_0_0_axi_sg_rd_status_cntl I_RD_STATUS_CNTLR
       (.m_axi_aclk(m_axi_aclk),
        .mm2s_rlast_del_reg(I_RD_DATA_CNTL_n_4),
        .sig_data2rsc_slverr(sig_data2rsc_slverr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_push_rd_sts_reg(sig_push_rd_sts_reg),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rd_sts_okay_reg(sig_rd_sts_okay_reg),
        .sig_rd_sts_okay_reg0(sig_rd_sts_okay_reg0),
        .sig_rd_sts_tag_reg0(sig_rd_sts_tag_reg0),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  top_blk_axi_cdma_0_0_axi_sg_reset I_RESET
       (.m_axi_aclk(m_axi_aclk),
        .\m_axi_sg_wstrb[0] (\m_axi_sg_wstrb[0] ),
        .mm2s_rready_reg(mm2s_rready_reg),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .\sig_cmd_addr_reg_reg[6] (I_RESET_n_1),
        .sig_rst2dm_resetn(sig_rst2dm_resetn));
endmodule

module top_blk_axi_cdma_0_0_axi_sg_rd_status_cntl
   (sig_rsc2stat_status,
    sig_rd_sts_okay_reg,
    sig_rsc2stat_status_valid,
    sig_rsc2data_ready,
    sig_rd_sts_tag_reg0,
    sig_push_rd_sts_reg,
    sig_rd_sts_decerr_reg0,
    m_axi_aclk,
    sig_rd_sts_okay_reg0,
    sig_data2rsc_valid,
    mm2s_rlast_del_reg,
    sig_data2rsc_slverr);
  output [1:0]sig_rsc2stat_status;
  output sig_rd_sts_okay_reg;
  output sig_rsc2stat_status_valid;
  output sig_rsc2data_ready;
  input sig_rd_sts_tag_reg0;
  input sig_push_rd_sts_reg;
  input sig_rd_sts_decerr_reg0;
  input m_axi_aclk;
  input sig_rd_sts_okay_reg0;
  input sig_data2rsc_valid;
  input mm2s_rlast_del_reg;
  input sig_data2rsc_slverr;

  wire m_axi_aclk;
  wire mm2s_rlast_del_reg;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_okay_reg;
  wire sig_rd_sts_okay_reg0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rd_sts_tag_reg0;
  wire sig_rsc2data_ready;
  wire [1:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;

  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_decerr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_decerr_reg0),
        .Q(sig_rsc2stat_status[0]),
        .R(sig_rd_sts_tag_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_rd_sts_okay_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_okay_reg0),
        .Q(sig_rd_sts_okay_reg),
        .S(sig_rd_sts_tag_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(mm2s_rlast_del_reg),
        .Q(sig_rsc2data_ready),
        .S(sig_rd_sts_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_full_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_data2rsc_valid),
        .Q(sig_rsc2stat_status_valid),
        .R(sig_rd_sts_tag_reg0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_slverr_reg_i_1
       (.I0(sig_rsc2stat_status[1]),
        .I1(sig_data2rsc_slverr),
        .O(sig_rd_sts_slverr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_slverr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_slverr_reg0),
        .Q(sig_rsc2stat_status[1]),
        .R(sig_rd_sts_tag_reg0));
endmodule

module top_blk_axi_cdma_0_0_axi_sg_rddata_cntl
   (m_axi_sg_rready,
    sig_data2rsc_valid,
    sig_data2rsc_slverr,
    sig_push_rd_sts_reg,
    sig_rd_sts_reg_empty_reg,
    sig_rd_sts_okay_reg0,
    sig_rd_sts_decerr_reg0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axi_aclk,
    sig_rsc2data_ready,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    m_axi_sg_rresp,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_rsc2stat_status);
  output m_axi_sg_rready;
  output sig_data2rsc_valid;
  output sig_data2rsc_slverr;
  output sig_push_rd_sts_reg;
  output sig_rd_sts_reg_empty_reg;
  output sig_rd_sts_okay_reg0;
  output sig_rd_sts_decerr_reg0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input m_axi_aclk;
  input sig_rsc2data_ready;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  input [1:0]m_axi_sg_rresp;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  input [1:0]sig_rsc2stat_status;

  wire m_axi_aclk;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire mm2s_rlast_del_i_1_n_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_coelsc_decerr_reg_i_1_n_0;
  wire sig_coelsc_okay_reg_i_1_n_0;
  wire sig_coelsc_slverr_reg_i_1_n_0;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_okay;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_okay_reg0;
  wire sig_rd_sts_reg_empty_reg;
  wire sig_rsc2data_ready;
  wire [1:0]sig_rsc2stat_status;

  LUT2 #(
    .INIT(4'h8)) 
    mm2s_rlast_del_i_1
       (.I0(m_axi_sg_rlast),
        .I1(m_axi_sg_rvalid),
        .O(mm2s_rlast_del_i_1_n_0));
  FDRE mm2s_rlast_del_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(mm2s_rlast_del_i_1_n_0),
        .Q(sig_data2rsc_valid),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE mm2s_rready_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(m_axi_sg_rready),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  LUT6 #(
    .INIT(64'hEAAA000000000000)) 
    sig_coelsc_decerr_reg_i_1
       (.I0(sig_data2rsc_decerr),
        .I1(m_axi_sg_rvalid),
        .I2(m_axi_sg_rresp[0]),
        .I3(m_axi_sg_rresp[1]),
        .I4(sig_rsc2data_ready),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .O(sig_coelsc_decerr_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_decerr_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_coelsc_decerr_reg_i_1_n_0),
        .Q(sig_data2rsc_decerr),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h2EFFFFFF)) 
    sig_coelsc_okay_reg_i_1
       (.I0(sig_data2rsc_okay),
        .I1(m_axi_sg_rvalid),
        .I2(m_axi_sg_rresp[1]),
        .I3(sig_rsc2data_ready),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .O(sig_coelsc_okay_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_okay_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_coelsc_okay_reg_i_1_n_0),
        .Q(sig_data2rsc_okay),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAEA000000000000)) 
    sig_coelsc_slverr_reg_i_1
       (.I0(sig_data2rsc_slverr),
        .I1(m_axi_sg_rvalid),
        .I2(m_axi_sg_rresp[1]),
        .I3(m_axi_sg_rresp[0]),
        .I4(sig_rsc2data_ready),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .O(sig_coelsc_slverr_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_slverr_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_coelsc_slverr_reg_i_1_n_0),
        .Q(sig_data2rsc_slverr),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sig_rd_sts_decerr_reg_i_2
       (.I0(sig_data2rsc_valid),
        .I1(sig_rsc2data_ready),
        .O(sig_push_rd_sts_reg));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_decerr_reg_i_3
       (.I0(sig_data2rsc_decerr),
        .I1(sig_rsc2stat_status[0]),
        .O(sig_rd_sts_decerr_reg0));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    sig_rd_sts_okay_reg_i_1
       (.I0(sig_rsc2stat_status[0]),
        .I1(sig_data2rsc_decerr),
        .I2(sig_data2rsc_okay),
        .I3(sig_rsc2stat_status[1]),
        .I4(sig_data2rsc_slverr),
        .O(sig_rd_sts_okay_reg0));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT1 #(
    .INIT(2'h1)) 
    sig_rd_sts_reg_empty_i_1
       (.I0(sig_data2rsc_valid),
        .O(sig_rd_sts_reg_empty_reg));
endmodule

module top_blk_axi_cdma_0_0_axi_sg_reset
   (\m_axi_sg_wstrb[0] ,
    \sig_cmd_addr_reg_reg[6] ,
    mm2s_rready_reg,
    sig_rst2dm_resetn,
    m_axi_aclk,
    sig_addr2rsc_cmd_fifo_empty);
  output \m_axi_sg_wstrb[0] ;
  output \sig_cmd_addr_reg_reg[6] ;
  output mm2s_rready_reg;
  input sig_rst2dm_resetn;
  input m_axi_aclk;
  input sig_addr2rsc_cmd_fifo_empty;

  wire m_axi_aclk;
  wire \m_axi_sg_wstrb[0] ;
  wire mm2s_rready_reg;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire \sig_cmd_addr_reg_reg[6] ;
  wire sig_rst2dm_resetn;

  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h7)) 
    sig_cmd_reg_empty_i_1__0
       (.I0(\m_axi_sg_wstrb[0] ),
        .I1(sig_addr2rsc_cmd_fifo_empty),
        .O(\sig_cmd_addr_reg_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_rst2dm_resetn),
        .Q(\m_axi_sg_wstrb[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sig_strb_reg_out[7]_i_1 
       (.I0(\m_axi_sg_wstrb[0] ),
        .O(mm2s_rready_reg));
endmodule

module top_blk_axi_cdma_0_0_axi_sg_s2mm_basic_wrap
   (sig_init_done_1,
    sig_init_done_2,
    sig_init_done_3,
    sig_init_done_4,
    m_axi_sg_awsize,
    m_axi_sg_awvalid,
    m_axi_sg_awaddr,
    s_axis_updt_cmd_tready,
    m_axi_sg_bready,
    m_axi_sg_wvalid,
    \pntr_cs_reg[1] ,
    p_2_out,
    m_axi_sg_wlast,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    updt_done_reg,
    sig_mmap_reset_reg_reg,
    m_axi_aclk,
    sig_mmap_reset_reg_reg_0,
    SR,
    sig_mmap_reset_reg_reg_1,
    sig_mmap_reset_reg_reg_2,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axi_sg_bvalid,
    follower_full_mm2s,
    p_38_out,
    m_axi_sg_wready,
    Q,
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ,
    m_axi_sg_awready,
    p_20_out,
    p_18_out,
    m_axi_sg_bresp,
    s_axis_updt_cmd_tvalid_reg,
    \update_address_reg[31] );
  output sig_init_done_1;
  output sig_init_done_2;
  output sig_init_done_3;
  output sig_init_done_4;
  output [0:0]m_axi_sg_awsize;
  output m_axi_sg_awvalid;
  output [27:0]m_axi_sg_awaddr;
  output s_axis_updt_cmd_tready;
  output m_axi_sg_bready;
  output m_axi_sg_wvalid;
  output \pntr_cs_reg[1] ;
  output p_2_out;
  output m_axi_sg_wlast;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  output updt_done_reg;
  input sig_mmap_reset_reg_reg;
  input m_axi_aclk;
  input sig_mmap_reset_reg_reg_0;
  input [0:0]SR;
  input sig_mmap_reset_reg_reg_1;
  input sig_mmap_reset_reg_reg_2;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input m_axi_sg_bvalid;
  input follower_full_mm2s;
  input p_38_out;
  input m_axi_sg_wready;
  input [0:0]Q;
  input \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ;
  input m_axi_sg_awready;
  input p_20_out;
  input p_18_out;
  input [1:0]m_axi_sg_bresp;
  input [0:0]s_axis_updt_cmd_tvalid_reg;
  input [26:0]\update_address_reg[31] ;

  wire \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ;
  wire I_ADDR_CNTL_n_32;
  wire I_CMD_STATUS_n_10;
  wire I_CMD_STATUS_n_11;
  wire I_CMD_STATUS_n_12;
  wire I_CMD_STATUS_n_13;
  wire I_CMD_STATUS_n_14;
  wire I_CMD_STATUS_n_15;
  wire I_CMD_STATUS_n_16;
  wire I_CMD_STATUS_n_17;
  wire I_CMD_STATUS_n_18;
  wire I_CMD_STATUS_n_19;
  wire I_CMD_STATUS_n_20;
  wire I_CMD_STATUS_n_21;
  wire I_CMD_STATUS_n_22;
  wire I_CMD_STATUS_n_23;
  wire I_CMD_STATUS_n_24;
  wire I_CMD_STATUS_n_25;
  wire I_CMD_STATUS_n_26;
  wire I_CMD_STATUS_n_27;
  wire I_CMD_STATUS_n_28;
  wire I_CMD_STATUS_n_29;
  wire I_CMD_STATUS_n_30;
  wire I_CMD_STATUS_n_31;
  wire I_CMD_STATUS_n_32;
  wire I_CMD_STATUS_n_33;
  wire I_CMD_STATUS_n_34;
  wire I_CMD_STATUS_n_35;
  wire I_CMD_STATUS_n_36;
  wire I_CMD_STATUS_n_37;
  wire I_MSTR_SCC_n_10;
  wire I_MSTR_SCC_n_11;
  wire I_MSTR_SCC_n_12;
  wire I_MSTR_SCC_n_13;
  wire I_MSTR_SCC_n_14;
  wire I_MSTR_SCC_n_15;
  wire I_MSTR_SCC_n_16;
  wire I_MSTR_SCC_n_17;
  wire I_MSTR_SCC_n_18;
  wire I_MSTR_SCC_n_19;
  wire I_MSTR_SCC_n_2;
  wire I_MSTR_SCC_n_20;
  wire I_MSTR_SCC_n_21;
  wire I_MSTR_SCC_n_22;
  wire I_MSTR_SCC_n_23;
  wire I_MSTR_SCC_n_24;
  wire I_MSTR_SCC_n_25;
  wire I_MSTR_SCC_n_26;
  wire I_MSTR_SCC_n_27;
  wire I_MSTR_SCC_n_28;
  wire I_MSTR_SCC_n_29;
  wire I_MSTR_SCC_n_3;
  wire I_MSTR_SCC_n_30;
  wire I_MSTR_SCC_n_31;
  wire I_MSTR_SCC_n_32;
  wire I_MSTR_SCC_n_33;
  wire I_MSTR_SCC_n_5;
  wire I_MSTR_SCC_n_7;
  wire I_MSTR_SCC_n_8;
  wire I_MSTR_SCC_n_9;
  wire I_WR_DATA_CNTL_n_4;
  wire I_WR_STATUS_CNTLR_n_5;
  wire [0:0]Q;
  wire [0:0]SR;
  wire follower_full_mm2s;
  wire m_axi_aclk;
  wire [27:0]m_axi_sg_awaddr;
  wire m_axi_sg_awready;
  wire [0:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire m_axi_sg_wvalid;
  wire p_18_out;
  wire p_20_out;
  wire p_2_out;
  wire p_38_out;
  wire p_5_out;
  wire \pntr_cs_reg[1] ;
  wire s_axis_updt_cmd_tready;
  wire [0:0]s_axis_updt_cmd_tvalid_reg;
  wire sig_addr2data_addr_posted;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_btt_is_zero;
  wire sig_calc2dm_calc_err;
  wire sig_cmd_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_okay_reg;
  wire sig_data2all_tlast_error;
  wire sig_data2wsc_calc_err;
  wire sig_data2wsc_cmd_cmplt;
  wire sig_data2wsc_last_err;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_done_4;
  wire sig_load_input_cmd;
  wire sig_mmap_reset_reg_reg;
  wire sig_mmap_reset_reg_reg_0;
  wire sig_mmap_reset_reg_reg_1;
  wire sig_mmap_reset_reg_reg_2;
  wire sig_mstr2data_cmd_valid;
  wire sig_push_addr_reg1_out;
  wire sig_push_to_wsc;
  wire sig_stat2wsc_status_ready;
  wire sig_tlast_err_stop;
  wire sig_wdc_status_going_full;
  wire [6:4]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;
  wire [26:0]\update_address_reg[31] ;
  wire updt_decerr_i;
  wire updt_done_reg;
  wire updt_interr_i;
  wire updt_slverr_i;

  top_blk_axi_cdma_0_0_axi_sg_addr_cntl__parameterized0 I_ADDR_CNTL
       (.Q({I_MSTR_SCC_n_7,I_MSTR_SCC_n_8,I_MSTR_SCC_n_9,I_MSTR_SCC_n_10,I_MSTR_SCC_n_11,I_MSTR_SCC_n_12,I_MSTR_SCC_n_13,I_MSTR_SCC_n_14,I_MSTR_SCC_n_15,I_MSTR_SCC_n_16,I_MSTR_SCC_n_17,I_MSTR_SCC_n_18,I_MSTR_SCC_n_19,I_MSTR_SCC_n_20,I_MSTR_SCC_n_21,I_MSTR_SCC_n_22,I_MSTR_SCC_n_23,I_MSTR_SCC_n_24,I_MSTR_SCC_n_25,I_MSTR_SCC_n_26,I_MSTR_SCC_n_27,I_MSTR_SCC_n_28,I_MSTR_SCC_n_29,I_MSTR_SCC_n_30,I_MSTR_SCC_n_31,I_MSTR_SCC_n_32,I_MSTR_SCC_n_33}),
        .SR(I_ADDR_CNTL_n_32),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .out(sig_addr2data_addr_posted),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_calc2dm_calc_err(sig_calc2dm_calc_err),
        .\sig_cmd_addr_reg_reg[3] (I_MSTR_SCC_n_2),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(I_MSTR_SCC_n_3),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sm_set_error_reg(I_MSTR_SCC_n_5));
  top_blk_axi_cdma_0_0_axi_sg_cmd_status I_CMD_STATUS
       (.D({sig_coelsc_okay_reg,sig_wsc2stat_status}),
        .E(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo ),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg (\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (I_WR_DATA_CNTL_n_4),
        .Q({I_CMD_STATUS_n_10,I_CMD_STATUS_n_11,I_CMD_STATUS_n_12,I_CMD_STATUS_n_13,I_CMD_STATUS_n_14,I_CMD_STATUS_n_15,I_CMD_STATUS_n_16,I_CMD_STATUS_n_17,I_CMD_STATUS_n_18,I_CMD_STATUS_n_19,I_CMD_STATUS_n_20,I_CMD_STATUS_n_21,I_CMD_STATUS_n_22,I_CMD_STATUS_n_23,I_CMD_STATUS_n_24,I_CMD_STATUS_n_25,I_CMD_STATUS_n_26,I_CMD_STATUS_n_27,I_CMD_STATUS_n_28,I_CMD_STATUS_n_29,I_CMD_STATUS_n_30,I_CMD_STATUS_n_31,I_CMD_STATUS_n_32,I_CMD_STATUS_n_33,I_CMD_STATUS_n_34,I_CMD_STATUS_n_35,I_CMD_STATUS_n_36,I_CMD_STATUS_n_37}),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .p_18_out(p_18_out),
        .p_20_out(p_20_out),
        .p_5_out(p_5_out),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .s_axis_updt_cmd_tvalid_reg(s_axis_updt_cmd_tvalid_reg),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_btt_is_zero(sig_btt_is_zero),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_2(sig_init_done_2),
        .sig_load_input_cmd(sig_load_input_cmd),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg),
        .sig_mmap_reset_reg_reg_0(sig_mmap_reset_reg_reg_0),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .\update_address_reg[31] (\update_address_reg[31] ),
        .updt_decerr_i(updt_decerr_i),
        .updt_done_reg(updt_done_reg),
        .updt_interr_i(updt_interr_i),
        .updt_slverr_i(updt_slverr_i));
  top_blk_axi_cdma_0_0_axi_sg_scc_wr I_MSTR_SCC
       (.Q({I_CMD_STATUS_n_10,I_CMD_STATUS_n_11,I_CMD_STATUS_n_12,I_CMD_STATUS_n_13,I_CMD_STATUS_n_14,I_CMD_STATUS_n_15,I_CMD_STATUS_n_16,I_CMD_STATUS_n_17,I_CMD_STATUS_n_18,I_CMD_STATUS_n_19,I_CMD_STATUS_n_20,I_CMD_STATUS_n_21,I_CMD_STATUS_n_22,I_CMD_STATUS_n_23,I_CMD_STATUS_n_24,I_CMD_STATUS_n_25,I_CMD_STATUS_n_26,I_CMD_STATUS_n_27,I_CMD_STATUS_n_28,I_CMD_STATUS_n_29,I_CMD_STATUS_n_30,I_CMD_STATUS_n_31,I_CMD_STATUS_n_32,I_CMD_STATUS_n_33,I_CMD_STATUS_n_34,I_CMD_STATUS_n_35,I_CMD_STATUS_n_36,I_CMD_STATUS_n_37}),
        .SR(I_ADDR_CNTL_n_32),
        .m_axi_aclk(m_axi_aclk),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_addr_valid_reg_reg(I_MSTR_SCC_n_5),
        .sig_btt_is_zero(sig_btt_is_zero),
        .sig_calc2dm_calc_err(sig_calc2dm_calc_err),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(SR),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_load_input_cmd(sig_load_input_cmd),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .\sig_next_addr_reg_reg[31] ({I_MSTR_SCC_n_7,I_MSTR_SCC_n_8,I_MSTR_SCC_n_9,I_MSTR_SCC_n_10,I_MSTR_SCC_n_11,I_MSTR_SCC_n_12,I_MSTR_SCC_n_13,I_MSTR_SCC_n_14,I_MSTR_SCC_n_15,I_MSTR_SCC_n_16,I_MSTR_SCC_n_17,I_MSTR_SCC_n_18,I_MSTR_SCC_n_19,I_MSTR_SCC_n_20,I_MSTR_SCC_n_21,I_MSTR_SCC_n_22,I_MSTR_SCC_n_23,I_MSTR_SCC_n_24,I_MSTR_SCC_n_25,I_MSTR_SCC_n_26,I_MSTR_SCC_n_27,I_MSTR_SCC_n_28,I_MSTR_SCC_n_29,I_MSTR_SCC_n_30,I_MSTR_SCC_n_31,I_MSTR_SCC_n_32,I_MSTR_SCC_n_33}),
        .\sig_next_addr_reg_reg[3] (I_MSTR_SCC_n_2),
        .sig_posted_to_axi_2_reg(I_MSTR_SCC_n_3),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out));
  top_blk_axi_cdma_0_0_axi_sg_wrdata_cntl I_WR_DATA_CNTL
       (.FIFO_Full_reg(I_WR_STATUS_CNTLR_n_5),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg (\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ),
        .Q(Q),
        .SR(SR),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (I_WR_DATA_CNTL_n_4),
        .follower_full_mm2s(follower_full_mm2s),
        .in({sig_data2wsc_calc_err,sig_data2wsc_last_err,sig_data2wsc_cmd_cmplt}),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .out(sig_addr2data_addr_posted),
        .p_2_out(p_2_out),
        .p_38_out(p_38_out),
        .\pntr_cs_reg[1] (\pntr_cs_reg[1] ),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_calc2dm_calc_err(sig_calc2dm_calc_err),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_inhibit_rdy_n(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  top_blk_axi_cdma_0_0_axi_sg_wr_status_cntl I_WR_STATUS_CNTLR
       (.D({sig_coelsc_okay_reg,sig_wsc2stat_status}),
        .E(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo ),
        .\INFERRED_GEN.cnt_i_reg[0] (I_WR_STATUS_CNTLR_n_5),
        .SR(SR),
        .in({sig_data2wsc_calc_err,sig_data2wsc_last_err,sig_data2wsc_cmd_cmplt}),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .p_5_out(p_5_out),
        .sig_inhibit_rdy_n(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done_3(sig_init_done_3),
        .sig_init_done_4(sig_init_done_4),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg_1),
        .sig_mmap_reset_reg_reg_0(sig_mmap_reset_reg_reg_2),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

module top_blk_axi_cdma_0_0_axi_sg_scc
   (sig_cmd_reg_empty,
    sig_mstr2addr_cmd_valid,
    sig_cmd_burst_reg,
    sig_posted_to_axi_reg,
    sig_addr_valid_reg_reg,
    sm_set_error,
    \sig_next_addr_reg_reg[31] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_load_input_cmd,
    m_axi_aclk,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ,
    Q,
    sig_addr2rsc_cmd_fifo_empty,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1);
  output sig_cmd_reg_empty;
  output sig_mstr2addr_cmd_valid;
  output [0:0]sig_cmd_burst_reg;
  output sig_posted_to_axi_reg;
  output sig_addr_valid_reg_reg;
  output sm_set_error;
  output [25:0]\sig_next_addr_reg_reg[31] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_load_input_cmd;
  input m_axi_aclk;
  input \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ;
  input [26:0]Q;
  input sig_addr2rsc_cmd_fifo_empty;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;

  wire [26:0]Q;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ;
  wire m_axi_aclk;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_addr_valid_reg_reg;
  wire sig_btt_is_zero_reg;
  wire [0:0]sig_cmd_burst_reg;
  wire sig_cmd_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  wire sig_load_input_cmd;
  wire sig_mstr2addr_cmd_valid;
  wire [25:0]\sig_next_addr_reg_reg[31] ;
  wire sig_posted_to_axi_reg;
  wire sm_set_error;
  wire sm_set_error_i_1_n_0;

  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_3
       (.I0(sm_set_error),
        .O(sig_addr_valid_reg_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_is_zero_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .Q(sig_btt_is_zero_reg),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE sig_cmd2addr_valid1_reg
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(sig_load_input_cmd),
        .Q(sig_mstr2addr_cmd_valid),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[5]),
        .Q(\sig_next_addr_reg_reg[31] [4]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[6]),
        .Q(\sig_next_addr_reg_reg[31] [5]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[7]),
        .Q(\sig_next_addr_reg_reg[31] [6]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[8]),
        .Q(\sig_next_addr_reg_reg[31] [7]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[9]),
        .Q(\sig_next_addr_reg_reg[31] [8]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[10]),
        .Q(\sig_next_addr_reg_reg[31] [9]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[11]),
        .Q(\sig_next_addr_reg_reg[31] [10]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[12]),
        .Q(\sig_next_addr_reg_reg[31] [11]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[13]),
        .Q(\sig_next_addr_reg_reg[31] [12]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[14]),
        .Q(\sig_next_addr_reg_reg[31] [13]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[15]),
        .Q(\sig_next_addr_reg_reg[31] [14]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[16]),
        .Q(\sig_next_addr_reg_reg[31] [15]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[17]),
        .Q(\sig_next_addr_reg_reg[31] [16]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[18]),
        .Q(\sig_next_addr_reg_reg[31] [17]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[19]),
        .Q(\sig_next_addr_reg_reg[31] [18]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[20]),
        .Q(\sig_next_addr_reg_reg[31] [19]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[21]),
        .Q(\sig_next_addr_reg_reg[31] [20]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[22]),
        .Q(\sig_next_addr_reg_reg[31] [21]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[23]),
        .Q(\sig_next_addr_reg_reg[31] [22]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[24]),
        .Q(\sig_next_addr_reg_reg[31] [23]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[25]),
        .Q(\sig_next_addr_reg_reg[31] [24]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[26]),
        .Q(\sig_next_addr_reg_reg[31] [25]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[1]),
        .Q(\sig_next_addr_reg_reg[31] [0]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[2]),
        .Q(\sig_next_addr_reg_reg[31] [1]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[3]),
        .Q(\sig_next_addr_reg_reg[31] [2]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[4]),
        .Q(\sig_next_addr_reg_reg[31] [3]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_burst_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[0]),
        .Q(sig_cmd_burst_reg),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDSE #(
    .INIT(1'b0)) 
    sig_cmd_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(1'b0),
        .Q(sig_cmd_reg_empty),
        .S(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  LUT3 #(
    .INIT(8'h80)) 
    sig_posted_to_axi_2_i_1__0
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(sig_addr2rsc_cmd_fifo_empty),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .O(sig_posted_to_axi_reg));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sm_set_error_i_1
       (.I0(sig_btt_is_zero_reg),
        .I1(sm_set_error),
        .O(sm_set_error_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_set_error_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sm_set_error_i_1_n_0),
        .Q(sm_set_error),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1));
endmodule

module top_blk_axi_cdma_0_0_axi_sg_scc_wr
   (sig_cmd_reg_empty,
    sig_mstr2data_cmd_valid,
    \sig_next_addr_reg_reg[3] ,
    sig_posted_to_axi_2_reg,
    sig_push_addr_reg1_out,
    sig_addr_valid_reg_reg,
    sig_calc2dm_calc_err,
    \sig_next_addr_reg_reg[31] ,
    SR,
    sig_load_input_cmd,
    m_axi_aclk,
    sig_btt_is_zero,
    Q,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_addr2wsc_cmd_fifo_empty,
    sig_data2all_tlast_error,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0);
  output sig_cmd_reg_empty;
  output sig_mstr2data_cmd_valid;
  output \sig_next_addr_reg_reg[3] ;
  output sig_posted_to_axi_2_reg;
  output sig_push_addr_reg1_out;
  output sig_addr_valid_reg_reg;
  output sig_calc2dm_calc_err;
  output [26:0]\sig_next_addr_reg_reg[31] ;
  input [0:0]SR;
  input sig_load_input_cmd;
  input m_axi_aclk;
  input sig_btt_is_zero;
  input [27:0]Q;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_addr2wsc_cmd_fifo_empty;
  input sig_data2all_tlast_error;
  input [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;

  wire [27:0]Q;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_addr_valid_reg_reg;
  wire sig_btt_is_zero;
  wire sig_btt_is_zero_reg_reg_n_0;
  wire sig_calc2dm_calc_err;
  wire sig_cmd_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_data2all_tlast_error;
  wire sig_load_input_cmd;
  wire sig_mstr2data_cmd_valid;
  wire [26:0]\sig_next_addr_reg_reg[31] ;
  wire \sig_next_addr_reg_reg[3] ;
  wire sig_posted_to_axi_2_reg;
  wire sig_push_addr_reg1_out;
  wire sm_set_error_i_1_n_0;

  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_addr_valid_reg_i_2__0
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_addr2wsc_cmd_fifo_empty),
        .I2(sig_data2all_tlast_error),
        .O(sig_push_addr_reg1_out));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_3__0
       (.I0(sig_calc2dm_calc_err),
        .O(sig_addr_valid_reg_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_is_zero_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(sig_btt_is_zero),
        .Q(sig_btt_is_zero_reg_reg_n_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid1_reg
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(sig_load_input_cmd),
        .Q(sig_mstr2data_cmd_valid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[6]),
        .Q(\sig_next_addr_reg_reg[31] [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[7]),
        .Q(\sig_next_addr_reg_reg[31] [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[8]),
        .Q(\sig_next_addr_reg_reg[31] [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[9]),
        .Q(\sig_next_addr_reg_reg[31] [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[10]),
        .Q(\sig_next_addr_reg_reg[31] [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[11]),
        .Q(\sig_next_addr_reg_reg[31] [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[12]),
        .Q(\sig_next_addr_reg_reg[31] [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[13]),
        .Q(\sig_next_addr_reg_reg[31] [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[14]),
        .Q(\sig_next_addr_reg_reg[31] [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[15]),
        .Q(\sig_next_addr_reg_reg[31] [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[16]),
        .Q(\sig_next_addr_reg_reg[31] [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[17]),
        .Q(\sig_next_addr_reg_reg[31] [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[18]),
        .Q(\sig_next_addr_reg_reg[31] [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[19]),
        .Q(\sig_next_addr_reg_reg[31] [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[20]),
        .Q(\sig_next_addr_reg_reg[31] [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[21]),
        .Q(\sig_next_addr_reg_reg[31] [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[22]),
        .Q(\sig_next_addr_reg_reg[31] [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[23]),
        .Q(\sig_next_addr_reg_reg[31] [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[24]),
        .Q(\sig_next_addr_reg_reg[31] [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[25]),
        .Q(\sig_next_addr_reg_reg[31] [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[26]),
        .Q(\sig_next_addr_reg_reg[31] [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[27]),
        .Q(\sig_next_addr_reg_reg[31] [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[0]),
        .Q(\sig_next_addr_reg_reg[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[1]),
        .Q(\sig_next_addr_reg_reg[31] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[2]),
        .Q(\sig_next_addr_reg_reg[31] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[3]),
        .Q(\sig_next_addr_reg_reg[31] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[4]),
        .Q(\sig_next_addr_reg_reg[31] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[5]),
        .Q(\sig_next_addr_reg_reg[31] [4]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    sig_cmd_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(1'b0),
        .Q(sig_cmd_reg_empty),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_posted_to_axi_2_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_mstr2data_cmd_valid),
        .I2(sig_addr2wsc_cmd_fifo_empty),
        .I3(sig_data2all_tlast_error),
        .O(sig_posted_to_axi_2_reg));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sm_set_error_i_1
       (.I0(sig_btt_is_zero_reg_reg_n_0),
        .I1(sig_calc2dm_calc_err),
        .O(sm_set_error_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_set_error_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sm_set_error_i_1_n_0),
        .Q(sig_calc2dm_calc_err),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0));
endmodule

module top_blk_axi_cdma_0_0_axi_sg_updt_cmdsts_if
   (updt_decerr,
    updt_interr,
    updt_slverr,
    p_20_out,
    updt_done,
    E,
    p_10_out,
    \cdma_tvect_out[18] ,
    SR,
    updt_decerr_i,
    m_axi_aclk,
    updt_interr_i,
    updt_slverr_i,
    \updt_cs_reg[1] ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ,
    s_axis_updt_cmd_tready,
    p_12_out);
  output updt_decerr;
  output updt_interr;
  output updt_slverr;
  output p_20_out;
  output updt_done;
  output [0:0]E;
  output p_10_out;
  output \cdma_tvect_out[18] ;
  input [0:0]SR;
  input updt_decerr_i;
  input m_axi_aclk;
  input updt_interr_i;
  input updt_slverr_i;
  input \updt_cs_reg[1] ;
  input \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ;
  input s_axis_updt_cmd_tready;
  input p_12_out;

  wire [0:0]E;
  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ;
  wire \cdma_tvect_out[18] ;
  wire m_axi_aclk;
  wire p_10_out;
  wire p_12_out;
  wire p_20_out;
  wire s_axis_updt_cmd_tready;
  wire \updt_cs_reg[1] ;
  wire updt_decerr;
  wire updt_decerr_i;
  wire updt_done;
  wire updt_error_i_1_n_0;
  wire updt_interr;
  wire updt_interr_i;
  wire updt_slverr;
  wire updt_slverr_i;

  LUT2 #(
    .INIT(4'h8)) 
    \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_i_1 
       (.I0(updt_done),
        .I1(p_12_out),
        .O(p_10_out));
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1__0 
       (.I0(p_20_out),
        .I1(s_axis_updt_cmd_tready),
        .O(E));
  FDRE s_axis_updt_cmd_tvalid_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\updt_cs_reg[1] ),
        .Q(p_20_out),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    updt_decerr_i_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(updt_decerr_i),
        .Q(updt_decerr),
        .R(SR));
  FDRE updt_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ),
        .Q(updt_done),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    updt_error_i_1
       (.I0(updt_interr),
        .I1(updt_decerr),
        .I2(updt_slverr),
        .I3(\cdma_tvect_out[18] ),
        .O(updt_error_i_1_n_0));
  FDRE updt_error_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(updt_error_i_1_n_0),
        .Q(\cdma_tvect_out[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    updt_interr_i_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(updt_interr_i),
        .Q(updt_interr),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    updt_slverr_i_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(updt_slverr_i),
        .Q(updt_slverr),
        .R(SR));
endmodule

module top_blk_axi_cdma_0_0_axi_sg_updt_mngr
   (\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg ,
    sig_sg2sgcntlr_updt_idle,
    p_20_out,
    \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ,
    sg_updt_error0,
    \cdma_tvect_out[20] ,
    \cdma_tvect_out[21] ,
    \cdma_tvect_out[19] ,
    sig_do_shutdown,
    \cdma_tvect_out[18] ,
    \cdma_tvect_out[24] ,
    E,
    p_38_out,
    \ftch_error_addr_reg[31] ,
    m_axi_sg_wdata,
    \cdma_tvect_out[22] ,
    \cdma_tvect_out[23] ,
    sg_interr_reg,
    sg_slverr_reg,
    sg_decerr_reg,
    \updt_error_addr_reg[31] ,
    \ftch_error_addr_reg[31]_0 ,
    SR,
    m_axi_aclk,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ,
    sig_to_edge_detect_reg,
    dma_decerr_reg,
    dma_interr_reg,
    dma_slverr_reg,
    \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg ,
    ftch_error_reg,
    sig_rst2sgcntl_halt,
    s_axis_updt_cmd_tready,
    updt_curdesc_wren_reg,
    service_ch112_out,
    p_12_out,
    ftch_error_capture,
    Q,
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ,
    \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ,
    sg_interr_reg_0,
    \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg ,
    sg_slverr_reg_0,
    \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ,
    sg_decerr_reg_0,
    \updt_curdesc_reg[31] ,
    p_11_out,
    p_10_out,
    p_9_out);
  output \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg ;
  output sig_sg2sgcntlr_updt_idle;
  output p_20_out;
  output \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ;
  output sg_updt_error0;
  output \cdma_tvect_out[20] ;
  output \cdma_tvect_out[21] ;
  output \cdma_tvect_out[19] ;
  output sig_do_shutdown;
  output \cdma_tvect_out[18] ;
  output \cdma_tvect_out[24] ;
  output [0:0]E;
  output p_38_out;
  output [0:0]\ftch_error_addr_reg[31] ;
  output [3:0]m_axi_sg_wdata;
  output \cdma_tvect_out[22] ;
  output \cdma_tvect_out[23] ;
  output sg_interr_reg;
  output sg_slverr_reg;
  output sg_decerr_reg;
  output [26:0]\updt_error_addr_reg[31] ;
  output [25:0]\ftch_error_addr_reg[31]_0 ;
  input [0:0]SR;
  input m_axi_aclk;
  input updt_decerr_i;
  input updt_interr_i;
  input updt_slverr_i;
  input \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ;
  input sig_to_edge_detect_reg;
  input dma_decerr_reg;
  input dma_interr_reg;
  input dma_slverr_reg;
  input \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg ;
  input ftch_error_reg;
  input sig_rst2sgcntl_halt;
  input s_axis_updt_cmd_tready;
  input [0:0]updt_curdesc_wren_reg;
  input service_ch112_out;
  input p_12_out;
  input ftch_error_capture;
  input [3:0]Q;
  input \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ;
  input \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ;
  input sg_interr_reg_0;
  input \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg ;
  input sg_slverr_reg_0;
  input \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ;
  input sg_decerr_reg_0;
  input [25:0]\updt_curdesc_reg[31] ;
  input p_11_out;
  input p_10_out;
  input p_9_out;

  wire \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ;
  wire [0:0]E;
  wire \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ;
  wire \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg ;
  wire \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ;
  wire \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ;
  wire \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg ;
  wire \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg ;
  wire I_UPDT_SG_n_15;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ;
  wire \cdma_tvect_out[18] ;
  wire \cdma_tvect_out[19] ;
  wire \cdma_tvect_out[20] ;
  wire \cdma_tvect_out[21] ;
  wire \cdma_tvect_out[22] ;
  wire \cdma_tvect_out[23] ;
  wire \cdma_tvect_out[24] ;
  wire dma_decerr_reg;
  wire dma_interr_reg;
  wire dma_slverr_reg;
  wire [0:0]\ftch_error_addr_reg[31] ;
  wire [25:0]\ftch_error_addr_reg[31]_0 ;
  wire ftch_error_capture;
  wire ftch_error_reg;
  wire m_axi_aclk;
  wire [3:0]m_axi_sg_wdata;
  wire p_10_out;
  wire p_10_out_0;
  wire p_11_out;
  wire p_12_out;
  wire p_20_out;
  wire p_38_out;
  wire p_9_out;
  wire s_axis_updt_cmd_tready;
  wire service_ch112_out;
  wire sg_decerr_reg;
  wire sg_decerr_reg_0;
  wire sg_interr_reg;
  wire sg_interr_reg_0;
  wire sg_slverr_reg;
  wire sg_slverr_reg_0;
  wire sg_updt_error0;
  wire sig_do_shutdown;
  wire sig_rst2sgcntl_halt;
  wire sig_sg2sgcntlr_updt_idle;
  wire sig_to_edge_detect_reg;
  wire [25:0]\updt_curdesc_reg[31] ;
  wire [0:0]updt_curdesc_wren_reg;
  wire updt_decerr;
  wire updt_decerr_i;
  wire updt_done;
  wire [26:0]\updt_error_addr_reg[31] ;
  wire updt_interr;
  wire updt_interr_i;
  wire updt_slverr;
  wire updt_slverr_i;

  top_blk_axi_cdma_0_0_axi_sg_updt_cmdsts_if I_UPDT_CMDSTS_IF
       (.E(E),
        .SR(SR),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ),
        .\cdma_tvect_out[18] (\cdma_tvect_out[18] ),
        .m_axi_aclk(m_axi_aclk),
        .p_10_out(p_10_out_0),
        .p_12_out(p_12_out),
        .p_20_out(p_20_out),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .\updt_cs_reg[1] (I_UPDT_SG_n_15),
        .updt_decerr(updt_decerr),
        .updt_decerr_i(updt_decerr_i),
        .updt_done(updt_done),
        .updt_interr(updt_interr),
        .updt_interr_i(updt_interr_i),
        .updt_slverr(updt_slverr),
        .updt_slverr_i(updt_slverr_i));
  top_blk_axi_cdma_0_0_axi_sg_updt_sm I_UPDT_SG
       (.\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg (\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg (\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ),
        .\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg (\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg ),
        .\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg (\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ),
        .\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg (\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ),
        .\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg (\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg ),
        .\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg (\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg (p_38_out),
        .Q(Q),
        .SR(SR),
        .\cdma_tvect_out[19] (\cdma_tvect_out[19] ),
        .\cdma_tvect_out[20] (\cdma_tvect_out[20] ),
        .\cdma_tvect_out[21] (\cdma_tvect_out[21] ),
        .\cdma_tvect_out[22] (\cdma_tvect_out[22] ),
        .\cdma_tvect_out[23] (\cdma_tvect_out[23] ),
        .\cdma_tvect_out[24] (\cdma_tvect_out[24] ),
        .dma_decerr_reg(dma_decerr_reg),
        .dma_interr_reg(dma_interr_reg),
        .dma_slverr_reg(dma_slverr_reg),
        .\ftch_error_addr_reg[31] (\ftch_error_addr_reg[31] ),
        .\ftch_error_addr_reg[31]_0 (\ftch_error_addr_reg[31]_0 ),
        .ftch_error_capture(ftch_error_capture),
        .ftch_error_reg(ftch_error_reg),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_wdata(m_axi_sg_wdata),
        .p_10_out(p_10_out),
        .p_10_out_0(p_10_out_0),
        .p_11_out(p_11_out),
        .p_20_out(p_20_out),
        .p_9_out(p_9_out),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .s_axis_updt_cmd_tvalid_reg(I_UPDT_SG_n_15),
        .service_ch112_out(service_ch112_out),
        .sg_decerr_reg(sg_decerr_reg),
        .sg_decerr_reg_0(sg_decerr_reg_0),
        .sg_interr_reg(sg_interr_reg),
        .sg_interr_reg_0(sg_interr_reg_0),
        .sg_slverr_reg(sg_slverr_reg),
        .sg_slverr_reg_0(sg_slverr_reg_0),
        .sg_updt_error0(sg_updt_error0),
        .sig_do_shutdown(sig_do_shutdown),
        .sig_rst2sgcntl_halt(sig_rst2sgcntl_halt),
        .sig_sg2sgcntlr_updt_idle(sig_sg2sgcntlr_updt_idle),
        .sig_to_edge_detect_reg(sig_to_edge_detect_reg),
        .\updt_curdesc_reg[31] (\updt_curdesc_reg[31] ),
        .updt_curdesc_wren_reg(updt_curdesc_wren_reg),
        .updt_decerr(updt_decerr),
        .updt_done(updt_done),
        .\updt_error_addr_reg[31]_0 (\updt_error_addr_reg[31] ),
        .updt_error_reg(\cdma_tvect_out[18] ),
        .updt_interr(updt_interr),
        .updt_slverr(updt_slverr));
endmodule

module top_blk_axi_cdma_0_0_axi_sg_updt_q_mngr
   (\update_address_reg[4] ,
    sts_queue_full,
    follower_full_mm2s,
    ptr_queue_full,
    p_12_out,
    p_11_out,
    p_10_out,
    p_9_out,
    service_ch112_out,
    Q,
    \update_address_reg[31] ,
    SR,
    p_38_out,
    m_axi_aclk,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    ftch_error_reg,
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ,
    \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ,
    cdma_tvect_out,
    p_2_out,
    D,
    sig_sgcntl2sg_updptr_tvalid,
    sig_fetch_update_full_reg,
    \sig_fetch_update_reg_reg[31] ,
    sig_dm_status_full_reg);
  output [0:0]\update_address_reg[4] ;
  output sts_queue_full;
  output follower_full_mm2s;
  output ptr_queue_full;
  output p_12_out;
  output p_11_out;
  output p_10_out;
  output p_9_out;
  output service_ch112_out;
  output [4:0]Q;
  output [25:0]\update_address_reg[31] ;
  input [0:0]SR;
  input p_38_out;
  input m_axi_aclk;
  input \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  input ftch_error_reg;
  input \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ;
  input \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ;
  input [2:0]cdma_tvect_out;
  input p_2_out;
  input [3:0]D;
  input sig_sgcntl2sg_updptr_tvalid;
  input [0:0]sig_fetch_update_full_reg;
  input [25:0]\sig_fetch_update_reg_reg[31] ;
  input [0:0]sig_dm_status_full_reg;

  wire [3:0]D;
  wire \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [2:0]cdma_tvect_out;
  wire follower_full_mm2s;
  wire ftch_error_reg;
  wire m_axi_aclk;
  wire p_10_out;
  wire p_11_out;
  wire p_12_out;
  wire p_2_out;
  wire p_38_out;
  wire p_9_out;
  wire ptr_queue_full;
  wire service_ch112_out;
  wire [0:0]sig_dm_status_full_reg;
  wire [0:0]sig_fetch_update_full_reg;
  wire [25:0]\sig_fetch_update_reg_reg[31] ;
  wire sig_sgcntl2sg_updptr_tvalid;
  wire sts_queue_full;
  wire [25:0]\update_address_reg[31] ;
  wire [0:0]\update_address_reg[4] ;

  top_blk_axi_cdma_0_0_axi_sg_updt_queue \GEN_QUEUE.I_UPDT_DESC_QUEUE 
       (.D(D),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg (\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg (\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .Q(Q),
        .SR(SR),
        .cdma_tvect_out(cdma_tvect_out),
        .follower_full_mm2s(follower_full_mm2s),
        .ftch_error_reg(ftch_error_reg),
        .m_axi_aclk(m_axi_aclk),
        .p_10_out(p_10_out),
        .p_11_out(p_11_out),
        .p_12_out(p_12_out),
        .p_2_out(p_2_out),
        .p_38_out(p_38_out),
        .p_9_out(p_9_out),
        .ptr_queue_full(ptr_queue_full),
        .service_ch112_out(service_ch112_out),
        .sig_dm_status_full_reg(sig_dm_status_full_reg),
        .sig_fetch_update_full_reg(sig_fetch_update_full_reg),
        .\sig_fetch_update_reg_reg[31] (\sig_fetch_update_reg_reg[31] ),
        .sig_sgcntl2sg_updptr_tvalid(sig_sgcntl2sg_updptr_tvalid),
        .sts_queue_full(sts_queue_full),
        .\update_address_reg[31] (\update_address_reg[31] ),
        .\update_address_reg[4] (\update_address_reg[4] ));
endmodule

module top_blk_axi_cdma_0_0_axi_sg_updt_queue
   (\update_address_reg[4] ,
    sts_queue_full,
    follower_full_mm2s,
    ptr_queue_full,
    p_12_out,
    p_11_out,
    p_10_out,
    p_9_out,
    service_ch112_out,
    Q,
    \update_address_reg[31] ,
    SR,
    p_38_out,
    m_axi_aclk,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    ftch_error_reg,
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ,
    \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ,
    cdma_tvect_out,
    p_2_out,
    D,
    sig_sgcntl2sg_updptr_tvalid,
    sig_fetch_update_full_reg,
    \sig_fetch_update_reg_reg[31] ,
    sig_dm_status_full_reg);
  output [0:0]\update_address_reg[4] ;
  output sts_queue_full;
  output follower_full_mm2s;
  output ptr_queue_full;
  output p_12_out;
  output p_11_out;
  output p_10_out;
  output p_9_out;
  output service_ch112_out;
  output [4:0]Q;
  output [25:0]\update_address_reg[31] ;
  input [0:0]SR;
  input p_38_out;
  input m_axi_aclk;
  input \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  input ftch_error_reg;
  input \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ;
  input \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ;
  input [2:0]cdma_tvect_out;
  input p_2_out;
  input [3:0]D;
  input sig_sgcntl2sg_updptr_tvalid;
  input [0:0]sig_fetch_update_full_reg;
  input [25:0]\sig_fetch_update_reg_reg[31] ;
  input [0:0]sig_dm_status_full_reg;

  wire [3:0]D;
  wire \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1_n_0 ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1_n_0 ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1_n_0 ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1_n_0 ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1_n_0 ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1_n_0 ;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [2:0]cdma_tvect_out;
  wire dma_decerr_i_1_n_0;
  wire dma_interr_i_1_n_0;
  wire dma_slverr_i_1_n_0;
  wire follower_empty_mm2s;
  wire follower_full_mm2s;
  wire ftch_error_reg;
  wire m_axi_aclk;
  wire p_10_out;
  wire p_11_out;
  wire p_12_out;
  wire p_2_out;
  wire p_38_out;
  wire p_9_out;
  wire [1:0]pntr_cs;
  wire [1:0]pntr_ns;
  wire [31:6]ptr_queue_dout;
  wire ptr_queue_empty;
  wire ptr_queue_full;
  wire service_ch112_out;
  wire [0:0]sig_dm_status_full_reg;
  wire [0:0]sig_fetch_update_full_reg;
  wire [25:0]\sig_fetch_update_reg_reg[31] ;
  wire sig_sgcntl2sg_updptr_tvalid;
  wire [33:28]sts_queue_dout;
  wire sts_queue_empty;
  wire sts_queue_full;
  wire sts_rden;
  wire [25:0]\update_address_reg[31] ;
  wire [0:0]\update_address_reg[4] ;
  wire updt_active_d1;
  wire updt_curdesc0;
  wire updt_ioc_i_1_n_0;
  wire writing_status;
  wire writing_status_d1;
  wire writing_status_re_ch1;

  LUT3 #(
    .INIT(8'h01)) 
    \GEN_CH1_UPDATE.ch1_active_i_i_2 
       (.I0(ftch_error_reg),
        .I1(follower_empty_mm2s),
        .I2(ptr_queue_empty),
        .O(service_ch112_out));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1 
       (.I0(follower_empty_mm2s),
        .I1(sts_queue_empty),
        .I2(p_2_out),
        .O(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1_n_0 ),
        .Q(follower_empty_mm2s),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h00AE)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1 
       (.I0(follower_full_mm2s),
        .I1(follower_empty_mm2s),
        .I2(sts_queue_empty),
        .I3(p_2_out),
        .O(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1_n_0 ),
        .Q(follower_full_mm2s),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s[33]_i_1 
       (.I0(follower_empty_mm2s),
        .I1(sts_queue_empty),
        .O(sts_rden));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[28] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[28]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[29] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[29]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[30] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[30]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[31] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[31]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[33] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[33]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [4]),
        .Q(ptr_queue_dout[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [5]),
        .Q(ptr_queue_dout[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [6]),
        .Q(ptr_queue_dout[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [7]),
        .Q(ptr_queue_dout[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [8]),
        .Q(ptr_queue_dout[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [9]),
        .Q(ptr_queue_dout[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [10]),
        .Q(ptr_queue_dout[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [11]),
        .Q(ptr_queue_dout[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [12]),
        .Q(ptr_queue_dout[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [13]),
        .Q(ptr_queue_dout[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [14]),
        .Q(ptr_queue_dout[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [15]),
        .Q(ptr_queue_dout[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [16]),
        .Q(ptr_queue_dout[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [17]),
        .Q(ptr_queue_dout[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [18]),
        .Q(ptr_queue_dout[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [19]),
        .Q(ptr_queue_dout[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [20]),
        .Q(ptr_queue_dout[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [21]),
        .Q(ptr_queue_dout[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [22]),
        .Q(ptr_queue_dout[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [23]),
        .Q(ptr_queue_dout[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [24]),
        .Q(ptr_queue_dout[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [25]),
        .Q(ptr_queue_dout[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [0]),
        .Q(ptr_queue_dout[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [1]),
        .Q(ptr_queue_dout[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [2]),
        .Q(ptr_queue_dout[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [3]),
        .Q(ptr_queue_dout[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'hFFFF8AFF)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1 
       (.I0(ptr_queue_empty),
        .I1(ptr_queue_full),
        .I2(sig_sgcntl2sg_updptr_tvalid),
        .I3(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ),
        .I4(updt_curdesc0),
        .O(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1_n_0 ),
        .Q(ptr_queue_empty),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1 
       (.I0(ptr_queue_full),
        .I1(sig_sgcntl2sg_updptr_tvalid),
        .I2(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ),
        .I3(updt_curdesc0),
        .O(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1_n_0 ),
        .Q(ptr_queue_full),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_dm_status_full_reg),
        .D(D[0]),
        .Q(sts_queue_dout[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_dm_status_full_reg),
        .D(D[1]),
        .Q(sts_queue_dout[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_dm_status_full_reg),
        .D(D[2]),
        .Q(sts_queue_dout[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_dm_status_full_reg),
        .D(D[3]),
        .Q(sts_queue_dout[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33] 
       (.C(m_axi_aclk),
        .CE(sig_dm_status_full_reg),
        .D(1'b1),
        .Q(sts_queue_dout[33]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'hBFBFFF0F)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1 
       (.I0(sts_queue_full),
        .I1(D[3]),
        .I2(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ),
        .I3(follower_empty_mm2s),
        .I4(sts_queue_empty),
        .O(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1_n_0 ),
        .Q(sts_queue_empty),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'hE0E000E0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1 
       (.I0(sts_queue_full),
        .I1(D[3]),
        .I2(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ),
        .I3(follower_empty_mm2s),
        .I4(sts_queue_empty),
        .O(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1_n_0 ),
        .Q(sts_queue_full),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_38_out),
        .Q(updt_active_d1),
        .R(SR));
  LUT5 #(
    .INIT(32'h0000E200)) 
    dma_decerr_i_1
       (.I0(p_9_out),
        .I1(writing_status_re_ch1),
        .I2(Q[2]),
        .I3(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ),
        .I4(cdma_tvect_out[2]),
        .O(dma_decerr_i_1_n_0));
  FDRE dma_decerr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(dma_decerr_i_1_n_0),
        .Q(p_9_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000E200)) 
    dma_interr_i_1
       (.I0(p_11_out),
        .I1(writing_status_re_ch1),
        .I2(Q[0]),
        .I3(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ),
        .I4(cdma_tvect_out[0]),
        .O(dma_interr_i_1_n_0));
  FDRE dma_interr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(dma_interr_i_1_n_0),
        .Q(p_11_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000E200)) 
    dma_slverr_i_1
       (.I0(p_10_out),
        .I1(writing_status_re_ch1),
        .I2(Q[1]),
        .I3(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ),
        .I4(cdma_tvect_out[1]),
        .O(dma_slverr_i_1_n_0));
  FDRE dma_slverr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(dma_slverr_i_1_n_0),
        .Q(p_10_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'hF000F2F2)) 
    \pntr_cs[0]_i_1 
       (.I0(p_38_out),
        .I1(updt_active_d1),
        .I2(pntr_cs[0]),
        .I3(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .I4(pntr_cs[1]),
        .O(pntr_ns[0]));
  LUT5 #(
    .INIT(32'hA000AC00)) 
    \pntr_cs[1]_i_1 
       (.I0(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .I1(p_38_out),
        .I2(pntr_cs[1]),
        .I3(pntr_cs[0]),
        .I4(ptr_queue_empty),
        .O(pntr_ns[1]));
  FDRE \pntr_cs_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(pntr_ns[0]),
        .Q(pntr_cs[0]),
        .R(SR));
  FDRE \pntr_cs_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(pntr_ns[1]),
        .Q(pntr_cs[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'h0400)) 
    \updt_curdesc[31]_i_1 
       (.I0(ptr_queue_empty),
        .I1(pntr_cs[0]),
        .I2(pntr_cs[1]),
        .I3(p_38_out),
        .O(updt_curdesc0));
  FDRE \updt_curdesc_reg[10] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[10]),
        .Q(\update_address_reg[31] [4]),
        .R(SR));
  FDRE \updt_curdesc_reg[11] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[11]),
        .Q(\update_address_reg[31] [5]),
        .R(SR));
  FDRE \updt_curdesc_reg[12] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[12]),
        .Q(\update_address_reg[31] [6]),
        .R(SR));
  FDRE \updt_curdesc_reg[13] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[13]),
        .Q(\update_address_reg[31] [7]),
        .R(SR));
  FDRE \updt_curdesc_reg[14] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[14]),
        .Q(\update_address_reg[31] [8]),
        .R(SR));
  FDRE \updt_curdesc_reg[15] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[15]),
        .Q(\update_address_reg[31] [9]),
        .R(SR));
  FDRE \updt_curdesc_reg[16] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[16]),
        .Q(\update_address_reg[31] [10]),
        .R(SR));
  FDRE \updt_curdesc_reg[17] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[17]),
        .Q(\update_address_reg[31] [11]),
        .R(SR));
  FDRE \updt_curdesc_reg[18] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[18]),
        .Q(\update_address_reg[31] [12]),
        .R(SR));
  FDRE \updt_curdesc_reg[19] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[19]),
        .Q(\update_address_reg[31] [13]),
        .R(SR));
  FDRE \updt_curdesc_reg[20] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[20]),
        .Q(\update_address_reg[31] [14]),
        .R(SR));
  FDRE \updt_curdesc_reg[21] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[21]),
        .Q(\update_address_reg[31] [15]),
        .R(SR));
  FDRE \updt_curdesc_reg[22] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[22]),
        .Q(\update_address_reg[31] [16]),
        .R(SR));
  FDRE \updt_curdesc_reg[23] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[23]),
        .Q(\update_address_reg[31] [17]),
        .R(SR));
  FDRE \updt_curdesc_reg[24] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[24]),
        .Q(\update_address_reg[31] [18]),
        .R(SR));
  FDRE \updt_curdesc_reg[25] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[25]),
        .Q(\update_address_reg[31] [19]),
        .R(SR));
  FDRE \updt_curdesc_reg[26] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[26]),
        .Q(\update_address_reg[31] [20]),
        .R(SR));
  FDRE \updt_curdesc_reg[27] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[27]),
        .Q(\update_address_reg[31] [21]),
        .R(SR));
  FDRE \updt_curdesc_reg[28] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[28]),
        .Q(\update_address_reg[31] [22]),
        .R(SR));
  FDRE \updt_curdesc_reg[29] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[29]),
        .Q(\update_address_reg[31] [23]),
        .R(SR));
  FDRE \updt_curdesc_reg[30] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[30]),
        .Q(\update_address_reg[31] [24]),
        .R(SR));
  FDRE \updt_curdesc_reg[31] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[31]),
        .Q(\update_address_reg[31] [25]),
        .R(SR));
  FDRE \updt_curdesc_reg[6] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[6]),
        .Q(\update_address_reg[31] [0]),
        .R(SR));
  FDRE \updt_curdesc_reg[7] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[7]),
        .Q(\update_address_reg[31] [1]),
        .R(SR));
  FDRE \updt_curdesc_reg[8] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[8]),
        .Q(\update_address_reg[31] [2]),
        .R(SR));
  FDRE \updt_curdesc_reg[9] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[9]),
        .Q(\update_address_reg[31] [3]),
        .R(SR));
  FDRE updt_curdesc_wren_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(updt_curdesc0),
        .Q(\update_address_reg[4] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h0000E200)) 
    updt_ioc_i_1
       (.I0(p_12_out),
        .I1(writing_status_re_ch1),
        .I2(Q[3]),
        .I3(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ),
        .I4(\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ),
        .O(updt_ioc_i_1_n_0));
  LUT4 #(
    .INIT(16'h4000)) 
    updt_ioc_i_2
       (.I0(writing_status_d1),
        .I1(p_38_out),
        .I2(pntr_cs[1]),
        .I3(pntr_cs[0]),
        .O(writing_status_re_ch1));
  FDRE updt_ioc_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(updt_ioc_i_1_n_0),
        .Q(p_12_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h8)) 
    writing_status_d1_i_1
       (.I0(pntr_cs[1]),
        .I1(pntr_cs[0]),
        .O(writing_status));
  FDRE #(
    .INIT(1'b0)) 
    writing_status_d1_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(writing_status),
        .Q(writing_status_d1),
        .R(SR));
endmodule

module top_blk_axi_cdma_0_0_axi_sg_updt_sm
   (\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg ,
    sig_sg2sgcntlr_updt_idle,
    \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ,
    sg_updt_error0,
    \cdma_tvect_out[20] ,
    \cdma_tvect_out[21] ,
    \cdma_tvect_out[19] ,
    sig_do_shutdown,
    \cdma_tvect_out[24] ,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg ,
    \ftch_error_addr_reg[31] ,
    m_axi_sg_wdata,
    s_axis_updt_cmd_tvalid_reg,
    \cdma_tvect_out[22] ,
    \cdma_tvect_out[23] ,
    sg_interr_reg,
    sg_slverr_reg,
    sg_decerr_reg,
    \updt_error_addr_reg[31]_0 ,
    \ftch_error_addr_reg[31]_0 ,
    SR,
    p_10_out_0,
    m_axi_aclk,
    sig_to_edge_detect_reg,
    dma_decerr_reg,
    dma_interr_reg,
    dma_slverr_reg,
    updt_error_reg,
    \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg ,
    ftch_error_reg,
    sig_rst2sgcntl_halt,
    updt_done,
    updt_curdesc_wren_reg,
    service_ch112_out,
    ftch_error_capture,
    Q,
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ,
    s_axis_updt_cmd_tready,
    p_20_out,
    \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ,
    sg_interr_reg_0,
    \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg ,
    sg_slverr_reg_0,
    \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ,
    sg_decerr_reg_0,
    \updt_curdesc_reg[31] ,
    updt_interr,
    updt_slverr,
    updt_decerr,
    p_11_out,
    p_10_out,
    p_9_out);
  output \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg ;
  output sig_sg2sgcntlr_updt_idle;
  output \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ;
  output sg_updt_error0;
  output \cdma_tvect_out[20] ;
  output \cdma_tvect_out[21] ;
  output \cdma_tvect_out[19] ;
  output sig_do_shutdown;
  output \cdma_tvect_out[24] ;
  output \GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg ;
  output [0:0]\ftch_error_addr_reg[31] ;
  output [3:0]m_axi_sg_wdata;
  output s_axis_updt_cmd_tvalid_reg;
  output \cdma_tvect_out[22] ;
  output \cdma_tvect_out[23] ;
  output sg_interr_reg;
  output sg_slverr_reg;
  output sg_decerr_reg;
  output [26:0]\updt_error_addr_reg[31]_0 ;
  output [25:0]\ftch_error_addr_reg[31]_0 ;
  input [0:0]SR;
  input p_10_out_0;
  input m_axi_aclk;
  input sig_to_edge_detect_reg;
  input dma_decerr_reg;
  input dma_interr_reg;
  input dma_slverr_reg;
  input updt_error_reg;
  input \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg ;
  input ftch_error_reg;
  input sig_rst2sgcntl_halt;
  input updt_done;
  input [0:0]updt_curdesc_wren_reg;
  input service_ch112_out;
  input ftch_error_capture;
  input [3:0]Q;
  input \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ;
  input s_axis_updt_cmd_tready;
  input p_20_out;
  input \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ;
  input sg_interr_reg_0;
  input \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg ;
  input sg_slverr_reg_0;
  input \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ;
  input sg_decerr_reg_0;
  input [25:0]\updt_curdesc_reg[31] ;
  input updt_interr;
  input updt_slverr;
  input updt_decerr;
  input p_11_out;
  input p_10_out;
  input p_9_out;

  wire \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ;
  wire \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ;
  wire \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg ;
  wire \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ;
  wire \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ;
  wire \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_active_i_i_1_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_active_i_i_3_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_dma_decerr_set_i_2_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_dma_interr_set_i_1_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_idle_i_1_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_idle_i_2_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_interr_set_i_1_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \cdma_tvect_out[10]_INST_0_i_4_n_0 ;
  wire \cdma_tvect_out[19] ;
  wire \cdma_tvect_out[20] ;
  wire \cdma_tvect_out[21] ;
  wire \cdma_tvect_out[22] ;
  wire \cdma_tvect_out[23] ;
  wire \cdma_tvect_out[24] ;
  wire dma_decerr_reg;
  wire dma_interr_reg;
  wire dma_slverr_reg;
  wire [0:0]\ftch_error_addr_reg[31] ;
  wire [25:0]\ftch_error_addr_reg[31]_0 ;
  wire ftch_error_capture;
  wire ftch_error_reg;
  wire m_axi_aclk;
  wire [3:0]m_axi_sg_wdata;
  wire p_10_out;
  wire p_10_out_0;
  wire p_11_out;
  wire p_20_out;
  wire p_9_out;
  wire s_axis_updt_cmd_tready;
  wire s_axis_updt_cmd_tvalid_reg;
  wire service_ch112_out;
  wire sg_decerr_reg;
  wire sg_decerr_reg_0;
  wire sg_interr_reg;
  wire sg_interr_reg_0;
  wire sg_slverr_reg;
  wire sg_slverr_reg_0;
  wire sg_updt_error0;
  wire sig_do_shutdown;
  wire sig_rst2sgcntl_halt;
  wire sig_sg2sgcntlr_updt_idle;
  wire sig_to_edge_detect_reg;
  wire updt_cmnd_wr;
  wire [2:0]updt_cs;
  wire \updt_cs[0]_i_2_n_0 ;
  wire [25:0]\updt_curdesc_reg[31] ;
  wire [0:0]updt_curdesc_wren_reg;
  wire updt_decerr;
  wire updt_done;
  wire [26:0]\updt_error_addr_reg[31]_0 ;
  wire updt_error_reg;
  wire updt_interr;
  wire [2:0]updt_ns;
  wire updt_slverr;

  LUT2 #(
    .INIT(4'h2)) 
    \DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1__2 
       (.I0(sig_sg2sgcntlr_updt_idle),
        .I1(sig_to_edge_detect_reg),
        .O(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ));
  LUT6 #(
    .INIT(64'h00004000FF004000)) 
    \GEN_CH1_UPDATE.ch1_active_i_i_1 
       (.I0(updt_cs[1]),
        .I1(service_ch112_out),
        .I2(\GEN_CH1_UPDATE.ch1_active_i_i_3_n_0 ),
        .I3(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ),
        .I4(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg ),
        .I5(updt_done),
        .O(\GEN_CH1_UPDATE.ch1_active_i_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_CH1_UPDATE.ch1_active_i_i_3 
       (.I0(updt_error_reg),
        .I1(updt_cs[2]),
        .I2(updt_cs[0]),
        .O(\GEN_CH1_UPDATE.ch1_active_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH1_UPDATE.ch1_active_i_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_active_i_i_1_n_0 ),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_i_2 
       (.I0(p_9_out),
        .I1(updt_done),
        .I2(\cdma_tvect_out[24] ),
        .O(\GEN_CH1_UPDATE.ch1_dma_decerr_set_i_2_n_0 ));
  FDRE \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_dma_decerr_set_i_2_n_0 ),
        .Q(\cdma_tvect_out[24] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_UPDATE.ch1_dma_interr_set_i_1 
       (.I0(p_11_out),
        .I1(updt_done),
        .I2(\cdma_tvect_out[22] ),
        .O(\GEN_CH1_UPDATE.ch1_dma_interr_set_i_1_n_0 ));
  FDRE \GEN_CH1_UPDATE.ch1_dma_interr_set_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_dma_interr_set_i_1_n_0 ),
        .Q(\cdma_tvect_out[22] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1 
       (.I0(p_10_out),
        .I1(updt_done),
        .I2(\cdma_tvect_out[23] ),
        .O(\GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1_n_0 ));
  FDRE \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1_n_0 ),
        .Q(\cdma_tvect_out[23] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1 
       (.I0(updt_decerr),
        .I1(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg ),
        .I2(\cdma_tvect_out[21] ),
        .O(\GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1_n_0 ));
  FDRE \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1_n_0 ),
        .Q(\cdma_tvect_out[21] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF32FF)) 
    \GEN_CH1_UPDATE.ch1_updt_idle_i_1 
       (.I0(sig_sg2sgcntlr_updt_idle),
        .I1(service_ch112_out),
        .I2(\GEN_CH1_UPDATE.ch1_updt_idle_i_2_n_0 ),
        .I3(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ),
        .I4(ftch_error_reg),
        .I5(updt_error_reg),
        .O(\GEN_CH1_UPDATE.ch1_updt_idle_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h03430347)) 
    \GEN_CH1_UPDATE.ch1_updt_idle_i_2 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg ),
        .I1(updt_cs[1]),
        .I2(updt_cs[0]),
        .I3(updt_cs[2]),
        .I4(updt_error_reg),
        .O(\GEN_CH1_UPDATE.ch1_updt_idle_i_2_n_0 ));
  FDRE \GEN_CH1_UPDATE.ch1_updt_idle_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_updt_idle_i_1_n_0 ),
        .Q(sig_sg2sgcntlr_updt_idle),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_UPDATE.ch1_updt_interr_set_i_1 
       (.I0(updt_interr),
        .I1(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg ),
        .I2(\cdma_tvect_out[19] ),
        .O(\GEN_CH1_UPDATE.ch1_updt_interr_set_i_1_n_0 ));
  FDRE \GEN_CH1_UPDATE.ch1_updt_interr_set_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_updt_interr_set_i_1_n_0 ),
        .Q(\cdma_tvect_out[19] ),
        .R(SR));
  FDRE \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_10_out_0),
        .Q(\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1 
       (.I0(updt_slverr),
        .I1(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg ),
        .I2(\cdma_tvect_out[20] ),
        .O(\GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1_n_0 ));
  FDRE \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1_n_0 ),
        .Q(\cdma_tvect_out[20] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \I_REGISTER_BLOCK/sg_decerr_i_1 
       (.I0(\cdma_tvect_out[21] ),
        .I1(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ),
        .I2(sg_decerr_reg_0),
        .O(sg_decerr_reg));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \I_REGISTER_BLOCK/sg_interr_i_1 
       (.I0(\cdma_tvect_out[19] ),
        .I1(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ),
        .I2(sg_interr_reg_0),
        .O(sg_interr_reg));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \I_REGISTER_BLOCK/sg_slverr_i_1 
       (.I0(\cdma_tvect_out[20] ),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg ),
        .I2(sg_slverr_reg_0),
        .O(sg_slverr_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cdma_tvect_out[10]_INST_0_i_3 
       (.I0(updt_error_reg),
        .I1(\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg ),
        .I2(ftch_error_reg),
        .I3(\cdma_tvect_out[24] ),
        .I4(sig_rst2sgcntl_halt),
        .I5(\cdma_tvect_out[10]_INST_0_i_4_n_0 ),
        .O(sig_do_shutdown));
  LUT2 #(
    .INIT(4'hE)) 
    \cdma_tvect_out[10]_INST_0_i_4 
       (.I0(\cdma_tvect_out[22] ),
        .I1(\cdma_tvect_out[23] ),
        .O(\cdma_tvect_out[10]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ftch_error_addr[31]_i_1__0 
       (.I0(\cdma_tvect_out[10]_INST_0_i_4_n_0 ),
        .I1(\cdma_tvect_out[21] ),
        .I2(\cdma_tvect_out[20] ),
        .I3(ftch_error_capture),
        .I4(\cdma_tvect_out[24] ),
        .I5(\cdma_tvect_out[19] ),
        .O(\ftch_error_addr_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_sg_wdata[28]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg ),
        .I1(Q[0]),
        .O(m_axi_sg_wdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_sg_wdata[29]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg ),
        .I1(Q[1]),
        .O(m_axi_sg_wdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_sg_wdata[30]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg ),
        .I1(Q[2]),
        .O(m_axi_sg_wdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_sg_wdata[31]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg ),
        .I1(Q[3]),
        .O(m_axi_sg_wdata[3]));
  LUT6 #(
    .INIT(64'h0002FFFF00020002)) 
    s_axis_updt_cmd_tvalid_i_1
       (.I0(updt_cs[1]),
        .I1(updt_error_reg),
        .I2(updt_cs[2]),
        .I3(updt_cs[0]),
        .I4(s_axis_updt_cmd_tready),
        .I5(p_20_out),
        .O(s_axis_updt_cmd_tvalid_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sg_updt_error_i_1
       (.I0(\cdma_tvect_out[20] ),
        .I1(\cdma_tvect_out[21] ),
        .I2(dma_decerr_reg),
        .I3(\cdma_tvect_out[19] ),
        .I4(dma_interr_reg),
        .I5(dma_slverr_reg),
        .O(sg_updt_error0));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[10] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [4]),
        .Q(\updt_error_addr_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[11] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [5]),
        .Q(\updt_error_addr_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[12] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [6]),
        .Q(\updt_error_addr_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[13] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [7]),
        .Q(\updt_error_addr_reg[31]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[14] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [8]),
        .Q(\updt_error_addr_reg[31]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[15] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [9]),
        .Q(\updt_error_addr_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[16] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [10]),
        .Q(\updt_error_addr_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[17] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [11]),
        .Q(\updt_error_addr_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[18] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [12]),
        .Q(\updt_error_addr_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[19] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [13]),
        .Q(\updt_error_addr_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[20] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [14]),
        .Q(\updt_error_addr_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[21] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [15]),
        .Q(\updt_error_addr_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[22] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [16]),
        .Q(\updt_error_addr_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[23] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [17]),
        .Q(\updt_error_addr_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[24] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [18]),
        .Q(\updt_error_addr_reg[31]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[25] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [19]),
        .Q(\updt_error_addr_reg[31]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[26] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [20]),
        .Q(\updt_error_addr_reg[31]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[27] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [21]),
        .Q(\updt_error_addr_reg[31]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[28] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [22]),
        .Q(\updt_error_addr_reg[31]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[29] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [23]),
        .Q(\updt_error_addr_reg[31]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[30] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [24]),
        .Q(\updt_error_addr_reg[31]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[31] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [25]),
        .Q(\updt_error_addr_reg[31]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[4] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(1'b1),
        .Q(\updt_error_addr_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[6] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [0]),
        .Q(\updt_error_addr_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[7] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [1]),
        .Q(\updt_error_addr_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[8] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [2]),
        .Q(\updt_error_addr_reg[31]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[9] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc_wren_reg),
        .D(\updt_curdesc_reg[31] [3]),
        .Q(\updt_error_addr_reg[31]_0 [4]),
        .R(SR));
  LUT6 #(
    .INIT(64'hAAAAAABFAAAAAAAA)) 
    \updt_cs[0]_i_1 
       (.I0(\updt_cs[0]_i_2_n_0 ),
        .I1(updt_done),
        .I2(updt_cs[0]),
        .I3(updt_error_reg),
        .I4(updt_cs[2]),
        .I5(updt_cs[1]),
        .O(updt_ns[0]));
  LUT6 #(
    .INIT(64'h00001111000000F0)) 
    \updt_cs[0]_i_2 
       (.I0(updt_cs[1]),
        .I1(updt_curdesc_wren_reg),
        .I2(service_ch112_out),
        .I3(updt_error_reg),
        .I4(updt_cs[2]),
        .I5(updt_cs[0]),
        .O(\updt_cs[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000001F301030)) 
    \updt_cs[1]_i_1 
       (.I0(updt_done),
        .I1(updt_error_reg),
        .I2(updt_cs[1]),
        .I3(updt_cs[0]),
        .I4(updt_curdesc_wren_reg),
        .I5(updt_cs[2]),
        .O(updt_ns[1]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h11B0)) 
    \updt_cs[2]_i_1 
       (.I0(updt_cs[1]),
        .I1(updt_cs[0]),
        .I2(updt_error_reg),
        .I3(updt_cs[2]),
        .O(updt_ns[2]));
  FDRE \updt_cs_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(updt_ns[0]),
        .Q(updt_cs[0]),
        .R(SR));
  FDRE \updt_cs_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(updt_ns[1]),
        .Q(updt_cs[1]),
        .R(SR));
  FDRE \updt_cs_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(updt_ns[2]),
        .Q(updt_cs[2]),
        .R(SR));
  LUT4 #(
    .INIT(16'h0100)) 
    \updt_error_addr[31]_i_1 
       (.I0(updt_cs[0]),
        .I1(updt_cs[2]),
        .I2(updt_error_reg),
        .I3(updt_cs[1]),
        .O(updt_cmnd_wr));
  FDRE \updt_error_addr_reg[10] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [5]),
        .Q(\ftch_error_addr_reg[31]_0 [4]),
        .R(SR));
  FDRE \updt_error_addr_reg[11] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [6]),
        .Q(\ftch_error_addr_reg[31]_0 [5]),
        .R(SR));
  FDRE \updt_error_addr_reg[12] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [7]),
        .Q(\ftch_error_addr_reg[31]_0 [6]),
        .R(SR));
  FDRE \updt_error_addr_reg[13] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [8]),
        .Q(\ftch_error_addr_reg[31]_0 [7]),
        .R(SR));
  FDRE \updt_error_addr_reg[14] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [9]),
        .Q(\ftch_error_addr_reg[31]_0 [8]),
        .R(SR));
  FDRE \updt_error_addr_reg[15] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [10]),
        .Q(\ftch_error_addr_reg[31]_0 [9]),
        .R(SR));
  FDRE \updt_error_addr_reg[16] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [11]),
        .Q(\ftch_error_addr_reg[31]_0 [10]),
        .R(SR));
  FDRE \updt_error_addr_reg[17] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [12]),
        .Q(\ftch_error_addr_reg[31]_0 [11]),
        .R(SR));
  FDRE \updt_error_addr_reg[18] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [13]),
        .Q(\ftch_error_addr_reg[31]_0 [12]),
        .R(SR));
  FDRE \updt_error_addr_reg[19] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [14]),
        .Q(\ftch_error_addr_reg[31]_0 [13]),
        .R(SR));
  FDRE \updt_error_addr_reg[20] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [15]),
        .Q(\ftch_error_addr_reg[31]_0 [14]),
        .R(SR));
  FDRE \updt_error_addr_reg[21] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [16]),
        .Q(\ftch_error_addr_reg[31]_0 [15]),
        .R(SR));
  FDRE \updt_error_addr_reg[22] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [17]),
        .Q(\ftch_error_addr_reg[31]_0 [16]),
        .R(SR));
  FDRE \updt_error_addr_reg[23] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [18]),
        .Q(\ftch_error_addr_reg[31]_0 [17]),
        .R(SR));
  FDRE \updt_error_addr_reg[24] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [19]),
        .Q(\ftch_error_addr_reg[31]_0 [18]),
        .R(SR));
  FDRE \updt_error_addr_reg[25] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [20]),
        .Q(\ftch_error_addr_reg[31]_0 [19]),
        .R(SR));
  FDRE \updt_error_addr_reg[26] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [21]),
        .Q(\ftch_error_addr_reg[31]_0 [20]),
        .R(SR));
  FDRE \updt_error_addr_reg[27] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [22]),
        .Q(\ftch_error_addr_reg[31]_0 [21]),
        .R(SR));
  FDRE \updt_error_addr_reg[28] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [23]),
        .Q(\ftch_error_addr_reg[31]_0 [22]),
        .R(SR));
  FDRE \updt_error_addr_reg[29] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [24]),
        .Q(\ftch_error_addr_reg[31]_0 [23]),
        .R(SR));
  FDRE \updt_error_addr_reg[30] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [25]),
        .Q(\ftch_error_addr_reg[31]_0 [24]),
        .R(SR));
  FDRE \updt_error_addr_reg[31] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [26]),
        .Q(\ftch_error_addr_reg[31]_0 [25]),
        .R(SR));
  FDRE \updt_error_addr_reg[6] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [1]),
        .Q(\ftch_error_addr_reg[31]_0 [0]),
        .R(SR));
  FDRE \updt_error_addr_reg[7] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [2]),
        .Q(\ftch_error_addr_reg[31]_0 [1]),
        .R(SR));
  FDRE \updt_error_addr_reg[8] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [3]),
        .Q(\ftch_error_addr_reg[31]_0 [2]),
        .R(SR));
  FDRE \updt_error_addr_reg[9] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [4]),
        .Q(\ftch_error_addr_reg[31]_0 [3]),
        .R(SR));
endmodule

module top_blk_axi_cdma_0_0_axi_sg_wr_status_cntl
   (D,
    sig_init_done_3,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_init_done_4,
    sig_wsc2stat_status_valid,
    sig_wdc_status_going_full,
    m_axi_sg_bready,
    sig_inhibit_rdy_n,
    E,
    p_5_out,
    m_axi_aclk,
    SR,
    sig_mmap_reset_reg_reg,
    sig_mmap_reset_reg_reg_0,
    m_axi_sg_bvalid,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    sig_stat2wsc_status_ready,
    m_axi_sg_bresp,
    in);
  output [3:0]D;
  output sig_init_done_3;
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_init_done_4;
  output sig_wsc2stat_status_valid;
  output sig_wdc_status_going_full;
  output m_axi_sg_bready;
  output sig_inhibit_rdy_n;
  output [0:0]E;
  input p_5_out;
  input m_axi_aclk;
  input [0:0]SR;
  input sig_mmap_reset_reg_reg;
  input sig_mmap_reset_reg_reg_0;
  input m_axi_sg_bvalid;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input sig_stat2wsc_status_ready;
  input [1:0]m_axi_sg_bresp;
  input [2:0]in;

  wire [3:0]D;
  wire [0:0]E;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_10 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_2 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire I_WRESP_STATUS_FIFO_n_3;
  wire [0:0]SR;
  wire [2:0]in;
  wire m_axi_aclk;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire p_2_out;
  wire p_4_out;
  wire p_5_out;
  wire sig_coelsc_reg_empty;
  wire [2:0]sig_dcntl_sfifo_out;
  wire sig_inhibit_rdy_n;
  wire sig_init_done_3;
  wire sig_init_done_4;
  wire sig_mmap_reset_reg_reg;
  wire sig_mmap_reset_reg_reg_0;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_rd_empty;
  wire sig_rd_empty_0;
  wire sig_stat2wsc_status_ready;
  wire sig_statcnt_gt_eq_thres;
  wire sig_tlast_err_stop;
  wire [2:0]sig_wdc_statcnt;
  wire \sig_wdc_statcnt[0]_i_1_n_0 ;
  wire \sig_wdc_statcnt[1]_i_1_n_0 ;
  wire \sig_wdc_statcnt[2]_i_1_n_0 ;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire [1:1]sig_wresp_sfifo_out;
  wire sig_wsc2stat_status_valid;

  top_blk_axi_cdma_0_0_axi_sg_fifo__parameterized3 \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO 
       (.D(D[2:0]),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg (\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_2 ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_10 ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ({sig_dcntl_sfifo_out[2],sig_dcntl_sfifo_out[0]}),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (sig_inhibit_rdy_n),
        .\INFERRED_GEN.cnt_i_reg[2] (sig_rd_empty_0),
        .Q(sig_rd_empty),
        .SR(SR),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(sig_wresp_sfifo_out),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_init_done_4(sig_init_done_4),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg_0),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_3),
        .Q(D[1]),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(p_4_out),
        .Q(D[0]),
        .R(p_5_out));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_2 ),
        .Q(D[3]),
        .S(p_5_out));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_10 ),
        .Q(sig_coelsc_reg_empty),
        .S(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[0]),
        .Q(sig_wsc2stat_status_valid),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(p_2_out),
        .Q(D[2]),
        .R(p_5_out));
  top_blk_axi_cdma_0_0_axi_sg_fifo__parameterized2 I_WRESP_STATUS_FIFO
       (.D(D[2:1]),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (I_WRESP_STATUS_FIFO_n_3),
        .\INFERRED_GEN.cnt_i_reg[2] (sig_rd_empty_0),
        .Q(sig_rd_empty),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .out(sig_wresp_sfifo_out),
        .p_2_out(p_2_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_calc_err_reg(sig_dcntl_sfifo_out[2]),
        .sig_init_done_3(sig_init_done_3),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg));
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1 
       (.I0(sig_wsc2stat_status_valid),
        .I1(sig_stat2wsc_status_ready),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'hAA5D54AA)) 
    \sig_wdc_statcnt[0]_i_1 
       (.I0(sig_wr_fifo),
        .I1(sig_wdc_statcnt[1]),
        .I2(sig_wdc_statcnt[2]),
        .I3(sig_push_coelsc_reg),
        .I4(sig_wdc_statcnt[0]),
        .O(\sig_wdc_statcnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'hB5F0F058)) 
    \sig_wdc_statcnt[1]_i_1 
       (.I0(sig_push_coelsc_reg),
        .I1(sig_wdc_statcnt[2]),
        .I2(sig_wdc_statcnt[1]),
        .I3(sig_wdc_statcnt[0]),
        .I4(sig_wr_fifo),
        .O(\sig_wdc_statcnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'h8CCCCCC4)) 
    \sig_wdc_statcnt[2]_i_1 
       (.I0(sig_push_coelsc_reg),
        .I1(sig_wdc_statcnt[2]),
        .I2(sig_wdc_statcnt[1]),
        .I3(sig_wdc_statcnt[0]),
        .I4(sig_wr_fifo),
        .O(\sig_wdc_statcnt[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_wdc_statcnt[0]_i_1_n_0 ),
        .Q(sig_wdc_statcnt[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_wdc_statcnt[1]_i_1_n_0 ),
        .Q(sig_wdc_statcnt[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_wdc_statcnt[2]_i_1_n_0 ),
        .Q(sig_wdc_statcnt[2]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    sig_wdc_status_going_full_i_1
       (.I0(sig_wdc_statcnt[0]),
        .I1(sig_wdc_statcnt[1]),
        .I2(sig_wdc_statcnt[2]),
        .O(sig_statcnt_gt_eq_thres));
  FDRE #(
    .INIT(1'b0)) 
    sig_wdc_status_going_full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_statcnt_gt_eq_thres),
        .Q(sig_wdc_status_going_full),
        .R(SR));
endmodule

module top_blk_axi_cdma_0_0_axi_sg_wrdata_cntl
   (sig_push_to_wsc,
    in,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    sig_data2all_tlast_error,
    m_axi_sg_wvalid,
    \pntr_cs_reg[1] ,
    p_2_out,
    sig_tlast_err_stop,
    m_axi_sg_wlast,
    sig_calc2dm_calc_err,
    m_axi_aclk,
    SR,
    sig_addr2wsc_cmd_fifo_empty,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    follower_full_mm2s,
    p_38_out,
    m_axi_sg_wready,
    Q,
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    out,
    sig_mstr2data_cmd_valid,
    sig_wdc_status_going_full,
    sig_wsc2stat_status_valid,
    sig_stat2wsc_status_ready);
  output sig_push_to_wsc;
  output [2:0]in;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  output sig_data2all_tlast_error;
  output m_axi_sg_wvalid;
  output \pntr_cs_reg[1] ;
  output p_2_out;
  output sig_tlast_err_stop;
  output m_axi_sg_wlast;
  input sig_calc2dm_calc_err;
  input m_axi_aclk;
  input [0:0]SR;
  input sig_addr2wsc_cmd_fifo_empty;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input follower_full_mm2s;
  input p_38_out;
  input m_axi_sg_wready;
  input [0:0]Q;
  input \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input out;
  input sig_mstr2data_cmd_valid;
  input sig_wdc_status_going_full;
  input sig_wsc2stat_status_valid;
  input sig_stat2wsc_status_ready;

  wire FIFO_Full_reg;
  wire \GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire follower_full_mm2s;
  wire [2:0]in;
  wire m_axi_aclk;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wlast_INST_0_i_2_n_0;
  wire m_axi_sg_wready;
  wire m_axi_sg_wvalid;
  wire m_axi_sg_wvalid_INST_0_i_1_n_0;
  wire m_axi_sg_wvalid_INST_0_i_2_n_0;
  wire out;
  wire [7:0]p_0_in;
  wire p_2_out;
  wire p_38_out;
  wire \pntr_cs_reg[1] ;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire sig_calc2dm_calc_err;
  wire sig_clr_dqual_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2all_tlast_error;
  wire sig_data2mstr_cmd_ready;
  wire sig_data2wsc_cmd_cmplt0;
  wire sig_data2wsc_last_err0;
  wire \sig_dbeat_cntr[7]_i_1_n_0 ;
  wire \sig_dbeat_cntr[7]_i_3_n_0 ;
  wire sig_dbeat_cntr_eq_0__6;
  wire [7:0]sig_dbeat_cntr_reg__0;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_good_mmap_dbeat10_out__0;
  wire sig_inhibit_rdy_n;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_i_1_n_0;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_i_3_n_0;
  wire sig_next_calc_error_reg_i_4_n_0;
  wire sig_next_cmd_cmplt_reg;
  wire sig_push_err2wsc;
  wire sig_push_err2wsc_i_1_n_0;
  wire sig_push_to_wsc;
  wire sig_push_to_wsc0;
  wire sig_push_to_wsc_i_2_n_0;
  wire sig_stat2wsc_status_ready;
  wire sig_tlast_err_stop;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

  LUT5 #(
    .INIT(32'hFFFF0080)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1 
       (.I0(sig_push_to_wsc),
        .I1(sig_data2all_tlast_error),
        .I2(sig_inhibit_rdy_n),
        .I3(FIFO_Full_reg),
        .I4(sig_tlast_err_stop),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0 ),
        .Q(sig_tlast_err_stop),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF6AC00000)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1 
       (.I0(sig_next_cmd_cmplt_reg),
        .I1(Q),
        .I2(p_38_out),
        .I3(sig_dbeat_cntr_eq_0__6),
        .I4(sig_good_mmap_dbeat10_out__0),
        .I5(sig_data2all_tlast_error),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'h0F000800)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 
       (.I0(follower_full_mm2s),
        .I1(p_38_out),
        .I2(m_axi_sg_wvalid_INST_0_i_1_n_0),
        .I3(m_axi_sg_wready),
        .I4(sig_data2all_tlast_error),
        .O(sig_good_mmap_dbeat10_out__0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0 ),
        .Q(sig_data2all_tlast_error),
        .R(SR));
  LUT6 #(
    .INIT(64'h00200000FFFFFFFF)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_2 
       (.I0(m_axi_sg_wready),
        .I1(m_axi_sg_wvalid_INST_0_i_1_n_0),
        .I2(follower_full_mm2s),
        .I3(sig_data2all_tlast_error),
        .I4(p_38_out),
        .I5(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_sg_reset_n_reg ),
        .O(p_2_out));
  LUT2 #(
    .INIT(4'hB)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2 
       (.I0(sig_data2all_tlast_error),
        .I1(sig_addr2wsc_cmd_fifo_empty),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ));
  LUT2 #(
    .INIT(4'h8)) 
    m_axi_sg_wlast_INST_0
       (.I0(sig_dqual_reg_full),
        .I1(sig_dbeat_cntr_eq_0__6),
        .O(m_axi_sg_wlast));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    m_axi_sg_wlast_INST_0_i_1
       (.I0(sig_dbeat_cntr_reg__0[6]),
        .I1(sig_dbeat_cntr_reg__0[7]),
        .I2(sig_dbeat_cntr_reg__0[5]),
        .I3(sig_dbeat_cntr_reg__0[4]),
        .I4(sig_dbeat_cntr_reg__0[3]),
        .I5(m_axi_sg_wlast_INST_0_i_2_n_0),
        .O(sig_dbeat_cntr_eq_0__6));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    m_axi_sg_wlast_INST_0_i_2
       (.I0(sig_dbeat_cntr_reg__0[0]),
        .I1(sig_dbeat_cntr_reg__0[1]),
        .I2(sig_dbeat_cntr_reg__0[2]),
        .O(m_axi_sg_wlast_INST_0_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h0F08)) 
    m_axi_sg_wvalid_INST_0
       (.I0(follower_full_mm2s),
        .I1(p_38_out),
        .I2(m_axi_sg_wvalid_INST_0_i_1_n_0),
        .I3(sig_data2all_tlast_error),
        .O(m_axi_sg_wvalid));
  LUT6 #(
    .INIT(64'hFFFFFFFF01050101)) 
    m_axi_sg_wvalid_INST_0_i_1
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(out),
        .I4(sig_last_mmap_dbeat_reg),
        .I5(m_axi_sg_wvalid_INST_0_i_2_n_0),
        .O(m_axi_sg_wvalid_INST_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'hB)) 
    m_axi_sg_wvalid_INST_0_i_2
       (.I0(sig_next_calc_error_reg),
        .I1(sig_dqual_reg_full),
        .O(m_axi_sg_wvalid_INST_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFBFFFFFFFFFFFFFF)) 
    \pntr_cs[1]_i_2 
       (.I0(sig_data2all_tlast_error),
        .I1(follower_full_mm2s),
        .I2(m_axi_sg_wvalid_INST_0_i_1_n_0),
        .I3(m_axi_sg_wready),
        .I4(p_38_out),
        .I5(Q),
        .O(\pntr_cs_reg[1] ));
  LUT5 #(
    .INIT(32'hD9996664)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(out),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'hCCC2BCCC)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(out),
        .I4(sig_last_mmap_dbeat_reg),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'hAAA8EAAA)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(out),
        .I4(sig_last_mmap_dbeat_reg),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_calc_err_reg
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2_n_0),
        .D(sig_next_calc_error_reg),
        .Q(in[2]),
        .R(sig_push_to_wsc0));
  LUT5 #(
    .INIT(32'hFFFFFF80)) 
    sig_data2wsc_cmd_cmplt_i_1
       (.I0(sig_good_mmap_dbeat10_out__0),
        .I1(p_38_out),
        .I2(Q),
        .I3(sig_data2all_tlast_error),
        .I4(sig_next_cmd_cmplt_reg),
        .O(sig_data2wsc_cmd_cmplt0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_cmd_cmplt_reg
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2_n_0),
        .D(sig_data2wsc_cmd_cmplt0),
        .Q(in[0]),
        .R(sig_push_to_wsc0));
  LUT6 #(
    .INIT(64'hBEEEFAAAAAAAAAAA)) 
    sig_data2wsc_last_err_i_1
       (.I0(sig_data2all_tlast_error),
        .I1(sig_next_cmd_cmplt_reg),
        .I2(Q),
        .I3(p_38_out),
        .I4(sig_dbeat_cntr_eq_0__6),
        .I5(sig_good_mmap_dbeat10_out__0),
        .O(sig_data2wsc_last_err0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_last_err_reg
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2_n_0),
        .D(sig_data2wsc_last_err0),
        .Q(in[1]),
        .R(sig_push_to_wsc0));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sig_dbeat_cntr[0]_i_1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_dbeat_cntr_reg__0[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \sig_dbeat_cntr[1]_i_1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_dbeat_cntr_reg__0[1]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'h5401)) 
    \sig_dbeat_cntr[2]_i_1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_dbeat_cntr_reg__0[0]),
        .I2(sig_dbeat_cntr_reg__0[1]),
        .I3(sig_dbeat_cntr_reg__0[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'h55540001)) 
    \sig_dbeat_cntr[3]_i_1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_dbeat_cntr_reg__0[2]),
        .I2(sig_dbeat_cntr_reg__0[1]),
        .I3(sig_dbeat_cntr_reg__0[0]),
        .I4(sig_dbeat_cntr_reg__0[3]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h5555555400000001)) 
    \sig_dbeat_cntr[4]_i_1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_dbeat_cntr_reg__0[3]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[1]),
        .I4(sig_dbeat_cntr_reg__0[2]),
        .I5(sig_dbeat_cntr_reg__0[4]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'h55540001)) 
    \sig_dbeat_cntr[5]_i_1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_dbeat_cntr_reg__0[4]),
        .I2(m_axi_sg_wlast_INST_0_i_2_n_0),
        .I3(sig_dbeat_cntr_reg__0[3]),
        .I4(sig_dbeat_cntr_reg__0[5]),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h5555555400000001)) 
    \sig_dbeat_cntr[6]_i_1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_dbeat_cntr_reg__0[5]),
        .I2(sig_dbeat_cntr_reg__0[3]),
        .I3(m_axi_sg_wlast_INST_0_i_2_n_0),
        .I4(sig_dbeat_cntr_reg__0[4]),
        .I5(sig_dbeat_cntr_reg__0[6]),
        .O(p_0_in[6]));
  LUT3 #(
    .INIT(8'hF4)) 
    \sig_dbeat_cntr[7]_i_1 
       (.I0(sig_dbeat_cntr_eq_0__6),
        .I1(sig_good_mmap_dbeat10_out__0),
        .I2(sig_data2mstr_cmd_ready),
        .O(\sig_dbeat_cntr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h0E01)) 
    \sig_dbeat_cntr[7]_i_2 
       (.I0(\sig_dbeat_cntr[7]_i_3_n_0 ),
        .I1(sig_dbeat_cntr_reg__0[6]),
        .I2(sig_data2mstr_cmd_ready),
        .I3(sig_dbeat_cntr_reg__0[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sig_dbeat_cntr[7]_i_3 
       (.I0(sig_dbeat_cntr_reg__0[4]),
        .I1(sig_dbeat_cntr_reg__0[2]),
        .I2(sig_dbeat_cntr_reg__0[1]),
        .I3(sig_dbeat_cntr_reg__0[0]),
        .I4(sig_dbeat_cntr_reg__0[3]),
        .I5(sig_dbeat_cntr_reg__0[5]),
        .O(\sig_dbeat_cntr[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(p_0_in[0]),
        .Q(sig_dbeat_cntr_reg__0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(p_0_in[1]),
        .Q(sig_dbeat_cntr_reg__0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(p_0_in[2]),
        .Q(sig_dbeat_cntr_reg__0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(p_0_in[3]),
        .Q(sig_dbeat_cntr_reg__0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(p_0_in[4]),
        .Q(sig_dbeat_cntr_reg__0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(p_0_in[5]),
        .Q(sig_dbeat_cntr_reg__0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(p_0_in[6]),
        .Q(sig_dbeat_cntr_reg__0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(p_0_in[7]),
        .Q(sig_dbeat_cntr_reg__0[7]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(m_axi_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(sig_data2mstr_cmd_ready),
        .Q(sig_dqual_reg_full),
        .R(sig_clr_dqual_reg));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sig_last_mmap_dbeat_reg_i_1
       (.I0(sig_dqual_reg_full),
        .I1(sig_next_calc_error_reg_i_3_n_0),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_ld_new_cmd_reg_i_1
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_ld_new_cmd_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_ld_new_cmd_reg_i_1_n_0),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0004FFFF)) 
    sig_next_calc_error_reg_i_1
       (.I0(sig_next_calc_error_reg_i_3_n_0),
        .I1(sig_dqual_reg_full),
        .I2(sig_next_calc_error_reg),
        .I3(sig_data2mstr_cmd_ready),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_clr_dqual_reg));
  LUT4 #(
    .INIT(16'h2AAA)) 
    sig_next_calc_error_reg_i_2
       (.I0(sig_next_calc_error_reg_i_4_n_0),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[2]),
        .O(sig_data2mstr_cmd_ready));
  LUT6 #(
    .INIT(64'hF3F7F7F7FFFFFFFF)) 
    sig_next_calc_error_reg_i_3
       (.I0(sig_data2all_tlast_error),
        .I1(m_axi_sg_wready),
        .I2(m_axi_sg_wvalid_INST_0_i_1_n_0),
        .I3(p_38_out),
        .I4(follower_full_mm2s),
        .I5(sig_dbeat_cntr_eq_0__6),
        .O(sig_next_calc_error_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h0020002000000020)) 
    sig_next_calc_error_reg_i_4
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_next_calc_error_reg),
        .I2(sig_dqual_reg_empty),
        .I3(sig_wdc_status_going_full),
        .I4(sig_wsc2stat_status_valid),
        .I5(sig_stat2wsc_status_ready),
        .O(sig_next_calc_error_reg_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(sig_calc2dm_calc_err),
        .Q(sig_next_calc_error_reg),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_eof_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(1'b1),
        .Q(sig_next_cmd_cmplt_reg),
        .R(sig_clr_dqual_reg));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_push_err2wsc_i_1
       (.I0(sig_ld_new_cmd_reg),
        .I1(sig_next_calc_error_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_push_err2wsc),
        .O(sig_push_err2wsc_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_err2wsc_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_push_err2wsc_i_1_n_0),
        .Q(sig_push_err2wsc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h04000000FFFFFFFF)) 
    sig_push_to_wsc_i_1
       (.I0(sig_push_err2wsc),
        .I1(sig_next_calc_error_reg_i_3_n_0),
        .I2(FIFO_Full_reg),
        .I3(sig_push_to_wsc),
        .I4(sig_inhibit_rdy_n),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_push_to_wsc0));
  LUT3 #(
    .INIT(8'h0D)) 
    sig_push_to_wsc_i_2
       (.I0(sig_next_calc_error_reg_i_3_n_0),
        .I1(sig_push_err2wsc),
        .I2(sig_tlast_err_stop),
        .O(sig_push_to_wsc_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_to_wsc_reg
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2_n_0),
        .D(sig_push_to_wsc_i_2_n_0),
        .Q(sig_push_to_wsc),
        .R(sig_push_to_wsc0));
endmodule

module top_blk_axi_cdma_0_0_cdc_sync
   (sig_axi_lite_rst_rsync7_out,
    scndry_out,
    sig_rst2dm_resetn,
    Q,
    sig_dm_soft_reset_n,
    prmry_in,
    m_axi_aclk);
  output sig_axi_lite_rst_rsync7_out;
  output scndry_out;
  output sig_rst2dm_resetn;
  input [0:0]Q;
  input sig_dm_soft_reset_n;
  input prmry_in;
  input m_axi_aclk;

  wire [0:0]Q;
  wire m_axi_aclk;
  wire prmry_in;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;
  wire sig_axi_lite_rst_rsync7_out;
  wire sig_dm_soft_reset_n;
  wire sig_rst2dm_resetn;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_AXI_LITE_ASYNC2AXI.sig_local_hw_reset_reg_i_1 
       (.I0(scndry_out),
        .I1(Q),
        .O(sig_axi_lite_rst_rsync7_out));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h04)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_i_1
       (.I0(scndry_out),
        .I1(sig_dm_soft_reset_n),
        .I2(Q),
        .O(sig_rst2dm_resetn));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module top_blk_axi_cdma_0_0_cdc_sync_10
   (scndry_out,
    prmry_in,
    m_axi_aclk);
  output scndry_out;
  input prmry_in;
  input m_axi_aclk;

  wire m_axi_aclk;
  wire prmry_in;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module top_blk_axi_cdma_0_0_cdc_sync_11
   (\GEN_ASYNC_WRITE.rdy_to2_reg ,
    scndry_out,
    s_axi_lite_awready,
    out,
    \GEN_ASYNC_WRITE.rdy_to2_reg_0 ,
    prmry_in,
    s_axi_lite_aclk);
  output \GEN_ASYNC_WRITE.rdy_to2_reg ;
  output scndry_out;
  output s_axi_lite_awready;
  input out;
  input \GEN_ASYNC_WRITE.rdy_to2_reg_0 ;
  input prmry_in;
  input s_axi_lite_aclk;

  wire \GEN_ASYNC_WRITE.rdy_to2_reg ;
  wire \GEN_ASYNC_WRITE.rdy_to2_reg_0 ;
  wire out;
  wire prmry_in;
  wire s_axi_lite_aclk;
  wire s_axi_lite_awready;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_ASYNC_WRITE.rdy_to2_i_1 
       (.I0(scndry_out),
        .I1(out),
        .O(\GEN_ASYNC_WRITE.rdy_to2_reg ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_lite_wready_INST_0
       (.I0(\GEN_ASYNC_WRITE.rdy_to2_reg_0 ),
        .I1(scndry_out),
        .O(s_axi_lite_awready));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module top_blk_axi_cdma_0_0_cdc_sync_12
   (p_0_out,
    scndry_out,
    \GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ,
    rdy_back,
    prmry_in,
    m_axi_aclk);
  output p_0_out;
  output scndry_out;
  input \GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ;
  input rdy_back;
  input prmry_in;
  input m_axi_aclk;

  wire \GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ;
  wire m_axi_aclk;
  wire p_0_out;
  wire prmry_in;
  wire rdy_back;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    \GEN_ASYNC_WRITE.ip_addr_cap_i_1 
       (.I0(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ),
        .I1(rdy_back),
        .I2(scndry_out),
        .O(p_0_out));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module top_blk_axi_cdma_0_0_cdc_sync_13
   (scndry_out,
    prmry_in,
    m_axi_aclk);
  output scndry_out;
  input prmry_in;
  input m_axi_aclk;

  wire m_axi_aclk;
  wire prmry_in;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module top_blk_axi_cdma_0_0_cdc_sync_4
   (scndry_out,
    prmry_in,
    s_axi_lite_aclk);
  output scndry_out;
  input prmry_in;
  input s_axi_lite_aclk;

  wire prmry_in;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module top_blk_axi_cdma_0_0_cdc_sync_5
   (\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg ,
    scndry_out,
    s_axi_lite_aresetn,
    Q,
    prmry_in,
    s_axi_lite_aclk);
  output \GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg ;
  input scndry_out;
  input s_axi_lite_aresetn;
  input [0:0]Q;
  input prmry_in;
  input s_axi_lite_aclk;

  wire \GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg ;
  wire [0:0]Q;
  wire prmry_in;
  wire s_axi_lite_aclk;
  wire s_axi_lite_aresetn;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;
  wire sig_cside2bside_rsync_d2;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(sig_cside2bside_rsync_d2),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_i_1 
       (.I0(sig_cside2bside_rsync_d2),
        .I1(scndry_out),
        .I2(s_axi_lite_aresetn),
        .I3(Q),
        .O(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_bside_hw_reset_reg_reg ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module top_blk_axi_cdma_0_0_cdc_sync_7
   (\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] ,
    scndry_out,
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8] ,
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7] ,
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6] ,
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5] ,
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4] ,
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3] ,
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] ,
    sig_to_edge_detect_reg,
    sig_axilite_por_reg4_reg,
    sig_shift_reg,
    s_axi_lite_aclk);
  output \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] ;
  output scndry_out;
  output \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8] ;
  output \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7] ;
  output \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6] ;
  output \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5] ;
  output \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4] ;
  output \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3] ;
  output \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] ;
  input sig_to_edge_detect_reg;
  input sig_axilite_por_reg4_reg;
  input [6:0]sig_shift_reg;
  input s_axi_lite_aclk;

  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3] ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4] ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5] ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6] ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7] ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8] ;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;
  wire sig_axilite_por_reg4_reg;
  wire [6:0]sig_shift_reg;
  wire sig_to_edge_detect_reg;

  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__2 
       (.I0(scndry_out),
        .I1(sig_to_edge_detect_reg),
        .I2(sig_axilite_por_reg4_reg),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'hAABA)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__1 
       (.I0(sig_shift_reg[6]),
        .I1(sig_axilite_por_reg4_reg),
        .I2(sig_to_edge_detect_reg),
        .I3(scndry_out),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'hAABA)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1__0 
       (.I0(sig_shift_reg[5]),
        .I1(sig_axilite_por_reg4_reg),
        .I2(sig_to_edge_detect_reg),
        .I3(scndry_out),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'hAABA)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1__0 
       (.I0(sig_shift_reg[4]),
        .I1(sig_axilite_por_reg4_reg),
        .I2(sig_to_edge_detect_reg),
        .I3(scndry_out),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'hAABA)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1__0 
       (.I0(sig_shift_reg[3]),
        .I1(sig_axilite_por_reg4_reg),
        .I2(sig_to_edge_detect_reg),
        .I3(scndry_out),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'hAABA)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1__0 
       (.I0(sig_shift_reg[2]),
        .I1(sig_axilite_por_reg4_reg),
        .I2(sig_to_edge_detect_reg),
        .I3(scndry_out),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'hAABA)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1__0 
       (.I0(sig_shift_reg[1]),
        .I1(sig_axilite_por_reg4_reg),
        .I2(sig_to_edge_detect_reg),
        .I3(scndry_out),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_2__0 
       (.I0(sig_shift_reg[0]),
        .I1(scndry_out),
        .I2(sig_to_edge_detect_reg),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8] ));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module top_blk_axi_cdma_0_0_cdc_sync_8
   (\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] ,
    scndry_out,
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3] ,
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4] ,
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5] ,
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6] ,
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7] ,
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] ,
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8] ,
    sig_axi_por_reg1,
    sig_axi_por_reg7_reg,
    sig_axi_por_reg8,
    sig_to_edge_detect_reg,
    sig_shift_reg,
    s_axi_lite_aresetn,
    m_axi_aclk);
  output \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] ;
  output scndry_out;
  output \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3] ;
  output \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4] ;
  output \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5] ;
  output \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6] ;
  output \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7] ;
  output \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] ;
  output \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8] ;
  input sig_axi_por_reg1;
  input sig_axi_por_reg7_reg;
  input sig_axi_por_reg8;
  input sig_to_edge_detect_reg;
  input [6:0]sig_shift_reg;
  input s_axi_lite_aresetn;
  input m_axi_aclk;

  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3] ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4] ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5] ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6] ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7] ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8] ;
  wire m_axi_aclk;
  wire s_axi_lite_aresetn;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;
  wire sig_axi_por_reg1;
  wire sig_axi_por_reg7_reg;
  wire sig_axi_por_reg8;
  wire [6:0]sig_shift_reg;
  wire sig_to_edge_detect_reg;

  LUT5 #(
    .INIT(32'h40000000)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__1 
       (.I0(scndry_out),
        .I1(sig_axi_por_reg1),
        .I2(sig_axi_por_reg7_reg),
        .I3(sig_axi_por_reg8),
        .I4(sig_to_edge_detect_reg),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__2 
       (.I0(scndry_out),
        .I1(sig_axi_por_reg1),
        .I2(sig_axi_por_reg7_reg),
        .I3(sig_axi_por_reg8),
        .I4(sig_to_edge_detect_reg),
        .I5(sig_shift_reg[6]),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1__1 
       (.I0(scndry_out),
        .I1(sig_axi_por_reg1),
        .I2(sig_axi_por_reg7_reg),
        .I3(sig_axi_por_reg8),
        .I4(sig_to_edge_detect_reg),
        .I5(sig_shift_reg[5]),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1__1 
       (.I0(scndry_out),
        .I1(sig_axi_por_reg1),
        .I2(sig_axi_por_reg7_reg),
        .I3(sig_axi_por_reg8),
        .I4(sig_to_edge_detect_reg),
        .I5(sig_shift_reg[4]),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1__1 
       (.I0(scndry_out),
        .I1(sig_axi_por_reg1),
        .I2(sig_axi_por_reg7_reg),
        .I3(sig_axi_por_reg8),
        .I4(sig_to_edge_detect_reg),
        .I5(sig_shift_reg[3]),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1__1 
       (.I0(scndry_out),
        .I1(sig_axi_por_reg1),
        .I2(sig_axi_por_reg7_reg),
        .I3(sig_axi_por_reg8),
        .I4(sig_to_edge_detect_reg),
        .I5(sig_shift_reg[2]),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1__1 
       (.I0(scndry_out),
        .I1(sig_axi_por_reg1),
        .I2(sig_axi_por_reg7_reg),
        .I3(sig_axi_por_reg8),
        .I4(sig_to_edge_detect_reg),
        .I5(sig_shift_reg[1]),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7] ));
  LUT3 #(
    .INIT(8'hBA)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_2 
       (.I0(sig_shift_reg[0]),
        .I1(scndry_out),
        .I2(sig_to_edge_detect_reg),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8] ));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_aresetn),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module top_blk_axi_cdma_0_0_cdc_sync_9
   (cdma_introut,
    prmry_in,
    s_axi_lite_aclk);
  output cdma_introut;
  input prmry_in;
  input s_axi_lite_aclk;

  wire cdma_introut;
  wire prmry_in;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(cdma_introut),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module top_blk_axi_cdma_0_0_cdc_sync__parameterized0
   (\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ,
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[1] ,
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[2] ,
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[4] ,
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] ,
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[8] ,
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[10] ,
    \GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ,
    s_axi_lite_awaddr,
    m_axi_aclk);
  output \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ;
  output \GEN_ASYNC_WRITE.axi2ip_wrce_reg[1] ;
  output \GEN_ASYNC_WRITE.axi2ip_wrce_reg[2] ;
  output \GEN_ASYNC_WRITE.axi2ip_wrce_reg[4] ;
  output \GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] ;
  output \GEN_ASYNC_WRITE.axi2ip_wrce_reg[8] ;
  output \GEN_ASYNC_WRITE.axi2ip_wrce_reg[10] ;
  input \GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ;
  input [3:0]s_axi_lite_awaddr;
  input m_axi_aclk;

  wire \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ;
  wire \GEN_ASYNC_WRITE.axi2ip_wrce_reg[10] ;
  wire \GEN_ASYNC_WRITE.axi2ip_wrce_reg[1] ;
  wire \GEN_ASYNC_WRITE.axi2ip_wrce_reg[2] ;
  wire \GEN_ASYNC_WRITE.axi2ip_wrce_reg[4] ;
  wire \GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] ;
  wire \GEN_ASYNC_WRITE.axi2ip_wrce_reg[8] ;
  wire \GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ;
  wire [5:2]awaddr_d1_cdc_tig;
  wire m_axi_aclk;
  wire [3:0]s_axi_lite_awaddr;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[0]),
        .Q(awaddr_d1_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[1]),
        .Q(awaddr_d1_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[2]),
        .Q(awaddr_d1_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[3]),
        .Q(awaddr_d1_cdc_tig[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[0]_i_1 
       (.I0(awaddr_d1_cdc_tig[3]),
        .I1(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ),
        .I2(awaddr_d1_cdc_tig[2]),
        .I3(awaddr_d1_cdc_tig[4]),
        .I4(awaddr_d1_cdc_tig[5]),
        .O(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_2 
       (.I0(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ),
        .I1(awaddr_d1_cdc_tig[3]),
        .I2(awaddr_d1_cdc_tig[5]),
        .I3(awaddr_d1_cdc_tig[4]),
        .I4(awaddr_d1_cdc_tig[2]),
        .O(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[1]_i_1 
       (.I0(awaddr_d1_cdc_tig[3]),
        .I1(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ),
        .I2(awaddr_d1_cdc_tig[2]),
        .I3(awaddr_d1_cdc_tig[4]),
        .I4(awaddr_d1_cdc_tig[5]),
        .O(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[2]_i_1 
       (.I0(awaddr_d1_cdc_tig[2]),
        .I1(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ),
        .I2(awaddr_d1_cdc_tig[3]),
        .I3(awaddr_d1_cdc_tig[4]),
        .I4(awaddr_d1_cdc_tig[5]),
        .O(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[4]_i_1 
       (.I0(awaddr_d1_cdc_tig[2]),
        .I1(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ),
        .I2(awaddr_d1_cdc_tig[4]),
        .I3(awaddr_d1_cdc_tig[5]),
        .I4(awaddr_d1_cdc_tig[3]),
        .O(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[6]_i_1 
       (.I0(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ),
        .I1(awaddr_d1_cdc_tig[3]),
        .I2(awaddr_d1_cdc_tig[4]),
        .I3(awaddr_d1_cdc_tig[5]),
        .I4(awaddr_d1_cdc_tig[2]),
        .O(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[8]_i_1 
       (.I0(awaddr_d1_cdc_tig[2]),
        .I1(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ),
        .I2(awaddr_d1_cdc_tig[5]),
        .I3(awaddr_d1_cdc_tig[4]),
        .I4(awaddr_d1_cdc_tig[3]),
        .O(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[8] ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module top_blk_axi_cdma_0_0_cdc_sync__parameterized1
   (dmacr_i,
    scndry_vect_out,
    SR,
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] ,
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ,
    sig_axi2ip_wrce,
    \dmacr_i_reg[2] ,
    s_axi_lite_wdata,
    m_axi_aclk);
  output [0:0]dmacr_i;
  output [31:0]scndry_vect_out;
  output [0:0]SR;
  input [0:0]\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] ;
  input \GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ;
  input [0:0]sig_axi2ip_wrce;
  input \dmacr_i_reg[2] ;
  input [31:0]s_axi_lite_wdata;
  input m_axi_aclk;

  wire [0:0]\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] ;
  wire \GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ;
  wire [0:0]SR;
  wire [0:0]dmacr_i;
  wire \dmacr_i[23]_i_2_n_0 ;
  wire \dmacr_i[23]_i_3_n_0 ;
  wire \dmacr_i_reg[2] ;
  wire m_axi_aclk;
  wire [31:0]s_axi_lite_wdata;
  wire [31:0]scndry_vect_out;
  wire [0:0]sig_axi2ip_wrce;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[0]),
        .Q(scndry_vect_out[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[10]),
        .Q(scndry_vect_out[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[11]),
        .Q(scndry_vect_out[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[12]),
        .Q(scndry_vect_out[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[13]),
        .Q(scndry_vect_out[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[14]),
        .Q(scndry_vect_out[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[15]),
        .Q(scndry_vect_out[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[16]),
        .Q(scndry_vect_out[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[17]),
        .Q(scndry_vect_out[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[18]),
        .Q(scndry_vect_out[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[19]),
        .Q(scndry_vect_out[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[1]),
        .Q(scndry_vect_out[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[20]),
        .Q(scndry_vect_out[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[21]),
        .Q(scndry_vect_out[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[22]),
        .Q(scndry_vect_out[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[23]),
        .Q(scndry_vect_out[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[24]),
        .Q(scndry_vect_out[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[25]),
        .Q(scndry_vect_out[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[26]),
        .Q(scndry_vect_out[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[27]),
        .Q(scndry_vect_out[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[28]),
        .Q(scndry_vect_out[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[29]),
        .Q(scndry_vect_out[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[2]),
        .Q(scndry_vect_out[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[30]),
        .Q(scndry_vect_out[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[31]),
        .Q(scndry_vect_out[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[3]),
        .Q(scndry_vect_out[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[4]),
        .Q(scndry_vect_out[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[5]),
        .Q(scndry_vect_out[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[6]),
        .Q(scndry_vect_out[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[7]),
        .Q(scndry_vect_out[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[8]),
        .Q(scndry_vect_out[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[9]),
        .Q(scndry_vect_out[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAAAE)) 
    \dmacr_i[23]_i_1 
       (.I0(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ),
        .I1(sig_axi2ip_wrce),
        .I2(\dmacr_i[23]_i_2_n_0 ),
        .I3(\dmacr_i[23]_i_3_n_0 ),
        .O(SR));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \dmacr_i[23]_i_2 
       (.I0(scndry_vect_out[23]),
        .I1(scndry_vect_out[22]),
        .I2(scndry_vect_out[20]),
        .I3(scndry_vect_out[21]),
        .O(\dmacr_i[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \dmacr_i[23]_i_3 
       (.I0(scndry_vect_out[18]),
        .I1(scndry_vect_out[19]),
        .I2(scndry_vect_out[16]),
        .I3(scndry_vect_out[17]),
        .O(\dmacr_i[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h11111000)) 
    \dmacr_i[2]_i_1 
       (.I0(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] ),
        .I1(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_reg_reset_reg ),
        .I2(sig_axi2ip_wrce),
        .I3(scndry_vect_out[2]),
        .I4(\dmacr_i_reg[2] ),
        .O(dmacr_i));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module top_blk_axi_cdma_0_0_cdc_sync__parameterized2
   (\GEN_ASYNC_READ.axi2ip_rdce_reg[0] ,
    \GEN_ASYNC_READ.axi2ip_rdce_reg[1] ,
    \GEN_ASYNC_READ.axi2ip_rdce_reg[2] ,
    \GEN_ASYNC_READ.axi2ip_rdce_reg[3] ,
    \GEN_ASYNC_READ.axi2ip_rdce_reg[4] ,
    \GEN_ASYNC_READ.axi2ip_rdce_reg[5] ,
    \GEN_ASYNC_READ.axi2ip_rdce_reg[6] ,
    \GEN_ASYNC_READ.axi2ip_rdce_reg[7] ,
    \GEN_ASYNC_READ.axi2ip_rdce_reg[8] ,
    \GEN_ASYNC_READ.axi2ip_rdce_reg[9] ,
    \GEN_ASYNC_READ.axi2ip_rdce_reg[10] ,
    \GEN_ASYNC_READ.axi2ip_rdce_reg[15] ,
    \GEN_ASYNC_READ.axi2ip_rdce_reg[11] ,
    \GEN_ASYNC_READ.axi2ip_rdce_reg[13] ,
    \GEN_ASYNC_READ.axi2ip_rdce_reg[12] ,
    \GEN_ASYNC_READ.axi2ip_rdce_reg[14] ,
    \GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ,
    scndry_out,
    ip_arvalid_d3,
    \GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg_0 ,
    s_axi_lite_araddr,
    m_axi_aclk);
  output \GEN_ASYNC_READ.axi2ip_rdce_reg[0] ;
  output \GEN_ASYNC_READ.axi2ip_rdce_reg[1] ;
  output \GEN_ASYNC_READ.axi2ip_rdce_reg[2] ;
  output \GEN_ASYNC_READ.axi2ip_rdce_reg[3] ;
  output \GEN_ASYNC_READ.axi2ip_rdce_reg[4] ;
  output \GEN_ASYNC_READ.axi2ip_rdce_reg[5] ;
  output \GEN_ASYNC_READ.axi2ip_rdce_reg[6] ;
  output \GEN_ASYNC_READ.axi2ip_rdce_reg[7] ;
  output \GEN_ASYNC_READ.axi2ip_rdce_reg[8] ;
  output \GEN_ASYNC_READ.axi2ip_rdce_reg[9] ;
  output \GEN_ASYNC_READ.axi2ip_rdce_reg[10] ;
  output \GEN_ASYNC_READ.axi2ip_rdce_reg[15] ;
  output \GEN_ASYNC_READ.axi2ip_rdce_reg[11] ;
  output \GEN_ASYNC_READ.axi2ip_rdce_reg[13] ;
  output \GEN_ASYNC_READ.axi2ip_rdce_reg[12] ;
  output \GEN_ASYNC_READ.axi2ip_rdce_reg[14] ;
  input \GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ;
  input scndry_out;
  input ip_arvalid_d3;
  input \GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg_0 ;
  input [3:0]s_axi_lite_araddr;
  input m_axi_aclk;

  wire \GEN_ASYNC_READ.axi2ip_rdce[15]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.axi2ip_rdce_reg[0] ;
  wire \GEN_ASYNC_READ.axi2ip_rdce_reg[10] ;
  wire \GEN_ASYNC_READ.axi2ip_rdce_reg[11] ;
  wire \GEN_ASYNC_READ.axi2ip_rdce_reg[12] ;
  wire \GEN_ASYNC_READ.axi2ip_rdce_reg[13] ;
  wire \GEN_ASYNC_READ.axi2ip_rdce_reg[14] ;
  wire \GEN_ASYNC_READ.axi2ip_rdce_reg[15] ;
  wire \GEN_ASYNC_READ.axi2ip_rdce_reg[1] ;
  wire \GEN_ASYNC_READ.axi2ip_rdce_reg[2] ;
  wire \GEN_ASYNC_READ.axi2ip_rdce_reg[3] ;
  wire \GEN_ASYNC_READ.axi2ip_rdce_reg[4] ;
  wire \GEN_ASYNC_READ.axi2ip_rdce_reg[5] ;
  wire \GEN_ASYNC_READ.axi2ip_rdce_reg[6] ;
  wire \GEN_ASYNC_READ.axi2ip_rdce_reg[7] ;
  wire \GEN_ASYNC_READ.axi2ip_rdce_reg[8] ;
  wire \GEN_ASYNC_READ.axi2ip_rdce_reg[9] ;
  wire \GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ;
  wire \GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg_0 ;
  wire [5:2]araddr_d3;
  wire ip_arvalid_d3;
  wire m_axi_aclk;
  wire [3:0]s_axi_lite_araddr;
  wire s_level_out_bus_d1_cdc_to_2;
  wire s_level_out_bus_d1_cdc_to_3;
  wire s_level_out_bus_d1_cdc_to_4;
  wire s_level_out_bus_d1_cdc_to_5;
  wire s_level_out_bus_d2_2;
  wire s_level_out_bus_d2_3;
  wire s_level_out_bus_d2_4;
  wire s_level_out_bus_d2_5;
  wire s_level_out_bus_d3_2;
  wire s_level_out_bus_d3_3;
  wire s_level_out_bus_d3_4;
  wire s_level_out_bus_d3_5;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_2),
        .Q(s_level_out_bus_d2_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_3),
        .Q(s_level_out_bus_d2_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_4),
        .Q(s_level_out_bus_d2_4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_5),
        .Q(s_level_out_bus_d2_5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_2),
        .Q(s_level_out_bus_d3_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_3),
        .Q(s_level_out_bus_d3_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_4),
        .Q(s_level_out_bus_d3_4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_5),
        .Q(s_level_out_bus_d3_5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_2),
        .Q(araddr_d3[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_3),
        .Q(araddr_d3[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_4),
        .Q(araddr_d3[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_5),
        .Q(araddr_d3[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[0]),
        .Q(s_level_out_bus_d1_cdc_to_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[1]),
        .Q(s_level_out_bus_d1_cdc_to_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[2]),
        .Q(s_level_out_bus_d1_cdc_to_4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[3]),
        .Q(s_level_out_bus_d1_cdc_to_5),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \GEN_ASYNC_READ.axi2ip_rdce[0]_i_1 
       (.I0(araddr_d3[2]),
        .I1(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ),
        .I2(araddr_d3[4]),
        .I3(araddr_d3[3]),
        .I4(araddr_d3[5]),
        .O(\GEN_ASYNC_READ.axi2ip_rdce_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \GEN_ASYNC_READ.axi2ip_rdce[10]_i_1 
       (.I0(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ),
        .I1(araddr_d3[3]),
        .I2(araddr_d3[4]),
        .I3(araddr_d3[5]),
        .I4(araddr_d3[2]),
        .O(\GEN_ASYNC_READ.axi2ip_rdce_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \GEN_ASYNC_READ.axi2ip_rdce[11]_i_1 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdce[15]_i_3_n_0 ),
        .I1(araddr_d3[4]),
        .I2(araddr_d3[3]),
        .I3(araddr_d3[5]),
        .O(\GEN_ASYNC_READ.axi2ip_rdce_reg[11] ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \GEN_ASYNC_READ.axi2ip_rdce[12]_i_1 
       (.I0(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ),
        .I1(araddr_d3[5]),
        .I2(araddr_d3[3]),
        .I3(araddr_d3[4]),
        .I4(araddr_d3[2]),
        .O(\GEN_ASYNC_READ.axi2ip_rdce_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \GEN_ASYNC_READ.axi2ip_rdce[13]_i_1 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdce[15]_i_3_n_0 ),
        .I1(araddr_d3[3]),
        .I2(araddr_d3[5]),
        .I3(araddr_d3[4]),
        .O(\GEN_ASYNC_READ.axi2ip_rdce_reg[13] ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \GEN_ASYNC_READ.axi2ip_rdce[14]_i_1 
       (.I0(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ),
        .I1(araddr_d3[3]),
        .I2(araddr_d3[2]),
        .I3(araddr_d3[5]),
        .I4(araddr_d3[4]),
        .O(\GEN_ASYNC_READ.axi2ip_rdce_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \GEN_ASYNC_READ.axi2ip_rdce[15]_i_2 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdce[15]_i_3_n_0 ),
        .I1(araddr_d3[3]),
        .I2(araddr_d3[5]),
        .I3(araddr_d3[4]),
        .O(\GEN_ASYNC_READ.axi2ip_rdce_reg[15] ));
  LUT4 #(
    .INIT(16'h0008)) 
    \GEN_ASYNC_READ.axi2ip_rdce[15]_i_3 
       (.I0(araddr_d3[2]),
        .I1(scndry_out),
        .I2(ip_arvalid_d3),
        .I3(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg_0 ),
        .O(\GEN_ASYNC_READ.axi2ip_rdce[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \GEN_ASYNC_READ.axi2ip_rdce[1]_i_1 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdce[15]_i_3_n_0 ),
        .I1(araddr_d3[4]),
        .I2(araddr_d3[3]),
        .I3(araddr_d3[5]),
        .O(\GEN_ASYNC_READ.axi2ip_rdce_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \GEN_ASYNC_READ.axi2ip_rdce[2]_i_1 
       (.I0(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ),
        .I1(araddr_d3[3]),
        .I2(araddr_d3[4]),
        .I3(araddr_d3[2]),
        .I4(araddr_d3[5]),
        .O(\GEN_ASYNC_READ.axi2ip_rdce_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \GEN_ASYNC_READ.axi2ip_rdce[3]_i_1 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdce[15]_i_3_n_0 ),
        .I1(araddr_d3[4]),
        .I2(araddr_d3[3]),
        .I3(araddr_d3[5]),
        .O(\GEN_ASYNC_READ.axi2ip_rdce_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \GEN_ASYNC_READ.axi2ip_rdce[4]_i_1 
       (.I0(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ),
        .I1(araddr_d3[4]),
        .I2(araddr_d3[5]),
        .I3(araddr_d3[2]),
        .I4(araddr_d3[3]),
        .O(\GEN_ASYNC_READ.axi2ip_rdce_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \GEN_ASYNC_READ.axi2ip_rdce[5]_i_1 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdce[15]_i_3_n_0 ),
        .I1(araddr_d3[5]),
        .I2(araddr_d3[4]),
        .I3(araddr_d3[3]),
        .O(\GEN_ASYNC_READ.axi2ip_rdce_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \GEN_ASYNC_READ.axi2ip_rdce[6]_i_1 
       (.I0(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ),
        .I1(araddr_d3[3]),
        .I2(araddr_d3[5]),
        .I3(araddr_d3[4]),
        .I4(araddr_d3[2]),
        .O(\GEN_ASYNC_READ.axi2ip_rdce_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \GEN_ASYNC_READ.axi2ip_rdce[7]_i_1 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdce[15]_i_3_n_0 ),
        .I1(araddr_d3[5]),
        .I2(araddr_d3[3]),
        .I3(araddr_d3[4]),
        .O(\GEN_ASYNC_READ.axi2ip_rdce_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \GEN_ASYNC_READ.axi2ip_rdce[8]_i_1 
       (.I0(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ),
        .I1(araddr_d3[5]),
        .I2(araddr_d3[4]),
        .I3(araddr_d3[2]),
        .I4(araddr_d3[3]),
        .O(\GEN_ASYNC_READ.axi2ip_rdce_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \GEN_ASYNC_READ.axi2ip_rdce[9]_i_1 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdce[15]_i_3_n_0 ),
        .I1(araddr_d3[4]),
        .I2(araddr_d3[5]),
        .I3(araddr_d3[3]),
        .O(\GEN_ASYNC_READ.axi2ip_rdce_reg[9] ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module top_blk_axi_cdma_0_0_cdc_sync__parameterized3
   (\GEN_ASYNC_READ.axi2ip_rdce_reg[0] ,
    scndry_out,
    \GEN_ASYNC_READ.rvalid_reg ,
    \GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ,
    ip_arvalid_d3,
    s_axi_lite_arready,
    m_axi_aclk);
  output \GEN_ASYNC_READ.axi2ip_rdce_reg[0] ;
  output scndry_out;
  output \GEN_ASYNC_READ.rvalid_reg ;
  input \GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ;
  input ip_arvalid_d3;
  input s_axi_lite_arready;
  input m_axi_aclk;

  wire \GEN_ASYNC_READ.axi2ip_rdce_reg[0] ;
  wire \GEN_ASYNC_READ.rvalid_reg ;
  wire \GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ;
  wire ip_arvalid_d3;
  wire m_axi_aclk;
  wire s_axi_lite_arready;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axi_lite_arready),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \GEN_ASYNC_READ.axi2ip_rdce[14]_i_2 
       (.I0(\GEN_AXI_LITE_ASYNC2AXI.sig_lite_cside_hw_reset_reg_reg ),
        .I1(ip_arvalid_d3),
        .I2(scndry_out),
        .O(\GEN_ASYNC_READ.axi2ip_rdce_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_ASYNC_READ.rvalid_i_1 
       (.I0(scndry_out),
        .I1(ip_arvalid_d3),
        .O(\GEN_ASYNC_READ.rvalid_reg ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module top_blk_axi_cdma_0_0_cdc_sync__parameterized4
   (scndry_vect_out,
    Q,
    s_axi_lite_aclk);
  output [31:0]scndry_vect_out;
  input [31:0]Q;
  input s_axi_lite_aclk;

  wire [31:0]Q;
  wire s_axi_lite_aclk;
  wire s_level_out_bus_d1_cdc_to_0;
  wire s_level_out_bus_d1_cdc_to_1;
  wire s_level_out_bus_d1_cdc_to_10;
  wire s_level_out_bus_d1_cdc_to_11;
  wire s_level_out_bus_d1_cdc_to_12;
  wire s_level_out_bus_d1_cdc_to_13;
  wire s_level_out_bus_d1_cdc_to_14;
  wire s_level_out_bus_d1_cdc_to_15;
  wire s_level_out_bus_d1_cdc_to_16;
  wire s_level_out_bus_d1_cdc_to_17;
  wire s_level_out_bus_d1_cdc_to_18;
  wire s_level_out_bus_d1_cdc_to_19;
  wire s_level_out_bus_d1_cdc_to_2;
  wire s_level_out_bus_d1_cdc_to_20;
  wire s_level_out_bus_d1_cdc_to_21;
  wire s_level_out_bus_d1_cdc_to_22;
  wire s_level_out_bus_d1_cdc_to_23;
  wire s_level_out_bus_d1_cdc_to_24;
  wire s_level_out_bus_d1_cdc_to_25;
  wire s_level_out_bus_d1_cdc_to_26;
  wire s_level_out_bus_d1_cdc_to_27;
  wire s_level_out_bus_d1_cdc_to_28;
  wire s_level_out_bus_d1_cdc_to_29;
  wire s_level_out_bus_d1_cdc_to_3;
  wire s_level_out_bus_d1_cdc_to_30;
  wire s_level_out_bus_d1_cdc_to_31;
  wire s_level_out_bus_d1_cdc_to_4;
  wire s_level_out_bus_d1_cdc_to_5;
  wire s_level_out_bus_d1_cdc_to_6;
  wire s_level_out_bus_d1_cdc_to_7;
  wire s_level_out_bus_d1_cdc_to_8;
  wire s_level_out_bus_d1_cdc_to_9;
  wire s_level_out_bus_d2_0;
  wire s_level_out_bus_d2_1;
  wire s_level_out_bus_d2_10;
  wire s_level_out_bus_d2_11;
  wire s_level_out_bus_d2_12;
  wire s_level_out_bus_d2_13;
  wire s_level_out_bus_d2_14;
  wire s_level_out_bus_d2_15;
  wire s_level_out_bus_d2_16;
  wire s_level_out_bus_d2_17;
  wire s_level_out_bus_d2_18;
  wire s_level_out_bus_d2_19;
  wire s_level_out_bus_d2_2;
  wire s_level_out_bus_d2_20;
  wire s_level_out_bus_d2_21;
  wire s_level_out_bus_d2_22;
  wire s_level_out_bus_d2_23;
  wire s_level_out_bus_d2_24;
  wire s_level_out_bus_d2_25;
  wire s_level_out_bus_d2_26;
  wire s_level_out_bus_d2_27;
  wire s_level_out_bus_d2_28;
  wire s_level_out_bus_d2_29;
  wire s_level_out_bus_d2_3;
  wire s_level_out_bus_d2_30;
  wire s_level_out_bus_d2_31;
  wire s_level_out_bus_d2_4;
  wire s_level_out_bus_d2_5;
  wire s_level_out_bus_d2_6;
  wire s_level_out_bus_d2_7;
  wire s_level_out_bus_d2_8;
  wire s_level_out_bus_d2_9;
  wire s_level_out_bus_d3_0;
  wire s_level_out_bus_d3_1;
  wire s_level_out_bus_d3_10;
  wire s_level_out_bus_d3_11;
  wire s_level_out_bus_d3_12;
  wire s_level_out_bus_d3_13;
  wire s_level_out_bus_d3_14;
  wire s_level_out_bus_d3_15;
  wire s_level_out_bus_d3_16;
  wire s_level_out_bus_d3_17;
  wire s_level_out_bus_d3_18;
  wire s_level_out_bus_d3_19;
  wire s_level_out_bus_d3_2;
  wire s_level_out_bus_d3_20;
  wire s_level_out_bus_d3_21;
  wire s_level_out_bus_d3_22;
  wire s_level_out_bus_d3_23;
  wire s_level_out_bus_d3_24;
  wire s_level_out_bus_d3_25;
  wire s_level_out_bus_d3_26;
  wire s_level_out_bus_d3_27;
  wire s_level_out_bus_d3_28;
  wire s_level_out_bus_d3_29;
  wire s_level_out_bus_d3_3;
  wire s_level_out_bus_d3_30;
  wire s_level_out_bus_d3_31;
  wire s_level_out_bus_d3_4;
  wire s_level_out_bus_d3_5;
  wire s_level_out_bus_d3_6;
  wire s_level_out_bus_d3_7;
  wire s_level_out_bus_d3_8;
  wire s_level_out_bus_d3_9;
  wire [31:0]scndry_vect_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_0),
        .Q(s_level_out_bus_d2_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_10),
        .Q(s_level_out_bus_d2_10),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_11),
        .Q(s_level_out_bus_d2_11),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_12),
        .Q(s_level_out_bus_d2_12),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_13),
        .Q(s_level_out_bus_d2_13),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_14),
        .Q(s_level_out_bus_d2_14),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_15),
        .Q(s_level_out_bus_d2_15),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_16),
        .Q(s_level_out_bus_d2_16),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_17),
        .Q(s_level_out_bus_d2_17),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_18),
        .Q(s_level_out_bus_d2_18),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_19),
        .Q(s_level_out_bus_d2_19),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_1),
        .Q(s_level_out_bus_d2_1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_20),
        .Q(s_level_out_bus_d2_20),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_21),
        .Q(s_level_out_bus_d2_21),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_22),
        .Q(s_level_out_bus_d2_22),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_23),
        .Q(s_level_out_bus_d2_23),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_24),
        .Q(s_level_out_bus_d2_24),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_25),
        .Q(s_level_out_bus_d2_25),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_26),
        .Q(s_level_out_bus_d2_26),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_27),
        .Q(s_level_out_bus_d2_27),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_28),
        .Q(s_level_out_bus_d2_28),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_29),
        .Q(s_level_out_bus_d2_29),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_2),
        .Q(s_level_out_bus_d2_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_30),
        .Q(s_level_out_bus_d2_30),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_31),
        .Q(s_level_out_bus_d2_31),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_3),
        .Q(s_level_out_bus_d2_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_4),
        .Q(s_level_out_bus_d2_4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_5),
        .Q(s_level_out_bus_d2_5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_6),
        .Q(s_level_out_bus_d2_6),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_7),
        .Q(s_level_out_bus_d2_7),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_8),
        .Q(s_level_out_bus_d2_8),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_9),
        .Q(s_level_out_bus_d2_9),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_0),
        .Q(s_level_out_bus_d3_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_10),
        .Q(s_level_out_bus_d3_10),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_11),
        .Q(s_level_out_bus_d3_11),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_12),
        .Q(s_level_out_bus_d3_12),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_13),
        .Q(s_level_out_bus_d3_13),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_14),
        .Q(s_level_out_bus_d3_14),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_15),
        .Q(s_level_out_bus_d3_15),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_16),
        .Q(s_level_out_bus_d3_16),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_17),
        .Q(s_level_out_bus_d3_17),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_18),
        .Q(s_level_out_bus_d3_18),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_19),
        .Q(s_level_out_bus_d3_19),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_1),
        .Q(s_level_out_bus_d3_1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_20),
        .Q(s_level_out_bus_d3_20),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_21),
        .Q(s_level_out_bus_d3_21),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_22),
        .Q(s_level_out_bus_d3_22),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_23),
        .Q(s_level_out_bus_d3_23),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_24),
        .Q(s_level_out_bus_d3_24),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_25),
        .Q(s_level_out_bus_d3_25),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_26),
        .Q(s_level_out_bus_d3_26),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_27),
        .Q(s_level_out_bus_d3_27),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_28),
        .Q(s_level_out_bus_d3_28),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_29),
        .Q(s_level_out_bus_d3_29),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_2),
        .Q(s_level_out_bus_d3_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_30),
        .Q(s_level_out_bus_d3_30),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_31),
        .Q(s_level_out_bus_d3_31),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_3),
        .Q(s_level_out_bus_d3_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_4),
        .Q(s_level_out_bus_d3_4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_5),
        .Q(s_level_out_bus_d3_5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_6),
        .Q(s_level_out_bus_d3_6),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_7),
        .Q(s_level_out_bus_d3_7),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_8),
        .Q(s_level_out_bus_d3_8),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_9),
        .Q(s_level_out_bus_d3_9),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_0),
        .Q(scndry_vect_out[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_10),
        .Q(scndry_vect_out[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_11),
        .Q(scndry_vect_out[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_12),
        .Q(scndry_vect_out[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_13),
        .Q(scndry_vect_out[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_14),
        .Q(scndry_vect_out[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_15),
        .Q(scndry_vect_out[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_16),
        .Q(scndry_vect_out[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_17),
        .Q(scndry_vect_out[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_18),
        .Q(scndry_vect_out[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_19),
        .Q(scndry_vect_out[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_1),
        .Q(scndry_vect_out[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_20),
        .Q(scndry_vect_out[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_21),
        .Q(scndry_vect_out[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_22),
        .Q(scndry_vect_out[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_23),
        .Q(scndry_vect_out[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_24),
        .Q(scndry_vect_out[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_25),
        .Q(scndry_vect_out[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_26),
        .Q(scndry_vect_out[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_27),
        .Q(scndry_vect_out[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_28),
        .Q(scndry_vect_out[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_29),
        .Q(scndry_vect_out[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_2),
        .Q(scndry_vect_out[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_30),
        .Q(scndry_vect_out[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_31),
        .Q(scndry_vect_out[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_3),
        .Q(scndry_vect_out[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_4),
        .Q(scndry_vect_out[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_5),
        .Q(scndry_vect_out[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_6),
        .Q(scndry_vect_out[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_7),
        .Q(scndry_vect_out[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_8),
        .Q(scndry_vect_out[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_9),
        .Q(scndry_vect_out[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(s_level_out_bus_d1_cdc_to_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(s_level_out_bus_d1_cdc_to_10),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(s_level_out_bus_d1_cdc_to_11),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(s_level_out_bus_d1_cdc_to_12),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(s_level_out_bus_d1_cdc_to_13),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(s_level_out_bus_d1_cdc_to_14),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(s_level_out_bus_d1_cdc_to_15),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(s_level_out_bus_d1_cdc_to_16),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(s_level_out_bus_d1_cdc_to_17),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(s_level_out_bus_d1_cdc_to_18),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(s_level_out_bus_d1_cdc_to_19),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(s_level_out_bus_d1_cdc_to_1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(s_level_out_bus_d1_cdc_to_20),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(s_level_out_bus_d1_cdc_to_21),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(s_level_out_bus_d1_cdc_to_22),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(s_level_out_bus_d1_cdc_to_23),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(s_level_out_bus_d1_cdc_to_24),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(s_level_out_bus_d1_cdc_to_25),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(s_level_out_bus_d1_cdc_to_26),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(s_level_out_bus_d1_cdc_to_27),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(s_level_out_bus_d1_cdc_to_28),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(s_level_out_bus_d1_cdc_to_29),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(s_level_out_bus_d1_cdc_to_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(s_level_out_bus_d1_cdc_to_30),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(s_level_out_bus_d1_cdc_to_31),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(s_level_out_bus_d1_cdc_to_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(s_level_out_bus_d1_cdc_to_4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(s_level_out_bus_d1_cdc_to_5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(s_level_out_bus_d1_cdc_to_6),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(s_level_out_bus_d1_cdc_to_7),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(s_level_out_bus_d1_cdc_to_8),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(s_level_out_bus_d1_cdc_to_9),
        .R(1'b0));
endmodule

module top_blk_axi_cdma_0_0_cntr_incr_decr_addn_f
   (\INFERRED_GEN.cnt_i_reg[2]_0 ,
    fifo_full_p1,
    sig_coelsc_reg_empty,
    Q,
    m_axi_sg_bvalid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    SR,
    m_axi_aclk);
  output [2:0]\INFERRED_GEN.cnt_i_reg[2]_0 ;
  output fifo_full_p1;
  input sig_coelsc_reg_empty;
  input [0:0]Q;
  input m_axi_sg_bvalid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input [0:0]SR;
  input m_axi_aclk;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i[2]_i_1__7_n_0 ;
  wire \INFERRED_GEN.cnt_i[2]_i_2_n_0 ;
  wire [2:0]\INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [1:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_aclk;
  wire m_axi_sg_bvalid;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_rd_fifo__0;

  LUT6 #(
    .INIT(64'h0200212210110000)) 
    FIFO_Full_i_1
       (.I0(\INFERRED_GEN.cnt_i[2]_i_2_n_0 ),
        .I1(\INFERRED_GEN.cnt_i_reg[2]_0 [2]),
        .I2(Q),
        .I3(sig_coelsc_reg_empty),
        .I4(\INFERRED_GEN.cnt_i_reg[2]_0 [0]),
        .I5(\INFERRED_GEN.cnt_i_reg[2]_0 [1]),
        .O(fifo_full_p1));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'h66966666)) 
    \INFERRED_GEN.cnt_i[0]_i_1 
       (.I0(sig_rd_fifo__0),
        .I1(\INFERRED_GEN.cnt_i_reg[2]_0 [0]),
        .I2(m_axi_sg_bvalid),
        .I3(FIFO_Full_reg),
        .I4(sig_inhibit_rdy_n),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'h9A9AA69A9A9A9A9A)) 
    \INFERRED_GEN.cnt_i[1]_i_1 
       (.I0(\INFERRED_GEN.cnt_i_reg[2]_0 [1]),
        .I1(\INFERRED_GEN.cnt_i_reg[2]_0 [0]),
        .I2(sig_rd_fifo__0),
        .I3(m_axi_sg_bvalid),
        .I4(FIFO_Full_reg),
        .I5(sig_inhibit_rdy_n),
        .O(addr_i_p1[1]));
  LUT3 #(
    .INIT(8'h10)) 
    \INFERRED_GEN.cnt_i[1]_i_2 
       (.I0(\INFERRED_GEN.cnt_i_reg[2]_0 [2]),
        .I1(Q),
        .I2(sig_coelsc_reg_empty),
        .O(sig_rd_fifo__0));
  LUT6 #(
    .INIT(64'hF0F0F0F20DF0F0F0)) 
    \INFERRED_GEN.cnt_i[2]_i_1__7 
       (.I0(sig_coelsc_reg_empty),
        .I1(Q),
        .I2(\INFERRED_GEN.cnt_i_reg[2]_0 [2]),
        .I3(\INFERRED_GEN.cnt_i_reg[2]_0 [1]),
        .I4(\INFERRED_GEN.cnt_i_reg[2]_0 [0]),
        .I5(\INFERRED_GEN.cnt_i[2]_i_2_n_0 ),
        .O(\INFERRED_GEN.cnt_i[2]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \INFERRED_GEN.cnt_i[2]_i_2 
       (.I0(sig_inhibit_rdy_n),
        .I1(FIFO_Full_reg),
        .I2(m_axi_sg_bvalid),
        .O(\INFERRED_GEN.cnt_i[2]_i_2_n_0 ));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(\INFERRED_GEN.cnt_i_reg[2]_0 [0]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(\INFERRED_GEN.cnt_i_reg[2]_0 [1]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\INFERRED_GEN.cnt_i[2]_i_1__7_n_0 ),
        .Q(\INFERRED_GEN.cnt_i_reg[2]_0 [2]),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module top_blk_axi_cdma_0_0_cntr_incr_decr_addn_f_0
   (fifo_full_p1,
    Q,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    sel,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_reg,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    SR,
    m_axi_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  input \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input sel;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_reg;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input [0:0]SR;
  input m_axi_aclk;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_aclk;
  wire sel;
  wire sig_inhibit_rdy_n_reg;
  wire sig_push_to_wsc;
  wire sig_tlast_err_stop;

  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'h10410400)) 
    FIFO_Full_i_1__0
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I3(sel),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'h55655555AA9AAAAA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__0 
       (.I0(Q[0]),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n_reg),
        .I3(sig_tlast_err_stop),
        .I4(sig_push_to_wsc),
        .I5(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .O(addr_i_p1[0]));
  LUT4 #(
    .INIT(16'hA69A)) 
    \INFERRED_GEN.cnt_i[1]_i_1__0 
       (.I0(Q[1]),
        .I1(sel),
        .I2(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I3(Q[0]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'hFE017F80)) 
    \INFERRED_GEN.cnt_i[2]_i_1 
       (.I0(Q[0]),
        .I1(sel),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module top_blk_axi_cdma_0_0_cntr_incr_decr_addn_f_14
   (sig_next_calc_error_reg_reg,
    sig_dqual_reg_empty_reg,
    sig_dqual_reg_empty_reg_0,
    D,
    E,
    fifo_full_p1,
    FIFO_Full_reg,
    sig_ld_new_cmd_reg_reg,
    sig_next_calc_error_reg,
    sig_dbeat_cntr_eq_0,
    sig_dqual_reg_full,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    Q,
    \sig_dbeat_cntr_reg[3] ,
    \sig_dbeat_cntr_reg[4] ,
    sig_cmd2data_valid_reg,
    p_1_out,
    FIFO_Full_reg_0,
    sig_inhibit_rdy_n_reg,
    sig_next_sequential_reg,
    sig_last_dbeat_reg,
    sig_dqual_reg_empty,
    sig_posted_to_axi_reg,
    sig_halt_reg_dly3,
    sig_s_ready_out_reg,
    sig_last_mmap_dbeat_reg,
    \gpregsm1.user_valid_reg ,
    hold_ff_q,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    sig_halt_reg,
    sig_wdc_status_going_full,
    sig_stat2wsc_status_ready,
    sig_wsc2stat_status_valid,
    sig_addr_posted_cntr,
    sig_ld_new_cmd_reg,
    sig_stream_rst,
    m_axi_aclk);
  output sig_next_calc_error_reg_reg;
  output sig_dqual_reg_empty_reg;
  output sig_dqual_reg_empty_reg_0;
  output [3:0]D;
  output [0:0]E;
  output fifo_full_p1;
  output [1:0]FIFO_Full_reg;
  output sig_ld_new_cmd_reg_reg;
  input sig_next_calc_error_reg;
  input sig_dbeat_cntr_eq_0;
  input sig_dqual_reg_full;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[3] ;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_cmd2data_valid_reg;
  input p_1_out;
  input FIFO_Full_reg_0;
  input sig_inhibit_rdy_n_reg;
  input sig_next_sequential_reg;
  input sig_last_dbeat_reg;
  input sig_dqual_reg_empty;
  input sig_posted_to_axi_reg;
  input sig_halt_reg_dly3;
  input sig_s_ready_out_reg;
  input sig_last_mmap_dbeat_reg;
  input \gpregsm1.user_valid_reg ;
  input hold_ff_q;
  input \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  input sig_halt_reg;
  input sig_wdc_status_going_full;
  input sig_stat2wsc_status_ready;
  input sig_wsc2stat_status_valid;
  input [2:0]sig_addr_posted_cntr;
  input sig_ld_new_cmd_reg;
  input sig_stream_rst;
  input m_axi_aclk;

  wire [3:0]D;
  wire [0:0]E;
  wire [1:0]FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire [7:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire \gpregsm1.user_valid_reg ;
  wire hold_ff_q;
  wire m_axi_aclk;
  wire p_1_out;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_addr_posted_cntr_eq_0__1;
  wire sig_addr_posted_cntr_max__1;
  wire sig_cmd2data_valid_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_dbeat_cntr_eq_0;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_full;
  wire sig_halt_reg;
  wire sig_halt_reg_dly3;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_i_4__0_n_0;
  wire sig_next_calc_error_reg_i_6_n_0;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_posted_to_axi_reg;
  wire sig_rd_empty;
  wire sig_s_ready_out_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h41100000)) 
    FIFO_Full_i_1__6
       (.I0(sig_rd_empty),
        .I1(sig_dqual_reg_empty_reg),
        .I2(sig_cmd2data_valid_reg),
        .I3(FIFO_Full_reg[0]),
        .I4(FIFO_Full_reg[1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hBB4BBBBB44B44444)) 
    \INFERRED_GEN.cnt_i[0]_i_1__6 
       (.I0(sig_rd_empty),
        .I1(sig_dqual_reg_empty_reg),
        .I2(p_1_out),
        .I3(FIFO_Full_reg_0),
        .I4(sig_inhibit_rdy_n_reg),
        .I5(FIFO_Full_reg[0]),
        .O(addr_i_p1[0]));
  LUT5 #(
    .INIT(32'h77E78818)) 
    \INFERRED_GEN.cnt_i[1]_i_1__6 
       (.I0(FIFO_Full_reg[0]),
        .I1(sig_cmd2data_valid_reg),
        .I2(sig_dqual_reg_empty_reg),
        .I3(sig_rd_empty),
        .I4(FIFO_Full_reg[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h7F7F0180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__5 
       (.I0(sig_cmd2data_valid_reg),
        .I1(FIFO_Full_reg[0]),
        .I2(FIFO_Full_reg[1]),
        .I3(sig_dqual_reg_empty_reg),
        .I4(sig_rd_empty),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(FIFO_Full_reg[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(FIFO_Full_reg[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(sig_stream_rst));
  LUT6 #(
    .INIT(64'h4444444444444441)) 
    \sig_dbeat_cntr[4]_i_1__1 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \sig_dbeat_cntr[5]_i_1__1 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(Q[5]),
        .I2(\sig_dbeat_cntr_reg[3] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \sig_dbeat_cntr[6]_i_1__1 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(Q[6]),
        .I2(\sig_dbeat_cntr_reg[4] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \sig_dbeat_cntr[7]_i_1__1 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(sig_dbeat_cntr_eq_0),
        .I2(sig_dqual_reg_empty_reg_0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h4441)) 
    \sig_dbeat_cntr[7]_i_2__1 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(Q[7]),
        .I2(\sig_dbeat_cntr_reg[4] ),
        .I3(Q[6]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h08)) 
    sig_ld_new_cmd_reg_i_1__0
       (.I0(sig_dqual_reg_empty_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_ld_new_cmd_reg_reg));
  LUT6 #(
    .INIT(64'h10000000FFFFFFFF)) 
    sig_next_calc_error_reg_i_1__0
       (.I0(sig_dqual_reg_empty_reg),
        .I1(sig_next_calc_error_reg),
        .I2(sig_dbeat_cntr_eq_0),
        .I3(sig_dqual_reg_full),
        .I4(sig_dqual_reg_empty_reg_0),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_next_calc_error_reg_reg));
  LUT5 #(
    .INIT(32'hAAAA8000)) 
    sig_next_calc_error_reg_i_2__0
       (.I0(sig_next_calc_error_reg_i_4__0_n_0),
        .I1(sig_next_sequential_reg),
        .I2(sig_last_dbeat_reg),
        .I3(sig_dqual_reg_empty_reg_0),
        .I4(sig_dqual_reg_empty),
        .O(sig_dqual_reg_empty_reg));
  LUT6 #(
    .INIT(64'h0101011100000000)) 
    sig_next_calc_error_reg_i_3__0
       (.I0(sig_posted_to_axi_reg),
        .I1(sig_next_calc_error_reg_i_6_n_0),
        .I2(sig_halt_reg_dly3),
        .I3(sig_addr_posted_cntr_eq_0__1),
        .I4(sig_next_calc_error_reg),
        .I5(sig_s_ready_out_reg),
        .O(sig_dqual_reg_empty_reg_0));
  LUT6 #(
    .INIT(64'h0000000000000045)) 
    sig_next_calc_error_reg_i_4__0
       (.I0(sig_wdc_status_going_full),
        .I1(sig_stat2wsc_status_ready),
        .I2(sig_wsc2stat_status_valid),
        .I3(sig_addr_posted_cntr_max__1),
        .I4(sig_rd_empty),
        .I5(sig_next_calc_error_reg),
        .O(sig_next_calc_error_reg_i_4__0_n_0));
  LUT5 #(
    .INIT(32'hAAAA0003)) 
    sig_next_calc_error_reg_i_6
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(\gpregsm1.user_valid_reg ),
        .I2(hold_ff_q),
        .I3(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .I4(sig_halt_reg),
        .O(sig_next_calc_error_reg_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h01)) 
    sig_next_calc_error_reg_i_7
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[2]),
        .O(sig_addr_posted_cntr_eq_0__1));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h80)) 
    sig_next_calc_error_reg_i_8
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[2]),
        .O(sig_addr_posted_cntr_max__1));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module top_blk_axi_cdma_0_0_cntr_incr_decr_addn_f_15
   (sig_calc_error_reg_reg,
    fifo_full_p1,
    Q,
    p_4_out,
    sig_addr_reg_empty,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    sig_halt_reg,
    sig_cmd2addr_valid_reg,
    p_12_out,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    sig_stream_rst,
    m_axi_aclk);
  output sig_calc_error_reg_reg;
  output fifo_full_p1;
  output [1:0]Q;
  input p_4_out;
  input sig_addr_reg_empty;
  input \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  input sig_halt_reg;
  input sig_cmd2addr_valid_reg;
  input p_12_out;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input sig_stream_rst;
  input m_axi_aclk;

  wire FIFO_Full_reg;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire [1:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_aclk;
  wire p_12_out;
  wire p_4_out;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_cmd2addr_valid_reg;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_rd_empty;
  wire sig_stream_rst;

  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h41100008)) 
    FIFO_Full_i_1__5
       (.I0(sig_rd_empty),
        .I1(sig_calc_error_reg_reg),
        .I2(sig_cmd2addr_valid_reg),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h5955A6AA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__5 
       (.I0(sig_calc_error_reg_reg),
        .I1(p_12_out),
        .I2(FIFO_Full_reg),
        .I3(sig_inhibit_rdy_n),
        .I4(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAEAAF7FF51550800)) 
    \INFERRED_GEN.cnt_i[1]_i_1__5 
       (.I0(Q[0]),
        .I1(p_12_out),
        .I2(FIFO_Full_reg),
        .I3(sig_inhibit_rdy_n),
        .I4(sig_calc_error_reg_reg),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__4 
       (.I0(sig_cmd2addr_valid_reg),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(sig_calc_error_reg_reg),
        .I4(sig_rd_empty),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(sig_stream_rst));
  LUT5 #(
    .INIT(32'h00000008)) 
    sig_addr_valid_reg_i_2__1
       (.I0(p_4_out),
        .I1(sig_addr_reg_empty),
        .I2(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .I3(sig_halt_reg),
        .I4(sig_rd_empty),
        .O(sig_calc_error_reg_reg));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module top_blk_axi_cdma_0_0_cntr_incr_decr_addn_f_18
   (SR,
    sig_dqual_reg_empty_reg,
    D,
    fifo_full_p1,
    FIFO_Full_reg,
    E,
    sig_advance_pipe19_out__1,
    sig_pop_dqual_reg14_out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    Q,
    \sig_dbeat_cntr_reg[3] ,
    \sig_dbeat_cntr_reg[4] ,
    sig_cmd2data_valid_reg,
    sig_mstr2data_cmd_valid,
    FIFO_Full_reg_0,
    sig_inhibit_rdy_n_reg,
    \sig_dbeat_cntr_reg[2] ,
    sig_good_mmap_dbeat15_out__0,
    sig_next_sequential_reg,
    sig_last_dbeat_reg,
    sig_dqual_reg_empty,
    sig_addr_posted_cntr,
    sig_dqual_reg_full,
    sig_next_calc_error_reg,
    sig_data2rsc_valid,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    sig_stream_rst,
    m_axi_aclk);
  output [0:0]SR;
  output sig_dqual_reg_empty_reg;
  output [3:0]D;
  output fifo_full_p1;
  output [1:0]FIFO_Full_reg;
  output [0:0]E;
  output sig_advance_pipe19_out__1;
  input sig_pop_dqual_reg14_out;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[3] ;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_cmd2data_valid_reg;
  input sig_mstr2data_cmd_valid;
  input FIFO_Full_reg_0;
  input sig_inhibit_rdy_n_reg;
  input \sig_dbeat_cntr_reg[2] ;
  input sig_good_mmap_dbeat15_out__0;
  input sig_next_sequential_reg;
  input sig_last_dbeat_reg;
  input sig_dqual_reg_empty;
  input [2:0]sig_addr_posted_cntr;
  input sig_dqual_reg_full;
  input sig_next_calc_error_reg;
  input sig_data2rsc_valid;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input sig_stream_rst;
  input m_axi_aclk;

  wire [3:0]D;
  wire [0:0]E;
  wire [1:0]FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_aclk;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_addr_posted_cntr_max__1;
  wire sig_advance_pipe19_out__1;
  wire sig_cmd2data_valid_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2rsc_valid;
  wire \sig_dbeat_cntr_reg[2] ;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_full;
  wire sig_good_mmap_dbeat15_out__0;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_sequential_reg;
  wire \sig_next_tag_reg[3]_i_4_n_0 ;
  wire sig_pop_dqual_reg14_out;
  wire sig_rd_empty;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;
  wire sig_stream_rst;

  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h41100000)) 
    FIFO_Full_i_1__2
       (.I0(sig_rd_empty),
        .I1(sig_dqual_reg_empty_reg),
        .I2(sig_cmd2data_valid_reg),
        .I3(FIFO_Full_reg[0]),
        .I4(FIFO_Full_reg[1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hBB4BBBBB44B44444)) 
    \INFERRED_GEN.cnt_i[0]_i_1__2 
       (.I0(sig_rd_empty),
        .I1(sig_dqual_reg_empty_reg),
        .I2(sig_mstr2data_cmd_valid),
        .I3(FIFO_Full_reg_0),
        .I4(sig_inhibit_rdy_n_reg),
        .I5(FIFO_Full_reg[0]),
        .O(addr_i_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h77E78818)) 
    \INFERRED_GEN.cnt_i[1]_i_1__2 
       (.I0(FIFO_Full_reg[0]),
        .I1(sig_cmd2data_valid_reg),
        .I2(sig_dqual_reg_empty_reg),
        .I3(sig_rd_empty),
        .I4(FIFO_Full_reg[1]),
        .O(addr_i_p1[1]));
  LUT5 #(
    .INIT(32'h7F7F0180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__1 
       (.I0(sig_cmd2data_valid_reg),
        .I1(FIFO_Full_reg[0]),
        .I2(FIFO_Full_reg[1]),
        .I3(sig_dqual_reg_empty_reg),
        .I4(sig_rd_empty),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(FIFO_Full_reg[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(FIFO_Full_reg[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(sig_stream_rst));
  LUT6 #(
    .INIT(64'h000000000000FE00)) 
    m_axi_rready_INST_0_i_1
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_dqual_reg_full),
        .I4(sig_next_calc_error_reg),
        .I5(sig_data2rsc_valid),
        .O(sig_advance_pipe19_out__1));
  LUT6 #(
    .INIT(64'h4444444444444441)) 
    \sig_dbeat_cntr[4]_i_1__0 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h41)) 
    \sig_dbeat_cntr[5]_i_1__0 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(Q[5]),
        .I2(\sig_dbeat_cntr_reg[3] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \sig_dbeat_cntr[6]_i_1__0 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(Q[6]),
        .I2(\sig_dbeat_cntr_reg[4] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_dbeat_cntr[7]_i_1__0 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(\sig_dbeat_cntr_reg[2] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h4441)) 
    \sig_dbeat_cntr[7]_i_2__0 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(Q[7]),
        .I2(\sig_dbeat_cntr_reg[4] ),
        .I3(Q[6]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \sig_next_tag_reg[3]_i_1 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(sig_pop_dqual_reg14_out),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(SR));
  LUT5 #(
    .INIT(32'hAAAA8000)) 
    \sig_next_tag_reg[3]_i_2 
       (.I0(\sig_next_tag_reg[3]_i_4_n_0 ),
        .I1(sig_good_mmap_dbeat15_out__0),
        .I2(sig_next_sequential_reg),
        .I3(sig_last_dbeat_reg),
        .I4(sig_dqual_reg_empty),
        .O(sig_dqual_reg_empty_reg));
  LUT5 #(
    .INIT(32'h0000000D)) 
    \sig_next_tag_reg[3]_i_4 
       (.I0(sig_rsc2stat_status_valid),
        .I1(sig_stat2rsc_status_ready),
        .I2(sig_addr_posted_cntr_max__1),
        .I3(sig_rd_empty),
        .I4(sig_next_calc_error_reg),
        .O(\sig_next_tag_reg[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \sig_next_tag_reg[3]_i_6 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[2]),
        .O(sig_addr_posted_cntr_max__1));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module top_blk_axi_cdma_0_0_cntr_incr_decr_addn_f_21
   (sig_calc_error_reg_reg,
    fifo_full_p1,
    Q,
    p_6_out,
    sig_addr_reg_empty,
    sig_data2addr_stop_req,
    sig_cmd2addr_valid_reg,
    sig_mstr2addr_cmd_valid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    sig_stream_rst,
    m_axi_aclk);
  output sig_calc_error_reg_reg;
  output fifo_full_p1;
  output [1:0]Q;
  input p_6_out;
  input sig_addr_reg_empty;
  input sig_data2addr_stop_req;
  input sig_cmd2addr_valid_reg;
  input sig_mstr2addr_cmd_valid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input sig_stream_rst;
  input m_axi_aclk;

  wire FIFO_Full_reg;
  wire [1:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_aclk;
  wire p_6_out;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_cmd2addr_valid_reg;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n;
  wire sig_mstr2addr_cmd_valid;
  wire sig_rd_empty;
  wire sig_stream_rst;

  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h41100008)) 
    FIFO_Full_i_1__1
       (.I0(sig_rd_empty),
        .I1(sig_calc_error_reg_reg),
        .I2(sig_cmd2addr_valid_reg),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h5955A6AA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__1 
       (.I0(sig_calc_error_reg_reg),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(FIFO_Full_reg),
        .I3(sig_inhibit_rdy_n),
        .I4(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAEAAF7FF51550800)) 
    \INFERRED_GEN.cnt_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(FIFO_Full_reg),
        .I3(sig_inhibit_rdy_n),
        .I4(sig_calc_error_reg_reg),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__0 
       (.I0(sig_cmd2addr_valid_reg),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(sig_calc_error_reg_reg),
        .I4(sig_rd_empty),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(sig_stream_rst));
  LUT4 #(
    .INIT(16'h0008)) 
    sig_addr_valid_reg_i_2__2
       (.I0(p_6_out),
        .I1(sig_addr_reg_empty),
        .I2(sig_data2addr_stop_req),
        .I3(sig_rd_empty),
        .O(sig_calc_error_reg_reg));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module top_blk_axi_cdma_0_0_cntr_incr_decr_addn_f__parameterized0
   (fifo_full_p1,
    Q,
    sig_wr_fifo,
    sig_push_coelsc_reg,
    m_axi_bvalid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    sig_stream_rst,
    m_axi_aclk);
  output fifo_full_p1;
  output [3:0]Q;
  output sig_wr_fifo;
  input sig_push_coelsc_reg;
  input m_axi_bvalid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input \INFERRED_GEN.cnt_i_reg[3]_0 ;
  input sig_stream_rst;
  input m_axi_aclk;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [3:0]Q;
  wire [3:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_aclk;
  wire m_axi_bvalid;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h0004411000000000)) 
    FIFO_Full_i_1__3
       (.I0(Q[3]),
        .I1(sig_push_coelsc_reg),
        .I2(sig_wr_fifo),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hBB4BBBBB44B44444)) 
    \INFERRED_GEN.cnt_i[0]_i_1__3 
       (.I0(Q[3]),
        .I1(sig_push_coelsc_reg),
        .I2(m_axi_bvalid),
        .I3(FIFO_Full_reg),
        .I4(sig_inhibit_rdy_n),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAEAAF7FF51550800)) 
    \INFERRED_GEN.cnt_i[1]_i_1__3 
       (.I0(Q[0]),
        .I1(m_axi_bvalid),
        .I2(FIFO_Full_reg),
        .I3(sig_inhibit_rdy_n),
        .I4(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h7F7FFE7F80800180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__2 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(sig_push_coelsc_reg),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'h7FFF7FFF00018000)) 
    \INFERRED_GEN.cnt_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sig_wr_fifo),
        .I3(Q[2]),
        .I4(sig_push_coelsc_reg),
        .I5(Q[3]),
        .O(addr_i_p1[3]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(sig_stream_rst));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[5][0]_srl6_i_1 
       (.I0(m_axi_bvalid),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module top_blk_axi_cdma_0_0_cntr_incr_decr_addn_f__parameterized1
   (\INFERRED_GEN.cnt_i_reg[1]_0 ,
    Q,
    fifo_full_p1,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    \INFERRED_GEN.cnt_i_reg[3]_1 ,
    sig_wr_fifo,
    D,
    sig_stream_rst,
    m_axi_aclk);
  output \INFERRED_GEN.cnt_i_reg[1]_0 ;
  output [3:0]Q;
  output fifo_full_p1;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[3]_0 ;
  input \INFERRED_GEN.cnt_i_reg[3]_1 ;
  input sig_wr_fifo;
  input [0:0]D;
  input sig_stream_rst;
  input m_axi_aclk;

  wire [0:0]D;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[3]_1 ;
  wire [3:0]Q;
  wire [3:1]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_aclk;
  wire sig_coelsc_reg_empty;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h0004411000000000)) 
    FIFO_Full_i_1__4
       (.I0(Q[3]),
        .I1(\INFERRED_GEN.cnt_i_reg[3]_1 ),
        .I2(sig_wr_fifo),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(fifo_full_p1));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \INFERRED_GEN.cnt_i[1]_i_1__4 
       (.I0(Q[0]),
        .I1(sig_wr_fifo),
        .I2(\INFERRED_GEN.cnt_i_reg[3]_1 ),
        .I3(Q[1]),
        .O(addr_i_p1[1]));
  LUT3 #(
    .INIT(8'h04)) 
    \INFERRED_GEN.cnt_i[1]_i_2__0 
       (.I0(Q[3]),
        .I1(sig_coelsc_reg_empty),
        .I2(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .O(\INFERRED_GEN.cnt_i_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__3 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\INFERRED_GEN.cnt_i_reg[3]_1 ),
        .I4(Q[2]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'hFFFE7FFF00018000)) 
    \INFERRED_GEN.cnt_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sig_wr_fifo),
        .I3(Q[2]),
        .I4(\INFERRED_GEN.cnt_i_reg[3]_1 ),
        .I5(Q[3]),
        .O(addr_i_p1[3]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(D),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module top_blk_axi_cdma_0_0_cntr_incr_decr_addn_f__parameterized2
   (Q,
    fifo_full_p1,
    sig_ok_to_post_wr_addr_reg,
    FIFO_Full_reg,
    sig_s2mm_ld_nxt_len,
    sig_posted_to_axi_2_reg,
    sig_push_len_fifo,
    CO,
    rst2cntlr_reset,
    m_axi_aclk);
  output [2:0]Q;
  output fifo_full_p1;
  output sig_ok_to_post_wr_addr_reg;
  input FIFO_Full_reg;
  input sig_s2mm_ld_nxt_len;
  input sig_posted_to_axi_2_reg;
  input sig_push_len_fifo;
  input [0:0]CO;
  input rst2cntlr_reset;
  input m_axi_aclk;

  wire [0:0]CO;
  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i[2]_i_2__0_n_0 ;
  wire [2:0]Q;
  wire [3:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_aclk;
  wire rst2cntlr_reset;
  wire sig_len_fifo_empty;
  wire sig_ok_to_post_wr_addr_reg;
  wire sig_posted_to_axi_2_reg;
  wire sig_push_len_fifo;
  wire sig_s2mm_ld_nxt_len;

  LUT6 #(
    .INIT(64'h0082000800000000)) 
    FIFO_Full_i_1__7
       (.I0(Q[1]),
        .I1(sig_push_len_fifo),
        .I2(sig_posted_to_axi_2_reg),
        .I3(sig_len_fifo_empty),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(fifo_full_p1));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h9A659A9A)) 
    \INFERRED_GEN.cnt_i[0]_i_1__7 
       (.I0(Q[0]),
        .I1(FIFO_Full_reg),
        .I2(sig_s2mm_ld_nxt_len),
        .I3(sig_len_fifo_empty),
        .I4(sig_posted_to_axi_2_reg),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAAAA59AAA6A6AAA6)) 
    \INFERRED_GEN.cnt_i[1]_i_1__7 
       (.I0(Q[1]),
        .I1(sig_posted_to_axi_2_reg),
        .I2(sig_len_fifo_empty),
        .I3(sig_s2mm_ld_nxt_len),
        .I4(FIFO_Full_reg),
        .I5(Q[0]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAA59)) 
    \INFERRED_GEN.cnt_i[2]_i_1__6 
       (.I0(Q[2]),
        .I1(sig_s2mm_ld_nxt_len),
        .I2(FIFO_Full_reg),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\INFERRED_GEN.cnt_i[2]_i_2__0_n_0 ),
        .O(addr_i_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.cnt_i[2]_i_2__0 
       (.I0(sig_len_fifo_empty),
        .I1(sig_posted_to_axi_2_reg),
        .O(\INFERRED_GEN.cnt_i[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h7078F0F0F0F0F1F0)) 
    \INFERRED_GEN.cnt_i[3]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(sig_len_fifo_empty),
        .I3(sig_posted_to_axi_2_reg),
        .I4(sig_push_len_fifo),
        .I5(Q[1]),
        .O(addr_i_p1[3]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(rst2cntlr_reset));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(rst2cntlr_reset));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(rst2cntlr_reset));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(sig_len_fifo_empty),
        .S(rst2cntlr_reset));
  LUT4 #(
    .INIT(16'h0004)) 
    sig_ok_to_post_wr_addr_i_1
       (.I0(sig_len_fifo_empty),
        .I1(CO),
        .I2(sig_posted_to_axi_2_reg),
        .I3(rst2cntlr_reset),
        .O(sig_ok_to_post_wr_addr_reg));
endmodule

module top_blk_axi_cdma_0_0_dynshreg_f
   (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    out,
    p_2_out,
    m_axi_sg_bvalid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    sig_data2wsc_calc_err_reg,
    D,
    m_axi_sg_bresp,
    addr,
    m_axi_aclk);
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output [0:0]out;
  output p_2_out;
  input m_axi_sg_bvalid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input [0:0]sig_data2wsc_calc_err_reg;
  input [1:0]D;
  input [1:0]m_axi_sg_bresp;
  input [0:1]addr;
  input m_axi_aclk;

  wire [1:0]D;
  wire FIFO_Full_reg;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire [0:1]addr;
  wire m_axi_aclk;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [0:0]out;
  wire p_2_out;
  wire [0:0]sig_data2wsc_calc_err_reg;
  wire sig_inhibit_rdy_n;
  wire sig_wr_fifo;
  wire [0:0]sig_wresp_sfifo_out;

  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h0F08)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1 
       (.I0(sig_wresp_sfifo_out),
        .I1(out),
        .I2(sig_data2wsc_calc_err_reg),
        .I3(D[0]),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h0F02)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1 
       (.I0(out),
        .I1(sig_wresp_sfifo_out),
        .I2(sig_data2wsc_calc_err_reg),
        .I3(D[1]),
        .O(p_2_out));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][0]_srl3 
       (.A0(addr[1]),
        .A1(addr[0]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(m_axi_sg_bresp[0]),
        .Q(sig_wresp_sfifo_out));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[2][0]_srl3_i_1 
       (.I0(m_axi_sg_bvalid),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][1]_srl3 
       (.A0(addr[1]),
        .A1(addr[0]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(m_axi_sg_bresp[1]),
        .Q(out));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module top_blk_axi_cdma_0_0_dynshreg_f__parameterized0
   (\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ,
    p_4_out,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ,
    sel,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ,
    D,
    out,
    Q,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[2] ,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_reg,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    in,
    m_axi_aclk);
  output \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  output [1:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  output p_4_out;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ;
  output sel;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  input [2:0]D;
  input [0:0]out;
  input [2:0]Q;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_reg;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input [2:0]in;
  input m_axi_aclk;

  wire [2:0]D;
  wire FIFO_Full_reg;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire [1:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [2:0]Q;
  wire [2:0]in;
  wire m_axi_aclk;
  wire [0:0]out;
  wire p_4_out;
  wire sel;
  wire sig_coelsc_reg_empty;
  wire [1:1]sig_dcntl_sfifo_out;
  wire sig_inhibit_rdy_n_reg;
  wire sig_push_to_wsc;
  wire sig_tlast_err_stop;

  LUT5 #(
    .INIT(32'h44444404)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_2 
       (.I0(Q[2]),
        .I1(sig_coelsc_reg_empty),
        .I2(\INFERRED_GEN.cnt_i_reg[2] ),
        .I3(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg [1]),
        .I4(sig_dcntl_sfifo_out),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_3 
       (.I0(sig_dcntl_sfifo_out),
        .I1(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg [1]),
        .I2(D[0]),
        .O(p_4_out));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_i_1 
       (.I0(D[2]),
        .I1(out),
        .I2(D[0]),
        .I3(D[1]),
        .I4(sig_dcntl_sfifo_out),
        .I5(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg [1]),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1 
       (.I0(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg [0]),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][0]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(in[0]),
        .Q(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg [0]));
  LUT4 #(
    .INIT(16'h0400)) 
    \INFERRED_GEN.data_reg[2][0]_srl3_i_1__0 
       (.I0(FIFO_Full_reg),
        .I1(sig_inhibit_rdy_n_reg),
        .I2(sig_tlast_err_stop),
        .I3(sig_push_to_wsc),
        .O(sel));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][1]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(in[1]),
        .Q(sig_dcntl_sfifo_out));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][2]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(in[2]),
        .Q(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg [1]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module top_blk_axi_cdma_0_0_dynshreg_f__parameterized1
   (sig_calc_error_reg_reg,
    sig_addr_valid_reg_reg,
    out,
    sig_mstr2addr_cmd_valid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    in,
    Q,
    m_axi_aclk);
  output sig_calc_error_reg_reg;
  output sig_addr_valid_reg_reg;
  output [39:0]out;
  input sig_mstr2addr_cmd_valid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input [37:0]in;
  input [1:0]Q;
  input m_axi_aclk;

  wire FIFO_Full_reg;
  wire [1:0]Q;
  wire [37:0]in;
  wire m_axi_aclk;
  wire [39:0]out;
  wire sig_addr_valid_reg_reg;
  wire sig_calc_error_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_mstr2addr_cmd_valid;

  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(1'b1),
        .Q(out[36]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(1'b1),
        .Q(out[37]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[36]),
        .Q(out[38]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][4]_srl4_i_1 
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n),
        .O(sig_calc_error_reg_reg));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[37]),
        .Q(out[39]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[5]),
        .Q(out[5]));
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_3__1
       (.I0(out[39]),
        .O(sig_addr_valid_reg_reg));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module top_blk_axi_cdma_0_0_dynshreg_f__parameterized2
   (\sig_next_dre_dest_align_reg_reg[2] ,
    D,
    sig_last_dbeat_reg,
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg ,
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg ,
    sig_first_dbeat_reg,
    out,
    sig_mstr2data_cmd_valid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_reg,
    sig_next_sequential_reg_reg,
    Q,
    sig_first_dbeat1__0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_last_dbeat__1,
    sig_last_dbeat_reg_0,
    p_7_out,
    sig_pop_dqual_reg14_out,
    sig_good_mmap_dbeat15_out__0,
    sig_rdc2dre_new_align,
    sig_rdc2dre_use_autodest,
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg_0 ,
    sig_first_dbeat,
    in,
    \INFERRED_GEN.cnt_i_reg[1] ,
    m_axi_aclk);
  output \sig_next_dre_dest_align_reg_reg[2] ;
  output [3:0]D;
  output sig_last_dbeat_reg;
  output \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg ;
  output \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg ;
  output sig_first_dbeat_reg;
  output [29:0]out;
  input sig_mstr2data_cmd_valid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_reg;
  input sig_next_sequential_reg_reg;
  input [3:0]Q;
  input sig_first_dbeat1__0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_last_dbeat__1;
  input sig_last_dbeat_reg_0;
  input p_7_out;
  input sig_pop_dqual_reg14_out;
  input sig_good_mmap_dbeat15_out__0;
  input sig_rdc2dre_new_align;
  input sig_rdc2dre_use_autodest;
  input \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg_0 ;
  input sig_first_dbeat;
  input [34:0]in;
  input [1:0]\INFERRED_GEN.cnt_i_reg[1] ;
  input m_axi_aclk;

  wire [3:0]D;
  wire FIFO_Full_reg;
  wire \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg ;
  wire \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg ;
  wire \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg_0 ;
  wire [1:0]\INFERRED_GEN.cnt_i_reg[1] ;
  wire [3:0]Q;
  wire [34:0]in;
  wire m_axi_aclk;
  wire [29:0]out;
  wire p_7_out;
  wire [31:7]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_first_dbeat;
  wire sig_first_dbeat1__0;
  wire sig_first_dbeat_reg;
  wire sig_good_mmap_dbeat15_out__0;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat__1;
  wire sig_last_dbeat_i_3_n_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_mstr2data_cmd_valid;
  wire \sig_next_dre_dest_align_reg_reg[2] ;
  wire sig_next_sequential_reg_reg;
  wire sig_pop_dqual_reg14_out;
  wire sig_rdc2dre_new_align;
  wire sig_rdc2dre_use_autodest;

  LUT6 #(
    .INIT(64'h000000E200E200E2)) 
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_i_1 
       (.I0(sig_rdc2dre_use_autodest),
        .I1(sig_pop_dqual_reg14_out),
        .I2(p_7_out),
        .I3(\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg_0 ),
        .I4(sig_cmd_fifo_data_out[31]),
        .I5(sig_next_sequential_reg_reg),
        .O(\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg ));
  LUT6 #(
    .INIT(64'hF888FBBBF888F888)) 
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_i_1 
       (.I0(p_7_out),
        .I1(sig_pop_dqual_reg14_out),
        .I2(sig_cmd_fifo_data_out[31]),
        .I3(sig_next_sequential_reg_reg),
        .I4(sig_good_mmap_dbeat15_out__0),
        .I5(sig_rdc2dre_new_align),
        .O(\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg ));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][0]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_dest_align_reg_reg[2] ),
        .CLK(m_axi_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][0]_srl4_i_1 
       (.I0(sig_mstr2data_cmd_valid),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n_reg),
        .O(\sig_next_dre_dest_align_reg_reg[2] ));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_dest_align_reg_reg[2] ),
        .CLK(m_axi_aclk),
        .D(in[7]),
        .Q(sig_cmd_fifo_data_out[10]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_dest_align_reg_reg[2] ),
        .CLK(m_axi_aclk),
        .D(in[8]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_dest_align_reg_reg[2] ),
        .CLK(m_axi_aclk),
        .D(in[9]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_dest_align_reg_reg[2] ),
        .CLK(m_axi_aclk),
        .D(in[10]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_dest_align_reg_reg[2] ),
        .CLK(m_axi_aclk),
        .D(in[11]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_dest_align_reg_reg[2] ),
        .CLK(m_axi_aclk),
        .D(in[12]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][1]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_dest_align_reg_reg[2] ),
        .CLK(m_axi_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_dest_align_reg_reg[2] ),
        .CLK(m_axi_aclk),
        .D(in[13]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_dest_align_reg_reg[2] ),
        .CLK(m_axi_aclk),
        .D(in[14]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_dest_align_reg_reg[2] ),
        .CLK(m_axi_aclk),
        .D(in[15]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_dest_align_reg_reg[2] ),
        .CLK(m_axi_aclk),
        .D(in[16]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_dest_align_reg_reg[2] ),
        .CLK(m_axi_aclk),
        .D(in[17]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_dest_align_reg_reg[2] ),
        .CLK(m_axi_aclk),
        .D(in[18]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_dest_align_reg_reg[2] ),
        .CLK(m_axi_aclk),
        .D(in[19]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_dest_align_reg_reg[2] ),
        .CLK(m_axi_aclk),
        .D(in[20]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_dest_align_reg_reg[2] ),
        .CLK(m_axi_aclk),
        .D(in[21]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_dest_align_reg_reg[2] ),
        .CLK(m_axi_aclk),
        .D(in[22]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_dest_align_reg_reg[2] ),
        .CLK(m_axi_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_dest_align_reg_reg[2] ),
        .CLK(m_axi_aclk),
        .D(in[23]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_dest_align_reg_reg[2] ),
        .CLK(m_axi_aclk),
        .D(in[24]),
        .Q(sig_cmd_fifo_data_out[31]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_dest_align_reg_reg[2] ),
        .CLK(m_axi_aclk),
        .D(in[25]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_dest_align_reg_reg[2] ),
        .CLK(m_axi_aclk),
        .D(in[26]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_dest_align_reg_reg[2] ),
        .CLK(m_axi_aclk),
        .D(in[27]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_dest_align_reg_reg[2] ),
        .CLK(m_axi_aclk),
        .D(in[28]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_dest_align_reg_reg[2] ),
        .CLK(m_axi_aclk),
        .D(in[29]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_dest_align_reg_reg[2] ),
        .CLK(m_axi_aclk),
        .D(in[30]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_dest_align_reg_reg[2] ),
        .CLK(m_axi_aclk),
        .D(in[31]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_dest_align_reg_reg[2] ),
        .CLK(m_axi_aclk),
        .D(in[32]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][3]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_dest_align_reg_reg[2] ),
        .CLK(m_axi_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][40]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_dest_align_reg_reg[2] ),
        .CLK(m_axi_aclk),
        .D(in[33]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][41]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_dest_align_reg_reg[2] ),
        .CLK(m_axi_aclk),
        .D(in[34]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_dest_align_reg_reg[2] ),
        .CLK(m_axi_aclk),
        .D(in[4]),
        .Q(sig_cmd_fifo_data_out[7]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_dest_align_reg_reg[2] ),
        .CLK(m_axi_aclk),
        .D(in[5]),
        .Q(sig_cmd_fifo_data_out[8]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_dest_align_reg_reg[2] ),
        .CLK(m_axi_aclk),
        .D(in[6]),
        .Q(sig_cmd_fifo_data_out[9]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sig_dbeat_cntr[0]_i_1__0 
       (.I0(sig_cmd_fifo_data_out[7]),
        .I1(sig_next_sequential_reg_reg),
        .I2(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_dbeat_cntr[1]_i_1__0 
       (.I0(sig_cmd_fifo_data_out[8]),
        .I1(sig_next_sequential_reg_reg),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hBBB8888B)) 
    \sig_dbeat_cntr[2]_i_1__0 
       (.I0(sig_cmd_fifo_data_out[9]),
        .I1(sig_next_sequential_reg_reg),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBBBBBBB88888888B)) 
    \sig_dbeat_cntr[3]_i_1__0 
       (.I0(sig_cmd_fifo_data_out[10]),
        .I1(sig_next_sequential_reg_reg),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    sig_first_dbeat_i_1
       (.I0(sig_first_dbeat),
        .I1(sig_last_dbeat_i_3_n_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_last_dbeat__1),
        .I4(sig_next_sequential_reg_reg),
        .O(sig_first_dbeat_reg));
  LUT6 #(
    .INIT(64'h3A003F003A003000)) 
    sig_last_dbeat_i_1
       (.I0(sig_first_dbeat1__0),
        .I1(sig_last_dbeat_i_3_n_0),
        .I2(sig_next_sequential_reg_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(sig_last_dbeat__1),
        .I5(sig_last_dbeat_reg_0),
        .O(sig_last_dbeat_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_last_dbeat_i_3
       (.I0(sig_cmd_fifo_data_out[9]),
        .I1(sig_cmd_fifo_data_out[10]),
        .I2(sig_cmd_fifo_data_out[7]),
        .I3(sig_cmd_fifo_data_out[8]),
        .O(sig_last_dbeat_i_3_n_0));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module top_blk_axi_cdma_0_0_dynshreg_f__parameterized3
   (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    D,
    out,
    sel,
    m_axi_bresp,
    addr,
    m_axi_aclk);
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [1:0]D;
  input [0:0]out;
  input sel;
  input [1:0]m_axi_bresp;
  input [0:2]addr;
  input m_axi_aclk;

  wire [1:0]D;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:2]addr;
  wire m_axi_aclk;
  wire [1:0]m_axi_bresp;
  wire [0:0]out;
  wire sel;
  wire [1:0]sig_wresp_sfifo_out;

  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h00EA)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1__0 
       (.I0(D[0]),
        .I1(sig_wresp_sfifo_out[0]),
        .I2(sig_wresp_sfifo_out[1]),
        .I3(out),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h00AE)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1__0 
       (.I0(D[1]),
        .I1(sig_wresp_sfifo_out[1]),
        .I2(sig_wresp_sfifo_out[0]),
        .I3(out),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][0]_srl6 
       (.A0(addr[2]),
        .A1(addr[1]),
        .A2(addr[0]),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(m_axi_bresp[0]),
        .Q(sig_wresp_sfifo_out[0]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][1]_srl6 
       (.A0(addr[2]),
        .A1(addr[1]),
        .A2(addr[0]),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(m_axi_bresp[1]),
        .Q(sig_wresp_sfifo_out[1]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module top_blk_axi_cdma_0_0_dynshreg_f__parameterized4
   (D,
    \INFERRED_GEN.cnt_i_reg[0] ,
    out,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    E,
    sig_push_coelsc_reg,
    p_4_out,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ,
    sig_wr_fifo,
    Q,
    \INFERRED_GEN.cnt_i_reg[3] ,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    in,
    m_axi_aclk);
  output [2:0]D;
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output [5:0]out;
  output [0:0]\INFERRED_GEN.cnt_i_reg[0]_0 ;
  output [0:0]E;
  output sig_push_coelsc_reg;
  output p_4_out;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  input sig_wr_fifo;
  input [3:0]Q;
  input [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  input sig_coelsc_reg_empty;
  input [3:0]\INFERRED_GEN.cnt_i_reg[3]_0 ;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input [0:6]in;
  input m_axi_aclk;

  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]\INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [3:0]Q;
  wire [0:6]in;
  wire m_axi_aclk;
  wire [5:0]out;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire [1:1]sig_dcntl_sfifo_out;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_tlast_err_stop;
  wire sig_wr_fifo;

  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0 
       (.I0(out[1]),
        .I1(\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .I2(sig_dcntl_sfifo_out),
        .O(p_4_out));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1__0 
       (.I0(out[0]),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h22222022)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_2 
       (.I0(sig_coelsc_reg_empty),
        .I1(\INFERRED_GEN.cnt_i_reg[3]_0 [3]),
        .I2(out[1]),
        .I3(\INFERRED_GEN.cnt_i_reg[3] ),
        .I4(sig_dcntl_sfifo_out),
        .O(sig_push_coelsc_reg));
  LUT6 #(
    .INIT(64'h55655555AA9AAAAA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__4 
       (.I0(\INFERRED_GEN.cnt_i_reg[0] ),
        .I1(sig_tlast_err_stop),
        .I2(sig_push_to_wsc),
        .I3(FIFO_Full_reg),
        .I4(sig_inhibit_rdy_n),
        .I5(\INFERRED_GEN.cnt_i_reg[3]_0 [0]),
        .O(\INFERRED_GEN.cnt_i_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h0000FB00)) 
    \INFERRED_GEN.cnt_i[3]_i_2 
       (.I0(sig_dcntl_sfifo_out),
        .I1(\INFERRED_GEN.cnt_i_reg[3] ),
        .I2(out[1]),
        .I3(sig_coelsc_reg_empty),
        .I4(\INFERRED_GEN.cnt_i_reg[3]_0 [3]),
        .O(\INFERRED_GEN.cnt_i_reg[0] ));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][0]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3]_0 [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3]_0 [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3]_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[6]),
        .Q(out[0]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][1]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3]_0 [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3]_0 [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3]_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[5]),
        .Q(sig_dcntl_sfifo_out));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][2]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3]_0 [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3]_0 [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3]_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[4]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][3]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3]_0 [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3]_0 [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3]_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[3]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][4]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3]_0 [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3]_0 [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3]_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[2]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][5]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3]_0 [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3]_0 [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3]_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[1]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][6]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3]_0 [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3]_0 [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3]_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[0]),
        .Q(out[5]));
  LUT6 #(
    .INIT(64'hDD2022DDDD2222DD)) 
    \sig_wdc_statcnt[1]_i_1 
       (.I0(sig_wr_fifo),
        .I1(\INFERRED_GEN.cnt_i_reg[0] ),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hDF20F20D)) 
    \sig_wdc_statcnt[2]_i_1 
       (.I0(sig_wr_fifo),
        .I1(\INFERRED_GEN.cnt_i_reg[0] ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000FFFEFFDF0000)) 
    \sig_wdc_statcnt[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(sig_wr_fifo),
        .I5(\INFERRED_GEN.cnt_i_reg[0] ),
        .O(E));
  LUT6 #(
    .INIT(64'hDFFF2000FFBA0045)) 
    \sig_wdc_statcnt[3]_i_2 
       (.I0(Q[0]),
        .I1(\INFERRED_GEN.cnt_i_reg[0] ),
        .I2(sig_wr_fifo),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module top_blk_axi_cdma_0_0_dynshreg_f__parameterized5
   (sig_calc_error_reg_reg,
    sig_addr_valid_reg_reg,
    out,
    p_12_out,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    in,
    Q,
    m_axi_aclk);
  output sig_calc_error_reg_reg;
  output sig_addr_valid_reg_reg;
  output [39:0]out;
  input p_12_out;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input [37:0]in;
  input [1:0]Q;
  input m_axi_aclk;

  wire FIFO_Full_reg;
  wire [1:0]Q;
  wire [37:0]in;
  wire m_axi_aclk;
  wire [39:0]out;
  wire p_12_out;
  wire sig_addr_valid_reg_reg;
  wire sig_calc_error_reg_reg;
  wire sig_inhibit_rdy_n;

  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(1'b1),
        .Q(out[36]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(1'b1),
        .Q(out[37]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[36]),
        .Q(out[38]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][4]_srl4_i_1__0 
       (.I0(p_12_out),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n),
        .O(sig_calc_error_reg_reg));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[37]),
        .Q(out[39]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[5]),
        .Q(out[5]));
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_3__2
       (.I0(out[39]),
        .O(sig_addr_valid_reg_reg));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module top_blk_axi_cdma_0_0_dynshreg_f__parameterized6
   (D,
    sig_s2mm_ld_nxt_len_reg,
    sig_last_dbeat_reg,
    sig_first_dbeat_reg,
    out,
    sig_next_sequential_reg_reg,
    Q,
    p_1_out,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_reg,
    sig_first_dbeat1__0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_last_dbeat__1,
    sig_last_dbeat_reg_0,
    sig_first_dbeat,
    sig_calc_error_reg_reg,
    \INFERRED_GEN.cnt_i_reg[1] ,
    m_axi_aclk);
  output [3:0]D;
  output sig_s2mm_ld_nxt_len_reg;
  output sig_last_dbeat_reg;
  output sig_first_dbeat_reg;
  output [23:0]out;
  input sig_next_sequential_reg_reg;
  input [3:0]Q;
  input p_1_out;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_reg;
  input sig_first_dbeat1__0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_last_dbeat__1;
  input sig_last_dbeat_reg_0;
  input sig_first_dbeat;
  input [27:0]sig_calc_error_reg_reg;
  input [1:0]\INFERRED_GEN.cnt_i_reg[1] ;
  input m_axi_aclk;

  wire [3:0]D;
  wire FIFO_Full_reg;
  wire [1:0]\INFERRED_GEN.cnt_i_reg[1] ;
  wire [3:0]Q;
  wire m_axi_aclk;
  wire [23:0]out;
  wire [10:7]p_0_out_0;
  wire p_1_in;
  wire p_1_out;
  wire [27:0]sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_first_dbeat;
  wire sig_first_dbeat1__0;
  wire sig_first_dbeat_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat__1;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_next_sequential_reg_reg;
  wire sig_s2mm_ld_nxt_len_reg;

  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][0]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_aclk),
        .D(sig_calc_error_reg_reg[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][0]_srl4_i_1__0 
       (.I0(p_1_out),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n_reg),
        .O(sig_s2mm_ld_nxt_len_reg));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_aclk),
        .D(sig_calc_error_reg_reg[7]),
        .Q(p_0_out_0[10]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_aclk),
        .D(sig_calc_error_reg_reg[8]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_aclk),
        .D(sig_calc_error_reg_reg[9]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_aclk),
        .D(sig_calc_error_reg_reg[10]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_aclk),
        .D(sig_calc_error_reg_reg[11]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_aclk),
        .D(sig_calc_error_reg_reg[12]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][1]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_aclk),
        .D(sig_calc_error_reg_reg[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_aclk),
        .D(sig_calc_error_reg_reg[13]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_aclk),
        .D(sig_calc_error_reg_reg[14]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_aclk),
        .D(sig_calc_error_reg_reg[15]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_aclk),
        .D(sig_calc_error_reg_reg[16]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_aclk),
        .D(sig_calc_error_reg_reg[17]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_aclk),
        .D(sig_calc_error_reg_reg[18]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_aclk),
        .D(sig_calc_error_reg_reg[19]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_aclk),
        .D(sig_calc_error_reg_reg[20]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_aclk),
        .D(sig_calc_error_reg_reg[21]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_aclk),
        .D(sig_calc_error_reg_reg[22]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_aclk),
        .D(sig_calc_error_reg_reg[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_aclk),
        .D(sig_calc_error_reg_reg[23]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_aclk),
        .D(sig_calc_error_reg_reg[24]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_aclk),
        .D(sig_calc_error_reg_reg[25]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_aclk),
        .D(sig_calc_error_reg_reg[26]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_aclk),
        .D(sig_calc_error_reg_reg[27]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][3]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_aclk),
        .D(sig_calc_error_reg_reg[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_aclk),
        .D(sig_calc_error_reg_reg[4]),
        .Q(p_0_out_0[7]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_aclk),
        .D(sig_calc_error_reg_reg[5]),
        .Q(p_0_out_0[8]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_aclk),
        .D(sig_calc_error_reg_reg[6]),
        .Q(p_0_out_0[9]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sig_dbeat_cntr[0]_i_1__1 
       (.I0(p_0_out_0[7]),
        .I1(sig_next_sequential_reg_reg),
        .I2(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_dbeat_cntr[1]_i_1__1 
       (.I0(p_0_out_0[8]),
        .I1(sig_next_sequential_reg_reg),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hBBB8888B)) 
    \sig_dbeat_cntr[2]_i_1__1 
       (.I0(p_0_out_0[9]),
        .I1(sig_next_sequential_reg_reg),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBBBBBBB88888888B)) 
    \sig_dbeat_cntr[3]_i_1__1 
       (.I0(p_0_out_0[10]),
        .I1(sig_next_sequential_reg_reg),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    sig_first_dbeat_i_1__0
       (.I0(sig_first_dbeat),
        .I1(p_1_in),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_last_dbeat__1),
        .I4(sig_next_sequential_reg_reg),
        .O(sig_first_dbeat_reg));
  LUT6 #(
    .INIT(64'h3A003F003A003000)) 
    sig_last_dbeat_i_1__0
       (.I0(sig_first_dbeat1__0),
        .I1(p_1_in),
        .I2(sig_next_sequential_reg_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(sig_last_dbeat__1),
        .I5(sig_last_dbeat_reg_0),
        .O(sig_last_dbeat_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_last_dbeat_i_3__0
       (.I0(p_0_out_0[9]),
        .I1(p_0_out_0[10]),
        .I2(p_0_out_0[7]),
        .I3(p_0_out_0[8]),
        .O(p_1_in));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module top_blk_axi_cdma_0_0_dynshreg_f__parameterized7
   (out,
    CO,
    sig_uncom_wrcnt,
    sig_uncom_wrcnt0,
    sig_ok_to_post_wr_addr_reg,
    \sig_uncom_wrcnt_reg[7] ,
    Q,
    DI,
    S,
    \sig_uncom_wrcnt_reg[7]_0 ,
    \sig_uncom_wrcnt_reg[6] ,
    \sig_uncom_wrcnt_reg[7]_1 ,
    sig_posted_to_axi_2_reg,
    sig_mm2s_axis_tvalid,
    ram_full_i_reg,
    sig_posted_to_axi_2_reg_0,
    sig_push_len_fifo,
    \sig_s2mm_wr_len_reg[3] ,
    \INFERRED_GEN.cnt_i_reg[2] ,
    m_axi_aclk);
  output [0:0]out;
  output [0:0]CO;
  output [3:0]sig_uncom_wrcnt;
  output [7:0]sig_uncom_wrcnt0;
  output [0:0]sig_ok_to_post_wr_addr_reg;
  output [0:0]\sig_uncom_wrcnt_reg[7] ;
  input [6:0]Q;
  input [0:0]DI;
  input [0:0]S;
  input [3:0]\sig_uncom_wrcnt_reg[7]_0 ;
  input [0:0]\sig_uncom_wrcnt_reg[6] ;
  input [0:0]\sig_uncom_wrcnt_reg[7]_1 ;
  input sig_posted_to_axi_2_reg;
  input sig_mm2s_axis_tvalid;
  input ram_full_i_reg;
  input sig_posted_to_axi_2_reg_0;
  input sig_push_len_fifo;
  input [3:0]\sig_s2mm_wr_len_reg[3] ;
  input [2:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input m_axi_aclk;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [2:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [6:0]Q;
  wire [0:0]S;
  wire m_axi_aclk;
  wire [0:0]out;
  wire ram_full_i_reg;
  wire [3:1]sig_len_fifo_data_out;
  wire sig_mm2s_axis_tvalid;
  wire sig_ok_to_post_wr_addr_i_10_n_0;
  wire sig_ok_to_post_wr_addr_i_4_n_0;
  wire sig_ok_to_post_wr_addr_i_5_n_0;
  wire sig_ok_to_post_wr_addr_i_6_n_0;
  wire sig_ok_to_post_wr_addr_i_8_n_0;
  wire sig_ok_to_post_wr_addr_i_9_n_0;
  wire [0:0]sig_ok_to_post_wr_addr_reg;
  wire sig_ok_to_post_wr_addr_reg_i_2_n_1;
  wire sig_ok_to_post_wr_addr_reg_i_2_n_2;
  wire sig_ok_to_post_wr_addr_reg_i_2_n_3;
  wire sig_posted_to_axi_2_reg;
  wire sig_posted_to_axi_2_reg_0;
  wire sig_push_len_fifo;
  wire [3:0]\sig_s2mm_wr_len_reg[3] ;
  wire [3:0]sig_uncom_wrcnt;
  wire [7:0]sig_uncom_wrcnt0;
  wire \sig_uncom_wrcnt[3]_i_10_n_0 ;
  wire \sig_uncom_wrcnt[3]_i_11_n_0 ;
  wire \sig_uncom_wrcnt[3]_i_12_n_0 ;
  wire \sig_uncom_wrcnt[3]_i_5_n_0 ;
  wire \sig_uncom_wrcnt[3]_i_6_n_0 ;
  wire \sig_uncom_wrcnt[3]_i_7_n_0 ;
  wire \sig_uncom_wrcnt[3]_i_9_n_0 ;
  wire \sig_uncom_wrcnt_reg[3]_i_2_n_1 ;
  wire \sig_uncom_wrcnt_reg[3]_i_2_n_2 ;
  wire \sig_uncom_wrcnt_reg[3]_i_2_n_3 ;
  wire \sig_uncom_wrcnt_reg[3]_i_3_n_0 ;
  wire \sig_uncom_wrcnt_reg[3]_i_3_n_1 ;
  wire \sig_uncom_wrcnt_reg[3]_i_3_n_2 ;
  wire \sig_uncom_wrcnt_reg[3]_i_3_n_3 ;
  wire [0:0]\sig_uncom_wrcnt_reg[6] ;
  wire [0:0]\sig_uncom_wrcnt_reg[7] ;
  wire [3:0]\sig_uncom_wrcnt_reg[7]_0 ;
  wire [0:0]\sig_uncom_wrcnt_reg[7]_1 ;
  wire \sig_uncom_wrcnt_reg[7]_i_4_n_1 ;
  wire \sig_uncom_wrcnt_reg[7]_i_4_n_2 ;
  wire \sig_uncom_wrcnt_reg[7]_i_4_n_3 ;
  wire [3:0]NLW_sig_ok_to_post_wr_addr_reg_i_2_O_UNCONNECTED;
  wire [3:3]\NLW_sig_uncom_wrcnt_reg[7]_i_4_CO_UNCONNECTED ;

  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7][0]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[7][0]_srl8 
       (.A0(\INFERRED_GEN.cnt_i_reg[2] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[2] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[2] [2]),
        .A3(1'b0),
        .CE(sig_push_len_fifo),
        .CLK(m_axi_aclk),
        .D(\sig_s2mm_wr_len_reg[3] [0]),
        .Q(out));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7][1]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[7][1]_srl8 
       (.A0(\INFERRED_GEN.cnt_i_reg[2] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[2] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[2] [2]),
        .A3(1'b0),
        .CE(sig_push_len_fifo),
        .CLK(m_axi_aclk),
        .D(\sig_s2mm_wr_len_reg[3] [1]),
        .Q(sig_len_fifo_data_out[1]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7][2]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[7][2]_srl8 
       (.A0(\INFERRED_GEN.cnt_i_reg[2] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[2] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[2] [2]),
        .A3(1'b0),
        .CE(sig_push_len_fifo),
        .CLK(m_axi_aclk),
        .D(\sig_s2mm_wr_len_reg[3] [2]),
        .Q(sig_len_fifo_data_out[2]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7][3]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[7][3]_srl8 
       (.A0(\INFERRED_GEN.cnt_i_reg[2] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[2] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[2] [2]),
        .A3(1'b0),
        .CE(sig_push_len_fifo),
        .CLK(m_axi_aclk),
        .D(\sig_s2mm_wr_len_reg[3] [3]),
        .Q(sig_len_fifo_data_out[3]));
  LUT4 #(
    .INIT(16'h0690)) 
    sig_ok_to_post_wr_addr_i_10
       (.I0(sig_len_fifo_data_out[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(out),
        .O(sig_ok_to_post_wr_addr_i_10_n_0));
  LUT6 #(
    .INIT(64'hBFFFFFFFAAAAAAAA)) 
    sig_ok_to_post_wr_addr_i_4
       (.I0(Q[5]),
        .I1(out),
        .I2(sig_len_fifo_data_out[1]),
        .I3(sig_len_fifo_data_out[2]),
        .I4(sig_len_fifo_data_out[3]),
        .I5(Q[4]),
        .O(sig_ok_to_post_wr_addr_i_4_n_0));
  LUT6 #(
    .INIT(64'hC222ABBB80002AAA)) 
    sig_ok_to_post_wr_addr_i_5
       (.I0(Q[3]),
        .I1(sig_len_fifo_data_out[2]),
        .I2(sig_len_fifo_data_out[1]),
        .I3(out),
        .I4(sig_len_fifo_data_out[3]),
        .I5(Q[2]),
        .O(sig_ok_to_post_wr_addr_i_5_n_0));
  LUT4 #(
    .INIT(16'hE282)) 
    sig_ok_to_post_wr_addr_i_6
       (.I0(Q[1]),
        .I1(sig_len_fifo_data_out[1]),
        .I2(out),
        .I3(Q[0]),
        .O(sig_ok_to_post_wr_addr_i_6_n_0));
  LUT6 #(
    .INIT(64'h4000000015555555)) 
    sig_ok_to_post_wr_addr_i_8
       (.I0(Q[5]),
        .I1(out),
        .I2(sig_len_fifo_data_out[1]),
        .I3(sig_len_fifo_data_out[2]),
        .I4(sig_len_fifo_data_out[3]),
        .I5(Q[4]),
        .O(sig_ok_to_post_wr_addr_i_8_n_0));
  LUT6 #(
    .INIT(64'h0990909060090909)) 
    sig_ok_to_post_wr_addr_i_9
       (.I0(sig_len_fifo_data_out[3]),
        .I1(Q[3]),
        .I2(sig_len_fifo_data_out[2]),
        .I3(sig_len_fifo_data_out[1]),
        .I4(out),
        .I5(Q[2]),
        .O(sig_ok_to_post_wr_addr_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sig_ok_to_post_wr_addr_reg_i_2
       (.CI(1'b0),
        .CO({sig_ok_to_post_wr_addr_reg,sig_ok_to_post_wr_addr_reg_i_2_n_1,sig_ok_to_post_wr_addr_reg_i_2_n_2,sig_ok_to_post_wr_addr_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({\sig_uncom_wrcnt_reg[6] ,sig_ok_to_post_wr_addr_i_4_n_0,sig_ok_to_post_wr_addr_i_5_n_0,sig_ok_to_post_wr_addr_i_6_n_0}),
        .O(NLW_sig_ok_to_post_wr_addr_reg_i_2_O_UNCONNECTED[3:0]),
        .S({\sig_uncom_wrcnt_reg[7]_1 ,sig_ok_to_post_wr_addr_i_8_n_0,sig_ok_to_post_wr_addr_i_9_n_0,sig_ok_to_post_wr_addr_i_10_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    \sig_uncom_wrcnt[3]_i_10 
       (.I0(Q[2]),
        .I1(sig_len_fifo_data_out[2]),
        .O(\sig_uncom_wrcnt[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sig_uncom_wrcnt[3]_i_11 
       (.I0(Q[1]),
        .I1(sig_len_fifo_data_out[1]),
        .O(\sig_uncom_wrcnt[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sig_uncom_wrcnt[3]_i_12 
       (.I0(out),
        .I1(Q[0]),
        .O(\sig_uncom_wrcnt[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6AAA00009555)) 
    \sig_uncom_wrcnt[3]_i_5 
       (.I0(sig_len_fifo_data_out[3]),
        .I1(out),
        .I2(sig_len_fifo_data_out[1]),
        .I3(sig_len_fifo_data_out[2]),
        .I4(sig_posted_to_axi_2_reg_0),
        .I5(Q[3]),
        .O(\sig_uncom_wrcnt[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFF6A0095)) 
    \sig_uncom_wrcnt[3]_i_6 
       (.I0(sig_len_fifo_data_out[2]),
        .I1(sig_len_fifo_data_out[1]),
        .I2(out),
        .I3(sig_posted_to_axi_2_reg_0),
        .I4(Q[2]),
        .O(\sig_uncom_wrcnt[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h66666F6699999099)) 
    \sig_uncom_wrcnt[3]_i_7 
       (.I0(out),
        .I1(sig_len_fifo_data_out[1]),
        .I2(sig_posted_to_axi_2_reg),
        .I3(sig_mm2s_axis_tvalid),
        .I4(ram_full_i_reg),
        .I5(Q[1]),
        .O(\sig_uncom_wrcnt[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sig_uncom_wrcnt[3]_i_9 
       (.I0(Q[3]),
        .I1(sig_len_fifo_data_out[3]),
        .O(\sig_uncom_wrcnt[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800000007FFF)) 
    \sig_uncom_wrcnt[7]_i_10 
       (.I0(out),
        .I1(sig_len_fifo_data_out[1]),
        .I2(sig_len_fifo_data_out[2]),
        .I3(sig_len_fifo_data_out[3]),
        .I4(sig_posted_to_axi_2_reg_0),
        .I5(Q[4]),
        .O(\sig_uncom_wrcnt_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sig_uncom_wrcnt_reg[3]_i_2 
       (.CI(1'b0),
        .CO({CO,\sig_uncom_wrcnt_reg[3]_i_2_n_1 ,\sig_uncom_wrcnt_reg[3]_i_2_n_2 ,\sig_uncom_wrcnt_reg[3]_i_2_n_3 }),
        .CYINIT(Q[0]),
        .DI({Q[3:1],DI}),
        .O(sig_uncom_wrcnt),
        .S({\sig_uncom_wrcnt[3]_i_5_n_0 ,\sig_uncom_wrcnt[3]_i_6_n_0 ,\sig_uncom_wrcnt[3]_i_7_n_0 ,S}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sig_uncom_wrcnt_reg[3]_i_3 
       (.CI(1'b0),
        .CO({\sig_uncom_wrcnt_reg[3]_i_3_n_0 ,\sig_uncom_wrcnt_reg[3]_i_3_n_1 ,\sig_uncom_wrcnt_reg[3]_i_3_n_2 ,\sig_uncom_wrcnt_reg[3]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI(Q[3:0]),
        .O(sig_uncom_wrcnt0[3:0]),
        .S({\sig_uncom_wrcnt[3]_i_9_n_0 ,\sig_uncom_wrcnt[3]_i_10_n_0 ,\sig_uncom_wrcnt[3]_i_11_n_0 ,\sig_uncom_wrcnt[3]_i_12_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sig_uncom_wrcnt_reg[7]_i_4 
       (.CI(\sig_uncom_wrcnt_reg[3]_i_3_n_0 ),
        .CO({\NLW_sig_uncom_wrcnt_reg[7]_i_4_CO_UNCONNECTED [3],\sig_uncom_wrcnt_reg[7]_i_4_n_1 ,\sig_uncom_wrcnt_reg[7]_i_4_n_2 ,\sig_uncom_wrcnt_reg[7]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,Q[6:4]}),
        .O(sig_uncom_wrcnt0[7:4]),
        .S(\sig_uncom_wrcnt_reg[7]_0 ));
endmodule

module top_blk_axi_cdma_0_0_srl_fifo_f
   (\INFERRED_GEN.cnt_i_reg[2] ,
    m_axi_sg_bready,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    out,
    p_2_out,
    SR,
    m_axi_aclk,
    sig_coelsc_reg_empty,
    Q,
    sig_inhibit_rdy_n,
    m_axi_sg_bvalid,
    sig_data2wsc_calc_err_reg,
    D,
    m_axi_sg_bresp);
  output [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  output m_axi_sg_bready;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output [0:0]out;
  output p_2_out;
  input [0:0]SR;
  input m_axi_aclk;
  input sig_coelsc_reg_empty;
  input [0:0]Q;
  input sig_inhibit_rdy_n;
  input m_axi_sg_bvalid;
  input [0:0]sig_data2wsc_calc_err_reg;
  input [1:0]D;
  input [1:0]m_axi_sg_bresp;

  wire [1:0]D;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [0:0]out;
  wire p_2_out;
  wire sig_coelsc_reg_empty;
  wire [0:0]sig_data2wsc_calc_err_reg;
  wire sig_inhibit_rdy_n;

  top_blk_axi_cdma_0_0_srl_fifo_rbu_f I_SRL_FIFO_RBU_F
       (.D(D),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .out(out),
        .p_2_out(p_2_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_calc_err_reg(sig_data2wsc_calc_err_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module top_blk_axi_cdma_0_0_srl_fifo_f__parameterized0
   (\INFERRED_GEN.cnt_i_reg[0] ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ,
    p_4_out,
    Q,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ,
    sel,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ,
    SR,
    m_axi_aclk,
    D,
    out,
    sig_inhibit_rdy_n_reg,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[2] ,
    in);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  output [1:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  output p_4_out;
  output [0:0]Q;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ;
  output sel;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  input [0:0]SR;
  input m_axi_aclk;
  input [2:0]D;
  input [0:0]out;
  input sig_inhibit_rdy_n_reg;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input [2:0]in;

  wire [2:0]D;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire [1:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [2:0]in;
  wire m_axi_aclk;
  wire [0:0]out;
  wire p_4_out;
  wire sel;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n_reg;
  wire sig_push_to_wsc;
  wire sig_tlast_err_stop;

  top_blk_axi_cdma_0_0_srl_fifo_rbu_f__parameterized0 I_SRL_FIFO_RBU_F
       (.D(D),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_1 (sel),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .SR(SR),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_tlast_err_stop(sig_tlast_err_stop));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module top_blk_axi_cdma_0_0_srl_fifo_f__parameterized1
   (sig_calc_error_reg_reg,
    sig_calc_error_reg_reg_0,
    sig_addr_valid_reg_reg,
    out,
    sig_stream_rst,
    m_axi_aclk,
    p_6_out,
    sig_addr_reg_empty,
    sig_data2addr_stop_req,
    sig_mstr2addr_cmd_valid,
    sig_inhibit_rdy_n,
    in);
  output sig_calc_error_reg_reg;
  output sig_calc_error_reg_reg_0;
  output sig_addr_valid_reg_reg;
  output [39:0]out;
  input sig_stream_rst;
  input m_axi_aclk;
  input p_6_out;
  input sig_addr_reg_empty;
  input sig_data2addr_stop_req;
  input sig_mstr2addr_cmd_valid;
  input sig_inhibit_rdy_n;
  input [37:0]in;

  wire [37:0]in;
  wire m_axi_aclk;
  wire [39:0]out;
  wire p_6_out;
  wire sig_addr_reg_empty;
  wire sig_addr_valid_reg_reg;
  wire sig_calc_error_reg_reg;
  wire sig_calc_error_reg_reg_0;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n;
  wire sig_mstr2addr_cmd_valid;
  wire sig_stream_rst;

  top_blk_axi_cdma_0_0_srl_fifo_rbu_f__parameterized1 I_SRL_FIFO_RBU_F
       (.in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_6_out(p_6_out),
        .sel(sig_calc_error_reg_reg_0),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_addr_valid_reg_reg(sig_addr_valid_reg_reg),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module top_blk_axi_cdma_0_0_srl_fifo_f__parameterized2
   (\INFERRED_GEN.cnt_i_reg[0] ,
    SR,
    sig_dqual_reg_empty_reg,
    D,
    \sig_next_dre_dest_align_reg_reg[2] ,
    E,
    sig_advance_pipe19_out__1,
    sig_last_dbeat_reg,
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg ,
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg ,
    sig_first_dbeat_reg,
    out,
    sig_stream_rst,
    m_axi_aclk,
    sig_pop_dqual_reg14_out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    Q,
    \sig_dbeat_cntr_reg[3] ,
    \sig_dbeat_cntr_reg[4] ,
    sig_mstr2data_cmd_valid,
    sig_inhibit_rdy_n_reg,
    \sig_dbeat_cntr_reg[2] ,
    sig_good_mmap_dbeat15_out__0,
    sig_next_sequential_reg,
    sig_last_dbeat_reg_0,
    sig_dqual_reg_empty,
    sig_addr_posted_cntr,
    sig_dqual_reg_full,
    sig_next_calc_error_reg,
    sig_data2rsc_valid,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    sig_first_dbeat1__0,
    sig_last_dbeat__1,
    p_7_out,
    sig_rdc2dre_new_align,
    sig_rdc2dre_use_autodest,
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg_0 ,
    sig_first_dbeat,
    in);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output [0:0]SR;
  output sig_dqual_reg_empty_reg;
  output [7:0]D;
  output \sig_next_dre_dest_align_reg_reg[2] ;
  output [0:0]E;
  output sig_advance_pipe19_out__1;
  output sig_last_dbeat_reg;
  output \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg ;
  output \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg ;
  output sig_first_dbeat_reg;
  output [29:0]out;
  input sig_stream_rst;
  input m_axi_aclk;
  input sig_pop_dqual_reg14_out;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[3] ;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_mstr2data_cmd_valid;
  input sig_inhibit_rdy_n_reg;
  input \sig_dbeat_cntr_reg[2] ;
  input sig_good_mmap_dbeat15_out__0;
  input sig_next_sequential_reg;
  input sig_last_dbeat_reg_0;
  input sig_dqual_reg_empty;
  input [2:0]sig_addr_posted_cntr;
  input sig_dqual_reg_full;
  input sig_next_calc_error_reg;
  input sig_data2rsc_valid;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input sig_first_dbeat1__0;
  input sig_last_dbeat__1;
  input p_7_out;
  input sig_rdc2dre_new_align;
  input sig_rdc2dre_use_autodest;
  input \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg_0 ;
  input sig_first_dbeat;
  input [34:0]in;

  wire [7:0]D;
  wire [0:0]E;
  wire \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg ;
  wire \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg ;
  wire \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [34:0]in;
  wire m_axi_aclk;
  wire [29:0]out;
  wire p_7_out;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_advance_pipe19_out__1;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2rsc_valid;
  wire \sig_dbeat_cntr_reg[2] ;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat;
  wire sig_first_dbeat1__0;
  wire sig_first_dbeat_reg;
  wire sig_good_mmap_dbeat15_out__0;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat__1;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire \sig_next_dre_dest_align_reg_reg[2] ;
  wire sig_next_sequential_reg;
  wire sig_pop_dqual_reg14_out;
  wire sig_rdc2dre_new_align;
  wire sig_rdc2dre_use_autodest;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;
  wire sig_stream_rst;

  top_blk_axi_cdma_0_0_srl_fifo_rbu_f__parameterized2 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg (\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg ),
        .\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg (\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg ),
        .\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg_0 (\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .SR(SR),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_7_out(p_7_out),
        .sel(\sig_next_dre_dest_align_reg_reg[2] ),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_advance_pipe19_out__1(sig_advance_pipe19_out__1),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .\sig_dbeat_cntr_reg[2] (\sig_dbeat_cntr_reg[2] ),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat1__0(sig_first_dbeat1__0),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_good_mmap_dbeat15_out__0(sig_good_mmap_dbeat15_out__0),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_last_dbeat__1(sig_last_dbeat__1),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_pop_dqual_reg14_out(sig_pop_dqual_reg14_out),
        .sig_rdc2dre_new_align(sig_rdc2dre_new_align),
        .sig_rdc2dre_use_autodest(sig_rdc2dre_use_autodest),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module top_blk_axi_cdma_0_0_srl_fifo_f__parameterized3
   (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    \sig_addr_posted_cntr_reg[3] ,
    \INFERRED_GEN.cnt_i_reg[2] ,
    E,
    m_axi_bready,
    sig_stream_rst,
    m_axi_aclk,
    D,
    out,
    sig_posted_to_axi_reg,
    Q,
    sig_push_coelsc_reg,
    m_axi_bvalid,
    sig_inhibit_rdy_n,
    \INFERRED_GEN.cnt_i_reg[3] ,
    sig_halt_reg_reg,
    m_axi_bresp);
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output [2:0]\sig_addr_posted_cntr_reg[3] ;
  output [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  output [0:0]E;
  output m_axi_bready;
  input sig_stream_rst;
  input m_axi_aclk;
  input [1:0]D;
  input [0:0]out;
  input sig_posted_to_axi_reg;
  input [3:0]Q;
  input sig_push_coelsc_reg;
  input m_axi_bvalid;
  input sig_inhibit_rdy_n;
  input \INFERRED_GEN.cnt_i_reg[3] ;
  input sig_halt_reg_reg;
  input [1:0]m_axi_bresp;

  wire [1:0]D;
  wire [0:0]E;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire m_axi_aclk;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [0:0]out;
  wire [2:0]\sig_addr_posted_cntr_reg[3] ;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_posted_to_axi_reg;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;

  top_blk_axi_cdma_0_0_srl_fifo_rbu_f__parameterized3 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .out(out),
        .\sig_addr_posted_cntr_reg[3] (\sig_addr_posted_cntr_reg[3] ),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_posted_to_axi_reg(sig_posted_to_axi_reg),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module top_blk_axi_cdma_0_0_srl_fifo_f__parameterized4
   (\INFERRED_GEN.cnt_i_reg[0] ,
    D,
    out,
    \INFERRED_GEN.cnt_i_reg[1] ,
    E,
    sig_push_coelsc_reg,
    p_4_out,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ,
    sig_stream_rst,
    m_axi_aclk,
    sig_wr_fifo,
    Q,
    \INFERRED_GEN.cnt_i_reg[3] ,
    sig_coelsc_reg_empty,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    sig_inhibit_rdy_n,
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    in);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output [2:0]D;
  output [5:0]out;
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output [0:0]E;
  output sig_push_coelsc_reg;
  output p_4_out;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  input sig_stream_rst;
  input m_axi_aclk;
  input sig_wr_fifo;
  input [3:0]Q;
  input [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  input sig_coelsc_reg_empty;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input sig_inhibit_rdy_n;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input [0:6]in;

  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire [0:6]in;
  wire m_axi_aclk;
  wire [5:0]out;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire sig_wr_fifo;

  top_blk_axi_cdma_0_0_srl_fifo_rbu_f__parameterized4 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wr_fifo(sig_wr_fifo));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module top_blk_axi_cdma_0_0_srl_fifo_f__parameterized5
   (sig_calc_error_reg_reg,
    sig_calc_error_reg_reg_0,
    sig_addr_valid_reg_reg,
    out,
    sig_stream_rst,
    m_axi_aclk,
    p_4_out,
    sig_addr_reg_empty,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    sig_halt_reg,
    p_12_out,
    sig_inhibit_rdy_n,
    in);
  output sig_calc_error_reg_reg;
  output sig_calc_error_reg_reg_0;
  output sig_addr_valid_reg_reg;
  output [39:0]out;
  input sig_stream_rst;
  input m_axi_aclk;
  input p_4_out;
  input sig_addr_reg_empty;
  input \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  input sig_halt_reg;
  input p_12_out;
  input sig_inhibit_rdy_n;
  input [37:0]in;

  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire [37:0]in;
  wire m_axi_aclk;
  wire [39:0]out;
  wire p_12_out;
  wire p_4_out;
  wire sig_addr_reg_empty;
  wire sig_addr_valid_reg_reg;
  wire sig_calc_error_reg_reg;
  wire sig_calc_error_reg_reg_0;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_stream_rst;

  top_blk_axi_cdma_0_0_srl_fifo_rbu_f__parameterized5 I_SRL_FIFO_RBU_F
       (.\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_12_out(p_12_out),
        .p_4_out(p_4_out),
        .sel(sig_calc_error_reg_reg_0),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_addr_valid_reg_reg(sig_addr_valid_reg_reg),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module top_blk_axi_cdma_0_0_srl_fifo_f__parameterized6
   (sig_s2mm_ld_nxt_len_reg,
    sig_next_calc_error_reg_reg,
    sig_dqual_reg_empty_reg,
    sig_dqual_reg_empty_reg_0,
    D,
    E,
    sig_s2mm_ld_nxt_len_reg_0,
    sig_last_dbeat_reg,
    sig_ld_new_cmd_reg_reg,
    sig_first_dbeat_reg,
    out,
    sig_stream_rst,
    m_axi_aclk,
    sig_next_calc_error_reg,
    sig_dbeat_cntr_eq_0,
    sig_dqual_reg_full,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    Q,
    \sig_dbeat_cntr_reg[3] ,
    \sig_dbeat_cntr_reg[4] ,
    p_1_out,
    sig_inhibit_rdy_n_reg,
    sig_next_sequential_reg,
    sig_last_dbeat_reg_0,
    sig_dqual_reg_empty,
    sig_posted_to_axi_reg,
    sig_halt_reg_dly3,
    sig_s_ready_out_reg,
    sig_last_mmap_dbeat_reg,
    \gpregsm1.user_valid_reg ,
    hold_ff_q,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    sig_halt_reg,
    sig_wdc_status_going_full,
    sig_stat2wsc_status_ready,
    sig_wsc2stat_status_valid,
    sig_addr_posted_cntr,
    sig_first_dbeat1__0,
    sig_last_dbeat__1,
    sig_ld_new_cmd_reg,
    sig_first_dbeat,
    sig_calc_error_reg_reg);
  output sig_s2mm_ld_nxt_len_reg;
  output sig_next_calc_error_reg_reg;
  output sig_dqual_reg_empty_reg;
  output sig_dqual_reg_empty_reg_0;
  output [7:0]D;
  output [0:0]E;
  output sig_s2mm_ld_nxt_len_reg_0;
  output sig_last_dbeat_reg;
  output sig_ld_new_cmd_reg_reg;
  output sig_first_dbeat_reg;
  output [23:0]out;
  input sig_stream_rst;
  input m_axi_aclk;
  input sig_next_calc_error_reg;
  input sig_dbeat_cntr_eq_0;
  input sig_dqual_reg_full;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[3] ;
  input \sig_dbeat_cntr_reg[4] ;
  input p_1_out;
  input sig_inhibit_rdy_n_reg;
  input sig_next_sequential_reg;
  input sig_last_dbeat_reg_0;
  input sig_dqual_reg_empty;
  input sig_posted_to_axi_reg;
  input sig_halt_reg_dly3;
  input sig_s_ready_out_reg;
  input sig_last_mmap_dbeat_reg;
  input \gpregsm1.user_valid_reg ;
  input hold_ff_q;
  input \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  input sig_halt_reg;
  input sig_wdc_status_going_full;
  input sig_stat2wsc_status_ready;
  input sig_wsc2stat_status_valid;
  input [2:0]sig_addr_posted_cntr;
  input sig_first_dbeat1__0;
  input sig_last_dbeat__1;
  input sig_ld_new_cmd_reg;
  input sig_first_dbeat;
  input [27:0]sig_calc_error_reg_reg;

  wire [7:0]D;
  wire [0:0]E;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire [7:0]Q;
  wire \gpregsm1.user_valid_reg ;
  wire hold_ff_q;
  wire m_axi_aclk;
  wire [23:0]out;
  wire p_1_out;
  wire [2:0]sig_addr_posted_cntr;
  wire [27:0]sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_dbeat_cntr_eq_0;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat;
  wire sig_first_dbeat1__0;
  wire sig_first_dbeat_reg;
  wire sig_halt_reg;
  wire sig_halt_reg_dly3;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat__1;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_posted_to_axi_reg;
  wire sig_s2mm_ld_nxt_len_reg;
  wire sig_s2mm_ld_nxt_len_reg_0;
  wire sig_s_ready_out_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

  top_blk_axi_cdma_0_0_srl_fifo_rbu_f__parameterized6 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .Q(Q),
        .\gpregsm1.user_valid_reg (\gpregsm1.user_valid_reg ),
        .hold_ff_q(hold_ff_q),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_1_out(p_1_out),
        .sel(sig_s2mm_ld_nxt_len_reg_0),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_dbeat_cntr_eq_0(sig_dbeat_cntr_eq_0),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat1__0(sig_first_dbeat1__0),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_last_dbeat__1(sig_last_dbeat__1),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_ld_new_cmd_reg_reg),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_posted_to_axi_reg(sig_posted_to_axi_reg),
        .sig_s2mm_ld_nxt_len_reg(sig_s2mm_ld_nxt_len_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module top_blk_axi_cdma_0_0_srl_fifo_f__parameterized7
   (\INFERRED_GEN.cnt_i_reg[1] ,
    out,
    CO,
    sig_uncom_wrcnt,
    sig_uncom_wrcnt0,
    \sig_uncom_wrcnt_reg[7] ,
    sig_ok_to_post_wr_addr_reg,
    rst2cntlr_reset,
    m_axi_aclk,
    Q,
    sig_s2mm_ld_nxt_len,
    sig_posted_to_axi_2_reg,
    sig_push_len_fifo,
    DI,
    S,
    \sig_uncom_wrcnt_reg[7]_0 ,
    \sig_uncom_wrcnt_reg[6] ,
    \sig_uncom_wrcnt_reg[7]_1 ,
    sig_mm2s_axis_tvalid,
    ram_full_i_reg,
    sig_posted_to_axi_2_reg_0,
    \sig_s2mm_wr_len_reg[3] );
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output [0:0]out;
  output [0:0]CO;
  output [3:0]sig_uncom_wrcnt;
  output [7:0]sig_uncom_wrcnt0;
  output [0:0]\sig_uncom_wrcnt_reg[7] ;
  output sig_ok_to_post_wr_addr_reg;
  input rst2cntlr_reset;
  input m_axi_aclk;
  input [6:0]Q;
  input sig_s2mm_ld_nxt_len;
  input sig_posted_to_axi_2_reg;
  input sig_push_len_fifo;
  input [0:0]DI;
  input [0:0]S;
  input [3:0]\sig_uncom_wrcnt_reg[7]_0 ;
  input [0:0]\sig_uncom_wrcnt_reg[6] ;
  input [0:0]\sig_uncom_wrcnt_reg[7]_1 ;
  input sig_mm2s_axis_tvalid;
  input ram_full_i_reg;
  input sig_posted_to_axi_2_reg_0;
  input [3:0]\sig_s2mm_wr_len_reg[3] ;

  wire [0:0]CO;
  wire [0:0]DI;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [6:0]Q;
  wire [0:0]S;
  wire m_axi_aclk;
  wire [0:0]out;
  wire ram_full_i_reg;
  wire rst2cntlr_reset;
  wire sig_mm2s_axis_tvalid;
  wire sig_ok_to_post_wr_addr_reg;
  wire sig_posted_to_axi_2_reg;
  wire sig_posted_to_axi_2_reg_0;
  wire sig_push_len_fifo;
  wire sig_s2mm_ld_nxt_len;
  wire [3:0]\sig_s2mm_wr_len_reg[3] ;
  wire [3:0]sig_uncom_wrcnt;
  wire [7:0]sig_uncom_wrcnt0;
  wire [0:0]\sig_uncom_wrcnt_reg[6] ;
  wire [0:0]\sig_uncom_wrcnt_reg[7] ;
  wire [3:0]\sig_uncom_wrcnt_reg[7]_0 ;
  wire [0:0]\sig_uncom_wrcnt_reg[7]_1 ;

  top_blk_axi_cdma_0_0_srl_fifo_rbu_f__parameterized7 I_SRL_FIFO_RBU_F
       (.CO(CO),
        .DI(DI),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q(Q),
        .S(S),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .ram_full_i_reg(ram_full_i_reg),
        .rst2cntlr_reset(rst2cntlr_reset),
        .sig_mm2s_axis_tvalid(sig_mm2s_axis_tvalid),
        .sig_ok_to_post_wr_addr_reg(sig_ok_to_post_wr_addr_reg),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_posted_to_axi_2_reg_0(sig_posted_to_axi_2_reg_0),
        .sig_push_len_fifo(sig_push_len_fifo),
        .sig_s2mm_ld_nxt_len(sig_s2mm_ld_nxt_len),
        .\sig_s2mm_wr_len_reg[3] (\sig_s2mm_wr_len_reg[3] ),
        .sig_uncom_wrcnt(sig_uncom_wrcnt),
        .sig_uncom_wrcnt0(sig_uncom_wrcnt0),
        .\sig_uncom_wrcnt_reg[6] (\sig_uncom_wrcnt_reg[6] ),
        .\sig_uncom_wrcnt_reg[7] (\sig_uncom_wrcnt_reg[7] ),
        .\sig_uncom_wrcnt_reg[7]_0 (\sig_uncom_wrcnt_reg[7]_0 ),
        .\sig_uncom_wrcnt_reg[7]_1 (\sig_uncom_wrcnt_reg[7]_1 ));
endmodule

module top_blk_axi_cdma_0_0_srl_fifo_rbu_f
   (\INFERRED_GEN.cnt_i_reg[2] ,
    m_axi_sg_bready,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    out,
    p_2_out,
    SR,
    m_axi_aclk,
    sig_coelsc_reg_empty,
    Q,
    sig_inhibit_rdy_n,
    m_axi_sg_bvalid,
    sig_data2wsc_calc_err_reg,
    D,
    m_axi_sg_bresp);
  output [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  output m_axi_sg_bready;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output [0:0]out;
  output p_2_out;
  input [0:0]SR;
  input m_axi_aclk;
  input sig_coelsc_reg_empty;
  input [0:0]Q;
  input sig_inhibit_rdy_n;
  input m_axi_sg_bvalid;
  input [0:0]sig_data2wsc_calc_err_reg;
  input [1:0]D;
  input [1:0]m_axi_sg_bresp;

  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire [1:0]D;
  wire FIFO_Full_reg_n_0;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire fifo_full_p1;
  wire m_axi_aclk;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [0:0]out;
  wire p_2_out;
  wire sig_coelsc_reg_empty;
  wire [0:0]sig_data2wsc_calc_err_reg;
  wire sig_inhibit_rdy_n;

  top_blk_axi_cdma_0_0_cntr_incr_decr_addn_f CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_n_0),
        .\INFERRED_GEN.cnt_i_reg[2]_0 ({\INFERRED_GEN.cnt_i_reg[2] ,CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .Q(Q),
        .SR(SR),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
  top_blk_axi_cdma_0_0_dynshreg_f DYNSHREG_F_I
       (.D(D),
        .FIFO_Full_reg(FIFO_Full_reg_n_0),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .addr({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .out(out),
        .p_2_out(p_2_out),
        .sig_data2wsc_calc_err_reg(sig_data2wsc_calc_err_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
  FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(SR));
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_sg_bready_INST_0
       (.I0(sig_inhibit_rdy_n),
        .I1(FIFO_Full_reg_n_0),
        .O(m_axi_sg_bready));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module top_blk_axi_cdma_0_0_srl_fifo_rbu_f__parameterized0
   (\INFERRED_GEN.cnt_i_reg[0] ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ,
    p_4_out,
    Q,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_1 ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ,
    SR,
    m_axi_aclk,
    D,
    out,
    sig_inhibit_rdy_n_reg,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[2] ,
    in);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  output [1:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  output p_4_out;
  output [0:0]Q;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_1 ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  input [0:0]SR;
  input m_axi_aclk;
  input [2:0]D;
  input [0:0]out;
  input sig_inhibit_rdy_n_reg;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input [2:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [2:0]D;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire [1:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_1 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire fifo_full_p1;
  wire [2:0]in;
  wire m_axi_aclk;
  wire [0:0]out;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n_reg;
  wire sig_push_to_wsc;
  wire sig_tlast_err_stop;

  top_blk_axi_cdma_0_0_cntr_incr_decr_addn_f_0 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .SR(SR),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_aclk(m_axi_aclk),
        .sel(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_1 ),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_tlast_err_stop(sig_tlast_err_stop));
  top_blk_axi_cdma_0_0_dynshreg_f__parameterized0 DYNSHREG_F_I
       (.D(D),
        .FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[0] ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_4_out(p_4_out),
        .sel(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_1 ),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_tlast_err_stop(sig_tlast_err_stop));
  FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(\INFERRED_GEN.cnt_i_reg[0] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module top_blk_axi_cdma_0_0_srl_fifo_rbu_f__parameterized1
   (sig_calc_error_reg_reg,
    sel,
    sig_addr_valid_reg_reg,
    out,
    sig_stream_rst,
    m_axi_aclk,
    p_6_out,
    sig_addr_reg_empty,
    sig_data2addr_stop_req,
    sig_mstr2addr_cmd_valid,
    sig_inhibit_rdy_n,
    in);
  output sig_calc_error_reg_reg;
  output sel;
  output sig_addr_valid_reg_reg;
  output [39:0]out;
  input sig_stream_rst;
  input m_axi_aclk;
  input p_6_out;
  input sig_addr_reg_empty;
  input sig_data2addr_stop_req;
  input sig_mstr2addr_cmd_valid;
  input sig_inhibit_rdy_n;
  input [37:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire FIFO_Full_reg_n_0;
  wire fifo_full_p1;
  wire [37:0]in;
  wire m_axi_aclk;
  wire [39:0]out;
  wire p_6_out;
  wire sel;
  wire sig_addr_reg_empty;
  wire sig_addr_valid_reg_reg;
  wire sig_calc_error_reg_reg;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n;
  wire sig_mstr2addr_cmd_valid;
  wire sig_stream_rst;

  top_blk_axi_cdma_0_0_cntr_incr_decr_addn_f_21 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_n_0),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_aclk(m_axi_aclk),
        .p_6_out(p_6_out),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_cmd2addr_valid_reg(sel),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_stream_rst(sig_stream_rst));
  top_blk_axi_cdma_0_0_dynshreg_f__parameterized1 DYNSHREG_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_n_0),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .sig_addr_valid_reg_reg(sig_addr_valid_reg_reg),
        .sig_calc_error_reg_reg(sel),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid));
  FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module top_blk_axi_cdma_0_0_srl_fifo_rbu_f__parameterized2
   (\INFERRED_GEN.cnt_i_reg[0] ,
    SR,
    sig_dqual_reg_empty_reg,
    D,
    sel,
    E,
    sig_advance_pipe19_out__1,
    sig_last_dbeat_reg,
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg ,
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg ,
    sig_first_dbeat_reg,
    out,
    sig_stream_rst,
    m_axi_aclk,
    sig_pop_dqual_reg14_out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    Q,
    \sig_dbeat_cntr_reg[3] ,
    \sig_dbeat_cntr_reg[4] ,
    sig_mstr2data_cmd_valid,
    sig_inhibit_rdy_n_reg,
    \sig_dbeat_cntr_reg[2] ,
    sig_good_mmap_dbeat15_out__0,
    sig_next_sequential_reg,
    sig_last_dbeat_reg_0,
    sig_dqual_reg_empty,
    sig_addr_posted_cntr,
    sig_dqual_reg_full,
    sig_next_calc_error_reg,
    sig_data2rsc_valid,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    sig_first_dbeat1__0,
    sig_last_dbeat__1,
    p_7_out,
    sig_rdc2dre_new_align,
    sig_rdc2dre_use_autodest,
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg_0 ,
    sig_first_dbeat,
    in);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output [0:0]SR;
  output sig_dqual_reg_empty_reg;
  output [7:0]D;
  output sel;
  output [0:0]E;
  output sig_advance_pipe19_out__1;
  output sig_last_dbeat_reg;
  output \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg ;
  output \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg ;
  output sig_first_dbeat_reg;
  output [29:0]out;
  input sig_stream_rst;
  input m_axi_aclk;
  input sig_pop_dqual_reg14_out;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[3] ;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_mstr2data_cmd_valid;
  input sig_inhibit_rdy_n_reg;
  input \sig_dbeat_cntr_reg[2] ;
  input sig_good_mmap_dbeat15_out__0;
  input sig_next_sequential_reg;
  input sig_last_dbeat_reg_0;
  input sig_dqual_reg_empty;
  input [2:0]sig_addr_posted_cntr;
  input sig_dqual_reg_full;
  input sig_next_calc_error_reg;
  input sig_data2rsc_valid;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input sig_first_dbeat1__0;
  input sig_last_dbeat__1;
  input p_7_out;
  input sig_rdc2dre_new_align;
  input sig_rdc2dre_use_autodest;
  input \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg_0 ;
  input sig_first_dbeat;
  input [34:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_7;
  wire CNTR_INCR_DECR_ADDN_F_I_n_8;
  wire [7:0]D;
  wire [0:0]E;
  wire \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg ;
  wire \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg ;
  wire \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire fifo_full_p1;
  wire [34:0]in;
  wire m_axi_aclk;
  wire [29:0]out;
  wire p_7_out;
  wire sel;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_advance_pipe19_out__1;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2rsc_valid;
  wire \sig_dbeat_cntr_reg[2] ;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat;
  wire sig_first_dbeat1__0;
  wire sig_first_dbeat_reg;
  wire sig_good_mmap_dbeat15_out__0;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat__1;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_sequential_reg;
  wire sig_pop_dqual_reg14_out;
  wire sig_rdc2dre_new_align;
  wire sig_rdc2dre_use_autodest;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;
  wire sig_stream_rst;

  top_blk_axi_cdma_0_0_cntr_incr_decr_addn_f_18 CNTR_INCR_DECR_ADDN_F_I
       (.D(D[7:4]),
        .E(E),
        .FIFO_Full_reg({CNTR_INCR_DECR_ADDN_F_I_n_7,CNTR_INCR_DECR_ADDN_F_I_n_8}),
        .FIFO_Full_reg_0(\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .SR(SR),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_aclk(m_axi_aclk),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_advance_pipe19_out__1(sig_advance_pipe19_out__1),
        .sig_cmd2data_valid_reg(sel),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .\sig_dbeat_cntr_reg[2] (\sig_dbeat_cntr_reg[2] ),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_good_mmap_dbeat15_out__0(sig_good_mmap_dbeat15_out__0),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg_0),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_pop_dqual_reg14_out(sig_pop_dqual_reg14_out),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready),
        .sig_stream_rst(sig_stream_rst));
  top_blk_axi_cdma_0_0_dynshreg_f__parameterized2 DYNSHREG_F_I
       (.D(D[3:0]),
        .FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[0] ),
        .\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg (\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg ),
        .\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg (\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg ),
        .\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg_0 (\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[1] ({CNTR_INCR_DECR_ADDN_F_I_n_7,CNTR_INCR_DECR_ADDN_F_I_n_8}),
        .Q(Q[3:0]),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_7_out(p_7_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat1__0(sig_first_dbeat1__0),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_good_mmap_dbeat15_out__0(sig_good_mmap_dbeat15_out__0),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_last_dbeat__1(sig_last_dbeat__1),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .\sig_next_dre_dest_align_reg_reg[2] (sel),
        .sig_next_sequential_reg_reg(sig_dqual_reg_empty_reg),
        .sig_pop_dqual_reg14_out(sig_pop_dqual_reg14_out),
        .sig_rdc2dre_new_align(sig_rdc2dre_new_align),
        .sig_rdc2dre_use_autodest(sig_rdc2dre_use_autodest));
  FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(\INFERRED_GEN.cnt_i_reg[0] ),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module top_blk_axi_cdma_0_0_srl_fifo_rbu_f__parameterized3
   (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    \sig_addr_posted_cntr_reg[3] ,
    \INFERRED_GEN.cnt_i_reg[2] ,
    E,
    m_axi_bready,
    sig_stream_rst,
    m_axi_aclk,
    D,
    out,
    sig_posted_to_axi_reg,
    Q,
    sig_push_coelsc_reg,
    m_axi_bvalid,
    sig_inhibit_rdy_n,
    \INFERRED_GEN.cnt_i_reg[3] ,
    sig_halt_reg_reg,
    m_axi_bresp);
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output [2:0]\sig_addr_posted_cntr_reg[3] ;
  output [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  output [0:0]E;
  output m_axi_bready;
  input sig_stream_rst;
  input m_axi_aclk;
  input [1:0]D;
  input [0:0]out;
  input sig_posted_to_axi_reg;
  input [3:0]Q;
  input sig_push_coelsc_reg;
  input m_axi_bvalid;
  input sig_inhibit_rdy_n;
  input \INFERRED_GEN.cnt_i_reg[3] ;
  input sig_halt_reg_reg;
  input [1:0]m_axi_bresp;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire [1:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_n_0;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire fifo_full_p1;
  wire m_axi_aclk;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [0:0]out;
  wire [2:0]\sig_addr_posted_cntr_reg[3] ;
  wire sig_decr_addr_posted_cntr5_out;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_posted_to_axi_reg;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  top_blk_axi_cdma_0_0_cntr_incr_decr_addn_f__parameterized0 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_n_0),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q({\INFERRED_GEN.cnt_i_reg[2] ,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_bvalid(m_axi_bvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  top_blk_axi_cdma_0_0_dynshreg_f__parameterized3 DYNSHREG_F_I
       (.D(D),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .addr({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_bresp(m_axi_bresp),
        .out(out),
        .sel(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    m_axi_bready_INST_0
       (.I0(FIFO_Full_reg_n_0),
        .I1(sig_inhibit_rdy_n),
        .I2(sig_halt_reg_reg),
        .O(m_axi_bready));
  LUT6 #(
    .INIT(64'hFDDD22222222DDDD)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_posted_to_axi_reg),
        .I1(sig_decr_addr_posted_cntr5_out),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\sig_addr_posted_cntr_reg[3] [0]));
  LUT6 #(
    .INIT(64'hFD22FF00FF0022DD)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_posted_to_axi_reg),
        .I1(sig_decr_addr_posted_cntr5_out),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\sig_addr_posted_cntr_reg[3] [1]));
  LUT6 #(
    .INIT(64'h0000FFFE7FFF0000)) 
    \sig_addr_posted_cntr[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(sig_posted_to_axi_reg),
        .I5(sig_decr_addr_posted_cntr5_out),
        .O(E));
  LUT6 #(
    .INIT(64'hF2F0F0F0F0F0F02D)) 
    \sig_addr_posted_cntr[3]_i_2 
       (.I0(sig_posted_to_axi_reg),
        .I1(sig_decr_addr_posted_cntr5_out),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\sig_addr_posted_cntr_reg[3] [2]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \sig_addr_posted_cntr[3]_i_3 
       (.I0(FIFO_Full_reg_n_0),
        .I1(sig_inhibit_rdy_n),
        .I2(m_axi_bvalid),
        .O(sig_decr_addr_posted_cntr5_out));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module top_blk_axi_cdma_0_0_srl_fifo_rbu_f__parameterized4
   (\INFERRED_GEN.cnt_i_reg[0] ,
    D,
    out,
    \INFERRED_GEN.cnt_i_reg[1] ,
    E,
    sig_push_coelsc_reg,
    p_4_out,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ,
    sig_stream_rst,
    m_axi_aclk,
    sig_wr_fifo,
    Q,
    \INFERRED_GEN.cnt_i_reg[3] ,
    sig_coelsc_reg_empty,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    sig_inhibit_rdy_n,
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    in);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output [2:0]D;
  output [5:0]out;
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output [0:0]E;
  output sig_push_coelsc_reg;
  output p_4_out;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  input sig_stream_rst;
  input m_axi_aclk;
  input sig_wr_fifo;
  input [3:0]Q;
  input [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  input sig_coelsc_reg_empty;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input sig_inhibit_rdy_n;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input [0:6]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire [2:0]D;
  wire DYNSHREG_F_I_n_3;
  wire [0:0]E;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire [0:0]addr_i_p1;
  wire fifo_full_p1;
  wire [0:6]in;
  wire m_axi_aclk;
  wire [5:0]out;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_rd_empty;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire sig_wr_fifo;

  top_blk_axi_cdma_0_0_cntr_incr_decr_addn_f__parameterized1 CNTR_INCR_DECR_ADDN_F_I
       (.D(addr_i_p1),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\INFERRED_GEN.cnt_i_reg[3] ),
        .\INFERRED_GEN.cnt_i_reg[3]_1 (DYNSHREG_F_I_n_3),
        .Q({sig_rd_empty,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_aclk(m_axi_aclk),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  top_blk_axi_cdma_0_0_dynshreg_f__parameterized4 DYNSHREG_F_I
       (.D(D),
        .E(E),
        .FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[0] ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (DYNSHREG_F_I_n_3),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (addr_i_p1),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .\INFERRED_GEN.cnt_i_reg[3]_0 ({sig_rd_empty,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .Q(Q),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(\INFERRED_GEN.cnt_i_reg[0] ),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module top_blk_axi_cdma_0_0_srl_fifo_rbu_f__parameterized5
   (sig_calc_error_reg_reg,
    sel,
    sig_addr_valid_reg_reg,
    out,
    sig_stream_rst,
    m_axi_aclk,
    p_4_out,
    sig_addr_reg_empty,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    sig_halt_reg,
    p_12_out,
    sig_inhibit_rdy_n,
    in);
  output sig_calc_error_reg_reg;
  output sel;
  output sig_addr_valid_reg_reg;
  output [39:0]out;
  input sig_stream_rst;
  input m_axi_aclk;
  input p_4_out;
  input sig_addr_reg_empty;
  input \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  input sig_halt_reg;
  input p_12_out;
  input sig_inhibit_rdy_n;
  input [37:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire FIFO_Full_reg_n_0;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire fifo_full_p1;
  wire [37:0]in;
  wire m_axi_aclk;
  wire [39:0]out;
  wire p_12_out;
  wire p_4_out;
  wire sel;
  wire sig_addr_reg_empty;
  wire sig_addr_valid_reg_reg;
  wire sig_calc_error_reg_reg;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_stream_rst;

  top_blk_axi_cdma_0_0_cntr_incr_decr_addn_f_15 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_n_0),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_aclk(m_axi_aclk),
        .p_12_out(p_12_out),
        .p_4_out(p_4_out),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_cmd2addr_valid_reg(sel),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_stream_rst(sig_stream_rst));
  top_blk_axi_cdma_0_0_dynshreg_f__parameterized5 DYNSHREG_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_n_0),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_12_out(p_12_out),
        .sig_addr_valid_reg_reg(sig_addr_valid_reg_reg),
        .sig_calc_error_reg_reg(sel),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
  FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module top_blk_axi_cdma_0_0_srl_fifo_rbu_f__parameterized6
   (sig_s2mm_ld_nxt_len_reg,
    sig_next_calc_error_reg_reg,
    sig_dqual_reg_empty_reg,
    sig_dqual_reg_empty_reg_0,
    D,
    E,
    sel,
    sig_last_dbeat_reg,
    sig_ld_new_cmd_reg_reg,
    sig_first_dbeat_reg,
    out,
    sig_stream_rst,
    m_axi_aclk,
    sig_next_calc_error_reg,
    sig_dbeat_cntr_eq_0,
    sig_dqual_reg_full,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    Q,
    \sig_dbeat_cntr_reg[3] ,
    \sig_dbeat_cntr_reg[4] ,
    p_1_out,
    sig_inhibit_rdy_n_reg,
    sig_next_sequential_reg,
    sig_last_dbeat_reg_0,
    sig_dqual_reg_empty,
    sig_posted_to_axi_reg,
    sig_halt_reg_dly3,
    sig_s_ready_out_reg,
    sig_last_mmap_dbeat_reg,
    \gpregsm1.user_valid_reg ,
    hold_ff_q,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    sig_halt_reg,
    sig_wdc_status_going_full,
    sig_stat2wsc_status_ready,
    sig_wsc2stat_status_valid,
    sig_addr_posted_cntr,
    sig_first_dbeat1__0,
    sig_last_dbeat__1,
    sig_ld_new_cmd_reg,
    sig_first_dbeat,
    sig_calc_error_reg_reg);
  output sig_s2mm_ld_nxt_len_reg;
  output sig_next_calc_error_reg_reg;
  output sig_dqual_reg_empty_reg;
  output sig_dqual_reg_empty_reg_0;
  output [7:0]D;
  output [0:0]E;
  output sel;
  output sig_last_dbeat_reg;
  output sig_ld_new_cmd_reg_reg;
  output sig_first_dbeat_reg;
  output [23:0]out;
  input sig_stream_rst;
  input m_axi_aclk;
  input sig_next_calc_error_reg;
  input sig_dbeat_cntr_eq_0;
  input sig_dqual_reg_full;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[3] ;
  input \sig_dbeat_cntr_reg[4] ;
  input p_1_out;
  input sig_inhibit_rdy_n_reg;
  input sig_next_sequential_reg;
  input sig_last_dbeat_reg_0;
  input sig_dqual_reg_empty;
  input sig_posted_to_axi_reg;
  input sig_halt_reg_dly3;
  input sig_s_ready_out_reg;
  input sig_last_mmap_dbeat_reg;
  input \gpregsm1.user_valid_reg ;
  input hold_ff_q;
  input \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  input sig_halt_reg;
  input sig_wdc_status_going_full;
  input sig_stat2wsc_status_ready;
  input sig_wsc2stat_status_valid;
  input [2:0]sig_addr_posted_cntr;
  input sig_first_dbeat1__0;
  input sig_last_dbeat__1;
  input sig_ld_new_cmd_reg;
  input sig_first_dbeat;
  input [27:0]sig_calc_error_reg_reg;

  wire CNTR_INCR_DECR_ADDN_F_I_n_10;
  wire CNTR_INCR_DECR_ADDN_F_I_n_9;
  wire [7:0]D;
  wire [0:0]E;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire [7:0]Q;
  wire fifo_full_p1;
  wire \gpregsm1.user_valid_reg ;
  wire hold_ff_q;
  wire m_axi_aclk;
  wire [23:0]out;
  wire p_1_out;
  wire sel;
  wire [2:0]sig_addr_posted_cntr;
  wire [27:0]sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_dbeat_cntr_eq_0;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat;
  wire sig_first_dbeat1__0;
  wire sig_first_dbeat_reg;
  wire sig_halt_reg;
  wire sig_halt_reg_dly3;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat__1;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_posted_to_axi_reg;
  wire sig_s2mm_ld_nxt_len_reg;
  wire sig_s_ready_out_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

  top_blk_axi_cdma_0_0_cntr_incr_decr_addn_f_14 CNTR_INCR_DECR_ADDN_F_I
       (.D(D[7:4]),
        .E(E),
        .FIFO_Full_reg({CNTR_INCR_DECR_ADDN_F_I_n_9,CNTR_INCR_DECR_ADDN_F_I_n_10}),
        .FIFO_Full_reg_0(sig_s2mm_ld_nxt_len_reg),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .Q(Q),
        .fifo_full_p1(fifo_full_p1),
        .\gpregsm1.user_valid_reg (\gpregsm1.user_valid_reg ),
        .hold_ff_q(hold_ff_q),
        .m_axi_aclk(m_axi_aclk),
        .p_1_out(p_1_out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd2data_valid_reg(sel),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_dbeat_cntr_eq_0(sig_dbeat_cntr_eq_0),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg_0),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_ld_new_cmd_reg_reg),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_posted_to_axi_reg(sig_posted_to_axi_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  top_blk_axi_cdma_0_0_dynshreg_f__parameterized6 DYNSHREG_F_I
       (.D(D[3:0]),
        .FIFO_Full_reg(sig_s2mm_ld_nxt_len_reg),
        .\INFERRED_GEN.cnt_i_reg[1] ({CNTR_INCR_DECR_ADDN_F_I_n_9,CNTR_INCR_DECR_ADDN_F_I_n_10}),
        .Q(Q[3:0]),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_1_out(p_1_out),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat1__0(sig_first_dbeat1__0),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_last_dbeat__1(sig_last_dbeat__1),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_next_sequential_reg_reg(sig_dqual_reg_empty_reg),
        .sig_s2mm_ld_nxt_len_reg(sel));
  FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(sig_s2mm_ld_nxt_len_reg),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module top_blk_axi_cdma_0_0_srl_fifo_rbu_f__parameterized7
   (\INFERRED_GEN.cnt_i_reg[1] ,
    out,
    CO,
    sig_uncom_wrcnt,
    sig_uncom_wrcnt0,
    \sig_uncom_wrcnt_reg[7] ,
    sig_ok_to_post_wr_addr_reg,
    rst2cntlr_reset,
    m_axi_aclk,
    Q,
    sig_s2mm_ld_nxt_len,
    sig_posted_to_axi_2_reg,
    sig_push_len_fifo,
    DI,
    S,
    \sig_uncom_wrcnt_reg[7]_0 ,
    \sig_uncom_wrcnt_reg[6] ,
    \sig_uncom_wrcnt_reg[7]_1 ,
    sig_mm2s_axis_tvalid,
    ram_full_i_reg,
    sig_posted_to_axi_2_reg_0,
    \sig_s2mm_wr_len_reg[3] );
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output [0:0]out;
  output [0:0]CO;
  output [3:0]sig_uncom_wrcnt;
  output [7:0]sig_uncom_wrcnt0;
  output [0:0]\sig_uncom_wrcnt_reg[7] ;
  output sig_ok_to_post_wr_addr_reg;
  input rst2cntlr_reset;
  input m_axi_aclk;
  input [6:0]Q;
  input sig_s2mm_ld_nxt_len;
  input sig_posted_to_axi_2_reg;
  input sig_push_len_fifo;
  input [0:0]DI;
  input [0:0]S;
  input [3:0]\sig_uncom_wrcnt_reg[7]_0 ;
  input [0:0]\sig_uncom_wrcnt_reg[6] ;
  input [0:0]\sig_uncom_wrcnt_reg[7]_1 ;
  input sig_mm2s_axis_tvalid;
  input ram_full_i_reg;
  input sig_posted_to_axi_2_reg_0;
  input [3:0]\sig_s2mm_wr_len_reg[3] ;

  wire CNTR_INCR_DECR_ADDN_F_I_n_0;
  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire [0:0]CO;
  wire [0:0]DI;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [6:0]Q;
  wire [0:0]S;
  wire fifo_full_p1;
  wire m_axi_aclk;
  wire [0:0]out;
  wire ram_full_i_reg;
  wire rst2cntlr_reset;
  wire sig_enough_dbeats_rcvd;
  wire sig_mm2s_axis_tvalid;
  wire sig_ok_to_post_wr_addr_reg;
  wire sig_posted_to_axi_2_reg;
  wire sig_posted_to_axi_2_reg_0;
  wire sig_push_len_fifo;
  wire sig_s2mm_ld_nxt_len;
  wire [3:0]\sig_s2mm_wr_len_reg[3] ;
  wire [3:0]sig_uncom_wrcnt;
  wire [7:0]sig_uncom_wrcnt0;
  wire [0:0]\sig_uncom_wrcnt_reg[6] ;
  wire [0:0]\sig_uncom_wrcnt_reg[7] ;
  wire [3:0]\sig_uncom_wrcnt_reg[7]_0 ;
  wire [0:0]\sig_uncom_wrcnt_reg[7]_1 ;

  top_blk_axi_cdma_0_0_cntr_incr_decr_addn_f__parameterized2 CNTR_INCR_DECR_ADDN_F_I
       (.CO(sig_enough_dbeats_rcvd),
        .FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[1] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_0,CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_aclk(m_axi_aclk),
        .rst2cntlr_reset(rst2cntlr_reset),
        .sig_ok_to_post_wr_addr_reg(sig_ok_to_post_wr_addr_reg),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_push_len_fifo(sig_push_len_fifo),
        .sig_s2mm_ld_nxt_len(sig_s2mm_ld_nxt_len));
  top_blk_axi_cdma_0_0_dynshreg_f__parameterized7 DYNSHREG_F_I
       (.CO(CO),
        .DI(DI),
        .\INFERRED_GEN.cnt_i_reg[2] ({CNTR_INCR_DECR_ADDN_F_I_n_0,CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .Q(Q),
        .S(S),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .ram_full_i_reg(ram_full_i_reg),
        .sig_mm2s_axis_tvalid(sig_mm2s_axis_tvalid),
        .sig_ok_to_post_wr_addr_reg(sig_enough_dbeats_rcvd),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_posted_to_axi_2_reg_0(sig_posted_to_axi_2_reg_0),
        .sig_push_len_fifo(sig_push_len_fifo),
        .\sig_s2mm_wr_len_reg[3] (\sig_s2mm_wr_len_reg[3] ),
        .sig_uncom_wrcnt(sig_uncom_wrcnt),
        .sig_uncom_wrcnt0(sig_uncom_wrcnt0),
        .\sig_uncom_wrcnt_reg[6] (\sig_uncom_wrcnt_reg[6] ),
        .\sig_uncom_wrcnt_reg[7] (\sig_uncom_wrcnt_reg[7] ),
        .\sig_uncom_wrcnt_reg[7]_0 (\sig_uncom_wrcnt_reg[7]_0 ),
        .\sig_uncom_wrcnt_reg[7]_1 (\sig_uncom_wrcnt_reg[7]_1 ));
  FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(\INFERRED_GEN.cnt_i_reg[1] ),
        .R(rst2cntlr_reset));
endmodule

module top_blk_axi_cdma_0_0_sync_fifo_fg
   (D,
    out,
    hold_ff_q_reg,
    \count_reg[6] ,
    hold_ff_q_reg_0,
    sig_last_mmap_dbeat_reg_reg,
    sig_data2wsc_last_err_reg,
    sig_data2wsc_last_err_reg_0,
    sig_data2wsc_last_err_reg_1,
    p_0_out,
    sig_s_ready_out_reg,
    sig_uncom_wrcnt,
    sig_ok_to_post_rd_addr_reg,
    m_axi_aclk,
    tmp_ram_regout_en,
    rst2cntlr_reset,
    sig_mm2s_axis_tdata,
    DIBDI,
    sig_s_ready_out_reg_0,
    hold_ff_q_reg_1,
    \gpregsm1.curr_fwft_state_reg[0] ,
    sig_mm2s_axis_tvalid,
    sig_posted_to_axi_2_reg,
    Q,
    \sig_next_last_strb_reg_reg[7] ,
    \sig_token_cntr_reg[0] ,
    \sig_token_cntr_reg[3] ,
    sig_posted_to_axi_2_reg_0,
    CO,
    ram_full_i_reg,
    S);
  output [63:0]D;
  output [1:0]out;
  output hold_ff_q_reg;
  output \count_reg[6] ;
  output hold_ff_q_reg_0;
  output sig_last_mmap_dbeat_reg_reg;
  output sig_data2wsc_last_err_reg;
  output sig_data2wsc_last_err_reg_0;
  output sig_data2wsc_last_err_reg_1;
  output p_0_out;
  output sig_s_ready_out_reg;
  output [3:0]sig_uncom_wrcnt;
  output sig_ok_to_post_rd_addr_reg;
  input m_axi_aclk;
  input tmp_ram_regout_en;
  input rst2cntlr_reset;
  input [63:0]sig_mm2s_axis_tdata;
  input [8:0]DIBDI;
  input sig_s_ready_out_reg_0;
  input hold_ff_q_reg_1;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input sig_mm2s_axis_tvalid;
  input sig_posted_to_axi_2_reg;
  input [3:0]Q;
  input [7:0]\sig_next_last_strb_reg_reg[7] ;
  input \sig_token_cntr_reg[0] ;
  input [3:0]\sig_token_cntr_reg[3] ;
  input sig_posted_to_axi_2_reg_0;
  input [0:0]CO;
  input [1:0]ram_full_i_reg;
  input [0:0]S;

  wire [0:0]CO;
  wire [63:0]D;
  wire [8:0]DIBDI;
  wire [3:0]Q;
  wire [0:0]S;
  wire \count_reg[6] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire hold_ff_q_reg;
  wire hold_ff_q_reg_0;
  wire hold_ff_q_reg_1;
  wire m_axi_aclk;
  wire [1:0]out;
  wire p_0_out;
  wire [1:0]ram_full_i_reg;
  wire rst2cntlr_reset;
  wire sig_data2wsc_last_err_reg;
  wire sig_data2wsc_last_err_reg_0;
  wire sig_data2wsc_last_err_reg_1;
  wire sig_last_mmap_dbeat_reg_reg;
  wire [63:0]sig_mm2s_axis_tdata;
  wire sig_mm2s_axis_tvalid;
  wire [7:0]\sig_next_last_strb_reg_reg[7] ;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_posted_to_axi_2_reg;
  wire sig_posted_to_axi_2_reg_0;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire \sig_token_cntr_reg[0] ;
  wire [3:0]\sig_token_cntr_reg[3] ;
  wire [3:0]sig_uncom_wrcnt;
  wire tmp_ram_regout_en;

  top_blk_axi_cdma_0_0_fifo_generator_v13_1_3 \FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM 
       (.CO(CO),
        .D(D),
        .DIBDI(DIBDI),
        .Q(Q),
        .S(S),
        .\count_reg[6] (\count_reg[6] ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .hold_ff_q_reg_0(hold_ff_q_reg_0),
        .hold_ff_q_reg_1(hold_ff_q_reg_1),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_0_out(p_0_out),
        .ram_full_i_reg(ram_full_i_reg),
        .rst2cntlr_reset(rst2cntlr_reset),
        .sig_data2wsc_last_err_reg(sig_data2wsc_last_err_reg),
        .sig_data2wsc_last_err_reg_0(sig_data2wsc_last_err_reg_0),
        .sig_data2wsc_last_err_reg_1(sig_data2wsc_last_err_reg_1),
        .sig_last_mmap_dbeat_reg_reg(sig_last_mmap_dbeat_reg_reg),
        .sig_mm2s_axis_tdata(sig_mm2s_axis_tdata),
        .sig_mm2s_axis_tvalid(sig_mm2s_axis_tvalid),
        .\sig_next_last_strb_reg_reg[7] (\sig_next_last_strb_reg_reg[7] ),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_reg),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_posted_to_axi_2_reg_0(sig_posted_to_axi_2_reg_0),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg_0),
        .\sig_token_cntr_reg[0] (\sig_token_cntr_reg[0] ),
        .\sig_token_cntr_reg[3] (\sig_token_cntr_reg[3] ),
        .sig_uncom_wrcnt(sig_uncom_wrcnt),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

(* CHECK_LICENSE_TYPE = "top_blk_axi_cdma_0_0,axi_cdma,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_cdma,Vivado 2016.4" *) 
(* NotValidForBitStream *)
module top_blk_axi_cdma_0_0
   (m_axi_aclk,
    s_axi_lite_aclk,
    s_axi_lite_aresetn,
    cdma_introut,
    s_axi_lite_awready,
    s_axi_lite_awvalid,
    s_axi_lite_awaddr,
    s_axi_lite_wready,
    s_axi_lite_wvalid,
    s_axi_lite_wdata,
    s_axi_lite_bready,
    s_axi_lite_bvalid,
    s_axi_lite_bresp,
    s_axi_lite_arready,
    s_axi_lite_arvalid,
    s_axi_lite_araddr,
    s_axi_lite_rready,
    s_axi_lite_rvalid,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    m_axi_arready,
    m_axi_arvalid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arprot,
    m_axi_arcache,
    m_axi_rready,
    m_axi_rvalid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_awready,
    m_axi_awvalid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awprot,
    m_axi_awcache,
    m_axi_wready,
    m_axi_wvalid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_bready,
    m_axi_bvalid,
    m_axi_bresp,
    m_axi_sg_awready,
    m_axi_sg_awvalid,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    m_axi_sg_awprot,
    m_axi_sg_awcache,
    m_axi_sg_wready,
    m_axi_sg_wvalid,
    m_axi_sg_wdata,
    m_axi_sg_wstrb,
    m_axi_sg_wlast,
    m_axi_sg_bready,
    m_axi_sg_bvalid,
    m_axi_sg_bresp,
    m_axi_sg_arready,
    m_axi_sg_arvalid,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_arprot,
    m_axi_sg_arcache,
    m_axi_sg_rready,
    m_axi_sg_rvalid,
    m_axi_sg_rdata,
    m_axi_sg_rresp,
    m_axi_sg_rlast,
    cdma_tvect_out);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXI_ACLK CLK" *) input m_axi_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK" *) input s_axi_lite_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 AXI_RESETN RST" *) input s_axi_lite_aresetn;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 CDMA_INTERRUPT INTERRUPT" *) output cdma_introut;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY" *) output s_axi_lite_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID" *) input s_axi_lite_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWADDR" *) input [5:0]s_axi_lite_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY" *) output s_axi_lite_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID" *) input s_axi_lite_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WDATA" *) input [31:0]s_axi_lite_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY" *) input s_axi_lite_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID" *) output s_axi_lite_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BRESP" *) output [1:0]s_axi_lite_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY" *) output s_axi_lite_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID" *) input s_axi_lite_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARADDR" *) input [5:0]s_axi_lite_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY" *) input s_axi_lite_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID" *) output s_axi_lite_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA" *) output [31:0]s_axi_lite_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RRESP" *) output [1:0]s_axi_lite_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARREADY" *) input m_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARVALID" *) output m_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARADDR" *) output [31:0]m_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARLEN" *) output [7:0]m_axi_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARSIZE" *) output [2:0]m_axi_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARBURST" *) output [1:0]m_axi_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARPROT" *) output [2:0]m_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARCACHE" *) output [3:0]m_axi_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RREADY" *) output m_axi_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RVALID" *) input m_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RDATA" *) input [63:0]m_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RRESP" *) input [1:0]m_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RLAST" *) input m_axi_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWREADY" *) input m_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWVALID" *) output m_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWADDR" *) output [31:0]m_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWLEN" *) output [7:0]m_axi_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWSIZE" *) output [2:0]m_axi_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWBURST" *) output [1:0]m_axi_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWPROT" *) output [2:0]m_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWCACHE" *) output [3:0]m_axi_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WREADY" *) input m_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WVALID" *) output m_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WDATA" *) output [63:0]m_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WSTRB" *) output [7:0]m_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WLAST" *) output m_axi_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BREADY" *) output m_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BVALID" *) input m_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BRESP" *) input [1:0]m_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWREADY" *) input m_axi_sg_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWVALID" *) output m_axi_sg_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWADDR" *) output [31:0]m_axi_sg_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWLEN" *) output [7:0]m_axi_sg_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWSIZE" *) output [2:0]m_axi_sg_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWBURST" *) output [1:0]m_axi_sg_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWPROT" *) output [2:0]m_axi_sg_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWCACHE" *) output [3:0]m_axi_sg_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WREADY" *) input m_axi_sg_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WVALID" *) output m_axi_sg_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WDATA" *) output [31:0]m_axi_sg_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WSTRB" *) output [3:0]m_axi_sg_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WLAST" *) output m_axi_sg_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG BREADY" *) output m_axi_sg_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG BVALID" *) input m_axi_sg_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG BRESP" *) input [1:0]m_axi_sg_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARREADY" *) input m_axi_sg_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARVALID" *) output m_axi_sg_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARADDR" *) output [31:0]m_axi_sg_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARLEN" *) output [7:0]m_axi_sg_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARSIZE" *) output [2:0]m_axi_sg_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARBURST" *) output [1:0]m_axi_sg_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARPROT" *) output [2:0]m_axi_sg_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARCACHE" *) output [3:0]m_axi_sg_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RREADY" *) output m_axi_sg_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RVALID" *) input m_axi_sg_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RDATA" *) input [31:0]m_axi_sg_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RRESP" *) input [1:0]m_axi_sg_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RLAST" *) input m_axi_sg_rlast;
  output [31:0]cdma_tvect_out;

  wire cdma_introut;
  wire [31:0]cdma_tvect_out;
  wire m_axi_aclk;
  wire [31:0]m_axi_araddr;
  wire [1:0]m_axi_arburst;
  wire [3:0]m_axi_arcache;
  wire [7:0]m_axi_arlen;
  wire [2:0]m_axi_arprot;
  wire m_axi_arready;
  wire [2:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [3:0]m_axi_awcache;
  wire [7:0]m_axi_awlen;
  wire [2:0]m_axi_awprot;
  wire m_axi_awready;
  wire [2:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [63:0]m_axi_rdata;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:0]m_axi_sg_araddr;
  wire [1:0]m_axi_sg_arburst;
  wire [3:0]m_axi_sg_arcache;
  wire [7:0]m_axi_sg_arlen;
  wire [2:0]m_axi_sg_arprot;
  wire m_axi_sg_arready;
  wire [2:0]m_axi_sg_arsize;
  wire m_axi_sg_arvalid;
  wire [31:0]m_axi_sg_awaddr;
  wire [1:0]m_axi_sg_awburst;
  wire [3:0]m_axi_sg_awcache;
  wire [7:0]m_axi_sg_awlen;
  wire [2:0]m_axi_sg_awprot;
  wire m_axi_sg_awready;
  wire [2:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire [31:0]m_axi_sg_wdata;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire [3:0]m_axi_sg_wstrb;
  wire m_axi_sg_wvalid;
  wire [63:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [7:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire s_axi_lite_aclk;
  wire [5:0]s_axi_lite_araddr;
  wire s_axi_lite_aresetn;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [5:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire [1:0]s_axi_lite_bresp;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [1:0]s_axi_lite_rresp;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;

  (* C_AXI_LITE_IS_ASYNC = "1" *) 
  (* C_DLYTMR_RESOLUTION = "256" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_INCLUDE_DRE = "1" *) 
  (* C_INCLUDE_SF = "1" *) 
  (* C_INCLUDE_SG = "1" *) 
  (* C_INSTANCE = "axi_cdma" *) 
  (* C_M_AXI_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_DATA_WIDTH = "64" *) 
  (* C_M_AXI_MAX_BURST_LEN = "16" *) 
  (* C_M_AXI_SG_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_SG_DATA_WIDTH = "32" *) 
  (* C_READ_ADDR_PIPE_DEPTH = "4" *) 
  (* C_S_AXI_LITE_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_LITE_DATA_WIDTH = "32" *) 
  (* C_USE_DATAMOVER_LITE = "0" *) 
  (* C_WRITE_ADDR_PIPE_DEPTH = "4" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  top_blk_axi_cdma_0_0_axi_cdma U0
       (.cdma_introut(cdma_introut),
        .cdma_tvect_out(cdma_tvect_out),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arcache(m_axi_arcache),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arprot(m_axi_arprot),
        .m_axi_arready(m_axi_arready),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awcache(m_axi_awcache),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awready(m_axi_awready),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arcache(m_axi_sg_arcache),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arprot(m_axi_sg_arprot),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arsize(m_axi_sg_arsize),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awburst(m_axi_sg_awburst),
        .m_axi_sg_awcache(m_axi_sg_awcache),
        .m_axi_sg_awlen(m_axi_sg_awlen),
        .m_axi_sg_awprot(m_axi_sg_awprot),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_wdata(m_axi_sg_wdata),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wstrb(m_axi_sg_wstrb),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_aresetn(s_axi_lite_aresetn),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bresp(s_axi_lite_bresp),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rresp(s_axi_lite_rresp),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid));
endmodule

module top_blk_axi_cdma_0_0_blk_mem_gen_generic_cstr
   (D,
    sig_data2wsc_last_err_reg,
    sig_data2wsc_last_err_reg_0,
    sig_data2wsc_last_err_reg_1,
    p_0_out,
    m_axi_aclk,
    tmp_ram_rd_en,
    ram_full_fb_i_reg,
    tmp_ram_regout_en,
    rst2cntlr_reset,
    Q,
    \gcc0.gc0.count_d1_reg[6] ,
    sig_mm2s_axis_tdata,
    DIBDI,
    \sig_next_last_strb_reg_reg[7] ,
    hold_ff_q_reg,
    \gpregsm1.user_valid_reg );
  output [63:0]D;
  output sig_data2wsc_last_err_reg;
  output sig_data2wsc_last_err_reg_0;
  output sig_data2wsc_last_err_reg_1;
  output p_0_out;
  input m_axi_aclk;
  input tmp_ram_rd_en;
  input ram_full_fb_i_reg;
  input tmp_ram_regout_en;
  input rst2cntlr_reset;
  input [6:0]Q;
  input [6:0]\gcc0.gc0.count_d1_reg[6] ;
  input [63:0]sig_mm2s_axis_tdata;
  input [8:0]DIBDI;
  input [7:0]\sig_next_last_strb_reg_reg[7] ;
  input hold_ff_q_reg;
  input \gpregsm1.user_valid_reg ;

  wire [63:0]D;
  wire [8:0]DIBDI;
  wire [6:0]Q;
  wire [6:0]\gcc0.gc0.count_d1_reg[6] ;
  wire \gpregsm1.user_valid_reg ;
  wire hold_ff_q_reg;
  wire m_axi_aclk;
  wire p_0_out;
  wire ram_full_fb_i_reg;
  wire rst2cntlr_reset;
  wire sig_data2wsc_last_err_reg;
  wire sig_data2wsc_last_err_reg_0;
  wire sig_data2wsc_last_err_reg_1;
  wire [63:0]sig_mm2s_axis_tdata;
  wire [7:0]\sig_next_last_strb_reg_reg[7] ;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

  top_blk_axi_cdma_0_0_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.D(D[35:0]),
        .Q(Q),
        .\gcc0.gc0.count_d1_reg[6] (\gcc0.gc0.count_d1_reg[6] ),
        .m_axi_aclk(m_axi_aclk),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rst2cntlr_reset(rst2cntlr_reset),
        .sig_mm2s_axis_tdata(sig_mm2s_axis_tdata[35:0]),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
  top_blk_axi_cdma_0_0_blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.D(D[63:36]),
        .DIBDI(DIBDI),
        .Q(Q),
        .\gcc0.gc0.count_d1_reg[6] (\gcc0.gc0.count_d1_reg[6] ),
        .\gpregsm1.user_valid_reg (\gpregsm1.user_valid_reg ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .m_axi_aclk(m_axi_aclk),
        .p_0_out(p_0_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rst2cntlr_reset(rst2cntlr_reset),
        .sig_data2wsc_last_err_reg(sig_data2wsc_last_err_reg),
        .sig_data2wsc_last_err_reg_0(sig_data2wsc_last_err_reg_0),
        .sig_data2wsc_last_err_reg_1(sig_data2wsc_last_err_reg_1),
        .sig_mm2s_axis_tdata(sig_mm2s_axis_tdata[63:36]),
        .\sig_next_last_strb_reg_reg[7] (\sig_next_last_strb_reg_reg[7] ),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

module top_blk_axi_cdma_0_0_blk_mem_gen_prim_width
   (D,
    m_axi_aclk,
    tmp_ram_rd_en,
    ram_full_fb_i_reg,
    tmp_ram_regout_en,
    rst2cntlr_reset,
    Q,
    \gcc0.gc0.count_d1_reg[6] ,
    sig_mm2s_axis_tdata);
  output [35:0]D;
  input m_axi_aclk;
  input tmp_ram_rd_en;
  input ram_full_fb_i_reg;
  input tmp_ram_regout_en;
  input rst2cntlr_reset;
  input [6:0]Q;
  input [6:0]\gcc0.gc0.count_d1_reg[6] ;
  input [35:0]sig_mm2s_axis_tdata;

  wire [35:0]D;
  wire [6:0]Q;
  wire [6:0]\gcc0.gc0.count_d1_reg[6] ;
  wire m_axi_aclk;
  wire ram_full_fb_i_reg;
  wire rst2cntlr_reset;
  wire [35:0]sig_mm2s_axis_tdata;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

  top_blk_axi_cdma_0_0_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.D(D),
        .Q(Q),
        .\gcc0.gc0.count_d1_reg[6] (\gcc0.gc0.count_d1_reg[6] ),
        .m_axi_aclk(m_axi_aclk),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rst2cntlr_reset(rst2cntlr_reset),
        .sig_mm2s_axis_tdata(sig_mm2s_axis_tdata),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module top_blk_axi_cdma_0_0_blk_mem_gen_prim_width__parameterized0
   (D,
    sig_data2wsc_last_err_reg,
    sig_data2wsc_last_err_reg_0,
    sig_data2wsc_last_err_reg_1,
    p_0_out,
    m_axi_aclk,
    tmp_ram_rd_en,
    ram_full_fb_i_reg,
    tmp_ram_regout_en,
    rst2cntlr_reset,
    Q,
    \gcc0.gc0.count_d1_reg[6] ,
    sig_mm2s_axis_tdata,
    DIBDI,
    \sig_next_last_strb_reg_reg[7] ,
    hold_ff_q_reg,
    \gpregsm1.user_valid_reg );
  output [27:0]D;
  output sig_data2wsc_last_err_reg;
  output sig_data2wsc_last_err_reg_0;
  output sig_data2wsc_last_err_reg_1;
  output p_0_out;
  input m_axi_aclk;
  input tmp_ram_rd_en;
  input ram_full_fb_i_reg;
  input tmp_ram_regout_en;
  input rst2cntlr_reset;
  input [6:0]Q;
  input [6:0]\gcc0.gc0.count_d1_reg[6] ;
  input [27:0]sig_mm2s_axis_tdata;
  input [8:0]DIBDI;
  input [7:0]\sig_next_last_strb_reg_reg[7] ;
  input hold_ff_q_reg;
  input \gpregsm1.user_valid_reg ;

  wire [27:0]D;
  wire [8:0]DIBDI;
  wire [6:0]Q;
  wire [6:0]\gcc0.gc0.count_d1_reg[6] ;
  wire \gpregsm1.user_valid_reg ;
  wire hold_ff_q_reg;
  wire m_axi_aclk;
  wire p_0_out;
  wire ram_full_fb_i_reg;
  wire rst2cntlr_reset;
  wire sig_data2wsc_last_err_reg;
  wire sig_data2wsc_last_err_reg_0;
  wire sig_data2wsc_last_err_reg_1;
  wire [27:0]sig_mm2s_axis_tdata;
  wire [7:0]\sig_next_last_strb_reg_reg[7] ;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

  top_blk_axi_cdma_0_0_blk_mem_gen_prim_wrapper__parameterized0 \prim_noinit.ram 
       (.D(D),
        .DIBDI(DIBDI),
        .Q(Q),
        .\gcc0.gc0.count_d1_reg[6] (\gcc0.gc0.count_d1_reg[6] ),
        .\gpregsm1.user_valid_reg (\gpregsm1.user_valid_reg ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .m_axi_aclk(m_axi_aclk),
        .p_0_out(p_0_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rst2cntlr_reset(rst2cntlr_reset),
        .sig_data2wsc_last_err_reg(sig_data2wsc_last_err_reg),
        .sig_data2wsc_last_err_reg_0(sig_data2wsc_last_err_reg_0),
        .sig_data2wsc_last_err_reg_1(sig_data2wsc_last_err_reg_1),
        .sig_mm2s_axis_tdata(sig_mm2s_axis_tdata),
        .\sig_next_last_strb_reg_reg[7] (\sig_next_last_strb_reg_reg[7] ),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

module top_blk_axi_cdma_0_0_blk_mem_gen_prim_wrapper
   (D,
    m_axi_aclk,
    tmp_ram_rd_en,
    ram_full_fb_i_reg,
    tmp_ram_regout_en,
    rst2cntlr_reset,
    Q,
    \gcc0.gc0.count_d1_reg[6] ,
    sig_mm2s_axis_tdata);
  output [35:0]D;
  input m_axi_aclk;
  input tmp_ram_rd_en;
  input ram_full_fb_i_reg;
  input tmp_ram_regout_en;
  input rst2cntlr_reset;
  input [6:0]Q;
  input [6:0]\gcc0.gc0.count_d1_reg[6] ;
  input [35:0]sig_mm2s_axis_tdata;

  wire [35:0]D;
  wire [6:0]Q;
  wire [6:0]\gcc0.gc0.count_d1_reg[6] ;
  wire m_axi_aclk;
  wire ram_full_fb_i_reg;
  wire rst2cntlr_reset;
  wire [35:0]sig_mm2s_axis_tdata;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,\gcc0.gc0.count_d1_reg[6] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(m_axi_aclk),
        .CLKBWRCLK(m_axi_aclk),
        .DIADI({sig_mm2s_axis_tdata[16:9],sig_mm2s_axis_tdata[7:0]}),
        .DIBDI({sig_mm2s_axis_tdata[34:27],sig_mm2s_axis_tdata[25:18]}),
        .DIPADIP({sig_mm2s_axis_tdata[17],sig_mm2s_axis_tdata[8]}),
        .DIPBDIP({sig_mm2s_axis_tdata[35],sig_mm2s_axis_tdata[26]}),
        .DOADO({D[16:9],D[7:0]}),
        .DOBDO({D[34:27],D[25:18]}),
        .DOPADOP({D[17],D[8]}),
        .DOPBDOP({D[35],D[26]}),
        .ENARDEN(tmp_ram_rd_en),
        .ENBWREN(ram_full_fb_i_reg),
        .REGCEAREGCE(tmp_ram_regout_en),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rst2cntlr_reset),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module top_blk_axi_cdma_0_0_blk_mem_gen_prim_wrapper__parameterized0
   (D,
    sig_data2wsc_last_err_reg,
    sig_data2wsc_last_err_reg_0,
    sig_data2wsc_last_err_reg_1,
    p_0_out,
    m_axi_aclk,
    tmp_ram_rd_en,
    ram_full_fb_i_reg,
    tmp_ram_regout_en,
    rst2cntlr_reset,
    Q,
    \gcc0.gc0.count_d1_reg[6] ,
    sig_mm2s_axis_tdata,
    DIBDI,
    \sig_next_last_strb_reg_reg[7] ,
    hold_ff_q_reg,
    \gpregsm1.user_valid_reg );
  output [27:0]D;
  output sig_data2wsc_last_err_reg;
  output sig_data2wsc_last_err_reg_0;
  output sig_data2wsc_last_err_reg_1;
  output p_0_out;
  input m_axi_aclk;
  input tmp_ram_rd_en;
  input ram_full_fb_i_reg;
  input tmp_ram_regout_en;
  input rst2cntlr_reset;
  input [6:0]Q;
  input [6:0]\gcc0.gc0.count_d1_reg[6] ;
  input [27:0]sig_mm2s_axis_tdata;
  input [8:0]DIBDI;
  input [7:0]\sig_next_last_strb_reg_reg[7] ;
  input hold_ff_q_reg;
  input \gpregsm1.user_valid_reg ;

  wire [27:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_22 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_23 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_29 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_30 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_31 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_37 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_38 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_39 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_45 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_46 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_47 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_53 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_54 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_55 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_56 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_61 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_62 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_63 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_72 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_77 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_78 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_79 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_90 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92 ;
  wire [8:0]DIBDI;
  wire [6:0]Q;
  wire [6:0]\gcc0.gc0.count_d1_reg[6] ;
  wire \gpregsm1.user_valid_reg ;
  wire hold_ff_q_reg;
  wire m_axi_aclk;
  wire p_0_out;
  wire [7:0]p_1_out;
  wire ram_full_fb_i_reg;
  wire rst2cntlr_reset;
  wire sig_data2wsc_last_err_reg;
  wire sig_data2wsc_last_err_reg_0;
  wire sig_data2wsc_last_err_reg_1;
  wire [72:72]sig_data_fifo_data_out;
  wire [27:0]sig_mm2s_axis_tdata;
  wire [7:0]\sig_next_last_strb_reg_reg[7] ;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram 
       (.ADDRARDADDR({1'b1,1'b0,1'b0,Q,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,\gcc0.gc0.count_d1_reg[6] ,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(m_axi_aclk),
        .CLKBWRCLK(m_axi_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,sig_mm2s_axis_tdata[18:15],1'b0,1'b0,1'b0,sig_mm2s_axis_tdata[14:10],1'b0,1'b0,1'b0,sig_mm2s_axis_tdata[9:5],1'b0,1'b0,1'b0,sig_mm2s_axis_tdata[4:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,DIBDI[8:5],1'b0,1'b0,1'b0,DIBDI[4:0],1'b0,1'b0,1'b0,1'b0,sig_mm2s_axis_tdata[27:24],1'b0,1'b0,1'b0,sig_mm2s_axis_tdata[23:19]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_21 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_22 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_23 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_24 ,D[18:15],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_29 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_30 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_31 ,D[14:10],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_37 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_38 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_39 ,D[9:5],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_45 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_46 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_47 ,D[4:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_53 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_54 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_55 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_56 ,sig_data_fifo_data_out,p_1_out[7:5],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_61 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_62 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_63 ,p_1_out[4:0],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_72 ,D[27:24],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_77 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_78 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_79 ,D[23:19]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_88 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_90 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(tmp_ram_rd_en),
        .ENBWREN(ram_full_fb_i_reg),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(tmp_ram_regout_en),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rst2cntlr_reset),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg}));
  LUT3 #(
    .INIT(8'hA8)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3 
       (.I0(sig_data_fifo_data_out),
        .I1(hold_ff_q_reg),
        .I2(\gpregsm1.user_valid_reg ),
        .O(p_0_out));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_5 
       (.I0(p_1_out[6]),
        .I1(\sig_next_last_strb_reg_reg[7] [6]),
        .I2(p_1_out[7]),
        .I3(\sig_next_last_strb_reg_reg[7] [7]),
        .O(sig_data2wsc_last_err_reg_1));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_6 
       (.I0(p_1_out[3]),
        .I1(\sig_next_last_strb_reg_reg[7] [3]),
        .I2(\sig_next_last_strb_reg_reg[7] [5]),
        .I3(p_1_out[5]),
        .I4(\sig_next_last_strb_reg_reg[7] [4]),
        .I5(p_1_out[4]),
        .O(sig_data2wsc_last_err_reg_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_7 
       (.I0(p_1_out[0]),
        .I1(\sig_next_last_strb_reg_reg[7] [0]),
        .I2(\sig_next_last_strb_reg_reg[7] [2]),
        .I3(p_1_out[2]),
        .I4(\sig_next_last_strb_reg_reg[7] [1]),
        .I5(p_1_out[1]),
        .O(sig_data2wsc_last_err_reg));
endmodule

module top_blk_axi_cdma_0_0_blk_mem_gen_top
   (D,
    sig_data2wsc_last_err_reg,
    sig_data2wsc_last_err_reg_0,
    sig_data2wsc_last_err_reg_1,
    p_0_out,
    m_axi_aclk,
    tmp_ram_rd_en,
    ram_full_fb_i_reg,
    tmp_ram_regout_en,
    rst2cntlr_reset,
    Q,
    \gcc0.gc0.count_d1_reg[6] ,
    sig_mm2s_axis_tdata,
    DIBDI,
    \sig_next_last_strb_reg_reg[7] ,
    hold_ff_q_reg,
    \gpregsm1.user_valid_reg );
  output [63:0]D;
  output sig_data2wsc_last_err_reg;
  output sig_data2wsc_last_err_reg_0;
  output sig_data2wsc_last_err_reg_1;
  output p_0_out;
  input m_axi_aclk;
  input tmp_ram_rd_en;
  input ram_full_fb_i_reg;
  input tmp_ram_regout_en;
  input rst2cntlr_reset;
  input [6:0]Q;
  input [6:0]\gcc0.gc0.count_d1_reg[6] ;
  input [63:0]sig_mm2s_axis_tdata;
  input [8:0]DIBDI;
  input [7:0]\sig_next_last_strb_reg_reg[7] ;
  input hold_ff_q_reg;
  input \gpregsm1.user_valid_reg ;

  wire [63:0]D;
  wire [8:0]DIBDI;
  wire [6:0]Q;
  wire [6:0]\gcc0.gc0.count_d1_reg[6] ;
  wire \gpregsm1.user_valid_reg ;
  wire hold_ff_q_reg;
  wire m_axi_aclk;
  wire p_0_out;
  wire ram_full_fb_i_reg;
  wire rst2cntlr_reset;
  wire sig_data2wsc_last_err_reg;
  wire sig_data2wsc_last_err_reg_0;
  wire sig_data2wsc_last_err_reg_1;
  wire [63:0]sig_mm2s_axis_tdata;
  wire [7:0]\sig_next_last_strb_reg_reg[7] ;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

  top_blk_axi_cdma_0_0_blk_mem_gen_generic_cstr \valid.cstr 
       (.D(D),
        .DIBDI(DIBDI),
        .Q(Q),
        .\gcc0.gc0.count_d1_reg[6] (\gcc0.gc0.count_d1_reg[6] ),
        .\gpregsm1.user_valid_reg (\gpregsm1.user_valid_reg ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .m_axi_aclk(m_axi_aclk),
        .p_0_out(p_0_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rst2cntlr_reset(rst2cntlr_reset),
        .sig_data2wsc_last_err_reg(sig_data2wsc_last_err_reg),
        .sig_data2wsc_last_err_reg_0(sig_data2wsc_last_err_reg_0),
        .sig_data2wsc_last_err_reg_1(sig_data2wsc_last_err_reg_1),
        .sig_mm2s_axis_tdata(sig_mm2s_axis_tdata),
        .\sig_next_last_strb_reg_reg[7] (\sig_next_last_strb_reg_reg[7] ),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

module top_blk_axi_cdma_0_0_blk_mem_gen_v8_3_5
   (D,
    sig_data2wsc_last_err_reg,
    sig_data2wsc_last_err_reg_0,
    sig_data2wsc_last_err_reg_1,
    p_0_out,
    m_axi_aclk,
    tmp_ram_rd_en,
    ram_full_fb_i_reg,
    tmp_ram_regout_en,
    rst2cntlr_reset,
    Q,
    \gcc0.gc0.count_d1_reg[6] ,
    sig_mm2s_axis_tdata,
    DIBDI,
    \sig_next_last_strb_reg_reg[7] ,
    hold_ff_q_reg,
    \gpregsm1.user_valid_reg );
  output [63:0]D;
  output sig_data2wsc_last_err_reg;
  output sig_data2wsc_last_err_reg_0;
  output sig_data2wsc_last_err_reg_1;
  output p_0_out;
  input m_axi_aclk;
  input tmp_ram_rd_en;
  input ram_full_fb_i_reg;
  input tmp_ram_regout_en;
  input rst2cntlr_reset;
  input [6:0]Q;
  input [6:0]\gcc0.gc0.count_d1_reg[6] ;
  input [63:0]sig_mm2s_axis_tdata;
  input [8:0]DIBDI;
  input [7:0]\sig_next_last_strb_reg_reg[7] ;
  input hold_ff_q_reg;
  input \gpregsm1.user_valid_reg ;

  wire [63:0]D;
  wire [8:0]DIBDI;
  wire [6:0]Q;
  wire [6:0]\gcc0.gc0.count_d1_reg[6] ;
  wire \gpregsm1.user_valid_reg ;
  wire hold_ff_q_reg;
  wire m_axi_aclk;
  wire p_0_out;
  wire ram_full_fb_i_reg;
  wire rst2cntlr_reset;
  wire sig_data2wsc_last_err_reg;
  wire sig_data2wsc_last_err_reg_0;
  wire sig_data2wsc_last_err_reg_1;
  wire [63:0]sig_mm2s_axis_tdata;
  wire [7:0]\sig_next_last_strb_reg_reg[7] ;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

  top_blk_axi_cdma_0_0_blk_mem_gen_v8_3_5_synth inst_blk_mem_gen
       (.D(D),
        .DIBDI(DIBDI),
        .Q(Q),
        .\gcc0.gc0.count_d1_reg[6] (\gcc0.gc0.count_d1_reg[6] ),
        .\gpregsm1.user_valid_reg (\gpregsm1.user_valid_reg ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .m_axi_aclk(m_axi_aclk),
        .p_0_out(p_0_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rst2cntlr_reset(rst2cntlr_reset),
        .sig_data2wsc_last_err_reg(sig_data2wsc_last_err_reg),
        .sig_data2wsc_last_err_reg_0(sig_data2wsc_last_err_reg_0),
        .sig_data2wsc_last_err_reg_1(sig_data2wsc_last_err_reg_1),
        .sig_mm2s_axis_tdata(sig_mm2s_axis_tdata),
        .\sig_next_last_strb_reg_reg[7] (\sig_next_last_strb_reg_reg[7] ),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

module top_blk_axi_cdma_0_0_blk_mem_gen_v8_3_5_synth
   (D,
    sig_data2wsc_last_err_reg,
    sig_data2wsc_last_err_reg_0,
    sig_data2wsc_last_err_reg_1,
    p_0_out,
    m_axi_aclk,
    tmp_ram_rd_en,
    ram_full_fb_i_reg,
    tmp_ram_regout_en,
    rst2cntlr_reset,
    Q,
    \gcc0.gc0.count_d1_reg[6] ,
    sig_mm2s_axis_tdata,
    DIBDI,
    \sig_next_last_strb_reg_reg[7] ,
    hold_ff_q_reg,
    \gpregsm1.user_valid_reg );
  output [63:0]D;
  output sig_data2wsc_last_err_reg;
  output sig_data2wsc_last_err_reg_0;
  output sig_data2wsc_last_err_reg_1;
  output p_0_out;
  input m_axi_aclk;
  input tmp_ram_rd_en;
  input ram_full_fb_i_reg;
  input tmp_ram_regout_en;
  input rst2cntlr_reset;
  input [6:0]Q;
  input [6:0]\gcc0.gc0.count_d1_reg[6] ;
  input [63:0]sig_mm2s_axis_tdata;
  input [8:0]DIBDI;
  input [7:0]\sig_next_last_strb_reg_reg[7] ;
  input hold_ff_q_reg;
  input \gpregsm1.user_valid_reg ;

  wire [63:0]D;
  wire [8:0]DIBDI;
  wire [6:0]Q;
  wire [6:0]\gcc0.gc0.count_d1_reg[6] ;
  wire \gpregsm1.user_valid_reg ;
  wire hold_ff_q_reg;
  wire m_axi_aclk;
  wire p_0_out;
  wire ram_full_fb_i_reg;
  wire rst2cntlr_reset;
  wire sig_data2wsc_last_err_reg;
  wire sig_data2wsc_last_err_reg_0;
  wire sig_data2wsc_last_err_reg_1;
  wire [63:0]sig_mm2s_axis_tdata;
  wire [7:0]\sig_next_last_strb_reg_reg[7] ;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

  top_blk_axi_cdma_0_0_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .DIBDI(DIBDI),
        .Q(Q),
        .\gcc0.gc0.count_d1_reg[6] (\gcc0.gc0.count_d1_reg[6] ),
        .\gpregsm1.user_valid_reg (\gpregsm1.user_valid_reg ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .m_axi_aclk(m_axi_aclk),
        .p_0_out(p_0_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rst2cntlr_reset(rst2cntlr_reset),
        .sig_data2wsc_last_err_reg(sig_data2wsc_last_err_reg),
        .sig_data2wsc_last_err_reg_0(sig_data2wsc_last_err_reg_0),
        .sig_data2wsc_last_err_reg_1(sig_data2wsc_last_err_reg_1),
        .sig_mm2s_axis_tdata(sig_mm2s_axis_tdata),
        .\sig_next_last_strb_reg_reg[7] (\sig_next_last_strb_reg_reg[7] ),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

module top_blk_axi_cdma_0_0_dc_ss
   (sig_ok_to_post_rd_addr_reg,
    out,
    \gpregsm1.curr_fwft_state_reg[0] ,
    ram_empty_fb_i_reg,
    \sig_token_cntr_reg[0] ,
    \sig_token_cntr_reg[3] ,
    sig_posted_to_axi_2_reg,
    sig_posted_to_axi_2_reg_0,
    rst2cntlr_reset,
    E,
    m_axi_aclk);
  output sig_ok_to_post_rd_addr_reg;
  input [0:0]out;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input ram_empty_fb_i_reg;
  input \sig_token_cntr_reg[0] ;
  input [3:0]\sig_token_cntr_reg[3] ;
  input sig_posted_to_axi_2_reg;
  input sig_posted_to_axi_2_reg_0;
  input rst2cntlr_reset;
  input [0:0]E;
  input m_axi_aclk;

  wire [0:0]E;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire m_axi_aclk;
  wire [0:0]out;
  wire ram_empty_fb_i_reg;
  wire rst2cntlr_reset;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_posted_to_axi_2_reg;
  wire sig_posted_to_axi_2_reg_0;
  wire \sig_token_cntr_reg[0] ;
  wire [3:0]\sig_token_cntr_reg[3] ;

  top_blk_axi_cdma_0_0_updn_cntr \gsym_dc.dc 
       (.E(E),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .rst2cntlr_reset(rst2cntlr_reset),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_reg),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_posted_to_axi_2_reg_0(sig_posted_to_axi_2_reg_0),
        .\sig_token_cntr_reg[0] (\sig_token_cntr_reg[0] ),
        .\sig_token_cntr_reg[3] (\sig_token_cntr_reg[3] ));
endmodule

module top_blk_axi_cdma_0_0_fifo_generator_ramfifo
   (D,
    out,
    hold_ff_q_reg,
    \count_reg[6] ,
    hold_ff_q_reg_0,
    sig_last_mmap_dbeat_reg_reg,
    sig_data2wsc_last_err_reg,
    sig_data2wsc_last_err_reg_0,
    sig_data2wsc_last_err_reg_1,
    p_0_out,
    sig_s_ready_out_reg,
    sig_uncom_wrcnt,
    sig_ok_to_post_rd_addr_reg,
    m_axi_aclk,
    tmp_ram_regout_en,
    rst2cntlr_reset,
    sig_mm2s_axis_tdata,
    DIBDI,
    sig_s_ready_out_reg_0,
    hold_ff_q_reg_1,
    \gpregsm1.curr_fwft_state_reg[0] ,
    sig_mm2s_axis_tvalid,
    sig_posted_to_axi_2_reg,
    Q,
    \sig_next_last_strb_reg_reg[7] ,
    \sig_token_cntr_reg[0] ,
    \sig_token_cntr_reg[3] ,
    sig_posted_to_axi_2_reg_0,
    CO,
    ram_full_i_reg,
    S);
  output [63:0]D;
  output [1:0]out;
  output hold_ff_q_reg;
  output \count_reg[6] ;
  output hold_ff_q_reg_0;
  output sig_last_mmap_dbeat_reg_reg;
  output sig_data2wsc_last_err_reg;
  output sig_data2wsc_last_err_reg_0;
  output sig_data2wsc_last_err_reg_1;
  output p_0_out;
  output sig_s_ready_out_reg;
  output [3:0]sig_uncom_wrcnt;
  output sig_ok_to_post_rd_addr_reg;
  input m_axi_aclk;
  input tmp_ram_regout_en;
  input rst2cntlr_reset;
  input [63:0]sig_mm2s_axis_tdata;
  input [8:0]DIBDI;
  input sig_s_ready_out_reg_0;
  input hold_ff_q_reg_1;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input sig_mm2s_axis_tvalid;
  input sig_posted_to_axi_2_reg;
  input [3:0]Q;
  input [7:0]\sig_next_last_strb_reg_reg[7] ;
  input \sig_token_cntr_reg[0] ;
  input [3:0]\sig_token_cntr_reg[3] ;
  input sig_posted_to_axi_2_reg_0;
  input [0:0]CO;
  input [1:0]ram_full_i_reg;
  input [0:0]S;

  wire [0:0]CO;
  wire [63:0]D;
  wire [8:0]DIBDI;
  wire [3:0]Q;
  wire [0:0]S;
  wire \count_reg[6] ;
  wire \gntv_or_sync_fifo.gl0.rd_n_15 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_7 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_1 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_12 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_17 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_4 ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire \grss.gdc.dc/cntr_en ;
  wire hold_ff_q_reg;
  wire hold_ff_q_reg_0;
  wire hold_ff_q_reg_1;
  wire m_axi_aclk;
  wire [1:0]out;
  wire p_0_out;
  wire [6:0]p_0_out_0;
  wire [6:0]p_11_out;
  wire [3:0]p_12_out;
  wire p_2_out;
  wire [1:0]ram_full_i_reg;
  wire rst2cntlr_reset;
  wire sig_data2wsc_last_err_reg;
  wire sig_data2wsc_last_err_reg_0;
  wire sig_data2wsc_last_err_reg_1;
  wire sig_last_mmap_dbeat_reg_reg;
  wire [63:0]sig_mm2s_axis_tdata;
  wire sig_mm2s_axis_tvalid;
  wire [7:0]\sig_next_last_strb_reg_reg[7] ;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_posted_to_axi_2_reg;
  wire sig_posted_to_axi_2_reg_0;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire \sig_token_cntr_reg[0] ;
  wire [3:0]\sig_token_cntr_reg[3] ;
  wire [3:0]sig_uncom_wrcnt;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

  top_blk_axi_cdma_0_0_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.E(\grss.gdc.dc/cntr_en ),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_composite_cntlr_reset_reg (\gntv_or_sync_fifo.gl0.wr_n_4 ),
        .Q(p_0_out_0),
        .empty_fwft_i_reg(out),
        .\gcc0.gc0.count_d1_reg[6] (p_11_out),
        .\gcc0.gc0.count_reg[3] (p_12_out),
        .\gcc0.gc0.count_reg[4] (\gntv_or_sync_fifo.gl0.wr_n_17 ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .hold_ff_q_reg_0(hold_ff_q_reg_0),
        .hold_ff_q_reg_1(hold_ff_q_reg_1),
        .m_axi_aclk(m_axi_aclk),
        .out(p_2_out),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .ram_full_i_reg(\gntv_or_sync_fifo.gl0.rd_n_7 ),
        .ram_full_i_reg_0(\gntv_or_sync_fifo.gl0.rd_n_15 ),
        .rst2cntlr_reset(rst2cntlr_reset),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_reg),
        .sig_posted_to_axi_2_reg(\gntv_or_sync_fifo.gl0.wr_n_12 ),
        .sig_posted_to_axi_2_reg_0(sig_posted_to_axi_2_reg_0),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg_0),
        .\sig_token_cntr_reg[0] (\sig_token_cntr_reg[0] ),
        .\sig_token_cntr_reg[3] (\sig_token_cntr_reg[3] ),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  top_blk_axi_cdma_0_0_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.CO(CO),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (p_11_out),
        .E(\grss.gdc.dc/cntr_en ),
        .Q(Q),
        .S(S),
        .\gc1.count_d2_reg[0] (\gntv_or_sync_fifo.gl0.rd_n_7 ),
        .\gc1.count_d2_reg[0]_0 (\gntv_or_sync_fifo.gl0.rd_n_15 ),
        .\gc1.count_d2_reg[6] (p_0_out_0[6:2]),
        .\gcc0.gc0.count_d1_reg[3] (p_12_out),
        .\gcc0.gc0.count_d1_reg[6] (\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .\gpregsm1.curr_fwft_state_reg[1] (out[1]),
        .m_axi_aclk(m_axi_aclk),
        .out(\count_reg[6] ),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_4 ),
        .ram_empty_fb_i_reg_0(p_2_out),
        .ram_full_i_reg(\gntv_or_sync_fifo.gl0.wr_n_17 ),
        .ram_full_i_reg_0(ram_full_i_reg),
        .rst2cntlr_reset(rst2cntlr_reset),
        .sig_last_mmap_dbeat_reg_reg(sig_last_mmap_dbeat_reg_reg),
        .sig_mm2s_axis_tvalid(sig_mm2s_axis_tvalid),
        .sig_ok_to_post_rd_addr_reg(\gntv_or_sync_fifo.gl0.wr_n_12 ),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_posted_to_axi_2_reg_0(sig_posted_to_axi_2_reg_0),
        .\sig_token_cntr_reg[3] (\sig_token_cntr_reg[3] ),
        .sig_uncom_wrcnt(sig_uncom_wrcnt));
  top_blk_axi_cdma_0_0_memory \gntv_or_sync_fifo.mem 
       (.D(D),
        .DIBDI(DIBDI),
        .Q(p_0_out_0),
        .\gcc0.gc0.count_d1_reg[6] (p_11_out),
        .\gpregsm1.user_valid_reg (hold_ff_q_reg),
        .hold_ff_q_reg(hold_ff_q_reg_1),
        .m_axi_aclk(m_axi_aclk),
        .p_0_out(p_0_out),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .rst2cntlr_reset(rst2cntlr_reset),
        .sig_data2wsc_last_err_reg(sig_data2wsc_last_err_reg),
        .sig_data2wsc_last_err_reg_0(sig_data2wsc_last_err_reg_0),
        .sig_data2wsc_last_err_reg_1(sig_data2wsc_last_err_reg_1),
        .sig_mm2s_axis_tdata(sig_mm2s_axis_tdata),
        .\sig_next_last_strb_reg_reg[7] (\sig_next_last_strb_reg_reg[7] ),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

module top_blk_axi_cdma_0_0_fifo_generator_top
   (D,
    out,
    hold_ff_q_reg,
    \count_reg[6] ,
    hold_ff_q_reg_0,
    sig_last_mmap_dbeat_reg_reg,
    sig_data2wsc_last_err_reg,
    sig_data2wsc_last_err_reg_0,
    sig_data2wsc_last_err_reg_1,
    p_0_out,
    sig_s_ready_out_reg,
    sig_uncom_wrcnt,
    sig_ok_to_post_rd_addr_reg,
    m_axi_aclk,
    tmp_ram_regout_en,
    rst2cntlr_reset,
    sig_mm2s_axis_tdata,
    DIBDI,
    sig_s_ready_out_reg_0,
    hold_ff_q_reg_1,
    \gpregsm1.curr_fwft_state_reg[0] ,
    sig_mm2s_axis_tvalid,
    sig_posted_to_axi_2_reg,
    Q,
    \sig_next_last_strb_reg_reg[7] ,
    \sig_token_cntr_reg[0] ,
    \sig_token_cntr_reg[3] ,
    sig_posted_to_axi_2_reg_0,
    CO,
    ram_full_i_reg,
    S);
  output [63:0]D;
  output [1:0]out;
  output hold_ff_q_reg;
  output \count_reg[6] ;
  output hold_ff_q_reg_0;
  output sig_last_mmap_dbeat_reg_reg;
  output sig_data2wsc_last_err_reg;
  output sig_data2wsc_last_err_reg_0;
  output sig_data2wsc_last_err_reg_1;
  output p_0_out;
  output sig_s_ready_out_reg;
  output [3:0]sig_uncom_wrcnt;
  output sig_ok_to_post_rd_addr_reg;
  input m_axi_aclk;
  input tmp_ram_regout_en;
  input rst2cntlr_reset;
  input [63:0]sig_mm2s_axis_tdata;
  input [8:0]DIBDI;
  input sig_s_ready_out_reg_0;
  input hold_ff_q_reg_1;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input sig_mm2s_axis_tvalid;
  input sig_posted_to_axi_2_reg;
  input [3:0]Q;
  input [7:0]\sig_next_last_strb_reg_reg[7] ;
  input \sig_token_cntr_reg[0] ;
  input [3:0]\sig_token_cntr_reg[3] ;
  input sig_posted_to_axi_2_reg_0;
  input [0:0]CO;
  input [1:0]ram_full_i_reg;
  input [0:0]S;

  wire [0:0]CO;
  wire [63:0]D;
  wire [8:0]DIBDI;
  wire [3:0]Q;
  wire [0:0]S;
  wire \count_reg[6] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire hold_ff_q_reg;
  wire hold_ff_q_reg_0;
  wire hold_ff_q_reg_1;
  wire m_axi_aclk;
  wire [1:0]out;
  wire p_0_out;
  wire [1:0]ram_full_i_reg;
  wire rst2cntlr_reset;
  wire sig_data2wsc_last_err_reg;
  wire sig_data2wsc_last_err_reg_0;
  wire sig_data2wsc_last_err_reg_1;
  wire sig_last_mmap_dbeat_reg_reg;
  wire [63:0]sig_mm2s_axis_tdata;
  wire sig_mm2s_axis_tvalid;
  wire [7:0]\sig_next_last_strb_reg_reg[7] ;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_posted_to_axi_2_reg;
  wire sig_posted_to_axi_2_reg_0;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire \sig_token_cntr_reg[0] ;
  wire [3:0]\sig_token_cntr_reg[3] ;
  wire [3:0]sig_uncom_wrcnt;
  wire tmp_ram_regout_en;

  top_blk_axi_cdma_0_0_fifo_generator_ramfifo \grf.rf 
       (.CO(CO),
        .D(D),
        .DIBDI(DIBDI),
        .Q(Q),
        .S(S),
        .\count_reg[6] (\count_reg[6] ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .hold_ff_q_reg_0(hold_ff_q_reg_0),
        .hold_ff_q_reg_1(hold_ff_q_reg_1),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_0_out(p_0_out),
        .ram_full_i_reg(ram_full_i_reg),
        .rst2cntlr_reset(rst2cntlr_reset),
        .sig_data2wsc_last_err_reg(sig_data2wsc_last_err_reg),
        .sig_data2wsc_last_err_reg_0(sig_data2wsc_last_err_reg_0),
        .sig_data2wsc_last_err_reg_1(sig_data2wsc_last_err_reg_1),
        .sig_last_mmap_dbeat_reg_reg(sig_last_mmap_dbeat_reg_reg),
        .sig_mm2s_axis_tdata(sig_mm2s_axis_tdata),
        .sig_mm2s_axis_tvalid(sig_mm2s_axis_tvalid),
        .\sig_next_last_strb_reg_reg[7] (\sig_next_last_strb_reg_reg[7] ),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_reg),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_posted_to_axi_2_reg_0(sig_posted_to_axi_2_reg_0),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg_0),
        .\sig_token_cntr_reg[0] (\sig_token_cntr_reg[0] ),
        .\sig_token_cntr_reg[3] (\sig_token_cntr_reg[3] ),
        .sig_uncom_wrcnt(sig_uncom_wrcnt),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

module top_blk_axi_cdma_0_0_fifo_generator_v13_1_3
   (D,
    out,
    hold_ff_q_reg,
    \count_reg[6] ,
    hold_ff_q_reg_0,
    sig_last_mmap_dbeat_reg_reg,
    sig_data2wsc_last_err_reg,
    sig_data2wsc_last_err_reg_0,
    sig_data2wsc_last_err_reg_1,
    p_0_out,
    sig_s_ready_out_reg,
    sig_uncom_wrcnt,
    sig_ok_to_post_rd_addr_reg,
    m_axi_aclk,
    tmp_ram_regout_en,
    rst2cntlr_reset,
    sig_mm2s_axis_tdata,
    DIBDI,
    sig_s_ready_out_reg_0,
    hold_ff_q_reg_1,
    \gpregsm1.curr_fwft_state_reg[0] ,
    sig_mm2s_axis_tvalid,
    sig_posted_to_axi_2_reg,
    Q,
    \sig_next_last_strb_reg_reg[7] ,
    \sig_token_cntr_reg[0] ,
    \sig_token_cntr_reg[3] ,
    sig_posted_to_axi_2_reg_0,
    CO,
    ram_full_i_reg,
    S);
  output [63:0]D;
  output [1:0]out;
  output hold_ff_q_reg;
  output \count_reg[6] ;
  output hold_ff_q_reg_0;
  output sig_last_mmap_dbeat_reg_reg;
  output sig_data2wsc_last_err_reg;
  output sig_data2wsc_last_err_reg_0;
  output sig_data2wsc_last_err_reg_1;
  output p_0_out;
  output sig_s_ready_out_reg;
  output [3:0]sig_uncom_wrcnt;
  output sig_ok_to_post_rd_addr_reg;
  input m_axi_aclk;
  input tmp_ram_regout_en;
  input rst2cntlr_reset;
  input [63:0]sig_mm2s_axis_tdata;
  input [8:0]DIBDI;
  input sig_s_ready_out_reg_0;
  input hold_ff_q_reg_1;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input sig_mm2s_axis_tvalid;
  input sig_posted_to_axi_2_reg;
  input [3:0]Q;
  input [7:0]\sig_next_last_strb_reg_reg[7] ;
  input \sig_token_cntr_reg[0] ;
  input [3:0]\sig_token_cntr_reg[3] ;
  input sig_posted_to_axi_2_reg_0;
  input [0:0]CO;
  input [1:0]ram_full_i_reg;
  input [0:0]S;

  wire [0:0]CO;
  wire [63:0]D;
  wire [8:0]DIBDI;
  wire [3:0]Q;
  wire [0:0]S;
  wire \count_reg[6] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire hold_ff_q_reg;
  wire hold_ff_q_reg_0;
  wire hold_ff_q_reg_1;
  wire m_axi_aclk;
  wire [1:0]out;
  wire p_0_out;
  wire [1:0]ram_full_i_reg;
  wire rst2cntlr_reset;
  wire sig_data2wsc_last_err_reg;
  wire sig_data2wsc_last_err_reg_0;
  wire sig_data2wsc_last_err_reg_1;
  wire sig_last_mmap_dbeat_reg_reg;
  wire [63:0]sig_mm2s_axis_tdata;
  wire sig_mm2s_axis_tvalid;
  wire [7:0]\sig_next_last_strb_reg_reg[7] ;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_posted_to_axi_2_reg;
  wire sig_posted_to_axi_2_reg_0;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire \sig_token_cntr_reg[0] ;
  wire [3:0]\sig_token_cntr_reg[3] ;
  wire [3:0]sig_uncom_wrcnt;
  wire tmp_ram_regout_en;

  top_blk_axi_cdma_0_0_fifo_generator_v13_1_3_synth inst_fifo_gen
       (.CO(CO),
        .D(D),
        .DIBDI(DIBDI),
        .Q(Q),
        .S(S),
        .\count_reg[6] (\count_reg[6] ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .hold_ff_q_reg_0(hold_ff_q_reg_0),
        .hold_ff_q_reg_1(hold_ff_q_reg_1),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_0_out(p_0_out),
        .ram_full_i_reg(ram_full_i_reg),
        .rst2cntlr_reset(rst2cntlr_reset),
        .sig_data2wsc_last_err_reg(sig_data2wsc_last_err_reg),
        .sig_data2wsc_last_err_reg_0(sig_data2wsc_last_err_reg_0),
        .sig_data2wsc_last_err_reg_1(sig_data2wsc_last_err_reg_1),
        .sig_last_mmap_dbeat_reg_reg(sig_last_mmap_dbeat_reg_reg),
        .sig_mm2s_axis_tdata(sig_mm2s_axis_tdata),
        .sig_mm2s_axis_tvalid(sig_mm2s_axis_tvalid),
        .\sig_next_last_strb_reg_reg[7] (\sig_next_last_strb_reg_reg[7] ),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_reg),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_posted_to_axi_2_reg_0(sig_posted_to_axi_2_reg_0),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg_0),
        .\sig_token_cntr_reg[0] (\sig_token_cntr_reg[0] ),
        .\sig_token_cntr_reg[3] (\sig_token_cntr_reg[3] ),
        .sig_uncom_wrcnt(sig_uncom_wrcnt),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

module top_blk_axi_cdma_0_0_fifo_generator_v13_1_3_synth
   (D,
    out,
    hold_ff_q_reg,
    \count_reg[6] ,
    hold_ff_q_reg_0,
    sig_last_mmap_dbeat_reg_reg,
    sig_data2wsc_last_err_reg,
    sig_data2wsc_last_err_reg_0,
    sig_data2wsc_last_err_reg_1,
    p_0_out,
    sig_s_ready_out_reg,
    sig_uncom_wrcnt,
    sig_ok_to_post_rd_addr_reg,
    m_axi_aclk,
    tmp_ram_regout_en,
    rst2cntlr_reset,
    sig_mm2s_axis_tdata,
    DIBDI,
    sig_s_ready_out_reg_0,
    hold_ff_q_reg_1,
    \gpregsm1.curr_fwft_state_reg[0] ,
    sig_mm2s_axis_tvalid,
    sig_posted_to_axi_2_reg,
    Q,
    \sig_next_last_strb_reg_reg[7] ,
    \sig_token_cntr_reg[0] ,
    \sig_token_cntr_reg[3] ,
    sig_posted_to_axi_2_reg_0,
    CO,
    ram_full_i_reg,
    S);
  output [63:0]D;
  output [1:0]out;
  output hold_ff_q_reg;
  output \count_reg[6] ;
  output hold_ff_q_reg_0;
  output sig_last_mmap_dbeat_reg_reg;
  output sig_data2wsc_last_err_reg;
  output sig_data2wsc_last_err_reg_0;
  output sig_data2wsc_last_err_reg_1;
  output p_0_out;
  output sig_s_ready_out_reg;
  output [3:0]sig_uncom_wrcnt;
  output sig_ok_to_post_rd_addr_reg;
  input m_axi_aclk;
  input tmp_ram_regout_en;
  input rst2cntlr_reset;
  input [63:0]sig_mm2s_axis_tdata;
  input [8:0]DIBDI;
  input sig_s_ready_out_reg_0;
  input hold_ff_q_reg_1;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input sig_mm2s_axis_tvalid;
  input sig_posted_to_axi_2_reg;
  input [3:0]Q;
  input [7:0]\sig_next_last_strb_reg_reg[7] ;
  input \sig_token_cntr_reg[0] ;
  input [3:0]\sig_token_cntr_reg[3] ;
  input sig_posted_to_axi_2_reg_0;
  input [0:0]CO;
  input [1:0]ram_full_i_reg;
  input [0:0]S;

  wire [0:0]CO;
  wire [63:0]D;
  wire [8:0]DIBDI;
  wire [3:0]Q;
  wire [0:0]S;
  wire \count_reg[6] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire hold_ff_q_reg;
  wire hold_ff_q_reg_0;
  wire hold_ff_q_reg_1;
  wire m_axi_aclk;
  wire [1:0]out;
  wire p_0_out;
  wire [1:0]ram_full_i_reg;
  wire rst2cntlr_reset;
  wire sig_data2wsc_last_err_reg;
  wire sig_data2wsc_last_err_reg_0;
  wire sig_data2wsc_last_err_reg_1;
  wire sig_last_mmap_dbeat_reg_reg;
  wire [63:0]sig_mm2s_axis_tdata;
  wire sig_mm2s_axis_tvalid;
  wire [7:0]\sig_next_last_strb_reg_reg[7] ;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_posted_to_axi_2_reg;
  wire sig_posted_to_axi_2_reg_0;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire \sig_token_cntr_reg[0] ;
  wire [3:0]\sig_token_cntr_reg[3] ;
  wire [3:0]sig_uncom_wrcnt;
  wire tmp_ram_regout_en;

  top_blk_axi_cdma_0_0_fifo_generator_top \gconvfifo.rf 
       (.CO(CO),
        .D(D),
        .DIBDI(DIBDI),
        .Q(Q),
        .S(S),
        .\count_reg[6] (\count_reg[6] ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .hold_ff_q_reg_0(hold_ff_q_reg_0),
        .hold_ff_q_reg_1(hold_ff_q_reg_1),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_0_out(p_0_out),
        .ram_full_i_reg(ram_full_i_reg),
        .rst2cntlr_reset(rst2cntlr_reset),
        .sig_data2wsc_last_err_reg(sig_data2wsc_last_err_reg),
        .sig_data2wsc_last_err_reg_0(sig_data2wsc_last_err_reg_0),
        .sig_data2wsc_last_err_reg_1(sig_data2wsc_last_err_reg_1),
        .sig_last_mmap_dbeat_reg_reg(sig_last_mmap_dbeat_reg_reg),
        .sig_mm2s_axis_tdata(sig_mm2s_axis_tdata),
        .sig_mm2s_axis_tvalid(sig_mm2s_axis_tvalid),
        .\sig_next_last_strb_reg_reg[7] (\sig_next_last_strb_reg_reg[7] ),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_reg),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_posted_to_axi_2_reg_0(sig_posted_to_axi_2_reg_0),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg_0),
        .\sig_token_cntr_reg[0] (\sig_token_cntr_reg[0] ),
        .\sig_token_cntr_reg[3] (\sig_token_cntr_reg[3] ),
        .sig_uncom_wrcnt(sig_uncom_wrcnt),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

module top_blk_axi_cdma_0_0_memory
   (D,
    sig_data2wsc_last_err_reg,
    sig_data2wsc_last_err_reg_0,
    sig_data2wsc_last_err_reg_1,
    p_0_out,
    m_axi_aclk,
    tmp_ram_rd_en,
    ram_full_fb_i_reg,
    tmp_ram_regout_en,
    rst2cntlr_reset,
    Q,
    \gcc0.gc0.count_d1_reg[6] ,
    sig_mm2s_axis_tdata,
    DIBDI,
    \sig_next_last_strb_reg_reg[7] ,
    hold_ff_q_reg,
    \gpregsm1.user_valid_reg );
  output [63:0]D;
  output sig_data2wsc_last_err_reg;
  output sig_data2wsc_last_err_reg_0;
  output sig_data2wsc_last_err_reg_1;
  output p_0_out;
  input m_axi_aclk;
  input tmp_ram_rd_en;
  input ram_full_fb_i_reg;
  input tmp_ram_regout_en;
  input rst2cntlr_reset;
  input [6:0]Q;
  input [6:0]\gcc0.gc0.count_d1_reg[6] ;
  input [63:0]sig_mm2s_axis_tdata;
  input [8:0]DIBDI;
  input [7:0]\sig_next_last_strb_reg_reg[7] ;
  input hold_ff_q_reg;
  input \gpregsm1.user_valid_reg ;

  wire [63:0]D;
  wire [8:0]DIBDI;
  wire [6:0]Q;
  wire [6:0]\gcc0.gc0.count_d1_reg[6] ;
  wire \gpregsm1.user_valid_reg ;
  wire hold_ff_q_reg;
  wire m_axi_aclk;
  wire p_0_out;
  wire ram_full_fb_i_reg;
  wire rst2cntlr_reset;
  wire sig_data2wsc_last_err_reg;
  wire sig_data2wsc_last_err_reg_0;
  wire sig_data2wsc_last_err_reg_1;
  wire [63:0]sig_mm2s_axis_tdata;
  wire [7:0]\sig_next_last_strb_reg_reg[7] ;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

  top_blk_axi_cdma_0_0_blk_mem_gen_v8_3_5 \gbm.gbmg.gbmgb.ngecc.bmg 
       (.D(D),
        .DIBDI(DIBDI),
        .Q(Q),
        .\gcc0.gc0.count_d1_reg[6] (\gcc0.gc0.count_d1_reg[6] ),
        .\gpregsm1.user_valid_reg (\gpregsm1.user_valid_reg ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .m_axi_aclk(m_axi_aclk),
        .p_0_out(p_0_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rst2cntlr_reset(rst2cntlr_reset),
        .sig_data2wsc_last_err_reg(sig_data2wsc_last_err_reg),
        .sig_data2wsc_last_err_reg_0(sig_data2wsc_last_err_reg_0),
        .sig_data2wsc_last_err_reg_1(sig_data2wsc_last_err_reg_1),
        .sig_mm2s_axis_tdata(sig_mm2s_axis_tdata),
        .\sig_next_last_strb_reg_reg[7] (\sig_next_last_strb_reg_reg[7] ),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

module top_blk_axi_cdma_0_0_rd_bin_cntr
   (ram_empty_fb_i_reg,
    ram_full_i_reg,
    Q,
    ram_full_i_reg_0,
    out,
    \gpregsm1.curr_fwft_state_reg[0] ,
    ram_empty_fb_i_reg_0,
    ram_full_fb_i_reg,
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_cntlr_reset_reg ,
    \gcc0.gc0.count_d1_reg[6] ,
    \gcc0.gc0.count_reg[3] ,
    \gcc0.gc0.count_reg[4] ,
    rst2cntlr_reset,
    E,
    m_axi_aclk);
  output ram_empty_fb_i_reg;
  output ram_full_i_reg;
  output [6:0]Q;
  output ram_full_i_reg_0;
  input [0:0]out;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input ram_empty_fb_i_reg_0;
  input ram_full_fb_i_reg;
  input \GEN_AXI_LITE_ASYNC2AXI.sig_composite_cntlr_reset_reg ;
  input [6:0]\gcc0.gc0.count_d1_reg[6] ;
  input [3:0]\gcc0.gc0.count_reg[3] ;
  input \gcc0.gc0.count_reg[4] ;
  input rst2cntlr_reset;
  input [0:0]E;
  input m_axi_aclk;

  wire [0:0]E;
  wire \GEN_AXI_LITE_ASYNC2AXI.sig_composite_cntlr_reset_reg ;
  wire [6:0]Q;
  wire \gc1.count[6]_i_2_n_0 ;
  wire [6:0]\gcc0.gc0.count_d1_reg[6] ;
  wire [3:0]\gcc0.gc0.count_reg[3] ;
  wire \gcc0.gc0.count_reg[4] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire m_axi_aclk;
  wire [0:0]out;
  wire [6:0]plusOp;
  wire ram_empty_fb_i_i_2_n_0;
  wire ram_empty_fb_i_i_4_n_0;
  wire ram_empty_fb_i_i_5_n_0;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_full_fb_i_i_7_n_0;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire [6:0]rd_pntr_plus1;
  wire [6:0]rd_pntr_plus2;
  wire rst2cntlr_reset;

  LUT1 #(
    .INIT(2'h1)) 
    \gc1.count[0]_i_1 
       (.I0(rd_pntr_plus2[0]),
        .O(plusOp[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc1.count[1]_i_1 
       (.I0(rd_pntr_plus2[0]),
        .I1(rd_pntr_plus2[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gc1.count[2]_i_1 
       (.I0(rd_pntr_plus2[2]),
        .I1(rd_pntr_plus2[0]),
        .I2(rd_pntr_plus2[1]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gc1.count[3]_i_1 
       (.I0(rd_pntr_plus2[3]),
        .I1(rd_pntr_plus2[1]),
        .I2(rd_pntr_plus2[0]),
        .I3(rd_pntr_plus2[2]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gc1.count[4]_i_1 
       (.I0(rd_pntr_plus2[4]),
        .I1(rd_pntr_plus2[2]),
        .I2(rd_pntr_plus2[0]),
        .I3(rd_pntr_plus2[1]),
        .I4(rd_pntr_plus2[3]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gc1.count[5]_i_1 
       (.I0(rd_pntr_plus2[3]),
        .I1(rd_pntr_plus2[1]),
        .I2(rd_pntr_plus2[0]),
        .I3(rd_pntr_plus2[2]),
        .I4(rd_pntr_plus2[4]),
        .I5(rd_pntr_plus2[5]),
        .O(plusOp[5]));
  LUT3 #(
    .INIT(8'h9A)) 
    \gc1.count[6]_i_1 
       (.I0(rd_pntr_plus2[6]),
        .I1(\gc1.count[6]_i_2_n_0 ),
        .I2(rd_pntr_plus2[5]),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \gc1.count[6]_i_2 
       (.I0(rd_pntr_plus2[3]),
        .I1(rd_pntr_plus2[1]),
        .I2(rd_pntr_plus2[0]),
        .I3(rd_pntr_plus2[2]),
        .I4(rd_pntr_plus2[4]),
        .O(\gc1.count[6]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gc1.count_d1_reg[0] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus2[0]),
        .Q(rd_pntr_plus1[0]),
        .S(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[1] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus2[1]),
        .Q(rd_pntr_plus1[1]),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[2] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus2[2]),
        .Q(rd_pntr_plus1[2]),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[3] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus2[3]),
        .Q(rd_pntr_plus1[3]),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[4] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus2[4]),
        .Q(rd_pntr_plus1[4]),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[5] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus2[5]),
        .Q(rd_pntr_plus1[5]),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus2[6]),
        .Q(rd_pntr_plus1[6]),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(Q[0]),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(Q[1]),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(Q[2]),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(Q[3]),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[4] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(Q[4]),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[5] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(Q[5]),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[6]),
        .Q(Q[6]),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[0] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(plusOp[0]),
        .Q(rd_pntr_plus2[0]),
        .R(rst2cntlr_reset));
  FDSE #(
    .INIT(1'b1)) 
    \gc1.count_reg[1] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(plusOp[1]),
        .Q(rd_pntr_plus2[1]),
        .S(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[2] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(plusOp[2]),
        .Q(rd_pntr_plus2[2]),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[3] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(plusOp[3]),
        .Q(rd_pntr_plus2[3]),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[4] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(plusOp[4]),
        .Q(rd_pntr_plus2[4]),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[5] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(plusOp[5]),
        .Q(rd_pntr_plus2[5]),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(plusOp[6]),
        .Q(rd_pntr_plus2[6]),
        .R(rst2cntlr_reset));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000051)) 
    ram_empty_fb_i_i_1
       (.I0(ram_empty_fb_i_i_2_n_0),
        .I1(out),
        .I2(\gpregsm1.curr_fwft_state_reg[0] ),
        .I3(ram_empty_fb_i_reg_0),
        .I4(ram_full_fb_i_reg),
        .I5(\GEN_AXI_LITE_ASYNC2AXI.sig_composite_cntlr_reset_reg ),
        .O(ram_empty_fb_i_reg));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    ram_empty_fb_i_i_2
       (.I0(ram_empty_fb_i_i_4_n_0),
        .I1(ram_empty_fb_i_i_5_n_0),
        .I2(rd_pntr_plus1[6]),
        .I3(\gcc0.gc0.count_d1_reg[6] [6]),
        .I4(rd_pntr_plus1[5]),
        .I5(\gcc0.gc0.count_d1_reg[6] [5]),
        .O(ram_empty_fb_i_i_2_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ram_empty_fb_i_i_4
       (.I0(rd_pntr_plus1[3]),
        .I1(\gcc0.gc0.count_d1_reg[6] [3]),
        .I2(\gcc0.gc0.count_d1_reg[6] [0]),
        .I3(rd_pntr_plus1[0]),
        .I4(\gcc0.gc0.count_d1_reg[6] [1]),
        .I5(rd_pntr_plus1[1]),
        .O(ram_empty_fb_i_i_4_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_5
       (.I0(rd_pntr_plus1[2]),
        .I1(\gcc0.gc0.count_d1_reg[6] [2]),
        .I2(rd_pntr_plus1[4]),
        .I3(\gcc0.gc0.count_d1_reg[6] [4]),
        .O(ram_empty_fb_i_i_5_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_fb_i_i_5
       (.I0(Q[0]),
        .I1(\gcc0.gc0.count_d1_reg[6] [0]),
        .I2(Q[1]),
        .I3(\gcc0.gc0.count_d1_reg[6] [1]),
        .O(ram_full_i_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    ram_full_fb_i_i_6
       (.I0(ram_full_fb_i_i_7_n_0),
        .I1(Q[0]),
        .I2(\gcc0.gc0.count_reg[3] [0]),
        .I3(Q[1]),
        .I4(\gcc0.gc0.count_reg[3] [1]),
        .I5(\gcc0.gc0.count_reg[4] ),
        .O(ram_full_i_reg_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_fb_i_i_7
       (.I0(Q[3]),
        .I1(\gcc0.gc0.count_reg[3] [3]),
        .I2(Q[2]),
        .I3(\gcc0.gc0.count_reg[3] [2]),
        .O(ram_full_fb_i_i_7_n_0));
endmodule

module top_blk_axi_cdma_0_0_rd_fwft
   (out,
    hold_ff_q_reg,
    hold_ff_q_reg_0,
    tmp_ram_rd_en,
    sig_s_ready_out_reg,
    m_axi_aclk,
    rst2cntlr_reset,
    sig_s_ready_out_reg_0,
    hold_ff_q_reg_1,
    \gpregsm1.curr_fwft_state_reg[0]_0 ,
    ram_empty_fb_i_reg);
  output [1:0]out;
  output hold_ff_q_reg;
  output hold_ff_q_reg_0;
  output tmp_ram_rd_en;
  output sig_s_ready_out_reg;
  input m_axi_aclk;
  input rst2cntlr_reset;
  input sig_s_ready_out_reg_0;
  input hold_ff_q_reg_1;
  input \gpregsm1.curr_fwft_state_reg[0]_0 ;
  input ram_empty_fb_i_reg;

  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  wire aempty_fwft_fb_i_i_1_n_0;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  wire empty_fwft_fb_i_i_1_n_0;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire \gpregsm1.curr_fwft_state[0]_i_1_n_0 ;
  wire \gpregsm1.curr_fwft_state[1]_i_1_n_0 ;
  wire \gpregsm1.curr_fwft_state_reg[0]_0 ;
  wire hold_ff_q_reg_0;
  wire hold_ff_q_reg_1;
  wire m_axi_aclk;
  wire ram_empty_fb_i_reg;
  wire rst2cntlr_reset;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire tmp_ram_rd_en;
  (* DONT_TOUCH *) wire user_valid;

  assign hold_ff_q_reg = user_valid;
  assign out[1:0] = curr_fwft_state;
  LUT4 #(
    .INIT(16'hAAFB)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1 
       (.I0(rst2cntlr_reset),
        .I1(curr_fwft_state[1]),
        .I2(\gpregsm1.curr_fwft_state_reg[0]_0 ),
        .I3(ram_empty_fb_i_reg),
        .O(tmp_ram_rd_en));
  LUT5 #(
    .INIT(32'hECCCC80C)) 
    aempty_fwft_fb_i_i_1
       (.I0(sig_s_ready_out_reg_0),
        .I1(aempty_fwft_fb_i),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .I4(ram_empty_fb_i_reg),
        .O(aempty_fwft_fb_i_i_1_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1_n_0),
        .Q(aempty_fwft_fb_i),
        .S(rst2cntlr_reset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1_n_0),
        .Q(aempty_fwft_i),
        .S(rst2cntlr_reset));
  LUT5 #(
    .INIT(32'hFFFFC0EC)) 
    empty_fwft_fb_i_i_1
       (.I0(sig_s_ready_out_reg_0),
        .I1(empty_fwft_fb_i),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .I4(rst2cntlr_reset),
        .O(empty_fwft_fb_i_i_1_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1_n_0),
        .Q(empty_fwft_fb_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_o_i_i_1
       (.I0(sig_s_ready_out_reg_0),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(rst2cntlr_reset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1_n_0),
        .Q(empty_fwft_i),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(\gpregsm1.curr_fwft_state_reg[0]_0 ),
        .O(\gpregsm1.curr_fwft_state[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(\gpregsm1.curr_fwft_state_reg[0]_0 ),
        .I1(curr_fwft_state[1]),
        .I2(ram_empty_fb_i_reg),
        .O(\gpregsm1.curr_fwft_state[1]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\gpregsm1.curr_fwft_state[0]_i_1_n_0 ),
        .Q(curr_fwft_state[0]),
        .R(rst2cntlr_reset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\gpregsm1.curr_fwft_state[1]_i_1_n_0 ),
        .Q(curr_fwft_state[1]),
        .R(rst2cntlr_reset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\gpregsm1.curr_fwft_state[0]_i_1_n_0 ),
        .Q(user_valid),
        .R(rst2cntlr_reset));
  LUT4 #(
    .INIT(16'h1110)) 
    hold_ff_q_i_1
       (.I0(sig_s_ready_out_reg_0),
        .I1(rst2cntlr_reset),
        .I2(hold_ff_q_reg_1),
        .I3(user_valid),
        .O(hold_ff_q_reg_0));
  LUT2 #(
    .INIT(4'h1)) 
    sig_m_valid_dup_i_3
       (.I0(user_valid),
        .I1(hold_ff_q_reg_1),
        .O(sig_s_ready_out_reg));
endmodule

module top_blk_axi_cdma_0_0_rd_logic
   (out,
    empty_fwft_i_reg,
    hold_ff_q_reg,
    hold_ff_q_reg_0,
    tmp_ram_rd_en,
    sig_s_ready_out_reg,
    ram_full_i_reg,
    Q,
    ram_full_i_reg_0,
    sig_ok_to_post_rd_addr_reg,
    m_axi_aclk,
    rst2cntlr_reset,
    sig_s_ready_out_reg_0,
    hold_ff_q_reg_1,
    \gpregsm1.curr_fwft_state_reg[0] ,
    ram_full_fb_i_reg,
    \GEN_AXI_LITE_ASYNC2AXI.sig_composite_cntlr_reset_reg ,
    \gcc0.gc0.count_d1_reg[6] ,
    \sig_token_cntr_reg[0] ,
    \sig_token_cntr_reg[3] ,
    sig_posted_to_axi_2_reg,
    \gcc0.gc0.count_reg[3] ,
    \gcc0.gc0.count_reg[4] ,
    sig_posted_to_axi_2_reg_0,
    E);
  output out;
  output [1:0]empty_fwft_i_reg;
  output hold_ff_q_reg;
  output hold_ff_q_reg_0;
  output tmp_ram_rd_en;
  output sig_s_ready_out_reg;
  output ram_full_i_reg;
  output [6:0]Q;
  output ram_full_i_reg_0;
  output sig_ok_to_post_rd_addr_reg;
  input m_axi_aclk;
  input rst2cntlr_reset;
  input sig_s_ready_out_reg_0;
  input hold_ff_q_reg_1;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input ram_full_fb_i_reg;
  input \GEN_AXI_LITE_ASYNC2AXI.sig_composite_cntlr_reset_reg ;
  input [6:0]\gcc0.gc0.count_d1_reg[6] ;
  input \sig_token_cntr_reg[0] ;
  input [3:0]\sig_token_cntr_reg[3] ;
  input sig_posted_to_axi_2_reg;
  input [3:0]\gcc0.gc0.count_reg[3] ;
  input \gcc0.gc0.count_reg[4] ;
  input sig_posted_to_axi_2_reg_0;
  input [0:0]E;

  wire [0:0]E;
  wire \GEN_AXI_LITE_ASYNC2AXI.sig_composite_cntlr_reset_reg ;
  wire [6:0]Q;
  wire [1:0]empty_fwft_i_reg;
  wire [6:0]\gcc0.gc0.count_d1_reg[6] ;
  wire [3:0]\gcc0.gc0.count_reg[3] ;
  wire \gcc0.gc0.count_reg[4] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire \grss.rsts_n_1 ;
  wire hold_ff_q_reg;
  wire hold_ff_q_reg_0;
  wire hold_ff_q_reg_1;
  wire m_axi_aclk;
  wire out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire rpntr_n_0;
  wire rst2cntlr_reset;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_posted_to_axi_2_reg;
  wire sig_posted_to_axi_2_reg_0;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire \sig_token_cntr_reg[0] ;
  wire [3:0]\sig_token_cntr_reg[3] ;
  wire tmp_ram_rd_en;

  top_blk_axi_cdma_0_0_rd_fwft \gr1.gr1_int.rfwft 
       (.\gpregsm1.curr_fwft_state_reg[0]_0 (\gpregsm1.curr_fwft_state_reg[0] ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .hold_ff_q_reg_0(hold_ff_q_reg_0),
        .hold_ff_q_reg_1(hold_ff_q_reg_1),
        .m_axi_aclk(m_axi_aclk),
        .out(empty_fwft_i_reg),
        .ram_empty_fb_i_reg(out),
        .rst2cntlr_reset(rst2cntlr_reset),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg_0),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  top_blk_axi_cdma_0_0_dc_ss \grss.gdc.dc 
       (.E(E),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .m_axi_aclk(m_axi_aclk),
        .out(empty_fwft_i_reg[1]),
        .ram_empty_fb_i_reg(out),
        .rst2cntlr_reset(rst2cntlr_reset),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_reg),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_posted_to_axi_2_reg_0(sig_posted_to_axi_2_reg_0),
        .\sig_token_cntr_reg[0] (\sig_token_cntr_reg[0] ),
        .\sig_token_cntr_reg[3] (\sig_token_cntr_reg[3] ));
  top_blk_axi_cdma_0_0_rd_status_flags_ss \grss.rsts 
       (.E(\grss.rsts_n_1 ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .\gpregsm1.curr_fwft_state_reg[1] (rpntr_n_0),
        .\gpregsm1.curr_fwft_state_reg[1]_0 (empty_fwft_i_reg[1]),
        .m_axi_aclk(m_axi_aclk),
        .out(out));
  top_blk_axi_cdma_0_0_rd_bin_cntr rpntr
       (.E(\grss.rsts_n_1 ),
        .\GEN_AXI_LITE_ASYNC2AXI.sig_composite_cntlr_reset_reg (\GEN_AXI_LITE_ASYNC2AXI.sig_composite_cntlr_reset_reg ),
        .Q(Q),
        .\gcc0.gc0.count_d1_reg[6] (\gcc0.gc0.count_d1_reg[6] ),
        .\gcc0.gc0.count_reg[3] (\gcc0.gc0.count_reg[3] ),
        .\gcc0.gc0.count_reg[4] (\gcc0.gc0.count_reg[4] ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .m_axi_aclk(m_axi_aclk),
        .out(empty_fwft_i_reg[1]),
        .ram_empty_fb_i_reg(rpntr_n_0),
        .ram_empty_fb_i_reg_0(out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .rst2cntlr_reset(rst2cntlr_reset));
endmodule

module top_blk_axi_cdma_0_0_rd_status_flags_ss
   (out,
    E,
    \gpregsm1.curr_fwft_state_reg[1] ,
    m_axi_aclk,
    \gpregsm1.curr_fwft_state_reg[0] ,
    \gpregsm1.curr_fwft_state_reg[1]_0 );
  output out;
  output [0:0]E;
  input \gpregsm1.curr_fwft_state_reg[1] ;
  input m_axi_aclk;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input [0:0]\gpregsm1.curr_fwft_state_reg[1]_0 ;

  wire [0:0]E;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1]_0 ;
  wire m_axi_aclk;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;

  assign out = ram_empty_fb_i;
  LUT3 #(
    .INIT(8'h45)) 
    \gc1.count_d1[6]_i_1 
       (.I0(ram_empty_fb_i),
        .I1(\gpregsm1.curr_fwft_state_reg[0] ),
        .I2(\gpregsm1.curr_fwft_state_reg[1]_0 ),
        .O(E));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\gpregsm1.curr_fwft_state_reg[1] ),
        .Q(ram_empty_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\gpregsm1.curr_fwft_state_reg[1] ),
        .Q(ram_empty_i),
        .R(1'b0));
endmodule

module top_blk_axi_cdma_0_0_updn_cntr
   (sig_ok_to_post_rd_addr_reg,
    out,
    \gpregsm1.curr_fwft_state_reg[0] ,
    ram_empty_fb_i_reg,
    \sig_token_cntr_reg[0] ,
    \sig_token_cntr_reg[3] ,
    sig_posted_to_axi_2_reg,
    sig_posted_to_axi_2_reg_0,
    rst2cntlr_reset,
    E,
    m_axi_aclk);
  output sig_ok_to_post_rd_addr_reg;
  input [0:0]out;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input ram_empty_fb_i_reg;
  input \sig_token_cntr_reg[0] ;
  input [3:0]\sig_token_cntr_reg[3] ;
  input sig_posted_to_axi_2_reg;
  input sig_posted_to_axi_2_reg_0;
  input rst2cntlr_reset;
  input [0:0]E;
  input m_axi_aclk;

  wire [0:0]E;
  wire \count[0]_i_1_n_0 ;
  wire \count[4]_i_2_n_0 ;
  wire \count[4]_i_3_n_0 ;
  wire \count[4]_i_4_n_0 ;
  wire \count[4]_i_5_n_0 ;
  wire \count[4]_i_6_n_0 ;
  wire \count[6]_i_3_n_0 ;
  wire \count[6]_i_4_n_0 ;
  wire \count_reg[4]_i_1_n_0 ;
  wire \count_reg[4]_i_1_n_1 ;
  wire \count_reg[4]_i_1_n_2 ;
  wire \count_reg[4]_i_1_n_3 ;
  wire \count_reg[4]_i_1_n_4 ;
  wire \count_reg[4]_i_1_n_5 ;
  wire \count_reg[4]_i_1_n_6 ;
  wire \count_reg[4]_i_1_n_7 ;
  wire \count_reg[6]_i_2_n_3 ;
  wire \count_reg[6]_i_2_n_6 ;
  wire \count_reg[6]_i_2_n_7 ;
  wire [6:4]count_reg__0;
  wire \count_reg_n_0_[0] ;
  wire \count_reg_n_0_[1] ;
  wire \count_reg_n_0_[2] ;
  wire \count_reg_n_0_[3] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire m_axi_aclk;
  wire [0:0]out;
  wire ram_empty_fb_i_reg;
  wire rst2cntlr_reset;
  wire sig_ok_to_post_rd_addr0;
  wire sig_ok_to_post_rd_addr_i_3_n_0;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_posted_to_axi_2_reg;
  wire sig_posted_to_axi_2_reg_0;
  wire \sig_token_cntr_reg[0] ;
  wire [3:0]\sig_token_cntr_reg[3] ;
  wire [3:1]\NLW_count_reg[6]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_count_reg[6]_i_2_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_1 
       (.I0(\count_reg_n_0_[0] ),
        .O(\count[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count[4]_i_2 
       (.I0(\count_reg_n_0_[1] ),
        .O(\count[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count[4]_i_3 
       (.I0(\count_reg_n_0_[3] ),
        .I1(count_reg__0[4]),
        .O(\count[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count[4]_i_4 
       (.I0(\count_reg_n_0_[2] ),
        .I1(\count_reg_n_0_[3] ),
        .O(\count[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count[4]_i_5 
       (.I0(\count_reg_n_0_[1] ),
        .I1(\count_reg_n_0_[2] ),
        .O(\count[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hAA59)) 
    \count[4]_i_6 
       (.I0(\count_reg_n_0_[1] ),
        .I1(out),
        .I2(\gpregsm1.curr_fwft_state_reg[0] ),
        .I3(ram_empty_fb_i_reg),
        .O(\count[4]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count[6]_i_3 
       (.I0(count_reg__0[5]),
        .I1(count_reg__0[6]),
        .O(\count[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count[6]_i_4 
       (.I0(count_reg__0[4]),
        .I1(count_reg__0[5]),
        .O(\count[6]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\count[0]_i_1_n_0 ),
        .Q(\count_reg_n_0_[0] ),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\count_reg[4]_i_1_n_7 ),
        .Q(\count_reg_n_0_[1] ),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\count_reg[4]_i_1_n_6 ),
        .Q(\count_reg_n_0_[2] ),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\count_reg[4]_i_1_n_5 ),
        .Q(\count_reg_n_0_[3] ),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\count_reg[4]_i_1_n_4 ),
        .Q(count_reg__0[4]),
        .R(rst2cntlr_reset));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \count_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\count_reg[4]_i_1_n_0 ,\count_reg[4]_i_1_n_1 ,\count_reg[4]_i_1_n_2 ,\count_reg[4]_i_1_n_3 }),
        .CYINIT(\count_reg_n_0_[0] ),
        .DI({\count_reg_n_0_[3] ,\count_reg_n_0_[2] ,\count_reg_n_0_[1] ,\count[4]_i_2_n_0 }),
        .O({\count_reg[4]_i_1_n_4 ,\count_reg[4]_i_1_n_5 ,\count_reg[4]_i_1_n_6 ,\count_reg[4]_i_1_n_7 }),
        .S({\count[4]_i_3_n_0 ,\count[4]_i_4_n_0 ,\count[4]_i_5_n_0 ,\count[4]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\count_reg[6]_i_2_n_7 ),
        .Q(count_reg__0[5]),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\count_reg[6]_i_2_n_6 ),
        .Q(count_reg__0[6]),
        .R(rst2cntlr_reset));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \count_reg[6]_i_2 
       (.CI(\count_reg[4]_i_1_n_0 ),
        .CO({\NLW_count_reg[6]_i_2_CO_UNCONNECTED [3:1],\count_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,count_reg__0[4]}),
        .O({\NLW_count_reg[6]_i_2_O_UNCONNECTED [3:2],\count_reg[6]_i_2_n_6 ,\count_reg[6]_i_2_n_7 }),
        .S({1'b0,1'b0,\count[6]_i_3_n_0 ,\count[6]_i_4_n_0 }));
  LUT3 #(
    .INIT(8'h02)) 
    sig_ok_to_post_rd_addr_i_1
       (.I0(sig_ok_to_post_rd_addr0),
        .I1(sig_posted_to_axi_2_reg_0),
        .I2(rst2cntlr_reset),
        .O(sig_ok_to_post_rd_addr_reg));
  LUT6 #(
    .INIT(64'h0000000000701701)) 
    sig_ok_to_post_rd_addr_i_2
       (.I0(count_reg__0[6]),
        .I1(sig_ok_to_post_rd_addr_i_3_n_0),
        .I2(\sig_token_cntr_reg[0] ),
        .I3(\sig_token_cntr_reg[3] [2]),
        .I4(\sig_token_cntr_reg[3] [3]),
        .I5(sig_posted_to_axi_2_reg),
        .O(sig_ok_to_post_rd_addr0));
  LUT4 #(
    .INIT(16'hBAEC)) 
    sig_ok_to_post_rd_addr_i_3
       (.I0(count_reg__0[5]),
        .I1(\sig_token_cntr_reg[3] [0]),
        .I2(count_reg__0[4]),
        .I3(\sig_token_cntr_reg[3] [1]),
        .O(sig_ok_to_post_rd_addr_i_3_n_0));
endmodule

module top_blk_axi_cdma_0_0_wr_bin_cntr
   (ram_full_i_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    Q,
    ram_full_i_reg_0,
    \gc1.count_d2_reg[0] ,
    \gc1.count_d2_reg[6] ,
    rst2cntlr_reset,
    E,
    m_axi_aclk);
  output ram_full_i_reg;
  output [6:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output [3:0]Q;
  output ram_full_i_reg_0;
  input \gc1.count_d2_reg[0] ;
  input [4:0]\gc1.count_d2_reg[6] ;
  input rst2cntlr_reset;
  input [0:0]E;
  input m_axi_aclk;

  wire [6:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [3:0]Q;
  wire \gc1.count_d2_reg[0] ;
  wire [4:0]\gc1.count_d2_reg[6] ;
  wire \gcc0.gc0.count[6]_i_2_n_0 ;
  wire m_axi_aclk;
  wire [6:4]p_12_out;
  wire [6:0]plusOp__0;
  wire ram_full_fb_i_i_4_n_0;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire rst2cntlr_reset;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gcc0.gc0.count[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gcc0.gc0.count[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gcc0.gc0.count[4]_i_1 
       (.I0(p_12_out[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gcc0.gc0.count[5]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(p_12_out[4]),
        .I5(p_12_out[5]),
        .O(plusOp__0[5]));
  LUT3 #(
    .INIT(8'h9A)) 
    \gcc0.gc0.count[6]_i_1 
       (.I0(p_12_out[6]),
        .I1(\gcc0.gc0.count[6]_i_2_n_0 ),
        .I2(p_12_out[5]),
        .O(plusOp__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \gcc0.gc0.count[6]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(p_12_out[4]),
        .O(\gcc0.gc0.count[6]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(Q[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [0]),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(Q[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [1]),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(Q[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(Q[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [3]),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(p_12_out[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [4]),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(p_12_out[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [5]),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(p_12_out[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [6]),
        .R(rst2cntlr_reset));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(plusOp__0[0]),
        .Q(Q[0]),
        .S(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(plusOp__0[1]),
        .Q(Q[1]),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(plusOp__0[2]),
        .Q(Q[2]),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(plusOp__0[3]),
        .Q(Q[3]),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(plusOp__0[4]),
        .Q(p_12_out[4]),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[5] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(plusOp__0[5]),
        .Q(p_12_out[5]),
        .R(rst2cntlr_reset));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(plusOp__0[6]),
        .Q(p_12_out[6]),
        .R(rst2cntlr_reset));
  LUT6 #(
    .INIT(64'h2002000000002002)) 
    ram_full_fb_i_i_2
       (.I0(ram_full_fb_i_i_4_n_0),
        .I1(\gc1.count_d2_reg[0] ),
        .I2(\gc1.count_d2_reg[6] [0]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]),
        .I4(\gc1.count_d2_reg[6] [1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [3]),
        .O(ram_full_i_reg));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_full_fb_i_i_4
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [6]),
        .I1(\gc1.count_d2_reg[6] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [5]),
        .I3(\gc1.count_d2_reg[6] [3]),
        .I4(\gc1.count_d2_reg[6] [2]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [4]),
        .O(ram_full_fb_i_i_4_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ram_full_fb_i_i_8
       (.I0(p_12_out[4]),
        .I1(\gc1.count_d2_reg[6] [2]),
        .I2(p_12_out[6]),
        .I3(\gc1.count_d2_reg[6] [4]),
        .I4(\gc1.count_d2_reg[6] [3]),
        .I5(p_12_out[5]),
        .O(ram_full_i_reg_0));
endmodule

module top_blk_axi_cdma_0_0_wr_logic
   (out,
    \gcc0.gc0.count_d1_reg[6] ,
    sig_last_mmap_dbeat_reg_reg,
    E,
    ram_empty_fb_i_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    sig_ok_to_post_rd_addr_reg,
    \gcc0.gc0.count_d1_reg[3] ,
    ram_full_i_reg,
    sig_uncom_wrcnt,
    m_axi_aclk,
    sig_mm2s_axis_tvalid,
    sig_posted_to_axi_2_reg,
    Q,
    ram_empty_fb_i_reg_0,
    \gpregsm1.curr_fwft_state_reg[0] ,
    \gpregsm1.curr_fwft_state_reg[1] ,
    rst2cntlr_reset,
    \gc1.count_d2_reg[0] ,
    \gc1.count_d2_reg[6] ,
    sig_posted_to_axi_2_reg_0,
    \sig_token_cntr_reg[3] ,
    \gc1.count_d2_reg[0]_0 ,
    CO,
    ram_full_i_reg_0,
    S);
  output out;
  output \gcc0.gc0.count_d1_reg[6] ;
  output sig_last_mmap_dbeat_reg_reg;
  output [0:0]E;
  output ram_empty_fb_i_reg;
  output [6:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output sig_ok_to_post_rd_addr_reg;
  output [3:0]\gcc0.gc0.count_d1_reg[3] ;
  output ram_full_i_reg;
  output [3:0]sig_uncom_wrcnt;
  input m_axi_aclk;
  input sig_mm2s_axis_tvalid;
  input sig_posted_to_axi_2_reg;
  input [3:0]Q;
  input ram_empty_fb_i_reg_0;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  input rst2cntlr_reset;
  input \gc1.count_d2_reg[0] ;
  input [4:0]\gc1.count_d2_reg[6] ;
  input sig_posted_to_axi_2_reg_0;
  input [3:0]\sig_token_cntr_reg[3] ;
  input \gc1.count_d2_reg[0]_0 ;
  input [0:0]CO;
  input [1:0]ram_full_i_reg_0;
  input [0:0]S;

  wire [0:0]CO;
  wire [6:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]S;
  wire \gc1.count_d2_reg[0] ;
  wire \gc1.count_d2_reg[0]_0 ;
  wire [4:0]\gc1.count_d2_reg[6] ;
  wire [3:0]\gcc0.gc0.count_d1_reg[3] ;
  wire \gcc0.gc0.count_d1_reg[6] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire m_axi_aclk;
  wire out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_full_i_reg;
  wire [1:0]ram_full_i_reg_0;
  wire rst2cntlr_reset;
  wire sig_last_mmap_dbeat_reg_reg;
  wire sig_mm2s_axis_tvalid;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_posted_to_axi_2_reg;
  wire sig_posted_to_axi_2_reg_0;
  wire [3:0]\sig_token_cntr_reg[3] ;
  wire [3:0]sig_uncom_wrcnt;
  wire wpntr_n_0;

  top_blk_axi_cdma_0_0_wr_status_flags_ss \gwss.wsts 
       (.CO(CO),
        .E(\gcc0.gc0.count_d1_reg[6] ),
        .Q(Q),
        .S(S),
        .\count_reg[6] (E),
        .\gc1.count_d2_reg[0] (\gc1.count_d2_reg[0]_0 ),
        .\gc1.count_d2_reg[2] (wpntr_n_0),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg_0),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .rst2cntlr_reset(rst2cntlr_reset),
        .sig_last_mmap_dbeat_reg_reg(sig_last_mmap_dbeat_reg_reg),
        .sig_mm2s_axis_tvalid(sig_mm2s_axis_tvalid),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_reg),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_posted_to_axi_2_reg_0(sig_posted_to_axi_2_reg_0),
        .\sig_token_cntr_reg[3] (\sig_token_cntr_reg[3] ),
        .sig_uncom_wrcnt(sig_uncom_wrcnt));
  top_blk_axi_cdma_0_0_wr_bin_cntr wpntr
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .E(\gcc0.gc0.count_d1_reg[6] ),
        .Q(\gcc0.gc0.count_d1_reg[3] ),
        .\gc1.count_d2_reg[0] (\gc1.count_d2_reg[0] ),
        .\gc1.count_d2_reg[6] (\gc1.count_d2_reg[6] ),
        .m_axi_aclk(m_axi_aclk),
        .ram_full_i_reg(wpntr_n_0),
        .ram_full_i_reg_0(ram_full_i_reg),
        .rst2cntlr_reset(rst2cntlr_reset));
endmodule

module top_blk_axi_cdma_0_0_wr_status_flags_ss
   (out,
    E,
    sig_last_mmap_dbeat_reg_reg,
    \count_reg[6] ,
    ram_empty_fb_i_reg,
    sig_ok_to_post_rd_addr_reg,
    sig_uncom_wrcnt,
    m_axi_aclk,
    sig_mm2s_axis_tvalid,
    sig_posted_to_axi_2_reg,
    Q,
    \gc1.count_d2_reg[2] ,
    ram_empty_fb_i_reg_0,
    \gpregsm1.curr_fwft_state_reg[0] ,
    \gpregsm1.curr_fwft_state_reg[1] ,
    rst2cntlr_reset,
    sig_posted_to_axi_2_reg_0,
    \sig_token_cntr_reg[3] ,
    \gc1.count_d2_reg[0] ,
    CO,
    ram_full_i_reg_0,
    S);
  output out;
  output [0:0]E;
  output sig_last_mmap_dbeat_reg_reg;
  output [0:0]\count_reg[6] ;
  output ram_empty_fb_i_reg;
  output sig_ok_to_post_rd_addr_reg;
  output [3:0]sig_uncom_wrcnt;
  input m_axi_aclk;
  input sig_mm2s_axis_tvalid;
  input sig_posted_to_axi_2_reg;
  input [3:0]Q;
  input \gc1.count_d2_reg[2] ;
  input ram_empty_fb_i_reg_0;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  input rst2cntlr_reset;
  input sig_posted_to_axi_2_reg_0;
  input [3:0]\sig_token_cntr_reg[3] ;
  input \gc1.count_d2_reg[0] ;
  input [0:0]CO;
  input [1:0]ram_full_i_reg_0;
  input [0:0]S;

  wire [0:0]CO;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]S;
  wire [0:0]\count_reg[6] ;
  wire \gc1.count_d2_reg[0] ;
  wire \gc1.count_d2_reg[2] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire m_axi_aclk;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  wire ram_full_fb_i_i_1_n_0;
  wire ram_full_fb_i_i_3_n_0;
  (* DONT_TOUCH *) wire ram_full_i;
  wire [1:0]ram_full_i_reg_0;
  wire rst2cntlr_reset;
  wire sig_last_mmap_dbeat_reg_reg;
  wire sig_mm2s_axis_tvalid;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_posted_to_axi_2_reg;
  wire sig_posted_to_axi_2_reg_0;
  wire [3:0]\sig_token_cntr_reg[3] ;
  wire [3:0]sig_uncom_wrcnt;
  wire \sig_uncom_wrcnt[7]_i_7_n_0 ;
  wire \sig_uncom_wrcnt[7]_i_8_n_0 ;
  wire \sig_uncom_wrcnt[7]_i_9_n_0 ;
  wire \sig_uncom_wrcnt_reg[7]_i_3_n_1 ;
  wire \sig_uncom_wrcnt_reg[7]_i_3_n_2 ;
  wire \sig_uncom_wrcnt_reg[7]_i_3_n_3 ;
  wire [3:3]\NLW_sig_uncom_wrcnt_reg[7]_i_3_CO_UNCONNECTED ;

  assign out = ram_full_i;
  LUT3 #(
    .INIT(8'h04)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2 
       (.I0(ram_full_fb_i),
        .I1(sig_mm2s_axis_tvalid),
        .I2(ram_full_i),
        .O(E));
  LUT6 #(
    .INIT(64'h04040404FBFB04FB)) 
    \count[6]_i_1 
       (.I0(ram_full_i),
        .I1(sig_mm2s_axis_tvalid),
        .I2(ram_full_fb_i),
        .I3(\gpregsm1.curr_fwft_state_reg[1] ),
        .I4(\gpregsm1.curr_fwft_state_reg[0] ),
        .I5(ram_empty_fb_i_reg_0),
        .O(\count_reg[6] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(ram_afull_fb));
  LUT2 #(
    .INIT(4'h8)) 
    m_axi_rready_INST_0_i_2
       (.I0(ram_full_i),
        .I1(sig_mm2s_axis_tvalid),
        .O(sig_last_mmap_dbeat_reg_reg));
  LUT6 #(
    .INIT(64'hFFEFFFFFAAAAAAAA)) 
    ram_empty_fb_i_i_3
       (.I0(rst2cntlr_reset),
        .I1(ram_full_i),
        .I2(sig_mm2s_axis_tvalid),
        .I3(ram_full_fb_i),
        .I4(\gc1.count_d2_reg[2] ),
        .I5(ram_empty_fb_i_reg_0),
        .O(ram_empty_fb_i_reg));
  LUT6 #(
    .INIT(64'h00000000F4FFF4F4)) 
    ram_full_fb_i_i_1
       (.I0(\gc1.count_d2_reg[2] ),
        .I1(ram_full_fb_i),
        .I2(ram_empty_fb_i_reg_0),
        .I3(\gpregsm1.curr_fwft_state_reg[0] ),
        .I4(\gpregsm1.curr_fwft_state_reg[1] ),
        .I5(ram_full_fb_i_i_3_n_0),
        .O(ram_full_fb_i_i_1_n_0));
  LUT5 #(
    .INIT(32'hAAFFAAEF)) 
    ram_full_fb_i_i_3
       (.I0(rst2cntlr_reset),
        .I1(ram_full_i),
        .I2(sig_mm2s_axis_tvalid),
        .I3(ram_full_fb_i),
        .I4(\gc1.count_d2_reg[0] ),
        .O(ram_full_fb_i_i_3_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ram_full_fb_i_i_1_n_0),
        .Q(ram_full_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ram_full_fb_i_i_1_n_0),
        .Q(ram_full_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000023)) 
    sig_ok_to_post_rd_addr_i_5
       (.I0(sig_posted_to_axi_2_reg_0),
        .I1(\sig_token_cntr_reg[3] [1]),
        .I2(\sig_token_cntr_reg[3] [0]),
        .I3(\sig_token_cntr_reg[3] [3]),
        .I4(\sig_token_cntr_reg[3] [2]),
        .I5(ram_full_i),
        .O(sig_ok_to_post_rd_addr_reg));
  LUT4 #(
    .INIT(16'h5565)) 
    \sig_uncom_wrcnt[7]_i_7 
       (.I0(Q[3]),
        .I1(ram_full_i),
        .I2(sig_mm2s_axis_tvalid),
        .I3(sig_posted_to_axi_2_reg),
        .O(\sig_uncom_wrcnt[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h04FB)) 
    \sig_uncom_wrcnt[7]_i_8 
       (.I0(ram_full_i),
        .I1(sig_mm2s_axis_tvalid),
        .I2(sig_posted_to_axi_2_reg),
        .I3(Q[2]),
        .O(\sig_uncom_wrcnt[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h04FB)) 
    \sig_uncom_wrcnt[7]_i_9 
       (.I0(ram_full_i),
        .I1(sig_mm2s_axis_tvalid),
        .I2(sig_posted_to_axi_2_reg),
        .I3(Q[1]),
        .O(\sig_uncom_wrcnt[7]_i_9_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sig_uncom_wrcnt_reg[7]_i_3 
       (.CI(CO),
        .CO({\NLW_sig_uncom_wrcnt_reg[7]_i_3_CO_UNCONNECTED [3],\sig_uncom_wrcnt_reg[7]_i_3_n_1 ,\sig_uncom_wrcnt_reg[7]_i_3_n_2 ,\sig_uncom_wrcnt_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,ram_full_i_reg_0,Q[0]}),
        .O(sig_uncom_wrcnt),
        .S({\sig_uncom_wrcnt[7]_i_7_n_0 ,\sig_uncom_wrcnt[7]_i_8_n_0 ,\sig_uncom_wrcnt[7]_i_9_n_0 ,S}));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
