

================================================================
== Vitis HLS Report for 'crc24a_Pipeline_loop5'
================================================================
* Date:           Fri Jul  7 16:05:02 2023

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        dummysam
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.849 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop5   |        ?|        ?|         2|          1|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_urem177 = alloca i32 1"   --->   Operation 5 'alloca' 'phi_urem177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_mul175 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_mul175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 7 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p"   --->   Operation 10 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i63 0, i63 %phi_mul175"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i31 0, i31 %phi_urem177"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body123"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.51>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_1 = load i31 %i"   --->   Operation 15 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i31 %i_1" [s.cpp:56]   --->   Operation 16 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.99ns)   --->   "%icmp_ln56 = icmp_slt  i32 %zext_ln56, i32 %p_read" [s.cpp:56]   --->   Operation 17 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.00ns)   --->   "%add_ln56 = add i31 %i_1, i31 1" [s.cpp:56]   --->   Operation 18 'add' 'add_ln56' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %for.end139.loopexit.exitStub, void %for.body123.split" [s.cpp:56]   --->   Operation 19 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%phi_mul175_load = load i63 %phi_mul175" [s.cpp:59]   --->   Operation 20 'load' 'phi_mul175_load' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%index = trunc i31 %i_1"   --->   Operation 21 'trunc' 'index' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.08ns)   --->   "%add_ln59 = add i63 %phi_mul175_load, i63 2748779070" [s.cpp:59]   --->   Operation 22 'add' 'add_ln59' <Predicate = (icmp_ln56)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = partselect i27 @_ssdm_op_PartSelect.i27.i63.i32.i32, i63 %phi_mul175_load, i32 36, i32 62" [s.cpp:59]   --->   Operation 23 'partselect' 'tmp' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i27 %tmp" [s.cpp:59]   --->   Operation 24 'zext' 'zext_ln59' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%temp_V_addr = getelementptr i1 %temp_V, i64 0, i64 %zext_ln59" [s.cpp:59]   --->   Operation 25 'getelementptr' 'temp_V_addr' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%temp_V_1_addr = getelementptr i1 %temp_V_1, i64 0, i64 %zext_ln59" [s.cpp:59]   --->   Operation 26 'getelementptr' 'temp_V_1_addr' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%temp_V_2_addr = getelementptr i1 %temp_V_2, i64 0, i64 %zext_ln59" [s.cpp:59]   --->   Operation 27 'getelementptr' 'temp_V_2_addr' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%temp_V_3_addr = getelementptr i1 %temp_V_3, i64 0, i64 %zext_ln59" [s.cpp:59]   --->   Operation 28 'getelementptr' 'temp_V_3_addr' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%temp_V_4_addr = getelementptr i1 %temp_V_4, i64 0, i64 %zext_ln59" [s.cpp:59]   --->   Operation 29 'getelementptr' 'temp_V_4_addr' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%temp_V_5_addr = getelementptr i1 %temp_V_5, i64 0, i64 %zext_ln59" [s.cpp:59]   --->   Operation 30 'getelementptr' 'temp_V_5_addr' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%temp_V_6_addr = getelementptr i1 %temp_V_6, i64 0, i64 %zext_ln59" [s.cpp:59]   --->   Operation 31 'getelementptr' 'temp_V_6_addr' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%temp_V_7_addr = getelementptr i1 %temp_V_7, i64 0, i64 %zext_ln59" [s.cpp:59]   --->   Operation 32 'getelementptr' 'temp_V_7_addr' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%temp_V_8_addr = getelementptr i1 %temp_V_8, i64 0, i64 %zext_ln59" [s.cpp:59]   --->   Operation 33 'getelementptr' 'temp_V_8_addr' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%temp_V_9_addr = getelementptr i1 %temp_V_9, i64 0, i64 %zext_ln59" [s.cpp:59]   --->   Operation 34 'getelementptr' 'temp_V_9_addr' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%temp_V_10_addr = getelementptr i1 %temp_V_10, i64 0, i64 %zext_ln59" [s.cpp:59]   --->   Operation 35 'getelementptr' 'temp_V_10_addr' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%temp_V_11_addr = getelementptr i1 %temp_V_11, i64 0, i64 %zext_ln59" [s.cpp:59]   --->   Operation 36 'getelementptr' 'temp_V_11_addr' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%temp_V_12_addr = getelementptr i1 %temp_V_12, i64 0, i64 %zext_ln59" [s.cpp:59]   --->   Operation 37 'getelementptr' 'temp_V_12_addr' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%temp_V_13_addr = getelementptr i1 %temp_V_13, i64 0, i64 %zext_ln59" [s.cpp:59]   --->   Operation 38 'getelementptr' 'temp_V_13_addr' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%temp_V_14_addr = getelementptr i1 %temp_V_14, i64 0, i64 %zext_ln59" [s.cpp:59]   --->   Operation 39 'getelementptr' 'temp_V_14_addr' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%temp_V_15_addr = getelementptr i1 %temp_V_15, i64 0, i64 %zext_ln59" [s.cpp:59]   --->   Operation 40 'getelementptr' 'temp_V_15_addr' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%temp_V_16_addr = getelementptr i1 %temp_V_16, i64 0, i64 %zext_ln59" [s.cpp:59]   --->   Operation 41 'getelementptr' 'temp_V_16_addr' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%temp_V_17_addr = getelementptr i1 %temp_V_17, i64 0, i64 %zext_ln59" [s.cpp:59]   --->   Operation 42 'getelementptr' 'temp_V_17_addr' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%temp_V_18_addr = getelementptr i1 %temp_V_18, i64 0, i64 %zext_ln59" [s.cpp:59]   --->   Operation 43 'getelementptr' 'temp_V_18_addr' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%temp_V_19_addr = getelementptr i1 %temp_V_19, i64 0, i64 %zext_ln59" [s.cpp:59]   --->   Operation 44 'getelementptr' 'temp_V_19_addr' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%temp_V_20_addr = getelementptr i1 %temp_V_20, i64 0, i64 %zext_ln59" [s.cpp:59]   --->   Operation 45 'getelementptr' 'temp_V_20_addr' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%temp_V_21_addr = getelementptr i1 %temp_V_21, i64 0, i64 %zext_ln59" [s.cpp:59]   --->   Operation 46 'getelementptr' 'temp_V_21_addr' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%temp_V_22_addr = getelementptr i1 %temp_V_22, i64 0, i64 %zext_ln59" [s.cpp:59]   --->   Operation 47 'getelementptr' 'temp_V_22_addr' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%temp_V_23_addr = getelementptr i1 %temp_V_23, i64 0, i64 %zext_ln59" [s.cpp:59]   --->   Operation 48 'getelementptr' 'temp_V_23_addr' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%temp_V_24_addr = getelementptr i1 %temp_V_24, i64 0, i64 %zext_ln59" [s.cpp:59]   --->   Operation 49 'getelementptr' 'temp_V_24_addr' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %i_1, i32 2, i32 9" [s.cpp:59]   --->   Operation 50 'partselect' 'lshr_ln2' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln59_1 = zext i8 %lshr_ln2" [s.cpp:59]   --->   Operation 51 'zext' 'zext_ln59_1' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%oput_V_addr = getelementptr i1 %oput_V, i64 0, i64 %zext_ln59_1" [s.cpp:59]   --->   Operation 52 'getelementptr' 'oput_V_addr' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%oput_V_1_addr = getelementptr i1 %oput_V_1, i64 0, i64 %zext_ln59_1" [s.cpp:59]   --->   Operation 53 'getelementptr' 'oput_V_1_addr' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%oput_V_2_addr = getelementptr i1 %oput_V_2, i64 0, i64 %zext_ln59_1" [s.cpp:59]   --->   Operation 54 'getelementptr' 'oput_V_2_addr' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%oput_V_3_addr = getelementptr i1 %oput_V_3, i64 0, i64 %zext_ln59_1" [s.cpp:59]   --->   Operation 55 'getelementptr' 'oput_V_3_addr' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (0.67ns)   --->   "%temp_V_load = load i5 %temp_V_addr"   --->   Operation 56 'load' 'temp_V_load' <Predicate = (icmp_ln56)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 57 [2/2] (0.67ns)   --->   "%temp_V_1_load = load i5 %temp_V_1_addr"   --->   Operation 57 'load' 'temp_V_1_load' <Predicate = (icmp_ln56)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 58 [2/2] (0.67ns)   --->   "%temp_V_2_load = load i5 %temp_V_2_addr"   --->   Operation 58 'load' 'temp_V_2_load' <Predicate = (icmp_ln56)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 59 [2/2] (0.67ns)   --->   "%temp_V_3_load = load i5 %temp_V_3_addr"   --->   Operation 59 'load' 'temp_V_3_load' <Predicate = (icmp_ln56)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 60 [2/2] (0.67ns)   --->   "%temp_V_4_load = load i5 %temp_V_4_addr"   --->   Operation 60 'load' 'temp_V_4_load' <Predicate = (icmp_ln56)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 61 [2/2] (0.67ns)   --->   "%temp_V_5_load = load i5 %temp_V_5_addr"   --->   Operation 61 'load' 'temp_V_5_load' <Predicate = (icmp_ln56)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 62 [2/2] (0.67ns)   --->   "%temp_V_6_load = load i5 %temp_V_6_addr"   --->   Operation 62 'load' 'temp_V_6_load' <Predicate = (icmp_ln56)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 63 [2/2] (0.67ns)   --->   "%temp_V_7_load = load i5 %temp_V_7_addr"   --->   Operation 63 'load' 'temp_V_7_load' <Predicate = (icmp_ln56)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 64 [2/2] (0.67ns)   --->   "%temp_V_8_load = load i5 %temp_V_8_addr"   --->   Operation 64 'load' 'temp_V_8_load' <Predicate = (icmp_ln56)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 65 [2/2] (0.67ns)   --->   "%temp_V_9_load = load i5 %temp_V_9_addr"   --->   Operation 65 'load' 'temp_V_9_load' <Predicate = (icmp_ln56)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 66 [2/2] (0.67ns)   --->   "%temp_V_10_load = load i5 %temp_V_10_addr"   --->   Operation 66 'load' 'temp_V_10_load' <Predicate = (icmp_ln56)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 67 [2/2] (0.67ns)   --->   "%temp_V_11_load = load i5 %temp_V_11_addr"   --->   Operation 67 'load' 'temp_V_11_load' <Predicate = (icmp_ln56)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 68 [2/2] (0.67ns)   --->   "%temp_V_12_load = load i5 %temp_V_12_addr"   --->   Operation 68 'load' 'temp_V_12_load' <Predicate = (icmp_ln56)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 69 [2/2] (0.67ns)   --->   "%temp_V_13_load = load i5 %temp_V_13_addr"   --->   Operation 69 'load' 'temp_V_13_load' <Predicate = (icmp_ln56)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 70 [2/2] (0.67ns)   --->   "%temp_V_14_load = load i5 %temp_V_14_addr"   --->   Operation 70 'load' 'temp_V_14_load' <Predicate = (icmp_ln56)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 71 [2/2] (0.67ns)   --->   "%temp_V_15_load = load i5 %temp_V_15_addr"   --->   Operation 71 'load' 'temp_V_15_load' <Predicate = (icmp_ln56)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 72 [2/2] (0.67ns)   --->   "%temp_V_16_load = load i5 %temp_V_16_addr"   --->   Operation 72 'load' 'temp_V_16_load' <Predicate = (icmp_ln56)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 73 [2/2] (0.67ns)   --->   "%temp_V_17_load = load i5 %temp_V_17_addr"   --->   Operation 73 'load' 'temp_V_17_load' <Predicate = (icmp_ln56)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 74 [2/2] (0.67ns)   --->   "%temp_V_18_load = load i5 %temp_V_18_addr"   --->   Operation 74 'load' 'temp_V_18_load' <Predicate = (icmp_ln56)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 75 [2/2] (0.67ns)   --->   "%temp_V_19_load = load i5 %temp_V_19_addr"   --->   Operation 75 'load' 'temp_V_19_load' <Predicate = (icmp_ln56)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 76 [2/2] (0.67ns)   --->   "%temp_V_20_load = load i5 %temp_V_20_addr"   --->   Operation 76 'load' 'temp_V_20_load' <Predicate = (icmp_ln56)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 77 [2/2] (0.67ns)   --->   "%temp_V_21_load = load i5 %temp_V_21_addr"   --->   Operation 77 'load' 'temp_V_21_load' <Predicate = (icmp_ln56)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 78 [2/2] (0.67ns)   --->   "%temp_V_22_load = load i5 %temp_V_22_addr"   --->   Operation 78 'load' 'temp_V_22_load' <Predicate = (icmp_ln56)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 79 [2/2] (0.67ns)   --->   "%temp_V_23_load = load i5 %temp_V_23_addr"   --->   Operation 79 'load' 'temp_V_23_load' <Predicate = (icmp_ln56)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 80 [2/2] (0.67ns)   --->   "%temp_V_24_load = load i5 %temp_V_24_addr"   --->   Operation 80 'load' 'temp_V_24_load' <Predicate = (icmp_ln56)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln1499_1 = trunc i31 %i_1"   --->   Operation 81 'trunc' 'trunc_ln1499_1' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 82 [2/2] (0.67ns)   --->   "%oput_V_load = load i8 %oput_V_addr"   --->   Operation 82 'load' 'oput_V_load' <Predicate = (icmp_ln56)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 200> <RAM>
ST_2 : Operation 83 [2/2] (0.67ns)   --->   "%oput_V_1_load = load i8 %oput_V_1_addr"   --->   Operation 83 'load' 'oput_V_1_load' <Predicate = (icmp_ln56)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 200> <RAM>
ST_2 : Operation 84 [2/2] (0.67ns)   --->   "%oput_V_2_load = load i8 %oput_V_2_addr"   --->   Operation 84 'load' 'oput_V_2_load' <Predicate = (icmp_ln56)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 200> <RAM>
ST_2 : Operation 85 [2/2] (0.67ns)   --->   "%oput_V_3_load = load i8 %oput_V_3_addr"   --->   Operation 85 'load' 'oput_V_3_load' <Predicate = (icmp_ln56)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 200> <RAM>
ST_2 : Operation 86 [1/1] (0.44ns)   --->   "%switch_ln59 = switch i2 %trunc_ln1499_1, void %.case.3, i2 0, void %.case.0, i2 1, void %.case.1, i2 2, void %.case.2" [s.cpp:59]   --->   Operation 86 'switch' 'switch_ln59' <Predicate = (icmp_ln56)> <Delay = 0.44>
ST_2 : Operation 87 [1/1] (0.58ns)   --->   "%icmp_ln62 = icmp_eq  i3 %index, i3 7" [s.cpp:62]   --->   Operation 87 'icmp' 'icmp_ln62' <Predicate = (icmp_ln56)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void %for.inc137, void %if.then135" [s.cpp:62]   --->   Operation 88 'br' 'br_ln62' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.42ns)   --->   "%store_ln56 = store i31 %add_ln56, i31 %i" [s.cpp:56]   --->   Operation 89 'store' 'store_ln56' <Predicate = (icmp_ln56)> <Delay = 0.42>
ST_2 : Operation 90 [1/1] (0.42ns)   --->   "%store_ln56 = store i63 %add_ln59, i63 %phi_mul175" [s.cpp:56]   --->   Operation 90 'store' 'store_ln56' <Predicate = (icmp_ln56)> <Delay = 0.42>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 147 'ret' 'ret_ln0' <Predicate = (!icmp_ln56)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.84>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%phi_urem177_load = load i31 %phi_urem177"   --->   Operation 91 'load' 'phi_urem177_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%specpipeline_ln57 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [s.cpp:57]   --->   Operation 92 'specpipeline' 'specpipeline_ln57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [s.cpp:12]   --->   Operation 93 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i3 %index" [s.cpp:58]   --->   Operation 94 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln1499 = trunc i31 %phi_urem177_load"   --->   Operation 95 'trunc' 'trunc_ln1499' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/2] (0.67ns)   --->   "%temp_V_load = load i5 %temp_V_addr"   --->   Operation 96 'load' 'temp_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 97 [1/2] (0.67ns)   --->   "%temp_V_1_load = load i5 %temp_V_1_addr"   --->   Operation 97 'load' 'temp_V_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 98 [1/2] (0.67ns)   --->   "%temp_V_2_load = load i5 %temp_V_2_addr"   --->   Operation 98 'load' 'temp_V_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 99 [1/2] (0.67ns)   --->   "%temp_V_3_load = load i5 %temp_V_3_addr"   --->   Operation 99 'load' 'temp_V_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 100 [1/2] (0.67ns)   --->   "%temp_V_4_load = load i5 %temp_V_4_addr"   --->   Operation 100 'load' 'temp_V_4_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 101 [1/2] (0.67ns)   --->   "%temp_V_5_load = load i5 %temp_V_5_addr"   --->   Operation 101 'load' 'temp_V_5_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 102 [1/2] (0.67ns)   --->   "%temp_V_6_load = load i5 %temp_V_6_addr"   --->   Operation 102 'load' 'temp_V_6_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 103 [1/2] (0.67ns)   --->   "%temp_V_7_load = load i5 %temp_V_7_addr"   --->   Operation 103 'load' 'temp_V_7_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 104 [1/2] (0.67ns)   --->   "%temp_V_8_load = load i5 %temp_V_8_addr"   --->   Operation 104 'load' 'temp_V_8_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 105 [1/2] (0.67ns)   --->   "%temp_V_9_load = load i5 %temp_V_9_addr"   --->   Operation 105 'load' 'temp_V_9_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 106 [1/2] (0.67ns)   --->   "%temp_V_10_load = load i5 %temp_V_10_addr"   --->   Operation 106 'load' 'temp_V_10_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 107 [1/2] (0.67ns)   --->   "%temp_V_11_load = load i5 %temp_V_11_addr"   --->   Operation 107 'load' 'temp_V_11_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 108 [1/2] (0.67ns)   --->   "%temp_V_12_load = load i5 %temp_V_12_addr"   --->   Operation 108 'load' 'temp_V_12_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 109 [1/2] (0.67ns)   --->   "%temp_V_13_load = load i5 %temp_V_13_addr"   --->   Operation 109 'load' 'temp_V_13_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 110 [1/2] (0.67ns)   --->   "%temp_V_14_load = load i5 %temp_V_14_addr"   --->   Operation 110 'load' 'temp_V_14_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 111 [1/2] (0.67ns)   --->   "%temp_V_15_load = load i5 %temp_V_15_addr"   --->   Operation 111 'load' 'temp_V_15_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 112 [1/2] (0.67ns)   --->   "%temp_V_16_load = load i5 %temp_V_16_addr"   --->   Operation 112 'load' 'temp_V_16_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 113 [1/2] (0.67ns)   --->   "%temp_V_17_load = load i5 %temp_V_17_addr"   --->   Operation 113 'load' 'temp_V_17_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 114 [1/2] (0.67ns)   --->   "%temp_V_18_load = load i5 %temp_V_18_addr"   --->   Operation 114 'load' 'temp_V_18_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 115 [1/2] (0.67ns)   --->   "%temp_V_19_load = load i5 %temp_V_19_addr"   --->   Operation 115 'load' 'temp_V_19_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 116 [1/2] (0.67ns)   --->   "%temp_V_20_load = load i5 %temp_V_20_addr"   --->   Operation 116 'load' 'temp_V_20_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 117 [1/2] (0.67ns)   --->   "%temp_V_21_load = load i5 %temp_V_21_addr"   --->   Operation 117 'load' 'temp_V_21_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 118 [1/2] (0.67ns)   --->   "%temp_V_22_load = load i5 %temp_V_22_addr"   --->   Operation 118 'load' 'temp_V_22_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 119 [1/2] (0.67ns)   --->   "%temp_V_23_load = load i5 %temp_V_23_addr"   --->   Operation 119 'load' 'temp_V_23_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 120 [1/2] (0.67ns)   --->   "%temp_V_24_load = load i5 %temp_V_24_addr"   --->   Operation 120 'load' 'temp_V_24_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 121 [1/1] (0.87ns)   --->   "%lhs_V = mux i1 @_ssdm_op_Mux.ap_auto.25i1.i5, i1 %temp_V_load, i1 %temp_V_1_load, i1 %temp_V_2_load, i1 %temp_V_3_load, i1 %temp_V_4_load, i1 %temp_V_5_load, i1 %temp_V_6_load, i1 %temp_V_7_load, i1 %temp_V_8_load, i1 %temp_V_9_load, i1 %temp_V_10_load, i1 %temp_V_11_load, i1 %temp_V_12_load, i1 %temp_V_13_load, i1 %temp_V_14_load, i1 %temp_V_15_load, i1 %temp_V_16_load, i1 %temp_V_17_load, i1 %temp_V_18_load, i1 %temp_V_19_load, i1 %temp_V_20_load, i1 %temp_V_21_load, i1 %temp_V_22_load, i1 %temp_V_23_load, i1 %temp_V_24_load, i5 %trunc_ln1499"   --->   Operation 121 'mux' 'lhs_V' <Predicate = true> <Delay = 0.87> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/2] (0.67ns)   --->   "%oput_V_load = load i8 %oput_V_addr"   --->   Operation 122 'load' 'oput_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 200> <RAM>
ST_3 : Operation 123 [1/2] (0.67ns)   --->   "%oput_V_1_load = load i8 %oput_V_1_addr"   --->   Operation 123 'load' 'oput_V_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 200> <RAM>
ST_3 : Operation 124 [1/2] (0.67ns)   --->   "%oput_V_2_load = load i8 %oput_V_2_addr"   --->   Operation 124 'load' 'oput_V_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 200> <RAM>
ST_3 : Operation 125 [1/2] (0.67ns)   --->   "%oput_V_3_load = load i8 %oput_V_3_addr"   --->   Operation 125 'load' 'oput_V_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 200> <RAM>
ST_3 : Operation 126 [1/1] (0.52ns)   --->   "%rhs_V = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %oput_V_load, i1 %oput_V_1_load, i1 %oput_V_2_load, i1 %oput_V_3_load, i2 %trunc_ln1499_1"   --->   Operation 126 'mux' 'rhs_V' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.28ns)   --->   "%ret_V = xor i1 %lhs_V, i1 %rhs_V"   --->   Operation 127 'xor' 'ret_V' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.67ns)   --->   "%store_ln59 = store i1 %ret_V, i8 %oput_V_2_addr" [s.cpp:59]   --->   Operation 128 'store' 'store_ln59' <Predicate = (trunc_ln1499_1 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 200> <RAM>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln59 = br void %.exit" [s.cpp:59]   --->   Operation 129 'br' 'br_ln59' <Predicate = (trunc_ln1499_1 == 2)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.67ns)   --->   "%store_ln59 = store i1 %ret_V, i8 %oput_V_1_addr" [s.cpp:59]   --->   Operation 130 'store' 'store_ln59' <Predicate = (trunc_ln1499_1 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 200> <RAM>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln59 = br void %.exit" [s.cpp:59]   --->   Operation 131 'br' 'br_ln59' <Predicate = (trunc_ln1499_1 == 1)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.67ns)   --->   "%store_ln59 = store i1 %ret_V, i8 %oput_V_addr" [s.cpp:59]   --->   Operation 132 'store' 'store_ln59' <Predicate = (trunc_ln1499_1 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 200> <RAM>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln59 = br void %.exit" [s.cpp:59]   --->   Operation 133 'br' 'br_ln59' <Predicate = (trunc_ln1499_1 == 0)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.67ns)   --->   "%store_ln59 = store i1 %ret_V, i8 %oput_V_3_addr" [s.cpp:59]   --->   Operation 134 'store' 'store_ln59' <Predicate = (trunc_ln1499_1 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 200> <RAM>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln59 = br void %.exit" [s.cpp:59]   --->   Operation 135 'br' 'br_ln59' <Predicate = (trunc_ln1499_1 == 3)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%p_Val2_load = load i8 %p_Val2_s"   --->   Operation 136 'load' 'p_Val2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%o_V = bitset i8 @_ssdm_op_BitSet.i8.i8.i32.i1, i8 %p_Val2_load, i32 %zext_ln58, i1 %ret_V"   --->   Operation 137 'bitset' 'o_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %output_r, i8 %o_V" [s.cpp:63]   --->   Operation 138 'write' 'write_ln63' <Predicate = (icmp_ln62)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln64 = br void %for.inc137" [s.cpp:64]   --->   Operation 139 'br' 'br_ln64' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%phi_urem177_load_1 = load i31 %phi_urem177" [s.cpp:12]   --->   Operation 140 'load' 'phi_urem177_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (1.00ns)   --->   "%add_ln12 = add i31 %phi_urem177_load_1, i31 1" [s.cpp:12]   --->   Operation 141 'add' 'add_ln12' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.99ns)   --->   "%icmp_ln12 = icmp_ult  i31 %add_ln12, i31 25" [s.cpp:12]   --->   Operation 142 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.41ns)   --->   "%select_ln12 = select i1 %icmp_ln12, i31 %add_ln12, i31 0" [s.cpp:12]   --->   Operation 143 'select' 'select_ln12' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%store_ln56 = store i8 %o_V, i8 %p_Val2_s" [s.cpp:56]   --->   Operation 144 'store' 'store_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.42ns)   --->   "%store_ln56 = store i31 %select_ln12, i31 %phi_urem177" [s.cpp:56]   --->   Operation 145 'store' 'store_ln56' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.body123" [s.cpp:56]   --->   Operation 146 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('i') [35]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'i' [38]  (0.427 ns)

 <State 2>: 1.51ns
The critical path consists of the following:
	'load' operation ('phi_mul175_load', s.cpp:59) on local variable 'phi_mul175' [50]  (0 ns)
	'add' operation ('add_ln59', s.cpp:59) [55]  (1.09 ns)
	'store' operation ('store_ln56', s.cpp:56) of variable 'add_ln59', s.cpp:59 on local variable 'phi_mul175' [151]  (0.427 ns)

 <State 3>: 2.85ns
The critical path consists of the following:
	'load' operation ('phi_urem177_load_1', s.cpp:12) on local variable 'phi_urem177' [145]  (0 ns)
	'add' operation ('add_ln12', s.cpp:12) [146]  (1.01 ns)
	'icmp' operation ('icmp_ln12', s.cpp:12) [147]  (0.998 ns)
	'select' operation ('select_ln12', s.cpp:12) [148]  (0.418 ns)
	'store' operation ('store_ln56', s.cpp:56) of variable 'select_ln12', s.cpp:12 on local variable 'phi_urem177' [152]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
