<SPAN class=cloze>[...]</SPAN>Memory accesses occur only as simple load or store instructions that move the data to or from registers (you will see this described as a load/store architecture). Why?