#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon May 22 10:55:21 2023
# Process ID: 3842
# Current directory: /home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea
# Command line: vivado -source synthesis.tcl
# Log file: /home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vivado.log
# Journal file: /home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vivado.jou
# Running On: elija-Frostspark, OS: Linux, CPU Frequency: 3526.730 MHz, CPU Physical cores: 4, Host memory: 16713 MB
#-----------------------------------------------------------
start_gui
source synthesis.tcl
# read_vhdl -vhdl2008 vhdl/arithmetic_units.vhd
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
read_vhdl: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 7713.559 ; gain = 341.309 ; free physical = 10551 ; free virtual = 20731
# read_vhdl -vhdl2008 vhdl/delay_buffer.vhd
# read_vhdl -vhdl2008 vhdl/elastic_components.vhd
# read_vhdl -vhdl2008 vhdl/MemCont.vhd
# read_vhdl -vhdl2008 vhdl/multipliers.vhd
# read_vhdl -vhdl2008 vhdl/mul_wrapper.vhd
# read_vhdl -vhdl2008 vhdl/sharing_components.vhd
# read_vhdl -vhdl2008 vhdl/if_loop_3_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3928
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8432.105 ; gain = 384.766 ; free physical = 9195 ; free virtual = 19659
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'if_loop_3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'icmp_sgt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'icmp_sgt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module '\fork ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branch' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'start_node__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'source' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'sub_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sub_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'cntrlMerge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_notehb' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge_notehb' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-256] done synthesizing module 'cntrlMerge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
INFO: [Synth 8-638] synthesizing module 'source__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'sdiv_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'array_RAM_sdiv_32ns_32ns_32_36_1_U1' of component 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2338]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
	Parameter SIZE bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'sdiv_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'icmp_slt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_slt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized6' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized6' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'end_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-256] done synthesizing module 'if_loop_3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity cntrlMerge does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1596]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source__parameterized0 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:371]
WARNING: [Synth 8-3848] Net n_ready_out in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:23]
WARNING: [Synth 8-3848] Net a_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:31]
WARNING: [Synth 8-3848] Net a_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:32]
WARNING: [Synth 8-3848] Net b_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:41]
WARNING: [Synth 8-3848] Net b_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:42]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:146]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1247]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1243]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1248]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1244]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1269]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1265]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1270]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1266]
WARNING: [Synth 8-7129] Port clk in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][31] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[1] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[0] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_Empty_Ready in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_wrDataPorts_valid[0] in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[1][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module source is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8510.074 ; gain = 462.734 ; free physical = 9032 ; free virtual = 19550
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8524.918 ; gain = 477.578 ; free physical = 9031 ; free virtual = 19549
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8524.918 ; gain = 477.578 ; free physical = 9031 ; free virtual = 19549
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 8524.918 ; gain = 0.000 ; free physical = 9031 ; free virtual = 19549
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8616.676 ; gain = 0.000 ; free physical = 8879 ; free virtual = 19619
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 8616.676 ; gain = 0.000 ; free physical = 8879 ; free virtual = 19619
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 8616.676 ; gain = 569.336 ; free physical = 8958 ; free virtual = 19615
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 8616.676 ; gain = 569.336 ; free physical = 8958 ; free virtual = 19615
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 8616.676 ; gain = 569.336 ; free physical = 8958 ; free virtual = 19615
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 8616.676 ; gain = 569.336 ; free physical = 8954 ; free virtual = 19611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 3     
	   2 Input   31 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 47    
	               31 Bit    Registers := 15    
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 200   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 45    
	   2 Input   31 Bit        Muxes := 18    
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 78    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 8616.676 ; gain = 569.336 ; free physical = 8909 ; free virtual = 19576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 8616.676 ; gain = 569.336 ; free physical = 8887 ; free virtual = 19563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 8616.676 ; gain = 569.336 ; free physical = 8887 ; free virtual = 19558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 8616.676 ; gain = 569.336 ; free physical = 8872 ; free virtual = 19553
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 8616.676 ; gain = 569.336 ; free physical = 8853 ; free virtual = 19540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 8616.676 ; gain = 569.336 ; free physical = 8853 ; free virtual = 19540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 8616.676 ; gain = 569.336 ; free physical = 8852 ; free virtual = 19540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 8616.676 ; gain = 569.336 ; free physical = 8852 ; free virtual = 19540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 8616.676 ; gain = 569.336 ; free physical = 8852 ; free virtual = 19540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 8616.676 ; gain = 569.336 ; free physical = 8852 ; free virtual = 19540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |array_RAM_sdiv_32ns_32ns_32_36_1 |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |array_RAM_sdiv_32ns_32ns_32_36_1_bbox |     1|
|2     |CARRY4                                |    24|
|3     |LUT1                                  |     1|
|4     |LUT2                                  |   143|
|5     |LUT3                                  |   740|
|6     |LUT4                                  |   283|
|7     |LUT5                                  |   281|
|8     |LUT6                                  |   428|
|9     |FDCE                                  |  1877|
|10    |FDPE                                  |    45|
|11    |FDRE                                  |    99|
+------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 8616.676 ; gain = 569.336 ; free physical = 8852 ; free virtual = 19540
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 144 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 8616.676 ; gain = 477.578 ; free physical = 8851 ; free virtual = 19539
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 8616.684 ; gain = 569.336 ; free physical = 8851 ; free virtual = 19539
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 8616.684 ; gain = 0.000 ; free physical = 9114 ; free virtual = 19814
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc:2]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'array_RAM_sdiv_32ns_32ns_32_36_1' instantiated as 'sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2338]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8616.684 ; gain = 0.000 ; free physical = 8966 ; free virtual = 19746
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 87806d5d
INFO: [Common 17-83] Releasing license: Synthesis
173 Infos, 120 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:37 . Memory (MB): peak = 8677.488 ; gain = 963.930 ; free physical = 8578 ; free virtual = 19464
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2529.026; main = 2345.642; forked = 426.595
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9620.109; main = 8677.492; forked = 1003.430
# report_utilization > utilization_post_syn.rpt
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon May 22 10:56:15 2023
| Host         : elija-Frostspark running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_utilization
| Design       : if_loop_3
| Device       : xc7k160tfbg484-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+------------+-----------+-------+
|        Site Type        | Used | Fixed | Prohibited | Available | Util% |
+-------------------------+------+-------+------------+-----------+-------+
| Slice LUTs*             | 1386 |     0 |          0 |    101400 |  1.37 |
|   LUT as Logic          | 1386 |     0 |          0 |    101400 |  1.37 |
|   LUT as Memory         |    0 |     0 |          0 |     35000 |  0.00 |
| Slice Registers         | 2021 |     0 |          0 |    202800 |  1.00 |
|   Register as Flip Flop | 2021 |     0 |          0 |    202800 |  1.00 |
|   Register as Latch     |    0 |     0 |          0 |    202800 |  0.00 |
| F7 Muxes                |    0 |     0 |          0 |     50700 |  0.00 |
| F8 Muxes                |    0 |     0 |          0 |     25350 |  0.00 |
+-------------------------+------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 45    |          Yes |           - |          Set |
| 1877  |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 99    |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |       650 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |       600 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+------------+-----------+-------+
|          Site Type          | Used | Fixed | Prohibited | Available | Util% |
+-----------------------------+------+-------+------------+-----------+-------+
| Bonded IOB                  |    0 |     0 |          0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |          0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |          0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |          0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |          0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |          0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |          0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |          0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |          0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |          0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |          0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |          0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |          0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |          0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |          0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |          0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |          0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |          0 |       285 |  0.00 |
+-----------------------------+------+-------+------------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCTRL   |    0 |     0 |          0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |          0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |          0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |          0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |          0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |          0 |       120 |  0.00 |
| BUFR       |    0 |     0 |          0 |        32 |  0.00 |
+------------+------+-------+------------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |          0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |          0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |          0 |         1 |  0.00 |
| XADC        |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDCE     | 1877 |        Flop & Latch |
| LUT3     |  740 |                 LUT |
| LUT6     |  428 |                 LUT |
| LUT4     |  283 |                 LUT |
| LUT5     |  281 |                 LUT |
| LUT2     |  143 |                 LUT |
| FDRE     |   99 |        Flop & Latch |
| FDPE     |   45 |        Flop & Latch |
| CARRY4   |   24 |          CarryLogic |
| LUT1     |    1 |                 LUT |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------------------------------+------+
|             Ref Name             | Used |
+----------------------------------+------+
| array_RAM_sdiv_32ns_32ns_32_36_1 |    1 |
+----------------------------------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_syn.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon May 22 10:56:19 2023
| Host         : elija-Frostspark running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing
| Design       : if_loop_3
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.071ns  (required time - arrival time)
  Source:                 n/startBuff/oehb1/data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            n/startBuff/oehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 1.122ns (31.508%)  route 2.439ns (68.492%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 6.638 - 6.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2021, unset)         0.672     0.672    n/startBuff/oehb1/clk
                         FDCE                                         r  n/startBuff/oehb1/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.209     0.881 r  n/startBuff/oehb1/data_reg_reg[0]/Q
                         net (fo=5, unplaced)         0.378     1.259    icmp_0/Q[0]
                         LUT2 (Prop_lut2_I0_O)        0.165     1.424 r  icmp_0/reg_value_i_36/O
                         net (fo=1, unplaced)         0.000     1.424    icmp_0/reg_value_i_36_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.353     1.777 r  icmp_0/reg_value_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.008     1.785    icmp_0/reg_value_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.845 r  icmp_0/reg_value_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.000     1.845    icmp_0/reg_value_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.905 r  icmp_0/reg_value_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     1.905    icmp_0/reg_value_reg_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.965 f  icmp_0/reg_value_reg_i_4/CO[3]
                         net (fo=15, unplaced)        0.571     2.536    phiC_12/oehb1/dataOutArray[0][0]
                         LUT4 (Prop_lut4_I0_O)        0.056     2.592 r  phiC_12/oehb1/reg_value_i_4__0/O
                         net (fo=2, unplaced)         0.351     2.943    n/startBuff/oehb1/reg_value_reg_4
                         LUT6 (Prop_lut6_I1_O)        0.053     2.996 f  n/startBuff/oehb1/reg_value_i_3__3/O
                         net (fo=2, unplaced)         0.351     3.347    n/startBuff/oehb1/reg_value_i_3__3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.053     3.400 r  n/startBuff/oehb1/full_reg_i_2/O
                         net (fo=4, unplaced)         0.364     3.764    n/startBuff/oehb1/oehb1_ready
                         LUT3 (Prop_lut3_I0_O)        0.053     3.817 r  n/startBuff/oehb1/data_reg[31]_i_1/O
                         net (fo=32, unplaced)        0.416     4.233    n/startBuff/oehb1/reg_en
                         FDCE                                         r  n/startBuff/oehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=2021, unset)         0.638     6.638    n/startBuff/oehb1/clk
                         FDCE                                         r  n/startBuff/oehb1/data_reg_reg[0]/C
                         clock pessimism              0.000     6.638    
                         clock uncertainty           -0.035     6.603    
                         FDCE (Setup_fdce_C_CE)      -0.299     6.304    n/startBuff/oehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.304    
                         arrival time                          -4.233    
  -------------------------------------------------------------------
                         slack                                  2.071    




# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design
INFO: [DRC 23-27] Running DRC with 4 threads
ERROR: [DRC INBB-3] Black Box Instances: Cell 'sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1' of type 'array_RAM_sdiv_32ns_32ns_32_36_1' has undefined contents and is considered a black box.  The contents of this cell must be defined for opt_design to complete successfully.
INFO: [Project 1-461] DRC finished with 1 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run.
INFO: [Common 17-83] Releasing license: Implementation
5 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
opt_design failed
ERROR: [Common 17-39] 'opt_design' failed due to earlier errors.

    while executing
"opt_design"
    (file "synthesis.tcl" line 26)
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 22 10:57:40 2023...
