<div id="pf4c" class="pf w0 h0" data-page-no="4c"><div class="pc pc4c w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg4c.png"/><div class="t m0 x9 h1b y2d7 ff1 fsc fc0 sc0 ls0 ws0">3.6.3.1<span class="_ _b"> </span>SRAM Sizes</div><div class="t m0 x9 hf ybf ff3 fs5 fc0 sc0 ls0 ws0">This device contains SRAM which could be accessed by bus masters through the cross-</div><div class="t m0 x9 hf y282 ff3 fs5 fc0 sc0 ls0 ws0">bar switch. The amount of SRAM for the devices covered in this document is shown in</div><div class="t m0 x9 hf y283 ff3 fs5 fc0 sc0 ls0 ws0">the following table.</div><div class="t m0 x2a h9 y284 ff1 fs2 fc0 sc0 ls0 ws0">Table 3-30.<span class="_ _1a"> </span>KL25 SRAM memory size</div><div class="t m0 x3b h10 y285 ff1 fs4 fc0 sc0 ls0 ws0">Device<span class="_ _ee"> </span>SRAM (KB)</div><div class="t m0 xd0 h7 y286 ff2 fs4 fc0 sc0 ls0 ws1d3">MKL25Z32VFM4 4</div><div class="t m0 xd0 h7 y595 ff2 fs4 fc0 sc0 ls0 ws1d3">MKL25Z64VFM4 8</div><div class="t m0 xd1 h7 y596 ff2 fs4 fc0 sc0 ls0 ws1d4">MKL25Z128VFM4 16</div><div class="t m0 xd0 h7 y597 ff2 fs4 fc0 sc0 ls0 ws1d5">MKL25Z32VFT4 4</div><div class="t m0 xd0 h7 y598 ff2 fs4 fc0 sc0 ls0 ws1d5">MKL25Z64VFT4 8</div><div class="t m0 xd1 h7 y599 ff2 fs4 fc0 sc0 ls0 ws1d6">MKL25Z128VFT4 16</div><div class="t m0 xd0 h7 y59a ff2 fs4 fc0 sc0 ls0 ws1d7">MKL25Z32VLH4 4</div><div class="t m0 xd0 h7 y59b ff2 fs4 fc0 sc0 ls0 ws1d7">MKL25Z64VLH4 8</div><div class="t m0 xd1 h7 y59c ff2 fs4 fc0 sc0 ls0 ws1d8">MKL25Z128VLH4 16</div><div class="t m0 xd0 h7 y59d ff2 fs4 fc0 sc0 ls0 ws1d9">MKL25Z32VLK4 4</div><div class="t m0 xd0 h7 y59e ff2 fs4 fc0 sc0 ls0 ws1d9">MKL25Z64VLK4 8</div><div class="t m0 xd1 h7 y59f ff2 fs4 fc0 sc0 ls0 ws1da">MKL25Z128VLK4 16</div><div class="t m0 x9 h1b y5a0 ff1 fsc fc0 sc0 ls0 ws0">3.6.3.2<span class="_ _b"> </span>SRAM Ranges</div><div class="t m0 x9 hf y5a1 ff3 fs5 fc0 sc0 ls0 ws0">The on-chip SRAM is split into two ranges, 1/4 is allocated SRAM_L and 3/4 is allocated</div><div class="t m0 x9 hf y5a2 ff3 fs5 fc0 sc0 ls0 ws0">to SRAM_U.</div><div class="t m0 x9 hf y5a3 ff3 fs5 fc0 sc0 ls0 ws0">The on-chip RAM is implemented such that the SRAM_L and SRAM_U ranges form a</div><div class="t m0 x9 hf y5a4 ff3 fs5 fc0 sc0 ls0 ws0">contiguous block in the memory map. As such:</div><div class="t m0 x33 hf y5a5 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>SRAM_L is anchored to 0x1FFF_FFFF and occupies the space before this ending</div><div class="t m0 x34 hf y5a6 ff3 fs5 fc0 sc0 ls0">address.</div><div class="t m0 x33 hf y5a7 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>SRAM_U is anchored to 0x2000_0000 and occupies the space after this beginning</div><div class="t m0 x34 hf y5a8 ff3 fs5 fc0 sc0 ls0">address.</div><div class="t m0 x9 hf y5a9 ff3 fs5 fc0 sc0 ls0 ws0">Valid address ranges for SRAM_L and SRAM_U are then defined as:</div><div class="t m0 x33 hf y5aa ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>SRAM_L = [0x2000_0000–(SRAM_size/4)] to 0x1FFF_FFFF</div><div class="t m0 x33 hf y5ab ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>SRAM_U = 0x2000_0000 to [0x2000_0000+(SRAM_size*(3/4))-1]</div><div class="t m0 x9 hf y5ac ff3 fs5 fc0 sc0 ls0 ws0">This is illustrated in the following figure.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Memories and Memory Interfaces</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">76<span class="_ _9"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
