{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524824992103 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524824992108 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 27 19:29:51 2018 " "Processing started: Fri Apr 27 19:29:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524824992108 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524824992108 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor_p3 -c processor_p3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor_p3 -c processor_p3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524824992108 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1524824992331 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1524824992331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/eight_to_sixteen/eight_to_sixteen.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/eight_to_sixteen/eight_to_sixteen.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_to_sixteen " "Found entity 1: eight_to_sixteen" {  } { { "../eight_to_sixteen/eight_to_sixteen.v" "" { Text "/export/home/016/a0169654/SIMPLE/eight_to_sixteen/eight_to_sixteen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524825000177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524825000177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/SZCV/SZCV.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/SZCV/SZCV.v" { { "Info" "ISGN_ENTITY_NAME" "1 SZCV " "Found entity 1: SZCV" {  } { { "../SZCV/SZCV.v" "" { Text "/export/home/016/a0169654/SIMPLE/SZCV/SZCV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524825000189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524825000189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/LED/LED.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/LED/LED.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED " "Found entity 1: LED" {  } { { "../LED/LED.v" "" { Text "/export/home/016/a0169654/SIMPLE/LED/LED.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524825000200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524825000200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/control_unit/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/control_unit/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../control_unit/control_unit.v" "" { Text "/export/home/016/a0169654/SIMPLE/control_unit/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524825000210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524825000210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/phase_counter/phase_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/phase_counter/phase_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_counter " "Found entity 1: phase_counter" {  } { { "../phase_counter/phase_counter.v" "" { Text "/export/home/016/a0169654/SIMPLE/phase_counter/phase_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524825000220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524825000220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/data_selecter_controller/data_selecter_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/data_selecter_controller/data_selecter_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_selecter_controller " "Found entity 1: data_selecter_controller" {  } { { "../data_selecter_controller/data_selecter_controller.v" "" { Text "/export/home/016/a0169654/SIMPLE/data_selecter_controller/data_selecter_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524825000232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524825000232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/data_selecter/data_selecter.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/data_selecter/data_selecter.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_selecter " "Found entity 1: data_selecter" {  } { { "../data_selecter/data_selecter.v" "" { Text "/export/home/016/a0169654/SIMPLE/data_selecter/data_selecter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524825000243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524825000243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/ALU/ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/ALU/ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU/ALU.v" "" { Text "/export/home/016/a0169654/SIMPLE/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524825000255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524825000255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/AR/AR.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/AR/AR.v" { { "Info" "ISGN_ENTITY_NAME" "1 AR " "Found entity 1: AR" {  } { { "../AR/AR.v" "" { Text "/export/home/016/a0169654/SIMPLE/AR/AR.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524825000266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524825000266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/BR/BR.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/BR/BR.v" { { "Info" "ISGN_ENTITY_NAME" "1 BR " "Found entity 1: BR" {  } { { "../BR/BR.v" "" { Text "/export/home/016/a0169654/SIMPLE/BR/BR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524825000278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524825000278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_p3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file processor_p3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 processor_p3 " "Found entity 1: processor_p3" {  } { { "processor_p3.bdf" "" { Schematic "/export/home/016/a0169654/SIMPLE/processor_p3/processor_p3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524825000286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524825000286 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor_p3 " "Elaborating entity \"processor_p3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524825000361 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "exec " "Pin \"exec\" not connected" {  } { { "processor_p3.bdf" "" { Schematic "/export/home/016/a0169654/SIMPLE/processor_p3/processor_p3.bdf" { { 128 -536 -368 144 "exec" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1524825000366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED LED:inst " "Elaborating entity \"LED\" for hierarchy \"LED:inst\"" {  } { { "processor_p3.bdf" "inst" { Schematic "/export/home/016/a0169654/SIMPLE/processor_p3/processor_p3.bdf" { { -144 712 880 -32 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524825000385 ""}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "decode4_8 decode4_8 LED.v(8) " "Verilog HDL warning at LED.v(8): variable decode4_8 in static task or function decode4_8 may have unintended latch behavior" {  } { { "../LED/LED.v" "" { Text "/export/home/016/a0169654/SIMPLE/LED/LED.v" 8 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1524825000389 "|processor_p3|LED:inst"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "decode4_8 LED.v(8) " "Verilog HDL Function Declaration warning at LED.v(8): function \"decode4_8\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "../LED/LED.v" "" { Text "/export/home/016/a0169654/SIMPLE/LED/LED.v" 8 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Analysis & Synthesis" 0 -1 1524825000389 "|processor_p3|LED:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "decode4_8 0 LED.v(8) " "Net \"decode4_8\" at LED.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../LED/LED.v" "" { Text "/export/home/016/a0169654/SIMPLE/LED/LED.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1524825000389 "|processor_p3|LED:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AR AR:inst10 " "Elaborating entity \"AR\" for hierarchy \"AR:inst10\"" {  } { { "processor_p3.bdf" "inst10" { Schematic "/export/home/016/a0169654/SIMPLE/processor_p3/processor_p3.bdf" { { 384 368 648 496 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524825000392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst15 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst15\"" {  } { { "processor_p3.bdf" "inst15" { Schematic "/export/home/016/a0169654/SIMPLE/processor_p3/processor_p3.bdf" { { 384 1072 1256 624 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524825000396 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "plus_result ALU.v(11) " "Verilog HDL or VHDL warning at ALU.v(11): object \"plus_result\" assigned a value but never read" {  } { { "../ALU/ALU.v" "" { Text "/export/home/016/a0169654/SIMPLE/ALU/ALU.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524825000399 "|processor_p3|ALU:inst15"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "minus_result ALU.v(12) " "Verilog HDL or VHDL warning at ALU.v(12): object \"minus_result\" assigned a value but never read" {  } { { "../ALU/ALU.v" "" { Text "/export/home/016/a0169654/SIMPLE/ALU/ALU.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524825000399 "|processor_p3|ALU:inst15"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SLL_result ALU.v(14) " "Verilog HDL or VHDL warning at ALU.v(14): object \"SLL_result\" assigned a value but never read" {  } { { "../ALU/ALU.v" "" { Text "/export/home/016/a0169654/SIMPLE/ALU/ALU.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524825000399 "|processor_p3|ALU:inst15"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SLR_result ALU.v(15) " "Verilog HDL or VHDL warning at ALU.v(15): object \"SLR_result\" assigned a value but never read" {  } { { "../ALU/ALU.v" "" { Text "/export/home/016/a0169654/SIMPLE/ALU/ALU.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524825000399 "|processor_p3|ALU:inst15"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SRL_result ALU.v(16) " "Verilog HDL or VHDL warning at ALU.v(16): object \"SRL_result\" assigned a value but never read" {  } { { "../ALU/ALU.v" "" { Text "/export/home/016/a0169654/SIMPLE/ALU/ALU.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524825000399 "|processor_p3|ALU:inst15"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SRR_result ALU.v(17) " "Verilog HDL or VHDL warning at ALU.v(17): object \"SRR_result\" assigned a value but never read" {  } { { "../ALU/ALU.v" "" { Text "/export/home/016/a0169654/SIMPLE/ALU/ALU.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524825000399 "|processor_p3|ALU:inst15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 ALU.v(115) " "Verilog HDL assignment warning at ALU.v(115): truncated value with size 16 to match size of target (1)" {  } { { "../ALU/ALU.v" "" { Text "/export/home/016/a0169654/SIMPLE/ALU/ALU.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524825000399 "|processor_p3|ALU:inst15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SZCV SZCV:inst3 " "Elaborating entity \"SZCV\" for hierarchy \"SZCV:inst3\"" {  } { { "processor_p3.bdf" "inst3" { Schematic "/export/home/016/a0169654/SIMPLE/processor_p3/processor_p3.bdf" { { 488 1344 1488 664 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524825000402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_selecter data_selecter:inst13 " "Elaborating entity \"data_selecter\" for hierarchy \"data_selecter:inst13\"" {  } { { "processor_p3.bdf" "inst13" { Schematic "/export/home/016/a0169654/SIMPLE/processor_p3/processor_p3.bdf" { { 552 728 912 664 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524825000407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BR BR:inst11 " "Elaborating entity \"BR\" for hierarchy \"BR:inst11\"" {  } { { "processor_p3.bdf" "inst11" { Schematic "/export/home/016/a0169654/SIMPLE/processor_p3/processor_p3.bdf" { { 552 368 648 664 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524825000412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_to_sixteen eight_to_sixteen:inst14 " "Elaborating entity \"eight_to_sixteen\" for hierarchy \"eight_to_sixteen:inst14\"" {  } { { "processor_p3.bdf" "inst14" { Schematic "/export/home/016/a0169654/SIMPLE/processor_p3/processor_p3.bdf" { { 240 424 624 320 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524825000418 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "selecter VCC " "Pin \"selecter\" is stuck at VCC" {  } { { "processor_p3.bdf" "" { Schematic "/export/home/016/a0169654/SIMPLE/processor_p3/processor_p3.bdf" { { -104 1048 1224 -88 "selecter" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524825001305 "|processor_p3|selecter"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[24\] GND " "Pin \"LED\[24\]\" is stuck at GND" {  } { { "processor_p3.bdf" "" { Schematic "/export/home/016/a0169654/SIMPLE/processor_p3/processor_p3.bdf" { { -120 1048 1224 -104 "LED\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524825001305 "|processor_p3|LED[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[16\] GND " "Pin \"LED\[16\]\" is stuck at GND" {  } { { "processor_p3.bdf" "" { Schematic "/export/home/016/a0169654/SIMPLE/processor_p3/processor_p3.bdf" { { -120 1048 1224 -104 "LED\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524825001305 "|processor_p3|LED[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "processor_p3.bdf" "" { Schematic "/export/home/016/a0169654/SIMPLE/processor_p3/processor_p3.bdf" { { -120 1048 1224 -104 "LED\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524825001305 "|processor_p3|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "processor_p3.bdf" "" { Schematic "/export/home/016/a0169654/SIMPLE/processor_p3/processor_p3.bdf" { { -120 1048 1224 -104 "LED\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524825001305 "|processor_p3|LED[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1524825001305 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1524825001364 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1524825002525 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524825002525 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "exec " "No output dependent on input pin \"exec\"" {  } { { "processor_p3.bdf" "" { Schematic "/export/home/016/a0169654/SIMPLE/processor_p3/processor_p3.bdf" { { 128 -536 -368 144 "exec" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524825002642 "|processor_p3|exec"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1524825002642 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "795 " "Implemented 795 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "71 " "Implemented 71 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1524825002642 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1524825002642 ""} { "Info" "ICUT_CUT_TM_LCELLS" "666 " "Implemented 666 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1524825002642 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1524825002642 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1068 " "Peak virtual memory: 1068 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524825002684 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 27 19:30:02 2018 " "Processing ended: Fri Apr 27 19:30:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524825002684 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524825002684 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524825002684 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524825002684 ""}
