#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Jul 28 08:09:56 2016
# Process ID: 3964
# Current directory: D:/SMartCart/hdl_prj/vivado_ip_prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2904 D:\SMartCart\hdl_prj\vivado_ip_prj\vivado_prj.xpr
# Log file: D:/SMartCart/hdl_prj/vivado_ip_prj/vivado.log
# Journal file: D:/SMartCart/hdl_prj/vivado_ip_prj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.xpr
INFO: [Project 1-313] Project file moved from 'D:/Matlab_Vhd/hdl_prj/vivado_ip_prj' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/matlab_vhd/hdl_prj/vivado_ip_prj/ipcore/head_ip_v1_0'.
INFO: [Project 1-230] Project 'vivado_prj.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/matlab_vhd/hdl_prj/vivado_ip_prj/ipcore/head_ip_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/SMartCart/hdl_prj/ip_repo/switch_IO_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SMartCart/hdl_prj/vivado_ip_prj/ipcore'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SMartCart/hdl_prj/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:head_ip:1.0'. The one found in IP location 'd:/SMartCart/hdl_prj/vivado_ip_prj/ipcore/head_ip_v1_0' will take precedence over the same IP in location d:/SMartCart/hdl_prj/ip_repo/head_ip_v1_0
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system_top.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_top_clk_wiz_0_0
system_top_processing_system7_0_0
system_top_proc_sys_reset_0_0
system_top_xlconcat_0_0
system_top_xbar_0
system_top_auto_pc_0

open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 829.395 ; gain = 181.352
report_ip_status -name ip_status 
upgrade_ip [get_ips  {system_top_proc_sys_reset_0_0 system_top_clk_wiz_0_0 system_top_processing_system7_0_0 system_top_axi_interconnect_0_0 system_top_xlconcat_0_0}]
Upgrading 'D:/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/system_top.bd'
Adding component instance block -- xilinx.com:ip:clk_wiz:5.1 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:user:switch_IO:1.0 - switch_IO_0
Adding component instance block -- xilinx.com:ip:head_ip:1.0 - head_ip_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system_top> from BD file <D:/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/system_top.bd>
INFO: [IP_Flow 19-3422] Upgraded system_top_axi_interconnect_0_0 (AXI Interconnect 2.1) from revision 6 to revision 8
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'd:/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_axi_interconnect_0_0/system_top_axi_interconnect_0_0.upgrade_log'.
INFO: [IP_Flow 19-1972] Upgraded system_top_clk_wiz_0_0 from Clocking Wizard 5.1 to Clocking Wizard 5.2
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'd:/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0.upgrade_log'.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded system_top_proc_sys_reset_0_0 (Processor System Reset 5.0) from revision 7 to revision 8
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'd:/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/system_top_proc_sys_reset_0_0.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded system_top_processing_system7_0_0 (ZYNQ7 Processing System 5.5) from revision 1 to revision 3
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'd:/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/system_top_processing_system7_0_0.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded system_top_xlconcat_0_0 (Concat 2.1) from revision 1 to revision 2
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'd:/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_xlconcat_0_0/system_top_xlconcat_0_0.upgrade_log'.
Wrote  : <D:/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/system_top.bd> 
upgrade_ip: Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 957.613 ; gain = 121.176
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propgated value(50). Command ignored
VHDL Output written to : D:/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top.vhd
VHDL Output written to : D:/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top_wrapper.vhd
Wrote  : <D:/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/system_top.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_top_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_top_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'system_top_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_top_clk_wiz_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_top_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_proc_sys_reset_0_0'...
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_top_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'system_top_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_top_proc_sys_reset_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_top_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_top_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] system_top_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'system_top_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_top_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_top_head_ip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_head_ip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_top_head_ip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'system_top_head_ip_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block head_ip_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_top_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_top_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_top_xlconcat_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_top_switch_IO_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_switch_IO_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_top_switch_IO_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'system_top_switch_IO_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block switch_IO_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_top_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_top_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_top_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_top_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_top_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_top_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_top_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file D:/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hw_handoff/system_top.hwh
Generated Block Design Tcl file D:/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hw_handoff/system_top_bd.tcl
Generated Hardware Definition File D:/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top.hwdef
[Thu Jul 28 08:11:38 2016] Launched synth_1...
Run output will be captured here: D:/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/runme.log
[Thu Jul 28 08:11:38 2016] Launched impl_1...
Run output will be captured here: D:/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1185.707 ; gain = 198.625
file copy -force D:/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.runs/impl_1/system_top_wrapper.sysdef D:/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.sdk/system_top_wrapper.hdf

launch_sdk -workspace D:/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.sdk -hwspec D:/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.sdk/system_top_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.sdk -hwspec D:/SMartCart/hdl_prj/vivado_ip_prj/vivado_prj.sdk/system_top_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 28 12:52:42 2016...
