

================================================================
== Vitis HLS Report for 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_138_2'
================================================================
* Date:           Fri May 24 13:42:56 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_userdma.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_138_2  |        ?|        ?|        21|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    817|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    127|    -|
|Register         |        -|    -|    1984|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1984|   1040|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+-----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+-----+------------+------------+
    |add_ln142_1_fu_342_p2               |         +|   0|  0|   68|          61|          61|
    |add_ln142_2_fu_361_p2               |         +|   0|  0|   71|          64|          64|
    |add_ln142_fu_250_p2                 |         +|   0|  0|   39|          32|           2|
    |add_ln144_1_fu_324_p2               |         +|   0|  0|   71|          64|          64|
    |add_ln144_fu_311_p2                 |         +|   0|  0|   68|          61|          61|
    |add_ln147_fu_272_p2                 |         +|   0|  0|   39|          32|           1|
    |final_m2s_len_1_fu_436_p2           |         +|   0|  0|   39|          32|           2|
    |i_2_fu_241_p2                       |         +|   0|  0|   14|           6|           1|
    |ap_block_state22_pp0_stage0_iter21  |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op110_read_state20     |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op111_read_state20     |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op76_readreq_state4    |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op79_readreq_state4    |       and|   0|  0|    2|           1|           1|
    |out_val_last_V_fu_413_p2            |       and|   0|  0|    2|           1|           1|
    |icmp_ln138_fu_236_p2                |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln150_1_fu_293_p2              |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln150_fu_407_p2                |      icmp|   0|  0|   18|          32|           6|
    |icmp_ln155_fu_418_p2                |      icmp|   0|  0|   18|          32|          32|
    |lshr_ln142_fu_396_p2                |      lshr|   0|  0|  182|          64|          64|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|    2|           1|           1|
    |ap_block_state20_pp0_stage0_iter19  |        or|   0|  0|    2|           1|           1|
    |ap_block_state4_io                  |        or|   0|  0|    2|           1|           1|
    |or_ln142_fu_355_p2                  |        or|   0|  0|   64|          64|           3|
    |a_2_fu_286_p3                       |    select|   0|  0|   32|           1|          32|
    |high_2_fu_265_p3                    |    select|   0|  0|    2|           1|           1|
    |select_ln147_fu_278_p3              |    select|   0|  0|   32|           1|          32|
    |ap_enable_pp0                       |       xor|   0|  0|    2|           1|           2|
    |xor_ln145_fu_259_p2                 |       xor|   0|  0|    2|           1|           2|
    +------------------------------------+----------+----+---+-----+------------+------------+
    |Total                               |          |   0|  0|  817|         623|         504|
    +------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |a_fu_98                                  |   9|          2|   32|         64|
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_phi_mux_high_phi_fu_189_p4            |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter21_phi_ln112_reg_197  |  14|          3|   64|        192|
    |final_m2s_len_fu_94                      |   9|          2|   32|         64|
    |gmem1_blk_n_AR                           |   9|          2|    1|          2|
    |gmem1_blk_n_R                            |   9|          2|    1|          2|
    |high_reg_185                             |   9|          2|    1|          2|
    |i_fu_102                                 |   9|          2|    6|         12|
    |m_axi_gmem1_ARADDR                       |  14|          3|   64|        192|
    |outbuf_blk_n                             |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 127|         28|  206|        540|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |a_fu_98                                  |  32|   0|   32|          0|
    |a_load_2_reg_511                         |  32|   0|   32|          0|
    |add_ln142_reg_516                        |  32|   0|   32|          0|
    |ap_CS_fsm                                |   1|   0|    1|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg         |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_phi_ln112_reg_197  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter11_phi_ln112_reg_197  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter12_phi_ln112_reg_197  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter13_phi_ln112_reg_197  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter14_phi_ln112_reg_197  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter15_phi_ln112_reg_197  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter16_phi_ln112_reg_197  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter17_phi_ln112_reg_197  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter18_phi_ln112_reg_197  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter19_phi_ln112_reg_197  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_phi_ln112_reg_197   |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter20_phi_ln112_reg_197  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter21_phi_ln112_reg_197  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_phi_ln112_reg_197   |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter3_phi_ln112_reg_197   |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter4_phi_ln112_reg_197   |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter5_phi_ln112_reg_197   |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter6_phi_ln112_reg_197   |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter7_phi_ln112_reg_197   |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter8_phi_ln112_reg_197   |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter9_phi_ln112_reg_197   |  64|   0|   64|          0|
    |final_m2s_len_fu_94                      |  32|   0|   32|          0|
    |gmem1_addr_1_read_reg_553                |  64|   0|   64|          0|
    |gmem1_addr_read_reg_558                  |  64|   0|   64|          0|
    |high_2_reg_521                           |   1|   0|    1|          0|
    |high_reg_185                             |   1|   0|    1|          0|
    |i_fu_102                                 |   6|   0|    6|          0|
    |icmp_ln138_reg_507                       |   1|   0|    1|          0|
    |icmp_ln150_1_reg_526                     |   1|   0|    1|          0|
    |select_ln119_cast_reg_502                |  12|   0|   32|         20|
    |trunc_ln142_2_reg_536                    |  61|   0|   61|          0|
    |trunc_ln4_reg_531                        |  61|   0|   61|          0|
    |zext_ln142_cast_reg_497                  |   6|   0|   64|         58|
    |high_reg_185                             |  64|  32|    1|          0|
    |icmp_ln138_reg_507                       |  64|  32|    1|          0|
    |icmp_ln150_1_reg_526                     |  64|  32|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |1984|  96| 1873|         78|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  paralleltostreamwithburst_Pipeline_VITIS_LOOP_138_2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  paralleltostreamwithburst_Pipeline_VITIS_LOOP_138_2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  paralleltostreamwithburst_Pipeline_VITIS_LOOP_138_2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  paralleltostreamwithburst_Pipeline_VITIS_LOOP_138_2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  paralleltostreamwithburst_Pipeline_VITIS_LOOP_138_2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  paralleltostreamwithburst_Pipeline_VITIS_LOOP_138_2|  return value|
|m_axi_gmem1_AWVALID    |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|   32|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|   64|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|    8|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|   32|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|   64|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RFIFONUM   |   in|   10|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|       m_axi|                                                gmem1|       pointer|
|outbuf_din             |  out|   35|     ap_fifo|                                               outbuf|       pointer|
|outbuf_num_data_valid  |   in|    7|     ap_fifo|                                               outbuf|       pointer|
|outbuf_fifo_cap        |   in|    7|     ap_fifo|                                               outbuf|       pointer|
|outbuf_full_n          |   in|    1|     ap_fifo|                                               outbuf|       pointer|
|outbuf_write           |  out|    1|     ap_fifo|                                               outbuf|       pointer|
|final_m2s_len_4        |   in|   32|     ap_none|                                      final_m2s_len_4|        scalar|
|count_1                |   in|   32|     ap_none|                                              count_1|        scalar|
|even                   |   in|    1|     ap_none|                                                 even|        scalar|
|sub50                  |   in|   32|     ap_none|                                                sub50|        scalar|
|select_ln119           |   in|   12|     ap_none|                                         select_ln119|        scalar|
|in_memory_addr_0_idx   |   in|   61|     ap_none|                                 in_memory_addr_0_idx|        scalar|
|in_memory              |   in|   64|     ap_none|                                            in_memory|        scalar|
|zext_ln142             |   in|    6|     ap_none|                                           zext_ln142|        scalar|
+-----------------------+-----+-----+------------+-----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 1, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%final_m2s_len = alloca i32 1"   --->   Operation 24 'alloca' 'final_m2s_len' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%a = alloca i32 1"   --->   Operation 25 'alloca' 'a' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 26 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln142_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln142"   --->   Operation 27 'read' 'zext_ln142_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%in_memory_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_memory"   --->   Operation 28 'read' 'in_memory_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%in_memory_addr_0_idx_read = read i61 @_ssdm_op_Read.ap_auto.i61, i61 %in_memory_addr_0_idx"   --->   Operation 29 'read' 'in_memory_addr_0_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%select_ln119_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %select_ln119"   --->   Operation 30 'read' 'select_ln119_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sub50_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub50"   --->   Operation 31 'read' 'sub50_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%even_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %even"   --->   Operation 32 'read' 'even_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%count_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %count_1"   --->   Operation 33 'read' 'count_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%final_m2s_len_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %final_m2s_len_4"   --->   Operation 34 'read' 'final_m2s_len_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln142_cast = zext i6 %zext_ln142_read"   --->   Operation 35 'zext' 'zext_ln142_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%select_ln119_cast = zext i12 %select_ln119_read"   --->   Operation 36 'zext' 'select_ln119_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem1, void @empty_4, i32 0, i32 0, void @empty_3, i32 10, i32 1024, void @empty_0, void @empty_1, void @empty_3, i32 16, i32 16, i32 32, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i35 %outbuf, void @empty_16, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %a"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %final_m2s_len_4_read, i32 %final_m2s_len"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 42 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.83>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%high = phi i1 0, void %newFuncRoot, i1 %high_2, void %if.end33"   --->   Operation 43 'phi' 'high' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%i_1 = load i6 %i" [userdma.cpp:138]   --->   Operation 44 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i6 %i_1" [userdma.cpp:138]   --->   Operation 45 'zext' 'zext_ln138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (2.47ns)   --->   "%icmp_ln138 = icmp_slt  i32 %zext_ln138, i32 %count_1_read" [userdma.cpp:138]   --->   Operation 46 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.82ns)   --->   "%i_2 = add i6 %i_1, i6 1" [userdma.cpp:138]   --->   Operation 47 'add' 'i_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %icmp_ln138, void %for.end.loopexit_ifconv.exitStub, void %for.body.split" [userdma.cpp:138]   --->   Operation 48 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [userdma.cpp:139]   --->   Operation 49 'specpipeline' 'specpipeline_ln139' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln120 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [userdma.cpp:120]   --->   Operation 50 'specloopname' 'specloopname_ln120' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%a_load_2 = load i32 %a" [userdma.cpp:142]   --->   Operation 51 'load' 'a_load_2' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %high, void %if.else27, void %if.then24" [userdma.cpp:141]   --->   Operation 52 'br' 'br_ln141' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (2.55ns)   --->   "%add_ln142 = add i32 %a_load_2, i32 4294967295" [userdma.cpp:142]   --->   Operation 53 'add' 'add_ln142' <Predicate = (icmp_ln138 & high)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%a_load = load i32 %a" [userdma.cpp:147]   --->   Operation 54 'load' 'a_load' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node high_2)   --->   "%xor_ln145 = xor i1 %high, i1 1" [userdma.cpp:145]   --->   Operation 55 'xor' 'xor_ln145' <Predicate = (icmp_ln138 & even_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.99ns) (out node of the LUT)   --->   "%high_2 = select i1 %even_read, i1 %xor_ln145, i1 %high" [userdma.cpp:145]   --->   Operation 56 'select' 'high_2' <Predicate = (icmp_ln138)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (2.55ns)   --->   "%add_ln147 = add i32 %a_load, i32 1" [userdma.cpp:147]   --->   Operation 57 'add' 'add_ln147' <Predicate = (icmp_ln138)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node a_2)   --->   "%select_ln147 = select i1 %high_2, i32 %add_ln147, i32 %a_load" [userdma.cpp:147]   --->   Operation 58 'select' 'select_ln147' <Predicate = (icmp_ln138 & even_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.69ns) (out node of the LUT)   --->   "%a_2 = select i1 %even_read, i32 %select_ln147, i32 %add_ln147" [userdma.cpp:147]   --->   Operation 59 'select' 'a_2' <Predicate = (icmp_ln138)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (2.47ns)   --->   "%icmp_ln150_1 = icmp_eq  i32 %zext_ln138, i32 %sub50_read" [userdma.cpp:150]   --->   Operation 60 'icmp' 'icmp_ln150_1' <Predicate = (icmp_ln138)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln138 = store i6 %i_2, i6 %i" [userdma.cpp:138]   --->   Operation 61 'store' 'store_ln138' <Predicate = (icmp_ln138)> <Delay = 1.58>
ST_2 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln138 = store i32 %a_2, i32 %a" [userdma.cpp:138]   --->   Operation 62 'store' 'store_ln138' <Predicate = (icmp_ln138)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.96>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln144 = sext i32 %a_load_2" [userdma.cpp:144]   --->   Operation 63 'sext' 'sext_ln144' <Predicate = (icmp_ln138 & !high)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (3.44ns)   --->   "%add_ln144 = add i61 %in_memory_addr_0_idx_read, i61 %sext_ln144" [userdma.cpp:144]   --->   Operation 64 'add' 'add_ln144' <Predicate = (icmp_ln138 & !high)> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 %add_ln144, i3 0" [userdma.cpp:144]   --->   Operation 65 'bitconcatenate' 'shl_ln3' <Predicate = (icmp_ln138 & !high)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (3.52ns)   --->   "%add_ln144_1 = add i64 %shl_ln3, i64 %in_memory_read" [userdma.cpp:144]   --->   Operation 66 'add' 'add_ln144_1' <Predicate = (icmp_ln138 & !high)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln144_1, i32 3, i32 63" [userdma.cpp:144]   --->   Operation 67 'partselect' 'trunc_ln4' <Predicate = (icmp_ln138 & !high)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln142 = sext i32 %add_ln142" [userdma.cpp:142]   --->   Operation 68 'sext' 'sext_ln142' <Predicate = (icmp_ln138 & high)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (3.44ns)   --->   "%add_ln142_1 = add i61 %in_memory_addr_0_idx_read, i61 %sext_ln142" [userdma.cpp:142]   --->   Operation 69 'add' 'add_ln142_1' <Predicate = (icmp_ln138 & high)> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln142_2)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 %add_ln142_1, i3 0" [userdma.cpp:142]   --->   Operation 70 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln138 & high)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node add_ln142_2)   --->   "%or_ln142 = or i64 %shl_ln, i64 4" [userdma.cpp:142]   --->   Operation 71 'or' 'or_ln142' <Predicate = (icmp_ln138 & high)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln142_2 = add i64 %or_ln142, i64 %in_memory_read" [userdma.cpp:142]   --->   Operation 72 'add' 'add_ln142_2' <Predicate = (icmp_ln138 & high)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln142_2 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln142_2, i32 3, i32 63" [userdma.cpp:142]   --->   Operation 73 'partselect' 'trunc_ln142_2' <Predicate = (icmp_ln138 & high)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln144_1 = sext i61 %trunc_ln4" [userdma.cpp:144]   --->   Operation 74 'sext' 'sext_ln144_1' <Predicate = (icmp_ln138 & !high)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%gmem1_addr_1 = getelementptr i64 %gmem1, i64 %sext_ln144_1" [userdma.cpp:144]   --->   Operation 75 'getelementptr' 'gmem1_addr_1' <Predicate = (icmp_ln138 & !high)> <Delay = 0.00>
ST_4 : Operation 76 [16/16] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr_1, i32 1" [userdma.cpp:144]   --->   Operation 76 'readreq' 'gmem1_load_1_req' <Predicate = (icmp_ln138 & !high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln142_1 = sext i61 %trunc_ln142_2" [userdma.cpp:142]   --->   Operation 77 'sext' 'sext_ln142_1' <Predicate = (icmp_ln138 & high)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i64 %gmem1, i64 %sext_ln142_1" [userdma.cpp:142]   --->   Operation 78 'getelementptr' 'gmem1_addr' <Predicate = (icmp_ln138 & high)> <Delay = 0.00>
ST_4 : Operation 79 [16/16] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [userdma.cpp:142]   --->   Operation 79 'readreq' 'gmem1_load_req' <Predicate = (icmp_ln138 & high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 80 [15/16] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr_1, i32 1" [userdma.cpp:144]   --->   Operation 80 'readreq' 'gmem1_load_1_req' <Predicate = (icmp_ln138 & !high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 81 [15/16] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [userdma.cpp:142]   --->   Operation 81 'readreq' 'gmem1_load_req' <Predicate = (icmp_ln138 & high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 82 [14/16] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr_1, i32 1" [userdma.cpp:144]   --->   Operation 82 'readreq' 'gmem1_load_1_req' <Predicate = (icmp_ln138 & !high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 83 [14/16] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [userdma.cpp:142]   --->   Operation 83 'readreq' 'gmem1_load_req' <Predicate = (icmp_ln138 & high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 84 [13/16] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr_1, i32 1" [userdma.cpp:144]   --->   Operation 84 'readreq' 'gmem1_load_1_req' <Predicate = (icmp_ln138 & !high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 85 [13/16] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [userdma.cpp:142]   --->   Operation 85 'readreq' 'gmem1_load_req' <Predicate = (icmp_ln138 & high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 86 [12/16] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr_1, i32 1" [userdma.cpp:144]   --->   Operation 86 'readreq' 'gmem1_load_1_req' <Predicate = (icmp_ln138 & !high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 87 [12/16] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [userdma.cpp:142]   --->   Operation 87 'readreq' 'gmem1_load_req' <Predicate = (icmp_ln138 & high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 88 [11/16] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr_1, i32 1" [userdma.cpp:144]   --->   Operation 88 'readreq' 'gmem1_load_1_req' <Predicate = (icmp_ln138 & !high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 89 [11/16] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [userdma.cpp:142]   --->   Operation 89 'readreq' 'gmem1_load_req' <Predicate = (icmp_ln138 & high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 90 [10/16] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr_1, i32 1" [userdma.cpp:144]   --->   Operation 90 'readreq' 'gmem1_load_1_req' <Predicate = (icmp_ln138 & !high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 91 [10/16] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [userdma.cpp:142]   --->   Operation 91 'readreq' 'gmem1_load_req' <Predicate = (icmp_ln138 & high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 92 [9/16] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr_1, i32 1" [userdma.cpp:144]   --->   Operation 92 'readreq' 'gmem1_load_1_req' <Predicate = (icmp_ln138 & !high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 93 [9/16] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [userdma.cpp:142]   --->   Operation 93 'readreq' 'gmem1_load_req' <Predicate = (icmp_ln138 & high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 94 [8/16] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr_1, i32 1" [userdma.cpp:144]   --->   Operation 94 'readreq' 'gmem1_load_1_req' <Predicate = (icmp_ln138 & !high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 95 [8/16] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [userdma.cpp:142]   --->   Operation 95 'readreq' 'gmem1_load_req' <Predicate = (icmp_ln138 & high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 96 [7/16] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr_1, i32 1" [userdma.cpp:144]   --->   Operation 96 'readreq' 'gmem1_load_1_req' <Predicate = (icmp_ln138 & !high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 97 [7/16] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [userdma.cpp:142]   --->   Operation 97 'readreq' 'gmem1_load_req' <Predicate = (icmp_ln138 & high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 98 [6/16] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr_1, i32 1" [userdma.cpp:144]   --->   Operation 98 'readreq' 'gmem1_load_1_req' <Predicate = (icmp_ln138 & !high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 99 [6/16] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [userdma.cpp:142]   --->   Operation 99 'readreq' 'gmem1_load_req' <Predicate = (icmp_ln138 & high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 100 [5/16] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr_1, i32 1" [userdma.cpp:144]   --->   Operation 100 'readreq' 'gmem1_load_1_req' <Predicate = (icmp_ln138 & !high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 101 [5/16] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [userdma.cpp:142]   --->   Operation 101 'readreq' 'gmem1_load_req' <Predicate = (icmp_ln138 & high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 102 [4/16] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr_1, i32 1" [userdma.cpp:144]   --->   Operation 102 'readreq' 'gmem1_load_1_req' <Predicate = (icmp_ln138 & !high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 103 [4/16] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [userdma.cpp:142]   --->   Operation 103 'readreq' 'gmem1_load_req' <Predicate = (icmp_ln138 & high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 104 [3/16] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr_1, i32 1" [userdma.cpp:144]   --->   Operation 104 'readreq' 'gmem1_load_1_req' <Predicate = (icmp_ln138 & !high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 105 [3/16] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [userdma.cpp:142]   --->   Operation 105 'readreq' 'gmem1_load_req' <Predicate = (icmp_ln138 & high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 106 [2/16] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr_1, i32 1" [userdma.cpp:144]   --->   Operation 106 'readreq' 'gmem1_load_1_req' <Predicate = (icmp_ln138 & !high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 107 [2/16] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [userdma.cpp:142]   --->   Operation 107 'readreq' 'gmem1_load_req' <Predicate = (icmp_ln138 & high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 108 [1/16] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr_1, i32 1" [userdma.cpp:144]   --->   Operation 108 'readreq' 'gmem1_load_1_req' <Predicate = (icmp_ln138 & !high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 109 [1/16] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [userdma.cpp:142]   --->   Operation 109 'readreq' 'gmem1_load_req' <Predicate = (icmp_ln138 & high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 110 [1/1] (7.30ns)   --->   "%gmem1_addr_1_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %gmem1_addr_1" [userdma.cpp:144]   --->   Operation 110 'read' 'gmem1_addr_1_read' <Predicate = (icmp_ln138 & !high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 111 [1/1] (7.30ns)   --->   "%gmem1_addr_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %gmem1_addr" [userdma.cpp:142]   --->   Operation 111 'read' 'gmem1_addr_read' <Predicate = (icmp_ln138 & high)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 4.59>
ST_21 : Operation 112 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end33"   --->   Operation 112 'br' 'br_ln0' <Predicate = (icmp_ln138 & !high)> <Delay = 1.58>
ST_21 : Operation 113 [1/1] (4.59ns)   --->   "%lshr_ln142 = lshr i64 %gmem1_addr_read, i64 %zext_ln142_cast" [userdma.cpp:142]   --->   Operation 113 'lshr' 'lshr_ln142' <Predicate = (icmp_ln138 & high)> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 114 [1/1] (1.58ns)   --->   "%br_ln142 = br void %if.end33" [userdma.cpp:142]   --->   Operation 114 'br' 'br_ln142' <Predicate = (icmp_ln138 & high)> <Delay = 1.58>
ST_21 : Operation 126 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 126 'ret' 'ret_ln0' <Predicate = (!icmp_ln138)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 7.01>
ST_22 : Operation 115 [1/1] (0.00ns)   --->   "%phi_ln112 = phi i64 %lshr_ln142, void %if.then24, i64 %gmem1_addr_1_read, void %if.else27" [userdma.cpp:112]   --->   Operation 115 'phi' 'phi_ln112' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_22 : Operation 116 [1/1] (0.00ns)   --->   "%final_m2s_len_load = load i32 %final_m2s_len" [userdma.cpp:159]   --->   Operation 116 'load' 'final_m2s_len_load' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_22 : Operation 117 [1/1] (0.00ns)   --->   "%out_val_data_filed_V = trunc i64 %phi_ln112" [userdma.cpp:112]   --->   Operation 117 'trunc' 'out_val_data_filed_V' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_22 : Operation 118 [1/1] (2.47ns)   --->   "%icmp_ln150 = icmp_slt  i32 %final_m2s_len_load, i32 33" [userdma.cpp:150]   --->   Operation 118 'icmp' 'icmp_ln150' <Predicate = (icmp_ln138)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 119 [1/1] (0.97ns)   --->   "%out_val_last_V = and i1 %icmp_ln150, i1 %icmp_ln150_1" [userdma.cpp:150]   --->   Operation 119 'and' 'out_val_last_V' <Predicate = (icmp_ln138)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 120 [1/1] (2.47ns)   --->   "%icmp_ln155 = icmp_eq  i32 %final_m2s_len_load, i32 %select_ln119_cast" [userdma.cpp:155]   --->   Operation 120 'icmp' 'icmp_ln155' <Predicate = (icmp_ln138)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 121 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i1.i1.i1.i32, i1 %out_val_last_V, i1 0, i1 %icmp_ln155, i32 %out_val_data_filed_V" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 121 'bitconcatenate' 'p_0' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_22 : Operation 122 [1/1] (3.56ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i35P0A, i35 %outbuf, i35 %p_0" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 122 'write' 'write_ln174' <Predicate = (icmp_ln138)> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 35> <Depth = 64> <FIFO>
ST_22 : Operation 123 [1/1] (2.55ns)   --->   "%final_m2s_len_1 = add i32 %final_m2s_len_load, i32 4294967295" [userdma.cpp:159]   --->   Operation 123 'add' 'final_m2s_len_1' <Predicate = (icmp_ln138)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 124 [1/1] (1.58ns)   --->   "%store_ln138 = store i32 %final_m2s_len_1, i32 %final_m2s_len" [userdma.cpp:138]   --->   Operation 124 'store' 'store_ln138' <Predicate = (icmp_ln138)> <Delay = 1.58>
ST_22 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln138 = br void %for.body" [userdma.cpp:138]   --->   Operation 125 'br' 'br_ln138' <Predicate = (icmp_ln138)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ final_m2s_len_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ count_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ even]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub50]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln119]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_memory_addr_0_idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_memory]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ zext_ln142]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
final_m2s_len             (alloca        ) [ 01111111111111111111111]
a                         (alloca        ) [ 01100000000000000000000]
i                         (alloca        ) [ 01100000000000000000000]
zext_ln142_read           (read          ) [ 00000000000000000000000]
in_memory_read            (read          ) [ 01110000000000000000000]
in_memory_addr_0_idx_read (read          ) [ 01110000000000000000000]
select_ln119_read         (read          ) [ 00000000000000000000000]
sub50_read                (read          ) [ 01100000000000000000000]
even_read                 (read          ) [ 01100000000000000000000]
count_1_read              (read          ) [ 01100000000000000000000]
final_m2s_len_4_read      (read          ) [ 00000000000000000000000]
zext_ln142_cast           (zext          ) [ 01111111111111111111110]
select_ln119_cast         (zext          ) [ 01111111111111111111111]
specinterface_ln0         (specinterface ) [ 00000000000000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000]
store_ln0                 (store         ) [ 00000000000000000000000]
store_ln0                 (store         ) [ 00000000000000000000000]
store_ln0                 (store         ) [ 00000000000000000000000]
br_ln0                    (br            ) [ 01111111111111111111111]
high                      (phi           ) [ 01111111111111111111111]
i_1                       (load          ) [ 00000000000000000000000]
zext_ln138                (zext          ) [ 00000000000000000000000]
icmp_ln138                (icmp          ) [ 01111111111111111111111]
i_2                       (add           ) [ 00000000000000000000000]
br_ln138                  (br            ) [ 00000000000000000000000]
specpipeline_ln139        (specpipeline  ) [ 00000000000000000000000]
specloopname_ln120        (specloopname  ) [ 00000000000000000000000]
a_load_2                  (load          ) [ 01010000000000000000000]
br_ln141                  (br            ) [ 00000000000000000000000]
add_ln142                 (add           ) [ 01010000000000000000000]
a_load                    (load          ) [ 00000000000000000000000]
xor_ln145                 (xor           ) [ 00000000000000000000000]
high_2                    (select        ) [ 01111111111111111111111]
add_ln147                 (add           ) [ 00000000000000000000000]
select_ln147              (select        ) [ 00000000000000000000000]
a_2                       (select        ) [ 00000000000000000000000]
icmp_ln150_1              (icmp          ) [ 01011111111111111111111]
store_ln138               (store         ) [ 00000000000000000000000]
store_ln138               (store         ) [ 00000000000000000000000]
sext_ln144                (sext          ) [ 00000000000000000000000]
add_ln144                 (add           ) [ 00000000000000000000000]
shl_ln3                   (bitconcatenate) [ 00000000000000000000000]
add_ln144_1               (add           ) [ 00000000000000000000000]
trunc_ln4                 (partselect    ) [ 01001000000000000000000]
sext_ln142                (sext          ) [ 00000000000000000000000]
add_ln142_1               (add           ) [ 00000000000000000000000]
shl_ln                    (bitconcatenate) [ 00000000000000000000000]
or_ln142                  (or            ) [ 00000000000000000000000]
add_ln142_2               (add           ) [ 00000000000000000000000]
trunc_ln142_2             (partselect    ) [ 01001000000000000000000]
sext_ln144_1              (sext          ) [ 00000000000000000000000]
gmem1_addr_1              (getelementptr ) [ 01000111111111111111100]
sext_ln142_1              (sext          ) [ 00000000000000000000000]
gmem1_addr                (getelementptr ) [ 01000111111111111111100]
gmem1_load_1_req          (readreq       ) [ 00000000000000000000000]
gmem1_load_req            (readreq       ) [ 00000000000000000000000]
gmem1_addr_1_read         (read          ) [ 01000000000000000000011]
gmem1_addr_read           (read          ) [ 01000000000000000000010]
br_ln0                    (br            ) [ 01000000000000000000011]
lshr_ln142                (lshr          ) [ 01000000000000000000011]
br_ln142                  (br            ) [ 01000000000000000000011]
phi_ln112                 (phi           ) [ 01000000000000000000001]
final_m2s_len_load        (load          ) [ 00000000000000000000000]
out_val_data_filed_V      (trunc         ) [ 00000000000000000000000]
icmp_ln150                (icmp          ) [ 00000000000000000000000]
out_val_last_V            (and           ) [ 00000000000000000000000]
icmp_ln155                (icmp          ) [ 00000000000000000000000]
p_0                       (bitconcatenate) [ 00000000000000000000000]
write_ln174               (write         ) [ 00000000000000000000000]
final_m2s_len_1           (add           ) [ 00000000000000000000000]
store_ln138               (store         ) [ 00000000000000000000000]
br_ln138                  (br            ) [ 01100000000000000000001]
ret_ln0                   (ret           ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="final_m2s_len_4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="final_m2s_len_4"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="count_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="even">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="even"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sub50">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub50"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="select_ln119">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln119"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="outbuf">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outbuf"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_memory_addr_0_idx">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_memory_addr_0_idx"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="in_memory">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_memory"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="gmem1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="zext_ln142">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln142"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i61"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i61.i3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i61.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i64P1A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i64P1A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i1.i1.i1.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i35P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="final_m2s_len_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="final_m2s_len/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="a_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="zext_ln142_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="6" slack="0"/>
<pin id="108" dir="0" index="1" bw="6" slack="0"/>
<pin id="109" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln142_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="in_memory_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_memory_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="in_memory_addr_0_idx_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="61" slack="0"/>
<pin id="120" dir="0" index="1" bw="61" slack="0"/>
<pin id="121" dir="1" index="2" bw="61" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_memory_addr_0_idx_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="select_ln119_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="12" slack="0"/>
<pin id="126" dir="0" index="1" bw="12" slack="0"/>
<pin id="127" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln119_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="sub50_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub50_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="even_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="even_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="count_1_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="count_1_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="final_m2s_len_4_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="final_m2s_len_4_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_readreq_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="0" index="2" bw="1" slack="0"/>
<pin id="158" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem1_load_1_req/4 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_readreq_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="64" slack="0"/>
<pin id="164" dir="0" index="2" bw="1" slack="0"/>
<pin id="165" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem1_load_req/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="gmem1_addr_1_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="16"/>
<pin id="171" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_1_read/20 "/>
</bind>
</comp>

<comp id="173" class="1004" name="gmem1_addr_read_read_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="64" slack="0"/>
<pin id="175" dir="0" index="1" bw="64" slack="16"/>
<pin id="176" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_read/20 "/>
</bind>
</comp>

<comp id="178" class="1004" name="write_ln174_write_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="35" slack="0"/>
<pin id="181" dir="0" index="2" bw="35" slack="0"/>
<pin id="182" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/22 "/>
</bind>
</comp>

<comp id="185" class="1005" name="high_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="high (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="high_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="1" slack="0"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="high/2 "/>
</bind>
</comp>

<comp id="197" class="1005" name="phi_ln112_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="199" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln112 (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="phi_ln112_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="64" slack="2"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln112/22 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln142_cast_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="6" slack="0"/>
<pin id="208" dir="1" index="1" bw="64" slack="20"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142_cast/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="select_ln119_cast_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="12" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="21"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln119_cast/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln0_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="6" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln0_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln0_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="i_1_load_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="6" slack="1"/>
<pin id="231" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln138_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="6" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln138_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="1"/>
<pin id="239" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln138/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="i_2_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="6" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="a_load_2_load_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load_2/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln142_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln142/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="a_load_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="xor_ln145_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln145/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="high_2_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="1" slack="0"/>
<pin id="269" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="high_2/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln147_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln147/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="select_ln147_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="0" index="2" bw="32" slack="0"/>
<pin id="282" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln147/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="a_2_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="0" index="2" bw="32" slack="0"/>
<pin id="290" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_2/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="icmp_ln150_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="1"/>
<pin id="296" dir="1" index="2" bw="1" slack="20"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln150_1/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln138_store_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="6" slack="0"/>
<pin id="300" dir="0" index="1" bw="6" slack="1"/>
<pin id="301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln138/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln138_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="1"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln138/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="sext_ln144_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="1" index="1" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln144/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="add_ln144_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="61" slack="2"/>
<pin id="313" dir="0" index="1" bw="32" slack="0"/>
<pin id="314" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="shl_ln3_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="0"/>
<pin id="318" dir="0" index="1" bw="61" slack="0"/>
<pin id="319" dir="0" index="2" bw="1" slack="0"/>
<pin id="320" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="add_ln144_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="0"/>
<pin id="326" dir="0" index="1" bw="64" slack="2"/>
<pin id="327" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144_1/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="trunc_ln4_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="61" slack="0"/>
<pin id="331" dir="0" index="1" bw="64" slack="0"/>
<pin id="332" dir="0" index="2" bw="3" slack="0"/>
<pin id="333" dir="0" index="3" bw="7" slack="0"/>
<pin id="334" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="sext_ln142_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln142/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="add_ln142_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="61" slack="2"/>
<pin id="344" dir="0" index="1" bw="32" slack="0"/>
<pin id="345" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln142_1/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="shl_ln_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="0"/>
<pin id="349" dir="0" index="1" bw="61" slack="0"/>
<pin id="350" dir="0" index="2" bw="1" slack="0"/>
<pin id="351" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="or_ln142_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="64" slack="0"/>
<pin id="357" dir="0" index="1" bw="64" slack="0"/>
<pin id="358" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln142/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln142_2_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="64" slack="0"/>
<pin id="363" dir="0" index="1" bw="64" slack="2"/>
<pin id="364" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln142_2/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="trunc_ln142_2_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="61" slack="0"/>
<pin id="368" dir="0" index="1" bw="64" slack="0"/>
<pin id="369" dir="0" index="2" bw="3" slack="0"/>
<pin id="370" dir="0" index="3" bw="7" slack="0"/>
<pin id="371" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln142_2/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="sext_ln144_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="61" slack="1"/>
<pin id="378" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln144_1/4 "/>
</bind>
</comp>

<comp id="379" class="1004" name="gmem1_addr_1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="64" slack="0"/>
<pin id="381" dir="0" index="1" bw="64" slack="0"/>
<pin id="382" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr_1/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="sext_ln142_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="61" slack="1"/>
<pin id="388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln142_1/4 "/>
</bind>
</comp>

<comp id="389" class="1004" name="gmem1_addr_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="64" slack="0"/>
<pin id="391" dir="0" index="1" bw="64" slack="0"/>
<pin id="392" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="lshr_ln142_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="64" slack="1"/>
<pin id="398" dir="0" index="1" bw="6" slack="20"/>
<pin id="399" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln142/21 "/>
</bind>
</comp>

<comp id="400" class="1004" name="final_m2s_len_load_load_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="21"/>
<pin id="402" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="final_m2s_len_load/22 "/>
</bind>
</comp>

<comp id="403" class="1004" name="out_val_data_filed_V_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="64" slack="0"/>
<pin id="405" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="out_val_data_filed_V/22 "/>
</bind>
</comp>

<comp id="407" class="1004" name="icmp_ln150_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln150/22 "/>
</bind>
</comp>

<comp id="413" class="1004" name="out_val_last_V_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="20"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="out_val_last_V/22 "/>
</bind>
</comp>

<comp id="418" class="1004" name="icmp_ln155_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="21"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln155/22 "/>
</bind>
</comp>

<comp id="423" class="1004" name="p_0_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="35" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="0" index="2" bw="1" slack="0"/>
<pin id="427" dir="0" index="3" bw="1" slack="0"/>
<pin id="428" dir="0" index="4" bw="32" slack="0"/>
<pin id="429" dir="1" index="5" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/22 "/>
</bind>
</comp>

<comp id="436" class="1004" name="final_m2s_len_1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="final_m2s_len_1/22 "/>
</bind>
</comp>

<comp id="442" class="1004" name="store_ln138_store_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="0" index="1" bw="32" slack="21"/>
<pin id="445" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln138/22 "/>
</bind>
</comp>

<comp id="447" class="1005" name="final_m2s_len_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="final_m2s_len "/>
</bind>
</comp>

<comp id="454" class="1005" name="a_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="a "/>
</bind>
</comp>

<comp id="462" class="1005" name="i_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="6" slack="0"/>
<pin id="464" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="469" class="1005" name="in_memory_read_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="64" slack="2"/>
<pin id="471" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="in_memory_read "/>
</bind>
</comp>

<comp id="475" class="1005" name="in_memory_addr_0_idx_read_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="61" slack="2"/>
<pin id="477" dir="1" index="1" bw="61" slack="2"/>
</pin_list>
<bind>
<opset="in_memory_addr_0_idx_read "/>
</bind>
</comp>

<comp id="481" class="1005" name="sub50_read_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub50_read "/>
</bind>
</comp>

<comp id="486" class="1005" name="even_read_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="1"/>
<pin id="488" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="even_read "/>
</bind>
</comp>

<comp id="492" class="1005" name="count_1_read_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="1"/>
<pin id="494" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="count_1_read "/>
</bind>
</comp>

<comp id="497" class="1005" name="zext_ln142_cast_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="64" slack="20"/>
<pin id="499" dir="1" index="1" bw="64" slack="20"/>
</pin_list>
<bind>
<opset="zext_ln142_cast "/>
</bind>
</comp>

<comp id="502" class="1005" name="select_ln119_cast_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="21"/>
<pin id="504" dir="1" index="1" bw="32" slack="21"/>
</pin_list>
<bind>
<opset="select_ln119_cast "/>
</bind>
</comp>

<comp id="507" class="1005" name="icmp_ln138_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="1"/>
<pin id="509" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln138 "/>
</bind>
</comp>

<comp id="511" class="1005" name="a_load_2_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="1"/>
<pin id="513" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_load_2 "/>
</bind>
</comp>

<comp id="516" class="1005" name="add_ln142_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="1"/>
<pin id="518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln142 "/>
</bind>
</comp>

<comp id="521" class="1005" name="high_2_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="high_2 "/>
</bind>
</comp>

<comp id="526" class="1005" name="icmp_ln150_1_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="20"/>
<pin id="528" dir="1" index="1" bw="1" slack="20"/>
</pin_list>
<bind>
<opset="icmp_ln150_1 "/>
</bind>
</comp>

<comp id="531" class="1005" name="trunc_ln4_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="61" slack="1"/>
<pin id="533" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="536" class="1005" name="trunc_ln142_2_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="61" slack="1"/>
<pin id="538" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln142_2 "/>
</bind>
</comp>

<comp id="541" class="1005" name="gmem1_addr_1_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="64" slack="1"/>
<pin id="543" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_1 "/>
</bind>
</comp>

<comp id="547" class="1005" name="gmem1_addr_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="64" slack="1"/>
<pin id="549" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="553" class="1005" name="gmem1_addr_1_read_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="64" slack="2"/>
<pin id="555" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="gmem1_addr_1_read "/>
</bind>
</comp>

<comp id="558" class="1005" name="gmem1_addr_read_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="64" slack="1"/>
<pin id="560" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_read "/>
</bind>
</comp>

<comp id="563" class="1005" name="lshr_ln142_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="64" slack="1"/>
<pin id="565" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln142 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="26" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="28" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="30" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="32" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="30" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="2" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="30" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="84" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="20" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="166"><net_src comp="84" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="20" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="172"><net_src comp="86" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="86" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="92" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="10" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="60" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="189" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="209"><net_src comp="106" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="124" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="58" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="38" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="148" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="235"><net_src comp="229" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="229" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="62" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="254"><net_src comp="247" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="54" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="263"><net_src comp="189" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="70" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="270"><net_src comp="259" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="271"><net_src comp="189" pin="4"/><net_sink comp="265" pin=2"/></net>

<net id="276"><net_src comp="256" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="20" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="283"><net_src comp="265" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="272" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="256" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="291"><net_src comp="278" pin="3"/><net_sink comp="286" pin=1"/></net>

<net id="292"><net_src comp="272" pin="2"/><net_sink comp="286" pin=2"/></net>

<net id="297"><net_src comp="232" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="241" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="286" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="315"><net_src comp="308" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="72" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="311" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="74" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="328"><net_src comp="316" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="335"><net_src comp="76" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="324" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="337"><net_src comp="78" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="338"><net_src comp="80" pin="0"/><net_sink comp="329" pin=3"/></net>

<net id="346"><net_src comp="339" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="72" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="342" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="74" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="359"><net_src comp="347" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="82" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="355" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="372"><net_src comp="76" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="361" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="78" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="375"><net_src comp="80" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="383"><net_src comp="16" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="376" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="385"><net_src comp="379" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="393"><net_src comp="16" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="386" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="395"><net_src comp="389" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="406"><net_src comp="200" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="400" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="88" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="407" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="422"><net_src comp="400" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="430"><net_src comp="90" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="413" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="60" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="433"><net_src comp="418" pin="2"/><net_sink comp="423" pin=3"/></net>

<net id="434"><net_src comp="403" pin="1"/><net_sink comp="423" pin=4"/></net>

<net id="435"><net_src comp="423" pin="5"/><net_sink comp="178" pin=2"/></net>

<net id="440"><net_src comp="400" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="54" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="436" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="94" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="452"><net_src comp="447" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="453"><net_src comp="447" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="457"><net_src comp="98" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="459"><net_src comp="454" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="460"><net_src comp="454" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="461"><net_src comp="454" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="465"><net_src comp="102" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="468"><net_src comp="462" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="472"><net_src comp="112" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="474"><net_src comp="469" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="478"><net_src comp="118" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="480"><net_src comp="475" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="484"><net_src comp="130" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="489"><net_src comp="136" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="495"><net_src comp="142" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="500"><net_src comp="206" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="505"><net_src comp="210" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="510"><net_src comp="236" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="247" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="519"><net_src comp="250" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="524"><net_src comp="265" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="529"><net_src comp="293" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="534"><net_src comp="329" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="539"><net_src comp="366" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="544"><net_src comp="379" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="546"><net_src comp="541" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="550"><net_src comp="389" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="552"><net_src comp="547" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="556"><net_src comp="168" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="561"><net_src comp="173" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="566"><net_src comp="396" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="200" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outbuf | {22 }
	Port: gmem1 | {}
 - Input state : 
	Port: paralleltostreamwithburst_Pipeline_VITIS_LOOP_138_2 : final_m2s_len_4 | {1 }
	Port: paralleltostreamwithburst_Pipeline_VITIS_LOOP_138_2 : count_1 | {1 }
	Port: paralleltostreamwithburst_Pipeline_VITIS_LOOP_138_2 : even | {1 }
	Port: paralleltostreamwithburst_Pipeline_VITIS_LOOP_138_2 : sub50 | {1 }
	Port: paralleltostreamwithburst_Pipeline_VITIS_LOOP_138_2 : select_ln119 | {1 }
	Port: paralleltostreamwithburst_Pipeline_VITIS_LOOP_138_2 : outbuf | {}
	Port: paralleltostreamwithburst_Pipeline_VITIS_LOOP_138_2 : in_memory_addr_0_idx | {1 }
	Port: paralleltostreamwithburst_Pipeline_VITIS_LOOP_138_2 : in_memory | {1 }
	Port: paralleltostreamwithburst_Pipeline_VITIS_LOOP_138_2 : gmem1 | {4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
	Port: paralleltostreamwithburst_Pipeline_VITIS_LOOP_138_2 : zext_ln142 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		zext_ln138 : 1
		icmp_ln138 : 2
		i_2 : 1
		br_ln138 : 3
		br_ln141 : 1
		add_ln142 : 1
		xor_ln145 : 1
		high_2 : 1
		add_ln147 : 1
		select_ln147 : 2
		a_2 : 3
		icmp_ln150_1 : 2
		store_ln138 : 2
		store_ln138 : 4
	State 3
		add_ln144 : 1
		shl_ln3 : 2
		add_ln144_1 : 3
		trunc_ln4 : 4
		add_ln142_1 : 1
		shl_ln : 2
		or_ln142 : 3
		add_ln142_2 : 3
		trunc_ln142_2 : 4
	State 4
		gmem1_addr_1 : 1
		gmem1_load_1_req : 2
		gmem1_addr : 1
		gmem1_load_req : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		out_val_data_filed_V : 1
		icmp_ln150 : 1
		out_val_last_V : 2
		icmp_ln155 : 1
		p_0 : 2
		write_ln174 : 3
		final_m2s_len_1 : 1
		store_ln138 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|
| Operation|            Functional Unit            |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|
|          |               i_2_fu_241              |    0    |    14   |
|          |            add_ln142_fu_250           |    0    |    39   |
|          |            add_ln147_fu_272           |    0    |    39   |
|    add   |            add_ln144_fu_311           |    0    |    68   |
|          |           add_ln144_1_fu_324          |    0    |    71   |
|          |           add_ln142_1_fu_342          |    0    |    68   |
|          |           add_ln142_2_fu_361          |    0    |    71   |
|          |         final_m2s_len_1_fu_436        |    0    |    39   |
|----------|---------------------------------------|---------|---------|
|   lshr   |           lshr_ln142_fu_396           |    0    |   182   |
|----------|---------------------------------------|---------|---------|
|          |           icmp_ln138_fu_236           |    0    |    18   |
|   icmp   |          icmp_ln150_1_fu_293          |    0    |    18   |
|          |           icmp_ln150_fu_407           |    0    |    18   |
|          |           icmp_ln155_fu_418           |    0    |    18   |
|----------|---------------------------------------|---------|---------|
|          |             high_2_fu_265             |    0    |    2    |
|  select  |          select_ln147_fu_278          |    0    |    32   |
|          |               a_2_fu_286              |    0    |    32   |
|----------|---------------------------------------|---------|---------|
|    xor   |            xor_ln145_fu_259           |    0    |    2    |
|----------|---------------------------------------|---------|---------|
|    and   |         out_val_last_V_fu_413         |    0    |    2    |
|----------|---------------------------------------|---------|---------|
|          |      zext_ln142_read_read_fu_106      |    0    |    0    |
|          |       in_memory_read_read_fu_112      |    0    |    0    |
|          | in_memory_addr_0_idx_read_read_fu_118 |    0    |    0    |
|          |     select_ln119_read_read_fu_124     |    0    |    0    |
|   read   |         sub50_read_read_fu_130        |    0    |    0    |
|          |         even_read_read_fu_136         |    0    |    0    |
|          |        count_1_read_read_fu_142       |    0    |    0    |
|          |    final_m2s_len_4_read_read_fu_148   |    0    |    0    |
|          |     gmem1_addr_1_read_read_fu_168     |    0    |    0    |
|          |      gmem1_addr_read_read_fu_173      |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|  readreq |           grp_readreq_fu_154          |    0    |    0    |
|          |           grp_readreq_fu_161          |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   write  |        write_ln174_write_fu_178       |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |         zext_ln142_cast_fu_206        |    0    |    0    |
|   zext   |        select_ln119_cast_fu_210       |    0    |    0    |
|          |           zext_ln138_fu_232           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |           sext_ln144_fu_308           |    0    |    0    |
|   sext   |           sext_ln142_fu_339           |    0    |    0    |
|          |          sext_ln144_1_fu_376          |    0    |    0    |
|          |          sext_ln142_1_fu_386          |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |             shl_ln3_fu_316            |    0    |    0    |
|bitconcatenate|             shl_ln_fu_347             |    0    |    0    |
|          |               p_0_fu_423              |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|partselect|            trunc_ln4_fu_329           |    0    |    0    |
|          |          trunc_ln142_2_fu_366         |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|    or    |            or_ln142_fu_355            |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   trunc  |      out_val_data_filed_V_fu_403      |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   Total  |                                       |    0    |   733   |
|----------|---------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|         a_load_2_reg_511        |   32   |
|            a_reg_454            |   32   |
|        add_ln142_reg_516        |   32   |
|       count_1_read_reg_492      |   32   |
|        even_read_reg_486        |    1   |
|      final_m2s_len_reg_447      |   32   |
|    gmem1_addr_1_read_reg_553    |   64   |
|       gmem1_addr_1_reg_541      |   64   |
|     gmem1_addr_read_reg_558     |   64   |
|        gmem1_addr_reg_547       |   64   |
|          high_2_reg_521         |    1   |
|           high_reg_185          |    1   |
|            i_reg_462            |    6   |
|        icmp_ln138_reg_507       |    1   |
|       icmp_ln150_1_reg_526      |    1   |
|in_memory_addr_0_idx_read_reg_475|   61   |
|      in_memory_read_reg_469     |   64   |
|        lshr_ln142_reg_563       |   64   |
|        phi_ln112_reg_197        |   64   |
|    select_ln119_cast_reg_502    |   32   |
|        sub50_read_reg_481       |   32   |
|      trunc_ln142_2_reg_536      |   61   |
|        trunc_ln4_reg_531        |   61   |
|     zext_ln142_cast_reg_497     |   64   |
+---------------------------------+--------+
|              Total              |   930  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_154 |  p1  |   2  |  64  |   128  ||    9    |
| grp_readreq_fu_161 |  p1  |   2  |  64  |   128  ||    9    |
|    high_reg_185    |  p0  |   2  |   1  |    2   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   258  ||  4.764  ||    27   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   733  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   27   |
|  Register |    -   |   930  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   930  |   760  |
+-----------+--------+--------+--------+
