{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1601566004721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601566004721 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct  1 08:26:44 2020 " "Processing started: Thu Oct  1 08:26:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601566004721 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601566004721 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Entrega1 -c Entrega_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Entrega1 -c Entrega_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601566004721 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1601566005060 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1601566005060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel-rtl " "Found design unit 1: toplevel-rtl" {  } { { "toplevel.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/toplevel.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601566016754 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/toplevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601566016754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601566016754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepmotor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stepmotor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stepmotor-rtl " "Found design unit 1: stepmotor-rtl" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601566016755 ""} { "Info" "ISGN_ENTITY_NAME" "1 stepmotor " "Found entity 1: stepmotor" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601566016755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601566016755 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1601566016809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepmotor stepmotor:u1 " "Elaborating entity \"stepmotor\" for hierarchy \"stepmotor:u1\"" {  } { { "toplevel.vhd" "u1" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/toplevel.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601566016811 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dir stepmotor.vhd(65) " "VHDL Process Statement warning at stepmotor.vhd(65): signal \"dir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1601566016813 "|toplevel|stepmotor:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dir stepmotor.vhd(71) " "VHDL Process Statement warning at stepmotor.vhd(71): signal \"dir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1601566016813 "|toplevel|stepmotor:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dir stepmotor.vhd(77) " "VHDL Process Statement warning at stepmotor.vhd(77): signal \"dir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1601566016813 "|toplevel|stepmotor:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dir stepmotor.vhd(83) " "VHDL Process Statement warning at stepmotor.vhd(83): signal \"dir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1601566016813 "|toplevel|stepmotor:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vel stepmotor.vhd(98) " "VHDL Process Statement warning at stepmotor.vhd(98): signal \"vel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1601566016814 "|toplevel|stepmotor:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vel stepmotor.vhd(100) " "VHDL Process Statement warning at stepmotor.vhd(100): signal \"vel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1601566016814 "|toplevel|stepmotor:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vel stepmotor.vhd(102) " "VHDL Process Statement warning at stepmotor.vhd(102): signal \"vel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1601566016814 "|toplevel|stepmotor:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vel stepmotor.vhd(104) " "VHDL Process Statement warning at stepmotor.vhd(104): signal \"vel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1601566016814 "|toplevel|stepmotor:u1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "topCounter stepmotor.vhd(95) " "VHDL Process Statement warning at stepmotor.vhd(95): inferring latch(es) for signal or variable \"topCounter\", which holds its previous value in one or more paths through the process" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1601566016814 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[0\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[0\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601566016816 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[1\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[1\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601566016816 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[2\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[2\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601566016816 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[3\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[3\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601566016816 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[4\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[4\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601566016816 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[5\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[5\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601566016816 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[6\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[6\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601566016816 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[7\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[7\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601566016816 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[8\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[8\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601566016816 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[9\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[9\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601566016817 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[10\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[10\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601566016817 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[11\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[11\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601566016817 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[12\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[12\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601566016817 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[13\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[13\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601566016817 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[14\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[14\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601566016817 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[15\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[15\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601566016817 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[16\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[16\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601566016817 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[17\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[17\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601566016817 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[18\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[18\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601566016817 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[19\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[19\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601566016818 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[20\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[20\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601566016818 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[21\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[21\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601566016818 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[22\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[22\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601566016818 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[23\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[23\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601566016818 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[24\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[24\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601566016818 "|toplevel|stepmotor:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topCounter\[25\] stepmotor.vhd(95) " "Inferred latch for \"topCounter\[25\]\" at stepmotor.vhd(95)" {  } { { "stepmotor.vhd" "" { Text "/home/hh/Desktop/SoC-Linux/Entrega_1_FPGA_RTL/stepmotor.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601566016818 "|toplevel|stepmotor:u1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1601566017957 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1601566018388 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601566018388 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1601566018475 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1601566018475 ""} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Implemented 52 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1601566018475 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1601566018475 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "518 " "Peak virtual memory: 518 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601566018486 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct  1 08:26:58 2020 " "Processing ended: Thu Oct  1 08:26:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601566018486 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601566018486 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601566018486 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1601566018486 ""}
