<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD280 :&quot;C:\Users\Valery Garibay\Documents\6_semestre\arqui\topshiftRL00\packageshiftRL00.vhdl&quot;:8:10:8:17|Unbound component topdiv00 mapped to black box</Dynamic>
            <Navigation>CD280</Navigation>
            <Navigation>C:\Users\Valery Garibay\Documents\6_semestre\arqui\topshiftRL00\packageshiftRL00.vhdl</Navigation>
            <Navigation>8</Navigation>
            <Navigation>10</Navigation>
            <Navigation>8</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Unbound component topdiv00 mapped to black box</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD280 :&quot;C:\Users\Valery Garibay\Documents\6_semestre\arqui\topshiftRL00\packageshiftRL00.vhdl&quot;:13:10:13:18|Unbound component shiftRL00 mapped to black box</Dynamic>
            <Navigation>CD280</Navigation>
            <Navigation>C:\Users\Valery Garibay\Documents\6_semestre\arqui\topshiftRL00\packageshiftRL00.vhdl</Navigation>
            <Navigation>13</Navigation>
            <Navigation>10</Navigation>
            <Navigation>13</Navigation>
            <Navigation>18</Navigation>
            <Navigation>Unbound component shiftRL00 mapped to black box</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\users\valery garibay\documents\6_semestre\arqui\topshiftrl00\topshiftrl00.vhdl&quot;:23:1:23:5|Blackbox shiftRL00 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\users\valery garibay\documents\6_semestre\arqui\topshiftrl00\topshiftrl00.vhdl</Navigation>
            <Navigation>23</Navigation>
            <Navigation>1</Navigation>
            <Navigation>23</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Blackbox shiftRL00 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\users\valery garibay\documents\6_semestre\arqui\topshiftrl00\topshiftrl00.vhdl&quot;:20:1:20:5|Blackbox topdiv00 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\users\valery garibay\documents\6_semestre\arqui\topshiftrl00\topshiftrl00.vhdl</Navigation>
            <Navigation>20</Navigation>
            <Navigation>1</Navigation>
            <Navigation>20</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Blackbox topdiv00 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </Navigation>
        </Message>
    </Task>
</BaliMessageLog>