Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/aleksejlapin/ITMO/DigitalCircut/lab3/lab3.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aleksejlapin/ITMO/DigitalCircut/lab3/lab3.srcs/sources_1/new/freq_div.v" Line 1. Module freq_div_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aleksejlapin/ITMO/DigitalCircut/lab3/lab3.srcs/sources_1/new/refreshcounter.v" Line 1. Module refreshcounter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aleksejlapin/ITMO/DigitalCircut/lab3/lab3.srcs/sources_1/new/anode_control.v" Line 23. Module anode_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aleksejlapin/ITMO/DigitalCircut/lab3/lab3.srcs/sources_1/new/BCD_control.v" Line 1. Module BCD_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aleksejlapin/ITMO/DigitalCircut/lab3/lab3.srcs/sources_1/new/BCD_to_Cathodes.v" Line 33. Module BCD_to_Cathodes doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aleksejlapin/ITMO/DigitalCircut/lab3/lab3.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aleksejlapin/ITMO/DigitalCircut/lab3/lab3.srcs/sources_1/new/freq_div.v" Line 1. Module freq_div_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aleksejlapin/ITMO/DigitalCircut/lab3/lab3.srcs/sources_1/new/refreshcounter.v" Line 1. Module refreshcounter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aleksejlapin/ITMO/DigitalCircut/lab3/lab3.srcs/sources_1/new/anode_control.v" Line 23. Module anode_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aleksejlapin/ITMO/DigitalCircut/lab3/lab3.srcs/sources_1/new/BCD_control.v" Line 1. Module BCD_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aleksejlapin/ITMO/DigitalCircut/lab3/lab3.srcs/sources_1/new/BCD_to_Cathodes.v" Line 33. Module BCD_to_Cathodes doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.freq_div_default
Compiling module xil_defaultlib.refreshcounter
Compiling module xil_defaultlib.anode_control
Compiling module xil_defaultlib.BCD_control
Compiling module xil_defaultlib.BCD_to_Cathodes
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
