Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,12
design__inferred_latch__count,0
design__instance__count,7895
design__instance__area,124499
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,2
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.003480122657492757
power__switching__total,0.0008271124679595232
power__leakage__total,0.000005468470590130892
power__total,0.004312703385949135
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.7139674609165402
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.35798873212415977
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.09865941676208109
timing__setup__ws__corner:nom_fast_1p32V_m40C,5.889771059793394
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.098659
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,9.123281
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,2
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-1.3829509040490835
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,-0.8829508485379306
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5770535324022484
timing__setup__ws__corner:nom_slow_1p08V_125C,6.062789109022683
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.577054
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,8.233403
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,2
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.9713929935377247
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,-0.47139293802657184
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2817984814146995
timing__setup__ws__corner:nom_typ_1p20V_25C,5.959707562806151
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.281798
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,8.805004
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,2
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.7139674609165402
clock__skew__worst_setup,-0.8829508485379306
timing__hold__ws,0.09865941676208109
timing__setup__ws,5.889771059793394
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.098659
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,8.233403
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 636.96 313.74
design__core__bbox,2.88 3.78 634.08 309.96
design__io,45
design__die__area,199840
design__core__area,193261
design__instance__count__stdcell,7895
design__instance__area__stdcell,124499
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.6442
design__instance__utilization__stdcell,0.6442
design__rows,81
design__rows:CoreSite,81
design__sites,106515
design__sites:CoreSite,106515
design__instance__count__class:buffer,11
design__instance__area__class:buffer,99.792
design__instance__count__class:inverter,197
design__instance__area__class:inverter,1114.04
design__instance__count__class:sequential_cell,1036
design__instance__area__class:sequential_cell,48872.7
design__instance__count__class:multi_input_combinational_cell,4730
design__instance__area__class:multi_input_combinational_cell,47152.6
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,1651
design__instance__area__class:timing_repair_buffer,24964.3
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,204058
design__violations,0
design__instance__count__class:clock_buffer,204
design__instance__area__class:clock_buffer,1848.87
design__instance__count__class:clock_inverter,26
design__instance__area__class:clock_inverter,228.614
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1278
antenna__violating__nets,3
antenna__violating__pins,3
route__antenna_violation__count,3
antenna_diodes_count,40
design__instance__count__class:antenna_cell,40
design__instance__area__class:antenna_cell,217.728
route__net,8874
route__net__special,2
route__drc_errors__iter:0,4824
route__wirelength__iter:0,223249
route__drc_errors__iter:1,2406
route__wirelength__iter:1,221286
route__drc_errors__iter:2,2346
route__wirelength__iter:2,220640
route__drc_errors__iter:3,256
route__wirelength__iter:3,219260
route__drc_errors__iter:4,29
route__wirelength__iter:4,219200
route__drc_errors__iter:5,1
route__wirelength__iter:5,219182
route__drc_errors__iter:6,0
route__wirelength__iter:6,219192
route__drc_errors,0
route__wirelength,219192
route__vias,48272
route__vias__singlecut,48272
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,1396.53
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,942
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,942
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,942
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,942
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000207242
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000232812
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000727615
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000232812
design_powergrid__voltage__worst,0.0000232812
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000232812
design_powergrid__drop__worst__net:VPWR,0.0000207242
design_powergrid__voltage__worst__net:VGND,0.0000232812
design_powergrid__drop__worst__net:VGND,0.0000232812
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000800999999999999954224116915924014392658136785030364990234375
ir__drop__worst,0.00002069999999999999832213208594833275810742634348571300506591796875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
