`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 21.15-s080_1
// Generated on: Jun  9 2025 16:46:40 CST (Jun  9 2025 08:46:40 UTC)

module dut_LessThan_1U_41_1(in1, out1);
  input [7:0] in1;
  output out1;
  wire [7:0] in1;
  wire out1;
  wire n_11;
  NAND2BX2 g2(.AN (in1[7]), .B (n_11), .Y (out1));
  OAI21X4 g3(.A0 (in1[5]), .A1 (in1[4]), .B0 (in1[6]), .Y (n_11));
endmodule


