Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0aa66496a3464afdbbc3b9e28cc85783 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TEST_overflowClockDivider_behav xil_defaultlib.TEST_overflowClockDivider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <overflowCounter> not found while processing module instance <UUT> [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/overflow_clock_divider/TEST_overflowClockDivider.v:15]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
