MODULE lpif_txrx_x8_h2

// PHY and AIB Configuration
NUM_CHAN             2
CHAN_TYPE            Gen2 //Gen1Only, Gen2Only, Gen2, AIBO
TX_RATE              Half
RX_RATE              Half
TX_DBI_PRESENT       False
RX_DBI_PRESENT       False

// Channel Alignment Strobe Configuration
TX_ENABLE_STROBE        True    // If False, all strobe functionality is removed.
RX_ENABLE_STROBE        True    // If False, all strobe functionality is removed.
TX_PERSISTENT_STROBE    True    // If True strobes are persistent (always there). If false, they are recoverable and can be reused for data
RX_PERSISTENT_STROBE    True    // If True strobes are persistent (always there). If false, they are recoverable and can be reused for data
TX_USER_STROBE          True    // If True, then we input user generated signal
RX_USER_STROBE          True    // If True, we output recovered signal
TX_STROBE_GEN2_LOC      1       // Location of Strobe when in Gen2 Mode
RX_STROBE_GEN2_LOC      1       // Location of Strobe when in Gen2 Mode

// Word Marker Configuration
TX_ENABLE_MARKER        True    // If False, all Marker functionality is removed.
RX_ENABLE_MARKER        True    // If False, all Marker functionality is removed.
TX_PERSISTENT_MARKER    True    // If True Markers are persistent (always there). If false, they are recoverable and can be reused for data
RX_PERSISTENT_MARKER    True    // If True Markers are persistent (always there). If false, they are recoverable and can be reused for data
TX_USER_MARKER          True    // If True, then we input user generated signal
RX_USER_MARKER          True    // If True, we output recovered signal
TX_MARKER_GEN2_LOC      77      // Location of Marker when in Gen2 Mode
RX_MARKER_GEN2_LOC      77      // Location of Marker when in Gen2 Mode

TX_REG_PHY              False   // If True, a FF stage is added between LLINK output and PHY/CA
RX_REG_PHY              False   // If True, a FF stage is added between PHY/CA and LLINK input

llink downstream
{
  output dstrm_state      4
  output dstrm_protid     2
  output dstrm_data     256
  output dstrm_dvalid     1
  output dstrm_crc        8
  output dstrm_crc_valid  1
  output dstrm_valid      1
}

llink upstream
{
  input ustrm_state       4
  input ustrm_protid      2
  input ustrm_data      256
  input ustrm_dvalid      1
  input ustrm_crc         8
  input ustrm_crc_valid   1
  input ustrm_valid       1
}
