;redcode
;assert 1
	SPL 0, <-525
	CMP -207, <-120
	MOV -1, <-20
	MOV -5, <-20
	DJN -1, @-20
	CMP @151, 103
	SUB 20, 0
	CMP 0, <0
	MOV @125, 106
	MOV @125, 106
	CMP @121, 103
	SLT -1, <-20
	JMP -1, @-20
	JMN 12, #200
	CMP @121, 103
	JMN 12, #200
	MOV @121, 3
	DJN -1, @-20
	DJN -1, @-20
	CMP @121, 106
	CMP @121, 106
	SPL -1, @-20
	MOV -5, <-20
	JMP <-130, 9
	JMP -1, @-20
	SUB @121, 106
	SLT 20, @12
	SUB 20, 0
	SUB 0, <0
	SUB 0, <0
	SUB @121, 103
	CMP 0, <0
	SUB @121, 103
	JMP -1, @-20
	ADD 3, @251
	SUB 0, <0
	SUB #0, 106
	MOV @121, 103
	SPL 0, <-525
	MOV -5, <-20
	MOV @121, 103
	SPL 0, <-525
	DJN -1, @-20
	SLT 0, 0
	ADD 3, @251
	SPL 0, @0
	MOV -5, <-20
	CMP @121, 106
	MOV -5, <-20
	SUB 200, 0
	CMP 20, 0
	MOV -5, <-20
