{
 "awd_id": "9260199",
 "agcy_id": "NSF",
 "tran_type": "Grant",
 "awd_istr_txt": "Standard Grant",
 "awd_titl_txt": "Rapid Prototyping Module",
 "cfda_num": "47.084",
 "org_code": "15030000",
 "po_phone": null,
 "po_email": "",
 "po_sign_block_name": "Kesh S. Narayanan",
 "awd_eff_date": "1993-01-15",
 "awd_exp_date": "1993-09-30",
 "tot_intn_awd_amt": 49871.0,
 "awd_amount": 49871.0,
 "awd_min_amd_letter_date": "1993-02-02",
 "awd_max_amd_letter_date": "1993-02-02",
 "awd_abstract_narration": "Complex digital systems are typically prototyped using large arrays             of PWB/rack mounted field programmable gate arrays (FPGAs), a                   lengthy and costly task.  This project will utilize a 3D IC stack               containing 32 to 128 FPGAs on an active substrate that occupies                 approximately 1 cubic centimeter and provides all the logic,                    interconnect and I/O necessary to prototype a complex computational             system.  Due to the close proximity of the ICs to each other and                to the active substrate, significant power, speed and reliability               improvements over conventional prototyping boards are possible.                 Existing FPGA programming tools can be extended to provide quick                turn-around design/programming of this system.  Using this concept,             prototyping time can be significantly reduced.  This is especially              useful in: redesign/re-prototyping situations where the design must             be rapidly modified; hardware based simulation accelerators; shared             resource situations where one prototype system must (could) be                  shared among several programs; and low-quantity custom systems                  where the \"prototype\" could become the \"product\".  The Rapid                    Prototyping Module (RPM) will provide significant advantages in                 development cost and time-to-market for those companies having                  access to this technology.",
 "awd_arra_amount": 0.0,
 "dir_abbr": "TIP",
 "org_dir_long_name": "Directorate for Technology, Innovation, and Partnerships",
 "div_abbr": "TI",
 "org_div_long_name": "Translational Impacts",
 "awd_agcy_code": "4900",
 "fund_agcy_code": "4900",
 "pi": [
  {
   "pi_role": "Principal Investigator",
   "pi_first_name": "Rafi",
   "pi_last_name": "Some",
   "pi_mid_init": "",
   "pi_sufx_name": "",
   "pi_full_name": "Rafi Some",
   "pi_email_addr": "",
   "nsf_id": "000196214",
   "pi_start_date": "1993-01-15",
   "pi_end_date": null
  }
 ],
 "inst": {
  "inst_name": "Irvine Sensors Corporation",
  "inst_street_address": "18021 COWAN STE I",
  "inst_street_address_2": "",
  "inst_city_name": "IRVINE",
  "inst_state_code": "CA",
  "inst_state_name": "California",
  "inst_phone_num": "7144448700",
  "inst_zip_code": "926146023",
  "inst_country_name": "United States",
  "cong_dist_code": "47",
  "st_cong_dist_code": "CA47",
  "org_lgl_bus_name": "IRVINE SENSORS CORPORATION",
  "org_prnt_uei_num": "",
  "org_uei_num": "QS98AJNH3J28"
 },
 "perf_inst": {
  "perf_inst_name": "DATA NOT AVAILABLE",
  "perf_str_addr": "",
  "perf_city_name": "",
  "perf_st_code": "",
  "perf_st_name": "RI REQUIRED",
  "perf_zip_code": "",
  "perf_ctry_code": "",
  "perf_cong_dist": "",
  "perf_st_cong_dist": "",
  "perf_ctry_name": "",
  "perf_ctry_flag": "0"
 },
 "pgm_ele": [
  {
   "pgm_ele_code": "537100",
   "pgm_ele_name": "SBIR Phase I"
  }
 ],
 "pgm_ref": [
  {
   "pgm_ref_code": "4731",
   "pgm_ref_txt": "SYSTEMS PROTOTYPING"
  },
  {
   "pgm_ref_code": "5371",
   "pgm_ref_txt": "SMALL BUSINESS PHASE I"
  }
 ],
 "app_fund": [
  {
   "app_code": "",
   "app_name": "",
   "app_symb_id": "",
   "fund_code": "",
   "fund_name": "",
   "fund_symb_id": ""
  }
 ],
 "oblg_fy": [
  {
   "fund_oblg_fiscal_yr": 1993,
   "fund_oblg_amt": 49871.0
  }
 ],
 "por": null
}