

================================================================
== Vitis HLS Report for 'lab5_z1'
================================================================
* Date:           Tue Nov  7 12:51:37 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab5_z1
* Solution:       sol4 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+-----------+------------+
    | Clock|  Target  | Estimated | Uncertainty|
    +------+----------+-----------+------------+
    |clk   |  20.00 ns|  14.455 ns|     5.40 ns|
    +------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      385|      385|  7.700 us|  7.700 us|  386|  386|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- foo_label0  |      384|      384|         3|          -|          -|   128|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|  1797|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   -|      -|     -|    -|
|Memory           |        -|   -|      -|     -|    -|
|Multiplexer      |        -|   -|      -|    30|    -|
|Register         |        -|   -|     42|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   0|     42|  1827|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|   0|     ~0|    22|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |add_ln11_1_fu_533_p2     |         +|   0|  0|   23|          16|          16|
    |add_ln11_2_fu_539_p2     |         +|   0|  0|   16|          16|          16|
    |add_ln11_fu_527_p2       |         +|   0|  0|   16|          16|          16|
    |add_ln6_fu_125_p2        |         +|   0|  0|   15|           8|           1|
    |sub_ln10_1_fu_461_p2     |         -|   0|  0|   14|           7|           7|
    |sub_ln10_2_fu_491_p2     |         -|   0|  0|   14|           6|           7|
    |sub_ln10_fu_449_p2       |         -|   0|  0|   14|           7|           7|
    |sub_ln8_1_fu_221_p2      |         -|   0|  0|   14|           7|           7|
    |sub_ln8_2_fu_251_p2      |         -|   0|  0|   14|           6|           7|
    |sub_ln8_fu_209_p2        |         -|   0|  0|   14|           7|           7|
    |sub_ln9_1_fu_351_p2      |         -|   0|  0|   14|           7|           7|
    |sub_ln9_2_fu_381_p2      |         -|   0|  0|   14|           6|           7|
    |sub_ln9_fu_339_p2        |         -|   0|  0|   14|           7|           7|
    |and_ln10_fu_517_p2       |       and|   0|  0|   64|          64|          64|
    |and_ln8_1_fu_277_p2      |       and|   0|  0|   64|          64|          64|
    |and_ln9_fu_407_p2        |       and|   0|  0|   64|          64|          64|
    |icmp_ln10_fu_425_p2      |      icmp|   0|  0|    9|           5|           5|
    |icmp_ln6_fu_119_p2       |      icmp|   0|  0|   11|           8|           9|
    |icmp_ln8_fu_185_p2       |      icmp|   0|  0|    9|           5|           5|
    |icmp_ln9_fu_315_p2       |      icmp|   0|  0|   10|           6|           6|
    |lshr_ln10_1_fu_511_p2    |      lshr|   0|  0|  182|           2|          64|
    |lshr_ln10_fu_505_p2      |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln8_1_fu_271_p2     |      lshr|   0|  0|  182|           2|          64|
    |lshr_ln8_fu_265_p2       |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln9_1_fu_401_p2     |      lshr|   0|  0|  182|           2|          64|
    |lshr_ln9_fu_395_p2       |      lshr|   0|  0|  182|          64|          64|
    |or_ln8_fu_179_p2         |        or|   0|  0|    5|           5|           4|
    |or_ln9_1_fu_296_p2       |        or|   0|  0|    7|           7|           6|
    |or_ln9_2_fu_302_p2       |        or|   0|  0|    5|           5|           4|
    |select_ln10_1_fu_475_p3  |    select|   0|  0|   64|           1|          64|
    |select_ln10_2_fu_483_p3  |    select|   0|  0|    7|           1|           7|
    |select_ln10_fu_467_p3    |    select|   0|  0|    7|           1|           7|
    |select_ln8_1_fu_235_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln8_2_fu_243_p3   |    select|   0|  0|    7|           1|           7|
    |select_ln8_fu_227_p3     |    select|   0|  0|    7|           1|           7|
    |select_ln9_1_fu_365_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln9_2_fu_373_p3   |    select|   0|  0|    7|           1|           7|
    |select_ln9_fu_357_p3     |    select|   0|  0|    7|           1|           7|
    |xor_ln10_fu_455_p2       |       xor|   0|  0|    7|           7|           6|
    |xor_ln8_1_fu_215_p2      |       xor|   0|  0|    7|           7|           6|
    |xor_ln8_fu_158_p2        |       xor|   0|  0|    6|           5|           6|
    |xor_ln9_fu_345_p2        |       xor|   0|  0|    7|           7|           6|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0| 1797|         582|         985|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  21|          5|    1|          5|
    |i_fu_76    |   9|          2|    8|         16|
    +-----------+----+-----------+-----+-----------+
    |Total      |  30|          7|    9|         21|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln11_2_reg_576   |  16|   0|   16|          0|
    |ap_CS_fsm            |   4|   0|    4|          0|
    |i_fu_76              |   8|   0|    8|          0|
    |tmp_2_reg_571        |   1|   0|    1|          0|
    |trunc_ln8_2_reg_565  |   5|   0|    5|          0|
    |zext_ln6_reg_552     |   8|   0|   64|         56|
    +---------------------+----+----+-----+-----------+
    |Total                |  42|   0|   98|         56|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|d_in_address0      |  out|    7|   ap_memory|          d_in|         array|
|d_in_ce0           |  out|    1|   ap_memory|          d_in|         array|
|d_in_q0            |   in|   64|   ap_memory|          d_in|         array|
|d_out_address0     |  out|    7|   ap_memory|         d_out|         array|
|d_out_ce0          |  out|    1|   ap_memory|         d_out|         array|
|d_out_we0          |  out|    1|   ap_memory|         d_out|         array|
|d_out_d0           |  out|   16|   ap_memory|         d_out|         array|
+-------------------+-----+-----+------------+--------------+--------------+

