
*** Running vivado
    with args -log design_audio_fir_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_audio_fir_0_0.tcl


****** Vivado v2021.2.1 (64-bit)
  **** SW Build 3414424 on Sun Dec 19 10:57:14 MST 2021
  **** IP Build 3405791 on Sun Dec 19 15:54:35 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_audio_fir_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2840.594 ; gain = 2.023 ; free physical = 20491 ; free virtual = 42605
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/tools/xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top design_audio_fir_0_0 -part xczu7ev-ffvc1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20457
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 3237.352 ; gain = 151.750 ; free physical = 8937 ; free virtual = 31079
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_audio_fir_0_0' [/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir_test/FIR/FIR.gen/sources_1/bd/design_audio/ip/design_audio_fir_0_0/synth/design_audio_fir_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'fir' [/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir_test/FIR/FIR.gen/sources_1/bd/design_audio/ipshared/1e51/hdl/verilog/fir.v:12]
INFO: [Synth 8-6157] synthesizing module 'fir_shift_reg_RAM_AUTO_1R1W' [/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir_test/FIR/FIR.gen/sources_1/bd/design_audio/ipshared/1e51/hdl/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-3876] $readmem data file './fir_shift_reg_RAM_AUTO_1R1W.dat' is read successfully [/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir_test/FIR/FIR.gen/sources_1/bd/design_audio/ipshared/1e51/hdl/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:26]
INFO: [Synth 8-6155] done synthesizing module 'fir_shift_reg_RAM_AUTO_1R1W' (1#1) [/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir_test/FIR/FIR.gen/sources_1/bd/design_audio/ipshared/1e51/hdl/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6157] synthesizing module 'fir_fir_Pipeline_loop' [/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir_test/FIR/FIR.gen/sources_1/bd/design_audio/ipshared/1e51/hdl/verilog/fir_fir_Pipeline_loop.v:10]
INFO: [Synth 8-6157] synthesizing module 'fir_fir_Pipeline_loop_c_ROM_AUTO_1R' [/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir_test/FIR/FIR.gen/sources_1/bd/design_audio/ipshared/1e51/hdl/verilog/fir_fir_Pipeline_loop_c_ROM_AUTO_1R.v:6]
INFO: [Synth 8-3876] $readmem data file './fir_fir_Pipeline_loop_c_ROM_AUTO_1R.dat' is read successfully [/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir_test/FIR/FIR.gen/sources_1/bd/design_audio/ipshared/1e51/hdl/verilog/fir_fir_Pipeline_loop_c_ROM_AUTO_1R.v:22]
INFO: [Synth 8-6155] done synthesizing module 'fir_fir_Pipeline_loop_c_ROM_AUTO_1R' (2#1) [/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir_test/FIR/FIR.gen/sources_1/bd/design_audio/ipshared/1e51/hdl/verilog/fir_fir_Pipeline_loop_c_ROM_AUTO_1R.v:6]
INFO: [Synth 8-6157] synthesizing module 'fir_mac_muladd_16s_16s_37s_37_4_1' [/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir_test/FIR/FIR.gen/sources_1/bd/design_audio/ipshared/1e51/hdl/verilog/fir_mac_muladd_16s_16s_37s_37_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0' [/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir_test/FIR/FIR.gen/sources_1/bd/design_audio/ipshared/1e51/hdl/verilog/fir_mac_muladd_16s_16s_37s_37_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0' (3#1) [/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir_test/FIR/FIR.gen/sources_1/bd/design_audio/ipshared/1e51/hdl/verilog/fir_mac_muladd_16s_16s_37s_37_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fir_mac_muladd_16s_16s_37s_37_4_1' (4#1) [/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir_test/FIR/FIR.gen/sources_1/bd/design_audio/ipshared/1e51/hdl/verilog/fir_mac_muladd_16s_16s_37s_37_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'fir_flow_control_loop_pipe_sequential_init' [/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir_test/FIR/FIR.gen/sources_1/bd/design_audio/ipshared/1e51/hdl/verilog/fir_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fir_flow_control_loop_pipe_sequential_init' (5#1) [/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir_test/FIR/FIR.gen/sources_1/bd/design_audio/ipshared/1e51/hdl/verilog/fir_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fir_fir_Pipeline_loop' (6#1) [/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir_test/FIR/FIR.gen/sources_1/bd/design_audio/ipshared/1e51/hdl/verilog/fir_fir_Pipeline_loop.v:10]
INFO: [Synth 8-6157] synthesizing module 'fir_fir_io_s_axi' [/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir_test/FIR/FIR.gen/sources_1/bd/design_audio/ipshared/1e51/hdl/verilog/fir_fir_io_s_axi.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir_test/FIR/FIR.gen/sources_1/bd/design_audio/ipshared/1e51/hdl/verilog/fir_fir_io_s_axi.v:213]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir_test/FIR/FIR.gen/sources_1/bd/design_audio/ipshared/1e51/hdl/verilog/fir_fir_io_s_axi.v:267]
INFO: [Synth 8-6155] done synthesizing module 'fir_fir_io_s_axi' (7#1) [/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir_test/FIR/FIR.gen/sources_1/bd/design_audio/ipshared/1e51/hdl/verilog/fir_fir_io_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'fir_mul_mul_16s_10s_25_4_1' [/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir_test/FIR/FIR.gen/sources_1/bd/design_audio/ipshared/1e51/hdl/verilog/fir_mul_mul_16s_10s_25_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'fir_mul_mul_16s_10s_25_4_1_DSP48_1' [/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir_test/FIR/FIR.gen/sources_1/bd/design_audio/ipshared/1e51/hdl/verilog/fir_mul_mul_16s_10s_25_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fir_mul_mul_16s_10s_25_4_1_DSP48_1' (8#1) [/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir_test/FIR/FIR.gen/sources_1/bd/design_audio/ipshared/1e51/hdl/verilog/fir_mul_mul_16s_10s_25_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fir_mul_mul_16s_10s_25_4_1' (9#1) [/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir_test/FIR/FIR.gen/sources_1/bd/design_audio/ipshared/1e51/hdl/verilog/fir_mul_mul_16s_10s_25_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'fir_mac_muladd_16s_10s_31s_31_4_1' [/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir_test/FIR/FIR.gen/sources_1/bd/design_audio/ipshared/1e51/hdl/verilog/fir_mac_muladd_16s_10s_31s_31_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'fir_mac_muladd_16s_10s_31s_31_4_1_DSP48_2' [/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir_test/FIR/FIR.gen/sources_1/bd/design_audio/ipshared/1e51/hdl/verilog/fir_mac_muladd_16s_10s_31s_31_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fir_mac_muladd_16s_10s_31s_31_4_1_DSP48_2' (10#1) [/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir_test/FIR/FIR.gen/sources_1/bd/design_audio/ipshared/1e51/hdl/verilog/fir_mac_muladd_16s_10s_31s_31_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fir_mac_muladd_16s_10s_31s_31_4_1' (11#1) [/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir_test/FIR/FIR.gen/sources_1/bd/design_audio/ipshared/1e51/hdl/verilog/fir_mac_muladd_16s_10s_31s_31_4_1.v:46]
INFO: [Synth 8-6155] done synthesizing module 'fir' (12#1) [/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir_test/FIR/FIR.gen/sources_1/bd/design_audio/ipshared/1e51/hdl/verilog/fir.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_audio_fir_0_0' (13#1) [/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir_test/FIR/FIR.gen/sources_1/bd/design_audio/ip/design_audio_fir_0_0/synth/design_audio_fir_0_0.v:58]
WARNING: [Synth 8-7129] Port rst in module fir_mac_muladd_16s_10s_31s_31_4_1_DSP48_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module fir_mul_mul_16s_10s_25_4_1_DSP48_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[31] in module fir_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module fir_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module fir_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module fir_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module fir_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module fir_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module fir_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module fir_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module fir_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module fir_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module fir_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module fir_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module fir_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module fir_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module fir_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module fir_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module fir_fir_Pipeline_loop_c_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module fir_shift_reg_RAM_AUTO_1R1W is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 3296.305 ; gain = 210.703 ; free physical = 8862 ; free virtual = 31008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 3314.109 ; gain = 228.508 ; free physical = 8901 ; free virtual = 31046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 3314.109 ; gain = 228.508 ; free physical = 8901 ; free virtual = 31046
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3314.109 ; gain = 0.000 ; free physical = 8920 ; free virtual = 31067
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir_test/FIR/FIR.gen/sources_1/bd/design_audio/ip/design_audio_fir_0_0/constraints/fir_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3491.793 ; gain = 0.000 ; free physical = 8422 ; free virtual = 30604
Finished Parsing XDC File [/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir_test/FIR/FIR.gen/sources_1/bd/design_audio/ip/design_audio_fir_0_0/constraints/fir_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir_test/FIR/FIR.runs/design_audio_fir_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir_test/FIR/FIR.runs/design_audio_fir_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3491.793 ; gain = 0.000 ; free physical = 8421 ; free virtual = 30604
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3491.797 ; gain = 0.004 ; free physical = 8408 ; free virtual = 30593
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:46 ; elapsed = 00:00:59 . Memory (MB): peak = 3491.797 ; gain = 406.195 ; free physical = 8720 ; free virtual = 30884
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:46 ; elapsed = 00:00:59 . Memory (MB): peak = 3491.797 ; gain = 406.195 ; free physical = 8707 ; free virtual = 30872
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir_test/FIR/FIR.runs/design_audio_fir_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:59 . Memory (MB): peak = 3491.797 ; gain = 406.195 ; free physical = 8718 ; free virtual = 30883
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'fir_fir_io_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'fir_fir_io_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-6904] The RAM "fir_shift_reg_RAM_AUTO_1R1W:/ram_reg" of size (depth=58 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'fir_fir_io_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'fir_fir_io_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:01:00 . Memory (MB): peak = 3491.797 ; gain = 406.195 ; free physical = 8617 ; free virtual = 30786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               37 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 26    
+---RAMs : 
	              928 Bit	(58 X 16 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   37 Bit        Muxes := 2     
	   8 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	  10 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_31s_31_4_1_U8/fir_mac_muladd_16s_10s_31s_31_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir_test/FIR/FIR.gen/sources_1/bd/design_audio/ipshared/1e51/hdl/verilog/fir_mac_muladd_16s_10s_31s_31_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_fir_Pipeline_loop_fu_76/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '37' bits. [/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir_test/FIR/FIR.gen/sources_1/bd/design_audio/ipshared/1e51/hdl/verilog/fir_mac_muladd_16s_16s_37s_37_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_fir_Pipeline_loop_fu_76/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '37' bits. [/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir_test/FIR/FIR.gen/sources_1/bd/design_audio/ipshared/1e51/hdl/verilog/fir_mac_muladd_16s_16s_37s_37_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_10s_31s_31_4_1_U8/fir_mac_muladd_16s_10s_31s_31_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '45' to '31' bits. [/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir_test/FIR/FIR.gen/sources_1/bd/design_audio/ipshared/1e51/hdl/verilog/fir_mac_muladd_16s_10s_31s_31_4_1.v:31]
INFO: [Synth 8-6904] The RAM "inst/shift_reg_U/ram_reg" of size (depth=58 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP mul_mul_16s_10s_25_4_1_U7/fir_mul_mul_16s_10s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*(B:0x3fe86)')'.
DSP Report: register mul_mul_16s_10s_25_4_1_U7/fir_mul_mul_16s_10s_25_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_10s_25_4_1_U7/fir_mul_mul_16s_10s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_10s_25_4_1_U7/fir_mul_mul_16s_10s_25_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_10s_25_4_1_U7/fir_mul_mul_16s_10s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_10s_25_4_1_U7/fir_mul_mul_16s_10s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_10s_25_4_1_U7/fir_mul_mul_16s_10s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_10s_25_4_1_U7/fir_mul_mul_16s_10s_25_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_10s_25_4_1_U7/fir_mul_mul_16s_10s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_10s_25_4_1_U7/fir_mul_mul_16s_10s_25_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_10s_25_4_1_U7/fir_mul_mul_16s_10s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_fir_Pipeline_loop_fu_76/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_fir_Pipeline_loop_fu_76/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_fir_Pipeline_loop_fu_76/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_fir_Pipeline_loop_fu_76/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_fir_Pipeline_loop_fu_76/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_fir_Pipeline_loop_fu_76/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_fir_Pipeline_loop_fu_76/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_fir_Pipeline_loop_fu_76/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_fir_Pipeline_loop_fu_76/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_fir_Pipeline_loop_fu_76/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_fir_Pipeline_loop_fu_76/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_fir_Pipeline_loop_fu_76/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_fir_Pipeline_loop_fu_76/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_fir_Pipeline_loop_fu_76/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p is absorbed into DSP grp_fir_Pipeline_loop_fu_76/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_fir_Pipeline_loop_fu_76/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/m is absorbed into DSP grp_fir_Pipeline_loop_fu_76/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_10s_31s_31_4_1_U8/fir_mac_muladd_16s_10s_31s_31_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+((A:0x3ffffe86)'*B2)')'.
DSP Report: register mac_muladd_16s_10s_31s_31_4_1_U8/fir_mac_muladd_16s_10s_31s_31_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_31s_31_4_1_U8/fir_mac_muladd_16s_10s_31s_31_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_31s_31_4_1_U8/fir_mac_muladd_16s_10s_31s_31_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_16s_10s_31s_31_4_1_U8/fir_mac_muladd_16s_10s_31s_31_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register acc_01_loc_fu_52_reg is absorbed into DSP mac_muladd_16s_10s_31s_31_4_1_U8/fir_mac_muladd_16s_10s_31s_31_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_31s_31_4_1_U8/fir_mac_muladd_16s_10s_31s_31_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_10s_31s_31_4_1_U8/fir_mac_muladd_16s_10s_31s_31_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_10s_31s_31_4_1_U8/fir_mac_muladd_16s_10s_31s_31_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_10s_31s_31_4_1_U8/fir_mac_muladd_16s_10s_31s_31_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_31s_31_4_1_U8/fir_mac_muladd_16s_10s_31s_31_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_10s_31s_31_4_1_U8/fir_mac_muladd_16s_10s_31s_31_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_10s_31s_31_4_1_U8/fir_mac_muladd_16s_10s_31s_31_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_10s_31s_31_4_1_U8/fir_mac_muladd_16s_10s_31s_31_4_1_DSP48_2_U/p_reg_reg.
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[31] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[30] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[29] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[28] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[27] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[26] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[25] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[24] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[23] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[22] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[21] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[20] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[19] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[18] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[17] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[16] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WSTRB[3] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WSTRB[2] in module fir is either unconnected or has no load
INFO: [Synth 8-6904] The RAM "inst/shift_reg_U/ram_reg" of size (depth=58 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3332] Sequential element (fir_io_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_io_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module fir.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:07 . Memory (MB): peak = 3491.797 ; gain = 406.195 ; free physical = 8526 ; free virtual = 30704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------------------------------+------------+---------------+----------------+
|Module Name                         | RTL Object | Depth x Width | Implemented As | 
+------------------------------------+------------+---------------+----------------+
|fir_fir_Pipeline_loop_c_ROM_AUTO_1R | ram        | 64x14         | LUT            | 
|fir                                 | p_0_out    | 64x14         | LUT            | 
+------------------------------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping Report (see note below)
+------------+---------------------+-----------+----------------------+------------------------------+
|Module Name | RTL Object          | Inference | Size (Depth x Width) | Primitives                   | 
+------------+---------------------+-----------+----------------------+------------------------------+
|inst        | shift_reg_U/ram_reg | Implied   | 64 x 16              | RAM16X1D x 32 RAM32X1D x 16  | 
+------------+---------------------+-----------+----------------------+------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                        | DSP Mapping                 | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir_mul_mul_16s_10s_25_4_1_DSP48_1 | (A2*(B:0x3fe86)')'          | 16     | 10     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|fir                                | (C+(A''*B'')')'             | 27     | 17     | 37     | -      | 37     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|fir                                | (C'+((A:0x3ffffe86)'*B2)')' | 17     | 18     | 31     | -      | 31     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
+-----------------------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:01:43 . Memory (MB): peak = 3875.215 ; gain = 789.613 ; free physical = 5510 ; free virtual = 27727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
INFO: [Common 17-14] Message 'Synth 8-6779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:45 . Memory (MB): peak = 3884.219 ; gain = 798.617 ; free physical = 5386 ; free virtual = 27604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+---------------------+-----------+----------------------+------------------------------+
|Module Name | RTL Object          | Inference | Size (Depth x Width) | Primitives                   | 
+------------+---------------------+-----------+----------------------+------------------------------+
|inst        | shift_reg_U/ram_reg | Implied   | 64 x 16              | RAM16X1D x 32 RAM32X1D x 16  | 
+------------+---------------------+-----------+----------------------+------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:21 ; elapsed = 00:01:46 . Memory (MB): peak = 3900.234 ; gain = 814.633 ; free physical = 5371 ; free virtual = 27588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:31 ; elapsed = 00:01:57 . Memory (MB): peak = 3900.238 ; gain = 814.637 ; free physical = 5083 ; free virtual = 27291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:31 ; elapsed = 00:01:57 . Memory (MB): peak = 3900.238 ; gain = 814.637 ; free physical = 5082 ; free virtual = 27290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:31 ; elapsed = 00:01:57 . Memory (MB): peak = 3900.238 ; gain = 814.637 ; free physical = 5063 ; free virtual = 27271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:31 ; elapsed = 00:01:57 . Memory (MB): peak = 3900.238 ; gain = 814.637 ; free physical = 5060 ; free virtual = 27268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:31 ; elapsed = 00:01:57 . Memory (MB): peak = 3900.238 ; gain = 814.637 ; free physical = 5056 ; free virtual = 27264
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:31 ; elapsed = 00:01:57 . Memory (MB): peak = 3900.238 ; gain = 814.637 ; free physical = 5052 ; free virtual = 27260
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fir         | grp_fir_Pipeline_loop_fu_76/ap_loop_exit_ready_pp0_iter3_reg_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |     3|
|2     |DSP_A_B_DATA    |     3|
|5     |DSP_C_DATA      |     3|
|7     |DSP_MULTIPLIER  |     3|
|8     |DSP_M_DATA      |     3|
|9     |DSP_OUTPUT      |     3|
|10    |DSP_PREADD      |     3|
|11    |DSP_PREADD_DATA |     3|
|12    |LUT1            |     1|
|13    |LUT2            |     7|
|14    |LUT3            |    91|
|15    |LUT4            |    64|
|16    |LUT5            |    53|
|17    |LUT6            |    37|
|18    |RAM16X1D        |    32|
|19    |RAM32X1D        |    16|
|20    |SRL16E          |     1|
|21    |FDRE            |   212|
|22    |FDSE            |     6|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:31 ; elapsed = 00:01:57 . Memory (MB): peak = 3900.238 ; gain = 814.637 ; free physical = 5034 ; free virtual = 27242
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 822 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:13 ; elapsed = 00:01:36 . Memory (MB): peak = 3900.238 ; gain = 636.949 ; free physical = 5059 ; free virtual = 27267
Synthesis Optimization Complete : Time (s): cpu = 00:01:32 ; elapsed = 00:01:57 . Memory (MB): peak = 3900.242 ; gain = 814.637 ; free physical = 5059 ; free virtual = 27267
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3908.238 ; gain = 0.000 ; free physical = 5116 ; free virtual = 27324
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3964.066 ; gain = 0.000 ; free physical = 5006 ; free virtual = 27215
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 51 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 16 instances

Synth Design complete, checksum: 6fc04992
INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 147 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:00 ; elapsed = 00:02:23 . Memory (MB): peak = 3964.066 ; gain = 1123.473 ; free physical = 5223 ; free virtual = 27432
INFO: [Common 17-1381] The checkpoint '/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir_test/FIR/FIR.runs/design_audio_fir_0_0_synth_1/design_audio_fir_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_audio_fir_0_0, cache-ID = 160712845919169e
INFO: [Coretcl 2-1174] Renamed 11 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/userdata/k64D/trungpd_64d/vivado_work/test/srctest/source/zcu106/lab4_test/fir_test/FIR/FIR.runs/design_audio_fir_0_0_synth_1/design_audio_fir_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_audio_fir_0_0_utilization_synth.rpt -pb design_audio_fir_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug 17 01:41:13 2023...
