--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml atlysWrapperDebugUDPStack.twx
atlysWrapperDebugUDPStack.ncd -o atlysWrapperDebugUDPStack.twr
atlysWrapperDebugUDPStack.pcf -ucf AtlysGeneralBasic.ucf

Design file:              atlysWrapperDebugUDPStack.ncd
Physical constraint file: atlysWrapperDebugUDPStack.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock phyrxclk
------------+------------+------------+------------+------------+-------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                   | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)  | Phase  |
------------+------------+------------+------------+------------+-------------------+--------+
BTN<0>      |    2.376(R)|      SLOW  |   -1.095(R)|      SLOW  |phygtxclk_OBUF_BUFG|   0.000|
BTN<5>      |    1.570(R)|      SLOW  |   -0.201(R)|      SLOW  |phygtxclk_OBUF_BUFG|   0.000|
------------+------------+------------+------------+------------+-------------------+--------+

Clock phyrxclk to Pad
--------------+-----------------+------------+-----------------+------------+-------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                   | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)  | Phase  |
--------------+-----------------+------------+-----------------+------------+-------------------+--------+
LED<0>        |        11.951(R)|      SLOW  |         6.771(R)|      FAST  |phygtxclk_OBUF_BUFG|   0.000|
phyTXD<0>     |        16.408(R)|      SLOW  |         5.785(R)|      FAST  |phygtxclk_OBUF_BUFG|   0.000|
phyTXD<1>     |        16.063(R)|      SLOW  |         6.184(R)|      FAST  |phygtxclk_OBUF_BUFG|   0.000|
phyTXD<2>     |        15.113(R)|      SLOW  |         5.838(R)|      FAST  |phygtxclk_OBUF_BUFG|   0.000|
phyTXD<3>     |        14.900(R)|      SLOW  |         6.059(R)|      FAST  |phygtxclk_OBUF_BUFG|   0.000|
phyTXD<4>     |        13.922(R)|      SLOW  |         4.862(R)|      FAST  |phygtxclk_OBUF_BUFG|   0.000|
phyTXD<5>     |        15.399(R)|      SLOW  |         5.517(R)|      FAST  |phygtxclk_OBUF_BUFG|   0.000|
phyTXD<6>     |        14.875(R)|      SLOW  |         5.230(R)|      FAST  |phygtxclk_OBUF_BUFG|   0.000|
phyTXD<7>     |        16.601(R)|      SLOW  |         5.784(R)|      FAST  |phygtxclk_OBUF_BUFG|   0.000|
phytxen       |        10.123(R)|      SLOW  |         5.055(R)|      FAST  |phygtxclk_OBUF_BUFG|   0.000|
serial_clk_out|         8.904(R)|      SLOW  |         4.784(R)|      FAST  |phygtxclk_OBUF_BUFG|   0.000|
--------------+-----------------+------------+-----------------+------------+-------------------+--------+

Clock to Setup on destination clock phyrxclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
phyrxclk       |    7.891|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
phyrxclk       |phygtxclk      |    5.248|
---------------+---------------+---------+


Analysis completed Fri May 29 14:03:58 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 285 MB



