// Seed: 2734492633
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wor id_9;
  id_10 :
  assert property (@(posedge id_7 or posedge 1 or posedge 1 or posedge -1) 1);
  parameter id_11 = -1;
  assign id_9 = -1;
  wire id_12;
  wand id_13;
  localparam id_14 = 1;
  wire \id_15 ;
  parameter id_16 = -1 * id_3;
  initial \id_15 = id_11;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_3[-1];
  module_0 modCall_1 (
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2
  );
  wire id_4, id_5;
  wire id_6;
endmodule
