Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Oct 29 22:32:51 2017
| Host         : FREISMUTHDESK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    19 |
| Unused register locations in slices containing registers |    53 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             105 |           61 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              76 |           21 |
| Yes          | No                    | No                     |             205 |           85 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             185 |           60 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                       Enable Signal                                      |                                    Set/Reset Signal                                    | Slice Load Count | Bel Load Count |
+-------------------------------------------------+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                          |                                                                                        |                1 |              1 |
|  clk_IBUF_BUFG                                  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE//i__n_0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/SR[0] |                2 |              3 |
|  clk_IBUF_BUFG                                  | design_1_i/picorv32_axi_0/inst/picorv32_core/mem_addr[31]_i_1_n_0                        | design_1_i/picorv32_axi_0/inst/picorv32_core/mem_wstrb[3]_i_1_n_0                      |                1 |              4 |
|  clk_IBUF_BUFG                                  | design_1_i/picorv32_axi_0/inst/picorv32_core/latched_rd[4]_i_2_n_0                       | design_1_i/picorv32_axi_0/inst/picorv32_core/latched_rd[4]_i_1_n_0                     |                1 |              5 |
|  clk_IBUF_BUFG                                  | design_1_i/picorv32_axi_0/inst/picorv32_core/cpu_state[7]_i_2_n_0                        | design_1_i/picorv32_axi_0/inst/picorv32_core/cpu_state[7]_i_1_n_0                      |                4 |              7 |
|  clk_IBUF_BUFG                                  | design_1_i/picorv32_axi_0/inst/picorv32_core/mem_addr[31]_i_1_n_0                        |                                                                                        |                6 |             11 |
|  clk_IBUF_BUFG                                  | design_1_i/picorv32_axi_0/inst/picorv32_core/is_lui_auipc_jal_jalr_addi_add_sub0         | design_1_i/picorv32_axi_0/inst/picorv32_core/decoded_imm[31]_i_1_n_0                   |                9 |             20 |
|  clk_IBUF_BUFG                                  | design_1_i/picorv32_axi_0/inst/picorv32_core/is_lui_auipc_jal_jalr_addi_add_sub0         | design_1_i/picorv32_axi_0/inst/picorv32_core/trap_i_1_n_0                              |                6 |             22 |
|  clk_IBUF_BUFG                                  | design_1_i/picorv32_axi_0/inst/picorv32_core/axi_adapter/xfer_done0                      |                                                                                        |               10 |             25 |
|  clk_IBUF_BUFG                                  | design_1_i/picorv32_axi_0/inst/picorv32_core/is_lui_auipc_jal_jalr_addi_add_sub0         |                                                                                        |               12 |             30 |
|  clk_IBUF_BUFG                                  | design_1_i/picorv32_axi_0/inst/picorv32_core/reg_op1[31]_i_1_n_0                         |                                                                                        |               20 |             32 |
|  clk_IBUF_BUFG                                  | design_1_i/picorv32_axi_0/inst/picorv32_core/reg_op2[31]_i_1_n_0                         |                                                                                        |               13 |             32 |
|  clk_IBUF_BUFG                                  | design_1_i/picorv32_axi_0/inst/picorv32_core/mem_wdata[31]_i_1_n_0                       |                                                                                        |               10 |             32 |
|  clk_IBUF_BUFG                                  | design_1_i/picorv32_axi_0/inst/picorv32_core/instr_lui0                                  |                                                                                        |               14 |             43 |
|  clk_IBUF_BUFG                                  | design_1_i/picorv32_axi_0/inst/picorv32_core/cpu_state_reg_n_0_[6]                       | design_1_i/picorv32_axi_0/inst/picorv32_core/trap_i_1_n_0                              |               21 |             60 |
|  clk_IBUF_BUFG                                  | design_1_i/picorv32_axi_0/inst/picorv32_core/count_instr                                 | design_1_i/picorv32_axi_0/inst/picorv32_core/trap_i_1_n_0                              |               16 |             64 |
|  clk_IBUF_BUFG                                  |                                                                                          | design_1_i/picorv32_axi_0/inst/picorv32_core/trap_i_1_n_0                              |               21 |             76 |
|  clk_IBUF_BUFG                                  | design_1_i/picorv32_axi_0/inst/picorv32_core/p_0_in43_out                                |                                                                                        |               12 |             96 |
|  clk_IBUF_BUFG                                  |                                                                                          |                                                                                        |               60 |            104 |
+-------------------------------------------------+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 3      |                     1 |
| 4      |                     1 |
| 5      |                     1 |
| 7      |                     1 |
| 11     |                     1 |
| 16+    |                    13 |
+--------+-----------------------+


