library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all;

entity RAM is
port(clock, WE: in std_logic;
		Data: in std_logic_vector(7 downto 0);
		Address: in std_logic_vector(7 downto 0);
		Q: out std_logic_vector(7 downto 0));
end RAM;

architecture comp of RAM is
type ram_type is array (10 downto 0) of std_logic_vector (7 downto 0);
signal memram: ram_type;
--signal temp: std_logic_vector(7 downto 0);
begin
process(clock)
begin
	if (clock'event and clock='1') then
		if WE='1' then
			memram(conv_integer(address)) <= Data;
		else
			Q <= memram(conv_integer(address));
		end if;
	end if;
end process;

process(start)
begin
	if (start'event and start='1') then
		memrom(conv_integer("0000")) <= "0000";
		memrom(conv_integer("0001")) <= "0000";
		memrom(conv_integer("0010")) <= "0000";
		memrom(conv_integer("0011")) <= "0000";
		memrom(conv_integer("0100")) <= "0000";
		memrom(conv_integer("0101")) <= "0000";
		memrom(conv_integer("0110")) <= "0000";
		memrom(conv_integer("0111")) <= "0000";
		memrom(conv_integer("1000")) <= "0000";
		memrom(conv_integer("1001")) <= "0000";
		memrom(conv_integer("1010")) <= "0000";
		memrom(conv_integer("1011")) <= "0000";
	end if;
end process;

end comp;