--Forwarding unit for MIPS pipelined processor.

library ieee;
use ieee.std_logic_1164.all;

entity FowardingUnit is
	port(	
			--Datapath inputs
			EXM.rd			: in std_logic_vector(4 downto 0);
			MWB.rd			: in std_logic_vector(4 downto 0);
			IDEX.rs			: in std_logic_vector(4 downto 0);
			IDEX.rt			: in std_logic_vector(4 downto 0);
			
			--Controlpath inputs
			EXM.RegWrite	: in std_logic;
			MWB.RegWrite	: in std_logic;
			
			ForwardA			: out std_logic_vector(1 downto 0);
			ForwardB			: out std_logic_vector(1 downto 0));
			
architecture structural of ForwardingUnit is



component nxor2_5bit
	port(	a : in std_logic_vector(4 downto 0);
			b : in std_logic_vector(4 downto 0);
			o : out std_logic_vector(4 downto 0));
end component;

component zerocomp5
	port ( a		: in std_logic_vector(4 downto 0);
			 zero	: out std_logic);
end component;

component mux4x1_2bit
	port ( a,b,c,d 		: in std_logic_vector(1 downto 0);
			 s					: in std_logic_vector(1 downto 0);
			 m					: out std_logic_vector(1 downto 0));
end component;


