module boolean (
    input clk,  // clock
    input rst_n,  // reset
   
    input alufn[6],
    input a[8],
    input b[8],
   
    output out[8]
  ) {
 
  always {
    out=8b0;
    case(alufn[3:0]){
      b1000:
        out = a&b;
      b1110:
        out = a|b;
      b0110:
        out = a^b;
      b1001:
        out = ~(a^b);
      b0111:
        out = ~(a&b);
      b0001:
        out = ~(a|b);
  }
}
}