                   SYNTHESIS REPORT
====================Information====================
commit date: Thu_Oct_14_23:42:06_2021_+0800
top_name: ysyx_210458
foundry: SMIC (110nm)
corner: MAX
track: 8T
voltage channel: LVT40
====================ERROR & WARNING====================
Errors
Warnings
1. Warning:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210458.v:1794: Recommend parentheses when a reduction-or follows bitwise-or. (VER-225)
2. Warning:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210458.v:3589: Statement unreachable (Branch condition impossible to meet).  (VER-61)
****** Message Summary: 0 Error(s), 2 Warning(s) ******
#========================================================================
# Area
#========================================================================
total      std        mem  ipio  sub_harden
1118816.6  1118816.6  0.0  0.0   0.0 
#========================================================================
# Cell Count
#========================================================================
total  std    mem  ipio  sub_harden
56139  56139  0    0     0 
#========================================================================
f=100MHz PASS!!!
======================AREA REPORT======================
 
****************************************
Report : area
Design : ysyx_210458
Date   : Fri Oct 15 11:29:07 2021
****************************************
    
    S011HD1P_X32Y2D128_BW_SS_1.08_125 (File: /Project/home/fangwenji/prj/coosca/lib_data/ccsdb/S011HD1P_X32Y2D128_BW_SS_1.08_125.db)
Number of ports:                        12550
Number of nets:                         68067
Number of cells:                        56490
Number of combinational cells:          40255
Number of sequential cells:             15876
Number of macros/black boxes:               8
Number of buf/inv:                       6799
Number of references:                       3
Combinational area:             305387.941367
Buf/Inv area:                    30309.102300
Noncombinational area:          404888.363134
Macro/Black Box area:           408540.343750
Net Interconnect area:      undefined  (No wire load specified)
Total cell area:               1118816.648252
Total area:                 undefined
Hierarchical area distribution
------------------------------
                                  Global cell area                  Local cell area
                                  ---------------------  ------------------------------------- 
Hierarchical cell                 Absolute      Percent  Combi-       Noncombi-    Black-
                                  Total         Total    national     national     boxes        Design
--------------------------------  ------------  -------  -----------  -----------  -----------  -------------------------------------------------------
ysyx_210458                       1118816.6483    100.0     219.2024       0.0000       0.0000  ysyx_210458
u_simtop                          1118597.4459    100.0     895.6368       0.0000       0.0000  ysyx_210458_SimTop_0
u_simtop/axi_bridge                100067.9149      8.9    3625.5808     306.6144       0.0000  ysyx_210458_AXI_bridge_0
u_simtop/axi_bridge/AWaddr_fifo      5114.2745      0.5    1313.8696    3628.2705       0.0000  ysyx_210458_fifo_DEPTH_WIDTH4_DATA_WIDTH35_5
u_simtop/axi_bridge/AWaddr_fifo/POWERGATING_clock_N90_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_245
u_simtop/axi_bridge/AWaddr_fifo/POWERGATING_clock_N90_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_246
u_simtop/axi_bridge/AWaddr_fifo/POWERGATING_clock_N91_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_247
u_simtop/axi_bridge/AWaddr_fifo/POWERGATING_clock_N91_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_248
u_simtop/axi_bridge/AWaddr_fifo/POWERGATING_clock_N92_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_249
u_simtop/axi_bridge/AWaddr_fifo/POWERGATING_clock_N92_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_250
u_simtop/axi_bridge/AWaddr_fifo/POWERGATING_clock_N93_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_251
u_simtop/axi_bridge/AWaddr_fifo/POWERGATING_clock_N93_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_252
u_simtop/axi_bridge/Daddr_fifo       4665.1113      0.4     966.9112    3526.0657       0.0000  ysyx_210458_fifo_DEPTH_WIDTH4_DATA_WIDTH35_3
u_simtop/axi_bridge/Daddr_fifo/POWERGATING_clock_N90_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_257
u_simtop/axi_bridge/Daddr_fifo/POWERGATING_clock_N90_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_258
u_simtop/axi_bridge/Daddr_fifo/POWERGATING_clock_N91_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_259
u_simtop/axi_bridge/Daddr_fifo/POWERGATING_clock_N91_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_260
u_simtop/axi_bridge/Daddr_fifo/POWERGATING_clock_N92_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_261
u_simtop/axi_bridge/Daddr_fifo/POWERGATING_clock_N92_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_262
u_simtop/axi_bridge/Daddr_fifo/POWERGATING_clock_N93_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_263
u_simtop/axi_bridge/Daddr_fifo/POWERGATING_clock_N93_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_264
u_simtop/axi_bridge/Drdata_fifo     24020.8180      2.1   10525.7496   13495.0685       0.0000  ysyx_210458_fifo_DEPTH_WIDTH8_DATA_WIDTH66_WIDTH_CNT4_3
u_simtop/axi_bridge/Iaddr_fifo       3960.4361      0.4     859.3272    3015.0417       0.0000  ysyx_210458_fifo_DEPTH_WIDTH4_DATA_WIDTH35_4
u_simtop/axi_bridge/Iaddr_fifo/POWERGATING_clock_N90_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_253
u_simtop/axi_bridge/Iaddr_fifo/POWERGATING_clock_N91_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_254
u_simtop/axi_bridge/Iaddr_fifo/POWERGATING_clock_N92_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_255
u_simtop/axi_bridge/Iaddr_fifo/POWERGATING_clock_N93_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_256
u_simtop/axi_bridge/Irdata_fifo     24300.5364      2.2   10597.0240   13703.5125       0.0000  ysyx_210458_fifo_DEPTH_WIDTH8_DATA_WIDTH66_WIDTH_CNT4_2
u_simtop/axi_bridge/Wdata_fifo      34074.5433      3.0    6164.5632   27135.3753       0.0000  ysyx_210458_fifo_DEPTH_WIDTH4_DATA_WIDTH264_0
u_simtop/axi_bridge/Wdata_fifo/POWERGATING_clock_N550_10
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_51
u_simtop/axi_bridge/Wdata_fifo/POWERGATING_clock_N550_11
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_211
u_simtop/axi_bridge/Wdata_fifo/POWERGATING_clock_N550_12
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_212
u_simtop/axi_bridge/Wdata_fifo/POWERGATING_clock_N550_13
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_213
u_simtop/axi_bridge/Wdata_fifo/POWERGATING_clock_N550_14
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_214
u_simtop/axi_bridge/Wdata_fifo/POWERGATING_clock_N550_15
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_215
u_simtop/axi_bridge/Wdata_fifo/POWERGATING_clock_N550_16
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_216
u_simtop/axi_bridge/Wdata_fifo/POWERGATING_clock_N550_17
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_217
u_simtop/axi_bridge/Wdata_fifo/POWERGATING_clock_N550_9
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_49
u_simtop/axi_bridge/Wdata_fifo/POWERGATING_clock_N553_10
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_219
u_simtop/axi_bridge/Wdata_fifo/POWERGATING_clock_N553_11
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_220
u_simtop/axi_bridge/Wdata_fifo/POWERGATING_clock_N553_12
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_221
u_simtop/axi_bridge/Wdata_fifo/POWERGATING_clock_N553_13
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_222
u_simtop/axi_bridge/Wdata_fifo/POWERGATING_clock_N553_14
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_223
u_simtop/axi_bridge/Wdata_fifo/POWERGATING_clock_N553_15
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_224
u_simtop/axi_bridge/Wdata_fifo/POWERGATING_clock_N553_16
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_225
u_simtop/axi_bridge/Wdata_fifo/POWERGATING_clock_N553_17
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_226
u_simtop/axi_bridge/Wdata_fifo/POWERGATING_clock_N553_9
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_218
u_simtop/axi_bridge/Wdata_fifo/POWERGATING_clock_N556_10
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_228
u_simtop/axi_bridge/Wdata_fifo/POWERGATING_clock_N556_11
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_229
u_simtop/axi_bridge/Wdata_fifo/POWERGATING_clock_N556_12
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_230
u_simtop/axi_bridge/Wdata_fifo/POWERGATING_clock_N556_13
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_231
u_simtop/axi_bridge/Wdata_fifo/POWERGATING_clock_N556_14
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_232
u_simtop/axi_bridge/Wdata_fifo/POWERGATING_clock_N556_15
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_233
u_simtop/axi_bridge/Wdata_fifo/POWERGATING_clock_N556_16
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_234
u_simtop/axi_bridge/Wdata_fifo/POWERGATING_clock_N556_17
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_235
u_simtop/axi_bridge/Wdata_fifo/POWERGATING_clock_N556_9
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_227
u_simtop/axi_bridge/Wdata_fifo/POWERGATING_clock_N559_10
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_237
u_simtop/axi_bridge/Wdata_fifo/POWERGATING_clock_N559_11
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_238
u_simtop/axi_bridge/Wdata_fifo/POWERGATING_clock_N559_12
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_239
u_simtop/axi_bridge/Wdata_fifo/POWERGATING_clock_N559_13
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_240
u_simtop/axi_bridge/Wdata_fifo/POWERGATING_clock_N559_14
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_241
u_simtop/axi_bridge/Wdata_fifo/POWERGATING_clock_N559_15
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_242
u_simtop/axi_bridge/Wdata_fifo/POWERGATING_clock_N559_16
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_243
u_simtop/axi_bridge/Wdata_fifo/POWERGATING_clock_N559_17
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_244
u_simtop/axi_bridge/Wdata_fifo/POWERGATING_clock_N559_9
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_236
u_simtop/exe_stage                  32285.9587      2.9    4694.6968   10634.6787       0.0000  ysyx_210458_EXE_stage_0
u_simtop/exe_stage/POWERGATING_clock_n521_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_290
u_simtop/exe_stage/POWERGATING_clock_n521_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_291
u_simtop/exe_stage/POWERGATING_clock_n521_10
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_300
u_simtop/exe_stage/POWERGATING_clock_n521_11
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_301
u_simtop/exe_stage/POWERGATING_clock_n521_12
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_302
u_simtop/exe_stage/POWERGATING_clock_n521_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_292
u_simtop/exe_stage/POWERGATING_clock_n521_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_293
u_simtop/exe_stage/POWERGATING_clock_n521_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_294
u_simtop/exe_stage/POWERGATING_clock_n521_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_295
u_simtop/exe_stage/POWERGATING_clock_n521_6
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_296
u_simtop/exe_stage/POWERGATING_clock_n521_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_297
u_simtop/exe_stage/POWERGATING_clock_n521_8
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_298
u_simtop/exe_stage/POWERGATING_clock_n521_9
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_299
u_simtop/exe_stage/u_alu            16600.2111      1.5   16600.2111       0.0000       0.0000  ysyx_210458_alu_0
u_simtop/exe_stage/u_dec1              76.6536      0.0      76.6536       0.0000       0.0000  ysyx_210458_decoder_3_8_5
u_simtop/id_stage                  115693.1457     10.3   14834.4888    4113.7433       0.0000  ysyx_210458_ID_stage_0
u_simtop/id_stage/POWERGATING_clock_n2042_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_303
u_simtop/id_stage/POWERGATING_clock_n2042_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_304
u_simtop/id_stage/POWERGATING_clock_n2042_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_305
u_simtop/id_stage/POWERGATING_clock_n2042_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_306
u_simtop/id_stage/POWERGATING_clock_n2042_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_307
u_simtop/id_stage/u_dec0              180.2032      0.0     180.2032       0.0000       0.0000  ysyx_210458_decoder_7_128_2
u_simtop/id_stage/u_dec1               76.6536      0.0      76.6536       0.0000       0.0000  ysyx_210458_decoder_3_8_3
u_simtop/id_stage/u_dec2               69.9296      0.0      69.9296       0.0000       0.0000  ysyx_210458_decoder_7_128_3
u_simtop/id_stage/u_dec3               22.8616      0.0      22.8616       0.0000       0.0000  ysyx_210458_decoder_5_32_0
u_simtop/id_stage/u_regfile         96287.6816      8.6   45594.0990   50693.5825       0.0000  ysyx_210458_regfile_0
u_simtop/if_stage                   17499.8826      1.6    5978.9808    6771.0682       0.0000  ysyx_210458_IF_stage_0
u_simtop/if_stage/POWERGATING_clock_N227_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_308
u_simtop/if_stage/u_bpu              4728.3168      0.4    4728.3168       0.0000       0.0000  ysyx_210458_LiteBPU_0
u_simtop/mem_stage                   8513.9290      0.8    2287.5048    5978.9810       0.0000  ysyx_210458_MEM_stage_0
u_simtop/mem_stage/POWERGATING_clock_n283_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_278
u_simtop/mem_stage/POWERGATING_clock_n283_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_279
u_simtop/mem_stage/POWERGATING_clock_n283_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_280
u_simtop/mem_stage/POWERGATING_clock_n283_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_281
u_simtop/mem_stage/POWERGATING_clock_n283_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_282
u_simtop/mem_stage/POWERGATING_clock_n283_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_283
u_simtop/mem_stage/POWERGATING_clock_n283_6
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_284
u_simtop/mem_stage/POWERGATING_clock_n283_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_285
u_simtop/mem_stage/u_dec1              75.3088      0.0      75.3088       0.0000       0.0000  ysyx_210458_decoder_3_8_4
u_simtop/th_stage                     496.2312      0.0     496.2312       0.0000       0.0000  ysyx_210458_TH_stage_0
u_simtop/u_Dcache                  424982.7863     38.0   91022.7877  128065.3083       0.0000  ysyx_210458_cache_2
u_simtop/u_Dcache/POWERGATING_clock_MISS_valid_10
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_354
u_simtop/u_Dcache/POWERGATING_clock_MISS_valid_11
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_355
u_simtop/u_Dcache/POWERGATING_clock_MISS_valid_12
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_356
u_simtop/u_Dcache/POWERGATING_clock_MISS_valid_13
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_357
u_simtop/u_Dcache/POWERGATING_clock_MISS_valid_14
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_358
u_simtop/u_Dcache/POWERGATING_clock_MISS_valid_15
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_359
u_simtop/u_Dcache/POWERGATING_clock_MISS_valid_16
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_360
u_simtop/u_Dcache/POWERGATING_clock_MISS_valid_17
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_361
u_simtop/u_Dcache/POWERGATING_clock_MISS_valid_9
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_353
u_simtop/u_Dcache/POWERGATING_clock_N4032_10
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_319
u_simtop/u_Dcache/POWERGATING_clock_N4032_11
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_320
u_simtop/u_Dcache/POWERGATING_clock_N4032_12
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_321
u_simtop/u_Dcache/POWERGATING_clock_N4032_13
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_322
u_simtop/u_Dcache/POWERGATING_clock_N4032_14
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_323
u_simtop/u_Dcache/POWERGATING_clock_N4032_15
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_324
u_simtop/u_Dcache/POWERGATING_clock_N4032_8
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_317
u_simtop/u_Dcache/POWERGATING_clock_N4032_9
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_318
u_simtop/u_Dcache/POWERGATING_clock_N4035_10
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_327
u_simtop/u_Dcache/POWERGATING_clock_N4035_11
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_328
u_simtop/u_Dcache/POWERGATING_clock_N4035_12
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_329
u_simtop/u_Dcache/POWERGATING_clock_N4035_13
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_330
u_simtop/u_Dcache/POWERGATING_clock_N4035_14
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_331
u_simtop/u_Dcache/POWERGATING_clock_N4035_15
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_332
u_simtop/u_Dcache/POWERGATING_clock_N4035_8
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_325
u_simtop/u_Dcache/POWERGATING_clock_N4035_9
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_326
u_simtop/u_Dcache/POWERGATING_clock_N4038_10
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_339
u_simtop/u_Dcache/POWERGATING_clock_N4038_8
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_335
u_simtop/u_Dcache/POWERGATING_clock_N4038_9
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_338
u_simtop/u_Dcache/POWERGATING_clock_N4041_10
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_343
u_simtop/u_Dcache/POWERGATING_clock_N4041_11
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_344
u_simtop/u_Dcache/POWERGATING_clock_N4041_12
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_345
u_simtop/u_Dcache/POWERGATING_clock_N4041_13
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_346
u_simtop/u_Dcache/POWERGATING_clock_N4041_14
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_347
u_simtop/u_Dcache/POWERGATING_clock_N4041_15
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_348
u_simtop/u_Dcache/POWERGATING_clock_N4041_8
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_341
u_simtop/u_Dcache/POWERGATING_clock_N4041_9
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_342
u_simtop/u_Dcache/POWERGATING_clock_N4088_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_313
u_simtop/u_Dcache/POWERGATING_clock_N4088_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_314
u_simtop/u_Dcache/POWERGATING_clock_N4250_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_309
u_simtop/u_Dcache/POWERGATING_clock_N4250_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_310
u_simtop/u_Dcache/POWERGATING_clock_SMB_we0_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_351
u_simtop/u_Dcache/POWERGATING_clock_SMB_we0_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_352
u_simtop/u_Dcache/POWERGATING_clock_SMB_we1_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_349
u_simtop/u_Dcache/POWERGATING_clock_SMB_we1_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_350
u_simtop/u_Dcache/POWERGATING_clock_SMB_we2_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_315
u_simtop/u_Dcache/POWERGATING_clock_SMB_we2_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_316
u_simtop/u_Dcache/POWERGATING_clock_cache_hit_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_362
u_simtop/u_Dcache/POWERGATING_clock_cache_hit_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_363
u_simtop/u_Dcache/POWERGATING_clock_cache_hit_6
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_364
u_simtop/u_Dcache/POWERGATING_clock_cache_hit_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_365
u_simtop/u_Dcache/POWERGATING_clock_n14795_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_311
u_simtop/u_Dcache/POWERGATING_clock_n14795_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_312
u_simtop/u_Dcache/POWERGATING_clock_n14796_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_366
u_simtop/u_Dcache/POWERGATING_clock_n6459_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_333
u_simtop/u_Dcache/POWERGATING_clock_n6459_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_334
u_simtop/u_Dcache/POWERGATING_clock_n6459_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_336
u_simtop/u_Dcache/POWERGATING_clock_n6459_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_337
u_simtop/u_Dcache/POWERGATING_clock_n6459_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_340
u_simtop/u_Dcache/data_bank_0       51136.1278      4.6      68.5848       0.0000   51067.5430  ysyx_210458_cache_data_SRAM_11
u_simtop/u_Dcache/data_bank_1       51136.1278      4.6      68.5848       0.0000   51067.5430  ysyx_210458_cache_data_SRAM_9
u_simtop/u_Dcache/data_bank_2       51136.1278      4.6      68.5848       0.0000   51067.5430  ysyx_210458_cache_data_SRAM_10
u_simtop/u_Dcache/data_bank_3       51136.1278      4.6      68.5848       0.0000   51067.5430  ysyx_210458_cache_data_SRAM_15
u_simtop/u_Dcache/u_lsfr              102.2048      0.0      14.7928      87.4120       0.0000  ysyx_210458_lsfr_3
u_simtop/u_Icache                  386820.0515     34.6   67897.6070  113350.5062       0.0000  ysyx_210458_cache_3
u_simtop/u_Icache/POWERGATING_clock_N4032_10
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_377
u_simtop/u_Icache/POWERGATING_clock_N4032_11
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_378
u_simtop/u_Icache/POWERGATING_clock_N4032_12
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_379
u_simtop/u_Icache/POWERGATING_clock_N4032_13
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_380
u_simtop/u_Icache/POWERGATING_clock_N4032_14
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_381
u_simtop/u_Icache/POWERGATING_clock_N4032_15
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_382
u_simtop/u_Icache/POWERGATING_clock_N4032_8
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_375
u_simtop/u_Icache/POWERGATING_clock_N4032_9
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_376
u_simtop/u_Icache/POWERGATING_clock_N4035_10
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_385
u_simtop/u_Icache/POWERGATING_clock_N4035_11
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_386
u_simtop/u_Icache/POWERGATING_clock_N4035_12
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_387
u_simtop/u_Icache/POWERGATING_clock_N4035_13
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_388
u_simtop/u_Icache/POWERGATING_clock_N4035_14
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_389
u_simtop/u_Icache/POWERGATING_clock_N4035_15
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_390
u_simtop/u_Icache/POWERGATING_clock_N4035_8
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_383
u_simtop/u_Icache/POWERGATING_clock_N4035_9
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_384
u_simtop/u_Icache/POWERGATING_clock_N4038_10
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_393
u_simtop/u_Icache/POWERGATING_clock_N4038_11
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_394
u_simtop/u_Icache/POWERGATING_clock_N4038_12
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_395
u_simtop/u_Icache/POWERGATING_clock_N4038_13
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_396
u_simtop/u_Icache/POWERGATING_clock_N4038_14
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_397
u_simtop/u_Icache/POWERGATING_clock_N4038_15
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_398
u_simtop/u_Icache/POWERGATING_clock_N4038_8
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_391
u_simtop/u_Icache/POWERGATING_clock_N4038_9
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_392
u_simtop/u_Icache/POWERGATING_clock_N4041_10
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_405
u_simtop/u_Icache/POWERGATING_clock_N4041_8
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_401
u_simtop/u_Icache/POWERGATING_clock_N4041_9
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_404
u_simtop/u_Icache/POWERGATING_clock_N4088_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_371
u_simtop/u_Icache/POWERGATING_clock_N4088_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_372
u_simtop/u_Icache/POWERGATING_clock_N4169_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_369
u_simtop/u_Icache/POWERGATING_clock_N4169_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_370
u_simtop/u_Icache/POWERGATING_clock_N4250_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_367
u_simtop/u_Icache/POWERGATING_clock_N4250_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_368
u_simtop/u_Icache/POWERGATING_clock_SMB_we0_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_409
u_simtop/u_Icache/POWERGATING_clock_SMB_we0_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_410
u_simtop/u_Icache/POWERGATING_clock_SMB_we1_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_407
u_simtop/u_Icache/POWERGATING_clock_SMB_we1_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_408
u_simtop/u_Icache/POWERGATING_clock_SMB_we2_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_373
u_simtop/u_Icache/POWERGATING_clock_SMB_we2_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_374
u_simtop/u_Icache/POWERGATING_clock_addr_ok_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_45
u_simtop/u_Icache/POWERGATING_clock_cache_hit_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_411
u_simtop/u_Icache/POWERGATING_clock_cache_hit_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_412
u_simtop/u_Icache/POWERGATING_clock_cache_hit_6
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_413
u_simtop/u_Icache/POWERGATING_clock_cache_hit_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_47
u_simtop/u_Icache/POWERGATING_clock_n7815_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_399
u_simtop/u_Icache/POWERGATING_clock_n7815_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_400
u_simtop/u_Icache/POWERGATING_clock_n7815_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_402
u_simtop/u_Icache/POWERGATING_clock_n7815_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_403
u_simtop/u_Icache/POWERGATING_clock_n7815_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_406
u_simtop/u_Icache/data_bank_0       51106.5422      4.6      38.9992       0.0000   51067.5430  ysyx_210458_cache_data_SRAM_8
u_simtop/u_Icache/data_bank_1       51101.1630      4.6      33.6200       0.0000   51067.5430  ysyx_210458_cache_data_SRAM_14
u_simtop/u_Icache/data_bank_2       51106.5422      4.6      38.9992       0.0000   51067.5430  ysyx_210458_cache_data_SRAM_13
u_simtop/u_Icache/data_bank_3       51101.1630      4.6      33.6200       0.0000   51067.5430  ysyx_210458_cache_data_SRAM_12
u_simtop/u_Icache/u_lsfr              102.2048      0.0      14.7928      87.4120       0.0000  ysyx_210458_lsfr_2
u_simtop/u_clint                     7821.3569      0.7    4388.0824    3347.2073       0.0000  ysyx_210458_clint_0
u_simtop/u_clint/POWERGATING_clock_cmp_we_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_286
u_simtop/u_clint/POWERGATING_clock_cmp_we_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_287
u_simtop/u_clint/POWERGATING_clock_n6_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_288
u_simtop/u_clint/POWERGATING_clock_n6_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_289
u_simtop/u_csr                      16710.4850      1.5    9835.8672    6745.5170       0.0000  ysyx_210458_csr_0
u_simtop/u_csr/POWERGATING_clock_N454_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_267
u_simtop/u_csr/POWERGATING_clock_N454_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_268
u_simtop/u_csr/POWERGATING_clock_n891_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_269
u_simtop/u_csr/POWERGATING_clock_n891_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_270
u_simtop/u_csr/POWERGATING_clock_net8211_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_265
u_simtop/u_csr/POWERGATING_clock_net8211_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_266
u_simtop/wb_stage                    6810.0674      0.6     910.4296    5749.0202       0.0000  ysyx_210458_WB_stage_0
u_simtop/wb_stage/POWERGATING_clock_ms_to_ws_valid_10
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_274
u_simtop/wb_stage/POWERGATING_clock_ms_to_ws_valid_11
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_275
u_simtop/wb_stage/POWERGATING_clock_ms_to_ws_valid_12
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_276
u_simtop/wb_stage/POWERGATING_clock_ms_to_ws_valid_13
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_277
u_simtop/wb_stage/POWERGATING_clock_ms_to_ws_valid_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_271
u_simtop/wb_stage/POWERGATING_clock_ms_to_ws_valid_8
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_272
u_simtop/wb_stage/POWERGATING_clock_ms_to_ws_valid_9
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210458_0_273
--------------------------------  ------------  -------  -----------  -----------  -----------  -------------------------------------------------------
Total                                                    305387.9414  404888.3631  408540.3438
=====================TIMING REPORT====================
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 3
        -transition_time
Design : ysyx_210458
Date   : Fri Oct 15 11:29:01 2021
****************************************
 # A fanout number of 1000 was used for high fanout net computations.
 scc011ums_hd_lvt_ss_v1p08_125c_ccs
  Startpoint: u_simtop/axi_bridge/Drdata_fifo/Rptr_reg_2_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: u_simtop/exe_stage/ds_to_es_bus_r_reg_116_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  u_simtop/axi_bridge/Drdata_fifo/Rptr_reg_2_/CK (LVT_DQHDV2)
                                                        0.0000    0.0000 #   0.0000 r
  u_simtop/axi_bridge/Drdata_fifo/Rptr_reg_2_/Q (LVT_DQHDV2)
                                                        0.1386    0.2872     0.2872 f
  u_simtop/axi_bridge/Drdata_fifo/Rptr_count[2] (net)
                                                7                 0.0000     0.2872 f
  u_simtop/axi_bridge/Drdata_fifo/U58/A2 (LVT_XNOR2HDV2)
                                                        0.1386    0.0000     0.2872 f
  u_simtop/axi_bridge/Drdata_fifo/U58/ZN (LVT_XNOR2HDV2)
                                                        0.0616    0.2012     0.4884 r
  u_simtop/axi_bridge/Drdata_fifo/n17 (net)     1                 0.0000     0.4884 r
  u_simtop/axi_bridge/Drdata_fifo/U23/A3 (LVT_NAND3HDV2)
                                                        0.0616    0.0000     0.4884 r
  u_simtop/axi_bridge/Drdata_fifo/U23/ZN (LVT_NAND3HDV2)
                                                        0.1068    0.0904     0.5789 f
  u_simtop/axi_bridge/Drdata_fifo/n35 (net)     2                 0.0000     0.5789 f
  u_simtop/axi_bridge/Drdata_fifo/U53/A2 (LVT_NOR2HDV2)
                                                        0.1068    0.0000     0.5789 f
  u_simtop/axi_bridge/Drdata_fifo/U53/ZN (LVT_NOR2HDV2)
                                                        0.1752    0.1256     0.7044 r
  u_simtop/axi_bridge/Drdata_fifo/empty (net)
                                                3                 0.0000     0.7044 r
  u_simtop/axi_bridge/Drdata_fifo/U59/A1 (LVT_INAND2HDV4)
                                                        0.1752    0.0000     0.7044 r
  u_simtop/axi_bridge/Drdata_fifo/U59/ZN (LVT_INAND2HDV4)
                                                        0.0804    0.1172     0.8217 r
  u_simtop/axi_bridge/Drdata_fifo/n50 (net)     4                 0.0000     0.8217 r
  u_simtop/axi_bridge/Drdata_fifo/U7/I0 (LVT_MUX2NHDV2)
                                                        0.0804    0.0000     0.8217 r
  u_simtop/axi_bridge/Drdata_fifo/U7/ZN (LVT_MUX2NHDV2)
                                                        0.1075    0.0831     0.9047 f
  u_simtop/axi_bridge/Drdata_fifo/n28 (net)     2                 0.0000     0.9047 f
  u_simtop/axi_bridge/Drdata_fifo/U40/A1 (LVT_AND2HDV4)
                                                        0.1075    0.0000     0.9047 f
  u_simtop/axi_bridge/Drdata_fifo/U40/Z (LVT_AND2HDV4)
                                                        0.1200    0.1691     1.0738 f
  u_simtop/axi_bridge/Drdata_fifo/n1419 (net)
                                               20                 0.0000     1.0738 f
  u_simtop/axi_bridge/Drdata_fifo/U1238/I (LVT_BUFHDV2)
                                                        0.1200    0.0000     1.0738 f
  u_simtop/axi_bridge/Drdata_fifo/U1238/Z (LVT_BUFHDV2)
                                                        0.2966    0.2834     1.3572 f
  u_simtop/axi_bridge/Drdata_fifo/n1277 (net)
                                               28                 0.0000     1.3572 f
  u_simtop/axi_bridge/Drdata_fifo/U1443/B1 (LVT_AOI22HDV1)
                                                        0.2966    0.0000     1.3572 f
  u_simtop/axi_bridge/Drdata_fifo/U1443/ZN (LVT_AOI22HDV1)
                                                        0.1563    0.1332     1.4904 r
  u_simtop/axi_bridge/Drdata_fifo/n1345 (net)
                                                1                 0.0000     1.4904 r
  u_simtop/axi_bridge/Drdata_fifo/U39/C (LVT_OA211HDV1)
                                                        0.1563    0.0000     1.4904 r
  u_simtop/axi_bridge/Drdata_fifo/U39/Z (LVT_OA211HDV1)
                                                        0.0784    0.2055     1.6960 r
  u_simtop/axi_bridge/Drdata_fifo/n1349 (net)
                                                1                 0.0000     1.6960 r
  u_simtop/axi_bridge/Drdata_fifo/U1445/B (LVT_OAI211HDV1)
                                                        0.0784    0.0000     1.6960 r
  u_simtop/axi_bridge/Drdata_fifo/U1445/ZN (LVT_OAI211HDV1)
                                                        0.3255    0.2095     1.9055 f
  u_simtop/axi_bridge/Drdata_fifo/rdata[47] (net)
                                                9                 0.0000     1.9055 f
  u_simtop/axi_bridge/Drdata_fifo/rdata[47] (ysyx_210458_fifo_DEPTH_WIDTH8_DATA_WIDTH66_WIDTH_CNT4_3)
                                                                  0.0000     1.9055 f
  u_simtop/axi_bridge/d_ret_data[47] (net)                        0.0000     1.9055 f
  u_simtop/axi_bridge/d_ret_data[47] (ysyx_210458_AXI_bridge_0)   0.0000     1.9055 f
  u_simtop/d_ret_data[47] (net)                                   0.0000     1.9055 f
  u_simtop/u_Dcache/ret_data[47] (ysyx_210458_cache_2)            0.0000     1.9055 f
  u_simtop/u_Dcache/ret_data[47] (net)                            0.0000     1.9055 f
  u_simtop/u_Dcache/U12369/I (LVT_INHDV1)               0.3255    0.0000     1.9055 f
  u_simtop/u_Dcache/U12369/ZN (LVT_INHDV1)              0.1721    0.1453     2.0507 r
  u_simtop/u_Dcache/n14504 (net)                4                 0.0000     2.0507 r
  u_simtop/u_Dcache/U12372/A2 (LVT_OAI211HDV1)          0.1721    0.0000     2.0507 r
  u_simtop/u_Dcache/U12372/ZN (LVT_OAI211HDV1)          0.1148    0.1099     2.1606 f
  u_simtop/u_Dcache/rdata[47] (net)             1                 0.0000     2.1606 f
  u_simtop/u_Dcache/rdata[47] (ysyx_210458_cache_2)               0.0000     2.1606 f
  u_simtop/d_rdata[47] (net)                                      0.0000     2.1606 f
  u_simtop/U5/I0 (LVT_MUX2HDV2)                         0.1148    0.0000     2.1606 f
  u_simtop/U5/Z (LVT_MUX2HDV2)                          0.1014    0.2188     2.3794 f
  u_simtop/mem_rdata[47] (net)                  4                 0.0000     2.3794 f
  u_simtop/mem_stage/d_rdata[47] (ysyx_210458_MEM_stage_0)        0.0000     2.3794 f
  u_simtop/mem_stage/d_rdata[47] (net)                            0.0000     2.3794 f
  u_simtop/mem_stage/U35/A1 (LVT_NAND2HDV1)             0.1014    0.0000     2.3794 f
  u_simtop/mem_stage/U35/ZN (LVT_NAND2HDV1)             0.0808    0.0559     2.4353 r
  u_simtop/mem_stage/n7 (net)                   1                 0.0000     2.4353 r
  u_simtop/mem_stage/U9/A1 (LVT_NAND2HDV1)              0.0808    0.0000     2.4353 r
  u_simtop/mem_stage/U9/ZN (LVT_NAND2HDV1)              0.0641    0.0576     2.4928 f
  u_simtop/mem_stage/n11 (net)                  1                 0.0000     2.4928 f
  u_simtop/mem_stage/U55/A1 (LVT_NOR2HDV2)              0.0641    0.0000     2.4928 f
  u_simtop/mem_stage/U55/ZN (LVT_NOR2HDV2)              0.1274    0.0868     2.5797 r
  u_simtop/mem_stage/n86 (net)                  2                 0.0000     2.5797 r
  u_simtop/mem_stage/U17/A1 (LVT_AOI31HDV2)             0.1274    0.0000     2.5797 r
  u_simtop/mem_stage/U17/ZN (LVT_AOI31HDV2)             0.1446    0.1115     2.6912 f
  u_simtop/mem_stage/n161 (net)                 2                 0.0000     2.6912 f
  u_simtop/mem_stage/U68/A1 (LVT_NAND2HDV2)             0.1446    0.0000     2.6912 f
  u_simtop/mem_stage/U68/ZN (LVT_NAND2HDV2)             0.1215    0.0809     2.7721 r
  u_simtop/mem_stage/n95 (net)                  2                 0.0000     2.7721 r
  u_simtop/mem_stage/U8/I (LVT_INHDV3)                  0.1215    0.0000     2.7721 r
  u_simtop/mem_stage/U8/ZN (LVT_INHDV3)                 0.0665    0.0576     2.8296 f
  u_simtop/mem_stage/n118 (net)                 7                 0.0000     2.8296 f
  u_simtop/mem_stage/U45/C (LVT_AO211HDV1)              0.0665    0.0000     2.8296 f
  u_simtop/mem_stage/U45/Z (LVT_AO211HDV1)              0.1318    0.3109     3.1405 f
  u_simtop/mem_stage/ms_to_ds_bus[10] (net)     3                 0.0000     3.1405 f
  u_simtop/mem_stage/ms_to_ds_bus[10] (ysyx_210458_MEM_stage_0)   0.0000     3.1405 f
  u_simtop/ms_to_ds_bus[10] (net)                                 0.0000     3.1405 f
  u_simtop/id_stage/ms_to_ds_bus[10] (ysyx_210458_ID_stage_0)     0.0000     3.1405 f
  u_simtop/id_stage/ms_to_ds_bus[10] (net)                        0.0000     3.1405 f
  u_simtop/id_stage/U845/A1 (LVT_AOI21HDV1)             0.1318    0.0000     3.1405 f
  u_simtop/id_stage/U845/ZN (LVT_AOI21HDV1)             0.1490    0.1069     3.2474 r
  u_simtop/id_stage/n311 (net)                  1                 0.0000     3.2474 r
  u_simtop/id_stage/U846/A2 (LVT_NAND2HDV1)             0.1490    0.0000     3.2474 r
  u_simtop/id_stage/U846/ZN (LVT_NAND2HDV1)             0.1565    0.1252     3.3725 f
  u_simtop/id_stage/ds_to_es_bus[234] (net)     5                 0.0000     3.3725 f
  u_simtop/id_stage/U1313/A1 (LVT_AOI21HDV1)            0.1565    0.0000     3.3725 f
  u_simtop/id_stage/U1313/ZN (LVT_AOI21HDV1)            0.1287    0.1107     3.4833 r
  u_simtop/id_stage/n762 (net)                  1                 0.0000     3.4833 r
  u_simtop/id_stage/U1317/A1 (LVT_OAI22HDV1)            0.1287    0.0000     3.4833 r
  u_simtop/id_stage/U1317/ZN (LVT_OAI22HDV1)            0.0850    0.0757     3.5590 f
  u_simtop/id_stage/n763 (net)                  1                 0.0000     3.5590 f
  u_simtop/id_stage/U1318/B1 (LVT_AOI22HDV1)            0.0850    0.0000     3.5590 f
  u_simtop/id_stage/U1318/ZN (LVT_AOI22HDV1)            0.1691    0.0984     3.6573 r
  u_simtop/id_stage/n769 (net)                  1                 0.0000     3.6573 r
  u_simtop/id_stage/U266/A1 (LVT_OAI21HDV1)             0.1691    0.0000     3.6573 r
  u_simtop/id_stage/U266/ZN (LVT_OAI21HDV1)             0.0950    0.0790     3.7364 f
  u_simtop/id_stage/n774 (net)                  1                 0.0000     3.7364 f
  u_simtop/id_stage/U29/A2 (LVT_OAI21HDV2)              0.0950    0.0000     3.7364 f
  u_simtop/id_stage/U29/ZN (LVT_OAI21HDV2)              0.1335    0.1064     3.8428 r
  u_simtop/id_stage/n779 (net)                  1                 0.0000     3.8428 r
  u_simtop/id_stage/U1331/B (LVT_OAI211HDV2)            0.1335    0.0000     3.8428 r
  u_simtop/id_stage/U1331/ZN (LVT_OAI211HDV2)           0.1137    0.0931     3.9359 f
  u_simtop/id_stage/n799 (net)                  1                 0.0000     3.9359 f
  u_simtop/id_stage/U1360/A1 (LVT_IOA21HDV4)            0.1137    0.0000     3.9359 f
  u_simtop/id_stage/U1360/ZN (LVT_IOA21HDV4)            0.0518    0.1168     4.0527 f
  u_simtop/id_stage/n804 (net)                  1                 0.0000     4.0527 f
  u_simtop/id_stage/U1381/A1 (LVT_NAND2HDV2)            0.0518    0.0000     4.0527 f
  u_simtop/id_stage/U1381/ZN (LVT_NAND2HDV2)            0.0543    0.0415     4.0942 r
  u_simtop/id_stage/n823 (net)                  1                 0.0000     4.0942 r
  u_simtop/id_stage/U1394/A1 (LVT_NAND2HDV2)            0.0543    0.0000     4.0942 r
  u_simtop/id_stage/U1394/ZN (LVT_NAND2HDV2)            0.0742    0.0573     4.1515 f
  u_simtop/id_stage/n830 (net)                  1                 0.0000     4.1515 f
  u_simtop/id_stage/U66/A1 (LVT_NAND2HDV4)              0.0742    0.0000     4.1515 f
  u_simtop/id_stage/U66/ZN (LVT_NAND2HDV4)              0.0565    0.0460     4.1975 r
  u_simtop/id_stage/n23 (net)                   1                 0.0000     4.1975 r
  u_simtop/id_stage/U64/A1 (LVT_NAND2HDV4)              0.0565    0.0000     4.1975 r
  u_simtop/id_stage/U64/ZN (LVT_NAND2HDV4)              0.0763    0.0438     4.2413 f
  u_simtop/id_stage/n21 (net)                   1                 0.0000     4.2413 f
  u_simtop/id_stage/U63/B1 (LVT_AOI22HDV4)              0.0763    0.0000     4.2413 f
  u_simtop/id_stage/U63/ZN (LVT_AOI22HDV4)              0.1525    0.0880     4.3293 r
  u_simtop/id_stage/n20 (net)                   1                 0.0000     4.3293 r
  u_simtop/id_stage/U62/A1 (LVT_OAI22HDV4)              0.1525    0.0000     4.3293 r
  u_simtop/id_stage/U62/ZN (LVT_OAI22HDV4)              0.1053    0.0754     4.4048 f
  u_simtop/id_stage/n852 (net)                  1                 0.0000     4.4048 f
  u_simtop/id_stage/U1431/B1 (LVT_AOI22HDV4)            0.1053    0.0000     4.4048 f
  u_simtop/id_stage/U1431/ZN (LVT_AOI22HDV4)            0.1339    0.0839     4.4886 r
  u_simtop/id_stage/n853 (net)                  1                 0.0000     4.4886 r
  u_simtop/id_stage/U43/B1 (LVT_IOA22HDV2)              0.1339    0.0000     4.4886 r
  u_simtop/id_stage/U43/ZN (LVT_IOA22HDV2)              0.0801    0.0684     4.5570 f
  u_simtop/id_stage/n864 (net)                  1                 0.0000     4.5570 f
  u_simtop/id_stage/U552/A1 (LVT_NAND3HDV2)             0.0801    0.0000     4.5570 f
  u_simtop/id_stage/U552/ZN (LVT_NAND3HDV2)             0.0942    0.0643     4.6213 r
  u_simtop/id_stage/n1011 (net)                 1                 0.0000     4.6213 r
  u_simtop/id_stage/U1549/A1 (LVT_NAND4HDV4)            0.0942    0.0000     4.6213 r
  u_simtop/id_stage/U1549/ZN (LVT_NAND4HDV4)            0.1471    0.0968     4.7181 f
  u_simtop/id_stage/n1105 (net)                 2                 0.0000     4.7181 f
  u_simtop/id_stage/U291/A1 (LVT_OR2HDV4)               0.1471    0.0000     4.7181 f
  u_simtop/id_stage/U291/Z (LVT_OR2HDV4)                0.0643    0.1589     4.8770 f
  u_simtop/id_stage/n1108 (net)                 1                 0.0000     4.8770 f
  u_simtop/id_stage/U1602/A1 (LVT_NAND3HDV8)            0.0643    0.0000     4.8770 f
  u_simtop/id_stage/U1602/ZN (LVT_NAND3HDV8)            0.0991    0.0559     4.9329 r
  u_simtop/id_stage/n1172 (net)                 4                 0.0000     4.9329 r
  u_simtop/id_stage/U1603/I (LVT_BUFHDV8)               0.0991    0.0000     4.9329 r
  u_simtop/id_stage/U1603/Z (LVT_BUFHDV8)               0.0630    0.0974     5.0303 r
  u_simtop/id_stage/n1241 (net)                 7                 0.0000     5.0303 r
  u_simtop/id_stage/U1604/B1 (LVT_INOR2HDV4)            0.0630    0.0000     5.0303 r
  u_simtop/id_stage/U1604/ZN (LVT_INOR2HDV4)            0.0546    0.0465     5.0768 f
  u_simtop/id_stage/n1337 (net)                 3                 0.0000     5.0768 f
  u_simtop/id_stage/U1847/I (LVT_BUFHDV4)               0.0546    0.0000     5.0768 f
  u_simtop/id_stage/U1847/Z (LVT_BUFHDV4)               0.0399    0.0915     5.1683 f
  u_simtop/id_stage/n1368 (net)                 2                 0.0000     5.1683 f
  u_simtop/id_stage/U7/I (LVT_BUFHDV6)                  0.0399    0.0000     5.1683 f
  u_simtop/id_stage/U7/Z (LVT_BUFHDV6)                  0.0686    0.1072     5.2756 f
  u_simtop/id_stage/n1415 (net)                13                 0.0000     5.2756 f
  u_simtop/id_stage/U198/A1 (LVT_NAND2HDV1)             0.0686    0.0000     5.2756 f
  u_simtop/id_stage/U198/ZN (LVT_NAND2HDV1)             0.1249    0.0770     5.3526 r
  u_simtop/id_stage/n1618 (net)                 3                 0.0000     5.3526 r
  u_simtop/id_stage/U1857/A2 (LVT_NAND2HDV1)            0.1249    0.0000     5.3526 r
  u_simtop/id_stage/U1857/ZN (LVT_NAND2HDV1)            0.1071    0.0895     5.4421 f
  u_simtop/id_stage/n1598 (net)                 3                 0.0000     5.4421 f
  u_simtop/id_stage/U1861/A1 (LVT_NOR2HDV1)             0.1071    0.0000     5.4421 f
  u_simtop/id_stage/U1861/ZN (LVT_NOR2HDV1)             0.2057    0.1397     5.5818 r
  u_simtop/id_stage/n1578 (net)                 3                 0.0000     5.5818 r
  u_simtop/id_stage/U1862/A2 (LVT_NAND2HDV1)            0.2057    0.0000     5.5818 r
  u_simtop/id_stage/U1862/ZN (LVT_NAND2HDV1)            0.0783    0.0688     5.6506 f
  u_simtop/id_stage/n1349 (net)                 1                 0.0000     5.6506 f
  u_simtop/id_stage/U1863/A2 (LVT_NOR2HDV1)             0.0783    0.0000     5.6506 f
  u_simtop/id_stage/U1863/ZN (LVT_NOR2HDV1)             0.1328    0.0961     5.7467 r
  u_simtop/id_stage/n1350 (net)                 1                 0.0000     5.7467 r
  u_simtop/id_stage/U1864/B (LVT_OA21HDV4)              0.1328    0.0000     5.7467 r
  u_simtop/id_stage/U1864/Z (LVT_OA21HDV4)              0.0726    0.1414     5.8881 r
  u_simtop/id_stage/n1352 (net)                 1                 0.0000     5.8881 r
  u_simtop/id_stage/U1865/I (LVT_INHDV8)                0.0726    0.0000     5.8881 r
  u_simtop/id_stage/U1865/ZN (LVT_INHDV8)               0.0621    0.0554     5.9435 f
  u_simtop/id_stage/n1920 (net)                17                 0.0000     5.9435 f
  u_simtop/id_stage/U2199/A1 (LVT_AOI21HDV1)            0.0621    0.0000     5.9435 f
  u_simtop/id_stage/U2199/ZN (LVT_AOI21HDV1)            0.1521    0.1081     6.0515 r
  u_simtop/id_stage/n1917 (net)                 1                 0.0000     6.0515 r
  u_simtop/id_stage/U42/A1 (LVT_XNOR2HDV1)              0.1521    0.0000     6.0515 r
  u_simtop/id_stage/U42/ZN (LVT_XNOR2HDV1)              0.0705    0.1703     6.2219 f
  u_simtop/id_stage/ds_to_es_bus[116] (net)     1                 0.0000     6.2219 f
  u_simtop/id_stage/ds_to_es_bus[116] (ysyx_210458_ID_stage_0)    0.0000     6.2219 f
  u_simtop/ds_to_es_bus[116] (net)                                0.0000     6.2219 f
  u_simtop/exe_stage/ds_to_es_bus[116] (ysyx_210458_EXE_stage_0)
                                                                  0.0000     6.2219 f
  u_simtop/exe_stage/ds_to_es_bus[116] (net)                      0.0000     6.2219 f
  u_simtop/exe_stage/ds_to_es_bus_r_reg_116_/D (LVT_DQHDV4)
                                                        0.0705    0.0000     6.2219 f
  data arrival time                                                          6.2219
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  u_simtop/exe_stage/ds_to_es_bus_r_reg_116_/CK (LVT_DQHDV4)      0.0000     6.3500 r
  library setup time                                             -0.1279     6.2221
  data required time                                                         6.2221
  ------------------------------------------------------------------------------------
  data required time                                                         6.2221
  data arrival time                                                         -6.2219
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0003
  Startpoint: u_simtop/axi_bridge/Drdata_fifo/Rptr_reg_2_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: u_simtop/exe_stage/ds_to_es_bus_r_reg_122_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  u_simtop/axi_bridge/Drdata_fifo/Rptr_reg_2_/CK (LVT_DQHDV2)
                                                        0.0000    0.0000 #   0.0000 r
  u_simtop/axi_bridge/Drdata_fifo/Rptr_reg_2_/Q (LVT_DQHDV2)
                                                        0.1386    0.2872     0.2872 f
  u_simtop/axi_bridge/Drdata_fifo/Rptr_count[2] (net)
                                                7                 0.0000     0.2872 f
  u_simtop/axi_bridge/Drdata_fifo/U58/A2 (LVT_XNOR2HDV2)
                                                        0.1386    0.0000     0.2872 f
  u_simtop/axi_bridge/Drdata_fifo/U58/ZN (LVT_XNOR2HDV2)
                                                        0.0616    0.2012     0.4884 r
  u_simtop/axi_bridge/Drdata_fifo/n17 (net)     1                 0.0000     0.4884 r
  u_simtop/axi_bridge/Drdata_fifo/U23/A3 (LVT_NAND3HDV2)
                                                        0.0616    0.0000     0.4884 r
  u_simtop/axi_bridge/Drdata_fifo/U23/ZN (LVT_NAND3HDV2)
                                                        0.1068    0.0904     0.5789 f
  u_simtop/axi_bridge/Drdata_fifo/n35 (net)     2                 0.0000     0.5789 f
  u_simtop/axi_bridge/Drdata_fifo/U53/A2 (LVT_NOR2HDV2)
                                                        0.1068    0.0000     0.5789 f
  u_simtop/axi_bridge/Drdata_fifo/U53/ZN (LVT_NOR2HDV2)
                                                        0.1752    0.1256     0.7044 r
  u_simtop/axi_bridge/Drdata_fifo/empty (net)
                                                3                 0.0000     0.7044 r
  u_simtop/axi_bridge/Drdata_fifo/U59/A1 (LVT_INAND2HDV4)
                                                        0.1752    0.0000     0.7044 r
  u_simtop/axi_bridge/Drdata_fifo/U59/ZN (LVT_INAND2HDV4)
                                                        0.0804    0.1172     0.8217 r
  u_simtop/axi_bridge/Drdata_fifo/n50 (net)     4                 0.0000     0.8217 r
  u_simtop/axi_bridge/Drdata_fifo/U36/A1 (LVT_NAND2HDV1)
                                                        0.0804    0.0000     0.8217 r
  u_simtop/axi_bridge/Drdata_fifo/U36/ZN (LVT_NAND2HDV1)
                                                        0.1317    0.0986     0.9203 f
  u_simtop/axi_bridge/Drdata_fifo/n49 (net)     4                 0.0000     0.9203 f
  u_simtop/axi_bridge/Drdata_fifo/U68/A1 (LVT_NOR2HDV1)
                                                        0.1317    0.0000     0.9203 f
  u_simtop/axi_bridge/Drdata_fifo/U68/ZN (LVT_NOR2HDV1)
                                                        0.4351    0.2680     1.1882 r
  u_simtop/axi_bridge/Drdata_fifo/n1448 (net)
                                                7                 0.0000     1.1882 r
  u_simtop/axi_bridge/Drdata_fifo/U1521/A1 (LVT_AOI22HDV1)
                                                        0.4351    0.0000     1.1882 r
  u_simtop/axi_bridge/Drdata_fifo/U1521/ZN (LVT_AOI22HDV1)
                                                        0.1794    0.1337     1.3219 f
  u_simtop/axi_bridge/Drdata_fifo/n1450 (net)
                                                1                 0.0000     1.3219 f
  u_simtop/axi_bridge/Drdata_fifo/U6/B (LVT_OA211HDV2)
                                                        0.1794    0.0000     1.3219 f
  u_simtop/axi_bridge/Drdata_fifo/U6/Z (LVT_OA211HDV2)
                                                        0.0722    0.1460     1.4679 f
  u_simtop/axi_bridge/Drdata_fifo/n1454 (net)
                                                1                 0.0000     1.4679 f
  u_simtop/axi_bridge/Drdata_fifo/U4/B (LVT_OAI211HDV1)
                                                        0.0722    0.0000     1.4679 f
  u_simtop/axi_bridge/Drdata_fifo/U4/ZN (LVT_OAI211HDV1)
                                                        0.1684    0.0559     1.5237 r
  u_simtop/axi_bridge/Drdata_fifo/rdata[65] (net)
                                                1                 0.0000     1.5237 r
  u_simtop/axi_bridge/Drdata_fifo/rdata[65] (ysyx_210458_fifo_DEPTH_WIDTH8_DATA_WIDTH66_WIDTH_CNT4_3)
                                                                  0.0000     1.5237 r
  u_simtop/axi_bridge/Df_rlast (net)                              0.0000     1.5237 r
  u_simtop/axi_bridge/U3/A1 (LVT_AND2HDV2)              0.1684    0.0000     1.5237 r
  u_simtop/axi_bridge/U3/Z (LVT_AND2HDV2)               0.0785    0.1377     1.6615 r
  u_simtop/axi_bridge/d_ret_last (net)          2                 0.0000     1.6615 r
  u_simtop/axi_bridge/d_ret_last (ysyx_210458_AXI_bridge_0)       0.0000     1.6615 r
  u_simtop/d_ret_last (net)                                       0.0000     1.6615 r
  u_simtop/u_Dcache/ret_last (ysyx_210458_cache_2)                0.0000     1.6615 r
  u_simtop/u_Dcache/ret_last (net)                                0.0000     1.6615 r
  u_simtop/u_Dcache/U19/A1 (LVT_NOR2HDV2)               0.0785    0.0000     1.6615 r
  u_simtop/u_Dcache/U19/ZN (LVT_NOR2HDV2)               0.1477    0.0574     1.7189 f
  u_simtop/u_Dcache/n14654 (net)                2                 0.0000     1.7189 f
  u_simtop/u_Dcache/U481/A1 (LVT_OAI31HDV2)             0.1477    0.0000     1.7189 f
  u_simtop/u_Dcache/U481/ZN (LVT_OAI31HDV2)             0.1934    0.1401     1.8590 r
  u_simtop/u_Dcache/data_ok (net)               1                 0.0000     1.8590 r
  u_simtop/u_Dcache/data_ok (ysyx_210458_cache_2)                 0.0000     1.8590 r
  u_simtop/d_data_ok (net)                                        0.0000     1.8590 r
  u_simtop/U4/A1 (LVT_OR2HDV2)                          0.1934    0.0000     1.8590 r
  u_simtop/U4/Z (LVT_OR2HDV2)                           0.0612    0.1197     1.9786 r
  u_simtop/mem_data_ok (net)                    1                 0.0000     1.9786 r
  u_simtop/mem_stage/d_data_ok (ysyx_210458_MEM_stage_0)          0.0000     1.9786 r
  u_simtop/mem_stage/d_data_ok (net)                              0.0000     1.9786 r
  u_simtop/mem_stage/U21/I (LVT_INHDV2)                 0.0612    0.0000     1.9786 r
  u_simtop/mem_stage/U21/ZN (LVT_INHDV2)                0.0328    0.0323     2.0109 f
  u_simtop/mem_stage/n200 (net)                 1                 0.0000     2.0109 f
  u_simtop/mem_stage/U19/A1 (LVT_NAND2HDV2)             0.0328    0.0000     2.0109 f
  u_simtop/mem_stage/U19/ZN (LVT_NAND2HDV2)             0.0806    0.0471     2.0580 r
  u_simtop/mem_stage/ms_to_th_bus[8] (net)      3                 0.0000     2.0580 r
  u_simtop/mem_stage/U4/A1 (LVT_AND2HDV2)               0.0806    0.0000     2.0580 r
  u_simtop/mem_stage/U4/Z (LVT_AND2HDV2)                0.0665    0.1160     2.1740 r
  u_simtop/mem_stage/ms_to_ds_bus[70] (net)     2                 0.0000     2.1740 r
  u_simtop/mem_stage/ms_to_ds_bus[70] (ysyx_210458_MEM_stage_0)   0.0000     2.1740 r
  u_simtop/ms_to_ds_bus[70] (net)                                 0.0000     2.1740 r
  u_simtop/id_stage/ms_to_ds_bus[70] (ysyx_210458_ID_stage_0)     0.0000     2.1740 r
  u_simtop/id_stage/ms_to_ds_bus[70] (net)                        0.0000     2.1740 r
  u_simtop/id_stage/U553/A1 (LVT_NAND2HDV2)             0.0665    0.0000     2.1740 r
  u_simtop/id_stage/U553/ZN (LVT_NAND2HDV2)             0.0814    0.0639     2.2378 f
  u_simtop/id_stage/n1938 (net)                 3                 0.0000     2.2378 f
  u_simtop/id_stage/U93/I (LVT_INHDV1)                  0.0814    0.0000     2.2378 f
  u_simtop/id_stage/U93/ZN (LVT_INHDV1)                 0.0583    0.0522     2.2901 r
  u_simtop/id_stage/n94 (net)                   1                 0.0000     2.2901 r
  u_simtop/id_stage/U37/A1 (LVT_NAND2HDV2)              0.0583    0.0000     2.2901 r
  u_simtop/id_stage/U37/ZN (LVT_NAND2HDV2)              0.1080    0.0686     2.3586 f
  u_simtop/id_stage/n113 (net)                  3                 0.0000     2.3586 f
  u_simtop/id_stage/U36/A1 (LVT_NAND2HDV2)              0.1080    0.0000     2.3586 f
  u_simtop/id_stage/U36/ZN (LVT_NAND2HDV2)              0.2625    0.1683     2.5269 r
  u_simtop/id_stage/n369 (net)                 14                 0.0000     2.5269 r
  u_simtop/id_stage/U529/I (LVT_INHDV2)                 0.2625    0.0000     2.5269 r
  u_simtop/id_stage/U529/ZN (LVT_INHDV2)                0.0936    0.0743     2.6012 f
  u_simtop/id_stage/n403 (net)                  3                 0.0000     2.6012 f
  u_simtop/id_stage/U655/I (LVT_INHDV2)                 0.0936    0.0000     2.6012 f
  u_simtop/id_stage/U655/ZN (LVT_INHDV2)                0.2565    0.1655     2.7667 r
  u_simtop/id_stage/n350 (net)                 18                 0.0000     2.7667 r
  u_simtop/id_stage/U549/A1 (LVT_OA211HDV1)             0.2565    0.0000     2.7667 r
  u_simtop/id_stage/U549/Z (LVT_OA211HDV1)              0.0793    0.2129     2.9797 r
  u_simtop/id_stage/n45 (net)                   1                 0.0000     2.9797 r
  u_simtop/id_stage/U1715/A2 (LVT_NAND2HDV1)            0.0793    0.0000     2.9797 r
  u_simtop/id_stage/U1715/ZN (LVT_NAND2HDV1)            0.1122    0.0873     3.0670 f
  u_simtop/id_stage/ds_to_es_bus[290] (net)     3                 0.0000     3.0670 f
  u_simtop/id_stage/U1283/I (LVT_INHDV1)                0.1122    0.0000     3.0670 f
  u_simtop/id_stage/U1283/ZN (LVT_INHDV1)               0.1111    0.0878     3.1547 r
  u_simtop/id_stage/n1159 (net)                 3                 0.0000     3.1547 r
  u_simtop/id_stage/U10/A2 (LVT_NOR2HDV1)               0.1111    0.0000     3.1547 r
  u_simtop/id_stage/U10/ZN (LVT_NOR2HDV1)               0.0711    0.0649     3.2196 f
  u_simtop/id_stage/n937 (net)                  2                 0.0000     3.2196 f
  u_simtop/id_stage/U23/A2 (LVT_OAI21HDV2)              0.0711    0.0000     3.2196 f
  u_simtop/id_stage/U23/ZN (LVT_OAI21HDV2)              0.1663    0.1208     3.3405 r
  u_simtop/id_stage/n741 (net)                  1                 0.0000     3.3405 r
  u_simtop/id_stage/U1290/A1 (LVT_NAND4HDV4)            0.1663    0.0000     3.3405 r
  u_simtop/id_stage/U1290/ZN (LVT_NAND4HDV4)            0.1270    0.1023     3.4428 f
  u_simtop/id_stage/n743 (net)                  1                 0.0000     3.4428 f
  u_simtop/id_stage/U1292/B (LVT_OAI211HDV4)            0.1270    0.0000     3.4428 f
  u_simtop/id_stage/U1292/ZN (LVT_OAI211HDV4)           0.1499    0.0538     3.4966 r
  u_simtop/id_stage/n748 (net)                  1                 0.0000     3.4966 r
  u_simtop/id_stage/U1297/A1 (LVT_NAND4HDV2)            0.1499    0.0000     3.4966 r
  u_simtop/id_stage/U1297/ZN (LVT_NAND4HDV2)            0.1332    0.1032     3.5997 f
  u_simtop/id_stage/n752 (net)                  1                 0.0000     3.5997 f
  u_simtop/id_stage/U119/B (LVT_OAI211HDV2)             0.1332    0.0000     3.5997 f
  u_simtop/id_stage/U119/ZN (LVT_OAI211HDV2)            0.1648    0.0656     3.6653 r
  u_simtop/id_stage/n757 (net)                  1                 0.0000     3.6653 r
  u_simtop/id_stage/U1310/A1 (LVT_NAND4HDV2)            0.1648    0.0000     3.6653 r
  u_simtop/id_stage/U1310/ZN (LVT_NAND4HDV2)            0.1294    0.0994     3.7647 f
  u_simtop/id_stage/n758 (net)                  1                 0.0000     3.7647 f
  u_simtop/id_stage/U1311/I (LVT_INHDV1)                0.1294    0.0000     3.7647 f
  u_simtop/id_stage/U1311/ZN (LVT_INHDV1)               0.0721    0.0631     3.8278 r
  u_simtop/id_stage/n775 (net)                  1                 0.0000     3.8278 r
  u_simtop/id_stage/U29/A1 (LVT_OAI21HDV2)              0.0721    0.0000     3.8278 r
  u_simtop/id_stage/U29/ZN (LVT_OAI21HDV2)              0.0778    0.0600     3.8878 f
  u_simtop/id_stage/n779 (net)                  1                 0.0000     3.8878 f
  u_simtop/id_stage/U1331/B (LVT_OAI211HDV2)            0.0778    0.0000     3.8878 f
  u_simtop/id_stage/U1331/ZN (LVT_OAI211HDV2)           0.1632    0.0551     3.9429 r
  u_simtop/id_stage/n799 (net)                  1                 0.0000     3.9429 r
  u_simtop/id_stage/U1360/A1 (LVT_IOA21HDV4)            0.1632    0.0000     3.9429 r
  u_simtop/id_stage/U1360/ZN (LVT_IOA21HDV4)            0.0507    0.1282     4.0711 r
  u_simtop/id_stage/n804 (net)                  1                 0.0000     4.0711 r
  u_simtop/id_stage/U1381/A1 (LVT_NAND2HDV2)            0.0507    0.0000     4.0711 r
  u_simtop/id_stage/U1381/ZN (LVT_NAND2HDV2)            0.0594    0.0442     4.1153 f
  u_simtop/id_stage/n823 (net)                  1                 0.0000     4.1153 f
  u_simtop/id_stage/U1394/A1 (LVT_NAND2HDV2)            0.0594    0.0000     4.1153 f
  u_simtop/id_stage/U1394/ZN (LVT_NAND2HDV2)            0.0737    0.0548     4.1701 r
  u_simtop/id_stage/n830 (net)                  1                 0.0000     4.1701 r
  u_simtop/id_stage/U66/A1 (LVT_NAND2HDV4)              0.0737    0.0000     4.1701 r
  u_simtop/id_stage/U66/ZN (LVT_NAND2HDV4)              0.0689    0.0482     4.2183 f
  u_simtop/id_stage/n23 (net)                   1                 0.0000     4.2183 f
  u_simtop/id_stage/U64/A1 (LVT_NAND2HDV4)              0.0689    0.0000     4.2183 f
  u_simtop/id_stage/U64/ZN (LVT_NAND2HDV4)              0.0765    0.0450     4.2632 r
  u_simtop/id_stage/n21 (net)                   1                 0.0000     4.2632 r
  u_simtop/id_stage/U63/B1 (LVT_AOI22HDV4)              0.0765    0.0000     4.2632 r
  u_simtop/id_stage/U63/ZN (LVT_AOI22HDV4)              0.1099    0.0539     4.3172 f
  u_simtop/id_stage/n20 (net)                   1                 0.0000     4.3172 f
  u_simtop/id_stage/U62/A1 (LVT_OAI22HDV4)              0.1099    0.0000     4.3172 f
  u_simtop/id_stage/U62/ZN (LVT_OAI22HDV4)              0.1911    0.0875     4.4047 r
  u_simtop/id_stage/n852 (net)                  1                 0.0000     4.4047 r
  u_simtop/id_stage/U1431/B1 (LVT_AOI22HDV4)            0.1911    0.0000     4.4047 r
  u_simtop/id_stage/U1431/ZN (LVT_AOI22HDV4)            0.1014    0.0613     4.4659 f
  u_simtop/id_stage/n853 (net)                  1                 0.0000     4.4659 f
  u_simtop/id_stage/U43/B1 (LVT_IOA22HDV2)              0.1014    0.0000     4.4659 f
  u_simtop/id_stage/U43/ZN (LVT_IOA22HDV2)              0.1361    0.1023     4.5682 r
  u_simtop/id_stage/n864 (net)                  1                 0.0000     4.5682 r
  u_simtop/id_stage/U552/A1 (LVT_NAND3HDV2)             0.1361    0.0000     4.5682 r
  u_simtop/id_stage/U552/ZN (LVT_NAND3HDV2)             0.1217    0.0981     4.6663 f
  u_simtop/id_stage/n1011 (net)                 1                 0.0000     4.6663 f
  u_simtop/id_stage/U1549/A1 (LVT_NAND4HDV4)            0.1217    0.0000     4.6663 f
  u_simtop/id_stage/U1549/ZN (LVT_NAND4HDV4)            0.1169    0.0704     4.7368 r
  u_simtop/id_stage/n1105 (net)                 2                 0.0000     4.7368 r
  u_simtop/id_stage/U291/A1 (LVT_OR2HDV4)               0.1169    0.0000     4.7368 r
  u_simtop/id_stage/U291/Z (LVT_OR2HDV4)                0.0613    0.1079     4.8447 r
  u_simtop/id_stage/n1108 (net)                 1                 0.0000     4.8447 r
  u_simtop/id_stage/U1602/A1 (LVT_NAND3HDV8)            0.0613    0.0000     4.8447 r
  u_simtop/id_stage/U1602/ZN (LVT_NAND3HDV8)            0.1171    0.0719     4.9166 f
  u_simtop/id_stage/n1172 (net)                 4                 0.0000     4.9166 f
  u_simtop/id_stage/U1603/I (LVT_BUFHDV8)               0.1171    0.0000     4.9166 f
  u_simtop/id_stage/U1603/Z (LVT_BUFHDV8)               0.0505    0.1117     5.0283 f
  u_simtop/id_stage/n1241 (net)                 7                 0.0000     5.0283 f
  u_simtop/id_stage/U1604/B1 (LVT_INOR2HDV4)            0.0505    0.0000     5.0283 f
  u_simtop/id_stage/U1604/ZN (LVT_INOR2HDV4)            0.1316    0.0948     5.1231 r
  u_simtop/id_stage/n1337 (net)                 3                 0.0000     5.1231 r
  u_simtop/id_stage/U8/I (LVT_BUFHDV8)                  0.1316    0.0000     5.1231 r
  u_simtop/id_stage/U8/Z (LVT_BUFHDV8)                  0.1306    0.1409     5.2641 r
  u_simtop/id_stage/n1423 (net)                26                 0.0000     5.2641 r
  u_simtop/id_stage/U72/A1 (LVT_NOR2HDV1)               0.1306    0.0000     5.2641 r
  u_simtop/id_stage/U72/ZN (LVT_NOR2HDV1)               0.0960    0.0630     5.3271 f
  u_simtop/id_stage/n1674 (net)                 2                 0.0000     5.3271 f
  u_simtop/id_stage/U113/A2 (LVT_NOR2HDV2)              0.0960    0.0000     5.3271 f
  u_simtop/id_stage/U113/ZN (LVT_NOR2HDV2)              0.1558    0.1133     5.4404 r
  u_simtop/id_stage/n1666 (net)                 3                 0.0000     5.4404 r
  u_simtop/id_stage/U1611/A1 (LVT_NAND2HDV1)            0.1558    0.0000     5.4404 r
  u_simtop/id_stage/U1611/ZN (LVT_NAND2HDV1)            0.1153    0.0963     5.5367 f
  u_simtop/id_stage/n1640 (net)                 3                 0.0000     5.5367 f
  u_simtop/id_stage/U240/A1 (LVT_NOR2HDV1)              0.1153    0.0000     5.5367 f
  u_simtop/id_stage/U240/ZN (LVT_NOR2HDV1)              0.2047    0.1412     5.6778 r
  u_simtop/id_stage/n1616 (net)                 3                 0.0000     5.6778 r
  u_simtop/id_stage/U1639/A1 (LVT_NAND2HDV1)            0.2047    0.0000     5.6778 r
  u_simtop/id_stage/U1639/ZN (LVT_NAND2HDV1)            0.0911    0.0765     5.7543 f
  u_simtop/id_stage/n1351 (net)                 1                 0.0000     5.7543 f
  u_simtop/id_stage/U1864/A1 (LVT_OA21HDV4)             0.0911    0.0000     5.7543 f
  u_simtop/id_stage/U1864/Z (LVT_OA21HDV4)              0.0704    0.1768     5.9311 f
  u_simtop/id_stage/n1352 (net)                 1                 0.0000     5.9311 f
  u_simtop/id_stage/U1865/I (LVT_INHDV8)                0.0704    0.0000     5.9311 f
  u_simtop/id_stage/U1865/ZN (LVT_INHDV8)               0.0920    0.0703     6.0014 r
  u_simtop/id_stage/n1920 (net)                17                 0.0000     6.0014 r
  u_simtop/id_stage/U1986/A1 (LVT_AOI21HDV1)            0.0920    0.0000     6.0014 r
  u_simtop/id_stage/U1986/ZN (LVT_AOI21HDV1)            0.0994    0.0811     6.0825 f
  u_simtop/id_stage/n1480 (net)                 1                 0.0000     6.0825 f
  u_simtop/id_stage/U1988/A1 (LVT_XOR2HDV2)             0.0994    0.0000     6.0825 f
  u_simtop/id_stage/U1988/Z (LVT_XOR2HDV2)              0.0618    0.1402     6.2227 f
  u_simtop/id_stage/ds_to_es_bus[122] (net)     1                 0.0000     6.2227 f
  u_simtop/id_stage/ds_to_es_bus[122] (ysyx_210458_ID_stage_0)    0.0000     6.2227 f
  u_simtop/ds_to_es_bus[122] (net)                                0.0000     6.2227 f
  u_simtop/exe_stage/ds_to_es_bus[122] (ysyx_210458_EXE_stage_0)
                                                                  0.0000     6.2227 f
  u_simtop/exe_stage/ds_to_es_bus[122] (net)                      0.0000     6.2227 f
  u_simtop/exe_stage/ds_to_es_bus_r_reg_122_/D (LVT_DQHDV4)
                                                        0.0618    0.0000     6.2227 f
  data arrival time                                                          6.2227
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  u_simtop/exe_stage/ds_to_es_bus_r_reg_122_/CK (LVT_DQHDV4)      0.0000     6.3500 r
  library setup time                                             -0.1264     6.2236
  data required time                                                         6.2236
  ------------------------------------------------------------------------------------
  data required time                                                         6.2236
  data arrival time                                                         -6.2227
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0009
  Startpoint: u_simtop/axi_bridge/Drdata_fifo/Rptr_reg_2_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: u_simtop/exe_stage/ds_to_es_bus_r_reg_124_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  u_simtop/axi_bridge/Drdata_fifo/Rptr_reg_2_/CK (LVT_DQHDV2)
                                                        0.0000    0.0000 #   0.0000 r
  u_simtop/axi_bridge/Drdata_fifo/Rptr_reg_2_/Q (LVT_DQHDV2)
                                                        0.1386    0.2872     0.2872 f
  u_simtop/axi_bridge/Drdata_fifo/Rptr_count[2] (net)
                                                7                 0.0000     0.2872 f
  u_simtop/axi_bridge/Drdata_fifo/U58/A2 (LVT_XNOR2HDV2)
                                                        0.1386    0.0000     0.2872 f
  u_simtop/axi_bridge/Drdata_fifo/U58/ZN (LVT_XNOR2HDV2)
                                                        0.0616    0.2012     0.4884 r
  u_simtop/axi_bridge/Drdata_fifo/n17 (net)     1                 0.0000     0.4884 r
  u_simtop/axi_bridge/Drdata_fifo/U23/A3 (LVT_NAND3HDV2)
                                                        0.0616    0.0000     0.4884 r
  u_simtop/axi_bridge/Drdata_fifo/U23/ZN (LVT_NAND3HDV2)
                                                        0.1068    0.0904     0.5789 f
  u_simtop/axi_bridge/Drdata_fifo/n35 (net)     2                 0.0000     0.5789 f
  u_simtop/axi_bridge/Drdata_fifo/U53/A2 (LVT_NOR2HDV2)
                                                        0.1068    0.0000     0.5789 f
  u_simtop/axi_bridge/Drdata_fifo/U53/ZN (LVT_NOR2HDV2)
                                                        0.1752    0.1256     0.7044 r
  u_simtop/axi_bridge/Drdata_fifo/empty (net)
                                                3                 0.0000     0.7044 r
  u_simtop/axi_bridge/Drdata_fifo/U59/A1 (LVT_INAND2HDV4)
                                                        0.1752    0.0000     0.7044 r
  u_simtop/axi_bridge/Drdata_fifo/U59/ZN (LVT_INAND2HDV4)
                                                        0.0804    0.1172     0.8217 r
  u_simtop/axi_bridge/Drdata_fifo/n50 (net)     4                 0.0000     0.8217 r
  u_simtop/axi_bridge/Drdata_fifo/U36/A1 (LVT_NAND2HDV1)
                                                        0.0804    0.0000     0.8217 r
  u_simtop/axi_bridge/Drdata_fifo/U36/ZN (LVT_NAND2HDV1)
                                                        0.1317    0.0986     0.9203 f
  u_simtop/axi_bridge/Drdata_fifo/n49 (net)     4                 0.0000     0.9203 f
  u_simtop/axi_bridge/Drdata_fifo/U68/A1 (LVT_NOR2HDV1)
                                                        0.1317    0.0000     0.9203 f
  u_simtop/axi_bridge/Drdata_fifo/U68/ZN (LVT_NOR2HDV1)
                                                        0.4351    0.2680     1.1882 r
  u_simtop/axi_bridge/Drdata_fifo/n1448 (net)
                                                7                 0.0000     1.1882 r
  u_simtop/axi_bridge/Drdata_fifo/U1521/A1 (LVT_AOI22HDV1)
                                                        0.4351    0.0000     1.1882 r
  u_simtop/axi_bridge/Drdata_fifo/U1521/ZN (LVT_AOI22HDV1)
                                                        0.1794    0.1337     1.3219 f
  u_simtop/axi_bridge/Drdata_fifo/n1450 (net)
                                                1                 0.0000     1.3219 f
  u_simtop/axi_bridge/Drdata_fifo/U6/B (LVT_OA211HDV2)
                                                        0.1794    0.0000     1.3219 f
  u_simtop/axi_bridge/Drdata_fifo/U6/Z (LVT_OA211HDV2)
                                                        0.0722    0.1460     1.4679 f
  u_simtop/axi_bridge/Drdata_fifo/n1454 (net)
                                                1                 0.0000     1.4679 f
  u_simtop/axi_bridge/Drdata_fifo/U4/B (LVT_OAI211HDV1)
                                                        0.0722    0.0000     1.4679 f
  u_simtop/axi_bridge/Drdata_fifo/U4/ZN (LVT_OAI211HDV1)
                                                        0.1684    0.0559     1.5237 r
  u_simtop/axi_bridge/Drdata_fifo/rdata[65] (net)
                                                1                 0.0000     1.5237 r
  u_simtop/axi_bridge/Drdata_fifo/rdata[65] (ysyx_210458_fifo_DEPTH_WIDTH8_DATA_WIDTH66_WIDTH_CNT4_3)
                                                                  0.0000     1.5237 r
  u_simtop/axi_bridge/Df_rlast (net)                              0.0000     1.5237 r
  u_simtop/axi_bridge/U3/A1 (LVT_AND2HDV2)              0.1684    0.0000     1.5237 r
  u_simtop/axi_bridge/U3/Z (LVT_AND2HDV2)               0.0785    0.1377     1.6615 r
  u_simtop/axi_bridge/d_ret_last (net)          2                 0.0000     1.6615 r
  u_simtop/axi_bridge/d_ret_last (ysyx_210458_AXI_bridge_0)       0.0000     1.6615 r
  u_simtop/d_ret_last (net)                                       0.0000     1.6615 r
  u_simtop/u_Dcache/ret_last (ysyx_210458_cache_2)                0.0000     1.6615 r
  u_simtop/u_Dcache/ret_last (net)                                0.0000     1.6615 r
  u_simtop/u_Dcache/U19/A1 (LVT_NOR2HDV2)               0.0785    0.0000     1.6615 r
  u_simtop/u_Dcache/U19/ZN (LVT_NOR2HDV2)               0.1477    0.0574     1.7189 f
  u_simtop/u_Dcache/n14654 (net)                2                 0.0000     1.7189 f
  u_simtop/u_Dcache/U481/A1 (LVT_OAI31HDV2)             0.1477    0.0000     1.7189 f
  u_simtop/u_Dcache/U481/ZN (LVT_OAI31HDV2)             0.1934    0.1401     1.8590 r
  u_simtop/u_Dcache/data_ok (net)               1                 0.0000     1.8590 r
  u_simtop/u_Dcache/data_ok (ysyx_210458_cache_2)                 0.0000     1.8590 r
  u_simtop/d_data_ok (net)                                        0.0000     1.8590 r
  u_simtop/U4/A1 (LVT_OR2HDV2)                          0.1934    0.0000     1.8590 r
  u_simtop/U4/Z (LVT_OR2HDV2)                           0.0612    0.1197     1.9786 r
  u_simtop/mem_data_ok (net)                    1                 0.0000     1.9786 r
  u_simtop/mem_stage/d_data_ok (ysyx_210458_MEM_stage_0)          0.0000     1.9786 r
  u_simtop/mem_stage/d_data_ok (net)                              0.0000     1.9786 r
  u_simtop/mem_stage/U21/I (LVT_INHDV2)                 0.0612    0.0000     1.9786 r
  u_simtop/mem_stage/U21/ZN (LVT_INHDV2)                0.0328    0.0323     2.0109 f
  u_simtop/mem_stage/n200 (net)                 1                 0.0000     2.0109 f
  u_simtop/mem_stage/U19/A1 (LVT_NAND2HDV2)             0.0328    0.0000     2.0109 f
  u_simtop/mem_stage/U19/ZN (LVT_NAND2HDV2)             0.0806    0.0471     2.0580 r
  u_simtop/mem_stage/ms_to_th_bus[8] (net)      3                 0.0000     2.0580 r
  u_simtop/mem_stage/U4/A1 (LVT_AND2HDV2)               0.0806    0.0000     2.0580 r
  u_simtop/mem_stage/U4/Z (LVT_AND2HDV2)                0.0665    0.1160     2.1740 r
  u_simtop/mem_stage/ms_to_ds_bus[70] (net)     2                 0.0000     2.1740 r
  u_simtop/mem_stage/ms_to_ds_bus[70] (ysyx_210458_MEM_stage_0)   0.0000     2.1740 r
  u_simtop/ms_to_ds_bus[70] (net)                                 0.0000     2.1740 r
  u_simtop/id_stage/ms_to_ds_bus[70] (ysyx_210458_ID_stage_0)     0.0000     2.1740 r
  u_simtop/id_stage/ms_to_ds_bus[70] (net)                        0.0000     2.1740 r
  u_simtop/id_stage/U553/A1 (LVT_NAND2HDV2)             0.0665    0.0000     2.1740 r
  u_simtop/id_stage/U553/ZN (LVT_NAND2HDV2)             0.0814    0.0639     2.2378 f
  u_simtop/id_stage/n1938 (net)                 3                 0.0000     2.2378 f
  u_simtop/id_stage/U93/I (LVT_INHDV1)                  0.0814    0.0000     2.2378 f
  u_simtop/id_stage/U93/ZN (LVT_INHDV1)                 0.0583    0.0522     2.2901 r
  u_simtop/id_stage/n94 (net)                   1                 0.0000     2.2901 r
  u_simtop/id_stage/U37/A1 (LVT_NAND2HDV2)              0.0583    0.0000     2.2901 r
  u_simtop/id_stage/U37/ZN (LVT_NAND2HDV2)              0.1080    0.0686     2.3586 f
  u_simtop/id_stage/n113 (net)                  3                 0.0000     2.3586 f
  u_simtop/id_stage/U36/A1 (LVT_NAND2HDV2)              0.1080    0.0000     2.3586 f
  u_simtop/id_stage/U36/ZN (LVT_NAND2HDV2)              0.2625    0.1683     2.5269 r
  u_simtop/id_stage/n369 (net)                 14                 0.0000     2.5269 r
  u_simtop/id_stage/U529/I (LVT_INHDV2)                 0.2625    0.0000     2.5269 r
  u_simtop/id_stage/U529/ZN (LVT_INHDV2)                0.0936    0.0743     2.6012 f
  u_simtop/id_stage/n403 (net)                  3                 0.0000     2.6012 f
  u_simtop/id_stage/U655/I (LVT_INHDV2)                 0.0936    0.0000     2.6012 f
  u_simtop/id_stage/U655/ZN (LVT_INHDV2)                0.2565    0.1655     2.7667 r
  u_simtop/id_stage/n350 (net)                 18                 0.0000     2.7667 r
  u_simtop/id_stage/U549/A1 (LVT_OA211HDV1)             0.2565    0.0000     2.7667 r
  u_simtop/id_stage/U549/Z (LVT_OA211HDV1)              0.0793    0.2129     2.9797 r
  u_simtop/id_stage/n45 (net)                   1                 0.0000     2.9797 r
  u_simtop/id_stage/U1715/A2 (LVT_NAND2HDV1)            0.0793    0.0000     2.9797 r
  u_simtop/id_stage/U1715/ZN (LVT_NAND2HDV1)            0.1122    0.0873     3.0670 f
  u_simtop/id_stage/ds_to_es_bus[290] (net)     3                 0.0000     3.0670 f
  u_simtop/id_stage/U1283/I (LVT_INHDV1)                0.1122    0.0000     3.0670 f
  u_simtop/id_stage/U1283/ZN (LVT_INHDV1)               0.1111    0.0878     3.1547 r
  u_simtop/id_stage/n1159 (net)                 3                 0.0000     3.1547 r
  u_simtop/id_stage/U10/A2 (LVT_NOR2HDV1)               0.1111    0.0000     3.1547 r
  u_simtop/id_stage/U10/ZN (LVT_NOR2HDV1)               0.0711    0.0649     3.2196 f
  u_simtop/id_stage/n937 (net)                  2                 0.0000     3.2196 f
  u_simtop/id_stage/U23/A2 (LVT_OAI21HDV2)              0.0711    0.0000     3.2196 f
  u_simtop/id_stage/U23/ZN (LVT_OAI21HDV2)              0.1663    0.1208     3.3405 r
  u_simtop/id_stage/n741 (net)                  1                 0.0000     3.3405 r
  u_simtop/id_stage/U1290/A1 (LVT_NAND4HDV4)            0.1663    0.0000     3.3405 r
  u_simtop/id_stage/U1290/ZN (LVT_NAND4HDV4)            0.1270    0.1023     3.4428 f
  u_simtop/id_stage/n743 (net)                  1                 0.0000     3.4428 f
  u_simtop/id_stage/U1292/B (LVT_OAI211HDV4)            0.1270    0.0000     3.4428 f
  u_simtop/id_stage/U1292/ZN (LVT_OAI211HDV4)           0.1499    0.0538     3.4966 r
  u_simtop/id_stage/n748 (net)                  1                 0.0000     3.4966 r
  u_simtop/id_stage/U1297/A1 (LVT_NAND4HDV2)            0.1499    0.0000     3.4966 r
  u_simtop/id_stage/U1297/ZN (LVT_NAND4HDV2)            0.1332    0.1032     3.5997 f
  u_simtop/id_stage/n752 (net)                  1                 0.0000     3.5997 f
  u_simtop/id_stage/U119/B (LVT_OAI211HDV2)             0.1332    0.0000     3.5997 f
  u_simtop/id_stage/U119/ZN (LVT_OAI211HDV2)            0.1648    0.0656     3.6653 r
  u_simtop/id_stage/n757 (net)                  1                 0.0000     3.6653 r
  u_simtop/id_stage/U1310/A1 (LVT_NAND4HDV2)            0.1648    0.0000     3.6653 r
  u_simtop/id_stage/U1310/ZN (LVT_NAND4HDV2)            0.1294    0.0994     3.7647 f
  u_simtop/id_stage/n758 (net)                  1                 0.0000     3.7647 f
  u_simtop/id_stage/U1311/I (LVT_INHDV1)                0.1294    0.0000     3.7647 f
  u_simtop/id_stage/U1311/ZN (LVT_INHDV1)               0.0721    0.0631     3.8278 r
  u_simtop/id_stage/n775 (net)                  1                 0.0000     3.8278 r
  u_simtop/id_stage/U29/A1 (LVT_OAI21HDV2)              0.0721    0.0000     3.8278 r
  u_simtop/id_stage/U29/ZN (LVT_OAI21HDV2)              0.0778    0.0600     3.8878 f
  u_simtop/id_stage/n779 (net)                  1                 0.0000     3.8878 f
  u_simtop/id_stage/U1331/B (LVT_OAI211HDV2)            0.0778    0.0000     3.8878 f
  u_simtop/id_stage/U1331/ZN (LVT_OAI211HDV2)           0.1632    0.0551     3.9429 r
  u_simtop/id_stage/n799 (net)                  1                 0.0000     3.9429 r
  u_simtop/id_stage/U1360/A1 (LVT_IOA21HDV4)            0.1632    0.0000     3.9429 r
  u_simtop/id_stage/U1360/ZN (LVT_IOA21HDV4)            0.0507    0.1282     4.0711 r
  u_simtop/id_stage/n804 (net)                  1                 0.0000     4.0711 r
  u_simtop/id_stage/U1381/A1 (LVT_NAND2HDV2)            0.0507    0.0000     4.0711 r
  u_simtop/id_stage/U1381/ZN (LVT_NAND2HDV2)            0.0594    0.0442     4.1153 f
  u_simtop/id_stage/n823 (net)                  1                 0.0000     4.1153 f
  u_simtop/id_stage/U1394/A1 (LVT_NAND2HDV2)            0.0594    0.0000     4.1153 f
  u_simtop/id_stage/U1394/ZN (LVT_NAND2HDV2)            0.0737    0.0548     4.1701 r
  u_simtop/id_stage/n830 (net)                  1                 0.0000     4.1701 r
  u_simtop/id_stage/U66/A1 (LVT_NAND2HDV4)              0.0737    0.0000     4.1701 r
  u_simtop/id_stage/U66/ZN (LVT_NAND2HDV4)              0.0689    0.0482     4.2183 f
  u_simtop/id_stage/n23 (net)                   1                 0.0000     4.2183 f
  u_simtop/id_stage/U64/A1 (LVT_NAND2HDV4)              0.0689    0.0000     4.2183 f
  u_simtop/id_stage/U64/ZN (LVT_NAND2HDV4)              0.0765    0.0450     4.2632 r
  u_simtop/id_stage/n21 (net)                   1                 0.0000     4.2632 r
  u_simtop/id_stage/U63/B1 (LVT_AOI22HDV4)              0.0765    0.0000     4.2632 r
  u_simtop/id_stage/U63/ZN (LVT_AOI22HDV4)              0.1099    0.0539     4.3172 f
  u_simtop/id_stage/n20 (net)                   1                 0.0000     4.3172 f
  u_simtop/id_stage/U62/A1 (LVT_OAI22HDV4)              0.1099    0.0000     4.3172 f
  u_simtop/id_stage/U62/ZN (LVT_OAI22HDV4)              0.1911    0.0875     4.4047 r
  u_simtop/id_stage/n852 (net)                  1                 0.0000     4.4047 r
  u_simtop/id_stage/U1431/B1 (LVT_AOI22HDV4)            0.1911    0.0000     4.4047 r
  u_simtop/id_stage/U1431/ZN (LVT_AOI22HDV4)            0.1014    0.0613     4.4659 f
  u_simtop/id_stage/n853 (net)                  1                 0.0000     4.4659 f
  u_simtop/id_stage/U43/B1 (LVT_IOA22HDV2)              0.1014    0.0000     4.4659 f
  u_simtop/id_stage/U43/ZN (LVT_IOA22HDV2)              0.1361    0.1023     4.5682 r
  u_simtop/id_stage/n864 (net)                  1                 0.0000     4.5682 r
  u_simtop/id_stage/U552/A1 (LVT_NAND3HDV2)             0.1361    0.0000     4.5682 r
  u_simtop/id_stage/U552/ZN (LVT_NAND3HDV2)             0.1217    0.0981     4.6663 f
  u_simtop/id_stage/n1011 (net)                 1                 0.0000     4.6663 f
  u_simtop/id_stage/U1549/A1 (LVT_NAND4HDV4)            0.1217    0.0000     4.6663 f
  u_simtop/id_stage/U1549/ZN (LVT_NAND4HDV4)            0.1169    0.0704     4.7368 r
  u_simtop/id_stage/n1105 (net)                 2                 0.0000     4.7368 r
  u_simtop/id_stage/U291/A1 (LVT_OR2HDV4)               0.1169    0.0000     4.7368 r
  u_simtop/id_stage/U291/Z (LVT_OR2HDV4)                0.0613    0.1079     4.8447 r
  u_simtop/id_stage/n1108 (net)                 1                 0.0000     4.8447 r
  u_simtop/id_stage/U1602/A1 (LVT_NAND3HDV8)            0.0613    0.0000     4.8447 r
  u_simtop/id_stage/U1602/ZN (LVT_NAND3HDV8)            0.1171    0.0719     4.9166 f
  u_simtop/id_stage/n1172 (net)                 4                 0.0000     4.9166 f
  u_simtop/id_stage/U1603/I (LVT_BUFHDV8)               0.1171    0.0000     4.9166 f
  u_simtop/id_stage/U1603/Z (LVT_BUFHDV8)               0.0505    0.1117     5.0283 f
  u_simtop/id_stage/n1241 (net)                 7                 0.0000     5.0283 f
  u_simtop/id_stage/U1604/B1 (LVT_INOR2HDV4)            0.0505    0.0000     5.0283 f
  u_simtop/id_stage/U1604/ZN (LVT_INOR2HDV4)            0.1316    0.0948     5.1231 r
  u_simtop/id_stage/n1337 (net)                 3                 0.0000     5.1231 r
  u_simtop/id_stage/U8/I (LVT_BUFHDV8)                  0.1316    0.0000     5.1231 r
  u_simtop/id_stage/U8/Z (LVT_BUFHDV8)                  0.1306    0.1409     5.2641 r
  u_simtop/id_stage/n1423 (net)                26                 0.0000     5.2641 r
  u_simtop/id_stage/U72/A1 (LVT_NOR2HDV1)               0.1306    0.0000     5.2641 r
  u_simtop/id_stage/U72/ZN (LVT_NOR2HDV1)               0.0960    0.0630     5.3271 f
  u_simtop/id_stage/n1674 (net)                 2                 0.0000     5.3271 f
  u_simtop/id_stage/U113/A2 (LVT_NOR2HDV2)              0.0960    0.0000     5.3271 f
  u_simtop/id_stage/U113/ZN (LVT_NOR2HDV2)              0.1558    0.1133     5.4404 r
  u_simtop/id_stage/n1666 (net)                 3                 0.0000     5.4404 r
  u_simtop/id_stage/U1611/A1 (LVT_NAND2HDV1)            0.1558    0.0000     5.4404 r
  u_simtop/id_stage/U1611/ZN (LVT_NAND2HDV1)            0.1153    0.0963     5.5367 f
  u_simtop/id_stage/n1640 (net)                 3                 0.0000     5.5367 f
  u_simtop/id_stage/U240/A1 (LVT_NOR2HDV1)              0.1153    0.0000     5.5367 f
  u_simtop/id_stage/U240/ZN (LVT_NOR2HDV1)              0.2047    0.1412     5.6778 r
  u_simtop/id_stage/n1616 (net)                 3                 0.0000     5.6778 r
  u_simtop/id_stage/U1639/A1 (LVT_NAND2HDV1)            0.2047    0.0000     5.6778 r
  u_simtop/id_stage/U1639/ZN (LVT_NAND2HDV1)            0.0911    0.0765     5.7543 f
  u_simtop/id_stage/n1351 (net)                 1                 0.0000     5.7543 f
  u_simtop/id_stage/U1864/A1 (LVT_OA21HDV4)             0.0911    0.0000     5.7543 f
  u_simtop/id_stage/U1864/Z (LVT_OA21HDV4)              0.0704    0.1768     5.9311 f
  u_simtop/id_stage/n1352 (net)                 1                 0.0000     5.9311 f
  u_simtop/id_stage/U1865/I (LVT_INHDV8)                0.0704    0.0000     5.9311 f
  u_simtop/id_stage/U1865/ZN (LVT_INHDV8)               0.0920    0.0703     6.0014 r
  u_simtop/id_stage/n1920 (net)                17                 0.0000     6.0014 r
  u_simtop/id_stage/U1974/A1 (LVT_AOI21HDV1)            0.0920    0.0000     6.0014 r
  u_simtop/id_stage/U1974/ZN (LVT_AOI21HDV1)            0.0994    0.0811     6.0825 f
  u_simtop/id_stage/n1462 (net)                 1                 0.0000     6.0825 f
  u_simtop/id_stage/U1976/A1 (LVT_XOR2HDV2)             0.0994    0.0000     6.0825 f
  u_simtop/id_stage/U1976/Z (LVT_XOR2HDV2)              0.0618    0.1402     6.2227 f
  u_simtop/id_stage/ds_to_es_bus[124] (net)     1                 0.0000     6.2227 f
  u_simtop/id_stage/ds_to_es_bus[124] (ysyx_210458_ID_stage_0)    0.0000     6.2227 f
  u_simtop/ds_to_es_bus[124] (net)                                0.0000     6.2227 f
  u_simtop/exe_stage/ds_to_es_bus[124] (ysyx_210458_EXE_stage_0)
                                                                  0.0000     6.2227 f
  u_simtop/exe_stage/ds_to_es_bus[124] (net)                      0.0000     6.2227 f
  u_simtop/exe_stage/ds_to_es_bus_r_reg_124_/D (LVT_DQHDV4)
                                                        0.0618    0.0000     6.2227 f
  data arrival time                                                          6.2227
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  u_simtop/exe_stage/ds_to_es_bus_r_reg_124_/CK (LVT_DQHDV4)      0.0000     6.3500 r
  library setup time                                             -0.1264     6.2236
  data required time                                                         6.2236
  ------------------------------------------------------------------------------------
  data required time                                                         6.2236
  data arrival time                                                         -6.2227
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0009
