module top_module(
	output out);

	assign out = 1'b0; // Drive the output to logic low (0)

endmodule
