// Seed: 1299806254
module module_0 (
    input supply1 id_0,
    input supply0 id_1
);
  assign id_3 = id_1;
  module_2 modCall_1 ();
  wire id_4;
endmodule
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    output tri0 id_2,
    input wor id_3,
    input tri1 module_1,
    input supply1 id_5
);
  assign id_2 = 1;
  nand primCall (id_2, id_0, id_5, id_1);
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2;
  uwire id_2, id_3, id_4;
  wire id_5, id_6;
  wire id_7;
  wire id_8;
  assign id_3 = id_4;
  assign id_4 = 1;
  wire id_9;
  assign module_0.type_0 = 0;
  id_10(
      1, 1, 1, 1, id_4
  );
  wire id_11, id_12, id_13;
endmodule
