
ecgen2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004548  00400000  00400000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000008bc  20400000  00404548  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000008bc  204008bc  00404e04  000108bc  2**2
                  ALLOC
  3 .stack        00002000  20401178  004056c0  000108bc  2**0
                  ALLOC
  4 .heap         00000200  20403178  004076c0  000108bc  2**0
                  ALLOC
  5 .ARM.attributes 00000033  00000000  00000000  000108bc  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000108ef  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000bdd0  00000000  00000000  0001094a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001a18  00000000  00000000  0001c71a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00007944  00000000  00000000  0001e132  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000cc0  00000000  00000000  00025a76  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000bd0  00000000  00000000  00026736  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001dcea  00000000  00000000  00027306  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000abdd  00000000  00000000  00044ff0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0008b18a  00000000  00000000  0004fbcd  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00004024  00000000  00000000  000dad58  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20403178 	.word	0x20403178
  400004:	004016e1 	.word	0x004016e1
  400008:	00401765 	.word	0x00401765
  40000c:	00401765 	.word	0x00401765
  400010:	00401765 	.word	0x00401765
  400014:	00401765 	.word	0x00401765
  400018:	00401765 	.word	0x00401765
	...
  40002c:	00401765 	.word	0x00401765
  400030:	00401765 	.word	0x00401765
  400034:	00000000 	.word	0x00000000
  400038:	00401765 	.word	0x00401765
  40003c:	00402215 	.word	0x00402215
  400040:	00401765 	.word	0x00401765
  400044:	00401765 	.word	0x00401765
  400048:	00401765 	.word	0x00401765
  40004c:	00401765 	.word	0x00401765
  400050:	00401765 	.word	0x00401765
  400054:	00401765 	.word	0x00401765
  400058:	00401765 	.word	0x00401765
  40005c:	00401765 	.word	0x00401765
  400060:	00401765 	.word	0x00401765
  400064:	00000000 	.word	0x00000000
  400068:	00400c05 	.word	0x00400c05
  40006c:	00400c1d 	.word	0x00400c1d
  400070:	00400c35 	.word	0x00400c35
  400074:	0040223d 	.word	0x0040223d
  400078:	00401765 	.word	0x00401765
  40007c:	00401765 	.word	0x00401765
  400080:	00400c4d 	.word	0x00400c4d
  400084:	00400c65 	.word	0x00400c65
  400088:	00401765 	.word	0x00401765
  40008c:	00401765 	.word	0x00401765
  400090:	00401765 	.word	0x00401765
  400094:	00401765 	.word	0x00401765
  400098:	00401765 	.word	0x00401765
  40009c:	00401765 	.word	0x00401765
  4000a0:	00401765 	.word	0x00401765
  4000a4:	00401765 	.word	0x00401765
  4000a8:	00401765 	.word	0x00401765
  4000ac:	00401765 	.word	0x00401765
  4000b0:	00401765 	.word	0x00401765
  4000b4:	00401765 	.word	0x00401765
  4000b8:	00401765 	.word	0x00401765
  4000bc:	00401765 	.word	0x00401765
  4000c0:	00401765 	.word	0x00401765
  4000c4:	00401765 	.word	0x00401765
  4000c8:	00401765 	.word	0x00401765
  4000cc:	00401765 	.word	0x00401765
  4000d0:	00000000 	.word	0x00000000
  4000d4:	00401765 	.word	0x00401765
  4000d8:	00000000 	.word	0x00000000
  4000dc:	00401765 	.word	0x00401765
  4000e0:	00401765 	.word	0x00401765
  4000e4:	00401765 	.word	0x00401765
  4000e8:	00401765 	.word	0x00401765
  4000ec:	00401765 	.word	0x00401765
  4000f0:	00401765 	.word	0x00401765
  4000f4:	00401765 	.word	0x00401765
  4000f8:	00401765 	.word	0x00401765
  4000fc:	00401765 	.word	0x00401765
  400100:	00401765 	.word	0x00401765
  400104:	00401765 	.word	0x00401765
  400108:	00401765 	.word	0x00401765
  40010c:	00401765 	.word	0x00401765
  400110:	00401765 	.word	0x00401765
	...
  400120:	00401765 	.word	0x00401765
  400124:	00401765 	.word	0x00401765
  400128:	00401765 	.word	0x00401765
  40012c:	00401765 	.word	0x00401765
  400130:	00401765 	.word	0x00401765
  400134:	00000000 	.word	0x00000000
  400138:	00401765 	.word	0x00401765
  40013c:	00401765 	.word	0x00401765

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204008bc 	.word	0x204008bc
  40015c:	00000000 	.word	0x00000000
  400160:	00404548 	.word	0x00404548

00400164 <frame_dummy>:
  400164:	4b08      	ldr	r3, [pc, #32]	; (400188 <frame_dummy+0x24>)
  400166:	b510      	push	{r4, lr}
  400168:	b11b      	cbz	r3, 400172 <frame_dummy+0xe>
  40016a:	4808      	ldr	r0, [pc, #32]	; (40018c <frame_dummy+0x28>)
  40016c:	4908      	ldr	r1, [pc, #32]	; (400190 <frame_dummy+0x2c>)
  40016e:	f3af 8000 	nop.w
  400172:	4808      	ldr	r0, [pc, #32]	; (400194 <frame_dummy+0x30>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b903      	cbnz	r3, 40017a <frame_dummy+0x16>
  400178:	bd10      	pop	{r4, pc}
  40017a:	4b07      	ldr	r3, [pc, #28]	; (400198 <frame_dummy+0x34>)
  40017c:	2b00      	cmp	r3, #0
  40017e:	d0fb      	beq.n	400178 <frame_dummy+0x14>
  400180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400184:	4718      	bx	r3
  400186:	bf00      	nop
  400188:	00000000 	.word	0x00000000
  40018c:	00404548 	.word	0x00404548
  400190:	204008c0 	.word	0x204008c0
  400194:	00404548 	.word	0x00404548
  400198:	00000000 	.word	0x00000000

0040019c <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  40019c:	b580      	push	{r7, lr}
  40019e:	b082      	sub	sp, #8
  4001a0:	af00      	add	r7, sp, #0
  4001a2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001a4:	687b      	ldr	r3, [r7, #4]
  4001a6:	2b07      	cmp	r3, #7
  4001a8:	d830      	bhi.n	40020c <osc_enable+0x70>
  4001aa:	a201      	add	r2, pc, #4	; (adr r2, 4001b0 <osc_enable+0x14>)
  4001ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001b0:	0040020d 	.word	0x0040020d
  4001b4:	004001d1 	.word	0x004001d1
  4001b8:	004001d9 	.word	0x004001d9
  4001bc:	004001e1 	.word	0x004001e1
  4001c0:	004001e9 	.word	0x004001e9
  4001c4:	004001f1 	.word	0x004001f1
  4001c8:	004001f9 	.word	0x004001f9
  4001cc:	00400203 	.word	0x00400203
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4001d0:	2000      	movs	r0, #0
  4001d2:	4b10      	ldr	r3, [pc, #64]	; (400214 <osc_enable+0x78>)
  4001d4:	4798      	blx	r3
		break;
  4001d6:	e019      	b.n	40020c <osc_enable+0x70>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4001d8:	2001      	movs	r0, #1
  4001da:	4b0e      	ldr	r3, [pc, #56]	; (400214 <osc_enable+0x78>)
  4001dc:	4798      	blx	r3
		break;
  4001de:	e015      	b.n	40020c <osc_enable+0x70>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4001e0:	2000      	movs	r0, #0
  4001e2:	4b0d      	ldr	r3, [pc, #52]	; (400218 <osc_enable+0x7c>)
  4001e4:	4798      	blx	r3
		break;
  4001e6:	e011      	b.n	40020c <osc_enable+0x70>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4001e8:	2010      	movs	r0, #16
  4001ea:	4b0b      	ldr	r3, [pc, #44]	; (400218 <osc_enable+0x7c>)
  4001ec:	4798      	blx	r3
		break;
  4001ee:	e00d      	b.n	40020c <osc_enable+0x70>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  4001f0:	2020      	movs	r0, #32
  4001f2:	4b09      	ldr	r3, [pc, #36]	; (400218 <osc_enable+0x7c>)
  4001f4:	4798      	blx	r3
		break;
  4001f6:	e009      	b.n	40020c <osc_enable+0x70>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001f8:	2000      	movs	r0, #0
  4001fa:	213e      	movs	r1, #62	; 0x3e
  4001fc:	4b07      	ldr	r3, [pc, #28]	; (40021c <osc_enable+0x80>)
  4001fe:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400200:	e004      	b.n	40020c <osc_enable+0x70>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400202:	2001      	movs	r0, #1
  400204:	213e      	movs	r1, #62	; 0x3e
  400206:	4b05      	ldr	r3, [pc, #20]	; (40021c <osc_enable+0x80>)
  400208:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40020a:	bf00      	nop
	}
}
  40020c:	3708      	adds	r7, #8
  40020e:	46bd      	mov	sp, r7
  400210:	bd80      	pop	{r7, pc}
  400212:	bf00      	nop
  400214:	00400d79 	.word	0x00400d79
  400218:	00400de5 	.word	0x00400de5
  40021c:	00400e55 	.word	0x00400e55

00400220 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400220:	b580      	push	{r7, lr}
  400222:	b082      	sub	sp, #8
  400224:	af00      	add	r7, sp, #0
  400226:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400228:	687b      	ldr	r3, [r7, #4]
  40022a:	2b07      	cmp	r3, #7
  40022c:	d826      	bhi.n	40027c <osc_is_ready+0x5c>
  40022e:	a201      	add	r2, pc, #4	; (adr r2, 400234 <osc_is_ready+0x14>)
  400230:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400234:	00400255 	.word	0x00400255
  400238:	00400259 	.word	0x00400259
  40023c:	00400259 	.word	0x00400259
  400240:	0040026b 	.word	0x0040026b
  400244:	0040026b 	.word	0x0040026b
  400248:	0040026b 	.word	0x0040026b
  40024c:	0040026b 	.word	0x0040026b
  400250:	0040026b 	.word	0x0040026b
	case OSC_SLCK_32K_RC:
		return 1;
  400254:	2301      	movs	r3, #1
  400256:	e012      	b.n	40027e <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  400258:	4b0b      	ldr	r3, [pc, #44]	; (400288 <osc_is_ready+0x68>)
  40025a:	4798      	blx	r3
  40025c:	4603      	mov	r3, r0
  40025e:	2b00      	cmp	r3, #0
  400260:	bf14      	ite	ne
  400262:	2301      	movne	r3, #1
  400264:	2300      	moveq	r3, #0
  400266:	b2db      	uxtb	r3, r3
  400268:	e009      	b.n	40027e <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40026a:	4b08      	ldr	r3, [pc, #32]	; (40028c <osc_is_ready+0x6c>)
  40026c:	4798      	blx	r3
  40026e:	4603      	mov	r3, r0
  400270:	2b00      	cmp	r3, #0
  400272:	bf14      	ite	ne
  400274:	2301      	movne	r3, #1
  400276:	2300      	moveq	r3, #0
  400278:	b2db      	uxtb	r3, r3
  40027a:	e000      	b.n	40027e <osc_is_ready+0x5e>
	}

	return 0;
  40027c:	2300      	movs	r3, #0
}
  40027e:	4618      	mov	r0, r3
  400280:	3708      	adds	r7, #8
  400282:	46bd      	mov	sp, r7
  400284:	bd80      	pop	{r7, pc}
  400286:	bf00      	nop
  400288:	00400db1 	.word	0x00400db1
  40028c:	00400ecd 	.word	0x00400ecd

00400290 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400290:	b480      	push	{r7}
  400292:	b083      	sub	sp, #12
  400294:	af00      	add	r7, sp, #0
  400296:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400298:	687b      	ldr	r3, [r7, #4]
  40029a:	2b07      	cmp	r3, #7
  40029c:	d825      	bhi.n	4002ea <osc_get_rate+0x5a>
  40029e:	a201      	add	r2, pc, #4	; (adr r2, 4002a4 <osc_get_rate+0x14>)
  4002a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002a4:	004002c5 	.word	0x004002c5
  4002a8:	004002cb 	.word	0x004002cb
  4002ac:	004002d1 	.word	0x004002d1
  4002b0:	004002d7 	.word	0x004002d7
  4002b4:	004002db 	.word	0x004002db
  4002b8:	004002df 	.word	0x004002df
  4002bc:	004002e3 	.word	0x004002e3
  4002c0:	004002e7 	.word	0x004002e7
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4002c4:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4002c8:	e010      	b.n	4002ec <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4002ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002ce:	e00d      	b.n	4002ec <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4002d0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002d4:	e00a      	b.n	4002ec <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4002d6:	4b08      	ldr	r3, [pc, #32]	; (4002f8 <osc_get_rate+0x68>)
  4002d8:	e008      	b.n	4002ec <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4002da:	4b08      	ldr	r3, [pc, #32]	; (4002fc <osc_get_rate+0x6c>)
  4002dc:	e006      	b.n	4002ec <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4002de:	4b08      	ldr	r3, [pc, #32]	; (400300 <osc_get_rate+0x70>)
  4002e0:	e004      	b.n	4002ec <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4002e2:	4b08      	ldr	r3, [pc, #32]	; (400304 <osc_get_rate+0x74>)
  4002e4:	e002      	b.n	4002ec <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4002e6:	4b06      	ldr	r3, [pc, #24]	; (400300 <osc_get_rate+0x70>)
  4002e8:	e000      	b.n	4002ec <osc_get_rate+0x5c>
	}

	return 0;
  4002ea:	2300      	movs	r3, #0
}
  4002ec:	4618      	mov	r0, r3
  4002ee:	370c      	adds	r7, #12
  4002f0:	46bd      	mov	sp, r7
  4002f2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002f6:	4770      	bx	lr
  4002f8:	003d0900 	.word	0x003d0900
  4002fc:	007a1200 	.word	0x007a1200
  400300:	00b71b00 	.word	0x00b71b00
  400304:	00f42400 	.word	0x00f42400

00400308 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400308:	b580      	push	{r7, lr}
  40030a:	b082      	sub	sp, #8
  40030c:	af00      	add	r7, sp, #0
  40030e:	4603      	mov	r3, r0
  400310:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400312:	bf00      	nop
  400314:	79fb      	ldrb	r3, [r7, #7]
  400316:	4618      	mov	r0, r3
  400318:	4b05      	ldr	r3, [pc, #20]	; (400330 <osc_wait_ready+0x28>)
  40031a:	4798      	blx	r3
  40031c:	4603      	mov	r3, r0
  40031e:	f083 0301 	eor.w	r3, r3, #1
  400322:	b2db      	uxtb	r3, r3
  400324:	2b00      	cmp	r3, #0
  400326:	d1f5      	bne.n	400314 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400328:	3708      	adds	r7, #8
  40032a:	46bd      	mov	sp, r7
  40032c:	bd80      	pop	{r7, pc}
  40032e:	bf00      	nop
  400330:	00400221 	.word	0x00400221

00400334 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400334:	b580      	push	{r7, lr}
  400336:	b086      	sub	sp, #24
  400338:	af00      	add	r7, sp, #0
  40033a:	60f8      	str	r0, [r7, #12]
  40033c:	607a      	str	r2, [r7, #4]
  40033e:	603b      	str	r3, [r7, #0]
  400340:	460b      	mov	r3, r1
  400342:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400344:	687b      	ldr	r3, [r7, #4]
  400346:	2b00      	cmp	r3, #0
  400348:	d107      	bne.n	40035a <pll_config_init+0x26>
  40034a:	683b      	ldr	r3, [r7, #0]
  40034c:	2b00      	cmp	r3, #0
  40034e:	d104      	bne.n	40035a <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400350:	68fb      	ldr	r3, [r7, #12]
  400352:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400356:	601a      	str	r2, [r3, #0]
  400358:	e019      	b.n	40038e <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40035a:	7afb      	ldrb	r3, [r7, #11]
  40035c:	4618      	mov	r0, r3
  40035e:	4b0d      	ldr	r3, [pc, #52]	; (400394 <pll_config_init+0x60>)
  400360:	4798      	blx	r3
  400362:	4602      	mov	r2, r0
  400364:	687b      	ldr	r3, [r7, #4]
  400366:	fbb2 f3f3 	udiv	r3, r2, r3
  40036a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40036c:	697b      	ldr	r3, [r7, #20]
  40036e:	683a      	ldr	r2, [r7, #0]
  400370:	fb02 f303 	mul.w	r3, r2, r3
  400374:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400376:	683b      	ldr	r3, [r7, #0]
  400378:	3b01      	subs	r3, #1
  40037a:	041a      	lsls	r2, r3, #16
  40037c:	4b06      	ldr	r3, [pc, #24]	; (400398 <pll_config_init+0x64>)
  40037e:	4013      	ands	r3, r2
  400380:	687a      	ldr	r2, [r7, #4]
  400382:	b2d2      	uxtb	r2, r2
  400384:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400386:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
	vco_hz *= ul_mul;
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40038a:	68fb      	ldr	r3, [r7, #12]
  40038c:	601a      	str	r2, [r3, #0]
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
	}
}
  40038e:	3718      	adds	r7, #24
  400390:	46bd      	mov	sp, r7
  400392:	bd80      	pop	{r7, pc}
  400394:	00400291 	.word	0x00400291
  400398:	07ff0000 	.word	0x07ff0000

0040039c <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  40039c:	b580      	push	{r7, lr}
  40039e:	b082      	sub	sp, #8
  4003a0:	af00      	add	r7, sp, #0
  4003a2:	6078      	str	r0, [r7, #4]
  4003a4:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003a6:	683b      	ldr	r3, [r7, #0]
  4003a8:	2b00      	cmp	r3, #0
  4003aa:	d108      	bne.n	4003be <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4003ac:	4b08      	ldr	r3, [pc, #32]	; (4003d0 <pll_enable+0x34>)
  4003ae:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003b0:	4a08      	ldr	r2, [pc, #32]	; (4003d4 <pll_enable+0x38>)
  4003b2:	687b      	ldr	r3, [r7, #4]
  4003b4:	681b      	ldr	r3, [r3, #0]
  4003b6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003ba:	6293      	str	r3, [r2, #40]	; 0x28
  4003bc:	e005      	b.n	4003ca <pll_enable+0x2e>
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4003be:	4a05      	ldr	r2, [pc, #20]	; (4003d4 <pll_enable+0x38>)
  4003c0:	687b      	ldr	r3, [r7, #4]
  4003c2:	681b      	ldr	r3, [r3, #0]
  4003c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4003c8:	61d3      	str	r3, [r2, #28]
	}
}
  4003ca:	3708      	adds	r7, #8
  4003cc:	46bd      	mov	sp, r7
  4003ce:	bd80      	pop	{r7, pc}
  4003d0:	00400ee9 	.word	0x00400ee9
  4003d4:	400e0600 	.word	0x400e0600

004003d8 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4003d8:	b580      	push	{r7, lr}
  4003da:	b082      	sub	sp, #8
  4003dc:	af00      	add	r7, sp, #0
  4003de:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003e0:	687b      	ldr	r3, [r7, #4]
  4003e2:	2b00      	cmp	r3, #0
  4003e4:	d103      	bne.n	4003ee <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4003e6:	4b05      	ldr	r3, [pc, #20]	; (4003fc <pll_is_locked+0x24>)
  4003e8:	4798      	blx	r3
  4003ea:	4603      	mov	r3, r0
  4003ec:	e002      	b.n	4003f4 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  4003ee:	4b04      	ldr	r3, [pc, #16]	; (400400 <pll_is_locked+0x28>)
  4003f0:	4798      	blx	r3
  4003f2:	4603      	mov	r3, r0
	}
}
  4003f4:	4618      	mov	r0, r3
  4003f6:	3708      	adds	r7, #8
  4003f8:	46bd      	mov	sp, r7
  4003fa:	bd80      	pop	{r7, pc}
  4003fc:	00400f01 	.word	0x00400f01
  400400:	00400f1d 	.word	0x00400f1d

00400404 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  400404:	b580      	push	{r7, lr}
  400406:	b082      	sub	sp, #8
  400408:	af00      	add	r7, sp, #0
  40040a:	4603      	mov	r3, r0
  40040c:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  40040e:	79fb      	ldrb	r3, [r7, #7]
  400410:	3b03      	subs	r3, #3
  400412:	2b04      	cmp	r3, #4
  400414:	d808      	bhi.n	400428 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  400416:	79fb      	ldrb	r3, [r7, #7]
  400418:	4618      	mov	r0, r3
  40041a:	4b05      	ldr	r3, [pc, #20]	; (400430 <pll_enable_source+0x2c>)
  40041c:	4798      	blx	r3
		osc_wait_ready(e_src);
  40041e:	79fb      	ldrb	r3, [r7, #7]
  400420:	4618      	mov	r0, r3
  400422:	4b04      	ldr	r3, [pc, #16]	; (400434 <pll_enable_source+0x30>)
  400424:	4798      	blx	r3
		break;
  400426:	e000      	b.n	40042a <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400428:	bf00      	nop
	}
}
  40042a:	3708      	adds	r7, #8
  40042c:	46bd      	mov	sp, r7
  40042e:	bd80      	pop	{r7, pc}
  400430:	0040019d 	.word	0x0040019d
  400434:	00400309 	.word	0x00400309

00400438 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400438:	b580      	push	{r7, lr}
  40043a:	b082      	sub	sp, #8
  40043c:	af00      	add	r7, sp, #0
  40043e:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400440:	bf00      	nop
  400442:	6878      	ldr	r0, [r7, #4]
  400444:	4b04      	ldr	r3, [pc, #16]	; (400458 <pll_wait_for_lock+0x20>)
  400446:	4798      	blx	r3
  400448:	4603      	mov	r3, r0
  40044a:	2b00      	cmp	r3, #0
  40044c:	d0f9      	beq.n	400442 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40044e:	2300      	movs	r3, #0
}
  400450:	4618      	mov	r0, r3
  400452:	3708      	adds	r7, #8
  400454:	46bd      	mov	sp, r7
  400456:	bd80      	pop	{r7, pc}
  400458:	004003d9 	.word	0x004003d9

0040045c <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  40045c:	b580      	push	{r7, lr}
  40045e:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  400460:	2006      	movs	r0, #6
  400462:	4b05      	ldr	r3, [pc, #20]	; (400478 <sysclk_get_main_hz+0x1c>)
  400464:	4798      	blx	r3
  400466:	4602      	mov	r2, r0
  400468:	4613      	mov	r3, r2
  40046a:	009b      	lsls	r3, r3, #2
  40046c:	4413      	add	r3, r2
  40046e:	009a      	lsls	r2, r3, #2
  400470:	4413      	add	r3, r2
  400472:	089b      	lsrs	r3, r3, #2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400474:	4618      	mov	r0, r3
  400476:	bd80      	pop	{r7, pc}
  400478:	00400291 	.word	0x00400291

0040047c <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  40047c:	b580      	push	{r7, lr}
  40047e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400480:	4b02      	ldr	r3, [pc, #8]	; (40048c <sysclk_get_cpu_hz+0x10>)
  400482:	4798      	blx	r3
  400484:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400486:	4618      	mov	r0, r3
  400488:	bd80      	pop	{r7, pc}
  40048a:	bf00      	nop
  40048c:	0040045d 	.word	0x0040045d

00400490 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400490:	b590      	push	{r4, r7, lr}
  400492:	b083      	sub	sp, #12
  400494:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400496:	4813      	ldr	r0, [pc, #76]	; (4004e4 <sysclk_init+0x54>)
  400498:	4b13      	ldr	r3, [pc, #76]	; (4004e8 <sysclk_init+0x58>)
  40049a:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  40049c:	2006      	movs	r0, #6
  40049e:	4b13      	ldr	r3, [pc, #76]	; (4004ec <sysclk_init+0x5c>)
  4004a0:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4004a2:	1d3b      	adds	r3, r7, #4
  4004a4:	4618      	mov	r0, r3
  4004a6:	2106      	movs	r1, #6
  4004a8:	2204      	movs	r2, #4
  4004aa:	2319      	movs	r3, #25
  4004ac:	4c10      	ldr	r4, [pc, #64]	; (4004f0 <sysclk_init+0x60>)
  4004ae:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4004b0:	1d3b      	adds	r3, r7, #4
  4004b2:	4618      	mov	r0, r3
  4004b4:	2100      	movs	r1, #0
  4004b6:	4b0f      	ldr	r3, [pc, #60]	; (4004f4 <sysclk_init+0x64>)
  4004b8:	4798      	blx	r3
		pll_wait_for_lock(0);
  4004ba:	2000      	movs	r0, #0
  4004bc:	4b0e      	ldr	r3, [pc, #56]	; (4004f8 <sysclk_init+0x68>)
  4004be:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4004c0:	2001      	movs	r0, #1
  4004c2:	4b0e      	ldr	r3, [pc, #56]	; (4004fc <sysclk_init+0x6c>)
  4004c4:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4004c6:	2000      	movs	r0, #0
  4004c8:	4b0d      	ldr	r3, [pc, #52]	; (400500 <sysclk_init+0x70>)
  4004ca:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4004cc:	4b0d      	ldr	r3, [pc, #52]	; (400504 <sysclk_init+0x74>)
  4004ce:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4004d0:	4b0d      	ldr	r3, [pc, #52]	; (400508 <sysclk_init+0x78>)
  4004d2:	4798      	blx	r3
  4004d4:	4603      	mov	r3, r0
  4004d6:	4618      	mov	r0, r3
  4004d8:	4b03      	ldr	r3, [pc, #12]	; (4004e8 <sysclk_init+0x58>)
  4004da:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4004dc:	370c      	adds	r7, #12
  4004de:	46bd      	mov	sp, r7
  4004e0:	bd90      	pop	{r4, r7, pc}
  4004e2:	bf00      	nop
  4004e4:	11e1a300 	.word	0x11e1a300
  4004e8:	004018d5 	.word	0x004018d5
  4004ec:	00400405 	.word	0x00400405
  4004f0:	00400335 	.word	0x00400335
  4004f4:	0040039d 	.word	0x0040039d
  4004f8:	00400439 	.word	0x00400439
  4004fc:	00400c7d 	.word	0x00400c7d
  400500:	00400cf5 	.word	0x00400cf5
  400504:	0040176d 	.word	0x0040176d
  400508:	0040047d 	.word	0x0040047d

0040050c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40050c:	b580      	push	{r7, lr}
  40050e:	b086      	sub	sp, #24
  400510:	af00      	add	r7, sp, #0
  400512:	60f8      	str	r0, [r7, #12]
  400514:	60b9      	str	r1, [r7, #8]
  400516:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400518:	2300      	movs	r3, #0
  40051a:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  40051c:	68fb      	ldr	r3, [r7, #12]
  40051e:	2b00      	cmp	r3, #0
  400520:	d002      	beq.n	400528 <_read+0x1c>
		return -1;
  400522:	f04f 33ff 	mov.w	r3, #4294967295
  400526:	e014      	b.n	400552 <_read+0x46>
	}

	for (; len > 0; --len) {
  400528:	e00f      	b.n	40054a <_read+0x3e>
		ptr_get(stdio_base, ptr);
  40052a:	4b0c      	ldr	r3, [pc, #48]	; (40055c <_read+0x50>)
  40052c:	681b      	ldr	r3, [r3, #0]
  40052e:	4a0c      	ldr	r2, [pc, #48]	; (400560 <_read+0x54>)
  400530:	6812      	ldr	r2, [r2, #0]
  400532:	4610      	mov	r0, r2
  400534:	68b9      	ldr	r1, [r7, #8]
  400536:	4798      	blx	r3
		ptr++;
  400538:	68bb      	ldr	r3, [r7, #8]
  40053a:	3301      	adds	r3, #1
  40053c:	60bb      	str	r3, [r7, #8]
		nChars++;
  40053e:	697b      	ldr	r3, [r7, #20]
  400540:	3301      	adds	r3, #1
  400542:	617b      	str	r3, [r7, #20]

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400544:	687b      	ldr	r3, [r7, #4]
  400546:	3b01      	subs	r3, #1
  400548:	607b      	str	r3, [r7, #4]
  40054a:	687b      	ldr	r3, [r7, #4]
  40054c:	2b00      	cmp	r3, #0
  40054e:	dcec      	bgt.n	40052a <_read+0x1e>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  400550:	697b      	ldr	r3, [r7, #20]
}
  400552:	4618      	mov	r0, r3
  400554:	3718      	adds	r7, #24
  400556:	46bd      	mov	sp, r7
  400558:	bd80      	pop	{r7, pc}
  40055a:	bf00      	nop
  40055c:	20400990 	.word	0x20400990
  400560:	20400998 	.word	0x20400998

00400564 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  400564:	b580      	push	{r7, lr}
  400566:	b086      	sub	sp, #24
  400568:	af00      	add	r7, sp, #0
  40056a:	60f8      	str	r0, [r7, #12]
  40056c:	60b9      	str	r1, [r7, #8]
  40056e:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400570:	2300      	movs	r3, #0
  400572:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  400574:	68fb      	ldr	r3, [r7, #12]
  400576:	2b01      	cmp	r3, #1
  400578:	d008      	beq.n	40058c <_write+0x28>
  40057a:	68fb      	ldr	r3, [r7, #12]
  40057c:	2b02      	cmp	r3, #2
  40057e:	d005      	beq.n	40058c <_write+0x28>
  400580:	68fb      	ldr	r3, [r7, #12]
  400582:	2b03      	cmp	r3, #3
  400584:	d002      	beq.n	40058c <_write+0x28>
		return -1;
  400586:	f04f 33ff 	mov.w	r3, #4294967295
  40058a:	e01a      	b.n	4005c2 <_write+0x5e>
	}

	for (; len != 0; --len) {
  40058c:	e015      	b.n	4005ba <_write+0x56>
		if (ptr_put(stdio_base, *ptr++) < 0) {
  40058e:	4b0f      	ldr	r3, [pc, #60]	; (4005cc <_write+0x68>)
  400590:	681a      	ldr	r2, [r3, #0]
  400592:	4b0f      	ldr	r3, [pc, #60]	; (4005d0 <_write+0x6c>)
  400594:	6818      	ldr	r0, [r3, #0]
  400596:	68bb      	ldr	r3, [r7, #8]
  400598:	1c59      	adds	r1, r3, #1
  40059a:	60b9      	str	r1, [r7, #8]
  40059c:	781b      	ldrb	r3, [r3, #0]
  40059e:	4619      	mov	r1, r3
  4005a0:	4790      	blx	r2
  4005a2:	4603      	mov	r3, r0
  4005a4:	2b00      	cmp	r3, #0
  4005a6:	da02      	bge.n	4005ae <_write+0x4a>
			return -1;
  4005a8:	f04f 33ff 	mov.w	r3, #4294967295
  4005ac:	e009      	b.n	4005c2 <_write+0x5e>
		}
		++nChars;
  4005ae:	697b      	ldr	r3, [r7, #20]
  4005b0:	3301      	adds	r3, #1
  4005b2:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4005b4:	687b      	ldr	r3, [r7, #4]
  4005b6:	3b01      	subs	r3, #1
  4005b8:	607b      	str	r3, [r7, #4]
  4005ba:	687b      	ldr	r3, [r7, #4]
  4005bc:	2b00      	cmp	r3, #0
  4005be:	d1e6      	bne.n	40058e <_write+0x2a>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  4005c0:	697b      	ldr	r3, [r7, #20]
}
  4005c2:	4618      	mov	r0, r3
  4005c4:	3718      	adds	r7, #24
  4005c6:	46bd      	mov	sp, r7
  4005c8:	bd80      	pop	{r7, pc}
  4005ca:	bf00      	nop
  4005cc:	20400994 	.word	0x20400994
  4005d0:	20400998 	.word	0x20400998

004005d4 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4005d4:	b580      	push	{r7, lr}
  4005d6:	b082      	sub	sp, #8
  4005d8:	af00      	add	r7, sp, #0
  4005da:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4005dc:	6878      	ldr	r0, [r7, #4]
  4005de:	4b02      	ldr	r3, [pc, #8]	; (4005e8 <sysclk_enable_peripheral_clock+0x14>)
  4005e0:	4798      	blx	r3
}
  4005e2:	3708      	adds	r7, #8
  4005e4:	46bd      	mov	sp, r7
  4005e6:	bd80      	pop	{r7, pc}
  4005e8:	00400f39 	.word	0x00400f39

004005ec <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  4005ec:	b580      	push	{r7, lr}
  4005ee:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  4005f0:	200a      	movs	r0, #10
  4005f2:	4b07      	ldr	r3, [pc, #28]	; (400610 <ioport_init+0x24>)
  4005f4:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  4005f6:	200b      	movs	r0, #11
  4005f8:	4b05      	ldr	r3, [pc, #20]	; (400610 <ioport_init+0x24>)
  4005fa:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  4005fc:	200c      	movs	r0, #12
  4005fe:	4b04      	ldr	r3, [pc, #16]	; (400610 <ioport_init+0x24>)
  400600:	4798      	blx	r3
#endif
#ifdef ID_PIOD
	sysclk_enable_peripheral_clock(ID_PIOD);
  400602:	2010      	movs	r0, #16
  400604:	4b02      	ldr	r3, [pc, #8]	; (400610 <ioport_init+0x24>)
  400606:	4798      	blx	r3
#endif
#ifdef ID_PIOE
	sysclk_enable_peripheral_clock(ID_PIOE);
  400608:	2011      	movs	r0, #17
  40060a:	4b01      	ldr	r3, [pc, #4]	; (400610 <ioport_init+0x24>)
  40060c:	4798      	blx	r3
	arch_ioport_init();
}
  40060e:	bd80      	pop	{r7, pc}
  400610:	004005d5 	.word	0x004005d5

00400614 <ioport_disable_pin>:
 *        IOPORT_CREATE_PIN().
 *
 * \param pin IOPORT pin to disable
 */
static inline void ioport_disable_pin(ioport_pin_t pin)
{
  400614:	b480      	push	{r7}
  400616:	b089      	sub	sp, #36	; 0x24
  400618:	af00      	add	r7, sp, #0
  40061a:	6078      	str	r0, [r7, #4]
  40061c:	687b      	ldr	r3, [r7, #4]
  40061e:	61fb      	str	r3, [r7, #28]
  400620:	69fb      	ldr	r3, [r7, #28]
  400622:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  400624:	69bb      	ldr	r3, [r7, #24]
  400626:	095a      	lsrs	r2, r3, #5
  400628:	69fb      	ldr	r3, [r7, #28]
  40062a:	617b      	str	r3, [r7, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40062c:	697b      	ldr	r3, [r7, #20]
  40062e:	f003 031f 	and.w	r3, r3, #31
  400632:	2101      	movs	r1, #1
  400634:	fa01 f303 	lsl.w	r3, r1, r3
  400638:	613a      	str	r2, [r7, #16]
  40063a:	60fb      	str	r3, [r7, #12]
  40063c:	693b      	ldr	r3, [r7, #16]
  40063e:	60bb      	str	r3, [r7, #8]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400640:	68ba      	ldr	r2, [r7, #8]
  400642:	4b05      	ldr	r3, [pc, #20]	; (400658 <ioport_disable_pin+0x44>)
  400644:	4413      	add	r3, r2
  400646:	025b      	lsls	r3, r3, #9
  400648:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40064a:	68fb      	ldr	r3, [r7, #12]
  40064c:	6053      	str	r3, [r2, #4]
	arch_ioport_disable_pin(pin);
}
  40064e:	3724      	adds	r7, #36	; 0x24
  400650:	46bd      	mov	sp, r7
  400652:	f85d 7b04 	ldr.w	r7, [sp], #4
  400656:	4770      	bx	lr
  400658:	00200707 	.word	0x00200707

0040065c <ioport_disable_port>:
 * \param port IOPORT port to disable
 * \param mask Pin mask of pins to disable
 */
static inline void ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
  40065c:	b480      	push	{r7}
  40065e:	b087      	sub	sp, #28
  400660:	af00      	add	r7, sp, #0
  400662:	6078      	str	r0, [r7, #4]
  400664:	6039      	str	r1, [r7, #0]
  400666:	687b      	ldr	r3, [r7, #4]
  400668:	617b      	str	r3, [r7, #20]
  40066a:	683b      	ldr	r3, [r7, #0]
  40066c:	613b      	str	r3, [r7, #16]
  40066e:	697b      	ldr	r3, [r7, #20]
  400670:	60fb      	str	r3, [r7, #12]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400672:	68fa      	ldr	r2, [r7, #12]
  400674:	4b05      	ldr	r3, [pc, #20]	; (40068c <ioport_disable_port+0x30>)
  400676:	4413      	add	r3, r2
  400678:	025b      	lsls	r3, r3, #9
  40067a:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40067c:	693b      	ldr	r3, [r7, #16]
  40067e:	6053      	str	r3, [r2, #4]
	arch_ioport_disable_port(port, mask);
}
  400680:	371c      	adds	r7, #28
  400682:	46bd      	mov	sp, r7
  400684:	f85d 7b04 	ldr.w	r7, [sp], #4
  400688:	4770      	bx	lr
  40068a:	bf00      	nop
  40068c:	00200707 	.word	0x00200707

00400690 <ioport_set_port_mode>:
 * \param mode Mode masks to configure for the specified pins (\ref
 * ioport_modes)
 */
static inline void ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
  400690:	b480      	push	{r7}
  400692:	b08b      	sub	sp, #44	; 0x2c
  400694:	af00      	add	r7, sp, #0
  400696:	60f8      	str	r0, [r7, #12]
  400698:	60b9      	str	r1, [r7, #8]
  40069a:	607a      	str	r2, [r7, #4]
  40069c:	68fb      	ldr	r3, [r7, #12]
  40069e:	627b      	str	r3, [r7, #36]	; 0x24
  4006a0:	68bb      	ldr	r3, [r7, #8]
  4006a2:	623b      	str	r3, [r7, #32]
  4006a4:	687b      	ldr	r3, [r7, #4]
  4006a6:	61fb      	str	r3, [r7, #28]
  4006a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4006aa:	61bb      	str	r3, [r7, #24]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4006ac:	69ba      	ldr	r2, [r7, #24]
  4006ae:	4b37      	ldr	r3, [pc, #220]	; (40078c <ioport_set_port_mode+0xfc>)
  4006b0:	4413      	add	r3, r2
  4006b2:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  4006b4:	617b      	str	r3, [r7, #20]

	if (mode & IOPORT_MODE_PULLUP) {
  4006b6:	69fb      	ldr	r3, [r7, #28]
  4006b8:	f003 0308 	and.w	r3, r3, #8
  4006bc:	2b00      	cmp	r3, #0
  4006be:	d003      	beq.n	4006c8 <ioport_set_port_mode+0x38>
		base->PIO_PUER = mask;
  4006c0:	697b      	ldr	r3, [r7, #20]
  4006c2:	6a3a      	ldr	r2, [r7, #32]
  4006c4:	665a      	str	r2, [r3, #100]	; 0x64
  4006c6:	e002      	b.n	4006ce <ioport_set_port_mode+0x3e>
	} else {
		base->PIO_PUDR = mask;
  4006c8:	697b      	ldr	r3, [r7, #20]
  4006ca:	6a3a      	ldr	r2, [r7, #32]
  4006cc:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  4006ce:	69fb      	ldr	r3, [r7, #28]
  4006d0:	f003 0310 	and.w	r3, r3, #16
  4006d4:	2b00      	cmp	r3, #0
  4006d6:	d004      	beq.n	4006e2 <ioport_set_port_mode+0x52>
		base->PIO_PPDER = mask;
  4006d8:	697b      	ldr	r3, [r7, #20]
  4006da:	6a3a      	ldr	r2, [r7, #32]
  4006dc:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  4006e0:	e003      	b.n	4006ea <ioport_set_port_mode+0x5a>
	} else {
		base->PIO_PPDDR = mask;
  4006e2:	697b      	ldr	r3, [r7, #20]
  4006e4:	6a3a      	ldr	r2, [r7, #32]
  4006e6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  4006ea:	69fb      	ldr	r3, [r7, #28]
  4006ec:	f003 0320 	and.w	r3, r3, #32
  4006f0:	2b00      	cmp	r3, #0
  4006f2:	d003      	beq.n	4006fc <ioport_set_port_mode+0x6c>
		base->PIO_MDER = mask;
  4006f4:	697b      	ldr	r3, [r7, #20]
  4006f6:	6a3a      	ldr	r2, [r7, #32]
  4006f8:	651a      	str	r2, [r3, #80]	; 0x50
  4006fa:	e002      	b.n	400702 <ioport_set_port_mode+0x72>
	} else {
		base->PIO_MDDR = mask;
  4006fc:	697b      	ldr	r3, [r7, #20]
  4006fe:	6a3a      	ldr	r2, [r7, #32]
  400700:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  400702:	69fb      	ldr	r3, [r7, #28]
  400704:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  400708:	2b00      	cmp	r3, #0
  40070a:	d003      	beq.n	400714 <ioport_set_port_mode+0x84>
		base->PIO_IFER = mask;
  40070c:	697b      	ldr	r3, [r7, #20]
  40070e:	6a3a      	ldr	r2, [r7, #32]
  400710:	621a      	str	r2, [r3, #32]
  400712:	e002      	b.n	40071a <ioport_set_port_mode+0x8a>
	} else {
		base->PIO_IFDR = mask;
  400714:	697b      	ldr	r3, [r7, #20]
  400716:	6a3a      	ldr	r2, [r7, #32]
  400718:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  40071a:	69fb      	ldr	r3, [r7, #28]
  40071c:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400720:	2b00      	cmp	r3, #0
  400722:	d004      	beq.n	40072e <ioport_set_port_mode+0x9e>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  400724:	697b      	ldr	r3, [r7, #20]
  400726:	6a3a      	ldr	r2, [r7, #32]
  400728:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  40072c:	e003      	b.n	400736 <ioport_set_port_mode+0xa6>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  40072e:	697b      	ldr	r3, [r7, #20]
  400730:	6a3a      	ldr	r2, [r7, #32]
  400732:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  400736:	69fb      	ldr	r3, [r7, #28]
  400738:	f003 0301 	and.w	r3, r3, #1
  40073c:	2b00      	cmp	r3, #0
  40073e:	d006      	beq.n	40074e <ioport_set_port_mode+0xbe>
		base->PIO_ABCDSR[0] |= mask;
  400740:	697b      	ldr	r3, [r7, #20]
  400742:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400744:	6a3b      	ldr	r3, [r7, #32]
  400746:	431a      	orrs	r2, r3
  400748:	697b      	ldr	r3, [r7, #20]
  40074a:	671a      	str	r2, [r3, #112]	; 0x70
  40074c:	e006      	b.n	40075c <ioport_set_port_mode+0xcc>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  40074e:	697b      	ldr	r3, [r7, #20]
  400750:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400752:	6a3b      	ldr	r3, [r7, #32]
  400754:	43db      	mvns	r3, r3
  400756:	401a      	ands	r2, r3
  400758:	697b      	ldr	r3, [r7, #20]
  40075a:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  40075c:	69fb      	ldr	r3, [r7, #28]
  40075e:	f003 0302 	and.w	r3, r3, #2
  400762:	2b00      	cmp	r3, #0
  400764:	d006      	beq.n	400774 <ioport_set_port_mode+0xe4>
		base->PIO_ABCDSR[1] |= mask;
  400766:	697b      	ldr	r3, [r7, #20]
  400768:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40076a:	6a3b      	ldr	r3, [r7, #32]
  40076c:	431a      	orrs	r2, r3
  40076e:	697b      	ldr	r3, [r7, #20]
  400770:	675a      	str	r2, [r3, #116]	; 0x74
  400772:	e006      	b.n	400782 <ioport_set_port_mode+0xf2>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400774:	697b      	ldr	r3, [r7, #20]
  400776:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400778:	6a3b      	ldr	r3, [r7, #32]
  40077a:	43db      	mvns	r3, r3
  40077c:	401a      	ands	r2, r3
  40077e:	697b      	ldr	r3, [r7, #20]
  400780:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_port_mode(port, mask, mode);
}
  400782:	372c      	adds	r7, #44	; 0x2c
  400784:	46bd      	mov	sp, r7
  400786:	f85d 7b04 	ldr.w	r7, [sp], #4
  40078a:	4770      	bx	lr
  40078c:	00200707 	.word	0x00200707

00400790 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  400790:	b480      	push	{r7}
  400792:	b08d      	sub	sp, #52	; 0x34
  400794:	af00      	add	r7, sp, #0
  400796:	6078      	str	r0, [r7, #4]
  400798:	6039      	str	r1, [r7, #0]
  40079a:	687b      	ldr	r3, [r7, #4]
  40079c:	62fb      	str	r3, [r7, #44]	; 0x2c
  40079e:	683b      	ldr	r3, [r7, #0]
  4007a0:	62bb      	str	r3, [r7, #40]	; 0x28
  4007a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4007a4:	627b      	str	r3, [r7, #36]	; 0x24
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  4007a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4007a8:	095a      	lsrs	r2, r3, #5
  4007aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4007ac:	623b      	str	r3, [r7, #32]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4007ae:	6a3b      	ldr	r3, [r7, #32]
  4007b0:	f003 031f 	and.w	r3, r3, #31
  4007b4:	2101      	movs	r1, #1
  4007b6:	fa01 f303 	lsl.w	r3, r1, r3
  4007ba:	61fa      	str	r2, [r7, #28]
  4007bc:	61bb      	str	r3, [r7, #24]
  4007be:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4007c0:	617b      	str	r3, [r7, #20]
  4007c2:	69fb      	ldr	r3, [r7, #28]
  4007c4:	613b      	str	r3, [r7, #16]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4007c6:	693a      	ldr	r2, [r7, #16]
  4007c8:	4b37      	ldr	r3, [pc, #220]	; (4008a8 <ioport_set_pin_mode+0x118>)
  4007ca:	4413      	add	r3, r2
  4007cc:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  4007ce:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  4007d0:	697b      	ldr	r3, [r7, #20]
  4007d2:	f003 0308 	and.w	r3, r3, #8
  4007d6:	2b00      	cmp	r3, #0
  4007d8:	d003      	beq.n	4007e2 <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  4007da:	68fb      	ldr	r3, [r7, #12]
  4007dc:	69ba      	ldr	r2, [r7, #24]
  4007de:	665a      	str	r2, [r3, #100]	; 0x64
  4007e0:	e002      	b.n	4007e8 <ioport_set_pin_mode+0x58>
	} else {
		base->PIO_PUDR = mask;
  4007e2:	68fb      	ldr	r3, [r7, #12]
  4007e4:	69ba      	ldr	r2, [r7, #24]
  4007e6:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  4007e8:	697b      	ldr	r3, [r7, #20]
  4007ea:	f003 0310 	and.w	r3, r3, #16
  4007ee:	2b00      	cmp	r3, #0
  4007f0:	d004      	beq.n	4007fc <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  4007f2:	68fb      	ldr	r3, [r7, #12]
  4007f4:	69ba      	ldr	r2, [r7, #24]
  4007f6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  4007fa:	e003      	b.n	400804 <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_PPDDR = mask;
  4007fc:	68fb      	ldr	r3, [r7, #12]
  4007fe:	69ba      	ldr	r2, [r7, #24]
  400800:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  400804:	697b      	ldr	r3, [r7, #20]
  400806:	f003 0320 	and.w	r3, r3, #32
  40080a:	2b00      	cmp	r3, #0
  40080c:	d003      	beq.n	400816 <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  40080e:	68fb      	ldr	r3, [r7, #12]
  400810:	69ba      	ldr	r2, [r7, #24]
  400812:	651a      	str	r2, [r3, #80]	; 0x50
  400814:	e002      	b.n	40081c <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_MDDR = mask;
  400816:	68fb      	ldr	r3, [r7, #12]
  400818:	69ba      	ldr	r2, [r7, #24]
  40081a:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  40081c:	697b      	ldr	r3, [r7, #20]
  40081e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  400822:	2b00      	cmp	r3, #0
  400824:	d003      	beq.n	40082e <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  400826:	68fb      	ldr	r3, [r7, #12]
  400828:	69ba      	ldr	r2, [r7, #24]
  40082a:	621a      	str	r2, [r3, #32]
  40082c:	e002      	b.n	400834 <ioport_set_pin_mode+0xa4>
	} else {
		base->PIO_IFDR = mask;
  40082e:	68fb      	ldr	r3, [r7, #12]
  400830:	69ba      	ldr	r2, [r7, #24]
  400832:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  400834:	697b      	ldr	r3, [r7, #20]
  400836:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40083a:	2b00      	cmp	r3, #0
  40083c:	d004      	beq.n	400848 <ioport_set_pin_mode+0xb8>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  40083e:	68fb      	ldr	r3, [r7, #12]
  400840:	69ba      	ldr	r2, [r7, #24]
  400842:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  400846:	e003      	b.n	400850 <ioport_set_pin_mode+0xc0>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400848:	68fb      	ldr	r3, [r7, #12]
  40084a:	69ba      	ldr	r2, [r7, #24]
  40084c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  400850:	697b      	ldr	r3, [r7, #20]
  400852:	f003 0301 	and.w	r3, r3, #1
  400856:	2b00      	cmp	r3, #0
  400858:	d006      	beq.n	400868 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  40085a:	68fb      	ldr	r3, [r7, #12]
  40085c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40085e:	69bb      	ldr	r3, [r7, #24]
  400860:	431a      	orrs	r2, r3
  400862:	68fb      	ldr	r3, [r7, #12]
  400864:	671a      	str	r2, [r3, #112]	; 0x70
  400866:	e006      	b.n	400876 <ioport_set_pin_mode+0xe6>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400868:	68fb      	ldr	r3, [r7, #12]
  40086a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40086c:	69bb      	ldr	r3, [r7, #24]
  40086e:	43db      	mvns	r3, r3
  400870:	401a      	ands	r2, r3
  400872:	68fb      	ldr	r3, [r7, #12]
  400874:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  400876:	697b      	ldr	r3, [r7, #20]
  400878:	f003 0302 	and.w	r3, r3, #2
  40087c:	2b00      	cmp	r3, #0
  40087e:	d006      	beq.n	40088e <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  400880:	68fb      	ldr	r3, [r7, #12]
  400882:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400884:	69bb      	ldr	r3, [r7, #24]
  400886:	431a      	orrs	r2, r3
  400888:	68fb      	ldr	r3, [r7, #12]
  40088a:	675a      	str	r2, [r3, #116]	; 0x74
  40088c:	e006      	b.n	40089c <ioport_set_pin_mode+0x10c>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  40088e:	68fb      	ldr	r3, [r7, #12]
  400890:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400892:	69bb      	ldr	r3, [r7, #24]
  400894:	43db      	mvns	r3, r3
  400896:	401a      	ands	r2, r3
  400898:	68fb      	ldr	r3, [r7, #12]
  40089a:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  40089c:	3734      	adds	r7, #52	; 0x34
  40089e:	46bd      	mov	sp, r7
  4008a0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008a4:	4770      	bx	lr
  4008a6:	bf00      	nop
  4008a8:	00200707 	.word	0x00200707

004008ac <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  4008ac:	b480      	push	{r7}
  4008ae:	b08d      	sub	sp, #52	; 0x34
  4008b0:	af00      	add	r7, sp, #0
  4008b2:	6078      	str	r0, [r7, #4]
  4008b4:	460b      	mov	r3, r1
  4008b6:	70fb      	strb	r3, [r7, #3]
  4008b8:	687b      	ldr	r3, [r7, #4]
  4008ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  4008bc:	78fb      	ldrb	r3, [r7, #3]
  4008be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  4008c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4008c4:	627b      	str	r3, [r7, #36]	; 0x24
  4008c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4008c8:	623b      	str	r3, [r7, #32]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  4008ca:	6a3b      	ldr	r3, [r7, #32]
  4008cc:	095b      	lsrs	r3, r3, #5
  4008ce:	61fb      	str	r3, [r7, #28]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4008d0:	69fa      	ldr	r2, [r7, #28]
  4008d2:	4b17      	ldr	r3, [pc, #92]	; (400930 <ioport_set_pin_dir+0x84>)
  4008d4:	4413      	add	r3, r2
  4008d6:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  4008d8:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  4008da:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4008de:	2b01      	cmp	r3, #1
  4008e0:	d109      	bne.n	4008f6 <ioport_set_pin_dir+0x4a>
  4008e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4008e4:	617b      	str	r3, [r7, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4008e6:	697b      	ldr	r3, [r7, #20]
  4008e8:	f003 031f 	and.w	r3, r3, #31
  4008ec:	2201      	movs	r2, #1
  4008ee:	409a      	lsls	r2, r3
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4008f0:	69bb      	ldr	r3, [r7, #24]
  4008f2:	611a      	str	r2, [r3, #16]
  4008f4:	e00c      	b.n	400910 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  4008f6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4008fa:	2b00      	cmp	r3, #0
  4008fc:	d108      	bne.n	400910 <ioport_set_pin_dir+0x64>
  4008fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400900:	613b      	str	r3, [r7, #16]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400902:	693b      	ldr	r3, [r7, #16]
  400904:	f003 031f 	and.w	r3, r3, #31
  400908:	2201      	movs	r2, #1
  40090a:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40090c:	69bb      	ldr	r3, [r7, #24]
  40090e:	615a      	str	r2, [r3, #20]
  400910:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400912:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400914:	68fb      	ldr	r3, [r7, #12]
  400916:	f003 031f 	and.w	r3, r3, #31
  40091a:	2201      	movs	r2, #1
  40091c:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40091e:	69bb      	ldr	r3, [r7, #24]
  400920:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  400924:	3734      	adds	r7, #52	; 0x34
  400926:	46bd      	mov	sp, r7
  400928:	f85d 7b04 	ldr.w	r7, [sp], #4
  40092c:	4770      	bx	lr
  40092e:	bf00      	nop
  400930:	00200707 	.word	0x00200707

00400934 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  400934:	b480      	push	{r7}
  400936:	b08b      	sub	sp, #44	; 0x2c
  400938:	af00      	add	r7, sp, #0
  40093a:	6078      	str	r0, [r7, #4]
  40093c:	460b      	mov	r3, r1
  40093e:	70fb      	strb	r3, [r7, #3]
  400940:	687b      	ldr	r3, [r7, #4]
  400942:	627b      	str	r3, [r7, #36]	; 0x24
  400944:	78fb      	ldrb	r3, [r7, #3]
  400946:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  40094a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40094c:	61fb      	str	r3, [r7, #28]
  40094e:	69fb      	ldr	r3, [r7, #28]
  400950:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  400952:	69bb      	ldr	r3, [r7, #24]
  400954:	095b      	lsrs	r3, r3, #5
  400956:	617b      	str	r3, [r7, #20]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400958:	697a      	ldr	r2, [r7, #20]
  40095a:	4b10      	ldr	r3, [pc, #64]	; (40099c <ioport_set_pin_level+0x68>)
  40095c:	4413      	add	r3, r2
  40095e:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400960:	613b      	str	r3, [r7, #16]

	if (level) {
  400962:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  400966:	2b00      	cmp	r3, #0
  400968:	d009      	beq.n	40097e <ioport_set_pin_level+0x4a>
  40096a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40096c:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40096e:	68fb      	ldr	r3, [r7, #12]
  400970:	f003 031f 	and.w	r3, r3, #31
  400974:	2201      	movs	r2, #1
  400976:	409a      	lsls	r2, r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400978:	693b      	ldr	r3, [r7, #16]
  40097a:	631a      	str	r2, [r3, #48]	; 0x30
  40097c:	e008      	b.n	400990 <ioport_set_pin_level+0x5c>
  40097e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400980:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400982:	68bb      	ldr	r3, [r7, #8]
  400984:	f003 031f 	and.w	r3, r3, #31
  400988:	2201      	movs	r2, #1
  40098a:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40098c:	693b      	ldr	r3, [r7, #16]
  40098e:	635a      	str	r2, [r3, #52]	; 0x34
	arch_ioport_set_pin_level(pin, level);
}
  400990:	372c      	adds	r7, #44	; 0x2c
  400992:	46bd      	mov	sp, r7
  400994:	f85d 7b04 	ldr.w	r7, [sp], #4
  400998:	4770      	bx	lr
  40099a:	bf00      	nop
  40099c:	00200707 	.word	0x00200707

004009a0 <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  4009a0:	b480      	push	{r7}
  4009a2:	b08d      	sub	sp, #52	; 0x34
  4009a4:	af00      	add	r7, sp, #0
  4009a6:	6078      	str	r0, [r7, #4]
  4009a8:	460b      	mov	r3, r1
  4009aa:	70fb      	strb	r3, [r7, #3]
  4009ac:	687b      	ldr	r3, [r7, #4]
  4009ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  4009b0:	78fb      	ldrb	r3, [r7, #3]
  4009b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  4009b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4009b8:	627b      	str	r3, [r7, #36]	; 0x24
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  4009ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4009bc:	095a      	lsrs	r2, r3, #5
  4009be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4009c0:	623b      	str	r3, [r7, #32]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4009c2:	6a3b      	ldr	r3, [r7, #32]
  4009c4:	f003 031f 	and.w	r3, r3, #31
  4009c8:	2101      	movs	r1, #1
  4009ca:	fa01 f303 	lsl.w	r3, r1, r3
  4009ce:	61fa      	str	r2, [r7, #28]
  4009d0:	61bb      	str	r3, [r7, #24]
  4009d2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4009d6:	75fb      	strb	r3, [r7, #23]
  4009d8:	69fb      	ldr	r3, [r7, #28]
  4009da:	613b      	str	r3, [r7, #16]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4009dc:	693a      	ldr	r2, [r7, #16]
  4009de:	4b22      	ldr	r3, [pc, #136]	; (400a68 <ioport_set_pin_sense_mode+0xc8>)
  4009e0:	4413      	add	r3, r2
  4009e2:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  4009e4:	60fb      	str	r3, [r7, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  4009e6:	7dfb      	ldrb	r3, [r7, #23]
  4009e8:	3b01      	subs	r3, #1
  4009ea:	2b03      	cmp	r3, #3
  4009ec:	d82e      	bhi.n	400a4c <ioport_set_pin_sense_mode+0xac>
  4009ee:	a201      	add	r2, pc, #4	; (adr r2, 4009f4 <ioport_set_pin_sense_mode+0x54>)
  4009f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4009f4:	00400a29 	.word	0x00400a29
  4009f8:	00400a3b 	.word	0x00400a3b
  4009fc:	00400a05 	.word	0x00400a05
  400a00:	00400a17 	.word	0x00400a17
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  400a04:	68fb      	ldr	r3, [r7, #12]
  400a06:	69ba      	ldr	r2, [r7, #24]
  400a08:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  400a0c:	68fb      	ldr	r3, [r7, #12]
  400a0e:	69ba      	ldr	r2, [r7, #24]
  400a10:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  400a14:	e01f      	b.n	400a56 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  400a16:	68fb      	ldr	r3, [r7, #12]
  400a18:	69ba      	ldr	r2, [r7, #24]
  400a1a:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  400a1e:	68fb      	ldr	r3, [r7, #12]
  400a20:	69ba      	ldr	r2, [r7, #24]
  400a22:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400a26:	e016      	b.n	400a56 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  400a28:	68fb      	ldr	r3, [r7, #12]
  400a2a:	69ba      	ldr	r2, [r7, #24]
  400a2c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  400a30:	68fb      	ldr	r3, [r7, #12]
  400a32:	69ba      	ldr	r2, [r7, #24]
  400a34:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  400a38:	e00d      	b.n	400a56 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400a3a:	68fb      	ldr	r3, [r7, #12]
  400a3c:	69ba      	ldr	r2, [r7, #24]
  400a3e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400a42:	68fb      	ldr	r3, [r7, #12]
  400a44:	69ba      	ldr	r2, [r7, #24]
  400a46:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400a4a:	e004      	b.n	400a56 <ioport_set_pin_sense_mode+0xb6>
		break;
	default:
		base->PIO_AIMDR = mask;
  400a4c:	68fb      	ldr	r3, [r7, #12]
  400a4e:	69ba      	ldr	r2, [r7, #24]
  400a50:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
  400a54:	e003      	b.n	400a5e <ioport_set_pin_sense_mode+0xbe>
		return;
	}
	base->PIO_AIMER = mask;
  400a56:	68fb      	ldr	r3, [r7, #12]
  400a58:	69ba      	ldr	r2, [r7, #24]
  400a5a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  400a5e:	3734      	adds	r7, #52	; 0x34
  400a60:	46bd      	mov	sp, r7
  400a62:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a66:	4770      	bx	lr
  400a68:	00200707 	.word	0x00200707

00400a6c <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400a6c:	b580      	push	{r7, lr}
  400a6e:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400a70:	4b24      	ldr	r3, [pc, #144]	; (400b04 <board_init+0x98>)
  400a72:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400a76:	605a      	str	r2, [r3, #4]
#endif

	/* Initialize IOPORTs */
	ioport_init();
  400a78:	4b23      	ldr	r3, [pc, #140]	; (400b08 <board_init+0x9c>)
  400a7a:	4798      	blx	r3

	/* Configure the pins connected to LED as output and set their
	 * default initial state to high (LED off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  400a7c:	2050      	movs	r0, #80	; 0x50
  400a7e:	2101      	movs	r1, #1
  400a80:	4b22      	ldr	r3, [pc, #136]	; (400b0c <board_init+0xa0>)
  400a82:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  400a84:	2050      	movs	r0, #80	; 0x50
  400a86:	2101      	movs	r1, #1
  400a88:	4b21      	ldr	r3, [pc, #132]	; (400b10 <board_init+0xa4>)
  400a8a:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  400a8c:	200b      	movs	r0, #11
  400a8e:	2100      	movs	r1, #0
  400a90:	4b1e      	ldr	r3, [pc, #120]	; (400b0c <board_init+0xa0>)
  400a92:	4798      	blx	r3
  400a94:	200b      	movs	r0, #11
  400a96:	2188      	movs	r1, #136	; 0x88
  400a98:	4b1e      	ldr	r3, [pc, #120]	; (400b14 <board_init+0xa8>)
  400a9a:	4798      	blx	r3
  400a9c:	200b      	movs	r0, #11
  400a9e:	2102      	movs	r1, #2
  400aa0:	4b1d      	ldr	r3, [pc, #116]	; (400b18 <board_init+0xac>)
  400aa2:	4798      	blx	r3
//jsi 7feb16 following defines are from the DMA-UART example project for the SAM4E
#define PINS_UART0_PORT		IOPORT_PIOA
#define PINS_UART0			(PIO_PA9A_URXD0 | PIO_PA10A_UTXD0)
#define PINS_UART0_FLAGS	IOPORT_MODE_MUX_A

	ioport_set_port_peripheral_mode(PINS_UART0_PORT, PINS_UART0, PINS_UART0_FLAGS); //jsi 6feb16 was USART1
  400aa4:	2000      	movs	r0, #0
  400aa6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400aaa:	2200      	movs	r2, #0
  400aac:	4b1b      	ldr	r3, [pc, #108]	; (400b1c <board_init+0xb0>)
  400aae:	4798      	blx	r3
  400ab0:	2000      	movs	r0, #0
  400ab2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400ab6:	4b1a      	ldr	r3, [pc, #104]	; (400b20 <board_init+0xb4>)
  400ab8:	4798      	blx	r3

#endif

#define CONF_BOARD_TWIHS0 //jsi 7feb16
#ifdef CONF_BOARD_TWIHS0
	ioport_set_pin_peripheral_mode(TWIHS0_DATA_GPIO, TWIHS0_DATA_FLAGS);
  400aba:	2003      	movs	r0, #3
  400abc:	2100      	movs	r1, #0
  400abe:	4b15      	ldr	r3, [pc, #84]	; (400b14 <board_init+0xa8>)
  400ac0:	4798      	blx	r3
  400ac2:	2003      	movs	r0, #3
  400ac4:	4b17      	ldr	r3, [pc, #92]	; (400b24 <board_init+0xb8>)
  400ac6:	4798      	blx	r3
	ioport_set_pin_peripheral_mode(TWIHS0_CLK_GPIO, TWIHS0_CLK_FLAGS);
  400ac8:	2004      	movs	r0, #4
  400aca:	2100      	movs	r1, #0
  400acc:	4b11      	ldr	r3, [pc, #68]	; (400b14 <board_init+0xa8>)
  400ace:	4798      	blx	r3
  400ad0:	2004      	movs	r0, #4
  400ad2:	4b14      	ldr	r3, [pc, #80]	; (400b24 <board_init+0xb8>)
  400ad4:	4798      	blx	r3
#endif


#ifdef CONF_BOARD_USART_RXD
	/* Configure USART RXD pin */
	ioport_set_pin_peripheral_mode(USART0_RXD_GPIO, USART0_RXD_FLAGS);
  400ad6:	2020      	movs	r0, #32
  400ad8:	2102      	movs	r1, #2
  400ada:	4b0e      	ldr	r3, [pc, #56]	; (400b14 <board_init+0xa8>)
  400adc:	4798      	blx	r3
  400ade:	2020      	movs	r0, #32
  400ae0:	4b10      	ldr	r3, [pc, #64]	; (400b24 <board_init+0xb8>)
  400ae2:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_USART_TXD
	/* Configure USART TXD pin */
	ioport_set_pin_peripheral_mode(USART0_TXD_GPIO, USART0_TXD_FLAGS);
  400ae4:	2021      	movs	r0, #33	; 0x21
  400ae6:	2102      	movs	r1, #2
  400ae8:	4b0a      	ldr	r3, [pc, #40]	; (400b14 <board_init+0xa8>)
  400aea:	4798      	blx	r3
  400aec:	2021      	movs	r0, #33	; 0x21
  400aee:	4b0d      	ldr	r3, [pc, #52]	; (400b24 <board_init+0xb8>)
  400af0:	4798      	blx	r3
	ioport_set_pin_peripheral_mode(PIN_USART0_CTS_IDX,PIN_USART0_CTS_FLAGS);
#endif

#ifdef CONF_BOARD_USART_RTS
	/* Configure USART RTS pin */
	ioport_set_pin_peripheral_mode(PIN_USART0_RTS_IDX, PIN_USART0_RTS_FLAGS);
  400af2:	2023      	movs	r0, #35	; 0x23
  400af4:	2102      	movs	r1, #2
  400af6:	4b07      	ldr	r3, [pc, #28]	; (400b14 <board_init+0xa8>)
  400af8:	4798      	blx	r3
  400afa:	2023      	movs	r0, #35	; 0x23
  400afc:	4b09      	ldr	r3, [pc, #36]	; (400b24 <board_init+0xb8>)
  400afe:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_CONFIG_MPU_AT_INIT
	_setup_memory_region();
#endif
}
  400b00:	bd80      	pop	{r7, pc}
  400b02:	bf00      	nop
  400b04:	400e1850 	.word	0x400e1850
  400b08:	004005ed 	.word	0x004005ed
  400b0c:	004008ad 	.word	0x004008ad
  400b10:	00400935 	.word	0x00400935
  400b14:	00400791 	.word	0x00400791
  400b18:	004009a1 	.word	0x004009a1
  400b1c:	00400691 	.word	0x00400691
  400b20:	0040065d 	.word	0x0040065d
  400b24:	00400615 	.word	0x00400615

00400b28 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  400b28:	b480      	push	{r7}
  400b2a:	b083      	sub	sp, #12
  400b2c:	af00      	add	r7, sp, #0
  400b2e:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  400b30:	687b      	ldr	r3, [r7, #4]
  400b32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  400b34:	4618      	mov	r0, r3
  400b36:	370c      	adds	r7, #12
  400b38:	46bd      	mov	sp, r7
  400b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b3e:	4770      	bx	lr

00400b40 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  400b40:	b480      	push	{r7}
  400b42:	b083      	sub	sp, #12
  400b44:	af00      	add	r7, sp, #0
  400b46:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  400b48:	687b      	ldr	r3, [r7, #4]
  400b4a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  400b4c:	4618      	mov	r0, r3
  400b4e:	370c      	adds	r7, #12
  400b50:	46bd      	mov	sp, r7
  400b52:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b56:	4770      	bx	lr

00400b58 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400b58:	b580      	push	{r7, lr}
  400b5a:	b084      	sub	sp, #16
  400b5c:	af00      	add	r7, sp, #0
  400b5e:	6078      	str	r0, [r7, #4]
  400b60:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400b62:	6878      	ldr	r0, [r7, #4]
  400b64:	4b24      	ldr	r3, [pc, #144]	; (400bf8 <pio_handler_process+0xa0>)
  400b66:	4798      	blx	r3
  400b68:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  400b6a:	6878      	ldr	r0, [r7, #4]
  400b6c:	4b23      	ldr	r3, [pc, #140]	; (400bfc <pio_handler_process+0xa4>)
  400b6e:	4798      	blx	r3
  400b70:	4602      	mov	r2, r0
  400b72:	68fb      	ldr	r3, [r7, #12]
  400b74:	4013      	ands	r3, r2
  400b76:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  400b78:	68fb      	ldr	r3, [r7, #12]
  400b7a:	2b00      	cmp	r3, #0
  400b7c:	d038      	beq.n	400bf0 <pio_handler_process+0x98>
		/* Find triggering source */
		i = 0;
  400b7e:	2300      	movs	r3, #0
  400b80:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  400b82:	e032      	b.n	400bea <pio_handler_process+0x92>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400b84:	4a1e      	ldr	r2, [pc, #120]	; (400c00 <pio_handler_process+0xa8>)
  400b86:	68bb      	ldr	r3, [r7, #8]
  400b88:	011b      	lsls	r3, r3, #4
  400b8a:	4413      	add	r3, r2
  400b8c:	681a      	ldr	r2, [r3, #0]
  400b8e:	683b      	ldr	r3, [r7, #0]
  400b90:	429a      	cmp	r2, r3
  400b92:	d123      	bne.n	400bdc <pio_handler_process+0x84>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400b94:	4a1a      	ldr	r2, [pc, #104]	; (400c00 <pio_handler_process+0xa8>)
  400b96:	68bb      	ldr	r3, [r7, #8]
  400b98:	011b      	lsls	r3, r3, #4
  400b9a:	4413      	add	r3, r2
  400b9c:	685a      	ldr	r2, [r3, #4]
  400b9e:	68fb      	ldr	r3, [r7, #12]
  400ba0:	4013      	ands	r3, r2
  400ba2:	2b00      	cmp	r3, #0
  400ba4:	d01a      	beq.n	400bdc <pio_handler_process+0x84>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400ba6:	4a16      	ldr	r2, [pc, #88]	; (400c00 <pio_handler_process+0xa8>)
  400ba8:	68bb      	ldr	r3, [r7, #8]
  400baa:	011b      	lsls	r3, r3, #4
  400bac:	4413      	add	r3, r2
  400bae:	3308      	adds	r3, #8
  400bb0:	685b      	ldr	r3, [r3, #4]
  400bb2:	4913      	ldr	r1, [pc, #76]	; (400c00 <pio_handler_process+0xa8>)
  400bb4:	68ba      	ldr	r2, [r7, #8]
  400bb6:	0112      	lsls	r2, r2, #4
  400bb8:	440a      	add	r2, r1
  400bba:	6810      	ldr	r0, [r2, #0]
  400bbc:	4910      	ldr	r1, [pc, #64]	; (400c00 <pio_handler_process+0xa8>)
  400bbe:	68ba      	ldr	r2, [r7, #8]
  400bc0:	0112      	lsls	r2, r2, #4
  400bc2:	440a      	add	r2, r1
  400bc4:	6852      	ldr	r2, [r2, #4]
  400bc6:	4611      	mov	r1, r2
  400bc8:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400bca:	4a0d      	ldr	r2, [pc, #52]	; (400c00 <pio_handler_process+0xa8>)
  400bcc:	68bb      	ldr	r3, [r7, #8]
  400bce:	011b      	lsls	r3, r3, #4
  400bd0:	4413      	add	r3, r2
  400bd2:	685b      	ldr	r3, [r3, #4]
  400bd4:	43db      	mvns	r3, r3
  400bd6:	68fa      	ldr	r2, [r7, #12]
  400bd8:	4013      	ands	r3, r2
  400bda:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  400bdc:	68bb      	ldr	r3, [r7, #8]
  400bde:	3301      	adds	r3, #1
  400be0:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  400be2:	68bb      	ldr	r3, [r7, #8]
  400be4:	2b06      	cmp	r3, #6
  400be6:	d900      	bls.n	400bea <pio_handler_process+0x92>
				break;
  400be8:	e002      	b.n	400bf0 <pio_handler_process+0x98>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  400bea:	68fb      	ldr	r3, [r7, #12]
  400bec:	2b00      	cmp	r3, #0
  400bee:	d1c9      	bne.n	400b84 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  400bf0:	3710      	adds	r7, #16
  400bf2:	46bd      	mov	sp, r7
  400bf4:	bd80      	pop	{r7, pc}
  400bf6:	bf00      	nop
  400bf8:	00400b29 	.word	0x00400b29
  400bfc:	00400b41 	.word	0x00400b41
  400c00:	204008d8 	.word	0x204008d8

00400c04 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400c04:	b580      	push	{r7, lr}
  400c06:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  400c08:	4802      	ldr	r0, [pc, #8]	; (400c14 <PIOA_Handler+0x10>)
  400c0a:	210a      	movs	r1, #10
  400c0c:	4b02      	ldr	r3, [pc, #8]	; (400c18 <PIOA_Handler+0x14>)
  400c0e:	4798      	blx	r3
}
  400c10:	bd80      	pop	{r7, pc}
  400c12:	bf00      	nop
  400c14:	400e0e00 	.word	0x400e0e00
  400c18:	00400b59 	.word	0x00400b59

00400c1c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400c1c:	b580      	push	{r7, lr}
  400c1e:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  400c20:	4802      	ldr	r0, [pc, #8]	; (400c2c <PIOB_Handler+0x10>)
  400c22:	210b      	movs	r1, #11
  400c24:	4b02      	ldr	r3, [pc, #8]	; (400c30 <PIOB_Handler+0x14>)
  400c26:	4798      	blx	r3
}
  400c28:	bd80      	pop	{r7, pc}
  400c2a:	bf00      	nop
  400c2c:	400e1000 	.word	0x400e1000
  400c30:	00400b59 	.word	0x00400b59

00400c34 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400c34:	b580      	push	{r7, lr}
  400c36:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  400c38:	4802      	ldr	r0, [pc, #8]	; (400c44 <PIOC_Handler+0x10>)
  400c3a:	210c      	movs	r1, #12
  400c3c:	4b02      	ldr	r3, [pc, #8]	; (400c48 <PIOC_Handler+0x14>)
  400c3e:	4798      	blx	r3
}
  400c40:	bd80      	pop	{r7, pc}
  400c42:	bf00      	nop
  400c44:	400e1200 	.word	0x400e1200
  400c48:	00400b59 	.word	0x00400b59

00400c4c <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400c4c:	b580      	push	{r7, lr}
  400c4e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  400c50:	4802      	ldr	r0, [pc, #8]	; (400c5c <PIOD_Handler+0x10>)
  400c52:	2110      	movs	r1, #16
  400c54:	4b02      	ldr	r3, [pc, #8]	; (400c60 <PIOD_Handler+0x14>)
  400c56:	4798      	blx	r3
}
  400c58:	bd80      	pop	{r7, pc}
  400c5a:	bf00      	nop
  400c5c:	400e1400 	.word	0x400e1400
  400c60:	00400b59 	.word	0x00400b59

00400c64 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400c64:	b580      	push	{r7, lr}
  400c66:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  400c68:	4802      	ldr	r0, [pc, #8]	; (400c74 <PIOE_Handler+0x10>)
  400c6a:	2111      	movs	r1, #17
  400c6c:	4b02      	ldr	r3, [pc, #8]	; (400c78 <PIOE_Handler+0x14>)
  400c6e:	4798      	blx	r3
}
  400c70:	bd80      	pop	{r7, pc}
  400c72:	bf00      	nop
  400c74:	400e1600 	.word	0x400e1600
  400c78:	00400b59 	.word	0x00400b59

00400c7c <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  400c7c:	b480      	push	{r7}
  400c7e:	b083      	sub	sp, #12
  400c80:	af00      	add	r7, sp, #0
  400c82:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  400c84:	687b      	ldr	r3, [r7, #4]
  400c86:	3b01      	subs	r3, #1
  400c88:	2b03      	cmp	r3, #3
  400c8a:	d81a      	bhi.n	400cc2 <pmc_mck_set_division+0x46>
  400c8c:	a201      	add	r2, pc, #4	; (adr r2, 400c94 <pmc_mck_set_division+0x18>)
  400c8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400c92:	bf00      	nop
  400c94:	00400ca5 	.word	0x00400ca5
  400c98:	00400cab 	.word	0x00400cab
  400c9c:	00400cb3 	.word	0x00400cb3
  400ca0:	00400cbb 	.word	0x00400cbb
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400ca4:	2300      	movs	r3, #0
  400ca6:	607b      	str	r3, [r7, #4]
			break;
  400ca8:	e00e      	b.n	400cc8 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  400caa:	f44f 7380 	mov.w	r3, #256	; 0x100
  400cae:	607b      	str	r3, [r7, #4]
			break;
  400cb0:	e00a      	b.n	400cc8 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400cb2:	f44f 7340 	mov.w	r3, #768	; 0x300
  400cb6:	607b      	str	r3, [r7, #4]
			break;
  400cb8:	e006      	b.n	400cc8 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400cba:	f44f 7300 	mov.w	r3, #512	; 0x200
  400cbe:	607b      	str	r3, [r7, #4]
			break;
  400cc0:	e002      	b.n	400cc8 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400cc2:	2300      	movs	r3, #0
  400cc4:	607b      	str	r3, [r7, #4]
			break;
  400cc6:	bf00      	nop
	}
	PMC->PMC_MCKR =
  400cc8:	4909      	ldr	r1, [pc, #36]	; (400cf0 <pmc_mck_set_division+0x74>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400cca:	4b09      	ldr	r3, [pc, #36]	; (400cf0 <pmc_mck_set_division+0x74>)
  400ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400cce:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  400cd2:	687b      	ldr	r3, [r7, #4]
  400cd4:	4313      	orrs	r3, r2
			break;
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
  400cd6:	630b      	str	r3, [r1, #48]	; 0x30
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400cd8:	bf00      	nop
  400cda:	4b05      	ldr	r3, [pc, #20]	; (400cf0 <pmc_mck_set_division+0x74>)
  400cdc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400cde:	f003 0308 	and.w	r3, r3, #8
  400ce2:	2b00      	cmp	r3, #0
  400ce4:	d0f9      	beq.n	400cda <pmc_mck_set_division+0x5e>
}
  400ce6:	370c      	adds	r7, #12
  400ce8:	46bd      	mov	sp, r7
  400cea:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cee:	4770      	bx	lr
  400cf0:	400e0600 	.word	0x400e0600

00400cf4 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  400cf4:	b480      	push	{r7}
  400cf6:	b085      	sub	sp, #20
  400cf8:	af00      	add	r7, sp, #0
  400cfa:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400cfc:	491d      	ldr	r1, [pc, #116]	; (400d74 <pmc_switch_mck_to_pllack+0x80>)
  400cfe:	4b1d      	ldr	r3, [pc, #116]	; (400d74 <pmc_switch_mck_to_pllack+0x80>)
  400d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400d02:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  400d06:	687b      	ldr	r3, [r7, #4]
  400d08:	4313      	orrs	r3, r2
  400d0a:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400d0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400d10:	60fb      	str	r3, [r7, #12]
  400d12:	e007      	b.n	400d24 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400d14:	68fb      	ldr	r3, [r7, #12]
  400d16:	2b00      	cmp	r3, #0
  400d18:	d101      	bne.n	400d1e <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  400d1a:	2301      	movs	r3, #1
  400d1c:	e023      	b.n	400d66 <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  400d1e:	68fb      	ldr	r3, [r7, #12]
  400d20:	3b01      	subs	r3, #1
  400d22:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400d24:	4b13      	ldr	r3, [pc, #76]	; (400d74 <pmc_switch_mck_to_pllack+0x80>)
  400d26:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d28:	f003 0308 	and.w	r3, r3, #8
  400d2c:	2b00      	cmp	r3, #0
  400d2e:	d0f1      	beq.n	400d14 <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400d30:	4a10      	ldr	r2, [pc, #64]	; (400d74 <pmc_switch_mck_to_pllack+0x80>)
  400d32:	4b10      	ldr	r3, [pc, #64]	; (400d74 <pmc_switch_mck_to_pllack+0x80>)
  400d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400d36:	f023 0303 	bic.w	r3, r3, #3
  400d3a:	f043 0302 	orr.w	r3, r3, #2
  400d3e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400d40:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400d44:	60fb      	str	r3, [r7, #12]
  400d46:	e007      	b.n	400d58 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400d48:	68fb      	ldr	r3, [r7, #12]
  400d4a:	2b00      	cmp	r3, #0
  400d4c:	d101      	bne.n	400d52 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  400d4e:	2301      	movs	r3, #1
  400d50:	e009      	b.n	400d66 <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  400d52:	68fb      	ldr	r3, [r7, #12]
  400d54:	3b01      	subs	r3, #1
  400d56:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400d58:	4b06      	ldr	r3, [pc, #24]	; (400d74 <pmc_switch_mck_to_pllack+0x80>)
  400d5a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d5c:	f003 0308 	and.w	r3, r3, #8
  400d60:	2b00      	cmp	r3, #0
  400d62:	d0f1      	beq.n	400d48 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  400d64:	2300      	movs	r3, #0
}
  400d66:	4618      	mov	r0, r3
  400d68:	3714      	adds	r7, #20
  400d6a:	46bd      	mov	sp, r7
  400d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d70:	4770      	bx	lr
  400d72:	bf00      	nop
  400d74:	400e0600 	.word	0x400e0600

00400d78 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  400d78:	b480      	push	{r7}
  400d7a:	b083      	sub	sp, #12
  400d7c:	af00      	add	r7, sp, #0
  400d7e:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  400d80:	687b      	ldr	r3, [r7, #4]
  400d82:	2b01      	cmp	r3, #1
  400d84:	d105      	bne.n	400d92 <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  400d86:	4907      	ldr	r1, [pc, #28]	; (400da4 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400d88:	4b06      	ldr	r3, [pc, #24]	; (400da4 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400d8a:	689a      	ldr	r2, [r3, #8]
  400d8c:	4b06      	ldr	r3, [pc, #24]	; (400da8 <pmc_switch_sclk_to_32kxtal+0x30>)
  400d8e:	4313      	orrs	r3, r2
  400d90:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  400d92:	4b04      	ldr	r3, [pc, #16]	; (400da4 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400d94:	4a05      	ldr	r2, [pc, #20]	; (400dac <pmc_switch_sclk_to_32kxtal+0x34>)
  400d96:	601a      	str	r2, [r3, #0]
}
  400d98:	370c      	adds	r7, #12
  400d9a:	46bd      	mov	sp, r7
  400d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400da0:	4770      	bx	lr
  400da2:	bf00      	nop
  400da4:	400e1810 	.word	0x400e1810
  400da8:	a5100000 	.word	0xa5100000
  400dac:	a5000008 	.word	0xa5000008

00400db0 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  400db0:	b480      	push	{r7}
  400db2:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  400db4:	4b09      	ldr	r3, [pc, #36]	; (400ddc <pmc_osc_is_ready_32kxtal+0x2c>)
  400db6:	695b      	ldr	r3, [r3, #20]
  400db8:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  400dbc:	2b00      	cmp	r3, #0
  400dbe:	d007      	beq.n	400dd0 <pmc_osc_is_ready_32kxtal+0x20>
  400dc0:	4b07      	ldr	r3, [pc, #28]	; (400de0 <pmc_osc_is_ready_32kxtal+0x30>)
  400dc2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400dc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400dc8:	2b00      	cmp	r3, #0
  400dca:	d001      	beq.n	400dd0 <pmc_osc_is_ready_32kxtal+0x20>
  400dcc:	2301      	movs	r3, #1
  400dce:	e000      	b.n	400dd2 <pmc_osc_is_ready_32kxtal+0x22>
  400dd0:	2300      	movs	r3, #0
}
  400dd2:	4618      	mov	r0, r3
  400dd4:	46bd      	mov	sp, r7
  400dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
  400dda:	4770      	bx	lr
  400ddc:	400e1810 	.word	0x400e1810
  400de0:	400e0600 	.word	0x400e0600

00400de4 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  400de4:	b480      	push	{r7}
  400de6:	b083      	sub	sp, #12
  400de8:	af00      	add	r7, sp, #0
  400dea:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  400dec:	4915      	ldr	r1, [pc, #84]	; (400e44 <pmc_switch_mainck_to_fastrc+0x60>)
  400dee:	4b15      	ldr	r3, [pc, #84]	; (400e44 <pmc_switch_mainck_to_fastrc+0x60>)
  400df0:	6a1a      	ldr	r2, [r3, #32]
  400df2:	4b15      	ldr	r3, [pc, #84]	; (400e48 <pmc_switch_mainck_to_fastrc+0x64>)
  400df4:	4313      	orrs	r3, r2
  400df6:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400df8:	bf00      	nop
  400dfa:	4b12      	ldr	r3, [pc, #72]	; (400e44 <pmc_switch_mainck_to_fastrc+0x60>)
  400dfc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400dfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400e02:	2b00      	cmp	r3, #0
  400e04:	d0f9      	beq.n	400dfa <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400e06:	490f      	ldr	r1, [pc, #60]	; (400e44 <pmc_switch_mainck_to_fastrc+0x60>)
  400e08:	4b0e      	ldr	r3, [pc, #56]	; (400e44 <pmc_switch_mainck_to_fastrc+0x60>)
  400e0a:	6a1a      	ldr	r2, [r3, #32]
  400e0c:	4b0f      	ldr	r3, [pc, #60]	; (400e4c <pmc_switch_mainck_to_fastrc+0x68>)
  400e0e:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  400e10:	687a      	ldr	r2, [r7, #4]
  400e12:	4313      	orrs	r3, r2
  400e14:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400e18:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400e1a:	bf00      	nop
  400e1c:	4b09      	ldr	r3, [pc, #36]	; (400e44 <pmc_switch_mainck_to_fastrc+0x60>)
  400e1e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400e20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400e24:	2b00      	cmp	r3, #0
  400e26:	d0f9      	beq.n	400e1c <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400e28:	4906      	ldr	r1, [pc, #24]	; (400e44 <pmc_switch_mainck_to_fastrc+0x60>)
  400e2a:	4b06      	ldr	r3, [pc, #24]	; (400e44 <pmc_switch_mainck_to_fastrc+0x60>)
  400e2c:	6a1a      	ldr	r2, [r3, #32]
  400e2e:	4b08      	ldr	r3, [pc, #32]	; (400e50 <pmc_switch_mainck_to_fastrc+0x6c>)
  400e30:	4013      	ands	r3, r2
  400e32:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400e36:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  400e38:	370c      	adds	r7, #12
  400e3a:	46bd      	mov	sp, r7
  400e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e40:	4770      	bx	lr
  400e42:	bf00      	nop
  400e44:	400e0600 	.word	0x400e0600
  400e48:	00370008 	.word	0x00370008
  400e4c:	ffc8ff8f 	.word	0xffc8ff8f
  400e50:	fec8ffff 	.word	0xfec8ffff

00400e54 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  400e54:	b480      	push	{r7}
  400e56:	b083      	sub	sp, #12
  400e58:	af00      	add	r7, sp, #0
  400e5a:	6078      	str	r0, [r7, #4]
  400e5c:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400e5e:	687b      	ldr	r3, [r7, #4]
  400e60:	2b00      	cmp	r3, #0
  400e62:	d008      	beq.n	400e76 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400e64:	4913      	ldr	r1, [pc, #76]	; (400eb4 <pmc_switch_mainck_to_xtal+0x60>)
  400e66:	4b13      	ldr	r3, [pc, #76]	; (400eb4 <pmc_switch_mainck_to_xtal+0x60>)
  400e68:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400e6a:	4a13      	ldr	r2, [pc, #76]	; (400eb8 <pmc_switch_mainck_to_xtal+0x64>)
  400e6c:	401a      	ands	r2, r3
  400e6e:	4b13      	ldr	r3, [pc, #76]	; (400ebc <pmc_switch_mainck_to_xtal+0x68>)
  400e70:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400e72:	620b      	str	r3, [r1, #32]
  400e74:	e018      	b.n	400ea8 <pmc_switch_mainck_to_xtal+0x54>
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400e76:	490f      	ldr	r1, [pc, #60]	; (400eb4 <pmc_switch_mainck_to_xtal+0x60>)
  400e78:	4b0e      	ldr	r3, [pc, #56]	; (400eb4 <pmc_switch_mainck_to_xtal+0x60>)
  400e7a:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400e7c:	4b10      	ldr	r3, [pc, #64]	; (400ec0 <pmc_switch_mainck_to_xtal+0x6c>)
  400e7e:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400e80:	683a      	ldr	r2, [r7, #0]
  400e82:	0212      	lsls	r2, r2, #8
  400e84:	b292      	uxth	r2, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400e86:	431a      	orrs	r2, r3
  400e88:	4b0e      	ldr	r3, [pc, #56]	; (400ec4 <pmc_switch_mainck_to_xtal+0x70>)
  400e8a:	4313      	orrs	r3, r2
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400e8c:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400e8e:	bf00      	nop
  400e90:	4b08      	ldr	r3, [pc, #32]	; (400eb4 <pmc_switch_mainck_to_xtal+0x60>)
  400e92:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400e94:	f003 0301 	and.w	r3, r3, #1
  400e98:	2b00      	cmp	r3, #0
  400e9a:	d0f9      	beq.n	400e90 <pmc_switch_mainck_to_xtal+0x3c>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400e9c:	4905      	ldr	r1, [pc, #20]	; (400eb4 <pmc_switch_mainck_to_xtal+0x60>)
  400e9e:	4b05      	ldr	r3, [pc, #20]	; (400eb4 <pmc_switch_mainck_to_xtal+0x60>)
  400ea0:	6a1a      	ldr	r2, [r3, #32]
  400ea2:	4b09      	ldr	r3, [pc, #36]	; (400ec8 <pmc_switch_mainck_to_xtal+0x74>)
  400ea4:	4313      	orrs	r3, r2
  400ea6:	620b      	str	r3, [r1, #32]
	}
}
  400ea8:	370c      	adds	r7, #12
  400eaa:	46bd      	mov	sp, r7
  400eac:	f85d 7b04 	ldr.w	r7, [sp], #4
  400eb0:	4770      	bx	lr
  400eb2:	bf00      	nop
  400eb4:	400e0600 	.word	0x400e0600
  400eb8:	fec8fffc 	.word	0xfec8fffc
  400ebc:	01370002 	.word	0x01370002
  400ec0:	ffc8fffc 	.word	0xffc8fffc
  400ec4:	00370001 	.word	0x00370001
  400ec8:	01370000 	.word	0x01370000

00400ecc <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  400ecc:	b480      	push	{r7}
  400ece:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400ed0:	4b04      	ldr	r3, [pc, #16]	; (400ee4 <pmc_osc_is_ready_mainck+0x18>)
  400ed2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ed4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  400ed8:	4618      	mov	r0, r3
  400eda:	46bd      	mov	sp, r7
  400edc:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ee0:	4770      	bx	lr
  400ee2:	bf00      	nop
  400ee4:	400e0600 	.word	0x400e0600

00400ee8 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  400ee8:	b480      	push	{r7}
  400eea:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400eec:	4b03      	ldr	r3, [pc, #12]	; (400efc <pmc_disable_pllack+0x14>)
  400eee:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400ef2:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  400ef4:	46bd      	mov	sp, r7
  400ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
  400efa:	4770      	bx	lr
  400efc:	400e0600 	.word	0x400e0600

00400f00 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  400f00:	b480      	push	{r7}
  400f02:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400f04:	4b04      	ldr	r3, [pc, #16]	; (400f18 <pmc_is_locked_pllack+0x18>)
  400f06:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400f08:	f003 0302 	and.w	r3, r3, #2
}
  400f0c:	4618      	mov	r0, r3
  400f0e:	46bd      	mov	sp, r7
  400f10:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f14:	4770      	bx	lr
  400f16:	bf00      	nop
  400f18:	400e0600 	.word	0x400e0600

00400f1c <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  400f1c:	b480      	push	{r7}
  400f1e:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  400f20:	4b04      	ldr	r3, [pc, #16]	; (400f34 <pmc_is_locked_upll+0x18>)
  400f22:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400f24:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  400f28:	4618      	mov	r0, r3
  400f2a:	46bd      	mov	sp, r7
  400f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f30:	4770      	bx	lr
  400f32:	bf00      	nop
  400f34:	400e0600 	.word	0x400e0600

00400f38 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  400f38:	b480      	push	{r7}
  400f3a:	b083      	sub	sp, #12
  400f3c:	af00      	add	r7, sp, #0
  400f3e:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  400f40:	687b      	ldr	r3, [r7, #4]
  400f42:	2b3f      	cmp	r3, #63	; 0x3f
  400f44:	d901      	bls.n	400f4a <pmc_enable_periph_clk+0x12>
		return 1;
  400f46:	2301      	movs	r3, #1
  400f48:	e02f      	b.n	400faa <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  400f4a:	687b      	ldr	r3, [r7, #4]
  400f4c:	2b1f      	cmp	r3, #31
  400f4e:	d813      	bhi.n	400f78 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400f50:	4b19      	ldr	r3, [pc, #100]	; (400fb8 <pmc_enable_periph_clk+0x80>)
  400f52:	699a      	ldr	r2, [r3, #24]
  400f54:	687b      	ldr	r3, [r7, #4]
  400f56:	2101      	movs	r1, #1
  400f58:	fa01 f303 	lsl.w	r3, r1, r3
  400f5c:	401a      	ands	r2, r3
  400f5e:	687b      	ldr	r3, [r7, #4]
  400f60:	2101      	movs	r1, #1
  400f62:	fa01 f303 	lsl.w	r3, r1, r3
  400f66:	429a      	cmp	r2, r3
  400f68:	d01e      	beq.n	400fa8 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  400f6a:	4a13      	ldr	r2, [pc, #76]	; (400fb8 <pmc_enable_periph_clk+0x80>)
  400f6c:	687b      	ldr	r3, [r7, #4]
  400f6e:	2101      	movs	r1, #1
  400f70:	fa01 f303 	lsl.w	r3, r1, r3
  400f74:	6113      	str	r3, [r2, #16]
  400f76:	e017      	b.n	400fa8 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400f78:	687b      	ldr	r3, [r7, #4]
  400f7a:	3b20      	subs	r3, #32
  400f7c:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400f7e:	4b0e      	ldr	r3, [pc, #56]	; (400fb8 <pmc_enable_periph_clk+0x80>)
  400f80:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400f84:	687b      	ldr	r3, [r7, #4]
  400f86:	2101      	movs	r1, #1
  400f88:	fa01 f303 	lsl.w	r3, r1, r3
  400f8c:	401a      	ands	r2, r3
  400f8e:	687b      	ldr	r3, [r7, #4]
  400f90:	2101      	movs	r1, #1
  400f92:	fa01 f303 	lsl.w	r3, r1, r3
  400f96:	429a      	cmp	r2, r3
  400f98:	d006      	beq.n	400fa8 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  400f9a:	4a07      	ldr	r2, [pc, #28]	; (400fb8 <pmc_enable_periph_clk+0x80>)
  400f9c:	687b      	ldr	r3, [r7, #4]
  400f9e:	2101      	movs	r1, #1
  400fa0:	fa01 f303 	lsl.w	r3, r1, r3
  400fa4:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  400fa8:	2300      	movs	r3, #0
}
  400faa:	4618      	mov	r0, r3
  400fac:	370c      	adds	r7, #12
  400fae:	46bd      	mov	sp, r7
  400fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fb4:	4770      	bx	lr
  400fb6:	bf00      	nop
  400fb8:	400e0600 	.word	0x400e0600

00400fbc <twihs_enable_master_mode>:
 * \brief Enable TWIHS master mode.
 *
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_enable_master_mode(Twihs *p_twihs)
{
  400fbc:	b480      	push	{r7}
  400fbe:	b083      	sub	sp, #12
  400fc0:	af00      	add	r7, sp, #0
  400fc2:	6078      	str	r0, [r7, #4]
	/* Set Master Disable bit and Slave Disable bit */
	p_twihs->TWIHS_CR = TWIHS_CR_MSDIS;
  400fc4:	687b      	ldr	r3, [r7, #4]
  400fc6:	2208      	movs	r2, #8
  400fc8:	601a      	str	r2, [r3, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_SVDIS;
  400fca:	687b      	ldr	r3, [r7, #4]
  400fcc:	2220      	movs	r2, #32
  400fce:	601a      	str	r2, [r3, #0]

	/* Set Master Enable bit */
	p_twihs->TWIHS_CR = TWIHS_CR_MSEN;
  400fd0:	687b      	ldr	r3, [r7, #4]
  400fd2:	2204      	movs	r2, #4
  400fd4:	601a      	str	r2, [r3, #0]
}
  400fd6:	370c      	adds	r7, #12
  400fd8:	46bd      	mov	sp, r7
  400fda:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fde:	4770      	bx	lr

00400fe0 <twihs_master_init>:
 * \param p_opt Options for initializing the TWIHS module (see \ref twihs_options_t).
 *
 * \return TWIHS_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twihs_master_init(Twihs *p_twihs, const twihs_options_t *p_opt)
{
  400fe0:	b580      	push	{r7, lr}
  400fe2:	b084      	sub	sp, #16
  400fe4:	af00      	add	r7, sp, #0
  400fe6:	6078      	str	r0, [r7, #4]
  400fe8:	6039      	str	r1, [r7, #0]
	uint32_t status = TWIHS_SUCCESS;
  400fea:	2300      	movs	r3, #0
  400fec:	60fb      	str	r3, [r7, #12]

	/* Disable TWIHS interrupts */
	p_twihs->TWIHS_IDR = ~0UL;
  400fee:	687b      	ldr	r3, [r7, #4]
  400ff0:	f04f 32ff 	mov.w	r2, #4294967295
  400ff4:	629a      	str	r2, [r3, #40]	; 0x28

	/* Dummy read in status register */
	p_twihs->TWIHS_SR;
  400ff6:	687b      	ldr	r3, [r7, #4]
  400ff8:	6a1b      	ldr	r3, [r3, #32]

	/* Reset TWIHS peripheral */
	twihs_reset(p_twihs);
  400ffa:	6878      	ldr	r0, [r7, #4]
  400ffc:	4b0b      	ldr	r3, [pc, #44]	; (40102c <twihs_master_init+0x4c>)
  400ffe:	4798      	blx	r3

	twihs_enable_master_mode(p_twihs);
  401000:	6878      	ldr	r0, [r7, #4]
  401002:	4b0b      	ldr	r3, [pc, #44]	; (401030 <twihs_master_init+0x50>)
  401004:	4798      	blx	r3

	/* Select the speed */
	if (twihs_set_speed(p_twihs, p_opt->speed, p_opt->master_clk) == FAIL) {
  401006:	683b      	ldr	r3, [r7, #0]
  401008:	685a      	ldr	r2, [r3, #4]
  40100a:	683b      	ldr	r3, [r7, #0]
  40100c:	681b      	ldr	r3, [r3, #0]
  40100e:	6878      	ldr	r0, [r7, #4]
  401010:	4611      	mov	r1, r2
  401012:	461a      	mov	r2, r3
  401014:	4b07      	ldr	r3, [pc, #28]	; (401034 <twihs_master_init+0x54>)
  401016:	4798      	blx	r3
  401018:	4603      	mov	r3, r0
  40101a:	2b01      	cmp	r3, #1
  40101c:	d101      	bne.n	401022 <twihs_master_init+0x42>
		/* The desired speed setting is rejected */
		status = TWIHS_INVALID_ARGUMENT;
  40101e:	2301      	movs	r3, #1
  401020:	60fb      	str	r3, [r7, #12]
	}

	return status;
  401022:	68fb      	ldr	r3, [r7, #12]
}
  401024:	4618      	mov	r0, r3
  401026:	3710      	adds	r7, #16
  401028:	46bd      	mov	sp, r7
  40102a:	bd80      	pop	{r7, pc}
  40102c:	004012c9 	.word	0x004012c9
  401030:	00400fbd 	.word	0x00400fbd
  401034:	00401039 	.word	0x00401039

00401038 <twihs_set_speed>:
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twihs_set_speed(Twihs *p_twihs, uint32_t ul_speed, uint32_t ul_mck)
{
  401038:	b480      	push	{r7}
  40103a:	b087      	sub	sp, #28
  40103c:	af00      	add	r7, sp, #0
  40103e:	60f8      	str	r0, [r7, #12]
  401040:	60b9      	str	r1, [r7, #8]
  401042:	607a      	str	r2, [r7, #4]
	uint32_t ckdiv = 0;
  401044:	2300      	movs	r3, #0
  401046:	617b      	str	r3, [r7, #20]
	uint32_t c_lh_div;

	/* High-Speed can be only used in slave mode, 400k is the max speed allowed for master */
	if (ul_speed > I2C_FAST_MODE_SPEED) {
  401048:	68bb      	ldr	r3, [r7, #8]
  40104a:	4a16      	ldr	r2, [pc, #88]	; (4010a4 <twihs_set_speed+0x6c>)
  40104c:	4293      	cmp	r3, r2
  40104e:	d901      	bls.n	401054 <twihs_set_speed+0x1c>
		return FAIL;
  401050:	2301      	movs	r3, #1
  401052:	e021      	b.n	401098 <twihs_set_speed+0x60>
	}

	c_lh_div = ul_mck / (ul_speed * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  401054:	68bb      	ldr	r3, [r7, #8]
  401056:	005b      	lsls	r3, r3, #1
  401058:	687a      	ldr	r2, [r7, #4]
  40105a:	fbb2 f3f3 	udiv	r3, r2, r3
  40105e:	3b04      	subs	r3, #4
  401060:	613b      	str	r3, [r7, #16]

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401062:	e005      	b.n	401070 <twihs_set_speed+0x38>
		/* Increase clock divider */
		ckdiv++;
  401064:	697b      	ldr	r3, [r7, #20]
  401066:	3301      	adds	r3, #1
  401068:	617b      	str	r3, [r7, #20]
		/* Divide cldiv value */
		c_lh_div /= TWIHS_CLK_DIVIDER;
  40106a:	693b      	ldr	r3, [r7, #16]
  40106c:	085b      	lsrs	r3, r3, #1
  40106e:	613b      	str	r3, [r7, #16]
	}

	c_lh_div = ul_mck / (ul_speed * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401070:	693b      	ldr	r3, [r7, #16]
  401072:	2bff      	cmp	r3, #255	; 0xff
  401074:	d902      	bls.n	40107c <twihs_set_speed+0x44>
  401076:	697b      	ldr	r3, [r7, #20]
  401078:	2b06      	cmp	r3, #6
  40107a:	d9f3      	bls.n	401064 <twihs_set_speed+0x2c>
		c_lh_div /= TWIHS_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twihs->TWIHS_CWGR =
			TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  40107c:	693b      	ldr	r3, [r7, #16]
  40107e:	b2da      	uxtb	r2, r3
  401080:	693b      	ldr	r3, [r7, #16]
  401082:	021b      	lsls	r3, r3, #8
  401084:	b29b      	uxth	r3, r3
  401086:	431a      	orrs	r2, r3
			TWIHS_CWGR_CKDIV(ckdiv);
  401088:	697b      	ldr	r3, [r7, #20]
  40108a:	041b      	lsls	r3, r3, #16
  40108c:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
		c_lh_div /= TWIHS_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twihs->TWIHS_CWGR =
			TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  401090:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWIHS_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twihs->TWIHS_CWGR =
  401092:	68fb      	ldr	r3, [r7, #12]
  401094:	611a      	str	r2, [r3, #16]
			TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
			TWIHS_CWGR_CKDIV(ckdiv);

	return PASS;
  401096:	2300      	movs	r3, #0
}
  401098:	4618      	mov	r0, r3
  40109a:	371c      	adds	r7, #28
  40109c:	46bd      	mov	sp, r7
  40109e:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010a2:	4770      	bx	lr
  4010a4:	00061a80 	.word	0x00061a80

004010a8 <twihs_mk_addr>:
 * which byte is the MSB to start with.
 *
 * Please see the device datasheet for details on this.
 */
static uint32_t twihs_mk_addr(const uint8_t *addr, int len)
{
  4010a8:	b480      	push	{r7}
  4010aa:	b085      	sub	sp, #20
  4010ac:	af00      	add	r7, sp, #0
  4010ae:	6078      	str	r0, [r7, #4]
  4010b0:	6039      	str	r1, [r7, #0]
	uint32_t val;

	if (len == 0)
  4010b2:	683b      	ldr	r3, [r7, #0]
  4010b4:	2b00      	cmp	r3, #0
  4010b6:	d101      	bne.n	4010bc <twihs_mk_addr+0x14>
		return 0;
  4010b8:	2300      	movs	r3, #0
  4010ba:	e01d      	b.n	4010f8 <twihs_mk_addr+0x50>

	val = addr[0];
  4010bc:	687b      	ldr	r3, [r7, #4]
  4010be:	781b      	ldrb	r3, [r3, #0]
  4010c0:	60fb      	str	r3, [r7, #12]
	if (len > 1) {
  4010c2:	683b      	ldr	r3, [r7, #0]
  4010c4:	2b01      	cmp	r3, #1
  4010c6:	dd09      	ble.n	4010dc <twihs_mk_addr+0x34>
		val <<= 8;
  4010c8:	68fb      	ldr	r3, [r7, #12]
  4010ca:	021b      	lsls	r3, r3, #8
  4010cc:	60fb      	str	r3, [r7, #12]
		val |= addr[1];
  4010ce:	687b      	ldr	r3, [r7, #4]
  4010d0:	3301      	adds	r3, #1
  4010d2:	781b      	ldrb	r3, [r3, #0]
  4010d4:	461a      	mov	r2, r3
  4010d6:	68fb      	ldr	r3, [r7, #12]
  4010d8:	4313      	orrs	r3, r2
  4010da:	60fb      	str	r3, [r7, #12]
	}
	if (len > 2) {
  4010dc:	683b      	ldr	r3, [r7, #0]
  4010de:	2b02      	cmp	r3, #2
  4010e0:	dd09      	ble.n	4010f6 <twihs_mk_addr+0x4e>
		val <<= 8;
  4010e2:	68fb      	ldr	r3, [r7, #12]
  4010e4:	021b      	lsls	r3, r3, #8
  4010e6:	60fb      	str	r3, [r7, #12]
		val |= addr[2];
  4010e8:	687b      	ldr	r3, [r7, #4]
  4010ea:	3302      	adds	r3, #2
  4010ec:	781b      	ldrb	r3, [r3, #0]
  4010ee:	461a      	mov	r2, r3
  4010f0:	68fb      	ldr	r3, [r7, #12]
  4010f2:	4313      	orrs	r3, r2
  4010f4:	60fb      	str	r3, [r7, #12]
	}
	return val;
  4010f6:	68fb      	ldr	r3, [r7, #12]
}
  4010f8:	4618      	mov	r0, r3
  4010fa:	3714      	adds	r7, #20
  4010fc:	46bd      	mov	sp, r7
  4010fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  401102:	4770      	bx	lr

00401104 <twihs_master_read>:
 * \param p_packet Packet information and data (see \ref twihs_packet_t).
 *
 * \return TWIHS_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twihs_master_read(Twihs *p_twihs, twihs_packet_t *p_packet)
{
  401104:	b580      	push	{r7, lr}
  401106:	b086      	sub	sp, #24
  401108:	af00      	add	r7, sp, #0
  40110a:	6078      	str	r0, [r7, #4]
  40110c:	6039      	str	r1, [r7, #0]
	uint32_t status, cnt = p_packet->length;
  40110e:	683b      	ldr	r3, [r7, #0]
  401110:	68db      	ldr	r3, [r3, #12]
  401112:	617b      	str	r3, [r7, #20]
	uint8_t *buffer = p_packet->buffer;
  401114:	683b      	ldr	r3, [r7, #0]
  401116:	689b      	ldr	r3, [r3, #8]
  401118:	613b      	str	r3, [r7, #16]
	uint32_t timeout = TWIHS_TIMEOUT;
  40111a:	f643 2398 	movw	r3, #15000	; 0x3a98
  40111e:	60fb      	str	r3, [r7, #12]

	/* Check argument */
	if (cnt == 0) {
  401120:	697b      	ldr	r3, [r7, #20]
  401122:	2b00      	cmp	r3, #0
  401124:	d101      	bne.n	40112a <twihs_master_read+0x26>
		return TWIHS_INVALID_ARGUMENT;
  401126:	2301      	movs	r3, #1
  401128:	e059      	b.n	4011de <twihs_master_read+0xda>
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twihs->TWIHS_MMR = 0;
  40112a:	687b      	ldr	r3, [r7, #4]
  40112c:	2200      	movs	r2, #0
  40112e:	605a      	str	r2, [r3, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  401130:	683b      	ldr	r3, [r7, #0]
  401132:	7c1b      	ldrb	r3, [r3, #16]
  401134:	041b      	lsls	r3, r3, #16
  401136:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  40113a:	683b      	ldr	r3, [r7, #0]
  40113c:	685b      	ldr	r3, [r3, #4]
  40113e:	021b      	lsls	r3, r3, #8
  401140:	f403 7340 	and.w	r3, r3, #768	; 0x300
		return TWIHS_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twihs->TWIHS_MMR = 0;
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  401144:	4313      	orrs	r3, r2
  401146:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
  40114a:	687b      	ldr	r3, [r7, #4]
  40114c:	605a      	str	r2, [r3, #4]
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
			TWIHS_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twihs->TWIHS_IADR = 0;
  40114e:	687b      	ldr	r3, [r7, #4]
  401150:	2200      	movs	r2, #0
  401152:	60da      	str	r2, [r3, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401154:	683a      	ldr	r2, [r7, #0]
  401156:	683b      	ldr	r3, [r7, #0]
  401158:	685b      	ldr	r3, [r3, #4]
  40115a:	4610      	mov	r0, r2
  40115c:	4619      	mov	r1, r3
  40115e:	4b22      	ldr	r3, [pc, #136]	; (4011e8 <twihs_master_read+0xe4>)
  401160:	4798      	blx	r3
  401162:	4602      	mov	r2, r0
  401164:	687b      	ldr	r3, [r7, #4]
  401166:	60da      	str	r2, [r3, #12]

	/* Send a START Condition */
	p_twihs->TWIHS_CR = TWIHS_CR_START;
  401168:	687b      	ldr	r3, [r7, #4]
  40116a:	2201      	movs	r2, #1
  40116c:	601a      	str	r2, [r3, #0]

	while (cnt > 0) {
  40116e:	e029      	b.n	4011c4 <twihs_master_read+0xc0>
		status = p_twihs->TWIHS_SR;
  401170:	687b      	ldr	r3, [r7, #4]
  401172:	6a1b      	ldr	r3, [r3, #32]
  401174:	60bb      	str	r3, [r7, #8]
		if (status & TWIHS_SR_NACK) {
  401176:	68bb      	ldr	r3, [r7, #8]
  401178:	f403 7380 	and.w	r3, r3, #256	; 0x100
  40117c:	2b00      	cmp	r3, #0
  40117e:	d001      	beq.n	401184 <twihs_master_read+0x80>
			return TWIHS_RECEIVE_NACK;
  401180:	2305      	movs	r3, #5
  401182:	e02c      	b.n	4011de <twihs_master_read+0xda>
		}
		if (!timeout--) {
  401184:	68fb      	ldr	r3, [r7, #12]
  401186:	1e5a      	subs	r2, r3, #1
  401188:	60fa      	str	r2, [r7, #12]
  40118a:	2b00      	cmp	r3, #0
  40118c:	d101      	bne.n	401192 <twihs_master_read+0x8e>
			return TWIHS_ERROR_TIMEOUT;
  40118e:	2309      	movs	r3, #9
  401190:	e025      	b.n	4011de <twihs_master_read+0xda>
		}
		/* Last byte ? */
		if (cnt == 1) {
  401192:	697b      	ldr	r3, [r7, #20]
  401194:	2b01      	cmp	r3, #1
  401196:	d102      	bne.n	40119e <twihs_master_read+0x9a>
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401198:	687b      	ldr	r3, [r7, #4]
  40119a:	2202      	movs	r2, #2
  40119c:	601a      	str	r2, [r3, #0]
		}

		if (!(status & TWIHS_SR_RXRDY)) {
  40119e:	68bb      	ldr	r3, [r7, #8]
  4011a0:	f003 0302 	and.w	r3, r3, #2
  4011a4:	2b00      	cmp	r3, #0
  4011a6:	d100      	bne.n	4011aa <twihs_master_read+0xa6>
			continue;
  4011a8:	e00c      	b.n	4011c4 <twihs_master_read+0xc0>
		}
		*buffer++ = p_twihs->TWIHS_RHR;
  4011aa:	693b      	ldr	r3, [r7, #16]
  4011ac:	1c5a      	adds	r2, r3, #1
  4011ae:	613a      	str	r2, [r7, #16]
  4011b0:	687a      	ldr	r2, [r7, #4]
  4011b2:	6b12      	ldr	r2, [r2, #48]	; 0x30
  4011b4:	b2d2      	uxtb	r2, r2
  4011b6:	701a      	strb	r2, [r3, #0]

		cnt--;
  4011b8:	697b      	ldr	r3, [r7, #20]
  4011ba:	3b01      	subs	r3, #1
  4011bc:	617b      	str	r3, [r7, #20]
		timeout = TWIHS_TIMEOUT;
  4011be:	f643 2398 	movw	r3, #15000	; 0x3a98
  4011c2:	60fb      	str	r3, [r7, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send a START Condition */
	p_twihs->TWIHS_CR = TWIHS_CR_START;

	while (cnt > 0) {
  4011c4:	697b      	ldr	r3, [r7, #20]
  4011c6:	2b00      	cmp	r3, #0
  4011c8:	d1d2      	bne.n	401170 <twihs_master_read+0x6c>

		cnt--;
		timeout = TWIHS_TIMEOUT;
	}

	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  4011ca:	bf00      	nop
  4011cc:	687b      	ldr	r3, [r7, #4]
  4011ce:	6a1b      	ldr	r3, [r3, #32]
  4011d0:	f003 0301 	and.w	r3, r3, #1
  4011d4:	2b00      	cmp	r3, #0
  4011d6:	d0f9      	beq.n	4011cc <twihs_master_read+0xc8>
	}

	p_twihs->TWIHS_SR;
  4011d8:	687b      	ldr	r3, [r7, #4]
  4011da:	6a1b      	ldr	r3, [r3, #32]

	return TWIHS_SUCCESS;
  4011dc:	2300      	movs	r3, #0
}
  4011de:	4618      	mov	r0, r3
  4011e0:	3718      	adds	r7, #24
  4011e2:	46bd      	mov	sp, r7
  4011e4:	bd80      	pop	{r7, pc}
  4011e6:	bf00      	nop
  4011e8:	004010a9 	.word	0x004010a9

004011ec <twihs_master_write>:
 * \param p_packet Packet information and data (see \ref twihs_packet_t).
 *
 * \return TWIHS_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twihs_master_write(Twihs *p_twihs, twihs_packet_t *p_packet)
{
  4011ec:	b580      	push	{r7, lr}
  4011ee:	b086      	sub	sp, #24
  4011f0:	af00      	add	r7, sp, #0
  4011f2:	6078      	str	r0, [r7, #4]
  4011f4:	6039      	str	r1, [r7, #0]
	uint32_t status, cnt = p_packet->length;
  4011f6:	683b      	ldr	r3, [r7, #0]
  4011f8:	68db      	ldr	r3, [r3, #12]
  4011fa:	617b      	str	r3, [r7, #20]
	uint8_t *buffer = p_packet->buffer;
  4011fc:	683b      	ldr	r3, [r7, #0]
  4011fe:	689b      	ldr	r3, [r3, #8]
  401200:	613b      	str	r3, [r7, #16]

	/* Check argument */
	if (cnt == 0) {
  401202:	697b      	ldr	r3, [r7, #20]
  401204:	2b00      	cmp	r3, #0
  401206:	d101      	bne.n	40120c <twihs_master_write+0x20>
		return TWIHS_INVALID_ARGUMENT;
  401208:	2301      	movs	r3, #1
  40120a:	e056      	b.n	4012ba <twihs_master_write+0xce>
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twihs->TWIHS_MMR = 0;
  40120c:	687b      	ldr	r3, [r7, #4]
  40120e:	2200      	movs	r2, #0
  401210:	605a      	str	r2, [r3, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401212:	683b      	ldr	r3, [r7, #0]
  401214:	7c1b      	ldrb	r3, [r3, #16]
  401216:	041b      	lsls	r3, r3, #16
  401218:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  40121c:	683b      	ldr	r3, [r7, #0]
  40121e:	685b      	ldr	r3, [r3, #4]
  401220:	021b      	lsls	r3, r3, #8
  401222:	f403 7340 	and.w	r3, r3, #768	; 0x300
		return TWIHS_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twihs->TWIHS_MMR = 0;
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401226:	431a      	orrs	r2, r3
  401228:	687b      	ldr	r3, [r7, #4]
  40122a:	605a      	str	r2, [r3, #4]
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
			TWIHS_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twihs->TWIHS_IADR = 0;
  40122c:	687b      	ldr	r3, [r7, #4]
  40122e:	2200      	movs	r2, #0
  401230:	60da      	str	r2, [r3, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401232:	683a      	ldr	r2, [r7, #0]
  401234:	683b      	ldr	r3, [r7, #0]
  401236:	685b      	ldr	r3, [r3, #4]
  401238:	4610      	mov	r0, r2
  40123a:	4619      	mov	r1, r3
  40123c:	4b21      	ldr	r3, [pc, #132]	; (4012c4 <twihs_master_write+0xd8>)
  40123e:	4798      	blx	r3
  401240:	4602      	mov	r2, r0
  401242:	687b      	ldr	r3, [r7, #4]
  401244:	60da      	str	r2, [r3, #12]

	/* Send all bytes */
	while (cnt > 0) {
  401246:	e019      	b.n	40127c <twihs_master_write+0x90>
		status = p_twihs->TWIHS_SR;
  401248:	687b      	ldr	r3, [r7, #4]
  40124a:	6a1b      	ldr	r3, [r3, #32]
  40124c:	60fb      	str	r3, [r7, #12]
		if (status & TWIHS_SR_NACK) {
  40124e:	68fb      	ldr	r3, [r7, #12]
  401250:	f403 7380 	and.w	r3, r3, #256	; 0x100
  401254:	2b00      	cmp	r3, #0
  401256:	d001      	beq.n	40125c <twihs_master_write+0x70>
			return TWIHS_RECEIVE_NACK;
  401258:	2305      	movs	r3, #5
  40125a:	e02e      	b.n	4012ba <twihs_master_write+0xce>
		}

		if (!(status & TWIHS_SR_TXRDY)) {
  40125c:	68fb      	ldr	r3, [r7, #12]
  40125e:	f003 0304 	and.w	r3, r3, #4
  401262:	2b00      	cmp	r3, #0
  401264:	d100      	bne.n	401268 <twihs_master_write+0x7c>
			continue;
  401266:	e009      	b.n	40127c <twihs_master_write+0x90>
		}
		p_twihs->TWIHS_THR = *buffer++;
  401268:	693b      	ldr	r3, [r7, #16]
  40126a:	1c5a      	adds	r2, r3, #1
  40126c:	613a      	str	r2, [r7, #16]
  40126e:	781b      	ldrb	r3, [r3, #0]
  401270:	461a      	mov	r2, r3
  401272:	687b      	ldr	r3, [r7, #4]
  401274:	635a      	str	r2, [r3, #52]	; 0x34

		cnt--;
  401276:	697b      	ldr	r3, [r7, #20]
  401278:	3b01      	subs	r3, #1
  40127a:	617b      	str	r3, [r7, #20]
	/* Set internal address for remote chip */
	p_twihs->TWIHS_IADR = 0;
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
  40127c:	697b      	ldr	r3, [r7, #20]
  40127e:	2b00      	cmp	r3, #0
  401280:	d1e2      	bne.n	401248 <twihs_master_write+0x5c>

		cnt--;
	}

	while (1) {
		status = p_twihs->TWIHS_SR;
  401282:	687b      	ldr	r3, [r7, #4]
  401284:	6a1b      	ldr	r3, [r3, #32]
  401286:	60fb      	str	r3, [r7, #12]
		if (status & TWIHS_SR_NACK) {
  401288:	68fb      	ldr	r3, [r7, #12]
  40128a:	f403 7380 	and.w	r3, r3, #256	; 0x100
  40128e:	2b00      	cmp	r3, #0
  401290:	d001      	beq.n	401296 <twihs_master_write+0xaa>
			return TWIHS_RECEIVE_NACK;
  401292:	2305      	movs	r3, #5
  401294:	e011      	b.n	4012ba <twihs_master_write+0xce>
		}

		if (status & TWIHS_SR_TXRDY) {
  401296:	68fb      	ldr	r3, [r7, #12]
  401298:	f003 0304 	and.w	r3, r3, #4
  40129c:	2b00      	cmp	r3, #0
  40129e:	d004      	beq.n	4012aa <twihs_master_write+0xbe>
			break;
  4012a0:	bf00      	nop
		}
	}

	p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  4012a2:	687b      	ldr	r3, [r7, #4]
  4012a4:	2202      	movs	r2, #2
  4012a6:	601a      	str	r2, [r3, #0]

	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  4012a8:	e000      	b.n	4012ac <twihs_master_write+0xc0>
		}

		if (status & TWIHS_SR_TXRDY) {
			break;
		}
	}
  4012aa:	e7ea      	b.n	401282 <twihs_master_write+0x96>

	p_twihs->TWIHS_CR = TWIHS_CR_STOP;

	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  4012ac:	687b      	ldr	r3, [r7, #4]
  4012ae:	6a1b      	ldr	r3, [r3, #32]
  4012b0:	f003 0301 	and.w	r3, r3, #1
  4012b4:	2b00      	cmp	r3, #0
  4012b6:	d0f9      	beq.n	4012ac <twihs_master_write+0xc0>
	}

	return TWIHS_SUCCESS;
  4012b8:	2300      	movs	r3, #0
}
  4012ba:	4618      	mov	r0, r3
  4012bc:	3718      	adds	r7, #24
  4012be:	46bd      	mov	sp, r7
  4012c0:	bd80      	pop	{r7, pc}
  4012c2:	bf00      	nop
  4012c4:	004010a9 	.word	0x004010a9

004012c8 <twihs_reset>:
 * \brief Reset TWIHS.
 *
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_reset(Twihs *p_twihs)
{
  4012c8:	b480      	push	{r7}
  4012ca:	b083      	sub	sp, #12
  4012cc:	af00      	add	r7, sp, #0
  4012ce:	6078      	str	r0, [r7, #4]
	/* Set SWRST bit to reset TWIHS peripheral */
	p_twihs->TWIHS_CR = TWIHS_CR_SWRST;
  4012d0:	687b      	ldr	r3, [r7, #4]
  4012d2:	2280      	movs	r2, #128	; 0x80
  4012d4:	601a      	str	r2, [r3, #0]
	p_twihs->TWIHS_RHR;
  4012d6:	687b      	ldr	r3, [r7, #4]
  4012d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  4012da:	370c      	adds	r7, #12
  4012dc:	46bd      	mov	sp, r7
  4012de:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012e2:	4770      	bx	lr

004012e4 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  4012e4:	b480      	push	{r7}
  4012e6:	b085      	sub	sp, #20
  4012e8:	af00      	add	r7, sp, #0
  4012ea:	6078      	str	r0, [r7, #4]
  4012ec:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  4012ee:	2300      	movs	r3, #0
  4012f0:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  4012f2:	687b      	ldr	r3, [r7, #4]
  4012f4:	22ac      	movs	r2, #172	; 0xac
  4012f6:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  4012f8:	683b      	ldr	r3, [r7, #0]
  4012fa:	681a      	ldr	r2, [r3, #0]
  4012fc:	683b      	ldr	r3, [r7, #0]
  4012fe:	685b      	ldr	r3, [r3, #4]
  401300:	fbb2 f3f3 	udiv	r3, r2, r3
  401304:	091b      	lsrs	r3, r3, #4
  401306:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  401308:	68fb      	ldr	r3, [r7, #12]
  40130a:	2b00      	cmp	r3, #0
  40130c:	d003      	beq.n	401316 <uart_init+0x32>
  40130e:	68fb      	ldr	r3, [r7, #12]
  401310:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  401314:	d301      	bcc.n	40131a <uart_init+0x36>
		return 1;
  401316:	2301      	movs	r3, #1
  401318:	e00a      	b.n	401330 <uart_init+0x4c>

	p_uart->UART_BRGR = cd;
  40131a:	687b      	ldr	r3, [r7, #4]
  40131c:	68fa      	ldr	r2, [r7, #12]
  40131e:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  401320:	683b      	ldr	r3, [r7, #0]
  401322:	689a      	ldr	r2, [r3, #8]
  401324:	687b      	ldr	r3, [r7, #4]
  401326:	605a      	str	r2, [r3, #4]
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  401328:	687b      	ldr	r3, [r7, #4]
  40132a:	2250      	movs	r2, #80	; 0x50
  40132c:	601a      	str	r2, [r3, #0]

	return 0;
  40132e:	2300      	movs	r3, #0
}
  401330:	4618      	mov	r0, r3
  401332:	3714      	adds	r7, #20
  401334:	46bd      	mov	sp, r7
  401336:	f85d 7b04 	ldr.w	r7, [sp], #4
  40133a:	4770      	bx	lr

0040133c <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  40133c:	b480      	push	{r7}
  40133e:	b083      	sub	sp, #12
  401340:	af00      	add	r7, sp, #0
  401342:	6078      	str	r0, [r7, #4]
  401344:	460b      	mov	r3, r1
  401346:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401348:	687b      	ldr	r3, [r7, #4]
  40134a:	695b      	ldr	r3, [r3, #20]
  40134c:	f003 0302 	and.w	r3, r3, #2
  401350:	2b00      	cmp	r3, #0
  401352:	d101      	bne.n	401358 <uart_write+0x1c>
		return 1;
  401354:	2301      	movs	r3, #1
  401356:	e003      	b.n	401360 <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  401358:	78fa      	ldrb	r2, [r7, #3]
  40135a:	687b      	ldr	r3, [r7, #4]
  40135c:	61da      	str	r2, [r3, #28]
	return 0;
  40135e:	2300      	movs	r3, #0
}
  401360:	4618      	mov	r0, r3
  401362:	370c      	adds	r7, #12
  401364:	46bd      	mov	sp, r7
  401366:	f85d 7b04 	ldr.w	r7, [sp], #4
  40136a:	4770      	bx	lr

0040136c <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  40136c:	b480      	push	{r7}
  40136e:	b083      	sub	sp, #12
  401370:	af00      	add	r7, sp, #0
  401372:	6078      	str	r0, [r7, #4]
  401374:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401376:	687b      	ldr	r3, [r7, #4]
  401378:	695b      	ldr	r3, [r3, #20]
  40137a:	f003 0301 	and.w	r3, r3, #1
  40137e:	2b00      	cmp	r3, #0
  401380:	d101      	bne.n	401386 <uart_read+0x1a>
		return 1;
  401382:	2301      	movs	r3, #1
  401384:	e005      	b.n	401392 <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401386:	687b      	ldr	r3, [r7, #4]
  401388:	699b      	ldr	r3, [r3, #24]
  40138a:	b2da      	uxtb	r2, r3
  40138c:	683b      	ldr	r3, [r7, #0]
  40138e:	701a      	strb	r2, [r3, #0]
	return 0;
  401390:	2300      	movs	r3, #0
}
  401392:	4618      	mov	r0, r3
  401394:	370c      	adds	r7, #12
  401396:	46bd      	mov	sp, r7
  401398:	f85d 7b04 	ldr.w	r7, [sp], #4
  40139c:	4770      	bx	lr
  40139e:	bf00      	nop

004013a0 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  4013a0:	b480      	push	{r7}
  4013a2:	b089      	sub	sp, #36	; 0x24
  4013a4:	af00      	add	r7, sp, #0
  4013a6:	60f8      	str	r0, [r7, #12]
  4013a8:	60b9      	str	r1, [r7, #8]
  4013aa:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  4013ac:	68bb      	ldr	r3, [r7, #8]
  4013ae:	011a      	lsls	r2, r3, #4
  4013b0:	687b      	ldr	r3, [r7, #4]
  4013b2:	429a      	cmp	r2, r3
  4013b4:	d802      	bhi.n	4013bc <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  4013b6:	2310      	movs	r3, #16
  4013b8:	61fb      	str	r3, [r7, #28]
  4013ba:	e001      	b.n	4013c0 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  4013bc:	2308      	movs	r3, #8
  4013be:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4013c0:	687b      	ldr	r3, [r7, #4]
  4013c2:	00da      	lsls	r2, r3, #3
  4013c4:	69fb      	ldr	r3, [r7, #28]
  4013c6:	68b9      	ldr	r1, [r7, #8]
  4013c8:	fb01 f303 	mul.w	r3, r1, r3
  4013cc:	085b      	lsrs	r3, r3, #1
  4013ce:	441a      	add	r2, r3
  4013d0:	69fb      	ldr	r3, [r7, #28]
  4013d2:	68b9      	ldr	r1, [r7, #8]
  4013d4:	fb01 f303 	mul.w	r3, r1, r3
  4013d8:	fbb2 f3f3 	udiv	r3, r2, r3
  4013dc:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  4013de:	69bb      	ldr	r3, [r7, #24]
  4013e0:	08db      	lsrs	r3, r3, #3
  4013e2:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  4013e4:	69bb      	ldr	r3, [r7, #24]
  4013e6:	f003 0307 	and.w	r3, r3, #7
  4013ea:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4013ec:	697b      	ldr	r3, [r7, #20]
  4013ee:	2b00      	cmp	r3, #0
  4013f0:	d003      	beq.n	4013fa <usart_set_async_baudrate+0x5a>
  4013f2:	697b      	ldr	r3, [r7, #20]
  4013f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  4013f8:	d301      	bcc.n	4013fe <usart_set_async_baudrate+0x5e>
		return 1;
  4013fa:	2301      	movs	r3, #1
  4013fc:	e00f      	b.n	40141e <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  4013fe:	69fb      	ldr	r3, [r7, #28]
  401400:	2b08      	cmp	r3, #8
  401402:	d105      	bne.n	401410 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  401404:	68fb      	ldr	r3, [r7, #12]
  401406:	685b      	ldr	r3, [r3, #4]
  401408:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  40140c:	68fb      	ldr	r3, [r7, #12]
  40140e:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  401410:	693b      	ldr	r3, [r7, #16]
  401412:	041a      	lsls	r2, r3, #16
  401414:	697b      	ldr	r3, [r7, #20]
  401416:	431a      	orrs	r2, r3
  401418:	68fb      	ldr	r3, [r7, #12]
  40141a:	621a      	str	r2, [r3, #32]

	return 0;
  40141c:	2300      	movs	r3, #0
}
  40141e:	4618      	mov	r0, r3
  401420:	3724      	adds	r7, #36	; 0x24
  401422:	46bd      	mov	sp, r7
  401424:	f85d 7b04 	ldr.w	r7, [sp], #4
  401428:	4770      	bx	lr
  40142a:	bf00      	nop

0040142c <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  40142c:	b580      	push	{r7, lr}
  40142e:	b082      	sub	sp, #8
  401430:	af00      	add	r7, sp, #0
  401432:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  401434:	6878      	ldr	r0, [r7, #4]
  401436:	4b0d      	ldr	r3, [pc, #52]	; (40146c <usart_reset+0x40>)
  401438:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  40143a:	687b      	ldr	r3, [r7, #4]
  40143c:	2200      	movs	r2, #0
  40143e:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  401440:	687b      	ldr	r3, [r7, #4]
  401442:	2200      	movs	r2, #0
  401444:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  401446:	687b      	ldr	r3, [r7, #4]
  401448:	2200      	movs	r2, #0
  40144a:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  40144c:	6878      	ldr	r0, [r7, #4]
  40144e:	4b08      	ldr	r3, [pc, #32]	; (401470 <usart_reset+0x44>)
  401450:	4798      	blx	r3
	usart_reset_rx(p_usart);
  401452:	6878      	ldr	r0, [r7, #4]
  401454:	4b07      	ldr	r3, [pc, #28]	; (401474 <usart_reset+0x48>)
  401456:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  401458:	6878      	ldr	r0, [r7, #4]
  40145a:	4b07      	ldr	r3, [pc, #28]	; (401478 <usart_reset+0x4c>)
  40145c:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  40145e:	6878      	ldr	r0, [r7, #4]
  401460:	4b06      	ldr	r3, [pc, #24]	; (40147c <usart_reset+0x50>)
  401462:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  401464:	3708      	adds	r7, #8
  401466:	46bd      	mov	sp, r7
  401468:	bd80      	pop	{r7, pc}
  40146a:	bf00      	nop
  40146c:	004016c1 	.word	0x004016c1
  401470:	0040151d 	.word	0x0040151d
  401474:	00401569 	.word	0x00401569
  401478:	004015d1 	.word	0x004015d1
  40147c:	004015ed 	.word	0x004015ed

00401480 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  401480:	b580      	push	{r7, lr}
  401482:	b084      	sub	sp, #16
  401484:	af00      	add	r7, sp, #0
  401486:	60f8      	str	r0, [r7, #12]
  401488:	60b9      	str	r1, [r7, #8]
  40148a:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  40148c:	68f8      	ldr	r0, [r7, #12]
  40148e:	4b1a      	ldr	r3, [pc, #104]	; (4014f8 <usart_init_rs232+0x78>)
  401490:	4798      	blx	r3

	ul_reg_val = 0;
  401492:	4b1a      	ldr	r3, [pc, #104]	; (4014fc <usart_init_rs232+0x7c>)
  401494:	2200      	movs	r2, #0
  401496:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  401498:	68bb      	ldr	r3, [r7, #8]
  40149a:	2b00      	cmp	r3, #0
  40149c:	d009      	beq.n	4014b2 <usart_init_rs232+0x32>
  40149e:	68bb      	ldr	r3, [r7, #8]
  4014a0:	681b      	ldr	r3, [r3, #0]
  4014a2:	68f8      	ldr	r0, [r7, #12]
  4014a4:	4619      	mov	r1, r3
  4014a6:	687a      	ldr	r2, [r7, #4]
  4014a8:	4b15      	ldr	r3, [pc, #84]	; (401500 <usart_init_rs232+0x80>)
  4014aa:	4798      	blx	r3
  4014ac:	4603      	mov	r3, r0
  4014ae:	2b00      	cmp	r3, #0
  4014b0:	d001      	beq.n	4014b6 <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  4014b2:	2301      	movs	r3, #1
  4014b4:	e01b      	b.n	4014ee <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4014b6:	68bb      	ldr	r3, [r7, #8]
  4014b8:	685a      	ldr	r2, [r3, #4]
  4014ba:	68bb      	ldr	r3, [r7, #8]
  4014bc:	689b      	ldr	r3, [r3, #8]
  4014be:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4014c0:	68bb      	ldr	r3, [r7, #8]
  4014c2:	691b      	ldr	r3, [r3, #16]
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4014c4:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4014c6:	68bb      	ldr	r3, [r7, #8]
  4014c8:	68db      	ldr	r3, [r3, #12]
  4014ca:	431a      	orrs	r2, r3
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4014cc:	4b0b      	ldr	r3, [pc, #44]	; (4014fc <usart_init_rs232+0x7c>)
  4014ce:	681b      	ldr	r3, [r3, #0]
  4014d0:	4313      	orrs	r3, r2
  4014d2:	4a0a      	ldr	r2, [pc, #40]	; (4014fc <usart_init_rs232+0x7c>)
  4014d4:	6013      	str	r3, [r2, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  4014d6:	4b09      	ldr	r3, [pc, #36]	; (4014fc <usart_init_rs232+0x7c>)
  4014d8:	681b      	ldr	r3, [r3, #0]
  4014da:	4a08      	ldr	r2, [pc, #32]	; (4014fc <usart_init_rs232+0x7c>)
  4014dc:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  4014de:	68fb      	ldr	r3, [r7, #12]
  4014e0:	685a      	ldr	r2, [r3, #4]
  4014e2:	4b06      	ldr	r3, [pc, #24]	; (4014fc <usart_init_rs232+0x7c>)
  4014e4:	681b      	ldr	r3, [r3, #0]
  4014e6:	431a      	orrs	r2, r3
  4014e8:	68fb      	ldr	r3, [r7, #12]
  4014ea:	605a      	str	r2, [r3, #4]

	return 0;
  4014ec:	2300      	movs	r3, #0
}
  4014ee:	4618      	mov	r0, r3
  4014f0:	3710      	adds	r7, #16
  4014f2:	46bd      	mov	sp, r7
  4014f4:	bd80      	pop	{r7, pc}
  4014f6:	bf00      	nop
  4014f8:	0040142d 	.word	0x0040142d
  4014fc:	20400948 	.word	0x20400948
  401500:	004013a1 	.word	0x004013a1

00401504 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  401504:	b480      	push	{r7}
  401506:	b083      	sub	sp, #12
  401508:	af00      	add	r7, sp, #0
  40150a:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  40150c:	687b      	ldr	r3, [r7, #4]
  40150e:	2240      	movs	r2, #64	; 0x40
  401510:	601a      	str	r2, [r3, #0]
}
  401512:	370c      	adds	r7, #12
  401514:	46bd      	mov	sp, r7
  401516:	f85d 7b04 	ldr.w	r7, [sp], #4
  40151a:	4770      	bx	lr

0040151c <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  40151c:	b480      	push	{r7}
  40151e:	b083      	sub	sp, #12
  401520:	af00      	add	r7, sp, #0
  401522:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  401524:	687b      	ldr	r3, [r7, #4]
  401526:	2288      	movs	r2, #136	; 0x88
  401528:	601a      	str	r2, [r3, #0]
}
  40152a:	370c      	adds	r7, #12
  40152c:	46bd      	mov	sp, r7
  40152e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401532:	4770      	bx	lr

00401534 <usart_set_tx_timeguard>:
 *
 * \param p_usart Pointer to a USART instance.
 * \param timeguard The value of transmit timeguard.
 */
void usart_set_tx_timeguard(Usart *p_usart, uint32_t timeguard)
{
  401534:	b480      	push	{r7}
  401536:	b083      	sub	sp, #12
  401538:	af00      	add	r7, sp, #0
  40153a:	6078      	str	r0, [r7, #4]
  40153c:	6039      	str	r1, [r7, #0]
	p_usart->US_TTGR = timeguard;
  40153e:	687b      	ldr	r3, [r7, #4]
  401540:	683a      	ldr	r2, [r7, #0]
  401542:	629a      	str	r2, [r3, #40]	; 0x28
}
  401544:	370c      	adds	r7, #12
  401546:	46bd      	mov	sp, r7
  401548:	f85d 7b04 	ldr.w	r7, [sp], #4
  40154c:	4770      	bx	lr
  40154e:	bf00      	nop

00401550 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  401550:	b480      	push	{r7}
  401552:	b083      	sub	sp, #12
  401554:	af00      	add	r7, sp, #0
  401556:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  401558:	687b      	ldr	r3, [r7, #4]
  40155a:	2210      	movs	r2, #16
  40155c:	601a      	str	r2, [r3, #0]
}
  40155e:	370c      	adds	r7, #12
  401560:	46bd      	mov	sp, r7
  401562:	f85d 7b04 	ldr.w	r7, [sp], #4
  401566:	4770      	bx	lr

00401568 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  401568:	b480      	push	{r7}
  40156a:	b083      	sub	sp, #12
  40156c:	af00      	add	r7, sp, #0
  40156e:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  401570:	687b      	ldr	r3, [r7, #4]
  401572:	2224      	movs	r2, #36	; 0x24
  401574:	601a      	str	r2, [r3, #0]
}
  401576:	370c      	adds	r7, #12
  401578:	46bd      	mov	sp, r7
  40157a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40157e:	4770      	bx	lr

00401580 <usart_enable_interrupt>:
 *
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_enable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
  401580:	b480      	push	{r7}
  401582:	b083      	sub	sp, #12
  401584:	af00      	add	r7, sp, #0
  401586:	6078      	str	r0, [r7, #4]
  401588:	6039      	str	r1, [r7, #0]
	p_usart->US_IER = ul_sources;
  40158a:	687b      	ldr	r3, [r7, #4]
  40158c:	683a      	ldr	r2, [r7, #0]
  40158e:	609a      	str	r2, [r3, #8]
}
  401590:	370c      	adds	r7, #12
  401592:	46bd      	mov	sp, r7
  401594:	f85d 7b04 	ldr.w	r7, [sp], #4
  401598:	4770      	bx	lr
  40159a:	bf00      	nop

0040159c <usart_disable_interrupt>:
 *
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_disable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
  40159c:	b480      	push	{r7}
  40159e:	b083      	sub	sp, #12
  4015a0:	af00      	add	r7, sp, #0
  4015a2:	6078      	str	r0, [r7, #4]
  4015a4:	6039      	str	r1, [r7, #0]
	p_usart->US_IDR = ul_sources;
  4015a6:	687b      	ldr	r3, [r7, #4]
  4015a8:	683a      	ldr	r2, [r7, #0]
  4015aa:	60da      	str	r2, [r3, #12]
}
  4015ac:	370c      	adds	r7, #12
  4015ae:	46bd      	mov	sp, r7
  4015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015b4:	4770      	bx	lr
  4015b6:	bf00      	nop

004015b8 <usart_get_status>:
 * \param p_usart Pointer to a USART instance.
 *
 * \return The current USART status.
 */
uint32_t usart_get_status(Usart *p_usart)
{
  4015b8:	b480      	push	{r7}
  4015ba:	b083      	sub	sp, #12
  4015bc:	af00      	add	r7, sp, #0
  4015be:	6078      	str	r0, [r7, #4]
	return p_usart->US_CSR;
  4015c0:	687b      	ldr	r3, [r7, #4]
  4015c2:	695b      	ldr	r3, [r3, #20]
}
  4015c4:	4618      	mov	r0, r3
  4015c6:	370c      	adds	r7, #12
  4015c8:	46bd      	mov	sp, r7
  4015ca:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015ce:	4770      	bx	lr

004015d0 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  4015d0:	b480      	push	{r7}
  4015d2:	b083      	sub	sp, #12
  4015d4:	af00      	add	r7, sp, #0
  4015d6:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  4015d8:	687b      	ldr	r3, [r7, #4]
  4015da:	f44f 7280 	mov.w	r2, #256	; 0x100
  4015de:	601a      	str	r2, [r3, #0]
}
  4015e0:	370c      	adds	r7, #12
  4015e2:	46bd      	mov	sp, r7
  4015e4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015e8:	4770      	bx	lr
  4015ea:	bf00      	nop

004015ec <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  4015ec:	b480      	push	{r7}
  4015ee:	b083      	sub	sp, #12
  4015f0:	af00      	add	r7, sp, #0
  4015f2:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  4015f4:	687b      	ldr	r3, [r7, #4]
  4015f6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4015fa:	601a      	str	r2, [r3, #0]
}
  4015fc:	370c      	adds	r7, #12
  4015fe:	46bd      	mov	sp, r7
  401600:	f85d 7b04 	ldr.w	r7, [sp], #4
  401604:	4770      	bx	lr
  401606:	bf00      	nop

00401608 <usart_is_tx_empty>:
 *
 * \retval 1 Transmitter is empty.
 * \retval 0 Transmitter is not empty.
 */
uint32_t usart_is_tx_empty(Usart *p_usart)
{
  401608:	b480      	push	{r7}
  40160a:	b083      	sub	sp, #12
  40160c:	af00      	add	r7, sp, #0
  40160e:	6078      	str	r0, [r7, #4]
	return (p_usart->US_CSR & US_CSR_TXEMPTY) > 0;
  401610:	687b      	ldr	r3, [r7, #4]
  401612:	695b      	ldr	r3, [r3, #20]
  401614:	f403 7300 	and.w	r3, r3, #512	; 0x200
  401618:	2b00      	cmp	r3, #0
  40161a:	bf14      	ite	ne
  40161c:	2301      	movne	r3, #1
  40161e:	2300      	moveq	r3, #0
  401620:	b2db      	uxtb	r3, r3
}
  401622:	4618      	mov	r0, r3
  401624:	370c      	adds	r7, #12
  401626:	46bd      	mov	sp, r7
  401628:	f85d 7b04 	ldr.w	r7, [sp], #4
  40162c:	4770      	bx	lr
  40162e:	bf00      	nop

00401630 <usart_is_rx_ready>:
 *
 * \retval 1 Some data has been received.
 * \retval 0 No data has been received.
 */
uint32_t usart_is_rx_ready(Usart *p_usart)
{
  401630:	b480      	push	{r7}
  401632:	b083      	sub	sp, #12
  401634:	af00      	add	r7, sp, #0
  401636:	6078      	str	r0, [r7, #4]
	return (p_usart->US_CSR & US_CSR_RXRDY) > 0;
  401638:	687b      	ldr	r3, [r7, #4]
  40163a:	695b      	ldr	r3, [r3, #20]
  40163c:	f003 0301 	and.w	r3, r3, #1
  401640:	2b00      	cmp	r3, #0
  401642:	bf14      	ite	ne
  401644:	2301      	movne	r3, #1
  401646:	2300      	moveq	r3, #0
  401648:	b2db      	uxtb	r3, r3
}
  40164a:	4618      	mov	r0, r3
  40164c:	370c      	adds	r7, #12
  40164e:	46bd      	mov	sp, r7
  401650:	f85d 7b04 	ldr.w	r7, [sp], #4
  401654:	4770      	bx	lr
  401656:	bf00      	nop

00401658 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  401658:	b480      	push	{r7}
  40165a:	b083      	sub	sp, #12
  40165c:	af00      	add	r7, sp, #0
  40165e:	6078      	str	r0, [r7, #4]
  401660:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401662:	687b      	ldr	r3, [r7, #4]
  401664:	695b      	ldr	r3, [r3, #20]
  401666:	f003 0302 	and.w	r3, r3, #2
  40166a:	2b00      	cmp	r3, #0
  40166c:	d101      	bne.n	401672 <usart_write+0x1a>
		return 1;
  40166e:	2301      	movs	r3, #1
  401670:	e005      	b.n	40167e <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  401672:	683b      	ldr	r3, [r7, #0]
  401674:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401678:	687b      	ldr	r3, [r7, #4]
  40167a:	61da      	str	r2, [r3, #28]
	return 0;
  40167c:	2300      	movs	r3, #0
}
  40167e:	4618      	mov	r0, r3
  401680:	370c      	adds	r7, #12
  401682:	46bd      	mov	sp, r7
  401684:	f85d 7b04 	ldr.w	r7, [sp], #4
  401688:	4770      	bx	lr
  40168a:	bf00      	nop

0040168c <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  40168c:	b480      	push	{r7}
  40168e:	b083      	sub	sp, #12
  401690:	af00      	add	r7, sp, #0
  401692:	6078      	str	r0, [r7, #4]
  401694:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401696:	687b      	ldr	r3, [r7, #4]
  401698:	695b      	ldr	r3, [r3, #20]
  40169a:	f003 0301 	and.w	r3, r3, #1
  40169e:	2b00      	cmp	r3, #0
  4016a0:	d101      	bne.n	4016a6 <usart_read+0x1a>
		return 1;
  4016a2:	2301      	movs	r3, #1
  4016a4:	e006      	b.n	4016b4 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4016a6:	687b      	ldr	r3, [r7, #4]
  4016a8:	699b      	ldr	r3, [r3, #24]
  4016aa:	f3c3 0208 	ubfx	r2, r3, #0, #9
  4016ae:	683b      	ldr	r3, [r7, #0]
  4016b0:	601a      	str	r2, [r3, #0]

	return 0;
  4016b2:	2300      	movs	r3, #0
}
  4016b4:	4618      	mov	r0, r3
  4016b6:	370c      	adds	r7, #12
  4016b8:	46bd      	mov	sp, r7
  4016ba:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016be:	4770      	bx	lr

004016c0 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  4016c0:	b480      	push	{r7}
  4016c2:	b083      	sub	sp, #12
  4016c4:	af00      	add	r7, sp, #0
  4016c6:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  4016c8:	687b      	ldr	r3, [r7, #4]
  4016ca:	4a04      	ldr	r2, [pc, #16]	; (4016dc <usart_disable_writeprotect+0x1c>)
  4016cc:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  4016d0:	370c      	adds	r7, #12
  4016d2:	46bd      	mov	sp, r7
  4016d4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016d8:	4770      	bx	lr
  4016da:	bf00      	nop
  4016dc:	55534100 	.word	0x55534100

004016e0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4016e0:	b580      	push	{r7, lr}
  4016e2:	b082      	sub	sp, #8
  4016e4:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  4016e6:	4b16      	ldr	r3, [pc, #88]	; (401740 <Reset_Handler+0x60>)
  4016e8:	607b      	str	r3, [r7, #4]
        pDest = &_srelocate;
  4016ea:	4b16      	ldr	r3, [pc, #88]	; (401744 <Reset_Handler+0x64>)
  4016ec:	603b      	str	r3, [r7, #0]

        if (pSrc != pDest) {
  4016ee:	687a      	ldr	r2, [r7, #4]
  4016f0:	683b      	ldr	r3, [r7, #0]
  4016f2:	429a      	cmp	r2, r3
  4016f4:	d00c      	beq.n	401710 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  4016f6:	e007      	b.n	401708 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  4016f8:	683b      	ldr	r3, [r7, #0]
  4016fa:	1d1a      	adds	r2, r3, #4
  4016fc:	603a      	str	r2, [r7, #0]
  4016fe:	687a      	ldr	r2, [r7, #4]
  401700:	1d11      	adds	r1, r2, #4
  401702:	6079      	str	r1, [r7, #4]
  401704:	6812      	ldr	r2, [r2, #0]
  401706:	601a      	str	r2, [r3, #0]
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
  401708:	683b      	ldr	r3, [r7, #0]
  40170a:	4a0f      	ldr	r2, [pc, #60]	; (401748 <Reset_Handler+0x68>)
  40170c:	4293      	cmp	r3, r2
  40170e:	d3f3      	bcc.n	4016f8 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401710:	4b0e      	ldr	r3, [pc, #56]	; (40174c <Reset_Handler+0x6c>)
  401712:	603b      	str	r3, [r7, #0]
  401714:	e004      	b.n	401720 <Reset_Handler+0x40>
                *pDest++ = 0;
  401716:	683b      	ldr	r3, [r7, #0]
  401718:	1d1a      	adds	r2, r3, #4
  40171a:	603a      	str	r2, [r7, #0]
  40171c:	2200      	movs	r2, #0
  40171e:	601a      	str	r2, [r3, #0]
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401720:	683b      	ldr	r3, [r7, #0]
  401722:	4a0b      	ldr	r2, [pc, #44]	; (401750 <Reset_Handler+0x70>)
  401724:	4293      	cmp	r3, r2
  401726:	d3f6      	bcc.n	401716 <Reset_Handler+0x36>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  401728:	4b0a      	ldr	r3, [pc, #40]	; (401754 <Reset_Handler+0x74>)
  40172a:	607b      	str	r3, [r7, #4]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40172c:	4a0a      	ldr	r2, [pc, #40]	; (401758 <Reset_Handler+0x78>)
  40172e:	687b      	ldr	r3, [r7, #4]
  401730:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401734:	6093      	str	r3, [r2, #8]

        /* Initialize the C library */
        __libc_init_array();
  401736:	4b09      	ldr	r3, [pc, #36]	; (40175c <Reset_Handler+0x7c>)
  401738:	4798      	blx	r3

        /* Branch to main function */
        main();
  40173a:	4b09      	ldr	r3, [pc, #36]	; (401760 <Reset_Handler+0x80>)
  40173c:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  40173e:	e7fe      	b.n	40173e <Reset_Handler+0x5e>
  401740:	00404548 	.word	0x00404548
  401744:	20400000 	.word	0x20400000
  401748:	204008bc 	.word	0x204008bc
  40174c:	204008bc 	.word	0x204008bc
  401750:	20401178 	.word	0x20401178
  401754:	00400000 	.word	0x00400000
  401758:	e000ed00 	.word	0xe000ed00
  40175c:	00402725 	.word	0x00402725
  401760:	00402471 	.word	0x00402471

00401764 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401764:	b480      	push	{r7}
  401766:	af00      	add	r7, sp, #0
        while (1) {
        }
  401768:	e7fe      	b.n	401768 <Dummy_Handler+0x4>
  40176a:	bf00      	nop

0040176c <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  40176c:	b480      	push	{r7}
  40176e:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401770:	4b51      	ldr	r3, [pc, #324]	; (4018b8 <SystemCoreClockUpdate+0x14c>)
  401772:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401774:	f003 0303 	and.w	r3, r3, #3
  401778:	2b01      	cmp	r3, #1
  40177a:	d014      	beq.n	4017a6 <SystemCoreClockUpdate+0x3a>
  40177c:	2b01      	cmp	r3, #1
  40177e:	d302      	bcc.n	401786 <SystemCoreClockUpdate+0x1a>
  401780:	2b02      	cmp	r3, #2
  401782:	d038      	beq.n	4017f6 <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  401784:	e07b      	b.n	40187e <SystemCoreClockUpdate+0x112>
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  {
    case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401786:	4b4d      	ldr	r3, [pc, #308]	; (4018bc <SystemCoreClockUpdate+0x150>)
  401788:	695b      	ldr	r3, [r3, #20]
  40178a:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40178e:	2b00      	cmp	r3, #0
  401790:	d004      	beq.n	40179c <SystemCoreClockUpdate+0x30>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401792:	4b4b      	ldr	r3, [pc, #300]	; (4018c0 <SystemCoreClockUpdate+0x154>)
  401794:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401798:	601a      	str	r2, [r3, #0]
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
      }
    break;
  40179a:	e070      	b.n	40187e <SystemCoreClockUpdate+0x112>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40179c:	4b48      	ldr	r3, [pc, #288]	; (4018c0 <SystemCoreClockUpdate+0x154>)
  40179e:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  4017a2:	601a      	str	r2, [r3, #0]
      }
    break;
  4017a4:	e06b      	b.n	40187e <SystemCoreClockUpdate+0x112>

    case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4017a6:	4b44      	ldr	r3, [pc, #272]	; (4018b8 <SystemCoreClockUpdate+0x14c>)
  4017a8:	6a1b      	ldr	r3, [r3, #32]
  4017aa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4017ae:	2b00      	cmp	r3, #0
  4017b0:	d003      	beq.n	4017ba <SystemCoreClockUpdate+0x4e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4017b2:	4b43      	ldr	r3, [pc, #268]	; (4018c0 <SystemCoreClockUpdate+0x154>)
  4017b4:	4a43      	ldr	r2, [pc, #268]	; (4018c4 <SystemCoreClockUpdate+0x158>)
  4017b6:	601a      	str	r2, [r3, #0]
  4017b8:	e01c      	b.n	4017f4 <SystemCoreClockUpdate+0x88>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4017ba:	4b41      	ldr	r3, [pc, #260]	; (4018c0 <SystemCoreClockUpdate+0x154>)
  4017bc:	4a42      	ldr	r2, [pc, #264]	; (4018c8 <SystemCoreClockUpdate+0x15c>)
  4017be:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4017c0:	4b3d      	ldr	r3, [pc, #244]	; (4018b8 <SystemCoreClockUpdate+0x14c>)
  4017c2:	6a1b      	ldr	r3, [r3, #32]
  4017c4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4017c8:	2b10      	cmp	r3, #16
  4017ca:	d004      	beq.n	4017d6 <SystemCoreClockUpdate+0x6a>
  4017cc:	2b20      	cmp	r3, #32
  4017ce:	d008      	beq.n	4017e2 <SystemCoreClockUpdate+0x76>
  4017d0:	2b00      	cmp	r3, #0
  4017d2:	d00e      	beq.n	4017f2 <SystemCoreClockUpdate+0x86>
          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
          break;

          default:
          break;
  4017d4:	e00e      	b.n	4017f4 <SystemCoreClockUpdate+0x88>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  4017d6:	4b3a      	ldr	r3, [pc, #232]	; (4018c0 <SystemCoreClockUpdate+0x154>)
  4017d8:	681b      	ldr	r3, [r3, #0]
  4017da:	005b      	lsls	r3, r3, #1
  4017dc:	4a38      	ldr	r2, [pc, #224]	; (4018c0 <SystemCoreClockUpdate+0x154>)
  4017de:	6013      	str	r3, [r2, #0]
          break;
  4017e0:	e008      	b.n	4017f4 <SystemCoreClockUpdate+0x88>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  4017e2:	4b37      	ldr	r3, [pc, #220]	; (4018c0 <SystemCoreClockUpdate+0x154>)
  4017e4:	681a      	ldr	r2, [r3, #0]
  4017e6:	4613      	mov	r3, r2
  4017e8:	005b      	lsls	r3, r3, #1
  4017ea:	4413      	add	r3, r2
  4017ec:	4a34      	ldr	r2, [pc, #208]	; (4018c0 <SystemCoreClockUpdate+0x154>)
  4017ee:	6013      	str	r3, [r2, #0]
          break;
  4017f0:	e000      	b.n	4017f4 <SystemCoreClockUpdate+0x88>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;
  4017f2:	bf00      	nop

          default:
          break;
        }
      }
    break;
  4017f4:	e043      	b.n	40187e <SystemCoreClockUpdate+0x112>

    case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4017f6:	4b30      	ldr	r3, [pc, #192]	; (4018b8 <SystemCoreClockUpdate+0x14c>)
  4017f8:	6a1b      	ldr	r3, [r3, #32]
  4017fa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4017fe:	2b00      	cmp	r3, #0
  401800:	d003      	beq.n	40180a <SystemCoreClockUpdate+0x9e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401802:	4b2f      	ldr	r3, [pc, #188]	; (4018c0 <SystemCoreClockUpdate+0x154>)
  401804:	4a2f      	ldr	r2, [pc, #188]	; (4018c4 <SystemCoreClockUpdate+0x158>)
  401806:	601a      	str	r2, [r3, #0]
  401808:	e01c      	b.n	401844 <SystemCoreClockUpdate+0xd8>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40180a:	4b2d      	ldr	r3, [pc, #180]	; (4018c0 <SystemCoreClockUpdate+0x154>)
  40180c:	4a2e      	ldr	r2, [pc, #184]	; (4018c8 <SystemCoreClockUpdate+0x15c>)
  40180e:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401810:	4b29      	ldr	r3, [pc, #164]	; (4018b8 <SystemCoreClockUpdate+0x14c>)
  401812:	6a1b      	ldr	r3, [r3, #32]
  401814:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401818:	2b10      	cmp	r3, #16
  40181a:	d004      	beq.n	401826 <SystemCoreClockUpdate+0xba>
  40181c:	2b20      	cmp	r3, #32
  40181e:	d008      	beq.n	401832 <SystemCoreClockUpdate+0xc6>
  401820:	2b00      	cmp	r3, #0
  401822:	d00e      	beq.n	401842 <SystemCoreClockUpdate+0xd6>
          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
          break;

          default:
          break;
  401824:	e00e      	b.n	401844 <SystemCoreClockUpdate+0xd8>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  401826:	4b26      	ldr	r3, [pc, #152]	; (4018c0 <SystemCoreClockUpdate+0x154>)
  401828:	681b      	ldr	r3, [r3, #0]
  40182a:	005b      	lsls	r3, r3, #1
  40182c:	4a24      	ldr	r2, [pc, #144]	; (4018c0 <SystemCoreClockUpdate+0x154>)
  40182e:	6013      	str	r3, [r2, #0]
          break;
  401830:	e008      	b.n	401844 <SystemCoreClockUpdate+0xd8>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  401832:	4b23      	ldr	r3, [pc, #140]	; (4018c0 <SystemCoreClockUpdate+0x154>)
  401834:	681a      	ldr	r2, [r3, #0]
  401836:	4613      	mov	r3, r2
  401838:	005b      	lsls	r3, r3, #1
  40183a:	4413      	add	r3, r2
  40183c:	4a20      	ldr	r2, [pc, #128]	; (4018c0 <SystemCoreClockUpdate+0x154>)
  40183e:	6013      	str	r3, [r2, #0]
          break;
  401840:	e000      	b.n	401844 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;
  401842:	bf00      	nop
          default:
          break;
        }
      }

      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401844:	4b1c      	ldr	r3, [pc, #112]	; (4018b8 <SystemCoreClockUpdate+0x14c>)
  401846:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401848:	f003 0303 	and.w	r3, r3, #3
  40184c:	2b02      	cmp	r3, #2
  40184e:	d115      	bne.n	40187c <SystemCoreClockUpdate+0x110>
      {
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401850:	4b19      	ldr	r3, [pc, #100]	; (4018b8 <SystemCoreClockUpdate+0x14c>)
  401852:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  401854:	4b1d      	ldr	r3, [pc, #116]	; (4018cc <SystemCoreClockUpdate+0x160>)
  401856:	4013      	ands	r3, r2
  401858:	0c1b      	lsrs	r3, r3, #16
  40185a:	3301      	adds	r3, #1
  40185c:	4a18      	ldr	r2, [pc, #96]	; (4018c0 <SystemCoreClockUpdate+0x154>)
  40185e:	6812      	ldr	r2, [r2, #0]
  401860:	fb02 f303 	mul.w	r3, r2, r3
  401864:	4a16      	ldr	r2, [pc, #88]	; (4018c0 <SystemCoreClockUpdate+0x154>)
  401866:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401868:	4b13      	ldr	r3, [pc, #76]	; (4018b8 <SystemCoreClockUpdate+0x14c>)
  40186a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  40186c:	b2db      	uxtb	r3, r3
  40186e:	4a14      	ldr	r2, [pc, #80]	; (4018c0 <SystemCoreClockUpdate+0x154>)
  401870:	6812      	ldr	r2, [r2, #0]
  401872:	fbb2 f3f3 	udiv	r3, r2, r3
  401876:	4a12      	ldr	r2, [pc, #72]	; (4018c0 <SystemCoreClockUpdate+0x154>)
  401878:	6013      	str	r3, [r2, #0]
      }
    break;
  40187a:	e7ff      	b.n	40187c <SystemCoreClockUpdate+0x110>
  40187c:	bf00      	nop

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  40187e:	4b0e      	ldr	r3, [pc, #56]	; (4018b8 <SystemCoreClockUpdate+0x14c>)
  401880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401882:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401886:	2b70      	cmp	r3, #112	; 0x70
  401888:	d108      	bne.n	40189c <SystemCoreClockUpdate+0x130>
  {
    SystemCoreClock /= 3U;
  40188a:	4b0d      	ldr	r3, [pc, #52]	; (4018c0 <SystemCoreClockUpdate+0x154>)
  40188c:	681b      	ldr	r3, [r3, #0]
  40188e:	4a10      	ldr	r2, [pc, #64]	; (4018d0 <SystemCoreClockUpdate+0x164>)
  401890:	fba2 2303 	umull	r2, r3, r2, r3
  401894:	085b      	lsrs	r3, r3, #1
  401896:	4a0a      	ldr	r2, [pc, #40]	; (4018c0 <SystemCoreClockUpdate+0x154>)
  401898:	6013      	str	r3, [r2, #0]
  40189a:	e009      	b.n	4018b0 <SystemCoreClockUpdate+0x144>
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40189c:	4b06      	ldr	r3, [pc, #24]	; (4018b8 <SystemCoreClockUpdate+0x14c>)
  40189e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4018a0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4018a4:	091a      	lsrs	r2, r3, #4
  4018a6:	4b06      	ldr	r3, [pc, #24]	; (4018c0 <SystemCoreClockUpdate+0x154>)
  4018a8:	681b      	ldr	r3, [r3, #0]
  4018aa:	40d3      	lsrs	r3, r2
  4018ac:	4a04      	ldr	r2, [pc, #16]	; (4018c0 <SystemCoreClockUpdate+0x154>)
  4018ae:	6013      	str	r3, [r2, #0]
  }
}
  4018b0:	46bd      	mov	sp, r7
  4018b2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4018b6:	4770      	bx	lr
  4018b8:	400e0600 	.word	0x400e0600
  4018bc:	400e1810 	.word	0x400e1810
  4018c0:	20400000 	.word	0x20400000
  4018c4:	00b71b00 	.word	0x00b71b00
  4018c8:	003d0900 	.word	0x003d0900
  4018cc:	07ff0000 	.word	0x07ff0000
  4018d0:	aaaaaaab 	.word	0xaaaaaaab

004018d4 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  4018d4:	b480      	push	{r7}
  4018d6:	b083      	sub	sp, #12
  4018d8:	af00      	add	r7, sp, #0
  4018da:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  4018dc:	687b      	ldr	r3, [r7, #4]
  4018de:	4a18      	ldr	r2, [pc, #96]	; (401940 <system_init_flash+0x6c>)
  4018e0:	4293      	cmp	r3, r2
  4018e2:	d804      	bhi.n	4018ee <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4018e4:	4b17      	ldr	r3, [pc, #92]	; (401944 <system_init_flash+0x70>)
  4018e6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4018ea:	601a      	str	r2, [r3, #0]
  4018ec:	e023      	b.n	401936 <system_init_flash+0x62>
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  4018ee:	687b      	ldr	r3, [r7, #4]
  4018f0:	4a15      	ldr	r2, [pc, #84]	; (401948 <system_init_flash+0x74>)
  4018f2:	4293      	cmp	r3, r2
  4018f4:	d803      	bhi.n	4018fe <system_init_flash+0x2a>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4018f6:	4b13      	ldr	r3, [pc, #76]	; (401944 <system_init_flash+0x70>)
  4018f8:	4a14      	ldr	r2, [pc, #80]	; (40194c <system_init_flash+0x78>)
  4018fa:	601a      	str	r2, [r3, #0]
  4018fc:	e01b      	b.n	401936 <system_init_flash+0x62>
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  4018fe:	687b      	ldr	r3, [r7, #4]
  401900:	4a13      	ldr	r2, [pc, #76]	; (401950 <system_init_flash+0x7c>)
  401902:	4293      	cmp	r3, r2
  401904:	d803      	bhi.n	40190e <system_init_flash+0x3a>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401906:	4b0f      	ldr	r3, [pc, #60]	; (401944 <system_init_flash+0x70>)
  401908:	4a12      	ldr	r2, [pc, #72]	; (401954 <system_init_flash+0x80>)
  40190a:	601a      	str	r2, [r3, #0]
  40190c:	e013      	b.n	401936 <system_init_flash+0x62>
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  40190e:	687b      	ldr	r3, [r7, #4]
  401910:	4a11      	ldr	r2, [pc, #68]	; (401958 <system_init_flash+0x84>)
  401912:	4293      	cmp	r3, r2
  401914:	d803      	bhi.n	40191e <system_init_flash+0x4a>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401916:	4b0b      	ldr	r3, [pc, #44]	; (401944 <system_init_flash+0x70>)
  401918:	4a10      	ldr	r2, [pc, #64]	; (40195c <system_init_flash+0x88>)
  40191a:	601a      	str	r2, [r3, #0]
  40191c:	e00b      	b.n	401936 <system_init_flash+0x62>
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  40191e:	687b      	ldr	r3, [r7, #4]
  401920:	4a0f      	ldr	r2, [pc, #60]	; (401960 <system_init_flash+0x8c>)
  401922:	4293      	cmp	r3, r2
  401924:	d804      	bhi.n	401930 <system_init_flash+0x5c>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401926:	4b07      	ldr	r3, [pc, #28]	; (401944 <system_init_flash+0x70>)
  401928:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  40192c:	601a      	str	r2, [r3, #0]
  40192e:	e002      	b.n	401936 <system_init_flash+0x62>
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401930:	4b04      	ldr	r3, [pc, #16]	; (401944 <system_init_flash+0x70>)
  401932:	4a0c      	ldr	r2, [pc, #48]	; (401964 <system_init_flash+0x90>)
  401934:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401936:	370c      	adds	r7, #12
  401938:	46bd      	mov	sp, r7
  40193a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40193e:	4770      	bx	lr
  401940:	01312cff 	.word	0x01312cff
  401944:	400e0c00 	.word	0x400e0c00
  401948:	026259ff 	.word	0x026259ff
  40194c:	04000100 	.word	0x04000100
  401950:	039386ff 	.word	0x039386ff
  401954:	04000200 	.word	0x04000200
  401958:	04c4b3ff 	.word	0x04c4b3ff
  40195c:	04000300 	.word	0x04000300
  401960:	05f5e0ff 	.word	0x05f5e0ff
  401964:	04000500 	.word	0x04000500

00401968 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  401968:	b480      	push	{r7}
  40196a:	b085      	sub	sp, #20
  40196c:	af00      	add	r7, sp, #0
  40196e:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  401970:	4b10      	ldr	r3, [pc, #64]	; (4019b4 <_sbrk+0x4c>)
  401972:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  401974:	4b10      	ldr	r3, [pc, #64]	; (4019b8 <_sbrk+0x50>)
  401976:	681b      	ldr	r3, [r3, #0]
  401978:	2b00      	cmp	r3, #0
  40197a:	d102      	bne.n	401982 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  40197c:	4b0e      	ldr	r3, [pc, #56]	; (4019b8 <_sbrk+0x50>)
  40197e:	4a0f      	ldr	r2, [pc, #60]	; (4019bc <_sbrk+0x54>)
  401980:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  401982:	4b0d      	ldr	r3, [pc, #52]	; (4019b8 <_sbrk+0x50>)
  401984:	681b      	ldr	r3, [r3, #0]
  401986:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  401988:	68ba      	ldr	r2, [r7, #8]
  40198a:	687b      	ldr	r3, [r7, #4]
  40198c:	441a      	add	r2, r3
  40198e:	68fb      	ldr	r3, [r7, #12]
  401990:	429a      	cmp	r2, r3
  401992:	dd02      	ble.n	40199a <_sbrk+0x32>
		return (caddr_t) -1;	
  401994:	f04f 33ff 	mov.w	r3, #4294967295
  401998:	e006      	b.n	4019a8 <_sbrk+0x40>
	}

	heap += incr;
  40199a:	4b07      	ldr	r3, [pc, #28]	; (4019b8 <_sbrk+0x50>)
  40199c:	681a      	ldr	r2, [r3, #0]
  40199e:	687b      	ldr	r3, [r7, #4]
  4019a0:	4413      	add	r3, r2
  4019a2:	4a05      	ldr	r2, [pc, #20]	; (4019b8 <_sbrk+0x50>)
  4019a4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  4019a6:	68bb      	ldr	r3, [r7, #8]
}
  4019a8:	4618      	mov	r0, r3
  4019aa:	3714      	adds	r7, #20
  4019ac:	46bd      	mov	sp, r7
  4019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019b2:	4770      	bx	lr
  4019b4:	2045fffc 	.word	0x2045fffc
  4019b8:	2040094c 	.word	0x2040094c
  4019bc:	20403378 	.word	0x20403378

004019c0 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  4019c0:	b480      	push	{r7}
  4019c2:	b083      	sub	sp, #12
  4019c4:	af00      	add	r7, sp, #0
  4019c6:	6078      	str	r0, [r7, #4]
	return -1;
  4019c8:	f04f 33ff 	mov.w	r3, #4294967295
}
  4019cc:	4618      	mov	r0, r3
  4019ce:	370c      	adds	r7, #12
  4019d0:	46bd      	mov	sp, r7
  4019d2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019d6:	4770      	bx	lr

004019d8 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  4019d8:	b480      	push	{r7}
  4019da:	b083      	sub	sp, #12
  4019dc:	af00      	add	r7, sp, #0
  4019de:	6078      	str	r0, [r7, #4]
  4019e0:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  4019e2:	683b      	ldr	r3, [r7, #0]
  4019e4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4019e8:	605a      	str	r2, [r3, #4]

	return 0;
  4019ea:	2300      	movs	r3, #0
}
  4019ec:	4618      	mov	r0, r3
  4019ee:	370c      	adds	r7, #12
  4019f0:	46bd      	mov	sp, r7
  4019f2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019f6:	4770      	bx	lr

004019f8 <_isatty>:

extern int _isatty(int file)
{
  4019f8:	b480      	push	{r7}
  4019fa:	b083      	sub	sp, #12
  4019fc:	af00      	add	r7, sp, #0
  4019fe:	6078      	str	r0, [r7, #4]
	return 1;
  401a00:	2301      	movs	r3, #1
}
  401a02:	4618      	mov	r0, r3
  401a04:	370c      	adds	r7, #12
  401a06:	46bd      	mov	sp, r7
  401a08:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a0c:	4770      	bx	lr
  401a0e:	bf00      	nop

00401a10 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  401a10:	b480      	push	{r7}
  401a12:	b085      	sub	sp, #20
  401a14:	af00      	add	r7, sp, #0
  401a16:	60f8      	str	r0, [r7, #12]
  401a18:	60b9      	str	r1, [r7, #8]
  401a1a:	607a      	str	r2, [r7, #4]
	return 0;
  401a1c:	2300      	movs	r3, #0
}
  401a1e:	4618      	mov	r0, r3
  401a20:	3714      	adds	r7, #20
  401a22:	46bd      	mov	sp, r7
  401a24:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a28:	4770      	bx	lr
  401a2a:	bf00      	nop

00401a2c <PCA9952_write_reg>:
 *
 * \param reg_index Register address. Use macros as defined in the header file.
 * \param data Data that should be written to the device register.
 */
void PCA9952_write_reg(unsigned char topBotn, uint8_t reg_index, uint8_t data)
{
  401a2c:	b580      	push	{r7, lr}
  401a2e:	b088      	sub	sp, #32
  401a30:	af00      	add	r7, sp, #0
  401a32:	4603      	mov	r3, r0
  401a34:	71fb      	strb	r3, [r7, #7]
  401a36:	460b      	mov	r3, r1
  401a38:	71bb      	strb	r3, [r7, #6]
  401a3a:	4613      	mov	r3, r2
  401a3c:	717b      	strb	r3, [r7, #5]
	uint8_t pack[2];
	twihs_packet_t twi_package;

	pack[0] = reg_index;
  401a3e:	79bb      	ldrb	r3, [r7, #6]
  401a40:	773b      	strb	r3, [r7, #28]
	pack[1] = data;
  401a42:	797b      	ldrb	r3, [r7, #5]
  401a44:	777b      	strb	r3, [r7, #29]

//7apr15	twi_package.chip = PCA9952_TWI_ADDRESS;

	if (topBotn == LED_TOP)
  401a46:	79fb      	ldrb	r3, [r7, #7]
  401a48:	2b00      	cmp	r3, #0
  401a4a:	d102      	bne.n	401a52 <PCA9952_write_reg+0x26>
	{
		twi_package.chip = PCA9952_U7_TOPDRIVE_TWI_ADDRESS;
  401a4c:	2360      	movs	r3, #96	; 0x60
  401a4e:	763b      	strb	r3, [r7, #24]
  401a50:	e004      	b.n	401a5c <PCA9952_write_reg+0x30>
	}
	else if (topBotn == LED_BOTTOM)
  401a52:	79fb      	ldrb	r3, [r7, #7]
  401a54:	2b01      	cmp	r3, #1
  401a56:	d101      	bne.n	401a5c <PCA9952_write_reg+0x30>
	{
		twi_package.chip = PCA9952_U8_BOTDRIVE_TWI_ADDRESS;
  401a58:	2361      	movs	r3, #97	; 0x61
  401a5a:	763b      	strb	r3, [r7, #24]
	}

	twi_package.addr[0] = 0;		//is this right? 8feb16
  401a5c:	2300      	movs	r3, #0
  401a5e:	723b      	strb	r3, [r7, #8]
	twi_package.addr[1] = 0;		//is this right? 8feb16
  401a60:	2300      	movs	r3, #0
  401a62:	727b      	strb	r3, [r7, #9]
	twi_package.addr[2] = 0;		//is this right? 8feb16
  401a64:	2300      	movs	r3, #0
  401a66:	72bb      	strb	r3, [r7, #10]
	twi_package.addr_length = 0;
  401a68:	2300      	movs	r3, #0
  401a6a:	60fb      	str	r3, [r7, #12]
	twi_package.buffer = &pack;
  401a6c:	f107 031c 	add.w	r3, r7, #28
  401a70:	613b      	str	r3, [r7, #16]
	twi_package.length = sizeof(pack);
  401a72:	2302      	movs	r3, #2
  401a74:	617b      	str	r3, [r7, #20]

	while(twihs_master_write(PCA9952_TWI, &twi_package)!=TWIHS_SUCCESS);
  401a76:	bf00      	nop
  401a78:	f107 0308 	add.w	r3, r7, #8
  401a7c:	4805      	ldr	r0, [pc, #20]	; (401a94 <PCA9952_write_reg+0x68>)
  401a7e:	4619      	mov	r1, r3
  401a80:	4b05      	ldr	r3, [pc, #20]	; (401a98 <PCA9952_write_reg+0x6c>)
  401a82:	4798      	blx	r3
  401a84:	4603      	mov	r3, r0
  401a86:	2b00      	cmp	r3, #0
  401a88:	d1f6      	bne.n	401a78 <PCA9952_write_reg+0x4c>

	return;
  401a8a:	bf00      	nop
}
  401a8c:	3720      	adds	r7, #32
  401a8e:	46bd      	mov	sp, r7
  401a90:	bd80      	pop	{r7, pc}
  401a92:	bf00      	nop
  401a94:	40018000 	.word	0x40018000
  401a98:	004011ed 	.word	0x004011ed

00401a9c <PCA9952_read_reg>:
 *
 * \param reg_index Register address.
 * \returns Register content.
 */
uint8_t PCA9952_read_reg(unsigned char topBotn, uint8_t reg_index)
{
  401a9c:	b580      	push	{r7, lr}
  401a9e:	b088      	sub	sp, #32
  401aa0:	af00      	add	r7, sp, #0
  401aa2:	4603      	mov	r3, r0
  401aa4:	460a      	mov	r2, r1
  401aa6:	71fb      	strb	r3, [r7, #7]
  401aa8:	4613      	mov	r3, r2
  401aaa:	71bb      	strb	r3, [r7, #6]
	uint8_t data;
	twihs_packet_t twi_package;

//7apr15	twi_package.chip = PCA9952_TWI_ADDRESS;

	if (topBotn == LED_TOP)
  401aac:	79fb      	ldrb	r3, [r7, #7]
  401aae:	2b00      	cmp	r3, #0
  401ab0:	d102      	bne.n	401ab8 <PCA9952_read_reg+0x1c>
	{
		twi_package.chip = PCA9952_U7_TOPDRIVE_TWI_ADDRESS;
  401ab2:	2360      	movs	r3, #96	; 0x60
  401ab4:	763b      	strb	r3, [r7, #24]
  401ab6:	e004      	b.n	401ac2 <PCA9952_read_reg+0x26>
	}
	else if (topBotn == LED_BOTTOM)
  401ab8:	79fb      	ldrb	r3, [r7, #7]
  401aba:	2b01      	cmp	r3, #1
  401abc:	d101      	bne.n	401ac2 <PCA9952_read_reg+0x26>
	{
		twi_package.chip = PCA9952_U8_BOTDRIVE_TWI_ADDRESS;
  401abe:	2361      	movs	r3, #97	; 0x61
  401ac0:	763b      	strb	r3, [r7, #24]
	}

	twi_package.addr[0] = 0;		//is this right? 8feb16
  401ac2:	2300      	movs	r3, #0
  401ac4:	723b      	strb	r3, [r7, #8]
	twi_package.addr[1] = 0;		//is this right? 8feb16
  401ac6:	2300      	movs	r3, #0
  401ac8:	727b      	strb	r3, [r7, #9]
	twi_package.addr[2] = 0;		//is this right? 8feb16
  401aca:	2300      	movs	r3, #0
  401acc:	72bb      	strb	r3, [r7, #10]
	twi_package.addr_length = 0;
  401ace:	2300      	movs	r3, #0
  401ad0:	60fb      	str	r3, [r7, #12]
	twi_package.buffer = &reg_index;
  401ad2:	1dbb      	adds	r3, r7, #6
  401ad4:	613b      	str	r3, [r7, #16]
	twi_package.length = 1;
  401ad6:	2301      	movs	r3, #1
  401ad8:	617b      	str	r3, [r7, #20]
	while(twihs_master_write(PCA9952_TWI, &twi_package)!=TWIHS_SUCCESS);
  401ada:	bf00      	nop
  401adc:	f107 0308 	add.w	r3, r7, #8
  401ae0:	480f      	ldr	r0, [pc, #60]	; (401b20 <PCA9952_read_reg+0x84>)
  401ae2:	4619      	mov	r1, r3
  401ae4:	4b0f      	ldr	r3, [pc, #60]	; (401b24 <PCA9952_read_reg+0x88>)
  401ae6:	4798      	blx	r3
  401ae8:	4603      	mov	r3, r0
  401aea:	2b00      	cmp	r3, #0
  401aec:	d1f6      	bne.n	401adc <PCA9952_read_reg+0x40>
	* specified in the datasheet.
	* Also there seems to be a bug in the TWI module or the driver
	* since some delay here (code or real delay) adds about 500us
	* between the write and the next read cycle.
	*/
	mdelay(20);
  401aee:	2014      	movs	r0, #20
  401af0:	4b0d      	ldr	r3, [pc, #52]	; (401b28 <PCA9952_read_reg+0x8c>)
  401af2:	4798      	blx	r3

//7apr15 this was set above, no need to reassign	twi_package.chip = PCA9952_TWI_ADDRESS;
	twi_package.addr_length = 0;
  401af4:	2300      	movs	r3, #0
  401af6:	60fb      	str	r3, [r7, #12]
	twi_package.buffer = &data;
  401af8:	f107 031f 	add.w	r3, r7, #31
  401afc:	613b      	str	r3, [r7, #16]
	twi_package.length = 1;
  401afe:	2301      	movs	r3, #1
  401b00:	617b      	str	r3, [r7, #20]
	while(twihs_master_read(PCA9952_TWI, &twi_package)!=TWIHS_SUCCESS);
  401b02:	bf00      	nop
  401b04:	f107 0308 	add.w	r3, r7, #8
  401b08:	4805      	ldr	r0, [pc, #20]	; (401b20 <PCA9952_read_reg+0x84>)
  401b0a:	4619      	mov	r1, r3
  401b0c:	4b07      	ldr	r3, [pc, #28]	; (401b2c <PCA9952_read_reg+0x90>)
  401b0e:	4798      	blx	r3
  401b10:	4603      	mov	r3, r0
  401b12:	2b00      	cmp	r3, #0
  401b14:	d1f6      	bne.n	401b04 <PCA9952_read_reg+0x68>

	return data;
  401b16:	7ffb      	ldrb	r3, [r7, #31]
}
  401b18:	4618      	mov	r0, r3
  401b1a:	3720      	adds	r7, #32
  401b1c:	46bd      	mov	sp, r7
  401b1e:	bd80      	pop	{r7, pc}
  401b20:	40018000 	.word	0x40018000
  401b24:	004011ed 	.word	0x004011ed
  401b28:	004021e9 	.word	0x004021e9
  401b2c:	00401105 	.word	0x00401105

00401b30 <PCA9952_init>:


void PCA9952_init(void) //7apr15
{
  401b30:	b580      	push	{r7, lr}
  401b32:	b082      	sub	sp, #8
  401b34:	af00      	add	r7, sp, #0
	/* Store cpu frequency locally*/
//7apr15	cpu_hz = fcpu;

	//Note output is off at the chip level before coming into this routine, LED_OEn set high before calling this function from main()

	PCA9952_write_reg(LED_TOP, PCA9952_MODE1, 0);		//No autoincrement, normal mode not sleep, does not respond to sub or allcall addresses
  401b36:	2000      	movs	r0, #0
  401b38:	2100      	movs	r1, #0
  401b3a:	2200      	movs	r2, #0
  401b3c:	4b2e      	ldr	r3, [pc, #184]	; (401bf8 <PCA9952_init+0xc8>)
  401b3e:	4798      	blx	r3
	PCA9952_write_reg(LED_TOP, PCA9952_MODE2, 0);		//Dimming not blinking, change on stop not ack (don't really care but have to pick something)
  401b40:	2000      	movs	r0, #0
  401b42:	2101      	movs	r1, #1
  401b44:	2200      	movs	r2, #0
  401b46:	4b2c      	ldr	r3, [pc, #176]	; (401bf8 <PCA9952_init+0xc8>)
  401b48:	4798      	blx	r3
	PCA9952_write_reg(LED_TOP, PCA9952_IREFALL, LED_DRIVER_CURRENT); //9apr15 drive at half current for now, power supply circuit needs modification
  401b4a:	2000      	movs	r0, #0
  401b4c:	2143      	movs	r1, #67	; 0x43
  401b4e:	22c8      	movs	r2, #200	; 0xc8
  401b50:	4b29      	ldr	r3, [pc, #164]	; (401bf8 <PCA9952_init+0xc8>)
  401b52:	4798      	blx	r3
	PCA9952_write_reg(LED_TOP, PCA9952_LEDOUT0, 0);		//Setting all channels off for now
  401b54:	2000      	movs	r0, #0
  401b56:	2102      	movs	r1, #2
  401b58:	2200      	movs	r2, #0
  401b5a:	4b27      	ldr	r3, [pc, #156]	; (401bf8 <PCA9952_init+0xc8>)
  401b5c:	4798      	blx	r3
	PCA9952_write_reg(LED_TOP, PCA9952_LEDOUT1, 0);
  401b5e:	2000      	movs	r0, #0
  401b60:	2103      	movs	r1, #3
  401b62:	2200      	movs	r2, #0
  401b64:	4b24      	ldr	r3, [pc, #144]	; (401bf8 <PCA9952_init+0xc8>)
  401b66:	4798      	blx	r3
	PCA9952_write_reg(LED_TOP, PCA9952_LEDOUT2, 0);
  401b68:	2000      	movs	r0, #0
  401b6a:	2104      	movs	r1, #4
  401b6c:	2200      	movs	r2, #0
  401b6e:	4b22      	ldr	r3, [pc, #136]	; (401bf8 <PCA9952_init+0xc8>)
  401b70:	4798      	blx	r3
	PCA9952_write_reg(LED_TOP, PCA9952_LEDOUT3, 0);
  401b72:	2000      	movs	r0, #0
  401b74:	2105      	movs	r1, #5
  401b76:	2200      	movs	r2, #0
  401b78:	4b1f      	ldr	r3, [pc, #124]	; (401bf8 <PCA9952_init+0xc8>)
  401b7a:	4798      	blx	r3

	tmp1 = PCA9952_read_reg(LED_TOP, PCA9952_EFLAG0);	//TODO: just see what we get, will need to weave error checking into this system later
  401b7c:	2000      	movs	r0, #0
  401b7e:	2144      	movs	r1, #68	; 0x44
  401b80:	4b1e      	ldr	r3, [pc, #120]	; (401bfc <PCA9952_init+0xcc>)
  401b82:	4798      	blx	r3
  401b84:	4603      	mov	r3, r0
  401b86:	71fb      	strb	r3, [r7, #7]
	tmp2 = PCA9952_read_reg(LED_TOP, PCA9952_EFLAG1);
  401b88:	2000      	movs	r0, #0
  401b8a:	2145      	movs	r1, #69	; 0x45
  401b8c:	4b1b      	ldr	r3, [pc, #108]	; (401bfc <PCA9952_init+0xcc>)
  401b8e:	4798      	blx	r3
  401b90:	4603      	mov	r3, r0
  401b92:	71bb      	strb	r3, [r7, #6]

	PCA9952_write_reg(LED_BOTTOM, PCA9952_MODE1, 0);		//No autoincrement, normal mode not sleep, does not respond to sub or allcall addresses
  401b94:	2001      	movs	r0, #1
  401b96:	2100      	movs	r1, #0
  401b98:	2200      	movs	r2, #0
  401b9a:	4b17      	ldr	r3, [pc, #92]	; (401bf8 <PCA9952_init+0xc8>)
  401b9c:	4798      	blx	r3
	PCA9952_write_reg(LED_BOTTOM, PCA9952_MODE2, 0);		//Dimming not blinking, change on stop not ack (don't really care but have to pick something)
  401b9e:	2001      	movs	r0, #1
  401ba0:	2101      	movs	r1, #1
  401ba2:	2200      	movs	r2, #0
  401ba4:	4b14      	ldr	r3, [pc, #80]	; (401bf8 <PCA9952_init+0xc8>)
  401ba6:	4798      	blx	r3
	PCA9952_write_reg(LED_BOTTOM, PCA9952_IREFALL, LED_DRIVER_CURRENT); //9apr15 drive at half current for now, power supply circuit needs modification
  401ba8:	2001      	movs	r0, #1
  401baa:	2143      	movs	r1, #67	; 0x43
  401bac:	22c8      	movs	r2, #200	; 0xc8
  401bae:	4b12      	ldr	r3, [pc, #72]	; (401bf8 <PCA9952_init+0xc8>)
  401bb0:	4798      	blx	r3
	PCA9952_write_reg(LED_BOTTOM, PCA9952_LEDOUT0, 0);		//Setting all channels off for now
  401bb2:	2001      	movs	r0, #1
  401bb4:	2102      	movs	r1, #2
  401bb6:	2200      	movs	r2, #0
  401bb8:	4b0f      	ldr	r3, [pc, #60]	; (401bf8 <PCA9952_init+0xc8>)
  401bba:	4798      	blx	r3
	PCA9952_write_reg(LED_BOTTOM, PCA9952_LEDOUT1, 0);
  401bbc:	2001      	movs	r0, #1
  401bbe:	2103      	movs	r1, #3
  401bc0:	2200      	movs	r2, #0
  401bc2:	4b0d      	ldr	r3, [pc, #52]	; (401bf8 <PCA9952_init+0xc8>)
  401bc4:	4798      	blx	r3
	PCA9952_write_reg(LED_BOTTOM, PCA9952_LEDOUT2, 0);
  401bc6:	2001      	movs	r0, #1
  401bc8:	2104      	movs	r1, #4
  401bca:	2200      	movs	r2, #0
  401bcc:	4b0a      	ldr	r3, [pc, #40]	; (401bf8 <PCA9952_init+0xc8>)
  401bce:	4798      	blx	r3
	PCA9952_write_reg(LED_BOTTOM, PCA9952_LEDOUT3, 0);
  401bd0:	2001      	movs	r0, #1
  401bd2:	2105      	movs	r1, #5
  401bd4:	2200      	movs	r2, #0
  401bd6:	4b08      	ldr	r3, [pc, #32]	; (401bf8 <PCA9952_init+0xc8>)
  401bd8:	4798      	blx	r3

	tmp3 = PCA9952_read_reg(LED_BOTTOM, PCA9952_EFLAG0);	//TODO: just see what we get, will need to weave error checking into this system later
  401bda:	2001      	movs	r0, #1
  401bdc:	2144      	movs	r1, #68	; 0x44
  401bde:	4b07      	ldr	r3, [pc, #28]	; (401bfc <PCA9952_init+0xcc>)
  401be0:	4798      	blx	r3
  401be2:	4603      	mov	r3, r0
  401be4:	717b      	strb	r3, [r7, #5]
	tmp4 = PCA9952_read_reg(LED_BOTTOM, PCA9952_EFLAG1);
  401be6:	2001      	movs	r0, #1
  401be8:	2145      	movs	r1, #69	; 0x45
  401bea:	4b04      	ldr	r3, [pc, #16]	; (401bfc <PCA9952_init+0xcc>)
  401bec:	4798      	blx	r3
  401bee:	4603      	mov	r3, r0
  401bf0:	713b      	strb	r3, [r7, #4]

}
  401bf2:	3708      	adds	r7, #8
  401bf4:	46bd      	mov	sp, r7
  401bf6:	bd80      	pop	{r7, pc}
  401bf8:	00401a2d 	.word	0x00401a2d
  401bfc:	00401a9d 	.word	0x00401a9d

00401c00 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  401c00:	b480      	push	{r7}
  401c02:	b083      	sub	sp, #12
  401c04:	af00      	add	r7, sp, #0
  401c06:	4603      	mov	r3, r0
  401c08:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401c0a:	4908      	ldr	r1, [pc, #32]	; (401c2c <NVIC_EnableIRQ+0x2c>)
  401c0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401c10:	095b      	lsrs	r3, r3, #5
  401c12:	79fa      	ldrb	r2, [r7, #7]
  401c14:	f002 021f 	and.w	r2, r2, #31
  401c18:	2001      	movs	r0, #1
  401c1a:	fa00 f202 	lsl.w	r2, r0, r2
  401c1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401c22:	370c      	adds	r7, #12
  401c24:	46bd      	mov	sp, r7
  401c26:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c2a:	4770      	bx	lr
  401c2c:	e000e100 	.word	0xe000e100

00401c30 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  401c30:	b480      	push	{r7}
  401c32:	b083      	sub	sp, #12
  401c34:	af00      	add	r7, sp, #0
  401c36:	4603      	mov	r3, r0
  401c38:	6039      	str	r1, [r7, #0]
  401c3a:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  401c3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401c40:	2b00      	cmp	r3, #0
  401c42:	da0b      	bge.n	401c5c <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401c44:	490d      	ldr	r1, [pc, #52]	; (401c7c <NVIC_SetPriority+0x4c>)
  401c46:	79fb      	ldrb	r3, [r7, #7]
  401c48:	f003 030f 	and.w	r3, r3, #15
  401c4c:	3b04      	subs	r3, #4
  401c4e:	683a      	ldr	r2, [r7, #0]
  401c50:	b2d2      	uxtb	r2, r2
  401c52:	0152      	lsls	r2, r2, #5
  401c54:	b2d2      	uxtb	r2, r2
  401c56:	440b      	add	r3, r1
  401c58:	761a      	strb	r2, [r3, #24]
  401c5a:	e009      	b.n	401c70 <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401c5c:	4908      	ldr	r1, [pc, #32]	; (401c80 <NVIC_SetPriority+0x50>)
  401c5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401c62:	683a      	ldr	r2, [r7, #0]
  401c64:	b2d2      	uxtb	r2, r2
  401c66:	0152      	lsls	r2, r2, #5
  401c68:	b2d2      	uxtb	r2, r2
  401c6a:	440b      	add	r3, r1
  401c6c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  401c70:	370c      	adds	r7, #12
  401c72:	46bd      	mov	sp, r7
  401c74:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c78:	4770      	bx	lr
  401c7a:	bf00      	nop
  401c7c:	e000ed00 	.word	0xe000ed00
  401c80:	e000e100 	.word	0xe000e100

00401c84 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  401c84:	b580      	push	{r7, lr}
  401c86:	b082      	sub	sp, #8
  401c88:	af00      	add	r7, sp, #0
  401c8a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
  401c8c:	687b      	ldr	r3, [r7, #4]
  401c8e:	3b01      	subs	r3, #1
  401c90:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
  401c94:	d301      	bcc.n	401c9a <SysTick_Config+0x16>
  401c96:	2301      	movs	r3, #1
  401c98:	e00f      	b.n	401cba <SysTick_Config+0x36>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  401c9a:	4a0a      	ldr	r2, [pc, #40]	; (401cc4 <SysTick_Config+0x40>)
  401c9c:	687b      	ldr	r3, [r7, #4]
  401c9e:	3b01      	subs	r3, #1
  401ca0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  401ca2:	f04f 30ff 	mov.w	r0, #4294967295
  401ca6:	2107      	movs	r1, #7
  401ca8:	4b07      	ldr	r3, [pc, #28]	; (401cc8 <SysTick_Config+0x44>)
  401caa:	4798      	blx	r3
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  401cac:	4b05      	ldr	r3, [pc, #20]	; (401cc4 <SysTick_Config+0x40>)
  401cae:	2200      	movs	r2, #0
  401cb0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  401cb2:	4b04      	ldr	r3, [pc, #16]	; (401cc4 <SysTick_Config+0x40>)
  401cb4:	2207      	movs	r2, #7
  401cb6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
  401cb8:	2300      	movs	r3, #0
}
  401cba:	4618      	mov	r0, r3
  401cbc:	3708      	adds	r7, #8
  401cbe:	46bd      	mov	sp, r7
  401cc0:	bd80      	pop	{r7, pc}
  401cc2:	bf00      	nop
  401cc4:	e000e010 	.word	0xe000e010
  401cc8:	00401c31 	.word	0x00401c31

00401ccc <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  401ccc:	b480      	push	{r7}
  401cce:	b083      	sub	sp, #12
  401cd0:	af00      	add	r7, sp, #0
  401cd2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401cd4:	687b      	ldr	r3, [r7, #4]
  401cd6:	2b07      	cmp	r3, #7
  401cd8:	d825      	bhi.n	401d26 <osc_get_rate+0x5a>
  401cda:	a201      	add	r2, pc, #4	; (adr r2, 401ce0 <osc_get_rate+0x14>)
  401cdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401ce0:	00401d01 	.word	0x00401d01
  401ce4:	00401d07 	.word	0x00401d07
  401ce8:	00401d0d 	.word	0x00401d0d
  401cec:	00401d13 	.word	0x00401d13
  401cf0:	00401d17 	.word	0x00401d17
  401cf4:	00401d1b 	.word	0x00401d1b
  401cf8:	00401d1f 	.word	0x00401d1f
  401cfc:	00401d23 	.word	0x00401d23
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  401d00:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401d04:	e010      	b.n	401d28 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  401d06:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401d0a:	e00d      	b.n	401d28 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  401d0c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401d10:	e00a      	b.n	401d28 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  401d12:	4b08      	ldr	r3, [pc, #32]	; (401d34 <osc_get_rate+0x68>)
  401d14:	e008      	b.n	401d28 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  401d16:	4b08      	ldr	r3, [pc, #32]	; (401d38 <osc_get_rate+0x6c>)
  401d18:	e006      	b.n	401d28 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  401d1a:	4b08      	ldr	r3, [pc, #32]	; (401d3c <osc_get_rate+0x70>)
  401d1c:	e004      	b.n	401d28 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  401d1e:	4b08      	ldr	r3, [pc, #32]	; (401d40 <osc_get_rate+0x74>)
  401d20:	e002      	b.n	401d28 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  401d22:	4b06      	ldr	r3, [pc, #24]	; (401d3c <osc_get_rate+0x70>)
  401d24:	e000      	b.n	401d28 <osc_get_rate+0x5c>
	}

	return 0;
  401d26:	2300      	movs	r3, #0
}
  401d28:	4618      	mov	r0, r3
  401d2a:	370c      	adds	r7, #12
  401d2c:	46bd      	mov	sp, r7
  401d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d32:	4770      	bx	lr
  401d34:	003d0900 	.word	0x003d0900
  401d38:	007a1200 	.word	0x007a1200
  401d3c:	00b71b00 	.word	0x00b71b00
  401d40:	00f42400 	.word	0x00f42400

00401d44 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  401d44:	b580      	push	{r7, lr}
  401d46:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  401d48:	2006      	movs	r0, #6
  401d4a:	4b05      	ldr	r3, [pc, #20]	; (401d60 <sysclk_get_main_hz+0x1c>)
  401d4c:	4798      	blx	r3
  401d4e:	4602      	mov	r2, r0
  401d50:	4613      	mov	r3, r2
  401d52:	009b      	lsls	r3, r3, #2
  401d54:	4413      	add	r3, r2
  401d56:	009a      	lsls	r2, r3, #2
  401d58:	4413      	add	r3, r2
  401d5a:	089b      	lsrs	r3, r3, #2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  401d5c:	4618      	mov	r0, r3
  401d5e:	bd80      	pop	{r7, pc}
  401d60:	00401ccd 	.word	0x00401ccd

00401d64 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  401d64:	b580      	push	{r7, lr}
  401d66:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  401d68:	4b02      	ldr	r3, [pc, #8]	; (401d74 <sysclk_get_cpu_hz+0x10>)
  401d6a:	4798      	blx	r3
  401d6c:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  401d6e:	4618      	mov	r0, r3
  401d70:	bd80      	pop	{r7, pc}
  401d72:	bf00      	nop
  401d74:	00401d45 	.word	0x00401d45

00401d78 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  401d78:	b580      	push	{r7, lr}
  401d7a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  401d7c:	4b02      	ldr	r3, [pc, #8]	; (401d88 <sysclk_get_peripheral_hz+0x10>)
  401d7e:	4798      	blx	r3
  401d80:	4603      	mov	r3, r0
		(((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 : (1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos))) * CONFIG_SYSCLK_DIV);
}
  401d82:	4618      	mov	r0, r3
  401d84:	bd80      	pop	{r7, pc}
  401d86:	bf00      	nop
  401d88:	00401d45 	.word	0x00401d45

00401d8c <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  401d8c:	b580      	push	{r7, lr}
  401d8e:	b082      	sub	sp, #8
  401d90:	af00      	add	r7, sp, #0
  401d92:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  401d94:	6878      	ldr	r0, [r7, #4]
  401d96:	4b02      	ldr	r3, [pc, #8]	; (401da0 <sysclk_enable_peripheral_clock+0x14>)
  401d98:	4798      	blx	r3
}
  401d9a:	3708      	adds	r7, #8
  401d9c:	46bd      	mov	sp, r7
  401d9e:	bd80      	pop	{r7, pc}
  401da0:	00400f39 	.word	0x00400f39

00401da4 <ioport_toggle_pin_level>:
 * an output.
 *
 * \param pin IOPORT pin to toggle
 */
static inline void ioport_toggle_pin_level(ioport_pin_t pin)
{
  401da4:	b480      	push	{r7}
  401da6:	b08b      	sub	sp, #44	; 0x2c
  401da8:	af00      	add	r7, sp, #0
  401daa:	6078      	str	r0, [r7, #4]
  401dac:	687b      	ldr	r3, [r7, #4]
  401dae:	627b      	str	r3, [r7, #36]	; 0x24
  401db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401db2:	623b      	str	r3, [r7, #32]
  401db4:	6a3b      	ldr	r3, [r7, #32]
  401db6:	61fb      	str	r3, [r7, #28]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  401db8:	69fb      	ldr	r3, [r7, #28]
  401dba:	095b      	lsrs	r3, r3, #5
  401dbc:	61bb      	str	r3, [r7, #24]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401dbe:	69ba      	ldr	r2, [r7, #24]
  401dc0:	4b12      	ldr	r3, [pc, #72]	; (401e0c <ioport_toggle_pin_level+0x68>)
  401dc2:	4413      	add	r3, r2
  401dc4:	025b      	lsls	r3, r3, #9
	return arch_ioport_port_to_base(port)->PIO_PDSR & mask;
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
  401dc6:	617b      	str	r3, [r7, #20]
  401dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401dca:	613b      	str	r3, [r7, #16]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  401dcc:	693b      	ldr	r3, [r7, #16]
  401dce:	f003 031f 	and.w	r3, r3, #31
  401dd2:	2201      	movs	r2, #1
  401dd4:	fa02 f303 	lsl.w	r3, r2, r3
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);
  401dd8:	60fb      	str	r3, [r7, #12]

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  401dda:	697b      	ldr	r3, [r7, #20]
  401ddc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
  401dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401de0:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  401de2:	68bb      	ldr	r3, [r7, #8]
  401de4:	f003 031f 	and.w	r3, r3, #31
  401de8:	2101      	movs	r1, #1
  401dea:	fa01 f303 	lsl.w	r3, r1, r3
__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  401dee:	4013      	ands	r3, r2
  401df0:	2b00      	cmp	r3, #0
  401df2:	d003      	beq.n	401dfc <ioport_toggle_pin_level+0x58>
		port->PIO_CODR = mask;
  401df4:	697b      	ldr	r3, [r7, #20]
  401df6:	68fa      	ldr	r2, [r7, #12]
  401df8:	635a      	str	r2, [r3, #52]	; 0x34
  401dfa:	e002      	b.n	401e02 <ioport_toggle_pin_level+0x5e>
	} else {
		port->PIO_SODR = mask;
  401dfc:	697b      	ldr	r3, [r7, #20]
  401dfe:	68fa      	ldr	r2, [r7, #12]
  401e00:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_toggle_pin_level(pin);
}
  401e02:	372c      	adds	r7, #44	; 0x2c
  401e04:	46bd      	mov	sp, r7
  401e06:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e0a:	4770      	bx	lr
  401e0c:	00200707 	.word	0x00200707

00401e10 <usart_serial_init>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
  401e10:	b580      	push	{r7, lr}
  401e12:	b08c      	sub	sp, #48	; 0x30
  401e14:	af00      	add	r7, sp, #0
  401e16:	6078      	str	r0, [r7, #4]
  401e18:	6039      	str	r1, [r7, #0]
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  401e1a:	4b48      	ldr	r3, [pc, #288]	; (401f3c <usart_serial_init+0x12c>)
  401e1c:	4798      	blx	r3
  401e1e:	4603      	mov	r3, r0
  401e20:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  401e22:	683b      	ldr	r3, [r7, #0]
  401e24:	681b      	ldr	r3, [r3, #0]
  401e26:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  401e28:	683b      	ldr	r3, [r7, #0]
  401e2a:	689b      	ldr	r3, [r3, #8]
  401e2c:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  401e2e:	683b      	ldr	r3, [r7, #0]
  401e30:	681b      	ldr	r3, [r3, #0]
  401e32:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  401e34:	683b      	ldr	r3, [r7, #0]
  401e36:	685b      	ldr	r3, [r3, #4]
  401e38:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  401e3a:	683b      	ldr	r3, [r7, #0]
  401e3c:	689b      	ldr	r3, [r3, #8]
  401e3e:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  401e40:	683b      	ldr	r3, [r7, #0]
  401e42:	68db      	ldr	r3, [r3, #12]
  401e44:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  401e46:	2300      	movs	r3, #0
  401e48:	61fb      	str	r3, [r7, #28]
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401e4a:	687b      	ldr	r3, [r7, #4]
  401e4c:	4a3c      	ldr	r2, [pc, #240]	; (401f40 <usart_serial_init+0x130>)
  401e4e:	4293      	cmp	r3, r2
  401e50:	d108      	bne.n	401e64 <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  401e52:	2007      	movs	r0, #7
  401e54:	4b3b      	ldr	r3, [pc, #236]	; (401f44 <usart_serial_init+0x134>)
  401e56:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401e58:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401e5c:	6878      	ldr	r0, [r7, #4]
  401e5e:	4619      	mov	r1, r3
  401e60:	4b39      	ldr	r3, [pc, #228]	; (401f48 <usart_serial_init+0x138>)
  401e62:	4798      	blx	r3
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401e64:	687b      	ldr	r3, [r7, #4]
  401e66:	4a39      	ldr	r2, [pc, #228]	; (401f4c <usart_serial_init+0x13c>)
  401e68:	4293      	cmp	r3, r2
  401e6a:	d108      	bne.n	401e7e <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  401e6c:	2008      	movs	r0, #8
  401e6e:	4b35      	ldr	r3, [pc, #212]	; (401f44 <usart_serial_init+0x134>)
  401e70:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401e72:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401e76:	6878      	ldr	r0, [r7, #4]
  401e78:	4619      	mov	r1, r3
  401e7a:	4b33      	ldr	r3, [pc, #204]	; (401f48 <usart_serial_init+0x138>)
  401e7c:	4798      	blx	r3
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  401e7e:	687b      	ldr	r3, [r7, #4]
  401e80:	4a33      	ldr	r2, [pc, #204]	; (401f50 <usart_serial_init+0x140>)
  401e82:	4293      	cmp	r3, r2
  401e84:	d108      	bne.n	401e98 <usart_serial_init+0x88>
		sysclk_enable_peripheral_clock(ID_UART2);
  401e86:	202c      	movs	r0, #44	; 0x2c
  401e88:	4b2e      	ldr	r3, [pc, #184]	; (401f44 <usart_serial_init+0x134>)
  401e8a:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401e8c:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401e90:	6878      	ldr	r0, [r7, #4]
  401e92:	4619      	mov	r1, r3
  401e94:	4b2c      	ldr	r3, [pc, #176]	; (401f48 <usart_serial_init+0x138>)
  401e96:	4798      	blx	r3
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  401e98:	687b      	ldr	r3, [r7, #4]
  401e9a:	4a2e      	ldr	r2, [pc, #184]	; (401f54 <usart_serial_init+0x144>)
  401e9c:	4293      	cmp	r3, r2
  401e9e:	d108      	bne.n	401eb2 <usart_serial_init+0xa2>
		sysclk_enable_peripheral_clock(ID_UART3);
  401ea0:	202d      	movs	r0, #45	; 0x2d
  401ea2:	4b28      	ldr	r3, [pc, #160]	; (401f44 <usart_serial_init+0x134>)
  401ea4:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401ea6:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401eaa:	6878      	ldr	r0, [r7, #4]
  401eac:	4619      	mov	r1, r3
  401eae:	4b26      	ldr	r3, [pc, #152]	; (401f48 <usart_serial_init+0x138>)
  401eb0:	4798      	blx	r3
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401eb2:	687b      	ldr	r3, [r7, #4]
  401eb4:	4a28      	ldr	r2, [pc, #160]	; (401f58 <usart_serial_init+0x148>)
  401eb6:	4293      	cmp	r3, r2
  401eb8:	d111      	bne.n	401ede <usart_serial_init+0xce>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM0);
		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART0);
  401eba:	200d      	movs	r0, #13
  401ebc:	4b21      	ldr	r3, [pc, #132]	; (401f44 <usart_serial_init+0x134>)
  401ebe:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  401ec0:	4b1e      	ldr	r3, [pc, #120]	; (401f3c <usart_serial_init+0x12c>)
  401ec2:	4798      	blx	r3
  401ec4:	4602      	mov	r2, r0
  401ec6:	f107 030c 	add.w	r3, r7, #12
  401eca:	6878      	ldr	r0, [r7, #4]
  401ecc:	4619      	mov	r1, r3
  401ece:	4b23      	ldr	r3, [pc, #140]	; (401f5c <usart_serial_init+0x14c>)
  401ed0:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  401ed2:	6878      	ldr	r0, [r7, #4]
  401ed4:	4b22      	ldr	r3, [pc, #136]	; (401f60 <usart_serial_init+0x150>)
  401ed6:	4798      	blx	r3
		usart_enable_rx(p_usart);
  401ed8:	6878      	ldr	r0, [r7, #4]
  401eda:	4b22      	ldr	r3, [pc, #136]	; (401f64 <usart_serial_init+0x154>)
  401edc:	4798      	blx	r3
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401ede:	687b      	ldr	r3, [r7, #4]
  401ee0:	4a21      	ldr	r2, [pc, #132]	; (401f68 <usart_serial_init+0x158>)
  401ee2:	4293      	cmp	r3, r2
  401ee4:	d111      	bne.n	401f0a <usart_serial_init+0xfa>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM1);
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
  401ee6:	200e      	movs	r0, #14
  401ee8:	4b16      	ldr	r3, [pc, #88]	; (401f44 <usart_serial_init+0x134>)
  401eea:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  401eec:	4b13      	ldr	r3, [pc, #76]	; (401f3c <usart_serial_init+0x12c>)
  401eee:	4798      	blx	r3
  401ef0:	4602      	mov	r2, r0
  401ef2:	f107 030c 	add.w	r3, r7, #12
  401ef6:	6878      	ldr	r0, [r7, #4]
  401ef8:	4619      	mov	r1, r3
  401efa:	4b18      	ldr	r3, [pc, #96]	; (401f5c <usart_serial_init+0x14c>)
  401efc:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  401efe:	6878      	ldr	r0, [r7, #4]
  401f00:	4b17      	ldr	r3, [pc, #92]	; (401f60 <usart_serial_init+0x150>)
  401f02:	4798      	blx	r3
		usart_enable_rx(p_usart);
  401f04:	6878      	ldr	r0, [r7, #4]
  401f06:	4b17      	ldr	r3, [pc, #92]	; (401f64 <usart_serial_init+0x154>)
  401f08:	4798      	blx	r3
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401f0a:	687b      	ldr	r3, [r7, #4]
  401f0c:	4a17      	ldr	r2, [pc, #92]	; (401f6c <usart_serial_init+0x15c>)
  401f0e:	4293      	cmp	r3, r2
  401f10:	d111      	bne.n	401f36 <usart_serial_init+0x126>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM2);
		flexcom_set_opmode(FLEXCOM2, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART2);
  401f12:	200f      	movs	r0, #15
  401f14:	4b0b      	ldr	r3, [pc, #44]	; (401f44 <usart_serial_init+0x134>)
  401f16:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  401f18:	4b08      	ldr	r3, [pc, #32]	; (401f3c <usart_serial_init+0x12c>)
  401f1a:	4798      	blx	r3
  401f1c:	4602      	mov	r2, r0
  401f1e:	f107 030c 	add.w	r3, r7, #12
  401f22:	6878      	ldr	r0, [r7, #4]
  401f24:	4619      	mov	r1, r3
  401f26:	4b0d      	ldr	r3, [pc, #52]	; (401f5c <usart_serial_init+0x14c>)
  401f28:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  401f2a:	6878      	ldr	r0, [r7, #4]
  401f2c:	4b0c      	ldr	r3, [pc, #48]	; (401f60 <usart_serial_init+0x150>)
  401f2e:	4798      	blx	r3
		usart_enable_rx(p_usart);
  401f30:	6878      	ldr	r0, [r7, #4]
  401f32:	4b0c      	ldr	r3, [pc, #48]	; (401f64 <usart_serial_init+0x154>)
  401f34:	4798      	blx	r3
	}
# endif

#endif /* ifdef USART */

}
  401f36:	3730      	adds	r7, #48	; 0x30
  401f38:	46bd      	mov	sp, r7
  401f3a:	bd80      	pop	{r7, pc}
  401f3c:	00401d79 	.word	0x00401d79
  401f40:	400e0800 	.word	0x400e0800
  401f44:	00401d8d 	.word	0x00401d8d
  401f48:	004012e5 	.word	0x004012e5
  401f4c:	400e0a00 	.word	0x400e0a00
  401f50:	400e1a00 	.word	0x400e1a00
  401f54:	400e1c00 	.word	0x400e1c00
  401f58:	40024000 	.word	0x40024000
  401f5c:	00401481 	.word	0x00401481
  401f60:	00401505 	.word	0x00401505
  401f64:	00401551 	.word	0x00401551
  401f68:	40028000 	.word	0x40028000
  401f6c:	4002c000 	.word	0x4002c000

00401f70 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  401f70:	b580      	push	{r7, lr}
  401f72:	b082      	sub	sp, #8
  401f74:	af00      	add	r7, sp, #0
  401f76:	6078      	str	r0, [r7, #4]
  401f78:	460b      	mov	r3, r1
  401f7a:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401f7c:	687b      	ldr	r3, [r7, #4]
  401f7e:	4a36      	ldr	r2, [pc, #216]	; (402058 <usart_serial_putchar+0xe8>)
  401f80:	4293      	cmp	r3, r2
  401f82:	d10a      	bne.n	401f9a <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  401f84:	bf00      	nop
  401f86:	78fb      	ldrb	r3, [r7, #3]
  401f88:	6878      	ldr	r0, [r7, #4]
  401f8a:	4619      	mov	r1, r3
  401f8c:	4b33      	ldr	r3, [pc, #204]	; (40205c <usart_serial_putchar+0xec>)
  401f8e:	4798      	blx	r3
  401f90:	4603      	mov	r3, r0
  401f92:	2b00      	cmp	r3, #0
  401f94:	d1f7      	bne.n	401f86 <usart_serial_putchar+0x16>
		return 1;
  401f96:	2301      	movs	r3, #1
  401f98:	e05a      	b.n	402050 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401f9a:	687b      	ldr	r3, [r7, #4]
  401f9c:	4a30      	ldr	r2, [pc, #192]	; (402060 <usart_serial_putchar+0xf0>)
  401f9e:	4293      	cmp	r3, r2
  401fa0:	d10a      	bne.n	401fb8 <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  401fa2:	bf00      	nop
  401fa4:	78fb      	ldrb	r3, [r7, #3]
  401fa6:	6878      	ldr	r0, [r7, #4]
  401fa8:	4619      	mov	r1, r3
  401faa:	4b2c      	ldr	r3, [pc, #176]	; (40205c <usart_serial_putchar+0xec>)
  401fac:	4798      	blx	r3
  401fae:	4603      	mov	r3, r0
  401fb0:	2b00      	cmp	r3, #0
  401fb2:	d1f7      	bne.n	401fa4 <usart_serial_putchar+0x34>
		return 1;
  401fb4:	2301      	movs	r3, #1
  401fb6:	e04b      	b.n	402050 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  401fb8:	687b      	ldr	r3, [r7, #4]
  401fba:	4a2a      	ldr	r2, [pc, #168]	; (402064 <usart_serial_putchar+0xf4>)
  401fbc:	4293      	cmp	r3, r2
  401fbe:	d10a      	bne.n	401fd6 <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  401fc0:	bf00      	nop
  401fc2:	78fb      	ldrb	r3, [r7, #3]
  401fc4:	6878      	ldr	r0, [r7, #4]
  401fc6:	4619      	mov	r1, r3
  401fc8:	4b24      	ldr	r3, [pc, #144]	; (40205c <usart_serial_putchar+0xec>)
  401fca:	4798      	blx	r3
  401fcc:	4603      	mov	r3, r0
  401fce:	2b00      	cmp	r3, #0
  401fd0:	d1f7      	bne.n	401fc2 <usart_serial_putchar+0x52>
		return 1;
  401fd2:	2301      	movs	r3, #1
  401fd4:	e03c      	b.n	402050 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  401fd6:	687b      	ldr	r3, [r7, #4]
  401fd8:	4a23      	ldr	r2, [pc, #140]	; (402068 <usart_serial_putchar+0xf8>)
  401fda:	4293      	cmp	r3, r2
  401fdc:	d10a      	bne.n	401ff4 <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  401fde:	bf00      	nop
  401fe0:	78fb      	ldrb	r3, [r7, #3]
  401fe2:	6878      	ldr	r0, [r7, #4]
  401fe4:	4619      	mov	r1, r3
  401fe6:	4b1d      	ldr	r3, [pc, #116]	; (40205c <usart_serial_putchar+0xec>)
  401fe8:	4798      	blx	r3
  401fea:	4603      	mov	r3, r0
  401fec:	2b00      	cmp	r3, #0
  401fee:	d1f7      	bne.n	401fe0 <usart_serial_putchar+0x70>
		return 1;
  401ff0:	2301      	movs	r3, #1
  401ff2:	e02d      	b.n	402050 <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401ff4:	687b      	ldr	r3, [r7, #4]
  401ff6:	4a1d      	ldr	r2, [pc, #116]	; (40206c <usart_serial_putchar+0xfc>)
  401ff8:	4293      	cmp	r3, r2
  401ffa:	d10a      	bne.n	402012 <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  401ffc:	bf00      	nop
  401ffe:	78fb      	ldrb	r3, [r7, #3]
  402000:	6878      	ldr	r0, [r7, #4]
  402002:	4619      	mov	r1, r3
  402004:	4b1a      	ldr	r3, [pc, #104]	; (402070 <usart_serial_putchar+0x100>)
  402006:	4798      	blx	r3
  402008:	4603      	mov	r3, r0
  40200a:	2b00      	cmp	r3, #0
  40200c:	d1f7      	bne.n	401ffe <usart_serial_putchar+0x8e>
		return 1;
  40200e:	2301      	movs	r3, #1
  402010:	e01e      	b.n	402050 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  402012:	687b      	ldr	r3, [r7, #4]
  402014:	4a17      	ldr	r2, [pc, #92]	; (402074 <usart_serial_putchar+0x104>)
  402016:	4293      	cmp	r3, r2
  402018:	d10a      	bne.n	402030 <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  40201a:	bf00      	nop
  40201c:	78fb      	ldrb	r3, [r7, #3]
  40201e:	6878      	ldr	r0, [r7, #4]
  402020:	4619      	mov	r1, r3
  402022:	4b13      	ldr	r3, [pc, #76]	; (402070 <usart_serial_putchar+0x100>)
  402024:	4798      	blx	r3
  402026:	4603      	mov	r3, r0
  402028:	2b00      	cmp	r3, #0
  40202a:	d1f7      	bne.n	40201c <usart_serial_putchar+0xac>
		return 1;
  40202c:	2301      	movs	r3, #1
  40202e:	e00f      	b.n	402050 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  402030:	687b      	ldr	r3, [r7, #4]
  402032:	4a11      	ldr	r2, [pc, #68]	; (402078 <usart_serial_putchar+0x108>)
  402034:	4293      	cmp	r3, r2
  402036:	d10a      	bne.n	40204e <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  402038:	bf00      	nop
  40203a:	78fb      	ldrb	r3, [r7, #3]
  40203c:	6878      	ldr	r0, [r7, #4]
  40203e:	4619      	mov	r1, r3
  402040:	4b0b      	ldr	r3, [pc, #44]	; (402070 <usart_serial_putchar+0x100>)
  402042:	4798      	blx	r3
  402044:	4603      	mov	r3, r0
  402046:	2b00      	cmp	r3, #0
  402048:	d1f7      	bne.n	40203a <usart_serial_putchar+0xca>
		return 1;
  40204a:	2301      	movs	r3, #1
  40204c:	e000      	b.n	402050 <usart_serial_putchar+0xe0>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  40204e:	2300      	movs	r3, #0
}
  402050:	4618      	mov	r0, r3
  402052:	3708      	adds	r7, #8
  402054:	46bd      	mov	sp, r7
  402056:	bd80      	pop	{r7, pc}
  402058:	400e0800 	.word	0x400e0800
  40205c:	0040133d 	.word	0x0040133d
  402060:	400e0a00 	.word	0x400e0a00
  402064:	400e1a00 	.word	0x400e1a00
  402068:	400e1c00 	.word	0x400e1c00
  40206c:	40024000 	.word	0x40024000
  402070:	00401659 	.word	0x00401659
  402074:	40028000 	.word	0x40028000
  402078:	4002c000 	.word	0x4002c000

0040207c <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  40207c:	b580      	push	{r7, lr}
  40207e:	b084      	sub	sp, #16
  402080:	af00      	add	r7, sp, #0
  402082:	6078      	str	r0, [r7, #4]
  402084:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  402086:	2300      	movs	r3, #0
  402088:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40208a:	687b      	ldr	r3, [r7, #4]
  40208c:	4a33      	ldr	r2, [pc, #204]	; (40215c <usart_serial_getchar+0xe0>)
  40208e:	4293      	cmp	r3, r2
  402090:	d107      	bne.n	4020a2 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  402092:	bf00      	nop
  402094:	6878      	ldr	r0, [r7, #4]
  402096:	6839      	ldr	r1, [r7, #0]
  402098:	4b31      	ldr	r3, [pc, #196]	; (402160 <usart_serial_getchar+0xe4>)
  40209a:	4798      	blx	r3
  40209c:	4603      	mov	r3, r0
  40209e:	2b00      	cmp	r3, #0
  4020a0:	d1f8      	bne.n	402094 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4020a2:	687b      	ldr	r3, [r7, #4]
  4020a4:	4a2f      	ldr	r2, [pc, #188]	; (402164 <usart_serial_getchar+0xe8>)
  4020a6:	4293      	cmp	r3, r2
  4020a8:	d107      	bne.n	4020ba <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  4020aa:	bf00      	nop
  4020ac:	6878      	ldr	r0, [r7, #4]
  4020ae:	6839      	ldr	r1, [r7, #0]
  4020b0:	4b2b      	ldr	r3, [pc, #172]	; (402160 <usart_serial_getchar+0xe4>)
  4020b2:	4798      	blx	r3
  4020b4:	4603      	mov	r3, r0
  4020b6:	2b00      	cmp	r3, #0
  4020b8:	d1f8      	bne.n	4020ac <usart_serial_getchar+0x30>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4020ba:	687b      	ldr	r3, [r7, #4]
  4020bc:	4a2a      	ldr	r2, [pc, #168]	; (402168 <usart_serial_getchar+0xec>)
  4020be:	4293      	cmp	r3, r2
  4020c0:	d107      	bne.n	4020d2 <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  4020c2:	bf00      	nop
  4020c4:	6878      	ldr	r0, [r7, #4]
  4020c6:	6839      	ldr	r1, [r7, #0]
  4020c8:	4b25      	ldr	r3, [pc, #148]	; (402160 <usart_serial_getchar+0xe4>)
  4020ca:	4798      	blx	r3
  4020cc:	4603      	mov	r3, r0
  4020ce:	2b00      	cmp	r3, #0
  4020d0:	d1f8      	bne.n	4020c4 <usart_serial_getchar+0x48>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4020d2:	687b      	ldr	r3, [r7, #4]
  4020d4:	4a25      	ldr	r2, [pc, #148]	; (40216c <usart_serial_getchar+0xf0>)
  4020d6:	4293      	cmp	r3, r2
  4020d8:	d107      	bne.n	4020ea <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  4020da:	bf00      	nop
  4020dc:	6878      	ldr	r0, [r7, #4]
  4020de:	6839      	ldr	r1, [r7, #0]
  4020e0:	4b1f      	ldr	r3, [pc, #124]	; (402160 <usart_serial_getchar+0xe4>)
  4020e2:	4798      	blx	r3
  4020e4:	4603      	mov	r3, r0
  4020e6:	2b00      	cmp	r3, #0
  4020e8:	d1f8      	bne.n	4020dc <usart_serial_getchar+0x60>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4020ea:	687b      	ldr	r3, [r7, #4]
  4020ec:	4a20      	ldr	r2, [pc, #128]	; (402170 <usart_serial_getchar+0xf4>)
  4020ee:	4293      	cmp	r3, r2
  4020f0:	d10d      	bne.n	40210e <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  4020f2:	bf00      	nop
  4020f4:	f107 030c 	add.w	r3, r7, #12
  4020f8:	6878      	ldr	r0, [r7, #4]
  4020fa:	4619      	mov	r1, r3
  4020fc:	4b1d      	ldr	r3, [pc, #116]	; (402174 <usart_serial_getchar+0xf8>)
  4020fe:	4798      	blx	r3
  402100:	4603      	mov	r3, r0
  402102:	2b00      	cmp	r3, #0
  402104:	d1f6      	bne.n	4020f4 <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  402106:	68fb      	ldr	r3, [r7, #12]
  402108:	b2da      	uxtb	r2, r3
  40210a:	683b      	ldr	r3, [r7, #0]
  40210c:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40210e:	687b      	ldr	r3, [r7, #4]
  402110:	4a19      	ldr	r2, [pc, #100]	; (402178 <usart_serial_getchar+0xfc>)
  402112:	4293      	cmp	r3, r2
  402114:	d10d      	bne.n	402132 <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  402116:	bf00      	nop
  402118:	f107 030c 	add.w	r3, r7, #12
  40211c:	6878      	ldr	r0, [r7, #4]
  40211e:	4619      	mov	r1, r3
  402120:	4b14      	ldr	r3, [pc, #80]	; (402174 <usart_serial_getchar+0xf8>)
  402122:	4798      	blx	r3
  402124:	4603      	mov	r3, r0
  402126:	2b00      	cmp	r3, #0
  402128:	d1f6      	bne.n	402118 <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  40212a:	68fb      	ldr	r3, [r7, #12]
  40212c:	b2da      	uxtb	r2, r3
  40212e:	683b      	ldr	r3, [r7, #0]
  402130:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  402132:	687b      	ldr	r3, [r7, #4]
  402134:	4a11      	ldr	r2, [pc, #68]	; (40217c <usart_serial_getchar+0x100>)
  402136:	4293      	cmp	r3, r2
  402138:	d10d      	bne.n	402156 <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  40213a:	bf00      	nop
  40213c:	f107 030c 	add.w	r3, r7, #12
  402140:	6878      	ldr	r0, [r7, #4]
  402142:	4619      	mov	r1, r3
  402144:	4b0b      	ldr	r3, [pc, #44]	; (402174 <usart_serial_getchar+0xf8>)
  402146:	4798      	blx	r3
  402148:	4603      	mov	r3, r0
  40214a:	2b00      	cmp	r3, #0
  40214c:	d1f6      	bne.n	40213c <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  40214e:	68fb      	ldr	r3, [r7, #12]
  402150:	b2da      	uxtb	r2, r3
  402152:	683b      	ldr	r3, [r7, #0]
  402154:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  402156:	3710      	adds	r7, #16
  402158:	46bd      	mov	sp, r7
  40215a:	bd80      	pop	{r7, pc}
  40215c:	400e0800 	.word	0x400e0800
  402160:	0040136d 	.word	0x0040136d
  402164:	400e0a00 	.word	0x400e0a00
  402168:	400e1a00 	.word	0x400e1a00
  40216c:	400e1c00 	.word	0x400e1c00
  402170:	40024000 	.word	0x40024000
  402174:	0040168d 	.word	0x0040168d
  402178:	40028000 	.word	0x40028000
  40217c:	4002c000 	.word	0x4002c000

00402180 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  402180:	b580      	push	{r7, lr}
  402182:	b082      	sub	sp, #8
  402184:	af00      	add	r7, sp, #0
  402186:	6078      	str	r0, [r7, #4]
  402188:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  40218a:	4a0f      	ldr	r2, [pc, #60]	; (4021c8 <stdio_serial_init+0x48>)
  40218c:	687b      	ldr	r3, [r7, #4]
  40218e:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  402190:	4b0e      	ldr	r3, [pc, #56]	; (4021cc <stdio_serial_init+0x4c>)
  402192:	4a0f      	ldr	r2, [pc, #60]	; (4021d0 <stdio_serial_init+0x50>)
  402194:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  402196:	4b0f      	ldr	r3, [pc, #60]	; (4021d4 <stdio_serial_init+0x54>)
  402198:	4a0f      	ldr	r2, [pc, #60]	; (4021d8 <stdio_serial_init+0x58>)
  40219a:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  40219c:	6878      	ldr	r0, [r7, #4]
  40219e:	6839      	ldr	r1, [r7, #0]
  4021a0:	4b0e      	ldr	r3, [pc, #56]	; (4021dc <stdio_serial_init+0x5c>)
  4021a2:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  4021a4:	4b0e      	ldr	r3, [pc, #56]	; (4021e0 <stdio_serial_init+0x60>)
  4021a6:	681b      	ldr	r3, [r3, #0]
  4021a8:	689b      	ldr	r3, [r3, #8]
  4021aa:	4618      	mov	r0, r3
  4021ac:	2100      	movs	r1, #0
  4021ae:	4b0d      	ldr	r3, [pc, #52]	; (4021e4 <stdio_serial_init+0x64>)
  4021b0:	4798      	blx	r3
	setbuf(stdin, NULL);
  4021b2:	4b0b      	ldr	r3, [pc, #44]	; (4021e0 <stdio_serial_init+0x60>)
  4021b4:	681b      	ldr	r3, [r3, #0]
  4021b6:	685b      	ldr	r3, [r3, #4]
  4021b8:	4618      	mov	r0, r3
  4021ba:	2100      	movs	r1, #0
  4021bc:	4b09      	ldr	r3, [pc, #36]	; (4021e4 <stdio_serial_init+0x64>)
  4021be:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  4021c0:	3708      	adds	r7, #8
  4021c2:	46bd      	mov	sp, r7
  4021c4:	bd80      	pop	{r7, pc}
  4021c6:	bf00      	nop
  4021c8:	20400998 	.word	0x20400998
  4021cc:	20400994 	.word	0x20400994
  4021d0:	00401f71 	.word	0x00401f71
  4021d4:	20400990 	.word	0x20400990
  4021d8:	0040207d 	.word	0x0040207d
  4021dc:	00401e11 	.word	0x00401e11
  4021e0:	204004a8 	.word	0x204004a8
  4021e4:	00402885 	.word	0x00402885

004021e8 <mdelay>:
 * by the SAM microcontroller system tick).
 *
 * \param ul_dly_ticks  Delay to wait for, in milliseconds.
 */
void mdelay(uint32_t ul_dly_ticks)
{
  4021e8:	b480      	push	{r7}
  4021ea:	b085      	sub	sp, #20
  4021ec:	af00      	add	r7, sp, #0
  4021ee:	6078      	str	r0, [r7, #4]
	uint32_t ul_cur_ticks;

	ul_cur_ticks = ul_ms_ticks;
  4021f0:	4b07      	ldr	r3, [pc, #28]	; (402210 <mdelay+0x28>)
  4021f2:	681b      	ldr	r3, [r3, #0]
  4021f4:	60fb      	str	r3, [r7, #12]
	while ((ul_ms_ticks - ul_cur_ticks) < ul_dly_ticks) {
  4021f6:	bf00      	nop
  4021f8:	4b05      	ldr	r3, [pc, #20]	; (402210 <mdelay+0x28>)
  4021fa:	681a      	ldr	r2, [r3, #0]
  4021fc:	68fb      	ldr	r3, [r7, #12]
  4021fe:	1ad2      	subs	r2, r2, r3
  402200:	687b      	ldr	r3, [r7, #4]
  402202:	429a      	cmp	r2, r3
  402204:	d3f8      	bcc.n	4021f8 <mdelay+0x10>
	}
}
  402206:	3714      	adds	r7, #20
  402208:	46bd      	mov	sp, r7
  40220a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40220e:	4770      	bx	lr
  402210:	20400958 	.word	0x20400958

00402214 <SysTick_Handler>:
 *
 *  Process System Tick Event.
 *  Increment the ul_ms_ticks counter.
 */
void SysTick_Handler(void)
{
  402214:	b480      	push	{r7}
  402216:	af00      	add	r7, sp, #0
	g_ul_tick_count++;
  402218:	4b06      	ldr	r3, [pc, #24]	; (402234 <SysTick_Handler+0x20>)
  40221a:	681b      	ldr	r3, [r3, #0]
  40221c:	3301      	adds	r3, #1
  40221e:	4a05      	ldr	r2, [pc, #20]	; (402234 <SysTick_Handler+0x20>)
  402220:	6013      	str	r3, [r2, #0]
	ul_ms_ticks++; //jsi 6feb16
  402222:	4b05      	ldr	r3, [pc, #20]	; (402238 <SysTick_Handler+0x24>)
  402224:	681b      	ldr	r3, [r3, #0]
  402226:	3301      	adds	r3, #1
  402228:	4a03      	ldr	r2, [pc, #12]	; (402238 <SysTick_Handler+0x24>)
  40222a:	6013      	str	r3, [r2, #0]
}
  40222c:	46bd      	mov	sp, r7
  40222e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402232:	4770      	bx	lr
  402234:	2040099c 	.word	0x2040099c
  402238:	20400958 	.word	0x20400958

0040223c <USART0_Handler>:
/**
 *  \brief Handler for USART interrupt.
 *
 */
void USART_Handler(void)
{
  40223c:	b580      	push	{r7, lr}
  40223e:	b082      	sub	sp, #8
  402240:	af00      	add	r7, sp, #0
	uint32_t ul_status;
	uint8_t uc_char;

	/* Read USART status. */
	ul_status = usart_get_status(BOARD_USART);
  402242:	481b      	ldr	r0, [pc, #108]	; (4022b0 <USART0_Handler+0x74>)
  402244:	4b1b      	ldr	r3, [pc, #108]	; (4022b4 <USART0_Handler+0x78>)
  402246:	4798      	blx	r3
  402248:	6078      	str	r0, [r7, #4]

	/*transmit interrupt rises*/
	if(ul_status & (US_IER_TXRDY | US_IER_TXEMPTY)) {
  40224a:	687a      	ldr	r2, [r7, #4]
  40224c:	f240 2302 	movw	r3, #514	; 0x202
  402250:	4013      	ands	r3, r2
  402252:	2b00      	cmp	r3, #0
  402254:	d004      	beq.n	402260 <USART0_Handler+0x24>
		usart_disable_interrupt(BOARD_USART, (US_IER_TXRDY | US_IER_TXEMPTY));
  402256:	4816      	ldr	r0, [pc, #88]	; (4022b0 <USART0_Handler+0x74>)
  402258:	f240 2102 	movw	r1, #514	; 0x202
  40225c:	4b16      	ldr	r3, [pc, #88]	; (4022b8 <USART0_Handler+0x7c>)
  40225e:	4798      	blx	r3
	}

	/*receive interrupt rise, store character to receiver buffer*/
	if((g_state == RECEIVING) && (usart_read(BOARD_USART, (uint32_t *)&uc_char) == 0)) {
  402260:	4b16      	ldr	r3, [pc, #88]	; (4022bc <USART0_Handler+0x80>)
  402262:	781b      	ldrb	r3, [r3, #0]
  402264:	b2db      	uxtb	r3, r3
  402266:	2b02      	cmp	r3, #2
  402268:	d11f      	bne.n	4022aa <USART0_Handler+0x6e>
  40226a:	1cfb      	adds	r3, r7, #3
  40226c:	4810      	ldr	r0, [pc, #64]	; (4022b0 <USART0_Handler+0x74>)
  40226e:	4619      	mov	r1, r3
  402270:	4b13      	ldr	r3, [pc, #76]	; (4022c0 <USART0_Handler+0x84>)
  402272:	4798      	blx	r3
  402274:	4603      	mov	r3, r0
  402276:	2b00      	cmp	r3, #0
  402278:	d117      	bne.n	4022aa <USART0_Handler+0x6e>
		*p_revdata++ = uc_char;
  40227a:	4b12      	ldr	r3, [pc, #72]	; (4022c4 <USART0_Handler+0x88>)
  40227c:	681b      	ldr	r3, [r3, #0]
  40227e:	1c5a      	adds	r2, r3, #1
  402280:	4910      	ldr	r1, [pc, #64]	; (4022c4 <USART0_Handler+0x88>)
  402282:	600a      	str	r2, [r1, #0]
  402284:	78fa      	ldrb	r2, [r7, #3]
  402286:	701a      	strb	r2, [r3, #0]
		g_ulcount++;
  402288:	4b0f      	ldr	r3, [pc, #60]	; (4022c8 <USART0_Handler+0x8c>)
  40228a:	681b      	ldr	r3, [r3, #0]
  40228c:	3301      	adds	r3, #1
  40228e:	4a0e      	ldr	r2, [pc, #56]	; (4022c8 <USART0_Handler+0x8c>)
  402290:	6013      	str	r3, [r2, #0]
		if(g_ulcount >= BUFFER_SIZE) {
  402292:	4b0d      	ldr	r3, [pc, #52]	; (4022c8 <USART0_Handler+0x8c>)
  402294:	681b      	ldr	r3, [r3, #0]
  402296:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
  40229a:	d306      	bcc.n	4022aa <USART0_Handler+0x6e>
			g_state = RECEIVED;
  40229c:	4b07      	ldr	r3, [pc, #28]	; (4022bc <USART0_Handler+0x80>)
  40229e:	2203      	movs	r2, #3
  4022a0:	701a      	strb	r2, [r3, #0]
			usart_disable_interrupt(BOARD_USART, US_IER_RXRDY);
  4022a2:	4803      	ldr	r0, [pc, #12]	; (4022b0 <USART0_Handler+0x74>)
  4022a4:	2101      	movs	r1, #1
  4022a6:	4b04      	ldr	r3, [pc, #16]	; (4022b8 <USART0_Handler+0x7c>)
  4022a8:	4798      	blx	r3
		}
	}
}
  4022aa:	3708      	adds	r7, #8
  4022ac:	46bd      	mov	sp, r7
  4022ae:	bd80      	pop	{r7, pc}
  4022b0:	40024000 	.word	0x40024000
  4022b4:	004015b9 	.word	0x004015b9
  4022b8:	0040159d 	.word	0x0040159d
  4022bc:	20400950 	.word	0x20400950
  4022c0:	0040168d 	.word	0x0040168d
  4022c4:	20400004 	.word	0x20400004
  4022c8:	20400954 	.word	0x20400954

004022cc <configure_usart>:
 *
 *  Configure USART in RS485 mode, asynchronous, 8 bits, 1 stop bit,
 *  no parity, 256000 bauds and enable its transmitter and receiver.
 */
static void configure_usart(void)
{
  4022cc:	b5b0      	push	{r4, r5, r7, lr}
  4022ce:	b086      	sub	sp, #24
  4022d0:	af00      	add	r7, sp, #0
	const sam_usart_opt_t usart_console_settings = {
  4022d2:	4b14      	ldr	r3, [pc, #80]	; (402324 <configure_usart+0x58>)
  4022d4:	463c      	mov	r4, r7
  4022d6:	461d      	mov	r5, r3
  4022d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  4022da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  4022dc:	e895 0003 	ldmia.w	r5, {r0, r1}
  4022e0:	e884 0003 	stmia.w	r4, {r0, r1}
		/* This field is only used in IrDA mode. */
		0
	};

	/* Enable the peripheral clock in the PMC. */
	sysclk_enable_peripheral_clock(BOARD_ID_USART);
  4022e4:	200d      	movs	r0, #13
  4022e6:	4b10      	ldr	r3, [pc, #64]	; (402328 <configure_usart+0x5c>)
  4022e8:	4798      	blx	r3

	/* Configure USART in RS485 mode. */
//jsi 7feb16 we want rs232 not rs485 for our application	usart_init_rs485(BOARD_USART, &usart_console_settings,
//jsi 7feb16 we want rs232 not rs485 for our application			sysclk_get_cpu_hz());
			
	usart_init_rs232(BOARD_USART, &usart_console_settings, sysclk_get_cpu_hz());
  4022ea:	4b10      	ldr	r3, [pc, #64]	; (40232c <configure_usart+0x60>)
  4022ec:	4798      	blx	r3
  4022ee:	4602      	mov	r2, r0
  4022f0:	463b      	mov	r3, r7
  4022f2:	480f      	ldr	r0, [pc, #60]	; (402330 <configure_usart+0x64>)
  4022f4:	4619      	mov	r1, r3
  4022f6:	4b0f      	ldr	r3, [pc, #60]	; (402334 <configure_usart+0x68>)
  4022f8:	4798      	blx	r3

	/* enable transmitter timeguard, 4 bit period delay. */
	usart_set_tx_timeguard(BOARD_USART, 4);
  4022fa:	480d      	ldr	r0, [pc, #52]	; (402330 <configure_usart+0x64>)
  4022fc:	2104      	movs	r1, #4
  4022fe:	4b0e      	ldr	r3, [pc, #56]	; (402338 <configure_usart+0x6c>)
  402300:	4798      	blx	r3

	/* Disable all the interrupts. */
	usart_disable_interrupt(BOARD_USART, ALL_INTERRUPT_MASK);
  402302:	480b      	ldr	r0, [pc, #44]	; (402330 <configure_usart+0x64>)
  402304:	f04f 31ff 	mov.w	r1, #4294967295
  402308:	4b0c      	ldr	r3, [pc, #48]	; (40233c <configure_usart+0x70>)
  40230a:	4798      	blx	r3

	/* Enable TX & RX function. */
	usart_enable_tx(BOARD_USART);
  40230c:	4808      	ldr	r0, [pc, #32]	; (402330 <configure_usart+0x64>)
  40230e:	4b0c      	ldr	r3, [pc, #48]	; (402340 <configure_usart+0x74>)
  402310:	4798      	blx	r3
	usart_enable_rx(BOARD_USART);
  402312:	4807      	ldr	r0, [pc, #28]	; (402330 <configure_usart+0x64>)
  402314:	4b0b      	ldr	r3, [pc, #44]	; (402344 <configure_usart+0x78>)
  402316:	4798      	blx	r3

	/* Configure and enable interrupt of USART. */
	NVIC_EnableIRQ(USART_IRQn);
  402318:	200d      	movs	r0, #13
  40231a:	4b0b      	ldr	r3, [pc, #44]	; (402348 <configure_usart+0x7c>)
  40231c:	4798      	blx	r3
}
  40231e:	3718      	adds	r7, #24
  402320:	46bd      	mov	sp, r7
  402322:	bdb0      	pop	{r4, r5, r7, pc}
  402324:	00404380 	.word	0x00404380
  402328:	00401d8d 	.word	0x00401d8d
  40232c:	00401d65 	.word	0x00401d65
  402330:	40024000 	.word	0x40024000
  402334:	00401481 	.word	0x00401481
  402338:	00401535 	.word	0x00401535
  40233c:	0040159d 	.word	0x0040159d
  402340:	00401505 	.word	0x00401505
  402344:	00401551 	.word	0x00401551
  402348:	00401c01 	.word	0x00401c01

0040234c <configure_systick>:

/**
 *  Configure system tick to generate an interrupt every 1ms.
 */
static void configure_systick(void)
{
  40234c:	b580      	push	{r7, lr}
  40234e:	b082      	sub	sp, #8
  402350:	af00      	add	r7, sp, #0
	uint32_t ul_flag;

	ul_flag = SysTick_Config(sysclk_get_cpu_hz() / SYS_TICK_FREQ);
  402352:	4b0a      	ldr	r3, [pc, #40]	; (40237c <configure_systick+0x30>)
  402354:	4798      	blx	r3
  402356:	4602      	mov	r2, r0
  402358:	4b09      	ldr	r3, [pc, #36]	; (402380 <configure_systick+0x34>)
  40235a:	fba3 2302 	umull	r2, r3, r3, r2
  40235e:	099b      	lsrs	r3, r3, #6
  402360:	4618      	mov	r0, r3
  402362:	4b08      	ldr	r3, [pc, #32]	; (402384 <configure_systick+0x38>)
  402364:	4798      	blx	r3
  402366:	6078      	str	r0, [r7, #4]
	if (ul_flag) {
  402368:	687b      	ldr	r3, [r7, #4]
  40236a:	2b00      	cmp	r3, #0
  40236c:	d003      	beq.n	402376 <configure_systick+0x2a>
		puts("-F- Systick configuration error\r");
  40236e:	4806      	ldr	r0, [pc, #24]	; (402388 <configure_systick+0x3c>)
  402370:	4b06      	ldr	r3, [pc, #24]	; (40238c <configure_systick+0x40>)
  402372:	4798      	blx	r3
		while (1) {
		}
  402374:	e7fe      	b.n	402374 <configure_systick+0x28>
	}
}
  402376:	3708      	adds	r7, #8
  402378:	46bd      	mov	sp, r7
  40237a:	bd80      	pop	{r7, pc}
  40237c:	00401d65 	.word	0x00401d65
  402380:	10624dd3 	.word	0x10624dd3
  402384:	00401c85 	.word	0x00401c85
  402388:	00404398 	.word	0x00404398
  40238c:	00402875 	.word	0x00402875

00402390 <configure_console>:

/**
 *  Configure UART for debug message output.
 */
static void configure_console(void)
{
  402390:	b590      	push	{r4, r7, lr}
  402392:	b085      	sub	sp, #20
  402394:	af00      	add	r7, sp, #0
	const usart_serial_options_t uart_serial_options = {
  402396:	4b08      	ldr	r3, [pc, #32]	; (4023b8 <configure_console+0x28>)
  402398:	463c      	mov	r4, r7
  40239a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  40239c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		.stopbits = CONF_UART_STOP_BITS,
#endif
	};

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
  4023a0:	2007      	movs	r0, #7
  4023a2:	4b06      	ldr	r3, [pc, #24]	; (4023bc <configure_console+0x2c>)
  4023a4:	4798      	blx	r3
	stdio_serial_init(CONF_UART, &uart_serial_options);
  4023a6:	463b      	mov	r3, r7
  4023a8:	4805      	ldr	r0, [pc, #20]	; (4023c0 <configure_console+0x30>)
  4023aa:	4619      	mov	r1, r3
  4023ac:	4b05      	ldr	r3, [pc, #20]	; (4023c4 <configure_console+0x34>)
  4023ae:	4798      	blx	r3
}
  4023b0:	3714      	adds	r7, #20
  4023b2:	46bd      	mov	sp, r7
  4023b4:	bd90      	pop	{r4, r7, pc}
  4023b6:	bf00      	nop
  4023b8:	004043bc 	.word	0x004043bc
  4023bc:	00401d8d 	.word	0x00401d8d
  4023c0:	400e0800 	.word	0x400e0800
  4023c4:	00402181 	.word	0x00402181

004023c8 <func_transmit>:
* \param *p_buff  data to be transmitted
* \param ulsize size of all data.
*
*/
static uint8_t func_transmit(const uint8_t *p_buff, uint32_t ulsize)
{
  4023c8:	b580      	push	{r7, lr}
  4023ca:	b082      	sub	sp, #8
  4023cc:	af00      	add	r7, sp, #0
  4023ce:	6078      	str	r0, [r7, #4]
  4023d0:	6039      	str	r1, [r7, #0]
	Assert(p_buff);

	while(ulsize > 0) {
  4023d2:	e013      	b.n	4023fc <func_transmit+0x34>
		if(0 == usart_write(BOARD_USART, *p_buff)){
  4023d4:	687b      	ldr	r3, [r7, #4]
  4023d6:	781b      	ldrb	r3, [r3, #0]
  4023d8:	4810      	ldr	r0, [pc, #64]	; (40241c <func_transmit+0x54>)
  4023da:	4619      	mov	r1, r3
  4023dc:	4b10      	ldr	r3, [pc, #64]	; (402420 <func_transmit+0x58>)
  4023de:	4798      	blx	r3
  4023e0:	4603      	mov	r3, r0
  4023e2:	2b00      	cmp	r3, #0
  4023e4:	d10a      	bne.n	4023fc <func_transmit+0x34>
			usart_enable_interrupt(BOARD_USART, US_IER_TXRDY | US_IER_TXEMPTY);
  4023e6:	480d      	ldr	r0, [pc, #52]	; (40241c <func_transmit+0x54>)
  4023e8:	f240 2102 	movw	r1, #514	; 0x202
  4023ec:	4b0d      	ldr	r3, [pc, #52]	; (402424 <func_transmit+0x5c>)
  4023ee:	4798      	blx	r3
			ulsize--;
  4023f0:	683b      	ldr	r3, [r7, #0]
  4023f2:	3b01      	subs	r3, #1
  4023f4:	603b      	str	r3, [r7, #0]
			p_buff++;
  4023f6:	687b      	ldr	r3, [r7, #4]
  4023f8:	3301      	adds	r3, #1
  4023fa:	607b      	str	r3, [r7, #4]
*/
static uint8_t func_transmit(const uint8_t *p_buff, uint32_t ulsize)
{
	Assert(p_buff);

	while(ulsize > 0) {
  4023fc:	683b      	ldr	r3, [r7, #0]
  4023fe:	2b00      	cmp	r3, #0
  402400:	d1e8      	bne.n	4023d4 <func_transmit+0xc>
			ulsize--;
			p_buff++;
		}
	}

	while(!usart_is_tx_empty(BOARD_USART)) {
  402402:	bf00      	nop
  402404:	4805      	ldr	r0, [pc, #20]	; (40241c <func_transmit+0x54>)
  402406:	4b08      	ldr	r3, [pc, #32]	; (402428 <func_transmit+0x60>)
  402408:	4798      	blx	r3
  40240a:	4603      	mov	r3, r0
  40240c:	2b00      	cmp	r3, #0
  40240e:	d0f9      	beq.n	402404 <func_transmit+0x3c>
		;  /*waiting for transmit over*/
	}

	return 0;
  402410:	2300      	movs	r3, #0
}
  402412:	4618      	mov	r0, r3
  402414:	3708      	adds	r7, #8
  402416:	46bd      	mov	sp, r7
  402418:	bd80      	pop	{r7, pc}
  40241a:	bf00      	nop
  40241c:	40024000 	.word	0x40024000
  402420:	00401659 	.word	0x00401659
  402424:	00401581 	.word	0x00401581
  402428:	00401609 	.word	0x00401609

0040242c <twi_init>:
	}
}

static void twi_init(void);
static void twi_init(void)
{
  40242c:	b580      	push	{r7, lr}
  40242e:	b084      	sub	sp, #16
  402430:	af00      	add	r7, sp, #0
	twihs_options_t opt;

	/* Enable the peripheral clock for TWI */
	pmc_enable_periph_clk(ID_TWIHS0);
  402432:	2013      	movs	r0, #19
  402434:	4b09      	ldr	r3, [pc, #36]	; (40245c <twi_init+0x30>)
  402436:	4798      	blx	r3

	/* Configure the options of TWI driver */
	opt.master_clk = sysclk_get_cpu_hz();
  402438:	4b09      	ldr	r3, [pc, #36]	; (402460 <twi_init+0x34>)
  40243a:	4798      	blx	r3
  40243c:	4603      	mov	r3, r0
  40243e:	607b      	str	r3, [r7, #4]
	opt.speed      = TWIHS_CLK; //400KHz
  402440:	4b08      	ldr	r3, [pc, #32]	; (402464 <twi_init+0x38>)
  402442:	60bb      	str	r3, [r7, #8]

	if (twihs_master_init(TWIHS0, &opt) != TWIHS_SUCCESS) {
  402444:	1d3b      	adds	r3, r7, #4
  402446:	4808      	ldr	r0, [pc, #32]	; (402468 <twi_init+0x3c>)
  402448:	4619      	mov	r1, r3
  40244a:	4b08      	ldr	r3, [pc, #32]	; (40246c <twi_init+0x40>)
  40244c:	4798      	blx	r3
  40244e:	4603      	mov	r3, r0
  402450:	2b00      	cmp	r3, #0
  402452:	d000      	beq.n	402456 <twi_init+0x2a>
		while (1) {
			/* Capture error */
		}
  402454:	e7fe      	b.n	402454 <twi_init+0x28>
	}
}
  402456:	3710      	adds	r7, #16
  402458:	46bd      	mov	sp, r7
  40245a:	bd80      	pop	{r7, pc}
  40245c:	00400f39 	.word	0x00400f39
  402460:	00401d65 	.word	0x00401d65
  402464:	00061a80 	.word	0x00061a80
  402468:	40018000 	.word	0x40018000
  40246c:	00400fe1 	.word	0x00400fe1

00402470 <main>:
 */

#  define EXAMPLE_LED_GPIO    LED0_GPIO

int main(void) //6feb16 this version of main has been hacked up for only exactly what we need
{
  402470:	b580      	push	{r7, lr}
  402472:	b088      	sub	sp, #32
  402474:	af00      	add	r7, sp, #0
	char		txBuf[11] = {0,0,0,0,0,0,0,0,0,0,0}, rxByte;
  402476:	2300      	movs	r3, #0
  402478:	723b      	strb	r3, [r7, #8]
  40247a:	2300      	movs	r3, #0
  40247c:	727b      	strb	r3, [r7, #9]
  40247e:	2300      	movs	r3, #0
  402480:	72bb      	strb	r3, [r7, #10]
  402482:	2300      	movs	r3, #0
  402484:	72fb      	strb	r3, [r7, #11]
  402486:	2300      	movs	r3, #0
  402488:	733b      	strb	r3, [r7, #12]
  40248a:	2300      	movs	r3, #0
  40248c:	737b      	strb	r3, [r7, #13]
  40248e:	2300      	movs	r3, #0
  402490:	73bb      	strb	r3, [r7, #14]
  402492:	2300      	movs	r3, #0
  402494:	73fb      	strb	r3, [r7, #15]
  402496:	2300      	movs	r3, #0
  402498:	743b      	strb	r3, [r7, #16]
  40249a:	2300      	movs	r3, #0
  40249c:	747b      	strb	r3, [r7, #17]
  40249e:	2300      	movs	r3, #0
  4024a0:	74bb      	strb	r3, [r7, #18]
	uint32_t	i;	
	uint32_t	time_elapsed = 0;
  4024a2:	2300      	movs	r3, #0
  4024a4:	617b      	str	r3, [r7, #20]
	uint32_t	ul_i;
	uint8_t		displayState = 0;
  4024a6:	2300      	movs	r3, #0
  4024a8:	76fb      	strb	r3, [r7, #27]
	uint8_t		charCount = 0;
  4024aa:	2300      	movs	r3, #0
  4024ac:	76bb      	strb	r3, [r7, #26]

	/* Initialize the SAM system. */
	sysclk_init();
  4024ae:	4b81      	ldr	r3, [pc, #516]	; (4026b4 <main+0x244>)
  4024b0:	4798      	blx	r3
	board_init();
  4024b2:	4b81      	ldr	r3, [pc, #516]	; (4026b8 <main+0x248>)
  4024b4:	4798      	blx	r3

	/* Configure UART for blue scrolling display */
	configure_console();
  4024b6:	4b81      	ldr	r3, [pc, #516]	; (4026bc <main+0x24c>)
  4024b8:	4798      	blx	r3

	/* Configure USART. */
	configure_usart();
  4024ba:	4b81      	ldr	r3, [pc, #516]	; (4026c0 <main+0x250>)
  4024bc:	4798      	blx	r3

	/* 1ms tick. */
	configure_systick();
  4024be:	4b81      	ldr	r3, [pc, #516]	; (4026c4 <main+0x254>)
  4024c0:	4798      	blx	r3


	twi_init();
  4024c2:	4b81      	ldr	r3, [pc, #516]	; (4026c8 <main+0x258>)
  4024c4:	4798      	blx	r3

//make this ecII jsi 7feb16	gpio_set_pin_high(ECLAVE_LED_OEn); //make sure outputs are disabled at the chip level

	PCA9952_init();
  4024c6:	4b81      	ldr	r3, [pc, #516]	; (4026cc <main+0x25c>)
  4024c8:	4798      	blx	r3
	
	/*
	 * Enable transmitter here, and disable receiver first, to avoid receiving
	 * characters sent by itself. It's necessary for half duplex RS485.
	 */
	usart_enable_tx(BOARD_USART);
  4024ca:	4881      	ldr	r0, [pc, #516]	; (4026d0 <main+0x260>)
  4024cc:	4b81      	ldr	r3, [pc, #516]	; (4026d4 <main+0x264>)
  4024ce:	4798      	blx	r3
	usart_enable_rx(BOARD_USART);
  4024d0:	487f      	ldr	r0, [pc, #508]	; (4026d0 <main+0x260>)
  4024d2:	4b81      	ldr	r3, [pc, #516]	; (4026d8 <main+0x268>)
  4024d4:	4798      	blx	r3

	while (1) {

		/* Test the debug LED */
		ioport_toggle_pin_level(EXAMPLE_LED_GPIO);
  4024d6:	2050      	movs	r0, #80	; 0x50
  4024d8:	4b80      	ldr	r3, [pc, #512]	; (4026dc <main+0x26c>)
  4024da:	4798      	blx	r3


		/* Test the debug usart rx and tx */
		for (i=0; i<70; i++) //7 seconds
  4024dc:	2300      	movs	r3, #0
  4024de:	61fb      	str	r3, [r7, #28]
  4024e0:	e015      	b.n	40250e <main+0x9e>
		{
			mdelay(100);
  4024e2:	2064      	movs	r0, #100	; 0x64
  4024e4:	4b7e      	ldr	r3, [pc, #504]	; (4026e0 <main+0x270>)
  4024e6:	4798      	blx	r3
		
			if (usart_is_rx_ready(BOARD_USART)) {
  4024e8:	4879      	ldr	r0, [pc, #484]	; (4026d0 <main+0x260>)
  4024ea:	4b7e      	ldr	r3, [pc, #504]	; (4026e4 <main+0x274>)
  4024ec:	4798      	blx	r3
  4024ee:	4603      	mov	r3, r0
  4024f0:	2b00      	cmp	r3, #0
  4024f2:	d009      	beq.n	402508 <main+0x98>
				usart_read(BOARD_USART, (uint32_t *)&rxByte);
  4024f4:	1dfb      	adds	r3, r7, #7
  4024f6:	4876      	ldr	r0, [pc, #472]	; (4026d0 <main+0x260>)
  4024f8:	4619      	mov	r1, r3
  4024fa:	4b7b      	ldr	r3, [pc, #492]	; (4026e8 <main+0x278>)
  4024fc:	4798      	blx	r3
				func_transmit(&rxByte, 1);
  4024fe:	1dfb      	adds	r3, r7, #7
  402500:	4618      	mov	r0, r3
  402502:	2101      	movs	r1, #1
  402504:	4b79      	ldr	r3, [pc, #484]	; (4026ec <main+0x27c>)
  402506:	4798      	blx	r3
		/* Test the debug LED */
		ioport_toggle_pin_level(EXAMPLE_LED_GPIO);


		/* Test the debug usart rx and tx */
		for (i=0; i<70; i++) //7 seconds
  402508:	69fb      	ldr	r3, [r7, #28]
  40250a:	3301      	adds	r3, #1
  40250c:	61fb      	str	r3, [r7, #28]
  40250e:	69fb      	ldr	r3, [r7, #28]
  402510:	2b45      	cmp	r3, #69	; 0x45
  402512:	d9e6      	bls.n	4024e2 <main+0x72>
				func_transmit(&rxByte, 1);
			}
		}

		/* Test the scrolling blue LED display */
		for (charCount = 0; charCount < 7; charCount++)
  402514:	2300      	movs	r3, #0
  402516:	76bb      	strb	r3, [r7, #26]
  402518:	e054      	b.n	4025c4 <main+0x154>
		{
			unsigned char temp;
			temp = (*(cmdPtrArray[displayState]+charCount));
  40251a:	7efb      	ldrb	r3, [r7, #27]
  40251c:	4a74      	ldr	r2, [pc, #464]	; (4026f0 <main+0x280>)
  40251e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  402522:	7ebb      	ldrb	r3, [r7, #26]
  402524:	4413      	add	r3, r2
  402526:	781b      	ldrb	r3, [r3, #0]
  402528:	74fb      	strb	r3, [r7, #19]
			putchar(temp);
  40252a:	4b72      	ldr	r3, [pc, #456]	; (4026f4 <main+0x284>)
  40252c:	681b      	ldr	r3, [r3, #0]
  40252e:	689b      	ldr	r3, [r3, #8]
  402530:	689a      	ldr	r2, [r3, #8]
  402532:	3a01      	subs	r2, #1
  402534:	609a      	str	r2, [r3, #8]
  402536:	689b      	ldr	r3, [r3, #8]
  402538:	2b00      	cmp	r3, #0
  40253a:	da34      	bge.n	4025a6 <main+0x136>
  40253c:	4b6d      	ldr	r3, [pc, #436]	; (4026f4 <main+0x284>)
  40253e:	681b      	ldr	r3, [r3, #0]
  402540:	689b      	ldr	r3, [r3, #8]
  402542:	689a      	ldr	r2, [r3, #8]
  402544:	4b6b      	ldr	r3, [pc, #428]	; (4026f4 <main+0x284>)
  402546:	681b      	ldr	r3, [r3, #0]
  402548:	689b      	ldr	r3, [r3, #8]
  40254a:	699b      	ldr	r3, [r3, #24]
  40254c:	429a      	cmp	r2, r3
  40254e:	db1e      	blt.n	40258e <main+0x11e>
  402550:	4b68      	ldr	r3, [pc, #416]	; (4026f4 <main+0x284>)
  402552:	681b      	ldr	r3, [r3, #0]
  402554:	689b      	ldr	r3, [r3, #8]
  402556:	681b      	ldr	r3, [r3, #0]
  402558:	7cfa      	ldrb	r2, [r7, #19]
  40255a:	701a      	strb	r2, [r3, #0]
  40255c:	4b65      	ldr	r3, [pc, #404]	; (4026f4 <main+0x284>)
  40255e:	681b      	ldr	r3, [r3, #0]
  402560:	689b      	ldr	r3, [r3, #8]
  402562:	681b      	ldr	r3, [r3, #0]
  402564:	781b      	ldrb	r3, [r3, #0]
  402566:	2b0a      	cmp	r3, #10
  402568:	d006      	beq.n	402578 <main+0x108>
  40256a:	4b62      	ldr	r3, [pc, #392]	; (4026f4 <main+0x284>)
  40256c:	681b      	ldr	r3, [r3, #0]
  40256e:	689b      	ldr	r3, [r3, #8]
  402570:	681a      	ldr	r2, [r3, #0]
  402572:	3201      	adds	r2, #1
  402574:	601a      	str	r2, [r3, #0]
  402576:	e022      	b.n	4025be <main+0x14e>
  402578:	4b5e      	ldr	r3, [pc, #376]	; (4026f4 <main+0x284>)
  40257a:	681a      	ldr	r2, [r3, #0]
  40257c:	4b5d      	ldr	r3, [pc, #372]	; (4026f4 <main+0x284>)
  40257e:	681b      	ldr	r3, [r3, #0]
  402580:	689b      	ldr	r3, [r3, #8]
  402582:	4610      	mov	r0, r2
  402584:	210a      	movs	r1, #10
  402586:	461a      	mov	r2, r3
  402588:	4b5b      	ldr	r3, [pc, #364]	; (4026f8 <main+0x288>)
  40258a:	4798      	blx	r3
  40258c:	e017      	b.n	4025be <main+0x14e>
  40258e:	4b59      	ldr	r3, [pc, #356]	; (4026f4 <main+0x284>)
  402590:	6819      	ldr	r1, [r3, #0]
  402592:	7cfa      	ldrb	r2, [r7, #19]
  402594:	4b57      	ldr	r3, [pc, #348]	; (4026f4 <main+0x284>)
  402596:	681b      	ldr	r3, [r3, #0]
  402598:	689b      	ldr	r3, [r3, #8]
  40259a:	4608      	mov	r0, r1
  40259c:	4611      	mov	r1, r2
  40259e:	461a      	mov	r2, r3
  4025a0:	4b55      	ldr	r3, [pc, #340]	; (4026f8 <main+0x288>)
  4025a2:	4798      	blx	r3
  4025a4:	e00b      	b.n	4025be <main+0x14e>
  4025a6:	4b53      	ldr	r3, [pc, #332]	; (4026f4 <main+0x284>)
  4025a8:	681b      	ldr	r3, [r3, #0]
  4025aa:	689b      	ldr	r3, [r3, #8]
  4025ac:	681b      	ldr	r3, [r3, #0]
  4025ae:	7cfa      	ldrb	r2, [r7, #19]
  4025b0:	701a      	strb	r2, [r3, #0]
  4025b2:	4b50      	ldr	r3, [pc, #320]	; (4026f4 <main+0x284>)
  4025b4:	681b      	ldr	r3, [r3, #0]
  4025b6:	689b      	ldr	r3, [r3, #8]
  4025b8:	681a      	ldr	r2, [r3, #0]
  4025ba:	3201      	adds	r2, #1
  4025bc:	601a      	str	r2, [r3, #0]
				func_transmit(&rxByte, 1);
			}
		}

		/* Test the scrolling blue LED display */
		for (charCount = 0; charCount < 7; charCount++)
  4025be:	7ebb      	ldrb	r3, [r7, #26]
  4025c0:	3301      	adds	r3, #1
  4025c2:	76bb      	strb	r3, [r7, #26]
  4025c4:	7ebb      	ldrb	r3, [r7, #26]
  4025c6:	2b06      	cmp	r3, #6
  4025c8:	d9a7      	bls.n	40251a <main+0xaa>
			putchar(temp);
		}
		
		/* Test the debug port */

		switch (displayState)
  4025ca:	7efb      	ldrb	r3, [r7, #27]
  4025cc:	2b08      	cmp	r3, #8
  4025ce:	d85b      	bhi.n	402688 <main+0x218>
  4025d0:	a201      	add	r2, pc, #4	; (adr r2, 4025d8 <main+0x168>)
  4025d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4025d6:	bf00      	nop
  4025d8:	004025fd 	.word	0x004025fd
  4025dc:	0040260d 	.word	0x0040260d
  4025e0:	0040261d 	.word	0x0040261d
  4025e4:	00402631 	.word	0x00402631
  4025e8:	00402641 	.word	0x00402641
  4025ec:	00402651 	.word	0x00402651
  4025f0:	0040265f 	.word	0x0040265f
  4025f4:	0040266d 	.word	0x0040266d
  4025f8:	0040267b 	.word	0x0040267b
		{
			case IDX_READY:
				sprintf(txBuf, "Ready\r\n");
  4025fc:	f107 0308 	add.w	r3, r7, #8
  402600:	4a3e      	ldr	r2, [pc, #248]	; (4026fc <main+0x28c>)
  402602:	e892 0003 	ldmia.w	r2, {r0, r1}
  402606:	e883 0003 	stmia.w	r3, {r0, r1}
				break;
  40260a:	e03d      	b.n	402688 <main+0x218>
			case IDX_CLEAN:
				sprintf(txBuf, "Clean\r\n");
  40260c:	f107 0308 	add.w	r3, r7, #8
  402610:	4a3b      	ldr	r2, [pc, #236]	; (402700 <main+0x290>)
  402612:	e892 0003 	ldmia.w	r2, {r0, r1}
  402616:	e883 0003 	stmia.w	r3, {r0, r1}
				break;
  40261a:	e035      	b.n	402688 <main+0x218>
			case IDX_CLEANING:
				sprintf(txBuf, "Cleaning\r\n");
  40261c:	4a39      	ldr	r2, [pc, #228]	; (402704 <main+0x294>)
  40261e:	f107 0308 	add.w	r3, r7, #8
  402622:	ca07      	ldmia	r2, {r0, r1, r2}
  402624:	c303      	stmia	r3!, {r0, r1}
  402626:	801a      	strh	r2, [r3, #0]
  402628:	3302      	adds	r3, #2
  40262a:	0c12      	lsrs	r2, r2, #16
  40262c:	701a      	strb	r2, [r3, #0]
				break;
  40262e:	e02b      	b.n	402688 <main+0x218>
			case IDX_DIRTY:
				sprintf(txBuf, "Dirty\r\n");
  402630:	f107 0308 	add.w	r3, r7, #8
  402634:	4a34      	ldr	r2, [pc, #208]	; (402708 <main+0x298>)
  402636:	e892 0003 	ldmia.w	r2, {r0, r1}
  40263a:	e883 0003 	stmia.w	r3, {r0, r1}
				break;
  40263e:	e023      	b.n	402688 <main+0x218>
			case IDX_ERROR:
				sprintf(txBuf, "Error\r\n");
  402640:	f107 0308 	add.w	r3, r7, #8
  402644:	4a31      	ldr	r2, [pc, #196]	; (40270c <main+0x29c>)
  402646:	e892 0003 	ldmia.w	r2, {r0, r1}
  40264a:	e883 0003 	stmia.w	r3, {r0, r1}
				break;
  40264e:	e01b      	b.n	402688 <main+0x218>
			case IDX_SHELF1:
				sprintf(txBuf, "Shelf1\r\n");
  402650:	f107 0308 	add.w	r3, r7, #8
  402654:	4a2e      	ldr	r2, [pc, #184]	; (402710 <main+0x2a0>)
  402656:	ca07      	ldmia	r2, {r0, r1, r2}
  402658:	c303      	stmia	r3!, {r0, r1}
  40265a:	701a      	strb	r2, [r3, #0]
				break;
  40265c:	e014      	b.n	402688 <main+0x218>
			case IDX_SHELF2:
				sprintf(txBuf, "Shelf2\r\n");
  40265e:	f107 0308 	add.w	r3, r7, #8
  402662:	4a2c      	ldr	r2, [pc, #176]	; (402714 <main+0x2a4>)
  402664:	ca07      	ldmia	r2, {r0, r1, r2}
  402666:	c303      	stmia	r3!, {r0, r1}
  402668:	701a      	strb	r2, [r3, #0]
				break;
  40266a:	e00d      	b.n	402688 <main+0x218>
			case IDX_SHELF3:
				sprintf(txBuf, "Shelf3\r\n");
  40266c:	f107 0308 	add.w	r3, r7, #8
  402670:	4a29      	ldr	r2, [pc, #164]	; (402718 <main+0x2a8>)
  402672:	ca07      	ldmia	r2, {r0, r1, r2}
  402674:	c303      	stmia	r3!, {r0, r1}
  402676:	701a      	strb	r2, [r3, #0]
				break;
  402678:	e006      	b.n	402688 <main+0x218>
			case IDX_SHELF4:
				sprintf(txBuf, "Shelf4\r\n");
  40267a:	f107 0308 	add.w	r3, r7, #8
  40267e:	4a27      	ldr	r2, [pc, #156]	; (40271c <main+0x2ac>)
  402680:	ca07      	ldmia	r2, {r0, r1, r2}
  402682:	c303      	stmia	r3!, {r0, r1}
  402684:	701a      	strb	r2, [r3, #0]
				break;
  402686:	bf00      	nop
		}
		
		func_transmit(txBuf, strlen(txBuf));
  402688:	f107 0308 	add.w	r3, r7, #8
  40268c:	4618      	mov	r0, r3
  40268e:	4b24      	ldr	r3, [pc, #144]	; (402720 <main+0x2b0>)
  402690:	4798      	blx	r3
  402692:	4602      	mov	r2, r0
  402694:	f107 0308 	add.w	r3, r7, #8
  402698:	4618      	mov	r0, r3
  40269a:	4611      	mov	r1, r2
  40269c:	4b13      	ldr	r3, [pc, #76]	; (4026ec <main+0x27c>)
  40269e:	4798      	blx	r3


		if ((++displayState) > 8)
  4026a0:	7efb      	ldrb	r3, [r7, #27]
  4026a2:	3301      	adds	r3, #1
  4026a4:	76fb      	strb	r3, [r7, #27]
  4026a6:	7efb      	ldrb	r3, [r7, #27]
  4026a8:	2b08      	cmp	r3, #8
  4026aa:	d901      	bls.n	4026b0 <main+0x240>
		{
			displayState = 0;
  4026ac:	2300      	movs	r3, #0
  4026ae:	76fb      	strb	r3, [r7, #27]
		}
		
		
	}
  4026b0:	e711      	b.n	4024d6 <main+0x66>
  4026b2:	bf00      	nop
  4026b4:	00400491 	.word	0x00400491
  4026b8:	00400a6d 	.word	0x00400a6d
  4026bc:	00402391 	.word	0x00402391
  4026c0:	004022cd 	.word	0x004022cd
  4026c4:	0040234d 	.word	0x0040234d
  4026c8:	0040242d 	.word	0x0040242d
  4026cc:	00401b31 	.word	0x00401b31
  4026d0:	40024000 	.word	0x40024000
  4026d4:	00401505 	.word	0x00401505
  4026d8:	00401551 	.word	0x00401551
  4026dc:	00401da5 	.word	0x00401da5
  4026e0:	004021e9 	.word	0x004021e9
  4026e4:	00401631 	.word	0x00401631
  4026e8:	0040168d 	.word	0x0040168d
  4026ec:	004023c9 	.word	0x004023c9
  4026f0:	20400058 	.word	0x20400058
  4026f4:	204004a8 	.word	0x204004a8
  4026f8:	004029ed 	.word	0x004029ed
  4026fc:	004043d0 	.word	0x004043d0
  402700:	004043d8 	.word	0x004043d8
  402704:	00404420 	.word	0x00404420
  402708:	004043e0 	.word	0x004043e0
  40270c:	004043e8 	.word	0x004043e8
  402710:	004043f0 	.word	0x004043f0
  402714:	004043fc 	.word	0x004043fc
  402718:	00404408 	.word	0x00404408
  40271c:	00404414 	.word	0x00404414
  402720:	00402991 	.word	0x00402991

00402724 <__libc_init_array>:
  402724:	b570      	push	{r4, r5, r6, lr}
  402726:	4e0f      	ldr	r6, [pc, #60]	; (402764 <__libc_init_array+0x40>)
  402728:	4d0f      	ldr	r5, [pc, #60]	; (402768 <__libc_init_array+0x44>)
  40272a:	1b76      	subs	r6, r6, r5
  40272c:	10b6      	asrs	r6, r6, #2
  40272e:	bf18      	it	ne
  402730:	2400      	movne	r4, #0
  402732:	d005      	beq.n	402740 <__libc_init_array+0x1c>
  402734:	3401      	adds	r4, #1
  402736:	f855 3b04 	ldr.w	r3, [r5], #4
  40273a:	4798      	blx	r3
  40273c:	42a6      	cmp	r6, r4
  40273e:	d1f9      	bne.n	402734 <__libc_init_array+0x10>
  402740:	4e0a      	ldr	r6, [pc, #40]	; (40276c <__libc_init_array+0x48>)
  402742:	f001 feef 	bl	404524 <_init>
  402746:	4d0a      	ldr	r5, [pc, #40]	; (402770 <__libc_init_array+0x4c>)
  402748:	1b76      	subs	r6, r6, r5
  40274a:	10b6      	asrs	r6, r6, #2
  40274c:	bf18      	it	ne
  40274e:	2400      	movne	r4, #0
  402750:	d006      	beq.n	402760 <__libc_init_array+0x3c>
  402752:	3401      	adds	r4, #1
  402754:	f855 3b04 	ldr.w	r3, [r5], #4
  402758:	4798      	blx	r3
  40275a:	42a6      	cmp	r6, r4
  40275c:	d1f9      	bne.n	402752 <__libc_init_array+0x2e>
  40275e:	bd70      	pop	{r4, r5, r6, pc}
  402760:	bd70      	pop	{r4, r5, r6, pc}
  402762:	bf00      	nop
  402764:	00404530 	.word	0x00404530
  402768:	00404530 	.word	0x00404530
  40276c:	00404538 	.word	0x00404538
  402770:	00404530 	.word	0x00404530

00402774 <memset>:
  402774:	0783      	lsls	r3, r0, #30
  402776:	b470      	push	{r4, r5, r6}
  402778:	d049      	beq.n	40280e <memset+0x9a>
  40277a:	1e54      	subs	r4, r2, #1
  40277c:	2a00      	cmp	r2, #0
  40277e:	d044      	beq.n	40280a <memset+0x96>
  402780:	b2cd      	uxtb	r5, r1
  402782:	4603      	mov	r3, r0
  402784:	e002      	b.n	40278c <memset+0x18>
  402786:	2c00      	cmp	r4, #0
  402788:	d03f      	beq.n	40280a <memset+0x96>
  40278a:	4614      	mov	r4, r2
  40278c:	f803 5b01 	strb.w	r5, [r3], #1
  402790:	f013 0f03 	tst.w	r3, #3
  402794:	f104 32ff 	add.w	r2, r4, #4294967295
  402798:	d1f5      	bne.n	402786 <memset+0x12>
  40279a:	2c03      	cmp	r4, #3
  40279c:	d92e      	bls.n	4027fc <memset+0x88>
  40279e:	b2cd      	uxtb	r5, r1
  4027a0:	2c0f      	cmp	r4, #15
  4027a2:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4027a6:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4027aa:	d919      	bls.n	4027e0 <memset+0x6c>
  4027ac:	f103 0210 	add.w	r2, r3, #16
  4027b0:	4626      	mov	r6, r4
  4027b2:	3e10      	subs	r6, #16
  4027b4:	f842 5c10 	str.w	r5, [r2, #-16]
  4027b8:	f842 5c0c 	str.w	r5, [r2, #-12]
  4027bc:	3210      	adds	r2, #16
  4027be:	2e0f      	cmp	r6, #15
  4027c0:	f842 5c18 	str.w	r5, [r2, #-24]
  4027c4:	f842 5c14 	str.w	r5, [r2, #-20]
  4027c8:	d8f3      	bhi.n	4027b2 <memset+0x3e>
  4027ca:	f1a4 0210 	sub.w	r2, r4, #16
  4027ce:	f004 040f 	and.w	r4, r4, #15
  4027d2:	f022 020f 	bic.w	r2, r2, #15
  4027d6:	2c03      	cmp	r4, #3
  4027d8:	f102 0210 	add.w	r2, r2, #16
  4027dc:	4413      	add	r3, r2
  4027de:	d90d      	bls.n	4027fc <memset+0x88>
  4027e0:	461e      	mov	r6, r3
  4027e2:	4622      	mov	r2, r4
  4027e4:	3a04      	subs	r2, #4
  4027e6:	f846 5b04 	str.w	r5, [r6], #4
  4027ea:	2a03      	cmp	r2, #3
  4027ec:	d8fa      	bhi.n	4027e4 <memset+0x70>
  4027ee:	1f22      	subs	r2, r4, #4
  4027f0:	f004 0403 	and.w	r4, r4, #3
  4027f4:	f022 0203 	bic.w	r2, r2, #3
  4027f8:	3204      	adds	r2, #4
  4027fa:	4413      	add	r3, r2
  4027fc:	b12c      	cbz	r4, 40280a <memset+0x96>
  4027fe:	b2c9      	uxtb	r1, r1
  402800:	441c      	add	r4, r3
  402802:	f803 1b01 	strb.w	r1, [r3], #1
  402806:	42a3      	cmp	r3, r4
  402808:	d1fb      	bne.n	402802 <memset+0x8e>
  40280a:	bc70      	pop	{r4, r5, r6}
  40280c:	4770      	bx	lr
  40280e:	4614      	mov	r4, r2
  402810:	4603      	mov	r3, r0
  402812:	e7c2      	b.n	40279a <memset+0x26>

00402814 <_puts_r>:
  402814:	b5f0      	push	{r4, r5, r6, r7, lr}
  402816:	4604      	mov	r4, r0
  402818:	b089      	sub	sp, #36	; 0x24
  40281a:	4608      	mov	r0, r1
  40281c:	460d      	mov	r5, r1
  40281e:	f000 f8b7 	bl	402990 <strlen>
  402822:	68a3      	ldr	r3, [r4, #8]
  402824:	2701      	movs	r7, #1
  402826:	2102      	movs	r1, #2
  402828:	899a      	ldrh	r2, [r3, #12]
  40282a:	ae04      	add	r6, sp, #16
  40282c:	eb00 0c07 	add.w	ip, r0, r7
  402830:	f8df e03c 	ldr.w	lr, [pc, #60]	; 402870 <_puts_r+0x5c>
  402834:	9102      	str	r1, [sp, #8]
  402836:	0491      	lsls	r1, r2, #18
  402838:	9504      	str	r5, [sp, #16]
  40283a:	9005      	str	r0, [sp, #20]
  40283c:	f8cd c00c 	str.w	ip, [sp, #12]
  402840:	f8cd e018 	str.w	lr, [sp, #24]
  402844:	9707      	str	r7, [sp, #28]
  402846:	9601      	str	r6, [sp, #4]
  402848:	d406      	bmi.n	402858 <_puts_r+0x44>
  40284a:	6e59      	ldr	r1, [r3, #100]	; 0x64
  40284c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  402850:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  402854:	819a      	strh	r2, [r3, #12]
  402856:	6659      	str	r1, [r3, #100]	; 0x64
  402858:	4620      	mov	r0, r4
  40285a:	4619      	mov	r1, r3
  40285c:	aa01      	add	r2, sp, #4
  40285e:	f000 fc0f 	bl	403080 <__sfvwrite_r>
  402862:	2800      	cmp	r0, #0
  402864:	bf14      	ite	ne
  402866:	f04f 30ff 	movne.w	r0, #4294967295
  40286a:	200a      	moveq	r0, #10
  40286c:	b009      	add	sp, #36	; 0x24
  40286e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402870:	00404520 	.word	0x00404520

00402874 <puts>:
  402874:	4b02      	ldr	r3, [pc, #8]	; (402880 <puts+0xc>)
  402876:	4601      	mov	r1, r0
  402878:	6818      	ldr	r0, [r3, #0]
  40287a:	f7ff bfcb 	b.w	402814 <_puts_r>
  40287e:	bf00      	nop
  402880:	204004a8 	.word	0x204004a8

00402884 <setbuf>:
  402884:	2900      	cmp	r1, #0
  402886:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40288a:	bf0c      	ite	eq
  40288c:	2202      	moveq	r2, #2
  40288e:	2200      	movne	r2, #0
  402890:	f000 b800 	b.w	402894 <setvbuf>

00402894 <setvbuf>:
  402894:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402898:	4e3b      	ldr	r6, [pc, #236]	; (402988 <setvbuf+0xf4>)
  40289a:	4604      	mov	r4, r0
  40289c:	460d      	mov	r5, r1
  40289e:	4690      	mov	r8, r2
  4028a0:	6837      	ldr	r7, [r6, #0]
  4028a2:	461e      	mov	r6, r3
  4028a4:	b117      	cbz	r7, 4028ac <setvbuf+0x18>
  4028a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  4028a8:	2b00      	cmp	r3, #0
  4028aa:	d03f      	beq.n	40292c <setvbuf+0x98>
  4028ac:	f1b8 0f02 	cmp.w	r8, #2
  4028b0:	d832      	bhi.n	402918 <setvbuf+0x84>
  4028b2:	ea5f 79d6 	movs.w	r9, r6, lsr #31
  4028b6:	d12f      	bne.n	402918 <setvbuf+0x84>
  4028b8:	4621      	mov	r1, r4
  4028ba:	4638      	mov	r0, r7
  4028bc:	f000 fa00 	bl	402cc0 <_fflush_r>
  4028c0:	89a1      	ldrh	r1, [r4, #12]
  4028c2:	f8c4 9004 	str.w	r9, [r4, #4]
  4028c6:	060b      	lsls	r3, r1, #24
  4028c8:	f8c4 9018 	str.w	r9, [r4, #24]
  4028cc:	d428      	bmi.n	402920 <setvbuf+0x8c>
  4028ce:	f021 0183 	bic.w	r1, r1, #131	; 0x83
  4028d2:	f1b8 0f02 	cmp.w	r8, #2
  4028d6:	b289      	uxth	r1, r1
  4028d8:	81a1      	strh	r1, [r4, #12]
  4028da:	d02b      	beq.n	402934 <setvbuf+0xa0>
  4028dc:	2d00      	cmp	r5, #0
  4028de:	d037      	beq.n	402950 <setvbuf+0xbc>
  4028e0:	f1b8 0f01 	cmp.w	r8, #1
  4028e4:	d012      	beq.n	40290c <setvbuf+0x78>
  4028e6:	b289      	uxth	r1, r1
  4028e8:	4b28      	ldr	r3, [pc, #160]	; (40298c <setvbuf+0xf8>)
  4028ea:	f001 0008 	and.w	r0, r1, #8
  4028ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  4028f0:	6025      	str	r5, [r4, #0]
  4028f2:	b280      	uxth	r0, r0
  4028f4:	6125      	str	r5, [r4, #16]
  4028f6:	6166      	str	r6, [r4, #20]
  4028f8:	b180      	cbz	r0, 40291c <setvbuf+0x88>
  4028fa:	f011 0f03 	tst.w	r1, #3
  4028fe:	f04f 0000 	mov.w	r0, #0
  402902:	bf18      	it	ne
  402904:	4606      	movne	r6, r0
  402906:	60a6      	str	r6, [r4, #8]
  402908:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40290c:	f041 0101 	orr.w	r1, r1, #1
  402910:	4273      	negs	r3, r6
  402912:	81a1      	strh	r1, [r4, #12]
  402914:	61a3      	str	r3, [r4, #24]
  402916:	e7e6      	b.n	4028e6 <setvbuf+0x52>
  402918:	f04f 30ff 	mov.w	r0, #4294967295
  40291c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402920:	6921      	ldr	r1, [r4, #16]
  402922:	4638      	mov	r0, r7
  402924:	f000 fad4 	bl	402ed0 <_free_r>
  402928:	89a1      	ldrh	r1, [r4, #12]
  40292a:	e7d0      	b.n	4028ce <setvbuf+0x3a>
  40292c:	4638      	mov	r0, r7
  40292e:	f000 fa61 	bl	402df4 <__sinit>
  402932:	e7bb      	b.n	4028ac <setvbuf+0x18>
  402934:	2000      	movs	r0, #0
  402936:	f104 0343 	add.w	r3, r4, #67	; 0x43
  40293a:	f041 0102 	orr.w	r1, r1, #2
  40293e:	2500      	movs	r5, #0
  402940:	2201      	movs	r2, #1
  402942:	81a1      	strh	r1, [r4, #12]
  402944:	60a5      	str	r5, [r4, #8]
  402946:	6023      	str	r3, [r4, #0]
  402948:	6123      	str	r3, [r4, #16]
  40294a:	6162      	str	r2, [r4, #20]
  40294c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402950:	2e00      	cmp	r6, #0
  402952:	bf08      	it	eq
  402954:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  402958:	4630      	mov	r0, r6
  40295a:	f000 fdbd 	bl	4034d8 <malloc>
  40295e:	4605      	mov	r5, r0
  402960:	b128      	cbz	r0, 40296e <setvbuf+0xda>
  402962:	89a1      	ldrh	r1, [r4, #12]
  402964:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  402968:	b289      	uxth	r1, r1
  40296a:	81a1      	strh	r1, [r4, #12]
  40296c:	e7b8      	b.n	4028e0 <setvbuf+0x4c>
  40296e:	f44f 6080 	mov.w	r0, #1024	; 0x400
  402972:	f000 fdb1 	bl	4034d8 <malloc>
  402976:	4605      	mov	r5, r0
  402978:	b918      	cbnz	r0, 402982 <setvbuf+0xee>
  40297a:	89a1      	ldrh	r1, [r4, #12]
  40297c:	f04f 30ff 	mov.w	r0, #4294967295
  402980:	e7d9      	b.n	402936 <setvbuf+0xa2>
  402982:	f44f 6680 	mov.w	r6, #1024	; 0x400
  402986:	e7ec      	b.n	402962 <setvbuf+0xce>
  402988:	204004a8 	.word	0x204004a8
  40298c:	00402ced 	.word	0x00402ced

00402990 <strlen>:
  402990:	f020 0103 	bic.w	r1, r0, #3
  402994:	f010 0003 	ands.w	r0, r0, #3
  402998:	f1c0 0000 	rsb	r0, r0, #0
  40299c:	f851 3b04 	ldr.w	r3, [r1], #4
  4029a0:	f100 0c04 	add.w	ip, r0, #4
  4029a4:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  4029a8:	f06f 0200 	mvn.w	r2, #0
  4029ac:	bf1c      	itt	ne
  4029ae:	fa22 f20c 	lsrne.w	r2, r2, ip
  4029b2:	4313      	orrne	r3, r2
  4029b4:	f04f 0c01 	mov.w	ip, #1
  4029b8:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  4029bc:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  4029c0:	eba3 020c 	sub.w	r2, r3, ip
  4029c4:	ea22 0203 	bic.w	r2, r2, r3
  4029c8:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  4029cc:	bf04      	itt	eq
  4029ce:	f851 3b04 	ldreq.w	r3, [r1], #4
  4029d2:	3004      	addeq	r0, #4
  4029d4:	d0f4      	beq.n	4029c0 <strlen+0x30>
  4029d6:	f1c2 0100 	rsb	r1, r2, #0
  4029da:	ea02 0201 	and.w	r2, r2, r1
  4029de:	fab2 f282 	clz	r2, r2
  4029e2:	f1c2 021f 	rsb	r2, r2, #31
  4029e6:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4029ea:	4770      	bx	lr

004029ec <__swbuf_r>:
  4029ec:	b570      	push	{r4, r5, r6, lr}
  4029ee:	460d      	mov	r5, r1
  4029f0:	4614      	mov	r4, r2
  4029f2:	4606      	mov	r6, r0
  4029f4:	b110      	cbz	r0, 4029fc <__swbuf_r+0x10>
  4029f6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4029f8:	2b00      	cmp	r3, #0
  4029fa:	d048      	beq.n	402a8e <__swbuf_r+0xa2>
  4029fc:	89a2      	ldrh	r2, [r4, #12]
  4029fe:	69a3      	ldr	r3, [r4, #24]
  402a00:	b291      	uxth	r1, r2
  402a02:	60a3      	str	r3, [r4, #8]
  402a04:	0708      	lsls	r0, r1, #28
  402a06:	d538      	bpl.n	402a7a <__swbuf_r+0x8e>
  402a08:	6923      	ldr	r3, [r4, #16]
  402a0a:	2b00      	cmp	r3, #0
  402a0c:	d035      	beq.n	402a7a <__swbuf_r+0x8e>
  402a0e:	0489      	lsls	r1, r1, #18
  402a10:	b2ed      	uxtb	r5, r5
  402a12:	d515      	bpl.n	402a40 <__swbuf_r+0x54>
  402a14:	6822      	ldr	r2, [r4, #0]
  402a16:	6961      	ldr	r1, [r4, #20]
  402a18:	1ad3      	subs	r3, r2, r3
  402a1a:	428b      	cmp	r3, r1
  402a1c:	da1c      	bge.n	402a58 <__swbuf_r+0x6c>
  402a1e:	3301      	adds	r3, #1
  402a20:	68a1      	ldr	r1, [r4, #8]
  402a22:	1c50      	adds	r0, r2, #1
  402a24:	3901      	subs	r1, #1
  402a26:	6020      	str	r0, [r4, #0]
  402a28:	60a1      	str	r1, [r4, #8]
  402a2a:	7015      	strb	r5, [r2, #0]
  402a2c:	6962      	ldr	r2, [r4, #20]
  402a2e:	429a      	cmp	r2, r3
  402a30:	d01a      	beq.n	402a68 <__swbuf_r+0x7c>
  402a32:	2d0a      	cmp	r5, #10
  402a34:	d102      	bne.n	402a3c <__swbuf_r+0x50>
  402a36:	7b23      	ldrb	r3, [r4, #12]
  402a38:	07db      	lsls	r3, r3, #31
  402a3a:	d415      	bmi.n	402a68 <__swbuf_r+0x7c>
  402a3c:	4628      	mov	r0, r5
  402a3e:	bd70      	pop	{r4, r5, r6, pc}
  402a40:	6e61      	ldr	r1, [r4, #100]	; 0x64
  402a42:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  402a46:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  402a4a:	81a2      	strh	r2, [r4, #12]
  402a4c:	6822      	ldr	r2, [r4, #0]
  402a4e:	6661      	str	r1, [r4, #100]	; 0x64
  402a50:	1ad3      	subs	r3, r2, r3
  402a52:	6961      	ldr	r1, [r4, #20]
  402a54:	428b      	cmp	r3, r1
  402a56:	dbe2      	blt.n	402a1e <__swbuf_r+0x32>
  402a58:	4630      	mov	r0, r6
  402a5a:	4621      	mov	r1, r4
  402a5c:	f000 f930 	bl	402cc0 <_fflush_r>
  402a60:	b940      	cbnz	r0, 402a74 <__swbuf_r+0x88>
  402a62:	6822      	ldr	r2, [r4, #0]
  402a64:	2301      	movs	r3, #1
  402a66:	e7db      	b.n	402a20 <__swbuf_r+0x34>
  402a68:	4630      	mov	r0, r6
  402a6a:	4621      	mov	r1, r4
  402a6c:	f000 f928 	bl	402cc0 <_fflush_r>
  402a70:	2800      	cmp	r0, #0
  402a72:	d0e3      	beq.n	402a3c <__swbuf_r+0x50>
  402a74:	f04f 30ff 	mov.w	r0, #4294967295
  402a78:	bd70      	pop	{r4, r5, r6, pc}
  402a7a:	4630      	mov	r0, r6
  402a7c:	4621      	mov	r1, r4
  402a7e:	f000 f809 	bl	402a94 <__swsetup_r>
  402a82:	2800      	cmp	r0, #0
  402a84:	d1f6      	bne.n	402a74 <__swbuf_r+0x88>
  402a86:	89a2      	ldrh	r2, [r4, #12]
  402a88:	6923      	ldr	r3, [r4, #16]
  402a8a:	b291      	uxth	r1, r2
  402a8c:	e7bf      	b.n	402a0e <__swbuf_r+0x22>
  402a8e:	f000 f9b1 	bl	402df4 <__sinit>
  402a92:	e7b3      	b.n	4029fc <__swbuf_r+0x10>

00402a94 <__swsetup_r>:
  402a94:	b538      	push	{r3, r4, r5, lr}
  402a96:	4b2f      	ldr	r3, [pc, #188]	; (402b54 <__swsetup_r+0xc0>)
  402a98:	4605      	mov	r5, r0
  402a9a:	460c      	mov	r4, r1
  402a9c:	6818      	ldr	r0, [r3, #0]
  402a9e:	b110      	cbz	r0, 402aa6 <__swsetup_r+0x12>
  402aa0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402aa2:	2b00      	cmp	r3, #0
  402aa4:	d036      	beq.n	402b14 <__swsetup_r+0x80>
  402aa6:	89a2      	ldrh	r2, [r4, #12]
  402aa8:	b293      	uxth	r3, r2
  402aaa:	0718      	lsls	r0, r3, #28
  402aac:	d50b      	bpl.n	402ac6 <__swsetup_r+0x32>
  402aae:	6920      	ldr	r0, [r4, #16]
  402ab0:	b1a0      	cbz	r0, 402adc <__swsetup_r+0x48>
  402ab2:	f013 0201 	ands.w	r2, r3, #1
  402ab6:	d11d      	bne.n	402af4 <__swsetup_r+0x60>
  402ab8:	0799      	lsls	r1, r3, #30
  402aba:	d400      	bmi.n	402abe <__swsetup_r+0x2a>
  402abc:	6962      	ldr	r2, [r4, #20]
  402abe:	60a2      	str	r2, [r4, #8]
  402ac0:	b1f8      	cbz	r0, 402b02 <__swsetup_r+0x6e>
  402ac2:	2000      	movs	r0, #0
  402ac4:	bd38      	pop	{r3, r4, r5, pc}
  402ac6:	06d9      	lsls	r1, r3, #27
  402ac8:	d53b      	bpl.n	402b42 <__swsetup_r+0xae>
  402aca:	0758      	lsls	r0, r3, #29
  402acc:	d425      	bmi.n	402b1a <__swsetup_r+0x86>
  402ace:	6920      	ldr	r0, [r4, #16]
  402ad0:	f042 0208 	orr.w	r2, r2, #8
  402ad4:	b293      	uxth	r3, r2
  402ad6:	81a2      	strh	r2, [r4, #12]
  402ad8:	2800      	cmp	r0, #0
  402ada:	d1ea      	bne.n	402ab2 <__swsetup_r+0x1e>
  402adc:	f403 7220 	and.w	r2, r3, #640	; 0x280
  402ae0:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  402ae4:	d0e5      	beq.n	402ab2 <__swsetup_r+0x1e>
  402ae6:	4628      	mov	r0, r5
  402ae8:	4621      	mov	r1, r4
  402aea:	f000 fc83 	bl	4033f4 <__smakebuf_r>
  402aee:	89a3      	ldrh	r3, [r4, #12]
  402af0:	6920      	ldr	r0, [r4, #16]
  402af2:	e7de      	b.n	402ab2 <__swsetup_r+0x1e>
  402af4:	6963      	ldr	r3, [r4, #20]
  402af6:	2200      	movs	r2, #0
  402af8:	425b      	negs	r3, r3
  402afa:	60a2      	str	r2, [r4, #8]
  402afc:	61a3      	str	r3, [r4, #24]
  402afe:	2800      	cmp	r0, #0
  402b00:	d1df      	bne.n	402ac2 <__swsetup_r+0x2e>
  402b02:	89a3      	ldrh	r3, [r4, #12]
  402b04:	061a      	lsls	r2, r3, #24
  402b06:	d5dd      	bpl.n	402ac4 <__swsetup_r+0x30>
  402b08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402b0c:	f04f 30ff 	mov.w	r0, #4294967295
  402b10:	81a3      	strh	r3, [r4, #12]
  402b12:	bd38      	pop	{r3, r4, r5, pc}
  402b14:	f000 f96e 	bl	402df4 <__sinit>
  402b18:	e7c5      	b.n	402aa6 <__swsetup_r+0x12>
  402b1a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402b1c:	b149      	cbz	r1, 402b32 <__swsetup_r+0x9e>
  402b1e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402b22:	4299      	cmp	r1, r3
  402b24:	d003      	beq.n	402b2e <__swsetup_r+0x9a>
  402b26:	4628      	mov	r0, r5
  402b28:	f000 f9d2 	bl	402ed0 <_free_r>
  402b2c:	89a2      	ldrh	r2, [r4, #12]
  402b2e:	2300      	movs	r3, #0
  402b30:	6323      	str	r3, [r4, #48]	; 0x30
  402b32:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  402b36:	2300      	movs	r3, #0
  402b38:	6920      	ldr	r0, [r4, #16]
  402b3a:	b292      	uxth	r2, r2
  402b3c:	e884 0009 	stmia.w	r4, {r0, r3}
  402b40:	e7c6      	b.n	402ad0 <__swsetup_r+0x3c>
  402b42:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  402b46:	2309      	movs	r3, #9
  402b48:	f04f 30ff 	mov.w	r0, #4294967295
  402b4c:	602b      	str	r3, [r5, #0]
  402b4e:	81a2      	strh	r2, [r4, #12]
  402b50:	bd38      	pop	{r3, r4, r5, pc}
  402b52:	bf00      	nop
  402b54:	204004a8 	.word	0x204004a8

00402b58 <register_fini>:
  402b58:	4b02      	ldr	r3, [pc, #8]	; (402b64 <register_fini+0xc>)
  402b5a:	b113      	cbz	r3, 402b62 <register_fini+0xa>
  402b5c:	4802      	ldr	r0, [pc, #8]	; (402b68 <register_fini+0x10>)
  402b5e:	f000 b805 	b.w	402b6c <atexit>
  402b62:	4770      	bx	lr
  402b64:	00000000 	.word	0x00000000
  402b68:	00402e09 	.word	0x00402e09

00402b6c <atexit>:
  402b6c:	4601      	mov	r1, r0
  402b6e:	2000      	movs	r0, #0
  402b70:	4602      	mov	r2, r0
  402b72:	4603      	mov	r3, r0
  402b74:	f001 bb0e 	b.w	404194 <__register_exitproc>

00402b78 <__sflush_r>:
  402b78:	898b      	ldrh	r3, [r1, #12]
  402b7a:	b29a      	uxth	r2, r3
  402b7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402b80:	460d      	mov	r5, r1
  402b82:	0711      	lsls	r1, r2, #28
  402b84:	4680      	mov	r8, r0
  402b86:	d43c      	bmi.n	402c02 <__sflush_r+0x8a>
  402b88:	686a      	ldr	r2, [r5, #4]
  402b8a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  402b8e:	2a00      	cmp	r2, #0
  402b90:	81ab      	strh	r3, [r5, #12]
  402b92:	dd76      	ble.n	402c82 <__sflush_r+0x10a>
  402b94:	6aae      	ldr	r6, [r5, #40]	; 0x28
  402b96:	2e00      	cmp	r6, #0
  402b98:	d04b      	beq.n	402c32 <__sflush_r+0xba>
  402b9a:	b29b      	uxth	r3, r3
  402b9c:	2100      	movs	r1, #0
  402b9e:	f8d8 4000 	ldr.w	r4, [r8]
  402ba2:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  402ba6:	f8c8 1000 	str.w	r1, [r8]
  402baa:	b292      	uxth	r2, r2
  402bac:	2a00      	cmp	r2, #0
  402bae:	d06c      	beq.n	402c8a <__sflush_r+0x112>
  402bb0:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  402bb2:	075f      	lsls	r7, r3, #29
  402bb4:	d505      	bpl.n	402bc2 <__sflush_r+0x4a>
  402bb6:	6869      	ldr	r1, [r5, #4]
  402bb8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  402bba:	1a52      	subs	r2, r2, r1
  402bbc:	b10b      	cbz	r3, 402bc2 <__sflush_r+0x4a>
  402bbe:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  402bc0:	1ad2      	subs	r2, r2, r3
  402bc2:	4640      	mov	r0, r8
  402bc4:	69e9      	ldr	r1, [r5, #28]
  402bc6:	2300      	movs	r3, #0
  402bc8:	47b0      	blx	r6
  402bca:	1c46      	adds	r6, r0, #1
  402bcc:	d03e      	beq.n	402c4c <__sflush_r+0xd4>
  402bce:	89ab      	ldrh	r3, [r5, #12]
  402bd0:	2100      	movs	r1, #0
  402bd2:	692a      	ldr	r2, [r5, #16]
  402bd4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  402bd8:	6069      	str	r1, [r5, #4]
  402bda:	602a      	str	r2, [r5, #0]
  402bdc:	b29b      	uxth	r3, r3
  402bde:	04da      	lsls	r2, r3, #19
  402be0:	81ab      	strh	r3, [r5, #12]
  402be2:	d44c      	bmi.n	402c7e <__sflush_r+0x106>
  402be4:	6b29      	ldr	r1, [r5, #48]	; 0x30
  402be6:	f8c8 4000 	str.w	r4, [r8]
  402bea:	b311      	cbz	r1, 402c32 <__sflush_r+0xba>
  402bec:	f105 0340 	add.w	r3, r5, #64	; 0x40
  402bf0:	4299      	cmp	r1, r3
  402bf2:	d002      	beq.n	402bfa <__sflush_r+0x82>
  402bf4:	4640      	mov	r0, r8
  402bf6:	f000 f96b 	bl	402ed0 <_free_r>
  402bfa:	2000      	movs	r0, #0
  402bfc:	6328      	str	r0, [r5, #48]	; 0x30
  402bfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402c02:	692e      	ldr	r6, [r5, #16]
  402c04:	b1ae      	cbz	r6, 402c32 <__sflush_r+0xba>
  402c06:	682c      	ldr	r4, [r5, #0]
  402c08:	0791      	lsls	r1, r2, #30
  402c0a:	602e      	str	r6, [r5, #0]
  402c0c:	eba4 0406 	sub.w	r4, r4, r6
  402c10:	d11a      	bne.n	402c48 <__sflush_r+0xd0>
  402c12:	696b      	ldr	r3, [r5, #20]
  402c14:	60ab      	str	r3, [r5, #8]
  402c16:	e00a      	b.n	402c2e <__sflush_r+0xb6>
  402c18:	4632      	mov	r2, r6
  402c1a:	4623      	mov	r3, r4
  402c1c:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  402c1e:	4640      	mov	r0, r8
  402c20:	69e9      	ldr	r1, [r5, #28]
  402c22:	47b8      	blx	r7
  402c24:	2800      	cmp	r0, #0
  402c26:	eba4 0400 	sub.w	r4, r4, r0
  402c2a:	4406      	add	r6, r0
  402c2c:	dd04      	ble.n	402c38 <__sflush_r+0xc0>
  402c2e:	2c00      	cmp	r4, #0
  402c30:	dcf2      	bgt.n	402c18 <__sflush_r+0xa0>
  402c32:	2000      	movs	r0, #0
  402c34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402c38:	89ab      	ldrh	r3, [r5, #12]
  402c3a:	f04f 30ff 	mov.w	r0, #4294967295
  402c3e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402c42:	81ab      	strh	r3, [r5, #12]
  402c44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402c48:	2300      	movs	r3, #0
  402c4a:	e7e3      	b.n	402c14 <__sflush_r+0x9c>
  402c4c:	f8d8 3000 	ldr.w	r3, [r8]
  402c50:	fab3 f283 	clz	r2, r3
  402c54:	2b00      	cmp	r3, #0
  402c56:	bf18      	it	ne
  402c58:	2b1d      	cmpne	r3, #29
  402c5a:	ea4f 1252 	mov.w	r2, r2, lsr #5
  402c5e:	d001      	beq.n	402c64 <__sflush_r+0xec>
  402c60:	2b16      	cmp	r3, #22
  402c62:	d127      	bne.n	402cb4 <__sflush_r+0x13c>
  402c64:	89ab      	ldrh	r3, [r5, #12]
  402c66:	2600      	movs	r6, #0
  402c68:	6929      	ldr	r1, [r5, #16]
  402c6a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  402c6e:	b29b      	uxth	r3, r3
  402c70:	81ab      	strh	r3, [r5, #12]
  402c72:	04db      	lsls	r3, r3, #19
  402c74:	e885 0042 	stmia.w	r5, {r1, r6}
  402c78:	d5b4      	bpl.n	402be4 <__sflush_r+0x6c>
  402c7a:	2a00      	cmp	r2, #0
  402c7c:	d0b2      	beq.n	402be4 <__sflush_r+0x6c>
  402c7e:	6528      	str	r0, [r5, #80]	; 0x50
  402c80:	e7b0      	b.n	402be4 <__sflush_r+0x6c>
  402c82:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  402c84:	2a00      	cmp	r2, #0
  402c86:	dc85      	bgt.n	402b94 <__sflush_r+0x1c>
  402c88:	e7d3      	b.n	402c32 <__sflush_r+0xba>
  402c8a:	2301      	movs	r3, #1
  402c8c:	4640      	mov	r0, r8
  402c8e:	69e9      	ldr	r1, [r5, #28]
  402c90:	47b0      	blx	r6
  402c92:	1c43      	adds	r3, r0, #1
  402c94:	4602      	mov	r2, r0
  402c96:	d002      	beq.n	402c9e <__sflush_r+0x126>
  402c98:	89ab      	ldrh	r3, [r5, #12]
  402c9a:	6aae      	ldr	r6, [r5, #40]	; 0x28
  402c9c:	e789      	b.n	402bb2 <__sflush_r+0x3a>
  402c9e:	f8d8 3000 	ldr.w	r3, [r8]
  402ca2:	2b00      	cmp	r3, #0
  402ca4:	d0f8      	beq.n	402c98 <__sflush_r+0x120>
  402ca6:	2b16      	cmp	r3, #22
  402ca8:	d001      	beq.n	402cae <__sflush_r+0x136>
  402caa:	2b1d      	cmp	r3, #29
  402cac:	d1c4      	bne.n	402c38 <__sflush_r+0xc0>
  402cae:	f8c8 4000 	str.w	r4, [r8]
  402cb2:	e7be      	b.n	402c32 <__sflush_r+0xba>
  402cb4:	89ab      	ldrh	r3, [r5, #12]
  402cb6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402cba:	81ab      	strh	r3, [r5, #12]
  402cbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00402cc0 <_fflush_r>:
  402cc0:	b510      	push	{r4, lr}
  402cc2:	4604      	mov	r4, r0
  402cc4:	b082      	sub	sp, #8
  402cc6:	b108      	cbz	r0, 402ccc <_fflush_r+0xc>
  402cc8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402cca:	b153      	cbz	r3, 402ce2 <_fflush_r+0x22>
  402ccc:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  402cd0:	b908      	cbnz	r0, 402cd6 <_fflush_r+0x16>
  402cd2:	b002      	add	sp, #8
  402cd4:	bd10      	pop	{r4, pc}
  402cd6:	4620      	mov	r0, r4
  402cd8:	b002      	add	sp, #8
  402cda:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  402cde:	f7ff bf4b 	b.w	402b78 <__sflush_r>
  402ce2:	9101      	str	r1, [sp, #4]
  402ce4:	f000 f886 	bl	402df4 <__sinit>
  402ce8:	9901      	ldr	r1, [sp, #4]
  402cea:	e7ef      	b.n	402ccc <_fflush_r+0xc>

00402cec <_cleanup_r>:
  402cec:	4901      	ldr	r1, [pc, #4]	; (402cf4 <_cleanup_r+0x8>)
  402cee:	f000 bb59 	b.w	4033a4 <_fwalk_reent>
  402cf2:	bf00      	nop
  402cf4:	00404261 	.word	0x00404261

00402cf8 <__sinit.part.1>:
  402cf8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402cfc:	4682      	mov	sl, r0
  402cfe:	2400      	movs	r4, #0
  402d00:	4837      	ldr	r0, [pc, #220]	; (402de0 <__sinit.part.1+0xe8>)
  402d02:	2103      	movs	r1, #3
  402d04:	f8da 5004 	ldr.w	r5, [sl, #4]
  402d08:	f50a 723b 	add.w	r2, sl, #748	; 0x2ec
  402d0c:	2604      	movs	r6, #4
  402d0e:	f8ca 003c 	str.w	r0, [sl, #60]	; 0x3c
  402d12:	f8ca 12e4 	str.w	r1, [sl, #740]	; 0x2e4
  402d16:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  402d1a:	f8ca 22e8 	str.w	r2, [sl, #744]	; 0x2e8
  402d1e:	4621      	mov	r1, r4
  402d20:	f8ca 42e0 	str.w	r4, [sl, #736]	; 0x2e0
  402d24:	2208      	movs	r2, #8
  402d26:	81ae      	strh	r6, [r5, #12]
  402d28:	602c      	str	r4, [r5, #0]
  402d2a:	606c      	str	r4, [r5, #4]
  402d2c:	60ac      	str	r4, [r5, #8]
  402d2e:	666c      	str	r4, [r5, #100]	; 0x64
  402d30:	81ec      	strh	r4, [r5, #14]
  402d32:	612c      	str	r4, [r5, #16]
  402d34:	616c      	str	r4, [r5, #20]
  402d36:	61ac      	str	r4, [r5, #24]
  402d38:	f7ff fd1c 	bl	402774 <memset>
  402d3c:	f8df b0a8 	ldr.w	fp, [pc, #168]	; 402de8 <__sinit.part.1+0xf0>
  402d40:	f8da 6008 	ldr.w	r6, [sl, #8]
  402d44:	f04f 0301 	mov.w	r3, #1
  402d48:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 402dec <__sinit.part.1+0xf4>
  402d4c:	f04f 0e09 	mov.w	lr, #9
  402d50:	f8df 809c 	ldr.w	r8, [pc, #156]	; 402df0 <__sinit.part.1+0xf8>
  402d54:	4621      	mov	r1, r4
  402d56:	4f23      	ldr	r7, [pc, #140]	; (402de4 <__sinit.part.1+0xec>)
  402d58:	2208      	movs	r2, #8
  402d5a:	61ed      	str	r5, [r5, #28]
  402d5c:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  402d60:	f8c5 b020 	str.w	fp, [r5, #32]
  402d64:	f8c5 9024 	str.w	r9, [r5, #36]	; 0x24
  402d68:	f8c5 8028 	str.w	r8, [r5, #40]	; 0x28
  402d6c:	62ef      	str	r7, [r5, #44]	; 0x2c
  402d6e:	81f3      	strh	r3, [r6, #14]
  402d70:	f8a6 e00c 	strh.w	lr, [r6, #12]
  402d74:	6034      	str	r4, [r6, #0]
  402d76:	6074      	str	r4, [r6, #4]
  402d78:	60b4      	str	r4, [r6, #8]
  402d7a:	6674      	str	r4, [r6, #100]	; 0x64
  402d7c:	6134      	str	r4, [r6, #16]
  402d7e:	6174      	str	r4, [r6, #20]
  402d80:	61b4      	str	r4, [r6, #24]
  402d82:	f7ff fcf7 	bl	402774 <memset>
  402d86:	f8da 500c 	ldr.w	r5, [sl, #12]
  402d8a:	f04f 0c12 	mov.w	ip, #18
  402d8e:	f04f 0e02 	mov.w	lr, #2
  402d92:	61f6      	str	r6, [r6, #28]
  402d94:	4621      	mov	r1, r4
  402d96:	f8c6 b020 	str.w	fp, [r6, #32]
  402d9a:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  402d9e:	f8c6 9024 	str.w	r9, [r6, #36]	; 0x24
  402da2:	2208      	movs	r2, #8
  402da4:	f8c6 8028 	str.w	r8, [r6, #40]	; 0x28
  402da8:	62f7      	str	r7, [r6, #44]	; 0x2c
  402daa:	602c      	str	r4, [r5, #0]
  402dac:	606c      	str	r4, [r5, #4]
  402dae:	60ac      	str	r4, [r5, #8]
  402db0:	666c      	str	r4, [r5, #100]	; 0x64
  402db2:	612c      	str	r4, [r5, #16]
  402db4:	616c      	str	r4, [r5, #20]
  402db6:	61ac      	str	r4, [r5, #24]
  402db8:	f8a5 c00c 	strh.w	ip, [r5, #12]
  402dbc:	f8a5 e00e 	strh.w	lr, [r5, #14]
  402dc0:	f7ff fcd8 	bl	402774 <memset>
  402dc4:	2301      	movs	r3, #1
  402dc6:	61ed      	str	r5, [r5, #28]
  402dc8:	f8c5 b020 	str.w	fp, [r5, #32]
  402dcc:	f8c5 9024 	str.w	r9, [r5, #36]	; 0x24
  402dd0:	f8c5 8028 	str.w	r8, [r5, #40]	; 0x28
  402dd4:	62ef      	str	r7, [r5, #44]	; 0x2c
  402dd6:	f8ca 3038 	str.w	r3, [sl, #56]	; 0x38
  402dda:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402dde:	bf00      	nop
  402de0:	00402ced 	.word	0x00402ced
  402de4:	00404165 	.word	0x00404165
  402de8:	004040e5 	.word	0x004040e5
  402dec:	00404109 	.word	0x00404109
  402df0:	00404141 	.word	0x00404141

00402df4 <__sinit>:
  402df4:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402df6:	b103      	cbz	r3, 402dfa <__sinit+0x6>
  402df8:	4770      	bx	lr
  402dfa:	f7ff bf7d 	b.w	402cf8 <__sinit.part.1>
  402dfe:	bf00      	nop

00402e00 <__sfp_lock_acquire>:
  402e00:	4770      	bx	lr
  402e02:	bf00      	nop

00402e04 <__sfp_lock_release>:
  402e04:	4770      	bx	lr
  402e06:	bf00      	nop

00402e08 <__libc_fini_array>:
  402e08:	b538      	push	{r3, r4, r5, lr}
  402e0a:	4b08      	ldr	r3, [pc, #32]	; (402e2c <__libc_fini_array+0x24>)
  402e0c:	4d08      	ldr	r5, [pc, #32]	; (402e30 <__libc_fini_array+0x28>)
  402e0e:	1aed      	subs	r5, r5, r3
  402e10:	10ac      	asrs	r4, r5, #2
  402e12:	bf18      	it	ne
  402e14:	18ed      	addne	r5, r5, r3
  402e16:	d005      	beq.n	402e24 <__libc_fini_array+0x1c>
  402e18:	3c01      	subs	r4, #1
  402e1a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  402e1e:	4798      	blx	r3
  402e20:	2c00      	cmp	r4, #0
  402e22:	d1f9      	bne.n	402e18 <__libc_fini_array+0x10>
  402e24:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  402e28:	f001 bb86 	b.w	404538 <_fini>
  402e2c:	00404544 	.word	0x00404544
  402e30:	00404548 	.word	0x00404548

00402e34 <_malloc_trim_r>:
  402e34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402e36:	4f22      	ldr	r7, [pc, #136]	; (402ec0 <_malloc_trim_r+0x8c>)
  402e38:	460c      	mov	r4, r1
  402e3a:	4606      	mov	r6, r0
  402e3c:	f000 ff44 	bl	403cc8 <__malloc_lock>
  402e40:	68ba      	ldr	r2, [r7, #8]
  402e42:	4b20      	ldr	r3, [pc, #128]	; (402ec4 <_malloc_trim_r+0x90>)
  402e44:	6855      	ldr	r5, [r2, #4]
  402e46:	f025 0503 	bic.w	r5, r5, #3
  402e4a:	1b2c      	subs	r4, r5, r4
  402e4c:	f604 74ef 	addw	r4, r4, #4079	; 0xfef
  402e50:	4023      	ands	r3, r4
  402e52:	f5a3 5480 	sub.w	r4, r3, #4096	; 0x1000
  402e56:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  402e5a:	db07      	blt.n	402e6c <_malloc_trim_r+0x38>
  402e5c:	4630      	mov	r0, r6
  402e5e:	2100      	movs	r1, #0
  402e60:	f001 f92e 	bl	4040c0 <_sbrk_r>
  402e64:	68bb      	ldr	r3, [r7, #8]
  402e66:	442b      	add	r3, r5
  402e68:	4298      	cmp	r0, r3
  402e6a:	d004      	beq.n	402e76 <_malloc_trim_r+0x42>
  402e6c:	4630      	mov	r0, r6
  402e6e:	f000 ff2d 	bl	403ccc <__malloc_unlock>
  402e72:	2000      	movs	r0, #0
  402e74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402e76:	4630      	mov	r0, r6
  402e78:	4261      	negs	r1, r4
  402e7a:	f001 f921 	bl	4040c0 <_sbrk_r>
  402e7e:	3001      	adds	r0, #1
  402e80:	d00d      	beq.n	402e9e <_malloc_trim_r+0x6a>
  402e82:	4a11      	ldr	r2, [pc, #68]	; (402ec8 <_malloc_trim_r+0x94>)
  402e84:	1b2d      	subs	r5, r5, r4
  402e86:	68b9      	ldr	r1, [r7, #8]
  402e88:	4630      	mov	r0, r6
  402e8a:	6813      	ldr	r3, [r2, #0]
  402e8c:	f045 0501 	orr.w	r5, r5, #1
  402e90:	1b1b      	subs	r3, r3, r4
  402e92:	604d      	str	r5, [r1, #4]
  402e94:	6013      	str	r3, [r2, #0]
  402e96:	f000 ff19 	bl	403ccc <__malloc_unlock>
  402e9a:	2001      	movs	r0, #1
  402e9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402e9e:	4630      	mov	r0, r6
  402ea0:	2100      	movs	r1, #0
  402ea2:	f001 f90d 	bl	4040c0 <_sbrk_r>
  402ea6:	68ba      	ldr	r2, [r7, #8]
  402ea8:	1a83      	subs	r3, r0, r2
  402eaa:	2b0f      	cmp	r3, #15
  402eac:	ddde      	ble.n	402e6c <_malloc_trim_r+0x38>
  402eae:	4c07      	ldr	r4, [pc, #28]	; (402ecc <_malloc_trim_r+0x98>)
  402eb0:	f043 0301 	orr.w	r3, r3, #1
  402eb4:	4904      	ldr	r1, [pc, #16]	; (402ec8 <_malloc_trim_r+0x94>)
  402eb6:	6824      	ldr	r4, [r4, #0]
  402eb8:	6053      	str	r3, [r2, #4]
  402eba:	1b00      	subs	r0, r0, r4
  402ebc:	6008      	str	r0, [r1, #0]
  402ebe:	e7d5      	b.n	402e6c <_malloc_trim_r+0x38>
  402ec0:	204004ac 	.word	0x204004ac
  402ec4:	fffff000 	.word	0xfffff000
  402ec8:	20400968 	.word	0x20400968
  402ecc:	204008b8 	.word	0x204008b8

00402ed0 <_free_r>:
  402ed0:	2900      	cmp	r1, #0
  402ed2:	d04d      	beq.n	402f70 <_free_r+0xa0>
  402ed4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402ed8:	460c      	mov	r4, r1
  402eda:	4680      	mov	r8, r0
  402edc:	f000 fef4 	bl	403cc8 <__malloc_lock>
  402ee0:	4963      	ldr	r1, [pc, #396]	; (403070 <_free_r+0x1a0>)
  402ee2:	f854 7c04 	ldr.w	r7, [r4, #-4]
  402ee6:	f1a4 0508 	sub.w	r5, r4, #8
  402eea:	688e      	ldr	r6, [r1, #8]
  402eec:	f027 0301 	bic.w	r3, r7, #1
  402ef0:	18ea      	adds	r2, r5, r3
  402ef2:	6850      	ldr	r0, [r2, #4]
  402ef4:	4296      	cmp	r6, r2
  402ef6:	f020 0003 	bic.w	r0, r0, #3
  402efa:	d059      	beq.n	402fb0 <_free_r+0xe0>
  402efc:	07fe      	lsls	r6, r7, #31
  402efe:	6050      	str	r0, [r2, #4]
  402f00:	d40b      	bmi.n	402f1a <_free_r+0x4a>
  402f02:	f854 4c08 	ldr.w	r4, [r4, #-8]
  402f06:	f101 0708 	add.w	r7, r1, #8
  402f0a:	1b2d      	subs	r5, r5, r4
  402f0c:	4423      	add	r3, r4
  402f0e:	68ac      	ldr	r4, [r5, #8]
  402f10:	42bc      	cmp	r4, r7
  402f12:	d066      	beq.n	402fe2 <_free_r+0x112>
  402f14:	68ef      	ldr	r7, [r5, #12]
  402f16:	60e7      	str	r7, [r4, #12]
  402f18:	60bc      	str	r4, [r7, #8]
  402f1a:	1814      	adds	r4, r2, r0
  402f1c:	6864      	ldr	r4, [r4, #4]
  402f1e:	07e4      	lsls	r4, r4, #31
  402f20:	d40c      	bmi.n	402f3c <_free_r+0x6c>
  402f22:	4c54      	ldr	r4, [pc, #336]	; (403074 <_free_r+0x1a4>)
  402f24:	4403      	add	r3, r0
  402f26:	6890      	ldr	r0, [r2, #8]
  402f28:	42a0      	cmp	r0, r4
  402f2a:	d07c      	beq.n	403026 <_free_r+0x156>
  402f2c:	68d4      	ldr	r4, [r2, #12]
  402f2e:	f043 0201 	orr.w	r2, r3, #1
  402f32:	60c4      	str	r4, [r0, #12]
  402f34:	60a0      	str	r0, [r4, #8]
  402f36:	606a      	str	r2, [r5, #4]
  402f38:	50eb      	str	r3, [r5, r3]
  402f3a:	e003      	b.n	402f44 <_free_r+0x74>
  402f3c:	f043 0201 	orr.w	r2, r3, #1
  402f40:	606a      	str	r2, [r5, #4]
  402f42:	50eb      	str	r3, [r5, r3]
  402f44:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402f48:	d213      	bcs.n	402f72 <_free_r+0xa2>
  402f4a:	08db      	lsrs	r3, r3, #3
  402f4c:	2001      	movs	r0, #1
  402f4e:	684a      	ldr	r2, [r1, #4]
  402f50:	109c      	asrs	r4, r3, #2
  402f52:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
  402f56:	40a0      	lsls	r0, r4
  402f58:	689c      	ldr	r4, [r3, #8]
  402f5a:	4302      	orrs	r2, r0
  402f5c:	60eb      	str	r3, [r5, #12]
  402f5e:	60ac      	str	r4, [r5, #8]
  402f60:	604a      	str	r2, [r1, #4]
  402f62:	609d      	str	r5, [r3, #8]
  402f64:	60e5      	str	r5, [r4, #12]
  402f66:	4640      	mov	r0, r8
  402f68:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402f6c:	f000 beae 	b.w	403ccc <__malloc_unlock>
  402f70:	4770      	bx	lr
  402f72:	0a5a      	lsrs	r2, r3, #9
  402f74:	2a04      	cmp	r2, #4
  402f76:	d847      	bhi.n	403008 <_free_r+0x138>
  402f78:	099a      	lsrs	r2, r3, #6
  402f7a:	f102 0438 	add.w	r4, r2, #56	; 0x38
  402f7e:	0060      	lsls	r0, r4, #1
  402f80:	eb01 0080 	add.w	r0, r1, r0, lsl #2
  402f84:	493a      	ldr	r1, [pc, #232]	; (403070 <_free_r+0x1a0>)
  402f86:	6882      	ldr	r2, [r0, #8]
  402f88:	4282      	cmp	r2, r0
  402f8a:	d043      	beq.n	403014 <_free_r+0x144>
  402f8c:	6851      	ldr	r1, [r2, #4]
  402f8e:	f021 0103 	bic.w	r1, r1, #3
  402f92:	4299      	cmp	r1, r3
  402f94:	d902      	bls.n	402f9c <_free_r+0xcc>
  402f96:	6892      	ldr	r2, [r2, #8]
  402f98:	4290      	cmp	r0, r2
  402f9a:	d1f7      	bne.n	402f8c <_free_r+0xbc>
  402f9c:	68d3      	ldr	r3, [r2, #12]
  402f9e:	60eb      	str	r3, [r5, #12]
  402fa0:	4640      	mov	r0, r8
  402fa2:	60aa      	str	r2, [r5, #8]
  402fa4:	609d      	str	r5, [r3, #8]
  402fa6:	60d5      	str	r5, [r2, #12]
  402fa8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402fac:	f000 be8e 	b.w	403ccc <__malloc_unlock>
  402fb0:	07ff      	lsls	r7, r7, #31
  402fb2:	4403      	add	r3, r0
  402fb4:	d407      	bmi.n	402fc6 <_free_r+0xf6>
  402fb6:	f854 2c08 	ldr.w	r2, [r4, #-8]
  402fba:	1aad      	subs	r5, r5, r2
  402fbc:	4413      	add	r3, r2
  402fbe:	68a8      	ldr	r0, [r5, #8]
  402fc0:	68ea      	ldr	r2, [r5, #12]
  402fc2:	60c2      	str	r2, [r0, #12]
  402fc4:	6090      	str	r0, [r2, #8]
  402fc6:	4a2c      	ldr	r2, [pc, #176]	; (403078 <_free_r+0x1a8>)
  402fc8:	f043 0001 	orr.w	r0, r3, #1
  402fcc:	6812      	ldr	r2, [r2, #0]
  402fce:	6068      	str	r0, [r5, #4]
  402fd0:	4293      	cmp	r3, r2
  402fd2:	608d      	str	r5, [r1, #8]
  402fd4:	d3c7      	bcc.n	402f66 <_free_r+0x96>
  402fd6:	4b29      	ldr	r3, [pc, #164]	; (40307c <_free_r+0x1ac>)
  402fd8:	4640      	mov	r0, r8
  402fda:	6819      	ldr	r1, [r3, #0]
  402fdc:	f7ff ff2a 	bl	402e34 <_malloc_trim_r>
  402fe0:	e7c1      	b.n	402f66 <_free_r+0x96>
  402fe2:	1811      	adds	r1, r2, r0
  402fe4:	6849      	ldr	r1, [r1, #4]
  402fe6:	07c9      	lsls	r1, r1, #31
  402fe8:	d409      	bmi.n	402ffe <_free_r+0x12e>
  402fea:	4403      	add	r3, r0
  402fec:	68d1      	ldr	r1, [r2, #12]
  402fee:	6892      	ldr	r2, [r2, #8]
  402ff0:	f043 0001 	orr.w	r0, r3, #1
  402ff4:	60d1      	str	r1, [r2, #12]
  402ff6:	608a      	str	r2, [r1, #8]
  402ff8:	6068      	str	r0, [r5, #4]
  402ffa:	50eb      	str	r3, [r5, r3]
  402ffc:	e7b3      	b.n	402f66 <_free_r+0x96>
  402ffe:	f043 0201 	orr.w	r2, r3, #1
  403002:	606a      	str	r2, [r5, #4]
  403004:	50eb      	str	r3, [r5, r3]
  403006:	e7ae      	b.n	402f66 <_free_r+0x96>
  403008:	2a14      	cmp	r2, #20
  40300a:	d815      	bhi.n	403038 <_free_r+0x168>
  40300c:	f102 045b 	add.w	r4, r2, #91	; 0x5b
  403010:	0060      	lsls	r0, r4, #1
  403012:	e7b5      	b.n	402f80 <_free_r+0xb0>
  403014:	10a4      	asrs	r4, r4, #2
  403016:	2701      	movs	r7, #1
  403018:	6848      	ldr	r0, [r1, #4]
  40301a:	4613      	mov	r3, r2
  40301c:	fa07 f404 	lsl.w	r4, r7, r4
  403020:	4320      	orrs	r0, r4
  403022:	6048      	str	r0, [r1, #4]
  403024:	e7bb      	b.n	402f9e <_free_r+0xce>
  403026:	f043 0201 	orr.w	r2, r3, #1
  40302a:	614d      	str	r5, [r1, #20]
  40302c:	610d      	str	r5, [r1, #16]
  40302e:	60e8      	str	r0, [r5, #12]
  403030:	60a8      	str	r0, [r5, #8]
  403032:	606a      	str	r2, [r5, #4]
  403034:	50eb      	str	r3, [r5, r3]
  403036:	e796      	b.n	402f66 <_free_r+0x96>
  403038:	2a54      	cmp	r2, #84	; 0x54
  40303a:	d804      	bhi.n	403046 <_free_r+0x176>
  40303c:	0b1a      	lsrs	r2, r3, #12
  40303e:	f102 046e 	add.w	r4, r2, #110	; 0x6e
  403042:	0060      	lsls	r0, r4, #1
  403044:	e79c      	b.n	402f80 <_free_r+0xb0>
  403046:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40304a:	d804      	bhi.n	403056 <_free_r+0x186>
  40304c:	0bda      	lsrs	r2, r3, #15
  40304e:	f102 0477 	add.w	r4, r2, #119	; 0x77
  403052:	0060      	lsls	r0, r4, #1
  403054:	e794      	b.n	402f80 <_free_r+0xb0>
  403056:	f240 5054 	movw	r0, #1364	; 0x554
  40305a:	4282      	cmp	r2, r0
  40305c:	d804      	bhi.n	403068 <_free_r+0x198>
  40305e:	0c9a      	lsrs	r2, r3, #18
  403060:	f102 047c 	add.w	r4, r2, #124	; 0x7c
  403064:	0060      	lsls	r0, r4, #1
  403066:	e78b      	b.n	402f80 <_free_r+0xb0>
  403068:	20fc      	movs	r0, #252	; 0xfc
  40306a:	247e      	movs	r4, #126	; 0x7e
  40306c:	e788      	b.n	402f80 <_free_r+0xb0>
  40306e:	bf00      	nop
  403070:	204004ac 	.word	0x204004ac
  403074:	204004b4 	.word	0x204004b4
  403078:	204008b4 	.word	0x204008b4
  40307c:	20400964 	.word	0x20400964

00403080 <__sfvwrite_r>:
  403080:	6893      	ldr	r3, [r2, #8]
  403082:	2b00      	cmp	r3, #0
  403084:	d07a      	beq.n	40317c <__sfvwrite_r+0xfc>
  403086:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40308a:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
  40308e:	b083      	sub	sp, #12
  403090:	460c      	mov	r4, r1
  403092:	4681      	mov	r9, r0
  403094:	f01e 0f08 	tst.w	lr, #8
  403098:	4616      	mov	r6, r2
  40309a:	d026      	beq.n	4030ea <__sfvwrite_r+0x6a>
  40309c:	690b      	ldr	r3, [r1, #16]
  40309e:	b323      	cbz	r3, 4030ea <__sfvwrite_r+0x6a>
  4030a0:	f00e 0802 	and.w	r8, lr, #2
  4030a4:	6835      	ldr	r5, [r6, #0]
  4030a6:	fa1f f088 	uxth.w	r0, r8
  4030aa:	b370      	cbz	r0, 40310a <__sfvwrite_r+0x8a>
  4030ac:	f04f 0a00 	mov.w	sl, #0
  4030b0:	f8df b2ec 	ldr.w	fp, [pc, #748]	; 4033a0 <__sfvwrite_r+0x320>
  4030b4:	46d0      	mov	r8, sl
  4030b6:	45d8      	cmp	r8, fp
  4030b8:	4643      	mov	r3, r8
  4030ba:	4652      	mov	r2, sl
  4030bc:	4648      	mov	r0, r9
  4030be:	bf28      	it	cs
  4030c0:	465b      	movcs	r3, fp
  4030c2:	f1b8 0f00 	cmp.w	r8, #0
  4030c6:	d053      	beq.n	403170 <__sfvwrite_r+0xf0>
  4030c8:	69e1      	ldr	r1, [r4, #28]
  4030ca:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4030cc:	47b8      	blx	r7
  4030ce:	2800      	cmp	r0, #0
  4030d0:	dd73      	ble.n	4031ba <__sfvwrite_r+0x13a>
  4030d2:	68b3      	ldr	r3, [r6, #8]
  4030d4:	4482      	add	sl, r0
  4030d6:	ebc0 0808 	rsb	r8, r0, r8
  4030da:	1a18      	subs	r0, r3, r0
  4030dc:	60b0      	str	r0, [r6, #8]
  4030de:	2800      	cmp	r0, #0
  4030e0:	d1e9      	bne.n	4030b6 <__sfvwrite_r+0x36>
  4030e2:	2000      	movs	r0, #0
  4030e4:	b003      	add	sp, #12
  4030e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4030ea:	4648      	mov	r0, r9
  4030ec:	4621      	mov	r1, r4
  4030ee:	f7ff fcd1 	bl	402a94 <__swsetup_r>
  4030f2:	2800      	cmp	r0, #0
  4030f4:	f040 814c 	bne.w	403390 <__sfvwrite_r+0x310>
  4030f8:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  4030fc:	6835      	ldr	r5, [r6, #0]
  4030fe:	f00e 0802 	and.w	r8, lr, #2
  403102:	fa1f f088 	uxth.w	r0, r8
  403106:	2800      	cmp	r0, #0
  403108:	d1d0      	bne.n	4030ac <__sfvwrite_r+0x2c>
  40310a:	f01e 0b01 	ands.w	fp, lr, #1
  40310e:	d15d      	bne.n	4031cc <__sfvwrite_r+0x14c>
  403110:	46d8      	mov	r8, fp
  403112:	f1b8 0f00 	cmp.w	r8, #0
  403116:	d025      	beq.n	403164 <__sfvwrite_r+0xe4>
  403118:	f41e 7f00 	tst.w	lr, #512	; 0x200
  40311c:	68a7      	ldr	r7, [r4, #8]
  40311e:	d02f      	beq.n	403180 <__sfvwrite_r+0x100>
  403120:	45b8      	cmp	r8, r7
  403122:	46ba      	mov	sl, r7
  403124:	f0c0 80a8 	bcc.w	403278 <__sfvwrite_r+0x1f8>
  403128:	f41e 6f90 	tst.w	lr, #1152	; 0x480
  40312c:	f040 80b5 	bne.w	40329a <__sfvwrite_r+0x21a>
  403130:	6820      	ldr	r0, [r4, #0]
  403132:	4659      	mov	r1, fp
  403134:	4652      	mov	r2, sl
  403136:	f000 fd65 	bl	403c04 <memmove>
  40313a:	68a2      	ldr	r2, [r4, #8]
  40313c:	6821      	ldr	r1, [r4, #0]
  40313e:	4640      	mov	r0, r8
  403140:	1bd7      	subs	r7, r2, r7
  403142:	eb01 030a 	add.w	r3, r1, sl
  403146:	60a7      	str	r7, [r4, #8]
  403148:	6023      	str	r3, [r4, #0]
  40314a:	68b3      	ldr	r3, [r6, #8]
  40314c:	4483      	add	fp, r0
  40314e:	ebc0 0808 	rsb	r8, r0, r8
  403152:	1a18      	subs	r0, r3, r0
  403154:	60b0      	str	r0, [r6, #8]
  403156:	2800      	cmp	r0, #0
  403158:	d0c3      	beq.n	4030e2 <__sfvwrite_r+0x62>
  40315a:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  40315e:	f1b8 0f00 	cmp.w	r8, #0
  403162:	d1d9      	bne.n	403118 <__sfvwrite_r+0x98>
  403164:	f8d5 b000 	ldr.w	fp, [r5]
  403168:	3508      	adds	r5, #8
  40316a:	f855 8c04 	ldr.w	r8, [r5, #-4]
  40316e:	e7d0      	b.n	403112 <__sfvwrite_r+0x92>
  403170:	f8d5 a000 	ldr.w	sl, [r5]
  403174:	3508      	adds	r5, #8
  403176:	f855 8c04 	ldr.w	r8, [r5, #-4]
  40317a:	e79c      	b.n	4030b6 <__sfvwrite_r+0x36>
  40317c:	2000      	movs	r0, #0
  40317e:	4770      	bx	lr
  403180:	6820      	ldr	r0, [r4, #0]
  403182:	6923      	ldr	r3, [r4, #16]
  403184:	4298      	cmp	r0, r3
  403186:	d803      	bhi.n	403190 <__sfvwrite_r+0x110>
  403188:	6963      	ldr	r3, [r4, #20]
  40318a:	4598      	cmp	r8, r3
  40318c:	f080 80bf 	bcs.w	40330e <__sfvwrite_r+0x28e>
  403190:	4547      	cmp	r7, r8
  403192:	4659      	mov	r1, fp
  403194:	bf28      	it	cs
  403196:	4647      	movcs	r7, r8
  403198:	463a      	mov	r2, r7
  40319a:	f000 fd33 	bl	403c04 <memmove>
  40319e:	68a3      	ldr	r3, [r4, #8]
  4031a0:	6822      	ldr	r2, [r4, #0]
  4031a2:	1bdb      	subs	r3, r3, r7
  4031a4:	443a      	add	r2, r7
  4031a6:	60a3      	str	r3, [r4, #8]
  4031a8:	6022      	str	r2, [r4, #0]
  4031aa:	2b00      	cmp	r3, #0
  4031ac:	d149      	bne.n	403242 <__sfvwrite_r+0x1c2>
  4031ae:	4648      	mov	r0, r9
  4031b0:	4621      	mov	r1, r4
  4031b2:	f7ff fd85 	bl	402cc0 <_fflush_r>
  4031b6:	2800      	cmp	r0, #0
  4031b8:	d043      	beq.n	403242 <__sfvwrite_r+0x1c2>
  4031ba:	89a3      	ldrh	r3, [r4, #12]
  4031bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4031c0:	f04f 30ff 	mov.w	r0, #4294967295
  4031c4:	81a3      	strh	r3, [r4, #12]
  4031c6:	b003      	add	sp, #12
  4031c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4031cc:	4680      	mov	r8, r0
  4031ce:	4683      	mov	fp, r0
  4031d0:	4682      	mov	sl, r0
  4031d2:	9000      	str	r0, [sp, #0]
  4031d4:	f1ba 0f00 	cmp.w	sl, #0
  4031d8:	d02b      	beq.n	403232 <__sfvwrite_r+0x1b2>
  4031da:	9b00      	ldr	r3, [sp, #0]
  4031dc:	2b00      	cmp	r3, #0
  4031de:	d04f      	beq.n	403280 <__sfvwrite_r+0x200>
  4031e0:	45d0      	cmp	r8, sl
  4031e2:	6962      	ldr	r2, [r4, #20]
  4031e4:	68a1      	ldr	r1, [r4, #8]
  4031e6:	4643      	mov	r3, r8
  4031e8:	bf28      	it	cs
  4031ea:	4653      	movcs	r3, sl
  4031ec:	6820      	ldr	r0, [r4, #0]
  4031ee:	eb02 0c01 	add.w	ip, r2, r1
  4031f2:	461f      	mov	r7, r3
  4031f4:	4563      	cmp	r3, ip
  4031f6:	dd03      	ble.n	403200 <__sfvwrite_r+0x180>
  4031f8:	6921      	ldr	r1, [r4, #16]
  4031fa:	4288      	cmp	r0, r1
  4031fc:	f200 8099 	bhi.w	403332 <__sfvwrite_r+0x2b2>
  403200:	4293      	cmp	r3, r2
  403202:	db20      	blt.n	403246 <__sfvwrite_r+0x1c6>
  403204:	4613      	mov	r3, r2
  403206:	6a67      	ldr	r7, [r4, #36]	; 0x24
  403208:	4648      	mov	r0, r9
  40320a:	69e1      	ldr	r1, [r4, #28]
  40320c:	465a      	mov	r2, fp
  40320e:	47b8      	blx	r7
  403210:	1e07      	subs	r7, r0, #0
  403212:	ddd2      	ble.n	4031ba <__sfvwrite_r+0x13a>
  403214:	ebb8 0807 	subs.w	r8, r8, r7
  403218:	d025      	beq.n	403266 <__sfvwrite_r+0x1e6>
  40321a:	68b3      	ldr	r3, [r6, #8]
  40321c:	44bb      	add	fp, r7
  40321e:	ebc7 0a0a 	rsb	sl, r7, sl
  403222:	1bdf      	subs	r7, r3, r7
  403224:	60b7      	str	r7, [r6, #8]
  403226:	2f00      	cmp	r7, #0
  403228:	f43f af5b 	beq.w	4030e2 <__sfvwrite_r+0x62>
  40322c:	f1ba 0f00 	cmp.w	sl, #0
  403230:	d1d3      	bne.n	4031da <__sfvwrite_r+0x15a>
  403232:	2300      	movs	r3, #0
  403234:	f8d5 b000 	ldr.w	fp, [r5]
  403238:	f8d5 a004 	ldr.w	sl, [r5, #4]
  40323c:	3508      	adds	r5, #8
  40323e:	9300      	str	r3, [sp, #0]
  403240:	e7c8      	b.n	4031d4 <__sfvwrite_r+0x154>
  403242:	4638      	mov	r0, r7
  403244:	e781      	b.n	40314a <__sfvwrite_r+0xca>
  403246:	461a      	mov	r2, r3
  403248:	4659      	mov	r1, fp
  40324a:	9301      	str	r3, [sp, #4]
  40324c:	f000 fcda 	bl	403c04 <memmove>
  403250:	68a2      	ldr	r2, [r4, #8]
  403252:	ebb8 0807 	subs.w	r8, r8, r7
  403256:	6821      	ldr	r1, [r4, #0]
  403258:	9b01      	ldr	r3, [sp, #4]
  40325a:	eba2 0203 	sub.w	r2, r2, r3
  40325e:	440b      	add	r3, r1
  403260:	60a2      	str	r2, [r4, #8]
  403262:	6023      	str	r3, [r4, #0]
  403264:	d1d9      	bne.n	40321a <__sfvwrite_r+0x19a>
  403266:	4648      	mov	r0, r9
  403268:	4621      	mov	r1, r4
  40326a:	f7ff fd29 	bl	402cc0 <_fflush_r>
  40326e:	2800      	cmp	r0, #0
  403270:	d1a3      	bne.n	4031ba <__sfvwrite_r+0x13a>
  403272:	f8cd 8000 	str.w	r8, [sp]
  403276:	e7d0      	b.n	40321a <__sfvwrite_r+0x19a>
  403278:	4647      	mov	r7, r8
  40327a:	6820      	ldr	r0, [r4, #0]
  40327c:	46c2      	mov	sl, r8
  40327e:	e758      	b.n	403132 <__sfvwrite_r+0xb2>
  403280:	4658      	mov	r0, fp
  403282:	210a      	movs	r1, #10
  403284:	4652      	mov	r2, sl
  403286:	f000 fbdb 	bl	403a40 <memchr>
  40328a:	2800      	cmp	r0, #0
  40328c:	d07b      	beq.n	403386 <__sfvwrite_r+0x306>
  40328e:	3001      	adds	r0, #1
  403290:	2301      	movs	r3, #1
  403292:	ebcb 0800 	rsb	r8, fp, r0
  403296:	9300      	str	r3, [sp, #0]
  403298:	e7a2      	b.n	4031e0 <__sfvwrite_r+0x160>
  40329a:	6963      	ldr	r3, [r4, #20]
  40329c:	6921      	ldr	r1, [r4, #16]
  40329e:	6827      	ldr	r7, [r4, #0]
  4032a0:	eb03 0c43 	add.w	ip, r3, r3, lsl #1
  4032a4:	1a7f      	subs	r7, r7, r1
  4032a6:	eb0c 7cdc 	add.w	ip, ip, ip, lsr #31
  4032aa:	1c7b      	adds	r3, r7, #1
  4032ac:	ea4f 0c6c 	mov.w	ip, ip, asr #1
  4032b0:	4443      	add	r3, r8
  4032b2:	4662      	mov	r2, ip
  4032b4:	459c      	cmp	ip, r3
  4032b6:	d201      	bcs.n	4032bc <__sfvwrite_r+0x23c>
  4032b8:	469c      	mov	ip, r3
  4032ba:	461a      	mov	r2, r3
  4032bc:	f41e 6f80 	tst.w	lr, #1024	; 0x400
  4032c0:	f8cd c000 	str.w	ip, [sp]
  4032c4:	d04b      	beq.n	40335e <__sfvwrite_r+0x2de>
  4032c6:	4611      	mov	r1, r2
  4032c8:	4648      	mov	r0, r9
  4032ca:	f000 f90d 	bl	4034e8 <_malloc_r>
  4032ce:	f8dd c000 	ldr.w	ip, [sp]
  4032d2:	4682      	mov	sl, r0
  4032d4:	2800      	cmp	r0, #0
  4032d6:	d05e      	beq.n	403396 <__sfvwrite_r+0x316>
  4032d8:	463a      	mov	r2, r7
  4032da:	6921      	ldr	r1, [r4, #16]
  4032dc:	f8cd c000 	str.w	ip, [sp]
  4032e0:	f000 fbf6 	bl	403ad0 <memcpy>
  4032e4:	89a2      	ldrh	r2, [r4, #12]
  4032e6:	f8dd c000 	ldr.w	ip, [sp]
  4032ea:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4032ee:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4032f2:	81a2      	strh	r2, [r4, #12]
  4032f4:	eb0a 0007 	add.w	r0, sl, r7
  4032f8:	ebc7 020c 	rsb	r2, r7, ip
  4032fc:	f8c4 a010 	str.w	sl, [r4, #16]
  403300:	4647      	mov	r7, r8
  403302:	6020      	str	r0, [r4, #0]
  403304:	46c2      	mov	sl, r8
  403306:	60a2      	str	r2, [r4, #8]
  403308:	f8c4 c014 	str.w	ip, [r4, #20]
  40330c:	e711      	b.n	403132 <__sfvwrite_r+0xb2>
  40330e:	f06f 4e00 	mvn.w	lr, #2147483648	; 0x80000000
  403312:	6a67      	ldr	r7, [r4, #36]	; 0x24
  403314:	4648      	mov	r0, r9
  403316:	69e1      	ldr	r1, [r4, #28]
  403318:	45c6      	cmp	lr, r8
  40331a:	465a      	mov	r2, fp
  40331c:	bf28      	it	cs
  40331e:	46c6      	movcs	lr, r8
  403320:	fb9e fef3 	sdiv	lr, lr, r3
  403324:	fb0e f303 	mul.w	r3, lr, r3
  403328:	47b8      	blx	r7
  40332a:	2800      	cmp	r0, #0
  40332c:	f73f af0d 	bgt.w	40314a <__sfvwrite_r+0xca>
  403330:	e743      	b.n	4031ba <__sfvwrite_r+0x13a>
  403332:	4662      	mov	r2, ip
  403334:	4659      	mov	r1, fp
  403336:	f8cd c004 	str.w	ip, [sp, #4]
  40333a:	f000 fc63 	bl	403c04 <memmove>
  40333e:	6823      	ldr	r3, [r4, #0]
  403340:	4648      	mov	r0, r9
  403342:	f8dd c004 	ldr.w	ip, [sp, #4]
  403346:	4621      	mov	r1, r4
  403348:	4463      	add	r3, ip
  40334a:	6023      	str	r3, [r4, #0]
  40334c:	f7ff fcb8 	bl	402cc0 <_fflush_r>
  403350:	f8dd c004 	ldr.w	ip, [sp, #4]
  403354:	2800      	cmp	r0, #0
  403356:	f47f af30 	bne.w	4031ba <__sfvwrite_r+0x13a>
  40335a:	4667      	mov	r7, ip
  40335c:	e75a      	b.n	403214 <__sfvwrite_r+0x194>
  40335e:	4648      	mov	r0, r9
  403360:	f000 fcb6 	bl	403cd0 <_realloc_r>
  403364:	f8dd c000 	ldr.w	ip, [sp]
  403368:	4682      	mov	sl, r0
  40336a:	2800      	cmp	r0, #0
  40336c:	d1c2      	bne.n	4032f4 <__sfvwrite_r+0x274>
  40336e:	4648      	mov	r0, r9
  403370:	6921      	ldr	r1, [r4, #16]
  403372:	f7ff fdad 	bl	402ed0 <_free_r>
  403376:	89a3      	ldrh	r3, [r4, #12]
  403378:	220c      	movs	r2, #12
  40337a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40337e:	f8c9 2000 	str.w	r2, [r9]
  403382:	b29b      	uxth	r3, r3
  403384:	e71a      	b.n	4031bc <__sfvwrite_r+0x13c>
  403386:	2301      	movs	r3, #1
  403388:	f10a 0801 	add.w	r8, sl, #1
  40338c:	9300      	str	r3, [sp, #0]
  40338e:	e727      	b.n	4031e0 <__sfvwrite_r+0x160>
  403390:	f04f 30ff 	mov.w	r0, #4294967295
  403394:	e6a6      	b.n	4030e4 <__sfvwrite_r+0x64>
  403396:	220c      	movs	r2, #12
  403398:	89a3      	ldrh	r3, [r4, #12]
  40339a:	f8c9 2000 	str.w	r2, [r9]
  40339e:	e70d      	b.n	4031bc <__sfvwrite_r+0x13c>
  4033a0:	7ffffc00 	.word	0x7ffffc00

004033a4 <_fwalk_reent>:
  4033a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4033a8:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  4033ac:	d01e      	beq.n	4033ec <_fwalk_reent+0x48>
  4033ae:	4688      	mov	r8, r1
  4033b0:	4606      	mov	r6, r0
  4033b2:	f04f 0900 	mov.w	r9, #0
  4033b6:	687d      	ldr	r5, [r7, #4]
  4033b8:	68bc      	ldr	r4, [r7, #8]
  4033ba:	3d01      	subs	r5, #1
  4033bc:	d410      	bmi.n	4033e0 <_fwalk_reent+0x3c>
  4033be:	89a3      	ldrh	r3, [r4, #12]
  4033c0:	3d01      	subs	r5, #1
  4033c2:	2b01      	cmp	r3, #1
  4033c4:	d908      	bls.n	4033d8 <_fwalk_reent+0x34>
  4033c6:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  4033ca:	4621      	mov	r1, r4
  4033cc:	4630      	mov	r0, r6
  4033ce:	3301      	adds	r3, #1
  4033d0:	d002      	beq.n	4033d8 <_fwalk_reent+0x34>
  4033d2:	47c0      	blx	r8
  4033d4:	ea49 0900 	orr.w	r9, r9, r0
  4033d8:	1c6b      	adds	r3, r5, #1
  4033da:	f104 0468 	add.w	r4, r4, #104	; 0x68
  4033de:	d1ee      	bne.n	4033be <_fwalk_reent+0x1a>
  4033e0:	683f      	ldr	r7, [r7, #0]
  4033e2:	2f00      	cmp	r7, #0
  4033e4:	d1e7      	bne.n	4033b6 <_fwalk_reent+0x12>
  4033e6:	4648      	mov	r0, r9
  4033e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4033ec:	46b9      	mov	r9, r7
  4033ee:	4648      	mov	r0, r9
  4033f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

004033f4 <__smakebuf_r>:
  4033f4:	898b      	ldrh	r3, [r1, #12]
  4033f6:	b29a      	uxth	r2, r3
  4033f8:	f012 0f02 	tst.w	r2, #2
  4033fc:	d13d      	bne.n	40347a <__smakebuf_r+0x86>
  4033fe:	b5f0      	push	{r4, r5, r6, r7, lr}
  403400:	460c      	mov	r4, r1
  403402:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403406:	b091      	sub	sp, #68	; 0x44
  403408:	4605      	mov	r5, r0
  40340a:	2900      	cmp	r1, #0
  40340c:	db19      	blt.n	403442 <__smakebuf_r+0x4e>
  40340e:	aa01      	add	r2, sp, #4
  403410:	f000 ff68 	bl	4042e4 <_fstat_r>
  403414:	2800      	cmp	r0, #0
  403416:	db12      	blt.n	40343e <__smakebuf_r+0x4a>
  403418:	9b02      	ldr	r3, [sp, #8]
  40341a:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  40341e:	f5a3 5700 	sub.w	r7, r3, #8192	; 0x2000
  403422:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  403426:	fab7 f787 	clz	r7, r7
  40342a:	ea4f 1757 	mov.w	r7, r7, lsr #5
  40342e:	d02b      	beq.n	403488 <__smakebuf_r+0x94>
  403430:	89a3      	ldrh	r3, [r4, #12]
  403432:	f44f 6680 	mov.w	r6, #1024	; 0x400
  403436:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40343a:	81a3      	strh	r3, [r4, #12]
  40343c:	e00c      	b.n	403458 <__smakebuf_r+0x64>
  40343e:	89a3      	ldrh	r3, [r4, #12]
  403440:	b29a      	uxth	r2, r3
  403442:	f012 0f80 	tst.w	r2, #128	; 0x80
  403446:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40344a:	f04f 0700 	mov.w	r7, #0
  40344e:	bf0c      	ite	eq
  403450:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  403454:	2640      	movne	r6, #64	; 0x40
  403456:	81a3      	strh	r3, [r4, #12]
  403458:	4628      	mov	r0, r5
  40345a:	4631      	mov	r1, r6
  40345c:	f000 f844 	bl	4034e8 <_malloc_r>
  403460:	89a3      	ldrh	r3, [r4, #12]
  403462:	b340      	cbz	r0, 4034b6 <__smakebuf_r+0xc2>
  403464:	4a1a      	ldr	r2, [pc, #104]	; (4034d0 <__smakebuf_r+0xdc>)
  403466:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40346a:	63ea      	str	r2, [r5, #60]	; 0x3c
  40346c:	81a3      	strh	r3, [r4, #12]
  40346e:	6020      	str	r0, [r4, #0]
  403470:	6120      	str	r0, [r4, #16]
  403472:	6166      	str	r6, [r4, #20]
  403474:	b99f      	cbnz	r7, 40349e <__smakebuf_r+0xaa>
  403476:	b011      	add	sp, #68	; 0x44
  403478:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40347a:	f101 0343 	add.w	r3, r1, #67	; 0x43
  40347e:	2201      	movs	r2, #1
  403480:	600b      	str	r3, [r1, #0]
  403482:	610b      	str	r3, [r1, #16]
  403484:	614a      	str	r2, [r1, #20]
  403486:	4770      	bx	lr
  403488:	4b12      	ldr	r3, [pc, #72]	; (4034d4 <__smakebuf_r+0xe0>)
  40348a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  40348c:	429a      	cmp	r2, r3
  40348e:	d1cf      	bne.n	403430 <__smakebuf_r+0x3c>
  403490:	89a3      	ldrh	r3, [r4, #12]
  403492:	f44f 6680 	mov.w	r6, #1024	; 0x400
  403496:	4333      	orrs	r3, r6
  403498:	64e6      	str	r6, [r4, #76]	; 0x4c
  40349a:	81a3      	strh	r3, [r4, #12]
  40349c:	e7dc      	b.n	403458 <__smakebuf_r+0x64>
  40349e:	4628      	mov	r0, r5
  4034a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4034a4:	f000 ff32 	bl	40430c <_isatty_r>
  4034a8:	2800      	cmp	r0, #0
  4034aa:	d0e4      	beq.n	403476 <__smakebuf_r+0x82>
  4034ac:	89a3      	ldrh	r3, [r4, #12]
  4034ae:	f043 0301 	orr.w	r3, r3, #1
  4034b2:	81a3      	strh	r3, [r4, #12]
  4034b4:	e7df      	b.n	403476 <__smakebuf_r+0x82>
  4034b6:	059a      	lsls	r2, r3, #22
  4034b8:	d4dd      	bmi.n	403476 <__smakebuf_r+0x82>
  4034ba:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4034be:	f043 0302 	orr.w	r3, r3, #2
  4034c2:	2101      	movs	r1, #1
  4034c4:	81a3      	strh	r3, [r4, #12]
  4034c6:	6022      	str	r2, [r4, #0]
  4034c8:	6122      	str	r2, [r4, #16]
  4034ca:	6161      	str	r1, [r4, #20]
  4034cc:	e7d3      	b.n	403476 <__smakebuf_r+0x82>
  4034ce:	bf00      	nop
  4034d0:	00402ced 	.word	0x00402ced
  4034d4:	00404141 	.word	0x00404141

004034d8 <malloc>:
  4034d8:	4b02      	ldr	r3, [pc, #8]	; (4034e4 <malloc+0xc>)
  4034da:	4601      	mov	r1, r0
  4034dc:	6818      	ldr	r0, [r3, #0]
  4034de:	f000 b803 	b.w	4034e8 <_malloc_r>
  4034e2:	bf00      	nop
  4034e4:	204004a8 	.word	0x204004a8

004034e8 <_malloc_r>:
  4034e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4034ec:	f101 040b 	add.w	r4, r1, #11
  4034f0:	b083      	sub	sp, #12
  4034f2:	4605      	mov	r5, r0
  4034f4:	2c16      	cmp	r4, #22
  4034f6:	d927      	bls.n	403548 <_malloc_r+0x60>
  4034f8:	f034 0407 	bics.w	r4, r4, #7
  4034fc:	d42a      	bmi.n	403554 <_malloc_r+0x6c>
  4034fe:	42a1      	cmp	r1, r4
  403500:	d828      	bhi.n	403554 <_malloc_r+0x6c>
  403502:	f000 fbe1 	bl	403cc8 <__malloc_lock>
  403506:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
  40350a:	d22b      	bcs.n	403564 <_malloc_r+0x7c>
  40350c:	ea4f 0cd4 	mov.w	ip, r4, lsr #3
  403510:	4ec0      	ldr	r6, [pc, #768]	; (403814 <_malloc_r+0x32c>)
  403512:	eb06 02cc 	add.w	r2, r6, ip, lsl #3
  403516:	68d3      	ldr	r3, [r2, #12]
  403518:	4293      	cmp	r3, r2
  40351a:	f000 8171 	beq.w	403800 <_malloc_r+0x318>
  40351e:	685a      	ldr	r2, [r3, #4]
  403520:	f103 0808 	add.w	r8, r3, #8
  403524:	68d9      	ldr	r1, [r3, #12]
  403526:	4628      	mov	r0, r5
  403528:	f022 0203 	bic.w	r2, r2, #3
  40352c:	689c      	ldr	r4, [r3, #8]
  40352e:	4413      	add	r3, r2
  403530:	60e1      	str	r1, [r4, #12]
  403532:	608c      	str	r4, [r1, #8]
  403534:	685a      	ldr	r2, [r3, #4]
  403536:	f042 0201 	orr.w	r2, r2, #1
  40353a:	605a      	str	r2, [r3, #4]
  40353c:	f000 fbc6 	bl	403ccc <__malloc_unlock>
  403540:	4640      	mov	r0, r8
  403542:	b003      	add	sp, #12
  403544:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403548:	2910      	cmp	r1, #16
  40354a:	d803      	bhi.n	403554 <_malloc_r+0x6c>
  40354c:	f000 fbbc 	bl	403cc8 <__malloc_lock>
  403550:	2410      	movs	r4, #16
  403552:	e7db      	b.n	40350c <_malloc_r+0x24>
  403554:	f04f 0800 	mov.w	r8, #0
  403558:	230c      	movs	r3, #12
  40355a:	4640      	mov	r0, r8
  40355c:	602b      	str	r3, [r5, #0]
  40355e:	b003      	add	sp, #12
  403560:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403564:	ea5f 2c54 	movs.w	ip, r4, lsr #9
  403568:	f000 8089 	beq.w	40367e <_malloc_r+0x196>
  40356c:	f1bc 0f04 	cmp.w	ip, #4
  403570:	f200 80c4 	bhi.w	4036fc <_malloc_r+0x214>
  403574:	ea4f 1c94 	mov.w	ip, r4, lsr #6
  403578:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
  40357c:	ea4f 004c 	mov.w	r0, ip, lsl #1
  403580:	4ea4      	ldr	r6, [pc, #656]	; (403814 <_malloc_r+0x32c>)
  403582:	eb06 0080 	add.w	r0, r6, r0, lsl #2
  403586:	68c3      	ldr	r3, [r0, #12]
  403588:	4298      	cmp	r0, r3
  40358a:	d105      	bne.n	403598 <_malloc_r+0xb0>
  40358c:	e00c      	b.n	4035a8 <_malloc_r+0xc0>
  40358e:	2900      	cmp	r1, #0
  403590:	da79      	bge.n	403686 <_malloc_r+0x19e>
  403592:	68db      	ldr	r3, [r3, #12]
  403594:	4298      	cmp	r0, r3
  403596:	d007      	beq.n	4035a8 <_malloc_r+0xc0>
  403598:	685a      	ldr	r2, [r3, #4]
  40359a:	f022 0203 	bic.w	r2, r2, #3
  40359e:	1b11      	subs	r1, r2, r4
  4035a0:	290f      	cmp	r1, #15
  4035a2:	ddf4      	ble.n	40358e <_malloc_r+0xa6>
  4035a4:	f10c 3cff 	add.w	ip, ip, #4294967295
  4035a8:	f10c 0c01 	add.w	ip, ip, #1
  4035ac:	4f99      	ldr	r7, [pc, #612]	; (403814 <_malloc_r+0x32c>)
  4035ae:	6933      	ldr	r3, [r6, #16]
  4035b0:	f107 0e08 	add.w	lr, r7, #8
  4035b4:	4573      	cmp	r3, lr
  4035b6:	f000 8119 	beq.w	4037ec <_malloc_r+0x304>
  4035ba:	685a      	ldr	r2, [r3, #4]
  4035bc:	f022 0203 	bic.w	r2, r2, #3
  4035c0:	1b11      	subs	r1, r2, r4
  4035c2:	290f      	cmp	r1, #15
  4035c4:	f300 80ca 	bgt.w	40375c <_malloc_r+0x274>
  4035c8:	2900      	cmp	r1, #0
  4035ca:	f8c7 e014 	str.w	lr, [r7, #20]
  4035ce:	f8c7 e010 	str.w	lr, [r7, #16]
  4035d2:	da6a      	bge.n	4036aa <_malloc_r+0x1c2>
  4035d4:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4035d8:	f080 809f 	bcs.w	40371a <_malloc_r+0x232>
  4035dc:	08d2      	lsrs	r2, r2, #3
  4035de:	2001      	movs	r0, #1
  4035e0:	6879      	ldr	r1, [r7, #4]
  4035e2:	ea4f 08a2 	mov.w	r8, r2, asr #2
  4035e6:	eb07 02c2 	add.w	r2, r7, r2, lsl #3
  4035ea:	fa00 f008 	lsl.w	r0, r0, r8
  4035ee:	f8d2 8008 	ldr.w	r8, [r2, #8]
  4035f2:	4308      	orrs	r0, r1
  4035f4:	60da      	str	r2, [r3, #12]
  4035f6:	f8c3 8008 	str.w	r8, [r3, #8]
  4035fa:	6078      	str	r0, [r7, #4]
  4035fc:	6093      	str	r3, [r2, #8]
  4035fe:	f8c8 300c 	str.w	r3, [r8, #12]
  403602:	ea4f 03ac 	mov.w	r3, ip, asr #2
  403606:	2101      	movs	r1, #1
  403608:	4099      	lsls	r1, r3
  40360a:	4281      	cmp	r1, r0
  40360c:	d85b      	bhi.n	4036c6 <_malloc_r+0x1de>
  40360e:	4208      	tst	r0, r1
  403610:	d106      	bne.n	403620 <_malloc_r+0x138>
  403612:	f02c 0c03 	bic.w	ip, ip, #3
  403616:	0049      	lsls	r1, r1, #1
  403618:	f10c 0c04 	add.w	ip, ip, #4
  40361c:	4208      	tst	r0, r1
  40361e:	d0fa      	beq.n	403616 <_malloc_r+0x12e>
  403620:	eb06 08cc 	add.w	r8, r6, ip, lsl #3
  403624:	46e1      	mov	r9, ip
  403626:	4640      	mov	r0, r8
  403628:	68c7      	ldr	r7, [r0, #12]
  40362a:	42b8      	cmp	r0, r7
  40362c:	d107      	bne.n	40363e <_malloc_r+0x156>
  40362e:	e0df      	b.n	4037f0 <_malloc_r+0x308>
  403630:	2a00      	cmp	r2, #0
  403632:	f280 80f7 	bge.w	403824 <_malloc_r+0x33c>
  403636:	68ff      	ldr	r7, [r7, #12]
  403638:	42b8      	cmp	r0, r7
  40363a:	f000 80d9 	beq.w	4037f0 <_malloc_r+0x308>
  40363e:	687b      	ldr	r3, [r7, #4]
  403640:	f023 0303 	bic.w	r3, r3, #3
  403644:	1b1a      	subs	r2, r3, r4
  403646:	2a0f      	cmp	r2, #15
  403648:	ddf2      	ble.n	403630 <_malloc_r+0x148>
  40364a:	46b8      	mov	r8, r7
  40364c:	68fb      	ldr	r3, [r7, #12]
  40364e:	f044 0901 	orr.w	r9, r4, #1
  403652:	f042 0c01 	orr.w	ip, r2, #1
  403656:	f858 1f08 	ldr.w	r1, [r8, #8]!
  40365a:	443c      	add	r4, r7
  40365c:	f8c7 9004 	str.w	r9, [r7, #4]
  403660:	4628      	mov	r0, r5
  403662:	60cb      	str	r3, [r1, #12]
  403664:	6099      	str	r1, [r3, #8]
  403666:	6174      	str	r4, [r6, #20]
  403668:	6134      	str	r4, [r6, #16]
  40366a:	f8c4 e00c 	str.w	lr, [r4, #12]
  40366e:	f8c4 e008 	str.w	lr, [r4, #8]
  403672:	f8c4 c004 	str.w	ip, [r4, #4]
  403676:	50a2      	str	r2, [r4, r2]
  403678:	f000 fb28 	bl	403ccc <__malloc_unlock>
  40367c:	e760      	b.n	403540 <_malloc_r+0x58>
  40367e:	207e      	movs	r0, #126	; 0x7e
  403680:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
  403684:	e77c      	b.n	403580 <_malloc_r+0x98>
  403686:	441a      	add	r2, r3
  403688:	68dc      	ldr	r4, [r3, #12]
  40368a:	689e      	ldr	r6, [r3, #8]
  40368c:	f103 0808 	add.w	r8, r3, #8
  403690:	6851      	ldr	r1, [r2, #4]
  403692:	4628      	mov	r0, r5
  403694:	60f4      	str	r4, [r6, #12]
  403696:	f041 0301 	orr.w	r3, r1, #1
  40369a:	60a6      	str	r6, [r4, #8]
  40369c:	6053      	str	r3, [r2, #4]
  40369e:	f000 fb15 	bl	403ccc <__malloc_unlock>
  4036a2:	4640      	mov	r0, r8
  4036a4:	b003      	add	sp, #12
  4036a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4036aa:	441a      	add	r2, r3
  4036ac:	f103 0808 	add.w	r8, r3, #8
  4036b0:	4628      	mov	r0, r5
  4036b2:	6853      	ldr	r3, [r2, #4]
  4036b4:	f043 0301 	orr.w	r3, r3, #1
  4036b8:	6053      	str	r3, [r2, #4]
  4036ba:	f000 fb07 	bl	403ccc <__malloc_unlock>
  4036be:	4640      	mov	r0, r8
  4036c0:	b003      	add	sp, #12
  4036c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4036c6:	68b7      	ldr	r7, [r6, #8]
  4036c8:	687a      	ldr	r2, [r7, #4]
  4036ca:	f022 0803 	bic.w	r8, r2, #3
  4036ce:	ebc4 0208 	rsb	r2, r4, r8
  4036d2:	2a0f      	cmp	r2, #15
  4036d4:	dd56      	ble.n	403784 <_malloc_r+0x29c>
  4036d6:	45a0      	cmp	r8, r4
  4036d8:	d354      	bcc.n	403784 <_malloc_r+0x29c>
  4036da:	f044 0301 	orr.w	r3, r4, #1
  4036de:	f042 0201 	orr.w	r2, r2, #1
  4036e2:	443c      	add	r4, r7
  4036e4:	f107 0808 	add.w	r8, r7, #8
  4036e8:	607b      	str	r3, [r7, #4]
  4036ea:	4628      	mov	r0, r5
  4036ec:	60b4      	str	r4, [r6, #8]
  4036ee:	6062      	str	r2, [r4, #4]
  4036f0:	f000 faec 	bl	403ccc <__malloc_unlock>
  4036f4:	4640      	mov	r0, r8
  4036f6:	b003      	add	sp, #12
  4036f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4036fc:	f1bc 0f14 	cmp.w	ip, #20
  403700:	f240 809f 	bls.w	403842 <_malloc_r+0x35a>
  403704:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
  403708:	f200 8127 	bhi.w	40395a <_malloc_r+0x472>
  40370c:	ea4f 3c14 	mov.w	ip, r4, lsr #12
  403710:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
  403714:	ea4f 004c 	mov.w	r0, ip, lsl #1
  403718:	e732      	b.n	403580 <_malloc_r+0x98>
  40371a:	0a51      	lsrs	r1, r2, #9
  40371c:	2904      	cmp	r1, #4
  40371e:	f240 8095 	bls.w	40384c <_malloc_r+0x364>
  403722:	2914      	cmp	r1, #20
  403724:	f200 8142 	bhi.w	4039ac <_malloc_r+0x4c4>
  403728:	f101 075b 	add.w	r7, r1, #91	; 0x5b
  40372c:	0078      	lsls	r0, r7, #1
  40372e:	eb06 0080 	add.w	r0, r6, r0, lsl #2
  403732:	f8df 90e0 	ldr.w	r9, [pc, #224]	; 403814 <_malloc_r+0x32c>
  403736:	6881      	ldr	r1, [r0, #8]
  403738:	4281      	cmp	r1, r0
  40373a:	f000 811b 	beq.w	403974 <_malloc_r+0x48c>
  40373e:	684f      	ldr	r7, [r1, #4]
  403740:	f027 0703 	bic.w	r7, r7, #3
  403744:	42ba      	cmp	r2, r7
  403746:	d202      	bcs.n	40374e <_malloc_r+0x266>
  403748:	6889      	ldr	r1, [r1, #8]
  40374a:	4288      	cmp	r0, r1
  40374c:	d1f7      	bne.n	40373e <_malloc_r+0x256>
  40374e:	68ca      	ldr	r2, [r1, #12]
  403750:	6870      	ldr	r0, [r6, #4]
  403752:	60da      	str	r2, [r3, #12]
  403754:	6099      	str	r1, [r3, #8]
  403756:	6093      	str	r3, [r2, #8]
  403758:	60cb      	str	r3, [r1, #12]
  40375a:	e752      	b.n	403602 <_malloc_r+0x11a>
  40375c:	f044 0601 	orr.w	r6, r4, #1
  403760:	f041 0201 	orr.w	r2, r1, #1
  403764:	441c      	add	r4, r3
  403766:	4628      	mov	r0, r5
  403768:	605e      	str	r6, [r3, #4]
  40376a:	f103 0808 	add.w	r8, r3, #8
  40376e:	617c      	str	r4, [r7, #20]
  403770:	613c      	str	r4, [r7, #16]
  403772:	f8c4 e00c 	str.w	lr, [r4, #12]
  403776:	f8c4 e008 	str.w	lr, [r4, #8]
  40377a:	6062      	str	r2, [r4, #4]
  40377c:	5061      	str	r1, [r4, r1]
  40377e:	f000 faa5 	bl	403ccc <__malloc_unlock>
  403782:	e6dd      	b.n	403540 <_malloc_r+0x58>
  403784:	4a24      	ldr	r2, [pc, #144]	; (403818 <_malloc_r+0x330>)
  403786:	4b25      	ldr	r3, [pc, #148]	; (40381c <_malloc_r+0x334>)
  403788:	6811      	ldr	r1, [r2, #0]
  40378a:	681b      	ldr	r3, [r3, #0]
  40378c:	3101      	adds	r1, #1
  40378e:	4423      	add	r3, r4
  403790:	f000 8109 	beq.w	4039a6 <_malloc_r+0x4be>
  403794:	f241 010f 	movw	r1, #4111	; 0x100f
  403798:	f8df 9084 	ldr.w	r9, [pc, #132]	; 403820 <_malloc_r+0x338>
  40379c:	4419      	add	r1, r3
  40379e:	ea01 0909 	and.w	r9, r1, r9
  4037a2:	4628      	mov	r0, r5
  4037a4:	4649      	mov	r1, r9
  4037a6:	9201      	str	r2, [sp, #4]
  4037a8:	f000 fc8a 	bl	4040c0 <_sbrk_r>
  4037ac:	f1b0 3fff 	cmp.w	r0, #4294967295
  4037b0:	4682      	mov	sl, r0
  4037b2:	9a01      	ldr	r2, [sp, #4]
  4037b4:	f000 8101 	beq.w	4039ba <_malloc_r+0x4d2>
  4037b8:	1bbb      	subs	r3, r7, r6
  4037ba:	eb07 0108 	add.w	r1, r7, r8
  4037be:	4815      	ldr	r0, [pc, #84]	; (403814 <_malloc_r+0x32c>)
  4037c0:	bf18      	it	ne
  4037c2:	2301      	movne	r3, #1
  4037c4:	4551      	cmp	r1, sl
  4037c6:	d967      	bls.n	403898 <_malloc_r+0x3b0>
  4037c8:	2b00      	cmp	r3, #0
  4037ca:	d065      	beq.n	403898 <_malloc_r+0x3b0>
  4037cc:	6887      	ldr	r7, [r0, #8]
  4037ce:	687b      	ldr	r3, [r7, #4]
  4037d0:	f023 0303 	bic.w	r3, r3, #3
  4037d4:	1b1a      	subs	r2, r3, r4
  4037d6:	2a0f      	cmp	r2, #15
  4037d8:	dd02      	ble.n	4037e0 <_malloc_r+0x2f8>
  4037da:	429c      	cmp	r4, r3
  4037dc:	f67f af7d 	bls.w	4036da <_malloc_r+0x1f2>
  4037e0:	4628      	mov	r0, r5
  4037e2:	f04f 0800 	mov.w	r8, #0
  4037e6:	f000 fa71 	bl	403ccc <__malloc_unlock>
  4037ea:	e6a9      	b.n	403540 <_malloc_r+0x58>
  4037ec:	6878      	ldr	r0, [r7, #4]
  4037ee:	e708      	b.n	403602 <_malloc_r+0x11a>
  4037f0:	f109 0901 	add.w	r9, r9, #1
  4037f4:	3008      	adds	r0, #8
  4037f6:	f019 0f03 	tst.w	r9, #3
  4037fa:	f47f af15 	bne.w	403628 <_malloc_r+0x140>
  4037fe:	e02f      	b.n	403860 <_malloc_r+0x378>
  403800:	f103 0208 	add.w	r2, r3, #8
  403804:	695b      	ldr	r3, [r3, #20]
  403806:	429a      	cmp	r2, r3
  403808:	bf08      	it	eq
  40380a:	f10c 0c02 	addeq.w	ip, ip, #2
  40380e:	f43f aecd 	beq.w	4035ac <_malloc_r+0xc4>
  403812:	e684      	b.n	40351e <_malloc_r+0x36>
  403814:	204004ac 	.word	0x204004ac
  403818:	204008b8 	.word	0x204008b8
  40381c:	20400964 	.word	0x20400964
  403820:	fffff000 	.word	0xfffff000
  403824:	18fa      	adds	r2, r7, r3
  403826:	46b8      	mov	r8, r7
  403828:	68f9      	ldr	r1, [r7, #12]
  40382a:	4628      	mov	r0, r5
  40382c:	6853      	ldr	r3, [r2, #4]
  40382e:	f858 4f08 	ldr.w	r4, [r8, #8]!
  403832:	f043 0301 	orr.w	r3, r3, #1
  403836:	6053      	str	r3, [r2, #4]
  403838:	60e1      	str	r1, [r4, #12]
  40383a:	608c      	str	r4, [r1, #8]
  40383c:	f000 fa46 	bl	403ccc <__malloc_unlock>
  403840:	e67e      	b.n	403540 <_malloc_r+0x58>
  403842:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
  403846:	ea4f 004c 	mov.w	r0, ip, lsl #1
  40384a:	e699      	b.n	403580 <_malloc_r+0x98>
  40384c:	0991      	lsrs	r1, r2, #6
  40384e:	f101 0738 	add.w	r7, r1, #56	; 0x38
  403852:	0078      	lsls	r0, r7, #1
  403854:	e76b      	b.n	40372e <_malloc_r+0x246>
  403856:	f8d8 8000 	ldr.w	r8, [r8]
  40385a:	4598      	cmp	r8, r3
  40385c:	f040 80e6 	bne.w	403a2c <_malloc_r+0x544>
  403860:	f01c 0f03 	tst.w	ip, #3
  403864:	f1a8 0308 	sub.w	r3, r8, #8
  403868:	f10c 3cff 	add.w	ip, ip, #4294967295
  40386c:	d1f3      	bne.n	403856 <_malloc_r+0x36e>
  40386e:	6873      	ldr	r3, [r6, #4]
  403870:	ea23 0301 	bic.w	r3, r3, r1
  403874:	6073      	str	r3, [r6, #4]
  403876:	0049      	lsls	r1, r1, #1
  403878:	4299      	cmp	r1, r3
  40387a:	f63f af24 	bhi.w	4036c6 <_malloc_r+0x1de>
  40387e:	2900      	cmp	r1, #0
  403880:	f43f af21 	beq.w	4036c6 <_malloc_r+0x1de>
  403884:	420b      	tst	r3, r1
  403886:	46cc      	mov	ip, r9
  403888:	f47f aeca 	bne.w	403620 <_malloc_r+0x138>
  40388c:	0049      	lsls	r1, r1, #1
  40388e:	f10c 0c04 	add.w	ip, ip, #4
  403892:	420b      	tst	r3, r1
  403894:	d0fa      	beq.n	40388c <_malloc_r+0x3a4>
  403896:	e6c3      	b.n	403620 <_malloc_r+0x138>
  403898:	f8df b19c 	ldr.w	fp, [pc, #412]	; 403a38 <_malloc_r+0x550>
  40389c:	4551      	cmp	r1, sl
  40389e:	f8db 0000 	ldr.w	r0, [fp]
  4038a2:	4448      	add	r0, r9
  4038a4:	f8cb 0000 	str.w	r0, [fp]
  4038a8:	f000 808c 	beq.w	4039c4 <_malloc_r+0x4dc>
  4038ac:	6812      	ldr	r2, [r2, #0]
  4038ae:	f8df e18c 	ldr.w	lr, [pc, #396]	; 403a3c <_malloc_r+0x554>
  4038b2:	3201      	adds	r2, #1
  4038b4:	f000 80a3 	beq.w	4039fe <_malloc_r+0x516>
  4038b8:	ebc1 010a 	rsb	r1, r1, sl
  4038bc:	4408      	add	r0, r1
  4038be:	f8cb 0000 	str.w	r0, [fp]
  4038c2:	f01a 0107 	ands.w	r1, sl, #7
  4038c6:	d052      	beq.n	40396e <_malloc_r+0x486>
  4038c8:	f1c1 0008 	rsb	r0, r1, #8
  4038cc:	f241 0208 	movw	r2, #4104	; 0x1008
  4038d0:	4482      	add	sl, r0
  4038d2:	1a52      	subs	r2, r2, r1
  4038d4:	eb0a 0109 	add.w	r1, sl, r9
  4038d8:	4628      	mov	r0, r5
  4038da:	9301      	str	r3, [sp, #4]
  4038dc:	f3c1 010b 	ubfx	r1, r1, #0, #12
  4038e0:	ebc1 0902 	rsb	r9, r1, r2
  4038e4:	4649      	mov	r1, r9
  4038e6:	f000 fbeb 	bl	4040c0 <_sbrk_r>
  4038ea:	1c43      	adds	r3, r0, #1
  4038ec:	9b01      	ldr	r3, [sp, #4]
  4038ee:	d07a      	beq.n	4039e6 <_malloc_r+0x4fe>
  4038f0:	ebca 0200 	rsb	r2, sl, r0
  4038f4:	444a      	add	r2, r9
  4038f6:	f042 0201 	orr.w	r2, r2, #1
  4038fa:	f8db 0000 	ldr.w	r0, [fp]
  4038fe:	f8c6 a008 	str.w	sl, [r6, #8]
  403902:	4448      	add	r0, r9
  403904:	f8ca 2004 	str.w	r2, [sl, #4]
  403908:	f8df 912c 	ldr.w	r9, [pc, #300]	; 403a38 <_malloc_r+0x550>
  40390c:	f8cb 0000 	str.w	r0, [fp]
  403910:	b1a3      	cbz	r3, 40393c <_malloc_r+0x454>
  403912:	f1b8 0f0f 	cmp.w	r8, #15
  403916:	d937      	bls.n	403988 <_malloc_r+0x4a0>
  403918:	687b      	ldr	r3, [r7, #4]
  40391a:	f1a8 020c 	sub.w	r2, r8, #12
  40391e:	f04f 0e05 	mov.w	lr, #5
  403922:	f022 0207 	bic.w	r2, r2, #7
  403926:	f003 0301 	and.w	r3, r3, #1
  40392a:	18b9      	adds	r1, r7, r2
  40392c:	4313      	orrs	r3, r2
  40392e:	2a0f      	cmp	r2, #15
  403930:	607b      	str	r3, [r7, #4]
  403932:	f8c1 e004 	str.w	lr, [r1, #4]
  403936:	f8c1 e008 	str.w	lr, [r1, #8]
  40393a:	d858      	bhi.n	4039ee <_malloc_r+0x506>
  40393c:	4b3c      	ldr	r3, [pc, #240]	; (403a30 <_malloc_r+0x548>)
  40393e:	681a      	ldr	r2, [r3, #0]
  403940:	4290      	cmp	r0, r2
  403942:	d900      	bls.n	403946 <_malloc_r+0x45e>
  403944:	6018      	str	r0, [r3, #0]
  403946:	4b3b      	ldr	r3, [pc, #236]	; (403a34 <_malloc_r+0x54c>)
  403948:	68b7      	ldr	r7, [r6, #8]
  40394a:	681a      	ldr	r2, [r3, #0]
  40394c:	4290      	cmp	r0, r2
  40394e:	d900      	bls.n	403952 <_malloc_r+0x46a>
  403950:	6018      	str	r0, [r3, #0]
  403952:	687b      	ldr	r3, [r7, #4]
  403954:	f023 0303 	bic.w	r3, r3, #3
  403958:	e73c      	b.n	4037d4 <_malloc_r+0x2ec>
  40395a:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
  40395e:	d817      	bhi.n	403990 <_malloc_r+0x4a8>
  403960:	ea4f 3cd4 	mov.w	ip, r4, lsr #15
  403964:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
  403968:	ea4f 004c 	mov.w	r0, ip, lsl #1
  40396c:	e608      	b.n	403580 <_malloc_r+0x98>
  40396e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  403972:	e7af      	b.n	4038d4 <_malloc_r+0x3ec>
  403974:	10bf      	asrs	r7, r7, #2
  403976:	2001      	movs	r0, #1
  403978:	460a      	mov	r2, r1
  40397a:	40b8      	lsls	r0, r7
  40397c:	f8d9 7004 	ldr.w	r7, [r9, #4]
  403980:	4338      	orrs	r0, r7
  403982:	f8c9 0004 	str.w	r0, [r9, #4]
  403986:	e6e4      	b.n	403752 <_malloc_r+0x26a>
  403988:	2301      	movs	r3, #1
  40398a:	f8ca 3004 	str.w	r3, [sl, #4]
  40398e:	e727      	b.n	4037e0 <_malloc_r+0x2f8>
  403990:	f240 5354 	movw	r3, #1364	; 0x554
  403994:	459c      	cmp	ip, r3
  403996:	d822      	bhi.n	4039de <_malloc_r+0x4f6>
  403998:	ea4f 4c94 	mov.w	ip, r4, lsr #18
  40399c:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
  4039a0:	ea4f 004c 	mov.w	r0, ip, lsl #1
  4039a4:	e5ec      	b.n	403580 <_malloc_r+0x98>
  4039a6:	f103 0910 	add.w	r9, r3, #16
  4039aa:	e6fa      	b.n	4037a2 <_malloc_r+0x2ba>
  4039ac:	2954      	cmp	r1, #84	; 0x54
  4039ae:	d829      	bhi.n	403a04 <_malloc_r+0x51c>
  4039b0:	0b11      	lsrs	r1, r2, #12
  4039b2:	f101 076e 	add.w	r7, r1, #110	; 0x6e
  4039b6:	0078      	lsls	r0, r7, #1
  4039b8:	e6b9      	b.n	40372e <_malloc_r+0x246>
  4039ba:	68b7      	ldr	r7, [r6, #8]
  4039bc:	687b      	ldr	r3, [r7, #4]
  4039be:	f023 0303 	bic.w	r3, r3, #3
  4039c2:	e707      	b.n	4037d4 <_malloc_r+0x2ec>
  4039c4:	f3c1 0e0b 	ubfx	lr, r1, #0, #12
  4039c8:	f1be 0f00 	cmp.w	lr, #0
  4039cc:	f47f af6e 	bne.w	4038ac <_malloc_r+0x3c4>
  4039d0:	eb09 0308 	add.w	r3, r9, r8
  4039d4:	68b2      	ldr	r2, [r6, #8]
  4039d6:	f043 0301 	orr.w	r3, r3, #1
  4039da:	6053      	str	r3, [r2, #4]
  4039dc:	e7ae      	b.n	40393c <_malloc_r+0x454>
  4039de:	20fc      	movs	r0, #252	; 0xfc
  4039e0:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
  4039e4:	e5cc      	b.n	403580 <_malloc_r+0x98>
  4039e6:	2201      	movs	r2, #1
  4039e8:	f04f 0900 	mov.w	r9, #0
  4039ec:	e785      	b.n	4038fa <_malloc_r+0x412>
  4039ee:	4628      	mov	r0, r5
  4039f0:	f107 0108 	add.w	r1, r7, #8
  4039f4:	f7ff fa6c 	bl	402ed0 <_free_r>
  4039f8:	f8d9 0000 	ldr.w	r0, [r9]
  4039fc:	e79e      	b.n	40393c <_malloc_r+0x454>
  4039fe:	f8ce a000 	str.w	sl, [lr]
  403a02:	e75e      	b.n	4038c2 <_malloc_r+0x3da>
  403a04:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
  403a08:	d804      	bhi.n	403a14 <_malloc_r+0x52c>
  403a0a:	0bd1      	lsrs	r1, r2, #15
  403a0c:	f101 0777 	add.w	r7, r1, #119	; 0x77
  403a10:	0078      	lsls	r0, r7, #1
  403a12:	e68c      	b.n	40372e <_malloc_r+0x246>
  403a14:	f240 5054 	movw	r0, #1364	; 0x554
  403a18:	4281      	cmp	r1, r0
  403a1a:	d804      	bhi.n	403a26 <_malloc_r+0x53e>
  403a1c:	0c91      	lsrs	r1, r2, #18
  403a1e:	f101 077c 	add.w	r7, r1, #124	; 0x7c
  403a22:	0078      	lsls	r0, r7, #1
  403a24:	e683      	b.n	40372e <_malloc_r+0x246>
  403a26:	20fc      	movs	r0, #252	; 0xfc
  403a28:	277e      	movs	r7, #126	; 0x7e
  403a2a:	e680      	b.n	40372e <_malloc_r+0x246>
  403a2c:	6873      	ldr	r3, [r6, #4]
  403a2e:	e722      	b.n	403876 <_malloc_r+0x38e>
  403a30:	20400960 	.word	0x20400960
  403a34:	2040095c 	.word	0x2040095c
  403a38:	20400968 	.word	0x20400968
  403a3c:	204008b8 	.word	0x204008b8

00403a40 <memchr>:
  403a40:	0783      	lsls	r3, r0, #30
  403a42:	b2c9      	uxtb	r1, r1
  403a44:	b470      	push	{r4, r5, r6}
  403a46:	d03f      	beq.n	403ac8 <memchr+0x88>
  403a48:	1e54      	subs	r4, r2, #1
  403a4a:	2a00      	cmp	r2, #0
  403a4c:	d03e      	beq.n	403acc <memchr+0x8c>
  403a4e:	7803      	ldrb	r3, [r0, #0]
  403a50:	428b      	cmp	r3, r1
  403a52:	bf18      	it	ne
  403a54:	1c43      	addne	r3, r0, #1
  403a56:	d105      	bne.n	403a64 <memchr+0x24>
  403a58:	e01c      	b.n	403a94 <memchr+0x54>
  403a5a:	b1ec      	cbz	r4, 403a98 <memchr+0x58>
  403a5c:	7802      	ldrb	r2, [r0, #0]
  403a5e:	3c01      	subs	r4, #1
  403a60:	428a      	cmp	r2, r1
  403a62:	d017      	beq.n	403a94 <memchr+0x54>
  403a64:	f013 0f03 	tst.w	r3, #3
  403a68:	4618      	mov	r0, r3
  403a6a:	f103 0301 	add.w	r3, r3, #1
  403a6e:	d1f4      	bne.n	403a5a <memchr+0x1a>
  403a70:	2c03      	cmp	r4, #3
  403a72:	d814      	bhi.n	403a9e <memchr+0x5e>
  403a74:	b184      	cbz	r4, 403a98 <memchr+0x58>
  403a76:	7803      	ldrb	r3, [r0, #0]
  403a78:	428b      	cmp	r3, r1
  403a7a:	d00b      	beq.n	403a94 <memchr+0x54>
  403a7c:	1905      	adds	r5, r0, r4
  403a7e:	1c43      	adds	r3, r0, #1
  403a80:	e002      	b.n	403a88 <memchr+0x48>
  403a82:	7802      	ldrb	r2, [r0, #0]
  403a84:	428a      	cmp	r2, r1
  403a86:	d005      	beq.n	403a94 <memchr+0x54>
  403a88:	42ab      	cmp	r3, r5
  403a8a:	4618      	mov	r0, r3
  403a8c:	f103 0301 	add.w	r3, r3, #1
  403a90:	d1f7      	bne.n	403a82 <memchr+0x42>
  403a92:	2000      	movs	r0, #0
  403a94:	bc70      	pop	{r4, r5, r6}
  403a96:	4770      	bx	lr
  403a98:	4620      	mov	r0, r4
  403a9a:	bc70      	pop	{r4, r5, r6}
  403a9c:	4770      	bx	lr
  403a9e:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  403aa2:	4602      	mov	r2, r0
  403aa4:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  403aa8:	4610      	mov	r0, r2
  403aaa:	3204      	adds	r2, #4
  403aac:	6803      	ldr	r3, [r0, #0]
  403aae:	4073      	eors	r3, r6
  403ab0:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  403ab4:	ea25 0303 	bic.w	r3, r5, r3
  403ab8:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  403abc:	d1da      	bne.n	403a74 <memchr+0x34>
  403abe:	3c04      	subs	r4, #4
  403ac0:	4610      	mov	r0, r2
  403ac2:	2c03      	cmp	r4, #3
  403ac4:	d8f0      	bhi.n	403aa8 <memchr+0x68>
  403ac6:	e7d5      	b.n	403a74 <memchr+0x34>
  403ac8:	4614      	mov	r4, r2
  403aca:	e7d1      	b.n	403a70 <memchr+0x30>
  403acc:	4610      	mov	r0, r2
  403ace:	e7e1      	b.n	403a94 <memchr+0x54>

00403ad0 <memcpy>:
  403ad0:	4684      	mov	ip, r0
  403ad2:	ea41 0300 	orr.w	r3, r1, r0
  403ad6:	f013 0303 	ands.w	r3, r3, #3
  403ada:	d16d      	bne.n	403bb8 <memcpy+0xe8>
  403adc:	3a40      	subs	r2, #64	; 0x40
  403ade:	d341      	bcc.n	403b64 <memcpy+0x94>
  403ae0:	f851 3b04 	ldr.w	r3, [r1], #4
  403ae4:	f840 3b04 	str.w	r3, [r0], #4
  403ae8:	f851 3b04 	ldr.w	r3, [r1], #4
  403aec:	f840 3b04 	str.w	r3, [r0], #4
  403af0:	f851 3b04 	ldr.w	r3, [r1], #4
  403af4:	f840 3b04 	str.w	r3, [r0], #4
  403af8:	f851 3b04 	ldr.w	r3, [r1], #4
  403afc:	f840 3b04 	str.w	r3, [r0], #4
  403b00:	f851 3b04 	ldr.w	r3, [r1], #4
  403b04:	f840 3b04 	str.w	r3, [r0], #4
  403b08:	f851 3b04 	ldr.w	r3, [r1], #4
  403b0c:	f840 3b04 	str.w	r3, [r0], #4
  403b10:	f851 3b04 	ldr.w	r3, [r1], #4
  403b14:	f840 3b04 	str.w	r3, [r0], #4
  403b18:	f851 3b04 	ldr.w	r3, [r1], #4
  403b1c:	f840 3b04 	str.w	r3, [r0], #4
  403b20:	f851 3b04 	ldr.w	r3, [r1], #4
  403b24:	f840 3b04 	str.w	r3, [r0], #4
  403b28:	f851 3b04 	ldr.w	r3, [r1], #4
  403b2c:	f840 3b04 	str.w	r3, [r0], #4
  403b30:	f851 3b04 	ldr.w	r3, [r1], #4
  403b34:	f840 3b04 	str.w	r3, [r0], #4
  403b38:	f851 3b04 	ldr.w	r3, [r1], #4
  403b3c:	f840 3b04 	str.w	r3, [r0], #4
  403b40:	f851 3b04 	ldr.w	r3, [r1], #4
  403b44:	f840 3b04 	str.w	r3, [r0], #4
  403b48:	f851 3b04 	ldr.w	r3, [r1], #4
  403b4c:	f840 3b04 	str.w	r3, [r0], #4
  403b50:	f851 3b04 	ldr.w	r3, [r1], #4
  403b54:	f840 3b04 	str.w	r3, [r0], #4
  403b58:	f851 3b04 	ldr.w	r3, [r1], #4
  403b5c:	f840 3b04 	str.w	r3, [r0], #4
  403b60:	3a40      	subs	r2, #64	; 0x40
  403b62:	d2bd      	bcs.n	403ae0 <memcpy+0x10>
  403b64:	3230      	adds	r2, #48	; 0x30
  403b66:	d311      	bcc.n	403b8c <memcpy+0xbc>
  403b68:	f851 3b04 	ldr.w	r3, [r1], #4
  403b6c:	f840 3b04 	str.w	r3, [r0], #4
  403b70:	f851 3b04 	ldr.w	r3, [r1], #4
  403b74:	f840 3b04 	str.w	r3, [r0], #4
  403b78:	f851 3b04 	ldr.w	r3, [r1], #4
  403b7c:	f840 3b04 	str.w	r3, [r0], #4
  403b80:	f851 3b04 	ldr.w	r3, [r1], #4
  403b84:	f840 3b04 	str.w	r3, [r0], #4
  403b88:	3a10      	subs	r2, #16
  403b8a:	d2ed      	bcs.n	403b68 <memcpy+0x98>
  403b8c:	320c      	adds	r2, #12
  403b8e:	d305      	bcc.n	403b9c <memcpy+0xcc>
  403b90:	f851 3b04 	ldr.w	r3, [r1], #4
  403b94:	f840 3b04 	str.w	r3, [r0], #4
  403b98:	3a04      	subs	r2, #4
  403b9a:	d2f9      	bcs.n	403b90 <memcpy+0xc0>
  403b9c:	3204      	adds	r2, #4
  403b9e:	d008      	beq.n	403bb2 <memcpy+0xe2>
  403ba0:	07d2      	lsls	r2, r2, #31
  403ba2:	bf1c      	itt	ne
  403ba4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403ba8:	f800 3b01 	strbne.w	r3, [r0], #1
  403bac:	d301      	bcc.n	403bb2 <memcpy+0xe2>
  403bae:	880b      	ldrh	r3, [r1, #0]
  403bb0:	8003      	strh	r3, [r0, #0]
  403bb2:	4660      	mov	r0, ip
  403bb4:	4770      	bx	lr
  403bb6:	bf00      	nop
  403bb8:	2a08      	cmp	r2, #8
  403bba:	d313      	bcc.n	403be4 <memcpy+0x114>
  403bbc:	078b      	lsls	r3, r1, #30
  403bbe:	d08d      	beq.n	403adc <memcpy+0xc>
  403bc0:	f010 0303 	ands.w	r3, r0, #3
  403bc4:	d08a      	beq.n	403adc <memcpy+0xc>
  403bc6:	f1c3 0304 	rsb	r3, r3, #4
  403bca:	1ad2      	subs	r2, r2, r3
  403bcc:	07db      	lsls	r3, r3, #31
  403bce:	bf1c      	itt	ne
  403bd0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403bd4:	f800 3b01 	strbne.w	r3, [r0], #1
  403bd8:	d380      	bcc.n	403adc <memcpy+0xc>
  403bda:	f831 3b02 	ldrh.w	r3, [r1], #2
  403bde:	f820 3b02 	strh.w	r3, [r0], #2
  403be2:	e77b      	b.n	403adc <memcpy+0xc>
  403be4:	3a04      	subs	r2, #4
  403be6:	d3d9      	bcc.n	403b9c <memcpy+0xcc>
  403be8:	3a01      	subs	r2, #1
  403bea:	f811 3b01 	ldrb.w	r3, [r1], #1
  403bee:	f800 3b01 	strb.w	r3, [r0], #1
  403bf2:	d2f9      	bcs.n	403be8 <memcpy+0x118>
  403bf4:	780b      	ldrb	r3, [r1, #0]
  403bf6:	7003      	strb	r3, [r0, #0]
  403bf8:	784b      	ldrb	r3, [r1, #1]
  403bfa:	7043      	strb	r3, [r0, #1]
  403bfc:	788b      	ldrb	r3, [r1, #2]
  403bfe:	7083      	strb	r3, [r0, #2]
  403c00:	4660      	mov	r0, ip
  403c02:	4770      	bx	lr

00403c04 <memmove>:
  403c04:	4288      	cmp	r0, r1
  403c06:	b5f0      	push	{r4, r5, r6, r7, lr}
  403c08:	d90d      	bls.n	403c26 <memmove+0x22>
  403c0a:	188b      	adds	r3, r1, r2
  403c0c:	4298      	cmp	r0, r3
  403c0e:	d20a      	bcs.n	403c26 <memmove+0x22>
  403c10:	1881      	adds	r1, r0, r2
  403c12:	2a00      	cmp	r2, #0
  403c14:	d053      	beq.n	403cbe <memmove+0xba>
  403c16:	1a9a      	subs	r2, r3, r2
  403c18:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  403c1c:	4293      	cmp	r3, r2
  403c1e:	f801 4d01 	strb.w	r4, [r1, #-1]!
  403c22:	d1f9      	bne.n	403c18 <memmove+0x14>
  403c24:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403c26:	2a0f      	cmp	r2, #15
  403c28:	d947      	bls.n	403cba <memmove+0xb6>
  403c2a:	ea40 0301 	orr.w	r3, r0, r1
  403c2e:	079b      	lsls	r3, r3, #30
  403c30:	d146      	bne.n	403cc0 <memmove+0xbc>
  403c32:	f100 0410 	add.w	r4, r0, #16
  403c36:	f101 0310 	add.w	r3, r1, #16
  403c3a:	4615      	mov	r5, r2
  403c3c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  403c40:	3d10      	subs	r5, #16
  403c42:	3310      	adds	r3, #16
  403c44:	3410      	adds	r4, #16
  403c46:	f844 6c20 	str.w	r6, [r4, #-32]
  403c4a:	2d0f      	cmp	r5, #15
  403c4c:	f853 6c1c 	ldr.w	r6, [r3, #-28]
  403c50:	f844 6c1c 	str.w	r6, [r4, #-28]
  403c54:	f853 6c18 	ldr.w	r6, [r3, #-24]
  403c58:	f844 6c18 	str.w	r6, [r4, #-24]
  403c5c:	f853 6c14 	ldr.w	r6, [r3, #-20]
  403c60:	f844 6c14 	str.w	r6, [r4, #-20]
  403c64:	d8ea      	bhi.n	403c3c <memmove+0x38>
  403c66:	f1a2 0310 	sub.w	r3, r2, #16
  403c6a:	f002 0e0f 	and.w	lr, r2, #15
  403c6e:	f023 030f 	bic.w	r3, r3, #15
  403c72:	f1be 0f03 	cmp.w	lr, #3
  403c76:	f103 0310 	add.w	r3, r3, #16
  403c7a:	4419      	add	r1, r3
  403c7c:	4403      	add	r3, r0
  403c7e:	d921      	bls.n	403cc4 <memmove+0xc0>
  403c80:	1f1e      	subs	r6, r3, #4
  403c82:	460d      	mov	r5, r1
  403c84:	4674      	mov	r4, lr
  403c86:	3c04      	subs	r4, #4
  403c88:	f855 7b04 	ldr.w	r7, [r5], #4
  403c8c:	2c03      	cmp	r4, #3
  403c8e:	f846 7f04 	str.w	r7, [r6, #4]!
  403c92:	d8f8      	bhi.n	403c86 <memmove+0x82>
  403c94:	f1ae 0404 	sub.w	r4, lr, #4
  403c98:	f002 0203 	and.w	r2, r2, #3
  403c9c:	f024 0403 	bic.w	r4, r4, #3
  403ca0:	3404      	adds	r4, #4
  403ca2:	4423      	add	r3, r4
  403ca4:	4421      	add	r1, r4
  403ca6:	b152      	cbz	r2, 403cbe <memmove+0xba>
  403ca8:	3b01      	subs	r3, #1
  403caa:	440a      	add	r2, r1
  403cac:	f811 4b01 	ldrb.w	r4, [r1], #1
  403cb0:	4291      	cmp	r1, r2
  403cb2:	f803 4f01 	strb.w	r4, [r3, #1]!
  403cb6:	d1f9      	bne.n	403cac <memmove+0xa8>
  403cb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403cba:	4603      	mov	r3, r0
  403cbc:	e7f3      	b.n	403ca6 <memmove+0xa2>
  403cbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403cc0:	4603      	mov	r3, r0
  403cc2:	e7f1      	b.n	403ca8 <memmove+0xa4>
  403cc4:	4672      	mov	r2, lr
  403cc6:	e7ee      	b.n	403ca6 <memmove+0xa2>

00403cc8 <__malloc_lock>:
  403cc8:	4770      	bx	lr
  403cca:	bf00      	nop

00403ccc <__malloc_unlock>:
  403ccc:	4770      	bx	lr
  403cce:	bf00      	nop

00403cd0 <_realloc_r>:
  403cd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403cd4:	4617      	mov	r7, r2
  403cd6:	b083      	sub	sp, #12
  403cd8:	460e      	mov	r6, r1
  403cda:	2900      	cmp	r1, #0
  403cdc:	f000 80e2 	beq.w	403ea4 <_realloc_r+0x1d4>
  403ce0:	f107 040b 	add.w	r4, r7, #11
  403ce4:	4681      	mov	r9, r0
  403ce6:	f7ff ffef 	bl	403cc8 <__malloc_lock>
  403cea:	f856 3c04 	ldr.w	r3, [r6, #-4]
  403cee:	2c16      	cmp	r4, #22
  403cf0:	f1a6 0808 	sub.w	r8, r6, #8
  403cf4:	f023 0503 	bic.w	r5, r3, #3
  403cf8:	d850      	bhi.n	403d9c <_realloc_r+0xcc>
  403cfa:	2210      	movs	r2, #16
  403cfc:	2100      	movs	r1, #0
  403cfe:	4614      	mov	r4, r2
  403d00:	42bc      	cmp	r4, r7
  403d02:	f0c0 80dc 	bcc.w	403ebe <_realloc_r+0x1ee>
  403d06:	2900      	cmp	r1, #0
  403d08:	f040 80d9 	bne.w	403ebe <_realloc_r+0x1ee>
  403d0c:	4295      	cmp	r5, r2
  403d0e:	da4a      	bge.n	403da6 <_realloc_r+0xd6>
  403d10:	f8df b3a8 	ldr.w	fp, [pc, #936]	; 4040bc <_realloc_r+0x3ec>
  403d14:	eb08 0105 	add.w	r1, r8, r5
  403d18:	f8db 0008 	ldr.w	r0, [fp, #8]
  403d1c:	4288      	cmp	r0, r1
  403d1e:	f000 80d3 	beq.w	403ec8 <_realloc_r+0x1f8>
  403d22:	6848      	ldr	r0, [r1, #4]
  403d24:	f020 0e01 	bic.w	lr, r0, #1
  403d28:	448e      	add	lr, r1
  403d2a:	f8de e004 	ldr.w	lr, [lr, #4]
  403d2e:	f01e 0f01 	tst.w	lr, #1
  403d32:	d14e      	bne.n	403dd2 <_realloc_r+0x102>
  403d34:	f020 0003 	bic.w	r0, r0, #3
  403d38:	4428      	add	r0, r5
  403d3a:	4290      	cmp	r0, r2
  403d3c:	f280 80b8 	bge.w	403eb0 <_realloc_r+0x1e0>
  403d40:	07db      	lsls	r3, r3, #31
  403d42:	f100 808b 	bmi.w	403e5c <_realloc_r+0x18c>
  403d46:	f856 3c08 	ldr.w	r3, [r6, #-8]
  403d4a:	ebc3 0a08 	rsb	sl, r3, r8
  403d4e:	f8da 3004 	ldr.w	r3, [sl, #4]
  403d52:	f023 0303 	bic.w	r3, r3, #3
  403d56:	eb00 0e03 	add.w	lr, r0, r3
  403d5a:	4596      	cmp	lr, r2
  403d5c:	db43      	blt.n	403de6 <_realloc_r+0x116>
  403d5e:	68cb      	ldr	r3, [r1, #12]
  403d60:	4657      	mov	r7, sl
  403d62:	6889      	ldr	r1, [r1, #8]
  403d64:	1f2a      	subs	r2, r5, #4
  403d66:	60cb      	str	r3, [r1, #12]
  403d68:	2a24      	cmp	r2, #36	; 0x24
  403d6a:	6099      	str	r1, [r3, #8]
  403d6c:	f857 1f08 	ldr.w	r1, [r7, #8]!
  403d70:	f8da 300c 	ldr.w	r3, [sl, #12]
  403d74:	60cb      	str	r3, [r1, #12]
  403d76:	6099      	str	r1, [r3, #8]
  403d78:	f200 813c 	bhi.w	403ff4 <_realloc_r+0x324>
  403d7c:	2a13      	cmp	r2, #19
  403d7e:	f240 80fa 	bls.w	403f76 <_realloc_r+0x2a6>
  403d82:	6833      	ldr	r3, [r6, #0]
  403d84:	2a1b      	cmp	r2, #27
  403d86:	f8ca 3008 	str.w	r3, [sl, #8]
  403d8a:	6873      	ldr	r3, [r6, #4]
  403d8c:	f8ca 300c 	str.w	r3, [sl, #12]
  403d90:	f200 813b 	bhi.w	40400a <_realloc_r+0x33a>
  403d94:	3608      	adds	r6, #8
  403d96:	f10a 0310 	add.w	r3, sl, #16
  403d9a:	e0ed      	b.n	403f78 <_realloc_r+0x2a8>
  403d9c:	f024 0407 	bic.w	r4, r4, #7
  403da0:	4622      	mov	r2, r4
  403da2:	0fe1      	lsrs	r1, r4, #31
  403da4:	e7ac      	b.n	403d00 <_realloc_r+0x30>
  403da6:	4637      	mov	r7, r6
  403da8:	1b2a      	subs	r2, r5, r4
  403daa:	f003 0301 	and.w	r3, r3, #1
  403dae:	2a0f      	cmp	r2, #15
  403db0:	d841      	bhi.n	403e36 <_realloc_r+0x166>
  403db2:	eb08 0205 	add.w	r2, r8, r5
  403db6:	431d      	orrs	r5, r3
  403db8:	f8c8 5004 	str.w	r5, [r8, #4]
  403dbc:	6853      	ldr	r3, [r2, #4]
  403dbe:	f043 0301 	orr.w	r3, r3, #1
  403dc2:	6053      	str	r3, [r2, #4]
  403dc4:	4648      	mov	r0, r9
  403dc6:	f7ff ff81 	bl	403ccc <__malloc_unlock>
  403dca:	4638      	mov	r0, r7
  403dcc:	b003      	add	sp, #12
  403dce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403dd2:	07d9      	lsls	r1, r3, #31
  403dd4:	d442      	bmi.n	403e5c <_realloc_r+0x18c>
  403dd6:	f856 3c08 	ldr.w	r3, [r6, #-8]
  403dda:	ebc3 0a08 	rsb	sl, r3, r8
  403dde:	f8da 3004 	ldr.w	r3, [sl, #4]
  403de2:	f023 0303 	bic.w	r3, r3, #3
  403de6:	442b      	add	r3, r5
  403de8:	4293      	cmp	r3, r2
  403dea:	db37      	blt.n	403e5c <_realloc_r+0x18c>
  403dec:	4657      	mov	r7, sl
  403dee:	1f2a      	subs	r2, r5, #4
  403df0:	f8da 100c 	ldr.w	r1, [sl, #12]
  403df4:	f857 0f08 	ldr.w	r0, [r7, #8]!
  403df8:	2a24      	cmp	r2, #36	; 0x24
  403dfa:	60c1      	str	r1, [r0, #12]
  403dfc:	6088      	str	r0, [r1, #8]
  403dfe:	f200 80c6 	bhi.w	403f8e <_realloc_r+0x2be>
  403e02:	2a13      	cmp	r2, #19
  403e04:	f240 80ff 	bls.w	404006 <_realloc_r+0x336>
  403e08:	6831      	ldr	r1, [r6, #0]
  403e0a:	2a1b      	cmp	r2, #27
  403e0c:	f8ca 1008 	str.w	r1, [sl, #8]
  403e10:	6871      	ldr	r1, [r6, #4]
  403e12:	f8ca 100c 	str.w	r1, [sl, #12]
  403e16:	f200 810d 	bhi.w	404034 <_realloc_r+0x364>
  403e1a:	3608      	adds	r6, #8
  403e1c:	f10a 0210 	add.w	r2, sl, #16
  403e20:	6831      	ldr	r1, [r6, #0]
  403e22:	461d      	mov	r5, r3
  403e24:	46d0      	mov	r8, sl
  403e26:	6011      	str	r1, [r2, #0]
  403e28:	6873      	ldr	r3, [r6, #4]
  403e2a:	6053      	str	r3, [r2, #4]
  403e2c:	68b3      	ldr	r3, [r6, #8]
  403e2e:	6093      	str	r3, [r2, #8]
  403e30:	f8da 3004 	ldr.w	r3, [sl, #4]
  403e34:	e7b8      	b.n	403da8 <_realloc_r+0xd8>
  403e36:	eb08 0504 	add.w	r5, r8, r4
  403e3a:	f042 0601 	orr.w	r6, r2, #1
  403e3e:	431c      	orrs	r4, r3
  403e40:	4648      	mov	r0, r9
  403e42:	442a      	add	r2, r5
  403e44:	f105 0108 	add.w	r1, r5, #8
  403e48:	f8c8 4004 	str.w	r4, [r8, #4]
  403e4c:	606e      	str	r6, [r5, #4]
  403e4e:	6853      	ldr	r3, [r2, #4]
  403e50:	f043 0301 	orr.w	r3, r3, #1
  403e54:	6053      	str	r3, [r2, #4]
  403e56:	f7ff f83b 	bl	402ed0 <_free_r>
  403e5a:	e7b3      	b.n	403dc4 <_realloc_r+0xf4>
  403e5c:	4639      	mov	r1, r7
  403e5e:	4648      	mov	r0, r9
  403e60:	f7ff fb42 	bl	4034e8 <_malloc_r>
  403e64:	4607      	mov	r7, r0
  403e66:	2800      	cmp	r0, #0
  403e68:	d0ac      	beq.n	403dc4 <_realloc_r+0xf4>
  403e6a:	f856 3c04 	ldr.w	r3, [r6, #-4]
  403e6e:	f1a0 0108 	sub.w	r1, r0, #8
  403e72:	f023 0201 	bic.w	r2, r3, #1
  403e76:	4442      	add	r2, r8
  403e78:	4291      	cmp	r1, r2
  403e7a:	f000 80b4 	beq.w	403fe6 <_realloc_r+0x316>
  403e7e:	1f2a      	subs	r2, r5, #4
  403e80:	2a24      	cmp	r2, #36	; 0x24
  403e82:	f200 80a1 	bhi.w	403fc8 <_realloc_r+0x2f8>
  403e86:	2a13      	cmp	r2, #19
  403e88:	d86a      	bhi.n	403f60 <_realloc_r+0x290>
  403e8a:	4603      	mov	r3, r0
  403e8c:	4632      	mov	r2, r6
  403e8e:	6811      	ldr	r1, [r2, #0]
  403e90:	6019      	str	r1, [r3, #0]
  403e92:	6851      	ldr	r1, [r2, #4]
  403e94:	6059      	str	r1, [r3, #4]
  403e96:	6892      	ldr	r2, [r2, #8]
  403e98:	609a      	str	r2, [r3, #8]
  403e9a:	4631      	mov	r1, r6
  403e9c:	4648      	mov	r0, r9
  403e9e:	f7ff f817 	bl	402ed0 <_free_r>
  403ea2:	e78f      	b.n	403dc4 <_realloc_r+0xf4>
  403ea4:	4611      	mov	r1, r2
  403ea6:	b003      	add	sp, #12
  403ea8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403eac:	f7ff bb1c 	b.w	4034e8 <_malloc_r>
  403eb0:	68ca      	ldr	r2, [r1, #12]
  403eb2:	4637      	mov	r7, r6
  403eb4:	6889      	ldr	r1, [r1, #8]
  403eb6:	4605      	mov	r5, r0
  403eb8:	60ca      	str	r2, [r1, #12]
  403eba:	6091      	str	r1, [r2, #8]
  403ebc:	e774      	b.n	403da8 <_realloc_r+0xd8>
  403ebe:	230c      	movs	r3, #12
  403ec0:	2000      	movs	r0, #0
  403ec2:	f8c9 3000 	str.w	r3, [r9]
  403ec6:	e781      	b.n	403dcc <_realloc_r+0xfc>
  403ec8:	6841      	ldr	r1, [r0, #4]
  403eca:	f104 0010 	add.w	r0, r4, #16
  403ece:	f021 0103 	bic.w	r1, r1, #3
  403ed2:	4429      	add	r1, r5
  403ed4:	4281      	cmp	r1, r0
  403ed6:	da63      	bge.n	403fa0 <_realloc_r+0x2d0>
  403ed8:	07db      	lsls	r3, r3, #31
  403eda:	d4bf      	bmi.n	403e5c <_realloc_r+0x18c>
  403edc:	f856 3c08 	ldr.w	r3, [r6, #-8]
  403ee0:	ebc3 0a08 	rsb	sl, r3, r8
  403ee4:	f8da 3004 	ldr.w	r3, [sl, #4]
  403ee8:	f023 0303 	bic.w	r3, r3, #3
  403eec:	eb01 0c03 	add.w	ip, r1, r3
  403ef0:	4560      	cmp	r0, ip
  403ef2:	f73f af78 	bgt.w	403de6 <_realloc_r+0x116>
  403ef6:	4657      	mov	r7, sl
  403ef8:	1f2a      	subs	r2, r5, #4
  403efa:	f8da 300c 	ldr.w	r3, [sl, #12]
  403efe:	f857 1f08 	ldr.w	r1, [r7, #8]!
  403f02:	2a24      	cmp	r2, #36	; 0x24
  403f04:	60cb      	str	r3, [r1, #12]
  403f06:	6099      	str	r1, [r3, #8]
  403f08:	f200 80b8 	bhi.w	40407c <_realloc_r+0x3ac>
  403f0c:	2a13      	cmp	r2, #19
  403f0e:	f240 80a8 	bls.w	404062 <_realloc_r+0x392>
  403f12:	6833      	ldr	r3, [r6, #0]
  403f14:	2a1b      	cmp	r2, #27
  403f16:	f8ca 3008 	str.w	r3, [sl, #8]
  403f1a:	6873      	ldr	r3, [r6, #4]
  403f1c:	f8ca 300c 	str.w	r3, [sl, #12]
  403f20:	f200 80b5 	bhi.w	40408e <_realloc_r+0x3be>
  403f24:	3608      	adds	r6, #8
  403f26:	f10a 0310 	add.w	r3, sl, #16
  403f2a:	6832      	ldr	r2, [r6, #0]
  403f2c:	601a      	str	r2, [r3, #0]
  403f2e:	6872      	ldr	r2, [r6, #4]
  403f30:	605a      	str	r2, [r3, #4]
  403f32:	68b2      	ldr	r2, [r6, #8]
  403f34:	609a      	str	r2, [r3, #8]
  403f36:	ebc4 030c 	rsb	r3, r4, ip
  403f3a:	eb0a 0204 	add.w	r2, sl, r4
  403f3e:	4648      	mov	r0, r9
  403f40:	f043 0301 	orr.w	r3, r3, #1
  403f44:	f8cb 2008 	str.w	r2, [fp, #8]
  403f48:	6053      	str	r3, [r2, #4]
  403f4a:	f8da 3004 	ldr.w	r3, [sl, #4]
  403f4e:	f003 0301 	and.w	r3, r3, #1
  403f52:	431c      	orrs	r4, r3
  403f54:	f8ca 4004 	str.w	r4, [sl, #4]
  403f58:	f7ff feb8 	bl	403ccc <__malloc_unlock>
  403f5c:	4638      	mov	r0, r7
  403f5e:	e735      	b.n	403dcc <_realloc_r+0xfc>
  403f60:	6833      	ldr	r3, [r6, #0]
  403f62:	2a1b      	cmp	r2, #27
  403f64:	6003      	str	r3, [r0, #0]
  403f66:	6873      	ldr	r3, [r6, #4]
  403f68:	6043      	str	r3, [r0, #4]
  403f6a:	d831      	bhi.n	403fd0 <_realloc_r+0x300>
  403f6c:	f100 0308 	add.w	r3, r0, #8
  403f70:	f106 0208 	add.w	r2, r6, #8
  403f74:	e78b      	b.n	403e8e <_realloc_r+0x1be>
  403f76:	463b      	mov	r3, r7
  403f78:	6832      	ldr	r2, [r6, #0]
  403f7a:	4675      	mov	r5, lr
  403f7c:	46d0      	mov	r8, sl
  403f7e:	601a      	str	r2, [r3, #0]
  403f80:	6872      	ldr	r2, [r6, #4]
  403f82:	605a      	str	r2, [r3, #4]
  403f84:	68b2      	ldr	r2, [r6, #8]
  403f86:	609a      	str	r2, [r3, #8]
  403f88:	f8da 3004 	ldr.w	r3, [sl, #4]
  403f8c:	e70c      	b.n	403da8 <_realloc_r+0xd8>
  403f8e:	4631      	mov	r1, r6
  403f90:	4638      	mov	r0, r7
  403f92:	461d      	mov	r5, r3
  403f94:	46d0      	mov	r8, sl
  403f96:	f7ff fe35 	bl	403c04 <memmove>
  403f9a:	f8da 3004 	ldr.w	r3, [sl, #4]
  403f9e:	e703      	b.n	403da8 <_realloc_r+0xd8>
  403fa0:	1b0b      	subs	r3, r1, r4
  403fa2:	eb08 0204 	add.w	r2, r8, r4
  403fa6:	4648      	mov	r0, r9
  403fa8:	f043 0301 	orr.w	r3, r3, #1
  403fac:	f8cb 2008 	str.w	r2, [fp, #8]
  403fb0:	6053      	str	r3, [r2, #4]
  403fb2:	f856 3c04 	ldr.w	r3, [r6, #-4]
  403fb6:	f003 0301 	and.w	r3, r3, #1
  403fba:	431c      	orrs	r4, r3
  403fbc:	f846 4c04 	str.w	r4, [r6, #-4]
  403fc0:	f7ff fe84 	bl	403ccc <__malloc_unlock>
  403fc4:	4630      	mov	r0, r6
  403fc6:	e701      	b.n	403dcc <_realloc_r+0xfc>
  403fc8:	4631      	mov	r1, r6
  403fca:	f7ff fe1b 	bl	403c04 <memmove>
  403fce:	e764      	b.n	403e9a <_realloc_r+0x1ca>
  403fd0:	68b3      	ldr	r3, [r6, #8]
  403fd2:	2a24      	cmp	r2, #36	; 0x24
  403fd4:	6083      	str	r3, [r0, #8]
  403fd6:	68f3      	ldr	r3, [r6, #12]
  403fd8:	60c3      	str	r3, [r0, #12]
  403fda:	d022      	beq.n	404022 <_realloc_r+0x352>
  403fdc:	f100 0310 	add.w	r3, r0, #16
  403fe0:	f106 0210 	add.w	r2, r6, #16
  403fe4:	e753      	b.n	403e8e <_realloc_r+0x1be>
  403fe6:	f850 2c04 	ldr.w	r2, [r0, #-4]
  403fea:	4637      	mov	r7, r6
  403fec:	f022 0203 	bic.w	r2, r2, #3
  403ff0:	4415      	add	r5, r2
  403ff2:	e6d9      	b.n	403da8 <_realloc_r+0xd8>
  403ff4:	4631      	mov	r1, r6
  403ff6:	4638      	mov	r0, r7
  403ff8:	4675      	mov	r5, lr
  403ffa:	46d0      	mov	r8, sl
  403ffc:	f7ff fe02 	bl	403c04 <memmove>
  404000:	f8da 3004 	ldr.w	r3, [sl, #4]
  404004:	e6d0      	b.n	403da8 <_realloc_r+0xd8>
  404006:	463a      	mov	r2, r7
  404008:	e70a      	b.n	403e20 <_realloc_r+0x150>
  40400a:	68b3      	ldr	r3, [r6, #8]
  40400c:	2a24      	cmp	r2, #36	; 0x24
  40400e:	f8ca 3010 	str.w	r3, [sl, #16]
  404012:	68f3      	ldr	r3, [r6, #12]
  404014:	f8ca 3014 	str.w	r3, [sl, #20]
  404018:	d018      	beq.n	40404c <_realloc_r+0x37c>
  40401a:	3610      	adds	r6, #16
  40401c:	f10a 0318 	add.w	r3, sl, #24
  404020:	e7aa      	b.n	403f78 <_realloc_r+0x2a8>
  404022:	6931      	ldr	r1, [r6, #16]
  404024:	f100 0318 	add.w	r3, r0, #24
  404028:	f106 0218 	add.w	r2, r6, #24
  40402c:	6101      	str	r1, [r0, #16]
  40402e:	6971      	ldr	r1, [r6, #20]
  404030:	6141      	str	r1, [r0, #20]
  404032:	e72c      	b.n	403e8e <_realloc_r+0x1be>
  404034:	68b1      	ldr	r1, [r6, #8]
  404036:	2a24      	cmp	r2, #36	; 0x24
  404038:	f8ca 1010 	str.w	r1, [sl, #16]
  40403c:	68f1      	ldr	r1, [r6, #12]
  40403e:	f8ca 1014 	str.w	r1, [sl, #20]
  404042:	d010      	beq.n	404066 <_realloc_r+0x396>
  404044:	3610      	adds	r6, #16
  404046:	f10a 0218 	add.w	r2, sl, #24
  40404a:	e6e9      	b.n	403e20 <_realloc_r+0x150>
  40404c:	6932      	ldr	r2, [r6, #16]
  40404e:	f10a 0320 	add.w	r3, sl, #32
  404052:	3618      	adds	r6, #24
  404054:	f8ca 2018 	str.w	r2, [sl, #24]
  404058:	f856 2c04 	ldr.w	r2, [r6, #-4]
  40405c:	f8ca 201c 	str.w	r2, [sl, #28]
  404060:	e78a      	b.n	403f78 <_realloc_r+0x2a8>
  404062:	463b      	mov	r3, r7
  404064:	e761      	b.n	403f2a <_realloc_r+0x25a>
  404066:	6931      	ldr	r1, [r6, #16]
  404068:	f10a 0220 	add.w	r2, sl, #32
  40406c:	3618      	adds	r6, #24
  40406e:	f8ca 1018 	str.w	r1, [sl, #24]
  404072:	f856 1c04 	ldr.w	r1, [r6, #-4]
  404076:	f8ca 101c 	str.w	r1, [sl, #28]
  40407a:	e6d1      	b.n	403e20 <_realloc_r+0x150>
  40407c:	4631      	mov	r1, r6
  40407e:	4638      	mov	r0, r7
  404080:	f8cd c004 	str.w	ip, [sp, #4]
  404084:	f7ff fdbe 	bl	403c04 <memmove>
  404088:	f8dd c004 	ldr.w	ip, [sp, #4]
  40408c:	e753      	b.n	403f36 <_realloc_r+0x266>
  40408e:	68b3      	ldr	r3, [r6, #8]
  404090:	2a24      	cmp	r2, #36	; 0x24
  404092:	f8ca 3010 	str.w	r3, [sl, #16]
  404096:	68f3      	ldr	r3, [r6, #12]
  404098:	f8ca 3014 	str.w	r3, [sl, #20]
  40409c:	d003      	beq.n	4040a6 <_realloc_r+0x3d6>
  40409e:	3610      	adds	r6, #16
  4040a0:	f10a 0318 	add.w	r3, sl, #24
  4040a4:	e741      	b.n	403f2a <_realloc_r+0x25a>
  4040a6:	6932      	ldr	r2, [r6, #16]
  4040a8:	f10a 0320 	add.w	r3, sl, #32
  4040ac:	3618      	adds	r6, #24
  4040ae:	f8ca 2018 	str.w	r2, [sl, #24]
  4040b2:	f856 2c04 	ldr.w	r2, [r6, #-4]
  4040b6:	f8ca 201c 	str.w	r2, [sl, #28]
  4040ba:	e736      	b.n	403f2a <_realloc_r+0x25a>
  4040bc:	204004ac 	.word	0x204004ac

004040c0 <_sbrk_r>:
  4040c0:	b538      	push	{r3, r4, r5, lr}
  4040c2:	2300      	movs	r3, #0
  4040c4:	4c06      	ldr	r4, [pc, #24]	; (4040e0 <_sbrk_r+0x20>)
  4040c6:	4605      	mov	r5, r0
  4040c8:	4608      	mov	r0, r1
  4040ca:	6023      	str	r3, [r4, #0]
  4040cc:	f7fd fc4c 	bl	401968 <_sbrk>
  4040d0:	1c43      	adds	r3, r0, #1
  4040d2:	d000      	beq.n	4040d6 <_sbrk_r+0x16>
  4040d4:	bd38      	pop	{r3, r4, r5, pc}
  4040d6:	6823      	ldr	r3, [r4, #0]
  4040d8:	2b00      	cmp	r3, #0
  4040da:	d0fb      	beq.n	4040d4 <_sbrk_r+0x14>
  4040dc:	602b      	str	r3, [r5, #0]
  4040de:	bd38      	pop	{r3, r4, r5, pc}
  4040e0:	20401174 	.word	0x20401174

004040e4 <__sread>:
  4040e4:	b510      	push	{r4, lr}
  4040e6:	460c      	mov	r4, r1
  4040e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4040ec:	f000 f934 	bl	404358 <_read_r>
  4040f0:	2800      	cmp	r0, #0
  4040f2:	db03      	blt.n	4040fc <__sread+0x18>
  4040f4:	6d23      	ldr	r3, [r4, #80]	; 0x50
  4040f6:	4403      	add	r3, r0
  4040f8:	6523      	str	r3, [r4, #80]	; 0x50
  4040fa:	bd10      	pop	{r4, pc}
  4040fc:	89a3      	ldrh	r3, [r4, #12]
  4040fe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  404102:	81a3      	strh	r3, [r4, #12]
  404104:	bd10      	pop	{r4, pc}
  404106:	bf00      	nop

00404108 <__swrite>:
  404108:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40410c:	461d      	mov	r5, r3
  40410e:	898b      	ldrh	r3, [r1, #12]
  404110:	4616      	mov	r6, r2
  404112:	460c      	mov	r4, r1
  404114:	05da      	lsls	r2, r3, #23
  404116:	4607      	mov	r7, r0
  404118:	d506      	bpl.n	404128 <__swrite+0x20>
  40411a:	2302      	movs	r3, #2
  40411c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404120:	2200      	movs	r2, #0
  404122:	f000 f905 	bl	404330 <_lseek_r>
  404126:	89a3      	ldrh	r3, [r4, #12]
  404128:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40412c:	4638      	mov	r0, r7
  40412e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  404132:	4632      	mov	r2, r6
  404134:	81a3      	strh	r3, [r4, #12]
  404136:	462b      	mov	r3, r5
  404138:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40413c:	f000 b816 	b.w	40416c <_write_r>

00404140 <__sseek>:
  404140:	b510      	push	{r4, lr}
  404142:	460c      	mov	r4, r1
  404144:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404148:	f000 f8f2 	bl	404330 <_lseek_r>
  40414c:	1c42      	adds	r2, r0, #1
  40414e:	89a3      	ldrh	r3, [r4, #12]
  404150:	d004      	beq.n	40415c <__sseek+0x1c>
  404152:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  404156:	6520      	str	r0, [r4, #80]	; 0x50
  404158:	81a3      	strh	r3, [r4, #12]
  40415a:	bd10      	pop	{r4, pc}
  40415c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  404160:	81a3      	strh	r3, [r4, #12]
  404162:	bd10      	pop	{r4, pc}

00404164 <__sclose>:
  404164:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404168:	f000 b868 	b.w	40423c <_close_r>

0040416c <_write_r>:
  40416c:	b570      	push	{r4, r5, r6, lr}
  40416e:	4c08      	ldr	r4, [pc, #32]	; (404190 <_write_r+0x24>)
  404170:	2500      	movs	r5, #0
  404172:	4606      	mov	r6, r0
  404174:	4608      	mov	r0, r1
  404176:	4611      	mov	r1, r2
  404178:	461a      	mov	r2, r3
  40417a:	6025      	str	r5, [r4, #0]
  40417c:	f7fc f9f2 	bl	400564 <_write>
  404180:	1c43      	adds	r3, r0, #1
  404182:	d000      	beq.n	404186 <_write_r+0x1a>
  404184:	bd70      	pop	{r4, r5, r6, pc}
  404186:	6823      	ldr	r3, [r4, #0]
  404188:	2b00      	cmp	r3, #0
  40418a:	d0fb      	beq.n	404184 <_write_r+0x18>
  40418c:	6033      	str	r3, [r6, #0]
  40418e:	bd70      	pop	{r4, r5, r6, pc}
  404190:	20401174 	.word	0x20401174

00404194 <__register_exitproc>:
  404194:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404198:	4c26      	ldr	r4, [pc, #152]	; (404234 <__register_exitproc+0xa0>)
  40419a:	4606      	mov	r6, r0
  40419c:	4688      	mov	r8, r1
  40419e:	4691      	mov	r9, r2
  4041a0:	6825      	ldr	r5, [r4, #0]
  4041a2:	469a      	mov	sl, r3
  4041a4:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  4041a8:	2c00      	cmp	r4, #0
  4041aa:	d03a      	beq.n	404222 <__register_exitproc+0x8e>
  4041ac:	6860      	ldr	r0, [r4, #4]
  4041ae:	281f      	cmp	r0, #31
  4041b0:	dc19      	bgt.n	4041e6 <__register_exitproc+0x52>
  4041b2:	1c41      	adds	r1, r0, #1
  4041b4:	b186      	cbz	r6, 4041d8 <__register_exitproc+0x44>
  4041b6:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  4041ba:	2201      	movs	r2, #1
  4041bc:	2e02      	cmp	r6, #2
  4041be:	f8c5 9088 	str.w	r9, [r5, #136]	; 0x88
  4041c2:	fa02 f200 	lsl.w	r2, r2, r0
  4041c6:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
  4041ca:	ea43 0302 	orr.w	r3, r3, r2
  4041ce:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
  4041d2:	f8c5 a108 	str.w	sl, [r5, #264]	; 0x108
  4041d6:	d01e      	beq.n	404216 <__register_exitproc+0x82>
  4041d8:	1c83      	adds	r3, r0, #2
  4041da:	6061      	str	r1, [r4, #4]
  4041dc:	2000      	movs	r0, #0
  4041de:	f844 8023 	str.w	r8, [r4, r3, lsl #2]
  4041e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4041e6:	4b14      	ldr	r3, [pc, #80]	; (404238 <__register_exitproc+0xa4>)
  4041e8:	b303      	cbz	r3, 40422c <__register_exitproc+0x98>
  4041ea:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4041ee:	f7ff f973 	bl	4034d8 <malloc>
  4041f2:	4604      	mov	r4, r0
  4041f4:	b1d0      	cbz	r0, 40422c <__register_exitproc+0x98>
  4041f6:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  4041fa:	2700      	movs	r7, #0
  4041fc:	2101      	movs	r1, #1
  4041fe:	6003      	str	r3, [r0, #0]
  404200:	4638      	mov	r0, r7
  404202:	6067      	str	r7, [r4, #4]
  404204:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  404208:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  40420c:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  404210:	2e00      	cmp	r6, #0
  404212:	d0e1      	beq.n	4041d8 <__register_exitproc+0x44>
  404214:	e7cf      	b.n	4041b6 <__register_exitproc+0x22>
  404216:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
  40421a:	431a      	orrs	r2, r3
  40421c:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  404220:	e7da      	b.n	4041d8 <__register_exitproc+0x44>
  404222:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  404226:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  40422a:	e7bf      	b.n	4041ac <__register_exitproc+0x18>
  40422c:	f04f 30ff 	mov.w	r0, #4294967295
  404230:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404234:	0040451c 	.word	0x0040451c
  404238:	004034d9 	.word	0x004034d9

0040423c <_close_r>:
  40423c:	b538      	push	{r3, r4, r5, lr}
  40423e:	2300      	movs	r3, #0
  404240:	4c06      	ldr	r4, [pc, #24]	; (40425c <_close_r+0x20>)
  404242:	4605      	mov	r5, r0
  404244:	4608      	mov	r0, r1
  404246:	6023      	str	r3, [r4, #0]
  404248:	f7fd fbba 	bl	4019c0 <_close>
  40424c:	1c43      	adds	r3, r0, #1
  40424e:	d000      	beq.n	404252 <_close_r+0x16>
  404250:	bd38      	pop	{r3, r4, r5, pc}
  404252:	6823      	ldr	r3, [r4, #0]
  404254:	2b00      	cmp	r3, #0
  404256:	d0fb      	beq.n	404250 <_close_r+0x14>
  404258:	602b      	str	r3, [r5, #0]
  40425a:	bd38      	pop	{r3, r4, r5, pc}
  40425c:	20401174 	.word	0x20401174

00404260 <_fclose_r>:
  404260:	2900      	cmp	r1, #0
  404262:	d03d      	beq.n	4042e0 <_fclose_r+0x80>
  404264:	b570      	push	{r4, r5, r6, lr}
  404266:	4605      	mov	r5, r0
  404268:	460c      	mov	r4, r1
  40426a:	b108      	cbz	r0, 404270 <_fclose_r+0x10>
  40426c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40426e:	b37b      	cbz	r3, 4042d0 <_fclose_r+0x70>
  404270:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404274:	b90b      	cbnz	r3, 40427a <_fclose_r+0x1a>
  404276:	2000      	movs	r0, #0
  404278:	bd70      	pop	{r4, r5, r6, pc}
  40427a:	4628      	mov	r0, r5
  40427c:	4621      	mov	r1, r4
  40427e:	f7fe fc7b 	bl	402b78 <__sflush_r>
  404282:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  404284:	4606      	mov	r6, r0
  404286:	b133      	cbz	r3, 404296 <_fclose_r+0x36>
  404288:	4628      	mov	r0, r5
  40428a:	69e1      	ldr	r1, [r4, #28]
  40428c:	4798      	blx	r3
  40428e:	2800      	cmp	r0, #0
  404290:	bfb8      	it	lt
  404292:	f04f 36ff 	movlt.w	r6, #4294967295
  404296:	89a3      	ldrh	r3, [r4, #12]
  404298:	061b      	lsls	r3, r3, #24
  40429a:	d41c      	bmi.n	4042d6 <_fclose_r+0x76>
  40429c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40429e:	b141      	cbz	r1, 4042b2 <_fclose_r+0x52>
  4042a0:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4042a4:	4299      	cmp	r1, r3
  4042a6:	d002      	beq.n	4042ae <_fclose_r+0x4e>
  4042a8:	4628      	mov	r0, r5
  4042aa:	f7fe fe11 	bl	402ed0 <_free_r>
  4042ae:	2300      	movs	r3, #0
  4042b0:	6323      	str	r3, [r4, #48]	; 0x30
  4042b2:	6c61      	ldr	r1, [r4, #68]	; 0x44
  4042b4:	b121      	cbz	r1, 4042c0 <_fclose_r+0x60>
  4042b6:	4628      	mov	r0, r5
  4042b8:	f7fe fe0a 	bl	402ed0 <_free_r>
  4042bc:	2300      	movs	r3, #0
  4042be:	6463      	str	r3, [r4, #68]	; 0x44
  4042c0:	f7fe fd9e 	bl	402e00 <__sfp_lock_acquire>
  4042c4:	2300      	movs	r3, #0
  4042c6:	81a3      	strh	r3, [r4, #12]
  4042c8:	f7fe fd9c 	bl	402e04 <__sfp_lock_release>
  4042cc:	4630      	mov	r0, r6
  4042ce:	bd70      	pop	{r4, r5, r6, pc}
  4042d0:	f7fe fd90 	bl	402df4 <__sinit>
  4042d4:	e7cc      	b.n	404270 <_fclose_r+0x10>
  4042d6:	4628      	mov	r0, r5
  4042d8:	6921      	ldr	r1, [r4, #16]
  4042da:	f7fe fdf9 	bl	402ed0 <_free_r>
  4042de:	e7dd      	b.n	40429c <_fclose_r+0x3c>
  4042e0:	2000      	movs	r0, #0
  4042e2:	4770      	bx	lr

004042e4 <_fstat_r>:
  4042e4:	b538      	push	{r3, r4, r5, lr}
  4042e6:	2300      	movs	r3, #0
  4042e8:	4c07      	ldr	r4, [pc, #28]	; (404308 <_fstat_r+0x24>)
  4042ea:	4605      	mov	r5, r0
  4042ec:	4608      	mov	r0, r1
  4042ee:	4611      	mov	r1, r2
  4042f0:	6023      	str	r3, [r4, #0]
  4042f2:	f7fd fb71 	bl	4019d8 <_fstat>
  4042f6:	1c43      	adds	r3, r0, #1
  4042f8:	d000      	beq.n	4042fc <_fstat_r+0x18>
  4042fa:	bd38      	pop	{r3, r4, r5, pc}
  4042fc:	6823      	ldr	r3, [r4, #0]
  4042fe:	2b00      	cmp	r3, #0
  404300:	d0fb      	beq.n	4042fa <_fstat_r+0x16>
  404302:	602b      	str	r3, [r5, #0]
  404304:	bd38      	pop	{r3, r4, r5, pc}
  404306:	bf00      	nop
  404308:	20401174 	.word	0x20401174

0040430c <_isatty_r>:
  40430c:	b538      	push	{r3, r4, r5, lr}
  40430e:	2300      	movs	r3, #0
  404310:	4c06      	ldr	r4, [pc, #24]	; (40432c <_isatty_r+0x20>)
  404312:	4605      	mov	r5, r0
  404314:	4608      	mov	r0, r1
  404316:	6023      	str	r3, [r4, #0]
  404318:	f7fd fb6e 	bl	4019f8 <_isatty>
  40431c:	1c43      	adds	r3, r0, #1
  40431e:	d000      	beq.n	404322 <_isatty_r+0x16>
  404320:	bd38      	pop	{r3, r4, r5, pc}
  404322:	6823      	ldr	r3, [r4, #0]
  404324:	2b00      	cmp	r3, #0
  404326:	d0fb      	beq.n	404320 <_isatty_r+0x14>
  404328:	602b      	str	r3, [r5, #0]
  40432a:	bd38      	pop	{r3, r4, r5, pc}
  40432c:	20401174 	.word	0x20401174

00404330 <_lseek_r>:
  404330:	b570      	push	{r4, r5, r6, lr}
  404332:	4c08      	ldr	r4, [pc, #32]	; (404354 <_lseek_r+0x24>)
  404334:	2500      	movs	r5, #0
  404336:	4606      	mov	r6, r0
  404338:	4608      	mov	r0, r1
  40433a:	4611      	mov	r1, r2
  40433c:	461a      	mov	r2, r3
  40433e:	6025      	str	r5, [r4, #0]
  404340:	f7fd fb66 	bl	401a10 <_lseek>
  404344:	1c43      	adds	r3, r0, #1
  404346:	d000      	beq.n	40434a <_lseek_r+0x1a>
  404348:	bd70      	pop	{r4, r5, r6, pc}
  40434a:	6823      	ldr	r3, [r4, #0]
  40434c:	2b00      	cmp	r3, #0
  40434e:	d0fb      	beq.n	404348 <_lseek_r+0x18>
  404350:	6033      	str	r3, [r6, #0]
  404352:	bd70      	pop	{r4, r5, r6, pc}
  404354:	20401174 	.word	0x20401174

00404358 <_read_r>:
  404358:	b570      	push	{r4, r5, r6, lr}
  40435a:	4c08      	ldr	r4, [pc, #32]	; (40437c <_read_r+0x24>)
  40435c:	2500      	movs	r5, #0
  40435e:	4606      	mov	r6, r0
  404360:	4608      	mov	r0, r1
  404362:	4611      	mov	r1, r2
  404364:	461a      	mov	r2, r3
  404366:	6025      	str	r5, [r4, #0]
  404368:	f7fc f8d0 	bl	40050c <_read>
  40436c:	1c43      	adds	r3, r0, #1
  40436e:	d000      	beq.n	404372 <_read_r+0x1a>
  404370:	bd70      	pop	{r4, r5, r6, pc}
  404372:	6823      	ldr	r3, [r4, #0]
  404374:	2b00      	cmp	r3, #0
  404376:	d0fb      	beq.n	404370 <_read_r+0x18>
  404378:	6033      	str	r3, [r6, #0]
  40437a:	bd70      	pop	{r4, r5, r6, pc}
  40437c:	20401174 	.word	0x20401174
  404380:	0001c200 	.word	0x0001c200
  404384:	000000c0 	.word	0x000000c0
  404388:	00000800 	.word	0x00000800
	...
  404398:	202d462d 	.word	0x202d462d
  40439c:	74737953 	.word	0x74737953
  4043a0:	206b6369 	.word	0x206b6369
  4043a4:	666e6f63 	.word	0x666e6f63
  4043a8:	72756769 	.word	0x72756769
  4043ac:	6f697461 	.word	0x6f697461
  4043b0:	7265206e 	.word	0x7265206e
  4043b4:	0d726f72 	.word	0x0d726f72
  4043b8:	00000000 	.word	0x00000000
  4043bc:	00000960 	.word	0x00000960
  4043c0:	000000c0 	.word	0x000000c0
  4043c4:	00000800 	.word	0x00000800
  4043c8:	00000000 	.word	0x00000000
  4043cc:	00006325 	.word	0x00006325
  4043d0:	64616552 	.word	0x64616552
  4043d4:	000a0d79 	.word	0x000a0d79
  4043d8:	61656c43 	.word	0x61656c43
  4043dc:	000a0d6e 	.word	0x000a0d6e
  4043e0:	74726944 	.word	0x74726944
  4043e4:	000a0d79 	.word	0x000a0d79
  4043e8:	6f727245 	.word	0x6f727245
  4043ec:	000a0d72 	.word	0x000a0d72
  4043f0:	6c656853 	.word	0x6c656853
  4043f4:	0a0d3166 	.word	0x0a0d3166
  4043f8:	00000000 	.word	0x00000000
  4043fc:	6c656853 	.word	0x6c656853
  404400:	0a0d3266 	.word	0x0a0d3266
  404404:	00000000 	.word	0x00000000
  404408:	6c656853 	.word	0x6c656853
  40440c:	0a0d3366 	.word	0x0a0d3366
  404410:	00000000 	.word	0x00000000
  404414:	6c656853 	.word	0x6c656853
  404418:	0a0d3466 	.word	0x0a0d3466
  40441c:	00000000 	.word	0x00000000
  404420:	61656c43 	.word	0x61656c43
  404424:	676e696e 	.word	0x676e696e
  404428:	00000a0d 	.word	0x00000a0d
  40442c:	55202d2d 	.word	0x55202d2d
  404430:	54524153 	.word	0x54524153
  404434:	34535220 	.word	0x34535220
  404438:	45203538 	.word	0x45203538
  40443c:	706d6178 	.word	0x706d6178
  404440:	2d20656c 	.word	0x2d20656c
  404444:	2d0a0d2d 	.word	0x2d0a0d2d
  404448:	4153202d 	.word	0x4153202d
  40444c:	3037454d 	.word	0x3037454d
  404450:	4c50582d 	.word	0x4c50582d
  404454:	2d2d2044 	.word	0x2d2d2044
  404458:	2d2d0a0d 	.word	0x2d2d0a0d
  40445c:	6d6f4320 	.word	0x6d6f4320
  404460:	656c6970 	.word	0x656c6970
  404464:	46203a64 	.word	0x46203a64
  404468:	20206265 	.word	0x20206265
  40446c:	30322039 	.word	0x30322039
  404470:	32203631 	.word	0x32203631
  404474:	33303a30 	.word	0x33303a30
  404478:	2034313a 	.word	0x2034313a
  40447c:	000d2d2d 	.word	0x000d2d2d
  404480:	202d492d 	.word	0x202d492d
  404484:	72617453 	.word	0x72617453
  404488:	72742074 	.word	0x72742074
  40448c:	6d736e61 	.word	0x6d736e61
  404490:	69747469 	.word	0x69747469
  404494:	0d21676e 	.word	0x0d21676e
  404498:	00000000 	.word	0x00000000
  40449c:	202d492d 	.word	0x202d492d
  4044a0:	65636552 	.word	0x65636552
  4044a4:	6e697669 	.word	0x6e697669
  4044a8:	79732067 	.word	0x79732067
  4044ac:	6320636e 	.word	0x6320636e
  4044b0:	61726168 	.word	0x61726168
  4044b4:	72657463 	.word	0x72657463
  4044b8:	00000d2e 	.word	0x00000d2e
  4044bc:	202d492d 	.word	0x202d492d
  4044c0:	72617453 	.word	0x72617453
  4044c4:	65722074 	.word	0x65722074
  4044c8:	76696563 	.word	0x76696563
  4044cc:	21676e69 	.word	0x21676e69
  4044d0:	0000000d 	.word	0x0000000d
  4044d4:	202d452d 	.word	0x202d452d
  4044d8:	6f727245 	.word	0x6f727245
  4044dc:	636f2072 	.word	0x636f2072
  4044e0:	72727563 	.word	0x72727563
  4044e4:	77206465 	.word	0x77206465
  4044e8:	656c6968 	.word	0x656c6968
  4044ec:	63657220 	.word	0x63657220
  4044f0:	69766965 	.word	0x69766965
  4044f4:	0d21676e 	.word	0x0d21676e
  4044f8:	00000000 	.word	0x00000000
  4044fc:	202d492d 	.word	0x202d492d
  404500:	65636552 	.word	0x65636552
  404504:	64657669 	.word	0x64657669
  404508:	63757320 	.word	0x63757320
  40450c:	73736563 	.word	0x73736563
  404510:	6c6c7566 	.word	0x6c6c7566
  404514:	000d2179 	.word	0x000d2179
  404518:	00000043 	.word	0x00000043

0040451c <_global_impure_ptr>:
  40451c:	20400080 0000000a                       ..@ ....

00404524 <_init>:
  404524:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404526:	bf00      	nop
  404528:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40452a:	bc08      	pop	{r3}
  40452c:	469e      	mov	lr, r3
  40452e:	4770      	bx	lr

00404530 <__init_array_start>:
  404530:	00402b59 	.word	0x00402b59

00404534 <__frame_dummy_init_array_entry>:
  404534:	00400165                                e.@.

00404538 <_fini>:
  404538:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40453a:	bf00      	nop
  40453c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40453e:	bc08      	pop	{r3}
  404540:	469e      	mov	lr, r3
  404542:	4770      	bx	lr

00404544 <__fini_array_start>:
  404544:	00400141 	.word	0x00400141
