#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jan  5 19:54:20 2022
# Process ID: 32648
# Current directory: C:/Users/user/Desktop/Programing/Logic Design/Advance/Project/test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29008 C:\Users\user\Desktop\Programing\Logic Design\Advance\Project\test\test.xpr
# Log file: C:/Users/user/Desktop/Programing/Logic Design/Advance/Project/test/vivado.log
# Journal file: C:/Users/user/Desktop/Programing/Logic Design/Advance/Project/test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/user/Desktop/Programing/Logic Design/Advance/Project/test/test.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 1018.270 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/user/Desktop/Programing/Logic Design/Advance/Project/test/test.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/user/Desktop/Programing/Logic Design/Advance/Project/test/test.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Successfully read diagram <design_1> from block design file <C:/Users/user/Desktop/Programing/Logic Design/Advance/Project/test/test.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1018.270 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan  5 20:49:00 2022...
