
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.111774                       # Number of seconds simulated
sim_ticks                                111774452250                       # Number of ticks simulated
final_tick                               636602045787                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 155812                       # Simulator instruction rate (inst/s)
host_op_rate                                   198987                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2013439                       # Simulator tick rate (ticks/s)
host_mem_usage                               67379800                       # Number of bytes of host memory used
host_seconds                                 55514.21                       # Real time elapsed on the host
sim_insts                                  8649805220                       # Number of instructions simulated
sim_ops                                   11046597687                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3098752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1132416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      3692544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1820160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1132160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      1956096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1951104                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       847104                       # Number of bytes read from this memory
system.physmem.bytes_read::total             15668992                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           38656                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4623360                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4623360                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        24209                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8847                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        28848                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        14220                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         8845                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        15282                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        15243                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         6618                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                122414                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           36120                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                36120                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        43516                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     27723258                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        48097                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10131260                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        43516                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     33035671                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        43516                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     16284222                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        44661                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     10128969                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        38936                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     17500385                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        38936                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     17455724                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        44661                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      7578691                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               140184020                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        43516                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        48097                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        43516                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        43516                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        44661                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        38936                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        38936                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        44661                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             345839                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          41363298                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               41363298                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          41363298                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        43516                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     27723258                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        48097                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10131260                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        43516                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     33035671                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        43516                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     16284222                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        44661                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     10128969                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        38936                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     17500385                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        38936                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     17455724                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        44661                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      7578691                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              181547318                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus0.numCycles               268044251                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20731847                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16953523                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2023371                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8525759                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8173036                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2133226                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89782                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    201211084                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117688635                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20731847                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10306262                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24651350                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5883898                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5452979                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         12371755                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2037633                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    235131758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.611550                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.960999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       210480408     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1330482      0.57%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2106842      0.90%     90.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3362290      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1392148      0.59%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1555093      0.66%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1663322      0.71%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1089613      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12151560      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    235131758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.077345                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.439064                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       199353632                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7325392                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24574853                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        62017                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3815861                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3400726                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          471                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143706019                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         3021                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3815861                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       199650938                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1896219                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4549853                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24343359                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       875523                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143627074                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        22846                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        246333                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       328233                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        43941                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    199409386                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    668155261                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    668155261                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170241819                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        29167544                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        36442                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        19979                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2629735                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13674959                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7356225                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       221856                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1674297                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143448665                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        36550                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        135770789                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       168822                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     18117646                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     40511512                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         3345                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    235131758                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.577424                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.269793                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    177884500     75.65%     75.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22980569      9.77%     85.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12557754      5.34%     90.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8564677      3.64%     94.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8015050      3.41%     97.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2302927      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1797155      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       610092      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       419034      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    235131758                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          31592     12.61%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         96407     38.47%     51.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       122575     48.92%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113740592     83.77%     83.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2148006      1.58%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16461      0.01%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12545820      9.24%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7319910      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     135770789                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.506524                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             250574                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001846                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    507092731                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    161604373                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133598231                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     136021363                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       410358                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2438561                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          403                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1547                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       213208                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         8470                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3815861                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1218853                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       122186                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143485356                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         8579                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13674959                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7356225                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        19965                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         89901                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           31                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1547                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1182495                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1154127                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2336622                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    133845102                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11798328                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1925686                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  141                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19116403                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18835480                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7318075                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.499340                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133599197                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133598231                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78102644                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        204063774                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.498419                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.382736                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122574596                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20911096                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33205                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2066084                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    231315897                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.529901                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.383203                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    181560243     78.49%     78.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24096299     10.42%     88.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9380910      4.06%     92.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5052118      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3784571      1.64%     96.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2112898      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1304326      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1164863      0.50%     98.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2859669      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    231315897                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122574596                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18379415                       # Number of memory references committed
system.switch_cpus0.commit.loads             11236398                       # Number of loads committed
system.switch_cpus0.commit.membars              16566                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17595165                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110448789                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2490081                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2859669                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           371941244                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290787483                       # The number of ROB writes
system.switch_cpus0.timesIdled                3249095                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               32912493                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122574596                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.680442                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.680442                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.373073                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.373073                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       603568647                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      185189387                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      134045099                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33174                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  55                       # Number of system calls
system.switch_cpus1.numCycles               268044251                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21720185                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17772727                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2127273                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9127940                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8560830                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2247086                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96959                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    209401515                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             121397441                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21720185                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10807916                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25358940                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5783934                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5898672                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12810255                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2128377                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    244288191                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.610348                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.951038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       218929251     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1187652      0.49%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1883276      0.77%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2546956      1.04%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2618078      1.07%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2213316      0.91%     93.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1236161      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1838182      0.75%     95.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11835319      4.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    244288191                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081032                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.452901                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       207250422                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      8068173                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         25312363                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        28544                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3628686                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3573984                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          379                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     148985063                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1980                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3628686                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       207820001                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1541425                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      5213228                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24777952                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1306896                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     148927378                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          180                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        191598                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       562252                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    207837623                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    692788539                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    692788539                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    180448849                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        27388774                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37347                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        19606                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3886864                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13953903                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7556592                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        88846                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1769452                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         148745228                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37479                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141386908                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        19443                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     16239472                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     38704031                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1707                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    244288191                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.578771                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.270123                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    184453203     75.51%     75.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24607755     10.07%     85.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12472242      5.11%     90.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9397350      3.85%     94.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7381721      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2981016      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1884309      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       979959      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       130636      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    244288191                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          26599     11.31%     11.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         86050     36.60%     47.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       122445     52.08%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118916417     84.11%     84.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2105006      1.49%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17736      0.01%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12815374      9.06%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7532375      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141386908                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.527476                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             235094                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001663                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    527316544                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    165022750                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    139255440                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     141622002                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       289302                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2231454                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           97                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          574                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        99164                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3628686                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1226706                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       127941                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    148782849                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        54603                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13953903                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7556592                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        19611                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        108038                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          574                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1241073                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1190986                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2432059                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139425083                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12058651                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1961825                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  142                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19590743                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19820830                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7532092                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.520157                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             139255684                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            139255440                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         79937996                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        215385739                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.519524                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371139                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    105189831                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    129434837                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19348052                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35772                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2154109                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    240659505                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.537834                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.386486                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    187572018     77.94%     77.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     26303295     10.93%     88.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9949380      4.13%     93.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4737721      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3989725      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2292041      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      2009068      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       903950      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2902307      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    240659505                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    105189831                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     129434837                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19179877                       # Number of memory references committed
system.switch_cpus1.commit.loads             11722449                       # Number of loads committed
system.switch_cpus1.commit.membars              17846                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18664691                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        116619255                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2665353                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2902307                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           386539372                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          301194526                       # The number of ROB writes
system.switch_cpus1.timesIdled                3174922                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               23756060                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          105189831                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            129434837                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    105189831                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.548195                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.548195                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.392435                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.392435                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       627538802                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      193995774                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      138109417                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35742                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus2.numCycles               268044251                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        19925396                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17979360                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1044404                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      7724921                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7135600                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1102034                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        46236                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    211337754                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             125286296                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           19925396                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      8237634                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24788141                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        3278842                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles      13697895                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12128134                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1049425                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    252032072                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.583194                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.900992                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       227243931     90.16%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          890272      0.35%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1809075      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          763512      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         4126164      1.64%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3669077      1.46%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          713218      0.28%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1479381      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11337442      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    252032072                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.074336                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.467409                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       209917147                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     15131438                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24697526                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        78181                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       2207777                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      1749134                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          506                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     146914883                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2753                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       2207777                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       210142736                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       13277426                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1113718                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24569123                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       721289                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     146836307                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          240                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        332526                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       251619                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         6733                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    172368638                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    691608727                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    691608727                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    153001198                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        19367434                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        17062                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         8618                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1751991                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     34658922                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     17533089                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       161099                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       854295                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         146554466                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        17113                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        140940710                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        77139                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     11234565                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     26901534                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          103                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    252032072                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.559217                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.354480                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    201757388     80.05%     80.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15162131      6.02%     86.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12381354      4.91%     90.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      5352625      2.12%     93.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6740932      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      6487098      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3676855      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       291864      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       181825      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    252032072                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         357066     11.19%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       2753895     86.30%     97.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        79988      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     88407849     62.73%     62.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1230694      0.87%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         8440      0.01%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     33801119     23.98%     87.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     17492608     12.41%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     140940710                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.525811                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            3190949                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.022640                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    537181580                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    157809795                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    139744613                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     144131659                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       253673                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      1332070                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          534                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         3661                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       107585                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads        12449                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       2207777                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles       12806962                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       211470                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    146571671                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         1340                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     34658922                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     17533089                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         8621                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        140661                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           79                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         3661                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       609924                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       614801                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1224725                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    139958972                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     33688130                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       981738                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   92                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            51179005                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18341013                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          17490875                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.522149                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             139748427                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            139744613                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         75479470                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        148803517                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.521349                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.507243                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    113564081                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    133456633                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     13130746                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        17010                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1067437                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    249824295                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.534202                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.356428                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    201368468     80.60%     80.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     17728221      7.10%     87.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8301039      3.32%     91.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      8192613      3.28%     94.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2241680      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      9471617      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       711072      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       519422      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1290163      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    249824295                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    113564081                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     133456633                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              50752348                       # Number of memory references committed
system.switch_cpus2.commit.loads             33326849                       # Number of loads committed
system.switch_cpus2.commit.membars               8492                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17623792                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        118674966                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1292710                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1290163                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           395121173                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          295382764                       # The number of ROB writes
system.switch_cpus2.timesIdled                4597914                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               16012179                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          113564081                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            133456633                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    113564081                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.360291                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.360291                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.423677                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.423677                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       691950491                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      162264475                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      174965074                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         16984                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus3.numCycles               268044251                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        21124907                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     17322859                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2067867                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8709311                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8252397                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2165421                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        92059                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    201535432                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             120095945                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           21124907                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10417818                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             26415787                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5879962                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles      10894133                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         12418854                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2054037                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    242623995                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.605318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.951806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       216208208     89.11%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2860150      1.18%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3306655      1.36%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         1819069      0.75%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2110891      0.87%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1149912      0.47%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          781835      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2048337      0.84%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12338938      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    242623995                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078811                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.448045                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       199915033                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     12545829                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         26206976                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       196867                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3759288                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3429991                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        19350                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     146628359                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        95879                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3759288                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       200223862                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        4231314                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      7441187                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         26106474                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       861868                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146539131                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          233                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        226334                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       399107                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    203626608                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    682336537                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    682336537                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    173761626                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        29864979                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38340                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        21398                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2315369                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13995659                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7620755                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       200048                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1693115                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         146307941                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38418                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        138201902                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       194338                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     18393602                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     42632352                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         4288                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    242623995                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.569613                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.260389                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    184397978     76.00%     76.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23414988      9.65%     85.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12578544      5.18%     90.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8714439      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7616966      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3905666      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       932665      0.38%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       607667      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       455082      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    242623995                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          35990     11.98%     11.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        130272     43.38%     55.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       134044     44.64%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    115677694     83.70%     83.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2162597      1.56%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16921      0.01%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12778394      9.25%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7566296      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     138201902                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.515594                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             300306                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002173                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    519522443                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    164741279                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    135910305                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     138502208                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       347307                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2482180                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          842                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         1320                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       171410                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         8462                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked         1279                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3759288                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        3729059                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       150271                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    146346486                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        61644                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13995659                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7620755                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        21373                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        105170                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         1320                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1195834                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1165264                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2361098                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    136169601                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11997611                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2032301                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  127                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19561919                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19050612                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7564308                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.508012                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             135912228                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            135910305                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         80782969                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        211647641                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.507044                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381686                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102037235                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125187366                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     21160438                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34130                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2079879                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    238864707                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.524093                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.342392                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    187724761     78.59%     78.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23717513      9.93%     88.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9938135      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5969697      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4135025      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2667404      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1387988      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1114028      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2210156      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    238864707                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102037235                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125187366                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18962823                       # Number of memory references committed
system.switch_cpus3.commit.loads             11513478                       # Number of loads committed
system.switch_cpus3.commit.membars              17028                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17916439                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        112861492                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2546981                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2210156                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           383001666                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          296454980                       # The number of ROB writes
system.switch_cpus3.timesIdled                3089210                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               25420256                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102037235                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125187366                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102037235                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.626926                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.626926                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.380673                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.380673                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       614219814                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      188629126                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      136815551                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34098                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  55                       # Number of system calls
system.switch_cpus4.numCycles               268044251                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        21724707                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     17777397                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      2128885                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      9139933                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         8564495                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2247569                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        97292                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    209502765                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             121428129                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           21724707                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     10812064                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             25366816                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5787291                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       5828840                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         12816615                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      2129832                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    244329216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.610397                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.951087                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       218962400     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1189427      0.49%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1884269      0.77%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         2547172      1.04%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         2618320      1.07%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         2214472      0.91%     93.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         1235543      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1841415      0.75%     95.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        11836198      4.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    244329216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081049                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.453015                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       207353833                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      7996091                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         25320212                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        28659                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3630418                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3573903                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          378                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     149022815                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1972                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3630418                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       207923313                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        1541061                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      5141710                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         24786165                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles      1306546                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     148965047                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          176                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        191726                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       562062                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    207891180                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    692970221                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    692970221                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    180509599                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        27381581                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        37389                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        19645                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          3885706                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     13956711                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7559280                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        88632                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1804556                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         148782766                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        37524                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        141422143                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        19357                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     16238634                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     38709900                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         1740                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    244329216                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.578818                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.269912                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    184444346     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     24654778     10.09%     85.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     12488182      5.11%     90.69% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      9388887      3.84%     94.53% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7377179      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2980621      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1884118      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       981029      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       130076      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    244329216                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          26264     11.16%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         86096     36.59%     47.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       122910     52.24%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    118945752     84.11%     84.11% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      2106155      1.49%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        17742      0.01%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     12817365      9.06%     94.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      7535129      5.33%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     141422143                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.527607                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             235270                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001664                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    527428129                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    165059500                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    139292712                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     141657413                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       286901                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2230315                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          116                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          579                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        99348                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3630418                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        1226436                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       127924                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    148820437                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        54494                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     13956711                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7559280                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        19647                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        107929                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          579                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1243742                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1190366                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2434108                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    139462432                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     12062088                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1959711                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  147                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            19596935                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        19825543                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           7534847                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.520296                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             139292946                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            139292712                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         79960272                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        215442685                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.519663                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371144                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    105225259                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    129478429                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     19342028                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        35784                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2155731                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    240698798                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.537927                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.386155                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    187568567     77.93%     77.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     26334686     10.94%     88.87% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9952258      4.13%     93.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      4739647      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4005937      1.66%     96.64% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2294245      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1998639      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       905073      0.38%     98.80% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2899746      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    240698798                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    105225259                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     129478429                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              19186328                       # Number of memory references committed
system.switch_cpus4.commit.loads             11726396                       # Number of loads committed
system.switch_cpus4.commit.membars              17852                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          18670985                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        116658524                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2666251                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2899746                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           386618794                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          301271393                       # The number of ROB writes
system.switch_cpus4.timesIdled                3176739                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               23715035                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          105225259                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            129478429                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    105225259                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.547338                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.547338                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.392567                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.392567                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       627709027                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      194046788                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      138145282                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         35754                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus5.numCycles               268044251                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        19716751                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     17605188                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1571754                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups     13189171                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits        12871524                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1184276                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        47698                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    208343764                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             111962591                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           19716751                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     14055800                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             24968688                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5145610                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       4863729                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines         12605960                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1542772                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    241741232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.518959                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.758831                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       216772544     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         3804299      1.57%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1923101      0.80%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3767820      1.56%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1208743      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         3489001      1.44%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          550087      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          885834      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         9339803      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    241741232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.073558                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.417702                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       206313969                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      6941606                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         24919084                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        20012                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3546557                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      1861959                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred        18469                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     125254515                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts        34883                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3546557                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       206545450                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        4365422                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1854201                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         24696303                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       733295                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     125077668                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          170                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         96695                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       562887                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    163950477                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    566881564                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    566881564                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    133048920                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        30901527                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        16808                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         8506                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1682821                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     22550173                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      3666126                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        23677                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       832936                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         124431362                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        16868                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        116546410                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        76091                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     22366186                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     45840689                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          124                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    241741232                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.482112                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.095031                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    190648289     78.86%     78.86% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     16063909      6.65%     85.51% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     17132964      7.09%     92.60% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      9914317      4.10%     96.70% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      5114950      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      1281043      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1521055      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        35363      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        29342      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    241741232                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         195666     57.39%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         79378     23.28%     80.67% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        65893     19.33%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     91399843     78.42%     78.42% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       914601      0.78%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         8303      0.01%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     20588910     17.67%     96.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      3634753      3.12%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     116546410                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.434803                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             340937                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002925                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    475251078                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    146814723                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    113593844                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     116887347                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        92884                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      4577610                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          115                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          315                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        84222                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3546557                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        3513082                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        89651                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    124448319                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        16020                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     22550173                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      3666126                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         8504                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         41466                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents         1937                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          315                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1062070                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       604140                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1666210                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    115069867                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     20293934                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1476541                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   89                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            23928459                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        17493984                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           3634525                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.429294                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             113619813                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            113593844                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         68743652                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        149759581                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.423788                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.459027                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     90525640                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    101923961                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     22528844                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        16744                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1561867                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    238194675                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.427902                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.297736                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    200245130     84.07%     84.07% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     14911720      6.26%     90.33% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9578254      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      3015110      1.27%     95.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      5003834      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       975021      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       619328      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       566230      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      3280048      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    238194675                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     90525640                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     101923961                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              21554458                       # Number of memory references committed
system.switch_cpus5.commit.loads             17972554                       # Number of loads committed
system.switch_cpus5.commit.membars               8354                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          15637596                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         89074807                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      1275046                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      3280048                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           359367094                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          252455018                       # The number of ROB writes
system.switch_cpus5.timesIdled                4644268                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               26303019                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           90525640                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            101923961                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     90525640                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.960976                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.960976                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.337726                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.337726                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       534859641                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      148026499                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      133018508                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         16728                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus6.numCycles               268044251                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        19671308                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     17566007                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1569101                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups     13185163                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits        12848248                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1181847                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        47618                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    207942240                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             111714640                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           19671308                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     14030095                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             24914646                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5136426                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       4931731                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines         12581980                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1540177                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    241347168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.518646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.758288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       216432522     89.68%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         3796493      1.57%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1918685      0.79%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3759623      1.56%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1206893      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         3482012      1.44%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          549525      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          885164      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         9316251      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    241347168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.073388                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.416777                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       205916507                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      7005537                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         24865047                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        19971                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3540102                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      1856783                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred        18427                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     124974139                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        34842                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3540102                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       206147817                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        4409343                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      1875552                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         24642214                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       732136                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     124796950                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          151                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         97249                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       561220                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    163570767                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    565609381                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    565609381                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    132740364                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        30830390                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        16762                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         8482                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1679157                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     22507834                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      3655764                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        23854                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       829350                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         124153310                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        16821                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        116286500                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        75272                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     22321970                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     45755337                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          122                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    241347168                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.481823                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.094680                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    190361571     78.87%     78.87% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     16034347      6.64%     85.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     17096916      7.08%     92.60% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      9892784      4.10%     96.70% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      5102292      2.11%     98.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      1278778      0.53%     99.35% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      1515762      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        35405      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        29313      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    241347168                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         194870     57.37%     57.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         79111     23.29%     80.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        65684     19.34%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     91191081     78.42%     78.42% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       911866      0.78%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         8281      0.01%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     20550477     17.67%     96.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      3624795      3.12%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     116286500                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.433833                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             339665                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002921                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    474335105                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    146492409                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    113337908                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     116626165                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        91618                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      4572122                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          117                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          313                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        83412                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3540102                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        3557737                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        89836                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    124170213                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        15847                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     22507834                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      3655764                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         8480                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         41605                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents         1934                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          313                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1061707                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       601152                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      1662859                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    114812641                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     20254092                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1473859                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   82                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            23878665                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        17453332                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           3624573                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.428335                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             113363520                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            113337908                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         68589293                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        149411656                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.422833                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.459063                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     90322513                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    101690735                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     22483995                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        16699                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1559235                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    237807066                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.427619                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.297327                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    199943163     84.08%     84.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     14878254      6.26%     90.33% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9557696      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      3006935      1.26%     95.62% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4992653      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       973777      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       617335      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       565247      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      3272006      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    237807066                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     90322513                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     101690735                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              21508064                       # Number of memory references committed
system.switch_cpus6.commit.loads             17935712                       # Number of loads committed
system.switch_cpus6.commit.membars               8332                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          15602339                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         88869380                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      1271627                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      3272006                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           358709452                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          251892390                       # The number of ROB writes
system.switch_cpus6.timesIdled                4635837                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               26697083                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           90322513                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            101690735                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     90322513                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.967635                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.967635                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.336969                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.336969                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       533672866                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      147685425                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      132725659                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         16682                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus7.numCycles               268044251                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        24046528                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     20021760                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2182630                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      9139902                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         8793441                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2587073                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect       101203                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    209212632                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             131925737                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           24046528                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     11380514                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             27497939                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        6073666                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles      10188601                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         12988945                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2085949                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    250770406                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.646505                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.018414                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       223272467     89.03%     89.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1686263      0.67%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         2121854      0.85%     90.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         3384131      1.35%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1425906      0.57%     92.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1824575      0.73%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         2126642      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          973020      0.39%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        13955548      5.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    250770406                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.089711                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.492179                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       207978623                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles     11541480                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         27366662                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        12968                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3870672                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3659555                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          562                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     161248694                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2694                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3870672                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       208190315                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         671806                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles     10279792                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         27168008                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       589805                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     160250116                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          146                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         84763                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       411785                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    223820628                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    745213423                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    745213423                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    187383841                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        36436787                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        38849                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        20265                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          2072537                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     14997312                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7847900                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        88192                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1776291                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         156461286                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        38989                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        150139831                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       149966                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     18908320                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     38460432                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1505                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    250770406                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.598714                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.320562                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    187151777     74.63%     74.63% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     29016015     11.57%     86.20% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11864906      4.73%     90.93% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      6646628      2.65%     93.58% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      9009522      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2771798      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      2726903      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7      1467232      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       115625      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    250770406                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu        1034633     79.05%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        140267     10.72%     89.77% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       133904     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    126486202     84.25%     84.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2052570      1.37%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        18584      0.01%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     13758473      9.16%     94.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      7824002      5.21%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     150139831                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.560131                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt            1308804                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008717                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    552508838                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    175409321                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    146239511                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     151448635                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       111096                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2818278                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          729                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       108644                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3870672                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         510981                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        64696                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    156500281                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts       122464                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     14997312                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7847900                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        20264                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         56436                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           71                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          729                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1293600                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1226014                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2519614                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    147531133                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     13535227                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      2608698                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            21358496                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        20865211                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           7823269                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.550398                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             146239980                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            146239511                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         87620808                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        235365955                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.545580                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372275                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    109015820                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    134333008                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     22167971                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        37484                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2201359                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    246899734                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.544079                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.364138                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    190043615     76.97%     76.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     28814624     11.67%     88.64% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2     10459154      4.24%     92.88% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      5215590      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      4767640      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2001851      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1980457      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       943675      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2673128      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    246899734                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    109015820                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     134333008                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              19918290                       # Number of memory references committed
system.switch_cpus7.commit.loads             12179034                       # Number of loads committed
system.switch_cpus7.commit.membars              18700                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          19471279                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        120943482                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2773991                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2673128                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           400726831                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          316872645                       # The number of ROB writes
system.switch_cpus7.timesIdled                3169756                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               17273845                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          109015820                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            134333008                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    109015820                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.458765                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.458765                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.406708                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.406708                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       663833202                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      204343624                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      149145713                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         37452                       # number of misc regfile writes
system.l20.replacements                         24249                       # number of replacements
system.l20.tagsinuse                      4095.563315                       # Cycle average of tags in use
system.l20.total_refs                          384146                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28345                       # Sample count of references to valid blocks.
system.l20.avg_refs                         13.552514                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           37.287664                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.910749                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2653.765976                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1394.598926                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.009103                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002420                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.647892                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.340478                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999893                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        48670                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  48671                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           14768                       # number of Writeback hits
system.l20.Writeback_hits::total                14768                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data          137                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                  137                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        48807                       # number of demand (read+write) hits
system.l20.demand_hits::total                   48808                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        48807                       # number of overall hits
system.l20.overall_hits::total                  48808                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           38                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        24208                       # number of ReadReq misses
system.l20.ReadReq_misses::total                24246                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           38                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        24209                       # number of demand (read+write) misses
system.l20.demand_misses::total                 24247                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           38                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        24209                       # number of overall misses
system.l20.overall_misses::total                24247                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     31570991                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  12615456510                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    12647027501                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data       314721                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total       314721                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     31570991                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  12615771231                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     12647342222                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     31570991                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  12615771231                       # number of overall miss cycles
system.l20.overall_miss_latency::total    12647342222                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           39                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72878                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72917                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        14768                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            14768                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data          138                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total              138                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           39                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73016                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73055                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           39                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73016                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73055                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.332172                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.332515                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.007246                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.007246                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.331557                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.331901                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.331557                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.331901                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 830815.552632                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 521127.582204                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 521612.946507                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data       314721                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total       314721                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 830815.552632                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 521119.056177                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 521604.413824                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 830815.552632                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 521119.056177                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 521604.413824                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4407                       # number of writebacks
system.l20.writebacks::total                     4407                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        24208                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           24246                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            1                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        24209                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            24247                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        24209                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           24247                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     28840238                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data  10876577910                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total  10905418148                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       242318                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       242318                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     28840238                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data  10876820228                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  10905660466                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     28840238                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data  10876820228                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  10905660466                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.332172                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.332515                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.007246                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.007246                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.331557                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.331901                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.331557                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.331901                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 758953.631579                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 449296.840301                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 449782.155737                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data       242318                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total       242318                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 758953.631579                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 449288.290636                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 449773.599456                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 758953.631579                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 449288.290636                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 449773.599456                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8891                       # number of replacements
system.l21.tagsinuse                      4095.372715                       # Cycle average of tags in use
system.l21.total_refs                          304776                       # Total number of references to valid blocks.
system.l21.sampled_refs                         12987                       # Sample count of references to valid blocks.
system.l21.avg_refs                         23.467775                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           78.594628                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.614612                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2520.386935                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1483.776540                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.019188                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003080                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.615329                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.362250                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999847                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        33936                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  33938                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10524                       # number of Writeback hits
system.l21.Writeback_hits::total                10524                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data          160                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                  160                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        34096                       # number of demand (read+write) hits
system.l21.demand_hits::total                   34098                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        34096                       # number of overall hits
system.l21.overall_hits::total                  34098                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8848                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8890                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8848                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8890                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8848                       # number of overall misses
system.l21.overall_misses::total                 8890                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     29312106                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   4177150843                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     4206462949                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     29312106                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   4177150843                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      4206462949                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     29312106                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   4177150843                       # number of overall miss cycles
system.l21.overall_miss_latency::total     4206462949                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        42784                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              42828                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10524                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10524                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data          160                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total              160                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        42944                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               42988                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        42944                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              42988                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.206806                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.207574                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.206036                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.206802                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.206036                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.206802                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 697907.285714                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 472101.135059                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 473167.935771                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 697907.285714                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 472101.135059                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 473167.935771                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 697907.285714                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 472101.135059                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 473167.935771                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4671                       # number of writebacks
system.l21.writebacks::total                     4671                       # number of writebacks
system.l21.ReadReq_mshr_hits::switch_cpus1.data            1                       # number of ReadReq MSHR hits
system.l21.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l21.demand_mshr_hits::switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l21.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l21.overall_mshr_hits::switch_cpus1.data            1                       # number of overall MSHR hits
system.l21.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8847                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8889                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8847                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8889                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8847                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8889                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     26281914                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3540523228                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3566805142                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     26281914                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3540523228                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3566805142                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     26281914                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3540523228                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3566805142                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.206783                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.207551                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.206012                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.206779                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.206012                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.206779                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 625759.857143                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 400194.781056                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 401260.562718                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 625759.857143                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 400194.781056                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 401260.562718                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 625759.857143                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 400194.781056                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 401260.562718                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         28886                       # number of replacements
system.l22.tagsinuse                      4095.911031                       # Cycle average of tags in use
system.l22.total_refs                          391175                       # Total number of references to valid blocks.
system.l22.sampled_refs                         32982                       # Sample count of references to valid blocks.
system.l22.avg_refs                         11.860257                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           10.240127                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     4.380418                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3344.578951                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           736.711536                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002500                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001069                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.816548                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.179861                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        53152                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  53153                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           21659                       # number of Writeback hits
system.l22.Writeback_hits::total                21659                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           78                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   78                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        53230                       # number of demand (read+write) hits
system.l22.demand_hits::total                   53231                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        53230                       # number of overall hits
system.l22.overall_hits::total                  53231                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           38                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        28848                       # number of ReadReq misses
system.l22.ReadReq_misses::total                28886                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           38                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        28848                       # number of demand (read+write) misses
system.l22.demand_misses::total                 28886                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           38                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        28848                       # number of overall misses
system.l22.overall_misses::total                28886                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     31533688                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data  14883146782                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total    14914680470                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     31533688                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data  14883146782                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total     14914680470                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     31533688                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data  14883146782                       # number of overall miss cycles
system.l22.overall_miss_latency::total    14914680470                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           39                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        82000                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              82039                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        21659                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            21659                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           78                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               78                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           39                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        82078                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               82117                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           39                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        82078                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              82117                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.351805                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.352101                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.351471                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.351766                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.351471                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.351766                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 829833.894737                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 515916.069814                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 516329.033788                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 829833.894737                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 515916.069814                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 516329.033788                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 829833.894737                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 515916.069814                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 516329.033788                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                5264                       # number of writebacks
system.l22.writebacks::total                     5264                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           38                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        28848                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           28886                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           38                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        28848                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            28886                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           38                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        28848                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           28886                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     28804392                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data  12811294893                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total  12840099285                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     28804392                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data  12811294893                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total  12840099285                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     28804392                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data  12811294893                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total  12840099285                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.351805                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.352101                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.351471                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.351766                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.351471                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.351766                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 758010.315789                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 444096.467450                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 444509.426193                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 758010.315789                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 444096.467450                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 444509.426193                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 758010.315789                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 444096.467450                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 444509.426193                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         14262                       # number of replacements
system.l23.tagsinuse                      4095.461855                       # Cycle average of tags in use
system.l23.total_refs                          406532                       # Total number of references to valid blocks.
system.l23.sampled_refs                         18355                       # Sample count of references to valid blocks.
system.l23.avg_refs                         22.148297                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           84.328607                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     8.021742                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2797.386556                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1205.724950                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.020588                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001958                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.682956                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.294366                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999869                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        42744                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  42745                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           24222                       # number of Writeback hits
system.l23.Writeback_hits::total                24222                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data          159                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                  159                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        42903                       # number of demand (read+write) hits
system.l23.demand_hits::total                   42904                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        42903                       # number of overall hits
system.l23.overall_hits::total                  42904                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           38                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        14212                       # number of ReadReq misses
system.l23.ReadReq_misses::total                14250                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            8                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  8                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           38                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        14220                       # number of demand (read+write) misses
system.l23.demand_misses::total                 14258                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           38                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        14220                       # number of overall misses
system.l23.overall_misses::total                14258                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     38035705                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   7147902559                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     7185938264                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      3652622                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      3652622                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     38035705                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   7151555181                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      7189590886                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     38035705                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   7151555181                       # number of overall miss cycles
system.l23.overall_miss_latency::total     7189590886                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           39                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        56956                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              56995                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        24222                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            24222                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data          167                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total              167                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           39                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        57123                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               57162                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           39                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        57123                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              57162                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.249526                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.250022                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.047904                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.047904                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.248937                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.249431                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.248937                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.249431                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 1000939.605263                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 502948.392837                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 504276.369404                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 456577.750000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 456577.750000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 1000939.605263                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 502922.305274                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 504249.606256                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 1000939.605263                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 502922.305274                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 504249.606256                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                8634                       # number of writebacks
system.l23.writebacks::total                     8634                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        14212                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           14250                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            8                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             8                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        14220                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            14258                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        14220                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           14258                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     35304330                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   6126666375                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   6161970705                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      3077224                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      3077224                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     35304330                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   6129743599                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   6165047929                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     35304330                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   6129743599                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   6165047929                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.249526                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.250022                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.047904                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.047904                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.248937                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.249431                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.248937                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.249431                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 929061.315789                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 431091.076203                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 432418.996842                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       384653                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       384653                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 929061.315789                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 431064.950703                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 432392.195890                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 929061.315789                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 431064.950703                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 432392.195890                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          8885                       # number of replacements
system.l24.tagsinuse                      4095.383209                       # Cycle average of tags in use
system.l24.total_refs                          304799                       # Total number of references to valid blocks.
system.l24.sampled_refs                         12981                       # Sample count of references to valid blocks.
system.l24.avg_refs                         23.480394                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           78.618936                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    11.436325                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2519.422132                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1485.905816                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.019194                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.002792                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.615093                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.362770                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999849                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        33956                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  33958                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks           10526                       # number of Writeback hits
system.l24.Writeback_hits::total                10526                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data          159                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                  159                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        34115                       # number of demand (read+write) hits
system.l24.demand_hits::total                   34117                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        34115                       # number of overall hits
system.l24.overall_hits::total                  34117                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           39                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         8846                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 8885                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           39                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         8846                       # number of demand (read+write) misses
system.l24.demand_misses::total                  8885                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           39                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         8846                       # number of overall misses
system.l24.overall_misses::total                 8885                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     28761394                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   4116086869                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     4144848263                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     28761394                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   4116086869                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      4144848263                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     28761394                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   4116086869                       # number of overall miss cycles
system.l24.overall_miss_latency::total     4144848263                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           41                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        42802                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              42843                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks        10526                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total            10526                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data          159                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total              159                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           41                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        42961                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               43002                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           41                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        42961                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              43002                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.951220                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.206673                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.207385                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.951220                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.205908                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.206618                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.951220                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.205908                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.206618                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 737471.641026                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 465304.868754                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 466499.523129                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 737471.641026                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 465304.868754                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 466499.523129                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 737471.641026                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 465304.868754                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 466499.523129                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                4671                       # number of writebacks
system.l24.writebacks::total                     4671                       # number of writebacks
system.l24.ReadReq_mshr_hits::switch_cpus4.data            1                       # number of ReadReq MSHR hits
system.l24.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l24.demand_mshr_hits::switch_cpus4.data            1                       # number of demand (read+write) MSHR hits
system.l24.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l24.overall_mshr_hits::switch_cpus4.data            1                       # number of overall MSHR hits
system.l24.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         8845                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            8884                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         8845                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             8884                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         8845                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            8884                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     25959783                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   3480193812                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   3506153595                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     25959783                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   3480193812                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   3506153595                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     25959783                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   3480193812                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   3506153595                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.206649                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.207362                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.951220                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.205884                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.206595                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.951220                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.205884                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.206595                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 665635.461538                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 393464.534992                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 394659.342076                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 665635.461538                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 393464.534992                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 394659.342076                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 665635.461538                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 393464.534992                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 394659.342076                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                         15316                       # number of replacements
system.l25.tagsinuse                      4095.798451                       # Cycle average of tags in use
system.l25.total_refs                          222385                       # Total number of references to valid blocks.
system.l25.sampled_refs                         19412                       # Sample count of references to valid blocks.
system.l25.avg_refs                         11.456058                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           52.242696                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst     7.487164                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2969.385749                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1066.682842                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.012755                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.001828                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.724948                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.260421                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999951                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        41276                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  41277                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            7214                       # number of Writeback hits
system.l25.Writeback_hits::total                 7214                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           76                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   76                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        41352                       # number of demand (read+write) hits
system.l25.demand_hits::total                   41353                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        41352                       # number of overall hits
system.l25.overall_hits::total                  41353                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           34                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data        15282                       # number of ReadReq misses
system.l25.ReadReq_misses::total                15316                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           34                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data        15282                       # number of demand (read+write) misses
system.l25.demand_misses::total                 15316                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           34                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data        15282                       # number of overall misses
system.l25.overall_misses::total                15316                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     29743033                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   6648195744                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     6677938777                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     29743033                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   6648195744                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      6677938777                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     29743033                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   6648195744                       # number of overall miss cycles
system.l25.overall_miss_latency::total     6677938777                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           35                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        56558                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              56593                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         7214                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             7214                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           76                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               76                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           35                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        56634                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               56669                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           35                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        56634                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              56669                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.270201                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.270634                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.269838                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.270271                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.269838                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.270271                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 874795.088235                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 435034.402827                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 436010.627905                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 874795.088235                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 435034.402827                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 436010.627905                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 874795.088235                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 435034.402827                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 436010.627905                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                2298                       # number of writebacks
system.l25.writebacks::total                     2298                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           34                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data        15282                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total           15316                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           34                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data        15282                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total            15316                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           34                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data        15282                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total           15316                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     27300930                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   5550470451                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   5577771381                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     27300930                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   5550470451                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   5577771381                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     27300930                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   5550470451                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   5577771381                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.270201                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.270634                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.269838                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.270271                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.269838                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.270271                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 802968.529412                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 363203.144287                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 364179.379799                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 802968.529412                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 363203.144287                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 364179.379799                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 802968.529412                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 363203.144287                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 364179.379799                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                         15277                       # number of replacements
system.l26.tagsinuse                      4095.795212                       # Cycle average of tags in use
system.l26.total_refs                          222256                       # Total number of references to valid blocks.
system.l26.sampled_refs                         19373                       # Sample count of references to valid blocks.
system.l26.avg_refs                         11.472462                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           52.242881                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst     7.279579                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2968.303340                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1067.969412                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.012755                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.001777                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.724683                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.260735                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999950                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        41165                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  41166                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            7196                       # number of Writeback hits
system.l26.Writeback_hits::total                 7196                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           77                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   77                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        41242                       # number of demand (read+write) hits
system.l26.demand_hits::total                   41243                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        41242                       # number of overall hits
system.l26.overall_hits::total                  41243                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           34                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data        15243                       # number of ReadReq misses
system.l26.ReadReq_misses::total                15277                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           34                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data        15243                       # number of demand (read+write) misses
system.l26.demand_misses::total                 15277                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           34                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data        15243                       # number of overall misses
system.l26.overall_misses::total                15277                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     35275848                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   6858365617                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     6893641465                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     35275848                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   6858365617                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      6893641465                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     35275848                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   6858365617                       # number of overall miss cycles
system.l26.overall_miss_latency::total     6893641465                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           35                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        56408                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              56443                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         7196                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             7196                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           77                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               77                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           35                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        56485                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               56520                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           35                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        56485                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              56520                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.270228                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.270662                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.269859                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.270294                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.269859                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.270294                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 1037524.941176                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 449935.420652                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 451243.140996                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 1037524.941176                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 449935.420652                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 451243.140996                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 1037524.941176                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 449935.420652                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 451243.140996                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                2295                       # number of writebacks
system.l26.writebacks::total                     2295                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           34                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data        15243                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total           15277                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           34                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data        15243                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total            15277                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           34                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data        15243                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total           15277                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     32833113                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   5763039346                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   5795872459                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     32833113                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   5763039346                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   5795872459                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     32833113                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   5763039346                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   5795872459                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.270228                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.270662                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.269859                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.270294                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.269859                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.270294                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 965679.794118                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 378077.763301                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 379385.511488                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 965679.794118                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 378077.763301                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 379385.511488                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 965679.794118                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 378077.763301                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 379385.511488                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          6657                       # number of replacements
system.l27.tagsinuse                      4095.193336                       # Cycle average of tags in use
system.l27.total_refs                          289933                       # Total number of references to valid blocks.
system.l27.sampled_refs                         10753                       # Sample count of references to valid blocks.
system.l27.avg_refs                         26.962987                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          121.079849                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    17.573078                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2287.225777                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1669.314631                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.029561                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.004290                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.558405                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.407548                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999803                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        31667                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  31669                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks           10060                       # number of Writeback hits
system.l27.Writeback_hits::total                10060                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data          221                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                  221                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        31888                       # number of demand (read+write) hits
system.l27.demand_hits::total                   31890                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        31888                       # number of overall hits
system.l27.overall_hits::total                  31890                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           39                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         6618                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 6657                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           39                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         6618                       # number of demand (read+write) misses
system.l27.demand_misses::total                  6657                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           39                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         6618                       # number of overall misses
system.l27.overall_misses::total                 6657                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     47450573                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   2956140717                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     3003591290                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     47450573                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   2956140717                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      3003591290                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     47450573                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   2956140717                       # number of overall miss cycles
system.l27.overall_miss_latency::total     3003591290                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           41                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        38285                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              38326                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks        10060                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total            10060                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data          221                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total              221                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           41                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        38506                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               38547                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           41                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        38506                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              38547                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.951220                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.172861                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.173694                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.951220                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.171869                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.172698                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.951220                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.171869                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.172698                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1216681.358974                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 446681.885313                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 451192.923239                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1216681.358974                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 446681.885313                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 451192.923239                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1216681.358974                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 446681.885313                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 451192.923239                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                3880                       # number of writebacks
system.l27.writebacks::total                     3880                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         6618                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            6657                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         6618                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             6657                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         6618                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            6657                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     44650373                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   2480828864                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   2525479237                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     44650373                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   2480828864                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   2525479237                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     44650373                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   2480828864                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   2525479237                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.172861                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.173694                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.951220                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.171869                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.172698                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.951220                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.171869                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.172698                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1144881.358974                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 374860.813539                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 379371.974914                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1144881.358974                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 374860.813539                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 379371.974914                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1144881.358974                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 374860.813539                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 379371.974914                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               527.125901                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012379749                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1913761.340265                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    37.125901                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          490                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.059497                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.785256                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.844753                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12371700                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12371700                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12371700                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12371700                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12371700                       # number of overall hits
system.cpu0.icache.overall_hits::total       12371700                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           55                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           55                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           55                       # number of overall misses
system.cpu0.icache.overall_misses::total           55                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     39722546                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     39722546                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     39722546                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     39722546                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     39722546                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     39722546                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12371755                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12371755                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12371755                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12371755                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12371755                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12371755                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 722228.109091                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 722228.109091                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 722228.109091                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 722228.109091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 722228.109091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 722228.109091                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           16                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     32016122                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     32016122                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     32016122                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     32016122                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     32016122                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     32016122                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 820926.205128                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 820926.205128                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 820926.205128                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 820926.205128                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 820926.205128                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 820926.205128                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73016                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180700391                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73272                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2466.158846                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.194765                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.805235                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.914823                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.085177                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8577862                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8577862                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7108664                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7108664                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        19776                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        19776                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16587                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16587                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15686526                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15686526                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15686526                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15686526                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       186690                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       186690                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          837                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          837                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       187527                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        187527                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       187527                       # number of overall misses
system.cpu0.dcache.overall_misses::total       187527                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  42828606033                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  42828606033                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     72751826                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     72751826                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  42901357859                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  42901357859                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  42901357859                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  42901357859                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8764552                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8764552                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7109501                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7109501                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        19776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        19776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16587                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16587                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15874053                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15874053                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15874053                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15874053                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021301                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021301                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000118                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000118                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011813                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011813                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011813                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011813                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 229410.284605                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 229410.284605                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 86919.744325                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 86919.744325                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 228774.298416                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 228774.298416                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 228774.298416                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 228774.298416                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        14768                       # number of writebacks
system.cpu0.dcache.writebacks::total            14768                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       113812                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       113812                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          699                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          699                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       114511                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       114511                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       114511                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       114511                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72878                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72878                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          138                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          138                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73016                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73016                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73016                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73016                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  16014147376                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  16014147376                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      9211953                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9211953                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  16023359329                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  16023359329                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  16023359329                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  16023359329                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008315                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008315                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004600                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004600                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004600                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004600                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 219739.117100                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 219739.117100                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 66753.282609                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 66753.282609                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 219449.974375                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 219449.974375                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 219449.974375                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 219449.974375                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               517.686867                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1007073298                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1940410.978805                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    42.686867                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.068408                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.829626                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12810196                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12810196                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12810196                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12810196                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12810196                       # number of overall hits
system.cpu1.icache.overall_hits::total       12810196                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           59                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           59                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           59                       # number of overall misses
system.cpu1.icache.overall_misses::total           59                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     37365691                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     37365691                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     37365691                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     37365691                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     37365691                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     37365691                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12810255                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12810255                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12810255                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12810255                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12810255                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12810255                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 633316.796610                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 633316.796610                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 633316.796610                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 633316.796610                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 633316.796610                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 633316.796610                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     29827683                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     29827683                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     29827683                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     29827683                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     29827683                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     29827683                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 677901.886364                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 677901.886364                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 677901.886364                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 677901.886364                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 677901.886364                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 677901.886364                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 42944                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166497988                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 43200                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3854.120093                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.570948                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.429052                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912387                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087613                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8815604                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8815604                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7422158                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7422158                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        19472                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19472                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17871                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17871                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16237762                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16237762                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16237762                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16237762                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       137479                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       137479                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          945                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          945                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       138424                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        138424                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       138424                       # number of overall misses
system.cpu1.dcache.overall_misses::total       138424                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  25896577949                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  25896577949                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     79756064                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     79756064                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  25976334013                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  25976334013                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  25976334013                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  25976334013                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8953083                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8953083                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7423103                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7423103                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17871                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17871                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16376186                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16376186                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16376186                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16376186                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015355                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015355                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000127                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000127                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008453                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008453                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008453                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008453                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 188367.517577                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 188367.517577                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 84397.951323                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 84397.951323                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 187657.732857                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 187657.732857                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 187657.732857                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 187657.732857                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10524                       # number of writebacks
system.cpu1.dcache.writebacks::total            10524                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        94695                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        94695                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          785                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          785                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        95480                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        95480                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        95480                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        95480                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        42784                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        42784                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          160                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          160                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        42944                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        42944                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        42944                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        42944                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6462240530                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6462240530                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     10329415                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     10329415                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6472569945                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6472569945                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6472569945                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6472569945                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004779                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004779                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002622                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002622                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002622                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002622                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 151043.393091                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 151043.393091                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 64558.843750                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 64558.843750                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 150721.170478                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 150721.170478                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 150721.170478                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 150721.170478                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     2                       # number of replacements
system.cpu2.icache.tagsinuse               578.517474                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1037069408                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   582                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1781906.199313                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    37.475582                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   541.041892                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.060057                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.867054                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.927111                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12128082                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12128082                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12128082                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12128082                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12128082                       # number of overall hits
system.cpu2.icache.overall_hits::total       12128082                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           52                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           52                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           52                       # number of overall misses
system.cpu2.icache.overall_misses::total           52                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     39413521                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     39413521                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     39413521                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     39413521                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     39413521                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     39413521                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12128134                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12128134                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12128134                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12128134                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12128134                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12128134                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 757952.326923                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 757952.326923                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 757952.326923                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 757952.326923                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 757952.326923                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 757952.326923                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     31925273                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     31925273                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     31925273                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     31925273                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     31925273                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     31925273                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 818596.743590                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 818596.743590                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 818596.743590                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 818596.743590                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 818596.743590                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 818596.743590                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 82078                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               448750091                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 82334                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               5450.361831                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   111.908194                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   144.091806                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.437141                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.562859                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     31787049                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       31787049                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     17407988                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      17407988                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         8513                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         8513                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         8492                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         8492                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     49195037                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        49195037                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     49195037                       # number of overall hits
system.cpu2.dcache.overall_hits::total       49195037                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       295171                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       295171                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          279                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          279                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       295450                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        295450                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       295450                       # number of overall misses
system.cpu2.dcache.overall_misses::total       295450                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  73019714402                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  73019714402                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     29787918                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     29787918                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  73049502320                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  73049502320                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  73049502320                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  73049502320                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     32082220                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     32082220                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     17408267                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     17408267                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         8513                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         8513                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         8492                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         8492                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     49490487                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     49490487                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     49490487                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     49490487                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009200                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009200                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000016                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005970                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005970                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005970                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005970                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 247381.058444                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 247381.058444                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 106766.731183                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 106766.731183                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 247248.273210                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 247248.273210                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 247248.273210                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 247248.273210                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        21659                       # number of writebacks
system.cpu2.dcache.writebacks::total            21659                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       213171                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       213171                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          201                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          201                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       213372                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       213372                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       213372                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       213372                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        82000                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        82000                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           78                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           78                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        82078                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        82078                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        82078                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        82078                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  18762413145                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  18762413145                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      5349073                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      5349073                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  18767762218                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  18767762218                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  18767762218                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  18767762218                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002556                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002556                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001658                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001658                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001658                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001658                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 228809.916402                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 228809.916402                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 68577.858974                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 68577.858974                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 228657.645386                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 228657.645386                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 228657.645386                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 228657.645386                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               520.123804                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1007981250                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1934704.894434                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.123804                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.061096                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.833532                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12418804                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12418804                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12418804                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12418804                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12418804                       # number of overall hits
system.cpu3.icache.overall_hits::total       12418804                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           50                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           50                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           50                       # number of overall misses
system.cpu3.icache.overall_misses::total           50                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     52126119                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     52126119                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     52126119                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     52126119                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     52126119                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     52126119                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12418854                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12418854                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12418854                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12418854                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12418854                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12418854                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 1042522.380000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 1042522.380000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 1042522.380000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 1042522.380000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 1042522.380000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 1042522.380000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     38448294                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     38448294                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     38448294                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     38448294                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     38448294                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     38448294                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 985853.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 985853.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 985853.692308                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 985853.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 985853.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 985853.692308                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 57123                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172296297                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 57379                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3002.776225                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.896082                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.103918                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.913657                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.086343                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8759314                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8759314                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7407106                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7407106                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17994                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17994                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17049                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17049                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16166420                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16166420                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16166420                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16166420                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       194942                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       194942                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         5731                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         5731                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       200673                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        200673                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       200673                       # number of overall misses
system.cpu3.dcache.overall_misses::total       200673                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  45606133924                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  45606133924                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   2230535795                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   2230535795                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  47836669719                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  47836669719                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  47836669719                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  47836669719                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8954256                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8954256                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7412837                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7412837                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17994                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17994                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17049                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17049                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16367093                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16367093                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16367093                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16367093                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021771                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021771                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000773                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000773                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012261                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012261                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012261                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012261                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 233947.194160                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 233947.194160                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 389205.338510                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 389205.338510                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 238381.195871                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 238381.195871                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 238381.195871                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 238381.195871                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets     14630853                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             88                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 166259.693182                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        24222                       # number of writebacks
system.cpu3.dcache.writebacks::total            24222                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       137986                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       137986                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         5564                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         5564                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       143550                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       143550                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       143550                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       143550                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        56956                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        56956                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          167                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          167                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        57123                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        57123                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        57123                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        57123                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data  10072937269                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  10072937269                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     14049821                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     14049821                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data  10086987090                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  10086987090                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  10086987090                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  10086987090                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006361                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006361                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003490                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003490                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003490                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003490                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 176854.717133                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 176854.717133                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 84130.664671                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 84130.664671                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 176583.636889                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 176583.636889                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 176583.636889                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 176583.636889                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               514.966985                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1007079665                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1951704.777132                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    39.966985                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.064050                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.825268                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12816563                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12816563                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12816563                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12816563                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12816563                       # number of overall hits
system.cpu4.icache.overall_hits::total       12816563                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           52                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           52                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           52                       # number of overall misses
system.cpu4.icache.overall_misses::total           52                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     32803483                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     32803483                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     32803483                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     32803483                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     32803483                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     32803483                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12816615                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12816615                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12816615                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12816615                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12816615                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12816615                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 630836.211538                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 630836.211538                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 630836.211538                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 630836.211538                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 630836.211538                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 630836.211538                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           11                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           11                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           41                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           41                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           41                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     29284340                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     29284340                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     29284340                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     29284340                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     29284340                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     29284340                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 714252.195122                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 714252.195122                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 714252.195122                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 714252.195122                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 714252.195122                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 714252.195122                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 42961                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               166505316                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 43217                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               3852.773584                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.571364                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.428636                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.912388                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.087612                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      8820389                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        8820389                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      7424657                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       7424657                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        19510                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        19510                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        17877                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        17877                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     16245046                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        16245046                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     16245046                       # number of overall hits
system.cpu4.dcache.overall_hits::total       16245046                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       137538                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       137538                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          939                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          939                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       138477                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        138477                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       138477                       # number of overall misses
system.cpu4.dcache.overall_misses::total       138477                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  25812394623                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  25812394623                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     78912884                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     78912884                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  25891307507                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  25891307507                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  25891307507                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  25891307507                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      8957927                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      8957927                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      7425596                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      7425596                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        19510                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        19510                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        17877                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        17877                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     16383523                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     16383523                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     16383523                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     16383523                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015354                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015354                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000126                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000126                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008452                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008452                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008452                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008452                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 187674.639903                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 187674.639903                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 84039.280085                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 84039.280085                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 186971.897911                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 186971.897911                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 186971.897911                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 186971.897911                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        10526                       # number of writebacks
system.cpu4.dcache.writebacks::total            10526                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        94736                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        94736                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          780                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          780                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        95516                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        95516                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        95516                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        95516                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        42802                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        42802                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          159                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          159                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        42961                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        42961                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        42961                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        42961                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   6402466712                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   6402466712                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     10251436                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     10251436                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   6412718148                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   6412718148                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   6412718148                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   6412718148                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004778                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004778                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002622                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002622                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002622                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002622                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 149583.353862                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 149583.353862                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 64474.440252                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 64474.440252                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 149268.363120                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 149268.363120                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 149268.363120                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 149268.363120                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     2                       # number of replacements
system.cpu5.icache.tagsinuse               559.177702                       # Cycle average of tags in use
system.cpu5.icache.total_refs               926424457                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1648442.094306                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    34.121781                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   525.055921                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.054682                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.841436                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.896118                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12605910                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12605910                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12605910                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12605910                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12605910                       # number of overall hits
system.cpu5.icache.overall_hits::total       12605910                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           50                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           50                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           50                       # number of overall misses
system.cpu5.icache.overall_misses::total           50                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     41585901                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     41585901                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     41585901                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     41585901                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     41585901                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     41585901                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12605960                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12605960                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12605960                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12605960                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12605960                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12605960                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 831718.020000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 831718.020000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 831718.020000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 831718.020000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 831718.020000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 831718.020000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           15                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           15                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           15                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     30109929                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     30109929                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     30109929                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     30109929                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     30109929                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     30109929                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 860283.685714                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 860283.685714                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 860283.685714                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 860283.685714                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 860283.685714                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 860283.685714                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 56634                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               224217324                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 56890                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               3941.243171                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   201.602454                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    54.397546                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.787510                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.212490                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     18533523                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       18533523                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      3564622                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       3564622                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         8428                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         8428                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         8364                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         8364                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     22098145                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        22098145                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     22098145                       # number of overall hits
system.cpu5.dcache.overall_hits::total       22098145                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       194859                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       194859                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          370                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          370                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       195229                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        195229                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       195229                       # number of overall misses
system.cpu5.dcache.overall_misses::total       195229                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  44777624324                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  44777624324                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     32151594                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     32151594                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  44809775918                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  44809775918                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  44809775918                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  44809775918                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     18728382                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     18728382                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      3564992                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      3564992                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         8428                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         8428                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         8364                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         8364                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     22293374                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     22293374                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     22293374                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     22293374                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010404                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010404                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000104                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000104                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008757                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008757                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008757                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008757                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 229795.002150                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 229795.002150                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 86896.200000                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 86896.200000                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 229524.178877                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 229524.178877                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 229524.178877                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 229524.178877                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         7214                       # number of writebacks
system.cpu5.dcache.writebacks::total             7214                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       138301                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       138301                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          294                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          294                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       138595                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       138595                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       138595                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       138595                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        56558                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        56558                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           76                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           76                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        56634                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        56634                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        56634                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        56634                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   9479557023                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   9479557023                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      4966744                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      4966744                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   9484523767                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   9484523767                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   9484523767                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   9484523767                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003020                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003020                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002540                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002540                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002540                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002540                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 167607.712843                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 167607.712843                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 65351.894737                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 65351.894737                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 167470.490642                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 167470.490642                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 167470.490642                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 167470.490642                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               559.575185                       # Cycle average of tags in use
system.cpu6.icache.total_refs               926400478                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1648399.427046                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    34.519235                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   525.055950                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.055319                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.841436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.896755                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12581931                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12581931                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12581931                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12581931                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12581931                       # number of overall hits
system.cpu6.icache.overall_hits::total       12581931                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           49                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           49                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           49                       # number of overall misses
system.cpu6.icache.overall_misses::total           49                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     48460826                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     48460826                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     48460826                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     48460826                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     48460826                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     48460826                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12581980                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12581980                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12581980                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12581980                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12581980                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12581980                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 988996.448980                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 988996.448980                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 988996.448980                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 988996.448980                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 988996.448980                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 988996.448980                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           14                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           14                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           14                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     35627103                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     35627103                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     35627103                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     35627103                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     35627103                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     35627103                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1017917.228571                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 1017917.228571                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 1017917.228571                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 1017917.228571                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 1017917.228571                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 1017917.228571                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 56485                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               224173486                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 56741                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               3950.820148                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   201.245338                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    54.754662                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.786115                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.213885                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     18499252                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       18499252                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      3555106                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       3555106                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         8400                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         8400                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         8341                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         8341                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     22054358                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        22054358                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     22054358                       # number of overall hits
system.cpu6.dcache.overall_hits::total       22054358                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       194658                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       194658                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          379                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          379                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       195037                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        195037                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       195037                       # number of overall misses
system.cpu6.dcache.overall_misses::total       195037                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  46071202891                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  46071202891                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     32778817                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     32778817                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  46103981708                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  46103981708                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  46103981708                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  46103981708                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     18693910                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     18693910                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      3555485                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      3555485                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         8400                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         8400                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         8341                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         8341                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     22249395                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     22249395                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     22249395                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     22249395                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.010413                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.010413                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000107                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000107                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008766                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008766                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008766                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008766                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 236677.675158                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 236677.675158                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 86487.643799                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 86487.643799                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 236385.822731                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 236385.822731                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 236385.822731                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 236385.822731                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         7196                       # number of writebacks
system.cpu6.dcache.writebacks::total             7196                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       138250                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       138250                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          302                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          302                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       138552                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       138552                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       138552                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       138552                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        56408                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        56408                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           77                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           77                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        56485                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        56485                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        56485                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        56485                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   9681515243                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   9681515243                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      5026727                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      5026727                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   9686541970                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   9686541970                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   9686541970                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   9686541970                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003017                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003017                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002539                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002539                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002539                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002539                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 171633.726475                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 171633.726475                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 65282.168831                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 65282.168831                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 171488.748694                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 171488.748694                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 171488.748694                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 171488.748694                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               495.157961                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1010351412                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2036998.814516                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    40.157961                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.064356                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.793522                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12988892                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12988892                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12988892                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12988892                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12988892                       # number of overall hits
system.cpu7.icache.overall_hits::total       12988892                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           53                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           53                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           53                       # number of overall misses
system.cpu7.icache.overall_misses::total           53                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     70746170                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     70746170                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     70746170                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     70746170                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     70746170                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     70746170                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12988945                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12988945                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12988945                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12988945                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12988945                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12988945                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 1334833.396226                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 1334833.396226                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 1334833.396226                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 1334833.396226                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 1334833.396226                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 1334833.396226                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           12                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           12                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           12                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           41                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           41                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     47905965                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     47905965                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     47905965                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     47905965                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     47905965                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     47905965                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1168438.170732                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1168438.170732                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1168438.170732                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1168438.170732                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1168438.170732                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1168438.170732                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 38506                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               164465576                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 38762                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               4242.958980                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.229115                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.770885                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.911051                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.088949                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     10364383                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       10364383                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      7699169                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       7699169                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        19962                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        19962                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        18726                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        18726                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     18063552                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        18063552                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     18063552                       # number of overall hits
system.cpu7.dcache.overall_hits::total       18063552                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        98958                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        98958                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data         2255                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         2255                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       101213                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        101213                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       101213                       # number of overall misses
system.cpu7.dcache.overall_misses::total       101213                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  13379649331                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  13379649331                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data    145214925                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    145214925                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  13524864256                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  13524864256                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  13524864256                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  13524864256                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     10463341                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     10463341                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      7701424                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      7701424                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        19962                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        19962                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        18726                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        18726                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     18164765                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     18164765                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     18164765                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     18164765                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009458                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009458                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000293                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000293                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005572                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005572                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005572                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005572                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 135205.332879                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 135205.332879                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 64396.862528                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 64396.862528                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 133627.738097                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 133627.738097                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 133627.738097                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 133627.738097                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets           50                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets           25                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        10060                       # number of writebacks
system.cpu7.dcache.writebacks::total            10060                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        60673                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        60673                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data         2034                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         2034                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        62707                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        62707                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        62707                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        62707                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        38285                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        38285                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          221                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          221                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        38506                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        38506                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        38506                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        38506                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   5072079794                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   5072079794                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     16142688                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     16142688                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   5088222482                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   5088222482                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   5088222482                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   5088222482                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003659                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003659                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002120                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002120                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002120                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002120                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 132482.167794                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 132482.167794                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 73043.837104                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 73043.837104                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 132141.029502                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 132141.029502                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 132141.029502                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 132141.029502                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
