{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704545502597 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704545502597 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 06 20:51:42 2024 " "Processing started: Sat Jan 06 20:51:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704545502597 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1704545502597 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1704545502597 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1704545502895 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1704545502895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/stack.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/stack.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stack " "Found entity 1: stack" {  } { { "design/stack.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/stack.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704545508313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1704545508313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/single_port_ram_128x8.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/single_port_ram_128x8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram_128x8 " "Found entity 1: single_port_ram_128x8" {  } { { "design/single_port_ram_128x8.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/single_port_ram_128x8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704545508313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1704545508313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/program_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/program_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Rom " "Found entity 1: Program_Rom" {  } { { "design/Program_Rom.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/Program_Rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704545508313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1704545508313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "design/CPU.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704545508313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1704545508313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/de0_cv.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/de0_cv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV " "Found entity 1: DE0_CV" {  } { { "design/DE0_CV.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/DE0_CV.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704545508329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1704545508329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ADDLW CPU.sv(75) " "Verilog HDL Implicit Net warning at CPU.sv(75): created implicit net for \"ADDLW\"" {  } { { "design/CPU.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1704545508329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MOVLW CPU.sv(76) " "Verilog HDL Implicit Net warning at CPU.sv(76): created implicit net for \"MOVLW\"" {  } { { "design/CPU.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1704545508329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ADDWF CPU.sv(77) " "Verilog HDL Implicit Net warning at CPU.sv(77): created implicit net for \"ADDWF\"" {  } { { "design/CPU.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1704545508329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IORLW CPU.sv(78) " "Verilog HDL Implicit Net warning at CPU.sv(78): created implicit net for \"IORLW\"" {  } { { "design/CPU.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1704545508329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ANDWF CPU.sv(79) " "Verilog HDL Implicit Net warning at CPU.sv(79): created implicit net for \"ANDWF\"" {  } { { "design/CPU.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1704545508329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUBLW CPU.sv(80) " "Verilog HDL Implicit Net warning at CPU.sv(80): created implicit net for \"SUBLW\"" {  } { { "design/CPU.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1704545508329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "XORLW CPU.sv(81) " "Verilog HDL Implicit Net warning at CPU.sv(81): created implicit net for \"XORLW\"" {  } { { "design/CPU.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1704545508329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLRF CPU.sv(82) " "Verilog HDL Implicit Net warning at CPU.sv(82): created implicit net for \"CLRF\"" {  } { { "design/CPU.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1704545508329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLRW CPU.sv(83) " "Verilog HDL Implicit Net warning at CPU.sv(83): created implicit net for \"CLRW\"" {  } { { "design/CPU.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1704545508329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "COMF CPU.sv(84) " "Verilog HDL Implicit Net warning at CPU.sv(84): created implicit net for \"COMF\"" {  } { { "design/CPU.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1704545508329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DECF CPU.sv(85) " "Verilog HDL Implicit Net warning at CPU.sv(85): created implicit net for \"DECF\"" {  } { { "design/CPU.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1704545508329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GOTO CPU.sv(86) " "Verilog HDL Implicit Net warning at CPU.sv(86): created implicit net for \"GOTO\"" {  } { { "design/CPU.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1704545508329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INCF CPU.sv(88) " "Verilog HDL Implicit Net warning at CPU.sv(88): created implicit net for \"INCF\"" {  } { { "design/CPU.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1704545508329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IORWF CPU.sv(89) " "Verilog HDL Implicit Net warning at CPU.sv(89): created implicit net for \"IORWF\"" {  } { { "design/CPU.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1704545508329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MOVF CPU.sv(90) " "Verilog HDL Implicit Net warning at CPU.sv(90): created implicit net for \"MOVF\"" {  } { { "design/CPU.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1704545508329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MOVWF CPU.sv(91) " "Verilog HDL Implicit Net warning at CPU.sv(91): created implicit net for \"MOVWF\"" {  } { { "design/CPU.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1704545508329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUBWF CPU.sv(92) " "Verilog HDL Implicit Net warning at CPU.sv(92): created implicit net for \"SUBWF\"" {  } { { "design/CPU.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1704545508329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "XORWF CPU.sv(93) " "Verilog HDL Implicit Net warning at CPU.sv(93): created implicit net for \"XORWF\"" {  } { { "design/CPU.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1704545508329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BCF CPU.sv(95) " "Verilog HDL Implicit Net warning at CPU.sv(95): created implicit net for \"BCF\"" {  } { { "design/CPU.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1704545508329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BSF CPU.sv(96) " "Verilog HDL Implicit Net warning at CPU.sv(96): created implicit net for \"BSF\"" {  } { { "design/CPU.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1704545508329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BTFSC CPU.sv(97) " "Verilog HDL Implicit Net warning at CPU.sv(97): created implicit net for \"BTFSC\"" {  } { { "design/CPU.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1704545508329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BTFSS CPU.sv(98) " "Verilog HDL Implicit Net warning at CPU.sv(98): created implicit net for \"BTFSS\"" {  } { { "design/CPU.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1704545508329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DECFSZ CPU.sv(99) " "Verilog HDL Implicit Net warning at CPU.sv(99): created implicit net for \"DECFSZ\"" {  } { { "design/CPU.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1704545508329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INCFSZ CPU.sv(100) " "Verilog HDL Implicit Net warning at CPU.sv(100): created implicit net for \"INCFSZ\"" {  } { { "design/CPU.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1704545508329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ASRF CPU.sv(102) " "Verilog HDL Implicit Net warning at CPU.sv(102): created implicit net for \"ASRF\"" {  } { { "design/CPU.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1704545508329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LSLF CPU.sv(103) " "Verilog HDL Implicit Net warning at CPU.sv(103): created implicit net for \"LSLF\"" {  } { { "design/CPU.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1704545508329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LSRF CPU.sv(104) " "Verilog HDL Implicit Net warning at CPU.sv(104): created implicit net for \"LSRF\"" {  } { { "design/CPU.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1704545508329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RLF CPU.sv(105) " "Verilog HDL Implicit Net warning at CPU.sv(105): created implicit net for \"RLF\"" {  } { { "design/CPU.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1704545508329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RRF CPU.sv(106) " "Verilog HDL Implicit Net warning at CPU.sv(106): created implicit net for \"RRF\"" {  } { { "design/CPU.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1704545508329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SWAPF CPU.sv(107) " "Verilog HDL Implicit Net warning at CPU.sv(107): created implicit net for \"SWAPF\"" {  } { { "design/CPU.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1704545508329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CALL CPU.sv(108) " "Verilog HDL Implicit Net warning at CPU.sv(108): created implicit net for \"CALL\"" {  } { { "design/CPU.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1704545508329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RETURN CPU.sv(109) " "Verilog HDL Implicit Net warning at CPU.sv(109): created implicit net for \"RETURN\"" {  } { { "design/CPU.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1704545508329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BRA CPU.sv(111) " "Verilog HDL Implicit Net warning at CPU.sv(111): created implicit net for \"BRA\"" {  } { { "design/CPU.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1704545508329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BRW CPU.sv(112) " "Verilog HDL Implicit Net warning at CPU.sv(112): created implicit net for \"BRW\"" {  } { { "design/CPU.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1704545508329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NOP CPU.sv(113) " "Verilog HDL Implicit Net warning at CPU.sv(113): created implicit net for \"NOP\"" {  } { { "design/CPU.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 113 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1704545508329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d CPU.sv(226) " "Verilog HDL Implicit Net warning at CPU.sv(226): created implicit net for \"d\"" {  } { { "design/CPU.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 226 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1704545508329 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1704545508376 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NOP CPU.sv(113) " "Verilog HDL or VHDL warning at CPU.sv(113): object \"NOP\" assigned a value but never read" {  } { { "design/CPU.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1704545508381 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_b_out CPU.sv(9) " "Verilog HDL or VHDL warning at CPU.sv(9): object \"port_b_out\" assigned a value but never read" {  } { { "design/CPU.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1704545508381 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 CPU.sv(20) " "Verilog HDL assignment warning at CPU.sv(20): truncated value with size 32 to match size of target (11)" {  } { { "design/CPU.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1704545508381 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 CPU.sv(25) " "Verilog HDL assignment warning at CPU.sv(25): truncated value with size 32 to match size of target (11)" {  } { { "design/CPU.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1704545508381 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CPU.sv(198) " "Verilog HDL assignment warning at CPU.sv(198): truncated value with size 32 to match size of target (8)" {  } { { "design/CPU.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1704545508381 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CPU.sv(199) " "Verilog HDL assignment warning at CPU.sv(199): truncated value with size 32 to match size of target (8)" {  } { { "design/CPU.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1704545508381 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 CPU.sv(223) " "Verilog HDL assignment warning at CPU.sv(223): truncated value with size 32 to match size of target (11)" {  } { { "design/CPU.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1704545508381 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 CPU.sv(224) " "Verilog HDL assignment warning at CPU.sv(224): truncated value with size 32 to match size of target (11)" {  } { { "design/CPU.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1704545508381 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Rom Program_Rom:ROM1 " "Elaborating entity \"Program_Rom\" for hierarchy \"Program_Rom:ROM1\"" {  } { { "design/CPU.sv" "ROM1" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1704545508381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram_128x8 single_port_ram_128x8:RAM1 " "Elaborating entity \"single_port_ram_128x8\" for hierarchy \"single_port_ram_128x8:RAM1\"" {  } { { "design/CPU.sv" "RAM1" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1704545508381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack stack:s1 " "Elaborating entity \"stack\" for hierarchy \"stack:s1\"" {  } { { "design/CPU.sv" "s1" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/CPU.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1704545508381 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stack.sv(18) " "Verilog HDL assignment warning at stack.sv(18): truncated value with size 32 to match size of target (4)" {  } { { "design/stack.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/stack.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1704545508381 "|CPU|stack:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stack.sv(31) " "Verilog HDL assignment warning at stack.sv(31): truncated value with size 32 to match size of target (4)" {  } { { "design/stack.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/stack.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1704545508381 "|CPU|stack:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stack.sv(35) " "Verilog HDL assignment warning at stack.sv(35): truncated value with size 32 to match size of target (4)" {  } { { "design/stack.sv" "" { Text "C:/circut_design/01057024_DEMO11/DE0_CV/design/stack.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1704545508381 "|CPU|stack:s1"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704545508423 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 06 20:51:48 2024 " "Processing ended: Sat Jan 06 20:51:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704545508423 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704545508423 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704545508423 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1704545508423 ""}
