// Seed: 1190589926
module module_0;
  reg id_0, id_1;
  always @(posedge id_1) begin
    id_1 <= id_1 < 1'b0;
  end
  logic id_2;
endmodule
