// Seed: 976099772
module module_0 #(
    parameter id_6 = 32'd91
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  output id_4;
  output id_3;
  input id_2;
  input id_1;
  type_7(
      id_4, 1, 1
  );
  assign id_5 = 1 ? 1 : id_2 ^ id_5 == id_1;
  logic _id_6;
  initial begin
    id_2[id_6] <= 1;
    id_2 = id_1;
  end
  always @(posedge (id_4)) begin
    id_3 = 1'b0;
  end
endmodule
