// Seed: 649825946
module module_0 (
    output tri0  id_0,
    output uwire id_1,
    input  tri   id_2,
    input  wire  id_3,
    input  tri1  id_4
);
  logic [7:0] id_6;
  module_2(
      id_2, id_4, id_0, id_3
  );
  uwire id_7 = id_4;
  always @(!(id_6[1]) or posedge 1) assert (1 == id_7);
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    input supply1 id_2
    , id_5,
    input wand id_3
);
  assign id_0 = 1;
  module_0(
      id_0, id_0, id_2, id_3, id_3
  );
endmodule
module module_2 (
    input  wire  id_0,
    input  tri0  id_1,
    output tri0  id_2,
    input  uwire id_3
);
endmodule
