
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//more_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004019a0 <.init>:
  4019a0:	stp	x29, x30, [sp, #-16]!
  4019a4:	mov	x29, sp
  4019a8:	bl	401f50 <tigetstr@plt+0x60>
  4019ac:	ldp	x29, x30, [sp], #16
  4019b0:	ret

Disassembly of section .plt:

00000000004019c0 <mbrtowc@plt-0x20>:
  4019c0:	stp	x16, x30, [sp, #-16]!
  4019c4:	adrp	x16, 417000 <tigetstr@plt+0x15110>
  4019c8:	ldr	x17, [x16, #4088]
  4019cc:	add	x16, x16, #0xff8
  4019d0:	br	x17
  4019d4:	nop
  4019d8:	nop
  4019dc:	nop

00000000004019e0 <mbrtowc@plt>:
  4019e0:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  4019e4:	ldr	x17, [x16]
  4019e8:	add	x16, x16, #0x0
  4019ec:	br	x17

00000000004019f0 <memcpy@plt>:
  4019f0:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  4019f4:	ldr	x17, [x16, #8]
  4019f8:	add	x16, x16, #0x8
  4019fc:	br	x17

0000000000401a00 <memmove@plt>:
  401a00:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401a04:	ldr	x17, [x16, #16]
  401a08:	add	x16, x16, #0x10
  401a0c:	br	x17

0000000000401a10 <_exit@plt>:
  401a10:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401a14:	ldr	x17, [x16, #24]
  401a18:	add	x16, x16, #0x18
  401a1c:	br	x17

0000000000401a20 <strlen@plt>:
  401a20:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401a24:	ldr	x17, [x16, #32]
  401a28:	add	x16, x16, #0x20
  401a2c:	br	x17

0000000000401a30 <fputs@plt>:
  401a30:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401a34:	ldr	x17, [x16, #40]
  401a38:	add	x16, x16, #0x28
  401a3c:	br	x17

0000000000401a40 <exit@plt>:
  401a40:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401a44:	ldr	x17, [x16, #48]
  401a48:	add	x16, x16, #0x30
  401a4c:	br	x17

0000000000401a50 <dup@plt>:
  401a50:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401a54:	ldr	x17, [x16, #56]
  401a58:	add	x16, x16, #0x38
  401a5c:	br	x17

0000000000401a60 <setupterm@plt>:
  401a60:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401a64:	ldr	x17, [x16, #64]
  401a68:	add	x16, x16, #0x40
  401a6c:	br	x17

0000000000401a70 <sigprocmask@plt>:
  401a70:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401a74:	ldr	x17, [x16, #72]
  401a78:	add	x16, x16, #0x48
  401a7c:	br	x17

0000000000401a80 <__sigsetjmp@plt>:
  401a80:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401a84:	ldr	x17, [x16, #80]
  401a88:	add	x16, x16, #0x50
  401a8c:	br	x17

0000000000401a90 <putp@plt>:
  401a90:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401a94:	ldr	x17, [x16, #88]
  401a98:	add	x16, x16, #0x58
  401a9c:	br	x17

0000000000401aa0 <sprintf@plt>:
  401aa0:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401aa4:	ldr	x17, [x16, #96]
  401aa8:	add	x16, x16, #0x60
  401aac:	br	x17

0000000000401ab0 <__cxa_atexit@plt>:
  401ab0:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401ab4:	ldr	x17, [x16, #104]
  401ab8:	add	x16, x16, #0x68
  401abc:	br	x17

0000000000401ac0 <fputc@plt>:
  401ac0:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401ac4:	ldr	x17, [x16, #112]
  401ac8:	add	x16, x16, #0x70
  401acc:	br	x17

0000000000401ad0 <kill@plt>:
  401ad0:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401ad4:	ldr	x17, [x16, #120]
  401ad8:	add	x16, x16, #0x78
  401adc:	br	x17

0000000000401ae0 <fork@plt>:
  401ae0:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401ae4:	ldr	x17, [x16, #128]
  401ae8:	add	x16, x16, #0x80
  401aec:	br	x17

0000000000401af0 <tcgetattr@plt>:
  401af0:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401af4:	ldr	x17, [x16, #136]
  401af8:	add	x16, x16, #0x88
  401afc:	br	x17

0000000000401b00 <fileno@plt>:
  401b00:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401b04:	ldr	x17, [x16, #144]
  401b08:	add	x16, x16, #0x90
  401b0c:	br	x17

0000000000401b10 <signal@plt>:
  401b10:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401b14:	ldr	x17, [x16, #152]
  401b18:	add	x16, x16, #0x98
  401b1c:	br	x17

0000000000401b20 <fclose@plt>:
  401b20:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401b24:	ldr	x17, [x16, #160]
  401b28:	add	x16, x16, #0xa0
  401b2c:	br	x17

0000000000401b30 <fopen@plt>:
  401b30:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401b34:	ldr	x17, [x16, #168]
  401b38:	add	x16, x16, #0xa8
  401b3c:	br	x17

0000000000401b40 <malloc@plt>:
  401b40:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401b44:	ldr	x17, [x16, #176]
  401b48:	add	x16, x16, #0xb0
  401b4c:	br	x17

0000000000401b50 <wcwidth@plt>:
  401b50:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401b54:	ldr	x17, [x16, #184]
  401b58:	add	x16, x16, #0xb8
  401b5c:	br	x17

0000000000401b60 <open@plt>:
  401b60:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401b64:	ldr	x17, [x16, #192]
  401b68:	add	x16, x16, #0xc0
  401b6c:	br	x17

0000000000401b70 <tparm@plt>:
  401b70:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401b74:	ldr	x17, [x16, #200]
  401b78:	add	x16, x16, #0xc8
  401b7c:	br	x17

0000000000401b80 <sigemptyset@plt>:
  401b80:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401b84:	ldr	x17, [x16, #208]
  401b88:	add	x16, x16, #0xd0
  401b8c:	br	x17

0000000000401b90 <bindtextdomain@plt>:
  401b90:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401b94:	ldr	x17, [x16, #216]
  401b98:	add	x16, x16, #0xd8
  401b9c:	br	x17

0000000000401ba0 <__libc_start_main@plt>:
  401ba0:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401ba4:	ldr	x17, [x16, #224]
  401ba8:	add	x16, x16, #0xe0
  401bac:	br	x17

0000000000401bb0 <tigetflag@plt>:
  401bb0:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401bb4:	ldr	x17, [x16, #232]
  401bb8:	add	x16, x16, #0xe8
  401bbc:	br	x17

0000000000401bc0 <sleep@plt>:
  401bc0:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401bc4:	ldr	x17, [x16, #240]
  401bc8:	add	x16, x16, #0xf0
  401bcc:	br	x17

0000000000401bd0 <realloc@plt>:
  401bd0:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401bd4:	ldr	x17, [x16, #248]
  401bd8:	add	x16, x16, #0xf8
  401bdc:	br	x17

0000000000401be0 <getc@plt>:
  401be0:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401be4:	ldr	x17, [x16, #256]
  401be8:	add	x16, x16, #0x100
  401bec:	br	x17

0000000000401bf0 <strdup@plt>:
  401bf0:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401bf4:	ldr	x17, [x16, #264]
  401bf8:	add	x16, x16, #0x108
  401bfc:	br	x17

0000000000401c00 <close@plt>:
  401c00:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401c04:	ldr	x17, [x16, #272]
  401c08:	add	x16, x16, #0x110
  401c0c:	br	x17

0000000000401c10 <strrchr@plt>:
  401c10:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401c14:	ldr	x17, [x16, #280]
  401c18:	add	x16, x16, #0x118
  401c1c:	br	x17

0000000000401c20 <__gmon_start__@plt>:
  401c20:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401c24:	ldr	x17, [x16, #288]
  401c28:	add	x16, x16, #0x120
  401c2c:	br	x17

0000000000401c30 <fseek@plt>:
  401c30:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401c34:	ldr	x17, [x16, #296]
  401c38:	add	x16, x16, #0x128
  401c3c:	br	x17

0000000000401c40 <abort@plt>:
  401c40:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401c44:	ldr	x17, [x16, #304]
  401c48:	add	x16, x16, #0x130
  401c4c:	br	x17

0000000000401c50 <feof@plt>:
  401c50:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401c54:	ldr	x17, [x16, #312]
  401c58:	add	x16, x16, #0x138
  401c5c:	br	x17

0000000000401c60 <puts@plt>:
  401c60:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401c64:	ldr	x17, [x16, #320]
  401c68:	add	x16, x16, #0x140
  401c6c:	br	x17

0000000000401c70 <fread_unlocked@plt>:
  401c70:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401c74:	ldr	x17, [x16, #328]
  401c78:	add	x16, x16, #0x148
  401c7c:	br	x17

0000000000401c80 <textdomain@plt>:
  401c80:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401c84:	ldr	x17, [x16, #336]
  401c88:	add	x16, x16, #0x150
  401c8c:	br	x17

0000000000401c90 <execvp@plt>:
  401c90:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401c94:	ldr	x17, [x16, #344]
  401c98:	add	x16, x16, #0x158
  401c9c:	br	x17

0000000000401ca0 <strcmp@plt>:
  401ca0:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401ca4:	ldr	x17, [x16, #352]
  401ca8:	add	x16, x16, #0x160
  401cac:	br	x17

0000000000401cb0 <warn@plt>:
  401cb0:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401cb4:	ldr	x17, [x16, #360]
  401cb8:	add	x16, x16, #0x168
  401cbc:	br	x17

0000000000401cc0 <__ctype_b_loc@plt>:
  401cc0:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401cc4:	ldr	x17, [x16, #368]
  401cc8:	add	x16, x16, #0x170
  401ccc:	br	x17

0000000000401cd0 <fread@plt>:
  401cd0:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401cd4:	ldr	x17, [x16, #376]
  401cd8:	add	x16, x16, #0x178
  401cdc:	br	x17

0000000000401ce0 <free@plt>:
  401ce0:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401ce4:	ldr	x17, [x16, #384]
  401ce8:	add	x16, x16, #0x180
  401cec:	br	x17

0000000000401cf0 <ungetc@plt>:
  401cf0:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401cf4:	ldr	x17, [x16, #392]
  401cf8:	add	x16, x16, #0x188
  401cfc:	br	x17

0000000000401d00 <__ctype_get_mb_cur_max@plt>:
  401d00:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401d04:	ldr	x17, [x16, #400]
  401d08:	add	x16, x16, #0x190
  401d0c:	br	x17

0000000000401d10 <siglongjmp@plt>:
  401d10:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401d14:	ldr	x17, [x16, #408]
  401d18:	add	x16, x16, #0x198
  401d1c:	br	x17

0000000000401d20 <fwrite@plt>:
  401d20:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401d24:	ldr	x17, [x16, #416]
  401d28:	add	x16, x16, #0x1a0
  401d2c:	br	x17

0000000000401d30 <fcntl@plt>:
  401d30:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401d34:	ldr	x17, [x16, #424]
  401d38:	add	x16, x16, #0x1a8
  401d3c:	br	x17

0000000000401d40 <wait@plt>:
  401d40:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401d44:	ldr	x17, [x16, #432]
  401d48:	add	x16, x16, #0x1b0
  401d4c:	br	x17

0000000000401d50 <dcngettext@plt>:
  401d50:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401d54:	ldr	x17, [x16, #440]
  401d58:	add	x16, x16, #0x1b8
  401d5c:	br	x17

0000000000401d60 <fflush@plt>:
  401d60:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401d64:	ldr	x17, [x16, #448]
  401d68:	add	x16, x16, #0x1c0
  401d6c:	br	x17

0000000000401d70 <strcpy@plt>:
  401d70:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401d74:	ldr	x17, [x16, #456]
  401d78:	add	x16, x16, #0x1c8
  401d7c:	br	x17

0000000000401d80 <warnx@plt>:
  401d80:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401d84:	ldr	x17, [x16, #464]
  401d88:	add	x16, x16, #0x1d0
  401d8c:	br	x17

0000000000401d90 <read@plt>:
  401d90:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401d94:	ldr	x17, [x16, #472]
  401d98:	add	x16, x16, #0x1d8
  401d9c:	br	x17

0000000000401da0 <tcsetattr@plt>:
  401da0:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401da4:	ldr	x17, [x16, #480]
  401da8:	add	x16, x16, #0x1e0
  401dac:	br	x17

0000000000401db0 <isatty@plt>:
  401db0:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401db4:	ldr	x17, [x16, #488]
  401db8:	add	x16, x16, #0x1e8
  401dbc:	br	x17

0000000000401dc0 <dcgettext@plt>:
  401dc0:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401dc4:	ldr	x17, [x16, #496]
  401dc8:	add	x16, x16, #0x1f0
  401dcc:	br	x17

0000000000401dd0 <regexec@plt>:
  401dd0:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401dd4:	ldr	x17, [x16, #504]
  401dd8:	add	x16, x16, #0x1f8
  401ddc:	br	x17

0000000000401de0 <regfree@plt>:
  401de0:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401de4:	ldr	x17, [x16, #512]
  401de8:	add	x16, x16, #0x200
  401dec:	br	x17

0000000000401df0 <regcomp@plt>:
  401df0:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401df4:	ldr	x17, [x16, #520]
  401df8:	add	x16, x16, #0x208
  401dfc:	br	x17

0000000000401e00 <strncpy@plt>:
  401e00:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401e04:	ldr	x17, [x16, #528]
  401e08:	add	x16, x16, #0x210
  401e0c:	br	x17

0000000000401e10 <sigaddset@plt>:
  401e10:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401e14:	ldr	x17, [x16, #536]
  401e18:	add	x16, x16, #0x218
  401e1c:	br	x17

0000000000401e20 <printf@plt>:
  401e20:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401e24:	ldr	x17, [x16, #544]
  401e28:	add	x16, x16, #0x220
  401e2c:	br	x17

0000000000401e30 <__assert_fail@plt>:
  401e30:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401e34:	ldr	x17, [x16, #552]
  401e38:	add	x16, x16, #0x228
  401e3c:	br	x17

0000000000401e40 <__errno_location@plt>:
  401e40:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401e44:	ldr	x17, [x16, #560]
  401e48:	add	x16, x16, #0x230
  401e4c:	br	x17

0000000000401e50 <regerror@plt>:
  401e50:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401e54:	ldr	x17, [x16, #568]
  401e58:	add	x16, x16, #0x238
  401e5c:	br	x17

0000000000401e60 <getenv@plt>:
  401e60:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401e64:	ldr	x17, [x16, #576]
  401e68:	add	x16, x16, #0x240
  401e6c:	br	x17

0000000000401e70 <putchar@plt>:
  401e70:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401e74:	ldr	x17, [x16, #584]
  401e78:	add	x16, x16, #0x248
  401e7c:	br	x17

0000000000401e80 <__xstat@plt>:
  401e80:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401e84:	ldr	x17, [x16, #592]
  401e88:	add	x16, x16, #0x250
  401e8c:	br	x17

0000000000401e90 <tigetnum@plt>:
  401e90:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401e94:	ldr	x17, [x16, #600]
  401e98:	add	x16, x16, #0x258
  401e9c:	br	x17

0000000000401ea0 <fprintf@plt>:
  401ea0:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401ea4:	ldr	x17, [x16, #608]
  401ea8:	add	x16, x16, #0x260
  401eac:	br	x17

0000000000401eb0 <err@plt>:
  401eb0:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401eb4:	ldr	x17, [x16, #616]
  401eb8:	add	x16, x16, #0x268
  401ebc:	br	x17

0000000000401ec0 <ioctl@plt>:
  401ec0:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401ec4:	ldr	x17, [x16, #624]
  401ec8:	add	x16, x16, #0x270
  401ecc:	br	x17

0000000000401ed0 <setlocale@plt>:
  401ed0:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401ed4:	ldr	x17, [x16, #632]
  401ed8:	add	x16, x16, #0x278
  401edc:	br	x17

0000000000401ee0 <ferror@plt>:
  401ee0:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401ee4:	ldr	x17, [x16, #640]
  401ee8:	add	x16, x16, #0x280
  401eec:	br	x17

0000000000401ef0 <tigetstr@plt>:
  401ef0:	adrp	x16, 418000 <tigetstr@plt+0x16110>
  401ef4:	ldr	x17, [x16, #648]
  401ef8:	add	x16, x16, #0x288
  401efc:	br	x17

Disassembly of section .text:

0000000000401f00 <.text>:
  401f00:	mov	x29, #0x0                   	// #0
  401f04:	mov	x30, #0x0                   	// #0
  401f08:	mov	x5, x0
  401f0c:	ldr	x1, [sp]
  401f10:	add	x2, sp, #0x8
  401f14:	mov	x6, sp
  401f18:	movz	x0, #0x0, lsl #48
  401f1c:	movk	x0, #0x0, lsl #32
  401f20:	movk	x0, #0x40, lsl #16
  401f24:	movk	x0, #0x200c
  401f28:	movz	x3, #0x0, lsl #48
  401f2c:	movk	x3, #0x0, lsl #32
  401f30:	movk	x3, #0x40, lsl #16
  401f34:	movk	x3, #0x5cb0
  401f38:	movz	x4, #0x0, lsl #48
  401f3c:	movk	x4, #0x0, lsl #32
  401f40:	movk	x4, #0x40, lsl #16
  401f44:	movk	x4, #0x5d30
  401f48:	bl	401ba0 <__libc_start_main@plt>
  401f4c:	bl	401c40 <abort@plt>
  401f50:	adrp	x0, 417000 <tigetstr@plt+0x15110>
  401f54:	ldr	x0, [x0, #4064]
  401f58:	cbz	x0, 401f60 <tigetstr@plt+0x70>
  401f5c:	b	401c20 <__gmon_start__@plt>
  401f60:	ret
  401f64:	nop
  401f68:	adrp	x0, 418000 <tigetstr@plt+0x16110>
  401f6c:	add	x0, x0, #0x2a8
  401f70:	adrp	x1, 418000 <tigetstr@plt+0x16110>
  401f74:	add	x1, x1, #0x2a8
  401f78:	cmp	x1, x0
  401f7c:	b.eq	401f94 <tigetstr@plt+0xa4>  // b.none
  401f80:	adrp	x1, 405000 <tigetstr@plt+0x3110>
  401f84:	ldr	x1, [x1, #3440]
  401f88:	cbz	x1, 401f94 <tigetstr@plt+0xa4>
  401f8c:	mov	x16, x1
  401f90:	br	x16
  401f94:	ret
  401f98:	adrp	x0, 418000 <tigetstr@plt+0x16110>
  401f9c:	add	x0, x0, #0x2a8
  401fa0:	adrp	x1, 418000 <tigetstr@plt+0x16110>
  401fa4:	add	x1, x1, #0x2a8
  401fa8:	sub	x1, x1, x0
  401fac:	lsr	x2, x1, #63
  401fb0:	add	x1, x2, x1, asr #3
  401fb4:	cmp	xzr, x1, asr #1
  401fb8:	asr	x1, x1, #1
  401fbc:	b.eq	401fd4 <tigetstr@plt+0xe4>  // b.none
  401fc0:	adrp	x2, 405000 <tigetstr@plt+0x3110>
  401fc4:	ldr	x2, [x2, #3448]
  401fc8:	cbz	x2, 401fd4 <tigetstr@plt+0xe4>
  401fcc:	mov	x16, x2
  401fd0:	br	x16
  401fd4:	ret
  401fd8:	stp	x29, x30, [sp, #-32]!
  401fdc:	mov	x29, sp
  401fe0:	str	x19, [sp, #16]
  401fe4:	adrp	x19, 418000 <tigetstr@plt+0x16110>
  401fe8:	ldrb	w0, [x19, #712]
  401fec:	cbnz	w0, 401ffc <tigetstr@plt+0x10c>
  401ff0:	bl	401f68 <tigetstr@plt+0x78>
  401ff4:	mov	w0, #0x1                   	// #1
  401ff8:	strb	w0, [x19, #712]
  401ffc:	ldr	x19, [sp, #16]
  402000:	ldp	x29, x30, [sp], #32
  402004:	ret
  402008:	b	401f98 <tigetstr@plt+0xa8>
  40200c:	stp	x29, x30, [sp, #-96]!
  402010:	stp	x28, x27, [sp, #16]
  402014:	stp	x26, x25, [sp, #32]
  402018:	stp	x24, x23, [sp, #48]
  40201c:	stp	x22, x21, [sp, #64]
  402020:	stp	x20, x19, [sp, #80]
  402024:	mov	x29, sp
  402028:	sub	sp, sp, #0x770
  40202c:	mov	x19, x1
  402030:	adrp	x1, 405000 <tigetstr@plt+0x3110>
  402034:	mov	w20, w0
  402038:	add	x1, x1, #0xdc8
  40203c:	add	x0, sp, #0x28
  402040:	mov	w2, #0x6b8                 	// #1720
  402044:	add	x21, sp, #0x28
  402048:	bl	4019f0 <memcpy@plt>
  40204c:	adrp	x1, 407000 <tigetstr@plt+0x5110>
  402050:	adrp	x8, 418000 <tigetstr@plt+0x16110>
  402054:	add	x1, x1, #0x1d
  402058:	mov	w0, #0x6                   	// #6
  40205c:	str	x21, [x8, #720]
  402060:	bl	401ed0 <setlocale@plt>
  402064:	adrp	x21, 406000 <tigetstr@plt+0x4110>
  402068:	add	x21, x21, #0x480
  40206c:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  402070:	add	x1, x1, #0x48b
  402074:	mov	x0, x21
  402078:	bl	401b90 <bindtextdomain@plt>
  40207c:	mov	x0, x21
  402080:	bl	401c80 <textdomain@plt>
  402084:	adrp	x0, 404000 <tigetstr@plt+0x2110>
  402088:	add	x0, x0, #0xae0
  40208c:	bl	405d38 <tigetstr@plt+0x3e48>
  402090:	cmp	w20, #0x2
  402094:	b.lt	4020c4 <tigetstr@plt+0x1d4>  // b.tstop
  402098:	ldr	x21, [x19, #8]
  40209c:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  4020a0:	add	x1, x1, #0x49d
  4020a4:	mov	x0, x21
  4020a8:	bl	401ca0 <strcmp@plt>
  4020ac:	cbz	w0, 402d08 <tigetstr@plt+0xe18>
  4020b0:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  4020b4:	add	x1, x1, #0x4a4
  4020b8:	mov	x0, x21
  4020bc:	bl	401ca0 <strcmp@plt>
  4020c0:	cbz	w0, 402d0c <tigetstr@plt+0xe1c>
  4020c4:	str	x19, [sp, #200]
  4020c8:	adrp	x19, 407000 <tigetstr@plt+0x5110>
  4020cc:	add	x19, x19, #0x1d
  4020d0:	mov	w0, #0x6                   	// #6
  4020d4:	mov	x1, x19
  4020d8:	str	w20, [sp, #208]
  4020dc:	bl	401ed0 <setlocale@plt>
  4020e0:	add	x1, sp, #0x28
  4020e4:	mov	w0, #0x1                   	// #1
  4020e8:	bl	401af0 <tcgetattr@plt>
  4020ec:	ldr	w8, [sp, #1756]
  4020f0:	bfi	w8, w0, #16, #1
  4020f4:	str	w8, [sp, #1756]
  4020f8:	tbnz	w0, #0, 4023e8 <tigetstr@plt+0x4f8>
  4020fc:	ldrb	w9, [sp, #59]
  402100:	ldrb	w10, [sp, #60]
  402104:	and	w20, w8, #0xffffff3f
  402108:	adrp	x0, 406000 <tigetstr@plt+0x4110>
  40210c:	cmp	w9, #0xff
  402110:	cset	w8, ne  // ne = any
  402114:	cmp	w10, #0xff
  402118:	bfi	w20, w8, #7, #1
  40211c:	cset	w8, ne  // ne = any
  402120:	bfi	w20, w8, #6, #1
  402124:	add	x0, x0, #0x7f8
  402128:	str	w20, [sp, #1756]
  40212c:	bl	401e60 <getenv@plt>
  402130:	cbnz	x0, 402140 <tigetstr@plt+0x250>
  402134:	and	w8, w20, #0xffffffdf
  402138:	orr	w8, w8, #0x8
  40213c:	str	w8, [sp, #1756]
  402140:	sub	x2, x29, #0x8c
  402144:	mov	w1, #0x1                   	// #1
  402148:	bl	401a60 <setupterm@plt>
  40214c:	ldur	w8, [x29, #-140]
  402150:	cmp	w8, #0x0
  402154:	b.le	402198 <tigetstr@plt+0x2a8>
  402158:	sub	x2, x29, #0x88
  40215c:	mov	w0, #0x1                   	// #1
  402160:	mov	w1, #0x5413                	// #21523
  402164:	bl	401ec0 <ioctl@plt>
  402168:	tbnz	w0, #31, 4021ac <tigetstr@plt+0x2bc>
  40216c:	ldurh	w8, [x29, #-136]
  402170:	str	w8, [sp, #560]
  402174:	cbnz	w8, 402188 <tigetstr@plt+0x298>
  402178:	adrp	x0, 406000 <tigetstr@plt+0x4110>
  40217c:	add	x0, x0, #0x9bb
  402180:	bl	401e90 <tigetnum@plt>
  402184:	str	w0, [sp, #560]
  402188:	ldurh	w8, [x29, #-134]
  40218c:	str	w8, [sp, #696]
  402190:	cbnz	w8, 4021cc <tigetstr@plt+0x2dc>
  402194:	b	4021bc <tigetstr@plt+0x2cc>
  402198:	ldr	w8, [sp, #1756]
  40219c:	and	w8, w8, #0xffffffdf
  4021a0:	orr	w8, w8, #0x8
  4021a4:	str	w8, [sp, #1756]
  4021a8:	b	4023c8 <tigetstr@plt+0x4d8>
  4021ac:	adrp	x0, 406000 <tigetstr@plt+0x4110>
  4021b0:	add	x0, x0, #0x9bb
  4021b4:	bl	401e90 <tigetnum@plt>
  4021b8:	str	w0, [sp, #560]
  4021bc:	adrp	x0, 406000 <tigetstr@plt+0x4110>
  4021c0:	add	x0, x0, #0x7fd
  4021c4:	bl	401e90 <tigetnum@plt>
  4021c8:	str	w0, [sp, #696]
  4021cc:	ldr	w8, [sp, #560]
  4021d0:	cmp	w8, #0x1
  4021d4:	b.lt	4021e8 <tigetstr@plt+0x2f8>  // b.tstop
  4021d8:	adrp	x0, 406000 <tigetstr@plt+0x4110>
  4021dc:	add	x0, x0, #0x802
  4021e0:	bl	401bb0 <tigetflag@plt>
  4021e4:	cbz	w0, 4021fc <tigetstr@plt+0x30c>
  4021e8:	ldr	w8, [sp, #1756]
  4021ec:	mov	w9, #0x18                  	// #24
  4021f0:	str	w9, [sp, #560]
  4021f4:	orr	w8, w8, #0x800
  4021f8:	str	w8, [sp, #1756]
  4021fc:	adrp	x0, 406000 <tigetstr@plt+0x4110>
  402200:	add	x0, x0, #0x805
  402204:	bl	401bb0 <tigetflag@plt>
  402208:	cbz	w0, 402218 <tigetstr@plt+0x328>
  40220c:	ldr	w8, [sp, #1756]
  402210:	eor	w8, w8, #0x10
  402214:	str	w8, [sp, #1756]
  402218:	ldr	w8, [sp, #696]
  40221c:	cmp	w8, #0x0
  402220:	b.gt	40222c <tigetstr@plt+0x33c>
  402224:	mov	w8, #0x50                  	// #80
  402228:	str	w8, [sp, #696]
  40222c:	adrp	x0, 406000 <tigetstr@plt+0x4110>
  402230:	add	x0, x0, #0x80a
  402234:	bl	401bb0 <tigetflag@plt>
  402238:	ldr	w8, [sp, #1756]
  40223c:	bfi	w8, w0, #28, #1
  402240:	adrp	x0, 406000 <tigetstr@plt+0x4110>
  402244:	add	x0, x0, #0x80d
  402248:	str	w8, [sp, #1756]
  40224c:	bl	401bb0 <tigetflag@plt>
  402250:	ldr	w8, [sp, #1756]
  402254:	bfxil	w8, w0, #0, #1
  402258:	adrp	x0, 406000 <tigetstr@plt+0x4110>
  40225c:	add	x0, x0, #0x811
  402260:	str	w8, [sp, #1756]
  402264:	bl	401ef0 <tigetstr@plt>
  402268:	str	x0, [sp, #576]
  40226c:	adrp	x0, 406000 <tigetstr@plt+0x4110>
  402270:	add	x0, x0, #0x814
  402274:	bl	401ef0 <tigetstr@plt>
  402278:	str	x0, [sp, #568]
  40227c:	adrp	x0, 406000 <tigetstr@plt+0x4110>
  402280:	add	x0, x0, #0x81a
  402284:	bl	401ef0 <tigetstr@plt>
  402288:	str	x0, [sp, #584]
  40228c:	adrp	x0, 406000 <tigetstr@plt+0x4110>
  402290:	add	x0, x0, #0x81f
  402294:	bl	401ef0 <tigetstr@plt>
  402298:	str	x0, [sp, #592]
  40229c:	adrp	x0, 406000 <tigetstr@plt+0x4110>
  4022a0:	add	x0, x0, #0x824
  4022a4:	bl	401e90 <tigetnum@plt>
  4022a8:	cmp	w0, #0x1
  4022ac:	b.lt	4022bc <tigetstr@plt+0x3cc>  // b.tstop
  4022b0:	ldr	w8, [sp, #1756]
  4022b4:	orr	w8, w8, #0x200000
  4022b8:	str	w8, [sp, #1756]
  4022bc:	adrp	x0, 406000 <tigetstr@plt+0x4110>
  4022c0:	add	x0, x0, #0x835
  4022c4:	bl	401bb0 <tigetflag@plt>
  4022c8:	cbnz	w0, 4022dc <tigetstr@plt+0x3ec>
  4022cc:	adrp	x0, 406000 <tigetstr@plt+0x4110>
  4022d0:	add	x0, x0, #0x828
  4022d4:	bl	401bb0 <tigetflag@plt>
  4022d8:	cbz	w0, 4022e8 <tigetstr@plt+0x3f8>
  4022dc:	ldr	w8, [sp, #1756]
  4022e0:	and	w8, w8, #0xffffffdf
  4022e4:	str	w8, [sp, #1756]
  4022e8:	adrp	x0, 406000 <tigetstr@plt+0x4110>
  4022ec:	add	x0, x0, #0x82b
  4022f0:	bl	401ef0 <tigetstr@plt>
  4022f4:	cmp	x0, #0x0
  4022f8:	csel	x8, x19, x0, eq  // eq = none
  4022fc:	adrp	x0, 406000 <tigetstr@plt+0x4110>
  402300:	add	x0, x0, #0x82e
  402304:	str	x8, [sp, #616]
  402308:	bl	401ef0 <tigetstr@plt>
  40230c:	str	x0, [sp, #600]
  402310:	cbz	x0, 402328 <tigetstr@plt+0x438>
  402314:	adrp	x0, 406000 <tigetstr@plt+0x4110>
  402318:	add	x0, x0, #0x833
  40231c:	bl	401ef0 <tigetstr@plt>
  402320:	str	x0, [sp, #608]
  402324:	cbnz	x0, 402334 <tigetstr@plt+0x444>
  402328:	ldr	x8, [sp, #616]
  40232c:	ldrb	w8, [x8]
  402330:	cbz	w8, 402c58 <tigetstr@plt+0xd68>
  402334:	ldr	w8, [sp, #1756]
  402338:	and	w8, w8, #0xfeffffff
  40233c:	str	w8, [sp, #1756]
  402340:	adrp	x0, 406000 <tigetstr@plt+0x4110>
  402344:	add	x0, x0, #0x838
  402348:	bl	401ef0 <tigetstr@plt>
  40234c:	str	x0, [sp, #632]
  402350:	cbz	x0, 40235c <tigetstr@plt+0x46c>
  402354:	ldrb	w8, [x0]
  402358:	cbnz	w8, 402398 <tigetstr@plt+0x4a8>
  40235c:	adrp	x0, 406000 <tigetstr@plt+0x4110>
  402360:	add	x0, x0, #0x83d
  402364:	bl	401ef0 <tigetstr@plt>
  402368:	str	x0, [sp, #640]
  40236c:	cbz	x0, 402398 <tigetstr@plt+0x4a8>
  402370:	mov	w1, wzr
  402374:	mov	w2, wzr
  402378:	bl	401b70 <tparm@plt>
  40237c:	add	x8, sp, #0x28
  402380:	mov	x1, x0
  402384:	add	x0, x8, #0x260
  402388:	mov	w2, #0x27                  	// #39
  40238c:	bl	401e00 <strncpy@plt>
  402390:	strb	wzr, [x0, #39]
  402394:	str	x0, [sp, #632]
  402398:	adrp	x0, 406000 <tigetstr@plt+0x4110>
  40239c:	add	x0, x0, #0x923
  4023a0:	bl	401ef0 <tigetstr@plt>
  4023a4:	str	x0, [sp, #688]
  4023a8:	adrp	x0, 406000 <tigetstr@plt+0x4110>
  4023ac:	add	x0, x0, #0x841
  4023b0:	bl	401ef0 <tigetstr@plt>
  4023b4:	adrp	x8, 407000 <tigetstr@plt+0x5110>
  4023b8:	add	x8, x8, #0x1c
  4023bc:	cmp	x0, #0x0
  4023c0:	csel	x8, x8, x0, eq  // eq = none
  4023c4:	str	x8, [sp, #624]
  4023c8:	adrp	x0, 406000 <tigetstr@plt+0x4110>
  4023cc:	add	x0, x0, #0x846
  4023d0:	bl	401e60 <getenv@plt>
  4023d4:	adrp	x8, 406000 <tigetstr@plt+0x4110>
  4023d8:	add	x8, x8, #0x84c
  4023dc:	cmp	x0, #0x0
  4023e0:	csel	x8, x8, x0, eq  // eq = none
  4023e4:	str	x8, [sp, #216]
  4023e8:	add	x1, sp, #0x28
  4023ec:	mov	w0, wzr
  4023f0:	bl	401af0 <tcgetattr@plt>
  4023f4:	ldr	w8, [sp, #1756]
  4023f8:	add	x1, sp, #0x28
  4023fc:	bfi	w8, w0, #15, #1
  402400:	mov	w0, #0x2                   	// #2
  402404:	str	w8, [sp, #1756]
  402408:	bl	401af0 <tcgetattr@plt>
  40240c:	ldur	q0, [sp, #40]
  402410:	ldr	w8, [sp, #44]
  402414:	ldr	w9, [sp, #1756]
  402418:	ldur	q1, [sp, #56]
  40241c:	ldur	q2, [sp, #72]
  402420:	stur	q0, [sp, #100]
  402424:	ldur	q0, [sp, #84]
  402428:	mov	w10, #0x1800                	// #6144
  40242c:	bics	wzr, w10, w8
  402430:	cset	w8, ne  // ne = any
  402434:	mov	w19, w9
  402438:	bfi	w19, w8, #10, #1
  40243c:	stur	q1, [sp, #116]
  402440:	stur	q2, [sp, #132]
  402444:	stur	q0, [sp, #144]
  402448:	str	w19, [sp, #1756]
  40244c:	tbnz	w9, #16, 402468 <tigetstr@plt+0x578>
  402450:	ldr	w8, [sp, #52]
  402454:	mov	w9, #0xfffffff5            	// #-11
  402458:	mov	w10, #0x100                 	// #256
  40245c:	strh	w10, [sp, #62]
  402460:	and	w8, w8, w9
  402464:	str	w8, [sp, #52]
  402468:	adrp	x20, 418000 <tigetstr@plt+0x16110>
  40246c:	ldr	x0, [x20, #704]
  402470:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  402474:	add	x1, x1, #0x982
  402478:	bl	401ca0 <strcmp@plt>
  40247c:	cbnz	w0, 402488 <tigetstr@plt+0x598>
  402480:	eor	w8, w19, #0x4000
  402484:	str	w8, [sp, #1756]
  402488:	ldrsw	x8, [sp, #696]
  40248c:	ldr	x9, [sp, #552]
  402490:	cmp	x9, x8, lsl #2
  402494:	b.cs	4024c8 <tigetstr@plt+0x5d8>  // b.hs, b.nlast
  402498:	lsl	x8, x8, #2
  40249c:	mov	w9, #0x100                 	// #256
  4024a0:	cmp	w8, #0x100
  4024a4:	ldr	x0, [sp, #544]
  4024a8:	csel	w8, w8, w9, hi  // hi = pmore
  4024ac:	sxtw	x21, w8
  4024b0:	orr	x19, x21, #0x2
  4024b4:	mov	x1, x19
  4024b8:	bl	401bd0 <realloc@plt>
  4024bc:	cbz	x0, 402d38 <tigetstr@plt+0xe48>
  4024c0:	str	x0, [sp, #544]
  4024c4:	str	x21, [sp, #552]
  4024c8:	ldr	w8, [sp, #560]
  4024cc:	adrp	x0, 406000 <tigetstr@plt+0x4110>
  4024d0:	add	x0, x0, #0x4cc
  4024d4:	cmp	w8, #0x0
  4024d8:	cinc	w9, w8, lt  // lt = tstop
  4024dc:	asr	w9, w9, #1
  4024e0:	sub	w9, w9, #0x1
  4024e4:	cmp	w8, #0x4
  4024e8:	csinc	w8, w9, wzr, ge  // ge = tcont
  4024ec:	str	w8, [sp, #184]
  4024f0:	bl	401e60 <getenv@plt>
  4024f4:	cbz	x0, 402504 <tigetstr@plt+0x614>
  4024f8:	mov	x1, x0
  4024fc:	add	x0, sp, #0x28
  402500:	bl	402fd4 <tigetstr@plt+0x10e4>
  402504:	ldr	w8, [sp, #208]
  402508:	sub	w9, w8, #0x1
  40250c:	cmp	w8, #0x2
  402510:	str	w9, [sp, #208]
  402514:	b.lt	4025ec <tigetstr@plt+0x6fc>  // b.tstop
  402518:	mov	w19, #0xa                   	// #10
  40251c:	stp	xzr, xzr, [sp, #24]
  402520:	str	wzr, [sp, #20]
  402524:	ldr	x10, [sp, #200]
  402528:	add	x11, x10, #0x8
  40252c:	str	x11, [sp, #200]
  402530:	ldr	x22, [x10, #8]
  402534:	ldrb	w10, [x22]
  402538:	cmp	w10, #0x2b
  40253c:	b.eq	402558 <tigetstr@plt+0x668>  // b.none
  402540:	cmp	w10, #0x2d
  402544:	b.ne	4025f4 <tigetstr@plt+0x704>  // b.any
  402548:	add	x1, x22, #0x1
  40254c:	add	x0, sp, #0x28
  402550:	bl	402fd4 <tigetstr@plt+0x10e4>
  402554:	b	4025d8 <tigetstr@plt+0x6e8>
  402558:	ldrb	w21, [x22, #1]
  40255c:	cmp	w21, #0x2f
  402560:	b.ne	402584 <tigetstr@plt+0x694>  // b.any
  402564:	add	x0, x22, #0x2
  402568:	bl	401bf0 <strdup@plt>
  40256c:	cbz	x0, 402c80 <tigetstr@plt+0xd90>
  402570:	ldr	w8, [sp, #32]
  402574:	str	x0, [sp, #24]
  402578:	add	w8, w8, #0x1
  40257c:	str	w8, [sp, #32]
  402580:	b	4025d8 <tigetstr@plt+0x6e8>
  402584:	ldr	w8, [sp, #36]
  402588:	add	w8, w8, #0x1
  40258c:	str	w8, [sp, #36]
  402590:	cbz	w21, 4025cc <tigetstr@plt+0x6dc>
  402594:	bl	401cc0 <__ctype_b_loc@plt>
  402598:	ldr	x9, [x0]
  40259c:	mov	w8, wzr
  4025a0:	add	x10, x22, #0x2
  4025a4:	sxtb	x11, w21
  4025a8:	ldrh	w11, [x9, x11, lsl #1]
  4025ac:	mul	w12, w8, w19
  4025b0:	add	w12, w12, w21, sxtb
  4025b4:	ldrb	w21, [x10], #1
  4025b8:	sub	w12, w12, #0x30
  4025bc:	tst	w11, #0x800
  4025c0:	csel	w8, w8, w12, eq  // eq = none
  4025c4:	cbnz	w21, 4025a4 <tigetstr@plt+0x6b4>
  4025c8:	b	4025d0 <tigetstr@plt+0x6e0>
  4025cc:	mov	w8, wzr
  4025d0:	sub	w8, w8, #0x1
  4025d4:	str	w8, [sp, #20]
  4025d8:	ldr	w8, [sp, #208]
  4025dc:	subs	w9, w8, #0x1
  4025e0:	str	w9, [sp, #208]
  4025e4:	b.gt	402524 <tigetstr@plt+0x634>
  4025e8:	b	4025f4 <tigetstr@plt+0x704>
  4025ec:	stp	xzr, xzr, [sp, #24]
  4025f0:	str	wzr, [sp, #20]
  4025f4:	ldr	w10, [sp, #1756]
  4025f8:	tbz	w10, #2, 40263c <tigetstr@plt+0x74c>
  4025fc:	ldr	x11, [sp, #632]
  402600:	cbz	x11, 402634 <tigetstr@plt+0x744>
  402604:	ldrb	w11, [x11]
  402608:	cbz	w11, 402634 <tigetstr@plt+0x744>
  40260c:	ldr	x11, [sp, #576]
  402610:	cbz	x11, 402634 <tigetstr@plt+0x744>
  402614:	ldrb	w11, [x11]
  402618:	cbz	w11, 402634 <tigetstr@plt+0x744>
  40261c:	ldr	x11, [sp, #688]
  402620:	cbz	x11, 402634 <tigetstr@plt+0x744>
  402624:	ldrb	w11, [x11]
  402628:	cbz	w11, 402634 <tigetstr@plt+0x744>
  40262c:	orr	w10, w10, #0x4000
  402630:	b	402638 <tigetstr@plt+0x748>
  402634:	and	w10, w10, #0xfffffffb
  402638:	str	w10, [sp, #1756]
  40263c:	ldr	w21, [sp, #180]
  402640:	cbnz	w21, 402650 <tigetstr@plt+0x760>
  402644:	ldr	w11, [sp, #560]
  402648:	sub	w21, w11, #0x1
  40264c:	str	w21, [sp, #180]
  402650:	cmp	w8, #0x2
  402654:	and	w8, w10, #0x8000
  402658:	orr	w9, w8, w9
  40265c:	cset	w22, gt
  402660:	cbz	w9, 402cbc <tigetstr@plt+0xdcc>
  402664:	adrp	x19, 418000 <tigetstr@plt+0x16110>
  402668:	ldr	x23, [x19, #696]
  40266c:	tbnz	w10, #16, 4026e4 <tigetstr@plt+0x7f4>
  402670:	adrp	x1, 403000 <tigetstr@plt+0x1110>
  402674:	add	x1, x1, #0x198
  402678:	mov	w0, #0x3                   	// #3
  40267c:	bl	401b10 <signal@plt>
  402680:	adrp	x1, 403000 <tigetstr@plt+0x1110>
  402684:	add	x1, x1, #0x274
  402688:	mov	w0, #0x2                   	// #2
  40268c:	bl	401b10 <signal@plt>
  402690:	adrp	x1, 403000 <tigetstr@plt+0x1110>
  402694:	add	x1, x1, #0x308
  402698:	mov	w0, #0x1c                  	// #28
  40269c:	bl	401b10 <signal@plt>
  4026a0:	mov	w0, #0x14                  	// #20
  4026a4:	mov	w1, #0x1                   	// #1
  4026a8:	bl	401b10 <signal@plt>
  4026ac:	cbnz	x0, 4026cc <tigetstr@plt+0x7dc>
  4026b0:	adrp	x1, 403000 <tigetstr@plt+0x1110>
  4026b4:	add	x1, x1, #0x390
  4026b8:	mov	w0, #0x14                  	// #20
  4026bc:	bl	401b10 <signal@plt>
  4026c0:	ldr	w8, [sp, #1756]
  4026c4:	eor	w8, w8, #0x2
  4026c8:	str	w8, [sp, #1756]
  4026cc:	add	x2, sp, #0x28
  4026d0:	mov	w0, #0x2                   	// #2
  4026d4:	mov	w1, wzr
  4026d8:	bl	401da0 <tcsetattr@plt>
  4026dc:	ldr	w10, [sp, #1756]
  4026e0:	and	w8, w10, #0x8000
  4026e4:	cbz	w8, 402750 <tigetstr@plt+0x860>
  4026e8:	tbnz	w10, #16, 402758 <tigetstr@plt+0x868>
  4026ec:	mov	x0, x23
  4026f0:	bl	401be0 <getc@plt>
  4026f4:	cmp	w0, #0xc
  4026f8:	b.ne	402764 <tigetstr@plt+0x874>  // b.any
  4026fc:	add	x0, sp, #0x28
  402700:	bl	4034f0 <tigetstr@plt+0x1600>
  402704:	ldr	w8, [sp, #32]
  402708:	cbz	w8, 402790 <tigetstr@plt+0x8a0>
  40270c:	ldr	x0, [sp, #704]
  402710:	bl	401ce0 <free@plt>
  402714:	ldr	x20, [sp, #24]
  402718:	cbz	x20, 402c90 <tigetstr@plt+0xda0>
  40271c:	mov	x0, x20
  402720:	bl	401bf0 <strdup@plt>
  402724:	cbz	x0, 402c80 <tigetstr@plt+0xd90>
  402728:	ldr	x2, [x19, #696]
  40272c:	str	x0, [sp, #704]
  402730:	add	x0, sp, #0x28
  402734:	mov	w3, #0x1                   	// #1
  402738:	mov	x1, x20
  40273c:	bl	40352c <tigetstr@plt+0x163c>
  402740:	ldr	w8, [sp, #1756]
  402744:	lsl	w8, w8, #17
  402748:	add	w21, w21, w8, asr #31
  40274c:	b	4027a8 <tigetstr@plt+0x8b8>
  402750:	mov	w19, w22
  402754:	b	4027cc <tigetstr@plt+0x8dc>
  402758:	ldr	x0, [x19, #696]
  40275c:	bl	403478 <tigetstr@plt+0x1588>
  402760:	b	4027b8 <tigetstr@plt+0x8c8>
  402764:	mov	x1, x23
  402768:	mov	w22, w0
  40276c:	bl	401cf0 <ungetc@plt>
  402770:	cmn	w22, #0x1
  402774:	b.eq	402704 <tigetstr@plt+0x814>  // b.none
  402778:	ldr	w8, [sp, #1756]
  40277c:	tbz	w8, #14, 402704 <tigetstr@plt+0x814>
  402780:	tbz	w8, #2, 4026fc <tigetstr@plt+0x80c>
  402784:	ldr	x0, [sp, #632]
  402788:	bl	401a90 <putp@plt>
  40278c:	b	402704 <tigetstr@plt+0x814>
  402790:	ldr	w8, [sp, #36]
  402794:	cbz	w8, 4027a8 <tigetstr@plt+0x8b8>
  402798:	ldr	x2, [x19, #696]
  40279c:	ldr	w1, [sp, #20]
  4027a0:	add	x0, sp, #0x28
  4027a4:	bl	4037e4 <tigetstr@plt+0x18f4>
  4027a8:	ldr	x1, [x19, #696]
  4027ac:	add	x0, sp, #0x28
  4027b0:	mov	w2, w21
  4027b4:	bl	403850 <tigetstr@plt+0x1960>
  4027b8:	ldr	w8, [sp, #1756]
  4027bc:	mov	w9, #0xffff7eff            	// #-33025
  4027c0:	mov	w19, #0x1                   	// #1
  4027c4:	and	w8, w8, w9
  4027c8:	str	w8, [sp, #1756]
  4027cc:	ldr	w8, [sp, #176]
  4027d0:	ldr	w9, [sp, #208]
  4027d4:	cmp	w8, w9
  4027d8:	b.ge	402c34 <tigetstr@plt+0xd44>  // b.tcont
  4027dc:	add	x9, sp, #0x28
  4027e0:	adrp	x22, 406000 <tigetstr@plt+0x4110>
  4027e4:	adrp	x23, 406000 <tigetstr@plt+0x4110>
  4027e8:	adrp	x24, 406000 <tigetstr@plt+0x4110>
  4027ec:	adrp	x28, 406000 <tigetstr@plt+0x4110>
  4027f0:	adrp	x25, 418000 <tigetstr@plt+0x16110>
  4027f4:	add	x22, x22, #0x914
  4027f8:	add	x23, x23, #0x926
  4027fc:	add	x24, x24, #0x818
  402800:	add	x28, x28, #0x93f
  402804:	mov	x20, #0x7fffffffffffffff    	// #9223372036854775807
  402808:	add	x10, x9, #0x2a0
  40280c:	add	x9, x9, #0xc0
  402810:	stp	x9, x10, [sp]
  402814:	ldr	x9, [sp, #200]
  402818:	sub	x1, x29, #0x88
  40281c:	ldr	x27, [x9, w8, sxtw #3]
  402820:	mov	x0, x27
  402824:	bl	405d48 <tigetstr@plt+0x3e58>
  402828:	cmn	w0, #0x1
  40282c:	b.eq	40285c <tigetstr@plt+0x96c>  // b.none
  402830:	ldur	w8, [x29, #-120]
  402834:	and	w8, w8, #0xf000
  402838:	cmp	w8, #0x4, lsl #12
  40283c:	b.ne	402884 <tigetstr@plt+0x994>  // b.any
  402840:	mov	w2, #0x5                   	// #5
  402844:	mov	x0, xzr
  402848:	mov	x1, x23
  40284c:	bl	401dc0 <dcgettext@plt>
  402850:	mov	x1, x27
  402854:	bl	401e20 <printf@plt>
  402858:	b	402bfc <tigetstr@plt+0xd0c>
  40285c:	ldr	x0, [x25, #688]
  402860:	bl	401d60 <fflush@plt>
  402864:	ldrb	w8, [sp, #1756]
  402868:	tbz	w8, #2, 402874 <tigetstr@plt+0x984>
  40286c:	ldr	x0, [sp, #576]
  402870:	bl	401a90 <putp@plt>
  402874:	mov	w2, #0x5                   	// #5
  402878:	mov	x0, xzr
  40287c:	mov	x1, x22
  402880:	b	402934 <tigetstr@plt+0xa44>
  402884:	mov	x0, x27
  402888:	mov	x1, x24
  40288c:	str	wzr, [sp, #192]
  402890:	str	xzr, [sp, #160]
  402894:	bl	401b30 <fopen@plt>
  402898:	cbz	x0, 402920 <tigetstr@plt+0xa30>
  40289c:	mov	x1, xzr
  4028a0:	mov	w2, wzr
  4028a4:	mov	x26, x0
  4028a8:	bl	401c30 <fseek@plt>
  4028ac:	cbnz	w0, 40296c <tigetstr@plt+0xa7c>
  4028b0:	sub	x0, x29, #0x8c
  4028b4:	mov	w1, #0x2                   	// #2
  4028b8:	mov	w2, #0x1                   	// #1
  4028bc:	mov	x3, x26
  4028c0:	bl	401c70 <fread_unlocked@plt>
  4028c4:	cmp	x0, #0x1
  4028c8:	b.ne	40295c <tigetstr@plt+0xa6c>  // b.any
  4028cc:	ldursb	w8, [x29, #-140]
  4028d0:	ldursb	w9, [x29, #-139]
  4028d4:	add	w8, w8, w9, lsl #8
  4028d8:	sub	w9, w8, #0x105
  4028dc:	cmp	w9, #0x6
  4028e0:	b.hi	402944 <tigetstr@plt+0xa54>  // b.pmore
  4028e4:	mov	w10, #0x1                   	// #1
  4028e8:	lsl	w9, w10, w9
  4028ec:	mov	w10, #0x5d                  	// #93
  4028f0:	tst	w9, w10
  4028f4:	b.eq	402944 <tigetstr@plt+0xa54>  // b.none
  4028f8:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  4028fc:	mov	w2, #0x5                   	// #5
  402900:	mov	x0, xzr
  402904:	add	x1, x1, #0x94e
  402908:	bl	401dc0 <dcgettext@plt>
  40290c:	mov	x1, x27
  402910:	bl	401e20 <printf@plt>
  402914:	mov	x0, x26
  402918:	bl	401b20 <fclose@plt>
  40291c:	b	402bfc <tigetstr@plt+0xd0c>
  402920:	ldr	x0, [x25, #688]
  402924:	bl	401d60 <fflush@plt>
  402928:	mov	w2, #0x5                   	// #5
  40292c:	mov	x0, xzr
  402930:	mov	x1, x28
  402934:	bl	401dc0 <dcgettext@plt>
  402938:	mov	x1, x27
  40293c:	bl	401cb0 <warn@plt>
  402940:	b	402bfc <tigetstr@plt+0xd0c>
  402944:	mov	w9, #0x457f                	// #17791
  402948:	cmp	w8, w9
  40294c:	b.eq	4028f8 <tigetstr@plt+0xa08>  // b.none
  402950:	mov	w9, #0xff65                	// #65381
  402954:	cmp	w8, w9
  402958:	b.eq	4028f8 <tigetstr@plt+0xa08>  // b.none
  40295c:	mov	x0, x26
  402960:	mov	x1, xzr
  402964:	mov	w2, wzr
  402968:	bl	401c30 <fseek@plt>
  40296c:	mov	x0, x26
  402970:	bl	401b00 <fileno@plt>
  402974:	mov	w1, #0x2                   	// #2
  402978:	mov	w2, #0x1                   	// #1
  40297c:	bl	401d30 <fcntl@plt>
  402980:	ldr	x8, [sp, #160]
  402984:	mov	x0, x26
  402988:	add	x8, x8, #0x1
  40298c:	str	x8, [sp, #160]
  402990:	bl	401be0 <getc@plt>
  402994:	ldr	x8, [sp, #160]
  402998:	cmp	w0, #0xc
  40299c:	mov	x1, x26
  4029a0:	cset	w27, eq  // eq = none
  4029a4:	sub	x8, x8, #0x1
  4029a8:	str	x8, [sp, #160]
  4029ac:	bl	401cf0 <ungetc@plt>
  4029b0:	ldur	x8, [x29, #-88]
  4029b4:	str	wzr, [sp, #192]
  4029b8:	cmp	x8, #0x0
  4029bc:	csel	x8, x20, x8, eq  // eq = none
  4029c0:	str	x8, [sp, #168]
  4029c4:	ldr	x8, [sp, #8]
  4029c8:	stp	xzr, xzr, [x8]
  4029cc:	ldr	w8, [sp, #1756]
  4029d0:	tbz	w8, #8, 4029e4 <tigetstr@plt+0xaf4>
  4029d4:	ldr	x0, [sp]
  4029d8:	mov	w1, #0x1                   	// #1
  4029dc:	bl	401a80 <__sigsetjmp@plt>
  4029e0:	ldr	w8, [sp, #1756]
  4029e4:	tbnz	w8, #8, 402a28 <tigetstr@plt+0xb38>
  4029e8:	tbnz	w8, #16, 402ac8 <tigetstr@plt+0xbd8>
  4029ec:	ldr	w8, [sp, #176]
  4029f0:	ldr	w9, [sp, #208]
  4029f4:	cmp	w8, w9
  4029f8:	b.ge	402ac8 <tigetstr@plt+0xbd8>  // b.tcont
  4029fc:	ldr	x0, [sp]
  402a00:	mov	w1, #0x1                   	// #1
  402a04:	bl	401a80 <__sigsetjmp@plt>
  402a08:	ldr	x8, [sp, #200]
  402a0c:	ldrsw	x9, [sp, #176]
  402a10:	add	x0, sp, #0x28
  402a14:	mov	x2, x26
  402a18:	ldr	x1, [x8, x9, lsl #3]
  402a1c:	bl	40405c <tigetstr@plt+0x216c>
  402a20:	mov	w21, w0
  402a24:	b	402ac8 <tigetstr@plt+0xbd8>
  402a28:	and	w8, w8, #0xfffffeff
  402a2c:	str	w8, [sp, #1756]
  402a30:	ldr	w8, [sp, #32]
  402a34:	cbz	w8, 402ab0 <tigetstr@plt+0xbc0>
  402a38:	ldr	x0, [sp, #704]
  402a3c:	bl	401ce0 <free@plt>
  402a40:	ldr	x0, [sp, #24]
  402a44:	cbz	x0, 402c90 <tigetstr@plt+0xda0>
  402a48:	mov	x20, x25
  402a4c:	mov	x25, x28
  402a50:	mov	x28, x22
  402a54:	mov	x22, x24
  402a58:	mov	x24, x23
  402a5c:	mov	w23, w19
  402a60:	mov	x19, x0
  402a64:	bl	401bf0 <strdup@plt>
  402a68:	cbz	x0, 402c80 <tigetstr@plt+0xd90>
  402a6c:	str	x0, [sp, #704]
  402a70:	add	x0, sp, #0x28
  402a74:	mov	w3, #0x1                   	// #1
  402a78:	mov	x1, x19
  402a7c:	mov	x2, x26
  402a80:	bl	40352c <tigetstr@plt+0x163c>
  402a84:	ldr	w8, [sp, #1756]
  402a88:	mov	w19, w23
  402a8c:	mov	x23, x24
  402a90:	mov	x24, x22
  402a94:	lsl	w8, w8, #17
  402a98:	add	w21, w21, w8, asr #31
  402a9c:	mov	x22, x28
  402aa0:	mov	x28, x25
  402aa4:	mov	x25, x20
  402aa8:	mov	x20, #0x7fffffffffffffff    	// #9223372036854775807
  402aac:	b	402ac8 <tigetstr@plt+0xbd8>
  402ab0:	ldr	w8, [sp, #36]
  402ab4:	cbz	w8, 402ac8 <tigetstr@plt+0xbd8>
  402ab8:	ldr	w1, [sp, #20]
  402abc:	add	x0, sp, #0x28
  402ac0:	mov	x2, x26
  402ac4:	bl	4037e4 <tigetstr@plt+0x18f4>
  402ac8:	cbz	w21, 402bd4 <tigetstr@plt+0xce4>
  402acc:	ldr	w8, [sp, #1756]
  402ad0:	and	w9, w8, #0x4000
  402ad4:	orr	w9, w9, w27
  402ad8:	cbz	w9, 402af4 <tigetstr@plt+0xc04>
  402adc:	ldr	x9, [sp, #168]
  402ae0:	cmp	x9, x20
  402ae4:	b.eq	402af4 <tigetstr@plt+0xc04>  // b.none
  402ae8:	tbnz	w8, #2, 402c24 <tigetstr@plt+0xd34>
  402aec:	add	x0, sp, #0x28
  402af0:	bl	4034f0 <tigetstr@plt+0x1600>
  402af4:	cbz	w19, 402b9c <tigetstr@plt+0xcac>
  402af8:	ldr	w8, [sp, #1756]
  402afc:	tbz	w8, #0, 402b10 <tigetstr@plt+0xc20>
  402b00:	add	x0, sp, #0x28
  402b04:	mov	w1, wzr
  402b08:	bl	4049d8 <tigetstr@plt+0x2ae8>
  402b0c:	ldr	w8, [sp, #1756]
  402b10:	tbz	w8, #2, 402b1c <tigetstr@plt+0xc2c>
  402b14:	ldr	x0, [sp, #576]
  402b18:	bl	401a90 <putp@plt>
  402b1c:	ldr	x1, [x25, #688]
  402b20:	adrp	x0, 406000 <tigetstr@plt+0x4110>
  402b24:	add	x0, x0, #0x502
  402b28:	bl	401a30 <fputs@plt>
  402b2c:	ldr	w8, [sp, #188]
  402b30:	cmp	w8, #0xf
  402b34:	b.lt	402b44 <tigetstr@plt+0xc54>  // b.tstop
  402b38:	add	x0, sp, #0x28
  402b3c:	mov	w1, #0xe                   	// #14
  402b40:	bl	4049d8 <tigetstr@plt+0x2ae8>
  402b44:	mov	w0, #0xa                   	// #10
  402b48:	bl	401e70 <putchar@plt>
  402b4c:	ldrb	w8, [sp, #1756]
  402b50:	tbz	w8, #2, 402b5c <tigetstr@plt+0xc6c>
  402b54:	ldr	x0, [sp, #576]
  402b58:	bl	401a90 <putp@plt>
  402b5c:	ldr	x8, [sp, #200]
  402b60:	ldrsw	x9, [sp, #176]
  402b64:	ldr	x0, [x8, x9, lsl #3]
  402b68:	bl	401c60 <puts@plt>
  402b6c:	ldrb	w8, [sp, #1756]
  402b70:	tbz	w8, #2, 402b7c <tigetstr@plt+0xc8c>
  402b74:	ldr	x0, [sp, #576]
  402b78:	bl	401a90 <putp@plt>
  402b7c:	ldr	x1, [x25, #688]
  402b80:	adrp	x0, 406000 <tigetstr@plt+0x4110>
  402b84:	add	x0, x0, #0x511
  402b88:	bl	401a30 <fputs@plt>
  402b8c:	ldr	w8, [sp, #560]
  402b90:	sub	w8, w8, #0x4
  402b94:	cmp	w21, w8
  402b98:	csel	w21, w8, w21, gt
  402b9c:	ldr	w8, [sp, #1756]
  402ba0:	tbnz	w8, #16, 402bcc <tigetstr@plt+0xcdc>
  402ba4:	orr	w8, w8, #0x8000000
  402ba8:	add	x0, sp, #0x28
  402bac:	mov	x1, x26
  402bb0:	mov	w2, w21
  402bb4:	str	w8, [sp, #1756]
  402bb8:	bl	403850 <tigetstr@plt+0x1960>
  402bbc:	ldr	w8, [sp, #1756]
  402bc0:	and	w8, w8, #0xf7ffffff
  402bc4:	str	w8, [sp, #1756]
  402bc8:	b	402bd4 <tigetstr@plt+0xce4>
  402bcc:	mov	x0, x26
  402bd0:	bl	403478 <tigetstr@plt+0x1588>
  402bd4:	ldr	x0, [sp]
  402bd8:	mov	w1, #0x1                   	// #1
  402bdc:	bl	401a80 <__sigsetjmp@plt>
  402be0:	ldr	x0, [x25, #688]
  402be4:	bl	401d60 <fflush@plt>
  402be8:	mov	x0, x26
  402bec:	bl	401b20 <fclose@plt>
  402bf0:	ldr	x8, [sp, #8]
  402bf4:	movi	v0.2d, #0x0
  402bf8:	stp	q0, q0, [x8]
  402bfc:	ldr	w8, [sp, #176]
  402c00:	ldr	w9, [sp, #1756]
  402c04:	ldr	w10, [sp, #208]
  402c08:	add	w8, w8, #0x1
  402c0c:	and	w9, w9, #0xfffffeff
  402c10:	cmp	w8, w10
  402c14:	str	w8, [sp, #176]
  402c18:	str	w9, [sp, #1756]
  402c1c:	b.lt	402814 <tigetstr@plt+0x924>  // b.tstop
  402c20:	b	402c34 <tigetstr@plt+0xd44>
  402c24:	ldr	x0, [sp, #632]
  402c28:	bl	401a90 <putp@plt>
  402c2c:	cbnz	w19, 402af8 <tigetstr@plt+0xc08>
  402c30:	b	402b9c <tigetstr@plt+0xcac>
  402c34:	ldr	x0, [sp, #704]
  402c38:	bl	401ce0 <free@plt>
  402c3c:	ldr	x0, [sp, #24]
  402c40:	bl	401ce0 <free@plt>
  402c44:	ldr	x0, [sp, #544]
  402c48:	bl	401ce0 <free@plt>
  402c4c:	bl	404a60 <tigetstr@plt+0x2b70>
  402c50:	mov	w0, wzr
  402c54:	bl	401a40 <exit@plt>
  402c58:	ldr	x8, [sp, #584]
  402c5c:	str	x8, [sp, #600]
  402c60:	cbz	x8, 402cb0 <tigetstr@plt+0xdc0>
  402c64:	ldr	x8, [sp, #592]
  402c68:	str	x8, [sp, #608]
  402c6c:	cbz	x8, 402cb0 <tigetstr@plt+0xdc0>
  402c70:	ldr	w8, [sp, #1756]
  402c74:	lsr	w9, w8, #21
  402c78:	bfi	w8, w9, #24, #1
  402c7c:	b	40233c <tigetstr@plt+0x44c>
  402c80:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  402c84:	add	x1, x1, #0x8b4
  402c88:	mov	w0, #0x1                   	// #1
  402c8c:	bl	401eb0 <err@plt>
  402c90:	adrp	x0, 406000 <tigetstr@plt+0x4110>
  402c94:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  402c98:	adrp	x3, 406000 <tigetstr@plt+0x4110>
  402c9c:	add	x0, x0, #0x881
  402ca0:	add	x1, x1, #0x885
  402ca4:	add	x3, x3, #0x898
  402ca8:	mov	w2, #0x4a                  	// #74
  402cac:	bl	401e30 <__assert_fail@plt>
  402cb0:	str	x19, [sp, #600]
  402cb4:	str	x19, [sp, #608]
  402cb8:	b	402340 <tigetstr@plt+0x450>
  402cbc:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  402cc0:	add	x1, x1, #0x4d1
  402cc4:	mov	w2, #0x5                   	// #5
  402cc8:	mov	x0, xzr
  402ccc:	bl	401dc0 <dcgettext@plt>
  402cd0:	bl	401d80 <warnx@plt>
  402cd4:	adrp	x8, 418000 <tigetstr@plt+0x16110>
  402cd8:	ldr	x19, [x8, #680]
  402cdc:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  402ce0:	add	x1, x1, #0x4db
  402ce4:	mov	w2, #0x5                   	// #5
  402ce8:	mov	x0, xzr
  402cec:	bl	401dc0 <dcgettext@plt>
  402cf0:	ldr	x2, [x20, #704]
  402cf4:	mov	x1, x0
  402cf8:	mov	x0, x19
  402cfc:	bl	401ea0 <fprintf@plt>
  402d00:	mov	w0, #0x1                   	// #1
  402d04:	bl	401a40 <exit@plt>
  402d08:	bl	402d4c <tigetstr@plt+0xe5c>
  402d0c:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  402d10:	add	x1, x1, #0x4ae
  402d14:	mov	w2, #0x5                   	// #5
  402d18:	mov	x0, xzr
  402d1c:	bl	401dc0 <dcgettext@plt>
  402d20:	adrp	x8, 418000 <tigetstr@plt+0x16110>
  402d24:	ldr	x1, [x8, #704]
  402d28:	adrp	x2, 406000 <tigetstr@plt+0x4110>
  402d2c:	add	x2, x2, #0x4ba
  402d30:	bl	401e20 <printf@plt>
  402d34:	b	402c50 <tigetstr@plt+0xd60>
  402d38:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  402d3c:	add	x1, x1, #0x854
  402d40:	mov	w0, #0x1                   	// #1
  402d44:	mov	x2, x19
  402d48:	bl	401eb0 <err@plt>
  402d4c:	stp	x29, x30, [sp, #-32]!
  402d50:	adrp	x8, 418000 <tigetstr@plt+0x16110>
  402d54:	stp	x20, x19, [sp, #16]
  402d58:	ldr	x19, [x8, #688]
  402d5c:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  402d60:	add	x1, x1, #0x52d
  402d64:	mov	w2, #0x5                   	// #5
  402d68:	mov	x0, xzr
  402d6c:	mov	x29, sp
  402d70:	bl	401dc0 <dcgettext@plt>
  402d74:	mov	x1, x19
  402d78:	bl	401a30 <fputs@plt>
  402d7c:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  402d80:	add	x1, x1, #0x536
  402d84:	mov	w2, #0x5                   	// #5
  402d88:	mov	x0, xzr
  402d8c:	bl	401dc0 <dcgettext@plt>
  402d90:	adrp	x8, 418000 <tigetstr@plt+0x16110>
  402d94:	ldr	x2, [x8, #704]
  402d98:	mov	x1, x0
  402d9c:	mov	x0, x19
  402da0:	bl	401ea0 <fprintf@plt>
  402da4:	adrp	x20, 406000 <tigetstr@plt+0x4110>
  402da8:	add	x20, x20, #0x93d
  402dac:	mov	x0, x20
  402db0:	mov	x1, x19
  402db4:	bl	401a30 <fputs@plt>
  402db8:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  402dbc:	add	x1, x1, #0x54f
  402dc0:	mov	w2, #0x5                   	// #5
  402dc4:	mov	x0, xzr
  402dc8:	bl	401dc0 <dcgettext@plt>
  402dcc:	mov	x1, x19
  402dd0:	bl	401a30 <fputs@plt>
  402dd4:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  402dd8:	add	x1, x1, #0x577
  402ddc:	mov	w2, #0x5                   	// #5
  402de0:	mov	x0, xzr
  402de4:	bl	401dc0 <dcgettext@plt>
  402de8:	mov	x1, x19
  402dec:	bl	401a30 <fputs@plt>
  402df0:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  402df4:	add	x1, x1, #0x582
  402df8:	mov	w2, #0x5                   	// #5
  402dfc:	mov	x0, xzr
  402e00:	bl	401dc0 <dcgettext@plt>
  402e04:	mov	x1, x19
  402e08:	bl	401a30 <fputs@plt>
  402e0c:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  402e10:	add	x1, x1, #0x5b5
  402e14:	mov	w2, #0x5                   	// #5
  402e18:	mov	x0, xzr
  402e1c:	bl	401dc0 <dcgettext@plt>
  402e20:	mov	x1, x19
  402e24:	bl	401a30 <fputs@plt>
  402e28:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  402e2c:	add	x1, x1, #0x5ea
  402e30:	mov	w2, #0x5                   	// #5
  402e34:	mov	x0, xzr
  402e38:	bl	401dc0 <dcgettext@plt>
  402e3c:	mov	x1, x19
  402e40:	bl	401a30 <fputs@plt>
  402e44:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  402e48:	add	x1, x1, #0x617
  402e4c:	mov	w2, #0x5                   	// #5
  402e50:	mov	x0, xzr
  402e54:	bl	401dc0 <dcgettext@plt>
  402e58:	mov	x1, x19
  402e5c:	bl	401a30 <fputs@plt>
  402e60:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  402e64:	add	x1, x1, #0x655
  402e68:	mov	w2, #0x5                   	// #5
  402e6c:	mov	x0, xzr
  402e70:	bl	401dc0 <dcgettext@plt>
  402e74:	mov	x1, x19
  402e78:	bl	401a30 <fputs@plt>
  402e7c:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  402e80:	add	x1, x1, #0x690
  402e84:	mov	w2, #0x5                   	// #5
  402e88:	mov	x0, xzr
  402e8c:	bl	401dc0 <dcgettext@plt>
  402e90:	mov	x1, x19
  402e94:	bl	401a30 <fputs@plt>
  402e98:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  402e9c:	add	x1, x1, #0x6c4
  402ea0:	mov	w2, #0x5                   	// #5
  402ea4:	mov	x0, xzr
  402ea8:	bl	401dc0 <dcgettext@plt>
  402eac:	mov	x1, x19
  402eb0:	bl	401a30 <fputs@plt>
  402eb4:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  402eb8:	add	x1, x1, #0x6e7
  402ebc:	mov	w2, #0x5                   	// #5
  402ec0:	mov	x0, xzr
  402ec4:	bl	401dc0 <dcgettext@plt>
  402ec8:	mov	x1, x19
  402ecc:	bl	401a30 <fputs@plt>
  402ed0:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  402ed4:	add	x1, x1, #0x717
  402ed8:	mov	w2, #0x5                   	// #5
  402edc:	mov	x0, xzr
  402ee0:	bl	401dc0 <dcgettext@plt>
  402ee4:	mov	x1, x19
  402ee8:	bl	401a30 <fputs@plt>
  402eec:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  402ef0:	add	x1, x1, #0x74d
  402ef4:	mov	w2, #0x5                   	// #5
  402ef8:	mov	x0, xzr
  402efc:	bl	401dc0 <dcgettext@plt>
  402f00:	mov	x1, x19
  402f04:	bl	401a30 <fputs@plt>
  402f08:	mov	x0, x20
  402f0c:	mov	x1, x19
  402f10:	bl	401a30 <fputs@plt>
  402f14:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  402f18:	add	x1, x1, #0x79f
  402f1c:	mov	w2, #0x5                   	// #5
  402f20:	mov	x0, xzr
  402f24:	bl	401dc0 <dcgettext@plt>
  402f28:	mov	x1, x0
  402f2c:	adrp	x0, 406000 <tigetstr@plt+0x4110>
  402f30:	add	x0, x0, #0x78b
  402f34:	bl	401e20 <printf@plt>
  402f38:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  402f3c:	add	x1, x1, #0x7c5
  402f40:	mov	w2, #0x5                   	// #5
  402f44:	mov	x0, xzr
  402f48:	bl	401dc0 <dcgettext@plt>
  402f4c:	mov	x1, x0
  402f50:	adrp	x0, 406000 <tigetstr@plt+0x4110>
  402f54:	add	x0, x0, #0x7b1
  402f58:	bl	401e20 <printf@plt>
  402f5c:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  402f60:	add	x1, x1, #0x7d5
  402f64:	mov	w2, #0x5                   	// #5
  402f68:	mov	x0, xzr
  402f6c:	bl	401dc0 <dcgettext@plt>
  402f70:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  402f74:	add	x1, x1, #0x7f0
  402f78:	bl	401e20 <printf@plt>
  402f7c:	mov	w0, wzr
  402f80:	bl	401a40 <exit@plt>
  402f84:	stp	x29, x30, [sp, #-32]!
  402f88:	stp	x20, x19, [sp, #16]
  402f8c:	ldrsw	x8, [x0, #656]
  402f90:	ldr	x9, [x0, #512]
  402f94:	mov	x29, sp
  402f98:	cmp	x9, x8, lsl #2
  402f9c:	b.cs	402fc8 <tigetstr@plt+0x10d8>  // b.hs, b.nlast
  402fa0:	lsl	x8, x8, #2
  402fa4:	mov	x19, x0
  402fa8:	mov	w9, #0x100                 	// #256
  402fac:	cmp	w8, #0x100
  402fb0:	ldr	x0, [x0, #504]
  402fb4:	csel	w8, w8, w9, hi  // hi = pmore
  402fb8:	sxtw	x20, w8
  402fbc:	orr	x1, x20, #0x2
  402fc0:	bl	404bec <tigetstr@plt+0x2cfc>
  402fc4:	stp	x0, x20, [x19, #504]
  402fc8:	ldp	x20, x19, [sp, #16]
  402fcc:	ldp	x29, x30, [sp], #32
  402fd0:	ret
  402fd4:	stp	x29, x30, [sp, #-32]!
  402fd8:	ldrb	w11, [x1]
  402fdc:	str	x19, [sp, #16]
  402fe0:	mov	x29, sp
  402fe4:	cbz	w11, 4030f8 <tigetstr@plt+0x1208>
  402fe8:	adrp	x10, 405000 <tigetstr@plt+0x3110>
  402fec:	mov	w9, wzr
  402ff0:	mov	w8, #0xa                   	// #10
  402ff4:	add	x10, x10, #0xd80
  402ff8:	sxtb	w11, w11
  402ffc:	cmp	w11, #0x55
  403000:	b.gt	403024 <tigetstr@plt+0x1134>
  403004:	cmp	w11, #0x2f
  403008:	b.le	403074 <tigetstr@plt+0x1184>
  40300c:	sub	w12, w11, #0x30
  403010:	cmp	w12, #0xa
  403014:	b.cs	40313c <tigetstr@plt+0x124c>  // b.hs, b.nlast
  403018:	cbz	w9, 403054 <tigetstr@plt+0x1164>
  40301c:	ldr	w12, [x0, #140]
  403020:	b	403064 <tigetstr@plt+0x1174>
  403024:	cmp	w11, #0x6f
  403028:	b.gt	403090 <tigetstr@plt+0x11a0>
  40302c:	sub	w12, w11, #0x63
  403030:	cmp	w12, #0x9
  403034:	b.hi	403104 <tigetstr@plt+0x1214>  // b.pmore
  403038:	adr	x11, 403048 <tigetstr@plt+0x1158>
  40303c:	ldrb	w13, [x10, x12]
  403040:	add	x11, x11, x13, lsl #2
  403044:	br	x11
  403048:	ldr	w11, [x0, #1716]
  40304c:	orr	w11, w11, #0x4
  403050:	b	4030ec <tigetstr@plt+0x11fc>
  403054:	str	wzr, [x0, #140]
  403058:	ldrsb	w11, [x1]
  40305c:	mov	w12, wzr
  403060:	mov	w9, #0x1                   	// #1
  403064:	madd	w11, w12, w8, w11
  403068:	sub	w11, w11, #0x30
  40306c:	str	w11, [x0, #140]
  403070:	b	4030f0 <tigetstr@plt+0x1200>
  403074:	cmp	w11, #0x9
  403078:	b.eq	4030f0 <tigetstr@plt+0x1200>  // b.none
  40307c:	cmp	w11, #0x20
  403080:	b.eq	4030f0 <tigetstr@plt+0x1200>  // b.none
  403084:	cmp	w11, #0x2d
  403088:	b.eq	4030f0 <tigetstr@plt+0x1200>  // b.none
  40308c:	b	40313c <tigetstr@plt+0x124c>
  403090:	cmp	w11, #0x70
  403094:	b.eq	4030ac <tigetstr@plt+0x11bc>  // b.none
  403098:	cmp	w11, #0x73
  40309c:	b.ne	4030c4 <tigetstr@plt+0x11d4>  // b.any
  4030a0:	ldr	w11, [x0, #1716]
  4030a4:	orr	w11, w11, #0x80000
  4030a8:	b	4030ec <tigetstr@plt+0x11fc>
  4030ac:	ldr	w11, [x0, #1716]
  4030b0:	orr	w11, w11, #0x4000
  4030b4:	b	4030ec <tigetstr@plt+0x11fc>
  4030b8:	ldr	w11, [x0, #1716]
  4030bc:	and	w11, w11, #0xffbfffff
  4030c0:	b	4030ec <tigetstr@plt+0x11fc>
  4030c4:	cmp	w11, #0x75
  4030c8:	b.ne	40313c <tigetstr@plt+0x124c>  // b.any
  4030cc:	ldr	w11, [x0, #1716]
  4030d0:	and	w11, w11, #0xffffffdf
  4030d4:	b	4030ec <tigetstr@plt+0x11fc>
  4030d8:	ldr	w11, [x0, #1716]
  4030dc:	orr	w11, w11, #0x800000
  4030e0:	b	4030ec <tigetstr@plt+0x11fc>
  4030e4:	ldr	w11, [x0, #1716]
  4030e8:	and	w11, w11, #0xfffffdff
  4030ec:	str	w11, [x0, #1716]
  4030f0:	ldrb	w11, [x1, #1]!
  4030f4:	cbnz	w11, 402ff8 <tigetstr@plt+0x1108>
  4030f8:	ldr	x19, [sp, #16]
  4030fc:	ldp	x29, x30, [sp], #32
  403100:	ret
  403104:	cmp	w11, #0x56
  403108:	b.ne	40313c <tigetstr@plt+0x124c>  // b.any
  40310c:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  403110:	add	x1, x1, #0x4ae
  403114:	mov	w2, #0x5                   	// #5
  403118:	mov	x0, xzr
  40311c:	bl	401dc0 <dcgettext@plt>
  403120:	adrp	x8, 418000 <tigetstr@plt+0x16110>
  403124:	ldr	x1, [x8, #704]
  403128:	adrp	x2, 406000 <tigetstr@plt+0x4110>
  40312c:	add	x2, x2, #0x4ba
  403130:	bl	401e20 <printf@plt>
  403134:	mov	w0, wzr
  403138:	bl	401a40 <exit@plt>
  40313c:	adrp	x8, 406000 <tigetstr@plt+0x4110>
  403140:	add	x8, x8, #0x86e
  403144:	mov	w2, #0x5                   	// #5
  403148:	mov	x0, xzr
  40314c:	mov	x19, x1
  403150:	mov	x1, x8
  403154:	bl	401dc0 <dcgettext@plt>
  403158:	mov	x1, x19
  40315c:	bl	401d80 <warnx@plt>
  403160:	adrp	x8, 418000 <tigetstr@plt+0x16110>
  403164:	ldr	x19, [x8, #680]
  403168:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  40316c:	add	x1, x1, #0x4db
  403170:	mov	w2, #0x5                   	// #5
  403174:	mov	x0, xzr
  403178:	bl	401dc0 <dcgettext@plt>
  40317c:	adrp	x8, 418000 <tigetstr@plt+0x16110>
  403180:	ldr	x2, [x8, #704]
  403184:	mov	x1, x0
  403188:	mov	x0, x19
  40318c:	bl	401ea0 <fprintf@plt>
  403190:	mov	w0, #0x1                   	// #1
  403194:	bl	401a40 <exit@plt>
  403198:	stp	x29, x30, [sp, #-32]!
  40319c:	mov	w0, #0x3                   	// #3
  4031a0:	mov	w1, #0x1                   	// #1
  4031a4:	stp	x20, x19, [sp, #16]
  4031a8:	mov	x29, sp
  4031ac:	bl	401b10 <signal@plt>
  4031b0:	adrp	x20, 418000 <tigetstr@plt+0x16110>
  4031b4:	ldr	x8, [x20, #720]
  4031b8:	ldr	w8, [x8, #1716]
  4031bc:	tbnz	w8, #26, 4031e0 <tigetstr@plt+0x12f0>
  4031c0:	mov	w0, #0xa                   	// #10
  4031c4:	bl	401e70 <putchar@plt>
  4031c8:	ldr	x8, [x20, #720]
  4031cc:	ldr	w9, [x8, #1716]
  4031d0:	tbz	w9, #20, 403254 <tigetstr@plt+0x1364>
  4031d4:	orr	w9, w9, #0x1000
  4031d8:	str	w9, [x8, #1716]
  4031dc:	b	4031f4 <tigetstr@plt+0x1304>
  4031e0:	mov	w9, #0x2000                	// #8192
  4031e4:	movk	w9, #0x80, lsl #16
  4031e8:	and	w8, w8, w9
  4031ec:	cmp	w8, #0x2, lsl #12
  4031f0:	b.eq	40320c <tigetstr@plt+0x131c>  // b.none
  4031f4:	ldp	x20, x19, [sp, #16]
  4031f8:	adrp	x1, 403000 <tigetstr@plt+0x1110>
  4031fc:	add	x1, x1, #0x198
  403200:	mov	w0, #0x3                   	// #3
  403204:	ldp	x29, x30, [sp], #32
  403208:	b	401b10 <signal@plt>
  40320c:	adrp	x8, 418000 <tigetstr@plt+0x16110>
  403210:	ldr	x19, [x8, #680]
  403214:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  403218:	add	x1, x1, #0x8cc
  40321c:	mov	w2, #0x5                   	// #5
  403220:	mov	x0, xzr
  403224:	bl	401dc0 <dcgettext@plt>
  403228:	mov	x1, x0
  40322c:	mov	x0, x19
  403230:	bl	401ea0 <fprintf@plt>
  403234:	ldr	x8, [x20, #720]
  403238:	ldr	w9, [x8, #148]
  40323c:	ldr	w10, [x8, #1716]
  403240:	add	w9, w9, w0
  403244:	and	w10, w10, #0xffffdfff
  403248:	str	w9, [x8, #148]
  40324c:	str	w10, [x8, #1716]
  403250:	b	4031f4 <tigetstr@plt+0x1304>
  403254:	adrp	x1, 403000 <tigetstr@plt+0x1110>
  403258:	add	x1, x1, #0x198
  40325c:	mov	w0, #0x3                   	// #3
  403260:	bl	401b10 <signal@plt>
  403264:	ldr	x8, [x20, #720]
  403268:	mov	w1, #0x1                   	// #1
  40326c:	add	x0, x8, #0xc0
  403270:	bl	401d10 <siglongjmp@plt>
  403274:	stp	x29, x30, [sp, #-32]!
  403278:	mov	w0, #0x2                   	// #2
  40327c:	mov	w1, #0x1                   	// #1
  403280:	str	x19, [sp, #16]
  403284:	mov	x29, sp
  403288:	bl	401b10 <signal@plt>
  40328c:	bl	404a60 <tigetstr@plt+0x2b70>
  403290:	adrp	x19, 418000 <tigetstr@plt+0x16110>
  403294:	ldr	x0, [x19, #720]
  403298:	ldrb	w8, [x0, #1716]
  40329c:	tbnz	w8, #2, 4032b4 <tigetstr@plt+0x13c4>
  4032a0:	ldr	w8, [x0, #148]
  4032a4:	cmp	w8, #0x1
  4032a8:	b.lt	4032d8 <tigetstr@plt+0x13e8>  // b.tstop
  4032ac:	bl	404c28 <tigetstr@plt+0x2d38>
  4032b0:	b	4032c8 <tigetstr@plt+0x13d8>
  4032b4:	mov	w0, #0xd                   	// #13
  4032b8:	bl	401e70 <putchar@plt>
  4032bc:	ldr	x8, [x19, #720]
  4032c0:	ldr	x0, [x8, #536]
  4032c4:	bl	401a90 <putp@plt>
  4032c8:	adrp	x8, 418000 <tigetstr@plt+0x16110>
  4032cc:	ldr	x0, [x8, #688]
  4032d0:	bl	401d60 <fflush@plt>
  4032d4:	b	4032e8 <tigetstr@plt+0x13f8>
  4032d8:	adrp	x8, 418000 <tigetstr@plt+0x16110>
  4032dc:	ldr	x1, [x8, #680]
  4032e0:	mov	w0, #0xa                   	// #10
  4032e4:	bl	401ac0 <fputc@plt>
  4032e8:	ldr	x8, [x19, #720]
  4032ec:	ldr	x0, [x8, #664]
  4032f0:	bl	401ce0 <free@plt>
  4032f4:	ldr	x8, [x19, #720]
  4032f8:	ldr	x0, [x8, #504]
  4032fc:	bl	401ce0 <free@plt>
  403300:	mov	w0, wzr
  403304:	bl	401a10 <_exit@plt>
  403308:	sub	sp, sp, #0x20
  40330c:	mov	w0, #0x1c                  	// #28
  403310:	mov	w1, #0x1                   	// #1
  403314:	stp	x29, x30, [sp, #16]
  403318:	add	x29, sp, #0x10
  40331c:	bl	401b10 <signal@plt>
  403320:	add	x2, sp, #0x8
  403324:	mov	w0, #0x1                   	// #1
  403328:	mov	w1, #0x5413                	// #21523
  40332c:	bl	401ec0 <ioctl@plt>
  403330:	cmn	w0, #0x1
  403334:	b.eq	403374 <tigetstr@plt+0x1484>  // b.none
  403338:	ldrh	w9, [sp, #8]
  40333c:	adrp	x8, 418000 <tigetstr@plt+0x16110>
  403340:	cbz	w9, 403364 <tigetstr@plt+0x1474>
  403344:	ldr	x10, [x8, #720]
  403348:	lsr	w11, w9, #1
  40334c:	cmp	w9, #0x4
  403350:	sub	w11, w11, #0x1
  403354:	sub	w12, w9, #0x1
  403358:	csinc	w11, w11, wzr, cs  // cs = hs, nlast
  40335c:	str	w9, [x10, #520]
  403360:	stp	w12, w11, [x10, #140]
  403364:	ldrh	w9, [sp, #10]
  403368:	cbz	w9, 403374 <tigetstr@plt+0x1484>
  40336c:	ldr	x8, [x8, #720]
  403370:	str	w9, [x8, #656]
  403374:	adrp	x1, 403000 <tigetstr@plt+0x1110>
  403378:	add	x1, x1, #0x308
  40337c:	mov	w0, #0x1c                  	// #28
  403380:	bl	401b10 <signal@plt>
  403384:	ldp	x29, x30, [sp, #16]
  403388:	add	sp, sp, #0x20
  40338c:	ret
  403390:	sub	sp, sp, #0x120
  403394:	mov	w0, #0x16                  	// #22
  403398:	mov	w1, #0x1                   	// #1
  40339c:	stp	x29, x30, [sp, #256]
  4033a0:	stp	x28, x19, [sp, #272]
  4033a4:	add	x29, sp, #0x100
  4033a8:	bl	401b10 <signal@plt>
  4033ac:	bl	404a60 <tigetstr@plt+0x2b70>
  4033b0:	adrp	x8, 418000 <tigetstr@plt+0x16110>
  4033b4:	ldr	x0, [x8, #688]
  4033b8:	bl	401d60 <fflush@plt>
  4033bc:	mov	w0, #0x16                  	// #22
  4033c0:	mov	x1, xzr
  4033c4:	bl	401b10 <signal@plt>
  4033c8:	mov	w0, #0x14                  	// #20
  4033cc:	mov	x1, xzr
  4033d0:	bl	401b10 <signal@plt>
  4033d4:	add	x0, sp, #0x80
  4033d8:	bl	401b80 <sigemptyset@plt>
  4033dc:	add	x0, sp, #0x80
  4033e0:	mov	w1, #0x14                  	// #20
  4033e4:	bl	401e10 <sigaddset@plt>
  4033e8:	add	x1, sp, #0x80
  4033ec:	mov	x2, sp
  4033f0:	mov	w0, #0x1                   	// #1
  4033f4:	bl	401a70 <sigprocmask@plt>
  4033f8:	mov	w1, #0x14                  	// #20
  4033fc:	mov	w0, wzr
  403400:	bl	401ad0 <kill@plt>
  403404:	mov	x1, sp
  403408:	mov	w0, #0x2                   	// #2
  40340c:	mov	x2, xzr
  403410:	bl	401a70 <sigprocmask@plt>
  403414:	adrp	x1, 403000 <tigetstr@plt+0x1110>
  403418:	add	x1, x1, #0x390
  40341c:	mov	w0, #0x14                  	// #20
  403420:	bl	401b10 <signal@plt>
  403424:	adrp	x19, 418000 <tigetstr@plt+0x16110>
  403428:	ldr	x2, [x19, #720]
  40342c:	mov	w9, #0xfffffff5            	// #-11
  403430:	mov	w10, #0x100                 	// #256
  403434:	mov	w0, #0x2                   	// #2
  403438:	ldr	w8, [x2, #12]
  40343c:	mov	w1, wzr
  403440:	strh	w10, [x2, #22]
  403444:	and	w8, w8, w9
  403448:	str	w8, [x2, #12]
  40344c:	bl	401da0 <tcsetattr@plt>
  403450:	ldr	x8, [x19, #720]
  403454:	ldrb	w9, [x8, #1719]
  403458:	tbnz	w9, #2, 40346c <tigetstr@plt+0x157c>
  40345c:	ldp	x28, x19, [sp, #272]
  403460:	ldp	x29, x30, [sp, #256]
  403464:	add	sp, sp, #0x120
  403468:	ret
  40346c:	add	x0, x8, #0xc0
  403470:	mov	w1, #0x1                   	// #1
  403474:	bl	401d10 <siglongjmp@plt>
  403478:	stp	x29, x30, [sp, #-48]!
  40347c:	str	x28, [sp, #16]
  403480:	stp	x20, x19, [sp, #32]
  403484:	mov	x29, sp
  403488:	sub	sp, sp, #0x2, lsl #12
  40348c:	mov	x19, x0
  403490:	mov	x0, sp
  403494:	mov	w1, #0x1                   	// #1
  403498:	mov	w2, #0x2000                	// #8192
  40349c:	mov	x3, x19
  4034a0:	bl	401cd0 <fread@plt>
  4034a4:	cbz	x0, 4034dc <tigetstr@plt+0x15ec>
  4034a8:	mov	x2, x0
  4034ac:	adrp	x20, 418000 <tigetstr@plt+0x16110>
  4034b0:	ldr	x3, [x20, #688]
  4034b4:	mov	x0, sp
  4034b8:	mov	w1, #0x1                   	// #1
  4034bc:	bl	401d20 <fwrite@plt>
  4034c0:	mov	x0, sp
  4034c4:	mov	w1, #0x1                   	// #1
  4034c8:	mov	w2, #0x2000                	// #8192
  4034cc:	mov	x3, x19
  4034d0:	bl	401cd0 <fread@plt>
  4034d4:	mov	x2, x0
  4034d8:	cbnz	x0, 4034b0 <tigetstr@plt+0x15c0>
  4034dc:	add	sp, sp, #0x2, lsl #12
  4034e0:	ldp	x20, x19, [sp, #32]
  4034e4:	ldr	x28, [sp, #16]
  4034e8:	ldp	x29, x30, [sp], #48
  4034ec:	ret
  4034f0:	stp	x29, x30, [sp, #-32]!
  4034f4:	str	x19, [sp, #16]
  4034f8:	mov	x19, x0
  4034fc:	ldr	x0, [x0, #528]
  403500:	mov	x29, sp
  403504:	cbz	x0, 403520 <tigetstr@plt+0x1630>
  403508:	ldrb	w8, [x19, #1717]
  40350c:	tbnz	w8, #3, 403520 <tigetstr@plt+0x1630>
  403510:	bl	401a90 <putp@plt>
  403514:	mov	w0, #0xd                   	// #13
  403518:	bl	401e70 <putchar@plt>
  40351c:	str	wzr, [x19, #148]
  403520:	ldr	x19, [sp, #16]
  403524:	ldp	x29, x30, [sp], #32
  403528:	ret
  40352c:	sub	sp, sp, #0xf0
  403530:	stp	x29, x30, [sp, #144]
  403534:	stp	x28, x27, [sp, #160]
  403538:	stp	x26, x25, [sp, #176]
  40353c:	stp	x24, x23, [sp, #192]
  403540:	stp	x22, x21, [sp, #208]
  403544:	stp	x20, x19, [sp, #224]
  403548:	ldrsw	x24, [x0, #152]
  40354c:	ldr	x21, [x0, #120]
  403550:	mov	x19, x0
  403554:	add	x29, sp, #0x90
  403558:	str	x24, [x0, #680]
  40355c:	str	x21, [x0, #672]
  403560:	cbz	x1, 40379c <tigetstr@plt+0x18ac>
  403564:	mov	x20, x2
  403568:	sub	x0, x29, #0x40
  40356c:	mov	w2, #0x8                   	// #8
  403570:	mov	w22, w3
  403574:	bl	401df0 <regcomp@plt>
  403578:	cbnz	w0, 403758 <tigetstr@plt+0x1868>
  40357c:	mov	x0, x20
  403580:	bl	401c50 <feof@plt>
  403584:	cbnz	w0, 40363c <tigetstr@plt+0x174c>
  403588:	mov	w25, wzr
  40358c:	mov	x26, x21
  403590:	mov	x27, x21
  403594:	mov	x23, x27
  403598:	mov	x27, x26
  40359c:	ldr	x26, [x19, #120]
  4035a0:	mov	x0, x19
  4035a4:	bl	402f84 <tigetstr@plt+0x1094>
  4035a8:	ldr	x28, [x19, #504]
  4035ac:	ldr	x8, [x19, #120]
  4035b0:	mov	x0, x20
  4035b4:	add	x8, x8, #0x1
  4035b8:	str	x8, [x19, #120]
  4035bc:	bl	401be0 <getc@plt>
  4035c0:	cmn	w0, #0x1
  4035c4:	b.eq	403600 <tigetstr@plt+0x1710>  // b.none
  4035c8:	cmp	w0, #0xa
  4035cc:	b.eq	4035f4 <tigetstr@plt+0x1704>  // b.none
  4035d0:	ldp	x8, x9, [x19, #504]
  4035d4:	sub	x8, x28, x8
  4035d8:	sub	x9, x9, #0x1
  4035dc:	cmp	x8, x9
  4035e0:	b.cs	4035ec <tigetstr@plt+0x16fc>  // b.hs, b.nlast
  4035e4:	strb	w0, [x28], #1
  4035e8:	b	4035ac <tigetstr@plt+0x16bc>
  4035ec:	cmp	w0, #0xa
  4035f0:	b.ne	403600 <tigetstr@plt+0x1710>  // b.any
  4035f4:	ldr	w8, [x19, #152]
  4035f8:	add	w8, w8, #0x1
  4035fc:	str	w8, [x19, #152]
  403600:	strb	wzr, [x28]
  403604:	ldr	x1, [x19, #504]
  403608:	sub	x0, x29, #0x40
  40360c:	mov	x2, xzr
  403610:	mov	x3, xzr
  403614:	mov	w4, wzr
  403618:	add	w28, w25, #0x1
  40361c:	bl	401dd0 <regexec@plt>
  403620:	cbnz	w0, 40362c <tigetstr@plt+0x173c>
  403624:	subs	w22, w22, #0x1
  403628:	b.eq	403670 <tigetstr@plt+0x1780>  // b.none
  40362c:	mov	x0, x20
  403630:	bl	401c50 <feof@plt>
  403634:	mov	w25, w28
  403638:	cbz	w0, 403594 <tigetstr@plt+0x16a4>
  40363c:	sub	x0, x29, #0x40
  403640:	bl	401de0 <regfree@plt>
  403644:	mov	x0, x20
  403648:	bl	401c50 <feof@plt>
  40364c:	cbnz	w0, 403770 <tigetstr@plt+0x1880>
  403650:	ldp	x20, x19, [sp, #224]
  403654:	ldp	x22, x21, [sp, #208]
  403658:	ldp	x24, x23, [sp, #192]
  40365c:	ldp	x26, x25, [sp, #176]
  403660:	ldp	x28, x27, [sp, #160]
  403664:	ldp	x29, x30, [sp, #144]
  403668:	add	sp, sp, #0xf0
  40366c:	ret
  403670:	cmp	w25, #0x2
  403674:	b.hi	403684 <tigetstr@plt+0x1794>  // b.pmore
  403678:	cbz	w25, 4036bc <tigetstr@plt+0x17cc>
  40367c:	ldrb	w8, [x19, #1717]
  403680:	tbz	w8, #7, 4036bc <tigetstr@plt+0x17cc>
  403684:	mov	w0, #0xa                   	// #10
  403688:	bl	401e70 <putchar@plt>
  40368c:	ldrb	w8, [x19, #1716]
  403690:	tbz	w8, #2, 40369c <tigetstr@plt+0x17ac>
  403694:	ldr	x0, [x19, #536]
  403698:	bl	401a90 <putp@plt>
  40369c:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  4036a0:	add	x1, x1, #0x8e1
  4036a4:	mov	w2, #0x5                   	// #5
  4036a8:	mov	x0, xzr
  4036ac:	bl	401dc0 <dcgettext@plt>
  4036b0:	adrp	x8, 418000 <tigetstr@plt+0x16110>
  4036b4:	ldr	x1, [x8, #688]
  4036b8:	bl	401a30 <fputs@plt>
  4036bc:	ldrb	w8, [x19, #1717]
  4036c0:	tbnz	w8, #7, 403708 <tigetstr@plt+0x1818>
  4036c4:	ldr	w8, [x19, #152]
  4036c8:	cmp	w25, #0x1
  4036cc:	mov	w9, #0x3                   	// #3
  4036d0:	csel	w9, w9, w28, hi  // hi = pmore
  4036d4:	sub	w8, w8, w9
  4036d8:	mov	x0, x20
  4036dc:	mov	x1, x23
  4036e0:	mov	w2, wzr
  4036e4:	str	w8, [x19, #152]
  4036e8:	str	x23, [x19, #120]
  4036ec:	bl	401c30 <fseek@plt>
  4036f0:	ldr	w8, [x19, #1716]
  4036f4:	tbz	w8, #14, 40363c <tigetstr@plt+0x174c>
  4036f8:	tbnz	w8, #2, 403728 <tigetstr@plt+0x1838>
  4036fc:	mov	x0, x19
  403700:	bl	4034f0 <tigetstr@plt+0x1600>
  403704:	b	40363c <tigetstr@plt+0x174c>
  403708:	mov	x0, x19
  40370c:	bl	404c28 <tigetstr@plt+0x2d38>
  403710:	ldr	w8, [x19, #1716]
  403714:	tbz	w8, #14, 40374c <tigetstr@plt+0x185c>
  403718:	tbnz	w8, #2, 40373c <tigetstr@plt+0x184c>
  40371c:	mov	x0, x19
  403720:	bl	4034f0 <tigetstr@plt+0x1600>
  403724:	b	40374c <tigetstr@plt+0x185c>
  403728:	ldr	x0, [x19, #592]
  40372c:	bl	401a90 <putp@plt>
  403730:	ldr	x0, [x19, #536]
  403734:	bl	401a90 <putp@plt>
  403738:	b	40363c <tigetstr@plt+0x174c>
  40373c:	ldr	x0, [x19, #592]
  403740:	bl	401a90 <putp@plt>
  403744:	ldr	x0, [x19, #536]
  403748:	bl	401a90 <putp@plt>
  40374c:	ldr	x0, [x19, #504]
  403750:	bl	401c60 <puts@plt>
  403754:	b	40363c <tigetstr@plt+0x174c>
  403758:	sub	x1, x29, #0x40
  40375c:	mov	x2, sp
  403760:	mov	w3, #0x50                  	// #80
  403764:	bl	401e50 <regerror@plt>
  403768:	mov	x1, sp
  40376c:	b	4037b4 <tigetstr@plt+0x18c4>
  403770:	ldrb	w8, [x19, #1717]
  403774:	tbnz	w8, #7, 4037bc <tigetstr@plt+0x18cc>
  403778:	mov	x0, x20
  40377c:	mov	x1, x21
  403780:	mov	w2, wzr
  403784:	str	w24, [x19, #152]
  403788:	str	x21, [x19, #120]
  40378c:	bl	401c30 <fseek@plt>
  403790:	ldr	x0, [x19, #664]
  403794:	bl	401ce0 <free@plt>
  403798:	str	xzr, [x19, #664]
  40379c:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  4037a0:	add	x1, x1, #0x902
  4037a4:	mov	w2, #0x5                   	// #5
  4037a8:	mov	x0, xzr
  4037ac:	bl	401dc0 <dcgettext@plt>
  4037b0:	mov	x1, x0
  4037b4:	mov	x0, x19
  4037b8:	bl	404c6c <tigetstr@plt+0x2d7c>
  4037bc:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  4037c0:	add	x1, x1, #0x8ee
  4037c4:	mov	w2, #0x5                   	// #5
  4037c8:	mov	x0, xzr
  4037cc:	bl	401dc0 <dcgettext@plt>
  4037d0:	adrp	x8, 418000 <tigetstr@plt+0x16110>
  4037d4:	ldr	x1, [x8, #688]
  4037d8:	bl	401a30 <fputs@plt>
  4037dc:	mov	w0, wzr
  4037e0:	bl	403274 <tigetstr@plt+0x1384>
  4037e4:	stp	x29, x30, [sp, #-48]!
  4037e8:	cmp	w1, #0x1
  4037ec:	str	x21, [sp, #16]
  4037f0:	stp	x20, x19, [sp, #32]
  4037f4:	mov	x29, sp
  4037f8:	b.lt	403840 <tigetstr@plt+0x1950>  // b.tstop
  4037fc:	mov	x19, x2
  403800:	mov	w20, w1
  403804:	mov	x21, x0
  403808:	ldr	x8, [x21, #120]
  40380c:	mov	x0, x19
  403810:	add	x8, x8, #0x1
  403814:	str	x8, [x21, #120]
  403818:	bl	401be0 <getc@plt>
  40381c:	cmn	w0, #0x1
  403820:	b.eq	403840 <tigetstr@plt+0x1950>  // b.none
  403824:	cmp	w0, #0xa
  403828:	b.ne	403808 <tigetstr@plt+0x1918>  // b.any
  40382c:	ldr	w8, [x21, #152]
  403830:	subs	w20, w20, #0x1
  403834:	add	w8, w8, #0x1
  403838:	str	w8, [x21, #152]
  40383c:	b.gt	403808 <tigetstr@plt+0x1918>
  403840:	ldp	x20, x19, [sp, #32]
  403844:	ldr	x21, [sp, #16]
  403848:	ldp	x29, x30, [sp], #48
  40384c:	ret
  403850:	sub	sp, sp, #0xc0
  403854:	stp	x29, x30, [sp, #96]
  403858:	add	x29, sp, #0x60
  40385c:	sub	x8, x29, #0x20
  403860:	stp	x24, x23, [sp, #144]
  403864:	stp	x22, x21, [sp, #160]
  403868:	stp	x20, x19, [sp, #176]
  40386c:	mov	w20, w2
  403870:	mov	x21, x1
  403874:	mov	x19, x0
  403878:	add	x9, x0, #0xc0
  40387c:	mov	w23, #0x20                  	// #32
  403880:	orr	x8, x8, #0x1
  403884:	stp	x28, x27, [sp, #112]
  403888:	stp	x26, x25, [sp, #128]
  40388c:	stp	x8, x9, [sp, #40]
  403890:	stur	x1, [x29, #-40]
  403894:	ldr	w8, [x19, #1716]
  403898:	cmp	w20, #0x1
  40389c:	b.lt	403f24 <tigetstr@plt+0x2034>  // b.tstop
  4038a0:	str	w20, [sp, #36]
  4038a4:	tbnz	w8, #12, 403f24 <tigetstr@plt+0x2034>
  4038a8:	ldr	x8, [x19, #120]
  4038ac:	mov	x0, x19
  4038b0:	stur	xzr, [x29, #-16]
  4038b4:	str	x8, [sp, #24]
  4038b8:	bl	402f84 <tigetstr@plt+0x1094>
  4038bc:	ldr	x8, [x19, #120]
  4038c0:	ldr	x27, [x19, #504]
  4038c4:	mov	x0, x21
  4038c8:	add	x8, x8, #0x1
  4038cc:	str	x8, [x19, #120]
  4038d0:	bl	401be0 <getc@plt>
  4038d4:	mov	w26, w0
  4038d8:	cmp	w0, #0xa
  4038dc:	b.ne	403910 <tigetstr@plt+0x1a20>  // b.any
  4038e0:	adrp	x8, 418000 <tigetstr@plt+0x16110>
  4038e4:	ldr	w8, [x8, #728]
  4038e8:	cbz	w8, 403910 <tigetstr@plt+0x1a20>
  4038ec:	ldr	w8, [x19, #152]
  4038f0:	ldr	x9, [x19, #120]
  4038f4:	mov	x0, x21
  4038f8:	add	w8, w8, #0x1
  4038fc:	add	x9, x9, #0x1
  403900:	str	w8, [x19, #152]
  403904:	str	x9, [x19, #120]
  403908:	bl	401be0 <getc@plt>
  40390c:	mov	w26, w0
  403910:	ldp	x8, x9, [x19, #504]
  403914:	add	x8, x9, x8
  403918:	sub	x8, x8, #0x1
  40391c:	cmp	x27, x8
  403920:	b.cs	403d7c <tigetstr@plt+0x1e8c>  // b.hs, b.nlast
  403924:	mov	w22, wzr
  403928:	mov	x24, xzr
  40392c:	mov	w25, wzr
  403930:	mov	x20, x27
  403934:	cbz	w22, 4039ec <tigetstr@plt+0x1afc>
  403938:	ldr	w8, [x19, #1716]
  40393c:	tbz	w8, #9, 4039ec <tigetstr@plt+0x1afc>
  403940:	bl	401d00 <__ctype_get_mb_cur_max@plt>
  403944:	cmp	x0, #0x2
  403948:	b.cc	4039ec <tigetstr@plt+0x1afc>  // b.lo, b.ul, b.last
  40394c:	ldr	x8, [sp, #24]
  403950:	ldur	x22, [x29, #-16]
  403954:	sub	x9, x29, #0x20
  403958:	add	x21, x9, x24
  40395c:	add	x8, x24, x8
  403960:	add	w9, w25, w24
  403964:	mov	x23, xzr
  403968:	mov	x28, xzr
  40396c:	strb	w26, [x21]
  403970:	add	w9, w9, #0x1
  403974:	add	x8, x8, #0x1
  403978:	mov	w26, w25
  40397c:	str	w9, [sp, #12]
  403980:	str	x8, [sp, #16]
  403984:	add	x8, x24, x28
  403988:	add	x2, x8, #0x1
  40398c:	sub	x0, x29, #0x4
  403990:	sub	x1, x29, #0x20
  403994:	sub	x3, x29, #0x10
  403998:	bl	4019e0 <mbrtowc@plt>
  40399c:	cmn	x0, #0x1
  4039a0:	b.ne	403b00 <tigetstr@plt+0x1c10>  // b.any
  4039a4:	ldurb	w8, [x29, #-32]
  4039a8:	add	w9, w26, w23
  4039ac:	add	w9, w9, #0x1
  4039b0:	strb	w8, [x20, x23]
  4039b4:	stur	x22, [x29, #-16]
  4039b8:	ldr	w8, [x19, #656]
  4039bc:	cmp	w9, w8
  4039c0:	b.ge	403b30 <tigetstr@plt+0x1c40>  // b.tcont
  4039c4:	ldr	x1, [sp, #40]
  4039c8:	add	x27, x24, x28
  4039cc:	sub	x0, x29, #0x20
  4039d0:	mov	x2, x27
  4039d4:	bl	401a00 <memmove@plt>
  4039d8:	cbz	x27, 403b74 <tigetstr@plt+0x1c84>
  4039dc:	strb	wzr, [x21, x28]
  4039e0:	sub	x28, x28, #0x1
  4039e4:	add	x23, x23, #0x1
  4039e8:	b	403984 <tigetstr@plt+0x1a94>
  4039ec:	cmp	w26, #0xa
  4039f0:	b.eq	403e84 <tigetstr@plt+0x1f94>  // b.none
  4039f4:	cmn	w26, #0x1
  4039f8:	b.eq	403e98 <tigetstr@plt+0x1fa8>  // b.none
  4039fc:	mov	x27, x20
  403a00:	cmp	w26, #0x9
  403a04:	strb	w26, [x27], #1
  403a08:	b.ne	403a4c <tigetstr@plt+0x1b5c>  // b.any
  403a0c:	ldr	w8, [x19, #1716]
  403a10:	tbnz	w8, #10, 403a64 <tigetstr@plt+0x1b74>
  403a14:	orr	w8, w25, #0xfffffff8
  403a18:	sub	w8, w25, w8
  403a1c:	ldp	x9, x10, [x19, #504]
  403a20:	add	x9, x10, x9
  403a24:	sub	x9, x9, #0x1
  403a28:	cmp	x20, x9
  403a2c:	b.cs	403adc <tigetstr@plt+0x1bec>  // b.hs, b.nlast
  403a30:	add	w25, w25, #0x1
  403a34:	tst	w25, #0x7
  403a38:	strb	w23, [x20], #1
  403a3c:	b.ne	403a1c <tigetstr@plt+0x1b2c>  // b.any
  403a40:	mov	x27, x20
  403a44:	mov	w25, w8
  403a48:	b	403ae0 <tigetstr@plt+0x1bf0>
  403a4c:	subs	w8, w25, #0x1
  403a50:	b.lt	403a90 <tigetstr@plt+0x1ba0>  // b.tstop
  403a54:	cmp	w26, #0x8
  403a58:	b.ne	403a90 <tigetstr@plt+0x1ba0>  // b.any
  403a5c:	mov	w25, w8
  403a60:	b	403c38 <tigetstr@plt+0x1d48>
  403a64:	tbnz	w8, #11, 403af4 <tigetstr@plt+0x1c04>
  403a68:	ldr	w9, [x19, #148]
  403a6c:	cmp	w25, w9
  403a70:	b.ge	403af4 <tigetstr@plt+0x1c04>  // b.tcont
  403a74:	tbnz	w8, #3, 403a14 <tigetstr@plt+0x1b24>
  403a78:	ldr	x0, [x19, #536]
  403a7c:	cbz	x0, 403a14 <tigetstr@plt+0x1b24>
  403a80:	orr	w8, w25, #0x7
  403a84:	add	w25, w8, #0x1
  403a88:	bl	401a90 <putp@plt>
  403a8c:	b	403aec <tigetstr@plt+0x1bfc>
  403a90:	cmp	w26, #0xc
  403a94:	b.eq	403b94 <tigetstr@plt+0x1ca4>  // b.none
  403a98:	cmp	w26, #0xd
  403a9c:	b.ne	403bbc <tigetstr@plt+0x1ccc>  // b.any
  403aa0:	ldr	x8, [x19, #120]
  403aa4:	mov	x0, x21
  403aa8:	add	x8, x8, #0x1
  403aac:	str	x8, [x19, #120]
  403ab0:	bl	401be0 <getc@plt>
  403ab4:	cmp	w0, #0xa
  403ab8:	b.eq	403e84 <tigetstr@plt+0x1f94>  // b.none
  403abc:	ldr	x8, [x19, #120]
  403ac0:	mov	w0, #0xd                   	// #13
  403ac4:	mov	x1, x21
  403ac8:	sub	x8, x8, #0x1
  403acc:	str	x8, [x19, #120]
  403ad0:	bl	401cf0 <ungetc@plt>
  403ad4:	mov	w25, wzr
  403ad8:	b	403c38 <tigetstr@plt+0x1d48>
  403adc:	mov	x27, x20
  403ae0:	ldr	w8, [x19, #148]
  403ae4:	cmp	w25, w8
  403ae8:	b.lt	403c38 <tigetstr@plt+0x1d48>  // b.tstop
  403aec:	str	wzr, [x19, #148]
  403af0:	b	403c38 <tigetstr@plt+0x1d48>
  403af4:	orr	w8, w25, #0x7
  403af8:	add	w25, w8, #0x1
  403afc:	b	403c38 <tigetstr@plt+0x1d48>
  403b00:	cmn	x0, #0x2
  403b04:	b.ne	403c68 <tigetstr@plt+0x1d78>  // b.any
  403b08:	ldr	x9, [sp, #24]
  403b0c:	ldur	x21, [x29, #-40]
  403b10:	add	x8, x24, x28
  403b14:	stur	x22, [x29, #-16]
  403b18:	sub	x27, x20, x28
  403b1c:	sub	w25, w25, w28
  403b20:	sub	x26, x9, x28
  403b24:	add	x24, x8, #0x1
  403b28:	mov	w22, #0x1                   	// #1
  403b2c:	b	403d0c <tigetstr@plt+0x1e1c>
  403b30:	ldr	x8, [sp, #24]
  403b34:	ldur	x21, [x29, #-40]
  403b38:	mov	w2, wzr
  403b3c:	sub	x8, x8, x28
  403b40:	add	x26, x8, #0x1
  403b44:	mov	x0, x21
  403b48:	mov	x1, x26
  403b4c:	str	x26, [x19, #120]
  403b50:	bl	401c30 <fseek@plt>
  403b54:	sub	x8, x20, x28
  403b58:	add	w9, w25, w23
  403b5c:	add	x10, x24, x28
  403b60:	mov	w22, wzr
  403b64:	add	x27, x8, #0x1
  403b68:	add	w25, w9, #0x1
  403b6c:	add	x24, x10, #0x1
  403b70:	b	403d0c <tigetstr@plt+0x1e1c>
  403b74:	ldur	x21, [x29, #-40]
  403b78:	ldr	x26, [sp, #16]
  403b7c:	ldr	w25, [sp, #12]
  403b80:	sub	x8, x20, x28
  403b84:	mov	x24, xzr
  403b88:	mov	w22, wzr
  403b8c:	add	x27, x8, #0x1
  403b90:	b	403d0c <tigetstr@plt+0x1e1c>
  403b94:	ldr	w8, [x19, #1716]
  403b98:	tbz	w8, #22, 403bc0 <tigetstr@plt+0x1cd0>
  403b9c:	mov	w8, #0x4c5e                	// #19550
  403ba0:	strh	w8, [x20], #2
  403ba4:	ldr	w8, [x19, #1716]
  403ba8:	add	w25, w25, #0x2
  403bac:	mov	x27, x20
  403bb0:	orr	w8, w8, #0x1000
  403bb4:	str	w8, [x19, #1716]
  403bb8:	b	403c38 <tigetstr@plt+0x1d48>
  403bbc:	ldr	w8, [x19, #1716]
  403bc0:	tbz	w8, #9, 403c24 <tigetstr@plt+0x1d34>
  403bc4:	bl	401d00 <__ctype_get_mb_cur_max@plt>
  403bc8:	cmp	x0, #0x2
  403bcc:	b.cc	403c24 <tigetstr@plt+0x1d34>  // b.lo, b.ul, b.last
  403bd0:	ldur	x21, [x29, #-16]
  403bd4:	sub	x0, x29, #0x4
  403bd8:	sub	x1, x29, #0x20
  403bdc:	sub	x3, x29, #0x10
  403be0:	mov	w2, #0x1                   	// #1
  403be4:	stp	xzr, xzr, [x29, #-32]
  403be8:	sturb	w26, [x29, #-32]
  403bec:	bl	4019e0 <mbrtowc@plt>
  403bf0:	cmn	x0, #0x1
  403bf4:	b.eq	403d54 <tigetstr@plt+0x1e64>  // b.none
  403bf8:	cmn	x0, #0x2
  403bfc:	b.ne	403d60 <tigetstr@plt+0x1e70>  // b.any
  403c00:	ldr	x8, [x19, #120]
  403c04:	stur	x21, [x29, #-16]
  403c08:	ldur	x21, [x29, #-40]
  403c0c:	mov	w24, #0x1                   	// #1
  403c10:	sub	x8, x8, #0x1
  403c14:	mov	x27, x20
  403c18:	str	x8, [sp, #24]
  403c1c:	mov	w22, #0x1                   	// #1
  403c20:	b	403c38 <tigetstr@plt+0x1d48>
  403c24:	bl	401cc0 <__ctype_b_loc@plt>
  403c28:	ldr	x8, [x0]
  403c2c:	ldrh	w8, [x8, w26, sxtw #1]
  403c30:	ubfx	w8, w8, #14, #1
  403c34:	add	w25, w25, w8
  403c38:	ldr	w8, [x19, #656]
  403c3c:	cmp	w25, w8
  403c40:	b.lt	403c4c <tigetstr@plt+0x1d5c>  // b.tstop
  403c44:	ldrb	w8, [x19, #1717]
  403c48:	tbnz	w8, #1, 403d80 <tigetstr@plt+0x1e90>
  403c4c:	cbnz	w22, 403d20 <tigetstr@plt+0x1e30>
  403c50:	ldp	x8, x9, [x19, #504]
  403c54:	add	x8, x9, x8
  403c58:	sub	x8, x8, #0x5
  403c5c:	cmp	x27, x8
  403c60:	b.cc	403d20 <tigetstr@plt+0x1e30>  // b.lo, b.ul, b.last
  403c64:	b	403d80 <tigetstr@plt+0x1e90>
  403c68:	ldur	w0, [x29, #-4]
  403c6c:	bl	401b50 <wcwidth@plt>
  403c70:	ldr	w8, [x19, #656]
  403c74:	add	w9, w0, w25
  403c78:	sub	w9, w9, w28
  403c7c:	sub	x27, x20, x28
  403c80:	cmp	w9, w8
  403c84:	ldr	x8, [sp, #24]
  403c88:	sub	x26, x8, x28
  403c8c:	b.gt	403f00 <tigetstr@plt+0x2010>
  403c90:	ldur	x21, [x29, #-40]
  403c94:	add	x8, x24, x28
  403c98:	add	x24, x8, #0x1
  403c9c:	cbz	x24, 403cfc <tigetstr@plt+0x1e0c>
  403ca0:	ldp	x8, x9, [x19, #504]
  403ca4:	add	x8, x9, x8
  403ca8:	sub	x8, x8, #0x1
  403cac:	cmp	x27, x8
  403cb0:	b.cs	403cfc <tigetstr@plt+0x1e0c>  // b.hs, b.nlast
  403cb4:	mov	x9, xzr
  403cb8:	add	x8, x20, x23
  403cbc:	sub	x13, x29, #0x20
  403cc0:	ldrb	w11, [x13, x9]
  403cc4:	add	x10, x9, #0x1
  403cc8:	cmp	x10, x24
  403ccc:	strb	w11, [x8, x9]
  403cd0:	b.cs	403cf4 <tigetstr@plt+0x1e04>  // b.hs, b.nlast
  403cd4:	ldp	x11, x12, [x19, #504]
  403cd8:	add	x9, x8, x9
  403cdc:	add	x9, x9, #0x1
  403ce0:	add	x11, x12, x11
  403ce4:	sub	x11, x11, #0x1
  403ce8:	cmp	x9, x11
  403cec:	mov	x9, x10
  403cf0:	b.cc	403cc0 <tigetstr@plt+0x1dd0>  // b.lo, b.ul, b.last
  403cf4:	add	x8, x20, x23
  403cf8:	add	x27, x8, x10
  403cfc:	bic	w8, w0, w0, asr #31
  403d00:	add	w8, w8, w25
  403d04:	mov	w22, wzr
  403d08:	sub	w25, w8, w28
  403d0c:	mov	w23, #0x20                  	// #32
  403d10:	ldr	w8, [x19, #656]
  403d14:	str	x26, [sp, #24]
  403d18:	cmp	w25, w8
  403d1c:	b.ge	403d80 <tigetstr@plt+0x1e90>  // b.tcont
  403d20:	ldr	x8, [x19, #120]
  403d24:	mov	x0, x21
  403d28:	add	x8, x8, #0x1
  403d2c:	str	x8, [x19, #120]
  403d30:	bl	401be0 <getc@plt>
  403d34:	ldp	x8, x9, [x19, #504]
  403d38:	mov	w26, w0
  403d3c:	mov	x20, x27
  403d40:	add	x8, x9, x8
  403d44:	sub	x8, x8, #0x1
  403d48:	cmp	x27, x8
  403d4c:	b.cc	403934 <tigetstr@plt+0x1a44>  // b.lo, b.ul, b.last
  403d50:	b	403d80 <tigetstr@plt+0x1e90>
  403d54:	add	w25, w25, #0x1
  403d58:	stur	x21, [x29, #-16]
  403d5c:	b	403d70 <tigetstr@plt+0x1e80>
  403d60:	ldur	w0, [x29, #-4]
  403d64:	bl	401b50 <wcwidth@plt>
  403d68:	bic	w8, w0, w0, asr #31
  403d6c:	add	w25, w8, w25
  403d70:	ldur	x21, [x29, #-40]
  403d74:	mov	w24, #0x1                   	// #1
  403d78:	b	403c38 <tigetstr@plt+0x1d48>
  403d7c:	mov	w25, wzr
  403d80:	ldr	w8, [x19, #656]
  403d84:	cmp	w25, w8
  403d88:	b.lt	403da8 <tigetstr@plt+0x1eb8>  // b.tstop
  403d8c:	cmp	w8, #0x1
  403d90:	b.lt	403da8 <tigetstr@plt+0x1eb8>  // b.tstop
  403d94:	ldrb	w9, [x19, #1719]
  403d98:	tbnz	w9, #4, 403da8 <tigetstr@plt+0x1eb8>
  403d9c:	mov	w8, #0xa                   	// #10
  403da0:	strb	w8, [x27], #1
  403da4:	ldr	w8, [x19, #656]
  403da8:	cmp	w25, w8
  403dac:	b.ne	403ddc <tigetstr@plt+0x1eec>  // b.any
  403db0:	ldr	w8, [x19, #1716]
  403db4:	mov	w10, #0x210                 	// #528
  403db8:	movk	w10, #0x1000, lsl #16
  403dbc:	ubfx	w9, w8, #9, #1
  403dc0:	bics	wzr, w10, w8
  403dc4:	adrp	x8, 418000 <tigetstr@plt+0x16110>
  403dc8:	str	w9, [x8, #728]
  403dcc:	b.ne	403de4 <tigetstr@plt+0x1ef4>  // b.any
  403dd0:	mov	w8, #0xa                   	// #10
  403dd4:	strb	w8, [x27], #1
  403dd8:	b	403de4 <tigetstr@plt+0x1ef4>
  403ddc:	adrp	x8, 418000 <tigetstr@plt+0x16110>
  403de0:	str	wzr, [x8, #728]
  403de4:	ldr	x8, [x19, #504]
  403de8:	strb	wzr, [x27]
  403dec:	sub	x26, x27, x8
  403df0:	ldr	w8, [x19, #1716]
  403df4:	cmn	w25, #0x1
  403df8:	b.eq	404030 <tigetstr@plt+0x2140>  // b.none
  403dfc:	tbz	w8, #19, 403e10 <tigetstr@plt+0x1f20>
  403e00:	adrp	x9, 418000 <tigetstr@plt+0x16110>
  403e04:	ldr	w9, [x9, #672]
  403e08:	orr	w9, w9, w26
  403e0c:	cbz	w9, 4038a4 <tigetstr@plt+0x19b4>
  403e10:	adrp	x9, 418000 <tigetstr@plt+0x16110>
  403e14:	str	w26, [x9, #672]
  403e18:	tbnz	w8, #0, 403e3c <tigetstr@plt+0x1f4c>
  403e1c:	ldr	x9, [x19, #544]
  403e20:	cbz	x9, 403e4c <tigetstr@plt+0x1f5c>
  403e24:	ldrb	w9, [x9]
  403e28:	cmp	w9, #0x20
  403e2c:	b.ne	403e4c <tigetstr@plt+0x1f5c>  // b.any
  403e30:	ldr	w9, [x19, #148]
  403e34:	cmp	w9, #0x1
  403e38:	b.lt	403e4c <tigetstr@plt+0x1f5c>  // b.tstop
  403e3c:	mov	x0, x19
  403e40:	mov	w1, wzr
  403e44:	bl	4049d8 <tigetstr@plt+0x2ae8>
  403e48:	ldr	w8, [x19, #1716]
  403e4c:	tbz	w8, #2, 403e58 <tigetstr@plt+0x1f68>
  403e50:	ldr	x0, [x19, #536]
  403e54:	bl	401a90 <putp@plt>
  403e58:	ldr	x1, [x19, #504]
  403e5c:	mov	x0, x19
  403e60:	mov	w2, w26
  403e64:	bl	404d14 <tigetstr@plt+0x2e24>
  403e68:	ldr	w8, [x19, #148]
  403e6c:	cmp	w25, w8
  403e70:	b.ge	403ebc <tigetstr@plt+0x1fcc>  // b.tcont
  403e74:	mov	x0, x19
  403e78:	mov	w1, w25
  403e7c:	bl	4049d8 <tigetstr@plt+0x2ae8>
  403e80:	b	403ec0 <tigetstr@plt+0x1fd0>
  403e84:	ldr	w8, [x19, #152]
  403e88:	mov	x27, x20
  403e8c:	add	w8, w8, #0x1
  403e90:	str	w8, [x19, #152]
  403e94:	b	403d80 <tigetstr@plt+0x1e90>
  403e98:	ldr	x8, [x19, #504]
  403e9c:	subs	x26, x20, x8
  403ea0:	b.ls	403eb4 <tigetstr@plt+0x1fc4>  // b.plast
  403ea4:	strb	wzr, [x20]
  403ea8:	ldr	x8, [x19, #504]
  403eac:	sub	x26, x20, x8
  403eb0:	b	403df0 <tigetstr@plt+0x1f00>
  403eb4:	mov	w25, #0xffffffff            	// #-1
  403eb8:	b	403df0 <tigetstr@plt+0x1f00>
  403ebc:	str	wzr, [x19, #148]
  403ec0:	ldr	w8, [x19, #656]
  403ec4:	ldr	w20, [sp, #36]
  403ec8:	cmp	w25, w8
  403ecc:	b.lt	403ed8 <tigetstr@plt+0x1fe8>  // b.tstop
  403ed0:	ldrb	w8, [x19, #1717]
  403ed4:	tbnz	w8, #1, 403eec <tigetstr@plt+0x1ffc>
  403ed8:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  403edc:	mov	w2, #0x1                   	// #1
  403ee0:	mov	x0, x19
  403ee4:	add	x1, x1, #0x93d
  403ee8:	bl	404d14 <tigetstr@plt+0x2e24>
  403eec:	ldr	w8, [x19, #1716]
  403ef0:	subs	w20, w20, #0x1
  403ef4:	str	w20, [sp, #36]
  403ef8:	b.gt	4038a4 <tigetstr@plt+0x19b4>
  403efc:	b	403f24 <tigetstr@plt+0x2034>
  403f00:	ldur	x21, [x29, #-40]
  403f04:	mov	x1, x26
  403f08:	mov	w2, wzr
  403f0c:	str	x26, [x19, #120]
  403f10:	mov	x0, x21
  403f14:	bl	401c30 <fseek@plt>
  403f18:	sub	w25, w25, w28
  403f1c:	mov	w23, #0x20                  	// #32
  403f20:	b	403d80 <tigetstr@plt+0x1e90>
  403f24:	tbz	w8, #25, 403f3c <tigetstr@plt+0x204c>
  403f28:	ldr	x0, [x19, #568]
  403f2c:	bl	401a90 <putp@plt>
  403f30:	ldr	w8, [x19, #1716]
  403f34:	and	w8, w8, #0xfdffffff
  403f38:	str	w8, [x19, #1716]
  403f3c:	adrp	x8, 418000 <tigetstr@plt+0x16110>
  403f40:	ldr	x0, [x8, #688]
  403f44:	bl	401d60 <fflush@plt>
  403f48:	ldr	x8, [x19, #120]
  403f4c:	mov	x0, x21
  403f50:	add	x8, x8, #0x1
  403f54:	str	x8, [x19, #120]
  403f58:	bl	401be0 <getc@plt>
  403f5c:	ldr	w8, [x19, #1716]
  403f60:	cmn	w0, #0x1
  403f64:	b.eq	404030 <tigetstr@plt+0x2140>  // b.none
  403f68:	mov	w9, #0x1004                	// #4100
  403f6c:	mov	w24, w0
  403f70:	bics	wzr, w9, w8
  403f74:	b.ne	403f80 <tigetstr@plt+0x2090>  // b.any
  403f78:	ldr	x0, [x19, #648]
  403f7c:	bl	401a90 <putp@plt>
  403f80:	ldr	x8, [x19, #120]
  403f84:	mov	w0, w24
  403f88:	mov	x1, x21
  403f8c:	sub	x8, x8, #0x1
  403f90:	str	x8, [x19, #120]
  403f94:	bl	401cf0 <ungetc@plt>
  403f98:	ldr	x0, [sp, #48]
  403f9c:	mov	w1, #0x1                   	// #1
  403fa0:	bl	401a80 <__sigsetjmp@plt>
  403fa4:	ldr	w8, [x19, #1716]
  403fa8:	mov	w9, #0xefff                	// #61439
  403fac:	movk	w9, #0xffef, lsl #16
  403fb0:	mov	x0, x19
  403fb4:	and	w8, w8, w9
  403fb8:	mov	x1, xzr
  403fbc:	mov	x2, x21
  403fc0:	str	w8, [x19, #1716]
  403fc4:	bl	40405c <tigetstr@plt+0x216c>
  403fc8:	cbz	w0, 40403c <tigetstr@plt+0x214c>
  403fcc:	ldr	w8, [x19, #1716]
  403fd0:	mov	w20, w0
  403fd4:	tbz	w8, #11, 403ff4 <tigetstr@plt+0x2104>
  403fd8:	ldr	w9, [x19, #148]
  403fdc:	cmp	w9, #0x1
  403fe0:	b.lt	403ff4 <tigetstr@plt+0x2104>  // b.tstop
  403fe4:	mov	x0, x19
  403fe8:	mov	w1, wzr
  403fec:	bl	4049d8 <tigetstr@plt+0x2ae8>
  403ff0:	ldr	w8, [x19, #1716]
  403ff4:	tbz	w8, #14, 40401c <tigetstr@plt+0x212c>
  403ff8:	ldr	w9, [x19, #140]
  403ffc:	cmp	w20, w9
  404000:	b.lt	40401c <tigetstr@plt+0x212c>  // b.tstop
  404004:	tbnz	w8, #2, 404014 <tigetstr@plt+0x2124>
  404008:	mov	x0, x19
  40400c:	bl	4034f0 <tigetstr@plt+0x1600>
  404010:	b	40401c <tigetstr@plt+0x212c>
  404014:	ldr	x0, [x19, #592]
  404018:	bl	401a90 <putp@plt>
  40401c:	ldrsw	x8, [x19, #152]
  404020:	ldr	x9, [x19, #120]
  404024:	str	x8, [x19, #696]
  404028:	str	x9, [x19, #688]
  40402c:	b	403894 <tigetstr@plt+0x19a4>
  404030:	tbz	w8, #2, 40403c <tigetstr@plt+0x214c>
  404034:	ldr	x0, [x19, #648]
  404038:	bl	401a90 <putp@plt>
  40403c:	ldp	x20, x19, [sp, #176]
  404040:	ldp	x22, x21, [sp, #160]
  404044:	ldp	x24, x23, [sp, #144]
  404048:	ldp	x26, x25, [sp, #128]
  40404c:	ldp	x28, x27, [sp, #112]
  404050:	ldp	x29, x30, [sp, #96]
  404054:	add	sp, sp, #0xc0
  404058:	ret
  40405c:	sub	sp, sp, #0xc0
  404060:	stp	x29, x30, [sp, #96]
  404064:	stp	x28, x27, [sp, #112]
  404068:	stp	x26, x25, [sp, #128]
  40406c:	stp	x24, x23, [sp, #144]
  404070:	stp	x22, x21, [sp, #160]
  404074:	stp	x20, x19, [sp, #176]
  404078:	ldr	w8, [x0, #1716]
  40407c:	mov	x20, x2
  404080:	mov	x19, x0
  404084:	mov	x21, x1
  404088:	add	x29, sp, #0x60
  40408c:	tbnz	w8, #17, 4040a0 <tigetstr@plt+0x21b0>
  404090:	mov	x0, x19
  404094:	mov	x1, x21
  404098:	bl	404f4c <tigetstr@plt+0x305c>
  40409c:	b	4040a8 <tigetstr@plt+0x21b8>
  4040a0:	and	w8, w8, #0xfffdffff
  4040a4:	str	w8, [x19, #1716]
  4040a8:	add	x9, sp, #0x10
  4040ac:	adrp	x26, 405000 <tigetstr@plt+0x3110>
  4040b0:	adrp	x27, 406000 <tigetstr@plt+0x4110>
  4040b4:	mov	w8, wzr
  4040b8:	add	x26, x26, #0xd8a
  4040bc:	adrp	x25, 418000 <tigetstr@plt+0x16110>
  4040c0:	add	x27, x27, #0xa71
  4040c4:	orr	x22, x9, #0x3
  4040c8:	mov	w28, #0xa                   	// #10
  4040cc:	mov	x0, x19
  4040d0:	mov	w23, w8
  4040d4:	bl	405b24 <tigetstr@plt+0x3c34>
  4040d8:	mov	w24, w0
  4040dc:	bl	401cc0 <__ctype_b_loc@plt>
  4040e0:	ldr	x9, [x0]
  4040e4:	sxtb	w8, w24
  4040e8:	ldrh	w9, [x9, w8, sxtw #1]
  4040ec:	tbnz	w9, #11, 404138 <tigetstr@plt+0x2248>
  4040f0:	ldrb	w8, [x19, #20]
  4040f4:	cmp	w8, w24, uxtb
  4040f8:	mov	w8, wzr
  4040fc:	b.eq	4040cc <tigetstr@plt+0x21dc>  // b.none
  404100:	ldr	w9, [x19, #1716]
  404104:	and	w10, w24, #0xff
  404108:	cmp	w10, #0x2e
  40410c:	and	w8, w9, #0xfffbffff
  404110:	str	w8, [x19, #1716]
  404114:	b.ne	404144 <tigetstr@plt+0x2254>  // b.any
  404118:	ldr	w24, [x19, #704]
  40411c:	ldr	w23, [x19, #708]
  404120:	orr	w8, w9, #0x40000
  404124:	str	w8, [x19, #1716]
  404128:	cmp	w24, #0x3a
  40412c:	b.ne	404144 <tigetstr@plt+0x2254>  // b.any
  404130:	ldr	w10, [x19, #712]
  404134:	b	404148 <tigetstr@plt+0x2258>
  404138:	madd	w8, w23, w28, w8
  40413c:	sub	w8, w8, #0x30
  404140:	b	4040cc <tigetstr@plt+0x21dc>
  404144:	mov	w10, wzr
  404148:	ldrb	w11, [x19, #19]
  40414c:	sxtb	w9, w24
  404150:	str	w9, [x19, #704]
  404154:	str	w23, [x19, #708]
  404158:	cmp	w11, w24, uxtb
  40415c:	b.ne	40417c <tigetstr@plt+0x228c>  // b.any
  404160:	mov	x0, x19
  404164:	bl	404c28 <tigetstr@plt+0x2d38>
  404168:	mov	x0, x19
  40416c:	mov	x1, x21
  404170:	bl	404f4c <tigetstr@plt+0x305c>
  404174:	mov	w8, wzr
  404178:	b	4040cc <tigetstr@plt+0x21dc>
  40417c:	cmp	w9, #0x3c
  404180:	b.le	4041f4 <tigetstr@plt+0x2304>
  404184:	cmp	w9, #0x61
  404188:	b.gt	404250 <tigetstr@plt+0x2360>
  40418c:	cmp	w9, #0x3d
  404190:	b.eq	4042ac <tigetstr@plt+0x23bc>  // b.none
  404194:	cmp	w9, #0x3f
  404198:	b.ne	40430c <tigetstr@plt+0x241c>  // b.any
  40419c:	tbz	w8, #14, 4041a8 <tigetstr@plt+0x22b8>
  4041a0:	mov	x0, x19
  4041a4:	bl	4034f0 <tigetstr@plt+0x1600>
  4041a8:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  4041ac:	mov	w2, #0x5                   	// #5
  4041b0:	mov	x0, xzr
  4041b4:	add	x1, x1, #0x9ee
  4041b8:	bl	401dc0 <dcgettext@plt>
  4041bc:	ldr	x1, [x25, #688]
  4041c0:	bl	401a30 <fputs@plt>
  4041c4:	mov	x0, x27
  4041c8:	bl	401c60 <puts@plt>
  4041cc:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  4041d0:	mov	w2, #0x5                   	// #5
  4041d4:	mov	x0, xzr
  4041d8:	add	x1, x1, #0xac1
  4041dc:	bl	401dc0 <dcgettext@plt>
  4041e0:	ldr	x1, [x25, #688]
  4041e4:	bl	401a30 <fputs@plt>
  4041e8:	mov	x0, x27
  4041ec:	bl	401c60 <puts@plt>
  4041f0:	b	404168 <tigetstr@plt+0x2278>
  4041f4:	cmp	w9, #0x1f
  4041f8:	b.gt	404220 <tigetstr@plt+0x2330>
  4041fc:	sub	w10, w9, #0x2
  404200:	cmp	w10, #0xa
  404204:	b.hi	404314 <tigetstr@plt+0x2424>  // b.pmore
  404208:	adr	x11, 404218 <tigetstr@plt+0x2328>
  40420c:	ldrh	w12, [x26, x10, lsl #1]
  404210:	add	x11, x11, x12, lsl #2
  404214:	br	x11
  404218:	tbz	w8, #15, 4047b4 <tigetstr@plt+0x28c4>
  40421c:	b	4045a0 <tigetstr@plt+0x26b0>
  404220:	cmp	w9, #0x26
  404224:	b.le	4042e0 <tigetstr@plt+0x23f0>
  404228:	cmp	w9, #0x27
  40422c:	b.eq	404304 <tigetstr@plt+0x2414>  // b.none
  404230:	cmp	w9, #0x2f
  404234:	b.eq	404838 <tigetstr@plt+0x2948>  // b.none
  404238:	cmp	w9, #0x3a
  40423c:	b.ne	404314 <tigetstr@plt+0x2424>  // b.any
  404240:	lsl	w8, w10, #24
  404244:	cbz	w8, 4043a8 <tigetstr@plt+0x24b8>
  404248:	sxtb	w0, w10
  40424c:	b	4043b0 <tigetstr@plt+0x24c0>
  404250:	sub	w10, w9, #0x62
  404254:	cmp	w10, #0x6
  404258:	b.ls	4042c8 <tigetstr@plt+0x23d8>  // b.plast
  40425c:	sub	w10, w9, #0x71
  404260:	cmp	w10, #0x9
  404264:	b.hi	40439c <tigetstr@plt+0x24ac>  // b.pmore
  404268:	adrp	x13, 405000 <tigetstr@plt+0x3110>
  40426c:	add	x13, x13, #0xdae
  404270:	adr	x11, 404280 <tigetstr@plt+0x2390>
  404274:	ldrh	w12, [x13, x10, lsl #1]
  404278:	add	x11, x11, x12, lsl #2
  40427c:	br	x11
  404280:	tbnz	w8, #15, 404314 <tigetstr@plt+0x2424>
  404284:	ldr	w8, [x19, #152]
  404288:	ldr	w9, [x19, #140]
  40428c:	cmp	w8, w9
  404290:	b.le	404428 <tigetstr@plt+0x2538>
  404294:	add	w10, w9, #0x1
  404298:	add	w11, w9, #0x2
  40429c:	cmp	w10, #0x0
  4042a0:	csinc	w9, w11, w9, lt  // lt = tstop
  4042a4:	sub	w8, w8, w9, asr #1
  4042a8:	b	40442c <tigetstr@plt+0x253c>
  4042ac:	mov	x0, x19
  4042b0:	bl	404c28 <tigetstr@plt+0x2d38>
  4042b4:	ldr	w1, [x19, #152]
  4042b8:	adrp	x0, 406000 <tigetstr@plt+0x4110>
  4042bc:	add	x0, x0, #0xf45
  4042c0:	bl	401e20 <printf@plt>
  4042c4:	b	404388 <tigetstr@plt+0x2498>
  4042c8:	adrp	x13, 405000 <tigetstr@plt+0x3110>
  4042cc:	add	x13, x13, #0xda0
  4042d0:	adr	x11, 40419c <tigetstr@plt+0x22ac>
  4042d4:	ldrh	w12, [x13, x10, lsl #1]
  4042d8:	add	x11, x11, x12, lsl #2
  4042dc:	br	x11
  4042e0:	cmp	w9, #0x20
  4042e4:	b.eq	404788 <tigetstr@plt+0x2898>  // b.none
  4042e8:	cmp	w9, #0x21
  4042ec:	b.ne	404314 <tigetstr@plt+0x2424>  // b.any
  4042f0:	mov	x0, x19
  4042f4:	mov	x1, x21
  4042f8:	bl	4054ec <tigetstr@plt+0x35fc>
  4042fc:	mov	w8, wzr
  404300:	b	4040cc <tigetstr@plt+0x21dc>
  404304:	tbz	w8, #15, 4047d8 <tigetstr@plt+0x28e8>
  404308:	b	4045a0 <tigetstr@plt+0x26b0>
  40430c:	cmp	w9, #0x51
  404310:	b.eq	4049a0 <tigetstr@plt+0x2ab0>  // b.none
  404314:	tbz	w8, #23, 4045a0 <tigetstr@plt+0x26b0>
  404318:	mov	x0, x19
  40431c:	bl	404c28 <tigetstr@plt+0x2d38>
  404320:	ldr	x0, [x19, #544]
  404324:	cbz	x0, 404370 <tigetstr@plt+0x2480>
  404328:	ldr	x8, [x19, #552]
  40432c:	cbz	x8, 404370 <tigetstr@plt+0x2480>
  404330:	bl	401a90 <putp@plt>
  404334:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  404338:	mov	w2, #0x5                   	// #5
  40433c:	mov	x0, xzr
  404340:	add	x1, x1, #0xf55
  404344:	bl	401dc0 <dcgettext@plt>
  404348:	bl	401e20 <printf@plt>
  40434c:	ldr	w8, [x19, #1716]
  404350:	lsr	w9, w8, #20
  404354:	ldr	x8, [x19, #552]
  404358:	and	w9, w9, #0x2
  40435c:	add	w9, w9, w0
  404360:	str	w9, [x19, #148]
  404364:	mov	x0, x8
  404368:	bl	401a90 <putp@plt>
  40436c:	b	40438c <tigetstr@plt+0x249c>
  404370:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  404374:	mov	w2, #0x5                   	// #5
  404378:	mov	x0, xzr
  40437c:	add	x1, x1, #0xf55
  404380:	bl	401dc0 <dcgettext@plt>
  404384:	bl	401e20 <printf@plt>
  404388:	str	w0, [x19, #148]
  40438c:	ldr	x0, [x25, #688]
  404390:	bl	401d60 <fflush@plt>
  404394:	mov	w8, wzr
  404398:	b	4040cc <tigetstr@plt+0x21dc>
  40439c:	cmp	w9, #0x6e
  4043a0:	b.eq	404828 <tigetstr@plt+0x2938>  // b.none
  4043a4:	b	404314 <tigetstr@plt+0x2424>
  4043a8:	mov	x0, x19
  4043ac:	bl	405b24 <tigetstr@plt+0x3c34>
  4043b0:	sxtb	w8, w0
  4043b4:	cmp	w8, #0x6d
  4043b8:	str	w8, [x19, #712]
  4043bc:	b.gt	40440c <tigetstr@plt+0x251c>
  4043c0:	cmp	w8, #0x21
  4043c4:	b.eq	4042f0 <tigetstr@plt+0x2400>  // b.none
  4043c8:	cmp	w8, #0x66
  4043cc:	b.ne	40458c <tigetstr@plt+0x269c>  // b.any
  4043d0:	mov	x0, x19
  4043d4:	bl	404c28 <tigetstr@plt+0x2d38>
  4043d8:	ldrb	w8, [x19, #1717]
  4043dc:	tbnz	w8, #7, 4045b8 <tigetstr@plt+0x26c8>
  4043e0:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  4043e4:	mov	w2, #0x5                   	// #5
  4043e8:	mov	x0, xzr
  4043ec:	add	x1, x1, #0xfbb
  4043f0:	bl	401dc0 <dcgettext@plt>
  4043f4:	ldr	x8, [x19, #160]
  4043f8:	ldrsw	x9, [x19, #136]
  4043fc:	ldr	w2, [x19, #152]
  404400:	ldr	x1, [x8, x9, lsl #3]
  404404:	bl	401e20 <printf@plt>
  404408:	b	404388 <tigetstr@plt+0x2498>
  40440c:	cmp	w8, #0x6e
  404410:	b.eq	4048e4 <tigetstr@plt+0x29f4>  // b.none
  404414:	cmp	w8, #0x70
  404418:	b.ne	404598 <tigetstr@plt+0x26a8>  // b.any
  40441c:	ldrb	w8, [x19, #1717]
  404420:	tbz	w8, #7, 404920 <tigetstr@plt+0x2a30>
  404424:	b	4045a0 <tigetstr@plt+0x26b0>
  404428:	mov	w8, #0x1                   	// #1
  40442c:	adrp	x0, 406000 <tigetstr@plt+0x4110>
  404430:	add	x0, x0, #0xf2e
  404434:	str	w8, [sp, #12]
  404438:	bl	401e60 <getenv@plt>
  40443c:	cbz	x0, 40444c <tigetstr@plt+0x255c>
  404440:	ldrb	w8, [x0]
  404444:	mov	x23, x0
  404448:	cbnz	w8, 404470 <tigetstr@plt+0x2580>
  40444c:	adrp	x0, 406000 <tigetstr@plt+0x4110>
  404450:	add	x0, x0, #0xf35
  404454:	bl	401e60 <getenv@plt>
  404458:	cbz	x0, 404468 <tigetstr@plt+0x2578>
  40445c:	ldrb	w8, [x0]
  404460:	mov	x23, x0
  404464:	cbnz	w8, 404470 <tigetstr@plt+0x2580>
  404468:	adrp	x23, 406000 <tigetstr@plt+0x4110>
  40446c:	add	x23, x23, #0xf3c
  404470:	mov	w1, #0x2f                  	// #47
  404474:	mov	x0, x23
  404478:	bl	401c10 <strrchr@plt>
  40447c:	cmp	x0, #0x0
  404480:	csinc	x24, x23, x0, eq  // eq = none
  404484:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  404488:	mov	x0, x24
  40448c:	add	x1, x1, #0xf3c
  404490:	bl	401ca0 <strcmp@plt>
  404494:	cbz	w0, 404518 <tigetstr@plt+0x2628>
  404498:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  40449c:	mov	x0, x24
  4044a0:	add	x1, x1, #0xf3f
  4044a4:	bl	401ca0 <strcmp@plt>
  4044a8:	cbz	w0, 404518 <tigetstr@plt+0x2628>
  4044ac:	ldr	w2, [sp, #12]
  4044b0:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  4044b4:	add	x0, sp, #0x10
  4044b8:	add	x1, x1, #0xf48
  4044bc:	bl	401aa0 <sprintf@plt>
  4044c0:	mov	x0, x19
  4044c4:	bl	404c28 <tigetstr@plt+0x2d38>
  4044c8:	ldr	x8, [x19, #160]
  4044cc:	ldrsw	x9, [x19, #136]
  4044d0:	adrp	x0, 406000 <tigetstr@plt+0x4110>
  4044d4:	add	x2, sp, #0x10
  4044d8:	add	x0, x0, #0xf4c
  4044dc:	ldr	x3, [x8, x9, lsl #3]
  4044e0:	mov	x1, x23
  4044e4:	bl	401e20 <printf@plt>
  4044e8:	ldr	x8, [x19, #160]
  4044ec:	ldrsw	x9, [x19, #136]
  4044f0:	add	x4, sp, #0x10
  4044f4:	mov	x0, x19
  4044f8:	mov	x1, x21
  4044fc:	ldr	x5, [x8, x9, lsl #3]
  404500:	mov	x2, x23
  404504:	mov	x3, x23
  404508:	mov	x6, xzr
  40450c:	bl	4057dc <tigetstr@plt+0x38ec>
  404510:	mov	w8, wzr
  404514:	b	4040cc <tigetstr@plt+0x21dc>
  404518:	ldr	w2, [sp, #12]
  40451c:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  404520:	add	x0, sp, #0x10
  404524:	add	x1, x1, #0xf42
  404528:	bl	401aa0 <sprintf@plt>
  40452c:	mov	x0, x19
  404530:	bl	404c28 <tigetstr@plt+0x2d38>
  404534:	ldr	x8, [x19, #160]
  404538:	ldrsw	x9, [x19, #136]
  40453c:	adrp	x0, 406000 <tigetstr@plt+0x4110>
  404540:	add	x2, sp, #0x10
  404544:	add	x0, x0, #0xf4c
  404548:	ldr	x3, [x8, x9, lsl #3]
  40454c:	mov	x1, x23
  404550:	bl	401e20 <printf@plt>
  404554:	strb	wzr, [sp, #18]
  404558:	ldr	x8, [x19, #160]
  40455c:	ldrsw	x9, [x19, #136]
  404560:	add	x4, sp, #0x10
  404564:	mov	x0, x19
  404568:	mov	x1, x21
  40456c:	ldr	x6, [x8, x9, lsl #3]
  404570:	mov	x2, x23
  404574:	mov	x3, x23
  404578:	mov	x5, x22
  40457c:	mov	x7, xzr
  404580:	bl	4057dc <tigetstr@plt+0x38ec>
  404584:	mov	w8, wzr
  404588:	b	4040cc <tigetstr@plt+0x21dc>
  40458c:	cmp	w8, #0x51
  404590:	b.ne	4045a0 <tigetstr@plt+0x26b0>  // b.any
  404594:	b	4049a0 <tigetstr@plt+0x2ab0>
  404598:	cmp	w8, #0x71
  40459c:	b.eq	4049a0 <tigetstr@plt+0x2ab0>  // b.none
  4045a0:	adrp	x8, 418000 <tigetstr@plt+0x16110>
  4045a4:	ldr	x1, [x8, #680]
  4045a8:	mov	w0, #0x7                   	// #7
  4045ac:	bl	401ac0 <fputc@plt>
  4045b0:	mov	w8, wzr
  4045b4:	b	4040cc <tigetstr@plt+0x21dc>
  4045b8:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  4045bc:	mov	w2, #0x5                   	// #5
  4045c0:	mov	x0, xzr
  4045c4:	add	x1, x1, #0xfc8
  4045c8:	bl	401dc0 <dcgettext@plt>
  4045cc:	ldr	w1, [x19, #152]
  4045d0:	b	4042c0 <tigetstr@plt+0x23d0>
  4045d4:	cmp	w23, #0x0
  4045d8:	csinc	w21, w23, wzr, ne  // ne = any
  4045dc:	cmp	w9, #0x66
  4045e0:	b.ne	4045ec <tigetstr@plt+0x26fc>  // b.any
  4045e4:	ldr	w8, [x19, #140]
  4045e8:	mul	w21, w8, w21
  4045ec:	mov	w0, #0xd                   	// #13
  4045f0:	bl	401e70 <putchar@plt>
  4045f4:	mov	x0, x19
  4045f8:	mov	w1, wzr
  4045fc:	bl	4049d8 <tigetstr@plt+0x2ae8>
  404600:	mov	w0, #0xa                   	// #10
  404604:	bl	401e70 <putchar@plt>
  404608:	ldrb	w8, [x19, #1716]
  40460c:	tbz	w8, #2, 404618 <tigetstr@plt+0x2728>
  404610:	ldr	x0, [x19, #536]
  404614:	bl	401a90 <putp@plt>
  404618:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  40461c:	adrp	x2, 406000 <tigetstr@plt+0x4110>
  404620:	sxtw	x3, w21
  404624:	add	x1, x1, #0x998
  404628:	add	x2, x2, #0x9ac
  40462c:	mov	w4, #0x5                   	// #5
  404630:	mov	x0, xzr
  404634:	bl	401d50 <dcngettext@plt>
  404638:	mov	w1, w21
  40463c:	bl	401e20 <printf@plt>
  404640:	ldrb	w8, [x19, #1716]
  404644:	tbz	w8, #2, 404650 <tigetstr@plt+0x2760>
  404648:	ldr	x0, [x19, #536]
  40464c:	bl	401a90 <putp@plt>
  404650:	mov	w0, #0xa                   	// #10
  404654:	bl	401e70 <putchar@plt>
  404658:	cmp	w21, #0x1
  40465c:	b.lt	404798 <tigetstr@plt+0x28a8>  // b.tstop
  404660:	ldr	x8, [x19, #120]
  404664:	mov	x0, x20
  404668:	add	x8, x8, #0x1
  40466c:	str	x8, [x19, #120]
  404670:	bl	401be0 <getc@plt>
  404674:	cmn	w0, #0x1
  404678:	b.eq	4047a0 <tigetstr@plt+0x28b0>  // b.none
  40467c:	cmp	w0, #0xa
  404680:	b.ne	404660 <tigetstr@plt+0x2770>  // b.any
  404684:	ldr	w8, [x19, #152]
  404688:	subs	w21, w21, #0x1
  40468c:	add	w8, w8, #0x1
  404690:	str	w8, [x19, #152]
  404694:	b.gt	404660 <tigetstr@plt+0x2770>
  404698:	b	404798 <tigetstr@plt+0x28a8>
  40469c:	tbnz	w8, #15, 404988 <tigetstr@plt+0x2a98>
  4046a0:	cmp	w23, #0x0
  4046a4:	mov	w0, #0xd                   	// #13
  4046a8:	csinc	w21, w23, wzr, ne  // ne = any
  4046ac:	bl	401e70 <putchar@plt>
  4046b0:	mov	x0, x19
  4046b4:	mov	w1, wzr
  4046b8:	bl	4049d8 <tigetstr@plt+0x2ae8>
  4046bc:	mov	w0, #0xa                   	// #10
  4046c0:	bl	401e70 <putchar@plt>
  4046c4:	ldrb	w8, [x19, #1716]
  4046c8:	tbz	w8, #2, 4046d4 <tigetstr@plt+0x27e4>
  4046cc:	ldr	x0, [x19, #536]
  4046d0:	bl	401a90 <putp@plt>
  4046d4:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  4046d8:	adrp	x2, 406000 <tigetstr@plt+0x4110>
  4046dc:	sxtw	x3, w21
  4046e0:	add	x1, x1, #0x977
  4046e4:	add	x2, x2, #0x987
  4046e8:	mov	w4, #0x5                   	// #5
  4046ec:	mov	x0, xzr
  4046f0:	bl	401d50 <dcngettext@plt>
  4046f4:	mov	w1, w21
  4046f8:	bl	401e20 <printf@plt>
  4046fc:	ldrb	w8, [x19, #1716]
  404700:	tbz	w8, #2, 40470c <tigetstr@plt+0x281c>
  404704:	ldr	x0, [x19, #536]
  404708:	bl	401a90 <putp@plt>
  40470c:	mov	w0, #0xa                   	// #10
  404710:	bl	401e70 <putchar@plt>
  404714:	ldr	w8, [x19, #140]
  404718:	ldr	w9, [x19, #1716]
  40471c:	ldr	w10, [x19, #152]
  404720:	add	w11, w21, #0x1
  404724:	mul	w8, w8, w11
  404728:	mvn	w8, w8
  40472c:	ubfx	w9, w9, #14, #1
  404730:	add	w8, w10, w8
  404734:	add	w8, w8, w9
  404738:	mov	x0, x20
  40473c:	mov	x1, xzr
  404740:	mov	w2, wzr
  404744:	bic	w21, w8, w8, asr #31
  404748:	str	xzr, [x19, #120]
  40474c:	bl	401c30 <fseek@plt>
  404750:	mov	x0, x19
  404754:	mov	w1, w21
  404758:	mov	x2, x20
  40475c:	str	wzr, [x19, #152]
  404760:	bl	4037e4 <tigetstr@plt+0x18f4>
  404764:	ldr	w8, [x19, #1716]
  404768:	ldr	w9, [x19, #140]
  40476c:	mov	w10, #0x1                   	// #1
  404770:	bic	w8, w10, w8, lsr #14
  404774:	add	w23, w8, w9
  404778:	b	40494c <tigetstr@plt+0x2a5c>
  40477c:	cbz	w23, 404820 <tigetstr@plt+0x2930>
  404780:	str	w23, [x19, #144]
  404784:	b	40494c <tigetstr@plt+0x2a5c>
  404788:	cbz	w23, 404798 <tigetstr@plt+0x28a8>
  40478c:	cmp	w9, #0x7a
  404790:	b.eq	4047ac <tigetstr@plt+0x28bc>  // b.none
  404794:	b	40494c <tigetstr@plt+0x2a5c>
  404798:	ldr	w23, [x19, #140]
  40479c:	b	40494c <tigetstr@plt+0x2a5c>
  4047a0:	mov	w23, wzr
  4047a4:	b	404954 <tigetstr@plt+0x2a64>
  4047a8:	cbz	w23, 4048dc <tigetstr@plt+0x29ec>
  4047ac:	str	w23, [x19, #140]
  4047b0:	b	40494c <tigetstr@plt+0x2a5c>
  4047b4:	mov	x0, x19
  4047b8:	bl	4034f0 <tigetstr@plt+0x1600>
  4047bc:	ldr	x1, [x19, #688]
  4047c0:	mov	x0, x20
  4047c4:	mov	w2, wzr
  4047c8:	str	x1, [x19, #120]
  4047cc:	bl	401c30 <fseek@plt>
  4047d0:	ldr	x8, [x19, #696]
  4047d4:	b	404814 <tigetstr@plt+0x2924>
  4047d8:	mov	x0, x19
  4047dc:	bl	404c28 <tigetstr@plt+0x2d38>
  4047e0:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  4047e4:	add	x1, x1, #0x9c1
  4047e8:	mov	w2, #0x5                   	// #5
  4047ec:	mov	x0, xzr
  4047f0:	bl	401dc0 <dcgettext@plt>
  4047f4:	ldr	x1, [x25, #688]
  4047f8:	bl	401a30 <fputs@plt>
  4047fc:	ldr	x1, [x19, #672]
  404800:	mov	x0, x20
  404804:	mov	w2, wzr
  404808:	str	x1, [x19, #120]
  40480c:	bl	401c30 <fseek@plt>
  404810:	ldr	x8, [x19, #680]
  404814:	ldr	w23, [x19, #140]
  404818:	str	w8, [x19, #152]
  40481c:	b	40494c <tigetstr@plt+0x2a5c>
  404820:	ldr	w23, [x19, #144]
  404824:	b	40494c <tigetstr@plt+0x2a5c>
  404828:	ldr	x9, [x19, #664]
  40482c:	cbz	x9, 4049b8 <tigetstr@plt+0x2ac8>
  404830:	eor	w8, w8, #0x40000
  404834:	str	w8, [x19, #1716]
  404838:	cmp	w23, #0x0
  40483c:	mov	x0, x19
  404840:	csinc	w21, w23, wzr, ne  // ne = any
  404844:	bl	404c28 <tigetstr@plt+0x2d38>
  404848:	mov	w0, #0x2f                  	// #47
  40484c:	bl	401e70 <putchar@plt>
  404850:	mov	w8, #0x1                   	// #1
  404854:	str	w8, [x19, #148]
  404858:	ldr	x0, [x25, #688]
  40485c:	bl	401d60 <fflush@plt>
  404860:	ldrb	w8, [x19, #1718]
  404864:	tbnz	w8, #2, 4048ac <tigetstr@plt+0x29bc>
  404868:	add	x1, sp, #0x10
  40486c:	mov	w2, #0x4e                  	// #78
  404870:	mov	w3, #0x2f                  	// #47
  404874:	mov	x0, x19
  404878:	bl	4050cc <tigetstr@plt+0x31dc>
  40487c:	adrp	x8, 418000 <tigetstr@plt+0x16110>
  404880:	ldr	x1, [x8, #680]
  404884:	mov	w0, #0xd                   	// #13
  404888:	bl	401ac0 <fputc@plt>
  40488c:	ldr	x0, [x19, #664]
  404890:	bl	401ce0 <free@plt>
  404894:	add	x0, sp, #0x10
  404898:	bl	401bf0 <strdup@plt>
  40489c:	cbz	x0, 4049a8 <tigetstr@plt+0x2ab8>
  4048a0:	add	x1, sp, #0x10
  4048a4:	str	x0, [x19, #664]
  4048a8:	b	4048c0 <tigetstr@plt+0x29d0>
  4048ac:	adrp	x8, 418000 <tigetstr@plt+0x16110>
  4048b0:	ldr	x1, [x8, #680]
  4048b4:	mov	w0, #0xd                   	// #13
  4048b8:	bl	401ac0 <fputc@plt>
  4048bc:	ldr	x1, [x19, #664]
  4048c0:	mov	x0, x19
  4048c4:	mov	x2, x20
  4048c8:	mov	w3, w21
  4048cc:	bl	40352c <tigetstr@plt+0x163c>
  4048d0:	ldr	w8, [x19, #140]
  4048d4:	sub	w23, w8, #0x1
  4048d8:	b	40494c <tigetstr@plt+0x2a5c>
  4048dc:	mov	w23, #0x1                   	// #1
  4048e0:	b	40494c <tigetstr@plt+0x2a5c>
  4048e4:	cbnz	w23, 404900 <tigetstr@plt+0x2a10>
  4048e8:	ldr	w8, [x19, #168]
  4048ec:	ldr	w9, [x19, #136]
  4048f0:	sub	w8, w8, #0x1
  4048f4:	cmp	w9, w8
  4048f8:	b.ge	4049a0 <tigetstr@plt+0x2ab0>  // b.tcont
  4048fc:	mov	w23, #0x1                   	// #1
  404900:	mov	w0, #0xd                   	// #13
  404904:	bl	401e70 <putchar@plt>
  404908:	mov	x0, x19
  40490c:	mov	w1, wzr
  404910:	bl	4049d8 <tigetstr@plt+0x2ae8>
  404914:	mov	x0, x19
  404918:	mov	w1, w23
  40491c:	b	404944 <tigetstr@plt+0x2a54>
  404920:	mov	w0, #0xd                   	// #13
  404924:	bl	401e70 <putchar@plt>
  404928:	mov	x0, x19
  40492c:	mov	w1, wzr
  404930:	bl	4049d8 <tigetstr@plt+0x2ae8>
  404934:	cmp	w23, #0x0
  404938:	mov	w8, #0xffffffff            	// #-1
  40493c:	csneg	w1, w8, w23, eq  // eq = none
  404940:	mov	x0, x19
  404944:	bl	405b90 <tigetstr@plt+0x3ca0>
  404948:	mov	w23, wzr
  40494c:	mov	w0, #0xd                   	// #13
  404950:	bl	401e70 <putchar@plt>
  404954:	ldr	w8, [x19, #1716]
  404958:	and	w8, w8, #0xfbffffff
  40495c:	orr	w8, w8, #0x2000
  404960:	str	w8, [x19, #1716]
  404964:	mov	w0, w23
  404968:	ldp	x20, x19, [sp, #176]
  40496c:	ldp	x22, x21, [sp, #160]
  404970:	ldp	x24, x23, [sp, #144]
  404974:	ldp	x26, x25, [sp, #128]
  404978:	ldp	x28, x27, [sp, #112]
  40497c:	ldp	x29, x30, [sp, #96]
  404980:	add	sp, sp, #0xc0
  404984:	ret
  404988:	adrp	x8, 418000 <tigetstr@plt+0x16110>
  40498c:	ldr	x1, [x8, #680]
  404990:	mov	w0, #0x7                   	// #7
  404994:	bl	401ac0 <fputc@plt>
  404998:	mov	w23, #0xffffffff            	// #-1
  40499c:	b	404964 <tigetstr@plt+0x2a74>
  4049a0:	mov	w0, wzr
  4049a4:	bl	403274 <tigetstr@plt+0x1384>
  4049a8:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  4049ac:	add	x1, x1, #0x8b4
  4049b0:	mov	w0, #0x1                   	// #1
  4049b4:	bl	401eb0 <err@plt>
  4049b8:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  4049bc:	add	x1, x1, #0x9cf
  4049c0:	mov	w2, #0x5                   	// #5
  4049c4:	mov	x0, xzr
  4049c8:	bl	401dc0 <dcgettext@plt>
  4049cc:	mov	x1, x0
  4049d0:	mov	x0, x19
  4049d4:	bl	404c6c <tigetstr@plt+0x2d7c>
  4049d8:	stp	x29, x30, [sp, #-32]!
  4049dc:	stp	x20, x19, [sp, #16]
  4049e0:	ldr	w8, [x0, #148]
  4049e4:	mov	x29, sp
  4049e8:	cbz	w8, 404a54 <tigetstr@plt+0x2b64>
  4049ec:	ldr	w8, [x0, #1716]
  4049f0:	mov	x19, x0
  4049f4:	tbnz	w8, #11, 404a08 <tigetstr@plt+0x2b18>
  4049f8:	mov	w20, w1
  4049fc:	cbz	w1, 404a14 <tigetstr@plt+0x2b24>
  404a00:	tbz	w8, #3, 404a24 <tigetstr@plt+0x2b34>
  404a04:	b	404a34 <tigetstr@plt+0x2b44>
  404a08:	mov	w0, #0xa                   	// #10
  404a0c:	bl	401e70 <putchar@plt>
  404a10:	b	404a50 <tigetstr@plt+0x2b60>
  404a14:	mov	w0, #0xd                   	// #13
  404a18:	bl	401e70 <putchar@plt>
  404a1c:	ldr	w8, [x19, #1716]
  404a20:	tbnz	w8, #3, 404a34 <tigetstr@plt+0x2b44>
  404a24:	ldr	x0, [x19, #536]
  404a28:	cbz	x0, 404a34 <tigetstr@plt+0x2b44>
  404a2c:	bl	401a90 <putp@plt>
  404a30:	b	404a50 <tigetstr@plt+0x2b60>
  404a34:	ldr	w8, [x19, #148]
  404a38:	adrp	x0, 407000 <tigetstr@plt+0x5110>
  404a3c:	adrp	x2, 407000 <tigetstr@plt+0x5110>
  404a40:	add	x0, x0, #0x89
  404a44:	sub	w1, w8, w20
  404a48:	add	x2, x2, #0x1d
  404a4c:	bl	401e20 <printf@plt>
  404a50:	str	wzr, [x19, #148]
  404a54:	ldp	x20, x19, [sp, #16]
  404a58:	ldp	x29, x30, [sp], #32
  404a5c:	ret
  404a60:	stp	x29, x30, [sp, #-32]!
  404a64:	str	x19, [sp, #16]
  404a68:	adrp	x19, 418000 <tigetstr@plt+0x16110>
  404a6c:	ldr	x8, [x19, #720]
  404a70:	mov	x29, sp
  404a74:	ldr	w9, [x8, #1716]
  404a78:	tbnz	w9, #16, 404ad4 <tigetstr@plt+0x2be4>
  404a7c:	tbz	w9, #25, 404aa4 <tigetstr@plt+0x2bb4>
  404a80:	ldr	x0, [x8, #568]
  404a84:	bl	401a90 <putp@plt>
  404a88:	adrp	x8, 418000 <tigetstr@plt+0x16110>
  404a8c:	ldr	x0, [x8, #688]
  404a90:	bl	401d60 <fflush@plt>
  404a94:	ldr	x8, [x19, #720]
  404a98:	ldr	w9, [x8, #1716]
  404a9c:	and	w9, w9, #0xfdffffff
  404aa0:	str	w9, [x8, #1716]
  404aa4:	ldr	w9, [x8, #12]
  404aa8:	ldrh	w11, [x8, #82]
  404aac:	ldr	x19, [sp, #16]
  404ab0:	mov	w10, #0xa                   	// #10
  404ab4:	orr	w9, w9, w10
  404ab8:	add	x2, x8, #0x3c
  404abc:	str	w9, [x8, #12]
  404ac0:	mov	w0, #0x2                   	// #2
  404ac4:	strh	w11, [x8, #22]
  404ac8:	mov	w1, wzr
  404acc:	ldp	x29, x30, [sp], #32
  404ad0:	b	401da0 <tcsetattr@plt>
  404ad4:	ldr	x19, [sp, #16]
  404ad8:	ldp	x29, x30, [sp], #32
  404adc:	ret
  404ae0:	stp	x29, x30, [sp, #-32]!
  404ae4:	adrp	x8, 418000 <tigetstr@plt+0x16110>
  404ae8:	stp	x20, x19, [sp, #16]
  404aec:	ldr	x20, [x8, #688]
  404af0:	mov	x29, sp
  404af4:	bl	401e40 <__errno_location@plt>
  404af8:	mov	x19, x0
  404afc:	str	wzr, [x0]
  404b00:	mov	x0, x20
  404b04:	bl	401ee0 <ferror@plt>
  404b08:	cbnz	w0, 404ba8 <tigetstr@plt+0x2cb8>
  404b0c:	mov	x0, x20
  404b10:	bl	401d60 <fflush@plt>
  404b14:	cbz	w0, 404b68 <tigetstr@plt+0x2c78>
  404b18:	ldr	w20, [x19]
  404b1c:	cmp	w20, #0x9
  404b20:	b.eq	404b2c <tigetstr@plt+0x2c3c>  // b.none
  404b24:	cmp	w20, #0x20
  404b28:	b.ne	404bc0 <tigetstr@plt+0x2cd0>  // b.any
  404b2c:	adrp	x8, 418000 <tigetstr@plt+0x16110>
  404b30:	ldr	x20, [x8, #680]
  404b34:	str	wzr, [x19]
  404b38:	mov	x0, x20
  404b3c:	bl	401ee0 <ferror@plt>
  404b40:	cbnz	w0, 404be4 <tigetstr@plt+0x2cf4>
  404b44:	mov	x0, x20
  404b48:	bl	401d60 <fflush@plt>
  404b4c:	cbz	w0, 404b88 <tigetstr@plt+0x2c98>
  404b50:	ldr	w8, [x19]
  404b54:	cmp	w8, #0x9
  404b58:	b.ne	404be4 <tigetstr@plt+0x2cf4>  // b.any
  404b5c:	ldp	x20, x19, [sp, #16]
  404b60:	ldp	x29, x30, [sp], #32
  404b64:	ret
  404b68:	mov	x0, x20
  404b6c:	bl	401b00 <fileno@plt>
  404b70:	tbnz	w0, #31, 404b18 <tigetstr@plt+0x2c28>
  404b74:	bl	401a50 <dup@plt>
  404b78:	tbnz	w0, #31, 404b18 <tigetstr@plt+0x2c28>
  404b7c:	bl	401c00 <close@plt>
  404b80:	cbnz	w0, 404b18 <tigetstr@plt+0x2c28>
  404b84:	b	404b2c <tigetstr@plt+0x2c3c>
  404b88:	mov	x0, x20
  404b8c:	bl	401b00 <fileno@plt>
  404b90:	tbnz	w0, #31, 404b50 <tigetstr@plt+0x2c60>
  404b94:	bl	401a50 <dup@plt>
  404b98:	tbnz	w0, #31, 404b50 <tigetstr@plt+0x2c60>
  404b9c:	bl	401c00 <close@plt>
  404ba0:	cbnz	w0, 404b50 <tigetstr@plt+0x2c60>
  404ba4:	b	404b5c <tigetstr@plt+0x2c6c>
  404ba8:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  404bac:	add	x1, x1, #0x521
  404bb0:	mov	w2, #0x5                   	// #5
  404bb4:	mov	x0, xzr
  404bb8:	bl	401dc0 <dcgettext@plt>
  404bbc:	b	404bd8 <tigetstr@plt+0x2ce8>
  404bc0:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  404bc4:	add	x1, x1, #0x521
  404bc8:	mov	w2, #0x5                   	// #5
  404bcc:	mov	x0, xzr
  404bd0:	bl	401dc0 <dcgettext@plt>
  404bd4:	cbnz	w20, 404be0 <tigetstr@plt+0x2cf0>
  404bd8:	bl	401d80 <warnx@plt>
  404bdc:	b	404be4 <tigetstr@plt+0x2cf4>
  404be0:	bl	401cb0 <warn@plt>
  404be4:	mov	w0, #0x1                   	// #1
  404be8:	bl	401a10 <_exit@plt>
  404bec:	stp	x29, x30, [sp, #-32]!
  404bf0:	str	x19, [sp, #16]
  404bf4:	mov	x29, sp
  404bf8:	mov	x19, x1
  404bfc:	bl	401bd0 <realloc@plt>
  404c00:	cbz	x19, 404c08 <tigetstr@plt+0x2d18>
  404c04:	cbz	x0, 404c14 <tigetstr@plt+0x2d24>
  404c08:	ldr	x19, [sp, #16]
  404c0c:	ldp	x29, x30, [sp], #32
  404c10:	ret
  404c14:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  404c18:	add	x1, x1, #0x854
  404c1c:	mov	w0, #0x1                   	// #1
  404c20:	mov	x2, x19
  404c24:	bl	401eb0 <err@plt>
  404c28:	stp	x29, x30, [sp, #-32]!
  404c2c:	mov	w1, wzr
  404c30:	str	x19, [sp, #16]
  404c34:	mov	x29, sp
  404c38:	mov	x19, x0
  404c3c:	bl	4049d8 <tigetstr@plt+0x2ae8>
  404c40:	ldr	x8, [x19, #536]
  404c44:	cbz	x8, 404c5c <tigetstr@plt+0x2d6c>
  404c48:	ldrb	w8, [x19, #1716]
  404c4c:	tbnz	w8, #3, 404c5c <tigetstr@plt+0x2d6c>
  404c50:	ldr	x19, [sp, #16]
  404c54:	ldp	x29, x30, [sp], #32
  404c58:	ret
  404c5c:	ldr	x19, [sp, #16]
  404c60:	mov	w0, #0xd                   	// #13
  404c64:	ldp	x29, x30, [sp], #32
  404c68:	b	401e70 <putchar@plt>
  404c6c:	stp	x29, x30, [sp, #-48]!
  404c70:	stp	x20, x19, [sp, #32]
  404c74:	ldrb	w8, [x0, #1716]
  404c78:	mov	x19, x0
  404c7c:	mov	x20, x1
  404c80:	str	x21, [sp, #16]
  404c84:	mov	x29, sp
  404c88:	tbnz	w8, #2, 404c98 <tigetstr@plt+0x2da8>
  404c8c:	mov	x0, x19
  404c90:	bl	404c28 <tigetstr@plt+0x2d38>
  404c94:	b	404ca0 <tigetstr@plt+0x2db0>
  404c98:	ldr	x0, [x19, #536]
  404c9c:	bl	401a90 <putp@plt>
  404ca0:	mov	x0, x20
  404ca4:	bl	401a20 <strlen@plt>
  404ca8:	ldr	w9, [x19, #148]
  404cac:	mov	x8, x0
  404cb0:	ldr	x0, [x19, #544]
  404cb4:	adrp	x21, 418000 <tigetstr@plt+0x16110>
  404cb8:	add	w8, w9, w8
  404cbc:	str	w8, [x19, #148]
  404cc0:	cbz	x0, 404ccc <tigetstr@plt+0x2ddc>
  404cc4:	ldr	x8, [x19, #552]
  404cc8:	cbnz	x8, 404cdc <tigetstr@plt+0x2dec>
  404ccc:	ldr	x1, [x21, #688]
  404cd0:	mov	x0, x20
  404cd4:	bl	401a30 <fputs@plt>
  404cd8:	b	404cf4 <tigetstr@plt+0x2e04>
  404cdc:	bl	401a90 <putp@plt>
  404ce0:	ldr	x1, [x21, #688]
  404ce4:	mov	x0, x20
  404ce8:	bl	401a30 <fputs@plt>
  404cec:	ldr	x0, [x19, #552]
  404cf0:	bl	401a90 <putp@plt>
  404cf4:	ldr	x0, [x21, #688]
  404cf8:	bl	401d60 <fflush@plt>
  404cfc:	ldr	w8, [x19, #1716]
  404d00:	add	x0, x19, #0xc0
  404d04:	mov	w1, #0x1                   	// #1
  404d08:	eor	w8, w8, #0x20000
  404d0c:	str	w8, [x19, #1716]
  404d10:	bl	401d10 <siglongjmp@plt>
  404d14:	sub	sp, sp, #0x70
  404d18:	cmp	w2, #0x1
  404d1c:	stp	x29, x30, [sp, #16]
  404d20:	stp	x28, x27, [sp, #32]
  404d24:	stp	x26, x25, [sp, #48]
  404d28:	stp	x24, x23, [sp, #64]
  404d2c:	stp	x22, x21, [sp, #80]
  404d30:	stp	x20, x19, [sp, #96]
  404d34:	add	x29, sp, #0x10
  404d38:	b.lt	404f2c <tigetstr@plt+0x303c>  // b.tstop
  404d3c:	mov	x21, x1
  404d40:	mov	x19, x0
  404d44:	mov	w22, #0x1000000             	// #16777216
  404d48:	mov	w23, #0x3000000             	// #50331648
  404d4c:	mov	w25, #0x238                 	// #568
  404d50:	mov	w26, #0x230                 	// #560
  404d54:	ldr	w8, [x19, #1716]
  404d58:	sub	w27, w2, #0x1
  404d5c:	tbnz	w8, #5, 404d70 <tigetstr@plt+0x2e80>
  404d60:	ldrsb	w0, [x21], #1
  404d64:	bl	401e70 <putchar@plt>
  404d68:	mov	x20, x21
  404d6c:	b	404f1c <tigetstr@plt+0x302c>
  404d70:	ldrb	w24, [x21]
  404d74:	and	w9, w8, #0x3000000
  404d78:	cmp	w9, w22
  404d7c:	b.ne	404d90 <tigetstr@plt+0x2ea0>  // b.any
  404d80:	cmp	w24, #0x20
  404d84:	b.ne	404d90 <tigetstr@plt+0x2ea0>  // b.any
  404d88:	cmp	w2, #0x3
  404d8c:	b.gt	404db4 <tigetstr@plt+0x2ec4>
  404d90:	cmp	w2, #0x3
  404d94:	b.lt	404e10 <tigetstr@plt+0x2f20>  // b.tstop
  404d98:	ldrb	w9, [x21, #1]
  404d9c:	cmp	w24, #0x5f
  404da0:	b.ne	404dec <tigetstr@plt+0x2efc>  // b.any
  404da4:	cmp	w9, #0x8
  404da8:	b.ne	404e10 <tigetstr@plt+0x2f20>  // b.any
  404dac:	ldrb	w24, [x21, #2]
  404db0:	b	404e00 <tigetstr@plt+0x2f10>
  404db4:	ldrb	w10, [x21, #1]
  404db8:	ldrb	w9, [x21, #2]
  404dbc:	add	x20, x21, #0x1
  404dc0:	cmp	w10, #0x5f
  404dc4:	b.ne	404dd4 <tigetstr@plt+0x2ee4>  // b.any
  404dc8:	cmp	w9, #0x8
  404dcc:	b.ne	404de8 <tigetstr@plt+0x2ef8>  // b.any
  404dd0:	b	404f1c <tigetstr@plt+0x302c>
  404dd4:	cmp	w9, #0x8
  404dd8:	b.ne	404de8 <tigetstr@plt+0x2ef8>  // b.any
  404ddc:	ldrb	w9, [x21, #3]
  404de0:	cmp	w9, #0x5f
  404de4:	b.eq	404f1c <tigetstr@plt+0x302c>  // b.none
  404de8:	ldrb	w9, [x21, #1]
  404dec:	cmp	w9, #0x8
  404df0:	b.ne	404e10 <tigetstr@plt+0x2f20>  // b.any
  404df4:	ldrb	w9, [x21, #2]
  404df8:	cmp	w9, #0x5f
  404dfc:	b.ne	404e10 <tigetstr@plt+0x2f20>  // b.any
  404e00:	sub	w27, w2, #0x3
  404e04:	mov	w28, #0x1                   	// #1
  404e08:	mov	w9, #0x3                   	// #3
  404e0c:	b	404e18 <tigetstr@plt+0x2f28>
  404e10:	mov	w28, wzr
  404e14:	mov	w9, #0x1                   	// #1
  404e18:	ubfx	w10, w8, #25, #1
  404e1c:	cmp	w28, w10
  404e20:	add	x20, x21, x9
  404e24:	b.eq	404e88 <tigetstr@plt+0x2f98>  // b.none
  404e28:	cmp	w27, #0x3
  404e2c:	b.lt	404e78 <tigetstr@plt+0x2f88>  // b.tstop
  404e30:	tbz	w8, #24, 404e78 <tigetstr@plt+0x2f88>
  404e34:	cbnz	w28, 404e78 <tigetstr@plt+0x2f88>
  404e38:	cmp	w24, #0x20
  404e3c:	b.ne	404e78 <tigetstr@plt+0x2f88>  // b.any
  404e40:	ldrb	w9, [x20]
  404e44:	ldrb	w8, [x20, #1]
  404e48:	cmp	w9, #0x5f
  404e4c:	b.ne	404e5c <tigetstr@plt+0x2f6c>  // b.any
  404e50:	cmp	w8, #0x8
  404e54:	b.eq	404e70 <tigetstr@plt+0x2f80>  // b.none
  404e58:	b	404e78 <tigetstr@plt+0x2f88>
  404e5c:	cmp	w8, #0x8
  404e60:	b.ne	404e78 <tigetstr@plt+0x2f88>  // b.any
  404e64:	ldrb	w8, [x20, #2]
  404e68:	cmp	w8, #0x5f
  404e6c:	b.ne	404e78 <tigetstr@plt+0x2f88>  // b.any
  404e70:	mov	w28, #0x1                   	// #1
  404e74:	b	404eac <tigetstr@plt+0x2fbc>
  404e78:	cmp	w28, #0x0
  404e7c:	csel	x8, x26, x25, ne  // ne = any
  404e80:	ldr	x0, [x19, x8]
  404e84:	bl	401a90 <putp@plt>
  404e88:	cmp	w24, #0x20
  404e8c:	b.ne	404eac <tigetstr@plt+0x2fbc>  // b.any
  404e90:	cbnz	w28, 404eac <tigetstr@plt+0x2fbc>
  404e94:	ldr	w8, [x19, #1716]
  404e98:	and	w8, w8, #0x3000000
  404e9c:	cmp	w8, w23
  404ea0:	b.ne	404eac <tigetstr@plt+0x2fbc>  // b.any
  404ea4:	mov	w28, wzr
  404ea8:	b	404f10 <tigetstr@plt+0x3020>
  404eac:	sub	x20, x20, #0x1
  404eb0:	add	w8, w27, #0x1
  404eb4:	sxtw	x2, w8
  404eb8:	sub	x0, x29, #0x4
  404ebc:	mov	x3, sp
  404ec0:	mov	x1, x20
  404ec4:	str	xzr, [sp]
  404ec8:	bl	4019e0 <mbrtowc@plt>
  404ecc:	cmn	x0, #0x3
  404ed0:	csinc	x21, x0, xzr, ls  // ls = plast
  404ed4:	cbz	x21, 404ee8 <tigetstr@plt+0x2ff8>
  404ed8:	ldrsb	w0, [x20], #1
  404edc:	sub	x21, x21, #0x1
  404ee0:	bl	401e70 <putchar@plt>
  404ee4:	cbnz	x21, 404ed8 <tigetstr@plt+0x2fe8>
  404ee8:	cbz	w28, 404f10 <tigetstr@plt+0x3020>
  404eec:	ldr	x8, [x19, #576]
  404ef0:	ldrb	w8, [x8]
  404ef4:	cbz	w8, 404f10 <tigetstr@plt+0x3020>
  404ef8:	adrp	x8, 418000 <tigetstr@plt+0x16110>
  404efc:	ldr	x0, [x19, #584]
  404f00:	ldr	x1, [x8, #688]
  404f04:	bl	401a30 <fputs@plt>
  404f08:	ldr	x0, [x19, #576]
  404f0c:	bl	401a90 <putp@plt>
  404f10:	ldr	w8, [x19, #1716]
  404f14:	bfi	w8, w28, #25, #1
  404f18:	str	w8, [x19, #1716]
  404f1c:	cmp	w27, #0x0
  404f20:	mov	w2, w27
  404f24:	mov	x21, x20
  404f28:	b.gt	404d54 <tigetstr@plt+0x2e64>
  404f2c:	ldp	x20, x19, [sp, #96]
  404f30:	ldp	x22, x21, [sp, #80]
  404f34:	ldp	x24, x23, [sp, #64]
  404f38:	ldp	x26, x25, [sp, #48]
  404f3c:	ldp	x28, x27, [sp, #32]
  404f40:	ldp	x29, x30, [sp, #16]
  404f44:	add	sp, sp, #0x70
  404f48:	ret
  404f4c:	stp	x29, x30, [sp, #-32]!
  404f50:	stp	x20, x19, [sp, #16]
  404f54:	ldrb	w8, [x0, #1716]
  404f58:	mov	x19, x0
  404f5c:	mov	x20, x1
  404f60:	mov	x29, sp
  404f64:	tbnz	w8, #2, 404f80 <tigetstr@plt+0x3090>
  404f68:	ldr	w8, [x19, #148]
  404f6c:	cmp	w8, #0x1
  404f70:	b.lt	404f88 <tigetstr@plt+0x3098>  // b.tstop
  404f74:	mov	x0, x19
  404f78:	bl	404c28 <tigetstr@plt+0x2d38>
  404f7c:	b	404f88 <tigetstr@plt+0x3098>
  404f80:	ldr	x0, [x19, #536]
  404f84:	bl	401a90 <putp@plt>
  404f88:	ldr	w8, [x19, #1716]
  404f8c:	tbnz	w8, #11, 4050b8 <tigetstr@plt+0x31c8>
  404f90:	ldr	x0, [x19, #544]
  404f94:	str	wzr, [x19, #148]
  404f98:	cbz	x0, 404fc0 <tigetstr@plt+0x30d0>
  404f9c:	ldr	x9, [x19, #552]
  404fa0:	cbz	x9, 404fc0 <tigetstr@plt+0x30d0>
  404fa4:	bl	401a90 <putp@plt>
  404fa8:	ldr	w8, [x19, #1716]
  404fac:	ldr	w9, [x19, #148]
  404fb0:	lsr	w10, w8, #20
  404fb4:	and	w10, w10, #0x2
  404fb8:	add	w9, w10, w9
  404fbc:	str	w9, [x19, #148]
  404fc0:	tbz	w8, #2, 404fcc <tigetstr@plt+0x30dc>
  404fc4:	ldr	x0, [x19, #536]
  404fc8:	bl	401a90 <putp@plt>
  404fcc:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  404fd0:	add	x1, x1, #0xf73
  404fd4:	mov	w2, #0x5                   	// #5
  404fd8:	mov	x0, xzr
  404fdc:	bl	401dc0 <dcgettext@plt>
  404fe0:	bl	401e20 <printf@plt>
  404fe4:	ldr	w8, [x19, #148]
  404fe8:	add	w8, w8, w0
  404fec:	str	w8, [x19, #148]
  404ff0:	cbz	x20, 405014 <tigetstr@plt+0x3124>
  404ff4:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  404ff8:	add	x1, x1, #0xf7c
  404ffc:	mov	w2, #0x5                   	// #5
  405000:	mov	x0, xzr
  405004:	bl	401dc0 <dcgettext@plt>
  405008:	mov	x1, x20
  40500c:	bl	401e20 <printf@plt>
  405010:	b	405038 <tigetstr@plt+0x3148>
  405014:	ldrb	w8, [x19, #1717]
  405018:	tbnz	w8, #7, 405044 <tigetstr@plt+0x3154>
  40501c:	ldp	x8, x9, [x19, #120]
  405020:	mov	w10, #0x64                  	// #100
  405024:	adrp	x0, 406000 <tigetstr@plt+0x4110>
  405028:	add	x0, x0, #0xf8c
  40502c:	mul	x8, x8, x10
  405030:	sdiv	x1, x8, x9
  405034:	bl	401e20 <printf@plt>
  405038:	ldr	w8, [x19, #148]
  40503c:	add	w8, w8, w0
  405040:	str	w8, [x19, #148]
  405044:	ldrb	w8, [x19, #1718]
  405048:	tbz	w8, #7, 405070 <tigetstr@plt+0x3180>
  40504c:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  405050:	add	x1, x1, #0xf93
  405054:	mov	w2, #0x5                   	// #5
  405058:	mov	x0, xzr
  40505c:	bl	401dc0 <dcgettext@plt>
  405060:	bl	401e20 <printf@plt>
  405064:	ldr	w8, [x19, #148]
  405068:	add	w8, w8, w0
  40506c:	str	w8, [x19, #148]
  405070:	ldr	x8, [x19, #544]
  405074:	cbz	x8, 405084 <tigetstr@plt+0x3194>
  405078:	ldr	x0, [x19, #552]
  40507c:	cbz	x0, 405084 <tigetstr@plt+0x3194>
  405080:	bl	401a90 <putp@plt>
  405084:	ldrb	w8, [x19, #1716]
  405088:	tbz	w8, #2, 405094 <tigetstr@plt+0x31a4>
  40508c:	ldr	x0, [x19, #648]
  405090:	bl	401a90 <putp@plt>
  405094:	adrp	x8, 418000 <tigetstr@plt+0x16110>
  405098:	ldr	x0, [x8, #688]
  40509c:	bl	401d60 <fflush@plt>
  4050a0:	ldr	w8, [x19, #1716]
  4050a4:	eor	w8, w8, #0x4000000
  4050a8:	str	w8, [x19, #1716]
  4050ac:	ldp	x20, x19, [sp, #16]
  4050b0:	ldp	x29, x30, [sp], #32
  4050b4:	ret
  4050b8:	adrp	x8, 418000 <tigetstr@plt+0x16110>
  4050bc:	ldr	x1, [x8, #680]
  4050c0:	mov	w0, #0x7                   	// #7
  4050c4:	bl	401ac0 <fputc@plt>
  4050c8:	b	4050a0 <tigetstr@plt+0x31b0>
  4050cc:	sub	sp, sp, #0x80
  4050d0:	stp	x26, x25, [sp, #64]
  4050d4:	stp	x22, x21, [sp, #96]
  4050d8:	stp	x20, x19, [sp, #112]
  4050dc:	mov	x22, x1
  4050e0:	subs	w26, w2, #0x1
  4050e4:	mov	x19, x0
  4050e8:	stp	x29, x30, [sp, #32]
  4050ec:	stp	x28, x27, [sp, #48]
  4050f0:	stp	x24, x23, [sp, #80]
  4050f4:	add	x29, sp, #0x20
  4050f8:	b.lt	405470 <tigetstr@plt+0x3580>  // b.tstop
  4050fc:	mov	x25, xzr
  405100:	mov	w27, wzr
  405104:	mov	w23, wzr
  405108:	sxtw	x28, w2
  40510c:	sxtb	w21, w3
  405110:	mov	x20, x22
  405114:	ldr	w8, [x19, #148]
  405118:	mov	x0, x19
  40511c:	cmp	w8, w27
  405120:	csel	w27, w8, w27, gt
  405124:	bl	405b24 <tigetstr@plt+0x3c34>
  405128:	mov	w24, w0
  40512c:	cmp	w0, #0x5c
  405130:	b.ne	4051c8 <tigetstr@plt+0x32d8>  // b.any
  405134:	add	w23, w23, #0x1
  405138:	cbz	w23, 405160 <tigetstr@plt+0x3270>
  40513c:	ldrb	w8, [x19, #20]
  405140:	cmp	w8, w24, uxtb
  405144:	b.eq	405154 <tigetstr@plt+0x3264>  // b.none
  405148:	ldrb	w8, [x19, #19]
  40514c:	cmp	w8, w24, uxtb
  405150:	b.ne	405160 <tigetstr@plt+0x3270>  // b.any
  405154:	mov	x0, x19
  405158:	bl	405c88 <tigetstr@plt+0x3d98>
  40515c:	sub	x20, x20, #0x1
  405160:	cmp	w24, #0x5c
  405164:	csel	w23, w23, wzr, eq  // eq = none
  405168:	cmp	w24, #0x20
  40516c:	cset	w8, lt  // lt = tstop
  405170:	cmp	w24, #0xa
  405174:	cset	w9, ne  // ne = any
  405178:	cmp	w24, #0x1b
  40517c:	cset	w10, ne  // ne = any
  405180:	cmp	w24, #0x7f
  405184:	strb	w24, [x20], #1
  405188:	b.eq	405380 <tigetstr@plt+0x3490>  // b.none
  40518c:	and	w8, w8, w9
  405190:	and	w8, w10, w8
  405194:	cbnz	w8, 405380 <tigetstr@plt+0x3490>
  405198:	cmp	w24, #0xa
  40519c:	b.eq	405478 <tigetstr@plt+0x3588>  // b.none
  4051a0:	cmp	w24, #0x1b
  4051a4:	b.eq	405478 <tigetstr@plt+0x3588>  // b.none
  4051a8:	adrp	x8, 418000 <tigetstr@plt+0x16110>
  4051ac:	ldr	x1, [x8, #680]
  4051b0:	mov	w0, w24
  4051b4:	bl	401ac0 <fputc@plt>
  4051b8:	ldr	w8, [x19, #148]
  4051bc:	add	w8, w8, #0x1
  4051c0:	str	w8, [x19, #148]
  4051c4:	b	405370 <tigetstr@plt+0x3480>
  4051c8:	cbnz	w23, 405244 <tigetstr@plt+0x3354>
  4051cc:	ldrb	w8, [x19, #19]
  4051d0:	cmp	w8, w24, uxtb
  4051d4:	b.ne	405244 <tigetstr@plt+0x3354>  // b.any
  4051d8:	cmp	x20, x22
  4051dc:	b.ls	4054b4 <tigetstr@plt+0x35c4>  // b.plast
  4051e0:	bl	401d00 <__ctype_get_mb_cur_max@plt>
  4051e4:	cmp	x0, #0x2
  4051e8:	b.cc	405284 <tigetstr@plt+0x3394>  // b.lo, b.ul, b.last
  4051ec:	str	w21, [sp, #4]
  4051f0:	stp	x28, xzr, [sp, #8]
  4051f4:	mov	x28, xzr
  4051f8:	mov	x21, xzr
  4051fc:	add	x24, x22, x21
  405200:	sub	x0, x29, #0x4
  405204:	add	x3, sp, #0x10
  405208:	mov	x1, x24
  40520c:	mov	x2, x25
  405210:	bl	4019e0 <mbrtowc@plt>
  405214:	cmn	x0, #0x2
  405218:	b.cc	405220 <tigetstr@plt+0x3330>  // b.lo, b.ul, b.last
  40521c:	str	x28, [sp, #16]
  405220:	sub	x8, x0, #0x1
  405224:	cmn	x8, #0x4
  405228:	csinc	x23, x0, xzr, ls  // ls = plast
  40522c:	add	x8, x24, x23
  405230:	cmp	x8, x20
  405234:	b.cs	4052a0 <tigetstr@plt+0x33b0>  // b.hs, b.nlast
  405238:	ldr	x28, [sp, #16]
  40523c:	add	x21, x23, x21
  405240:	b	4051fc <tigetstr@plt+0x330c>
  405244:	cbnz	w23, 405138 <tigetstr@plt+0x3248>
  405248:	ldrb	w8, [x19, #20]
  40524c:	cmp	w8, w24, uxtb
  405250:	b.ne	405138 <tigetstr@plt+0x3248>  // b.any
  405254:	ldrb	w8, [x19, #1717]
  405258:	tbnz	w8, #3, 4053b4 <tigetstr@plt+0x34c4>
  40525c:	mov	w0, #0xd                   	// #13
  405260:	bl	401e70 <putchar@plt>
  405264:	mov	w0, w21
  405268:	bl	401e70 <putchar@plt>
  40526c:	ldr	x8, [x19, #536]
  405270:	cbz	x8, 405338 <tigetstr@plt+0x3448>
  405274:	mov	w1, #0x1                   	// #1
  405278:	mov	x0, x19
  40527c:	bl	4049d8 <tigetstr@plt+0x2ae8>
  405280:	b	405354 <tigetstr@plt+0x3464>
  405284:	ldr	w8, [x19, #148]
  405288:	mov	x0, x19
  40528c:	sub	w8, w8, #0x1
  405290:	str	w8, [x19, #148]
  405294:	bl	405c88 <tigetstr@plt+0x3d98>
  405298:	sub	x20, x20, #0x1
  40529c:	b	4052f4 <tigetstr@plt+0x3404>
  4052a0:	cmp	x23, #0x1
  4052a4:	b.ne	4052b8 <tigetstr@plt+0x33c8>  // b.any
  4052a8:	mov	x0, x19
  4052ac:	bl	405c88 <tigetstr@plt+0x3d98>
  4052b0:	ldr	x28, [sp, #8]
  4052b4:	b	4052e0 <tigetstr@plt+0x33f0>
  4052b8:	ldur	w0, [x29, #-4]
  4052bc:	bl	401b50 <wcwidth@plt>
  4052c0:	ldr	x28, [sp, #8]
  4052c4:	cmp	w0, #0x1
  4052c8:	csinc	w21, w0, wzr, gt
  4052cc:	mov	x0, x19
  4052d0:	sub	w21, w21, #0x1
  4052d4:	bl	405c88 <tigetstr@plt+0x3d98>
  4052d8:	cbnz	w21, 4052cc <tigetstr@plt+0x33dc>
  4052dc:	cbz	x23, 4052f0 <tigetstr@plt+0x3400>
  4052e0:	ldr	w8, [x19, #148]
  4052e4:	sub	x20, x20, x23
  4052e8:	sub	w8, w8, w23
  4052ec:	str	w8, [x19, #148]
  4052f0:	ldr	w21, [sp, #4]
  4052f4:	ldrb	w10, [x20]
  4052f8:	sxtb	w8, w10
  4052fc:	cmp	w8, #0x20
  405300:	cset	w8, lt  // lt = tstop
  405304:	cmp	w10, #0xa
  405308:	cset	w9, ne  // ne = any
  40530c:	cmp	w10, #0x7f
  405310:	b.eq	40531c <tigetstr@plt+0x342c>  // b.none
  405314:	and	w8, w8, w9
  405318:	cbz	w8, 405330 <tigetstr@plt+0x3440>
  40531c:	ldr	w8, [x19, #148]
  405320:	mov	x0, x19
  405324:	sub	w8, w8, #0x1
  405328:	str	w8, [x19, #148]
  40532c:	bl	405c88 <tigetstr@plt+0x3d98>
  405330:	mov	w23, wzr
  405334:	b	405370 <tigetstr@plt+0x3480>
  405338:	ldrb	w8, [x19, #1716]
  40533c:	tbz	w8, #6, 405354 <tigetstr@plt+0x3464>
  405340:	ldr	w8, [x19, #148]
  405344:	sub	w9, w8, #0x1
  405348:	cmp	w8, #0x2
  40534c:	str	w9, [x19, #148]
  405350:	b.ge	405448 <tigetstr@plt+0x3558>  // b.tcont
  405354:	mov	w8, #0x1                   	// #1
  405358:	str	w8, [x19, #148]
  40535c:	adrp	x8, 418000 <tigetstr@plt+0x16110>
  405360:	ldr	x0, [x8, #688]
  405364:	bl	401d60 <fflush@plt>
  405368:	mov	w23, wzr
  40536c:	mov	x20, x22
  405370:	sub	x25, x20, x22
  405374:	cmp	x25, x28
  405378:	b.lt	405114 <tigetstr@plt+0x3224>  // b.tstop
  40537c:	b	405478 <tigetstr@plt+0x3588>
  405380:	adrp	x8, 418000 <tigetstr@plt+0x16110>
  405384:	ldr	x1, [x8, #680]
  405388:	cmp	w24, #0x7f
  40538c:	mov	w8, #0xffffffc0            	// #-64
  405390:	adrp	x0, 407000 <tigetstr@plt+0x5110>
  405394:	cneg	w8, w8, ne  // ne = any
  405398:	add	x0, x0, #0x1e
  40539c:	add	w24, w8, w24
  4053a0:	bl	401a30 <fputs@plt>
  4053a4:	ldr	w8, [x19, #148]
  4053a8:	add	w8, w8, #0x1
  4053ac:	str	w8, [x19, #148]
  4053b0:	b	405198 <tigetstr@plt+0x32a8>
  4053b4:	sxtb	w9, w24
  4053b8:	and	w8, w24, #0xff
  4053bc:	cmp	w9, #0x1f
  4053c0:	cset	w9, gt
  4053c4:	cmp	w8, #0xa
  4053c8:	cset	w10, eq  // eq = none
  4053cc:	cmp	w8, #0x1b
  4053d0:	cset	w11, eq  // eq = none
  4053d4:	cmp	w8, #0x7f
  4053d8:	b.eq	4053e8 <tigetstr@plt+0x34f8>  // b.none
  4053dc:	orr	w9, w9, w10
  4053e0:	orr	w9, w11, w9
  4053e4:	cbnz	w9, 405418 <tigetstr@plt+0x3528>
  4053e8:	adrp	x9, 418000 <tigetstr@plt+0x16110>
  4053ec:	ldr	x1, [x9, #680]
  4053f0:	cmp	w8, #0x7f
  4053f4:	mov	w8, #0xffffffc0            	// #-64
  4053f8:	adrp	x0, 407000 <tigetstr@plt+0x5110>
  4053fc:	cneg	w8, w8, ne  // ne = any
  405400:	add	x0, x0, #0x1e
  405404:	add	w24, w8, w24
  405408:	bl	401a30 <fputs@plt>
  40540c:	ldr	w8, [x19, #148]
  405410:	add	w8, w8, #0x1
  405414:	str	w8, [x19, #148]
  405418:	adrp	x8, 418000 <tigetstr@plt+0x16110>
  40541c:	ldr	x1, [x8, #680]
  405420:	sxtb	w0, w24
  405424:	bl	401ac0 <fputc@plt>
  405428:	ldr	w8, [x19, #148]
  40542c:	mov	w0, #0xa                   	// #10
  405430:	add	w8, w8, #0x1
  405434:	str	w8, [x19, #148]
  405438:	bl	401e70 <putchar@plt>
  40543c:	mov	w0, w21
  405440:	bl	401e70 <putchar@plt>
  405444:	b	40535c <tigetstr@plt+0x346c>
  405448:	adrp	x8, 418000 <tigetstr@plt+0x16110>
  40544c:	ldr	x1, [x8, #680]
  405450:	adrp	x0, 407000 <tigetstr@plt+0x5110>
  405454:	add	x0, x0, #0x1a
  405458:	bl	401a30 <fputs@plt>
  40545c:	ldr	w8, [x19, #148]
  405460:	subs	w8, w8, #0x1
  405464:	str	w8, [x19, #148]
  405468:	b.le	405354 <tigetstr@plt+0x3464>
  40546c:	b	405448 <tigetstr@plt+0x3558>
  405470:	mov	w27, wzr
  405474:	mov	x20, x22
  405478:	strb	wzr, [x20, #-1]!
  40547c:	ldr	x8, [x19, #536]
  405480:	cbnz	x8, 405488 <tigetstr@plt+0x3598>
  405484:	str	w27, [x19, #148]
  405488:	sub	x8, x20, x22
  40548c:	cmp	x8, w26, sxtw
  405490:	b.ge	4054cc <tigetstr@plt+0x35dc>  // b.tcont
  405494:	ldp	x20, x19, [sp, #112]
  405498:	ldp	x22, x21, [sp, #96]
  40549c:	ldp	x24, x23, [sp, #80]
  4054a0:	ldp	x26, x25, [sp, #64]
  4054a4:	ldp	x28, x27, [sp, #48]
  4054a8:	ldp	x29, x30, [sp, #32]
  4054ac:	add	sp, sp, #0x80
  4054b0:	ret
  4054b4:	ldr	x8, [x19, #536]
  4054b8:	cbnz	x8, 4054c0 <tigetstr@plt+0x35d0>
  4054bc:	str	w27, [x19, #148]
  4054c0:	add	x0, x19, #0xc0
  4054c4:	mov	w1, #0x1                   	// #1
  4054c8:	bl	401d10 <siglongjmp@plt>
  4054cc:	adrp	x1, 407000 <tigetstr@plt+0x5110>
  4054d0:	add	x1, x1, #0x20
  4054d4:	mov	w2, #0x5                   	// #5
  4054d8:	mov	x0, xzr
  4054dc:	bl	401dc0 <dcgettext@plt>
  4054e0:	mov	x1, x0
  4054e4:	mov	x0, x19
  4054e8:	bl	404c6c <tigetstr@plt+0x2d7c>
  4054ec:	sub	sp, sp, #0x140
  4054f0:	stp	x29, x30, [sp, #224]
  4054f4:	stp	x28, x27, [sp, #240]
  4054f8:	stp	x26, x25, [sp, #256]
  4054fc:	stp	x24, x23, [sp, #272]
  405500:	stp	x22, x21, [sp, #288]
  405504:	stp	x20, x19, [sp, #304]
  405508:	add	x29, sp, #0xe0
  40550c:	mov	x21, x1
  405510:	mov	x19, x0
  405514:	bl	404c28 <tigetstr@plt+0x2d38>
  405518:	mov	w0, #0x21                  	// #33
  40551c:	bl	401e70 <putchar@plt>
  405520:	adrp	x20, 418000 <tigetstr@plt+0x16110>
  405524:	ldr	x0, [x20, #688]
  405528:	bl	401d60 <fflush@plt>
  40552c:	ldrb	w8, [x19, #1718]
  405530:	mov	w9, #0x1                   	// #1
  405534:	str	w9, [x19, #148]
  405538:	tbnz	w8, #2, 405724 <tigetstr@plt+0x3834>
  40553c:	add	x1, sp, #0x10
  405540:	mov	w2, #0xc6                  	// #198
  405544:	mov	w3, #0x21                  	// #33
  405548:	mov	x0, x19
  40554c:	bl	4050cc <tigetstr@plt+0x31dc>
  405550:	ldr	x8, [x19, #160]
  405554:	ldrsw	x9, [x19, #136]
  405558:	ldr	x0, [x8, x9, lsl #3]
  40555c:	bl	401a20 <strlen@plt>
  405560:	mov	x22, x0
  405564:	add	x0, x19, #0x2cc
  405568:	str	x0, [sp, #8]
  40556c:	bl	401a20 <strlen@plt>
  405570:	add	w20, w0, w22
  405574:	add	w26, w20, #0xc9
  405578:	sxtw	x23, w26
  40557c:	mov	x0, x23
  405580:	bl	401b40 <malloc@plt>
  405584:	mov	x22, x0
  405588:	cbnz	x0, 405590 <tigetstr@plt+0x36a0>
  40558c:	cbnz	w26, 4057a8 <tigetstr@plt+0x38b8>
  405590:	ldrb	w24, [sp, #16]
  405594:	str	x21, [sp]
  405598:	cbz	w24, 40579c <tigetstr@plt+0x38ac>
  40559c:	mov	w25, wzr
  4055a0:	add	w27, w20, #0x1
  4055a4:	add	x20, sp, #0x10
  4055a8:	mov	x23, x22
  4055ac:	mov	w28, w26
  4055b0:	sub	x21, x23, x22
  4055b4:	mvn	w8, w21
  4055b8:	add	w8, w28, w8
  4055bc:	cmp	w8, w27
  4055c0:	b.ge	4055e8 <tigetstr@plt+0x36f8>  // b.tcont
  4055c4:	add	w28, w28, w26
  4055c8:	sxtw	x23, w28
  4055cc:	mov	x0, x22
  4055d0:	mov	x1, x23
  4055d4:	bl	401bd0 <realloc@plt>
  4055d8:	mov	x22, x0
  4055dc:	cbz	w28, 4055e4 <tigetstr@plt+0x36f4>
  4055e0:	cbz	x22, 4057a8 <tigetstr@plt+0x38b8>
  4055e4:	add	x23, x22, w21, sxtw
  4055e8:	sxtb	w8, w24
  4055ec:	cmp	w8, #0x21
  4055f0:	add	x21, x20, #0x1
  4055f4:	b.eq	405658 <tigetstr@plt+0x3768>  // b.none
  4055f8:	cmp	w8, #0x5c
  4055fc:	b.eq	405634 <tigetstr@plt+0x3744>  // b.none
  405600:	cmp	w8, #0x25
  405604:	b.ne	405650 <tigetstr@plt+0x3760>  // b.any
  405608:	ldrb	w8, [x19, #1717]
  40560c:	tbnz	w8, #7, 405650 <tigetstr@plt+0x3760>
  405610:	ldr	x8, [x19, #160]
  405614:	ldrsw	x9, [x19, #136]
  405618:	mov	x0, x23
  40561c:	ldr	x1, [x8, x9, lsl #3]
  405620:	bl	401d70 <strcpy@plt>
  405624:	ldr	x8, [x19, #160]
  405628:	ldrsw	x9, [x19, #136]
  40562c:	ldr	x0, [x8, x9, lsl #3]
  405630:	b	405674 <tigetstr@plt+0x3784>
  405634:	ldrb	w8, [x21]
  405638:	orr	w9, w8, #0x4
  40563c:	cmp	w9, #0x25
  405640:	b.ne	405650 <tigetstr@plt+0x3760>  // b.any
  405644:	add	x21, x20, #0x2
  405648:	strb	w8, [x23], #1
  40564c:	b	405680 <tigetstr@plt+0x3790>
  405650:	strb	w24, [x23], #1
  405654:	b	405680 <tigetstr@plt+0x3790>
  405658:	ldr	w8, [x19, #184]
  40565c:	cbz	w8, 4057bc <tigetstr@plt+0x38cc>
  405660:	ldr	x20, [sp, #8]
  405664:	mov	x0, x23
  405668:	mov	x1, x20
  40566c:	bl	401d70 <strcpy@plt>
  405670:	mov	x0, x20
  405674:	bl	401a20 <strlen@plt>
  405678:	add	x23, x23, x0
  40567c:	add	w25, w25, #0x1
  405680:	ldrb	w24, [x21]
  405684:	mov	x20, x21
  405688:	cbnz	w24, 4055b0 <tigetstr@plt+0x36c0>
  40568c:	strb	wzr, [x23]
  405690:	cbnz	x22, 4056c0 <tigetstr@plt+0x37d0>
  405694:	ldr	x21, [sp]
  405698:	tbnz	w25, #31, 4056f4 <tigetstr@plt+0x3804>
  40569c:	cbz	w25, 405730 <tigetstr@plt+0x3840>
  4056a0:	mov	x0, x19
  4056a4:	bl	404c28 <tigetstr@plt+0x2d38>
  4056a8:	ldr	x1, [sp, #8]
  4056ac:	adrp	x0, 407000 <tigetstr@plt+0x5110>
  4056b0:	add	x0, x0, #0x3a
  4056b4:	bl	401e20 <printf@plt>
  4056b8:	str	w0, [x19, #148]
  4056bc:	b	405730 <tigetstr@plt+0x3840>
  4056c0:	mov	x0, x22
  4056c4:	bl	401a20 <strlen@plt>
  4056c8:	ldr	x21, [sp]
  4056cc:	cmp	x0, #0x3e7
  4056d0:	b.hi	4056e4 <tigetstr@plt+0x37f4>  // b.pmore
  4056d4:	ldr	x0, [sp, #8]
  4056d8:	mov	x1, x22
  4056dc:	bl	401d70 <strcpy@plt>
  4056e0:	b	4056e8 <tigetstr@plt+0x37f8>
  4056e4:	mov	w25, #0xffffffff            	// #-1
  4056e8:	mov	x0, x22
  4056ec:	bl	401ce0 <free@plt>
  4056f0:	tbz	w25, #31, 40569c <tigetstr@plt+0x37ac>
  4056f4:	adrp	x1, 407000 <tigetstr@plt+0x5110>
  4056f8:	add	x1, x1, #0x2e
  4056fc:	mov	w2, #0x5                   	// #5
  405700:	mov	x0, xzr
  405704:	bl	401dc0 <dcgettext@plt>
  405708:	adrp	x8, 418000 <tigetstr@plt+0x16110>
  40570c:	ldr	x1, [x8, #680]
  405710:	bl	401a30 <fputs@plt>
  405714:	mov	x0, x19
  405718:	mov	x1, x21
  40571c:	bl	404f4c <tigetstr@plt+0x305c>
  405720:	b	40577c <tigetstr@plt+0x388c>
  405724:	ldr	x1, [x20, #688]
  405728:	add	x0, x19, #0x2cc
  40572c:	bl	401a30 <fputs@plt>
  405730:	adrp	x8, 418000 <tigetstr@plt+0x16110>
  405734:	ldr	x0, [x8, #688]
  405738:	bl	401d60 <fflush@plt>
  40573c:	adrp	x8, 418000 <tigetstr@plt+0x16110>
  405740:	ldr	x1, [x8, #680]
  405744:	mov	w0, #0xa                   	// #10
  405748:	bl	401ac0 <fputc@plt>
  40574c:	ldr	x2, [x19, #176]
  405750:	adrp	x4, 407000 <tigetstr@plt+0x5110>
  405754:	mov	w8, #0x1                   	// #1
  405758:	add	x5, x19, #0x2cc
  40575c:	add	x4, x4, #0x3e
  405760:	mov	x0, x19
  405764:	mov	x1, x21
  405768:	mov	x3, x2
  40576c:	mov	w6, wzr
  405770:	str	wzr, [x19, #148]
  405774:	str	w8, [x19, #184]
  405778:	bl	4057dc <tigetstr@plt+0x38ec>
  40577c:	ldp	x20, x19, [sp, #304]
  405780:	ldp	x22, x21, [sp, #288]
  405784:	ldp	x24, x23, [sp, #272]
  405788:	ldp	x26, x25, [sp, #256]
  40578c:	ldp	x28, x27, [sp, #240]
  405790:	ldp	x29, x30, [sp, #224]
  405794:	add	sp, sp, #0x140
  405798:	ret
  40579c:	mov	w25, wzr
  4057a0:	mov	x23, x22
  4057a4:	b	40568c <tigetstr@plt+0x379c>
  4057a8:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  4057ac:	add	x1, x1, #0x854
  4057b0:	mov	w0, #0x1                   	// #1
  4057b4:	mov	x2, x23
  4057b8:	bl	401eb0 <err@plt>
  4057bc:	adrp	x1, 407000 <tigetstr@plt+0x5110>
  4057c0:	add	x1, x1, #0x41
  4057c4:	mov	w2, #0x5                   	// #5
  4057c8:	mov	x0, xzr
  4057cc:	bl	401dc0 <dcgettext@plt>
  4057d0:	mov	x1, x0
  4057d4:	mov	x0, x19
  4057d8:	bl	404c6c <tigetstr@plt+0x2d7c>
  4057dc:	stp	x29, x30, [sp, #-48]!
  4057e0:	stp	x22, x21, [sp, #16]
  4057e4:	stp	x20, x19, [sp, #32]
  4057e8:	mov	x29, sp
  4057ec:	sub	sp, sp, #0xd0
  4057f0:	stp	x3, x4, [x29, #-72]
  4057f4:	stp	x5, x6, [x29, #-56]
  4057f8:	stur	x7, [x29, #-40]
  4057fc:	stp	q1, q2, [x29, #-192]
  405800:	stp	q3, q4, [x29, #-160]
  405804:	stur	q0, [x29, #-208]
  405808:	stp	q5, q6, [x29, #-128]
  40580c:	stur	q7, [x29, #-96]
  405810:	adrp	x8, 418000 <tigetstr@plt+0x16110>
  405814:	ldr	x8, [x8, #688]
  405818:	mov	x21, x0
  40581c:	mov	x19, x2
  405820:	mov	x20, x1
  405824:	mov	x0, x8
  405828:	bl	401d60 <fflush@plt>
  40582c:	bl	404a60 <tigetstr@plt+0x2b70>
  405830:	bl	401ae0 <fork@plt>
  405834:	tbz	w0, #31, 405858 <tigetstr@plt+0x3968>
  405838:	mov	w22, #0xa                   	// #10
  40583c:	mov	w0, #0x5                   	// #5
  405840:	bl	401bc0 <sleep@plt>
  405844:	bl	401ae0 <fork@plt>
  405848:	cmp	w22, #0x2
  40584c:	b.cc	405858 <tigetstr@plt+0x3968>  // b.lo, b.ul, b.last
  405850:	sub	w22, w22, #0x1
  405854:	tbnz	w0, #31, 40583c <tigetstr@plt+0x394c>
  405858:	cbz	w0, 40594c <tigetstr@plt+0x3a5c>
  40585c:	cmp	w0, #0x1
  405860:	b.lt	405928 <tigetstr@plt+0x3a38>  // b.tstop
  405864:	mov	w0, #0x2                   	// #2
  405868:	mov	w1, #0x1                   	// #1
  40586c:	bl	401b10 <signal@plt>
  405870:	mov	w0, #0x3                   	// #3
  405874:	mov	w1, #0x1                   	// #1
  405878:	bl	401b10 <signal@plt>
  40587c:	ldrb	w8, [x21, #1716]
  405880:	tbz	w8, #1, 405890 <tigetstr@plt+0x39a0>
  405884:	mov	w0, #0x14                  	// #20
  405888:	mov	x1, xzr
  40588c:	bl	401b10 <signal@plt>
  405890:	mov	x0, xzr
  405894:	bl	401d40 <wait@plt>
  405898:	cmp	w0, #0x0
  40589c:	b.gt	405890 <tigetstr@plt+0x39a0>
  4058a0:	adrp	x1, 403000 <tigetstr@plt+0x1110>
  4058a4:	add	x1, x1, #0x274
  4058a8:	mov	w0, #0x2                   	// #2
  4058ac:	bl	401b10 <signal@plt>
  4058b0:	adrp	x1, 403000 <tigetstr@plt+0x1110>
  4058b4:	add	x1, x1, #0x198
  4058b8:	mov	w0, #0x3                   	// #3
  4058bc:	bl	401b10 <signal@plt>
  4058c0:	ldrb	w8, [x21, #1716]
  4058c4:	tbz	w8, #1, 4058d8 <tigetstr@plt+0x39e8>
  4058c8:	adrp	x1, 403000 <tigetstr@plt+0x1110>
  4058cc:	add	x1, x1, #0x390
  4058d0:	mov	w0, #0x14                  	// #20
  4058d4:	bl	401b10 <signal@plt>
  4058d8:	ldr	w8, [x21, #12]
  4058dc:	mov	w9, #0xfffffff5            	// #-11
  4058e0:	mov	w10, #0x100                 	// #256
  4058e4:	mov	w0, #0x2                   	// #2
  4058e8:	and	w8, w8, w9
  4058ec:	mov	w1, wzr
  4058f0:	mov	x2, x21
  4058f4:	str	w8, [x21, #12]
  4058f8:	strh	w10, [x21, #22]
  4058fc:	bl	401da0 <tcsetattr@plt>
  405900:	adrp	x0, 406000 <tigetstr@plt+0x4110>
  405904:	add	x0, x0, #0xaa8
  405908:	bl	401c60 <puts@plt>
  40590c:	mov	x0, x21
  405910:	mov	x1, x20
  405914:	mov	sp, x29
  405918:	ldp	x20, x19, [sp, #32]
  40591c:	ldp	x22, x21, [sp, #16]
  405920:	ldp	x29, x30, [sp], #48
  405924:	b	404f4c <tigetstr@plt+0x305c>
  405928:	adrp	x1, 407000 <tigetstr@plt+0x5110>
  40592c:	add	x1, x1, #0x7d
  405930:	mov	w2, #0x5                   	// #5
  405934:	mov	x0, xzr
  405938:	bl	401dc0 <dcgettext@plt>
  40593c:	adrp	x8, 418000 <tigetstr@plt+0x16110>
  405940:	ldr	x1, [x8, #680]
  405944:	bl	401a30 <fputs@plt>
  405948:	b	4058d8 <tigetstr@plt+0x39e8>
  40594c:	bl	401db0 <isatty@plt>
  405950:	cbnz	w0, 405968 <tigetstr@plt+0x3a78>
  405954:	bl	401c00 <close@plt>
  405958:	adrp	x0, 407000 <tigetstr@plt+0x5110>
  40595c:	add	x0, x0, #0x67
  405960:	mov	w1, wzr
  405964:	bl	401b60 <open@plt>
  405968:	mov	x9, #0xffffffffffffffd8    	// #-40
  40596c:	sub	x11, x29, #0xd0
  405970:	movk	x9, #0xff80, lsl #32
  405974:	sub	x12, x29, #0x48
  405978:	add	x11, x11, #0x80
  40597c:	add	x10, x29, #0x30
  405980:	mov	w8, #0xffffffd8            	// #-40
  405984:	add	x12, x12, #0x28
  405988:	stp	x11, x9, [x29, #-16]
  40598c:	mov	w9, #0xffffffd8            	// #-40
  405990:	stp	x10, x12, [x29, #-32]
  405994:	tbz	w8, #31, 4059b8 <tigetstr@plt+0x3ac8>
  405998:	add	w9, w8, #0x8
  40599c:	cmn	w8, #0x8
  4059a0:	stur	w9, [x29, #-8]
  4059a4:	b.gt	4059b8 <tigetstr@plt+0x3ac8>
  4059a8:	ldur	x8, [x29, #-24]
  4059ac:	mov	x10, #0xffffffffffffffd8    	// #-40
  4059b0:	add	x8, x8, x10
  4059b4:	b	4059c4 <tigetstr@plt+0x3ad4>
  4059b8:	ldur	x8, [x29, #-32]
  4059bc:	add	x10, x8, #0x8
  4059c0:	stur	x10, [x29, #-32]
  4059c4:	ldr	x8, [x8]
  4059c8:	cbz	x8, 405a14 <tigetstr@plt+0x3b24>
  4059cc:	ldur	x10, [x29, #-24]
  4059d0:	mov	w8, wzr
  4059d4:	add	w8, w8, #0x1
  4059d8:	tbnz	w9, #31, 4059e4 <tigetstr@plt+0x3af4>
  4059dc:	mov	w11, w9
  4059e0:	b	4059fc <tigetstr@plt+0x3b0c>
  4059e4:	add	w11, w9, #0x8
  4059e8:	cmn	w9, #0x8
  4059ec:	stur	w11, [x29, #-8]
  4059f0:	b.gt	4059fc <tigetstr@plt+0x3b0c>
  4059f4:	add	x9, x10, w9, sxtw
  4059f8:	b	405a08 <tigetstr@plt+0x3b18>
  4059fc:	ldur	x9, [x29, #-32]
  405a00:	add	x12, x9, #0x8
  405a04:	stur	x12, [x29, #-32]
  405a08:	ldr	x12, [x9]
  405a0c:	mov	w9, w11
  405a10:	cbnz	x12, 4059d4 <tigetstr@plt+0x3ae4>
  405a14:	add	w9, w8, #0x1
  405a18:	lsl	x9, x9, #3
  405a1c:	add	x9, x9, #0xf
  405a20:	mov	x10, sp
  405a24:	and	x9, x9, #0xffffffff0
  405a28:	sub	x1, x10, x9
  405a2c:	mov	sp, x1
  405a30:	str	xzr, [x1, w8, uxtw #3]
  405a34:	mov	x8, #0xffffffffffffffd8    	// #-40
  405a38:	sub	x10, x29, #0xd0
  405a3c:	movk	x8, #0xff80, lsl #32
  405a40:	sub	x11, x29, #0x48
  405a44:	add	x10, x10, #0x80
  405a48:	add	x12, x29, #0x30
  405a4c:	mov	w9, #0xffffffd8            	// #-40
  405a50:	add	x11, x11, #0x28
  405a54:	stp	x10, x8, [x29, #-16]
  405a58:	mov	w8, #0xffffffd8            	// #-40
  405a5c:	stp	x12, x11, [x29, #-32]
  405a60:	tbz	w9, #31, 405a84 <tigetstr@plt+0x3b94>
  405a64:	add	w8, w9, #0x8
  405a68:	cmn	w9, #0x8
  405a6c:	stur	w8, [x29, #-8]
  405a70:	b.gt	405a84 <tigetstr@plt+0x3b94>
  405a74:	ldur	x9, [x29, #-24]
  405a78:	mov	x10, #0xffffffffffffffd8    	// #-40
  405a7c:	add	x9, x9, x10
  405a80:	b	405a90 <tigetstr@plt+0x3ba0>
  405a84:	ldur	x9, [x29, #-32]
  405a88:	add	x10, x9, #0x8
  405a8c:	stur	x10, [x29, #-32]
  405a90:	ldr	x12, [x9]
  405a94:	cbz	x12, 405ae4 <tigetstr@plt+0x3bf4>
  405a98:	ldur	x9, [x29, #-24]
  405a9c:	mov	x10, x1
  405aa0:	str	x12, [x10]
  405aa4:	tbnz	w8, #31, 405ab0 <tigetstr@plt+0x3bc0>
  405aa8:	mov	w11, w8
  405aac:	b	405ac8 <tigetstr@plt+0x3bd8>
  405ab0:	add	w11, w8, #0x8
  405ab4:	cmn	w8, #0x8
  405ab8:	stur	w11, [x29, #-8]
  405abc:	b.gt	405ac8 <tigetstr@plt+0x3bd8>
  405ac0:	add	x8, x9, w8, sxtw
  405ac4:	b	405ad4 <tigetstr@plt+0x3be4>
  405ac8:	ldur	x8, [x29, #-32]
  405acc:	add	x12, x8, #0x8
  405ad0:	stur	x12, [x29, #-32]
  405ad4:	ldr	x12, [x8]
  405ad8:	add	x10, x10, #0x8
  405adc:	mov	w8, w11
  405ae0:	cbnz	x12, 405aa0 <tigetstr@plt+0x3bb0>
  405ae4:	mov	x0, x19
  405ae8:	bl	401c90 <execvp@plt>
  405aec:	bl	401e40 <__errno_location@plt>
  405af0:	ldr	w19, [x0]
  405af4:	adrp	x1, 407000 <tigetstr@plt+0x5110>
  405af8:	add	x1, x1, #0x70
  405afc:	mov	w2, #0x5                   	// #5
  405b00:	mov	x0, xzr
  405b04:	bl	401dc0 <dcgettext@plt>
  405b08:	adrp	x8, 418000 <tigetstr@plt+0x16110>
  405b0c:	ldr	x1, [x8, #680]
  405b10:	bl	401a30 <fputs@plt>
  405b14:	cmp	w19, #0x2
  405b18:	mov	w8, #0x7e                  	// #126
  405b1c:	cinc	w0, w8, eq  // eq = none
  405b20:	bl	401a40 <exit@plt>
  405b24:	sub	sp, sp, #0x30
  405b28:	stp	x29, x30, [sp, #16]
  405b2c:	stp	x20, x19, [sp, #32]
  405b30:	add	x29, sp, #0x10
  405b34:	mov	x19, x0
  405b38:	bl	401e40 <__errno_location@plt>
  405b3c:	mov	x20, x0
  405b40:	str	wzr, [x0]
  405b44:	sub	x1, x29, #0x4
  405b48:	mov	w0, #0x2                   	// #2
  405b4c:	mov	w2, #0x1                   	// #1
  405b50:	bl	401d90 <read@plt>
  405b54:	cmp	x0, #0x1
  405b58:	b.lt	405b64 <tigetstr@plt+0x3c74>  // b.tstop
  405b5c:	ldurb	w0, [x29, #-4]
  405b60:	b	405b78 <tigetstr@plt+0x3c88>
  405b64:	ldr	w8, [x20]
  405b68:	cmp	w8, #0x4
  405b6c:	b.ne	405b88 <tigetstr@plt+0x3c98>  // b.any
  405b70:	ldrb	w0, [x19, #20]
  405b74:	sturb	w0, [x29, #-4]
  405b78:	ldp	x20, x19, [sp, #32]
  405b7c:	ldp	x29, x30, [sp, #16]
  405b80:	add	sp, sp, #0x30
  405b84:	ret
  405b88:	mov	w0, wzr
  405b8c:	bl	403274 <tigetstr@plt+0x1384>
  405b90:	cbz	w1, 405c84 <tigetstr@plt+0x3d94>
  405b94:	stp	x29, x30, [sp, #-32]!
  405b98:	stp	x20, x19, [sp, #16]
  405b9c:	mov	w20, w1
  405ba0:	mov	x19, x0
  405ba4:	cmp	w1, #0x1
  405ba8:	mov	x29, sp
  405bac:	b.lt	405bd0 <tigetstr@plt+0x3ce0>  // b.tstop
  405bb0:	ldr	w8, [x19, #136]
  405bb4:	ldr	w9, [x19, #168]
  405bb8:	add	w10, w8, w20
  405bbc:	cmp	w10, w9
  405bc0:	b.lt	405be4 <tigetstr@plt+0x3cf4>  // b.tstop
  405bc4:	mvn	w10, w8
  405bc8:	add	w20, w9, w10
  405bcc:	b	405be4 <tigetstr@plt+0x3cf4>
  405bd0:	ldrb	w9, [x19, #1719]
  405bd4:	ldr	w8, [x19, #136]
  405bd8:	tbz	w9, #3, 405be4 <tigetstr@plt+0x3cf4>
  405bdc:	add	w8, w8, #0x1
  405be0:	str	w8, [x19, #136]
  405be4:	add	w8, w8, w20
  405be8:	adrp	x1, 406000 <tigetstr@plt+0x4110>
  405bec:	bic	w8, w8, w8, asr #31
  405bf0:	add	x1, x1, #0xfdd
  405bf4:	mov	w2, #0x5                   	// #5
  405bf8:	mov	x0, xzr
  405bfc:	str	w8, [x19, #136]
  405c00:	bl	401dc0 <dcgettext@plt>
  405c04:	bl	401c60 <puts@plt>
  405c08:	ldrb	w8, [x19, #1716]
  405c0c:	tbz	w8, #2, 405c18 <tigetstr@plt+0x3d28>
  405c10:	ldr	x0, [x19, #536]
  405c14:	bl	401a90 <putp@plt>
  405c18:	adrp	x8, 407000 <tigetstr@plt+0x5110>
  405c1c:	adrp	x9, 406000 <tigetstr@plt+0x4110>
  405c20:	add	x8, x8, #0x0
  405c24:	add	x9, x9, #0xfeb
  405c28:	cmp	w20, #0x0
  405c2c:	csel	x1, x9, x8, gt
  405c30:	mov	w2, #0x5                   	// #5
  405c34:	mov	x0, xzr
  405c38:	bl	401dc0 <dcgettext@plt>
  405c3c:	adrp	x8, 418000 <tigetstr@plt+0x16110>
  405c40:	ldr	x1, [x8, #688]
  405c44:	bl	401a30 <fputs@plt>
  405c48:	ldr	x8, [x19, #160]
  405c4c:	ldrsw	x9, [x19, #136]
  405c50:	ldr	x0, [x8, x9, lsl #3]
  405c54:	bl	401c60 <puts@plt>
  405c58:	ldrb	w8, [x19, #1716]
  405c5c:	tbz	w8, #2, 405c68 <tigetstr@plt+0x3d78>
  405c60:	ldr	x0, [x19, #536]
  405c64:	bl	401a90 <putp@plt>
  405c68:	mov	w0, #0xa                   	// #10
  405c6c:	bl	401e70 <putchar@plt>
  405c70:	ldr	w8, [x19, #136]
  405c74:	sub	w8, w8, #0x1
  405c78:	str	w8, [x19, #136]
  405c7c:	ldp	x20, x19, [sp, #16]
  405c80:	ldp	x29, x30, [sp], #32
  405c84:	ret
  405c88:	ldr	w8, [x0, #1716]
  405c8c:	adrp	x9, 418000 <tigetstr@plt+0x16110>
  405c90:	ldr	x1, [x9, #680]
  405c94:	adrp	x9, 407000 <tigetstr@plt+0x5110>
  405c98:	adrp	x10, 407000 <tigetstr@plt+0x5110>
  405c9c:	add	x9, x9, #0x1a
  405ca0:	add	x10, x10, #0x1c
  405ca4:	tst	w8, #0x80
  405ca8:	csel	x0, x10, x9, eq  // eq = none
  405cac:	b	401a30 <fputs@plt>
  405cb0:	stp	x29, x30, [sp, #-64]!
  405cb4:	mov	x29, sp
  405cb8:	stp	x19, x20, [sp, #16]
  405cbc:	adrp	x20, 417000 <tigetstr@plt+0x15110>
  405cc0:	add	x20, x20, #0xde0
  405cc4:	stp	x21, x22, [sp, #32]
  405cc8:	adrp	x21, 417000 <tigetstr@plt+0x15110>
  405ccc:	add	x21, x21, #0xdd8
  405cd0:	sub	x20, x20, x21
  405cd4:	mov	w22, w0
  405cd8:	stp	x23, x24, [sp, #48]
  405cdc:	mov	x23, x1
  405ce0:	mov	x24, x2
  405ce4:	bl	4019a0 <mbrtowc@plt-0x40>
  405ce8:	cmp	xzr, x20, asr #3
  405cec:	b.eq	405d18 <tigetstr@plt+0x3e28>  // b.none
  405cf0:	asr	x20, x20, #3
  405cf4:	mov	x19, #0x0                   	// #0
  405cf8:	ldr	x3, [x21, x19, lsl #3]
  405cfc:	mov	x2, x24
  405d00:	add	x19, x19, #0x1
  405d04:	mov	x1, x23
  405d08:	mov	w0, w22
  405d0c:	blr	x3
  405d10:	cmp	x20, x19
  405d14:	b.ne	405cf8 <tigetstr@plt+0x3e08>  // b.any
  405d18:	ldp	x19, x20, [sp, #16]
  405d1c:	ldp	x21, x22, [sp, #32]
  405d20:	ldp	x23, x24, [sp, #48]
  405d24:	ldp	x29, x30, [sp], #64
  405d28:	ret
  405d2c:	nop
  405d30:	ret
  405d34:	nop
  405d38:	adrp	x2, 418000 <tigetstr@plt+0x16110>
  405d3c:	mov	x1, #0x0                   	// #0
  405d40:	ldr	x2, [x2, #664]
  405d44:	b	401ab0 <__cxa_atexit@plt>
  405d48:	mov	x2, x1
  405d4c:	mov	x1, x0
  405d50:	mov	w0, #0x0                   	// #0
  405d54:	b	401e80 <__xstat@plt>

Disassembly of section .fini:

0000000000405d58 <.fini>:
  405d58:	stp	x29, x30, [sp, #-16]!
  405d5c:	mov	x29, sp
  405d60:	ldp	x29, x30, [sp], #16
  405d64:	ret
