
LVTN_STM32F103C8T6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000071b0  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000043c  080072c0  080072c0  000172c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080076fc  080076fc  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  080076fc  080076fc  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  080076fc  080076fc  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080076fc  080076fc  000176fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007700  08007700  00017700  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08007704  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001f4  200001dc  080078e0  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003d0  080078e0  000203d0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c7ec  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020d0  00000000  00000000  0002c9f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e20  00000000  00000000  0002eac8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d48  00000000  00000000  0002f8e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001905f  00000000  00000000  00030630  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e871  00000000  00000000  0004968f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090ac1  00000000  00000000  00057f00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e89c1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004d20  00000000  00000000  000e8a14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	080072a8 	.word	0x080072a8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	080072a8 	.word	0x080072a8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	; 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d96:	2afd      	cmp	r2, #253	; 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	; 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	; 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	; 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <delay_us>:
/* USER CODE BEGIN 0 */
float TDS = 0,TDS_THR= 0,PH = 0,PH_THR = 0,Temperature = 0;
float 	ph_a_value = 0,ph_b_value = 0,tds_k_value = 0;
uint16_t ADC_Value[2] = {0};
void delay_us(uint16_t time)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b083      	sub	sp, #12
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	4603      	mov	r3, r0
 8000fec:	80fb      	strh	r3, [r7, #6]
    __HAL_TIM_SET_COUNTER(&htim4,0);
 8000fee:	4b08      	ldr	r3, [pc, #32]	; (8001010 <delay_us+0x2c>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	625a      	str	r2, [r3, #36]	; 0x24
    while ((__HAL_TIM_GET_COUNTER(&htim4))<time);
 8000ff6:	bf00      	nop
 8000ff8:	4b05      	ldr	r3, [pc, #20]	; (8001010 <delay_us+0x2c>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ffe:	88fb      	ldrh	r3, [r7, #6]
 8001000:	429a      	cmp	r2, r3
 8001002:	d3f9      	bcc.n	8000ff8 <delay_us+0x14>
}
 8001004:	bf00      	nop
 8001006:	bf00      	nop
 8001008:	370c      	adds	r7, #12
 800100a:	46bd      	mov	sp, r7
 800100c:	bc80      	pop	{r7}
 800100e:	4770      	bx	lr
 8001010:	200002b4 	.word	0x200002b4

08001014 <Set_Pin_Output>:
uint16_t TEMP;
#define DS18B20_PORT Temperature_pin_GPIO_Port
#define DS18B20_PIN Temperature_pin_Pin

void Set_Pin_Output (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b086      	sub	sp, #24
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
 800101c:	460b      	mov	r3, r1
 800101e:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001020:	f107 0308 	add.w	r3, r7, #8
 8001024:	2200      	movs	r2, #0
 8001026:	601a      	str	r2, [r3, #0]
 8001028:	605a      	str	r2, [r3, #4]
 800102a:	609a      	str	r2, [r3, #8]
 800102c:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pin = GPIO_Pin;
 800102e:	887b      	ldrh	r3, [r7, #2]
 8001030:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001032:	2301      	movs	r3, #1
 8001034:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001036:	2302      	movs	r3, #2
 8001038:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 800103a:	f107 0308 	add.w	r3, r7, #8
 800103e:	4619      	mov	r1, r3
 8001040:	6878      	ldr	r0, [r7, #4]
 8001042:	f001 fd8d 	bl	8002b60 <HAL_GPIO_Init>
}
 8001046:	bf00      	nop
 8001048:	3718      	adds	r7, #24
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}

0800104e <Set_Pin_Input>:
void Set_Pin_Input (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800104e:	b580      	push	{r7, lr}
 8001050:	b086      	sub	sp, #24
 8001052:	af00      	add	r7, sp, #0
 8001054:	6078      	str	r0, [r7, #4]
 8001056:	460b      	mov	r3, r1
 8001058:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800105a:	f107 0308 	add.w	r3, r7, #8
 800105e:	2200      	movs	r2, #0
 8001060:	601a      	str	r2, [r3, #0]
 8001062:	605a      	str	r2, [r3, #4]
 8001064:	609a      	str	r2, [r3, #8]
 8001066:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8001068:	887b      	ldrh	r3, [r7, #2]
 800106a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800106c:	2300      	movs	r3, #0
 800106e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001070:	2301      	movs	r3, #1
 8001072:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8001074:	f107 0308 	add.w	r3, r7, #8
 8001078:	4619      	mov	r1, r3
 800107a:	6878      	ldr	r0, [r7, #4]
 800107c:	f001 fd70 	bl	8002b60 <HAL_GPIO_Init>
}
 8001080:	bf00      	nop
 8001082:	3718      	adds	r7, #24
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}

08001088 <DS18B20_Start>:

uint8_t DS18B20_Start (void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0
	uint8_t Response = 0;
 800108e:	2300      	movs	r3, #0
 8001090:	71fb      	strb	r3, [r7, #7]
	Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);   // set the pin as output
 8001092:	2104      	movs	r1, #4
 8001094:	4813      	ldr	r0, [pc, #76]	; (80010e4 <DS18B20_Start+0x5c>)
 8001096:	f7ff ffbd 	bl	8001014 <Set_Pin_Output>
	HAL_GPIO_WritePin (DS18B20_PORT, DS18B20_PIN, 0);  // pull the pin low
 800109a:	2200      	movs	r2, #0
 800109c:	2104      	movs	r1, #4
 800109e:	4811      	ldr	r0, [pc, #68]	; (80010e4 <DS18B20_Start+0x5c>)
 80010a0:	f001 fef9 	bl	8002e96 <HAL_GPIO_WritePin>
	delay_us(480);   // delay according to datasheet
 80010a4:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 80010a8:	f7ff ff9c 	bl	8000fe4 <delay_us>

	Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);    // set the pin as input
 80010ac:	2104      	movs	r1, #4
 80010ae:	480d      	ldr	r0, [pc, #52]	; (80010e4 <DS18B20_Start+0x5c>)
 80010b0:	f7ff ffcd 	bl	800104e <Set_Pin_Input>
	delay_us(80);    // delay according to datasheet
 80010b4:	2050      	movs	r0, #80	; 0x50
 80010b6:	f7ff ff95 	bl	8000fe4 <delay_us>

	if (!(HAL_GPIO_ReadPin (DS18B20_PORT, DS18B20_PIN))) Response = 1;    // if the pin is low i.e the presence pulse is detected
 80010ba:	2104      	movs	r1, #4
 80010bc:	4809      	ldr	r0, [pc, #36]	; (80010e4 <DS18B20_Start+0x5c>)
 80010be:	f001 fed3 	bl	8002e68 <HAL_GPIO_ReadPin>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d102      	bne.n	80010ce <DS18B20_Start+0x46>
 80010c8:	2301      	movs	r3, #1
 80010ca:	71fb      	strb	r3, [r7, #7]
 80010cc:	e001      	b.n	80010d2 <DS18B20_Start+0x4a>
	else Response = -1;
 80010ce:	23ff      	movs	r3, #255	; 0xff
 80010d0:	71fb      	strb	r3, [r7, #7]

	delay_us(400); // 480 us delay totally.
 80010d2:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80010d6:	f7ff ff85 	bl	8000fe4 <delay_us>

	return Response;
 80010da:	79fb      	ldrb	r3, [r7, #7]
}
 80010dc:	4618      	mov	r0, r3
 80010de:	3708      	adds	r7, #8
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	40010800 	.word	0x40010800

080010e8 <DS18B20_Write>:


void DS18B20_Write (uint8_t data)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b084      	sub	sp, #16
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	4603      	mov	r3, r0
 80010f0:	71fb      	strb	r3, [r7, #7]
	Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);  // set as output
 80010f2:	2104      	movs	r1, #4
 80010f4:	481e      	ldr	r0, [pc, #120]	; (8001170 <DS18B20_Write+0x88>)
 80010f6:	f7ff ff8d 	bl	8001014 <Set_Pin_Output>

	for (int i=0; i<8; i++)
 80010fa:	2300      	movs	r3, #0
 80010fc:	60fb      	str	r3, [r7, #12]
 80010fe:	e02e      	b.n	800115e <DS18B20_Write+0x76>
	{
		if ((data & (1<<i))!=0)  // if the bit is high
 8001100:	79fa      	ldrb	r2, [r7, #7]
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	fa42 f303 	asr.w	r3, r2, r3
 8001108:	f003 0301 	and.w	r3, r3, #1
 800110c:	2b00      	cmp	r3, #0
 800110e:	d013      	beq.n	8001138 <DS18B20_Write+0x50>
		{
			// write 1

			Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);  // set as output
 8001110:	2104      	movs	r1, #4
 8001112:	4817      	ldr	r0, [pc, #92]	; (8001170 <DS18B20_Write+0x88>)
 8001114:	f7ff ff7e 	bl	8001014 <Set_Pin_Output>
			HAL_GPIO_WritePin (DS18B20_PORT, DS18B20_PIN, 0);  // pull the pin LOW
 8001118:	2200      	movs	r2, #0
 800111a:	2104      	movs	r1, #4
 800111c:	4814      	ldr	r0, [pc, #80]	; (8001170 <DS18B20_Write+0x88>)
 800111e:	f001 feba 	bl	8002e96 <HAL_GPIO_WritePin>
			delay_us(1);  // wait for 1 us
 8001122:	2001      	movs	r0, #1
 8001124:	f7ff ff5e 	bl	8000fe4 <delay_us>

			Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);  // set as input
 8001128:	2104      	movs	r1, #4
 800112a:	4811      	ldr	r0, [pc, #68]	; (8001170 <DS18B20_Write+0x88>)
 800112c:	f7ff ff8f 	bl	800104e <Set_Pin_Input>
			delay_us(50);  // wait for 60 us
 8001130:	2032      	movs	r0, #50	; 0x32
 8001132:	f7ff ff57 	bl	8000fe4 <delay_us>
 8001136:	e00f      	b.n	8001158 <DS18B20_Write+0x70>
		}

		else  // if the bit is low
		{
			// write 0
			Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);
 8001138:	2104      	movs	r1, #4
 800113a:	480d      	ldr	r0, [pc, #52]	; (8001170 <DS18B20_Write+0x88>)
 800113c:	f7ff ff6a 	bl	8001014 <Set_Pin_Output>
			HAL_GPIO_WritePin (DS18B20_PORT, DS18B20_PIN, 0);  // pull the pin LOW
 8001140:	2200      	movs	r2, #0
 8001142:	2104      	movs	r1, #4
 8001144:	480a      	ldr	r0, [pc, #40]	; (8001170 <DS18B20_Write+0x88>)
 8001146:	f001 fea6 	bl	8002e96 <HAL_GPIO_WritePin>
			delay_us(50);  // wait for 60 us
 800114a:	2032      	movs	r0, #50	; 0x32
 800114c:	f7ff ff4a 	bl	8000fe4 <delay_us>
			Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);
 8001150:	2104      	movs	r1, #4
 8001152:	4807      	ldr	r0, [pc, #28]	; (8001170 <DS18B20_Write+0x88>)
 8001154:	f7ff ff7b 	bl	800104e <Set_Pin_Input>
	for (int i=0; i<8; i++)
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	3301      	adds	r3, #1
 800115c:	60fb      	str	r3, [r7, #12]
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	2b07      	cmp	r3, #7
 8001162:	ddcd      	ble.n	8001100 <DS18B20_Write+0x18>
		}
	}
}
 8001164:	bf00      	nop
 8001166:	bf00      	nop
 8001168:	3710      	adds	r7, #16
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	40010800 	.word	0x40010800

08001174 <DS18B20_Read>:

uint8_t DS18B20_Read (void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b082      	sub	sp, #8
 8001178:	af00      	add	r7, sp, #0
	uint8_t value=0;
 800117a:	2300      	movs	r3, #0
 800117c:	71fb      	strb	r3, [r7, #7]

	Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);
 800117e:	2104      	movs	r1, #4
 8001180:	481a      	ldr	r0, [pc, #104]	; (80011ec <DS18B20_Read+0x78>)
 8001182:	f7ff ff64 	bl	800104e <Set_Pin_Input>

	for (int i=0;i<8;i++)
 8001186:	2300      	movs	r3, #0
 8001188:	603b      	str	r3, [r7, #0]
 800118a:	e026      	b.n	80011da <DS18B20_Read+0x66>
	{
		Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);   // set as output
 800118c:	2104      	movs	r1, #4
 800118e:	4817      	ldr	r0, [pc, #92]	; (80011ec <DS18B20_Read+0x78>)
 8001190:	f7ff ff40 	bl	8001014 <Set_Pin_Output>

		HAL_GPIO_WritePin (DS18B20_PORT, DS18B20_PIN, 0);  // pull the data pin LOW
 8001194:	2200      	movs	r2, #0
 8001196:	2104      	movs	r1, #4
 8001198:	4814      	ldr	r0, [pc, #80]	; (80011ec <DS18B20_Read+0x78>)
 800119a:	f001 fe7c 	bl	8002e96 <HAL_GPIO_WritePin>
		delay_us(1);  // wait for > 1us
 800119e:	2001      	movs	r0, #1
 80011a0:	f7ff ff20 	bl	8000fe4 <delay_us>

		Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);  // set as input
 80011a4:	2104      	movs	r1, #4
 80011a6:	4811      	ldr	r0, [pc, #68]	; (80011ec <DS18B20_Read+0x78>)
 80011a8:	f7ff ff51 	bl	800104e <Set_Pin_Input>
		if (HAL_GPIO_ReadPin (DS18B20_PORT, DS18B20_PIN))  // if the pin is HIGH
 80011ac:	2104      	movs	r1, #4
 80011ae:	480f      	ldr	r0, [pc, #60]	; (80011ec <DS18B20_Read+0x78>)
 80011b0:	f001 fe5a 	bl	8002e68 <HAL_GPIO_ReadPin>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d009      	beq.n	80011ce <DS18B20_Read+0x5a>
		{
			value |= 1<<i;  // read = 1
 80011ba:	2201      	movs	r2, #1
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	fa02 f303 	lsl.w	r3, r2, r3
 80011c2:	b25a      	sxtb	r2, r3
 80011c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011c8:	4313      	orrs	r3, r2
 80011ca:	b25b      	sxtb	r3, r3
 80011cc:	71fb      	strb	r3, [r7, #7]
		}
		delay_us(50);  // wait for 60 us
 80011ce:	2032      	movs	r0, #50	; 0x32
 80011d0:	f7ff ff08 	bl	8000fe4 <delay_us>
	for (int i=0;i<8;i++)
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	3301      	adds	r3, #1
 80011d8:	603b      	str	r3, [r7, #0]
 80011da:	683b      	ldr	r3, [r7, #0]
 80011dc:	2b07      	cmp	r3, #7
 80011de:	ddd5      	ble.n	800118c <DS18B20_Read+0x18>
	}
	return value;
 80011e0:	79fb      	ldrb	r3, [r7, #7]
}
 80011e2:	4618      	mov	r0, r3
 80011e4:	3708      	adds	r7, #8
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	40010800 	.word	0x40010800

080011f0 <Get_Temperature_DS18B20>:

float Get_Temperature_DS18B20()
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	af00      	add	r7, sp, #0
		  DS18B20_Start ();
 80011f4:	f7ff ff48 	bl	8001088 <DS18B20_Start>
		  HAL_Delay(1);
 80011f8:	2001      	movs	r0, #1
 80011fa:	f000 fdc5 	bl	8001d88 <HAL_Delay>
		  DS18B20_Write (0xCC);  // skip ROM
 80011fe:	20cc      	movs	r0, #204	; 0xcc
 8001200:	f7ff ff72 	bl	80010e8 <DS18B20_Write>
		  DS18B20_Write (0x44);  // convert t
 8001204:	2044      	movs	r0, #68	; 0x44
 8001206:	f7ff ff6f 	bl	80010e8 <DS18B20_Write>
		  HAL_Delay (800);
 800120a:	f44f 7048 	mov.w	r0, #800	; 0x320
 800120e:	f000 fdbb 	bl	8001d88 <HAL_Delay>

		  DS18B20_Start ();
 8001212:	f7ff ff39 	bl	8001088 <DS18B20_Start>
	      HAL_Delay(1);
 8001216:	2001      	movs	r0, #1
 8001218:	f000 fdb6 	bl	8001d88 <HAL_Delay>
	      DS18B20_Write (0xCC);  // skip ROM
 800121c:	20cc      	movs	r0, #204	; 0xcc
 800121e:	f7ff ff63 	bl	80010e8 <DS18B20_Write>
	      DS18B20_Write (0xBE);  // Read Scratch-pad
 8001222:	20be      	movs	r0, #190	; 0xbe
 8001224:	f7ff ff60 	bl	80010e8 <DS18B20_Write>
	      Temp_byte1 = DS18B20_Read();
 8001228:	f7ff ffa4 	bl	8001174 <DS18B20_Read>
 800122c:	4603      	mov	r3, r0
 800122e:	461a      	mov	r2, r3
 8001230:	4b10      	ldr	r3, [pc, #64]	; (8001274 <Get_Temperature_DS18B20+0x84>)
 8001232:	701a      	strb	r2, [r3, #0]
		  Temp_byte2 = DS18B20_Read();
 8001234:	f7ff ff9e 	bl	8001174 <DS18B20_Read>
 8001238:	4603      	mov	r3, r0
 800123a:	461a      	mov	r2, r3
 800123c:	4b0e      	ldr	r3, [pc, #56]	; (8001278 <Get_Temperature_DS18B20+0x88>)
 800123e:	701a      	strb	r2, [r3, #0]
		  TEMP = (Temp_byte2<<8)|Temp_byte1;
 8001240:	4b0d      	ldr	r3, [pc, #52]	; (8001278 <Get_Temperature_DS18B20+0x88>)
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	021b      	lsls	r3, r3, #8
 8001246:	b21a      	sxth	r2, r3
 8001248:	4b0a      	ldr	r3, [pc, #40]	; (8001274 <Get_Temperature_DS18B20+0x84>)
 800124a:	781b      	ldrb	r3, [r3, #0]
 800124c:	b21b      	sxth	r3, r3
 800124e:	4313      	orrs	r3, r2
 8001250:	b21b      	sxth	r3, r3
 8001252:	b29a      	uxth	r2, r3
 8001254:	4b09      	ldr	r3, [pc, #36]	; (800127c <Get_Temperature_DS18B20+0x8c>)
 8001256:	801a      	strh	r2, [r3, #0]
		  return (float)TEMP/16;
 8001258:	4b08      	ldr	r3, [pc, #32]	; (800127c <Get_Temperature_DS18B20+0x8c>)
 800125a:	881b      	ldrh	r3, [r3, #0]
 800125c:	4618      	mov	r0, r3
 800125e:	f7ff fd19 	bl	8000c94 <__aeabi_ui2f>
 8001262:	4603      	mov	r3, r0
 8001264:	f04f 4183 	mov.w	r1, #1098907648	; 0x41800000
 8001268:	4618      	mov	r0, r3
 800126a:	f7ff fe1f 	bl	8000eac <__aeabi_fdiv>
 800126e:	4603      	mov	r3, r0
}
 8001270:	4618      	mov	r0, r3
 8001272:	bd80      	pop	{r7, pc}
 8001274:	20000350 	.word	0x20000350
 8001278:	20000351 	.word	0x20000351
 800127c:	20000352 	.word	0x20000352

08001280 <HAL_TIM_PeriodElapsedCallback>:
/*=====================================DS18B20_End=================================*/
/*=====================================Interrupt_Start=========================*/
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b082      	sub	sp, #8
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
	 if(htim->Instance == htim2.Instance)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681a      	ldr	r2, [r3, #0]
 800128c:	4b07      	ldr	r3, [pc, #28]	; (80012ac <HAL_TIM_PeriodElapsedCallback+0x2c>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	429a      	cmp	r2, r3
 8001292:	d106      	bne.n	80012a2 <HAL_TIM_PeriodElapsedCallback+0x22>
	 {
	   HAL_GPIO_TogglePin(test_pin_GPIO_Port,test_pin_Pin);
 8001294:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001298:	4805      	ldr	r0, [pc, #20]	; (80012b0 <HAL_TIM_PeriodElapsedCallback+0x30>)
 800129a:	f001 fe14 	bl	8002ec6 <HAL_GPIO_TogglePin>
	   Send_data();
 800129e:	f000 f809 	bl	80012b4 <Send_data>
	 }
}
 80012a2:	bf00      	nop
 80012a4:	3708      	adds	r7, #8
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	2000026c 	.word	0x2000026c
 80012b0:	40011000 	.word	0x40011000

080012b4 <Send_data>:

char buffer_send[100];

void Send_data()
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart3, (uint8_t*)buffer_send, strlen(buffer_send), 200);
 80012b8:	4805      	ldr	r0, [pc, #20]	; (80012d0 <Send_data+0x1c>)
 80012ba:	f7fe ff49 	bl	8000150 <strlen>
 80012be:	4603      	mov	r3, r0
 80012c0:	b29a      	uxth	r2, r3
 80012c2:	23c8      	movs	r3, #200	; 0xc8
 80012c4:	4902      	ldr	r1, [pc, #8]	; (80012d0 <Send_data+0x1c>)
 80012c6:	4803      	ldr	r0, [pc, #12]	; (80012d4 <Send_data+0x20>)
 80012c8:	f002 ff77 	bl	80041ba <HAL_UART_Transmit>
}
 80012cc:	bf00      	nop
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	20000354 	.word	0x20000354
 80012d4:	200002fc 	.word	0x200002fc

080012d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012d8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80012dc:	b086      	sub	sp, #24
 80012de:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012e0:	f000 fcf0 	bl	8001cc4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012e4:	f000 f8a6 	bl	8001434 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012e8:	f000 fa34 	bl	8001754 <MX_GPIO_Init>
  MX_DMA_Init();
 80012ec:	f000 fa14 	bl	8001718 <MX_DMA_Init>
  MX_ADC1_Init();
 80012f0:	f000 f8fc 	bl	80014ec <MX_ADC1_Init>
  MX_TIM4_Init();
 80012f4:	f000 f998 	bl	8001628 <MX_TIM4_Init>
  MX_TIM2_Init();
 80012f8:	f000 f948 	bl	800158c <MX_TIM2_Init>
  MX_USART3_UART_Init();
 80012fc:	f000 f9e2 	bl	80016c4 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001300:	4843      	ldr	r0, [pc, #268]	; (8001410 <main+0x138>)
 8001302:	f002 fb63 	bl	80039cc <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim4);
 8001306:	4843      	ldr	r0, [pc, #268]	; (8001414 <main+0x13c>)
 8001308:	f002 fb16 	bl	8003938 <HAL_TIM_Base_Start>
  uint32_t count =0;
 800130c:	2300      	movs	r3, #0
 800130e:	607b      	str	r3, [r7, #4]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(count == 2000)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001316:	d16a      	bne.n	80013ee <main+0x116>
	  {
		  HAL_ADC_Start_DMA(&hadc1,(uint32_t*)ADC_Value, 2);
 8001318:	2202      	movs	r2, #2
 800131a:	493f      	ldr	r1, [pc, #252]	; (8001418 <main+0x140>)
 800131c:	483f      	ldr	r0, [pc, #252]	; (800141c <main+0x144>)
 800131e:	f000 fe2f 	bl	8001f80 <HAL_ADC_Start_DMA>
		  PH = ((-0.00467)*(float)ADC_Value[0] + 15.5714);
 8001322:	4b3d      	ldr	r3, [pc, #244]	; (8001418 <main+0x140>)
 8001324:	881b      	ldrh	r3, [r3, #0]
 8001326:	4618      	mov	r0, r3
 8001328:	f7ff fcb4 	bl	8000c94 <__aeabi_ui2f>
 800132c:	4603      	mov	r3, r0
 800132e:	4618      	mov	r0, r3
 8001330:	f7ff f87a 	bl	8000428 <__aeabi_f2d>
 8001334:	a330      	add	r3, pc, #192	; (adr r3, 80013f8 <main+0x120>)
 8001336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800133a:	f7ff f8cd 	bl	80004d8 <__aeabi_dmul>
 800133e:	4602      	mov	r2, r0
 8001340:	460b      	mov	r3, r1
 8001342:	4610      	mov	r0, r2
 8001344:	4619      	mov	r1, r3
 8001346:	a32e      	add	r3, pc, #184	; (adr r3, 8001400 <main+0x128>)
 8001348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800134c:	f7fe ff0e 	bl	800016c <__adddf3>
 8001350:	4602      	mov	r2, r0
 8001352:	460b      	mov	r3, r1
 8001354:	4610      	mov	r0, r2
 8001356:	4619      	mov	r1, r3
 8001358:	f7ff fb96 	bl	8000a88 <__aeabi_d2f>
 800135c:	4603      	mov	r3, r0
 800135e:	4a30      	ldr	r2, [pc, #192]	; (8001420 <main+0x148>)
 8001360:	6013      	str	r3, [r2, #0]
		  TDS = 0.3846 * (float)ADC_Value[1];
 8001362:	4b2d      	ldr	r3, [pc, #180]	; (8001418 <main+0x140>)
 8001364:	885b      	ldrh	r3, [r3, #2]
 8001366:	4618      	mov	r0, r3
 8001368:	f7ff fc94 	bl	8000c94 <__aeabi_ui2f>
 800136c:	4603      	mov	r3, r0
 800136e:	4618      	mov	r0, r3
 8001370:	f7ff f85a 	bl	8000428 <__aeabi_f2d>
 8001374:	a324      	add	r3, pc, #144	; (adr r3, 8001408 <main+0x130>)
 8001376:	e9d3 2300 	ldrd	r2, r3, [r3]
 800137a:	f7ff f8ad 	bl	80004d8 <__aeabi_dmul>
 800137e:	4602      	mov	r2, r0
 8001380:	460b      	mov	r3, r1
 8001382:	4610      	mov	r0, r2
 8001384:	4619      	mov	r1, r3
 8001386:	f7ff fb7f 	bl	8000a88 <__aeabi_d2f>
 800138a:	4603      	mov	r3, r0
 800138c:	4a25      	ldr	r2, [pc, #148]	; (8001424 <main+0x14c>)
 800138e:	6013      	str	r3, [r2, #0]
		  Temperature = Get_Temperature_DS18B20();
 8001390:	f7ff ff2e 	bl	80011f0 <Get_Temperature_DS18B20>
 8001394:	4603      	mov	r3, r0
 8001396:	4a24      	ldr	r2, [pc, #144]	; (8001428 <main+0x150>)
 8001398:	6013      	str	r3, [r2, #0]
		  memset(buffer_send,0,strlen(buffer_send));
 800139a:	4824      	ldr	r0, [pc, #144]	; (800142c <main+0x154>)
 800139c:	f7fe fed8 	bl	8000150 <strlen>
 80013a0:	4603      	mov	r3, r0
 80013a2:	461a      	mov	r2, r3
 80013a4:	2100      	movs	r1, #0
 80013a6:	4821      	ldr	r0, [pc, #132]	; (800142c <main+0x154>)
 80013a8:	f003 f89c 	bl	80044e4 <memset>
		  sprintf(buffer_send,"{'ID':'12345678','PH':'%.2f','TDS':'%.0f','Temp':'%.2f'}",PH,TDS,Temperature);
 80013ac:	4b1c      	ldr	r3, [pc, #112]	; (8001420 <main+0x148>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4618      	mov	r0, r3
 80013b2:	f7ff f839 	bl	8000428 <__aeabi_f2d>
 80013b6:	4680      	mov	r8, r0
 80013b8:	4689      	mov	r9, r1
 80013ba:	4b1a      	ldr	r3, [pc, #104]	; (8001424 <main+0x14c>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	4618      	mov	r0, r3
 80013c0:	f7ff f832 	bl	8000428 <__aeabi_f2d>
 80013c4:	4604      	mov	r4, r0
 80013c6:	460d      	mov	r5, r1
 80013c8:	4b17      	ldr	r3, [pc, #92]	; (8001428 <main+0x150>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4618      	mov	r0, r3
 80013ce:	f7ff f82b 	bl	8000428 <__aeabi_f2d>
 80013d2:	4602      	mov	r2, r0
 80013d4:	460b      	mov	r3, r1
 80013d6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80013da:	e9cd 4500 	strd	r4, r5, [sp]
 80013de:	4642      	mov	r2, r8
 80013e0:	464b      	mov	r3, r9
 80013e2:	4913      	ldr	r1, [pc, #76]	; (8001430 <main+0x158>)
 80013e4:	4811      	ldr	r0, [pc, #68]	; (800142c <main+0x154>)
 80013e6:	f003 fce5 	bl	8004db4 <siprintf>
		  count =0;
 80013ea:	2300      	movs	r3, #0
 80013ec:	607b      	str	r3, [r7, #4]
	  }
	  count++;
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	3301      	adds	r3, #1
 80013f2:	607b      	str	r3, [r7, #4]
	  if(count == 2000)
 80013f4:	e78c      	b.n	8001310 <main+0x38>
 80013f6:	bf00      	nop
 80013f8:	945b6c37 	.word	0x945b6c37
 80013fc:	bf7320d9 	.word	0xbf7320d9
 8001400:	8a71de6a 	.word	0x8a71de6a
 8001404:	402f248e 	.word	0x402f248e
 8001408:	5182a993 	.word	0x5182a993
 800140c:	3fd89d49 	.word	0x3fd89d49
 8001410:	2000026c 	.word	0x2000026c
 8001414:	200002b4 	.word	0x200002b4
 8001418:	2000034c 	.word	0x2000034c
 800141c:	200001f8 	.word	0x200001f8
 8001420:	20000344 	.word	0x20000344
 8001424:	20000340 	.word	0x20000340
 8001428:	20000348 	.word	0x20000348
 800142c:	20000354 	.word	0x20000354
 8001430:	080072c0 	.word	0x080072c0

08001434 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b094      	sub	sp, #80	; 0x50
 8001438:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800143a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800143e:	2228      	movs	r2, #40	; 0x28
 8001440:	2100      	movs	r1, #0
 8001442:	4618      	mov	r0, r3
 8001444:	f003 f84e 	bl	80044e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001448:	f107 0314 	add.w	r3, r7, #20
 800144c:	2200      	movs	r2, #0
 800144e:	601a      	str	r2, [r3, #0]
 8001450:	605a      	str	r2, [r3, #4]
 8001452:	609a      	str	r2, [r3, #8]
 8001454:	60da      	str	r2, [r3, #12]
 8001456:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001458:	1d3b      	adds	r3, r7, #4
 800145a:	2200      	movs	r2, #0
 800145c:	601a      	str	r2, [r3, #0]
 800145e:	605a      	str	r2, [r3, #4]
 8001460:	609a      	str	r2, [r3, #8]
 8001462:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001464:	2301      	movs	r3, #1
 8001466:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001468:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800146c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800146e:	2300      	movs	r3, #0
 8001470:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001472:	2301      	movs	r3, #1
 8001474:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001476:	2302      	movs	r3, #2
 8001478:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800147a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800147e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001480:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001484:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001486:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800148a:	4618      	mov	r0, r3
 800148c:	f001 fd34 	bl	8002ef8 <HAL_RCC_OscConfig>
 8001490:	4603      	mov	r3, r0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d001      	beq.n	800149a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001496:	f000 f9c9 	bl	800182c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800149a:	230f      	movs	r3, #15
 800149c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800149e:	2302      	movs	r3, #2
 80014a0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014a2:	2300      	movs	r3, #0
 80014a4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80014aa:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014ac:	2300      	movs	r3, #0
 80014ae:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80014b0:	f107 0314 	add.w	r3, r7, #20
 80014b4:	2102      	movs	r1, #2
 80014b6:	4618      	mov	r0, r3
 80014b8:	f001 ffa0 	bl	80033fc <HAL_RCC_ClockConfig>
 80014bc:	4603      	mov	r3, r0
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d001      	beq.n	80014c6 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80014c2:	f000 f9b3 	bl	800182c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80014c6:	2302      	movs	r3, #2
 80014c8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80014ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80014ce:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014d0:	1d3b      	adds	r3, r7, #4
 80014d2:	4618      	mov	r0, r3
 80014d4:	f002 f92a 	bl	800372c <HAL_RCCEx_PeriphCLKConfig>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80014de:	f000 f9a5 	bl	800182c <Error_Handler>
  }
}
 80014e2:	bf00      	nop
 80014e4:	3750      	adds	r7, #80	; 0x50
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
	...

080014ec <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b084      	sub	sp, #16
 80014f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80014f2:	1d3b      	adds	r3, r7, #4
 80014f4:	2200      	movs	r2, #0
 80014f6:	601a      	str	r2, [r3, #0]
 80014f8:	605a      	str	r2, [r3, #4]
 80014fa:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80014fc:	4b21      	ldr	r3, [pc, #132]	; (8001584 <MX_ADC1_Init+0x98>)
 80014fe:	4a22      	ldr	r2, [pc, #136]	; (8001588 <MX_ADC1_Init+0x9c>)
 8001500:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001502:	4b20      	ldr	r3, [pc, #128]	; (8001584 <MX_ADC1_Init+0x98>)
 8001504:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001508:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800150a:	4b1e      	ldr	r3, [pc, #120]	; (8001584 <MX_ADC1_Init+0x98>)
 800150c:	2201      	movs	r2, #1
 800150e:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001510:	4b1c      	ldr	r3, [pc, #112]	; (8001584 <MX_ADC1_Init+0x98>)
 8001512:	2200      	movs	r2, #0
 8001514:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001516:	4b1b      	ldr	r3, [pc, #108]	; (8001584 <MX_ADC1_Init+0x98>)
 8001518:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800151c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800151e:	4b19      	ldr	r3, [pc, #100]	; (8001584 <MX_ADC1_Init+0x98>)
 8001520:	2200      	movs	r2, #0
 8001522:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 8001524:	4b17      	ldr	r3, [pc, #92]	; (8001584 <MX_ADC1_Init+0x98>)
 8001526:	2202      	movs	r2, #2
 8001528:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800152a:	4816      	ldr	r0, [pc, #88]	; (8001584 <MX_ADC1_Init+0x98>)
 800152c:	f000 fc50 	bl	8001dd0 <HAL_ADC_Init>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d001      	beq.n	800153a <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8001536:	f000 f979 	bl	800182c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800153a:	2300      	movs	r3, #0
 800153c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800153e:	2301      	movs	r3, #1
 8001540:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8001542:	2307      	movs	r3, #7
 8001544:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001546:	1d3b      	adds	r3, r7, #4
 8001548:	4619      	mov	r1, r3
 800154a:	480e      	ldr	r0, [pc, #56]	; (8001584 <MX_ADC1_Init+0x98>)
 800154c:	f000 fe12 	bl	8002174 <HAL_ADC_ConfigChannel>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d001      	beq.n	800155a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001556:	f000 f969 	bl	800182c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800155a:	2301      	movs	r3, #1
 800155c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800155e:	2302      	movs	r3, #2
 8001560:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 8001562:	2303      	movs	r3, #3
 8001564:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001566:	1d3b      	adds	r3, r7, #4
 8001568:	4619      	mov	r1, r3
 800156a:	4806      	ldr	r0, [pc, #24]	; (8001584 <MX_ADC1_Init+0x98>)
 800156c:	f000 fe02 	bl	8002174 <HAL_ADC_ConfigChannel>
 8001570:	4603      	mov	r3, r0
 8001572:	2b00      	cmp	r3, #0
 8001574:	d001      	beq.n	800157a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001576:	f000 f959 	bl	800182c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800157a:	bf00      	nop
 800157c:	3710      	adds	r7, #16
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	200001f8 	.word	0x200001f8
 8001588:	40012400 	.word	0x40012400

0800158c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b086      	sub	sp, #24
 8001590:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001592:	f107 0308 	add.w	r3, r7, #8
 8001596:	2200      	movs	r2, #0
 8001598:	601a      	str	r2, [r3, #0]
 800159a:	605a      	str	r2, [r3, #4]
 800159c:	609a      	str	r2, [r3, #8]
 800159e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015a0:	463b      	mov	r3, r7
 80015a2:	2200      	movs	r2, #0
 80015a4:	601a      	str	r2, [r3, #0]
 80015a6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80015a8:	4b1e      	ldr	r3, [pc, #120]	; (8001624 <MX_TIM2_Init+0x98>)
 80015aa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80015ae:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 50000-1;
 80015b0:	4b1c      	ldr	r3, [pc, #112]	; (8001624 <MX_TIM2_Init+0x98>)
 80015b2:	f24c 324f 	movw	r2, #49999	; 0xc34f
 80015b6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015b8:	4b1a      	ldr	r3, [pc, #104]	; (8001624 <MX_TIM2_Init+0x98>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 14400-1;
 80015be:	4b19      	ldr	r3, [pc, #100]	; (8001624 <MX_TIM2_Init+0x98>)
 80015c0:	f643 023f 	movw	r2, #14399	; 0x383f
 80015c4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015c6:	4b17      	ldr	r3, [pc, #92]	; (8001624 <MX_TIM2_Init+0x98>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015cc:	4b15      	ldr	r3, [pc, #84]	; (8001624 <MX_TIM2_Init+0x98>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80015d2:	4814      	ldr	r0, [pc, #80]	; (8001624 <MX_TIM2_Init+0x98>)
 80015d4:	f002 f960 	bl	8003898 <HAL_TIM_Base_Init>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80015de:	f000 f925 	bl	800182c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015e6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80015e8:	f107 0308 	add.w	r3, r7, #8
 80015ec:	4619      	mov	r1, r3
 80015ee:	480d      	ldr	r0, [pc, #52]	; (8001624 <MX_TIM2_Init+0x98>)
 80015f0:	f002 fb46 	bl	8003c80 <HAL_TIM_ConfigClockSource>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d001      	beq.n	80015fe <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80015fa:	f000 f917 	bl	800182c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015fe:	2300      	movs	r3, #0
 8001600:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001602:	2300      	movs	r3, #0
 8001604:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001606:	463b      	mov	r3, r7
 8001608:	4619      	mov	r1, r3
 800160a:	4806      	ldr	r0, [pc, #24]	; (8001624 <MX_TIM2_Init+0x98>)
 800160c:	f002 fd18 	bl	8004040 <HAL_TIMEx_MasterConfigSynchronization>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d001      	beq.n	800161a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001616:	f000 f909 	bl	800182c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800161a:	bf00      	nop
 800161c:	3718      	adds	r7, #24
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	2000026c 	.word	0x2000026c

08001628 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b086      	sub	sp, #24
 800162c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800162e:	f107 0308 	add.w	r3, r7, #8
 8001632:	2200      	movs	r2, #0
 8001634:	601a      	str	r2, [r3, #0]
 8001636:	605a      	str	r2, [r3, #4]
 8001638:	609a      	str	r2, [r3, #8]
 800163a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800163c:	463b      	mov	r3, r7
 800163e:	2200      	movs	r2, #0
 8001640:	601a      	str	r2, [r3, #0]
 8001642:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001644:	4b1d      	ldr	r3, [pc, #116]	; (80016bc <MX_TIM4_Init+0x94>)
 8001646:	4a1e      	ldr	r2, [pc, #120]	; (80016c0 <MX_TIM4_Init+0x98>)
 8001648:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 72-1;
 800164a:	4b1c      	ldr	r3, [pc, #112]	; (80016bc <MX_TIM4_Init+0x94>)
 800164c:	2247      	movs	r2, #71	; 0x47
 800164e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001650:	4b1a      	ldr	r3, [pc, #104]	; (80016bc <MX_TIM4_Init+0x94>)
 8001652:	2200      	movs	r2, #0
 8001654:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535-1;
 8001656:	4b19      	ldr	r3, [pc, #100]	; (80016bc <MX_TIM4_Init+0x94>)
 8001658:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800165c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800165e:	4b17      	ldr	r3, [pc, #92]	; (80016bc <MX_TIM4_Init+0x94>)
 8001660:	2200      	movs	r2, #0
 8001662:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001664:	4b15      	ldr	r3, [pc, #84]	; (80016bc <MX_TIM4_Init+0x94>)
 8001666:	2200      	movs	r2, #0
 8001668:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800166a:	4814      	ldr	r0, [pc, #80]	; (80016bc <MX_TIM4_Init+0x94>)
 800166c:	f002 f914 	bl	8003898 <HAL_TIM_Base_Init>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d001      	beq.n	800167a <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8001676:	f000 f8d9 	bl	800182c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800167a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800167e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001680:	f107 0308 	add.w	r3, r7, #8
 8001684:	4619      	mov	r1, r3
 8001686:	480d      	ldr	r0, [pc, #52]	; (80016bc <MX_TIM4_Init+0x94>)
 8001688:	f002 fafa 	bl	8003c80 <HAL_TIM_ConfigClockSource>
 800168c:	4603      	mov	r3, r0
 800168e:	2b00      	cmp	r3, #0
 8001690:	d001      	beq.n	8001696 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8001692:	f000 f8cb 	bl	800182c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001696:	2300      	movs	r3, #0
 8001698:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800169a:	2300      	movs	r3, #0
 800169c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800169e:	463b      	mov	r3, r7
 80016a0:	4619      	mov	r1, r3
 80016a2:	4806      	ldr	r0, [pc, #24]	; (80016bc <MX_TIM4_Init+0x94>)
 80016a4:	f002 fccc 	bl	8004040 <HAL_TIMEx_MasterConfigSynchronization>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d001      	beq.n	80016b2 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 80016ae:	f000 f8bd 	bl	800182c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80016b2:	bf00      	nop
 80016b4:	3718      	adds	r7, #24
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	200002b4 	.word	0x200002b4
 80016c0:	40000800 	.word	0x40000800

080016c4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80016c8:	4b11      	ldr	r3, [pc, #68]	; (8001710 <MX_USART3_UART_Init+0x4c>)
 80016ca:	4a12      	ldr	r2, [pc, #72]	; (8001714 <MX_USART3_UART_Init+0x50>)
 80016cc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80016ce:	4b10      	ldr	r3, [pc, #64]	; (8001710 <MX_USART3_UART_Init+0x4c>)
 80016d0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80016d4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80016d6:	4b0e      	ldr	r3, [pc, #56]	; (8001710 <MX_USART3_UART_Init+0x4c>)
 80016d8:	2200      	movs	r2, #0
 80016da:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80016dc:	4b0c      	ldr	r3, [pc, #48]	; (8001710 <MX_USART3_UART_Init+0x4c>)
 80016de:	2200      	movs	r2, #0
 80016e0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80016e2:	4b0b      	ldr	r3, [pc, #44]	; (8001710 <MX_USART3_UART_Init+0x4c>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80016e8:	4b09      	ldr	r3, [pc, #36]	; (8001710 <MX_USART3_UART_Init+0x4c>)
 80016ea:	220c      	movs	r2, #12
 80016ec:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016ee:	4b08      	ldr	r3, [pc, #32]	; (8001710 <MX_USART3_UART_Init+0x4c>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80016f4:	4b06      	ldr	r3, [pc, #24]	; (8001710 <MX_USART3_UART_Init+0x4c>)
 80016f6:	2200      	movs	r2, #0
 80016f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80016fa:	4805      	ldr	r0, [pc, #20]	; (8001710 <MX_USART3_UART_Init+0x4c>)
 80016fc:	f002 fd10 	bl	8004120 <HAL_UART_Init>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d001      	beq.n	800170a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001706:	f000 f891 	bl	800182c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800170a:	bf00      	nop
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	200002fc 	.word	0x200002fc
 8001714:	40004800 	.word	0x40004800

08001718 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b082      	sub	sp, #8
 800171c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800171e:	4b0c      	ldr	r3, [pc, #48]	; (8001750 <MX_DMA_Init+0x38>)
 8001720:	695b      	ldr	r3, [r3, #20]
 8001722:	4a0b      	ldr	r2, [pc, #44]	; (8001750 <MX_DMA_Init+0x38>)
 8001724:	f043 0301 	orr.w	r3, r3, #1
 8001728:	6153      	str	r3, [r2, #20]
 800172a:	4b09      	ldr	r3, [pc, #36]	; (8001750 <MX_DMA_Init+0x38>)
 800172c:	695b      	ldr	r3, [r3, #20]
 800172e:	f003 0301 	and.w	r3, r3, #1
 8001732:	607b      	str	r3, [r7, #4]
 8001734:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001736:	2200      	movs	r2, #0
 8001738:	2100      	movs	r1, #0
 800173a:	200b      	movs	r0, #11
 800173c:	f000 ffeb 	bl	8002716 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001740:	200b      	movs	r0, #11
 8001742:	f001 f804 	bl	800274e <HAL_NVIC_EnableIRQ>

}
 8001746:	bf00      	nop
 8001748:	3708      	adds	r7, #8
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	40021000 	.word	0x40021000

08001754 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b088      	sub	sp, #32
 8001758:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800175a:	f107 0310 	add.w	r3, r7, #16
 800175e:	2200      	movs	r2, #0
 8001760:	601a      	str	r2, [r3, #0]
 8001762:	605a      	str	r2, [r3, #4]
 8001764:	609a      	str	r2, [r3, #8]
 8001766:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001768:	4b2d      	ldr	r3, [pc, #180]	; (8001820 <MX_GPIO_Init+0xcc>)
 800176a:	699b      	ldr	r3, [r3, #24]
 800176c:	4a2c      	ldr	r2, [pc, #176]	; (8001820 <MX_GPIO_Init+0xcc>)
 800176e:	f043 0310 	orr.w	r3, r3, #16
 8001772:	6193      	str	r3, [r2, #24]
 8001774:	4b2a      	ldr	r3, [pc, #168]	; (8001820 <MX_GPIO_Init+0xcc>)
 8001776:	699b      	ldr	r3, [r3, #24]
 8001778:	f003 0310 	and.w	r3, r3, #16
 800177c:	60fb      	str	r3, [r7, #12]
 800177e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001780:	4b27      	ldr	r3, [pc, #156]	; (8001820 <MX_GPIO_Init+0xcc>)
 8001782:	699b      	ldr	r3, [r3, #24]
 8001784:	4a26      	ldr	r2, [pc, #152]	; (8001820 <MX_GPIO_Init+0xcc>)
 8001786:	f043 0320 	orr.w	r3, r3, #32
 800178a:	6193      	str	r3, [r2, #24]
 800178c:	4b24      	ldr	r3, [pc, #144]	; (8001820 <MX_GPIO_Init+0xcc>)
 800178e:	699b      	ldr	r3, [r3, #24]
 8001790:	f003 0320 	and.w	r3, r3, #32
 8001794:	60bb      	str	r3, [r7, #8]
 8001796:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001798:	4b21      	ldr	r3, [pc, #132]	; (8001820 <MX_GPIO_Init+0xcc>)
 800179a:	699b      	ldr	r3, [r3, #24]
 800179c:	4a20      	ldr	r2, [pc, #128]	; (8001820 <MX_GPIO_Init+0xcc>)
 800179e:	f043 0304 	orr.w	r3, r3, #4
 80017a2:	6193      	str	r3, [r2, #24]
 80017a4:	4b1e      	ldr	r3, [pc, #120]	; (8001820 <MX_GPIO_Init+0xcc>)
 80017a6:	699b      	ldr	r3, [r3, #24]
 80017a8:	f003 0304 	and.w	r3, r3, #4
 80017ac:	607b      	str	r3, [r7, #4]
 80017ae:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017b0:	4b1b      	ldr	r3, [pc, #108]	; (8001820 <MX_GPIO_Init+0xcc>)
 80017b2:	699b      	ldr	r3, [r3, #24]
 80017b4:	4a1a      	ldr	r2, [pc, #104]	; (8001820 <MX_GPIO_Init+0xcc>)
 80017b6:	f043 0308 	orr.w	r3, r3, #8
 80017ba:	6193      	str	r3, [r2, #24]
 80017bc:	4b18      	ldr	r3, [pc, #96]	; (8001820 <MX_GPIO_Init+0xcc>)
 80017be:	699b      	ldr	r3, [r3, #24]
 80017c0:	f003 0308 	and.w	r3, r3, #8
 80017c4:	603b      	str	r3, [r7, #0]
 80017c6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(test_pin_GPIO_Port, test_pin_Pin, GPIO_PIN_RESET);
 80017c8:	2200      	movs	r2, #0
 80017ca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80017ce:	4815      	ldr	r0, [pc, #84]	; (8001824 <MX_GPIO_Init+0xd0>)
 80017d0:	f001 fb61 	bl	8002e96 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Temperature_pin_GPIO_Port, Temperature_pin_Pin, GPIO_PIN_RESET);
 80017d4:	2200      	movs	r2, #0
 80017d6:	2104      	movs	r1, #4
 80017d8:	4813      	ldr	r0, [pc, #76]	; (8001828 <MX_GPIO_Init+0xd4>)
 80017da:	f001 fb5c 	bl	8002e96 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : test_pin_Pin */
  GPIO_InitStruct.Pin = test_pin_Pin;
 80017de:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80017e2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017e4:	2301      	movs	r3, #1
 80017e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e8:	2300      	movs	r3, #0
 80017ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ec:	2302      	movs	r3, #2
 80017ee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(test_pin_GPIO_Port, &GPIO_InitStruct);
 80017f0:	f107 0310 	add.w	r3, r7, #16
 80017f4:	4619      	mov	r1, r3
 80017f6:	480b      	ldr	r0, [pc, #44]	; (8001824 <MX_GPIO_Init+0xd0>)
 80017f8:	f001 f9b2 	bl	8002b60 <HAL_GPIO_Init>

  /*Configure GPIO pin : Temperature_pin_Pin */
  GPIO_InitStruct.Pin = Temperature_pin_Pin;
 80017fc:	2304      	movs	r3, #4
 80017fe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001800:	2301      	movs	r3, #1
 8001802:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001804:	2300      	movs	r3, #0
 8001806:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001808:	2302      	movs	r3, #2
 800180a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Temperature_pin_GPIO_Port, &GPIO_InitStruct);
 800180c:	f107 0310 	add.w	r3, r7, #16
 8001810:	4619      	mov	r1, r3
 8001812:	4805      	ldr	r0, [pc, #20]	; (8001828 <MX_GPIO_Init+0xd4>)
 8001814:	f001 f9a4 	bl	8002b60 <HAL_GPIO_Init>

}
 8001818:	bf00      	nop
 800181a:	3720      	adds	r7, #32
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	40021000 	.word	0x40021000
 8001824:	40011000 	.word	0x40011000
 8001828:	40010800 	.word	0x40010800

0800182c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800182c:	b480      	push	{r7}
 800182e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001830:	b672      	cpsid	i
}
 8001832:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001834:	e7fe      	b.n	8001834 <Error_Handler+0x8>
	...

08001838 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001838:	b480      	push	{r7}
 800183a:	b085      	sub	sp, #20
 800183c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800183e:	4b15      	ldr	r3, [pc, #84]	; (8001894 <HAL_MspInit+0x5c>)
 8001840:	699b      	ldr	r3, [r3, #24]
 8001842:	4a14      	ldr	r2, [pc, #80]	; (8001894 <HAL_MspInit+0x5c>)
 8001844:	f043 0301 	orr.w	r3, r3, #1
 8001848:	6193      	str	r3, [r2, #24]
 800184a:	4b12      	ldr	r3, [pc, #72]	; (8001894 <HAL_MspInit+0x5c>)
 800184c:	699b      	ldr	r3, [r3, #24]
 800184e:	f003 0301 	and.w	r3, r3, #1
 8001852:	60bb      	str	r3, [r7, #8]
 8001854:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001856:	4b0f      	ldr	r3, [pc, #60]	; (8001894 <HAL_MspInit+0x5c>)
 8001858:	69db      	ldr	r3, [r3, #28]
 800185a:	4a0e      	ldr	r2, [pc, #56]	; (8001894 <HAL_MspInit+0x5c>)
 800185c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001860:	61d3      	str	r3, [r2, #28]
 8001862:	4b0c      	ldr	r3, [pc, #48]	; (8001894 <HAL_MspInit+0x5c>)
 8001864:	69db      	ldr	r3, [r3, #28]
 8001866:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800186a:	607b      	str	r3, [r7, #4]
 800186c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800186e:	4b0a      	ldr	r3, [pc, #40]	; (8001898 <HAL_MspInit+0x60>)
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	60fb      	str	r3, [r7, #12]
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800187a:	60fb      	str	r3, [r7, #12]
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001882:	60fb      	str	r3, [r7, #12]
 8001884:	4a04      	ldr	r2, [pc, #16]	; (8001898 <HAL_MspInit+0x60>)
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800188a:	bf00      	nop
 800188c:	3714      	adds	r7, #20
 800188e:	46bd      	mov	sp, r7
 8001890:	bc80      	pop	{r7}
 8001892:	4770      	bx	lr
 8001894:	40021000 	.word	0x40021000
 8001898:	40010000 	.word	0x40010000

0800189c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b088      	sub	sp, #32
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018a4:	f107 0310 	add.w	r3, r7, #16
 80018a8:	2200      	movs	r2, #0
 80018aa:	601a      	str	r2, [r3, #0]
 80018ac:	605a      	str	r2, [r3, #4]
 80018ae:	609a      	str	r2, [r3, #8]
 80018b0:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	4a28      	ldr	r2, [pc, #160]	; (8001958 <HAL_ADC_MspInit+0xbc>)
 80018b8:	4293      	cmp	r3, r2
 80018ba:	d149      	bne.n	8001950 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80018bc:	4b27      	ldr	r3, [pc, #156]	; (800195c <HAL_ADC_MspInit+0xc0>)
 80018be:	699b      	ldr	r3, [r3, #24]
 80018c0:	4a26      	ldr	r2, [pc, #152]	; (800195c <HAL_ADC_MspInit+0xc0>)
 80018c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80018c6:	6193      	str	r3, [r2, #24]
 80018c8:	4b24      	ldr	r3, [pc, #144]	; (800195c <HAL_ADC_MspInit+0xc0>)
 80018ca:	699b      	ldr	r3, [r3, #24]
 80018cc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80018d0:	60fb      	str	r3, [r7, #12]
 80018d2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018d4:	4b21      	ldr	r3, [pc, #132]	; (800195c <HAL_ADC_MspInit+0xc0>)
 80018d6:	699b      	ldr	r3, [r3, #24]
 80018d8:	4a20      	ldr	r2, [pc, #128]	; (800195c <HAL_ADC_MspInit+0xc0>)
 80018da:	f043 0304 	orr.w	r3, r3, #4
 80018de:	6193      	str	r3, [r2, #24]
 80018e0:	4b1e      	ldr	r3, [pc, #120]	; (800195c <HAL_ADC_MspInit+0xc0>)
 80018e2:	699b      	ldr	r3, [r3, #24]
 80018e4:	f003 0304 	and.w	r3, r3, #4
 80018e8:	60bb      	str	r3, [r7, #8]
 80018ea:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80018ec:	2303      	movs	r3, #3
 80018ee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018f0:	2303      	movs	r3, #3
 80018f2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018f4:	f107 0310 	add.w	r3, r7, #16
 80018f8:	4619      	mov	r1, r3
 80018fa:	4819      	ldr	r0, [pc, #100]	; (8001960 <HAL_ADC_MspInit+0xc4>)
 80018fc:	f001 f930 	bl	8002b60 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001900:	4b18      	ldr	r3, [pc, #96]	; (8001964 <HAL_ADC_MspInit+0xc8>)
 8001902:	4a19      	ldr	r2, [pc, #100]	; (8001968 <HAL_ADC_MspInit+0xcc>)
 8001904:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001906:	4b17      	ldr	r3, [pc, #92]	; (8001964 <HAL_ADC_MspInit+0xc8>)
 8001908:	2200      	movs	r2, #0
 800190a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800190c:	4b15      	ldr	r3, [pc, #84]	; (8001964 <HAL_ADC_MspInit+0xc8>)
 800190e:	2200      	movs	r2, #0
 8001910:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001912:	4b14      	ldr	r3, [pc, #80]	; (8001964 <HAL_ADC_MspInit+0xc8>)
 8001914:	2280      	movs	r2, #128	; 0x80
 8001916:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001918:	4b12      	ldr	r3, [pc, #72]	; (8001964 <HAL_ADC_MspInit+0xc8>)
 800191a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800191e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001920:	4b10      	ldr	r3, [pc, #64]	; (8001964 <HAL_ADC_MspInit+0xc8>)
 8001922:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001926:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001928:	4b0e      	ldr	r3, [pc, #56]	; (8001964 <HAL_ADC_MspInit+0xc8>)
 800192a:	2220      	movs	r2, #32
 800192c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800192e:	4b0d      	ldr	r3, [pc, #52]	; (8001964 <HAL_ADC_MspInit+0xc8>)
 8001930:	2200      	movs	r2, #0
 8001932:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001934:	480b      	ldr	r0, [pc, #44]	; (8001964 <HAL_ADC_MspInit+0xc8>)
 8001936:	f000 ff25 	bl	8002784 <HAL_DMA_Init>
 800193a:	4603      	mov	r3, r0
 800193c:	2b00      	cmp	r3, #0
 800193e:	d001      	beq.n	8001944 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8001940:	f7ff ff74 	bl	800182c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	4a07      	ldr	r2, [pc, #28]	; (8001964 <HAL_ADC_MspInit+0xc8>)
 8001948:	621a      	str	r2, [r3, #32]
 800194a:	4a06      	ldr	r2, [pc, #24]	; (8001964 <HAL_ADC_MspInit+0xc8>)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001950:	bf00      	nop
 8001952:	3720      	adds	r7, #32
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}
 8001958:	40012400 	.word	0x40012400
 800195c:	40021000 	.word	0x40021000
 8001960:	40010800 	.word	0x40010800
 8001964:	20000228 	.word	0x20000228
 8001968:	40020008 	.word	0x40020008

0800196c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b084      	sub	sp, #16
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800197c:	d114      	bne.n	80019a8 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800197e:	4b15      	ldr	r3, [pc, #84]	; (80019d4 <HAL_TIM_Base_MspInit+0x68>)
 8001980:	69db      	ldr	r3, [r3, #28]
 8001982:	4a14      	ldr	r2, [pc, #80]	; (80019d4 <HAL_TIM_Base_MspInit+0x68>)
 8001984:	f043 0301 	orr.w	r3, r3, #1
 8001988:	61d3      	str	r3, [r2, #28]
 800198a:	4b12      	ldr	r3, [pc, #72]	; (80019d4 <HAL_TIM_Base_MspInit+0x68>)
 800198c:	69db      	ldr	r3, [r3, #28]
 800198e:	f003 0301 	and.w	r3, r3, #1
 8001992:	60fb      	str	r3, [r7, #12]
 8001994:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001996:	2200      	movs	r2, #0
 8001998:	2100      	movs	r1, #0
 800199a:	201c      	movs	r0, #28
 800199c:	f000 febb 	bl	8002716 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80019a0:	201c      	movs	r0, #28
 80019a2:	f000 fed4 	bl	800274e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80019a6:	e010      	b.n	80019ca <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM4)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a0a      	ldr	r2, [pc, #40]	; (80019d8 <HAL_TIM_Base_MspInit+0x6c>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d10b      	bne.n	80019ca <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80019b2:	4b08      	ldr	r3, [pc, #32]	; (80019d4 <HAL_TIM_Base_MspInit+0x68>)
 80019b4:	69db      	ldr	r3, [r3, #28]
 80019b6:	4a07      	ldr	r2, [pc, #28]	; (80019d4 <HAL_TIM_Base_MspInit+0x68>)
 80019b8:	f043 0304 	orr.w	r3, r3, #4
 80019bc:	61d3      	str	r3, [r2, #28]
 80019be:	4b05      	ldr	r3, [pc, #20]	; (80019d4 <HAL_TIM_Base_MspInit+0x68>)
 80019c0:	69db      	ldr	r3, [r3, #28]
 80019c2:	f003 0304 	and.w	r3, r3, #4
 80019c6:	60bb      	str	r3, [r7, #8]
 80019c8:	68bb      	ldr	r3, [r7, #8]
}
 80019ca:	bf00      	nop
 80019cc:	3710      	adds	r7, #16
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	40021000 	.word	0x40021000
 80019d8:	40000800 	.word	0x40000800

080019dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b088      	sub	sp, #32
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019e4:	f107 0310 	add.w	r3, r7, #16
 80019e8:	2200      	movs	r2, #0
 80019ea:	601a      	str	r2, [r3, #0]
 80019ec:	605a      	str	r2, [r3, #4]
 80019ee:	609a      	str	r2, [r3, #8]
 80019f0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART3)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	4a1c      	ldr	r2, [pc, #112]	; (8001a68 <HAL_UART_MspInit+0x8c>)
 80019f8:	4293      	cmp	r3, r2
 80019fa:	d131      	bne.n	8001a60 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80019fc:	4b1b      	ldr	r3, [pc, #108]	; (8001a6c <HAL_UART_MspInit+0x90>)
 80019fe:	69db      	ldr	r3, [r3, #28]
 8001a00:	4a1a      	ldr	r2, [pc, #104]	; (8001a6c <HAL_UART_MspInit+0x90>)
 8001a02:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a06:	61d3      	str	r3, [r2, #28]
 8001a08:	4b18      	ldr	r3, [pc, #96]	; (8001a6c <HAL_UART_MspInit+0x90>)
 8001a0a:	69db      	ldr	r3, [r3, #28]
 8001a0c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001a10:	60fb      	str	r3, [r7, #12]
 8001a12:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a14:	4b15      	ldr	r3, [pc, #84]	; (8001a6c <HAL_UART_MspInit+0x90>)
 8001a16:	699b      	ldr	r3, [r3, #24]
 8001a18:	4a14      	ldr	r2, [pc, #80]	; (8001a6c <HAL_UART_MspInit+0x90>)
 8001a1a:	f043 0308 	orr.w	r3, r3, #8
 8001a1e:	6193      	str	r3, [r2, #24]
 8001a20:	4b12      	ldr	r3, [pc, #72]	; (8001a6c <HAL_UART_MspInit+0x90>)
 8001a22:	699b      	ldr	r3, [r3, #24]
 8001a24:	f003 0308 	and.w	r3, r3, #8
 8001a28:	60bb      	str	r3, [r7, #8]
 8001a2a:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001a2c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a30:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a32:	2302      	movs	r3, #2
 8001a34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a36:	2303      	movs	r3, #3
 8001a38:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a3a:	f107 0310 	add.w	r3, r7, #16
 8001a3e:	4619      	mov	r1, r3
 8001a40:	480b      	ldr	r0, [pc, #44]	; (8001a70 <HAL_UART_MspInit+0x94>)
 8001a42:	f001 f88d 	bl	8002b60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001a46:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001a4a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a50:	2300      	movs	r3, #0
 8001a52:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a54:	f107 0310 	add.w	r3, r7, #16
 8001a58:	4619      	mov	r1, r3
 8001a5a:	4805      	ldr	r0, [pc, #20]	; (8001a70 <HAL_UART_MspInit+0x94>)
 8001a5c:	f001 f880 	bl	8002b60 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001a60:	bf00      	nop
 8001a62:	3720      	adds	r7, #32
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}
 8001a68:	40004800 	.word	0x40004800
 8001a6c:	40021000 	.word	0x40021000
 8001a70:	40010c00 	.word	0x40010c00

08001a74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a78:	e7fe      	b.n	8001a78 <NMI_Handler+0x4>

08001a7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a7a:	b480      	push	{r7}
 8001a7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a7e:	e7fe      	b.n	8001a7e <HardFault_Handler+0x4>

08001a80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a84:	e7fe      	b.n	8001a84 <MemManage_Handler+0x4>

08001a86 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a86:	b480      	push	{r7}
 8001a88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a8a:	e7fe      	b.n	8001a8a <BusFault_Handler+0x4>

08001a8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a90:	e7fe      	b.n	8001a90 <UsageFault_Handler+0x4>

08001a92 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a92:	b480      	push	{r7}
 8001a94:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a96:	bf00      	nop
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bc80      	pop	{r7}
 8001a9c:	4770      	bx	lr

08001a9e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a9e:	b480      	push	{r7}
 8001aa0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001aa2:	bf00      	nop
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bc80      	pop	{r7}
 8001aa8:	4770      	bx	lr

08001aaa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001aaa:	b480      	push	{r7}
 8001aac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001aae:	bf00      	nop
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bc80      	pop	{r7}
 8001ab4:	4770      	bx	lr

08001ab6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ab6:	b580      	push	{r7, lr}
 8001ab8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001aba:	f000 f949 	bl	8001d50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001abe:	bf00      	nop
 8001ac0:	bd80      	pop	{r7, pc}
	...

08001ac4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001ac8:	4802      	ldr	r0, [pc, #8]	; (8001ad4 <DMA1_Channel1_IRQHandler+0x10>)
 8001aca:	f000 ff15 	bl	80028f8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001ace:	bf00      	nop
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	20000228 	.word	0x20000228

08001ad8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001adc:	4802      	ldr	r0, [pc, #8]	; (8001ae8 <TIM2_IRQHandler+0x10>)
 8001ade:	f001 ffc7 	bl	8003a70 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001ae2:	bf00      	nop
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	2000026c 	.word	0x2000026c

08001aec <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001aec:	b480      	push	{r7}
 8001aee:	af00      	add	r7, sp, #0
  return 1;
 8001af0:	2301      	movs	r3, #1
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bc80      	pop	{r7}
 8001af8:	4770      	bx	lr

08001afa <_kill>:

int _kill(int pid, int sig)
{
 8001afa:	b580      	push	{r7, lr}
 8001afc:	b082      	sub	sp, #8
 8001afe:	af00      	add	r7, sp, #0
 8001b00:	6078      	str	r0, [r7, #4]
 8001b02:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b04:	f002 fcc4 	bl	8004490 <__errno>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2216      	movs	r2, #22
 8001b0c:	601a      	str	r2, [r3, #0]
  return -1;
 8001b0e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	3708      	adds	r7, #8
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}

08001b1a <_exit>:

void _exit (int status)
{
 8001b1a:	b580      	push	{r7, lr}
 8001b1c:	b082      	sub	sp, #8
 8001b1e:	af00      	add	r7, sp, #0
 8001b20:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b22:	f04f 31ff 	mov.w	r1, #4294967295
 8001b26:	6878      	ldr	r0, [r7, #4]
 8001b28:	f7ff ffe7 	bl	8001afa <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b2c:	e7fe      	b.n	8001b2c <_exit+0x12>

08001b2e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b2e:	b580      	push	{r7, lr}
 8001b30:	b086      	sub	sp, #24
 8001b32:	af00      	add	r7, sp, #0
 8001b34:	60f8      	str	r0, [r7, #12]
 8001b36:	60b9      	str	r1, [r7, #8]
 8001b38:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	617b      	str	r3, [r7, #20]
 8001b3e:	e00a      	b.n	8001b56 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b40:	f3af 8000 	nop.w
 8001b44:	4601      	mov	r1, r0
 8001b46:	68bb      	ldr	r3, [r7, #8]
 8001b48:	1c5a      	adds	r2, r3, #1
 8001b4a:	60ba      	str	r2, [r7, #8]
 8001b4c:	b2ca      	uxtb	r2, r1
 8001b4e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b50:	697b      	ldr	r3, [r7, #20]
 8001b52:	3301      	adds	r3, #1
 8001b54:	617b      	str	r3, [r7, #20]
 8001b56:	697a      	ldr	r2, [r7, #20]
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	429a      	cmp	r2, r3
 8001b5c:	dbf0      	blt.n	8001b40 <_read+0x12>
  }

  return len;
 8001b5e:	687b      	ldr	r3, [r7, #4]
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	3718      	adds	r7, #24
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}

08001b68 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b086      	sub	sp, #24
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	60f8      	str	r0, [r7, #12]
 8001b70:	60b9      	str	r1, [r7, #8]
 8001b72:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b74:	2300      	movs	r3, #0
 8001b76:	617b      	str	r3, [r7, #20]
 8001b78:	e009      	b.n	8001b8e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001b7a:	68bb      	ldr	r3, [r7, #8]
 8001b7c:	1c5a      	adds	r2, r3, #1
 8001b7e:	60ba      	str	r2, [r7, #8]
 8001b80:	781b      	ldrb	r3, [r3, #0]
 8001b82:	4618      	mov	r0, r3
 8001b84:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b88:	697b      	ldr	r3, [r7, #20]
 8001b8a:	3301      	adds	r3, #1
 8001b8c:	617b      	str	r3, [r7, #20]
 8001b8e:	697a      	ldr	r2, [r7, #20]
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	429a      	cmp	r2, r3
 8001b94:	dbf1      	blt.n	8001b7a <_write+0x12>
  }
  return len;
 8001b96:	687b      	ldr	r3, [r7, #4]
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	3718      	adds	r7, #24
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}

08001ba0 <_close>:

int _close(int file)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	b083      	sub	sp, #12
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ba8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	370c      	adds	r7, #12
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bc80      	pop	{r7}
 8001bb4:	4770      	bx	lr

08001bb6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001bb6:	b480      	push	{r7}
 8001bb8:	b083      	sub	sp, #12
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	6078      	str	r0, [r7, #4]
 8001bbe:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001bc6:	605a      	str	r2, [r3, #4]
  return 0;
 8001bc8:	2300      	movs	r3, #0
}
 8001bca:	4618      	mov	r0, r3
 8001bcc:	370c      	adds	r7, #12
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bc80      	pop	{r7}
 8001bd2:	4770      	bx	lr

08001bd4 <_isatty>:

int _isatty(int file)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b083      	sub	sp, #12
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001bdc:	2301      	movs	r3, #1
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	370c      	adds	r7, #12
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bc80      	pop	{r7}
 8001be6:	4770      	bx	lr

08001be8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b085      	sub	sp, #20
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	60f8      	str	r0, [r7, #12]
 8001bf0:	60b9      	str	r1, [r7, #8]
 8001bf2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001bf4:	2300      	movs	r3, #0
}
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	3714      	adds	r7, #20
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bc80      	pop	{r7}
 8001bfe:	4770      	bx	lr

08001c00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b086      	sub	sp, #24
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c08:	4a14      	ldr	r2, [pc, #80]	; (8001c5c <_sbrk+0x5c>)
 8001c0a:	4b15      	ldr	r3, [pc, #84]	; (8001c60 <_sbrk+0x60>)
 8001c0c:	1ad3      	subs	r3, r2, r3
 8001c0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c10:	697b      	ldr	r3, [r7, #20]
 8001c12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c14:	4b13      	ldr	r3, [pc, #76]	; (8001c64 <_sbrk+0x64>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d102      	bne.n	8001c22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c1c:	4b11      	ldr	r3, [pc, #68]	; (8001c64 <_sbrk+0x64>)
 8001c1e:	4a12      	ldr	r2, [pc, #72]	; (8001c68 <_sbrk+0x68>)
 8001c20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c22:	4b10      	ldr	r3, [pc, #64]	; (8001c64 <_sbrk+0x64>)
 8001c24:	681a      	ldr	r2, [r3, #0]
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	4413      	add	r3, r2
 8001c2a:	693a      	ldr	r2, [r7, #16]
 8001c2c:	429a      	cmp	r2, r3
 8001c2e:	d207      	bcs.n	8001c40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c30:	f002 fc2e 	bl	8004490 <__errno>
 8001c34:	4603      	mov	r3, r0
 8001c36:	220c      	movs	r2, #12
 8001c38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c3a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c3e:	e009      	b.n	8001c54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c40:	4b08      	ldr	r3, [pc, #32]	; (8001c64 <_sbrk+0x64>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c46:	4b07      	ldr	r3, [pc, #28]	; (8001c64 <_sbrk+0x64>)
 8001c48:	681a      	ldr	r2, [r3, #0]
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	4413      	add	r3, r2
 8001c4e:	4a05      	ldr	r2, [pc, #20]	; (8001c64 <_sbrk+0x64>)
 8001c50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c52:	68fb      	ldr	r3, [r7, #12]
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	3718      	adds	r7, #24
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	20005000 	.word	0x20005000
 8001c60:	00000400 	.word	0x00000400
 8001c64:	200003b8 	.word	0x200003b8
 8001c68:	200003d0 	.word	0x200003d0

08001c6c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c70:	bf00      	nop
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bc80      	pop	{r7}
 8001c76:	4770      	bx	lr

08001c78 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c78:	480c      	ldr	r0, [pc, #48]	; (8001cac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001c7a:	490d      	ldr	r1, [pc, #52]	; (8001cb0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001c7c:	4a0d      	ldr	r2, [pc, #52]	; (8001cb4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001c7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c80:	e002      	b.n	8001c88 <LoopCopyDataInit>

08001c82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c86:	3304      	adds	r3, #4

08001c88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c8c:	d3f9      	bcc.n	8001c82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c8e:	4a0a      	ldr	r2, [pc, #40]	; (8001cb8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001c90:	4c0a      	ldr	r4, [pc, #40]	; (8001cbc <LoopFillZerobss+0x22>)
  movs r3, #0
 8001c92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c94:	e001      	b.n	8001c9a <LoopFillZerobss>

08001c96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c98:	3204      	adds	r2, #4

08001c9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c9c:	d3fb      	bcc.n	8001c96 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001c9e:	f7ff ffe5 	bl	8001c6c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ca2:	f002 fbfb 	bl	800449c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001ca6:	f7ff fb17 	bl	80012d8 <main>
  bx lr
 8001caa:	4770      	bx	lr
  ldr r0, =_sdata
 8001cac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cb0:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001cb4:	08007704 	.word	0x08007704
  ldr r2, =_sbss
 8001cb8:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001cbc:	200003d0 	.word	0x200003d0

08001cc0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001cc0:	e7fe      	b.n	8001cc0 <ADC1_2_IRQHandler>
	...

08001cc4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001cc8:	4b08      	ldr	r3, [pc, #32]	; (8001cec <HAL_Init+0x28>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4a07      	ldr	r2, [pc, #28]	; (8001cec <HAL_Init+0x28>)
 8001cce:	f043 0310 	orr.w	r3, r3, #16
 8001cd2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cd4:	2003      	movs	r0, #3
 8001cd6:	f000 fd13 	bl	8002700 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001cda:	200f      	movs	r0, #15
 8001cdc:	f000 f808 	bl	8001cf0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ce0:	f7ff fdaa 	bl	8001838 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ce4:	2300      	movs	r3, #0
}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	40022000 	.word	0x40022000

08001cf0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b082      	sub	sp, #8
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001cf8:	4b12      	ldr	r3, [pc, #72]	; (8001d44 <HAL_InitTick+0x54>)
 8001cfa:	681a      	ldr	r2, [r3, #0]
 8001cfc:	4b12      	ldr	r3, [pc, #72]	; (8001d48 <HAL_InitTick+0x58>)
 8001cfe:	781b      	ldrb	r3, [r3, #0]
 8001d00:	4619      	mov	r1, r3
 8001d02:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d06:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f000 fd2b 	bl	800276a <HAL_SYSTICK_Config>
 8001d14:	4603      	mov	r3, r0
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d001      	beq.n	8001d1e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	e00e      	b.n	8001d3c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2b0f      	cmp	r3, #15
 8001d22:	d80a      	bhi.n	8001d3a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d24:	2200      	movs	r2, #0
 8001d26:	6879      	ldr	r1, [r7, #4]
 8001d28:	f04f 30ff 	mov.w	r0, #4294967295
 8001d2c:	f000 fcf3 	bl	8002716 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d30:	4a06      	ldr	r2, [pc, #24]	; (8001d4c <HAL_InitTick+0x5c>)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d36:	2300      	movs	r3, #0
 8001d38:	e000      	b.n	8001d3c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d3a:	2301      	movs	r3, #1
}
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	3708      	adds	r7, #8
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bd80      	pop	{r7, pc}
 8001d44:	20000000 	.word	0x20000000
 8001d48:	20000008 	.word	0x20000008
 8001d4c:	20000004 	.word	0x20000004

08001d50 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d50:	b480      	push	{r7}
 8001d52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d54:	4b05      	ldr	r3, [pc, #20]	; (8001d6c <HAL_IncTick+0x1c>)
 8001d56:	781b      	ldrb	r3, [r3, #0]
 8001d58:	461a      	mov	r2, r3
 8001d5a:	4b05      	ldr	r3, [pc, #20]	; (8001d70 <HAL_IncTick+0x20>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4413      	add	r3, r2
 8001d60:	4a03      	ldr	r2, [pc, #12]	; (8001d70 <HAL_IncTick+0x20>)
 8001d62:	6013      	str	r3, [r2, #0]
}
 8001d64:	bf00      	nop
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bc80      	pop	{r7}
 8001d6a:	4770      	bx	lr
 8001d6c:	20000008 	.word	0x20000008
 8001d70:	200003bc 	.word	0x200003bc

08001d74 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0
  return uwTick;
 8001d78:	4b02      	ldr	r3, [pc, #8]	; (8001d84 <HAL_GetTick+0x10>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
}
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bc80      	pop	{r7}
 8001d82:	4770      	bx	lr
 8001d84:	200003bc 	.word	0x200003bc

08001d88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b084      	sub	sp, #16
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d90:	f7ff fff0 	bl	8001d74 <HAL_GetTick>
 8001d94:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001da0:	d005      	beq.n	8001dae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001da2:	4b0a      	ldr	r3, [pc, #40]	; (8001dcc <HAL_Delay+0x44>)
 8001da4:	781b      	ldrb	r3, [r3, #0]
 8001da6:	461a      	mov	r2, r3
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	4413      	add	r3, r2
 8001dac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001dae:	bf00      	nop
 8001db0:	f7ff ffe0 	bl	8001d74 <HAL_GetTick>
 8001db4:	4602      	mov	r2, r0
 8001db6:	68bb      	ldr	r3, [r7, #8]
 8001db8:	1ad3      	subs	r3, r2, r3
 8001dba:	68fa      	ldr	r2, [r7, #12]
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	d8f7      	bhi.n	8001db0 <HAL_Delay+0x28>
  {
  }
}
 8001dc0:	bf00      	nop
 8001dc2:	bf00      	nop
 8001dc4:	3710      	adds	r7, #16
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	20000008 	.word	0x20000008

08001dd0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b086      	sub	sp, #24
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001de0:	2300      	movs	r3, #0
 8001de2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001de4:	2300      	movs	r3, #0
 8001de6:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d101      	bne.n	8001df2 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001dee:	2301      	movs	r3, #1
 8001df0:	e0be      	b.n	8001f70 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	689b      	ldr	r3, [r3, #8]
 8001df6:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d109      	bne.n	8001e14 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2200      	movs	r2, #0
 8001e04:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2200      	movs	r2, #0
 8001e0a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001e0e:	6878      	ldr	r0, [r7, #4]
 8001e10:	f7ff fd44 	bl	800189c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001e14:	6878      	ldr	r0, [r7, #4]
 8001e16:	f000 faff 	bl	8002418 <ADC_ConversionStop_Disable>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e22:	f003 0310 	and.w	r3, r3, #16
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	f040 8099 	bne.w	8001f5e <HAL_ADC_Init+0x18e>
 8001e2c:	7dfb      	ldrb	r3, [r7, #23]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	f040 8095 	bne.w	8001f5e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e38:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001e3c:	f023 0302 	bic.w	r3, r3, #2
 8001e40:	f043 0202 	orr.w	r2, r3, #2
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001e50:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	7b1b      	ldrb	r3, [r3, #12]
 8001e56:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001e58:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001e5a:	68ba      	ldr	r2, [r7, #8]
 8001e5c:	4313      	orrs	r3, r2
 8001e5e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	689b      	ldr	r3, [r3, #8]
 8001e64:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e68:	d003      	beq.n	8001e72 <HAL_ADC_Init+0xa2>
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	689b      	ldr	r3, [r3, #8]
 8001e6e:	2b01      	cmp	r3, #1
 8001e70:	d102      	bne.n	8001e78 <HAL_ADC_Init+0xa8>
 8001e72:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e76:	e000      	b.n	8001e7a <HAL_ADC_Init+0xaa>
 8001e78:	2300      	movs	r3, #0
 8001e7a:	693a      	ldr	r2, [r7, #16]
 8001e7c:	4313      	orrs	r3, r2
 8001e7e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	7d1b      	ldrb	r3, [r3, #20]
 8001e84:	2b01      	cmp	r3, #1
 8001e86:	d119      	bne.n	8001ebc <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	7b1b      	ldrb	r3, [r3, #12]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d109      	bne.n	8001ea4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	699b      	ldr	r3, [r3, #24]
 8001e94:	3b01      	subs	r3, #1
 8001e96:	035a      	lsls	r2, r3, #13
 8001e98:	693b      	ldr	r3, [r7, #16]
 8001e9a:	4313      	orrs	r3, r2
 8001e9c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001ea0:	613b      	str	r3, [r7, #16]
 8001ea2:	e00b      	b.n	8001ebc <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ea8:	f043 0220 	orr.w	r2, r3, #32
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001eb4:	f043 0201 	orr.w	r2, r3, #1
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	693a      	ldr	r2, [r7, #16]
 8001ecc:	430a      	orrs	r2, r1
 8001ece:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	689a      	ldr	r2, [r3, #8]
 8001ed6:	4b28      	ldr	r3, [pc, #160]	; (8001f78 <HAL_ADC_Init+0x1a8>)
 8001ed8:	4013      	ands	r3, r2
 8001eda:	687a      	ldr	r2, [r7, #4]
 8001edc:	6812      	ldr	r2, [r2, #0]
 8001ede:	68b9      	ldr	r1, [r7, #8]
 8001ee0:	430b      	orrs	r3, r1
 8001ee2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	689b      	ldr	r3, [r3, #8]
 8001ee8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001eec:	d003      	beq.n	8001ef6 <HAL_ADC_Init+0x126>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	689b      	ldr	r3, [r3, #8]
 8001ef2:	2b01      	cmp	r3, #1
 8001ef4:	d104      	bne.n	8001f00 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	691b      	ldr	r3, [r3, #16]
 8001efa:	3b01      	subs	r3, #1
 8001efc:	051b      	lsls	r3, r3, #20
 8001efe:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f06:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	68fa      	ldr	r2, [r7, #12]
 8001f10:	430a      	orrs	r2, r1
 8001f12:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	689a      	ldr	r2, [r3, #8]
 8001f1a:	4b18      	ldr	r3, [pc, #96]	; (8001f7c <HAL_ADC_Init+0x1ac>)
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	68ba      	ldr	r2, [r7, #8]
 8001f20:	429a      	cmp	r2, r3
 8001f22:	d10b      	bne.n	8001f3c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2200      	movs	r2, #0
 8001f28:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f2e:	f023 0303 	bic.w	r3, r3, #3
 8001f32:	f043 0201 	orr.w	r2, r3, #1
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001f3a:	e018      	b.n	8001f6e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f40:	f023 0312 	bic.w	r3, r3, #18
 8001f44:	f043 0210 	orr.w	r2, r3, #16
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f50:	f043 0201 	orr.w	r2, r3, #1
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001f58:	2301      	movs	r3, #1
 8001f5a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001f5c:	e007      	b.n	8001f6e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f62:	f043 0210 	orr.w	r2, r3, #16
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001f6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f70:	4618      	mov	r0, r3
 8001f72:	3718      	adds	r7, #24
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}
 8001f78:	ffe1f7fd 	.word	0xffe1f7fd
 8001f7c:	ff1f0efe 	.word	0xff1f0efe

08001f80 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b086      	sub	sp, #24
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	60f8      	str	r0, [r7, #12]
 8001f88:	60b9      	str	r1, [r7, #8]
 8001f8a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a64      	ldr	r2, [pc, #400]	; (8002128 <HAL_ADC_Start_DMA+0x1a8>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d004      	beq.n	8001fa4 <HAL_ADC_Start_DMA+0x24>
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	4a63      	ldr	r2, [pc, #396]	; (800212c <HAL_ADC_Start_DMA+0x1ac>)
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d106      	bne.n	8001fb2 <HAL_ADC_Start_DMA+0x32>
 8001fa4:	4b60      	ldr	r3, [pc, #384]	; (8002128 <HAL_ADC_Start_DMA+0x1a8>)
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	f040 80b3 	bne.w	8002118 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001fb8:	2b01      	cmp	r3, #1
 8001fba:	d101      	bne.n	8001fc0 <HAL_ADC_Start_DMA+0x40>
 8001fbc:	2302      	movs	r3, #2
 8001fbe:	e0ae      	b.n	800211e <HAL_ADC_Start_DMA+0x19e>
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	2201      	movs	r2, #1
 8001fc4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001fc8:	68f8      	ldr	r0, [r7, #12]
 8001fca:	f000 f9cb 	bl	8002364 <ADC_Enable>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001fd2:	7dfb      	ldrb	r3, [r7, #23]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	f040 809a 	bne.w	800210e <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fde:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001fe2:	f023 0301 	bic.w	r3, r3, #1
 8001fe6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4a4e      	ldr	r2, [pc, #312]	; (800212c <HAL_ADC_Start_DMA+0x1ac>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d105      	bne.n	8002004 <HAL_ADC_Start_DMA+0x84>
 8001ff8:	4b4b      	ldr	r3, [pc, #300]	; (8002128 <HAL_ADC_Start_DMA+0x1a8>)
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002000:	2b00      	cmp	r3, #0
 8002002:	d115      	bne.n	8002030 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002008:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800201a:	2b00      	cmp	r3, #0
 800201c:	d026      	beq.n	800206c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002022:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002026:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800202e:	e01d      	b.n	800206c <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002034:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	4a39      	ldr	r2, [pc, #228]	; (8002128 <HAL_ADC_Start_DMA+0x1a8>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d004      	beq.n	8002050 <HAL_ADC_Start_DMA+0xd0>
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4a38      	ldr	r2, [pc, #224]	; (800212c <HAL_ADC_Start_DMA+0x1ac>)
 800204c:	4293      	cmp	r3, r2
 800204e:	d10d      	bne.n	800206c <HAL_ADC_Start_DMA+0xec>
 8002050:	4b35      	ldr	r3, [pc, #212]	; (8002128 <HAL_ADC_Start_DMA+0x1a8>)
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002058:	2b00      	cmp	r3, #0
 800205a:	d007      	beq.n	800206c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002060:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002064:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002070:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002074:	2b00      	cmp	r3, #0
 8002076:	d006      	beq.n	8002086 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800207c:	f023 0206 	bic.w	r2, r3, #6
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	62da      	str	r2, [r3, #44]	; 0x2c
 8002084:	e002      	b.n	800208c <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	2200      	movs	r2, #0
 800208a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	2200      	movs	r2, #0
 8002090:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	6a1b      	ldr	r3, [r3, #32]
 8002098:	4a25      	ldr	r2, [pc, #148]	; (8002130 <HAL_ADC_Start_DMA+0x1b0>)
 800209a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	6a1b      	ldr	r3, [r3, #32]
 80020a0:	4a24      	ldr	r2, [pc, #144]	; (8002134 <HAL_ADC_Start_DMA+0x1b4>)
 80020a2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	6a1b      	ldr	r3, [r3, #32]
 80020a8:	4a23      	ldr	r2, [pc, #140]	; (8002138 <HAL_ADC_Start_DMA+0x1b8>)
 80020aa:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f06f 0202 	mvn.w	r2, #2
 80020b4:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	689a      	ldr	r2, [r3, #8]
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80020c4:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	6a18      	ldr	r0, [r3, #32]
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	334c      	adds	r3, #76	; 0x4c
 80020d0:	4619      	mov	r1, r3
 80020d2:	68ba      	ldr	r2, [r7, #8]
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	f000 fbaf 	bl	8002838 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	689b      	ldr	r3, [r3, #8]
 80020e0:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80020e4:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80020e8:	d108      	bne.n	80020fc <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	689a      	ldr	r2, [r3, #8]
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80020f8:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80020fa:	e00f      	b.n	800211c <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	689a      	ldr	r2, [r3, #8]
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800210a:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800210c:	e006      	b.n	800211c <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	2200      	movs	r2, #0
 8002112:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8002116:	e001      	b.n	800211c <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002118:	2301      	movs	r3, #1
 800211a:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800211c:	7dfb      	ldrb	r3, [r7, #23]
}
 800211e:	4618      	mov	r0, r3
 8002120:	3718      	adds	r7, #24
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}
 8002126:	bf00      	nop
 8002128:	40012400 	.word	0x40012400
 800212c:	40012800 	.word	0x40012800
 8002130:	0800249b 	.word	0x0800249b
 8002134:	08002517 	.word	0x08002517
 8002138:	08002533 	.word	0x08002533

0800213c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800213c:	b480      	push	{r7}
 800213e:	b083      	sub	sp, #12
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002144:	bf00      	nop
 8002146:	370c      	adds	r7, #12
 8002148:	46bd      	mov	sp, r7
 800214a:	bc80      	pop	{r7}
 800214c:	4770      	bx	lr

0800214e <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800214e:	b480      	push	{r7}
 8002150:	b083      	sub	sp, #12
 8002152:	af00      	add	r7, sp, #0
 8002154:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002156:	bf00      	nop
 8002158:	370c      	adds	r7, #12
 800215a:	46bd      	mov	sp, r7
 800215c:	bc80      	pop	{r7}
 800215e:	4770      	bx	lr

08002160 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002160:	b480      	push	{r7}
 8002162:	b083      	sub	sp, #12
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002168:	bf00      	nop
 800216a:	370c      	adds	r7, #12
 800216c:	46bd      	mov	sp, r7
 800216e:	bc80      	pop	{r7}
 8002170:	4770      	bx	lr
	...

08002174 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002174:	b480      	push	{r7}
 8002176:	b085      	sub	sp, #20
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
 800217c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800217e:	2300      	movs	r3, #0
 8002180:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002182:	2300      	movs	r3, #0
 8002184:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800218c:	2b01      	cmp	r3, #1
 800218e:	d101      	bne.n	8002194 <HAL_ADC_ConfigChannel+0x20>
 8002190:	2302      	movs	r3, #2
 8002192:	e0dc      	b.n	800234e <HAL_ADC_ConfigChannel+0x1da>
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2201      	movs	r2, #1
 8002198:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	2b06      	cmp	r3, #6
 80021a2:	d81c      	bhi.n	80021de <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	685a      	ldr	r2, [r3, #4]
 80021ae:	4613      	mov	r3, r2
 80021b0:	009b      	lsls	r3, r3, #2
 80021b2:	4413      	add	r3, r2
 80021b4:	3b05      	subs	r3, #5
 80021b6:	221f      	movs	r2, #31
 80021b8:	fa02 f303 	lsl.w	r3, r2, r3
 80021bc:	43db      	mvns	r3, r3
 80021be:	4019      	ands	r1, r3
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	6818      	ldr	r0, [r3, #0]
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	685a      	ldr	r2, [r3, #4]
 80021c8:	4613      	mov	r3, r2
 80021ca:	009b      	lsls	r3, r3, #2
 80021cc:	4413      	add	r3, r2
 80021ce:	3b05      	subs	r3, #5
 80021d0:	fa00 f203 	lsl.w	r2, r0, r3
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	430a      	orrs	r2, r1
 80021da:	635a      	str	r2, [r3, #52]	; 0x34
 80021dc:	e03c      	b.n	8002258 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	2b0c      	cmp	r3, #12
 80021e4:	d81c      	bhi.n	8002220 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	685a      	ldr	r2, [r3, #4]
 80021f0:	4613      	mov	r3, r2
 80021f2:	009b      	lsls	r3, r3, #2
 80021f4:	4413      	add	r3, r2
 80021f6:	3b23      	subs	r3, #35	; 0x23
 80021f8:	221f      	movs	r2, #31
 80021fa:	fa02 f303 	lsl.w	r3, r2, r3
 80021fe:	43db      	mvns	r3, r3
 8002200:	4019      	ands	r1, r3
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	6818      	ldr	r0, [r3, #0]
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	685a      	ldr	r2, [r3, #4]
 800220a:	4613      	mov	r3, r2
 800220c:	009b      	lsls	r3, r3, #2
 800220e:	4413      	add	r3, r2
 8002210:	3b23      	subs	r3, #35	; 0x23
 8002212:	fa00 f203 	lsl.w	r2, r0, r3
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	430a      	orrs	r2, r1
 800221c:	631a      	str	r2, [r3, #48]	; 0x30
 800221e:	e01b      	b.n	8002258 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	685a      	ldr	r2, [r3, #4]
 800222a:	4613      	mov	r3, r2
 800222c:	009b      	lsls	r3, r3, #2
 800222e:	4413      	add	r3, r2
 8002230:	3b41      	subs	r3, #65	; 0x41
 8002232:	221f      	movs	r2, #31
 8002234:	fa02 f303 	lsl.w	r3, r2, r3
 8002238:	43db      	mvns	r3, r3
 800223a:	4019      	ands	r1, r3
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	6818      	ldr	r0, [r3, #0]
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	685a      	ldr	r2, [r3, #4]
 8002244:	4613      	mov	r3, r2
 8002246:	009b      	lsls	r3, r3, #2
 8002248:	4413      	add	r3, r2
 800224a:	3b41      	subs	r3, #65	; 0x41
 800224c:	fa00 f203 	lsl.w	r2, r0, r3
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	430a      	orrs	r2, r1
 8002256:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	2b09      	cmp	r3, #9
 800225e:	d91c      	bls.n	800229a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	68d9      	ldr	r1, [r3, #12]
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	681a      	ldr	r2, [r3, #0]
 800226a:	4613      	mov	r3, r2
 800226c:	005b      	lsls	r3, r3, #1
 800226e:	4413      	add	r3, r2
 8002270:	3b1e      	subs	r3, #30
 8002272:	2207      	movs	r2, #7
 8002274:	fa02 f303 	lsl.w	r3, r2, r3
 8002278:	43db      	mvns	r3, r3
 800227a:	4019      	ands	r1, r3
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	6898      	ldr	r0, [r3, #8]
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	681a      	ldr	r2, [r3, #0]
 8002284:	4613      	mov	r3, r2
 8002286:	005b      	lsls	r3, r3, #1
 8002288:	4413      	add	r3, r2
 800228a:	3b1e      	subs	r3, #30
 800228c:	fa00 f203 	lsl.w	r2, r0, r3
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	430a      	orrs	r2, r1
 8002296:	60da      	str	r2, [r3, #12]
 8002298:	e019      	b.n	80022ce <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	6919      	ldr	r1, [r3, #16]
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	681a      	ldr	r2, [r3, #0]
 80022a4:	4613      	mov	r3, r2
 80022a6:	005b      	lsls	r3, r3, #1
 80022a8:	4413      	add	r3, r2
 80022aa:	2207      	movs	r2, #7
 80022ac:	fa02 f303 	lsl.w	r3, r2, r3
 80022b0:	43db      	mvns	r3, r3
 80022b2:	4019      	ands	r1, r3
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	6898      	ldr	r0, [r3, #8]
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	681a      	ldr	r2, [r3, #0]
 80022bc:	4613      	mov	r3, r2
 80022be:	005b      	lsls	r3, r3, #1
 80022c0:	4413      	add	r3, r2
 80022c2:	fa00 f203 	lsl.w	r2, r0, r3
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	430a      	orrs	r2, r1
 80022cc:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	2b10      	cmp	r3, #16
 80022d4:	d003      	beq.n	80022de <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80022da:	2b11      	cmp	r3, #17
 80022dc:	d132      	bne.n	8002344 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4a1d      	ldr	r2, [pc, #116]	; (8002358 <HAL_ADC_ConfigChannel+0x1e4>)
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d125      	bne.n	8002334 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	689b      	ldr	r3, [r3, #8]
 80022ee:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d126      	bne.n	8002344 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	689a      	ldr	r2, [r3, #8]
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002304:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	2b10      	cmp	r3, #16
 800230c:	d11a      	bne.n	8002344 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800230e:	4b13      	ldr	r3, [pc, #76]	; (800235c <HAL_ADC_ConfigChannel+0x1e8>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4a13      	ldr	r2, [pc, #76]	; (8002360 <HAL_ADC_ConfigChannel+0x1ec>)
 8002314:	fba2 2303 	umull	r2, r3, r2, r3
 8002318:	0c9a      	lsrs	r2, r3, #18
 800231a:	4613      	mov	r3, r2
 800231c:	009b      	lsls	r3, r3, #2
 800231e:	4413      	add	r3, r2
 8002320:	005b      	lsls	r3, r3, #1
 8002322:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002324:	e002      	b.n	800232c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002326:	68bb      	ldr	r3, [r7, #8]
 8002328:	3b01      	subs	r3, #1
 800232a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800232c:	68bb      	ldr	r3, [r7, #8]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d1f9      	bne.n	8002326 <HAL_ADC_ConfigChannel+0x1b2>
 8002332:	e007      	b.n	8002344 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002338:	f043 0220 	orr.w	r2, r3, #32
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002340:	2301      	movs	r3, #1
 8002342:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2200      	movs	r2, #0
 8002348:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800234c:	7bfb      	ldrb	r3, [r7, #15]
}
 800234e:	4618      	mov	r0, r3
 8002350:	3714      	adds	r7, #20
 8002352:	46bd      	mov	sp, r7
 8002354:	bc80      	pop	{r7}
 8002356:	4770      	bx	lr
 8002358:	40012400 	.word	0x40012400
 800235c:	20000000 	.word	0x20000000
 8002360:	431bde83 	.word	0x431bde83

08002364 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b084      	sub	sp, #16
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800236c:	2300      	movs	r3, #0
 800236e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002370:	2300      	movs	r3, #0
 8002372:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	689b      	ldr	r3, [r3, #8]
 800237a:	f003 0301 	and.w	r3, r3, #1
 800237e:	2b01      	cmp	r3, #1
 8002380:	d040      	beq.n	8002404 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	689a      	ldr	r2, [r3, #8]
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f042 0201 	orr.w	r2, r2, #1
 8002390:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002392:	4b1f      	ldr	r3, [pc, #124]	; (8002410 <ADC_Enable+0xac>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4a1f      	ldr	r2, [pc, #124]	; (8002414 <ADC_Enable+0xb0>)
 8002398:	fba2 2303 	umull	r2, r3, r2, r3
 800239c:	0c9b      	lsrs	r3, r3, #18
 800239e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80023a0:	e002      	b.n	80023a8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80023a2:	68bb      	ldr	r3, [r7, #8]
 80023a4:	3b01      	subs	r3, #1
 80023a6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80023a8:	68bb      	ldr	r3, [r7, #8]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d1f9      	bne.n	80023a2 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80023ae:	f7ff fce1 	bl	8001d74 <HAL_GetTick>
 80023b2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80023b4:	e01f      	b.n	80023f6 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80023b6:	f7ff fcdd 	bl	8001d74 <HAL_GetTick>
 80023ba:	4602      	mov	r2, r0
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	1ad3      	subs	r3, r2, r3
 80023c0:	2b02      	cmp	r3, #2
 80023c2:	d918      	bls.n	80023f6 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	689b      	ldr	r3, [r3, #8]
 80023ca:	f003 0301 	and.w	r3, r3, #1
 80023ce:	2b01      	cmp	r3, #1
 80023d0:	d011      	beq.n	80023f6 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023d6:	f043 0210 	orr.w	r2, r3, #16
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023e2:	f043 0201 	orr.w	r2, r3, #1
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2200      	movs	r2, #0
 80023ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80023f2:	2301      	movs	r3, #1
 80023f4:	e007      	b.n	8002406 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	689b      	ldr	r3, [r3, #8]
 80023fc:	f003 0301 	and.w	r3, r3, #1
 8002400:	2b01      	cmp	r3, #1
 8002402:	d1d8      	bne.n	80023b6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002404:	2300      	movs	r3, #0
}
 8002406:	4618      	mov	r0, r3
 8002408:	3710      	adds	r7, #16
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	20000000 	.word	0x20000000
 8002414:	431bde83 	.word	0x431bde83

08002418 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b084      	sub	sp, #16
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002420:	2300      	movs	r3, #0
 8002422:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	689b      	ldr	r3, [r3, #8]
 800242a:	f003 0301 	and.w	r3, r3, #1
 800242e:	2b01      	cmp	r3, #1
 8002430:	d12e      	bne.n	8002490 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	689a      	ldr	r2, [r3, #8]
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f022 0201 	bic.w	r2, r2, #1
 8002440:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002442:	f7ff fc97 	bl	8001d74 <HAL_GetTick>
 8002446:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002448:	e01b      	b.n	8002482 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800244a:	f7ff fc93 	bl	8001d74 <HAL_GetTick>
 800244e:	4602      	mov	r2, r0
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	1ad3      	subs	r3, r2, r3
 8002454:	2b02      	cmp	r3, #2
 8002456:	d914      	bls.n	8002482 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	689b      	ldr	r3, [r3, #8]
 800245e:	f003 0301 	and.w	r3, r3, #1
 8002462:	2b01      	cmp	r3, #1
 8002464:	d10d      	bne.n	8002482 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800246a:	f043 0210 	orr.w	r2, r3, #16
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002476:	f043 0201 	orr.w	r2, r3, #1
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800247e:	2301      	movs	r3, #1
 8002480:	e007      	b.n	8002492 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	689b      	ldr	r3, [r3, #8]
 8002488:	f003 0301 	and.w	r3, r3, #1
 800248c:	2b01      	cmp	r3, #1
 800248e:	d0dc      	beq.n	800244a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002490:	2300      	movs	r3, #0
}
 8002492:	4618      	mov	r0, r3
 8002494:	3710      	adds	r7, #16
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}

0800249a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800249a:	b580      	push	{r7, lr}
 800249c:	b084      	sub	sp, #16
 800249e:	af00      	add	r7, sp, #0
 80024a0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024a6:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024ac:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d127      	bne.n	8002504 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024b8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	689b      	ldr	r3, [r3, #8]
 80024c6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80024ca:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80024ce:	d115      	bne.n	80024fc <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d111      	bne.n	80024fc <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024dc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d105      	bne.n	80024fc <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024f4:	f043 0201 	orr.w	r2, r3, #1
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80024fc:	68f8      	ldr	r0, [r7, #12]
 80024fe:	f7ff fe1d 	bl	800213c <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002502:	e004      	b.n	800250e <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	6a1b      	ldr	r3, [r3, #32]
 8002508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800250a:	6878      	ldr	r0, [r7, #4]
 800250c:	4798      	blx	r3
}
 800250e:	bf00      	nop
 8002510:	3710      	adds	r7, #16
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}

08002516 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002516:	b580      	push	{r7, lr}
 8002518:	b084      	sub	sp, #16
 800251a:	af00      	add	r7, sp, #0
 800251c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002522:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002524:	68f8      	ldr	r0, [r7, #12]
 8002526:	f7ff fe12 	bl	800214e <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800252a:	bf00      	nop
 800252c:	3710      	adds	r7, #16
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}

08002532 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002532:	b580      	push	{r7, lr}
 8002534:	b084      	sub	sp, #16
 8002536:	af00      	add	r7, sp, #0
 8002538:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800253e:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002544:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002550:	f043 0204 	orr.w	r2, r3, #4
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002558:	68f8      	ldr	r0, [r7, #12]
 800255a:	f7ff fe01 	bl	8002160 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800255e:	bf00      	nop
 8002560:	3710      	adds	r7, #16
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}
	...

08002568 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002568:	b480      	push	{r7}
 800256a:	b085      	sub	sp, #20
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	f003 0307 	and.w	r3, r3, #7
 8002576:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002578:	4b0c      	ldr	r3, [pc, #48]	; (80025ac <__NVIC_SetPriorityGrouping+0x44>)
 800257a:	68db      	ldr	r3, [r3, #12]
 800257c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800257e:	68ba      	ldr	r2, [r7, #8]
 8002580:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002584:	4013      	ands	r3, r2
 8002586:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002590:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002594:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002598:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800259a:	4a04      	ldr	r2, [pc, #16]	; (80025ac <__NVIC_SetPriorityGrouping+0x44>)
 800259c:	68bb      	ldr	r3, [r7, #8]
 800259e:	60d3      	str	r3, [r2, #12]
}
 80025a0:	bf00      	nop
 80025a2:	3714      	adds	r7, #20
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bc80      	pop	{r7}
 80025a8:	4770      	bx	lr
 80025aa:	bf00      	nop
 80025ac:	e000ed00 	.word	0xe000ed00

080025b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025b0:	b480      	push	{r7}
 80025b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025b4:	4b04      	ldr	r3, [pc, #16]	; (80025c8 <__NVIC_GetPriorityGrouping+0x18>)
 80025b6:	68db      	ldr	r3, [r3, #12]
 80025b8:	0a1b      	lsrs	r3, r3, #8
 80025ba:	f003 0307 	and.w	r3, r3, #7
}
 80025be:	4618      	mov	r0, r3
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bc80      	pop	{r7}
 80025c4:	4770      	bx	lr
 80025c6:	bf00      	nop
 80025c8:	e000ed00 	.word	0xe000ed00

080025cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b083      	sub	sp, #12
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	4603      	mov	r3, r0
 80025d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	db0b      	blt.n	80025f6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025de:	79fb      	ldrb	r3, [r7, #7]
 80025e0:	f003 021f 	and.w	r2, r3, #31
 80025e4:	4906      	ldr	r1, [pc, #24]	; (8002600 <__NVIC_EnableIRQ+0x34>)
 80025e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ea:	095b      	lsrs	r3, r3, #5
 80025ec:	2001      	movs	r0, #1
 80025ee:	fa00 f202 	lsl.w	r2, r0, r2
 80025f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80025f6:	bf00      	nop
 80025f8:	370c      	adds	r7, #12
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bc80      	pop	{r7}
 80025fe:	4770      	bx	lr
 8002600:	e000e100 	.word	0xe000e100

08002604 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002604:	b480      	push	{r7}
 8002606:	b083      	sub	sp, #12
 8002608:	af00      	add	r7, sp, #0
 800260a:	4603      	mov	r3, r0
 800260c:	6039      	str	r1, [r7, #0]
 800260e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002610:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002614:	2b00      	cmp	r3, #0
 8002616:	db0a      	blt.n	800262e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	b2da      	uxtb	r2, r3
 800261c:	490c      	ldr	r1, [pc, #48]	; (8002650 <__NVIC_SetPriority+0x4c>)
 800261e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002622:	0112      	lsls	r2, r2, #4
 8002624:	b2d2      	uxtb	r2, r2
 8002626:	440b      	add	r3, r1
 8002628:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800262c:	e00a      	b.n	8002644 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	b2da      	uxtb	r2, r3
 8002632:	4908      	ldr	r1, [pc, #32]	; (8002654 <__NVIC_SetPriority+0x50>)
 8002634:	79fb      	ldrb	r3, [r7, #7]
 8002636:	f003 030f 	and.w	r3, r3, #15
 800263a:	3b04      	subs	r3, #4
 800263c:	0112      	lsls	r2, r2, #4
 800263e:	b2d2      	uxtb	r2, r2
 8002640:	440b      	add	r3, r1
 8002642:	761a      	strb	r2, [r3, #24]
}
 8002644:	bf00      	nop
 8002646:	370c      	adds	r7, #12
 8002648:	46bd      	mov	sp, r7
 800264a:	bc80      	pop	{r7}
 800264c:	4770      	bx	lr
 800264e:	bf00      	nop
 8002650:	e000e100 	.word	0xe000e100
 8002654:	e000ed00 	.word	0xe000ed00

08002658 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002658:	b480      	push	{r7}
 800265a:	b089      	sub	sp, #36	; 0x24
 800265c:	af00      	add	r7, sp, #0
 800265e:	60f8      	str	r0, [r7, #12]
 8002660:	60b9      	str	r1, [r7, #8]
 8002662:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	f003 0307 	and.w	r3, r3, #7
 800266a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800266c:	69fb      	ldr	r3, [r7, #28]
 800266e:	f1c3 0307 	rsb	r3, r3, #7
 8002672:	2b04      	cmp	r3, #4
 8002674:	bf28      	it	cs
 8002676:	2304      	movcs	r3, #4
 8002678:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800267a:	69fb      	ldr	r3, [r7, #28]
 800267c:	3304      	adds	r3, #4
 800267e:	2b06      	cmp	r3, #6
 8002680:	d902      	bls.n	8002688 <NVIC_EncodePriority+0x30>
 8002682:	69fb      	ldr	r3, [r7, #28]
 8002684:	3b03      	subs	r3, #3
 8002686:	e000      	b.n	800268a <NVIC_EncodePriority+0x32>
 8002688:	2300      	movs	r3, #0
 800268a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800268c:	f04f 32ff 	mov.w	r2, #4294967295
 8002690:	69bb      	ldr	r3, [r7, #24]
 8002692:	fa02 f303 	lsl.w	r3, r2, r3
 8002696:	43da      	mvns	r2, r3
 8002698:	68bb      	ldr	r3, [r7, #8]
 800269a:	401a      	ands	r2, r3
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026a0:	f04f 31ff 	mov.w	r1, #4294967295
 80026a4:	697b      	ldr	r3, [r7, #20]
 80026a6:	fa01 f303 	lsl.w	r3, r1, r3
 80026aa:	43d9      	mvns	r1, r3
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026b0:	4313      	orrs	r3, r2
         );
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	3724      	adds	r7, #36	; 0x24
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bc80      	pop	{r7}
 80026ba:	4770      	bx	lr

080026bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b082      	sub	sp, #8
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	3b01      	subs	r3, #1
 80026c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80026cc:	d301      	bcc.n	80026d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026ce:	2301      	movs	r3, #1
 80026d0:	e00f      	b.n	80026f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026d2:	4a0a      	ldr	r2, [pc, #40]	; (80026fc <SysTick_Config+0x40>)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	3b01      	subs	r3, #1
 80026d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026da:	210f      	movs	r1, #15
 80026dc:	f04f 30ff 	mov.w	r0, #4294967295
 80026e0:	f7ff ff90 	bl	8002604 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026e4:	4b05      	ldr	r3, [pc, #20]	; (80026fc <SysTick_Config+0x40>)
 80026e6:	2200      	movs	r2, #0
 80026e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026ea:	4b04      	ldr	r3, [pc, #16]	; (80026fc <SysTick_Config+0x40>)
 80026ec:	2207      	movs	r2, #7
 80026ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026f0:	2300      	movs	r3, #0
}
 80026f2:	4618      	mov	r0, r3
 80026f4:	3708      	adds	r7, #8
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}
 80026fa:	bf00      	nop
 80026fc:	e000e010 	.word	0xe000e010

08002700 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b082      	sub	sp, #8
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002708:	6878      	ldr	r0, [r7, #4]
 800270a:	f7ff ff2d 	bl	8002568 <__NVIC_SetPriorityGrouping>
}
 800270e:	bf00      	nop
 8002710:	3708      	adds	r7, #8
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}

08002716 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002716:	b580      	push	{r7, lr}
 8002718:	b086      	sub	sp, #24
 800271a:	af00      	add	r7, sp, #0
 800271c:	4603      	mov	r3, r0
 800271e:	60b9      	str	r1, [r7, #8]
 8002720:	607a      	str	r2, [r7, #4]
 8002722:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002724:	2300      	movs	r3, #0
 8002726:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002728:	f7ff ff42 	bl	80025b0 <__NVIC_GetPriorityGrouping>
 800272c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800272e:	687a      	ldr	r2, [r7, #4]
 8002730:	68b9      	ldr	r1, [r7, #8]
 8002732:	6978      	ldr	r0, [r7, #20]
 8002734:	f7ff ff90 	bl	8002658 <NVIC_EncodePriority>
 8002738:	4602      	mov	r2, r0
 800273a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800273e:	4611      	mov	r1, r2
 8002740:	4618      	mov	r0, r3
 8002742:	f7ff ff5f 	bl	8002604 <__NVIC_SetPriority>
}
 8002746:	bf00      	nop
 8002748:	3718      	adds	r7, #24
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}

0800274e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800274e:	b580      	push	{r7, lr}
 8002750:	b082      	sub	sp, #8
 8002752:	af00      	add	r7, sp, #0
 8002754:	4603      	mov	r3, r0
 8002756:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002758:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800275c:	4618      	mov	r0, r3
 800275e:	f7ff ff35 	bl	80025cc <__NVIC_EnableIRQ>
}
 8002762:	bf00      	nop
 8002764:	3708      	adds	r7, #8
 8002766:	46bd      	mov	sp, r7
 8002768:	bd80      	pop	{r7, pc}

0800276a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800276a:	b580      	push	{r7, lr}
 800276c:	b082      	sub	sp, #8
 800276e:	af00      	add	r7, sp, #0
 8002770:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002772:	6878      	ldr	r0, [r7, #4]
 8002774:	f7ff ffa2 	bl	80026bc <SysTick_Config>
 8002778:	4603      	mov	r3, r0
}
 800277a:	4618      	mov	r0, r3
 800277c:	3708      	adds	r7, #8
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}
	...

08002784 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002784:	b480      	push	{r7}
 8002786:	b085      	sub	sp, #20
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800278c:	2300      	movs	r3, #0
 800278e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d101      	bne.n	800279a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002796:	2301      	movs	r3, #1
 8002798:	e043      	b.n	8002822 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	461a      	mov	r2, r3
 80027a0:	4b22      	ldr	r3, [pc, #136]	; (800282c <HAL_DMA_Init+0xa8>)
 80027a2:	4413      	add	r3, r2
 80027a4:	4a22      	ldr	r2, [pc, #136]	; (8002830 <HAL_DMA_Init+0xac>)
 80027a6:	fba2 2303 	umull	r2, r3, r2, r3
 80027aa:	091b      	lsrs	r3, r3, #4
 80027ac:	009a      	lsls	r2, r3, #2
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	4a1f      	ldr	r2, [pc, #124]	; (8002834 <HAL_DMA_Init+0xb0>)
 80027b6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2202      	movs	r2, #2
 80027bc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80027ce:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80027d2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80027dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	68db      	ldr	r3, [r3, #12]
 80027e2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	695b      	ldr	r3, [r3, #20]
 80027ee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027f4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	69db      	ldr	r3, [r3, #28]
 80027fa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80027fc:	68fa      	ldr	r2, [r7, #12]
 80027fe:	4313      	orrs	r3, r2
 8002800:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	68fa      	ldr	r2, [r7, #12]
 8002808:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2200      	movs	r2, #0
 800280e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2201      	movs	r2, #1
 8002814:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2200      	movs	r2, #0
 800281c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002820:	2300      	movs	r3, #0
}
 8002822:	4618      	mov	r0, r3
 8002824:	3714      	adds	r7, #20
 8002826:	46bd      	mov	sp, r7
 8002828:	bc80      	pop	{r7}
 800282a:	4770      	bx	lr
 800282c:	bffdfff8 	.word	0xbffdfff8
 8002830:	cccccccd 	.word	0xcccccccd
 8002834:	40020000 	.word	0x40020000

08002838 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b086      	sub	sp, #24
 800283c:	af00      	add	r7, sp, #0
 800283e:	60f8      	str	r0, [r7, #12]
 8002840:	60b9      	str	r1, [r7, #8]
 8002842:	607a      	str	r2, [r7, #4]
 8002844:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002846:	2300      	movs	r3, #0
 8002848:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002850:	2b01      	cmp	r3, #1
 8002852:	d101      	bne.n	8002858 <HAL_DMA_Start_IT+0x20>
 8002854:	2302      	movs	r3, #2
 8002856:	e04a      	b.n	80028ee <HAL_DMA_Start_IT+0xb6>
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	2201      	movs	r2, #1
 800285c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002866:	2b01      	cmp	r3, #1
 8002868:	d13a      	bne.n	80028e0 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	2202      	movs	r2, #2
 800286e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	2200      	movs	r2, #0
 8002876:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	681a      	ldr	r2, [r3, #0]
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f022 0201 	bic.w	r2, r2, #1
 8002886:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	687a      	ldr	r2, [r7, #4]
 800288c:	68b9      	ldr	r1, [r7, #8]
 800288e:	68f8      	ldr	r0, [r7, #12]
 8002890:	f000 f938 	bl	8002b04 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002898:	2b00      	cmp	r3, #0
 800289a:	d008      	beq.n	80028ae <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	681a      	ldr	r2, [r3, #0]
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f042 020e 	orr.w	r2, r2, #14
 80028aa:	601a      	str	r2, [r3, #0]
 80028ac:	e00f      	b.n	80028ce <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	681a      	ldr	r2, [r3, #0]
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f022 0204 	bic.w	r2, r2, #4
 80028bc:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	681a      	ldr	r2, [r3, #0]
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f042 020a 	orr.w	r2, r2, #10
 80028cc:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f042 0201 	orr.w	r2, r2, #1
 80028dc:	601a      	str	r2, [r3, #0]
 80028de:	e005      	b.n	80028ec <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	2200      	movs	r2, #0
 80028e4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80028e8:	2302      	movs	r3, #2
 80028ea:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80028ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80028ee:	4618      	mov	r0, r3
 80028f0:	3718      	adds	r7, #24
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}
	...

080028f8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b084      	sub	sp, #16
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002914:	2204      	movs	r2, #4
 8002916:	409a      	lsls	r2, r3
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	4013      	ands	r3, r2
 800291c:	2b00      	cmp	r3, #0
 800291e:	d04f      	beq.n	80029c0 <HAL_DMA_IRQHandler+0xc8>
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	f003 0304 	and.w	r3, r3, #4
 8002926:	2b00      	cmp	r3, #0
 8002928:	d04a      	beq.n	80029c0 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f003 0320 	and.w	r3, r3, #32
 8002934:	2b00      	cmp	r3, #0
 8002936:	d107      	bne.n	8002948 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	681a      	ldr	r2, [r3, #0]
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f022 0204 	bic.w	r2, r2, #4
 8002946:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4a66      	ldr	r2, [pc, #408]	; (8002ae8 <HAL_DMA_IRQHandler+0x1f0>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d029      	beq.n	80029a6 <HAL_DMA_IRQHandler+0xae>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4a65      	ldr	r2, [pc, #404]	; (8002aec <HAL_DMA_IRQHandler+0x1f4>)
 8002958:	4293      	cmp	r3, r2
 800295a:	d022      	beq.n	80029a2 <HAL_DMA_IRQHandler+0xaa>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4a63      	ldr	r2, [pc, #396]	; (8002af0 <HAL_DMA_IRQHandler+0x1f8>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d01a      	beq.n	800299c <HAL_DMA_IRQHandler+0xa4>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4a62      	ldr	r2, [pc, #392]	; (8002af4 <HAL_DMA_IRQHandler+0x1fc>)
 800296c:	4293      	cmp	r3, r2
 800296e:	d012      	beq.n	8002996 <HAL_DMA_IRQHandler+0x9e>
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a60      	ldr	r2, [pc, #384]	; (8002af8 <HAL_DMA_IRQHandler+0x200>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d00a      	beq.n	8002990 <HAL_DMA_IRQHandler+0x98>
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4a5f      	ldr	r2, [pc, #380]	; (8002afc <HAL_DMA_IRQHandler+0x204>)
 8002980:	4293      	cmp	r3, r2
 8002982:	d102      	bne.n	800298a <HAL_DMA_IRQHandler+0x92>
 8002984:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002988:	e00e      	b.n	80029a8 <HAL_DMA_IRQHandler+0xb0>
 800298a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800298e:	e00b      	b.n	80029a8 <HAL_DMA_IRQHandler+0xb0>
 8002990:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002994:	e008      	b.n	80029a8 <HAL_DMA_IRQHandler+0xb0>
 8002996:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800299a:	e005      	b.n	80029a8 <HAL_DMA_IRQHandler+0xb0>
 800299c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80029a0:	e002      	b.n	80029a8 <HAL_DMA_IRQHandler+0xb0>
 80029a2:	2340      	movs	r3, #64	; 0x40
 80029a4:	e000      	b.n	80029a8 <HAL_DMA_IRQHandler+0xb0>
 80029a6:	2304      	movs	r3, #4
 80029a8:	4a55      	ldr	r2, [pc, #340]	; (8002b00 <HAL_DMA_IRQHandler+0x208>)
 80029aa:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	f000 8094 	beq.w	8002ade <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029ba:	6878      	ldr	r0, [r7, #4]
 80029bc:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80029be:	e08e      	b.n	8002ade <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029c4:	2202      	movs	r2, #2
 80029c6:	409a      	lsls	r2, r3
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	4013      	ands	r3, r2
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d056      	beq.n	8002a7e <HAL_DMA_IRQHandler+0x186>
 80029d0:	68bb      	ldr	r3, [r7, #8]
 80029d2:	f003 0302 	and.w	r3, r3, #2
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d051      	beq.n	8002a7e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f003 0320 	and.w	r3, r3, #32
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d10b      	bne.n	8002a00 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	681a      	ldr	r2, [r3, #0]
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f022 020a 	bic.w	r2, r2, #10
 80029f6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2201      	movs	r2, #1
 80029fc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a38      	ldr	r2, [pc, #224]	; (8002ae8 <HAL_DMA_IRQHandler+0x1f0>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d029      	beq.n	8002a5e <HAL_DMA_IRQHandler+0x166>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a37      	ldr	r2, [pc, #220]	; (8002aec <HAL_DMA_IRQHandler+0x1f4>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d022      	beq.n	8002a5a <HAL_DMA_IRQHandler+0x162>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a35      	ldr	r2, [pc, #212]	; (8002af0 <HAL_DMA_IRQHandler+0x1f8>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d01a      	beq.n	8002a54 <HAL_DMA_IRQHandler+0x15c>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a34      	ldr	r2, [pc, #208]	; (8002af4 <HAL_DMA_IRQHandler+0x1fc>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d012      	beq.n	8002a4e <HAL_DMA_IRQHandler+0x156>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a32      	ldr	r2, [pc, #200]	; (8002af8 <HAL_DMA_IRQHandler+0x200>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d00a      	beq.n	8002a48 <HAL_DMA_IRQHandler+0x150>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4a31      	ldr	r2, [pc, #196]	; (8002afc <HAL_DMA_IRQHandler+0x204>)
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d102      	bne.n	8002a42 <HAL_DMA_IRQHandler+0x14a>
 8002a3c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002a40:	e00e      	b.n	8002a60 <HAL_DMA_IRQHandler+0x168>
 8002a42:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002a46:	e00b      	b.n	8002a60 <HAL_DMA_IRQHandler+0x168>
 8002a48:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a4c:	e008      	b.n	8002a60 <HAL_DMA_IRQHandler+0x168>
 8002a4e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002a52:	e005      	b.n	8002a60 <HAL_DMA_IRQHandler+0x168>
 8002a54:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002a58:	e002      	b.n	8002a60 <HAL_DMA_IRQHandler+0x168>
 8002a5a:	2320      	movs	r3, #32
 8002a5c:	e000      	b.n	8002a60 <HAL_DMA_IRQHandler+0x168>
 8002a5e:	2302      	movs	r3, #2
 8002a60:	4a27      	ldr	r2, [pc, #156]	; (8002b00 <HAL_DMA_IRQHandler+0x208>)
 8002a62:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2200      	movs	r2, #0
 8002a68:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d034      	beq.n	8002ade <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a78:	6878      	ldr	r0, [r7, #4]
 8002a7a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002a7c:	e02f      	b.n	8002ade <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a82:	2208      	movs	r2, #8
 8002a84:	409a      	lsls	r2, r3
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	4013      	ands	r3, r2
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d028      	beq.n	8002ae0 <HAL_DMA_IRQHandler+0x1e8>
 8002a8e:	68bb      	ldr	r3, [r7, #8]
 8002a90:	f003 0308 	and.w	r3, r3, #8
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d023      	beq.n	8002ae0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	681a      	ldr	r2, [r3, #0]
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f022 020e 	bic.w	r2, r2, #14
 8002aa6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ab0:	2101      	movs	r1, #1
 8002ab2:	fa01 f202 	lsl.w	r2, r1, r2
 8002ab6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2201      	movs	r2, #1
 8002abc:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2201      	movs	r2, #1
 8002ac2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2200      	movs	r2, #0
 8002aca:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d004      	beq.n	8002ae0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ada:	6878      	ldr	r0, [r7, #4]
 8002adc:	4798      	blx	r3
    }
  }
  return;
 8002ade:	bf00      	nop
 8002ae0:	bf00      	nop
}
 8002ae2:	3710      	adds	r7, #16
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bd80      	pop	{r7, pc}
 8002ae8:	40020008 	.word	0x40020008
 8002aec:	4002001c 	.word	0x4002001c
 8002af0:	40020030 	.word	0x40020030
 8002af4:	40020044 	.word	0x40020044
 8002af8:	40020058 	.word	0x40020058
 8002afc:	4002006c 	.word	0x4002006c
 8002b00:	40020000 	.word	0x40020000

08002b04 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b085      	sub	sp, #20
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	60f8      	str	r0, [r7, #12]
 8002b0c:	60b9      	str	r1, [r7, #8]
 8002b0e:	607a      	str	r2, [r7, #4]
 8002b10:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b1a:	2101      	movs	r1, #1
 8002b1c:	fa01 f202 	lsl.w	r2, r1, r2
 8002b20:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	683a      	ldr	r2, [r7, #0]
 8002b28:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	2b10      	cmp	r3, #16
 8002b30:	d108      	bne.n	8002b44 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	687a      	ldr	r2, [r7, #4]
 8002b38:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	68ba      	ldr	r2, [r7, #8]
 8002b40:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002b42:	e007      	b.n	8002b54 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	68ba      	ldr	r2, [r7, #8]
 8002b4a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	687a      	ldr	r2, [r7, #4]
 8002b52:	60da      	str	r2, [r3, #12]
}
 8002b54:	bf00      	nop
 8002b56:	3714      	adds	r7, #20
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bc80      	pop	{r7}
 8002b5c:	4770      	bx	lr
	...

08002b60 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b60:	b480      	push	{r7}
 8002b62:	b08b      	sub	sp, #44	; 0x2c
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
 8002b68:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b72:	e169      	b.n	8002e48 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002b74:	2201      	movs	r2, #1
 8002b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b78:	fa02 f303 	lsl.w	r3, r2, r3
 8002b7c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	69fa      	ldr	r2, [r7, #28]
 8002b84:	4013      	ands	r3, r2
 8002b86:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002b88:	69ba      	ldr	r2, [r7, #24]
 8002b8a:	69fb      	ldr	r3, [r7, #28]
 8002b8c:	429a      	cmp	r2, r3
 8002b8e:	f040 8158 	bne.w	8002e42 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	4a9a      	ldr	r2, [pc, #616]	; (8002e00 <HAL_GPIO_Init+0x2a0>)
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d05e      	beq.n	8002c5a <HAL_GPIO_Init+0xfa>
 8002b9c:	4a98      	ldr	r2, [pc, #608]	; (8002e00 <HAL_GPIO_Init+0x2a0>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d875      	bhi.n	8002c8e <HAL_GPIO_Init+0x12e>
 8002ba2:	4a98      	ldr	r2, [pc, #608]	; (8002e04 <HAL_GPIO_Init+0x2a4>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d058      	beq.n	8002c5a <HAL_GPIO_Init+0xfa>
 8002ba8:	4a96      	ldr	r2, [pc, #600]	; (8002e04 <HAL_GPIO_Init+0x2a4>)
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d86f      	bhi.n	8002c8e <HAL_GPIO_Init+0x12e>
 8002bae:	4a96      	ldr	r2, [pc, #600]	; (8002e08 <HAL_GPIO_Init+0x2a8>)
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d052      	beq.n	8002c5a <HAL_GPIO_Init+0xfa>
 8002bb4:	4a94      	ldr	r2, [pc, #592]	; (8002e08 <HAL_GPIO_Init+0x2a8>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d869      	bhi.n	8002c8e <HAL_GPIO_Init+0x12e>
 8002bba:	4a94      	ldr	r2, [pc, #592]	; (8002e0c <HAL_GPIO_Init+0x2ac>)
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	d04c      	beq.n	8002c5a <HAL_GPIO_Init+0xfa>
 8002bc0:	4a92      	ldr	r2, [pc, #584]	; (8002e0c <HAL_GPIO_Init+0x2ac>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d863      	bhi.n	8002c8e <HAL_GPIO_Init+0x12e>
 8002bc6:	4a92      	ldr	r2, [pc, #584]	; (8002e10 <HAL_GPIO_Init+0x2b0>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d046      	beq.n	8002c5a <HAL_GPIO_Init+0xfa>
 8002bcc:	4a90      	ldr	r2, [pc, #576]	; (8002e10 <HAL_GPIO_Init+0x2b0>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d85d      	bhi.n	8002c8e <HAL_GPIO_Init+0x12e>
 8002bd2:	2b12      	cmp	r3, #18
 8002bd4:	d82a      	bhi.n	8002c2c <HAL_GPIO_Init+0xcc>
 8002bd6:	2b12      	cmp	r3, #18
 8002bd8:	d859      	bhi.n	8002c8e <HAL_GPIO_Init+0x12e>
 8002bda:	a201      	add	r2, pc, #4	; (adr r2, 8002be0 <HAL_GPIO_Init+0x80>)
 8002bdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002be0:	08002c5b 	.word	0x08002c5b
 8002be4:	08002c35 	.word	0x08002c35
 8002be8:	08002c47 	.word	0x08002c47
 8002bec:	08002c89 	.word	0x08002c89
 8002bf0:	08002c8f 	.word	0x08002c8f
 8002bf4:	08002c8f 	.word	0x08002c8f
 8002bf8:	08002c8f 	.word	0x08002c8f
 8002bfc:	08002c8f 	.word	0x08002c8f
 8002c00:	08002c8f 	.word	0x08002c8f
 8002c04:	08002c8f 	.word	0x08002c8f
 8002c08:	08002c8f 	.word	0x08002c8f
 8002c0c:	08002c8f 	.word	0x08002c8f
 8002c10:	08002c8f 	.word	0x08002c8f
 8002c14:	08002c8f 	.word	0x08002c8f
 8002c18:	08002c8f 	.word	0x08002c8f
 8002c1c:	08002c8f 	.word	0x08002c8f
 8002c20:	08002c8f 	.word	0x08002c8f
 8002c24:	08002c3d 	.word	0x08002c3d
 8002c28:	08002c51 	.word	0x08002c51
 8002c2c:	4a79      	ldr	r2, [pc, #484]	; (8002e14 <HAL_GPIO_Init+0x2b4>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d013      	beq.n	8002c5a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002c32:	e02c      	b.n	8002c8e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	68db      	ldr	r3, [r3, #12]
 8002c38:	623b      	str	r3, [r7, #32]
          break;
 8002c3a:	e029      	b.n	8002c90 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	68db      	ldr	r3, [r3, #12]
 8002c40:	3304      	adds	r3, #4
 8002c42:	623b      	str	r3, [r7, #32]
          break;
 8002c44:	e024      	b.n	8002c90 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	68db      	ldr	r3, [r3, #12]
 8002c4a:	3308      	adds	r3, #8
 8002c4c:	623b      	str	r3, [r7, #32]
          break;
 8002c4e:	e01f      	b.n	8002c90 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	68db      	ldr	r3, [r3, #12]
 8002c54:	330c      	adds	r3, #12
 8002c56:	623b      	str	r3, [r7, #32]
          break;
 8002c58:	e01a      	b.n	8002c90 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	689b      	ldr	r3, [r3, #8]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d102      	bne.n	8002c68 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002c62:	2304      	movs	r3, #4
 8002c64:	623b      	str	r3, [r7, #32]
          break;
 8002c66:	e013      	b.n	8002c90 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	689b      	ldr	r3, [r3, #8]
 8002c6c:	2b01      	cmp	r3, #1
 8002c6e:	d105      	bne.n	8002c7c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c70:	2308      	movs	r3, #8
 8002c72:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	69fa      	ldr	r2, [r7, #28]
 8002c78:	611a      	str	r2, [r3, #16]
          break;
 8002c7a:	e009      	b.n	8002c90 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c7c:	2308      	movs	r3, #8
 8002c7e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	69fa      	ldr	r2, [r7, #28]
 8002c84:	615a      	str	r2, [r3, #20]
          break;
 8002c86:	e003      	b.n	8002c90 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	623b      	str	r3, [r7, #32]
          break;
 8002c8c:	e000      	b.n	8002c90 <HAL_GPIO_Init+0x130>
          break;
 8002c8e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002c90:	69bb      	ldr	r3, [r7, #24]
 8002c92:	2bff      	cmp	r3, #255	; 0xff
 8002c94:	d801      	bhi.n	8002c9a <HAL_GPIO_Init+0x13a>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	e001      	b.n	8002c9e <HAL_GPIO_Init+0x13e>
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	3304      	adds	r3, #4
 8002c9e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002ca0:	69bb      	ldr	r3, [r7, #24]
 8002ca2:	2bff      	cmp	r3, #255	; 0xff
 8002ca4:	d802      	bhi.n	8002cac <HAL_GPIO_Init+0x14c>
 8002ca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ca8:	009b      	lsls	r3, r3, #2
 8002caa:	e002      	b.n	8002cb2 <HAL_GPIO_Init+0x152>
 8002cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cae:	3b08      	subs	r3, #8
 8002cb0:	009b      	lsls	r3, r3, #2
 8002cb2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002cb4:	697b      	ldr	r3, [r7, #20]
 8002cb6:	681a      	ldr	r2, [r3, #0]
 8002cb8:	210f      	movs	r1, #15
 8002cba:	693b      	ldr	r3, [r7, #16]
 8002cbc:	fa01 f303 	lsl.w	r3, r1, r3
 8002cc0:	43db      	mvns	r3, r3
 8002cc2:	401a      	ands	r2, r3
 8002cc4:	6a39      	ldr	r1, [r7, #32]
 8002cc6:	693b      	ldr	r3, [r7, #16]
 8002cc8:	fa01 f303 	lsl.w	r3, r1, r3
 8002ccc:	431a      	orrs	r2, r3
 8002cce:	697b      	ldr	r3, [r7, #20]
 8002cd0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	685b      	ldr	r3, [r3, #4]
 8002cd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	f000 80b1 	beq.w	8002e42 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002ce0:	4b4d      	ldr	r3, [pc, #308]	; (8002e18 <HAL_GPIO_Init+0x2b8>)
 8002ce2:	699b      	ldr	r3, [r3, #24]
 8002ce4:	4a4c      	ldr	r2, [pc, #304]	; (8002e18 <HAL_GPIO_Init+0x2b8>)
 8002ce6:	f043 0301 	orr.w	r3, r3, #1
 8002cea:	6193      	str	r3, [r2, #24]
 8002cec:	4b4a      	ldr	r3, [pc, #296]	; (8002e18 <HAL_GPIO_Init+0x2b8>)
 8002cee:	699b      	ldr	r3, [r3, #24]
 8002cf0:	f003 0301 	and.w	r3, r3, #1
 8002cf4:	60bb      	str	r3, [r7, #8]
 8002cf6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002cf8:	4a48      	ldr	r2, [pc, #288]	; (8002e1c <HAL_GPIO_Init+0x2bc>)
 8002cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cfc:	089b      	lsrs	r3, r3, #2
 8002cfe:	3302      	adds	r3, #2
 8002d00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d04:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d08:	f003 0303 	and.w	r3, r3, #3
 8002d0c:	009b      	lsls	r3, r3, #2
 8002d0e:	220f      	movs	r2, #15
 8002d10:	fa02 f303 	lsl.w	r3, r2, r3
 8002d14:	43db      	mvns	r3, r3
 8002d16:	68fa      	ldr	r2, [r7, #12]
 8002d18:	4013      	ands	r3, r2
 8002d1a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	4a40      	ldr	r2, [pc, #256]	; (8002e20 <HAL_GPIO_Init+0x2c0>)
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d013      	beq.n	8002d4c <HAL_GPIO_Init+0x1ec>
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	4a3f      	ldr	r2, [pc, #252]	; (8002e24 <HAL_GPIO_Init+0x2c4>)
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	d00d      	beq.n	8002d48 <HAL_GPIO_Init+0x1e8>
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	4a3e      	ldr	r2, [pc, #248]	; (8002e28 <HAL_GPIO_Init+0x2c8>)
 8002d30:	4293      	cmp	r3, r2
 8002d32:	d007      	beq.n	8002d44 <HAL_GPIO_Init+0x1e4>
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	4a3d      	ldr	r2, [pc, #244]	; (8002e2c <HAL_GPIO_Init+0x2cc>)
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d101      	bne.n	8002d40 <HAL_GPIO_Init+0x1e0>
 8002d3c:	2303      	movs	r3, #3
 8002d3e:	e006      	b.n	8002d4e <HAL_GPIO_Init+0x1ee>
 8002d40:	2304      	movs	r3, #4
 8002d42:	e004      	b.n	8002d4e <HAL_GPIO_Init+0x1ee>
 8002d44:	2302      	movs	r3, #2
 8002d46:	e002      	b.n	8002d4e <HAL_GPIO_Init+0x1ee>
 8002d48:	2301      	movs	r3, #1
 8002d4a:	e000      	b.n	8002d4e <HAL_GPIO_Init+0x1ee>
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d50:	f002 0203 	and.w	r2, r2, #3
 8002d54:	0092      	lsls	r2, r2, #2
 8002d56:	4093      	lsls	r3, r2
 8002d58:	68fa      	ldr	r2, [r7, #12]
 8002d5a:	4313      	orrs	r3, r2
 8002d5c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002d5e:	492f      	ldr	r1, [pc, #188]	; (8002e1c <HAL_GPIO_Init+0x2bc>)
 8002d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d62:	089b      	lsrs	r3, r3, #2
 8002d64:	3302      	adds	r3, #2
 8002d66:	68fa      	ldr	r2, [r7, #12]
 8002d68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d006      	beq.n	8002d86 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002d78:	4b2d      	ldr	r3, [pc, #180]	; (8002e30 <HAL_GPIO_Init+0x2d0>)
 8002d7a:	681a      	ldr	r2, [r3, #0]
 8002d7c:	492c      	ldr	r1, [pc, #176]	; (8002e30 <HAL_GPIO_Init+0x2d0>)
 8002d7e:	69bb      	ldr	r3, [r7, #24]
 8002d80:	4313      	orrs	r3, r2
 8002d82:	600b      	str	r3, [r1, #0]
 8002d84:	e006      	b.n	8002d94 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002d86:	4b2a      	ldr	r3, [pc, #168]	; (8002e30 <HAL_GPIO_Init+0x2d0>)
 8002d88:	681a      	ldr	r2, [r3, #0]
 8002d8a:	69bb      	ldr	r3, [r7, #24]
 8002d8c:	43db      	mvns	r3, r3
 8002d8e:	4928      	ldr	r1, [pc, #160]	; (8002e30 <HAL_GPIO_Init+0x2d0>)
 8002d90:	4013      	ands	r3, r2
 8002d92:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d006      	beq.n	8002dae <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002da0:	4b23      	ldr	r3, [pc, #140]	; (8002e30 <HAL_GPIO_Init+0x2d0>)
 8002da2:	685a      	ldr	r2, [r3, #4]
 8002da4:	4922      	ldr	r1, [pc, #136]	; (8002e30 <HAL_GPIO_Init+0x2d0>)
 8002da6:	69bb      	ldr	r3, [r7, #24]
 8002da8:	4313      	orrs	r3, r2
 8002daa:	604b      	str	r3, [r1, #4]
 8002dac:	e006      	b.n	8002dbc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002dae:	4b20      	ldr	r3, [pc, #128]	; (8002e30 <HAL_GPIO_Init+0x2d0>)
 8002db0:	685a      	ldr	r2, [r3, #4]
 8002db2:	69bb      	ldr	r3, [r7, #24]
 8002db4:	43db      	mvns	r3, r3
 8002db6:	491e      	ldr	r1, [pc, #120]	; (8002e30 <HAL_GPIO_Init+0x2d0>)
 8002db8:	4013      	ands	r3, r2
 8002dba:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d006      	beq.n	8002dd6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002dc8:	4b19      	ldr	r3, [pc, #100]	; (8002e30 <HAL_GPIO_Init+0x2d0>)
 8002dca:	689a      	ldr	r2, [r3, #8]
 8002dcc:	4918      	ldr	r1, [pc, #96]	; (8002e30 <HAL_GPIO_Init+0x2d0>)
 8002dce:	69bb      	ldr	r3, [r7, #24]
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	608b      	str	r3, [r1, #8]
 8002dd4:	e006      	b.n	8002de4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002dd6:	4b16      	ldr	r3, [pc, #88]	; (8002e30 <HAL_GPIO_Init+0x2d0>)
 8002dd8:	689a      	ldr	r2, [r3, #8]
 8002dda:	69bb      	ldr	r3, [r7, #24]
 8002ddc:	43db      	mvns	r3, r3
 8002dde:	4914      	ldr	r1, [pc, #80]	; (8002e30 <HAL_GPIO_Init+0x2d0>)
 8002de0:	4013      	ands	r3, r2
 8002de2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d021      	beq.n	8002e34 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002df0:	4b0f      	ldr	r3, [pc, #60]	; (8002e30 <HAL_GPIO_Init+0x2d0>)
 8002df2:	68da      	ldr	r2, [r3, #12]
 8002df4:	490e      	ldr	r1, [pc, #56]	; (8002e30 <HAL_GPIO_Init+0x2d0>)
 8002df6:	69bb      	ldr	r3, [r7, #24]
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	60cb      	str	r3, [r1, #12]
 8002dfc:	e021      	b.n	8002e42 <HAL_GPIO_Init+0x2e2>
 8002dfe:	bf00      	nop
 8002e00:	10320000 	.word	0x10320000
 8002e04:	10310000 	.word	0x10310000
 8002e08:	10220000 	.word	0x10220000
 8002e0c:	10210000 	.word	0x10210000
 8002e10:	10120000 	.word	0x10120000
 8002e14:	10110000 	.word	0x10110000
 8002e18:	40021000 	.word	0x40021000
 8002e1c:	40010000 	.word	0x40010000
 8002e20:	40010800 	.word	0x40010800
 8002e24:	40010c00 	.word	0x40010c00
 8002e28:	40011000 	.word	0x40011000
 8002e2c:	40011400 	.word	0x40011400
 8002e30:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002e34:	4b0b      	ldr	r3, [pc, #44]	; (8002e64 <HAL_GPIO_Init+0x304>)
 8002e36:	68da      	ldr	r2, [r3, #12]
 8002e38:	69bb      	ldr	r3, [r7, #24]
 8002e3a:	43db      	mvns	r3, r3
 8002e3c:	4909      	ldr	r1, [pc, #36]	; (8002e64 <HAL_GPIO_Init+0x304>)
 8002e3e:	4013      	ands	r3, r2
 8002e40:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e44:	3301      	adds	r3, #1
 8002e46:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	681a      	ldr	r2, [r3, #0]
 8002e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e4e:	fa22 f303 	lsr.w	r3, r2, r3
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	f47f ae8e 	bne.w	8002b74 <HAL_GPIO_Init+0x14>
  }
}
 8002e58:	bf00      	nop
 8002e5a:	bf00      	nop
 8002e5c:	372c      	adds	r7, #44	; 0x2c
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bc80      	pop	{r7}
 8002e62:	4770      	bx	lr
 8002e64:	40010400 	.word	0x40010400

08002e68 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	b085      	sub	sp, #20
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
 8002e70:	460b      	mov	r3, r1
 8002e72:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	689a      	ldr	r2, [r3, #8]
 8002e78:	887b      	ldrh	r3, [r7, #2]
 8002e7a:	4013      	ands	r3, r2
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d002      	beq.n	8002e86 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002e80:	2301      	movs	r3, #1
 8002e82:	73fb      	strb	r3, [r7, #15]
 8002e84:	e001      	b.n	8002e8a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002e86:	2300      	movs	r3, #0
 8002e88:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002e8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	3714      	adds	r7, #20
 8002e90:	46bd      	mov	sp, r7
 8002e92:	bc80      	pop	{r7}
 8002e94:	4770      	bx	lr

08002e96 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e96:	b480      	push	{r7}
 8002e98:	b083      	sub	sp, #12
 8002e9a:	af00      	add	r7, sp, #0
 8002e9c:	6078      	str	r0, [r7, #4]
 8002e9e:	460b      	mov	r3, r1
 8002ea0:	807b      	strh	r3, [r7, #2]
 8002ea2:	4613      	mov	r3, r2
 8002ea4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002ea6:	787b      	ldrb	r3, [r7, #1]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d003      	beq.n	8002eb4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002eac:	887a      	ldrh	r2, [r7, #2]
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002eb2:	e003      	b.n	8002ebc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002eb4:	887b      	ldrh	r3, [r7, #2]
 8002eb6:	041a      	lsls	r2, r3, #16
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	611a      	str	r2, [r3, #16]
}
 8002ebc:	bf00      	nop
 8002ebe:	370c      	adds	r7, #12
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bc80      	pop	{r7}
 8002ec4:	4770      	bx	lr

08002ec6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002ec6:	b480      	push	{r7}
 8002ec8:	b085      	sub	sp, #20
 8002eca:	af00      	add	r7, sp, #0
 8002ecc:	6078      	str	r0, [r7, #4]
 8002ece:	460b      	mov	r3, r1
 8002ed0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	68db      	ldr	r3, [r3, #12]
 8002ed6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002ed8:	887a      	ldrh	r2, [r7, #2]
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	4013      	ands	r3, r2
 8002ede:	041a      	lsls	r2, r3, #16
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	43d9      	mvns	r1, r3
 8002ee4:	887b      	ldrh	r3, [r7, #2]
 8002ee6:	400b      	ands	r3, r1
 8002ee8:	431a      	orrs	r2, r3
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	611a      	str	r2, [r3, #16]
}
 8002eee:	bf00      	nop
 8002ef0:	3714      	adds	r7, #20
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bc80      	pop	{r7}
 8002ef6:	4770      	bx	lr

08002ef8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b086      	sub	sp, #24
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d101      	bne.n	8002f0a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f06:	2301      	movs	r3, #1
 8002f08:	e272      	b.n	80033f0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f003 0301 	and.w	r3, r3, #1
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	f000 8087 	beq.w	8003026 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002f18:	4b92      	ldr	r3, [pc, #584]	; (8003164 <HAL_RCC_OscConfig+0x26c>)
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	f003 030c 	and.w	r3, r3, #12
 8002f20:	2b04      	cmp	r3, #4
 8002f22:	d00c      	beq.n	8002f3e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002f24:	4b8f      	ldr	r3, [pc, #572]	; (8003164 <HAL_RCC_OscConfig+0x26c>)
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	f003 030c 	and.w	r3, r3, #12
 8002f2c:	2b08      	cmp	r3, #8
 8002f2e:	d112      	bne.n	8002f56 <HAL_RCC_OscConfig+0x5e>
 8002f30:	4b8c      	ldr	r3, [pc, #560]	; (8003164 <HAL_RCC_OscConfig+0x26c>)
 8002f32:	685b      	ldr	r3, [r3, #4]
 8002f34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f3c:	d10b      	bne.n	8002f56 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f3e:	4b89      	ldr	r3, [pc, #548]	; (8003164 <HAL_RCC_OscConfig+0x26c>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d06c      	beq.n	8003024 <HAL_RCC_OscConfig+0x12c>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d168      	bne.n	8003024 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002f52:	2301      	movs	r3, #1
 8002f54:	e24c      	b.n	80033f0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f5e:	d106      	bne.n	8002f6e <HAL_RCC_OscConfig+0x76>
 8002f60:	4b80      	ldr	r3, [pc, #512]	; (8003164 <HAL_RCC_OscConfig+0x26c>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4a7f      	ldr	r2, [pc, #508]	; (8003164 <HAL_RCC_OscConfig+0x26c>)
 8002f66:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f6a:	6013      	str	r3, [r2, #0]
 8002f6c:	e02e      	b.n	8002fcc <HAL_RCC_OscConfig+0xd4>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d10c      	bne.n	8002f90 <HAL_RCC_OscConfig+0x98>
 8002f76:	4b7b      	ldr	r3, [pc, #492]	; (8003164 <HAL_RCC_OscConfig+0x26c>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4a7a      	ldr	r2, [pc, #488]	; (8003164 <HAL_RCC_OscConfig+0x26c>)
 8002f7c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f80:	6013      	str	r3, [r2, #0]
 8002f82:	4b78      	ldr	r3, [pc, #480]	; (8003164 <HAL_RCC_OscConfig+0x26c>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a77      	ldr	r2, [pc, #476]	; (8003164 <HAL_RCC_OscConfig+0x26c>)
 8002f88:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f8c:	6013      	str	r3, [r2, #0]
 8002f8e:	e01d      	b.n	8002fcc <HAL_RCC_OscConfig+0xd4>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002f98:	d10c      	bne.n	8002fb4 <HAL_RCC_OscConfig+0xbc>
 8002f9a:	4b72      	ldr	r3, [pc, #456]	; (8003164 <HAL_RCC_OscConfig+0x26c>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a71      	ldr	r2, [pc, #452]	; (8003164 <HAL_RCC_OscConfig+0x26c>)
 8002fa0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002fa4:	6013      	str	r3, [r2, #0]
 8002fa6:	4b6f      	ldr	r3, [pc, #444]	; (8003164 <HAL_RCC_OscConfig+0x26c>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	4a6e      	ldr	r2, [pc, #440]	; (8003164 <HAL_RCC_OscConfig+0x26c>)
 8002fac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002fb0:	6013      	str	r3, [r2, #0]
 8002fb2:	e00b      	b.n	8002fcc <HAL_RCC_OscConfig+0xd4>
 8002fb4:	4b6b      	ldr	r3, [pc, #428]	; (8003164 <HAL_RCC_OscConfig+0x26c>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4a6a      	ldr	r2, [pc, #424]	; (8003164 <HAL_RCC_OscConfig+0x26c>)
 8002fba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002fbe:	6013      	str	r3, [r2, #0]
 8002fc0:	4b68      	ldr	r3, [pc, #416]	; (8003164 <HAL_RCC_OscConfig+0x26c>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4a67      	ldr	r2, [pc, #412]	; (8003164 <HAL_RCC_OscConfig+0x26c>)
 8002fc6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002fca:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	685b      	ldr	r3, [r3, #4]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d013      	beq.n	8002ffc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fd4:	f7fe fece 	bl	8001d74 <HAL_GetTick>
 8002fd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fda:	e008      	b.n	8002fee <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fdc:	f7fe feca 	bl	8001d74 <HAL_GetTick>
 8002fe0:	4602      	mov	r2, r0
 8002fe2:	693b      	ldr	r3, [r7, #16]
 8002fe4:	1ad3      	subs	r3, r2, r3
 8002fe6:	2b64      	cmp	r3, #100	; 0x64
 8002fe8:	d901      	bls.n	8002fee <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002fea:	2303      	movs	r3, #3
 8002fec:	e200      	b.n	80033f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fee:	4b5d      	ldr	r3, [pc, #372]	; (8003164 <HAL_RCC_OscConfig+0x26c>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d0f0      	beq.n	8002fdc <HAL_RCC_OscConfig+0xe4>
 8002ffa:	e014      	b.n	8003026 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ffc:	f7fe feba 	bl	8001d74 <HAL_GetTick>
 8003000:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003002:	e008      	b.n	8003016 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003004:	f7fe feb6 	bl	8001d74 <HAL_GetTick>
 8003008:	4602      	mov	r2, r0
 800300a:	693b      	ldr	r3, [r7, #16]
 800300c:	1ad3      	subs	r3, r2, r3
 800300e:	2b64      	cmp	r3, #100	; 0x64
 8003010:	d901      	bls.n	8003016 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003012:	2303      	movs	r3, #3
 8003014:	e1ec      	b.n	80033f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003016:	4b53      	ldr	r3, [pc, #332]	; (8003164 <HAL_RCC_OscConfig+0x26c>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800301e:	2b00      	cmp	r3, #0
 8003020:	d1f0      	bne.n	8003004 <HAL_RCC_OscConfig+0x10c>
 8003022:	e000      	b.n	8003026 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003024:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f003 0302 	and.w	r3, r3, #2
 800302e:	2b00      	cmp	r3, #0
 8003030:	d063      	beq.n	80030fa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003032:	4b4c      	ldr	r3, [pc, #304]	; (8003164 <HAL_RCC_OscConfig+0x26c>)
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	f003 030c 	and.w	r3, r3, #12
 800303a:	2b00      	cmp	r3, #0
 800303c:	d00b      	beq.n	8003056 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800303e:	4b49      	ldr	r3, [pc, #292]	; (8003164 <HAL_RCC_OscConfig+0x26c>)
 8003040:	685b      	ldr	r3, [r3, #4]
 8003042:	f003 030c 	and.w	r3, r3, #12
 8003046:	2b08      	cmp	r3, #8
 8003048:	d11c      	bne.n	8003084 <HAL_RCC_OscConfig+0x18c>
 800304a:	4b46      	ldr	r3, [pc, #280]	; (8003164 <HAL_RCC_OscConfig+0x26c>)
 800304c:	685b      	ldr	r3, [r3, #4]
 800304e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003052:	2b00      	cmp	r3, #0
 8003054:	d116      	bne.n	8003084 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003056:	4b43      	ldr	r3, [pc, #268]	; (8003164 <HAL_RCC_OscConfig+0x26c>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f003 0302 	and.w	r3, r3, #2
 800305e:	2b00      	cmp	r3, #0
 8003060:	d005      	beq.n	800306e <HAL_RCC_OscConfig+0x176>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	691b      	ldr	r3, [r3, #16]
 8003066:	2b01      	cmp	r3, #1
 8003068:	d001      	beq.n	800306e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800306a:	2301      	movs	r3, #1
 800306c:	e1c0      	b.n	80033f0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800306e:	4b3d      	ldr	r3, [pc, #244]	; (8003164 <HAL_RCC_OscConfig+0x26c>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	695b      	ldr	r3, [r3, #20]
 800307a:	00db      	lsls	r3, r3, #3
 800307c:	4939      	ldr	r1, [pc, #228]	; (8003164 <HAL_RCC_OscConfig+0x26c>)
 800307e:	4313      	orrs	r3, r2
 8003080:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003082:	e03a      	b.n	80030fa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	691b      	ldr	r3, [r3, #16]
 8003088:	2b00      	cmp	r3, #0
 800308a:	d020      	beq.n	80030ce <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800308c:	4b36      	ldr	r3, [pc, #216]	; (8003168 <HAL_RCC_OscConfig+0x270>)
 800308e:	2201      	movs	r2, #1
 8003090:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003092:	f7fe fe6f 	bl	8001d74 <HAL_GetTick>
 8003096:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003098:	e008      	b.n	80030ac <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800309a:	f7fe fe6b 	bl	8001d74 <HAL_GetTick>
 800309e:	4602      	mov	r2, r0
 80030a0:	693b      	ldr	r3, [r7, #16]
 80030a2:	1ad3      	subs	r3, r2, r3
 80030a4:	2b02      	cmp	r3, #2
 80030a6:	d901      	bls.n	80030ac <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80030a8:	2303      	movs	r3, #3
 80030aa:	e1a1      	b.n	80033f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030ac:	4b2d      	ldr	r3, [pc, #180]	; (8003164 <HAL_RCC_OscConfig+0x26c>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f003 0302 	and.w	r3, r3, #2
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d0f0      	beq.n	800309a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030b8:	4b2a      	ldr	r3, [pc, #168]	; (8003164 <HAL_RCC_OscConfig+0x26c>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	695b      	ldr	r3, [r3, #20]
 80030c4:	00db      	lsls	r3, r3, #3
 80030c6:	4927      	ldr	r1, [pc, #156]	; (8003164 <HAL_RCC_OscConfig+0x26c>)
 80030c8:	4313      	orrs	r3, r2
 80030ca:	600b      	str	r3, [r1, #0]
 80030cc:	e015      	b.n	80030fa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80030ce:	4b26      	ldr	r3, [pc, #152]	; (8003168 <HAL_RCC_OscConfig+0x270>)
 80030d0:	2200      	movs	r2, #0
 80030d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030d4:	f7fe fe4e 	bl	8001d74 <HAL_GetTick>
 80030d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030da:	e008      	b.n	80030ee <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030dc:	f7fe fe4a 	bl	8001d74 <HAL_GetTick>
 80030e0:	4602      	mov	r2, r0
 80030e2:	693b      	ldr	r3, [r7, #16]
 80030e4:	1ad3      	subs	r3, r2, r3
 80030e6:	2b02      	cmp	r3, #2
 80030e8:	d901      	bls.n	80030ee <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80030ea:	2303      	movs	r3, #3
 80030ec:	e180      	b.n	80033f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030ee:	4b1d      	ldr	r3, [pc, #116]	; (8003164 <HAL_RCC_OscConfig+0x26c>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f003 0302 	and.w	r3, r3, #2
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d1f0      	bne.n	80030dc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f003 0308 	and.w	r3, r3, #8
 8003102:	2b00      	cmp	r3, #0
 8003104:	d03a      	beq.n	800317c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	699b      	ldr	r3, [r3, #24]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d019      	beq.n	8003142 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800310e:	4b17      	ldr	r3, [pc, #92]	; (800316c <HAL_RCC_OscConfig+0x274>)
 8003110:	2201      	movs	r2, #1
 8003112:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003114:	f7fe fe2e 	bl	8001d74 <HAL_GetTick>
 8003118:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800311a:	e008      	b.n	800312e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800311c:	f7fe fe2a 	bl	8001d74 <HAL_GetTick>
 8003120:	4602      	mov	r2, r0
 8003122:	693b      	ldr	r3, [r7, #16]
 8003124:	1ad3      	subs	r3, r2, r3
 8003126:	2b02      	cmp	r3, #2
 8003128:	d901      	bls.n	800312e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800312a:	2303      	movs	r3, #3
 800312c:	e160      	b.n	80033f0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800312e:	4b0d      	ldr	r3, [pc, #52]	; (8003164 <HAL_RCC_OscConfig+0x26c>)
 8003130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003132:	f003 0302 	and.w	r3, r3, #2
 8003136:	2b00      	cmp	r3, #0
 8003138:	d0f0      	beq.n	800311c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800313a:	2001      	movs	r0, #1
 800313c:	f000 fad8 	bl	80036f0 <RCC_Delay>
 8003140:	e01c      	b.n	800317c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003142:	4b0a      	ldr	r3, [pc, #40]	; (800316c <HAL_RCC_OscConfig+0x274>)
 8003144:	2200      	movs	r2, #0
 8003146:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003148:	f7fe fe14 	bl	8001d74 <HAL_GetTick>
 800314c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800314e:	e00f      	b.n	8003170 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003150:	f7fe fe10 	bl	8001d74 <HAL_GetTick>
 8003154:	4602      	mov	r2, r0
 8003156:	693b      	ldr	r3, [r7, #16]
 8003158:	1ad3      	subs	r3, r2, r3
 800315a:	2b02      	cmp	r3, #2
 800315c:	d908      	bls.n	8003170 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800315e:	2303      	movs	r3, #3
 8003160:	e146      	b.n	80033f0 <HAL_RCC_OscConfig+0x4f8>
 8003162:	bf00      	nop
 8003164:	40021000 	.word	0x40021000
 8003168:	42420000 	.word	0x42420000
 800316c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003170:	4b92      	ldr	r3, [pc, #584]	; (80033bc <HAL_RCC_OscConfig+0x4c4>)
 8003172:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003174:	f003 0302 	and.w	r3, r3, #2
 8003178:	2b00      	cmp	r3, #0
 800317a:	d1e9      	bne.n	8003150 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f003 0304 	and.w	r3, r3, #4
 8003184:	2b00      	cmp	r3, #0
 8003186:	f000 80a6 	beq.w	80032d6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800318a:	2300      	movs	r3, #0
 800318c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800318e:	4b8b      	ldr	r3, [pc, #556]	; (80033bc <HAL_RCC_OscConfig+0x4c4>)
 8003190:	69db      	ldr	r3, [r3, #28]
 8003192:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003196:	2b00      	cmp	r3, #0
 8003198:	d10d      	bne.n	80031b6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800319a:	4b88      	ldr	r3, [pc, #544]	; (80033bc <HAL_RCC_OscConfig+0x4c4>)
 800319c:	69db      	ldr	r3, [r3, #28]
 800319e:	4a87      	ldr	r2, [pc, #540]	; (80033bc <HAL_RCC_OscConfig+0x4c4>)
 80031a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80031a4:	61d3      	str	r3, [r2, #28]
 80031a6:	4b85      	ldr	r3, [pc, #532]	; (80033bc <HAL_RCC_OscConfig+0x4c4>)
 80031a8:	69db      	ldr	r3, [r3, #28]
 80031aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031ae:	60bb      	str	r3, [r7, #8]
 80031b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031b2:	2301      	movs	r3, #1
 80031b4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031b6:	4b82      	ldr	r3, [pc, #520]	; (80033c0 <HAL_RCC_OscConfig+0x4c8>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d118      	bne.n	80031f4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031c2:	4b7f      	ldr	r3, [pc, #508]	; (80033c0 <HAL_RCC_OscConfig+0x4c8>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4a7e      	ldr	r2, [pc, #504]	; (80033c0 <HAL_RCC_OscConfig+0x4c8>)
 80031c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031ce:	f7fe fdd1 	bl	8001d74 <HAL_GetTick>
 80031d2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031d4:	e008      	b.n	80031e8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031d6:	f7fe fdcd 	bl	8001d74 <HAL_GetTick>
 80031da:	4602      	mov	r2, r0
 80031dc:	693b      	ldr	r3, [r7, #16]
 80031de:	1ad3      	subs	r3, r2, r3
 80031e0:	2b64      	cmp	r3, #100	; 0x64
 80031e2:	d901      	bls.n	80031e8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80031e4:	2303      	movs	r3, #3
 80031e6:	e103      	b.n	80033f0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031e8:	4b75      	ldr	r3, [pc, #468]	; (80033c0 <HAL_RCC_OscConfig+0x4c8>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d0f0      	beq.n	80031d6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	68db      	ldr	r3, [r3, #12]
 80031f8:	2b01      	cmp	r3, #1
 80031fa:	d106      	bne.n	800320a <HAL_RCC_OscConfig+0x312>
 80031fc:	4b6f      	ldr	r3, [pc, #444]	; (80033bc <HAL_RCC_OscConfig+0x4c4>)
 80031fe:	6a1b      	ldr	r3, [r3, #32]
 8003200:	4a6e      	ldr	r2, [pc, #440]	; (80033bc <HAL_RCC_OscConfig+0x4c4>)
 8003202:	f043 0301 	orr.w	r3, r3, #1
 8003206:	6213      	str	r3, [r2, #32]
 8003208:	e02d      	b.n	8003266 <HAL_RCC_OscConfig+0x36e>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	68db      	ldr	r3, [r3, #12]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d10c      	bne.n	800322c <HAL_RCC_OscConfig+0x334>
 8003212:	4b6a      	ldr	r3, [pc, #424]	; (80033bc <HAL_RCC_OscConfig+0x4c4>)
 8003214:	6a1b      	ldr	r3, [r3, #32]
 8003216:	4a69      	ldr	r2, [pc, #420]	; (80033bc <HAL_RCC_OscConfig+0x4c4>)
 8003218:	f023 0301 	bic.w	r3, r3, #1
 800321c:	6213      	str	r3, [r2, #32]
 800321e:	4b67      	ldr	r3, [pc, #412]	; (80033bc <HAL_RCC_OscConfig+0x4c4>)
 8003220:	6a1b      	ldr	r3, [r3, #32]
 8003222:	4a66      	ldr	r2, [pc, #408]	; (80033bc <HAL_RCC_OscConfig+0x4c4>)
 8003224:	f023 0304 	bic.w	r3, r3, #4
 8003228:	6213      	str	r3, [r2, #32]
 800322a:	e01c      	b.n	8003266 <HAL_RCC_OscConfig+0x36e>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	68db      	ldr	r3, [r3, #12]
 8003230:	2b05      	cmp	r3, #5
 8003232:	d10c      	bne.n	800324e <HAL_RCC_OscConfig+0x356>
 8003234:	4b61      	ldr	r3, [pc, #388]	; (80033bc <HAL_RCC_OscConfig+0x4c4>)
 8003236:	6a1b      	ldr	r3, [r3, #32]
 8003238:	4a60      	ldr	r2, [pc, #384]	; (80033bc <HAL_RCC_OscConfig+0x4c4>)
 800323a:	f043 0304 	orr.w	r3, r3, #4
 800323e:	6213      	str	r3, [r2, #32]
 8003240:	4b5e      	ldr	r3, [pc, #376]	; (80033bc <HAL_RCC_OscConfig+0x4c4>)
 8003242:	6a1b      	ldr	r3, [r3, #32]
 8003244:	4a5d      	ldr	r2, [pc, #372]	; (80033bc <HAL_RCC_OscConfig+0x4c4>)
 8003246:	f043 0301 	orr.w	r3, r3, #1
 800324a:	6213      	str	r3, [r2, #32]
 800324c:	e00b      	b.n	8003266 <HAL_RCC_OscConfig+0x36e>
 800324e:	4b5b      	ldr	r3, [pc, #364]	; (80033bc <HAL_RCC_OscConfig+0x4c4>)
 8003250:	6a1b      	ldr	r3, [r3, #32]
 8003252:	4a5a      	ldr	r2, [pc, #360]	; (80033bc <HAL_RCC_OscConfig+0x4c4>)
 8003254:	f023 0301 	bic.w	r3, r3, #1
 8003258:	6213      	str	r3, [r2, #32]
 800325a:	4b58      	ldr	r3, [pc, #352]	; (80033bc <HAL_RCC_OscConfig+0x4c4>)
 800325c:	6a1b      	ldr	r3, [r3, #32]
 800325e:	4a57      	ldr	r2, [pc, #348]	; (80033bc <HAL_RCC_OscConfig+0x4c4>)
 8003260:	f023 0304 	bic.w	r3, r3, #4
 8003264:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	68db      	ldr	r3, [r3, #12]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d015      	beq.n	800329a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800326e:	f7fe fd81 	bl	8001d74 <HAL_GetTick>
 8003272:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003274:	e00a      	b.n	800328c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003276:	f7fe fd7d 	bl	8001d74 <HAL_GetTick>
 800327a:	4602      	mov	r2, r0
 800327c:	693b      	ldr	r3, [r7, #16]
 800327e:	1ad3      	subs	r3, r2, r3
 8003280:	f241 3288 	movw	r2, #5000	; 0x1388
 8003284:	4293      	cmp	r3, r2
 8003286:	d901      	bls.n	800328c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003288:	2303      	movs	r3, #3
 800328a:	e0b1      	b.n	80033f0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800328c:	4b4b      	ldr	r3, [pc, #300]	; (80033bc <HAL_RCC_OscConfig+0x4c4>)
 800328e:	6a1b      	ldr	r3, [r3, #32]
 8003290:	f003 0302 	and.w	r3, r3, #2
 8003294:	2b00      	cmp	r3, #0
 8003296:	d0ee      	beq.n	8003276 <HAL_RCC_OscConfig+0x37e>
 8003298:	e014      	b.n	80032c4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800329a:	f7fe fd6b 	bl	8001d74 <HAL_GetTick>
 800329e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032a0:	e00a      	b.n	80032b8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032a2:	f7fe fd67 	bl	8001d74 <HAL_GetTick>
 80032a6:	4602      	mov	r2, r0
 80032a8:	693b      	ldr	r3, [r7, #16]
 80032aa:	1ad3      	subs	r3, r2, r3
 80032ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80032b0:	4293      	cmp	r3, r2
 80032b2:	d901      	bls.n	80032b8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80032b4:	2303      	movs	r3, #3
 80032b6:	e09b      	b.n	80033f0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032b8:	4b40      	ldr	r3, [pc, #256]	; (80033bc <HAL_RCC_OscConfig+0x4c4>)
 80032ba:	6a1b      	ldr	r3, [r3, #32]
 80032bc:	f003 0302 	and.w	r3, r3, #2
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d1ee      	bne.n	80032a2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80032c4:	7dfb      	ldrb	r3, [r7, #23]
 80032c6:	2b01      	cmp	r3, #1
 80032c8:	d105      	bne.n	80032d6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032ca:	4b3c      	ldr	r3, [pc, #240]	; (80033bc <HAL_RCC_OscConfig+0x4c4>)
 80032cc:	69db      	ldr	r3, [r3, #28]
 80032ce:	4a3b      	ldr	r2, [pc, #236]	; (80033bc <HAL_RCC_OscConfig+0x4c4>)
 80032d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80032d4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	69db      	ldr	r3, [r3, #28]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	f000 8087 	beq.w	80033ee <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032e0:	4b36      	ldr	r3, [pc, #216]	; (80033bc <HAL_RCC_OscConfig+0x4c4>)
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	f003 030c 	and.w	r3, r3, #12
 80032e8:	2b08      	cmp	r3, #8
 80032ea:	d061      	beq.n	80033b0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	69db      	ldr	r3, [r3, #28]
 80032f0:	2b02      	cmp	r3, #2
 80032f2:	d146      	bne.n	8003382 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032f4:	4b33      	ldr	r3, [pc, #204]	; (80033c4 <HAL_RCC_OscConfig+0x4cc>)
 80032f6:	2200      	movs	r2, #0
 80032f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032fa:	f7fe fd3b 	bl	8001d74 <HAL_GetTick>
 80032fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003300:	e008      	b.n	8003314 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003302:	f7fe fd37 	bl	8001d74 <HAL_GetTick>
 8003306:	4602      	mov	r2, r0
 8003308:	693b      	ldr	r3, [r7, #16]
 800330a:	1ad3      	subs	r3, r2, r3
 800330c:	2b02      	cmp	r3, #2
 800330e:	d901      	bls.n	8003314 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003310:	2303      	movs	r3, #3
 8003312:	e06d      	b.n	80033f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003314:	4b29      	ldr	r3, [pc, #164]	; (80033bc <HAL_RCC_OscConfig+0x4c4>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800331c:	2b00      	cmp	r3, #0
 800331e:	d1f0      	bne.n	8003302 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6a1b      	ldr	r3, [r3, #32]
 8003324:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003328:	d108      	bne.n	800333c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800332a:	4b24      	ldr	r3, [pc, #144]	; (80033bc <HAL_RCC_OscConfig+0x4c4>)
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	689b      	ldr	r3, [r3, #8]
 8003336:	4921      	ldr	r1, [pc, #132]	; (80033bc <HAL_RCC_OscConfig+0x4c4>)
 8003338:	4313      	orrs	r3, r2
 800333a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800333c:	4b1f      	ldr	r3, [pc, #124]	; (80033bc <HAL_RCC_OscConfig+0x4c4>)
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6a19      	ldr	r1, [r3, #32]
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800334c:	430b      	orrs	r3, r1
 800334e:	491b      	ldr	r1, [pc, #108]	; (80033bc <HAL_RCC_OscConfig+0x4c4>)
 8003350:	4313      	orrs	r3, r2
 8003352:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003354:	4b1b      	ldr	r3, [pc, #108]	; (80033c4 <HAL_RCC_OscConfig+0x4cc>)
 8003356:	2201      	movs	r2, #1
 8003358:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800335a:	f7fe fd0b 	bl	8001d74 <HAL_GetTick>
 800335e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003360:	e008      	b.n	8003374 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003362:	f7fe fd07 	bl	8001d74 <HAL_GetTick>
 8003366:	4602      	mov	r2, r0
 8003368:	693b      	ldr	r3, [r7, #16]
 800336a:	1ad3      	subs	r3, r2, r3
 800336c:	2b02      	cmp	r3, #2
 800336e:	d901      	bls.n	8003374 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003370:	2303      	movs	r3, #3
 8003372:	e03d      	b.n	80033f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003374:	4b11      	ldr	r3, [pc, #68]	; (80033bc <HAL_RCC_OscConfig+0x4c4>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800337c:	2b00      	cmp	r3, #0
 800337e:	d0f0      	beq.n	8003362 <HAL_RCC_OscConfig+0x46a>
 8003380:	e035      	b.n	80033ee <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003382:	4b10      	ldr	r3, [pc, #64]	; (80033c4 <HAL_RCC_OscConfig+0x4cc>)
 8003384:	2200      	movs	r2, #0
 8003386:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003388:	f7fe fcf4 	bl	8001d74 <HAL_GetTick>
 800338c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800338e:	e008      	b.n	80033a2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003390:	f7fe fcf0 	bl	8001d74 <HAL_GetTick>
 8003394:	4602      	mov	r2, r0
 8003396:	693b      	ldr	r3, [r7, #16]
 8003398:	1ad3      	subs	r3, r2, r3
 800339a:	2b02      	cmp	r3, #2
 800339c:	d901      	bls.n	80033a2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800339e:	2303      	movs	r3, #3
 80033a0:	e026      	b.n	80033f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033a2:	4b06      	ldr	r3, [pc, #24]	; (80033bc <HAL_RCC_OscConfig+0x4c4>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d1f0      	bne.n	8003390 <HAL_RCC_OscConfig+0x498>
 80033ae:	e01e      	b.n	80033ee <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	69db      	ldr	r3, [r3, #28]
 80033b4:	2b01      	cmp	r3, #1
 80033b6:	d107      	bne.n	80033c8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80033b8:	2301      	movs	r3, #1
 80033ba:	e019      	b.n	80033f0 <HAL_RCC_OscConfig+0x4f8>
 80033bc:	40021000 	.word	0x40021000
 80033c0:	40007000 	.word	0x40007000
 80033c4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80033c8:	4b0b      	ldr	r3, [pc, #44]	; (80033f8 <HAL_RCC_OscConfig+0x500>)
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6a1b      	ldr	r3, [r3, #32]
 80033d8:	429a      	cmp	r2, r3
 80033da:	d106      	bne.n	80033ea <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033e6:	429a      	cmp	r2, r3
 80033e8:	d001      	beq.n	80033ee <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80033ea:	2301      	movs	r3, #1
 80033ec:	e000      	b.n	80033f0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80033ee:	2300      	movs	r3, #0
}
 80033f0:	4618      	mov	r0, r3
 80033f2:	3718      	adds	r7, #24
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bd80      	pop	{r7, pc}
 80033f8:	40021000 	.word	0x40021000

080033fc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b084      	sub	sp, #16
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
 8003404:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2b00      	cmp	r3, #0
 800340a:	d101      	bne.n	8003410 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800340c:	2301      	movs	r3, #1
 800340e:	e0d0      	b.n	80035b2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003410:	4b6a      	ldr	r3, [pc, #424]	; (80035bc <HAL_RCC_ClockConfig+0x1c0>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f003 0307 	and.w	r3, r3, #7
 8003418:	683a      	ldr	r2, [r7, #0]
 800341a:	429a      	cmp	r2, r3
 800341c:	d910      	bls.n	8003440 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800341e:	4b67      	ldr	r3, [pc, #412]	; (80035bc <HAL_RCC_ClockConfig+0x1c0>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f023 0207 	bic.w	r2, r3, #7
 8003426:	4965      	ldr	r1, [pc, #404]	; (80035bc <HAL_RCC_ClockConfig+0x1c0>)
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	4313      	orrs	r3, r2
 800342c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800342e:	4b63      	ldr	r3, [pc, #396]	; (80035bc <HAL_RCC_ClockConfig+0x1c0>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f003 0307 	and.w	r3, r3, #7
 8003436:	683a      	ldr	r2, [r7, #0]
 8003438:	429a      	cmp	r2, r3
 800343a:	d001      	beq.n	8003440 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800343c:	2301      	movs	r3, #1
 800343e:	e0b8      	b.n	80035b2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f003 0302 	and.w	r3, r3, #2
 8003448:	2b00      	cmp	r3, #0
 800344a:	d020      	beq.n	800348e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f003 0304 	and.w	r3, r3, #4
 8003454:	2b00      	cmp	r3, #0
 8003456:	d005      	beq.n	8003464 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003458:	4b59      	ldr	r3, [pc, #356]	; (80035c0 <HAL_RCC_ClockConfig+0x1c4>)
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	4a58      	ldr	r2, [pc, #352]	; (80035c0 <HAL_RCC_ClockConfig+0x1c4>)
 800345e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003462:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f003 0308 	and.w	r3, r3, #8
 800346c:	2b00      	cmp	r3, #0
 800346e:	d005      	beq.n	800347c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003470:	4b53      	ldr	r3, [pc, #332]	; (80035c0 <HAL_RCC_ClockConfig+0x1c4>)
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	4a52      	ldr	r2, [pc, #328]	; (80035c0 <HAL_RCC_ClockConfig+0x1c4>)
 8003476:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800347a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800347c:	4b50      	ldr	r3, [pc, #320]	; (80035c0 <HAL_RCC_ClockConfig+0x1c4>)
 800347e:	685b      	ldr	r3, [r3, #4]
 8003480:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	689b      	ldr	r3, [r3, #8]
 8003488:	494d      	ldr	r1, [pc, #308]	; (80035c0 <HAL_RCC_ClockConfig+0x1c4>)
 800348a:	4313      	orrs	r3, r2
 800348c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f003 0301 	and.w	r3, r3, #1
 8003496:	2b00      	cmp	r3, #0
 8003498:	d040      	beq.n	800351c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	2b01      	cmp	r3, #1
 80034a0:	d107      	bne.n	80034b2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034a2:	4b47      	ldr	r3, [pc, #284]	; (80035c0 <HAL_RCC_ClockConfig+0x1c4>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d115      	bne.n	80034da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034ae:	2301      	movs	r3, #1
 80034b0:	e07f      	b.n	80035b2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	2b02      	cmp	r3, #2
 80034b8:	d107      	bne.n	80034ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034ba:	4b41      	ldr	r3, [pc, #260]	; (80035c0 <HAL_RCC_ClockConfig+0x1c4>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d109      	bne.n	80034da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034c6:	2301      	movs	r3, #1
 80034c8:	e073      	b.n	80035b2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034ca:	4b3d      	ldr	r3, [pc, #244]	; (80035c0 <HAL_RCC_ClockConfig+0x1c4>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f003 0302 	and.w	r3, r3, #2
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d101      	bne.n	80034da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034d6:	2301      	movs	r3, #1
 80034d8:	e06b      	b.n	80035b2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80034da:	4b39      	ldr	r3, [pc, #228]	; (80035c0 <HAL_RCC_ClockConfig+0x1c4>)
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	f023 0203 	bic.w	r2, r3, #3
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	4936      	ldr	r1, [pc, #216]	; (80035c0 <HAL_RCC_ClockConfig+0x1c4>)
 80034e8:	4313      	orrs	r3, r2
 80034ea:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80034ec:	f7fe fc42 	bl	8001d74 <HAL_GetTick>
 80034f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034f2:	e00a      	b.n	800350a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034f4:	f7fe fc3e 	bl	8001d74 <HAL_GetTick>
 80034f8:	4602      	mov	r2, r0
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	1ad3      	subs	r3, r2, r3
 80034fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003502:	4293      	cmp	r3, r2
 8003504:	d901      	bls.n	800350a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003506:	2303      	movs	r3, #3
 8003508:	e053      	b.n	80035b2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800350a:	4b2d      	ldr	r3, [pc, #180]	; (80035c0 <HAL_RCC_ClockConfig+0x1c4>)
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	f003 020c 	and.w	r2, r3, #12
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	009b      	lsls	r3, r3, #2
 8003518:	429a      	cmp	r2, r3
 800351a:	d1eb      	bne.n	80034f4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800351c:	4b27      	ldr	r3, [pc, #156]	; (80035bc <HAL_RCC_ClockConfig+0x1c0>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f003 0307 	and.w	r3, r3, #7
 8003524:	683a      	ldr	r2, [r7, #0]
 8003526:	429a      	cmp	r2, r3
 8003528:	d210      	bcs.n	800354c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800352a:	4b24      	ldr	r3, [pc, #144]	; (80035bc <HAL_RCC_ClockConfig+0x1c0>)
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f023 0207 	bic.w	r2, r3, #7
 8003532:	4922      	ldr	r1, [pc, #136]	; (80035bc <HAL_RCC_ClockConfig+0x1c0>)
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	4313      	orrs	r3, r2
 8003538:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800353a:	4b20      	ldr	r3, [pc, #128]	; (80035bc <HAL_RCC_ClockConfig+0x1c0>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f003 0307 	and.w	r3, r3, #7
 8003542:	683a      	ldr	r2, [r7, #0]
 8003544:	429a      	cmp	r2, r3
 8003546:	d001      	beq.n	800354c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003548:	2301      	movs	r3, #1
 800354a:	e032      	b.n	80035b2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f003 0304 	and.w	r3, r3, #4
 8003554:	2b00      	cmp	r3, #0
 8003556:	d008      	beq.n	800356a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003558:	4b19      	ldr	r3, [pc, #100]	; (80035c0 <HAL_RCC_ClockConfig+0x1c4>)
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	68db      	ldr	r3, [r3, #12]
 8003564:	4916      	ldr	r1, [pc, #88]	; (80035c0 <HAL_RCC_ClockConfig+0x1c4>)
 8003566:	4313      	orrs	r3, r2
 8003568:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f003 0308 	and.w	r3, r3, #8
 8003572:	2b00      	cmp	r3, #0
 8003574:	d009      	beq.n	800358a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003576:	4b12      	ldr	r3, [pc, #72]	; (80035c0 <HAL_RCC_ClockConfig+0x1c4>)
 8003578:	685b      	ldr	r3, [r3, #4]
 800357a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	691b      	ldr	r3, [r3, #16]
 8003582:	00db      	lsls	r3, r3, #3
 8003584:	490e      	ldr	r1, [pc, #56]	; (80035c0 <HAL_RCC_ClockConfig+0x1c4>)
 8003586:	4313      	orrs	r3, r2
 8003588:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800358a:	f000 f821 	bl	80035d0 <HAL_RCC_GetSysClockFreq>
 800358e:	4602      	mov	r2, r0
 8003590:	4b0b      	ldr	r3, [pc, #44]	; (80035c0 <HAL_RCC_ClockConfig+0x1c4>)
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	091b      	lsrs	r3, r3, #4
 8003596:	f003 030f 	and.w	r3, r3, #15
 800359a:	490a      	ldr	r1, [pc, #40]	; (80035c4 <HAL_RCC_ClockConfig+0x1c8>)
 800359c:	5ccb      	ldrb	r3, [r1, r3]
 800359e:	fa22 f303 	lsr.w	r3, r2, r3
 80035a2:	4a09      	ldr	r2, [pc, #36]	; (80035c8 <HAL_RCC_ClockConfig+0x1cc>)
 80035a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80035a6:	4b09      	ldr	r3, [pc, #36]	; (80035cc <HAL_RCC_ClockConfig+0x1d0>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	4618      	mov	r0, r3
 80035ac:	f7fe fba0 	bl	8001cf0 <HAL_InitTick>

  return HAL_OK;
 80035b0:	2300      	movs	r3, #0
}
 80035b2:	4618      	mov	r0, r3
 80035b4:	3710      	adds	r7, #16
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bd80      	pop	{r7, pc}
 80035ba:	bf00      	nop
 80035bc:	40022000 	.word	0x40022000
 80035c0:	40021000 	.word	0x40021000
 80035c4:	0800730c 	.word	0x0800730c
 80035c8:	20000000 	.word	0x20000000
 80035cc:	20000004 	.word	0x20000004

080035d0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80035d0:	b490      	push	{r4, r7}
 80035d2:	b08a      	sub	sp, #40	; 0x28
 80035d4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80035d6:	4b29      	ldr	r3, [pc, #164]	; (800367c <HAL_RCC_GetSysClockFreq+0xac>)
 80035d8:	1d3c      	adds	r4, r7, #4
 80035da:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80035dc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80035e0:	f240 2301 	movw	r3, #513	; 0x201
 80035e4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80035e6:	2300      	movs	r3, #0
 80035e8:	61fb      	str	r3, [r7, #28]
 80035ea:	2300      	movs	r3, #0
 80035ec:	61bb      	str	r3, [r7, #24]
 80035ee:	2300      	movs	r3, #0
 80035f0:	627b      	str	r3, [r7, #36]	; 0x24
 80035f2:	2300      	movs	r3, #0
 80035f4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80035f6:	2300      	movs	r3, #0
 80035f8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80035fa:	4b21      	ldr	r3, [pc, #132]	; (8003680 <HAL_RCC_GetSysClockFreq+0xb0>)
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003600:	69fb      	ldr	r3, [r7, #28]
 8003602:	f003 030c 	and.w	r3, r3, #12
 8003606:	2b04      	cmp	r3, #4
 8003608:	d002      	beq.n	8003610 <HAL_RCC_GetSysClockFreq+0x40>
 800360a:	2b08      	cmp	r3, #8
 800360c:	d003      	beq.n	8003616 <HAL_RCC_GetSysClockFreq+0x46>
 800360e:	e02b      	b.n	8003668 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003610:	4b1c      	ldr	r3, [pc, #112]	; (8003684 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003612:	623b      	str	r3, [r7, #32]
      break;
 8003614:	e02b      	b.n	800366e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003616:	69fb      	ldr	r3, [r7, #28]
 8003618:	0c9b      	lsrs	r3, r3, #18
 800361a:	f003 030f 	and.w	r3, r3, #15
 800361e:	3328      	adds	r3, #40	; 0x28
 8003620:	443b      	add	r3, r7
 8003622:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003626:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003628:	69fb      	ldr	r3, [r7, #28]
 800362a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800362e:	2b00      	cmp	r3, #0
 8003630:	d012      	beq.n	8003658 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003632:	4b13      	ldr	r3, [pc, #76]	; (8003680 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003634:	685b      	ldr	r3, [r3, #4]
 8003636:	0c5b      	lsrs	r3, r3, #17
 8003638:	f003 0301 	and.w	r3, r3, #1
 800363c:	3328      	adds	r3, #40	; 0x28
 800363e:	443b      	add	r3, r7
 8003640:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003644:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003646:	697b      	ldr	r3, [r7, #20]
 8003648:	4a0e      	ldr	r2, [pc, #56]	; (8003684 <HAL_RCC_GetSysClockFreq+0xb4>)
 800364a:	fb03 f202 	mul.w	r2, r3, r2
 800364e:	69bb      	ldr	r3, [r7, #24]
 8003650:	fbb2 f3f3 	udiv	r3, r2, r3
 8003654:	627b      	str	r3, [r7, #36]	; 0x24
 8003656:	e004      	b.n	8003662 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003658:	697b      	ldr	r3, [r7, #20]
 800365a:	4a0b      	ldr	r2, [pc, #44]	; (8003688 <HAL_RCC_GetSysClockFreq+0xb8>)
 800365c:	fb02 f303 	mul.w	r3, r2, r3
 8003660:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003664:	623b      	str	r3, [r7, #32]
      break;
 8003666:	e002      	b.n	800366e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003668:	4b06      	ldr	r3, [pc, #24]	; (8003684 <HAL_RCC_GetSysClockFreq+0xb4>)
 800366a:	623b      	str	r3, [r7, #32]
      break;
 800366c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800366e:	6a3b      	ldr	r3, [r7, #32]
}
 8003670:	4618      	mov	r0, r3
 8003672:	3728      	adds	r7, #40	; 0x28
 8003674:	46bd      	mov	sp, r7
 8003676:	bc90      	pop	{r4, r7}
 8003678:	4770      	bx	lr
 800367a:	bf00      	nop
 800367c:	080072fc 	.word	0x080072fc
 8003680:	40021000 	.word	0x40021000
 8003684:	007a1200 	.word	0x007a1200
 8003688:	003d0900 	.word	0x003d0900

0800368c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800368c:	b480      	push	{r7}
 800368e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003690:	4b02      	ldr	r3, [pc, #8]	; (800369c <HAL_RCC_GetHCLKFreq+0x10>)
 8003692:	681b      	ldr	r3, [r3, #0]
}
 8003694:	4618      	mov	r0, r3
 8003696:	46bd      	mov	sp, r7
 8003698:	bc80      	pop	{r7}
 800369a:	4770      	bx	lr
 800369c:	20000000 	.word	0x20000000

080036a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80036a4:	f7ff fff2 	bl	800368c <HAL_RCC_GetHCLKFreq>
 80036a8:	4602      	mov	r2, r0
 80036aa:	4b05      	ldr	r3, [pc, #20]	; (80036c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	0a1b      	lsrs	r3, r3, #8
 80036b0:	f003 0307 	and.w	r3, r3, #7
 80036b4:	4903      	ldr	r1, [pc, #12]	; (80036c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80036b6:	5ccb      	ldrb	r3, [r1, r3]
 80036b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036bc:	4618      	mov	r0, r3
 80036be:	bd80      	pop	{r7, pc}
 80036c0:	40021000 	.word	0x40021000
 80036c4:	0800731c 	.word	0x0800731c

080036c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80036cc:	f7ff ffde 	bl	800368c <HAL_RCC_GetHCLKFreq>
 80036d0:	4602      	mov	r2, r0
 80036d2:	4b05      	ldr	r3, [pc, #20]	; (80036e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	0adb      	lsrs	r3, r3, #11
 80036d8:	f003 0307 	and.w	r3, r3, #7
 80036dc:	4903      	ldr	r1, [pc, #12]	; (80036ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80036de:	5ccb      	ldrb	r3, [r1, r3]
 80036e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036e4:	4618      	mov	r0, r3
 80036e6:	bd80      	pop	{r7, pc}
 80036e8:	40021000 	.word	0x40021000
 80036ec:	0800731c 	.word	0x0800731c

080036f0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80036f0:	b480      	push	{r7}
 80036f2:	b085      	sub	sp, #20
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80036f8:	4b0a      	ldr	r3, [pc, #40]	; (8003724 <RCC_Delay+0x34>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4a0a      	ldr	r2, [pc, #40]	; (8003728 <RCC_Delay+0x38>)
 80036fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003702:	0a5b      	lsrs	r3, r3, #9
 8003704:	687a      	ldr	r2, [r7, #4]
 8003706:	fb02 f303 	mul.w	r3, r2, r3
 800370a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800370c:	bf00      	nop
  }
  while (Delay --);
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	1e5a      	subs	r2, r3, #1
 8003712:	60fa      	str	r2, [r7, #12]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d1f9      	bne.n	800370c <RCC_Delay+0x1c>
}
 8003718:	bf00      	nop
 800371a:	bf00      	nop
 800371c:	3714      	adds	r7, #20
 800371e:	46bd      	mov	sp, r7
 8003720:	bc80      	pop	{r7}
 8003722:	4770      	bx	lr
 8003724:	20000000 	.word	0x20000000
 8003728:	10624dd3 	.word	0x10624dd3

0800372c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b086      	sub	sp, #24
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003734:	2300      	movs	r3, #0
 8003736:	613b      	str	r3, [r7, #16]
 8003738:	2300      	movs	r3, #0
 800373a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f003 0301 	and.w	r3, r3, #1
 8003744:	2b00      	cmp	r3, #0
 8003746:	d07d      	beq.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003748:	2300      	movs	r3, #0
 800374a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800374c:	4b4f      	ldr	r3, [pc, #316]	; (800388c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800374e:	69db      	ldr	r3, [r3, #28]
 8003750:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003754:	2b00      	cmp	r3, #0
 8003756:	d10d      	bne.n	8003774 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003758:	4b4c      	ldr	r3, [pc, #304]	; (800388c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800375a:	69db      	ldr	r3, [r3, #28]
 800375c:	4a4b      	ldr	r2, [pc, #300]	; (800388c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800375e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003762:	61d3      	str	r3, [r2, #28]
 8003764:	4b49      	ldr	r3, [pc, #292]	; (800388c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003766:	69db      	ldr	r3, [r3, #28]
 8003768:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800376c:	60bb      	str	r3, [r7, #8]
 800376e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003770:	2301      	movs	r3, #1
 8003772:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003774:	4b46      	ldr	r3, [pc, #280]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800377c:	2b00      	cmp	r3, #0
 800377e:	d118      	bne.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003780:	4b43      	ldr	r3, [pc, #268]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4a42      	ldr	r2, [pc, #264]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003786:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800378a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800378c:	f7fe faf2 	bl	8001d74 <HAL_GetTick>
 8003790:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003792:	e008      	b.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003794:	f7fe faee 	bl	8001d74 <HAL_GetTick>
 8003798:	4602      	mov	r2, r0
 800379a:	693b      	ldr	r3, [r7, #16]
 800379c:	1ad3      	subs	r3, r2, r3
 800379e:	2b64      	cmp	r3, #100	; 0x64
 80037a0:	d901      	bls.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80037a2:	2303      	movs	r3, #3
 80037a4:	e06d      	b.n	8003882 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037a6:	4b3a      	ldr	r3, [pc, #232]	; (8003890 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d0f0      	beq.n	8003794 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80037b2:	4b36      	ldr	r3, [pc, #216]	; (800388c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037b4:	6a1b      	ldr	r3, [r3, #32]
 80037b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037ba:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d02e      	beq.n	8003820 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037ca:	68fa      	ldr	r2, [r7, #12]
 80037cc:	429a      	cmp	r2, r3
 80037ce:	d027      	beq.n	8003820 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80037d0:	4b2e      	ldr	r3, [pc, #184]	; (800388c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037d2:	6a1b      	ldr	r3, [r3, #32]
 80037d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80037d8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80037da:	4b2e      	ldr	r3, [pc, #184]	; (8003894 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80037dc:	2201      	movs	r2, #1
 80037de:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80037e0:	4b2c      	ldr	r3, [pc, #176]	; (8003894 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80037e2:	2200      	movs	r2, #0
 80037e4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80037e6:	4a29      	ldr	r2, [pc, #164]	; (800388c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	f003 0301 	and.w	r3, r3, #1
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d014      	beq.n	8003820 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037f6:	f7fe fabd 	bl	8001d74 <HAL_GetTick>
 80037fa:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037fc:	e00a      	b.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037fe:	f7fe fab9 	bl	8001d74 <HAL_GetTick>
 8003802:	4602      	mov	r2, r0
 8003804:	693b      	ldr	r3, [r7, #16]
 8003806:	1ad3      	subs	r3, r2, r3
 8003808:	f241 3288 	movw	r2, #5000	; 0x1388
 800380c:	4293      	cmp	r3, r2
 800380e:	d901      	bls.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003810:	2303      	movs	r3, #3
 8003812:	e036      	b.n	8003882 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003814:	4b1d      	ldr	r3, [pc, #116]	; (800388c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003816:	6a1b      	ldr	r3, [r3, #32]
 8003818:	f003 0302 	and.w	r3, r3, #2
 800381c:	2b00      	cmp	r3, #0
 800381e:	d0ee      	beq.n	80037fe <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003820:	4b1a      	ldr	r3, [pc, #104]	; (800388c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003822:	6a1b      	ldr	r3, [r3, #32]
 8003824:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	4917      	ldr	r1, [pc, #92]	; (800388c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800382e:	4313      	orrs	r3, r2
 8003830:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003832:	7dfb      	ldrb	r3, [r7, #23]
 8003834:	2b01      	cmp	r3, #1
 8003836:	d105      	bne.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003838:	4b14      	ldr	r3, [pc, #80]	; (800388c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800383a:	69db      	ldr	r3, [r3, #28]
 800383c:	4a13      	ldr	r2, [pc, #76]	; (800388c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800383e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003842:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f003 0302 	and.w	r3, r3, #2
 800384c:	2b00      	cmp	r3, #0
 800384e:	d008      	beq.n	8003862 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003850:	4b0e      	ldr	r3, [pc, #56]	; (800388c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	689b      	ldr	r3, [r3, #8]
 800385c:	490b      	ldr	r1, [pc, #44]	; (800388c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800385e:	4313      	orrs	r3, r2
 8003860:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f003 0310 	and.w	r3, r3, #16
 800386a:	2b00      	cmp	r3, #0
 800386c:	d008      	beq.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800386e:	4b07      	ldr	r3, [pc, #28]	; (800388c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	68db      	ldr	r3, [r3, #12]
 800387a:	4904      	ldr	r1, [pc, #16]	; (800388c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800387c:	4313      	orrs	r3, r2
 800387e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003880:	2300      	movs	r3, #0
}
 8003882:	4618      	mov	r0, r3
 8003884:	3718      	adds	r7, #24
 8003886:	46bd      	mov	sp, r7
 8003888:	bd80      	pop	{r7, pc}
 800388a:	bf00      	nop
 800388c:	40021000 	.word	0x40021000
 8003890:	40007000 	.word	0x40007000
 8003894:	42420440 	.word	0x42420440

08003898 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b082      	sub	sp, #8
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d101      	bne.n	80038aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80038a6:	2301      	movs	r3, #1
 80038a8:	e041      	b.n	800392e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038b0:	b2db      	uxtb	r3, r3
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d106      	bne.n	80038c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2200      	movs	r2, #0
 80038ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80038be:	6878      	ldr	r0, [r7, #4]
 80038c0:	f7fe f854 	bl	800196c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2202      	movs	r2, #2
 80038c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681a      	ldr	r2, [r3, #0]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	3304      	adds	r3, #4
 80038d4:	4619      	mov	r1, r3
 80038d6:	4610      	mov	r0, r2
 80038d8:	f000 faba 	bl	8003e50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2201      	movs	r2, #1
 80038e0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2201      	movs	r2, #1
 80038e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2201      	movs	r2, #1
 80038f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2201      	movs	r2, #1
 80038f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2201      	movs	r2, #1
 8003900:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2201      	movs	r2, #1
 8003908:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2201      	movs	r2, #1
 8003910:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2201      	movs	r2, #1
 8003918:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2201      	movs	r2, #1
 8003920:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2201      	movs	r2, #1
 8003928:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800392c:	2300      	movs	r3, #0
}
 800392e:	4618      	mov	r0, r3
 8003930:	3708      	adds	r7, #8
 8003932:	46bd      	mov	sp, r7
 8003934:	bd80      	pop	{r7, pc}
	...

08003938 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003938:	b480      	push	{r7}
 800393a:	b085      	sub	sp, #20
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003946:	b2db      	uxtb	r3, r3
 8003948:	2b01      	cmp	r3, #1
 800394a:	d001      	beq.n	8003950 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800394c:	2301      	movs	r3, #1
 800394e:	e032      	b.n	80039b6 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2202      	movs	r2, #2
 8003954:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a18      	ldr	r2, [pc, #96]	; (80039c0 <HAL_TIM_Base_Start+0x88>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d00e      	beq.n	8003980 <HAL_TIM_Base_Start+0x48>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800396a:	d009      	beq.n	8003980 <HAL_TIM_Base_Start+0x48>
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a14      	ldr	r2, [pc, #80]	; (80039c4 <HAL_TIM_Base_Start+0x8c>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d004      	beq.n	8003980 <HAL_TIM_Base_Start+0x48>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	4a13      	ldr	r2, [pc, #76]	; (80039c8 <HAL_TIM_Base_Start+0x90>)
 800397c:	4293      	cmp	r3, r2
 800397e:	d111      	bne.n	80039a4 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	689b      	ldr	r3, [r3, #8]
 8003986:	f003 0307 	and.w	r3, r3, #7
 800398a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	2b06      	cmp	r3, #6
 8003990:	d010      	beq.n	80039b4 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	681a      	ldr	r2, [r3, #0]
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f042 0201 	orr.w	r2, r2, #1
 80039a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039a2:	e007      	b.n	80039b4 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	681a      	ldr	r2, [r3, #0]
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f042 0201 	orr.w	r2, r2, #1
 80039b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80039b4:	2300      	movs	r3, #0
}
 80039b6:	4618      	mov	r0, r3
 80039b8:	3714      	adds	r7, #20
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bc80      	pop	{r7}
 80039be:	4770      	bx	lr
 80039c0:	40012c00 	.word	0x40012c00
 80039c4:	40000400 	.word	0x40000400
 80039c8:	40000800 	.word	0x40000800

080039cc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80039cc:	b480      	push	{r7}
 80039ce:	b085      	sub	sp, #20
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039da:	b2db      	uxtb	r3, r3
 80039dc:	2b01      	cmp	r3, #1
 80039de:	d001      	beq.n	80039e4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80039e0:	2301      	movs	r3, #1
 80039e2:	e03a      	b.n	8003a5a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2202      	movs	r2, #2
 80039e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	68da      	ldr	r2, [r3, #12]
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f042 0201 	orr.w	r2, r2, #1
 80039fa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a18      	ldr	r2, [pc, #96]	; (8003a64 <HAL_TIM_Base_Start_IT+0x98>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d00e      	beq.n	8003a24 <HAL_TIM_Base_Start_IT+0x58>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a0e:	d009      	beq.n	8003a24 <HAL_TIM_Base_Start_IT+0x58>
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a14      	ldr	r2, [pc, #80]	; (8003a68 <HAL_TIM_Base_Start_IT+0x9c>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d004      	beq.n	8003a24 <HAL_TIM_Base_Start_IT+0x58>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4a13      	ldr	r2, [pc, #76]	; (8003a6c <HAL_TIM_Base_Start_IT+0xa0>)
 8003a20:	4293      	cmp	r3, r2
 8003a22:	d111      	bne.n	8003a48 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	689b      	ldr	r3, [r3, #8]
 8003a2a:	f003 0307 	and.w	r3, r3, #7
 8003a2e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	2b06      	cmp	r3, #6
 8003a34:	d010      	beq.n	8003a58 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	681a      	ldr	r2, [r3, #0]
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f042 0201 	orr.w	r2, r2, #1
 8003a44:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a46:	e007      	b.n	8003a58 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	681a      	ldr	r2, [r3, #0]
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f042 0201 	orr.w	r2, r2, #1
 8003a56:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a58:	2300      	movs	r3, #0
}
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	3714      	adds	r7, #20
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bc80      	pop	{r7}
 8003a62:	4770      	bx	lr
 8003a64:	40012c00 	.word	0x40012c00
 8003a68:	40000400 	.word	0x40000400
 8003a6c:	40000800 	.word	0x40000800

08003a70 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b082      	sub	sp, #8
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	691b      	ldr	r3, [r3, #16]
 8003a7e:	f003 0302 	and.w	r3, r3, #2
 8003a82:	2b02      	cmp	r3, #2
 8003a84:	d122      	bne.n	8003acc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	68db      	ldr	r3, [r3, #12]
 8003a8c:	f003 0302 	and.w	r3, r3, #2
 8003a90:	2b02      	cmp	r3, #2
 8003a92:	d11b      	bne.n	8003acc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f06f 0202 	mvn.w	r2, #2
 8003a9c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2201      	movs	r2, #1
 8003aa2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	699b      	ldr	r3, [r3, #24]
 8003aaa:	f003 0303 	and.w	r3, r3, #3
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d003      	beq.n	8003aba <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003ab2:	6878      	ldr	r0, [r7, #4]
 8003ab4:	f000 f9b1 	bl	8003e1a <HAL_TIM_IC_CaptureCallback>
 8003ab8:	e005      	b.n	8003ac6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003aba:	6878      	ldr	r0, [r7, #4]
 8003abc:	f000 f9a4 	bl	8003e08 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ac0:	6878      	ldr	r0, [r7, #4]
 8003ac2:	f000 f9b3 	bl	8003e2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2200      	movs	r2, #0
 8003aca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	691b      	ldr	r3, [r3, #16]
 8003ad2:	f003 0304 	and.w	r3, r3, #4
 8003ad6:	2b04      	cmp	r3, #4
 8003ad8:	d122      	bne.n	8003b20 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	68db      	ldr	r3, [r3, #12]
 8003ae0:	f003 0304 	and.w	r3, r3, #4
 8003ae4:	2b04      	cmp	r3, #4
 8003ae6:	d11b      	bne.n	8003b20 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f06f 0204 	mvn.w	r2, #4
 8003af0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	2202      	movs	r2, #2
 8003af6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	699b      	ldr	r3, [r3, #24]
 8003afe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d003      	beq.n	8003b0e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f000 f987 	bl	8003e1a <HAL_TIM_IC_CaptureCallback>
 8003b0c:	e005      	b.n	8003b1a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b0e:	6878      	ldr	r0, [r7, #4]
 8003b10:	f000 f97a 	bl	8003e08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b14:	6878      	ldr	r0, [r7, #4]
 8003b16:	f000 f989 	bl	8003e2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	691b      	ldr	r3, [r3, #16]
 8003b26:	f003 0308 	and.w	r3, r3, #8
 8003b2a:	2b08      	cmp	r3, #8
 8003b2c:	d122      	bne.n	8003b74 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	68db      	ldr	r3, [r3, #12]
 8003b34:	f003 0308 	and.w	r3, r3, #8
 8003b38:	2b08      	cmp	r3, #8
 8003b3a:	d11b      	bne.n	8003b74 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f06f 0208 	mvn.w	r2, #8
 8003b44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2204      	movs	r2, #4
 8003b4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	69db      	ldr	r3, [r3, #28]
 8003b52:	f003 0303 	and.w	r3, r3, #3
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d003      	beq.n	8003b62 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b5a:	6878      	ldr	r0, [r7, #4]
 8003b5c:	f000 f95d 	bl	8003e1a <HAL_TIM_IC_CaptureCallback>
 8003b60:	e005      	b.n	8003b6e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b62:	6878      	ldr	r0, [r7, #4]
 8003b64:	f000 f950 	bl	8003e08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b68:	6878      	ldr	r0, [r7, #4]
 8003b6a:	f000 f95f 	bl	8003e2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2200      	movs	r2, #0
 8003b72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	691b      	ldr	r3, [r3, #16]
 8003b7a:	f003 0310 	and.w	r3, r3, #16
 8003b7e:	2b10      	cmp	r3, #16
 8003b80:	d122      	bne.n	8003bc8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	68db      	ldr	r3, [r3, #12]
 8003b88:	f003 0310 	and.w	r3, r3, #16
 8003b8c:	2b10      	cmp	r3, #16
 8003b8e:	d11b      	bne.n	8003bc8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f06f 0210 	mvn.w	r2, #16
 8003b98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2208      	movs	r2, #8
 8003b9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	69db      	ldr	r3, [r3, #28]
 8003ba6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d003      	beq.n	8003bb6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003bae:	6878      	ldr	r0, [r7, #4]
 8003bb0:	f000 f933 	bl	8003e1a <HAL_TIM_IC_CaptureCallback>
 8003bb4:	e005      	b.n	8003bc2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bb6:	6878      	ldr	r0, [r7, #4]
 8003bb8:	f000 f926 	bl	8003e08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bbc:	6878      	ldr	r0, [r7, #4]
 8003bbe:	f000 f935 	bl	8003e2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	691b      	ldr	r3, [r3, #16]
 8003bce:	f003 0301 	and.w	r3, r3, #1
 8003bd2:	2b01      	cmp	r3, #1
 8003bd4:	d10e      	bne.n	8003bf4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	68db      	ldr	r3, [r3, #12]
 8003bdc:	f003 0301 	and.w	r3, r3, #1
 8003be0:	2b01      	cmp	r3, #1
 8003be2:	d107      	bne.n	8003bf4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f06f 0201 	mvn.w	r2, #1
 8003bec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003bee:	6878      	ldr	r0, [r7, #4]
 8003bf0:	f7fd fb46 	bl	8001280 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	691b      	ldr	r3, [r3, #16]
 8003bfa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bfe:	2b80      	cmp	r3, #128	; 0x80
 8003c00:	d10e      	bne.n	8003c20 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	68db      	ldr	r3, [r3, #12]
 8003c08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c0c:	2b80      	cmp	r3, #128	; 0x80
 8003c0e:	d107      	bne.n	8003c20 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003c18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003c1a:	6878      	ldr	r0, [r7, #4]
 8003c1c:	f000 fa77 	bl	800410e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	691b      	ldr	r3, [r3, #16]
 8003c26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c2a:	2b40      	cmp	r3, #64	; 0x40
 8003c2c:	d10e      	bne.n	8003c4c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	68db      	ldr	r3, [r3, #12]
 8003c34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c38:	2b40      	cmp	r3, #64	; 0x40
 8003c3a:	d107      	bne.n	8003c4c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003c44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003c46:	6878      	ldr	r0, [r7, #4]
 8003c48:	f000 f8f9 	bl	8003e3e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	691b      	ldr	r3, [r3, #16]
 8003c52:	f003 0320 	and.w	r3, r3, #32
 8003c56:	2b20      	cmp	r3, #32
 8003c58:	d10e      	bne.n	8003c78 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	68db      	ldr	r3, [r3, #12]
 8003c60:	f003 0320 	and.w	r3, r3, #32
 8003c64:	2b20      	cmp	r3, #32
 8003c66:	d107      	bne.n	8003c78 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f06f 0220 	mvn.w	r2, #32
 8003c70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003c72:	6878      	ldr	r0, [r7, #4]
 8003c74:	f000 fa42 	bl	80040fc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003c78:	bf00      	nop
 8003c7a:	3708      	adds	r7, #8
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	bd80      	pop	{r7, pc}

08003c80 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b084      	sub	sp, #16
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
 8003c88:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c90:	2b01      	cmp	r3, #1
 8003c92:	d101      	bne.n	8003c98 <HAL_TIM_ConfigClockSource+0x18>
 8003c94:	2302      	movs	r3, #2
 8003c96:	e0b3      	b.n	8003e00 <HAL_TIM_ConfigClockSource+0x180>
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2202      	movs	r2, #2
 8003ca4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	689b      	ldr	r3, [r3, #8]
 8003cae:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003cb6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003cbe:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	68fa      	ldr	r2, [r7, #12]
 8003cc6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003cd0:	d03e      	beq.n	8003d50 <HAL_TIM_ConfigClockSource+0xd0>
 8003cd2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003cd6:	f200 8087 	bhi.w	8003de8 <HAL_TIM_ConfigClockSource+0x168>
 8003cda:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003cde:	f000 8085 	beq.w	8003dec <HAL_TIM_ConfigClockSource+0x16c>
 8003ce2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ce6:	d87f      	bhi.n	8003de8 <HAL_TIM_ConfigClockSource+0x168>
 8003ce8:	2b70      	cmp	r3, #112	; 0x70
 8003cea:	d01a      	beq.n	8003d22 <HAL_TIM_ConfigClockSource+0xa2>
 8003cec:	2b70      	cmp	r3, #112	; 0x70
 8003cee:	d87b      	bhi.n	8003de8 <HAL_TIM_ConfigClockSource+0x168>
 8003cf0:	2b60      	cmp	r3, #96	; 0x60
 8003cf2:	d050      	beq.n	8003d96 <HAL_TIM_ConfigClockSource+0x116>
 8003cf4:	2b60      	cmp	r3, #96	; 0x60
 8003cf6:	d877      	bhi.n	8003de8 <HAL_TIM_ConfigClockSource+0x168>
 8003cf8:	2b50      	cmp	r3, #80	; 0x50
 8003cfa:	d03c      	beq.n	8003d76 <HAL_TIM_ConfigClockSource+0xf6>
 8003cfc:	2b50      	cmp	r3, #80	; 0x50
 8003cfe:	d873      	bhi.n	8003de8 <HAL_TIM_ConfigClockSource+0x168>
 8003d00:	2b40      	cmp	r3, #64	; 0x40
 8003d02:	d058      	beq.n	8003db6 <HAL_TIM_ConfigClockSource+0x136>
 8003d04:	2b40      	cmp	r3, #64	; 0x40
 8003d06:	d86f      	bhi.n	8003de8 <HAL_TIM_ConfigClockSource+0x168>
 8003d08:	2b30      	cmp	r3, #48	; 0x30
 8003d0a:	d064      	beq.n	8003dd6 <HAL_TIM_ConfigClockSource+0x156>
 8003d0c:	2b30      	cmp	r3, #48	; 0x30
 8003d0e:	d86b      	bhi.n	8003de8 <HAL_TIM_ConfigClockSource+0x168>
 8003d10:	2b20      	cmp	r3, #32
 8003d12:	d060      	beq.n	8003dd6 <HAL_TIM_ConfigClockSource+0x156>
 8003d14:	2b20      	cmp	r3, #32
 8003d16:	d867      	bhi.n	8003de8 <HAL_TIM_ConfigClockSource+0x168>
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d05c      	beq.n	8003dd6 <HAL_TIM_ConfigClockSource+0x156>
 8003d1c:	2b10      	cmp	r3, #16
 8003d1e:	d05a      	beq.n	8003dd6 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003d20:	e062      	b.n	8003de8 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6818      	ldr	r0, [r3, #0]
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	6899      	ldr	r1, [r3, #8]
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	685a      	ldr	r2, [r3, #4]
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	68db      	ldr	r3, [r3, #12]
 8003d32:	f000 f966 	bl	8004002 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	689b      	ldr	r3, [r3, #8]
 8003d3c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003d44:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	68fa      	ldr	r2, [r7, #12]
 8003d4c:	609a      	str	r2, [r3, #8]
      break;
 8003d4e:	e04e      	b.n	8003dee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6818      	ldr	r0, [r3, #0]
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	6899      	ldr	r1, [r3, #8]
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	685a      	ldr	r2, [r3, #4]
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	68db      	ldr	r3, [r3, #12]
 8003d60:	f000 f94f 	bl	8004002 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	689a      	ldr	r2, [r3, #8]
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003d72:	609a      	str	r2, [r3, #8]
      break;
 8003d74:	e03b      	b.n	8003dee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6818      	ldr	r0, [r3, #0]
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	6859      	ldr	r1, [r3, #4]
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	68db      	ldr	r3, [r3, #12]
 8003d82:	461a      	mov	r2, r3
 8003d84:	f000 f8c6 	bl	8003f14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	2150      	movs	r1, #80	; 0x50
 8003d8e:	4618      	mov	r0, r3
 8003d90:	f000 f91d 	bl	8003fce <TIM_ITRx_SetConfig>
      break;
 8003d94:	e02b      	b.n	8003dee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6818      	ldr	r0, [r3, #0]
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	6859      	ldr	r1, [r3, #4]
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	68db      	ldr	r3, [r3, #12]
 8003da2:	461a      	mov	r2, r3
 8003da4:	f000 f8e4 	bl	8003f70 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	2160      	movs	r1, #96	; 0x60
 8003dae:	4618      	mov	r0, r3
 8003db0:	f000 f90d 	bl	8003fce <TIM_ITRx_SetConfig>
      break;
 8003db4:	e01b      	b.n	8003dee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6818      	ldr	r0, [r3, #0]
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	6859      	ldr	r1, [r3, #4]
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	68db      	ldr	r3, [r3, #12]
 8003dc2:	461a      	mov	r2, r3
 8003dc4:	f000 f8a6 	bl	8003f14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	2140      	movs	r1, #64	; 0x40
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f000 f8fd 	bl	8003fce <TIM_ITRx_SetConfig>
      break;
 8003dd4:	e00b      	b.n	8003dee <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681a      	ldr	r2, [r3, #0]
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4619      	mov	r1, r3
 8003de0:	4610      	mov	r0, r2
 8003de2:	f000 f8f4 	bl	8003fce <TIM_ITRx_SetConfig>
        break;
 8003de6:	e002      	b.n	8003dee <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003de8:	bf00      	nop
 8003dea:	e000      	b.n	8003dee <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003dec:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2201      	movs	r2, #1
 8003df2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003dfe:	2300      	movs	r3, #0
}
 8003e00:	4618      	mov	r0, r3
 8003e02:	3710      	adds	r7, #16
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bd80      	pop	{r7, pc}

08003e08 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	b083      	sub	sp, #12
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003e10:	bf00      	nop
 8003e12:	370c      	adds	r7, #12
 8003e14:	46bd      	mov	sp, r7
 8003e16:	bc80      	pop	{r7}
 8003e18:	4770      	bx	lr

08003e1a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003e1a:	b480      	push	{r7}
 8003e1c:	b083      	sub	sp, #12
 8003e1e:	af00      	add	r7, sp, #0
 8003e20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003e22:	bf00      	nop
 8003e24:	370c      	adds	r7, #12
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bc80      	pop	{r7}
 8003e2a:	4770      	bx	lr

08003e2c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	b083      	sub	sp, #12
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003e34:	bf00      	nop
 8003e36:	370c      	adds	r7, #12
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bc80      	pop	{r7}
 8003e3c:	4770      	bx	lr

08003e3e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003e3e:	b480      	push	{r7}
 8003e40:	b083      	sub	sp, #12
 8003e42:	af00      	add	r7, sp, #0
 8003e44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003e46:	bf00      	nop
 8003e48:	370c      	adds	r7, #12
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	bc80      	pop	{r7}
 8003e4e:	4770      	bx	lr

08003e50 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b085      	sub	sp, #20
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
 8003e58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	4a29      	ldr	r2, [pc, #164]	; (8003f08 <TIM_Base_SetConfig+0xb8>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d00b      	beq.n	8003e80 <TIM_Base_SetConfig+0x30>
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e6e:	d007      	beq.n	8003e80 <TIM_Base_SetConfig+0x30>
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	4a26      	ldr	r2, [pc, #152]	; (8003f0c <TIM_Base_SetConfig+0xbc>)
 8003e74:	4293      	cmp	r3, r2
 8003e76:	d003      	beq.n	8003e80 <TIM_Base_SetConfig+0x30>
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	4a25      	ldr	r2, [pc, #148]	; (8003f10 <TIM_Base_SetConfig+0xc0>)
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d108      	bne.n	8003e92 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e86:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	68fa      	ldr	r2, [r7, #12]
 8003e8e:	4313      	orrs	r3, r2
 8003e90:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	4a1c      	ldr	r2, [pc, #112]	; (8003f08 <TIM_Base_SetConfig+0xb8>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d00b      	beq.n	8003eb2 <TIM_Base_SetConfig+0x62>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ea0:	d007      	beq.n	8003eb2 <TIM_Base_SetConfig+0x62>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	4a19      	ldr	r2, [pc, #100]	; (8003f0c <TIM_Base_SetConfig+0xbc>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d003      	beq.n	8003eb2 <TIM_Base_SetConfig+0x62>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	4a18      	ldr	r2, [pc, #96]	; (8003f10 <TIM_Base_SetConfig+0xc0>)
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d108      	bne.n	8003ec4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003eb8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	68db      	ldr	r3, [r3, #12]
 8003ebe:	68fa      	ldr	r2, [r7, #12]
 8003ec0:	4313      	orrs	r3, r2
 8003ec2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	695b      	ldr	r3, [r3, #20]
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	68fa      	ldr	r2, [r7, #12]
 8003ed6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	689a      	ldr	r2, [r3, #8]
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	681a      	ldr	r2, [r3, #0]
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	4a07      	ldr	r2, [pc, #28]	; (8003f08 <TIM_Base_SetConfig+0xb8>)
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d103      	bne.n	8003ef8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	691a      	ldr	r2, [r3, #16]
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2201      	movs	r2, #1
 8003efc:	615a      	str	r2, [r3, #20]
}
 8003efe:	bf00      	nop
 8003f00:	3714      	adds	r7, #20
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bc80      	pop	{r7}
 8003f06:	4770      	bx	lr
 8003f08:	40012c00 	.word	0x40012c00
 8003f0c:	40000400 	.word	0x40000400
 8003f10:	40000800 	.word	0x40000800

08003f14 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003f14:	b480      	push	{r7}
 8003f16:	b087      	sub	sp, #28
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	60f8      	str	r0, [r7, #12]
 8003f1c:	60b9      	str	r1, [r7, #8]
 8003f1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	6a1b      	ldr	r3, [r3, #32]
 8003f24:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	6a1b      	ldr	r3, [r3, #32]
 8003f2a:	f023 0201 	bic.w	r2, r3, #1
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	699b      	ldr	r3, [r3, #24]
 8003f36:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003f38:	693b      	ldr	r3, [r7, #16]
 8003f3a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003f3e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	011b      	lsls	r3, r3, #4
 8003f44:	693a      	ldr	r2, [r7, #16]
 8003f46:	4313      	orrs	r3, r2
 8003f48:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003f4a:	697b      	ldr	r3, [r7, #20]
 8003f4c:	f023 030a 	bic.w	r3, r3, #10
 8003f50:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003f52:	697a      	ldr	r2, [r7, #20]
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	4313      	orrs	r3, r2
 8003f58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	693a      	ldr	r2, [r7, #16]
 8003f5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	697a      	ldr	r2, [r7, #20]
 8003f64:	621a      	str	r2, [r3, #32]
}
 8003f66:	bf00      	nop
 8003f68:	371c      	adds	r7, #28
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	bc80      	pop	{r7}
 8003f6e:	4770      	bx	lr

08003f70 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003f70:	b480      	push	{r7}
 8003f72:	b087      	sub	sp, #28
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	60f8      	str	r0, [r7, #12]
 8003f78:	60b9      	str	r1, [r7, #8]
 8003f7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	6a1b      	ldr	r3, [r3, #32]
 8003f80:	f023 0210 	bic.w	r2, r3, #16
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	699b      	ldr	r3, [r3, #24]
 8003f8c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	6a1b      	ldr	r3, [r3, #32]
 8003f92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003f94:	697b      	ldr	r3, [r7, #20]
 8003f96:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003f9a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	031b      	lsls	r3, r3, #12
 8003fa0:	697a      	ldr	r2, [r7, #20]
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003fac:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003fae:	68bb      	ldr	r3, [r7, #8]
 8003fb0:	011b      	lsls	r3, r3, #4
 8003fb2:	693a      	ldr	r2, [r7, #16]
 8003fb4:	4313      	orrs	r3, r2
 8003fb6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	697a      	ldr	r2, [r7, #20]
 8003fbc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	693a      	ldr	r2, [r7, #16]
 8003fc2:	621a      	str	r2, [r3, #32]
}
 8003fc4:	bf00      	nop
 8003fc6:	371c      	adds	r7, #28
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	bc80      	pop	{r7}
 8003fcc:	4770      	bx	lr

08003fce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003fce:	b480      	push	{r7}
 8003fd0:	b085      	sub	sp, #20
 8003fd2:	af00      	add	r7, sp, #0
 8003fd4:	6078      	str	r0, [r7, #4]
 8003fd6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	689b      	ldr	r3, [r3, #8]
 8003fdc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fe4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003fe6:	683a      	ldr	r2, [r7, #0]
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	4313      	orrs	r3, r2
 8003fec:	f043 0307 	orr.w	r3, r3, #7
 8003ff0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	68fa      	ldr	r2, [r7, #12]
 8003ff6:	609a      	str	r2, [r3, #8]
}
 8003ff8:	bf00      	nop
 8003ffa:	3714      	adds	r7, #20
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bc80      	pop	{r7}
 8004000:	4770      	bx	lr

08004002 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004002:	b480      	push	{r7}
 8004004:	b087      	sub	sp, #28
 8004006:	af00      	add	r7, sp, #0
 8004008:	60f8      	str	r0, [r7, #12]
 800400a:	60b9      	str	r1, [r7, #8]
 800400c:	607a      	str	r2, [r7, #4]
 800400e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	689b      	ldr	r3, [r3, #8]
 8004014:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004016:	697b      	ldr	r3, [r7, #20]
 8004018:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800401c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	021a      	lsls	r2, r3, #8
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	431a      	orrs	r2, r3
 8004026:	68bb      	ldr	r3, [r7, #8]
 8004028:	4313      	orrs	r3, r2
 800402a:	697a      	ldr	r2, [r7, #20]
 800402c:	4313      	orrs	r3, r2
 800402e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	697a      	ldr	r2, [r7, #20]
 8004034:	609a      	str	r2, [r3, #8]
}
 8004036:	bf00      	nop
 8004038:	371c      	adds	r7, #28
 800403a:	46bd      	mov	sp, r7
 800403c:	bc80      	pop	{r7}
 800403e:	4770      	bx	lr

08004040 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004040:	b480      	push	{r7}
 8004042:	b085      	sub	sp, #20
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
 8004048:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004050:	2b01      	cmp	r3, #1
 8004052:	d101      	bne.n	8004058 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004054:	2302      	movs	r3, #2
 8004056:	e046      	b.n	80040e6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2201      	movs	r2, #1
 800405c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2202      	movs	r2, #2
 8004064:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	685b      	ldr	r3, [r3, #4]
 800406e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	689b      	ldr	r3, [r3, #8]
 8004076:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800407e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	68fa      	ldr	r2, [r7, #12]
 8004086:	4313      	orrs	r3, r2
 8004088:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	68fa      	ldr	r2, [r7, #12]
 8004090:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a16      	ldr	r2, [pc, #88]	; (80040f0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d00e      	beq.n	80040ba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040a4:	d009      	beq.n	80040ba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4a12      	ldr	r2, [pc, #72]	; (80040f4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d004      	beq.n	80040ba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4a10      	ldr	r2, [pc, #64]	; (80040f8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d10c      	bne.n	80040d4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80040ba:	68bb      	ldr	r3, [r7, #8]
 80040bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80040c0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	68ba      	ldr	r2, [r7, #8]
 80040c8:	4313      	orrs	r3, r2
 80040ca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	68ba      	ldr	r2, [r7, #8]
 80040d2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2201      	movs	r2, #1
 80040d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2200      	movs	r2, #0
 80040e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80040e4:	2300      	movs	r3, #0
}
 80040e6:	4618      	mov	r0, r3
 80040e8:	3714      	adds	r7, #20
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bc80      	pop	{r7}
 80040ee:	4770      	bx	lr
 80040f0:	40012c00 	.word	0x40012c00
 80040f4:	40000400 	.word	0x40000400
 80040f8:	40000800 	.word	0x40000800

080040fc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80040fc:	b480      	push	{r7}
 80040fe:	b083      	sub	sp, #12
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004104:	bf00      	nop
 8004106:	370c      	adds	r7, #12
 8004108:	46bd      	mov	sp, r7
 800410a:	bc80      	pop	{r7}
 800410c:	4770      	bx	lr

0800410e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800410e:	b480      	push	{r7}
 8004110:	b083      	sub	sp, #12
 8004112:	af00      	add	r7, sp, #0
 8004114:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004116:	bf00      	nop
 8004118:	370c      	adds	r7, #12
 800411a:	46bd      	mov	sp, r7
 800411c:	bc80      	pop	{r7}
 800411e:	4770      	bx	lr

08004120 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b082      	sub	sp, #8
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d101      	bne.n	8004132 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800412e:	2301      	movs	r3, #1
 8004130:	e03f      	b.n	80041b2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004138:	b2db      	uxtb	r3, r3
 800413a:	2b00      	cmp	r3, #0
 800413c:	d106      	bne.n	800414c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2200      	movs	r2, #0
 8004142:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004146:	6878      	ldr	r0, [r7, #4]
 8004148:	f7fd fc48 	bl	80019dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2224      	movs	r2, #36	; 0x24
 8004150:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	68da      	ldr	r2, [r3, #12]
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004162:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004164:	6878      	ldr	r0, [r7, #4]
 8004166:	f000 f905 	bl	8004374 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	691a      	ldr	r2, [r3, #16]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004178:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	695a      	ldr	r2, [r3, #20]
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004188:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	68da      	ldr	r2, [r3, #12]
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004198:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2200      	movs	r2, #0
 800419e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2220      	movs	r2, #32
 80041a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2220      	movs	r2, #32
 80041ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80041b0:	2300      	movs	r3, #0
}
 80041b2:	4618      	mov	r0, r3
 80041b4:	3708      	adds	r7, #8
 80041b6:	46bd      	mov	sp, r7
 80041b8:	bd80      	pop	{r7, pc}

080041ba <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80041ba:	b580      	push	{r7, lr}
 80041bc:	b08a      	sub	sp, #40	; 0x28
 80041be:	af02      	add	r7, sp, #8
 80041c0:	60f8      	str	r0, [r7, #12]
 80041c2:	60b9      	str	r1, [r7, #8]
 80041c4:	603b      	str	r3, [r7, #0]
 80041c6:	4613      	mov	r3, r2
 80041c8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80041ca:	2300      	movs	r3, #0
 80041cc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041d4:	b2db      	uxtb	r3, r3
 80041d6:	2b20      	cmp	r3, #32
 80041d8:	d17c      	bne.n	80042d4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80041da:	68bb      	ldr	r3, [r7, #8]
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d002      	beq.n	80041e6 <HAL_UART_Transmit+0x2c>
 80041e0:	88fb      	ldrh	r3, [r7, #6]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d101      	bne.n	80041ea <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80041e6:	2301      	movs	r3, #1
 80041e8:	e075      	b.n	80042d6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80041f0:	2b01      	cmp	r3, #1
 80041f2:	d101      	bne.n	80041f8 <HAL_UART_Transmit+0x3e>
 80041f4:	2302      	movs	r3, #2
 80041f6:	e06e      	b.n	80042d6 <HAL_UART_Transmit+0x11c>
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	2201      	movs	r2, #1
 80041fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	2200      	movs	r2, #0
 8004204:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	2221      	movs	r2, #33	; 0x21
 800420a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800420e:	f7fd fdb1 	bl	8001d74 <HAL_GetTick>
 8004212:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	88fa      	ldrh	r2, [r7, #6]
 8004218:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	88fa      	ldrh	r2, [r7, #6]
 800421e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	689b      	ldr	r3, [r3, #8]
 8004224:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004228:	d108      	bne.n	800423c <HAL_UART_Transmit+0x82>
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	691b      	ldr	r3, [r3, #16]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d104      	bne.n	800423c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004232:	2300      	movs	r3, #0
 8004234:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004236:	68bb      	ldr	r3, [r7, #8]
 8004238:	61bb      	str	r3, [r7, #24]
 800423a:	e003      	b.n	8004244 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800423c:	68bb      	ldr	r3, [r7, #8]
 800423e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004240:	2300      	movs	r3, #0
 8004242:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	2200      	movs	r2, #0
 8004248:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800424c:	e02a      	b.n	80042a4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	9300      	str	r3, [sp, #0]
 8004252:	697b      	ldr	r3, [r7, #20]
 8004254:	2200      	movs	r2, #0
 8004256:	2180      	movs	r1, #128	; 0x80
 8004258:	68f8      	ldr	r0, [r7, #12]
 800425a:	f000 f840 	bl	80042de <UART_WaitOnFlagUntilTimeout>
 800425e:	4603      	mov	r3, r0
 8004260:	2b00      	cmp	r3, #0
 8004262:	d001      	beq.n	8004268 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004264:	2303      	movs	r3, #3
 8004266:	e036      	b.n	80042d6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004268:	69fb      	ldr	r3, [r7, #28]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d10b      	bne.n	8004286 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800426e:	69bb      	ldr	r3, [r7, #24]
 8004270:	881b      	ldrh	r3, [r3, #0]
 8004272:	461a      	mov	r2, r3
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800427c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800427e:	69bb      	ldr	r3, [r7, #24]
 8004280:	3302      	adds	r3, #2
 8004282:	61bb      	str	r3, [r7, #24]
 8004284:	e007      	b.n	8004296 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004286:	69fb      	ldr	r3, [r7, #28]
 8004288:	781a      	ldrb	r2, [r3, #0]
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004290:	69fb      	ldr	r3, [r7, #28]
 8004292:	3301      	adds	r3, #1
 8004294:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800429a:	b29b      	uxth	r3, r3
 800429c:	3b01      	subs	r3, #1
 800429e:	b29a      	uxth	r2, r3
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80042a8:	b29b      	uxth	r3, r3
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d1cf      	bne.n	800424e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	9300      	str	r3, [sp, #0]
 80042b2:	697b      	ldr	r3, [r7, #20]
 80042b4:	2200      	movs	r2, #0
 80042b6:	2140      	movs	r1, #64	; 0x40
 80042b8:	68f8      	ldr	r0, [r7, #12]
 80042ba:	f000 f810 	bl	80042de <UART_WaitOnFlagUntilTimeout>
 80042be:	4603      	mov	r3, r0
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d001      	beq.n	80042c8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80042c4:	2303      	movs	r3, #3
 80042c6:	e006      	b.n	80042d6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	2220      	movs	r2, #32
 80042cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80042d0:	2300      	movs	r3, #0
 80042d2:	e000      	b.n	80042d6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80042d4:	2302      	movs	r3, #2
  }
}
 80042d6:	4618      	mov	r0, r3
 80042d8:	3720      	adds	r7, #32
 80042da:	46bd      	mov	sp, r7
 80042dc:	bd80      	pop	{r7, pc}

080042de <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80042de:	b580      	push	{r7, lr}
 80042e0:	b084      	sub	sp, #16
 80042e2:	af00      	add	r7, sp, #0
 80042e4:	60f8      	str	r0, [r7, #12]
 80042e6:	60b9      	str	r1, [r7, #8]
 80042e8:	603b      	str	r3, [r7, #0]
 80042ea:	4613      	mov	r3, r2
 80042ec:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80042ee:	e02c      	b.n	800434a <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042f0:	69bb      	ldr	r3, [r7, #24]
 80042f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042f6:	d028      	beq.n	800434a <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80042f8:	69bb      	ldr	r3, [r7, #24]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d007      	beq.n	800430e <UART_WaitOnFlagUntilTimeout+0x30>
 80042fe:	f7fd fd39 	bl	8001d74 <HAL_GetTick>
 8004302:	4602      	mov	r2, r0
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	1ad3      	subs	r3, r2, r3
 8004308:	69ba      	ldr	r2, [r7, #24]
 800430a:	429a      	cmp	r2, r3
 800430c:	d21d      	bcs.n	800434a <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	68da      	ldr	r2, [r3, #12]
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800431c:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	695a      	ldr	r2, [r3, #20]
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f022 0201 	bic.w	r2, r2, #1
 800432c:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	2220      	movs	r2, #32
 8004332:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	2220      	movs	r2, #32
 800433a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	2200      	movs	r2, #0
 8004342:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004346:	2303      	movs	r3, #3
 8004348:	e00f      	b.n	800436a <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	681a      	ldr	r2, [r3, #0]
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	4013      	ands	r3, r2
 8004354:	68ba      	ldr	r2, [r7, #8]
 8004356:	429a      	cmp	r2, r3
 8004358:	bf0c      	ite	eq
 800435a:	2301      	moveq	r3, #1
 800435c:	2300      	movne	r3, #0
 800435e:	b2db      	uxtb	r3, r3
 8004360:	461a      	mov	r2, r3
 8004362:	79fb      	ldrb	r3, [r7, #7]
 8004364:	429a      	cmp	r2, r3
 8004366:	d0c3      	beq.n	80042f0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004368:	2300      	movs	r3, #0
}
 800436a:	4618      	mov	r0, r3
 800436c:	3710      	adds	r7, #16
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}
	...

08004374 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b084      	sub	sp, #16
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	691b      	ldr	r3, [r3, #16]
 8004382:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	68da      	ldr	r2, [r3, #12]
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	430a      	orrs	r2, r1
 8004390:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	689a      	ldr	r2, [r3, #8]
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	691b      	ldr	r3, [r3, #16]
 800439a:	431a      	orrs	r2, r3
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	695b      	ldr	r3, [r3, #20]
 80043a0:	4313      	orrs	r3, r2
 80043a2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	68db      	ldr	r3, [r3, #12]
 80043aa:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80043ae:	f023 030c 	bic.w	r3, r3, #12
 80043b2:	687a      	ldr	r2, [r7, #4]
 80043b4:	6812      	ldr	r2, [r2, #0]
 80043b6:	68b9      	ldr	r1, [r7, #8]
 80043b8:	430b      	orrs	r3, r1
 80043ba:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	695b      	ldr	r3, [r3, #20]
 80043c2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	699a      	ldr	r2, [r3, #24]
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	430a      	orrs	r2, r1
 80043d0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	4a2c      	ldr	r2, [pc, #176]	; (8004488 <UART_SetConfig+0x114>)
 80043d8:	4293      	cmp	r3, r2
 80043da:	d103      	bne.n	80043e4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80043dc:	f7ff f974 	bl	80036c8 <HAL_RCC_GetPCLK2Freq>
 80043e0:	60f8      	str	r0, [r7, #12]
 80043e2:	e002      	b.n	80043ea <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80043e4:	f7ff f95c 	bl	80036a0 <HAL_RCC_GetPCLK1Freq>
 80043e8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80043ea:	68fa      	ldr	r2, [r7, #12]
 80043ec:	4613      	mov	r3, r2
 80043ee:	009b      	lsls	r3, r3, #2
 80043f0:	4413      	add	r3, r2
 80043f2:	009a      	lsls	r2, r3, #2
 80043f4:	441a      	add	r2, r3
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	685b      	ldr	r3, [r3, #4]
 80043fa:	009b      	lsls	r3, r3, #2
 80043fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004400:	4a22      	ldr	r2, [pc, #136]	; (800448c <UART_SetConfig+0x118>)
 8004402:	fba2 2303 	umull	r2, r3, r2, r3
 8004406:	095b      	lsrs	r3, r3, #5
 8004408:	0119      	lsls	r1, r3, #4
 800440a:	68fa      	ldr	r2, [r7, #12]
 800440c:	4613      	mov	r3, r2
 800440e:	009b      	lsls	r3, r3, #2
 8004410:	4413      	add	r3, r2
 8004412:	009a      	lsls	r2, r3, #2
 8004414:	441a      	add	r2, r3
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	685b      	ldr	r3, [r3, #4]
 800441a:	009b      	lsls	r3, r3, #2
 800441c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004420:	4b1a      	ldr	r3, [pc, #104]	; (800448c <UART_SetConfig+0x118>)
 8004422:	fba3 0302 	umull	r0, r3, r3, r2
 8004426:	095b      	lsrs	r3, r3, #5
 8004428:	2064      	movs	r0, #100	; 0x64
 800442a:	fb00 f303 	mul.w	r3, r0, r3
 800442e:	1ad3      	subs	r3, r2, r3
 8004430:	011b      	lsls	r3, r3, #4
 8004432:	3332      	adds	r3, #50	; 0x32
 8004434:	4a15      	ldr	r2, [pc, #84]	; (800448c <UART_SetConfig+0x118>)
 8004436:	fba2 2303 	umull	r2, r3, r2, r3
 800443a:	095b      	lsrs	r3, r3, #5
 800443c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004440:	4419      	add	r1, r3
 8004442:	68fa      	ldr	r2, [r7, #12]
 8004444:	4613      	mov	r3, r2
 8004446:	009b      	lsls	r3, r3, #2
 8004448:	4413      	add	r3, r2
 800444a:	009a      	lsls	r2, r3, #2
 800444c:	441a      	add	r2, r3
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	009b      	lsls	r3, r3, #2
 8004454:	fbb2 f2f3 	udiv	r2, r2, r3
 8004458:	4b0c      	ldr	r3, [pc, #48]	; (800448c <UART_SetConfig+0x118>)
 800445a:	fba3 0302 	umull	r0, r3, r3, r2
 800445e:	095b      	lsrs	r3, r3, #5
 8004460:	2064      	movs	r0, #100	; 0x64
 8004462:	fb00 f303 	mul.w	r3, r0, r3
 8004466:	1ad3      	subs	r3, r2, r3
 8004468:	011b      	lsls	r3, r3, #4
 800446a:	3332      	adds	r3, #50	; 0x32
 800446c:	4a07      	ldr	r2, [pc, #28]	; (800448c <UART_SetConfig+0x118>)
 800446e:	fba2 2303 	umull	r2, r3, r2, r3
 8004472:	095b      	lsrs	r3, r3, #5
 8004474:	f003 020f 	and.w	r2, r3, #15
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	440a      	add	r2, r1
 800447e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004480:	bf00      	nop
 8004482:	3710      	adds	r7, #16
 8004484:	46bd      	mov	sp, r7
 8004486:	bd80      	pop	{r7, pc}
 8004488:	40013800 	.word	0x40013800
 800448c:	51eb851f 	.word	0x51eb851f

08004490 <__errno>:
 8004490:	4b01      	ldr	r3, [pc, #4]	; (8004498 <__errno+0x8>)
 8004492:	6818      	ldr	r0, [r3, #0]
 8004494:	4770      	bx	lr
 8004496:	bf00      	nop
 8004498:	2000000c 	.word	0x2000000c

0800449c <__libc_init_array>:
 800449c:	b570      	push	{r4, r5, r6, lr}
 800449e:	2600      	movs	r6, #0
 80044a0:	4d0c      	ldr	r5, [pc, #48]	; (80044d4 <__libc_init_array+0x38>)
 80044a2:	4c0d      	ldr	r4, [pc, #52]	; (80044d8 <__libc_init_array+0x3c>)
 80044a4:	1b64      	subs	r4, r4, r5
 80044a6:	10a4      	asrs	r4, r4, #2
 80044a8:	42a6      	cmp	r6, r4
 80044aa:	d109      	bne.n	80044c0 <__libc_init_array+0x24>
 80044ac:	f002 fefc 	bl	80072a8 <_init>
 80044b0:	2600      	movs	r6, #0
 80044b2:	4d0a      	ldr	r5, [pc, #40]	; (80044dc <__libc_init_array+0x40>)
 80044b4:	4c0a      	ldr	r4, [pc, #40]	; (80044e0 <__libc_init_array+0x44>)
 80044b6:	1b64      	subs	r4, r4, r5
 80044b8:	10a4      	asrs	r4, r4, #2
 80044ba:	42a6      	cmp	r6, r4
 80044bc:	d105      	bne.n	80044ca <__libc_init_array+0x2e>
 80044be:	bd70      	pop	{r4, r5, r6, pc}
 80044c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80044c4:	4798      	blx	r3
 80044c6:	3601      	adds	r6, #1
 80044c8:	e7ee      	b.n	80044a8 <__libc_init_array+0xc>
 80044ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80044ce:	4798      	blx	r3
 80044d0:	3601      	adds	r6, #1
 80044d2:	e7f2      	b.n	80044ba <__libc_init_array+0x1e>
 80044d4:	080076fc 	.word	0x080076fc
 80044d8:	080076fc 	.word	0x080076fc
 80044dc:	080076fc 	.word	0x080076fc
 80044e0:	08007700 	.word	0x08007700

080044e4 <memset>:
 80044e4:	4603      	mov	r3, r0
 80044e6:	4402      	add	r2, r0
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d100      	bne.n	80044ee <memset+0xa>
 80044ec:	4770      	bx	lr
 80044ee:	f803 1b01 	strb.w	r1, [r3], #1
 80044f2:	e7f9      	b.n	80044e8 <memset+0x4>

080044f4 <__cvt>:
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80044fa:	461f      	mov	r7, r3
 80044fc:	bfbb      	ittet	lt
 80044fe:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8004502:	461f      	movlt	r7, r3
 8004504:	2300      	movge	r3, #0
 8004506:	232d      	movlt	r3, #45	; 0x2d
 8004508:	b088      	sub	sp, #32
 800450a:	4614      	mov	r4, r2
 800450c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800450e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8004510:	7013      	strb	r3, [r2, #0]
 8004512:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004514:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8004518:	f023 0820 	bic.w	r8, r3, #32
 800451c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004520:	d005      	beq.n	800452e <__cvt+0x3a>
 8004522:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004526:	d100      	bne.n	800452a <__cvt+0x36>
 8004528:	3501      	adds	r5, #1
 800452a:	2302      	movs	r3, #2
 800452c:	e000      	b.n	8004530 <__cvt+0x3c>
 800452e:	2303      	movs	r3, #3
 8004530:	aa07      	add	r2, sp, #28
 8004532:	9204      	str	r2, [sp, #16]
 8004534:	aa06      	add	r2, sp, #24
 8004536:	e9cd a202 	strd	sl, r2, [sp, #8]
 800453a:	e9cd 3500 	strd	r3, r5, [sp]
 800453e:	4622      	mov	r2, r4
 8004540:	463b      	mov	r3, r7
 8004542:	f000 fce5 	bl	8004f10 <_dtoa_r>
 8004546:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800454a:	4606      	mov	r6, r0
 800454c:	d102      	bne.n	8004554 <__cvt+0x60>
 800454e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004550:	07db      	lsls	r3, r3, #31
 8004552:	d522      	bpl.n	800459a <__cvt+0xa6>
 8004554:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004558:	eb06 0905 	add.w	r9, r6, r5
 800455c:	d110      	bne.n	8004580 <__cvt+0x8c>
 800455e:	7833      	ldrb	r3, [r6, #0]
 8004560:	2b30      	cmp	r3, #48	; 0x30
 8004562:	d10a      	bne.n	800457a <__cvt+0x86>
 8004564:	2200      	movs	r2, #0
 8004566:	2300      	movs	r3, #0
 8004568:	4620      	mov	r0, r4
 800456a:	4639      	mov	r1, r7
 800456c:	f7fc fa1c 	bl	80009a8 <__aeabi_dcmpeq>
 8004570:	b918      	cbnz	r0, 800457a <__cvt+0x86>
 8004572:	f1c5 0501 	rsb	r5, r5, #1
 8004576:	f8ca 5000 	str.w	r5, [sl]
 800457a:	f8da 3000 	ldr.w	r3, [sl]
 800457e:	4499      	add	r9, r3
 8004580:	2200      	movs	r2, #0
 8004582:	2300      	movs	r3, #0
 8004584:	4620      	mov	r0, r4
 8004586:	4639      	mov	r1, r7
 8004588:	f7fc fa0e 	bl	80009a8 <__aeabi_dcmpeq>
 800458c:	b108      	cbz	r0, 8004592 <__cvt+0x9e>
 800458e:	f8cd 901c 	str.w	r9, [sp, #28]
 8004592:	2230      	movs	r2, #48	; 0x30
 8004594:	9b07      	ldr	r3, [sp, #28]
 8004596:	454b      	cmp	r3, r9
 8004598:	d307      	bcc.n	80045aa <__cvt+0xb6>
 800459a:	4630      	mov	r0, r6
 800459c:	9b07      	ldr	r3, [sp, #28]
 800459e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80045a0:	1b9b      	subs	r3, r3, r6
 80045a2:	6013      	str	r3, [r2, #0]
 80045a4:	b008      	add	sp, #32
 80045a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045aa:	1c59      	adds	r1, r3, #1
 80045ac:	9107      	str	r1, [sp, #28]
 80045ae:	701a      	strb	r2, [r3, #0]
 80045b0:	e7f0      	b.n	8004594 <__cvt+0xa0>

080045b2 <__exponent>:
 80045b2:	4603      	mov	r3, r0
 80045b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80045b6:	2900      	cmp	r1, #0
 80045b8:	f803 2b02 	strb.w	r2, [r3], #2
 80045bc:	bfb6      	itet	lt
 80045be:	222d      	movlt	r2, #45	; 0x2d
 80045c0:	222b      	movge	r2, #43	; 0x2b
 80045c2:	4249      	neglt	r1, r1
 80045c4:	2909      	cmp	r1, #9
 80045c6:	7042      	strb	r2, [r0, #1]
 80045c8:	dd2b      	ble.n	8004622 <__exponent+0x70>
 80045ca:	f10d 0407 	add.w	r4, sp, #7
 80045ce:	46a4      	mov	ip, r4
 80045d0:	270a      	movs	r7, #10
 80045d2:	fb91 f6f7 	sdiv	r6, r1, r7
 80045d6:	460a      	mov	r2, r1
 80045d8:	46a6      	mov	lr, r4
 80045da:	fb07 1516 	mls	r5, r7, r6, r1
 80045de:	2a63      	cmp	r2, #99	; 0x63
 80045e0:	f105 0530 	add.w	r5, r5, #48	; 0x30
 80045e4:	4631      	mov	r1, r6
 80045e6:	f104 34ff 	add.w	r4, r4, #4294967295
 80045ea:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80045ee:	dcf0      	bgt.n	80045d2 <__exponent+0x20>
 80045f0:	3130      	adds	r1, #48	; 0x30
 80045f2:	f1ae 0502 	sub.w	r5, lr, #2
 80045f6:	f804 1c01 	strb.w	r1, [r4, #-1]
 80045fa:	4629      	mov	r1, r5
 80045fc:	1c44      	adds	r4, r0, #1
 80045fe:	4561      	cmp	r1, ip
 8004600:	d30a      	bcc.n	8004618 <__exponent+0x66>
 8004602:	f10d 0209 	add.w	r2, sp, #9
 8004606:	eba2 020e 	sub.w	r2, r2, lr
 800460a:	4565      	cmp	r5, ip
 800460c:	bf88      	it	hi
 800460e:	2200      	movhi	r2, #0
 8004610:	4413      	add	r3, r2
 8004612:	1a18      	subs	r0, r3, r0
 8004614:	b003      	add	sp, #12
 8004616:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004618:	f811 2b01 	ldrb.w	r2, [r1], #1
 800461c:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004620:	e7ed      	b.n	80045fe <__exponent+0x4c>
 8004622:	2330      	movs	r3, #48	; 0x30
 8004624:	3130      	adds	r1, #48	; 0x30
 8004626:	7083      	strb	r3, [r0, #2]
 8004628:	70c1      	strb	r1, [r0, #3]
 800462a:	1d03      	adds	r3, r0, #4
 800462c:	e7f1      	b.n	8004612 <__exponent+0x60>
	...

08004630 <_printf_float>:
 8004630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004634:	b091      	sub	sp, #68	; 0x44
 8004636:	460c      	mov	r4, r1
 8004638:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800463c:	4616      	mov	r6, r2
 800463e:	461f      	mov	r7, r3
 8004640:	4605      	mov	r5, r0
 8004642:	f001 fa53 	bl	8005aec <_localeconv_r>
 8004646:	6803      	ldr	r3, [r0, #0]
 8004648:	4618      	mov	r0, r3
 800464a:	9309      	str	r3, [sp, #36]	; 0x24
 800464c:	f7fb fd80 	bl	8000150 <strlen>
 8004650:	2300      	movs	r3, #0
 8004652:	930e      	str	r3, [sp, #56]	; 0x38
 8004654:	f8d8 3000 	ldr.w	r3, [r8]
 8004658:	900a      	str	r0, [sp, #40]	; 0x28
 800465a:	3307      	adds	r3, #7
 800465c:	f023 0307 	bic.w	r3, r3, #7
 8004660:	f103 0208 	add.w	r2, r3, #8
 8004664:	f894 9018 	ldrb.w	r9, [r4, #24]
 8004668:	f8d4 b000 	ldr.w	fp, [r4]
 800466c:	f8c8 2000 	str.w	r2, [r8]
 8004670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004674:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004678:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 800467c:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8004680:	930b      	str	r3, [sp, #44]	; 0x2c
 8004682:	f04f 32ff 	mov.w	r2, #4294967295
 8004686:	4640      	mov	r0, r8
 8004688:	4b9c      	ldr	r3, [pc, #624]	; (80048fc <_printf_float+0x2cc>)
 800468a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800468c:	f7fc f9be 	bl	8000a0c <__aeabi_dcmpun>
 8004690:	bb70      	cbnz	r0, 80046f0 <_printf_float+0xc0>
 8004692:	f04f 32ff 	mov.w	r2, #4294967295
 8004696:	4640      	mov	r0, r8
 8004698:	4b98      	ldr	r3, [pc, #608]	; (80048fc <_printf_float+0x2cc>)
 800469a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800469c:	f7fc f998 	bl	80009d0 <__aeabi_dcmple>
 80046a0:	bb30      	cbnz	r0, 80046f0 <_printf_float+0xc0>
 80046a2:	2200      	movs	r2, #0
 80046a4:	2300      	movs	r3, #0
 80046a6:	4640      	mov	r0, r8
 80046a8:	4651      	mov	r1, sl
 80046aa:	f7fc f987 	bl	80009bc <__aeabi_dcmplt>
 80046ae:	b110      	cbz	r0, 80046b6 <_printf_float+0x86>
 80046b0:	232d      	movs	r3, #45	; 0x2d
 80046b2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80046b6:	4b92      	ldr	r3, [pc, #584]	; (8004900 <_printf_float+0x2d0>)
 80046b8:	4892      	ldr	r0, [pc, #584]	; (8004904 <_printf_float+0x2d4>)
 80046ba:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80046be:	bf94      	ite	ls
 80046c0:	4698      	movls	r8, r3
 80046c2:	4680      	movhi	r8, r0
 80046c4:	2303      	movs	r3, #3
 80046c6:	f04f 0a00 	mov.w	sl, #0
 80046ca:	6123      	str	r3, [r4, #16]
 80046cc:	f02b 0304 	bic.w	r3, fp, #4
 80046d0:	6023      	str	r3, [r4, #0]
 80046d2:	4633      	mov	r3, r6
 80046d4:	4621      	mov	r1, r4
 80046d6:	4628      	mov	r0, r5
 80046d8:	9700      	str	r7, [sp, #0]
 80046da:	aa0f      	add	r2, sp, #60	; 0x3c
 80046dc:	f000 f9d4 	bl	8004a88 <_printf_common>
 80046e0:	3001      	adds	r0, #1
 80046e2:	f040 8090 	bne.w	8004806 <_printf_float+0x1d6>
 80046e6:	f04f 30ff 	mov.w	r0, #4294967295
 80046ea:	b011      	add	sp, #68	; 0x44
 80046ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046f0:	4642      	mov	r2, r8
 80046f2:	4653      	mov	r3, sl
 80046f4:	4640      	mov	r0, r8
 80046f6:	4651      	mov	r1, sl
 80046f8:	f7fc f988 	bl	8000a0c <__aeabi_dcmpun>
 80046fc:	b148      	cbz	r0, 8004712 <_printf_float+0xe2>
 80046fe:	f1ba 0f00 	cmp.w	sl, #0
 8004702:	bfb8      	it	lt
 8004704:	232d      	movlt	r3, #45	; 0x2d
 8004706:	4880      	ldr	r0, [pc, #512]	; (8004908 <_printf_float+0x2d8>)
 8004708:	bfb8      	it	lt
 800470a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800470e:	4b7f      	ldr	r3, [pc, #508]	; (800490c <_printf_float+0x2dc>)
 8004710:	e7d3      	b.n	80046ba <_printf_float+0x8a>
 8004712:	6863      	ldr	r3, [r4, #4]
 8004714:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8004718:	1c5a      	adds	r2, r3, #1
 800471a:	d142      	bne.n	80047a2 <_printf_float+0x172>
 800471c:	2306      	movs	r3, #6
 800471e:	6063      	str	r3, [r4, #4]
 8004720:	2200      	movs	r2, #0
 8004722:	9206      	str	r2, [sp, #24]
 8004724:	aa0e      	add	r2, sp, #56	; 0x38
 8004726:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800472a:	aa0d      	add	r2, sp, #52	; 0x34
 800472c:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8004730:	9203      	str	r2, [sp, #12]
 8004732:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8004736:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800473a:	6023      	str	r3, [r4, #0]
 800473c:	6863      	ldr	r3, [r4, #4]
 800473e:	4642      	mov	r2, r8
 8004740:	9300      	str	r3, [sp, #0]
 8004742:	4628      	mov	r0, r5
 8004744:	4653      	mov	r3, sl
 8004746:	910b      	str	r1, [sp, #44]	; 0x2c
 8004748:	f7ff fed4 	bl	80044f4 <__cvt>
 800474c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800474e:	4680      	mov	r8, r0
 8004750:	2947      	cmp	r1, #71	; 0x47
 8004752:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004754:	d108      	bne.n	8004768 <_printf_float+0x138>
 8004756:	1cc8      	adds	r0, r1, #3
 8004758:	db02      	blt.n	8004760 <_printf_float+0x130>
 800475a:	6863      	ldr	r3, [r4, #4]
 800475c:	4299      	cmp	r1, r3
 800475e:	dd40      	ble.n	80047e2 <_printf_float+0x1b2>
 8004760:	f1a9 0902 	sub.w	r9, r9, #2
 8004764:	fa5f f989 	uxtb.w	r9, r9
 8004768:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800476c:	d81f      	bhi.n	80047ae <_printf_float+0x17e>
 800476e:	464a      	mov	r2, r9
 8004770:	3901      	subs	r1, #1
 8004772:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004776:	910d      	str	r1, [sp, #52]	; 0x34
 8004778:	f7ff ff1b 	bl	80045b2 <__exponent>
 800477c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800477e:	4682      	mov	sl, r0
 8004780:	1813      	adds	r3, r2, r0
 8004782:	2a01      	cmp	r2, #1
 8004784:	6123      	str	r3, [r4, #16]
 8004786:	dc02      	bgt.n	800478e <_printf_float+0x15e>
 8004788:	6822      	ldr	r2, [r4, #0]
 800478a:	07d2      	lsls	r2, r2, #31
 800478c:	d501      	bpl.n	8004792 <_printf_float+0x162>
 800478e:	3301      	adds	r3, #1
 8004790:	6123      	str	r3, [r4, #16]
 8004792:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8004796:	2b00      	cmp	r3, #0
 8004798:	d09b      	beq.n	80046d2 <_printf_float+0xa2>
 800479a:	232d      	movs	r3, #45	; 0x2d
 800479c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80047a0:	e797      	b.n	80046d2 <_printf_float+0xa2>
 80047a2:	2947      	cmp	r1, #71	; 0x47
 80047a4:	d1bc      	bne.n	8004720 <_printf_float+0xf0>
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d1ba      	bne.n	8004720 <_printf_float+0xf0>
 80047aa:	2301      	movs	r3, #1
 80047ac:	e7b7      	b.n	800471e <_printf_float+0xee>
 80047ae:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80047b2:	d118      	bne.n	80047e6 <_printf_float+0x1b6>
 80047b4:	2900      	cmp	r1, #0
 80047b6:	6863      	ldr	r3, [r4, #4]
 80047b8:	dd0b      	ble.n	80047d2 <_printf_float+0x1a2>
 80047ba:	6121      	str	r1, [r4, #16]
 80047bc:	b913      	cbnz	r3, 80047c4 <_printf_float+0x194>
 80047be:	6822      	ldr	r2, [r4, #0]
 80047c0:	07d0      	lsls	r0, r2, #31
 80047c2:	d502      	bpl.n	80047ca <_printf_float+0x19a>
 80047c4:	3301      	adds	r3, #1
 80047c6:	440b      	add	r3, r1
 80047c8:	6123      	str	r3, [r4, #16]
 80047ca:	f04f 0a00 	mov.w	sl, #0
 80047ce:	65a1      	str	r1, [r4, #88]	; 0x58
 80047d0:	e7df      	b.n	8004792 <_printf_float+0x162>
 80047d2:	b913      	cbnz	r3, 80047da <_printf_float+0x1aa>
 80047d4:	6822      	ldr	r2, [r4, #0]
 80047d6:	07d2      	lsls	r2, r2, #31
 80047d8:	d501      	bpl.n	80047de <_printf_float+0x1ae>
 80047da:	3302      	adds	r3, #2
 80047dc:	e7f4      	b.n	80047c8 <_printf_float+0x198>
 80047de:	2301      	movs	r3, #1
 80047e0:	e7f2      	b.n	80047c8 <_printf_float+0x198>
 80047e2:	f04f 0967 	mov.w	r9, #103	; 0x67
 80047e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80047e8:	4299      	cmp	r1, r3
 80047ea:	db05      	blt.n	80047f8 <_printf_float+0x1c8>
 80047ec:	6823      	ldr	r3, [r4, #0]
 80047ee:	6121      	str	r1, [r4, #16]
 80047f0:	07d8      	lsls	r0, r3, #31
 80047f2:	d5ea      	bpl.n	80047ca <_printf_float+0x19a>
 80047f4:	1c4b      	adds	r3, r1, #1
 80047f6:	e7e7      	b.n	80047c8 <_printf_float+0x198>
 80047f8:	2900      	cmp	r1, #0
 80047fa:	bfcc      	ite	gt
 80047fc:	2201      	movgt	r2, #1
 80047fe:	f1c1 0202 	rsble	r2, r1, #2
 8004802:	4413      	add	r3, r2
 8004804:	e7e0      	b.n	80047c8 <_printf_float+0x198>
 8004806:	6823      	ldr	r3, [r4, #0]
 8004808:	055a      	lsls	r2, r3, #21
 800480a:	d407      	bmi.n	800481c <_printf_float+0x1ec>
 800480c:	6923      	ldr	r3, [r4, #16]
 800480e:	4642      	mov	r2, r8
 8004810:	4631      	mov	r1, r6
 8004812:	4628      	mov	r0, r5
 8004814:	47b8      	blx	r7
 8004816:	3001      	adds	r0, #1
 8004818:	d12b      	bne.n	8004872 <_printf_float+0x242>
 800481a:	e764      	b.n	80046e6 <_printf_float+0xb6>
 800481c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004820:	f240 80dd 	bls.w	80049de <_printf_float+0x3ae>
 8004824:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004828:	2200      	movs	r2, #0
 800482a:	2300      	movs	r3, #0
 800482c:	f7fc f8bc 	bl	80009a8 <__aeabi_dcmpeq>
 8004830:	2800      	cmp	r0, #0
 8004832:	d033      	beq.n	800489c <_printf_float+0x26c>
 8004834:	2301      	movs	r3, #1
 8004836:	4631      	mov	r1, r6
 8004838:	4628      	mov	r0, r5
 800483a:	4a35      	ldr	r2, [pc, #212]	; (8004910 <_printf_float+0x2e0>)
 800483c:	47b8      	blx	r7
 800483e:	3001      	adds	r0, #1
 8004840:	f43f af51 	beq.w	80046e6 <_printf_float+0xb6>
 8004844:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004848:	429a      	cmp	r2, r3
 800484a:	db02      	blt.n	8004852 <_printf_float+0x222>
 800484c:	6823      	ldr	r3, [r4, #0]
 800484e:	07d8      	lsls	r0, r3, #31
 8004850:	d50f      	bpl.n	8004872 <_printf_float+0x242>
 8004852:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004856:	4631      	mov	r1, r6
 8004858:	4628      	mov	r0, r5
 800485a:	47b8      	blx	r7
 800485c:	3001      	adds	r0, #1
 800485e:	f43f af42 	beq.w	80046e6 <_printf_float+0xb6>
 8004862:	f04f 0800 	mov.w	r8, #0
 8004866:	f104 091a 	add.w	r9, r4, #26
 800486a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800486c:	3b01      	subs	r3, #1
 800486e:	4543      	cmp	r3, r8
 8004870:	dc09      	bgt.n	8004886 <_printf_float+0x256>
 8004872:	6823      	ldr	r3, [r4, #0]
 8004874:	079b      	lsls	r3, r3, #30
 8004876:	f100 8102 	bmi.w	8004a7e <_printf_float+0x44e>
 800487a:	68e0      	ldr	r0, [r4, #12]
 800487c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800487e:	4298      	cmp	r0, r3
 8004880:	bfb8      	it	lt
 8004882:	4618      	movlt	r0, r3
 8004884:	e731      	b.n	80046ea <_printf_float+0xba>
 8004886:	2301      	movs	r3, #1
 8004888:	464a      	mov	r2, r9
 800488a:	4631      	mov	r1, r6
 800488c:	4628      	mov	r0, r5
 800488e:	47b8      	blx	r7
 8004890:	3001      	adds	r0, #1
 8004892:	f43f af28 	beq.w	80046e6 <_printf_float+0xb6>
 8004896:	f108 0801 	add.w	r8, r8, #1
 800489a:	e7e6      	b.n	800486a <_printf_float+0x23a>
 800489c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800489e:	2b00      	cmp	r3, #0
 80048a0:	dc38      	bgt.n	8004914 <_printf_float+0x2e4>
 80048a2:	2301      	movs	r3, #1
 80048a4:	4631      	mov	r1, r6
 80048a6:	4628      	mov	r0, r5
 80048a8:	4a19      	ldr	r2, [pc, #100]	; (8004910 <_printf_float+0x2e0>)
 80048aa:	47b8      	blx	r7
 80048ac:	3001      	adds	r0, #1
 80048ae:	f43f af1a 	beq.w	80046e6 <_printf_float+0xb6>
 80048b2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80048b6:	4313      	orrs	r3, r2
 80048b8:	d102      	bne.n	80048c0 <_printf_float+0x290>
 80048ba:	6823      	ldr	r3, [r4, #0]
 80048bc:	07d9      	lsls	r1, r3, #31
 80048be:	d5d8      	bpl.n	8004872 <_printf_float+0x242>
 80048c0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80048c4:	4631      	mov	r1, r6
 80048c6:	4628      	mov	r0, r5
 80048c8:	47b8      	blx	r7
 80048ca:	3001      	adds	r0, #1
 80048cc:	f43f af0b 	beq.w	80046e6 <_printf_float+0xb6>
 80048d0:	f04f 0900 	mov.w	r9, #0
 80048d4:	f104 0a1a 	add.w	sl, r4, #26
 80048d8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80048da:	425b      	negs	r3, r3
 80048dc:	454b      	cmp	r3, r9
 80048de:	dc01      	bgt.n	80048e4 <_printf_float+0x2b4>
 80048e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80048e2:	e794      	b.n	800480e <_printf_float+0x1de>
 80048e4:	2301      	movs	r3, #1
 80048e6:	4652      	mov	r2, sl
 80048e8:	4631      	mov	r1, r6
 80048ea:	4628      	mov	r0, r5
 80048ec:	47b8      	blx	r7
 80048ee:	3001      	adds	r0, #1
 80048f0:	f43f aef9 	beq.w	80046e6 <_printf_float+0xb6>
 80048f4:	f109 0901 	add.w	r9, r9, #1
 80048f8:	e7ee      	b.n	80048d8 <_printf_float+0x2a8>
 80048fa:	bf00      	nop
 80048fc:	7fefffff 	.word	0x7fefffff
 8004900:	08007328 	.word	0x08007328
 8004904:	0800732c 	.word	0x0800732c
 8004908:	08007334 	.word	0x08007334
 800490c:	08007330 	.word	0x08007330
 8004910:	08007338 	.word	0x08007338
 8004914:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004916:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004918:	429a      	cmp	r2, r3
 800491a:	bfa8      	it	ge
 800491c:	461a      	movge	r2, r3
 800491e:	2a00      	cmp	r2, #0
 8004920:	4691      	mov	r9, r2
 8004922:	dc37      	bgt.n	8004994 <_printf_float+0x364>
 8004924:	f04f 0b00 	mov.w	fp, #0
 8004928:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800492c:	f104 021a 	add.w	r2, r4, #26
 8004930:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004934:	ebaa 0309 	sub.w	r3, sl, r9
 8004938:	455b      	cmp	r3, fp
 800493a:	dc33      	bgt.n	80049a4 <_printf_float+0x374>
 800493c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004940:	429a      	cmp	r2, r3
 8004942:	db3b      	blt.n	80049bc <_printf_float+0x38c>
 8004944:	6823      	ldr	r3, [r4, #0]
 8004946:	07da      	lsls	r2, r3, #31
 8004948:	d438      	bmi.n	80049bc <_printf_float+0x38c>
 800494a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800494c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800494e:	eba3 020a 	sub.w	r2, r3, sl
 8004952:	eba3 0901 	sub.w	r9, r3, r1
 8004956:	4591      	cmp	r9, r2
 8004958:	bfa8      	it	ge
 800495a:	4691      	movge	r9, r2
 800495c:	f1b9 0f00 	cmp.w	r9, #0
 8004960:	dc34      	bgt.n	80049cc <_printf_float+0x39c>
 8004962:	f04f 0800 	mov.w	r8, #0
 8004966:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800496a:	f104 0a1a 	add.w	sl, r4, #26
 800496e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004972:	1a9b      	subs	r3, r3, r2
 8004974:	eba3 0309 	sub.w	r3, r3, r9
 8004978:	4543      	cmp	r3, r8
 800497a:	f77f af7a 	ble.w	8004872 <_printf_float+0x242>
 800497e:	2301      	movs	r3, #1
 8004980:	4652      	mov	r2, sl
 8004982:	4631      	mov	r1, r6
 8004984:	4628      	mov	r0, r5
 8004986:	47b8      	blx	r7
 8004988:	3001      	adds	r0, #1
 800498a:	f43f aeac 	beq.w	80046e6 <_printf_float+0xb6>
 800498e:	f108 0801 	add.w	r8, r8, #1
 8004992:	e7ec      	b.n	800496e <_printf_float+0x33e>
 8004994:	4613      	mov	r3, r2
 8004996:	4631      	mov	r1, r6
 8004998:	4642      	mov	r2, r8
 800499a:	4628      	mov	r0, r5
 800499c:	47b8      	blx	r7
 800499e:	3001      	adds	r0, #1
 80049a0:	d1c0      	bne.n	8004924 <_printf_float+0x2f4>
 80049a2:	e6a0      	b.n	80046e6 <_printf_float+0xb6>
 80049a4:	2301      	movs	r3, #1
 80049a6:	4631      	mov	r1, r6
 80049a8:	4628      	mov	r0, r5
 80049aa:	920b      	str	r2, [sp, #44]	; 0x2c
 80049ac:	47b8      	blx	r7
 80049ae:	3001      	adds	r0, #1
 80049b0:	f43f ae99 	beq.w	80046e6 <_printf_float+0xb6>
 80049b4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80049b6:	f10b 0b01 	add.w	fp, fp, #1
 80049ba:	e7b9      	b.n	8004930 <_printf_float+0x300>
 80049bc:	4631      	mov	r1, r6
 80049be:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80049c2:	4628      	mov	r0, r5
 80049c4:	47b8      	blx	r7
 80049c6:	3001      	adds	r0, #1
 80049c8:	d1bf      	bne.n	800494a <_printf_float+0x31a>
 80049ca:	e68c      	b.n	80046e6 <_printf_float+0xb6>
 80049cc:	464b      	mov	r3, r9
 80049ce:	4631      	mov	r1, r6
 80049d0:	4628      	mov	r0, r5
 80049d2:	eb08 020a 	add.w	r2, r8, sl
 80049d6:	47b8      	blx	r7
 80049d8:	3001      	adds	r0, #1
 80049da:	d1c2      	bne.n	8004962 <_printf_float+0x332>
 80049dc:	e683      	b.n	80046e6 <_printf_float+0xb6>
 80049de:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80049e0:	2a01      	cmp	r2, #1
 80049e2:	dc01      	bgt.n	80049e8 <_printf_float+0x3b8>
 80049e4:	07db      	lsls	r3, r3, #31
 80049e6:	d537      	bpl.n	8004a58 <_printf_float+0x428>
 80049e8:	2301      	movs	r3, #1
 80049ea:	4642      	mov	r2, r8
 80049ec:	4631      	mov	r1, r6
 80049ee:	4628      	mov	r0, r5
 80049f0:	47b8      	blx	r7
 80049f2:	3001      	adds	r0, #1
 80049f4:	f43f ae77 	beq.w	80046e6 <_printf_float+0xb6>
 80049f8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80049fc:	4631      	mov	r1, r6
 80049fe:	4628      	mov	r0, r5
 8004a00:	47b8      	blx	r7
 8004a02:	3001      	adds	r0, #1
 8004a04:	f43f ae6f 	beq.w	80046e6 <_printf_float+0xb6>
 8004a08:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	2300      	movs	r3, #0
 8004a10:	f7fb ffca 	bl	80009a8 <__aeabi_dcmpeq>
 8004a14:	b9d8      	cbnz	r0, 8004a4e <_printf_float+0x41e>
 8004a16:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004a18:	f108 0201 	add.w	r2, r8, #1
 8004a1c:	3b01      	subs	r3, #1
 8004a1e:	4631      	mov	r1, r6
 8004a20:	4628      	mov	r0, r5
 8004a22:	47b8      	blx	r7
 8004a24:	3001      	adds	r0, #1
 8004a26:	d10e      	bne.n	8004a46 <_printf_float+0x416>
 8004a28:	e65d      	b.n	80046e6 <_printf_float+0xb6>
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	464a      	mov	r2, r9
 8004a2e:	4631      	mov	r1, r6
 8004a30:	4628      	mov	r0, r5
 8004a32:	47b8      	blx	r7
 8004a34:	3001      	adds	r0, #1
 8004a36:	f43f ae56 	beq.w	80046e6 <_printf_float+0xb6>
 8004a3a:	f108 0801 	add.w	r8, r8, #1
 8004a3e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004a40:	3b01      	subs	r3, #1
 8004a42:	4543      	cmp	r3, r8
 8004a44:	dcf1      	bgt.n	8004a2a <_printf_float+0x3fa>
 8004a46:	4653      	mov	r3, sl
 8004a48:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004a4c:	e6e0      	b.n	8004810 <_printf_float+0x1e0>
 8004a4e:	f04f 0800 	mov.w	r8, #0
 8004a52:	f104 091a 	add.w	r9, r4, #26
 8004a56:	e7f2      	b.n	8004a3e <_printf_float+0x40e>
 8004a58:	2301      	movs	r3, #1
 8004a5a:	4642      	mov	r2, r8
 8004a5c:	e7df      	b.n	8004a1e <_printf_float+0x3ee>
 8004a5e:	2301      	movs	r3, #1
 8004a60:	464a      	mov	r2, r9
 8004a62:	4631      	mov	r1, r6
 8004a64:	4628      	mov	r0, r5
 8004a66:	47b8      	blx	r7
 8004a68:	3001      	adds	r0, #1
 8004a6a:	f43f ae3c 	beq.w	80046e6 <_printf_float+0xb6>
 8004a6e:	f108 0801 	add.w	r8, r8, #1
 8004a72:	68e3      	ldr	r3, [r4, #12]
 8004a74:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004a76:	1a5b      	subs	r3, r3, r1
 8004a78:	4543      	cmp	r3, r8
 8004a7a:	dcf0      	bgt.n	8004a5e <_printf_float+0x42e>
 8004a7c:	e6fd      	b.n	800487a <_printf_float+0x24a>
 8004a7e:	f04f 0800 	mov.w	r8, #0
 8004a82:	f104 0919 	add.w	r9, r4, #25
 8004a86:	e7f4      	b.n	8004a72 <_printf_float+0x442>

08004a88 <_printf_common>:
 8004a88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a8c:	4616      	mov	r6, r2
 8004a8e:	4699      	mov	r9, r3
 8004a90:	688a      	ldr	r2, [r1, #8]
 8004a92:	690b      	ldr	r3, [r1, #16]
 8004a94:	4607      	mov	r7, r0
 8004a96:	4293      	cmp	r3, r2
 8004a98:	bfb8      	it	lt
 8004a9a:	4613      	movlt	r3, r2
 8004a9c:	6033      	str	r3, [r6, #0]
 8004a9e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004aa2:	460c      	mov	r4, r1
 8004aa4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004aa8:	b10a      	cbz	r2, 8004aae <_printf_common+0x26>
 8004aaa:	3301      	adds	r3, #1
 8004aac:	6033      	str	r3, [r6, #0]
 8004aae:	6823      	ldr	r3, [r4, #0]
 8004ab0:	0699      	lsls	r1, r3, #26
 8004ab2:	bf42      	ittt	mi
 8004ab4:	6833      	ldrmi	r3, [r6, #0]
 8004ab6:	3302      	addmi	r3, #2
 8004ab8:	6033      	strmi	r3, [r6, #0]
 8004aba:	6825      	ldr	r5, [r4, #0]
 8004abc:	f015 0506 	ands.w	r5, r5, #6
 8004ac0:	d106      	bne.n	8004ad0 <_printf_common+0x48>
 8004ac2:	f104 0a19 	add.w	sl, r4, #25
 8004ac6:	68e3      	ldr	r3, [r4, #12]
 8004ac8:	6832      	ldr	r2, [r6, #0]
 8004aca:	1a9b      	subs	r3, r3, r2
 8004acc:	42ab      	cmp	r3, r5
 8004ace:	dc28      	bgt.n	8004b22 <_printf_common+0x9a>
 8004ad0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004ad4:	1e13      	subs	r3, r2, #0
 8004ad6:	6822      	ldr	r2, [r4, #0]
 8004ad8:	bf18      	it	ne
 8004ada:	2301      	movne	r3, #1
 8004adc:	0692      	lsls	r2, r2, #26
 8004ade:	d42d      	bmi.n	8004b3c <_printf_common+0xb4>
 8004ae0:	4649      	mov	r1, r9
 8004ae2:	4638      	mov	r0, r7
 8004ae4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004ae8:	47c0      	blx	r8
 8004aea:	3001      	adds	r0, #1
 8004aec:	d020      	beq.n	8004b30 <_printf_common+0xa8>
 8004aee:	6823      	ldr	r3, [r4, #0]
 8004af0:	68e5      	ldr	r5, [r4, #12]
 8004af2:	f003 0306 	and.w	r3, r3, #6
 8004af6:	2b04      	cmp	r3, #4
 8004af8:	bf18      	it	ne
 8004afa:	2500      	movne	r5, #0
 8004afc:	6832      	ldr	r2, [r6, #0]
 8004afe:	f04f 0600 	mov.w	r6, #0
 8004b02:	68a3      	ldr	r3, [r4, #8]
 8004b04:	bf08      	it	eq
 8004b06:	1aad      	subeq	r5, r5, r2
 8004b08:	6922      	ldr	r2, [r4, #16]
 8004b0a:	bf08      	it	eq
 8004b0c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004b10:	4293      	cmp	r3, r2
 8004b12:	bfc4      	itt	gt
 8004b14:	1a9b      	subgt	r3, r3, r2
 8004b16:	18ed      	addgt	r5, r5, r3
 8004b18:	341a      	adds	r4, #26
 8004b1a:	42b5      	cmp	r5, r6
 8004b1c:	d11a      	bne.n	8004b54 <_printf_common+0xcc>
 8004b1e:	2000      	movs	r0, #0
 8004b20:	e008      	b.n	8004b34 <_printf_common+0xac>
 8004b22:	2301      	movs	r3, #1
 8004b24:	4652      	mov	r2, sl
 8004b26:	4649      	mov	r1, r9
 8004b28:	4638      	mov	r0, r7
 8004b2a:	47c0      	blx	r8
 8004b2c:	3001      	adds	r0, #1
 8004b2e:	d103      	bne.n	8004b38 <_printf_common+0xb0>
 8004b30:	f04f 30ff 	mov.w	r0, #4294967295
 8004b34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b38:	3501      	adds	r5, #1
 8004b3a:	e7c4      	b.n	8004ac6 <_printf_common+0x3e>
 8004b3c:	2030      	movs	r0, #48	; 0x30
 8004b3e:	18e1      	adds	r1, r4, r3
 8004b40:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004b44:	1c5a      	adds	r2, r3, #1
 8004b46:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004b4a:	4422      	add	r2, r4
 8004b4c:	3302      	adds	r3, #2
 8004b4e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004b52:	e7c5      	b.n	8004ae0 <_printf_common+0x58>
 8004b54:	2301      	movs	r3, #1
 8004b56:	4622      	mov	r2, r4
 8004b58:	4649      	mov	r1, r9
 8004b5a:	4638      	mov	r0, r7
 8004b5c:	47c0      	blx	r8
 8004b5e:	3001      	adds	r0, #1
 8004b60:	d0e6      	beq.n	8004b30 <_printf_common+0xa8>
 8004b62:	3601      	adds	r6, #1
 8004b64:	e7d9      	b.n	8004b1a <_printf_common+0x92>
	...

08004b68 <_printf_i>:
 8004b68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004b6c:	7e0f      	ldrb	r7, [r1, #24]
 8004b6e:	4691      	mov	r9, r2
 8004b70:	2f78      	cmp	r7, #120	; 0x78
 8004b72:	4680      	mov	r8, r0
 8004b74:	460c      	mov	r4, r1
 8004b76:	469a      	mov	sl, r3
 8004b78:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004b7a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004b7e:	d807      	bhi.n	8004b90 <_printf_i+0x28>
 8004b80:	2f62      	cmp	r7, #98	; 0x62
 8004b82:	d80a      	bhi.n	8004b9a <_printf_i+0x32>
 8004b84:	2f00      	cmp	r7, #0
 8004b86:	f000 80d9 	beq.w	8004d3c <_printf_i+0x1d4>
 8004b8a:	2f58      	cmp	r7, #88	; 0x58
 8004b8c:	f000 80a4 	beq.w	8004cd8 <_printf_i+0x170>
 8004b90:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004b94:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004b98:	e03a      	b.n	8004c10 <_printf_i+0xa8>
 8004b9a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004b9e:	2b15      	cmp	r3, #21
 8004ba0:	d8f6      	bhi.n	8004b90 <_printf_i+0x28>
 8004ba2:	a101      	add	r1, pc, #4	; (adr r1, 8004ba8 <_printf_i+0x40>)
 8004ba4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004ba8:	08004c01 	.word	0x08004c01
 8004bac:	08004c15 	.word	0x08004c15
 8004bb0:	08004b91 	.word	0x08004b91
 8004bb4:	08004b91 	.word	0x08004b91
 8004bb8:	08004b91 	.word	0x08004b91
 8004bbc:	08004b91 	.word	0x08004b91
 8004bc0:	08004c15 	.word	0x08004c15
 8004bc4:	08004b91 	.word	0x08004b91
 8004bc8:	08004b91 	.word	0x08004b91
 8004bcc:	08004b91 	.word	0x08004b91
 8004bd0:	08004b91 	.word	0x08004b91
 8004bd4:	08004d23 	.word	0x08004d23
 8004bd8:	08004c45 	.word	0x08004c45
 8004bdc:	08004d05 	.word	0x08004d05
 8004be0:	08004b91 	.word	0x08004b91
 8004be4:	08004b91 	.word	0x08004b91
 8004be8:	08004d45 	.word	0x08004d45
 8004bec:	08004b91 	.word	0x08004b91
 8004bf0:	08004c45 	.word	0x08004c45
 8004bf4:	08004b91 	.word	0x08004b91
 8004bf8:	08004b91 	.word	0x08004b91
 8004bfc:	08004d0d 	.word	0x08004d0d
 8004c00:	682b      	ldr	r3, [r5, #0]
 8004c02:	1d1a      	adds	r2, r3, #4
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	602a      	str	r2, [r5, #0]
 8004c08:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004c0c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004c10:	2301      	movs	r3, #1
 8004c12:	e0a4      	b.n	8004d5e <_printf_i+0x1f6>
 8004c14:	6820      	ldr	r0, [r4, #0]
 8004c16:	6829      	ldr	r1, [r5, #0]
 8004c18:	0606      	lsls	r6, r0, #24
 8004c1a:	f101 0304 	add.w	r3, r1, #4
 8004c1e:	d50a      	bpl.n	8004c36 <_printf_i+0xce>
 8004c20:	680e      	ldr	r6, [r1, #0]
 8004c22:	602b      	str	r3, [r5, #0]
 8004c24:	2e00      	cmp	r6, #0
 8004c26:	da03      	bge.n	8004c30 <_printf_i+0xc8>
 8004c28:	232d      	movs	r3, #45	; 0x2d
 8004c2a:	4276      	negs	r6, r6
 8004c2c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004c30:	230a      	movs	r3, #10
 8004c32:	485e      	ldr	r0, [pc, #376]	; (8004dac <_printf_i+0x244>)
 8004c34:	e019      	b.n	8004c6a <_printf_i+0x102>
 8004c36:	680e      	ldr	r6, [r1, #0]
 8004c38:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004c3c:	602b      	str	r3, [r5, #0]
 8004c3e:	bf18      	it	ne
 8004c40:	b236      	sxthne	r6, r6
 8004c42:	e7ef      	b.n	8004c24 <_printf_i+0xbc>
 8004c44:	682b      	ldr	r3, [r5, #0]
 8004c46:	6820      	ldr	r0, [r4, #0]
 8004c48:	1d19      	adds	r1, r3, #4
 8004c4a:	6029      	str	r1, [r5, #0]
 8004c4c:	0601      	lsls	r1, r0, #24
 8004c4e:	d501      	bpl.n	8004c54 <_printf_i+0xec>
 8004c50:	681e      	ldr	r6, [r3, #0]
 8004c52:	e002      	b.n	8004c5a <_printf_i+0xf2>
 8004c54:	0646      	lsls	r6, r0, #25
 8004c56:	d5fb      	bpl.n	8004c50 <_printf_i+0xe8>
 8004c58:	881e      	ldrh	r6, [r3, #0]
 8004c5a:	2f6f      	cmp	r7, #111	; 0x6f
 8004c5c:	bf0c      	ite	eq
 8004c5e:	2308      	moveq	r3, #8
 8004c60:	230a      	movne	r3, #10
 8004c62:	4852      	ldr	r0, [pc, #328]	; (8004dac <_printf_i+0x244>)
 8004c64:	2100      	movs	r1, #0
 8004c66:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004c6a:	6865      	ldr	r5, [r4, #4]
 8004c6c:	2d00      	cmp	r5, #0
 8004c6e:	bfa8      	it	ge
 8004c70:	6821      	ldrge	r1, [r4, #0]
 8004c72:	60a5      	str	r5, [r4, #8]
 8004c74:	bfa4      	itt	ge
 8004c76:	f021 0104 	bicge.w	r1, r1, #4
 8004c7a:	6021      	strge	r1, [r4, #0]
 8004c7c:	b90e      	cbnz	r6, 8004c82 <_printf_i+0x11a>
 8004c7e:	2d00      	cmp	r5, #0
 8004c80:	d04d      	beq.n	8004d1e <_printf_i+0x1b6>
 8004c82:	4615      	mov	r5, r2
 8004c84:	fbb6 f1f3 	udiv	r1, r6, r3
 8004c88:	fb03 6711 	mls	r7, r3, r1, r6
 8004c8c:	5dc7      	ldrb	r7, [r0, r7]
 8004c8e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004c92:	4637      	mov	r7, r6
 8004c94:	42bb      	cmp	r3, r7
 8004c96:	460e      	mov	r6, r1
 8004c98:	d9f4      	bls.n	8004c84 <_printf_i+0x11c>
 8004c9a:	2b08      	cmp	r3, #8
 8004c9c:	d10b      	bne.n	8004cb6 <_printf_i+0x14e>
 8004c9e:	6823      	ldr	r3, [r4, #0]
 8004ca0:	07de      	lsls	r6, r3, #31
 8004ca2:	d508      	bpl.n	8004cb6 <_printf_i+0x14e>
 8004ca4:	6923      	ldr	r3, [r4, #16]
 8004ca6:	6861      	ldr	r1, [r4, #4]
 8004ca8:	4299      	cmp	r1, r3
 8004caa:	bfde      	ittt	le
 8004cac:	2330      	movle	r3, #48	; 0x30
 8004cae:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004cb2:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004cb6:	1b52      	subs	r2, r2, r5
 8004cb8:	6122      	str	r2, [r4, #16]
 8004cba:	464b      	mov	r3, r9
 8004cbc:	4621      	mov	r1, r4
 8004cbe:	4640      	mov	r0, r8
 8004cc0:	f8cd a000 	str.w	sl, [sp]
 8004cc4:	aa03      	add	r2, sp, #12
 8004cc6:	f7ff fedf 	bl	8004a88 <_printf_common>
 8004cca:	3001      	adds	r0, #1
 8004ccc:	d14c      	bne.n	8004d68 <_printf_i+0x200>
 8004cce:	f04f 30ff 	mov.w	r0, #4294967295
 8004cd2:	b004      	add	sp, #16
 8004cd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cd8:	4834      	ldr	r0, [pc, #208]	; (8004dac <_printf_i+0x244>)
 8004cda:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004cde:	6829      	ldr	r1, [r5, #0]
 8004ce0:	6823      	ldr	r3, [r4, #0]
 8004ce2:	f851 6b04 	ldr.w	r6, [r1], #4
 8004ce6:	6029      	str	r1, [r5, #0]
 8004ce8:	061d      	lsls	r5, r3, #24
 8004cea:	d514      	bpl.n	8004d16 <_printf_i+0x1ae>
 8004cec:	07df      	lsls	r7, r3, #31
 8004cee:	bf44      	itt	mi
 8004cf0:	f043 0320 	orrmi.w	r3, r3, #32
 8004cf4:	6023      	strmi	r3, [r4, #0]
 8004cf6:	b91e      	cbnz	r6, 8004d00 <_printf_i+0x198>
 8004cf8:	6823      	ldr	r3, [r4, #0]
 8004cfa:	f023 0320 	bic.w	r3, r3, #32
 8004cfe:	6023      	str	r3, [r4, #0]
 8004d00:	2310      	movs	r3, #16
 8004d02:	e7af      	b.n	8004c64 <_printf_i+0xfc>
 8004d04:	6823      	ldr	r3, [r4, #0]
 8004d06:	f043 0320 	orr.w	r3, r3, #32
 8004d0a:	6023      	str	r3, [r4, #0]
 8004d0c:	2378      	movs	r3, #120	; 0x78
 8004d0e:	4828      	ldr	r0, [pc, #160]	; (8004db0 <_printf_i+0x248>)
 8004d10:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004d14:	e7e3      	b.n	8004cde <_printf_i+0x176>
 8004d16:	0659      	lsls	r1, r3, #25
 8004d18:	bf48      	it	mi
 8004d1a:	b2b6      	uxthmi	r6, r6
 8004d1c:	e7e6      	b.n	8004cec <_printf_i+0x184>
 8004d1e:	4615      	mov	r5, r2
 8004d20:	e7bb      	b.n	8004c9a <_printf_i+0x132>
 8004d22:	682b      	ldr	r3, [r5, #0]
 8004d24:	6826      	ldr	r6, [r4, #0]
 8004d26:	1d18      	adds	r0, r3, #4
 8004d28:	6961      	ldr	r1, [r4, #20]
 8004d2a:	6028      	str	r0, [r5, #0]
 8004d2c:	0635      	lsls	r5, r6, #24
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	d501      	bpl.n	8004d36 <_printf_i+0x1ce>
 8004d32:	6019      	str	r1, [r3, #0]
 8004d34:	e002      	b.n	8004d3c <_printf_i+0x1d4>
 8004d36:	0670      	lsls	r0, r6, #25
 8004d38:	d5fb      	bpl.n	8004d32 <_printf_i+0x1ca>
 8004d3a:	8019      	strh	r1, [r3, #0]
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	4615      	mov	r5, r2
 8004d40:	6123      	str	r3, [r4, #16]
 8004d42:	e7ba      	b.n	8004cba <_printf_i+0x152>
 8004d44:	682b      	ldr	r3, [r5, #0]
 8004d46:	2100      	movs	r1, #0
 8004d48:	1d1a      	adds	r2, r3, #4
 8004d4a:	602a      	str	r2, [r5, #0]
 8004d4c:	681d      	ldr	r5, [r3, #0]
 8004d4e:	6862      	ldr	r2, [r4, #4]
 8004d50:	4628      	mov	r0, r5
 8004d52:	f000 fed7 	bl	8005b04 <memchr>
 8004d56:	b108      	cbz	r0, 8004d5c <_printf_i+0x1f4>
 8004d58:	1b40      	subs	r0, r0, r5
 8004d5a:	6060      	str	r0, [r4, #4]
 8004d5c:	6863      	ldr	r3, [r4, #4]
 8004d5e:	6123      	str	r3, [r4, #16]
 8004d60:	2300      	movs	r3, #0
 8004d62:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004d66:	e7a8      	b.n	8004cba <_printf_i+0x152>
 8004d68:	462a      	mov	r2, r5
 8004d6a:	4649      	mov	r1, r9
 8004d6c:	4640      	mov	r0, r8
 8004d6e:	6923      	ldr	r3, [r4, #16]
 8004d70:	47d0      	blx	sl
 8004d72:	3001      	adds	r0, #1
 8004d74:	d0ab      	beq.n	8004cce <_printf_i+0x166>
 8004d76:	6823      	ldr	r3, [r4, #0]
 8004d78:	079b      	lsls	r3, r3, #30
 8004d7a:	d413      	bmi.n	8004da4 <_printf_i+0x23c>
 8004d7c:	68e0      	ldr	r0, [r4, #12]
 8004d7e:	9b03      	ldr	r3, [sp, #12]
 8004d80:	4298      	cmp	r0, r3
 8004d82:	bfb8      	it	lt
 8004d84:	4618      	movlt	r0, r3
 8004d86:	e7a4      	b.n	8004cd2 <_printf_i+0x16a>
 8004d88:	2301      	movs	r3, #1
 8004d8a:	4632      	mov	r2, r6
 8004d8c:	4649      	mov	r1, r9
 8004d8e:	4640      	mov	r0, r8
 8004d90:	47d0      	blx	sl
 8004d92:	3001      	adds	r0, #1
 8004d94:	d09b      	beq.n	8004cce <_printf_i+0x166>
 8004d96:	3501      	adds	r5, #1
 8004d98:	68e3      	ldr	r3, [r4, #12]
 8004d9a:	9903      	ldr	r1, [sp, #12]
 8004d9c:	1a5b      	subs	r3, r3, r1
 8004d9e:	42ab      	cmp	r3, r5
 8004da0:	dcf2      	bgt.n	8004d88 <_printf_i+0x220>
 8004da2:	e7eb      	b.n	8004d7c <_printf_i+0x214>
 8004da4:	2500      	movs	r5, #0
 8004da6:	f104 0619 	add.w	r6, r4, #25
 8004daa:	e7f5      	b.n	8004d98 <_printf_i+0x230>
 8004dac:	0800733a 	.word	0x0800733a
 8004db0:	0800734b 	.word	0x0800734b

08004db4 <siprintf>:
 8004db4:	b40e      	push	{r1, r2, r3}
 8004db6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004dba:	b500      	push	{lr}
 8004dbc:	b09c      	sub	sp, #112	; 0x70
 8004dbe:	ab1d      	add	r3, sp, #116	; 0x74
 8004dc0:	9002      	str	r0, [sp, #8]
 8004dc2:	9006      	str	r0, [sp, #24]
 8004dc4:	9107      	str	r1, [sp, #28]
 8004dc6:	9104      	str	r1, [sp, #16]
 8004dc8:	4808      	ldr	r0, [pc, #32]	; (8004dec <siprintf+0x38>)
 8004dca:	4909      	ldr	r1, [pc, #36]	; (8004df0 <siprintf+0x3c>)
 8004dcc:	f853 2b04 	ldr.w	r2, [r3], #4
 8004dd0:	9105      	str	r1, [sp, #20]
 8004dd2:	6800      	ldr	r0, [r0, #0]
 8004dd4:	a902      	add	r1, sp, #8
 8004dd6:	9301      	str	r3, [sp, #4]
 8004dd8:	f001 fb7e 	bl	80064d8 <_svfiprintf_r>
 8004ddc:	2200      	movs	r2, #0
 8004dde:	9b02      	ldr	r3, [sp, #8]
 8004de0:	701a      	strb	r2, [r3, #0]
 8004de2:	b01c      	add	sp, #112	; 0x70
 8004de4:	f85d eb04 	ldr.w	lr, [sp], #4
 8004de8:	b003      	add	sp, #12
 8004dea:	4770      	bx	lr
 8004dec:	2000000c 	.word	0x2000000c
 8004df0:	ffff0208 	.word	0xffff0208

08004df4 <quorem>:
 8004df4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004df8:	6903      	ldr	r3, [r0, #16]
 8004dfa:	690c      	ldr	r4, [r1, #16]
 8004dfc:	4607      	mov	r7, r0
 8004dfe:	42a3      	cmp	r3, r4
 8004e00:	f2c0 8082 	blt.w	8004f08 <quorem+0x114>
 8004e04:	3c01      	subs	r4, #1
 8004e06:	f100 0514 	add.w	r5, r0, #20
 8004e0a:	f101 0814 	add.w	r8, r1, #20
 8004e0e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004e12:	9301      	str	r3, [sp, #4]
 8004e14:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004e18:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004e1c:	3301      	adds	r3, #1
 8004e1e:	429a      	cmp	r2, r3
 8004e20:	fbb2 f6f3 	udiv	r6, r2, r3
 8004e24:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004e28:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004e2c:	d331      	bcc.n	8004e92 <quorem+0x9e>
 8004e2e:	f04f 0e00 	mov.w	lr, #0
 8004e32:	4640      	mov	r0, r8
 8004e34:	46ac      	mov	ip, r5
 8004e36:	46f2      	mov	sl, lr
 8004e38:	f850 2b04 	ldr.w	r2, [r0], #4
 8004e3c:	b293      	uxth	r3, r2
 8004e3e:	fb06 e303 	mla	r3, r6, r3, lr
 8004e42:	0c12      	lsrs	r2, r2, #16
 8004e44:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8004e48:	b29b      	uxth	r3, r3
 8004e4a:	fb06 e202 	mla	r2, r6, r2, lr
 8004e4e:	ebaa 0303 	sub.w	r3, sl, r3
 8004e52:	f8dc a000 	ldr.w	sl, [ip]
 8004e56:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004e5a:	fa1f fa8a 	uxth.w	sl, sl
 8004e5e:	4453      	add	r3, sl
 8004e60:	f8dc a000 	ldr.w	sl, [ip]
 8004e64:	b292      	uxth	r2, r2
 8004e66:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004e6a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004e6e:	b29b      	uxth	r3, r3
 8004e70:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004e74:	4581      	cmp	r9, r0
 8004e76:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004e7a:	f84c 3b04 	str.w	r3, [ip], #4
 8004e7e:	d2db      	bcs.n	8004e38 <quorem+0x44>
 8004e80:	f855 300b 	ldr.w	r3, [r5, fp]
 8004e84:	b92b      	cbnz	r3, 8004e92 <quorem+0x9e>
 8004e86:	9b01      	ldr	r3, [sp, #4]
 8004e88:	3b04      	subs	r3, #4
 8004e8a:	429d      	cmp	r5, r3
 8004e8c:	461a      	mov	r2, r3
 8004e8e:	d32f      	bcc.n	8004ef0 <quorem+0xfc>
 8004e90:	613c      	str	r4, [r7, #16]
 8004e92:	4638      	mov	r0, r7
 8004e94:	f001 f8d0 	bl	8006038 <__mcmp>
 8004e98:	2800      	cmp	r0, #0
 8004e9a:	db25      	blt.n	8004ee8 <quorem+0xf4>
 8004e9c:	4628      	mov	r0, r5
 8004e9e:	f04f 0c00 	mov.w	ip, #0
 8004ea2:	3601      	adds	r6, #1
 8004ea4:	f858 1b04 	ldr.w	r1, [r8], #4
 8004ea8:	f8d0 e000 	ldr.w	lr, [r0]
 8004eac:	b28b      	uxth	r3, r1
 8004eae:	ebac 0303 	sub.w	r3, ip, r3
 8004eb2:	fa1f f28e 	uxth.w	r2, lr
 8004eb6:	4413      	add	r3, r2
 8004eb8:	0c0a      	lsrs	r2, r1, #16
 8004eba:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004ebe:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004ec2:	b29b      	uxth	r3, r3
 8004ec4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004ec8:	45c1      	cmp	r9, r8
 8004eca:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004ece:	f840 3b04 	str.w	r3, [r0], #4
 8004ed2:	d2e7      	bcs.n	8004ea4 <quorem+0xb0>
 8004ed4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004ed8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004edc:	b922      	cbnz	r2, 8004ee8 <quorem+0xf4>
 8004ede:	3b04      	subs	r3, #4
 8004ee0:	429d      	cmp	r5, r3
 8004ee2:	461a      	mov	r2, r3
 8004ee4:	d30a      	bcc.n	8004efc <quorem+0x108>
 8004ee6:	613c      	str	r4, [r7, #16]
 8004ee8:	4630      	mov	r0, r6
 8004eea:	b003      	add	sp, #12
 8004eec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ef0:	6812      	ldr	r2, [r2, #0]
 8004ef2:	3b04      	subs	r3, #4
 8004ef4:	2a00      	cmp	r2, #0
 8004ef6:	d1cb      	bne.n	8004e90 <quorem+0x9c>
 8004ef8:	3c01      	subs	r4, #1
 8004efa:	e7c6      	b.n	8004e8a <quorem+0x96>
 8004efc:	6812      	ldr	r2, [r2, #0]
 8004efe:	3b04      	subs	r3, #4
 8004f00:	2a00      	cmp	r2, #0
 8004f02:	d1f0      	bne.n	8004ee6 <quorem+0xf2>
 8004f04:	3c01      	subs	r4, #1
 8004f06:	e7eb      	b.n	8004ee0 <quorem+0xec>
 8004f08:	2000      	movs	r0, #0
 8004f0a:	e7ee      	b.n	8004eea <quorem+0xf6>
 8004f0c:	0000      	movs	r0, r0
	...

08004f10 <_dtoa_r>:
 8004f10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f14:	4616      	mov	r6, r2
 8004f16:	461f      	mov	r7, r3
 8004f18:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8004f1a:	b099      	sub	sp, #100	; 0x64
 8004f1c:	4605      	mov	r5, r0
 8004f1e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8004f22:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8004f26:	b974      	cbnz	r4, 8004f46 <_dtoa_r+0x36>
 8004f28:	2010      	movs	r0, #16
 8004f2a:	f000 fde3 	bl	8005af4 <malloc>
 8004f2e:	4602      	mov	r2, r0
 8004f30:	6268      	str	r0, [r5, #36]	; 0x24
 8004f32:	b920      	cbnz	r0, 8004f3e <_dtoa_r+0x2e>
 8004f34:	21ea      	movs	r1, #234	; 0xea
 8004f36:	4ba8      	ldr	r3, [pc, #672]	; (80051d8 <_dtoa_r+0x2c8>)
 8004f38:	48a8      	ldr	r0, [pc, #672]	; (80051dc <_dtoa_r+0x2cc>)
 8004f3a:	f001 fbdd 	bl	80066f8 <__assert_func>
 8004f3e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004f42:	6004      	str	r4, [r0, #0]
 8004f44:	60c4      	str	r4, [r0, #12]
 8004f46:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004f48:	6819      	ldr	r1, [r3, #0]
 8004f4a:	b151      	cbz	r1, 8004f62 <_dtoa_r+0x52>
 8004f4c:	685a      	ldr	r2, [r3, #4]
 8004f4e:	2301      	movs	r3, #1
 8004f50:	4093      	lsls	r3, r2
 8004f52:	604a      	str	r2, [r1, #4]
 8004f54:	608b      	str	r3, [r1, #8]
 8004f56:	4628      	mov	r0, r5
 8004f58:	f000 fe30 	bl	8005bbc <_Bfree>
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004f60:	601a      	str	r2, [r3, #0]
 8004f62:	1e3b      	subs	r3, r7, #0
 8004f64:	bfaf      	iteee	ge
 8004f66:	2300      	movge	r3, #0
 8004f68:	2201      	movlt	r2, #1
 8004f6a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004f6e:	9305      	strlt	r3, [sp, #20]
 8004f70:	bfa8      	it	ge
 8004f72:	f8c8 3000 	strge.w	r3, [r8]
 8004f76:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8004f7a:	4b99      	ldr	r3, [pc, #612]	; (80051e0 <_dtoa_r+0x2d0>)
 8004f7c:	bfb8      	it	lt
 8004f7e:	f8c8 2000 	strlt.w	r2, [r8]
 8004f82:	ea33 0309 	bics.w	r3, r3, r9
 8004f86:	d119      	bne.n	8004fbc <_dtoa_r+0xac>
 8004f88:	f242 730f 	movw	r3, #9999	; 0x270f
 8004f8c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004f8e:	6013      	str	r3, [r2, #0]
 8004f90:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004f94:	4333      	orrs	r3, r6
 8004f96:	f000 857f 	beq.w	8005a98 <_dtoa_r+0xb88>
 8004f9a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004f9c:	b953      	cbnz	r3, 8004fb4 <_dtoa_r+0xa4>
 8004f9e:	4b91      	ldr	r3, [pc, #580]	; (80051e4 <_dtoa_r+0x2d4>)
 8004fa0:	e022      	b.n	8004fe8 <_dtoa_r+0xd8>
 8004fa2:	4b91      	ldr	r3, [pc, #580]	; (80051e8 <_dtoa_r+0x2d8>)
 8004fa4:	9303      	str	r3, [sp, #12]
 8004fa6:	3308      	adds	r3, #8
 8004fa8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8004faa:	6013      	str	r3, [r2, #0]
 8004fac:	9803      	ldr	r0, [sp, #12]
 8004fae:	b019      	add	sp, #100	; 0x64
 8004fb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004fb4:	4b8b      	ldr	r3, [pc, #556]	; (80051e4 <_dtoa_r+0x2d4>)
 8004fb6:	9303      	str	r3, [sp, #12]
 8004fb8:	3303      	adds	r3, #3
 8004fba:	e7f5      	b.n	8004fa8 <_dtoa_r+0x98>
 8004fbc:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004fc0:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8004fc4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004fc8:	2200      	movs	r2, #0
 8004fca:	2300      	movs	r3, #0
 8004fcc:	f7fb fcec 	bl	80009a8 <__aeabi_dcmpeq>
 8004fd0:	4680      	mov	r8, r0
 8004fd2:	b158      	cbz	r0, 8004fec <_dtoa_r+0xdc>
 8004fd4:	2301      	movs	r3, #1
 8004fd6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004fd8:	6013      	str	r3, [r2, #0]
 8004fda:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	f000 8558 	beq.w	8005a92 <_dtoa_r+0xb82>
 8004fe2:	4882      	ldr	r0, [pc, #520]	; (80051ec <_dtoa_r+0x2dc>)
 8004fe4:	6018      	str	r0, [r3, #0]
 8004fe6:	1e43      	subs	r3, r0, #1
 8004fe8:	9303      	str	r3, [sp, #12]
 8004fea:	e7df      	b.n	8004fac <_dtoa_r+0x9c>
 8004fec:	ab16      	add	r3, sp, #88	; 0x58
 8004fee:	9301      	str	r3, [sp, #4]
 8004ff0:	ab17      	add	r3, sp, #92	; 0x5c
 8004ff2:	9300      	str	r3, [sp, #0]
 8004ff4:	4628      	mov	r0, r5
 8004ff6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004ffa:	f001 f8c5 	bl	8006188 <__d2b>
 8004ffe:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8005002:	4683      	mov	fp, r0
 8005004:	2c00      	cmp	r4, #0
 8005006:	d07f      	beq.n	8005108 <_dtoa_r+0x1f8>
 8005008:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800500c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800500e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8005012:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005016:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800501a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800501e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8005022:	2200      	movs	r2, #0
 8005024:	4b72      	ldr	r3, [pc, #456]	; (80051f0 <_dtoa_r+0x2e0>)
 8005026:	f7fb f89f 	bl	8000168 <__aeabi_dsub>
 800502a:	a365      	add	r3, pc, #404	; (adr r3, 80051c0 <_dtoa_r+0x2b0>)
 800502c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005030:	f7fb fa52 	bl	80004d8 <__aeabi_dmul>
 8005034:	a364      	add	r3, pc, #400	; (adr r3, 80051c8 <_dtoa_r+0x2b8>)
 8005036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800503a:	f7fb f897 	bl	800016c <__adddf3>
 800503e:	4606      	mov	r6, r0
 8005040:	4620      	mov	r0, r4
 8005042:	460f      	mov	r7, r1
 8005044:	f7fb f9de 	bl	8000404 <__aeabi_i2d>
 8005048:	a361      	add	r3, pc, #388	; (adr r3, 80051d0 <_dtoa_r+0x2c0>)
 800504a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800504e:	f7fb fa43 	bl	80004d8 <__aeabi_dmul>
 8005052:	4602      	mov	r2, r0
 8005054:	460b      	mov	r3, r1
 8005056:	4630      	mov	r0, r6
 8005058:	4639      	mov	r1, r7
 800505a:	f7fb f887 	bl	800016c <__adddf3>
 800505e:	4606      	mov	r6, r0
 8005060:	460f      	mov	r7, r1
 8005062:	f7fb fce9 	bl	8000a38 <__aeabi_d2iz>
 8005066:	2200      	movs	r2, #0
 8005068:	4682      	mov	sl, r0
 800506a:	2300      	movs	r3, #0
 800506c:	4630      	mov	r0, r6
 800506e:	4639      	mov	r1, r7
 8005070:	f7fb fca4 	bl	80009bc <__aeabi_dcmplt>
 8005074:	b148      	cbz	r0, 800508a <_dtoa_r+0x17a>
 8005076:	4650      	mov	r0, sl
 8005078:	f7fb f9c4 	bl	8000404 <__aeabi_i2d>
 800507c:	4632      	mov	r2, r6
 800507e:	463b      	mov	r3, r7
 8005080:	f7fb fc92 	bl	80009a8 <__aeabi_dcmpeq>
 8005084:	b908      	cbnz	r0, 800508a <_dtoa_r+0x17a>
 8005086:	f10a 3aff 	add.w	sl, sl, #4294967295
 800508a:	f1ba 0f16 	cmp.w	sl, #22
 800508e:	d858      	bhi.n	8005142 <_dtoa_r+0x232>
 8005090:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005094:	4b57      	ldr	r3, [pc, #348]	; (80051f4 <_dtoa_r+0x2e4>)
 8005096:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800509a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800509e:	f7fb fc8d 	bl	80009bc <__aeabi_dcmplt>
 80050a2:	2800      	cmp	r0, #0
 80050a4:	d04f      	beq.n	8005146 <_dtoa_r+0x236>
 80050a6:	2300      	movs	r3, #0
 80050a8:	f10a 3aff 	add.w	sl, sl, #4294967295
 80050ac:	930f      	str	r3, [sp, #60]	; 0x3c
 80050ae:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80050b0:	1b1c      	subs	r4, r3, r4
 80050b2:	1e63      	subs	r3, r4, #1
 80050b4:	9309      	str	r3, [sp, #36]	; 0x24
 80050b6:	bf49      	itett	mi
 80050b8:	f1c4 0301 	rsbmi	r3, r4, #1
 80050bc:	2300      	movpl	r3, #0
 80050be:	9306      	strmi	r3, [sp, #24]
 80050c0:	2300      	movmi	r3, #0
 80050c2:	bf54      	ite	pl
 80050c4:	9306      	strpl	r3, [sp, #24]
 80050c6:	9309      	strmi	r3, [sp, #36]	; 0x24
 80050c8:	f1ba 0f00 	cmp.w	sl, #0
 80050cc:	db3d      	blt.n	800514a <_dtoa_r+0x23a>
 80050ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050d0:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80050d4:	4453      	add	r3, sl
 80050d6:	9309      	str	r3, [sp, #36]	; 0x24
 80050d8:	2300      	movs	r3, #0
 80050da:	930a      	str	r3, [sp, #40]	; 0x28
 80050dc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80050de:	2b09      	cmp	r3, #9
 80050e0:	f200 808c 	bhi.w	80051fc <_dtoa_r+0x2ec>
 80050e4:	2b05      	cmp	r3, #5
 80050e6:	bfc4      	itt	gt
 80050e8:	3b04      	subgt	r3, #4
 80050ea:	9322      	strgt	r3, [sp, #136]	; 0x88
 80050ec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80050ee:	bfc8      	it	gt
 80050f0:	2400      	movgt	r4, #0
 80050f2:	f1a3 0302 	sub.w	r3, r3, #2
 80050f6:	bfd8      	it	le
 80050f8:	2401      	movle	r4, #1
 80050fa:	2b03      	cmp	r3, #3
 80050fc:	f200 808a 	bhi.w	8005214 <_dtoa_r+0x304>
 8005100:	e8df f003 	tbb	[pc, r3]
 8005104:	5b4d4f2d 	.word	0x5b4d4f2d
 8005108:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800510c:	441c      	add	r4, r3
 800510e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8005112:	2b20      	cmp	r3, #32
 8005114:	bfc3      	ittte	gt
 8005116:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800511a:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800511e:	fa09 f303 	lslgt.w	r3, r9, r3
 8005122:	f1c3 0320 	rsble	r3, r3, #32
 8005126:	bfc6      	itte	gt
 8005128:	fa26 f000 	lsrgt.w	r0, r6, r0
 800512c:	4318      	orrgt	r0, r3
 800512e:	fa06 f003 	lslle.w	r0, r6, r3
 8005132:	f7fb f957 	bl	80003e4 <__aeabi_ui2d>
 8005136:	2301      	movs	r3, #1
 8005138:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800513c:	3c01      	subs	r4, #1
 800513e:	9313      	str	r3, [sp, #76]	; 0x4c
 8005140:	e76f      	b.n	8005022 <_dtoa_r+0x112>
 8005142:	2301      	movs	r3, #1
 8005144:	e7b2      	b.n	80050ac <_dtoa_r+0x19c>
 8005146:	900f      	str	r0, [sp, #60]	; 0x3c
 8005148:	e7b1      	b.n	80050ae <_dtoa_r+0x19e>
 800514a:	9b06      	ldr	r3, [sp, #24]
 800514c:	eba3 030a 	sub.w	r3, r3, sl
 8005150:	9306      	str	r3, [sp, #24]
 8005152:	f1ca 0300 	rsb	r3, sl, #0
 8005156:	930a      	str	r3, [sp, #40]	; 0x28
 8005158:	2300      	movs	r3, #0
 800515a:	930e      	str	r3, [sp, #56]	; 0x38
 800515c:	e7be      	b.n	80050dc <_dtoa_r+0x1cc>
 800515e:	2300      	movs	r3, #0
 8005160:	930b      	str	r3, [sp, #44]	; 0x2c
 8005162:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005164:	2b00      	cmp	r3, #0
 8005166:	dc58      	bgt.n	800521a <_dtoa_r+0x30a>
 8005168:	f04f 0901 	mov.w	r9, #1
 800516c:	464b      	mov	r3, r9
 800516e:	f8cd 9020 	str.w	r9, [sp, #32]
 8005172:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8005176:	2200      	movs	r2, #0
 8005178:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800517a:	6042      	str	r2, [r0, #4]
 800517c:	2204      	movs	r2, #4
 800517e:	f102 0614 	add.w	r6, r2, #20
 8005182:	429e      	cmp	r6, r3
 8005184:	6841      	ldr	r1, [r0, #4]
 8005186:	d94e      	bls.n	8005226 <_dtoa_r+0x316>
 8005188:	4628      	mov	r0, r5
 800518a:	f000 fcd7 	bl	8005b3c <_Balloc>
 800518e:	9003      	str	r0, [sp, #12]
 8005190:	2800      	cmp	r0, #0
 8005192:	d14c      	bne.n	800522e <_dtoa_r+0x31e>
 8005194:	4602      	mov	r2, r0
 8005196:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800519a:	4b17      	ldr	r3, [pc, #92]	; (80051f8 <_dtoa_r+0x2e8>)
 800519c:	e6cc      	b.n	8004f38 <_dtoa_r+0x28>
 800519e:	2301      	movs	r3, #1
 80051a0:	e7de      	b.n	8005160 <_dtoa_r+0x250>
 80051a2:	2300      	movs	r3, #0
 80051a4:	930b      	str	r3, [sp, #44]	; 0x2c
 80051a6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80051a8:	eb0a 0903 	add.w	r9, sl, r3
 80051ac:	f109 0301 	add.w	r3, r9, #1
 80051b0:	2b01      	cmp	r3, #1
 80051b2:	9308      	str	r3, [sp, #32]
 80051b4:	bfb8      	it	lt
 80051b6:	2301      	movlt	r3, #1
 80051b8:	e7dd      	b.n	8005176 <_dtoa_r+0x266>
 80051ba:	2301      	movs	r3, #1
 80051bc:	e7f2      	b.n	80051a4 <_dtoa_r+0x294>
 80051be:	bf00      	nop
 80051c0:	636f4361 	.word	0x636f4361
 80051c4:	3fd287a7 	.word	0x3fd287a7
 80051c8:	8b60c8b3 	.word	0x8b60c8b3
 80051cc:	3fc68a28 	.word	0x3fc68a28
 80051d0:	509f79fb 	.word	0x509f79fb
 80051d4:	3fd34413 	.word	0x3fd34413
 80051d8:	08007369 	.word	0x08007369
 80051dc:	08007380 	.word	0x08007380
 80051e0:	7ff00000 	.word	0x7ff00000
 80051e4:	08007365 	.word	0x08007365
 80051e8:	0800735c 	.word	0x0800735c
 80051ec:	08007339 	.word	0x08007339
 80051f0:	3ff80000 	.word	0x3ff80000
 80051f4:	08007470 	.word	0x08007470
 80051f8:	080073db 	.word	0x080073db
 80051fc:	2401      	movs	r4, #1
 80051fe:	2300      	movs	r3, #0
 8005200:	940b      	str	r4, [sp, #44]	; 0x2c
 8005202:	9322      	str	r3, [sp, #136]	; 0x88
 8005204:	f04f 39ff 	mov.w	r9, #4294967295
 8005208:	2200      	movs	r2, #0
 800520a:	2312      	movs	r3, #18
 800520c:	f8cd 9020 	str.w	r9, [sp, #32]
 8005210:	9223      	str	r2, [sp, #140]	; 0x8c
 8005212:	e7b0      	b.n	8005176 <_dtoa_r+0x266>
 8005214:	2301      	movs	r3, #1
 8005216:	930b      	str	r3, [sp, #44]	; 0x2c
 8005218:	e7f4      	b.n	8005204 <_dtoa_r+0x2f4>
 800521a:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 800521e:	464b      	mov	r3, r9
 8005220:	f8cd 9020 	str.w	r9, [sp, #32]
 8005224:	e7a7      	b.n	8005176 <_dtoa_r+0x266>
 8005226:	3101      	adds	r1, #1
 8005228:	6041      	str	r1, [r0, #4]
 800522a:	0052      	lsls	r2, r2, #1
 800522c:	e7a7      	b.n	800517e <_dtoa_r+0x26e>
 800522e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005230:	9a03      	ldr	r2, [sp, #12]
 8005232:	601a      	str	r2, [r3, #0]
 8005234:	9b08      	ldr	r3, [sp, #32]
 8005236:	2b0e      	cmp	r3, #14
 8005238:	f200 80a8 	bhi.w	800538c <_dtoa_r+0x47c>
 800523c:	2c00      	cmp	r4, #0
 800523e:	f000 80a5 	beq.w	800538c <_dtoa_r+0x47c>
 8005242:	f1ba 0f00 	cmp.w	sl, #0
 8005246:	dd34      	ble.n	80052b2 <_dtoa_r+0x3a2>
 8005248:	4a9a      	ldr	r2, [pc, #616]	; (80054b4 <_dtoa_r+0x5a4>)
 800524a:	f00a 030f 	and.w	r3, sl, #15
 800524e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005252:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8005256:	e9d3 3400 	ldrd	r3, r4, [r3]
 800525a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800525e:	ea4f 142a 	mov.w	r4, sl, asr #4
 8005262:	d016      	beq.n	8005292 <_dtoa_r+0x382>
 8005264:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005268:	4b93      	ldr	r3, [pc, #588]	; (80054b8 <_dtoa_r+0x5a8>)
 800526a:	2703      	movs	r7, #3
 800526c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005270:	f7fb fa5c 	bl	800072c <__aeabi_ddiv>
 8005274:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005278:	f004 040f 	and.w	r4, r4, #15
 800527c:	4e8e      	ldr	r6, [pc, #568]	; (80054b8 <_dtoa_r+0x5a8>)
 800527e:	b954      	cbnz	r4, 8005296 <_dtoa_r+0x386>
 8005280:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005284:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005288:	f7fb fa50 	bl	800072c <__aeabi_ddiv>
 800528c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005290:	e029      	b.n	80052e6 <_dtoa_r+0x3d6>
 8005292:	2702      	movs	r7, #2
 8005294:	e7f2      	b.n	800527c <_dtoa_r+0x36c>
 8005296:	07e1      	lsls	r1, r4, #31
 8005298:	d508      	bpl.n	80052ac <_dtoa_r+0x39c>
 800529a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800529e:	e9d6 2300 	ldrd	r2, r3, [r6]
 80052a2:	f7fb f919 	bl	80004d8 <__aeabi_dmul>
 80052a6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80052aa:	3701      	adds	r7, #1
 80052ac:	1064      	asrs	r4, r4, #1
 80052ae:	3608      	adds	r6, #8
 80052b0:	e7e5      	b.n	800527e <_dtoa_r+0x36e>
 80052b2:	f000 80a5 	beq.w	8005400 <_dtoa_r+0x4f0>
 80052b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80052ba:	f1ca 0400 	rsb	r4, sl, #0
 80052be:	4b7d      	ldr	r3, [pc, #500]	; (80054b4 <_dtoa_r+0x5a4>)
 80052c0:	f004 020f 	and.w	r2, r4, #15
 80052c4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80052c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052cc:	f7fb f904 	bl	80004d8 <__aeabi_dmul>
 80052d0:	2702      	movs	r7, #2
 80052d2:	2300      	movs	r3, #0
 80052d4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80052d8:	4e77      	ldr	r6, [pc, #476]	; (80054b8 <_dtoa_r+0x5a8>)
 80052da:	1124      	asrs	r4, r4, #4
 80052dc:	2c00      	cmp	r4, #0
 80052de:	f040 8084 	bne.w	80053ea <_dtoa_r+0x4da>
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d1d2      	bne.n	800528c <_dtoa_r+0x37c>
 80052e6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	f000 808b 	beq.w	8005404 <_dtoa_r+0x4f4>
 80052ee:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80052f2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80052f6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80052fa:	2200      	movs	r2, #0
 80052fc:	4b6f      	ldr	r3, [pc, #444]	; (80054bc <_dtoa_r+0x5ac>)
 80052fe:	f7fb fb5d 	bl	80009bc <__aeabi_dcmplt>
 8005302:	2800      	cmp	r0, #0
 8005304:	d07e      	beq.n	8005404 <_dtoa_r+0x4f4>
 8005306:	9b08      	ldr	r3, [sp, #32]
 8005308:	2b00      	cmp	r3, #0
 800530a:	d07b      	beq.n	8005404 <_dtoa_r+0x4f4>
 800530c:	f1b9 0f00 	cmp.w	r9, #0
 8005310:	dd38      	ble.n	8005384 <_dtoa_r+0x474>
 8005312:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005316:	2200      	movs	r2, #0
 8005318:	4b69      	ldr	r3, [pc, #420]	; (80054c0 <_dtoa_r+0x5b0>)
 800531a:	f7fb f8dd 	bl	80004d8 <__aeabi_dmul>
 800531e:	464c      	mov	r4, r9
 8005320:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005324:	f10a 38ff 	add.w	r8, sl, #4294967295
 8005328:	3701      	adds	r7, #1
 800532a:	4638      	mov	r0, r7
 800532c:	f7fb f86a 	bl	8000404 <__aeabi_i2d>
 8005330:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005334:	f7fb f8d0 	bl	80004d8 <__aeabi_dmul>
 8005338:	2200      	movs	r2, #0
 800533a:	4b62      	ldr	r3, [pc, #392]	; (80054c4 <_dtoa_r+0x5b4>)
 800533c:	f7fa ff16 	bl	800016c <__adddf3>
 8005340:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8005344:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005348:	9611      	str	r6, [sp, #68]	; 0x44
 800534a:	2c00      	cmp	r4, #0
 800534c:	d15d      	bne.n	800540a <_dtoa_r+0x4fa>
 800534e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005352:	2200      	movs	r2, #0
 8005354:	4b5c      	ldr	r3, [pc, #368]	; (80054c8 <_dtoa_r+0x5b8>)
 8005356:	f7fa ff07 	bl	8000168 <__aeabi_dsub>
 800535a:	4602      	mov	r2, r0
 800535c:	460b      	mov	r3, r1
 800535e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005362:	4633      	mov	r3, r6
 8005364:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005366:	f7fb fb47 	bl	80009f8 <__aeabi_dcmpgt>
 800536a:	2800      	cmp	r0, #0
 800536c:	f040 829c 	bne.w	80058a8 <_dtoa_r+0x998>
 8005370:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005374:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005376:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800537a:	f7fb fb1f 	bl	80009bc <__aeabi_dcmplt>
 800537e:	2800      	cmp	r0, #0
 8005380:	f040 8290 	bne.w	80058a4 <_dtoa_r+0x994>
 8005384:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8005388:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800538c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800538e:	2b00      	cmp	r3, #0
 8005390:	f2c0 8152 	blt.w	8005638 <_dtoa_r+0x728>
 8005394:	f1ba 0f0e 	cmp.w	sl, #14
 8005398:	f300 814e 	bgt.w	8005638 <_dtoa_r+0x728>
 800539c:	4b45      	ldr	r3, [pc, #276]	; (80054b4 <_dtoa_r+0x5a4>)
 800539e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80053a2:	e9d3 3400 	ldrd	r3, r4, [r3]
 80053a6:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80053aa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	f280 80db 	bge.w	8005568 <_dtoa_r+0x658>
 80053b2:	9b08      	ldr	r3, [sp, #32]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	f300 80d7 	bgt.w	8005568 <_dtoa_r+0x658>
 80053ba:	f040 8272 	bne.w	80058a2 <_dtoa_r+0x992>
 80053be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80053c2:	2200      	movs	r2, #0
 80053c4:	4b40      	ldr	r3, [pc, #256]	; (80054c8 <_dtoa_r+0x5b8>)
 80053c6:	f7fb f887 	bl	80004d8 <__aeabi_dmul>
 80053ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80053ce:	f7fb fb09 	bl	80009e4 <__aeabi_dcmpge>
 80053d2:	9c08      	ldr	r4, [sp, #32]
 80053d4:	4626      	mov	r6, r4
 80053d6:	2800      	cmp	r0, #0
 80053d8:	f040 8248 	bne.w	800586c <_dtoa_r+0x95c>
 80053dc:	2331      	movs	r3, #49	; 0x31
 80053de:	9f03      	ldr	r7, [sp, #12]
 80053e0:	f10a 0a01 	add.w	sl, sl, #1
 80053e4:	f807 3b01 	strb.w	r3, [r7], #1
 80053e8:	e244      	b.n	8005874 <_dtoa_r+0x964>
 80053ea:	07e2      	lsls	r2, r4, #31
 80053ec:	d505      	bpl.n	80053fa <_dtoa_r+0x4ea>
 80053ee:	e9d6 2300 	ldrd	r2, r3, [r6]
 80053f2:	f7fb f871 	bl	80004d8 <__aeabi_dmul>
 80053f6:	2301      	movs	r3, #1
 80053f8:	3701      	adds	r7, #1
 80053fa:	1064      	asrs	r4, r4, #1
 80053fc:	3608      	adds	r6, #8
 80053fe:	e76d      	b.n	80052dc <_dtoa_r+0x3cc>
 8005400:	2702      	movs	r7, #2
 8005402:	e770      	b.n	80052e6 <_dtoa_r+0x3d6>
 8005404:	46d0      	mov	r8, sl
 8005406:	9c08      	ldr	r4, [sp, #32]
 8005408:	e78f      	b.n	800532a <_dtoa_r+0x41a>
 800540a:	9903      	ldr	r1, [sp, #12]
 800540c:	4b29      	ldr	r3, [pc, #164]	; (80054b4 <_dtoa_r+0x5a4>)
 800540e:	4421      	add	r1, r4
 8005410:	9112      	str	r1, [sp, #72]	; 0x48
 8005412:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005414:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005418:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800541c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005420:	2900      	cmp	r1, #0
 8005422:	d055      	beq.n	80054d0 <_dtoa_r+0x5c0>
 8005424:	2000      	movs	r0, #0
 8005426:	4929      	ldr	r1, [pc, #164]	; (80054cc <_dtoa_r+0x5bc>)
 8005428:	f7fb f980 	bl	800072c <__aeabi_ddiv>
 800542c:	463b      	mov	r3, r7
 800542e:	4632      	mov	r2, r6
 8005430:	f7fa fe9a 	bl	8000168 <__aeabi_dsub>
 8005434:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005438:	9f03      	ldr	r7, [sp, #12]
 800543a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800543e:	f7fb fafb 	bl	8000a38 <__aeabi_d2iz>
 8005442:	4604      	mov	r4, r0
 8005444:	f7fa ffde 	bl	8000404 <__aeabi_i2d>
 8005448:	4602      	mov	r2, r0
 800544a:	460b      	mov	r3, r1
 800544c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005450:	f7fa fe8a 	bl	8000168 <__aeabi_dsub>
 8005454:	4602      	mov	r2, r0
 8005456:	460b      	mov	r3, r1
 8005458:	3430      	adds	r4, #48	; 0x30
 800545a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800545e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005462:	f807 4b01 	strb.w	r4, [r7], #1
 8005466:	f7fb faa9 	bl	80009bc <__aeabi_dcmplt>
 800546a:	2800      	cmp	r0, #0
 800546c:	d174      	bne.n	8005558 <_dtoa_r+0x648>
 800546e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005472:	2000      	movs	r0, #0
 8005474:	4911      	ldr	r1, [pc, #68]	; (80054bc <_dtoa_r+0x5ac>)
 8005476:	f7fa fe77 	bl	8000168 <__aeabi_dsub>
 800547a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800547e:	f7fb fa9d 	bl	80009bc <__aeabi_dcmplt>
 8005482:	2800      	cmp	r0, #0
 8005484:	f040 80b7 	bne.w	80055f6 <_dtoa_r+0x6e6>
 8005488:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800548a:	429f      	cmp	r7, r3
 800548c:	f43f af7a 	beq.w	8005384 <_dtoa_r+0x474>
 8005490:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005494:	2200      	movs	r2, #0
 8005496:	4b0a      	ldr	r3, [pc, #40]	; (80054c0 <_dtoa_r+0x5b0>)
 8005498:	f7fb f81e 	bl	80004d8 <__aeabi_dmul>
 800549c:	2200      	movs	r2, #0
 800549e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80054a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80054a6:	4b06      	ldr	r3, [pc, #24]	; (80054c0 <_dtoa_r+0x5b0>)
 80054a8:	f7fb f816 	bl	80004d8 <__aeabi_dmul>
 80054ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80054b0:	e7c3      	b.n	800543a <_dtoa_r+0x52a>
 80054b2:	bf00      	nop
 80054b4:	08007470 	.word	0x08007470
 80054b8:	08007448 	.word	0x08007448
 80054bc:	3ff00000 	.word	0x3ff00000
 80054c0:	40240000 	.word	0x40240000
 80054c4:	401c0000 	.word	0x401c0000
 80054c8:	40140000 	.word	0x40140000
 80054cc:	3fe00000 	.word	0x3fe00000
 80054d0:	4630      	mov	r0, r6
 80054d2:	4639      	mov	r1, r7
 80054d4:	f7fb f800 	bl	80004d8 <__aeabi_dmul>
 80054d8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80054da:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80054de:	9c03      	ldr	r4, [sp, #12]
 80054e0:	9314      	str	r3, [sp, #80]	; 0x50
 80054e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80054e6:	f7fb faa7 	bl	8000a38 <__aeabi_d2iz>
 80054ea:	9015      	str	r0, [sp, #84]	; 0x54
 80054ec:	f7fa ff8a 	bl	8000404 <__aeabi_i2d>
 80054f0:	4602      	mov	r2, r0
 80054f2:	460b      	mov	r3, r1
 80054f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80054f8:	f7fa fe36 	bl	8000168 <__aeabi_dsub>
 80054fc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80054fe:	4606      	mov	r6, r0
 8005500:	3330      	adds	r3, #48	; 0x30
 8005502:	f804 3b01 	strb.w	r3, [r4], #1
 8005506:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005508:	460f      	mov	r7, r1
 800550a:	429c      	cmp	r4, r3
 800550c:	f04f 0200 	mov.w	r2, #0
 8005510:	d124      	bne.n	800555c <_dtoa_r+0x64c>
 8005512:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005516:	4bb0      	ldr	r3, [pc, #704]	; (80057d8 <_dtoa_r+0x8c8>)
 8005518:	f7fa fe28 	bl	800016c <__adddf3>
 800551c:	4602      	mov	r2, r0
 800551e:	460b      	mov	r3, r1
 8005520:	4630      	mov	r0, r6
 8005522:	4639      	mov	r1, r7
 8005524:	f7fb fa68 	bl	80009f8 <__aeabi_dcmpgt>
 8005528:	2800      	cmp	r0, #0
 800552a:	d163      	bne.n	80055f4 <_dtoa_r+0x6e4>
 800552c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005530:	2000      	movs	r0, #0
 8005532:	49a9      	ldr	r1, [pc, #676]	; (80057d8 <_dtoa_r+0x8c8>)
 8005534:	f7fa fe18 	bl	8000168 <__aeabi_dsub>
 8005538:	4602      	mov	r2, r0
 800553a:	460b      	mov	r3, r1
 800553c:	4630      	mov	r0, r6
 800553e:	4639      	mov	r1, r7
 8005540:	f7fb fa3c 	bl	80009bc <__aeabi_dcmplt>
 8005544:	2800      	cmp	r0, #0
 8005546:	f43f af1d 	beq.w	8005384 <_dtoa_r+0x474>
 800554a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800554c:	1e7b      	subs	r3, r7, #1
 800554e:	9314      	str	r3, [sp, #80]	; 0x50
 8005550:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8005554:	2b30      	cmp	r3, #48	; 0x30
 8005556:	d0f8      	beq.n	800554a <_dtoa_r+0x63a>
 8005558:	46c2      	mov	sl, r8
 800555a:	e03b      	b.n	80055d4 <_dtoa_r+0x6c4>
 800555c:	4b9f      	ldr	r3, [pc, #636]	; (80057dc <_dtoa_r+0x8cc>)
 800555e:	f7fa ffbb 	bl	80004d8 <__aeabi_dmul>
 8005562:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005566:	e7bc      	b.n	80054e2 <_dtoa_r+0x5d2>
 8005568:	9f03      	ldr	r7, [sp, #12]
 800556a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800556e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005572:	4640      	mov	r0, r8
 8005574:	4649      	mov	r1, r9
 8005576:	f7fb f8d9 	bl	800072c <__aeabi_ddiv>
 800557a:	f7fb fa5d 	bl	8000a38 <__aeabi_d2iz>
 800557e:	4604      	mov	r4, r0
 8005580:	f7fa ff40 	bl	8000404 <__aeabi_i2d>
 8005584:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005588:	f7fa ffa6 	bl	80004d8 <__aeabi_dmul>
 800558c:	4602      	mov	r2, r0
 800558e:	460b      	mov	r3, r1
 8005590:	4640      	mov	r0, r8
 8005592:	4649      	mov	r1, r9
 8005594:	f7fa fde8 	bl	8000168 <__aeabi_dsub>
 8005598:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800559c:	f807 6b01 	strb.w	r6, [r7], #1
 80055a0:	9e03      	ldr	r6, [sp, #12]
 80055a2:	f8dd c020 	ldr.w	ip, [sp, #32]
 80055a6:	1bbe      	subs	r6, r7, r6
 80055a8:	45b4      	cmp	ip, r6
 80055aa:	4602      	mov	r2, r0
 80055ac:	460b      	mov	r3, r1
 80055ae:	d136      	bne.n	800561e <_dtoa_r+0x70e>
 80055b0:	f7fa fddc 	bl	800016c <__adddf3>
 80055b4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80055b8:	4680      	mov	r8, r0
 80055ba:	4689      	mov	r9, r1
 80055bc:	f7fb fa1c 	bl	80009f8 <__aeabi_dcmpgt>
 80055c0:	bb58      	cbnz	r0, 800561a <_dtoa_r+0x70a>
 80055c2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80055c6:	4640      	mov	r0, r8
 80055c8:	4649      	mov	r1, r9
 80055ca:	f7fb f9ed 	bl	80009a8 <__aeabi_dcmpeq>
 80055ce:	b108      	cbz	r0, 80055d4 <_dtoa_r+0x6c4>
 80055d0:	07e1      	lsls	r1, r4, #31
 80055d2:	d422      	bmi.n	800561a <_dtoa_r+0x70a>
 80055d4:	4628      	mov	r0, r5
 80055d6:	4659      	mov	r1, fp
 80055d8:	f000 faf0 	bl	8005bbc <_Bfree>
 80055dc:	2300      	movs	r3, #0
 80055de:	703b      	strb	r3, [r7, #0]
 80055e0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80055e2:	f10a 0001 	add.w	r0, sl, #1
 80055e6:	6018      	str	r0, [r3, #0]
 80055e8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	f43f acde 	beq.w	8004fac <_dtoa_r+0x9c>
 80055f0:	601f      	str	r7, [r3, #0]
 80055f2:	e4db      	b.n	8004fac <_dtoa_r+0x9c>
 80055f4:	4627      	mov	r7, r4
 80055f6:	463b      	mov	r3, r7
 80055f8:	461f      	mov	r7, r3
 80055fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80055fe:	2a39      	cmp	r2, #57	; 0x39
 8005600:	d107      	bne.n	8005612 <_dtoa_r+0x702>
 8005602:	9a03      	ldr	r2, [sp, #12]
 8005604:	429a      	cmp	r2, r3
 8005606:	d1f7      	bne.n	80055f8 <_dtoa_r+0x6e8>
 8005608:	2230      	movs	r2, #48	; 0x30
 800560a:	9903      	ldr	r1, [sp, #12]
 800560c:	f108 0801 	add.w	r8, r8, #1
 8005610:	700a      	strb	r2, [r1, #0]
 8005612:	781a      	ldrb	r2, [r3, #0]
 8005614:	3201      	adds	r2, #1
 8005616:	701a      	strb	r2, [r3, #0]
 8005618:	e79e      	b.n	8005558 <_dtoa_r+0x648>
 800561a:	46d0      	mov	r8, sl
 800561c:	e7eb      	b.n	80055f6 <_dtoa_r+0x6e6>
 800561e:	2200      	movs	r2, #0
 8005620:	4b6e      	ldr	r3, [pc, #440]	; (80057dc <_dtoa_r+0x8cc>)
 8005622:	f7fa ff59 	bl	80004d8 <__aeabi_dmul>
 8005626:	2200      	movs	r2, #0
 8005628:	2300      	movs	r3, #0
 800562a:	4680      	mov	r8, r0
 800562c:	4689      	mov	r9, r1
 800562e:	f7fb f9bb 	bl	80009a8 <__aeabi_dcmpeq>
 8005632:	2800      	cmp	r0, #0
 8005634:	d09b      	beq.n	800556e <_dtoa_r+0x65e>
 8005636:	e7cd      	b.n	80055d4 <_dtoa_r+0x6c4>
 8005638:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800563a:	2a00      	cmp	r2, #0
 800563c:	f000 80d0 	beq.w	80057e0 <_dtoa_r+0x8d0>
 8005640:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005642:	2a01      	cmp	r2, #1
 8005644:	f300 80ae 	bgt.w	80057a4 <_dtoa_r+0x894>
 8005648:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800564a:	2a00      	cmp	r2, #0
 800564c:	f000 80a6 	beq.w	800579c <_dtoa_r+0x88c>
 8005650:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005654:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005656:	9f06      	ldr	r7, [sp, #24]
 8005658:	9a06      	ldr	r2, [sp, #24]
 800565a:	2101      	movs	r1, #1
 800565c:	441a      	add	r2, r3
 800565e:	9206      	str	r2, [sp, #24]
 8005660:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005662:	4628      	mov	r0, r5
 8005664:	441a      	add	r2, r3
 8005666:	9209      	str	r2, [sp, #36]	; 0x24
 8005668:	f000 fb5e 	bl	8005d28 <__i2b>
 800566c:	4606      	mov	r6, r0
 800566e:	2f00      	cmp	r7, #0
 8005670:	dd0c      	ble.n	800568c <_dtoa_r+0x77c>
 8005672:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005674:	2b00      	cmp	r3, #0
 8005676:	dd09      	ble.n	800568c <_dtoa_r+0x77c>
 8005678:	42bb      	cmp	r3, r7
 800567a:	bfa8      	it	ge
 800567c:	463b      	movge	r3, r7
 800567e:	9a06      	ldr	r2, [sp, #24]
 8005680:	1aff      	subs	r7, r7, r3
 8005682:	1ad2      	subs	r2, r2, r3
 8005684:	9206      	str	r2, [sp, #24]
 8005686:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005688:	1ad3      	subs	r3, r2, r3
 800568a:	9309      	str	r3, [sp, #36]	; 0x24
 800568c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800568e:	b1f3      	cbz	r3, 80056ce <_dtoa_r+0x7be>
 8005690:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005692:	2b00      	cmp	r3, #0
 8005694:	f000 80a8 	beq.w	80057e8 <_dtoa_r+0x8d8>
 8005698:	2c00      	cmp	r4, #0
 800569a:	dd10      	ble.n	80056be <_dtoa_r+0x7ae>
 800569c:	4631      	mov	r1, r6
 800569e:	4622      	mov	r2, r4
 80056a0:	4628      	mov	r0, r5
 80056a2:	f000 fbff 	bl	8005ea4 <__pow5mult>
 80056a6:	465a      	mov	r2, fp
 80056a8:	4601      	mov	r1, r0
 80056aa:	4606      	mov	r6, r0
 80056ac:	4628      	mov	r0, r5
 80056ae:	f000 fb51 	bl	8005d54 <__multiply>
 80056b2:	4680      	mov	r8, r0
 80056b4:	4659      	mov	r1, fp
 80056b6:	4628      	mov	r0, r5
 80056b8:	f000 fa80 	bl	8005bbc <_Bfree>
 80056bc:	46c3      	mov	fp, r8
 80056be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80056c0:	1b1a      	subs	r2, r3, r4
 80056c2:	d004      	beq.n	80056ce <_dtoa_r+0x7be>
 80056c4:	4659      	mov	r1, fp
 80056c6:	4628      	mov	r0, r5
 80056c8:	f000 fbec 	bl	8005ea4 <__pow5mult>
 80056cc:	4683      	mov	fp, r0
 80056ce:	2101      	movs	r1, #1
 80056d0:	4628      	mov	r0, r5
 80056d2:	f000 fb29 	bl	8005d28 <__i2b>
 80056d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80056d8:	4604      	mov	r4, r0
 80056da:	2b00      	cmp	r3, #0
 80056dc:	f340 8086 	ble.w	80057ec <_dtoa_r+0x8dc>
 80056e0:	461a      	mov	r2, r3
 80056e2:	4601      	mov	r1, r0
 80056e4:	4628      	mov	r0, r5
 80056e6:	f000 fbdd 	bl	8005ea4 <__pow5mult>
 80056ea:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80056ec:	4604      	mov	r4, r0
 80056ee:	2b01      	cmp	r3, #1
 80056f0:	dd7f      	ble.n	80057f2 <_dtoa_r+0x8e2>
 80056f2:	f04f 0800 	mov.w	r8, #0
 80056f6:	6923      	ldr	r3, [r4, #16]
 80056f8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80056fc:	6918      	ldr	r0, [r3, #16]
 80056fe:	f000 fac5 	bl	8005c8c <__hi0bits>
 8005702:	f1c0 0020 	rsb	r0, r0, #32
 8005706:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005708:	4418      	add	r0, r3
 800570a:	f010 001f 	ands.w	r0, r0, #31
 800570e:	f000 8092 	beq.w	8005836 <_dtoa_r+0x926>
 8005712:	f1c0 0320 	rsb	r3, r0, #32
 8005716:	2b04      	cmp	r3, #4
 8005718:	f340 808a 	ble.w	8005830 <_dtoa_r+0x920>
 800571c:	f1c0 001c 	rsb	r0, r0, #28
 8005720:	9b06      	ldr	r3, [sp, #24]
 8005722:	4407      	add	r7, r0
 8005724:	4403      	add	r3, r0
 8005726:	9306      	str	r3, [sp, #24]
 8005728:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800572a:	4403      	add	r3, r0
 800572c:	9309      	str	r3, [sp, #36]	; 0x24
 800572e:	9b06      	ldr	r3, [sp, #24]
 8005730:	2b00      	cmp	r3, #0
 8005732:	dd05      	ble.n	8005740 <_dtoa_r+0x830>
 8005734:	4659      	mov	r1, fp
 8005736:	461a      	mov	r2, r3
 8005738:	4628      	mov	r0, r5
 800573a:	f000 fc0d 	bl	8005f58 <__lshift>
 800573e:	4683      	mov	fp, r0
 8005740:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005742:	2b00      	cmp	r3, #0
 8005744:	dd05      	ble.n	8005752 <_dtoa_r+0x842>
 8005746:	4621      	mov	r1, r4
 8005748:	461a      	mov	r2, r3
 800574a:	4628      	mov	r0, r5
 800574c:	f000 fc04 	bl	8005f58 <__lshift>
 8005750:	4604      	mov	r4, r0
 8005752:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005754:	2b00      	cmp	r3, #0
 8005756:	d070      	beq.n	800583a <_dtoa_r+0x92a>
 8005758:	4621      	mov	r1, r4
 800575a:	4658      	mov	r0, fp
 800575c:	f000 fc6c 	bl	8006038 <__mcmp>
 8005760:	2800      	cmp	r0, #0
 8005762:	da6a      	bge.n	800583a <_dtoa_r+0x92a>
 8005764:	2300      	movs	r3, #0
 8005766:	4659      	mov	r1, fp
 8005768:	220a      	movs	r2, #10
 800576a:	4628      	mov	r0, r5
 800576c:	f000 fa48 	bl	8005c00 <__multadd>
 8005770:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005772:	4683      	mov	fp, r0
 8005774:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005778:	2b00      	cmp	r3, #0
 800577a:	f000 8194 	beq.w	8005aa6 <_dtoa_r+0xb96>
 800577e:	4631      	mov	r1, r6
 8005780:	2300      	movs	r3, #0
 8005782:	220a      	movs	r2, #10
 8005784:	4628      	mov	r0, r5
 8005786:	f000 fa3b 	bl	8005c00 <__multadd>
 800578a:	f1b9 0f00 	cmp.w	r9, #0
 800578e:	4606      	mov	r6, r0
 8005790:	f300 8093 	bgt.w	80058ba <_dtoa_r+0x9aa>
 8005794:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005796:	2b02      	cmp	r3, #2
 8005798:	dc57      	bgt.n	800584a <_dtoa_r+0x93a>
 800579a:	e08e      	b.n	80058ba <_dtoa_r+0x9aa>
 800579c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800579e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80057a2:	e757      	b.n	8005654 <_dtoa_r+0x744>
 80057a4:	9b08      	ldr	r3, [sp, #32]
 80057a6:	1e5c      	subs	r4, r3, #1
 80057a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80057aa:	42a3      	cmp	r3, r4
 80057ac:	bfb7      	itett	lt
 80057ae:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80057b0:	1b1c      	subge	r4, r3, r4
 80057b2:	1ae2      	sublt	r2, r4, r3
 80057b4:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80057b6:	bfbe      	ittt	lt
 80057b8:	940a      	strlt	r4, [sp, #40]	; 0x28
 80057ba:	189b      	addlt	r3, r3, r2
 80057bc:	930e      	strlt	r3, [sp, #56]	; 0x38
 80057be:	9b08      	ldr	r3, [sp, #32]
 80057c0:	bfb8      	it	lt
 80057c2:	2400      	movlt	r4, #0
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	bfbb      	ittet	lt
 80057c8:	9b06      	ldrlt	r3, [sp, #24]
 80057ca:	9a08      	ldrlt	r2, [sp, #32]
 80057cc:	9f06      	ldrge	r7, [sp, #24]
 80057ce:	1a9f      	sublt	r7, r3, r2
 80057d0:	bfac      	ite	ge
 80057d2:	9b08      	ldrge	r3, [sp, #32]
 80057d4:	2300      	movlt	r3, #0
 80057d6:	e73f      	b.n	8005658 <_dtoa_r+0x748>
 80057d8:	3fe00000 	.word	0x3fe00000
 80057dc:	40240000 	.word	0x40240000
 80057e0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80057e2:	9f06      	ldr	r7, [sp, #24]
 80057e4:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80057e6:	e742      	b.n	800566e <_dtoa_r+0x75e>
 80057e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80057ea:	e76b      	b.n	80056c4 <_dtoa_r+0x7b4>
 80057ec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80057ee:	2b01      	cmp	r3, #1
 80057f0:	dc19      	bgt.n	8005826 <_dtoa_r+0x916>
 80057f2:	9b04      	ldr	r3, [sp, #16]
 80057f4:	b9bb      	cbnz	r3, 8005826 <_dtoa_r+0x916>
 80057f6:	9b05      	ldr	r3, [sp, #20]
 80057f8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80057fc:	b99b      	cbnz	r3, 8005826 <_dtoa_r+0x916>
 80057fe:	9b05      	ldr	r3, [sp, #20]
 8005800:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005804:	0d1b      	lsrs	r3, r3, #20
 8005806:	051b      	lsls	r3, r3, #20
 8005808:	b183      	cbz	r3, 800582c <_dtoa_r+0x91c>
 800580a:	f04f 0801 	mov.w	r8, #1
 800580e:	9b06      	ldr	r3, [sp, #24]
 8005810:	3301      	adds	r3, #1
 8005812:	9306      	str	r3, [sp, #24]
 8005814:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005816:	3301      	adds	r3, #1
 8005818:	9309      	str	r3, [sp, #36]	; 0x24
 800581a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800581c:	2b00      	cmp	r3, #0
 800581e:	f47f af6a 	bne.w	80056f6 <_dtoa_r+0x7e6>
 8005822:	2001      	movs	r0, #1
 8005824:	e76f      	b.n	8005706 <_dtoa_r+0x7f6>
 8005826:	f04f 0800 	mov.w	r8, #0
 800582a:	e7f6      	b.n	800581a <_dtoa_r+0x90a>
 800582c:	4698      	mov	r8, r3
 800582e:	e7f4      	b.n	800581a <_dtoa_r+0x90a>
 8005830:	f43f af7d 	beq.w	800572e <_dtoa_r+0x81e>
 8005834:	4618      	mov	r0, r3
 8005836:	301c      	adds	r0, #28
 8005838:	e772      	b.n	8005720 <_dtoa_r+0x810>
 800583a:	9b08      	ldr	r3, [sp, #32]
 800583c:	2b00      	cmp	r3, #0
 800583e:	dc36      	bgt.n	80058ae <_dtoa_r+0x99e>
 8005840:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005842:	2b02      	cmp	r3, #2
 8005844:	dd33      	ble.n	80058ae <_dtoa_r+0x99e>
 8005846:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800584a:	f1b9 0f00 	cmp.w	r9, #0
 800584e:	d10d      	bne.n	800586c <_dtoa_r+0x95c>
 8005850:	4621      	mov	r1, r4
 8005852:	464b      	mov	r3, r9
 8005854:	2205      	movs	r2, #5
 8005856:	4628      	mov	r0, r5
 8005858:	f000 f9d2 	bl	8005c00 <__multadd>
 800585c:	4601      	mov	r1, r0
 800585e:	4604      	mov	r4, r0
 8005860:	4658      	mov	r0, fp
 8005862:	f000 fbe9 	bl	8006038 <__mcmp>
 8005866:	2800      	cmp	r0, #0
 8005868:	f73f adb8 	bgt.w	80053dc <_dtoa_r+0x4cc>
 800586c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800586e:	9f03      	ldr	r7, [sp, #12]
 8005870:	ea6f 0a03 	mvn.w	sl, r3
 8005874:	f04f 0800 	mov.w	r8, #0
 8005878:	4621      	mov	r1, r4
 800587a:	4628      	mov	r0, r5
 800587c:	f000 f99e 	bl	8005bbc <_Bfree>
 8005880:	2e00      	cmp	r6, #0
 8005882:	f43f aea7 	beq.w	80055d4 <_dtoa_r+0x6c4>
 8005886:	f1b8 0f00 	cmp.w	r8, #0
 800588a:	d005      	beq.n	8005898 <_dtoa_r+0x988>
 800588c:	45b0      	cmp	r8, r6
 800588e:	d003      	beq.n	8005898 <_dtoa_r+0x988>
 8005890:	4641      	mov	r1, r8
 8005892:	4628      	mov	r0, r5
 8005894:	f000 f992 	bl	8005bbc <_Bfree>
 8005898:	4631      	mov	r1, r6
 800589a:	4628      	mov	r0, r5
 800589c:	f000 f98e 	bl	8005bbc <_Bfree>
 80058a0:	e698      	b.n	80055d4 <_dtoa_r+0x6c4>
 80058a2:	2400      	movs	r4, #0
 80058a4:	4626      	mov	r6, r4
 80058a6:	e7e1      	b.n	800586c <_dtoa_r+0x95c>
 80058a8:	46c2      	mov	sl, r8
 80058aa:	4626      	mov	r6, r4
 80058ac:	e596      	b.n	80053dc <_dtoa_r+0x4cc>
 80058ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80058b0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	f000 80fd 	beq.w	8005ab4 <_dtoa_r+0xba4>
 80058ba:	2f00      	cmp	r7, #0
 80058bc:	dd05      	ble.n	80058ca <_dtoa_r+0x9ba>
 80058be:	4631      	mov	r1, r6
 80058c0:	463a      	mov	r2, r7
 80058c2:	4628      	mov	r0, r5
 80058c4:	f000 fb48 	bl	8005f58 <__lshift>
 80058c8:	4606      	mov	r6, r0
 80058ca:	f1b8 0f00 	cmp.w	r8, #0
 80058ce:	d05c      	beq.n	800598a <_dtoa_r+0xa7a>
 80058d0:	4628      	mov	r0, r5
 80058d2:	6871      	ldr	r1, [r6, #4]
 80058d4:	f000 f932 	bl	8005b3c <_Balloc>
 80058d8:	4607      	mov	r7, r0
 80058da:	b928      	cbnz	r0, 80058e8 <_dtoa_r+0x9d8>
 80058dc:	4602      	mov	r2, r0
 80058de:	f240 21ea 	movw	r1, #746	; 0x2ea
 80058e2:	4b7f      	ldr	r3, [pc, #508]	; (8005ae0 <_dtoa_r+0xbd0>)
 80058e4:	f7ff bb28 	b.w	8004f38 <_dtoa_r+0x28>
 80058e8:	6932      	ldr	r2, [r6, #16]
 80058ea:	f106 010c 	add.w	r1, r6, #12
 80058ee:	3202      	adds	r2, #2
 80058f0:	0092      	lsls	r2, r2, #2
 80058f2:	300c      	adds	r0, #12
 80058f4:	f000 f914 	bl	8005b20 <memcpy>
 80058f8:	2201      	movs	r2, #1
 80058fa:	4639      	mov	r1, r7
 80058fc:	4628      	mov	r0, r5
 80058fe:	f000 fb2b 	bl	8005f58 <__lshift>
 8005902:	46b0      	mov	r8, r6
 8005904:	4606      	mov	r6, r0
 8005906:	9b03      	ldr	r3, [sp, #12]
 8005908:	3301      	adds	r3, #1
 800590a:	9308      	str	r3, [sp, #32]
 800590c:	9b03      	ldr	r3, [sp, #12]
 800590e:	444b      	add	r3, r9
 8005910:	930a      	str	r3, [sp, #40]	; 0x28
 8005912:	9b04      	ldr	r3, [sp, #16]
 8005914:	f003 0301 	and.w	r3, r3, #1
 8005918:	9309      	str	r3, [sp, #36]	; 0x24
 800591a:	9b08      	ldr	r3, [sp, #32]
 800591c:	4621      	mov	r1, r4
 800591e:	3b01      	subs	r3, #1
 8005920:	4658      	mov	r0, fp
 8005922:	9304      	str	r3, [sp, #16]
 8005924:	f7ff fa66 	bl	8004df4 <quorem>
 8005928:	4603      	mov	r3, r0
 800592a:	4641      	mov	r1, r8
 800592c:	3330      	adds	r3, #48	; 0x30
 800592e:	9006      	str	r0, [sp, #24]
 8005930:	4658      	mov	r0, fp
 8005932:	930b      	str	r3, [sp, #44]	; 0x2c
 8005934:	f000 fb80 	bl	8006038 <__mcmp>
 8005938:	4632      	mov	r2, r6
 800593a:	4681      	mov	r9, r0
 800593c:	4621      	mov	r1, r4
 800593e:	4628      	mov	r0, r5
 8005940:	f000 fb96 	bl	8006070 <__mdiff>
 8005944:	68c2      	ldr	r2, [r0, #12]
 8005946:	4607      	mov	r7, r0
 8005948:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800594a:	bb02      	cbnz	r2, 800598e <_dtoa_r+0xa7e>
 800594c:	4601      	mov	r1, r0
 800594e:	4658      	mov	r0, fp
 8005950:	f000 fb72 	bl	8006038 <__mcmp>
 8005954:	4602      	mov	r2, r0
 8005956:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005958:	4639      	mov	r1, r7
 800595a:	4628      	mov	r0, r5
 800595c:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8005960:	f000 f92c 	bl	8005bbc <_Bfree>
 8005964:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005966:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005968:	9f08      	ldr	r7, [sp, #32]
 800596a:	ea43 0102 	orr.w	r1, r3, r2
 800596e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005970:	430b      	orrs	r3, r1
 8005972:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005974:	d10d      	bne.n	8005992 <_dtoa_r+0xa82>
 8005976:	2b39      	cmp	r3, #57	; 0x39
 8005978:	d029      	beq.n	80059ce <_dtoa_r+0xabe>
 800597a:	f1b9 0f00 	cmp.w	r9, #0
 800597e:	dd01      	ble.n	8005984 <_dtoa_r+0xa74>
 8005980:	9b06      	ldr	r3, [sp, #24]
 8005982:	3331      	adds	r3, #49	; 0x31
 8005984:	9a04      	ldr	r2, [sp, #16]
 8005986:	7013      	strb	r3, [r2, #0]
 8005988:	e776      	b.n	8005878 <_dtoa_r+0x968>
 800598a:	4630      	mov	r0, r6
 800598c:	e7b9      	b.n	8005902 <_dtoa_r+0x9f2>
 800598e:	2201      	movs	r2, #1
 8005990:	e7e2      	b.n	8005958 <_dtoa_r+0xa48>
 8005992:	f1b9 0f00 	cmp.w	r9, #0
 8005996:	db06      	blt.n	80059a6 <_dtoa_r+0xa96>
 8005998:	9922      	ldr	r1, [sp, #136]	; 0x88
 800599a:	ea41 0909 	orr.w	r9, r1, r9
 800599e:	9909      	ldr	r1, [sp, #36]	; 0x24
 80059a0:	ea59 0101 	orrs.w	r1, r9, r1
 80059a4:	d120      	bne.n	80059e8 <_dtoa_r+0xad8>
 80059a6:	2a00      	cmp	r2, #0
 80059a8:	ddec      	ble.n	8005984 <_dtoa_r+0xa74>
 80059aa:	4659      	mov	r1, fp
 80059ac:	2201      	movs	r2, #1
 80059ae:	4628      	mov	r0, r5
 80059b0:	9308      	str	r3, [sp, #32]
 80059b2:	f000 fad1 	bl	8005f58 <__lshift>
 80059b6:	4621      	mov	r1, r4
 80059b8:	4683      	mov	fp, r0
 80059ba:	f000 fb3d 	bl	8006038 <__mcmp>
 80059be:	2800      	cmp	r0, #0
 80059c0:	9b08      	ldr	r3, [sp, #32]
 80059c2:	dc02      	bgt.n	80059ca <_dtoa_r+0xaba>
 80059c4:	d1de      	bne.n	8005984 <_dtoa_r+0xa74>
 80059c6:	07da      	lsls	r2, r3, #31
 80059c8:	d5dc      	bpl.n	8005984 <_dtoa_r+0xa74>
 80059ca:	2b39      	cmp	r3, #57	; 0x39
 80059cc:	d1d8      	bne.n	8005980 <_dtoa_r+0xa70>
 80059ce:	2339      	movs	r3, #57	; 0x39
 80059d0:	9a04      	ldr	r2, [sp, #16]
 80059d2:	7013      	strb	r3, [r2, #0]
 80059d4:	463b      	mov	r3, r7
 80059d6:	461f      	mov	r7, r3
 80059d8:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80059dc:	3b01      	subs	r3, #1
 80059de:	2a39      	cmp	r2, #57	; 0x39
 80059e0:	d050      	beq.n	8005a84 <_dtoa_r+0xb74>
 80059e2:	3201      	adds	r2, #1
 80059e4:	701a      	strb	r2, [r3, #0]
 80059e6:	e747      	b.n	8005878 <_dtoa_r+0x968>
 80059e8:	2a00      	cmp	r2, #0
 80059ea:	dd03      	ble.n	80059f4 <_dtoa_r+0xae4>
 80059ec:	2b39      	cmp	r3, #57	; 0x39
 80059ee:	d0ee      	beq.n	80059ce <_dtoa_r+0xabe>
 80059f0:	3301      	adds	r3, #1
 80059f2:	e7c7      	b.n	8005984 <_dtoa_r+0xa74>
 80059f4:	9a08      	ldr	r2, [sp, #32]
 80059f6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80059f8:	f802 3c01 	strb.w	r3, [r2, #-1]
 80059fc:	428a      	cmp	r2, r1
 80059fe:	d02a      	beq.n	8005a56 <_dtoa_r+0xb46>
 8005a00:	4659      	mov	r1, fp
 8005a02:	2300      	movs	r3, #0
 8005a04:	220a      	movs	r2, #10
 8005a06:	4628      	mov	r0, r5
 8005a08:	f000 f8fa 	bl	8005c00 <__multadd>
 8005a0c:	45b0      	cmp	r8, r6
 8005a0e:	4683      	mov	fp, r0
 8005a10:	f04f 0300 	mov.w	r3, #0
 8005a14:	f04f 020a 	mov.w	r2, #10
 8005a18:	4641      	mov	r1, r8
 8005a1a:	4628      	mov	r0, r5
 8005a1c:	d107      	bne.n	8005a2e <_dtoa_r+0xb1e>
 8005a1e:	f000 f8ef 	bl	8005c00 <__multadd>
 8005a22:	4680      	mov	r8, r0
 8005a24:	4606      	mov	r6, r0
 8005a26:	9b08      	ldr	r3, [sp, #32]
 8005a28:	3301      	adds	r3, #1
 8005a2a:	9308      	str	r3, [sp, #32]
 8005a2c:	e775      	b.n	800591a <_dtoa_r+0xa0a>
 8005a2e:	f000 f8e7 	bl	8005c00 <__multadd>
 8005a32:	4631      	mov	r1, r6
 8005a34:	4680      	mov	r8, r0
 8005a36:	2300      	movs	r3, #0
 8005a38:	220a      	movs	r2, #10
 8005a3a:	4628      	mov	r0, r5
 8005a3c:	f000 f8e0 	bl	8005c00 <__multadd>
 8005a40:	4606      	mov	r6, r0
 8005a42:	e7f0      	b.n	8005a26 <_dtoa_r+0xb16>
 8005a44:	f1b9 0f00 	cmp.w	r9, #0
 8005a48:	bfcc      	ite	gt
 8005a4a:	464f      	movgt	r7, r9
 8005a4c:	2701      	movle	r7, #1
 8005a4e:	f04f 0800 	mov.w	r8, #0
 8005a52:	9a03      	ldr	r2, [sp, #12]
 8005a54:	4417      	add	r7, r2
 8005a56:	4659      	mov	r1, fp
 8005a58:	2201      	movs	r2, #1
 8005a5a:	4628      	mov	r0, r5
 8005a5c:	9308      	str	r3, [sp, #32]
 8005a5e:	f000 fa7b 	bl	8005f58 <__lshift>
 8005a62:	4621      	mov	r1, r4
 8005a64:	4683      	mov	fp, r0
 8005a66:	f000 fae7 	bl	8006038 <__mcmp>
 8005a6a:	2800      	cmp	r0, #0
 8005a6c:	dcb2      	bgt.n	80059d4 <_dtoa_r+0xac4>
 8005a6e:	d102      	bne.n	8005a76 <_dtoa_r+0xb66>
 8005a70:	9b08      	ldr	r3, [sp, #32]
 8005a72:	07db      	lsls	r3, r3, #31
 8005a74:	d4ae      	bmi.n	80059d4 <_dtoa_r+0xac4>
 8005a76:	463b      	mov	r3, r7
 8005a78:	461f      	mov	r7, r3
 8005a7a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005a7e:	2a30      	cmp	r2, #48	; 0x30
 8005a80:	d0fa      	beq.n	8005a78 <_dtoa_r+0xb68>
 8005a82:	e6f9      	b.n	8005878 <_dtoa_r+0x968>
 8005a84:	9a03      	ldr	r2, [sp, #12]
 8005a86:	429a      	cmp	r2, r3
 8005a88:	d1a5      	bne.n	80059d6 <_dtoa_r+0xac6>
 8005a8a:	2331      	movs	r3, #49	; 0x31
 8005a8c:	f10a 0a01 	add.w	sl, sl, #1
 8005a90:	e779      	b.n	8005986 <_dtoa_r+0xa76>
 8005a92:	4b14      	ldr	r3, [pc, #80]	; (8005ae4 <_dtoa_r+0xbd4>)
 8005a94:	f7ff baa8 	b.w	8004fe8 <_dtoa_r+0xd8>
 8005a98:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	f47f aa81 	bne.w	8004fa2 <_dtoa_r+0x92>
 8005aa0:	4b11      	ldr	r3, [pc, #68]	; (8005ae8 <_dtoa_r+0xbd8>)
 8005aa2:	f7ff baa1 	b.w	8004fe8 <_dtoa_r+0xd8>
 8005aa6:	f1b9 0f00 	cmp.w	r9, #0
 8005aaa:	dc03      	bgt.n	8005ab4 <_dtoa_r+0xba4>
 8005aac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005aae:	2b02      	cmp	r3, #2
 8005ab0:	f73f aecb 	bgt.w	800584a <_dtoa_r+0x93a>
 8005ab4:	9f03      	ldr	r7, [sp, #12]
 8005ab6:	4621      	mov	r1, r4
 8005ab8:	4658      	mov	r0, fp
 8005aba:	f7ff f99b 	bl	8004df4 <quorem>
 8005abe:	9a03      	ldr	r2, [sp, #12]
 8005ac0:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8005ac4:	f807 3b01 	strb.w	r3, [r7], #1
 8005ac8:	1aba      	subs	r2, r7, r2
 8005aca:	4591      	cmp	r9, r2
 8005acc:	ddba      	ble.n	8005a44 <_dtoa_r+0xb34>
 8005ace:	4659      	mov	r1, fp
 8005ad0:	2300      	movs	r3, #0
 8005ad2:	220a      	movs	r2, #10
 8005ad4:	4628      	mov	r0, r5
 8005ad6:	f000 f893 	bl	8005c00 <__multadd>
 8005ada:	4683      	mov	fp, r0
 8005adc:	e7eb      	b.n	8005ab6 <_dtoa_r+0xba6>
 8005ade:	bf00      	nop
 8005ae0:	080073db 	.word	0x080073db
 8005ae4:	08007338 	.word	0x08007338
 8005ae8:	0800735c 	.word	0x0800735c

08005aec <_localeconv_r>:
 8005aec:	4800      	ldr	r0, [pc, #0]	; (8005af0 <_localeconv_r+0x4>)
 8005aee:	4770      	bx	lr
 8005af0:	20000160 	.word	0x20000160

08005af4 <malloc>:
 8005af4:	4b02      	ldr	r3, [pc, #8]	; (8005b00 <malloc+0xc>)
 8005af6:	4601      	mov	r1, r0
 8005af8:	6818      	ldr	r0, [r3, #0]
 8005afa:	f000 bc1d 	b.w	8006338 <_malloc_r>
 8005afe:	bf00      	nop
 8005b00:	2000000c 	.word	0x2000000c

08005b04 <memchr>:
 8005b04:	4603      	mov	r3, r0
 8005b06:	b510      	push	{r4, lr}
 8005b08:	b2c9      	uxtb	r1, r1
 8005b0a:	4402      	add	r2, r0
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	4618      	mov	r0, r3
 8005b10:	d101      	bne.n	8005b16 <memchr+0x12>
 8005b12:	2000      	movs	r0, #0
 8005b14:	e003      	b.n	8005b1e <memchr+0x1a>
 8005b16:	7804      	ldrb	r4, [r0, #0]
 8005b18:	3301      	adds	r3, #1
 8005b1a:	428c      	cmp	r4, r1
 8005b1c:	d1f6      	bne.n	8005b0c <memchr+0x8>
 8005b1e:	bd10      	pop	{r4, pc}

08005b20 <memcpy>:
 8005b20:	440a      	add	r2, r1
 8005b22:	4291      	cmp	r1, r2
 8005b24:	f100 33ff 	add.w	r3, r0, #4294967295
 8005b28:	d100      	bne.n	8005b2c <memcpy+0xc>
 8005b2a:	4770      	bx	lr
 8005b2c:	b510      	push	{r4, lr}
 8005b2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005b32:	4291      	cmp	r1, r2
 8005b34:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005b38:	d1f9      	bne.n	8005b2e <memcpy+0xe>
 8005b3a:	bd10      	pop	{r4, pc}

08005b3c <_Balloc>:
 8005b3c:	b570      	push	{r4, r5, r6, lr}
 8005b3e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005b40:	4604      	mov	r4, r0
 8005b42:	460d      	mov	r5, r1
 8005b44:	b976      	cbnz	r6, 8005b64 <_Balloc+0x28>
 8005b46:	2010      	movs	r0, #16
 8005b48:	f7ff ffd4 	bl	8005af4 <malloc>
 8005b4c:	4602      	mov	r2, r0
 8005b4e:	6260      	str	r0, [r4, #36]	; 0x24
 8005b50:	b920      	cbnz	r0, 8005b5c <_Balloc+0x20>
 8005b52:	2166      	movs	r1, #102	; 0x66
 8005b54:	4b17      	ldr	r3, [pc, #92]	; (8005bb4 <_Balloc+0x78>)
 8005b56:	4818      	ldr	r0, [pc, #96]	; (8005bb8 <_Balloc+0x7c>)
 8005b58:	f000 fdce 	bl	80066f8 <__assert_func>
 8005b5c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005b60:	6006      	str	r6, [r0, #0]
 8005b62:	60c6      	str	r6, [r0, #12]
 8005b64:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005b66:	68f3      	ldr	r3, [r6, #12]
 8005b68:	b183      	cbz	r3, 8005b8c <_Balloc+0x50>
 8005b6a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005b6c:	68db      	ldr	r3, [r3, #12]
 8005b6e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005b72:	b9b8      	cbnz	r0, 8005ba4 <_Balloc+0x68>
 8005b74:	2101      	movs	r1, #1
 8005b76:	fa01 f605 	lsl.w	r6, r1, r5
 8005b7a:	1d72      	adds	r2, r6, #5
 8005b7c:	4620      	mov	r0, r4
 8005b7e:	0092      	lsls	r2, r2, #2
 8005b80:	f000 fb5e 	bl	8006240 <_calloc_r>
 8005b84:	b160      	cbz	r0, 8005ba0 <_Balloc+0x64>
 8005b86:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005b8a:	e00e      	b.n	8005baa <_Balloc+0x6e>
 8005b8c:	2221      	movs	r2, #33	; 0x21
 8005b8e:	2104      	movs	r1, #4
 8005b90:	4620      	mov	r0, r4
 8005b92:	f000 fb55 	bl	8006240 <_calloc_r>
 8005b96:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005b98:	60f0      	str	r0, [r6, #12]
 8005b9a:	68db      	ldr	r3, [r3, #12]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d1e4      	bne.n	8005b6a <_Balloc+0x2e>
 8005ba0:	2000      	movs	r0, #0
 8005ba2:	bd70      	pop	{r4, r5, r6, pc}
 8005ba4:	6802      	ldr	r2, [r0, #0]
 8005ba6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005baa:	2300      	movs	r3, #0
 8005bac:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005bb0:	e7f7      	b.n	8005ba2 <_Balloc+0x66>
 8005bb2:	bf00      	nop
 8005bb4:	08007369 	.word	0x08007369
 8005bb8:	080073ec 	.word	0x080073ec

08005bbc <_Bfree>:
 8005bbc:	b570      	push	{r4, r5, r6, lr}
 8005bbe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005bc0:	4605      	mov	r5, r0
 8005bc2:	460c      	mov	r4, r1
 8005bc4:	b976      	cbnz	r6, 8005be4 <_Bfree+0x28>
 8005bc6:	2010      	movs	r0, #16
 8005bc8:	f7ff ff94 	bl	8005af4 <malloc>
 8005bcc:	4602      	mov	r2, r0
 8005bce:	6268      	str	r0, [r5, #36]	; 0x24
 8005bd0:	b920      	cbnz	r0, 8005bdc <_Bfree+0x20>
 8005bd2:	218a      	movs	r1, #138	; 0x8a
 8005bd4:	4b08      	ldr	r3, [pc, #32]	; (8005bf8 <_Bfree+0x3c>)
 8005bd6:	4809      	ldr	r0, [pc, #36]	; (8005bfc <_Bfree+0x40>)
 8005bd8:	f000 fd8e 	bl	80066f8 <__assert_func>
 8005bdc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005be0:	6006      	str	r6, [r0, #0]
 8005be2:	60c6      	str	r6, [r0, #12]
 8005be4:	b13c      	cbz	r4, 8005bf6 <_Bfree+0x3a>
 8005be6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005be8:	6862      	ldr	r2, [r4, #4]
 8005bea:	68db      	ldr	r3, [r3, #12]
 8005bec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005bf0:	6021      	str	r1, [r4, #0]
 8005bf2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005bf6:	bd70      	pop	{r4, r5, r6, pc}
 8005bf8:	08007369 	.word	0x08007369
 8005bfc:	080073ec 	.word	0x080073ec

08005c00 <__multadd>:
 8005c00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c04:	4607      	mov	r7, r0
 8005c06:	460c      	mov	r4, r1
 8005c08:	461e      	mov	r6, r3
 8005c0a:	2000      	movs	r0, #0
 8005c0c:	690d      	ldr	r5, [r1, #16]
 8005c0e:	f101 0c14 	add.w	ip, r1, #20
 8005c12:	f8dc 3000 	ldr.w	r3, [ip]
 8005c16:	3001      	adds	r0, #1
 8005c18:	b299      	uxth	r1, r3
 8005c1a:	fb02 6101 	mla	r1, r2, r1, r6
 8005c1e:	0c1e      	lsrs	r6, r3, #16
 8005c20:	0c0b      	lsrs	r3, r1, #16
 8005c22:	fb02 3306 	mla	r3, r2, r6, r3
 8005c26:	b289      	uxth	r1, r1
 8005c28:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005c2c:	4285      	cmp	r5, r0
 8005c2e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005c32:	f84c 1b04 	str.w	r1, [ip], #4
 8005c36:	dcec      	bgt.n	8005c12 <__multadd+0x12>
 8005c38:	b30e      	cbz	r6, 8005c7e <__multadd+0x7e>
 8005c3a:	68a3      	ldr	r3, [r4, #8]
 8005c3c:	42ab      	cmp	r3, r5
 8005c3e:	dc19      	bgt.n	8005c74 <__multadd+0x74>
 8005c40:	6861      	ldr	r1, [r4, #4]
 8005c42:	4638      	mov	r0, r7
 8005c44:	3101      	adds	r1, #1
 8005c46:	f7ff ff79 	bl	8005b3c <_Balloc>
 8005c4a:	4680      	mov	r8, r0
 8005c4c:	b928      	cbnz	r0, 8005c5a <__multadd+0x5a>
 8005c4e:	4602      	mov	r2, r0
 8005c50:	21b5      	movs	r1, #181	; 0xb5
 8005c52:	4b0c      	ldr	r3, [pc, #48]	; (8005c84 <__multadd+0x84>)
 8005c54:	480c      	ldr	r0, [pc, #48]	; (8005c88 <__multadd+0x88>)
 8005c56:	f000 fd4f 	bl	80066f8 <__assert_func>
 8005c5a:	6922      	ldr	r2, [r4, #16]
 8005c5c:	f104 010c 	add.w	r1, r4, #12
 8005c60:	3202      	adds	r2, #2
 8005c62:	0092      	lsls	r2, r2, #2
 8005c64:	300c      	adds	r0, #12
 8005c66:	f7ff ff5b 	bl	8005b20 <memcpy>
 8005c6a:	4621      	mov	r1, r4
 8005c6c:	4638      	mov	r0, r7
 8005c6e:	f7ff ffa5 	bl	8005bbc <_Bfree>
 8005c72:	4644      	mov	r4, r8
 8005c74:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005c78:	3501      	adds	r5, #1
 8005c7a:	615e      	str	r6, [r3, #20]
 8005c7c:	6125      	str	r5, [r4, #16]
 8005c7e:	4620      	mov	r0, r4
 8005c80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c84:	080073db 	.word	0x080073db
 8005c88:	080073ec 	.word	0x080073ec

08005c8c <__hi0bits>:
 8005c8c:	0c02      	lsrs	r2, r0, #16
 8005c8e:	0412      	lsls	r2, r2, #16
 8005c90:	4603      	mov	r3, r0
 8005c92:	b9ca      	cbnz	r2, 8005cc8 <__hi0bits+0x3c>
 8005c94:	0403      	lsls	r3, r0, #16
 8005c96:	2010      	movs	r0, #16
 8005c98:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005c9c:	bf04      	itt	eq
 8005c9e:	021b      	lsleq	r3, r3, #8
 8005ca0:	3008      	addeq	r0, #8
 8005ca2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005ca6:	bf04      	itt	eq
 8005ca8:	011b      	lsleq	r3, r3, #4
 8005caa:	3004      	addeq	r0, #4
 8005cac:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005cb0:	bf04      	itt	eq
 8005cb2:	009b      	lsleq	r3, r3, #2
 8005cb4:	3002      	addeq	r0, #2
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	db05      	blt.n	8005cc6 <__hi0bits+0x3a>
 8005cba:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8005cbe:	f100 0001 	add.w	r0, r0, #1
 8005cc2:	bf08      	it	eq
 8005cc4:	2020      	moveq	r0, #32
 8005cc6:	4770      	bx	lr
 8005cc8:	2000      	movs	r0, #0
 8005cca:	e7e5      	b.n	8005c98 <__hi0bits+0xc>

08005ccc <__lo0bits>:
 8005ccc:	6803      	ldr	r3, [r0, #0]
 8005cce:	4602      	mov	r2, r0
 8005cd0:	f013 0007 	ands.w	r0, r3, #7
 8005cd4:	d00b      	beq.n	8005cee <__lo0bits+0x22>
 8005cd6:	07d9      	lsls	r1, r3, #31
 8005cd8:	d421      	bmi.n	8005d1e <__lo0bits+0x52>
 8005cda:	0798      	lsls	r0, r3, #30
 8005cdc:	bf49      	itett	mi
 8005cde:	085b      	lsrmi	r3, r3, #1
 8005ce0:	089b      	lsrpl	r3, r3, #2
 8005ce2:	2001      	movmi	r0, #1
 8005ce4:	6013      	strmi	r3, [r2, #0]
 8005ce6:	bf5c      	itt	pl
 8005ce8:	2002      	movpl	r0, #2
 8005cea:	6013      	strpl	r3, [r2, #0]
 8005cec:	4770      	bx	lr
 8005cee:	b299      	uxth	r1, r3
 8005cf0:	b909      	cbnz	r1, 8005cf6 <__lo0bits+0x2a>
 8005cf2:	2010      	movs	r0, #16
 8005cf4:	0c1b      	lsrs	r3, r3, #16
 8005cf6:	b2d9      	uxtb	r1, r3
 8005cf8:	b909      	cbnz	r1, 8005cfe <__lo0bits+0x32>
 8005cfa:	3008      	adds	r0, #8
 8005cfc:	0a1b      	lsrs	r3, r3, #8
 8005cfe:	0719      	lsls	r1, r3, #28
 8005d00:	bf04      	itt	eq
 8005d02:	091b      	lsreq	r3, r3, #4
 8005d04:	3004      	addeq	r0, #4
 8005d06:	0799      	lsls	r1, r3, #30
 8005d08:	bf04      	itt	eq
 8005d0a:	089b      	lsreq	r3, r3, #2
 8005d0c:	3002      	addeq	r0, #2
 8005d0e:	07d9      	lsls	r1, r3, #31
 8005d10:	d403      	bmi.n	8005d1a <__lo0bits+0x4e>
 8005d12:	085b      	lsrs	r3, r3, #1
 8005d14:	f100 0001 	add.w	r0, r0, #1
 8005d18:	d003      	beq.n	8005d22 <__lo0bits+0x56>
 8005d1a:	6013      	str	r3, [r2, #0]
 8005d1c:	4770      	bx	lr
 8005d1e:	2000      	movs	r0, #0
 8005d20:	4770      	bx	lr
 8005d22:	2020      	movs	r0, #32
 8005d24:	4770      	bx	lr
	...

08005d28 <__i2b>:
 8005d28:	b510      	push	{r4, lr}
 8005d2a:	460c      	mov	r4, r1
 8005d2c:	2101      	movs	r1, #1
 8005d2e:	f7ff ff05 	bl	8005b3c <_Balloc>
 8005d32:	4602      	mov	r2, r0
 8005d34:	b928      	cbnz	r0, 8005d42 <__i2b+0x1a>
 8005d36:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8005d3a:	4b04      	ldr	r3, [pc, #16]	; (8005d4c <__i2b+0x24>)
 8005d3c:	4804      	ldr	r0, [pc, #16]	; (8005d50 <__i2b+0x28>)
 8005d3e:	f000 fcdb 	bl	80066f8 <__assert_func>
 8005d42:	2301      	movs	r3, #1
 8005d44:	6144      	str	r4, [r0, #20]
 8005d46:	6103      	str	r3, [r0, #16]
 8005d48:	bd10      	pop	{r4, pc}
 8005d4a:	bf00      	nop
 8005d4c:	080073db 	.word	0x080073db
 8005d50:	080073ec 	.word	0x080073ec

08005d54 <__multiply>:
 8005d54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d58:	4691      	mov	r9, r2
 8005d5a:	690a      	ldr	r2, [r1, #16]
 8005d5c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005d60:	460c      	mov	r4, r1
 8005d62:	429a      	cmp	r2, r3
 8005d64:	bfbe      	ittt	lt
 8005d66:	460b      	movlt	r3, r1
 8005d68:	464c      	movlt	r4, r9
 8005d6a:	4699      	movlt	r9, r3
 8005d6c:	6927      	ldr	r7, [r4, #16]
 8005d6e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005d72:	68a3      	ldr	r3, [r4, #8]
 8005d74:	6861      	ldr	r1, [r4, #4]
 8005d76:	eb07 060a 	add.w	r6, r7, sl
 8005d7a:	42b3      	cmp	r3, r6
 8005d7c:	b085      	sub	sp, #20
 8005d7e:	bfb8      	it	lt
 8005d80:	3101      	addlt	r1, #1
 8005d82:	f7ff fedb 	bl	8005b3c <_Balloc>
 8005d86:	b930      	cbnz	r0, 8005d96 <__multiply+0x42>
 8005d88:	4602      	mov	r2, r0
 8005d8a:	f240 115d 	movw	r1, #349	; 0x15d
 8005d8e:	4b43      	ldr	r3, [pc, #268]	; (8005e9c <__multiply+0x148>)
 8005d90:	4843      	ldr	r0, [pc, #268]	; (8005ea0 <__multiply+0x14c>)
 8005d92:	f000 fcb1 	bl	80066f8 <__assert_func>
 8005d96:	f100 0514 	add.w	r5, r0, #20
 8005d9a:	462b      	mov	r3, r5
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005da2:	4543      	cmp	r3, r8
 8005da4:	d321      	bcc.n	8005dea <__multiply+0x96>
 8005da6:	f104 0314 	add.w	r3, r4, #20
 8005daa:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005dae:	f109 0314 	add.w	r3, r9, #20
 8005db2:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005db6:	9202      	str	r2, [sp, #8]
 8005db8:	1b3a      	subs	r2, r7, r4
 8005dba:	3a15      	subs	r2, #21
 8005dbc:	f022 0203 	bic.w	r2, r2, #3
 8005dc0:	3204      	adds	r2, #4
 8005dc2:	f104 0115 	add.w	r1, r4, #21
 8005dc6:	428f      	cmp	r7, r1
 8005dc8:	bf38      	it	cc
 8005dca:	2204      	movcc	r2, #4
 8005dcc:	9201      	str	r2, [sp, #4]
 8005dce:	9a02      	ldr	r2, [sp, #8]
 8005dd0:	9303      	str	r3, [sp, #12]
 8005dd2:	429a      	cmp	r2, r3
 8005dd4:	d80c      	bhi.n	8005df0 <__multiply+0x9c>
 8005dd6:	2e00      	cmp	r6, #0
 8005dd8:	dd03      	ble.n	8005de2 <__multiply+0x8e>
 8005dda:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d059      	beq.n	8005e96 <__multiply+0x142>
 8005de2:	6106      	str	r6, [r0, #16]
 8005de4:	b005      	add	sp, #20
 8005de6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dea:	f843 2b04 	str.w	r2, [r3], #4
 8005dee:	e7d8      	b.n	8005da2 <__multiply+0x4e>
 8005df0:	f8b3 a000 	ldrh.w	sl, [r3]
 8005df4:	f1ba 0f00 	cmp.w	sl, #0
 8005df8:	d023      	beq.n	8005e42 <__multiply+0xee>
 8005dfa:	46a9      	mov	r9, r5
 8005dfc:	f04f 0c00 	mov.w	ip, #0
 8005e00:	f104 0e14 	add.w	lr, r4, #20
 8005e04:	f85e 2b04 	ldr.w	r2, [lr], #4
 8005e08:	f8d9 1000 	ldr.w	r1, [r9]
 8005e0c:	fa1f fb82 	uxth.w	fp, r2
 8005e10:	b289      	uxth	r1, r1
 8005e12:	fb0a 110b 	mla	r1, sl, fp, r1
 8005e16:	4461      	add	r1, ip
 8005e18:	f8d9 c000 	ldr.w	ip, [r9]
 8005e1c:	0c12      	lsrs	r2, r2, #16
 8005e1e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8005e22:	fb0a c202 	mla	r2, sl, r2, ip
 8005e26:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005e2a:	b289      	uxth	r1, r1
 8005e2c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005e30:	4577      	cmp	r7, lr
 8005e32:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005e36:	f849 1b04 	str.w	r1, [r9], #4
 8005e3a:	d8e3      	bhi.n	8005e04 <__multiply+0xb0>
 8005e3c:	9a01      	ldr	r2, [sp, #4]
 8005e3e:	f845 c002 	str.w	ip, [r5, r2]
 8005e42:	9a03      	ldr	r2, [sp, #12]
 8005e44:	3304      	adds	r3, #4
 8005e46:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005e4a:	f1b9 0f00 	cmp.w	r9, #0
 8005e4e:	d020      	beq.n	8005e92 <__multiply+0x13e>
 8005e50:	46ae      	mov	lr, r5
 8005e52:	f04f 0a00 	mov.w	sl, #0
 8005e56:	6829      	ldr	r1, [r5, #0]
 8005e58:	f104 0c14 	add.w	ip, r4, #20
 8005e5c:	f8bc b000 	ldrh.w	fp, [ip]
 8005e60:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8005e64:	b289      	uxth	r1, r1
 8005e66:	fb09 220b 	mla	r2, r9, fp, r2
 8005e6a:	4492      	add	sl, r2
 8005e6c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8005e70:	f84e 1b04 	str.w	r1, [lr], #4
 8005e74:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005e78:	f8be 1000 	ldrh.w	r1, [lr]
 8005e7c:	0c12      	lsrs	r2, r2, #16
 8005e7e:	fb09 1102 	mla	r1, r9, r2, r1
 8005e82:	4567      	cmp	r7, ip
 8005e84:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8005e88:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005e8c:	d8e6      	bhi.n	8005e5c <__multiply+0x108>
 8005e8e:	9a01      	ldr	r2, [sp, #4]
 8005e90:	50a9      	str	r1, [r5, r2]
 8005e92:	3504      	adds	r5, #4
 8005e94:	e79b      	b.n	8005dce <__multiply+0x7a>
 8005e96:	3e01      	subs	r6, #1
 8005e98:	e79d      	b.n	8005dd6 <__multiply+0x82>
 8005e9a:	bf00      	nop
 8005e9c:	080073db 	.word	0x080073db
 8005ea0:	080073ec 	.word	0x080073ec

08005ea4 <__pow5mult>:
 8005ea4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ea8:	4615      	mov	r5, r2
 8005eaa:	f012 0203 	ands.w	r2, r2, #3
 8005eae:	4606      	mov	r6, r0
 8005eb0:	460f      	mov	r7, r1
 8005eb2:	d007      	beq.n	8005ec4 <__pow5mult+0x20>
 8005eb4:	4c25      	ldr	r4, [pc, #148]	; (8005f4c <__pow5mult+0xa8>)
 8005eb6:	3a01      	subs	r2, #1
 8005eb8:	2300      	movs	r3, #0
 8005eba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005ebe:	f7ff fe9f 	bl	8005c00 <__multadd>
 8005ec2:	4607      	mov	r7, r0
 8005ec4:	10ad      	asrs	r5, r5, #2
 8005ec6:	d03d      	beq.n	8005f44 <__pow5mult+0xa0>
 8005ec8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005eca:	b97c      	cbnz	r4, 8005eec <__pow5mult+0x48>
 8005ecc:	2010      	movs	r0, #16
 8005ece:	f7ff fe11 	bl	8005af4 <malloc>
 8005ed2:	4602      	mov	r2, r0
 8005ed4:	6270      	str	r0, [r6, #36]	; 0x24
 8005ed6:	b928      	cbnz	r0, 8005ee4 <__pow5mult+0x40>
 8005ed8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8005edc:	4b1c      	ldr	r3, [pc, #112]	; (8005f50 <__pow5mult+0xac>)
 8005ede:	481d      	ldr	r0, [pc, #116]	; (8005f54 <__pow5mult+0xb0>)
 8005ee0:	f000 fc0a 	bl	80066f8 <__assert_func>
 8005ee4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005ee8:	6004      	str	r4, [r0, #0]
 8005eea:	60c4      	str	r4, [r0, #12]
 8005eec:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005ef0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005ef4:	b94c      	cbnz	r4, 8005f0a <__pow5mult+0x66>
 8005ef6:	f240 2171 	movw	r1, #625	; 0x271
 8005efa:	4630      	mov	r0, r6
 8005efc:	f7ff ff14 	bl	8005d28 <__i2b>
 8005f00:	2300      	movs	r3, #0
 8005f02:	4604      	mov	r4, r0
 8005f04:	f8c8 0008 	str.w	r0, [r8, #8]
 8005f08:	6003      	str	r3, [r0, #0]
 8005f0a:	f04f 0900 	mov.w	r9, #0
 8005f0e:	07eb      	lsls	r3, r5, #31
 8005f10:	d50a      	bpl.n	8005f28 <__pow5mult+0x84>
 8005f12:	4639      	mov	r1, r7
 8005f14:	4622      	mov	r2, r4
 8005f16:	4630      	mov	r0, r6
 8005f18:	f7ff ff1c 	bl	8005d54 <__multiply>
 8005f1c:	4680      	mov	r8, r0
 8005f1e:	4639      	mov	r1, r7
 8005f20:	4630      	mov	r0, r6
 8005f22:	f7ff fe4b 	bl	8005bbc <_Bfree>
 8005f26:	4647      	mov	r7, r8
 8005f28:	106d      	asrs	r5, r5, #1
 8005f2a:	d00b      	beq.n	8005f44 <__pow5mult+0xa0>
 8005f2c:	6820      	ldr	r0, [r4, #0]
 8005f2e:	b938      	cbnz	r0, 8005f40 <__pow5mult+0x9c>
 8005f30:	4622      	mov	r2, r4
 8005f32:	4621      	mov	r1, r4
 8005f34:	4630      	mov	r0, r6
 8005f36:	f7ff ff0d 	bl	8005d54 <__multiply>
 8005f3a:	6020      	str	r0, [r4, #0]
 8005f3c:	f8c0 9000 	str.w	r9, [r0]
 8005f40:	4604      	mov	r4, r0
 8005f42:	e7e4      	b.n	8005f0e <__pow5mult+0x6a>
 8005f44:	4638      	mov	r0, r7
 8005f46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f4a:	bf00      	nop
 8005f4c:	08007538 	.word	0x08007538
 8005f50:	08007369 	.word	0x08007369
 8005f54:	080073ec 	.word	0x080073ec

08005f58 <__lshift>:
 8005f58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f5c:	460c      	mov	r4, r1
 8005f5e:	4607      	mov	r7, r0
 8005f60:	4691      	mov	r9, r2
 8005f62:	6923      	ldr	r3, [r4, #16]
 8005f64:	6849      	ldr	r1, [r1, #4]
 8005f66:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005f6a:	68a3      	ldr	r3, [r4, #8]
 8005f6c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005f70:	f108 0601 	add.w	r6, r8, #1
 8005f74:	42b3      	cmp	r3, r6
 8005f76:	db0b      	blt.n	8005f90 <__lshift+0x38>
 8005f78:	4638      	mov	r0, r7
 8005f7a:	f7ff fddf 	bl	8005b3c <_Balloc>
 8005f7e:	4605      	mov	r5, r0
 8005f80:	b948      	cbnz	r0, 8005f96 <__lshift+0x3e>
 8005f82:	4602      	mov	r2, r0
 8005f84:	f240 11d9 	movw	r1, #473	; 0x1d9
 8005f88:	4b29      	ldr	r3, [pc, #164]	; (8006030 <__lshift+0xd8>)
 8005f8a:	482a      	ldr	r0, [pc, #168]	; (8006034 <__lshift+0xdc>)
 8005f8c:	f000 fbb4 	bl	80066f8 <__assert_func>
 8005f90:	3101      	adds	r1, #1
 8005f92:	005b      	lsls	r3, r3, #1
 8005f94:	e7ee      	b.n	8005f74 <__lshift+0x1c>
 8005f96:	2300      	movs	r3, #0
 8005f98:	f100 0114 	add.w	r1, r0, #20
 8005f9c:	f100 0210 	add.w	r2, r0, #16
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	4553      	cmp	r3, sl
 8005fa4:	db37      	blt.n	8006016 <__lshift+0xbe>
 8005fa6:	6920      	ldr	r0, [r4, #16]
 8005fa8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005fac:	f104 0314 	add.w	r3, r4, #20
 8005fb0:	f019 091f 	ands.w	r9, r9, #31
 8005fb4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005fb8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8005fbc:	d02f      	beq.n	800601e <__lshift+0xc6>
 8005fbe:	468a      	mov	sl, r1
 8005fc0:	f04f 0c00 	mov.w	ip, #0
 8005fc4:	f1c9 0e20 	rsb	lr, r9, #32
 8005fc8:	681a      	ldr	r2, [r3, #0]
 8005fca:	fa02 f209 	lsl.w	r2, r2, r9
 8005fce:	ea42 020c 	orr.w	r2, r2, ip
 8005fd2:	f84a 2b04 	str.w	r2, [sl], #4
 8005fd6:	f853 2b04 	ldr.w	r2, [r3], #4
 8005fda:	4298      	cmp	r0, r3
 8005fdc:	fa22 fc0e 	lsr.w	ip, r2, lr
 8005fe0:	d8f2      	bhi.n	8005fc8 <__lshift+0x70>
 8005fe2:	1b03      	subs	r3, r0, r4
 8005fe4:	3b15      	subs	r3, #21
 8005fe6:	f023 0303 	bic.w	r3, r3, #3
 8005fea:	3304      	adds	r3, #4
 8005fec:	f104 0215 	add.w	r2, r4, #21
 8005ff0:	4290      	cmp	r0, r2
 8005ff2:	bf38      	it	cc
 8005ff4:	2304      	movcc	r3, #4
 8005ff6:	f841 c003 	str.w	ip, [r1, r3]
 8005ffa:	f1bc 0f00 	cmp.w	ip, #0
 8005ffe:	d001      	beq.n	8006004 <__lshift+0xac>
 8006000:	f108 0602 	add.w	r6, r8, #2
 8006004:	3e01      	subs	r6, #1
 8006006:	4638      	mov	r0, r7
 8006008:	4621      	mov	r1, r4
 800600a:	612e      	str	r6, [r5, #16]
 800600c:	f7ff fdd6 	bl	8005bbc <_Bfree>
 8006010:	4628      	mov	r0, r5
 8006012:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006016:	f842 0f04 	str.w	r0, [r2, #4]!
 800601a:	3301      	adds	r3, #1
 800601c:	e7c1      	b.n	8005fa2 <__lshift+0x4a>
 800601e:	3904      	subs	r1, #4
 8006020:	f853 2b04 	ldr.w	r2, [r3], #4
 8006024:	4298      	cmp	r0, r3
 8006026:	f841 2f04 	str.w	r2, [r1, #4]!
 800602a:	d8f9      	bhi.n	8006020 <__lshift+0xc8>
 800602c:	e7ea      	b.n	8006004 <__lshift+0xac>
 800602e:	bf00      	nop
 8006030:	080073db 	.word	0x080073db
 8006034:	080073ec 	.word	0x080073ec

08006038 <__mcmp>:
 8006038:	4603      	mov	r3, r0
 800603a:	690a      	ldr	r2, [r1, #16]
 800603c:	6900      	ldr	r0, [r0, #16]
 800603e:	b530      	push	{r4, r5, lr}
 8006040:	1a80      	subs	r0, r0, r2
 8006042:	d10d      	bne.n	8006060 <__mcmp+0x28>
 8006044:	3314      	adds	r3, #20
 8006046:	3114      	adds	r1, #20
 8006048:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800604c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006050:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006054:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006058:	4295      	cmp	r5, r2
 800605a:	d002      	beq.n	8006062 <__mcmp+0x2a>
 800605c:	d304      	bcc.n	8006068 <__mcmp+0x30>
 800605e:	2001      	movs	r0, #1
 8006060:	bd30      	pop	{r4, r5, pc}
 8006062:	42a3      	cmp	r3, r4
 8006064:	d3f4      	bcc.n	8006050 <__mcmp+0x18>
 8006066:	e7fb      	b.n	8006060 <__mcmp+0x28>
 8006068:	f04f 30ff 	mov.w	r0, #4294967295
 800606c:	e7f8      	b.n	8006060 <__mcmp+0x28>
	...

08006070 <__mdiff>:
 8006070:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006074:	460d      	mov	r5, r1
 8006076:	4607      	mov	r7, r0
 8006078:	4611      	mov	r1, r2
 800607a:	4628      	mov	r0, r5
 800607c:	4614      	mov	r4, r2
 800607e:	f7ff ffdb 	bl	8006038 <__mcmp>
 8006082:	1e06      	subs	r6, r0, #0
 8006084:	d111      	bne.n	80060aa <__mdiff+0x3a>
 8006086:	4631      	mov	r1, r6
 8006088:	4638      	mov	r0, r7
 800608a:	f7ff fd57 	bl	8005b3c <_Balloc>
 800608e:	4602      	mov	r2, r0
 8006090:	b928      	cbnz	r0, 800609e <__mdiff+0x2e>
 8006092:	f240 2132 	movw	r1, #562	; 0x232
 8006096:	4b3a      	ldr	r3, [pc, #232]	; (8006180 <__mdiff+0x110>)
 8006098:	483a      	ldr	r0, [pc, #232]	; (8006184 <__mdiff+0x114>)
 800609a:	f000 fb2d 	bl	80066f8 <__assert_func>
 800609e:	2301      	movs	r3, #1
 80060a0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80060a4:	4610      	mov	r0, r2
 80060a6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060aa:	bfa4      	itt	ge
 80060ac:	4623      	movge	r3, r4
 80060ae:	462c      	movge	r4, r5
 80060b0:	4638      	mov	r0, r7
 80060b2:	6861      	ldr	r1, [r4, #4]
 80060b4:	bfa6      	itte	ge
 80060b6:	461d      	movge	r5, r3
 80060b8:	2600      	movge	r6, #0
 80060ba:	2601      	movlt	r6, #1
 80060bc:	f7ff fd3e 	bl	8005b3c <_Balloc>
 80060c0:	4602      	mov	r2, r0
 80060c2:	b918      	cbnz	r0, 80060cc <__mdiff+0x5c>
 80060c4:	f44f 7110 	mov.w	r1, #576	; 0x240
 80060c8:	4b2d      	ldr	r3, [pc, #180]	; (8006180 <__mdiff+0x110>)
 80060ca:	e7e5      	b.n	8006098 <__mdiff+0x28>
 80060cc:	f102 0814 	add.w	r8, r2, #20
 80060d0:	46c2      	mov	sl, r8
 80060d2:	f04f 0c00 	mov.w	ip, #0
 80060d6:	6927      	ldr	r7, [r4, #16]
 80060d8:	60c6      	str	r6, [r0, #12]
 80060da:	692e      	ldr	r6, [r5, #16]
 80060dc:	f104 0014 	add.w	r0, r4, #20
 80060e0:	f105 0914 	add.w	r9, r5, #20
 80060e4:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 80060e8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80060ec:	3410      	adds	r4, #16
 80060ee:	f854 bf04 	ldr.w	fp, [r4, #4]!
 80060f2:	f859 3b04 	ldr.w	r3, [r9], #4
 80060f6:	fa1f f18b 	uxth.w	r1, fp
 80060fa:	448c      	add	ip, r1
 80060fc:	b299      	uxth	r1, r3
 80060fe:	0c1b      	lsrs	r3, r3, #16
 8006100:	ebac 0101 	sub.w	r1, ip, r1
 8006104:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006108:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800610c:	b289      	uxth	r1, r1
 800610e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8006112:	454e      	cmp	r6, r9
 8006114:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8006118:	f84a 3b04 	str.w	r3, [sl], #4
 800611c:	d8e7      	bhi.n	80060ee <__mdiff+0x7e>
 800611e:	1b73      	subs	r3, r6, r5
 8006120:	3b15      	subs	r3, #21
 8006122:	f023 0303 	bic.w	r3, r3, #3
 8006126:	3515      	adds	r5, #21
 8006128:	3304      	adds	r3, #4
 800612a:	42ae      	cmp	r6, r5
 800612c:	bf38      	it	cc
 800612e:	2304      	movcc	r3, #4
 8006130:	4418      	add	r0, r3
 8006132:	4443      	add	r3, r8
 8006134:	461e      	mov	r6, r3
 8006136:	4605      	mov	r5, r0
 8006138:	4575      	cmp	r5, lr
 800613a:	d30e      	bcc.n	800615a <__mdiff+0xea>
 800613c:	f10e 0103 	add.w	r1, lr, #3
 8006140:	1a09      	subs	r1, r1, r0
 8006142:	f021 0103 	bic.w	r1, r1, #3
 8006146:	3803      	subs	r0, #3
 8006148:	4586      	cmp	lr, r0
 800614a:	bf38      	it	cc
 800614c:	2100      	movcc	r1, #0
 800614e:	4419      	add	r1, r3
 8006150:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8006154:	b18b      	cbz	r3, 800617a <__mdiff+0x10a>
 8006156:	6117      	str	r7, [r2, #16]
 8006158:	e7a4      	b.n	80060a4 <__mdiff+0x34>
 800615a:	f855 8b04 	ldr.w	r8, [r5], #4
 800615e:	fa1f f188 	uxth.w	r1, r8
 8006162:	4461      	add	r1, ip
 8006164:	140c      	asrs	r4, r1, #16
 8006166:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800616a:	b289      	uxth	r1, r1
 800616c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8006170:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8006174:	f846 1b04 	str.w	r1, [r6], #4
 8006178:	e7de      	b.n	8006138 <__mdiff+0xc8>
 800617a:	3f01      	subs	r7, #1
 800617c:	e7e8      	b.n	8006150 <__mdiff+0xe0>
 800617e:	bf00      	nop
 8006180:	080073db 	.word	0x080073db
 8006184:	080073ec 	.word	0x080073ec

08006188 <__d2b>:
 8006188:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800618c:	2101      	movs	r1, #1
 800618e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8006192:	4690      	mov	r8, r2
 8006194:	461d      	mov	r5, r3
 8006196:	f7ff fcd1 	bl	8005b3c <_Balloc>
 800619a:	4604      	mov	r4, r0
 800619c:	b930      	cbnz	r0, 80061ac <__d2b+0x24>
 800619e:	4602      	mov	r2, r0
 80061a0:	f240 310a 	movw	r1, #778	; 0x30a
 80061a4:	4b24      	ldr	r3, [pc, #144]	; (8006238 <__d2b+0xb0>)
 80061a6:	4825      	ldr	r0, [pc, #148]	; (800623c <__d2b+0xb4>)
 80061a8:	f000 faa6 	bl	80066f8 <__assert_func>
 80061ac:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80061b0:	f3c5 550a 	ubfx	r5, r5, #20, #11
 80061b4:	bb2d      	cbnz	r5, 8006202 <__d2b+0x7a>
 80061b6:	9301      	str	r3, [sp, #4]
 80061b8:	f1b8 0300 	subs.w	r3, r8, #0
 80061bc:	d026      	beq.n	800620c <__d2b+0x84>
 80061be:	4668      	mov	r0, sp
 80061c0:	9300      	str	r3, [sp, #0]
 80061c2:	f7ff fd83 	bl	8005ccc <__lo0bits>
 80061c6:	9900      	ldr	r1, [sp, #0]
 80061c8:	b1f0      	cbz	r0, 8006208 <__d2b+0x80>
 80061ca:	9a01      	ldr	r2, [sp, #4]
 80061cc:	f1c0 0320 	rsb	r3, r0, #32
 80061d0:	fa02 f303 	lsl.w	r3, r2, r3
 80061d4:	430b      	orrs	r3, r1
 80061d6:	40c2      	lsrs	r2, r0
 80061d8:	6163      	str	r3, [r4, #20]
 80061da:	9201      	str	r2, [sp, #4]
 80061dc:	9b01      	ldr	r3, [sp, #4]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	bf14      	ite	ne
 80061e2:	2102      	movne	r1, #2
 80061e4:	2101      	moveq	r1, #1
 80061e6:	61a3      	str	r3, [r4, #24]
 80061e8:	6121      	str	r1, [r4, #16]
 80061ea:	b1c5      	cbz	r5, 800621e <__d2b+0x96>
 80061ec:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80061f0:	4405      	add	r5, r0
 80061f2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80061f6:	603d      	str	r5, [r7, #0]
 80061f8:	6030      	str	r0, [r6, #0]
 80061fa:	4620      	mov	r0, r4
 80061fc:	b002      	add	sp, #8
 80061fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006202:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006206:	e7d6      	b.n	80061b6 <__d2b+0x2e>
 8006208:	6161      	str	r1, [r4, #20]
 800620a:	e7e7      	b.n	80061dc <__d2b+0x54>
 800620c:	a801      	add	r0, sp, #4
 800620e:	f7ff fd5d 	bl	8005ccc <__lo0bits>
 8006212:	2101      	movs	r1, #1
 8006214:	9b01      	ldr	r3, [sp, #4]
 8006216:	6121      	str	r1, [r4, #16]
 8006218:	6163      	str	r3, [r4, #20]
 800621a:	3020      	adds	r0, #32
 800621c:	e7e5      	b.n	80061ea <__d2b+0x62>
 800621e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8006222:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006226:	6038      	str	r0, [r7, #0]
 8006228:	6918      	ldr	r0, [r3, #16]
 800622a:	f7ff fd2f 	bl	8005c8c <__hi0bits>
 800622e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8006232:	6031      	str	r1, [r6, #0]
 8006234:	e7e1      	b.n	80061fa <__d2b+0x72>
 8006236:	bf00      	nop
 8006238:	080073db 	.word	0x080073db
 800623c:	080073ec 	.word	0x080073ec

08006240 <_calloc_r>:
 8006240:	b570      	push	{r4, r5, r6, lr}
 8006242:	fba1 5402 	umull	r5, r4, r1, r2
 8006246:	b934      	cbnz	r4, 8006256 <_calloc_r+0x16>
 8006248:	4629      	mov	r1, r5
 800624a:	f000 f875 	bl	8006338 <_malloc_r>
 800624e:	4606      	mov	r6, r0
 8006250:	b928      	cbnz	r0, 800625e <_calloc_r+0x1e>
 8006252:	4630      	mov	r0, r6
 8006254:	bd70      	pop	{r4, r5, r6, pc}
 8006256:	220c      	movs	r2, #12
 8006258:	2600      	movs	r6, #0
 800625a:	6002      	str	r2, [r0, #0]
 800625c:	e7f9      	b.n	8006252 <_calloc_r+0x12>
 800625e:	462a      	mov	r2, r5
 8006260:	4621      	mov	r1, r4
 8006262:	f7fe f93f 	bl	80044e4 <memset>
 8006266:	e7f4      	b.n	8006252 <_calloc_r+0x12>

08006268 <_free_r>:
 8006268:	b538      	push	{r3, r4, r5, lr}
 800626a:	4605      	mov	r5, r0
 800626c:	2900      	cmp	r1, #0
 800626e:	d040      	beq.n	80062f2 <_free_r+0x8a>
 8006270:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006274:	1f0c      	subs	r4, r1, #4
 8006276:	2b00      	cmp	r3, #0
 8006278:	bfb8      	it	lt
 800627a:	18e4      	addlt	r4, r4, r3
 800627c:	f000 fa98 	bl	80067b0 <__malloc_lock>
 8006280:	4a1c      	ldr	r2, [pc, #112]	; (80062f4 <_free_r+0x8c>)
 8006282:	6813      	ldr	r3, [r2, #0]
 8006284:	b933      	cbnz	r3, 8006294 <_free_r+0x2c>
 8006286:	6063      	str	r3, [r4, #4]
 8006288:	6014      	str	r4, [r2, #0]
 800628a:	4628      	mov	r0, r5
 800628c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006290:	f000 ba94 	b.w	80067bc <__malloc_unlock>
 8006294:	42a3      	cmp	r3, r4
 8006296:	d908      	bls.n	80062aa <_free_r+0x42>
 8006298:	6820      	ldr	r0, [r4, #0]
 800629a:	1821      	adds	r1, r4, r0
 800629c:	428b      	cmp	r3, r1
 800629e:	bf01      	itttt	eq
 80062a0:	6819      	ldreq	r1, [r3, #0]
 80062a2:	685b      	ldreq	r3, [r3, #4]
 80062a4:	1809      	addeq	r1, r1, r0
 80062a6:	6021      	streq	r1, [r4, #0]
 80062a8:	e7ed      	b.n	8006286 <_free_r+0x1e>
 80062aa:	461a      	mov	r2, r3
 80062ac:	685b      	ldr	r3, [r3, #4]
 80062ae:	b10b      	cbz	r3, 80062b4 <_free_r+0x4c>
 80062b0:	42a3      	cmp	r3, r4
 80062b2:	d9fa      	bls.n	80062aa <_free_r+0x42>
 80062b4:	6811      	ldr	r1, [r2, #0]
 80062b6:	1850      	adds	r0, r2, r1
 80062b8:	42a0      	cmp	r0, r4
 80062ba:	d10b      	bne.n	80062d4 <_free_r+0x6c>
 80062bc:	6820      	ldr	r0, [r4, #0]
 80062be:	4401      	add	r1, r0
 80062c0:	1850      	adds	r0, r2, r1
 80062c2:	4283      	cmp	r3, r0
 80062c4:	6011      	str	r1, [r2, #0]
 80062c6:	d1e0      	bne.n	800628a <_free_r+0x22>
 80062c8:	6818      	ldr	r0, [r3, #0]
 80062ca:	685b      	ldr	r3, [r3, #4]
 80062cc:	4401      	add	r1, r0
 80062ce:	6011      	str	r1, [r2, #0]
 80062d0:	6053      	str	r3, [r2, #4]
 80062d2:	e7da      	b.n	800628a <_free_r+0x22>
 80062d4:	d902      	bls.n	80062dc <_free_r+0x74>
 80062d6:	230c      	movs	r3, #12
 80062d8:	602b      	str	r3, [r5, #0]
 80062da:	e7d6      	b.n	800628a <_free_r+0x22>
 80062dc:	6820      	ldr	r0, [r4, #0]
 80062de:	1821      	adds	r1, r4, r0
 80062e0:	428b      	cmp	r3, r1
 80062e2:	bf01      	itttt	eq
 80062e4:	6819      	ldreq	r1, [r3, #0]
 80062e6:	685b      	ldreq	r3, [r3, #4]
 80062e8:	1809      	addeq	r1, r1, r0
 80062ea:	6021      	streq	r1, [r4, #0]
 80062ec:	6063      	str	r3, [r4, #4]
 80062ee:	6054      	str	r4, [r2, #4]
 80062f0:	e7cb      	b.n	800628a <_free_r+0x22>
 80062f2:	bd38      	pop	{r3, r4, r5, pc}
 80062f4:	200003c0 	.word	0x200003c0

080062f8 <sbrk_aligned>:
 80062f8:	b570      	push	{r4, r5, r6, lr}
 80062fa:	4e0e      	ldr	r6, [pc, #56]	; (8006334 <sbrk_aligned+0x3c>)
 80062fc:	460c      	mov	r4, r1
 80062fe:	6831      	ldr	r1, [r6, #0]
 8006300:	4605      	mov	r5, r0
 8006302:	b911      	cbnz	r1, 800630a <sbrk_aligned+0x12>
 8006304:	f000 f9e8 	bl	80066d8 <_sbrk_r>
 8006308:	6030      	str	r0, [r6, #0]
 800630a:	4621      	mov	r1, r4
 800630c:	4628      	mov	r0, r5
 800630e:	f000 f9e3 	bl	80066d8 <_sbrk_r>
 8006312:	1c43      	adds	r3, r0, #1
 8006314:	d00a      	beq.n	800632c <sbrk_aligned+0x34>
 8006316:	1cc4      	adds	r4, r0, #3
 8006318:	f024 0403 	bic.w	r4, r4, #3
 800631c:	42a0      	cmp	r0, r4
 800631e:	d007      	beq.n	8006330 <sbrk_aligned+0x38>
 8006320:	1a21      	subs	r1, r4, r0
 8006322:	4628      	mov	r0, r5
 8006324:	f000 f9d8 	bl	80066d8 <_sbrk_r>
 8006328:	3001      	adds	r0, #1
 800632a:	d101      	bne.n	8006330 <sbrk_aligned+0x38>
 800632c:	f04f 34ff 	mov.w	r4, #4294967295
 8006330:	4620      	mov	r0, r4
 8006332:	bd70      	pop	{r4, r5, r6, pc}
 8006334:	200003c4 	.word	0x200003c4

08006338 <_malloc_r>:
 8006338:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800633c:	1ccd      	adds	r5, r1, #3
 800633e:	f025 0503 	bic.w	r5, r5, #3
 8006342:	3508      	adds	r5, #8
 8006344:	2d0c      	cmp	r5, #12
 8006346:	bf38      	it	cc
 8006348:	250c      	movcc	r5, #12
 800634a:	2d00      	cmp	r5, #0
 800634c:	4607      	mov	r7, r0
 800634e:	db01      	blt.n	8006354 <_malloc_r+0x1c>
 8006350:	42a9      	cmp	r1, r5
 8006352:	d905      	bls.n	8006360 <_malloc_r+0x28>
 8006354:	230c      	movs	r3, #12
 8006356:	2600      	movs	r6, #0
 8006358:	603b      	str	r3, [r7, #0]
 800635a:	4630      	mov	r0, r6
 800635c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006360:	4e2e      	ldr	r6, [pc, #184]	; (800641c <_malloc_r+0xe4>)
 8006362:	f000 fa25 	bl	80067b0 <__malloc_lock>
 8006366:	6833      	ldr	r3, [r6, #0]
 8006368:	461c      	mov	r4, r3
 800636a:	bb34      	cbnz	r4, 80063ba <_malloc_r+0x82>
 800636c:	4629      	mov	r1, r5
 800636e:	4638      	mov	r0, r7
 8006370:	f7ff ffc2 	bl	80062f8 <sbrk_aligned>
 8006374:	1c43      	adds	r3, r0, #1
 8006376:	4604      	mov	r4, r0
 8006378:	d14d      	bne.n	8006416 <_malloc_r+0xde>
 800637a:	6834      	ldr	r4, [r6, #0]
 800637c:	4626      	mov	r6, r4
 800637e:	2e00      	cmp	r6, #0
 8006380:	d140      	bne.n	8006404 <_malloc_r+0xcc>
 8006382:	6823      	ldr	r3, [r4, #0]
 8006384:	4631      	mov	r1, r6
 8006386:	4638      	mov	r0, r7
 8006388:	eb04 0803 	add.w	r8, r4, r3
 800638c:	f000 f9a4 	bl	80066d8 <_sbrk_r>
 8006390:	4580      	cmp	r8, r0
 8006392:	d13a      	bne.n	800640a <_malloc_r+0xd2>
 8006394:	6821      	ldr	r1, [r4, #0]
 8006396:	3503      	adds	r5, #3
 8006398:	1a6d      	subs	r5, r5, r1
 800639a:	f025 0503 	bic.w	r5, r5, #3
 800639e:	3508      	adds	r5, #8
 80063a0:	2d0c      	cmp	r5, #12
 80063a2:	bf38      	it	cc
 80063a4:	250c      	movcc	r5, #12
 80063a6:	4638      	mov	r0, r7
 80063a8:	4629      	mov	r1, r5
 80063aa:	f7ff ffa5 	bl	80062f8 <sbrk_aligned>
 80063ae:	3001      	adds	r0, #1
 80063b0:	d02b      	beq.n	800640a <_malloc_r+0xd2>
 80063b2:	6823      	ldr	r3, [r4, #0]
 80063b4:	442b      	add	r3, r5
 80063b6:	6023      	str	r3, [r4, #0]
 80063b8:	e00e      	b.n	80063d8 <_malloc_r+0xa0>
 80063ba:	6822      	ldr	r2, [r4, #0]
 80063bc:	1b52      	subs	r2, r2, r5
 80063be:	d41e      	bmi.n	80063fe <_malloc_r+0xc6>
 80063c0:	2a0b      	cmp	r2, #11
 80063c2:	d916      	bls.n	80063f2 <_malloc_r+0xba>
 80063c4:	1961      	adds	r1, r4, r5
 80063c6:	42a3      	cmp	r3, r4
 80063c8:	6025      	str	r5, [r4, #0]
 80063ca:	bf18      	it	ne
 80063cc:	6059      	strne	r1, [r3, #4]
 80063ce:	6863      	ldr	r3, [r4, #4]
 80063d0:	bf08      	it	eq
 80063d2:	6031      	streq	r1, [r6, #0]
 80063d4:	5162      	str	r2, [r4, r5]
 80063d6:	604b      	str	r3, [r1, #4]
 80063d8:	4638      	mov	r0, r7
 80063da:	f104 060b 	add.w	r6, r4, #11
 80063de:	f000 f9ed 	bl	80067bc <__malloc_unlock>
 80063e2:	f026 0607 	bic.w	r6, r6, #7
 80063e6:	1d23      	adds	r3, r4, #4
 80063e8:	1af2      	subs	r2, r6, r3
 80063ea:	d0b6      	beq.n	800635a <_malloc_r+0x22>
 80063ec:	1b9b      	subs	r3, r3, r6
 80063ee:	50a3      	str	r3, [r4, r2]
 80063f0:	e7b3      	b.n	800635a <_malloc_r+0x22>
 80063f2:	6862      	ldr	r2, [r4, #4]
 80063f4:	42a3      	cmp	r3, r4
 80063f6:	bf0c      	ite	eq
 80063f8:	6032      	streq	r2, [r6, #0]
 80063fa:	605a      	strne	r2, [r3, #4]
 80063fc:	e7ec      	b.n	80063d8 <_malloc_r+0xa0>
 80063fe:	4623      	mov	r3, r4
 8006400:	6864      	ldr	r4, [r4, #4]
 8006402:	e7b2      	b.n	800636a <_malloc_r+0x32>
 8006404:	4634      	mov	r4, r6
 8006406:	6876      	ldr	r6, [r6, #4]
 8006408:	e7b9      	b.n	800637e <_malloc_r+0x46>
 800640a:	230c      	movs	r3, #12
 800640c:	4638      	mov	r0, r7
 800640e:	603b      	str	r3, [r7, #0]
 8006410:	f000 f9d4 	bl	80067bc <__malloc_unlock>
 8006414:	e7a1      	b.n	800635a <_malloc_r+0x22>
 8006416:	6025      	str	r5, [r4, #0]
 8006418:	e7de      	b.n	80063d8 <_malloc_r+0xa0>
 800641a:	bf00      	nop
 800641c:	200003c0 	.word	0x200003c0

08006420 <__ssputs_r>:
 8006420:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006424:	688e      	ldr	r6, [r1, #8]
 8006426:	4682      	mov	sl, r0
 8006428:	429e      	cmp	r6, r3
 800642a:	460c      	mov	r4, r1
 800642c:	4690      	mov	r8, r2
 800642e:	461f      	mov	r7, r3
 8006430:	d838      	bhi.n	80064a4 <__ssputs_r+0x84>
 8006432:	898a      	ldrh	r2, [r1, #12]
 8006434:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006438:	d032      	beq.n	80064a0 <__ssputs_r+0x80>
 800643a:	6825      	ldr	r5, [r4, #0]
 800643c:	6909      	ldr	r1, [r1, #16]
 800643e:	3301      	adds	r3, #1
 8006440:	eba5 0901 	sub.w	r9, r5, r1
 8006444:	6965      	ldr	r5, [r4, #20]
 8006446:	444b      	add	r3, r9
 8006448:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800644c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006450:	106d      	asrs	r5, r5, #1
 8006452:	429d      	cmp	r5, r3
 8006454:	bf38      	it	cc
 8006456:	461d      	movcc	r5, r3
 8006458:	0553      	lsls	r3, r2, #21
 800645a:	d531      	bpl.n	80064c0 <__ssputs_r+0xa0>
 800645c:	4629      	mov	r1, r5
 800645e:	f7ff ff6b 	bl	8006338 <_malloc_r>
 8006462:	4606      	mov	r6, r0
 8006464:	b950      	cbnz	r0, 800647c <__ssputs_r+0x5c>
 8006466:	230c      	movs	r3, #12
 8006468:	f04f 30ff 	mov.w	r0, #4294967295
 800646c:	f8ca 3000 	str.w	r3, [sl]
 8006470:	89a3      	ldrh	r3, [r4, #12]
 8006472:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006476:	81a3      	strh	r3, [r4, #12]
 8006478:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800647c:	464a      	mov	r2, r9
 800647e:	6921      	ldr	r1, [r4, #16]
 8006480:	f7ff fb4e 	bl	8005b20 <memcpy>
 8006484:	89a3      	ldrh	r3, [r4, #12]
 8006486:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800648a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800648e:	81a3      	strh	r3, [r4, #12]
 8006490:	6126      	str	r6, [r4, #16]
 8006492:	444e      	add	r6, r9
 8006494:	6026      	str	r6, [r4, #0]
 8006496:	463e      	mov	r6, r7
 8006498:	6165      	str	r5, [r4, #20]
 800649a:	eba5 0509 	sub.w	r5, r5, r9
 800649e:	60a5      	str	r5, [r4, #8]
 80064a0:	42be      	cmp	r6, r7
 80064a2:	d900      	bls.n	80064a6 <__ssputs_r+0x86>
 80064a4:	463e      	mov	r6, r7
 80064a6:	4632      	mov	r2, r6
 80064a8:	4641      	mov	r1, r8
 80064aa:	6820      	ldr	r0, [r4, #0]
 80064ac:	f000 f966 	bl	800677c <memmove>
 80064b0:	68a3      	ldr	r3, [r4, #8]
 80064b2:	2000      	movs	r0, #0
 80064b4:	1b9b      	subs	r3, r3, r6
 80064b6:	60a3      	str	r3, [r4, #8]
 80064b8:	6823      	ldr	r3, [r4, #0]
 80064ba:	4433      	add	r3, r6
 80064bc:	6023      	str	r3, [r4, #0]
 80064be:	e7db      	b.n	8006478 <__ssputs_r+0x58>
 80064c0:	462a      	mov	r2, r5
 80064c2:	f000 f981 	bl	80067c8 <_realloc_r>
 80064c6:	4606      	mov	r6, r0
 80064c8:	2800      	cmp	r0, #0
 80064ca:	d1e1      	bne.n	8006490 <__ssputs_r+0x70>
 80064cc:	4650      	mov	r0, sl
 80064ce:	6921      	ldr	r1, [r4, #16]
 80064d0:	f7ff feca 	bl	8006268 <_free_r>
 80064d4:	e7c7      	b.n	8006466 <__ssputs_r+0x46>
	...

080064d8 <_svfiprintf_r>:
 80064d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064dc:	4698      	mov	r8, r3
 80064de:	898b      	ldrh	r3, [r1, #12]
 80064e0:	4607      	mov	r7, r0
 80064e2:	061b      	lsls	r3, r3, #24
 80064e4:	460d      	mov	r5, r1
 80064e6:	4614      	mov	r4, r2
 80064e8:	b09d      	sub	sp, #116	; 0x74
 80064ea:	d50e      	bpl.n	800650a <_svfiprintf_r+0x32>
 80064ec:	690b      	ldr	r3, [r1, #16]
 80064ee:	b963      	cbnz	r3, 800650a <_svfiprintf_r+0x32>
 80064f0:	2140      	movs	r1, #64	; 0x40
 80064f2:	f7ff ff21 	bl	8006338 <_malloc_r>
 80064f6:	6028      	str	r0, [r5, #0]
 80064f8:	6128      	str	r0, [r5, #16]
 80064fa:	b920      	cbnz	r0, 8006506 <_svfiprintf_r+0x2e>
 80064fc:	230c      	movs	r3, #12
 80064fe:	603b      	str	r3, [r7, #0]
 8006500:	f04f 30ff 	mov.w	r0, #4294967295
 8006504:	e0d1      	b.n	80066aa <_svfiprintf_r+0x1d2>
 8006506:	2340      	movs	r3, #64	; 0x40
 8006508:	616b      	str	r3, [r5, #20]
 800650a:	2300      	movs	r3, #0
 800650c:	9309      	str	r3, [sp, #36]	; 0x24
 800650e:	2320      	movs	r3, #32
 8006510:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006514:	2330      	movs	r3, #48	; 0x30
 8006516:	f04f 0901 	mov.w	r9, #1
 800651a:	f8cd 800c 	str.w	r8, [sp, #12]
 800651e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80066c4 <_svfiprintf_r+0x1ec>
 8006522:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006526:	4623      	mov	r3, r4
 8006528:	469a      	mov	sl, r3
 800652a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800652e:	b10a      	cbz	r2, 8006534 <_svfiprintf_r+0x5c>
 8006530:	2a25      	cmp	r2, #37	; 0x25
 8006532:	d1f9      	bne.n	8006528 <_svfiprintf_r+0x50>
 8006534:	ebba 0b04 	subs.w	fp, sl, r4
 8006538:	d00b      	beq.n	8006552 <_svfiprintf_r+0x7a>
 800653a:	465b      	mov	r3, fp
 800653c:	4622      	mov	r2, r4
 800653e:	4629      	mov	r1, r5
 8006540:	4638      	mov	r0, r7
 8006542:	f7ff ff6d 	bl	8006420 <__ssputs_r>
 8006546:	3001      	adds	r0, #1
 8006548:	f000 80aa 	beq.w	80066a0 <_svfiprintf_r+0x1c8>
 800654c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800654e:	445a      	add	r2, fp
 8006550:	9209      	str	r2, [sp, #36]	; 0x24
 8006552:	f89a 3000 	ldrb.w	r3, [sl]
 8006556:	2b00      	cmp	r3, #0
 8006558:	f000 80a2 	beq.w	80066a0 <_svfiprintf_r+0x1c8>
 800655c:	2300      	movs	r3, #0
 800655e:	f04f 32ff 	mov.w	r2, #4294967295
 8006562:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006566:	f10a 0a01 	add.w	sl, sl, #1
 800656a:	9304      	str	r3, [sp, #16]
 800656c:	9307      	str	r3, [sp, #28]
 800656e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006572:	931a      	str	r3, [sp, #104]	; 0x68
 8006574:	4654      	mov	r4, sl
 8006576:	2205      	movs	r2, #5
 8006578:	f814 1b01 	ldrb.w	r1, [r4], #1
 800657c:	4851      	ldr	r0, [pc, #324]	; (80066c4 <_svfiprintf_r+0x1ec>)
 800657e:	f7ff fac1 	bl	8005b04 <memchr>
 8006582:	9a04      	ldr	r2, [sp, #16]
 8006584:	b9d8      	cbnz	r0, 80065be <_svfiprintf_r+0xe6>
 8006586:	06d0      	lsls	r0, r2, #27
 8006588:	bf44      	itt	mi
 800658a:	2320      	movmi	r3, #32
 800658c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006590:	0711      	lsls	r1, r2, #28
 8006592:	bf44      	itt	mi
 8006594:	232b      	movmi	r3, #43	; 0x2b
 8006596:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800659a:	f89a 3000 	ldrb.w	r3, [sl]
 800659e:	2b2a      	cmp	r3, #42	; 0x2a
 80065a0:	d015      	beq.n	80065ce <_svfiprintf_r+0xf6>
 80065a2:	4654      	mov	r4, sl
 80065a4:	2000      	movs	r0, #0
 80065a6:	f04f 0c0a 	mov.w	ip, #10
 80065aa:	9a07      	ldr	r2, [sp, #28]
 80065ac:	4621      	mov	r1, r4
 80065ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 80065b2:	3b30      	subs	r3, #48	; 0x30
 80065b4:	2b09      	cmp	r3, #9
 80065b6:	d94e      	bls.n	8006656 <_svfiprintf_r+0x17e>
 80065b8:	b1b0      	cbz	r0, 80065e8 <_svfiprintf_r+0x110>
 80065ba:	9207      	str	r2, [sp, #28]
 80065bc:	e014      	b.n	80065e8 <_svfiprintf_r+0x110>
 80065be:	eba0 0308 	sub.w	r3, r0, r8
 80065c2:	fa09 f303 	lsl.w	r3, r9, r3
 80065c6:	4313      	orrs	r3, r2
 80065c8:	46a2      	mov	sl, r4
 80065ca:	9304      	str	r3, [sp, #16]
 80065cc:	e7d2      	b.n	8006574 <_svfiprintf_r+0x9c>
 80065ce:	9b03      	ldr	r3, [sp, #12]
 80065d0:	1d19      	adds	r1, r3, #4
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	9103      	str	r1, [sp, #12]
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	bfbb      	ittet	lt
 80065da:	425b      	neglt	r3, r3
 80065dc:	f042 0202 	orrlt.w	r2, r2, #2
 80065e0:	9307      	strge	r3, [sp, #28]
 80065e2:	9307      	strlt	r3, [sp, #28]
 80065e4:	bfb8      	it	lt
 80065e6:	9204      	strlt	r2, [sp, #16]
 80065e8:	7823      	ldrb	r3, [r4, #0]
 80065ea:	2b2e      	cmp	r3, #46	; 0x2e
 80065ec:	d10c      	bne.n	8006608 <_svfiprintf_r+0x130>
 80065ee:	7863      	ldrb	r3, [r4, #1]
 80065f0:	2b2a      	cmp	r3, #42	; 0x2a
 80065f2:	d135      	bne.n	8006660 <_svfiprintf_r+0x188>
 80065f4:	9b03      	ldr	r3, [sp, #12]
 80065f6:	3402      	adds	r4, #2
 80065f8:	1d1a      	adds	r2, r3, #4
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	9203      	str	r2, [sp, #12]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	bfb8      	it	lt
 8006602:	f04f 33ff 	movlt.w	r3, #4294967295
 8006606:	9305      	str	r3, [sp, #20]
 8006608:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 80066c8 <_svfiprintf_r+0x1f0>
 800660c:	2203      	movs	r2, #3
 800660e:	4650      	mov	r0, sl
 8006610:	7821      	ldrb	r1, [r4, #0]
 8006612:	f7ff fa77 	bl	8005b04 <memchr>
 8006616:	b140      	cbz	r0, 800662a <_svfiprintf_r+0x152>
 8006618:	2340      	movs	r3, #64	; 0x40
 800661a:	eba0 000a 	sub.w	r0, r0, sl
 800661e:	fa03 f000 	lsl.w	r0, r3, r0
 8006622:	9b04      	ldr	r3, [sp, #16]
 8006624:	3401      	adds	r4, #1
 8006626:	4303      	orrs	r3, r0
 8006628:	9304      	str	r3, [sp, #16]
 800662a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800662e:	2206      	movs	r2, #6
 8006630:	4826      	ldr	r0, [pc, #152]	; (80066cc <_svfiprintf_r+0x1f4>)
 8006632:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006636:	f7ff fa65 	bl	8005b04 <memchr>
 800663a:	2800      	cmp	r0, #0
 800663c:	d038      	beq.n	80066b0 <_svfiprintf_r+0x1d8>
 800663e:	4b24      	ldr	r3, [pc, #144]	; (80066d0 <_svfiprintf_r+0x1f8>)
 8006640:	bb1b      	cbnz	r3, 800668a <_svfiprintf_r+0x1b2>
 8006642:	9b03      	ldr	r3, [sp, #12]
 8006644:	3307      	adds	r3, #7
 8006646:	f023 0307 	bic.w	r3, r3, #7
 800664a:	3308      	adds	r3, #8
 800664c:	9303      	str	r3, [sp, #12]
 800664e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006650:	4433      	add	r3, r6
 8006652:	9309      	str	r3, [sp, #36]	; 0x24
 8006654:	e767      	b.n	8006526 <_svfiprintf_r+0x4e>
 8006656:	460c      	mov	r4, r1
 8006658:	2001      	movs	r0, #1
 800665a:	fb0c 3202 	mla	r2, ip, r2, r3
 800665e:	e7a5      	b.n	80065ac <_svfiprintf_r+0xd4>
 8006660:	2300      	movs	r3, #0
 8006662:	f04f 0c0a 	mov.w	ip, #10
 8006666:	4619      	mov	r1, r3
 8006668:	3401      	adds	r4, #1
 800666a:	9305      	str	r3, [sp, #20]
 800666c:	4620      	mov	r0, r4
 800666e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006672:	3a30      	subs	r2, #48	; 0x30
 8006674:	2a09      	cmp	r2, #9
 8006676:	d903      	bls.n	8006680 <_svfiprintf_r+0x1a8>
 8006678:	2b00      	cmp	r3, #0
 800667a:	d0c5      	beq.n	8006608 <_svfiprintf_r+0x130>
 800667c:	9105      	str	r1, [sp, #20]
 800667e:	e7c3      	b.n	8006608 <_svfiprintf_r+0x130>
 8006680:	4604      	mov	r4, r0
 8006682:	2301      	movs	r3, #1
 8006684:	fb0c 2101 	mla	r1, ip, r1, r2
 8006688:	e7f0      	b.n	800666c <_svfiprintf_r+0x194>
 800668a:	ab03      	add	r3, sp, #12
 800668c:	9300      	str	r3, [sp, #0]
 800668e:	462a      	mov	r2, r5
 8006690:	4638      	mov	r0, r7
 8006692:	4b10      	ldr	r3, [pc, #64]	; (80066d4 <_svfiprintf_r+0x1fc>)
 8006694:	a904      	add	r1, sp, #16
 8006696:	f7fd ffcb 	bl	8004630 <_printf_float>
 800669a:	1c42      	adds	r2, r0, #1
 800669c:	4606      	mov	r6, r0
 800669e:	d1d6      	bne.n	800664e <_svfiprintf_r+0x176>
 80066a0:	89ab      	ldrh	r3, [r5, #12]
 80066a2:	065b      	lsls	r3, r3, #25
 80066a4:	f53f af2c 	bmi.w	8006500 <_svfiprintf_r+0x28>
 80066a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80066aa:	b01d      	add	sp, #116	; 0x74
 80066ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066b0:	ab03      	add	r3, sp, #12
 80066b2:	9300      	str	r3, [sp, #0]
 80066b4:	462a      	mov	r2, r5
 80066b6:	4638      	mov	r0, r7
 80066b8:	4b06      	ldr	r3, [pc, #24]	; (80066d4 <_svfiprintf_r+0x1fc>)
 80066ba:	a904      	add	r1, sp, #16
 80066bc:	f7fe fa54 	bl	8004b68 <_printf_i>
 80066c0:	e7eb      	b.n	800669a <_svfiprintf_r+0x1c2>
 80066c2:	bf00      	nop
 80066c4:	08007544 	.word	0x08007544
 80066c8:	0800754a 	.word	0x0800754a
 80066cc:	0800754e 	.word	0x0800754e
 80066d0:	08004631 	.word	0x08004631
 80066d4:	08006421 	.word	0x08006421

080066d8 <_sbrk_r>:
 80066d8:	b538      	push	{r3, r4, r5, lr}
 80066da:	2300      	movs	r3, #0
 80066dc:	4d05      	ldr	r5, [pc, #20]	; (80066f4 <_sbrk_r+0x1c>)
 80066de:	4604      	mov	r4, r0
 80066e0:	4608      	mov	r0, r1
 80066e2:	602b      	str	r3, [r5, #0]
 80066e4:	f7fb fa8c 	bl	8001c00 <_sbrk>
 80066e8:	1c43      	adds	r3, r0, #1
 80066ea:	d102      	bne.n	80066f2 <_sbrk_r+0x1a>
 80066ec:	682b      	ldr	r3, [r5, #0]
 80066ee:	b103      	cbz	r3, 80066f2 <_sbrk_r+0x1a>
 80066f0:	6023      	str	r3, [r4, #0]
 80066f2:	bd38      	pop	{r3, r4, r5, pc}
 80066f4:	200003c8 	.word	0x200003c8

080066f8 <__assert_func>:
 80066f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80066fa:	4614      	mov	r4, r2
 80066fc:	461a      	mov	r2, r3
 80066fe:	4b09      	ldr	r3, [pc, #36]	; (8006724 <__assert_func+0x2c>)
 8006700:	4605      	mov	r5, r0
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	68d8      	ldr	r0, [r3, #12]
 8006706:	b14c      	cbz	r4, 800671c <__assert_func+0x24>
 8006708:	4b07      	ldr	r3, [pc, #28]	; (8006728 <__assert_func+0x30>)
 800670a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800670e:	9100      	str	r1, [sp, #0]
 8006710:	462b      	mov	r3, r5
 8006712:	4906      	ldr	r1, [pc, #24]	; (800672c <__assert_func+0x34>)
 8006714:	f000 f80e 	bl	8006734 <fiprintf>
 8006718:	f000 faaa 	bl	8006c70 <abort>
 800671c:	4b04      	ldr	r3, [pc, #16]	; (8006730 <__assert_func+0x38>)
 800671e:	461c      	mov	r4, r3
 8006720:	e7f3      	b.n	800670a <__assert_func+0x12>
 8006722:	bf00      	nop
 8006724:	2000000c 	.word	0x2000000c
 8006728:	08007555 	.word	0x08007555
 800672c:	08007562 	.word	0x08007562
 8006730:	08007590 	.word	0x08007590

08006734 <fiprintf>:
 8006734:	b40e      	push	{r1, r2, r3}
 8006736:	b503      	push	{r0, r1, lr}
 8006738:	4601      	mov	r1, r0
 800673a:	ab03      	add	r3, sp, #12
 800673c:	4805      	ldr	r0, [pc, #20]	; (8006754 <fiprintf+0x20>)
 800673e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006742:	6800      	ldr	r0, [r0, #0]
 8006744:	9301      	str	r3, [sp, #4]
 8006746:	f000 f895 	bl	8006874 <_vfiprintf_r>
 800674a:	b002      	add	sp, #8
 800674c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006750:	b003      	add	sp, #12
 8006752:	4770      	bx	lr
 8006754:	2000000c 	.word	0x2000000c

08006758 <__ascii_mbtowc>:
 8006758:	b082      	sub	sp, #8
 800675a:	b901      	cbnz	r1, 800675e <__ascii_mbtowc+0x6>
 800675c:	a901      	add	r1, sp, #4
 800675e:	b142      	cbz	r2, 8006772 <__ascii_mbtowc+0x1a>
 8006760:	b14b      	cbz	r3, 8006776 <__ascii_mbtowc+0x1e>
 8006762:	7813      	ldrb	r3, [r2, #0]
 8006764:	600b      	str	r3, [r1, #0]
 8006766:	7812      	ldrb	r2, [r2, #0]
 8006768:	1e10      	subs	r0, r2, #0
 800676a:	bf18      	it	ne
 800676c:	2001      	movne	r0, #1
 800676e:	b002      	add	sp, #8
 8006770:	4770      	bx	lr
 8006772:	4610      	mov	r0, r2
 8006774:	e7fb      	b.n	800676e <__ascii_mbtowc+0x16>
 8006776:	f06f 0001 	mvn.w	r0, #1
 800677a:	e7f8      	b.n	800676e <__ascii_mbtowc+0x16>

0800677c <memmove>:
 800677c:	4288      	cmp	r0, r1
 800677e:	b510      	push	{r4, lr}
 8006780:	eb01 0402 	add.w	r4, r1, r2
 8006784:	d902      	bls.n	800678c <memmove+0x10>
 8006786:	4284      	cmp	r4, r0
 8006788:	4623      	mov	r3, r4
 800678a:	d807      	bhi.n	800679c <memmove+0x20>
 800678c:	1e43      	subs	r3, r0, #1
 800678e:	42a1      	cmp	r1, r4
 8006790:	d008      	beq.n	80067a4 <memmove+0x28>
 8006792:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006796:	f803 2f01 	strb.w	r2, [r3, #1]!
 800679a:	e7f8      	b.n	800678e <memmove+0x12>
 800679c:	4601      	mov	r1, r0
 800679e:	4402      	add	r2, r0
 80067a0:	428a      	cmp	r2, r1
 80067a2:	d100      	bne.n	80067a6 <memmove+0x2a>
 80067a4:	bd10      	pop	{r4, pc}
 80067a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80067aa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80067ae:	e7f7      	b.n	80067a0 <memmove+0x24>

080067b0 <__malloc_lock>:
 80067b0:	4801      	ldr	r0, [pc, #4]	; (80067b8 <__malloc_lock+0x8>)
 80067b2:	f000 bc19 	b.w	8006fe8 <__retarget_lock_acquire_recursive>
 80067b6:	bf00      	nop
 80067b8:	200003cc 	.word	0x200003cc

080067bc <__malloc_unlock>:
 80067bc:	4801      	ldr	r0, [pc, #4]	; (80067c4 <__malloc_unlock+0x8>)
 80067be:	f000 bc14 	b.w	8006fea <__retarget_lock_release_recursive>
 80067c2:	bf00      	nop
 80067c4:	200003cc 	.word	0x200003cc

080067c8 <_realloc_r>:
 80067c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067cc:	4680      	mov	r8, r0
 80067ce:	4614      	mov	r4, r2
 80067d0:	460e      	mov	r6, r1
 80067d2:	b921      	cbnz	r1, 80067de <_realloc_r+0x16>
 80067d4:	4611      	mov	r1, r2
 80067d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80067da:	f7ff bdad 	b.w	8006338 <_malloc_r>
 80067de:	b92a      	cbnz	r2, 80067ec <_realloc_r+0x24>
 80067e0:	f7ff fd42 	bl	8006268 <_free_r>
 80067e4:	4625      	mov	r5, r4
 80067e6:	4628      	mov	r0, r5
 80067e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80067ec:	f000 fc64 	bl	80070b8 <_malloc_usable_size_r>
 80067f0:	4284      	cmp	r4, r0
 80067f2:	4607      	mov	r7, r0
 80067f4:	d802      	bhi.n	80067fc <_realloc_r+0x34>
 80067f6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80067fa:	d812      	bhi.n	8006822 <_realloc_r+0x5a>
 80067fc:	4621      	mov	r1, r4
 80067fe:	4640      	mov	r0, r8
 8006800:	f7ff fd9a 	bl	8006338 <_malloc_r>
 8006804:	4605      	mov	r5, r0
 8006806:	2800      	cmp	r0, #0
 8006808:	d0ed      	beq.n	80067e6 <_realloc_r+0x1e>
 800680a:	42bc      	cmp	r4, r7
 800680c:	4622      	mov	r2, r4
 800680e:	4631      	mov	r1, r6
 8006810:	bf28      	it	cs
 8006812:	463a      	movcs	r2, r7
 8006814:	f7ff f984 	bl	8005b20 <memcpy>
 8006818:	4631      	mov	r1, r6
 800681a:	4640      	mov	r0, r8
 800681c:	f7ff fd24 	bl	8006268 <_free_r>
 8006820:	e7e1      	b.n	80067e6 <_realloc_r+0x1e>
 8006822:	4635      	mov	r5, r6
 8006824:	e7df      	b.n	80067e6 <_realloc_r+0x1e>

08006826 <__sfputc_r>:
 8006826:	6893      	ldr	r3, [r2, #8]
 8006828:	b410      	push	{r4}
 800682a:	3b01      	subs	r3, #1
 800682c:	2b00      	cmp	r3, #0
 800682e:	6093      	str	r3, [r2, #8]
 8006830:	da07      	bge.n	8006842 <__sfputc_r+0x1c>
 8006832:	6994      	ldr	r4, [r2, #24]
 8006834:	42a3      	cmp	r3, r4
 8006836:	db01      	blt.n	800683c <__sfputc_r+0x16>
 8006838:	290a      	cmp	r1, #10
 800683a:	d102      	bne.n	8006842 <__sfputc_r+0x1c>
 800683c:	bc10      	pop	{r4}
 800683e:	f000 b949 	b.w	8006ad4 <__swbuf_r>
 8006842:	6813      	ldr	r3, [r2, #0]
 8006844:	1c58      	adds	r0, r3, #1
 8006846:	6010      	str	r0, [r2, #0]
 8006848:	7019      	strb	r1, [r3, #0]
 800684a:	4608      	mov	r0, r1
 800684c:	bc10      	pop	{r4}
 800684e:	4770      	bx	lr

08006850 <__sfputs_r>:
 8006850:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006852:	4606      	mov	r6, r0
 8006854:	460f      	mov	r7, r1
 8006856:	4614      	mov	r4, r2
 8006858:	18d5      	adds	r5, r2, r3
 800685a:	42ac      	cmp	r4, r5
 800685c:	d101      	bne.n	8006862 <__sfputs_r+0x12>
 800685e:	2000      	movs	r0, #0
 8006860:	e007      	b.n	8006872 <__sfputs_r+0x22>
 8006862:	463a      	mov	r2, r7
 8006864:	4630      	mov	r0, r6
 8006866:	f814 1b01 	ldrb.w	r1, [r4], #1
 800686a:	f7ff ffdc 	bl	8006826 <__sfputc_r>
 800686e:	1c43      	adds	r3, r0, #1
 8006870:	d1f3      	bne.n	800685a <__sfputs_r+0xa>
 8006872:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006874 <_vfiprintf_r>:
 8006874:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006878:	460d      	mov	r5, r1
 800687a:	4614      	mov	r4, r2
 800687c:	4698      	mov	r8, r3
 800687e:	4606      	mov	r6, r0
 8006880:	b09d      	sub	sp, #116	; 0x74
 8006882:	b118      	cbz	r0, 800688c <_vfiprintf_r+0x18>
 8006884:	6983      	ldr	r3, [r0, #24]
 8006886:	b90b      	cbnz	r3, 800688c <_vfiprintf_r+0x18>
 8006888:	f000 fb10 	bl	8006eac <__sinit>
 800688c:	4b89      	ldr	r3, [pc, #548]	; (8006ab4 <_vfiprintf_r+0x240>)
 800688e:	429d      	cmp	r5, r3
 8006890:	d11b      	bne.n	80068ca <_vfiprintf_r+0x56>
 8006892:	6875      	ldr	r5, [r6, #4]
 8006894:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006896:	07d9      	lsls	r1, r3, #31
 8006898:	d405      	bmi.n	80068a6 <_vfiprintf_r+0x32>
 800689a:	89ab      	ldrh	r3, [r5, #12]
 800689c:	059a      	lsls	r2, r3, #22
 800689e:	d402      	bmi.n	80068a6 <_vfiprintf_r+0x32>
 80068a0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80068a2:	f000 fba1 	bl	8006fe8 <__retarget_lock_acquire_recursive>
 80068a6:	89ab      	ldrh	r3, [r5, #12]
 80068a8:	071b      	lsls	r3, r3, #28
 80068aa:	d501      	bpl.n	80068b0 <_vfiprintf_r+0x3c>
 80068ac:	692b      	ldr	r3, [r5, #16]
 80068ae:	b9eb      	cbnz	r3, 80068ec <_vfiprintf_r+0x78>
 80068b0:	4629      	mov	r1, r5
 80068b2:	4630      	mov	r0, r6
 80068b4:	f000 f96e 	bl	8006b94 <__swsetup_r>
 80068b8:	b1c0      	cbz	r0, 80068ec <_vfiprintf_r+0x78>
 80068ba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80068bc:	07dc      	lsls	r4, r3, #31
 80068be:	d50e      	bpl.n	80068de <_vfiprintf_r+0x6a>
 80068c0:	f04f 30ff 	mov.w	r0, #4294967295
 80068c4:	b01d      	add	sp, #116	; 0x74
 80068c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068ca:	4b7b      	ldr	r3, [pc, #492]	; (8006ab8 <_vfiprintf_r+0x244>)
 80068cc:	429d      	cmp	r5, r3
 80068ce:	d101      	bne.n	80068d4 <_vfiprintf_r+0x60>
 80068d0:	68b5      	ldr	r5, [r6, #8]
 80068d2:	e7df      	b.n	8006894 <_vfiprintf_r+0x20>
 80068d4:	4b79      	ldr	r3, [pc, #484]	; (8006abc <_vfiprintf_r+0x248>)
 80068d6:	429d      	cmp	r5, r3
 80068d8:	bf08      	it	eq
 80068da:	68f5      	ldreq	r5, [r6, #12]
 80068dc:	e7da      	b.n	8006894 <_vfiprintf_r+0x20>
 80068de:	89ab      	ldrh	r3, [r5, #12]
 80068e0:	0598      	lsls	r0, r3, #22
 80068e2:	d4ed      	bmi.n	80068c0 <_vfiprintf_r+0x4c>
 80068e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80068e6:	f000 fb80 	bl	8006fea <__retarget_lock_release_recursive>
 80068ea:	e7e9      	b.n	80068c0 <_vfiprintf_r+0x4c>
 80068ec:	2300      	movs	r3, #0
 80068ee:	9309      	str	r3, [sp, #36]	; 0x24
 80068f0:	2320      	movs	r3, #32
 80068f2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80068f6:	2330      	movs	r3, #48	; 0x30
 80068f8:	f04f 0901 	mov.w	r9, #1
 80068fc:	f8cd 800c 	str.w	r8, [sp, #12]
 8006900:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8006ac0 <_vfiprintf_r+0x24c>
 8006904:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006908:	4623      	mov	r3, r4
 800690a:	469a      	mov	sl, r3
 800690c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006910:	b10a      	cbz	r2, 8006916 <_vfiprintf_r+0xa2>
 8006912:	2a25      	cmp	r2, #37	; 0x25
 8006914:	d1f9      	bne.n	800690a <_vfiprintf_r+0x96>
 8006916:	ebba 0b04 	subs.w	fp, sl, r4
 800691a:	d00b      	beq.n	8006934 <_vfiprintf_r+0xc0>
 800691c:	465b      	mov	r3, fp
 800691e:	4622      	mov	r2, r4
 8006920:	4629      	mov	r1, r5
 8006922:	4630      	mov	r0, r6
 8006924:	f7ff ff94 	bl	8006850 <__sfputs_r>
 8006928:	3001      	adds	r0, #1
 800692a:	f000 80aa 	beq.w	8006a82 <_vfiprintf_r+0x20e>
 800692e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006930:	445a      	add	r2, fp
 8006932:	9209      	str	r2, [sp, #36]	; 0x24
 8006934:	f89a 3000 	ldrb.w	r3, [sl]
 8006938:	2b00      	cmp	r3, #0
 800693a:	f000 80a2 	beq.w	8006a82 <_vfiprintf_r+0x20e>
 800693e:	2300      	movs	r3, #0
 8006940:	f04f 32ff 	mov.w	r2, #4294967295
 8006944:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006948:	f10a 0a01 	add.w	sl, sl, #1
 800694c:	9304      	str	r3, [sp, #16]
 800694e:	9307      	str	r3, [sp, #28]
 8006950:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006954:	931a      	str	r3, [sp, #104]	; 0x68
 8006956:	4654      	mov	r4, sl
 8006958:	2205      	movs	r2, #5
 800695a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800695e:	4858      	ldr	r0, [pc, #352]	; (8006ac0 <_vfiprintf_r+0x24c>)
 8006960:	f7ff f8d0 	bl	8005b04 <memchr>
 8006964:	9a04      	ldr	r2, [sp, #16]
 8006966:	b9d8      	cbnz	r0, 80069a0 <_vfiprintf_r+0x12c>
 8006968:	06d1      	lsls	r1, r2, #27
 800696a:	bf44      	itt	mi
 800696c:	2320      	movmi	r3, #32
 800696e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006972:	0713      	lsls	r3, r2, #28
 8006974:	bf44      	itt	mi
 8006976:	232b      	movmi	r3, #43	; 0x2b
 8006978:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800697c:	f89a 3000 	ldrb.w	r3, [sl]
 8006980:	2b2a      	cmp	r3, #42	; 0x2a
 8006982:	d015      	beq.n	80069b0 <_vfiprintf_r+0x13c>
 8006984:	4654      	mov	r4, sl
 8006986:	2000      	movs	r0, #0
 8006988:	f04f 0c0a 	mov.w	ip, #10
 800698c:	9a07      	ldr	r2, [sp, #28]
 800698e:	4621      	mov	r1, r4
 8006990:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006994:	3b30      	subs	r3, #48	; 0x30
 8006996:	2b09      	cmp	r3, #9
 8006998:	d94e      	bls.n	8006a38 <_vfiprintf_r+0x1c4>
 800699a:	b1b0      	cbz	r0, 80069ca <_vfiprintf_r+0x156>
 800699c:	9207      	str	r2, [sp, #28]
 800699e:	e014      	b.n	80069ca <_vfiprintf_r+0x156>
 80069a0:	eba0 0308 	sub.w	r3, r0, r8
 80069a4:	fa09 f303 	lsl.w	r3, r9, r3
 80069a8:	4313      	orrs	r3, r2
 80069aa:	46a2      	mov	sl, r4
 80069ac:	9304      	str	r3, [sp, #16]
 80069ae:	e7d2      	b.n	8006956 <_vfiprintf_r+0xe2>
 80069b0:	9b03      	ldr	r3, [sp, #12]
 80069b2:	1d19      	adds	r1, r3, #4
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	9103      	str	r1, [sp, #12]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	bfbb      	ittet	lt
 80069bc:	425b      	neglt	r3, r3
 80069be:	f042 0202 	orrlt.w	r2, r2, #2
 80069c2:	9307      	strge	r3, [sp, #28]
 80069c4:	9307      	strlt	r3, [sp, #28]
 80069c6:	bfb8      	it	lt
 80069c8:	9204      	strlt	r2, [sp, #16]
 80069ca:	7823      	ldrb	r3, [r4, #0]
 80069cc:	2b2e      	cmp	r3, #46	; 0x2e
 80069ce:	d10c      	bne.n	80069ea <_vfiprintf_r+0x176>
 80069d0:	7863      	ldrb	r3, [r4, #1]
 80069d2:	2b2a      	cmp	r3, #42	; 0x2a
 80069d4:	d135      	bne.n	8006a42 <_vfiprintf_r+0x1ce>
 80069d6:	9b03      	ldr	r3, [sp, #12]
 80069d8:	3402      	adds	r4, #2
 80069da:	1d1a      	adds	r2, r3, #4
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	9203      	str	r2, [sp, #12]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	bfb8      	it	lt
 80069e4:	f04f 33ff 	movlt.w	r3, #4294967295
 80069e8:	9305      	str	r3, [sp, #20]
 80069ea:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8006ac4 <_vfiprintf_r+0x250>
 80069ee:	2203      	movs	r2, #3
 80069f0:	4650      	mov	r0, sl
 80069f2:	7821      	ldrb	r1, [r4, #0]
 80069f4:	f7ff f886 	bl	8005b04 <memchr>
 80069f8:	b140      	cbz	r0, 8006a0c <_vfiprintf_r+0x198>
 80069fa:	2340      	movs	r3, #64	; 0x40
 80069fc:	eba0 000a 	sub.w	r0, r0, sl
 8006a00:	fa03 f000 	lsl.w	r0, r3, r0
 8006a04:	9b04      	ldr	r3, [sp, #16]
 8006a06:	3401      	adds	r4, #1
 8006a08:	4303      	orrs	r3, r0
 8006a0a:	9304      	str	r3, [sp, #16]
 8006a0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a10:	2206      	movs	r2, #6
 8006a12:	482d      	ldr	r0, [pc, #180]	; (8006ac8 <_vfiprintf_r+0x254>)
 8006a14:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006a18:	f7ff f874 	bl	8005b04 <memchr>
 8006a1c:	2800      	cmp	r0, #0
 8006a1e:	d03f      	beq.n	8006aa0 <_vfiprintf_r+0x22c>
 8006a20:	4b2a      	ldr	r3, [pc, #168]	; (8006acc <_vfiprintf_r+0x258>)
 8006a22:	bb1b      	cbnz	r3, 8006a6c <_vfiprintf_r+0x1f8>
 8006a24:	9b03      	ldr	r3, [sp, #12]
 8006a26:	3307      	adds	r3, #7
 8006a28:	f023 0307 	bic.w	r3, r3, #7
 8006a2c:	3308      	adds	r3, #8
 8006a2e:	9303      	str	r3, [sp, #12]
 8006a30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a32:	443b      	add	r3, r7
 8006a34:	9309      	str	r3, [sp, #36]	; 0x24
 8006a36:	e767      	b.n	8006908 <_vfiprintf_r+0x94>
 8006a38:	460c      	mov	r4, r1
 8006a3a:	2001      	movs	r0, #1
 8006a3c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006a40:	e7a5      	b.n	800698e <_vfiprintf_r+0x11a>
 8006a42:	2300      	movs	r3, #0
 8006a44:	f04f 0c0a 	mov.w	ip, #10
 8006a48:	4619      	mov	r1, r3
 8006a4a:	3401      	adds	r4, #1
 8006a4c:	9305      	str	r3, [sp, #20]
 8006a4e:	4620      	mov	r0, r4
 8006a50:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006a54:	3a30      	subs	r2, #48	; 0x30
 8006a56:	2a09      	cmp	r2, #9
 8006a58:	d903      	bls.n	8006a62 <_vfiprintf_r+0x1ee>
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d0c5      	beq.n	80069ea <_vfiprintf_r+0x176>
 8006a5e:	9105      	str	r1, [sp, #20]
 8006a60:	e7c3      	b.n	80069ea <_vfiprintf_r+0x176>
 8006a62:	4604      	mov	r4, r0
 8006a64:	2301      	movs	r3, #1
 8006a66:	fb0c 2101 	mla	r1, ip, r1, r2
 8006a6a:	e7f0      	b.n	8006a4e <_vfiprintf_r+0x1da>
 8006a6c:	ab03      	add	r3, sp, #12
 8006a6e:	9300      	str	r3, [sp, #0]
 8006a70:	462a      	mov	r2, r5
 8006a72:	4630      	mov	r0, r6
 8006a74:	4b16      	ldr	r3, [pc, #88]	; (8006ad0 <_vfiprintf_r+0x25c>)
 8006a76:	a904      	add	r1, sp, #16
 8006a78:	f7fd fdda 	bl	8004630 <_printf_float>
 8006a7c:	4607      	mov	r7, r0
 8006a7e:	1c78      	adds	r0, r7, #1
 8006a80:	d1d6      	bne.n	8006a30 <_vfiprintf_r+0x1bc>
 8006a82:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006a84:	07d9      	lsls	r1, r3, #31
 8006a86:	d405      	bmi.n	8006a94 <_vfiprintf_r+0x220>
 8006a88:	89ab      	ldrh	r3, [r5, #12]
 8006a8a:	059a      	lsls	r2, r3, #22
 8006a8c:	d402      	bmi.n	8006a94 <_vfiprintf_r+0x220>
 8006a8e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006a90:	f000 faab 	bl	8006fea <__retarget_lock_release_recursive>
 8006a94:	89ab      	ldrh	r3, [r5, #12]
 8006a96:	065b      	lsls	r3, r3, #25
 8006a98:	f53f af12 	bmi.w	80068c0 <_vfiprintf_r+0x4c>
 8006a9c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006a9e:	e711      	b.n	80068c4 <_vfiprintf_r+0x50>
 8006aa0:	ab03      	add	r3, sp, #12
 8006aa2:	9300      	str	r3, [sp, #0]
 8006aa4:	462a      	mov	r2, r5
 8006aa6:	4630      	mov	r0, r6
 8006aa8:	4b09      	ldr	r3, [pc, #36]	; (8006ad0 <_vfiprintf_r+0x25c>)
 8006aaa:	a904      	add	r1, sp, #16
 8006aac:	f7fe f85c 	bl	8004b68 <_printf_i>
 8006ab0:	e7e4      	b.n	8006a7c <_vfiprintf_r+0x208>
 8006ab2:	bf00      	nop
 8006ab4:	080076bc 	.word	0x080076bc
 8006ab8:	080076dc 	.word	0x080076dc
 8006abc:	0800769c 	.word	0x0800769c
 8006ac0:	08007544 	.word	0x08007544
 8006ac4:	0800754a 	.word	0x0800754a
 8006ac8:	0800754e 	.word	0x0800754e
 8006acc:	08004631 	.word	0x08004631
 8006ad0:	08006851 	.word	0x08006851

08006ad4 <__swbuf_r>:
 8006ad4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ad6:	460e      	mov	r6, r1
 8006ad8:	4614      	mov	r4, r2
 8006ada:	4605      	mov	r5, r0
 8006adc:	b118      	cbz	r0, 8006ae6 <__swbuf_r+0x12>
 8006ade:	6983      	ldr	r3, [r0, #24]
 8006ae0:	b90b      	cbnz	r3, 8006ae6 <__swbuf_r+0x12>
 8006ae2:	f000 f9e3 	bl	8006eac <__sinit>
 8006ae6:	4b21      	ldr	r3, [pc, #132]	; (8006b6c <__swbuf_r+0x98>)
 8006ae8:	429c      	cmp	r4, r3
 8006aea:	d12b      	bne.n	8006b44 <__swbuf_r+0x70>
 8006aec:	686c      	ldr	r4, [r5, #4]
 8006aee:	69a3      	ldr	r3, [r4, #24]
 8006af0:	60a3      	str	r3, [r4, #8]
 8006af2:	89a3      	ldrh	r3, [r4, #12]
 8006af4:	071a      	lsls	r2, r3, #28
 8006af6:	d52f      	bpl.n	8006b58 <__swbuf_r+0x84>
 8006af8:	6923      	ldr	r3, [r4, #16]
 8006afa:	b36b      	cbz	r3, 8006b58 <__swbuf_r+0x84>
 8006afc:	6923      	ldr	r3, [r4, #16]
 8006afe:	6820      	ldr	r0, [r4, #0]
 8006b00:	b2f6      	uxtb	r6, r6
 8006b02:	1ac0      	subs	r0, r0, r3
 8006b04:	6963      	ldr	r3, [r4, #20]
 8006b06:	4637      	mov	r7, r6
 8006b08:	4283      	cmp	r3, r0
 8006b0a:	dc04      	bgt.n	8006b16 <__swbuf_r+0x42>
 8006b0c:	4621      	mov	r1, r4
 8006b0e:	4628      	mov	r0, r5
 8006b10:	f000 f938 	bl	8006d84 <_fflush_r>
 8006b14:	bb30      	cbnz	r0, 8006b64 <__swbuf_r+0x90>
 8006b16:	68a3      	ldr	r3, [r4, #8]
 8006b18:	3001      	adds	r0, #1
 8006b1a:	3b01      	subs	r3, #1
 8006b1c:	60a3      	str	r3, [r4, #8]
 8006b1e:	6823      	ldr	r3, [r4, #0]
 8006b20:	1c5a      	adds	r2, r3, #1
 8006b22:	6022      	str	r2, [r4, #0]
 8006b24:	701e      	strb	r6, [r3, #0]
 8006b26:	6963      	ldr	r3, [r4, #20]
 8006b28:	4283      	cmp	r3, r0
 8006b2a:	d004      	beq.n	8006b36 <__swbuf_r+0x62>
 8006b2c:	89a3      	ldrh	r3, [r4, #12]
 8006b2e:	07db      	lsls	r3, r3, #31
 8006b30:	d506      	bpl.n	8006b40 <__swbuf_r+0x6c>
 8006b32:	2e0a      	cmp	r6, #10
 8006b34:	d104      	bne.n	8006b40 <__swbuf_r+0x6c>
 8006b36:	4621      	mov	r1, r4
 8006b38:	4628      	mov	r0, r5
 8006b3a:	f000 f923 	bl	8006d84 <_fflush_r>
 8006b3e:	b988      	cbnz	r0, 8006b64 <__swbuf_r+0x90>
 8006b40:	4638      	mov	r0, r7
 8006b42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b44:	4b0a      	ldr	r3, [pc, #40]	; (8006b70 <__swbuf_r+0x9c>)
 8006b46:	429c      	cmp	r4, r3
 8006b48:	d101      	bne.n	8006b4e <__swbuf_r+0x7a>
 8006b4a:	68ac      	ldr	r4, [r5, #8]
 8006b4c:	e7cf      	b.n	8006aee <__swbuf_r+0x1a>
 8006b4e:	4b09      	ldr	r3, [pc, #36]	; (8006b74 <__swbuf_r+0xa0>)
 8006b50:	429c      	cmp	r4, r3
 8006b52:	bf08      	it	eq
 8006b54:	68ec      	ldreq	r4, [r5, #12]
 8006b56:	e7ca      	b.n	8006aee <__swbuf_r+0x1a>
 8006b58:	4621      	mov	r1, r4
 8006b5a:	4628      	mov	r0, r5
 8006b5c:	f000 f81a 	bl	8006b94 <__swsetup_r>
 8006b60:	2800      	cmp	r0, #0
 8006b62:	d0cb      	beq.n	8006afc <__swbuf_r+0x28>
 8006b64:	f04f 37ff 	mov.w	r7, #4294967295
 8006b68:	e7ea      	b.n	8006b40 <__swbuf_r+0x6c>
 8006b6a:	bf00      	nop
 8006b6c:	080076bc 	.word	0x080076bc
 8006b70:	080076dc 	.word	0x080076dc
 8006b74:	0800769c 	.word	0x0800769c

08006b78 <__ascii_wctomb>:
 8006b78:	4603      	mov	r3, r0
 8006b7a:	4608      	mov	r0, r1
 8006b7c:	b141      	cbz	r1, 8006b90 <__ascii_wctomb+0x18>
 8006b7e:	2aff      	cmp	r2, #255	; 0xff
 8006b80:	d904      	bls.n	8006b8c <__ascii_wctomb+0x14>
 8006b82:	228a      	movs	r2, #138	; 0x8a
 8006b84:	f04f 30ff 	mov.w	r0, #4294967295
 8006b88:	601a      	str	r2, [r3, #0]
 8006b8a:	4770      	bx	lr
 8006b8c:	2001      	movs	r0, #1
 8006b8e:	700a      	strb	r2, [r1, #0]
 8006b90:	4770      	bx	lr
	...

08006b94 <__swsetup_r>:
 8006b94:	4b32      	ldr	r3, [pc, #200]	; (8006c60 <__swsetup_r+0xcc>)
 8006b96:	b570      	push	{r4, r5, r6, lr}
 8006b98:	681d      	ldr	r5, [r3, #0]
 8006b9a:	4606      	mov	r6, r0
 8006b9c:	460c      	mov	r4, r1
 8006b9e:	b125      	cbz	r5, 8006baa <__swsetup_r+0x16>
 8006ba0:	69ab      	ldr	r3, [r5, #24]
 8006ba2:	b913      	cbnz	r3, 8006baa <__swsetup_r+0x16>
 8006ba4:	4628      	mov	r0, r5
 8006ba6:	f000 f981 	bl	8006eac <__sinit>
 8006baa:	4b2e      	ldr	r3, [pc, #184]	; (8006c64 <__swsetup_r+0xd0>)
 8006bac:	429c      	cmp	r4, r3
 8006bae:	d10f      	bne.n	8006bd0 <__swsetup_r+0x3c>
 8006bb0:	686c      	ldr	r4, [r5, #4]
 8006bb2:	89a3      	ldrh	r3, [r4, #12]
 8006bb4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006bb8:	0719      	lsls	r1, r3, #28
 8006bba:	d42c      	bmi.n	8006c16 <__swsetup_r+0x82>
 8006bbc:	06dd      	lsls	r5, r3, #27
 8006bbe:	d411      	bmi.n	8006be4 <__swsetup_r+0x50>
 8006bc0:	2309      	movs	r3, #9
 8006bc2:	6033      	str	r3, [r6, #0]
 8006bc4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006bc8:	f04f 30ff 	mov.w	r0, #4294967295
 8006bcc:	81a3      	strh	r3, [r4, #12]
 8006bce:	e03e      	b.n	8006c4e <__swsetup_r+0xba>
 8006bd0:	4b25      	ldr	r3, [pc, #148]	; (8006c68 <__swsetup_r+0xd4>)
 8006bd2:	429c      	cmp	r4, r3
 8006bd4:	d101      	bne.n	8006bda <__swsetup_r+0x46>
 8006bd6:	68ac      	ldr	r4, [r5, #8]
 8006bd8:	e7eb      	b.n	8006bb2 <__swsetup_r+0x1e>
 8006bda:	4b24      	ldr	r3, [pc, #144]	; (8006c6c <__swsetup_r+0xd8>)
 8006bdc:	429c      	cmp	r4, r3
 8006bde:	bf08      	it	eq
 8006be0:	68ec      	ldreq	r4, [r5, #12]
 8006be2:	e7e6      	b.n	8006bb2 <__swsetup_r+0x1e>
 8006be4:	0758      	lsls	r0, r3, #29
 8006be6:	d512      	bpl.n	8006c0e <__swsetup_r+0x7a>
 8006be8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006bea:	b141      	cbz	r1, 8006bfe <__swsetup_r+0x6a>
 8006bec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006bf0:	4299      	cmp	r1, r3
 8006bf2:	d002      	beq.n	8006bfa <__swsetup_r+0x66>
 8006bf4:	4630      	mov	r0, r6
 8006bf6:	f7ff fb37 	bl	8006268 <_free_r>
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	6363      	str	r3, [r4, #52]	; 0x34
 8006bfe:	89a3      	ldrh	r3, [r4, #12]
 8006c00:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006c04:	81a3      	strh	r3, [r4, #12]
 8006c06:	2300      	movs	r3, #0
 8006c08:	6063      	str	r3, [r4, #4]
 8006c0a:	6923      	ldr	r3, [r4, #16]
 8006c0c:	6023      	str	r3, [r4, #0]
 8006c0e:	89a3      	ldrh	r3, [r4, #12]
 8006c10:	f043 0308 	orr.w	r3, r3, #8
 8006c14:	81a3      	strh	r3, [r4, #12]
 8006c16:	6923      	ldr	r3, [r4, #16]
 8006c18:	b94b      	cbnz	r3, 8006c2e <__swsetup_r+0x9a>
 8006c1a:	89a3      	ldrh	r3, [r4, #12]
 8006c1c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006c20:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006c24:	d003      	beq.n	8006c2e <__swsetup_r+0x9a>
 8006c26:	4621      	mov	r1, r4
 8006c28:	4630      	mov	r0, r6
 8006c2a:	f000 fa05 	bl	8007038 <__smakebuf_r>
 8006c2e:	89a0      	ldrh	r0, [r4, #12]
 8006c30:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006c34:	f010 0301 	ands.w	r3, r0, #1
 8006c38:	d00a      	beq.n	8006c50 <__swsetup_r+0xbc>
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	60a3      	str	r3, [r4, #8]
 8006c3e:	6963      	ldr	r3, [r4, #20]
 8006c40:	425b      	negs	r3, r3
 8006c42:	61a3      	str	r3, [r4, #24]
 8006c44:	6923      	ldr	r3, [r4, #16]
 8006c46:	b943      	cbnz	r3, 8006c5a <__swsetup_r+0xc6>
 8006c48:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006c4c:	d1ba      	bne.n	8006bc4 <__swsetup_r+0x30>
 8006c4e:	bd70      	pop	{r4, r5, r6, pc}
 8006c50:	0781      	lsls	r1, r0, #30
 8006c52:	bf58      	it	pl
 8006c54:	6963      	ldrpl	r3, [r4, #20]
 8006c56:	60a3      	str	r3, [r4, #8]
 8006c58:	e7f4      	b.n	8006c44 <__swsetup_r+0xb0>
 8006c5a:	2000      	movs	r0, #0
 8006c5c:	e7f7      	b.n	8006c4e <__swsetup_r+0xba>
 8006c5e:	bf00      	nop
 8006c60:	2000000c 	.word	0x2000000c
 8006c64:	080076bc 	.word	0x080076bc
 8006c68:	080076dc 	.word	0x080076dc
 8006c6c:	0800769c 	.word	0x0800769c

08006c70 <abort>:
 8006c70:	2006      	movs	r0, #6
 8006c72:	b508      	push	{r3, lr}
 8006c74:	f000 fa50 	bl	8007118 <raise>
 8006c78:	2001      	movs	r0, #1
 8006c7a:	f7fa ff4e 	bl	8001b1a <_exit>
	...

08006c80 <__sflush_r>:
 8006c80:	898a      	ldrh	r2, [r1, #12]
 8006c82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c84:	4605      	mov	r5, r0
 8006c86:	0710      	lsls	r0, r2, #28
 8006c88:	460c      	mov	r4, r1
 8006c8a:	d457      	bmi.n	8006d3c <__sflush_r+0xbc>
 8006c8c:	684b      	ldr	r3, [r1, #4]
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	dc04      	bgt.n	8006c9c <__sflush_r+0x1c>
 8006c92:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	dc01      	bgt.n	8006c9c <__sflush_r+0x1c>
 8006c98:	2000      	movs	r0, #0
 8006c9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c9c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006c9e:	2e00      	cmp	r6, #0
 8006ca0:	d0fa      	beq.n	8006c98 <__sflush_r+0x18>
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006ca8:	682f      	ldr	r7, [r5, #0]
 8006caa:	602b      	str	r3, [r5, #0]
 8006cac:	d032      	beq.n	8006d14 <__sflush_r+0x94>
 8006cae:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006cb0:	89a3      	ldrh	r3, [r4, #12]
 8006cb2:	075a      	lsls	r2, r3, #29
 8006cb4:	d505      	bpl.n	8006cc2 <__sflush_r+0x42>
 8006cb6:	6863      	ldr	r3, [r4, #4]
 8006cb8:	1ac0      	subs	r0, r0, r3
 8006cba:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006cbc:	b10b      	cbz	r3, 8006cc2 <__sflush_r+0x42>
 8006cbe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006cc0:	1ac0      	subs	r0, r0, r3
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	4602      	mov	r2, r0
 8006cc6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006cc8:	4628      	mov	r0, r5
 8006cca:	6a21      	ldr	r1, [r4, #32]
 8006ccc:	47b0      	blx	r6
 8006cce:	1c43      	adds	r3, r0, #1
 8006cd0:	89a3      	ldrh	r3, [r4, #12]
 8006cd2:	d106      	bne.n	8006ce2 <__sflush_r+0x62>
 8006cd4:	6829      	ldr	r1, [r5, #0]
 8006cd6:	291d      	cmp	r1, #29
 8006cd8:	d82c      	bhi.n	8006d34 <__sflush_r+0xb4>
 8006cda:	4a29      	ldr	r2, [pc, #164]	; (8006d80 <__sflush_r+0x100>)
 8006cdc:	40ca      	lsrs	r2, r1
 8006cde:	07d6      	lsls	r6, r2, #31
 8006ce0:	d528      	bpl.n	8006d34 <__sflush_r+0xb4>
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	6062      	str	r2, [r4, #4]
 8006ce6:	6922      	ldr	r2, [r4, #16]
 8006ce8:	04d9      	lsls	r1, r3, #19
 8006cea:	6022      	str	r2, [r4, #0]
 8006cec:	d504      	bpl.n	8006cf8 <__sflush_r+0x78>
 8006cee:	1c42      	adds	r2, r0, #1
 8006cf0:	d101      	bne.n	8006cf6 <__sflush_r+0x76>
 8006cf2:	682b      	ldr	r3, [r5, #0]
 8006cf4:	b903      	cbnz	r3, 8006cf8 <__sflush_r+0x78>
 8006cf6:	6560      	str	r0, [r4, #84]	; 0x54
 8006cf8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006cfa:	602f      	str	r7, [r5, #0]
 8006cfc:	2900      	cmp	r1, #0
 8006cfe:	d0cb      	beq.n	8006c98 <__sflush_r+0x18>
 8006d00:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006d04:	4299      	cmp	r1, r3
 8006d06:	d002      	beq.n	8006d0e <__sflush_r+0x8e>
 8006d08:	4628      	mov	r0, r5
 8006d0a:	f7ff faad 	bl	8006268 <_free_r>
 8006d0e:	2000      	movs	r0, #0
 8006d10:	6360      	str	r0, [r4, #52]	; 0x34
 8006d12:	e7c2      	b.n	8006c9a <__sflush_r+0x1a>
 8006d14:	6a21      	ldr	r1, [r4, #32]
 8006d16:	2301      	movs	r3, #1
 8006d18:	4628      	mov	r0, r5
 8006d1a:	47b0      	blx	r6
 8006d1c:	1c41      	adds	r1, r0, #1
 8006d1e:	d1c7      	bne.n	8006cb0 <__sflush_r+0x30>
 8006d20:	682b      	ldr	r3, [r5, #0]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d0c4      	beq.n	8006cb0 <__sflush_r+0x30>
 8006d26:	2b1d      	cmp	r3, #29
 8006d28:	d001      	beq.n	8006d2e <__sflush_r+0xae>
 8006d2a:	2b16      	cmp	r3, #22
 8006d2c:	d101      	bne.n	8006d32 <__sflush_r+0xb2>
 8006d2e:	602f      	str	r7, [r5, #0]
 8006d30:	e7b2      	b.n	8006c98 <__sflush_r+0x18>
 8006d32:	89a3      	ldrh	r3, [r4, #12]
 8006d34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d38:	81a3      	strh	r3, [r4, #12]
 8006d3a:	e7ae      	b.n	8006c9a <__sflush_r+0x1a>
 8006d3c:	690f      	ldr	r7, [r1, #16]
 8006d3e:	2f00      	cmp	r7, #0
 8006d40:	d0aa      	beq.n	8006c98 <__sflush_r+0x18>
 8006d42:	0793      	lsls	r3, r2, #30
 8006d44:	bf18      	it	ne
 8006d46:	2300      	movne	r3, #0
 8006d48:	680e      	ldr	r6, [r1, #0]
 8006d4a:	bf08      	it	eq
 8006d4c:	694b      	ldreq	r3, [r1, #20]
 8006d4e:	1bf6      	subs	r6, r6, r7
 8006d50:	600f      	str	r7, [r1, #0]
 8006d52:	608b      	str	r3, [r1, #8]
 8006d54:	2e00      	cmp	r6, #0
 8006d56:	dd9f      	ble.n	8006c98 <__sflush_r+0x18>
 8006d58:	4633      	mov	r3, r6
 8006d5a:	463a      	mov	r2, r7
 8006d5c:	4628      	mov	r0, r5
 8006d5e:	6a21      	ldr	r1, [r4, #32]
 8006d60:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8006d64:	47e0      	blx	ip
 8006d66:	2800      	cmp	r0, #0
 8006d68:	dc06      	bgt.n	8006d78 <__sflush_r+0xf8>
 8006d6a:	89a3      	ldrh	r3, [r4, #12]
 8006d6c:	f04f 30ff 	mov.w	r0, #4294967295
 8006d70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d74:	81a3      	strh	r3, [r4, #12]
 8006d76:	e790      	b.n	8006c9a <__sflush_r+0x1a>
 8006d78:	4407      	add	r7, r0
 8006d7a:	1a36      	subs	r6, r6, r0
 8006d7c:	e7ea      	b.n	8006d54 <__sflush_r+0xd4>
 8006d7e:	bf00      	nop
 8006d80:	20400001 	.word	0x20400001

08006d84 <_fflush_r>:
 8006d84:	b538      	push	{r3, r4, r5, lr}
 8006d86:	690b      	ldr	r3, [r1, #16]
 8006d88:	4605      	mov	r5, r0
 8006d8a:	460c      	mov	r4, r1
 8006d8c:	b913      	cbnz	r3, 8006d94 <_fflush_r+0x10>
 8006d8e:	2500      	movs	r5, #0
 8006d90:	4628      	mov	r0, r5
 8006d92:	bd38      	pop	{r3, r4, r5, pc}
 8006d94:	b118      	cbz	r0, 8006d9e <_fflush_r+0x1a>
 8006d96:	6983      	ldr	r3, [r0, #24]
 8006d98:	b90b      	cbnz	r3, 8006d9e <_fflush_r+0x1a>
 8006d9a:	f000 f887 	bl	8006eac <__sinit>
 8006d9e:	4b14      	ldr	r3, [pc, #80]	; (8006df0 <_fflush_r+0x6c>)
 8006da0:	429c      	cmp	r4, r3
 8006da2:	d11b      	bne.n	8006ddc <_fflush_r+0x58>
 8006da4:	686c      	ldr	r4, [r5, #4]
 8006da6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d0ef      	beq.n	8006d8e <_fflush_r+0xa>
 8006dae:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006db0:	07d0      	lsls	r0, r2, #31
 8006db2:	d404      	bmi.n	8006dbe <_fflush_r+0x3a>
 8006db4:	0599      	lsls	r1, r3, #22
 8006db6:	d402      	bmi.n	8006dbe <_fflush_r+0x3a>
 8006db8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006dba:	f000 f915 	bl	8006fe8 <__retarget_lock_acquire_recursive>
 8006dbe:	4628      	mov	r0, r5
 8006dc0:	4621      	mov	r1, r4
 8006dc2:	f7ff ff5d 	bl	8006c80 <__sflush_r>
 8006dc6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006dc8:	4605      	mov	r5, r0
 8006dca:	07da      	lsls	r2, r3, #31
 8006dcc:	d4e0      	bmi.n	8006d90 <_fflush_r+0xc>
 8006dce:	89a3      	ldrh	r3, [r4, #12]
 8006dd0:	059b      	lsls	r3, r3, #22
 8006dd2:	d4dd      	bmi.n	8006d90 <_fflush_r+0xc>
 8006dd4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006dd6:	f000 f908 	bl	8006fea <__retarget_lock_release_recursive>
 8006dda:	e7d9      	b.n	8006d90 <_fflush_r+0xc>
 8006ddc:	4b05      	ldr	r3, [pc, #20]	; (8006df4 <_fflush_r+0x70>)
 8006dde:	429c      	cmp	r4, r3
 8006de0:	d101      	bne.n	8006de6 <_fflush_r+0x62>
 8006de2:	68ac      	ldr	r4, [r5, #8]
 8006de4:	e7df      	b.n	8006da6 <_fflush_r+0x22>
 8006de6:	4b04      	ldr	r3, [pc, #16]	; (8006df8 <_fflush_r+0x74>)
 8006de8:	429c      	cmp	r4, r3
 8006dea:	bf08      	it	eq
 8006dec:	68ec      	ldreq	r4, [r5, #12]
 8006dee:	e7da      	b.n	8006da6 <_fflush_r+0x22>
 8006df0:	080076bc 	.word	0x080076bc
 8006df4:	080076dc 	.word	0x080076dc
 8006df8:	0800769c 	.word	0x0800769c

08006dfc <std>:
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	b510      	push	{r4, lr}
 8006e00:	4604      	mov	r4, r0
 8006e02:	e9c0 3300 	strd	r3, r3, [r0]
 8006e06:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006e0a:	6083      	str	r3, [r0, #8]
 8006e0c:	8181      	strh	r1, [r0, #12]
 8006e0e:	6643      	str	r3, [r0, #100]	; 0x64
 8006e10:	81c2      	strh	r2, [r0, #14]
 8006e12:	6183      	str	r3, [r0, #24]
 8006e14:	4619      	mov	r1, r3
 8006e16:	2208      	movs	r2, #8
 8006e18:	305c      	adds	r0, #92	; 0x5c
 8006e1a:	f7fd fb63 	bl	80044e4 <memset>
 8006e1e:	4b05      	ldr	r3, [pc, #20]	; (8006e34 <std+0x38>)
 8006e20:	6224      	str	r4, [r4, #32]
 8006e22:	6263      	str	r3, [r4, #36]	; 0x24
 8006e24:	4b04      	ldr	r3, [pc, #16]	; (8006e38 <std+0x3c>)
 8006e26:	62a3      	str	r3, [r4, #40]	; 0x28
 8006e28:	4b04      	ldr	r3, [pc, #16]	; (8006e3c <std+0x40>)
 8006e2a:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006e2c:	4b04      	ldr	r3, [pc, #16]	; (8006e40 <std+0x44>)
 8006e2e:	6323      	str	r3, [r4, #48]	; 0x30
 8006e30:	bd10      	pop	{r4, pc}
 8006e32:	bf00      	nop
 8006e34:	08007151 	.word	0x08007151
 8006e38:	08007173 	.word	0x08007173
 8006e3c:	080071ab 	.word	0x080071ab
 8006e40:	080071cf 	.word	0x080071cf

08006e44 <_cleanup_r>:
 8006e44:	4901      	ldr	r1, [pc, #4]	; (8006e4c <_cleanup_r+0x8>)
 8006e46:	f000 b8af 	b.w	8006fa8 <_fwalk_reent>
 8006e4a:	bf00      	nop
 8006e4c:	08006d85 	.word	0x08006d85

08006e50 <__sfmoreglue>:
 8006e50:	2268      	movs	r2, #104	; 0x68
 8006e52:	b570      	push	{r4, r5, r6, lr}
 8006e54:	1e4d      	subs	r5, r1, #1
 8006e56:	4355      	muls	r5, r2
 8006e58:	460e      	mov	r6, r1
 8006e5a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006e5e:	f7ff fa6b 	bl	8006338 <_malloc_r>
 8006e62:	4604      	mov	r4, r0
 8006e64:	b140      	cbz	r0, 8006e78 <__sfmoreglue+0x28>
 8006e66:	2100      	movs	r1, #0
 8006e68:	e9c0 1600 	strd	r1, r6, [r0]
 8006e6c:	300c      	adds	r0, #12
 8006e6e:	60a0      	str	r0, [r4, #8]
 8006e70:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006e74:	f7fd fb36 	bl	80044e4 <memset>
 8006e78:	4620      	mov	r0, r4
 8006e7a:	bd70      	pop	{r4, r5, r6, pc}

08006e7c <__sfp_lock_acquire>:
 8006e7c:	4801      	ldr	r0, [pc, #4]	; (8006e84 <__sfp_lock_acquire+0x8>)
 8006e7e:	f000 b8b3 	b.w	8006fe8 <__retarget_lock_acquire_recursive>
 8006e82:	bf00      	nop
 8006e84:	200003cd 	.word	0x200003cd

08006e88 <__sfp_lock_release>:
 8006e88:	4801      	ldr	r0, [pc, #4]	; (8006e90 <__sfp_lock_release+0x8>)
 8006e8a:	f000 b8ae 	b.w	8006fea <__retarget_lock_release_recursive>
 8006e8e:	bf00      	nop
 8006e90:	200003cd 	.word	0x200003cd

08006e94 <__sinit_lock_acquire>:
 8006e94:	4801      	ldr	r0, [pc, #4]	; (8006e9c <__sinit_lock_acquire+0x8>)
 8006e96:	f000 b8a7 	b.w	8006fe8 <__retarget_lock_acquire_recursive>
 8006e9a:	bf00      	nop
 8006e9c:	200003ce 	.word	0x200003ce

08006ea0 <__sinit_lock_release>:
 8006ea0:	4801      	ldr	r0, [pc, #4]	; (8006ea8 <__sinit_lock_release+0x8>)
 8006ea2:	f000 b8a2 	b.w	8006fea <__retarget_lock_release_recursive>
 8006ea6:	bf00      	nop
 8006ea8:	200003ce 	.word	0x200003ce

08006eac <__sinit>:
 8006eac:	b510      	push	{r4, lr}
 8006eae:	4604      	mov	r4, r0
 8006eb0:	f7ff fff0 	bl	8006e94 <__sinit_lock_acquire>
 8006eb4:	69a3      	ldr	r3, [r4, #24]
 8006eb6:	b11b      	cbz	r3, 8006ec0 <__sinit+0x14>
 8006eb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ebc:	f7ff bff0 	b.w	8006ea0 <__sinit_lock_release>
 8006ec0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006ec4:	6523      	str	r3, [r4, #80]	; 0x50
 8006ec6:	4b13      	ldr	r3, [pc, #76]	; (8006f14 <__sinit+0x68>)
 8006ec8:	4a13      	ldr	r2, [pc, #76]	; (8006f18 <__sinit+0x6c>)
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	62a2      	str	r2, [r4, #40]	; 0x28
 8006ece:	42a3      	cmp	r3, r4
 8006ed0:	bf08      	it	eq
 8006ed2:	2301      	moveq	r3, #1
 8006ed4:	4620      	mov	r0, r4
 8006ed6:	bf08      	it	eq
 8006ed8:	61a3      	streq	r3, [r4, #24]
 8006eda:	f000 f81f 	bl	8006f1c <__sfp>
 8006ede:	6060      	str	r0, [r4, #4]
 8006ee0:	4620      	mov	r0, r4
 8006ee2:	f000 f81b 	bl	8006f1c <__sfp>
 8006ee6:	60a0      	str	r0, [r4, #8]
 8006ee8:	4620      	mov	r0, r4
 8006eea:	f000 f817 	bl	8006f1c <__sfp>
 8006eee:	2200      	movs	r2, #0
 8006ef0:	2104      	movs	r1, #4
 8006ef2:	60e0      	str	r0, [r4, #12]
 8006ef4:	6860      	ldr	r0, [r4, #4]
 8006ef6:	f7ff ff81 	bl	8006dfc <std>
 8006efa:	2201      	movs	r2, #1
 8006efc:	2109      	movs	r1, #9
 8006efe:	68a0      	ldr	r0, [r4, #8]
 8006f00:	f7ff ff7c 	bl	8006dfc <std>
 8006f04:	2202      	movs	r2, #2
 8006f06:	2112      	movs	r1, #18
 8006f08:	68e0      	ldr	r0, [r4, #12]
 8006f0a:	f7ff ff77 	bl	8006dfc <std>
 8006f0e:	2301      	movs	r3, #1
 8006f10:	61a3      	str	r3, [r4, #24]
 8006f12:	e7d1      	b.n	8006eb8 <__sinit+0xc>
 8006f14:	08007324 	.word	0x08007324
 8006f18:	08006e45 	.word	0x08006e45

08006f1c <__sfp>:
 8006f1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f1e:	4607      	mov	r7, r0
 8006f20:	f7ff ffac 	bl	8006e7c <__sfp_lock_acquire>
 8006f24:	4b1e      	ldr	r3, [pc, #120]	; (8006fa0 <__sfp+0x84>)
 8006f26:	681e      	ldr	r6, [r3, #0]
 8006f28:	69b3      	ldr	r3, [r6, #24]
 8006f2a:	b913      	cbnz	r3, 8006f32 <__sfp+0x16>
 8006f2c:	4630      	mov	r0, r6
 8006f2e:	f7ff ffbd 	bl	8006eac <__sinit>
 8006f32:	3648      	adds	r6, #72	; 0x48
 8006f34:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006f38:	3b01      	subs	r3, #1
 8006f3a:	d503      	bpl.n	8006f44 <__sfp+0x28>
 8006f3c:	6833      	ldr	r3, [r6, #0]
 8006f3e:	b30b      	cbz	r3, 8006f84 <__sfp+0x68>
 8006f40:	6836      	ldr	r6, [r6, #0]
 8006f42:	e7f7      	b.n	8006f34 <__sfp+0x18>
 8006f44:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006f48:	b9d5      	cbnz	r5, 8006f80 <__sfp+0x64>
 8006f4a:	4b16      	ldr	r3, [pc, #88]	; (8006fa4 <__sfp+0x88>)
 8006f4c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006f50:	60e3      	str	r3, [r4, #12]
 8006f52:	6665      	str	r5, [r4, #100]	; 0x64
 8006f54:	f000 f847 	bl	8006fe6 <__retarget_lock_init_recursive>
 8006f58:	f7ff ff96 	bl	8006e88 <__sfp_lock_release>
 8006f5c:	2208      	movs	r2, #8
 8006f5e:	4629      	mov	r1, r5
 8006f60:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006f64:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006f68:	6025      	str	r5, [r4, #0]
 8006f6a:	61a5      	str	r5, [r4, #24]
 8006f6c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006f70:	f7fd fab8 	bl	80044e4 <memset>
 8006f74:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006f78:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006f7c:	4620      	mov	r0, r4
 8006f7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f80:	3468      	adds	r4, #104	; 0x68
 8006f82:	e7d9      	b.n	8006f38 <__sfp+0x1c>
 8006f84:	2104      	movs	r1, #4
 8006f86:	4638      	mov	r0, r7
 8006f88:	f7ff ff62 	bl	8006e50 <__sfmoreglue>
 8006f8c:	4604      	mov	r4, r0
 8006f8e:	6030      	str	r0, [r6, #0]
 8006f90:	2800      	cmp	r0, #0
 8006f92:	d1d5      	bne.n	8006f40 <__sfp+0x24>
 8006f94:	f7ff ff78 	bl	8006e88 <__sfp_lock_release>
 8006f98:	230c      	movs	r3, #12
 8006f9a:	603b      	str	r3, [r7, #0]
 8006f9c:	e7ee      	b.n	8006f7c <__sfp+0x60>
 8006f9e:	bf00      	nop
 8006fa0:	08007324 	.word	0x08007324
 8006fa4:	ffff0001 	.word	0xffff0001

08006fa8 <_fwalk_reent>:
 8006fa8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006fac:	4606      	mov	r6, r0
 8006fae:	4688      	mov	r8, r1
 8006fb0:	2700      	movs	r7, #0
 8006fb2:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006fb6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006fba:	f1b9 0901 	subs.w	r9, r9, #1
 8006fbe:	d505      	bpl.n	8006fcc <_fwalk_reent+0x24>
 8006fc0:	6824      	ldr	r4, [r4, #0]
 8006fc2:	2c00      	cmp	r4, #0
 8006fc4:	d1f7      	bne.n	8006fb6 <_fwalk_reent+0xe>
 8006fc6:	4638      	mov	r0, r7
 8006fc8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006fcc:	89ab      	ldrh	r3, [r5, #12]
 8006fce:	2b01      	cmp	r3, #1
 8006fd0:	d907      	bls.n	8006fe2 <_fwalk_reent+0x3a>
 8006fd2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006fd6:	3301      	adds	r3, #1
 8006fd8:	d003      	beq.n	8006fe2 <_fwalk_reent+0x3a>
 8006fda:	4629      	mov	r1, r5
 8006fdc:	4630      	mov	r0, r6
 8006fde:	47c0      	blx	r8
 8006fe0:	4307      	orrs	r7, r0
 8006fe2:	3568      	adds	r5, #104	; 0x68
 8006fe4:	e7e9      	b.n	8006fba <_fwalk_reent+0x12>

08006fe6 <__retarget_lock_init_recursive>:
 8006fe6:	4770      	bx	lr

08006fe8 <__retarget_lock_acquire_recursive>:
 8006fe8:	4770      	bx	lr

08006fea <__retarget_lock_release_recursive>:
 8006fea:	4770      	bx	lr

08006fec <__swhatbuf_r>:
 8006fec:	b570      	push	{r4, r5, r6, lr}
 8006fee:	460e      	mov	r6, r1
 8006ff0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ff4:	4614      	mov	r4, r2
 8006ff6:	2900      	cmp	r1, #0
 8006ff8:	461d      	mov	r5, r3
 8006ffa:	b096      	sub	sp, #88	; 0x58
 8006ffc:	da08      	bge.n	8007010 <__swhatbuf_r+0x24>
 8006ffe:	2200      	movs	r2, #0
 8007000:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007004:	602a      	str	r2, [r5, #0]
 8007006:	061a      	lsls	r2, r3, #24
 8007008:	d410      	bmi.n	800702c <__swhatbuf_r+0x40>
 800700a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800700e:	e00e      	b.n	800702e <__swhatbuf_r+0x42>
 8007010:	466a      	mov	r2, sp
 8007012:	f000 f903 	bl	800721c <_fstat_r>
 8007016:	2800      	cmp	r0, #0
 8007018:	dbf1      	blt.n	8006ffe <__swhatbuf_r+0x12>
 800701a:	9a01      	ldr	r2, [sp, #4]
 800701c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007020:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007024:	425a      	negs	r2, r3
 8007026:	415a      	adcs	r2, r3
 8007028:	602a      	str	r2, [r5, #0]
 800702a:	e7ee      	b.n	800700a <__swhatbuf_r+0x1e>
 800702c:	2340      	movs	r3, #64	; 0x40
 800702e:	2000      	movs	r0, #0
 8007030:	6023      	str	r3, [r4, #0]
 8007032:	b016      	add	sp, #88	; 0x58
 8007034:	bd70      	pop	{r4, r5, r6, pc}
	...

08007038 <__smakebuf_r>:
 8007038:	898b      	ldrh	r3, [r1, #12]
 800703a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800703c:	079d      	lsls	r5, r3, #30
 800703e:	4606      	mov	r6, r0
 8007040:	460c      	mov	r4, r1
 8007042:	d507      	bpl.n	8007054 <__smakebuf_r+0x1c>
 8007044:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007048:	6023      	str	r3, [r4, #0]
 800704a:	6123      	str	r3, [r4, #16]
 800704c:	2301      	movs	r3, #1
 800704e:	6163      	str	r3, [r4, #20]
 8007050:	b002      	add	sp, #8
 8007052:	bd70      	pop	{r4, r5, r6, pc}
 8007054:	466a      	mov	r2, sp
 8007056:	ab01      	add	r3, sp, #4
 8007058:	f7ff ffc8 	bl	8006fec <__swhatbuf_r>
 800705c:	9900      	ldr	r1, [sp, #0]
 800705e:	4605      	mov	r5, r0
 8007060:	4630      	mov	r0, r6
 8007062:	f7ff f969 	bl	8006338 <_malloc_r>
 8007066:	b948      	cbnz	r0, 800707c <__smakebuf_r+0x44>
 8007068:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800706c:	059a      	lsls	r2, r3, #22
 800706e:	d4ef      	bmi.n	8007050 <__smakebuf_r+0x18>
 8007070:	f023 0303 	bic.w	r3, r3, #3
 8007074:	f043 0302 	orr.w	r3, r3, #2
 8007078:	81a3      	strh	r3, [r4, #12]
 800707a:	e7e3      	b.n	8007044 <__smakebuf_r+0xc>
 800707c:	4b0d      	ldr	r3, [pc, #52]	; (80070b4 <__smakebuf_r+0x7c>)
 800707e:	62b3      	str	r3, [r6, #40]	; 0x28
 8007080:	89a3      	ldrh	r3, [r4, #12]
 8007082:	6020      	str	r0, [r4, #0]
 8007084:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007088:	81a3      	strh	r3, [r4, #12]
 800708a:	9b00      	ldr	r3, [sp, #0]
 800708c:	6120      	str	r0, [r4, #16]
 800708e:	6163      	str	r3, [r4, #20]
 8007090:	9b01      	ldr	r3, [sp, #4]
 8007092:	b15b      	cbz	r3, 80070ac <__smakebuf_r+0x74>
 8007094:	4630      	mov	r0, r6
 8007096:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800709a:	f000 f8d1 	bl	8007240 <_isatty_r>
 800709e:	b128      	cbz	r0, 80070ac <__smakebuf_r+0x74>
 80070a0:	89a3      	ldrh	r3, [r4, #12]
 80070a2:	f023 0303 	bic.w	r3, r3, #3
 80070a6:	f043 0301 	orr.w	r3, r3, #1
 80070aa:	81a3      	strh	r3, [r4, #12]
 80070ac:	89a0      	ldrh	r0, [r4, #12]
 80070ae:	4305      	orrs	r5, r0
 80070b0:	81a5      	strh	r5, [r4, #12]
 80070b2:	e7cd      	b.n	8007050 <__smakebuf_r+0x18>
 80070b4:	08006e45 	.word	0x08006e45

080070b8 <_malloc_usable_size_r>:
 80070b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80070bc:	1f18      	subs	r0, r3, #4
 80070be:	2b00      	cmp	r3, #0
 80070c0:	bfbc      	itt	lt
 80070c2:	580b      	ldrlt	r3, [r1, r0]
 80070c4:	18c0      	addlt	r0, r0, r3
 80070c6:	4770      	bx	lr

080070c8 <_raise_r>:
 80070c8:	291f      	cmp	r1, #31
 80070ca:	b538      	push	{r3, r4, r5, lr}
 80070cc:	4604      	mov	r4, r0
 80070ce:	460d      	mov	r5, r1
 80070d0:	d904      	bls.n	80070dc <_raise_r+0x14>
 80070d2:	2316      	movs	r3, #22
 80070d4:	6003      	str	r3, [r0, #0]
 80070d6:	f04f 30ff 	mov.w	r0, #4294967295
 80070da:	bd38      	pop	{r3, r4, r5, pc}
 80070dc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80070de:	b112      	cbz	r2, 80070e6 <_raise_r+0x1e>
 80070e0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80070e4:	b94b      	cbnz	r3, 80070fa <_raise_r+0x32>
 80070e6:	4620      	mov	r0, r4
 80070e8:	f000 f830 	bl	800714c <_getpid_r>
 80070ec:	462a      	mov	r2, r5
 80070ee:	4601      	mov	r1, r0
 80070f0:	4620      	mov	r0, r4
 80070f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80070f6:	f000 b817 	b.w	8007128 <_kill_r>
 80070fa:	2b01      	cmp	r3, #1
 80070fc:	d00a      	beq.n	8007114 <_raise_r+0x4c>
 80070fe:	1c59      	adds	r1, r3, #1
 8007100:	d103      	bne.n	800710a <_raise_r+0x42>
 8007102:	2316      	movs	r3, #22
 8007104:	6003      	str	r3, [r0, #0]
 8007106:	2001      	movs	r0, #1
 8007108:	e7e7      	b.n	80070da <_raise_r+0x12>
 800710a:	2400      	movs	r4, #0
 800710c:	4628      	mov	r0, r5
 800710e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007112:	4798      	blx	r3
 8007114:	2000      	movs	r0, #0
 8007116:	e7e0      	b.n	80070da <_raise_r+0x12>

08007118 <raise>:
 8007118:	4b02      	ldr	r3, [pc, #8]	; (8007124 <raise+0xc>)
 800711a:	4601      	mov	r1, r0
 800711c:	6818      	ldr	r0, [r3, #0]
 800711e:	f7ff bfd3 	b.w	80070c8 <_raise_r>
 8007122:	bf00      	nop
 8007124:	2000000c 	.word	0x2000000c

08007128 <_kill_r>:
 8007128:	b538      	push	{r3, r4, r5, lr}
 800712a:	2300      	movs	r3, #0
 800712c:	4d06      	ldr	r5, [pc, #24]	; (8007148 <_kill_r+0x20>)
 800712e:	4604      	mov	r4, r0
 8007130:	4608      	mov	r0, r1
 8007132:	4611      	mov	r1, r2
 8007134:	602b      	str	r3, [r5, #0]
 8007136:	f7fa fce0 	bl	8001afa <_kill>
 800713a:	1c43      	adds	r3, r0, #1
 800713c:	d102      	bne.n	8007144 <_kill_r+0x1c>
 800713e:	682b      	ldr	r3, [r5, #0]
 8007140:	b103      	cbz	r3, 8007144 <_kill_r+0x1c>
 8007142:	6023      	str	r3, [r4, #0]
 8007144:	bd38      	pop	{r3, r4, r5, pc}
 8007146:	bf00      	nop
 8007148:	200003c8 	.word	0x200003c8

0800714c <_getpid_r>:
 800714c:	f7fa bcce 	b.w	8001aec <_getpid>

08007150 <__sread>:
 8007150:	b510      	push	{r4, lr}
 8007152:	460c      	mov	r4, r1
 8007154:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007158:	f000 f894 	bl	8007284 <_read_r>
 800715c:	2800      	cmp	r0, #0
 800715e:	bfab      	itete	ge
 8007160:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007162:	89a3      	ldrhlt	r3, [r4, #12]
 8007164:	181b      	addge	r3, r3, r0
 8007166:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800716a:	bfac      	ite	ge
 800716c:	6563      	strge	r3, [r4, #84]	; 0x54
 800716e:	81a3      	strhlt	r3, [r4, #12]
 8007170:	bd10      	pop	{r4, pc}

08007172 <__swrite>:
 8007172:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007176:	461f      	mov	r7, r3
 8007178:	898b      	ldrh	r3, [r1, #12]
 800717a:	4605      	mov	r5, r0
 800717c:	05db      	lsls	r3, r3, #23
 800717e:	460c      	mov	r4, r1
 8007180:	4616      	mov	r6, r2
 8007182:	d505      	bpl.n	8007190 <__swrite+0x1e>
 8007184:	2302      	movs	r3, #2
 8007186:	2200      	movs	r2, #0
 8007188:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800718c:	f000 f868 	bl	8007260 <_lseek_r>
 8007190:	89a3      	ldrh	r3, [r4, #12]
 8007192:	4632      	mov	r2, r6
 8007194:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007198:	81a3      	strh	r3, [r4, #12]
 800719a:	4628      	mov	r0, r5
 800719c:	463b      	mov	r3, r7
 800719e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80071a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80071a6:	f000 b817 	b.w	80071d8 <_write_r>

080071aa <__sseek>:
 80071aa:	b510      	push	{r4, lr}
 80071ac:	460c      	mov	r4, r1
 80071ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071b2:	f000 f855 	bl	8007260 <_lseek_r>
 80071b6:	1c43      	adds	r3, r0, #1
 80071b8:	89a3      	ldrh	r3, [r4, #12]
 80071ba:	bf15      	itete	ne
 80071bc:	6560      	strne	r0, [r4, #84]	; 0x54
 80071be:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80071c2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80071c6:	81a3      	strheq	r3, [r4, #12]
 80071c8:	bf18      	it	ne
 80071ca:	81a3      	strhne	r3, [r4, #12]
 80071cc:	bd10      	pop	{r4, pc}

080071ce <__sclose>:
 80071ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071d2:	f000 b813 	b.w	80071fc <_close_r>
	...

080071d8 <_write_r>:
 80071d8:	b538      	push	{r3, r4, r5, lr}
 80071da:	4604      	mov	r4, r0
 80071dc:	4608      	mov	r0, r1
 80071de:	4611      	mov	r1, r2
 80071e0:	2200      	movs	r2, #0
 80071e2:	4d05      	ldr	r5, [pc, #20]	; (80071f8 <_write_r+0x20>)
 80071e4:	602a      	str	r2, [r5, #0]
 80071e6:	461a      	mov	r2, r3
 80071e8:	f7fa fcbe 	bl	8001b68 <_write>
 80071ec:	1c43      	adds	r3, r0, #1
 80071ee:	d102      	bne.n	80071f6 <_write_r+0x1e>
 80071f0:	682b      	ldr	r3, [r5, #0]
 80071f2:	b103      	cbz	r3, 80071f6 <_write_r+0x1e>
 80071f4:	6023      	str	r3, [r4, #0]
 80071f6:	bd38      	pop	{r3, r4, r5, pc}
 80071f8:	200003c8 	.word	0x200003c8

080071fc <_close_r>:
 80071fc:	b538      	push	{r3, r4, r5, lr}
 80071fe:	2300      	movs	r3, #0
 8007200:	4d05      	ldr	r5, [pc, #20]	; (8007218 <_close_r+0x1c>)
 8007202:	4604      	mov	r4, r0
 8007204:	4608      	mov	r0, r1
 8007206:	602b      	str	r3, [r5, #0]
 8007208:	f7fa fcca 	bl	8001ba0 <_close>
 800720c:	1c43      	adds	r3, r0, #1
 800720e:	d102      	bne.n	8007216 <_close_r+0x1a>
 8007210:	682b      	ldr	r3, [r5, #0]
 8007212:	b103      	cbz	r3, 8007216 <_close_r+0x1a>
 8007214:	6023      	str	r3, [r4, #0]
 8007216:	bd38      	pop	{r3, r4, r5, pc}
 8007218:	200003c8 	.word	0x200003c8

0800721c <_fstat_r>:
 800721c:	b538      	push	{r3, r4, r5, lr}
 800721e:	2300      	movs	r3, #0
 8007220:	4d06      	ldr	r5, [pc, #24]	; (800723c <_fstat_r+0x20>)
 8007222:	4604      	mov	r4, r0
 8007224:	4608      	mov	r0, r1
 8007226:	4611      	mov	r1, r2
 8007228:	602b      	str	r3, [r5, #0]
 800722a:	f7fa fcc4 	bl	8001bb6 <_fstat>
 800722e:	1c43      	adds	r3, r0, #1
 8007230:	d102      	bne.n	8007238 <_fstat_r+0x1c>
 8007232:	682b      	ldr	r3, [r5, #0]
 8007234:	b103      	cbz	r3, 8007238 <_fstat_r+0x1c>
 8007236:	6023      	str	r3, [r4, #0]
 8007238:	bd38      	pop	{r3, r4, r5, pc}
 800723a:	bf00      	nop
 800723c:	200003c8 	.word	0x200003c8

08007240 <_isatty_r>:
 8007240:	b538      	push	{r3, r4, r5, lr}
 8007242:	2300      	movs	r3, #0
 8007244:	4d05      	ldr	r5, [pc, #20]	; (800725c <_isatty_r+0x1c>)
 8007246:	4604      	mov	r4, r0
 8007248:	4608      	mov	r0, r1
 800724a:	602b      	str	r3, [r5, #0]
 800724c:	f7fa fcc2 	bl	8001bd4 <_isatty>
 8007250:	1c43      	adds	r3, r0, #1
 8007252:	d102      	bne.n	800725a <_isatty_r+0x1a>
 8007254:	682b      	ldr	r3, [r5, #0]
 8007256:	b103      	cbz	r3, 800725a <_isatty_r+0x1a>
 8007258:	6023      	str	r3, [r4, #0]
 800725a:	bd38      	pop	{r3, r4, r5, pc}
 800725c:	200003c8 	.word	0x200003c8

08007260 <_lseek_r>:
 8007260:	b538      	push	{r3, r4, r5, lr}
 8007262:	4604      	mov	r4, r0
 8007264:	4608      	mov	r0, r1
 8007266:	4611      	mov	r1, r2
 8007268:	2200      	movs	r2, #0
 800726a:	4d05      	ldr	r5, [pc, #20]	; (8007280 <_lseek_r+0x20>)
 800726c:	602a      	str	r2, [r5, #0]
 800726e:	461a      	mov	r2, r3
 8007270:	f7fa fcba 	bl	8001be8 <_lseek>
 8007274:	1c43      	adds	r3, r0, #1
 8007276:	d102      	bne.n	800727e <_lseek_r+0x1e>
 8007278:	682b      	ldr	r3, [r5, #0]
 800727a:	b103      	cbz	r3, 800727e <_lseek_r+0x1e>
 800727c:	6023      	str	r3, [r4, #0]
 800727e:	bd38      	pop	{r3, r4, r5, pc}
 8007280:	200003c8 	.word	0x200003c8

08007284 <_read_r>:
 8007284:	b538      	push	{r3, r4, r5, lr}
 8007286:	4604      	mov	r4, r0
 8007288:	4608      	mov	r0, r1
 800728a:	4611      	mov	r1, r2
 800728c:	2200      	movs	r2, #0
 800728e:	4d05      	ldr	r5, [pc, #20]	; (80072a4 <_read_r+0x20>)
 8007290:	602a      	str	r2, [r5, #0]
 8007292:	461a      	mov	r2, r3
 8007294:	f7fa fc4b 	bl	8001b2e <_read>
 8007298:	1c43      	adds	r3, r0, #1
 800729a:	d102      	bne.n	80072a2 <_read_r+0x1e>
 800729c:	682b      	ldr	r3, [r5, #0]
 800729e:	b103      	cbz	r3, 80072a2 <_read_r+0x1e>
 80072a0:	6023      	str	r3, [r4, #0]
 80072a2:	bd38      	pop	{r3, r4, r5, pc}
 80072a4:	200003c8 	.word	0x200003c8

080072a8 <_init>:
 80072a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072aa:	bf00      	nop
 80072ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80072ae:	bc08      	pop	{r3}
 80072b0:	469e      	mov	lr, r3
 80072b2:	4770      	bx	lr

080072b4 <_fini>:
 80072b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072b6:	bf00      	nop
 80072b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80072ba:	bc08      	pop	{r3}
 80072bc:	469e      	mov	lr, r3
 80072be:	4770      	bx	lr
