{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 12 15:47:06 2018 " "Info: Processing started: Mon Nov 12 15:47:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off kostka -c kostka " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off kostka -c kostka" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "st_next.k1_280 " "Warning: Node \"st_next.k1_280\" is a latch" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "st_next.k4_220 " "Warning: Node \"st_next.k4_220\" is a latch" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seg\[0\]\$latch " "Warning: Node \"seg\[0\]\$latch\" is a latch" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "st_next.k5_200 " "Warning: Node \"st_next.k5_200\" is a latch" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "st_next.k6_180 " "Warning: Node \"st_next.k6_180\" is a latch" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seg\[1\]\$latch " "Warning: Node \"seg\[1\]\$latch\" is a latch" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "st_next.k2_260 " "Warning: Node \"st_next.k2_260\" is a latch" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seg\[2\]\$latch " "Warning: Node \"seg\[2\]\$latch\" is a latch" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seg\[4\]\$latch " "Warning: Node \"seg\[4\]\$latch\" is a latch" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "st_next.k3_240 " "Warning: Node \"st_next.k3_240\" is a latch" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seg\[5\]\$latch " "Warning: Node \"seg\[5\]\$latch\" is a latch" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seg\[6\]\$latch " "Warning: Node \"seg\[6\]\$latch\" is a latch" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "reset " "Info: Assuming node \"reset\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Button " "Info: Assuming node \"Button\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Selector10~0 " "Info: Detected gated clock \"Selector10~0\" as buffer" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 30 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector10~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Selector11~0 " "Info: Detected gated clock \"Selector11~0\" as buffer" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 30 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector11~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "reset register st_next.k4_220 register st_next.k5_200 60.98 MHz 16.4 ns Internal " "Info: Clock \"reset\" has Internal fmax of 60.98 MHz between source register \"st_next.k4_220\" and destination register \"st_next.k5_200\" (period= 16.4 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.200 ns + Longest register register " "Info: + Longest register to register delay is 8.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns st_next.k4_220 1 REG LC1_A36 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_A36; Fanout = 2; REG Node = 'st_next.k4_220'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { st_next.k4_220 } "NODE_NAME" } } { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.400 ns) 5.300 ns st_now.k4~0 2 COMB LC7_A37 1 " "Info: 2: + IC(2.900 ns) + CELL(2.400 ns) = 5.300 ns; Loc. = LC7_A37; Fanout = 1; COMB Node = 'st_now.k4~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { st_next.k4_220 st_now.k4~0 } "NODE_NAME" } } { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 8.200 ns st_next.k5_200 3 REG LC8_A37 2 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 8.200 ns; Loc. = LC8_A37; Fanout = 2; REG Node = 'st_next.k5_200'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { st_now.k4~0 st_next.k5_200 } "NODE_NAME" } } { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.800 ns ( 58.54 % ) " "Info: Total cell delay = 4.800 ns ( 58.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.400 ns ( 41.46 % ) " "Info: Total interconnect delay = 3.400 ns ( 41.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { st_next.k4_220 st_now.k4~0 st_next.k5_200 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.200 ns" { st_next.k4_220 {} st_now.k4~0 {} st_next.k5_200 {} } { 0.000ns 2.900ns 0.500ns } { 0.000ns 2.400ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.300 ns - Smallest " "Info: - Smallest clock skew is -2.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset destination 15.700 ns + Shortest register " "Info: + Shortest clock path from clock \"reset\" to destination register is 15.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns reset 1 CLK PIN_212 12 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_212; Fanout = 12; CLK Node = 'reset'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.200 ns) + CELL(2.400 ns) 12.500 ns Selector10~0 2 COMB LC2_A37 6 " "Info: 2: + IC(7.200 ns) + CELL(2.400 ns) = 12.500 ns; Loc. = LC2_A37; Fanout = 6; COMB Node = 'Selector10~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.600 ns" { reset Selector10~0 } "NODE_NAME" } } { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 15.700 ns st_next.k5_200 3 REG LC8_A37 2 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 15.700 ns; Loc. = LC8_A37; Fanout = 2; REG Node = 'st_next.k5_200'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Selector10~0 st_next.k5_200 } "NODE_NAME" } } { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 50.96 % ) " "Info: Total cell delay = 8.000 ns ( 50.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.700 ns ( 49.04 % ) " "Info: Total interconnect delay = 7.700 ns ( 49.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.700 ns" { reset Selector10~0 st_next.k5_200 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.700 ns" { reset {} reset~out {} Selector10~0 {} st_next.k5_200 {} } { 0.000ns 0.000ns 7.200ns 0.500ns } { 0.000ns 2.900ns 2.400ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset source 18.000 ns - Longest register " "Info: - Longest clock path from clock \"reset\" to source register is 18.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns reset 1 CLK PIN_212 12 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_212; Fanout = 12; CLK Node = 'reset'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.200 ns) + CELL(2.400 ns) 12.500 ns Selector10~0 2 COMB LC2_A37 6 " "Info: 2: + IC(7.200 ns) + CELL(2.400 ns) = 12.500 ns; Loc. = LC2_A37; Fanout = 6; COMB Node = 'Selector10~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.600 ns" { reset Selector10~0 } "NODE_NAME" } } { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 18.000 ns st_next.k4_220 3 REG LC1_A36 2 " "Info: 3: + IC(2.800 ns) + CELL(2.700 ns) = 18.000 ns; Loc. = LC1_A36; Fanout = 2; REG Node = 'st_next.k4_220'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Selector10~0 st_next.k4_220 } "NODE_NAME" } } { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 44.44 % ) " "Info: Total cell delay = 8.000 ns ( 44.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.000 ns ( 55.56 % ) " "Info: Total interconnect delay = 10.000 ns ( 55.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { reset Selector10~0 st_next.k4_220 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { reset {} reset~out {} Selector10~0 {} st_next.k4_220 {} } { 0.000ns 0.000ns 7.200ns 2.800ns } { 0.000ns 2.900ns 2.400ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.700 ns" { reset Selector10~0 st_next.k5_200 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.700 ns" { reset {} reset~out {} Selector10~0 {} st_next.k5_200 {} } { 0.000ns 0.000ns 7.200ns 0.500ns } { 0.000ns 2.900ns 2.400ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { reset Selector10~0 st_next.k4_220 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { reset {} reset~out {} Selector10~0 {} st_next.k4_220 {} } { 0.000ns 0.000ns 7.200ns 2.800ns } { 0.000ns 2.900ns 2.400ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "5.900 ns + " "Info: + Micro setup delay of destination is 5.900 ns" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { st_next.k4_220 st_now.k4~0 st_next.k5_200 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.200 ns" { st_next.k4_220 {} st_now.k4~0 {} st_next.k5_200 {} } { 0.000ns 2.900ns 0.500ns } { 0.000ns 2.400ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.700 ns" { reset Selector10~0 st_next.k5_200 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.700 ns" { reset {} reset~out {} Selector10~0 {} st_next.k5_200 {} } { 0.000ns 0.000ns 7.200ns 0.500ns } { 0.000ns 2.900ns 2.400ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { reset Selector10~0 st_next.k4_220 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { reset {} reset~out {} Selector10~0 {} st_next.k4_220 {} } { 0.000ns 0.000ns 7.200ns 2.800ns } { 0.000ns 2.900ns 2.400ns 2.700ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Button register st_next.k4_220 register st_next.k5_200 60.98 MHz 16.4 ns Internal " "Info: Clock \"Button\" has Internal fmax of 60.98 MHz between source register \"st_next.k4_220\" and destination register \"st_next.k5_200\" (period= 16.4 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.200 ns + Longest register register " "Info: + Longest register to register delay is 8.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns st_next.k4_220 1 REG LC1_A36 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_A36; Fanout = 2; REG Node = 'st_next.k4_220'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { st_next.k4_220 } "NODE_NAME" } } { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.400 ns) 5.300 ns st_now.k4~0 2 COMB LC7_A37 1 " "Info: 2: + IC(2.900 ns) + CELL(2.400 ns) = 5.300 ns; Loc. = LC7_A37; Fanout = 1; COMB Node = 'st_now.k4~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { st_next.k4_220 st_now.k4~0 } "NODE_NAME" } } { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 8.200 ns st_next.k5_200 3 REG LC8_A37 2 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 8.200 ns; Loc. = LC8_A37; Fanout = 2; REG Node = 'st_next.k5_200'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { st_now.k4~0 st_next.k5_200 } "NODE_NAME" } } { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.800 ns ( 58.54 % ) " "Info: Total cell delay = 4.800 ns ( 58.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.400 ns ( 41.46 % ) " "Info: Total interconnect delay = 3.400 ns ( 41.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { st_next.k4_220 st_now.k4~0 st_next.k5_200 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.200 ns" { st_next.k4_220 {} st_now.k4~0 {} st_next.k5_200 {} } { 0.000ns 2.900ns 0.500ns } { 0.000ns 2.400ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.300 ns - Smallest " "Info: - Smallest clock skew is -2.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Button destination 15.600 ns + Shortest register " "Info: + Shortest clock path from clock \"Button\" to destination register is 15.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns Button 1 CLK PIN_210 2 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_210; Fanout = 2; CLK Node = 'Button'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Button } "NODE_NAME" } } { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.800 ns) + CELL(2.700 ns) 12.400 ns Selector10~0 2 COMB LC2_A37 6 " "Info: 2: + IC(6.800 ns) + CELL(2.700 ns) = 12.400 ns; Loc. = LC2_A37; Fanout = 6; COMB Node = 'Selector10~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { Button Selector10~0 } "NODE_NAME" } } { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 15.600 ns st_next.k5_200 3 REG LC8_A37 2 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 15.600 ns; Loc. = LC8_A37; Fanout = 2; REG Node = 'st_next.k5_200'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Selector10~0 st_next.k5_200 } "NODE_NAME" } } { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.300 ns ( 53.21 % ) " "Info: Total cell delay = 8.300 ns ( 53.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.300 ns ( 46.79 % ) " "Info: Total interconnect delay = 7.300 ns ( 46.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.600 ns" { Button Selector10~0 st_next.k5_200 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.600 ns" { Button {} Button~out {} Selector10~0 {} st_next.k5_200 {} } { 0.000ns 0.000ns 6.800ns 0.500ns } { 0.000ns 2.900ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Button source 17.900 ns - Longest register " "Info: - Longest clock path from clock \"Button\" to source register is 17.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns Button 1 CLK PIN_210 2 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_210; Fanout = 2; CLK Node = 'Button'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Button } "NODE_NAME" } } { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.800 ns) + CELL(2.700 ns) 12.400 ns Selector10~0 2 COMB LC2_A37 6 " "Info: 2: + IC(6.800 ns) + CELL(2.700 ns) = 12.400 ns; Loc. = LC2_A37; Fanout = 6; COMB Node = 'Selector10~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { Button Selector10~0 } "NODE_NAME" } } { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 17.900 ns st_next.k4_220 3 REG LC1_A36 2 " "Info: 3: + IC(2.800 ns) + CELL(2.700 ns) = 17.900 ns; Loc. = LC1_A36; Fanout = 2; REG Node = 'st_next.k4_220'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Selector10~0 st_next.k4_220 } "NODE_NAME" } } { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.300 ns ( 46.37 % ) " "Info: Total cell delay = 8.300 ns ( 46.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.600 ns ( 53.63 % ) " "Info: Total interconnect delay = 9.600 ns ( 53.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.900 ns" { Button Selector10~0 st_next.k4_220 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.900 ns" { Button {} Button~out {} Selector10~0 {} st_next.k4_220 {} } { 0.000ns 0.000ns 6.800ns 2.800ns } { 0.000ns 2.900ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.600 ns" { Button Selector10~0 st_next.k5_200 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.600 ns" { Button {} Button~out {} Selector10~0 {} st_next.k5_200 {} } { 0.000ns 0.000ns 6.800ns 0.500ns } { 0.000ns 2.900ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.900 ns" { Button Selector10~0 st_next.k4_220 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.900 ns" { Button {} Button~out {} Selector10~0 {} st_next.k4_220 {} } { 0.000ns 0.000ns 6.800ns 2.800ns } { 0.000ns 2.900ns 2.700ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "5.900 ns + " "Info: + Micro setup delay of destination is 5.900 ns" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { st_next.k4_220 st_now.k4~0 st_next.k5_200 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.200 ns" { st_next.k4_220 {} st_now.k4~0 {} st_next.k5_200 {} } { 0.000ns 2.900ns 0.500ns } { 0.000ns 2.400ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.600 ns" { Button Selector10~0 st_next.k5_200 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.600 ns" { Button {} Button~out {} Selector10~0 {} st_next.k5_200 {} } { 0.000ns 0.000ns 6.800ns 0.500ns } { 0.000ns 2.900ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.900 ns" { Button Selector10~0 st_next.k4_220 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.900 ns" { Button {} Button~out {} Selector10~0 {} st_next.k4_220 {} } { 0.000ns 0.000ns 6.800ns 2.800ns } { 0.000ns 2.900ns 2.700ns 2.700ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "st_next.k2_260 reset Button 6.300 ns register " "Info: tsu for register \"st_next.k2_260\" (data pin = \"reset\", clock pin = \"Button\") is 6.300 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.300 ns + Longest pin register " "Info: + Longest pin to register delay is 18.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns reset 1 CLK PIN_212 12 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_212; Fanout = 12; CLK Node = 'reset'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.400 ns) + CELL(2.700 ns) 13.000 ns st_now.k1~0 2 COMB LC4_A35 2 " "Info: 2: + IC(7.400 ns) + CELL(2.700 ns) = 13.000 ns; Loc. = LC4_A35; Fanout = 2; COMB Node = 'st_now.k1~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { reset st_now.k1~0 } "NODE_NAME" } } { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.400 ns) 18.300 ns st_next.k2_260 3 REG LC4_A36 3 " "Info: 3: + IC(2.900 ns) + CELL(2.400 ns) = 18.300 ns; Loc. = LC4_A36; Fanout = 3; REG Node = 'st_next.k2_260'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { st_now.k1~0 st_next.k2_260 } "NODE_NAME" } } { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 43.72 % ) " "Info: Total cell delay = 8.000 ns ( 43.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.300 ns ( 56.28 % ) " "Info: Total interconnect delay = 10.300 ns ( 56.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.300 ns" { reset st_now.k1~0 st_next.k2_260 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.300 ns" { reset {} reset~out {} st_now.k1~0 {} st_next.k2_260 {} } { 0.000ns 0.000ns 7.400ns 2.900ns } { 0.000ns 2.900ns 2.700ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "5.900 ns + " "Info: + Micro setup delay of destination is 5.900 ns" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Button destination 17.900 ns - Shortest register " "Info: - Shortest clock path from clock \"Button\" to destination register is 17.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns Button 1 CLK PIN_210 2 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_210; Fanout = 2; CLK Node = 'Button'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Button } "NODE_NAME" } } { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.800 ns) + CELL(2.700 ns) 12.400 ns Selector10~0 2 COMB LC2_A37 6 " "Info: 2: + IC(6.800 ns) + CELL(2.700 ns) = 12.400 ns; Loc. = LC2_A37; Fanout = 6; COMB Node = 'Selector10~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { Button Selector10~0 } "NODE_NAME" } } { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 17.900 ns st_next.k2_260 3 REG LC4_A36 3 " "Info: 3: + IC(2.800 ns) + CELL(2.700 ns) = 17.900 ns; Loc. = LC4_A36; Fanout = 3; REG Node = 'st_next.k2_260'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Selector10~0 st_next.k2_260 } "NODE_NAME" } } { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.300 ns ( 46.37 % ) " "Info: Total cell delay = 8.300 ns ( 46.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.600 ns ( 53.63 % ) " "Info: Total interconnect delay = 9.600 ns ( 53.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.900 ns" { Button Selector10~0 st_next.k2_260 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.900 ns" { Button {} Button~out {} Selector10~0 {} st_next.k2_260 {} } { 0.000ns 0.000ns 6.800ns 2.800ns } { 0.000ns 2.900ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.300 ns" { reset st_now.k1~0 st_next.k2_260 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.300 ns" { reset {} reset~out {} st_now.k1~0 {} st_next.k2_260 {} } { 0.000ns 0.000ns 7.400ns 2.900ns } { 0.000ns 2.900ns 2.700ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.900 ns" { Button Selector10~0 st_next.k2_260 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.900 ns" { Button {} Button~out {} Selector10~0 {} st_next.k2_260 {} } { 0.000ns 0.000ns 6.800ns 2.800ns } { 0.000ns 2.900ns 2.700ns 2.700ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "reset seg\[3\] st_next.k4_220 34.400 ns register " "Info: tco from clock \"reset\" to destination pin \"seg\[3\]\" through register \"st_next.k4_220\" is 34.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset source 18.000 ns + Longest register " "Info: + Longest clock path from clock \"reset\" to source register is 18.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns reset 1 CLK PIN_212 12 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_212; Fanout = 12; CLK Node = 'reset'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.200 ns) + CELL(2.400 ns) 12.500 ns Selector10~0 2 COMB LC2_A37 6 " "Info: 2: + IC(7.200 ns) + CELL(2.400 ns) = 12.500 ns; Loc. = LC2_A37; Fanout = 6; COMB Node = 'Selector10~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.600 ns" { reset Selector10~0 } "NODE_NAME" } } { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 18.000 ns st_next.k4_220 3 REG LC1_A36 2 " "Info: 3: + IC(2.800 ns) + CELL(2.700 ns) = 18.000 ns; Loc. = LC1_A36; Fanout = 2; REG Node = 'st_next.k4_220'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Selector10~0 st_next.k4_220 } "NODE_NAME" } } { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 44.44 % ) " "Info: Total cell delay = 8.000 ns ( 44.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.000 ns ( 55.56 % ) " "Info: Total interconnect delay = 10.000 ns ( 55.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { reset Selector10~0 st_next.k4_220 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { reset {} reset~out {} Selector10~0 {} st_next.k4_220 {} } { 0.000ns 0.000ns 7.200ns 2.800ns } { 0.000ns 2.900ns 2.400ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.400 ns + Longest register pin " "Info: + Longest register to pin delay is 16.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns st_next.k4_220 1 REG LC1_A36 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_A36; Fanout = 2; REG Node = 'st_next.k4_220'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { st_next.k4_220 } "NODE_NAME" } } { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 5.200 ns Selector3~0 2 COMB LC5_A35 2 " "Info: 2: + IC(2.800 ns) + CELL(2.400 ns) = 5.200 ns; Loc. = LC5_A35; Fanout = 2; COMB Node = 'Selector3~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { st_next.k4_220 Selector3~0 } "NODE_NAME" } } { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 8.100 ns seg\[0\]\$latch~2 3 COMB LC2_A35 1 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 8.100 ns; Loc. = LC2_A35; Fanout = 1; COMB Node = 'seg\[0\]\$latch~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Selector3~0 seg[0]$latch~2 } "NODE_NAME" } } { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(5.000 ns) 16.400 ns seg\[3\] 4 PIN PIN_174 0 " "Info: 4: + IC(3.300 ns) + CELL(5.000 ns) = 16.400 ns; Loc. = PIN_174; Fanout = 0; PIN Node = 'seg\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.300 ns" { seg[0]$latch~2 seg[3] } "NODE_NAME" } } { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.800 ns ( 59.76 % ) " "Info: Total cell delay = 9.800 ns ( 59.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.600 ns ( 40.24 % ) " "Info: Total interconnect delay = 6.600 ns ( 40.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.400 ns" { st_next.k4_220 Selector3~0 seg[0]$latch~2 seg[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.400 ns" { st_next.k4_220 {} Selector3~0 {} seg[0]$latch~2 {} seg[3] {} } { 0.000ns 2.800ns 0.500ns 3.300ns } { 0.000ns 2.400ns 2.400ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { reset Selector10~0 st_next.k4_220 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { reset {} reset~out {} Selector10~0 {} st_next.k4_220 {} } { 0.000ns 0.000ns 7.200ns 2.800ns } { 0.000ns 2.900ns 2.400ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.400 ns" { st_next.k4_220 Selector3~0 seg[0]$latch~2 seg[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.400 ns" { st_next.k4_220 {} Selector3~0 {} seg[0]$latch~2 {} seg[3] {} } { 0.000ns 2.800ns 0.500ns 3.300ns } { 0.000ns 2.400ns 2.400ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "reset seg\[3\] 26.500 ns Longest " "Info: Longest tpd from source pin \"reset\" to destination pin \"seg\[3\]\" is 26.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns reset 1 CLK PIN_212 12 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_212; Fanout = 12; CLK Node = 'reset'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.200 ns) + CELL(2.400 ns) 12.500 ns Selector11~0 2 COMB LC3_A37 7 " "Info: 2: + IC(7.200 ns) + CELL(2.400 ns) = 12.500 ns; Loc. = LC3_A37; Fanout = 7; COMB Node = 'Selector11~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.600 ns" { reset Selector11~0 } "NODE_NAME" } } { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.700 ns) 18.200 ns seg\[0\]\$latch~2 3 COMB LC2_A35 1 " "Info: 3: + IC(3.000 ns) + CELL(2.700 ns) = 18.200 ns; Loc. = LC2_A35; Fanout = 1; COMB Node = 'seg\[0\]\$latch~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { Selector11~0 seg[0]$latch~2 } "NODE_NAME" } } { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(5.000 ns) 26.500 ns seg\[3\] 4 PIN PIN_174 0 " "Info: 4: + IC(3.300 ns) + CELL(5.000 ns) = 26.500 ns; Loc. = PIN_174; Fanout = 0; PIN Node = 'seg\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.300 ns" { seg[0]$latch~2 seg[3] } "NODE_NAME" } } { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.000 ns ( 49.06 % ) " "Info: Total cell delay = 13.000 ns ( 49.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.500 ns ( 50.94 % ) " "Info: Total interconnect delay = 13.500 ns ( 50.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.500 ns" { reset Selector11~0 seg[0]$latch~2 seg[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.500 ns" { reset {} reset~out {} Selector11~0 {} seg[0]$latch~2 {} seg[3] {} } { 0.000ns 0.000ns 7.200ns 3.000ns 3.300ns } { 0.000ns 2.900ns 2.400ns 2.700ns 5.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "seg\[4\]\$latch reset reset 2.600 ns register " "Info: th for register \"seg\[4\]\$latch\" (data pin = \"reset\", clock pin = \"reset\") is 2.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset destination 18.200 ns + Longest register " "Info: + Longest clock path from clock \"reset\" to destination register is 18.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns reset 1 CLK PIN_212 12 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_212; Fanout = 12; CLK Node = 'reset'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.200 ns) + CELL(2.400 ns) 12.500 ns Selector11~0 2 COMB LC3_A37 7 " "Info: 2: + IC(7.200 ns) + CELL(2.400 ns) = 12.500 ns; Loc. = LC3_A37; Fanout = 7; COMB Node = 'Selector11~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.600 ns" { reset Selector11~0 } "NODE_NAME" } } { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.700 ns) 18.200 ns seg\[4\]\$latch 3 REG LC1_A35 1 " "Info: 3: + IC(3.000 ns) + CELL(2.700 ns) = 18.200 ns; Loc. = LC1_A35; Fanout = 1; REG Node = 'seg\[4\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { Selector11~0 seg[4]$latch } "NODE_NAME" } } { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 43.96 % ) " "Info: Total cell delay = 8.000 ns ( 43.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.200 ns ( 56.04 % ) " "Info: Total interconnect delay = 10.200 ns ( 56.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.200 ns" { reset Selector11~0 seg[4]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.200 ns" { reset {} reset~out {} Selector11~0 {} seg[4]$latch {} } { 0.000ns 0.000ns 7.200ns 3.000ns } { 0.000ns 2.900ns 2.400ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.600 ns - Shortest pin register " "Info: - Shortest pin to register delay is 15.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns reset 1 CLK PIN_212 12 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_212; Fanout = 12; CLK Node = 'reset'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.400 ns) + CELL(2.400 ns) 12.700 ns Selector2~0 2 COMB LC6_A35 1 " "Info: 2: + IC(7.400 ns) + CELL(2.400 ns) = 12.700 ns; Loc. = LC6_A35; Fanout = 1; COMB Node = 'Selector2~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.800 ns" { reset Selector2~0 } "NODE_NAME" } } { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 15.600 ns seg\[4\]\$latch 3 REG LC1_A35 1 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 15.600 ns; Loc. = LC1_A35; Fanout = 1; REG Node = 'seg\[4\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Selector2~0 seg[4]$latch } "NODE_NAME" } } { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 49.36 % ) " "Info: Total cell delay = 7.700 ns ( 49.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.900 ns ( 50.64 % ) " "Info: Total interconnect delay = 7.900 ns ( 50.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.600 ns" { reset Selector2~0 seg[4]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.600 ns" { reset {} reset~out {} Selector2~0 {} seg[4]$latch {} } { 0.000ns 0.000ns 7.400ns 0.500ns } { 0.000ns 2.900ns 2.400ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.200 ns" { reset Selector11~0 seg[4]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.200 ns" { reset {} reset~out {} Selector11~0 {} seg[4]$latch {} } { 0.000ns 0.000ns 7.200ns 3.000ns } { 0.000ns 2.900ns 2.400ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.600 ns" { reset Selector2~0 seg[4]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.600 ns" { reset {} reset~out {} Selector2~0 {} seg[4]$latch {} } { 0.000ns 0.000ns 7.400ns 0.500ns } { 0.000ns 2.900ns 2.400ns 2.400ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 15 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 12 15:47:07 2018 " "Info: Processing ended: Mon Nov 12 15:47:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
