Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Feb  5 05:09:39 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                         Path #1                                                                                                        |                                                               WorstPath from Dst                                                              |
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                                                  6.250 |                                                                                                                                         6.250 |
| Path Delay                |                0.576 |                                                                                                                                                                                                                 19.387 |                                                                                                                                        12.386 |
| Logic Delay               | 0.096(17%)           | 4.598(24%)                                                                                                                                                                                                             | 2.846(23%)                                                                                                                                    |
| Net Delay                 | 0.480(83%)           | 14.789(76%)                                                                                                                                                                                                            | 9.540(77%)                                                                                                                                    |
| Clock Skew                |               -0.102 |                                                                                                                                                                                                                  0.169 |                                                                                                                                        -0.649 |
| Slack                     |                5.563 |                                                                                                                                                                                                                -12.976 |                                                                                                                                        -6.868 |
| Timing Exception          |                      |                                                                                                                                                                                                                        |                                                                                                                                               |
| Bounding Box Size         | 0% x 1%              | 13% x 5%                                                                                                                                                                                                               | 8% x 7%                                                                                                                                       |
| Clock Region Distance     | (0, 0)               | (0, 1)                                                                                                                                                                                                                 | (1, 1)                                                                                                                                        |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                    277 |                                                                                                                                           131 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                             0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                             0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                             0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                             0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                           | Safely Timed                                                                                                                                  |
| Logic Levels              |                    0 |                                                                                                                                                                                                                     41 |                                                                                                                                            26 |
| Routes                    |                    1 |                                                                                                                                                                                                                     41 |                                                                                                                                            27 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT4 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 SRL16E |
| Start Point Clock         | clk_user             | clk_user                                                                                                                                                                                                               | clk_user                                                                                                                                      |
| End Point Clock           | clk_user             | clk_user                                                                                                                                                                                                               | clk_user                                                                                                                                      |
| DSP Block                 | None                 | None                                                                                                                                                                                                                   | None                                                                                                                                          |
| BRAM                      | None                 | None                                                                                                                                                                                                                   | None                                                                                                                                          |
| IO Crossings              |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                             0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                             0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                             0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                     42 |                                                                                                                                            14 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                             0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                             0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                 | FDRE/C                                                                                                                                        |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                 | SRL16E/D                                                                                                                                      |
| Start Point Pin           | sr_p.sr_15[485]/C    | muon_cand_30.pt[1]/C                                                                                                                                                                                                   | sector_ret_11293/C                                                                                                                            |
| End Point Pin             | muon_cand_30.pt[1]/D | sector_ret_11293/D                                                                                                                                                                                                     | sr_5_14.roi_1_sr_5_14.sector_1/D                                                                                                              |
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                         Path #2                                                                                                        |                                                                                   WorstPath from Dst                                                                                  |
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                                                  6.250 |                                                                                                                                                                                 6.250 |
| Path Delay                |                0.576 |                                                                                                                                                                                                                 19.120 |                                                                                                                                                                                16.519 |
| Logic Delay               | 0.096(17%)           | 4.823(26%)                                                                                                                                                                                                             | 4.084(25%)                                                                                                                                                                            |
| Net Delay                 | 0.480(83%)           | 14.297(74%)                                                                                                                                                                                                            | 12.435(75%)                                                                                                                                                                           |
| Clock Skew                |               -0.102 |                                                                                                                                                                                                                 -0.098 |                                                                                                                                                                                -0.347 |
| Slack                     |                5.563 |                                                                                                                                                                                                                -12.976 |                                                                                                                                                                               -10.699 |
| Timing Exception          |                      |                                                                                                                                                                                                                        |                                                                                                                                                                                       |
| Bounding Box Size         | 0% x 1%              | 13% x 6%                                                                                                                                                                                                               | 14% x 7%                                                                                                                                                                              |
| Clock Region Distance     | (0, 0)               | (0, 1)                                                                                                                                                                                                                 | (1, 1)                                                                                                                                                                                |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                    278 |                                                                                                                                                                                   201 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                     0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                     0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                     0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                     0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                           | Safely Timed                                                                                                                                                                          |
| Logic Levels              |                    0 |                                                                                                                                                                                                                     41 |                                                                                                                                                                                    34 |
| Routes                    |                    1 |                                                                                                                                                                                                                     41 |                                                                                                                                                                                    35 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT4 LUT6 LUT5 LUT2 LUT6 LUT6 LUT6 FDRE | FDRE LUT4 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 SRL16E |
| Start Point Clock         | clk_user             | clk_user                                                                                                                                                                                                               | clk_user                                                                                                                                                                              |
| End Point Clock           | clk_user             | clk_user                                                                                                                                                                                                               | clk_user                                                                                                                                                                              |
| DSP Block                 | None                 | None                                                                                                                                                                                                                   | None                                                                                                                                                                                  |
| BRAM                      | None                 | None                                                                                                                                                                                                                   | None                                                                                                                                                                                  |
| IO Crossings              |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                     0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                     0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                     0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                     42 |                                                                                                                                                                                    16 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                     0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                     0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                 | FDRE/C                                                                                                                                                                                |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                 | SRL16E/D                                                                                                                                                                              |
| Start Point Pin           | sr_p.sr_15[485]/C    | muon_cand_30.pt[1]/C                                                                                                                                                                                                   | sector_ret_18446/C                                                                                                                                                                    |
| End Point Pin             | muon_cand_30.pt[1]/D | sector_ret_18446/D                                                                                                                                                                                                     | sr_5_14.roi_1_sr_5_14.sector_1/D                                                                                                                                                      |
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                         Path #3                                                                                                        |                                                                                WorstPath from Dst                                                                                |
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                                                  6.250 |                                                                                                                                                                            6.250 |
| Path Delay                |                0.576 |                                                                                                                                                                                                                 19.049 |                                                                                                                                                                           16.274 |
| Logic Delay               | 0.096(17%)           | 4.647(25%)                                                                                                                                                                                                             | 3.740(23%)                                                                                                                                                                       |
| Net Delay                 | 0.480(83%)           | 14.402(75%)                                                                                                                                                                                                            | 12.534(77%)                                                                                                                                                                      |
| Clock Skew                |               -0.102 |                                                                                                                                                                                                                 -0.168 |                                                                                                                                                                           -0.277 |
| Slack                     |                5.563 |                                                                                                                                                                                                                -12.975 |                                                                                                                                                                          -10.384 |
| Timing Exception          |                      |                                                                                                                                                                                                                        |                                                                                                                                                                                  |
| Bounding Box Size         | 0% x 1%              | 13% x 5%                                                                                                                                                                                                               | 12% x 6%                                                                                                                                                                         |
| Clock Region Distance     | (0, 0)               | (1, 1)                                                                                                                                                                                                                 | (0, 1)                                                                                                                                                                           |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                    286 |                                                                                                                                                                              187 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                           | Safely Timed                                                                                                                                                                     |
| Logic Levels              |                    0 |                                                                                                                                                                                                                     41 |                                                                                                                                                                               33 |
| Routes                    |                    1 |                                                                                                                                                                                                                     41 |                                                                                                                                                                               34 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT4 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT5 LUT3 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 SRL16E |
| Start Point Clock         | clk_user             | clk_user                                                                                                                                                                                                               | clk_user                                                                                                                                                                         |
| End Point Clock           | clk_user             | clk_user                                                                                                                                                                                                               | clk_user                                                                                                                                                                         |
| DSP Block                 | None                 | None                                                                                                                                                                                                                   | None                                                                                                                                                                             |
| BRAM                      | None                 | None                                                                                                                                                                                                                   | None                                                                                                                                                                             |
| IO Crossings              |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                     42 |                                                                                                                                                                               15 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                 | FDRE/C                                                                                                                                                                           |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                 | SRL16E/D                                                                                                                                                                         |
| Start Point Pin           | sr_p.sr_15[485]/C    | muon_cand_30.pt[1]/C                                                                                                                                                                                                   | sector_ret_18229/C                                                                                                                                                               |
| End Point Pin             | muon_cand_30.pt[1]/D | sector_ret_18229/D                                                                                                                                                                                                     | sr_5_14.roi_5_sr_5_14.sector_1/D                                                                                                                                                 |
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                         Path #4                                                                                                        |                                                                                               WorstPath from Dst                                                                                               |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                                                                                                                  6.250 |                                                                                                                                                                                                          6.250 |
| Path Delay                |               0.394 |                                                                                                                                                                                                                 19.211 |                                                                                                                                                                                                         16.919 |
| Logic Delay               | 0.096(25%)          | 4.828(26%)                                                                                                                                                                                                             | 4.366(26%)                                                                                                                                                                                                     |
| Net Delay                 | 0.298(75%)          | 14.383(74%)                                                                                                                                                                                                            | 12.553(74%)                                                                                                                                                                                                    |
| Clock Skew                |              -0.091 |                                                                                                                                                                                                                 -0.005 |                                                                                                                                                                                                         -0.453 |
| Slack                     |               5.756 |                                                                                                                                                                                                                -12.974 |                                                                                                                                                                                                        -11.205 |
| Timing Exception          |                     |                                                                                                                                                                                                                        |                                                                                                                                                                                                                |
| Bounding Box Size         | 0% x 0%             | 18% x 5%                                                                                                                                                                                                               | 10% x 7%                                                                                                                                                                                                       |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                 | (1, 1)                                                                                                                                                                                                         |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                    269 |                                                                                                                                                                                                            182 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                              0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                              0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                              0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                              0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                           | Safely Timed                                                                                                                                                                                                   |
| Logic Levels              |                   0 |                                                                                                                                                                                                                     41 |                                                                                                                                                                                                             39 |
| Routes                    |                   1 |                                                                                                                                                                                                                     41 |                                                                                                                                                                                                             40 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT4 LUT4 LUT4 LUT4 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 FDRE | FDRE LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 SRL16E |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                                                               | clk_user                                                                                                                                                                                                       |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                                                               | clk_user                                                                                                                                                                                                       |
| DSP Block                 | None                | None                                                                                                                                                                                                                   | None                                                                                                                                                                                                           |
| BRAM                      | None                | None                                                                                                                                                                                                                   | None                                                                                                                                                                                                           |
| IO Crossings              |                   0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                              0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                              0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                              0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                     44 |                                                                                                                                                                                                             16 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                              0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                              0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                 | FDRE/C                                                                                                                                                                                                         |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                 | SRL16E/D                                                                                                                                                                                                       |
| Start Point Pin           | sr_p.sr_15[117]/C   | muon_cand_7.pt[1]/C                                                                                                                                                                                                    | roi_ret_8649/C                                                                                                                                                                                                 |
| End Point Pin             | muon_cand_7.pt[1]/D | roi_ret_8649/D                                                                                                                                                                                                         | sr_5_14.roi_1_sr_5_14.sector_1/D                                                                                                                                                                               |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                         Path #5                                                                                                        |                                                                              WorstPath from Dst                                                                             |
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                                                  6.250 |                                                                                                                                                                       6.250 |
| Path Delay                |                0.576 |                                                                                                                                                                                                                 19.112 |                                                                                                                                                                      16.521 |
| Logic Delay               | 0.096(17%)           | 4.791(26%)                                                                                                                                                                                                             | 3.596(22%)                                                                                                                                                                  |
| Net Delay                 | 0.480(83%)           | 14.321(74%)                                                                                                                                                                                                            | 12.925(78%)                                                                                                                                                                 |
| Clock Skew                |               -0.102 |                                                                                                                                                                                                                 -0.098 |                                                                                                                                                                      -0.348 |
| Slack                     |                5.563 |                                                                                                                                                                                                                -12.968 |                                                                                                                                                                     -10.702 |
| Timing Exception          |                      |                                                                                                                                                                                                                        |                                                                                                                                                                             |
| Bounding Box Size         | 0% x 1%              | 13% x 6%                                                                                                                                                                                                               | 12% x 5%                                                                                                                                                                    |
| Clock Region Distance     | (0, 0)               | (0, 1)                                                                                                                                                                                                                 | (1, 1)                                                                                                                                                                      |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                    278 |                                                                                                                                                                         184 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                           0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                           0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                           0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                           0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                           | Safely Timed                                                                                                                                                                |
| Logic Levels              |                    0 |                                                                                                                                                                                                                     41 |                                                                                                                                                                          32 |
| Routes                    |                    1 |                                                                                                                                                                                                                     41 |                                                                                                                                                                          33 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT4 LUT6 LUT5 LUT2 LUT6 LUT6 LUT5 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT5 LUT3 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 SRL16E |
| Start Point Clock         | clk_user             | clk_user                                                                                                                                                                                                               | clk_user                                                                                                                                                                    |
| End Point Clock           | clk_user             | clk_user                                                                                                                                                                                                               | clk_user                                                                                                                                                                    |
| DSP Block                 | None                 | None                                                                                                                                                                                                                   | None                                                                                                                                                                        |
| BRAM                      | None                 | None                                                                                                                                                                                                                   | None                                                                                                                                                                        |
| IO Crossings              |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                           0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                           0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                           0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                     42 |                                                                                                                                                                          15 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                           0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                           0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                 | FDRE/C                                                                                                                                                                      |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                 | SRL16E/D                                                                                                                                                                    |
| Start Point Pin           | sr_p.sr_15[485]/C    | muon_cand_30.pt[1]/C                                                                                                                                                                                                   | roi_ret_9124/C                                                                                                                                                              |
| End Point Pin             | muon_cand_30.pt[1]/D | roi_ret_9124/D                                                                                                                                                                                                         | sr_5_14.roi_5_sr_5_14.sector_1/D                                                                                                                                            |
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                         Path #6                                                                                                        |                                                                                        WorstPath from Dst                                                                                       |
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                                                  6.250 |                                                                                                                                                                                           6.250 |
| Path Delay                |                0.576 |                                                                                                                                                                                                                 19.022 |                                                                                                                                                                                          16.398 |
| Logic Delay               | 0.096(17%)           | 4.488(24%)                                                                                                                                                                                                             | 4.046(25%)                                                                                                                                                                                      |
| Net Delay                 | 0.480(83%)           | 14.534(76%)                                                                                                                                                                                                            | 12.352(75%)                                                                                                                                                                                     |
| Clock Skew                |               -0.102 |                                                                                                                                                                                                                 -0.185 |                                                                                                                                                                                          -0.251 |
| Slack                     |                5.563 |                                                                                                                                                                                                                -12.965 |                                                                                                                                                                                         -10.482 |
| Timing Exception          |                      |                                                                                                                                                                                                                        |                                                                                                                                                                                                 |
| Bounding Box Size         | 0% x 1%              | 13% x 6%                                                                                                                                                                                                               | 9% x 6%                                                                                                                                                                                         |
| Clock Region Distance     | (0, 0)               | (1, 1)                                                                                                                                                                                                                 | (0, 1)                                                                                                                                                                                          |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                    277 |                                                                                                                                                                                             182 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                               0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                               0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                               0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                               0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                           | Safely Timed                                                                                                                                                                                    |
| Logic Levels              |                    0 |                                                                                                                                                                                                                     41 |                                                                                                                                                                                              36 |
| Routes                    |                    1 |                                                                                                                                                                                                                     41 |                                                                                                                                                                                              37 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT4 LUT6 LUT4 LUT4 LUT6 LUT6 LUT5 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 SRL16E |
| Start Point Clock         | clk_user             | clk_user                                                                                                                                                                                                               | clk_user                                                                                                                                                                                        |
| End Point Clock           | clk_user             | clk_user                                                                                                                                                                                                               | clk_user                                                                                                                                                                                        |
| DSP Block                 | None                 | None                                                                                                                                                                                                                   | None                                                                                                                                                                                            |
| BRAM                      | None                 | None                                                                                                                                                                                                                   | None                                                                                                                                                                                            |
| IO Crossings              |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                               0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                               0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                               0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                     42 |                                                                                                                                                                                              15 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                               0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                               0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                 | FDRE/C                                                                                                                                                                                          |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                 | SRL16E/D                                                                                                                                                                                        |
| Start Point Pin           | sr_p.sr_15[485]/C    | muon_cand_30.pt[1]/C                                                                                                                                                                                                   | sector_ret_17792/C                                                                                                                                                                              |
| End Point Pin             | muon_cand_30.pt[1]/D | sector_ret_17792/D                                                                                                                                                                                                     | sr_5_14.roi_1_sr_5_14.sector_1/D                                                                                                                                                                |
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                    Path #7                                                                                                   |                                                                                          WorstPath from Dst                                                                                          |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                                                                                                        6.250 |                                                                                                                                                                                                6.250 |
| Path Delay                |               0.394 |                                                                                                                                                                                                       18.983 |                                                                                                                                                                                               16.733 |
| Logic Delay               | 0.096(25%)          | 4.729(25%)                                                                                                                                                                                                   | 4.180(25%)                                                                                                                                                                                           |
| Net Delay                 | 0.298(75%)          | 14.254(75%)                                                                                                                                                                                                  | 12.553(75%)                                                                                                                                                                                          |
| Clock Skew                |              -0.091 |                                                                                                                                                                                                       -0.221 |                                                                                                                                                                                               -0.200 |
| Slack                     |               5.756 |                                                                                                                                                                                                      -12.962 |                                                                                                                                                                                              -10.766 |
| Timing Exception          |                     |                                                                                                                                                                                                              |                                                                                                                                                                                                      |
| Bounding Box Size         | 0% x 0%             | 18% x 6%                                                                                                                                                                                                     | 11% x 6%                                                                                                                                                                                             |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                       | (1, 1)                                                                                                                                                                                               |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                          278 |                                                                                                                                                                                                  178 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                    0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                    0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                    0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                    0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                 | Safely Timed                                                                                                                                                                                         |
| Logic Levels              |                   0 |                                                                                                                                                                                                           39 |                                                                                                                                                                                                   37 |
| Routes                    |                   1 |                                                                                                                                                                                                           39 |                                                                                                                                                                                                   38 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT4 LUT4 LUT4 LUT4 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 SRL16E |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                                                     | clk_user                                                                                                                                                                                             |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                                                     | clk_user                                                                                                                                                                                             |
| DSP Block                 | None                | None                                                                                                                                                                                                         | None                                                                                                                                                                                                 |
| BRAM                      | None                | None                                                                                                                                                                                                         | None                                                                                                                                                                                                 |
| IO Crossings              |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                    0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                    0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                    0 |
| High Fanout               |                   1 |                                                                                                                                                                                                           44 |                                                                                                                                                                                                   16 |
| Dont Touch                |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                    0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                    0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                       | FDRE/C                                                                                                                                                                                               |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                       | SRL16E/D                                                                                                                                                                                             |
| Start Point Pin           | sr_p.sr_15[117]/C   | muon_cand_7.pt[1]/C                                                                                                                                                                                          | roi_ret_217/C                                                                                                                                                                                        |
| End Point Pin             | muon_cand_7.pt[1]/D | roi_ret_217/D                                                                                                                                                                                                | sr_5_14.roi_1_sr_5_14.sector_1/D                                                                                                                                                                     |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                               Path #8                                                                                              |                                                                                   WorstPath from Dst                                                                                  |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                                                                                              6.250 |                                                                                                                                                                                 6.250 |
| Path Delay                |               1.397 |                                                                                                                                                                                             19.102 |                                                                                                                                                                                17.110 |
| Logic Delay               | 0.097(7%)           | 4.321(23%)                                                                                                                                                                                         | 3.991(24%)                                                                                                                                                                            |
| Net Delay                 | 1.300(93%)          | 14.781(77%)                                                                                                                                                                                        | 13.119(76%)                                                                                                                                                                           |
| Clock Skew                |              -0.137 |                                                                                                                                                                                             -0.098 |                                                                                                                                                                                -0.365 |
| Slack                     |               4.707 |                                                                                                                                                                                            -12.958 |                                                                                                                                                                               -11.308 |
| Timing Exception          |                     |                                                                                                                                                                                                    |                                                                                                                                                                                       |
| Bounding Box Size         | 6% x 0%             | 17% x 6%                                                                                                                                                                                           | 12% x 6%                                                                                                                                                                              |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                             | (1, 1)                                                                                                                                                                                |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                265 |                                                                                                                                                                                   193 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                     0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                     0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                     0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                     0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                       | Safely Timed                                                                                                                                                                          |
| Logic Levels              |                   0 |                                                                                                                                                                                                 37 |                                                                                                                                                                                    34 |
| Routes                    |                   1 |                                                                                                                                                                                                 38 |                                                                                                                                                                                    35 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT4 LUT5 LUT6 SRL16E |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                                           | clk_user                                                                                                                                                                              |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                                           | clk_user                                                                                                                                                                              |
| DSP Block                 | None                | None                                                                                                                                                                                               | None                                                                                                                                                                                  |
| BRAM                      | None                | None                                                                                                                                                                                               | None                                                                                                                                                                                  |
| IO Crossings              |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                     0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                     0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                     0 |
| High Fanout               |                   1 |                                                                                                                                                                                                 46 |                                                                                                                                                                                    16 |
| Dont Touch                |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                     0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                     0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                             | FDRE/C                                                                                                                                                                                |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                             | SRL16E/D                                                                                                                                                                              |
| Start Point Pin           | sr_p.sr_15[148]/C   | muon_cand_9.pt[0]/C                                                                                                                                                                                | roi_ret_2498/C                                                                                                                                                                        |
| End Point Pin             | muon_cand_9.pt[0]/D | roi_ret_2498/D                                                                                                                                                                                     | sr_5_14.roi_1_sr_5_14.sector_1/D                                                                                                                                                      |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                    Path #9                                                                                                   |                                                                              WorstPath from Dst                                                                             |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                                                                                                        6.250 |                                                                                                                                                                       6.250 |
| Path Delay                |               0.394 |                                                                                                                                                                                                       19.025 |                                                                                                                                                                      16.749 |
| Logic Delay               | 0.096(25%)          | 4.807(26%)                                                                                                                                                                                                   | 3.521(22%)                                                                                                                                                                  |
| Net Delay                 | 0.298(75%)          | 14.218(74%)                                                                                                                                                                                                  | 13.228(78%)                                                                                                                                                                 |
| Clock Skew                |              -0.091 |                                                                                                                                                                                                       -0.175 |                                                                                                                                                                      -0.258 |
| Slack                     |               5.756 |                                                                                                                                                                                                      -12.958 |                                                                                                                                                                     -10.840 |
| Timing Exception          |                     |                                                                                                                                                                                                              |                                                                                                                                                                             |
| Bounding Box Size         | 0% x 0%             | 18% x 6%                                                                                                                                                                                                     | 13% x 5%                                                                                                                                                                    |
| Clock Region Distance     | (0, 0)              | (1, 1)                                                                                                                                                                                                       | (0, 1)                                                                                                                                                                      |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                          277 |                                                                                                                                                                         183 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                           0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                           0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                           0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                           0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                 | Safely Timed                                                                                                                                                                |
| Logic Levels              |                   0 |                                                                                                                                                                                                           39 |                                                                                                                                                                          32 |
| Routes                    |                   1 |                                                                                                                                                                                                           39 |                                                                                                                                                                          33 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT4 LUT4 LUT4 LUT4 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 FDRE | FDRE LUT4 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT5 LUT3 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 SRL16E |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                                                     | clk_user                                                                                                                                                                    |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                                                     | clk_user                                                                                                                                                                    |
| DSP Block                 | None                | None                                                                                                                                                                                                         | None                                                                                                                                                                        |
| BRAM                      | None                | None                                                                                                                                                                                                         | None                                                                                                                                                                        |
| IO Crossings              |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                           0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                           0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                           0 |
| High Fanout               |                   1 |                                                                                                                                                                                                           44 |                                                                                                                                                                          15 |
| Dont Touch                |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                           0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                           0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                       | FDRE/C                                                                                                                                                                      |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                       | SRL16E/D                                                                                                                                                                    |
| Start Point Pin           | sr_p.sr_15[117]/C   | muon_cand_7.pt[1]/C                                                                                                                                                                                          | sector_ret_18603/C                                                                                                                                                          |
| End Point Pin             | muon_cand_7.pt[1]/D | sector_ret_18603/D                                                                                                                                                                                           | sr_5_14.roi_5_sr_5_14.sector_1/D                                                                                                                                            |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                        Path #10                                                                                                        |                                                                    WorstPath from Dst                                                                   |
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                                                  6.250 |                                                                                                                                                   6.250 |
| Path Delay                |                0.576 |                                                                                                                                                                                                                 19.022 |                                                                                                                                                  12.750 |
| Logic Delay               | 0.096(17%)           | 4.670(25%)                                                                                                                                                                                                             | 3.257(26%)                                                                                                                                              |
| Net Delay                 | 0.480(83%)           | 14.352(75%)                                                                                                                                                                                                            | 9.493(74%)                                                                                                                                              |
| Clock Skew                |               -0.102 |                                                                                                                                                                                                                 -0.177 |                                                                                                                                                  -0.264 |
| Slack                     |                5.563 |                                                                                                                                                                                                                -12.957 |                                                                                                                                                  -6.847 |
| Timing Exception          |                      |                                                                                                                                                                                                                        |                                                                                                                                                         |
| Bounding Box Size         | 0% x 1%              | 13% x 5%                                                                                                                                                                                                               | 7% x 7%                                                                                                                                                 |
| Clock Region Distance     | (0, 0)               | (1, 1)                                                                                                                                                                                                                 | (0, 1)                                                                                                                                                  |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                    286 |                                                                                                                                                     131 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                       0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                       0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                       0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                       0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                           | Safely Timed                                                                                                                                            |
| Logic Levels              |                    0 |                                                                                                                                                                                                                     41 |                                                                                                                                                      28 |
| Routes                    |                    1 |                                                                                                                                                                                                                     41 |                                                                                                                                                      29 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT4 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 SRL16E |
| Start Point Clock         | clk_user             | clk_user                                                                                                                                                                                                               | clk_user                                                                                                                                                |
| End Point Clock           | clk_user             | clk_user                                                                                                                                                                                                               | clk_user                                                                                                                                                |
| DSP Block                 | None                 | None                                                                                                                                                                                                                   | None                                                                                                                                                    |
| BRAM                      | None                 | None                                                                                                                                                                                                                   | None                                                                                                                                                    |
| IO Crossings              |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                       0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                       0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                       0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                     42 |                                                                                                                                                      14 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                       0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                       0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                 | FDRE/C                                                                                                                                                  |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                 | SRL16E/D                                                                                                                                                |
| Start Point Pin           | sr_p.sr_15[485]/C    | muon_cand_30.pt[1]/C                                                                                                                                                                                                   | roi_ret_6614/C                                                                                                                                          |
| End Point Pin             | muon_cand_30.pt[1]/D | roi_ret_6614/D                                                                                                                                                                                                         | sr_5_14.roi_1_sr_5_14.sector_1/D                                                                                                                        |
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+----+----+----+-----+-----+-----+-----+----+-----+----+
| End Point Clock | Requirement | 30 | 31 | 32 | 33 | 34 | 35 |  36 |  37 |  38 |  39 | 40 |  41 | 42 |
+-----------------+-------------+----+----+----+----+----+----+-----+-----+-----+-----+----+-----+----+
| clk_user        | 6.250ns     |  2 | 12 |  9 | 37 | 74 | 99 | 142 | 173 | 171 | 109 | 66 | 103 |  3 |
+-----------------+-------------+----+----+----+----+----+----+-----+-----+-----+-----+----+-----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


