//==============================================================================
//
// The code is generated by Intel Compiler for SystemC, version 1.5.11
// see more information at https://github.com/intel/systemc-compiler
//
//==============================================================================

//==============================================================================
//
// Module: simple_test ()
//
module simple_test // "test_top.dut"
(
    input logic clk,
    input logic nrst
);

// Variables generated for SystemC signals
logic run_put_req;
logic run_put_req_d;
logic run_core_req_d;
logic run_core_ready_d;
logic resp_get_req;
logic resp_get_req_d;
logic resp_reg_full;
logic resp_reg_full_d;
logic resp_core_req_d;
logic [15:0] resp_core_data_d;
logic run_clk;
logic run_nrst;
logic run_core_ready;
logic run_core_req;
logic [15:0] run_core_data;
logic resp_clk;
logic resp_nrst;
logic resp_core_ready;
logic resp_core_req;
logic [15:0] resp_core_data;

// Local parameters generated for C++ constants
localparam logic run_sync = 0;
localparam logic run_cthread = 1;
localparam logic run_always_ready = 0;
localparam logic resp_sync = 0;
localparam logic resp_cthread = 1;
localparam logic resp_always_ready = 0;
localparam logic [31:0] N = 6;

// Assignments generated for C++ channel arrays
assign run_clk = clk;
assign run_nrst = nrst;
assign resp_clk = clk;
assign resp_nrst = nrst;

//------------------------------------------------------------------------------
// Clocked THREAD: run_sync_thread (sct_initiator.h:207:5) 
// Empty process, no code generated 

//------------------------------------------------------------------------------
// Method process: run_req_control (sct_initiator.h:228:5) 

always_comb 
begin : run_req_control     // sct_initiator.h:228:5
    logic A;
    A = run_put_req != run_put_req_d;
    if (A)
    begin
        run_core_req = 1;
    end else begin
        if (run_core_ready_d)
        begin
            run_core_req = 0;
        end else begin
            run_core_req = run_core_req_d;
        end
    end
end

//------------------------------------------------------------------------------
// Clocked THREAD: run_core_thread (sct_initiator.h:244:5) 

// Thread-local variables
logic run_put_req_d_next;
logic run_core_req_d_next;
logic run_core_ready_d_next;

// Next-state combinational logic
always_comb begin : run_core_thread_comb     // sct_initiator.h:244:5
    run_core_thread_func;
end
function void run_core_thread_func;
    run_core_ready_d_next = run_core_ready_d;
    run_core_req_d_next = run_core_req_d;
    run_put_req_d_next = run_put_req_d;
    run_put_req_d_next = run_put_req;
    run_core_req_d_next = run_core_req;
    run_core_ready_d_next = run_core_ready;
endfunction

// Synchronous register update
always_ff @(posedge run_clk or negedge run_nrst) 
begin : run_core_thread_ff
    if ( ~run_nrst ) begin
        run_put_req_d <= 0;
        run_core_req_d <= 0;
        run_core_ready_d <= 0;
    end
    else begin
        run_put_req_d <= run_put_req_d_next;
        run_core_req_d <= run_core_req_d_next;
        run_core_ready_d <= run_core_ready_d_next;
    end
end

//------------------------------------------------------------------------------
// Method process: resp_ready_control (sct_target.h:244:5) 

always_comb 
begin : resp_ready_control     // sct_target.h:244:5
    logic A;
    A = resp_get_req != resp_get_req_d;
    resp_core_ready = A || !resp_reg_full;
end

//------------------------------------------------------------------------------
// Method process: resp_full_control (sct_target.h:249:5) 

always_comb 
begin : resp_full_control     // sct_target.h:249:5
    logic A;
    A = resp_get_req != resp_get_req_d;
    if (A)
    begin
        resp_reg_full = 0;
    end else begin
        if (resp_core_req_d)
        begin
            resp_reg_full = 1;
        end else begin
            resp_reg_full = resp_reg_full_d;
        end
    end
end

//------------------------------------------------------------------------------
// Clocked THREAD: resp_core_thread (sct_target.h:261:5) 

// Thread-local variables
logic resp_get_req_d_next;
logic resp_core_req_d_next;
logic resp_reg_full_d_next;
logic [15:0] resp_core_data_d_next;

// Next-state combinational logic
always_comb begin : resp_core_thread_comb     // sct_target.h:261:5
    resp_core_thread_func;
end
function void resp_core_thread_func;
    resp_core_data_d_next = resp_core_data_d;
    resp_core_req_d_next = resp_core_req_d;
    resp_get_req_d_next = resp_get_req_d;
    resp_reg_full_d_next = resp_reg_full_d;
    resp_get_req_d_next = resp_get_req;
    resp_core_req_d_next = resp_core_req;
    resp_reg_full_d_next = resp_reg_full;
    if (resp_core_req && !resp_reg_full)
    begin
        resp_core_data_d_next = resp_core_data;
    end
endfunction

// Synchronous register update
always_ff @(posedge resp_clk or negedge resp_nrst) 
begin : resp_core_thread_ff
    if ( ~resp_nrst ) begin
        resp_get_req_d <= 0;
        resp_core_req_d <= 0;
        resp_reg_full_d <= 0;
        resp_core_data_d <= 0;
    end
    else begin
        resp_get_req_d <= resp_get_req_d_next;
        resp_core_req_d <= resp_core_req_d_next;
        resp_reg_full_d <= resp_reg_full_d_next;
        resp_core_data_d <= resp_core_data_d_next;
    end
end

//------------------------------------------------------------------------------
// Method process: resp_put_to_fifo (sct_target.h:230:5) 
// Empty process, no code generated 

//------------------------------------------------------------------------------
// Clocked THREAD: init_thread (bput_test.h:109:5) 

// Thread-local variables
logic run_put_req_next;
logic [15:0] run_core_data_next;
logic resp_get_req_next;
logic [15:0] data;
logic [15:0] data_next;
logic signed [31:0] i;
logic signed [31:0] i_next;
logic signed [31:0] i0;
logic signed [31:0] i_next0;
logic [2:0] init_thread_PROC_STATE;
logic [2:0] init_thread_PROC_STATE_next;

// Next-state combinational logic
always_comb begin : init_thread_comb     // bput_test.h:109:5
    init_thread_func;
end
function void init_thread_func;
    logic [15:0] data_1;
    logic TMP_0;
    logic TMP_1;
    logic TMP_2;
    logic TMP_3;
    logic enable;
    logic A;
    logic TMP_4;
    logic TMP_5;
    data_next = data;
    i_next = i;
    i_next0 = i0;
    resp_get_req_next = resp_get_req;
    run_core_data_next = run_core_data;
    run_put_req_next = run_put_req;
    init_thread_PROC_STATE_next = init_thread_PROC_STATE;
    
    case (init_thread_PROC_STATE)
        0: begin
            i_next = 0;
            data_next = 32 + i_next;
            // Call put() begin
            if (run_always_ready || run_core_ready)
            begin
                run_put_req_next = !run_put_req;
                run_core_data_next = data_next;
                TMP_0 = 1;
            end else begin
                TMP_0 = 0;
            end
            // Call put() end
            if (!TMP_0)
            begin
                init_thread_PROC_STATE_next = 1; return;    // bput_test.h:118:36;
            end
            init_thread_PROC_STATE_next = 2; return;    // bput_test.h:119:13;
        end
        1: begin
            data_next = 32 + i_next;
            // Call put() begin
            if (run_always_ready || run_core_ready)
            begin
                run_put_req_next = !run_put_req;
                run_core_data_next = data_next;
                TMP_1 = 1;
            end else begin
                TMP_1 = 0;
            end
            // Call put() end
            if (!TMP_1)
            begin
                init_thread_PROC_STATE_next = 1; return;    // bput_test.h:118:36;
            end
            init_thread_PROC_STATE_next = 2; return;    // bput_test.h:119:13;
        end
        2: begin
            ++i_next;
            if (i_next < N)
            begin
                data_next = 32 + i_next;
                // Call put() begin
                if (run_always_ready || run_core_ready)
                begin
                    run_put_req_next = !run_put_req;
                    run_core_data_next = data_next;
                    TMP_2 = 1;
                end else begin
                    TMP_2 = 0;
                end
                // Call put() end
                if (!TMP_2)
                begin
                    init_thread_PROC_STATE_next = 1; return;    // bput_test.h:118:36;
                end
                init_thread_PROC_STATE_next = 2; return;    // bput_test.h:119:13;
            end
            i_next0 = 0;
            enable = 1;
            // Call get() begin
            if (resp_sync || resp_reg_full)
            begin
                data_1 = resp_core_data_d;
            end else begin
                data_1 = resp_core_data;
            end
            A = (resp_core_req || resp_reg_full);
            if (A)
            begin
                resp_get_req_next = !resp_get_req;
                TMP_3 = enable;
            end else begin
                TMP_3 = 0;
            end
            // Call get() end
            if (!TMP_3)
            begin
                init_thread_PROC_STATE_next = 3; return;    // bput_test.h:124:37;
            end
            init_thread_PROC_STATE_next = 4; return;    // bput_test.h:126:13;
        end
        3: begin
            enable = 1;
            // Call get() begin
            if (resp_sync || resp_reg_full)
            begin
                data_1 = resp_core_data_d;
            end else begin
                data_1 = resp_core_data;
            end
            A = (resp_core_req || resp_reg_full);
            if (A)
            begin
                resp_get_req_next = !resp_get_req;
                TMP_4 = enable;
            end else begin
                TMP_4 = 0;
            end
            // Call get() end
            if (!TMP_4)
            begin
                init_thread_PROC_STATE_next = 3; return;    // bput_test.h:124:37;
            end
            init_thread_PROC_STATE_next = 4; return;    // bput_test.h:126:13;
        end
        4: begin
            ++i_next0;
            if (i_next0 < N)
            begin
                enable = 1;
                // Call get() begin
                if (resp_sync || resp_reg_full)
                begin
                    data_1 = resp_core_data_d;
                end else begin
                    data_1 = resp_core_data;
                end
                A = (resp_core_req || resp_reg_full);
                if (A)
                begin
                    resp_get_req_next = !resp_get_req;
                    TMP_5 = enable;
                end else begin
                    TMP_5 = 0;
                end
                // Call get() end
                if (!TMP_5)
                begin
                    init_thread_PROC_STATE_next = 3; return;    // bput_test.h:124:37;
                end
                init_thread_PROC_STATE_next = 4; return;    // bput_test.h:126:13;
            end
            init_thread_PROC_STATE_next = 5; return;    // bput_test.h:129:9;
        end
        5: begin
            init_thread_PROC_STATE_next = 6; return;    // bput_test.h:132:13;
        end
        6: begin
            init_thread_PROC_STATE_next = 6; return;    // bput_test.h:132:13;
        end
    endcase
endfunction

// Synchronous register update
always_ff @(posedge run_clk or negedge nrst) 
begin : init_thread_ff
    if ( ~nrst ) begin
        logic [15:0] data_1;
        data_1 = 0;
        // Call reset_put() begin
        run_put_req <= 0;
        run_core_data <= 0;
        // Call reset_put() end
        // Call reset_get() begin
        resp_get_req <= 0;
        // Call reset_get() end
        init_thread_PROC_STATE <= 0;    // bput_test.h:114:9;
    end
    else begin
        run_put_req <= run_put_req_next;
        run_core_data <= run_core_data_next;
        resp_get_req <= resp_get_req_next;
        data <= data_next;
        i <= i_next;
        i0 <= i_next0;
        init_thread_PROC_STATE <= init_thread_PROC_STATE_next;
    end
end


//------------------------------------------------------------------------------
// Child module instances

A a
(
  .run_core_ready_s(run_core_ready),
  .run_core_req_s(run_core_req),
  .run_core_data_s(run_core_data),
  .resp_core_ready_s(resp_core_ready),
  .resp_core_req_s(resp_core_req),
  .resp_core_data_s(resp_core_data),
  .clk(clk),
  .nrst(nrst)
);

endmodule



//==============================================================================
//
// Module: A (bput_test.h:89:5)
//
module A // "test_top.dut.a"
(
    output logic run_core_ready_s,
    input logic run_core_req_s,
    input logic [15:0] run_core_data_s,
    input logic resp_core_ready_s,
    output logic resp_core_req_s,
    output logic [15:0] resp_core_data_s,
    input logic clk,
    input logic nrst
);

// Variables generated for SystemC signals
logic run_get_req;
logic run_get_req_d;
logic run_reg_full;
logic run_reg_full_d;
logic run_core_req_d;
logic [15:0] run_core_data_d;
logic resp_put_req;
logic resp_put_req_d;
logic resp_core_req_d;
logic resp_core_ready_d;
logic resp_sync_req;
logic resp_sync_req_d;
logic [15:0] resp_sync_data;
logic [15:0] fifo_buffer[2];
logic fifo_put_req;
logic fifo_put_req_d;
logic fifo_get_req;
logic fifo_get_req_d;
logic [15:0] fifo_data_in;
logic [15:0] fifo_data_out;
logic fifo_ready_push;
logic fifo_out_valid;
logic fifo_pop_indx;
logic fifo_push_indx;
logic [1:0] fifo_element_num;
logic [1:0] fifo_element_num_d;
logic fifo_not_empty_d;
logic run_clk;
logic run_nrst;
logic run_core_ready;
logic run_core_req;
logic [15:0] run_core_data;
logic resp_clk;
logic resp_nrst;
logic resp_core_ready;
logic resp_core_req;
logic [15:0] resp_core_data;
logic fifo_clk;
logic fifo_nrst;

// Local parameters generated for C++ constants
localparam logic run_sync = 0;
localparam logic run_cthread = 1;
localparam logic run_always_ready = 0;
localparam logic resp_sync = 1;
localparam logic resp_cthread = 1;
localparam logic resp_always_ready = 0;
localparam logic fifo_SYNC_VALID = 0;
localparam logic fifo_SYNC_READY = 0;
localparam logic fifo_INIT_BUFFER = 0;
localparam logic fifo_cthread_put = 1;
localparam logic fifo_cthread_get = 1;

// Assignments generated for C++ channel arrays
assign run_core_ready_s = run_core_ready;
assign run_core_req = run_core_req_s;
assign run_core_data = run_core_data_s;
assign resp_core_ready = resp_core_ready_s;
assign resp_core_req_s = resp_core_req;
assign resp_core_data_s = resp_core_data;
assign run_clk = clk;
assign run_nrst = nrst;
assign resp_clk = clk;
assign resp_nrst = nrst;
assign fifo_clk = clk;
assign fifo_nrst = nrst;

//------------------------------------------------------------------------------
// Method process: run_ready_control (sct_target.h:244:5) 

always_comb 
begin : run_ready_control     // sct_target.h:244:5
    logic A;
    A = run_get_req != run_get_req_d;
    run_core_ready = A || !run_reg_full;
end

//------------------------------------------------------------------------------
// Method process: run_full_control (sct_target.h:249:5) 

always_comb 
begin : run_full_control     // sct_target.h:249:5
    logic A;
    A = run_get_req != run_get_req_d;
    if (A)
    begin
        run_reg_full = 0;
    end else begin
        if (run_core_req_d)
        begin
            run_reg_full = 1;
        end else begin
            run_reg_full = run_reg_full_d;
        end
    end
end

//------------------------------------------------------------------------------
// Clocked THREAD: run_core_thread (sct_target.h:261:5) 

// Thread-local variables
logic run_get_req_d_next;
logic run_core_req_d_next;
logic run_reg_full_d_next;
logic [15:0] run_core_data_d_next;

// Next-state combinational logic
always_comb begin : run_core_thread_comb     // sct_target.h:261:5
    run_core_thread_func;
end
function void run_core_thread_func;
    run_core_data_d_next = run_core_data_d;
    run_core_req_d_next = run_core_req_d;
    run_get_req_d_next = run_get_req_d;
    run_reg_full_d_next = run_reg_full_d;
    run_get_req_d_next = run_get_req;
    run_core_req_d_next = run_core_req;
    run_reg_full_d_next = run_reg_full;
    if (run_core_req && !run_reg_full)
    begin
        run_core_data_d_next = run_core_data;
    end
endfunction

// Synchronous register update
always_ff @(posedge run_clk or negedge run_nrst) 
begin : run_core_thread_ff
    if ( ~run_nrst ) begin
        run_get_req_d <= 0;
        run_core_req_d <= 0;
        run_reg_full_d <= 0;
        run_core_data_d <= 0;
    end
    else begin
        run_get_req_d <= run_get_req_d_next;
        run_core_req_d <= run_core_req_d_next;
        run_reg_full_d <= run_reg_full_d_next;
        run_core_data_d <= run_core_data_d_next;
    end
end

//------------------------------------------------------------------------------
// Method process: run_put_to_fifo (sct_target.h:230:5) 
// Empty process, no code generated 

//------------------------------------------------------------------------------
// Clocked THREAD: resp_sync_thread (sct_initiator.h:207:5) 

// Thread-local variables
logic resp_sync_req_d_next;
logic resp_put_req_next;
logic [15:0] resp_core_data_next;

// Next-state combinational logic
always_comb begin : resp_sync_thread_comb     // sct_initiator.h:207:5
    resp_sync_thread_func;
end
function void resp_sync_thread_func;
    logic A;
    resp_core_data_next = resp_core_data;
    resp_put_req_next = resp_put_req;
    resp_sync_req_d_next = resp_sync_req_d;
    A = resp_sync_req != resp_sync_req_d;
    if (A && resp_core_ready)
    begin
        resp_put_req_next = !resp_put_req;
        resp_core_data_next = resp_sync_data;
        resp_sync_req_d_next = resp_sync_req;
    end
endfunction

// Synchronous register update
always_ff @(posedge resp_clk or negedge resp_nrst) 
begin : resp_sync_thread_ff
    if ( ~resp_nrst ) begin
        resp_sync_req_d <= 0;
        resp_put_req <= 0;
        resp_core_data <= 0;
    end
    else begin
        resp_sync_req_d <= resp_sync_req_d_next;
        resp_put_req <= resp_put_req_next;
        resp_core_data <= resp_core_data_next;
    end
end

//------------------------------------------------------------------------------
// Method process: resp_req_control (sct_initiator.h:228:5) 

always_comb 
begin : resp_req_control     // sct_initiator.h:228:5
    logic A;
    A = resp_put_req != resp_put_req_d;
    if (A)
    begin
        resp_core_req = 1;
    end else begin
        if (resp_core_ready_d)
        begin
            resp_core_req = 0;
        end else begin
            resp_core_req = resp_core_req_d;
        end
    end
end

//------------------------------------------------------------------------------
// Clocked THREAD: resp_core_thread (sct_initiator.h:244:5) 

// Thread-local variables
logic resp_put_req_d_next;
logic resp_core_req_d_next;
logic resp_core_ready_d_next;

// Next-state combinational logic
always_comb begin : resp_core_thread_comb     // sct_initiator.h:244:5
    resp_core_thread_func;
end
function void resp_core_thread_func;
    resp_core_ready_d_next = resp_core_ready_d;
    resp_core_req_d_next = resp_core_req_d;
    resp_put_req_d_next = resp_put_req_d;
    resp_put_req_d_next = resp_put_req;
    resp_core_req_d_next = resp_core_req;
    resp_core_ready_d_next = resp_core_ready;
endfunction

// Synchronous register update
always_ff @(posedge resp_clk or negedge resp_nrst) 
begin : resp_core_thread_ff
    if ( ~resp_nrst ) begin
        resp_put_req_d <= 0;
        resp_core_req_d <= 0;
        resp_core_ready_d <= 0;
    end
    else begin
        resp_put_req_d <= resp_put_req_d_next;
        resp_core_req_d <= resp_core_req_d_next;
        resp_core_ready_d <= resp_core_ready_d_next;
    end
end

//------------------------------------------------------------------------------
// Method process: fifo_asyncProc (sct_fifo.h:267:5) 

always_comb 
begin : fifo_asyncProc     // sct_fifo.h:267:5
    logic outValid;
    logic readyPush;
    logic popIndx;
    logic notEmpty;
    logic notOne;
    logic notFullOne;
    logic notFull;
    logic push;
    logic pop;
    popIndx = 0;
    notEmpty = fifo_element_num_d != 0;
    notOne = fifo_element_num_d != 1;
    notFullOne = fifo_element_num_d != 2 - 1;
    notFull = fifo_element_num_d != 2;
    push = fifo_put_req != fifo_put_req_d;
    pop = fifo_get_req != fifo_get_req_d;
    if (fifo_cthread_get && pop)
    begin
        outValid = notEmpty && notOne;
        popIndx = (fifo_pop_indx == 2 - 1) ? 0 : fifo_pop_indx + 1;
    end else begin
        outValid = notEmpty;
        popIndx = fifo_pop_indx;
    end
    fifo_not_empty_d = notEmpty;
    if (fifo_cthread_put && push)
    begin
        readyPush = notFull && notFullOne;
    end else begin
        readyPush = notFull;
    end
    fifo_out_valid = push || outValid;
    if (outValid)
    begin
        fifo_data_out = fifo_buffer[popIndx];
    end else begin
        fifo_data_out = fifo_data_in;
    end
    fifo_ready_push = pop || readyPush;
    fifo_element_num = fifo_element_num_d;
    if (pop && !push)
    begin
        fifo_element_num = fifo_element_num_d - 1;
    end else begin
        if (!pop && push)
        begin
            fifo_element_num = fifo_element_num_d + 1;
        end
    end
end

//------------------------------------------------------------------------------
// Clocked THREAD: fifo_syncProc (sct_fifo.h:320:5) 

// Thread-local variables
logic fifo_pop_indx_next;
logic fifo_push_indx_next;
logic fifo_put_req_d_next;
logic fifo_get_req_d_next;
logic [1:0] fifo_element_num_d_next;
logic [15:0] fifo_buffer_next[2];

// Next-state combinational logic
always_comb begin : fifo_syncProc_comb     // sct_fifo.h:320:5
    fifo_syncProc_func;
end
function void fifo_syncProc_func;
    logic push;
    logic pop;
    logic A;
    fifo_buffer_next = fifo_buffer;
    fifo_element_num_d_next = fifo_element_num_d;
    fifo_get_req_d_next = fifo_get_req_d;
    fifo_pop_indx_next = fifo_pop_indx;
    fifo_push_indx_next = fifo_push_indx;
    fifo_put_req_d_next = fifo_put_req_d;
    push = fifo_put_req != fifo_put_req_d;
    pop = fifo_get_req != fifo_get_req_d;
    if (pop && fifo_not_empty_d)
    begin
        fifo_pop_indx_next = (fifo_pop_indx == 2 - 1) ? 0 : fifo_pop_indx + 1;
    end
    A = !fifo_SYNC_VALID && !fifo_not_empty_d && pop;
    if (push && !A)
    begin
        fifo_buffer_next[fifo_push_indx] = fifo_data_in;
        fifo_push_indx_next = (fifo_push_indx == 2 - 1) ? 0 : fifo_push_indx + 1;
    end
    fifo_put_req_d_next = fifo_put_req;
    fifo_get_req_d_next = fifo_get_req;
    fifo_element_num_d_next = fifo_element_num;
endfunction

// Synchronous register update
always_ff @(posedge fifo_clk or negedge fifo_nrst) 
begin : fifo_syncProc_ff
    if ( ~fifo_nrst ) begin
        fifo_pop_indx <= 0;
        fifo_push_indx <= 0;
        fifo_put_req_d <= 0;
        fifo_get_req_d <= 0;
        fifo_element_num_d <= 0;
        fifo_buffer[0] <= 0;
    end
    else begin
        fifo_pop_indx <= fifo_pop_indx_next;
        fifo_push_indx <= fifo_push_indx_next;
        fifo_put_req_d <= fifo_put_req_d_next;
        fifo_get_req_d <= fifo_get_req_d_next;
        fifo_element_num_d <= fifo_element_num_d_next;
        fifo_buffer <= fifo_buffer_next;
    end
end

//------------------------------------------------------------------------------
// Clocked THREAD: runProc (bput_test.h:46:5) 

// Thread-local variables
logic run_get_req_next;
logic fifo_put_req_next;
logic [15:0] fifo_data_in_next;
logic [1:0] runProc_PROC_STATE;
logic [1:0] runProc_PROC_STATE_next;

// Next-state combinational logic
always_comb begin : runProc_comb     // bput_test.h:46:5
    runProc_func;
end
function void runProc_func;
    logic [15:0] TMP_0;
    logic [15:0] data;
    logic [15:0] TMP_3;
    fifo_data_in_next = fifo_data_in;
    fifo_put_req_next = fifo_put_req;
    run_get_req_next = run_get_req;
    runProc_PROC_STATE_next = runProc_PROC_STATE;
    
    case (runProc_PROC_STATE)
        0: begin
            // Call b_get() begin
            if (!run_core_req && !run_reg_full)
            begin
                runProc_PROC_STATE_next = 1; return;    // sct_target.h:177:52;
            end
            run_get_req_next = !run_get_req;
            if (run_sync || run_reg_full)
            begin
                TMP_0 = run_core_data_d;
            end else begin
                TMP_0 = run_core_data;
            end
            // Call b_get() end
            data = TMP_0;
            // Call b_put() begin
            fifo_data_in_next = data;
            if (!fifo_ready_push)
            begin
                runProc_PROC_STATE_next = 2; return;    // sct_fifo.h:191:33;
            end
            fifo_put_req_next = !fifo_put_req;
            // Call b_put() end
            runProc_PROC_STATE_next = 3; return;    // bput_test.h:58:13;
        end
        1: begin
            // Call b_get() begin
            if (!run_core_req && !run_reg_full)
            begin
                runProc_PROC_STATE_next = 1; return;    // sct_target.h:177:52;
            end
            run_get_req_next = !run_get_req;
            if (run_sync || run_reg_full)
            begin
                TMP_0 = run_core_data_d;
            end else begin
                TMP_0 = run_core_data;
            end
            // Call b_get() end
            data = TMP_0;
            // Call b_put() begin
            fifo_data_in_next = data;
            if (!fifo_ready_push)
            begin
                runProc_PROC_STATE_next = 2; return;    // sct_fifo.h:191:33;
            end
            fifo_put_req_next = !fifo_put_req;
            // Call b_put() end
            runProc_PROC_STATE_next = 3; return;    // bput_test.h:58:13;
        end
        2: begin
            // Call b_put() begin
            if (!fifo_ready_push)
            begin
                runProc_PROC_STATE_next = 2; return;    // sct_fifo.h:191:33;
            end
            fifo_put_req_next = !fifo_put_req;
            // Call b_put() end
            runProc_PROC_STATE_next = 3; return;    // bput_test.h:58:13;
        end
        3: begin
            // Call b_get() begin
            if (!run_core_req && !run_reg_full)
            begin
                runProc_PROC_STATE_next = 1; return;    // sct_target.h:177:52;
            end
            run_get_req_next = !run_get_req;
            if (run_sync || run_reg_full)
            begin
                TMP_3 = run_core_data_d;
            end else begin
                TMP_3 = run_core_data;
            end
            // Call b_get() end
            data = TMP_3;
            // Call b_put() begin
            fifo_data_in_next = data;
            if (!fifo_ready_push)
            begin
                runProc_PROC_STATE_next = 2; return;    // sct_fifo.h:191:33;
            end
            fifo_put_req_next = !fifo_put_req;
            // Call b_put() end
            runProc_PROC_STATE_next = 3; return;    // bput_test.h:58:13;
        end
    endcase
endfunction

// Synchronous register update
always_ff @(posedge run_clk or negedge nrst) 
begin : runProc_ff
    if ( ~nrst ) begin
        // Call reset_get() begin
        run_get_req <= 0;
        // Call reset_get() end
        // Call reset_put() begin
        fifo_put_req <= 0;
        fifo_data_in <= 0;
        // Call reset_put() end
        runProc_PROC_STATE <= 0;    // bput_test.h:49:9;
    end
    else begin
        run_get_req <= run_get_req_next;
        fifo_put_req <= fifo_put_req_next;
        fifo_data_in <= fifo_data_in_next;
        runProc_PROC_STATE <= runProc_PROC_STATE_next;
    end
end

//------------------------------------------------------------------------------
// Clocked THREAD: respProc (bput_test.h:62:5) 

// Thread-local variables
logic fifo_get_req_next;
logic resp_sync_req_next;
logic [15:0] resp_sync_data_next;
logic [15:0] data0;
logic [15:0] data_next;
logic [1:0] respProc_PROC_STATE;
logic [1:0] respProc_PROC_STATE_next;

// Next-state combinational logic
always_comb begin : respProc_comb     // bput_test.h:62:5
    respProc_func;
end
function void respProc_func;
    logic [15:0] TMP_0;
    logic [15:0] TMP_3;
    data_next = data0;
    fifo_get_req_next = fifo_get_req;
    resp_sync_data_next = resp_sync_data;
    resp_sync_req_next = resp_sync_req;
    respProc_PROC_STATE_next = respProc_PROC_STATE;
    
    case (respProc_PROC_STATE)
        0: begin
            // Call b_get() begin
            if (!fifo_out_valid)
            begin
                respProc_PROC_STATE_next = 1; return;    // sct_fifo.h:153:32;
            end
            fifo_get_req_next = !fifo_get_req;
            TMP_0 = fifo_data_out;
            // Call b_get() end
            data_next = TMP_0;
            // Call b_put() begin
            if (!resp_core_ready)
            begin
                respProc_PROC_STATE_next = 2; return;    // sct_initiator.h:167:37;
            end
            resp_sync_req_next = !resp_sync_req;
            resp_sync_data_next = data_next;
            // Call b_put() end
            respProc_PROC_STATE_next = 3; return;    // bput_test.h:72:13;
        end
        1: begin
            // Call b_get() begin
            if (!fifo_out_valid)
            begin
                respProc_PROC_STATE_next = 1; return;    // sct_fifo.h:153:32;
            end
            fifo_get_req_next = !fifo_get_req;
            TMP_0 = fifo_data_out;
            // Call b_get() end
            data_next = TMP_0;
            // Call b_put() begin
            if (!resp_core_ready)
            begin
                respProc_PROC_STATE_next = 2; return;    // sct_initiator.h:167:37;
            end
            resp_sync_req_next = !resp_sync_req;
            resp_sync_data_next = data_next;
            // Call b_put() end
            respProc_PROC_STATE_next = 3; return;    // bput_test.h:72:13;
        end
        2: begin
            // Call b_put() begin
            if (!resp_core_ready)
            begin
                respProc_PROC_STATE_next = 2; return;    // sct_initiator.h:167:37;
            end
            resp_sync_req_next = !resp_sync_req;
            resp_sync_data_next = data_next;
            // Call b_put() end
            respProc_PROC_STATE_next = 3; return;    // bput_test.h:72:13;
        end
        3: begin
            // Call b_get() begin
            if (!fifo_out_valid)
            begin
                respProc_PROC_STATE_next = 1; return;    // sct_fifo.h:153:32;
            end
            fifo_get_req_next = !fifo_get_req;
            TMP_3 = fifo_data_out;
            // Call b_get() end
            data_next = TMP_3;
            // Call b_put() begin
            if (!resp_core_ready)
            begin
                respProc_PROC_STATE_next = 2; return;    // sct_initiator.h:167:37;
            end
            resp_sync_req_next = !resp_sync_req;
            resp_sync_data_next = data_next;
            // Call b_put() end
            respProc_PROC_STATE_next = 3; return;    // bput_test.h:72:13;
        end
    endcase
endfunction

// Synchronous register update
always_ff @(posedge resp_clk or negedge nrst) 
begin : respProc_ff
    if ( ~nrst ) begin
        // Call reset_get() begin
        fifo_get_req <= 0;
        // Call reset_get() end
        // Call reset_put() begin
        resp_sync_req <= 0;
        resp_sync_data <= 0;
        // Call reset_put() end
        respProc_PROC_STATE <= 0;    // bput_test.h:65:9;
    end
    else begin
        fifo_get_req <= fifo_get_req_next;
        resp_sync_req <= resp_sync_req_next;
        resp_sync_data <= resp_sync_data_next;
        data0 <= data_next;
        respProc_PROC_STATE <= respProc_PROC_STATE_next;
    end
end

endmodule


