// Seed: 682936535
module module_0 (
    input wire id_0,
    input supply1 id_1,
    output tri id_2
);
endmodule
module module_1 (
    output supply1 id_0
    , id_30,
    input wor id_1,
    input tri1 id_2,
    input wire id_3,
    output supply1 id_4
    , id_31,
    input wor id_5,
    input wor id_6,
    input tri id_7,
    input tri0 id_8,
    input uwire id_9,
    input wor id_10,
    input uwire id_11,
    input wire id_12,
    output logic id_13,
    input uwire id_14,
    output tri id_15,
    output wand id_16,
    output supply1 id_17,
    input tri0 id_18,
    output wor id_19,
    input tri id_20,
    input supply1 id_21,
    output uwire id_22,
    input wor id_23,
    output tri1 id_24,
    input wand id_25,
    output uwire id_26,
    input tri1 id_27,
    output supply1 id_28
);
  always @(posedge -1) id_13 = id_30;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_17
  );
  assign modCall_1.id_2 = 0;
  assign id_13 = id_21;
endmodule
