// Seed: 1852075814
module module_0 (
    input wor id_0,
    input tri id_1
    , id_13,
    input tri0 id_2,
    input supply1 id_3,
    output wor id_4,
    input wor id_5,
    input supply1 id_6,
    input supply1 id_7,
    output uwire id_8,
    input wor id_9,
    input tri1 id_10,
    output wand id_11
);
  always @(posedge 1) begin
    id_8 = id_5;
  end
  wire id_14;
endmodule
module module_1 (
    output wor id_0,
    output supply0 id_1,
    output tri1 id_2,
    output uwire id_3,
    output tri0 id_4,
    output tri1 id_5
);
  wand id_8;
  initial begin
    id_5 = id_8;
  end
  wire id_9;
  module_0(
      id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_3, id_8, id_8, id_5
  );
endmodule
