<dec f='linux/drivers/gpu/drm/i915/intel_ringbuffer.h' l='424' type='void (*)(struct intel_engine_cs *)'/>
<use f='linux/drivers/gpu/drm/i915/i915_drv.h' l='4416' u='r' c='__i915_request_irq_complete'/>
<use f='linux/drivers/gpu/drm/i915/i915_drv.h' l='4432' u='r' c='__i915_request_irq_complete'/>
<offset>3968</offset>
<doc f='linux/drivers/gpu/drm/i915/intel_ringbuffer.h' l='418'>/* Some chipsets are not quite as coherent as advertised and need
	 * an expensive kick to force a true read of the up-to-date seqno.
	 * However, the up-to-date seqno is not always required and the last
	 * seen value is good enough. Note that the seqno will always be
	 * monotonic, even if not coherent.
	 */</doc>
<use f='linux/drivers/gpu/drm/i915/i915_gem.c' l='2919' u='r' c='i915_gem_reset_prepare_engine'/>
<use f='linux/drivers/gpu/drm/i915/i915_gem.c' l='2920' u='r' c='i915_gem_reset_prepare_engine'/>
<use f='linux/drivers/gpu/drm/i915/i915_irq.c' l='1077' u='r' c='notify_ring'/>
<use f='linux/drivers/gpu/drm/i915/intel_hangcheck.c' l='304' u='r' c='hangcheck_load_sample'/>
<use f='linux/drivers/gpu/drm/i915/intel_hangcheck.c' l='305' u='r' c='hangcheck_load_sample'/>
<use f='linux/drivers/gpu/drm/i915/intel_ringbuffer.c' l='2009' u='w' c='intel_ring_init_irq'/>
<use f='linux/drivers/gpu/drm/i915/intel_ringbuffer.c' l='2013' u='w' c='intel_ring_init_irq'/>
<use f='linux/drivers/gpu/drm/i915/intel_ringbuffer.c' l='2017' u='w' c='intel_ring_init_irq'/>
