TimeQuest Timing Analyzer report for UART_Avalon
Tue Mar 20 18:30:35 2018
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clk_clk'
 13. Slow Model Hold: 'clk_clk'
 14. Slow Model Recovery: 'clk_clk'
 15. Slow Model Removal: 'clk_clk'
 16. Slow Model Minimum Pulse Width: 'clk_clk'
 17. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Fast Model Setup Summary
 23. Fast Model Hold Summary
 24. Fast Model Recovery Summary
 25. Fast Model Removal Summary
 26. Fast Model Minimum Pulse Width Summary
 27. Fast Model Setup: 'clk_clk'
 28. Fast Model Hold: 'clk_clk'
 29. Fast Model Recovery: 'clk_clk'
 30. Fast Model Removal: 'clk_clk'
 31. Fast Model Minimum Pulse Width: 'clk_clk'
 32. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Multicorner Timing Analysis Summary
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Setup Transfers
 43. Hold Transfers
 44. Recovery Transfers
 45. Removal Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; UART_Avalon                                                       ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C8Q208C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                          ;
+--------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                      ; Status ; Read at                  ;
+--------------------------------------------------------------------+--------+--------------------------+
; qsys/qsys/synthesis/submodules/altera_reset_controller.sdc         ; OK     ; Tue Mar 20 18:30:33 2018 ;
; qsys/qsys/synthesis/submodules/altera_avalon_st_jtag_interface.sdc ; OK     ; Tue Mar 20 18:30:33 2018 ;
; output_files/Tconstraints.sdc                                      ; OK     ; Tue Mar 20 18:30:33 2018 ;
+--------------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; clk_clk             ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_clk }             ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 84.17 MHz ; 84.17 MHz       ; clk_clk    ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------+
; Slow Model Setup Summary        ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clk_clk ; 8.119 ; 0.000         ;
+---------+-------+---------------+


+---------------------------------+
; Slow Model Hold Summary         ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clk_clk ; 0.499 ; 0.000         ;
+---------+-------+---------------+


+----------------------------------+
; Slow Model Recovery Summary      ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; clk_clk ; 16.534 ; 0.000         ;
+---------+--------+---------------+


+---------------------------------+
; Slow Model Removal Summary      ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clk_clk ; 1.328 ; 0.000         ;
+---------+-------+---------------+


+----------------------------------------------+
; Slow Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk_clk             ; 6.933  ; 0.000         ;
; altera_reserved_tck ; 97.223 ; 0.000         ;
+---------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_clk'                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.119  ; uart_io_rxd                                                                                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|dataavailable_n                                                           ; clk_clk      ; clk_clk     ; 20.000       ; 2.666      ; 11.446     ;
; 8.500  ; uart_io_rxd                                                                                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[7]                                                                ; clk_clk      ; clk_clk     ; 20.000       ; 2.869      ; 11.409     ;
; 8.508  ; uart_io_rxd                                                                                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[5]                                                                ; clk_clk      ; clk_clk     ; 20.000       ; 2.869      ; 11.401     ;
; 8.922  ; uart_io_rxd                                                                                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[6]                                                                ; clk_clk      ; clk_clk     ; 20.000       ; 2.869      ; 10.987     ;
; 9.150  ; uart_io_rxd                                                                                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[2]                                                                ; clk_clk      ; clk_clk     ; 20.000       ; 2.838      ; 10.728     ;
; 9.412  ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 10.540     ;
; 9.412  ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 10.540     ;
; 9.412  ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 10.540     ;
; 9.412  ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 10.540     ;
; 9.412  ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 10.540     ;
; 9.412  ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 10.540     ;
; 9.412  ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 10.540     ;
; 9.460  ; uart_io_rxd                                                                                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|bitCount[2]                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 2.869      ; 10.449     ;
; 9.468  ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 10.484     ;
; 9.468  ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 10.484     ;
; 9.468  ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 10.484     ;
; 9.468  ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 10.484     ;
; 9.468  ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 10.484     ;
; 9.468  ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 10.484     ;
; 9.468  ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 10.484     ;
; 9.481  ; altera_merlin_slave_translator:uart_ttl_0_avmm_translator|read_latency_shift_reg[0]                     ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; clk_clk      ; clk_clk     ; 20.000       ; 0.023      ; 10.582     ;
; 9.603  ; altera_merlin_slave_translator:uart_ttl_0_avmm_translator|read_latency_shift_reg[0]                     ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; clk_clk      ; clk_clk     ; 20.000       ; 0.023      ; 10.460     ;
; 9.628  ; uart_io_rxd                                                                                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[3]                                                                ; clk_clk      ; clk_clk     ; 20.000       ; 2.838      ; 10.250     ;
; 9.630  ; uart_io_rxd                                                                                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[1]                                                                ; clk_clk      ; clk_clk     ; 20.000       ; 2.838      ; 10.248     ;
; 9.680  ; UART_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_esc                              ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT ; clk_clk      ; clk_clk     ; 20.000       ; -0.008     ; 10.352     ;
; 9.681  ; UART_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_esc                              ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT  ; clk_clk      ; clk_clk     ; 20.000       ; -0.008     ; 10.351     ;
; 9.684  ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 10.268     ;
; 9.684  ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 10.268     ;
; 9.684  ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 10.268     ;
; 9.684  ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 10.268     ;
; 9.684  ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 10.268     ;
; 9.684  ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 10.268     ;
; 9.684  ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 10.268     ;
; 9.735  ; altera_merlin_slave_translator:uart_ttl_0_avmm_translator|read_latency_shift_reg[0]                     ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT ; clk_clk      ; clk_clk     ; 20.000       ; 0.018      ; 10.323     ;
; 9.736  ; altera_merlin_slave_translator:uart_ttl_0_avmm_translator|read_latency_shift_reg[0]                     ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT  ; clk_clk      ; clk_clk     ; 20.000       ; 0.018      ; 10.322     ;
; 9.809  ; uart_io_rxd                                                                                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxdata[3]                                                                 ; clk_clk      ; clk_clk     ; 20.000       ; 2.838      ; 10.069     ;
; 9.809  ; uart_io_rxd                                                                                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxdata[1]                                                                 ; clk_clk      ; clk_clk     ; 20.000       ; 2.838      ; 10.069     ;
; 9.809  ; uart_io_rxd                                                                                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxdata[2]                                                                 ; clk_clk      ; clk_clk     ; 20.000       ; 2.838      ; 10.069     ;
; 9.826  ; uart_io_rxd                                                                                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|bitCount[0]                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 2.869      ; 10.083     ;
; 9.837  ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 10.115     ;
; 9.837  ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 10.115     ;
; 9.837  ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 10.115     ;
; 9.837  ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 10.115     ;
; 9.837  ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 10.115     ;
; 9.837  ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 10.115     ;
; 9.837  ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 10.115     ;
; 9.851  ; uart_io_rxd                                                                                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxdata[6]                                                                 ; clk_clk      ; clk_clk     ; 20.000       ; 2.869      ; 10.058     ;
; 9.851  ; uart_io_rxd                                                                                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxdata[7]                                                                 ; clk_clk      ; clk_clk     ; 20.000       ; 2.869      ; 10.058     ;
; 9.851  ; uart_io_rxd                                                                                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxdata[5]                                                                 ; clk_clk      ; clk_clk     ; 20.000       ; 2.869      ; 10.058     ;
; 9.853  ; uart_io_rxd                                                                                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxdata[4]                                                                 ; clk_clk      ; clk_clk     ; 20.000       ; 2.869      ; 10.056     ;
; 9.853  ; uart_io_rxd                                                                                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxdata[8]                                                                 ; clk_clk      ; clk_clk     ; 20.000       ; 2.869      ; 10.056     ;
; 9.853  ; uart_io_rxd                                                                                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxdata[0]                                                                 ; clk_clk      ; clk_clk     ; 20.000       ; 2.869      ; 10.056     ;
; 9.872  ; altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]    ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; clk_clk      ; clk_clk     ; 20.000       ; 0.023      ; 10.191     ;
; 9.964  ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 9.988      ;
; 9.964  ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 9.988      ;
; 9.964  ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 9.988      ;
; 9.964  ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 9.988      ;
; 9.964  ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 9.988      ;
; 9.964  ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 9.988      ;
; 9.964  ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 9.988      ;
; 9.986  ; uart_io_rxd                                                                                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[4]                                                                ; clk_clk      ; clk_clk     ; 20.000       ; 2.869      ; 9.923      ;
; 9.993  ; uart_io_rxd                                                                                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|bitCount[3]                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 2.869      ; 9.916      ;
; 9.994  ; altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]    ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; clk_clk      ; clk_clk     ; 20.000       ; 0.023      ; 10.069     ;
; 10.034 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 9.918      ;
; 10.034 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 9.918      ;
; 10.034 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 9.918      ;
; 10.034 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 9.918      ;
; 10.034 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 9.918      ;
; 10.034 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 9.918      ;
; 10.034 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 9.918      ;
; 10.039 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[5]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.090     ; 9.911      ;
; 10.039 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[3]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.090     ; 9.911      ;
; 10.045 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT ; clk_clk      ; clk_clk     ; 20.000       ; -0.093     ; 9.902      ;
; 10.046 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT  ; clk_clk      ; clk_clk     ; 20.000       ; -0.093     ; 9.901      ;
; 10.095 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[5]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.090     ; 9.855      ;
; 10.095 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[3]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.090     ; 9.855      ;
; 10.101 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT ; clk_clk      ; clk_clk     ; 20.000       ; -0.093     ; 9.846      ;
; 10.102 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT  ; clk_clk      ; clk_clk     ; 20.000       ; -0.093     ; 9.845      ;
; 10.126 ; altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]    ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT ; clk_clk      ; clk_clk     ; 20.000       ; 0.018      ; 9.932      ;
; 10.127 ; altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]    ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT  ; clk_clk      ; clk_clk     ; 20.000       ; 0.018      ; 9.931      ;
; 10.172 ; altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]     ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; clk_clk      ; clk_clk     ; 20.000       ; 0.023      ; 9.891      ;
; 10.193 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]      ; clk_clk      ; clk_clk     ; 20.000       ; -0.092     ; 9.755      ;
; 10.243 ; uart_io_rxd                                                                                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|bitCount[1]                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 2.869      ; 9.666      ;
; 10.244 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 9.708      ;
; 10.244 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 9.708      ;
; 10.244 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 9.708      ;
; 10.244 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 9.708      ;
; 10.244 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 9.708      ;
; 10.244 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 9.708      ;
; 10.244 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.088     ; 9.708      ;
; 10.249 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]      ; clk_clk      ; clk_clk     ; 20.000       ; -0.092     ; 9.699      ;
; 10.280 ; altera_merlin_slave_translator:uart_ttl_0_avmm_translator|read_latency_shift_reg[0]                     ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; clk_clk      ; clk_clk     ; 20.000       ; 0.023      ; 9.783      ;
; 10.294 ; altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]     ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; clk_clk      ; clk_clk     ; 20.000       ; 0.023      ; 9.769      ;
; 10.311 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[5]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.090     ; 9.639      ;
; 10.311 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[3]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.090     ; 9.639      ;
; 10.317 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT ; clk_clk      ; clk_clk     ; 20.000       ; -0.093     ; 9.630      ;
; 10.318 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT  ; clk_clk      ; clk_clk     ; 20.000       ; -0.093     ; 9.629      ;
; 10.330 ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|txd                                                              ; uart_io_txd                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -2.853     ; 3.817      ;
; 10.353 ; altera_merlin_slave_translator:uart_ttl_0_avmm_translator|read_latency_shift_reg[0]                     ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; clk_clk      ; clk_clk     ; 20.000       ; 0.023      ; 9.710      ;
; 10.399 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7] ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT ; clk_clk      ; clk_clk     ; 20.000       ; -0.002     ; 9.639      ;
+--------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                          ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                          ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                          ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                          ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                          ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                          ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                          ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                          ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                          ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                          ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|full                                                                                                                                               ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|full                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                          ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                              ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                          ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                            ; UART_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                               ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                               ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                               ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                               ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]                                                                                                 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2]                                                                                                 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2]                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; uart_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                            ; uart_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                       ; altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                      ; altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                                                         ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]                                                                                                 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                          ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                                                                                       ; altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                       ; altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_agent:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                        ; altera_merlin_slave_agent:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|bitCount[0]                                                                                                                                                        ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|bitCount[0]                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|bitCount[3]                                                                                                                                                        ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|bitCount[3]                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|state.Rx_StartBit                                                                                                                                                  ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|state.Rx_StartBit                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|state.Rx                                                                                                                                                           ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|state.Rx                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|state.Rx_StopBit                                                                                                                                                   ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|state.Rx_StopBit                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|state.IDLE                                                                                                                                                         ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|state.IDLE                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[6]                                                                                                                                                         ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[6]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxready                                                                                                                                                            ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxready                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_module:uart_ttl_0|rxReadyAnd                                                                                                                                                                         ; UART_module:uart_ttl_0|rxReadyAnd                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                   ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_module:uart_ttl_0|avmm_readdata[15]                                                                                                                                                                  ; UART_module:uart_ttl_0|avmm_readdata[15]                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                  ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[7]                                                                                                                                                         ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[7]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                   ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[4]                                                                                                                                                         ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[4]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                   ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[3]                                                                                                                                                         ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[3]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                   ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[1]                                                                                                                                                         ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[1]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                   ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[5]                                                                                                                                                         ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[5]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                   ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[2]                                                                                                                                                         ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[2]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                   ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                       ; altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                    ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                          ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]                                                                                                 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                       ; altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; uart_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                           ; uart_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                               ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                           ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; uart_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                   ; uart_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; uart_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                  ; uart_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                                               ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                               ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                               ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                                    ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                       ; UART_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                            ; UART_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                       ; UART_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                                               ; UART_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                   ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[0]                                                                                                                                                         ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[0]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                   ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|state.Tx_StartBit                                                                                                                                                  ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|state.Tx_StartBit                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|state.Tx                                                                                                                                                           ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|state.Tx                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|bitCount[0]                                                                                                                                                        ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|bitCount[0]                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|bitCount[1]                                                                                                                                                        ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|bitCount[1]                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|bitCount[2]                                                                                                                                                        ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|bitCount[2]                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|state.Tx_StopBit                                                                                                                                                   ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|state.Tx_StopBit                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|state.IDLE                                                                                                                                                         ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|state.IDLE                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|txShReg[3]                                                                                                                                                         ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|txShReg[3]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|txShReg[1]                                                                                                                                                         ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|txShReg[1]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|txShReg[0]                                                                                                                                                         ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|txShReg[0]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|txShReg[2]                                                                                                                                                         ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|txShReg[2]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|txShReg[6]                                                                                                                                                         ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|txShReg[6]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|txShReg[7]                                                                                                                                                         ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|txShReg[7]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|txShReg[5]                                                                                                                                                         ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|txShReg[5]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|txShReg[4]                                                                                                                                                         ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|txShReg[4]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|dataavailable_n~_Duplicate_1                                                                                                                                       ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|dataavailable_n~_Duplicate_1                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|readyfordata_n~_Duplicate_1                                                                                                                                        ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|readyfordata_n~_Duplicate_1                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[8]                                                                                                  ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[8]                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[24]                                                                                                 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[24]                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2  ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clk_clk'                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.534 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|readyfordata_n                                                                                                                ; clk_clk      ; clk_clk     ; 20.000       ; -0.163     ; 3.202      ;
; 16.535 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|dataavailable_n                                                                                                               ; clk_clk      ; clk_clk     ; 20.000       ; -0.159     ; 3.205      ;
; 16.616 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[7]                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.039      ; 3.463      ;
; 16.616 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[23]                                                     ; clk_clk      ; clk_clk     ; 20.000       ; 0.039      ; 3.463      ;
; 16.616 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[15]                                                     ; clk_clk      ; clk_clk     ; 20.000       ; 0.039      ; 3.463      ;
; 16.616 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[12]                                                     ; clk_clk      ; clk_clk     ; 20.000       ; 0.039      ; 3.463      ;
; 16.616 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[11]                                                     ; clk_clk      ; clk_clk     ; 20.000       ; 0.039      ; 3.463      ;
; 16.616 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[9]                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.039      ; 3.463      ;
; 16.616 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[13]                                                     ; clk_clk      ; clk_clk     ; 20.000       ; 0.039      ; 3.463      ;
; 16.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|txd                                                                                                                           ; clk_clk      ; clk_clk     ; 20.000       ; 0.028      ; 3.252      ;
; 16.676 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; altera_merlin_master_agent:master_0_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 0.029      ; 3.393      ;
; 16.676 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; uart_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; 0.029      ; 3.393      ;
; 16.676 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; uart_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.029      ; 3.393      ;
; 16.676 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; uart_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|count[0]                                                                             ; clk_clk      ; clk_clk     ; 20.000       ; 0.029      ; 3.393      ;
; 16.699 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA                                                     ; clk_clk      ; clk_clk     ; 20.000       ; 0.031      ; 3.372      ;
; 16.699 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 0.031      ; 3.372      ;
; 16.699 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 0.031      ; 3.372      ;
; 16.699 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.031      ; 3.372      ;
; 16.699 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[8]                                                             ; clk_clk      ; clk_clk     ; 20.000       ; 0.031      ; 3.372      ;
; 16.699 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[24]                                                            ; clk_clk      ; clk_clk     ; 20.000       ; 0.031      ; 3.372      ;
; 16.700 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                ; clk_clk      ; clk_clk     ; 20.000       ; 0.128      ; 3.382      ;
; 16.700 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                ; clk_clk      ; clk_clk     ; 20.000       ; 0.128      ; 3.382      ;
; 16.700 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                ; clk_clk      ; clk_clk     ; 20.000       ; 0.128      ; 3.382      ;
; 16.700 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                ; clk_clk      ; clk_clk     ; 20.000       ; 0.128      ; 3.382      ;
; 16.700 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                ; clk_clk      ; clk_clk     ; 20.000       ; 0.128      ; 3.382      ;
; 16.700 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                ; clk_clk      ; clk_clk     ; 20.000       ; 0.128      ; 3.382      ;
; 16.700 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                ; clk_clk      ; clk_clk     ; 20.000       ; 0.128      ; 3.382      ;
; 16.700 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                ; clk_clk      ; clk_clk     ; 20.000       ; 0.128      ; 3.382      ;
; 16.711 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[1]                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 0.032      ; 3.361      ;
; 16.711 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[7]                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 0.032      ; 3.361      ;
; 16.711 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[6]                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 0.032      ; 3.361      ;
; 16.711 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[0]                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 0.032      ; 3.361      ;
; 16.711 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 0.032      ; 3.361      ;
; 16.711 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[2]                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 0.032      ; 3.361      ;
; 16.717 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[14]                                                     ; clk_clk      ; clk_clk     ; 20.000       ; 0.033      ; 3.356      ;
; 16.717 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[10]                                                     ; clk_clk      ; clk_clk     ; 20.000       ; 0.033      ; 3.356      ;
; 16.717 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[0]                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.033      ; 3.356      ;
; 16.717 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[8]                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.033      ; 3.356      ;
; 16.717 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[16]                                                     ; clk_clk      ; clk_clk     ; 20.000       ; 0.033      ; 3.356      ;
; 16.724 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2]                                                            ; clk_clk      ; clk_clk     ; 20.000       ; 0.028      ; 3.344      ;
; 16.724 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]                                                            ; clk_clk      ; clk_clk     ; 20.000       ; 0.028      ; 3.344      ;
; 16.724 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]                                                            ; clk_clk      ; clk_clk     ; 20.000       ; 0.028      ; 3.344      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; uart_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; 0.028      ; 2.958      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; uart_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; 0.028      ; 2.958      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; altera_merlin_slave_translator:uart_ttl_0_avmm_translator|read_latency_shift_reg[0]                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.017      ; 2.947      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.017      ; 2.947      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.017      ; 2.947      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; clk_clk      ; clk_clk     ; 20.000       ; 0.017      ; 2.947      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|avmm_waitrequest                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.028      ; 2.958      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.027      ; 2.957      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.027      ; 2.957      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.027      ; 2.957      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.027      ; 2.957      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; altera_merlin_slave_agent:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]   ; clk_clk      ; clk_clk     ; 20.000       ; 0.027      ; 2.957      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; altera_merlin_slave_agent:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; clk_clk      ; clk_clk     ; 20.000       ; 0.016      ; 2.946      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; altera_merlin_slave_agent:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] ; clk_clk      ; clk_clk     ; 20.000       ; 0.016      ; 2.946      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|counter[0]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; 0.043      ; 2.973      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|counter[1]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; 0.043      ; 2.973      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|counter[2]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; 0.043      ; 2.973      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|counter[3]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; 0.043      ; 2.973      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|counter[4]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; 0.043      ; 2.973      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|counter[5]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; 0.043      ; 2.973      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|counter[6]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; 0.043      ; 2.973      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|counter[7]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; 0.043      ; 2.973      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|counter[8]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; 0.043      ; 2.973      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|bitCount[0]                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.044      ; 2.974      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|bitCount[1]                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.044      ; 2.974      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|bitCount[2]                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.044      ; 2.974      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|bitCount[3]                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.044      ; 2.974      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|state.Rx_StartBit                                                                                                             ; clk_clk      ; clk_clk     ; 20.000       ; 0.043      ; 2.973      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|state.Rx                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.043      ; 2.973      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|state.Rx_StopBit                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.043      ; 2.973      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|state.IDLE                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; 0.043      ; 2.973      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|counter[9]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; 0.043      ; 2.973      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|counter[10]                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.043      ; 2.973      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|counter[11]                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.043      ; 2.973      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|counter[12]                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.043      ; 2.973      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[6]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; 0.044      ; 2.974      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxdata[6]                                                                                                                     ; clk_clk      ; clk_clk     ; 20.000       ; 0.044      ; 2.974      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxready                                                                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; 0.043      ; 2.973      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|rxReadyAnd                                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; 0.022      ; 2.952      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|avmm_readdata[6]                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.022      ; 2.952      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.032      ; 2.962      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|avmm_readdata[15]                                                                                                                             ; clk_clk      ; clk_clk     ; 20.000       ; 0.022      ; 2.952      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                             ; clk_clk      ; clk_clk     ; 20.000       ; 0.039      ; 2.969      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[7]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; 0.044      ; 2.974      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxdata[7]                                                                                                                     ; clk_clk      ; clk_clk     ; 20.000       ; 0.044      ; 2.974      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|avmm_readdata[7]                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.022      ; 2.952      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.039      ; 2.969      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[4]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; 0.044      ; 2.974      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxdata[4]                                                                                                                     ; clk_clk      ; clk_clk     ; 20.000       ; 0.044      ; 2.974      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|avmm_readdata[4]                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.022      ; 2.952      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.032      ; 2.962      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[3]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; 0.013      ; 2.943      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxdata[3]                                                                                                                     ; clk_clk      ; clk_clk     ; 20.000       ; 0.013      ; 2.943      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|avmm_readdata[3]                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.022      ; 2.952      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.039      ; 2.969      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[1]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; 0.013      ; 2.943      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxdata[1]                                                                                                                     ; clk_clk      ; clk_clk     ; 20.000       ; 0.013      ; 2.943      ;
; 17.110 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|avmm_readdata[1]                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.022      ; 2.952      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clk_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.328 ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6] ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.634      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 2.925      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.026      ; 2.914      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[1]                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.026      ; 2.914      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[2]                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.026      ; 2.914      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[3]                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.026      ; 2.914      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[4]                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.026      ; 2.914      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[5]                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.026      ; 2.914      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[6]                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 2.925      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; clk_clk      ; clk_clk     ; 0.000        ; 0.054      ; 2.942      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; clk_clk      ; clk_clk     ; 0.000        ; 0.054      ; 2.942      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; clk_clk      ; clk_clk     ; 0.000        ; 0.054      ; 2.942      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; clk_clk      ; clk_clk     ; 0.000        ; 0.054      ; 2.942      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; clk_clk      ; clk_clk     ; 0.000        ; 0.054      ; 2.942      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; clk_clk      ; clk_clk     ; 0.000        ; 0.054      ; 2.942      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; clk_clk      ; clk_clk     ; 0.000        ; 0.054      ; 2.942      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|edge_detector_register                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.054      ; 2.942      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.046      ; 2.934      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.046      ; 2.934      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.046      ; 2.934      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.046      ; 2.934      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.046      ; 2.934      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.046      ; 2.934      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.046      ; 2.934      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_valid                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.024      ; 2.912      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 2.943      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 2.943      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 2.943      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 2.943      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.054      ; 2.942      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.054      ; 2.942      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.054      ; 2.942      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_valid                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.054      ; 2.942      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.054      ; 2.942      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 2.943      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.054      ; 2.942      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|full                                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.054      ; 2.942      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.054      ; 2.942      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 2.943      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_valid                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 2.943      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 2.943      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.046      ; 2.934      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.024      ; 2.912      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_channel                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.024      ; 2.912      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[0]                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.023      ; 2.911      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[6]                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.023      ; 2.911      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.023      ; 2.911      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[5]                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.023      ; 2.911      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[1]                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.023      ; 2.911      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[2]                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.023      ; 2.911      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[3]                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.023      ; 2.911      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[4]                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.023      ; 2.911      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.032      ; 2.920      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.032      ; 2.920      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.032      ; 2.920      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[5]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.038      ; 2.926      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[3]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.038      ; 2.926      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_endofpacket                                                                                                                                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.024      ; 2.912      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.030      ; 2.918      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 2.924      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 2.925      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 2.925      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 2.925      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 2.924      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 2.924      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 2.924      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 2.924      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 2.925      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 2.925      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 2.925      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 2.925      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 2.924      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 2.924      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 2.924      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 2.924      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[2]                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.034      ; 2.922      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[1]                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.034      ; 2.922      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[3]                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.034      ; 2.922      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.034      ; 2.922      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                                                                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.029      ; 2.917      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.035      ; 2.923      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.040      ; 2.928      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 2.925      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.040      ; 2.928      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.040      ; 2.928      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.040      ; 2.928      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.040      ; 2.928      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.040      ; 2.928      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_endofpacket                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.043      ; 2.931      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.043      ; 2.931      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.043      ; 2.931      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.043      ; 2.931      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                                                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.035      ; 2.923      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.035      ; 2.923      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.035      ; 2.923      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 2.925      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[0]                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.034      ; 2.922      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.030      ; 2.918      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 2.924      ;
; 2.582 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.035      ; 2.923      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_clk'                                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                              ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                              ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_address_reg1                                                                                                              ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_address_reg1                                                                                                              ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_address_reg2                                                                                                              ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_address_reg2                                                                                                              ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_address_reg3                                                                                                              ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_address_reg3                                                                                                              ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_address_reg4                                                                                                              ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_address_reg4                                                                                                              ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_address_reg5                                                                                                              ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_address_reg5                                                                                                              ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                               ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                               ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg1                                                                                                               ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg1                                                                                                               ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg2                                                                                                               ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg2                                                                                                               ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg3                                                                                                               ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg3                                                                                                               ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg4                                                                                                               ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg4                                                                                                               ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg5                                                                                                               ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg5                                                                                                               ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg6                                                                                                               ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg6                                                                                                               ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg7                                                                                                               ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg7                                                                                                               ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_memory_reg0                                                                                                               ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_memory_reg0                                                                                                               ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                    ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                    ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                              ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                              ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~portb_address_reg1                                                                                                              ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~portb_address_reg1                                                                                                              ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~portb_address_reg2                                                                                                              ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~portb_address_reg2                                                                                                              ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~portb_address_reg3                                                                                                              ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~portb_address_reg3                                                                                                              ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~portb_address_reg4                                                                                                              ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~portb_address_reg4                                                                                                              ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~portb_address_reg5                                                                                                              ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~portb_address_reg5                                                                                                              ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a1~porta_memory_reg0                                                                                                               ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a1~porta_memory_reg0                                                                                                               ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a2~porta_memory_reg0                                                                                                               ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a2~porta_memory_reg0                                                                                                               ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a3~porta_memory_reg0                                                                                                               ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a3~porta_memory_reg0                                                                                                               ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a4~porta_memory_reg0                                                                                                               ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a4~porta_memory_reg0                                                                                                               ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a5~porta_memory_reg0                                                                                                               ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a5~porta_memory_reg0                                                                                                               ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a6~porta_memory_reg0                                                                                                               ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a6~porta_memory_reg0                                                                                                               ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a7~porta_memory_reg0                                                                                                               ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a7~porta_memory_reg0                                                                                                               ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
+-------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.223 ; 100.000      ; 2.777          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; uart_io_rxd ; clk_clk    ; 8.881 ; 8.881 ; Rise       ; clk_clk         ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; uart_io_rxd ; clk_clk    ; -4.793 ; -4.793 ; Rise       ; clk_clk         ;
+-------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; uart_io_txd    ; clk_clk    ; 6.670 ; 6.670 ; Rise       ; clk_clk         ;
; uart_led_led_0 ; clk_clk    ; 6.254 ; 6.254 ; Rise       ; clk_clk         ;
; uart_led_led_1 ; clk_clk    ; 6.260 ; 6.260 ; Rise       ; clk_clk         ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; uart_io_txd    ; clk_clk    ; 6.670 ; 6.670 ; Rise       ; clk_clk         ;
; uart_led_led_0 ; clk_clk    ; 6.254 ; 6.254 ; Rise       ; clk_clk         ;
; uart_led_led_1 ; clk_clk    ; 6.260 ; 6.260 ; Rise       ; clk_clk         ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------+
; Fast Model Setup Summary         ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; clk_clk ; 13.339 ; 0.000         ;
+---------+--------+---------------+


+---------------------------------+
; Fast Model Hold Summary         ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clk_clk ; 0.215 ; 0.000         ;
+---------+-------+---------------+


+----------------------------------+
; Fast Model Recovery Summary      ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; clk_clk ; 18.319 ; 0.000         ;
+---------+--------+---------------+


+---------------------------------+
; Fast Model Removal Summary      ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clk_clk ; 0.580 ; 0.000         ;
+---------+-------+---------------+


+----------------------------------------------+
; Fast Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk_clk             ; 7.620  ; 0.000         ;
; altera_reserved_tck ; 97.778 ; 0.000         ;
+---------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_clk'                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.339 ; uart_io_rxd                                                                                          ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|dataavailable_n                                                           ; clk_clk      ; clk_clk     ; 20.000       ; 1.379      ; 5.005      ;
; 13.667 ; uart_io_rxd                                                                                          ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[7]                                                                ; clk_clk      ; clk_clk     ; 20.000       ; 1.521      ; 4.886      ;
; 13.669 ; uart_io_rxd                                                                                          ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[5]                                                                ; clk_clk      ; clk_clk     ; 20.000       ; 1.521      ; 4.884      ;
; 13.688 ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|txd                                                           ; uart_io_txd                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -1.477     ; 1.835      ;
; 13.783 ; uart_io_rxd                                                                                          ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[6]                                                                ; clk_clk      ; clk_clk     ; 20.000       ; 1.521      ; 4.770      ;
; 13.865 ; uart_io_rxd                                                                                          ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[2]                                                                ; clk_clk      ; clk_clk     ; 20.000       ; 1.497      ; 4.664      ;
; 13.903 ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|readyfordata_n                                                ; uart_led_led_1                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -1.376     ; 1.721      ;
; 13.910 ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|dataavailable_n                                               ; uart_led_led_0                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -1.379     ; 1.711      ;
; 13.923 ; uart_io_rxd                                                                                          ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxdata[3]                                                                 ; clk_clk      ; clk_clk     ; 20.000       ; 1.497      ; 4.606      ;
; 13.923 ; uart_io_rxd                                                                                          ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxdata[1]                                                                 ; clk_clk      ; clk_clk     ; 20.000       ; 1.497      ; 4.606      ;
; 13.923 ; uart_io_rxd                                                                                          ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxdata[2]                                                                 ; clk_clk      ; clk_clk     ; 20.000       ; 1.497      ; 4.606      ;
; 13.954 ; uart_io_rxd                                                                                          ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxdata[6]                                                                 ; clk_clk      ; clk_clk     ; 20.000       ; 1.521      ; 4.599      ;
; 13.954 ; uart_io_rxd                                                                                          ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxdata[7]                                                                 ; clk_clk      ; clk_clk     ; 20.000       ; 1.521      ; 4.599      ;
; 13.954 ; uart_io_rxd                                                                                          ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxdata[5]                                                                 ; clk_clk      ; clk_clk     ; 20.000       ; 1.521      ; 4.599      ;
; 13.958 ; uart_io_rxd                                                                                          ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxdata[4]                                                                 ; clk_clk      ; clk_clk     ; 20.000       ; 1.521      ; 4.595      ;
; 13.958 ; uart_io_rxd                                                                                          ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxdata[8]                                                                 ; clk_clk      ; clk_clk     ; 20.000       ; 1.521      ; 4.595      ;
; 13.958 ; uart_io_rxd                                                                                          ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxdata[0]                                                                 ; clk_clk      ; clk_clk     ; 20.000       ; 1.521      ; 4.595      ;
; 13.969 ; uart_io_rxd                                                                                          ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|bitCount[2]                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 1.520      ; 4.583      ;
; 13.996 ; uart_io_rxd                                                                                          ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[3]                                                                ; clk_clk      ; clk_clk     ; 20.000       ; 1.497      ; 4.533      ;
; 13.997 ; uart_io_rxd                                                                                          ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[1]                                                                ; clk_clk      ; clk_clk     ; 20.000       ; 1.497      ; 4.532      ;
; 14.062 ; uart_io_rxd                                                                                          ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|bitCount[0]                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 1.520      ; 4.490      ;
; 14.066 ; uart_io_rxd                                                                                          ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[4]                                                                ; clk_clk      ; clk_clk     ; 20.000       ; 1.521      ; 4.487      ;
; 14.068 ; uart_io_rxd                                                                                          ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|bitCount[3]                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 1.520      ; 4.484      ;
; 14.133 ; uart_io_rxd                                                                                          ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]                                                             ; clk_clk      ; clk_clk     ; 20.000       ; 1.532      ; 4.431      ;
; 14.182 ; uart_io_rxd                                                                                          ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|bitCount[1]                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 1.520      ; 4.370      ;
; 14.188 ; uart_io_rxd                                                                                          ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[0]                                                                ; clk_clk      ; clk_clk     ; 20.000       ; 1.521      ; 4.365      ;
; 14.250 ; uart_io_rxd                                                                                          ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxready                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 1.520      ; 4.302      ;
; 14.349 ; uart_io_rxd                                                                                          ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[8]                                                                ; clk_clk      ; clk_clk     ; 20.000       ; 1.521      ; 4.204      ;
; 14.507 ; uart_io_rxd                                                                                          ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|state.IDLE                                                                ; clk_clk      ; clk_clk     ; 20.000       ; 1.520      ; 4.045      ;
; 14.525 ; uart_io_rxd                                                                                          ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|dataavailable_n~_Duplicate_1                                              ; clk_clk      ; clk_clk     ; 20.000       ; 1.520      ; 4.027      ;
; 14.526 ; uart_io_rxd                                                                                          ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|state.Rx_StopBit                                                          ; clk_clk      ; clk_clk     ; 20.000       ; 1.520      ; 4.026      ;
; 14.527 ; uart_io_rxd                                                                                          ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|state.Rx_StartBit                                                         ; clk_clk      ; clk_clk     ; 20.000       ; 1.520      ; 4.025      ;
; 14.781 ; uart_io_rxd                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                ; clk_clk      ; clk_clk     ; 20.000       ; 1.514      ; 3.765      ;
; 16.563 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.424      ;
; 16.563 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.424      ;
; 16.563 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.424      ;
; 16.563 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.424      ;
; 16.563 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.424      ;
; 16.563 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.424      ;
; 16.563 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.424      ;
; 16.576 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.411      ;
; 16.576 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.411      ;
; 16.576 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.411      ;
; 16.576 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.411      ;
; 16.576 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.411      ;
; 16.576 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.411      ;
; 16.576 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.411      ;
; 16.625 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.362      ;
; 16.625 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.362      ;
; 16.625 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.362      ;
; 16.625 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.362      ;
; 16.625 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.362      ;
; 16.625 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.362      ;
; 16.625 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.362      ;
; 16.698 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.289      ;
; 16.698 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.289      ;
; 16.698 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.289      ;
; 16.698 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.289      ;
; 16.698 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.289      ;
; 16.698 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.289      ;
; 16.698 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.289      ;
; 16.714 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.273      ;
; 16.714 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.273      ;
; 16.714 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.273      ;
; 16.714 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.273      ;
; 16.714 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.273      ;
; 16.714 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.273      ;
; 16.714 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.273      ;
; 16.738 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.249      ;
; 16.738 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.249      ;
; 16.738 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.249      ;
; 16.738 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.249      ;
; 16.738 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.249      ;
; 16.738 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.249      ;
; 16.738 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.249      ;
; 16.741 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[5]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 3.243      ;
; 16.741 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[3]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 3.243      ;
; 16.754 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[5]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 3.230      ;
; 16.754 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[3]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 3.230      ;
; 16.758 ; altera_merlin_slave_translator:uart_ttl_0_avmm_translator|read_latency_shift_reg[0]                  ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; clk_clk      ; clk_clk     ; 20.000       ; 0.019      ; 3.293      ;
; 16.803 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[5]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 3.181      ;
; 16.803 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[3]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 3.181      ;
; 16.816 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.171      ;
; 16.816 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.171      ;
; 16.816 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.171      ;
; 16.816 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.171      ;
; 16.816 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.171      ;
; 16.816 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.171      ;
; 16.816 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 3.171      ;
; 16.827 ; altera_merlin_slave_translator:uart_ttl_0_avmm_translator|read_latency_shift_reg[0]                  ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; clk_clk      ; clk_clk     ; 20.000       ; 0.019      ; 3.224      ;
; 16.867 ; UART_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_esc                           ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT ; clk_clk      ; clk_clk     ; 20.000       ; -0.007     ; 3.158      ;
; 16.868 ; UART_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_esc                           ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT  ; clk_clk      ; clk_clk     ; 20.000       ; -0.007     ; 3.157      ;
; 16.876 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[5]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 3.108      ;
; 16.876 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[3]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 3.108      ;
; 16.878 ; altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; clk_clk      ; clk_clk     ; 20.000       ; 0.019      ; 3.173      ;
; 16.886 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[1]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.054     ; 3.092      ;
; 16.886 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[7]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.054     ; 3.092      ;
; 16.886 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[6]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.054     ; 3.092      ;
; 16.886 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[0]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.054     ; 3.092      ;
; 16.886 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]           ; clk_clk      ; clk_clk     ; 20.000       ; -0.054     ; 3.092      ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                          ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                          ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                          ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                          ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                          ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                          ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                          ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                          ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                          ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                          ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|full                                                                                                                                               ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|full                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                          ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                              ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                          ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                            ; UART_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                               ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                               ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                               ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                               ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]                                                                                                 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2]                                                                                                 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2]                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                            ; uart_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                       ; altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                      ; altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                                                         ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]                                                                                                 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                          ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                                                                                       ; altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                       ; altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_agent:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                        ; altera_merlin_slave_agent:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|bitCount[0]                                                                                                                                                        ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|bitCount[0]                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|bitCount[3]                                                                                                                                                        ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|bitCount[3]                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|state.Rx_StartBit                                                                                                                                                  ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|state.Rx_StartBit                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|state.Rx                                                                                                                                                           ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|state.Rx                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|state.Rx_StopBit                                                                                                                                                   ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|state.Rx_StopBit                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|state.IDLE                                                                                                                                                         ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|state.IDLE                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[6]                                                                                                                                                         ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[6]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxready                                                                                                                                                            ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxready                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_module:uart_ttl_0|rxReadyAnd                                                                                                                                                                         ; UART_module:uart_ttl_0|rxReadyAnd                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                   ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_module:uart_ttl_0|avmm_readdata[15]                                                                                                                                                                  ; UART_module:uart_ttl_0|avmm_readdata[15]                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                  ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[7]                                                                                                                                                         ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[7]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                   ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[4]                                                                                                                                                         ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[4]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                   ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[3]                                                                                                                                                         ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[3]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                   ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[1]                                                                                                                                                         ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[1]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                   ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[5]                                                                                                                                                         ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[5]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                   ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[2]                                                                                                                                                         ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[2]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                   ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                       ; altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                    ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                          ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]                                                                                                 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                       ; altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                           ; uart_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                               ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                           ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                   ; uart_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                  ; uart_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                                               ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                               ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                               ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                                    ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                                                   ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                       ; UART_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                            ; UART_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                       ; UART_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                                               ; UART_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                   ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[0]                                                                                                                                                         ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[0]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                   ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|state.Tx_StartBit                                                                                                                                                  ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|state.Tx_StartBit                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|state.Tx                                                                                                                                                           ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|state.Tx                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|bitCount[0]                                                                                                                                                        ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|bitCount[0]                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|bitCount[1]                                                                                                                                                        ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|bitCount[1]                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|bitCount[2]                                                                                                                                                        ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|bitCount[2]                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|state.Tx_StopBit                                                                                                                                                   ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|state.Tx_StopBit                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|state.IDLE                                                                                                                                                         ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|state.IDLE                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|txShReg[3]                                                                                                                                                         ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|txShReg[3]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|txShReg[1]                                                                                                                                                         ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|txShReg[1]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|txShReg[0]                                                                                                                                                         ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|txShReg[0]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|txShReg[2]                                                                                                                                                         ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|txShReg[2]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|txShReg[6]                                                                                                                                                         ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|txShReg[6]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|txShReg[7]                                                                                                                                                         ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|txShReg[7]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|txShReg[5]                                                                                                                                                         ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|txShReg[5]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|txShReg[4]                                                                                                                                                         ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|txShReg[4]                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|dataavailable_n~_Duplicate_1                                                                                                                                       ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|dataavailable_n~_Duplicate_1                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|readyfordata_n~_Duplicate_1                                                                                                                                        ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|readyfordata_n~_Duplicate_1                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[8]                                                                                                  ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[8]                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[24]                                                                                                 ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[24]                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2  ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clk_clk'                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.319 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|dataavailable_n                                                                                                               ; clk_clk      ; clk_clk     ; 20.000       ; -0.102     ; 1.544      ;
; 18.319 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|readyfordata_n                                                                                                                ; clk_clk      ; clk_clk     ; 20.000       ; -0.105     ; 1.541      ;
; 18.351 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|TX_MACHINE:tx_0|txd                                                                                                                           ; clk_clk      ; clk_clk     ; 20.000       ; -0.004     ; 1.607      ;
; 18.363 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                ; clk_clk      ; clk_clk     ; 20.000       ; 0.086      ; 1.722      ;
; 18.363 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                ; clk_clk      ; clk_clk     ; 20.000       ; 0.086      ; 1.722      ;
; 18.363 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                ; clk_clk      ; clk_clk     ; 20.000       ; 0.086      ; 1.722      ;
; 18.363 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                ; clk_clk      ; clk_clk     ; 20.000       ; 0.086      ; 1.722      ;
; 18.363 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                ; clk_clk      ; clk_clk     ; 20.000       ; 0.086      ; 1.722      ;
; 18.363 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                ; clk_clk      ; clk_clk     ; 20.000       ; 0.086      ; 1.722      ;
; 18.363 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                ; clk_clk      ; clk_clk     ; 20.000       ; 0.086      ; 1.722      ;
; 18.363 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                ; clk_clk      ; clk_clk     ; 20.000       ; 0.086      ; 1.722      ;
; 18.445 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[7]                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.039      ; 1.626      ;
; 18.445 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[23]                                                     ; clk_clk      ; clk_clk     ; 20.000       ; 0.039      ; 1.626      ;
; 18.445 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[15]                                                     ; clk_clk      ; clk_clk     ; 20.000       ; 0.039      ; 1.626      ;
; 18.445 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[12]                                                     ; clk_clk      ; clk_clk     ; 20.000       ; 0.039      ; 1.626      ;
; 18.445 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[11]                                                     ; clk_clk      ; clk_clk     ; 20.000       ; 0.039      ; 1.626      ;
; 18.445 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[9]                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.039      ; 1.626      ;
; 18.445 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[13]                                                     ; clk_clk      ; clk_clk     ; 20.000       ; 0.039      ; 1.626      ;
; 18.471 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; altera_merlin_master_agent:master_0_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 0.030      ; 1.591      ;
; 18.471 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; uart_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; 0.030      ; 1.591      ;
; 18.471 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; uart_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.030      ; 1.591      ;
; 18.471 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; uart_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|count[0]                                                                             ; clk_clk      ; clk_clk     ; 20.000       ; 0.030      ; 1.591      ;
; 18.485 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA                                                     ; clk_clk      ; clk_clk     ; 20.000       ; 0.033      ; 1.580      ;
; 18.485 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 0.033      ; 1.580      ;
; 18.485 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 0.033      ; 1.580      ;
; 18.485 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.033      ; 1.580      ;
; 18.485 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[8]                                                             ; clk_clk      ; clk_clk     ; 20.000       ; 0.033      ; 1.580      ;
; 18.485 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[24]                                                            ; clk_clk      ; clk_clk     ; 20.000       ; 0.033      ; 1.580      ;
; 18.487 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[1]                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 0.032      ; 1.577      ;
; 18.487 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[7]                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 0.032      ; 1.577      ;
; 18.487 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[6]                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 0.032      ; 1.577      ;
; 18.487 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[0]                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 0.032      ; 1.577      ;
; 18.487 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 0.032      ; 1.577      ;
; 18.487 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[2]                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 0.032      ; 1.577      ;
; 18.490 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[14]                                                     ; clk_clk      ; clk_clk     ; 20.000       ; 0.033      ; 1.575      ;
; 18.490 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[10]                                                     ; clk_clk      ; clk_clk     ; 20.000       ; 0.033      ; 1.575      ;
; 18.490 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[0]                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.033      ; 1.575      ;
; 18.490 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[8]                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.033      ; 1.575      ;
; 18.490 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[16]                                                     ; clk_clk      ; clk_clk     ; 20.000       ; 0.033      ; 1.575      ;
; 18.495 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2]                                                            ; clk_clk      ; clk_clk     ; 20.000       ; 0.029      ; 1.566      ;
; 18.495 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]                                                            ; clk_clk      ; clk_clk     ; 20.000       ; 0.029      ; 1.566      ;
; 18.495 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]                                                            ; clk_clk      ; clk_clk     ; 20.000       ; 0.029      ; 1.566      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; uart_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; 0.029      ; 1.449      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; uart_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; 0.029      ; 1.449      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; altera_merlin_slave_translator:uart_ttl_0_avmm_translator|read_latency_shift_reg[0]                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.022      ; 1.442      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.022      ; 1.442      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.022      ; 1.442      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; clk_clk      ; clk_clk     ; 20.000       ; 0.022      ; 1.442      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|avmm_waitrequest                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.029      ; 1.449      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.028      ; 1.448      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.028      ; 1.448      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.028      ; 1.448      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; altera_avalon_sc_fifo:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.028      ; 1.448      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; altera_merlin_slave_agent:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]   ; clk_clk      ; clk_clk     ; 20.000       ; 0.028      ; 1.448      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; altera_merlin_slave_agent:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; clk_clk      ; clk_clk     ; 20.000       ; 0.020      ; 1.440      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; altera_merlin_slave_agent:uart_ttl_0_avmm_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] ; clk_clk      ; clk_clk     ; 20.000       ; 0.020      ; 1.440      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|counter[0]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; 0.038      ; 1.458      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|counter[1]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; 0.038      ; 1.458      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|counter[2]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; 0.038      ; 1.458      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|counter[3]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; 0.038      ; 1.458      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|counter[4]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; 0.038      ; 1.458      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|counter[5]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; 0.038      ; 1.458      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|counter[6]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; 0.038      ; 1.458      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|counter[7]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; 0.038      ; 1.458      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|counter[8]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; 0.038      ; 1.458      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|bitCount[0]                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.039      ; 1.459      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|bitCount[1]                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.039      ; 1.459      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|bitCount[2]                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.039      ; 1.459      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|bitCount[3]                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.039      ; 1.459      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|state.Rx_StartBit                                                                                                             ; clk_clk      ; clk_clk     ; 20.000       ; 0.039      ; 1.459      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|state.Rx                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.039      ; 1.459      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|state.Rx_StopBit                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.039      ; 1.459      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|state.IDLE                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; 0.039      ; 1.459      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|counter[9]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; 0.038      ; 1.458      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|counter[10]                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.038      ; 1.458      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|counter[11]                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.038      ; 1.458      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|counter[12]                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.038      ; 1.458      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[6]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; 0.040      ; 1.460      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxdata[6]                                                                                                                     ; clk_clk      ; clk_clk     ; 20.000       ; 0.040      ; 1.460      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxready                                                                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; 0.039      ; 1.459      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|rxReadyAnd                                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; 0.022      ; 1.442      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|avmm_readdata[6]                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.022      ; 1.442      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.032      ; 1.452      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|avmm_readdata[15]                                                                                                                             ; clk_clk      ; clk_clk     ; 20.000       ; 0.022      ; 1.442      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                             ; clk_clk      ; clk_clk     ; 20.000       ; 0.039      ; 1.459      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[7]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; 0.040      ; 1.460      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxdata[7]                                                                                                                     ; clk_clk      ; clk_clk     ; 20.000       ; 0.040      ; 1.460      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|avmm_readdata[7]                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.022      ; 1.442      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.039      ; 1.459      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[4]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; 0.040      ; 1.460      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxdata[4]                                                                                                                     ; clk_clk      ; clk_clk     ; 20.000       ; 0.040      ; 1.460      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|avmm_readdata[4]                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.022      ; 1.442      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.032      ; 1.452      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[3]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; 0.016      ; 1.436      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxdata[3]                                                                                                                     ; clk_clk      ; clk_clk     ; 20.000       ; 0.016      ; 1.436      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|avmm_readdata[3]                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.022      ; 1.442      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; uart_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.039      ; 1.459      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxShReg[1]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; 0.016      ; 1.436      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|RX_MACHINE:rx_0|rxdata[1]                                                                                                                     ; clk_clk      ; clk_clk     ; 20.000       ; 0.016      ; 1.436      ;
; 18.612 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; UART_module:uart_ttl_0|avmm_readdata[1]                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.022      ; 1.442      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clk_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.580 ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6] ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.732      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.038      ; 1.437      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.028      ; 1.427      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[1]                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.028      ; 1.427      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[2]                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.028      ; 1.427      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[3]                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.028      ; 1.427      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[4]                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.028      ; 1.427      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[5]                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.028      ; 1.427      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[6]                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.038      ; 1.437      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; clk_clk      ; clk_clk     ; 0.000        ; 0.049      ; 1.448      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; clk_clk      ; clk_clk     ; 0.000        ; 0.049      ; 1.448      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; clk_clk      ; clk_clk     ; 0.000        ; 0.049      ; 1.448      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; clk_clk      ; clk_clk     ; 0.000        ; 0.049      ; 1.448      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; clk_clk      ; clk_clk     ; 0.000        ; 0.049      ; 1.448      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; clk_clk      ; clk_clk     ; 0.000        ; 0.049      ; 1.448      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; clk_clk      ; clk_clk     ; 0.000        ; 0.049      ; 1.448      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|edge_detector_register                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.049      ; 1.448      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.043      ; 1.442      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.043      ; 1.442      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.043      ; 1.442      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.043      ; 1.442      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.043      ; 1.442      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.043      ; 1.442      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.043      ; 1.442      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_valid                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.027      ; 1.426      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.051      ; 1.450      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.051      ; 1.450      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.051      ; 1.450      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.051      ; 1.450      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.050      ; 1.449      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.050      ; 1.449      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.050      ; 1.449      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_valid                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.049      ; 1.448      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.050      ; 1.449      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.051      ; 1.450      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.050      ; 1.449      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|full                                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.050      ; 1.449      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.050      ; 1.449      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.051      ; 1.450      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_valid                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.051      ; 1.450      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.051      ; 1.450      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.043      ; 1.442      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.027      ; 1.426      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_channel                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.027      ; 1.426      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[0]                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.027      ; 1.426      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[6]                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.027      ; 1.426      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.027      ; 1.426      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[5]                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.027      ; 1.426      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[1]                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.027      ; 1.426      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[2]                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.027      ; 1.426      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[3]                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.027      ; 1.426      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[4]                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.027      ; 1.426      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.034      ; 1.433      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.034      ; 1.433      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.034      ; 1.433      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[5]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.038      ; 1.437      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[3]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.038      ; 1.437      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_endofpacket                                                                                                                                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.027      ; 1.426      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.031      ; 1.430      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 1.436      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 1.436      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 1.436      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 1.436      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 1.436      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 1.436      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 1.436      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 1.436      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 1.436      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 1.436      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 1.436      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 1.436      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 1.436      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 1.436      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 1.436      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 1.436      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[2]                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.034      ; 1.433      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[1]                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.034      ; 1.433      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[3]                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.034      ; 1.433      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.034      ; 1.433      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                                                                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.030      ; 1.429      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 1.435      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.041      ; 1.440      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.038      ; 1.437      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.041      ; 1.440      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.041      ; 1.440      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.041      ; 1.440      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.041      ; 1.440      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.041      ; 1.440      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_endofpacket                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.043      ; 1.442      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.043      ; 1.442      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.043      ; 1.442      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.043      ; 1.442      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                                                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 1.435      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 1.435      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 1.435      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 1.436      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[0]                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.034      ; 1.433      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.031      ; 1.430      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 1.436      ;
; 1.247 ; UART_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; UART_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 1.435      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_clk'                                                                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cs14:auto_generated|altsyncram_kgq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; uart_io_rxd ; clk_clk    ; 3.661 ; 3.661 ; Rise       ; clk_clk         ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; uart_io_rxd ; clk_clk    ; -2.099 ; -2.099 ; Rise       ; clk_clk         ;
+-------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; uart_io_txd    ; clk_clk    ; 3.312 ; 3.312 ; Rise       ; clk_clk         ;
; uart_led_led_0 ; clk_clk    ; 3.090 ; 3.090 ; Rise       ; clk_clk         ;
; uart_led_led_1 ; clk_clk    ; 3.097 ; 3.097 ; Rise       ; clk_clk         ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; uart_io_txd    ; clk_clk    ; 3.312 ; 3.312 ; Rise       ; clk_clk         ;
; uart_led_led_0 ; clk_clk    ; 3.090 ; 3.090 ; Rise       ; clk_clk         ;
; uart_led_led_1 ; clk_clk    ; 3.097 ; 3.097 ; Rise       ; clk_clk         ;
+----------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+----------------------+-------+-------+----------+---------+---------------------+
; Clock                ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 8.119 ; 0.215 ; 16.534   ; 0.580   ; 6.933               ;
;  altera_reserved_tck ; N/A   ; N/A   ; N/A      ; N/A     ; 97.223              ;
;  clk_clk             ; 8.119 ; 0.215 ; 16.534   ; 0.580   ; 6.933               ;
; Design-wide TNS      ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clk_clk             ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+-------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; uart_io_rxd ; clk_clk    ; 8.881 ; 8.881 ; Rise       ; clk_clk         ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; uart_io_rxd ; clk_clk    ; -2.099 ; -2.099 ; Rise       ; clk_clk         ;
+-------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; uart_io_txd    ; clk_clk    ; 6.670 ; 6.670 ; Rise       ; clk_clk         ;
; uart_led_led_0 ; clk_clk    ; 6.254 ; 6.254 ; Rise       ; clk_clk         ;
; uart_led_led_1 ; clk_clk    ; 6.260 ; 6.260 ; Rise       ; clk_clk         ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; uart_io_txd    ; clk_clk    ; 3.312 ; 3.312 ; Rise       ; clk_clk         ;
; uart_led_led_0 ; clk_clk    ; 3.090 ; 3.090 ; Rise       ; clk_clk         ;
; uart_led_led_1 ; clk_clk    ; 3.097 ; 3.097 ; Rise       ; clk_clk         ;
+----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_clk    ; clk_clk  ; 12637    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_clk    ; clk_clk  ; 12637    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_clk    ; clk_clk  ; 327      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_clk    ; clk_clk  ; 327      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Mar 20 18:30:32 2018
Info: Command: quartus_sta UART_Avalon -c UART_Avalon
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'qsys/qsys/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'qsys/qsys/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'output_files/Tconstraints.sdc'
Warning (332153): Family doesn't support jitter analysis.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 8.119
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.119         0.000 clk_clk 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 clk_clk 
Info (332146): Worst-case recovery slack is 16.534
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.534         0.000 clk_clk 
Info (332146): Worst-case removal slack is 1.328
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.328         0.000 clk_clk 
Info (332146): Worst-case minimum pulse width slack is 6.933
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.933         0.000 clk_clk 
    Info (332119):    97.223         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 13.339
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    13.339         0.000 clk_clk 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clk_clk 
Info (332146): Worst-case recovery slack is 18.319
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    18.319         0.000 clk_clk 
Info (332146): Worst-case removal slack is 0.580
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.580         0.000 clk_clk 
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 clk_clk 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 432 megabytes
    Info: Processing ended: Tue Mar 20 18:30:35 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


