$date
	Sun Mar 16 20:29:16 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ckt_one_testbench $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # B $end
$scope module dut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 ! Y $end
$var wire 1 $ w $end
$var wire 1 % x $end
$var wire 1 & y $end
$var wire 1 ' z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1'
0&
0%
0$
1#
1"
1!
$end
#10
0!
1%
0'
0#
#20
1!
1&
1$
0"
#30
0!
0&
0%
1#
#40
