LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
USE IEEE.NUMERIC_STD.ALL;

ENTITY ALU2 IS
PORT (
    Clock      : IN  STD_LOGIC;
    A, B       : IN  UNSIGNED(7 DOWNTO 0);
    Student_id : IN  UNSIGNED(3 DOWNTO 0);
    OP         : IN  UNSIGNED(15 DOWNTO 0);
    Neg        : OUT STD_LOGIC;
    R1         : OUT UNSIGNED(3 DOWNTO 0); -- Lower 4 bits of the result
    R2         : OUT UNSIGNED(3 DOWNTO 0)  -- Upper 4 bits of the result
);
END ALU2;

ARCHITECTURE Behavior OF ALU2 IS
SIGNAL Reg1, Reg2, Result : UNSIGNED(7 DOWNTO 0) := (OTHERS => '0');
BEGIN
    PROCESS (Clock, OP, A, B)
    BEGIN
        IF (rising_edge(Clock)) THEN
            CASE OP IS
                -- 2C (2's Complement of A)
                WHEN "0000001000000000" => -- Opcode for 2's Complement
                    Neg <= '0';
                    Result <= NOT(A) + 1; -- 2's complement logic
                
                -- Default: Do nothing
                WHEN OTHERS =>
                    Result <= (OTHERS => '0');
            END CASE;
        END IF;
    END PROCESS;

    -- Map outputs
    R1 <= Result(3 DOWNTO 0); -- Lower 4 bits
    R2 <= Result(7 DOWNTO 4); -- Upper 4 bits
END Behavior;