INFO-FLOW: Workspace /home/alex/GitHub/warc_fusesoc/hls/axis/fir/proj_cpp_FIR/solution1 opened at Mon Mar 16 16:14:45 GMT 2020
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.11 sec.
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.14 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute         source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Command     set_part done; 0.19 sec.
Execute     create_clock -period 4 
Execute       config_clock -quiet -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute     source ./sw/x_hls.tcl 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       is_encrypted /home/alex/GitHub/warc_fusesoc/hls/axis/fir/tb/result.golden.dat 
Execute       is_xip /home/alex/GitHub/warc_fusesoc/hls/axis/fir/tb/result.golden.dat 
Execute       is_encrypted /home/alex/GitHub/warc_fusesoc/hls/axis/fir/rtl/data/cpp_FIR.inc 
Execute       is_xip /home/alex/GitHub/warc_fusesoc/hls/axis/fir/rtl/data/cpp_FIR.inc 
Execute       is_encrypted /home/alex/GitHub/warc_fusesoc/hls/axis/fir/rtl/cpp_FIR.h 
Execute       is_xip /home/alex/GitHub/warc_fusesoc/hls/axis/fir/rtl/cpp_FIR.h 
Execute       is_encrypted /home/alex/GitHub/warc_fusesoc/hls/axis/fir/tb/cpp_FIR_test.cpp 
Execute       is_xip /home/alex/GitHub/warc_fusesoc/hls/axis/fir/tb/cpp_FIR_test.cpp 
Execute       is_encrypted /home/alex/GitHub/warc_fusesoc/hls/axis/fir/rtl/cpp_FIR.cpp 
Execute       is_xip /home/alex/GitHub/warc_fusesoc/hls/axis/fir/rtl/cpp_FIR.cpp 
Execute       get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 0.32 sec.
Command   ap_source done; error code: 1; 0.53 sec.
Execute   cleanup_all 
