.comment from next-pnr
.device 8k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000100000000010000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000100
000000000000000100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000001010000110110
000000001000110100
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 26 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 30 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000110000010000
001100000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 31 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001010000000000000
000000110000000000
000010000000000000
000010110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 32 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000001000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000011000000000001000000100010000000
000000000000000000110100000000001100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000001000000100000000010
000100000000000000000000000000001101000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000011100000000000000000000000
000001000000000000000000000000100000000001000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000001100000
000000000000000000000000000000010000000000000000000000

.logic_tile 17 1
000000000000000111000000010101011000110110100100000000
000000000000000000100011111101111101101001010000000000
001000000000000000000111101000000001000000000000000000
100000000000000000000100001101001001000000100000000000
010000000000000000000110100000011100000100000001000000
010000000000000000000110110000000000000000000000000000
000000000000000000000000000011000000000011010100000000
000000000000000000000010110011101000000011000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000001010011000000001000000000000000000000000000
000000000000100000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
000100000000100000000011000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000011000000000000000000000000
000000000000000000000011100000100000000001000000000000
001000000000000111000000000000000000000000000000000000
100000000000000001100000000000000000000000000000000000
110000000000000000000111100000011110000010000000000000
110000000000000000000111110000000000000000000000000000
110000000000000000000000000101001001101111000100000000
100000000000000000000000000111111000001111000000000010
000000000000000000000110100101011111110110100100000001
000000000000000000000000001101101111010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000010000000000001000010000000000000
000000000000000001000000000000001101000000000000000000
010000000000001000000010000000011000000100000000000000
000000000000000011000000000000000000000000000000000000

.logic_tile 19 1
000000000000000000000000010000011101000100000100000000
000000000000000000000010101011001100010110100000000101
001000000000000000000000010001000000000000000000000000
100000000000000000000010100000100000000001000000000000
010100000000000000010111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
001000000000000000000010101101111100001001000110000000
000000000000001101000100000101100000001011000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000010100000000001000000000000011000000100000000000000
000001000000000001010000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000111000010110101101011010110000001000000
000000000000001111100111100001111110111111000000000000
001000000000000000000010110101111110100000000000000000
100000001100000000000111101001011000110000100000000000
110000000000001111100110110101101010010110110000000000
110000000000000101000011100101001001100010110001000000
000010100000001111000011110001111010111001010110000001
000011100000001111000011010011111101111111110000000000
000000000000101001100110000101111001101000010000000000
000000000000001111000000000011011010000100000000000000
000100000110000000000000000101001010000111010010000000
000100000000000000000000001101101101010111100000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000110000101100110100001011111001011100000000000
000000000000001101000000001101011110010111100001000000

.logic_tile 21 1
000000000000001111000010000101101101111001010100000000
000000001000000111100111101011001111111111110000000101
001000000000101001100111100111101111101000010000000000
100000000001000111000100001001001000000000010000000000
010000000000000001100000001001111111110000010000000000
010000000000001101000000000101011000100000000000000000
000000000000101111100000010011100000000000000000000000
000000000000010101110011110000000000000001000000000000
000000000000100001000000011101111000011110100000000000
000000000000000000100010100011111000011101000001000000
000000000000001000000110011101011110111001110100000001
000010100000000101000010000001011010111101110000000000
000000000000001001000000001001001111100000010000000000
000010000000000101000010110101011100101000000000000000
010000000000000001000011101011111110111001110100000000
000000000000000000000010111011111110111101110000000001

.logic_tile 22 1
000000000000000000000000001001111010100000000000000000
000000000000000000000010001111101011111000000000000000
001000000000001111100110111001111111100001010000000000
100000000000000001100010000101011011010000000000000000
010000000000001000000010011101011011100000000000000000
010000000000000101000110101111001100111000000000000000
000000000000001001100000011011111111100001010000000000
000000000000001011000011100101111110010000000001000000
000000000000000000000000010111011101111101010100000100
000000000000000000000011010111111000111110110000000000
000000000000001000000010111111101101101000000000000000
000000000000001011000011110101111111010000100000000000
000000000000000001100000001111001011111101110100000000
000000000000000000000010001001111010111100110001000110
010000000000000000000010010000011001001100110000000000
000000000000100111000010000000001000110011000010000000

.logic_tile 23 1
000000000000000000000000000000000000000000100000000000
000000000000000000000000000000001110000000000010000001
000001000000000000000000000000000000000000000000000000
000010000000000000000000001011000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010011000000000001000000100000000000
000000000000000000000100000000001110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000011000000000000000000000000100001000000
000000000000100000100000000000001101000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100000000000
000000000110000000000000000000001101000000000000000000
000100001010000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000

.ramb_tile 25 1
000000000000000000000000011000000000000000
000000010000000000000011111011000000000000
001000001110101000000000000111100000000000
100000000001000101000011111111100000000000
011000000000000111100000000000000000000000
010000000000000000000000000011000000000000
000000000000000000000000011101000000000000
000000000000000000000011011111000000000000
000000000000000000000000011000000000000000
000010000000001101000010110011000000000000
000000000000000000000000001001100000000000
000000000000000001000010001101100000000000
000000000000000000000000000000000000000000
000000100000001111000011111011000000000000
010000001100000001000011101111100000000000
010000000000000111000011110111001110000000

.logic_tile 26 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001100000000001000000000000
000000000000000000000000001001100000000000000000000000
000001000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 1
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 28 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001100100000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000

.logic_tile 29 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000000000010
000000000000000000000000000000100000000001000000000000
000010100000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 1
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001110000000000000
000000010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000

.logic_tile 6 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000010101001001011101001110000000000
000000000000000000000100000111101111111110110000000000
000000000000000111100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111110101001101010110000000000000
000000000000000001000011110000101011000000000000000100
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000001010000000000001011111101000001010000000000
000000001110100001000010010111011010000110000000000000
000000000000000000000000001101111001111000000000000000
000000000000000000000000000111011011111010100000000000
000000000000000011100000010000000000000000000000000000
000000000000000011100010000000000000000000000000000000

.logic_tile 11 2
000000000000000001000111100001011111000001010000000000
000000000000001111100110001111011010001001000000000000
000100000000000000000000000000011100010010100000000000
000100000000000000000000000000001111000000000010000000
000000000000000111100000000001000000000011000000000000
000001001000000000000000000001100000000010000000000001
000000000000000111000111100001001010111001010000000000
000000000000000000100010000111101111100110000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000001010000000000000011011111111101010000000000
000000000010100001010000001011101011010000100010000000
000000000000000000000010010000001000000100000000000010
000000000000000001000010100001010000000010000010000000
000000000000000001000000011000011010000010000000000100
000000000000000000100011011111010000000110000000000000

.logic_tile 12 2
000000000000000111000111110111001001000000100000000000
000000000000000011100111110001111011010100100000000000
001000000000001000000000010101011101010111010000000000
100000000000000111000011010001011100000011010000000000
110000000000000111100011100000000000000000100100000001
000000000000000000000000000000001001000000000000000000
000000000001011111100111110111111110000110000000000000
000000000000101111000111101111101110000010000000000000
000000100000000000000010011111011100000000010000000000
000000000000000000010011000101111011001001010000000000
000000000000000111000010011000011001000010000000000100
000000000000000000000010000111001011000110000000000000
000000000000001001100000010011011010111001010000000000
000000000000000001000011011011101010011001000000000000
010010100001011001000111000111011000111110110000000000
000001000000100001000100001001011111110100110001000000

.logic_tile 13 2
000000000000000000000010000111100001000000100010000000
000000000001010000000000000000001110000001000000000001
001000000000001001100000000111001100000010100000000000
100000000001010111000000001001011010000010010000000000
110000000000001000000111100101111001000010000000000000
000000000000000111000000001011101101101001010000000000
000000000000000000000111101111100000000011000010000000
000000000000000000000110000111000000000010000000000000
000000000000000001100011111011001110000010100000000000
000000000000000000000111000011101101000010000000000000
000110001000001000000000010111011000000110100000000000
000000000000000101000010000000101010000000010000000000
000000000000001111100010011000000000000000000100000000
000000000000000101000010001101000000000010000000100010
010000000000001101000000000011101010000000110000000100
000000000000000101000000000011111111000001110000000000

.logic_tile 14 2
000000000000000111000010010001011111001000000000000000
000000000000000000100111101001011010001110000000000000
001000000000100101000011100111001110111001010000000000
100000000000010000100011110011101001100110000000000000
110000000000000001100111101001011001111110110000000000
000000000000000000000100001111011010111000110001000000
000000000000001001010000001111001111111001010000000000
000000000000000001100000000001101010100110000010000000
000000100000000111000000001000000000000000000100000100
000000000000000000000000000111000000000010000000000000
000001000000000101100011001001101011101000010000000000
000010100000000000000000001011111010101110010010000000
000000000000000001000111001111011100000011000000000100
000000000000000000100011100101100000000001000000000000
010000000000010001000110001101001010000110110000000000
000010100000100000100010001011101001000101110000000000

.logic_tile 15 2
000000000000000101100011100000011000000100000100000001
000000000000000000100100000000000000000000000001100000
001101000000001011000000001101101110000010000000000000
100100100000000001100011111101101001000011000000000000
110001000000000000000110011111011101001111100000000000
000000000000001101000010000011101000001001100000000000
000101001100000000000010010000011110000100000110000000
000100100000010000000110000000010000000000000001000000
000000000000000111010000000011001110100001010000000000
000000000000000000000010011101011101111010100000000000
000000000110001001000000010101111001000100000000000000
000000100000001011100010001101111111000110100000000000
000100000000000101100000000001000000000000000100000000
000000000000000000000011100000000000000001000000100010
010001000000000000000010011011111100110001010000000000
000000100000000000000110100011011010110001100000000000

.logic_tile 16 2
000000000000001111100111111000000000000000000000000000
000000000000001001000110001111000000000010000000000000
001000001100001000000011101001011010000100000000000000
100000000000001111000000001011011001101000010000000000
110000000000000011000110001101011111100011110100000000
010000000000001111000100000001001101000011110000000000
000000000000000101000110101101011010010100100000000000
000000000000000000100000001011101001001000000000100000
000000100000000101100000000101001100000110000100100000
000000000000000000000010010000001010101001000000000000
000000000000000000000111010011111101101111000100000000
000000000000000001000011010101011001001111000001000000
000000000000000000000110100001001010001110000100000000
000000000000000000000000001111000000000110000000000000
010001001000000000000010100000001001000000000000000000
000000100000001111000100001001011101000010000001000000

.logic_tile 17 2
000000000000000111000000011001101110001110000100000000
000000000000001101100011100001110000000110000000000000
001000000000001111100110000101111010000000000000000000
100000000000100001100000000000100000001000000000000000
110000000100000101000111110001111110111001110100000100
110000000000000000000011110101001000111110110000000010
000000000000000001100111100000001100010000000000000000
000000000000001111000000000000001011000000000000000000
000000000000001001100110000001011011100000000000000000
000000000000000001000000001001001111110000010000000000
000101000000000000000000010011111011111001010100000000
000010100000001101000010001011001000111111110000000000
000100000000000000000111110001101101111101010100000000
000000000000011101000011101101001101111110110000000000
010000000000001000000111101101101100010111100000000000
000000000000001101000000000001101110001011100000000000

.logic_tile 18 2
000000000000001000000111010001101000100000000000000000
000000000000000101000110111011111001110100000000000000
001000001110000101100111100001000000000010000000000000
100000000001010000000100000000000000000000000000100000
110000000100000000000000011011111111010111100000000000
110000000000000000000010100101001111000111010000000000
000000000110000011100000011001011011000010000000000000
000000000000000001000010100001001011000000000000000100
000000000000001000000000010111011010010110100100000000
000000001010000001000011100000101100100000000000000010
000000000000000101100000000000000000000010000000000000
000000000000000000100000001101000000000000000010000000
000000000001000000000111110111100000000010000010000000
000000000000000000000010000000000000000000000000000000
010000000000001000000011101000000000000010000000000000
000000000000000001000100000001000000000000000010000000

.logic_tile 19 2
000000000000000000000010100001111011101001000000000000
000000000000000101000011110111011000100000000000000000
001000000000001111100111110000001100000100000110000001
100000000000000011000011110111001010010110100000000000
110000000000001111000011110101001100000111010000000000
110010000000101111000110001001011000101011010000000000
000000001110000111100010100101000000000011010100000001
000000000000000001100110001111101011000011000010000000
000000100000001000000110001011111110111001010100000000
000000000000001001000000000101101001111111110010000000
000001000000000000000111000101101010001101000100000001
000000100000000000000000000101100000001001000000000000
000000000010001001100111001101111001001011100000000000
000010000010000001000110001111011001101011010001000000
010001001110101011100110101111111000101000010000000000
000000000000000001100100000001001001000000100000000000

.logic_tile 20 2
000010100000000111000010100000000000000000001000000000
000001000010000000100000000000001010000000000000001000
000000001110100111100110010011100000000000001000000000
000000100000010000000111110000001000000000000000000000
000000000000000111100110000111101000001100111000000000
000001000110000000000100000000001011110011000000000000
000010100000000001100011100111001001001100111000000000
000001000000000000110100000000001001110011000000000000
000010100111000000000000000001001001001100111000000000
000000000000100000000000000000101011110011000000000000
000001001011110001100000010001101000001100111000000000
000010000000111011100011100000101111110011000000000000
000000000010000001100000010011101001001100111000000000
000000000010000000100011100000001010110011000000000000
000000001100100000000000000011101001001100111000000000
000000000001000001000000000000101000110011000000000000

.logic_tile 21 2
000000000100000111000000011011111001101000010000000000
000000000000000101100011010001111010000000100000000000
001000001100001111100111101000000001000000000000000000
100000000000001011100100000011001000000010000000000010
110000000000000000000000001011101111001111110000000000
110000000000010101000000001101111110000110100001000000
000000000000001101100111101001011001111000000000000000
000000000000000101000000001001101010100000000000000000
000001000000000111100000001001001100100000010000000000
000000000000000000000010001111001101100000100000000000
000000000000000111000110100101111101001111110000100000
000000000000000000000011110101111111001001010000000000
000000000000000000000111010001101111110000010000000000
000000000000001101000111110001101000010000000000000000
010000001110001011100110011011100001000000110100000001
000000000000000001100011010001101110000001110001000000

.logic_tile 22 2
000000000000000001100110110000000000000000000000000000
000000000010000000000011100111000000000010000000000000
001001000000001001100110011101111100111101010100000001
100000100001000001000011101101111000111110110010100000
010000000000001000000011110001101011101000000000000000
110000001100000111000010001011101111011000000000000000
000000000000100000000010010101101001010010100000000000
000000000001010000000010101011111111110011110000000000
000000000000000000000110101001111101111101010100000101
000000000000100000000010011101001000111101110000000000
000001000000001001000000010111111101101000000000000000
000010100000011011000010000101101110010000100000000000
000001000110000001000111001001001010100000000000000000
000000000010000000100000001111001111111000000000000000
010000000000001000000111100001111010111001110100000000
000000000000000001000110001001111011111110110011000100

.logic_tile 23 2
000000000110000000000110100101111001100000000000000000
000000000000000000000011100101001111111000000000000000
001101001010000111100000000011011000001100110000000000
100000000001000001100000000000101111110011000000000000
110100000000000111000111100000000000000010000000000000
110010000000000000100000000000001010000000000001000000
110000000000000111000000000101011100001110000100000000
100000000001011101000000001001110000001001000001000000
000000000000100001100110001011111110110000010000000000
000000000011000000000010010101111001010000000000000000
000000000000000000000111110000000000000000100000000000
000000000000100000000111000000001101000000000000000000
000000000010100000000010011000000000000000000011000001
000000001100000000010010000001000000000010000001000010
010000000000000000000111001001001100101000000000000000
000000000000000000000011111011111100100000010000000000

.logic_tile 24 2
000000000000001000000110101000000000000000000000000000
000010000000000101000100000111000000000010000000000000
001001000000000001100000000011111001100000000010000000
100010100001000000100011101011111111110000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000001000000000000000000000000000
000000000001010000000000000001000000000010000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000001011001000010000000000000000000000000000000
000000000000001000000000000111000000000000000110000000
000000000000001111000000000000000000000001000000000000
110000000000100011000000000000000000000000000000000000
010000000000010000100011001001000000000010000000000000

.ramt_tile 25 2
000000000000101000000111000000000000000000
000000010000000101000000001111000000000000
001000000000000000000000010111100000000000
100000010000001111000011100111100000000000
010010001000001111100110000000000000000000
110000000000001111100100000001000000000000
000000000000000111000000000011100000000000
000000001000000000000000000101100000000000
000100000000000011100000001000000000000000
000000000000000000100000001001000000000000
000000000000000000000000010101000000000000
000000000000000000000011011001000000000000
000000000000001101100011110000000000000000
000000000000000111100111100111000000000000
010000100000000000000010100101100000000000
010000000000000000010100000011001111000000

.logic_tile 26 2
000000000000000101100000000011011101100000000000000000
000010101100001111000000000001001100111000000000000000
001000000000000101100110101001001011101000000000000000
100000000000000000000000000011011101010000100000000100
000010100000000001000110001000000000000000000000000000
000001000000000001100000000111000000000010000000000000
000000000000100000000111100000000000000000000100000000
000000000001010000000000001011000000000010000000100100
000000000000000001100010010011111000101000010000000010
000000000000000000100111000101001000001000000000000000
000000100000101011100110001001001101101000000000000010
000000000001010011100100000011011001010000100000000000
000000000000000000000110000101011100111000000000000000
000000000000000000000100000001001111100000000000000001
010000000000000101000000001001011010101000000000000000
100000000000000000100000000011011000010000100000000010

.logic_tile 27 2
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 28 2
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 29 2
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000001110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000010101111001111100000000000000000
000000000000000000000110110011101011000000000000000000
000000000110000000000000000111100001000001010000000000
000000000000000000000000001111001011000001110000100000
000000000000000001100000001000000001000010000100000000
000000000000000000000000000011001110000000000000000000
000000000000000101100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000

.logic_tile 30 2
000000000000000111100110000011000000000010000000000000
000000000000000000100010110000000000000000000000100000
001000000000000101100000000000001000000010000100000000
100000000000000000000000000001010000000000000000000000
110000000000000000000000010000000000000000000000000000
110000000000000000000011110000000000000000000000000000
000000000000001000000110000101100000000010000100000000
000000000000000001000000000001100000000000000000000000
000000000000000001100000000001000000000010000000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000010000000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000001100110000000000
000000000000000000000000000101001011110011000000000000

.logic_tile 31 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000000000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000010001100000000000001000000000
000000000000000000000011100000100000000000000000001000
001000000000000000000110000000000000000000001000000000
100000000000000000000010000000001111000000000000000000
010000000000000011000110010101001000001100111110000001
010000000000000000100010000000100000110011000000000000
000000000000000001000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000010101011010000100000000000000
100000000000000000000010000000000000001001000010000000
000000000000000000000000001000000000001100110100000000
000000000000000000000010101011001011110011000010000010
110000000000000000000000000001100001001100110100000001
000000000000000000000000000000101001110011000010000010

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 3
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100010101100000000000000000000000000000000000000000000
110000000000001000000000000101000000000000000100000000
010000000000000111000010000000000000000001000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000111011010000001000000000000
000000000000000000000000001101000000001001000010000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 3
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
001010000000000001100000010000000000000000000000000000
100001000000000000100011100000000000000000000000000000
110000000000000001100000000111000001000011000000000000
010000000000000000100000000011101001000001000000000001
000000000000000000000000000001101011000100000000000000
000000000000000000000000001011101000101101010000000010
000100000000001000000111000000000000000000000000000000
000000000000000101000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000000001000000000000011110000100000100000000
000000000000000000100000000000000000000000000000000010

.logic_tile 10 3
000000000000001111100000000001011110111011110000000000
000000000000001111000011111001011111110001110000000000
001000000000000111000111100011111110000001000010000000
100000001100000000000000001111100000001001000000000000
110000000000000111000111101111111010010000110000000000
010000000000000000000100001101011111000000010000000000
000100000000000101100011110101101111110101010000000000
000100001100000000100011110011101000110100000000000000
000000000000001001000110010000000001000000100100000000
000000000000000011100011100000001010000000000001000000
000000000000000000000000000001000000000000000100000000
000000000000000000000011100000000000000001000000000000
000000000000000011100011001001101100010111010000000000
000000000000000000100011111101111100000011100000000000
010000000000000001100000010101001011100001010000000000
000000000000001111000010000011101000110101010000000000

.logic_tile 11 3
000000000000000111000000010000000000000000100000000000
000000000010001111100010011001001010000010000000000000
000000000000000111100000011001100000000011000000000000
000000000000000000000011101101100000000010000000000100
000000000000000001000011100000011001010110000000000000
000000000000000000000000000000001010000000000000000000
000000000010000111000110110111001010000010000000000000
000000001100001101100111010111110000001000000000000100
000000000000000001000000000101101101101000000000000000
000010100000000001000000000001001011011000000000000000
000000000000100000000000000011000000000011000000000000
000000000000010000000000000001000000000010000000000100
000000000000001000000010000001100001000000100000000000
000000000000000001000000000000001010000001000010000000
000000000000000000000000000011000000000000000000000100
000000000000000000000000000001000000000011000000000000

.logic_tile 12 3
000000000000000111100010110011001010010110000000000000
000000000010000000000011110000101111000001000000000000
001010100000101000000111100000011001010100100000000000
110001000001000001000100001101001001010000000000000000
110000100001010000000000000001001100000010000000000001
000000000000100011000011100000000000001001000000000000
000000000110001001100000011000011000010010000000000000
000010100000001001000011011001001011000100100000000000
000000100001001001000110110000000000000010000101000000
000000000000000001000011111001000000000000000000000000
000000000000000000000010101000011110000110100000000000
000000000000000001000100001011011010000000100000000000
000000000000000000000010101101111010001011100001000000
000000000000000000000100000011101100000110000000000100
010000001110100000000110100011011011000110110010000000
000000000000010000000011001001101111000000110010000000

.logic_tile 13 3
000000000000001011100000000000000000000000001000000000
000000000000101111000000000000001011000000000000001000
000001000001001000000000000001101010001100111000000000
000010000001011111000011100000111111110011000000100000
000000000000001111110110100111001001001100111000000100
000000000000001011100100000000001111110011000000000000
000010100001010001010000010101101001001100111000000000
000001000001101111100011100000001100110011000000000000
000000000000001000000000000001001000001100111010000000
000000000000000101010000000000001010110011000000000000
000001000000000101100000000001001001001100111000000000
000010100000000000000000000000001011110011000000000000
000000100000000000000000010101101001001100111000000000
000000000000000101000011100000001000110011000000000000
000010000000100000000010100011001000001100111000000000
000001100000010000000000000000001010110011000000000000

.logic_tile 14 3
000000000000000111100110000000011000000100000110000000
000000000001010111100000000000010000000000000001000000
001001000000000000000011110101101110000010000000000000
100000000001010000000011011111000000000111000000000000
110000000000000001100111100000000000000000000111000100
000000000000001101100100001011000000000010000010000000
000001001000000101100010110001111011111001010000000000
000010101100001001000111000101111010100010100000000000
000000000000000001100111101101101000111000000000000000
000000000000000000000110001101111011110101010010000000
000000000000000000000000010001000000000000000100000100
000000000000000000000010100000000000000001000000000000
000000000000000001000000010011001101010010100000000001
000000000010000000000010000101011111010001100000100000
010000000000000000000111000011100000000000100010000000
000000100000000000000100000000101000000001000000000010

.logic_tile 15 3
000000000000001000000111100101111111100000010000000000
000000000000001001000100001101101111111110100000000000
001000000100000001000000011111101101111001010000000000
100000000000001001100011101111111110100010100000000000
110000000000000000000110000001001111000000010000000000
000000000000001001000000000001111011000010110000000001
000000000000100111100111000000000001000000100101000000
000000000000000000100010100000001000000000000001000000
000000000000000001100010011001001111000001110000000000
000000000000000000000011001001111010000000100000000000
000000000111101000000000010011111100000000110000000000
000000000000001111000011011111011101000010110000000000
000100000001000011100000000000000001000000100100000000
000000001000000000000010000000001000000000000001000010
010000001100001000000010010011001110111101010000000000
000000000000000011000011000011101010010000100000000000

.logic_tile 16 3
000000000000001001000110111001001011010110100100000000
000000000000000001100111101111011000101101010010000010
001000001100000101000000010011111011101001000000000000
100000000000001101100011100111011011111001100000000000
010000000000000111000011111011011110000110100000000000
110000000000000001000011101011011111001111110000000000
000000000100000011100011110000000000000000000000000000
000000000000010000100010100000000000000000000000000000
000000000000000101000111011111001010100000010000000000
000000000000000000000110001001101010100000100000000000
000000001100000000000111001111011010010110000000000000
000000000000001001000011100111001101010111010000000000
000000000000001001110010010011111000001111000100000000
000000000010001011000011001001101101001111100000000000
010000000110000000000110011001001110010111100000000000
000000000000000011000010001111011001000111010000000000

.logic_tile 17 3
000000000000001000000000001011001010100000010000000000
000001000000000101000011100011001110100000100000000000
001000000000101111100010001000001101000010100110000000
100000000001001101000110111001011111010010100000000000
010000000000000101000000000001111011000010000000000000
010000000000001111100000000101011001000000000000000000
000000001100001111000111111111101111100011110100000000
000000000000001101100010100101011111000011110001000000
000000000000000011100000001000011111000110000100000000
000000000000010000000010001011011010010110000001000000
000001000000100000000000001000000000000010000010000000
000010100001011001000010011101000000000000000000000000
000000000100000001000111001101111111101111000100000000
000000000000000000000100000001111011001111000001000000
010000000000100101000000010001000000000010000000000000
000000000000010000000010110000000000000000000010000000

.logic_tile 18 3
000000001110010000000000011111001101000010000000000000
000000000000000000000011000001101010000000000000000000
001000000000000111100010001000000000000010000000000000
100000000000000101010100001111000000000000000010000000
010000000000000000000000001011111100001110000100100000
010000000000001001000000001011100000001001000000000000
000000000000000101000111000111000000000010000000000000
000000000000000000100100000000000000000000000010000000
000000000000000111000000011111011000010111100000000000
000000000000000111000010110101111101000111010000000000
000101000000000001100010010011011011101001000000000000
000100100010000000000010000101011000100000000000000000
000000000100000101000000010111011001000110100000000000
000000000010000000100010001011111000001111110000000000
010100000000000000000000000101100000000010000000000000
000100000000000000000010110000000000000000000010000000

.logic_tile 19 3
000000000000000000000011111101111000000111010010000000
000000000000000000000011110011001010101011010000000000
001000000000000101010010111001111110111001010100000001
100000000000000000000111101111111100111111110010000000
010100000000101001010011110000000000000000100000000000
110000001000011011000111100000001111000000000000000000
000001001111000101000010000101001100101000000000000000
000010100000000001000100001011011110100100000010000000
000000000000100001100111111011011001001111110000000000
000000000000000000000010110111011100000110100001000000
000100000000001000000110111101111100111000000000000000
000010000000001101000111001011111010100000000000100000
000000000000000101100010100101001110101000010000000000
000000000000001001000100001001101110000000010000000000
010000001100000001000010010101111101101000000000000000
000000000000000000100010001001011101011000000000000000

.logic_tile 20 3
000001000000001101100000010011001000001100111000000000
000010101000001111000010100000001100110011000000010000
000000000000100111000011100101001001001100111000000000
000000000001000000100100000000101011110011000000000000
000000000000000111000111100001001000001100111000000000
000001001000000000100000000000001000110011000000000000
000000000000000011100000010011101001001100111000000000
000000000000000000100011110000101101110011000000000010
000000000000100111000111100111001000001100111001000000
000000000000000001110010000000101101110011000000000000
000000000000000000000010100001001001001100111000000000
000000000000000000000011110000101000110011000000000001
000001001100000000000000000001101001001100111000000000
000000100001010000000011110000101010110011000010000000
000000001010000000000000000101001000001100111000000000
000000001110000000000000000000001101110011000001000000

.logic_tile 21 3
000000000000001111100000010001101100010110110000100000
000000000000001111100011110001011010010001110000000000
001001000000001011100010110011011010101000010000000000
100000100000000001100110001111101011000000100000000000
010000000000001111100111110001101111100000010000000000
110000000000001001100110100111101101010000010000100000
000000000000000111100000000011101100101000010000000000
000000000000010000100000000101111110001000000001000000
000000001100000000000111001111111101100000000000000000
000010100000000000000011111001101111110100000000000000
000000000000000001000111110001011000001111110000000000
000000000000001001100110110001111101000110100000000100
000010100000001101000000011000011001000100000110000000
000001000010000111000011100001001100010110100000000010
010000000000000000000011101000000000000010000000000000
000000000000000000000010001011000000000000000001000000

.logic_tile 22 3
000000000000000011100011100011000000000000001000000000
000000000000000111100000000000001000000000000000000000
000000000000000001100011100111101001001100111000000000
000000001110000000100000000000001001110011000000000010
000000000000000101000111000011001000001100111000000000
000010000000000000000000000000101111110011000000100000
000000000000001000000000000011001000001100111000000001
000000000000000011000000000000001001110011000000000000
000000100000000011100010010001101000001100111000000000
000000000000001111100111100000001011110011000000100000
000000000100000000000110000111001001001100111000000000
000000000000000000000100000000001010110011000000100000
000000000000000111100111000001001000001100111000000000
000000000000000000000100000000001101110011000000100000
000000000000000001000000000101001001001100111000000000
000000000000000000100000000000001101110011000000100000

.logic_tile 23 3
001010101001000000000000011101011010101001000000000000
000001000000000111000010011111011110100000000000000000
001000000000010001100000001001011000101000010000000000
100000000000101111000000000011001011000000010000000000
010000001010001111000011111011001110111001010100000000
110000000000000111100110001011011101111111110001000000
000000000000000101000110110000000001000000100000000000
000000100000000101100111100000001110000000000000000000
000000000000000001100000010011101111111001010100000000
000000000010000000000010001001111100111111110001100000
000010000000001101000110010101111111111001110100000000
000001000000000001100010001111001010111101110001000000
000000000000010111000000000101011000101001000000000000
000000000000000000000010000101001110100000000000000000
010000001010001001100011101111011010110000010000000000
000000000000010101000100000111011010010000000000000000

.logic_tile 24 3
000001000000001000000010101011111000101000000000000000
000000100000000101000100001001001011100000010000000001
001000000000100111000000000000000000000000000000000000
100000001100010000000010100000000000000000000000000000
110001000100000000000010100000000000000000000000000000
010010100000000000000011100000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010100000000000000111100001001011111001010100000000
000000000000001011000110000001111100111111110001000000
000000000001011011000000000000000000000000000000000000
000010100000000001000000000000000000000000000000000000
000000000101000000000010000011000000000000000000000000
000000000000000000000000000000101111000000010000000000
010000000000000000000000000000001100000100000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 3
000000000000000111100000001000000000000000
000000010000000000100000000011000000000000
001000000000000000000000000101100000000000
100000000000000000000000000001100000000000
010000000000000000000011100000000000000000
110000000000000000000000001011000000000000
000000000000000111100011111011000000000000
000000000000000111000011100011000000000000
000000000001011000000000001000000000000000
000000000000000011000011001111000000000000
000000000000000111000000001111000000000000
000000000000001001010011011111000000000000
000000000000000011100010001000000000000000
000000001010000000000000001011000000000000
010000000000000000000110011111000001000000
110000000000000000000111010101101011000000

.logic_tile 26 3
000000000000000101100000001011011000100000010000000000
000000000000000111000010101111011011101000000000000100
001000001111001000000110100111101010100000000000000000
100000000000101011000000000001101100110000100000000000
000000000000000111000010101011001111100000010000000000
000000000000000000000000001111011011101000000000100000
000000000001010111010111000011111111101000010000000100
000000000000100000100100000011001101000100000000000000
000000000000000011000000001011101100111000000000000000
000000000000000000100010100001101110010000000010000000
000000001010010000000110000001001001101000010000000100
000000000000100001000000000011011101000100000000000000
000000000000000101000010110011101100100000000000000100
000000000000000000100111001111101101110100000000000000
010100000000000101000110011000000000000000000100000000
110100000010000000100011001111000000000010000000000000

.logic_tile 27 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000100000000000000000001100000100000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 28 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 29 3
000000000000000000000010110000000000000010000000000000
000000000000000000000011101011000000000000000000000000
001000000000000111100000010000000000000000000000000000
100000000000000000100011110000000000000000000000000000
010000000000000000000110100111101100000010000100000000
110000000000001101000000000000110000000000000000000000
000000000000000001110000010000000001000010000010000000
000000000000000000000010000000001011000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000111011001001100110000000000
000000000000000000000000000000111000110011000000000000
000000000000000000000010101011000000000010000100000000
000000000000000000000000000101100000000000000000000000
000000000000000000000000010001000000000011100001100010
000000000000000000000010100101101001000011110001000001

.logic_tile 30 3
000000000000001000000000000000000001000000001000000000
000000000000000101000000000000001000000000000000001000
000000000000000000000000000101100000000000001000000000
000000000000000101000000000000001110000000000000000000
000000000000000000000111100111001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000100101000010100011101000001100111000000000
000000000001000000000100000000001110110011000000000000
000000000000000000000000010111001001001100111000000000
000000000000000000000010100000001111110011000000000000
000000000000001000000000000011001000001100111000000000
000000000000000101000000000000101110110011000000000000
000000000000101000000000000111001000001100111000000000
000000000001010111000000000000001000110011000000000000
000000000000000000000110100101101000001100111000000000
000000000000000000000000000000101110110011000000000000

.logic_tile 31 3
000000000000000000000110100101100000000010000100000000
000000000000000000000000000111000000000000000000000000
001000000000000001100000001001111100100000000000000000
100000000000001101000000000001011010000000000001000000
010000000000001000000011100000000001000010000000000000
110000000000000001000000000000001101000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000001100000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010111000000000010000100000000
000000000000000000000010001001000000000000000000000000
000000000000000001000000000000000001000010000100000000
000000000000000000000000000111001010000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000101000000000000000000000000

.logic_tile 32 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000011100000000000000000000000000000
100000000000000111000000000000000000000000000000000000
110000000000000000000000000111000000000010000100000001
110000000000000000000000000000100000000000000010000001
000000000001000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000000000000000000001001100001000001010000000000
000000000000000000000000000001101111000010110000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000001000000000110000000000000000000000000000000
000000000000100000000100000000000000000000000000000000

.logic_tile 4 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 4
000001000010000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 7 4
000000000000000000000000011111111000001011000000000000
000000000000000000000011111101001001000011000010000000
000000000000001101100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001001111000110000000000000
000000000000000000000000001101111011010110000010000000
000000000000000000000010001000000000000000000000000000
000000000000000000000100000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000

.ramt_tile 8 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000011100000100000000000000
100000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001010000000000000011100000000000000111100010
000000000000100000000000000000100000000001000010000100

.logic_tile 10 4
000000000000000000000000010011111010000010100000100000
000000100000000111000011100000011101000000010000000000
000000000000100111100111110001000001000010000000000000
000000000000000000000010000000101010000001010000000000
000000000000001000000011101001101111001000000000000000
000000001000000111000111101101111101001001010000000000
000000100000000011100010001101011011101000110000000000
000001000001110111100011000111111000100100110000000000
000000000001000000000110010000011001000100100000000100
000000000000000000000010000000001011000000000000000000
000000001010000001100000001001011000101011110000000000
000000000000000000000010001001011010110110110000000000
000000000000000000000000011101001101010111010000000000
000000001000000000000011101101111010000011100000000000
000000000000000000000000001000011010000110000000000000
000100000000000001000000000001010000000100000000000000

.logic_tile 11 4
000000000000001001100110000000000000000000001000000000
000000100000001111100111110000001011000000000000001000
000000000000000001000111000101001010001100111000000000
000000000000000000000100000000111001110011000000000000
000000000000000000000111100001001000001100111000000000
000001000000000101000010100000001000110011000000000000
000000000000000001000111100101101001001100111000000000
000000000000000000100010100000101000110011000000000000
110000100000001000000000000101101001001100111000000000
100010101000000111000000000000101010110011000000000000
000000000000000000000000000111001000001100111000000000
000001001110000000000000000000101011110011000010000000
000001000000000000000111000001101000001100111000000000
000010000000000000000100000000101001110011000010000000
000000000000000000000000000011001000001100111000000000
000000001110000000000000000000001010110011000000000000

.logic_tile 12 4
000000000000000101100000001001000001000010100001000010
000000000000100000000000001101001101000010010000000000
000000000000000111000111010011000000000000100000000000
000000000000000000100111100000101110000001000000000100
000000100100000001000111100000000000000000100000000000
000001100000000000000111100111001111000010000000100000
000110100000000000000010001011100001000011100000000000
000101000000000001000000000111101010000001000000000000
000000000000000001000110000001111111111001110001000000
000001000110001101000010001101111100110100110000000000
000000000000001000000010000000011000000100000000000000
000000000000001001000110010011010000000010000000000000
000000000000000011100010000101001101000111010000000001
000000001000000001100000000101111110000010100001000000
000000001100000001000000001011001011101000000010000000
000000000000001101000010000001001101011000000000000000

.logic_tile 13 4
000000000001010011110000010111001000001100111010000000
000000001010001001100011100000101000110011000000010000
000001001011101011100000010101001001001100111000000000
000000100000011101000011110000001011110011000010000000
000000000001000111000000000101001000001100111000000000
000000000000000111000011100000001001110011000000100000
000000000000101111100000000001101001001100111000000001
000000000000010111100010000000101010110011000000000000
000000000000001000000000000001101000001100111000000010
000000000000001011000000000000001110110011000000000000
000000000000100101100000000011001001001100111000000001
000000001100000000000000000000001100110011000000000000
000100000000010001000000000001001001001100111000000000
000000001000000000000010000000001000110011000000100000
000000100000000000000000000101101000001100111000000000
000001000000000000000000000000001011110011000000100000

.logic_tile 14 4
000000000000000000000111110001000000000000000110000000
000000100000001111000110110000100000000001000000000010
001000000000001001100000000011000000000010000000000000
100000000100011001100011110000000000000000000010000000
111010000000000111100010000111111000000010000000000100
000000000000100000000110101011101000010111100000000100
000101000110100000000000010101011001000010100000000000
000100101110010111000011101111101101000010000000000100
000000100000001000000000011011111010101001010001000010
000000100000000001000011001001001011111110110000000000
000100000000000111100110011000000000000000000100000000
000000000001000000000010011101000000000010000001000000
000000000000000000000000010000001011000110100000000000
000010100110000000000011100101011101000100000000000000
010001000110100000000000010001000000000000000110000000
000000100001000000000010000000100000000001000001000000

.logic_tile 15 4
000000000000000000000000001000000000000000000101100000
000000000000000000000000001001000000000010000010000001
001000000100101001100110011000000000000000000110000000
100000000000001011000011100101000000000010000001000000
110000000001000111100110011011011000101101010000000000
000000001111110000100011101101001111111110110000000000
000001001010000000000010001011011110111000110000000000
000010000000000111000011111001101110100100010000000000
000000000000100101100000000101000000000000000110000000
000000000000000000000010000000100000000001000000100100
000100000000000001010000001001101011111000000000000000
000000000000000000000000001001011100110101010000000000
000000000000001000000111000000011010000100000100000000
000000000000001011000100000000010000000000000010000100
010000000000000001000000000101000000000000000100000000
000000000000000000000000000000000000000001000001000100

.logic_tile 16 4
000000000000000000000111101111001100001110000100000000
000010100000000000000111110111110000001001000001000000
001000001100100111000000010101111001100011110100000000
100000000001001111100011101111111000000011110000000000
110000000000000000000000000101101111010110100100000000
010000001000000000000000000000011100100000000000000000
000000000000000000000011110000000000000000000000000000
000001000000000001000110110000000000000000000000000000
000000000000000001000110100011001000000110000000000000
000000001010000000100010001001010000001011000000000000
000000000000101000010000000001001110010110100000000000
000000000001000101000000000000101100000001000000000000
000000000000000001000000000101100001000000000000000000
000000000110000000000010000000101000000000010010000000
010000001110000001000000000000000000000000000000000000
000000101100000000000000000000000000000000000000000000

.logic_tile 17 4
000001000000001101000110011001001010111001110100000000
000000000000001111100010001101001110111101110000000000
001000000000011011100000000101111110111101010110000100
100000000000000001100000000011101111111110110000000000
110000000000001000000000000111111001111101010100000000
010000001000000001000010111001101011111101110000000000
000000000000000000000111100001000000000000000000000000
000000100000001101000100000000001010000000010000000000
000000100000000101000000000000000000000000000000000000
000000000010000000100010101001001000000000100000000000
000001000000010000000110010001011100000000000000000001
000010101110100000000010000000010000001000000000000000
000100000000000101100000011001011011111101010100000000
000000001000000000000010111101101101111101110000000000
010000000000100001100000000001111011111001010100000000
000000000001010000000010111101011101111111110000000001

.logic_tile 18 4
000000000001000000000111011000001000000000000000000000
000000000000100101000010100001011000010000000001000000
001000000000001101100111011000000000000000000000000000
100000000000000001100111010111001111000000100000100000
010000000000001000000010000000000000000010000000000000
110000000010000101000100000000001001000000000010000000
000001000110100111100110110000000000000010000000000000
000010100001010101000010000000001010000000000000000000
000100000000100000000000010101111001100000000000000000
000100000000000000000010011011111001000000000000000000
000000000000001000000000001011111011101111000100000000
000000000000000111000000000001001010111111010000000000
000000000000000000000000000101011111000010000000000000
000000000000000000000010001001001011000000000000000000
010000001010001000000000001000000000000010000010000000
000100000000001011000000000111000000000000000000000000

.logic_tile 19 4
000000000000000111000010001011001101101001000000000000
000000000000000000100100000011011010010000000010000000
001000000000001111000000010111011100000111010000000000
100000000000000001100011011001011000010111100000000000
110000001100000000000011111111111100110000010000000000
110000000000010000000011111001001011010000000000000000
000010100000000001000110000011111111001011100000000000
000001100000000111100000001001101100010111100000000001
000110100000100101100010010111111001101000000000000000
000100001110011001000010001101001011010000100000000000
000001000000000001100111000101101101010100000100000000
000010100000000001000010000000111101101001000010000000
000000000001100111100111101101101100010010100010000000
000000000000000000000000001011011100110011110000000000
010000001010001111000000000001100001000001010100000000
000000000000001101100000001101001101000011010010000000

.logic_tile 20 4
000010100000000000000111110101101001001100111000000000
000001100000000000000011110000001100110011000000010000
000000000000110111000000000101101000001100111000000000
000000000011110111100000000000101001110011000000000000
000001000000000111000000000011001000001100111000000000
000000100000000000000000000000101111110011000000000000
000000001000101000000011110101001001001100111000000000
000000000000010111000011110000001011110011000000000000
000001000000000011100010000001101001001100111000000000
000000100000000000100100000000001101110011000010000000
000000000000000000000000000111101000001100111000000000
000000000000001111000010110000001110110011000000000000
000000000000000000000110100011001001001100111001000000
000000001000100001000010010000001000110011000000000000
000001001000000011100000000001001000001100111000000001
000000001100000000100000000000101111110011000000000000

.logic_tile 21 4
000000100000001101000110110101101100011110100000000000
000000000000000101000011101011111001101110000000000000
001010000110000101100110001001101111101000000000000000
100001000001001111000011110001001110100100000000100000
110000000000000011100011110101011111100001010000000001
110000000000001101100010100111101001010000000000000000
000001000000100000000000010011001001111001010100000001
000010100001000000000011100101011101111111110010000001
000000000000000000000010000011000000000000000000000000
000000000000001111000110011011100000000010000010000000
000000000000000000000010001101001110111000000001000000
000000000001000000000100000111101001100000000000000000
000000000000000001000010000111101110100000000000000000
000010001000100001000100000001001110110000100010000000
010001001010000000000000001101001000111001110100000010
000010101101001111000000001001011000111101110000000001

.logic_tile 22 4
000000000000001000000110010111101000001100111000000001
000000000000001111000110010000101011110011000000010000
000000001110001000000110100111101001001100111000000000
000000000001011001000000000000101001110011000000000000
000000000000001001000011110001001000001100111000000000
000000100000000011000111110000101000110011000010000000
000100000000000001100000000001101000001100111000000000
000100000000000000100000000000001011110011000000000010
000000000100000000000011100101001001001100111000000000
000000000001000000000100000000001010110011000000000000
000000000100000000000110100001001000001100111000000000
000000000000000000000010000000101101110011000000000000
000000000000010000000000010111001000001100111000000000
000000000000000000000011010000101010110011000000100000
000000000000000000000111100011101001001100111000000000
000000000001000000000111110000101101110011000000000000

.logic_tile 23 4
000000000000100001100011010000000001000000100000000000
000000000000000000000010000000001000000000000000000000
001000000100101111000110110101101000111101010100100000
100000000001000001100010110101111000111110110000000001
110100001010000000000000001101101001110000010000000000
110000000000101101000000000011111110100000000000000000
000000000000001101000010001111101111100001010000000000
000000100000000101000010110001101001010000000000000000
000000000000000001000110001111101101111001110110000000
000001000000010000000000001101101001111101110001000010
000001000010001000000000001111011011100000010000000000
000000100000100011000000000001001010010100000000000000
000000001000000011100010001111011000101000000000000000
000000000000000000100110110001101110100100000000000000
010001000000001001000110011101111110111001110100000000
000000100000000111000010000111111101111110110001000000

.logic_tile 24 4
000000000000000000000000010000001100000100000000000000
000000000000000000000011100000000000000000000000000000
001000000000000001100111111001011001111000000000000000
100000000011010101000011011011111110010000000000000000
110000000000001111000000000000011010000100000000000000
010000000000001111000010110000010000000000000000000000
000000000110000001000111100101111101101000000000000000
000000001100000101100110100101001010010000100000000000
000000000001010111000000000101000001000001110100000000
000000001001010000000011010111101011000010100001000000
000000000001000000000011111011111110001001000100000000
000000000000101111000110000111110000001011000001000000
000000000100100001100000001001111000101000010000000000
000000000111010001000000001001101001000100000000000000
010000000110001000000111001001101010011110100000000000
000000000000000001000000000111001110101110000010000000

.ramt_tile 25 4
000000000000001011100000011000000000000000
000000010000001111100010100001000000000000
001000000001101111100000000111100000000000
100000010001111101000010010101100000000000
010000000000001111000011100000000000000000
010000000000000101000000000001000000000000
000000001100000111000000001101000000000000
000000000000000000000000000001100000000000
000000000000000000000111001000000000000000
000001000000000000000000001001000000000000
000000000000001000000000000101100000000000
000000000000000011000000001011000000000000
000010000000001000000000001000000000000000
000001001010000111000000000111000000000000
110000001010100011000110000101000000000000
010000000001000000100100000001001110000001

.logic_tile 26 4
000000000001010101000011111101001011000010000000000000
000010001010001111000111000101101111000000000000100000
001000000000001000000010111001111010101000010000000000
100000000000000011000011011101011100000000100000000000
000001000001001001100011110111101001000010000000000000
000010100100100111100011011011111100000000000000100000
000000000000000111000010101011101111100000010000000001
000000000000001001000111101001111010101000000000000000
000000000000000101000111000101101100101000010000000000
000000000000010000100010001001111000000000010000000000
000000000000001000000010100000001010000100000100000000
000000100000000001000111000000010000000000000000000001
000000000000101001100110000001001110000010000010000000
000000000000011011000100000101001110000000000000000000
110000000000100000000110011101111001100000000000000000
100000000001000000000010111011111011110000100000000000

.logic_tile 27 4
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000010110000000000000000000000000000
000000000000000000000111101000000000000000000100000000
000000000000000000000000001001000000000010000000100101
000000000000100000000000010000000000000000000000000000
000000000001010000010011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000111101000000001000000100010100111
000000100000000000000100001011001011000000000001000100
000000000001000000000000000000000000000000000000000000
000000001010110000000000000000000000000000000000000000
010000100000000000000000000101000001000000000000100101
100000000000000011000000000000101110000000010000000000

.logic_tile 28 4
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001001000000000000000000
000001001110000000000000000101100000000000000000000010
000000000000000000000011010000100000000001000000000000
000000001010000000000000000000000001000000100001000000
000000000000000000000000000000001011000000000000000000
000000000000100000000110000000000000000000000000000000
000000000001000000000100000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000011110000100000000100000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 29 4
000000000000000000000000001111101011100000000000000000
000000000000000000000011110111111010000000000000000000
001000000000000000000010100011000001000000100000000000
100000000000000000000000000000001001000001010011000010
010000000100000000000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000001011000000000101000000000000000000000000
000001000000000000000000000111001100000010000100000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 30 4
000000000000000111100000000111101001001100111000000000
000000000000000000100000000000001111110011000000010000
001000000000000001100010100111101001001100111000000000
100000000000000000000000000000101010110011000000000000
010000000000000000000111000011001001001100111000000000
110000000000000000000000000000001111110011000000000000
000000000000001000000000000000001000111100001000000000
000000000000000101000000000000000000111100000000000000
000000000000001101100000001000000000000010000000000000
000000000000000001000000001011000000000000000000000000
000000000000000000000000011000000000000010000100000000
000010000000000000000010001001001000000000000000000000
000000000000000000000000000001000000000010000100000000
000000000000000000000000000000001100000000000000000000
000000000000001000000011101000000000000010000000000000
000000000000100001000100000001000000000000000000000000

.logic_tile 31 4
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000000001100000000010000000000000
100000000000000001000000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000001000001010000010000100000000
000000000000000000000011110011010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 4 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000110000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000

.logic_tile 5 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001110000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 6 5
000000000000100000000000000000000000000000000101000010
000000000000000000000011111001000000000010000001000000
001100000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000111000000000000000111000000
000000000000000000000000000000100000000001000000000001
000000000000000000000110100000000000000000000000000000
000000000000010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 5
000000000000001000000000010000000000000000000000000000
000000000000001101000010110000000000000000000000000000
001000000000001000000111100101100000000000000100000000
100000000000000111000100000000100000000001000000000100
010000000000001000000111100000000000000000100100000000
110000000000000111000100000000001000000000000000000100
000000000000001000000011100000000000000000000000000001
000000000001001111000100000101001101000000100000000001
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000011100001000000000000000100000000
000000000000000000000100000000100000000001000000000000
000001000000000000000000000101100001000000000000000000
000000000000000000000000000000001110000000010000000100
010000000000000001100000001000011001010100000000000001
000000001100000000000000001001001101010110000010000000

.ramb_tile 8 5
000000000000000000000000001000000000000000
000000010001000111000011101001000000000000
001000000000000111000000001011100000000001
100000000000000001000011111101100000000000
010000001010000001100110100000000000000000
010000000000000000100011010111000000000000
110000000000001000000000011011000000000000
100000000000001111000011100001100000000000
000001000000000000000000000000000000000000
000000000000000000000011110001000000000000
000000000000000000000010111101000000000000
000000000000000000000010011011000000000000
000000000000000011000000001000000000000000
000000000000000000000000001111000000000000
010000000000000000000010001101000000000000
010000000000000000000100000101101011000000

.logic_tile 9 5
000000000000000111100000010000001110000100000100000000
000000000000000000000011010000010000000000000001000001
001000000000001001100111100111011111000111010000000000
100000000000001111000100000111111100000010100001000100
010000000000000000000010011111001010101000010000000000
010000000000000011000011101011011100001000000001000000
000000000000001111000000000101011011001011100000000001
000000000000000111000011110111101000000110000000000100
000000000000001000000000000001100000000000000000000000
000000000000000011000000000000100000000001000000000000
000000001110000001000000001001101100000110000000000000
000000000000100000010011101101000000001010000000000000
000000000001010000000111000000001010000100000000000000
000000000010000001000011110000000000000000000000000000
010010100001000000000110001000001100000110100000000000
000001000000000000000000000101001000000100000000000000

.logic_tile 10 5
000000000000100000000000000111111000000100000000000000
000001000000010000000011100000010000000001000000000010
000000000000001000000111101000001110000110000000000000
000000000000001011000000001011010000000100000000000001
000000000000000101100010100000000001000000100001100000
000000000000100000100100000101001000000010000000000000
000000000000000001100000000000001111000100100000000001
000000000000001101000000000000011101000000000000000000
000000000000000000000111100000001101000000000000000001
000000001000000000000000001101011010010000000000000000
000001000001000011100010001011101001000001000000000000
000010100000000000000010000101111100000000000000000000
000000001110000000000010001000000000000010100000000001
000001000000000000000000000001001010000000100000000000
000001000100000000000000001000000001000010100000000000
000000101110000001000000001001001110000000100000000000

.logic_tile 11 5
000000000000000011110110110001101000001100111000000000
000000000000000000000010010000001001110011000000010000
000000000000100111000110100101001000001100111000000000
000000000001010000000000000000101000110011000001000000
000000100000000001110111010001101000001100111000000000
000000000000000001100111010000101010110011000001000000
000001000000100001100111100111001000001100111000000000
000010000111000000100100000000001001110011000000000000
000000001110000000000111000011001001001100111000000000
000000000000000000000100000000101111110011000000000000
000100001010001000000110000011101000001100111000000000
000000000000001001000100000000001010110011000000000000
000000100000000001100000000011101001001100111000000000
000000000000000000100000000000101010110011000001000000
000010100000000000000110100101101000001100111000000000
000001000000000000000100000000101011110011000010000000

.logic_tile 12 5
000000000001000001000110100001011000000010000000000000
000000000000101011000010011111011110000000000000000000
000010100000000000000011110001111000000100000000000000
000000000010001111000011110000100000000001000000000100
000000000000001011100000011000000001000010100000000000
000000000000000001100011111001001000000000100000000000
000010000000000101000110000001011110000111000000000010
000001001000000000000011101111100000000001000001000000
000000000110010000000111101101101010000010000000000000
000000000000000000000010001011111000000000000010000000
000000000000100000000000000001011110100000000000000000
000000000010010000000011111001111101110100000010000000
000000000000001001100011111101001111000001000010000000
000000000000000011000010011101001010000000000000000000
000000001100100111100010001011001010000011000000000000
000000000000010000000111101111100000000000000000000000

.logic_tile 13 5
000000000000000111100000000011001001001100111010000000
000000000000000000100000000000001011110011000000010000
000001000000100111100000000101101000001100111000000000
000000000001010000000011100000001011110011000000100000
000000000001000001000011100001001000001100111000000000
000010000110100000000110000000001010110011000000000000
000000000000100011100111010101001001001100111000000001
000000000001010000100111010000101111110011000000000000
000000000001000111000000000001101001001100111000100000
000001000010110000100000000000001101110011000000000000
000000000000000000000000000011101000001100111000000000
000010000000000001000011110000001110110011000000000010
000001000000000000000000000101101001001100111000000000
000010101000010001000000000000101001110011000000100000
000001000000000001000000010111101001001100111000000000
000000000000000001000011000000001110110011000010000000

.logic_tile 14 5
000000000000010011100011110000001110010110000000000000
000000001010001001000011100000011101000000000000000101
001001000000000111100110011011111000101100010000000000
100000100000001001000110000001111000011100010000000010
110000000000000001000111110101011010001111110000000000
000100000100000000100010010101111000001111100000000000
000000000000101001000011110000011100000100000000000001
000100000000011111100111111001000000000010000010000000
000000000000001111100000011001101101011100000000000001
000000001000001101000010000001101011000100000000000000
000000001111010000000110101011001010000010000000000000
000000100000100001000011110101010000001011000000000000
000000001010000000000000010000000001000000100110000000
000100000001010000000011100000001010000000000000000000
010001000000010001100000001111101001010010100000000000
000010100000010000000011101011011111010001100000000001

.logic_tile 15 5
000000000100000001100000001001111101101001000000000000
000000000100000000000011110001011010111001100000000001
001000000110000001100000010011000000000000000100100000
100010100000000111000011010000000000000001000001000100
110100000000000111000000001001011100000010100010000000
000000000100000001100000001001001110000001000000000000
000000001100100101000000011111001001000001010000000000
000010000000000000100011100111011011001001000000000000
000000100001001001000000001101001100101000100000000000
000001000010100111100000000101001010111100010000000010
000001100000000001000010000000000000000000000100100000
000011100000000000000100001111000000000010000010000100
000100000000001001000110001000011110000110100000000000
000001000000000101100010010101001001000100000000000000
010000001010100000000000000111011000000011000000000000
000000000011000011000000000111110000000001000000000000

.logic_tile 16 5
000010000101000000000110001011001000101011010000000000
000000000000101101000011100011011101111011110000000000
001001000000001111100000011101001111101000000000000000
100010100000001011100011110111111011100000000000000000
010000000001001011100111100101001100111110000000000001
010000001000101011100010101011101010111111100000000000
000000000000001001100110000001111011010111010000000000
000000000000000111000010011011001010000011100000000000
000000001001000111010110101001100000000001000010000000
000000001010100000000011111001000000000000000000000000
000001000000000000000011100001011110101001000000000000
000010100000001111000010000101011101111001100000000000
000100000001000000000011001111011001111000000000000000
000000000000101111000011101011101001100000000000000000
010001000000000001000111001111111010111001110100000000
000000100000000001100100001011011110111101110010000000

.logic_tile 17 5
000000000101010000000010010000001001010000000000100000
000000001010100000000011000000011010000000000000000000
001001000000000000000000000101111001100000000000000000
100010100001011111000011101101111011110000000000000000
110100000010000111000111100011111010100000010000000000
000000000100000001100111100101101011010000010000000000
000000000001010111100011110000000001000000100101000000
000000000000100111000011110000001101000000000011000000
000000000000000000000111001101011011100000000000000000
000000000010000000000100001101011000110000000000000000
000000000000000000000111000000001110000100000110000000
000010100000000000000000000000000000000000000011000100
000000000000000011100000000000001100000100000100100000
000100001010000000100000000000010000000000000000100100
010000000000000000000000000101001000000000000000000000
000100000000000000000000000000110000001000000010000000

.logic_tile 18 5
000000000001000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
001000000000100000000000000000000000000010000000000000
100000000001000000000010111011000000000000000001000000
110000000000000001100000000000011100000100000000000000
110000000000000000100010110000000000000000000010000000
000000001010000101000111101111111000010111100000000000
000000000000000000000000001011011110000111010000000000
000100000000000000000111001011101110101111000100000000
000100000000000000000000001101101010001111000010000000
000010100000000101000110000000000001000000100000000000
000000001100000000000100000000001100000000000000100100
000000000000000000000011100000000000000000000000000000
000000000000001111000000000000000000000000000000000000
010000000000000001000000000101111110000110100000000000
000001001110000000000000000111001011001111110000000000

.logic_tile 19 5
000100100000001011100110000000000001000000100010000000
000101000000001101100011100000001101000000000000000000
001000000000000000000000000001011010010010100010000000
100000001110000000000011111001011110110011110000000000
010010000000000111100010000111011011001011100000000000
110000100000000000000100000001001100101011010000100000
000000000110000000000111100001011110001100000100000000
000000001110000001000100000001100000001110000010000000
001000000000000000000110100011101000001101000100100000
000000001000000000000100001001110000001001000010000000
000000000000101000010110000101011000100000010000000000
000000000000010001000010101011011111101000000000000000
000010100100000000000010110000000000000000100000000000
000001000000001111000111000000001111000000000000000000
010001000000101001100000000011101011100000000000000000
000010100001000111000000001011001110111000000000000000

.logic_tile 20 5
000000100000000111100000000101101000001100111000000000
000001000000000000100000000000101011110011000010010000
000000000000001111100000000011001001001100111000000000
000010100000001011000000000000101101110011000000000000
000000000000000000000010000011001001001100111000000000
000000100010010000000100000000001010110011000000000000
000000001100000101000000000111101000001100111000000000
000000000000000000100010110000001111110011000000000000
000001001001010011100010100001101001001100111000000000
000010101010001101000110000000001101110011000010000000
000000000000000000010010110011001000001100111000000100
000010100000000101000111010000001000110011000000000000
000000000000000000000000000011001001001100111000000000
000001001100000111000010100000101000110011000000000000
000000000000100011100000000011101000001100111000000000
000000000001000000100000000000001110110011000000000010

.logic_tile 21 5
000000001110001001100010100001001110101000000000000000
000001000000001111000000000011111110011000000000000000
001011000000011101100000010011111101000000100100000000
100011000001100111100010100000101110101001010000000100
110000000100000111100111100111101110111000000000000000
110001000100100101000100000111111011100000000000100000
000010000000001111100111110000011010000110000100000001
000001000000001101000111100011011010010110000000000100
000000000000001011100111101011111011111101010100000000
000001000000000101000000000001111111111110110000100010
000000000000000000000011110001011011110000010010000000
000000000000000001000011000111001000010000000000000000
000000000000001001000011101011011000101000000000000000
000000001000001111000010001001101000100100000000000000
010010000000001011100111110101011111001011100000000001
000001001101001111100010100001001010101011010000000000

.logic_tile 22 5
000000000010101001100000010101101000001100111000000000
000000000001011111100011010000101001110011000000010000
000001000000000000000000000111101001001100111010000000
000010100000010000000000000000101100110011000000000000
000000000000000101100000000101101000001100111000000000
000000001000000000000000000000001010110011000000000000
000000000001011000000000000001001000001100111000000000
000000000000101001000010000000001110110011000000000010
000000000000000000000111000011001001001100111000000000
000000000000000000000100000000101101110011000010000000
000000000000001111100000010111001000001100111010000000
000000000000001011100010100000101000110011000000000000
000100000000001101100111000111001001001100111000000000
000000000000001011000010000000101100110011000000000000
000000000100000000000110110111001001001100111000000000
000000001110000000000011010000001111110011000000000000

.logic_tile 23 5
000000000000000111000000000011111011101000000000000000
000000000000000000000011110101111000100100000000000000
001001001110000011100111110001011101111101010100000000
110000100000000111100011101101101000111110110011000001
010010000000000101000010010001000000000000000000000000
110001000000000000010111100011000000000010000001000000
001000001100000111100110110001111111100000000000000000
000000000001000000100011011111011011110000100000000000
000010001100001001100000001101101101101000010000000000
000001000000000111000000001101101000001000000000000000
000000000110001000010111101101111001100000010000000000
000000000000000001000000001111001011100000100000000000
000000001010000111000110000111111001111001110100000000
000000000000000000100010100111101110111110110001100000
010000000000100001100011111001101111111101010110000000
000000100001000000000110001001111000111110110011000000

.logic_tile 24 5
000000000000000000000110010001111011100001010000000000
000000000000000000000011111111111000100000000010000000
001000000000001111000011010000001010000100000000000000
100000000010001011100011010000010000000000000000000001
110000000000000000000011000000001100000100000000000000
010001000011000000000100000000010000000000000000000000
000000000111011011000011011011011011101000000000000000
000000000000100001000011110111001000100100000000000000
000000001000001000000010101001011011111001110100000000
000000000000101001010110011001101101111101110001000101
001000000000001101110000011111111011111000000000000000
000000001110000001000010001101011100100000000000000010
000000000000010000000110101111001110100001010000000000
000000000000000001000010000011101001100000000000000000
010000001000001011100000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000

.ramb_tile 25 5
000000100000000000000011101000000000000000
000000010110100000000000000011000000000000
001000000000100111000000010011100000000000
100000100001000111000010110111100000000000
110000100001100011100000001000000000000000
010000001011010000000000001001000000000000
000001000000000000000011111101100000000000
000010000000000000000111010001100000000000
000010100110000000000000010000000000000000
000000000010100000000011001111000000000000
000000000001110000000000001101000000000000
000000000001100001000010111101000000000000
000001000000001011100010000000000000000000
000000100110011001100000000111000000000000
010001000000001000000010001111100000000000
010010001101011011000000000111101001000000

.logic_tile 26 5
000010101000001000000000000111101111000010000000000000
000000000000001111000011100011001101000000000000100000
001000100000000011000000010000011001010000000000000001
100001000000001111100011110000001000000000000000000000
000000000010000001000111110011011010000010000000000000
000100000000000001000010010101111101000000000000000100
000010000000001000000000011111001010100000000000000000
000000000000001111000010001011111011111000000000000000
000010000000000101000110110101101010000010000000000010
000001000000000001100110110001001001000000000000000000
000010100001000101000110011101011000101000000000000000
000000001100101111100011101011111100100000010000000000
000001000000000101000010100011111100110000010000000000
000000000010101111000100000111101011010000000000000000
110000000000001000000000001000000000000000000100000000
010100000001010011000000000001000000000010000001100000

.logic_tile 27 5
000000100000000000000000000101100000000000000010000001
000001000100000000000000000000001011000000010001000000
001000100000000000000000001000000001000000000010000000
100001000000000000000000000101001011000000100001000000
110010000000001000000110000000001110000100000000000111
110000000000001001000000000111010000000000000011100111
000000001000101000000000010111100000000000000100000000
000010001101011111000010000000000000000001000000000000
000010100000000000000000000011101110010000000010100001
000000000001000000000000000000011110000001000000000110
000000000000000001000000001000001110000100000010100000
000000000000000000000000000011000000000000000000000111
001000000000000101000010010101000000000000000100000000
000000000000000000000011010000000000000001000000000000
010001000000000011000000001111000000000011010010000001
000010100000000000000000000011001111000010110011000010

.logic_tile 28 5
000000000000000000000000000000000000000000100000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000100
000000000101010000000000001111000000000010000000000000
000000001000000101100000000111000000000000000000000000
000010100000000000000000000000100000000001000001000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000101100000000000000000100000
000000000000010000000000000000000000000001000000000000
000000000110000111000010100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
001000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 32 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000011110000000000000000000000000000
010000000000000000000010100000000001000000100100000000
110000000000000000000100000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000100
000000000000000000000000000000001100000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000101100000000000000000000000000000000000
000000000000010000100011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000100000000000000000000011100000100000100000000
010000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 6
000000000000000000000011110000000000000000000000000000
000000000000000000000010110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000001110000000000000000000000000000000100000000000
100000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000100000100
000000000000000000000000001001000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000110001001101010101000010000000000
000000000000000000000111100101011111000000100000000010
001000000000001011100111010011011001100000010000000000
100000000000001011100111101011101010010000010000000001
000000000000000111000000011000000000000000000100000000
000000000000000111000011101001000000000010000000100000
000000000001001101100110000101101001101000000000000100
000000000110000111100100001101011100100000010000000000
001000000000000000000011111001001011100001010000000000
000000000000000000000111100101111111010000000000100000
000000000000000101100000001101011110000110100000000000
000000000000001111000000000101001010101001010000000010
000000000000000000000110101001101011100000010000000000
000000000000000000000000001101111010100000100000000001
110000000000000011100010100001111100000000000010000000
100000000000000000000100000000100000001000000000000000

.ramt_tile 8 6
000000000000100111100000000000000000000000
000000010000011011100000000001000000000000
001000000000000000000000001111100000000010
110000010100000001000000000101100000000000
110001000000001001000011100000000000000000
110010000000001011100111010111000000000000
110000000001001011100000000011100000000000
100000000110001111000000000101000000000000
000000000000000000000000001000000000000000
000000000100000000000010010101000000000000
000000000000000000000000000101000000000000
000000100000001111000000000001000000000000
000000000000101111100111100000000000000000
000000000001000011000100001011000000000000
010100000000000000000011100101000000000000
010100000100000000000100000111101011000001

.logic_tile 9 6
000000000000000011000110101011000001000000100000000010
000000000000000000000100000101001101000010110000000001
001000001010000101100000010000011000000100000100000001
100000001000000111100011110000000000000000000001100000
000000000000101001100010001001011100101000010000100000
000000000001011111000000001101001010001000000000000000
000001000000000001000010101001101011111101000000000001
000010000100001111000110100101111000111101010000000001
000000001100011101100000001101101010101000010000000000
000000000110000011000000000101101110000100000000000000
000000000000000001100000010000000001000000100000000000
000000000000000000100010000000001111000000000000000000
000000000000000001000000000001101000000110000000000000
000000000000000000000000000011010000000001000000000000
110010001000000001100000000000000001000000100000000000
110001000000001111000011010000001110000000000000000000

.logic_tile 10 6
000000000000001111100010011011101111100000000000000000
000000000010001101000111110011111110000000000001000000
001000001010001111000000000101011001000110000000000000
100000001110000111100011110000001111000001010000000000
010000100000000111000011101011011110000010000000000000
010000000000100001000111111011001101000000000000000000
000001000001011001100000000001001110000010000000000000
000010000000101011100000000111001011000000000000000000
000000000000000111100110101101101001000010000000000000
000000000000000000000010001001011111000000000000000000
000010100000000000000011110000000000000000100100000000
000000000000000001000011110000001010000000000000000100
000000000000010111000000011001000000000010100000000000
000000000000101111100010000101001010000001100000000100
010000000000001001000010010101001011100000010000000000
000000000000001001000010101011101000100000100000000100

.logic_tile 11 6
000100000000000000000011100101001000001100111000000000
000100001110100000000100000000001010110011000000010000
000100000000000000000000000101001001001100111000000000
000000000100000000000000000000101101110011000001000000
000000000000000001000010010011101001001100111000000000
000000000000000111000010010000001111110011000000000000
000001000001010111000011100111001000001100111000000000
000011001100100001100110000000101011110011000000000000
000000000000000000000000010101101000001100111000000000
000001000000000000000010100000001101110011000001000000
000100000111011101100110100101101001001100111010000000
000000000000100101000000000000101011110011000000000000
000000000000100000000110100001001001001100111000000000
000001000000000000000000000000101010110011000000000000
000000000000100000000010010011101001001100111000000000
000010001010000000000010100000001111110011000000000000

.logic_tile 12 6
000000000000000000000000011000001010000110000000000001
000000000011000000000010101011011001000010100000000000
000100000010001111100000000011111101100000000000000000
000010100010000111100000000101101100110000100001000000
000000100000001111100000011000000000000010100000000000
000000001000000101100010011111001111000000100000000000
000000000000000111100000000111101110000100000000000100
000000000000000000000000000000110000000001000000000000
000000100000000000000010001001100000000000000000000000
000000000000000000000010000001000000000011000000100000
000011000000001111000000000011011010000010000000000000
000011100000001011100010000000100000001001000000000000
000000000000000000000010000000001100000110000000000000
000000000000000000000000000101010000000100000000000000
000000000000010000000010000101101100000100000010000000
000010100000100000000100000000010000000001000000000000

.logic_tile 13 6
000010100000000000000010010101101000001100111000000000
000001000000100000000111110000001111110011000000010001
000010100100000111000000010111001000001100111000000000
000011000010001111000011100000001001110011000000100000
000010100100101000000000000001101001001100111000100000
000000000000010111000000000000001110110011000000000000
000000000110010111100000000001101000001100111000000000
000000000000000001000000000000001010110011000000100000
000000000000010000000000000011101001001100111000000010
000000000000010000000000000000001001110011000000000000
000010000000101001000110100001001000001100111000000000
000010100000010011000100000000101111110011000001000000
001000000000001111000010010011101001001100111000100000
000000001000101011000111100000101100110011000000000000
000000000000000011100000000101101000001100111000000000
000010000000000000100000000000001110110011000000000010

.logic_tile 14 6
000000100001000000000011101001100000000000000001000000
000001001000100000000010000111000000000011000001000000
001001001100100001100000000111100001000010000000000000
100000100001010000100000000000001000000001010001000000
110001000110000101100010000000000000000000000100000000
010000000100100000100000000101000000000010000000000000
001100000000100000000000010001001011000010100001000000
000010000001010000000010010000111011000000010000100001
000000000001001000000111000000011110000110000000000000
000001000000000101000011110011010000000100000001000000
000000000000000001000000001000000000000010100000000000
000000000101000000100000000011001001000000100001000000
000001100010000101100000000011101000000100000010000000
000111100000000000000000000000010000000001000000000000
000000000000101101100111011111101110110101010000000000
000000100000011011000110100111101101110100000000000100

.logic_tile 15 6
000000000000000011100000000000000001000000100111000000
000000001010000000100010000000001100000000000000000100
001011101110100011100000000000001010000100000100000000
100011100001010000100011110000010000000000000001000000
110010000000000001010011110111011010000100000000000000
000000000000000000000011110000010000000001000001000000
000000001110000000000111110111111010111101010000000000
000010000000001001000110000111111000100000010000000000
000000000000010000000000000101011011111110100000000010
000000000000000001000000001111101001111101100000000000
000101000000100000000000000000000001000000100110000000
000000000001010011000000000000001000000000000000000000
000110000001001000000110000000000000000000000100000000
000000000000000001000000000011000000000010000010000000
010000001110000000000110000001001011111000110000000000
000010000000000000000000000111101011100100010000000000

.logic_tile 16 6
000000000000000000000111111000000000000000000100000000
000000000110000000000110001111000000000010000001000100
001001000000000000000000001011011010111000000000000000
100000100000000000000000000101101110110101010000000000
110000000010001101000000000111001011111001010000000000
000000000000000111100000000101101110100010100000000000
000001000000000001100110010011000000000000000000000000
000000100000001111000011010000000000000001000000000000
000000000000000000000000011001011110111110000000100000
000000000010011101000011100011101110111111010000000000
000001001110001000000000001111111010110101010000000000
000010000000000101010000000101011111111000000000000000
000000000000000001100000010101001110111001110000000000
000000000000100111000011001001001101010100000000000000
010000000000001011100011001000000000000000000110000000
000000000000000011100000001101000000000010000001000000

.logic_tile 17 6
000010100000000001100011100101000000000000000000000010
000000000000000101000100000000101101000000010000000000
001000000010000000000011110000000000000000000000000000
100000000000000000000111110111001010000000100000000100
110000100000000101100000010011001110110110100100000000
110000000110001101100011100111001010010110100000000000
000000000001000000000000001011011101111000000000100000
000000000000100000000011101101011101010000000000000000
000100000010001111100010000001101101100011110100000000
000100000010000001000011110101111001000011110000000000
000100000000000000000110010000001010010110100100000000
000000000000000111000011111001001000010000000001000000
000000100001011011100111100111000000000010110100000000
000000001000000111000010010001101010000010100000100000
010000000000000000000000000011011100000000000000000000
000000000000000000000000000000100000001000000000000000

.logic_tile 18 6
000000000000000000000010100000011110000010000010000000
000000000110001111000000000000010000000000000000000000
001000000000001000000010110000011000000010000000000000
100000000000000001000011010000000000000000000000000001
010000000001011111100010000001111100111110110110100001
110000000000101011000000001111111110011110100011000010
000000000000000101000111101000000000000010000000000000
000000001000000001100100000111000000000000000000000000
000000000000000011110000001111001010111001010100000000
000000000100010001100000000101101100111111110000100000
000000000000000001100110000101100001000011100000000000
000000000000000000000100000011101010000011000000000000
000001000000000001000010000001011100010110100100000000
000000000000100000000010110101101000010110110000100000
010000000000000000000000001001111001000010000000000100
000000000001111101000010111111011110000000000000000000

.logic_tile 19 6
000100000000000101000000001000000000000000000000000000
000000000000000000100010011011000000000010000000000000
001000000000100111000000000000000000000000000100000000
100000000001010000110011101101000000000010000000100000
010000100000000000000010000000000000001100110000000101
010000000110000000000011001101001110110011000010000011
000000000000000111100000010000000000000000100000000000
000000000000000000100011100000001100000000000000000000
000010000001000101000000001000000000000010000000000000
000000000010000000100000000101000000000000000000000010
000001000000100000000000001000011001010010100000000010
000000100000010000000010110001011011010110100011000010
000000000000000101100000000000001110000010000000000000
000010100000000001000000000000000000000000000000000010
000001000000100000000000000000000000000000000000000000
000000000000010000000000000001000000000010000000000000

.logic_tile 20 6
000000000000000111000111100001001000001100111000000000
000000000010000000000111100000001011110011000010010000
001000000001000111000000010000001000111100001000000000
100000000001100111100010000000000000111100000000000000
010000000000000101000110110101011111100000000000000000
010010100000000000000110100101101111110100000000000000
000001000000000111000010011001111010010110000000000000
000000100000001111100011100011001001111111000001000000
000000000000000001000010010101011011101000000000000000
000000001100000000000110001111101011010000100000000000
000101000000001101000000010011011101111101010110000000
000111000000000001000010101111111011111101110010000000
000000000000000000000111001101101101111101010100000100
000000000000000000000111110011101001111110110010000000
010000000000001000000010000101011001010110110000000000
000000000001000011000100001011101000100010110000000010

.logic_tile 21 6
000010000000000111100000000000001100000100000000000000
000000000100000000100000000000010000000000000000000000
001000000000100001100111100101001111101000010010000000
100000000001000000000100000011001101000000010000000000
110001000000001101100111110011101010111101110100000000
010000000101011111100111111101111111111100110000000010
000000001100001101100000001111111010101000000000000000
000000000000000001000010100111101111100000010000000000
000100000000100101100110010101111001111101010110000000
000100000001010000000110111101101100111101110000000000
000000000000001101100111101111001011100000000000000000
000000000000000001000110000101001100110100000000000000
000000000011011111100110010001101110101001000000000000
000000000110100101100010010101101110010000000000000000
010000001110000011100010000011111110000111010000000000
000000000000001111100100000101101000010111100001000000

.logic_tile 22 6
000000100100000000000010110111101000001100111000000000
000010101110000000000110100000101101110011000000010000
000001000000000000000010100001001000001100111000000000
000000000000100000000100000000101001110011000000000000
000000000000100000000000000001101001001100111000000000
000000001100000000000000000000101100110011000000000000
000000000000001000000111110011101001001100111000000000
000010100000000101000111100000101101110011000000000001
000000000000001000000010010011001000001100111000000000
000000000010000101000111100000101111110011000000000000
000000001011000000000111000101101001001100111000000000
000000001100000101000110100000101010110011000000000000
000010100000000000000010100101101000001100111000000000
000000000000100000000000000000101100110011000000000000
000000000010010000000000010000001000111100001000000000
000000000000100000000011000000000000111100000001000000

.logic_tile 23 6
000001100000101000000011110101001111111101010101000000
000000000000010001000010100101011011111110110000000000
001000000000001111100111111011101101101000010000000000
100000001101010101000110101101001010001000000000000000
110000000100101001100010100001111001100001010000000000
110001001101000001000100000001101001100000000000000000
000000000000001111000011110000000000000000100010000000
000010100001010011000111001001001110000000000010100111
000010100000001000000010000001111001111000000000000000
000001001110000111000100001001011010010000000000000000
000000000000001000000000001001101011101000010000000001
000010000001000101000000001001011000000100000000000000
000010000011010111000010011001111000101000010000000001
000001000000001001000010001111101110000000010000000000
010000000000000111100111000001011111101000010000000000
000000000000000000000100001011001010000100000010000000

.logic_tile 24 6
000001000001000000000000010101011010000000000000000000
000000001000000000000011001101100000000100000000000000
001000000000000000000111000000000000000000000000000000
100000000000010000000100000000000000000000000000000000
010000000001010000000110011000000000000000000000000000
010001000000000000000010111111000000000010000000000000
000000000010100111000010001011000001000001110101100000
000000000000010111100100000011001001000001010010000101
000000000000001000000000000000000001000000100000000000
000000000000000001000000000000001110000000000000000000
000001000000100111000000000000011010000100000000000000
000010000001010000100000000000000000000000000000000000
000000001100100000000000001000000000000000000000000000
000000000001010000000000001101000000000010000000000000
010000000000100001000110000000000000000000000000000000
000000000000010000100100000000000000000000000000000000

.ramt_tile 25 6
000000000001000000000000010000000000000000
000000010000100000000011110101000000000000
001010100000001000010000010001100000000000
100000010000000011000011110111100000000000
110000100000011001000000011000000000000000
110000000000101111000011100111000000000000
000000000001010011100000000111100000000000
000000000000000000100000000101100000000000
000010000001000011100000001000000000000000
000000001000000000010000000011000000000000
000000000000000111000000000001000000000000
000000000000001111100000001101100000000000
000000000000000011000111100000000000000000
000000000000001111100000000111000000000000
010000000000000101100011100101100001000010
010000000000000000100000000011001100000000

.logic_tile 26 6
000000000000001011100011100011011100001100110000000000
000000001100001111100111100011110000110011000000000000
001000000000000101000000010011101010000100000011100000
100000000001000000000010000000100000000000000010000011
010001000000001001000010101111011001000010000000000000
010010000000010001100010000101001110000000000001000000
000000000000010111000010000011111001111101110100000000
000000000000000000000011111101011011111100110000100000
000001000000001101000110000111001100100000010000000000
000010000000000011100000001111101000101000000000100000
000000001010001000000111101101101010000010000000000000
000000000000000101000011110111111000000000000010000000
000000000000000001100010010001001011101000000000000000
000000000010100001000011100111101100010000100000000000
011010001010000011000111011111011110110000010000000001
000001001100000001000111001111111111010000000000000000

.logic_tile 27 6
000000000000000000000010100001111010000000000000000000
000000000000000000000000000000010000001000000000000000
001000000000000101000000000000000000000000000100000000
100000000000000000000000001001000000000010000000000100
000000000000001111000110100000001010000100000110100000
000000000000001001000000000000000000000000000001000000
000001000000000101000000000101101110000010000010000001
000000000000000000100010110000001101000000000000000101
000000000000000000000111100000000000000000000000000000
000000000000000000000100001101000000000010000000000000
000000000010100001100000000101101110001010000000000100
000000000001000000000000001011000000000100000000000000
000000001001000101100110000000011100000110100010000000
000000000000100000000000001111001010010110100001000000
010001000000000000000000000111011011010000000000000000
100000000000010000000000001011001011110000000000000000

.logic_tile 28 6
000010100000000000000111000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
001000000000100000000111001000011010010000100101000000
100000000000000000000000001001011010010010100000000000
110000001101011000000110100000000000000000000000000100
010000000000000101000000001101000000000010000000000000
000001000000100101100111100000011110001100110000000000
000000000100010000000100001111011100110011000000000000
000010100000000001000000001000000000000000100000000000
000001000000000000000010000101001111000000000000000000
000000000110101000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010000000000000000110010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
010000000000000000000110000011111111111001110100000000
000000000000000000000000001001011001111101110000000000

.logic_tile 29 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000100000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000100100000000
000000000000000000000011000000001011000000000000000000
001000000000000000000000000000001110000100000100000000
100000000000000000000000000000010000000000000010000000
010000000000000000000110100000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000100000100000000
000000000000010000000000000000010000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000

.logic_tile 3 7
000000000000000000000011100000000000000000000000000000
000000000000000000000110100000000000000000000000000000
001000000000000111000111100000000000000000000000000000
100000000000000000000011100000000000000000000000000000
010010100000000000000111000101100000000000000100000000
110000000000000000000000000000000000000001000000000000
000000000000001000000000011000000000000000000000000000
000000000000001101000011101011000000000010000000000000
000000000000000000000000000101111000000000010000000000
000000000000000000000000001001111111001001010000000100
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000010000001011001000000000000000001
000000000000000000000000000000101001000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000101101010000000000000000000
000000000000000000000000000000111010000000010000000001
001000000000000001100111000101100000000000000100000000
100000000000000000000100000000100000000001000010000000
110000000000001001000000000101011000000100000000000010
110000000000000011000010000000001100000000000001000001
000000000000000000010110110000001101000000000001000100
000000000000000000000111100101001000000000100000000001
000001000010000000000000000101101010000000000000000000
000000000000000001000000000101110000001000000000000100
000000000000000000000000001101000000000000010000000000
000000000000000000000000001101001011000000000000000000
000000000000000000000110100000011000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000001000001100000000000010000110
000000000000000000000000000001001010000100000000000000

.logic_tile 5 7
000000000000000000000000010101011000101001000000000000
000000000000000011000010101011111011110110010000000001
001000000000000000000111100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000010000101011011100000000000000000
010000000000000001000010101011011111110000010000000001
000000000000000000000110110000011010000100000000000000
000000000000000000010010100000010000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000010001111000000000010000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000111100000000000000000100100000000
000000000000000000000000000000001000000000000000000100
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 6 7
000000000000100000000000010101001101100000010000000000
000000000001010000000011111011101001010000010000000000
001000000000000111100111100001111111101000000000000000
100000000000000000000111100011111011100000010000000100
000010000100000111100000010111000000000000000100000000
000000000000000111100011100000100000000001000000100000
000000000000000000000000010000001110000100000100000001
000010000000000000000011100000000000000000000000000011
000000101011000001000000011001111110111000000000000100
000000000001100000000010001011001001010000000000000000
000000000000000000000000001011001011110000010000000000
000000000000000000000011110001101110100000000000000000
000000000000000111000000001001101101100001010000000000
000000000000010000000010001001101101010000000000000000
010000000000101000000110000000000000000000000100000001
100000000001001001000000000101000000000010000000100001

.logic_tile 7 7
000010100000001011100110100111101001101000000000000000
000000000000100011100010101001011110100000010000000100
001010100000001000000000000111101001100000010000000000
100001000000001111000011111101111110010000010000000000
110000000001001000000111101011111110101000000000000000
010000000000000111000111111001001001011000000000000100
000000000000000000000000000000000000000000000100000001
000010100000000001000000000101000000000010000000000100
000000000000000000000111110001011110111000000000000000
000000000000000000000011110001001111010000000000000100
000010100001010101100000001000000000000000000110000000
000000000000100000000000000101000000000010000000000001
000000000000000101000010111111001100101000010000000000
000000000000000000000010010001111011001000000000000000
010000000000000101000110101111011000101001000000000000
000000001110000111000000000111001000010000000000000000

.ramb_tile 8 7
000000000000000000000000011000000000000000
000000010000000000000011101011000000000000
001000000000000011100110001011000000100000
100000000000000001100100001101100000000000
010000000000000000000000001000000000000000
010000001000000000000000000111000000000000
110000100000000000000111000011000000100000
100000000000000011000111110011000000000000
000010001100001111000000001000000000000000
000000000000000111000011110011000000000000
000000000001011000000000011111000000000000
000000000000101101000011001001000000000000
000000100000000001000000001000000000000000
000001000000000000000000001111000000000000
010010001010000101100010001101100001000000
010001000000000000100000000001101010000000

.logic_tile 9 7
000000000000000000000000011011011010111100100000000010
000000000000000000000010110101101011111100110000000000
001000000000001001000000000011101000000110100000000000
100010000000000111100000000000111101000000000000000000
000000100000001111100111100111111100010100100010000001
000001000000000111000000000000001110000000010001000000
000000000010000111100111100101101010000000000000000000
000000001110000101000100000000100000001000000000000000
000000000000000001000010011101000001000011100000000000
000000000000000000000011110001001100000001000000000000
000010100011010001000000010000000000000000100110000000
000000000010100111100011010000001100000000000000000000
000000000000100001100000000000000000000000000110000000
000101000000000000000000001011000000000010000001000010
010001001100001000000000001000000000000000000110000001
100011000000010001000000000001000000000010000000000000

.logic_tile 10 7
000001000000101000000000011000000000000000000101000000
000000000000010111000011101111000000000010000000000000
001000000000010111100110001111111010100000010000100000
100000000000001111000011100111001111010000010000000000
110000000000001000000000011101001110111000000000000000
110000000000001111000011110101111110100000000000000001
001000000000001111100111101001101000110111110000000000
000000000100001011100000001111011110110001110000000100
000000000110000000000011101011011100111001110000000000
000000000000000000000100001101101000101000000000000000
000011100000001001000000010011111000110110110000000000
000000000000000001000011000101001110111010110000000000
000000000000000101100010001001111100111001110000000000
000000000000100001000111101011101000101000000000000000
010000000000011101100010011011111001101000000000000000
000000000000101011000010000101111000110110110000000000

.logic_tile 11 7
000000000000001000000000010101101001001100111000000000
000000000000001111000010110000001111110011000000010000
000010100000001000010000000101101001001100111000000000
000000100000000111000010110000001100110011000000000000
000000000000001000000000000011001001001100111000000000
000000000000001101000011110000001001110011000001000000
000000100000000101000000000011101000001100111000000000
000000000000001101100010000000101111110011000000000000
000000000001000101100000000111101000001100111000000000
000000000000000000000000000000101001110011000000000000
000000001100000101100000010001101000001100111000000000
000000000001000000010010100000001010110011000000000000
000000000000000000000000000101001001001100111000000000
000000000010010000000010010000101110110011000000000000
000000000110000101000110110001001001001100111000000000
000000001110000000000011000000001011110011000010000000

.logic_tile 12 7
000000000100011000000110100001111010111100010000000000
000000000000000111000000001011111000101000100010000000
000001100000001000000111000101001100000100000000000000
010010000001011011000100000000100000000001000000000100
000000000000000000000111111011101100100001010000000100
000000000100000000000111111111101111010000000000000000
000001001000000001100000000111111011000010000001000000
000010000000001001000010001111001100000000000000000000
000000100000000001000000000001001101100000010000000100
000000000000000001000010010111101111010000010000000000
000001000000000101100110000000011001000100100000000000
000010000000000000100110000000001010000000000000000000
000000000000000111100111000000000000000010100000000000
000000000000000000100011101101001100000000100000000000
000000001101010011000010000000011100000110000000000000
000000000000100000000000001101010000000100000000000000

.logic_tile 13 7
000010000000000011100111100001101001001100111000000010
000000000010000111100100000000101010110011000000010000
000001000000100111000111100000001000111100001000000000
000010000001000000000100000000000000111100000000000000
000000000000000000000000000001000000000010100000000000
000000000000000000000010000000101101000000010001000000
000000000010000001000011100101111100100000010000000000
000000000001000000000000000001101101101000000000000001
000000100001000111100010000001100000000000100000000000
000000000000000000000110000000001110000001000011000000
000010100101001000000000010001000000000010000010000000
000001001010111011000011100000001100000001010000000000
000100000000000011100000000000001100000100000001000000
000000000000000000100000000001000000000010000000000001
000011000010000000000000000000011100000010100000000100
000010000000000000000000000001011011000110000000000000

.logic_tile 14 7
000010100010000101100111110000000000000000000100000000
000001000000000111000011110101000000000010000000000001
001110100000001000000000001001011100111011110000000000
100000000000001111000010011011101001010111100000100000
010001000001101111000011100111011010101000010000000000
110010000000010111000110100001001111011101100001000000
000010001000000111000010010101111010110101010000000100
000000000000001001100011010101101011111000000000000000
000000000000000111000000010001000000001100110000000010
000001001100000000000011010000000000110011000000000000
000000000000101000000010011011111000111000110000000000
000010100111000111000011001101101100011000100000000000
000000100000001000000010001101101111100100010001000000
000001001000000011000100001011001110111000110000000000
110010101011100001100000001001101100101001110001000000
000000001010100000000000000101111110101000100000000000

.logic_tile 15 7
000000000000000111100011010011111011111101010000000000
000001000000000001100010000011101100100000010000000000
001001000000000000000000000011101110000100000001000000
100010101100000000000000000000100000000001000010000000
110000100000000111000110001111001100101000000000000000
110000000000100000000100001111001000110110110000000000
000001000001111001100000001101001100111110100001000000
000000000110010111000010001101111000111110010000000000
000000000000101101000110100000000000000000000100000100
000001001001011011000010100101000000000010000000000000
000101001100001000000110000011101001101000100000000000
000010100001000011000010010111011010111100010000000000
000000000000011101100010001001001000110111110000000000
000000000000100011000000000101011101110001110001000000
000001000000010000000110100001001100101000110000000000
000000100000100000000000000011001101011000110000000000

.logic_tile 16 7
000001000000000000000000000111101010110111110000100000
000000000100000011000011001001011010110001110000000000
001000000000000011100000001000000000000000000100000000
100000000000000000100010100101000000000010000001000000
110000000000000111000000011000000000000000000100000000
000001000000000111000010011011000000000010000001000000
000010101111010000000011100000000000000000000100000000
000011000010111111000111110101000000000010000001000000
000000100000000000000111001011011100101000010000000000
000000000100000001000000001111111100001000000000000000
000001000000100000000011101001011010110111110000100000
000000100001000000000110000111011110110010110000000000
001000000000000000000000000111111011101111010000000000
000000001000000001000000000101011001010111110010000000
011000001100100000000111001000000000000000000110000000
000000000000001111000000000001000000000010000000000100

.logic_tile 17 7
000000100100000000000010101001100001000010110110000000
000001000000001011000100001111001000000010100000000000
001000000000001001100110000111111100001110000100000000
100000100000000101000000001011100000001001000000000010
110010000000000111000110100001101010010000000000000000
010000000000000101100111100101101011100000010000000000
000000000000001101000011101011101110000110100000000000
000000000001001101100000000101101011001111110000000000
000100001111001000000110000101001001111101110100100000
000001001010000001000010010001111011111100110000000000
000001001000000000000010011101101100000110100000000000
000010100000000001000010000101001011001111110000000000
000001100011000001100110101000011110000110000100000000
000010100100100000000000001111011111010110000000100000
010001000000000000000010001000011110000000000000000000
000000100000000000000010111011010000000100000000000000

.logic_tile 18 7
000000000100000000000000010101111001100011110110000000
000000000000000000000010111001011100000011110000000000
001001000000101111100011111000000000000010000000000000
100000100000010101100110101111000000000000000000000000
010100000000000001000011101000001100010110100100000001
110010000000000001000000001101011001010000000000000000
000000001110000000000111101011111000000110100000000000
000000001100000101000000000101011010001111110000000000
000010100000000101010111000000011001000010100100100000
000000000000000000100000001001001110010010100000000000
000000001110100000000000000001111100000000000000000000
000000000100000001000000000000000000001000000000000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
010010000000000001100000000001001011000010100110000000
000001000001010101000010110000101110100001010000000000

.logic_tile 19 7
000000100001010111100010000000000001000010000000000000
000000001000001111000100000000001101000000000000000010
001001000000001001000111000000001100000010000000000000
100000100110001011100100000000010000000000000000000000
010000000000001001000011101001001001110110100100000000
110000000010001111100000001011011000010110100001000000
000001000000101000000000000011011000110110100110000000
000000000001011101000000000101101001101001010000000000
000000100000001000000000011001011011100011110110000000
000001000000001111000011000011101000000011110000000000
000001000101001000000010010001001011110110100100000000
000000100000000011000011001001001101010110100001000000
000010000001000000000000010000001110000010000000000000
000000000100000000000011010000010000000000000000000010
010000000000000000000000001101001101000010000000000000
000000000000000000000000001001001000000000000000000000

.logic_tile 20 7
000000000000000000000010001111011000100001010000000000
000000000000011111000010010111101110100000000000000000
001000000000001111000000000000000000000010000000000000
100000000000001011000010110011000000000000000000000010
000001100000011111100010110101001001000111010000000000
000010000110101111000111011001011010010111100000000010
001001001100001111000111101000000000000010000000000000
000010100000001001100000000011000000000000000000000010
000000000000100011100010100101101001001111110010000000
000000000101000000000100001001011001000110100000000000
000000000000000011100000000001011000010000000100000000
000000001110000000000000000000001101000000000000000001
000000100000000111000000011001001010010110000000000000
000000000000000000100011011111111010111111000010000000
011001000110100101100010100101101010010110110000000000
000010100001010000000000001001111011100010110000000010

.logic_tile 21 7
000000100110100000000000000011001101001111110001000000
000001001010001111000011100001011111001001010000000000
001000000000100000000111110101111001010100000100000100
100000000000001111000010000000011110101001000000000010
110000001110101101000000001011001101011110100000000000
010000000001000101110000001011101100011101000000000001
000001001100000001100000011111111001100000010000100000
000010100000000000000011111111001101101000000000000000
000100000000000011100111000101101100011110100010000000
000100000000000001100010100101101111101110000000000000
000001000000100001000010010000001101000100000100000000
000010100000010001000010010101001110010110100000000010
000000000000000001100111001001111110101000010000000000
000000100000000000000000000111111110000000100000000000
010000000000010001000110100000001001010000000000000000
000000000000101111100010000000011100000000000000000000

.logic_tile 22 7
000000000010000000000010110011001000000100000000000001
000000000000000000000110000000110000000000000000000000
001000000000000011100111101011111110001011100000000000
100000000000000000100000001101111001101011010010000000
110000000000000111100110000101001101011110100000000000
110000000000000001100010000101011100011101000000000000
000000001010100000000110101101101110111101010100000000
000000001010010000000010001111101010111101110001000000
000010000000001000000010010001111000001110000100000000
000001000001010111000010011001100000001001000001100000
001000000100001011100000000011001100100000010000000000
000010100000000001000010100111101011100000100000000000
000000000000001001000010100101111100011110100000000000
000000000000001001000000001011101011011101000001000000
010001000000000101000111010111101010001101000100000000
000000100000000000100111101011010000001001000000000000

.logic_tile 23 7
000000100110000001000110011001001011100000000000000000
000000000000011111000011000111011000111000000000000000
001000000001011001100000000000000000000000000000000000
100000000001110001010000000000000000000000000000000000
010000000100000001000010010011111010001011100000000000
110000000000010000000011000101111000010111100000100000
000000000010000101100011111101111100111101010100000010
000000000000000101000111110001111001111110110010000001
000000000000001000000000001111111011111101110110000000
000000000000000001000000001101001010111100110000100100
000000001000000000000010000111101001100000000000000000
000000000000000000000010001111011111110100000000000000
000100000000000000000000000111101111111101010100000000
000000000000000001000010000011101011111110110001000100
010000000000001111100011010000011110000100000000000000
000000000001000001100010000000010000000000000010000000

.logic_tile 24 7
000000000000000000000010100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000100100100001000000000001000001010000000000000000000
000000000100001111000000000111000000000100000000000000
000000000110000000000000000000000000000000000001000000
000000000000010000000011011001000000000010000010000000
000010000100100000000000000101100000000000000000000000
000001000001000000000000000000100000000001000000000000
000000000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001011010000000000000000000000000000000000000000
001000000110100001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.ramb_tile 25 7
000000100000000111100000000000000000000000
000001010000000000100011100111000000000000
001000000001000101100000000001000000000000
100000000000000000100000000001100000000000
110000001010000011100111100000000000000000
010000000000000000100000001101000000000000
000000000000001111100000001111000000000000
000000000000001011100000000011100000000000
000001000000000000000000001000000000000000
000000001000000000000011111011000000000000
000000000000001001100000010111100000000000
000000000000001011100011100111000000000000
000000000000101001000111000000000000000000
000010101100000011100100000101000000000000
010000000110100011100000001011100001000000
110000000000000000000000000101001000100000

.logic_tile 26 7
000000000000000111100110110001111011100001010000000000
000000000000000000100010011101011011010000000000000001
001000000000000101100011100000011100000110000011000000
100000001010000000000000000001010000000010000011000010
110000000110000001000111110001011010100001010000100000
010000000000000000000111001101111001010000000000000000
000000000000000000000111001101001010101000000000000000
000000000000000000000110001101101101100000010001000000
000000000000000000010010111101111100110000010000000001
000000000010000000000111011111101011010000000000000000
000000000001000101000000001111001011101000000000000010
000000000000100000100011111001011011011000000000000000
000000000000000101000011100000011110000100000100000000
000000000000000000100100000000000000000000000000000010
000000001010100000000010000101001111101000010000000000
000000001100000001000000001101111011001000000000100000

.logic_tile 27 7
000000001110001000000010100111101001001111000100000000
000000000000000001000110110101111111101111000000000000
001001000000000111100010101101011100000011110100000000
100100000000001111100000000011011001010011110000000000
110000001000000111100010100001001110011110100100000000
010000001110000111100100001111101010101001010000000000
000000000000000000000111000001001010010110110100000000
000000000000000000000010111001101010010110100000000000
000000000000000111100000010101101100010110100100000000
000000000000000000000010100101101011110110100000000000
000000100100100011100111010001101011010100100100000000
000000001100010000000010100000011001100000010000100000
000010100000001000000110100111111001001011000000000000
000001000000001011000000000001001110001111000001000000
010100000000101011000110011001011011010000110000000000
000100001000000001100011110111011101010111110000000000

.logic_tile 28 7
001000000000000001100110110001101000000010000000000000
000000000000000000000010101001111010000000000001000000
001000000100101001100010100101001111110000110110000000
100100000001000111000000000001101110110100110001000011
110000000000000101100111100111100000000000000000000000
110000000000000000000000000000100000000001000000000000
000000000000000000000000001001011001010110110000000000
000000001110001101000000000101101100010001110000000000
000000000000000000000000001001011001001001010000000000
000000000000000000000000000111001100010000000000000000
000000000000000001100110001101001111111001010101000100
000000000000000001100000001011101000010110100010000010
000000000000100011100010000111011101011110100000000000
000000000000000000000010000101101000101110000000000000
010000000000001011100000011011111110000000000000000000
000000000000000001100010010001000000001100000000000000

.logic_tile 29 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
110000000000000000010000000111100000000000000100000000
010000000000000000000000000000100000000001000000100000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 30 7
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001110000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 8
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000001100000100000000000000
000000000000000000000000000000010000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001011000010100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000011000000000000000100000000
000000010000000000000000000000000000000001000000000000

.logic_tile 3 8
000000000000001000000000000101001110111001000000000000
000000000000001001010000000011111110110101000000000000
001000000000000000000110100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000010000000000110000011101010101100010000000000
110000000000000111000010101111101110011100010000000000
000010000000001111100011100001011011000000000001000100
000001000000000011000010000000011010100000000000000000
000100010010001000000000000101011111001001000000000010
000110010000001001000000000111001101000001010000000000
000000010000001000000110011001011010000001000000000110
000000010000000101000010100101010000000000000001000100
000000010100100111000110110101111001010100000000000000
000000010001010000000010000000111100100000010000000100
000010010000001000000000000101100000000000000100000000
000001010000001001000000000000000000000001000000000000

.logic_tile 4 8
000000000000010111000000010001001011010000000000000010
000000000000000000000011100000001001000000000011000001
001000000000000101000111111001100000000001000001000011
100000000000000000000111110101101000000000000000000100
010000000000000000000111100001011011000000000011000010
010010100000000101000100000000001001100000000001000000
000000000000000000000000000000011110000100000100000000
000000000000000101000000000000010000000000000000000000
000000010100000000000000000000000000000000000100000000
000000010000000000000000001101000000000010000000000000
000000010000000000000000001001100000000000010000000010
000000010000000000000000000001101000000000000010000100
000000010000000000000000000001100000000000000100000000
000000010000000000000000000000100000000001000000000000
000000010000000000000010000001100001000000000000000010
000000010000000000000000000001101010000000100010000001

.logic_tile 5 8
000000000000000000000000000000000001000000001000000000
000000000000000000000011100000001000000000000000001000
001000000000001001000000000011000000000000001000000000
100000000000000001000000000000100000000000000000000000
010000000000000000000110010101001000001100111101000011
010000000000010000000010000000100000110011000010000000
001000000000000000000000010000001000111100001000000000
000000000000000000000010010000000000111100000000000000
110000011100000000000000001000011000001100110101000001
100010010000000000000010100001000000110011000000000000
000000010000001000000110000011100000000000000000000100
000000011110000101000000000000000000000001000000000000
000000010000000000000000000000011010000100000000000000
000000010000010000000000000000010000000000000000000000
110000010000000000000000001000001010001100110100000010
000000010000000000000000001011010000110011000000000000

.logic_tile 6 8
000000000110001111000000000011000001000000000000100000
000010100000001111000000000000101000000000010000000000
001000100000011101000000001111111110000010000000000000
100001000000101111000011100001101010000000000010000000
110000000000010001000011100011100000000000000100000000
010000000000000101000110100000100000000001000010000000
000000001110000000000000011101001010010111100000000000
000000000000000000000011010011011000001011100000000000
000000010000000000000110000000001110000000000000000110
000000010000000000000011100001010000000100000000100000
000000110000001111000011100000001110000100000100000000
000001010000100011000000000000010000000000000000000000
000000010001000101100011010000000001000000000000100100
000000011010000000000011110001001100000000100010000000
000000011110000011000110000111011001111000000000000000
000000010000000000000000001101011011010000000000000000

.logic_tile 7 8
000000000001001101000111101001001011000010000000000000
000000000000100111000010001011011110000000000010000000
001010000000001011100010100000000000000000000100000000
100001001010001111100000000011000000000010000000000001
000000001000011001000010010101011010101000000000000000
000000000000001111100111101001001110100100000000000000
000000000000000101100111101101001101000010000010000000
000000000000000001000110101001111011000000000000000000
000001010000100001000000010111101111111100010001000000
000000111101010001000010000011011010010100010000000000
000000010000001111000000011111011111110000010000000000
000000010000001011000011000011011010010000000010000000
000100010000001001100000000111011000000010000000000010
000000010000000011000010110001001010000000000000000000
110000010000000001000010101101111000010111100000000000
010000010000001111000010011111101001001011100000000010

.ramt_tile 8 8
000010000000000011000000000000000000000000
000000110000000000000000000101000000000000
001000000000000000000111100011000000000000
100000010000000001000000001101000000000000
010000000010101111000110010000000000000000
110000000011010011000111111011000000000000
110000000000000000000010000111000000000000
100100000000000000000000000001000000000000
000001011001000000000000010000000000000000
000010010000001111000010111111000000000000
000000010000001000000000000011100000000000
000000010000000111000000000111000000000000
000011011100000111000110101000000000000000
000010010000000001100100001101000000000000
010000010000000011100000000111100001000001
010100010000000000000000000101001001000000

.logic_tile 9 8
000000000000000111000011110001011101001000000000100000
000000001100000000000010001011111111101000000000000000
001000000000000011100011101101111101111101010000000000
100000000000000000100000001101011111011110100000000101
110000000000001111100000000001000000000000000100000000
110000000000001111000000000000000000000001000000000000
000000000000010001100010000101101001000110100000000000
000000000000100000100010001111111110001111110000000100
000000010110001101100000010111101011111101000000100010
000000010100000011000010100011101110111110100010000000
000000010000010000000111001000000000000000000000000010
000000010000100001000110001001000000000010000000000000
000001010110000000000111001000000000000000000100000000
000010010111000000000111100011000000000010000001000000
010011110001010111100111001101011110000110100000000000
000010110000000001100010010001011100001111110000100000

.logic_tile 10 8
000100000000001111000111010001001011111001010001000000
000100000010001001000011001011011011010001010000000000
001010000000000011100111001000000000000000000100000000
110000000000000111000000001101000000000010000000000000
110000000000000001000010010000000000000000000100000000
110000000000000101100111110101000000000010000000000000
000001000001011000000011100001001111100001010000000000
000100100110010011000111100111001000010000000000000001
000000010110001000000000010101011001010111100000000000
000000010010001011000010101001011000000111010000000000
000100010000000000000000000000001010000100000100000100
000110110001010000000000000000010000000000000000000000
000000010001001111000011000111100000000000000100000000
000000010000000011000000000000000000000001000000000000
010000011010000000000111001011011110010110000000000000
000000010000100001000000000101011001101010000010000010

.logic_tile 11 8
000000100000000111100000000101101001001100111010000000
000000000000000000000010010000001000110011000000010000
001000000000111111100000010000001000111100001001000000
100000000000111111100011010000000000111100000000000000
010000001001000000000000000000000000000000100100000000
010100000000010000010000000000001101000000000000000000
000000000000001000000000000111000000000000000100000000
000100000000000111000011110000000000000001000001000000
000000010000000000000000011001000000000000000000000000
000000110000000000000011101001000000000011000000100000
000010010010000000000010000000011000010010100000000000
000000010000000000000000000000011000000000000000000000
001000010000100001000000000001111100000010000000000000
000100010001000000000000000000010000001001000000000000
000000010000100000000000001000000000000000000110000000
000000011010010000000000001101000000000010000000000000

.logic_tile 12 8
000010100000000000000111110111101101000110000000000000
000000000010100111000111110000001100000001010010000000
001010000000000111000000001111011010111110100000000000
100001000000001001000000001111101111111101100000000100
010001000000000000000111000101101110000010000000000000
110010001100000000000011110000100000001001000000000100
000000000001011111100000010000011101010010100000000000
000000000000100001000011101011011110000010000000000100
000000111000000001000111001101011100111100010000000000
000000110000000000000100000001111000101000100000000000
000000010000001000000010110000000001000000100000000010
000000010000001001000010010111001011000010000000000000
000000010000000000000010001001111010111000000000000000
000000011000100101000110000001001001110101010000000000
000000010000100000010000010000000000000000100100000000
000001011001001001000010000000001001000000000000000000

.logic_tile 13 8
000010000000101111000000000101000000000000000100000010
000000000000010111100000000000100000000001000001000000
001000000000001000000000000101111100111000110000000000
100000001110001011000000000101101101100100010000000000
110000000001000101100000000101100000000010100000000000
010001000010001101100010110000001000000000010001000000
000000000001000000000111100111011110111001110000000000
000000000001110111000000000101011110101000000000000000
000000110010001101100110100001001110111111010000000100
000000010000101111100010000101011111101011010000000000
000000010001000001000011001011000001000011100000000000
000000010100000001110000000011001101000010000000000100
000000010001000001100110010111100001000000100000000000
000000010110000101000010110000001000000001000011000000
010000110001000000000011100000000000000000000100000110
000000010000000001000100000011000000000010000000000000

.logic_tile 14 8
000001000001010000000000010001111110111000000000000000
000010100000001101000011100001101101111010100000000000
001000000000100000000010100000001010001100110000000000
100010000101000111000100000011000000110011000000000000
110000100001001011000111100101111001101000110000000000
000000000000010001100010001001011011011000110001000000
000100000000001111000110000000011100000100000110000000
000000000000001011010000000000000000000000000001000000
000000010000000001000000001111000000000011000000000000
000000010000100111000010100001100000000010000000000010
000000010000000000000000000101011010111111010000100000
000010110001001111000000001101101010010111100000000000
000000010001010000000011000000000000000000000100000000
000000010010000000000010001111000000000010000001000100
010000011100001000000000000000001100000100000100000001
000000010000100111000000000000000000000000000010000100

.logic_tile 15 8
000000001011001111100000000000011100000100000100000000
000000000000000001000010110000010000000000000001000000
001001000000000000000000010011001010101011110001000000
100010000000000000000010000001011011011111100000000000
110000000000000000000110011111011110110101010000000000
000000001100000000000011100011001110111000000000000000
000000000000001000000010001001011001101000100000000000
000000000000001011000110111101111010111100010000000000
000000010000001000000000001000000000000000000110000001
000000010000000011000000001101000000000010000000000000
000100011110000000000010001001011100110001010000000000
000000010000000111000100000101101111110010010000000010
000000010000000101100000010111011010101000110000000000
000000010000010101000010000111011000011000110000000000
010000010000001000000111000000011110000100000110000000
000000010100000001000100000000010000000000000001100000

.logic_tile 16 8
000000100000001111100111000000000001000000100100000000
000000000100001101100100000000001010000000000011000000
001000100000001111000000010000001010000100000100100001
100000000001000001000011100000010000000000000011000000
110000000001010101000111100000000000000000100111100000
000000000000001101100100000000001100000000000001100010
000000001000001111100010010111111000101111010001000000
000000000000001011100111111111011001010111110000000000
000011010000000001000000000001111100111001000000000000
000011010100000111000010111011001010110101000000000000
000100110000000001100000000101001110111001100000000000
000101010001010000000000000101001000110000100000000000
000000010100000001100000011101111010100000000000000000
000000010000000000000010001101011000110000010000000000
010000011110000101000000000001111110110110110000000000
000000010000000000100000000011001111111010110000000000

.logic_tile 17 8
000010100000000001100010100101111101101000000000000000
000000000000001001000110110001111110010000100000000010
001000000000000001100010110001101100111101110100000000
100000001100000000000111100001101010111100110000000000
110010100000100000000010011111011111111101110100000000
110100000000011001000011111001111100111100110010000000
000000000001001111100111100101101011101000000000000000
000100000000100111100110011101111011100100000000000000
000100010000001000000000001001000001000011010100000000
000000010000000101000000000101101111000011000010000000
000000010000000001000010000001101001111101010110000001
000000010000000001000110000111111000111110110000000100
000000010000000001100010011001111101111001110100000000
000001010000001111000010001001101101111101110000000010
010001010000001111000110001111011001000110100000000000
000000110000000001100010110101011110001111110000000000

.logic_tile 18 8
000000000000110101100000010000011011010000000000000000
000000000000000000100011110000011100000000000000000000
001000000000000000000000000111000000000010110101000000
100000000000000000000000000001001010000010100000000000
010000000000001101100010010001011110000110000110000000
010101000000000001000010100000011011101001000000000000
000000000000010000000111110101011010100011110100000000
000000000000100000000010100011011000000011110001000000
000000110000000001000000010001001110001110000100000000
000000010000000000000011011011000000001001000010000000
000000010000000000000000000111101011000010000000000000
000000010000000001000000001101101011000000000000000000
000000110000011111000000001000000001000000000000000000
000001010100000101000000000011001111000000100000100000
011000010000100000000110110011100000000000000000000000
000000010000010000000010000000001011000000010000100000

.logic_tile 19 8
000010000000110000000000000101011010000000000000000000
000000001001110000000010000000100000001000000010000000
001000000000000101000000000000000000000010000000000000
100000101110000000100000000111000000000000000000000010
010000000110000101000010100111100000000010000000000000
010000000000000011100110110000000000000000000000000010
000000001100101101100010101101111010001000000000000000
000100000001011011000000000011100000000000000000000000
000100010000100000000000000111011010000000000000000000
000001010000000000000010000000000000001000000000000000
000000010000100001100110000101001011000010000000000000
000010110000010000000000000111101000000000000000000000
000000010000001000000000000000011100000010000000000000
000101011010000111000000000000010000000000000000000001
010000011010000000000010101111101100111110110100000000
000000010000001111000100001011111010010110100000000000

.logic_tile 20 8
000000000010000101100011101101011001010110000000000000
000000000000000000100011000001111010111111000000000000
001000001010001000000111010001111011010110110000000000
100000000000000001000110001101101001100010110000000000
011000000000000111000000010101111100100000010000000000
010000000010001111100011010101111110101000000000000000
000010101100000001100011111000011111010100000110000000
000011000000000000010011011011011001010110000000000000
000100011100011001100110000001001010000110000110000010
000100010000000001000000000000101100101001000010000000
000000011110101011100110100111000000000010110100000001
000000010001000101000000000011101000000001010000000010
000001010100000111000011110011101011000110000100000001
000011010000100000000011010000001100101001000000000000
010000010000000000000110000101011010100000000000000000
000000010000000000000000001011011111110100000000000000

.logic_tile 21 8
000000000110000001100000010101101100001001000100000000
000000000000001101000010100111110000001011000000000010
001000001100100000000111010000001110010100100100000000
100000000000000000000110101011011110010100000000000010
010000000000000101000111110011011000000000000001000000
110000001111000111100111010000011000100000000000000000
000000000000001111000110010101101101101000000000000000
000010100000000111000110000001001010100100000000000000
000001010000000111100010001101001100010110000000000000
000011011010001001000100001001111010111111000000000000
000000011010000000000000001011011010100000010000000000
000000010000000000000000000101011010101000000000000000
000100110000001101110110000101101111100000010000000000
000001010000000001100000000011001110010100000000000000
010000010000000111000000000101101000010100000100000000
000000010000000000000000000000111101101001000000000010

.logic_tile 22 8
000000100000010101100011110000000000000000000000000000
000000100000100000000111110000000000000000000000000000
001000001000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000010111000000000000000000100000000000
010010000000000000000100000000001001000000000000000000
000000000000100000000000001000011100000000100100100000
000010100000010000000000000011011000010110100000000000
000000010000000000000110001000000000000000000000100000
000000011010000000000000000011000000000010000000000000
000000010000000001100000000111101010100001010000000000
000000010000001001000010001011111001100000000000000000
000000010000010000000000001000000000000000000000000100
000000010000000000000000000011000000000010000000000000
011000010000000000000111000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000011000000000000000000000000000000000000000
000010100000001011000000000000000000000000000000000000
001000001000000000000000000000011100000100000001000000
100000000000000000000000000000010000000000000000000000
110000000000000111000000001000000000000000000000000000
110100000000000000100000000011000000000010000010000000
000010100000100000000000000111100000000000000000100000
000100000001010000000000000000000000000001000000000000
000001010000100000000000000000000000000000100000000000
000000011010000000000000000000001010000000000001000000
000001010000000000000000000000000000000000000000000000
000010010000000011010010000000000000000000000000000000
000001010000110000000010000111000000000000000000000000
000000010000110001000000000000000000000001000000000000
000000011100000101100000000001000000000000000100000000
000010110000000000000000000000000000000001000000000000

.logic_tile 24 8
000000000001010111000000000001000000000000000100100001
000000000000100000000010000000000000000001000001000000
001000000000000011100110100000000000000000000100000001
100000000000000101100000001101000000000010000001000001
000000000000001111100110100001101010111001100000000100
000010000000001111000110000101101011110000010000000000
000000000000001111100111001011100001000001010000000010
000000000000000011000111110011101010000010000000000000
000000010000100001100000000111111101000100000000000100
000010111101000000000000000000101110101000000000000000
000000010001010011100000011101111000001111000000100110
000010110000100000110011100001100000000111000011000010
000000010000000000000000000101101101100000000000000000
000000010100100000000000001001101010110000100000000000
010000010000000101000000010000000000000000000000000000
100000010001000000100010000000000000000000000000000000

.ramt_tile 25 8
000000000010001001000000001000000000000000
000000011100001111000011100001000000000000
001000000000000011000000001001000000000000
100000011110001001000000000111100000000000
110000000010000000000000000000000000000000
010000000000010000000000000001000000000000
000000000001010111100011110101100000000000
000000100000100000100011010001100000000000
001100010000000101000000011000000000000000
000010110010101101100010010011000000000000
000000110000000000000000001111000000000000
000000010000001111000000001101100000000000
000000010000000000000010001000000000000000
000000010000000000000000000111000000000000
010000010000100011000000001011000000000000
110000010010011101000000000001001100000001

.logic_tile 26 8
000010000001010011100110010111000000000000000100000000
000001000000101001010010110000000000000001000000100000
001000001010100111000000011101011000100000000000000000
100000001101011111000011011111011101110000010000000001
010000000000000111100111100001011111010100000000000000
110000001000000000100100000000001101100000000000000001
000000000000000011100000000001011111101000010000000000
000000000000000000100000001011111111000100000000000000
000100010000000000000011101111101000001000000000000100
000101010000000000010010000101010000001001000000000000
000000011010000000000000011001000001000000110010000000
000000010000000000000010000001001110000000010000000000
000000010000000101000111000111101100111000000000000000
000000011100100011100100001011111111010000000000000000
000000010001001000000111001001101110110000010000000000
000000010000101111000111111111001101100000000010000000

.logic_tile 27 8
000000000000000001100010100011100000000010000010000001
000000000001010000000011101001100000000011000011000100
001000000101010111000000001000000001001100110000000000
100000000010100000100000000001001010110011000000000000
110100000001010000000000000001001110010010100000000000
110000000000100000000011111011111001110011110000000000
000001000000000111100000010011100001000000000011100001
000010000000010101000011010000101011000000010000100011
000000010000010001000000010000001010000100000100000000
000000010000100000100010110000010000000000000010000000
000000010000000111000011111000011010000000000011000000
000000010000000000100011100011000000000100000000000000
000000010000000000000011110001011010001111110000000000
000000010000000000010010101001001101000110100000000000
000000010000000000000000000000000000000000000000100000
000000010000000000000000000011000000000010000000000000

.logic_tile 28 8
000000000000001000000000000111100000000000001000000000
000000000000001111000000000000000000000000000000001000
001000000000000000000000000001000000000000001000000000
100100000000000000000000000000001110000000000000000000
000000000000010000000000000011001000001100111000000000
000000000000000000000010010000101000110011000000000000
000000000000100000000000000001001000001100111000000000
000000000001000000000000000000001100110011000000000010
000000010000000001100110000111001000001100111000000000
000000010000001111100100000000101000110011000000000000
000000010000000000000000000000001000111100001000000000
000000010000000000000000000000000000111100000000100000
000000010000001000000000010000000000000000100110000001
000000110000001001000010010000001100000000000000000000
010000010000001000000000000000000000000000000111000000
100000010000011001000000001101000000000010000000000000

.logic_tile 29 8
000000000100001000000110010000000000000000000000000000
000000001100000111000011110000000000000000000000000000
001000000000000000000000000001000000000000000100000000
100000000000000000000000000000000000000001000000000001
111000000000000011100000000001011100101100010000000000
010100000000000000100000000101111001101100100010000000
000000000000000000000011010000000000000000000100000000
000100000000000000000111111011000000000010000000000000
000000110000000001100010000011000000000000000000000000
000000010000100000100011000000000000000001000000000000
000000010110000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000011100000001111111010101101010000000010
000000010000000000100000001101011001011000100000000000
000000010000100000000000000111000000000000000100000000
000000010001010001000000000000000000000001000000100000

.logic_tile 30 8
000000000000000000000111001011011000101100010000000010
000000000000000000000111101011011011011100010000000000
001001000000000000000011000000011110000100000100000000
100000100000000000000000000000010000000000000000000000
010000000000000000000110100000000000000000000000000000
010000000000000000000100001101000000000010000000000000
000010000000000111100000000011100000000000000100000000
000001000000000000100000000000000000000001000000000000
000000010000000101100000000000011110000100000100000000
000000010110000000000000000000000000000000000000000001
001000010000000000000000010000011010000100000100000000
000000010100000001000010010000000000000000000000000000
000000010000000000000000000000001000000100000100000010
000000010000000000000000000000010000000000000000000000
000000010000000000000010000000000001000000100000000000
000000010000000001000000000000001001000000000000000000

.logic_tile 31 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000010001100000000000000100000000
100000000000000000000011000000100000000001000000000000
110000000000000000000000000000000001000000100100000000
010000000000000000000000000000001011000000000000000000
000000000000100000000011100000000000000000000000000000
000000000001000111000000000000000000000000000000000000
000010110000000000000000010000000000000000000000000000
000000010000000000000011010000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000001000000000000000000100000000
000000010000000000010000000101000000000010000001000000

.logic_tile 32 8
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000001000000000110100000000001000000100100000000
100000000000000000000100000000001110000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011011101000000000010000000000000
000000010000000000000000000001000000000000000000000000
000000010000000000000000000000100000000001000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000011000000100000000000000
000000010000000000000000000000010000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001101000000000000000000000000000000000000

.io_tile 33 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000100000000000110000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000011010000100000100000000
000000010000000000000000000000000000000000000010000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000001100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010100000000000010000001000000000000000000000000000
000001000000000000000000000001000000000010000000000000
000000010000000000000000000111000000000000000100000000
000010010000000000000000000000100000000001000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000100000000110010000000000000000000000000000
000000010000000000000010110000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 9
000000001100000000000111011111101001000110100000000000
000000000000000000000111010011011011000000100000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000010110000000000000000000000000000
110000001110000000000000001101100000000001000010000001
110000000000000101000000000101001001000000000000000001
000000000001010001000111110111011000101011010000000010
000000000000100001000111110101011110000010000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010001011001000000001000000000000000000000000010
000001010000000111000000000011000000000010000000000000
000000010100001001000111100101100000000000000100000000
000000010000000001000000000000100000000001000000000000
000000010001011000000000000000000000000000000000000000
000000010000100011000000000000000000000000000000000000

.logic_tile 4 9
000000000000001000000000010011011010000000000011000000
000000000000000011000011100101000000000001000000000000
001000000001010000000000010101101011000000000000000011
100000000000100000000010000000001010000001000000000001
010000000000000111110000000101100000000000100001000001
010000000000000000100000000101001000000000000010000000
000000000000001011100000010101101011000000000000000011
000000000000000011000010100000001010100000000000000001
000000010000000001000111100111100000000000000100000000
000000010000000000000000000000100000000001000010000000
000010110000000000000000001101101010000000000001000100
000001010000000000000000000101000000001000000010000001
000000010000100000000000010000001100000100000100000000
000000010000000000000011100000010000000000000000000000
000000010000000011100000000001111111100001010000000000
000000010000000000000011111111101011111010100000000000

.logic_tile 5 9
000000000000001000000110000101000000000000000100000000
000000000000010101000000000000100000000001000000000000
001000000000000000000000000011001011101000010000000100
100000000000000101000000000011011010010101110000000000
110000000000000000010010010000000000000000000000000000
010010000000010111000111010001000000000010000000000000
000000000000001000000000001000000000000000000100000000
000000000000000011000000001111000000000010000000000000
000001010000001001000000010000011100000100000001000000
000000110010010001000010000000000000000000000000000000
000010110000000101000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000100010010000000000010000000000001000000100000000000
000000011110000000000000000000001000000000000000000000
000000010000000000000000010101001110101000100010000000
000000010000010000000011110101111001111100100000000000

.logic_tile 6 9
000000000001101000000111111101001111000010000000100000
000000000001111111000011011011011000000000000000000000
001000000000001101100111110011011001000110100010000000
100000000000001101100111101001011110001111110000000000
010000100000000001100110100000000000000010000100000110
110000000010000111100100000000001101000000000010000000
000000000000000111100011101001011101010000000000100000
000000000000000001010111110111001000110000000000000000
000000010000001101000111111001011001010111100000000000
000000010000000101100010000101111011001011100010000000
000000010001011001110000011111101011101000010000000000
000000010000000101000010011101101010000000100000000000
000000010001000001000000011101101100101001000001000000
000000010000000000000011000111111010100000000000000000
110000011110001001000010000001001111000010000000000000
000000011010001011000000000011101100000000000001000000

.logic_tile 7 9
000000001010001101000111100001100000000000000100000000
000000000000001011000111110000000000000001000000000000
001001000000000111000010110111111000001111000000000000
100010001010000000100110110101111100000111000000000010
010101000110001101000111010011101001100000000000000000
110010000010000111000110000101011011111000000000000000
001000000000001111100111011001001110000010000000000000
000000000000000111000111111001001011000000000000100000
000000010000100111000000000101111010010111100000000000
000000010000000000100010001011011001000111010000000000
000000010000001101000000000000000001000000000000000000
000000011110000011000000000111001110000000100001000000
000010011001000101100010101001011111100001010000000000
000000010000000011100000000111111010100000000000000010
010000010000000101100111100111011100100000000000000100
000000011010001001000010000001101001110000010000000000

.ramb_tile 8 9
000100000000000111000000001000000000000000
000000010000000000000000001001000000000000
001000000000100000000000011011000000100000
100000100000000001000011000101000000000000
010000000000000000000110100000000000000000
110000000110000000000100000111000000000000
110000000000001000000011100111100000000000
100000000000001101000000000001000000010000
000100110110000000000010010000000000000000
000001010000000001000011011011000000000000
000000010000000011100000001011100000000000
000000011000000001100000001111000000000000
000001010000000101100000001000000000000000
000010111000000000100000001111000000000000
010000010000000111100010011101100000000000
010000010000000000100111110011101101000000

.logic_tile 9 9
000000000000000111000110000000011010000100000100000000
000001001001010000100000000000010000000000000000100000
001000101001010111000000000001111110010110100000000000
100001100000100000100011110001101001100001010000000010
010000000000010000000011100000001110000100000100000000
110010101000001111000000000000000000000000000001000000
000000000000001000000111010111000000000000000000000000
000000000000000001000111110000001101000000010000000000
000000010000001001000110101111101100010111100000000000
000001010000001011000000001011101110000111010000000000
000000010000000000000000010000001100000100000100000000
000000010000000000000010100000000000000000000001000000
000001010000000001010000000001100000000000000100000000
000000111000000001000000000000000000000001000000000000
010000010000100111100000010001111011000000010000000000
000000010001010000100010000101111010100000010000100000

.logic_tile 10 9
000000100000000000000000000011101011101001010000000000
000001001000000111000000000111001001101111110000000001
001000000000010011100111010001000000000000000100000000
100010000000000101100111010000000000000001000011000000
110000000000010011100111110101000000000000000100000000
110100001100000001100111110000100000000001000010100000
000010100000000000000000000000011110000100000100000000
000101100111000000000010100000010000000000001000000010
000000110110100000000010000000000001000000100100000001
000000010001000000000000000000001101000000001000000000
000000010000000001000000000101001011001000000001000000
000000010000000000000010001011011011010100000000000000
000000111011010111100010001000000000000000000100000000
000001010001110000000000000111000000000010000001000000
010000010000100111100010001001101011001111000001000000
000000010001000000000000001001011000000111000000000000

.logic_tile 11 9
000000100000000000000011100000011010000100000100000000
000000001110000000000100000000000000000000000001000000
001000000001010111100110100000000000000000100100000000
100010100101110000000100000000001001000000000001000000
010000000000001000000011100000001100000100000100000000
110001000000001101000000000000010000000000000000100000
000000000000001111000111000000011010000100000100000000
000000001001000011000100000000010000000000000000100100
001000110001010000000111000000011000000100000100100000
000000010000000000000000000000000000000000000000000000
000001010101000000000000000000000000000000000100000100
000000110000000000000000000101000000000010000000000000
000100011001010000000000001000000000000000000100000101
000000010000000000000000000101000000000010000000000000
010000010001010000000000001000000000000000000100000000
000000010110000000000000001001000000000010000010000000

.logic_tile 12 9
001000000001000000000111110000011011000010100000000000
000000000000010000000111111001011100000010000000000000
001000000000001001110010101000000000000000100000000000
100000000000001111000000001011001111000010000000100000
110000000001100000000111110011001001000000010000000000
110000000000000000000010111101111101010000100000000010
000000000000000000000000010001001101111101000000000000
000100001100000000000010111101101110111110100000000100
000000010000001000000011110000011000000100000100000010
000000010000101101000111100000000000000000000000000000
000100010001010000000110110000011000000100000100000100
000000010000000111000011100000000000000000000000000000
000100010110000000000110100011101110000010000000000000
000000010000100000000110100000110000001001000010000000
110000010000010000000011101111101101100001010000000000
000000011011111001000110011001111111110101010001000000

.logic_tile 13 9
000000000000100111100111100001000000000000000100000100
000001000010010000000000000000100000000001000001000000
001001001110000011000111100001111010010000000100100100
100010100000001001000011100000011101101001010000000010
110000100000001001000111100000000000000000000110100000
000001000001010101100100001101000000000010000001000000
000000001010000101000011100101111000010000100000000000
000000000000010111100000000000011010000001010000000100
000100010000000000000111100000011010010100000100000000
000101011000001111000011111111001010010100100001100100
000000010110000000000010001000001110010000100100000010
000000110000000000000000001001011000010100100000100100
000000111010000000000111101011111000111101010000000000
000000010000000000000000001111101101101101010000000100
010000010001010000000010000011000000000000000100000000
000000010000100000010000000000000000000001000000100000

.logic_tile 14 9
000000000000000101000000010000001100000100000100100100
000000000010010000000011100000000000000000000001100110
001000000000000111000000001000000000000000000100100001
100010000000101101100000000001000000000010000000000000
110000000000000101000000000111000000000001000101100000
000010100000010000100000000101100000000011000000100000
000010100000000000000010100000001110000100000100100000
000001001000001111000100000000000000000000000001000000
000000011010001111000000010101111101110000000000000000
000010110000000011100011001001001000010000100000000001
000000010000000001100000000000001100000100000100000010
000000010000100000100000000000010000000000000000100010
000000110000000111000110100001011110001110000000000000
000100010000010000000011100011001111000100000000000000
010000010000001000000000000101100000000000000100000001
000000010000001101000000000000100000000001000000100010

.logic_tile 15 9
000000000010000000000010101000000000000000000101100000
000000000000000000000100001011000000000010000000000000
001000000000100101100110000000000001000000100000000000
100010101010000000100100000000001001000000000000000000
110000000001000111100000000000000000000000000100100000
000000000000000000000000000101000000000010000000100110
000010001010000000000000000000001010000100000100000000
000001000000000000000011100000000000000000000000000000
000000010000000000000000000000011010000100000110000000
000010111000000000000000000000010000000000000010100100
000001010010000000000000001000000000000000000000000000
000000110000000000000011100001000000000010000000000000
000000010010100111000000000001000000000000000110000010
000000010000000000100000000000100000000001000000000010
010001010000100000000000000000001110000100000110100011
000100010001010000000000000000000000000000000001100110

.logic_tile 16 9
000000001011010000000000000000011000000100000100100101
000000000010000000000011110000010000000000000011100101
001000001100000000000111100000000001000000100110000000
100000100000000111000000000000001111000000000001000110
110000000000000111100011101011001110010100000000100000
000001000000000001000100001101011111000100000000000000
000000001110000000000111100101101100010000100000000000
000000000000000000000100001011111111000000010000000010
000000010000010101000010000101001111010100000000000001
000010111010100000000111110101011011000100000000000000
000001010000000001000000000011101010111100000000000000
000010110000000001000010101111011110111000000000000010
000001010011010000000010000011101111100001010000000000
000000010000000101000010001001011000010000000000000000
010000010000000000000000000000011100000100000100000000
000000010000000000000010000000010000000000000000100100

.logic_tile 17 9
000000100000000111000010010000001010000000000000000000
000001000101000000100111111001000000000100000000000000
001000000010001000000111100000000000000000100100000100
100000000000000001000010110000001001000000000000000000
010100000000001111100111101011001111001001000000000000
110000000100001111100100000101101111000100000000000000
000000100000000011100011110001111011110000010000000000
000000000000000000000011100001111011100000000000000000
000000010000000000000011001000001010000000000000000000
000000010000100000010000000011000000000100000000000000
000000010110000000000000000101111001001001000000000000
000000010000011111000000001011001111001000000010000000
000000010000001000000011101011011111000001010000000000
000101011010000001000000000101101110000000100000000010
000001010000100101100010101101001110101001000000000000
000000110001001101000110111001011000010000000000000000

.logic_tile 18 9
000000001000100000000111100111101010110000010000000000
000000000000010000000100001101001111100000000000000000
001100000110001000000000000111100000000000000101100001
110110100000001011000000000000100000000001000000100100
110000000000001000000011110101101000110000010000000000
000010100000001111000011111011011111010000000000000000
000000001011001000000010001101101111101000010000000000
000000000000000111000011100011101010001000000000000000
000001010000000000000111010101000000000000000100000000
000000010000000000000111100000100000000001000010000101
000000010000000011100000000111111100000000000000000000
000000010000000000000010000000010000001000000000000000
000101010100000001000011101101101110101001000000000000
000010010001010000000111100001111011100000000000000000
010011110000001001000010000101101010011110100000000000
000001010000000111000000001101111101011111110000000000

.logic_tile 19 9
000000000000001011000110101001100000000010110100000000
000000000000000101000000000101101000000010100000000010
001001000001010000000110010001111011000110000100100000
100010100001110101000010100000101111101001000000000000
110010100000100011100110010011001011010110100100000000
110000000000001111010010100000011010100000000000000010
000101001110000111000000000011100000000010100100100000
000110100000000000000000000000001001000000010000000000
000000010000001101110000010001011100000110100000000000
000000010010000001000011101101001010001111110000000000
000000010000001001100000000011011001111101010100000000
000000010000000001000000000001101100111101110000100000
000000110001000001100010000001001010000110100000000000
000001010001100000000000000111001011001111110000000000
010000010001000000000000010111001100000110100000000000
000010110000000000000010000101001000001111110000000000

.logic_tile 20 9
000000001110001000000111100000000000000000000000000000
000000000000100101000111000000000000000000000000000000
000000000000000000000000000001001000010111100000000000
000000000001010111000011101101011010001011100000000000
000010000110000000000000011101100000000000000000000000
000001000110001111000010100001000000000001000000000000
000000001100101000000000001000000000000000000000000010
000010100001010111000000001011000000000010000000000000
000010010001000000000000000000000001000000100010000000
000000010000000000000000000000001100000000000000000000
000100011110100000000010100111000000000000000000000001
000000010001010011000000000000000000000001000000000000
000100010000010011000000010000000000000000000000000000
000000010010000000000010000000000000000000000000000000
000000010000000000000000000000011000000000000000000010
000000010000000000000000001001011111000000100000000000

.logic_tile 21 9
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000000000000
001000001100000000000000000000000000000000000000000000
100000000000000000000000001011000000000010000000000000
110000000001000000000000000000011110000100000000000000
010000000010100000000000000000010000000000000000000000
000000000000100000000000001000000000000000000010000000
000000001101000000000000000111000000000010000000000000
000000010001000000000110010000011110000100000000000001
000000010000100000000111110000000000000000000000000000
000001011100100000000000000000000000000000000000000000
000010110001000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000001001000000000000000000000000000000000000
010001010000000000000000000000000000000000000000000000
000000110000001011000011010000000000000000000000000000

.logic_tile 22 9
000001000000000000000000000111000000000000000001000000
000010000000000000000011110000000000000001000000000000
001000000000000000000000000000000001000000100100000000
100000000000000000000000000000001011000000000001000000
010001000000100000000000000111000000000000000000000010
010000000000010000000000000000000000000001000000000000
000000000101000000000000000000000000000000000000000000
000100000000000000000010000111000000000010000000000010
000010010101010000000000000000011110000100000000000000
000000110000100000000000000000000000000000000010000000
000000010110010000000111000000000001000000100000000001
000000010000100000000000000000001101000000000000000000
000100010000000000000000000000000000000000000000000000
000010110001000101000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
000000010000000011000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000010
000000000110011101000011000001000000000010000000000000
001000001100100011000000010000000000000000000000000000
100010100000010000000011100000000000000000000000000000
010000000000000000010000000001100000000000000000000000
010000000000010000000000000000000000000001000000000000
000010100000001000000000000001100000000000000100000000
000001000000001011000011110000100000000001000000000000
000110111010100000000000000000011010000100000100000000
000000010000010000000000000000010000000000000000000000
000000010000100000000000001000000000000000000000000000
000010010001000000000000000101000000000010000000000000
000100010000000000000000000000000000000000000000000010
000000010000000000000000000001000000000010000000000000
001000010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 9
000000100000000000000000011000001110000000000000000000
000000000000000000000010111011010000000100000000000011
001010000000100000000111100000001000000100000000000000
100011000000000000000000000000010000000000000000000000
110100000110000000000000010101000001000000000000000100
010000001110000000000011110000101101000000010001100000
001001000000100111100000000111100001000000000000000000
000000001100010000000000000000001111000000010000000000
000000110000000011100000000111000000000000000000000000
000110110000000011000010010000000000000001000000000000
000001011000000111000000000000001100000100000100000000
000010010000000000100010000000000000000000000010000000
000000010000000000000010100001101101100001010000000000
000000010000001101000010001111101010100000000000100000
000000110000000001000000000000011101010000000000000000
000000010000100000000011110000011100000000000001000000

.ramb_tile 25 9
000110000000000000000000000000000000000000
000000010000000000000000000111000000000000
001000000000011101100000011101000000000000
100000000000101011110010110111000000000000
110000100000001001000110101000000000000000
110001000000100011000100001001000000000000
000000001000000011100110100101100000000000
000000000000000000100000000011100000000000
000000010000001111000011100000000000000000
000010111110000101100011001101000000000000
000000010000000000010000000011000000000000
000000010000000000000000000101000000000000
000000011110010001000111100000000000000000
000000010000100000000100001011000000000000
010000010000010000000000000001100001000100
110000010000101101000000001011001000000000

.logic_tile 26 9
000000000000100101100110100000011110000000000010000000
000000000000010000100000000101010000000100000000000000
001000000000000101100111110000000000000000000110000000
100000000000000000000111010001000000000010000000000000
110001000010000011100110001001011011100000000000000000
110010001110000111100100000011101101110000010000000000
000010101010000000000111000000000000000000000100000000
000000001100000111000100000011000000000010000000000000
000000011000000011000111000000001101000010100000000000
000000010000000000100100001101011001000110100010000000
000000010001001000000000010101100000000001010000000000
000000010000100011000011001111101010000001000000000001
000000010000001000000111011111000001000000010000000100
000100011000101101000010001101001111000010100000000000
000000010000000000000110001011111101100000000000000000
000001010000000000000011110001011001110100000000000000

.logic_tile 27 9
000000000000000000000110100000011011000100000000000000
000000000000000000000000000000011011000000000000000010
001001001010000000000111110101100001000000000000000000
100000000000000000000011100000101011000000010000000000
010000000000110000000010001001011001101100010000000010
110000000000100000000100001111111001011100010000000000
000000000100000000000111010000001100000100000100000000
000010101110000000000111010000000000000000000010000001
000000010000010000000000001001111100100000010000100000
000000010000100111000000001001111111111101010000000000
000000010001000000000011100000011100000100000010000000
000100010000000000000110100000010000000000000000000000
001001011000001101100011110111001110010000000000000000
000010010010000101000110100000011110000000000000000110
010001010111110000000111100111000000000001000000000000
000010010000000000000100000111001111000000000001100000

.logic_tile 28 9
000000000000101101000000000001001100010110100100000000
000000000001010101100011110000011000000000010000000100
001000001110101001100000010111011110000010000010000000
100010100000001001000010000000100000000000000000000001
010000000000001101100000000000001101010000100100000010
010000000000000001000011100001011011010100100010000001
000000000000000000000110011011001110000000000100000000
000010000010001101000010101111110000000100001000000000
000000010000000000000111001000011010000100000000000000
000000010000000000000110011001000000000110000000100000
000000010010000000000000001011001011111100000100000000
000000010000000000000000001111101000111100100000000000
000000010000000001000110010111001011000000100000000000
000000010000000000000010001111101110000010000000000010
010000010000000001100000010001101111010000110000000000
000000010000000000000010001101001011110000110000000000

.logic_tile 29 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000000000000000000000001111000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000100000000000000111100000000010000100000100
000110010000000000000011010000100000000000001000000000
010000010000100000000000010000000000000000000000000000
000000010000000000000010000000000000000000000000000000

.logic_tile 30 9
000000000000010101000010100000001110000100000100100000
000000000000100000000010100000000000000000000000000000
001000000000000001100010110001001101101000100000000000
100000000000100000000011100001101000111100100000000100
110000000000000001000010000000000001000000100100000000
110010100000000000000000000000001111000000000000000000
000000000000000101000000000001011001101000100000000010
000000000000000000000000001001111110111100100000000000
000000010000001000000000000000000000000000000100000000
000000010100000101000010010101000000000010000000000000
000000010001010000000000000000001010000100000100000000
000000010000000000000000000000010000000000000000000000
000000010100000000000010010000000000000000100100000000
000001010000000111000110000000001101000000000000000000
000010111100001000000010000001011011000110100000000100
000001010000000001000100001111101001000000100000000000

.logic_tile 31 9
000000000000000000000111001101101111100000010000000000
000000000000000000000000001001011101111101010000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000010010000000000000000000000000000
110000000000000000000110001000000000000000000110000000
110000000000000000000010100101000000000010000000000000
000010000000001101100000000000000000000000100100000000
000000000000001001100000000000001001000000000000000000
000000010000000000000000000000001000000100000000000000
000000010000000000000000000000010000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011000000000000000000000000000000
000010010000000111100111110000000000000000000000000000
000001010000000000000010100000000000000000000000000000
000000010000000000000000000111001011101000010000000010
000000010000000000000000001101011010101110010000000000

.logic_tile 32 9
000000000000000000000111000000001000000100000100000000
000000000000000000000000000000010000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000010100000000000000000000000000000
110000000000000101000010100000000000000000100000000000
010000000000000000000000000000001010000000000000000000
000000000000000000000000001001101010100000010000000000
000000000000000101000000000101111110111110100001000000
000000110000000000000000010000000000000000000000000000
000001010000000000000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 9
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000011100011100000000000000000000000000000
110000000000000000100100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000010000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000000000001110000100000100000000
000000000000001011000000000000000000000000000000000000

.logic_tile 3 10
000000000000100000000110101001100001000001110000000000
000000000001000000000000000011101011000000100000000000
001000000000000000000111101101011010000011100000000000
100000000000000000000100000111001101000001000000000000
110000000000000111000000001101101110110000010000000000
010000000000000000000000000101001010100000000000000100
000000000000001011100010101000000000000000000100000000
000000000000000011100111101101000000000010000000000000
000000000000000000000110010000000000000000100100000000
000000000000000000000010110000001110000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000100001011110000010111001001000000010000000000
000000000000000001000011100101111010000110100000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000010111100000000000000000000000000000
100000000000000000000111010000000000000000000000000000
110000100000000000000000000001000000000000000000000000
110000000000000111000000000000100000000001000000000000
000000000000000000000010111001111010111001000000000000
000000000000000000000010001101111010111010000000000100
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000111100000011000000100000100000000
000010100000000000000100000000010000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000110000000010000000000000000000000000000000000

.logic_tile 5 10
000001000000000000000000000000000000000000100000000001
000000000000000000000000000000001110000000000000000000
001000000000010000000111101000000000000000000000000000
100000000000000000000100001111000000000010000000000000
000000000000001111100000001101000000000001000000000000
000000000000001111100000000011001010000001010000100000
000000000000000000000010001000000000000000000100000111
000010000110000000000000001001000000000010000000000000
000001000100000001000010100000000000000000000001000000
000000100000010000000100001111000000000010000000000000
000101000001010000000000000011101010000001000000000000
000100000000001101000010110101100000000110000000000010
000000000100000001100110001011000000000001000000000100
000000000000010000100000001101000000000011000000000000
110100000000001000000000001101000000000001000000000001
000000000000000011000010100111001101000010100000000000

.logic_tile 6 10
000000000000000111100110010101101100010111100000000000
000000000000000000000011110101101111000111010010000000
001000000000010111100111100000011010010000000000100010
100000000000101111000100000000001001000000000001000100
110000000000001111100010000011000000000000000100100000
010000000000001111100000000000100000000001000000000000
000000000000000011110010010000000001000000100100000000
000000000000001111100011110000001100000000000000100000
000011101110000011100011100101011000000110100001000000
000011100000010000000111110101011110001111110000000000
000000000000000111100000010000011100010000000000000000
000000000000000000100010011111011000010110100000000000
000000000000000011100010000011011010000110100000000001
000001000000000000000011001001001011001111110000000000
010000000100010000000000000001111011010111100010000000
000000000000100000000000000011011000000111010000000000

.logic_tile 7 10
000000000000001001000010010111001011111000000000100000
000000000000001111100011000011001001100000000000000000
001000000000000011100000000011011010101000000000000000
100000001110000000100010010101011011010000100000000010
110000000000101011100111100001011010000011110000000000
110000000001001111000010010111111011000011010010000000
000000000000001111000011110011011011101000000000100000
000000000000000001000011100101001101010000100000000000
000000000001000111100000000001111100101000010000000000
000000000010001001000000000001001100000100000000000000
000000000000000101000010100000011100000100000110000000
000000001111000000000010000000010000000000000000000000
000010101010000111000011100101101101000010000000000010
000001000000000001100100000101001110000000000000000000
010000000000010111100000000011001000101000000000000000
000000000000000000000000000101011000010000100000000000

.ramt_tile 8 10
000001000100000000000011001000000000000000
000010010000001111000110010111000000000000
001001000000100000000000000001000000000000
100000010000010001000000001001000000001000
110000000000001111000000001000000000000000
010000000000011111000011011011000000000000
111100001000101011100011101101000000000000
100110101110010011010000000101000000000000
000001000000000000000000001000000000000000
000000100100000000000011101101000000000000
000000000000000000010000000001000000000000
000000000000000101000011010101100000000000
000001000000001000000000001000000000000000
000010000000000011000000000011000000000000
010000000000000111000000000101100000000000
010000000100000000000000000111001011100000

.logic_tile 9 10
000000000001010111100011111101001101000110100000100000
000000000000100000100010111011011011010110100000000000
001000001010001111100110101000000000000000000110000000
100000001110101011100100000101000000000010000000000000
110101000000000111000000000000001100000100000000000000
100000000000000001100011110000000000000000000000000000
000001001011110000000111111101101000001110000000000000
000010001100100111000011011001111010001111000000100000
000000000000000111100110101101011001000000010000000000
000001000010001111000000001101101100010000100000100000
000000000000001000000011011101000000000010110000000000
000000000000001011000011001011001001000000010010000000
000001000001000000000000000000000000000000100000000000
000010000000000000000000000000001100000000000000000010
010000000001000000000000001101111000001001010000000000
000010000100000000000000001101101000000000000010000000

.logic_tile 10 10
000000100001010001100011001001011011010111100010000000
000000000000100000100110000101001101000111010000000000
001000100001110101000111000111111001110001110010000000
100001000001010101100111100011111101110110110001000001
010000000000000000000111101001111000111101010000000000
110010101000000000000111101001101001101101010001000100
000000001000000111100110111101111000010111100000000000
000010101111001111100110000101001011001011100000000000
000000000000000111100000001101111110010000000000000000
000000101001010000100000000101111110110000000000100000
000000000000000000000010010000001110000100000100000000
000000000000000000000010100000010000000000000000000000
000000000000000111000111100001000000000000000100000000
000000000000000000100100000000100000000001000000000000
010000000000100000000010000000011010000100000100000000
000010100000000000000010000000010000000000000000100000

.logic_tile 11 10
000100000101100111100000000011111100000000000000000000
000100000000000000000000000000010000001000000000000000
001101000000000111100000010011100000000000000100000000
100100100000010101100011010000100000000001000000000010
110001000000001111100000010001000000000000000100000000
110010100000000111100011110000000000000001000000000000
000100000000010101000000000011101100001110000000000010
000100000000100000000010010101001011001111000000000000
001000000000001000000000001101111000001000000000000000
000001000000000001000000000001101010101000000000000000
000110001001001001100010010000011000000100000100000000
000001000001111111000010110000010000000000000000000000
000000001000000000000011100000011110000100000100000000
000000000000000000000000000000010000000000000000000000
010000000000100000000000000101101010000000000001000000
000010000000010000000011100000000000001000000000000000

.logic_tile 12 10
000100001010000000000011101111000001000001100010000000
000001000000000000000011101011101110000010100000000100
001000000000010011100000000001101011110100110010000000
100000000001001111000011100101001000111100110001000000
010000001110000101000000000000011010000100000100000000
010000000000010001100000000000010000000000000000100100
000000001110001000000110000000001100000100000100000001
000000000000000101000010000000000000000000000000000100
000100001110000000000000010000011100000100000100000000
000100000000001111000010100000000000000000000000000000
000000000000000011100000011101111100010111100000000000
000001000000011111000010001111101001001011100000000100
000000000000000000000000001101101010000110000000000000
000001000001010000000010001001000000000010000000000000
010000100000100101100000000011000000000000000100000000
000001000000010000000010000000100000000001000000000000

.logic_tile 13 10
000001000000000000000111110000001110000100000100000000
000010000000000000010111000000000000000000000000000010
001101001110101000000000001000011101010000000100000101
100100100001000111000000001101001111010110100000000000
110000000000100000000111110001011111010000000100100100
000000000001001101000011100000111000101001010000000000
000000000110000000000111110101000000000000000100000010
000000000000000000000111010000100000000001000000000000
000000000000100001000000000000001101010100100101000000
000010100010000000100000000000001011000000000000100100
000001000000100001100000010000000000000000000101000101
000110100001010111000010101101000000000010000001000110
000000100000000000000000000101000000000000000100000000
000000001101010011000000000000000000000001000000000000
010000000001100000000000000011101001000000100000000010
000000000001100000000010100000111100001001010000000001

.logic_tile 14 10
000010100100001000000110000011101001101100110000000000
000000000000001111000111101011111101001110110000000000
001110000110000000000000001001011110101001000010000000
100011000000000000000010101101001010000010000000000000
110000000000001001100011001000000000000000000100000100
110000000001010111100100001111000000000010000000000000
000000001110000000000000000000001010000100000100000010
000000000001010000000010110000010000000000000000000000
000001000010100000000111100011101001001100000000000000
000010000000000000000011001011111101000100000000000000
000000000000000000000011111001101101001001010000000000
000100000000000000000110100111111101000000000000000000
000000000000000000000011000011000000000010100000000000
000000000010010000000000001001101010000010000000000000
110000000001000011100011001000000000000000000000000000
000000000000001001000010101111000000000010000000000000

.logic_tile 15 10
000000001000000000000011100000000001000000100100000000
000000000001000000000100000000001101000000000000000000
001001000000000111000010110000000001000000100100000010
100110100110000000000111100000001011000000000000000000
110000000000000111000000000111111000010000100100100000
000000000000000000100011010000101101101000010000100000
000000000000001111100111110101101111010001110000000000
000001000000000111100011111101101010000001010001000000
000000000000100000000000011001100000000001000100100001
000000000000000000000010101001100000000011000000100000
000001000000000111000000001101000001000001010110000000
000010100000010000100011110111001111000010110000100010
000100000011000011100000000001000000000000000100000100
000000000000000000100000000000100000000001000000000000
010000000001010011100000001101111110001010000100000000
000010001000100001000010110011000000000110000000000000

.logic_tile 16 10
000000001010000000000110101011001001101001010000000100
000000000000000000000110000011111111010010100000000000
001001000000101101100000000001011101111100000000000000
100010100000001111100000001001101100111000000000000010
110000000000000111100010001111001111101000010000000000
110000000000000000000100001011101000001000000000000000
000000000000001111100000000000000000000000100100000010
000000000000000111100000000000001100000000000000000000
000000000000000001000110110011101001010100000000000000
000000000010000000000010001011111010001000000000000000
000001000000010001100111000101011100000000000000000000
000010000001111111000111100000110000001000000010000000
000010100000001101000111000001011001000001000000000000
000011100000001011000111110101101010000001010000000000
110001001000000000000010100101101111000001000000000000
000010000000000000000100001001001010000010100000000000

.logic_tile 17 10
000010100000000000000000001000000001000000000000000000
000010001110001101000011101101001101000000100000000001
001010101010000011100011100101101100000000000000000001
100001000000000000000100000000100000001000000000000000
010000000000000111100011100011100000000000000100000100
110000000000000000100010000000100000000001000000000001
001000001111000111100010100101011010000000000000000000
000000000000000000100100000000010000001000000001000000
000010000000010101100111100111011000000100000000000000
000001001001001111000011111001011000001100000000000010
000000000000000000000111000000000001000000100100000010
000100000000000000000110010000001000000000000000000000
000000000010000000000000000011001011010101000000000000
000000000110100111000000001011011010010110000000000000
110110001010000000000011100101011110100000010001000000
000101000000000000000100001011011011100000100010000000

.logic_tile 18 10
000000000000110000000111100001101001000000100000000000
000000000010000000000011111001011001010110110000100010
001000000000100001100011111000001111000110100000000000
100010100001000000000111011101001111000100000000000000
110000000011000000000111110000001010000100000100000000
000000000000000000000011100000010000000000000000000100
000000000011010000000000001001001011101001110010000000
000000001110100000000010011101111001000000100000100000
000000101000000000000000000000000001000000100100000000
000000100000000000000000000000001001000000000000000000
000100000000000001000000001000001111000110100000000000
000100001010000000100000001101001100000100000000000000
000000000000000001000000000000000001000000100100000000
000000000010000000000000000000001111000000000000000000
010001001100010000000111111000000000000000000100000000
000010100000100000000011011001000000000010000000000000

.logic_tile 19 10
000000000000000000000000001000001010000010000000000000
000000000000000000000010110011010000000000000000000001
001000000000000011100000000001111100000010000000000000
100000100000000000000011110000110000000000000000000000
110010000000001001100000010011001100111011100000000000
010000000100010001000010000111101111110110010000000000
000100001000000000000000011000001101000010000000000000
000100100001001111000011111011001110010110000000100001
000000000000000001000010010111111011000000100000000000
000010000000000001000011100000111111101000010000000100
000000001110001000000111011101001000000000000010000000
000010000000001011000110100101011010000001000000000000
000000001000100111000111000000001110000100000000000100
000000001111010000000010100000010000000000000000000000
000101000000101000000011001000000000000000000100000000
000110000001000111000010000001000000000010000001000000

.logic_tile 20 10
000000000000000111100000001011100000000010110000000001
000000000000000000000010101101101110000000010000000010
001101000000100101100011111000000001000000000000000000
100110100001000000000011110101001001000000100001000001
110000100001010000000111101000011000000110000000000010
110001000000000000000000000111000000000010000000000000
000000001000000000000111110000001011010000000000000000
000000000010001101000111010111011100000000000001000000
000001000001001000000000000000000001000000100100000100
000000000000000101000000000000001001000000000000000000
000000000000110011100110110111111101010110100000000000
000000001110000001000011100001111011010010100000000000
000100000000001001000111000000011011010000000000000000
000001000110100011100000000000001100000000000000000001
000000000001010001100110000011001001000000000000000000
000000000000100000000000000000011001100000000000000100

.logic_tile 21 10
000010000001000000000110101000011010000010000000000000
000001000000100000000010110101010000000000000000000000
000000000001010101000000001101111100000000010000000000
000000000000000000100000000101111010000000000000000000
000000000000001001100110000101011110000110000001100001
000100000000000001000011101101100000000111000011100110
000010000000101001000010010000001000010000000000000000
000001000000011111100111110000011001000000000000000000
000000000100000101000000000101011000001000000000000000
000000000001010000000000001001000000000000000000000000
000011100110001001100000010111011100000011110000000000
000011100000000001000011010101001111000011010000000000
000000000000100011100000010111111100111011110010000000
000000000000010000110010010101001011111111110000000000
000001000000001000000000000101100000000000010001000010
000000100000000101000000000011001111000000000011000010

.logic_tile 22 10
000000000000000001000000010011111111010110100000000001
000000000111010000100010010000001010000000010000000000
001001000000000001100010000111100000000000000000000010
100010100000000000010100000000100000000001000000000000
110000000000000101100000000011111010000110000000000000
010000000000000000000000000101000000000111000000000010
000000000000001101100010000000000000000000100100000000
000000000000010101000000000000001111000000000000000000
000000000000000011000000010000011000000010000000000000
000000000000000000100011000000001110000000000000000000
000100000000100101000000000101111101111101110000000000
000000000001011001000000000001101001111111100000000000
000000000010100001000000010000000000000000000100000000
000010100000000000100010011001000000000010000000000000
000000000000001000000010100000000000000000100000000000
000000000000000001000000000000001100000000000010000000

.logic_tile 23 10
000000000010100000000110100101011001010000000000100101
000000000000000000000011100000101001100001010010000000
001001000000000111000011110000000001000000100100000000
100110100000000101000011110000001001000000000000000000
010010100000000000000010110111101001010000110001000000
010000000000000000000010111101011011000000010000000000
000101000001010000000111111001111011101000110000000001
000000100000101111000010101101011110011000110000000000
000000000000000000000000000000000000000000100000000000
000000001010000000000000000000001110000000000001000000
000000000000000000000000000000011100000100000010000000
000000000000000000000011010000010000000000000000000000
000000001110000011000000000101100000000000000000000000
000000000000000000000000000000000000000001000000000000
010000000000000000000000000011100000000000000010000000
000000000000001011000000000000100000000001000000000000

.logic_tile 24 10
000010101100000000000000000101000000000000000001000000
000001000000001101000010000000000000000001000000000000
001000000000000101000000000001000000000000000001000000
100000000000000000100000000000100000000001000000000000
110101000000001000000000001000000000000000000110000000
010110100000000101000000000111000000000010000000000000
000000001100010000010000000000000001000000100010000000
000000000000100000000011110000001000000000000000000000
000000000000000000000000010101000000000000000000000010
000000000000000000000011110000000000000001000000000000
000000000001010000000000001000000000000000000000000000
000000000000100000000000001101000000000010000000000000
000000000000000000000000000000000000000000100010000000
000000000000000000000000000000001000000000000000000000
010011000000100001000000000000000000000000000000000000
000011100001000000000000000000000000000000000000000000

.ramt_tile 25 10
000000000000100000000000001000000000000000
000000011100010000000000001111000000000000
001011101011010000000000010001100000000000
100010111110100000000011100111100000001000
110000001110000111100000001000000000000000
110010000010001111100000000011000000000000
000000000000000011100000000011100000000000
000000000000000000000000000101100000000000
000010000000011001100000010000000000000000
000001000010101001100011101011000000000000
000000000000001011100000001101000000000000
000000000000001011110010010011000000000001
000000000100000011000110000000000000000000
000010000000001111000110010111000000000000
010000000000000000000111100011000000000000
110000000000000000000100001111001100000001

.logic_tile 26 10
000000000001010000000000010011100000000001000010100100
000000001000000000000011010101000000000000000000000000
001000000000000000000000001000000000000000000100000000
100000000000001111000000000101000000000010000000000000
000010100000000001000000010000011110000100000100000000
000001001110000000100011000000010000000000000000100000
000010000000101000000000010001000000000000010000000010
000001000000110111000011111101101100000010100000000000
000000000000000111000000000000011010000100000100000000
000000000000000000100000000000010000000000000000000000
000000000000010011000000000011100000000000000100000000
000000001100100011000000000000000000000001000000000000
000000000100000000000000001000000000000000000100000000
000000000000001111000010000001000000000010000000000000
000000100000000001000000000000011110000000000010000100
000000000000000000100010000111001111010000000000000000

.logic_tile 27 10
000000000000010101000011110001000000000000000100000000
000100000000100000100111000000100000000001000001000000
001000000000000101000010100000000000000000100101000000
100000001110000000100011100000001110000000000000000000
010000000000000000000111110101000000000000000100000000
110000000000000000000111100000100000000001000000000100
001000001110000111000111000000011000000100000100000010
000000000000000000100100000000010000000000000000000000
000000000000000000000000000001011101000100000011100110
000100000000000000000000000000001011101000010010000010
000000000000000001100000000111000000000000000100000000
000000001110000000000000000000100000000001000000000000
001000000000001000000010000000000001000000100100000000
000010100000000101010000000000001010000000000001000000
010100000000000000000000001000001001000000000000000000
000101000000000000000000001001011000010100100010100001

.logic_tile 28 10
000000000000000000000000000000011100000100000100000001
000000000000000000000000000000010000000000000001000100
001000000000001101000000001000011111000110000000000000
100011000001011111100000001101001000000010000000000000
110000000010000000000110001000000000000000000100000000
110000000000000000000111101011000000000010000001100001
000000000100100000000000000000000000000000000110000010
000000000000010000000010101101000000000010000010000000
000000000000000000000000000111111111010110100000000001
000000000000000000000000000000011111101000010000000001
000000000001010000000111000000001010000100000111000000
000000000000100000000110000000010000000000000001000001
000000000000000000000011100000001110000100000110000000
000000000000000001000100000000000000000000000010000000
000000000000000101000110010000011000000100000100000001
000000000000000001000110010000000000000000000001000000

.logic_tile 29 10
000100000110010000000000000000000001000000001000000000
000000000000100000000010110000001100000000000000001000
001000000000001000000010000001100001000000001000000000
100000000000000001000010100000101001000000000000000000
010001001110000000000000000111001001001100111100000000
010011001101010000000000000000101011110011001000000000
000000000000010000000010000111001001001100111100000000
000000000000100000000000000000101001110011001000000000
000000100000000000000000000001101001001100111100000001
000001000000000000000000000000101000110011001000000000
000000000001011000000000010111101001001100111100000100
000100001000001011000010000000001001110011001000000000
110110100000000000000110010000001000111100001000000000
100001000000000000000010000000000000111100000000000000
010000000000000001100110000111111101001100110100000000
000000000000000000000000000000111001110011001000000100

.logic_tile 30 10
000000000000000111100000000000000000000000000000000000
000000000000000000100000001101000000000010000000000000
001000000001000000000000001000000000000000000000000100
100000000000100011000010100011000000000010000000000000
000000000010000000000110110000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000100000000000000000000001001001111111001110000000001
000000000100000000000000000001011001010100000000000000
000000000110000111100000000000000000000000100110000001
000000000000001111100000000000001011000000000001000101
000000001000000000000000011000000000000000000000000000
000000000001000000000010101111000000000010000000000100
110000000000000000000010100000000000000000000000000000
010000000000000000000100000000000000000000000000000000

.logic_tile 31 10
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000011100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000011000000100000100000000
010000000000000000000000000000010000000000000000000000
000001000000100000000000000000000000000000000000000000
000010000011010000000000000000000000000000000000000000
000000000100000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000000000000100000000
000010100100000000000000000000000000000001000000000000
000010000110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 32 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000001000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001010000000000000111000000001100110110000000
100000000000000000000000000001100000110011000000000000
000000000000000001100000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 11
000010100000101000000111110000000001000000100100000000
000000000000000001000010010000001011000000000000000000
001000000000001000000000010000000000000000000000000000
100000000000001011000011110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000010000000000000000000000000000000000000000000
000000000000000000000011100001011001001000000000000000
000000000000000000000000001001011101000110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000100000001010000010000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 4 11
000000000000000000000110000000000001000000001000000000
000000000000000000000011110000001111000000000000001000
001000000000000000000110000001000000000000001000000000
100000000000000000000000000000100000000000000000000000
000000000001010000000000000000001000001100111100000000
000000000000000000000000000000001101110011000010000000
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001001110011000000000000
000000100000000000000000010101101000001100111100000000
000001000000010000000010000000000000110011000000000000
000000000000000000000000000111101000001100111110000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000100000110011000000000000
010000000000000001100110110000001001001100111100000000
000000000000000000000010000000001001110011000000000000

.logic_tile 5 11
000000001110000111000010100011011110000000010000000000
000000000000000000000000000101011011010000100010000000
001000000001010000000110100000011010000100000010000000
100000001010000000000010000000000000000000000000000000
000001000000000101100111100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000101000000000001000000000000000001000000
000000000000000000100000000000100000000001000000000000
110000000000000000000110001011100000000000100000000010
100000000000000001000000001001001000000000110000000000
000000000100000000000000000000011110000100000000000000
000000000000000000000000000000000000000000000010000000
010000000000010000000000010000011001001100110100000000
000000000000000101000011000000011101110011000010000000

.logic_tile 6 11
000000100000000111000000010000011111000100000010000000
000010000000000000100011101011001011010100000000000000
001000000000000001100110100001111100101000010000100000
100000000000001111000011110111011010001000000000000000
110000100000100111110011101101011011110000010000000000
110001000000001001000010000101111001010000000000000000
000101000001000011100111010101101000110000010000000100
000000100000000111100111110101011000100000000000000000
000000000001010001000010011011001110000000010001000000
000000000010100000000010000111011010100000010000000000
000000000000000000000000001000000000000010000110000000
000000000000000000000010000001000000000000000000000000
000000000000101000000010001011001010100001010000000000
000000000000000111000010000001101011010000000000000000
010001000000000111000000001000000001000010100000000000
000000000000010001000000000101001001000000100000000010

.logic_tile 7 11
000000000001010000000110001001011010001100000000000000
000000000011000000000011100101100000001000000000000001
001000000000000111100000011001100001000000110000000000
100000000000000000100010001011101010000000010000000001
000000000000001000000111110000001110000100000100100000
000000000000001011000110000000010000000000000000000010
000000100000010011100010000011101011101000000000000000
000001000000100111100010000101111111011000000000000000
000000000100000001000000000111100000000001000000000001
000000000000001101000010011011000000000000000000000000
000000000000000111000110101111001001010111100000000000
000000000000000000000110011101011000000111010010000000
000000000000000001000010000101011110101000010000000000
000001000000100000000111111101111111000000100000000000
010000000000100000000000010101101101101011010000000000
100000000001000001000011010011101100000010000010000000

.ramb_tile 8 11
000000000000000000000000010000000000000000
000010110001000000000011011111000000000000
001000000000000101100011001011100000100000
100000000000000001100000001011000000000000
110000000110000011000000011000000000000000
010000001000000000100011110111000000000000
110000000000000000000000001011000000000000
100000000000000000000000000001000000010000
000000000000100000000010010000000000000000
000001000001001111000111011001000000000000
000001100000001000000011000101000000000000
000010001000000111000100001011000000000000
000000000011000001000111000000000000000000
000000000001010000000000000111000000000000
010000000001010011000011100111100001000000
010000000000100000100000001101101001000000

.logic_tile 9 11
000010000000000000000011100000001110000100000000000000
000011101110000000000110010000000000000000000000000100
001000000000100011100000000111111010010111100000100000
100000000000010000100011111001101111000111010000000000
010000000000010111000010101101111101010111100000000000
010000100001000000000100001011111001000111010010000000
000000000100000011100110000000001100000100000000000000
000000000000000000100010010000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000010100000000111000010100101000000000010000000000000
000000000000000000000111000000001010000100000000100000
000000000000000000000110000000010000000000000000000000
000100000000101000000110101001111010010111100000000000
000100000001010101000010001101011101001011100001000000
010100000000100000000110100111000000000000000100000000
000000000001000000000000000000100000000001000000000000

.logic_tile 10 11
000000000000000000000110100000000001000000100100000000
000000000000000000010000000000001000000000000000000000
001000001001011111000000001111111010010111100001000000
100000000001001111000000000011001110001011100000000000
111000000000000000000000000101000000000000000101000000
110000000001000000000010010000100000000001001000000000
000000000110000101000111100000000000000000000000000000
000000000000000000000100001101000000000010000000000000
000101000000001000000010010000001000000100000100000000
000110000000000111000010010000010000000000000001000000
000001000110000101000000001111011010000110100000000000
000010100000010000000000000001011101101001010000000000
000000000010001001000010000000000000000000100100100000
000000000001000001000100000000001100000000000010000000
010000000000000001000000000011000000000000000101000000
000000000000000000000000000000100000000001000000000000

.logic_tile 11 11
000000000000100000000011110011000000000000000000000000
000000000001010000000111100000100000000001000000000000
001000000000000111000010010001111011010111100000000000
100000000000000111000111011101101000001011100001000000
010000000000100000000010101000011000000000000000000000
110000000000010000000110100001000000000100000000000000
000000000000000101000011101011001000001111000000100000
000000000000001111100011111101111001001011000000000000
000000000000000111000110110011011001000000010000000000
000000000110010101100010001111001100010000100000100000
000000000001010000000010111111101111110111110010000000
000010000001011111000011111011111001101011110000000000
000001001001001101000010100000011011000000100100000000
000010000000010111000000000011001011010100100000000000
010011000000000000010111101111011100010000100000000000
000010000000000000000010101111011110000000010010000000

.logic_tile 12 11
000000000001011101000111101000001010000010100000000000
000000000000000111100100000101011100000010000000000000
001000000000001011100111101111111010000110100000000000
100000000000000111100000001011111001101001010000000000
111001000000000111100111010111011100000100000000000000
100000000100011101000011110000011011001001010010000000
000001000001110001000111000001001101000110100000000000
000110000001010101000100000001011111001111110000000000
000011000000000000000110101011111000000001000000000100
000010101011011111000110000011000000001011000000100100
000001000000010001100010010001101101000110000000000000
000000100000000001010011010000001001000001000000000000
000000001000101000010010001101011010010111110000000000
000000001011010001000111001011001111100010110000000000
010000000000000111100010010111101010100001010100100000
000000001110000000000011011011001111100001110000000000

.logic_tile 13 11
000000000000000000000010000000001110010010100000000000
000000000001000000000011111111001011010000000000000011
001100000000000101000000000000001110000100000110000000
100000000000000000100010100000000000000000000000000000
110000001100001111000111100000001110000100000100000000
010001000000001011000111100000010000000000000000000000
000000000000000101000010100101011010001000000000000000
000000000110000000000000000111010000001101000000000001
000000001000000000000111001101001001010010100000000001
000000000000000000000110001011111010010001100010000000
000000000000110111100000010000011111000010100000000000
000000001011110000100011100111001111010000100010000001
000000000000000111000111001011101100010001110000000100
000100000000000001000010010101011001000010100000000000
000011100000000001000000010001100001000001110001100000
000000100010000000000010000101101000000000010000000000

.logic_tile 14 11
000000000010100000000000000000000000000000000101000000
000000000000011111000010000101000000000010000000000000
001010101101001101000000001101111000010001110000100001
100011000000101111000011100011101101000010100000000000
110000000000000111100000000001101010010010100100000001
100000000010100101100000000000001110101001010010000000
000000001110000000000011100111100000000000000000000000
000000001100100000000100000000000000000001000001000000
000000000000000000000011100011111111000100000000000000
000000000000000000000100000001011011101101010010000100
000000000000000001010000000001000000000000000100000000
000000000000010000000000000000100000000001000000000001
000001001000000001010000001000011100000010000000000001
000010000000000000000000001101000000000000000010000001
010010000000000001100000010000011000000100000100000010
000000000000000000100011110000010000000000000000000010

.logic_tile 15 11
000001000001000000000011010011000001000010000000000101
000010000000000101000011110000001110000000000000000010
001010100101000011100010110001001010000100000000000000
100000000000100000100010100000001100101000010010000000
010000000000000101000111100000001000000100000100000000
110010000001000111000011100000010000000000000001000000
000000000110001011100111101001011011010100100000000001
000000000000000111000100000011111000100100010000100000
000000000100010101100000010000000000000000100100000000
000000000000101111000010110000001100000000000000000001
000001000001000111000000001000001110000000100001000000
000000000000100000100000001001001111010100100010000000
000000000000000101100000010001101010011101000000000001
000000000000000000000011001001011101001001000000000000
010000000000000101100000001101111000101000000000000000
000100000000000000000000000101011010100100000000000000

.logic_tile 16 11
000001001001100000000111111011101011101000010000100001
000010000000010000000111101111111100110100010000000000
001000100000000111000000010000001010000100000100000110
100010000000000000000011010000010000000000000000000110
110001000000000000000111001011101001101000010010000000
000000000000000000000010000011011001111000100000000010
000000000000000111000000001000000000000000000100000000
000000000000000000100011111101000000000010000000000000
000000000100000000000000001001111100000111000010000000
000010100000000000000010010101000000000010000000000000
000000000000001001000111100001000000000000000100000110
000000000000000111100100000000100000000001000000000000
000000100001110000000000001101011000000010000000000000
000000000001100000000000000101100000000111000001000000
010000000000000000000110100011011110000000000000000000
000010000000000000000000000000110000001000000001000001

.logic_tile 17 11
000010001001000101100010000000001111010000000000000000
000000000000001101000110010000001011000000000010000000
001000000000000111100111100111111101100000010001000000
110000000000000000100000000101001000101000000000000000
110000000000001111000110100011011101101001010101000000
100100001000001111100011110001101010100101010000000000
000011000000100101100110001011000000000001010100000000
000011001111000000000010111001001001000010010000000100
000000000000001000000011000011111001111001010000000000
000011001110000111000000000101101011110000000000100000
000000100000000101100011100101101010110000110100000010
000000001000001111100100000001011011110100010000000000
000000000000011000000000000101101000000000100100000000
000000000100101011000000000000111001101000010000000010
010000000001010101000000000111100000000000000010000001
000000000000100000000000000000001010000001000000100100

.logic_tile 18 11
001000000001010011100000010000000000000000100100000000
000000000100100000100011110000001011000000000000000000
001000000000010000000010100001101110010000000100000000
100000000000100101000011010000111100100001010000000000
110010100010000001000011110111011000111001010101000000
100001100000000000000111110101011001010110000000000000
000011100001010000000111001000001111010000000100000000
000011100001100000000010100011011101010010100000000001
000000000001010101100000001000000000000000000100000000
000000000000100000000000001101000000000010000010000000
000101001000000111100110100000000000000000000101000000
000100101110000001000000000001000000000010000000000000
000000000000000000000110100101101111110001110100000000
000000000000001111000100001001101111110000010000100000
010000000000000000000111100011111000101000010101000000
000000000000010000000100001101001110101101010000000000

.logic_tile 19 11
000000001111000000000110110011001010010110000000100000
000000000001000000000111110000111001100000000000000100
001000000010010101000111111011011010001101000100000000
100000000000000000100110111001110000000100000000000000
110010100000000001000111100011101011100000000000000000
000001100101000111000110000011001001110100000000000010
000000001010000000000011100101001000000010000000100000
000000000000001111000000000000011111101001000000100000
000001000000001000000111010101100001000001110000000001
000000000010010101000010101001001011000000010000000010
000000000000000001000000011000001110000000000000000000
000000000001010000000011100001011001000010000000100000
000010000000001000000010001111000000000010010010000000
000000000000000111000010011011001001000001010000000000
010000000000110000000000000101001100001010000100000000
000000000001110000000000001111110000001001000000000000

.logic_tile 20 11
000001000001001000000000000101101011000000000000000000
000000001000001001000000000000101011100000000000000000
001000000000000011100000001111101100001000000000000000
100000000000000000100011111101011010000000000000100000
110000000110000000000000010111001011000110100000000100
110001001010000111000011100000111101000001010000000010
000000000000100001100111100011111011000010000000000001
000000000001000000000111101111001000010010100000000100
000100101000000000000000010101101011010000000000000000
000001000000000000000010100000101011000000000000000000
000100000000100000000000010001001100000110000000000000
000000000000011001000010000111010000000001000000000000
000000000001001000000111001000000000000000000000000010
000000001001000001000011001101001000000000100000000000
010001001010000101100000000001100000000000000100000000
000010100000000000000000000000100000000001000000000000

.logic_tile 21 11
000001000001010000000110101001101000001110000000100001
000000001010000000000111111101010000000100000000000000
001000000000100001000111111000001100010000000001000000
100000000110010111100011101101011110000000000000000000
110000000000000000000000011001100000000001000000000000
000000000000000000000010101001100000000000000000000000
000001000000000011100010110011100001000011010100000000
000000000000001111100011011101001000000001000000000010
000000000000000000000000011111100001000011010000000000
000000000010000000000010001101001010000001000001100100
000000001000101000000000000111011000000000000000000000
000000000000011101000000000000100000000001000010000000
000000000000100000000010000000011010000100000100000000
000100001111000001000000000000000000000000000001100000
010001000010000000000000000000001001010000000100000010
000100101100000001000010000000011111000000000000000100

.logic_tile 22 11
000000000000000000000000011001100001000000000001000001
000000000000000000000010000001001111000000100001000000
001000001000010001100000000101011000000000000000000000
100000000001001001000011100000100000001000000011100100
110001001000000001000011100000000000000010000000000000
010000000000001111100000000101001110000000000000000010
000000000000000111000000000111011001000000000000000000
000000000100000000100000000000111100100000000000000001
000000000100000001100000001000000000000000000100100000
000000000001000000000011100101000000000010000000000000
000000000010000101100110010111001010000010000000000000
000010000000000000000111101111000000000100000000000000
000001000000100001000111101111001100000000000000000000
000010100000000000100110001111101001010000000000000000
010000001100000000000010000011100001000010010000000000
000000000001010000000000000101101101000010100000000110

.logic_tile 23 11
000000100000001000000000010000000000000000100100000000
000011001100001011000011110000001101000000000000000000
001001000000010001100000001000000000000000000100000000
100010000000000000100000000001000000000010000000000000
000000000000000101000000001000001111000100000000000000
000000000001001001000000000111001111010100100010000000
000000001100000000000000000000001100000100000100000100
000100000000000000000010100000000000000000000000000000
000100000101000111100000010101100000000000000100000000
000000000110101111100010000000100000000001000000000000
000100000000000001000010000001000001000000100010000000
000000000000000000000100000101101100000000000000000000
000011000000001000000000000011100000000000000000000001
000010101000000001000000000000100000000001000000000000
000000000010100011100010000001001010010100000000000000
000010100000010000100000000000001100100000010000000000

.logic_tile 24 11
000010000101010101100010000000011110000100000101000000
000001001110100000000000000000000000000000001010000001
001000001110110000000010001111001101110111110000000000
100000000001010000000100001011001010111001010010000000
110000000000000000000000000101111100000001010000000000
110100000000000000000000000111011100000010010010000000
000001000000111000000000000000001100000110100000000000
000000100001010101000000001001001000000100000000000010
000001001010000111100011101111111000000010000110000000
000000000000000111000000001111110000000111001010000000
000001000000001000000111000011100000000000000100000000
000000000000000001000100000000000000000001000000000100
000000001100000101000010100011001101010010100100000001
000000000000000000000100000000011111000001000011000000
010001000000001000000011101000000000000000000100000000
000010000000001011000110111011000000000010000000000100

.ramb_tile 25 11
000000001110001111000000000101111100000000
000000010000001111000000000000000000100000
001000000000000000000000001011101100000010
100000001110000000000010010111100000000000
010000000000100000000011101111111100000000
110000000000000000000110011001100000000000
000100001100101001000000010111101100000000
000100000001001111100011101101000000100000
000100100000000000010000000101111100000000
000001000000100101000011101011100000000000
000000000010000001000000000111001100000000
000000000000000001000011110111100000100000
000000000000000000000011100111011100000000
000000101010000001000111110001100000000000
010000000000000011100000000011101100000000
110000000000001111100010000001000000000001

.logic_tile 26 11
000000000000000000000000011001111011000000100000000000
000000000000000000000010101101101110000000110010000000
001000000100001101000011100001011011011100010000000000
100000000000000101000110101101101000000101110010000000
000000001010001011100110000011101011100111110000000001
000001001100001111100011101011011101011000000000000000
000000000000101101000110010111000000000000000100000000
000000000111000111100010100000000000000001000000000000
000110100010000011100000011101001010111110010000000000
000000000000000011000011111001011111000010010010000000
001010100001000101000000010001101010010000010000000000
000000000000100000100010000011011011101111100010000000
000000000000010001000010100000000000000000000100000000
000100000000100000000100000011000000000010000000000000
000000000000010001000000001101000000000010100000000000
000000000000100000000000001101001011000001100000000000

.logic_tile 27 11
000000001011000000000000001111111111001000000000000000
000000000000100000000010010011101010001101000000000000
001000000000101111100000000101000000000000000100000000
100000001000010001100000000000000000000001000000000000
010001000110000111100000001101101110010100000000000000
010000100000000000100000000011001110010000100000000000
000010100001000011100000001001111100000000000000000000
000011100010001111100010110001011100000100000000000000
000000000000000111100000001111111111010000110000000000
000100000000000000100010110011101010000000100000000000
000010100001111001000000011011000001000001000000000000
000001100101011011000010000011101011000000000000000010
000000001110000001100000011111011010100011110000000000
000000000000101111100011110011001110111011110000000000
010000000110101000000000000000000000000000000100000100
000000000000011001000011111111000000000010000000000000

.logic_tile 28 11
000000000110001000000110000011001111000010000000000000
000000000000010101000110011011011001000000000000000000
001000000000001011100111111101101010000101110000000000
100000000010100011100110000011111011011100010000000000
010000100000000111100111100111111001101001010110000001
010001000000001101000011101111001100010110110000100100
000000000001101101000011100111111101010000000000000000
000000100000011011000010000000001001101001010000000000
000000100000001001100010000101001110001000000000000000
000001001110000001000011110011001000000000000000000000
000000000000001111000000001001111101100000000000000000
000000000000001011010010001101011001000000000000000000
000001000000100000000110011101111100011001100000000000
000010000000011111000011101111001010011010010000000000
010001000001001001100010000000011010010000000000000000
000000000000100011000000001001001101010110000000100100

.logic_tile 29 11
000000001010001001100011000101000001000000010001000000
000000000000001001000000001101101111000001110001100000
001010100000010101000000001001011000000010000000000000
100000001100100111000000001101001011000000000000000000
110010100000010000000111000000011101010110000000000000
110101000000100000000110100000001110000000000000000000
000001000000000000000010101111100001000010100000000000
000000100010000101000010111101001100000010110000000100
000000000000000000000000010000000000000000000110000000
000000000000000000000010101011000000000010000000000000
000000000010000111000000000101111101000000000000000000
000000000000000001000000000001101000000010000000100000
000000000010001000000011100000001000000100000100000000
000000000000001001000000000000010000000000000000000010
010000100000110001000010001000001010010000000000000000
000001001000000000000000000101011110010010100001000000

.logic_tile 30 11
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000001000000000010001111001101000010000000100
100000001010001111000011010011011010010101110000000000
110000000000000011000000000000000000000000100100000000
100000000000000000000000000000001010000000000000000000
000001000000000000000000000000001000000100000000000000
000000100000000001000000000000010000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 11
000000001000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000000001001000000000000000000000000000000000000000
100000000000001001000000000000000000000000000000000000
110000000010000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000001000000000000000010101011000000000010000000000000
000000000000001000000111010000000000000000000000000000
000000000000000101000011100000000000000000000000000000
000001000110000000000010011111101101101101010010000000
000010100000000000000010001101101101100100010000000000
000000000000000000000000000001000000000000000100000000
000000001000000000000010000000000000000001000000000000
000000000000100000000110001011111000111000110000000000
000000000001010000000000001011101111100100010000000000

.logic_tile 32 11
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
001000000000000000000110100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001000000001000000000000000000000000000000000000000
000010100000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000011000000100000100000000
000000000000000000000100000000010000000000000001000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000000000100
000000000000000000000000000000000000000001000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 12
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000001100000000000000100000000
100000000000000000000011100000100000000001000000000000
010100000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000

.logic_tile 3 12
000000000000000011000011100000000000000000000000000000
000000000100000111100000000000000000000000000000000000
001000000001010000000000010001100000000000000100100000
100000000000100000000011010000100000000001000000000000
110001000000000101100010101001001000010100000000000010
110000000000000000000000000011011100011101000000000000
000000000000001111100000000000011010000100000110000000
000000000000000001000000000000000000000000000010000000
000000000000001111000000000011011100000010100000000000
000000000000001101000011101011001010001001000000000000
000000000000001101000000000001000000000000000001000000
000000001110001001100010000000000000000001000000000000
000000000001010000000010001001011010000001000000000000
000000000100000000000000001011001011010111100000000100
010000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 4 12
000000000000010000000000000111001000001100111100000000
000000000000000000000000000000000000110011000000010010
001000000000000001100110000111001000001100111100000000
100000000000000000000000000000000000110011000000000000
000000000000000000000000010101001000001100111100000000
000000000000000000000010000000100000110011000010000000
000000000000000000000000000000001000001100111100000001
000000000000000000000000000000001101110011000000000000
000000000010000000000110000000001001001100111100000000
000000000000000000000000000000001100110011000010000000
000000000001011000000000010000001001001100111100000000
000000000000000001000010000000001000110011000010000000
000000000000001001100000000000001001001100111100000000
000000000000000001010000000000001101110011000000000010
010000000000000000000000000000001001001100111100000001
000000000000000000000000000000001001110011000000000000

.logic_tile 5 12
000000101110000000000000000101100000000000000110000100
000001000000000000000000000000000000000001001100000000
001000000000000000000000000111101010000000000000000000
100000000000000000000000000000000000001000000010000000
000100000000000001000000000000000001000000000010000000
000100000010000000000000000101001111000000100000000000
000000000000001000000000000101000000000000000000000000
000001000000001011000000000000001110000000010010000000
000000000000000000000110100000000000000000100010000000
000000000000000000000010000000001101000000000000000000
000000000000001000000000000101000001000000000000000001
000000000000001111000000000000001110000000010000000000
000001000000000011110000000000000000000000000010000000
000000000000001101100000000111001010000000100000000000
110000000000000011100010100000000000000000100000000000
010000000110001101000100000000001101000000000000100000

.logic_tile 6 12
000000000000001000000111011001101000001000000000000000
000000001000000111000111111101110000000110000000000000
001010100010001111000011110000011001000100000000000000
100011100000001111000011101001011001010100000010000000
010000000001011000010011001101011100000111000000000000
010000000000101111000011100101010000000010000000000000
000100000000000111100011110111011000000000000000000000
000000000000000000100111100000100000001000000000100100
000000000000000001000000000000000001000000000000000010
000000000000010000000010001101001000000000100001000000
000000100000000000000110001001001100111000000001000000
000000000000001101000000001101011011111101000000000000
000010100001000000000111101001101100001100000000000100
000000000000000000000100000011000000000100000000000000
010000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000

.logic_tile 7 12
000000001000000011100000000101111000011101100000000000
000000000000000000000011101011011110011110100010000000
001000000000001000000111100101101111100000010000000000
100000000000000111000000000001011011010000010000000001
010000001000001111100111110111111011111000000000000000
010001000000001111000010001111111110100000000000000000
000000000000001001000011110111011011100000000000000000
000000000000001111000011111011111011110000100000000010
000011100000000000000010111011101110000110100000000001
000010001001010011010011000001001011001111110000000000
000100000000101111100000000000000000000000000101000000
000000000000010111100000001111000000000010000000000000
000000000000000001000011110000001010000000000000000001
000001001000000111000011110101011100010110000000000000
000000000000000101000000010011101111100000010000000000
000000000110000000000011010101011011010000010010000000

.ramt_tile 8 12
000010100110000000000111101000000000000000
000001010000000000000010011001000000000000
001000001100000000000000010101100000000000
100000010000000001000011011111000000001000
010011100001000000000011100000000000000000
110011001100110000010000001011000000000000
110000000000000111100010001111000000000000
100000000000001001100000000011000000001000
000000001101000000000000000000000000000000
000000000000100000000011011111000000000000
000001000000001011000000000011100000000000
000000100000000111000000000111000000000100
000000100001010001000011011000000000000000
000000000000110001000110111101000000000000
010000000000000000000000000001000001000000
010000001110000000000000001001101010100000

.logic_tile 9 12
000000100101100111000000000011001101010100000000000010
000000000111111111100000000000101101100000000000000000
001000000000001000000011101011111110100100010000000000
100000000000001111010111001101001111101000010001000000
110000000000100000000010010001001111010101110000000010
110001000101010000000011110011011010101001110000000000
000001000000001001100111000000000001000000000000000101
000010000001010111000110000111001110000000100000000000
000010000000001111100010000000000001000000100100100100
000001000110001101000000000000001000000000000000000000
000000000110001111000000011001000001000001010000000000
000000000001001101100011101101001100000001000000000000
000100001010100000000011101101111000010111100000000000
000000001101010001000010001101011011001011100000100000
010010101110000111100000000001100000000000010000000010
000000000001011001000000000011101011000010100000000000

.logic_tile 10 12
000000000010101111000010010000011000000100000100000000
000000000000001111100010000000000000000000000010000110
001000000110000011100111101000000001000000000000000000
100000100000000000000000001011001011000010000000000100
110000100000000001000000000001011010000000000000000000
100000000000000000000000000000111100101001000000000000
000000001000000111000000000000001011000000000000000000
000000000000010000100011111001001011010010100000000000
000000001111001011100010000011011001110110000001000001
000001001110011111100000001111001010110000000000000000
000000001110000000000110000001011011110010100010000000
000000100000000000000000000001101001110000000000000001
000001000000000000000110000000000000000000100101100010
000000000000000000000000000000001000000000000000000000
010000000000100000000000000000000000000000100101000000
000010000001010000000000000000001101000000000000000000

.logic_tile 11 12
000010100010000000000000001101100000000001010101000000
000000000000000000000000001111001011000001100000000000
001000000000000111000000000101001100010100000100000000
100000000000000000000000000000111100100000010000000001
110000000110000000000011000000000000000000100100000100
100000001100010000000000000000001100000000000000100001
000010100000101011000000000000000001000000100000000000
000000000000011011100010010000001110000000000000000000
000100000001000001000111100011011010001101000100000100
000000100001010001100010001101110000001000000000000000
000010001000000000000010101000000000000000000000000000
000000000000000000000000001011000000000010000000000000
000000000000100000000110100000000001000000100100000000
000000000000000000000100000000001010000000000001000000
010010100000001000000011101101001110001000000110000000
000000101111010101000000000001110000001110000000000000

.logic_tile 12 12
000000001010001000000011100111111000000100000100000000
000010000001000111000000000001101010101000010000000000
001001000000001011100010100111111010000000000010000001
100000100000001011000111100000001100000000010001100100
010000000000001111100011100011111110100000010000100000
110000000000000111000000001111101100000000100000000000
000100001000000111100111000101111000110100000000100000
000101000000000000000110100111011100111100000001000001
000000000000001011100000000001001011101001000000000000
000000000001011001000000000101101111101001010000000000
000000100000001001100011001001111011011110100000000000
000001000000001011000000001111011001011101100000000000
000000000010000000000110000101101101000110100000000000
000000000000000001000000000000101110000000000000000000
010000000000000001000010010011111111111000100000000000
000000001010001101000010010011001100010100100000000000

.logic_tile 13 12
000000000000000000000000000000000000000000000100000010
000000000001011001000000000101000000000010000000000000
001000000000000101100111000001101110101010000000000000
100010100000000101100111000011111011010111100000000000
110101000000001111100010000000000001000000100100000010
000000001010011011000110100000001011000000000000000000
000000000110000001000111110000000001000000100100000000
000000000000000000000010010000001001000000000000000000
000000000000000011100000001101011010101100000000000000
000000000000000000000000000101011011001000000010000010
000100001000010111000000000111100000000000000100100000
000100000001010000100000000000100000000001000000000000
001001000000100001100111100111111000000001000000000010
000000001101010000000000000111101000010111100000000000
010001000001010000000110001001111010001001000000000000
000010000000000000000010010011000000001010000010000000

.logic_tile 14 12
000000100000000000000011110101000000000000000100000000
000001000000000101000111100000000000000001000000000001
001000000000001000000000011011101100001000000010100001
100000000100000001000011110101100000000000000000100110
110000000000000111100111100011101110010001100000100001
000100000000100111100000001101101001010010100000000000
000101001100000000000000000000000000000000000100000100
000000000001001001000011101011000000000010000000000000
000000001001010000000010010001011011001100000000000000
000001000010100101000110101011111001001110100000000000
000001000000000000000011100111000000000000000101000000
000010000000000000000110010000000000000001000000000000
000000000000101001000000000000001000000000100001100000
000000100000010011000000000000011000000000000000000000
010000000000000000000000011001101011111111010010000000
000000000000000000000011011101001111000001000000000001

.logic_tile 15 12
000000101000000111100010001001011110010001110000000101
000000000000000001100100001101101110000010100000000000
001101000000101011100000001001001100000010000001000000
100010101010001111100000000001010000000111000000000000
110000001011000000000000010000000000000000100101000010
100000000000100000000011110000001111000000000000000010
000001000000000000000011100001111100001001000000000000
000000000110001101000100000001010000001110000000000010
000100000000001000000000000101100000000000000100000010
000100100100000101000011110000000000000001000000000000
000000000000000000000111110000000000000000100101000000
000000000000000000000110010000001011000000000000000000
000000000000000111100111111001011100011101000000000000
000001000000000000000011101101111100000110000010000010
010001000000011000000000000000000000000000100110000000
000010100000100101000000000000001111000000000000000000

.logic_tile 16 12
000000001000001000000011101000001000010010100000000000
000000100001011111000100001111011000000010000000000000
001000000000000000000011110001000001000011100000100000
100000000110000011000111101001001010000001000000000000
110010000000000000000010000000001001000010100010000000
000001000000000000000000000001011010000110000000000000
000000001100000111000111000101100000000000000100000000
000000000000001111000100000000100000000001000000000000
000001000011000000000000001000001000010010100000000000
000010100000000000000000001001011000000010000000000000
000010000010000001000000001001000000000010000001000000
000000000000000000000000000011001001000011010000000000
000000000100110000000010000000000001000000100100000000
000001000000100000000100000000001000000000000000000001
011001000000000000000010001111001011111001010010000000
000000100000000000000000001001111100110000000000100000

.logic_tile 17 12
000000000001011111000010000000000000000000000100000000
000000000000100111100100000001000000000010000000000000
001000000110000001000111100101100001000010000000000000
100000100110000000100000001011001011000011100000000000
110001000000001111000000001101101100100001010000000000
000100000000001111100000000111111010010000000000100000
000100001110000111000010111001011110001100000000100000
000000001010000000000011100001001100001101010000100000
000001000000101001100110100101011010000010000000000100
000010001000010111000100000011010000000111000000000000
000000000000000000000000001101101110101000010010000000
000000000000000111000000001111111000110100010000000010
000000000000000111000011101000011000000010000100000000
000001000000000000000000000011011110010010100000000000
010000001111010101100000000111000001000011010100000010
000000000000101111000010001001001110000010000000000000

.logic_tile 18 12
000100000000001101000000000101000000000000000100000000
000000000000001101000000000000000000000001000000000000
001100000000000111100111010101011011010110000010100000
100000000000011111000111100000001100100000000000000000
110000000000000111000000000111101101000100000000100000
110000000000010101000000000001101000000000000000000000
000001000100100011100000001000011101000010000000100000
000010101011010101000000001001001100010010100000000010
000001000000001001000000000001101010000010000000000000
000010101110000001100000000011000000001011000000000100
000000000000011011110000010001111110000100000000000000
000000000000100111000011010000000000000000000011000100
000000000000000111000111101001000001000010100001000000
000000000110000000000000001011001001000010010000000000
010100001000000101100000000000001111000000100000000001
000100000000000000000010100000001010000000000000000000

.logic_tile 19 12
000000000001000111000111110111001000000111000001000000
000100000000110000000011100101010000000010000000000000
001000000000011111100011111000000000000000000100000000
100000000000101011000110011101000000000010000000000100
110000100000000011100110111001001100000000000000000000
110000000000100000100111000001011001010000000000000000
000100000000100000000000000111100000000000000000100010
000100100000010000000011101111101100000001000001000100
000000000111010001000010010000000000000000100100000000
000000100000101001000010110000001101000000000000000000
000000000000100000000111000101011001000110100010000000
000000001111010000000100000000111000000000000000000000
000010100000001000000111110001111100001110000010000000
000110001100011101000110000011110000000100000001000100
000000000001100000000010000000000000000000000100000000
000000000000010000000000001101000000000010000010000000

.logic_tile 20 12
000000100000000111100010000000011110000100000100000000
000001001010000000000010100111001001010100100001000000
001010000000000101000010100000000001000000100100000100
100001000000000000100000000000001000000000000000000000
110001000000000000000000000000001000000100000100000000
000110001010100000000011100000010000000000000000100010
000010100110100000000010100101100000000000000100000000
000000000000010000000100000000100000000001000010000000
000000000001100000000000000001011100001110000100000000
000000000000100000000000001001000000000100000000000100
000010000000000101000000001000000000000000000110000100
000001000000000000000000001001000000000010000000000000
000000000010000101110000000000001011000010100100000000
000010101100100000000011001001011110010000100001000000
010000000000000111000011100001011110000110000100000010
000000000000000111000100000000111111101000000000000000

.logic_tile 21 12
000010100000000111100000010111000001000000001000000000
000001000000000000100011110000001110000000000000000000
000001000110010000000000000011101001001100111000000000
000000100000100000000000000000101110110011000000000100
000010100100000001000000000001001000001100111000000000
000000001100000000100000000000001110110011000001000000
000000000000101111000011100001001001001100111000000000
000100000000000111100000000000101111110011000000000100
000000100001010000000011100011001001001100111000000000
000011000000100000000111100000101010110011000010000000
000010100000010001000110000011001001001100111000000001
000001000000000000000111100000101100110011000001000000
000010000000001101000000000011101001001100111011000000
000100000000000011000000000000101011110011000000000000
000000001110010101000000000101001001001100111001000000
000000000100000111000010000000001010110011000001000000

.logic_tile 22 12
000000001001000000000110001001101100001101000001100000
000000000000010000000011111001000000000110000000000000
001000000000001101000000000111001101000000000000000000
100010000000001101000010100000011011000001000000000000
010000100001001111000011100111001000010000100000000010
010000100001110001000100000000011111101000000001000100
000000001110000000000111010001100000000000000100000000
000000001100000111000111000000000000000001000000000000
000010100000100001100011100101111110110101010000000001
000100100000010000000110001101011010110100000000000000
000000100001010111100111001000011010000110000000000000
000001000010000000000100001011011101010100000000100110
000110100001010001000010001111001010001000000000000000
000000000001001001010010001001100000001100000000100000
010000000001010000000000001000000000000000000100000000
000010100000100000000010000011000000000010000010000000

.logic_tile 23 12
000001000000000000000111101000000000000000000000000000
000000000000000000000100001011000000000010000000000000
001000000000000000000111010000000000000000100000000000
100000001110000000000111010000001101000000000001000000
110000001000000000000000000000000000000000000100000001
110000000000000000000011011011000000000010000000000001
000001000000100000000000010000000000000000000000000000
000010100001010000000010100011000000000010000000000000
000010000000000101100011110000001110000100000100000000
000001101010000000000011010000010000000000000000100000
000100100000100000010000000001100001000000000010000010
000101000001000000000010000000101011000000010010000010
000010000000000000000111011001101000000010000000000000
000001000100000000000110110111110000000111000000000000
010000001110000111100000000000000000000000000101000001
000000000000000000100000001101000000000010000000000000

.logic_tile 24 12
000100100000001000000000000000000000000000000100000001
000100000000001111000010010001000000000010000000000000
001000001111000111100000000001111010000010000000000001
100010000000111111110011110000100000001001000001100111
110000000000000000000000000101001011010100000000000010
110000000000000001000010010000011101100000010000000000
000010101110100101100111100000001000000100000100000001
000001000111001011100000000000010000000000000000000000
000100000000001000000000000000011010000100000000000000
000010100010001101000000000000000000000000000010000000
000000001110000000000000010000011010000100000100000011
000000000000000000000011100000010000000000000000000000
000010100000000000000111110000001110000100000000000000
000000001100000000000110010000010000000000000000000000
010000000000100000000000001011011000100010000000000000
000000000001000000000000000001001111000100010010000000

.ramt_tile 25 12
000000100101010000000110110101001110000000
000001000000100011000110110000000000100000
001001000000000011100000010111001100000000
100010000000000000000011111001100000000000
110000000000101000000000000111001110000000
010100000110011111000011010001100000100000
000000000000101000000111011101101100000000
000000001010011101000111101111100000000000
000000000110001000000000001101101110000000
000000000000000101000010011001000000100000
000000100000000000000000001111101100000000
000000000000000000000000000001100000000000
000001001100101001000010100101101110000000
000010100000010101000010011001100000100000
110000000000000111000010000111001100000000
110000000000000000000010011101000000000100

.logic_tile 26 12
000001000000001000000111110000000001000000000001100000
000110100000001111000111100111001011000010000000000000
001000000000000011100011000011000000000010000000000000
100000001000001111100100000000000000000000000000000100
010000100000000000000111000101100000000001000000000000
010001000000100000000000001101001000000000000000000010
000000100110001111000011101001100000000000000000000000
000000000000000111000110110001000000000011000000000010
000000000010101000000011001000011001000110100111000000
000010100011010001000100001011011100000000101000100000
000010000000001001010000001011100000000011100110000000
000001000000001011000010001101001101000001000001000000
000000001000100001000000010001011110001000000001000100
000000000000010000000011100111110000001101000000000000
010010000000000101100000011111111010001000000001000000
000000100000100000000011010011001111001101000000000000

.logic_tile 27 12
000010000100000111100010100001000000000000000100000000
000001000000001101000010000000000000000001000000000000
001000000000101000000110010101111001111111110000000000
100000000001010001000010111011101011101111110000000001
110000000000001111000111100000000000000010100000000000
010000000010011111100111110101001011000000100000000001
000000100000100111000111000001011010000000000000000000
000000001001000111100011110000001011100001000000000000
000001000000000101000110010101101011100010000000000000
000010000000000000000011100111001001000100010000000000
000000000000101111100110001000000000000000000100000000
000000000001010101100100000011000000000010000000000000
000000000000000111000110100001111101101000010000000101
000000000000000000000000001111111111000000000011000110
000000100001000000000010000011101000000000000000000000
000001000110000000000100000011011001100000000000000000

.logic_tile 28 12
000010100000000000000010111101001010000010000000000000
000001000011000111000111110101101101000000000000000000
001000000000000001000110001011011001111111100000000000
100001000000000101100011110101011011111001010000000000
110001000000110001100000000001100000000000000100000001
000100000001011101000010110000000000000001000010000000
000001000110001111100000011001101011100000000000000000
000000100001001101100011101001001111000000000000000000
000000000000001001000000010011101000000000000000000000
000000001110000111110010011111011110000000100000000000
000100100010000001100010001001101101001101000000000000
000101000010000000000000001101101010001000000000000000
000001000000000111000110111011001110100000000000000000
000010101000010000000010101111011000000000000000000000
010010001101000111100111011001011111110010010000000000
000000000001100000000110001101101101100111000000000000

.logic_tile 29 12
000000001110100011100000001101001100010000110000000000
000100000000010000100011100001111010000000010001000000
001000000000100000000000010111011100000000100001000000
100000001101001111000010000000111000101000010000000001
010000101010000101000110001101011100100011100000000000
110011100000001001100110000111101101110101000000000000
000000100000000001000010000001101010111110100000000000
000001000110100000100000001011001011111110010000000000
000000000000000111000110111101000000000001110001100001
000000000000000000000010101011001001000000010000000000
000001000001010001000010000001101110010000000011000000
000000000000100000000011100000101100101001000000000000
000000000100000001000111001000011110001100110100000000
000000001110000000010111001001010000110011001000100000
010000000001000111100000010101111011001001100000000000
000000000000100000000011011111011101000110100000000001

.logic_tile 30 12
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000001000000
001000000000100111000111100111000000000000000100000000
100000001110001001000110100000100000000001000001000000
000000000001010000000111000011000000000000000100000000
000000000000100000000000000000000000000001000000000000
000000000100100000000000000000001110000100000100000000
000000000001000000000000000000000000000000000000000000
000000000000000001000010001001111000101101010000000001
000000000000100000000000000011101011100100010000000000
000000000000001101100111000001100000000000000100000000
000000000000001101000100000000000000000001000001000000
000000000000000101000011100011111101010110000000000000
000000001010000000000100000000011001000001000000000010
000101000000000111000000000000000000000000100110000000
000000100000000000000000000000001101000000000000000000

.logic_tile 31 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000110100000001110000100000000000000
100000000000000000000100000000000000000000000000000000
111000000001000101000000000001100000000000000000000000
110000000000100000100000000000100000000001000000100000
000001000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000100000
000010000000000000000000000101000000000010000000000000
001000000000000000000000010000011100000100000100000000
000000000010000000000010010000010000000000000000000000
000010000001000111100011100000000000000000000000000000
000000001000100000100100000000000000000000000000000000
010101000000100000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000

.logic_tile 32 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000100
000000000000000011000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000

.io_tile 33 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 13
000000000000000000000010100000000000000000000000000000
000000000110000000000100000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000011100000100000100000000
000000000000000000000011000000010000000000000000000000
000000000000000000000000000001000000000000000001000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000100000001
000000000110000000000000001011000000000010000010000010
000100000000000000000000000000000000000000000000000000
000100000110010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 4 13
000100000000000000000000000101001000001100111100000000
000100000000000000000000000000000000110011000000010000
001000000000000000000000000101001000001100111100000001
100000000000000000000000000000000000110011000000000000
000000000000001001100110010101001000001100111100000000
000000000000000001000010000000100000110011000000000010
000000000000001000000000000101001000001100111100000001
000000000000000001000000000000100000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000110000111101000001100111100000001
000000000000000000000000000000000000110011000000000000
000100000000000000000000000111101000001100111100000000
000100000000000000000000000000100000110011000000000010
010100000000000001100000010000001001001100111100000000
000000000110000000000010000000001101110011000000000000

.logic_tile 5 13
000000000000000000000000000000000000000000000000000000
000000001010000000000011110000000000000000000000000000
001000000000000000000000000000000000000000100100000000
100000000000000000000000000000001101000000000000000000
110000000000000000000000010101100000000000000000000000
010000000000000000000010010000000000000001000010000000
000000000000001000000000010000000000000000100000000000
000000000000001001000011100000001011000000000000000000
000000000000000000000111111000000000000000000000000000
000000000000001101000011001111000000000010000000000000
000000000000010000000000000011000001000000000010000000
000000000000100000000000000000001011000000010000000000
000000000000000000000000000000001110000100000101000000
000000000000000000000011100000010000000000000000000000
000100000000000000000110100001000000000000000001000000
000000000000000000000000000000100000000001000000000000

.logic_tile 6 13
000000000000000000000000000101111000111111010000000000
000000000000000000000011111001001101000001000010000000
001000000000000011100000000111000000000001010000000000
100000000000000000100000001101101111000001000000000010
110000000000101001000011101000000000000000000100000000
100000000001010111000010010011000000000010000010100000
000100000000001000000000000000000000000000000100000000
000000000000000001010011100011000000000010000001000000
000000000000000101000000000101101011000000100000000000
000000000010000000100011101001111101010110110000000000
000010100000000000000110110101000000000000000110000000
000000000000000001000010000000000000000001000010000001
000000000000000000000010010101100000000000000100000000
000000000000000000000010000000100000000001000011100000
010000000000000000000111100111101011101000010000000000
000000000000000000000100000101111101000100000000000000

.logic_tile 7 13
000100100001000111000111010001111000000100000000000000
000101000000001101000011110101101101101101010010000000
001000000000000101100111100011001010001100000000000000
100000000000000111000011100101110000001000000010000000
000000000000001011100011100001011000000101000000000000
000000000001010111000011101001010000001001000010000001
000010000000001001000011100111000001000001010000000000
000001000000001011000100001011001001000010010010000000
000000000001110111000010110001101011010001110000000000
000000000001110000000111001011111011000001010000000000
000000000000000000000000001001100000000000110000000000
000000000000000000000000001111101100000000100010000000
000100000000000001000000000101101001100010010000000001
000000000000010000000000000001011010100001010000000010
110000000000000011000000000000011000000100000100000000
110000001100000000100010000000000000000000000000100100

.ramb_tile 8 13
000000001100000000000000010000000000000000
000000010000000000000011101101000000000000
001000000000000000000000000111100000000001
100000001110100001000000000011100000000000
110010000000000000000111000000000000000000
010000001000000000000000001001000000000000
110001000000000000000011110111100000000000
100010000000000000000011111111000000000000
000000100000010101100011100000000000000000
000000000000001011100010000011000000000000
000000000000000000000000000111000000000000
000000000000000000000000000111100000000000
000001000000101001000011100000000000000000
000000100011001111100111000111000000000000
010000000000000111000111000101100001000000
010000000000000000100000001011101011000100

.logic_tile 9 13
000000000000000001100000011111101011111000000000000000
000000000000000000000011101111111011111110000010000000
001000000000100000000011101000000000000000000100000100
100000000000001111000000000111000000000010000000000000
110000000110010000000000011101101100110100010000000000
100000001100000000000010001101001110010000100000000000
000000000000100111000010001001111010001100000000000000
000000000001001001000000000101000000000100000000000000
000001000000100111100110000000001110010000000000000100
000010100001000000100000000000001001000000000000000000
000000000000000001100000001101100000000001010000000000
000000000000010000000010000101001000000001000000000000
000100000001010001000010000011111111101110000000000001
000100001000100001000000001111001101010100000001000000
010000000000001111000111001111011110101011010000000000
000000000000001101000010001001101101000010000010100000

.logic_tile 10 13
000100000000000011100110000101011011100110110000000000
000100000000000000000000000111111110100100010010000000
001000000000011000000011101011011011000110100000000000
100000000001001011000110100111001001001111110000000010
110001000001010000000011101101011111001001000000000000
100000100001110000000011111001111011001011100000000000
000000000000001011100111000000000000000000000100000001
000010000000000001100111100001000000000010000001000010
000000000000000000000000011001011110001000000000000000
000001000011011111000010001011110000000110000000000000
000000000010100011100000000111001011101010000010000001
000000001011000000100010000001111010010110000000000000
000000100001000011100111000101011011111111010000000000
000000000000000000000000001011111000000010000010000001
010000000000000111100000000101101011000000100000000000
000000001001000001000010000000111100101000010010000000

.logic_tile 11 13
000000000000000000000000000111000000000000000100100000
000010100000000000000010000000000000000001000000000000
001000000000001000000011100000011000000100000100000000
100000000000000011000111100000000000000000000000100000
110000000000100000000000000001100001000010010010000000
100000000000010111000010100011101111000010100010000000
000000000000000111000111100001101000000100000000000000
000000000000000000100000000000111011101000000000000000
000000100100100101100000000011000000000000000000000000
000000100000010001000000000000000000000001000000000000
000010100100010101000010101101111110110010100010000001
000000000000100000100110011011011010110000000000000000
000001000000000000000110001011101010010001110000000000
000000000000001011000000001101001111101011110010000010
010001000000000000000111000000011100000100000100000010
000000000000000000000100000000010000000000000000000000

.logic_tile 12 13
000000000000001111000111001001100001000000000000000000
000000000001000001000010111111101000000001000000000000
001000000000000111000110001000001100000000100000100001
100010001010000011000011010101001000000000000000000000
110000000001000001000000011111011100101001010100000000
100100100000000101000011101001101110010110010000000100
000100101010001001100000001101011110001101000110000000
000001000011001011100000000001000000001000000000000000
000000000000000000000000001011111100101001010100000001
000001000000000001000010000101101110010110010000000000
000000000110000111000010000011101000101000000000000010
000000001010000011000100000101011001010100100001000000
000010100000000011100000000000001010000010000011000000
000001000000010000100010010001011101000010100010000110
010000001100000111100111000011000001000000100010000000
000001000000000000100100000001001010000000000000100110

.logic_tile 13 13
000000001000110011000000001111011100000010110000100000
000000000110100001000000000101001010000000100000000000
001000100000000000000000011111000000000001010110000000
100000000000000000000010111101001111000010010000000000
110011000011010001000010100111000001000001110100100000
100010000000100111000011111111101110000000100000000000
000000000000000111100011100101111011010000000000000100
000000000000000111100011011101101010010010100000000000
000000000000001101100000000111011100010100000101000000
000000000000100011100010000000111000100000010000000000
000000000000000001000111100001100000000001110101000000
000001000000000000000100001111101000000000010000000000
000011101110000111000011100000001011010010100000000000
000001001011010001000111111011001010000010000010000000
010000001110100101100000001011001010111001010100000000
000000000000010001100000000111011100101001000000000000

.logic_tile 14 13
000100000000101111000000011000000000000000000100000000
000100100001001111100011111101000000000010000000000001
001000000000101000000011101001101110000000000000000000
100000000000011111000000000011010000000001000001000000
010000001010010101000000000111011101110000010000000000
010000100001110000100010110011111000110000110000000000
000000000000000000000110100101000000000000000100100000
000000000110000000000011110000000000000001000000000000
000000000000001001100000010000001010000100000100000000
000000000000000101000010000000010000000000000010000000
000000000100000101100010100111100000000000000101000000
000000001010000000000000000000100000000001000000000010
000000000000000000000110101001011000110110100000100100
000010100000100000000110100001011000101001010000000010
010000001010100000000111000000001101000110100010000000
000000000000010000000100000011011011000000000000000000

.logic_tile 15 13
000011000010000111100000000000000000000000000100000000
000010000001010000000010010011000000000010000001000000
001000000000100000010011111000000000000000000100100001
100000000101000000000110000111000000000010000000000000
110001001110101000000111000000001100010100000100000010
000010001101001101000000001101011001010000100000000000
000001000000000000000010000111111011010110000000000001
000110100000000000000000000000111001000001000000000000
000000001010000000000011101011100000000001010000000010
000000000000010111000110001001001101000001100000000000
000000000000000001100010011011100000000000100000000000
000000000000000000100010101011101010000001010000000000
000000000000001000000000001001001110001000000100000000
000010000100001011010000000111000000001101000000000000
010000000000000111000110000000000001000000100100000010
000100000000001111000011100000001111000000000000000000

.logic_tile 16 13
000000001000111000000011010101001101101000010000000100
000010001010110111000010110001001111111000100000000010
001001000000001111100000001101011100101001010101000000
100010001010001011100000000011111011011010100000000000
110000000010001111100010101101011000101000010000000101
100000000000001111100011101111001001111000100000000000
000000001100100101100000000111101010101000010010100000
000000000001000111100000000101101001110100010000000010
000000000000000011100011100101111100010100000101000000
000000000100100000000100000000011111100000010000000000
000000000000100011000010000101100001000001010100000000
000000000001010000100111001011001010000010010000000000
000010100111000000000010100111000001000000000000100100
000101000000000111000000000000001000000000010000000000
010000000000000011100011110000011111000000100010000000
000000000000000000100110100111001111000000000000000000

.logic_tile 17 13
000110101001010111000011100001100000000000000100000000
000111100000001111100000000000000000000001000000000000
001000000000001011100000011001011111101000010000000100
100000000000001011000011111101001111111000100001000000
110001000001010001000000001000001011000110100010000000
000000100010101011000011010101011101000000100000000000
000000000000100101100000010011100000000001110101000000
000000000001000001000011000101001111000000100000000000
000001000000000000000000001001000001000010110100000100
000010000000100000000000000011001111000000100000000000
000000000110001000000000010001111101000010000100000100
000010100000000011000011010000001010101001000000000000
000000000000000000000000000000001000010000000001000000
000000000010000000000011110000011010000000000000000000
010000000000001111000111101011111000001110000101000000
000000001000001111100111110111010000001000000000000000

.logic_tile 18 13
000000000000001000000011100011000000000010100000000100
000000100000100111000000001011001100000001100000000000
001000000000000111000000000101100000000000000100000000
100000000000001011100011100000000000000001000000000100
110110100000000000000000000011111100000010000000000010
000110001100001111000000000011010000000111000000000000
000000100000000011100000000000011000000010000010000000
000001000000000000000000001001011010010110000000000010
000010000001010001100000011000001011000010000100000010
000000000000001111000011101011001000010010100000000000
000000000100000001100010000000011110000100000100000010
000000000000000000000011010000010000000000000000000000
000000000001010000000000000000000000000000100100000000
000010000000100000000000000000001000000000000000100000
010000000110100000000011101001100001000011010100000000
000000000001011111000100000001001110000010000000000100

.logic_tile 19 13
000100100000000101000111110000011000000100000100000000
000000001001000111100011100000010000000000000000000100
001110000001010111000010101000011010010000000100000000
100001000000100101100111001011001001010110000000000001
110011000001111111000000001001111011111001010000000010
100011001000101101100000001101011000010001010000000000
000000000000001101000111110001011110001010000000100000
000000000000000111100111100101100000000110000000000000
000000000000000000000000000001011101010110000000000000
000110100000000000000000000000001001000001000001000000
000001000000000111100111100001011111000000100010000000
000000100000000000010000000000001111101000010000100000
000000000100100000000000001111000000000000100001000101
000010100000000001000010011111101010000000000000100100
010010000000000001000010100111100001000010110000000000
000000000000000000000111110111001010000000010000100010

.logic_tile 20 13
000000100000000111100000010101000000000000000100000010
000000100000001111000011100000000000000001000000000000
001000000000001000000011100001011110000111000000000100
100100000110001111000000000001000000000001000000000000
010000100110001111000000000111011101010000100001000000
010000000100000011100010010000001011101000000000000010
000000000001010111000111100101100001000011010000100000
000000000000001111000011100101001010000010000000000010
000000000000000000000000001001101110001010000000000000
000000001110000000000000000001100000001001000000100010
000000001010000011100000000000000000000000100100000000
000100100001000000100000000000001111000000000000000010
000000000001000000000010010101011010100000000110000000
000000000010100001000011111111111010110000100000000010
010000000000001001000000001000000000000000000110000000
000000000011011111000000000111000000000010000000000000

.logic_tile 21 13
000000000000010111000111100101101000001100111000000101
000000000000100001000100000000001000110011000000010000
000100000000000111000111100111101001001100111000000010
000000000000000000100000000000101001110011000010000000
000010100010001000000111000011101000001100111000000100
000000100000001111010100000000001100110011000000100000
000000001110100111100011110011101001001100111000000000
000000000001011111100111110000001000110011000000000010
001000000010000000000000010001001000001100111000000000
000000000000000111000010100000101101110011000011000000
000010001010100001000000000101101000001100111001000000
000000000001010101000000000000101000110011000000000000
000000000000000000000000000101101001001100111000000010
000000001000000000000000000000101010110011000000000000
000000001000000000000011100101001000001100111000000000
000010100000000000000100000000101010110011000010000000

.logic_tile 22 13
000010100001000000000111100001000000000000000100000100
000011100000001111000000000000100000000001000000000000
001010100010101000000110101000000000000000000100000000
100001001010011111000100000101000000000010000000000000
010010100000001000000111100101000000000000000100000000
110001101000001001000110010000100000000001000000000000
000000000000000111000000000000000000000000000100000000
000000000000000111000000000101000000000010000010000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000010000100
000000000100000001100000001000000000000000000100000010
000000000001000000000000001001000000000010000000000000
000010100001000000000000000000000001000000100100000000
000001000000000000000000000000001010000000000000100001
010010100110000000000000000001000001001100110001000010
000000000000000000000000000000001100110011000000000000

.logic_tile 23 13
000010100001101000000110001111000000000010000000000000
000001001010101111000000000101101000000011100000000000
001100001100000111000000011011101101100000000100000000
100010100000000000100010110111011101110100000001000000
010000000001011111100010111000000000000000000000000000
110000001010010001000010111001000000000010000000100000
000000001110000101000111100011111010000110000000000000
000000000000000000000000001011100000001010000000000000
000000100000100001000010000011011001010110000110000001
000100001010000000000010000000001110000001000000100000
000000001100100000000011000000011011000110100000000000
000000000001000011000110101101001111000100000000000000
000010100001010000000000000001101010000010000100000000
000001000000100000000010110101000000001011000010000101
010000000000000001100000010101100001000010100100000001
000000000000000101000011101001101000000001100000000010

.logic_tile 24 13
000000001100000111100000000000001100000100000100000001
000110001010000000000010110000000000000000000000000000
001000001010101111000000010001000001000011100100000000
100000000000000011100011110001101010000010000011000000
110000000000000000000000000000011100000100000000000000
110000000000000000000010010000000000000000000000000000
000000100000101111100110101101111110000111000000000000
000001000111001101000100000011110000000010000000000010
000000001100000001100000000111100000000000000100000010
000000000000000000000010010000000000000001001010000000
000001001100100001100000000011011111100000000100100100
000010100001000000100000001101101000110000100000000000
000001000100100000000110001001000001000011100100000011
000000000011010001000100001001001000000001001000000000
010000000110001001000111100000011011010010100000000000
000000000000010011000000000111001100000010000010000000

.ramb_tile 25 13
000010000000100000000000000000001110000000
000000011011010000000011100000000000000000
001000000111000000000000001000001110000000
100000001010100000000000001111010000000000
110000000000000000000110100000001110000000
110000100000000000000110001101000000000000
000000000000100001000000000000001110000000
000000000101010000000000001101010000000000
000001000000010000000000000000001110000000
000100100001110000000000001001000000000000
000001000000000111000010001000001110000000
000000000000000000000011111011010000000000
000000000000101000000111001000001110000000
000000000001011011000100001011000000000000
010001000000100000000000011000001110000000
110000000000010000000010010011010000000000

.logic_tile 26 13
000010000000010111100000001001011110000110000001000000
000000001100010000100000000001010000000101000000000000
001000000000000000000111100000001110000100000110000001
100000000000011011000000000000000000000000000000000000
110000000101000101100000000000000001000000100110000110
110000000000000000100000000000001010000000000000000000
000000000110000001000000000000000000000000100100000001
000000000001001111100000000000001101000000000000000010
000010000000000000000111101111011010000111000000000000
000010100100000000000010100011100000000010000000000000
000000001000000111100000001000000000000000000101000100
000000000000000001100010010011000000000010000001000000
000000000000000111010011100111000001000010100000000000
000000000001010001100110110101001101000001100000000000
000001000000000000000000000011011101000110100000000000
000010000001010000000011110000111001001000000001000000

.logic_tile 27 13
000010100000001000000000000101101011100010110000000000
000000000000010011000011111011111010101110000000000000
001000000100001111000111010000011010000100000110000000
100000100000000101000111110000010000000000000000000000
110010000000100101100000011111011101101010100000000000
110011100000000101100011010011111110011010010000000010
000000000010000111000111101000000000000000000100000000
000000000000000000100010001001000000000010000000000000
000000001100000000000110000001100001000010100000000000
000000000000000000000011100101001110000010010000000000
000001000000001111100111100001011000100001010000000000
000000100000000101000111100101011101110101010000000100
000000101010100000000011100000000001000000100100000000
000001000100010000000110000000001101000000000010000000
001000000000001001000000001001101001010001000000000000
000000100000000001000000000111011100001000100000000010

.logic_tile 28 13
000000000001010000000011100101111000001001000000000000
000000000000100000000011001001101111000101000000000000
001000000000000111000000011001001111000100000000000000
100000000010100000000011110001111011011100000000000000
000001001110000000000000001001111101001101000000000000
000010000001010000000000000101001011000100000000000000
000000000000000001100111111101111011000100000000000000
000010000000010000000111010001011100011100000000000000
000000000000000000000000010000000000000000100100000000
000000000110000000000011110000001101000000000000000000
000011100000000001000010000000000000000000000100000000
000010100000000000000000001001000000000010000000000000
000000000000000000000010101001111101100010110000000000
000000000000000000000100001001011111011101000000000100
000110100000000111100110000000011110000100000100000000
000001000000000000000000000000000000000000000000000000

.logic_tile 29 13
000000000001011000000000000011001100000111000000000000
000010000001111111000011110011100000000010000000000000
001000000000000000000011000001000001000011100100000000
100000000000000000000100000111001001000001001000000011
010000001100000000000111101111111100101110000000000000
010000000001011111000000000111111101010001110000100000
000000101010010000000011100111001110010000100001000000
000001000010100000000110000000011010101000000000000000
000100000010100001000010010000011010010000100000100000
000000000001000111000011010111011011010100000000000000
000000000000000111000010001000000000000000000100000010
000000000000000000100100000011000000000010001000100000
000000100001101111000010000000000001000000100100100001
000000000000100001000011100000001011000000001010000000
010000100100000001000010000111011110001000000001000000
000001001100000000000011111111010000001110000000000000

.logic_tile 30 13
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001011100000000000000010000000000000000000000000000000
100011100000000000000100000000000000000000000000000000
000001000000000000000000000001100000000000000001000000
000000100010000000000000000000100000000001000000000000
000001000000100000000000000000011100000100000101000000
000000000001000000000000000000010000000000000000000000
000000100000000000000000000000000000000000000000000000
000001100110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
001000000000000000000011100000011110000100000101000000
000000001000000000000000000000010000000000000000000000

.logic_tile 31 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001100000000000000000001000000000000000000100000000
100010100000000000000000001101000000000010000000100000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000010000011100000100000110000001
000001000000000000000011100000010000000000000000100001
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000001000001011000010000000000000000000000000000000000
000000000000000111000010000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000100
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000011010000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000011000000100000111000111
000000000000000000000000000000010000000000000000100000
000000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000001010000100000101100110
000000000000000000000000000000010000000000000000000010

.logic_tile 3 14
000000000000000000000010101101101111000000110100000000
000000000000000000000100000001001010001001110000000000
001000000000000101000000000000000000000000000000000000
100000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000101111000000000100100000000
000000000000000111000000001001001111101001110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101111110000100000100000000
000000001010000000000000000001010000001101000000000000
000100000000000000000000010000000000000000000000000000
000100000110000001000011000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 4 14
000100000000000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000000010000
001000000000010001100000000000001000001100111100000000
100000000000100000000000000000001100110011000000000010
000000000001001000000000000000001000001100111100000000
000000000000000001000000000000001101110011000000000010
000000000000100000000000000111001000001100111100000001
000000000000110000000000000000100000110011000000000000
000000000000000001100000010000001001001100111100000000
000000000000000000000010000000001100110011000000000010
000010000000011000000000010000001001001100111110000000
000000000000000001000010000000001000110011000000000000
000000000001000000000110000000001001001100111100000000
000000000000000000000000000000001101110011000010000000
011100000000000000000000000000001000111100001010000000
000000000100000000000000000000000000111100000000000000

.logic_tile 5 14
000100000000100101000010110001000000000000000000000000
000100000001010000000011110000000000000001000000000000
001000000000010000000000000001000000000000000000000000
100000000000000111000000000000100000000001000000000000
000000001100000000000000001000000001000010000000000000
000000000000000000000010001011001100000000000000000000
000000000000000111100000000000000000000000000000000000
000000000010000011000010110000000000000000000000000000
000000000000000000000000001001001010000100000100000000
000010000000000000000010000101111110011110100000000000
000101000000001000000111010011011001000101010000000001
000110000000000001000111011111101101001001010000000000
000000000000000001000000010101111011010100100100000100
000000000000000000010010000111101010011000100000000000
010000000000000000010000001000000000000010000000000000
000000000000000000000000001011001111000000000010000001

.logic_tile 6 14
000000101110001011100011100001011100001001000100000000
000000000000001101100000000011011010000111010000000000
001000000100001101010000010001111000111111010000000000
100000000000001001100011110101011101000001000011000000
000000000000001111100000010101101010000000000000000000
000000000000001111000011100000110000000001000010000000
000000000000100000000000000001100001000001110000000000
000000000001000000000010001101101000000000100000000000
000000000001110000000111000011100001000010000000000000
000001000000111111000100000000001111000000000000000000
000000000000000001100010000001001100010100100100000000
000000000000000001000000000000001011000000010000000000
000000000000101000000000000111000001000010000000000000
000000001010010001000000000000001111000000000000100000
010000000000000000000111000011100000000001000010000000
000000000000000000000100001001000000000000000010000000

.logic_tile 7 14
000000000000000111000111100001011000000010100000000000
000000000000001111000000000011111101000110000000000000
001000000000000000000010011001111100000111000000100000
100000000000000000000110000101111011000010000000000000
010000000000000000000010010000000000000000100100000000
110000000100000000000111110000001000000000000000000000
000000000000000111100011100001001110000110000000000100
000000000000000111010100001111000000001010000000000000
000000000010000001000000001001011100010010100000000000
000001000000000001000010111011101100000010000000100000
000000000001010001100000001101111110001001000000000000
000001000000100000000011101111010000001010000000000000
000000100000001001000000010011001111010000000000000000
000110100000001011000010000000001010100001010000000000
010000000000000000000111000011011010000110000000000000
000100001000000000000010101001011000000001010010000000

.ramt_tile 8 14
000000000000100000000011001000000000000000
000000010000001001000010010111000000000000
001001000000000000000111101111000000000100
100000110000000001000100001001000000000000
010000000000100111100011101000000000000000
010000000001000000000000001011000000000000
110000000000000111100000010101000000000000
100001000000000000100011101001100000001000
000000000000000000000000001000000000000000
000010101110100000000000000101000000000000
000000001000000000000000000011100000001000
000000000000000011000011000111000000000000
000011100000000111000000000000000000000000
000010000001011001100011100001000000000000
010000000000000111000000000101000001000000
010000000000000000000000001111001011010000

.logic_tile 9 14
000000000000000101000111101101011010001010000000000000
000000000001000000000000000011110000000110000010000001
001000000000000111000111111000000000000000000000000000
100000000000000111100011110101000000000010000000000000
000000000000000011100011111001101101010001110000000000
000000000000000000000111101011011011010111110010000000
000000000000001000000110000000011110000100000100000000
000000001001000111000010000000000000000000000000000010
000000000001000000000110101101111100000010000000000000
000000000000000000000111111001001011001011000000000010
000000000000000111100000011111001011101110000000000001
000000000110001001100010001101001111010100000000000000
000111100100000111100000001001011001000010100000000000
000111000000000000100000000001111111000110000000000000
000000000000000001000011100000001100000000000000000000
000000000001000000000110001001011000010110000000000000

.logic_tile 10 14
000000000000000000000011100001000000000010000001000000
000000001010000000000000000011101111000011010000000000
001000000000011000000111011000000000000000000100000000
100010000000101101000111101001000000000010000010000000
110010000001100000000111100000011110000100000100000000
100001000000000000000100000000000000000000000010000001
000000000000001000000010110111100000000000000100000010
000000000000001111000111110000000000000001000000000000
000000001010001000000000000101111010010100000000000000
000001000000001111000010010000101101100000010010000000
000000001010000000000000001011111011000010100000000000
000000000000000001000000001101011111001001000000000000
000000001010000000000110001000000000000000000100000000
000000000000100000000010000001000000000010000000000010
010100000100000001000000001001101010010110000000000000
000110100000000001000011101111111111000010000000000000

.logic_tile 11 14
000000100000000101000011100000000000000000100100000000
000000000000001111100111110000001000000000000001000000
001000000000000000000010110101011011101110000000100000
100110000001010111000111110001101001101000000000000000
010000000000000111100111110000000001000000100100000010
010001000000000000100110100000001100000000000000000100
000001000110100001000000000111000000000000000000000000
000010100001010111000011110000000000000001000000000100
000000000000100101000000000101101000001100000000000000
000000000001000000100000000101110000001000000000000000
000001000000101111000000001000011000000100000000000000
000010000001000101110010111101011011010100000000000000
000010001101000101100000000111111011101110000001000001
000101000000000000000000001101001101010100000000000000
010000001110001001100000001001111110010100100000000001
000000000001010001000000000011001100111110110010000000

.logic_tile 12 14
000000000000001000000111111111011101100010010000000000
000010101001011111000111001011111011100001010000000001
001000001010000000000011100011000000000000000000000011
100000000000000000000011110000101001000001000000000000
110000000000000101000000000111101011000000000000000000
100000000010000111000000000000101111100000000000000000
000000000010000000000010010000000001000000100100000100
000000000000100111000011100000001001000000000000100000
000000000011100000000000010000000000000000000100000000
000000000001010000000010100001000000000010000000000000
000000000110100101100110001001011001010000110100000000
000000000000011011100010000011111010100001110000000000
000000000100000000000000000000011111000000000000000000
000000000000000000000010000101011111010000000000100000
010100000000000000000110100011100001000000100000000000
000100000000000000000110000000001011000000000000000000

.logic_tile 13 14
000000000000000111100000000101001110100010110000000100
000000001000001101000011100001111111100000010000000010
001000000000000111100000000000001010000100000100000011
100000000000000000100011110000000000000000000000000001
110000001001000011100111101000000000000000000100000000
100010001010100111100111111011000000000010000000000000
000001000000000111000000000101011001111100000101000000
000000100001010000000000001011111000010110000000000000
000001000000010000000011101000000000000000000100000000
000000000011110000000000000101000000000010000000000000
000000000000001000000000010001101011010111010100100000
000010100010000001000010111011111000111101010000000000
000100000000000001000111001001000000000000010010000000
000000000010000000000110000111001001000010110000000000
010000000000100111100000000111011100010010100001100000
000000000001000000100000000000001010000001000000000000

.logic_tile 14 14
000100000000000111100111110011100000000000010100000000
000000000000000000000111111111001001000001110000000000
001000001010000000000000001111111010111001010100000000
100010100000000000000011011111011001101001000000000000
110010000000010111000010000011000000000000000100000000
100000001000100111100000000000100000000001000000000000
000000000000000000000011111011001100100000110100000000
000000000000000000000111111111011010111000110000000010
000000000001001001000110100001000000000001010100000000
000000001100100101000010011101001111000010010010000000
000001000000000111100010000011011001111101000100100000
000010000010000000100000000011111111110100000000000000
000010101000000000000010000011100000000000010101000000
000000000001010000000011101111101010000001110000000000
010000000000100011000000001000001110000000100100000000
000000000001000000100011111101011111010100100000000100

.logic_tile 15 14
000000000000000000000000001000000000000000000100000000
000010100000000000000000000001000000000010000000000000
001000001000100000000000001101111100001001000000000100
100110000000010011000000000101000000000101000010000000
110000000001010000000000000000011100000100000100100000
000000000000000000000000000000010000000000000001000000
000001000000101001100000000000000000000000100100000000
000000101010010001000000000000001101000000000000000000
000100000000100000000010100000001110000100000100000000
000100000001010000000111100000000000000000000000000000
000000001110000101000010000000000001000000100100000000
000000101100001001100000000000001100000000000000000010
000000001100001000000000000000000001000000100100000000
000000000000000111000000000000001111000000000000000000
010000000001010000000111000011000000000000000100000000
000000001000100000000000000000100000000001000001100100

.logic_tile 16 14
000100000001000111000110100000000000000000000010100000
000100101000001101000000000111000000000010000000000000
001000000000001000000000000000000000000000000000000000
100000000000000011000000001001000000000010000000000000
110000001110100011000000000111001010000010000001000000
100010100000011111010000000101100000001011000000000000
000001000010100000000111000001100000000000000000000101
000010100001010000000000000000001000000000010000000010
000000000010000000000000001111001110000010000000000000
000010000000001111000000000011100000001011000000000000
000001000000001011000000000001000000000000000100000000
000000100110000101000000000000000000000001000000000010
000010001000001101100000000001000000000000000010000000
000100000000000111000011100000001100000000010010000110
010000000000000001000000000111111011101001010100000000
000000001010000000000000001001011100010110010000000010

.logic_tile 17 14
000000000011000111000111000001011110000110000100000010
000010100010001111000000000000001000101000000000000000
001100101110101000000111110000000001000000100100000000
100001000001001101000110010000001010000000000000000000
110000000000000101100000000000001010010000000000000100
000000100010000101000011110101001110010110000000000000
000000000000000000000011100011100000000010110100000000
000000000001001011000100000001101100000000100000000000
000000000000000001000000000101000000000000000100000001
000001000000000000000000000000100000000001000000000000
000000000110000000000000010111011000000110000000000000
000000000000000000000011110000111001000001010010000000
000000000000000011100111001001011000001011000100000000
000000000000001111000000001101010000000010000001000000
010001001100110000000000000001100000000001110100000010
000000100001011111000000000001001110000000010000000000

.logic_tile 18 14
000000000110001000000111000000001100010010100001000000
000000000000000111000111111011011010000010000000000000
001000001111101000000110001111111011000000000000000001
100000100000110111000000001011001010010000000000000000
110000100000100001000000001011000000000001010000000000
110001000001000001100000000111001001000001100010000000
000001000000001001000111001000001000000000100000000000
000000100000010011100100001011011100010100100001000000
000010000001010001000010101000011000000000000000000010
000001000000100001000110101101010000000010000000000000
000001000101010111100011100001100000000000000100000001
000010000000101001000100000000000000000001000000000000
000000000000000000000111100001011100010100000001000000
000001001000000000000010000000101000100000010000100000
010010100000000011100000000011011100110111110000000000
000100000000000000000000001111001010111110110000000000

.logic_tile 19 14
000000100000001111100111100001011001010000000000000000
000010000000001111000111000000001011101001000000000010
001100000000001011100011100001000000000000000100000100
100100001010001011100000000000100000000001000000000000
110000001010000000000000001101000000000010010000000100
000000000000101011000000000001001000000001010000100000
000000101100001000000111100011100000000000000101000000
000000001110000111000000000000100000000001000000000000
000001000000000101000000000000011100000110000000000001
000010000000100000000000000001011111010100000000000011
000001000100000000000111001000011101000010000100000000
000010100000000111000110101001001111010110000000000000
000000000000000000000010001101101000001110000110000000
000101000000000000000000000011010000000100000000000000
010000000000100000000000010000000000000000000100000000
000100000001000000010011100011000000000010000000000100

.logic_tile 20 14
000000000000001011000000000101000000000011100000000000
000000000001011101000000000011001000000010000010000000
001100001100001000010000000101111111000110000000000001
100100000000000111000011110000001100101000000000000100
010000001000010000000011100101111011000100000000000100
110010000000101011000100000000101010101000010000000000
000000000000000001000000010011100000000000000100000000
000000000000000111000011110000100000000001000000000100
000011001110001000000000000001000000000000000110000000
000010000000001011000000000000000000000001000000000000
000000000000000111100000001101101110001110000000000001
000000001010110000000010011111000000001000000000000010
000000000010000001000000001111100001000011010000000000
000000000010010001000000000101001001000001000001100000
010001000000001001000000010001111010000010000000000000
000000100001000011000011100000001110101001000001100000

.logic_tile 21 14
000000000110000111100000010011001000001100111000000000
000010000100000000000011110000001111110011000000010000
000000000000010000000111100111001001001100111000000000
000000000001010000000100000000001001110011000001000000
000000001110000000000000000111001000001100111011000000
000000000110000000000011110000101100110011000000000000
000000000001111000000000000111101001001100111000000001
000000000000101101000011110000101110110011000000000000
000000000001000101000000000101101001001100111000000000
000000000100001111100010000000101110110011000010000000
000001001000100000000000000001001000001100111010000010
000010100000010000000011110000101011110011000000000000
000000000000000101000010000001001001001100111000000000
000000000000000000000010110000001101110011000011000000
000000000000000001000010100011001001001100111000000000
000100000000000001000000000000101010110011000001000000

.logic_tile 22 14
000000100000101101000110100000000000000000000010000000
000000000000010101000000000001000000000010000000000000
001000000000101000000000000000011000000100000000000000
100000000001000101000000000000000000000000000000000000
110001001101010011000000000000001000000100000000000000
000100100000000101000010100000010000000000000000000000
000000000000000000000111000101101010000110000001100000
000001000000000000000100000000101111101000000000000010
000000000000000000000000000101000000000000000000000000
000010000110110000000011100000000000000001000000000000
000001000000100000000000000000000000000000100100000001
000010101100010000010000000000001000000000000000000001
000000000001000000000000000000000000000000000101000000
000001001110100000000011111011000000000010000000000000
011000001110000000000000000000000000000000100100000000
000000001100000000000000000000001011000000000010100000

.logic_tile 23 14
000100000110000011100000000011011101010110000000100000
000000000000000000100000000000001111000001000010000010
001100001110000111100011100101000001000010100100000001
100100000000001111000000001101101100000001101000000000
110000100000100111100110111001000001000010000000000000
010001001010010001100110001011001010000011100000000000
000000000000010011100000001000011111000110100110000000
000000001011010000100000001111001100000000100000000001
000010100000010111000000001001101010101001000100000101
000000000000000000100010000001001111010000000000000000
000000001110101011100000010000001110000100000110100000
000000000001011111100010110000000000000000000000000000
000000000000010011100011001000011001010010100000000000
000000001110000000000000000011011101000010000000000000
010001000000000111100110011011101010000111000000000000
000100100001000001000010000111100000000001000000000000

.logic_tile 24 14
000000100000001111100000000000000000000000100100000000
000000000000001011000010100000001000000000000010000000
001000000000000101000000010101100000000000000100000000
100000000000000000100011100000100000000001000000000000
110000101000000000000000011001000000000010100000000000
110001001010000001000011111001001001000001100000000000
000100000000100111100111100101101000000110000000100000
000000000000010000100100001111010000001010000000000000
000100000000000000000010100000001100000100000000000000
000100000000000000000000000000010000000000000000000000
000010100000000000000000000000000000000000000100000000
000000000100000000000000000101000000000010000000000001
000000001101010000000010000000011000000100000000000000
000010100000000000000011110000000000000000000000000000
010010000001010000000000000000000000000000000100000000
000000000100100000000000001101000000000010000001000000

.ramt_tile 25 14
000000000000001001100000000000011010000000
000000100000001101100000000000010000000000
001000000000000001100000011000011010000000
100000000010001001100010110111000000000000
110000001000010001000000000111011100000000
010000000000100000000011000101000000000000
000010000000010111000010001001011100000000
000001001010100000000011101111010000100000
000010000000010000000011001001111100000000
000100000010000000000110001001000000100000
000000001110000011100000010001111100000000
000010101100000000000011001011010000010000
000010000000101101100000001001011100000000
000000001101000011000000001101000000100000
010000000001010000000000000111011100000000
110010000000000001000010001101010000100000

.logic_tile 26 14
000000000000110101100010000000011100000100000110100000
000000001000010000100000000000010000000000000001000100
001010100000001111000000000000000000000000100100000000
100011100000001011100000000000001101000000000000000010
010000000010000011100111000001000000000000000110000100
110100000010000000100000000000000000000001000000000000
000000000000110000000000000011100000000000000100000000
000001000110010000000000000000100000000001000010000101
000010000000000000000110100001101000000110000000000000
000001000000000000000000001111010000001010000000000000
000010001101010000000110111001111100000111000000000000
000001000000001111000010100111000000000001000000000000
000000000000000000000111000111100000000000000101000000
000000000000000000000100000000100000000001000000000000
000000000110001000000000010000001010000100000110000100
000010000000000001000011110000000000000000000010100000

.logic_tile 27 14
000001000000000111000111000000011111000110000000000000
000010100000100000100100001111001001000010100000000000
001000000000001111100000011111100000000011100000000010
100001001000001011000011101101001001000010000000000000
110001000000010001000110100001000001000001110000000000
010000100000100000000100000101001100000000010000000000
000101000100001101100000001101000001000010000100000000
000000100100001111000011100011101010000011100010000100
000000000001010000000000001000000000000000000100100000
000000000000100000000010000001000000000010000000000000
000000000100100011100011101011111110001001000010000100
000000000001010101100010111011110000001010000000000000
000000001100000000000111001000000000000000000100100000
000000000000000000000000000101000000000010001000000000
010011001100100111100111000000000001000000100101000000
000010000000011111000000000000001000000000001001000000

.logic_tile 28 14
000000000000100000000000000101100000000000001000000000
000000000000010000000000000000100000000000000000001000
000010000000000001100110110000000000000000001000000000
000000000011000000100010100000001110000000000000000000
000010001010000000000000000011101000001100111000000000
000001000000000000000000000000100000110011000001000000
000000000000110000000000010000001001001100111010000000
000000001010100000000010010000001001110011000000000000
000001101110000000000000000111001000001100111000000000
000000001110000000000000000000100000110011000000000000
000000001100000000000110100000001001001100111000000000
000000000000000000000000000000001000110011000001000000
000000000000001000000000010111101000001100111000000000
000000001100010101000010100000000000110011000000000000
000000000001001000000000000001101000001100111000000000
000000000000001011000000000000100000110011000000000000

.logic_tile 29 14
000011100001010000000010010001100000000000000110000000
000011000000100000000011110000000000000001001001000000
001010100000000111000110100000000000000000100100000000
100001001000000000000010100000001011000000000010000000
010000000100001000000111100000011010000100000101000000
110000000000000001000011100000010000000000001000000000
000110100000000000000000000001101000101001100000000000
000000000000000000000010110011111010010101100001000000
000010100000000101100110110001111100001000000000000000
000001000000000000000110001001110000001101000001000000
000000000000000000000110100011000000000000000100000000
000000000000000000000000000000100000000001000001000100
000000000001010000000000000011011111010010100000000000
000000000001100000000000000000101110000001000001000000
010000001011011011100000000000000000000000000100100000
000000001100100101000000001001000000000010001011000000

.logic_tile 30 14
000010100000001000000000001000000000000000000110000000
000001000000000011000000000111000000000010000000000000
001001000100000111100000010000000001000000100100000000
100000100000100000000010000000001010000000000000000000
110000000000000111100010000000001100000100000100000000
110000000000001001100000000000000000000000000001000000
000000000001000000000000000000000000000000100100000000
000000000000100011000000000000001010000000000000000100
000000100001010001000000000000011101010000000000000000
000000000110100000000000000101011001010010100000000000
000000000000000000000010001000000000000000000100000000
000000001010000000000000000001000000000010000000100000
000000000000000000000111100000000000000000000100000000
000000000000000000000000001101000000000010000000000000
011000000000000111100000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 31 14
000000000000000000000000000000000000000000100100000000
000000000000000000000010010000001010000000000000000000
001000000000101000000010000000000001000000100001000000
100000000101010011000100000000001001000000000000000000
110010000000000101000000000000000000000000000001000000
110001000000000000000000001011000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000010110000000000000000000000000000
000000000000000000000111000001000000000000000000100000
000000000000000000000000000000100000000001000000000000
000000000000000000000111101000000000000000000100000000
000000000000000000000100000001000000000010000010000000
010000000000000000000000000000000001000000100000100000
000100000000100000000000000000001101000000000000000000

.logic_tile 32 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000101000000010001000000000000000100000000
000000000000000000100011000000000000000001000010000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 3 15
000000000000000111000011100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
001000000000000000000000000000000000000000100100000000
100000000000000000000000000000001001000000000000000000
110010100000000000000000000000000000000000000000000000
110000000100000000000000000000000000000000000000000000
000000000000000000000000000000001100010110000000000000
000000000000000000000000000011001001000010000000000000
000000000000000001100000000001000000000000000100000000
000000000010000011000000000000000000000001000000000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000111001000000011010000000000
000000001100000000000010000000000000000000000000000000
000001000000100000010000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000000000000000001011000000000010000000000000
100000000000000000000000001011000000000000000000000000
010000000001000000000011100000000001000000100100000000
110000000000000000000000000000001011000000000010000000
000000000000000111100011001011111010000010000000000000
000000000000000000100000001111000000001011000000000100
000000000000001000000000000011111100000010000000000000
000000000000001001000000000000100000000000000010000000
000000000000000001100010100000000000000000000100000000
000000000000000001100000001001000000000010000000000000
000000100000000000000000001000000000000000000100000000
000001000000000000000000000101000000000010000000000000
010100000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 5 15
000000000000000111100000010011111010000010000010000000
000000000000000101100011100000000000000000000000000000
001000000000000101100000010000000000000000000000000000
100000000000001111000011100000000000000000000000000000
110000000000000001000110001101111101001001100000000000
110000000000000001100010000101101000001001010000000100
000000000000001111100000000101000000000000000100000000
000000001010000101100011100000000000000001000000000000
000000000000000000000000000101001011100001010000000000
000000000000000001010000001101101110110101010000000000
000000000001011111000000000001011001000010100000000000
000000000000100001000000000000111000001001000000000001
000100100000100000000010000001000000000010100000000000
000100000001000001000000000011001001000001100000000000
000000000000000111100000000001011100101000100000000001
000000000000000000000000000101001110111100010000000000

.logic_tile 6 15
000010000000100111100000000001101111010000000000000000
000000000000001101100000000000011001100001010000000000
001000000000000111000000001111001010001001100010000000
100000001000000000000010110011001000001001010000000000
110000000000100011100000010101111100000010000010000000
100000001000000000000011100000100000000000000000100000
000000000000000111000011100011100000000000000100000000
000000000000000101100010100000100000000001000001000000
000000000000000000000000000111101110001001000000000100
000001000110100000000000000001010000000101000000000000
000010100000000011100000010101111011000001000000000000
000001001100000000000010110001101010101011010000000000
000000000000010111100000000000001010000100000100000000
000000000000100000000010000000010000000000000000000010
010110000001010000000000001101100000000010000010000000
000100000000000001000000000101000000000000000000000010

.logic_tile 7 15
000000000111000001100000000011011110001001000000000000
000000000110000111000010111111100000000101000000000010
001000001010100000000000000000011001000100000000000000
100000000001011101000011100011011110010100100000000000
010001000000001000000010000111100001000001110000100000
110000000000000101000000001001001100000000100000000000
000000000000000000000110101111011010000110000010000000
000000000000001111000000001111011010000001010000000000
000000000000001101000110100011100000000000000100000010
000000000000001111100010000000100000000001000000100000
000000000000000000000011100000011001010000000000000000
000000000001010101000000001111001110010110000010000000
000000100001101001010010110101101110000111000000000000
000000000001111011100110100001001101000001000010000000
010000000001100000000000000011001111000110000010000000
000000101001110001000011100001001111000101000000000000

.ramb_tile 8 15
000000000100001111000111100011001010000000
000000010000000111110110000000100000000000
001010100001000111000111100101111010000000
100001100000100001000000000000010000100000
010000100000000001000000000001001010000000
100000000010001001000000000000000000000000
110000000000000111100010011111111010000000
100000100000100000100111101001110000000000
000000001110000000000111000111101010000000
000000100000000000000100000001100000000000
000000000000001000000000001011111010000000
000000000000001111000000000001010000000000
000000000000000000000000000101101010000000
000000000010000000000000000101100000000000
010001000000000000000010010001011010000000
010000101110000000000011001001110000000000

.logic_tile 9 15
000001000100100000000010100011000001000001110000000000
000010000010010000000111101011101111000000010000000000
001100000000101111000011101011101110010110000000000000
100100000000010101100000001001011011000010000000000010
110000000000001000000000011111101010000010100000000001
100000000000000001000011110011001110001001000000000000
000000001000001011100000000011011000010100000000000000
000000000000000111100000000000101001100000010001000000
000000000000000000000111000000000001000000100110000000
000001001100000000000010000000001010000000000000000000
000010100000000000000000000111011101000011100000000000
000001000000000001000000001111101010000001000010000000
000001100000000011100111010111111001000010000000000000
000010000000000000100111100111101110000011010000100000
010000000110001011100010100000001000000100000100000000
000000000000000011100110000000010000000000000010000000

.logic_tile 10 15
000000000000001111100000011000000000000000000100100011
000000000100001111100010001001000000000010000010100101
001000000000001111000000011001001100010010100000000000
100000000000001011100011100111001000000010000000000000
000000000000000000000000000000001010000100000100000000
000000101000000000000010000000010000000000000000000000
000100001001010001100011100000011011010000000000000000
000000001100100000000000001111001000010110000000000010
000010000001010001100111000001100000000001110001000000
000000000000101101100111111001001101000000100000000000
000000000110000000000000000000000000000000100100000000
000000100001001001000000000000001101000000000000000000
000010000000010000000000001111101101000110000000000000
000011100010100001000010001101001000000101000000000000
000001001000001000000000000101111100001101000000000000
000010000000000011000000000111000000001000000000000000

.logic_tile 11 15
000000000000010000000010100000000001000000100100000001
000000001000000000000111110000001010000000000000000000
001000000000001000000000001111011101000110000000000000
100000001001010001000000001011001011000001010000000000
010000000000100111100110100000001110000100000100000000
010000000001000000000110000000000000000000000010000000
000010100111010001100000010001101101001001110000000000
000001000000110111100011101011001110001111110000000001
000000001010000000000010100001001010010100000000000000
000000000000000001000100000000111010100000000000000000
000000000000101000000011100000000001000000100101000000
000010100001010011000000000000001010000000000000000000
000000000000001001000000010111011100000010100000000000
000000001010001011100011011101111110000001100010000000
010000000000001000000000001000001010000000000000000000
000000100000001101000000001011001001010110000000000000

.logic_tile 12 15
000000000001000111100111110011001110000100000000000000
000000000000000000000011010000101111101000010010000000
001000000000001111100110001000001100000010100000000000
100010100000001111100000000101001101010000100000000001
110000000000000000000010100001101001000110100000000000
010000000000000000000000000000011100001000000010000000
000000000110000000000000000001001111010101110000000000
000000000001010111000000000011111001010110110010000000
000000000000001111100110100001100000000000000100000000
000000001010000011000111100000000000000001000000000000
000000000000001001100000000001111100001100000000000000
000000000001000001000010011111010000001000000000000000
000010000000001000000010011101111100100010110000000000
000000000000001011000010101111001001100000010000000010
010000001011010000000111100101011000010000100000000000
000000000001100000000100000000101000100000000000000000

.logic_tile 13 15
000010000000000000000000000111011100000000000000000000
000000000000000000000011110000001010100001010000000000
001000000000000000000000000011011011010000100110000000
100000001100000000000011100000011101101000000000000000
110010100110000111100010100000000000000000000000000000
100001000000100000000100001111000000000010000000000000
000001001110111101000011001101101010110001110100000000
000000100000110011110010010101011100110000010000000001
000000000000000001000011001101101111010100100000000000
000000000000001111100000001001111111111101110010000000
000010101000000001100011100001100000000000000100000001
000000100011010000000100000000100000000001000000000000
000000001110010011100110000101101100101000010100100000
000000000000000001000110000111011011011110100000000000
010010100000000000000110000101001001000100000000000000
000000000000010000000000000000011100101000000000000000

.logic_tile 14 15
000100000000101000000000000101011110010110000000000000
000000101000001111000000000000011100000001000000000010
001000000000001000000111111111011001111001010100000000
100000000000000001000110011101111001010110000000000001
110000100000000011100000011011111111101010100001000000
100001000000000001100011000001011011010110010000000000
000000001000100000000111100101000001000010010000000000
000000000001010000000011001111001101000001010000000010
000000000001001000000110111101011110010101000000000000
000000001110101011000111011111111000010110000000000000
000101000000100011100010000000001101000100000000000001
000100100000010001000000001011011101010100100000000000
000000000001000000000010111000000000000000000100000001
000000000100100000000011000011000000000010000000000001
010100001000000000000110010000000000000000000100000010
000100000000010000000011001101000000000010000000000000

.logic_tile 15 15
000000000000001000000000001101111111101101010000000000
000000000000000011000000000111011011101110010000000010
001000001100001000000111111011011011110111000000000000
100000100001000011000010101001101101110001000000000011
000000001000000111000110000111001100010110000010000000
000000000110000000100100000000101100000001000000000000
000100000001011001100111010101000000000000000110000001
000100000000001011000110100000100000000001000000000010
000000001110001101000000000011100000000000000100000000
000001000000001001000011110000000000000001000011000000
000001000000100001000010111001101011001001000000000000
000000101110010000100011011011101010000111010000000000
000000000001110000000000001000011010000000000000000000
000000000001100000000010001011011010000100000000000000
010010001110100011100000010001011011000010000000000000
010011100000011101110010000000011110101001000000000010

.logic_tile 16 15
000001000101010000000011000001100001000000010000000010
000000100000000000000000001011001011000001110000000000
001000000010100001100110111000011111000010100100000010
100000000000010101000011110101001011010000100000000000
110001000000001101000000000000011000000100000010000000
000010000110000101100000000000000000000000000000000000
000000000000000000000110010001101010000110000000000100
000000000000000001000011101001100000001010000000000000
000000001001010000000000000000000001000000100001000000
000000100000000000000011000000001000000000000000000000
000000000000100001000000011000000000000000000100100000
000000000001010000100011001001000000000010000000000000
000000101000000000000000000011111011000010000100100000
000000000000000000000000000000001101101001000000000000
011001000011110111100000000000000000000000000100000000
000010100000110000100000000101000000000010000000000000

.logic_tile 17 15
000000000000000000000000000000011110000100000110000000
000010100100000000000000000000000000000000000000000000
001001001010100111000000000111011110000010100001000000
100000100001000111000000000000011010001001000000000000
110000000000100000000111001101111111000010000000000110
100000000001010001000000000111011000000000000001000001
000010100000001000000010000000000000000000100000000000
000001000001011111000000000000001111000000000000000000
000000001100000000000000000000000000000000000100100000
000000000000000101000000001101000000000010000001000000
000000000110000000000011001111000000000010000000000010
000010100000000000000011110001100000000011000000000000
000000100000100101000111010000000001000000100101000000
000101000000010000100111010000001011000000000000000000
010100000000000111100110011011011100001001000100000000
000000100110001001000010111011010000000101000000000000

.logic_tile 18 15
000100100100000000010010001000011100010100000000000000
000000000000000000000000001101001110010000100010000000
001000000000000111000000000001111011000000100000000000
100000000000000000000011110000111100101000010010000000
110100000000000000000111111000000000000000000110100001
100000000000000000000011110111000000000010000011100101
000000001000000011100011100000001111010000000100000001
000000000000000000000000001101011111010010100000000000
000001000000000000000010000011001110101001110000000000
000000000001011111000000001101111100101000100000100000
001000000000000001000000000101100000000000000100000000
000100000000000000000000000000000000000001000010000000
000010100000010111000111110001100000000001000100000000
000001100000100000100111011111000000000000000010000000
010100000101000101100000010000001110000000000100000000
000000000000100000000010101001010000000100000010000000

.logic_tile 19 15
000010100000100000000000000000011100000100000100000100
000000001111010000000000000000000000000000000000000000
001001000000100000000000010000000000000000100110000100
100000100001000000000011100000001010000000000000000000
110001001001001011100000000000000000000000100101000000
000000000000101111000000000000001100000000000000000000
000001000000100000000000000111011101000000100100000100
000010000000010001000010000000111110101000010000000000
000000000000000000000000000101100000000000000100100010
000010101000010111000000000000000000000001000000000000
000001000000000101100111100000000001000000100100000000
000010100000000000000011110000001101000000000000000000
000001000000000000000011001101100001000010010100000000
000010001000000000000100001001101101000010100000000000
010000000000001000000000001011101010001011000100100000
000000000000001101000011001111100000000010000000000000

.logic_tile 20 15
000010000000000000000111100001101011000110000010000000
000100000000000000000000000000001100000001010000000000
001000000000000111000000010101000000000000000100000000
100000000001000000000011100000000000000001000000000000
110000000000001101100011100000011100000100000101000000
110000000110000101100100000000010000000000000000000000
000000001111000000000111011101000000000001000000000000
000000001100100000000011011101100000000000000000000100
000010000000000000000000001000011111001100110000000000
000011100000000000000000000111001001110011000010100000
000000000000101000000111000000001110000100000100000000
000000000111010111000000000000000000000000000000000010
000010100110000111000010000001000000000000000100000000
000001000010000000000000000000100000000001000000000001
010000000000100101100000011101100001000010000000000100
000110100101000011000011100001101111000011100000000000

.logic_tile 21 15
000010000010010000000000000011001001001100111011000000
000011000000100000000000000000101100110011000000010000
001000000000000000000000000111001001001100111000000000
100000000101010000000000000000101110110011000001000000
110101000001010000000010000111001000001100111000000000
100110000010100000000110110000001100110011000000000011
000010001100000000000000000011101000001100111000000000
000000000000000000000000000000101110110011000001000000
000000000000011111100010000111001000001100111010000000
000000000010100101000100000000001110110011000000000000
000100000000001001000000000000001000111100001000000000
000110000000000101000010100000000000111100000000000000
000001100000001101000011100011001010001000000100000001
000010100000000111000100001101010000001110000000000000
010000001100000000000011101111100000000001010100000000
000000000000000101000000000011101100000010010000000000

.logic_tile 22 15
000101000010000000000010010101000000000000000100000000
000110000000000000000010110000000000000001000000000000
001000000000000000000110100001000000000000000100000000
100000000100000000000000000000100000000001000010000000
011000001010101000000011110111011001000010100000000000
110000000000001101000011110000111101001001000001000000
000000000000100000000011100011011011000110100111000000
000000000100010001000100000000011100001000001000000010
000010100101011000000000010000001000000100000100000100
000001000100100101000011100000010000000000000000000000
000000000000000001100000010111101100000010000000000000
000000000000000000000011001111010000000111000000000000
000000001000100101100000001101000000000010000100100000
000011100001010000000010001101101110000011100000100011
011000000000100101000000001000000000000000000100100000
000100000001000000100000000101000000000010000000000000

.logic_tile 23 15
000000001000000000000000011000011101010110000000000000
000001000000000000000011110001011110000010000000000000
001000000000001011000000001111000001000010100000000000
100000000000001101100011110111001101000001100000000000
110000001001000000000111101101111111100000010100000010
110000000001100000000100001001011101100000100000100000
000100100000001000000111000011101011101001000100100001
000000000000000111000111000011111111100000000001000000
000000000000001101000111100011111100000110000000000000
000000000000000101000110000000101101000001010000000000
000000001111011111100010001011011101111000000110000000
000001000000100001100010001111011011100000000000000010
000010000000010001100010001001111111100000010110000000
000000001000000000100100001101011101100000100000000000
010000000000000001000000000001011100000010100100000001
000000000000000001100011110000101101001001000010000000

.logic_tile 24 15
000000001110000101000011100000011100000100000100000000
000000000000001111000000000000000000000000000000000000
001010001100100000000010011000000000000000000100000000
100000000000000000000111101101000000000010000000000000
001010000000000111100000000011101110000110000010100000
000100000000000000100000000000101000000001010000000000
000000001000000000000000011000001010010000100000000010
000000000000000000000011110111001000010100000000000000
000001001111000111000000011111011110001000000000000000
000000100000100000000010111001110000001101000010000000
000000000001000011000011100001101100001000000000000000
000000000000100000000100001001110000001110000000000000
000000000000000000000000000000011000000100000100000000
000101000010000111000010010000010000000000000000000001
000010100000000000000000000000000000000000000100100000
000001000000010001000010000011000000000010000000000000

.ramb_tile 25 15
000000000000000000000000001000000000000000
000000010000001111000011101001000000000000
001000000000000111000000000001000000000000
100000000100000000100011110101100000001000
010000100110000000000011100000000000000000
110001001110000001000100000011000000000000
000000000001010011000111111111100000000000
000001000000100000000011010001000000000000
000010100001001000000000000000000000000000
000001001000000111010010110001000000000000
000010000001010011100000001011000000000000
000011100000101001100000001101100000001000
000000000000000000000000001000000000000000
000000101000100001000000001101000000000000
010110100000010101000000001011100000000000
110101000000100000100000000011001110010000

.logic_tile 26 15
000010000000100111000000000011011000000110100101000000
000000101110011111100000000000011000001000000000000001
001000000001010101100011101111000001000010100101100001
100000000000000000100111010001101001000010010001000000
010000000001010111100011110111011111000110100000000000
110000100000000000100010000000011101000000010000000000
000000000000010101000011100011111101000110000000000000
000100000100100000000010110000101011000001010000000000
000000001000100101100000001001000000000011100010000000
000000000110010000000000001011001110000010000000000000
000001000000010000000000000000011000000100000100000100
000100100000001001000010000000010000000000000000000000
000000001000001001000110000001101010000010000000000001
000000001110000111000010000101110000001011000010000000
010100000000010000000000010101111010001101000000000000
000000000000100000000011011111010000001000000001000110

.logic_tile 27 15
000000000000000001000000001101001010000010000000100000
000000000000000000100011100101100000001011000001000000
001010000001011001100111111000011001010110000000000000
100011100000011111000011011001011010000010000000000000
110000000000000000000111011000001110010000000000000000
100000000001000101000011110111011011010110000010000000
000001100000000111000000010000000000000000100100000000
000001000110001001100011100000001100000000000011000000
000000001010000011100011100001100001000000010000000000
000000000000000000000000001101001000000001110001000000
000000000000000001100010001000000000001100110000000000
000000001001010000100000001101001000110011000000000000
000000000001001000000000000011101110001101000000000000
000110100000100101000010111101100000001000000001000000
010000001010010101100000001000001000000000100010000101
000001001010100000000000000011011101010100100000000001

.logic_tile 28 15
000000000000000011100011100001101000001100111000000000
000000000001010000000111110000000000110011000000010000
000000000000100011100000000000001000001100111000000000
000000000101010000000000000000001000110011000000000001
000000100110000001000000010101001000001100111000000100
000010100000000000000010110000100000110011000000000000
000000000010000000000000000000001001001100111000000000
000000000000001111000000000000001110110011000010000000
000000000010000000000000000000001000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000010000000001001000001100111000000000
000000000000000000000000000000100000110011000000000000
000010000000000000000000000101101000001100111000000000
000000001100000000000000000000000000110011000000100000
001000000000000000000000000000001000001100111000000001
000000001100001111000000000000001001110011000000000000

.logic_tile 29 15
000000001000000001100000000111100000000000000100000000
000100000000001101000000000000000000000001000000000000
001001000000000000000000000000011010000110100000000000
100000100000010000000011101011001010000000100000000000
000000000001000111000000010111100001000001010000000000
000001000000100111100011100001101001000001100001000000
000010000001101111000000000011111000001001000000000000
000001100001111101000000001101010000000101000000000000
000000000000010000000110000111000001000001010010000100
000000001000100000000010110101001110000001100001000100
000000001101011101100000001011011000001001000010000000
000000000000001001000000000101110000000101000000000000
000000000000001111100000010001001110000110000000000100
000000000000010001000011110111010000001010000000000000
000000001110001001000000010000000001000000100100000000
000101000001010001000010010000001100000000000000000010

.logic_tile 30 15
000000000001011000000000000101011110010100000000000000
000000000000101001000000000000111000100000010000000100
001000000000010011100000000011000000000000000101000001
100000000000100000000010000000100000000001000011100000
011010100000000000000010000101100000000000000100000000
110000000000000000000010000000100000000001000000000001
000000100010000000000000000011111110010000000000000000
000000001010000000000010110000101011101001000000000100
000000000000000000000000010111000000000000000100000000
000000000000000000000010010000100000000001000010100001
110010100000000000000111011000000000000000000100000000
100000000000000000000110001011000000000010000000000010
000000000000000000000000000000011001001100110000000000
000000000000000000000011110000001001110011000000000000
000000000000100101100000000000011000000100000000100100
000010100000010000000011110000010000000000000011000111

.logic_tile 31 15
000010100000000000000000000000011000000100000101000000
000000000000000000000000000000000000000000000000000000
001000000000001101100000000000001010000100000100000000
100000000000000011000000000000000000000000000001000000
110000000001000101100111000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000100000000000000000000101000000000000000000000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000010000001110000100000000000000
000000001100000000000011110000010000000000000000000010
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000111100000000000000000100100000000
000000000000000000000010110000001101000000000010000000
010000000001000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 32 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000101000000000000000000000000000100100000000
000000000000000001000011110000001001000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000000000000
000000000000000000000111100000000000000000000100000000
000000000000000000000000000001000000000010000000000000
110000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 2 16
000010000000000000000000010101100000000000000100000110
000000000000000000000011110000100000000001000001000110
001000000000000000000000000000000000000000000101000001
100000000000000000000000000101000000000010000000100011
010000000000001000000000000000000000000000000000000000
010000000100000101000000000000000000000000000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000101100000000000000101000110
000000000000000000000000000000000000000001000010000010

.logic_tile 3 16
000000000000000101100000000001000000000000000110000000
000000000000000000000011100000000000000001000000000000
001000000000000000000000000101100000000000000000000000
100000000000000000000010110000100000000001000000000000
010000000000000111000000001101111010000001110010000000
010000000000000000000000001001101010000011110000000000
000000000000001000000011010000000000000000000000000000
000000000000001011000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000101000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 4 16
000000000001010000000110111000001000010010100000000000
000000000000100000000111100001011010000010000000000001
001000000000001001100110000101011101000010100000000000
100000000000000001000000000000001001001001000000000000
010100000000001001000000000011011010000010000000000000
010100000000001111000000000101100000000111000000100000
000100000000000000000000001000000000000000000100000000
000000000000000001000000000101000000000010000000000000
000000100000000000000110000000001000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000001000000000101000000000010000000000000
000000000000000000000000000101011000000110100000000000
000000000000000000000000000000001010000000010000000000
010000000001000000000000000000011100000100000100000000
000000000000100000000000000000000000000000000000000000

.logic_tile 5 16
000000000000001000000111000000011110010100000100100000
000000001000001101000000000011001010000110000000000000
001000000000000000000010110011011000000001010100000000
100000000000001101000110101001011010000111010000000001
000000000000000101100000000000011011000010000000000001
000000000010000001000010000000011000000000000010000000
000000100000000000000000010111101111000001000000000000
000001000000000000000010001101101001101011010000000010
000000000010001000000000010001100000000010000000000000
000000000100000111000010100000101110000000000010000000
000000001111000000000110001011011000001001100000000000
000000000000000000000000001101101011001001010000000010
000000001101000001100000000011111110000010000000000000
000000000000000000100000000000110000000000000000000000
010000000000000000000110100001000000000000000110000100
000000000000000001000010100000000000000001000010100010

.logic_tile 6 16
000000000000000000000000010001100000000000000100000000
000000000110100000000010100000100000000001000000000000
001000000000001000000011100000000000000000100100000000
100000000000000101000000000000001110000000000000000000
000101000000010000000000000011000000000001010000000000
000010100001110000000000000111101100000010010000000000
000000000000001000000010110000001000000100000100000000
000000000000001111000011100000010000000000000000000000
000000000000000000000110001000000000000000000100000000
000010000000100001000000000001000000000010000000000000
000000000000000000000000010011011101010000100000000000
000000000000000000000010000000011011101000000000100000
000000000000001001000000000000000001000000100100000000
000000000000001001000000000000001011000000000000000000
000100000000011000000000001011000001000000010000000000
000000000000100001000000000101001110000010110000000000

.logic_tile 7 16
000000000000101101100000011101100001000001010000000000
000000000001000111000011100111001011000010010000000000
001000000000001001100110001101111100001000000010000000
100000000000001011100100001001110000001110000000000000
000000000001011111100000000000000001000000100100000100
000000001000000001100000000000001111000000000000000000
000000000000001111000011100101101001010000100000000000
000000100010010101000110010000111000101000000000000010
000000000000001000000000000000000001000000100100000000
000000101000100111000000000000001010000000000000000000
000010000000000000000011111101001100000110000010000000
000000001101010000000110001011001010000010100000000000
000000000000000000000000000000000001000000100100000000
000001000000100000000000000000001000000000000010000000
000000000001000101100010100001000001000001110010000000
000000000000000000000100000001001011000000100000000000

.ramt_tile 8 16
000000000000000000000000000001101110100000
000000000000000000000011000000110000000000
001100001010000011100111100111011110000000
100100000000000001100000000000110000100000
010000100001001000000010000011001110000000
010000100000101111000000000000110000010000
110000000000001000000011100011011110000000
100000000000001011000100000101010000010000
000110100000000000000111001001101110000000
000100000000100111000000001101010000000000
000010100000000101000000001111111110000000
000000001100000000000011110101010000000000
000000000000000000000111000011101110000000
000001000001010000000110001101010000100000
010000001000000111100010011011111110000000
010000000000000000100011011111110000000000

.logic_tile 9 16
000000000000000000000011100000011101010100000000000000
000001000000000000000000000011011100010000100000000000
001000001010000111100110000000011100000100000100000001
100000000010000111000000000000010000000000000001000000
000000000000000001000000000111011011010000000000000000
000001000010000000000000000000001011100001010000000000
000101000000001000000010101000000000000000000100000000
000110100000001111000111100001000000000010000000000000
000000000001011000000000011001100000000001010000000000
000000000010100111000010001111101100000010010000000100
000000000000001000000010110011001111010000100000000000
000000000000000111000111100000011110101000000010000000
000000000000001000000110000001011010010110000000000000
000100001110101001000000000101111101000001000000000000
000001000000100000000111000000011000000100000100000000
000010101000011101000100000000000000000000000000100000

.logic_tile 10 16
000001001010000101100111111111111001000010100000100000
000000000010000000100011110011001011000110100000000000
001000000000100111000111101101111000111001110000100000
100000000000011111100100000001101010100010110000000000
000000000000000001000000000101001111000100000000000000
000000000000001111000010100000111010101000010000000000
000000001010000001000111011011001000000010100000000000
000000000000000000000010101001111001000001100000000000
000000000000000000000000000000000000000000100010000000
000000000010000000000010100000001101000000000000000000
000000000000001001000000000101011011000000100100000000
000000000000001101000010000001011100101001110000000000
000001000110000000000000001101111000000010000000000000
000010101000100000000010111011100000000110000010000000
010110100000100000010000000000000000000000000000000000
000001000001001101000000000000000000000000000000000000

.logic_tile 11 16
000010100000000101000111100000000000000000100100000000
000000000010100111100000000000001011000000000001000000
001000000000000111000000001101111110000010000010000000
100000100000001001100011101101011011000011100000000000
110001000001001000000111110000001010010000000101000000
100000100000101101000110100000001000000000000000000000
000000001110000101000000010011100000000000000100000000
000010100001010000100011110000100000000001000000000000
000001000000000000000000010001100000000000000100100000
000000101110000000000011010000000000000001000000000000
000000001010100001100111100001100001000001110000000000
000001000001010000000010001001101101000000010000000000
000000000001000000000000000001011101010010100000000000
000100000000100000000000001011001000000001000000000000
010000000000010000000011101000000000000000000100000000
000100000000100000000110001111000000000010000010000000

.logic_tile 12 16
000010100001000111100000000000000000000000100101000000
000001000000100111100011100000001010000000000000000000
001000000000000000000000011001011101011101000000000000
100000000000000000000010100011001011011111100000000110
110000000000000111100000000000011010000100000100000001
100000000000000000000000000000010000000000000000000000
000000000000100000010111110000001000000100000100000010
000001000010010000000011000000010000000000000000000000
000000000000001000000010010111000000000000000100000100
000000000000100111000110000000000000000001000000000000
000001001010000001100110000011000000000000110000000000
000010000001011101010000000001101101000000100000000000
000000101110001000000000001101111101100010010000000000
000000000000001101000000001001111011100001010010000000
010011101010000000000000000011001100010100000000000000
000010000100000000000000000000101000100000000000000000

.logic_tile 13 16
000000000000011000000010000111011110010100000000000010
000000001100001011000000000000111101100000010000000001
001000000000000000000110000000000000000000100000000000
110010100000000000000111110000001110000000000010000000
110001000000000000000000000000001001000010000100000000
000000000010000000000011010001011001010010100000000000
000001000000000000000000000000000000000000100000000000
000010001111000000000000000000001011000000000000000000
000000100000100000000000010101000000000000000000000001
000000000000000000000010000000100000000001000000000000
001000001000001000000000000011100000000000000100000000
000000000000001111000000000000000000000001000000000000
000000000000001000000110110000000000000000100100000000
000000000000001101000011100000001111000000000000100000
010000000000100000000000010000000001000000100000000000
000000000001000000000010000000001001000000000000000000

.logic_tile 14 16
000001000001000000000111100000011010010100100000100000
000000000000001111000100000011001011000100000000000001
001000000000000111000010000000011110000100000000000000
100000000001000000100100000000010000000000000000000000
000000000000000011100011100000011110000110100000000001
000000001010100000000000001111001011000000100010000000
000000000010001101100000000101000000000011010000000001
000000000001001011100000001001001110000001000000000000
000101001110001000000000000001111000010000100000000000
000000101100001101000000000000011000000001010000000000
000001100001110000000000000000000000000000000000000000
000010001110010000000010010000000000000000000000000000
000100000000001000000010100000000001000000100000000000
000000000000001011000100000000001110000000000000000010
010000000000101111000011100011100000000000000110000100
110000000001011101100100000000100000000001000001000000

.logic_tile 15 16
000000100000000001100010010000000000000000100101000000
000001000000100000000011110000001011000000000000000000
001000000000000111100000001011111011100010000000000000
100000100001000101100000000011111101000100010000000000
110000101100011000000010001000000000000000000001000000
000000000000000011000000000001000000000010000000000000
000000000110000001110111100011000000000000000000000000
000000000001001001000100000000100000000001000000000000
000001000001010000000000000111100001000010000000000001
000010001110100001000010011001001111000011010010000000
000100001010000001000010011111001100100010000000000000
000001000001010000100111110101001001000100010000000000
000000000000000111000011100001100000000000000100000000
000000000100000000000000000000000000000001000001000000
010001001100000000000111000101101110011110110001000000
000000100000000001000100000001011010111111110000000000

.logic_tile 16 16
000000000000000000000110010000000001000000100100000000
000001000000000000000011100000001001000000000000000000
001001000101010111100000001101011010010000000010000000
100000100001010000000011010001001001000000000010100010
110000000100000111110011101111001110000001010010000000
100101000000100000100100001011101011000011100000000000
000001000000100001100000000001000000000000000100000000
000010000000010000000010010000100000000001000000000000
000000000001010000000000001000001000000110000000000001
000000001000000000000010100101011010000010000000000000
000000001010000000000000010000000001000000100100000000
000100001110000000000011010000001011000000000000000000
000000000001001000000000000001011001000001010000000000
000010100000000001000010010101101010000001000001000000
010000000000100000000000000011000000000000000000000000
000000001001000000000000000000100000000001000000000000

.logic_tile 17 16
000011100000011111100010011001101010111101010100000000
000010000000100001100110001001011101111101100000000000
001001001100001111000011110101101010010000000100000000
100000000000000001100111011101011001101001000000100000
110100000000000111100010000101001110111001110100000100
000100000000010000100010011011111010111101010000100000
000010100010010111100010000011111011100010000000000000
000000000001010000100011110011101011000100010000000000
000001000010000001100110000001111000100010000000000000
000000000000100000000010000001101110000100010000000000
000100001100001000000000010101111111000000000010100001
000110100000000011000010000000111110100000000010000110
000010100000100101100000000101011011111101010100000000
000001001010010000000010001011111100111001110000000000
010000001010100000000110000001101000100000000000000000
000000000001010001000000000001011101000000010000000000

.logic_tile 18 16
000000000001001111000011010011000000000000000000000000
000100000000001111110011100000100000000001000000000000
001000000100000101100000010001011110111101010100000000
100000000000010000000011001111101010110110110000000000
110000001001010001000111100101000000000001010000000000
000001000000000001000111000001001001000001100000000100
000010100000100000000010111011111011000010110000000000
000011100001010000000110001101011110000000110000000000
000010000000000000000111101001000000000010100001000000
000011000010000000000110111001101010000001100000000000
000000000001111000010000000000000000000000000100000100
000000000000111111000000000001000000000010000000000000
000100000000000000000110110001101010000001010000000000
000100001000000000000011001011011111000011100000000000
010000001110001011100000000101001000000000100000000001
000010000000001101100000000000111010101000010000000000

.logic_tile 19 16
000000101100001101000011110101101100000010000000000000
000000001110001111100111100000000000000000000001000001
001001000010000111100011100000001110000100000100000000
100010100000000000110100000000010000000000000000000100
110001000001010000000110100011111000010010100010000101
000000000100000000000010000011101011000000000011000110
000000000000100001100111100101111010000010010000000000
000010000000011101000100000111011011000010100001000000
000000000000001101000000000001000000000000000100000000
000000000001000001000000000000000000000001000001000000
000000000000010001000110001001001001111111100000000000
000100000100001111000000000011011110101010110000000000
000001000000000001100110001001101000001000000000000001
000010100001011001000000001101110000001101000000000000
010000001111110000000000001011101110001000000000000000
000000000001110001000010101111000000000000000000000000

.logic_tile 20 16
000000000001001000000111000000000000000010100100000000
000000000000001011000000000011001110000000100000000001
001001000000000111000000010001011111000110000001000000
100010100000000000100011000000011011000001010000000000
110000000000001000000111100000011111000010000100000100
000000001000001011000100001111011100010010100000000000
000000000000010000000000010000000000000000100101000000
000000000000100000000011110000001110000000000000000000
000000000001010111100010000001101110010010100000000000
000000000010100001100110000000011000000001000010000000
000001001010100000000000000011001100000100000110000001
000010100011011001000000001001101100000000000000000000
000000000000000011000010000011001011000110100000000000
000001000000000011000111100000101001001000000000000001
010000000110000000000110110101000000000001000101000000
000001000000010000000011110111100000000011000000000000

.logic_tile 21 16
000000100000000000000000000000011000000100000110000000
000001001010000000000000000000000000000000000000000000
001000000000000111100000000000011100000010000100000010
110001000001010000000000001011001110010110000000000000
110000000001001000000000000000011111010110000100000000
000000001010001001000000000111011100010000000000000000
000000000010000000000010000000000000000000100110000001
000000000000000000000100000000001010000000000000000000
000000000010100101100010000000001100000100000100100100
000000000011010000000000000000000000000000000000000000
000000000000001000000000010000011010000100000110000000
000000000000001011000010100000010000000000000000000000
000000100000001111100000000000011110000100000101000000
000100000000000111100000000000000000000000000000000000
010001000000000000000000010000011100000100000100000000
000000100000000001000011010000010000000000000000000010

.logic_tile 22 16
000010100001000111000110001001111110000111000000000000
000000000001010011100000000101000000000001000000000000
001000000010001111100110000000000001000000100100000000
100000000000000011100011000000001001000000000000000000
010010100000000111000011111001000001000011100100000001
110001000001010000000110001111101001000010001000000000
000101000000000111000000000101001111000110100000000000
000010000001010000000011110000011000000000010000000000
000000000000000000000110100000001100000100000110000000
000000000000000000000000000000010000000000000000000000
000100000100000000000000001001111100101001000110000001
000100000001000101000000001101001000100000000010100110
000010000000001000000110000000001010000100000100000000
000000000000000001000100000000010000000000000000000000
010000001000001000000010100001011110010110000101000001
000000000000001001000100000000011110000001000000000010

.logic_tile 23 16
000101000000000000000010110000000000000000000000000000
000000100000100000000111110000000000000000000000000000
001000000000001000000110101101011111100001010100000000
100000000000000111000100001101111001100000000000100100
110000000000000000000010000001001010101000000110100100
010010000001011101000000001101101001010000100000100110
000000000000000000000110010101111111000110100101000001
000000000001011111000011110000101110000000010000000000
000000000110100111000010101111111100110000010110000001
000000001110000000000010011111111011100000000000000000
000001001110000111000010110001101010100000000110000001
000000000000000000100011011011011100110100000010100110
000001000000000000000000010011101111101001000110000000
000110100000000111000010111101001111010000000001100000
010000001000000111100110100011100001000010000000000000
000101000000000001100110001111101010000011100000000000

.logic_tile 24 16
000100000010000000000000010000000001000000100101000000
000000000000001101000011110000001001000000000000000000
001000000000000000000000010000000000000000100000000000
100000000000000000000011100000001101000000000000000000
000000000000000101000000010111000000000000000000000000
000000000000011111000011000000100000000001000000000000
000000000000000000000000000000011110000100000100000000
000000100000000000000000000000000000000000000000100000
000100000000100000000110100000000000000000100010000000
000101000001000000000010000000001000000000000000000000
000000001000000000000000000000000000000000000000000000
000000001010000000000000000101000000000010000000000000
000010100000000000000000000000000000000000000010000000
000001000000000000000011000101000000000010000000000000
000000000001010001000000000001001100000100000000000010
000000000000000000000000000000111011000000000000000000

.ramt_tile 25 16
000000000000101111100000001000000000000000
000001010100001111100011111001000000000000
001000000000001000000111100111000000000001
100000010000000111000110010001000000000000
011000100001010000000000001000000000000000
010000000000100000000000000101000000000000
000000000000100001000111001001100000000000
000000000001010000100111111101000000000000
000000000000000000000000000000000000000000
000000001100100001000000000011000000000000
000001000000000000000000011001000000000000
000010001010000111000011011001000000010000
000000000000000111000000001000000000000000
000000000010100000000000001101000000000000
110000000000001000000000001011100001001000
010000001100011011000010000111101111000000

.logic_tile 26 16
000000000000010011100000010000011101000010000010100000
000000000000100000000011100000001001000000000010000010
001000001100000000000000010101001010000010100000000000
100000000000001111000011100000101000001001000010000000
110001000000000111000010000000000001000000100100000000
010000000100110011100000000000001101000000000000000000
000001000000001000000000000111100000000000000110000000
000000000000101111000011110000000000000001000000000000
000000000010100000000000000101000000000000000100000000
000100000000010000010011110000000000000001000000000000
000001001000011001000000001011111000001101000000000001
000000100101010001000011100101000000001000000000000000
000000000000000000000000000101100001000000010000000000
000000001110000000000000001001001111000010110000000000
010010000000000011100110000000000001000000100100000000
000000000001010000000000000000001011000000000000000000

.logic_tile 27 16
000000000000000101000010011001000000000000010000100000
000000000000000000100110000101101001000001110001000000
001000100000010011100111100001011010000000100000000000
100001000000100000100011100000101000101000010011000000
110001000001010111000111110001111000000010000010000000
110010000000000001000011011101010000001011000000000000
000100001000000111100000011000000000000000000100000000
000100000000000000100011110111000000000010000000000001
000001000001000001000000000000001010000100000101000010
000000101100100000000000000000000000000000000010000000
000000000000000000000000000000011111010100000000000000
000000001000001001000000000011011011010000100000000100
000000000000100000000010001000000000000000000110000000
000000000000010000000011100011000000000010000001000000
000000000000000000000110100001101010010100000000000000
000000000010000001000000001101101111011000000001000000

.logic_tile 28 16
000000000001001000000111100101001000001100111000000000
000000000000100111000100000000000000110011000010010000
000001000000100000000111010000001000001100111000000000
000010100001000000000011100000001001110011000001000000
000010100000011000000000000000001001001100111000000000
000001000000000011000000000000001010110011000000000000
000000000010000111000111000001001000001100111000000000
000100100010000000000100000000000000110011000010000000
000000000010000000000000000000001001001100111000000000
000000000001000000000000000000001001110011000000000000
000000000001010000000000000000001001001100111000000000
000010000000100000000000000000001001110011000001000000
000000000000100001000000000000001001001100111010000000
000000000001000000000000000000001011110011000000000000
000000001010000000000000000111001000001100111000000000
000000000000000000000000000000000000110011000000000000

.logic_tile 29 16
000000100000000000000110010000000001000000100100000000
000011100000000000000011110000001001000000000000000000
001001000000000000000111110000000000000000000101000000
100010100000000000000011110111000000000010000000000000
010000000000000011100111000111100000000001110000000000
010100000000000000000100001101001110000000010001000000
000001000000001000000000010101000000000000000100000000
000000001000000101000011010000000000000001000000000000
000100000000000101000000000000011000000100000100000000
000000001100000000100000000000010000000000000000000000
000000000000000000000000001000000000000000000100000000
000000100000000000000000001101000000000010000000000010
000000001110001011100111000000001100010100000010000000
000000001010000011000100001101001111010000100000000000
010000000000001000000000000000001011000000100000000000
000010000000000001000000001001011010010100100010000000

.logic_tile 30 16
000000001100000101000000000001101011010000100000000000
000000000000000000100000000000101101101000000000100000
001000000000000000000111101000001100010100000000000001
100000000010000000000111011001001000010000100000000000
010010100000010000000110000000001110000100000100000000
110001000000001101000111010000000000000000000010000010
000100000000000011100000000000000000000000100100000000
000000001110000000100000000000001101000000000010000001
000000000000010000000111100000000001000000100100100000
000000000000101111000100000000001010000000000000000011
000000000000000000000000000000000001000000100100000000
000000100000000000000011110000001110000000000010100000
000010000000001000000000001000000000000000000000000000
000000000000000111000000001001000000000010000000000000
000000000000100000000000000000000000000000000000000000
000100001110000001000000001101000000000010000000000000

.logic_tile 31 16
000000000000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
001000000000001000000000000000000001000000100100000000
100000000000001101000000000000001010000000000000000001
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000001000000010000000000001000000000000000000100000100
000000100000100000000000000001000000000010000000000000
000000000000000000000000000101100000000000000000100000
000000001010100000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 16
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000000000000
000000000000000000000000000000100000000001000000000000

.io_tile 33 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001011000000100
000000000000000100
000100000000010000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000

.io_tile 0 17
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000010000000000000
000101010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 17
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000011100000100000100100100
010000000000000000000000000000010000000000000010100011
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000100000000111000000001010000100000100000000
110000000001010101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 17
000000000000000000000011000000011110000100000100000000
000000000000000000000100000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
110000100000000111000000010000000000000000000000000000
110000000000000000000010100000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010001101001000000011100000000000
000000000000000000000000000001111010000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111010000000000000000000000000000000000

.logic_tile 4 17
000000000000001000000000000000000000000000000100000000
000000000000000101000000000111000000000010000000000000
001000001010000000000111101001011000000001000000000000
100000000000001011000100001001001011010110000000000000
000101001000001000000000011000011110000010000000000000
000110100000001111000011011101010000000000000000000000
000000000110001000000110000000011110000100000000000000
000000000000001011000100000000010000000000000000000001
000000000000000111000000000011000000000000000000000000
000000000000001001000000000000000000000001000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000100000000000001100000001101100000000000100100000000
000100000000000000100000001011001100000001110000000000
010000000000000000010111110000000000000000100000000000
000000000000000000000010000000001010000000000000000000

.logic_tile 5 17
000000000000000000000000001011001110000000000000000000
000000001000000000000000000011100000000100000010000000
001000000000101000000000000101111100010000000000100000
100000000000010101010011101011001110000000000000000000
000001000000000101000010010011001111010000000000000000
000010100000000000100010100011101100000000000000000010
000000000000000101000000010011101010010110100010000000
000000000000000000100010111101001110001001010010000000
000000000000100000000010101111001101000001000000000000
000000000001001001000100000011011110000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000001101000000001101000000000010001100100000
000000000000000000000000001111001101000000000000000001
000000000000001101010000001001011100000000010000000000
010000000000000001000000000011101010000000000000000000
010000000000000000000000001011011110000000010000000000

.logic_tile 6 17
000100000000100111000011101011101101010001110100000000
000000001111010101000000000111111001000001010000000001
001100000000000111100111111001000000000001010000000000
100000000000000000000010110111001010000010010000100000
000110000000000000000110000011011001101001110010000000
000010100001000001000000001111001111100010110000100100
000000000001000111100000011011011111000000100100000000
000000000000100000100011001011001011010110110000000000
000000001100100011000011101001011101010101000100000000
000000000001011111000100000101111110010110000000000000
000010100000001000000011110101011111101101010010000001
000001001000000001000111100001111000011101000000000110
000010100100000000000010001001111101010100100100000000
000001000000000000000000000111111101010100010000000000
010000000000000001000110011111111101101101010010000000
000000000000000001000110111111101000011101000000000010

.logic_tile 7 17
000000100000100001100000000011100001000001010000000000
000000001000000000010010001101001011000001100000000001
001000000000000111000111001111001000010100100100000000
100000001010000011000011110001011100011000100000000000
000000000000000111100111101101011110000110100010000000
000000000010000000100111100111111010000000100000000000
000001000000000111100011101000011001000000100010000000
000000000001010101100111100111001011000110100000000000
000010100000100001000110101001011000101001000000000001
000000000010001111000100000101011100111111000000100000
000000000000000101100000000101111000010000100000000000
000000000010000101000000000000111110101000000000000000
000000100000001111100000010101101111000100000000000100
000001000000000101100010100000011011101000010000000000
010000001110001001100000000011111010001001000000000000
000000000000000011000011111011010000000101000000000010

.ramb_tile 8 17
000010100000000111000111000001001100000000
000001010000000000100111110000100000000000
001000000000001000000111100101101110000000
100000100000000111000110010000100000000000
010000000000000111100000010101101100000000
100001000000001001100011100000000000000000
000000000000001000000011111011001110000000
000000000001000101000111101101100000010000
000000100001100111100000000001001100000000
000000000101010000100011111001000000000000
000000000110000000000000001001101110000000
000001000000000000000000001001100000000000
000001101010010111100000000101001100000000
000000000000100000100000000101100000000100
110000000000000001000000000001101110000000
110000000000000000000000000101000000000000

.logic_tile 9 17
000010100001001000000111100101101100110100010000000100
000000000000001011000000001011111111111101010000000000
001000001000000111010000010111111000001101000000000000
100000000001001101100011001001000000001000000000000000
000000000001001101100011100000000000000000000000000000
000000100010010111000100000101000000000010000000000000
000000001101010001100000010111101111000000100000000001
000000000000100000000011010000101000101000010000000000
000110000001001000000010101101111110010010100000000000
000111001011110111000010001111101000000010000000000000
000000000000000111100000001011001010101101010000000000
000000000000000000100000000011011010101110000000000010
000010000000000111110010001000000000000000000000000000
000001001110100000100000000101000000000010000000000000
000000100000001001000111100000011000000100000110000000
000000000001000011000100000000010000000000000000000000

.logic_tile 10 17
000000000000101000000000000000000001000000100000000000
000000000110011101000000001101001110000000000010000000
001000000000000101000111101000011100000010100010000000
100000100000001111000100001001011010000000100000000000
110000001010001101100010001011111001111100110010100000
100010100001000001000100000101001000101000010001000000
000000001011000111100000000111101100010100000000000000
000000000000100000100010000000101010001001000000000010
000001001100001000000000000000001111000000100000000000
000010000000001011000000000101011111000110100000000001
000001000000010101000000010011100000000000000100100000
000000000000001011100011010000000000000001000000000000
000000000000000000000000000000000000000000100100000000
000000100000010000000011010000001000000000000010000000
010000000000000001100010000000000001000000100110000100
000000000000000000000000000000001011000000000000000000

.logic_tile 11 17
000100000000001111100010101101101110101001010001000000
000100000000001101000011101001111000101010010000000000
001000000000000000000110000011001011111100110001000001
100000000000000000000010110111001100101000010000000000
000001000000000111110111111111011000111100110000100000
000010100000100000100011111101011010010100100001000000
000001001010000111100111011101011110001101000000000000
000010000000000000100110001011100000001000000000000000
000101000000000001110111000011001111000010100000000000
000000100000000111000000001111011010000001100000000000
000000001100000101100111000101011100110100010000000000
000000000000001111000110000111011000111001010001100100
000000000010001101000110010101001100100001010000000000
000010000000100111000011101001111000100010010000000000
010011100110000001000000000111011100010001110100000000
000010100000000000000000001011001001000001010000000000

.logic_tile 12 17
000101000000000000000110111111000000000001000000100000
000010000000001101000110001011001000000011010000000000
001010100000101001000000000111111101110101010000000000
100000000000011011100000000011011000110110100000000010
000000000000000111100111100001101000010100100000000000
000000000000100000000100001101011010101000100000000000
000000001001110101000000001001011110100010010000000001
000010100000011111100000001111111001100111010010000000
000000000000000101000000011000001110010100000000000000
000000000000000001100011110001011000010000100000100000
000000000000000011000000001011011011000001010100000000
000000000000100000010010000101001000001011100000000000
000101000000001111100111110001000000000011100000000000
000110001000001011000011011011101111000001000010000001
010010100000000101000010100111011001010010100000000000
000000000000000000000110000000001100000000000000000010

.logic_tile 13 17
000001000000000111000011100000001110000100000000000100
000000100000000000000100001111000000000000000000000000
001000000000000111100010111111011111010000100000100000
100110100001000000000011010011101000110100010000000000
110000000000001101000000010011101100001001000000000000
010000000110101011100011100101110000001010000000000010
000000001010000001100000000011000000000011000000000000
000000001010000000000000001101001111000001000000000000
000000000000001000000010000001100000000000000101000000
000000100110000001000011100000100000000001000000000000
000000000000000001000010100111011001010001010000000000
000000001110000000000100001001111001010010100000000000
000000100000001000000010011001011101101001010010000001
000001000000010101000011100101011001011101100000000000
010010101000000011000000000000000000000000000100000000
000001000001010000000000000101000000000010000010000000

.logic_tile 14 17
000000000000010000000110000011000000000000000100100000
000000000101110000000110010000100000000001000000000000
001000000000000011100010000111100000000000000110000000
100000000000000000100100000000100000000001000000000000
110100000000000001100000000000000000000000000100000000
100100000001000000000000001001000000000010000000000100
000100000000001000000000000000000000000000000100000100
000001000000000011000000001001000000000010000000000000
000001100000000011100110100111011000000000100000000000
000010100000000000100100000000101110101000010000100000
000100000000100000000000000000011101010000000000000000
000000000001000000000010000011011111010010100000100000
000001100001000011100000000000011000000000000000000110
000011100000100000000010000101010000000010000000000000
010000000001010000000110111000000000000000000101100000
000000000000000000000110000101000000000010000000000010

.logic_tile 15 17
000000000000000001100000001011101010000111000000000000
000000000000100000000000000011000000000010000001000000
001001000000000101000000010001100000000000000100000000
100000100000000000100011110000100000000001000000000000
110000000110100111000000000000011010000100000100000000
100000101101001101100000000000010000000000000000000000
000000000000100000000010100101111100010110000001000000
000000000000011101000111100000101111000001000000000000
000100001110000000000000000000000000000000100100000000
000000000100000000000000000000001010000000000000000100
000010001110101101100000001000011100010110000010000000
000000000001001101000000000001001000000010000000000000
000000100000000001100000011101111110000010000000100000
000001000000000000100010000011000000000111000000000000
010010000000111000000000000000001110000100000100000000
000001000000010101000000000000000000000000000000000000

.logic_tile 16 17
000000001111000000000000010000000000000000000100000000
000000000000000000000011111001000000000010000001000000
001000000000100001000110010011111011100010000000000000
100000000001000000100010000111101100000100010000000000
110000000000010001000000000001100000000000000110000000
100100100000000000000000000000000000000001000000000000
000000001000000111100000000111011001000000000000000001
000000000001010000000000000000011001100000000001100000
000011000100000011100000010000000000000000100100000000
000001000000000000000011100000001101000000000000000000
000000001010011001000010000000011100000100000100000000
000000000000101011100111100000000000000000000000000000
001000000100001001100010010111111100110011000000000000
000101000010000011000111011111011010000000000000000000
010000001010101000000111000000011110000100000000000000
000000000001000011000000001111011100010000000000000000

.logic_tile 17 17
000000000000000011100000000001000000000000010000000000
000000000100000000100010000111001001000010000000000000
001000101100000000000011000101011001110011000000000000
100000000000000000000110101101011100000000000000000000
110001100001000001100111110101101101100000000011000000
100010000000010101100111110011101010000000000001100110
000000001000000001100111010011111010000110000100000000
000000000001010000000011010000110000001000000010000001
000010000000001001000000000001100000000000000000000000
000001000000000001000000000000100000000001000000000000
000010000000000111000011101101011010100010000000000000
000001001110000000000010101011111010001000100000000000
000100000000010001100000001000000001000010000100000000
000100000000100000000000001001001101000010100000000100
010100001100000000000000000011101010000110000100000100
000000000000000000000000000000100000001000000000000000

.logic_tile 18 17
000001100001010000000000010000000001000000100100000000
000011000000100011000011110000001111000000000001000000
001010100000000111000000001011111101001000000000000000
100001000000101111100000001011101010000000000000000000
110000000000000000000110100000000000000000000010000000
010100000111001101000100000011000000000010000000000000
000010000000000000000000001000000000000000000100000010
000000001010001001000000000001000000000010000000000000
000010000000001000000000010111000000000000000000000000
000000000010001101000011100000000000000001000000000000
000000000000000101100011100101011111010000000000000001
000000000000000111010111110000101101100001010000000000
000000101100001000000000000000000000000000100100000001
000100000000001001000000000000001000000000000010000000
110000000111000001000011100001011001010110100000000000
000000000111010000000000000101101100000100000000000000

.logic_tile 19 17
000000000000001101100110110000000000000000100100000000
000100001000000011000110110000001001000000000010000000
001001000010101111000011000001111111100000000000000000
100010100001010111000100000001011001000000000000000000
000000000001010101000000001101101001001000000000000010
000000000000100000000000001101011010000110100000000000
000000000000001111100111101111100001000001010010000000
000000000000101011100110001101101000000010010000000000
000010000001000000000000000000011100000000000010000000
000001000000000000010000000001010000000100000000000000
000000000000000000000010110000001010000010000000000000
000010100001010000000011001111000000000000000000000000
000000000001000000000000011000000000000000000100100000
000000001111110000000010101011000000000010000000000000
000000000000001000000111011000000001000000000000000000
000000001110100001000110100111001111000000100000000000

.logic_tile 20 17
000000100000100101000000000101000000000000000100000000
000000000001011101100000000000000000000001000000000000
001000000000100111000111010101100000000000000001000000
100100001011010000000111010000101000000001000000000000
110000000110001101100111100001100000000000000100000000
000000000000001111000000000000000000000001000000000000
000000001110000011100010100000011000000100000100000000
000000001011010000000110000000010000000000000000000000
000101100000000000000000001000001110010110000000000000
000010000100000000000000000101011000000010000010000000
000000100000000000000010000101011000000010000000000000
000001000000001101000000000000011010000000000001000000
000000000000000011100110001101111000101001010010000000
000001000000000000000011100011111110101001000000100010
010000000000100000000000001111001011000100000010000000
000000000001010000000000001101111101001100000000000000

.logic_tile 21 17
000000001011001111000110000001000000000000000110000000
000000000000000111100000000000000000000001000000000000
001000000000000011000000000101101010001001000000000000
100000000000000000100000001001110000000010000000000010
110000100000001101100011100000011000000100000100000001
110100100000100101000100000000000000000000000000000000
000000001100000001100111000001000000000010100010000000
000000000000000000100100001111001010000010000000000000
000000000100100000000000001111001010001110000000000000
000000000010000000000000001101101000001001000000000001
000100000000000011100000000001000000000000000000000000
000000000000000000100000001111001010000000100000000000
000000000001000000000011111000000000000000000000000000
000000000110000000000010110101000000000010000000100000
010000000010000000000000001000001010000100000010000001
000000000000000000000000000011000000000000000010000000

.logic_tile 22 17
000000000000001000000011000000000000000000100100000100
000000000000000011000100000000001000000000000000000000
001000000100000011100000010011011101010110000000000000
110100000001000000000011110000001000000001000001000000
110000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000001000000000011100101100000000000000100100000
000010000000000000000010000000100000000001000001000000
000100000000001011100111001011000001000001110000000000
000000000100100001100000001011101001000000100000000001
000000000010100000000000000000000000000000000100000000
000000000000011111000011110111000000000010000000000010
000000000000010000000000000101101101010010100000000000
000000000000100001000000000000101100000001000000000001
010000000000000000000000000000000000000000100000000000
000000000000000000000000000000001001000000000000000000

.logic_tile 23 17
000010100000100001010011100001100000000000000000000000
000001000001000000100000000000100000000001000000000000
001000000110001000000010111000000000000000000000000000
100000000000000111000110111101000000000010000001000000
110000000000100000000110101111111101101000000101100000
110001000001010000000100000011111001100000010001100110
000100001000001111100111100000000000000000100000000000
000000000001011101000111010000001000000000000000000000
000000001010100000000000000101100000000000000000000000
000000100001000000000000000000000000000001000000000000
000000000000001000000010100101111111100000000110000001
000000000000001101000000000001011111110000010011100000
000100000000000000000010001001011110100000000100000001
000100000000000000000000001101011011110100000001100010
010000000010000000000111000001111101100000010110000000
000000000000000000000010001001001111100000100000000000

.logic_tile 24 17
000000000110000001000000001011101010101001000100100000
000010100001000000100000001001101101010000000000000000
001000000000010111000010000000011100000010000000000100
100000000000000000100111100000010000000000000000000000
010000001110001000000011100000001100000100000110000000
110000000000001101000011000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000100000000000000001000000000010000000000000
000001000000100001000010111111111000101001000100000000
000010000001010000000011011001101101010000000001100000
000000000000000101100110110001101101101000010110000000
000000000000000000000011011101111001000000010000000010
000110101110100000000000000011111111100000000100000000
000101000000010000000000001011001001110000010001000000
010000000000000000000000000000000000000000000000000000
000000000000001101000011111011000000000010000000000000

.ramb_tile 25 17
000010000000000000000011110000000000000000
000001010000000000000111111001000000000000
001001000000010011100000000011000000010000
100010100100101111100011110101100000000000
110000100000000000000111001000000000000000
110000000000001001000000000101000000000000
000000000001000111000000000001100000100000
000000001100100000100000001001100000000000
000000001110010000000000001000000000000000
000000001100000000000010110001000000000000
000000000000000000000011101111100000000000
000000000000000000000000001011100000000000
000000001110000111000111000000000000000000
000001001010000000100100000111000000000000
110000100000000011100010001101000001000000
110000000000010101000000000001101110000000

.logic_tile 26 17
000000100100000001100110000000001010000100000101000000
000000000000000000000100000000010000000000000000000000
001001000010010000000111100101101100001001000000100000
100010100000100000000100000011010000000101000000000000
000000000000000111000000010001000000000000000100100000
000000000000000000100011110000100000000001000000000000
000010000011010001100000000000000000000000100101000000
000000000001110000000000000000001111000000000000000000
000001001000000001000000000000000000000000000100000000
000010001010000000100011110101000000000010000000100000
000000000010110000000000000000000000000000000100000000
000000100000110000000000000001000000000010000000000000
000000000000000000000000000000011000000100000101000000
000000000000000001000010000000010000000000000000000000
000000101100010000000000000000000000000000100100000000
000000000001010000000000000000001110000000000000000100

.logic_tile 27 17
000010101010000101000110000111100001000000010010000000
000001001000000101000000000111001010000001110000000000
001000101100010000000011100000000000000000000100000000
100000000000000000000100000001000000000010000000000000
000001001010101000000000000000000000000000000100000001
000000100010011101000000000001000000000010000000000000
000001001011010001000111010011000001000001110000100000
000000001110100000000010000101101011000000100000000000
000000000000000000000110100000000001000000100100000000
000100000000000000000011100000001110000000000001000000
000000000000000000010000000101100000000000000100000000
000000000000000000000000000000100000000001000000100000
000001000001000001000000000001000000000000000100000000
000000100000000000000000000000100000000001000000000000
001000000000001101010000001000001110000000100000000000
000000000000000101000000001001001101010100100010000000

.logic_tile 28 17
000010001000100111000000000101101000001100111000000001
000001000000010000000000000000100000110011000000010000
001000000000000000000011100000001001001100111000000000
100000000000000000000100000000001001110011000000000000
110000000001101111100111100101101000001100111000000000
010000001000011111100000000000000000110011000001000000
000000000000001000000000010101001000001100111000000000
000100000000001111000011100000000000110011000000000000
000000000110011000000000010101001000001100111000000000
000000100000101101000010100000000000110011000000000000
000000000100000000000011000000001000111100001000000000
000000000000000000000000000000000000111100000000100000
001000000001100000000000000000000000000000100100000000
000000000000100000000000000000001011000000000001000000
001000000000000000000000000000001101010100000000000000
000100001000000000000000000001001101010000100000100000

.logic_tile 29 17
000000000000000000000111100011000000000000000100000000
000000000000000000000110110000000000000001000001000000
001010100000001011010110000101111110010010100000100001
100001000110010111000100000000101001000001000000000000
110000000110001000000110010001000001000000100000000000
010000000000001111000011010000101010000001010000000000
000001001010000111000111111000001111000110000000000000
000000100000010000000010000001001101000010100000000000
000100000000010101000000000101011010010000100000000001
000000000000000000100010000000011001101000000010000100
000001000000000000000110101000011100000010100000000000
000000100000000000000010000001011011000110000000000000
000000000000000011100000000001000001000011100001000000
000000000000000000100000001101101000000001000000000010
000000000000000001100000000000000001000000100110000000
000000000000000000000000000000001001000000000000000000

.logic_tile 30 17
000001000001000111100110000000000000000000000100000000
000010100000100000100010101001000000000010000000000000
001000000001010101000000000000011110000100000100000000
100000000000000000000000000000000000000000000000000000
110000000000000000000010001000000000000000000100000000
110000000000000000000000000101000000000010000000000000
000000000000000111000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000011100000100000110000000
000010100000000000000010010000000000000000000000000000
000000000000000001000000000000001010000100000100000000
000000000001010000000000000000010000000000000001000000
000000000001010000000111010001001000010000000010000000
000000000000000000000110000000011101101001000000000000
010000000000000001000000000011000001000001110000000000
000000100000010000100010001111101111000000100000000000

.logic_tile 31 17
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111101000000000000000000110000000
110000000000000000000100001101000000000010000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 32 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000000100
000000001000000100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000

.io_tile 0 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 18
000000000000100000000000010000000000000000000000000000
000000000001010000000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000111100000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 18
000000000000010101100000010000000000000000000000000000
000000001010000000100011110000000000000000000000000000
001000000000000000000000000000001110000110100000000000
100000000000000000000000000001011101000100000000000000
010000000000100000000000000000000000000000000000000000
010000001001010000000000000000000000000000000000000000
000010100000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 18
000000000000000101000000010101000001000010100000000000
000000000010000101000011010111001000000001000010000000
001000000000010000000000001000001100000000000000000000
100000000000101101010000000111011010010000000000000000
010000000000000000000000000101011100000110100000000000
010000000000000101000010110111101100000000000000000000
000100000001000000000000000011000001000000010000000000
000000000110100000000010110101001100000000000000000000
000000000000001111100000010111111010001000000000000000
000000000000000011100011010001110000001001000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000101000000100001100000000001000000000000000000000001
000110100001010000000000000000000000000001000000000000
000000000001000000000000000000000000000000100110000000
000000000000101101000010000000001100000000000000000000

.logic_tile 5 18
000000000110000000000110100000000001000000100000000001
000000000000011101000011110101001000000000000010000000
001000000000001111100000001101111110001111000000000000
100000000000010101000011101101001001000111000000000000
000100000000001101100000010000000001000000100100000000
000100000000000001000010100000001111000000000000000000
000100000000000101000000011111011110000000000000000000
000000000100000000100011011101000000001000000010000000
000000000000000000000010000001011001010000000000000000
000000000000001001000000000011101000000000000000100000
000000000010000000000000001001011110000000000000000000
000000000000000000000000001101000000001000000000000000
000000001011000011100000001111101011001001010000000000
000000000001010000100000001001111000001111110000100001
010000000000000101100110010001011000010100100000000000
000000000000000000000110100101111101111100110010000001

.logic_tile 6 18
000000000000000111100000000001101011001001000110000000
000000000001000000000000001111011011001011100000000000
001000000000001011000110101101011000000100000100000000
100000000000001101100110010001011000011110100000000000
000001000000000001000000000001100000000000000110000000
000010101010000000000011100000100000000001000010000001
000000000000000001000111111011111110000000000000000000
000000000000000000100111011101000000001000000000000001
000100000000010000010011110000000001000000100100000000
000100100000010000000011100000001010000000000000000100
000010101000001000000011100000000001000000100110000001
000001000000000001000100000000001101000000000010000100
000000000000100111100111000001100001000001000100000000
000000000000010000000100001011001000000011100000000000
010000000000000001100000001000001110010000100100000010
000000000000000000000000000001001101000010100000000000

.logic_tile 7 18
000000000000000000000000011111101011101001110010000000
000000000000000000000011101011011110010101110000000000
001000000000000101000111000111101000010000000001000000
100000000000000000100100000000111010100001010000000000
010000000000001000000111100101101010000100000000100000
110010000001000111000011110000011101101001010000000000
000000001000000111110011100000011010000100000100000000
000000000000001101100111110000010000000000000000000110
000000000000000000000000000111111000000011100000000000
000000000010000001000010001001111100000010000000000000
000000000000000000000000010101100001000000100000000000
000000000000000000000011110000001001000000000000000000
000000000001000000000000000101111000000100000010000000
000001000000000000000011101011100000001101000000000000
010000000000001001100010000000000000000000100100000100
000000000000000001000110000000001111000000000000000000

.ramt_tile 8 18
000000000000000011100111010001111110000001
000001000000000111100010110000000000000000
001000000000000011100000000001101110000000
100000000000000001100011110000100000100000
010000000000001001000011100001011110000000
010000000010000111100000000000100000010000
110010100001010000000011111001001110000000
100001000000100000000010010011000000001000
000000001101000000000011100011011110000000
000000000000000000000000001101100000000000
000100000111000111100000000101001110000010
000100000001010000100000000001000000000000
000010000001000001000011101101111110000000
000000001000000000100100001101100000100000
010000001001010000010000000111001110000000
010000000000101001000000000101100000000001

.logic_tile 9 18
000000000000101000000111100000001000000100000100000000
000000000000000001000010000000010000000000000001000000
001000000000000111000110001011101111010000110000000000
100000000110000000000000000111111000000000100000000010
000000100000010000000000000101111111000000100000000000
000000000000100000000000000001111110010100100010000000
000010100000000000000011110000001000000100000100000000
000000000000000000000011110000010000000000000000000010
000000001010010000000110000111111001010000100000000000
000000000001010001000011100000111111101000000000000000
000010100000000000000111111101101110000000000000000000
000001001011010000000111111011100000000100000000000000
000000000000000111110111110111001100001000000000000000
000010101110000000100111101011110000001110000010000000
000000000000000101000111000011000000000000000100000000
000001000110000001100110000000000000000001000010000000

.logic_tile 10 18
000000000000100000000011110111100000000000000110000000
000000000100000000000011100000000000000001000000000000
001000000000000000000111000101000000000000100000000000
100000100000000000000000000000001011000000000001000000
010000000000110111000111110011101000010110000001000000
010000000000110000100111000000111110000001000000000000
000000000000000011100111100101000001000011100000000000
000000000000000000100011101111101111000001000000000000
000000101110010000000000001001111010001001000000000000
000000000000100000000000001101111011001010000000000000
000000001010000000000110000011100000000000000100000000
000000000000000000000011000000100000000001000000000010
000000000000000011100000001111100001000001010000000000
000000000000000000100011101111101010000010010000100000
010000000001010000000011010000001110000100000100000000
000010100000000001000011100000000000000000000000000000

.logic_tile 11 18
000100000001011111100000010011111010111100110000000000
000100001100000111000011100101101001011100100000000000
001000000000001111000000001000011011010010100000000000
100000000000000101000000000001011010000010000000000000
110000000000001111100011111101001011101110100010000000
110000000001000001100011100001101101101000000000000000
000000000110000000000111100000000000000000100100000000
000000000000000001000000000000001111000000000000000100
000100000000100000000000000001000000000000000100100000
000100000010000000000000000000000000000001000000000000
000000001000000000000110000000011110000100000000000000
000010100000000000000110000000010000000000000000000000
000010000000000000000111010000011000010000100000000000
000000001000000000000010101101001000010100000000000000
010000001100001000000111001011101010001001000000000000
000000000001010111000100000111110000001010000000000000

.logic_tile 12 18
000100000000000011000000000101001110000000000000000000
000100000010000000000000000000000000000001000000000000
001000000000000011100000000000000000000000100000000000
100000000000000000000000000000001000000000000000000000
010000100100000011100111100001100001000011010000000000
110010100010000111100100000011001011000011110001000000
000000000011010000000111000000000000000000100100000000
000000000001100000000100000000001010000000000001000000
000000000001010001000000000000000000000000000000000000
000000001000100001000000000000000000000000000000000000
000001000000000111100000000111000000000000000000000000
000000001111010000100000000000000000000001000000000000
000100100000000101000111001000000000000000000101000000
000101000000000001000000000111000000000010000000000000
010001000000000111000000001101001110010100100000000000
000010100001000000000000000011011100111100110001000001

.logic_tile 13 18
000001001000000000000000010000000001000000100110000000
000010001110000000000011100000001010000000000000000000
001000000000000000000000000001100000000000000000000000
100010100000000000000011010000100000000001000000000000
010000100000000111000111110111001010110010100000000000
110000001101000000000111100101111111110001000000000010
000100000000000101000110010011100000000000000100000000
000000000000000000100111110000100000000001000000000100
001100001100000000000010110011011010001001000010000000
000101000000100111000111111011111001001010000000000000
000001000001000000000000000101100000000000000000000000
000010000000000000000010000000100000000001000000000000
000000000000000000000110101111001110001000000000000000
000001000000100101010010110111010000001110000000000010
010000001000000011100000000000001100000100000000000000
000000000000000000100000001011001110010100100000000010

.logic_tile 14 18
000000000000000111000000001000000001000010000000000000
000001000000000000100011110001001111000010100000000010
001001001000000000000110010011111010010101000100000000
100010000000001111000111100111101000101001000001000000
000010100000001111000000000001001101000000110110000000
000001000001001111000010010111011010000110110000000000
000000000110001011000111100001111010110101010000000000
000000000000001001000110001101111000111001010000000000
000000101100000000000110100000011111010100100000000000
000000000000000000000000001001001011000100000000100000
000001000001010000000000001000011011010100100100000000
000011000000100000000011101111001011000000100000000100
000100000001000011000000000101101010000111000000000000
000100000000000111000000000101000000000010000000000000
010010001000000000000010011000000000000000000000100000
000000000111011111000010001001000000000010000000000000

.logic_tile 15 18
000010000000100101000000010001100000000000000100000000
000001000001010000000010000000000000000001000000000000
001010101000101001100000000000000000000000000100000000
100000000000001001100000001011000000000010000000000000
110000101110000001100000000000011110000100000100000000
010000000000000000000010100000010000000000000000000000
000001000000000000000000001000001000000110100000000000
000010000000000000000000001111011110000000100000000000
000110100000100000000011010000000001000000100100000000
000100000000010000000111110000001000000000000000000000
000000001000000000000000000000000000000000100100000000
000000100000000000000000000000001000000000000000000000
001000000000000000000000000111001100000010000001000000
000000000000000001000000000101010000001011000000000000
010100001000010000000000000000000000000000000100000000
000100101010100000000010001101000000000010000000000000

.logic_tile 16 18
000010000001000000000110000111000001000000010000000000
000010000000100000000100000011101001000001000000000001
001000000000011000000000010111100000000000000100000000
100000100000101001000010010000000000000001000000000000
110010100000000000000011101011001000101110000000000000
010010001011010101000000001111111011011110100000000000
000010100000000000000000010001101111000001010000000000
000000000000000000000011100111001011011111100000000010
000010000000000001000111010011000001000000010010000000
000000000000001001100011111111001100000000000010000000
000010101011000111100000000011100000000000000010000000
000010100001000101000010000101100000000010000000000000
000000100010000001100110110000011100000100000100000100
000100000000001011000010000000000000000000000000000000
000000000000100111000110100111011100000000000010100001
000000000000000000100000000000101100100000000001100011

.logic_tile 17 18
000000001100000111100000000001011010000110000100000000
000000000000000000100000000000000000001000000000000000
001000000001101000000000001000011100000000000000000000
100000000001100111000011100011001011010000000011100001
110000000110011000000010110111101011100010000000000000
100101000110000001000010001101101001001000100000000000
000000001100001000000010101101111000001100000000000000
000010000000001001000010100111100000000000000000000000
000100100001011000000000011111000001000000110000000000
000101000000101101000011011111001110000000000000000000
000001000000111001100010111011111011100010000000000000
000000100000110001000111001011111011000100010000000000
000000000000000000000000001000001010000000000000000000
000000000000000001000000000111001101010010100010000000
010100001010000101000110000011000000000000000100000000
000100000000000001000010110000001000000000010000000000

.logic_tile 18 18
000000000000000001100000001011000000000010000000000000
000000000000000000000000001101101110000000000000000000
001000000100000000000000000000001111000000000000000000
100000000000000000000000000111011101000100000000000000
010000000001001000000010000000001010000100000100000000
110000000000010111000000000000000000000000000001000000
000001000010000011000110000101100000000010000010000000
000010000010000000000011110001100000000000000000000000
000000001000100000000011100000011110000100000100000100
000000000110010000000100000000000000000000000000000000
000000000000000000000110111000001110000000000010000000
000100000000000000000010101101000000000100000011000000
000001000000001001100110101001001101110000110010000110
000000000000000101000000000101011110110000010000000011
000001000010000011100000001011101110000000000000000000
000010000000000101100000001011110000001000000001000000

.logic_tile 19 18
000000000000000000000000010000000000000000100100000000
000000000000000000000010010000001001000000000000000000
001011000000010011100010110101101110110000010000000000
100011100010100000100010000011111101111001100000000100
110101001010000000000000010001101010000000000000000000
100010100000100000000011010000110000001000000000000001
000000000000000001100010000000000001000000100100000000
000010100000000000000011000000001001000000000000000000
000000000000000101000011001111111010100000000000000000
000000000000100000100000000101111001101001010000000000
000101000000000000000000000001100000000010000000000000
000000101110000000000000001101101110000000000000000000
000000001010001000000111100000001010000100000100000000
000000000000100001000100000000010000000000000000000000
010000100000000000000000011000000001000000100100100000
000000100000000000000011100001001001000000000010000101

.logic_tile 20 18
000000000000000000000000010000001110010000000100000000
000010100000001111000010000000001000000000000000000000
001000000000000001100110111001001011010110100000100000
100000000000101111100010001001111110100001010000000000
110000000010100111000110100000001100000100000100000000
100000000011010000000010110000000000000000000000000000
000000000000001000000000000000001110000010000011100101
000000000000100101000000001111010000000110000010100111
000000000100000001000000010111111101010110100011000001
000000000000000000000010111111101111101001110010000100
000000000000000001000000001001001100000110000100000000
000010100000000000000000000001010000001000000000000010
000000000000001000000111010101000001000000000000000000
000000001010001101000111100101101000000010000000100000
010000000000101000000110010001100001000000000010000001
000000000000010111000011110000101010000001000000000010

.logic_tile 21 18
000000000000100000000111110101100000000000000100000000
000000000000000000000011110000100000000001000000000000
001000000000000011100110000011100000000001110000000001
100000000000000000000000001101101001000000100000000000
010000000000000000000000010111000000000000000100000000
010000000000000000000010000000100000000001000000000000
000001000000000000000000001000000000000000000100000000
000000000001010000000011000111000000000010000000000100
000000000110000011000000010000001110000100000100000000
000000000000000000100011100000000000000000000000000000
000000000000000000000000001000011101010000000010000000
000000000001000000000010000001011001010010100000000000
000000000000000000000000010011000000000000000100000000
000000001010001001000011110000000000000001000010000000
010000000000000000000000000000001100000100000100000000
000000000000000011000000000000010000000000000000000000

.logic_tile 22 18
000000001010000000000111100000000000000000000000000000
000000000100000000000110110000000000000000000000000000
001000000000001000000000010000011100000100000100000000
100000000000000101000011010000010000000000000001000000
010000000000001000000000001001000001000010100000000000
010100000101010111000000000001101001000010010001000000
000000000000000011100110100101100000000000000100000000
000000000000000000000100000000100000000001000000100000
000000000000000000000000001000000000000000000000000000
000000000001000000000000000101000000000010000001000000
000000000000000000000000010000000000000000100100000000
000000000000000000000011100000001010000000000001000000
000000000000010000000110110111000000000000000000100000
000001000001010000000010100000100000000001000000000000
000000000000000000000000000111000000000000000000100000
000000000000000000000000000000100000000001000000000000

.logic_tile 23 18
000000000000000000000110100000000001000000100000000000
000000000000000000000110000000001001000000000001000000
001100000000000000000111010000000000000000000000000100
100010100000000000000110011011000000000010000000000000
000000000000000111100000000001011000001001000010000010
000000000000000000100000000101110000001010000000000001
001000000000000000000011101000001111010100000000000110
000000000000001101000000001001011101010000100001000100
000000000010000000000110000000011100000100000000000000
000001000000000000000000000000000000000000000000000000
000000000000000111000110000101100000000010000000000010
000000001010010000100100000000100000000000000000000100
000000000000010000000111000000011010000100000100000010
000000000000100000000000000000000000000000000000000000
000000100000000000000000000000001000000100000100000000
000000100000000000000000000000010000000000000000000000

.logic_tile 24 18
000000001000000000000111100000011110000100000110000000
000000000000000000000000000000000000000000000000000100
001000000000010000000000000000000000000000000100000000
100000000000100000000011101001000000000010000001000000
010000000000010011100010000000000001000000100100000000
110000000110100000100100000000001001000000000001000000
000000000000000111100111000000000000000000000100000100
000001001100000000100100001111000000000010000000000000
000000000001000000000000010000000000000000000000000000
000000100000000000000011010000000000000000000000000000
000000000000000000000000000101101011010100000000100000
000000000100000000000000000000101111100000010010000001
000000000000000000000000010000000000000000100100000000
000000000000010000000011110000001101000000000010000000
010000000000111000000000010101100000000000000000000000
000000000000011101000011000000000000000001000000000000

.ramt_tile 25 18
000000000000001000000111001000000000000000
000001010001000111000000001011000000000000
001010000000000111100000011001100000000000
100001010000000111000010100101100000000100
110000000110000000000000010000000000000000
010000000000000000000011110001000000000000
000010000000000111000000000111100000000000
000000001111000001000000001111000000000000
001000000000000000000000010000000000000000
000000000000000001000011000011000000000000
000001000001000000000000000111100000000010
000010001010101001000010011101100000000000
000000000000000000000000001000000000000000
000001000000000000000010000101000000000000
010000000000010111000011101011100000000000
010010100001000000000100000001001001010000

.logic_tile 26 18
000000000001100000000000010000000000000000000110000000
000000001101010000000011011001000000000010000000000000
001010100001010111000000000001100000000000000100000001
100000000000101111100000000000000000000001000000000000
000000000000000011100110000011011011111101110010000000
000000000001000001000000000011101101111100110000100000
000000100111011111000000000000011100000100000100000000
000001000010000111000000000000000000000000000000000000
000000000000000000000010000101000001000001010000000000
000000000000000001000100001101001110000010010010000100
000010100000001000000000010000000001000000100110100111
000001000000000001000010110000001000000000000000000000
000010000000000000000111000101101101111001110000000001
000001001100000000000100001111011010111101110001000000
000010100001000011100000000000001010000100000100000000
000001001110000000000000000000000000000000000000100000

.logic_tile 27 18
000000000000000111000111001001100001000011100000000000
000000000000000000000100001011001100000001000000000100
001000100001000111000011110101101110111001110000000000
100001000000100000000011010011101000111110110000000000
110000000000010000000111101101000001000001010000000001
010000000000100000000110111001101111000001100000000101
000000000100000000000010000001111111011001100000000000
000000000000001101000100001101111001011010010000000000
000000000000010111000000000000011011000100000010000000
000001001110000000100011111101001111010100100000000000
000000000000001000000111010101011111000001100000000000
000000000001000111000110111111111010111110010000000000
001000000000000011100110010011100000000000000100000000
000000000000000000000010110000100000000001000010000000
010000000000000001100111000111101111000010000000000000
000000000000000000000000001001011101000000100000000100

.logic_tile 28 18
000001000000000000000011000000000000000000000000000000
000010000000000000000100000000000000000000000000000000
001001000001000000000000000000000000000000100000000000
100000001100000000000011100000001001000000000000000000
110000000000100101100000000000000000000000100000000000
010000000001000000000000000000001111000000000000100000
000001100101010000000000000000000000000000000000000000
000000001010100000000000001011000000000010000000000000
000010100000000000000110100000000000000000000110000000
000000101000000000000110010101000000000010000000000000
000000001011110000000000000001100000000000000100000000
000000000110010000000000000000100000000001000000000001
000000001100000000000110001000000000000000000110000000
000000000000000000000100000111000000000010000000000000
010000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 29 18
000000000000000011100000000000000000000000100100000000
000010100000001111100000000000001000000000000001000000
001000001100000000000111100101100000000000000110000000
100000000000000101000100000000100000000001000000000000
000000000000000001000110001000000000000000000100000000
000000000000000000100000000001000000000010000000000000
000000000001000000000011100101000001000001110000000001
000110100000100000000000000001001100000000100001100100
000000000001010000000000000000000001000000100100000000
000000000000100000000000000000001101000000000000000000
000000000000001001100000010000001010000100000100000000
000000000000010001000010000000010000000000000000000000
000000000000000000000000000001000001000001110000000001
000000000000000000000000000101001100000000010001000000
000000000010000000000000001000000000000000000110000000
000000000101000000000000001001000000000010000000000000

.logic_tile 30 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000110000000
100000000000000000000000000101000000000010000000000000
110000000000000000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000010100000010000000000000000000001000000100110000000
000000000000000001000000000000001010000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 31 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000001100000100000100000000
110000000000000000000000000000010000000000000001000000
000000000000000000000011000000011010000100000000000000
000000000000000000000100000000010000000000000000000000
000000000000010000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 32 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.io_tile 33 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 19
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 19
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000100001000000000000000000000000000000000000
110000000001010000100000000000000000000000000000000000
000000000000000000000000000000001010000100000100100111
000000000000000000000000000000000000000000000000000011
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 19
000100000010000111000000000001000000000001100100000000
000100000000000000100011100101001001000001010000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 19
000000000000001000000110011001001100010100110000000000
000000000000000101000011011011111000111100110010000000
001000001000001000000010100000000001000000100100000000
100000000000000101000110110000001011000000000000000000
010000000000000101100010001000001010000100000000000000
010000000000000000100010111111010000000000000000000000
000000000000000011100111011001111011001111110000000000
000000000000001101100010111001001010000110100000000000
000000100000000000000010010101011100100000000000000000
000001000010000000000010100101111011000000000000000000
000000100000000000000111010000011010000100000100000000
000001000000000000000110000000010000000000000000000000
000000000000000000000000001000001010010000100000000000
000000000010000000000000001001011101000000100000000000
010000000000001000000010101000000000000000000100000000
000000000000000111000000000111000000000010000000000000

.logic_tile 5 19
000000000000000101100010101000000000000000000100000000
000000000000000000000110110111000000000010000000000000
001000000000001000000110000000000000000000000100000000
100000000000000001000000000101000000000010000000000000
000000100000101001100111001001011011010111100000000000
000000000001010111000110100011101010001011100000000000
000000000000000001100010111001101011010100110000000001
000000000000001101000111011001011011111100110010000100
000100001110000000000000001101011100001111110000000000
000100000000000000000000001111101111000110100000000000
000000000000000001000000000000000000000000100100000000
000000001010001101000000000000001000000000000000000000
000000000000001000000111000111111101010110110000000100
000000000000000001010100000101001011010001110000000000
010000000000001111000010100101001001011110100000000000
000000000000000011000110110111011111011101000000000000

.logic_tile 6 19
000010101010000011100000001001111000000001000000000010
000000000000001111100000001001010000000000000000000000
001000000001010101000111100000011101000000000000000100
100000000000000000000111111111011001000100000000000000
010100101100000101000011110001111001010000000000000000
110100000000000111000011010000101010000000000000000100
000100000000000111000111101111111010010110110000000000
000000000000000000100010001011101011010001110000000000
000000000000000000000000000101000001000010100000000000
000000000000000000000000000000001011000000010010000000
000000100000000000000010001001000000000011110010000000
000000000000000000000110001101001000000010110000000000
000000000000001000000110011000000000000000000100000000
000010000100001001000011000111000000000010000010000000
010010100000000001100010000101001111010001110010000000
000000000000000000000010000111011111101001110010000001

.logic_tile 7 19
000000000011000111100010000000011010000000100000000000
000000000000000000100011100011011110010100100000000001
001000000000000000000000000001101010011101000000000000
100000000000001111000011100001101101101101010010000001
000000000001010011100000011101001110000110000000100000
000000000000000000100011111011100000001010000000000000
000100000000000000000111011101101000001001000000000000
000000000000000001000111101111110000001010000000000010
000000000011000000000111111101111011010110000000000000
000000000000100111000010101111011100000010000000000000
000010100000000000000110101111100000000010100000000000
000000000110000111000111111011101110000001100000000000
000000000000000111010010000000001000010000100010000000
000000000000001001000000001001011101010100000000000000
010000000000000000000011100111000000000000000100000000
010000001100000000000110100000100000000001000000000110

.ramb_tile 8 19
000000000000000101100000000111001100000000
000000110000000000100000000000100000000000
001000000000000111000000010001111000000000
100001000000001001000011110000100000100000
110010100000001101100111100011101100000000
110001000010001111000100000000000000000000
000000000000000111100000000111111000000001
000000000001001111100000000001100000000000
000000001100000001000000000101001100000000
000001000000000000100010011101000000100000
000010000000000111000000001011011000000000
000001001110000000000000000001100000000000
000000000011010000000010011111101100000000
000000000000000000000011110101100000000100
110010100001000001000110111101011000000000
110011100000000000100011100101000000000001

.logic_tile 9 19
000000101010000111000110110000001100010000000000000000
000000001100001101100111111111011000010010100010000000
001000000000110111000000001011100001000000000101000000
100000000000111101000000000111101010000001000001100000
000000000000000000000000001011011101000001110000000000
000000001100000000000000001111101010000000100010000000
000000000000000111100000000111100001000000010000000000
000000000000000001100010111011001011000001110000000010
000000000001000000000010000000001000000100000100000001
000000000000100000000010110000010000000000000001000000
000000000000101011100000010001101100001101000000000000
000000001100011011000011111011010000001000000001000000
000101000000001111100010100011101110000110000000000000
000110001000001011100100000000001001000001010000000010
010000001000101101000011101111011100010100100000000000
000000000001001101100100000001001000111100110010000010

.logic_tile 10 19
000000000000001000000011101000000000000000000100000000
000001000000001101000000001011000000000010000000000000
001000000000001000000000000011000000000000000100000000
100000000000001111000000000000000000000001000010000000
000000001000001111000111100000011100010000000000000000
000000000000001101000000001011001011010110000000000100
001001000000010000000111010000001010000000100000000000
000010000000000000000011100111011001010100100010000000
000000100000000000000010001111111100000110000000000000
000000000001001111000011111101010000000101000000100000
000000000000000001100010000000000000000000100100000100
000010100000000000000110100000001101000000000000000000
000010000000001101000000001101011010000010000000000001
000011100000100001100000000001011010000011010000000000
000000000110101000000000001001001111000010100000000000
000000000001010111000000001101001110001001000000100000

.logic_tile 11 19
000000000000001000010110100011111011010000000000000000
000000000000001111000100000000011011100001010000000000
001000000000000000000000000001000000000000000110000001
100000000110000000000010010000000000000001000001100000
000000000000001001000000001000001000000100000000000000
000000000000000001010000000111010000000000000010000000
000000001100000000000111110011001011000010000000000000
000010000001010111000011111001101110000011100010000000
000000100001010001100000000111000000000011100000000000
000000001000101111000010110011001101000001000000000001
000000000000000001000111100001111011000110000001000000
000010100011000000000100001001111101000001010000000000
000010100000000000000000000101101101000000000000000000
000001000010101001000000000000001111000000010000000100
010010100000000111100110100111100000000001010000000000
000010100001001101000000000101001110000010010010000000

.logic_tile 12 19
000100000001000101000010100001001110010000100100000000
000000000010100101000100000000011000000001010000000000
001000000111000000000000010000001010000100000100000001
100000000000100000000011010000000000000000000001000000
000010000000001001000011101001011110010001110010000000
000001000010001101000110111001101011010110110000000100
000010100110111111100000001101111000011101000010000000
000000000000111101000010000111011011101101010000000100
000000000000000001000000011111101100000110000000000000
000000001000000000100011001011100000000101000000100000
000010000000000000000010001000011111010100000000000000
000001100000000000000111110101001111010000100000100000
000000000000000000000000000101111100010110000000100000
000001000000000000000011100000111101101001010000000010
010000000000100001100000000000000000000000000100000000
000000001110011111100010110101000000000010000000000000

.logic_tile 13 19
000010100000000000000000001011000000000001010000000000
000001000000000000000000001011001100000001100000000010
001000000000000000010011101111100000000011100000000000
100000001101010011000000000101101101000010000000000000
110000100000000011000000001000000000000000000100000000
100000001100000111000000000001000000000010000000000000
000000000001110111100000010000000000000000000001000000
000010100000010001100010110111000000000010000000000000
000100000000001011100110101111111011010100100000000001
000000000000000101000000000101011100111110110000000000
000100001010000000000111001101000001000011110001000000
000100000100001111000110111001001101000001110000000000
000000000001010011100000001101000000000010100000000000
000000000010001101100010001011001110000010010000000010
010000000000010000000110000000000000000000000100000000
000000000001110001000000001111000000000010000000000000

.logic_tile 14 19
000100000000001000000000001011100000000001000011000000
000100000000000111000000001011000000000000000010100110
001000001000000000000000000011111000010110000000000000
100000100000001111010000000000001100000001000000000000
110000100000000000000000010000000000000000000100000000
110000001000000000000010100001000000000010000000000000
000000000000100000000110100101100000000000000100000000
000000000001010000000000000000100000000001000000000000
000010100000010001000000000000001100000100000100000000
000000000000000000100000000000000000000000000000000000
000000000000001101100110011001100000000010000000100000
000000000000000001000010101011001011000011010000000000
000010100000100000000011110111000001000010100000000000
000001100100010000000010000001101000000001100000000000
010000000000100000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000

.logic_tile 15 19
000100000000001101100000001000001110000000100110000001
000100000001010001100011111001011000010100100000000010
001100000100000001110110001000001001000010000000100000
100100101100000000100111110001011001000010100000000000
000000100000000101000111011111001110111000000000100000
000000000000000111100010111001101000010000000001000000
000000000000010000000110000000000000000000000001100000
000000001110010000010010000111001000000000100000000000
000000000000011000000000010101001111101000010000000000
000000000000000101000010101111111011000000100000000100
000000000110000101100000001011001010100000000000000000
000100000001000000000000000111111010000100000000000000
000000000000100000000010000101111100100010000000000000
000000001010000001000010000011101010001000100000000000
010000000110001000000000000101100000000001010100000001
000000000000000101000000001101101111000001100010000000

.logic_tile 16 19
000000000000101000000111110000011010000100000100100001
000000000000001001000010110000010000000000000000000000
001000000000100000000110110001111000101000000010100000
100000000001000111000010001001101011011000000000000000
000000000001000000000110000000011010000100000100100100
000000000000000000000011100000000000000000000001000100
000000001000000000000110000001000000000000000100000000
000000100000010001000110010000000000000001000010100000
000000100001010000000000001001111110100010000000000000
000000001000000000000000000111111011001000100000000000
000000001000000000000000000101100000000000000100000100
000000100000010000000000000000100000000001000010100000
000000000000000000000000001101001000001000000100000000
000000000000000000010000001001110000001110000000000010
010001001000100101000000000001000000000000000110000000
000010100000010000000010100000100000000001000000000010

.logic_tile 17 19
000000000000000001000000001001011010100000010000100001
000000000100000101000000001011011110101000000001000000
001100000000001101000010110101100001000000000010000000
100100000001000111100011010000101010000000010001000000
110000000000000001100000000111000000000000000100000000
010000000000100000000000000000000000000001000000000000
000000000000000000000010100000000000000000000000000000
000010100000001111000111110000000000000000000000000000
000000100000000000000000000011101111010000100000000000
000000000000000000000010110000111111100000000000000000
000011100010000000000010000101000000000000000000000000
000010000000000000000010000000000000000001000000000101
000001000001000101000000000000000001000000100010000000
000000000000000001000010000000001001000000000000000000
010000001100000000000110001001011001101110000000000000
000000000001000000000000001001001000101101010000000000

.logic_tile 18 19
000110100001000000000110011001100000000011000100000000
000001000000000000000110111001000000000001000000000000
001010101001000111000000000000001100000100000000000000
100001000000000000000010100000000000000000000000000000
110000000100010001000000000000000000000000000000000000
100110000001110000000000000000000000000000000000000000
000010100111010000000000010011101011100000010010000000
000000000000100000000011001111001101100000100000000000
000010001010000000000000000111100000000000000100000000
000001000000001011000000000000100000000001000010000000
000000000000001000000111000000000000000000000000000000
000000000001001101000000001001001110000000100000000000
000010100000001000000000010000000000000000000000000000
000001000000000001000010100000000000000000000000000000
010000001010010000000000001101001000001000000001000000
000000000000000000000010001101010000001110000000000000

.logic_tile 19 19
000000000001100011110000001001111101010100100100000000
000000000000110000000000000101001011011000100010000000
001000000000000111100110000111011100000000000000000101
100100100000000000000100000000110000001000000000000000
000000000000000000000010100001000001000000010110100000
000000000000000000000000001011001100000010110001100000
000000000000010111000010100101111011010100100100000000
000000000000000000000000000011011110101000100001000000
000001100000000001000010010011100000000000000000000000
000010100000000000000110000000100000000001000000000000
000001000000000011100011010000000000000000000000000000
000010100000000001000110000000000000000000000000000000
000001000000000000000111000001100000000000000110000000
000000000000000000000000000000101011000000010000000000
010000000000000000000110000111100000000001010110000000
000000001000000001000000001011101000000001100000100110

.logic_tile 20 19
000010000011100000000000000101000000000000000000000000
000000000000000000000010100000000000000001000000000000
001101000000000000000000000000000000000000000000000000
100110000000000000000011100000000000000000000000000000
110000000000000000000000000011100000000001010000000000
010000000000000011000000000111101001000000100000000000
000010000010000000000000000001101110010110100010000100
000001000000000000000000000111101010010110110010000011
000000000000000000000010000111100000000000000000000000
000000000000000000000010110000000000000001000000100000
000010100000100000000110010000011100000100000101100000
000001000001000000000111010000010000000000000000000000
000000101010100101000000000000001100000100000100000000
000000000001000001100000000000010000000000000010000000
010000000000101001000000000111100000000000000100000001
000000000000011101000000000000000000000001000000000010

.logic_tile 21 19
001011000000000000000000000000000000000000000000000000
000010000000000101000000000000000000000000000000000000
001000001100000000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000
110000000000001000000000000101000000000000000111100000
100000000000000011000000000000000000000001000011100010
000000000000100000000000000001000000000000000000000000
000010000000000000000000000000000000000001000000000000
000000100000000000000000000011111110000000000100000000
000000000000000000000000000000010000001000000000000010
000000000010000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000100000000010
000000000000100000100000000000001110000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000

.logic_tile 22 19
000000000000100000000111100101101100100000000000000000
000010100000000000000100000101111100110000010001000000
001010100000100001100000001101001100111000000001000000
100010100000010000000000000001001001010000000000000000
000010000000000111000110000111100000000000000000000000
000011100000000000100100000000000000000001000000000000
000100000000000000000000001000000000000000000100000000
000000000000000000000011111011000000000010000000000000
000000000000000101100110010000000000000000100000100000
000000000000100001100010110000001011000000000000000000
000000000000000001000111001000000000000000000100000000
000010000000000000100100000011000000000010000000000000
000000000000000000000000000000000000000000100000000000
000000000000000000000000000000001101000000000010000000
001000000000001000000000000000000000000000000000000000
000000000010011101000000000011000000000010000000000000

.logic_tile 23 19
000100000000011000010011100001011110101000000000000001
000100000001101101000011100111111000011000000000100000
001000000000000101000111100000000001000000100000000000
100000000000000000000100000000001011000000000000000000
000000000001000000000000001000000000000000000000100000
000000000000000000000000000101000000000010000000000000
000000000000010101100000000000000001000000100000000000
000000000000100000100011010000001000000000000001000000
000001001010000000000000000000000000000000000000000000
000000001100000101000000000011000000000010000000000000
000000101010000000000000001001001001100000010000100000
000000000000000000000011101111011001010100000000000000
000010000000010111100000000000000001000000100100000000
000001000100100000010000000000001101000000000000000000
000000100000000000000010100111100000000000000001000000
000001000000000000000010000000100000000001000000000000

.logic_tile 24 19
000000000000011001100000001011111010111001110000000001
000000000100101011000000000011001000111110110000000000
001110000000001000000000000000001100010000000100000000
100101100000001111000000000000001010000000000010000001
010000000000001011100011101011000000000010000000000000
110010000000000111100100000001001010000011010010000000
000000101000001001000000001011000000000001000100000010
000001000000001011000000000111000000000000000000000001
000000001010000111100110000001000001001100110000000000
000010100000001111100100000000001010110011000010000000
000000100000000111100000000000000000000000100000000000
000000000000001001000000000000001101000000000001000000
000001000001000101100000000000000001000000000100000000
000010000010100001100000000011001110000000100010000000
110000000000000011100000000111011101111101010000100000
000000000010000011100000000111001100111101110001000000

.ramb_tile 25 19
000010000001110000000000001000000000000000
000000010001101111000011001001000000000000
001000000000101000000011110011100000000010
100000000000010111000011000111100000000000
010000000000000000000011101000000000000000
110000001110000000000100000101000000000000
000010000001010001000000001111100000000000
000001001010001111000000000101100000000100
000000000110000000000110100000000000000000
000000000000000000000000000001000000000000
000001000000100001000000001001000000000000
000000101001001111000011111001100000000100
000000000000001101000000001000000000000000
000000000000000101100000000001000000000000
110010100000000000000010000111000001000000
010011100000000000000100001011001100000001

.logic_tile 26 19
000000000000000000000010000101001100010000100010100000
000000000000000000000100000000001101101000000000000000
001010100000001111100111100011100000000000000101000000
100000000000001001100000000000100000000001000000000000
000000000000100000000000000001111010110011000000000000
000000000000010111000000000011001110000000000000000000
000000001000000000000000000000011000000100000000000000
000000000000000101000000000000000000000000000000000000
001000000000001001000000010001000000000000000100000000
000000000010000001000011100000100000000001000001000000
000001000000000000000000000000001110000100000100000000
000000100000010000000010100000010000000000000000100000
000000000000000011100011110111000000000000000100000000
000000000001010000100011000000100000000001000010000000
000000000100100000000000001000000000000000000100000000
000000000111010000000000001001000000000010000001000000

.logic_tile 27 19
000001000000101001100011110101111001110011000000000000
000010100000001111000010100111011110000000000000000000
001000000000000011100111000101101101100010000000000000
110000100000000101100100000101111111001000100000000000
000000000110001000000110000101000000000000000100000000
000010100000000011000110100000100000000001000000000000
000100000010001111100111100001001100011111110000000000
000000000000000111100111101001101000111111110000000010
000000000001011000000000000000000001000000100100000000
000000000000100001000010000000001000000000000000000000
000000000000000000000000001001011011111101110000000000
000000000110000000000000001101001000111100110000000000
000000000000000001000000000000000000000010000000100101
000000000000000000100000000000000000000000000000000000
000000000000000001000000011101000000000011000010000000
000000100110000001000010110111100000000001000010000011

.logic_tile 28 19
000001001110000000000000000001100000000000000101000000
000010000001010000000011110000000000000001000000000000
001001000010000101100000000000000000000000100000000001
100110000000000000000000000000001011000000000000000000
010000000000100000000111010000000000000000100100000001
010010100000010000000111000000001011000000000000000000
000000000000000000000111100000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100100000
000000000000000000000000000000001110000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000010001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000001100000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000001000000

.logic_tile 29 19
000000000000010000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001000000001000000011100000000000000000000000000000
100000000000000111000100000000000000000000000000000000
000000000000000000000010000101100000000000000111100001
000000000000000000000000000000000000000001000000000000
000001000010000000000000001101001110000111000001000000
000000000000000111000000001001100000000010000000000000
000010001000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010001000010000000000000000000000000000000000000000000

.logic_tile 30 19
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000100100000000000000000000000000000000100000000
100000001100000000000000001001000000000010000000000000
010000000000000000000110000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001010000000000010000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000011000000000000000100000000
000000000001110000000000000000100000000001000001000000
011000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000110000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000000000111100000000000000100000000
000011000000000000000010110000100000000001000000000000
000000100000000000010000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000100000000011000000000000000000000000000000

.logic_tile 32 19
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 19
000000000000000000
000000000001100000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 20
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
010000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 20
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 20
000000000000000111000000000101011000000000000010100001
000000000000000000100011111001000000000100000000000000
001000000000000111100000000000011010000100000100000000
100000000000000000100000000000000000000000000000000000
000000000000000000000110010001000000000000000100000000
000000001100000001000011110000000000000001000000000000
000000000000000101000000000111100000000010000100000000
000000000000000000000000001101000000000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000000000010
000000000000000001100000000101001001001101000000000000
000000000110000000000000000101111000001100000000100000
000000000000001000000000000101011000000000000000000000
000000000000000101000000001001001011000001000010000010
010000000000000011100110100000011111000100000000000000
000000000000000000000000000000011100000000000010000010

.logic_tile 5 20
000000100000000000000000000000011110000100000100000000
000000000100000000000010000000010000000000000000000000
001000000000001011100011111011111111101110000000000000
100000000000000001000110000011001000101000000000000010
010000000000001101100110100000001011000010000000000000
010010100000000101000010000000001000000000000010000000
000000000000000000000111111101101010000010000010000000
000000000110000000000010101001111011000000000000100010
000000000000000000000110100001101011000000000000000000
000000001100000000000000001101111011000010000000000000
000000000000000001000000000001101010011100100001000001
000000000000001001000000001011111110111100110000000000
000000000000000000000011100101101110010110110000000000
000000000000000001000110100101111111010001110000000000
010000000000000101100000000000011011010110100010000000
000000000000000000100010001101011001000100000010000001

.logic_tile 6 20
000100000000000000000110110000001011000000000000000000
000000000000000111000011001001001110000000100000000100
001000000000101000000111110001000001000000000000000100
100000000000011111000111110101101011000000010000000000
110000001110000111100010110101101010000000000000000001
110000000000100001100110100000001001000000010000000000
000000000000000000000111001101011011000111010000000000
000000000000001101000010110011011011101011010000000000
000000100001010000000000000001001011011110100000000000
000000000000100000000000001101111000011101000000000000
000000000000001001000000000001111100000010000100000000
000000000000000001000010000000110000000000000010000000
000001000000000000000110100111011001001001010000000000
000010100000000000000111000001111100101111110010000001
010000000000000101110000000001001010000000000000000000
000000000000000000000000000101110000001000000000100000

.logic_tile 7 20
000000101000001000000111101001111111010110000000000000
000000000000101001000111110101011000111111000001000000
001000000000001111000111011101111101010110110010000000
100000000000000001100011100101011110010001110000000000
000001000111000000000111011000011000000000100000000100
000000100001000011000010111001011000010100100000000000
000000000000000001100011101101101010000000000010000000
000000000100000111000100000101110000000100000000000000
000101000000000000000010000000001010000100000100000000
000010000000000000000100000000000000000000000010000000
000000001010000000000000010000000000000000100100000000
000000000000011001000011110000001001000000000000000000
000001000100000000000000000000001011000000100000000000
000010000010000000000000001001011100010100100000000100
010000000000000000000000010000000000000000000110000000
000000000000001111000011101011000000000010000000000000

.ramt_tile 8 20
000000000000000000000110100011111000000000
000000000000000011000100000000000000100000
001000001010000111000000000001101100000000
100000000001010011000000000000010000100000
110000000000000011000000000111111000000000
110000000000000000000000000000000000000000
000010000000000001000111000001001100000000
000001000000000001000000001001010000000000
000000001110000011100000001101111000000000
000000000000100000100010101101000000010000
000000000000001011100000000011101100000000
000000000000000111100000000011010000000000
000100000100000000010010001111011000000000
000100000111001101000011100111000000000000
010000000000000111100000000101001100000000
110000000000001111000000001111010000000001

.logic_tile 9 20
000000101000000000000000010111000000000000000100000000
000010100000000000000011100000100000000001000000000000
001001000000000111000000000011101000001001000000000000
100000001010000000000000001011110000001010000000000000
000000000001000111000000000011111110001000000000000000
000000001000100000100000001001000000001101000000000010
000000000000000000000000011000000000000000000100000001
000000001100000000000011011011000000000010000001000000
000010100000110111100111000000000000000000100100000000
000000000001110000000110000000001101000000000000000000
000000000101010011100010011000000000000000000110000000
000000000010000000000010000001000000000010000000000000
000101000000000011100000010000000000000000100100000000
000010000001010000100010100000001010000000000000000000
000001001010001111000000000111011111000111010000000100
000010000001010001100000000011001011010111100000000000

.logic_tile 10 20
000000000000000000000000001011001110001101000010000000
000000000000000000000000001011110000000100000000000000
001000001000000111100011110000011111010000100000000000
100000000000000000100111011011011101010100000000100000
000000000000100001000110000001111010010100110001000000
000000000011010101000000001101111010111100110000000000
000100000000100000010000001111101111011110100000000000
000000000001010000000010001111011110011101000000000000
000010101000100101000010010000001110000100000000000000
000011100000000000100010110000000000000000000000000000
000000000000000000000011100001100001000001110000000000
000010100000000000000110101011101000000000010000000100
000000000000100101100111100000000000000000000100000000
000000001111011101000111111011000000000010000000000000
010000000000001111100010010000001110010000000000000000
000001000000000111100010000011001010010010100000000010

.logic_tile 11 20
000001001010000101000000000001111011010110110000000000
000000100010000000010010110111111001010001110000000000
001000000000001000000011100000011100000100000101100001
100000000000000001000111110000010000000000000001100100
000100100000001001000011101111101110010110000000000000
000101100001011001000111111101101010111111000000000000
000000000000000001000110010101001010000000000000000100
000000000000000001000111100001010000001000000000000000
000000000110010000000000001001101111011110100000000000
000000100000000001000000000011101010011101000000000000
000000000100000000000000000011011001011110100010000000
000000000000000001000010011111011001011101000000000000
000010100000000111100000001101011010011101010010000000
000001101000001111000010000001001001101101010000000000
110000000000000101000000010000001010000000000000000000
110000001001000000000011111101011000000100000000000100

.logic_tile 12 20
000010000000001101000111010111011000010111100000000000
000001001000000101000011010111011001000111010000000000
001000100000001011100011100000001010000100000100000100
100001000000001111100000000000000000000000000000000111
000000000000001111110011111101011010000111010000000000
000000000000101111000110101101001111101011010000000000
000001000000101111000010110101111111001111110000000000
000010000000010111100011010101001010000110100000000000
000000000001000001000000001001101100001111000001000001
000000000000001001100011111011000000001101000000000000
000001000000000000000000000000001101010000100000000001
000000000001000000000010101111001011010100000000000111
000000001001000111100110100101001000011101010000100000
000000000000001111000011101011111000011110100000000001
000000000000000101100000001001101010001011100000000000
000000000000000000000000000101011000101011010000000100

.logic_tile 13 20
000000000000000000000010001011001000000100000100000000
000000000000000000000100001001110000001101000001000000
001000000000001000000000010000000000000000000000000000
100000000000000011000010010000000000000000000000000000
000000000000110000000111110000000000000000000000000000
000000000001110000000011110000000000000000000000000000
000000000000000000000000010101000000000000000100000000
000000100000000000000011010000100000000001000001000000
000001001010000000000111100000000001000000100100000000
000010100010000000000010110000001000000000000010000000
000001000110000000000000000000000000000000000110000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000101100000000000000000100000
000000000100000000000000000000100000000001000000000000
010000000000000000000000000000001100000100000000000010
000000000000000000000000000000010000000000000000000000

.logic_tile 14 20
000000000000000101000000000001000000000000000000000000
000000000001011001000011110000000000000001000000100000
001011001001110000000111000000000000000000000000000000
100011100000000000000100000000000000000000000000000000
010000001010000101100010100001101110000000000000000001
110000000001000000100100000000100000001000000000000000
000010000000000000000000000000001010000100000101000000
000001000000000000000000000000000000000000000000000000
000000000000100000000010100111001100000001000001000000
000000000001000000000000000001111001000000000000000000
000000000000000000000000000000011100000100000110000000
000000000000000000000010010000010000000000000000000000
000000000000001000000000010111100000000000000000000010
000000000000000101000011100000100000000001000000000000
010101001001010000000000000000000000000000000000000000
000000100000000000000011110000000000000000000000000000

.logic_tile 15 20
000000000000000001100000000001000001000001010000000000
000000000000000000000000001101001011000001100000000000
001000000000001011100000000000000000000000000110000001
100001000000001111000000000111000000000010000000100011
000000000001001011000111101000000000000000000100000000
000000000000001101000100000001000000000010000001000000
000010000000000001000010000101000000000000000100000000
000001000000000000000000000000000000000001000001000000
000000001100100000000000000000000000000000100100000000
000000000000000000000000000000001110000000000001000000
000000000000000000000000000011100000000000000000000000
000000000000000001000000000000000000000001000000100000
000000100000001101100000001101011001110000010000000000
000000000000000001000000001101001010100000000000100000
010000101000000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000

.logic_tile 16 20
000000000000000000000111111011011001100000000000100000
000000000100000000010111111101101110111000000010000000
001001000000010011100000000000000000000000100000000000
100010001110000000000000000000001011000000000000000000
010000000001011000000000010000011100000100000000000000
010000000000000111000010010000010000000000000000000000
000000000000000000000111001011011010100001010000000000
000000000000000000000000000001111001010000000000100000
000000100000000011000110100101011100000000000010000101
000001000000000000000010000000000000001000000000000100
000000001010000011100111000000000000000000100100000000
000000100001010000100100000000001111000000000000000000
000010000000000001000000010011000000000000000000000001
000000000000000000000011110000000000000001000000000000
000100000000000001000000000000001110000100000100000001
000010100100000000000000000000000000000000000000000000

.logic_tile 17 20
000000001010001000000010100001000000000000000101000000
000000000001011111000100000000100000000001000010100010
001000000000001111000000000000000000000000100000000000
100000000001010001110000000000001111000000000000000001
000100000000101000000010001000001000000110000010000000
000100000001011001000000000011010000000100000011100000
000000000100001111000000000101101010001001000100100000
000010100000001101000000001011010000001010000000000000
000000000000000000000110000000011011010000100110000000
000000000001000000000000001101001000010100000000100010
000000000000000001100000000001001011000000100110000000
000000000000000001000000000000011100101000010000100000
000000000100000000000000010000011000000100000110100000
000000000000000000000010110000000000000000000000100100
010000000000000000000000000000000000000000000100000000
000000000011000000000000000101000000000010000000000000

.logic_tile 18 20
000000001010000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000001000000
001010100000000000000011100111100000000000000000000000
100001000000000000000000000000000000000001000000000000
010000001000000111000111100000000000000000100000000000
110000000000100000100100000000001110000000000000000000
000000000000000000000000000000000000000000000100000000
000010100000000000000011100011000000000010000000000000
000000000000000001000000000000000000000000100100000000
000000001101000000100000000000001010000000000000000000
000000000000001011000000001000000000000000000110000000
000010100000000101000000001101000000000010000000000000
000000000000000101100000000001100000000000000110000000
000000001110000000000000000000100000000001000000000000
010000001010000101000000000000011100000100000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 19 20
000000000000011111100011000001011000000110000000000000
000000000010101001000000001101010000001010000000000100
001000000000001101100111000001001110001100000110000100
100000000100000101100111010111001011001101010000000100
000000000001000000000110100000011110000100000000000000
000000000100100000000011100000000000000000000000000000
000000000000000000000000000000011000000100000000000000
000010000000000000000000000000010000000000000000000000
000000000000000000000000001001111000001101000000000001
000000000000000000000000000001100000000100000000000001
000000000001010000000000000000000000000000000000000000
000010101100000000000010000000000000000000000000000000
000000000000100001100000000001000000000000000000000000
000000000000011111000000000000100000000001000000000000
010000001110000000000000000000011100000100000011000101
000000001010011111000000001001010000000110000010000100

.logic_tile 20 20
000000000000000000000011110011101000000110000000000000
000010101000000000000010110000111001000001010000000000
001000000010000000000000000011000000000000000000000010
100000000110000000000000000000000000000001000000000000
110001000000000000000000000000000001000000100100000000
110000000001010000000000000000001100000000000010000000
000000000000000000000000000000000000000000000100000000
000000000001010000000000001011000000000010000010000000
000000000000011000000010100000000000000000000000000000
000000000000000111000100000000000000000000000000000000
000001001110000000000111000000000000000000000000000000
000000000000001111000100000000000000000000000000000000
000000001011010000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000001000000000000000000000000001
000000000000010000000011001111000000000010000000000000

.logic_tile 21 20
000000000000000111100000001101100001000001010000000000
000000100000000000000000001101101100000010010001100111
001000000000001000000010000000000001000000000100000000
100000000000001101000100000111001001000010000000000010
110000000001000000000010100011011001001101010100000000
110000000000000000000000001011011010001111110000000010
000000000000000001100111111011111000101101010100000000
000000000000000000000011011001101100001000000010000001
000010000111010011100110000000001100000100000001000000
000101000001110000100111100000010000000000000000000000
000000100100000000000000000101011100010110000000000000
000000000000101001000011110000101000000001000000000000
001000001000000000000010000000000000000000000000000000
000000001110001001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 22 20
000000000100000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000001000000
001000000000000000000000000000000000000000000000000110
100000000001010000000000001111000000000010000000000000
110000001000000111100000001101100001000000010000000000
110000000000000000100000000011001101000001110001000000
000010000000101000000000010000000001000000100100000000
000000000000010111000011100000001011000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000100000100000
000010000000001011000011000000001111000000000000000000
000010100000101000000111010111000000000000000000000000
000001000001010101000110100000000000000001000000000000
010010100110000000000000000000000001000000100100100000
000011100000000000000010100000001111000000000000000000

.logic_tile 23 20
000001000000001000000110000001001101101001000101000000
000000100000001111000011100101101011010101000000000000
001000100000000111000011110111111011100001010010000000
100001000000000000000110101011001011010000000000000000
010100000000000111100011110111000000000001110000000011
010101000000000000000010111101001000000000010000000110
000000000000001111100111000111111010101001110100000000
000000000000001111100110100011111011000000010000000000
000000001010100011100010010011011111101000010000100000
000001000011010111000011100011111010001000000000000000
000000000110000000000111101001101111111101110000100000
000010100000000000000100001001111010111100110000000000
000000001110000000000010000111011100001000000000000011
000010100101000001000010001101110000001101000000100100
110000000010000101000110001011000000000001010101000000
000010100000000000000110100001101100000010010000000000

.logic_tile 24 20
000010000000000111000011100000000000000000000100000000
000100000011010000000000000111000000000010000010000000
001000001100000101100111010000001110000100000100100000
100000000001010000000011110000010000000000000000000000
110010001000000000000110101000000000000000000100000001
010001100000000101000000001011000000000010000000000000
000010100000010000000110101001101010111001110000000000
000001000000000000000000001001111001111110110001000000
000010100000000000000000010000000000000000000000000000
000001000000000000000011110000000000000000000000000000
000000000000000000000000000001111010111001110010000000
000000000000000000000010111001111000111110110000100000
000000000000100001100110000101000000000000000100000000
000000000001010000100000000000000000000001000000000011
010000000000000000000000001000000000000000000101000000
000010000010100000000000000001000000000010000000000000

.ramt_tile 25 20
000000000001010000000000001000000000000000
000100011010100111000000001011000000000000
001000001000001000000000000101100000000010
100000010000001011000010010101000000000000
010001100001000000000011101000000000000000
110010000000001001000100001101000000000000
000010000100001011100111001001100000000010
000001000000000111100100001111000000000000
001000000000000111000000000000000000000000
000100100000000001000000000011000000000000
000010100001010000000000001001100000000000
000000000100100000000010000101100000010000
000000000110000000000111000000000000000000
000000000000000000000100000001000000000000
110000000000100001000000000111000001000000
110000100000010001000011000011101110010000

.logic_tile 26 20
000000001110000111100000010000000000000000000000000000
000010100010000101100011100001000000000010000000000000
001000000000000011100000000000011100000100000100000000
100000000000000000100011110000010000000000000010000000
010000000000000000000011000101100000000000000100000000
110000001000000000000000000000000000000001000001000000
000000000000100000000000000000000001000000100100000000
000000100000011111000011100000001011000000000001000000
000001001010000000000010010001101101111001110000000100
000000000000000000000010101011011001111101110000000010
000000000000000000000000000000011110000100000100100000
000000000001000000000010000000010000000000000000000000
000000000000010000000000000000000000000000100100000000
000000000000100000000000000000001001000000000010000000
010001000000000000000110100000000000000000000110000000
000000000000000000000100000001000000000010000000000000

.logic_tile 27 20
000000000000000101000010011111101101101101010100000000
000000001110000000100010000011011011001000000000000100
001000000000000011000000000101111100010101110101000000
100001001010000000010011000101101110101001110000000010
010000000000001000000011111001000001000001110100000000
110000000000001011000011110011101001000000010000000000
000010001010000000000011100011111010011101000100000000
000000000000000000000010011101011000011111100000000010
000000000000000000000110001111111101101000000110000000
000000000000000000000000000011101011011101000010000000
000000000000001011100000000000000000000000000000000000
000000000000100011000000000000000000000000000000000000
001000000000011000000000000000011000000100000000000000
000000000000100001000000000000000000000000000000000000
110000000000000000000000000011101001010100000100000100
000000000000000001000011110000011011100000010010000000

.logic_tile 28 20
000000000000000000000000000101011000101000000000000000
000000000000000000000000001011001110110110110000000000
001000000010010111000000000000000000000000000000000000
100000000000101111100000000000000000000000000000000000
110000001001110000000000000000000000000000000000000000
110000000000110001000000000000000000000000000000000000
000000000000000000000000000011011001101000000000000000
000000000100000000000000000101101111111001110000000010
000010100000000111000000010000000000000000000000000000
000101000000000000100011000000000000000000000000000000
000000000000000001000000000000000000000000100100100000
000000000000010000000000000000001100000000000000000000
000010100001000101100011100011100000000000000100000000
000001100000100000000000000000000000000001000001000000
010000000000000000000000010000000000000000000000000000
000000000110000000000010100000000000000000000000000000

.logic_tile 29 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000100000000000000000001100000100000100000000
100000000001001111000000000000010000000000000000000000
111000000000001000000000000101001101111001110000000000
110000000000000101000000000011001000101000000000000100
000000100100000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000001101110000010000000000000000000000000000
000000000000001101000011010000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000111000000000001000000100100000000
000001001100000000000000000000001110000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 20
000000000000000000000000000000000000000000100100000001
000000000000000000000000000000001101000000000000000000
001000000000000000000000001000000000000000000000000000
100000000000000000000000000101000000000010000000000000
110000000000000000000000000011000000000000000000000000
110000000000000000000000000000000000000001000000000000
000000000100001001010000000000000000000000000000000000
000000000010001001100000000000000000000000000000000000
000000000000000101000000001000000000000000000100000001
000000000000000000100010000101000000000010000000000000
000000000000100000000000000000001110000100000010000000
000000000000000000000000000000000000000000000000000000
000000100000000101100010100000000000000000000000000000
000001000000000000100100000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 20
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000110000000
000000000000010000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 32 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000100000001000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 21
000000000000000000000000001101101101101001000100000000
000000001010000000000000000011111011010000000010000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000011110000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 21
000000000000000000000110000000000000000000000000000000
000000000110000000000011010000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000001000001000010000000100000000
000000000000000000000000000011011001000100000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000001000001000000000110000000
000000000000000000000000000000101100000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 21
000001000000100000000000000000000000000000000000000000
000000100001000000010000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100110000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000100000010000000000000000000000000000000000
000100000001000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000

.logic_tile 6 21
000000000000100111100000000000011000010100100000000100
000001000001010000100000000000011011000000000000000000
001000000000000111100111000101100000000000000100100000
100000000000000000000110110000000000000001000001000000
000000000000101101000011100001000000000000000110000000
000000000001000111100000000000000000000001000000000000
000000000000000101000110000000011000000100000100000000
000000000000000011100000000000010000000000000000000000
000000001100000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000001000000000000101111101001011100000000000
000000000000000001000000001111101000010111100000000000
000000001011000000000000010101000000000000000100000000
000000000000000000000010010000000000000001000000000000
010000000000000000000000000101000000000000000100000000
000000000000100000000000000000000000000001000000000010

.logic_tile 7 21
000100000000001000000111001111011000011001110000000000
000100000000001111000100001001101000101001110001100000
001000000000000101100111110111001011000000000000000000
100000000000000000000111110101111001000000010010000000
000000000000001011100111100000011011010000000000000000
000000000100000111000000000011011011010110000000100000
000010000001000000000011110101000001000001110001000010
000000000000000000000111101001101001000000100000000011
000000000000001000000000011000000000000000000000000000
000000000000000101000010101011000000000010000000000000
000110000000000000000000010011100000000000000100000000
000101000000000001000010010000000000000001000010000100
000000100000000000000111110111000001000011010001000000
000000001110000011000111010101001110000011110010000000
000000000000011111100000000011011011010000000010000000
000000000000101111000000000000111110100001010000000000

.ramb_tile 8 21
000100000110000000000011100111001100000000
000100010000000000000011100000100000000000
001000000000001111000010010001101100000000
110000000000000111000111010000100000100000
010010100010001000000111000001101100000000
010001100000001111000100000000000000000000
000000000000001000000011100111001100000000
000000000000001111000100000101000000000001
000100000001100001000111001001001100000000
000100000000001001000110001101100000000000
000000000000000000000000001011001100000000
000000000100000000000000000101100000000100
000001000000000011100000001011001100000000
000010000000000000100011110001100000010000
110000000000000101000000001101001100000000
110000000001000000000000001001100000100000

.logic_tile 9 21
000110100100100000000111110001001100001101000000000000
000101001010010101000110010001110000000100000000000000
001000000000001000000000000011100000000000000000000000
100000000000000101000000000000000000000001000000000000
000010100000100001000011100000000000000010000001100010
000001000000010000000111111101000000000000000000000000
000010001000000111000000010001100000000001010000000000
000001000000000000100010001111001001000001100010000000
000000100000010000000010100000000000000000100100000000
000001000000100000000100000000001110000000000010000000
000000000000000000000000000001000000000000000000000000
000000000000001101000000000000100000000001000000000000
000000000000000001000000010000000001000000100100000000
000000001000000000000011100000001111000000000000000000
010000000000000000000110100101101011000111010000000000
000000000000000000000000001101001011101011010001000000

.logic_tile 10 21
000000000000110111000000000000000000000000000000000000
000000000000100000100011110000000000000000000000000000
001001000000000000000000000011101010001001000010000000
100000100000001101000010011111100000001010000000000000
010100000110000001100011100011111110000100000000000001
110101000000001111100011100000111010101000010000000000
000000000000000000000011100101001100010100000010000000
000010000000001111000100000000011011100000010000000000
000100000110000000000000001011100000000001010000000010
000100000000000000000011111101001010000010010000000000
000000000000110101100110110001011000111001010000000000
000010101000010000000010100001111010111111110010000000
000000000000100000000000000000000001000000100100100000
000000000000000000000010000000001000000000000000000000
010000000000000000000000011000000000000000000100000000
000000000000000000000011100101000000000010000000000000

.logic_tile 11 21
000001000000000111010000000000001100000100000000000100
000000000000000000000000000000000000000000000000000000
001000001000000000000000001000000000000000000100000000
100000000000000000000000000011000000000010000010000000
000000000000000000000000001111101110000111010000000000
000000000000000000000000000111011100010111100000000000
000000000000000000000000011111001101010111100001000000
000000001101000001000010011111011010000111010000000000
000000000000001111100000001000000000000000000101000000
000000000000000111010010001111000000000010000000000000
001100000100100111100111000000000000000000100100000000
000110000001010000100000000000001000000000000000100000
000001001010000111000000000000011010000100000100000000
000000100000000000000011110000010000000000000000000000
000101000000001111000011111000000000000000000100000000
000110000001010101100011001011000000000010000010000000

.logic_tile 12 21
000000000001010011100110000001000000000000000100000001
000000001100000000100010000000000000000001000010000000
001000000000000011100000001101001010100010000000000000
100000000000001111100011000001101101001000100000000000
010111100000101001000111111000000000000000000100000000
010101000001001111100110111001000000000010000000000000
000000000000001001100010001111011111011110110000000000
000000001110000111100000001011001010111111110000000000
000000000110000000000010001000000000000000000000000000
000000000010000000000100000101000000000010000000000000
000001000110000000000110000000000000000000000000000000
000000001110000000000000001001000000000010000000000000
000000000000000001100000000101000000000000000000000000
000100000110000000000000000000100000000001000000000100
110010000000100011100000010001111011100010000000000000
000001000000010000000011000101011111000100010000000000

.logic_tile 13 21
000010100000001000000011110000001010000100000000000000
000001001110001111000111110000010000000000000000000001
001000000000000000000000001001011110010100000000100000
100000000000000111000000001111111001011101000000000000
110000000111010000000110011000000000000000000000000100
110000000000100000000010100101000000000010000000000000
000000000110000101100000000001011000001111000000000000
000010100000000000100000000111000000001101000010000000
000000100000000000000000010000000000000000000100000000
000001000000100000000011011011000000000010000001000000
000000000000000101000000000000011110000100000000000010
000000000000000000100000000000000000000000000000000000
000000000001010000000010100000011100000100000000000000
000000000000000001000000000000000000000000000000000000
011000000100010001100110100101000000000000000101000000
000010000110100000100010000000100000000001000000000000

.logic_tile 14 21
000000000110110000000000000001111111110000110000000000
000000000000010000010011110101111011110010110001000000
001000001010000000000111100001000000000000000100000000
100010100000000000000100000000100000000001000000100010
110001000000000001000000000000001010000100000000000000
110000100000000011100011010000000000000000000000000000
000000000000000000000111100000011110000100000000000000
000000000000000000000000000000010000000000000000000000
000000000010000000000000000000000001000000100100000000
000001000000001011000000000000001110000000000000000100
000010100000000101000000000000000000000000000100000000
000000000000100000000000001101000000000010000001100000
000000000000100000000010000000000000000000100000000000
000100000000010000000000000000001100000000000000000000
110000000000000001000010111000000000000000000000000000
000000000000000000000011010011000000000010000000000000

.logic_tile 15 21
000000000110001111000000000000011110000100000000000000
000000100001000111010000000000000000000000000000000000
001000100011000000000011100000000000000000000000000000
100000000000000000010100000000000000000000000000000000
000001000000000000000111100001011110000100000010000000
000000000000000000010000000000010000001001000010000000
000001000010000011110000010001001110111111000100000001
000000100000010000100011101111011100011111000000000000
000000000100000111100000010000000000000000000000000000
000000000000010000000011110000000000000000000000000000
000100000000001001000111011011101101010100110000000000
000110000000000011100110000011111011000000110000000100
000000000000000000000110011001111100000011100000000000
000000000000000000000011010101111011000001000000000000
010000000001011000000000000000011100000100000000000010
000000000000001001000010110000000000000000000000000000

.logic_tile 16 21
000000000000001011100000011001011100111001000000000000
000000000000100101100011110001001001111010000000000000
001000001000001101000111011000000001000010100000000000
100001000001011111000110111111001101000000100000000000
110000000000000000000000000000000001000000100100000000
010000000000101111000010010000001111000000000010000000
000000000010010000000000011001011000000111000000000000
000000000110100000000011010001111011000001000001000000
000000000000001000000000010000000000000000000000000000
000000000000000001000010110000000000000000000000000000
000000000000001111000010100011011100001001100000000000
000000000000000101000100000101001110001001010000000001
000000000000000000000000000000011000000010000000000000
000000000111010111000000000001010000000000000001000000
001111100001000000000010011000000000000000000010000000
000011101000100000000010001101000000000010000000000000

.logic_tile 17 21
000000000000000000000000001111011000000000000011000100
000000000000000000000010101101000000000001000010000000
001000000110000111000000011000000000000000000100000000
100000001100010000100011110111000000000010000010000000
010001000000000111100010010011001011010000100000000000
010110101100000000000110010000011010101000010000000000
000000000000000011100110000000011000000000000000000000
000000000000000000100100001101011101000010000000000000
000000000000000111000011100000000000000000000000000000
000000000000100000100100001111000000000010000000000000
000000100010100000000000000000000000000000000000000000
000001001101010000000000000000000000000000000000000000
000001000000000000000110100000000000000000100100000000
000110000000000001000000000000001010000000000000000010
010000000010001000000000000101000000000000000000000000
000100001011000011000000000000100000000001000000100000

.logic_tile 18 21
000101001000000000000000010000000000000000000000000000
000110001110000000000010000000000000000000000000000000
001010100000000000000000001000000000000000000101000000
100000000000000000000000000011000000000010000000000000
011000000000100001100110010000000000000000100100000000
110000000000010000100111000000001111000000000000000000
000000001100000011100000000011011101000001000000000000
000000000001010000010000001011101110010010100000000000
000100100011010000000010001111101100000011100010000000
000101001100100000000010000101011001000001000000000000
000000100000000111000000000000000000000010000010000000
000001001010001111000000000000001111000000000000000000
000000000110000000000010000000000000000000100000000000
000000000000000000000110100000001010000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000100011000000000000001011000000000001000000

.logic_tile 19 21
000000000101011000000000001101011010101000010000000000
000000000000101001000000000101011110000000100001000000
001100000000000111000110010000000000000000000000000000
100000000000000000100011100111000000000010000000000000
000000001000100000000000000000000000000000000000000000
000001000000011011000000000001000000000010000000000000
001000100000000011100000000000000000000000000000000000
000000000000000000100010011111000000000010000000000000
000001000110000000000000000101111001100000000000000000
000010001111010000000010001111111010110000100000000100
000000000000000000000000001001111011100000000000000000
000100000000000000000010111101101000111000000000000010
000000001000101001000010000000000000000000000000100000
000000000001001101000011001011000000000010000000000000
000000100000000000000000000000011100000100000100000000
000000100000000000000000000000010000000000000000000000

.logic_tile 20 21
000000000000000000000000000101011111101101010000000000
000000000000000000000010010011011011111111110000000001
001100001000000000000000010000000000000000000000000000
100100000000000000000011110000000000000000000000000000
010000001111001011100000000000000000000000000001000000
010000000001000011000010110101000000000010000000000000
000001000000001000000111000000000000000000000100000000
000010000000000011000100000101000000000010000000100000
000000000000001000000000000000000000000000000000000000
000000000010100101000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000110100000000000000000000000000000000000000000000000
000000000000000000000000001101011011111000110010000000
000000000000010000000000001111101001100100010000000000
010000000000000000000011110000000000000000000000000000
000000000000000000000110010000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000001000010000000000000
000000100001000000000010010101001111000010100000000001
001000001010000000000011010000000000000000000000000000
100000000000000000010111110000000000000000000000000000
010000000000000111100000000001100000000000000000000000
010000100010000000100000000000100000000001000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000001000001010000000000001001000000000010000000100100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000111100000000000000000000000000000
000000000001000000000100000000000000000000000000000000

.logic_tile 22 21
000000001000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000001000000100110000000
100000000000000000000000000000001011000000000000000000
010000001000000000000011100111000000000000000100000000
110000000001000000000000000000000000000001000000000100
000001000000000000000000000000000000000000000000000000
000010000000000000000010110000000000000000000000000000
000010100000000001100000000000000000000000000000000000
000011100010000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000001000000000000011000000000000000000000000
000000000000001011000000000000000000000001000000000000
010000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 23 21
000000001001011000000000000000000000000000000000000000
000000000000101011000000000000000000000000000000000000
001000000000001000000000000011100000000000000110000000
100000000100000111000000000000100000000001000000000000
110000001010000111000000000101100000000000000100000001
110000000000000000100010100000000000000001000000000001
000000000000000111000000010101000000000000000100000000
000000100000000011000011100000000000000001000010100000
000010000001000000000010001000000000000000000100000000
000001001100100000000000000001000000000010000010000000
001000100000000000000000000000000000000000000000000000
000101000000000000000010110000000000000000000000000000
000000000110000000000011100101101101111101010000000000
000000000000000000000100000001111010111101110000000000
011000100000000000000000000000000000000000100001000001
000000101000000000000000000000001011000000000000000000

.logic_tile 24 21
000000000000000000000000000000000001000000100001000100
000000000000000000000011110000001101000000000000000000
001011000010100000000111101000000001000010100000000000
100000000000000000000011101111001100000010000010000000
010001000000000111000111001001101111100000010001000000
010100000100000000000000000111101001010000010000000100
000000000000000000000000000000000000000000100000000100
000000000000100000000000000000001111000000000000000010
000000100000000000000000001000000000000000000000000000
000000001000000000000000001011000000000010000000000001
000000100000100101100010010000001110000100000000000000
000000000000000000100110010000010000000000000000000000
000000000000011101100110110000000000000000000000000000
000000000001000011000010010111000000000010000000000000
010000001000000011100000001101001011000010000100000000
000100000000000000000011110011011101000001010000000001

.ramb_tile 25 21
000000000000001000000000001000000000000000
000100010000001111000000000111000000000000
001000000000001011100000000011000000000000
100001000010000011100000000101000000000000
110000000000001111000000000000000000000000
110000000000001001000000000101000000000000
000000000001010001000011101011100000000000
000000000001010000000000000111100000000000
000000000000001000000011101000000000000000
000000000000000111000000000001000000000000
000010000000000000000010000101100000000000
000000100010000000000011111011100000010000
000000000000100000000111000000000000000000
000000000001000000000000000001000000000000
010000000000000101100010101111100001001000
110000000000010001000100000001101101000000

.logic_tile 26 21
000000101010000101000111100000000000000000000000000000
000101001110000000100000000000000000000000000000000000
001011100000100000000011100000000000000000100100000000
100011100111000000000100000000001000000000000001000000
000000000000000111000000000001101001101000010010000000
000000001110001101000000001111111111101010110000000000
000001100000010000000000000101000000000000000100000000
000010100000000000000000000000000000000001000001000000
000000000110000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000000000000010001000000000000000000000000000
000000000000000000000000001011000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000000000011100000000000000000100100100000
000000101010000000000000000000001010000000000000000000

.logic_tile 27 21
000000000110000000000000000111100000000010000000000000
000000000000000000000011100000000000000000000010000000
001010100000000011100000000000000001000000100000000000
100000000000000000000000000000001100000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100000000000000000010000000000000000000000000000
000001000000000000000011110000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000101100000010000000000000000000000000000
000000000000001001100010000000000000000000000000000000
000000000000000101100000001000000000000000000100000000
000000001110000000000000000011000000000010000000000000
000000000001011000000000001011101111101001000000000000
000000100000100011000000000001101011110110010000100000

.logic_tile 28 21
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001100000000000000000011100000000000000100000000
100000000000000000000011010000000000000001000000000000
110000000000100000000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
000000000000010000000000000001100000000000000000000000
000000000000010000000000000000100000000001000010000000
000000000001000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000010101010001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000010100010010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 21
000000000000001000000011000000000001000000100100000000
000000000000000111000000000000001011000000000000000000
001000000000000000000000001011100000000000000000000100
100000000100000000000000000101001010000000010000000010
010000000100000000000011100000000001000000100100000000
110000000000000001000000000000001111000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000001111000000001001000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010001011100001000000000000000
000010101110000001000011000101000000000000000010000111
000000000000000000000000000000011110000100000100000000
000100000000000000000000000000000000000000000000000000
000000000000001000000010001000011100000000000000100000
000100000000100111000000000101011010010000000010100000

.logic_tile 30 21
000010000000001111100000000000001111001100110000000000
000000000000000011100011101001011110110011000000000000
001000000000000111000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000010000000000000
010000000000000000000000001011000000000000000000000000
000000000001000000000000010000000000000000000000000000
000000000000100000000011010000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000011100000000000000000000000000000
000000000000000011100000011001000000000001000010000000
000000000000100000000010000011001000000000000000000001
000000000000000000000000010001111010000000000100000000
000000000000000000000010000011010000000001000010000000
000000000000000111000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 31 21
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000111000000000000000100000000
000010000100000000000000000000000000000001000001000000

.logic_tile 32 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000011010000100000000000000
000001000000000000000000000000010000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.io_tile 33 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000000000000000000000000000101100000000000001000000000
000000000000000000000010110000000000000000000000001000
000000000000000101000000000000000000000000001000000000
000000000000000000100000000000001100000000000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000001101000010110000100000110011000000000000
000000000000000101000000000000001000001100111000000000
000000000000000000100000000000001110110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000000101100000000101101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000001000000000000000001000111100001000000000
000000000000000101000000000000000000111100000000000000

.logic_tile 3 22
000000000000001000000000001000001101000000100000000000
000000000000000001000000000011001111000000000010100000
001000000000000000000000001001000001000000000100000000
100000000000000000000000000101001101000010000000000000
010000000000100000000010001011101101000000000000000000
110000000001011101000000001011001100001000000000000000
000000000000001101100110100111111100000001000010000000
000000000000000101000000000011100000000000000010000000
000000000000000001100000000000011101000000100100000000
000000000000000000000000000001011010000000000000000000
000000000000001001100010101001000001000000100100000000
000000000000000001000110111011001111000000000000000000
000000000000000000000000000011100001001100110000000000
000000000110000000000000000000001011110011000000000000
110000000000000000000110011011100000000000100000000000
000000000000000000000010000011101010000000000000000000

.logic_tile 4 22
000000000000001000000000000000000000000000000000000000
000000000010001111000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110001000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 22
000000001100000000000000001011111010000010000000000000
000000000000000000000011100011001110001011000010000000
001010100000000111000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000001011000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000111000000000000000001000000100100000000
000000000000000000100000000000001000000000000000000000

.logic_tile 6 22
000001000000000000000011100000000000000000000000000000
000000000000100000000111100000000000000000000000000000
001000000000000000000000000000001010000100000100000000
100000000000000000000000000000000000000000000000000000
010000000000000011000111100000001000000100000100000000
110000000000000000000000000000010000000000000010000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000001010000000000000000000000000000000000001000000
000000000000000000000010100111000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000001000000000101100000000000000000000000100100000000
000010100000000000000000000000001101000000000000000000
010000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000010000000

.logic_tile 7 22
000000000000001000000000000000000000000000000110000000
000000000001011101000000000111000000000010000001000000
001000000000000111000000000000000000000000100100000000
100000000000000000100000000000001011000000000000000100
010000001110000000000010000000000000000000000000000000
110000000000001011000110110001000000000010000000000000
000100000000000101100000000011011010000110000000000001
000100000000000000100000000000100000001000000001000000
000000000000000000000000000000000000000000000000000000
000010000001010000000010000000000000000000000000000000
000000000000000000000000000000000000000000100000000000
000000000000000000000000000000001010000000000000000000
000000000000000001000000000001100000000000000100000000
000000000000000000000000000000000000000001000001000001
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 22
000000000000000111100000010001101010000000
000000001000000000000010010000010000000100
001000000000000011100000000111001000000000
100000000000000000100000000000110000010000
110000000000000000000011110111101010000000
010000000001011111000010010000010000000001
000100000000000001100000001101101000000000
000000000000001001100010001101010000000000
000000100000000000000000010101101010000000
000000001000001001000011101101010000000000
000010000001011000000000000011101000000000
000001001001101001000000000001010000000001
000000000000001111100010000111001010000000
000001001000001001000000000011010000000100
110110100000001101100000000111001000000000
110101000000001111000000000101010000000100

.logic_tile 9 22
000000001000001000000011110000001000000100000100000000
000000100000000001000111010000010000000000000000000000
001000000000000111000000000001100000000000000010000010
100000000000000000100010000000100000000001000000000100
010000000000000000000111000011101010000110100000000000
110010100000000111000011110001101100000100000000000001
000000000000000000000000001011101000001111000010000000
000000001110001111000000000001110000001110000001000000
000000001100101000010000001000000000000000000001000100
000010000000010101000000001001000000000010000000100000
110000000001010000000010010001100000000000000001000001
100000000000100000000010100000100000000001000010000100
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000001000000000000000000
000000000000000000000000001101001010000000100000000100

.logic_tile 10 22
000000000000001000010000010101100000000000000100000000
000000100000001111000011110000100000000001000000000000
001000000000100000000011100011111110011100000000000000
100000000000010000000100001101101010111100000001000000
010000000010101000000010111101001011100000000010000000
010010101101011101000110111011101110000000000000100001
000000000000001000000000010000000001000000100000000000
000000000000001011010011100000001100000000000000000000
000000000000100000000000000001111010111001110000000000
000001000000010000000000001101101000111110110001000000
000000000000000011000000000000000000000000000000000000
000000001110000000000010000000000000000000000000000000
000000000000000000000000010111000000000000000000000000
000000000000000000000010100000100000000001000000000000
000000001010000111100000000000000000000000000000000000
000000000001000000100000000000000000000000000000000000

.logic_tile 11 22
000000000000000000000000010000000001000000100000000000
000010000001010000000010110000001011000000000000000000
001110100000000000000000000000011010000100000000100000
100101000000000000000000000000000000000000000000000000
010000000000000000000110111101011110010111100000000000
010000001100000000000011111011111110001011100000000000
000110100000000001000111100000000000000000000000000000
000101000000000000000100000000000000000000000000000000
000100000000000101000000000000001100000100000000000000
000100001100000000100000000000000000000000000010000000
000000000001010000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000001010000101100000000000000000000000000100000000
000000000000000000000000001101000000000010000000000010
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000

.logic_tile 12 22
000100001010100000000000011000000000000000000100000000
000101000001010000000010001111000000000010000000000000
001000000100100000000110000011000000000000000100000000
100000100000000000000010010000000000000001000000000000
110000000000000101000000000000001100000100000100000000
010000000000000000100000000000000000000000000000000000
001010000000010000000000001001111101010111100000000000
000011000000100000000000000111111101001011100000100000
000000001010001001100000000001100000000000000100000000
000000000000000001000010100000100000000001000000100000
000010100000000000000111011101001101000110100000000000
000000100001000000000110001011001110001111110000000000
000000000110000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000000000000
110000000000000000000110100011100000000000000100000000
000000100110000001000100000000100000000001000000000000

.logic_tile 13 22
000011000001001111100000000111100000000011000000000000
000011000001010011100000001011000000000010000000000000
001000000000000000000110101011011100010111100000000000
100000001001011001000000001001001111000111010000000100
110000001010100111000011110101001111010111100000000000
110010000001010000000110100011111000000111010000000010
000000000110000000000000000001001010000101010000000000
000000000001010001000000000001001110000110100000000000
000000001110000000000011110000000000000000000000000000
000000000000001101000111000000000000000000000000000000
000000100000010000000000001111101010100100010000000100
000001000000101001000000000101011101110100110000000000
000000001110001000000010100000000000000000000000000000
000001000001000111000110100000000000000000000000000000
110000000000001001000000000000001100000100000100000000
000000000000000011000000000000010000000000000000100000

.logic_tile 14 22
000100001111110000000110000000001110000100000100000000
000100000001100000000110100000010000000000000010000000
001010001010000000000000000000000000000000000000000000
100001000001010000000000001001000000000010000000000000
010000001000000000000010101000000000000000000100100000
010000000000000000000100000111000000000010000000000000
000000000000000000000110101000000000000000000000000000
000000001010000000000100001011000000000010000000000000
000000000100000000000000000000000000000000000000000000
000000000001010000000011000000000000000000000000000000
000101001110000000000110100000011010000100000000000000
000110000000000000010000000000010000000000000000000000
000001000001010000000000010000000000000000100001000000
000000100001110000000010111011001011000010100000000000
000000000100000011100000000000000000000000000000000000
000011100001010000100000000000000000000000000000000000

.logic_tile 15 22
000000000000000000000011100011000000000000000100000000
000000000000000000000010100000000000000001000000000000
001000000000000000000000001000000000000000000100000000
100000000000000000000000001111000000000010000010000000
110000000000000000000010110011100000000000000000000000
110000001110010000000011110000000000000001000000000000
000001000000000000000011100001000000000000000000000000
000010000000000000000011100000100000000001000000000000
000100001111010011100000000000000001000000100100000000
000000000001110001100000000000001111000000000000000010
000000000000000101100110100011101111111000000000000000
000000000000000101000100001001001101110101010000000000
000001001000100001000010001011100000000000010000000000
000010100001010000000000000111001100000000000000000010
000001000000000101000010011101101010001111000000000000
000010001000000000100110011101111011011111000011000110

.logic_tile 16 22
000000000000000000000111100000000000000010000100000000
000000000000000000000000001111000000000000000000000000
001000000000000000000110010000000000000000100000000100
100010000000000000000010100000001100000000000000000000
110000000111010000000110111001011011010000100000000000
010010100000100000000111100111101100100010110000000100
000000100110001111000010011101101111101000000001000000
000010100000010001000011101001011011010000100000000100
000000000000000111100110011011101011000110000000000000
000100000000000000000010101011111011000010100000000000
000001000000100000000010000000001010000000000000000000
000010100011001001000010001011010000000100000000000000
000001000000001000000110011111000000000001000000000001
000100100000000001000111011001100000000000000010000011
010011100000000011100000011101100000000000010000000000
000000100000000000000010101111001110000010110000000000

.logic_tile 17 22
000000100000001000000111100111000000000001000011000001
000000000001000111000110101101000000000000000010000000
001000001110000000000111100111000001000000100010000000
100000000000000000000000000000101001000000000000000001
010001000000000000000110100000001100000100000000000000
010010000001000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000010000000000001100000000001011100000000100001000110
000000000000000000100000000000101000000000000001000010
000000000000100001000000000000001111010000000000000001
000110000001010000000000000000011001000000000000000000
000000000110001000000110100000011010000010000100000000
000000001111000111000000000000010000000000000000000000
010100000000000000000000000000000000000000000000000000
000010101000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000111100000000000011000000100000100000000
000000000001000000100010110000010000000000000010000000
001000000000000101100111000111100000000000000100000000
100000000000001111000100000000100000000001000001000000
010000001000000000000010000000000000000000000000000000
110100000000100000000000000000000000000000000000000000
000000000000001001000010000101100000000000000000000000
000000000010000011000000000000100000000001000000000000
000001001010000001100000000000011000000100000000100000
000010000001001001100000000000000000000000000000000000
000001000000000000000111100001011000111101010000000000
000000000100000000000000000001101110111110110010000000
000000000000001000000000000011000000000000000000000000
000000000001011111000000000000000000000001000000000000
000000000000000000000011101101101101111001000000000000
000000000000000000000000001011001010110101000000000010

.logic_tile 19 22
000000000110101000000000000001101010000000000001000000
000000000000011011000000000001110000001000000000000000
001000000000001000000111000000000000000000000000000000
100110100000001111000011010000000000000000000000000000
000010100001001000000000001101000000000010000000000001
000001000000001111000010100001001110000000000000100000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001110100000000000000101000000000000100000000000
000000000000010000000000000000101000000000000000000010
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000110001001000000000111000000000000000100000001
000010100000000001000000000000000000000001000010000111
110000000000000000000000000000011000000100000000000000
000000000110000000000000000000010000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000010000000011110000000000000000000000000000
001000000110000111000000010000011010000100000000000000
100000000000010000100011110000010000000000000000000000
010010000000000000000000000000011110000100000100000000
010001000011011111000000000000000000000000000000000000
000000000000000011100011001000011000000110000000000000
000000000000000000000100001111011110000010100000000000
000000000110100001100110000000000000000000000000000000
000001000000010000100000000000000000000000000000000000
000000000000000000000000000101111111111101010000000001
000010000000000000000010000011001000010000100000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000001000111100111111100001000000000000000
000000000001011001000010000101111101001001010010000000

.logic_tile 21 22
000000000000100000000000000000000000000000000000000000
000000000000010011010000000000000000000000000000000000
001000001000000000000010100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
110000000000000000000000000001100000000000000000000000
010000000001000000000000000000100000000001000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000011110000000000000000000000000000
000000000010100000000000000000011110000100000100000000
000000000000000000000000000000010000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001010000000010000001000000000010000011000110
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000011000000011110000000000000000000000000000
000000001100100111000010000000000000000000000000000000
001000000000000101100000001001011010101000100000000000
100000000000000000000000001111111010111100010001000000
110000001010000000000000000011000000000000000100000000
010000001010001111000011100000000000000001000000000000
000000000000000111100010000000000000000000000000000000
000000000000010000000011100000000000000000000000000000
000110001010000001000000011101111000000010000010000000
000111101100000000000010010101100000001011000000000000
000100000000000000000000000000000000000000000000000000
000100000000000101000000000000000000000000000000000000
000000000000010000000010001001001010111001110000000000
000010100000100000000100000011111000111110110000000000
000001000000000000000000000000001110000100000000100000
000000000000000000000010000000010000000000000000000000

.logic_tile 23 22
000000000110001000000111100000001000000100000100100000
000000001100001011000100000000010000000000000000000000
001011100001000111100000010101100000000000000100100000
100110101000000000100011100000000000000001000000000100
110100000110000000000000000000000000000000000000000000
010100000001010000000000000000000000000000000000000000
000100001010000001100000000111011001000001000000000000
000000000000000000010011100011011011100001010001000000
000000001000010111000000000000000000000000000000000000
000000000000100000000010010000000000000000000000000000
000000000000000000000010011001011101111001110000100000
000000000000000000000110010001011101111110110000000000
001001000000001011100000000111000000000000000000000000
000010000000001101000000000000000000000001000000000001
010000000000100000000000000000000000000000100000000001
000000000001000000000000000000001110000000000000000000

.logic_tile 24 22
000010000000000000000110100111100000000000001000000000
000000000000000000000100000000100000000000000000001000
001000000000010000000000000011000000000000001000000000
100000000000000000000000000000101110000000000000000000
000100000000101000000011100011001001001100111000000000
000100000001000101000000000000101011110011000000100000
000010100000000000000111100101101001001100111000000000
000000000000000000000100000000101101110011000000100000
000000001000000000000010110000001000111100001000000000
000001000001000000000111000000000000111100000000000000
000001000001000000000010000000000000000000100000000000
000010000000100000000000000000001001000000000000000000
000000000000000000000000000000000000000000000100100011
000000000000000001000000001101000000000010000000100110
000010000001010000000000000000000000000000100000000000
000001000001000000000010000000001010000000000000000000

.ramt_tile 25 22
000000000000101000000111010000000000000000
000000011001001011000011111101000000000000
001000001000000000000111100101100000000010
100000110000000111000100000101000000000000
110000001010100111100010001000000000000000
110000000000010001000000001101000000000000
000000000000001111000111000101000000000000
000000000000000111100000001111000000010000
001000000000000000000000000000000000000000
000000100000000000000011100001000000000000
000000000000000000000000001001000000000001
000000000000000000000000001001100000000000
000000000000000000000111001000000000000000
000000001000000000000011001111000000000000
010000000000000000000010001011000000000000
010000000010000000000000000101101001100000

.logic_tile 26 22
000000000000100000000111100000000001000000100100000000
000000000000010000000100000000001001000000000000000000
001001000001000011000000000000000000000000100100000000
100000100110000111100011110000001001000000000000000000
010000001000000000000011100101000000000000000000000000
110010100000000000000110010000100000000001000000000000
000000000000001000000010100000000001000000100000000000
000010100000000111000100000000001000000000000000000000
001000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000010000000000001101111001111001010010000000
000000000000000000000010000101101111111111110000000010

.logic_tile 27 22
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
001000000000000000000000000000000000000000000110000000
100000000000000000000000000011000000000010000000000000
010001000000000000000110100000000000000000000000000000
110010101100100000000000000001000000000010000000000000
000000100001011000000000000000000000000000000000000000
000001000000001011000000000000000000000000000000000000
000000100000000111000000000101100000000000000110000000
000000001110000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000001000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000

.logic_tile 28 22
001000001010000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000010000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000001010000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000010000000
000010100000000000000010101000000000000000000000000000
000001000000001111000000001011000000000010000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100011010000000000000011100000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 29 22
000000000010000111000000000111101111110110000000000000
000100000100000101000000000001101010111010000000000000
001000001100001111000000000000000001000000100100000000
100000000000001011100010100000001101000000000010000000
110000001000000101000000000111011011111101110000000100
110000000000000000100010101011101100101001110000000000
000000000000000011100110101000001110000000000001000100
000000001000000111000000000011001000010000000000100000
000000100000001000000110101011001011100111010000000000
000000000000000001000011111101111010100001010000000000
000000000000001001000010000000001010000100000000000000
000000000010000001100000000000000000000000000000000000
000000000000001111000111001101101110111100100000000010
000000000000000111000011000001011100111101110000000000
010000001010000000000000011001111011110001010000000010
000000000000000111000011010111101000110010010000000000

.logic_tile 30 22
000000000000000000000111000000000000000000000000000000
000000000110001101000111100000000000000000000000000000
001001000000000001100000001111011101111101010000000000
100000100000000000000000001111111100101111010000000000
110000001000000111100111000000011010010110100000000000
010000000000000111100000000101001011010010100000000000
000010100000001011100000000001011111001001100000000000
000000000000001011000000001001001110010110110000000000
000000000001010111000000010101001101000000000010000000
000100000000100000000010000000001100000001000010000100
000000100000000101100000001000001010000100000100000100
000001000000000111100010010001000000000000000000000000
000000000000000000000010000001011111001000000000000000
000000001110000000000000001001101010001001010000000000
110000000000101101100000000000000000000000000000000000
000000000000010011000010000000000000000000000000000000

.logic_tile 31 22
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000000100000000000000000000000000000000100000000000
100000000000010000000000000000001100000000000000000000
110000000000000111100000000000000000000000100000000000
010000000000000000000010010000001101000000000000000000
000000000000000000000000000111101010101110100000000000
000000000000000000000000001101001111011100000000000100
000000000000000011000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000001100000000000000000000000000000000100000000
000000000001010000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000100000111100000000000000000000000000000000000
000000000100000000100000000000000000000000000000000000

.logic_tile 32 22
000000000000000000000110010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000110000000000000000000000000000000
100000000000001101000000000000000000000000000000000000
010000000000000000000000001101011000001001100010000000
010000000000001101000010100101011101010110110000000000
000000000000000011100000000000011000000100000100000000
000000001000000000000000000000000000000000000000000000
000000000000000000000111010011001001111000110000000000
000000000000000000000111001011111010100100010001000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000

.io_tile 33 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000010000100000000
100000000000000000000000000011001111000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000000000010001101100010100001100000000010000000000000
000000000000001001000010100101001101000000000000000000
001000000000000001100000000111000001000001110000000000
100000000000000000000010100101001010000011110000000100
110000000000000101100110000001011100000000000100000000
110000000000001111000000000001110000000001000000000000
000000000000001000000000001000000001001100110000000000
000000000000000001000011100101001011110011000000000000
000000000000000000000000010000011100000000100100000000
000000000000000000000010001101011000000010100000000000
000000000000000000000110001001001000000100000100000000
000000000000000000000000001011010000000000000000000000
000100000000000011000011101011100000000000000100000000
000100000000000000000100001001101000000010000000000000
110000000000000101100000001111101100000000000000000000
000000000000000000000000000001011000000000010000000000

.logic_tile 3 23
000000000000001000000000000000011010000000100000000000
000000000000000101000000000000001000000000000000000000
001000000000000111100000000001000001000010100000000000
100000000000000000000000000000001100000001000000000001
110000000000000000000110000001100000000010000000000000
110000001010000000000010100000001011000001010000000000
000000000000001000000111100000011010000010100000000000
000000000000000101000011101101011110000010000000000000
000000000001000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000010000000
000000000000000001100000001000000000000000000000000000
000000000000000000000000000101001011000000100000000000
000000000000001000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 23
000001000000000000000000000000001100000100000100000000
000010100000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000100000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000111000000000111100000000000000100000000
000000000000000000100000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000001101010000000000000000000000000000000000

.logic_tile 5 23
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011101000000000000000000110000000
110000000000000001000000000111000000000010000000000000
000000000000000000000010100000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000100000000000000000000000000011010000100000111000000
000100000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101011011000011100010000000
000000000000000000000000000001001011000001000000000000
110000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 6 23
000010100000000011110000010000000000000000000000000000
000000000100000000100011110000000000000000000000000000
001001000000101000000000000000000000000000000000000000
100010000000000111000000000000000000000000000000000000
010100000000000000000000000001000000000000000100000000
010101000110000000000000000000000000000001000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000100000000000000000011010000100000100000000
000010000010000000000000000000010000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000001

.logic_tile 7 23
000000000000001111000000000001111000000000000000000001
000000100000001101100010110000100000001000000001000000
001000000000010101100110100101000000000000000000000000
100000000000100000100000000000000000000001000000000000
110000000101010101000000000001011110111101110000000000
100000000000000000100000000001001001111100110000000000
000000000000000111100111000000000001000000100100000001
000000000000000000000000000000001111000000000000000000
000101000110101000000000000000000000000000000000000000
000100100000000001000000000000000000000000000000000000
000000000000000000000000000101100001000000000000000110
000000000000000000000000000000101000000000010001000000
000001000000100000000000000000000000000000100000000000
000000000000010000000000000000001100000000000000000000
000000000000001000000000001101100000000001000000000100
000000000000001101000010000001000000000000000001100000

.ramb_tile 8 23
000001000000000000000000000000000000000000
000010010000000001000000000111000000000000
001000100000000000000111001001100000000000
100000001110000000000110010011100000000000
110001000000000101100000000000000000000000
010010000010000000000000000011000000000000
000000000000000001100000000101000000000000
000010000010001111100000001111000000000000
000000000000001000000010011000000000000000
000000000000000011000111100011000000000000
000000000000001001100000000001000000000000
000000001110001011100010011011000000100000
000001000000000011100000011000000000000000
000000000000000000100010011111000000000000
010000000000000000000111101011100001000000
110000000000000000000000001001101010000000

.logic_tile 9 23
000000000000000001000110101001101010100000000000000000
000000000000010000000111101101101100110100000000000000
001010101010001111100111111000000000000000000101000110
100001000011011111100011010011000000000010000001000111
000000000001010101100000010001101101000000000000000000
000000000000000001100011100000011101100001010010000000
000010100000000001000111100101011110111101110010000000
000001000000000000100111101001001000111100110001000000
000000100000001000000011101111101010100001010100000000
000000000000001011000000000011011001010000000000000001
000000000010000001000000011000011001010000100000000000
000000000000000001000010001101011000010000000000000000
000000000100000101000000001001101011111000000000000000
000000000000000000100000000001101111010000000000000000
110100000000000001100010100111011011101001000000000000
000000000000000001000100000101001001010000000000100000

.logic_tile 10 23
000000000001011000000000010000000001000000100100000000
000000001000100101000011000000001111000000000000000000
001001000000101001100111000001011011001000000000000000
100010000000011111000100000101111111001001010000000000
110100000000001001000000000000000000000000000000000000
110100000000000001000000000000000000000000000000000000
000000000000010101100111101011100001000000110000000000
000000000000100000100000000001001101000000100000000000
000000001100000000000000001000011100010100000000000000
000000100000000000000000000111011000010000000000000000
000000100000001000000010000001101011101000010000000000
000001000000001011000000000111001001000000100000000000
000100000000001000000011100000000000000000000000000000
000000000000001101000100000000000000000000000000000000
000001101010000111100111010000011010000010000001000000
000000000000000000100011110000000000000000000000000100

.logic_tile 11 23
000001000000001111100000000000000000000000000000000000
000010000000000111000000000000000000000000000000000000
001000001000001000000000000000000001000000100100000000
100000000001001011000000000000001101000000000000000001
110000001000000111000000000000011100000100000110000000
010001000010000101100000000000000000000000000000100000
000000100001001000000000011001001011111001110010000000
000000000000000101000011100101001011111110110000000000
000000101000000000000000000101000000000000000100000001
000000100000000000000010000000000000000001000000000000
001000000000000001000011111011111000000010000000000101
000000000000000000010110111101101000000000000010000100
000000000000000000000110100000011110000100000100000001
000000000000000000000100000000000000000000000000000000
010010000000001000010000000111000000000000000000000000
000000000000000011000000000000100000000001000000000000

.logic_tile 12 23
000001000000001000000000001000000000000000000000000000
000000100000001001000011111111000000000010000000000000
001000001010100000000110101000000000000000000000000000
100000000000000101000000000111000000000010000000000000
000000000000001000000000000001100000000000000100000001
000000000000001111000000000000100000000001000010000000
000000000101001000000000000001000000000000000000000000
000000000000000111000000000000000000000001000000000000
000000000000000000000000000101000000000001000000000010
000000000010000000000000001001000000000000000000000100
000001001010000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000001000000000000000000010101000000000000000100000101
000010000000000000000011010000000000000001000001000000
010000000000000000000010101111111000010111100000000000
100000000000000101000100000101101111001011100000000100

.logic_tile 13 23
000000000101000111000111100000000000000000000100100000
000010100001100000100100000011000000000010000000000000
001000000011011000000010100011100000000000000110000000
100000000000001111000000000000000000000001000000000000
010000000000000000000011100101100000000000000000000000
110000001110001111000100000000100000000001000000000000
000000000000101001000000011000000000000000000000000001
000000000000000011000010011001001000000000100000000000
000001000000000000000000010000000001000000100101000000
000010100000001001000010100000001101000000000000000000
000001001010000000000010000101101100111001110000000000
000000000100001111000011111001011010111101110010100000
000000000000000000000000010111000000000000000100000000
000001000000000000000011110000100000000001000010000000
000000000000000000000011001001111111001001000000000000
000000000000000000000000000101011101000001010000000100

.logic_tile 14 23
000000000000000111100110010101011011100000010100000000
000000000000000000100010011111111000100000100000000001
001001001000001001100000010000000001000000100000000100
100100000010001011000011010000001010000000000000000000
000001000001000101000000000000000001000000100111000001
000010000000000000010010000000001010000000000011100101
000001100001010111000000000000000000000010000100000000
000011000001001011000011110000001001000000000001000010
000000001010010000000000000001000000000000000000000010
000100100000000000000000000000000000000001000000000000
000000000000000000000000010101011001000000100111100011
000000000000000000000010000000011000100001010010100010
000000000000000000000110001000000000000000100100000000
000000000000000000000100001011001001000000000001000000
110010100000000000000000000000000000000010000100000000
000001000000000000000000000000001001000000000000000000

.logic_tile 15 23
000000000000000000000011000011111100001000000100000000
000000000000000000000110010101100000001110000000000010
001000000000000101100110100111111010101000110000000000
100000000001000000000000001011001001100100110000000000
010001101000000011000010100011101110000100000110000000
110010000000000101000000000000110000000000000000000000
000000000000110011100000001111000001000000010000000010
000000000000101011100000001001101010000010110000000000
000010101000001000000110111011111110001000000101100000
000001000000100001000011001011110000001110000000000000
000000000000000001100011111101101110111000000001000000
000000000001010000100010000111001010111010100000000000
000000000000000001100010000011100000000000010100000000
000000001100000000000010010011101001000010110010000000
110000000000001111100000011000001100000000000001000001
000000000001000111000011000001010000000100000000000000

.logic_tile 16 23
000000000000000000000000010000000000000000000000000000
000010100001000000000011110000000000000000000000000000
001000000000000011000111000000000000000000000000000000
100100000000000000000100000000000000000000000000000000
010011100000000000000111101000000000000000000000000000
110000001000000111000100001101000000000010000000000000
000000000000100000000011000000000001000000100100000000
000000000000000000000100000000001001000000000000000000
000000001001010000000000000000000000000000000000000000
000001000000100101000000000011000000000010000000000000
001000000000100000000000000000000000000000100000000000
000010000000010000000000000000001111000000000000000001
000000000000000000010111100101011000000001000000000000
000100000000000000000011011111001001010111100000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 17 23
000000000000010000000000001000000000000000000100000000
000000001011110000000000000001000000000010000000000000
001000000000001000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
000011000000100000000000001000000000000000000100000000
000000001110010001000000000101000000000010000000100000
000000001110000001000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000001010000100000100000000
000010100000000000000000000000000000000000000000000000
000000000000000001000000000000011001010000000000100101
000000000000000000000000000101001100000000000010100100
000010000000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
110000000000000000000000000000000001000000100100000000
000000000000010000000000000000001100000000000000000000

.logic_tile 18 23
000001000110001000000000000111001101010000000000000010
000010000000000011000010010000111011101001000000000000
001000000000000011100110100000000000000000000000000000
100010100000001111000100000000000000000000000000000000
010000000000000000000000011011000000000001010100000000
010000000001010000010010000101001110000010010000000000
000000000000001001100010100111011111010000100100000000
000000000001011111000100000000011101101000000000000000
000000000110000111100011101011111010111001010000000001
000010000000000000000100000001001111111111110010000000
000000000000000001000110001111011100001000000100100000
000000000000000001000000001001000000001110000000000000
000000000110000111000110000001100000000001010100000000
000000001100000000000010001111001110000010010010000100
110000000000100000000010000001001110000000100101000000
000000000000000000000100000000001011101000010000000000

.logic_tile 19 23
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000001000000011100000000000000000000000000000
000000000000011011000000000000000000000000000000000000
000000000000000000000000011001111010000100000010000111
000000000000000000000011010001100000000000000010000001
000000000000100000010000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000110000000000000000000000000000000100000000010
000000000001010000000000000000001011000000000000000000

.logic_tile 20 23
000001000000010000000110000000000001000000001000000000
000000100000100000000000000000001100000000000000001000
001000000000000000000110000111100001000000001000000000
100000000000000000000000000000101101000000000000000000
010001000000100000000111100011101001001100111000000000
110010000000010000000100000000001111110011000000000000
000000001010000000000000000111101001001100111000000000
000000000110010000000000000000101001110011000000000000
000100000000000000000010100000001000111100001000000000
000100000000000000000000000000000000111100000000000000
000000000000001101100010100000000000000000000000000000
000000100000010101000011110000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110000011100000000000010100000000
000010000000000000000100001001101101000010110000000000

.logic_tile 21 23
000000000000000000000000000000011110001100110000000000
000000000001010000000010100111000000110011000000000000
001000000000000000000000000000011001001100110000000000
100000000000001101000000000000001011110011000000000000
010010000000000001100110010111100000001100110000000000
010001000000000001000010100111000000110011000000000000
000000000000001000000000011111000001001100110000000000
000000000000000101000010000101001011110011000000000000
000000000001010000000111110111001100001001000100000000
000000001110101001000110001011010000001010000000000000
000000001010000000000000000000001100010000000100000000
000000000000001001000000001101001101010110000000000000
000100001001011001100000000000001100000000100100000001
000100100000100001100000000101011011010100100000000000
110100000000001000000000000000011100000100100010000000
000000000000000001000000000101001101010110100000000000

.logic_tile 22 23
000000000000000000000010100001000000000000001000000000
000000001100000000000110010000100000000000000000001000
001000000000001000000000010011000000000000001000000000
100000000000001111000011010000100000000000000000000000
010000000000011001000000000000001001001100111000000000
010110100000100111000000000000001010110011000000000000
000000001011010101000110010000001000111100001000000000
000000000000100111100011100000000000111100000000000000
000010100000010000000000010111011011000100000100000000
000011101100100000000011000000101100101000010001000000
000000000000000000000000000001111011111001110010000000
000000000000001001000000000101011011111110110001000000
000000000000010000000000001111100001000001010100000001
000000100000000000000010001001101100000010010000000000
110000000000001000000000010101011101000000100100100000
000000000000000001000011000000001110101000010000000000

.logic_tile 23 23
000000001110001000000000010000000000000000000000000000
000000000000001111000011110000000000000000000000000000
001000000001000001100110001001000001000001110010000000
100000000000001101000000001011001011000011010000000000
010000000000000111000000010001111011001100110000000000
010000000001000000000010000000001011110011000000000000
000001000000001011000011110000001011010000000100000000
000000100000001001100111010011001101010110000000000000
000000000000000001000000000000000001000000100000000000
000000000001010000000011100000001111000000000000000000
000000000000000000000010100011000001000000010100000000
000000000000000000000100001101101001000010110000000100
000001000000110000000000000000000001000000100000000000
000000101110110000000000000000001010000000000000000000
111010101010000000000010101000011000001100110000000000
000000000000000000000000000001000000110011000000000000

.logic_tile 24 23
000000001110000001100111010000011001010000000000000010
000000000000000000000011100000011101000000000000000010
001000000000000111100111101000000000000000000100000000
100000000000000011100111100001000000000010000000000000
010000000001101000000011111001001110101000100000000000
110000000001010111000111111001011001111100010001000000
000000000000001111100011110101111000001000000000000000
000001000000101111000111010101100000000110000001000000
000000000011010000000010000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000001000000100000000000010000000001000000000000000100
000010000001000000000011011001001001000000100000000001
000000001000000000000000000101001100001100110010000000
000000000001010000000010000000110000110011000000000000
001010100000000001000000001111111011010111100000000000
000100000000000000000000000101001011111011110010000000

.ramb_tile 25 23
000000000001000000000010011000000000000000
000000010001000000000011010011000000000000
001000100000001000000111001111100000000000
100001000000000111000000000011100000000000
010000000110000111000000011000000000000000
010100000000000000000010010001000000000000
000000000001010011100000000111100000000000
000000001010000000000000001101000000000000
000000000000000000000000000000000000000000
000110100000010111000000000101000000000000
000000000001010001100000001011100000000000
000011000100001101100010111111100000000000
000000000000000000000111000000000000000000
000000001100100000000000000011000000000000
010000000001010001000111110111000001000000
110000001101110000000111001001101001000000

.logic_tile 26 23
000000000010000111000110011000001010000000000010000000
000000000001010000100011101111010000000100000000000100
001000000000000101100111100011101101101000000000000000
100000000000001111000000000101111000010000100000000000
010000001000000101100111111101101110001001000110000000
010000000000000011010110010111100000001010000000100000
000000100000000000000010011001100000000001010110000001
000000000000010000000011010011001110000001100000100000
000000000000001001100111101011001010111000000000100000
000000000000000111000011111011101010100000000000000000
000000000000100001100000010101100000001100110000000000
000000001100010000000010111001100000110011000000000000
000010100110000000000000000001100000000001000000000100
000101000001010001000000001101100000000000000000000000
110100000000100111000111100011000000000000010000000000
000001000000010000100100000001001100000001010000000000

.logic_tile 27 23
000000000000001000000000010000000000000000000000000000
000000001100000111000011010000000000000000000000000000
001001000000001000010000000000000000000000100110000000
100010001011001101000000000000001111000000000001000100
000000000000001000000000000000011010010000000000000000
000000001110001111000000000000001001000000000000100101
000000000000001111000000010000000000000000000000000000
000000000000000011000011110000000000000000000000000000
000001001010100000000000000000000000000000000000000000
000010000000010000000010110000000000000000000000000000
000000000100000000000000000001001101111101010000000000
000000000000000000000000000101011011111110110000000010
000000000000100000000000000000000000000000000000000000
000000000000010000000011110000000000000000000000000000
010000000000000000000000000000011000000100000000000000
110000001000000000000000000000000000000000000000000000

.logic_tile 28 23
000000000000000001100000000101100000000000000100000011
000000000000000000100000000000100000000001000001100000
001000000000100101100000000101011111011110100000000000
100010100001010000100011110111101000101111110000000000
000000000000000000000011110001000000000000000100000000
000000000000000000000011110000000000000001000010000000
000001000001010001000111010111111000011111100000000000
000010100000100000110110000111011011101011110000000000
000001000000000001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000111100000000000001100000100000100000000
000000000000000000100000000000010000000000000000100000
000000000000000000000000000000011100000100000100000000
000100000000000001000000000000000000000000000000000000
000000000000000001000000000101111010111101110000000000
000100000000000000000000000111101100011110100010000000

.logic_tile 29 23
000000000000100001100000001011011100011101000100000000
000000000000000111100011110011101011111110100000000000
001000100000001000010111101101011100010100110100000000
100001000000000011000111101111001110111100110000000000
010000000000000101100110111101101100010111110000000000
010000000110001001010011101101001110100111110000000000
000001000000001101010011101101111100011101010100000000
000010100000001011000110001001001011101101010000100000
000001100110001011000011111001001111010100110100000000
000001000000001011000110001011011001111100110000000000
000000000000000001100110100011011000000000000010100010
000000000000000001100011110000001010001000000000000010
000001000000001001010110100111101110011101010100000000
000000100000000001000110001111011101101101010000000000
110000000001001000000000011001011101100000000100000000
000000000000100001000010101101001101110100000000000000

.logic_tile 30 23
000000000000010001100010100000000001000000100100000000
000000000000100000100100000000001101000000000000000000
001000000000001011100000001001101101111101110000000000
100000000000000011000010101101011010011110100001000000
010000000001000111000111101001101100000000000000000000
110000000000100000000110110011000000001000000000000000
000000000000101001100000001101101010000101010000000000
000000000001001111000010000111001011011110100000000001
000000000001000011100000000000001110000100000100000000
000000001010100001100010100000000000000000000000000000
000000000001011000000000010000000000000000100100000000
000000000000100011000011110000001000000000000000000000
000000000000001000000000001101111011111101110000000000
000000000000001011000000001111101110101001110000000000
000000000000000101000010001001101100010000100000000000
000000000000001101000000000101101001100010110000000000

.logic_tile 31 23
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000001101101101011111110000000000
100000000000000000000000001011011011001111100001000000
010000000000000000000010000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
000000000001010111000000010000000000000000000000000000
000000000000000000100011000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000000010000000000000000000000100100000000
000000100000000000000000000000001000000000000001000100

.logic_tile 32 23
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000000000000
001000000000000000000000000000000000000000000000000000
100001000000000000000011010000000000000000000000000000
110000000000000011000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000100000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111001000000000000000000100000000
000000000000000000000000001001000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 24
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000100100100000
000000000000000000000000000000001100000000000000000000
000000010000000011100000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 24
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000001111000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000010100000000000000000000100000000
000000010010000101000100001101000000000010000010000000
000000010001010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000

.logic_tile 4 24
000000000000000011000000001001000000000001000010000000
000000000000000000000000001111000000000011000000100011
001000000000000000000111101000000000000000000100000000
100000000000000101000000001111000000000010000000000000
110000000000000000000000001001101011000010000000000000
110000000000000000000010110011111110001011000010000000
000000000000000000010000000000000000000000000000000000
000000000000000001000000001011000000000010000000000000
000000010000000001100110000000000000000000100100000000
000000010000001111000100000000001100000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000111001001101101000111000000000000
000000010000000000000000000001101110000001000001000000
000000010000000011100011100000000001000000100100000000
000000010000000000100110000000001010000000000000000000

.logic_tile 5 24
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000010000000000000000000001000000100100000000
100000000000100000000000000000001111000000000010000000
010000000000000000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000010100000000000000011010000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000100000000
000010010000000000000000000111000000000010000000000010
000000010000000000000000000101100000000000000100000000
000000010000000001000000000000100000000001000000000000
110000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000

.logic_tile 6 24
000001000000000000010000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
000001000000000000000000001011111110001000000110000101
000010000000000000010000001011111111000000000010000000
000000000000000000000000000000000000000000000000000000
000000001100000001000000000000000000000000000000000000
000000010000000000000000000101100000000000000101000011
000000010000000000000000000000000000000001000010000111
000000011110010000000010100000000000000000000000000000
000000010000100000000010000000000000000000000000000000
000000010000100000000010100000000000000000000000000000
000010110000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000

.logic_tile 7 24
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000100000100000000000001000011100000000000000000000
100001000001010000000000001101010000000100000000000001
000000000000000111100000010011101010001000000000000000
000000000000000000000011110101110000000110000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000100010010100000000000000000000000000000100110000100
000000010000000000000000000000001001000000000000000010
000000010000000000000011100000000000000000000000000000
000000010000001011000010000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010001010000000000000011100000000000000000000000
100000010000000000000000000000000000000001000000000000

.ramt_tile 8 24
000000000000100111100111101000000000000000
000000010001000111100100001101000000000000
001000000000010000000110100111100000000000
100000010000001001000000001001000000000000
110001000000000000000000011000000000000000
110010100000000000000011000101000000000000
000000000000000011100111001111100000000000
000000000000000000100100001001100000000000
000000010110001000000000000000000000000000
000000010000001011000000000111000000000000
000000010001010000000000011001000000000000
000000010000100000000010011111000000010000
000000010001000011100111100000000000000000
000000010000010000000100000011000000000000
010000010000000001100110000011100000000000
010011011100000000100110001101101000000000

.logic_tile 9 24
000000001010101000000110100011011001100000000000000000
000000000000000001000011100011111110110000010000000000
001000000000000101000111001111000000000000010000000000
100001001010000000100100000101101111000010100000000001
000000000000000000000111100001111101110000010000000000
000000000000000000000010110011011110100000000000000000
000001000000001000000000011111101100101000010000000000
000010000000000111000011101101001001000000010000000010
000000011110000001100110000000011011000100000010000000
000000010000000011100100000001001111010100000000000000
000001010110000000000110000001000000000000000100000000
000000010000000000000100000000100000000001000010000000
000000010001010000000011111101001100101000010000000000
000000110000010000000010000111101100000100000000000000
000000011010000001000111011000001011000000000000000000
000000010000000000000110000101011111010010100000000010

.logic_tile 10 24
000010000000010000000000010000000000000000000000000000
000001000010100000000011110000000000000000000000000000
001000000000000000000000001000000000000000000100000000
100000000000000000000011110101000000000010000000000000
010001001000000101000000000111000000000000000100000000
010000100000000000100000000000000000000001000000000000
000000000000000101000000001011001011010000110000000010
000000001000000111100010110111001100000000010000000000
000001011010010000000000001000000000000000000100000000
000010010000100001000000000111000000000010000000000000
000010110100000111000000001101101101010000100000000000
000001010000100000000000001111001100010000010010000000
000000010000000001100000001000000000000000000100000000
000000110000100001000000001001000000000010000000000000
000000010000001011100000011111001101001000000000000000
000000010000000001000010000011001011000110100001000000

.logic_tile 11 24
000010000001001000000110100001000001000000010100000000
000000101110001111000111100011101101000000000000000000
001010100000000001100000000000000000000000000000000000
100001000000011001000000000000000000000000000000000000
000000000000001111100111110101001101111011110100100000
000000000000000001110011111101011000111111110000000000
000000000010000011000111100001011011111111110100100000
000000000000000000000000001101101000111110110000000000
000100011010010000000010100001011110101001010011000000
000100010001100111000100000001111010110110100001000000
000001010000000000000000000011100000000000010100000000
000000110000000000000011111001101110000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000001001000000000000000000000000000000000000
110000010000000000000000000101100000000000000100000000
000000110000000000000011110000100000000001000000100010

.logic_tile 12 24
000000001010100000000111100101100000000000000110000000
000000001110000000000000000000000000000001000000000000
001000000110000000000000010000000000000000000000000000
100000000000000000000010110000000000000000000000000000
010000000010100011100110100000000000000000000000000000
110000000000010000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000101010000000000000000000011001010010000100000000000
000110010000000000000000001001101111100010110000000010
000000010000000000000000000000000001000000100000000000
000000010001000000000010000000001001000000000000000000
110000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 24
000000000000001101100011100111011000100000000100000000
000000000000000101100100001101111010110000100010000000
001000000000000111100011100000001101000000100000100000
100000000000000111000000000000001111000000000000000000
000000000000000001000111001111111001010110100000100000
000000000000000000000100000101001110001001010000000000
000000000110001001000011110011101100001011000100100000
000000000000001111000110100001010000001111000000000000
000000010000101111100111011011111011111111010100000000
000010110001000011100110111111011000111111110000000000
000011110000001001100000001001000000000000010100000000
000011011100000101000000000101001001000000000000000000
000000010000000000000000010000000000000000000100000000
000010110000000000000011100011000000000010000000000000
110000010000001001000010010101111010010110100001000011
000001010000001011000010001011011100000110100011100010

.logic_tile 14 24
000001000000000000000000000101011011000001000000000000
000010000011010000000000001101001011001000000000000000
001001000001100000000111000101011011001000000001000000
100000000000110000000000000101111010010000000000000000
000000001000001000000111100111000000000011000100100000
000000000000001101000100000011000000000001000000000000
000100000000000101000010000101011011000010100100100000
000001000001000001100000000000101101001001010000000000
000000010001000000000000000101101011010000000000000000
000000011010000101000000001101001011101000000000000000
000010110000000000000110100101101011001000000001100000
000000010001000000000000000101111010000000000000000000
000000010000001000000000001101011000011111110100000000
000100010000000001000000001111011011101011110000100000
110000010000000000000110101101101010000110000000000000
000000010000000000000000001011110000001000000001000000

.logic_tile 15 24
000100000001011101100111000000000000000000000000000000
000000100000100111100011110001001111000000100000000000
001010100000001111100000000011011100001111100000000000
100001000000001111000000001101001000001111110000000000
000000000000000111100011110000000000000000000000000000
000010101001000000100110010000000000000000000000000000
000000000000000111000011100101011000000000000000000000
000000000000001111100000000000000000001000000010000111
000000010010001001100011110011001101100001010100000000
000000010010000001000110101011101011000010100000000000
000001010000000000000000010101100001000011010000000010
000000010000000101000010100001001000000001000000000000
000000010000100111100010000001011110000101010000000000
000000010000010000000000000111111011001001010010000000
110010010000000000000000010001011101000010100000000000
000000110000000000000011110000111010100001010000000000

.logic_tile 16 24
000000000000000000000000010001111100000000000000000000
000001000000000000000010000000100000001000000001000100
001000000000001000000011100000000000000000000000000000
100010000000001011000110100000000000000000000000000000
000010000001010000000000001000011010000000000001100000
000001100001100000000010001011001110000000100000000000
000000000000001000000000000011111000100000000100000000
000000000000001001000010000011001110110000100000000001
000000010111010111000000001101101111101000000100000000
000001010000100000100000001001101100100100000000000000
000000110110001101100000010111011101000000000000000001
000000011110001101000011000000011010000001000001000001
000010110000001101100010000000011011000000000101000000
000001010000000001000000000111001101000100000000000000
110000011000000000000000000001001111111100010010000000
000010010000001111000000001101111110111100000000000000

.logic_tile 17 24
000000000001010011110000000000000000000000000100000000
000000000000000000100011100011000000000010000000000000
001000000110000000000000000101100000000010000000000000
100000000000000000000000000001101010000000000000000000
010000001010000000000000010101101010000100000000000000
010000000000000101000010000111000000000000000000000000
000101000000000000000010100000000000000000000000000000
000010100110000101000000000000000000000000000000000000
000000010000000000000000000001001011000100000000000011
000000010000000001000000000000011011000000000010100100
000000010000000000000000000000011110000000000000000000
000000010000000000000000001101010000000100000000000100
000000010000100101000000000101101011000000000000000001
000000010001010000000000000111001111000000010011000001
000000010000000000000110000000011010000100000000000000
000000010000000000000000000001010000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
001000000000000000010000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000100100000000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000100000000000000000011100111000000000010000000000000
000000010001010000000000000111000000000000000000000010
000000010000100000000000000000000000000001000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001101000000000000000000000000000000000000
110000110000100000000000001000000000000000000111000000
000000010000000000000000001101000000000010000000000000

.logic_tile 19 24
000010000000001000000000000000000000000000000000000000
000001000000001111000000000000000000000000000000000000
001000000000000011100110001001011011101001010000100000
100000000001000000000000001001011000111001010001100000
000000000001000000000110100011000000000000000110000000
000010100000100000000100000000100000000001000000000000
000000001000000101100111101101111011100000000001000000
000000000000000000100110001101101000000000000000000000
000000011010000000000110000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000101011010000010000000000000
000010010000000000000000000000100000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000100000000
000000000000000000000010110101001101000000100000000000
001001000000000101000000000000000000000000000000000000
100010000000000000100000000000000000000000000000000000
000010000000100101000000000000011010010000000100000000
000001000001000000100000000000011101000000000000000000
000000001000000000000000000011000001000000000100000000
000000000000001101000010110000101010000000010000000000
000000010000100000000000010000000000000000000000000000
000001010000010000000011100000000000000000000000000000
000010010000000000000000000001001100000000000100000000
000001010000000000000000000000110000001000000000000000
000000010000000000010000000000011000010000000100000000
000000010000000000000000000000001101000000000000000000
110000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000010101100000000000001000000000
000000000000000000000011100000000000000000000000001000
001000000000000000000110000000000001000000001000000000
100000000000000000000000000000001001000000000000000000
010000001000000000000000000000001001001100111000000001
010000000000000000000000000000001010110011000000000000
000000000000000101000000000111101000001100111000000000
000000000000000101000000000000100000110011000000000000
000001010000101111100000000000001000111100001000000000
000000110001001111100000000000000000111100000000000000
000000010000000000000000000011011101101101010000000000
000000010000100000000010100011011010101001110010000000
000001010000000000000000001101111001000010000000000000
000010110001000000000000001111011010000000000000000010
110000010000000000000110001000000000000010000100000000
000000010000000000000100001001000000000000000000000000

.logic_tile 22 24
000001000000000000000010110001101101000010000001000000
000010000000000000000011110101011100000000000000000000
001000000000000001100000001101011100010000000001000000
100000000000000000000000000001001101000000000000000000
010000000000000101000010100001000001001100110000000000
110000000000001111100110100000101100110011000000000000
000000000000000001100000000000001100000000000100000000
000000000000000000100011110011010000000100000000100000
000000010000000001000110000111000000000000000100000000
000110010000000000000011100000101101000000010000000000
000000010000001000000000000000001100010000000100000000
000000010000000001000000000000011011000000000000000000
000000010000001001100000010101101110101000010000000001
000000010000000001000010001001101110000000010000000000
110000011100000101100000000101111110010000100000100001
000000010000000000000000000000001010000000010011000000

.logic_tile 23 24
000001000000000111100010110001000000000000001000000000
000000001110000000100011110000000000000000000000001000
001000000000100000000000000111000000000000001000000000
100000000001010000010000000000000000000000000000000000
010010000000000000000000000001001000001100111000100000
010001000000000000000011100000100000110011000000000000
000000001110000000000111100101101000001100111001000000
000000000000000000000000000000100000110011000000000000
000001010000000000000000000000001000111100001000000000
000010111000010000000000000000000000111100000000000000
000000010000000000000000000111011010000010000000000000
000000010000000000000000000001011001000000000000000000
000000110000000101100000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000100100000000
000000010000000000000000000000001011000000000000000100

.logic_tile 24 24
000000001110000001100111100111101000000000000000000001
000000000000000101000100000000110000001000000001000000
001000000000001111000000010000000000000010000100100000
100000000010000111110011100001000000000000000000000000
110000000000001000000000001111101111111100000000000000
010000000001001111000000001001011101111101100000000000
000000000100000011100000000111100001000000110000000000
000000000000001101110000000011001000000000010000100000
000000010000000001000000010000000001000000100000000000
000000010001000000100010000000001010000000000000000000
000000010001000000000000010001000000000000000000000000
000010110000100000000011100000000000000001000000000000
000000010000100000000000010101100000000000000000000000
000000010001010000000011100000000000000001000000000000
110000010000000111000000011001100000000000010000000000
000000110000000001100010010001001010000010100000000000

.ramt_tile 25 24
000001000001011000000011100000000000000000
000010010000101001000010010011000000000000
001010100000001111100000011111000000000000
100000010000000011100011110101000000000000
010000000000000111100000001000000000000000
010000000000000000000000001001000000000000
000000000000001101100000001011100000000000
000000000100000111000000001011100000000000
000000010000000000000000001000000000000000
000000010000001111000000000001000000000000
000000010111000000000011110001000000000000
000000010000100001000111001001000000000000
000001010000001111100000000000000000000000
000010010000000111000000000101000000000000
110000110000000000000000001101100000000000
010000010000100000000000000001001110000000

.logic_tile 26 24
000000000001000101000111100000000001000000100100000000
000000000000000000100000000000001100000000000000000000
001000000000001000010000000011101010101000010000000000
100000000000010111000010010111111000001000000010000000
110000100000000000000110100111001001000000000000000000
010000000000000000000000000000111111100001010000000000
000000000010100000000110100001100000000001010000100000
000000000000010000000000001111001101000010000000000000
000000010100010101100011101001011111100000000000000000
000100010000100000100010101101011101110000100001000000
000000010010000000000110000000000000000000100100000000
000000010000100001000110000000001100000000000000100000
000000010000001000000110011001011101100000010000000000
000000010000010101000111001011011001010100000010000000
000000010011011000000110010111011101100000000000000000
000000010000100101000010100001111110111000000000000000

.logic_tile 27 24
000000000000000000000000000000000000000000000110000000
000000000000000000000000001111000000000010000000000100
001000001110000000000010100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000001011011100111100000000000000000000000000000
000000000000100011000000000000000000000000000000000000
000000001110000000000000001101011110111001000000000000
000010000000000000000011001001111010111010000001000000
000000010000000000000000000000000000000000000100000100
000000010000000000000000000101000000000010000010000100
000000010010010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000010000000011010000100000100000100
000000010000010000000000000000010000000000000000000100
011011010001010000000011000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 28 24
000000000000000000000000011000000000000000000100000100
000000001010000000000011010011000000000010000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000010000000000011100000100000000000000
010000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001110000000000000111000011000000000000000100000000
000011010000000000000000000000100000000001000000100000
000000010000000000000010100000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010010000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000

.logic_tile 29 24
000001000000000001000111111101101001010111110000000000
000010100100000000100110001011011111101111010000000000
001000000000000001100000001011101100001001010100000000
100000000000000000000000001101001010011111110000000000
110001000000001000000011100101111101001111100000000000
110010000000000001000100001101011101101111110000000000
000000000100000111000000000000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000010000000001100000000000011110000100000000000000
000000110000000011000000000000000000000000000000000000
000001010000000001000010011011111110111101110000000000
000010110000000001000010111111101000101001110000000000
000000010000001000000111001011101110000000000000100100
000000010000000011000100000101000000000100000001000000
110000010000000011100010000011101001001001010100000010
000000010000000011100011100011011000011111110000000000

.logic_tile 30 24
000000000000000000000000000000011000000100000100000000
000000001110000000000010100000000000000000000000000000
001000000000000111000000000000011110000100000100000000
100000000000000101000011100000010000000000000000000000
010000000000000001000011101000000000000000000100000000
010010000000000000000100000011000000000010000000000000
000000000000001111100000001101001010100100010000000000
000000000000000011000000000101101111111000110000000000
000001010001000001100000000000000000000000100100000000
000010111100100000000000000000001111000000000000000000
000000010000000000000000001001111010010101000000000000
000000010000001001000000000101101100111110000000000000
000000010000001000000110111111011011010100110000000000
000000010000000001000111000001001010100100110000000010
000000010000000000000010001000000000000000000000000000
000000010000000000000000000101000000000010000000000000

.logic_tile 31 24
000000000000000000000000000000000000000000000000000000
000100000100000000000000000000000000000000000000000000
001000000000000101100000010101100000000000000000000000
100000000000000000000010000000100000000001000000000000
010000000000000000000111101001101010101011100000000000
110000000000000000000110001001011111101001000000000000
000000000000000000000011100011000000000000000000000000
000000000000000000000000000000100000000001000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000010010000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000001111000000000010000000000000
000000010000000000000110100000000001000000100100000000
000000010000000000000010100000001011000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 24
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000010000000000001000000000000000000100000000
100000000000000000000000001101000000000010000000100000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000011100001000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000111100000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000

.io_tile 33 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 25
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000011010000000000000000000000000000
010000000000000000000110000000000000000000000000000000
110010000000000000000100000000000000000000000000000000
000000000000000000000000000000011000000100000111000010
000000000000000000000000000000010000000000000010000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 25
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000001000000000010000000000000
000000010000000000000000001000000000000000000110000000
000000010000000000000000001101000000000010000000100000
000000010000100000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
110010110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000

.logic_tile 4 25
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000001000000010101111111001000011100000000000
100000000000000111010000000111001001000010000010000000
010000000000100000000000000011000000000000000100000000
010000000001010000000000000000100000000001000000000000
000010000000000000000000010000000000000000000000000000
000001000000000000000011110000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000000000000000000000000001000000100100000000
000000010000000000000000000000001011000000000000000000
000100010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000001100000000000000000000000000000000000
000000010000000101000000000000000000000000000000000000

.logic_tile 5 25
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000111000000000111000000000010000000000001
100000000000000000000000000101100000000011000000000000
010000100000101000000011100000000000000000000000000000
110000000000001111000010010000000000000000000000000000
000000000000000000000000010000000001000000100100000000
000000001110000000000011100000001000000000000000100000
000000011010000000000000000000001010000100000100000100
000000010000000000000000000000010000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000010000000110000000000000000000000000000000
000100010000100000010100000000000000000000000000000000
000000010000000000000000001000000000000000000100000000
000000010000000000000000001101000000000010000000100000

.logic_tile 6 25
000001000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
100000000000000000010000000000000000000000000000000000
010100000000000000000011100000000000000000000000000000
110100000000000000000000000000000000000000000000000000
000100000000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000000000001
000001010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000001010000000000000000000111100000000000000000000000
000010010000000000000000000000100000000001000000000000
110000010000010000000000010000000000000000000000000000
000000010000000000000010010000000000000000000000000000

.logic_tile 7 25
000100000100000000000110010000000000000000000000000000
000100000000000000000011110000000000000000000000000000
001110001100010000000000000000000000000000000000000000
100101000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000001010000000000000000000000000000000000000000000
000000000000000000000000001000000000000000100100000000
000010100000000000000000001011001001000010000010000000
000000010000100000000000000000000000000000000000000000
000100010001000000000000000000000000000000000000000000
000000010000000000000110000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000100010001010000010000000000000000000000000000000000
110000010001010000000000000000000001000010000100000000
000000010000100000000000000000001101000000000010000000

.ramb_tile 8 25
000000000001000000000000000000000000000000
000001010001001111000000000101000000000000
001000000001011011100111010111000000000000
100000001000101011100011011101100000000000
010000100000000111100011100000000000000000
110000000000100000000011100001000000000000
000010100000000001000000011111000000000000
000010100000000000000011100001000000000000
000000010000001000000010001000000000000000
000000010000000101000000000001000000000000
000000010000010000000000000011000000000000
000000010000100000000000001011000000000000
000000010000110001100110101000000000000000
000001010000000000100000001001000000000000
010000010000000000000110101111100001000000
110000010000000000000000001001101011000000

.logic_tile 9 25
000000001010000000000000000000011110000000000000100010
000000001110000000000010010101000000000100000000000100
001000000001010111000000000000011010000100000100100010
100000000000100000000000000000010000000000000000100001
000000000110000111100111100000000000000000100100000000
000010100000000000100100000000001011000000000000100000
000000000000010001000111100000001011010000000000100110
000000001110000000100100000000011110000000000000000000
000000010000000000000000000000000000000000100110000011
000000010010000000000000000000001010000000000000100000
000010010001000000000000000001000000000000000110000011
000001010000100000000000000000100000000001000000000000
000000010000000000000000001000011000000000000000000100
000000010000100000000000000101000000000100000000000000
010000110101010000000000001001000000000001000000000100
100001010000101111000000000111100000000000000000100000

.logic_tile 10 25
000001000000000000000000000000000000000000000000000000
000010101101000000000010100000000000000000000000000000
001000000001000000000000000000000000000000100100000000
100001001110100000000011110000001010000000000000000000
010000000100110111000011110000000001000000100100000000
110000100001010111100010000000001010000000000000000000
000000000000000001010000010000001010000100000000000000
000000000000000000000011100000000000000000000000000000
000000010000000000000000000101001111010100000000000000
000000110000000000000000001001101100011000000000000000
000000011010001000000000000000011000000100000100000000
000000011100000011000000000000010000000000000000000000
000010010000001000000000000000011010000100000100000000
000001010000001011000000000000010000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 25
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010100000001000000000011101000000000010000100000100
100001000000000101000011011101000000000011000000000000
111000001010000111100000001000000000000000100000000000
010000000000000000000000000101001010000010100000000000
000001001010100011100000010011101101111101110010000000
000010000000010000100011100011111011111100110000000000
000000010000000001000000010000000000000000000000000000
000000010110000000000010000000000000000000000000000000
001000011000000001000111100000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000001010100000000000000001011111101010100100000000000
000010010001000000000000001001011000101001010000000000
110000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 25
000000000000101000000010101111011010100000000000000000
000000000000000111000111100111101010000000000010000000
001010000000000000000011110001001110010111100000000000
100010001100001101000111111001001111001011100001000000
000000000000000111100111111101111001011101000000000000
000000000000001001100010001101011000101101010000000000
001000000010000101100010111011001001011111110000000000
000000000000010001100110100111111010010110110000000000
000000010000000111100010110000011011010000100000000000
000000010000000001100111011101011010010100000000000000
000000010110100000000000000001101100111101110100000000
000010011010010000000000000011101010111111110000100000
000000010000000111100110010001001101000110100000000010
000000010001000000000011010001111011001111110000000000
110000010010001001000000000111011110010100000100000000
000000110000000001000000000000101011001000000010000000

.logic_tile 13 25
000000000000000111000010100000001110000100000100000000
000000000000010000000100000000011010000000000000000000
001000000000101111000111011000011101000000000100000000
100000000001010011000111100001001011010010100000000000
000000000000000111100011100011101101000010000000000000
000000000110000000000111110000101011000000000001000000
000000000000100000000110010111101110001001010100000000
000000000000000001000011001101101001101001010000000010
000101010000000001100110101011011011111110100000000000
000110010000100000000100000001101001011101000000000000
000000010000101001100010000001100000000000000100000000
000010110000010001000000000000100000000001000000000000
000000110000000111000000000011100001000000000000000000
000010110000000000000011100000001001000001000000000000
110000010110100000000010001101011110101100000100000000
000000010000000000000000001001111000001100000000000000

.logic_tile 14 25
000010100000001001000111100000000001000000100100000000
000001000000001101000000000000001001000000000001000000
001000000000000000000000011011011011000110000000000000
100000000000000101010010101111001110000010100010000000
110000001010001000000110000000000000000000000000000000
010000001111000101000100001101000000000010000000000000
000000000000001011100111000001001110000000000010000000
000000000000001001100000000111000000000100000000100001
000000010000001000000111010101101011000010000000000001
000100010001011011000010100000001101000000000000000000
000010010000000101100000010001111010000000100000000000
000000010000000000100011101001011000000000000000000000
000000011010000101100000000011000000000000000000000000
000100011110001111100000000000100000000001000000000000
110000010000000000000000010001101111111001110000000000
000100110000001101000011000111101100111101110000000000

.logic_tile 15 25
000000000000000000000000000111000000000000000000000000
000010100000000000000000000000100000000001000000000000
001001000000000000000000000000000000000000000000000000
100010000001000000000000000000000000000000000000000000
110000000000000011100000000000000001000000100000000000
110000000000000000100000000000001011000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001011110001001000010000000000000000000000000000000
000000011001010000000000000000001100000100000100000001
000000010110010000000000000000010000000000000000100000
000000011000000000000010000000011010000010000010000000
000000010000000000000110100011001010000000000000000000
110000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000010011000000000001000000000000000100000000
000000000000100000000000000000000000000001000000000000
001000000110001000000000010000000000000000000000000000
100000000000001011000010001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000100000000111110000000000000000100000000000
000010000100000101000110010000001100000000000001000000
000000111100001101000010100000000001000000100000000000
000000010000000001000000000000001111000000000000000000
000000011011010101100000000000001100000100000000000000
000000010000000000000000000001000000000000000010000000
001000010000000000000000001101111111100000000100000000
000100010000000000000000000111111000101001010000000000
110001010000010111000010101001111011000010000001000000
000000010100000000000010100011111010000000000000000000

.logic_tile 17 25
000000000000000000000111111111001111111100010000000000
000000000000000000000111100001011001111100000001000000
001000000000010101000010111111011000000100000100000000
100100000110100101000110001111100000001100000010000000
000100000000000000000011101111001111111100010010100000
000100000000000000010100001101011000111100000000000001
000000000000001111100010101101101001010111100010000000
000000000000011101000111111101011001001011100000000000
000001011010100111000000000001101111000000000000000011
000000010001000101100000001001001101100000000000000001
000000010110100000000000000101011001010100000100000000
000000011011010000000010000000101010001000000000000000
000001010000000000000110100001011010000100000000000000
000010010000001111000010000000110000000000000011000100
110000010010000000000000000011011000010100000100000000
000000010100000000000010100000001100001000000001000000

.logic_tile 18 25
000000000000000000000000011000000000000000000000000000
000010000000000000000010100011000000000010000000000001
001000000000000111000000010000000000000000100000000000
100000000000000000100011110000001111000000000000000000
010000001010000000000000001000000000000000000100000000
010100000001000000000000001001000000000010000000000000
000010100000000001100000000000001110000100000000000000
000100000000000000000000000000010000000000000000000000
000001010010000000000000000000000001000000100100000000
000010110000000000000000000000001010000000000000000000
000010010000001101100000001000000001000010000000000100
000000010000001001100000000001001100000000000000000000
000000011010000000000110100111100000000000000100000000
000000011100000000000010100000000000000001000000000000
000000110000000011100000000111100000000000000100000001
000000010010000001000000000000000000000001000000000000

.logic_tile 19 25
000000000000000000000111010011011001110111110001000000
000000000000000111000010001001001001100011110000000000
001100000110101111100111100000000000000000000000000000
100100000000010101000111100000000000000000000000000000
110000001010000000000111100000000000000000100110000000
110000000000000000000100000000001011000000000000000001
000000000000000111100000000001011001111110110000000000
000000000000000000100000000011001000110100110000000000
000000011010000001000000000011100000000010000000000001
000100010000000000000000000000000000000000000000000000
000000010100000101000000001111111011000001110000100000
000000111110000000100000000111001001000011110000000000
000000010000000000000110000000001000000100000100000101
000100010000000000000100000000010000000000000010000000
110001010001011001000000000000011000000010000000000000
000010010000001101000000000000000000000000000000000001

.logic_tile 20 25
000000000000000000000000000001100000000000001000000000
000000000000000000000010100000001100000000000000000000
000000000001001111100111100111001000001100111000000000
000000100000000101100000000000101010110011000000000000
000000000000000000000010100011101001001100111000000000
000000000001010101000000000000101010110011000000000000
000000000110000101000000000111001000001100111000000000
000000000000000000000010100000001110110011000000000000
000000111000101000000110100001101000001100111000000000
000001010001000101000000000000101011110011000000000000
000001010000000000000011100001101001001100111000000000
000000110000000000000100000000001011110011000000000000
000000110110001101100111000111001000001100111000000000
000001010000001011000110000000101001110011000000000000
000000010000000000000010100111101000001100111000000000
000000010000000000000100000000101101110011000000000000

.logic_tile 21 25
000000000000001000000110100000011000000000000100000000
000000000000000001000000000111010000000100000000000000
001000000000000000000110000111000000000000000100000000
100000000000000000000010100000001001000000010000000000
000000000000000000000000000000011100000000000100000000
000010100000000000000000000111000000000100000000000000
000001000010000001000110100101101110000000000100000000
000010100000000000000000000000100000001000000000000000
000000010000000000000000000111000000000000000100000000
000000010000000000000010110000001110000000010000000000
000000010000000101000000000001111010000000000000100000
000000010000000000100000000000100000001000000010000000
000010010000100101000000000000000000000000000100000000
000001010000011101000000001011001110000000100000000000
110000011000100000000010100001011110001100110000000000
000000010000010000000000000000010000110011000000000000

.logic_tile 22 25
000001000000000111000010110000000000000000000000000000
000000100000000000000011100000000000000000000000000000
001000000001000011100000000111001010000100000100100000
100000001000000000000000000000000000000000000000000000
010000001000100101000000000000000000000000000000000000
010000000001000000100010000000000000000000000000000000
000000000000000001100000000111100000000010000000000000
000000000000000000100000000000101000000001010000000000
000000010000000000000000001101000000000000000010100000
000000010000000001000000000101100000000010000000000000
000000010000000000000000000101011110111110100000000000
000000010001000000000000000001011001111100010010000000
000000010000100001100000000111111000010000100000000000
000000010001000000000000000000101100100000000000100000
110000010000000000000110110000000000000000000000000000
000000010000000000000110010000000000000000000000000000

.logic_tile 23 25
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000100100000000000000000000000000000000000000000
100000000001010000000000000000000000000000000000000000
011000000000000011010111100000000000000000000100100000
110000000000000000000100000101000000000010000000000000
001000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000000100000
000001010110000000000000000000000000000000000000000000
000000111100100000000000000000000000000000000000000000
000011110000100000000000000000000000000000000000000000
000000011101010000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000011110000000000000010000000000000000000000000000
000000010001000000000010110000000000000000000000000000

.logic_tile 24 25
000100000110100000000011101101101100100000010000000000
000100000001010011000000001111101111010100000000000001
001000001010000000000000010001001100001001000000100000
110000000000000000000011100101000000000010000000000000
010000000000001000000111100000000000000000000000000000
110000001000000111000000000000000000000000000000000000
000010100000010001000111110000000000000000000000000000
000001001110000000000011100000000000000000000000000000
000001011100001101100000001000000001000000000000000001
000000110001000011000000001101001110000000100001000000
000000010000000101000000010000011010000100000110000000
000000011000000000000011110000000000000000000000000000
000000010000000000000111000001000001000000000000000000
000000010000000000000010000000101101000000010000100000
000000110001010011100010001111111000100001010000000010
000001010010100000000000000011111111100000000000000000

.ramb_tile 25 25
000000000000000000000000001000000000000000
000000010000000111000010010011000000000000
001000000000001000000111111001100000000000
100000000000000111000010111001000000000000
010000100000000000000111100000000000000000
010000000000000001000100001101000000000000
000000100000000001000000010011000000000001
000001001010100000000011000111000000000000
001000010000001000000000000000000000000000
000000010000001001000010111011000000000000
000010010000000000000000001111000000000000
000000011011010001000000001101000000000000
000010110000000011100000000000000000000000
000001010001001101000000000001000000000000
011000110000000000000000000001100001000000
110001011100100000000011110101101111000000

.logic_tile 26 25
000000001010100011100011101101101110011100000000000000
000000000000010001000100000011001000001000000010000000
001000100000000111000111010001100000000000000100000100
100000000000001111010111110000100000000001000000000000
000001001000100111000010000011101101101000010001000000
000010000000010101100011111101001110000000100000000000
000000000001010000000000001101001110101000010000000000
000000000000101001000000001111101100001000000000000000
000000010000000001100000011000001010000110100000000000
000000010000000001000011001111001101000000100000000000
000010110000011101000010001011001010010110000000000111
000000010001010001000000001011001001000000000010000000
000000010000000001100110000001111000010100000010000000
000001010000000101100000000000011111100000000000000000
010000010001010001100110100000000000001100110000000000
010000010000000000100010100001001011110011000000000001

.logic_tile 27 25
000000000000000011100011000000000000000000000000000000
000000001100000000000100000000000000000000000000000000
001000000001000000000000001000001100000000000001000000
100000000001010000000000000111010000000100000001000001
010000000000001000000111000101100000000000000000000000
110000001100000011000100000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000010000000000001000000001001000000000010000000000000
000000010000010000000000011000001010000010000010000001
000000010000000000000011010011000000000000000011000000
000000010000100000000000000000000000000000000000000000
000000010001000001000000000000000000000000000000000000
001000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000100100000000
000000010000010001000000000000001000000000000000000000

.logic_tile 28 25
000000000000000000000000010000000000000000000000000000
000000001000000000010011100000000000000000000000000000
001000000000000000000000000001000000000000000100000000
100000000000000000000000000000100000000001000000000010
010000000000000000000011101011111110100010010000000000
110000000000000000000000001101011111101011010000000010
000000100000001000000010110000000000000000000000000000
000000000000001111000111110000000000000000000000000000
000000011000000000000000000000000001000000100100000000
000000010000000000000000000000001110000000000000000010
000000010000000101100000000000000001000000100100000000
000000010000000000000000000000001010000000000000000000
001000011000000000000010000101100000000000000100000000
000000010000000000000000000000100000000001000000000000
000000010000000011000011110111100000000000000100000000
000000010001010000100110000000100000000001000010000000

.logic_tile 29 25
000000000000001000000010100000000000000000000000000000
000000000000000111000110110000000000000000000000000000
001000000000001000000111000000000000000000000000000000
100000000000001001000000000000000000000000000000000000
110000000000000101000111000000001100000100000100000000
010000000110000000100111100000010000000000000000000000
000000000000000101110010011101111101100111010000000001
000000000000000001000011110011001101010010100000000000
000000010000010001000111110101001001000010000000000000
000000010000000000000010010101111011000000000010000000
000000010000001111000011000001101111011100100000000000
000000010000000011100000001111011101101100100000000000
000000010000100000000011010101111000001000000000100001
000000010001000000000010000001111011000000000011100010
000000010000000000000000001001000000000000000000000000
000000010000000000000000000101101100000000010010000100

.logic_tile 30 25
000010100111010000000000000101100000000000001000000000
000100001000000000000000000000100000000000000000001000
000000000000000000010111000111100001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000000000011101001001100111001000000
000000000100000000000011100000101111110011000000000000
000000100000010000000000010111101000001100111000000000
000100000000000000000011110000101011110011000000000000
000000010000000101000110100011001001001100111000000000
000010010000000000100000000000001111110011000000000000
000000011110000000000011100111101001001100111000000000
000000010000000000000100000000101110110011000000000000
000010010001010000000000000011001001001100111000000000
000000010110100000000010000000101111110011000000000000
000000010000001000000010000111101000001100111000000000
000000010000000101000000000000101111110011000000000000

.logic_tile 31 25
000000000000000001100110011011101111000111000000000000
000000000000000000000011101111101110000001000000000100
001000000000000101100110100111000001000000000100000000
100000000000001101000000000000001001000000010000100000
110000000000000000000000011001001000000010000000000000
010000000000000000000010000011011001000000000000000000
000000000000000101000000011111000000000001000100000000
000000000000010000100010101101000000000000000000000000
000000010000000000000000000000011000000000000100000000
000100010000001101000010000111000000000100000000000000
000001010000001000000110000011001110000000000100000000
000000010000000001000100000000000000001000000010000000
000000010000000001000000000000000000000000000000000000
000000010001010101000000000000000000000000000000000000
110000010000000001000111000001111010000000000000000000
000000010000100000000000000000001011100000000001000000

.logic_tile 32 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000011100000100000100000000
100000000000001111000000000000010000000000000000000000
110010000010000001100000001011111011101011110000000000
110001000000000000000000000111111000000110000000000000
000000100000001111000000010000000000000000000000000000
000000000000000011000011110000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000111001101011011011100100000000000
000000010000000000000111110101001101101100100000000000
000000010000000000000110000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000000001100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 25
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 26
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000000000000000000000001110000010000110000000
000000000000000000000000000000000000000000000010000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000100000100000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000000001000000110000000011010000100000000000000
000000000000000111000000000000010000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000001000000110000000011010000100000010000001
000000000000000001000000001011000000000110000000100101
110000000000010000000000000011101101010100000000000000
000000000000100000000000000000011010101000010000000000

.logic_tile 3 26
000000000001000000000000010101000000000000001000000000
000000000000000000000010000000100000000000000000001000
001000000000000000000110000000000000000000001000000000
100000000000000000000000000000001010000000000000000000
110000000000001000000000010000001000001100111110000000
010000000000000101000011100000001001110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000100000010000000000110000111101000001100111100000000
000100000000000000000000000000100000110011000010000000
110000000000001001100000010000001001001100111100000001
000000001110000001000010000000001001110011000000000000

.logic_tile 4 26
000100000000000000000010111001011010100000000000000000
000100000000000000000110100111101111000000000000000000
001000000000001101100111110111101011000110100000000000
100000000000000101000110001111101101001111110000000000
110000000000000111100110100111100001000000100000000000
010000000000000001100000000011101100000000110001000000
000010100000000001000110111001111011100000000000000000
000001000000001101000010100001011011000000000000000000
000000000000001000000111001111001100010111100000000000
000000000000000001000010100101111010000111010000000000
000010000000001000000111001001001010100000000000000000
000001000000001001000010001001111110000000000000000000
000100000000000000000110010101000000000000000100000000
000100001110001111000011010000000000000001000000000000
110000000000000001100111010001111100000000000000000000
000000000000000000000111000000110000001000000000000000

.logic_tile 5 26
000000000000001101000010101011111001000001010000000000
000000000000000111100100000001011111000010000000000000
001000000000000111000110110111011010010000100100000000
100000000000001101100010010000011010000000010000000001
001000000000011101100111001001101010011100000100000000
000000000000110111000000000101001010111100000000000100
000000000000001001100010101111101010110110100000000000
000000001100000101000100001011111000111000100000000000
000011000001001011100011100000000000000000000000000000
000001000000000001000010101011000000000010000000000000
000000000001010011100010100001111110010000100000000000
000010100000000000000000001011111001000000010000000000
000000000000100101000110000111111010010000110100000000
000000000001000000100000000011101000110000110010000000
110001000000000000000010010000001110000000000100000000
000000001100000000000011010101011100000110100010000000

.logic_tile 6 26
000001000000000001100010110101001010000111010000000000
000010000000000000000111110101101110101111010001000000
001000000000000111100000000000011010000100000010000000
100000000000000000100000001111010000000110000000000000
010000000110000101100111100101011010000111010010000000
010000000001001111100010000101101111101111010000000000
000000000000000000000011100000000000000000100000000000
000000000000001111000100000000001000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000001000000100111000111010001000001001100110111000011
000010100000000000000010110000101101110011000011100000
110000000000100000000000001101001100111000110010000000
000000000000010000000000000001101111110000110000000101

.logic_tile 7 26
000000000001000000000000011011001011101000000000000000
000000000000010111010011110101011011100000010010000000
001000000000001001100110011111111010100000010000000000
100000001010001111100111100001001100100000100000000000
000000000000000111100011101011001100100000000000000000
000000000000000000000110000101101000111000000000000000
000000000110000001100111101001011000001101000000000000
000000000000000000000000000111100000001100000000000000
000000001110000001000110101001101101100000000010000000
000000000000000000000000000101101111111000000000000000
000000000000000111000000000000000000000000000100000000
000000000000000001000000001111000000000010000010000000
000100000000100000000000001000000000000000000010000101
000100000001000000000010001001001010000010000001000100
111000000000000011100111000101101011100000010000100000
010000001010001101100100000011011100010100000000000000

.ramt_tile 8 26
000000100001001000000011001000000000000000
000010111110001011000010010011000000000000
001000100000000111100111111101100000000000
100000011110000000100011110001000000100000
010000000110001111100011000000000000000000
010001000000001111100100000101000000000000
000010100000010011100011100001100000000000
000001000000100000100000001001100000000000
000001000000000000000000000000000000000000
000010000001000000000000001101000000000000
000000000000011000000000001101100000000000
000000000000000011000000001001100000010000
000000000100000011100000010000000000000000
000000000000000000100011000001000000000000
110010100000010001000000000111000000000000
110001000000000000100000001111001010100000

.logic_tile 9 26
000001000000000111100111100111011111000010000000000000
000010001100000111000010100011011110000000000000000010
001000100000000000000111100001101110000000000000000000
100001000000000000000010110000111001100001010000000000
001000000000001101000010000101111001100000010000000000
000000000000000111000010001011111011101000000000000000
000010100001000111100111110001001011000010000000100000
000010100000001001100111111101011101000000000000000000
000000000000000001100110010001001011011100000100000000
000000000000000101100111100111001010111100000000000001
000000100000010000000111101111011100111100010000000000
000001000001000000000110100101111010111100000010000101
000001000000000001100010100101101100101000010000000000
000010000001001111000000000101111101001000000000000010
110000001000000011100000010001001101100000010000000000
000000000000000000000011010011111011100000100000000001

.logic_tile 10 26
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000011000000000011000000000010000010000100
100000000000000000000000000101000000000000000000000000
000000100000010111000000000011001110000000000000000001
000001000000100001100000000000000000001000000001000000
000001000000000000000000000000000001000000100000000000
000010000000000000000000000000001000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000111110000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000000001110001000000000000000000000000000100100000101
000000000000000011000000000000001010000000000010000010
110000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 11 26
000100000000001011000011110000001100000010000010000001
000100000000010011100011100001000000000000000010000000
001100100000000000000111100111101100000000000011000001
100100000000000000000100000000100000000001000000000001
010000000000001000000000000001000000000000000000000000
010010100000001001000000000000000000000001000000000000
000100001000000000000011100011100000000000000100000000
000100000001010000000000000000000000000001000000000010
000000000000000101000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000100000000000000001011100111101010000000000
000000001100001001000000000101001000111101110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000000000000000010000101100001000010000000000100
000000100000000000000000001001101001000000000000000000

.logic_tile 12 26
000010000000000101110000000101101101101001010000000000
000001000000000000000011100011101000111001010000000000
001000000000001001000111101111111101000000000000000000
100000000000000001100000000111001001000000100010000000
110000000000000000000000000011111011111100010000000000
010000001100000000000011001001011100111100000000000000
000000000000100111100000000000000000000000100100000000
000010000000000000100011100000001011000000000000000000
000000000000000001000000000000011111010000000010000000
000000100001010001100010110000001110000000000000000000
001000000000001001100000000000000001000000000000000000
000000001110000111000000000001001001000010000000000010
000000000000000011100000001111011000110110110000000000
000000000000001101100000000011001110010001110000000000
110001000000000001000000000000011010000100000100000000
000000001100010001100000000000000000000000000000000000

.logic_tile 13 26
000101100000000111100000001000001010010000100010000000
000110100000000000000011101101011011010100100000100101
001000000000000111000000010101100000000000000010100000
100001000000000111000011100000001000000001000010000001
010000000000001111100010011001001101000000000000000000
010000001010001101000010010001011110010000000010000001
000000000000011101100111111101011011000001010000000000
000000001010101111000010101101001010101111110000000000
000000000000000000000111001000000000000000000100000000
000000000000000000000100000011000000000010000000000000
000000000000000000000000000000000001000000100100000000
000000000001000001000000000000001000000000000000100000
000000000110000000000000001011001010001000000000000000
000010100000000000000000000111101010000000000000100000
000000000000000111000000000111111000000000000001000110
000000000000000000000000001011011000000100000000000010

.logic_tile 14 26
000000000001000000000000010000000001000000100000000000
000000000000000000000010100000001101000000000000000000
001010101000001011100010100000000001000000100100000000
100000000001001111100111100000001111000000000000000001
010000000000000000000111101101111000010111100000000000
110010100000001111000000001101101001001011100000000000
000000000010000000000110110111100000000000000000000000
000000000000000111000011100000000000000001000000000000
000000000000000000000000000001101011010110110000000000
000000000000000000000000001001101000100010110000000000
000000000000000000000000001001101111001000000000000000
000000000000000000000011010111101010101000000000000000
000000000100000111000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
110010000000000011100000010000011100000100000100000010
000000000000000001000011100000010000000000000000000000

.logic_tile 15 26
000000000000001000000000011000011001010100100100000000
000000000000001111000011110111011101000000100000000100
001100000000000000000111101011001000001101000000100000
100100000000000111000100001101110000001100000010000000
000000000000000001100000001101100000000001110000000110
000000100000000000100010000001101001000000110001000010
000000001000001101100110011101101010000100000100000001
000000000000000101000011011001100000001110000000000000
000000000000000000000000000011111011001001010100000000
000000000001010000000011110001001010010110100000000000
000000000010000101100110110000001111000010100000000000
000000000000000001000010011101001110000110000000000000
000000000000000001000111000011111000000101000100000001
000100000000000000110000001111110000000110000000000000
110000000000001001110111000111111100000110100000000000
000010100000000011000100000000101011000000010000000000

.logic_tile 16 26
000000000001011001100111000001000001001100110000000000
000101001111010101000011110000101001110011000000000000
001000000000000011000000010101100000000000000100000000
100000000000000000000010100000100000000001000000000000
010000000000000101000111010101111100000010000000000000
110100000000000000100111000101011001000000000000000000
000010000000001000000011100000011000000100000100000000
000000100000001111010000000000010000000000000001000000
000000100000001000000000000000000000000000000110000000
000000000001000001000000000001000000000010000000000000
000000000000000001000010001111011101010000100000000000
000000000000000000000011100011011111000000100000000000
000000000001010001000110101001011000010111100000000000
000100000000100101100000001111001111000111010000000000
110000000010000000000111110000001100000110100000000000
000000100010000000000010000111001011000000100000000000

.logic_tile 17 26
000000000110000000000000000101101100000000000001000000
000000000000000000000010010000110000001000000000100100
001000000000000000000000000000000000000000100100000000
100000000000101111000000000000001011000000000000000100
110001000000001001000000010000000001000000100110000000
010010000000000011100011100000001010000000000000100000
000000000000100101100000010111000000000000000100000000
000000001000000000100011110000100000000001000000000000
000000000000000000000011100101001110111000110001000000
000000000000000000000011111001001010110000110000000000
000010101100000000000000001000000000000000000100000000
000000000000010000000000001111000000000010000000000010
000000000000001000000011100000000001000000100100000000
000000000000000001000100000000001000000000000000100000
110000000000000000000000010000000001000000100000000000
000000000000000000000010111011001011000000000010000110

.logic_tile 18 26
000000000000000000000000000101101010111101110000000000
000000000000000000000000001111111010111100010000000000
001000000001000101000000000000011110000010000010000000
100000000000100000010000000000010000000000000000000000
010010000000000001000110110000011010000100000100000000
110001000000000000100111100000000000000000000000000000
000000000000101000000010101000000000000010000000000000
000000000000000111000110101101000000000000000010000000
000000001110000000000111000000011000000100000100000000
000000000000000000000100000000000000000000000000000000
000000000100000111100000001000000000000000000100000000
000000000000000000100000000011000000000010000000000010
000000000100000000000111101111101010101011110000000000
000000000000010000000000001101011111100111110000000000
001000000000001000000110000000000000000000100100000000
000010100001000001000000000000001101000000000000000000

.logic_tile 19 26
000000000000000000000000010000001110000010000000000000
000000000000001101010011010000010000000000000000000001
001000001000001000000011100111011010111110110000000000
100000000000000101000110011011111111111100010010000000
000000000001010000000010010000000000000000000100000000
000000000000000000000011111001000000000010000001000000
000000001000000000000111100000001011010000000100000000
000000000000000000000100000000011101000000000000000000
000000000000000000000011101000000000000000000100000000
000000000000000000000000000011001011000000100000000000
000000000001001000000110100001100000000000000110000000
000000000000000101000000000000100000000001000010000000
000000000000000000000010010001101010010100000100000000
000001000000000000000110010000111000001000000010000000
110001000000000000000000000001100000000010000000000000
000010000000000000000000000000000000000000000000000010

.logic_tile 20 26
000000000000001001000000010111101001001100111000000000
000000000000000101000010010000101000110011000000010000
000001000000001000000011110111101000001100111000000000
000000000000001001000011010000001100110011000000000000
000000100000000000000110100101101000001100111000000000
000000000000000000000000000000101111110011000000000000
000000000000001000000000010001101000001100111000000000
000000000000000101000010010000101110110011000000000000
000001000000010101100000000101101000001100111000000000
000010100000100000000000000000001000110011000000000000
000000000000000000000110010001001001001100111000000000
000000000000000000000110100000101001110011000000000000
000000100000001000000111000001001001001100111000000000
000000000000000101000000000000001101110011000000000000
000000000000100101000000000101001001001100111000000000
000000000001000000100011110000101101110011000000000000

.logic_tile 21 26
000000000000000000000110100001001100000000000100000000
000000000001000000000000000000100000001000000000000000
001000100000000000000000010000001010000000000100000000
110000000000000000000010100011000000000100000000000000
000000000000000101100000000000001100010000000100000000
000000000000000111000000000000001100000000000000000000
000000000010000000000000000000000001000000000100000000
000000000000000000000000000011001111000000100000000000
000000000000000101100010101000001100000000000100000000
000010101100001101000111110011000000000100000000000000
000010000001000000000000000000000000000000000100000000
000001000000001101000000001011001100000000100000000100
000000000100001000000000001000001100000000000100000000
000000000001011011000000001001000000000100000000000000
110000000000000000000000000011000000000000100110000000
000000000000000000000010110101101110000000110000000000

.logic_tile 22 26
000000000110000111000011100101111100001100110000000000
000000000000000111100100000000000000110011000000000000
001000000000000000000111100001011011010001110110000001
100000000000000000000000001101001001000010100001100100
000000000000001111000000011011001010010110110000100000
000000000000000001000011111111011000010101110000000000
000000000000001001000111100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000000000000011100000000111001010000000000100000000
000000000000000000000000000000000000001000000000000000
000000000000000101000010100101011011011111110000000000
000000000000000001000000000001011101101101010001000000
000000000000000000000000001001000000000010000000000000
000000000000000001000000000011100000000000000001000100
110000000001000000000111100000000001000000100000000000
000000000000000000000100000000001100000000000000000000

.logic_tile 23 26
000001000000000000000000000000011010000100000100000000
000000000000000000010000000000000000000000000000000100
001000001100010000000000000011000000000000000100000000
100100000000000000000000000000100000000001000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000100001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
001001000000000000000000010000000000000000000000000000
000010100000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000010000001100000
000000000000000000000000000000001110000000000001100000

.logic_tile 24 26
000000001110001000000011000001000000000000000000000000
000001000000001011000100000000100000000001000000000000
000000100000000000000011000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000100000000000
000100000000000000000000000000001000000000000000000000
000000000000001000000000000000000001000000100000000000
000000000010001111000000000000001001000000000000000000
000010001110000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000000000000000000110101111101101111000000000000000
000000000000000000000011000101111101010000000000000010
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000010000001000000000010000011100000000000000000000000
000001000110100000000000000000100000000001000000000000

.ramt_tile 25 26
000000000000001111100110110000000000000000
000000010000001111100111110101000000000000
001000000000001000000110100001000000000000
100000010000000111000011101001000000000000
010000000001110001000011100000000000000000
010000000001110000000000000011000000000000
000000000000000011100011111001100000000000
000000000010001011100111110101000000000000
000000001010000000000000001000000000000000
000000000010001111000000001011000000000000
000010000000000000000000000001100000000000
000000000000000000000011110001100000000000
000000001100000000000000001000000000000000
000001000000000000000000001101000000000000
010000000000000000000000001101000001000000
110000000000000000000000001001101011000000

.logic_tile 26 26
000000000000000101100110101000000000000000000100100000
000000000000000000000011101101000000000010000000000000
001000000001000000000111101001001100101000000000000000
100000000100000000000100001001101001010000100000000000
010000000000001001000111000011011101000010000010000000
110000000000001111100100000101001100000000000000000000
000001000000001000000010000001001101110000010000000100
000000000000001011000000000111111001010000000000000000
000000000001010001100000010001011001100000000000000000
000000000000000001000011001001011101111000000000000001
000000000000011101100110011001001111101000000000000000
000001000000101011100110101001111101010000100000000001
000000000000000011100110111001101110101001000000000000
000000000000000001100010100111111001100000000000000100
000010000000000001100011101111101110000010000000000001
000001000000000000100000000101101010000000000000000000

.logic_tile 27 26
000000000001010000000000001000000000000000000000000000
000000000000000000000000001101000000000010000000000000
001010100000001000000000000000000000000000000000000000
100100001010001011000000000000000000000000000000000000
000000000000000000000111000000001110000100000110000001
000000000000000000000000000000000000000000000000000000
000100000001010000000011000000000000000000000100100000
000000001010000000000100000011000000000010000000100100
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000101000000000000000110000000
000000000000000000000000000000100000000001000000000100
000000000000100000000000000000000001000000100100000100
000000000001010001000000000000001000000000000001000100
010000000000000000000000000000000000000000000000000000
100010000000000000000000000000000000000000000000000000

.logic_tile 28 26
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000100000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000000000000
110000000000000000000000000011000000000010000000000000
000000000010000000000000000000000001000000100000000000
000000001010010000000000000000001110000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000100100000000
000000000000000101000000000000001101000000000000000000

.logic_tile 29 26
000000000000000000000000000011101100000000000000100000
000000000000000000000011100000001001000000010000000000
001000000000001000000000001001100000000001000100000000
100000000000000011000000000101000000000000000000000000
110000001100000000000110000011011100000000000000000000
110000000000000000000100001001000000001000000000000010
000000000000001000000000000101011000000000000100000000
000000000000001001000000000000100000001000000000000010
000000000000000111000000001000001110000100000000000000
000010000000000000000000000111011110000000000000100100
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010001000111110000011110000100000000000000
000000000000000000100010000000010000000000000000000000
110000000000000111000000001000001000000000000000000000
000000000000000000000011000011011100000010000000100010

.logic_tile 30 26
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000001101110011000000010000
000000000000000001100000000011001000001100111000000000
000000000000000000110000000000101101110011000000000000
000000000000000000000000000111001000001100111000000000
000000000000000001000000000000101101110011000000000000
000000000000000000000000000011001001001100111000000000
000000000000000000000000000000101101110011000000000000
000000000000000101100110100111001000001100111010000000
000000000000000000000010000000001101110011000000000000
000010000000000000000110100011001000001100111000000000
000000000000010000000000000000101010110011000000000000
000000000000000000000000010011001000001100111000000000
000000000000000001000010100000001101110011000000000000
000000000000000000000000010011001001001100111000000000
000000000000000000000010100000101111110011000000000000

.logic_tile 31 26
000000000000100101100110101000000001000000000100100000
000000000001010000010011110011001010000000100000000000
001000000001010000000110100000011101010000000100000000
100000000000100000000000000000001011000000000000000000
010000000000000000000000010101000001000000000100000000
010000000000000111000010100000101100000000010000000000
000000000000000101100000010011100000000000000100000000
000000000000000000000010100000001000000000010000000000
000000000000001001100000010011101010000010000000000000
000000000000000001000010001011101111000000000000000000
000000000000000000000110000000001101000010000000000000
000000000000001111000000000011001111000000000000000000
000000000000000000000110001001100000000001000100000000
000000000000000000000000000011100000000000000000000000
110000000000000000000000010000011100010000000100000000
000000000000000000000010000000001001000000000000000000

.logic_tile 32 26
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000000011000010110101001000001000000000000000
000000000000000000000110110011111001101000000010000000
001000000000010000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
010100000000000000000011110000000000000000000000000000
110000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110011000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 27
000000000000000001100110010000001000001100111100000000
000000001000000000000011110000001100110011000000010000
001000000000001001100000010000001000001100111100000000
100000000000000001000010000000001000110011000010000000
010000000000000000000000010101001000001100111110000000
010000000000000000000010000000100000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000001000000000000000001001001100111100000000
000000000000000001000000000000001000110011000010000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000010000000
110000000000000000000110000111101000001100111100000000
000000000000000000000000000000100000110011000010000000

.logic_tile 4 27
000000000000000101100000010111000000000000000100000000
000001000000000000000010100000100000000001000000000001
001000000000000000000011110011001011010111100000000000
100000001110000000000011111101111001001011100000000000
110000000000001111100110100011001101000110100000000000
110000000000000101100011110101101001001111110000000000
000000000000001101100110110001001010100000000000000000
000000000000000101000010100101111000000000000000000000
000000000000000001000110011101111011100000000000000000
000000000000001101100111011101011010000000000000000000
000000000000000001100000011101101010010111100010000000
000000000000000000100010100011001011001011100000000000
000000000000000000000011101001101110001000000000000001
000000000000001111000010000111101100010100000000000000
110000000000001101100000000101011101010100000000000000
000000000000001001000000000000011110001000000000000000

.logic_tile 5 27
000000000000000000000010101001011110010111100000000000
000000000000000000000100001101101011001011100000000001
001000000000000101000111000000000001000000100100000000
100000000000001101100110110000001011000000000000000000
110000000000000000000010010000000000000000100000000000
110001000001010000000010100000001111000000000000000000
000000000000000000000111110101011011010111100000000000
000000000000000111010011100011111000001011100000000000
000000000000000001000010001101101110000111010000000000
000000000001000000000000001101011011101011010000000000
000000001100000001000000001101011000010111100000000000
000000000000000000000000001001101101000111010000000000
000000000000001000000010001011101110000111010000000000
000000000000000111000011111101001011101011010000000000
000000000000001000000000010001101011000000010000000000
000000000000000111000011011101111111010000100000000000

.logic_tile 6 27
000001000000000000000000000000000001000000001000000000
000010000000100000010000000000001000000000000000001000
001000000000001000000011100000000000000000001000000000
100000000000000001000100000000001100000000000000000000
010000100000000000000010100000001000001100111110100101
110000000000000111000000000000001101110011000011000000
000000000000000000000111100000001000111100001000000000
000000000000000111000000000000000000111100000000000000
000000000000000101100000010101100001001100110111000001
000000000000000000000010000000001000110011000010100010
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001110000000000000000000
000010100000000000000000000000000000000000000000000000
000001000010100000000000000000000000000000000000000000
110000000000000000000000000101100001000000100000000101
000000000000001011000000000101101001000000000011000000

.logic_tile 7 27
000000001100000000000111101001101100101000010000000000
000000000000000000000110101111001111000000100000000000
001000000000001011100011110000001110000010000100000011
100000000110001011000111100000000000000000000001000001
010000001100001101000010111001001101100000010000000000
110000000000000001000011000111101111100000100000000000
000000001010000111010010000101100000000000000000000000
000000000000001011100000000000101011000000010000000000
000000000000000111000000010111011010000010000000000000
000000000000000000000010000101101101000000000000100000
000000000000000011100110101001101000000010000000000000
000000000000000000100000000011011010000000000000100000
000000000000000001100010100000011001000100000011000001
000000000000000000000010000000011010000000000010000000
110000000000000101100010001001111110101000000000000000
000000000000000000000000001011111100100100000001000000

.ramb_tile 8 27
000000000010000000000000000000000000000000
000000010000000000000010010101000000000000
001000000000000111000111111001000000000000
100000000001000000000111111011100000000000
010000000000000111000011101000000000000000
110000000000001001000100001001000000000000
000001100000010000000010001011100000000010
000011000100100000000000000111100000000000
000000000000000000000000001000000000000000
000010000000000001000000000111000000000000
000000000110000000000011001011000000000000
000000000000000001000011101001000000000000
000010100000000001000000001000000000000000
000000000011000000000000001101000000000000
110000000000000011100000001111000000000000
010000000000001101100000000001001010000000

.logic_tile 9 27
000000001010000111100111110011111011100000010000000000
000000000000001001000110111101001010010000010000100000
000100000000001001000011101101101000000010000000100000
000000000101010111100000000111111010000000000000000000
000000001001000000000111001001011011101000010000000000
000000100000100001000010100101101111000000100000000001
000000000000001111100010110111011101000010000000100000
000000000000000111100111110111101011000000000000000000
000000000000000101000010001001101101101000010010000000
000000000011001111100010000101001000000100000000000000
000000000001010101000000001101111000100001010001000000
000000000000000001100000001001001101100000000000000000
000010000000000000000010001001001110010111100000000000
000001001100000111000110000111011101000111010000000000
000000000001001111100010100001001101000010000000000000
000000000000101011000110001101001111000000000000100000

.logic_tile 10 27
000000001000000011000111100000011100000100000000000000
000010100000001101000100000000000000000000000000000000
001000000000100000000111100000000000000000000000000000
100000000000010000000100001111000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000001100000000000000000000000000000000000000000000
000001000000101000000010100101100000000000000000000000
000000000001010111000100000000100000000001000000000000
000001000000010000000000000000011010000100000100000000
000000100001100000000010100000000000000000000000000000
000000001000000101000000001001000000000000000010100000
000110000000000000100000001001001001000000100001100000
000100000000000000010000010001000000000000000000000000
000100000000000000000010110000000000000001000000000000
000000001000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 11 27
000001000000000011100000001000000000000000000000000000
000000000000000000100000001111000000000010000000000000
001000000000001111100000000000001110000100000100000000
100000001000000101000000000000000000000000000000000000
110000001000001000000000000101000000000000000000000000
110000000000001001000011000000000000000001000000000000
000000000000000111110000000000000000000010000010000000
000000001000010000100000000001001011000000000000100000
000001100000000001100000000101000000000000000000000000
000010100000000000000000000000100000000001000000000000
000000000000100000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000111000110010111000000000000000000000000
000010101000000000100110010000100000000001000000000000
000000000110100000000010101001111010100001010000000000
000000000000010000000100000001001100111010100000000010

.logic_tile 12 27
000000000000000000000111101111101101000110100000000000
000000000000000000000110100111011000001111110000000001
001001000000001111000000000011000001000000000000000000
100010000000001011100000000011001111000010000011100000
010000000000000000000011100000000000000000000100000100
010000000000000000000000001011000000000010000000100000
000001000100000000000011100000011100000100000010000001
000010000000010000000111110000011001000000000000000001
000000000000000001000110010111101001000000010000000000
000000001000001001000010010011111111000000000000000000
000010000000000000000000010111011011010000100001000000
000001001101000000000011100000011011101000010000000110
000000000001000111000000000001111110000000000001000001
000000000010000000100000000000011100000000010001000110
110000000000001001000011100101000000000000000000000000
000000000000000001100110000000101001000001000010000110

.logic_tile 13 27
000010000000000101100011101101001001000010000000000001
000011100000001001000000001101111100000000000000000000
001000000000101000000110001011011110001001010100000000
100000000110000001000011100011101111101001010001000000
000000000000101101000110010000011010010000100100000000
000000000001001111000110000001001101000000100000000000
001000000000010000000011100101011110000001000110000000
000000000000001101000100001011110000001011000000000000
000000000000110101100111000011111000010111100000000000
000000000001111111100010000011111010000111010000000000
000011000000001001000010000111011001001000000000000000
000011100000000011000011110011001110101000000000000000
000000100000101101100000011101001111001000000000000101
000000000001011011000010101001001101000000000010100000
110000001000001001100010100011100000000000100000000101
000000000000000111000100000000101000000000000010100000

.logic_tile 14 27
000010100000000101000011100111100001000001100100000000
000000000000000000000010001111001111000001010010000001
001000000000011011100011110101100001000001000000000000
100000000000001101000011101111101011000001010000000000
000000000110000111100110000001101101010111100000000000
000100000000000011000010100011101101001011100000000000
000000000000001000000010110000011001010110000000000000
000000000000001011000110101011011000000010000000000000
001010100000010001000010101101100001000001000100000000
000001100001111001000011111111001110000011010000000001
000000001000000000000000010111101011010000100100100000
000000000000000000000011110000111111000001010010000000
000000000001010000000110101101001000000000010000000000
000000000011000000000010000001111010000000000000000000
110000000000000101110011110011001000111001010000000000
000000000000000111000011000001111010110000000000000000

.logic_tile 15 27
000000000000000011100111111000000000000000000100000000
000010100000000101100110000001000000000010000000000001
001000000110000011100010101001001010010111100000000000
100000000000000111000110111011101000000111010000000000
110001000000000111100000000000001000000100000100000000
010000100001010000100000000000010000000000000000000000
000000000000001111100111101111001000000010000000000000
000000000010000101000110101001110000001011000000000000
000000000000001000000111001101111110000010000000000000
000000000000001001000111111101111000000000000000000001
000000001110000000000111010001101111010110000000000000
000000000001000000000010100000111000000001000000000000
000010100000000000000010000000000000000000100100000000
000001000000000000000100000000001100000000000000000110
110000000000000000000000000011111011000010000000000001
000000000000000000000010001011101010000000000000000000

.logic_tile 16 27
000000001000100000000011100001011000010111100001000000
000000000110011111000111101111111101001011100000000000
001000000000000101100011011000001001010100000100000000
100010101010000000100111011111011011000100000000000000
000000000000000101100000011001100001000011110000000000
000000100000000000000011101001001101000011010000100000
000000000000001000000111101001001011001001010101000000
000000000011011111000010110111101100101001010000000000
000000000000100000000011100101000001000001000100000000
000000000001010000000011100111101011000010100000100000
000000100010100001000110011001001110000100000100000000
000000000000011101000010010101000000001100000001000000
000000000000001001000011101000011101010000100100000000
000000000000001011000100001001011110000010100000100000
110001000000000011000000000000011100000110100000000000
000010000000000101000010100111001101000000100000000000

.logic_tile 17 27
000010000000000000000000010000000000000000100000000000
000001000000000000010010000000001010000000000000000000
001000000001011111100111010001011101111100010010000000
100000000000100111100110101011101110111100000000000001
010010101010000001000111100111011110000010000010000000
110011000000000000100000000000010000000000000000100000
000000000101010101000111110000011010000100000100000000
000100101010000001000011100000010000000000000000000000
000000000000100111000110101011101101000110100000000000
000000000000010000000100000101101111001111110000000000
000001000000000000000111001011100001000001010000000000
000000000000000001000100001101001000000001110000100011
000000000000001000000110000101111001010111100000000000
000000000001001011000000001111011000000111010001000000
110000000010000000000110010000011000000100000100000000
000100000000100001000011000000010000000000000000000000

.logic_tile 18 27
000000000000100000000000000000000001000010000000000000
000100000001010000010010100000001011000000000010000000
001000000000000011100010101001011111101011110000000000
100000000000000000000011101101111010100111110001000000
110000000001010011000110000000011000000100000100000000
110100000110100000100011100000000000000000000010000000
000001000000100000000110010001100000000000000100000000
000000000000011001000010000000100000000001000000000000
000000001110000000010000000101111001101111000010000000
000000000000010000000000001101011111111111100000000000
000000000010000000000000000000001000000010000000000000
000100000110000000000000000000010000000000000010000100
000000000000100000000110100000000000000000000100000000
000000000000010000000100000101000000000010000010000000
000100000000000000000111000000000000000000100100000000
000000000000000000000000000000001011000000000000000000

.logic_tile 19 27
000000000000000011100000001011111000101111010000000000
000000000000000000100000001001011110111101010000000000
001000000000100000000111000011111110000001000100000000
100000000001010000000010010001010000000110000010000000
000001000000000000000000000011011010000000000100000000
000010000000000000000000000000010000001000000000000000
000000000000000000000000000111100001000000000100000000
000001000000100111000011110000001011000000010000000000
000000000000000101100000000011111010000000000100000000
000000000000000001000000000000110000001000000000000000
000000000000101101000110100000000001000010000010000000
000000001110011011100000000000001001000000000000000000
000000000000000001000000010101101110000000000100000000
000000000000000000100010100000110000001000000000000000
110010101010000101100110001001101101011111110000000000
000000100000000000000000000101101100001111010000000000

.logic_tile 20 27
000000000000000000000110010101001000001100111000000000
000000000000000111000110100000101101110011000000010000
000000100000001011100000010001001000001100111000000000
000000000000000101100011110000101101110011000000000000
000010101100000000000110110101101001001100111000000000
000000000000000000000010010000101001110011000000000000
000000000100101011100000010101101001001100111000000000
000000000000011001000010100000001101110011000000000000
000000001111101000000011100101101000001100111000000000
000000000001010111000110000000001000110011000000000000
000000000000000000000010000101001001001100111000000000
000000100000000000000000000000101000110011000000000000
000000000000000000000000000001001000001100111000000000
000000000010101111000000000000101100110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000001110110011000000000000

.logic_tile 21 27
000000000000001000000000000101100000000000001000000000
000000000000000111000011110000001001000000000000000000
000000000000000000000000010001101000001100111000000000
000000000000000000000011110000101100110011000000000000
000000000111000000000000010011101000001100111000000000
000000000000000000000011110000101101110011000000000000
000000000000001111100000010111001001001100111000000000
000000001110001001100011100000101011110011000000000100
000000000111010101100110110011001000001100111000000000
000000000000100000000010100000101000110011000000000000
000000000000010011100111110111101000001100111000000000
000000000000000000100110100000101011110011000000000000
000000000000000000000111000011101001001100111000000000
000000001000000000000000000000001101110011000000000000
000000000000001000000110100101101001001100111000000000
000000000000000101000000000000001110110011000000000000

.logic_tile 22 27
000000000000100111100000000000000001000010000000000010
000000000000010000100000000000001000000000000010000000
001000000000001101100110110101001100000000000100000000
100001000000000011000010100000010000001000000000000000
000000000000000101100000010000001010000000000100000000
000010101100000000000010101011010000000100000000000000
000001000000001000000000001011000000000001000100000000
000010000000000101000000000101100000000000000000000000
001000000000000000000000000001100000000000000100000000
000000000000000000000010000000101101000000010000000000
000000000000000000000000000000000000000010000000000001
000000000000000000000000000001000000000000000000000010
000000000000010000000000000000000001000000000100000000
000000000000100000000000001011001001000000100000000000
110000000000000000000000000000001101010000000100000000
000000000000000000000000000000011000000000000000000000

.logic_tile 23 27
000000000000000011110000000000000000000010000000000000
000000000000000000000010110000001101000000000001000100
001000100100000101000000000001000000000010000000000000
100001000000001001110000000000100000000000000001000000
010101000000000001000110000000000000000000000000000000
110110100000100000100100000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000001010000000000000000001111000000000001000000
000001001110100000000111010001101100110111110010000000
000010000001010000000110100101011101111001010000000000
000001000000000001100000000000000000000000000110000000
000000000000000000000000000001000000000010000000000100
000001000000000000000000000011101100011111010000000000
000000100010000000000000001001011010011111100000000100
110001000000100000000000010000011000000100000100000000
000000100000000000000011000000000000000000000001000000

.logic_tile 24 27
000000000000000111000111000101101111000010000000100000
000000000000001101100000000001011001000000000000000000
001000000000000111100111011011111010000010000000100000
100000000000010011100111111011101100000000000000000000
010000000000001111100010100001000000000000000100000000
110000000000000111100000000000000000000001000000000000
000000000000100101000111000000011110000100000000000000
000000000001011101100110110000000000000000000000000000
000000000110000001000110100101101011101001000000000000
000000000000000000000111111011101000110110010000100000
000000000000000000000010001000000001000000000000000000
000000100000000000000011111111001000000000100000000000
000000000000000101100000000001101101111000000000000000
000000000000000000000011000101111111010000000010000000
000000000000000001100110100101101110100000010010000000
000000000000000000000010001011101001010100000000000000

.ramb_tile 25 27
000000000000000000000000011000000000000000
000000010000000000000011111111000000000000
001010000001000000000111001101000000000000
100000000000100000000000000101100000000000
010010100000000111100010000000000000000000
010011100000000000100000001111000000000000
000010000000001011100011100111100000000000
000001000000001101000100000111000000000000
000000001110100011100000010000000000000000
000000000001000000100010011011000000000000
000000000000000000000110000101100000000000
000000001010000000000100000011100000100000
000000000000001111000011100000000000000000
000000000000001001000100000111000000000000
010010100000000001000010001101000001000000
110000000000000000000000001011001001000000

.logic_tile 26 27
000000000000010001000111111000000000000000000100000000
000000000110100000000011010001000000000010000001000000
001000000001011101000000001001111010111000000000000100
100000000000101011100011100001101101100000000000000000
110000000000000111000000011001101101100000000000000000
110000000000000000000010011111001010110000100000100000
000000000000000111100111101011111101000010000000100000
000000000000000000100110010111101011000000000000000000
000001000000000001000010100001001000000010000000000000
000010000000000000000100001001011010000000000000100000
000000000000001000000010011101111010100000000000000000
000100000000000011000011010001101011111000000000100000
000000001010100000000011100000001110000100000100000000
000000000000000001000000000000000000000000000000000000
000000000000001101000010101111111011100000000000000000
000000000000000111100100000001001101111000000001000000

.logic_tile 27 27
000000000000000000000110010101101001010010100000100000
000000000001010000000010010000111011000001000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010010100010000111000000000000000000000000000000000000
000000000011110000000111110000000000000000100100000000
000000000001010000000110100000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 27
000000000000000001100000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000000100001000000000000111101011101001000000000000
100000000000000001000000000101001101110110010000000000
010000000000000101000000000000000000000000000000000000
010000000000000001100000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000001000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000100000000
000010000000000000000011001111000000000010000010000000
001000000000001000000000000000000000000000000000000000
000001000010000111000010000000000000000000000000000000
000000000000010101100000000001111101101000010000000000
000000000000000000000000000001011101011101100000100000

.logic_tile 29 27
000000000001010111000000000101100000000000000010000000
000000000000000101100010110001001100000010000000000010
001000000000001000010000001001001100000001000000000001
100000000000000111000000000101000000000000000001000100
010000000000001111100010000101100000000000010010000100
010000000110000011000000000001001100000000000000000100
000000000000000000000110000111111011100000010000000000
000000000000001001010000000101111111111110100000000000
000000000000001000000110000000011110000000000000000000
000000001010001011000000001111001010010000000000100000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000111101001001101111001000000000000
000010000000000000000111110001011111111010000000100000
000000000000001000000110100000000000000000100100000000
000000000000000011000110110000001111000000000000000000

.logic_tile 30 27
000010100000000000000000010000001000111100001000000000
000101000000000000000010000000000000111100000000110000
001000000000000000000000000011100000000000000100000000
100000000000000000000000000000100000000001000000000000
010000000000001001100011101000000000000000000100000000
110000001010001011000000000011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000010110101000000000010000000000010
000000001110000000000000000111001111100100010000000000
000000000000000000000000000101011111110100110000000010
000000000000000000000111110000000000000000000000000000
000000000000011011000010010000000000000000000000000000
000000000000000000000110110000011100000100000100000000
000000000000001101000011100000010000000000000010000000
000000000000000000000111001001001110101101010010000000
000000000000000000000100001101111110011000100000000000

.logic_tile 31 27
000000000000000000000000010111111111101000010000100000
000000000000000000000011110111011111011101100000000000
001000000000000000000000000011100000000000000000000000
100000000000000000000000000000000000000001000000000000
010000000000100000000000001000000000000000000100000000
010000000000010001000000000101000000000010000001000000
000000000000000111000000000000000000000000100100000000
000001001010000000100000000000001101000000000000000000
000000000000000000000111000000000001000000100100000000
000010100000000000000100000000001100000000000000000000
000010000000001000000000000000000000000000000000000000
000001000000000011000000000000000000000000000000000000
000000000000000101000000000101000000000000000100000000
000000000000000000100000000000000000000001000000100000
000000000000001000000010010000000000000000000000000000
000000000000000001000010100000000000000000000000000000

.logic_tile 32 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000101100111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 28
000000110000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100101100101
000000000000001101000000000000001010000000000000000110
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000001000000010000000000000000000000000000
000000000000000000100011100000000000000000000000000000
001000000000000000000110010000011001000000100000000000
100000000000000001000011110101011101010000100010000000
010000000000000000000000000000000000000000000000000000
010000000000001101000000000000000000000000000000000000
110000000000000000000000001001111100000110100000000000
100000000000000000000000000111111000001111110000000000
000000000000000000000000001000000000000000000000000001
000001000000000000000000000001000000000010000010100000
000000000000000000000111010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000001110000000000000001000000001001100110100000001
000000000000000000000000000001001101110011000000100000
110000000000001000000010101111100000001100110100000000
000000000000000011000000001001100000110011000000000010

.logic_tile 3 28
000000000000000001100000000000001000001100111100000000
000000000000000000000000000000001100110011000000010000
001000000000000000000000000000001000001100111100000000
100000000000000000000000000000001000110011000000000010
010000000000000000000111100000001000001100111100000000
110000000000000000000000000000001101110011000000000010
000000000000001000000000000000001000001100111100000001
000000000000000001000000000000001101110011000000000000
000001000000001000000110010101101000001100111100000000
000010100000000001000010000000000000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000100000000000000111101000001100111100000000
000000000001010000000000000000100000110011000010000000
110000000000100001100110010111101000001100111100000000
000000000000000000000010000000100000110011000000000010

.logic_tile 4 28
000000000000000111100010110011111001101000000000000000
000000000000000000100111101011111111000100000000000010
001000000000000101000010110001011010000000010000000000
100000000000001101100011011001101111010000100010000000
110100000000001101100110111001011110000010000000000000
110100000000000101000010100011000000000011000000000000
000000000000001101100110111011111001100000000000100000
000000000000000101000010100011101000000000000000000000
000000000000000000000000010000011010000000000000000000
000000000000000000000010001001000000000100000000000000
000000000000000001100110010101001010100000000000000000
000000000000001101000010000101101011000000000000000000
000000000000100000000111101101111011100000000000000000
000000001001010000000111111101011010000000000000000000
000000000000001000000010000000011000000100000100000000
000000001110000001000000000000010000000000000000000000

.logic_tile 5 28
000000000000001111000000001101101010100100000000000001
000000000000001111000011111011111111101000000000000000
001000000000000111100000001111001000111000000000000000
100000000000000000100000000111111010010000000000000010
010000000000000000000111100000000000000000000100000000
110000000000001101000111110011000000000010000000000000
000000000000000000000111011000000000000000000100000000
000000000000000000000011110011000000000010000000000000
000000100000000000000000010111100000000000000100000000
000000000000000001000010000000100000000001000000000000
000001000000000001000000000000000000000000000100000000
000000000000000000000011110001000000000010000000000000
000000000000000000000010001000000000000000000100000000
000001000000000000000010111101000000000010000000000000
110000000000101000000000001001001100010111100000000000
000000000000010111000010000001011111001011100000000100

.logic_tile 6 28
000000001100000000000011100111100000000000000100100000
000000000000001111000000000000100000000001000000000000
001000000000000000000000000001011010010000000000000000
100000000000000000000000000000011001000000000011000000
110100001011000011100000000000001100000100000110000000
110100000000000000000000000000000000000000000000000000
000000000000001111100111110000000000000000000000000000
000000000000000011100011100000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000111000101111011101001010010000001
000100000000000000000000000101101010110110100011100000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 7 28
000001000000001000000010100001011011100000010010000000
000010100010000011000110001001111100100000100000000000
001000000000001000000000000001000000000000000110000000
100000000000000111000000000000000000000001000000000000
010010100000100000000111001011001011000110100010000000
110001000001010001010000000101101011001111110000000000
000000000100000111100111110111111000000010000010000001
000000000000000000100111010000000000000000000000000100
000000000000000000000010000000011110000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
110000000000000001100000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000

.ramt_tile 8 28
000000000000001000000111110000000000000000
000001011000001111000110111101000000000000
001000000000000111100111110001000000000000
100000010000000000000011101001100000000000
110000000000100011100111111000000000000000
110000000011000000100011001011000000000000
000000000001100011100000001001000000000000
000000000000100000100000000001000000000000
000000000000000001000000001000000000000000
000000001000000000100000001001000000000000
000100000000000000000000010101100000000000
000110000001010000000011000011000000000000
000000001011000011100110000000000000000000
000000000000000000100100000111000000000000
110000000000010001000000000101000001000000
110000000000100000000000001101001001000000

.logic_tile 9 28
000000000000000000000011101101011100101000010000000000
000000000000001001010100000011011000000100000001000000
001000000000000000000011111001001110100000000010000000
100000000001010000000110010011011111110000100000000000
110000000000001000000010100000000001000000100100000000
010000000010000011000111100000001101000000000000000010
000000000000000111100000000101011111000010000000100000
000010100010000001000011100111111110000000000000000000
000000000000001001000111010011001000100000000000000000
000000000000000011100110100111011100110100000000000000
000000000000000101000111000001011101100000000000000000
000000000001010001100011001011001011110100000000000000
000000000000100001100110101101111001101001010000000001
000000000001000101100110001001011010110110100010000000
110000000000101011000010000001011110100000000000000000
000000000000000001000000001101001111110000100000000000

.logic_tile 10 28
000000000000100000000000010000000000000000000110100000
000000000100010000000011111011000000000010000010000001
001000000000001000000000010000000000000000000000000000
100000100000001111000010100000000000000000000000000000
000000000000000111100000001000000000000000000000000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000001001010000001000100000001
000000000000000000000000001111100000001001000000000000
000000000000101000000000000000000000000000000000000000
000000001101000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001011010000000000010000000000000000000000000000
000100100000100001000011100000000000000000000000000000
110000100010000000000000000011011000000100000010000100
000001000000000000000000000000001110000000000000100000

.logic_tile 11 28
000000000000000000000000000000001110000100000110000000
000000000000000000000000000000010000000000000000000010
001000000000000000000011000000000000000000000000000000
100000000001000000000000000000000000000000000000000000
010000000000000000000110110001100000000000000000000000
110000000000000000000110110000100000000001000000000000
000000000010000011100000000101101100000100000010000001
000010000000000000000000000000000000000000000000000001
000000000100001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000001000000000101100000000000000000000000100000000000
000000000000000000000000000000001011000000000000000000
000100000000100000000000000000001010000100000100000000
000100000001010000000010000000010000000000000010000000
110000000000000000000000001000000000000000000000000000
000000000000000000000000000011000000000010000010000000

.logic_tile 12 28
000000000000001000000010101111011111101000010000000000
000000000000001111000000001011111100110100010000000000
001000000000000101100000011001011001101001010000000001
100010000000000000100011110111011111010110110000000000
110000000010000000000000000101000000000000000110000000
010000000000001101000011100000100000000001000000000010
000000000000000111000000000001100000000000100000000001
000000000000000000000000000000101111000000000010000001
000010000000000000000110110000001100000100000000000000
000001000000011001000011010000010000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000001000010000000001000000000000010000000
000000000000000000000000010001011110010100000011000000
000000000000000000000011100000101000101000010000000001
110000000000001000000000010011011010000111000000000000
000000000001011001000010010101000000000001000000000000

.logic_tile 13 28
000000000000001111000110110011101001010111100000000000
000000000000000101100011110101011110001011100000000000
001001000000001001100111010000001111000000100000000000
100000000000000101000110000000011111000000000011000001
010000001110001111100111000111111011110000000000100000
010000000000001111100100000001011111100000000000000000
000000000000000111100010010001111011010100100110000000
000000100000001101100010010000101001000000010000000000
000000001110101000000010001001011001001000000000000000
000000000001011011000010111101101100010100000000000000
000000000101010001000000010011011100010111100000000000
000000100000101101000011111111111101001011100000000000
000001000001010000000111101101000000000010010000000000
000010100000100000000011100001001100000010100000000000
110000000001000101100110111111001010010000000000000001
000010100000100001010110010101111000000000000000000001

.logic_tile 14 28
000010000000000000000110101000001010010010100000000000
000010101010001001000000000111001000000010000000000000
001000000000000101000111010011111011010111100000000000
100000000010000000100111110111101111000111010010000000
010001000110111111000011100000011000000100000100000000
110010100000111001100100000000000000000000000000000010
000000000000000011100110100000001010000100000100000000
000000000000001101100000000000000000000000000000000010
000000000000000011100000000101101101000000000000000000
000000001000000000000000000000001011001001010010000000
000000100001000000000000010000000000000000100100000000
000000000000000000000010000000001001000000000000000000
000001000000000000000000000000011110000100000100000000
000010101011000001000000000000000000000000000000000000
110000100000000101100000001101111001010111100000000000
000000000000000001010011111001011111000111010000000000

.logic_tile 15 28
000000000110101000000000000000000001000000001000000000
000000000000001011000000000000001010000000000000001000
000000000000000000000000000011100001000000001000000000
000000000001010000000011100000101010000000000000000000
000010100000000001000000000101101000001100111000100000
000001000000010000000000000000001000110011000000000000
000000000000001001000000000111101001001100111000000000
000000000000011111000000000000001010110011000000000000
000000000000001000000000000101101000001100111000000000
000000000000001001000000000000001010110011000000000000
000000000000001000000000010001101001001100111000000000
000000000110001001000011110000101010110011000000000000
000000000110100000000000000101101001001100111000000000
000000000001010000000000000000001100110011000000000000
000000000000000001100000000011001001001100111000000000
000000000000000000100000000000001010110011000000000000

.logic_tile 16 28
000000000000011001100000011101111011000110100000000000
000000000000100001000010000001101001001111110000000000
001000000000000101000010111001001100001000000000000000
100000000000011001100111010011101011101000000000000000
110010001110001001000000011111101100010111100000000000
010100000000001111000011100011001010000111010000000000
000000000000001001000111111000001110010000100000000000
000000000000011011000011110001011111000000100000000000
000000000000001111100010011001011000000000000000000000
000000000000000111100111011101011000100000000000100000
000000000010001111100000000000000000000000000100000000
000000000000001111100000000101000000000010000000100000
000000001000010101000011100011011101001001010000000000
000000000000100000000011110111101110000000000000000000
110000000000000011100000000000011010000100000100000000
000000000000001111000000000000000000000000000001000000

.logic_tile 17 28
000010000000010111100110101001101011000110100000000000
000000000000100000000011101111111001001111110000000000
001000000010001000000011101001111111010000100000000000
100000000000001111010011111111011010000000100000000000
010000000001111111100110010001001110000000000010000000
010000000000010001100011100000000000001000000000000000
000000000000000111000011100011001110010111100000000000
000000001010000101100100000001111111001011100000000000
000000000110000001100011111011101000010000000000000000
000010000000000001000011101101011011110000000000000000
000001000000000001000000001111001010010000100000000000
000000000000000101000000000111001010000000100001000000
000000000110000101100010011011001101001000000000000000
000000100000000101000011000101101100101000000000000000
110000000000001000000011010000001100000100000100000000
000000000100000011000111000000000000000000000010000000

.logic_tile 18 28
000001000010000000000000000000000000000000000100000000
000010000000000000010000000101000000000010000000000010
001000001000000000000110100000000001000000000000000000
100000000000000000000000000101001101000000100000000000
110000000000001111100010100011000000000000000000000000
010100000000001111000000000000000000000001000000000000
000000000000000000000000000101000000000010000000000001
000000000000000000000000000000100000000000000000000100
000001000000000001100010110000000000000000000000000000
000010100001010000100110000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100001011000000000010000000000000
000000000001011001000000001001101100111110100000000000
000100000000100001000000000111111110111101100000000001
000000000000000101000000000000000000000010000000000000
000000000000100000000000000000001110000000000010000000

.logic_tile 19 28
000000000000000000000000000111011010000000000100000000
000000000000000000000000000000010000001000000000000000
001000000000000000000000000000000001000000000110100000
100000001000000000000000001111001011000000100000000000
000000000000000000000000000000011010010000000100000000
000000000000000000000000000000011111000000000010000000
000000000000000000000000010000011111010000000100000000
000000000000000000000011100000001011000000000000000000
000000000000000000000000010101100001000000000100000000
000000000000000000000010100000101100000000010000000000
000001000000001000000110111000011100000000000100000000
000010000000000101000010101101010000000100000000000000
000000000000001000000110100101111100000110000100000000
000000000000000101000010100000110000001000000000000000
110000000000000101100000001011000000000001000100000000
000000000000000000000000001101100000000000000000000000

.logic_tile 20 28
000000000000000000000110100101001001001100111000000000
000000000000001001000011110000001101110011000000010000
000000000000000000000000000001001001001100111010000000
000000000000000000000000000000101110110011000000000000
000010001110001111100000000011101001001100111000000000
000001000000100101100000000000001011110011000000000000
000000000000001101100110110101001000001100111000000000
000000000000000101000010100000001100110011000000000000
000001000000000001000000000101101000001100111000000000
000010000000000000100010110000001111110011000000000000
001100000000000101000000010001001000001100111000000000
000100000000000000100011100000001001110011000000000000
000001000000000000000010110111001001001100111000000000
000000100000000000000111000000101010110011000000000000
000000000000001000000000000011001001001100111000000000
000000000000000011000000000000101011110011000000000000

.logic_tile 21 28
000000000000000000000111100011001000001100111000000000
000000000010000000000100000000101101110011000000010000
000000000000000011100000000111101001001100111000000000
000000000000000000100000000000001101110011000000000000
000000000000001111100000000001001000001100111000000000
000000000000000111100010000000101110110011000000000000
000000000000001000000000000111001001001100111000000000
000000000000001111000000000000101000110011000000000000
000000000000001000000010010101101000001100111000000000
000000000000000101000110100000001100110011000000000000
000000000001000000000010110011101000001100111000000000
000000000000000000000110100000101011110011000000000000
000000000000100101100110100101001001001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000001111000110100101001001001100111000000000
000000000000000101000000000000001110110011000000000000

.logic_tile 22 28
000000000001000000000110110000011111010000000100000000
000000101110000000000010100000001000000000000000000000
001000000000001000000110100001000001000000000100000000
100000000000000101000000000000101110000000010000000000
000000000000001000000000010111101010000000000100000000
000000000000000101000011010000000000001000000000000000
000000000000000101110000010000000001000000000100000000
000010000000000000000010101001001110000000100000000000
000000000000000000000000000001111110000000000100000000
000000100000000000000000000000100000001000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000001111001011000000100000000000
000000001110100000000000011111100000000001000100000000
000100000000010000000011110101000000000000000000000000
110000000000000000000000001000000001000000000100000000
000010000000000001000000001101001110000000100000000000

.logic_tile 23 28
000000000000100000000000000000001010000010000000000000
000000000000000000010011100000000000000000000001000000
001000000000000001100111100000000000000000000000000000
100100000000000000000111100000000000000000000000000000
010101000000000000000000000001100000000000000100000000
010100100000001101000000000000100000000001000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100001100000000010000000000000
000000000000000000000000000000000000000000000001000000
000000000000000000000000001000000000000000000100000000
000000000000000001000000001111000000000010000000000000
000000000000100000000000001101001101111011110000000100
000000000000010000010000001001011100110001110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 24 28
000000001100000001000000011001001011101001000000000000
000000000000101011100010001001011010010000000000000000
001000000000000011000000010000000000000000000000000000
100100000000000000000011010000000000000000000000000000
010000000000001111100010010000000000000000000000000000
010000000000001111100011110001000000000010000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001000000100001000111000101001010101000000000000000
000000000001000000000110000101011101010000100000000000
000000000000010000000000000101001010100000010000000000
000000000000000000000000000101011100101000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100000000000
000000000000000000000000000000001101000000000000000000

.ramt_tile 25 28
000000000001101000000011101000000000000000
000000010001010011000000000001000000000000
001010100000001000000000000111000000000000
100000010000001101000000001111000000000000
110011100000100000000000001000000000000000
110010100001010000000000000101000000000000
000000000000001111100000000011100000000000
000000000000000111100000000111100000000000
000000000000000000000011100000000000000000
000000000000000000000111100001000000000000
000000000000001000000000010111100000000000
000000000000000011000011001001100000000000
000000000000000111100110001000000000000000
000000000100001111000111110011000000000000
110000000000000111100111001011000000000000
110000000000000000000100000101101101000000

.logic_tile 26 28
000000000000001101000111001001011101101000010000000000
000000000010001111100100000101111000000100000000000010
001000000000000011100111110011011111100000010000000000
100000001000001101100011101011001001100000100010000000
000000000000000101100011101011011001100000000010000000
000000000000000000000011110001001001111000000000000000
000000000000000011100011100011011101000010000000100000
000000000000000001100110111101111011000000000000000000
000000000100000101000110011001011110000010000000000000
000000000000000001100110111111011110000000000000000100
000000000000010000000111010001000000000000000110000000
000001000000000000000011010000000000000001000000000000
000000000000000001000000001111101000100000000000000000
000000000010000000000000001101011011110000100000100000
110001000000001001100110001111101011100000010000000000
100010100000101011000011111001001010010100000000000000

.logic_tile 27 28
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001100000000000000000000000000000000000000000000000
100011100000000000000000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000010100000000000000000011100000100000100100000
000000000001000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000010000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 28
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
001000000000000011000000000000000001000000100100000000
100000000000000000000000000000001000000000000000000000
010000000000100000000110100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000001000000000000000000000000
000000000000001011000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 28
000000000000000000000110000000000001000000100000000000
000000000000000000000000000000001100000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000001101000000000000000000000000000000000000
110000000000000000000000000101101111000000000000000000
010000000000000000000000000000011000000001000000000100
000000000000000000000000001000011100000000000100000000
000000000000000101000000000111010000000010000000000100
000001000000100000000000000111001000001100110000000000
000010100001010000000010110000010000110011000000000000
000010000000001000000000000011111111010100100100100000
000001000000001101000010000000101111000000001000000000
000000000000000000000000000111011011000000000011000000
000000000000000001000010100000101000001000000001000000
111000000000001011100000010000000000000000000000000000
000000000000000001100010110000000000000000000000000000

.logic_tile 30 28
000000000000000000000000010000000000000000000000000000
000000000000000000010010100000000000000000000000000000
001000000001000000000000001101111010100001010000000000
100000000000000000000000001011101101111010100000000000
010000000000000000000000000000001110000100000000000000
010000000000000000000000000000000000000000000000000000
000000000000000111100110000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000110100000011110000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000111000110101000000000000000000100000000
000000000000000000100100000011000000000010000000100000
000100000000001001000000001011111111100000010000000000
000100000000001001000000000101101111111101010000000000
000000000000001000000110100111000000000000000100000000
000000000000000001000010000000000000000001000000000000

.logic_tile 31 28
000000000000000111000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000011100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 32 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000101100000000000011010000100000100000000
000000000000000000100000000000000000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000001000000000010000011010000100000100000000
010000000000001011000010000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000100010
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000011100000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000001000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000101000000000000000001000001100111100000000
000000000001010001000011110000001000110011000000010000
001000000000000001100000010111001000001100111100000000
100000000000010000000010000000000000110011000000000000
010000000000000000000000000111001000001100111100000000
010000000000000000000000000000100000110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000010000000
000000000000100000000000000111101000001100111100000000
000000000001010000000000000000000000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000001100110010000001001001100111100000000
000000000000000000000010000000001001110011000010000000
110000000000001000000000000000001000111100001000000000
000000000000000001000000000000000000111100000000000000

.logic_tile 4 29
000000000000001000000110110000000000000000100100000000
000000000000000101000010100000001110000000000000000000
001000000000000111100000011001101011000110100000000000
100000000000001111100010100111001011001111110000000010
010000000000001101100011110000000000000000100000000000
110000000000000101000011110000001001000000000000000000
000000000000001101100000010011011011001111110000000000
000000000000000101000011011101001011001001010000000000
000000000000001000000000010001001010100000000000000000
000000000000000001000010100101101001000000000000000000
000000000000000000000000001001111011100000000000000000
000000000000000001000000000101101000000000000000000000
000000000000000011100000001101111001010111100000000000
000000000000000000000000000011101000000111010000000010
000000000000000000000000000001001101010111100000000001
000000000000000001000000001101011011001011100000000000

.logic_tile 5 29
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
001000000000001111000000001011101011000111010000000000
100000000000000011100000000011101000010111100000000000
110000000000000111000000000000001100000100000100000000
110000000000000001000010110000010000000000000000000000
000000000000000000000000001000000001000000000000100000
000000000000000000000000001111001110000000100000000000
000000000000000001100010001000000000000000000100000000
000000000000000001000000000001000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000010000000000100000000000000000000000000000000
110000000000001000000000000011000000000000100000000000
000000000000000001000010001101001100000000110000100000

.logic_tile 6 29
000000000000001000000110000000000000000000000000000000
000000000000001111000111110000000000000000000000000000
001000000000000000000000000000000000000000100100000000
100000000000000000000000000000001001000000000000000000
010001000110000111000000000000011010000100000000000000
010010100000000000000000000000010000000000000000000000
001000000000000000000000001001001010011110100010000000
000000001110001111000010100101001100101110000000000000
000000100000000001000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000001000000000000011101010101000000010000000
000000000000000111000000001101111000011000000000000000
001000000000001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
000000000000101101100110000101100001000001010010000000
000001000001000111000011100101101010000001000000000000
000000000000000111100000010000000001000000100110000001
000010000000000000100011100000001110000000000000000000
000000000000000000000000001000000000000000000100000001
000000000000000001000000000001000000000010000000100010
000000000100000000000010000011111110110000010010000000
000000000000000000000110000101111011100000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000001000000010000011000000000000000000000001
100000000000001101000100000000001110000000010000000000

.ramb_tile 8 29
000000000000000000000111011000000000000000
000001010000001001000011001011000000000000
001010000000000000000000000101000000000000
100001000000000111000011101011000000000000
010000000000100001000011100000000000000000
010000000001000000000011011101000000000000
000000001000001001000111101001100000000000
000000000000001011000100000101100000000001
000000000000000000000011001000000000000000
000000000000000000000000001101000000000000
000000000000000000000000000001000000000000
000000000000000000000011101111000000000000
000001001100000000000010001000000000000000
000000100000000000000010100001000000000000
010000000000000000000000000111000000000000
110000000000000000000000001001101011010000

.logic_tile 9 29
000010100000101101100111110000011000000100000100000001
000001000000010111000011010000000000000000000001000000
001000000001011111000111000011001110101000010000000001
100000000000000011000100001101111001000100000000000000
000000100000001001000000010101011000110000010000000010
000000000000000001000011000011011000010000000000000000
001000000000001011100011110101011010101001000000000000
000000000001001111100011010001001001100000000000000000
000000000000001000000111011011001010100000010000000000
000000000000001101000010110101101000010000010000000000
000000000000000000000000000001011011100000010000000000
000001000000000000000000000101011010101000000000000100
000000001010000000000111101101101010100000010000000000
000000000100000000000100001111101000100000100000100000
010000000000000000000111000001001011100000000000000000
010000000000000000000000001001101010111000000000000010

.logic_tile 10 29
000001000000000000000000001000000000000000000000000000
000000100000000000000000000001000000000010000000000000
001000001010001000000000000000000000000000000000000000
100000000001010101000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000000000000111000000000011100000000000000110000000
000000000000000000000000000000000000000001000001100000
001001000000100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010111000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
010000001000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000000000000001000000000000000000100000001
000000000000000000000011100101000000000010000000000000
001000000000000111100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010000000001001000010000000000000000000000000000000000
010000000001000011000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000010000000000001010000100000100000000
000100000000000000000000000000000000000000000010000100
000100000000000000000000000000000001000000100101000100
000100000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000001010000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000010
001001000000000000000000000111100000000000000100000000
100000000000000000000000000000000000000001000010000000
010010101110001000000111000000001010000100000000000000
110000000000000101000000000000000000000000000000000000
000000000100000011000111000000000000000000000110000000
000000000000001011100000000111000000000010000000000000
000001000001000000000000000101100000000000000100000000
000000100000000000000000000000000000000001000010000000
000000000000000000000000000111000000000000000110000000
000000000000000000000000000000000000000001000000000000
000000001000001001000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110000000001000001100000000101100000000000000100000100
000000000000000000100000000000000000000001000010000000

.logic_tile 13 29
000000000000011101000111110001011000010111100000000000
000010000000000001000111001101111001001011100000000000
001000000000001111000111001001101100000110100000000000
100000000000000111100111100111001000001111110000000000
000010000000100101000011101001111111011100000100100000
000000000000010101100010110101011100111100000000000000
000000000000100011100110000111000000000000100000000000
000000000000000000100011111111101100000000110000000000
000000000000000001100110000101100000000000000110000000
000000000000000001000000000000100000000001000001100100
000010000000001000000010100111011110001000000000000000
000000000001001111000100001101011001010100000000000010
000000001100100001000111001101011100000000010000000000
000000000001000001100010001101011010000000000000100000
110000000000000000000110110001011000000000010000000000
000001000000001111010011000111011101100000010000000000

.logic_tile 14 29
000000000000110000000000000111100001000011100000000000
000000000000100101000011111011101110000001000000000000
001000000000001000000111101111011100000010000000000001
100100000000001111000100001111010000000111000000000000
000100000000100111000000010111111011010111100000100000
000100000001001111010011100101001010001011100000000000
000000000000000111100111000000001111000110100000000000
000000000000001001000000001101011111000000100010000000
000100000000000001100011100011011001010111100000000000
000100000000100000100011111011011000001011100000000000
000000000000000111000000010001001001010100100100000000
000000000000000000000011100000011100000000010000000010
000010101010001101100110100011001110000000100100000000
000001000000000001000000000000101001001001010010000010
110000000110000101100011000111111011010111100000000000
000000000000001111000010000101111010000111010000000000

.logic_tile 15 29
000000001011100011100000000101101001001100111001000000
000000000010010000000000000000001101110011000000010000
000000000000000011100111000011101000001100111000000000
000000000000000000100100000000101110110011000000000000
000000000001011000000000000001101001001100111000000000
000000000000101101000000000000101101110011000000000100
000000000100000000000000000011101000001100111000000000
000000000000001001000011110000101010110011000000000000
000000000000000000000000000011101001001100111000000000
000000000000000000000000000000001101110011000000000000
000000001000000101000000000011101001001100111000000000
000000000000100000000010000000101000110011000000000000
000000000000000000000000000001001001001100111000000000
000000000000000101000000000000001101110011000010000000
000000000000000000000000000011101001001100111000000000
000000000000000000000000000000101011110011000010000000

.logic_tile 16 29
000000000000000000000000000000000001000000100100100000
000010101100000000000010000000001100000000000000000000
001000000000001101000010101101101111000010000000000000
100000000000001011100100000111011111000000000000000000
010001001011000111000000000101101101100000000000000000
010011100000101111010000000101001011000000000000000000
000000000000001011100111000000000001000000100100000000
000000000000000001000011110000001001000000000000100000
000001000000000001100000001111011001000010000000000000
000010100000000000000000000011001111000000000000000000
000000000000001000000000000000011110000100000100000000
000000000000000111000000000000010000000000000000000000
000000001000001000000110100000011000000100000100000000
000000000000000101000100000000000000000000000000000000
110000000000001111000110111111111000000110100000000000
000000000100000011100010101101001010001111110000000000

.logic_tile 17 29
000000000000000111100000000101111101010100100100000000
000000000000000000110000000000011010000000010001000001
001000000000000111000000001111101101000110100000000000
100000000000000000000000000001101011001111110000000000
000100000000000000000000000000001110000000000000100000
000100000000000001010000000011000000000100000000000000
000000000000001001000011110000001110000100000110100001
000000000000000001000010100000000000000000000000000010
000000001111001000000111101001000000000010100000000000
000000000000001111000100000011001111000010010000000000
000000000000001000000111101000001110010110000000000000
000010100000010111000000001111011111000010000000000000
000100000000001111000010101011011100000101000101000000
000100000000000011100111111101110000000110000000000001
110110000000000001100111011111100000000000100110000000
000001100000100000000111101011001010000010110000000000

.logic_tile 18 29
000010001110000011000111000000000000000000000000000000
000000000000000000100110110101000000000010000000000000
001000000000000000000000000000000000000000000000000000
100000100000000000000000000000000000000000000000000000
010000001111000101000111010000000000000000100110000000
010000000000000000100010110000001011000000000000000000
000000000001010000000000000000000000000000100000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
000000001000100000000011000000000000000000100000000000
000000000001000000000000000000001000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000001000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 29
000000000000000000000011000001000000000000000000000000
000000000000000000000000000000100000000001000000000000
001000000001000101100000000000000000000000000011000000
100000000000100000100000000000000000000000000000000010
010000000000000111100110100000000000000000000100000001
110000000010000000100000000101000000000010000000100000
000000000000001111000000000000000001000000100100100001
000000000000000111000000000000001000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000100000000000000000000011010000100000100000000
000000000000000101000000000000000000000000000000000000
000000001100000000000000001101101100111011110000000000
000000000000000000000000000011011101111001010000100000
110000000000000000000000000000001100000010000010000001
000000000000000000000000000000010000000000000000000000

.logic_tile 20 29
000000000110001001100011100000001000111100001000000000
000000000000000001100000000000000000111100000000010000
001000000000011101000011100000011100010000000100000000
100000000000001111100100000000011001000000000000000010
000000000000000000000000000000000000001100110000000000
000000000000000000000000000001000000110011000000000000
000000000000000000000000000000011110000100000110100001
000000000000000000000000000000000000000000000001100000
000000001010000000000000001001111000111011110000000000
000000000000000000000000000001101111101011010000000010
000000000000000101100000000000001110010000000100000000
000000000000000000000010000000001001000000000000000000
000000000000000101100110000011101000000000000100000000
000000000000000000000000000000010000001000000000000000
110000000000000001000000000000000000000000000100000000
000000000000000000000000000001001001000000100000000000

.logic_tile 21 29
000010100000000000000000000111001001001100111000000000
000001000000000000000000000000001100110011000000010000
000000000000000000000000010101101001001100111000000000
000000000000000000000010100000001011110011000000000000
000000000000000001000000000011101000001100111000000000
000010100000001001000010000000001100110011000000000000
000000000000000101100000000101001001001100111000000000
000000000000000000010010000000001110110011000000000000
000000000000001000000110100011001001001100111000000000
000000000000000111000000000000101101110011000000000000
000000000000001101100000010001101000001100111000000000
000000000000000011000010100000101011110011000000000000
000000000000001101100000010111001000001100111000000000
000000000000000101000011100000101110110011000000000000
000000001010001000000110100111101000001100111000000000
000000000000000101000000000000101010110011000000000000

.logic_tile 22 29
000000000000001000000110100111000000000001000100000000
000000000000000101000000000001100000000000000000000000
001001000000001000000110101000000000000000000100000000
100010000000000101000000001101001111000000100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001000000000010001100000000000000100000000
000000000000001001000010100000001111000000010000000000
000000000000000000000000000001001110000000000100000000
000000000000000000000000000000110000001000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101001111000000100000000000
000000000000000000000000000000011010000100000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000000000000000001000000000100000000
000000000000000000000000001111001001000000100000000000

.logic_tile 23 29
000000000000000000010000000000000001000000100100000000
000000000000000000010000000000001100000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110100000000000000010000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000100000000010111000000000000000000000000000000000000
000100000000010000000000000000000000000000000000000000
000101000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 24 29
000000001110000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 29
000000000000000011100000011000000000000000
000000010000000000100011010011000000000000
001000000000011101100000011001100000000000
100000000000110111100011100101000000000000
010000001100100111000111001000000000000000
110000000001010000000000001001000000000000
000000000001011011100111001101100000000000
000001000000001101000000001011100000000000
000000000000000000000010001000000000000000
000000000000000000000000001111000000000000
000000000000000000000010000101100000000000
000000000000000001000000000001000000000000
000000000000000000000000000000000000000000
000000000000000000000000000101000000000000
110000000000000001000110000001000001000000
110000000000000000000100001011101000000000

.logic_tile 26 29
000000000000001111100110101101111001110000010000000000
000000000000001111100000000001001010010000000000000010
001000000000000101100110101101101110100000010000000000
100000000000000111000010110101001100101000000000000000
000000000000000000000010001011111010100000000000100000
000000000000000000000000001001111011111000000000000000
000000000000001011100000010001000000000000000000000000
000100000110000001000011000000001000000000010000000000
000000000000000001000000000000000000000000000110000000
000000000000000000000000000001000000000010000000000000
000000000000000001000111001101111111101000010000000000
000000000000000101000100000011011010001000000000100000
000000000000000101000000001101101001110000010000000000
000000000000000000100000000111011010010000000000000000
110001000000000001010010101101011011111000000000000000
010000100000000000000100000101101001100000000000100000

.logic_tile 27 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001110000000000110000000011101010110000000000000
100000000000000000000000000000011001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000001000000100100000000
000000000001010000000000000000001101000000000000100000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000000000000000000011000001110000010000000000000
000010100000000000000011001111000000000000000010000010

.logic_tile 28 29
000000000000101000000000000111011000001011000000000000
000000000000000001000000001111010000000011000000100000
001000000000000000000110100000000000000000000000000000
100000000000000000000010110000000000000000000000000000
110000000000000000000110000000000000000000000000000000
010000000000000000000100000001000000000010000000000000
000000000000000111100000000000000000000000000100100000
000000000000000000110000000011000000000010000000000000
000000000000000111000010100000000000000000000000000000
000000000000000000100110000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000010000000
000000000000001000000010100111001101100000000000000000
000000000000000011000100001101011001000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 29
000000000000000000000000010111100000000000001000000000
000000000000000000000011100000000000000000000000001000
001000000000000000000000000000000000000000001000000000
100000000000000000000000000000001111000000000000000000
010000000000001000000000010101001000001100111100100000
010100000000001101010010000000100000110011000000000000
000000000000000001000111110000001000111100001000000000
000000000000000000000010000000000000111100000000000000
000000000000000000000110001000011110001100110100000000
000000000000000000000000000101000000110011000000100010
000000000000000000000000000111000000000000100000000000
000000000000000000000000000000101010000001010010000000
000000000000001111000010010011011010001100110100000000
000000000000000011000010100000110000110011000000000100
110000000000001000000000011101101110011110100000000000
000000000000000001000011101111101110101001010000100100

.logic_tile 30 29
000000000000100000000110100000000000000000000000000000
000000000001010111000111110000000000000000000000000000
001000000100001000000010101001011110111101010000100000
100000000000000101000100000101011110010000100000000000
010000000000000000000011110000001010000010000100100000
010000000000000000000010000000010000000000000000000000
000000000000000000000000000001011101100100010000100000
000000000000001101000000001111011001110100110000000000
000000000000000000000000001001000000000001110000000000
000000000000000000000000000001101011000000110000100000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000101000011100000000000000000000000000000
110000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
010000001110000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 32 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 30
000000000000000000
000000000000000000
000000000000000000
001000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000100101100101
110000000000000000000000000000001001000000000000100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000010000111100000000000000100100000
110000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000

.logic_tile 3 30
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000000000010
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000100100000000
000000000000000001000011010000001100000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010100000000000000000000000000011110000100000100000000
010100000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000

.logic_tile 6 30
000000100000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000100000000000000000001000000000000000000100100000
010000000000000000000000001011000000000010000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 30
000000001000000000000000001001111010101000010000100000
000000000000000000000000000001011010001000000000000000
001000000000001101100000000000000000000000000000000000
100000000000001011100000000000000000000000000000000000
000000000000000111100000000000000001000000100110100001
000100000000000000100000000000001010000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101100100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
110000000010000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramt_tile 8 30
000000000000000011100000000000000000000000
000000010000000111000011101111000000000000
001010100000001111100000001101100000000000
110001010000000111000011110101100000001000
010000000000000111000000001000000000000000
010000000000000000000011001001000000000000
000000100000001111100111100101000000000000
000001000000001111100100000001000000000001
000000000000000000000000001000000000000000
000001000000000000000000000101000000000000
000000000000000011100000000001000000000000
000000000110000001000000001101000000000001
000000000000000000000111001000000000000000
000000000000000000000100000111000000000000
010000000001000001010000001011100001000001
010000000000100000000000000011001000000000

.logic_tile 9 30
000000000001011011000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
001010100000000011000000000001001100000000000000000000
100001000000000000000000000000010000001000000000000100
110000000000000111000000000001100000000000000000000000
110000000000000101100000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001001011101000010000000001
000000000000000000000010000111001111000000010000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000001000000
000010000000000101100111100000000000000000000000000000
000001001010000000100000000000000000000000000000000000
000001000000000000000010100000000000000000000000000000
000010000000000000000100000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000011100000001001010100000010000000
000000000000000000000011101001011011010100100000100001
001000000000000111100000000000011010000100000100000000
100000000000000000000000000000000000000000000010000000
110000001100000000000000000001011010000010000010000000
110000000000000000000010110000100000000000000001000000
000000000000000001000111001000000000000000000100000000
000000000000000001000100000001000000000010000010000000
000000000000000000000000000000001010000010100000000000
000000000000000001000010000011011101000110000010000000
000001000000000000000010000000001001010000000000000100
000010000000000000000000001001011101010110100000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000101100000000001000000000000
000000001010000000000000001101100000000000000000000000

.logic_tile 13 30
000000000000100000000011100001100000000000000100000000
000000000001000000000100000000000000000001000000000010
001000000000000111000000000011101011010111100000000000
100000000000001111100000001111001101000111010000000000
110000000000000011100110101011111011010111100000000000
110000000000000000100110001101111010000111010000000000
000000000000000001100010010000011000000110000000000000
000000000000000000000011111001001101000010100000000000
000000000001000101100010100000000000000000100100000000
000001000000000000000100000000001011000000000000000000
000000000000001101100010000000000001000000100100000000
000000000000000001000000000000001100000000000000000000
000000000000000000000111000101000000000000000100000000
000010001000000000000110000000100000000001000010000000
110000000000000000000000000000000000000000000100000000
000000000000000000010000000011000000000010000000100000

.logic_tile 14 30
000000000001000101000110111011011010000010000000000000
000000000000001101100011011001100000000111000000000000
001000000000000101000111010001011100010100000100000000
100000001100000000100111100000111110001001000000000000
000000000000101000000000001011011000000110100000000000
000000000101010011000000001101011000001111110010000000
000000000000001000000011100011011011000110100010000000
000000000000001111000011101111111011001111110000000000
000000000100001111000110100001100001000000100110000000
000000000000000001100010111001001110000010110000000000
000000000000000000000000010001011100010100000100000000
000000000000000011000010110000101001001001000010000000
000000000000001000000000000000001010010100000100000000
000000001010000111000011111001001100000110000000000000
110000000000000001000000000101101101000110100000000000
000000000000000000100011110001111111001111110000100000

.logic_tile 15 30
000001000001010101100000000111101000001100111000000000
000010100000000000010000000000001011110011000000010100
000010100000000111100111100101001000001100111000000000
000000000000000000000100000000101000110011000001000000
000000000000000000000010010111101000001100111000000000
000000000001010000000011100000101011110011000000000100
000000000110001000000000010101001001001100111000000000
000000000000001111000010100000101011110011000000000000
000000000000100000000000000101001000001100111000000000
000000000000010000000000000000101011110011000000000010
000000000000000000000000000101001001001100111000000000
000100000000000000000000000000101000110011000000000000
000000000000000000000000000001101000001100111010000000
000000000000100000000000000000101011110011000000000000
000000000000001000000000010101001001001100111000000000
000000000000000011000011000000101010110011000010000000

.logic_tile 16 30
000000000000000111000010000001011000000001000101000100
000000001000000000100110101111100000001011000000000000
001000000000010111100011100000001011000110100000000000
100001000000101001000100000101011110000100000000000000
000001000000001001100110001111001101000010000000000001
000010100000001011000010110011101101000000000000000000
000000000000000101100000000000001000000110000010100001
000000000000001101000000001101010000000010000001000110
000000000111010101100000000000011111010000100110000000
000000000010100000000000001111011000000010100001000000
000000000000001000000111010101001111010100100100000000
000000000000000001000010100000011101000000010000000000
000000000000000000000111010001000001000011100000000000
000010000000000000000011101101001010000010000000000000
110000000001101000000000011000001111010100100100000000
000000000000001001000010000101011001000000100000000000

.logic_tile 17 30
000000001100000000000110101101001110000101000100000001
000000000000000000000010110101110000001001000000000000
001000000000001001100110001000011010010100100100000000
100000000000001001100000001001011111000100000001000000
000000000000001000000000000111011000010100000100000000
000100000000001111000010000000101001001001000001000000
000000000000011001100111110011100000000010100000000000
000000001010001111000111100101101001000001100000000000
000000000001010000000010000101001100000001000000000000
000000000000100000000110100111011101000110000000000100
000001000000000000000000010001100001000011100000000000
000110100000000011000011101001001010000010000000000000
000000000000110111100110010111000001000000100100000000
000000000111110000100011111111101100000001110001000000
110000000000000000000111001111100000000010100000000000
000000000000000000000100001101101001000010010000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000001111000000000000011000000100000100000000
100000000000000111100000000000000000000000000001000000
010000000000000000000000001001100000000001110000000000
010000000001000000000000001011001101000000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000100110000000
000000000000000000000010000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 30
000000000000000000000000000000000000000000000000000000
000100000000000111000000000000000000000000000000000000
001000001000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000001110000100000100000000
110100000000000000000000000000000000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000011111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000010000000000000
001000000000000000000000000000001100000100000100100000
100000000000000000000000000000000000000000000000000001
010000001110000000000011100000011010000100000100100000
110000000000000000000000000000010000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000101000000000000111100000000000000100000000
000001000001001001000000000000100000000001000000000010
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000010000010
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001100000010000011110000100000000000000
000000000000000000100011110000000000000000000000000000

.logic_tile 21 30
000000000000000101000010110111001000001100111000000000
000000000000000000100110100000001111110011000000010000
000000000000001000000110100001001001001100111000000000
000010000000000101000010110000101101110011000000000000
000000000000001111100000000001101000001100111000000000
000000000000000101100000000000101110110011000000000000
000000000000000111100111100001101000001100111000000000
000000000000001101100100000000001000110011000000000000
000000000000000000000111000011001000001100111000000000
000000000000000000000000000000101010110011000000000000
000000000000000000000110100101101001001100111000000000
000000000000000000000000000000101010110011000000000000
000000000000001011100110100101001001001100111000000000
000000000000001011100000000000001001110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000001001110011000000000000

.logic_tile 22 30
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000101100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001001010000000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000001000000000100000000
000000000000000000000000000001001000000000100000000000

.logic_tile 23 30
000001001100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000011010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000101011100000010000000000000000000000000000
000000000001010011100011010000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000001000000000000000000000000000
000010000000000000000000000001001010000000100000000001
000000001110100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000001001001010100000000000000000
000000000000000000000000000101101011110000010000000100

.ramt_tile 25 30
000000000000001000000000000000000000000000
000000010000001111000011100101000000000000
001000000000001000000000010011100000000000
100000010000000011000011001111000000000000
010000000000000001000110000000000000000000
110000000000000000000110000011000000000000
000000000000000011100111010001100000000000
000000000000000000100111111101100000000001
000000000000000111000000000000000000000000
000000000000001111100000000001000000000000
000010000000000000000000000101100000000000
000000001010001111000000000111100000000100
000000000000000000000000011000000000000000
000000000000000111000011100001000000000000
010000000000000000000000001001000000000000
110000000000000000000000001101101100000000

.logic_tile 26 30
000000000000000011100000001111011110100000010000000000
000000000000000000100000001111011101100000100000100000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000011011101101000010000000000
000000000110000000000010010001111100000000010000100000
000000000000000000000010100101100000000000000000000000
000000000000000001000111000000100000000001000000000000
000000000000000101000000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000100000000000000000000000000000000000000000100000001
000100000000000001000000000101000000000010000001100000
010000000000000000000111010011001101101000000000000000
110000000000000000000110001011011111100100000000100000

.logic_tile 27 30
000000000000000101000011110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000001010000000000000000000000000000000000000000
010000000000000000000000000001000000000000000000000000
010000000000000000000000000000000000000001000000000000
000000000100000000000000000000000000000000100101100001
000000000000000000000000000000001001000000000011100101
000000000000000000000000000011100000000000000000000000
000000000000000000000000000000100000000001000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 30
000000000000100000000000000000000001000000001000000000
000000000001000000000000000000001101000000000000001000
001000000000000101100000000011100000000000001000000000
100000000000000000100000000000000000000000000000000000
010000000000000000000111100101101000001100111000000000
110000000000000000000000000000000000110011000000000000
000000000000001001100110000000001000111100001000000000
000000000000000001000000000000000000111100000000000000
000000001100000000000110000111011000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000001000000000000101100000001100110000000000
000000000000000101000010000000101101110011000000000000
000000000000100000000000011000011011000000000000000000
000000000001010000000010001101001100000010000000000010
110000000000000000000000001101100000000000000100000000
000000000000000000000000000001000000000001000000000000

.logic_tile 29 30
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000000011011111010100011110000000000
100000000000000000000010111101111110000011110010000000
010000000000100000000000000000000000000000000000000000
010100000001000000000000000000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000001000000001000010000100000000
000000000000000000000000001001001100000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
110000000000000000000000010000000001000000100000000000
000000000000000000000010110000001111000000000000000000

.logic_tile 30 30
000000000000001000000110110101000000000000000100000000
000000000000001111000110000000100000000001000000000000
001000000000000000000000000101011110111001100000100000
100000000000000000000010111001001101110000010000000000
110000000001010101000000000000000000000000000100000000
010000000000100000100010000111000000000010000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000110111011001000100001010000000000
000000000000000001000111000101111001110101010000000000
000000000000000000000011100001000000000000000100000000
000000000000000000000100000000000000000001000000000000
000000000000000001000000000011100000000000000100000000
000000000000000000000000000000100000000001000000100000
000000000000000001100000000001101100111001100000000000
000000000000000000000000001001101101110000010000000000

.logic_tile 31 30
000000000000000111000000000001000000000000000100000000
000100000000000000000000000000000000000001000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 30
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 31
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 31
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000001000000100000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 31
000000000000000101100000001000000000000000
000000010000000001000010001001000000000000
001000000000000000000000001101100000000000
100000000000000000000011101011000000000001
010000000000000000000000001000000000000000
010000000000000111000000000111000000000000
000000000000001001000000000011000000000000
000000000100000111100010010001100000000001
000000000000000000000000001000000000000000
000000000000000001000011101011000000000000
000000000000000000000110111001000000000001
000000000000000001000111010101000000000000
000000000000000001000000000000000000000000
000000000000000000000000000011000000000000
110000000001010011100000000111000001000000
010000000000000000100000000101001011000000

.logic_tile 9 31
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000010000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001110000000101100000000000000000000000
000000000000000000100000000000000000000001000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 31
000000000000100000000000010000000000000000000000000000
000000000001000000000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000100100000000
110000000000000000000000000000001001000000000000000000
000000000000000000000111100000001100000100000100000000
000000000000000000000100000000000000000000000000000010
000000000000001000000000001000000000000000000100000000
000000000000000111000000001011000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
110000000000000000000000000101100000000000000100000001
000000000000000000000000000000100000000001000010000000

.logic_tile 13 31
000000000000100000000000000101001101010111100000000100
000000000001010000000000001011001011001011100000000000
001000000000000111000111101000000000000000000100000000
100000000000000000000111111011000000000010000000000000
010000000000000000000111110101000000000000000000000000
110000000000000111000011000000100000000001000000000000
000000000000001001100111110000000001000000100100000000
000000000000000101000010010000001001000000000000000010
000000001110000001100110100101100000000000000100000000
000000000000000000000010000000100000000001000000000000
000000000000000000000010000011011111010111100000000000
000000000000000000000000001011101110001011100000000000
000000000000100000000000001101100001000000100000000000
000000000001010000000000001101001111000000110000000010
110000000000001101100110001001111010000100000000000000
000000000000000001100000000001100000001100000000000000

.logic_tile 14 31
000000000000000101000000011000000000000000000100000000
000000000000000000000011110011000000000010000000000000
001000000000000000000000000000001110000100000100000000
100000000000001111000010100000010000000000000000000000
010000000000000000000111110101100000000000000100100000
010000000000000000000111000000100000000001000000000000
000000000000000000000111111000000000000000000100000000
000000000000000101000111100101000000000010000000000000
000000000000000000000110100000000001000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000001000000000000101101010000010000000000000
000000000000001011000000001011110000001011000000000000
000000000100000000000010100001001111000010000000000000
000000000000100000000010101111011001000000000010000000
110000000000001000000000001000000000000000000000000000
000000000000000001000000000111001011000000100000000010

.logic_tile 15 31
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000001111110011000010010000
000000000100001011000000000111101001001100111000000000
000000000000001111000000000000001000110011000010000000
000000000000000001000000000001101000001100111000000000
000000000000000000000000000000001010110011000000000010
000000000000000000000110000011101001001100111000000000
000000000000000000000100000000001000110011000000000000
000000000000000000000000000001101001001100111000000000
000000000000000000000000000000001000110011000000000001
000000000001001000000000010011101001001100111000000000
000000000000001001000010100000101000110011000000000000
000000000000000000000110100001101001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000101100000000000001000111100001000000000
000000000000000000000000000000000000111100000010000000

.logic_tile 16 31
000000000000001001100010110001111100000010000000000000
000000000000000001000010010101001111000000000000000000
001100000000001001100010111011101000000010000000000000
100100000000001101000010111001111010000000000000000000
000000000000001011100000000001011110100000000000000000
000010000000001001000010110001001100000000000000000000
000000000000000001000111110101111110000000100100000000
000000000000000001000010100000001111001001010001000000
000000000000000000000000010101101001010110000000000000
000000000000000001000011100000111001000001000000000000
000000000000000011100110011111100000000001100100000000
000000000000000000100010001011101111000001010010000000
000000000000000000000110010101101010000000100110000000
000000000000000000000011100000011101001001010000000000
110000001000001101100010000101111000010010100000000000
000000000000000111000000000000101001000001000000000000

.logic_tile 17 31
000000000000000001100000001000000000000000000100100000
000000000000000101000000001001000000000010000000000000
001000000000000000000000010001000000000000000100000000
100000000000000000000011100000000000000001000000000000
010000000000001101000111000011011011000110000000000000
110000000000000111000110100000101110000001010000000000
000000000000001000000000001111101110000110100000100000
000000000000000001000000001111111000001111110000000000
000000000000000001000110000101001011001100110000000000
000000000000000000010100000000011101110011000000000000
000001000000001000000000010000011100010010100000000000
000010000010000101000011100111001101000010000000000000
000000000000000000000111000000001100000100000100000000
000000000000001111000100000000000000000000000000100000
110000000100000101100010100000001010000100000100000000
000000000000000000000110000000000000000000000001000000

.logic_tile 18 31
000000000000000000000000000000001100000100000101000000
000000000000000000000010100000000000000000000000000100
001000000000000001100000001000000000000000000101100000
100000000000000000000000000111000000000010000000000000
010000000000000000000000001001100000000001000000000000
010100000000000000000010010011000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000001000000100100000000
000000000000000000000000000000001011000000000000100000
001000000000000000000000000101100000000000000100000000
000000000000000001000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000100100000000
000010000000000011000000000000001011000000000010000000

.logic_tile 19 31
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000001000000100100100000
100000000000000000000000000000001101000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 31
000000000000000000000000000000001000111100001000000000
000000000000000000000010100000000000111100000010010000
001000000000000101000000001101000000000001000100000000
100000000000000000000010101101100000000000000000000000
000000000000000000000010100101100000000000000100000000
000000000000000000000000000000101001000000010000100000
000000000000000000000010110101100001000000000100000000
000000000000000101000011100000101011000000010000000000
000000000000000000000000000101111000000000000100000000
000000000000000000000000000000100000001000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100001000000000100000000
000100000000000000000000000000101001000000010000000000
110000000000000000000000001000000001000000000100000000
000000000000000000000000001101001010000000100000100000

.logic_tile 22 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000001100110000000000
000010100000001111000000000000001100110011000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001100000100000000000000
000000100000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 31
000000000000001111000000001000000000000000
000000010000000101000000000011000000000000
001000000000000000000110111001000000000000
100000000000001111000111111001000000000100
110000000000000011100111001000000000000000
110000000000000000100000001011000000000000
000000000000001011100000001111100000000000
000000000000001001100000000101000000000000
000000000000000000000000001000000000000000
000000000000000000000000000101000000000000
000000000000000011100000001101000000000000
000000000000000001000011110011000000000000
000000000000000000000111010000000000000000
000000000000000000000011001101000000000000
010000000000000001000000000001100000000000
010000000000000000000000000001101111000001

.logic_tile 26 31
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000001000000000000000110000001
000000000000000000000000000000100000000001000000100000

.logic_tile 27 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 31
000000000000000000000000000011000000000000000100100001
000000000000000000000000000000101010000000010000000000
001000000000000000000000000000000000000000000000000000
100100000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000110000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 30 31
000000000000000000000000010000000000000000000000000000
000100000000000000000011110000000000000000000000000000
001000000000000000000000000000000001000000100100000000
100000000000000000000000000000001101000000000000000000
010000000000000000000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110001000000000000000000100000000
000000000000000000000100000101000000000010000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 32
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 32
000000000000000000000000000000000000000000
000000010000000000000000001101000000000000
001000000000000011100111110011100000000000
100000010000000000000011111101100000001000
110000000000000000000111010000000000000000
010000000000001001000111110011000000000000
000000000000000011100000011111000000000000
000000000000000000100011101001000000001000
000000000000001000000000001000000000000000
000000000000000011000010001001000000000000
000000000000000000000000000101100000000000
000000000000001001000011100101000000000100
000000000000000111000111000000000000000000
000000000000000000000100001111000000000000
110000000000000101100000001011100001000010
110000000000000000100000000001001011000000

.logic_tile 9 32
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 12 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000110000000
000000000000000000000000000000000000000001000000000000
110000000000000000000000000000011000000100000100000000
000000000000000001000000000000010000000000000000000010

.logic_tile 13 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010010100000000000000011100000000000000000000000000000
110001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000100000001
000000000000000000000000001011000000000010000010100011

.logic_tile 14 32
000000000001000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010001000000000000000011100000000000000000000000000000
110010101100000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000001110000000000000000000000000000001000000000100
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 32
000010000000000011100000001111101010000111000000000000
000000000000000000000000001011000000000010000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000001000000010000101000000000001100110100000
000000000000001011000010010011101011000001010000000000
000000000000001001100111010101011011010100000100100000
000000000000001011000010100000111111001001000000000000
000000000000001000000010000000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000000000000111000000000000011100000110100000000000
000000000000000000000010001011011000000100000000000000
000000000000000000000000001011111010000111000000000000
000000000000000000000000001011000000000010000000000000
110000000000001000000000010101011011010000100100000000
000000000000000101000010000000101011000001010000000111

.logic_tile 16 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000011110000000000000000000000000000
100000000000001001000011010000000000000000000000000000
010010000000000000000010001000011111010010100000000000
110001000000000000000000000111001001000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000001000000000000000000000010000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001100000000000011000000100000100000000
000000000000000001100000000000000000000000000000000010

.logic_tile 17 32
000000000000000000000000000011100000000000000000000000
000000000000000000000000000000000000000001000000000000
001000000000000000000000000000000000000000100110100000
100000000000000000000000000000001111000000000000000000
110010100000000011000000000000000000000000000000000000
010001000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000011100000000000000000000000100100
000000000000000101100000000000011110000100000100000000
000000000000000000100000000000000000000000000001000100
000000000000000000000000000000000000000000100100000000
000000000000000001000011010000001010000000000000000010
110000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 32
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 32
000000000000001000000000000000000000000000
000000010000000011000000000101000000000000
001000000000000000000111000111100000000000
100000010000001001000100001111000000001000
010000000000000001000011101000000000000000
110000001110000111000000000101000000000000
000000000000001111100000000011100000000000
000000000000000011100000001011100000000001
000000000000000000000111100000000000000000
000000000000000000000000000001000000000000
000000000000000000000000010111000000000000
000000000000000000000011000101000000000100
000000000000000001000110001000000000000000
000000000000000000000111111111000000000000
010000000000000111000111001111000001000000
010000000000000000100000000101101001000001

.logic_tile 26 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000100000000
110000000000000000000100001111000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 28 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 3 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 33
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 33
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000010000000010010
000000110000010000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 33
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 33
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 11 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 33
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 33
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000101010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 18 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 26 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 30 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 25 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 29
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 31
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 27
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 29
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 31
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 27
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 1 lm32_cpu.rst_i_$glb_sr
.sym 2 sys_clk_$glb_clk
.sym 3 $abc$46512$n135_$glb_sr
.sym 4 $PACKER_VCC_NET_$glb_clk
.sym 5 sys_rst_$glb_sr
.sym 6 $abc$46512$n2454_$glb_ce
.sym 7 $abc$46512$n3108_$glb_sr
.sym 8 $abc$46512$n2450_$glb_ce
.sym 202 spiflash_bus_adr[3]
.sym 304 sys_rst
.sym 432 sram_bus_dat_w[5]
.sym 531 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 539 spiflash_bus_adr[8]
.sym 641 spiflash_bus_adr[7]
.sym 653 spiflash_bus_adr[8]
.sym 658 spiflash_bus_adr[5]
.sym 775 $abc$46512$n8013
.sym 867 storage_1[2][3]
.sym 881 $abc$46512$n7993
.sym 886 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 887 $abc$46512$n7996
.sym 888 $abc$46512$n6805_1
.sym 891 spiflash_bus_dat_w[1]
.sym 892 $abc$46512$n8004
.sym 938 $abc$46512$n8002
.sym 980 storage_1[3][3]
.sym 983 $abc$46512$n7998
.sym 984 $abc$46512$n1648
.sym 1001 $abc$46512$n7976
.sym 1008 storage_1[2][3]
.sym 1103 storage_1[4][7]
.sym 1109 spiflash_bus_adr[8]
.sym 1114 spiflash_bus_adr[6]
.sym 1204 lm32_cpu.store_operand_x[2]
.sym 1211 lm32_cpu.eba[18]
.sym 1212 spiflash_bus_dat_w[5]
.sym 1325 lm32_cpu.operand_m[13]
.sym 1327 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 1439 sram_bus_dat_w[1]
.sym 1511 $abc$46512$n3108
.sym 1555 sram_bus_dat_w[1]
.sym 1559 lm32_cpu.load_store_unit.store_data_m[19]
.sym 1563 sram_bus_dat_w[0]
.sym 1565 sram_bus_dat_w[0]
.sym 1570 lm32_cpu.operand_m[17]
.sym 1620 $abc$46512$n4498
.sym 1658 basesoc_uart_phy_rx_reg[2]
.sym 1663 basesoc_uart_phy_rx_reg[0]
.sym 1664 basesoc_uart_phy_rx_reg[1]
.sym 1687 lm32_cpu.pc_m[15]
.sym 1738 $PACKER_VCC_NET
.sym 1742 $abc$46512$n3108
.sym 1768 $abc$46512$n3108
.sym 1774 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 1792 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 1800 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 1802 lm32_cpu.load_store_unit.sign_extend_m
.sym 1819 $abc$46512$n2687
.sym 1850 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 1856 $PACKER_VCC_NET
.sym 1878 $PACKER_VCC_NET
.sym 1898 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 1919 $abc$46512$n3108
.sym 1952 $abc$46512$n5324
.sym 1963 $abc$46512$n2674
.sym 2031 lm32_cpu.load_store_unit.exception_m
.sym 2147 $PACKER_VCC_NET
.sym 2204 rst
.sym 2281 rst
.sym 2294 rst
.sym 2350 lm32_cpu.load_store_unit.wb_data_m[17]
.sym 2351 spiflash_bus_adr[0]
.sym 2352 request[0]
.sym 2362 spiflash_bus_adr[8]
.sym 2457 spiflash_counter[1]
.sym 2481 spiflash_bus_adr[6]
.sym 2573 basesoc_uart_phy_rx_reg[3]
.sym 2618 $abc$46512$n5162_1
.sym 2625 $abc$46512$n2819
.sym 2693 $abc$46512$n7149
.sym 2808 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 2809 $abc$46512$n3589
.sym 2937 spiflash_bus_adr[3]
.sym 2943 $abc$46512$n6454_1
.sym 2978 $abc$46512$n2616
.sym 3029 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 3053 $abc$46512$n25
.sym 3055 $abc$46512$n6493_1
.sym 3118 serial_tx
.sym 3125 serial_tx
.sym 3142 basesoc_uart_phy_rx_reg[5]
.sym 3144 basesoc_uart_phy_rx_reg[6]
.sym 3146 basesoc_uart_phy_rx_reg[4]
.sym 3153 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 3171 serial_tx
.sym 3187 $abc$46512$n2674
.sym 3256 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 3274 spiflash_bus_adr[8]
.sym 3293 $abc$46512$n2687
.sym 3334 sys_clk
.sym 3339 sys_clk
.sym 3379 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 3897 lm32_cpu.store_operand_x[2]
.sym 4060 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 4061 $auto$alumacc.cc:474:replace_alu$4456.C[3]
.sym 4063 $abc$46512$n2760
.sym 4064 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 4065 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 4067 lm32_cpu.operand_1_x[18]
.sym 4206 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 4210 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 4216 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 4371 $abc$46512$n7996
.sym 4598 storage_1[14][3]
.sym 4599 storage_1[14][1]
.sym 4602 storage_1[14][7]
.sym 4621 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 4642 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 4736 $abc$46512$n7973
.sym 4740 storage_1[7][1]
.sym 4741 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 4744 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 4746 $abc$46512$n8009
.sym 4764 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 4871 $abc$46512$n8002
.sym 4872 storage_1[10][7]
.sym 4876 lm32_cpu.x_result[16]
.sym 4881 $abc$46512$n7996
.sym 4888 $abc$46512$n7996
.sym 4894 spiflash_bus_dat_w[6]
.sym 4899 $abc$46512$n8008
.sym 4932 $abc$46512$n7973
.sym 4933 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 4993 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 5000 $abc$46512$n7973
.sym 5001 sys_clk_$glb_clk
.sym 5006 storage_1[7][3]
.sym 5010 storage_1[7][7]
.sym 5018 $abc$46512$n7993
.sym 5021 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 5028 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 5044 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 5065 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 5067 $abc$46512$n7977
.sym 5120 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 5135 $abc$46512$n7977
.sym 5136 sys_clk_$glb_clk
.sym 5139 lm32_cpu.cc[31]
.sym 5142 $abc$46512$n5906_1
.sym 5146 lm32_cpu.operand_1_x[12]
.sym 5147 lm32_cpu.operand_1_x[9]
.sym 5152 storage_1[3][3]
.sym 5155 $abc$46512$n7977
.sym 5158 $abc$46512$n7964
.sym 5162 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 5164 $abc$46512$n7973
.sym 5172 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 5182 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 5274 storage_1[6][7]
.sym 5281 spiflash_bus_adr[8]
.sym 5282 lm32_cpu.load_store_unit.byte_enable_m[3]
.sym 5294 lm32_cpu.cc[31]
.sym 5304 $auto$alumacc.cc:474:replace_alu$4510.C[31]
.sym 5335 lm32_cpu.store_operand_x[2]
.sym 5366 lm32_cpu.store_operand_x[2]
.sym 5413 storage_1[2][7]
.sym 5414 sram_bus_dat_w[1]
.sym 5416 lm32_cpu.load_store_unit.d_dat_o[2]
.sym 5417 lm32_cpu.store_operand_x[2]
.sym 5425 lm32_cpu.operand_m[13]
.sym 5434 spiflash_bus_dat_w[1]
.sym 5435 $abc$46512$n8008
.sym 5439 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 5442 sram_bus_dat_w[1]
.sym 5546 sram_bus_dat_w[1]
.sym 5550 sram_bus_dat_w[0]
.sym 5552 lm32_cpu.store_operand_x[2]
.sym 5568 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 5572 rst
.sym 5584 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 5678 storage_1[13][2]
.sym 5693 sram_bus_dat_w[1]
.sym 5698 spiflash_bus_dat_w[0]
.sym 5704 $abc$46512$n7973
.sym 5706 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 5708 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 5712 sram_bus_dat_w[0]
.sym 5722 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 5813 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 5814 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 5820 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 5846 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 5866 basesoc_uart_phy_rx_reg[2]
.sym 5868 basesoc_uart_phy_rx_reg[3]
.sym 5893 $abc$46512$n2687
.sym 5896 basesoc_uart_phy_rx_reg[1]
.sym 5901 basesoc_uart_phy_rx_reg[3]
.sym 5931 basesoc_uart_phy_rx_reg[1]
.sym 5935 basesoc_uart_phy_rx_reg[2]
.sym 5945 $abc$46512$n2687
.sym 5946 sys_clk_$glb_clk
.sym 5947 sys_rst_$glb_sr
.sym 5950 storage_1[2][1]
.sym 5964 basesoc_uart_phy_rx_reg[3]
.sym 5965 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 5969 $abc$46512$n2674
.sym 5978 sram_bus_dat_w[1]
.sym 5979 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 5982 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 5987 basesoc_uart_phy_rx_reg[3]
.sym 6003 $abc$46512$n2674
.sym 6024 basesoc_uart_phy_rx_reg[3]
.sym 6049 basesoc_uart_phy_rx_reg[3]
.sym 6080 $abc$46512$n2674
.sym 6081 sys_clk_$glb_clk
.sym 6082 sys_rst_$glb_sr
.sym 6087 storage_1[14][6]
.sym 6091 $abc$46512$n4396_1
.sym 6092 lm32_cpu.operand_m[2]
.sym 6099 $abc$46512$n4614
.sym 6101 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 6108 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 6112 rst
.sym 6221 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 6232 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 6234 $abc$46512$n5290_1
.sym 6235 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 6236 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 6239 $abc$46512$n8013
.sym 6252 sram_bus_dat_w[0]
.sym 6258 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 6264 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 6265 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 6362 shared_dat_r[31]
.sym 6363 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 6366 shared_dat_r[7]
.sym 6499 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 6509 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 6527 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 6531 basesoc_uart_phy_rx_reg[3]
.sym 6625 $abc$46512$n6763
.sym 6626 $abc$46512$n6765
.sym 6627 $abc$46512$n6767
.sym 6628 $abc$46512$n6769
.sym 6629 $abc$46512$n6771
.sym 6630 $auto$alumacc.cc:474:replace_alu$4468.C[7]
.sym 6657 $PACKER_VCC_NET_$glb_clk
.sym 6758 $abc$46512$n3584
.sym 6759 $abc$46512$n2826
.sym 6760 spiflash_counter[3]
.sym 6761 $abc$46512$n6759
.sym 6762 spiflash_counter[0]
.sym 6763 spiflash_counter[2]
.sym 6764 spiflash_counter[6]
.sym 6765 $abc$46512$n5171
.sym 6773 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 6777 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 6793 $abc$46512$n2826
.sym 6795 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 6802 basesoc_uart_phy_rx_reg[4]
.sym 6828 spiflash_counter[1]
.sym 6829 $abc$46512$n2826
.sym 6837 $abc$46512$n5162_1
.sym 6850 spiflash_counter[1]
.sym 6852 $abc$46512$n5162_1
.sym 6890 $abc$46512$n2826
.sym 6891 sys_clk_$glb_clk
.sym 6892 sys_rst_$glb_sr
.sym 6919 basesoc_uart_phy_rx_reg[4]
.sym 6957 $abc$46512$n2687
.sym 6963 basesoc_uart_phy_rx_reg[4]
.sym 6999 basesoc_uart_phy_rx_reg[4]
.sym 7025 $abc$46512$n2687
.sym 7026 sys_clk_$glb_clk
.sym 7027 sys_rst_$glb_sr
.sym 7031 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 7045 $abc$46512$n2687
.sym 7048 $abc$46512$n2803
.sym 7051 $abc$46512$n5861
.sym 7052 $abc$46512$n2616
.sym 7061 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 7071 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 7163 csrbank0_bus_errors0_w[1]
.sym 7166 $abc$46512$n2612
.sym 7169 $abc$46512$n2616
.sym 7170 $abc$46512$n2612
.sym 7178 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 7179 basesoc_uart_phy_rx_reg[7]
.sym 7192 $abc$46512$n2616
.sym 7193 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 7194 $abc$46512$n2600
.sym 7196 $PACKER_VCC_NET_$glb_clk
.sym 7208 basesoc_uart_phy_rx_reg[7]
.sym 7298 $abc$46512$n6008
.sym 7304 $abc$46512$n82
.sym 7311 $abc$46512$n5041_1
.sym 7317 csrbank0_bus_errors0_w[1]
.sym 7318 $abc$46512$n2598
.sym 7321 $abc$46512$n2674
.sym 7322 csrbank0_bus_errors0_w[0]
.sym 7332 $abc$46512$n2596
.sym 7333 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 7334 basesoc_uart_phy_rx_reg[4]
.sym 7336 $abc$46512$n2674
.sym 7339 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 7434 $abc$46512$n6040_1
.sym 7436 $abc$46512$n6009_1
.sym 7437 $PACKER_VCC_NET_$glb_clk
.sym 7439 csrbank0_bus_errors0_w[0]
.sym 7440 csrbank0_bus_errors3_w[7]
.sym 7442 $abc$46512$n5124_1
.sym 7454 $abc$46512$n6010_1
.sym 7455 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 7456 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 7458 basesoc_uart_phy_rx_reg[4]
.sym 7461 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 7462 csrbank0_scratch0_w[0]
.sym 7467 $abc$46512$n17
.sym 7471 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 7477 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 7498 basesoc_uart_phy_rx_reg[6]
.sym 7513 $abc$46512$n2674
.sym 7539 basesoc_uart_phy_rx_reg[6]
.sym 7565 $abc$46512$n2674
.sym 7566 sys_clk_$glb_clk
.sym 7567 sys_rst_$glb_sr
.sym 7568 $abc$46512$n68
.sym 7583 $abc$46512$n5030_1
.sym 7588 $abc$46512$n2596
.sym 7595 $abc$46512$n6041
.sym 7601 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 7629 basesoc_uart_phy_rx_reg[7]
.sym 7631 basesoc_uart_phy_rx_reg[5]
.sym 7633 basesoc_uart_phy_rx_reg[6]
.sym 7639 $abc$46512$n2687
.sym 7669 basesoc_uart_phy_rx_reg[6]
.sym 7681 basesoc_uart_phy_rx_reg[7]
.sym 7691 basesoc_uart_phy_rx_reg[5]
.sym 7700 $abc$46512$n2687
.sym 7701 sys_clk_$glb_clk
.sym 7702 sys_rst_$glb_sr
.sym 7705 csrbank0_scratch0_w[0]
.sym 7729 sram_bus_dat_w[0]
.sym 7758 basesoc_uart_phy_rx_reg[5]
.sym 7767 $abc$46512$n2674
.sym 7803 basesoc_uart_phy_rx_reg[5]
.sym 7835 $abc$46512$n2674
.sym 7836 sys_clk_$glb_clk
.sym 7837 sys_rst_$glb_sr
.sym 8118 serial_rx
.sym 8239 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 8395 $abc$46512$n5106
.sym 8404 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 8406 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 8413 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 8538 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 8543 $abc$46512$n5106
.sym 8547 $PACKER_VCC_NET_$glb_clk
.sym 8551 $abc$46512$n2760
.sym 8555 $PACKER_VCC_NET_$glb_clk
.sym 8556 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 8558 sys_rst
.sym 8559 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 8560 $auto$alumacc.cc:474:replace_alu$4456.C[3]
.sym 8562 $abc$46512$n5106
.sym 8571 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 8575 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 8583 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 8587 $auto$alumacc.cc:474:replace_alu$4456.C[2]
.sym 8590 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 8593 $nextpnr_ICESTORM_LC_1$I3
.sym 8595 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 8597 $auto$alumacc.cc:474:replace_alu$4456.C[2]
.sym 8603 $nextpnr_ICESTORM_LC_1$I3
.sym 8613 sys_rst
.sym 8615 $abc$46512$n5106
.sym 8618 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 8620 $auto$alumacc.cc:474:replace_alu$4456.C[3]
.sym 8625 $PACKER_VCC_NET_$glb_clk
.sym 8626 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 8628 $abc$46512$n2760
.sym 8629 sys_clk_$glb_clk
.sym 8630 sys_rst_$glb_sr
.sym 8633 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 8635 $abc$46512$n2761
.sym 8645 $abc$46512$n2760
.sym 8763 grant
.sym 8765 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 8767 sys_rst
.sym 8780 $abc$46512$n8002
.sym 8879 storage_1[6][1]
.sym 8884 storage_1[6][3]
.sym 8885 sram_bus_dat_w[6]
.sym 8886 sram_bus_dat_w[1]
.sym 8887 sram_bus_dat_w[1]
.sym 8905 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 8906 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 8910 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 8911 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 9002 storage_1[10][3]
.sym 9003 $abc$46512$n7992
.sym 9004 $abc$46512$n5818
.sym 9006 $abc$46512$n6591
.sym 9009 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 9010 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 9015 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 9024 lm32_cpu.pc_x[7]
.sym 9025 $abc$46512$n5818
.sym 9028 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 9034 storage_1[6][3]
.sym 9035 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 9043 $abc$46512$n8013
.sym 9052 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 9068 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 9071 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 9076 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 9083 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 9101 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 9120 $abc$46512$n8013
.sym 9121 sys_clk_$glb_clk
.sym 9123 $abc$46512$n7017_1
.sym 9125 $abc$46512$n7016
.sym 9126 $abc$46512$n8004
.sym 9127 $abc$46512$n5905_1
.sym 9128 $abc$46512$n8002
.sym 9129 $abc$46512$n5816
.sym 9130 storage_1[11][3]
.sym 9131 spiflash_bus_adr[8]
.sym 9138 lm32_cpu.load_store_unit.d_dat_o[3]
.sym 9139 storage_1[14][1]
.sym 9140 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 9143 $abc$46512$n8008
.sym 9145 spiflash_bus_dat_w[6]
.sym 9150 $abc$46512$n8002
.sym 9152 $abc$46512$n5816
.sym 9175 $abc$46512$n7996
.sym 9180 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 9182 $abc$46512$n7973
.sym 9218 $abc$46512$n7973
.sym 9240 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 9243 $abc$46512$n7996
.sym 9244 sys_clk_$glb_clk
.sym 9246 $abc$46512$n5854_1
.sym 9248 $abc$46512$n7973
.sym 9249 $abc$46512$n5849
.sym 9251 lm32_cpu.store_operand_x[3]
.sym 9252 storage_1[5][7]
.sym 9258 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 9260 spiflash_bus_dat_w[2]
.sym 9264 spiflash_bus_dat_w[3]
.sym 9268 $abc$46512$n8000
.sym 9271 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 9275 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 9276 $abc$46512$n8002
.sym 9280 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 9292 $abc$46512$n8002
.sym 9313 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 9314 $abc$46512$n8002
.sym 9338 $abc$46512$n8002
.sym 9345 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 9366 $abc$46512$n8002
.sym 9367 sys_clk_$glb_clk
.sym 9369 $abc$46512$n5815
.sym 9370 $abc$46512$n5906_1
.sym 9371 $abc$46512$n5814
.sym 9372 storage_1[11][7]
.sym 9373 storage_1[11][1]
.sym 9375 $abc$46512$n5853_1
.sym 9378 sram_bus_dat_w[0]
.sym 9379 sram_bus_dat_w[0]
.sym 9383 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 9384 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 9389 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 9392 $abc$46512$n7973
.sym 9393 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 9395 $abc$46512$n7992
.sym 9396 lm32_cpu.load_store_unit.d_dat_o[7]
.sym 9401 $abc$46512$n7996
.sym 9403 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 9404 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 9412 $abc$46512$n7996
.sym 9435 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 9438 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 9461 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 9488 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 9489 $abc$46512$n7996
.sym 9490 sys_clk_$glb_clk
.sym 9492 storage_1[3][7]
.sym 9495 $abc$46512$n5899_1
.sym 9499 storage_1[3][1]
.sym 9500 $abc$46512$n1645
.sym 9501 $abc$46512$n7032_1
.sym 9502 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 9504 $abc$46512$n7032_1
.sym 9506 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 9516 $abc$46512$n5814
.sym 9518 lm32_cpu.load_store_unit.store_data_m[7]
.sym 9520 $abc$46512$n6369
.sym 9523 $abc$46512$n7033_1
.sym 9525 $abc$46512$n5818
.sym 9526 $abc$46512$n7998
.sym 9527 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 9534 lm32_cpu.cc[31]
.sym 9542 $abc$46512$n5906_1
.sym 9560 $auto$alumacc.cc:474:replace_alu$4510.C[31]
.sym 9572 lm32_cpu.cc[31]
.sym 9573 $auto$alumacc.cc:474:replace_alu$4510.C[31]
.sym 9590 $abc$46512$n5906_1
.sym 9613 sys_clk_$glb_clk
.sym 9614 lm32_cpu.rst_i_$glb_sr
.sym 9616 lm32_cpu.load_store_unit.d_dat_o[7]
.sym 9617 $abc$46512$n5901
.sym 9618 lm32_cpu.load_store_unit.d_dat_o[6]
.sym 9619 $abc$46512$n5900_1
.sym 9620 $abc$46512$n6369
.sym 9621 $abc$46512$n5895_1
.sym 9624 lm32_cpu.load_store_unit.store_data_x[8]
.sym 9625 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 9627 lm32_cpu.load_store_unit.store_data_x[8]
.sym 9630 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 9631 lm32_cpu.cc[5]
.sym 9632 spiflash_bus_dat_w[6]
.sym 9638 spiflash_bus_dat_w[1]
.sym 9644 $abc$46512$n5895_1
.sym 9650 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 9662 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 9667 $abc$46512$n7992
.sym 9696 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 9735 $abc$46512$n7992
.sym 9736 sys_clk_$glb_clk
.sym 9743 $abc$46512$n4442
.sym 9746 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 9747 $abc$46512$n6369
.sym 9749 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 9750 lm32_cpu.load_store_unit.store_data_m[6]
.sym 9751 $abc$46512$n8000
.sym 9753 lm32_cpu.load_store_unit.d_dat_o[6]
.sym 9761 rst
.sym 9764 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 9765 sram_bus_dat_w[0]
.sym 9767 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 9768 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 9770 lm32_cpu.m_result_sel_compare_m
.sym 9772 lm32_cpu.load_store_unit.d_dat_o[0]
.sym 9773 sram_bus_dat_w[1]
.sym 9782 sram_bus_dat_w[1]
.sym 9790 $abc$46512$n7973
.sym 9801 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 9845 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 9849 sram_bus_dat_w[1]
.sym 9858 $abc$46512$n7973
.sym 9859 sys_clk_$glb_clk
.sym 9861 lm32_cpu.operand_w[18]
.sym 9864 lm32_cpu.operand_w[16]
.sym 9866 lm32_cpu.operand_w[20]
.sym 9870 lm32_cpu.eba[4]
.sym 9871 sram_bus_dat_w[1]
.sym 9885 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 9887 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 9888 lm32_cpu.operand_m[16]
.sym 9891 $abc$46512$n4097
.sym 9895 spiflash_bus_dat_w[2]
.sym 9896 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 9908 spiflash_bus_dat_w[1]
.sym 9913 spiflash_bus_dat_w[0]
.sym 9956 spiflash_bus_dat_w[1]
.sym 9980 spiflash_bus_dat_w[0]
.sym 9982 sys_clk_$glb_clk
.sym 9983 sys_rst_$glb_sr
.sym 9985 lm32_cpu.memop_pc_w[14]
.sym 9987 $abc$46512$n5298_1
.sym 9988 lm32_cpu.memop_pc_w[18]
.sym 9989 $abc$46512$n5306_1
.sym 9993 $abc$46512$n4498
.sym 9997 lm32_cpu.operand_m[18]
.sym 10000 lm32_cpu.cc[29]
.sym 10003 $abc$46512$n4732
.sym 10004 $auto$alumacc.cc:474:replace_alu$4510.C[31]
.sym 10006 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 10008 $abc$46512$n5814
.sym 10010 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 10011 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 10013 $abc$46512$n5818
.sym 10014 $abc$46512$n7998
.sym 10015 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 10026 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 10027 $abc$46512$n8008
.sym 10059 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 10104 $abc$46512$n8008
.sym 10105 sys_clk_$glb_clk
.sym 10107 storage_1[8][2]
.sym 10108 lm32_cpu.load_store_unit.sign_extend_m
.sym 10109 $abc$46512$n5813
.sym 10116 sys_rst
.sym 10117 sys_rst
.sym 10119 storage_1[13][2]
.sym 10120 lm32_cpu.load_store_unit.store_data_m[20]
.sym 10122 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 10131 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 10134 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 10136 storage_1[10][1]
.sym 10137 $abc$46512$n5895_1
.sym 10141 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 10150 $abc$46512$n2674
.sym 10156 basesoc_uart_phy_rx_reg[2]
.sym 10161 basesoc_uart_phy_rx_reg[0]
.sym 10162 basesoc_uart_phy_rx_reg[1]
.sym 10182 basesoc_uart_phy_rx_reg[1]
.sym 10187 basesoc_uart_phy_rx_reg[2]
.sym 10224 basesoc_uart_phy_rx_reg[0]
.sym 10227 $abc$46512$n2674
.sym 10228 sys_clk_$glb_clk
.sym 10229 sys_rst_$glb_sr
.sym 10230 storage_1[5][3]
.sym 10236 $abc$46512$n5817
.sym 10249 storage_1[8][2]
.sym 10253 $abc$46512$n5813
.sym 10259 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 10260 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 10279 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 10282 $abc$46512$n7973
.sym 10319 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 10350 $abc$46512$n7973
.sym 10351 sys_clk_$glb_clk
.sym 10354 $abc$46512$n5280_1
.sym 10356 lm32_cpu.memop_pc_w[5]
.sym 10362 $PACKER_GND_NET
.sym 10363 sram_bus_dat_w[1]
.sym 10370 $abc$46512$n4396_1
.sym 10372 sram_bus_dat_w[0]
.sym 10374 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 10383 lm32_cpu.load_store_unit.exception_m
.sym 10384 $abc$46512$n2674
.sym 10387 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 10388 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 10396 $abc$46512$n8013
.sym 10403 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 10453 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 10473 $abc$46512$n8013
.sym 10474 sys_clk_$glb_clk
.sym 10476 lm32_cpu.operand_w[7]
.sym 10480 lm32_cpu.load_store_unit.data_w[7]
.sym 10485 $abc$46512$n6923_1
.sym 10486 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 10492 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 10496 storage_1[15][6]
.sym 10497 $abc$46512$n2463
.sym 10498 storage_1[14][6]
.sym 10500 basesoc_uart_phy_rx_reg[7]
.sym 10504 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 10526 basesoc_uart_phy_rx_reg[7]
.sym 10544 $abc$46512$n2674
.sym 10571 basesoc_uart_phy_rx_reg[7]
.sym 10596 $abc$46512$n2674
.sym 10597 sys_clk_$glb_clk
.sym 10598 sys_rst_$glb_sr
.sym 10607 shared_dat_r[7]
.sym 10612 sram_bus_dat_w[1]
.sym 10618 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 10625 $abc$46512$n5895_1
.sym 10626 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 10633 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 10634 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 10722 interface3_bank_bus_dat_r[7]
.sym 10730 lm32_cpu.w_result[6]
.sym 10738 $abc$46512$n4093
.sym 10750 $abc$46512$n5162_1
.sym 10751 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 10755 $abc$46512$n4355_1
.sym 10845 $abc$46512$n5162_1
.sym 10846 spiflash_counter[4]
.sym 10847 $abc$46512$n3585
.sym 10848 $abc$46512$n5167_1
.sym 10849 spiflash_counter[5]
.sym 10850 spiflash_counter[7]
.sym 10851 $abc$46512$n6773
.sym 10852 $abc$46512$n5163_1
.sym 10854 sram_bus_dat_w[0]
.sym 10855 sram_bus_dat_w[0]
.sym 10860 sram_bus_dat_w[0]
.sym 10861 lm32_cpu.instruction_unit.i_adr_o[2]
.sym 10879 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 10880 $abc$46512$n2674
.sym 10888 spiflash_counter[3]
.sym 10891 spiflash_counter[2]
.sym 10898 spiflash_counter[0]
.sym 10900 spiflash_counter[6]
.sym 10903 spiflash_counter[1]
.sym 10911 spiflash_counter[4]
.sym 10914 spiflash_counter[5]
.sym 10920 spiflash_counter[0]
.sym 10924 $auto$alumacc.cc:474:replace_alu$4468.C[2]
.sym 10927 spiflash_counter[1]
.sym 10930 $auto$alumacc.cc:474:replace_alu$4468.C[3]
.sym 10932 spiflash_counter[2]
.sym 10934 $auto$alumacc.cc:474:replace_alu$4468.C[2]
.sym 10936 $auto$alumacc.cc:474:replace_alu$4468.C[4]
.sym 10938 spiflash_counter[3]
.sym 10940 $auto$alumacc.cc:474:replace_alu$4468.C[3]
.sym 10942 $auto$alumacc.cc:474:replace_alu$4468.C[5]
.sym 10945 spiflash_counter[4]
.sym 10946 $auto$alumacc.cc:474:replace_alu$4468.C[4]
.sym 10948 $auto$alumacc.cc:474:replace_alu$4468.C[6]
.sym 10951 spiflash_counter[5]
.sym 10952 $auto$alumacc.cc:474:replace_alu$4468.C[5]
.sym 10954 $nextpnr_ICESTORM_LC_7$I3
.sym 10956 spiflash_counter[6]
.sym 10958 $auto$alumacc.cc:474:replace_alu$4468.C[6]
.sym 10964 $nextpnr_ICESTORM_LC_7$I3
.sym 10968 $abc$46512$n3583
.sym 10969 $abc$46512$n3088
.sym 10970 $abc$46512$n2808
.sym 10971 $abc$46512$n27
.sym 10972 storage_1[7][2]
.sym 10973 $abc$46512$n5156_1
.sym 10977 shared_dat_r[9]
.sym 10983 $abc$46512$n5167_1
.sym 10996 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 11003 basesoc_uart_phy_rx_reg[7]
.sym 11009 $abc$46512$n5162_1
.sym 11010 spiflash_counter[1]
.sym 11011 $abc$46512$n6763
.sym 11012 $abc$46512$n6765
.sym 11014 spiflash_counter[2]
.sym 11015 $abc$46512$n6771
.sym 11017 $abc$46512$n5161_1
.sym 11018 spiflash_counter[1]
.sym 11020 $abc$46512$n6759
.sym 11021 spiflash_counter[0]
.sym 11023 $PACKER_VCC_NET_$glb_clk
.sym 11027 spiflash_counter[3]
.sym 11032 $abc$46512$n5171
.sym 11034 sys_rst
.sym 11036 $abc$46512$n2819
.sym 11038 $abc$46512$n5156_1
.sym 11042 spiflash_counter[1]
.sym 11043 spiflash_counter[2]
.sym 11044 spiflash_counter[3]
.sym 11048 $abc$46512$n5161_1
.sym 11049 sys_rst
.sym 11050 spiflash_counter[0]
.sym 11054 $abc$46512$n5162_1
.sym 11055 $abc$46512$n6765
.sym 11057 $abc$46512$n5171
.sym 11060 spiflash_counter[0]
.sym 11062 $PACKER_VCC_NET_$glb_clk
.sym 11066 $abc$46512$n6759
.sym 11068 $abc$46512$n5162_1
.sym 11069 $abc$46512$n5171
.sym 11072 $abc$46512$n5171
.sym 11073 $abc$46512$n5162_1
.sym 11075 $abc$46512$n6763
.sym 11078 $abc$46512$n6771
.sym 11079 $abc$46512$n5171
.sym 11080 $abc$46512$n5162_1
.sym 11084 spiflash_counter[2]
.sym 11085 $abc$46512$n5156_1
.sym 11086 spiflash_counter[1]
.sym 11087 spiflash_counter[3]
.sym 11088 $abc$46512$n2819
.sym 11089 sys_clk_$glb_clk
.sym 11090 sys_rst_$glb_sr
.sym 11094 $abc$46512$n2674
.sym 11095 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 11097 $abc$46512$n116
.sym 11099 $abc$46512$n4355_1
.sym 11100 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 11103 $abc$46512$n5161_1
.sym 11104 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 11107 sys_rst
.sym 11118 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 11218 $abc$46512$n3589
.sym 11219 basesoc_uart_phy_rx_reg[7]
.sym 11223 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 11224 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 11226 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 11227 $abc$46512$n116
.sym 11235 sys_rst
.sym 11238 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 11261 basesoc_uart_phy_rx_reg[4]
.sym 11266 $abc$46512$n2674
.sym 11309 basesoc_uart_phy_rx_reg[4]
.sym 11334 $abc$46512$n2674
.sym 11335 sys_clk_$glb_clk
.sym 11336 sys_rst_$glb_sr
.sym 11339 csrbank0_bus_errors0_w[2]
.sym 11340 csrbank0_bus_errors0_w[3]
.sym 11341 csrbank0_bus_errors0_w[4]
.sym 11342 csrbank0_bus_errors0_w[5]
.sym 11343 csrbank0_bus_errors0_w[6]
.sym 11344 csrbank0_bus_errors0_w[7]
.sym 11346 sram_bus_dat_w[1]
.sym 11354 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 11357 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 11362 $abc$46512$n82
.sym 11365 $abc$46512$n2616
.sym 11371 $abc$46512$n2674
.sym 11390 $abc$46512$n5041_1
.sym 11393 $abc$46512$n2612
.sym 11396 sys_rst
.sym 11398 csrbank0_bus_errors0_w[0]
.sym 11402 csrbank0_bus_errors0_w[1]
.sym 11405 $abc$46512$n2612
.sym 11414 csrbank0_bus_errors0_w[1]
.sym 11432 $abc$46512$n2612
.sym 11447 sys_rst
.sym 11450 $abc$46512$n5041_1
.sym 11454 csrbank0_bus_errors0_w[0]
.sym 11455 $abc$46512$n5041_1
.sym 11456 sys_rst
.sym 11457 $abc$46512$n2612
.sym 11458 sys_clk_$glb_clk
.sym 11459 sys_rst_$glb_sr
.sym 11460 csrbank0_bus_errors1_w[0]
.sym 11461 csrbank0_bus_errors1_w[1]
.sym 11462 csrbank0_bus_errors1_w[2]
.sym 11463 csrbank0_bus_errors1_w[3]
.sym 11464 csrbank0_bus_errors1_w[4]
.sym 11465 csrbank0_bus_errors1_w[5]
.sym 11466 csrbank0_bus_errors1_w[6]
.sym 11467 csrbank0_bus_errors1_w[7]
.sym 11472 csrbank0_bus_errors0_w[1]
.sym 11473 csrbank0_bus_errors0_w[6]
.sym 11475 $abc$46512$n17
.sym 11479 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 11483 csrbank0_bus_errors0_w[2]
.sym 11487 csrbank0_bus_errors3_w[7]
.sym 11492 $abc$46512$n2687
.sym 11493 $abc$46512$n2616
.sym 11502 $abc$46512$n25
.sym 11503 $abc$46512$n5124_1
.sym 11504 $abc$46512$n6009_1
.sym 11511 $abc$46512$n6010_1
.sym 11512 $abc$46512$n2600
.sym 11517 csrbank0_bus_errors1_w[0]
.sym 11534 csrbank0_bus_errors1_w[0]
.sym 11535 $abc$46512$n6010_1
.sym 11536 $abc$46512$n5124_1
.sym 11537 $abc$46512$n6009_1
.sym 11571 $abc$46512$n25
.sym 11580 $abc$46512$n2600
.sym 11581 sys_clk_$glb_clk
.sym 11583 csrbank0_bus_errors2_w[0]
.sym 11584 csrbank0_bus_errors2_w[1]
.sym 11585 csrbank0_bus_errors2_w[2]
.sym 11586 csrbank0_bus_errors2_w[3]
.sym 11587 csrbank0_bus_errors2_w[4]
.sym 11588 csrbank0_bus_errors2_w[5]
.sym 11589 csrbank0_bus_errors2_w[6]
.sym 11590 csrbank0_bus_errors2_w[7]
.sym 11591 serial_rx
.sym 11594 serial_rx
.sym 11595 $abc$46512$n6008
.sym 11596 csrbank0_bus_errors1_w[6]
.sym 11599 $abc$46512$n6041
.sym 11600 csrbank0_bus_errors1_w[7]
.sym 11604 $abc$46512$n2616
.sym 11606 csrbank0_bus_errors1_w[2]
.sym 11607 $PACKER_VCC_NET_$glb_clk
.sym 11609 $abc$46512$n2596
.sym 11611 csrbank0_bus_errors0_w[0]
.sym 11618 $abc$46512$n5134_1
.sym 11620 $PACKER_VCC_NET_$glb_clk
.sym 11625 $abc$46512$n5134_1
.sym 11626 $abc$46512$n2616
.sym 11628 $PACKER_VCC_NET_$glb_clk
.sym 11630 $abc$46512$n5030_1
.sym 11631 csrbank0_bus_errors3_w[7]
.sym 11632 $abc$46512$n68
.sym 11646 csrbank0_bus_errors0_w[0]
.sym 11647 $abc$46512$n6041
.sym 11652 csrbank0_scratch0_w[0]
.sym 11655 $auto$alumacc.cc:474:replace_alu$4471.C[31]
.sym 11663 $abc$46512$n68
.sym 11665 $abc$46512$n6041
.sym 11666 $abc$46512$n5030_1
.sym 11675 csrbank0_scratch0_w[0]
.sym 11676 $abc$46512$n5030_1
.sym 11677 $abc$46512$n5134_1
.sym 11678 csrbank0_bus_errors0_w[0]
.sym 11681 $PACKER_VCC_NET_$glb_clk
.sym 11693 $PACKER_VCC_NET_$glb_clk
.sym 11695 csrbank0_bus_errors0_w[0]
.sym 11699 csrbank0_bus_errors3_w[7]
.sym 11700 $auto$alumacc.cc:474:replace_alu$4471.C[31]
.sym 11703 $abc$46512$n2616
.sym 11704 sys_clk_$glb_clk
.sym 11705 sys_rst_$glb_sr
.sym 11706 csrbank0_bus_errors3_w[0]
.sym 11707 csrbank0_bus_errors3_w[1]
.sym 11708 csrbank0_bus_errors3_w[2]
.sym 11709 csrbank0_bus_errors3_w[3]
.sym 11710 csrbank0_bus_errors3_w[4]
.sym 11711 csrbank0_bus_errors3_w[5]
.sym 11712 csrbank0_bus_errors3_w[6]
.sym 11713 $auto$alumacc.cc:474:replace_alu$4471.C[31]
.sym 11719 csrbank0_bus_errors2_w[6]
.sym 11720 $abc$46512$n2616
.sym 11722 $abc$46512$n6040_1
.sym 11726 $abc$46512$n2600
.sym 11728 $PACKER_VCC_NET_$glb_clk
.sym 11753 $abc$46512$n17
.sym 11758 $abc$46512$n2596
.sym 11782 $abc$46512$n17
.sym 11826 $abc$46512$n2596
.sym 11827 sys_clk_$glb_clk
.sym 11837 sram_bus_dat_w[6]
.sym 11838 sram_bus_dat_w[1]
.sym 11842 csrbank0_bus_errors3_w[6]
.sym 11849 $abc$46512$n2596
.sym 11881 $abc$46512$n2596
.sym 11900 sram_bus_dat_w[0]
.sym 11916 sram_bus_dat_w[0]
.sym 11949 $abc$46512$n2596
.sym 11950 sys_clk_$glb_clk
.sym 11951 sys_rst_$glb_sr
.sym 12211 sram_bus_dat_w[0]
.sym 12312 lm32_cpu.pc_x[7]
.sym 12320 $abc$46512$n8004
.sym 12322 $abc$46512$n5905_1
.sym 12436 $abc$46512$n8002
.sym 12593 spiflash_bus_adr[4]
.sym 12595 lm32_cpu.store_operand_x[3]
.sym 12601 lm32_cpu.operand_1_x[18]
.sym 12618 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 12720 $abc$46512$n5106
.sym 12753 sys_rst
.sym 12756 $abc$46512$n5106
.sym 12775 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 12776 $abc$46512$n2761
.sym 12780 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 12795 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 12806 sys_rst
.sym 12807 $abc$46512$n5106
.sym 12808 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 12828 $abc$46512$n2761
.sym 12829 sys_clk_$glb_clk
.sym 12830 sys_rst_$glb_sr
.sym 12834 $abc$46512$n2761
.sym 12840 lm32_cpu.x_result_sel_csr_x
.sym 12849 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 12856 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 12969 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 12973 $abc$46512$n5106
.sym 12981 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 12985 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 13001 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 13006 $abc$46512$n7992
.sym 13012 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 13042 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 13072 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 13074 $abc$46512$n7992
.sym 13075 sys_clk_$glb_clk
.sym 13077 $abc$46512$n6601
.sym 13078 storage_1[13][3]
.sym 13079 $abc$46512$n8009
.sym 13080 $abc$46512$n8013
.sym 13081 $abc$46512$n6595
.sym 13082 $abc$46512$n6606
.sym 13083 storage_1[13][1]
.sym 13084 $abc$46512$n8008
.sym 13085 lm32_cpu.adder.addsub.tmp_addResult[29]
.sym 13086 spiflash_bus_adr[2]
.sym 13089 spiflash_bus_adr[2]
.sym 13102 $abc$46512$n6595
.sym 13105 $abc$46512$n6591
.sym 13106 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 13120 storage_1[6][1]
.sym 13121 $abc$46512$n5106
.sym 13123 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 13124 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 13125 storage_1[14][1]
.sym 13129 $abc$46512$n8002
.sym 13130 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 13132 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 13141 $abc$46512$n7992
.sym 13145 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 13164 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 13169 $abc$46512$n7992
.sym 13175 storage_1[6][1]
.sym 13176 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 13177 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 13178 storage_1[14][1]
.sym 13188 $abc$46512$n5106
.sym 13189 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 13190 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 13197 $abc$46512$n8002
.sym 13198 sys_clk_$glb_clk
.sym 13200 $abc$46512$n8000
.sym 13201 $abc$46512$n7993
.sym 13202 $abc$46512$n7996
.sym 13203 storage_1[15][3]
.sym 13204 storage_1[15][1]
.sym 13205 $abc$46512$n8012
.sym 13206 storage_1[15][7]
.sym 13207 $abc$46512$n7992
.sym 13209 lm32_cpu.store_operand_x[1]
.sym 13211 lm32_cpu.data_bus_error_exception_m
.sym 13215 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 13217 $abc$46512$n5106
.sym 13225 lm32_cpu.store_operand_x[3]
.sym 13226 spiflash_bus_dat_w[3]
.sym 13227 $abc$46512$n8012
.sym 13229 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 13230 spiflash_bus_dat_w[0]
.sym 13233 $abc$46512$n7973
.sym 13234 $abc$46512$n8008
.sym 13235 $abc$46512$n7993
.sym 13241 $abc$46512$n6601
.sym 13248 storage_1[7][1]
.sym 13249 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 13251 storage_1[10][3]
.sym 13252 $abc$46512$n8004
.sym 13253 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 13254 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 13255 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 13256 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 13257 storage_1[14][3]
.sym 13261 storage_1[15][1]
.sym 13263 storage_1[15][7]
.sym 13264 storage_1[11][3]
.sym 13266 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 13267 $abc$46512$n7016
.sym 13268 storage_1[15][3]
.sym 13269 storage_1[14][7]
.sym 13274 storage_1[14][3]
.sym 13275 storage_1[10][3]
.sym 13276 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 13277 $abc$46512$n7016
.sym 13286 storage_1[15][3]
.sym 13287 storage_1[11][3]
.sym 13288 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 13289 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 13293 $abc$46512$n6601
.sym 13294 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 13295 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 13298 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 13299 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 13300 storage_1[15][7]
.sym 13301 storage_1[14][7]
.sym 13304 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 13305 $abc$46512$n6601
.sym 13307 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 13311 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 13312 storage_1[15][1]
.sym 13313 storage_1[7][1]
.sym 13317 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 13320 $abc$46512$n8004
.sym 13321 sys_clk_$glb_clk
.sym 13323 $abc$46512$n7998
.sym 13324 $abc$46512$n7964
.sym 13325 $abc$46512$n7976
.sym 13326 $abc$46512$n7977
.sym 13327 storage_1[1][3]
.sym 13328 $abc$46512$n7969
.sym 13329 storage_1[1][7]
.sym 13330 $abc$46512$n7030_1
.sym 13332 lm32_cpu.pc_x[7]
.sym 13333 $abc$46512$n5849
.sym 13337 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 13338 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 13340 $abc$46512$n7992
.sym 13341 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 13343 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 13344 lm32_cpu.load_store_unit.d_dat_o[7]
.sym 13346 $abc$46512$n7996
.sym 13350 $abc$46512$n2444
.sym 13351 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 13354 $abc$46512$n4442
.sym 13366 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 13367 storage_1[6][3]
.sym 13370 $abc$46512$n5853_1
.sym 13372 $abc$46512$n7017_1
.sym 13376 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 13377 $abc$46512$n6591
.sym 13378 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 13379 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 13384 storage_1[2][3]
.sym 13385 lm32_cpu.store_operand_x[3]
.sym 13388 $abc$46512$n5854_1
.sym 13389 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 13391 $abc$46512$n7993
.sym 13392 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 13397 storage_1[2][3]
.sym 13398 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 13399 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 13400 storage_1[6][3]
.sym 13409 $abc$46512$n6591
.sym 13410 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 13411 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 13415 $abc$46512$n7017_1
.sym 13416 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 13417 $abc$46512$n5854_1
.sym 13418 $abc$46512$n5853_1
.sym 13427 lm32_cpu.store_operand_x[3]
.sym 13434 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 13443 $abc$46512$n7993
.sym 13444 sys_clk_$glb_clk
.sym 13448 $abc$46512$n7977
.sym 13449 $abc$46512$n7031_1
.sym 13452 storage_1[0][7]
.sym 13454 lm32_cpu.eba[8]
.sym 13455 $abc$46512$n7969
.sym 13458 lm32_cpu.eba[16]
.sym 13459 lm32_cpu.pc_x[7]
.sym 13460 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 13461 $abc$46512$n6369
.sym 13464 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 13465 $abc$46512$n7998
.sym 13466 $abc$46512$n7033_1
.sym 13471 $abc$46512$n7973
.sym 13473 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 13476 $abc$46512$n7969
.sym 13490 storage_1[7][3]
.sym 13494 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 13496 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 13499 $abc$46512$n5816
.sym 13500 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 13501 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 13502 storage_1[3][1]
.sym 13505 $abc$46512$n8004
.sym 13506 storage_1[11][7]
.sym 13507 storage_1[11][1]
.sym 13511 $abc$46512$n5815
.sym 13512 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 13513 storage_1[3][3]
.sym 13515 storage_1[10][7]
.sym 13520 storage_1[11][1]
.sym 13521 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 13522 storage_1[3][1]
.sym 13526 storage_1[10][7]
.sym 13527 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 13528 storage_1[11][7]
.sym 13529 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 13532 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 13533 $abc$46512$n5816
.sym 13534 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 13535 $abc$46512$n5815
.sym 13538 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 13546 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 13556 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 13557 storage_1[3][3]
.sym 13558 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 13559 storage_1[7][3]
.sym 13566 $abc$46512$n8004
.sym 13567 sys_clk_$glb_clk
.sym 13571 lm32_cpu.cc[2]
.sym 13572 lm32_cpu.cc[3]
.sym 13573 lm32_cpu.cc[4]
.sym 13574 lm32_cpu.cc[5]
.sym 13575 lm32_cpu.cc[6]
.sym 13576 lm32_cpu.cc[7]
.sym 13577 $abc$46512$n6865_1
.sym 13580 $abc$46512$n5901
.sym 13583 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 13585 $abc$46512$n8002
.sym 13586 $abc$46512$n1645
.sym 13591 lm32_cpu.load_store_unit.store_data_m[3]
.sym 13595 $abc$46512$n7031_1
.sym 13596 storage_1[1][3]
.sym 13600 $abc$46512$n2567
.sym 13603 $abc$46512$n4442
.sym 13610 storage_1[3][7]
.sym 13612 $abc$46512$n7977
.sym 13613 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 13614 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 13616 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 13625 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 13633 storage_1[7][7]
.sym 13645 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 13661 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 13662 storage_1[3][7]
.sym 13663 storage_1[7][7]
.sym 13664 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 13686 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 13689 $abc$46512$n7977
.sym 13690 sys_clk_$glb_clk
.sym 13692 lm32_cpu.cc[8]
.sym 13693 lm32_cpu.cc[9]
.sym 13694 lm32_cpu.cc[10]
.sym 13695 lm32_cpu.cc[11]
.sym 13696 lm32_cpu.cc[12]
.sym 13697 lm32_cpu.cc[13]
.sym 13698 lm32_cpu.cc[14]
.sym 13699 lm32_cpu.cc[15]
.sym 13701 $abc$46512$n8004
.sym 13707 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 13708 sram_bus_dat_w[0]
.sym 13720 lm32_cpu.load_store_unit.exception_m
.sym 13723 $abc$46512$n7993
.sym 13725 $abc$46512$n7973
.sym 13726 spiflash_bus_dat_w[0]
.sym 13727 $abc$46512$n8012
.sym 13733 $abc$46512$n6369
.sym 13734 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 13736 $abc$46512$n7033_1
.sym 13739 lm32_cpu.load_store_unit.store_data_m[7]
.sym 13742 storage_1[6][7]
.sym 13744 $abc$46512$n5899_1
.sym 13745 $abc$46512$n5900_1
.sym 13746 lm32_cpu.load_store_unit.store_data_m[6]
.sym 13749 $abc$46512$n5905_1
.sym 13750 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 13751 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 13753 $abc$46512$n5906_1
.sym 13754 storage_1[2][7]
.sym 13755 $abc$46512$n7031_1
.sym 13760 $abc$46512$n2567
.sym 13773 lm32_cpu.load_store_unit.store_data_m[7]
.sym 13778 $abc$46512$n5906_1
.sym 13779 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 13780 $abc$46512$n5905_1
.sym 13781 $abc$46512$n7033_1
.sym 13787 lm32_cpu.load_store_unit.store_data_m[6]
.sym 13790 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 13791 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 13792 storage_1[6][7]
.sym 13793 storage_1[2][7]
.sym 13797 $abc$46512$n6369
.sym 13802 $abc$46512$n7031_1
.sym 13803 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 13804 $abc$46512$n5899_1
.sym 13805 $abc$46512$n5900_1
.sym 13812 $abc$46512$n2567
.sym 13813 sys_clk_$glb_clk
.sym 13814 lm32_cpu.rst_i_$glb_sr
.sym 13815 lm32_cpu.cc[16]
.sym 13816 lm32_cpu.cc[17]
.sym 13817 lm32_cpu.cc[18]
.sym 13818 lm32_cpu.cc[19]
.sym 13819 lm32_cpu.cc[20]
.sym 13820 lm32_cpu.cc[21]
.sym 13821 lm32_cpu.cc[22]
.sym 13822 lm32_cpu.cc[23]
.sym 13823 $abc$46512$n2767
.sym 13827 spiflash_bus_dat_w[3]
.sym 13828 $abc$46512$n4097
.sym 13832 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 13833 $abc$46512$n3949_1
.sym 13834 spiflash_bus_dat_w[2]
.sym 13835 lm32_cpu.load_store_unit.d_dat_o[6]
.sym 13837 lm32_cpu.operand_m[16]
.sym 13841 $abc$46512$n4442
.sym 13843 $abc$46512$n5302_1
.sym 13847 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 13875 lm32_cpu.load_store_unit.d_dat_o[0]
.sym 13919 lm32_cpu.load_store_unit.d_dat_o[0]
.sym 13936 sys_clk_$glb_clk
.sym 13937 $abc$46512$n135_$glb_sr
.sym 13938 lm32_cpu.cc[24]
.sym 13939 lm32_cpu.cc[25]
.sym 13940 lm32_cpu.cc[26]
.sym 13941 lm32_cpu.cc[27]
.sym 13942 lm32_cpu.cc[28]
.sym 13943 lm32_cpu.cc[29]
.sym 13944 lm32_cpu.cc[30]
.sym 13945 $auto$alumacc.cc:474:replace_alu$4510.C[31]
.sym 13946 storage_1[12][6]
.sym 13947 $abc$46512$n8002
.sym 13952 $abc$46512$n4442
.sym 13953 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 13954 $abc$46512$n4025
.sym 13955 lm32_cpu.load_store_unit.store_data_m[7]
.sym 13961 lm32_cpu.operand_m[18]
.sym 13965 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 13969 $abc$46512$n2463
.sym 13971 $abc$46512$n7973
.sym 13982 $abc$46512$n5298_1
.sym 13983 lm32_cpu.m_result_sel_compare_m
.sym 13984 $abc$46512$n5306_1
.sym 13991 lm32_cpu.operand_m[18]
.sym 13992 lm32_cpu.load_store_unit.exception_m
.sym 14003 $abc$46512$n5302_1
.sym 14005 lm32_cpu.operand_m[16]
.sym 14010 $abc$46512$n4097
.sym 14012 lm32_cpu.m_result_sel_compare_m
.sym 14013 lm32_cpu.operand_m[18]
.sym 14014 lm32_cpu.load_store_unit.exception_m
.sym 14015 $abc$46512$n5302_1
.sym 14030 $abc$46512$n5298_1
.sym 14031 lm32_cpu.load_store_unit.exception_m
.sym 14032 lm32_cpu.operand_m[16]
.sym 14033 lm32_cpu.m_result_sel_compare_m
.sym 14042 $abc$46512$n5306_1
.sym 14043 lm32_cpu.load_store_unit.exception_m
.sym 14045 $abc$46512$n4097
.sym 14059 sys_clk_$glb_clk
.sym 14060 lm32_cpu.rst_i_$glb_sr
.sym 14062 $abc$46512$n4134
.sym 14063 lm32_cpu.memop_pc_w[15]
.sym 14064 $abc$46512$n5270_1
.sym 14065 $abc$46512$n4096
.sym 14066 lm32_cpu.memop_pc_w[17]
.sym 14067 lm32_cpu.memop_pc_w[0]
.sym 14069 spiflash_bus_adr[4]
.sym 14070 lm32_cpu.store_operand_x[3]
.sym 14071 sram_bus_dat_w[0]
.sym 14074 lm32_cpu.cc[30]
.sym 14075 lm32_cpu.load_store_unit.store_data_m[19]
.sym 14081 lm32_cpu.operand_w[16]
.sym 14093 $abc$46512$n5282_1
.sym 14096 storage_1[1][3]
.sym 14103 lm32_cpu.pc_m[18]
.sym 14105 lm32_cpu.pc_m[14]
.sym 14118 lm32_cpu.data_bus_error_exception_m
.sym 14119 lm32_cpu.memop_pc_w[14]
.sym 14129 $abc$46512$n2463
.sym 14130 lm32_cpu.memop_pc_w[18]
.sym 14143 lm32_cpu.pc_m[14]
.sym 14153 lm32_cpu.memop_pc_w[14]
.sym 14155 lm32_cpu.pc_m[14]
.sym 14156 lm32_cpu.data_bus_error_exception_m
.sym 14160 lm32_cpu.pc_m[18]
.sym 14165 lm32_cpu.memop_pc_w[18]
.sym 14166 lm32_cpu.data_bus_error_exception_m
.sym 14167 lm32_cpu.pc_m[18]
.sym 14181 $abc$46512$n2463
.sym 14182 sys_clk_$glb_clk
.sym 14183 lm32_cpu.rst_i_$glb_sr
.sym 14184 $abc$46512$n5290_1
.sym 14185 $abc$46512$n5276
.sym 14186 $abc$46512$n5282_1
.sym 14187 lm32_cpu.memop_pc_w[6]
.sym 14188 lm32_cpu.memop_pc_w[10]
.sym 14189 lm32_cpu.memop_pc_w[11]
.sym 14190 $abc$46512$n5292_1
.sym 14191 lm32_cpu.memop_pc_w[3]
.sym 14192 lm32_cpu.load_store_unit.store_data_m[20]
.sym 14197 lm32_cpu.pc_m[18]
.sym 14198 sram_bus_dat_w[1]
.sym 14199 lm32_cpu.load_store_unit.d_dat_o[0]
.sym 14200 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 14201 lm32_cpu.pc_m[14]
.sym 14206 lm32_cpu.pc_m[0]
.sym 14207 lm32_cpu.m_result_sel_compare_m
.sym 14208 lm32_cpu.load_store_unit.exception_m
.sym 14210 $abc$46512$n5270_1
.sym 14211 $abc$46512$n4498
.sym 14212 $abc$46512$n4498
.sym 14215 $abc$46512$n7993
.sym 14217 $abc$46512$n7973
.sym 14219 $abc$46512$n8012
.sym 14226 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 14227 $abc$46512$n7998
.sym 14231 $abc$46512$n5817
.sym 14234 $abc$46512$n5818
.sym 14237 $abc$46512$n5814
.sym 14239 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 14240 lm32_cpu.load_store_unit.sign_extend_m
.sym 14259 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 14265 lm32_cpu.load_store_unit.sign_extend_m
.sym 14270 $abc$46512$n5817
.sym 14271 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 14272 $abc$46512$n5818
.sym 14273 $abc$46512$n5814
.sym 14304 $abc$46512$n7998
.sym 14305 sys_clk_$glb_clk
.sym 14307 lm32_cpu.load_store_unit.sign_extend_w
.sym 14308 $abc$46512$n5847
.sym 14309 $abc$46512$n3866
.sym 14310 $abc$46512$n4614
.sym 14311 rst
.sym 14313 lm32_cpu.operand_w[31]
.sym 14314 lm32_cpu.load_store_unit.wb_data_m[5]
.sym 14315 lm32_cpu.pc_m[10]
.sym 14316 lm32_cpu.write_enable_q_w
.sym 14322 spiflash_bus_dat_w[2]
.sym 14324 $abc$46512$n2687
.sym 14326 lm32_cpu.pc_m[11]
.sym 14327 lm32_cpu.w_result_sel_load_w
.sym 14329 lm32_cpu.load_store_unit.exception_m
.sym 14333 $abc$46512$n7977
.sym 14337 shared_dat_r[0]
.sym 14338 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 14342 $abc$46512$n2552
.sym 14351 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 14352 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 14357 storage_1[10][1]
.sym 14358 storage_1[2][1]
.sym 14375 $abc$46512$n7993
.sym 14376 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 14384 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 14417 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 14418 storage_1[2][1]
.sym 14419 storage_1[10][1]
.sym 14420 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 14427 $abc$46512$n7993
.sym 14428 sys_clk_$glb_clk
.sym 14430 $abc$46512$n3859_1
.sym 14431 $abc$46512$n3860
.sym 14432 $abc$46512$n4188_1
.sym 14433 $abc$46512$n3864
.sym 14434 $abc$46512$n3853_1
.sym 14436 $abc$46512$n5847
.sym 14437 storage_1[15][6]
.sym 14439 lm32_cpu.operand_m[8]
.sym 14444 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 14446 lm32_cpu.operand_m[2]
.sym 14447 lm32_cpu.operand_m[28]
.sym 14449 lm32_cpu.load_store_unit.wb_data_m[5]
.sym 14455 $abc$46512$n3865_1
.sym 14459 rst
.sym 14464 $abc$46512$n7973
.sym 14465 $abc$46512$n3861
.sym 14472 lm32_cpu.pc_m[5]
.sym 14473 $abc$46512$n2463
.sym 14490 lm32_cpu.memop_pc_w[5]
.sym 14498 lm32_cpu.data_bus_error_exception_m
.sym 14510 lm32_cpu.pc_m[5]
.sym 14512 lm32_cpu.memop_pc_w[5]
.sym 14513 lm32_cpu.data_bus_error_exception_m
.sym 14524 lm32_cpu.pc_m[5]
.sym 14550 $abc$46512$n2463
.sym 14551 sys_clk_$glb_clk
.sym 14552 lm32_cpu.rst_i_$glb_sr
.sym 14553 lm32_cpu.w_result[7]
.sym 14554 lm32_cpu.load_store_unit.wb_data_m[31]
.sym 14555 $abc$46512$n4189
.sym 14556 $abc$46512$n4352_1
.sym 14557 $abc$46512$n3862_1
.sym 14558 lm32_cpu.load_store_unit.wb_data_m[0]
.sym 14559 $abc$46512$n3854
.sym 14560 lm32_cpu.load_store_unit.wb_data_m[7]
.sym 14561 lm32_cpu.load_store_unit.wb_data_m[24]
.sym 14562 lm32_cpu.pc_m[5]
.sym 14571 storage_1[10][1]
.sym 14572 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 14577 $abc$46512$n2674
.sym 14595 $abc$46512$n4355_1
.sym 14596 lm32_cpu.load_store_unit.exception_m
.sym 14603 $abc$46512$n5280_1
.sym 14617 lm32_cpu.load_store_unit.wb_data_m[7]
.sym 14627 $abc$46512$n5280_1
.sym 14628 $abc$46512$n4355_1
.sym 14629 lm32_cpu.load_store_unit.exception_m
.sym 14654 lm32_cpu.load_store_unit.wb_data_m[7]
.sym 14674 sys_clk_$glb_clk
.sym 14675 lm32_cpu.rst_i_$glb_sr
.sym 14676 $abc$46512$n3865_1
.sym 14677 lm32_cpu.load_store_unit.data_w[0]
.sym 14678 lm32_cpu.load_store_unit.data_w[15]
.sym 14679 lm32_cpu.operand_w[0]
.sym 14680 lm32_cpu.load_store_unit.data_w[23]
.sym 14681 $abc$46512$n3861
.sym 14682 $abc$46512$n3858
.sym 14683 $abc$46512$n4353_1
.sym 14684 lm32_cpu.data_bus_error_exception_m
.sym 14685 lm32_cpu.store_operand_x[1]
.sym 14689 $abc$46512$n4355_1
.sym 14700 $abc$46512$n5835
.sym 14702 $abc$46512$n2819
.sym 14703 lm32_cpu.load_store_unit.size_w[1]
.sym 14704 $abc$46512$n4498
.sym 14705 $abc$46512$n7973
.sym 14710 $abc$46512$n7973
.sym 14802 lm32_cpu.instruction_unit.i_adr_o[3]
.sym 14804 lm32_cpu.instruction_unit.i_adr_o[2]
.sym 14807 lm32_cpu.load_store_unit.wb_data_m[12]
.sym 14808 $abc$46512$n5849
.sym 14812 $abc$46512$n3858
.sym 14816 $abc$46512$n4353_1
.sym 14818 $abc$46512$n3865_1
.sym 14819 $abc$46512$n4190_1
.sym 14820 lm32_cpu.load_store_unit.exception_m
.sym 14821 lm32_cpu.load_store_unit.size_w[1]
.sym 14825 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 14830 $abc$46512$n7977
.sym 14854 $abc$46512$n5895_1
.sym 14855 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 14859 $abc$46512$n5901
.sym 14860 $abc$46512$n5835
.sym 14873 $abc$46512$n5835
.sym 14874 $abc$46512$n5895_1
.sym 14875 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 14876 $abc$46512$n5901
.sym 14920 sys_clk_$glb_clk
.sym 14921 sys_rst_$glb_sr
.sym 14926 storage_1[2][2]
.sym 14930 $abc$46512$n7851
.sym 14931 lm32_cpu.load_store_unit.data_w[20]
.sym 14934 interface3_bank_bus_dat_r[7]
.sym 14940 spiflash_bus_adr[8]
.sym 14952 $abc$46512$n7973
.sym 14953 $abc$46512$n7996
.sym 14963 $abc$46512$n5162_1
.sym 14971 $abc$46512$n3583
.sym 14974 $abc$46512$n2819
.sym 14975 $abc$46512$n6767
.sym 14976 $abc$46512$n6769
.sym 14978 $auto$alumacc.cc:474:replace_alu$4468.C[7]
.sym 14980 spiflash_counter[4]
.sym 14983 spiflash_counter[5]
.sym 14984 spiflash_counter[7]
.sym 14985 spiflash_counter[6]
.sym 14986 $abc$46512$n5171
.sym 14993 $abc$46512$n6773
.sym 14994 $abc$46512$n5163_1
.sym 14996 spiflash_counter[5]
.sym 14998 $abc$46512$n5163_1
.sym 14999 spiflash_counter[4]
.sym 15002 $abc$46512$n6767
.sym 15003 $abc$46512$n5162_1
.sym 15004 $abc$46512$n5171
.sym 15008 spiflash_counter[6]
.sym 15009 spiflash_counter[7]
.sym 15010 spiflash_counter[5]
.sym 15011 spiflash_counter[4]
.sym 15014 spiflash_counter[4]
.sym 15015 $abc$46512$n5163_1
.sym 15017 spiflash_counter[5]
.sym 15020 $abc$46512$n5162_1
.sym 15022 $abc$46512$n6769
.sym 15023 $abc$46512$n5171
.sym 15026 $abc$46512$n5171
.sym 15027 $abc$46512$n5162_1
.sym 15028 $abc$46512$n6773
.sym 15033 spiflash_counter[7]
.sym 15034 $auto$alumacc.cc:474:replace_alu$4468.C[7]
.sym 15038 spiflash_counter[7]
.sym 15039 spiflash_counter[6]
.sym 15040 $abc$46512$n3583
.sym 15042 $abc$46512$n2819
.sym 15043 sys_clk_$glb_clk
.sym 15044 sys_rst_$glb_sr
.sym 15045 storage_1[2][5]
.sym 15049 storage_1[2][4]
.sym 15057 $abc$46512$n5162_1
.sym 15064 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 15065 $abc$46512$n5167_1
.sym 15073 $abc$46512$n2674
.sym 15076 regs1
.sym 15079 $abc$46512$n3088
.sym 15086 $abc$46512$n3584
.sym 15091 $abc$46512$n5161_1
.sym 15096 $abc$46512$n3585
.sym 15097 $abc$46512$n27
.sym 15098 spiflash_counter[0]
.sym 15100 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 15101 sys_rst
.sym 15107 $abc$46512$n5156_1
.sym 15110 $abc$46512$n3583
.sym 15113 $abc$46512$n7996
.sym 15121 $abc$46512$n3584
.sym 15122 spiflash_counter[0]
.sym 15126 $abc$46512$n3584
.sym 15127 $abc$46512$n5156_1
.sym 15132 $abc$46512$n5161_1
.sym 15133 $abc$46512$n27
.sym 15137 $abc$46512$n3585
.sym 15139 $abc$46512$n3583
.sym 15140 sys_rst
.sym 15144 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 15149 spiflash_counter[0]
.sym 15151 $abc$46512$n3585
.sym 15165 $abc$46512$n7996
.sym 15166 sys_clk_$glb_clk
.sym 15168 $abc$46512$n2674
.sym 15169 storage_1[6][4]
.sym 15170 $abc$46512$n5887
.sym 15171 $abc$46512$n27
.sym 15172 storage_1[6][6]
.sym 15174 $abc$46512$n5861
.sym 15175 storage_1[6][0]
.sym 15180 spiflash_bitbang_storage_full[1]
.sym 15185 $abc$46512$n4355_1
.sym 15186 $abc$46512$n5874_1
.sym 15190 storage_1[7][2]
.sym 15194 $abc$46512$n7992
.sym 15198 $abc$46512$n7973
.sym 15203 $abc$46512$n2616
.sym 15211 $abc$46512$n2808
.sym 15220 $abc$46512$n27
.sym 15233 $abc$46512$n2674
.sym 15236 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 15260 $abc$46512$n2674
.sym 15266 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 15278 $abc$46512$n27
.sym 15288 $abc$46512$n2808
.sym 15289 sys_clk_$glb_clk
.sym 15292 $abc$46512$n5799_1
.sym 15293 storage_1[2][6]
.sym 15296 storage_1[2][0]
.sym 15307 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 15310 $abc$46512$n2674
.sym 15316 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 15332 $abc$46512$n3589
.sym 15343 $abc$46512$n2687
.sym 15346 regs1
.sym 15389 $abc$46512$n3589
.sym 15395 regs1
.sym 15411 $abc$46512$n2687
.sym 15412 sys_clk_$glb_clk
.sym 15413 sys_rst_$glb_sr
.sym 15414 $abc$46512$n5047_1
.sym 15415 $abc$46512$n6053
.sym 15416 $abc$46512$n5041_1
.sym 15417 $abc$46512$n5048_1
.sym 15418 $abc$46512$n6014
.sym 15419 $abc$46512$n5049_1
.sym 15420 csrbank0_scratch2_w[1]
.sym 15421 $abc$46512$n6016_1
.sym 15427 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 15429 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 15431 $abc$46512$n2687
.sym 15440 csrbank0_bus_errors2_w[1]
.sym 15442 csrbank0_bus_errors2_w[2]
.sym 15444 csrbank0_bus_errors0_w[7]
.sym 15445 $abc$46512$n5042_1
.sym 15449 $abc$46512$n5127_1
.sym 15457 csrbank0_bus_errors0_w[2]
.sym 15462 csrbank0_bus_errors0_w[7]
.sym 15463 csrbank0_bus_errors0_w[1]
.sym 15465 csrbank0_bus_errors0_w[0]
.sym 15473 $abc$46512$n2616
.sym 15482 csrbank0_bus_errors0_w[3]
.sym 15483 csrbank0_bus_errors0_w[4]
.sym 15484 csrbank0_bus_errors0_w[5]
.sym 15485 csrbank0_bus_errors0_w[6]
.sym 15489 csrbank0_bus_errors0_w[0]
.sym 15493 $auto$alumacc.cc:474:replace_alu$4471.C[2]
.sym 15496 csrbank0_bus_errors0_w[1]
.sym 15499 $auto$alumacc.cc:474:replace_alu$4471.C[3]
.sym 15502 csrbank0_bus_errors0_w[2]
.sym 15503 $auto$alumacc.cc:474:replace_alu$4471.C[2]
.sym 15505 $auto$alumacc.cc:474:replace_alu$4471.C[4]
.sym 15507 csrbank0_bus_errors0_w[3]
.sym 15509 $auto$alumacc.cc:474:replace_alu$4471.C[3]
.sym 15511 $auto$alumacc.cc:474:replace_alu$4471.C[5]
.sym 15513 csrbank0_bus_errors0_w[4]
.sym 15515 $auto$alumacc.cc:474:replace_alu$4471.C[4]
.sym 15517 $auto$alumacc.cc:474:replace_alu$4471.C[6]
.sym 15519 csrbank0_bus_errors0_w[5]
.sym 15521 $auto$alumacc.cc:474:replace_alu$4471.C[5]
.sym 15523 $auto$alumacc.cc:474:replace_alu$4471.C[7]
.sym 15525 csrbank0_bus_errors0_w[6]
.sym 15527 $auto$alumacc.cc:474:replace_alu$4471.C[6]
.sym 15529 $auto$alumacc.cc:474:replace_alu$4471.C[8]
.sym 15532 csrbank0_bus_errors0_w[7]
.sym 15533 $auto$alumacc.cc:474:replace_alu$4471.C[7]
.sym 15534 $abc$46512$n2616
.sym 15535 sys_clk_$glb_clk
.sym 15536 sys_rst_$glb_sr
.sym 15537 csrbank0_scratch2_w[3]
.sym 15538 $abc$46512$n6030_1
.sym 15539 $abc$46512$n6029
.sym 15540 $abc$46512$n5051_1
.sym 15541 $abc$46512$n5050_1
.sym 15542 $abc$46512$n6041
.sym 15543 $abc$46512$n6007_1
.sym 15544 $abc$46512$n6035_1
.sym 15545 spiflash_bus_adr[4]
.sym 15546 sram_bus_dat_w[0]
.sym 15551 csrbank0_bus_errors0_w[0]
.sym 15555 $abc$46512$n5134_1
.sym 15560 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 15563 $abc$46512$n19
.sym 15564 csrbank0_bus_errors2_w[7]
.sym 15572 csrbank0_bus_errors2_w[3]
.sym 15573 $auto$alumacc.cc:474:replace_alu$4471.C[8]
.sym 15579 csrbank0_bus_errors1_w[1]
.sym 15580 $abc$46512$n2616
.sym 15581 csrbank0_bus_errors1_w[3]
.sym 15582 csrbank0_bus_errors1_w[4]
.sym 15583 csrbank0_bus_errors1_w[5]
.sym 15584 csrbank0_bus_errors1_w[6]
.sym 15588 csrbank0_bus_errors1_w[2]
.sym 15594 csrbank0_bus_errors1_w[0]
.sym 15609 csrbank0_bus_errors1_w[7]
.sym 15610 $auto$alumacc.cc:474:replace_alu$4471.C[9]
.sym 15613 csrbank0_bus_errors1_w[0]
.sym 15614 $auto$alumacc.cc:474:replace_alu$4471.C[8]
.sym 15616 $auto$alumacc.cc:474:replace_alu$4471.C[10]
.sym 15619 csrbank0_bus_errors1_w[1]
.sym 15620 $auto$alumacc.cc:474:replace_alu$4471.C[9]
.sym 15622 $auto$alumacc.cc:474:replace_alu$4471.C[11]
.sym 15624 csrbank0_bus_errors1_w[2]
.sym 15626 $auto$alumacc.cc:474:replace_alu$4471.C[10]
.sym 15628 $auto$alumacc.cc:474:replace_alu$4471.C[12]
.sym 15631 csrbank0_bus_errors1_w[3]
.sym 15632 $auto$alumacc.cc:474:replace_alu$4471.C[11]
.sym 15634 $auto$alumacc.cc:474:replace_alu$4471.C[13]
.sym 15637 csrbank0_bus_errors1_w[4]
.sym 15638 $auto$alumacc.cc:474:replace_alu$4471.C[12]
.sym 15640 $auto$alumacc.cc:474:replace_alu$4471.C[14]
.sym 15643 csrbank0_bus_errors1_w[5]
.sym 15644 $auto$alumacc.cc:474:replace_alu$4471.C[13]
.sym 15646 $auto$alumacc.cc:474:replace_alu$4471.C[15]
.sym 15649 csrbank0_bus_errors1_w[6]
.sym 15650 $auto$alumacc.cc:474:replace_alu$4471.C[14]
.sym 15652 $auto$alumacc.cc:474:replace_alu$4471.C[16]
.sym 15654 csrbank0_bus_errors1_w[7]
.sym 15656 $auto$alumacc.cc:474:replace_alu$4471.C[15]
.sym 15657 $abc$46512$n2616
.sym 15658 sys_clk_$glb_clk
.sym 15659 sys_rst_$glb_sr
.sym 15660 $abc$46512$n6032
.sym 15661 $abc$46512$n6039
.sym 15662 $abc$46512$n6033_1
.sym 15663 $abc$46512$n5042_1
.sym 15664 $abc$46512$n6034_1
.sym 15665 $abc$46512$n5044_1
.sym 15666 $abc$46512$n5043_1
.sym 15667 $abc$46512$n70
.sym 15673 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 15675 $abc$46512$n5035_1
.sym 15676 csrbank0_bus_errors1_w[1]
.sym 15678 $abc$46512$n5134_1
.sym 15682 csrbank0_bus_errors1_w[4]
.sym 15686 $abc$46512$n5130_1
.sym 15691 $abc$46512$n2600
.sym 15696 $auto$alumacc.cc:474:replace_alu$4471.C[16]
.sym 15702 csrbank0_bus_errors2_w[1]
.sym 15712 $abc$46512$n2616
.sym 15713 csrbank0_bus_errors2_w[4]
.sym 15717 csrbank0_bus_errors2_w[0]
.sym 15719 csrbank0_bus_errors2_w[2]
.sym 15720 csrbank0_bus_errors2_w[3]
.sym 15730 csrbank0_bus_errors2_w[5]
.sym 15731 csrbank0_bus_errors2_w[6]
.sym 15732 csrbank0_bus_errors2_w[7]
.sym 15733 $auto$alumacc.cc:474:replace_alu$4471.C[17]
.sym 15736 csrbank0_bus_errors2_w[0]
.sym 15737 $auto$alumacc.cc:474:replace_alu$4471.C[16]
.sym 15739 $auto$alumacc.cc:474:replace_alu$4471.C[18]
.sym 15742 csrbank0_bus_errors2_w[1]
.sym 15743 $auto$alumacc.cc:474:replace_alu$4471.C[17]
.sym 15745 $auto$alumacc.cc:474:replace_alu$4471.C[19]
.sym 15748 csrbank0_bus_errors2_w[2]
.sym 15749 $auto$alumacc.cc:474:replace_alu$4471.C[18]
.sym 15751 $auto$alumacc.cc:474:replace_alu$4471.C[20]
.sym 15754 csrbank0_bus_errors2_w[3]
.sym 15755 $auto$alumacc.cc:474:replace_alu$4471.C[19]
.sym 15757 $auto$alumacc.cc:474:replace_alu$4471.C[21]
.sym 15759 csrbank0_bus_errors2_w[4]
.sym 15761 $auto$alumacc.cc:474:replace_alu$4471.C[20]
.sym 15763 $auto$alumacc.cc:474:replace_alu$4471.C[22]
.sym 15765 csrbank0_bus_errors2_w[5]
.sym 15767 $auto$alumacc.cc:474:replace_alu$4471.C[21]
.sym 15769 $auto$alumacc.cc:474:replace_alu$4471.C[23]
.sym 15771 csrbank0_bus_errors2_w[6]
.sym 15773 $auto$alumacc.cc:474:replace_alu$4471.C[22]
.sym 15775 $auto$alumacc.cc:474:replace_alu$4471.C[24]
.sym 15777 csrbank0_bus_errors2_w[7]
.sym 15779 $auto$alumacc.cc:474:replace_alu$4471.C[23]
.sym 15780 $abc$46512$n2616
.sym 15781 sys_clk_$glb_clk
.sym 15782 sys_rst_$glb_sr
.sym 15783 $abc$46512$n62
.sym 15784 $abc$46512$n6013_1
.sym 15785 csrbank0_bus_errors3_w[2]
.sym 15786 $abc$46512$n6042_1
.sym 15787 $abc$46512$n5046_1
.sym 15788 $abc$46512$n5045_1
.sym 15789 $abc$46512$n6052_1
.sym 15790 $abc$46512$n6010_1
.sym 15798 $abc$46512$n2616
.sym 15801 $abc$46512$n5130_1
.sym 15803 $abc$46512$n82
.sym 15806 $abc$46512$n2596
.sym 15807 $abc$46512$n17
.sym 15819 $auto$alumacc.cc:474:replace_alu$4471.C[24]
.sym 15824 csrbank0_bus_errors3_w[0]
.sym 15826 $abc$46512$n2616
.sym 15829 csrbank0_bus_errors3_w[5]
.sym 15830 csrbank0_bus_errors3_w[6]
.sym 15849 csrbank0_bus_errors3_w[1]
.sym 15850 csrbank0_bus_errors3_w[2]
.sym 15851 csrbank0_bus_errors3_w[3]
.sym 15852 csrbank0_bus_errors3_w[4]
.sym 15856 $auto$alumacc.cc:474:replace_alu$4471.C[25]
.sym 15859 csrbank0_bus_errors3_w[0]
.sym 15860 $auto$alumacc.cc:474:replace_alu$4471.C[24]
.sym 15862 $auto$alumacc.cc:474:replace_alu$4471.C[26]
.sym 15864 csrbank0_bus_errors3_w[1]
.sym 15866 $auto$alumacc.cc:474:replace_alu$4471.C[25]
.sym 15868 $auto$alumacc.cc:474:replace_alu$4471.C[27]
.sym 15870 csrbank0_bus_errors3_w[2]
.sym 15872 $auto$alumacc.cc:474:replace_alu$4471.C[26]
.sym 15874 $auto$alumacc.cc:474:replace_alu$4471.C[28]
.sym 15876 csrbank0_bus_errors3_w[3]
.sym 15878 $auto$alumacc.cc:474:replace_alu$4471.C[27]
.sym 15880 $auto$alumacc.cc:474:replace_alu$4471.C[29]
.sym 15882 csrbank0_bus_errors3_w[4]
.sym 15884 $auto$alumacc.cc:474:replace_alu$4471.C[28]
.sym 15886 $auto$alumacc.cc:474:replace_alu$4471.C[30]
.sym 15889 csrbank0_bus_errors3_w[5]
.sym 15890 $auto$alumacc.cc:474:replace_alu$4471.C[29]
.sym 15892 $nextpnr_ICESTORM_LC_9$I3
.sym 15895 csrbank0_bus_errors3_w[6]
.sym 15896 $auto$alumacc.cc:474:replace_alu$4471.C[30]
.sym 15902 $nextpnr_ICESTORM_LC_9$I3
.sym 15903 $abc$46512$n2616
.sym 15904 sys_clk_$glb_clk
.sym 15905 sys_rst_$glb_sr
.sym 15906 csrbank0_scratch0_w[7]
.sym 15910 csrbank0_scratch0_w[1]
.sym 15922 $abc$46512$n2616
.sym 15923 $abc$46512$n2600
.sym 15926 csrbank0_bus_errors3_w[3]
.sym 15927 $abc$46512$n5035_1
.sym 15928 csrbank0_bus_errors3_w[7]
.sym 15941 $abc$46512$n2596
.sym 16038 spiflash_bus_adr[2]
.sym 16042 $PACKER_VCC_NET_$glb_clk
.sym 16043 $abc$46512$n2596
.sym 16393 $abc$46512$n8013
.sym 16513 $abc$46512$n8012
.sym 16514 $abc$46512$n2444
.sym 16672 $abc$46512$n8008
.sym 16673 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 16679 spiflash_bus_adr[4]
.sym 16795 $abc$46512$n7992
.sym 16912 spiflash_bus_dat_w[7]
.sym 16919 $abc$46512$n8000
.sym 16932 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 16935 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 16940 $abc$46512$n4424_1
.sym 16941 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 16977 $abc$46512$n2761
.sym 17000 $abc$46512$n2761
.sym 17033 storage_1[9][3]
.sym 17035 $abc$46512$n1646
.sym 17037 storage_1[9][1]
.sym 17039 $abc$46512$n8380
.sym 17041 $abc$46512$n7993
.sym 17042 $abc$46512$n8009
.sym 17047 sram_bus_dat_w[4]
.sym 17053 sram_bus_dat_w[6]
.sym 17061 sram_bus_dat_w[3]
.sym 17154 $abc$46512$n7014_1
.sym 17156 $abc$46512$n5824
.sym 17157 $abc$46512$n8008
.sym 17158 storage_1[12][7]
.sym 17160 storage_1[12][3]
.sym 17164 $abc$46512$n7964
.sym 17165 $abc$46512$n7996
.sym 17166 spiflash_bus_dat_w[0]
.sym 17169 $abc$46512$n8008
.sym 17174 lm32_cpu.store_operand_x[3]
.sym 17183 storage_1[12][3]
.sym 17184 $abc$46512$n2717
.sym 17185 $abc$46512$n7993
.sym 17186 $abc$46512$n6601
.sym 17189 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 17200 $abc$46512$n6606
.sym 17202 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 17203 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 17204 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 17205 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 17209 $abc$46512$n5106
.sym 17210 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 17211 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 17222 $abc$46512$n8008
.sym 17229 $abc$46512$n5106
.sym 17230 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 17231 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 17235 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 17241 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 17242 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 17243 $abc$46512$n6606
.sym 17246 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 17248 $abc$46512$n6606
.sym 17249 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 17252 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 17253 $abc$46512$n5106
.sym 17255 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 17258 $abc$46512$n5106
.sym 17259 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 17260 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 17267 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 17270 $abc$46512$n6606
.sym 17272 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 17273 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 17274 $abc$46512$n8008
.sym 17275 sys_clk_$glb_clk
.sym 17279 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 17280 $auto$alumacc.cc:474:replace_alu$4516.C[3]
.sym 17281 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 17282 spiflash_bus_dat_w[7]
.sym 17283 $abc$46512$n6319_1
.sym 17284 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 17291 lm32_cpu.operand_1_x[27]
.sym 17293 storage_1[13][3]
.sym 17297 $abc$46512$n4442
.sym 17298 $abc$46512$n2444
.sym 17302 $abc$46512$n8009
.sym 17304 $abc$46512$n8013
.sym 17305 storage_1[12][7]
.sym 17306 $abc$46512$n3372
.sym 17308 $abc$46512$n7964
.sym 17309 $abc$46512$n8000
.sym 17310 $abc$46512$n7976
.sym 17312 $abc$46512$n7977
.sym 17319 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 17320 $abc$46512$n8012
.sym 17323 $abc$46512$n6606
.sym 17324 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 17325 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 17326 $abc$46512$n6601
.sym 17329 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 17330 $abc$46512$n6595
.sym 17349 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 17352 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 17353 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 17354 $abc$46512$n6601
.sym 17357 $abc$46512$n6595
.sym 17358 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 17359 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 17364 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 17365 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 17366 $abc$46512$n6595
.sym 17372 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 17375 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 17381 $abc$46512$n6606
.sym 17382 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 17383 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 17388 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 17393 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 17394 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 17395 $abc$46512$n6595
.sym 17397 $abc$46512$n8012
.sym 17398 sys_clk_$glb_clk
.sym 17400 storage_1[8][3]
.sym 17401 $abc$46512$n7015_1
.sym 17402 $abc$46512$n7998
.sym 17403 storage_1[8][7]
.sym 17404 $abc$46512$n2737
.sym 17406 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 17407 $abc$46512$n7033_1
.sym 17409 spiflash_bus_adr[4]
.sym 17410 $abc$46512$n7977
.sym 17412 $abc$46512$n8000
.sym 17414 $abc$46512$n8012
.sym 17417 $abc$46512$n8002
.sym 17420 $abc$46512$n6805_1
.sym 17421 $abc$46512$n7969
.sym 17430 spiflash_bus_dat_w[7]
.sym 17431 $abc$46512$n8009
.sym 17432 $abc$46512$n4424_1
.sym 17434 $abc$46512$n7964
.sym 17435 $abc$46512$n7992
.sym 17441 $abc$46512$n6595
.sym 17443 $abc$46512$n7969
.sym 17447 storage_1[1][7]
.sym 17450 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 17453 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 17454 $abc$46512$n6591
.sym 17455 storage_1[5][7]
.sym 17458 $abc$46512$n6601
.sym 17460 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 17467 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 17470 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 17471 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 17474 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 17475 $abc$46512$n6601
.sym 17477 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 17481 $abc$46512$n6591
.sym 17482 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 17483 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 17486 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 17487 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 17488 $abc$46512$n6595
.sym 17493 $abc$46512$n6591
.sym 17494 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 17495 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 17499 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 17504 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 17505 $abc$46512$n6591
.sym 17507 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 17513 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 17516 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 17517 storage_1[1][7]
.sym 17518 storage_1[5][7]
.sym 17519 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 17520 $abc$46512$n7969
.sym 17521 sys_clk_$glb_clk
.sym 17523 $abc$46512$n7964
.sym 17524 $abc$46512$n6370
.sym 17525 $abc$46512$n4424_1
.sym 17526 sram_bus_dat_w[3]
.sym 17527 sram_bus_dat_w[3]
.sym 17528 $abc$46512$n4384_1
.sym 17529 $abc$46512$n2717
.sym 17530 $abc$46512$n4444
.sym 17531 $abc$46512$n6318_1
.sym 17532 lm32_cpu.x_result_sel_csr_x
.sym 17535 $abc$46512$n2567
.sym 17537 $abc$46512$n7969
.sym 17538 $abc$46512$n4442
.sym 17539 $abc$46512$n4024_1
.sym 17541 $abc$46512$n7976
.sym 17544 $abc$46512$n4467
.sym 17545 storage_1[1][3]
.sym 17547 lm32_cpu.cc[8]
.sym 17548 grant
.sym 17550 $abc$46512$n7977
.sym 17552 $abc$46512$n3968
.sym 17553 spiflash_bus_dat_w[1]
.sym 17554 $abc$46512$n7969
.sym 17567 $abc$46512$n7977
.sym 17570 storage_1[4][7]
.sym 17571 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 17572 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 17578 storage_1[0][7]
.sym 17579 $abc$46512$n7030_1
.sym 17591 $abc$46512$n7964
.sym 17610 $abc$46512$n7977
.sym 17615 storage_1[0][7]
.sym 17616 storage_1[4][7]
.sym 17617 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 17618 $abc$46512$n7030_1
.sym 17636 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 17643 $abc$46512$n7964
.sym 17644 sys_clk_$glb_clk
.sym 17646 $abc$46512$n4322_1
.sym 17647 spiflash_bus_dat_w[7]
.sym 17650 sram_bus_dat_w[3]
.sym 17651 $abc$46512$n4363_1
.sym 17652 spiflash_bus_dat_w[2]
.sym 17653 lm32_cpu.cc[0]
.sym 17656 $abc$46512$n8013
.sym 17658 $abc$46512$n6363
.sym 17660 spiflash_bus_dat_w[3]
.sym 17662 $abc$46512$n2567
.sym 17663 lm32_cpu.load_store_unit.store_data_m[1]
.sym 17664 $abc$46512$n3889
.sym 17665 lm32_cpu.x_result_sel_csr_x
.sym 17666 $abc$46512$n4063
.sym 17669 spiflash_bus_dat_w[3]
.sym 17670 rst1
.sym 17671 lm32_cpu.cc[14]
.sym 17672 spiflash_bus_dat_w[6]
.sym 17674 lm32_cpu.cc[18]
.sym 17677 $abc$46512$n3889
.sym 17678 $abc$46512$n2717
.sym 17681 lm32_cpu.cc[11]
.sym 17689 lm32_cpu.cc[1]
.sym 17690 lm32_cpu.cc[3]
.sym 17694 lm32_cpu.cc[7]
.sym 17699 lm32_cpu.cc[4]
.sym 17705 lm32_cpu.cc[2]
.sym 17716 lm32_cpu.cc[5]
.sym 17717 lm32_cpu.cc[6]
.sym 17718 lm32_cpu.cc[0]
.sym 17722 lm32_cpu.cc[0]
.sym 17725 $auto$alumacc.cc:474:replace_alu$4510.C[2]
.sym 17727 lm32_cpu.cc[1]
.sym 17731 $auto$alumacc.cc:474:replace_alu$4510.C[3]
.sym 17734 lm32_cpu.cc[2]
.sym 17735 $auto$alumacc.cc:474:replace_alu$4510.C[2]
.sym 17737 $auto$alumacc.cc:474:replace_alu$4510.C[4]
.sym 17740 lm32_cpu.cc[3]
.sym 17741 $auto$alumacc.cc:474:replace_alu$4510.C[3]
.sym 17743 $auto$alumacc.cc:474:replace_alu$4510.C[5]
.sym 17745 lm32_cpu.cc[4]
.sym 17747 $auto$alumacc.cc:474:replace_alu$4510.C[4]
.sym 17749 $auto$alumacc.cc:474:replace_alu$4510.C[6]
.sym 17751 lm32_cpu.cc[5]
.sym 17753 $auto$alumacc.cc:474:replace_alu$4510.C[5]
.sym 17755 $auto$alumacc.cc:474:replace_alu$4510.C[7]
.sym 17757 lm32_cpu.cc[6]
.sym 17759 $auto$alumacc.cc:474:replace_alu$4510.C[6]
.sym 17761 $auto$alumacc.cc:474:replace_alu$4510.C[8]
.sym 17764 lm32_cpu.cc[7]
.sym 17765 $auto$alumacc.cc:474:replace_alu$4510.C[7]
.sym 17767 sys_clk_$glb_clk
.sym 17768 lm32_cpu.rst_i_$glb_sr
.sym 17769 por_rst
.sym 17770 $abc$46512$n3988_1
.sym 17771 $abc$46512$n4046_1
.sym 17772 $abc$46512$n4179
.sym 17773 spiflash_bus_dat_w[3]
.sym 17774 $abc$46512$n4105
.sym 17775 $abc$46512$n3949_1
.sym 17776 spiflash_bus_dat_w[6]
.sym 17777 lm32_cpu.eba[20]
.sym 17782 spiflash_bus_dat_w[2]
.sym 17785 lm32_cpu.cc[1]
.sym 17786 lm32_cpu.cc[0]
.sym 17787 lm32_cpu.cc[2]
.sym 17789 lm32_cpu.x_result_sel_csr_x
.sym 17790 spiflash_bus_dat_w[7]
.sym 17791 $abc$46512$n4442
.sym 17794 lm32_cpu.cc[22]
.sym 17795 lm32_cpu.cc[25]
.sym 17796 $abc$46512$n8013
.sym 17797 lm32_cpu.cc[26]
.sym 17798 $abc$46512$n7976
.sym 17799 lm32_cpu.cc[15]
.sym 17800 lm32_cpu.cc[17]
.sym 17801 lm32_cpu.cc[28]
.sym 17802 $abc$46512$n8009
.sym 17804 lm32_cpu.cc[19]
.sym 17805 $auto$alumacc.cc:474:replace_alu$4510.C[8]
.sym 17815 lm32_cpu.cc[13]
.sym 17817 lm32_cpu.cc[15]
.sym 17820 lm32_cpu.cc[10]
.sym 17829 lm32_cpu.cc[11]
.sym 17830 lm32_cpu.cc[12]
.sym 17832 lm32_cpu.cc[14]
.sym 17834 lm32_cpu.cc[8]
.sym 17835 lm32_cpu.cc[9]
.sym 17842 $auto$alumacc.cc:474:replace_alu$4510.C[9]
.sym 17844 lm32_cpu.cc[8]
.sym 17846 $auto$alumacc.cc:474:replace_alu$4510.C[8]
.sym 17848 $auto$alumacc.cc:474:replace_alu$4510.C[10]
.sym 17850 lm32_cpu.cc[9]
.sym 17852 $auto$alumacc.cc:474:replace_alu$4510.C[9]
.sym 17854 $auto$alumacc.cc:474:replace_alu$4510.C[11]
.sym 17856 lm32_cpu.cc[10]
.sym 17858 $auto$alumacc.cc:474:replace_alu$4510.C[10]
.sym 17860 $auto$alumacc.cc:474:replace_alu$4510.C[12]
.sym 17863 lm32_cpu.cc[11]
.sym 17864 $auto$alumacc.cc:474:replace_alu$4510.C[11]
.sym 17866 $auto$alumacc.cc:474:replace_alu$4510.C[13]
.sym 17869 lm32_cpu.cc[12]
.sym 17870 $auto$alumacc.cc:474:replace_alu$4510.C[12]
.sym 17872 $auto$alumacc.cc:474:replace_alu$4510.C[14]
.sym 17875 lm32_cpu.cc[13]
.sym 17876 $auto$alumacc.cc:474:replace_alu$4510.C[13]
.sym 17878 $auto$alumacc.cc:474:replace_alu$4510.C[15]
.sym 17881 lm32_cpu.cc[14]
.sym 17882 $auto$alumacc.cc:474:replace_alu$4510.C[14]
.sym 17884 $auto$alumacc.cc:474:replace_alu$4510.C[16]
.sym 17887 lm32_cpu.cc[15]
.sym 17888 $auto$alumacc.cc:474:replace_alu$4510.C[15]
.sym 17890 sys_clk_$glb_clk
.sym 17891 lm32_cpu.rst_i_$glb_sr
.sym 17893 storage_1[12][2]
.sym 17894 spiflash_bus_dat_w[2]
.sym 17895 $abc$46512$n5308_1
.sym 17896 $abc$46512$n6320_1
.sym 17897 $abc$46512$n4025
.sym 17898 storage_1[12][6]
.sym 17899 lm32_cpu.eba[4]
.sym 17900 $abc$46512$n4097
.sym 17901 lm32_cpu.store_operand_x[0]
.sym 17904 lm32_cpu.store_operand_x[0]
.sym 17905 $abc$46512$n6969
.sym 17906 lm32_cpu.cc[13]
.sym 17910 lm32_cpu.cc[10]
.sym 17911 por_rst
.sym 17912 spiflash_bus_adr[0]
.sym 17913 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 17914 lm32_cpu.cc[12]
.sym 17915 $abc$46512$n4046_1
.sym 17916 $abc$46512$n7992
.sym 17918 lm32_cpu.cc[21]
.sym 17919 $abc$46512$n8009
.sym 17924 $abc$46512$n6797
.sym 17926 $abc$46512$n7964
.sym 17927 lm32_cpu.cc[27]
.sym 17928 $auto$alumacc.cc:474:replace_alu$4510.C[16]
.sym 17941 lm32_cpu.cc[16]
.sym 17942 lm32_cpu.cc[17]
.sym 17943 lm32_cpu.cc[18]
.sym 17944 lm32_cpu.cc[19]
.sym 17945 lm32_cpu.cc[20]
.sym 17956 lm32_cpu.cc[23]
.sym 17962 lm32_cpu.cc[21]
.sym 17963 lm32_cpu.cc[22]
.sym 17965 $auto$alumacc.cc:474:replace_alu$4510.C[17]
.sym 17967 lm32_cpu.cc[16]
.sym 17969 $auto$alumacc.cc:474:replace_alu$4510.C[16]
.sym 17971 $auto$alumacc.cc:474:replace_alu$4510.C[18]
.sym 17973 lm32_cpu.cc[17]
.sym 17975 $auto$alumacc.cc:474:replace_alu$4510.C[17]
.sym 17977 $auto$alumacc.cc:474:replace_alu$4510.C[19]
.sym 17979 lm32_cpu.cc[18]
.sym 17981 $auto$alumacc.cc:474:replace_alu$4510.C[18]
.sym 17983 $auto$alumacc.cc:474:replace_alu$4510.C[20]
.sym 17985 lm32_cpu.cc[19]
.sym 17987 $auto$alumacc.cc:474:replace_alu$4510.C[19]
.sym 17989 $auto$alumacc.cc:474:replace_alu$4510.C[21]
.sym 17991 lm32_cpu.cc[20]
.sym 17993 $auto$alumacc.cc:474:replace_alu$4510.C[20]
.sym 17995 $auto$alumacc.cc:474:replace_alu$4510.C[22]
.sym 17997 lm32_cpu.cc[21]
.sym 17999 $auto$alumacc.cc:474:replace_alu$4510.C[21]
.sym 18001 $auto$alumacc.cc:474:replace_alu$4510.C[23]
.sym 18003 lm32_cpu.cc[22]
.sym 18005 $auto$alumacc.cc:474:replace_alu$4510.C[22]
.sym 18007 $auto$alumacc.cc:474:replace_alu$4510.C[24]
.sym 18010 lm32_cpu.cc[23]
.sym 18011 $auto$alumacc.cc:474:replace_alu$4510.C[23]
.sym 18013 sys_clk_$glb_clk
.sym 18014 lm32_cpu.rst_i_$glb_sr
.sym 18015 storage_1[12][2]
.sym 18016 lm32_cpu.store_operand_x[7]
.sym 18017 $abc$46512$n4075
.sym 18019 lm32_cpu.operand_w[21]
.sym 18020 $abc$46512$n6853_1
.sym 18021 lm32_cpu.operand_w[17]
.sym 18022 lm32_cpu.w_result[21]
.sym 18023 $abc$46512$n2444
.sym 18024 $abc$46512$n8012
.sym 18025 $abc$46512$n8012
.sym 18031 lm32_cpu.operand_m[9]
.sym 18032 $abc$46512$n3889
.sym 18039 lm32_cpu.data_bus_error_exception_m
.sym 18040 lm32_cpu.operand_w[5]
.sym 18041 lm32_cpu.operand_m[13]
.sym 18044 lm32_cpu.pc_m[6]
.sym 18045 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 18047 grant
.sym 18049 $abc$46512$n4095
.sym 18050 $abc$46512$n7977
.sym 18051 $auto$alumacc.cc:474:replace_alu$4510.C[24]
.sym 18061 lm32_cpu.cc[29]
.sym 18064 lm32_cpu.cc[24]
.sym 18073 lm32_cpu.cc[25]
.sym 18074 lm32_cpu.cc[26]
.sym 18076 lm32_cpu.cc[28]
.sym 18078 lm32_cpu.cc[30]
.sym 18083 lm32_cpu.cc[27]
.sym 18088 $auto$alumacc.cc:474:replace_alu$4510.C[25]
.sym 18090 lm32_cpu.cc[24]
.sym 18092 $auto$alumacc.cc:474:replace_alu$4510.C[24]
.sym 18094 $auto$alumacc.cc:474:replace_alu$4510.C[26]
.sym 18097 lm32_cpu.cc[25]
.sym 18098 $auto$alumacc.cc:474:replace_alu$4510.C[25]
.sym 18100 $auto$alumacc.cc:474:replace_alu$4510.C[27]
.sym 18103 lm32_cpu.cc[26]
.sym 18104 $auto$alumacc.cc:474:replace_alu$4510.C[26]
.sym 18106 $auto$alumacc.cc:474:replace_alu$4510.C[28]
.sym 18108 lm32_cpu.cc[27]
.sym 18110 $auto$alumacc.cc:474:replace_alu$4510.C[27]
.sym 18112 $auto$alumacc.cc:474:replace_alu$4510.C[29]
.sym 18115 lm32_cpu.cc[28]
.sym 18116 $auto$alumacc.cc:474:replace_alu$4510.C[28]
.sym 18118 $auto$alumacc.cc:474:replace_alu$4510.C[30]
.sym 18121 lm32_cpu.cc[29]
.sym 18122 $auto$alumacc.cc:474:replace_alu$4510.C[29]
.sym 18124 $nextpnr_ICESTORM_LC_30$I3
.sym 18127 lm32_cpu.cc[30]
.sym 18128 $auto$alumacc.cc:474:replace_alu$4510.C[30]
.sym 18134 $nextpnr_ICESTORM_LC_30$I3
.sym 18136 sys_clk_$glb_clk
.sym 18137 lm32_cpu.rst_i_$glb_sr
.sym 18138 lm32_cpu.w_result[20]
.sym 18140 $abc$46512$n6860
.sym 18141 storage_1[9][2]
.sym 18142 $abc$46512$n7012_1
.sym 18143 $abc$46512$n5304_1
.sym 18144 $abc$46512$n5300_1
.sym 18145 $abc$46512$n7013
.sym 18147 lm32_cpu.load_store_unit.byte_enable_m[0]
.sym 18148 $abc$46512$n8008
.sym 18149 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 18150 lm32_cpu.load_store_unit.exception_m
.sym 18151 $abc$46512$n3372
.sym 18152 $abc$46512$n6815
.sym 18154 $abc$46512$n4498
.sym 18155 lm32_cpu.w_result[21]
.sym 18158 spiflash_bus_dat_w[0]
.sym 18159 lm32_cpu.store_operand_x[7]
.sym 18162 lm32_cpu.pc_m[3]
.sym 18164 lm32_cpu.w_result_sel_load_w
.sym 18165 $abc$46512$n4071
.sym 18170 lm32_cpu.operand_w[17]
.sym 18171 lm32_cpu.operand_m[19]
.sym 18173 rst1
.sym 18182 lm32_cpu.pc_m[17]
.sym 18190 $abc$46512$n2463
.sym 18192 lm32_cpu.pc_m[0]
.sym 18194 lm32_cpu.pc_m[15]
.sym 18195 lm32_cpu.operand_w[18]
.sym 18199 lm32_cpu.data_bus_error_exception_m
.sym 18200 lm32_cpu.operand_w[20]
.sym 18202 lm32_cpu.w_result_sel_load_w
.sym 18209 lm32_cpu.memop_pc_w[0]
.sym 18218 lm32_cpu.w_result_sel_load_w
.sym 18219 lm32_cpu.operand_w[18]
.sym 18226 lm32_cpu.pc_m[15]
.sym 18230 lm32_cpu.memop_pc_w[0]
.sym 18231 lm32_cpu.data_bus_error_exception_m
.sym 18233 lm32_cpu.pc_m[0]
.sym 18237 lm32_cpu.w_result_sel_load_w
.sym 18239 lm32_cpu.operand_w[20]
.sym 18242 lm32_cpu.pc_m[17]
.sym 18248 lm32_cpu.pc_m[0]
.sym 18258 $abc$46512$n2463
.sym 18259 sys_clk_$glb_clk
.sym 18260 lm32_cpu.rst_i_$glb_sr
.sym 18261 lm32_cpu.operand_w[5]
.sym 18262 lm32_cpu.operand_w[13]
.sym 18263 lm32_cpu.w_result[28]
.sym 18264 $abc$46512$n6872
.sym 18265 lm32_cpu.w_result[18]
.sym 18266 $abc$46512$n6814_1
.sym 18267 $abc$46512$n3940_1
.sym 18268 lm32_cpu.w_result_sel_load_w
.sym 18271 $abc$46512$n7992
.sym 18273 $abc$46512$n5302_1
.sym 18278 lm32_cpu.pc_m[17]
.sym 18279 lm32_cpu.memop_pc_w[15]
.sym 18280 lm32_cpu.w_result[20]
.sym 18281 lm32_cpu.w_result[23]
.sym 18283 $abc$46512$n4096
.sym 18284 $abc$46512$n3978_1
.sym 18285 $abc$46512$n6860
.sym 18287 $abc$46512$n5328
.sym 18288 $abc$46512$n8013
.sym 18290 sram_bus_dat_w[1]
.sym 18293 $abc$46512$n5290_1
.sym 18294 $abc$46512$n4092
.sym 18295 $abc$46512$n4034_1
.sym 18304 $abc$46512$n2463
.sym 18305 lm32_cpu.pc_m[10]
.sym 18306 lm32_cpu.memop_pc_w[10]
.sym 18307 lm32_cpu.memop_pc_w[11]
.sym 18309 lm32_cpu.memop_pc_w[3]
.sym 18310 lm32_cpu.pc_m[11]
.sym 18311 lm32_cpu.data_bus_error_exception_m
.sym 18314 lm32_cpu.pc_m[6]
.sym 18321 lm32_cpu.memop_pc_w[6]
.sym 18322 lm32_cpu.pc_m[3]
.sym 18335 lm32_cpu.memop_pc_w[10]
.sym 18337 lm32_cpu.data_bus_error_exception_m
.sym 18338 lm32_cpu.pc_m[10]
.sym 18342 lm32_cpu.data_bus_error_exception_m
.sym 18343 lm32_cpu.memop_pc_w[3]
.sym 18344 lm32_cpu.pc_m[3]
.sym 18347 lm32_cpu.data_bus_error_exception_m
.sym 18348 lm32_cpu.memop_pc_w[6]
.sym 18350 lm32_cpu.pc_m[6]
.sym 18353 lm32_cpu.pc_m[6]
.sym 18362 lm32_cpu.pc_m[10]
.sym 18365 lm32_cpu.pc_m[11]
.sym 18372 lm32_cpu.pc_m[11]
.sym 18373 lm32_cpu.data_bus_error_exception_m
.sym 18374 lm32_cpu.memop_pc_w[11]
.sym 18380 lm32_cpu.pc_m[3]
.sym 18381 $abc$46512$n2463
.sym 18382 sys_clk_$glb_clk
.sym 18383 lm32_cpu.rst_i_$glb_sr
.sym 18384 $abc$46512$n3900
.sym 18385 $abc$46512$n4071
.sym 18386 $abc$46512$n3975
.sym 18387 lm32_cpu.w_result[31]
.sym 18388 $abc$46512$n3936
.sym 18389 rst1
.sym 18390 $abc$46512$n4033
.sym 18391 $abc$46512$n4130
.sym 18392 $abc$46512$n8000
.sym 18393 lm32_cpu.size_x[0]
.sym 18395 $abc$46512$n8000
.sym 18397 $abc$46512$n2463
.sym 18398 $abc$46512$n2463
.sym 18401 lm32_cpu.w_result_sel_load_w
.sym 18408 lm32_cpu.w_result[15]
.sym 18410 lm32_cpu.load_store_unit.size_w[0]
.sym 18413 $abc$46512$n7992
.sym 18417 $abc$46512$n3875
.sym 18418 lm32_cpu.w_result_sel_load_w
.sym 18425 storage_1[5][3]
.sym 18429 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 18432 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 18433 lm32_cpu.load_store_unit.wb_data_m[5]
.sym 18435 storage_1[1][3]
.sym 18437 lm32_cpu.load_store_unit.exception_m
.sym 18440 lm32_cpu.w_result_sel_load_w
.sym 18441 $abc$46512$n3875
.sym 18442 rst
.sym 18447 $abc$46512$n5328
.sym 18450 lm32_cpu.load_store_unit.sign_extend_m
.sym 18455 lm32_cpu.operand_w[31]
.sym 18456 $abc$46512$n4614
.sym 18458 lm32_cpu.load_store_unit.sign_extend_m
.sym 18464 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 18465 storage_1[5][3]
.sym 18466 storage_1[1][3]
.sym 18467 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 18470 lm32_cpu.w_result_sel_load_w
.sym 18473 lm32_cpu.operand_w[31]
.sym 18479 $abc$46512$n4614
.sym 18483 rst
.sym 18494 $abc$46512$n5328
.sym 18495 lm32_cpu.load_store_unit.exception_m
.sym 18496 $abc$46512$n3875
.sym 18502 lm32_cpu.load_store_unit.wb_data_m[5]
.sym 18505 sys_clk_$glb_clk
.sym 18506 lm32_cpu.rst_i_$glb_sr
.sym 18507 $abc$46512$n4209
.sym 18508 $abc$46512$n3863
.sym 18509 lm32_cpu.load_store_unit.data_w[5]
.sym 18510 $abc$46512$n4034_1
.sym 18511 $abc$46512$n4092
.sym 18512 $abc$46512$n4072
.sym 18513 lm32_cpu.w_result[15]
.sym 18514 lm32_cpu.w_result[13]
.sym 18515 $abc$46512$n8009
.sym 18516 $abc$46512$n7993
.sym 18519 $abc$46512$n5316_1
.sym 18520 $abc$46512$n5324
.sym 18522 lm32_cpu.w_result[31]
.sym 18523 lm32_cpu.w_result[25]
.sym 18524 $abc$46512$n5282_1
.sym 18525 $abc$46512$n5324
.sym 18526 $abc$46512$n3108
.sym 18527 lm32_cpu.w_result[19]
.sym 18528 lm32_cpu.load_store_unit.exception_m
.sym 18531 $abc$46512$n2674
.sym 18532 lm32_cpu.operand_w[1]
.sym 18533 lm32_cpu.operand_w[5]
.sym 18534 $abc$46512$n4614
.sym 18535 $abc$46512$n5847
.sym 18537 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 18539 lm32_cpu.load_store_unit.data_w[23]
.sym 18540 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 18548 lm32_cpu.load_store_unit.sign_extend_w
.sym 18549 $abc$46512$n5847
.sym 18550 $abc$46512$n8012
.sym 18552 $abc$46512$n3862_1
.sym 18556 lm32_cpu.load_store_unit.sign_extend_w
.sym 18558 $abc$46512$n4189
.sym 18562 $abc$46512$n3854
.sym 18564 $abc$46512$n3865_1
.sym 18565 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 18566 $abc$46512$n3861
.sym 18569 lm32_cpu.load_store_unit.data_w[31]
.sym 18573 $abc$46512$n3860
.sym 18576 lm32_cpu.load_store_unit.data_w[7]
.sym 18578 lm32_cpu.w_result_sel_load_w
.sym 18581 $abc$46512$n3860
.sym 18582 lm32_cpu.load_store_unit.sign_extend_w
.sym 18583 $abc$46512$n3862_1
.sym 18587 lm32_cpu.load_store_unit.data_w[7]
.sym 18589 lm32_cpu.load_store_unit.sign_extend_w
.sym 18590 $abc$46512$n3861
.sym 18593 $abc$46512$n3860
.sym 18594 $abc$46512$n4189
.sym 18595 $abc$46512$n3865_1
.sym 18596 lm32_cpu.load_store_unit.data_w[31]
.sym 18599 lm32_cpu.load_store_unit.sign_extend_w
.sym 18600 $abc$46512$n3865_1
.sym 18601 lm32_cpu.load_store_unit.data_w[31]
.sym 18605 lm32_cpu.load_store_unit.sign_extend_w
.sym 18606 lm32_cpu.w_result_sel_load_w
.sym 18608 $abc$46512$n3854
.sym 18618 $abc$46512$n5847
.sym 18625 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 18627 $abc$46512$n8012
.sym 18628 sys_clk_$glb_clk
.sym 18630 lm32_cpu.load_store_unit.data_w[21]
.sym 18631 lm32_cpu.load_store_unit.data_w[13]
.sym 18632 $abc$46512$n3855
.sym 18633 lm32_cpu.w_result[5]
.sym 18634 $abc$46512$n4394_1
.sym 18635 lm32_cpu.load_store_unit.data_w[31]
.sym 18636 $abc$46512$n4230_1
.sym 18637 $abc$46512$n4393_1
.sym 18638 $abc$46512$n5296_1
.sym 18639 $abc$46512$n7964
.sym 18641 $abc$46512$n7996
.sym 18642 $abc$46512$n3859_1
.sym 18644 $abc$46512$n4192_1
.sym 18645 $abc$46512$n4498
.sym 18646 lm32_cpu.load_store_unit.size_w[1]
.sym 18647 lm32_cpu.w_result[13]
.sym 18651 lm32_cpu.load_store_unit.size_m[1]
.sym 18652 lm32_cpu.load_store_unit.exception_m
.sym 18653 $abc$46512$n5270_1
.sym 18655 $abc$46512$n3858
.sym 18657 $abc$46512$n4353_1
.sym 18659 $abc$46512$n3865_1
.sym 18664 $abc$46512$n3856_1
.sym 18671 lm32_cpu.operand_w[7]
.sym 18673 $abc$46512$n2552
.sym 18674 $abc$46512$n4352_1
.sym 18675 lm32_cpu.load_store_unit.data_w[7]
.sym 18677 $abc$46512$n3858
.sym 18678 $abc$46512$n4353_1
.sym 18680 lm32_cpu.operand_w[1]
.sym 18681 lm32_cpu.load_store_unit.data_w[15]
.sym 18682 lm32_cpu.load_store_unit.size_w[0]
.sym 18683 lm32_cpu.load_store_unit.data_w[23]
.sym 18684 $abc$46512$n3865_1
.sym 18685 shared_dat_r[31]
.sym 18686 shared_dat_r[0]
.sym 18689 $abc$46512$n3855
.sym 18690 lm32_cpu.w_result_sel_load_w
.sym 18693 $abc$46512$n3854
.sym 18694 lm32_cpu.load_store_unit.size_w[1]
.sym 18699 shared_dat_r[7]
.sym 18702 $abc$46512$n4190_1
.sym 18704 $abc$46512$n3854
.sym 18705 $abc$46512$n4352_1
.sym 18706 lm32_cpu.operand_w[7]
.sym 18707 lm32_cpu.w_result_sel_load_w
.sym 18712 shared_dat_r[31]
.sym 18716 $abc$46512$n4190_1
.sym 18719 lm32_cpu.load_store_unit.data_w[15]
.sym 18722 $abc$46512$n4353_1
.sym 18723 lm32_cpu.load_store_unit.data_w[7]
.sym 18724 lm32_cpu.load_store_unit.data_w[23]
.sym 18725 $abc$46512$n3865_1
.sym 18728 lm32_cpu.operand_w[1]
.sym 18729 lm32_cpu.load_store_unit.data_w[15]
.sym 18730 lm32_cpu.load_store_unit.size_w[0]
.sym 18731 lm32_cpu.load_store_unit.size_w[1]
.sym 18737 shared_dat_r[0]
.sym 18740 $abc$46512$n3858
.sym 18742 $abc$46512$n3855
.sym 18743 lm32_cpu.load_store_unit.data_w[15]
.sym 18746 shared_dat_r[7]
.sym 18750 $abc$46512$n2552
.sym 18751 sys_clk_$glb_clk
.sym 18752 lm32_cpu.rst_i_$glb_sr
.sym 18753 lm32_cpu.load_store_unit.wb_data_m[23]
.sym 18754 $abc$46512$n5843
.sym 18755 $abc$46512$n4374_1
.sym 18756 $abc$46512$n3856_1
.sym 18757 $abc$46512$n3857
.sym 18758 lm32_cpu.w_result[0]
.sym 18759 $abc$46512$n4496
.sym 18760 $abc$46512$n4190_1
.sym 18762 lm32_cpu.operand_w[1]
.sym 18764 regs1
.sym 18765 lm32_cpu.w_result[7]
.sym 18766 $PACKER_VCC_NET
.sym 18769 shared_dat_r[0]
.sym 18772 $abc$46512$n2552
.sym 18773 lm32_cpu.w_result[9]
.sym 18776 lm32_cpu.write_idx_w[0]
.sym 18777 sram_bus_dat_w[3]
.sym 18779 lm32_cpu.w_result[5]
.sym 18782 sram_bus_dat_w[1]
.sym 18785 $abc$46512$n4230_1
.sym 18786 lm32_cpu.load_store_unit.wb_data_m[21]
.sym 18795 lm32_cpu.load_store_unit.wb_data_m[15]
.sym 18796 lm32_cpu.load_store_unit.size_w[0]
.sym 18799 lm32_cpu.load_store_unit.size_w[1]
.sym 18802 lm32_cpu.operand_w[1]
.sym 18804 lm32_cpu.load_store_unit.exception_m
.sym 18805 lm32_cpu.operand_w[0]
.sym 18807 lm32_cpu.load_store_unit.wb_data_m[0]
.sym 18815 $abc$46512$n3861
.sym 18818 lm32_cpu.load_store_unit.wb_data_m[23]
.sym 18823 $abc$46512$n4498
.sym 18825 $abc$46512$n4190_1
.sym 18827 lm32_cpu.load_store_unit.size_w[0]
.sym 18828 lm32_cpu.operand_w[1]
.sym 18830 lm32_cpu.load_store_unit.size_w[1]
.sym 18836 lm32_cpu.load_store_unit.wb_data_m[0]
.sym 18840 lm32_cpu.load_store_unit.wb_data_m[15]
.sym 18845 lm32_cpu.load_store_unit.exception_m
.sym 18846 $abc$46512$n4498
.sym 18852 lm32_cpu.load_store_unit.wb_data_m[23]
.sym 18857 lm32_cpu.operand_w[1]
.sym 18858 lm32_cpu.operand_w[0]
.sym 18859 lm32_cpu.load_store_unit.size_w[1]
.sym 18860 lm32_cpu.load_store_unit.size_w[0]
.sym 18863 lm32_cpu.load_store_unit.size_w[0]
.sym 18864 lm32_cpu.operand_w[1]
.sym 18865 lm32_cpu.operand_w[0]
.sym 18866 lm32_cpu.load_store_unit.size_w[1]
.sym 18871 $abc$46512$n3861
.sym 18872 $abc$46512$n4190_1
.sym 18874 sys_clk_$glb_clk
.sym 18875 lm32_cpu.rst_i_$glb_sr
.sym 18878 $abc$46512$n5368
.sym 18884 lm32_cpu.w_result[4]
.sym 18885 lm32_cpu.w_result[0]
.sym 18889 lm32_cpu.load_store_unit.wb_data_m[15]
.sym 18891 $abc$46512$n3856_1
.sym 18892 lm32_cpu.load_store_unit.size_w[0]
.sym 18893 $abc$46512$n4190_1
.sym 18906 $abc$46512$n7992
.sym 18919 request[0]
.sym 18920 lm32_cpu.instruction_unit.i_adr_o[3]
.sym 18928 $abc$46512$n2527
.sym 18938 lm32_cpu.instruction_unit.i_adr_o[2]
.sym 18968 lm32_cpu.instruction_unit.i_adr_o[2]
.sym 18970 lm32_cpu.instruction_unit.i_adr_o[3]
.sym 18971 request[0]
.sym 18981 request[0]
.sym 18982 lm32_cpu.instruction_unit.i_adr_o[2]
.sym 18996 $abc$46512$n2527
.sym 18997 sys_clk_$glb_clk
.sym 18998 lm32_cpu.rst_i_$glb_sr
.sym 18999 $abc$46512$n5834
.sym 19003 storage_1[6][2]
.sym 19006 storage_1[6][5]
.sym 19008 $abc$46512$n6330_1
.sym 19011 $abc$46512$n6330_1
.sym 19013 lm32_cpu.load_store_unit.data_w[19]
.sym 19014 $abc$46512$n2527
.sym 19016 $abc$46512$n7851
.sym 19019 lm32_cpu.instruction_unit.i_adr_o[3]
.sym 19022 $abc$46512$n5368
.sym 19023 $abc$46512$n2674
.sym 19028 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 19030 $abc$46512$n2803
.sym 19040 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 19051 $abc$46512$n7973
.sym 19099 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 19119 $abc$46512$n7973
.sym 19120 sys_clk_$glb_clk
.sym 19124 spiflash_bitbang_storage_full[3]
.sym 19126 spiflash_bitbang_storage_full[1]
.sym 19128 $abc$46512$n5874_1
.sym 19131 $abc$46512$n8013
.sym 19139 $abc$46512$n2819
.sym 19143 spiflash_bus_adr[6]
.sym 19144 $abc$46512$n5835
.sym 19145 lm32_cpu.instruction_unit.icache_refill_data[17]
.sym 19148 sram_bus_dat_w[7]
.sym 19156 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 19165 $abc$46512$n7973
.sym 19180 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 19191 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 19199 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 19221 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 19242 $abc$46512$n7973
.sym 19243 sys_clk_$glb_clk
.sym 19246 csrbank0_scratch1_w[0]
.sym 19250 csrbank0_scratch1_w[5]
.sym 19251 csrbank0_scratch1_w[7]
.sym 19253 lm32_cpu.load_store_unit.store_data_x[14]
.sym 19254 sram_bus_dat_w[7]
.sym 19255 sram_bus_dat_w[7]
.sym 19257 $abc$46512$n7977
.sym 19260 spiflash_bus_dat_w[18]
.sym 19262 $abc$46512$n2819
.sym 19266 spiflash_bus_dat_w[19]
.sym 19268 spiflash_bitbang_storage_full[3]
.sym 19270 sram_bus_dat_w[1]
.sym 19271 $abc$46512$n78
.sym 19273 csrbank0_bus_errors0_w[1]
.sym 19276 $abc$46512$n2598
.sym 19277 $abc$46512$n2674
.sym 19278 $abc$46512$n25
.sym 19279 $abc$46512$n76
.sym 19287 $abc$46512$n7149
.sym 19290 storage_1[2][4]
.sym 19293 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 19296 storage_1[2][6]
.sym 19298 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 19302 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 19303 storage_1[6][4]
.sym 19305 $abc$46512$n27
.sym 19306 storage_1[6][6]
.sym 19313 $abc$46512$n7992
.sym 19315 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 19316 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 19317 sys_rst
.sym 19319 sys_rst
.sym 19320 $abc$46512$n7149
.sym 19325 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 19331 storage_1[6][6]
.sym 19332 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 19333 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 19334 storage_1[2][6]
.sym 19337 $abc$46512$n27
.sym 19345 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 19355 storage_1[2][4]
.sym 19356 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 19357 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 19358 storage_1[6][4]
.sym 19363 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 19365 $abc$46512$n7992
.sym 19366 sys_clk_$glb_clk
.sym 19369 $abc$46512$n2801
.sym 19371 $abc$46512$n76
.sym 19372 $abc$46512$n74
.sym 19375 $abc$46512$n78
.sym 19386 $abc$46512$n5887
.sym 19391 spiflash_bus_dat_w[16]
.sym 19394 $abc$46512$n5035_1
.sym 19411 $abc$46512$n7973
.sym 19413 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 19416 storage_1[6][0]
.sym 19423 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 19428 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 19437 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 19438 storage_1[2][0]
.sym 19448 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 19449 storage_1[2][0]
.sym 19450 storage_1[6][0]
.sym 19451 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 19455 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 19474 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 19488 $abc$46512$n7973
.sym 19489 sys_clk_$glb_clk
.sym 19491 $abc$46512$n6015_1
.sym 19492 interface0_bank_bus_dat_r[3]
.sym 19493 interface0_bank_bus_dat_r[7]
.sym 19494 $abc$46512$n6037_1
.sym 19495 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 19496 $abc$46512$n6054_1
.sym 19497 interface0_bank_bus_dat_r[1]
.sym 19498 interface0_bank_bus_dat_r[4]
.sym 19500 $abc$46512$n8012
.sym 19504 $abc$46512$n6316_1
.sym 19507 $abc$46512$n5799_1
.sym 19508 $abc$46512$n19
.sym 19510 $abc$46512$n3088
.sym 19515 $abc$46512$n6032
.sym 19518 csrbank0_scratch1_w[0]
.sym 19519 $abc$46512$n74
.sym 19521 sram_bus_dat_w[3]
.sym 19522 $abc$46512$n2596
.sym 19523 $abc$46512$n60
.sym 19534 csrbank0_bus_errors0_w[2]
.sym 19535 $abc$46512$n5051_1
.sym 19536 csrbank0_bus_errors0_w[4]
.sym 19537 csrbank0_bus_errors0_w[5]
.sym 19538 csrbank0_scratch2_w[1]
.sym 19539 csrbank0_bus_errors0_w[0]
.sym 19540 sram_bus_dat_w[1]
.sym 19541 $abc$46512$n5134_1
.sym 19543 csrbank0_bus_errors0_w[3]
.sym 19544 $abc$46512$n5050_1
.sym 19545 csrbank0_bus_errors0_w[1]
.sym 19546 csrbank0_bus_errors0_w[6]
.sym 19547 csrbank0_bus_errors0_w[7]
.sym 19548 $abc$46512$n5047_1
.sym 19550 $abc$46512$n2600
.sym 19551 csrbank0_bus_errors2_w[1]
.sym 19552 $abc$46512$n3589
.sym 19554 $abc$46512$n5035_1
.sym 19555 csrbank0_bus_errors0_w[7]
.sym 19556 csrbank0_bus_errors0_w[1]
.sym 19558 $abc$46512$n5127_1
.sym 19559 $abc$46512$n5048_1
.sym 19561 $abc$46512$n5049_1
.sym 19562 $abc$46512$n5042_1
.sym 19563 csrbank0_bus_errors2_w[7]
.sym 19565 $abc$46512$n5049_1
.sym 19566 $abc$46512$n5051_1
.sym 19567 $abc$46512$n5048_1
.sym 19568 $abc$46512$n5050_1
.sym 19571 $abc$46512$n5127_1
.sym 19572 csrbank0_bus_errors2_w[7]
.sym 19573 csrbank0_bus_errors0_w[7]
.sym 19574 $abc$46512$n5134_1
.sym 19577 $abc$46512$n5047_1
.sym 19578 $abc$46512$n5042_1
.sym 19579 $abc$46512$n3589
.sym 19583 csrbank0_bus_errors0_w[5]
.sym 19584 csrbank0_bus_errors0_w[4]
.sym 19585 csrbank0_bus_errors0_w[6]
.sym 19586 csrbank0_bus_errors0_w[7]
.sym 19589 csrbank0_bus_errors0_w[1]
.sym 19590 $abc$46512$n5127_1
.sym 19591 $abc$46512$n5134_1
.sym 19592 csrbank0_bus_errors2_w[1]
.sym 19595 csrbank0_bus_errors0_w[0]
.sym 19596 csrbank0_bus_errors0_w[2]
.sym 19597 csrbank0_bus_errors0_w[1]
.sym 19598 csrbank0_bus_errors0_w[3]
.sym 19602 sram_bus_dat_w[1]
.sym 19608 csrbank0_scratch2_w[1]
.sym 19610 $abc$46512$n5035_1
.sym 19611 $abc$46512$n2600
.sym 19612 sys_clk_$glb_clk
.sym 19613 sys_rst_$glb_sr
.sym 19614 $abc$46512$n6050_1
.sym 19615 $abc$46512$n64
.sym 19616 $abc$46512$n2600
.sym 19617 $abc$46512$n6056_1
.sym 19618 $abc$46512$n6017
.sym 19619 $abc$46512$n6011
.sym 19620 $abc$46512$n6036_1
.sym 19621 $abc$46512$n6026
.sym 19622 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 19623 $abc$46512$n8008
.sym 19627 interface0_bank_bus_dat_r[1]
.sym 19631 interface0_bank_bus_dat_r[4]
.sym 19632 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 19634 $abc$46512$n2600
.sym 19635 spiflash_bus_adr[3]
.sym 19636 $abc$46512$n7045_1
.sym 19637 $abc$46512$n5130_1
.sym 19638 interface0_bank_bus_dat_r[7]
.sym 19640 $abc$46512$n6013_1
.sym 19642 $abc$46512$n6007_1
.sym 19643 sram_bus_dat_w[7]
.sym 19645 $abc$46512$n6055_1
.sym 19646 csrbank0_scratch2_w[3]
.sym 19649 $abc$46512$n5030_1
.sym 19656 csrbank0_bus_errors1_w[1]
.sym 19657 csrbank0_bus_errors1_w[2]
.sym 19661 $abc$46512$n5035_1
.sym 19662 $abc$46512$n5127_1
.sym 19663 csrbank0_bus_errors1_w[0]
.sym 19664 $abc$46512$n5134_1
.sym 19665 $abc$46512$n5124_1
.sym 19666 csrbank0_bus_errors1_w[3]
.sym 19667 csrbank0_bus_errors1_w[4]
.sym 19668 csrbank0_bus_errors1_w[5]
.sym 19669 csrbank0_bus_errors1_w[6]
.sym 19670 csrbank0_bus_errors1_w[7]
.sym 19671 csrbank0_bus_errors2_w[0]
.sym 19672 csrbank0_scratch2_w[3]
.sym 19673 csrbank0_bus_errors2_w[3]
.sym 19674 csrbank0_bus_errors0_w[3]
.sym 19676 csrbank0_bus_errors0_w[5]
.sym 19677 $abc$46512$n6036_1
.sym 19679 $abc$46512$n6008
.sym 19681 sram_bus_dat_w[3]
.sym 19682 $abc$46512$n2600
.sym 19683 csrbank0_bus_errors0_w[4]
.sym 19684 $abc$46512$n6011
.sym 19689 sram_bus_dat_w[3]
.sym 19694 $abc$46512$n5124_1
.sym 19695 csrbank0_bus_errors2_w[3]
.sym 19696 $abc$46512$n5127_1
.sym 19697 csrbank0_bus_errors1_w[3]
.sym 19700 $abc$46512$n5134_1
.sym 19701 csrbank0_bus_errors0_w[3]
.sym 19702 $abc$46512$n5035_1
.sym 19703 csrbank0_scratch2_w[3]
.sym 19706 csrbank0_bus_errors1_w[0]
.sym 19707 csrbank0_bus_errors1_w[2]
.sym 19708 csrbank0_bus_errors1_w[1]
.sym 19709 csrbank0_bus_errors1_w[3]
.sym 19712 csrbank0_bus_errors1_w[7]
.sym 19713 csrbank0_bus_errors1_w[4]
.sym 19714 csrbank0_bus_errors1_w[5]
.sym 19715 csrbank0_bus_errors1_w[6]
.sym 19718 csrbank0_bus_errors0_w[5]
.sym 19719 csrbank0_bus_errors1_w[5]
.sym 19720 $abc$46512$n5124_1
.sym 19721 $abc$46512$n5134_1
.sym 19724 $abc$46512$n6011
.sym 19725 $abc$46512$n5127_1
.sym 19726 csrbank0_bus_errors2_w[0]
.sym 19727 $abc$46512$n6008
.sym 19731 $abc$46512$n5134_1
.sym 19732 csrbank0_bus_errors0_w[4]
.sym 19733 $abc$46512$n6036_1
.sym 19734 $abc$46512$n2600
.sym 19735 sys_clk_$glb_clk
.sym 19736 sys_rst_$glb_sr
.sym 19737 $abc$46512$n7044_1
.sym 19738 $abc$46512$n7047_1
.sym 19739 csrbank0_scratch3_w[2]
.sym 19740 csrbank0_scratch3_w[6]
.sym 19741 csrbank0_scratch3_w[0]
.sym 19742 csrbank0_scratch3_w[7]
.sym 19743 csrbank0_scratch3_w[3]
.sym 19744 $abc$46512$n6024_1
.sym 19749 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 19752 $abc$46512$n6487_1
.sym 19753 $abc$46512$n5124_1
.sym 19754 $abc$46512$n19
.sym 19758 $abc$46512$n17
.sym 19761 csrbank0_scratch0_w[7]
.sym 19762 $abc$46512$n6052_1
.sym 19763 $abc$46512$n6027_1
.sym 19766 $abc$46512$n5130_1
.sym 19768 $abc$46512$n6024_1
.sym 19769 csrbank0_scratch0_w[1]
.sym 19770 sram_bus_dat_w[1]
.sym 19772 $abc$46512$n2598
.sym 19779 $abc$46512$n5130_1
.sym 19780 $abc$46512$n5127_1
.sym 19781 $abc$46512$n6042_1
.sym 19782 $abc$46512$n5046_1
.sym 19783 $abc$46512$n5045_1
.sym 19784 $abc$46512$n19
.sym 19785 $abc$46512$n6035_1
.sym 19786 csrbank0_bus_errors2_w[0]
.sym 19787 csrbank0_bus_errors2_w[1]
.sym 19788 csrbank0_bus_errors2_w[2]
.sym 19789 csrbank0_bus_errors2_w[3]
.sym 19790 csrbank0_bus_errors2_w[4]
.sym 19791 csrbank0_bus_errors2_w[5]
.sym 19792 csrbank0_bus_errors2_w[6]
.sym 19793 csrbank0_bus_errors2_w[7]
.sym 19796 $abc$46512$n6033_1
.sym 19798 csrbank0_bus_errors3_w[4]
.sym 19799 $abc$46512$n5044_1
.sym 19800 $abc$46512$n5043_1
.sym 19801 $abc$46512$n70
.sym 19804 $abc$46512$n6040_1
.sym 19805 $abc$46512$n2596
.sym 19806 $abc$46512$n6034_1
.sym 19809 $abc$46512$n5030_1
.sym 19811 $abc$46512$n6033_1
.sym 19812 $abc$46512$n70
.sym 19813 $abc$46512$n5030_1
.sym 19814 $abc$46512$n6035_1
.sym 19817 $abc$46512$n6042_1
.sym 19818 $abc$46512$n5127_1
.sym 19819 $abc$46512$n6040_1
.sym 19820 csrbank0_bus_errors2_w[5]
.sym 19823 csrbank0_bus_errors3_w[4]
.sym 19824 $abc$46512$n5130_1
.sym 19826 $abc$46512$n6034_1
.sym 19829 $abc$46512$n5044_1
.sym 19830 $abc$46512$n5043_1
.sym 19831 $abc$46512$n5045_1
.sym 19832 $abc$46512$n5046_1
.sym 19835 $abc$46512$n5127_1
.sym 19838 csrbank0_bus_errors2_w[4]
.sym 19841 csrbank0_bus_errors2_w[0]
.sym 19842 csrbank0_bus_errors2_w[3]
.sym 19843 csrbank0_bus_errors2_w[2]
.sym 19844 csrbank0_bus_errors2_w[1]
.sym 19847 csrbank0_bus_errors2_w[7]
.sym 19848 csrbank0_bus_errors2_w[4]
.sym 19849 csrbank0_bus_errors2_w[5]
.sym 19850 csrbank0_bus_errors2_w[6]
.sym 19856 $abc$46512$n19
.sym 19857 $abc$46512$n2596
.sym 19858 sys_clk_$glb_clk
.sym 19860 csrbank0_scratch2_w[6]
.sym 19861 $abc$46512$n6028_1
.sym 19862 csrbank0_scratch2_w[0]
.sym 19863 $abc$46512$n6055_1
.sym 19864 csrbank0_scratch2_w[7]
.sym 19867 $abc$46512$n6027_1
.sym 19868 $abc$46512$n8000
.sym 19874 $abc$46512$n5127_1
.sym 19875 csrbank0_bus_errors2_w[2]
.sym 19876 $abc$46512$n6039
.sym 19878 $abc$46512$n2596
.sym 19879 $abc$46512$n5130_1
.sym 19880 $abc$46512$n2602
.sym 19882 $abc$46512$n5038_1
.sym 19890 $abc$46512$n6010_1
.sym 19901 csrbank0_bus_errors3_w[0]
.sym 19903 csrbank0_bus_errors3_w[2]
.sym 19904 csrbank0_bus_errors3_w[3]
.sym 19905 $abc$46512$n5030_1
.sym 19906 csrbank0_bus_errors3_w[7]
.sym 19907 csrbank0_bus_errors3_w[6]
.sym 19909 csrbank0_bus_errors3_w[0]
.sym 19910 csrbank0_bus_errors3_w[1]
.sym 19911 $abc$46512$n5035_1
.sym 19912 $abc$46512$n2600
.sym 19913 csrbank0_bus_errors3_w[4]
.sym 19914 csrbank0_bus_errors3_w[5]
.sym 19915 $abc$46512$n5130_1
.sym 19917 $abc$46512$n62
.sym 19919 csrbank0_scratch2_w[0]
.sym 19921 csrbank0_scratch0_w[7]
.sym 19926 $abc$46512$n17
.sym 19929 csrbank0_scratch0_w[1]
.sym 19936 $abc$46512$n17
.sym 19940 csrbank0_scratch0_w[1]
.sym 19941 $abc$46512$n5030_1
.sym 19942 $abc$46512$n5130_1
.sym 19943 csrbank0_bus_errors3_w[1]
.sym 19948 csrbank0_bus_errors3_w[2]
.sym 19952 $abc$46512$n5035_1
.sym 19953 $abc$46512$n62
.sym 19954 $abc$46512$n5130_1
.sym 19955 csrbank0_bus_errors3_w[5]
.sym 19958 csrbank0_bus_errors3_w[1]
.sym 19959 csrbank0_bus_errors3_w[3]
.sym 19960 csrbank0_bus_errors3_w[2]
.sym 19961 csrbank0_bus_errors3_w[0]
.sym 19964 csrbank0_bus_errors3_w[4]
.sym 19965 csrbank0_bus_errors3_w[6]
.sym 19966 csrbank0_bus_errors3_w[7]
.sym 19967 csrbank0_bus_errors3_w[5]
.sym 19970 csrbank0_scratch0_w[7]
.sym 19971 $abc$46512$n5130_1
.sym 19972 $abc$46512$n5030_1
.sym 19973 csrbank0_bus_errors3_w[7]
.sym 19976 $abc$46512$n5035_1
.sym 19977 csrbank0_bus_errors3_w[0]
.sym 19978 $abc$46512$n5130_1
.sym 19979 csrbank0_scratch2_w[0]
.sym 19980 $abc$46512$n2600
.sym 19981 sys_clk_$glb_clk
.sym 19985 csrbank0_scratch1_w[3]
.sym 20001 $abc$46512$n5030_1
.sym 20009 sram_bus_dat_w[3]
.sym 20040 sram_bus_dat_w[1]
.sym 20042 $abc$46512$n2596
.sym 20050 sram_bus_dat_w[7]
.sym 20058 sram_bus_dat_w[7]
.sym 20083 sram_bus_dat_w[1]
.sym 20103 $abc$46512$n2596
.sym 20104 sys_clk_$glb_clk
.sym 20105 sys_rst_$glb_sr
.sym 20237 regs1
.sym 20422 sys_clk
.sym 20470 $abc$46512$n7015_1
.sym 20476 por_rst
.sym 20589 lm32_cpu.size_x[1]
.sym 20590 sram_bus_dat_w[3]
.sym 20634 sys_rst
.sym 20748 lm32_cpu.mc_arithmetic.operand_1_d[3]
.sym 20750 $abc$46512$n3372
.sym 20865 grant
.sym 20872 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 20885 $abc$46512$n4424_1
.sym 20897 spiflash_bus_dat_w[2]
.sym 20985 sram_bus_dat_w[6]
.sym 20990 sram_bus_dat_w[4]
.sym 20994 $abc$46512$n4363_1
.sym 20995 $abc$46512$n4363_1
.sym 21010 storage_1[9][1]
.sym 21011 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 21016 lm32_cpu.x_result[25]
.sym 21018 spiflash_bus_dat_w[7]
.sym 21020 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 21055 spiflash_bus_dat_w[7]
.sym 21085 spiflash_bus_dat_w[7]
.sym 21110 $abc$46512$n1646
.sym 21113 lm32_cpu.operand_m[25]
.sym 21116 lm32_cpu.adder.addsub.tmp_addResult[19]
.sym 21117 sram_bus_dat_w[4]
.sym 21128 spiflash_bus_adr[8]
.sym 21129 lm32_cpu.x_result_sel_add_x
.sym 21130 spiflash_bus_dat_w[7]
.sym 21133 $abc$46512$n4403_1
.sym 21134 $abc$46512$n4461
.sym 21136 lm32_cpu.load_store_unit.d_dat_o[6]
.sym 21140 $abc$46512$n4464
.sym 21141 spiflash_bus_dat_w[7]
.sym 21142 $abc$46512$n1645
.sym 21143 $abc$46512$n4444
.sym 21150 $abc$46512$n1646
.sym 21151 $abc$46512$n8000
.sym 21171 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 21172 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 21197 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 21207 $abc$46512$n1646
.sym 21220 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 21228 $abc$46512$n8000
.sym 21229 sys_clk_$glb_clk
.sym 21231 $abc$46512$n6382
.sym 21232 $abc$46512$n6373
.sym 21233 $abc$46512$n4464
.sym 21234 $abc$46512$n4446
.sym 21235 $abc$46512$n6317_1
.sym 21236 $abc$46512$n6380_1
.sym 21237 $abc$46512$n6319_1
.sym 21238 $abc$46512$n4461
.sym 21240 $abc$46512$n1646
.sym 21242 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 21244 spiflash_bus_dat_w[5]
.sym 21245 lm32_cpu.adder.addsub.tmp_subResult[16]
.sym 21247 $abc$46512$n8000
.sym 21248 lm32_cpu.adder.addsub.tmp_addResult[16]
.sym 21249 $abc$46512$n3372
.sym 21251 $abc$46512$n5211
.sym 21256 $abc$46512$n6314_1
.sym 21257 $abc$46512$n4463
.sym 21258 spiflash_bus_dat_w[6]
.sym 21260 $abc$46512$n3887
.sym 21261 lm32_cpu.operand_m[25]
.sym 21262 $abc$46512$n4221
.sym 21263 $abc$46512$n7014_1
.sym 21264 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 21265 $abc$46512$n1648
.sym 21266 $abc$46512$n6373
.sym 21272 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 21274 $abc$46512$n8009
.sym 21279 storage_1[13][3]
.sym 21280 storage_1[9][1]
.sym 21282 storage_1[9][3]
.sym 21283 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 21286 storage_1[13][1]
.sym 21287 $abc$46512$n8008
.sym 21290 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 21299 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 21303 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 21305 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 21306 storage_1[9][3]
.sym 21307 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 21308 storage_1[13][3]
.sym 21317 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 21318 storage_1[9][1]
.sym 21319 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 21320 storage_1[13][1]
.sym 21326 $abc$46512$n8008
.sym 21329 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 21343 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 21351 $abc$46512$n8009
.sym 21352 sys_clk_$glb_clk
.sym 21354 $abc$46512$n4403_1
.sym 21355 $abc$46512$n6378_1
.sym 21356 storage[13][3]
.sym 21357 $abc$46512$n4404_1
.sym 21358 spiflash_bus_dat_w[7]
.sym 21359 storage[13][6]
.sym 21360 spiflash_bus_dat_w[1]
.sym 21361 $abc$46512$n6381_1
.sym 21363 $abc$46512$n5655
.sym 21364 $abc$46512$n5328
.sym 21366 $abc$46512$n6104
.sym 21368 $abc$46512$n5855
.sym 21369 $abc$46512$n6110
.sym 21370 lm32_cpu.eba[22]
.sym 21371 $abc$46512$n5868
.sym 21372 $abc$46512$n6118
.sym 21375 $abc$46512$n6103
.sym 21377 lm32_cpu.store_operand_x[1]
.sym 21378 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 21379 $abc$46512$n5824
.sym 21381 spiflash_bus_dat_w[3]
.sym 21382 $abc$46512$n6317_1
.sym 21383 lm32_cpu.load_store_unit.d_dat_o[1]
.sym 21384 sys_rst
.sym 21385 $abc$46512$n7032_1
.sym 21386 $abc$46512$n5098
.sym 21388 $abc$46512$n4384_1
.sym 21389 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 21392 $PACKER_VCC_NET_$glb_clk
.sym 21397 $abc$46512$n2717
.sym 21399 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 21400 $PACKER_VCC_NET_$glb_clk
.sym 21405 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 21406 $auto$alumacc.cc:474:replace_alu$4516.C[3]
.sym 21409 $abc$46512$n6319_1
.sym 21413 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 21415 spiflash_bus_dat_w[7]
.sym 21418 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 21430 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 21433 $auto$alumacc.cc:474:replace_alu$4516.C[2]
.sym 21435 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 21439 $nextpnr_ICESTORM_LC_34$I3
.sym 21441 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 21443 $auto$alumacc.cc:474:replace_alu$4516.C[2]
.sym 21449 $nextpnr_ICESTORM_LC_34$I3
.sym 21452 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 21455 $PACKER_VCC_NET_$glb_clk
.sym 21459 spiflash_bus_dat_w[7]
.sym 21467 $abc$46512$n6319_1
.sym 21470 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 21473 $auto$alumacc.cc:474:replace_alu$4516.C[3]
.sym 21474 $abc$46512$n2717
.sym 21475 sys_clk_$glb_clk
.sym 21476 sys_rst_$glb_sr
.sym 21477 $abc$46512$n6314_1
.sym 21478 $abc$46512$n4282_1
.sym 21479 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 21480 $abc$46512$n4221
.sym 21481 $abc$46512$n4142_1
.sym 21482 $abc$46512$n6372
.sym 21483 $abc$46512$n6318_1
.sym 21484 $abc$46512$n6369
.sym 21485 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 21486 $abc$46512$n6850_1
.sym 21490 spiflash_bus_dat_w[1]
.sym 21492 $abc$46512$n7969
.sym 21495 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 21496 grant
.sym 21497 lm32_cpu.cc[8]
.sym 21498 sram_bus_dat_w[3]
.sym 21500 $abc$46512$n3968
.sym 21502 grant
.sym 21503 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 21504 $abc$46512$n6315_1
.sym 21505 spiflash_bus_dat_w[7]
.sym 21506 $abc$46512$n7964
.sym 21507 $abc$46512$n8646
.sym 21508 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 21509 spiflash_bus_dat_w[1]
.sym 21510 lm32_cpu.cc[5]
.sym 21511 lm32_cpu.load_store_unit.d_dat_o[3]
.sym 21512 sram_bus_dat_w[3]
.sym 21518 $abc$46512$n7998
.sym 21521 storage_1[8][7]
.sym 21522 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 21526 storage_1[12][7]
.sym 21528 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 21529 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 21530 storage_1[12][3]
.sym 21534 storage_1[8][3]
.sym 21535 $abc$46512$n7014_1
.sym 21536 $abc$46512$n7998
.sym 21539 $abc$46512$n2737
.sym 21545 $abc$46512$n7032_1
.sym 21548 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 21552 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 21557 $abc$46512$n7014_1
.sym 21558 storage_1[8][3]
.sym 21559 storage_1[12][3]
.sym 21560 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 21563 $abc$46512$n7998
.sym 21569 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 21578 $abc$46512$n2737
.sym 21589 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 21593 storage_1[12][7]
.sym 21594 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 21595 storage_1[8][7]
.sym 21596 $abc$46512$n7032_1
.sym 21597 $abc$46512$n7998
.sym 21598 sys_clk_$glb_clk
.sym 21600 $abc$46512$n4161_1
.sym 21601 spiflash_bus_dat_w[3]
.sym 21602 lm32_cpu.load_store_unit.d_dat_o[1]
.sym 21603 lm32_cpu.load_store_unit.d_dat_o[3]
.sym 21604 $abc$46512$n4122
.sym 21605 $abc$46512$n2737
.sym 21606 $abc$46512$n4199
.sym 21607 $abc$46512$n4063
.sym 21608 $abc$46512$n2737
.sym 21609 sram_bus_dat_w[3]
.sym 21610 sram_bus_dat_w[3]
.sym 21612 $abc$46512$n3889
.sym 21613 lm32_cpu.x_result_sel_add_x
.sym 21614 lm32_cpu.cc[18]
.sym 21615 spiflash_bus_adr[2]
.sym 21616 $abc$46512$n2717
.sym 21617 lm32_cpu.cc[11]
.sym 21619 lm32_cpu.cc[14]
.sym 21620 $abc$46512$n7993
.sym 21621 $abc$46512$n4282_1
.sym 21622 spiflash_bus_dat_w[6]
.sym 21624 $abc$46512$n3889
.sym 21625 $abc$46512$n4464
.sym 21627 $abc$46512$n6378_1
.sym 21628 lm32_cpu.load_store_unit.d_dat_o[6]
.sym 21629 spiflash_bus_dat_w[2]
.sym 21630 $abc$46512$n4444
.sym 21631 $abc$46512$n4461
.sym 21632 $abc$46512$n6035
.sym 21633 $abc$46512$n8000
.sym 21634 lm32_cpu.m_result_sel_compare_m
.sym 21635 spiflash_bus_dat_w[3]
.sym 21648 spiflash_bus_dat_w[3]
.sym 21649 lm32_cpu.x_result_sel_csr_x
.sym 21650 $abc$46512$n3889
.sym 21656 sys_rst
.sym 21658 $abc$46512$n5098
.sym 21660 lm32_cpu.cc[3]
.sym 21661 lm32_cpu.cc[4]
.sym 21663 lm32_cpu.cc[6]
.sym 21666 $abc$46512$n7964
.sym 21668 sram_bus_dat_w[3]
.sym 21669 $abc$46512$n3968
.sym 21671 $abc$46512$n6370
.sym 21676 $abc$46512$n7964
.sym 21680 $abc$46512$n6370
.sym 21686 lm32_cpu.cc[4]
.sym 21687 lm32_cpu.x_result_sel_csr_x
.sym 21688 $abc$46512$n3889
.sym 21692 spiflash_bus_dat_w[3]
.sym 21698 sram_bus_dat_w[3]
.sym 21704 lm32_cpu.x_result_sel_csr_x
.sym 21705 lm32_cpu.cc[6]
.sym 21707 $abc$46512$n3889
.sym 21710 sys_rst
.sym 21711 $abc$46512$n5098
.sym 21716 $abc$46512$n3968
.sym 21717 $abc$46512$n3889
.sym 21718 lm32_cpu.cc[3]
.sym 21721 sys_clk_$glb_clk
.sym 21722 sys_rst_$glb_sr
.sym 21723 $abc$46512$n6377_1
.sym 21724 $abc$46512$n6315_1
.sym 21725 $abc$46512$n6383
.sym 21726 $abc$46512$n6379_1
.sym 21727 $abc$46512$n3928
.sym 21728 lm32_cpu.cc[1]
.sym 21729 $abc$46512$n6370
.sym 21730 $abc$46512$n2442
.sym 21731 sram_bus_dat_w[3]
.sym 21732 storage_1[4][7]
.sym 21733 $abc$46512$n7015_1
.sym 21735 lm32_cpu.cc[22]
.sym 21736 $abc$46512$n4045
.sym 21737 lm32_cpu.cc[19]
.sym 21738 lm32_cpu.cc[17]
.sym 21739 lm32_cpu.interrupt_unit.im[27]
.sym 21740 $abc$46512$n2490
.sym 21741 $abc$46512$n3887
.sym 21742 lm32_cpu.interrupt_unit.im[19]
.sym 21743 $abc$46512$n7964
.sym 21744 lm32_cpu.cc[15]
.sym 21745 lm32_cpu.cc[25]
.sym 21746 $abc$46512$n6362
.sym 21752 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 21753 $abc$46512$n3624
.sym 21756 $abc$46512$n6314_1
.sym 21757 spiflash_bus_dat_w[6]
.sym 21758 lm32_cpu.operand_m[25]
.sym 21762 $PACKER_VCC_NET_$glb_clk
.sym 21765 $abc$46512$n3968
.sym 21767 sram_bus_dat_w[3]
.sym 21770 $PACKER_VCC_NET_$glb_clk
.sym 21771 lm32_cpu.cc[7]
.sym 21773 $abc$46512$n4323_1
.sym 21775 lm32_cpu.x_result_sel_csr_x
.sym 21777 spiflash_bus_dat_w[7]
.sym 21781 lm32_cpu.cc[9]
.sym 21784 $abc$46512$n3889
.sym 21787 lm32_cpu.cc[0]
.sym 21792 spiflash_bus_dat_w[2]
.sym 21794 $abc$46512$n3889
.sym 21797 $abc$46512$n4323_1
.sym 21798 lm32_cpu.cc[9]
.sym 21799 lm32_cpu.x_result_sel_csr_x
.sym 21800 $abc$46512$n3889
.sym 21806 spiflash_bus_dat_w[7]
.sym 21822 sram_bus_dat_w[3]
.sym 21827 lm32_cpu.cc[7]
.sym 21828 $abc$46512$n3889
.sym 21829 $abc$46512$n3968
.sym 21836 spiflash_bus_dat_w[2]
.sym 21841 lm32_cpu.cc[0]
.sym 21842 $PACKER_VCC_NET_$glb_clk
.sym 21844 sys_clk_$glb_clk
.sym 21845 lm32_cpu.rst_i_$glb_sr
.sym 21846 $abc$46512$n4692_1
.sym 21847 $abc$46512$n3998_1
.sym 21848 $abc$46512$n5308_1
.sym 21849 spiflash_bus_dat_w[6]
.sym 21850 spiflash_bus_dat_w[2]
.sym 21851 $abc$46512$n6854
.sym 21852 $abc$46512$n6313_1
.sym 21853 lm32_cpu.memop_pc_w[19]
.sym 21854 sram_bus_dat_w[3]
.sym 21855 $abc$46512$n4323_1
.sym 21856 grant
.sym 21858 $abc$46512$n4322_1
.sym 21859 spiflash_bus_dat_w[7]
.sym 21860 lm32_cpu.cc[27]
.sym 21861 $abc$46512$n6977
.sym 21862 lm32_cpu.load_store_unit.d_dat_o[2]
.sym 21863 lm32_cpu.cc[21]
.sym 21864 lm32_cpu.size_x[1]
.sym 21865 $abc$46512$n6377_1
.sym 21867 lm32_cpu.cc[31]
.sym 21870 lm32_cpu.operand_m[18]
.sym 21871 $abc$46512$n3641
.sym 21872 $abc$46512$n4105
.sym 21873 lm32_cpu.operand_m[21]
.sym 21876 spiflash_bus_dat_w[3]
.sym 21877 $abc$46512$n6962
.sym 21878 lm32_cpu.operand_m[26]
.sym 21879 lm32_cpu.cc[29]
.sym 21880 lm32_cpu.x_result[18]
.sym 21881 $abc$46512$n4074
.sym 21896 $abc$46512$n3889
.sym 21899 rst1
.sym 21905 spiflash_bus_dat_w[3]
.sym 21906 spiflash_bus_dat_w[6]
.sym 21907 rst
.sym 21911 lm32_cpu.cc[16]
.sym 21912 lm32_cpu.cc[28]
.sym 21915 lm32_cpu.cc[20]
.sym 21916 lm32_cpu.cc[26]
.sym 21918 lm32_cpu.cc[23]
.sym 21921 rst1
.sym 21927 lm32_cpu.cc[26]
.sym 21929 $abc$46512$n3889
.sym 21932 $abc$46512$n3889
.sym 21934 lm32_cpu.cc[23]
.sym 21939 $abc$46512$n3889
.sym 21940 lm32_cpu.cc[16]
.sym 21946 spiflash_bus_dat_w[3]
.sym 21951 $abc$46512$n3889
.sym 21952 lm32_cpu.cc[20]
.sym 21956 lm32_cpu.cc[28]
.sym 21958 $abc$46512$n3889
.sym 21964 spiflash_bus_dat_w[6]
.sym 21967 sys_clk_$glb_clk
.sym 21968 rst
.sym 21969 $abc$46512$n6873_1
.sym 21970 $abc$46512$n4683
.sym 21971 lm32_cpu.operand_m[26]
.sym 21972 lm32_cpu.load_store_unit.store_data_m[7]
.sym 21973 $abc$46512$n6871_1
.sym 21974 lm32_cpu.operand_m[9]
.sym 21975 lm32_cpu.operand_m[18]
.sym 21976 $abc$46512$n6320_1
.sym 21977 por_rst
.sym 21978 $abc$46512$n6854
.sym 21982 spiflash_bus_dat_w[1]
.sym 21983 spiflash_bus_adr[1]
.sym 21984 $abc$46512$n3968
.sym 21985 $abc$46512$n3988_1
.sym 21986 $abc$46512$n3641
.sym 21988 lm32_cpu.pc_m[19]
.sym 21989 $abc$46512$n4179
.sym 21990 $abc$46512$n2463
.sym 21991 lm32_cpu.data_bus_error_exception_m
.sym 21992 grant
.sym 21993 $abc$46512$n3979
.sym 21994 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 21995 spiflash_bus_dat_w[6]
.sym 21996 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 21997 lm32_cpu.load_store_unit.store_data_x[8]
.sym 21998 lm32_cpu.m_result_sel_compare_m
.sym 21999 spiflash_bus_dat_w[6]
.sym 22000 grant
.sym 22001 $abc$46512$n6313_1
.sym 22002 lm32_cpu.pc_m[15]
.sym 22003 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 22012 lm32_cpu.eba[4]
.sym 22020 $abc$46512$n5308_1
.sym 22022 spiflash_bus_dat_w[2]
.sym 22024 $abc$46512$n3889
.sym 22026 lm32_cpu.cc[24]
.sym 22028 $abc$46512$n8009
.sym 22029 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 22036 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 22041 $abc$46512$n6320_1
.sym 22051 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 22056 spiflash_bus_dat_w[2]
.sym 22063 $abc$46512$n5308_1
.sym 22067 $abc$46512$n6320_1
.sym 22074 lm32_cpu.cc[24]
.sym 22075 $abc$46512$n3889
.sym 22082 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 22086 lm32_cpu.eba[4]
.sym 22089 $abc$46512$n8009
.sym 22090 sys_clk_$glb_clk
.sym 22092 lm32_cpu.operand_w[26]
.sym 22093 $abc$46512$n6815
.sym 22094 $abc$46512$n4712
.sym 22095 $abc$46512$n6842
.sym 22096 $abc$46512$n4037
.sym 22097 lm32_cpu.operand_w[23]
.sym 22098 $abc$46512$n3979
.sym 22099 spiflash_bus_dat_w[0]
.sym 22102 sram_bus_dat_w[3]
.sym 22105 lm32_cpu.operand_m[18]
.sym 22108 lm32_cpu.eba[4]
.sym 22110 spiflash_bus_dat_w[2]
.sym 22111 spiflash_bus_adr[2]
.sym 22114 lm32_cpu.operand_m[19]
.sym 22116 $abc$46512$n6035
.sym 22117 lm32_cpu.m_result_sel_compare_m
.sym 22118 $abc$46512$n6853_1
.sym 22119 $abc$46512$n6797
.sym 22120 storage_1[8][2]
.sym 22122 $abc$46512$n6872
.sym 22123 $abc$46512$n8000
.sym 22124 lm32_cpu.w_result[26]
.sym 22125 $abc$46512$n5830
.sym 22126 $abc$46512$n6814_1
.sym 22127 $abc$46512$n4036_1
.sym 22134 storage_1[12][2]
.sym 22135 lm32_cpu.store_operand_x[7]
.sym 22136 $abc$46512$n5308_1
.sym 22137 $abc$46512$n6797
.sym 22143 lm32_cpu.operand_m[21]
.sym 22145 lm32_cpu.operand_m[17]
.sym 22146 lm32_cpu.load_store_unit.exception_m
.sym 22147 $abc$46512$n5300_1
.sym 22151 $abc$46512$n4074
.sym 22153 lm32_cpu.operand_w[21]
.sym 22155 lm32_cpu.w_result_sel_load_w
.sym 22156 $abc$46512$n4071
.sym 22158 lm32_cpu.m_result_sel_compare_m
.sym 22159 $abc$46512$n4075
.sym 22167 storage_1[12][2]
.sym 22173 lm32_cpu.store_operand_x[7]
.sym 22178 lm32_cpu.w_result_sel_load_w
.sym 22180 lm32_cpu.operand_w[21]
.sym 22190 lm32_cpu.load_store_unit.exception_m
.sym 22191 $abc$46512$n5308_1
.sym 22192 lm32_cpu.m_result_sel_compare_m
.sym 22193 lm32_cpu.operand_m[21]
.sym 22196 $abc$46512$n4075
.sym 22197 $abc$46512$n4074
.sym 22198 $abc$46512$n4071
.sym 22199 $abc$46512$n6797
.sym 22202 lm32_cpu.m_result_sel_compare_m
.sym 22203 $abc$46512$n5300_1
.sym 22204 lm32_cpu.load_store_unit.exception_m
.sym 22205 lm32_cpu.operand_m[17]
.sym 22208 $abc$46512$n4071
.sym 22210 $abc$46512$n4075
.sym 22213 sys_clk_$glb_clk
.sym 22214 lm32_cpu.rst_i_$glb_sr
.sym 22215 $abc$46512$n4711
.sym 22216 $abc$46512$n6826_1
.sym 22217 lm32_cpu.w_result[26]
.sym 22218 lm32_cpu.pc_m[14]
.sym 22219 $abc$46512$n4732
.sym 22220 $abc$46512$n6841_1
.sym 22221 lm32_cpu.pc_m[11]
.sym 22222 lm32_cpu.w_result[23]
.sym 22223 $abc$46512$n3372
.sym 22224 lm32_cpu.load_store_unit.store_data_m[19]
.sym 22230 $abc$46512$n3641
.sym 22231 $abc$46512$n8009
.sym 22232 spiflash_bus_dat_w[0]
.sym 22233 $abc$46512$n7976
.sym 22234 $abc$46512$n3624
.sym 22235 $abc$46512$n6860
.sym 22239 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 22241 $abc$46512$n4131
.sym 22242 lm32_cpu.w_result_sel_load_w
.sym 22243 $abc$46512$n3975
.sym 22245 $abc$46512$n7013
.sym 22246 lm32_cpu.operand_m[25]
.sym 22247 $abc$46512$n4396_1
.sym 22248 lm32_cpu.w_result[28]
.sym 22250 lm32_cpu.w_result[21]
.sym 22256 storage_1[12][2]
.sym 22257 lm32_cpu.memop_pc_w[15]
.sym 22258 lm32_cpu.data_bus_error_exception_m
.sym 22260 $abc$46512$n6797
.sym 22261 lm32_cpu.memop_pc_w[17]
.sym 22262 lm32_cpu.pc_m[17]
.sym 22264 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 22265 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 22266 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 22267 storage_1[9][2]
.sym 22268 $abc$46512$n4096
.sym 22269 $abc$46512$n4096
.sym 22270 $abc$46512$n4095
.sym 22272 lm32_cpu.pc_m[15]
.sym 22276 $abc$46512$n7012_1
.sym 22277 $abc$46512$n4092
.sym 22280 storage_1[8][2]
.sym 22283 $abc$46512$n8000
.sym 22285 storage_1[13][2]
.sym 22290 $abc$46512$n4092
.sym 22292 $abc$46512$n4096
.sym 22301 $abc$46512$n4096
.sym 22302 $abc$46512$n4095
.sym 22303 $abc$46512$n6797
.sym 22304 $abc$46512$n4092
.sym 22308 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 22313 storage_1[9][2]
.sym 22314 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 22315 storage_1[13][2]
.sym 22316 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 22320 lm32_cpu.data_bus_error_exception_m
.sym 22321 lm32_cpu.memop_pc_w[17]
.sym 22322 lm32_cpu.pc_m[17]
.sym 22325 lm32_cpu.pc_m[15]
.sym 22326 lm32_cpu.memop_pc_w[15]
.sym 22327 lm32_cpu.data_bus_error_exception_m
.sym 22331 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 22332 storage_1[12][2]
.sym 22333 storage_1[8][2]
.sym 22334 $abc$46512$n7012_1
.sym 22335 $abc$46512$n8000
.sym 22336 sys_clk_$glb_clk
.sym 22338 $abc$46512$n4143
.sym 22339 $abc$46512$n4100
.sym 22340 $abc$46512$n3939
.sym 22341 $abc$46512$n5265
.sym 22342 $abc$46512$n3938
.sym 22343 $abc$46512$n4036_1
.sym 22344 $abc$46512$n4148
.sym 22345 $abc$46512$n4133
.sym 22347 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 22352 lm32_cpu.data_bus_error_exception_m
.sym 22353 $abc$46512$n7964
.sym 22354 $abc$46512$n3875
.sym 22356 $abc$46512$n6797
.sym 22358 $abc$46512$n4740
.sym 22359 $abc$46512$n6826_1
.sym 22361 lm32_cpu.w_result[26]
.sym 22366 $abc$46512$n4732
.sym 22367 $abc$46512$n3996_1
.sym 22368 $abc$46512$n4074
.sym 22369 $abc$46512$n5304_1
.sym 22370 lm32_cpu.w_result[16]
.sym 22371 $abc$46512$n3937_1
.sym 22372 lm32_cpu.operand_w[13]
.sym 22379 lm32_cpu.w_result_sel_load_m
.sym 22382 lm32_cpu.operand_m[13]
.sym 22383 $abc$46512$n3936
.sym 22385 $abc$46512$n5292_1
.sym 22386 $abc$46512$n4130
.sym 22387 lm32_cpu.m_result_sel_compare_m
.sym 22388 $abc$46512$n5276
.sym 22389 $abc$46512$n6797
.sym 22393 $abc$46512$n3940_1
.sym 22395 lm32_cpu.load_store_unit.exception_m
.sym 22397 $abc$46512$n3939
.sym 22402 lm32_cpu.w_result_sel_load_w
.sym 22404 $abc$46512$n4134
.sym 22407 $abc$46512$n4396_1
.sym 22409 lm32_cpu.operand_w[28]
.sym 22410 $abc$46512$n4133
.sym 22412 lm32_cpu.load_store_unit.exception_m
.sym 22414 $abc$46512$n5276
.sym 22415 $abc$46512$n4396_1
.sym 22418 lm32_cpu.operand_m[13]
.sym 22419 lm32_cpu.load_store_unit.exception_m
.sym 22420 lm32_cpu.m_result_sel_compare_m
.sym 22421 $abc$46512$n5292_1
.sym 22426 $abc$46512$n3936
.sym 22427 $abc$46512$n3940_1
.sym 22430 $abc$46512$n6797
.sym 22431 $abc$46512$n4133
.sym 22432 $abc$46512$n4130
.sym 22433 $abc$46512$n4134
.sym 22437 $abc$46512$n4130
.sym 22438 $abc$46512$n4134
.sym 22442 $abc$46512$n3940_1
.sym 22443 $abc$46512$n3939
.sym 22444 $abc$46512$n6797
.sym 22445 $abc$46512$n3936
.sym 22449 lm32_cpu.w_result_sel_load_w
.sym 22451 lm32_cpu.operand_w[28]
.sym 22455 lm32_cpu.w_result_sel_load_m
.sym 22459 sys_clk_$glb_clk
.sym 22460 lm32_cpu.rst_i_$glb_sr
.sym 22461 lm32_cpu.operand_w[8]
.sym 22462 $abc$46512$n4074
.sym 22463 lm32_cpu.w_result[16]
.sym 22464 lm32_cpu.operand_w[25]
.sym 22465 lm32_cpu.operand_w[19]
.sym 22466 lm32_cpu.w_result[25]
.sym 22467 lm32_cpu.operand_w[28]
.sym 22468 lm32_cpu.w_result[19]
.sym 22469 lm32_cpu.w_result_sel_load_m
.sym 22470 lm32_cpu.m_bypass_enable_x
.sym 22474 lm32_cpu.data_bus_error_exception_m
.sym 22475 $abc$46512$n7977
.sym 22476 lm32_cpu.pc_m[6]
.sym 22477 $abc$46512$n4759
.sym 22478 $abc$46512$n4147
.sym 22479 lm32_cpu.w_result[28]
.sym 22481 $abc$46512$n4095
.sym 22482 $abc$46512$n4614
.sym 22483 lm32_cpu.w_result[18]
.sym 22484 $abc$46512$n3937
.sym 22485 lm32_cpu.load_store_unit.store_data_m[20]
.sym 22486 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 22487 lm32_cpu.load_store_unit.size_w[0]
.sym 22488 lm32_cpu.w_result[25]
.sym 22489 $abc$46512$n4033
.sym 22490 $abc$46512$n4209
.sym 22491 lm32_cpu.m_result_sel_compare_m
.sym 22492 sys_rst
.sym 22493 $abc$46512$n6313_1
.sym 22494 $abc$46512$n3976_1
.sym 22495 spiflash_bus_dat_w[6]
.sym 22496 $abc$46512$n4190_1
.sym 22506 rst
.sym 22508 $abc$46512$n4034_1
.sym 22511 $abc$46512$n3863
.sym 22512 $abc$46512$n3866
.sym 22513 $abc$46512$n4131
.sym 22515 $abc$46512$n4072
.sym 22516 $PACKER_GND_NET
.sym 22518 $abc$46512$n3976_1
.sym 22521 $abc$46512$n3864
.sym 22522 $abc$46512$n3853_1
.sym 22526 $abc$46512$n3859_1
.sym 22531 $abc$46512$n3937_1
.sym 22535 $abc$46512$n3853_1
.sym 22536 $abc$46512$n3864
.sym 22538 $abc$46512$n3859_1
.sym 22541 $abc$46512$n3864
.sym 22542 $abc$46512$n4072
.sym 22543 $abc$46512$n3859_1
.sym 22544 $abc$46512$n3853_1
.sym 22547 $abc$46512$n3976_1
.sym 22548 $abc$46512$n3864
.sym 22549 $abc$46512$n3853_1
.sym 22550 $abc$46512$n3859_1
.sym 22553 $abc$46512$n3866
.sym 22554 $abc$46512$n3853_1
.sym 22555 $abc$46512$n3859_1
.sym 22556 $abc$46512$n3863
.sym 22559 $abc$46512$n3853_1
.sym 22560 $abc$46512$n3859_1
.sym 22561 $abc$46512$n3937_1
.sym 22562 $abc$46512$n3864
.sym 22565 $PACKER_GND_NET
.sym 22571 $abc$46512$n4034_1
.sym 22572 $abc$46512$n3859_1
.sym 22573 $abc$46512$n3853_1
.sym 22574 $abc$46512$n3864
.sym 22577 $abc$46512$n3864
.sym 22578 $abc$46512$n3853_1
.sym 22579 $abc$46512$n3859_1
.sym 22580 $abc$46512$n4131
.sym 22582 sys_clk_$glb_clk
.sym 22583 rst
.sym 22584 lm32_cpu.operand_w[12]
.sym 22585 lm32_cpu.operand_w[9]
.sym 22586 lm32_cpu.load_store_unit.data_w[24]
.sym 22587 $abc$46512$n3919
.sym 22588 lm32_cpu.load_store_unit.data_w[29]
.sym 22589 lm32_cpu.load_store_unit.size_w[1]
.sym 22590 lm32_cpu.operand_w[15]
.sym 22591 lm32_cpu.operand_w[2]
.sym 22592 $abc$46512$n5324
.sym 22596 $abc$46512$n3900
.sym 22597 lm32_cpu.pc_m[3]
.sym 22599 $abc$46512$n4614
.sym 22600 $abc$46512$n5322
.sym 22601 lm32_cpu.operand_w[17]
.sym 22602 $abc$46512$n7851
.sym 22604 lm32_cpu.w_result[31]
.sym 22606 lm32_cpu.operand_m[19]
.sym 22607 lm32_cpu.w_result[16]
.sym 22608 lm32_cpu.w_result[16]
.sym 22609 lm32_cpu.load_store_unit.data_w[29]
.sym 22610 $abc$46512$n5843
.sym 22611 lm32_cpu.load_store_unit.size_w[1]
.sym 22612 $abc$46512$n6035
.sym 22614 $abc$46512$n3856_1
.sym 22615 $abc$46512$n2515
.sym 22617 $abc$46512$n4093
.sym 22618 lm32_cpu.operand_m[12]
.sym 22619 lm32_cpu.w_result[5]
.sym 22625 lm32_cpu.load_store_unit.data_w[21]
.sym 22627 $abc$46512$n4230_1
.sym 22628 $abc$46512$n3864
.sym 22629 $abc$46512$n3853_1
.sym 22630 $abc$46512$n3859_1
.sym 22631 lm32_cpu.w_result_sel_load_w
.sym 22633 $abc$46512$n4209
.sym 22634 $abc$46512$n3860
.sym 22635 $abc$46512$n4188_1
.sym 22638 lm32_cpu.load_store_unit.data_w[31]
.sym 22639 lm32_cpu.load_store_unit.size_w[0]
.sym 22641 $abc$46512$n4093
.sym 22644 lm32_cpu.operand_w[13]
.sym 22650 lm32_cpu.load_store_unit.data_w[23]
.sym 22654 lm32_cpu.load_store_unit.size_w[1]
.sym 22655 lm32_cpu.operand_w[15]
.sym 22656 lm32_cpu.load_store_unit.wb_data_m[5]
.sym 22658 $abc$46512$n3860
.sym 22660 $abc$46512$n3853_1
.sym 22664 lm32_cpu.load_store_unit.size_w[0]
.sym 22665 lm32_cpu.load_store_unit.data_w[31]
.sym 22666 $abc$46512$n3864
.sym 22667 lm32_cpu.load_store_unit.size_w[1]
.sym 22672 lm32_cpu.load_store_unit.wb_data_m[5]
.sym 22676 lm32_cpu.load_store_unit.size_w[0]
.sym 22677 lm32_cpu.load_store_unit.data_w[23]
.sym 22679 lm32_cpu.load_store_unit.size_w[1]
.sym 22682 $abc$46512$n4093
.sym 22683 $abc$46512$n3864
.sym 22684 $abc$46512$n3853_1
.sym 22685 $abc$46512$n3859_1
.sym 22688 lm32_cpu.load_store_unit.size_w[0]
.sym 22689 lm32_cpu.load_store_unit.data_w[21]
.sym 22691 lm32_cpu.load_store_unit.size_w[1]
.sym 22694 lm32_cpu.w_result_sel_load_w
.sym 22695 lm32_cpu.operand_w[15]
.sym 22696 $abc$46512$n3853_1
.sym 22697 $abc$46512$n4188_1
.sym 22700 $abc$46512$n4209
.sym 22701 $abc$46512$n4230_1
.sym 22702 lm32_cpu.operand_w[13]
.sym 22703 lm32_cpu.w_result_sel_load_w
.sym 22705 sys_clk_$glb_clk
.sym 22706 lm32_cpu.rst_i_$glb_sr
.sym 22707 $abc$46512$n3976_1
.sym 22708 $abc$46512$n4113
.sym 22709 $abc$46512$n3996_1
.sym 22710 $abc$46512$n4311_1
.sym 22711 $abc$46512$n2450
.sym 22712 shared_dat_r[0]
.sym 22713 lm32_cpu.instruction_unit.icache_refill_data[0]
.sym 22714 lm32_cpu.w_result[9]
.sym 22715 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 22716 $abc$46512$n3641
.sym 22718 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 22719 $abc$46512$n4209
.sym 22720 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 22721 $abc$46512$n5290_1
.sym 22722 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 22723 $abc$46512$n4230_1
.sym 22725 $abc$46512$n4788_1
.sym 22726 lm32_cpu.operand_w[12]
.sym 22727 $abc$46512$n4034_1
.sym 22729 lm32_cpu.write_idx_w[4]
.sym 22730 lm32_cpu.load_store_unit.data_w[24]
.sym 22732 $abc$46512$n5848
.sym 22733 $abc$46512$n4131
.sym 22734 lm32_cpu.load_store_unit.data_w[19]
.sym 22735 lm32_cpu.w_result_sel_load_w
.sym 22737 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 22738 $abc$46512$n4456
.sym 22740 lm32_cpu.w_result[15]
.sym 22741 shared_dat_r[23]
.sym 22742 lm32_cpu.w_result[13]
.sym 22749 lm32_cpu.load_store_unit.wb_data_m[31]
.sym 22750 $abc$46512$n4374_1
.sym 22751 $abc$46512$n3856_1
.sym 22752 $abc$46512$n4394_1
.sym 22755 $abc$46512$n4393_1
.sym 22756 lm32_cpu.load_store_unit.wb_data_m[13]
.sym 22757 lm32_cpu.load_store_unit.data_w[13]
.sym 22758 lm32_cpu.load_store_unit.data_w[5]
.sym 22759 lm32_cpu.w_result_sel_load_w
.sym 22760 $abc$46512$n3857
.sym 22761 lm32_cpu.load_store_unit.data_w[31]
.sym 22762 lm32_cpu.operand_w[5]
.sym 22763 $abc$46512$n4190_1
.sym 22768 lm32_cpu.load_store_unit.data_w[23]
.sym 22769 lm32_cpu.load_store_unit.data_w[29]
.sym 22772 lm32_cpu.load_store_unit.data_w[21]
.sym 22775 $abc$46512$n3856_1
.sym 22776 $abc$46512$n3865_1
.sym 22777 lm32_cpu.load_store_unit.wb_data_m[21]
.sym 22778 $abc$46512$n3858
.sym 22779 $abc$46512$n4353_1
.sym 22781 lm32_cpu.load_store_unit.wb_data_m[21]
.sym 22787 lm32_cpu.load_store_unit.wb_data_m[13]
.sym 22793 lm32_cpu.load_store_unit.data_w[23]
.sym 22794 $abc$46512$n3856_1
.sym 22795 lm32_cpu.load_store_unit.data_w[31]
.sym 22796 $abc$46512$n3857
.sym 22799 $abc$46512$n4393_1
.sym 22800 $abc$46512$n4394_1
.sym 22801 lm32_cpu.operand_w[5]
.sym 22802 lm32_cpu.w_result_sel_load_w
.sym 22805 $abc$46512$n4353_1
.sym 22806 lm32_cpu.load_store_unit.data_w[5]
.sym 22807 $abc$46512$n3856_1
.sym 22808 lm32_cpu.load_store_unit.data_w[29]
.sym 22813 lm32_cpu.load_store_unit.wb_data_m[31]
.sym 22817 lm32_cpu.load_store_unit.data_w[13]
.sym 22818 $abc$46512$n3865_1
.sym 22819 $abc$46512$n4190_1
.sym 22820 lm32_cpu.load_store_unit.data_w[29]
.sym 22823 lm32_cpu.load_store_unit.data_w[21]
.sym 22824 lm32_cpu.load_store_unit.data_w[13]
.sym 22825 $abc$46512$n3858
.sym 22826 $abc$46512$n4374_1
.sym 22828 sys_clk_$glb_clk
.sym 22829 lm32_cpu.rst_i_$glb_sr
.sym 22830 $abc$46512$n3937_1
.sym 22831 $abc$46512$n4169_1
.sym 22832 $abc$46512$n4151_1
.sym 22833 $abc$46512$n4495_1
.sym 22834 $abc$46512$n4454_1
.sym 22835 lm32_cpu.load_store_unit.wb_load_complete
.sym 22836 lm32_cpu.w_result[2]
.sym 22837 $abc$46512$n4131
.sym 22838 $PACKER_VCC_NET
.sym 22839 $abc$46512$n5328
.sym 22843 lm32_cpu.instruction_unit.icache_refill_data[0]
.sym 22844 lm32_cpu.load_store_unit.size_w[0]
.sym 22845 $abc$46512$n4331_1
.sym 22846 $abc$46512$n3611
.sym 22847 lm32_cpu.w_result[9]
.sym 22848 $abc$46512$n4806_1
.sym 22849 lm32_cpu.w_result_sel_load_w
.sym 22850 lm32_cpu.w_result[5]
.sym 22851 lm32_cpu.w_result[15]
.sym 22852 lm32_cpu.load_store_unit.wb_data_m[13]
.sym 22854 $abc$46512$n3996_1
.sym 22856 lm32_cpu.w_result[0]
.sym 22857 $abc$46512$n2552
.sym 22861 $abc$46512$n3611
.sym 22863 $abc$46512$n3937_1
.sym 22873 $abc$46512$n2552
.sym 22875 $abc$46512$n3857
.sym 22876 $abc$46512$n5847
.sym 22877 $abc$46512$n4496
.sym 22878 lm32_cpu.operand_w[1]
.sym 22879 $abc$46512$n3865_1
.sym 22880 lm32_cpu.load_store_unit.data_w[0]
.sym 22881 lm32_cpu.load_store_unit.size_w[1]
.sym 22882 lm32_cpu.operand_w[0]
.sym 22885 $abc$46512$n3858
.sym 22886 lm32_cpu.load_store_unit.size_w[0]
.sym 22890 $abc$46512$n4495_1
.sym 22891 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 22892 $abc$46512$n5848
.sym 22895 lm32_cpu.w_result_sel_load_w
.sym 22897 lm32_cpu.load_store_unit.data_w[8]
.sym 22898 $abc$46512$n4353_1
.sym 22900 $abc$46512$n7015_1
.sym 22901 shared_dat_r[23]
.sym 22907 shared_dat_r[23]
.sym 22910 $abc$46512$n5848
.sym 22911 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 22912 $abc$46512$n5847
.sym 22913 $abc$46512$n7015_1
.sym 22918 $abc$46512$n3857
.sym 22919 $abc$46512$n3865_1
.sym 22922 lm32_cpu.operand_w[1]
.sym 22923 lm32_cpu.load_store_unit.size_w[0]
.sym 22924 lm32_cpu.load_store_unit.size_w[1]
.sym 22925 lm32_cpu.operand_w[0]
.sym 22928 lm32_cpu.operand_w[0]
.sym 22929 lm32_cpu.operand_w[1]
.sym 22930 lm32_cpu.load_store_unit.size_w[0]
.sym 22931 lm32_cpu.load_store_unit.size_w[1]
.sym 22934 $abc$46512$n4495_1
.sym 22935 $abc$46512$n4496
.sym 22936 lm32_cpu.w_result_sel_load_w
.sym 22937 lm32_cpu.operand_w[0]
.sym 22940 lm32_cpu.load_store_unit.data_w[0]
.sym 22941 $abc$46512$n3858
.sym 22942 $abc$46512$n4353_1
.sym 22943 lm32_cpu.load_store_unit.data_w[8]
.sym 22946 lm32_cpu.load_store_unit.size_w[1]
.sym 22948 lm32_cpu.operand_w[1]
.sym 22949 lm32_cpu.load_store_unit.size_w[0]
.sym 22950 $abc$46512$n2552
.sym 22951 sys_clk_$glb_clk
.sym 22952 lm32_cpu.rst_i_$glb_sr
.sym 22953 $abc$46512$n2558
.sym 22954 lm32_cpu.load_store_unit.data_w[19]
.sym 22955 lm32_cpu.load_store_unit.data_w[8]
.sym 22956 lm32_cpu.load_store_unit.data_w[18]
.sym 22957 lm32_cpu.load_store_unit.data_w[17]
.sym 22958 $abc$46512$n4474
.sym 22959 lm32_cpu.load_store_unit.data_w[16]
.sym 22960 lm32_cpu.load_store_unit.data_w[9]
.sym 22965 lm32_cpu.write_idx_w[1]
.sym 22966 lm32_cpu.w_result[2]
.sym 22967 $abc$46512$n4453
.sym 22968 $abc$46512$n3611
.sym 22969 $abc$46512$n5849
.sym 22970 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 22971 $abc$46512$n4374_1
.sym 22973 lm32_cpu.load_store_unit.data_w[6]
.sym 22974 lm32_cpu.operand_w[1]
.sym 22975 $abc$46512$n4250_1
.sym 22976 lm32_cpu.load_store_unit.data_w[26]
.sym 22977 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 22978 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 22979 shared_dat_r[19]
.sym 22980 sys_rst
.sym 22982 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 22983 shared_dat_r[21]
.sym 22984 sram_bus_dat_w[1]
.sym 22985 lm32_cpu.load_store_unit.store_data_m[20]
.sym 22988 $abc$46512$n4190_1
.sym 23012 lm32_cpu.w_result[13]
.sym 23041 lm32_cpu.w_result[13]
.sym 23074 sys_clk_$glb_clk
.sym 23077 lm32_cpu.load_store_unit.wb_data_m[9]
.sym 23078 lm32_cpu.load_store_unit.wb_data_m[3]
.sym 23080 lm32_cpu.instruction_unit.icache_refill_data[18]
.sym 23081 lm32_cpu.load_store_unit.wb_data_m[19]
.sym 23082 lm32_cpu.load_store_unit.wb_data_m[18]
.sym 23083 lm32_cpu.load_store_unit.wb_data_m[21]
.sym 23084 shared_dat_r[1]
.sym 23085 sram_bus_dat_w[3]
.sym 23086 sram_bus_dat_w[3]
.sym 23088 $abc$46512$n3858
.sym 23091 $abc$46512$n3856_1
.sym 23092 $abc$46512$n4353_1
.sym 23094 lm32_cpu.load_store_unit.wb_data_m[8]
.sym 23096 $abc$46512$n6899_1
.sym 23098 lm32_cpu.w_result[1]
.sym 23099 lm32_cpu.load_store_unit.data_w[8]
.sym 23101 spiflash_bus_dat_w[7]
.sym 23110 csrbank0_scratch1_w[5]
.sym 23119 $abc$46512$n7992
.sym 23122 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 23129 storage_1[2][2]
.sym 23137 storage_1[6][2]
.sym 23138 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 23142 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 23146 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 23150 storage_1[6][2]
.sym 23151 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 23152 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 23153 storage_1[2][2]
.sym 23176 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 23194 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 23196 $abc$46512$n7992
.sym 23197 sys_clk_$glb_clk
.sym 23201 lm32_cpu.load_store_unit.d_dat_o[20]
.sym 23203 lm32_cpu.load_store_unit.d_dat_o[0]
.sym 23206 lm32_cpu.load_store_unit.d_dat_o[16]
.sym 23208 sys_rst
.sym 23211 $abc$46512$n5834
.sym 23212 sram_bus_dat_w[3]
.sym 23216 lm32_cpu.load_store_unit.wb_data_m[21]
.sym 23218 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 23220 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 23221 lm32_cpu.instruction_unit.icache_refill_data[19]
.sym 23222 lm32_cpu.w_result[5]
.sym 23224 sram_bus_dat_w[6]
.sym 23227 sram_bus_dat_w[5]
.sym 23233 sram_bus_dat_w[0]
.sym 23240 storage_1[2][5]
.sym 23248 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 23251 $abc$46512$n2803
.sym 23252 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 23254 sram_bus_dat_w[1]
.sym 23255 storage_1[6][5]
.sym 23269 sram_bus_dat_w[3]
.sym 23285 sram_bus_dat_w[3]
.sym 23300 sram_bus_dat_w[1]
.sym 23309 storage_1[2][5]
.sym 23310 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 23311 storage_1[6][5]
.sym 23312 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 23319 $abc$46512$n2803
.sym 23320 sys_clk_$glb_clk
.sym 23321 sys_rst_$glb_sr
.sym 23324 sram_bus_we
.sym 23326 sram_bus_dat_w[2]
.sym 23330 spiflash_bitbang_storage_full[1]
.sym 23331 grant
.sym 23335 lm32_cpu.load_store_unit.store_data_m[16]
.sym 23338 spiflash_bus_adr[1]
.sym 23343 $abc$46512$n2567
.sym 23344 spiflash_bus_dat_w[16]
.sym 23347 sram_bus_dat_w[2]
.sym 23348 sys_rst
.sym 23353 $abc$46512$n2801
.sym 23365 $abc$46512$n2598
.sym 23377 sram_bus_dat_w[7]
.sym 23387 sram_bus_dat_w[5]
.sym 23393 sram_bus_dat_w[0]
.sym 23404 sram_bus_dat_w[0]
.sym 23426 sram_bus_dat_w[5]
.sym 23433 sram_bus_dat_w[7]
.sym 23442 $abc$46512$n2598
.sym 23443 sys_clk_$glb_clk
.sym 23444 sys_rst_$glb_sr
.sym 23448 spiflash_bus_ack
.sym 23451 csrbank0_scratch1_w[7]
.sym 23454 $abc$46512$n6661
.sym 23457 $abc$46512$n5906
.sym 23459 $abc$46512$n2598
.sym 23461 csrbank0_scratch1_w[0]
.sym 23462 $abc$46512$n2803
.sym 23464 $abc$46512$n5861
.sym 23465 $abc$46512$n5923
.sym 23466 $abc$46512$n2687
.sym 23468 sram_bus_we
.sym 23469 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 23471 $abc$46512$n5038_1
.sym 23472 $abc$46512$n23
.sym 23474 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 23477 csrbank0_bus_errors1_w[7]
.sym 23478 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 23479 $abc$46512$n5032_1
.sym 23480 $abc$46512$n5032_1
.sym 23491 $abc$46512$n25
.sym 23494 $abc$46512$n3088
.sym 23496 $abc$46512$n23
.sym 23497 $abc$46512$n2598
.sym 23500 $abc$46512$n19
.sym 23513 $abc$46512$n27
.sym 23525 $abc$46512$n3088
.sym 23526 $abc$46512$n27
.sym 23539 $abc$46512$n25
.sym 23546 $abc$46512$n23
.sym 23561 $abc$46512$n19
.sym 23565 $abc$46512$n2598
.sym 23566 sys_clk_$glb_clk
.sym 23568 $abc$46512$n7045_1
.sym 23569 $abc$46512$n2746
.sym 23570 $abc$46512$n7048
.sym 23571 $abc$46512$n2746
.sym 23574 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 23575 $abc$46512$n2600
.sym 23576 $abc$46512$n6316_1
.sym 23577 sram_bus_dat_w[3]
.sym 23581 interface0_bank_bus_dat_r[7]
.sym 23582 sram_bus_dat_w[7]
.sym 23587 $abc$46512$n6007_1
.sym 23589 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 23592 sys_rst
.sym 23593 $abc$46512$n84
.sym 23594 $abc$46512$n7047_1
.sym 23595 csrbank0_scratch1_w[5]
.sym 23596 sram_bus_adr[3]
.sym 23597 sram_bus_we
.sym 23599 $abc$46512$n2600
.sym 23600 $PACKER_VCC_NET_$glb_clk
.sym 23601 sram_bus_dat_w[2]
.sym 23602 interface0_bank_bus_dat_r[3]
.sym 23609 $abc$46512$n3728_1
.sym 23610 $abc$46512$n64
.sym 23612 $abc$46512$n6056_1
.sym 23613 $abc$46512$n6017
.sym 23614 $abc$46512$n6052_1
.sym 23615 csrbank0_scratch1_w[7]
.sym 23616 $abc$46512$n6016_1
.sym 23617 $abc$46512$n3728_1
.sym 23618 $abc$46512$n6053
.sym 23620 $abc$46512$n78
.sym 23621 $abc$46512$n6014
.sym 23622 $abc$46512$n6054_1
.sym 23624 $abc$46512$n6026
.sym 23625 $abc$46512$n6015_1
.sym 23626 $abc$46512$n6032
.sym 23627 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 23628 $abc$46512$n6055_1
.sym 23630 $abc$46512$n74
.sym 23632 $abc$46512$n5035_1
.sym 23634 $abc$46512$n6030_1
.sym 23636 $abc$46512$n6037_1
.sym 23639 $abc$46512$n6013_1
.sym 23640 $abc$46512$n5032_1
.sym 23642 $abc$46512$n6017
.sym 23643 $abc$46512$n74
.sym 23644 $abc$46512$n5032_1
.sym 23645 $abc$46512$n6016_1
.sym 23649 $abc$46512$n6030_1
.sym 23650 $abc$46512$n3728_1
.sym 23651 $abc$46512$n6026
.sym 23654 $abc$46512$n6054_1
.sym 23655 $abc$46512$n6052_1
.sym 23656 $abc$46512$n6053
.sym 23657 $abc$46512$n3728_1
.sym 23660 $abc$46512$n5035_1
.sym 23661 $abc$46512$n5032_1
.sym 23662 $abc$46512$n64
.sym 23663 $abc$46512$n78
.sym 23666 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 23672 $abc$46512$n6055_1
.sym 23673 csrbank0_scratch1_w[7]
.sym 23674 $abc$46512$n6056_1
.sym 23675 $abc$46512$n5032_1
.sym 23678 $abc$46512$n6015_1
.sym 23679 $abc$46512$n6013_1
.sym 23680 $abc$46512$n3728_1
.sym 23681 $abc$46512$n6014
.sym 23684 $abc$46512$n3728_1
.sym 23686 $abc$46512$n6032
.sym 23687 $abc$46512$n6037_1
.sym 23689 sys_clk_$glb_clk
.sym 23690 sys_rst_$glb_sr
.sym 23693 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 23694 $auto$alumacc.cc:474:replace_alu$4459.C[3]
.sym 23695 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 23696 sram_bus_dat_w[6]
.sym 23698 $abc$46512$n5035_1
.sym 23703 $abc$46512$n6486
.sym 23704 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 23705 $abc$46512$n2598
.sym 23706 $abc$46512$n76
.sym 23708 $abc$46512$n25
.sym 23709 $abc$46512$n5130_1
.sym 23710 $abc$46512$n6052_1
.sym 23711 $abc$46512$n6024_1
.sym 23712 $abc$46512$n2746
.sym 23713 $abc$46512$n3728_1
.sym 23714 $abc$46512$n7048
.sym 23715 $abc$46512$n2596
.sym 23716 sram_bus_dat_w[6]
.sym 23720 $abc$46512$n7044_1
.sym 23722 sram_bus_adr[2]
.sym 23723 $abc$46512$n6050_1
.sym 23724 $abc$46512$n5032_1
.sym 23725 sram_bus_dat_w[0]
.sym 23735 csrbank0_scratch3_w[6]
.sym 23736 csrbank0_scratch3_w[0]
.sym 23737 csrbank0_scratch3_w[7]
.sym 23738 csrbank0_scratch3_w[3]
.sym 23739 csrbank0_scratch1_w[0]
.sym 23742 $abc$46512$n6029
.sym 23743 $abc$46512$n5038_1
.sym 23744 $abc$46512$n60
.sym 23746 $abc$46512$n19
.sym 23747 $abc$46512$n5124_1
.sym 23749 csrbank0_bus_errors1_w[7]
.sym 23751 $abc$46512$n5032_1
.sym 23753 $abc$46512$n84
.sym 23756 csrbank0_bus_errors1_w[4]
.sym 23758 csrbank0_bus_errors1_w[1]
.sym 23759 $abc$46512$n2600
.sym 23760 csrbank0_bus_errors1_w[6]
.sym 23762 $abc$46512$n6027_1
.sym 23765 $abc$46512$n5124_1
.sym 23766 csrbank0_scratch3_w[6]
.sym 23767 $abc$46512$n5038_1
.sym 23768 csrbank0_bus_errors1_w[6]
.sym 23773 $abc$46512$n19
.sym 23779 $abc$46512$n2600
.sym 23783 csrbank0_bus_errors1_w[7]
.sym 23784 $abc$46512$n5038_1
.sym 23785 csrbank0_scratch3_w[7]
.sym 23786 $abc$46512$n5124_1
.sym 23789 $abc$46512$n5124_1
.sym 23790 $abc$46512$n60
.sym 23791 $abc$46512$n5038_1
.sym 23792 csrbank0_bus_errors1_w[1]
.sym 23795 csrbank0_scratch1_w[0]
.sym 23796 $abc$46512$n5038_1
.sym 23797 $abc$46512$n5032_1
.sym 23798 csrbank0_scratch3_w[0]
.sym 23801 $abc$46512$n5124_1
.sym 23802 $abc$46512$n84
.sym 23803 $abc$46512$n5038_1
.sym 23804 csrbank0_bus_errors1_w[4]
.sym 23807 $abc$46512$n6029
.sym 23808 csrbank0_scratch3_w[3]
.sym 23809 $abc$46512$n6027_1
.sym 23810 $abc$46512$n5038_1
.sym 23811 $abc$46512$n2600
.sym 23812 sys_clk_$glb_clk
.sym 23814 $abc$46512$n84
.sym 23815 $abc$46512$n5127_1
.sym 23816 $abc$46512$n60
.sym 23820 $abc$46512$n2596
.sym 23822 $abc$46512$n5123_1
.sym 23823 basesoc_timer0_value[3]
.sym 23828 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 23830 sram_bus_adr[2]
.sym 23831 $abc$46512$n5035_1
.sym 23832 $abc$46512$n5123_1
.sym 23833 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 23836 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 23837 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 23839 $abc$46512$n66
.sym 23840 $abc$46512$n2602
.sym 23843 $abc$46512$n72
.sym 23848 $abc$46512$n5035_1
.sym 23855 $abc$46512$n5130_1
.sym 23856 sram_bus_dat_w[7]
.sym 23857 $abc$46512$n5036_1
.sym 23860 $abc$46512$n5038_1
.sym 23863 csrbank0_scratch2_w[6]
.sym 23865 $abc$46512$n5036_1
.sym 23866 $abc$46512$n2602
.sym 23869 csrbank0_bus_errors2_w[2]
.sym 23870 sram_bus_dat_w[3]
.sym 23871 sram_bus_dat_w[2]
.sym 23873 csrbank0_scratch3_w[2]
.sym 23876 sram_bus_dat_w[6]
.sym 23877 $abc$46512$n82
.sym 23881 csrbank0_bus_errors3_w[2]
.sym 23882 sram_bus_adr[2]
.sym 23883 csrbank0_bus_errors2_w[6]
.sym 23885 sram_bus_dat_w[0]
.sym 23888 $abc$46512$n82
.sym 23889 csrbank0_bus_errors2_w[2]
.sym 23890 sram_bus_adr[2]
.sym 23891 $abc$46512$n5036_1
.sym 23894 csrbank0_bus_errors2_w[6]
.sym 23895 sram_bus_adr[2]
.sym 23896 csrbank0_scratch2_w[6]
.sym 23897 $abc$46512$n5036_1
.sym 23900 sram_bus_dat_w[2]
.sym 23906 sram_bus_dat_w[6]
.sym 23913 sram_bus_dat_w[0]
.sym 23918 sram_bus_dat_w[7]
.sym 23924 sram_bus_dat_w[3]
.sym 23930 $abc$46512$n5038_1
.sym 23931 $abc$46512$n5130_1
.sym 23932 csrbank0_bus_errors3_w[2]
.sym 23933 csrbank0_scratch3_w[2]
.sym 23934 $abc$46512$n2602
.sym 23935 sys_clk_$glb_clk
.sym 23936 sys_rst_$glb_sr
.sym 23938 $abc$46512$n80
.sym 23939 $abc$46512$n2596
.sym 23940 $abc$46512$n6047
.sym 23950 $abc$46512$n2596
.sym 23952 spiflash_bus_dat_w[20]
.sym 23953 $abc$46512$n5036_1
.sym 23954 $abc$46512$n3728_1
.sym 23959 $abc$46512$n5030_1
.sym 23960 $abc$46512$n60
.sym 23968 sram_bus_dat_w[6]
.sym 23982 sram_bus_dat_w[7]
.sym 23983 $abc$46512$n5030_1
.sym 23986 sram_bus_dat_w[6]
.sym 23987 $abc$46512$n5130_1
.sym 23988 csrbank0_scratch1_w[3]
.sym 23994 $abc$46512$n5032_1
.sym 23995 $abc$46512$n6028_1
.sym 23997 sram_bus_dat_w[0]
.sym 23999 $abc$46512$n66
.sym 24000 csrbank0_bus_errors3_w[3]
.sym 24005 $abc$46512$n2600
.sym 24006 csrbank0_scratch2_w[7]
.sym 24008 $abc$46512$n5035_1
.sym 24012 sram_bus_dat_w[6]
.sym 24017 $abc$46512$n66
.sym 24018 csrbank0_bus_errors3_w[3]
.sym 24019 $abc$46512$n5030_1
.sym 24020 $abc$46512$n5130_1
.sym 24026 sram_bus_dat_w[0]
.sym 24029 $abc$46512$n5035_1
.sym 24031 csrbank0_scratch2_w[7]
.sym 24035 sram_bus_dat_w[7]
.sym 24053 csrbank0_scratch1_w[3]
.sym 24054 $abc$46512$n5032_1
.sym 24055 $abc$46512$n6028_1
.sym 24057 $abc$46512$n2600
.sym 24058 sys_clk_$glb_clk
.sym 24059 sys_rst_$glb_sr
.sym 24062 $abc$46512$n72
.sym 24075 $abc$46512$n6047
.sym 24076 $abc$46512$n6461
.sym 24079 $abc$46512$n5030_1
.sym 24080 spiflash_bus_adr[8]
.sym 24103 $abc$46512$n2598
.sym 24131 sram_bus_dat_w[3]
.sym 24149 sram_bus_dat_w[3]
.sym 24180 $abc$46512$n2598
.sym 24181 sys_clk_$glb_clk
.sym 24182 sys_rst_$glb_sr
.sym 24191 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 24192 $abc$46512$n1646
.sym 24206 spiflash_bus_adr[2]
.sym 24212 $PACKER_GND_NET
.sym 24448 sram_bus_dat_w[3]
.sym 24550 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 24553 spiflash_bus_dat_w[7]
.sym 24556 sys_rst
.sym 24668 sram_bus_dat_w[6]
.sym 24818 lm32_cpu.interrupt_unit.im[3]
.sym 24821 $abc$46512$n4423_1
.sym 24826 $abc$46512$n6379_1
.sym 24939 $abc$46512$n4362_1
.sym 24944 $abc$46512$n4443_1
.sym 24945 spiflash_bus_dat_w[7]
.sym 24948 sys_rst
.sym 24949 sys_rst
.sym 24972 $abc$46512$n6371
.sym 24981 grant
.sym 25033 grant
.sym 25063 lm32_cpu.interrupt_unit.im[17]
.sym 25064 lm32_cpu.interrupt_unit.im[5]
.sym 25065 spiflash_bus_dat_w[4]
.sym 25067 lm32_cpu.interrupt_unit.im[15]
.sym 25068 $abc$46512$n4200_1
.sym 25069 lm32_cpu.x_result[8]
.sym 25071 sram_bus_dat_w[5]
.sym 25072 sram_bus_dat_w[5]
.sym 25073 spiflash_bus_dat_w[2]
.sym 25074 $abc$46512$n4403_1
.sym 25075 spiflash_bus_dat_w[7]
.sym 25078 lm32_cpu.interrupt_unit.im[7]
.sym 25079 $abc$46512$n4444
.sym 25081 lm32_cpu.adder.addsub.tmp_addResult[23]
.sym 25083 lm32_cpu.x_result_sel_add_x
.sym 25086 lm32_cpu.adder_op_x_n
.sym 25087 $abc$46512$n4449
.sym 25089 $abc$46512$n4455
.sym 25090 lm32_cpu.x_result_sel_csr_x
.sym 25091 $abc$46512$n4200_1
.sym 25092 $abc$46512$n4446
.sym 25094 $abc$46512$n5856
.sym 25097 lm32_cpu.interrupt_unit.im[17]
.sym 25105 spiflash_bus_dat_w[6]
.sym 25130 spiflash_bus_dat_w[4]
.sym 25136 spiflash_bus_dat_w[6]
.sym 25167 spiflash_bus_dat_w[4]
.sym 25183 sys_clk_$glb_clk
.sym 25184 sys_rst_$glb_sr
.sym 25185 $abc$46512$n6335_1
.sym 25186 $abc$46512$n4180_1
.sym 25187 $abc$46512$n5856
.sym 25188 $abc$46512$n6326_1
.sym 25189 $abc$46512$n6371
.sym 25190 $abc$46512$n4198_1
.sym 25191 $abc$46512$n6353
.sym 25192 $abc$46512$n5211
.sym 25194 lm32_cpu.operand_1_x[15]
.sym 25196 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 25198 $abc$46512$n4344_1
.sym 25199 $abc$46512$n7152_1
.sym 25200 $abc$46512$n4221
.sym 25201 spiflash_bus_dat_w[6]
.sym 25202 lm32_cpu.x_result[8]
.sym 25205 $abc$46512$n2490
.sym 25208 $abc$46512$n3887
.sym 25209 lm32_cpu.interrupt_unit.im[5]
.sym 25212 $abc$46512$n6336_1
.sym 25213 $abc$46512$n4199
.sym 25215 lm32_cpu.load_store_unit.d_dat_o[7]
.sym 25216 sram_bus_dat_w[4]
.sym 25220 $abc$46512$n4446
.sym 25228 $abc$46512$n1646
.sym 25229 lm32_cpu.x_result[25]
.sym 25273 $abc$46512$n1646
.sym 25289 lm32_cpu.x_result[25]
.sym 25305 $abc$46512$n2450_$glb_ce
.sym 25306 sys_clk_$glb_clk
.sym 25307 lm32_cpu.rst_i_$glb_sr
.sym 25308 $abc$46512$n6328_1
.sym 25309 $abc$46512$n6355
.sym 25310 $abc$46512$n6364
.sym 25311 lm32_cpu.eba[6]
.sym 25312 $abc$46512$n6337_1
.sym 25313 lm32_cpu.eba[22]
.sym 25314 $abc$46512$n6344_1
.sym 25315 $abc$46512$n6346_1
.sym 25318 lm32_cpu.pc_x[14]
.sym 25321 lm32_cpu.x_result_sel_add_x
.sym 25323 $abc$46512$n4384_1
.sym 25325 basesoc_sram_we[0]
.sym 25326 spiflash_bus_dat_w[2]
.sym 25329 spiflash_bus_dat_w[3]
.sym 25331 spiflash_bus_adr[5]
.sym 25333 $abc$46512$n6337_1
.sym 25337 $abc$46512$n4460
.sym 25338 $abc$46512$n4461
.sym 25340 spiflash_bus_adr[0]
.sym 25341 $abc$46512$n6328_1
.sym 25342 $abc$46512$n2490
.sym 25343 lm32_cpu.x_result[9]
.sym 25351 $abc$46512$n6103
.sym 25354 $abc$46512$n6104
.sym 25355 $abc$46512$n1645
.sym 25356 $abc$46512$n5855
.sym 25357 lm32_cpu.load_store_unit.d_dat_o[6]
.sym 25358 $abc$46512$n6118
.sym 25359 $abc$46512$n5870
.sym 25363 $abc$46512$n5868
.sym 25366 $abc$46512$n5856
.sym 25367 $abc$46512$n4464
.sym 25371 $abc$46512$n4442
.sym 25374 lm32_cpu.load_store_unit.d_dat_o[1]
.sym 25375 lm32_cpu.load_store_unit.d_dat_o[7]
.sym 25377 $abc$46512$n1646
.sym 25380 $abc$46512$n4461
.sym 25382 $abc$46512$n4464
.sym 25383 $abc$46512$n5870
.sym 25384 $abc$46512$n1645
.sym 25385 $abc$46512$n5856
.sym 25388 $abc$46512$n5856
.sym 25389 $abc$46512$n1645
.sym 25390 $abc$46512$n5868
.sym 25391 $abc$46512$n4461
.sym 25395 lm32_cpu.load_store_unit.d_dat_o[7]
.sym 25403 lm32_cpu.load_store_unit.d_dat_o[1]
.sym 25406 $abc$46512$n4442
.sym 25407 $abc$46512$n6104
.sym 25408 $abc$46512$n6103
.sym 25409 $abc$46512$n1646
.sym 25412 $abc$46512$n6104
.sym 25413 $abc$46512$n4464
.sym 25414 $abc$46512$n1646
.sym 25415 $abc$46512$n6118
.sym 25418 $abc$46512$n1645
.sym 25419 $abc$46512$n5855
.sym 25420 $abc$46512$n4442
.sym 25421 $abc$46512$n5856
.sym 25424 lm32_cpu.load_store_unit.d_dat_o[6]
.sym 25429 sys_clk_$glb_clk
.sym 25430 $abc$46512$n135_$glb_sr
.sym 25431 $abc$46512$n6351_1
.sym 25432 $abc$46512$n4443
.sym 25433 $abc$46512$n6345_1
.sym 25434 $abc$46512$n6342_1
.sym 25435 $abc$46512$n7128_1
.sym 25436 $abc$46512$n6354
.sym 25437 $abc$46512$n6333_1
.sym 25438 $abc$46512$n4024_1
.sym 25439 lm32_cpu.eba[11]
.sym 25441 spiflash_bus_dat_w[3]
.sym 25442 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 25444 lm32_cpu.x_result[25]
.sym 25445 $abc$46512$n5870
.sym 25446 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 25447 spiflash_bus_dat_w[7]
.sym 25449 $abc$46512$n7964
.sym 25451 $abc$46512$n6104
.sym 25452 lm32_cpu.load_store_unit.d_dat_o[3]
.sym 25453 spiflash_bus_dat_w[6]
.sym 25454 $abc$46512$n4452
.sym 25455 $abc$46512$n6364
.sym 25456 $abc$46512$n6334
.sym 25457 lm32_cpu.eba[6]
.sym 25458 $abc$46512$n4446
.sym 25459 spiflash_bus_adr[2]
.sym 25460 $abc$46512$n6371
.sym 25461 lm32_cpu.eba[13]
.sym 25462 $abc$46512$n6352_1
.sym 25463 $abc$46512$n1645
.sym 25464 $abc$46512$n4441
.sym 25465 $abc$46512$n6324_1
.sym 25466 $abc$46512$n4461
.sym 25472 grant
.sym 25473 $abc$46512$n3887
.sym 25476 $abc$46512$n3968
.sym 25477 $abc$46512$n6380_1
.sym 25478 $abc$46512$n1648
.sym 25480 $abc$46512$n6382
.sym 25481 lm32_cpu.interrupt_unit.im[5]
.sym 25482 $abc$46512$n4464
.sym 25483 $abc$46512$n3889
.sym 25486 $abc$46512$n4463
.sym 25490 $abc$46512$n8646
.sym 25491 $abc$46512$n4404_1
.sym 25492 lm32_cpu.load_store_unit.d_dat_o[1]
.sym 25493 lm32_cpu.cc[5]
.sym 25495 sram_bus_dat_w[3]
.sym 25497 $abc$46512$n4443
.sym 25498 lm32_cpu.load_store_unit.d_dat_o[7]
.sym 25499 sram_bus_dat_w[6]
.sym 25501 $abc$46512$n6379_1
.sym 25503 $abc$46512$n6381_1
.sym 25506 $abc$46512$n4404_1
.sym 25507 $abc$46512$n3968
.sym 25511 $abc$46512$n6380_1
.sym 25512 $abc$46512$n6381_1
.sym 25513 $abc$46512$n6382
.sym 25514 $abc$46512$n6379_1
.sym 25518 sram_bus_dat_w[3]
.sym 25523 lm32_cpu.cc[5]
.sym 25524 lm32_cpu.interrupt_unit.im[5]
.sym 25525 $abc$46512$n3887
.sym 25526 $abc$46512$n3889
.sym 25529 grant
.sym 25532 lm32_cpu.load_store_unit.d_dat_o[7]
.sym 25538 sram_bus_dat_w[6]
.sym 25541 grant
.sym 25543 lm32_cpu.load_store_unit.d_dat_o[1]
.sym 25547 $abc$46512$n4464
.sym 25548 $abc$46512$n4443
.sym 25549 $abc$46512$n4463
.sym 25550 $abc$46512$n1648
.sym 25551 $abc$46512$n8646
.sym 25552 sys_clk_$glb_clk
.sym 25554 lm32_cpu.interrupt_unit.im[11]
.sym 25555 $abc$46512$n4023
.sym 25556 $abc$46512$n6327_1
.sym 25557 $abc$46512$n6324_1
.sym 25558 $abc$46512$n4222_1
.sym 25559 $abc$46512$n4467
.sym 25560 $abc$46512$n6363
.sym 25561 $abc$46512$n6336_1
.sym 25562 $abc$46512$n7092_1
.sym 25563 $auto$maccmap.cc:240:synth$8328.C[32]
.sym 25564 $abc$46512$n4113
.sym 25565 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 25566 spiflash_bus_dat_w[3]
.sym 25567 spiflash_bus_dat_w[2]
.sym 25568 $abc$46512$n3888
.sym 25569 $abc$46512$n6342_1
.sym 25570 $abc$46512$n6378_1
.sym 25571 $abc$46512$n3889
.sym 25572 storage[13][3]
.sym 25573 $abc$46512$n4452
.sym 25574 $abc$46512$n1645
.sym 25576 $abc$46512$n6885_1
.sym 25577 lm32_cpu.interrupt_unit.im[24]
.sym 25578 $abc$46512$n424
.sym 25579 $abc$46512$n4458
.sym 25581 $abc$46512$n6963
.sym 25583 $abc$46512$n4449
.sym 25585 lm32_cpu.interrupt_unit.im[17]
.sym 25586 lm32_cpu.x_result_sel_csr_x
.sym 25587 $abc$46512$n4455
.sym 25588 $abc$46512$n7539
.sym 25589 $abc$46512$n4452
.sym 25595 lm32_cpu.cc[14]
.sym 25597 $abc$46512$n6373
.sym 25598 $abc$46512$n3887
.sym 25599 $abc$46512$n6318_1
.sym 25600 lm32_cpu.x_result_sel_csr_x
.sym 25601 lm32_cpu.cc[11]
.sym 25602 lm32_cpu.cc[18]
.sym 25603 $abc$46512$n6317_1
.sym 25604 $abc$46512$n4443
.sym 25606 $abc$46512$n2737
.sym 25607 $abc$46512$n4460
.sym 25608 $abc$46512$n3889
.sym 25609 $abc$46512$n1648
.sym 25610 lm32_cpu.interrupt_unit.im[18]
.sym 25611 lm32_cpu.interrupt_unit.im[11]
.sym 25612 $abc$46512$n6370
.sym 25613 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 25614 $abc$46512$n4442
.sym 25615 $abc$46512$n4222_1
.sym 25616 $abc$46512$n6372
.sym 25617 $abc$46512$n6319_1
.sym 25620 $abc$46512$n6371
.sym 25621 $abc$46512$n6315_1
.sym 25623 $abc$46512$n3889
.sym 25624 $abc$46512$n4441
.sym 25626 $abc$46512$n4461
.sym 25628 $abc$46512$n6319_1
.sym 25629 $abc$46512$n6317_1
.sym 25630 $abc$46512$n6318_1
.sym 25631 $abc$46512$n6315_1
.sym 25634 $abc$46512$n3887
.sym 25635 lm32_cpu.interrupt_unit.im[11]
.sym 25636 $abc$46512$n3889
.sym 25637 lm32_cpu.cc[11]
.sym 25642 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 25646 $abc$46512$n3889
.sym 25647 lm32_cpu.cc[14]
.sym 25648 lm32_cpu.x_result_sel_csr_x
.sym 25649 $abc$46512$n4222_1
.sym 25652 $abc$46512$n3889
.sym 25653 $abc$46512$n3887
.sym 25654 lm32_cpu.interrupt_unit.im[18]
.sym 25655 lm32_cpu.cc[18]
.sym 25658 $abc$46512$n1648
.sym 25659 $abc$46512$n4461
.sym 25660 $abc$46512$n4460
.sym 25661 $abc$46512$n4443
.sym 25664 $abc$46512$n4441
.sym 25665 $abc$46512$n1648
.sym 25666 $abc$46512$n4443
.sym 25667 $abc$46512$n4442
.sym 25670 $abc$46512$n6370
.sym 25671 $abc$46512$n6373
.sym 25672 $abc$46512$n6372
.sym 25673 $abc$46512$n6371
.sym 25674 $abc$46512$n2737
.sym 25675 sys_clk_$glb_clk
.sym 25676 sys_rst_$glb_sr
.sym 25677 $abc$46512$n6334
.sym 25678 $abc$46512$n6343_1
.sym 25679 $abc$46512$n4044_1
.sym 25680 $abc$46512$n6352_1
.sym 25681 $abc$46512$n6361
.sym 25682 lm32_cpu.interrupt_unit.im[27]
.sym 25683 $abc$46512$n6360
.sym 25684 $abc$46512$n6325_1
.sym 25685 spiflash_bus_adr[6]
.sym 25687 $abc$46512$n4169_1
.sym 25688 $abc$46512$n2558
.sym 25689 $abc$46512$n4458
.sym 25690 lm32_cpu.interrupt_unit.im[14]
.sym 25691 $abc$46512$n4463
.sym 25692 $abc$46512$n3887
.sym 25693 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 25694 lm32_cpu.eba[2]
.sym 25695 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 25696 lm32_cpu.operand_1_x[8]
.sym 25697 $abc$46512$n1648
.sym 25698 lm32_cpu.interrupt_unit.im[18]
.sym 25699 $abc$46512$n4142_1
.sym 25701 $abc$46512$n4446
.sym 25702 $abc$46512$n6351_1
.sym 25703 $abc$46512$n7532
.sym 25704 $abc$46512$n2442
.sym 25705 $abc$46512$n4199
.sym 25707 $abc$46512$n3889
.sym 25708 $abc$46512$n2442
.sym 25709 slave_sel_r[0]
.sym 25711 $abc$46512$n6336_1
.sym 25712 $abc$46512$n6852_1
.sym 25719 $abc$46512$n5098
.sym 25720 lm32_cpu.cc[15]
.sym 25721 lm32_cpu.load_store_unit.d_dat_o[3]
.sym 25722 $abc$46512$n3888
.sym 25723 lm32_cpu.cc[22]
.sym 25725 lm32_cpu.cc[19]
.sym 25726 lm32_cpu.interrupt_unit.im[19]
.sym 25727 $abc$46512$n3887
.sym 25729 lm32_cpu.eba[6]
.sym 25730 $abc$46512$n3888
.sym 25731 grant
.sym 25732 lm32_cpu.cc[17]
.sym 25733 lm32_cpu.eba[13]
.sym 25735 $abc$46512$n3889
.sym 25736 $abc$46512$n2567
.sym 25737 lm32_cpu.load_store_unit.store_data_m[1]
.sym 25739 lm32_cpu.load_store_unit.store_data_m[3]
.sym 25740 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 25743 $abc$46512$n3889
.sym 25744 sys_rst
.sym 25745 lm32_cpu.interrupt_unit.im[17]
.sym 25751 $abc$46512$n3887
.sym 25752 lm32_cpu.cc[17]
.sym 25753 lm32_cpu.interrupt_unit.im[17]
.sym 25754 $abc$46512$n3889
.sym 25759 lm32_cpu.load_store_unit.d_dat_o[3]
.sym 25760 grant
.sym 25764 lm32_cpu.load_store_unit.store_data_m[1]
.sym 25771 lm32_cpu.load_store_unit.store_data_m[3]
.sym 25775 $abc$46512$n3887
.sym 25776 lm32_cpu.interrupt_unit.im[19]
.sym 25777 $abc$46512$n3889
.sym 25778 lm32_cpu.cc[19]
.sym 25781 sys_rst
.sym 25783 $abc$46512$n5098
.sym 25784 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 25787 lm32_cpu.cc[15]
.sym 25788 $abc$46512$n3889
.sym 25789 lm32_cpu.eba[6]
.sym 25790 $abc$46512$n3888
.sym 25793 $abc$46512$n3889
.sym 25794 $abc$46512$n3888
.sym 25795 lm32_cpu.cc[22]
.sym 25796 lm32_cpu.eba[13]
.sym 25797 $abc$46512$n2567
.sym 25798 sys_clk_$glb_clk
.sym 25799 lm32_cpu.rst_i_$glb_sr
.sym 25800 $abc$46512$n6350_1
.sym 25801 $abc$46512$n6332_1
.sym 25802 $abc$46512$n4449
.sym 25803 $abc$46512$n6356
.sym 25804 $abc$46512$n7531
.sym 25805 $abc$46512$n4302_1
.sym 25806 $abc$46512$n6338_1
.sym 25807 lm32_cpu.bypass_data_1[25]
.sym 25808 $abc$46512$n4122
.sym 25809 $abc$46512$n3891
.sym 25812 $abc$46512$n4161_1
.sym 25815 lm32_cpu.x_result[18]
.sym 25816 lm32_cpu.operand_m[21]
.sym 25817 lm32_cpu.x_result_sel_add_x
.sym 25818 $abc$46512$n3888
.sym 25819 $abc$46512$n6316_1
.sym 25820 $abc$46512$n5824
.sym 25821 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 25822 $abc$46512$n4105
.sym 25823 $abc$46512$n5098
.sym 25824 lm32_cpu.x_result[9]
.sym 25825 $abc$46512$n7533
.sym 25826 $abc$46512$n4683
.sym 25827 lm32_cpu.operand_m[17]
.sym 25830 $abc$46512$n7998
.sym 25832 spiflash_bus_adr[0]
.sym 25833 $abc$46512$n4025
.sym 25835 $abc$46512$n4461
.sym 25842 $abc$46512$n6316_1
.sym 25843 $abc$46512$n7540
.sym 25845 $abc$46512$n6316_1
.sym 25846 lm32_cpu.cc[1]
.sym 25847 $abc$46512$n1649
.sym 25848 lm32_cpu.cc[0]
.sym 25849 $abc$46512$n7533
.sym 25850 $abc$46512$n3929
.sym 25851 $abc$46512$n6963
.sym 25852 $abc$46512$n4461
.sym 25853 $abc$46512$n6035
.sym 25854 $abc$46512$n4464
.sym 25855 $abc$46512$n6977
.sym 25856 $abc$46512$n6378_1
.sym 25858 lm32_cpu.x_result_sel_csr_x
.sym 25859 $abc$46512$n6383
.sym 25860 $abc$46512$n7539
.sym 25863 $abc$46512$n7532
.sym 25865 $abc$46512$n4442
.sym 25867 $abc$46512$n3889
.sym 25868 $abc$46512$n2442
.sym 25869 slave_sel_r[0]
.sym 25870 lm32_cpu.cc[29]
.sym 25874 $abc$46512$n6383
.sym 25876 $abc$46512$n6378_1
.sym 25877 slave_sel_r[0]
.sym 25880 $abc$46512$n4442
.sym 25881 $abc$46512$n6316_1
.sym 25882 $abc$46512$n7533
.sym 25883 $abc$46512$n7532
.sym 25886 $abc$46512$n4464
.sym 25887 $abc$46512$n6963
.sym 25888 $abc$46512$n1649
.sym 25889 $abc$46512$n6977
.sym 25892 $abc$46512$n7533
.sym 25893 $abc$46512$n4464
.sym 25894 $abc$46512$n6316_1
.sym 25895 $abc$46512$n7540
.sym 25898 lm32_cpu.cc[29]
.sym 25899 lm32_cpu.x_result_sel_csr_x
.sym 25900 $abc$46512$n3929
.sym 25901 $abc$46512$n3889
.sym 25904 lm32_cpu.cc[1]
.sym 25910 $abc$46512$n6316_1
.sym 25911 $abc$46512$n7539
.sym 25912 $abc$46512$n4461
.sym 25913 $abc$46512$n7533
.sym 25916 $abc$46512$n6035
.sym 25918 lm32_cpu.cc[0]
.sym 25920 $abc$46512$n2442
.sym 25921 sys_clk_$glb_clk
.sym 25922 lm32_cpu.rst_i_$glb_sr
.sym 25923 $abc$46512$n3993
.sym 25924 $abc$46512$n6329_1
.sym 25925 $abc$46512$n6365
.sym 25926 $abc$46512$n6374_1
.sym 25927 $abc$46512$n4262_1
.sym 25928 storage_1[8][1]
.sym 25929 $abc$46512$n6359
.sym 25930 $abc$46512$n6347_1
.sym 25931 $abc$46512$n3928
.sym 25932 spiflash_bus_adr[4]
.sym 25934 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 25935 spiflash_bus_dat_w[6]
.sym 25936 $abc$46512$n6316_1
.sym 25937 $abc$46512$n7540
.sym 25938 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 25939 $abc$46512$n8646
.sym 25940 lm32_cpu.bypass_data_1[25]
.sym 25941 $abc$46512$n6316_1
.sym 25942 lm32_cpu.load_store_unit.store_data_x[8]
.sym 25943 $abc$46512$n1649
.sym 25944 grant
.sym 25945 lm32_cpu.interrupt_unit.im[10]
.sym 25946 $abc$46512$n3929
.sym 25947 lm32_cpu.x_result[26]
.sym 25949 $abc$46512$n6963
.sym 25950 $abc$46512$n3994_1
.sym 25952 $abc$46512$n4185
.sym 25953 lm32_cpu.x_result[28]
.sym 25954 $abc$46512$n3649
.sym 25955 basesoc_sram_we[0]
.sym 25956 $abc$46512$n4690
.sym 25957 $abc$46512$n6324_1
.sym 25964 $abc$46512$n6853_1
.sym 25966 $abc$46512$n2463
.sym 25967 lm32_cpu.m_result_sel_compare_m
.sym 25968 grant
.sym 25969 $abc$46512$n6314_1
.sym 25970 $abc$46512$n3641
.sym 25971 lm32_cpu.operand_m[25]
.sym 25972 lm32_cpu.pc_m[19]
.sym 25974 $abc$46512$n3624
.sym 25975 lm32_cpu.load_store_unit.d_dat_o[2]
.sym 25977 lm32_cpu.data_bus_error_exception_m
.sym 25978 $abc$46512$n3641
.sym 25979 $abc$46512$n3649
.sym 25981 slave_sel_r[0]
.sym 25982 $abc$46512$n6852_1
.sym 25984 $abc$46512$n6320_1
.sym 25987 lm32_cpu.memop_pc_w[19]
.sym 25991 lm32_cpu.load_store_unit.d_dat_o[6]
.sym 25997 $abc$46512$n3649
.sym 25998 lm32_cpu.operand_m[25]
.sym 26000 lm32_cpu.m_result_sel_compare_m
.sym 26003 lm32_cpu.m_result_sel_compare_m
.sym 26005 lm32_cpu.operand_m[25]
.sym 26006 $abc$46512$n3641
.sym 26009 lm32_cpu.data_bus_error_exception_m
.sym 26010 lm32_cpu.pc_m[19]
.sym 26012 lm32_cpu.memop_pc_w[19]
.sym 26016 lm32_cpu.load_store_unit.d_dat_o[6]
.sym 26018 grant
.sym 26021 lm32_cpu.load_store_unit.d_dat_o[2]
.sym 26023 grant
.sym 26027 $abc$46512$n3641
.sym 26028 $abc$46512$n6853_1
.sym 26029 $abc$46512$n3624
.sym 26030 $abc$46512$n6852_1
.sym 26033 $abc$46512$n6320_1
.sym 26034 $abc$46512$n6314_1
.sym 26036 slave_sel_r[0]
.sym 26039 lm32_cpu.pc_m[19]
.sym 26043 $abc$46512$n2463
.sym 26044 sys_clk_$glb_clk
.sym 26045 lm32_cpu.rst_i_$glb_sr
.sym 26046 $abc$46512$n6934_1
.sym 26047 $abc$46512$n4772_1
.sym 26048 $abc$46512$n4184_1
.sym 26049 $abc$46512$n6843_1
.sym 26050 $abc$46512$n6813_1
.sym 26051 $abc$46512$n6323_1
.sym 26052 lm32_cpu.bypass_data_1[26]
.sym 26053 $abc$46512$n6963
.sym 26054 $abc$46512$n5252
.sym 26055 storage_1[8][1]
.sym 26057 spiflash_bus_dat_w[7]
.sym 26058 lm32_cpu.operand_m[21]
.sym 26059 $abc$46512$n3889
.sym 26061 $abc$46512$n1649
.sym 26062 $abc$46512$n3998_1
.sym 26063 $abc$46512$n6347_1
.sym 26064 lm32_cpu.load_store_unit.store_data_m[6]
.sym 26065 $abc$46512$n4452
.sym 26066 lm32_cpu.m_result_sel_compare_m
.sym 26067 $abc$46512$n3649
.sym 26068 $abc$46512$n6853_1
.sym 26069 lm32_cpu.x_result[25]
.sym 26070 lm32_cpu.load_store_unit.d_dat_o[0]
.sym 26072 $abc$46512$n4458
.sym 26073 lm32_cpu.m_result_sel_compare_m
.sym 26074 lm32_cpu.eba[3]
.sym 26075 $abc$46512$n4751
.sym 26076 spiflash_bus_adr[0]
.sym 26077 $abc$46512$n6963
.sym 26078 $abc$46512$n6797
.sym 26079 lm32_cpu.load_store_unit.d_dat_o[19]
.sym 26080 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 26089 $abc$46512$n3624
.sym 26092 $abc$46512$n3641
.sym 26095 $abc$46512$n1649
.sym 26096 lm32_cpu.x_result[9]
.sym 26097 lm32_cpu.m_result_sel_compare_m
.sym 26098 $abc$46512$n6962
.sym 26099 $abc$46512$n6871_1
.sym 26101 lm32_cpu.x_result[18]
.sym 26104 lm32_cpu.store_operand_x[7]
.sym 26105 $abc$46512$n6872
.sym 26107 lm32_cpu.x_result[26]
.sym 26109 lm32_cpu.operand_m[18]
.sym 26110 $abc$46512$n6963
.sym 26113 lm32_cpu.operand_m[26]
.sym 26114 $abc$46512$n3649
.sym 26118 $abc$46512$n4442
.sym 26120 $abc$46512$n3624
.sym 26121 $abc$46512$n6871_1
.sym 26122 $abc$46512$n6872
.sym 26123 $abc$46512$n3641
.sym 26126 lm32_cpu.m_result_sel_compare_m
.sym 26127 $abc$46512$n3649
.sym 26128 lm32_cpu.operand_m[26]
.sym 26132 lm32_cpu.x_result[26]
.sym 26138 lm32_cpu.store_operand_x[7]
.sym 26144 $abc$46512$n3624
.sym 26145 lm32_cpu.x_result[18]
.sym 26146 lm32_cpu.operand_m[18]
.sym 26147 lm32_cpu.m_result_sel_compare_m
.sym 26151 lm32_cpu.x_result[9]
.sym 26157 lm32_cpu.x_result[18]
.sym 26162 $abc$46512$n1649
.sym 26163 $abc$46512$n4442
.sym 26164 $abc$46512$n6963
.sym 26165 $abc$46512$n6962
.sym 26166 $abc$46512$n2450_$glb_ce
.sym 26167 sys_clk_$glb_clk
.sym 26168 lm32_cpu.rst_i_$glb_sr
.sym 26169 $abc$46512$n4680
.sym 26170 $abc$46512$n3994_1
.sym 26171 lm32_cpu.memop_pc_w[7]
.sym 26172 $abc$46512$n5284_1
.sym 26173 $abc$46512$n4690
.sym 26174 $abc$46512$n4691
.sym 26175 $abc$46512$n3997
.sym 26176 $abc$46512$n4750_1
.sym 26177 $abc$46512$n4993
.sym 26179 lm32_cpu.operand_w[2]
.sym 26180 sram_bus_dat_w[6]
.sym 26181 $abc$46512$n6873_1
.sym 26183 lm32_cpu.operand_m[9]
.sym 26184 lm32_cpu.load_store_unit.d_dat_o[5]
.sym 26185 $abc$46512$n3624
.sym 26186 spiflash_bus_dat_w[5]
.sym 26187 lm32_cpu.operand_m[26]
.sym 26188 spiflash_bus_dat_w[6]
.sym 26190 lm32_cpu.x_result[15]
.sym 26191 $abc$46512$n1649
.sym 26192 lm32_cpu.bypass_data_1[19]
.sym 26194 lm32_cpu.pc_m[11]
.sym 26196 lm32_cpu.w_result[23]
.sym 26197 $abc$46512$n3920
.sym 26198 slave_sel_r[0]
.sym 26199 $abc$46512$n4172
.sym 26200 lm32_cpu.operand_m[9]
.sym 26201 $abc$46512$n7007
.sym 26202 $abc$46512$n3772
.sym 26203 $abc$46512$n5391
.sym 26204 $abc$46512$n2442
.sym 26210 $abc$46512$n5312_1
.sym 26211 lm32_cpu.operand_m[26]
.sym 26213 grant
.sym 26214 $abc$46512$n6813_1
.sym 26215 $abc$46512$n6841_1
.sym 26216 $abc$46512$n3641
.sym 26218 $abc$46512$n3624
.sym 26219 $abc$46512$n5318
.sym 26220 $abc$46512$n4038_1
.sym 26224 $abc$46512$n3649
.sym 26226 lm32_cpu.load_store_unit.exception_m
.sym 26229 $abc$46512$n6814_1
.sym 26230 lm32_cpu.load_store_unit.d_dat_o[0]
.sym 26231 lm32_cpu.operand_w[23]
.sym 26233 lm32_cpu.m_result_sel_compare_m
.sym 26234 lm32_cpu.operand_w[26]
.sym 26241 lm32_cpu.w_result_sel_load_w
.sym 26243 lm32_cpu.load_store_unit.exception_m
.sym 26244 lm32_cpu.operand_m[26]
.sym 26245 $abc$46512$n5318
.sym 26246 lm32_cpu.m_result_sel_compare_m
.sym 26249 $abc$46512$n3624
.sym 26250 $abc$46512$n6813_1
.sym 26251 $abc$46512$n6814_1
.sym 26252 $abc$46512$n3641
.sym 26256 $abc$46512$n3649
.sym 26258 $abc$46512$n4038_1
.sym 26261 $abc$46512$n4038_1
.sym 26262 $abc$46512$n3641
.sym 26263 $abc$46512$n6841_1
.sym 26268 lm32_cpu.operand_w[23]
.sym 26269 lm32_cpu.w_result_sel_load_w
.sym 26274 $abc$46512$n5312_1
.sym 26275 $abc$46512$n4038_1
.sym 26276 lm32_cpu.load_store_unit.exception_m
.sym 26280 lm32_cpu.operand_w[26]
.sym 26281 lm32_cpu.w_result_sel_load_w
.sym 26285 grant
.sym 26286 lm32_cpu.load_store_unit.d_dat_o[0]
.sym 26290 sys_clk_$glb_clk
.sym 26291 lm32_cpu.rst_i_$glb_sr
.sym 26292 $abc$46512$n4661
.sym 26293 $abc$46512$n4742_1
.sym 26294 $abc$46512$n4751
.sym 26295 $abc$46512$n4709
.sym 26296 lm32_cpu.load_store_unit.d_dat_o[19]
.sym 26297 $abc$46512$n4650
.sym 26298 $abc$46512$n3917
.sym 26299 $abc$46512$n4740
.sym 26300 $abc$46512$n5312_1
.sym 26301 lm32_cpu.load_store_unit.byte_enable_m[2]
.sym 26303 sram_bus_we
.sym 26304 $abc$46512$n5854
.sym 26305 spiflash_bus_dat_w[3]
.sym 26306 $abc$46512$n4038_1
.sym 26307 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 26308 $abc$46512$n6815
.sym 26309 $abc$46512$n4750_1
.sym 26310 $abc$46512$n4712
.sym 26312 $abc$46512$n6962
.sym 26313 $abc$46512$n3641
.sym 26314 $abc$46512$n4732
.sym 26315 $abc$46512$n5318
.sym 26316 lm32_cpu.w_result[24]
.sym 26317 $abc$46512$n3772
.sym 26318 lm32_cpu.operand_m[28]
.sym 26321 $abc$46512$n5421
.sym 26322 $abc$46512$n3919
.sym 26323 spiflash_bus_adr[8]
.sym 26324 $abc$46512$n7533
.sym 26325 lm32_cpu.w_result[29]
.sym 26326 lm32_cpu.w_result[25]
.sym 26327 $abc$46512$n6323_1
.sym 26333 $abc$46512$n4143
.sym 26334 $abc$46512$n6797
.sym 26338 $abc$46512$n5830
.sym 26339 $abc$46512$n4148
.sym 26342 $abc$46512$n3979
.sym 26343 lm32_cpu.pc_x[11]
.sym 26345 $abc$46512$n4037
.sym 26346 $abc$46512$n4033
.sym 26347 $abc$46512$n3979
.sym 26348 $abc$46512$n4036_1
.sym 26354 $abc$46512$n3975
.sym 26355 lm32_cpu.pc_x[14]
.sym 26358 $abc$46512$n3978_1
.sym 26359 $abc$46512$n4172
.sym 26361 $abc$46512$n7007
.sym 26367 $abc$46512$n5830
.sym 26368 $abc$46512$n4148
.sym 26369 $abc$46512$n4172
.sym 26372 $abc$46512$n3975
.sym 26373 $abc$46512$n3978_1
.sym 26374 $abc$46512$n6797
.sym 26375 $abc$46512$n3979
.sym 26379 $abc$46512$n3979
.sym 26381 $abc$46512$n3975
.sym 26385 lm32_cpu.pc_x[14]
.sym 26390 $abc$46512$n4143
.sym 26391 $abc$46512$n7007
.sym 26393 $abc$46512$n4172
.sym 26396 $abc$46512$n6797
.sym 26397 $abc$46512$n4036_1
.sym 26398 $abc$46512$n4037
.sym 26399 $abc$46512$n4033
.sym 26405 lm32_cpu.pc_x[11]
.sym 26408 $abc$46512$n4037
.sym 26409 $abc$46512$n4033
.sym 26412 $abc$46512$n2450_$glb_ce
.sym 26413 sys_clk_$glb_clk
.sym 26414 lm32_cpu.rst_i_$glb_sr
.sym 26415 $abc$46512$n4761
.sym 26416 $abc$46512$n4700
.sym 26417 $abc$46512$n4066
.sym 26418 $abc$46512$n4682
.sym 26419 $abc$46512$n5267
.sym 26420 $abc$46512$n4759
.sym 26421 $abc$46512$n4155
.sym 26422 $abc$46512$n4095
.sym 26423 lm32_cpu.branch_target_x[10]
.sym 26424 sys_rst
.sym 26425 sys_rst
.sym 26426 $abc$46512$n3976_1
.sym 26427 sys_rst
.sym 26428 $abc$46512$n3917
.sym 26429 lm32_cpu.pc_x[11]
.sym 26430 $abc$46512$n4709
.sym 26431 lm32_cpu.w_result[25]
.sym 26432 $abc$46512$n4672
.sym 26433 lm32_cpu.m_result_sel_compare_m
.sym 26434 $abc$46512$n4033
.sym 26435 grant
.sym 26436 lm32_cpu.m_result_sel_compare_m
.sym 26437 lm32_cpu.pc_m[15]
.sym 26438 grant
.sym 26439 $abc$46512$n5284_1
.sym 26442 lm32_cpu.w_result[19]
.sym 26444 $abc$46512$n4185
.sym 26445 $abc$46512$n3641
.sym 26446 lm32_cpu.operand_w[16]
.sym 26447 $abc$46512$n4142
.sym 26448 lm32_cpu.m_result_sel_compare_m
.sym 26449 $abc$46512$n3649
.sym 26450 lm32_cpu.load_store_unit.store_data_m[19]
.sym 26458 lm32_cpu.w_result[28]
.sym 26460 lm32_cpu.w_result[18]
.sym 26463 lm32_cpu.w_result[21]
.sym 26468 $abc$46512$n3937
.sym 26470 $abc$46512$n4147
.sym 26471 lm32_cpu.w_result[23]
.sym 26472 $abc$46512$n3772
.sym 26475 $abc$46512$n5265
.sym 26478 $abc$46512$n4148
.sym 26480 lm32_cpu.w_result[20]
.sym 26481 $abc$46512$n5421
.sym 26484 $abc$46512$n3938
.sym 26490 lm32_cpu.w_result[21]
.sym 26497 lm32_cpu.w_result[20]
.sym 26501 $abc$46512$n5421
.sym 26502 $abc$46512$n5265
.sym 26503 $abc$46512$n3772
.sym 26510 lm32_cpu.w_result[28]
.sym 26513 lm32_cpu.w_result[18]
.sym 26520 $abc$46512$n3772
.sym 26521 $abc$46512$n4147
.sym 26522 $abc$46512$n4148
.sym 26527 lm32_cpu.w_result[23]
.sym 26531 $abc$46512$n3937
.sym 26532 $abc$46512$n3772
.sym 26533 $abc$46512$n3938
.sym 26536 sys_clk_$glb_clk
.sym 26538 $abc$46512$n3978_1
.sym 26539 lm32_cpu.operand_w[29]
.sym 26540 $abc$46512$n3851
.sym 26541 $abc$46512$n4876
.sym 26542 lm32_cpu.w_result[29]
.sym 26543 $abc$46512$n3873
.sym 26544 $abc$46512$n3920
.sym 26545 $abc$46512$n4114
.sym 26546 sram_bus_dat_w[2]
.sym 26548 sram_bus_dat_w[5]
.sym 26549 sram_bus_dat_w[2]
.sym 26551 $abc$46512$n4155
.sym 26553 lm32_cpu.operand_m[12]
.sym 26554 $abc$46512$n6797
.sym 26555 lm32_cpu.w_result[26]
.sym 26556 $abc$46512$n3649
.sym 26557 $abc$46512$n5813
.sym 26558 lm32_cpu.w_result[16]
.sym 26559 $abc$46512$n4700
.sym 26560 $abc$46512$n5830
.sym 26564 lm32_cpu.w_result[25]
.sym 26565 $abc$46512$n6797
.sym 26566 lm32_cpu.load_store_unit.d_dat_o[0]
.sym 26567 $abc$46512$n4877
.sym 26569 $abc$46512$n3589
.sym 26570 lm32_cpu.operand_w[8]
.sym 26571 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 26572 lm32_cpu.load_store_unit.d_dat_o[19]
.sym 26573 sram_bus_dat_w[1]
.sym 26579 $abc$46512$n4143
.sym 26580 $abc$46512$n3996_1
.sym 26582 $abc$46512$n5304_1
.sym 26584 $abc$46512$n3900
.sym 26585 lm32_cpu.operand_m[8]
.sym 26586 $abc$46512$n5322
.sym 26587 $abc$46512$n3772
.sym 26590 lm32_cpu.operand_w[25]
.sym 26592 lm32_cpu.operand_m[19]
.sym 26593 lm32_cpu.operand_m[25]
.sym 26595 $abc$46512$n5316_1
.sym 26596 $abc$46512$n4169_1
.sym 26598 $abc$46512$n5282_1
.sym 26599 lm32_cpu.operand_w[19]
.sym 26601 lm32_cpu.operand_m[28]
.sym 26602 lm32_cpu.load_store_unit.exception_m
.sym 26606 lm32_cpu.operand_w[16]
.sym 26607 $abc$46512$n4142
.sym 26608 lm32_cpu.m_result_sel_compare_m
.sym 26609 $abc$46512$n4113
.sym 26610 lm32_cpu.w_result_sel_load_w
.sym 26612 lm32_cpu.m_result_sel_compare_m
.sym 26613 lm32_cpu.load_store_unit.exception_m
.sym 26614 lm32_cpu.operand_m[8]
.sym 26615 $abc$46512$n5282_1
.sym 26618 $abc$46512$n4142
.sym 26619 $abc$46512$n4143
.sym 26620 $abc$46512$n3772
.sym 26624 lm32_cpu.operand_w[16]
.sym 26625 $abc$46512$n4169_1
.sym 26626 lm32_cpu.w_result_sel_load_w
.sym 26627 $abc$46512$n3900
.sym 26630 lm32_cpu.load_store_unit.exception_m
.sym 26631 $abc$46512$n5316_1
.sym 26632 lm32_cpu.operand_m[25]
.sym 26633 lm32_cpu.m_result_sel_compare_m
.sym 26636 lm32_cpu.operand_m[19]
.sym 26637 $abc$46512$n5304_1
.sym 26638 lm32_cpu.m_result_sel_compare_m
.sym 26639 lm32_cpu.load_store_unit.exception_m
.sym 26642 $abc$46512$n3996_1
.sym 26643 lm32_cpu.operand_w[25]
.sym 26644 $abc$46512$n3900
.sym 26645 lm32_cpu.w_result_sel_load_w
.sym 26648 lm32_cpu.m_result_sel_compare_m
.sym 26649 $abc$46512$n5322
.sym 26650 lm32_cpu.operand_m[28]
.sym 26651 lm32_cpu.load_store_unit.exception_m
.sym 26654 $abc$46512$n4113
.sym 26655 lm32_cpu.w_result_sel_load_w
.sym 26656 $abc$46512$n3900
.sym 26657 lm32_cpu.operand_w[19]
.sym 26659 sys_clk_$glb_clk
.sym 26660 lm32_cpu.rst_i_$glb_sr
.sym 26661 $abc$46512$n4492
.sym 26662 $abc$46512$n6923_1
.sym 26663 $abc$46512$n4185
.sym 26664 lm32_cpu.load_store_unit.d_we_o
.sym 26665 $abc$46512$n4497_1
.sym 26666 $abc$46512$n4493_1
.sym 26667 $abc$46512$n4788_1
.sym 26668 lm32_cpu.load_store_unit.d_adr_o[2]
.sym 26669 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 26670 lm32_cpu.w_result[22]
.sym 26672 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 26673 $abc$46512$n4456
.sym 26675 lm32_cpu.w_result[13]
.sym 26676 $abc$46512$n4876
.sym 26677 lm32_cpu.w_result[28]
.sym 26678 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 26679 $abc$46512$n6797
.sym 26680 sram_bus_dat_w[0]
.sym 26681 $abc$46512$n5260
.sym 26682 $abc$46512$n7013
.sym 26683 lm32_cpu.w_result_sel_load_w
.sym 26684 $abc$46512$n3851
.sym 26686 lm32_cpu.load_store_unit.size_w[0]
.sym 26687 lm32_cpu.load_store_unit.size_w[1]
.sym 26688 $abc$46512$n3771
.sym 26689 lm32_cpu.load_store_unit.wb_data_m[29]
.sym 26690 spiflash_bus_dat_w[2]
.sym 26691 $abc$46512$n4172
.sym 26692 lm32_cpu.operand_m[9]
.sym 26693 $abc$46512$n3920
.sym 26695 lm32_cpu.w_result_sel_load_w
.sym 26696 $abc$46512$n3865_1
.sym 26703 lm32_cpu.m_result_sel_compare_m
.sym 26706 $abc$46512$n5296_1
.sym 26707 lm32_cpu.load_store_unit.exception_m
.sym 26708 lm32_cpu.operand_m[9]
.sym 26709 lm32_cpu.load_store_unit.wb_data_m[24]
.sym 26711 $abc$46512$n5284_1
.sym 26712 lm32_cpu.m_result_sel_compare_m
.sym 26715 lm32_cpu.load_store_unit.wb_data_m[29]
.sym 26716 lm32_cpu.load_store_unit.size_w[0]
.sym 26717 $abc$46512$n5290_1
.sym 26720 $abc$46512$n4192_1
.sym 26721 $abc$46512$n4456
.sym 26722 lm32_cpu.load_store_unit.data_w[29]
.sym 26725 lm32_cpu.load_store_unit.size_m[1]
.sym 26727 $abc$46512$n5270_1
.sym 26729 lm32_cpu.operand_m[12]
.sym 26731 lm32_cpu.load_store_unit.size_w[1]
.sym 26735 lm32_cpu.operand_m[12]
.sym 26736 lm32_cpu.load_store_unit.exception_m
.sym 26737 $abc$46512$n5290_1
.sym 26738 lm32_cpu.m_result_sel_compare_m
.sym 26741 lm32_cpu.load_store_unit.exception_m
.sym 26742 $abc$46512$n5284_1
.sym 26743 lm32_cpu.m_result_sel_compare_m
.sym 26744 lm32_cpu.operand_m[9]
.sym 26748 lm32_cpu.load_store_unit.wb_data_m[24]
.sym 26753 lm32_cpu.load_store_unit.size_w[0]
.sym 26754 lm32_cpu.load_store_unit.data_w[29]
.sym 26756 lm32_cpu.load_store_unit.size_w[1]
.sym 26761 lm32_cpu.load_store_unit.wb_data_m[29]
.sym 26767 lm32_cpu.load_store_unit.size_m[1]
.sym 26771 $abc$46512$n4192_1
.sym 26772 lm32_cpu.load_store_unit.exception_m
.sym 26773 $abc$46512$n5296_1
.sym 26777 lm32_cpu.load_store_unit.exception_m
.sym 26779 $abc$46512$n4456
.sym 26780 $abc$46512$n5270_1
.sym 26782 sys_clk_$glb_clk
.sym 26783 lm32_cpu.rst_i_$glb_sr
.sym 26784 $abc$46512$n4471_1
.sym 26785 lm32_cpu.w_result[8]
.sym 26786 $abc$46512$n4877
.sym 26787 $abc$46512$n4912_1
.sym 26788 $abc$46512$n4186_1
.sym 26789 $abc$46512$n4789
.sym 26790 $abc$46512$n4806_1
.sym 26791 $abc$46512$n7533
.sym 26793 lm32_cpu.pc_x[14]
.sym 26796 $abc$46512$n3611
.sym 26798 lm32_cpu.load_store_unit.size_w[1]
.sym 26799 storage_1[14][6]
.sym 26800 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 26801 lm32_cpu.w_result[16]
.sym 26802 lm32_cpu.load_store_unit.data_w[24]
.sym 26803 $abc$46512$n4492
.sym 26804 storage_1[15][6]
.sym 26805 $abc$46512$n2463
.sym 26806 lm32_cpu.w_result[0]
.sym 26807 lm32_cpu.m_result_sel_compare_m
.sym 26808 $abc$46512$n6323_1
.sym 26809 lm32_cpu.load_store_unit.data_w[24]
.sym 26810 lm32_cpu.load_store_unit.d_we_o
.sym 26811 $abc$46512$n3919
.sym 26813 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 26814 lm32_cpu.operand_m[2]
.sym 26815 $abc$46512$n7533
.sym 26816 lm32_cpu.load_store_unit.data_w[20]
.sym 26817 $abc$46512$n4151_1
.sym 26818 lm32_cpu.load_store_unit.d_adr_o[2]
.sym 26819 spiflash_bus_adr[8]
.sym 26825 $abc$46512$n6321_1
.sym 26826 $abc$46512$n6313_1
.sym 26830 lm32_cpu.load_store_unit.size_w[1]
.sym 26831 lm32_cpu.load_store_unit.data_w[26]
.sym 26832 lm32_cpu.load_store_unit.size_w[0]
.sym 26833 $abc$46512$n6035
.sym 26834 lm32_cpu.operand_w[9]
.sym 26835 $abc$46512$n4190_1
.sym 26836 $abc$46512$n2515
.sym 26838 lm32_cpu.load_store_unit.data_w[25]
.sym 26839 $abc$46512$n3589
.sym 26840 $abc$46512$n3611
.sym 26847 lm32_cpu.load_store_unit.size_w[1]
.sym 26848 lm32_cpu.load_store_unit.data_w[9]
.sym 26849 $abc$46512$n4209
.sym 26851 lm32_cpu.load_store_unit.data_w[19]
.sym 26852 $abc$46512$n4311_1
.sym 26854 shared_dat_r[0]
.sym 26855 lm32_cpu.w_result_sel_load_w
.sym 26856 $abc$46512$n3865_1
.sym 26858 lm32_cpu.load_store_unit.data_w[26]
.sym 26859 lm32_cpu.load_store_unit.size_w[1]
.sym 26861 lm32_cpu.load_store_unit.size_w[0]
.sym 26864 lm32_cpu.load_store_unit.data_w[19]
.sym 26866 lm32_cpu.load_store_unit.size_w[0]
.sym 26867 lm32_cpu.load_store_unit.size_w[1]
.sym 26871 lm32_cpu.load_store_unit.size_w[0]
.sym 26872 lm32_cpu.load_store_unit.data_w[25]
.sym 26873 lm32_cpu.load_store_unit.size_w[1]
.sym 26876 lm32_cpu.load_store_unit.data_w[9]
.sym 26877 $abc$46512$n3865_1
.sym 26878 $abc$46512$n4190_1
.sym 26879 lm32_cpu.load_store_unit.data_w[25]
.sym 26883 $abc$46512$n6035
.sym 26884 $abc$46512$n3611
.sym 26888 $abc$46512$n3589
.sym 26889 $abc$46512$n6321_1
.sym 26890 $abc$46512$n6313_1
.sym 26894 shared_dat_r[0]
.sym 26900 $abc$46512$n4209
.sym 26901 lm32_cpu.operand_w[9]
.sym 26902 lm32_cpu.w_result_sel_load_w
.sym 26903 $abc$46512$n4311_1
.sym 26904 $abc$46512$n2515
.sym 26905 sys_clk_$glb_clk
.sym 26906 lm32_cpu.rst_i_$glb_sr
.sym 26907 $abc$46512$n4250_1
.sym 26908 $abc$46512$n4414_1
.sym 26909 $abc$46512$n4790_1
.sym 26910 $abc$46512$n4093
.sym 26911 lm32_cpu.load_store_unit.data_w[12]
.sym 26912 lm32_cpu.load_store_unit.data_w[28]
.sym 26913 $abc$46512$n4475_1
.sym 26914 lm32_cpu.load_store_unit.data_w[6]
.sym 26915 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 26916 $abc$46512$n6321_1
.sym 26918 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 26919 $abc$46512$n6321_1
.sym 26920 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 26921 lm32_cpu.load_store_unit.size_w[0]
.sym 26922 lm32_cpu.operand_m[1]
.sym 26924 $abc$46512$n6797
.sym 26925 $abc$46512$n4209
.sym 26926 lm32_cpu.load_store_unit.data_w[25]
.sym 26927 lm32_cpu.load_store_unit.data_w[26]
.sym 26928 $abc$46512$n4878
.sym 26929 $abc$46512$n2450
.sym 26930 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 26934 lm32_cpu.load_store_unit.data_w[9]
.sym 26935 lm32_cpu.w_result[1]
.sym 26936 $abc$46512$n4475_1
.sym 26939 $abc$46512$n4191
.sym 26942 lm32_cpu.w_result[9]
.sym 26948 lm32_cpu.w_result_sel_load_w
.sym 26950 lm32_cpu.load_store_unit.size_w[1]
.sym 26951 $abc$46512$n3856_1
.sym 26952 lm32_cpu.load_store_unit.data_w[26]
.sym 26954 $abc$46512$n3611
.sym 26955 $abc$46512$n4453
.sym 26956 lm32_cpu.load_store_unit.size_w[0]
.sym 26957 $abc$46512$n4374_1
.sym 26958 $abc$46512$n4374_1
.sym 26959 lm32_cpu.load_store_unit.data_w[18]
.sym 26960 lm32_cpu.load_store_unit.data_w[17]
.sym 26962 lm32_cpu.load_store_unit.data_w[16]
.sym 26963 $abc$46512$n3856_1
.sym 26968 $abc$46512$n4454_1
.sym 26969 lm32_cpu.load_store_unit.data_w[24]
.sym 26970 lm32_cpu.load_store_unit.d_we_o
.sym 26974 lm32_cpu.operand_w[2]
.sym 26975 $abc$46512$n2558
.sym 26977 lm32_cpu.load_store_unit.data_w[28]
.sym 26981 lm32_cpu.load_store_unit.size_w[1]
.sym 26983 lm32_cpu.load_store_unit.data_w[28]
.sym 26984 lm32_cpu.load_store_unit.size_w[0]
.sym 26987 lm32_cpu.load_store_unit.size_w[0]
.sym 26988 lm32_cpu.load_store_unit.size_w[1]
.sym 26989 lm32_cpu.load_store_unit.data_w[16]
.sym 26994 lm32_cpu.load_store_unit.data_w[17]
.sym 26995 lm32_cpu.load_store_unit.size_w[1]
.sym 26996 lm32_cpu.load_store_unit.size_w[0]
.sym 26999 lm32_cpu.load_store_unit.data_w[24]
.sym 27000 $abc$46512$n4374_1
.sym 27001 lm32_cpu.load_store_unit.data_w[16]
.sym 27002 $abc$46512$n3856_1
.sym 27005 lm32_cpu.load_store_unit.data_w[18]
.sym 27006 $abc$46512$n3856_1
.sym 27007 lm32_cpu.load_store_unit.data_w[26]
.sym 27008 $abc$46512$n4374_1
.sym 27012 $abc$46512$n3611
.sym 27014 lm32_cpu.load_store_unit.d_we_o
.sym 27017 lm32_cpu.w_result_sel_load_w
.sym 27018 lm32_cpu.operand_w[2]
.sym 27019 $abc$46512$n4454_1
.sym 27020 $abc$46512$n4453
.sym 27023 lm32_cpu.load_store_unit.size_w[0]
.sym 27024 lm32_cpu.load_store_unit.size_w[1]
.sym 27026 lm32_cpu.load_store_unit.data_w[18]
.sym 27027 $abc$46512$n2558
.sym 27028 sys_clk_$glb_clk
.sym 27029 lm32_cpu.rst_i_$glb_sr
.sym 27030 lm32_cpu.w_result[1]
.sym 27031 $abc$46512$n5005
.sym 27032 $abc$46512$n4191
.sym 27033 spiflash_bus_adr[0]
.sym 27034 lm32_cpu.w_result[2]
.sym 27035 $abc$46512$n4915
.sym 27036 shared_dat_r[1]
.sym 27037 $abc$46512$n6899_1
.sym 27039 $abc$46512$n3772
.sym 27041 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 27042 $abc$46512$n6687
.sym 27043 $abc$46512$n2515
.sym 27044 lm32_cpu.load_store_unit.wb_load_complete
.sym 27045 $abc$46512$n4093
.sym 27047 $abc$46512$n5364
.sym 27048 lm32_cpu.w_result[5]
.sym 27049 $abc$46512$n6035
.sym 27050 lm32_cpu.load_store_unit.wb_data_m[28]
.sym 27051 $abc$46512$n4414_1
.sym 27053 $abc$46512$n5843
.sym 27057 $abc$46512$n4915
.sym 27058 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 27060 lm32_cpu.load_store_unit.d_dat_o[19]
.sym 27061 sram_bus_dat_w[1]
.sym 27062 lm32_cpu.load_store_unit.d_dat_o[0]
.sym 27063 lm32_cpu.w_result[2]
.sym 27065 lm32_cpu.operand_w[1]
.sym 27072 lm32_cpu.load_store_unit.wb_data_m[8]
.sym 27076 $abc$46512$n3858
.sym 27077 lm32_cpu.load_store_unit.wb_data_m[18]
.sym 27078 $abc$46512$n2552
.sym 27079 lm32_cpu.load_store_unit.wb_data_m[16]
.sym 27080 lm32_cpu.load_store_unit.wb_data_m[9]
.sym 27082 $abc$46512$n3611
.sym 27083 lm32_cpu.load_store_unit.wb_data_m[17]
.sym 27084 lm32_cpu.load_store_unit.wb_data_m[19]
.sym 27086 lm32_cpu.load_store_unit.data_w[9]
.sym 27091 lm32_cpu.load_store_unit.data_w[17]
.sym 27097 $abc$46512$n4374_1
.sym 27106 $abc$46512$n3611
.sym 27107 $abc$46512$n2552
.sym 27111 lm32_cpu.load_store_unit.wb_data_m[19]
.sym 27117 lm32_cpu.load_store_unit.wb_data_m[8]
.sym 27125 lm32_cpu.load_store_unit.wb_data_m[18]
.sym 27129 lm32_cpu.load_store_unit.wb_data_m[17]
.sym 27134 $abc$46512$n4374_1
.sym 27135 lm32_cpu.load_store_unit.data_w[9]
.sym 27136 $abc$46512$n3858
.sym 27137 lm32_cpu.load_store_unit.data_w[17]
.sym 27141 lm32_cpu.load_store_unit.wb_data_m[16]
.sym 27147 lm32_cpu.load_store_unit.wb_data_m[9]
.sym 27151 sys_clk_$glb_clk
.sym 27152 lm32_cpu.rst_i_$glb_sr
.sym 27153 lm32_cpu.instruction_unit.icache_refill_data[19]
.sym 27154 lm32_cpu.instruction_unit.icache_refill_data[18]
.sym 27155 spiflash_bus_adr[4]
.sym 27156 $abc$46512$n2819
.sym 27158 spiflash_bus_adr[6]
.sym 27159 lm32_cpu.instruction_unit.icache_refill_data[17]
.sym 27165 $abc$46512$n5848
.sym 27166 shared_dat_r[1]
.sym 27167 lm32_cpu.instruction_unit.i_adr_o[2]
.sym 27168 $abc$46512$n4473_1
.sym 27169 lm32_cpu.w_result[15]
.sym 27170 $abc$46512$n5364
.sym 27171 $abc$46512$n5373
.sym 27172 lm32_cpu.w_result_sel_load_w
.sym 27173 shared_dat_r[23]
.sym 27174 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 27175 lm32_cpu.load_store_unit.wb_data_m[16]
.sym 27179 spiflash_bus_dat_w[18]
.sym 27182 spiflash_bus_dat_w[2]
.sym 27185 sram_bus_dat_w[2]
.sym 27188 lm32_cpu.instruction_unit.icache_refill_data[18]
.sym 27196 shared_dat_r[21]
.sym 27197 shared_dat_r[3]
.sym 27203 shared_dat_r[9]
.sym 27205 $abc$46512$n2552
.sym 27208 shared_dat_r[19]
.sym 27212 shared_dat_r[18]
.sym 27219 lm32_cpu.instruction_unit.icache_refill_data[18]
.sym 27236 shared_dat_r[9]
.sym 27242 shared_dat_r[3]
.sym 27251 lm32_cpu.instruction_unit.icache_refill_data[18]
.sym 27257 shared_dat_r[19]
.sym 27265 shared_dat_r[18]
.sym 27270 shared_dat_r[21]
.sym 27273 $abc$46512$n2552
.sym 27274 sys_clk_$glb_clk
.sym 27275 lm32_cpu.rst_i_$glb_sr
.sym 27276 spiflash_bus_dat_w[16]
.sym 27277 spiflash_bus_dat_w[22]
.sym 27278 shared_dat_r[18]
.sym 27279 lm32_cpu.load_store_unit.wb_select_m
.sym 27281 spiflash_bus_dat_w[19]
.sym 27282 spiflash_bus_dat_w[16]
.sym 27283 spiflash_bus_dat_w[18]
.sym 27284 lm32_cpu.instruction_unit.icache_refill_data[18]
.sym 27288 sram_bus_dat_w[2]
.sym 27290 lm32_cpu.write_enable_q_w
.sym 27291 $abc$46512$n2552
.sym 27292 $abc$46512$n2552
.sym 27293 shared_dat_r[3]
.sym 27294 lm32_cpu.load_store_unit.wb_data_m[3]
.sym 27295 lm32_cpu.instruction_unit.icache_refill_data[19]
.sym 27297 $abc$46512$n5167_1
.sym 27299 lm32_cpu.w_result[0]
.sym 27302 lm32_cpu.load_store_unit.d_we_o
.sym 27304 interface3_bank_bus_dat_r[7]
.sym 27305 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 27307 lm32_cpu.load_store_unit.store_data_m[0]
.sym 27309 sram_bus_we
.sym 27310 grant
.sym 27318 lm32_cpu.load_store_unit.store_data_m[20]
.sym 27319 $abc$46512$n2567
.sym 27321 lm32_cpu.load_store_unit.store_data_m[16]
.sym 27331 lm32_cpu.load_store_unit.store_data_m[0]
.sym 27363 lm32_cpu.load_store_unit.store_data_m[20]
.sym 27377 lm32_cpu.load_store_unit.store_data_m[0]
.sym 27393 lm32_cpu.load_store_unit.store_data_m[16]
.sym 27396 $abc$46512$n2567
.sym 27397 sys_clk_$glb_clk
.sym 27398 lm32_cpu.rst_i_$glb_sr
.sym 27400 spiflash_bus_dat_w[22]
.sym 27401 $abc$46512$n6466_1
.sym 27403 $abc$46512$n5906
.sym 27406 spiflash_bus_adr[4]
.sym 27407 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 27411 lm32_cpu.load_store_unit.d_dat_o[18]
.sym 27413 $abc$46512$n3371
.sym 27415 shared_dat_r[21]
.sym 27416 shared_dat_r[19]
.sym 27417 lm32_cpu.load_store_unit.d_dat_o[20]
.sym 27419 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 27421 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 27422 $abc$46512$n5161_1
.sym 27423 sram_bus_dat_w[2]
.sym 27426 sram_bus_adr[3]
.sym 27429 spiflash_bus_dat_w[19]
.sym 27433 spiflash_bus_dat_w[18]
.sym 27434 lm32_cpu.load_store_unit.d_dat_o[16]
.sym 27452 spiflash_bus_dat_w[2]
.sym 27462 lm32_cpu.load_store_unit.d_we_o
.sym 27463 basesoc_counter[0]
.sym 27467 basesoc_counter[1]
.sym 27470 grant
.sym 27485 lm32_cpu.load_store_unit.d_we_o
.sym 27486 basesoc_counter[0]
.sym 27487 basesoc_counter[1]
.sym 27488 grant
.sym 27498 spiflash_bus_dat_w[2]
.sym 27520 sys_clk_$glb_clk
.sym 27521 sys_rst_$glb_sr
.sym 27525 basesoc_counter[1]
.sym 27529 basesoc_counter[0]
.sym 27530 sram_bus_dat_w[2]
.sym 27534 spiflash_bus_dat_w[7]
.sym 27537 interface0_bank_bus_dat_r[3]
.sym 27538 $abc$46512$n5927
.sym 27539 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 27540 sram_bus_we
.sym 27543 $abc$46512$n6472_1
.sym 27544 sram_bus_dat_w[2]
.sym 27545 $abc$46512$n116
.sym 27546 sram_bus_dat_w[1]
.sym 27549 $abc$46512$n3365
.sym 27550 $abc$46512$n5906
.sym 27551 sram_bus_dat_w[2]
.sym 27554 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 27555 $abc$46512$n6491
.sym 27557 $abc$46512$n6467
.sym 27574 $abc$46512$n2801
.sym 27584 $abc$46512$n3088
.sym 27593 csrbank0_scratch1_w[7]
.sym 27616 $abc$46512$n3088
.sym 27633 csrbank0_scratch1_w[7]
.sym 27642 $abc$46512$n2801
.sym 27643 sys_clk_$glb_clk
.sym 27644 sys_rst_$glb_sr
.sym 27645 $abc$46512$n6462
.sym 27646 $abc$46512$n6494
.sym 27647 $abc$46512$n6470
.sym 27648 $abc$46512$n2765
.sym 27649 $abc$46512$n6486
.sym 27650 $abc$46512$n5943
.sym 27651 $abc$46512$n5130_1
.sym 27652 $abc$46512$n6454_1
.sym 27653 sram_bus_dat_w[6]
.sym 27656 sram_bus_dat_w[6]
.sym 27657 sram_bus_dat_w[6]
.sym 27658 $abc$46512$n3589
.sym 27661 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 27662 basesoc_counter[0]
.sym 27665 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 27666 $abc$46512$n2624
.sym 27668 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 27669 $abc$46512$n6468
.sym 27670 sram_bus_dat_w[2]
.sym 27671 $abc$46512$n2596
.sym 27672 spiflash_bus_ack
.sym 27673 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 27674 $abc$46512$n5130_1
.sym 27676 spiflash_bus_adr[4]
.sym 27677 $abc$46512$n23
.sym 27678 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 27679 spiflash_bus_dat_w[18]
.sym 27687 $abc$46512$n2746
.sym 27688 $abc$46512$n2746
.sym 27689 $auto$alumacc.cc:474:replace_alu$4459.C[3]
.sym 27691 $abc$46512$n3728_1
.sym 27694 csrbank0_bus_errors0_w[2]
.sym 27695 $abc$46512$n3726_1
.sym 27696 sram_bus_adr[3]
.sym 27697 $abc$46512$n5035_1
.sym 27698 csrbank0_bus_errors0_w[6]
.sym 27701 $abc$46512$n5105_1
.sym 27702 sram_bus_we
.sym 27708 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 27711 $abc$46512$n7044_1
.sym 27712 sys_rst
.sym 27713 $abc$46512$n7047_1
.sym 27719 $abc$46512$n3726_1
.sym 27720 sram_bus_adr[3]
.sym 27721 $abc$46512$n7044_1
.sym 27722 csrbank0_bus_errors0_w[2]
.sym 27725 sys_rst
.sym 27728 $abc$46512$n5105_1
.sym 27731 $abc$46512$n3726_1
.sym 27732 sram_bus_adr[3]
.sym 27733 $abc$46512$n7047_1
.sym 27734 csrbank0_bus_errors0_w[6]
.sym 27739 $abc$46512$n2746
.sym 27756 $auto$alumacc.cc:474:replace_alu$4459.C[3]
.sym 27757 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 27761 $abc$46512$n3728_1
.sym 27762 $abc$46512$n5035_1
.sym 27763 sys_rst
.sym 27764 sram_bus_we
.sym 27765 $abc$46512$n2746
.sym 27766 sys_clk_$glb_clk
.sym 27767 sys_rst_$glb_sr
.sym 27768 $abc$46512$n6471
.sym 27769 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 27770 $abc$46512$n6495
.sym 27771 $abc$46512$n5977
.sym 27772 $abc$46512$n6491
.sym 27773 $abc$46512$n6467
.sym 27774 $abc$46512$n5123_1
.sym 27775 $abc$46512$n6487_1
.sym 27777 $abc$46512$n3726_1
.sym 27780 csrbank0_bus_errors0_w[2]
.sym 27782 $abc$46512$n6454_1
.sym 27783 $abc$46512$n5035_1
.sym 27784 $abc$46512$n5945
.sym 27785 $abc$46512$n5095
.sym 27786 csrbank0_bus_errors0_w[6]
.sym 27787 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 27789 $abc$46512$n5105_1
.sym 27790 $abc$46512$n17
.sym 27791 sys_rst
.sym 27792 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 27793 $abc$46512$n5915
.sym 27794 $abc$46512$n5900
.sym 27795 $abc$46512$n5912
.sym 27796 spiflash_bus_adr[0]
.sym 27798 $abc$46512$n5035_1
.sym 27800 $abc$46512$n5130_1
.sym 27801 $abc$46512$n5899
.sym 27802 $abc$46512$n19
.sym 27803 $abc$46512$n2600
.sym 27813 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 27816 $abc$46512$n5036_1
.sym 27817 sram_bus_adr[3]
.sym 27820 $abc$46512$n2746
.sym 27821 $PACKER_VCC_NET_$glb_clk
.sym 27824 sram_bus_adr[2]
.sym 27826 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 27827 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 27837 sram_bus_dat_w[6]
.sym 27844 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 27847 $auto$alumacc.cc:474:replace_alu$4459.C[2]
.sym 27850 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 27853 $nextpnr_ICESTORM_LC_3$I3
.sym 27856 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 27857 $auto$alumacc.cc:474:replace_alu$4459.C[2]
.sym 27863 $nextpnr_ICESTORM_LC_3$I3
.sym 27867 $PACKER_VCC_NET_$glb_clk
.sym 27868 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 27874 sram_bus_dat_w[6]
.sym 27884 sram_bus_adr[3]
.sym 27885 sram_bus_adr[2]
.sym 27886 $abc$46512$n5036_1
.sym 27888 $abc$46512$n2746
.sym 27889 sys_clk_$glb_clk
.sym 27890 sys_rst_$glb_sr
.sym 27891 $abc$46512$n6476
.sym 27892 csrbank0_scratch0_w[2]
.sym 27893 $abc$46512$n6043
.sym 27894 $abc$46512$n21
.sym 27895 spiflash_bus_adr[4]
.sym 27899 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 27900 sys_rst
.sym 27903 csrbank0_bus_errors1_w[2]
.sym 27904 $abc$46512$n5123_1
.sym 27905 $abc$46512$n5038_1
.sym 27906 $abc$46512$n5032_1
.sym 27907 $abc$46512$n23
.sym 27908 $abc$46512$n5912
.sym 27909 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 27910 $abc$46512$n5032_1
.sym 27911 $abc$46512$n5915
.sym 27912 $abc$46512$n5036_1
.sym 27913 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 27915 lm32_cpu.load_store_unit.d_dat_o[16]
.sym 27916 $abc$46512$n6469_1
.sym 27919 $abc$46512$n2596
.sym 27920 $abc$46512$n5979
.sym 27921 $abc$46512$n1646
.sym 27923 spiflash_bus_adr[2]
.sym 27926 spiflash_bus_dat_w[19]
.sym 27932 sram_bus_adr[3]
.sym 27935 sram_bus_adr[2]
.sym 27941 sys_rst
.sym 27944 sram_bus_we
.sym 27945 $abc$46512$n5030_1
.sym 27946 $abc$46512$n3728_1
.sym 27947 $abc$46512$n5036_1
.sym 27949 $abc$46512$n23
.sym 27959 $abc$46512$n2602
.sym 27962 $abc$46512$n19
.sym 27966 $abc$46512$n19
.sym 27972 sram_bus_adr[3]
.sym 27973 sram_bus_adr[2]
.sym 27974 $abc$46512$n5036_1
.sym 27980 $abc$46512$n23
.sym 28001 sys_rst
.sym 28002 $abc$46512$n3728_1
.sym 28003 $abc$46512$n5030_1
.sym 28004 sram_bus_we
.sym 28011 $abc$46512$n2602
.sym 28012 sys_clk_$glb_clk
.sym 28014 $abc$46512$n6477
.sym 28016 $abc$46512$n6049
.sym 28017 $abc$46512$n5909
.sym 28018 $abc$46512$n5899
.sym 28019 $abc$46512$n6461
.sym 28021 $abc$46512$n5897
.sym 28022 sram_bus_dat_w[2]
.sym 28023 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 28026 sram_bus_adr[3]
.sym 28027 sys_rst
.sym 28028 csrbank0_scratch3_w[5]
.sym 28029 $abc$46512$n21
.sym 28030 $abc$46512$n5127_1
.sym 28032 $PACKER_VCC_NET_$glb_clk
.sym 28033 $abc$46512$n6476
.sym 28035 csrbank0_scratch0_w[2]
.sym 28036 csrbank0_scratch1_w[5]
.sym 28037 $abc$46512$n6043
.sym 28038 $abc$46512$n5906
.sym 28040 $abc$46512$n21
.sym 28055 $abc$46512$n5030_1
.sym 28057 $abc$46512$n2598
.sym 28058 $abc$46512$n21
.sym 28064 $abc$46512$n72
.sym 28067 csrbank0_bus_errors3_w[6]
.sym 28069 $abc$46512$n2596
.sym 28072 $abc$46512$n5130_1
.sym 28096 $abc$46512$n21
.sym 28103 $abc$46512$n2596
.sym 28106 csrbank0_bus_errors3_w[6]
.sym 28107 $abc$46512$n5030_1
.sym 28108 $abc$46512$n5130_1
.sym 28109 $abc$46512$n72
.sym 28134 $abc$46512$n2598
.sym 28135 sys_clk_$glb_clk
.sym 28137 $abc$46512$n6469_1
.sym 28139 $abc$46512$n5979
.sym 28150 sram_bus_adr[2]
.sym 28151 $PACKER_GND_NET
.sym 28152 $abc$46512$n5909
.sym 28153 $abc$46512$n2598
.sym 28154 $abc$46512$n6050_1
.sym 28155 csrbank0_bus_errors3_w[6]
.sym 28156 $abc$46512$n6477
.sym 28157 $abc$46512$n5911
.sym 28159 $abc$46512$n5032_1
.sym 28160 $abc$46512$n6049
.sym 28164 spiflash_bus_adr[4]
.sym 28180 $abc$46512$n2596
.sym 28200 $abc$46512$n21
.sym 28223 $abc$46512$n21
.sym 28257 $abc$46512$n2596
.sym 28258 sys_clk_$glb_clk
.sym 28261 spiflash_bus_adr[4]
.sym 28274 $abc$46512$n2602
.sym 28278 $abc$46512$n5961
.sym 28281 $abc$46512$n66
.sym 28283 $abc$46512$n5979
.sym 28391 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 28395 sram_bus_dat_w[6]
.sym 28522 sram_bus_dat_w[0]
.sym 28551 $PACKER_GND_NET
.sym 28564 $PACKER_GND_NET
.sym 28623 $abc$46512$n6326_1
.sym 28745 $abc$46512$n3364
.sym 28777 $abc$46512$n3887
.sym 28786 $abc$46512$n2490
.sym 28904 $abc$46512$n6333_1
.sym 28909 lm32_cpu.operand_1_x[18]
.sym 28942 lm32_cpu.operand_1_x[3]
.sym 28944 $abc$46512$n3887
.sym 28947 lm32_cpu.interrupt_unit.im[4]
.sym 28952 $abc$46512$n2490
.sym 28959 $abc$46512$n4424_1
.sym 28980 lm32_cpu.operand_1_x[3]
.sym 28997 $abc$46512$n3887
.sym 28998 $abc$46512$n4424_1
.sym 29000 lm32_cpu.interrupt_unit.im[4]
.sym 29013 $abc$46512$n2490
.sym 29014 sys_clk_$glb_clk
.sym 29015 lm32_cpu.rst_i_$glb_sr
.sym 29025 lm32_cpu.pc_x[21]
.sym 29029 lm32_cpu.adder_op_x_n
.sym 29030 $abc$46512$n4423_1
.sym 29034 $abc$46512$n5106
.sym 29035 lm32_cpu.interrupt_unit.im[4]
.sym 29038 lm32_cpu.operand_1_x[3]
.sym 29040 $abc$46512$n6335_1
.sym 29044 spiflash_bus_adr[3]
.sym 29046 $abc$46512$n3372
.sym 29049 spiflash_bus_adr[4]
.sym 29050 $abc$46512$n4198_1
.sym 29051 spiflash_bus_dat_w[4]
.sym 29059 lm32_cpu.x_result_sel_add_x
.sym 29061 spiflash_bus_dat_w[7]
.sym 29062 $abc$46512$n4363_1
.sym 29067 lm32_cpu.interrupt_unit.im[3]
.sym 29071 $abc$46512$n4444
.sym 29072 lm32_cpu.interrupt_unit.im[7]
.sym 29084 $abc$46512$n3887
.sym 29085 $abc$46512$n3887
.sym 29090 lm32_cpu.interrupt_unit.im[7]
.sym 29091 $abc$46512$n3887
.sym 29092 lm32_cpu.x_result_sel_add_x
.sym 29093 $abc$46512$n4363_1
.sym 29120 lm32_cpu.interrupt_unit.im[3]
.sym 29121 lm32_cpu.x_result_sel_add_x
.sym 29122 $abc$46512$n4444
.sym 29123 $abc$46512$n3887
.sym 29126 spiflash_bus_dat_w[7]
.sym 29140 $abc$46512$n6118
.sym 29142 $abc$46512$n6116
.sym 29144 $abc$46512$n6114
.sym 29146 $abc$46512$n6112
.sym 29150 $abc$46512$n6360
.sym 29151 $abc$46512$n4362_1
.sym 29153 $abc$46512$n4443_1
.sym 29159 sram_bus_dat_w[5]
.sym 29168 lm32_cpu.operand_1_x[31]
.sym 29169 lm32_cpu.x_result[8]
.sym 29170 $abc$46512$n3887
.sym 29171 $abc$46512$n3887
.sym 29180 lm32_cpu.operand_1_x[5]
.sym 29182 lm32_cpu.operand_1_x[15]
.sym 29184 $abc$46512$n4344_1
.sym 29187 $abc$46512$n7152_1
.sym 29188 lm32_cpu.load_store_unit.d_dat_o[4]
.sym 29191 $abc$46512$n2490
.sym 29192 $abc$46512$n3887
.sym 29195 lm32_cpu.operand_1_x[17]
.sym 29199 grant
.sym 29203 lm32_cpu.x_result_sel_add_x
.sym 29209 lm32_cpu.interrupt_unit.im[15]
.sym 29220 lm32_cpu.operand_1_x[17]
.sym 29227 lm32_cpu.operand_1_x[5]
.sym 29231 lm32_cpu.load_store_unit.d_dat_o[4]
.sym 29233 grant
.sym 29244 lm32_cpu.operand_1_x[15]
.sym 29250 $abc$46512$n3887
.sym 29251 lm32_cpu.interrupt_unit.im[15]
.sym 29255 $abc$46512$n7152_1
.sym 29257 lm32_cpu.x_result_sel_add_x
.sym 29258 $abc$46512$n4344_1
.sym 29259 $abc$46512$n2490
.sym 29260 sys_clk_$glb_clk
.sym 29261 lm32_cpu.rst_i_$glb_sr
.sym 29263 $abc$46512$n6110
.sym 29265 $abc$46512$n6108
.sym 29267 $abc$46512$n6106
.sym 29269 $abc$46512$n6103
.sym 29270 lm32_cpu.operand_1_x[5]
.sym 29272 $abc$46512$n5284_1
.sym 29276 lm32_cpu.x_result[9]
.sym 29278 lm32_cpu.load_store_unit.store_data_m[4]
.sym 29279 spiflash_bus_adr[6]
.sym 29281 $abc$46512$n5106
.sym 29283 lm32_cpu.operand_1_x[17]
.sym 29284 lm32_cpu.load_store_unit.d_dat_o[4]
.sym 29285 spiflash_bus_adr[0]
.sym 29287 spiflash_bus_adr[0]
.sym 29289 spiflash_bus_dat_w[4]
.sym 29291 $abc$46512$n1648
.sym 29294 basesoc_sram_we[0]
.sym 29295 storage[15][6]
.sym 29296 $abc$46512$n4180_1
.sym 29297 lm32_cpu.eba[6]
.sym 29305 $abc$46512$n4446
.sym 29306 $abc$46512$n6116
.sym 29307 lm32_cpu.adder_op_x_n
.sym 29308 $abc$46512$n4449
.sym 29309 basesoc_sram_we[0]
.sym 29310 $abc$46512$n4455
.sym 29311 lm32_cpu.x_result_sel_csr_x
.sym 29312 $abc$46512$n4200_1
.sym 29313 $abc$46512$n6104
.sym 29315 lm32_cpu.x_result_sel_add_x
.sym 29316 $abc$46512$n1646
.sym 29318 $abc$46512$n6112
.sym 29321 lm32_cpu.adder.addsub.tmp_subResult[16]
.sym 29322 lm32_cpu.adder.addsub.tmp_addResult[16]
.sym 29323 $abc$46512$n3372
.sym 29324 $abc$46512$n6106
.sym 29330 $abc$46512$n6108
.sym 29332 $abc$46512$n4199
.sym 29334 $abc$46512$n4461
.sym 29336 $abc$46512$n1646
.sym 29337 $abc$46512$n4449
.sym 29338 $abc$46512$n6108
.sym 29339 $abc$46512$n6104
.sym 29342 lm32_cpu.adder.addsub.tmp_addResult[16]
.sym 29343 lm32_cpu.adder.addsub.tmp_subResult[16]
.sym 29344 lm32_cpu.x_result_sel_add_x
.sym 29345 lm32_cpu.adder_op_x_n
.sym 29348 basesoc_sram_we[0]
.sym 29354 $abc$46512$n6104
.sym 29355 $abc$46512$n1646
.sym 29356 $abc$46512$n6106
.sym 29357 $abc$46512$n4446
.sym 29360 $abc$46512$n1646
.sym 29361 $abc$46512$n6116
.sym 29362 $abc$46512$n4461
.sym 29363 $abc$46512$n6104
.sym 29366 lm32_cpu.x_result_sel_add_x
.sym 29367 $abc$46512$n4200_1
.sym 29368 lm32_cpu.x_result_sel_csr_x
.sym 29369 $abc$46512$n4199
.sym 29372 $abc$46512$n6112
.sym 29373 $abc$46512$n4455
.sym 29374 $abc$46512$n1646
.sym 29375 $abc$46512$n6104
.sym 29379 basesoc_sram_we[0]
.sym 29381 $abc$46512$n3372
.sym 29383 sys_clk_$glb_clk
.sym 29384 $abc$46512$n3108_$glb_sr
.sym 29386 $abc$46512$n5870
.sym 29388 $abc$46512$n5868
.sym 29390 $abc$46512$n5866
.sym 29392 $abc$46512$n5864
.sym 29394 $abc$46512$n3878
.sym 29396 $abc$46512$n4066
.sym 29399 $abc$46512$n6104
.sym 29400 $abc$46512$n8360
.sym 29402 lm32_cpu.operand_1_x[16]
.sym 29403 spiflash_bus_adr[2]
.sym 29406 lm32_cpu.operand_1_x[21]
.sym 29408 spiflash_bus_adr[6]
.sym 29411 $abc$46512$n4023
.sym 29412 $abc$46512$n4024_1
.sym 29414 spiflash_bus_adr[7]
.sym 29416 spiflash_bus_adr[7]
.sym 29418 $abc$46512$n6353
.sym 29420 lm32_cpu.eba[5]
.sym 29426 $abc$46512$n4449
.sym 29427 $abc$46512$n5856
.sym 29428 $abc$46512$n5856
.sym 29429 $abc$46512$n4446
.sym 29430 $abc$46512$n4452
.sym 29432 $abc$46512$n4458
.sym 29434 lm32_cpu.operand_1_x[15]
.sym 29436 $abc$46512$n4455
.sym 29437 $abc$46512$n6104
.sym 29438 lm32_cpu.operand_1_x[31]
.sym 29444 $abc$46512$n2444
.sym 29445 $abc$46512$n6110
.sym 29447 $abc$46512$n5866
.sym 29451 $abc$46512$n5862
.sym 29452 $abc$46512$n1646
.sym 29453 $abc$46512$n5860
.sym 29454 $abc$46512$n1645
.sym 29455 $abc$46512$n5858
.sym 29457 $abc$46512$n5864
.sym 29459 $abc$46512$n5856
.sym 29460 $abc$46512$n1645
.sym 29461 $abc$46512$n5858
.sym 29462 $abc$46512$n4446
.sym 29465 $abc$46512$n4455
.sym 29466 $abc$46512$n5864
.sym 29467 $abc$46512$n1645
.sym 29468 $abc$46512$n5856
.sym 29471 $abc$46512$n4458
.sym 29472 $abc$46512$n5866
.sym 29473 $abc$46512$n5856
.sym 29474 $abc$46512$n1645
.sym 29477 lm32_cpu.operand_1_x[15]
.sym 29483 $abc$46512$n4449
.sym 29484 $abc$46512$n5856
.sym 29485 $abc$46512$n5860
.sym 29486 $abc$46512$n1645
.sym 29489 lm32_cpu.operand_1_x[31]
.sym 29495 $abc$46512$n4452
.sym 29496 $abc$46512$n1646
.sym 29497 $abc$46512$n6104
.sym 29498 $abc$46512$n6110
.sym 29501 $abc$46512$n1645
.sym 29502 $abc$46512$n5862
.sym 29503 $abc$46512$n5856
.sym 29504 $abc$46512$n4452
.sym 29505 $abc$46512$n2444
.sym 29506 sys_clk_$glb_clk
.sym 29507 lm32_cpu.rst_i_$glb_sr
.sym 29509 $abc$46512$n5862
.sym 29511 $abc$46512$n5860
.sym 29513 $abc$46512$n5858
.sym 29515 $abc$46512$n5855
.sym 29517 $abc$46512$n6846_1
.sym 29519 lm32_cpu.load_store_unit.d_dat_o[19]
.sym 29520 lm32_cpu.x_result_sel_csr_x
.sym 29522 lm32_cpu.operand_1_x[22]
.sym 29524 $abc$46512$n4455
.sym 29526 $abc$46512$n4452
.sym 29528 $abc$46512$n4458
.sym 29529 $abc$46512$n5106
.sym 29530 lm32_cpu.operand_1_x[15]
.sym 29532 $abc$46512$n6335_1
.sym 29533 $abc$46512$n6363
.sym 29534 $abc$46512$n6343_1
.sym 29535 $abc$46512$n4451
.sym 29536 spiflash_bus_dat_w[0]
.sym 29537 spiflash_bus_adr[4]
.sym 29538 $abc$46512$n3372
.sym 29539 lm32_cpu.eba[22]
.sym 29542 $abc$46512$n4443
.sym 29543 spiflash_bus_dat_w[4]
.sym 29549 $abc$46512$n6336_1
.sym 29550 $abc$46512$n6355
.sym 29551 $abc$46512$n4451
.sym 29552 lm32_cpu.eba[15]
.sym 29553 lm32_cpu.interrupt_unit.im[24]
.sym 29554 $abc$46512$n6337_1
.sym 29556 $abc$46512$n6346_1
.sym 29557 $abc$46512$n4452
.sym 29558 $abc$46512$n6335_1
.sym 29559 $abc$46512$n6354
.sym 29560 $abc$46512$n6343_1
.sym 29561 $abc$46512$n1648
.sym 29562 storage[13][6]
.sym 29563 $abc$46512$n6344_1
.sym 29564 $abc$46512$n3888
.sym 29565 storage[15][6]
.sym 29566 basesoc_sram_we[0]
.sym 29567 $abc$46512$n6345_1
.sym 29569 $abc$46512$n424
.sym 29570 $abc$46512$n4455
.sym 29571 $abc$46512$n6352_1
.sym 29573 $abc$46512$n6334
.sym 29574 $abc$46512$n4443
.sym 29575 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 29577 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 29578 $abc$46512$n6353
.sym 29579 $abc$46512$n3887
.sym 29580 $abc$46512$n4454
.sym 29582 $abc$46512$n6352_1
.sym 29583 $abc$46512$n6355
.sym 29584 $abc$46512$n6353
.sym 29585 $abc$46512$n6354
.sym 29588 basesoc_sram_we[0]
.sym 29594 $abc$46512$n4451
.sym 29595 $abc$46512$n4452
.sym 29596 $abc$46512$n4443
.sym 29597 $abc$46512$n1648
.sym 29600 $abc$46512$n6346_1
.sym 29601 $abc$46512$n6343_1
.sym 29602 $abc$46512$n6344_1
.sym 29603 $abc$46512$n6345_1
.sym 29606 storage[15][6]
.sym 29607 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 29608 storage[13][6]
.sym 29609 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 29612 $abc$46512$n4455
.sym 29613 $abc$46512$n4443
.sym 29614 $abc$46512$n1648
.sym 29615 $abc$46512$n4454
.sym 29618 $abc$46512$n6336_1
.sym 29619 $abc$46512$n6334
.sym 29620 $abc$46512$n6335_1
.sym 29621 $abc$46512$n6337_1
.sym 29624 $abc$46512$n3887
.sym 29625 $abc$46512$n3888
.sym 29626 lm32_cpu.eba[15]
.sym 29627 lm32_cpu.interrupt_unit.im[24]
.sym 29629 sys_clk_$glb_clk
.sym 29630 $abc$46512$n424
.sym 29632 $abc$46512$n4463
.sym 29634 $abc$46512$n4460
.sym 29636 $abc$46512$n4457
.sym 29638 $abc$46512$n4454
.sym 29639 $abc$46512$n7128_1
.sym 29640 spiflash_bus_adr[0]
.sym 29641 spiflash_bus_adr[0]
.sym 29643 $abc$46512$n6351_1
.sym 29645 $abc$46512$n6354
.sym 29646 lm32_cpu.eba[15]
.sym 29647 spiflash_bus_adr[8]
.sym 29649 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 29651 sram_bus_dat_w[4]
.sym 29652 spiflash_bus_adr[6]
.sym 29653 $abc$46512$n6336_1
.sym 29657 lm32_cpu.operand_1_x[27]
.sym 29659 $abc$46512$n4449
.sym 29660 spiflash_bus_dat_w[2]
.sym 29661 $abc$46512$n6783_1
.sym 29662 $abc$46512$n3887
.sym 29663 lm32_cpu.x_result[25]
.sym 29664 lm32_cpu.operand_1_x[27]
.sym 29665 $abc$46512$n3887
.sym 29666 spiflash_bus_adr[3]
.sym 29672 $abc$46512$n6328_1
.sym 29673 $abc$46512$n4443
.sym 29674 $abc$46512$n3888
.sym 29675 $abc$46512$n1648
.sym 29677 lm32_cpu.operand_1_x[11]
.sym 29678 lm32_cpu.x_result_sel_csr_x
.sym 29679 $abc$46512$n6325_1
.sym 29680 $abc$46512$n4025
.sym 29681 $abc$46512$n4443
.sym 29682 $abc$46512$n6327_1
.sym 29683 $abc$46512$n2490
.sym 29684 lm32_cpu.interrupt_unit.im[14]
.sym 29685 $abc$46512$n4458
.sym 29686 $abc$46512$n3887
.sym 29687 $abc$46512$n4446
.sym 29689 lm32_cpu.x_result_sel_add_x
.sym 29690 lm32_cpu.eba[5]
.sym 29692 $abc$46512$n4449
.sym 29693 $abc$46512$n4445
.sym 29696 $abc$46512$n3364
.sym 29697 $abc$46512$n6326_1
.sym 29699 $abc$46512$n4448
.sym 29700 basesoc_sram_we[0]
.sym 29701 $abc$46512$n4457
.sym 29702 $abc$46512$n4443
.sym 29703 $abc$46512$n4024_1
.sym 29706 lm32_cpu.operand_1_x[11]
.sym 29711 $abc$46512$n4025
.sym 29712 $abc$46512$n4024_1
.sym 29713 lm32_cpu.x_result_sel_add_x
.sym 29714 lm32_cpu.x_result_sel_csr_x
.sym 29717 $abc$46512$n4443
.sym 29718 $abc$46512$n4445
.sym 29719 $abc$46512$n4446
.sym 29720 $abc$46512$n1648
.sym 29723 $abc$46512$n6325_1
.sym 29724 $abc$46512$n6328_1
.sym 29725 $abc$46512$n6327_1
.sym 29726 $abc$46512$n6326_1
.sym 29729 lm32_cpu.eba[5]
.sym 29730 lm32_cpu.interrupt_unit.im[14]
.sym 29731 $abc$46512$n3888
.sym 29732 $abc$46512$n3887
.sym 29735 $abc$46512$n3364
.sym 29737 basesoc_sram_we[0]
.sym 29741 $abc$46512$n4457
.sym 29742 $abc$46512$n1648
.sym 29743 $abc$46512$n4458
.sym 29744 $abc$46512$n4443
.sym 29747 $abc$46512$n4443
.sym 29748 $abc$46512$n4448
.sym 29749 $abc$46512$n1648
.sym 29750 $abc$46512$n4449
.sym 29751 $abc$46512$n2490
.sym 29752 sys_clk_$glb_clk
.sym 29753 lm32_cpu.rst_i_$glb_sr
.sym 29755 $abc$46512$n4451
.sym 29757 $abc$46512$n4448
.sym 29759 $abc$46512$n4445
.sym 29761 $abc$46512$n4441
.sym 29762 $abc$46512$n3364
.sym 29763 $abc$46512$n4103
.sym 29765 $abc$46512$n3364
.sym 29766 lm32_cpu.operand_1_x[25]
.sym 29767 $abc$46512$n7998
.sym 29768 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 29769 $abc$46512$n4460
.sym 29770 $abc$46512$n3888
.sym 29771 lm32_cpu.eba[16]
.sym 29772 lm32_cpu.pc_x[7]
.sym 29773 lm32_cpu.operand_1_x[11]
.sym 29774 $abc$46512$n2490
.sym 29775 lm32_cpu.eba[9]
.sym 29776 $abc$46512$n4025
.sym 29777 lm32_cpu.eba[16]
.sym 29779 spiflash_bus_adr[0]
.sym 29780 $abc$46512$n4046_1
.sym 29781 $abc$46512$n7536
.sym 29782 $abc$46512$n6965
.sym 29783 lm32_cpu.cc[10]
.sym 29784 $abc$46512$n6374_1
.sym 29785 $abc$46512$n7535
.sym 29786 basesoc_sram_we[0]
.sym 29787 $abc$46512$n7533
.sym 29788 por_rst
.sym 29789 $abc$46512$n7534
.sym 29795 $abc$46512$n6316_1
.sym 29796 $abc$46512$n7534
.sym 29797 $abc$46512$n4446
.sym 29798 $abc$46512$n4046_1
.sym 29800 $abc$46512$n4458
.sym 29801 $abc$46512$n7535
.sym 29803 $abc$46512$n6316_1
.sym 29804 $abc$46512$n6364
.sym 29805 $abc$46512$n7536
.sym 29806 lm32_cpu.x_result_sel_csr_x
.sym 29807 $abc$46512$n6361
.sym 29808 $abc$46512$n4455
.sym 29809 lm32_cpu.x_result_sel_add_x
.sym 29810 $abc$46512$n4452
.sym 29811 $abc$46512$n7533
.sym 29812 $abc$46512$n6362
.sym 29816 $abc$46512$n7538
.sym 29817 lm32_cpu.operand_1_x[27]
.sym 29818 $abc$46512$n7537
.sym 29819 $abc$46512$n4449
.sym 29820 $abc$46512$n4045
.sym 29822 $abc$46512$n2490
.sym 29824 $abc$46512$n6363
.sym 29828 $abc$46512$n7533
.sym 29829 $abc$46512$n4449
.sym 29830 $abc$46512$n7535
.sym 29831 $abc$46512$n6316_1
.sym 29834 $abc$46512$n6316_1
.sym 29835 $abc$46512$n7533
.sym 29836 $abc$46512$n7536
.sym 29837 $abc$46512$n4452
.sym 29840 $abc$46512$n4045
.sym 29841 $abc$46512$n4046_1
.sym 29842 lm32_cpu.x_result_sel_csr_x
.sym 29843 lm32_cpu.x_result_sel_add_x
.sym 29846 $abc$46512$n6316_1
.sym 29847 $abc$46512$n7533
.sym 29848 $abc$46512$n7537
.sym 29849 $abc$46512$n4455
.sym 29852 $abc$46512$n6316_1
.sym 29853 $abc$46512$n4458
.sym 29854 $abc$46512$n7533
.sym 29855 $abc$46512$n7538
.sym 29861 lm32_cpu.operand_1_x[27]
.sym 29864 $abc$46512$n6364
.sym 29865 $abc$46512$n6361
.sym 29866 $abc$46512$n6363
.sym 29867 $abc$46512$n6362
.sym 29870 $abc$46512$n6316_1
.sym 29871 $abc$46512$n7533
.sym 29872 $abc$46512$n7534
.sym 29873 $abc$46512$n4446
.sym 29874 $abc$46512$n2490
.sym 29875 sys_clk_$glb_clk
.sym 29876 lm32_cpu.rst_i_$glb_sr
.sym 29878 $abc$46512$n7540
.sym 29880 $abc$46512$n7539
.sym 29882 $abc$46512$n7538
.sym 29884 $abc$46512$n7537
.sym 29885 lm32_cpu.operand_1_x[10]
.sym 29888 $abc$46512$n4790_1
.sym 29889 $abc$46512$n2816
.sym 29890 lm32_cpu.x_result[28]
.sym 29891 $abc$46512$n8002
.sym 29892 lm32_cpu.x_result_sel_csr_x
.sym 29893 lm32_cpu.eba[13]
.sym 29894 $abc$46512$n4441
.sym 29895 $abc$46512$n4044_1
.sym 29896 spiflash_bus_adr[2]
.sym 29897 lm32_cpu.operand_1_x[9]
.sym 29898 lm32_cpu.x_result[26]
.sym 29899 lm32_cpu.load_store_unit.store_data_m[3]
.sym 29900 lm32_cpu.operand_1_x[21]
.sym 29901 $abc$46512$n7531
.sym 29903 spiflash_bus_adr[7]
.sym 29905 $abc$46512$n6783_1
.sym 29906 $abc$46512$n3624
.sym 29907 $abc$46512$n4467
.sym 29908 $abc$46512$n7531
.sym 29909 $abc$46512$n6350_1
.sym 29910 spiflash_bus_adr[7]
.sym 29911 $abc$46512$n6332_1
.sym 29912 $abc$46512$n3370
.sym 29920 $abc$46512$n3889
.sym 29921 $abc$46512$n6356
.sym 29923 lm32_cpu.interrupt_unit.im[10]
.sym 29924 $abc$46512$n6338_1
.sym 29926 $abc$46512$n4455
.sym 29928 $abc$46512$n4449
.sym 29929 $abc$46512$n1649
.sym 29930 slave_sel_r[0]
.sym 29931 $abc$46512$n6351_1
.sym 29932 $abc$46512$n3887
.sym 29933 $abc$46512$n6783_1
.sym 29934 $abc$46512$n4692_1
.sym 29935 lm32_cpu.x_result[25]
.sym 29936 $abc$46512$n3370
.sym 29939 $abc$46512$n4690
.sym 29940 $abc$46512$n6971
.sym 29941 $abc$46512$n6333_1
.sym 29943 lm32_cpu.cc[10]
.sym 29944 lm32_cpu.load_store_unit.d_dat_o[2]
.sym 29945 $abc$46512$n6967
.sym 29946 basesoc_sram_we[0]
.sym 29948 $abc$46512$n6963
.sym 29951 $abc$46512$n6351_1
.sym 29952 $abc$46512$n6356
.sym 29954 slave_sel_r[0]
.sym 29957 $abc$46512$n6333_1
.sym 29958 $abc$46512$n6338_1
.sym 29959 slave_sel_r[0]
.sym 29966 lm32_cpu.load_store_unit.d_dat_o[2]
.sym 29969 $abc$46512$n4455
.sym 29970 $abc$46512$n6971
.sym 29971 $abc$46512$n6963
.sym 29972 $abc$46512$n1649
.sym 29975 $abc$46512$n3370
.sym 29976 basesoc_sram_we[0]
.sym 29981 $abc$46512$n3887
.sym 29982 lm32_cpu.cc[10]
.sym 29983 lm32_cpu.interrupt_unit.im[10]
.sym 29984 $abc$46512$n3889
.sym 29987 $abc$46512$n1649
.sym 29988 $abc$46512$n4449
.sym 29989 $abc$46512$n6967
.sym 29990 $abc$46512$n6963
.sym 29993 lm32_cpu.x_result[25]
.sym 29994 $abc$46512$n6783_1
.sym 29995 $abc$46512$n4690
.sym 29996 $abc$46512$n4692_1
.sym 29998 sys_clk_$glb_clk
.sym 29999 $abc$46512$n135_$glb_sr
.sym 30001 $abc$46512$n7536
.sym 30003 $abc$46512$n7535
.sym 30005 $abc$46512$n7534
.sym 30007 $abc$46512$n7532
.sym 30009 lm32_cpu.eba[12]
.sym 30010 $abc$46512$n446
.sym 30014 $abc$46512$n4302_1
.sym 30015 $abc$46512$n7539
.sym 30016 sram_bus_dat_w[0]
.sym 30019 lm32_cpu.eba[3]
.sym 30020 lm32_cpu.eba[7]
.sym 30021 spiflash_bus_adr[0]
.sym 30022 $abc$46512$n424
.sym 30023 lm32_cpu.x_result_sel_csr_x
.sym 30024 $abc$46512$n4262_1
.sym 30025 lm32_cpu.bypass_data_1[26]
.sym 30026 $abc$46512$n6971
.sym 30028 $abc$46512$n6359
.sym 30029 lm32_cpu.x_result[23]
.sym 30030 $abc$46512$n3372
.sym 30031 $abc$46512$n6967
.sym 30032 $abc$46512$n5853
.sym 30033 $abc$46512$n4614
.sym 30034 $abc$46512$n6329_1
.sym 30035 spiflash_bus_dat_w[4]
.sym 30042 $abc$46512$n4446
.sym 30043 $abc$46512$n7998
.sym 30045 $abc$46512$n3889
.sym 30048 $abc$46512$n3998_1
.sym 30049 $abc$46512$n4452
.sym 30050 slave_sel_r[0]
.sym 30051 $abc$46512$n6365
.sym 30052 $abc$46512$n3888
.sym 30053 lm32_cpu.x_result[25]
.sym 30054 $abc$46512$n6965
.sym 30055 $abc$46512$n1649
.sym 30056 $abc$46512$n4461
.sym 30057 $abc$46512$n6360
.sym 30059 $abc$46512$n3994_1
.sym 30060 $abc$46512$n6975
.sym 30061 $abc$46512$n6969
.sym 30062 lm32_cpu.cc[12]
.sym 30065 lm32_cpu.eba[3]
.sym 30066 $abc$46512$n3624
.sym 30067 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 30068 $abc$46512$n6963
.sym 30070 $abc$46512$n6973
.sym 30071 $abc$46512$n4458
.sym 30074 $abc$46512$n3994_1
.sym 30075 lm32_cpu.x_result[25]
.sym 30076 $abc$46512$n3624
.sym 30077 $abc$46512$n3998_1
.sym 30080 $abc$46512$n4446
.sym 30081 $abc$46512$n6965
.sym 30082 $abc$46512$n1649
.sym 30083 $abc$46512$n6963
.sym 30086 $abc$46512$n6963
.sym 30087 $abc$46512$n4458
.sym 30088 $abc$46512$n6973
.sym 30089 $abc$46512$n1649
.sym 30092 $abc$46512$n6975
.sym 30093 $abc$46512$n6963
.sym 30094 $abc$46512$n1649
.sym 30095 $abc$46512$n4461
.sym 30098 $abc$46512$n3889
.sym 30099 lm32_cpu.cc[12]
.sym 30100 $abc$46512$n3888
.sym 30101 lm32_cpu.eba[3]
.sym 30104 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 30110 slave_sel_r[0]
.sym 30112 $abc$46512$n6360
.sym 30113 $abc$46512$n6365
.sym 30116 $abc$46512$n4452
.sym 30117 $abc$46512$n6969
.sym 30118 $abc$46512$n1649
.sym 30119 $abc$46512$n6963
.sym 30120 $abc$46512$n7998
.sym 30121 sys_clk_$glb_clk
.sym 30124 $abc$46512$n6977
.sym 30126 $abc$46512$n6975
.sym 30128 $abc$46512$n6973
.sym 30130 $abc$46512$n6971
.sym 30131 lm32_cpu.instruction_unit.branch_target_m[16]
.sym 30132 lm32_cpu.operand_m[23]
.sym 30133 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 30135 $abc$46512$n3993
.sym 30136 $abc$46512$n4097
.sym 30137 $abc$46512$n6852_1
.sym 30138 $abc$46512$n3888
.sym 30140 $abc$46512$n7532
.sym 30141 $abc$46512$n3949_1
.sym 30142 lm32_cpu.operand_m[16]
.sym 30143 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 30144 $abc$46512$n3889
.sym 30145 spiflash_bus_dat_w[3]
.sym 30146 slave_sel_r[0]
.sym 30147 $abc$46512$n4661
.sym 30149 $abc$46512$n2567
.sym 30151 lm32_cpu.bypass_data_1[26]
.sym 30152 lm32_cpu.data_bus_error_exception_m
.sym 30153 spiflash_bus_dat_w[7]
.sym 30154 spiflash_bus_dat_w[2]
.sym 30157 lm32_cpu.operand_m[29]
.sym 30158 $abc$46512$n3641
.sym 30164 $abc$46512$n4680
.sym 30165 $abc$46512$n4185
.sym 30166 lm32_cpu.x_result[15]
.sym 30167 $abc$46512$n4683
.sym 30168 basesoc_sram_we[0]
.sym 30169 lm32_cpu.operand_m[9]
.sym 30170 $abc$46512$n6324_1
.sym 30171 $abc$46512$n3624
.sym 30172 lm32_cpu.operand_m[17]
.sym 30173 lm32_cpu.x_result[9]
.sym 30174 lm32_cpu.x_result[28]
.sym 30175 $abc$46512$n3649
.sym 30176 lm32_cpu.x_result[26]
.sym 30177 $abc$46512$n6783_1
.sym 30179 lm32_cpu.operand_m[28]
.sym 30181 slave_sel_r[0]
.sym 30182 lm32_cpu.m_result_sel_compare_m
.sym 30183 $abc$46512$n6842
.sym 30189 lm32_cpu.x_result[23]
.sym 30193 $abc$46512$n446
.sym 30194 $abc$46512$n6329_1
.sym 30197 lm32_cpu.x_result[9]
.sym 30198 $abc$46512$n3624
.sym 30199 lm32_cpu.m_result_sel_compare_m
.sym 30200 lm32_cpu.operand_m[9]
.sym 30203 lm32_cpu.operand_m[17]
.sym 30204 lm32_cpu.m_result_sel_compare_m
.sym 30206 $abc$46512$n3649
.sym 30209 lm32_cpu.x_result[15]
.sym 30210 $abc$46512$n4185
.sym 30212 $abc$46512$n3624
.sym 30215 $abc$46512$n6842
.sym 30216 lm32_cpu.x_result[23]
.sym 30217 $abc$46512$n3624
.sym 30221 lm32_cpu.m_result_sel_compare_m
.sym 30222 $abc$46512$n3624
.sym 30223 lm32_cpu.operand_m[28]
.sym 30224 lm32_cpu.x_result[28]
.sym 30227 $abc$46512$n6329_1
.sym 30228 $abc$46512$n6324_1
.sym 30229 slave_sel_r[0]
.sym 30233 $abc$46512$n4680
.sym 30234 lm32_cpu.x_result[26]
.sym 30235 $abc$46512$n6783_1
.sym 30236 $abc$46512$n4683
.sym 30242 basesoc_sram_we[0]
.sym 30244 sys_clk_$glb_clk
.sym 30245 $abc$46512$n446
.sym 30247 $abc$46512$n6969
.sym 30249 $abc$46512$n6967
.sym 30251 $abc$46512$n6965
.sym 30253 $abc$46512$n6962
.sym 30254 $abc$46512$n3364
.sym 30255 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 30256 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 30257 $abc$46512$n3589
.sym 30258 $abc$46512$n6934_1
.sym 30260 $abc$46512$n6323_1
.sym 30261 spiflash_bus_adr[8]
.sym 30262 $abc$46512$n4772_1
.sym 30263 lm32_cpu.operand_m[28]
.sym 30264 $abc$46512$n4184_1
.sym 30265 lm32_cpu.operand_m[18]
.sym 30266 $abc$46512$n6843_1
.sym 30267 lm32_cpu.operand_m[28]
.sym 30268 lm32_cpu.operand_m[17]
.sym 30269 lm32_cpu.operand_m[17]
.sym 30270 $abc$46512$n6969
.sym 30271 $abc$46512$n4184_1
.sym 30272 $abc$46512$n2463
.sym 30273 $abc$46512$n6965
.sym 30274 $abc$46512$n7533
.sym 30276 $abc$46512$n4682
.sym 30277 spiflash_bus_adr[0]
.sym 30278 $abc$46512$n4172
.sym 30279 $abc$46512$n5178
.sym 30281 basesoc_sram_we[0]
.sym 30287 lm32_cpu.pc_m[7]
.sym 30288 $abc$46512$n4751
.sym 30290 $abc$46512$n3649
.sym 30293 $abc$46512$n3997
.sym 30294 $abc$46512$n4682
.sym 30297 $abc$46512$n3641
.sym 30298 $abc$46512$n2463
.sym 30299 $abc$46512$n6797
.sym 30300 $abc$46512$n5854
.sym 30302 lm32_cpu.w_result[19]
.sym 30303 $abc$46512$n4614
.sym 30304 $abc$46512$n5853
.sym 30305 lm32_cpu.w_result[26]
.sym 30308 $abc$46512$n4691
.sym 30309 lm32_cpu.w_result[25]
.sym 30311 $abc$46512$n3772
.sym 30312 lm32_cpu.data_bus_error_exception_m
.sym 30313 lm32_cpu.memop_pc_w[7]
.sym 30317 $abc$46512$n6102
.sym 30318 $abc$46512$n4172
.sym 30320 $abc$46512$n4614
.sym 30321 $abc$46512$n3649
.sym 30322 lm32_cpu.w_result[26]
.sym 30323 $abc$46512$n4682
.sym 30326 $abc$46512$n6797
.sym 30327 $abc$46512$n3997
.sym 30328 $abc$46512$n3641
.sym 30329 lm32_cpu.w_result[25]
.sym 30334 lm32_cpu.pc_m[7]
.sym 30338 lm32_cpu.memop_pc_w[7]
.sym 30339 lm32_cpu.pc_m[7]
.sym 30341 lm32_cpu.data_bus_error_exception_m
.sym 30344 lm32_cpu.w_result[25]
.sym 30345 $abc$46512$n3649
.sym 30346 $abc$46512$n4614
.sym 30347 $abc$46512$n4691
.sym 30350 $abc$46512$n6102
.sym 30351 $abc$46512$n5854
.sym 30353 $abc$46512$n4172
.sym 30357 $abc$46512$n5853
.sym 30358 $abc$46512$n5854
.sym 30359 $abc$46512$n3772
.sym 30362 $abc$46512$n3649
.sym 30363 $abc$46512$n4614
.sym 30364 $abc$46512$n4751
.sym 30365 lm32_cpu.w_result[19]
.sym 30366 $abc$46512$n2463
.sym 30367 sys_clk_$glb_clk
.sym 30368 lm32_cpu.rst_i_$glb_sr
.sym 30369 $abc$46512$n5271
.sym 30370 $abc$46512$n5269
.sym 30371 $abc$46512$n5266
.sym 30372 $abc$46512$n5264
.sym 30373 $abc$46512$n5261
.sym 30374 $abc$46512$n5259
.sym 30375 $abc$46512$n6102
.sym 30376 $abc$46512$n5831
.sym 30377 lm32_cpu.pc_d[23]
.sym 30378 sram_bus_dat_w[1]
.sym 30379 sram_bus_dat_w[1]
.sym 30381 lm32_cpu.pc_m[7]
.sym 30383 spiflash_bus_adr[6]
.sym 30384 $abc$46512$n3649
.sym 30385 lm32_cpu.m_result_sel_compare_m
.sym 30386 spiflash_bus_adr[8]
.sym 30387 basesoc_sram_we[0]
.sym 30388 lm32_cpu.memop_pc_w[21]
.sym 30389 $abc$46512$n3649
.sym 30390 lm32_cpu.w_result[19]
.sym 30391 spiflash_bus_adr[3]
.sym 30392 lm32_cpu.cc[30]
.sym 30393 lm32_cpu.write_idx_w[2]
.sym 30394 lm32_cpu.w_result[19]
.sym 30395 spiflash_bus_adr[7]
.sym 30396 lm32_cpu.operand_m[9]
.sym 30399 spiflash_bus_adr[0]
.sym 30400 lm32_cpu.w_result[27]
.sym 30401 lm32_cpu.load_store_unit.exception_m
.sym 30402 spiflash_bus_adr[7]
.sym 30403 lm32_cpu.w_result[31]
.sym 30410 $abc$46512$n3920
.sym 30411 $abc$46512$n4742_1
.sym 30412 $abc$46512$n4066
.sym 30414 $abc$46512$n5267
.sym 30416 $abc$46512$n5391
.sym 30418 $abc$46512$n4711
.sym 30421 $abc$46512$n2567
.sym 30422 $abc$46512$n6797
.sym 30425 lm32_cpu.w_result[23]
.sym 30426 lm32_cpu.w_result[20]
.sym 30427 $abc$46512$n4100
.sym 30428 $abc$46512$n3641
.sym 30429 $abc$46512$n5264
.sym 30430 $abc$46512$n5395
.sym 30433 lm32_cpu.load_store_unit.store_data_m[19]
.sym 30434 lm32_cpu.w_result[29]
.sym 30435 $abc$46512$n4614
.sym 30436 $abc$46512$n5266
.sym 30437 $abc$46512$n5265
.sym 30438 $abc$46512$n4172
.sym 30440 $abc$46512$n3649
.sym 30443 $abc$46512$n5265
.sym 30444 $abc$46512$n5264
.sym 30446 $abc$46512$n4172
.sym 30449 $abc$46512$n4100
.sym 30451 $abc$46512$n4172
.sym 30452 $abc$46512$n5391
.sym 30455 $abc$46512$n4066
.sym 30456 $abc$46512$n4172
.sym 30457 $abc$46512$n5395
.sym 30461 $abc$46512$n3649
.sym 30462 $abc$46512$n4614
.sym 30463 $abc$46512$n4711
.sym 30464 lm32_cpu.w_result[23]
.sym 30468 lm32_cpu.load_store_unit.store_data_m[19]
.sym 30473 $abc$46512$n5266
.sym 30475 $abc$46512$n4172
.sym 30476 $abc$46512$n5267
.sym 30479 $abc$46512$n3920
.sym 30480 $abc$46512$n6797
.sym 30481 $abc$46512$n3641
.sym 30482 lm32_cpu.w_result[29]
.sym 30485 $abc$46512$n4742_1
.sym 30486 lm32_cpu.w_result[20]
.sym 30487 $abc$46512$n3649
.sym 30488 $abc$46512$n4614
.sym 30489 $abc$46512$n2567
.sym 30490 sys_clk_$glb_clk
.sym 30491 lm32_cpu.rst_i_$glb_sr
.sym 30492 $abc$46512$n5830
.sym 30493 $abc$46512$n5489
.sym 30494 $abc$46512$n7007
.sym 30495 $abc$46512$n5391
.sym 30496 $abc$46512$n5395
.sym 30497 $abc$46512$n5239
.sym 30498 $abc$46512$n5240
.sym 30499 $abc$46512$n5242
.sym 30501 lm32_cpu.store_operand_x[6]
.sym 30504 lm32_cpu.pc_m[0]
.sym 30505 sram_bus_dat_w[1]
.sym 30506 $abc$46512$n4650
.sym 30507 lm32_cpu.eba[3]
.sym 30508 $abc$46512$n5182
.sym 30509 lm32_cpu.w_result[25]
.sym 30510 $abc$46512$n6797
.sym 30511 lm32_cpu.pc_m[18]
.sym 30512 $abc$46512$n5174
.sym 30514 lm32_cpu.w_result[30]
.sym 30515 lm32_cpu.m_result_sel_compare_m
.sym 30516 $abc$46512$n5853
.sym 30517 lm32_cpu.load_store_unit.exception_m
.sym 30518 lm32_cpu.w_result[21]
.sym 30519 $abc$46512$n4114
.sym 30521 $abc$46512$n4614
.sym 30522 lm32_cpu.load_store_unit.d_we_o
.sym 30523 $abc$46512$n4099
.sym 30524 lm32_cpu.write_idx_w[2]
.sym 30525 $abc$46512$n3775
.sym 30526 lm32_cpu.w_result[22]
.sym 30527 $abc$46512$n4192_1
.sym 30533 $abc$46512$n3772
.sym 30534 $abc$46512$n4100
.sym 30535 $abc$46512$n5260
.sym 30537 lm32_cpu.w_result[24]
.sym 30538 $abc$46512$n5259
.sym 30540 $abc$46512$n5831
.sym 30541 $abc$46512$n4761
.sym 30542 $abc$46512$n3649
.sym 30545 $abc$46512$n3938
.sym 30546 lm32_cpu.w_result[29]
.sym 30547 $abc$46512$n4099
.sym 30548 $abc$46512$n4172
.sym 30549 lm32_cpu.w_result[18]
.sym 30555 $abc$46512$n4155
.sym 30556 $abc$46512$n4614
.sym 30562 $abc$46512$n5239
.sym 30564 lm32_cpu.w_result[19]
.sym 30566 $abc$46512$n5239
.sym 30567 $abc$46512$n3938
.sym 30568 $abc$46512$n4172
.sym 30572 $abc$46512$n5831
.sym 30573 $abc$46512$n4172
.sym 30575 $abc$46512$n4155
.sym 30580 lm32_cpu.w_result[19]
.sym 30585 $abc$46512$n4172
.sym 30586 $abc$46512$n5259
.sym 30587 $abc$46512$n5260
.sym 30592 lm32_cpu.w_result[29]
.sym 30596 $abc$46512$n4614
.sym 30597 $abc$46512$n3649
.sym 30598 $abc$46512$n4761
.sym 30599 lm32_cpu.w_result[18]
.sym 30604 lm32_cpu.w_result[24]
.sym 30608 $abc$46512$n4100
.sym 30609 $abc$46512$n3772
.sym 30610 $abc$46512$n4099
.sym 30613 sys_clk_$glb_clk
.sym 30615 $abc$46512$n5424
.sym 30616 $abc$46512$n5423
.sym 30617 $abc$46512$n5422
.sym 30618 $abc$46512$n5421
.sym 30619 $abc$46512$n5418
.sym 30620 $abc$46512$n5872
.sym 30621 $abc$46512$n5853
.sym 30622 $abc$46512$n4154
.sym 30624 lm32_cpu.pc_x[17]
.sym 30625 spiflash_bus_dat_w[19]
.sym 30627 lm32_cpu.load_store_unit.exception_m
.sym 30628 $abc$46512$n5240
.sym 30629 $abc$46512$n5260
.sym 30630 $abc$46512$n5391
.sym 30631 lm32_cpu.w_result[23]
.sym 30632 $abc$46512$n2687
.sym 30633 slave_sel_r[0]
.sym 30634 lm32_cpu.write_idx_w[4]
.sym 30635 lm32_cpu.w_result_sel_load_w
.sym 30636 $abc$46512$n4172
.sym 30637 $abc$46512$n3772
.sym 30638 $abc$46512$n7007
.sym 30639 lm32_cpu.w_result[29]
.sym 30640 lm32_cpu.w_result[23]
.sym 30641 lm32_cpu.write_idx_w[0]
.sym 30642 lm32_cpu.operand_m[29]
.sym 30643 lm32_cpu.w_result[20]
.sym 30644 $abc$46512$n3641
.sym 30645 $abc$46512$n4912_1
.sym 30646 lm32_cpu.write_idx_w[3]
.sym 30647 $abc$46512$n3978_1
.sym 30649 $abc$46512$n3774
.sym 30650 lm32_cpu.write_idx_w[1]
.sym 30657 lm32_cpu.operand_w[29]
.sym 30658 lm32_cpu.operand_m[29]
.sym 30660 $abc$46512$n4396_1
.sym 30661 lm32_cpu.m_result_sel_compare_m
.sym 30662 $abc$46512$n5272
.sym 30663 $abc$46512$n3919
.sym 30665 $abc$46512$n6797
.sym 30666 $abc$46512$n3641
.sym 30667 $abc$46512$n5260
.sym 30668 $abc$46512$n5267
.sym 30669 lm32_cpu.w_result_sel_load_w
.sym 30670 $abc$46512$n3649
.sym 30671 $abc$46512$n3772
.sym 30672 $abc$46512$n3900
.sym 30673 lm32_cpu.load_store_unit.exception_m
.sym 30675 $abc$46512$n4066
.sym 30676 $abc$46512$n4065
.sym 30677 $abc$46512$n5872
.sym 30680 $abc$46512$n5424
.sym 30681 $abc$46512$n5324
.sym 30682 $abc$46512$n5422
.sym 30684 $abc$46512$n4877
.sym 30685 $abc$46512$n3873
.sym 30686 lm32_cpu.w_result[31]
.sym 30689 $abc$46512$n5260
.sym 30690 $abc$46512$n5872
.sym 30691 $abc$46512$n3772
.sym 30695 lm32_cpu.m_result_sel_compare_m
.sym 30696 $abc$46512$n5324
.sym 30697 lm32_cpu.load_store_unit.exception_m
.sym 30698 lm32_cpu.operand_m[29]
.sym 30701 $abc$46512$n3873
.sym 30702 $abc$46512$n3641
.sym 30703 $abc$46512$n6797
.sym 30704 lm32_cpu.w_result[31]
.sym 30707 $abc$46512$n4877
.sym 30709 $abc$46512$n3649
.sym 30710 $abc$46512$n4396_1
.sym 30713 lm32_cpu.w_result_sel_load_w
.sym 30714 lm32_cpu.operand_w[29]
.sym 30715 $abc$46512$n3900
.sym 30716 $abc$46512$n3919
.sym 30720 $abc$46512$n3772
.sym 30721 $abc$46512$n5424
.sym 30722 $abc$46512$n5272
.sym 30726 $abc$46512$n5267
.sym 30727 $abc$46512$n3772
.sym 30728 $abc$46512$n5422
.sym 30731 $abc$46512$n4066
.sym 30732 $abc$46512$n4065
.sym 30734 $abc$46512$n3772
.sym 30736 sys_clk_$glb_clk
.sym 30737 lm32_cpu.rst_i_$glb_sr
.sym 30738 $abc$46512$n4147
.sym 30739 $abc$46512$n4145
.sym 30740 $abc$46512$n4142
.sym 30741 $abc$46512$n4099
.sym 30742 $abc$46512$n4065
.sym 30743 $abc$46512$n3937
.sym 30744 $abc$46512$n5275
.sym 30745 $abc$46512$n5274
.sym 30746 $abc$46512$n6943_1
.sym 30751 lm32_cpu.w_result[24]
.sym 30752 $abc$46512$n5188
.sym 30753 $abc$46512$n5421
.sym 30754 $abc$46512$n3919
.sym 30755 $abc$46512$n5192
.sym 30756 $abc$46512$n5186
.sym 30758 $abc$46512$n5272
.sym 30759 $abc$46512$n3772
.sym 30760 $abc$46512$n4151_1
.sym 30761 lm32_cpu.load_store_unit.wb_data_m[5]
.sym 30762 $abc$46512$n4918
.sym 30765 $abc$46512$n7533
.sym 30768 lm32_cpu.write_idx_w[3]
.sym 30769 basesoc_sram_we[0]
.sym 30771 $abc$46512$n5178
.sym 30773 spiflash_bus_adr[0]
.sym 30781 $abc$46512$n3772
.sym 30784 $abc$46512$n4789
.sym 30786 $abc$46512$n6797
.sym 30787 $abc$46512$n4917
.sym 30789 $abc$46512$n3641
.sym 30790 $abc$46512$n2562
.sym 30791 $abc$46512$n4186_1
.sym 30792 lm32_cpu.w_result[0]
.sym 30793 $abc$46512$n3649
.sym 30794 $abc$46512$n2564
.sym 30795 $abc$46512$n3775
.sym 30797 $abc$46512$n4192_1
.sym 30801 $abc$46512$n4498
.sym 30805 lm32_cpu.operand_m[2]
.sym 30807 $abc$46512$n4497_1
.sym 30808 $abc$46512$n4493_1
.sym 30809 $abc$46512$n3774
.sym 30810 $abc$46512$n5372
.sym 30812 $abc$46512$n4498
.sym 30813 $abc$46512$n4497_1
.sym 30814 $abc$46512$n4493_1
.sym 30815 $abc$46512$n3641
.sym 30819 $abc$46512$n5372
.sym 30820 $abc$46512$n4917
.sym 30821 $abc$46512$n3772
.sym 30825 $abc$46512$n4186_1
.sym 30826 $abc$46512$n4192_1
.sym 30827 $abc$46512$n3641
.sym 30833 $abc$46512$n2564
.sym 30836 $abc$46512$n3772
.sym 30837 $abc$46512$n3774
.sym 30838 $abc$46512$n3775
.sym 30839 $abc$46512$n6797
.sym 30843 lm32_cpu.w_result[0]
.sym 30844 $abc$46512$n6797
.sym 30848 $abc$46512$n4192_1
.sym 30849 $abc$46512$n3649
.sym 30851 $abc$46512$n4789
.sym 30856 lm32_cpu.operand_m[2]
.sym 30858 $abc$46512$n2562
.sym 30859 sys_clk_$glb_clk
.sym 30860 lm32_cpu.rst_i_$glb_sr
.sym 30861 $abc$46512$n6030
.sym 30862 $abc$46512$n6072
.sym 30863 $abc$46512$n6073
.sym 30864 $abc$46512$n4905
.sym 30865 $abc$46512$n4914
.sym 30866 $abc$46512$n4916
.sym 30867 $abc$46512$n4918
.sym 30868 $abc$46512$n4920
.sym 30870 lm32_cpu.write_enable_q_w
.sym 30874 $abc$46512$n5275
.sym 30875 $abc$46512$n3772
.sym 30876 $abc$46512$n2562
.sym 30877 $abc$46512$n3641
.sym 30878 lm32_cpu.w_result[9]
.sym 30879 storage_1[10][1]
.sym 30880 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 30881 $abc$46512$n3649
.sym 30882 $abc$46512$n2564
.sym 30883 $abc$46512$n4917
.sym 30884 $abc$46512$n4142
.sym 30887 $abc$46512$n5368
.sym 30891 spiflash_bus_adr[0]
.sym 30892 lm32_cpu.w_result[19]
.sym 30893 $abc$46512$n4471_1
.sym 30894 $abc$46512$n7851
.sym 30895 lm32_cpu.w_result[8]
.sym 30896 $abc$46512$n5372
.sym 30903 $abc$46512$n4209
.sym 30904 $abc$46512$n4172
.sym 30905 $abc$46512$n5368
.sym 30906 $abc$46512$n443
.sym 30908 lm32_cpu.w_result_sel_load_w
.sym 30911 lm32_cpu.operand_w[8]
.sym 30912 $abc$46512$n4878
.sym 30914 $abc$46512$n3641
.sym 30916 $abc$46512$n6797
.sym 30917 $abc$46512$n3771
.sym 30918 lm32_cpu.w_result[1]
.sym 30920 $abc$46512$n6073
.sym 30921 $abc$46512$n4331_1
.sym 30922 $abc$46512$n4191
.sym 30924 lm32_cpu.w_result[5]
.sym 30925 $abc$46512$n4790_1
.sym 30926 $abc$46512$n4614
.sym 30927 $abc$46512$n4475_1
.sym 30929 basesoc_sram_we[0]
.sym 30932 $abc$46512$n6725
.sym 30933 lm32_cpu.w_result[15]
.sym 30935 lm32_cpu.w_result[1]
.sym 30937 $abc$46512$n4475_1
.sym 30938 $abc$46512$n6797
.sym 30941 $abc$46512$n4209
.sym 30942 lm32_cpu.w_result_sel_load_w
.sym 30943 $abc$46512$n4331_1
.sym 30944 lm32_cpu.operand_w[8]
.sym 30947 lm32_cpu.w_result[5]
.sym 30948 $abc$46512$n4878
.sym 30950 $abc$46512$n4614
.sym 30953 $abc$46512$n6725
.sym 30954 $abc$46512$n3771
.sym 30956 $abc$46512$n4172
.sym 30959 lm32_cpu.w_result[15]
.sym 30960 $abc$46512$n3641
.sym 30961 $abc$46512$n4191
.sym 30962 $abc$46512$n6797
.sym 30965 $abc$46512$n4790_1
.sym 30966 lm32_cpu.w_result[15]
.sym 30967 $abc$46512$n4614
.sym 30971 $abc$46512$n4172
.sym 30973 $abc$46512$n6073
.sym 30974 $abc$46512$n5368
.sym 30978 basesoc_sram_we[0]
.sym 30982 sys_clk_$glb_clk
.sym 30983 $abc$46512$n443
.sym 30984 $abc$46512$n4922
.sym 30985 $abc$46512$n6681
.sym 30986 $abc$46512$n6683
.sym 30987 $abc$46512$n6686
.sym 30988 $abc$46512$n6687
.sym 30989 $abc$46512$n6723
.sym 30990 $abc$46512$n6725
.sym 30991 $abc$46512$n4171
.sym 30992 lm32_cpu.pc_x[29]
.sym 30995 lm32_cpu.load_store_unit.d_dat_o[19]
.sym 30997 lm32_cpu.w_result[2]
.sym 30998 lm32_cpu.operand_w[1]
.sym 30999 lm32_cpu.w_result[14]
.sym 31000 lm32_cpu.w_result[8]
.sym 31001 lm32_cpu.pc_m[4]
.sym 31002 $abc$46512$n443
.sym 31003 lm32_cpu.w_result[11]
.sym 31004 $abc$46512$n5180
.sym 31005 $abc$46512$n4915
.sym 31006 $abc$46512$n5176
.sym 31007 $abc$46512$n6797
.sym 31008 lm32_cpu.w_result[11]
.sym 31010 lm32_cpu.w_result[14]
.sym 31012 $abc$46512$n4614
.sym 31014 $PACKER_VCC_NET_$glb_clk
.sym 31015 lm32_cpu.w_result[11]
.sym 31016 lm32_cpu.write_idx_w[2]
.sym 31017 lm32_cpu.w_result[13]
.sym 31018 lm32_cpu.load_store_unit.wb_data_m[6]
.sym 31019 $abc$46512$n5170_1
.sym 31025 $abc$46512$n6030
.sym 31027 $abc$46512$n3771
.sym 31028 lm32_cpu.load_store_unit.wb_data_m[28]
.sym 31029 lm32_cpu.load_store_unit.data_w[12]
.sym 31030 $abc$46512$n3865_1
.sym 31031 $abc$46512$n5364
.sym 31032 $abc$46512$n4172
.sym 31033 lm32_cpu.load_store_unit.wb_data_m[12]
.sym 31035 $abc$46512$n3772
.sym 31036 lm32_cpu.load_store_unit.size_w[1]
.sym 31037 lm32_cpu.load_store_unit.data_w[20]
.sym 31038 lm32_cpu.load_store_unit.data_w[28]
.sym 31040 lm32_cpu.load_store_unit.size_w[0]
.sym 31044 lm32_cpu.load_store_unit.wb_data_m[6]
.sym 31045 $abc$46512$n3770
.sym 31047 $abc$46512$n3856_1
.sym 31053 $abc$46512$n4374_1
.sym 31055 $abc$46512$n4190_1
.sym 31058 lm32_cpu.load_store_unit.data_w[28]
.sym 31059 $abc$46512$n3865_1
.sym 31060 lm32_cpu.load_store_unit.data_w[12]
.sym 31061 $abc$46512$n4190_1
.sym 31064 lm32_cpu.load_store_unit.data_w[20]
.sym 31065 lm32_cpu.load_store_unit.data_w[28]
.sym 31066 $abc$46512$n4374_1
.sym 31067 $abc$46512$n3856_1
.sym 31070 $abc$46512$n5364
.sym 31072 $abc$46512$n6030
.sym 31073 $abc$46512$n4172
.sym 31076 lm32_cpu.load_store_unit.data_w[20]
.sym 31077 lm32_cpu.load_store_unit.size_w[0]
.sym 31079 lm32_cpu.load_store_unit.size_w[1]
.sym 31085 lm32_cpu.load_store_unit.wb_data_m[12]
.sym 31090 lm32_cpu.load_store_unit.wb_data_m[28]
.sym 31094 $abc$46512$n3771
.sym 31096 $abc$46512$n3770
.sym 31097 $abc$46512$n3772
.sym 31100 lm32_cpu.load_store_unit.wb_data_m[6]
.sym 31105 sys_clk_$glb_clk
.sym 31106 lm32_cpu.rst_i_$glb_sr
.sym 31107 $abc$46512$n5363
.sym 31108 $abc$46512$n5365
.sym 31109 $abc$46512$n5367
.sym 31110 $abc$46512$n5370
.sym 31111 $abc$46512$n5371
.sym 31112 $abc$46512$n5372
.sym 31113 $abc$46512$n5373
.sym 31114 $abc$46512$n5392
.sym 31115 lm32_cpu.write_idx_w[4]
.sym 31116 lm32_cpu.load_store_unit.wb_data_m[29]
.sym 31117 spiflash_bus_adr[0]
.sym 31119 lm32_cpu.load_store_unit.wb_data_m[29]
.sym 31120 $abc$46512$n3858
.sym 31121 lm32_cpu.instruction_unit.icache_refill_data[18]
.sym 31122 lm32_cpu.load_store_unit.exception_m
.sym 31123 $abc$46512$n3771
.sym 31124 lm32_cpu.load_store_unit.size_w[1]
.sym 31125 $abc$46512$n3858
.sym 31126 $abc$46512$n3865_1
.sym 31127 $abc$46512$n4353_1
.sym 31128 lm32_cpu.load_store_unit.size_w[0]
.sym 31129 lm32_cpu.load_store_unit.data_w[12]
.sym 31130 $abc$46512$n4190_1
.sym 31131 $abc$46512$n3770
.sym 31132 lm32_cpu.w_result[7]
.sym 31133 $abc$46512$n3774
.sym 31135 $abc$46512$n5398
.sym 31136 shared_dat_r[19]
.sym 31137 lm32_cpu.write_idx_w[0]
.sym 31138 lm32_cpu.write_idx_w[3]
.sym 31139 lm32_cpu.w_result[12]
.sym 31141 lm32_cpu.w_result[9]
.sym 31142 $abc$46512$n2819
.sym 31148 lm32_cpu.w_result_sel_load_w
.sym 31151 lm32_cpu.load_store_unit.d_adr_o[2]
.sym 31153 $abc$46512$n4474
.sym 31154 $abc$46512$n4473_1
.sym 31155 lm32_cpu.instruction_unit.i_adr_o[2]
.sym 31156 $abc$46512$n3588
.sym 31157 $abc$46512$n6323_1
.sym 31159 grant
.sym 31162 $abc$46512$n5364
.sym 31163 $abc$46512$n3772
.sym 31164 $abc$46512$n5363
.sym 31166 $abc$46512$n5367
.sym 31168 lm32_cpu.w_result[11]
.sym 31170 lm32_cpu.w_result[2]
.sym 31172 $abc$46512$n3589
.sym 31174 lm32_cpu.operand_w[1]
.sym 31175 lm32_cpu.instruction_unit.i_adr_o[3]
.sym 31176 $abc$46512$n5368
.sym 31177 $abc$46512$n6330_1
.sym 31181 $abc$46512$n4473_1
.sym 31182 lm32_cpu.operand_w[1]
.sym 31183 lm32_cpu.w_result_sel_load_w
.sym 31184 $abc$46512$n4474
.sym 31187 $abc$46512$n3588
.sym 31188 lm32_cpu.instruction_unit.i_adr_o[3]
.sym 31189 lm32_cpu.instruction_unit.i_adr_o[2]
.sym 31190 grant
.sym 31193 $abc$46512$n5363
.sym 31195 $abc$46512$n3772
.sym 31196 $abc$46512$n5364
.sym 31199 lm32_cpu.load_store_unit.d_adr_o[2]
.sym 31200 grant
.sym 31201 lm32_cpu.instruction_unit.i_adr_o[2]
.sym 31205 lm32_cpu.w_result[2]
.sym 31212 lm32_cpu.w_result[11]
.sym 31217 $abc$46512$n6323_1
.sym 31218 $abc$46512$n3589
.sym 31219 $abc$46512$n6330_1
.sym 31224 $abc$46512$n5367
.sym 31225 $abc$46512$n5368
.sym 31226 $abc$46512$n3772
.sym 31228 sys_clk_$glb_clk
.sym 31230 $abc$46512$n5398
.sym 31231 $abc$46512$n5393
.sym 31232 $abc$46512$n5396
.sym 31233 $abc$46512$n5894
.sym 31234 $abc$46512$n5995
.sym 31235 $abc$46512$n5997
.sym 31236 $abc$46512$n3770
.sym 31237 $abc$46512$n3774
.sym 31238 $abc$46512$n3364
.sym 31239 request[0]
.sym 31243 $abc$46512$n5186
.sym 31244 $abc$46512$n4915
.sym 31245 grant
.sym 31246 $abc$46512$n5005
.sym 31247 $abc$46512$n5392
.sym 31248 lm32_cpu.load_store_unit.data_w[20]
.sym 31249 $abc$46512$n5192
.sym 31250 lm32_cpu.load_store_unit.store_data_m[0]
.sym 31251 $abc$46512$n3772
.sym 31252 $abc$46512$n3588
.sym 31253 $abc$46512$n5188
.sym 31256 $abc$46512$n2515
.sym 31257 spiflash_bus_adr[0]
.sym 31259 spiflash_bus_dat_w[16]
.sym 31262 $abc$46512$n5906
.sym 31264 $abc$46512$n6035
.sym 31265 lm32_cpu.load_store_unit.wb_select_m
.sym 31271 spiflash_bus_adr[4]
.sym 31276 shared_dat_r[17]
.sym 31279 spiflash_bus_adr[6]
.sym 31281 shared_dat_r[18]
.sym 31282 $abc$46512$n2515
.sym 31284 sys_rst
.sym 31289 $abc$46512$n5170_1
.sym 31296 shared_dat_r[19]
.sym 31304 shared_dat_r[19]
.sym 31312 shared_dat_r[18]
.sym 31316 spiflash_bus_adr[4]
.sym 31323 $abc$46512$n5170_1
.sym 31325 sys_rst
.sym 31336 spiflash_bus_adr[6]
.sym 31341 shared_dat_r[17]
.sym 31350 $abc$46512$n2515
.sym 31351 sys_clk_$glb_clk
.sym 31352 lm32_cpu.rst_i_$glb_sr
.sym 31354 $abc$46512$n5939
.sym 31356 $abc$46512$n5937
.sym 31358 $abc$46512$n5935
.sym 31360 $abc$46512$n5933
.sym 31361 spiflash_bus_adr[4]
.sym 31364 spiflash_bus_adr[4]
.sym 31369 $abc$46512$n5167_1
.sym 31371 lm32_cpu.w_result[9]
.sym 31372 shared_dat_r[17]
.sym 31373 sram_bus_dat_w[2]
.sym 31374 $abc$46512$n5393
.sym 31375 $abc$46512$n5162_1
.sym 31378 spiflash_bus_adr[5]
.sym 31379 lm32_cpu.load_store_unit.d_dat_o[22]
.sym 31380 spiflash_bus_adr[7]
.sym 31381 spiflash_bus_dat_w[17]
.sym 31383 spiflash_bus_adr[0]
.sym 31385 spiflash_bus_adr[7]
.sym 31386 lm32_cpu.instruction_unit.icache_refill_data[17]
.sym 31387 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 31394 spiflash_sr[18]
.sym 31395 slave_sel_r[2]
.sym 31396 $abc$46512$n6466_1
.sym 31399 grant
.sym 31401 lm32_cpu.load_store_unit.d_dat_o[16]
.sym 31403 spiflash_bus_dat_w[22]
.sym 31407 lm32_cpu.load_store_unit.d_dat_o[18]
.sym 31409 lm32_cpu.load_store_unit.d_dat_o[19]
.sym 31410 spiflash_bus_dat_w[16]
.sym 31422 $abc$46512$n3589
.sym 31424 $abc$46512$n6035
.sym 31428 lm32_cpu.load_store_unit.d_dat_o[16]
.sym 31430 grant
.sym 31434 spiflash_bus_dat_w[22]
.sym 31439 spiflash_sr[18]
.sym 31440 slave_sel_r[2]
.sym 31441 $abc$46512$n6466_1
.sym 31442 $abc$46512$n3589
.sym 31447 $abc$46512$n6035
.sym 31458 lm32_cpu.load_store_unit.d_dat_o[19]
.sym 31459 grant
.sym 31465 spiflash_bus_dat_w[16]
.sym 31469 grant
.sym 31470 lm32_cpu.load_store_unit.d_dat_o[18]
.sym 31473 $abc$46512$n2450_$glb_ce
.sym 31474 sys_clk_$glb_clk
.sym 31477 $abc$46512$n5931
.sym 31479 $abc$46512$n5929
.sym 31481 $abc$46512$n5927
.sym 31483 $abc$46512$n5924
.sym 31484 spiflash_sr[18]
.sym 31485 $abc$46512$n446
.sym 31488 spiflash_bitbang_storage_full[1]
.sym 31489 slave_sel_r[2]
.sym 31490 sram_bus_dat_w[7]
.sym 31491 storage_1[7][2]
.sym 31492 $abc$46512$n3365
.sym 31494 sram_bus_dat_w[2]
.sym 31496 sram_bus_dat_w[1]
.sym 31497 $abc$46512$n5874_1
.sym 31498 $abc$46512$n6491
.sym 31499 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 31500 spiflash_bus_adr[3]
.sym 31501 spiflash_bus_adr[4]
.sym 31502 spiflash_bus_adr[1]
.sym 31503 $abc$46512$n5903
.sym 31506 spiflash_bus_adr[6]
.sym 31507 $abc$46512$n3364
.sym 31508 $abc$46512$n1648
.sym 31509 spiflash_bus_adr[1]
.sym 31510 spiflash_bus_dat_w[22]
.sym 31519 lm32_cpu.load_store_unit.d_dat_o[18]
.sym 31526 slave_sel_r[0]
.sym 31527 $abc$46512$n6472_1
.sym 31531 grant
.sym 31537 spiflash_bus_adr[4]
.sym 31539 lm32_cpu.load_store_unit.d_dat_o[22]
.sym 31540 $abc$46512$n6467
.sym 31556 grant
.sym 31559 lm32_cpu.load_store_unit.d_dat_o[22]
.sym 31562 slave_sel_r[0]
.sym 31563 $abc$46512$n6467
.sym 31565 $abc$46512$n6472_1
.sym 31576 lm32_cpu.load_store_unit.d_dat_o[18]
.sym 31593 spiflash_bus_adr[4]
.sym 31597 sys_clk_$glb_clk
.sym 31598 $abc$46512$n135_$glb_sr
.sym 31600 $abc$46512$n5957
.sym 31602 $abc$46512$n5955
.sym 31604 $abc$46512$n5953
.sym 31606 $abc$46512$n5951
.sym 31609 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 31611 $abc$46512$n6498
.sym 31613 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 31614 $abc$46512$n5860_1
.sym 31615 lm32_cpu.load_store_unit.d_dat_o[18]
.sym 31617 spiflash_bus_adr[8]
.sym 31619 spiflash_bus_adr[6]
.sym 31620 spiflash_bus_ack
.sym 31621 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 31622 slave_sel_r[0]
.sym 31623 $abc$46512$n424
.sym 31624 spiflash_bus_dat_w[19]
.sym 31628 spiflash_bus_dat_w[18]
.sym 31629 basesoc_sram_we[2]
.sym 31631 $abc$46512$n5899
.sym 31634 spiflash_bus_dat_w[17]
.sym 31642 $abc$46512$n2624
.sym 31643 basesoc_counter[1]
.sym 31663 basesoc_counter[0]
.sym 31691 basesoc_counter[0]
.sym 31693 basesoc_counter[1]
.sym 31717 basesoc_counter[0]
.sym 31719 $abc$46512$n2624
.sym 31720 sys_clk_$glb_clk
.sym 31721 sys_rst_$glb_sr
.sym 31723 $abc$46512$n5949
.sym 31725 $abc$46512$n5947
.sym 31727 $abc$46512$n5945
.sym 31729 $abc$46512$n5942
.sym 31730 $abc$46512$n3589
.sym 31731 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 31734 $abc$46512$n5915
.sym 31735 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 31737 interface3_bank_bus_dat_r[7]
.sym 31738 $abc$46512$n5912
.sym 31739 spiflash_bus_adr[8]
.sym 31740 grant
.sym 31741 $abc$46512$n19
.sym 31742 basesoc_counter[1]
.sym 31743 $abc$46512$n2687
.sym 31744 sram_bus_we
.sym 31746 $abc$46512$n2602
.sym 31747 $abc$46512$n5038_1
.sym 31749 spiflash_bus_adr[0]
.sym 31750 $abc$46512$n5130_1
.sym 31751 spiflash_bus_adr[7]
.sym 31752 $abc$46512$n6492
.sym 31753 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 31754 spiflash_bus_dat_w[16]
.sym 31755 spiflash_bus_adr[0]
.sym 31756 $abc$46512$n5032_1
.sym 31757 $abc$46512$n1645
.sym 31763 $abc$46512$n5906
.sym 31765 $abc$46512$n5105_1
.sym 31767 sys_rst
.sym 31768 $abc$46512$n5953
.sym 31769 $abc$46512$n5095
.sym 31770 $abc$46512$n5951
.sym 31772 sram_bus_adr[3]
.sym 31773 $abc$46512$n5903
.sym 31774 $abc$46512$n5942
.sym 31776 $abc$46512$n5943
.sym 31778 $abc$46512$n5945
.sym 31780 $abc$46512$n1648
.sym 31782 $abc$46512$n5947
.sym 31783 $abc$46512$n424
.sym 31784 $abc$46512$n5899
.sym 31789 basesoc_sram_we[2]
.sym 31791 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 31792 $abc$46512$n5915
.sym 31794 $abc$46512$n5912
.sym 31796 $abc$46512$n5943
.sym 31797 $abc$46512$n1648
.sym 31798 $abc$46512$n5945
.sym 31799 $abc$46512$n5903
.sym 31802 $abc$46512$n5953
.sym 31803 $abc$46512$n5915
.sym 31804 $abc$46512$n1648
.sym 31805 $abc$46512$n5943
.sym 31808 $abc$46512$n5943
.sym 31809 $abc$46512$n5947
.sym 31810 $abc$46512$n5906
.sym 31811 $abc$46512$n1648
.sym 31814 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 31815 $abc$46512$n5105_1
.sym 31817 sys_rst
.sym 31820 $abc$46512$n5943
.sym 31821 $abc$46512$n5951
.sym 31822 $abc$46512$n5912
.sym 31823 $abc$46512$n1648
.sym 31826 basesoc_sram_we[2]
.sym 31832 $abc$46512$n5095
.sym 31834 sram_bus_adr[3]
.sym 31838 $abc$46512$n1648
.sym 31839 $abc$46512$n5943
.sym 31840 $abc$46512$n5899
.sym 31841 $abc$46512$n5942
.sym 31843 sys_clk_$glb_clk
.sym 31844 $abc$46512$n424
.sym 31846 $abc$46512$n5993
.sym 31848 $abc$46512$n5991
.sym 31850 $abc$46512$n5989
.sym 31852 $abc$46512$n5987
.sym 31854 sram_bus_dat_w[1]
.sym 31857 $abc$46512$n6462
.sym 31858 $abc$46512$n5134_1
.sym 31859 $abc$46512$n5943
.sym 31860 spiflash_bus_dat_w[18]
.sym 31861 spiflash_bus_adr[2]
.sym 31862 $abc$46512$n5942
.sym 31863 spiflash_bus_adr[5]
.sym 31864 spiflash_bus_adr[8]
.sym 31866 sram_bus_dat_w[2]
.sym 31867 spiflash_bus_adr[6]
.sym 31868 sram_bus_adr[3]
.sym 31869 $abc$46512$n6316_1
.sym 31870 spiflash_bus_dat_w[17]
.sym 31871 spiflash_bus_adr[0]
.sym 31872 $abc$46512$n3370
.sym 31873 $abc$46512$n5123_1
.sym 31877 $abc$46512$n5899
.sym 31878 $abc$46512$n3370
.sym 31879 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 31880 $abc$46512$n21
.sym 31888 $abc$46512$n6470
.sym 31889 $abc$46512$n5915
.sym 31890 $abc$46512$n6468
.sym 31891 $abc$46512$n5906
.sym 31892 $abc$46512$n5912
.sym 31893 $abc$46512$n5124_1
.sym 31894 $abc$46512$n6471
.sym 31895 $abc$46512$n6494
.sym 31896 $abc$46512$n3365
.sym 31897 $abc$46512$n2765
.sym 31898 $abc$46512$n6493_1
.sym 31899 sram_bus_adr[4]
.sym 31901 basesoc_sram_we[2]
.sym 31903 $abc$46512$n5979
.sym 31904 $abc$46512$n6495
.sym 31907 $abc$46512$n6469_1
.sym 31909 $abc$46512$n5987
.sym 31911 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 31912 $abc$46512$n6492
.sym 31913 $abc$46512$n5983
.sym 31915 $abc$46512$n5989
.sym 31917 $abc$46512$n1645
.sym 31919 $abc$46512$n1645
.sym 31920 $abc$46512$n5906
.sym 31921 $abc$46512$n5983
.sym 31922 $abc$46512$n5979
.sym 31928 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 31931 $abc$46512$n5989
.sym 31932 $abc$46512$n5915
.sym 31933 $abc$46512$n1645
.sym 31934 $abc$46512$n5979
.sym 31938 basesoc_sram_we[2]
.sym 31939 $abc$46512$n3365
.sym 31943 $abc$46512$n6494
.sym 31944 $abc$46512$n6492
.sym 31945 $abc$46512$n6495
.sym 31946 $abc$46512$n6493_1
.sym 31949 $abc$46512$n6469_1
.sym 31950 $abc$46512$n6468
.sym 31951 $abc$46512$n6471
.sym 31952 $abc$46512$n6470
.sym 31957 sram_bus_adr[4]
.sym 31958 $abc$46512$n5124_1
.sym 31961 $abc$46512$n5987
.sym 31962 $abc$46512$n5912
.sym 31963 $abc$46512$n5979
.sym 31964 $abc$46512$n1645
.sym 31965 $abc$46512$n2765
.sym 31966 sys_clk_$glb_clk
.sym 31967 sys_rst_$glb_sr
.sym 31969 $abc$46512$n5985
.sym 31971 $abc$46512$n5983
.sym 31973 $abc$46512$n5981
.sym 31975 $abc$46512$n5978
.sym 31980 $abc$46512$n6479
.sym 31981 sram_bus_dat_w[1]
.sym 31982 spiflash_bus_adr[2]
.sym 31983 spiflash_bus_adr[5]
.sym 31986 sram_bus_dat_w[2]
.sym 31987 sram_bus_adr[4]
.sym 31989 $abc$46512$n5124_1
.sym 31990 $abc$46512$n5134_1
.sym 31992 spiflash_bus_adr[4]
.sym 31993 spiflash_bus_adr[3]
.sym 31994 $abc$46512$n5903
.sym 31995 $abc$46512$n5908
.sym 31996 basesoc_sram_we[2]
.sym 31999 spiflash_bus_adr[5]
.sym 32000 spiflash_bus_adr[1]
.sym 32001 spiflash_bus_adr[1]
.sym 32002 spiflash_bus_dat_w[22]
.sym 32003 $abc$46512$n5909
.sym 32009 sram_bus_dat_w[2]
.sym 32011 $abc$46512$n5908
.sym 32012 $abc$46512$n5909
.sym 32013 sys_rst
.sym 32017 $abc$46512$n5038_1
.sym 32020 $abc$46512$n2596
.sym 32022 csrbank0_scratch1_w[5]
.sym 32023 $abc$46512$n5900
.sym 32024 csrbank0_scratch3_w[5]
.sym 32028 $abc$46512$n5032_1
.sym 32029 $abc$46512$n6316_1
.sym 32037 spiflash_bus_adr[4]
.sym 32038 sram_bus_dat_w[6]
.sym 32042 $abc$46512$n5908
.sym 32043 $abc$46512$n5909
.sym 32044 $abc$46512$n6316_1
.sym 32045 $abc$46512$n5900
.sym 32049 sram_bus_dat_w[2]
.sym 32054 csrbank0_scratch1_w[5]
.sym 32055 $abc$46512$n5032_1
.sym 32056 csrbank0_scratch3_w[5]
.sym 32057 $abc$46512$n5038_1
.sym 32061 sram_bus_dat_w[6]
.sym 32063 sys_rst
.sym 32069 spiflash_bus_adr[4]
.sym 32088 $abc$46512$n2596
.sym 32089 sys_clk_$glb_clk
.sym 32090 sys_rst_$glb_sr
.sym 32092 $abc$46512$n5920
.sym 32094 $abc$46512$n5917
.sym 32096 $abc$46512$n5914
.sym 32098 $abc$46512$n5911
.sym 32100 spiflash_bus_dat_w[19]
.sym 32103 spiflash_bus_adr[4]
.sym 32107 spiflash_bus_adr[8]
.sym 32108 spiflash_bus_adr[3]
.sym 32109 $abc$46512$n23
.sym 32110 spiflash_bus_dat_w[18]
.sym 32111 spiflash_bus_adr[6]
.sym 32113 $abc$46512$n6468
.sym 32115 $abc$46512$n5899
.sym 32117 spiflash_bus_dat_w[19]
.sym 32119 spiflash_bus_dat_w[17]
.sym 32120 spiflash_bus_dat_w[18]
.sym 32121 $abc$46512$n5897
.sym 32124 $abc$46512$n5979
.sym 32132 $abc$46512$n5961
.sym 32136 lm32_cpu.load_store_unit.d_dat_o[16]
.sym 32140 $abc$46512$n5961
.sym 32141 $abc$46512$n80
.sym 32142 $abc$46512$n1646
.sym 32143 $abc$46512$n5909
.sym 32145 $abc$46512$n5032_1
.sym 32146 $abc$46512$n6050_1
.sym 32148 $abc$46512$n3370
.sym 32154 $abc$46512$n5903
.sym 32155 $abc$46512$n5967
.sym 32156 basesoc_sram_we[2]
.sym 32160 lm32_cpu.load_store_unit.d_dat_o[19]
.sym 32163 $abc$46512$n5963
.sym 32165 $abc$46512$n5909
.sym 32166 $abc$46512$n5967
.sym 32167 $abc$46512$n5961
.sym 32168 $abc$46512$n1646
.sym 32177 $abc$46512$n80
.sym 32178 $abc$46512$n6050_1
.sym 32179 $abc$46512$n5032_1
.sym 32185 lm32_cpu.load_store_unit.d_dat_o[19]
.sym 32189 lm32_cpu.load_store_unit.d_dat_o[16]
.sym 32195 $abc$46512$n5961
.sym 32196 $abc$46512$n5903
.sym 32197 $abc$46512$n1646
.sym 32198 $abc$46512$n5963
.sym 32208 $abc$46512$n3370
.sym 32209 basesoc_sram_we[2]
.sym 32212 sys_clk_$glb_clk
.sym 32213 $abc$46512$n135_$glb_sr
.sym 32215 $abc$46512$n5908
.sym 32217 $abc$46512$n5905
.sym 32219 $abc$46512$n5902
.sym 32221 $abc$46512$n5898
.sym 32228 spiflash_bus_adr[3]
.sym 32231 $abc$46512$n5900
.sym 32233 spiflash_bus_adr[0]
.sym 32236 $abc$46512$n5961
.sym 32241 $abc$46512$n5967
.sym 32242 spiflash_bus_adr[0]
.sym 32245 $abc$46512$n5965
.sym 32248 spiflash_bus_adr[7]
.sym 32249 $abc$46512$n5963
.sym 32259 $abc$46512$n5906
.sym 32260 $abc$46512$n1646
.sym 32264 $abc$46512$n5961
.sym 32268 basesoc_sram_we[2]
.sym 32269 $abc$46512$n5965
.sym 32288 $abc$46512$n5906
.sym 32289 $abc$46512$n1646
.sym 32290 $abc$46512$n5961
.sym 32291 $abc$46512$n5965
.sym 32302 basesoc_sram_we[2]
.sym 32335 sys_clk_$glb_clk
.sym 32336 $abc$46512$n3108_$glb_sr
.sym 32338 $abc$46512$n5975
.sym 32340 $abc$46512$n5973
.sym 32342 $abc$46512$n5971
.sym 32344 $abc$46512$n5969
.sym 32345 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 32349 spiflash_bus_adr[8]
.sym 32350 $PACKER_VCC_NET_$glb_clk
.sym 32351 spiflash_bus_dat_w[19]
.sym 32352 $abc$46512$n2596
.sym 32353 $abc$46512$n1646
.sym 32355 spiflash_bus_adr[2]
.sym 32359 spiflash_bus_adr[3]
.sym 32360 spiflash_bus_adr[6]
.sym 32362 spiflash_bus_dat_w[17]
.sym 32401 spiflash_bus_adr[4]
.sym 32419 spiflash_bus_adr[4]
.sym 32461 $abc$46512$n5967
.sym 32463 $abc$46512$n5965
.sym 32465 $abc$46512$n5963
.sym 32467 $abc$46512$n5960
.sym 32473 spiflash_bus_adr[2]
.sym 32485 spiflash_bus_adr[5]
.sym 32486 spiflash_bus_adr[3]
.sym 32490 spiflash_bus_dat_w[22]
.sym 32494 spiflash_bus_adr[1]
.sym 32588 spiflash_bus_adr[0]
.sym 32594 spiflash_bus_adr[3]
.sym 32595 spiflash_bus_adr[4]
.sym 32596 spiflash_bus_adr[8]
.sym 32600 spiflash_bus_adr[6]
.sym 32608 spiflash_bus_dat_w[18]
.sym 32613 spiflash_bus_dat_w[19]
.sym 32699 spiflash_bus_adr[3]
.sym 32700 spiflash_bus_adr[5]
.sym 32798 spiflash_bus_adr[6]
.sym 32799 spiflash_bus_adr[6]
.sym 32843 spiflash_bus_dat_w[5]
.sym 32851 lm32_cpu.operand_1_x[1]
.sym 32899 $abc$46512$n6939_1
.sym 32900 $abc$46512$n7152_1
.sym 32904 lm32_cpu.interrupt_unit.im[7]
.sym 32935 lm32_cpu.mc_result_x[6]
.sym 32942 spiflash_bus_adr[3]
.sym 32961 $abc$46512$n7151
.sym 32962 $abc$46512$n2567
.sym 33000 spiflash_bus_dat_w[5]
.sym 33006 sram_bus_dat_w[5]
.sym 33037 lm32_cpu.adder_op_x_n
.sym 33038 lm32_cpu.operand_1_x[4]
.sym 33039 $abc$46512$n6969
.sym 33043 $abc$46512$n2490
.sym 33044 lm32_cpu.operand_1_x[6]
.sym 33045 $abc$46512$n3887
.sym 33046 lm32_cpu.x_result_sel_csr_x
.sym 33047 $abc$46512$n3880
.sym 33058 $abc$46512$n6362
.sym 33059 $abc$46512$n2490
.sym 33060 sram_bus_dat_w[5]
.sym 33062 $abc$46512$n4241_1
.sym 33063 spiflash_bus_dat_w[5]
.sym 33101 lm32_cpu.load_store_unit.d_dat_o[4]
.sym 33102 lm32_cpu.x_result[9]
.sym 33103 $abc$46512$n4344_1
.sym 33104 lm32_cpu.x_result[13]
.sym 33105 $abc$46512$n8402
.sym 33106 $abc$46512$n4243_1
.sym 33107 lm32_cpu.adder.addsub.tmp_addResult[19]
.sym 33108 $abc$46512$n4324_1
.sym 33139 $abc$46512$n4508
.sym 33141 $abc$46512$n6783_1
.sym 33145 $abc$46512$n3880
.sym 33148 sram_bus_dat_w[5]
.sym 33156 lm32_cpu.adder_op_x_n
.sym 33157 $abc$46512$n4322_1
.sym 33158 $abc$46512$n6103
.sym 33161 $abc$46512$n6104
.sym 33162 $abc$46512$n6110
.sym 33163 basesoc_sram_we[0]
.sym 33165 $abc$46512$n6118
.sym 33166 lm32_cpu.x_result[9]
.sym 33167 $PACKER_VCC_NET_$glb_clk
.sym 33171 spiflash_bus_adr[3]
.sym 33173 $abc$46512$n3372
.sym 33175 $PACKER_VCC_NET_$glb_clk
.sym 33176 spiflash_bus_adr[4]
.sym 33177 spiflash_bus_adr[7]
.sym 33180 spiflash_bus_dat_w[5]
.sym 33181 spiflash_bus_adr[8]
.sym 33182 spiflash_bus_dat_w[4]
.sym 33183 spiflash_bus_adr[0]
.sym 33185 spiflash_bus_adr[6]
.sym 33189 spiflash_bus_dat_w[6]
.sym 33193 spiflash_bus_dat_w[7]
.sym 33194 spiflash_bus_adr[2]
.sym 33196 spiflash_bus_adr[5]
.sym 33202 spiflash_bus_adr[1]
.sym 33203 lm32_cpu.x_result[21]
.sym 33204 $abc$46512$n6104
.sym 33205 $abc$46512$n6362
.sym 33206 lm32_cpu.x_result[15]
.sym 33207 $abc$46512$n4124
.sym 33208 $abc$46512$n448
.sym 33209 $abc$46512$n6858_1
.sym 33210 spiflash_bus_adr[2]
.sym 33219 spiflash_bus_adr[0]
.sym 33220 spiflash_bus_adr[1]
.sym 33222 spiflash_bus_adr[2]
.sym 33223 spiflash_bus_adr[3]
.sym 33224 spiflash_bus_adr[4]
.sym 33225 spiflash_bus_adr[5]
.sym 33226 spiflash_bus_adr[6]
.sym 33227 spiflash_bus_adr[7]
.sym 33228 spiflash_bus_adr[8]
.sym 33230 sys_clk_$glb_clk
.sym 33231 $abc$46512$n3372
.sym 33232 $PACKER_VCC_NET_$glb_clk
.sym 33233 spiflash_bus_dat_w[5]
.sym 33235 spiflash_bus_dat_w[6]
.sym 33237 spiflash_bus_dat_w[7]
.sym 33239 spiflash_bus_dat_w[4]
.sym 33246 lm32_cpu.adder.addsub.tmp_subResult[9]
.sym 33247 $abc$46512$n8402
.sym 33248 $abc$46512$n5630_1
.sym 33249 sram_bus_dat_w[4]
.sym 33251 sram_bus_dat_w[6]
.sym 33253 spiflash_bus_adr[7]
.sym 33255 lm32_cpu.adder.addsub.tmp_addResult[15]
.sym 33256 lm32_cpu.adder.addsub.tmp_subResult[13]
.sym 33257 spiflash_bus_dat_w[1]
.sym 33258 $abc$46512$n4083
.sym 33259 lm32_cpu.x_result[13]
.sym 33262 spiflash_bus_dat_w[5]
.sym 33263 spiflash_bus_adr[1]
.sym 33267 lm32_cpu.adder.addsub.tmp_addResult[8]
.sym 33268 spiflash_bus_adr[1]
.sym 33269 $PACKER_VCC_NET_$glb_clk
.sym 33273 spiflash_bus_adr[7]
.sym 33274 spiflash_bus_adr[2]
.sym 33277 $PACKER_VCC_NET_$glb_clk
.sym 33281 spiflash_bus_adr[4]
.sym 33282 spiflash_bus_dat_w[1]
.sym 33283 spiflash_bus_adr[8]
.sym 33284 spiflash_bus_dat_w[0]
.sym 33285 spiflash_bus_adr[6]
.sym 33286 spiflash_bus_adr[3]
.sym 33291 spiflash_bus_adr[1]
.sym 33293 spiflash_bus_dat_w[2]
.sym 33297 spiflash_bus_adr[0]
.sym 33298 spiflash_bus_adr[5]
.sym 33300 $abc$46512$n5211
.sym 33304 spiflash_bus_dat_w[3]
.sym 33305 lm32_cpu.x_result[19]
.sym 33306 $abc$46512$n6835_1
.sym 33307 lm32_cpu.x_result[25]
.sym 33308 $abc$46512$n6036
.sym 33309 $abc$46512$n4007
.sym 33310 $abc$46512$n4455
.sym 33311 $abc$46512$n4452
.sym 33312 $abc$46512$n4458
.sym 33321 spiflash_bus_adr[0]
.sym 33322 spiflash_bus_adr[1]
.sym 33324 spiflash_bus_adr[2]
.sym 33325 spiflash_bus_adr[3]
.sym 33326 spiflash_bus_adr[4]
.sym 33327 spiflash_bus_adr[5]
.sym 33328 spiflash_bus_adr[6]
.sym 33329 spiflash_bus_adr[7]
.sym 33330 spiflash_bus_adr[8]
.sym 33332 sys_clk_$glb_clk
.sym 33333 $abc$46512$n5211
.sym 33334 spiflash_bus_dat_w[0]
.sym 33336 spiflash_bus_dat_w[1]
.sym 33338 spiflash_bus_dat_w[2]
.sym 33340 spiflash_bus_dat_w[3]
.sym 33342 $PACKER_VCC_NET_$glb_clk
.sym 33343 $abc$46512$n6857
.sym 33344 spiflash_bus_adr[4]
.sym 33345 spiflash_bus_adr[4]
.sym 33347 $abc$46512$n8390
.sym 33348 $abc$46512$n8396
.sym 33350 $abc$46512$n4198_1
.sym 33351 $abc$46512$n8008
.sym 33352 spiflash_bus_dat_w[0]
.sym 33354 lm32_cpu.adder.addsub.tmp_subResult[19]
.sym 33355 lm32_cpu.store_operand_x[3]
.sym 33357 $abc$46512$n5618_1
.sym 33358 $abc$46512$n8392
.sym 33359 lm32_cpu.x_result_sel_add_x
.sym 33360 $abc$46512$n3889
.sym 33361 $abc$46512$n7151
.sym 33363 spiflash_bus_adr[2]
.sym 33364 lm32_cpu.operand_1_x[31]
.sym 33366 lm32_cpu.x_result_sel_csr_x
.sym 33367 $abc$46512$n4487_1
.sym 33368 spiflash_bus_dat_w[7]
.sym 33369 spiflash_bus_adr[8]
.sym 33370 lm32_cpu.eba[14]
.sym 33371 $PACKER_VCC_NET_$glb_clk
.sym 33377 $abc$46512$n3365
.sym 33379 $PACKER_VCC_NET_$glb_clk
.sym 33380 spiflash_bus_adr[0]
.sym 33382 spiflash_bus_adr[2]
.sym 33387 spiflash_bus_adr[8]
.sym 33389 spiflash_bus_adr[6]
.sym 33390 spiflash_bus_dat_w[4]
.sym 33391 spiflash_bus_dat_w[6]
.sym 33392 spiflash_bus_adr[4]
.sym 33393 spiflash_bus_dat_w[7]
.sym 33395 spiflash_bus_adr[3]
.sym 33397 spiflash_bus_adr[7]
.sym 33400 spiflash_bus_dat_w[5]
.sym 33404 spiflash_bus_adr[5]
.sym 33406 spiflash_bus_adr[1]
.sym 33407 $abc$46512$n4083
.sym 33408 lm32_cpu.x_result[18]
.sym 33409 lm32_cpu.interrupt_unit.im[31]
.sym 33410 $abc$46512$n3886
.sym 33411 lm32_cpu.x_result[16]
.sym 33412 lm32_cpu.eba[14]
.sym 33413 lm32_cpu.interrupt_unit.im[24]
.sym 33414 $abc$46512$n7151
.sym 33423 spiflash_bus_adr[0]
.sym 33424 spiflash_bus_adr[1]
.sym 33426 spiflash_bus_adr[2]
.sym 33427 spiflash_bus_adr[3]
.sym 33428 spiflash_bus_adr[4]
.sym 33429 spiflash_bus_adr[5]
.sym 33430 spiflash_bus_adr[6]
.sym 33431 spiflash_bus_adr[7]
.sym 33432 spiflash_bus_adr[8]
.sym 33434 sys_clk_$glb_clk
.sym 33435 $abc$46512$n3365
.sym 33436 $PACKER_VCC_NET_$glb_clk
.sym 33437 spiflash_bus_dat_w[5]
.sym 33439 spiflash_bus_dat_w[6]
.sym 33441 spiflash_bus_dat_w[7]
.sym 33443 spiflash_bus_dat_w[4]
.sym 33446 $abc$46512$n6834_1
.sym 33449 $abc$46512$n6869
.sym 33450 lm32_cpu.adder.addsub.tmp_subResult[25]
.sym 33451 $abc$46512$n3365
.sym 33453 lm32_cpu.operand_1_x[27]
.sym 33454 $abc$46512$n6874_1
.sym 33455 lm32_cpu.operand_1_x[31]
.sym 33457 spiflash_bus_adr[6]
.sym 33458 lm32_cpu.x_result[8]
.sym 33460 lm32_cpu.x_result[25]
.sym 33461 spiflash_bus_dat_w[5]
.sym 33462 $abc$46512$n4177
.sym 33463 $abc$46512$n4005
.sym 33464 lm32_cpu.cc[25]
.sym 33465 lm32_cpu.interrupt_unit.im[19]
.sym 33466 $abc$46512$n6362
.sym 33467 $abc$46512$n3887
.sym 33468 $abc$46512$n2490
.sym 33469 lm32_cpu.adder.addsub.tmp_addResult[25]
.sym 33470 $abc$46512$n4241_1
.sym 33471 $abc$46512$n2490
.sym 33472 lm32_cpu.x_result[18]
.sym 33473 $PACKER_VCC_NET_$glb_clk
.sym 33478 spiflash_bus_adr[4]
.sym 33481 $PACKER_VCC_NET_$glb_clk
.sym 33484 spiflash_bus_adr[8]
.sym 33485 spiflash_bus_adr[0]
.sym 33486 spiflash_bus_adr[7]
.sym 33487 spiflash_bus_adr[6]
.sym 33488 $abc$46512$n6036
.sym 33492 spiflash_bus_adr[1]
.sym 33493 spiflash_bus_dat_w[3]
.sym 33495 spiflash_bus_adr[5]
.sym 33497 spiflash_bus_dat_w[1]
.sym 33501 spiflash_bus_adr[2]
.sym 33502 spiflash_bus_dat_w[2]
.sym 33504 spiflash_bus_adr[3]
.sym 33506 spiflash_bus_dat_w[0]
.sym 33509 lm32_cpu.interrupt_unit.im[19]
.sym 33510 $abc$46512$n4141
.sym 33511 lm32_cpu.interrupt_unit.im[14]
.sym 33512 $abc$46512$n4143_1
.sym 33513 $abc$46512$n4006_1
.sym 33514 lm32_cpu.interrupt_unit.im[18]
.sym 33515 lm32_cpu.interrupt_unit.im[25]
.sym 33516 $abc$46512$n4005
.sym 33525 spiflash_bus_adr[0]
.sym 33526 spiflash_bus_adr[1]
.sym 33528 spiflash_bus_adr[2]
.sym 33529 spiflash_bus_adr[3]
.sym 33530 spiflash_bus_adr[4]
.sym 33531 spiflash_bus_adr[5]
.sym 33532 spiflash_bus_adr[6]
.sym 33533 spiflash_bus_adr[7]
.sym 33534 spiflash_bus_adr[8]
.sym 33536 sys_clk_$glb_clk
.sym 33537 $abc$46512$n6036
.sym 33538 spiflash_bus_dat_w[0]
.sym 33540 spiflash_bus_dat_w[1]
.sym 33542 spiflash_bus_dat_w[2]
.sym 33544 spiflash_bus_dat_w[3]
.sym 33546 $PACKER_VCC_NET_$glb_clk
.sym 33549 $abc$46512$n8004
.sym 33550 spiflash_bus_dat_w[1]
.sym 33551 $abc$46512$n8000
.sym 33553 lm32_cpu.eba[6]
.sym 33554 $abc$46512$n1648
.sym 33556 storage[15][6]
.sym 33557 por_rst
.sym 33558 $abc$46512$n4180_1
.sym 33559 $abc$46512$n8002
.sym 33560 $abc$46512$n7969
.sym 33562 $abc$46512$n6805_1
.sym 33563 lm32_cpu.cc[31]
.sym 33564 $abc$46512$n4322_1
.sym 33565 $abc$46512$n3886
.sym 33566 $abc$46512$n4084
.sym 33567 lm32_cpu.load_store_unit.d_dat_o[2]
.sym 33568 lm32_cpu.size_x[1]
.sym 33569 lm32_cpu.eba[22]
.sym 33570 lm32_cpu.x_result[9]
.sym 33571 lm32_cpu.store_operand_x[1]
.sym 33572 lm32_cpu.operand_1_x[18]
.sym 33573 $abc$46512$n4121
.sym 33574 $abc$46512$n5855
.sym 33575 $PACKER_VCC_NET_$glb_clk
.sym 33580 spiflash_bus_adr[4]
.sym 33583 $PACKER_VCC_NET_$glb_clk
.sym 33585 spiflash_bus_adr[7]
.sym 33590 $abc$46512$n3364
.sym 33591 spiflash_bus_adr[6]
.sym 33594 spiflash_bus_dat_w[4]
.sym 33595 spiflash_bus_dat_w[7]
.sym 33597 spiflash_bus_adr[3]
.sym 33598 spiflash_bus_adr[8]
.sym 33599 spiflash_bus_dat_w[5]
.sym 33600 spiflash_bus_adr[0]
.sym 33604 spiflash_bus_adr[5]
.sym 33608 spiflash_bus_dat_w[6]
.sym 33609 spiflash_bus_adr[2]
.sym 33610 spiflash_bus_adr[1]
.sym 33611 $abc$46512$n4177
.sym 33612 lm32_cpu.load_store_unit.store_data_m[1]
.sym 33613 lm32_cpu.operand_1_x[21]
.sym 33614 $abc$46512$n4121
.sym 33615 $abc$46512$n4241_1
.sym 33616 lm32_cpu.bypass_data_1[9]
.sym 33617 $abc$46512$n2816
.sym 33618 $abc$46512$n3885
.sym 33627 spiflash_bus_adr[0]
.sym 33628 spiflash_bus_adr[1]
.sym 33630 spiflash_bus_adr[2]
.sym 33631 spiflash_bus_adr[3]
.sym 33632 spiflash_bus_adr[4]
.sym 33633 spiflash_bus_adr[5]
.sym 33634 spiflash_bus_adr[6]
.sym 33635 spiflash_bus_adr[7]
.sym 33636 spiflash_bus_adr[8]
.sym 33638 sys_clk_$glb_clk
.sym 33639 $abc$46512$n3364
.sym 33640 $PACKER_VCC_NET_$glb_clk
.sym 33641 spiflash_bus_dat_w[5]
.sym 33643 spiflash_bus_dat_w[6]
.sym 33645 spiflash_bus_dat_w[7]
.sym 33647 spiflash_bus_dat_w[4]
.sym 33649 lm32_cpu.operand_1_x[11]
.sym 33650 $abc$46512$n2567
.sym 33651 spiflash_bus_adr[5]
.sym 33652 spiflash_bus_adr[3]
.sym 33653 $abc$46512$n2567
.sym 33655 lm32_cpu.eba[5]
.sym 33656 lm32_cpu.operand_1_x[19]
.sym 33662 $abc$46512$n7976
.sym 33664 $abc$46512$n4023
.sym 33665 $abc$46512$n7541
.sym 33666 $abc$46512$n3888
.sym 33667 $abc$46512$n3968
.sym 33668 spiflash_bus_adr[1]
.sym 33669 lm32_cpu.branch_target_x[29]
.sym 33670 spiflash_bus_adr[1]
.sym 33671 spiflash_bus_adr[1]
.sym 33672 $abc$46512$n4179
.sym 33673 spiflash_bus_dat_w[1]
.sym 33674 lm32_cpu.x_result[16]
.sym 33675 lm32_cpu.x_result[13]
.sym 33676 spiflash_bus_adr[1]
.sym 33677 $PACKER_VCC_NET_$glb_clk
.sym 33681 spiflash_bus_dat_w[3]
.sym 33683 spiflash_bus_dat_w[1]
.sym 33684 spiflash_bus_adr[6]
.sym 33685 $PACKER_VCC_NET_$glb_clk
.sym 33689 spiflash_bus_adr[2]
.sym 33690 spiflash_bus_dat_w[2]
.sym 33691 spiflash_bus_adr[8]
.sym 33693 spiflash_bus_adr[4]
.sym 33694 spiflash_bus_dat_w[0]
.sym 33696 spiflash_bus_adr[3]
.sym 33699 $abc$46512$n4467
.sym 33701 spiflash_bus_adr[1]
.sym 33703 spiflash_bus_adr[5]
.sym 33705 spiflash_bus_adr[0]
.sym 33710 spiflash_bus_adr[7]
.sym 33713 lm32_cpu.eba[0]
.sym 33714 $abc$46512$n4084
.sym 33715 $abc$46512$n3967_1
.sym 33716 lm32_cpu.operand_1_x[12]
.sym 33717 spiflash_bus_adr[1]
.sym 33718 spiflash_bus_dat_w[5]
.sym 33719 $abc$46512$n3929
.sym 33720 lm32_cpu.interrupt_unit.im[29]
.sym 33729 spiflash_bus_adr[0]
.sym 33730 spiflash_bus_adr[1]
.sym 33732 spiflash_bus_adr[2]
.sym 33733 spiflash_bus_adr[3]
.sym 33734 spiflash_bus_adr[4]
.sym 33735 spiflash_bus_adr[5]
.sym 33736 spiflash_bus_adr[6]
.sym 33737 spiflash_bus_adr[7]
.sym 33738 spiflash_bus_adr[8]
.sym 33740 sys_clk_$glb_clk
.sym 33741 $abc$46512$n4467
.sym 33742 spiflash_bus_dat_w[0]
.sym 33744 spiflash_bus_dat_w[1]
.sym 33746 spiflash_bus_dat_w[2]
.sym 33748 spiflash_bus_dat_w[3]
.sym 33750 $PACKER_VCC_NET_$glb_clk
.sym 33751 spiflash_bus_adr[6]
.sym 33752 $abc$46512$n4123
.sym 33754 spiflash_bus_adr[6]
.sym 33755 spiflash_bus_dat_w[3]
.sym 33756 $abc$46512$n4262_1
.sym 33757 lm32_cpu.x_result[23]
.sym 33758 $abc$46512$n2567
.sym 33759 lm32_cpu.x_result_sel_csr_x
.sym 33760 $abc$46512$n3885
.sym 33761 $abc$46512$n3889
.sym 33762 lm32_cpu.bypass_data_1[26]
.sym 33763 lm32_cpu.eba[22]
.sym 33764 lm32_cpu.load_store_unit.store_data_m[1]
.sym 33765 lm32_cpu.interrupt_unit.im[13]
.sym 33766 $abc$46512$n4063
.sym 33767 $abc$46512$n4242_1
.sym 33768 $abc$46512$n4487_1
.sym 33769 lm32_cpu.operand_m[19]
.sym 33770 lm32_cpu.eba[4]
.sym 33771 spiflash_bus_adr[2]
.sym 33772 spiflash_bus_dat_w[2]
.sym 33776 lm32_cpu.eba[0]
.sym 33777 spiflash_bus_adr[2]
.sym 33778 $abc$46512$n3371
.sym 33779 $PACKER_VCC_NET_$glb_clk
.sym 33785 spiflash_bus_adr[3]
.sym 33787 $PACKER_VCC_NET_$glb_clk
.sym 33788 spiflash_bus_adr[4]
.sym 33790 spiflash_bus_adr[8]
.sym 33792 spiflash_bus_dat_w[5]
.sym 33793 spiflash_bus_adr[0]
.sym 33799 spiflash_bus_dat_w[6]
.sym 33801 $abc$46512$n3370
.sym 33802 spiflash_bus_adr[2]
.sym 33803 spiflash_bus_dat_w[7]
.sym 33806 spiflash_bus_adr[6]
.sym 33808 spiflash_bus_adr[1]
.sym 33810 spiflash_bus_adr[7]
.sym 33812 spiflash_bus_adr[5]
.sym 33814 spiflash_bus_dat_w[4]
.sym 33815 $abc$46512$n6341_1
.sym 33816 $abc$46512$n6852_1
.sym 33817 $abc$46512$n4166_1
.sym 33818 spiflash_bus_dat_w[5]
.sym 33819 lm32_cpu.load_store_unit.d_dat_o[2]
.sym 33820 $abc$46512$n4171_1
.sym 33821 $abc$46512$n4242_1
.sym 33822 $abc$46512$n6368
.sym 33831 spiflash_bus_adr[0]
.sym 33832 spiflash_bus_adr[1]
.sym 33834 spiflash_bus_adr[2]
.sym 33835 spiflash_bus_adr[3]
.sym 33836 spiflash_bus_adr[4]
.sym 33837 spiflash_bus_adr[5]
.sym 33838 spiflash_bus_adr[6]
.sym 33839 spiflash_bus_adr[7]
.sym 33840 spiflash_bus_adr[8]
.sym 33842 sys_clk_$glb_clk
.sym 33843 $abc$46512$n3370
.sym 33844 $PACKER_VCC_NET_$glb_clk
.sym 33845 spiflash_bus_dat_w[5]
.sym 33847 spiflash_bus_dat_w[6]
.sym 33849 spiflash_bus_dat_w[7]
.sym 33851 spiflash_bus_dat_w[4]
.sym 33854 $abc$46512$n8646
.sym 33857 lm32_cpu.cc[2]
.sym 33859 lm32_cpu.bypass_data_1[26]
.sym 33860 lm32_cpu.cc[0]
.sym 33861 lm32_cpu.cc[1]
.sym 33862 lm32_cpu.x_result_sel_csr_x
.sym 33863 spiflash_bus_dat_w[2]
.sym 33864 lm32_cpu.operand_m[29]
.sym 33865 $abc$46512$n3887
.sym 33867 lm32_cpu.operand_1_x[27]
.sym 33869 lm32_cpu.x_result[23]
.sym 33871 lm32_cpu.bypass_data_1[18]
.sym 33872 lm32_cpu.interrupt_unit.im[27]
.sym 33873 lm32_cpu.operand_1_x[12]
.sym 33874 spiflash_bus_adr[8]
.sym 33877 spiflash_bus_dat_w[0]
.sym 33878 $abc$46512$n3649
.sym 33879 $abc$46512$n7964
.sym 33880 lm32_cpu.x_result[18]
.sym 33881 $PACKER_VCC_NET_$glb_clk
.sym 33887 spiflash_bus_dat_w[0]
.sym 33888 spiflash_bus_adr[0]
.sym 33889 $PACKER_VCC_NET_$glb_clk
.sym 33891 spiflash_bus_adr[7]
.sym 33896 $abc$46512$n7531
.sym 33897 spiflash_bus_adr[8]
.sym 33898 spiflash_bus_dat_w[3]
.sym 33900 spiflash_bus_adr[1]
.sym 33903 spiflash_bus_adr[5]
.sym 33905 spiflash_bus_dat_w[1]
.sym 33906 spiflash_bus_adr[4]
.sym 33909 spiflash_bus_adr[2]
.sym 33910 spiflash_bus_dat_w[2]
.sym 33911 spiflash_bus_adr[6]
.sym 33912 spiflash_bus_adr[3]
.sym 33917 $abc$46512$n6827
.sym 33918 lm32_cpu.operand_m[19]
.sym 33919 $abc$46512$n6825_1
.sym 33920 $abc$46512$n4762_1
.sym 33921 $abc$46512$n7541
.sym 33922 $abc$46512$n4752_1
.sym 33923 lm32_cpu.bypass_data_1[19]
.sym 33924 lm32_cpu.bypass_data_1[18]
.sym 33933 spiflash_bus_adr[0]
.sym 33934 spiflash_bus_adr[1]
.sym 33936 spiflash_bus_adr[2]
.sym 33937 spiflash_bus_adr[3]
.sym 33938 spiflash_bus_adr[4]
.sym 33939 spiflash_bus_adr[5]
.sym 33940 spiflash_bus_adr[6]
.sym 33941 spiflash_bus_adr[7]
.sym 33942 spiflash_bus_adr[8]
.sym 33944 sys_clk_$glb_clk
.sym 33945 $abc$46512$n7531
.sym 33946 spiflash_bus_dat_w[0]
.sym 33948 spiflash_bus_dat_w[1]
.sym 33950 spiflash_bus_dat_w[2]
.sym 33952 spiflash_bus_dat_w[3]
.sym 33954 $PACKER_VCC_NET_$glb_clk
.sym 33955 lm32_cpu.operand_m[13]
.sym 33959 $abc$46512$n4994
.sym 33960 lm32_cpu.cc[13]
.sym 33962 spiflash_bus_adr[0]
.sym 33963 lm32_cpu.bypass_data_1[16]
.sym 33964 lm32_cpu.store_operand_x[0]
.sym 33965 basesoc_sram_we[0]
.sym 33966 $abc$46512$n4184_1
.sym 33968 $abc$46512$n6374_1
.sym 33970 lm32_cpu.load_store_unit.store_data_m[2]
.sym 33971 $abc$46512$n5176
.sym 33975 lm32_cpu.load_store_unit.d_dat_o[2]
.sym 33977 $abc$46512$n6826_1
.sym 33978 $abc$46512$n2567
.sym 33979 $abc$46512$n6797
.sym 33981 $abc$46512$n6977
.sym 33983 $PACKER_VCC_NET_$glb_clk
.sym 33989 spiflash_bus_adr[5]
.sym 33991 $PACKER_VCC_NET_$glb_clk
.sym 33998 spiflash_bus_adr[7]
.sym 34001 spiflash_bus_adr[8]
.sym 34002 spiflash_bus_dat_w[4]
.sym 34003 spiflash_bus_adr[3]
.sym 34004 spiflash_bus_adr[6]
.sym 34005 $abc$46512$n3371
.sym 34006 spiflash_bus_adr[0]
.sym 34011 spiflash_bus_adr[2]
.sym 34012 spiflash_bus_adr[1]
.sym 34013 spiflash_bus_adr[4]
.sym 34014 spiflash_bus_dat_w[5]
.sym 34016 spiflash_bus_dat_w[6]
.sym 34018 spiflash_bus_dat_w[7]
.sym 34019 lm32_cpu.bypass_data_1[15]
.sym 34020 $abc$46512$n4614
.sym 34021 $abc$46512$n4110
.sym 34022 $abc$46512$n5854
.sym 34023 $abc$46512$n4730
.sym 34024 lm32_cpu.bypass_data_1[23]
.sym 34025 $abc$46512$n4111
.sym 34026 $abc$46512$n4115
.sym 34035 spiflash_bus_adr[0]
.sym 34036 spiflash_bus_adr[1]
.sym 34038 spiflash_bus_adr[2]
.sym 34039 spiflash_bus_adr[3]
.sym 34040 spiflash_bus_adr[4]
.sym 34041 spiflash_bus_adr[5]
.sym 34042 spiflash_bus_adr[6]
.sym 34043 spiflash_bus_adr[7]
.sym 34044 spiflash_bus_adr[8]
.sym 34046 sys_clk_$glb_clk
.sym 34047 $abc$46512$n3371
.sym 34048 $PACKER_VCC_NET_$glb_clk
.sym 34049 spiflash_bus_dat_w[5]
.sym 34051 spiflash_bus_dat_w[6]
.sym 34053 spiflash_bus_dat_w[7]
.sym 34055 spiflash_bus_dat_w[4]
.sym 34057 $abc$46512$n5364_1
.sym 34058 lm32_cpu.pc_x[15]
.sym 34061 $abc$46512$n3889
.sym 34062 $abc$46512$n7531
.sym 34063 spiflash_bus_adr[5]
.sym 34064 $abc$46512$n6332_1
.sym 34065 lm32_cpu.bypass_data_1[28]
.sym 34066 lm32_cpu.bypass_data_1[18]
.sym 34067 $abc$46512$n3624
.sym 34068 $abc$46512$n3370
.sym 34070 lm32_cpu.write_idx_w[2]
.sym 34072 $abc$46512$n6350_1
.sym 34073 $abc$46512$n4167_1
.sym 34074 lm32_cpu.pc_x[0]
.sym 34075 lm32_cpu.write_idx_w[1]
.sym 34077 $abc$46512$n7541
.sym 34078 spiflash_bus_adr[1]
.sym 34079 lm32_cpu.pc_x[17]
.sym 34081 $abc$46512$n7541
.sym 34082 $abc$46512$n4759
.sym 34083 spiflash_bus_adr[1]
.sym 34084 lm32_cpu.w_result[28]
.sym 34085 $PACKER_VCC_NET_$glb_clk
.sym 34089 spiflash_bus_adr[1]
.sym 34091 $abc$46512$n7541
.sym 34092 spiflash_bus_adr[4]
.sym 34093 $PACKER_VCC_NET_$glb_clk
.sym 34096 spiflash_bus_adr[6]
.sym 34098 spiflash_bus_dat_w[0]
.sym 34100 spiflash_bus_dat_w[2]
.sym 34102 spiflash_bus_adr[3]
.sym 34103 spiflash_bus_adr[8]
.sym 34109 spiflash_bus_dat_w[1]
.sym 34111 spiflash_bus_adr[5]
.sym 34113 spiflash_bus_adr[2]
.sym 34114 spiflash_bus_dat_w[3]
.sym 34115 spiflash_bus_adr[0]
.sym 34118 spiflash_bus_adr[7]
.sym 34121 $abc$46512$n4780_1
.sym 34122 $abc$46512$n4659
.sym 34123 $abc$46512$n4779
.sym 34124 $abc$46512$n4672
.sym 34125 lm32_cpu.pc_m[0]
.sym 34126 $abc$46512$n4649
.sym 34127 $abc$46512$n4167_1
.sym 34128 lm32_cpu.pc_m[17]
.sym 34137 spiflash_bus_adr[0]
.sym 34138 spiflash_bus_adr[1]
.sym 34140 spiflash_bus_adr[2]
.sym 34141 spiflash_bus_adr[3]
.sym 34142 spiflash_bus_adr[4]
.sym 34143 spiflash_bus_adr[5]
.sym 34144 spiflash_bus_adr[6]
.sym 34145 spiflash_bus_adr[7]
.sym 34146 spiflash_bus_adr[8]
.sym 34148 sys_clk_$glb_clk
.sym 34149 $abc$46512$n7541
.sym 34150 spiflash_bus_dat_w[0]
.sym 34152 spiflash_bus_dat_w[1]
.sym 34154 spiflash_bus_dat_w[2]
.sym 34156 spiflash_bus_dat_w[3]
.sym 34158 $PACKER_VCC_NET_$glb_clk
.sym 34159 lm32_cpu.pc_x[18]
.sym 34164 $abc$46512$n4614
.sym 34166 lm32_cpu.w_result[21]
.sym 34167 $abc$46512$n4114
.sym 34169 lm32_cpu.instruction_unit.branch_target_m[13]
.sym 34170 $abc$46512$n6359
.sym 34171 $abc$46512$n6815
.sym 34172 lm32_cpu.store_operand_x[7]
.sym 34173 $abc$46512$n4614
.sym 34174 spiflash_bus_dat_w[0]
.sym 34176 $abc$46512$n7851
.sym 34177 $abc$46512$n5243
.sym 34178 lm32_cpu.w_result[24]
.sym 34179 spiflash_bus_adr[2]
.sym 34180 $abc$46512$n4614
.sym 34181 $abc$46512$n7851
.sym 34182 lm32_cpu.w_result[31]
.sym 34183 lm32_cpu.w_result[16]
.sym 34184 $abc$46512$n4614
.sym 34185 $abc$46512$n4614
.sym 34186 $abc$46512$n7851
.sym 34187 $PACKER_VCC_NET_$glb_clk
.sym 34191 $abc$46512$n5180
.sym 34192 lm32_cpu.w_result[29]
.sym 34193 lm32_cpu.w_result[24]
.sym 34194 $abc$46512$n5174
.sym 34195 $PACKER_VCC_NET_$glb_clk
.sym 34196 $abc$46512$n5178
.sym 34198 $abc$46512$n5182
.sym 34199 $abc$46512$n7851
.sym 34200 $abc$46512$n5176
.sym 34204 lm32_cpu.w_result[30]
.sym 34205 lm32_cpu.w_result[25]
.sym 34206 $abc$46512$n7851
.sym 34210 lm32_cpu.w_result[31]
.sym 34211 lm32_cpu.w_result[26]
.sym 34221 lm32_cpu.w_result[27]
.sym 34222 lm32_cpu.w_result[28]
.sym 34223 $abc$46512$n4016_1
.sym 34224 $abc$46512$n5260
.sym 34225 $abc$46512$n4618
.sym 34226 $abc$46512$n5262
.sym 34227 $abc$46512$n4170_1
.sym 34228 $abc$46512$n3958
.sym 34229 $abc$46512$n4613
.sym 34230 $abc$46512$n5243
.sym 34231 $abc$46512$n7851
.sym 34232 $abc$46512$n7851
.sym 34233 $abc$46512$n7851
.sym 34234 $abc$46512$n7851
.sym 34235 $abc$46512$n7851
.sym 34236 $abc$46512$n7851
.sym 34237 $abc$46512$n7851
.sym 34238 $abc$46512$n7851
.sym 34239 $abc$46512$n5174
.sym 34240 $abc$46512$n5176
.sym 34242 $abc$46512$n5178
.sym 34243 $abc$46512$n5180
.sym 34244 $abc$46512$n5182
.sym 34250 sys_clk_$glb_clk
.sym 34251 $PACKER_VCC_NET_$glb_clk
.sym 34252 $PACKER_VCC_NET_$glb_clk
.sym 34253 lm32_cpu.w_result[26]
.sym 34254 lm32_cpu.w_result[27]
.sym 34255 lm32_cpu.w_result[28]
.sym 34256 lm32_cpu.w_result[29]
.sym 34257 lm32_cpu.w_result[30]
.sym 34258 lm32_cpu.w_result[31]
.sym 34259 lm32_cpu.w_result[24]
.sym 34260 lm32_cpu.w_result[25]
.sym 34261 $abc$46512$n6926_1
.sym 34262 lm32_cpu.branch_target_x[4]
.sym 34265 $abc$46512$n5302_1
.sym 34266 lm32_cpu.w_result[29]
.sym 34267 $abc$46512$n2567
.sym 34268 lm32_cpu.data_bus_error_exception_m
.sym 34269 $abc$46512$n5269
.sym 34270 lm32_cpu.pc_m[17]
.sym 34271 lm32_cpu.write_idx_w[1]
.sym 34272 $abc$46512$n3641
.sym 34273 lm32_cpu.w_result[23]
.sym 34274 $abc$46512$n4661
.sym 34275 $abc$46512$n5180
.sym 34278 $abc$46512$n4170_1
.sym 34279 $abc$46512$n3649
.sym 34280 $abc$46512$n6341_1
.sym 34281 lm32_cpu.operand_w[12]
.sym 34282 $abc$46512$n7976
.sym 34283 $abc$46512$n7964
.sym 34286 $PACKER_VCC_NET_$glb_clk
.sym 34288 $abc$46512$n4788_1
.sym 34289 $PACKER_VCC_NET_$glb_clk
.sym 34295 lm32_cpu.write_enable_q_w
.sym 34297 $PACKER_VCC_NET_$glb_clk
.sym 34298 lm32_cpu.w_result[19]
.sym 34300 lm32_cpu.w_result[23]
.sym 34301 lm32_cpu.write_idx_w[4]
.sym 34304 lm32_cpu.write_idx_w[1]
.sym 34305 lm32_cpu.write_idx_w[2]
.sym 34308 lm32_cpu.write_idx_w[3]
.sym 34309 lm32_cpu.w_result[20]
.sym 34312 lm32_cpu.w_result[21]
.sym 34314 lm32_cpu.w_result[17]
.sym 34315 lm32_cpu.w_result[16]
.sym 34319 $abc$46512$n7851
.sym 34320 lm32_cpu.w_result[22]
.sym 34322 lm32_cpu.w_result[18]
.sym 34323 lm32_cpu.write_idx_w[0]
.sym 34324 $abc$46512$n7851
.sym 34325 $abc$46512$n4840_1
.sym 34326 $abc$46512$n4919_1
.sym 34327 $abc$46512$n5423
.sym 34328 $abc$46512$n6900_1
.sym 34329 $abc$46512$n4805_1
.sym 34330 lm32_cpu.w_result[17]
.sym 34331 lm32_cpu.w_result[17]
.sym 34332 $abc$46512$n5272
.sym 34333 $abc$46512$n7851
.sym 34334 $abc$46512$n7851
.sym 34335 $abc$46512$n7851
.sym 34336 $abc$46512$n7851
.sym 34337 $abc$46512$n7851
.sym 34338 $abc$46512$n7851
.sym 34339 $abc$46512$n7851
.sym 34340 $abc$46512$n7851
.sym 34341 lm32_cpu.write_idx_w[0]
.sym 34342 lm32_cpu.write_idx_w[1]
.sym 34344 lm32_cpu.write_idx_w[2]
.sym 34345 lm32_cpu.write_idx_w[3]
.sym 34346 lm32_cpu.write_idx_w[4]
.sym 34352 sys_clk_$glb_clk
.sym 34353 lm32_cpu.write_enable_q_w
.sym 34354 lm32_cpu.w_result[16]
.sym 34355 lm32_cpu.w_result[17]
.sym 34356 lm32_cpu.w_result[18]
.sym 34357 lm32_cpu.w_result[19]
.sym 34358 lm32_cpu.w_result[20]
.sym 34359 lm32_cpu.w_result[21]
.sym 34360 lm32_cpu.w_result[22]
.sym 34361 lm32_cpu.w_result[23]
.sym 34362 $PACKER_VCC_NET_$glb_clk
.sym 34363 lm32_cpu.load_store_unit.sign_extend_m
.sym 34364 $abc$46512$n6783_1
.sym 34367 lm32_cpu.w_result[27]
.sym 34369 $abc$46512$n2463
.sym 34370 lm32_cpu.w_result_sel_load_w
.sym 34371 $abc$46512$n5489
.sym 34372 lm32_cpu.w_result_sel_load_w
.sym 34374 $abc$46512$n2463
.sym 34375 $abc$46512$n4994
.sym 34376 lm32_cpu.write_idx_w[3]
.sym 34377 $abc$46512$n5178
.sym 34378 $abc$46512$n4172
.sym 34379 lm32_cpu.instruction_unit.icache_refill_data[0]
.sym 34380 $abc$46512$n5184
.sym 34382 $abc$46512$n5274
.sym 34384 $abc$46512$n4806_1
.sym 34386 lm32_cpu.w_result[26]
.sym 34388 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 34390 lm32_cpu.load_store_unit.size_w[0]
.sym 34396 lm32_cpu.w_result[27]
.sym 34397 $abc$46512$n5190
.sym 34398 lm32_cpu.w_result[31]
.sym 34399 lm32_cpu.w_result[24]
.sym 34401 lm32_cpu.w_result[26]
.sym 34402 $abc$46512$n5188
.sym 34403 $abc$46512$n5184
.sym 34404 $abc$46512$n5186
.sym 34405 lm32_cpu.w_result[25]
.sym 34407 lm32_cpu.w_result[29]
.sym 34409 $abc$46512$n5192
.sym 34410 lm32_cpu.w_result[30]
.sym 34412 $abc$46512$n7851
.sym 34413 lm32_cpu.w_result[28]
.sym 34420 $abc$46512$n7851
.sym 34424 $PACKER_VCC_NET_$glb_clk
.sym 34427 $abc$46512$n4917
.sym 34428 $abc$46512$n5892_1
.sym 34429 $abc$46512$n4833_1
.sym 34430 $abc$46512$n4906
.sym 34431 $abc$46512$n4920_1
.sym 34432 $abc$46512$n4015
.sym 34433 $abc$46512$n6907_1
.sym 34434 $abc$46512$n3775
.sym 34435 $abc$46512$n7851
.sym 34436 $abc$46512$n7851
.sym 34437 $abc$46512$n7851
.sym 34438 $abc$46512$n7851
.sym 34439 $abc$46512$n7851
.sym 34440 $abc$46512$n7851
.sym 34441 $abc$46512$n7851
.sym 34442 $abc$46512$n7851
.sym 34443 $abc$46512$n5184
.sym 34444 $abc$46512$n5186
.sym 34446 $abc$46512$n5188
.sym 34447 $abc$46512$n5190
.sym 34448 $abc$46512$n5192
.sym 34454 sys_clk_$glb_clk
.sym 34455 $PACKER_VCC_NET_$glb_clk
.sym 34456 $PACKER_VCC_NET_$glb_clk
.sym 34457 lm32_cpu.w_result[26]
.sym 34458 lm32_cpu.w_result[27]
.sym 34459 lm32_cpu.w_result[28]
.sym 34460 lm32_cpu.w_result[29]
.sym 34461 lm32_cpu.w_result[30]
.sym 34462 lm32_cpu.w_result[31]
.sym 34463 lm32_cpu.w_result[24]
.sym 34464 lm32_cpu.w_result[25]
.sym 34465 $abc$46512$n3636
.sym 34466 $abc$46512$n5316_1
.sym 34469 $abc$46512$n5316_1
.sym 34470 lm32_cpu.w_result[27]
.sym 34471 lm32_cpu.w_result[25]
.sym 34473 $abc$46512$n5190
.sym 34474 spiflash_bus_adr[7]
.sym 34475 lm32_cpu.load_store_unit.exception_m
.sym 34476 $abc$46512$n3108
.sym 34477 lm32_cpu.operand_m[12]
.sym 34478 lm32_cpu.w_result[30]
.sym 34479 lm32_cpu.operand_m[9]
.sym 34480 $abc$46512$n4471_1
.sym 34481 lm32_cpu.w_result[18]
.sym 34482 lm32_cpu.write_idx_w[1]
.sym 34483 $abc$46512$n3937
.sym 34484 $abc$46512$n4920
.sym 34485 $PACKER_VCC_NET_$glb_clk
.sym 34486 lm32_cpu.w_result[3]
.sym 34487 lm32_cpu.operand_w[1]
.sym 34488 $PACKER_VCC_NET_$glb_clk
.sym 34489 $abc$46512$n4147
.sym 34490 $abc$46512$n4250_1
.sym 34492 $abc$46512$n7977
.sym 34493 $PACKER_VCC_NET_$glb_clk
.sym 34497 lm32_cpu.w_result[20]
.sym 34498 lm32_cpu.write_idx_w[2]
.sym 34499 lm32_cpu.write_enable_q_w
.sym 34500 lm32_cpu.w_result[21]
.sym 34501 $PACKER_VCC_NET_$glb_clk
.sym 34502 lm32_cpu.w_result[23]
.sym 34503 lm32_cpu.w_result[22]
.sym 34505 lm32_cpu.write_idx_w[0]
.sym 34506 lm32_cpu.w_result[18]
.sym 34508 lm32_cpu.write_idx_w[3]
.sym 34511 lm32_cpu.w_result[17]
.sym 34512 lm32_cpu.write_idx_w[1]
.sym 34516 lm32_cpu.w_result[19]
.sym 34518 lm32_cpu.write_idx_w[4]
.sym 34522 $abc$46512$n7851
.sym 34524 lm32_cpu.w_result[16]
.sym 34525 $abc$46512$n7851
.sym 34529 $abc$46512$n4885
.sym 34530 lm32_cpu.operand_w[1]
.sym 34531 $abc$46512$n4824_1
.sym 34532 $abc$46512$n4903_1
.sym 34533 lm32_cpu.load_store_unit.data_w[25]
.sym 34534 $abc$46512$n4878
.sym 34535 $abc$46512$n4911_1
.sym 34536 lm32_cpu.w_result[12]
.sym 34537 $abc$46512$n7851
.sym 34538 $abc$46512$n7851
.sym 34539 $abc$46512$n7851
.sym 34540 $abc$46512$n7851
.sym 34541 $abc$46512$n7851
.sym 34542 $abc$46512$n7851
.sym 34543 $abc$46512$n7851
.sym 34544 $abc$46512$n7851
.sym 34545 lm32_cpu.write_idx_w[0]
.sym 34546 lm32_cpu.write_idx_w[1]
.sym 34548 lm32_cpu.write_idx_w[2]
.sym 34549 lm32_cpu.write_idx_w[3]
.sym 34550 lm32_cpu.write_idx_w[4]
.sym 34556 sys_clk_$glb_clk
.sym 34557 lm32_cpu.write_enable_q_w
.sym 34558 lm32_cpu.w_result[16]
.sym 34559 lm32_cpu.w_result[17]
.sym 34560 lm32_cpu.w_result[18]
.sym 34561 lm32_cpu.w_result[19]
.sym 34562 lm32_cpu.w_result[20]
.sym 34563 lm32_cpu.w_result[21]
.sym 34564 lm32_cpu.w_result[22]
.sym 34565 lm32_cpu.w_result[23]
.sym 34566 $PACKER_VCC_NET_$glb_clk
.sym 34568 lm32_cpu.load_store_unit.exception_m
.sym 34571 lm32_cpu.load_store_unit.exception_m
.sym 34572 $abc$46512$n6907_1
.sym 34573 $abc$46512$n4192_1
.sym 34574 $abc$46512$n4614
.sym 34575 $abc$46512$n4145
.sym 34576 $abc$46512$n3775
.sym 34577 lm32_cpu.load_store_unit.size_m[1]
.sym 34578 lm32_cpu.load_store_unit.wb_data_m[6]
.sym 34579 lm32_cpu.w_result[22]
.sym 34580 lm32_cpu.load_store_unit.d_we_o
.sym 34581 lm32_cpu.write_idx_w[0]
.sym 34582 lm32_cpu.w_result[14]
.sym 34583 sram_bus_dat_w[7]
.sym 34584 $abc$46512$n6899_1
.sym 34585 lm32_cpu.load_store_unit.data_w[8]
.sym 34586 $abc$46512$n4171
.sym 34587 $abc$46512$n4614
.sym 34588 $abc$46512$n7851
.sym 34589 $abc$46512$n5370
.sym 34590 lm32_cpu.write_enable_q_w
.sym 34591 $abc$46512$n7851
.sym 34592 lm32_cpu.w_result[1]
.sym 34594 lm32_cpu.w_result[10]
.sym 34600 $abc$46512$n5182
.sym 34603 $abc$46512$n7851
.sym 34604 $abc$46512$n5178
.sym 34605 lm32_cpu.w_result[14]
.sym 34607 lm32_cpu.w_result[11]
.sym 34608 lm32_cpu.w_result[8]
.sym 34610 $abc$46512$n5180
.sym 34611 $abc$46512$n5174
.sym 34612 $abc$46512$n5176
.sym 34616 $abc$46512$n7851
.sym 34617 lm32_cpu.w_result[10]
.sym 34620 lm32_cpu.w_result[13]
.sym 34625 lm32_cpu.w_result[15]
.sym 34626 $PACKER_VCC_NET_$glb_clk
.sym 34628 $PACKER_VCC_NET_$glb_clk
.sym 34629 lm32_cpu.w_result[9]
.sym 34630 lm32_cpu.w_result[12]
.sym 34631 $abc$46512$n5895
.sym 34632 $abc$46512$n4455_1
.sym 34633 $abc$46512$n4395_1
.sym 34634 $abc$46512$n5364
.sym 34635 $abc$46512$n5397
.sym 34636 $abc$46512$n3771
.sym 34637 $abc$46512$n5998
.sym 34638 $abc$46512$n4331_1
.sym 34639 $abc$46512$n7851
.sym 34640 $abc$46512$n7851
.sym 34641 $abc$46512$n7851
.sym 34642 $abc$46512$n7851
.sym 34643 $abc$46512$n7851
.sym 34644 $abc$46512$n7851
.sym 34645 $abc$46512$n7851
.sym 34646 $abc$46512$n7851
.sym 34647 $abc$46512$n5174
.sym 34648 $abc$46512$n5176
.sym 34650 $abc$46512$n5178
.sym 34651 $abc$46512$n5180
.sym 34652 $abc$46512$n5182
.sym 34658 sys_clk_$glb_clk
.sym 34659 $PACKER_VCC_NET_$glb_clk
.sym 34660 $PACKER_VCC_NET_$glb_clk
.sym 34661 lm32_cpu.w_result[10]
.sym 34662 lm32_cpu.w_result[11]
.sym 34663 lm32_cpu.w_result[12]
.sym 34664 lm32_cpu.w_result[13]
.sym 34665 lm32_cpu.w_result[14]
.sym 34666 lm32_cpu.w_result[15]
.sym 34667 lm32_cpu.w_result[8]
.sym 34668 lm32_cpu.w_result[9]
.sym 34669 lm32_cpu.load_store_unit.wb_data_m[25]
.sym 34670 $abc$46512$n5182
.sym 34673 lm32_cpu.w_result[7]
.sym 34674 lm32_cpu.write_idx_w[0]
.sym 34675 $abc$46512$n5398
.sym 34676 $abc$46512$n3641
.sym 34677 $abc$46512$n6072
.sym 34678 lm32_cpu.w_result[12]
.sym 34679 $abc$46512$n5174
.sym 34680 $abc$46512$n2552
.sym 34681 lm32_cpu.write_idx_w[3]
.sym 34682 $abc$46512$n4912_1
.sym 34683 $abc$46512$n4914
.sym 34685 lm32_cpu.operand_w[12]
.sym 34687 $abc$46512$n7964
.sym 34688 $abc$46512$n4905
.sym 34689 $abc$46512$n5396
.sym 34691 $abc$46512$n7976
.sym 34692 lm32_cpu.write_idx_w[4]
.sym 34693 lm32_cpu.load_store_unit.data_w[24]
.sym 34694 $PACKER_VCC_NET_$glb_clk
.sym 34695 $abc$46512$n5997
.sym 34696 $abc$46512$n6341_1
.sym 34701 lm32_cpu.w_result[4]
.sym 34704 lm32_cpu.write_idx_w[4]
.sym 34705 lm32_cpu.w_result[6]
.sym 34706 $abc$46512$n7851
.sym 34710 lm32_cpu.w_result[0]
.sym 34713 lm32_cpu.w_result[3]
.sym 34714 $PACKER_VCC_NET_$glb_clk
.sym 34716 lm32_cpu.write_idx_w[3]
.sym 34718 lm32_cpu.write_idx_w[2]
.sym 34719 $abc$46512$n7851
.sym 34721 lm32_cpu.w_result[2]
.sym 34722 lm32_cpu.w_result[7]
.sym 34725 lm32_cpu.w_result[1]
.sym 34727 lm32_cpu.write_idx_w[0]
.sym 34728 lm32_cpu.write_enable_q_w
.sym 34729 lm32_cpu.w_result[5]
.sym 34730 lm32_cpu.write_idx_w[1]
.sym 34733 $abc$46512$n4415_1
.sym 34734 $abc$46512$n5995
.sym 34735 $abc$46512$n7851
.sym 34736 $abc$46512$n6915_1
.sym 34737 lm32_cpu.load_store_unit.data_w[3]
.sym 34738 lm32_cpu.w_result[4]
.sym 34739 lm32_cpu.load_store_unit.data_w[1]
.sym 34740 $abc$46512$n4473_1
.sym 34741 $abc$46512$n7851
.sym 34742 $abc$46512$n7851
.sym 34743 $abc$46512$n7851
.sym 34744 $abc$46512$n7851
.sym 34745 $abc$46512$n7851
.sym 34746 $abc$46512$n7851
.sym 34747 $abc$46512$n7851
.sym 34748 $abc$46512$n7851
.sym 34749 lm32_cpu.write_idx_w[0]
.sym 34750 lm32_cpu.write_idx_w[1]
.sym 34752 lm32_cpu.write_idx_w[2]
.sym 34753 lm32_cpu.write_idx_w[3]
.sym 34754 lm32_cpu.write_idx_w[4]
.sym 34760 sys_clk_$glb_clk
.sym 34761 lm32_cpu.write_enable_q_w
.sym 34762 lm32_cpu.w_result[0]
.sym 34763 lm32_cpu.w_result[1]
.sym 34764 lm32_cpu.w_result[2]
.sym 34765 lm32_cpu.w_result[3]
.sym 34766 lm32_cpu.w_result[4]
.sym 34767 lm32_cpu.w_result[5]
.sym 34768 lm32_cpu.w_result[6]
.sym 34769 lm32_cpu.w_result[7]
.sym 34770 $PACKER_VCC_NET_$glb_clk
.sym 34772 $abc$46512$n8004
.sym 34775 $abc$46512$n4922
.sym 34777 lm32_cpu.load_store_unit.wb_select_m
.sym 34778 $abc$46512$n3856_1
.sym 34779 $abc$46512$n6681
.sym 34780 $abc$46512$n2515
.sym 34782 lm32_cpu.load_store_unit.wb_data_m[15]
.sym 34783 lm32_cpu.load_store_unit.size_w[0]
.sym 34784 $abc$46512$n4918
.sym 34785 $abc$46512$n5178
.sym 34790 $abc$46512$n2567
.sym 34791 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 34793 $abc$46512$n5184
.sym 34794 lm32_cpu.w_result[6]
.sym 34796 $abc$46512$n7851
.sym 34797 $abc$46512$n4331_1
.sym 34805 $PACKER_VCC_NET_$glb_clk
.sym 34806 lm32_cpu.w_result[11]
.sym 34807 $abc$46512$n5186
.sym 34808 lm32_cpu.w_result[13]
.sym 34809 lm32_cpu.w_result[14]
.sym 34810 $abc$46512$n5184
.sym 34811 $abc$46512$n5192
.sym 34814 lm32_cpu.w_result[8]
.sym 34815 $abc$46512$n5188
.sym 34818 $abc$46512$n5190
.sym 34819 $abc$46512$n7851
.sym 34820 $abc$46512$n7851
.sym 34821 lm32_cpu.w_result[10]
.sym 34822 lm32_cpu.w_result[9]
.sym 34828 lm32_cpu.w_result[12]
.sym 34829 lm32_cpu.w_result[15]
.sym 34832 $PACKER_VCC_NET_$glb_clk
.sym 34835 storage_1[0][3]
.sym 34836 $PACKER_VCC_NET_$glb_clk
.sym 34837 $abc$46512$n5848
.sym 34838 shared_dat_r[3]
.sym 34839 $PACKER_VCC_NET_$glb_clk
.sym 34840 $PACKER_VCC_NET_$glb_clk
.sym 34842 $abc$46512$n5923
.sym 34843 $abc$46512$n7851
.sym 34844 $abc$46512$n7851
.sym 34845 $abc$46512$n7851
.sym 34846 $abc$46512$n7851
.sym 34847 $abc$46512$n7851
.sym 34848 $abc$46512$n7851
.sym 34849 $abc$46512$n7851
.sym 34850 $abc$46512$n7851
.sym 34851 $abc$46512$n5184
.sym 34852 $abc$46512$n5186
.sym 34854 $abc$46512$n5188
.sym 34855 $abc$46512$n5190
.sym 34856 $abc$46512$n5192
.sym 34862 sys_clk_$glb_clk
.sym 34863 $PACKER_VCC_NET_$glb_clk
.sym 34864 $PACKER_VCC_NET_$glb_clk
.sym 34865 lm32_cpu.w_result[10]
.sym 34866 lm32_cpu.w_result[11]
.sym 34867 lm32_cpu.w_result[12]
.sym 34868 lm32_cpu.w_result[13]
.sym 34869 lm32_cpu.w_result[14]
.sym 34870 lm32_cpu.w_result[15]
.sym 34871 lm32_cpu.w_result[8]
.sym 34872 lm32_cpu.w_result[9]
.sym 34873 spiflash_bus_adr[3]
.sym 34874 spiflash_bus_adr[5]
.sym 34878 lm32_cpu.load_store_unit.data_w[19]
.sym 34880 $abc$46512$n2527
.sym 34881 $abc$46512$n5365
.sym 34882 $abc$46512$n7851
.sym 34883 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 34885 $abc$46512$n3772
.sym 34886 $abc$46512$n5190
.sym 34887 lm32_cpu.instruction_unit.icache_refill_data[17]
.sym 34888 lm32_cpu.instruction_unit.i_adr_o[3]
.sym 34889 $abc$46512$n7977
.sym 34891 $abc$46512$n6480
.sym 34892 $PACKER_VCC_NET_$glb_clk
.sym 34894 lm32_cpu.w_result[3]
.sym 34895 $abc$46512$n5849
.sym 34896 $abc$46512$n5923
.sym 34898 lm32_cpu.write_idx_w[1]
.sym 34899 $abc$46512$n6475_1
.sym 34900 $PACKER_VCC_NET_$glb_clk
.sym 34906 lm32_cpu.write_idx_w[2]
.sym 34907 $abc$46512$n7851
.sym 34910 lm32_cpu.w_result[7]
.sym 34913 lm32_cpu.write_idx_w[0]
.sym 34915 $abc$46512$n7851
.sym 34916 lm32_cpu.write_idx_w[3]
.sym 34917 lm32_cpu.w_result[3]
.sym 34918 lm32_cpu.w_result[4]
.sym 34919 lm32_cpu.write_idx_w[4]
.sym 34921 lm32_cpu.write_idx_w[1]
.sym 34923 lm32_cpu.write_enable_q_w
.sym 34925 lm32_cpu.w_result[2]
.sym 34929 lm32_cpu.w_result[1]
.sym 34930 lm32_cpu.w_result[0]
.sym 34932 lm32_cpu.w_result[6]
.sym 34933 lm32_cpu.w_result[5]
.sym 34934 $PACKER_VCC_NET_$glb_clk
.sym 34937 $abc$46512$n6496_1
.sym 34938 sram_bus_dat_w[7]
.sym 34939 $abc$46512$n6450
.sym 34940 shared_dat_r[19]
.sym 34941 interface3_bank_bus_dat_r[3]
.sym 34942 $abc$46512$n6474
.sym 34943 $abc$46512$n6456
.sym 34944 $abc$46512$n6480
.sym 34945 $abc$46512$n7851
.sym 34946 $abc$46512$n7851
.sym 34947 $abc$46512$n7851
.sym 34948 $abc$46512$n7851
.sym 34949 $abc$46512$n7851
.sym 34950 $abc$46512$n7851
.sym 34951 $abc$46512$n7851
.sym 34952 $abc$46512$n7851
.sym 34953 lm32_cpu.write_idx_w[0]
.sym 34954 lm32_cpu.write_idx_w[1]
.sym 34956 lm32_cpu.write_idx_w[2]
.sym 34957 lm32_cpu.write_idx_w[3]
.sym 34958 lm32_cpu.write_idx_w[4]
.sym 34964 sys_clk_$glb_clk
.sym 34965 lm32_cpu.write_enable_q_w
.sym 34966 lm32_cpu.w_result[0]
.sym 34967 lm32_cpu.w_result[1]
.sym 34968 lm32_cpu.w_result[2]
.sym 34969 lm32_cpu.w_result[3]
.sym 34970 lm32_cpu.w_result[4]
.sym 34971 lm32_cpu.w_result[5]
.sym 34972 lm32_cpu.w_result[6]
.sym 34973 lm32_cpu.w_result[7]
.sym 34974 $PACKER_VCC_NET_$glb_clk
.sym 34976 $PACKER_VCC_NET_$glb_clk
.sym 34977 $PACKER_VCC_NET_$glb_clk
.sym 34978 spiflash_bus_adr[6]
.sym 34979 lm32_cpu.write_idx_w[0]
.sym 34980 lm32_cpu.w_result[11]
.sym 34981 $abc$46512$n5170_1
.sym 34982 shared_dat_r[3]
.sym 34983 spiflash_bus_adr[1]
.sym 34984 $abc$46512$n1648
.sym 34986 lm32_cpu.instruction_unit.icache_refill_data[17]
.sym 34987 $abc$46512$n3364
.sym 34988 $PACKER_VCC_NET_$glb_clk
.sym 34989 $abc$46512$n5835
.sym 34990 lm32_cpu.write_idx_w[2]
.sym 34991 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 34992 spiflash_bus_dat_w[21]
.sym 34993 lm32_cpu.write_enable_q_w
.sym 34994 $abc$46512$n5918
.sym 34995 $PACKER_VCC_NET_$glb_clk
.sym 34997 sram_bus_adr[2]
.sym 34998 spiflash_bus_dat_w[23]
.sym 35000 $abc$46512$n5915
.sym 35001 spiflash_bus_adr[2]
.sym 35002 sram_bus_dat_w[7]
.sym 35007 spiflash_bus_dat_w[21]
.sym 35013 spiflash_bus_dat_w[23]
.sym 35014 spiflash_bus_adr[0]
.sym 35016 spiflash_bus_dat_w[22]
.sym 35019 spiflash_bus_adr[8]
.sym 35020 $PACKER_VCC_NET_$glb_clk
.sym 35023 spiflash_bus_adr[5]
.sym 35025 $abc$46512$n3371
.sym 35026 spiflash_bus_adr[2]
.sym 35027 spiflash_bus_adr[3]
.sym 35028 spiflash_bus_adr[6]
.sym 35029 spiflash_bus_dat_w[20]
.sym 35032 spiflash_bus_adr[7]
.sym 35033 spiflash_bus_adr[4]
.sym 35038 spiflash_bus_adr[1]
.sym 35039 $abc$46512$n6504_1
.sym 35040 $abc$46512$n6482
.sym 35041 $abc$46512$n6488
.sym 35042 $abc$46512$n6472_1
.sym 35043 $abc$46512$n6498
.sym 35044 $abc$46512$n7592
.sym 35045 $abc$46512$n6512_1
.sym 35046 $abc$46512$n6506
.sym 35055 spiflash_bus_adr[0]
.sym 35056 spiflash_bus_adr[1]
.sym 35058 spiflash_bus_adr[2]
.sym 35059 spiflash_bus_adr[3]
.sym 35060 spiflash_bus_adr[4]
.sym 35061 spiflash_bus_adr[5]
.sym 35062 spiflash_bus_adr[6]
.sym 35063 spiflash_bus_adr[7]
.sym 35064 spiflash_bus_adr[8]
.sym 35066 sys_clk_$glb_clk
.sym 35067 $abc$46512$n3371
.sym 35068 $PACKER_VCC_NET_$glb_clk
.sym 35069 spiflash_bus_dat_w[21]
.sym 35071 spiflash_bus_dat_w[22]
.sym 35073 spiflash_bus_dat_w[23]
.sym 35075 spiflash_bus_dat_w[20]
.sym 35077 slave_sel_r[2]
.sym 35078 $abc$46512$n3371
.sym 35081 spiflash_bitbang_storage_full[3]
.sym 35082 basesoc_sram_we[2]
.sym 35083 $abc$46512$n5935
.sym 35084 shared_dat_r[19]
.sym 35085 $abc$46512$n5925
.sym 35086 $abc$46512$n7977
.sym 35087 spiflash_bus_adr[8]
.sym 35089 $abc$46512$n3726_1
.sym 35090 $abc$46512$n424
.sym 35091 slave_sel_r[0]
.sym 35092 $abc$46512$n5899
.sym 35093 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 35095 spiflash_bus_dat_w[20]
.sym 35098 $PACKER_VCC_NET_$glb_clk
.sym 35099 $abc$46512$n5918
.sym 35100 $abc$46512$n6451_1
.sym 35101 $abc$46512$n5921
.sym 35102 basesoc_sram_we[2]
.sym 35109 spiflash_bus_dat_w[17]
.sym 35110 spiflash_bus_adr[8]
.sym 35112 spiflash_bus_adr[6]
.sym 35113 $PACKER_VCC_NET_$glb_clk
.sym 35116 spiflash_bus_adr[4]
.sym 35119 spiflash_bus_adr[0]
.sym 35122 spiflash_bus_adr[5]
.sym 35124 spiflash_bus_adr[7]
.sym 35125 spiflash_bus_adr[1]
.sym 35131 spiflash_bus_dat_w[16]
.sym 35134 spiflash_bus_adr[3]
.sym 35136 $abc$46512$n5923
.sym 35138 spiflash_bus_dat_w[19]
.sym 35139 spiflash_bus_adr[2]
.sym 35140 spiflash_bus_dat_w[18]
.sym 35141 spiflash_bus_dat_w[21]
.sym 35142 $abc$46512$n5918
.sym 35143 $abc$46512$n5921
.sym 35144 spiflash_bus_dat_w[23]
.sym 35145 $abc$46512$n5915
.sym 35146 $abc$46512$n5912
.sym 35147 $abc$46512$n5941
.sym 35148 spiflash_bus_dat_w[20]
.sym 35157 spiflash_bus_adr[0]
.sym 35158 spiflash_bus_adr[1]
.sym 35160 spiflash_bus_adr[2]
.sym 35161 spiflash_bus_adr[3]
.sym 35162 spiflash_bus_adr[4]
.sym 35163 spiflash_bus_adr[5]
.sym 35164 spiflash_bus_adr[6]
.sym 35165 spiflash_bus_adr[7]
.sym 35166 spiflash_bus_adr[8]
.sym 35168 sys_clk_$glb_clk
.sym 35169 $abc$46512$n5923
.sym 35170 spiflash_bus_dat_w[16]
.sym 35172 spiflash_bus_dat_w[17]
.sym 35174 spiflash_bus_dat_w[18]
.sym 35176 spiflash_bus_dat_w[19]
.sym 35178 $PACKER_VCC_NET_$glb_clk
.sym 35184 slave_sel_r[0]
.sym 35185 $abc$46512$n1645
.sym 35186 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 35187 spiflash_bus_adr[0]
.sym 35188 $abc$46512$n5906
.sym 35190 $abc$46512$n2803
.sym 35191 $abc$46512$n6035
.sym 35192 $abc$46512$n5887
.sym 35195 spiflash_bus_dat_w[16]
.sym 35196 spiflash_bus_adr[1]
.sym 35197 $abc$46512$n5903
.sym 35198 $abc$46512$n6499
.sym 35199 $abc$46512$n6453
.sym 35201 spiflash_bus_adr[1]
.sym 35202 $abc$46512$n6483
.sym 35203 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 35204 spiflash_bus_dat_w[21]
.sym 35206 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 35211 spiflash_bus_adr[5]
.sym 35215 spiflash_bus_adr[3]
.sym 35216 spiflash_bus_adr[4]
.sym 35217 spiflash_bus_adr[1]
.sym 35218 spiflash_bus_adr[0]
.sym 35220 spiflash_bus_adr[7]
.sym 35221 spiflash_bus_adr[6]
.sym 35222 $abc$46512$n3364
.sym 35224 $PACKER_VCC_NET_$glb_clk
.sym 35225 spiflash_bus_adr[8]
.sym 35227 spiflash_bus_dat_w[21]
.sym 35230 spiflash_bus_adr[2]
.sym 35236 spiflash_bus_dat_w[22]
.sym 35238 spiflash_bus_dat_w[23]
.sym 35242 spiflash_bus_dat_w[20]
.sym 35243 $abc$46512$n6459
.sym 35244 $abc$46512$n6021_1
.sym 35245 $abc$46512$n6478_1
.sym 35246 $abc$46512$n6451_1
.sym 35247 interface0_bank_bus_dat_r[2]
.sym 35248 $abc$46512$n2598
.sym 35249 $abc$46512$n6502
.sym 35250 $abc$46512$n6510
.sym 35259 spiflash_bus_adr[0]
.sym 35260 spiflash_bus_adr[1]
.sym 35262 spiflash_bus_adr[2]
.sym 35263 spiflash_bus_adr[3]
.sym 35264 spiflash_bus_adr[4]
.sym 35265 spiflash_bus_adr[5]
.sym 35266 spiflash_bus_adr[6]
.sym 35267 spiflash_bus_adr[7]
.sym 35268 spiflash_bus_adr[8]
.sym 35270 sys_clk_$glb_clk
.sym 35271 $abc$46512$n3364
.sym 35272 $PACKER_VCC_NET_$glb_clk
.sym 35273 spiflash_bus_dat_w[21]
.sym 35275 spiflash_bus_dat_w[22]
.sym 35277 spiflash_bus_dat_w[23]
.sym 35279 spiflash_bus_dat_w[20]
.sym 35285 spiflash_bus_adr[5]
.sym 35287 lm32_cpu.load_store_unit.d_dat_o[22]
.sym 35288 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 35289 $abc$46512$n5799_1
.sym 35291 lm32_cpu.load_store_unit.d_dat_o[21]
.sym 35292 spiflash_bus_dat_w[17]
.sym 35293 lm32_cpu.load_store_unit.d_dat_o[23]
.sym 35294 $abc$46512$n19
.sym 35295 $abc$46512$n3370
.sym 35296 spiflash_bus_adr[7]
.sym 35297 $PACKER_VCC_NET_$glb_clk
.sym 35298 $abc$46512$n5906
.sym 35299 $abc$46512$n6475_1
.sym 35300 $abc$46512$n2598
.sym 35301 $abc$46512$n6463_1
.sym 35302 spiflash_bus_dat_w[20]
.sym 35304 $abc$46512$n6507
.sym 35305 $abc$46512$n5941
.sym 35307 spiflash_bus_dat_w[20]
.sym 35308 $abc$46512$n5991
.sym 35313 spiflash_bus_adr[1]
.sym 35315 $abc$46512$n5941
.sym 35316 spiflash_bus_adr[4]
.sym 35318 spiflash_bus_adr[6]
.sym 35319 spiflash_bus_dat_w[18]
.sym 35320 spiflash_bus_adr[2]
.sym 35321 spiflash_bus_adr[8]
.sym 35322 spiflash_bus_adr[5]
.sym 35324 spiflash_bus_adr[3]
.sym 35326 spiflash_bus_dat_w[19]
.sym 35328 spiflash_bus_dat_w[17]
.sym 35333 spiflash_bus_adr[7]
.sym 35338 spiflash_bus_dat_w[16]
.sym 35339 spiflash_bus_adr[0]
.sym 35342 $PACKER_VCC_NET_$glb_clk
.sym 35345 $abc$46512$n6463_1
.sym 35346 $abc$46512$n6499
.sym 35347 $abc$46512$n6455
.sym 35348 $abc$46512$n6483
.sym 35349 $abc$46512$n6479
.sym 35350 $abc$46512$n6503
.sym 35351 $abc$46512$n6022_1
.sym 35352 $abc$46512$n6475_1
.sym 35361 spiflash_bus_adr[0]
.sym 35362 spiflash_bus_adr[1]
.sym 35364 spiflash_bus_adr[2]
.sym 35365 spiflash_bus_adr[3]
.sym 35366 spiflash_bus_adr[4]
.sym 35367 spiflash_bus_adr[5]
.sym 35368 spiflash_bus_adr[6]
.sym 35369 spiflash_bus_adr[7]
.sym 35370 spiflash_bus_adr[8]
.sym 35372 sys_clk_$glb_clk
.sym 35373 $abc$46512$n5941
.sym 35374 spiflash_bus_dat_w[16]
.sym 35376 spiflash_bus_dat_w[17]
.sym 35378 spiflash_bus_dat_w[18]
.sym 35380 spiflash_bus_dat_w[19]
.sym 35382 $PACKER_VCC_NET_$glb_clk
.sym 35387 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 35389 $abc$46512$n5909
.sym 35390 $abc$46512$n1648
.sym 35391 $abc$46512$n5949
.sym 35392 spiflash_bus_adr[1]
.sym 35393 interface0_bank_bus_dat_r[1]
.sym 35394 basesoc_sram_we[2]
.sym 35395 interface0_bank_bus_dat_r[4]
.sym 35396 spiflash_bus_adr[4]
.sym 35397 $abc$46512$n7045_1
.sym 35398 $abc$46512$n5903
.sym 35399 spiflash_bus_dat_w[23]
.sym 35400 spiflash_bus_adr[8]
.sym 35401 $abc$46512$n6461
.sym 35402 $abc$46512$n6316_1
.sym 35403 $PACKER_VCC_NET_$glb_clk
.sym 35404 $abc$46512$n448
.sym 35405 $abc$46512$n5917
.sym 35406 $abc$46512$n3372
.sym 35407 spiflash_bus_dat_w[23]
.sym 35408 $PACKER_VCC_NET_$glb_clk
.sym 35409 $abc$46512$n5903
.sym 35410 $abc$46512$n5898
.sym 35417 spiflash_bus_dat_w[23]
.sym 35420 spiflash_bus_adr[0]
.sym 35421 spiflash_bus_adr[5]
.sym 35422 spiflash_bus_adr[2]
.sym 35423 spiflash_bus_adr[8]
.sym 35424 spiflash_bus_adr[7]
.sym 35426 $abc$46512$n3365
.sym 35430 spiflash_bus_adr[1]
.sym 35431 spiflash_bus_dat_w[21]
.sym 35435 $PACKER_VCC_NET_$glb_clk
.sym 35437 spiflash_bus_dat_w[22]
.sym 35438 spiflash_bus_adr[6]
.sym 35440 spiflash_bus_dat_w[20]
.sym 35443 spiflash_bus_adr[4]
.sym 35444 spiflash_bus_adr[3]
.sym 35447 $abc$46512$n6468
.sym 35448 $abc$46512$n6492
.sym 35449 csrbank0_scratch3_w[5]
.sym 35450 $abc$46512$n6507
.sym 35451 $abc$46512$n6511
.sym 35452 $abc$46512$n6460_1
.sym 35453 $abc$46512$n2602
.sym 35454 $abc$46512$n6500_1
.sym 35463 spiflash_bus_adr[0]
.sym 35464 spiflash_bus_adr[1]
.sym 35466 spiflash_bus_adr[2]
.sym 35467 spiflash_bus_adr[3]
.sym 35468 spiflash_bus_adr[4]
.sym 35469 spiflash_bus_adr[5]
.sym 35470 spiflash_bus_adr[6]
.sym 35471 spiflash_bus_adr[7]
.sym 35472 spiflash_bus_adr[8]
.sym 35474 sys_clk_$glb_clk
.sym 35475 $abc$46512$n3365
.sym 35476 $PACKER_VCC_NET_$glb_clk
.sym 35477 spiflash_bus_dat_w[21]
.sym 35479 spiflash_bus_dat_w[22]
.sym 35481 spiflash_bus_dat_w[23]
.sym 35483 spiflash_bus_dat_w[20]
.sym 35486 $abc$46512$n6503
.sym 35489 $abc$46512$n19
.sym 35490 $abc$46512$n5979
.sym 35492 $abc$46512$n6487_1
.sym 35493 $abc$46512$n5124_1
.sym 35494 $abc$46512$n3365
.sym 35495 $abc$46512$n17
.sym 35496 spiflash_bus_dat_w[17]
.sym 35497 $abc$46512$n5899
.sym 35499 $abc$46512$n1645
.sym 35501 $abc$46512$n6501_1
.sym 35502 $abc$46512$n5921
.sym 35503 $abc$46512$n5918
.sym 35504 $abc$46512$n5971
.sym 35505 $abc$46512$n6486
.sym 35507 $abc$46512$n5905
.sym 35508 spiflash_bus_dat_w[20]
.sym 35509 spiflash_bus_adr[2]
.sym 35510 basesoc_sram_we[2]
.sym 35511 $abc$46512$n5902
.sym 35512 $abc$46512$n5960
.sym 35517 spiflash_bus_dat_w[18]
.sym 35519 spiflash_bus_dat_w[19]
.sym 35520 spiflash_bus_adr[6]
.sym 35522 spiflash_bus_adr[4]
.sym 35523 spiflash_bus_adr[3]
.sym 35524 spiflash_bus_adr[8]
.sym 35526 spiflash_bus_dat_w[16]
.sym 35527 spiflash_bus_adr[0]
.sym 35528 spiflash_bus_adr[7]
.sym 35530 spiflash_bus_dat_w[17]
.sym 35534 spiflash_bus_adr[2]
.sym 35539 spiflash_bus_adr[5]
.sym 35542 spiflash_bus_adr[1]
.sym 35544 $abc$46512$n5977
.sym 35546 $PACKER_VCC_NET_$glb_clk
.sym 35549 $abc$46512$n5961
.sym 35550 $abc$46512$n6484_1
.sym 35551 $abc$46512$n6493_1
.sym 35552 $abc$46512$n6508_1
.sym 35553 $abc$46512$n6509_1
.sym 35554 $abc$46512$n6453
.sym 35555 $abc$46512$n6501_1
.sym 35556 $abc$46512$n6452
.sym 35565 spiflash_bus_adr[0]
.sym 35566 spiflash_bus_adr[1]
.sym 35568 spiflash_bus_adr[2]
.sym 35569 spiflash_bus_adr[3]
.sym 35570 spiflash_bus_adr[4]
.sym 35571 spiflash_bus_adr[5]
.sym 35572 spiflash_bus_adr[6]
.sym 35573 spiflash_bus_adr[7]
.sym 35574 spiflash_bus_adr[8]
.sym 35576 sys_clk_$glb_clk
.sym 35577 $abc$46512$n5977
.sym 35578 spiflash_bus_dat_w[16]
.sym 35580 spiflash_bus_dat_w[17]
.sym 35582 spiflash_bus_dat_w[18]
.sym 35584 spiflash_bus_dat_w[19]
.sym 35586 $PACKER_VCC_NET_$glb_clk
.sym 35588 serial_tx
.sym 35591 $abc$46512$n5038_1
.sym 35592 $abc$46512$n2602
.sym 35593 $abc$46512$n6039
.sym 35594 spiflash_bus_adr[7]
.sym 35598 $abc$46512$n5130_1
.sym 35599 $abc$46512$n5032_1
.sym 35600 $abc$46512$n6492
.sym 35603 spiflash_bus_dat_w[16]
.sym 35605 $abc$46512$n5975
.sym 35606 $abc$46512$n6453
.sym 35609 $abc$46512$n5973
.sym 35612 spiflash_bus_adr[1]
.sym 35613 spiflash_bus_dat_w[21]
.sym 35619 spiflash_bus_dat_w[21]
.sym 35621 $abc$46512$n3370
.sym 35622 spiflash_bus_adr[0]
.sym 35623 spiflash_bus_adr[1]
.sym 35625 spiflash_bus_dat_w[22]
.sym 35628 spiflash_bus_dat_w[23]
.sym 35629 spiflash_bus_adr[8]
.sym 35630 spiflash_bus_adr[5]
.sym 35631 spiflash_bus_adr[4]
.sym 35632 $PACKER_VCC_NET_$glb_clk
.sym 35634 spiflash_bus_adr[3]
.sym 35638 spiflash_bus_adr[6]
.sym 35641 spiflash_bus_adr[7]
.sym 35645 spiflash_bus_adr[2]
.sym 35646 spiflash_bus_dat_w[20]
.sym 35652 $abc$46512$n5959
.sym 35653 spiflash_bus_adr[2]
.sym 35655 $abc$46512$n6485
.sym 35656 $abc$46512$n66
.sym 35667 spiflash_bus_adr[0]
.sym 35668 spiflash_bus_adr[1]
.sym 35670 spiflash_bus_adr[2]
.sym 35671 spiflash_bus_adr[3]
.sym 35672 spiflash_bus_adr[4]
.sym 35673 spiflash_bus_adr[5]
.sym 35674 spiflash_bus_adr[6]
.sym 35675 spiflash_bus_adr[7]
.sym 35676 spiflash_bus_adr[8]
.sym 35678 sys_clk_$glb_clk
.sym 35679 $abc$46512$n3370
.sym 35680 $PACKER_VCC_NET_$glb_clk
.sym 35681 spiflash_bus_dat_w[21]
.sym 35683 spiflash_bus_dat_w[22]
.sym 35685 spiflash_bus_dat_w[23]
.sym 35687 spiflash_bus_dat_w[20]
.sym 35693 spiflash_bus_dat_w[17]
.sym 35695 $abc$46512$n21
.sym 35699 $abc$46512$n5030_1
.sym 35700 $abc$46512$n5123_1
.sym 35701 sram_bus_dat_w[1]
.sym 35704 $abc$46512$n5899
.sym 35705 $PACKER_VCC_NET_$glb_clk
.sym 35710 spiflash_bus_dat_w[20]
.sym 35716 $abc$46512$n5959
.sym 35721 spiflash_bus_dat_w[17]
.sym 35722 spiflash_bus_adr[4]
.sym 35723 $abc$46512$n5897
.sym 35725 $PACKER_VCC_NET_$glb_clk
.sym 35726 spiflash_bus_adr[8]
.sym 35727 spiflash_bus_adr[5]
.sym 35730 spiflash_bus_dat_w[18]
.sym 35731 spiflash_bus_adr[2]
.sym 35733 spiflash_bus_adr[6]
.sym 35734 spiflash_bus_adr[3]
.sym 35736 spiflash_bus_dat_w[19]
.sym 35741 spiflash_bus_dat_w[16]
.sym 35742 spiflash_bus_adr[0]
.sym 35748 spiflash_bus_adr[7]
.sym 35750 spiflash_bus_adr[1]
.sym 35769 spiflash_bus_adr[0]
.sym 35770 spiflash_bus_adr[1]
.sym 35772 spiflash_bus_adr[2]
.sym 35773 spiflash_bus_adr[3]
.sym 35774 spiflash_bus_adr[4]
.sym 35775 spiflash_bus_adr[5]
.sym 35776 spiflash_bus_adr[6]
.sym 35777 spiflash_bus_adr[7]
.sym 35778 spiflash_bus_adr[8]
.sym 35780 sys_clk_$glb_clk
.sym 35781 $abc$46512$n5897
.sym 35782 spiflash_bus_dat_w[16]
.sym 35784 spiflash_bus_dat_w[17]
.sym 35786 spiflash_bus_dat_w[18]
.sym 35788 spiflash_bus_dat_w[19]
.sym 35790 $PACKER_VCC_NET_$glb_clk
.sym 35803 spiflash_bus_adr[5]
.sym 35808 spiflash_bus_dat_w[21]
.sym 35810 $abc$46512$n3372
.sym 35811 spiflash_bus_dat_w[23]
.sym 35814 spiflash_bus_adr[8]
.sym 35818 $abc$46512$n5898
.sym 35823 spiflash_bus_dat_w[21]
.sym 35824 spiflash_bus_adr[4]
.sym 35825 $abc$46512$n3372
.sym 35829 spiflash_bus_adr[7]
.sym 35831 spiflash_bus_adr[0]
.sym 35835 spiflash_bus_adr[2]
.sym 35836 spiflash_bus_dat_w[23]
.sym 35837 spiflash_bus_adr[8]
.sym 35839 spiflash_bus_adr[1]
.sym 35841 spiflash_bus_dat_w[22]
.sym 35843 $PACKER_VCC_NET_$glb_clk
.sym 35845 spiflash_bus_adr[3]
.sym 35846 spiflash_bus_adr[6]
.sym 35848 spiflash_bus_dat_w[20]
.sym 35852 spiflash_bus_adr[5]
.sym 35871 spiflash_bus_adr[0]
.sym 35872 spiflash_bus_adr[1]
.sym 35874 spiflash_bus_adr[2]
.sym 35875 spiflash_bus_adr[3]
.sym 35876 spiflash_bus_adr[4]
.sym 35877 spiflash_bus_adr[5]
.sym 35878 spiflash_bus_adr[6]
.sym 35879 spiflash_bus_adr[7]
.sym 35880 spiflash_bus_adr[8]
.sym 35882 sys_clk_$glb_clk
.sym 35883 $abc$46512$n3372
.sym 35884 $PACKER_VCC_NET_$glb_clk
.sym 35885 spiflash_bus_dat_w[21]
.sym 35887 spiflash_bus_dat_w[22]
.sym 35889 spiflash_bus_dat_w[23]
.sym 35891 spiflash_bus_dat_w[20]
.sym 35910 spiflash_bus_adr[2]
.sym 35915 $abc$46512$n5960
.sym 35916 $abc$46512$n5971
.sym 35930 spiflash_bus_adr[0]
.sym 35931 spiflash_bus_adr[3]
.sym 35932 spiflash_bus_adr[4]
.sym 35933 spiflash_bus_adr[2]
.sym 35935 spiflash_bus_adr[6]
.sym 35936 spiflash_bus_adr[7]
.sym 35938 spiflash_bus_dat_w[17]
.sym 35939 spiflash_bus_adr[8]
.sym 35941 spiflash_bus_adr[5]
.sym 35943 $abc$46512$n5959
.sym 35945 spiflash_bus_dat_w[16]
.sym 35947 spiflash_bus_dat_w[19]
.sym 35950 spiflash_bus_dat_w[18]
.sym 35952 spiflash_bus_adr[1]
.sym 35954 $PACKER_VCC_NET_$glb_clk
.sym 35969 spiflash_bus_adr[0]
.sym 35970 spiflash_bus_adr[1]
.sym 35972 spiflash_bus_adr[2]
.sym 35973 spiflash_bus_adr[3]
.sym 35974 spiflash_bus_adr[4]
.sym 35975 spiflash_bus_adr[5]
.sym 35976 spiflash_bus_adr[6]
.sym 35977 spiflash_bus_adr[7]
.sym 35978 spiflash_bus_adr[8]
.sym 35980 sys_clk_$glb_clk
.sym 35981 $abc$46512$n5959
.sym 35982 spiflash_bus_dat_w[16]
.sym 35984 spiflash_bus_dat_w[17]
.sym 35986 spiflash_bus_dat_w[18]
.sym 35988 spiflash_bus_dat_w[19]
.sym 35990 $PACKER_VCC_NET_$glb_clk
.sym 36007 spiflash_bus_dat_w[16]
.sym 36057 sys_clk
.sym 36109 sram_bus_dat_w[5]
.sym 36111 lm32_cpu.x_result[16]
.sym 36114 spiflash_bus_dat_w[5]
.sym 36122 lm32_cpu.operand_1_x[1]
.sym 36216 $abc$46512$n6946_1
.sym 36218 $abc$46512$n6906_1
.sym 36220 $abc$46512$n4341_1
.sym 36221 $abc$46512$n6945_1
.sym 36225 lm32_cpu.eba[14]
.sym 36264 $abc$46512$n7152_1
.sym 36270 $abc$46512$n6914_1
.sym 36272 lm32_cpu.interrupt_unit.im[7]
.sym 36275 lm32_cpu.sexth_result_x[8]
.sym 36279 lm32_cpu.logic_op_x[3]
.sym 36281 lm32_cpu.sexth_result_x[9]
.sym 36284 $abc$46512$n7152_1
.sym 36374 $abc$46512$n6938_1
.sym 36375 $abc$46512$n4383_1
.sym 36376 $abc$46512$n4317_1
.sym 36377 $abc$46512$n6936_1
.sym 36378 lm32_cpu.interrupt_unit.im[4]
.sym 36379 lm32_cpu.interrupt_unit.im[6]
.sym 36380 $abc$46512$n6937_1
.sym 36381 $abc$46512$n6944_1
.sym 36384 lm32_cpu.operand_m[19]
.sym 36385 lm32_cpu.x_result[21]
.sym 36389 $abc$46512$n6905_1
.sym 36390 lm32_cpu.logic_op_x[2]
.sym 36394 sram_bus_dat_w[5]
.sym 36395 lm32_cpu.mc_result_x[8]
.sym 36399 lm32_cpu.logic_op_x[0]
.sym 36400 $abc$46512$n6906_1
.sym 36402 lm32_cpu.x_result_sel_mc_arith_x
.sym 36403 $abc$46512$n8380
.sym 36404 lm32_cpu.logic_op_x[2]
.sym 36406 lm32_cpu.operand_1_x[9]
.sym 36409 $abc$46512$n7152_1
.sym 36420 $abc$46512$n4341_1
.sym 36421 lm32_cpu.x_result_sel_csr_x
.sym 36424 $abc$46512$n6946_1
.sym 36431 $abc$46512$n6938_1
.sym 36433 $abc$46512$n2490
.sym 36434 $abc$46512$n7151
.sym 36441 $abc$46512$n4317_1
.sym 36444 lm32_cpu.operand_1_x[7]
.sym 36460 $abc$46512$n6938_1
.sym 36461 $abc$46512$n4317_1
.sym 36462 lm32_cpu.x_result_sel_csr_x
.sym 36466 $abc$46512$n7151
.sym 36467 lm32_cpu.x_result_sel_csr_x
.sym 36468 $abc$46512$n4341_1
.sym 36469 $abc$46512$n6946_1
.sym 36493 lm32_cpu.operand_1_x[7]
.sym 36494 $abc$46512$n2490
.sym 36495 sys_clk_$glb_clk
.sym 36496 lm32_cpu.rst_i_$glb_sr
.sym 36497 $abc$46512$n6914_1
.sym 36498 $abc$46512$n8307
.sym 36499 $abc$46512$n4256_1
.sym 36500 $abc$46512$n6911_1
.sym 36501 $abc$46512$n8376
.sym 36502 $abc$46512$n6913_1
.sym 36503 $abc$46512$n6912_1
.sym 36504 $abc$46512$n8313
.sym 36507 spiflash_bus_dat_w[5]
.sym 36508 lm32_cpu.x_result[19]
.sym 36509 lm32_cpu.adder_op_x_n
.sym 36512 lm32_cpu.sexth_result_x[7]
.sym 36513 lm32_cpu.logic_op_x[2]
.sym 36516 lm32_cpu.operand_1_x[6]
.sym 36517 lm32_cpu.operand_1_x[8]
.sym 36518 $abc$46512$n4383_1
.sym 36520 lm32_cpu.adder_op_x_n
.sym 36521 lm32_cpu.operand_1_x[14]
.sym 36522 $abc$46512$n6939_1
.sym 36523 $abc$46512$n4201
.sym 36525 lm32_cpu.x_result_sel_add_x
.sym 36527 $abc$46512$n8374
.sym 36530 lm32_cpu.operand_1_x[7]
.sym 36531 $abc$46512$n4384_1
.sym 36532 lm32_cpu.x_result[13]
.sym 36560 spiflash_bus_dat_w[5]
.sym 36580 spiflash_bus_dat_w[5]
.sym 36614 spiflash_bus_dat_w[5]
.sym 36618 sys_clk_$glb_clk
.sym 36619 sys_rst_$glb_sr
.sym 36620 $abc$46512$n8368
.sym 36621 $abc$46512$n8309
.sym 36622 $abc$46512$n8380
.sym 36623 $abc$46512$n8372
.sym 36624 $abc$46512$n5619
.sym 36625 $abc$46512$n5620_1
.sym 36626 $abc$46512$n8317
.sym 36627 $abc$46512$n8305
.sym 36632 lm32_cpu.operand_1_x[12]
.sym 36633 lm32_cpu.operand_1_x[1]
.sym 36636 lm32_cpu.x_result_sel_sext_x
.sym 36639 lm32_cpu.adder.addsub.tmp_addResult[8]
.sym 36642 $abc$46512$n8299
.sym 36643 lm32_cpu.x_result[11]
.sym 36644 $abc$46512$n8358
.sym 36647 $abc$46512$n3950
.sym 36648 $abc$46512$n8376
.sym 36649 lm32_cpu.adder_op_x_n
.sym 36651 $abc$46512$n6104
.sym 36652 lm32_cpu.load_store_unit.d_dat_o[4]
.sym 36654 $abc$46512$n3878
.sym 36655 lm32_cpu.x_result[15]
.sym 36662 lm32_cpu.adder.addsub.tmp_addResult[9]
.sym 36663 $abc$46512$n2567
.sym 36665 lm32_cpu.adder.addsub.tmp_subResult[13]
.sym 36666 $abc$46512$n4243_1
.sym 36668 $abc$46512$n8402
.sym 36669 lm32_cpu.adder.addsub.tmp_addResult[19]
.sym 36671 lm32_cpu.adder.addsub.tmp_subResult[8]
.sym 36672 $abc$46512$n6906_1
.sym 36673 lm32_cpu.adder.addsub.tmp_subResult[9]
.sym 36674 $abc$46512$n4241_1
.sym 36675 lm32_cpu.adder.addsub.tmp_addResult[13]
.sym 36677 lm32_cpu.adder_op_x_n
.sym 36682 $abc$46512$n6939_1
.sym 36683 lm32_cpu.adder.addsub.tmp_addResult[8]
.sym 36685 lm32_cpu.x_result_sel_add_x
.sym 36687 lm32_cpu.load_store_unit.store_data_m[4]
.sym 36688 $abc$46512$n4322_1
.sym 36692 $abc$46512$n4324_1
.sym 36697 lm32_cpu.load_store_unit.store_data_m[4]
.sym 36700 lm32_cpu.x_result_sel_add_x
.sym 36701 $abc$46512$n4322_1
.sym 36702 $abc$46512$n6939_1
.sym 36703 $abc$46512$n4324_1
.sym 36706 lm32_cpu.adder.addsub.tmp_addResult[8]
.sym 36707 lm32_cpu.x_result_sel_add_x
.sym 36708 lm32_cpu.adder_op_x_n
.sym 36709 lm32_cpu.adder.addsub.tmp_subResult[8]
.sym 36712 lm32_cpu.x_result_sel_add_x
.sym 36713 $abc$46512$n6906_1
.sym 36714 $abc$46512$n4243_1
.sym 36715 $abc$46512$n4241_1
.sym 36719 $abc$46512$n8402
.sym 36724 lm32_cpu.adder.addsub.tmp_addResult[13]
.sym 36725 lm32_cpu.adder.addsub.tmp_subResult[13]
.sym 36727 lm32_cpu.adder_op_x_n
.sym 36733 lm32_cpu.adder.addsub.tmp_addResult[19]
.sym 36736 lm32_cpu.adder.addsub.tmp_subResult[9]
.sym 36738 lm32_cpu.adder.addsub.tmp_addResult[9]
.sym 36739 lm32_cpu.adder_op_x_n
.sym 36740 $abc$46512$n2567
.sym 36741 sys_clk_$glb_clk
.sym 36742 lm32_cpu.rst_i_$glb_sr
.sym 36743 $abc$46512$n5618_1
.sym 36744 $abc$46512$n4085
.sym 36745 $abc$46512$n5650_1
.sym 36746 $abc$46512$n5635
.sym 36747 $abc$46512$n5621
.sym 36748 lm32_cpu.interrupt_unit.im[20]
.sym 36749 $abc$46512$n4263_1
.sym 36750 $abc$46512$n4144
.sym 36753 $abc$46512$n448
.sym 36754 $abc$46512$n4840_1
.sym 36755 lm32_cpu.adder.addsub.tmp_addResult[1]
.sym 36757 lm32_cpu.adder.addsub.tmp_subResult[8]
.sym 36759 lm32_cpu.operand_1_x[8]
.sym 36760 $abc$46512$n4487_1
.sym 36762 $abc$46512$n2567
.sym 36763 lm32_cpu.adder.addsub.tmp_addResult[13]
.sym 36766 lm32_cpu.adder.addsub.tmp_addResult[9]
.sym 36767 lm32_cpu.operand_0_x[24]
.sym 36768 $abc$46512$n4452
.sym 36769 $abc$46512$n6914_1
.sym 36770 lm32_cpu.interrupt_unit.im[20]
.sym 36771 lm32_cpu.adder.addsub.tmp_addResult[23]
.sym 36772 $abc$46512$n4263_1
.sym 36773 $abc$46512$n3888
.sym 36774 $abc$46512$n4144
.sym 36775 lm32_cpu.x_result[21]
.sym 36776 lm32_cpu.x_result[25]
.sym 36777 lm32_cpu.logic_op_x[3]
.sym 36785 $abc$46512$n1646
.sym 36787 $abc$46512$n6857
.sym 36788 basesoc_sram_we[0]
.sym 36789 $abc$46512$n3878
.sym 36790 $abc$46512$n4198_1
.sym 36792 lm32_cpu.adder.addsub.tmp_subResult[19]
.sym 36793 $abc$46512$n6104
.sym 36795 $abc$46512$n4201
.sym 36796 $abc$46512$n6889_1
.sym 36797 lm32_cpu.x_result_sel_add_x
.sym 36798 lm32_cpu.adder.addsub.tmp_addResult[19]
.sym 36799 $abc$46512$n4458
.sym 36800 $abc$46512$n4083
.sym 36801 $abc$46512$n4085
.sym 36805 $abc$46512$n6114
.sym 36806 $abc$46512$n6858_1
.sym 36809 lm32_cpu.adder_op_x_n
.sym 36812 spiflash_bus_adr[2]
.sym 36813 $abc$46512$n448
.sym 36814 $abc$46512$n448
.sym 36817 lm32_cpu.x_result_sel_add_x
.sym 36818 $abc$46512$n4085
.sym 36819 $abc$46512$n6858_1
.sym 36826 basesoc_sram_we[0]
.sym 36829 $abc$46512$n4458
.sym 36830 $abc$46512$n1646
.sym 36831 $abc$46512$n6104
.sym 36832 $abc$46512$n6114
.sym 36835 $abc$46512$n6889_1
.sym 36836 $abc$46512$n4198_1
.sym 36837 $abc$46512$n3878
.sym 36838 $abc$46512$n4201
.sym 36841 lm32_cpu.x_result_sel_add_x
.sym 36842 lm32_cpu.adder.addsub.tmp_addResult[19]
.sym 36843 lm32_cpu.adder_op_x_n
.sym 36844 lm32_cpu.adder.addsub.tmp_subResult[19]
.sym 36849 $abc$46512$n448
.sym 36853 $abc$46512$n4083
.sym 36854 $abc$46512$n3878
.sym 36856 $abc$46512$n6857
.sym 36861 spiflash_bus_adr[2]
.sym 36864 sys_clk_$glb_clk
.sym 36865 $abc$46512$n448
.sym 36866 lm32_cpu.eba[11]
.sym 36867 $abc$46512$n3950
.sym 36868 $abc$46512$n4026_1
.sym 36869 $abc$46512$n6839
.sym 36870 $abc$46512$n6875
.sym 36871 $abc$46512$n6876_1
.sym 36872 $abc$46512$n6838_1
.sym 36873 $abc$46512$n6837_1
.sym 36878 lm32_cpu.adder.addsub.tmp_addResult[16]
.sym 36879 lm32_cpu.adder.addsub.tmp_addResult[21]
.sym 36880 lm32_cpu.adder.addsub.tmp_subResult[16]
.sym 36882 lm32_cpu.adder.addsub.tmp_subResult[20]
.sym 36884 $abc$46512$n6889_1
.sym 36885 spiflash_bus_dat_w[5]
.sym 36886 lm32_cpu.operand_0_x[16]
.sym 36887 $abc$46512$n2490
.sym 36888 lm32_cpu.adder.addsub.tmp_subResult[20]
.sym 36889 lm32_cpu.adder.addsub.tmp_addResult[25]
.sym 36890 lm32_cpu.operand_1_x[24]
.sym 36891 $abc$46512$n2490
.sym 36892 $abc$46512$n4141
.sym 36893 lm32_cpu.x_result[15]
.sym 36894 lm32_cpu.load_store_unit.d_dat_o[5]
.sym 36895 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 36896 $abc$46512$n4458
.sym 36897 lm32_cpu.operand_1_x[24]
.sym 36898 $abc$46512$n3887
.sym 36899 lm32_cpu.x_result[8]
.sym 36900 lm32_cpu.operand_1_x[8]
.sym 36901 $abc$46512$n5640_1
.sym 36909 $abc$46512$n6834_1
.sym 36911 lm32_cpu.adder.addsub.tmp_subResult[25]
.sym 36912 lm32_cpu.load_store_unit.d_dat_o[5]
.sym 36915 lm32_cpu.adder_op_x_n
.sym 36916 basesoc_sram_we[0]
.sym 36918 $abc$46512$n4121
.sym 36919 $abc$46512$n4124
.sym 36920 $abc$46512$n6869
.sym 36922 $abc$46512$n3365
.sym 36924 lm32_cpu.load_store_unit.d_dat_o[4]
.sym 36925 lm32_cpu.load_store_unit.d_dat_o[3]
.sym 36926 $abc$46512$n3878
.sym 36927 lm32_cpu.adder.addsub.tmp_addResult[25]
.sym 36928 lm32_cpu.x_result_sel_add_x
.sym 36929 $abc$46512$n4005
.sym 36932 $abc$46512$n6835_1
.sym 36935 $abc$46512$n4007
.sym 36940 $abc$46512$n6869
.sym 36941 $abc$46512$n3878
.sym 36942 $abc$46512$n4121
.sym 36943 $abc$46512$n4124
.sym 36947 $abc$46512$n4005
.sym 36948 $abc$46512$n3878
.sym 36949 $abc$46512$n6834_1
.sym 36953 $abc$46512$n4007
.sym 36954 $abc$46512$n6835_1
.sym 36955 lm32_cpu.x_result_sel_add_x
.sym 36959 $abc$46512$n3365
.sym 36961 basesoc_sram_we[0]
.sym 36964 lm32_cpu.adder.addsub.tmp_subResult[25]
.sym 36965 lm32_cpu.adder_op_x_n
.sym 36966 lm32_cpu.adder.addsub.tmp_addResult[25]
.sym 36972 lm32_cpu.load_store_unit.d_dat_o[4]
.sym 36976 lm32_cpu.load_store_unit.d_dat_o[3]
.sym 36982 lm32_cpu.load_store_unit.d_dat_o[5]
.sym 36987 sys_clk_$glb_clk
.sym 36988 $abc$46512$n135_$glb_sr
.sym 36989 $abc$46512$n7092_1
.sym 36990 lm32_cpu.interrupt_unit.im[8]
.sym 36991 lm32_cpu.interrupt_unit.im[21]
.sym 36992 $abc$46512$n4047
.sym 36993 $abc$46512$n4104
.sym 36994 lm32_cpu.interrupt_unit.im[16]
.sym 36995 lm32_cpu.interrupt_unit.im[30]
.sym 36996 lm32_cpu.x_result[12]
.sym 36997 lm32_cpu.mc_arithmetic.b[19]
.sym 36998 $abc$46512$n8013
.sym 36999 $abc$46512$n6368
.sym 37001 lm32_cpu.logic_op_x[2]
.sym 37003 lm32_cpu.size_x[1]
.sym 37004 $abc$46512$n4121
.sym 37005 lm32_cpu.operand_1_x[18]
.sym 37007 lm32_cpu.adder.addsub.tmp_addResult[26]
.sym 37008 lm32_cpu.mc_result_x[18]
.sym 37009 lm32_cpu.store_operand_x[1]
.sym 37010 lm32_cpu.adder.addsub.tmp_addResult[24]
.sym 37011 lm32_cpu.adder_op_x_n
.sym 37012 basesoc_sram_we[0]
.sym 37013 lm32_cpu.adder.addsub.tmp_addResult[28]
.sym 37014 lm32_cpu.x_result_sel_add_x
.sym 37015 $abc$46512$n6839
.sym 37016 $abc$46512$n4105
.sym 37017 lm32_cpu.operand_1_x[14]
.sym 37018 $abc$46512$n3888
.sym 37019 lm32_cpu.x_result_sel_add_x
.sym 37020 lm32_cpu.x_result[13]
.sym 37021 lm32_cpu.eba[21]
.sym 37022 $abc$46512$n4261_1
.sym 37023 lm32_cpu.x_result[18]
.sym 37031 lm32_cpu.operand_1_x[31]
.sym 37032 lm32_cpu.interrupt_unit.im[31]
.sym 37033 lm32_cpu.x_result_sel_csr_x
.sym 37035 $abc$46512$n3889
.sym 37037 lm32_cpu.eba[14]
.sym 37038 $abc$46512$n4180_1
.sym 37039 lm32_cpu.cc[8]
.sym 37043 $abc$46512$n6876_1
.sym 37044 $abc$46512$n4144
.sym 37045 $abc$46512$n3888
.sym 37046 $abc$46512$n4177
.sym 37047 lm32_cpu.interrupt_unit.im[8]
.sym 37048 lm32_cpu.interrupt_unit.im[21]
.sym 37050 lm32_cpu.operand_1_x[24]
.sym 37052 $abc$46512$n4141
.sym 37053 $abc$46512$n4084
.sym 37056 lm32_cpu.eba[22]
.sym 37057 $abc$46512$n2490
.sym 37058 $abc$46512$n3887
.sym 37059 $abc$46512$n6885_1
.sym 37060 $abc$46512$n3878
.sym 37061 $abc$46512$n3887
.sym 37063 lm32_cpu.interrupt_unit.im[21]
.sym 37064 lm32_cpu.x_result_sel_csr_x
.sym 37065 $abc$46512$n3887
.sym 37066 $abc$46512$n4084
.sym 37069 $abc$46512$n4144
.sym 37070 $abc$46512$n6876_1
.sym 37071 $abc$46512$n3878
.sym 37072 $abc$46512$n4141
.sym 37076 lm32_cpu.operand_1_x[31]
.sym 37081 lm32_cpu.eba[22]
.sym 37082 $abc$46512$n3888
.sym 37083 $abc$46512$n3887
.sym 37084 lm32_cpu.interrupt_unit.im[31]
.sym 37087 $abc$46512$n4177
.sym 37088 $abc$46512$n3878
.sym 37089 $abc$46512$n6885_1
.sym 37090 $abc$46512$n4180_1
.sym 37093 lm32_cpu.eba[14]
.sym 37099 lm32_cpu.operand_1_x[24]
.sym 37105 $abc$46512$n3889
.sym 37106 lm32_cpu.cc[8]
.sym 37107 lm32_cpu.interrupt_unit.im[8]
.sym 37108 $abc$46512$n3887
.sym 37109 $abc$46512$n2490
.sym 37110 sys_clk_$glb_clk
.sym 37111 lm32_cpu.rst_i_$glb_sr
.sym 37112 lm32_cpu.x_result[24]
.sym 37113 lm32_cpu.eba[5]
.sym 37114 lm32_cpu.eba[21]
.sym 37115 lm32_cpu.eba[9]
.sym 37116 lm32_cpu.eba[7]
.sym 37117 $abc$46512$n3910
.sym 37118 lm32_cpu.eba[16]
.sym 37119 $abc$46512$n4103
.sym 37121 $abc$46512$n6818
.sym 37123 $abc$46512$n6341_1
.sym 37126 sram_bus_dat_w[3]
.sym 37127 $abc$46512$n7969
.sym 37129 lm32_cpu.x_result[12]
.sym 37130 $abc$46512$n6850_1
.sym 37131 lm32_cpu.branch_target_x[29]
.sym 37132 storage[15][4]
.sym 37133 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 37134 lm32_cpu.x_result[16]
.sym 37135 lm32_cpu.cc[8]
.sym 37137 $abc$46512$n2816
.sym 37138 lm32_cpu.interrupt_unit.im[10]
.sym 37139 $abc$46512$n3950
.sym 37141 lm32_cpu.adder_op_x_n
.sym 37142 lm32_cpu.interrupt_unit.im[16]
.sym 37143 lm32_cpu.x_result[15]
.sym 37146 $abc$46512$n3878
.sym 37154 lm32_cpu.x_result_sel_add_x
.sym 37156 $abc$46512$n4143_1
.sym 37158 lm32_cpu.operand_1_x[25]
.sym 37159 lm32_cpu.x_result_sel_csr_x
.sym 37161 $abc$46512$n3889
.sym 37164 $abc$46512$n2490
.sym 37165 $abc$46512$n4006_1
.sym 37167 lm32_cpu.operand_1_x[19]
.sym 37168 lm32_cpu.cc[25]
.sym 37169 lm32_cpu.operand_1_x[18]
.sym 37170 $abc$46512$n3887
.sym 37172 lm32_cpu.eba[9]
.sym 37175 lm32_cpu.eba[16]
.sym 37177 lm32_cpu.operand_1_x[14]
.sym 37178 $abc$46512$n3888
.sym 37182 $abc$46512$n4142_1
.sym 37183 lm32_cpu.interrupt_unit.im[25]
.sym 37189 lm32_cpu.operand_1_x[19]
.sym 37192 lm32_cpu.x_result_sel_add_x
.sym 37193 lm32_cpu.x_result_sel_csr_x
.sym 37194 $abc$46512$n4143_1
.sym 37195 $abc$46512$n4142_1
.sym 37201 lm32_cpu.operand_1_x[14]
.sym 37205 $abc$46512$n3888
.sym 37206 lm32_cpu.eba[9]
.sym 37210 lm32_cpu.eba[16]
.sym 37211 lm32_cpu.interrupt_unit.im[25]
.sym 37212 $abc$46512$n3888
.sym 37213 $abc$46512$n3887
.sym 37219 lm32_cpu.operand_1_x[18]
.sym 37223 lm32_cpu.operand_1_x[25]
.sym 37228 $abc$46512$n3889
.sym 37229 lm32_cpu.x_result_sel_csr_x
.sym 37230 $abc$46512$n4006_1
.sym 37231 lm32_cpu.cc[25]
.sym 37232 $abc$46512$n2490
.sym 37233 sys_clk_$glb_clk
.sym 37234 lm32_cpu.rst_i_$glb_sr
.sym 37235 $abc$46512$n4045
.sym 37236 lm32_cpu.x_result[23]
.sym 37237 lm32_cpu.x_result[28]
.sym 37238 $abc$46512$n4178_1
.sym 37239 $abc$46512$n4261_1
.sym 37240 lm32_cpu.interrupt_unit.im[9]
.sym 37241 lm32_cpu.interrupt_unit.im[12]
.sym 37242 lm32_cpu.interrupt_unit.im[10]
.sym 37244 $abc$46512$n3910
.sym 37246 lm32_cpu.load_store_unit.exception_m
.sym 37247 $abc$46512$n3889
.sym 37248 lm32_cpu.x_result_sel_add_x
.sym 37249 lm32_cpu.eba[14]
.sym 37250 $abc$46512$n7104_1
.sym 37251 $abc$46512$n7993
.sym 37252 $abc$46512$n4282_1
.sym 37253 lm32_cpu.operand_1_x[31]
.sym 37254 lm32_cpu.operand_1_x[25]
.sym 37255 lm32_cpu.x_result_sel_csr_x
.sym 37256 lm32_cpu.operand_1_x[30]
.sym 37257 lm32_cpu.eba[4]
.sym 37258 $abc$46512$n4487_1
.sym 37259 lm32_cpu.load_store_unit.store_data_x[8]
.sym 37260 $abc$46512$n4452
.sym 37261 $abc$46512$n3889
.sym 37263 lm32_cpu.x_result[21]
.sym 37264 lm32_cpu.x_result[25]
.sym 37265 $abc$46512$n3889
.sym 37266 lm32_cpu.m_result_sel_compare_m
.sym 37268 lm32_cpu.x_result_sel_add_x
.sym 37269 $abc$46512$n6342_1
.sym 37277 $abc$46512$n3889
.sym 37278 $abc$46512$n4123
.sym 37279 lm32_cpu.x_result[9]
.sym 37280 lm32_cpu.cc[31]
.sym 37281 lm32_cpu.interrupt_unit.im[13]
.sym 37283 $abc$46512$n4122
.sym 37284 lm32_cpu.x_result_sel_add_x
.sym 37285 $abc$46512$n6783_1
.sym 37286 $abc$46512$n3887
.sym 37288 lm32_cpu.store_operand_x[1]
.sym 37290 $abc$46512$n3886
.sym 37291 lm32_cpu.x_result_sel_csr_x
.sym 37292 $abc$46512$n2816
.sym 37293 lm32_cpu.operand_1_x[21]
.sym 37295 $abc$46512$n4178_1
.sym 37296 $abc$46512$n4242_1
.sym 37298 $abc$46512$n4179
.sym 37299 $abc$46512$n4840_1
.sym 37309 $abc$46512$n4179
.sym 37310 lm32_cpu.x_result_sel_add_x
.sym 37311 lm32_cpu.x_result_sel_csr_x
.sym 37312 $abc$46512$n4178_1
.sym 37315 lm32_cpu.store_operand_x[1]
.sym 37324 lm32_cpu.operand_1_x[21]
.sym 37327 $abc$46512$n4122
.sym 37328 lm32_cpu.x_result_sel_csr_x
.sym 37329 lm32_cpu.x_result_sel_add_x
.sym 37330 $abc$46512$n4123
.sym 37333 lm32_cpu.x_result_sel_csr_x
.sym 37334 $abc$46512$n3887
.sym 37335 $abc$46512$n4242_1
.sym 37336 lm32_cpu.interrupt_unit.im[13]
.sym 37339 $abc$46512$n4840_1
.sym 37340 $abc$46512$n6783_1
.sym 37341 lm32_cpu.x_result[9]
.sym 37347 $abc$46512$n2816
.sym 37351 $abc$46512$n3886
.sym 37352 lm32_cpu.x_result_sel_csr_x
.sym 37353 $abc$46512$n3889
.sym 37354 lm32_cpu.cc[31]
.sym 37355 $abc$46512$n2450_$glb_ce
.sym 37356 sys_clk_$glb_clk
.sym 37357 lm32_cpu.rst_i_$glb_sr
.sym 37358 lm32_cpu.eba[0]
.sym 37359 $abc$46512$n4323_1
.sym 37360 lm32_cpu.eba[20]
.sym 37361 lm32_cpu.operand_1_x[29]
.sym 37362 lm32_cpu.eba[3]
.sym 37363 $abc$46512$n3947_1
.sym 37364 lm32_cpu.eba[18]
.sym 37365 lm32_cpu.eba[12]
.sym 37366 $abc$46512$n4166_1
.sym 37369 $abc$46512$n4166_1
.sym 37370 $abc$46512$n2490
.sym 37371 $abc$46512$n6783_1
.sym 37372 lm32_cpu.bypass_data_1[9]
.sym 37373 lm32_cpu.operand_1_x[12]
.sym 37374 $abc$46512$n3887
.sym 37375 lm32_cpu.bypass_data_1[18]
.sym 37376 spiflash_bus_adr[8]
.sym 37377 $abc$46512$n4045
.sym 37378 $abc$46512$n2490
.sym 37379 lm32_cpu.x_result[23]
.sym 37380 $abc$46512$n3887
.sym 37381 $abc$46512$n7964
.sym 37382 lm32_cpu.x_result[28]
.sym 37384 lm32_cpu.eba[8]
.sym 37385 lm32_cpu.x_result[15]
.sym 37386 lm32_cpu.load_store_unit.d_dat_o[5]
.sym 37387 lm32_cpu.x_result[8]
.sym 37388 $abc$46512$n3624
.sym 37389 $abc$46512$n3887
.sym 37390 $abc$46512$n2490
.sym 37392 $abc$46512$n3887
.sym 37393 spiflash_bus_dat_w[5]
.sym 37401 $abc$46512$n2490
.sym 37402 lm32_cpu.cc[21]
.sym 37404 $abc$46512$n3888
.sym 37405 lm32_cpu.cc[27]
.sym 37408 spiflash_bus_adr[1]
.sym 37410 spiflash_bus_dat_w[5]
.sym 37412 $abc$46512$n3888
.sym 37413 $abc$46512$n3887
.sym 37414 lm32_cpu.interrupt_unit.im[29]
.sym 37415 lm32_cpu.operand_1_x[12]
.sym 37417 lm32_cpu.eba[20]
.sym 37421 $abc$46512$n3889
.sym 37422 lm32_cpu.interrupt_unit.im[27]
.sym 37423 lm32_cpu.eba[0]
.sym 37425 $abc$46512$n3889
.sym 37426 lm32_cpu.operand_1_x[29]
.sym 37430 lm32_cpu.eba[12]
.sym 37435 lm32_cpu.eba[0]
.sym 37438 lm32_cpu.cc[21]
.sym 37439 lm32_cpu.eba[12]
.sym 37440 $abc$46512$n3889
.sym 37441 $abc$46512$n3888
.sym 37444 $abc$46512$n3889
.sym 37445 $abc$46512$n3887
.sym 37446 lm32_cpu.cc[27]
.sym 37447 lm32_cpu.interrupt_unit.im[27]
.sym 37453 lm32_cpu.operand_1_x[12]
.sym 37456 spiflash_bus_adr[1]
.sym 37465 spiflash_bus_dat_w[5]
.sym 37468 lm32_cpu.interrupt_unit.im[29]
.sym 37469 $abc$46512$n3888
.sym 37470 lm32_cpu.eba[20]
.sym 37471 $abc$46512$n3887
.sym 37475 lm32_cpu.operand_1_x[29]
.sym 37478 $abc$46512$n2490
.sym 37479 sys_clk_$glb_clk
.sym 37480 lm32_cpu.rst_i_$glb_sr
.sym 37481 lm32_cpu.operand_m[21]
.sym 37482 $abc$46512$n4038_1
.sym 37483 $abc$46512$n4781
.sym 37484 $abc$46512$n4733
.sym 37485 lm32_cpu.bypass_data_1[21]
.sym 37486 lm32_cpu.bypass_data_1[16]
.sym 37487 lm32_cpu.operand_m[13]
.sym 37488 lm32_cpu.operand_m[23]
.sym 37490 sram_bus_dat_w[5]
.sym 37491 sram_bus_dat_w[5]
.sym 37493 lm32_cpu.size_x[1]
.sym 37494 lm32_cpu.eba[18]
.sym 37495 $abc$46512$n3948
.sym 37496 lm32_cpu.load_store_unit.d_dat_o[2]
.sym 37497 $abc$46512$n6966
.sym 37498 lm32_cpu.cc[21]
.sym 37499 $abc$46512$n3967_1
.sym 37500 $abc$46512$n6377_1
.sym 37501 lm32_cpu.cc[27]
.sym 37502 lm32_cpu.eba[20]
.sym 37503 $abc$46512$n3968
.sym 37504 lm32_cpu.operand_1_x[9]
.sym 37505 $abc$46512$n6900_1
.sym 37506 lm32_cpu.eba[21]
.sym 37507 $abc$46512$n4750_1
.sym 37508 lm32_cpu.x_result[13]
.sym 37509 basesoc_sram_we[0]
.sym 37510 lm32_cpu.x_result[26]
.sym 37511 $abc$46512$n5854
.sym 37512 $abc$46512$n6783_1
.sym 37513 $abc$46512$n4730
.sym 37514 lm32_cpu.operand_m[21]
.sym 37515 $abc$46512$n3641
.sym 37516 $abc$46512$n4038_1
.sym 37522 $abc$46512$n3641
.sym 37523 $abc$46512$n4167_1
.sym 37526 lm32_cpu.load_store_unit.store_data_m[2]
.sym 37528 $abc$46512$n6369
.sym 37529 $abc$46512$n3888
.sym 37532 $abc$46512$n6374_1
.sym 37533 $abc$46512$n3889
.sym 37534 lm32_cpu.cc[13]
.sym 37535 $abc$46512$n4171_1
.sym 37536 lm32_cpu.m_result_sel_compare_m
.sym 37537 lm32_cpu.eba[4]
.sym 37538 lm32_cpu.x_result[16]
.sym 37539 slave_sel_r[0]
.sym 37541 $abc$46512$n6342_1
.sym 37542 lm32_cpu.x_result[21]
.sym 37543 lm32_cpu.operand_m[16]
.sym 37544 $abc$46512$n6347_1
.sym 37546 lm32_cpu.load_store_unit.d_dat_o[5]
.sym 37548 $abc$46512$n3624
.sym 37549 $abc$46512$n2567
.sym 37550 grant
.sym 37551 lm32_cpu.operand_m[21]
.sym 37556 $abc$46512$n6342_1
.sym 37557 $abc$46512$n6347_1
.sym 37558 slave_sel_r[0]
.sym 37561 lm32_cpu.m_result_sel_compare_m
.sym 37562 lm32_cpu.x_result[21]
.sym 37563 $abc$46512$n3624
.sym 37564 lm32_cpu.operand_m[21]
.sym 37567 lm32_cpu.x_result[16]
.sym 37568 $abc$46512$n4167_1
.sym 37569 $abc$46512$n4171_1
.sym 37570 $abc$46512$n3624
.sym 37573 lm32_cpu.load_store_unit.d_dat_o[5]
.sym 37575 grant
.sym 37581 lm32_cpu.load_store_unit.store_data_m[2]
.sym 37585 lm32_cpu.m_result_sel_compare_m
.sym 37586 $abc$46512$n3641
.sym 37587 lm32_cpu.operand_m[16]
.sym 37591 lm32_cpu.eba[4]
.sym 37592 lm32_cpu.cc[13]
.sym 37593 $abc$46512$n3889
.sym 37594 $abc$46512$n3888
.sym 37597 slave_sel_r[0]
.sym 37598 $abc$46512$n6369
.sym 37599 $abc$46512$n6374_1
.sym 37601 $abc$46512$n2567
.sym 37602 sys_clk_$glb_clk
.sym 37603 lm32_cpu.rst_i_$glb_sr
.sym 37604 $abc$46512$n6935_1
.sym 37605 $abc$46512$n3911
.sym 37606 $abc$46512$n6901_1
.sym 37607 lm32_cpu.operand_m[28]
.sym 37608 $abc$46512$n4662
.sym 37609 lm32_cpu.bypass_data_1[28]
.sym 37610 $abc$46512$n6902_1
.sym 37611 lm32_cpu.bypass_data_1[13]
.sym 37612 lm32_cpu.operand_m[11]
.sym 37613 sram_bus_dat_w[7]
.sym 37614 sram_bus_dat_w[7]
.sym 37616 $abc$46512$n3641
.sym 37617 $abc$46512$n4167_1
.sym 37618 $abc$46512$n3988_1
.sym 37619 lm32_cpu.branch_target_x[29]
.sym 37620 lm32_cpu.x_result[16]
.sym 37621 $abc$46512$n3968
.sym 37622 $abc$46512$n2463
.sym 37623 lm32_cpu.x_result[13]
.sym 37624 lm32_cpu.instruction_unit.branch_target_m[23]
.sym 37625 $abc$46512$n3888
.sym 37626 lm32_cpu.data_bus_error_exception_m
.sym 37627 lm32_cpu.pc_m[19]
.sym 37628 $abc$46512$n6933_1
.sym 37629 $abc$46512$n1649
.sym 37630 $abc$46512$n4659
.sym 37631 lm32_cpu.x_result[15]
.sym 37632 lm32_cpu.bypass_data_1[19]
.sym 37633 lm32_cpu.m_result_sel_compare_m
.sym 37635 lm32_cpu.data_bus_error_exception_m
.sym 37636 grant
.sym 37637 lm32_cpu.w_result[25]
.sym 37638 $abc$46512$n4709
.sym 37639 $abc$46512$n4172
.sym 37646 lm32_cpu.operand_m[19]
.sym 37647 $abc$46512$n3371
.sym 37649 lm32_cpu.operand_m[18]
.sym 37652 lm32_cpu.x_result[18]
.sym 37655 $abc$46512$n6825_1
.sym 37657 lm32_cpu.m_result_sel_compare_m
.sym 37658 $abc$46512$n3649
.sym 37660 $abc$46512$n3624
.sym 37662 lm32_cpu.operand_m[26]
.sym 37664 $abc$46512$n4762_1
.sym 37666 $abc$46512$n4752_1
.sym 37667 $abc$46512$n4750_1
.sym 37669 basesoc_sram_we[0]
.sym 37670 lm32_cpu.x_result[26]
.sym 37672 $abc$46512$n6783_1
.sym 37673 lm32_cpu.x_result[19]
.sym 37674 $abc$46512$n4759
.sym 37675 $abc$46512$n3641
.sym 37676 $abc$46512$n6826_1
.sym 37678 $abc$46512$n6826_1
.sym 37679 $abc$46512$n3641
.sym 37680 $abc$46512$n3624
.sym 37681 $abc$46512$n6825_1
.sym 37684 lm32_cpu.x_result[19]
.sym 37690 $abc$46512$n3624
.sym 37691 lm32_cpu.m_result_sel_compare_m
.sym 37692 lm32_cpu.x_result[26]
.sym 37693 lm32_cpu.operand_m[26]
.sym 37696 lm32_cpu.m_result_sel_compare_m
.sym 37697 lm32_cpu.operand_m[18]
.sym 37699 $abc$46512$n3649
.sym 37704 $abc$46512$n3371
.sym 37705 basesoc_sram_we[0]
.sym 37708 lm32_cpu.m_result_sel_compare_m
.sym 37709 $abc$46512$n3649
.sym 37710 lm32_cpu.operand_m[19]
.sym 37714 $abc$46512$n6783_1
.sym 37715 $abc$46512$n4752_1
.sym 37716 $abc$46512$n4750_1
.sym 37717 lm32_cpu.x_result[19]
.sym 37720 lm32_cpu.x_result[18]
.sym 37721 $abc$46512$n6783_1
.sym 37722 $abc$46512$n4762_1
.sym 37723 $abc$46512$n4759
.sym 37724 $abc$46512$n2450_$glb_ce
.sym 37725 sys_clk_$glb_clk
.sym 37726 lm32_cpu.rst_i_$glb_sr
.sym 37727 $abc$46512$n5312_1
.sym 37728 lm32_cpu.operand_m[15]
.sym 37729 lm32_cpu.operand_m[24]
.sym 37730 lm32_cpu.pc_m[21]
.sym 37731 $abc$46512$n6861_1
.sym 37732 $abc$46512$n4149
.sym 37733 lm32_cpu.pc_m[18]
.sym 37734 $abc$46512$n4770_1
.sym 37735 lm32_cpu.instruction_unit.branch_predict_address_d[21]
.sym 37736 lm32_cpu.eba[14]
.sym 37739 $abc$46512$n6827
.sym 37740 $abc$46512$n6902_1
.sym 37741 $abc$46512$n3371
.sym 37742 lm32_cpu.interrupt_unit.csr[2]
.sym 37743 lm32_cpu.bypass_data_1[17]
.sym 37744 lm32_cpu.bypass_data_1[13]
.sym 37745 lm32_cpu.operand_m[18]
.sym 37747 $abc$46512$n4487_1
.sym 37748 $abc$46512$n3613
.sym 37749 lm32_cpu.eba[0]
.sym 37751 $abc$46512$n3649
.sym 37752 $abc$46512$n4804_1
.sym 37753 lm32_cpu.bypass_data_1[23]
.sym 37754 $abc$46512$n4910_1
.sym 37755 $abc$46512$n1649
.sym 37757 lm32_cpu.m_result_sel_compare_m
.sym 37759 lm32_cpu.bypass_data_1[15]
.sym 37760 $abc$46512$n4779
.sym 37761 $abc$46512$n6797
.sym 37762 $abc$46512$n4700
.sym 37769 lm32_cpu.operand_m[19]
.sym 37771 $abc$46512$n3641
.sym 37772 $abc$46512$n6797
.sym 37773 $abc$46512$n3624
.sym 37774 lm32_cpu.w_result[21]
.sym 37775 $abc$46512$n4114
.sym 37777 lm32_cpu.x_result[23]
.sym 37778 $abc$46512$n4788_1
.sym 37779 $abc$46512$n3649
.sym 37780 $abc$46512$n4614
.sym 37782 $abc$46512$n6783_1
.sym 37783 $abc$46512$n4115
.sym 37786 lm32_cpu.m_result_sel_compare_m
.sym 37787 lm32_cpu.x_result[19]
.sym 37788 lm32_cpu.x_result[15]
.sym 37789 $abc$46512$n4732
.sym 37790 $abc$46512$n4111
.sym 37793 $abc$46512$n4712
.sym 37797 lm32_cpu.w_result[25]
.sym 37798 $abc$46512$n4709
.sym 37799 lm32_cpu.w_result[19]
.sym 37801 lm32_cpu.x_result[15]
.sym 37802 $abc$46512$n4788_1
.sym 37804 $abc$46512$n6783_1
.sym 37807 $abc$46512$n4614
.sym 37813 $abc$46512$n4111
.sym 37814 $abc$46512$n3624
.sym 37815 $abc$46512$n4115
.sym 37816 lm32_cpu.x_result[19]
.sym 37822 lm32_cpu.w_result[25]
.sym 37825 lm32_cpu.w_result[21]
.sym 37826 $abc$46512$n4614
.sym 37827 $abc$46512$n3649
.sym 37828 $abc$46512$n4732
.sym 37831 $abc$46512$n6783_1
.sym 37832 $abc$46512$n4712
.sym 37833 $abc$46512$n4709
.sym 37834 lm32_cpu.x_result[23]
.sym 37837 $abc$46512$n6797
.sym 37838 $abc$46512$n3641
.sym 37839 lm32_cpu.w_result[19]
.sym 37840 $abc$46512$n4114
.sym 37843 $abc$46512$n3641
.sym 37845 lm32_cpu.operand_m[19]
.sym 37846 lm32_cpu.m_result_sel_compare_m
.sym 37848 sys_clk_$glb_clk
.sym 37850 $abc$46512$n1649
.sym 37851 $abc$46512$n4013
.sym 37852 $abc$46512$n5270
.sym 37853 $abc$46512$n4771
.sym 37854 $abc$46512$n4641
.sym 37855 $abc$46512$n5241
.sym 37856 $abc$46512$n4699_1
.sym 37857 $abc$46512$n4152_1
.sym 37858 lm32_cpu.bypass_data_1[24]
.sym 37859 lm32_cpu.operand_m[19]
.sym 37862 lm32_cpu.bypass_data_1[15]
.sym 37864 $abc$46512$n4788_1
.sym 37865 $abc$46512$n3641
.sym 37866 $abc$46512$n8009
.sym 37867 $abc$46512$n3649
.sym 37868 $abc$46512$n4110
.sym 37869 $abc$46512$n3624
.sym 37870 $abc$46512$n4614
.sym 37872 lm32_cpu.load_store_unit.d_dat_o[24]
.sym 37873 $abc$46512$n6860
.sym 37874 lm32_cpu.x_result[15]
.sym 37877 lm32_cpu.x_result[15]
.sym 37879 lm32_cpu.w_result[24]
.sym 37880 lm32_cpu.x_result[8]
.sym 37881 $abc$46512$n5260
.sym 37883 $abc$46512$n1649
.sym 37884 lm32_cpu.w_result[17]
.sym 37885 lm32_cpu.operand_m[9]
.sym 37893 lm32_cpu.pc_x[17]
.sym 37894 $abc$46512$n5262
.sym 37895 $abc$46512$n5261
.sym 37896 $abc$46512$n3641
.sym 37898 lm32_cpu.w_result[28]
.sym 37899 $abc$46512$n4780_1
.sym 37901 $abc$46512$n4661
.sym 37903 lm32_cpu.w_result[29]
.sym 37904 lm32_cpu.pc_x[0]
.sym 37909 $abc$46512$n4172
.sym 37910 $abc$46512$n5243
.sym 37911 $abc$46512$n3649
.sym 37916 lm32_cpu.w_result[16]
.sym 37917 $abc$46512$n4650
.sym 37918 $abc$46512$n4614
.sym 37919 $abc$46512$n4614
.sym 37920 $abc$46512$n4170_1
.sym 37921 $abc$46512$n6797
.sym 37922 $abc$46512$n5242
.sym 37924 $abc$46512$n4172
.sym 37925 $abc$46512$n5243
.sym 37926 $abc$46512$n5242
.sym 37930 lm32_cpu.w_result[28]
.sym 37931 $abc$46512$n3649
.sym 37932 $abc$46512$n4661
.sym 37933 $abc$46512$n4614
.sym 37936 $abc$46512$n3649
.sym 37937 $abc$46512$n4614
.sym 37938 lm32_cpu.w_result[16]
.sym 37939 $abc$46512$n4780_1
.sym 37943 $abc$46512$n4172
.sym 37944 $abc$46512$n5262
.sym 37945 $abc$46512$n5261
.sym 37950 lm32_cpu.pc_x[0]
.sym 37954 $abc$46512$n4650
.sym 37955 $abc$46512$n4614
.sym 37956 lm32_cpu.w_result[29]
.sym 37957 $abc$46512$n3649
.sym 37960 lm32_cpu.w_result[16]
.sym 37961 $abc$46512$n6797
.sym 37962 $abc$46512$n4170_1
.sym 37963 $abc$46512$n3641
.sym 37969 lm32_cpu.pc_x[17]
.sym 37970 $abc$46512$n2450_$glb_ce
.sym 37971 sys_clk_$glb_clk
.sym 37972 lm32_cpu.rst_i_$glb_sr
.sym 37973 $abc$46512$n4804_1
.sym 37974 $abc$46512$n4910_1
.sym 37975 $abc$46512$n3902
.sym 37976 $abc$46512$n3955_1
.sym 37977 lm32_cpu.w_result[27]
.sym 37978 lm32_cpu.operand_w[24]
.sym 37979 $abc$46512$n4612
.sym 37981 lm32_cpu.pc_m[15]
.sym 37982 lm32_cpu.pc_f[17]
.sym 37985 lm32_cpu.w_result[26]
.sym 37986 lm32_cpu.instruction_unit.icache_refill_data[0]
.sym 37987 $abc$46512$n4649
.sym 37988 $abc$46512$n3875
.sym 37989 $abc$46512$n7964
.sym 37990 $abc$46512$n3371
.sym 37991 $abc$46512$n6797
.sym 37992 $abc$46512$n3641
.sym 37993 $abc$46512$n2567
.sym 37994 lm32_cpu.data_bus_error_exception_m
.sym 37995 $abc$46512$n5176
.sym 37996 $abc$46512$n4740
.sym 37997 $abc$46512$n4797
.sym 37999 $abc$46512$n5892_1
.sym 38000 lm32_cpu.operand_m[15]
.sym 38001 $abc$46512$n4492
.sym 38003 $abc$46512$n4906
.sym 38004 lm32_cpu.m_result_sel_compare_m
.sym 38006 lm32_cpu.w_result[0]
.sym 38008 $abc$46512$n6900_1
.sym 38017 lm32_cpu.w_result[31]
.sym 38018 lm32_cpu.w_result[16]
.sym 38019 lm32_cpu.w_result[27]
.sym 38021 $abc$46512$n5243
.sym 38023 $abc$46512$n3649
.sym 38026 $abc$46512$n4172
.sym 38028 $abc$46512$n4614
.sym 38029 $abc$46512$n5272
.sym 38030 $abc$46512$n3772
.sym 38032 $abc$46512$n4618
.sym 38034 $abc$46512$n4155
.sym 38036 lm32_cpu.w_result[26]
.sym 38037 $abc$46512$n4154
.sym 38038 $abc$46512$n5271
.sym 38041 $abc$46512$n5262
.sym 38042 $abc$46512$n5418
.sym 38045 $abc$46512$n5274
.sym 38047 $abc$46512$n3772
.sym 38049 $abc$46512$n4155
.sym 38050 $abc$46512$n4154
.sym 38056 lm32_cpu.w_result[26]
.sym 38060 $abc$46512$n5271
.sym 38061 $abc$46512$n5272
.sym 38062 $abc$46512$n4172
.sym 38065 lm32_cpu.w_result[27]
.sym 38071 $abc$46512$n5274
.sym 38072 $abc$46512$n5243
.sym 38073 $abc$46512$n3772
.sym 38078 $abc$46512$n3772
.sym 38079 $abc$46512$n5418
.sym 38080 $abc$46512$n5262
.sym 38083 $abc$46512$n3649
.sym 38084 lm32_cpu.w_result[31]
.sym 38085 $abc$46512$n4618
.sym 38086 $abc$46512$n4614
.sym 38092 lm32_cpu.w_result[16]
.sym 38094 sys_clk_$glb_clk
.sym 38096 $abc$46512$n4456
.sym 38097 $abc$46512$n4450
.sym 38098 lm32_cpu.w_result[24]
.sym 38099 $abc$46512$n4901_1
.sym 38100 $abc$46512$n4918_1
.sym 38101 lm32_cpu.operand_m[2]
.sym 38102 lm32_cpu.pc_m[3]
.sym 38103 lm32_cpu.operand_m[12]
.sym 38104 $abc$46512$n5925
.sym 38105 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 38106 spiflash_bus_dat_w[23]
.sym 38107 $abc$46512$n5925
.sym 38108 lm32_cpu.pc_x[0]
.sym 38109 $abc$46512$n4612
.sym 38110 $abc$46512$n3958
.sym 38111 spiflash_bus_adr[1]
.sym 38112 lm32_cpu.pc_x[17]
.sym 38113 lm32_cpu.write_idx_w[1]
.sym 38115 lm32_cpu.data_bus_error_exception_m
.sym 38117 $abc$46512$n3641
.sym 38118 lm32_cpu.pc_m[6]
.sym 38120 $abc$46512$n6933_1
.sym 38121 $abc$46512$n6797
.sym 38124 lm32_cpu.operand_m[1]
.sym 38125 lm32_cpu.m_result_sel_compare_m
.sym 38126 $abc$46512$n4903_1
.sym 38127 lm32_cpu.data_bus_error_exception_m
.sym 38128 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 38129 $abc$46512$n4902_1
.sym 38130 $abc$46512$n4172
.sym 38137 $abc$46512$n4614
.sym 38140 $abc$46512$n4614
.sym 38141 $abc$46512$n4920_1
.sym 38142 $abc$46512$n6899_1
.sym 38143 lm32_cpu.w_result[31]
.sym 38145 $abc$46512$n3900
.sym 38146 $abc$46512$n5423
.sym 38148 lm32_cpu.operand_w[17]
.sym 38150 lm32_cpu.w_result[17]
.sym 38151 $abc$46512$n3649
.sym 38153 $abc$46512$n4151_1
.sym 38155 lm32_cpu.operand_m[9]
.sym 38156 $abc$46512$n4841_1
.sym 38158 lm32_cpu.w_result_sel_load_w
.sym 38162 $abc$46512$n6797
.sym 38164 lm32_cpu.m_result_sel_compare_m
.sym 38165 $abc$46512$n4806_1
.sym 38166 lm32_cpu.w_result[0]
.sym 38168 lm32_cpu.w_result[13]
.sym 38170 lm32_cpu.operand_m[9]
.sym 38171 $abc$46512$n3649
.sym 38172 lm32_cpu.m_result_sel_compare_m
.sym 38173 $abc$46512$n4841_1
.sym 38176 $abc$46512$n4614
.sym 38177 lm32_cpu.w_result[0]
.sym 38179 $abc$46512$n4920_1
.sym 38182 $abc$46512$n5423
.sym 38189 lm32_cpu.w_result[13]
.sym 38190 $abc$46512$n6899_1
.sym 38191 $abc$46512$n6797
.sym 38194 lm32_cpu.w_result[13]
.sym 38195 $abc$46512$n3649
.sym 38196 $abc$46512$n4614
.sym 38197 $abc$46512$n4806_1
.sym 38200 lm32_cpu.w_result_sel_load_w
.sym 38201 $abc$46512$n4151_1
.sym 38202 $abc$46512$n3900
.sym 38203 lm32_cpu.operand_w[17]
.sym 38206 lm32_cpu.w_result[17]
.sym 38215 lm32_cpu.w_result[31]
.sym 38217 sys_clk_$glb_clk
.sym 38219 lm32_cpu.memop_pc_w[4]
.sym 38220 $abc$46512$n4192_1
.sym 38221 $abc$46512$n5296_1
.sym 38222 $abc$46512$n4841_1
.sym 38223 $abc$46512$n4815_1
.sym 38224 lm32_cpu.memop_pc_w[21]
.sym 38225 $abc$46512$n6933_1
.sym 38226 lm32_cpu.memop_pc_w[13]
.sym 38227 $abc$46512$n7557
.sym 38228 $abc$46512$n448
.sym 38230 $abc$46512$n5915
.sym 38231 spiflash_bus_adr[2]
.sym 38232 lm32_cpu.pc_m[3]
.sym 38233 $abc$46512$n3641
.sym 38234 $abc$46512$n4614
.sym 38235 $abc$46512$n5322
.sym 38236 lm32_cpu.operand_w[17]
.sym 38237 $abc$46512$n5320
.sym 38238 $abc$46512$n6899_1
.sym 38239 sram_bus_dat_w[7]
.sym 38240 $abc$46512$n4450
.sym 38241 $abc$46512$n3900
.sym 38242 lm32_cpu.w_result[24]
.sym 38244 $abc$46512$n4911_1
.sym 38245 $abc$46512$n4451_1
.sym 38246 lm32_cpu.w_result[12]
.sym 38247 $abc$46512$n4395_1
.sym 38248 $abc$46512$n4395_1
.sym 38250 $abc$46512$n6687
.sym 38251 lm32_cpu.pc_m[13]
.sym 38253 lm32_cpu.operand_m[12]
.sym 38254 lm32_cpu.w_result[5]
.sym 38260 $abc$46512$n4917
.sym 38262 lm32_cpu.w_result[12]
.sym 38263 lm32_cpu.w_result[10]
.sym 38265 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 38267 $abc$46512$n3775
.sym 38274 $abc$46512$n4614
.sym 38275 lm32_cpu.load_store_unit.size_w[0]
.sym 38276 lm32_cpu.w_result[0]
.sym 38278 $abc$46512$n5370
.sym 38279 $abc$46512$n4906
.sym 38282 storage_1[14][6]
.sym 38283 lm32_cpu.load_store_unit.size_w[1]
.sym 38285 lm32_cpu.load_store_unit.data_w[24]
.sym 38286 $abc$46512$n3772
.sym 38287 storage_1[15][6]
.sym 38288 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 38289 $abc$46512$n4916
.sym 38290 $abc$46512$n4172
.sym 38291 $abc$46512$n4171
.sym 38296 lm32_cpu.w_result[10]
.sym 38299 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 38300 storage_1[14][6]
.sym 38301 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 38302 storage_1[15][6]
.sym 38305 $abc$46512$n4917
.sym 38306 $abc$46512$n4614
.sym 38307 $abc$46512$n4916
.sym 38308 $abc$46512$n4172
.sym 38314 lm32_cpu.w_result[12]
.sym 38318 $abc$46512$n4172
.sym 38319 $abc$46512$n4171
.sym 38320 $abc$46512$n3775
.sym 38323 lm32_cpu.load_store_unit.size_w[1]
.sym 38324 lm32_cpu.load_store_unit.size_w[0]
.sym 38326 lm32_cpu.load_store_unit.data_w[24]
.sym 38329 $abc$46512$n5370
.sym 38330 $abc$46512$n3772
.sym 38332 $abc$46512$n4906
.sym 38336 lm32_cpu.w_result[0]
.sym 38340 sys_clk_$glb_clk
.sym 38342 $abc$46512$n5996
.sym 38343 $abc$46512$n4923
.sym 38344 $abc$46512$n4797
.sym 38345 $abc$46512$n4894_1
.sym 38346 $abc$46512$n4902_1
.sym 38347 $abc$46512$n5366
.sym 38348 $abc$46512$n4391_1
.sym 38349 $abc$46512$n4451_1
.sym 38352 $abc$46512$n5912
.sym 38354 lm32_cpu.write_idx_w[4]
.sym 38355 shared_dat_r[5]
.sym 38356 $abc$46512$n3649
.sym 38357 lm32_cpu.w_result[10]
.sym 38358 $abc$46512$n4905
.sym 38359 lm32_cpu.load_store_unit.d_adr_o[3]
.sym 38360 $abc$46512$n4833_1
.sym 38361 lm32_cpu.memop_pc_w[4]
.sym 38362 $abc$46512$n4614
.sym 38363 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 38364 $abc$46512$n4209
.sym 38365 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 38366 lm32_cpu.load_store_unit.data_w[25]
.sym 38368 $abc$46512$n4921
.sym 38369 lm32_cpu.w_result[15]
.sym 38370 lm32_cpu.x_result[15]
.sym 38372 $abc$46512$n4842_1
.sym 38373 lm32_cpu.x_result[2]
.sym 38375 $abc$46512$n1649
.sym 38377 $abc$46512$n5364
.sym 38383 $abc$46512$n5895
.sym 38384 lm32_cpu.w_result_sel_load_w
.sym 38385 $abc$46512$n4912_1
.sym 38386 lm32_cpu.load_store_unit.wb_data_m[25]
.sym 38387 $abc$46512$n5397
.sym 38388 $abc$46512$n4250_1
.sym 38395 lm32_cpu.m_result_sel_compare_m
.sym 38396 $abc$46512$n4914
.sym 38397 $abc$46512$n5998
.sym 38401 $abc$46512$n6683
.sym 38402 $abc$46512$n4172
.sym 38403 lm32_cpu.operand_w[12]
.sym 38404 $abc$46512$n4614
.sym 38405 lm32_cpu.operand_m[1]
.sym 38407 lm32_cpu.w_result[1]
.sym 38408 $abc$46512$n4209
.sym 38410 $abc$46512$n6686
.sym 38411 lm32_cpu.load_store_unit.exception_m
.sym 38412 $abc$46512$n6723
.sym 38414 $abc$46512$n4915
.sym 38416 $abc$46512$n6686
.sym 38418 $abc$46512$n5895
.sym 38419 $abc$46512$n4172
.sym 38422 lm32_cpu.load_store_unit.exception_m
.sym 38423 lm32_cpu.operand_m[1]
.sym 38424 lm32_cpu.m_result_sel_compare_m
.sym 38428 $abc$46512$n4915
.sym 38429 $abc$46512$n4172
.sym 38430 $abc$46512$n4914
.sym 38431 $abc$46512$n4614
.sym 38434 $abc$46512$n4172
.sym 38435 $abc$46512$n6723
.sym 38436 $abc$46512$n5998
.sym 38443 lm32_cpu.load_store_unit.wb_data_m[25]
.sym 38446 $abc$46512$n4172
.sym 38447 $abc$46512$n5397
.sym 38449 $abc$46512$n6683
.sym 38453 $abc$46512$n4614
.sym 38454 $abc$46512$n4912_1
.sym 38455 lm32_cpu.w_result[1]
.sym 38458 $abc$46512$n4250_1
.sym 38459 $abc$46512$n4209
.sym 38460 lm32_cpu.w_result_sel_load_w
.sym 38461 lm32_cpu.operand_w[12]
.sym 38463 sys_clk_$glb_clk
.sym 38464 lm32_cpu.rst_i_$glb_sr
.sym 38465 $abc$46512$n4869_1
.sym 38466 $abc$46512$n4842_1
.sym 38467 lm32_cpu.w_result[4]
.sym 38468 $abc$46512$n4413_1
.sym 38469 $abc$46512$n4415_1
.sym 38470 $abc$46512$n4851_1
.sym 38471 lm32_cpu.load_store_unit.data_w[4]
.sym 38472 $abc$46512$n4435_1
.sym 38474 $abc$46512$n6368
.sym 38475 $PACKER_VCC_NET_$glb_clk
.sym 38476 $abc$46512$n7851
.sym 38477 $abc$46512$n4885
.sym 38478 lm32_cpu.w_result_sel_load_w
.sym 38479 lm32_cpu.load_store_unit.size_w[0]
.sym 38480 $abc$46512$n3611
.sym 38481 $abc$46512$n2567
.sym 38482 $abc$46512$n3641
.sym 38483 $abc$46512$n4824_1
.sym 38484 lm32_cpu.load_store_unit.wb_data_m[13]
.sym 38485 lm32_cpu.store_operand_x[1]
.sym 38486 $abc$46512$n5184
.sym 38488 lm32_cpu.w_result[5]
.sym 38489 $abc$46512$n4797
.sym 38492 $abc$46512$n4851_1
.sym 38494 lm32_cpu.load_store_unit.wb_data_m[3]
.sym 38495 $abc$46512$n5366
.sym 38496 $abc$46512$n2552
.sym 38499 $abc$46512$n5892_1
.sym 38508 $abc$46512$n3772
.sym 38511 lm32_cpu.w_result[1]
.sym 38515 lm32_cpu.w_result[2]
.sym 38520 lm32_cpu.load_store_unit.data_w[8]
.sym 38523 $abc$46512$n4190_1
.sym 38524 lm32_cpu.w_result[5]
.sym 38525 $abc$46512$n5997
.sym 38527 $abc$46512$n5396
.sym 38528 $abc$46512$n5998
.sym 38529 lm32_cpu.w_result[15]
.sym 38531 lm32_cpu.load_store_unit.data_w[24]
.sym 38532 lm32_cpu.w_result[4]
.sym 38534 $abc$46512$n5397
.sym 38535 $abc$46512$n3865_1
.sym 38540 lm32_cpu.w_result[4]
.sym 38545 $abc$46512$n5997
.sym 38546 $abc$46512$n5998
.sym 38548 $abc$46512$n3772
.sym 38551 $abc$46512$n3772
.sym 38552 $abc$46512$n5396
.sym 38554 $abc$46512$n5397
.sym 38557 lm32_cpu.w_result[15]
.sym 38565 lm32_cpu.w_result[5]
.sym 38569 lm32_cpu.w_result[1]
.sym 38577 lm32_cpu.w_result[2]
.sym 38581 $abc$46512$n4190_1
.sym 38582 lm32_cpu.load_store_unit.data_w[24]
.sym 38583 lm32_cpu.load_store_unit.data_w[8]
.sym 38584 $abc$46512$n3865_1
.sym 38586 sys_clk_$glb_clk
.sym 38589 $abc$46512$n4375_1
.sym 38590 $abc$46512$n6940_1
.sym 38591 $abc$46512$n6891_1
.sym 38592 $abc$46512$n6932_1
.sym 38593 shared_dat_r[23]
.sym 38594 lm32_cpu.load_store_unit.wb_data_m[17]
.sym 38595 lm32_cpu.load_store_unit.wb_data_m[1]
.sym 38597 sram_bus_dat_w[7]
.sym 38598 sram_bus_dat_w[7]
.sym 38600 $abc$46512$n4374_1
.sym 38601 lm32_cpu.w_result[2]
.sym 38602 $abc$46512$n3772
.sym 38603 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 38604 $abc$46512$n4453
.sym 38605 $abc$46512$n3611
.sym 38606 lm32_cpu.w_result[3]
.sym 38607 $abc$46512$n4869_1
.sym 38608 lm32_cpu.load_store_unit.data_w[26]
.sym 38609 lm32_cpu.write_idx_w[1]
.sym 38610 $abc$46512$n4920
.sym 38611 lm32_cpu.load_store_unit.data_w[6]
.sym 38612 spiflash_sr[17]
.sym 38613 $abc$46512$n1649
.sym 38614 sram_bus_dat_w[7]
.sym 38615 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 38616 lm32_cpu.operand_m[1]
.sym 38618 sram_bus_dat_w[5]
.sym 38620 $abc$46512$n5161_1
.sym 38629 $abc$46512$n5895
.sym 38631 lm32_cpu.w_result[4]
.sym 38632 $abc$46512$n3772
.sym 38633 $abc$46512$n5371
.sym 38638 lm32_cpu.load_store_unit.data_w[25]
.sym 38639 $abc$46512$n3856_1
.sym 38640 lm32_cpu.write_enable_q_w
.sym 38642 $abc$46512$n4353_1
.sym 38643 lm32_cpu.load_store_unit.data_w[1]
.sym 38648 $abc$46512$n5894
.sym 38649 $abc$46512$n5995
.sym 38654 lm32_cpu.load_store_unit.wb_data_m[3]
.sym 38655 $abc$46512$n4915
.sym 38660 lm32_cpu.load_store_unit.wb_data_m[1]
.sym 38662 $abc$46512$n5895
.sym 38663 $abc$46512$n3772
.sym 38665 $abc$46512$n5894
.sym 38669 $abc$46512$n5995
.sym 38674 lm32_cpu.write_enable_q_w
.sym 38680 $abc$46512$n4915
.sym 38681 $abc$46512$n5371
.sym 38682 $abc$46512$n3772
.sym 38688 lm32_cpu.load_store_unit.wb_data_m[3]
.sym 38693 lm32_cpu.w_result[4]
.sym 38700 lm32_cpu.load_store_unit.wb_data_m[1]
.sym 38704 $abc$46512$n3856_1
.sym 38705 $abc$46512$n4353_1
.sym 38706 lm32_cpu.load_store_unit.data_w[1]
.sym 38707 lm32_cpu.load_store_unit.data_w[25]
.sym 38709 sys_clk_$glb_clk
.sym 38710 lm32_cpu.rst_i_$glb_sr
.sym 38711 storage_1[4][3]
.sym 38712 $abc$46512$n5170_1
.sym 38713 $abc$46512$n5161_1
.sym 38714 sram_bus_dat_w[5]
.sym 38715 shared_dat_r[17]
.sym 38717 $abc$46512$n6348_1
.sym 38719 lm32_cpu.load_store_unit.exception_m
.sym 38722 spiflash_bus_dat_w[21]
.sym 38724 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 38725 lm32_cpu.w_result[10]
.sym 38726 $abc$46512$n6891_1
.sym 38727 $abc$46512$n3856_1
.sym 38728 lm32_cpu.write_enable_q_w
.sym 38729 lm32_cpu.load_store_unit.wb_data_m[8]
.sym 38730 $abc$46512$n4353_1
.sym 38731 $abc$46512$n6915_1
.sym 38732 $abc$46512$n4375_1
.sym 38733 lm32_cpu.load_store_unit.data_w[3]
.sym 38734 lm32_cpu.store_operand_x[4]
.sym 38735 $abc$46512$n5835
.sym 38736 spiflash_bus_dat_w[7]
.sym 38737 $PACKER_VCC_NET_$glb_clk
.sym 38738 $abc$46512$n5927
.sym 38741 $abc$46512$n6472_1
.sym 38743 $abc$46512$n5843
.sym 38744 sram_bus_dat_w[2]
.sym 38745 $abc$46512$n6035
.sym 38750 $PACKER_VCC_NET_$glb_clk
.sym 38752 storage_1[0][3]
.sym 38754 $abc$46512$n6341_1
.sym 38755 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 38757 $abc$46512$n3589
.sym 38758 $PACKER_VCC_NET_$glb_clk
.sym 38760 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 38762 basesoc_sram_we[2]
.sym 38763 $abc$46512$n7964
.sym 38764 $abc$46512$n3371
.sym 38768 storage_1[4][3]
.sym 38774 $abc$46512$n6348_1
.sym 38775 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 38788 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 38792 $PACKER_VCC_NET_$glb_clk
.sym 38797 storage_1[0][3]
.sym 38798 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 38799 storage_1[4][3]
.sym 38800 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 38803 $abc$46512$n3589
.sym 38804 $abc$46512$n6348_1
.sym 38806 $abc$46512$n6341_1
.sym 38809 $PACKER_VCC_NET_$glb_clk
.sym 38816 $PACKER_VCC_NET_$glb_clk
.sym 38827 basesoc_sram_we[2]
.sym 38829 $abc$46512$n3371
.sym 38831 $abc$46512$n7964
.sym 38832 sys_clk_$glb_clk
.sym 38834 storage_1[3][2]
.sym 38835 $abc$46512$n5833
.sym 38837 $abc$46512$n6458
.sym 38838 $abc$46512$n6490_1
.sym 38839 $abc$46512$n6464
.sym 38841 $abc$46512$n446
.sym 38842 $PACKER_VCC_NET_$glb_clk
.sym 38843 $abc$46512$n3595_1
.sym 38844 $abc$46512$n5918
.sym 38846 $abc$46512$n5834
.sym 38847 sram_bus_dat_w[3]
.sym 38848 $PACKER_VCC_NET_$glb_clk
.sym 38849 lm32_cpu.instruction_unit.icache_refill_data[19]
.sym 38850 basesoc_sram_we[2]
.sym 38851 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 38852 $abc$46512$n3371
.sym 38853 $abc$46512$n3589
.sym 38854 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 38855 $abc$46512$n7976
.sym 38856 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 38857 $abc$46512$n5161_1
.sym 38858 $abc$46512$n3589
.sym 38859 $abc$46512$n5848
.sym 38861 $abc$46512$n6506
.sym 38862 $abc$46512$n5909
.sym 38864 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 38865 $abc$46512$n446
.sym 38866 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 38867 $abc$46512$n1649
.sym 38868 sram_bus_dat_w[7]
.sym 38876 $abc$46512$n3589
.sym 38877 $abc$46512$n5849
.sym 38878 slave_sel_r[2]
.sym 38879 $abc$46512$n5899
.sym 38880 slave_sel_r[0]
.sym 38881 $abc$46512$n6480
.sym 38882 $abc$46512$n5925
.sym 38883 $abc$46512$n1649
.sym 38884 spiflash_sr[19]
.sym 38885 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 38888 $abc$46512$n5909
.sym 38889 $abc$46512$n6475_1
.sym 38890 $abc$46512$n5935
.sym 38891 $abc$46512$n5915
.sym 38894 $abc$46512$n6451_1
.sym 38895 $abc$46512$n5835
.sym 38896 spiflash_bus_dat_w[7]
.sym 38897 $abc$46512$n6456
.sym 38900 $abc$46512$n5931
.sym 38903 $abc$46512$n5843
.sym 38904 $abc$46512$n6474
.sym 38906 $abc$46512$n5924
.sym 38908 $abc$46512$n5935
.sym 38909 $abc$46512$n5925
.sym 38910 $abc$46512$n5915
.sym 38911 $abc$46512$n1649
.sym 38914 spiflash_bus_dat_w[7]
.sym 38921 slave_sel_r[0]
.sym 38922 $abc$46512$n6456
.sym 38923 $abc$46512$n6451_1
.sym 38926 slave_sel_r[2]
.sym 38927 spiflash_sr[19]
.sym 38928 $abc$46512$n3589
.sym 38929 $abc$46512$n6474
.sym 38932 $abc$46512$n5835
.sym 38933 $abc$46512$n5843
.sym 38934 $abc$46512$n5849
.sym 38935 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 38938 $abc$46512$n6475_1
.sym 38940 slave_sel_r[0]
.sym 38941 $abc$46512$n6480
.sym 38944 $abc$46512$n5899
.sym 38945 $abc$46512$n5925
.sym 38946 $abc$46512$n5924
.sym 38947 $abc$46512$n1649
.sym 38950 $abc$46512$n1649
.sym 38951 $abc$46512$n5931
.sym 38952 $abc$46512$n5925
.sym 38953 $abc$46512$n5909
.sym 38955 sys_clk_$glb_clk
.sym 38956 sys_rst_$glb_sr
.sym 38958 storage_1[3][4]
.sym 38959 storage_1[3][0]
.sym 38960 $abc$46512$n5873_1
.sym 38961 storage_1[3][5]
.sym 38962 $abc$46512$n5886_1
.sym 38963 storage_1[3][6]
.sym 38964 $abc$46512$n5860_1
.sym 38966 spiflash_sr[19]
.sym 38967 sram_bus_dat_w[5]
.sym 38970 lm32_cpu.w_result[6]
.sym 38971 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 38973 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 38975 $abc$46512$n6450
.sym 38976 lm32_cpu.load_store_unit.store_data_m[16]
.sym 38977 spiflash_bus_adr[1]
.sym 38978 lm32_cpu.load_store_unit.store_data_m[21]
.sym 38980 $abc$46512$n5903
.sym 38981 $abc$46512$n6459
.sym 38983 $abc$46512$n6455
.sym 38984 $abc$46512$n6452
.sym 38985 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 38986 interface3_bank_bus_dat_r[3]
.sym 38987 $abc$46512$n3372
.sym 38988 $abc$46512$n7996
.sym 38991 $abc$46512$n6482
.sym 38998 $abc$46512$n6504_1
.sym 39000 sram_bus_adr[2]
.sym 39001 $abc$46512$n5929
.sym 39003 $abc$46512$n5912
.sym 39005 $abc$46512$n5918
.sym 39008 $abc$46512$n5921
.sym 39009 $abc$46512$n6507
.sym 39010 slave_sel_r[0]
.sym 39012 $abc$46512$n5906
.sym 39014 $abc$46512$n5925
.sym 39015 $abc$46512$n5939
.sym 39017 $abc$46512$n5937
.sym 39021 $abc$46512$n5933
.sym 39024 $abc$46512$n6488
.sym 39025 $abc$46512$n6483
.sym 39027 $abc$46512$n1649
.sym 39028 $abc$46512$n6512_1
.sym 39029 $abc$46512$n6499
.sym 39031 $abc$46512$n5925
.sym 39032 $abc$46512$n5937
.sym 39033 $abc$46512$n1649
.sym 39034 $abc$46512$n5918
.sym 39037 slave_sel_r[0]
.sym 39038 $abc$46512$n6483
.sym 39039 $abc$46512$n6488
.sym 39043 $abc$46512$n5925
.sym 39044 $abc$46512$n5912
.sym 39045 $abc$46512$n1649
.sym 39046 $abc$46512$n5933
.sym 39049 $abc$46512$n5906
.sym 39050 $abc$46512$n1649
.sym 39051 $abc$46512$n5929
.sym 39052 $abc$46512$n5925
.sym 39055 $abc$46512$n6504_1
.sym 39057 $abc$46512$n6499
.sym 39058 slave_sel_r[0]
.sym 39062 sram_bus_adr[2]
.sym 39067 $abc$46512$n1649
.sym 39068 $abc$46512$n5921
.sym 39069 $abc$46512$n5925
.sym 39070 $abc$46512$n5939
.sym 39073 slave_sel_r[0]
.sym 39075 $abc$46512$n6512_1
.sym 39076 $abc$46512$n6507
.sym 39078 sys_clk_$glb_clk
.sym 39081 storage_1[7][5]
.sym 39082 storage_1[7][0]
.sym 39083 $abc$46512$n6656
.sym 39084 $abc$46512$n5800_1
.sym 39085 storage_1[7][6]
.sym 39086 storage_1[7][4]
.sym 39089 $abc$46512$n6658
.sym 39090 spiflash_bus_dat_w[23]
.sym 39092 $abc$46512$n2803
.sym 39093 $abc$46512$n5861
.sym 39094 $abc$46512$n7592
.sym 39095 $abc$46512$n6507
.sym 39096 $abc$46512$n2598
.sym 39098 $abc$46512$n2687
.sym 39100 $abc$46512$n3727_1
.sym 39101 $abc$46512$n7977
.sym 39103 sram_bus_we
.sym 39104 $abc$46512$n5915
.sym 39105 $abc$46512$n6502
.sym 39106 $abc$46512$n5912
.sym 39108 $abc$46512$n3364
.sym 39109 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 39111 sram_bus_dat_w[7]
.sym 39112 lm32_cpu.load_store_unit.d_dat_o[20]
.sym 39113 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 39114 $abc$46512$n5918
.sym 39115 $abc$46512$n5124_1
.sym 39123 lm32_cpu.load_store_unit.d_dat_o[20]
.sym 39126 basesoc_sram_we[2]
.sym 39130 lm32_cpu.load_store_unit.d_dat_o[21]
.sym 39132 lm32_cpu.load_store_unit.d_dat_o[23]
.sym 39134 $abc$46512$n3364
.sym 39136 lm32_cpu.load_store_unit.d_dat_o[22]
.sym 39149 grant
.sym 39154 lm32_cpu.load_store_unit.d_dat_o[21]
.sym 39157 grant
.sym 39163 lm32_cpu.load_store_unit.d_dat_o[22]
.sym 39168 lm32_cpu.load_store_unit.d_dat_o[23]
.sym 39174 grant
.sym 39175 lm32_cpu.load_store_unit.d_dat_o[23]
.sym 39180 lm32_cpu.load_store_unit.d_dat_o[21]
.sym 39185 lm32_cpu.load_store_unit.d_dat_o[20]
.sym 39190 $abc$46512$n3364
.sym 39193 basesoc_sram_we[2]
.sym 39196 grant
.sym 39197 lm32_cpu.load_store_unit.d_dat_o[20]
.sym 39201 sys_clk_$glb_clk
.sym 39202 $abc$46512$n135_$glb_sr
.sym 39204 $abc$46512$n25
.sym 39205 $abc$46512$n5134_1
.sym 39206 $abc$46512$n8008
.sym 39209 sram_bus_adr[4]
.sym 39216 $abc$46512$n6007_1
.sym 39217 $abc$46512$n448
.sym 39218 spiflash_bus_adr[2]
.sym 39219 sram_bus_adr[2]
.sym 39220 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 39221 interface0_bank_bus_dat_r[7]
.sym 39222 $abc$46512$n5903
.sym 39223 $abc$46512$n3372
.sym 39225 $abc$46512$n6316_1
.sym 39227 $abc$46512$n6485
.sym 39228 sram_bus_adr[3]
.sym 39231 csrbank0_scratch3_w[5]
.sym 39232 sram_bus_we
.sym 39233 csrbank0_scratch0_w[2]
.sym 39234 basesoc_sram_we[2]
.sym 39236 sram_bus_dat_w[2]
.sym 39237 $abc$46512$n6476
.sym 39244 $abc$46512$n6453
.sym 39245 $abc$46512$n6024_1
.sym 39246 $abc$46512$n5921
.sym 39247 $abc$46512$n76
.sym 39250 $abc$46512$n6022_1
.sym 39251 $abc$46512$n5949
.sym 39252 $abc$46512$n3728_1
.sym 39253 $abc$46512$n5918
.sym 39254 $abc$46512$n6452
.sym 39255 $abc$46512$n6455
.sym 39256 sram_bus_we
.sym 39257 $abc$46512$n7045_1
.sym 39258 $abc$46512$n1648
.sym 39259 $abc$46512$n5909
.sym 39260 $abc$46512$n6460_1
.sym 39261 $abc$46512$n5957
.sym 39262 $abc$46512$n5943
.sym 39263 $abc$46512$n5955
.sym 39266 sys_rst
.sym 39267 $abc$46512$n6454_1
.sym 39268 $abc$46512$n6462
.sym 39269 $abc$46512$n6021_1
.sym 39271 $abc$46512$n5032_1
.sym 39273 $abc$46512$n6463_1
.sym 39274 $abc$46512$n6461
.sym 39277 $abc$46512$n6460_1
.sym 39278 $abc$46512$n6462
.sym 39279 $abc$46512$n6463_1
.sym 39280 $abc$46512$n6461
.sym 39284 $abc$46512$n6022_1
.sym 39285 $abc$46512$n76
.sym 39286 $abc$46512$n5032_1
.sym 39289 $abc$46512$n5943
.sym 39290 $abc$46512$n1648
.sym 39291 $abc$46512$n5909
.sym 39292 $abc$46512$n5949
.sym 39295 $abc$46512$n6452
.sym 39296 $abc$46512$n6453
.sym 39297 $abc$46512$n6454_1
.sym 39298 $abc$46512$n6455
.sym 39301 $abc$46512$n6021_1
.sym 39302 $abc$46512$n6024_1
.sym 39303 $abc$46512$n7045_1
.sym 39304 $abc$46512$n3728_1
.sym 39307 sram_bus_we
.sym 39308 $abc$46512$n5032_1
.sym 39309 $abc$46512$n3728_1
.sym 39310 sys_rst
.sym 39313 $abc$46512$n5918
.sym 39314 $abc$46512$n1648
.sym 39315 $abc$46512$n5943
.sym 39316 $abc$46512$n5955
.sym 39319 $abc$46512$n5957
.sym 39320 $abc$46512$n5921
.sym 39321 $abc$46512$n1648
.sym 39322 $abc$46512$n5943
.sym 39324 sys_clk_$glb_clk
.sym 39325 sys_rst_$glb_sr
.sym 39326 $abc$46512$n6460_1
.sym 39327 sram_bus_dat_w[5]
.sym 39329 $abc$46512$n5032_1
.sym 39330 storage_1[9][5]
.sym 39331 $abc$46512$n5124_1
.sym 39332 sys_rst
.sym 39338 $abc$46512$n7048
.sym 39339 sram_bus_adr[4]
.sym 39340 $abc$46512$n2598
.sym 39341 $abc$46512$n76
.sym 39347 $abc$46512$n25
.sym 39348 $abc$46512$n3728_1
.sym 39349 $abc$46512$n6024_1
.sym 39350 $abc$46512$n6316_1
.sym 39351 sram_bus_dat_w[6]
.sym 39352 $abc$46512$n5032_1
.sym 39353 sram_bus_dat_w[7]
.sym 39354 $abc$46512$n5909
.sym 39355 interface0_bank_bus_dat_r[2]
.sym 39356 $abc$46512$n6316_1
.sym 39357 $abc$46512$n2598
.sym 39358 sram_bus_adr[4]
.sym 39360 $abc$46512$n6477
.sym 39361 $abc$46512$n6510
.sym 39367 $abc$46512$n6477
.sym 39368 $abc$46512$n5030_1
.sym 39369 $abc$46512$n6503
.sym 39370 $abc$46512$n5899
.sym 39371 $abc$46512$n5979
.sym 39372 $abc$46512$n5909
.sym 39374 $abc$46512$n5991
.sym 39375 $abc$46512$n6502
.sym 39377 $abc$46512$n6478_1
.sym 39378 $abc$46512$n5903
.sym 39379 $abc$46512$n5979
.sym 39380 $abc$46512$n1645
.sym 39381 $abc$46512$n6487_1
.sym 39382 $abc$46512$n6500_1
.sym 39383 $abc$46512$n6479
.sym 39384 $abc$46512$n5985
.sym 39385 $abc$46512$n5124_1
.sym 39386 $abc$46512$n5918
.sym 39387 $abc$46512$n6485
.sym 39388 $abc$46512$n5981
.sym 39391 $abc$46512$n6486
.sym 39393 csrbank0_scratch0_w[2]
.sym 39394 $abc$46512$n6484_1
.sym 39395 $abc$46512$n6501_1
.sym 39396 csrbank0_bus_errors1_w[2]
.sym 39397 $abc$46512$n6476
.sym 39398 $abc$46512$n5978
.sym 39400 $abc$46512$n5903
.sym 39401 $abc$46512$n5981
.sym 39402 $abc$46512$n1645
.sym 39403 $abc$46512$n5979
.sym 39406 $abc$46512$n6501_1
.sym 39407 $abc$46512$n6500_1
.sym 39408 $abc$46512$n6502
.sym 39409 $abc$46512$n6503
.sym 39412 $abc$46512$n1645
.sym 39413 $abc$46512$n5899
.sym 39414 $abc$46512$n5978
.sym 39415 $abc$46512$n5979
.sym 39418 $abc$46512$n6486
.sym 39419 $abc$46512$n6484_1
.sym 39420 $abc$46512$n6487_1
.sym 39421 $abc$46512$n6485
.sym 39424 $abc$46512$n1645
.sym 39425 $abc$46512$n5909
.sym 39426 $abc$46512$n5979
.sym 39427 $abc$46512$n5985
.sym 39430 $abc$46512$n5991
.sym 39431 $abc$46512$n1645
.sym 39432 $abc$46512$n5918
.sym 39433 $abc$46512$n5979
.sym 39436 csrbank0_bus_errors1_w[2]
.sym 39437 $abc$46512$n5030_1
.sym 39438 $abc$46512$n5124_1
.sym 39439 csrbank0_scratch0_w[2]
.sym 39442 $abc$46512$n6478_1
.sym 39443 $abc$46512$n6477
.sym 39444 $abc$46512$n6476
.sym 39445 $abc$46512$n6479
.sym 39449 sram_bus_adr[3]
.sym 39451 $abc$46512$n2602
.sym 39452 interface0_bank_bus_dat_r[5]
.sym 39456 $abc$46512$n5032_1
.sym 39458 interface2_bank_bus_dat_r[7]
.sym 39460 $abc$46512$n6493_1
.sym 39461 interface2_bank_bus_dat_r[7]
.sym 39462 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 39463 $abc$46512$n5033_1
.sym 39465 spiflash_bus_adr[1]
.sym 39466 $abc$46512$n5035_1
.sym 39467 $abc$46512$n5123_1
.sym 39469 sram_bus_adr[2]
.sym 39471 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 39472 $abc$46512$n5030_1
.sym 39474 $abc$46512$n6455
.sym 39476 $abc$46512$n6452
.sym 39477 $abc$46512$n2602
.sym 39478 $abc$46512$n5961
.sym 39480 $abc$46512$n6484_1
.sym 39481 $abc$46512$n5979
.sym 39482 $abc$46512$n443
.sym 39483 $abc$46512$n5900
.sym 39484 $abc$46512$n3372
.sym 39490 $abc$46512$n5900
.sym 39493 $abc$46512$n1645
.sym 39496 sys_rst
.sym 39497 $abc$46512$n3728_1
.sym 39498 $abc$46512$n5906
.sym 39500 $abc$46512$n5917
.sym 39501 $abc$46512$n6508_1
.sym 39502 sram_bus_we
.sym 39503 $abc$46512$n5038_1
.sym 39504 $abc$46512$n5903
.sym 39506 $abc$46512$n5921
.sym 39507 $abc$46512$n5979
.sym 39508 $abc$46512$n2602
.sym 39509 $abc$46512$n5902
.sym 39510 $abc$46512$n6316_1
.sym 39511 $abc$46512$n5914
.sym 39512 sram_bus_dat_w[5]
.sym 39513 $abc$46512$n5905
.sym 39514 $abc$46512$n6509_1
.sym 39515 $abc$46512$n5993
.sym 39516 $abc$46512$n6316_1
.sym 39517 $abc$46512$n5915
.sym 39518 $abc$46512$n6511
.sym 39519 $abc$46512$n5918
.sym 39521 $abc$46512$n6510
.sym 39523 $abc$46512$n6316_1
.sym 39524 $abc$46512$n5906
.sym 39525 $abc$46512$n5900
.sym 39526 $abc$46512$n5905
.sym 39529 $abc$46512$n5914
.sym 39530 $abc$46512$n5900
.sym 39531 $abc$46512$n6316_1
.sym 39532 $abc$46512$n5915
.sym 39537 sram_bus_dat_w[5]
.sym 39541 $abc$46512$n6509_1
.sym 39542 $abc$46512$n6508_1
.sym 39543 $abc$46512$n6511
.sym 39544 $abc$46512$n6510
.sym 39547 $abc$46512$n5993
.sym 39548 $abc$46512$n5979
.sym 39549 $abc$46512$n5921
.sym 39550 $abc$46512$n1645
.sym 39553 $abc$46512$n5902
.sym 39554 $abc$46512$n5900
.sym 39555 $abc$46512$n5903
.sym 39556 $abc$46512$n6316_1
.sym 39559 sys_rst
.sym 39560 sram_bus_we
.sym 39561 $abc$46512$n5038_1
.sym 39562 $abc$46512$n3728_1
.sym 39565 $abc$46512$n5917
.sym 39566 $abc$46512$n5900
.sym 39567 $abc$46512$n6316_1
.sym 39568 $abc$46512$n5918
.sym 39569 $abc$46512$n2602
.sym 39570 sys_clk_$glb_clk
.sym 39571 sys_rst_$glb_sr
.sym 39572 $abc$46512$n6509_1
.sym 39575 $abc$46512$n5900
.sym 39584 $abc$46512$n5030_1
.sym 39587 spiflash_bus_dat_w[20]
.sym 39589 $abc$46512$n1645
.sym 39591 sram_bus_adr[3]
.sym 39592 $abc$46512$n5036_1
.sym 39593 $abc$46512$n3728_1
.sym 39595 $abc$46512$n5033_1
.sym 39606 $abc$46512$n5032_1
.sym 39613 $abc$46512$n1646
.sym 39614 $abc$46512$n5920
.sym 39615 $abc$46512$n5898
.sym 39616 $abc$46512$n5900
.sym 39617 $abc$46512$n448
.sym 39618 basesoc_sram_we[2]
.sym 39620 $abc$46512$n5971
.sym 39621 $abc$46512$n5961
.sym 39622 $abc$46512$n6316_1
.sym 39623 $abc$46512$n6316_1
.sym 39625 $abc$46512$n5899
.sym 39626 $abc$46512$n5921
.sym 39627 $abc$46512$n5918
.sym 39628 $abc$46512$n5960
.sym 39629 $abc$46512$n5915
.sym 39631 $abc$46512$n5912
.sym 39632 $abc$46512$n5975
.sym 39640 $abc$46512$n5911
.sym 39644 $abc$46512$n5973
.sym 39649 basesoc_sram_we[2]
.sym 39652 $abc$46512$n6316_1
.sym 39653 $abc$46512$n5912
.sym 39654 $abc$46512$n5900
.sym 39655 $abc$46512$n5911
.sym 39658 $abc$46512$n5915
.sym 39659 $abc$46512$n5961
.sym 39660 $abc$46512$n1646
.sym 39661 $abc$46512$n5971
.sym 39664 $abc$46512$n5920
.sym 39665 $abc$46512$n6316_1
.sym 39666 $abc$46512$n5900
.sym 39667 $abc$46512$n5921
.sym 39670 $abc$46512$n5921
.sym 39671 $abc$46512$n5975
.sym 39672 $abc$46512$n1646
.sym 39673 $abc$46512$n5961
.sym 39676 $abc$46512$n5961
.sym 39677 $abc$46512$n1646
.sym 39678 $abc$46512$n5899
.sym 39679 $abc$46512$n5960
.sym 39682 $abc$46512$n5973
.sym 39683 $abc$46512$n5918
.sym 39684 $abc$46512$n1646
.sym 39685 $abc$46512$n5961
.sym 39688 $abc$46512$n5900
.sym 39689 $abc$46512$n5898
.sym 39690 $abc$46512$n5899
.sym 39691 $abc$46512$n6316_1
.sym 39693 sys_clk_$glb_clk
.sym 39694 $abc$46512$n448
.sym 39709 $abc$46512$n6461
.sym 39710 $abc$46512$n5900
.sym 39711 $abc$46512$n6047
.sym 39714 $abc$46512$n5030_1
.sym 39717 $abc$46512$n1646
.sym 39718 sram_bus_dat_w[6]
.sym 39719 $abc$46512$n6485
.sym 39727 basesoc_sram_we[2]
.sym 39736 basesoc_sram_we[2]
.sym 39737 $abc$46512$n1646
.sym 39741 spiflash_bus_adr[2]
.sym 39744 $abc$46512$n5961
.sym 39745 $abc$46512$n15
.sym 39754 $abc$46512$n3372
.sym 39761 $abc$46512$n5912
.sym 39763 $abc$46512$n2596
.sym 39767 $abc$46512$n5969
.sym 39776 basesoc_sram_we[2]
.sym 39778 $abc$46512$n3372
.sym 39782 spiflash_bus_adr[2]
.sym 39793 $abc$46512$n5912
.sym 39794 $abc$46512$n1646
.sym 39795 $abc$46512$n5969
.sym 39796 $abc$46512$n5961
.sym 39800 $abc$46512$n15
.sym 39815 $abc$46512$n2596
.sym 39816 sys_clk_$glb_clk
.sym 39831 $abc$46512$n15
.sym 39838 spiflash_bus_adr[2]
.sym 39950 $PACKER_VCC_NET_$glb_clk
.sym 40069 sram_bus_dat_w[7]
.sym 40083 sram_bus_dat_w[3]
.sym 40179 lm32_cpu.x_result_sel_sext_x
.sym 40186 lm32_cpu.load_store_unit.store_data_x[8]
.sym 40292 $abc$46512$n4236_1
.sym 40293 $abc$46512$n8301
.sym 40294 $abc$46512$n8311
.sym 40295 $abc$46512$n6952_1
.sym 40297 $abc$46512$n6953_1
.sym 40298 $abc$46512$n8374
.sym 40299 $abc$46512$n8303
.sym 40303 $abc$46512$n2490
.sym 40322 lm32_cpu.x_result_sel_csr_x
.sym 40325 lm32_cpu.sexth_result_x[8]
.sym 40334 $abc$46512$n3880
.sym 40345 $abc$46512$n5106
.sym 40348 lm32_cpu.sexth_result_x[13]
.sym 40353 lm32_cpu.sexth_result_x[12]
.sym 40354 lm32_cpu.operand_1_x[1]
.sym 40371 lm32_cpu.mc_result_x[8]
.sym 40376 $abc$46512$n6944_1
.sym 40378 lm32_cpu.x_result_sel_mc_arith_x
.sym 40380 lm32_cpu.x_result_sel_csr_x
.sym 40381 lm32_cpu.sexth_result_x[8]
.sym 40383 $abc$46512$n6905_1
.sym 40384 lm32_cpu.logic_op_x[2]
.sym 40385 $abc$46512$n4236_1
.sym 40389 $abc$46512$n3880
.sym 40391 lm32_cpu.sexth_result_x[7]
.sym 40397 lm32_cpu.x_result_sel_sext_x
.sym 40398 lm32_cpu.logic_op_x[0]
.sym 40399 $abc$46512$n6945_1
.sym 40408 lm32_cpu.x_result_sel_sext_x
.sym 40409 lm32_cpu.mc_result_x[8]
.sym 40410 $abc$46512$n6945_1
.sym 40411 lm32_cpu.x_result_sel_mc_arith_x
.sym 40421 lm32_cpu.x_result_sel_csr_x
.sym 40422 $abc$46512$n6905_1
.sym 40423 $abc$46512$n4236_1
.sym 40432 lm32_cpu.x_result_sel_sext_x
.sym 40433 $abc$46512$n3880
.sym 40434 lm32_cpu.sexth_result_x[8]
.sym 40435 lm32_cpu.sexth_result_x[7]
.sym 40438 lm32_cpu.logic_op_x[0]
.sym 40439 lm32_cpu.sexth_result_x[8]
.sym 40440 lm32_cpu.logic_op_x[2]
.sym 40441 $abc$46512$n6944_1
.sym 40451 $abc$46512$n8364
.sym 40452 $abc$46512$n8315
.sym 40453 $abc$46512$n8295
.sym 40454 $abc$46512$n5626_1
.sym 40455 $abc$46512$n4445_1
.sym 40456 $abc$46512$n8297
.sym 40457 $abc$46512$n8358
.sym 40458 $abc$46512$n8360
.sym 40464 $abc$46512$n8374
.sym 40467 lm32_cpu.operand_1_x[7]
.sym 40471 lm32_cpu.operand_1_x[11]
.sym 40474 lm32_cpu.x_result_sel_mc_arith_x
.sym 40475 $abc$46512$n8368
.sym 40477 lm32_cpu.sexth_result_x[7]
.sym 40478 $abc$46512$n8297
.sym 40483 lm32_cpu.logic_op_x[1]
.sym 40484 lm32_cpu.operand_1_x[13]
.sym 40485 $abc$46512$n8303
.sym 40486 $abc$46512$n8315
.sym 40492 lm32_cpu.operand_1_x[6]
.sym 40493 lm32_cpu.mc_result_x[9]
.sym 40494 lm32_cpu.x_result_sel_mc_arith_x
.sym 40497 lm32_cpu.logic_op_x[3]
.sym 40499 lm32_cpu.logic_op_x[2]
.sym 40501 lm32_cpu.sexth_result_x[8]
.sym 40503 lm32_cpu.operand_1_x[8]
.sym 40505 lm32_cpu.operand_1_x[4]
.sym 40506 lm32_cpu.sexth_result_x[7]
.sym 40507 lm32_cpu.sexth_result_x[9]
.sym 40508 lm32_cpu.logic_op_x[0]
.sym 40509 lm32_cpu.logic_op_x[1]
.sym 40510 $abc$46512$n2490
.sym 40511 $abc$46512$n6936_1
.sym 40514 $abc$46512$n4384_1
.sym 40517 lm32_cpu.operand_1_x[9]
.sym 40518 $abc$46512$n3887
.sym 40519 lm32_cpu.x_result_sel_sext_x
.sym 40520 $abc$46512$n3880
.sym 40521 lm32_cpu.interrupt_unit.im[6]
.sym 40522 $abc$46512$n6937_1
.sym 40525 lm32_cpu.x_result_sel_mc_arith_x
.sym 40526 lm32_cpu.mc_result_x[9]
.sym 40527 lm32_cpu.x_result_sel_sext_x
.sym 40528 $abc$46512$n6937_1
.sym 40531 $abc$46512$n3887
.sym 40532 $abc$46512$n4384_1
.sym 40534 lm32_cpu.interrupt_unit.im[6]
.sym 40537 lm32_cpu.sexth_result_x[9]
.sym 40538 $abc$46512$n3880
.sym 40539 lm32_cpu.x_result_sel_sext_x
.sym 40540 lm32_cpu.sexth_result_x[7]
.sym 40543 lm32_cpu.logic_op_x[1]
.sym 40544 lm32_cpu.sexth_result_x[9]
.sym 40545 lm32_cpu.logic_op_x[3]
.sym 40546 lm32_cpu.operand_1_x[9]
.sym 40551 lm32_cpu.operand_1_x[4]
.sym 40556 lm32_cpu.operand_1_x[6]
.sym 40561 lm32_cpu.sexth_result_x[9]
.sym 40562 lm32_cpu.logic_op_x[2]
.sym 40563 lm32_cpu.logic_op_x[0]
.sym 40564 $abc$46512$n6936_1
.sym 40567 lm32_cpu.logic_op_x[1]
.sym 40568 lm32_cpu.operand_1_x[8]
.sym 40569 lm32_cpu.logic_op_x[3]
.sym 40570 lm32_cpu.sexth_result_x[8]
.sym 40571 $abc$46512$n2490
.sym 40572 sys_clk_$glb_clk
.sym 40573 lm32_cpu.rst_i_$glb_sr
.sym 40575 lm32_cpu.adder.addsub.tmp_subResult[0]
.sym 40576 lm32_cpu.adder.addsub.tmp_subResult[1]
.sym 40577 lm32_cpu.adder.addsub.tmp_subResult[2]
.sym 40578 lm32_cpu.adder.addsub.tmp_subResult[3]
.sym 40579 lm32_cpu.adder.addsub.tmp_subResult[4]
.sym 40580 lm32_cpu.adder.addsub.tmp_subResult[5]
.sym 40581 lm32_cpu.adder.addsub.tmp_subResult[6]
.sym 40582 lm32_cpu.x_result[2]
.sym 40585 lm32_cpu.x_result[2]
.sym 40586 lm32_cpu.sexth_result_x[3]
.sym 40587 $abc$46512$n8358
.sym 40590 lm32_cpu.x_result_sel_mc_arith_x
.sym 40591 lm32_cpu.operand_1_x[13]
.sym 40592 lm32_cpu.adder_op_x_n
.sym 40594 lm32_cpu.x_result[6]
.sym 40597 lm32_cpu.mc_result_x[9]
.sym 40598 lm32_cpu.operand_1_x[21]
.sym 40599 lm32_cpu.operand_1_x[20]
.sym 40600 $abc$46512$n5626_1
.sym 40601 lm32_cpu.operand_1_x[10]
.sym 40603 spiflash_bus_adr[6]
.sym 40604 lm32_cpu.operand_1_x[18]
.sym 40605 lm32_cpu.sexth_result_x[10]
.sym 40606 lm32_cpu.sexth_result_x[8]
.sym 40607 $abc$46512$n8301
.sym 40608 $abc$46512$n8360
.sym 40609 $abc$46512$n8372
.sym 40615 lm32_cpu.x_result_sel_mc_arith_x
.sym 40617 lm32_cpu.sexth_result_x[9]
.sym 40620 lm32_cpu.operand_1_x[12]
.sym 40621 $abc$46512$n6912_1
.sym 40622 lm32_cpu.x_result_sel_sext_x
.sym 40623 lm32_cpu.mc_result_x[12]
.sym 40625 lm32_cpu.logic_op_x[2]
.sym 40626 lm32_cpu.logic_op_x[3]
.sym 40627 lm32_cpu.operand_1_x[9]
.sym 40628 lm32_cpu.logic_op_x[0]
.sym 40629 lm32_cpu.x_result_sel_csr_x
.sym 40630 lm32_cpu.sexth_result_x[12]
.sym 40633 $abc$46512$n4256_1
.sym 40634 $abc$46512$n6911_1
.sym 40636 $abc$46512$n6913_1
.sym 40637 lm32_cpu.sexth_result_x[7]
.sym 40641 $abc$46512$n3880
.sym 40643 lm32_cpu.logic_op_x[1]
.sym 40649 $abc$46512$n6913_1
.sym 40650 $abc$46512$n4256_1
.sym 40651 lm32_cpu.x_result_sel_csr_x
.sym 40655 lm32_cpu.sexth_result_x[9]
.sym 40656 lm32_cpu.operand_1_x[9]
.sym 40660 lm32_cpu.sexth_result_x[12]
.sym 40661 lm32_cpu.x_result_sel_sext_x
.sym 40662 lm32_cpu.sexth_result_x[7]
.sym 40663 $abc$46512$n3880
.sym 40666 lm32_cpu.logic_op_x[1]
.sym 40667 lm32_cpu.logic_op_x[3]
.sym 40668 lm32_cpu.operand_1_x[12]
.sym 40669 lm32_cpu.sexth_result_x[12]
.sym 40674 lm32_cpu.sexth_result_x[12]
.sym 40675 lm32_cpu.operand_1_x[12]
.sym 40678 lm32_cpu.x_result_sel_sext_x
.sym 40679 lm32_cpu.x_result_sel_mc_arith_x
.sym 40680 lm32_cpu.mc_result_x[12]
.sym 40681 $abc$46512$n6912_1
.sym 40684 lm32_cpu.sexth_result_x[12]
.sym 40685 lm32_cpu.logic_op_x[2]
.sym 40686 lm32_cpu.logic_op_x[0]
.sym 40687 $abc$46512$n6911_1
.sym 40690 lm32_cpu.operand_1_x[12]
.sym 40693 lm32_cpu.sexth_result_x[12]
.sym 40697 lm32_cpu.adder.addsub.tmp_subResult[7]
.sym 40698 lm32_cpu.adder.addsub.tmp_subResult[8]
.sym 40699 lm32_cpu.adder.addsub.tmp_subResult[9]
.sym 40700 lm32_cpu.adder.addsub.tmp_subResult[10]
.sym 40701 lm32_cpu.adder.addsub.tmp_subResult[11]
.sym 40702 lm32_cpu.adder.addsub.tmp_subResult[12]
.sym 40703 lm32_cpu.adder.addsub.tmp_subResult[13]
.sym 40704 lm32_cpu.adder.addsub.tmp_subResult[14]
.sym 40707 sram_bus_dat_w[5]
.sym 40709 $abc$46512$n4403_1
.sym 40710 lm32_cpu.adder.addsub.tmp_subResult[5]
.sym 40711 lm32_cpu.sexth_result_x[9]
.sym 40712 lm32_cpu.x_result_sel_add_x
.sym 40713 $abc$46512$n8356
.sym 40714 lm32_cpu.logic_op_x[3]
.sym 40715 lm32_cpu.sexth_result_x[8]
.sym 40716 $abc$46512$n8354
.sym 40717 $abc$46512$n4364_1
.sym 40719 lm32_cpu.mc_result_x[12]
.sym 40720 lm32_cpu.adder.addsub.tmp_addResult[23]
.sym 40721 $abc$46512$n5619
.sym 40725 $abc$46512$n8317
.sym 40726 lm32_cpu.pc_x[21]
.sym 40730 $abc$46512$n5655
.sym 40731 $abc$46512$n8309
.sym 40732 $abc$46512$n8406
.sym 40740 $abc$46512$n8374
.sym 40742 lm32_cpu.operand_1_x[14]
.sym 40745 lm32_cpu.operand_1_x[8]
.sym 40747 lm32_cpu.sexth_result_x[14]
.sym 40749 $abc$46512$n5635
.sym 40750 $abc$46512$n5621
.sym 40751 $abc$46512$n5620_1
.sym 40757 $abc$46512$n5630_1
.sym 40759 $abc$46512$n8376
.sym 40760 $abc$46512$n5626_1
.sym 40761 lm32_cpu.operand_1_x[10]
.sym 40765 lm32_cpu.sexth_result_x[10]
.sym 40766 lm32_cpu.sexth_result_x[8]
.sym 40772 lm32_cpu.sexth_result_x[8]
.sym 40774 lm32_cpu.operand_1_x[8]
.sym 40777 lm32_cpu.operand_1_x[10]
.sym 40780 lm32_cpu.sexth_result_x[10]
.sym 40783 lm32_cpu.sexth_result_x[14]
.sym 40785 lm32_cpu.operand_1_x[14]
.sym 40791 lm32_cpu.operand_1_x[10]
.sym 40792 lm32_cpu.sexth_result_x[10]
.sym 40795 $abc$46512$n5635
.sym 40797 $abc$46512$n5620_1
.sym 40798 $abc$46512$n5630_1
.sym 40801 $abc$46512$n5621
.sym 40802 $abc$46512$n5626_1
.sym 40803 $abc$46512$n8376
.sym 40804 $abc$46512$n8374
.sym 40807 lm32_cpu.operand_1_x[14]
.sym 40809 lm32_cpu.sexth_result_x[14]
.sym 40813 lm32_cpu.operand_1_x[8]
.sym 40815 lm32_cpu.sexth_result_x[8]
.sym 40820 lm32_cpu.adder.addsub.tmp_subResult[15]
.sym 40821 lm32_cpu.adder.addsub.tmp_subResult[16]
.sym 40822 lm32_cpu.adder.addsub.tmp_subResult[17]
.sym 40823 lm32_cpu.adder.addsub.tmp_subResult[18]
.sym 40824 lm32_cpu.adder.addsub.tmp_subResult[19]
.sym 40825 lm32_cpu.adder.addsub.tmp_subResult[20]
.sym 40826 lm32_cpu.adder.addsub.tmp_subResult[21]
.sym 40827 lm32_cpu.adder.addsub.tmp_subResult[22]
.sym 40829 lm32_cpu.sexth_result_x[14]
.sym 40832 lm32_cpu.logic_op_x[0]
.sym 40834 $abc$46512$n8380
.sym 40835 lm32_cpu.adder.addsub.tmp_addResult[10]
.sym 40836 $abc$46512$n4221
.sym 40837 lm32_cpu.adder.addsub.tmp_subResult[14]
.sym 40838 $abc$46512$n5640_1
.sym 40839 lm32_cpu.x_result_sel_mc_arith_x
.sym 40840 $abc$46512$n8394
.sym 40841 lm32_cpu.logic_op_x[2]
.sym 40843 lm32_cpu.operand_1_x[9]
.sym 40845 lm32_cpu.logic_op_x[1]
.sym 40847 spiflash_bus_adr[6]
.sym 40848 lm32_cpu.x_result_sel_sext_x
.sym 40850 lm32_cpu.operand_1_x[1]
.sym 40851 sram_bus_dat_w[5]
.sym 40853 $abc$46512$n8398
.sym 40854 spiflash_bus_adr[8]
.sym 40855 lm32_cpu.operand_1_x[20]
.sym 40861 $abc$46512$n8382
.sym 40862 lm32_cpu.adder.addsub.tmp_addResult[12]
.sym 40863 $abc$46512$n2490
.sym 40864 $abc$46512$n8398
.sym 40865 lm32_cpu.adder.addsub.tmp_addResult[21]
.sym 40866 lm32_cpu.x_result_sel_add_x
.sym 40867 $abc$46512$n8384
.sym 40869 lm32_cpu.operand_1_x[20]
.sym 40870 lm32_cpu.adder_op_x_n
.sym 40871 $abc$46512$n8408
.sym 40872 lm32_cpu.adder.addsub.tmp_addResult[18]
.sym 40873 $abc$46512$n8358
.sym 40874 lm32_cpu.adder.addsub.tmp_subResult[12]
.sym 40878 $abc$46512$n8392
.sym 40879 $abc$46512$n8372
.sym 40880 lm32_cpu.adder.addsub.tmp_subResult[18]
.sym 40881 $abc$46512$n5619
.sym 40883 $abc$46512$n8360
.sym 40884 $abc$46512$n5640_1
.sym 40885 $abc$46512$n8390
.sym 40886 $abc$46512$n8396
.sym 40887 $abc$46512$n5650_1
.sym 40889 $abc$46512$n8402
.sym 40890 $abc$46512$n5655
.sym 40891 lm32_cpu.adder.addsub.tmp_subResult[21]
.sym 40892 $abc$46512$n8406
.sym 40894 $abc$46512$n5619
.sym 40895 $abc$46512$n5640_1
.sym 40896 $abc$46512$n5655
.sym 40897 $abc$46512$n5650_1
.sym 40901 lm32_cpu.adder_op_x_n
.sym 40902 lm32_cpu.adder.addsub.tmp_subResult[21]
.sym 40903 lm32_cpu.adder.addsub.tmp_addResult[21]
.sym 40906 $abc$46512$n8360
.sym 40907 $abc$46512$n8392
.sym 40908 $abc$46512$n8372
.sym 40909 $abc$46512$n8402
.sym 40912 $abc$46512$n8390
.sym 40913 $abc$46512$n8382
.sym 40914 $abc$46512$n8408
.sym 40915 $abc$46512$n8396
.sym 40918 $abc$46512$n8384
.sym 40919 $abc$46512$n8358
.sym 40920 $abc$46512$n8406
.sym 40921 $abc$46512$n8398
.sym 40926 lm32_cpu.operand_1_x[20]
.sym 40930 lm32_cpu.adder.addsub.tmp_subResult[12]
.sym 40931 lm32_cpu.adder.addsub.tmp_addResult[12]
.sym 40932 lm32_cpu.adder_op_x_n
.sym 40936 lm32_cpu.adder.addsub.tmp_subResult[18]
.sym 40937 lm32_cpu.adder.addsub.tmp_addResult[18]
.sym 40938 lm32_cpu.x_result_sel_add_x
.sym 40939 lm32_cpu.adder_op_x_n
.sym 40940 $abc$46512$n2490
.sym 40941 sys_clk_$glb_clk
.sym 40942 lm32_cpu.rst_i_$glb_sr
.sym 40943 lm32_cpu.adder.addsub.tmp_subResult[23]
.sym 40944 lm32_cpu.adder.addsub.tmp_subResult[24]
.sym 40945 lm32_cpu.adder.addsub.tmp_subResult[25]
.sym 40946 lm32_cpu.adder.addsub.tmp_subResult[26]
.sym 40947 lm32_cpu.adder.addsub.tmp_subResult[27]
.sym 40948 lm32_cpu.adder.addsub.tmp_subResult[28]
.sym 40949 lm32_cpu.adder.addsub.tmp_subResult[29]
.sym 40950 lm32_cpu.adder.addsub.tmp_subResult[30]
.sym 40951 $abc$46512$n8382
.sym 40954 lm32_cpu.operand_m[13]
.sym 40955 basesoc_sram_we[0]
.sym 40956 lm32_cpu.store_operand_x[30]
.sym 40957 $abc$46512$n4201
.sym 40958 lm32_cpu.operand_1_x[14]
.sym 40959 $abc$46512$n8408
.sym 40960 lm32_cpu.adder.addsub.tmp_addResult[18]
.sym 40962 lm32_cpu.x_result_sel_add_x
.sym 40963 $abc$46512$n8384
.sym 40964 lm32_cpu.adder.addsub.tmp_addResult[28]
.sym 40965 lm32_cpu.operand_1_x[14]
.sym 40966 lm32_cpu.adder.addsub.tmp_addResult[12]
.sym 40967 lm32_cpu.eba[9]
.sym 40968 $abc$46512$n3878
.sym 40969 lm32_cpu.operand_1_x[23]
.sym 40970 lm32_cpu.x_result[12]
.sym 40971 $abc$46512$n5106
.sym 40972 lm32_cpu.operand_1_x[13]
.sym 40973 lm32_cpu.eba[9]
.sym 40974 $abc$46512$n8341
.sym 40975 lm32_cpu.operand_1_x[30]
.sym 40976 lm32_cpu.load_store_unit.store_data_m[4]
.sym 40977 $abc$46512$n3911
.sym 40984 lm32_cpu.logic_op_x[0]
.sym 40986 lm32_cpu.mc_result_x[24]
.sym 40988 lm32_cpu.x_result_sel_mc_arith_x
.sym 40989 lm32_cpu.logic_op_x[2]
.sym 40990 lm32_cpu.logic_op_x[3]
.sym 40991 $abc$46512$n6837_1
.sym 40992 lm32_cpu.mc_result_x[18]
.sym 40994 lm32_cpu.adder.addsub.tmp_addResult[24]
.sym 40996 lm32_cpu.operand_0_x[24]
.sym 40997 lm32_cpu.adder_op_x_n
.sym 40999 lm32_cpu.operand_1_x[18]
.sym 41003 $abc$46512$n6874_1
.sym 41004 $abc$46512$n6875
.sym 41005 lm32_cpu.logic_op_x[1]
.sym 41006 lm32_cpu.operand_1_x[24]
.sym 41008 lm32_cpu.x_result_sel_sext_x
.sym 41009 lm32_cpu.adder.addsub.tmp_subResult[24]
.sym 41010 lm32_cpu.x_result_sel_add_x
.sym 41011 $abc$46512$n2444
.sym 41012 lm32_cpu.adder.addsub.tmp_addResult[28]
.sym 41013 lm32_cpu.adder.addsub.tmp_subResult[28]
.sym 41014 $abc$46512$n6838_1
.sym 41015 lm32_cpu.operand_1_x[20]
.sym 41017 lm32_cpu.operand_1_x[20]
.sym 41023 lm32_cpu.adder.addsub.tmp_addResult[28]
.sym 41024 lm32_cpu.adder.addsub.tmp_subResult[28]
.sym 41025 lm32_cpu.x_result_sel_add_x
.sym 41026 lm32_cpu.adder_op_x_n
.sym 41029 lm32_cpu.adder_op_x_n
.sym 41030 lm32_cpu.adder.addsub.tmp_addResult[24]
.sym 41031 lm32_cpu.adder.addsub.tmp_subResult[24]
.sym 41032 lm32_cpu.x_result_sel_add_x
.sym 41035 $abc$46512$n6838_1
.sym 41036 lm32_cpu.x_result_sel_mc_arith_x
.sym 41037 lm32_cpu.x_result_sel_sext_x
.sym 41038 lm32_cpu.mc_result_x[24]
.sym 41041 lm32_cpu.operand_1_x[18]
.sym 41042 $abc$46512$n6874_1
.sym 41043 lm32_cpu.logic_op_x[0]
.sym 41044 lm32_cpu.logic_op_x[1]
.sym 41047 lm32_cpu.mc_result_x[18]
.sym 41048 $abc$46512$n6875
.sym 41049 lm32_cpu.x_result_sel_sext_x
.sym 41050 lm32_cpu.x_result_sel_mc_arith_x
.sym 41053 lm32_cpu.operand_1_x[24]
.sym 41054 $abc$46512$n6837_1
.sym 41055 lm32_cpu.logic_op_x[0]
.sym 41056 lm32_cpu.logic_op_x[1]
.sym 41059 lm32_cpu.operand_0_x[24]
.sym 41060 lm32_cpu.operand_1_x[24]
.sym 41061 lm32_cpu.logic_op_x[2]
.sym 41062 lm32_cpu.logic_op_x[3]
.sym 41063 $abc$46512$n2444
.sym 41064 sys_clk_$glb_clk
.sym 41065 lm32_cpu.rst_i_$glb_sr
.sym 41066 lm32_cpu.adder.addsub.tmp_subResult[31]
.sym 41067 $auto$maccmap.cc:240:synth$8328.C[32]
.sym 41068 storage[15][3]
.sym 41069 storage[15][6]
.sym 41070 $abc$46512$n8398
.sym 41071 $abc$46512$n8335
.sym 41072 $abc$46512$n8337
.sym 41073 storage[15][4]
.sym 41074 lm32_cpu.mc_result_x[19]
.sym 41075 $abc$46512$n8406
.sym 41078 $abc$46512$n2816
.sym 41079 $abc$46512$n8343
.sym 41080 lm32_cpu.mc_result_x[24]
.sym 41081 $abc$46512$n3878
.sym 41082 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 41083 lm32_cpu.adder.addsub.tmp_subResult[30]
.sym 41084 lm32_cpu.x_result_sel_mc_arith_x
.sym 41085 $abc$46512$n8412
.sym 41086 lm32_cpu.operand_0_x[27]
.sym 41087 $abc$46512$n7964
.sym 41088 lm32_cpu.logic_op_x[0]
.sym 41090 lm32_cpu.operand_1_x[21]
.sym 41091 $abc$46512$n4026_1
.sym 41092 lm32_cpu.operand_1_x[16]
.sym 41093 lm32_cpu.operand_1_x[28]
.sym 41094 lm32_cpu.eba[19]
.sym 41095 lm32_cpu.operand_1_x[21]
.sym 41097 $abc$46512$n2444
.sym 41098 lm32_cpu.eba[13]
.sym 41099 lm32_cpu.operand_1_x[10]
.sym 41100 lm32_cpu.eba[19]
.sym 41101 lm32_cpu.operand_1_x[18]
.sym 41107 lm32_cpu.adder.addsub.tmp_subResult[23]
.sym 41108 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 41109 lm32_cpu.interrupt_unit.im[20]
.sym 41110 $abc$46512$n6914_1
.sym 41111 $abc$46512$n3887
.sym 41112 lm32_cpu.adder.addsub.tmp_addResult[23]
.sym 41114 $abc$46512$n3888
.sym 41115 lm32_cpu.eba[11]
.sym 41116 lm32_cpu.operand_1_x[21]
.sym 41117 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 41118 lm32_cpu.operand_1_x[16]
.sym 41119 $abc$46512$n4263_1
.sym 41121 lm32_cpu.operand_1_x[8]
.sym 41122 storage[13][3]
.sym 41123 $abc$46512$n4261_1
.sym 41125 storage[15][3]
.sym 41131 lm32_cpu.x_result_sel_add_x
.sym 41132 lm32_cpu.adder_op_x_n
.sym 41134 $abc$46512$n2490
.sym 41135 lm32_cpu.operand_1_x[30]
.sym 41138 lm32_cpu.x_result_sel_add_x
.sym 41140 storage[15][3]
.sym 41141 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 41142 storage[13][3]
.sym 41143 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 41146 lm32_cpu.operand_1_x[8]
.sym 41152 lm32_cpu.operand_1_x[21]
.sym 41158 lm32_cpu.x_result_sel_add_x
.sym 41159 lm32_cpu.adder.addsub.tmp_subResult[23]
.sym 41160 lm32_cpu.adder.addsub.tmp_addResult[23]
.sym 41161 lm32_cpu.adder_op_x_n
.sym 41164 lm32_cpu.interrupt_unit.im[20]
.sym 41165 lm32_cpu.eba[11]
.sym 41166 $abc$46512$n3887
.sym 41167 $abc$46512$n3888
.sym 41173 lm32_cpu.operand_1_x[16]
.sym 41177 lm32_cpu.operand_1_x[30]
.sym 41182 $abc$46512$n4263_1
.sym 41183 $abc$46512$n4261_1
.sym 41184 $abc$46512$n6914_1
.sym 41185 lm32_cpu.x_result_sel_add_x
.sym 41186 $abc$46512$n2490
.sym 41187 sys_clk_$glb_clk
.sym 41188 lm32_cpu.rst_i_$glb_sr
.sym 41189 lm32_cpu.eba[4]
.sym 41190 lm32_cpu.eba[14]
.sym 41191 lm32_cpu.eba[13]
.sym 41192 lm32_cpu.eba[19]
.sym 41193 lm32_cpu.eba[8]
.sym 41194 lm32_cpu.eba[10]
.sym 41195 lm32_cpu.eba[1]
.sym 41196 lm32_cpu.eba[2]
.sym 41197 lm32_cpu.x_result_sel_sext_x
.sym 41198 $abc$46512$n6805_1
.sym 41200 $abc$46512$n7996
.sym 41201 $abc$46512$n6885_1
.sym 41202 $abc$46512$n8349
.sym 41203 $abc$46512$n1645
.sym 41204 lm32_cpu.x_result[16]
.sym 41205 $abc$46512$n3888
.sym 41208 lm32_cpu.adder.addsub.tmp_subResult[31]
.sym 41209 lm32_cpu.logic_op_x[3]
.sym 41210 storage[13][3]
.sym 41211 lm32_cpu.operand_0_x[24]
.sym 41212 $abc$46512$n8414
.sym 41213 lm32_cpu.eba[7]
.sym 41214 lm32_cpu.pc_x[21]
.sym 41215 lm32_cpu.operand_1_x[22]
.sym 41216 $abc$46512$n4047
.sym 41219 $abc$46512$n5106
.sym 41220 $abc$46512$n4301_1
.sym 41221 lm32_cpu.x_result[24]
.sym 41222 $abc$46512$n3966
.sym 41223 lm32_cpu.x_result_sel_csr_x
.sym 41224 $abc$46512$n6846_1
.sym 41230 lm32_cpu.operand_1_x[14]
.sym 41234 $abc$46512$n4104
.sym 41235 lm32_cpu.x_result_sel_add_x
.sym 41236 $abc$46512$n6839
.sym 41237 $abc$46512$n4105
.sym 41238 $abc$46512$n3878
.sym 41239 $abc$46512$n3887
.sym 41240 lm32_cpu.operand_1_x[30]
.sym 41241 lm32_cpu.x_result_sel_csr_x
.sym 41244 lm32_cpu.interrupt_unit.im[30]
.sym 41249 $abc$46512$n3911
.sym 41251 $abc$46512$n4026_1
.sym 41252 lm32_cpu.operand_1_x[16]
.sym 41255 $abc$46512$n4023
.sym 41257 $abc$46512$n2444
.sym 41259 lm32_cpu.operand_1_x[25]
.sym 41261 lm32_cpu.operand_1_x[18]
.sym 41263 $abc$46512$n4023
.sym 41264 $abc$46512$n4026_1
.sym 41265 $abc$46512$n6839
.sym 41266 $abc$46512$n3878
.sym 41270 lm32_cpu.operand_1_x[14]
.sym 41276 lm32_cpu.operand_1_x[30]
.sym 41284 lm32_cpu.operand_1_x[18]
.sym 41289 lm32_cpu.operand_1_x[16]
.sym 41293 $abc$46512$n3911
.sym 41294 $abc$46512$n3887
.sym 41295 lm32_cpu.interrupt_unit.im[30]
.sym 41296 lm32_cpu.x_result_sel_csr_x
.sym 41299 lm32_cpu.operand_1_x[25]
.sym 41305 $abc$46512$n4105
.sym 41306 $abc$46512$n4104
.sym 41307 lm32_cpu.x_result_sel_add_x
.sym 41308 lm32_cpu.x_result_sel_csr_x
.sym 41309 $abc$46512$n2444
.sym 41310 sys_clk_$glb_clk
.sym 41311 lm32_cpu.rst_i_$glb_sr
.sym 41312 $abc$46512$n4064_1
.sym 41313 lm32_cpu.interrupt_unit.im[13]
.sym 41314 lm32_cpu.interrupt_unit.im[28]
.sym 41315 $abc$46512$n4062_1
.sym 41316 $abc$46512$n4160_1
.sym 41317 lm32_cpu.interrupt_unit.im[22]
.sym 41318 lm32_cpu.interrupt_unit.im[23]
.sym 41319 $abc$46512$n4123
.sym 41320 $abc$46512$n7976
.sym 41322 lm32_cpu.load_store_unit.wb_data_m[4]
.sym 41323 $abc$46512$n7976
.sym 41324 lm32_cpu.operand_1_x[17]
.sym 41325 lm32_cpu.operand_1_x[24]
.sym 41326 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 41327 lm32_cpu.eba[2]
.sym 41328 lm32_cpu.eba[5]
.sym 41329 lm32_cpu.eba[2]
.sym 41330 lm32_cpu.eba[21]
.sym 41331 lm32_cpu.operand_1_x[8]
.sym 41333 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 41334 lm32_cpu.x_result[8]
.sym 41335 lm32_cpu.eba[8]
.sym 41336 lm32_cpu.operand_m[21]
.sym 41337 $abc$46512$n1649
.sym 41338 lm32_cpu.eba[19]
.sym 41339 $abc$46512$n6818
.sym 41341 $abc$46512$n3949_1
.sym 41342 lm32_cpu.eba[10]
.sym 41343 sram_bus_dat_w[5]
.sym 41344 lm32_cpu.eba[1]
.sym 41345 $abc$46512$n3888
.sym 41346 lm32_cpu.x_result[23]
.sym 41347 lm32_cpu.operand_1_x[1]
.sym 41354 lm32_cpu.eba[14]
.sym 41355 $abc$46512$n6818
.sym 41356 lm32_cpu.operand_1_x[12]
.sym 41357 lm32_cpu.eba[7]
.sym 41358 $abc$46512$n3947_1
.sym 41359 $abc$46512$n3878
.sym 41360 $abc$46512$n3950
.sym 41363 lm32_cpu.interrupt_unit.im[16]
.sym 41364 $abc$46512$n2490
.sym 41365 $abc$46512$n3888
.sym 41366 $abc$46512$n3887
.sym 41367 lm32_cpu.interrupt_unit.im[12]
.sym 41368 lm32_cpu.operand_1_x[10]
.sym 41370 $abc$46512$n4044_1
.sym 41375 lm32_cpu.interrupt_unit.im[23]
.sym 41376 $abc$46512$n4047
.sym 41378 $abc$46512$n4262_1
.sym 41380 lm32_cpu.operand_1_x[9]
.sym 41383 lm32_cpu.x_result_sel_csr_x
.sym 41384 $abc$46512$n6846_1
.sym 41386 $abc$46512$n3887
.sym 41387 lm32_cpu.eba[14]
.sym 41388 lm32_cpu.interrupt_unit.im[23]
.sym 41389 $abc$46512$n3888
.sym 41392 $abc$46512$n4044_1
.sym 41393 $abc$46512$n6846_1
.sym 41394 $abc$46512$n4047
.sym 41395 $abc$46512$n3878
.sym 41398 $abc$46512$n3878
.sym 41399 $abc$46512$n3950
.sym 41400 $abc$46512$n6818
.sym 41401 $abc$46512$n3947_1
.sym 41404 $abc$46512$n3888
.sym 41405 $abc$46512$n3887
.sym 41406 lm32_cpu.interrupt_unit.im[16]
.sym 41407 lm32_cpu.eba[7]
.sym 41410 $abc$46512$n3887
.sym 41411 lm32_cpu.interrupt_unit.im[12]
.sym 41412 $abc$46512$n4262_1
.sym 41413 lm32_cpu.x_result_sel_csr_x
.sym 41419 lm32_cpu.operand_1_x[9]
.sym 41423 lm32_cpu.operand_1_x[12]
.sym 41431 lm32_cpu.operand_1_x[10]
.sym 41432 $abc$46512$n2490
.sym 41433 sys_clk_$glb_clk
.sym 41434 lm32_cpu.rst_i_$glb_sr
.sym 41435 $abc$46512$n4464_1
.sym 41436 $abc$46512$n3948
.sym 41437 $abc$46512$n4303_1
.sym 41438 $abc$46512$n4301_1
.sym 41439 $abc$46512$n3966
.sym 41440 $abc$46512$n6966
.sym 41441 lm32_cpu.interrupt_unit.eie
.sym 41442 $abc$46512$n4500
.sym 41444 $abc$46512$n7956
.sym 41447 lm32_cpu.operand_1_x[2]
.sym 41448 $abc$46512$n5098
.sym 41449 lm32_cpu.x_result[26]
.sym 41452 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 41453 $abc$46512$n3888
.sym 41454 $abc$46512$n6316_1
.sym 41455 $abc$46512$n5824
.sym 41456 lm32_cpu.x_result_sel_add_x
.sym 41457 $abc$46512$n4161_1
.sym 41458 $abc$46512$n6865_1
.sym 41459 lm32_cpu.eba[9]
.sym 41460 lm32_cpu.load_store_unit.store_data_m[4]
.sym 41461 $abc$46512$n3911
.sym 41462 lm32_cpu.operand_1_x[29]
.sym 41464 lm32_cpu.pc_x[7]
.sym 41465 lm32_cpu.operand_m[28]
.sym 41466 $abc$46512$n2490
.sym 41467 lm32_cpu.operand_m[17]
.sym 41468 lm32_cpu.eba[16]
.sym 41469 lm32_cpu.operand_1_x[23]
.sym 41470 lm32_cpu.x_result[12]
.sym 41479 lm32_cpu.operand_1_x[12]
.sym 41480 lm32_cpu.operand_1_x[9]
.sym 41481 lm32_cpu.x_result_sel_add_x
.sym 41486 lm32_cpu.operand_1_x[29]
.sym 41489 lm32_cpu.interrupt_unit.im[9]
.sym 41491 $abc$46512$n3948
.sym 41492 lm32_cpu.operand_1_x[27]
.sym 41494 lm32_cpu.operand_1_x[21]
.sym 41495 lm32_cpu.x_result_sel_csr_x
.sym 41497 $abc$46512$n3887
.sym 41500 lm32_cpu.eba[0]
.sym 41501 $abc$46512$n3949_1
.sym 41503 $abc$46512$n2444
.sym 41505 $abc$46512$n3888
.sym 41511 lm32_cpu.operand_1_x[9]
.sym 41515 $abc$46512$n3887
.sym 41516 $abc$46512$n3888
.sym 41517 lm32_cpu.eba[0]
.sym 41518 lm32_cpu.interrupt_unit.im[9]
.sym 41522 lm32_cpu.operand_1_x[29]
.sym 41527 lm32_cpu.operand_1_x[29]
.sym 41536 lm32_cpu.operand_1_x[12]
.sym 41539 lm32_cpu.x_result_sel_add_x
.sym 41540 $abc$46512$n3949_1
.sym 41541 lm32_cpu.x_result_sel_csr_x
.sym 41542 $abc$46512$n3948
.sym 41547 lm32_cpu.operand_1_x[27]
.sym 41552 lm32_cpu.operand_1_x[21]
.sym 41555 $abc$46512$n2444
.sym 41556 sys_clk_$glb_clk
.sym 41557 lm32_cpu.rst_i_$glb_sr
.sym 41558 lm32_cpu.instruction_unit.branch_target_m[16]
.sym 41559 lm32_cpu.instruction_unit.branch_target_m[13]
.sym 41560 lm32_cpu.operand_m[17]
.sym 41561 $abc$46512$n2470
.sym 41562 lm32_cpu.instruction_unit.branch_target_m[29]
.sym 41563 $abc$46512$n3887
.sym 41564 lm32_cpu.load_store_unit.store_data_m[2]
.sym 41565 lm32_cpu.instruction_unit.branch_target_m[23]
.sym 41566 lm32_cpu.operand_m[20]
.sym 41567 lm32_cpu.load_store_unit.store_data_x[8]
.sym 41569 $abc$46512$n1649
.sym 41570 $abc$46512$n3878
.sym 41571 $abc$46512$n6316_1
.sym 41572 lm32_cpu.bypass_data_1[19]
.sym 41573 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 41574 $abc$46512$n8646
.sym 41575 $abc$46512$n4500
.sym 41576 grant
.sym 41577 lm32_cpu.load_store_unit.store_data_x[8]
.sym 41578 lm32_cpu.bypass_data_1[25]
.sym 41580 $abc$46512$n4482
.sym 41582 lm32_cpu.bypass_data_1[21]
.sym 41583 $abc$46512$n2816
.sym 41584 $abc$46512$n3649
.sym 41585 lm32_cpu.bypass_data_1[27]
.sym 41586 lm32_cpu.x_result[17]
.sym 41588 lm32_cpu.pc_m[7]
.sym 41589 $abc$46512$n2444
.sym 41590 lm32_cpu.cc[30]
.sym 41591 lm32_cpu.eba[19]
.sym 41592 lm32_cpu.m_result_sel_compare_m
.sym 41593 lm32_cpu.operand_m[28]
.sym 41599 lm32_cpu.x_result[13]
.sym 41600 $abc$46512$n4779
.sym 41601 $abc$46512$n4781
.sym 41602 $abc$46512$n3649
.sym 41604 lm32_cpu.x_result[21]
.sym 41606 lm32_cpu.x_result[16]
.sym 41608 lm32_cpu.operand_m[21]
.sym 41612 $abc$46512$n6783_1
.sym 41613 lm32_cpu.m_result_sel_compare_m
.sym 41615 lm32_cpu.operand_m[16]
.sym 41616 $abc$46512$n4730
.sym 41618 lm32_cpu.x_result[23]
.sym 41622 lm32_cpu.operand_m[23]
.sym 41626 $abc$46512$n4733
.sym 41635 lm32_cpu.x_result[21]
.sym 41638 lm32_cpu.operand_m[23]
.sym 41640 lm32_cpu.m_result_sel_compare_m
.sym 41645 $abc$46512$n3649
.sym 41646 lm32_cpu.operand_m[16]
.sym 41647 lm32_cpu.m_result_sel_compare_m
.sym 41650 $abc$46512$n3649
.sym 41652 lm32_cpu.m_result_sel_compare_m
.sym 41653 lm32_cpu.operand_m[21]
.sym 41656 $abc$46512$n4733
.sym 41657 $abc$46512$n4730
.sym 41658 $abc$46512$n6783_1
.sym 41659 lm32_cpu.x_result[21]
.sym 41662 $abc$46512$n4779
.sym 41663 $abc$46512$n4781
.sym 41664 lm32_cpu.x_result[16]
.sym 41665 $abc$46512$n6783_1
.sym 41670 lm32_cpu.x_result[13]
.sym 41676 lm32_cpu.x_result[23]
.sym 41678 $abc$46512$n2450_$glb_ce
.sym 41679 sys_clk_$glb_clk
.sym 41680 lm32_cpu.rst_i_$glb_sr
.sym 41681 lm32_cpu.load_store_unit.store_data_m[4]
.sym 41682 lm32_cpu.pc_m[7]
.sym 41683 lm32_cpu.bypass_data_1[2]
.sym 41684 $abc$46512$n4153_1
.sym 41685 $abc$46512$n4465
.sym 41686 lm32_cpu.bypass_data_1[17]
.sym 41687 $abc$46512$n4148_1
.sym 41688 lm32_cpu.load_store_unit.store_data_m[0]
.sym 41689 lm32_cpu.bypass_data_1[21]
.sym 41690 $abc$46512$n5460
.sym 41693 lm32_cpu.operand_m[21]
.sym 41694 $abc$46512$n4779
.sym 41695 $abc$46512$n3889
.sym 41697 $abc$46512$n4910_1
.sym 41698 lm32_cpu.x_result_sel_add_x
.sym 41699 lm32_cpu.load_store_unit.store_data_m[6]
.sym 41700 $abc$46512$n6783_1
.sym 41701 lm32_cpu.m_result_sel_compare_m
.sym 41702 lm32_cpu.load_store_unit.store_data_x[8]
.sym 41703 lm32_cpu.bypass_data_1[23]
.sym 41704 lm32_cpu.bypass_data_1[15]
.sym 41705 $abc$46512$n6797
.sym 41706 lm32_cpu.pc_m[18]
.sym 41707 lm32_cpu.bypass_data_1[28]
.sym 41708 lm32_cpu.w_result[30]
.sym 41709 lm32_cpu.instruction_unit.branch_target_m[29]
.sym 41711 $abc$46512$n4771
.sym 41712 lm32_cpu.bypass_data_1[16]
.sym 41713 lm32_cpu.x_result[24]
.sym 41714 lm32_cpu.pc_x[21]
.sym 41715 $abc$46512$n5106
.sym 41716 lm32_cpu.branch_target_x[16]
.sym 41723 lm32_cpu.x_result[28]
.sym 41725 lm32_cpu.operand_m[28]
.sym 41726 $abc$46512$n6900_1
.sym 41728 lm32_cpu.operand_m[13]
.sym 41729 $abc$46512$n3888
.sym 41732 $abc$46512$n3624
.sym 41733 $abc$46512$n6783_1
.sym 41734 $abc$46512$n4662
.sym 41735 lm32_cpu.eba[21]
.sym 41736 $abc$46512$n3641
.sym 41737 lm32_cpu.x_result[13]
.sym 41738 $abc$46512$n3889
.sym 41740 $abc$46512$n6901_1
.sym 41743 $abc$46512$n4804_1
.sym 41744 $abc$46512$n3649
.sym 41747 $abc$46512$n6933_1
.sym 41749 $abc$46512$n4659
.sym 41750 lm32_cpu.cc[30]
.sym 41751 $abc$46512$n6934_1
.sym 41752 lm32_cpu.m_result_sel_compare_m
.sym 41755 $abc$46512$n6933_1
.sym 41756 $abc$46512$n3624
.sym 41757 $abc$46512$n6934_1
.sym 41758 $abc$46512$n3641
.sym 41761 lm32_cpu.cc[30]
.sym 41762 $abc$46512$n3889
.sym 41763 $abc$46512$n3888
.sym 41764 lm32_cpu.eba[21]
.sym 41767 lm32_cpu.operand_m[13]
.sym 41768 $abc$46512$n3624
.sym 41769 lm32_cpu.x_result[13]
.sym 41770 lm32_cpu.m_result_sel_compare_m
.sym 41773 lm32_cpu.x_result[28]
.sym 41779 $abc$46512$n3649
.sym 41780 lm32_cpu.operand_m[28]
.sym 41782 lm32_cpu.m_result_sel_compare_m
.sym 41785 lm32_cpu.x_result[28]
.sym 41786 $abc$46512$n4659
.sym 41787 $abc$46512$n4662
.sym 41788 $abc$46512$n6783_1
.sym 41791 $abc$46512$n6901_1
.sym 41792 $abc$46512$n3624
.sym 41793 $abc$46512$n6900_1
.sym 41794 $abc$46512$n3641
.sym 41798 lm32_cpu.x_result[13]
.sym 41799 $abc$46512$n4804_1
.sym 41800 $abc$46512$n6783_1
.sym 41801 $abc$46512$n2450_$glb_ce
.sym 41802 sys_clk_$glb_clk
.sym 41803 lm32_cpu.rst_i_$glb_sr
.sym 41804 lm32_cpu.load_store_unit.d_dat_o[24]
.sym 41805 lm32_cpu.bypass_data_1[27]
.sym 41806 lm32_cpu.load_store_unit.d_dat_o[15]
.sym 41807 $abc$46512$n3875
.sym 41808 $abc$46512$n4701_1
.sym 41809 $abc$46512$n4017
.sym 41810 lm32_cpu.bypass_data_1[24]
.sym 41811 $abc$46512$n4012_1
.sym 41812 $abc$46512$n2490
.sym 41813 lm32_cpu.branch_target_x[21]
.sym 41814 lm32_cpu.pc_m[21]
.sym 41815 $abc$46512$n6932_1
.sym 41816 $abc$46512$n6935_1
.sym 41817 $abc$46512$n4148_1
.sym 41818 lm32_cpu.eba[5]
.sym 41819 lm32_cpu.load_store_unit.d_dat_o[5]
.sym 41820 $abc$46512$n3624
.sym 41821 lm32_cpu.eba[8]
.sym 41822 $abc$46512$n2490
.sym 41823 lm32_cpu.bypass_data_1[19]
.sym 41824 $abc$46512$n3887
.sym 41825 $abc$46512$n3888
.sym 41826 $abc$46512$n6873_1
.sym 41827 lm32_cpu.bypass_data_1[2]
.sym 41828 lm32_cpu.load_store_unit.exception_m
.sym 41829 $abc$46512$n4918_1
.sym 41830 lm32_cpu.eba[10]
.sym 41831 $abc$46512$n6783_1
.sym 41832 $abc$46512$n3772
.sym 41833 $abc$46512$n1649
.sym 41834 $abc$46512$n5240
.sym 41835 sram_bus_dat_w[5]
.sym 41836 lm32_cpu.operand_m[21]
.sym 41837 $abc$46512$n6902_1
.sym 41838 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 41839 $abc$46512$n4097
.sym 41848 lm32_cpu.data_bus_error_exception_m
.sym 41849 lm32_cpu.pc_x[18]
.sym 41851 $abc$46512$n3649
.sym 41852 lm32_cpu.x_result[15]
.sym 41856 $abc$46512$n4614
.sym 41857 $abc$46512$n6860
.sym 41859 $abc$46512$n3641
.sym 41860 $abc$46512$n4152_1
.sym 41861 lm32_cpu.memop_pc_w[21]
.sym 41863 $abc$46512$n4097
.sym 41865 $abc$46512$n6797
.sym 41871 $abc$46512$n4771
.sym 41872 lm32_cpu.pc_m[21]
.sym 41873 lm32_cpu.x_result[24]
.sym 41874 lm32_cpu.pc_x[21]
.sym 41875 lm32_cpu.w_result[17]
.sym 41878 lm32_cpu.memop_pc_w[21]
.sym 41879 lm32_cpu.data_bus_error_exception_m
.sym 41880 lm32_cpu.pc_m[21]
.sym 41884 lm32_cpu.x_result[15]
.sym 41893 lm32_cpu.x_result[24]
.sym 41897 lm32_cpu.pc_x[21]
.sym 41903 $abc$46512$n3641
.sym 41904 $abc$46512$n4097
.sym 41905 $abc$46512$n6860
.sym 41908 $abc$46512$n3641
.sym 41909 $abc$46512$n6797
.sym 41910 lm32_cpu.w_result[17]
.sym 41911 $abc$46512$n4152_1
.sym 41914 lm32_cpu.pc_x[18]
.sym 41920 lm32_cpu.w_result[17]
.sym 41921 $abc$46512$n3649
.sym 41922 $abc$46512$n4771
.sym 41923 $abc$46512$n4614
.sym 41924 $abc$46512$n2450_$glb_ce
.sym 41925 sys_clk_$glb_clk
.sym 41926 lm32_cpu.rst_i_$glb_sr
.sym 41927 lm32_cpu.load_store_unit.d_sel_o[1]
.sym 41928 $abc$46512$n4671
.sym 41929 lm32_cpu.load_store_unit.d_adr_o[18]
.sym 41930 $abc$46512$n3954
.sym 41931 $abc$46512$n3959_1
.sym 41932 lm32_cpu.load_store_unit.d_adr_o[21]
.sym 41933 $abc$46512$n4640
.sym 41934 $abc$46512$n4673
.sym 41935 $abc$46512$n5420_1
.sym 41936 $abc$46512$n4498
.sym 41937 $abc$46512$n4498
.sym 41939 basesoc_sram_we[0]
.sym 41940 $abc$46512$n5318
.sym 41941 $abc$46512$n6815
.sym 41942 $abc$46512$n3641
.sym 41943 lm32_cpu.operand_m[15]
.sym 41944 $abc$46512$n4012_1
.sym 41945 lm32_cpu.operand_m[24]
.sym 41946 $abc$46512$n4492
.sym 41947 $abc$46512$n6783_1
.sym 41948 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 41949 $abc$46512$n6861_1
.sym 41951 lm32_cpu.load_store_unit.d_dat_o[15]
.sym 41952 lm32_cpu.operand_m[24]
.sym 41953 $abc$46512$n3875
.sym 41955 $abc$46512$n5252
.sym 41956 lm32_cpu.w_result[27]
.sym 41957 $abc$46512$n4901_1
.sym 41958 lm32_cpu.x_result[12]
.sym 41959 $abc$46512$n1649
.sym 41960 lm32_cpu.operand_m[18]
.sym 41961 $abc$46512$n4146
.sym 41962 lm32_cpu.w_result[30]
.sym 41968 $abc$46512$n3641
.sym 41969 $abc$46512$n6797
.sym 41970 $abc$46512$n5270
.sym 41972 $abc$46512$n3649
.sym 41973 $abc$46512$n4172
.sym 41974 $abc$46512$n3371
.sym 41978 lm32_cpu.w_result[30]
.sym 41981 $abc$46512$n5241
.sym 41983 $abc$46512$n4700
.sym 41984 $abc$46512$n4016_1
.sym 41985 $abc$46512$n4614
.sym 41986 $abc$46512$n5269
.sym 41987 lm32_cpu.w_result[17]
.sym 41988 $abc$46512$n5275
.sym 41992 $abc$46512$n3772
.sym 41994 $abc$46512$n5240
.sym 41996 lm32_cpu.w_result[24]
.sym 42001 $abc$46512$n3371
.sym 42007 lm32_cpu.w_result[24]
.sym 42008 $abc$46512$n3641
.sym 42009 $abc$46512$n6797
.sym 42010 $abc$46512$n4016_1
.sym 42016 lm32_cpu.w_result[30]
.sym 42019 $abc$46512$n5240
.sym 42021 $abc$46512$n4172
.sym 42022 $abc$46512$n5241
.sym 42025 $abc$46512$n5270
.sym 42026 $abc$46512$n4172
.sym 42027 $abc$46512$n5269
.sym 42033 lm32_cpu.w_result[17]
.sym 42037 $abc$46512$n4700
.sym 42038 lm32_cpu.w_result[24]
.sym 42039 $abc$46512$n3649
.sym 42040 $abc$46512$n4614
.sym 42043 $abc$46512$n3772
.sym 42044 $abc$46512$n5241
.sym 42046 $abc$46512$n5275
.sym 42048 sys_clk_$glb_clk
.sym 42050 lm32_cpu.pc_m[6]
.sym 42051 $abc$46512$n3898
.sym 42052 lm32_cpu.w_result_sel_load_m
.sym 42053 lm32_cpu.operand_m[27]
.sym 42054 lm32_cpu.pc_m[10]
.sym 42055 $abc$46512$n4721
.sym 42056 $abc$46512$n4720
.sym 42057 lm32_cpu.pc_m[13]
.sym 42058 $abc$46512$n4641
.sym 42059 lm32_cpu.load_store_unit.d_adr_o[21]
.sym 42060 $abc$46512$n25
.sym 42061 lm32_cpu.x_result[2]
.sym 42062 $abc$46512$n1649
.sym 42063 $abc$46512$n4640
.sym 42064 lm32_cpu.pc_x[11]
.sym 42065 lm32_cpu.operand_m[1]
.sym 42067 $abc$46512$n4672
.sym 42068 lm32_cpu.m_result_sel_compare_m
.sym 42069 $abc$46512$n4172
.sym 42070 grant
.sym 42072 lm32_cpu.pc_m[15]
.sym 42073 $abc$46512$n3917
.sym 42074 $abc$46512$n5275
.sym 42077 $abc$46512$n3957_1
.sym 42079 spiflash_bus_adr[6]
.sym 42080 lm32_cpu.operand_m[8]
.sym 42082 spiflash_bus_adr[8]
.sym 42083 spiflash_bus_adr[3]
.sym 42084 lm32_cpu.memop_pc_w[21]
.sym 42085 $abc$46512$n3649
.sym 42092 $abc$46512$n5314_1
.sym 42093 $abc$46512$n3641
.sym 42094 $abc$46512$n6797
.sym 42095 lm32_cpu.operand_m[1]
.sym 42096 $abc$46512$n3649
.sym 42098 $abc$46512$n3958
.sym 42099 $abc$46512$n4911_1
.sym 42100 lm32_cpu.load_store_unit.exception_m
.sym 42101 $abc$46512$n5270
.sym 42104 $abc$46512$n3772
.sym 42105 $abc$46512$n4613
.sym 42106 lm32_cpu.m_result_sel_compare_m
.sym 42109 lm32_cpu.w_result[27]
.sym 42111 lm32_cpu.operand_m[13]
.sym 42112 lm32_cpu.operand_m[24]
.sym 42113 $abc$46512$n3875
.sym 42117 $abc$46512$n5423
.sym 42119 $abc$46512$n4805_1
.sym 42124 lm32_cpu.operand_m[13]
.sym 42125 $abc$46512$n4805_1
.sym 42126 lm32_cpu.m_result_sel_compare_m
.sym 42127 $abc$46512$n3649
.sym 42130 $abc$46512$n3649
.sym 42131 lm32_cpu.m_result_sel_compare_m
.sym 42132 $abc$46512$n4911_1
.sym 42133 lm32_cpu.operand_m[1]
.sym 42137 $abc$46512$n5270
.sym 42138 $abc$46512$n3772
.sym 42139 $abc$46512$n5423
.sym 42142 $abc$46512$n3958
.sym 42143 lm32_cpu.w_result[27]
.sym 42144 $abc$46512$n6797
.sym 42145 $abc$46512$n3641
.sym 42150 lm32_cpu.w_result[27]
.sym 42154 $abc$46512$n5314_1
.sym 42155 lm32_cpu.load_store_unit.exception_m
.sym 42156 lm32_cpu.operand_m[24]
.sym 42157 lm32_cpu.m_result_sel_compare_m
.sym 42160 $abc$46512$n3875
.sym 42161 $abc$46512$n4613
.sym 42163 $abc$46512$n3649
.sym 42171 sys_clk_$glb_clk
.sym 42172 lm32_cpu.rst_i_$glb_sr
.sym 42173 $abc$46512$n6943_1
.sym 42174 lm32_cpu.w_result[22]
.sym 42175 lm32_cpu.w_result[27]
.sym 42176 $abc$46512$n4055
.sym 42177 $abc$46512$n4052_1
.sym 42178 lm32_cpu.w_result[30]
.sym 42179 $abc$46512$n6942_1
.sym 42180 lm32_cpu.operand_w[27]
.sym 42182 $abc$46512$n5314_1
.sym 42183 sram_bus_dat_w[5]
.sym 42185 $abc$46512$n4911_1
.sym 42186 $abc$46512$n5813
.sym 42187 $abc$46512$n4700
.sym 42188 $abc$46512$n6797
.sym 42189 lm32_cpu.m_result_sel_compare_m
.sym 42190 lm32_cpu.pc_m[13]
.sym 42191 lm32_cpu.operand_m[1]
.sym 42192 $abc$46512$n3649
.sym 42193 lm32_cpu.pc_x[6]
.sym 42194 $abc$46512$n3898
.sym 42195 $abc$46512$n3649
.sym 42196 lm32_cpu.bypass_data_1[23]
.sym 42197 sram_bus_dat_w[1]
.sym 42199 lm32_cpu.m_result_sel_compare_m
.sym 42200 lm32_cpu.w_result[30]
.sym 42201 $abc$46512$n5925
.sym 42203 lm32_cpu.branch_target_x[16]
.sym 42204 $abc$46512$n6797
.sym 42205 lm32_cpu.pc_m[4]
.sym 42206 lm32_cpu.w_result[8]
.sym 42207 lm32_cpu.w_result[14]
.sym 42208 lm32_cpu.pc_m[4]
.sym 42214 lm32_cpu.pc_x[3]
.sym 42218 lm32_cpu.w_result_sel_load_w
.sym 42219 lm32_cpu.operand_w[24]
.sym 42221 $abc$46512$n3641
.sym 42222 $abc$46512$n4456
.sym 42223 $abc$46512$n4919_1
.sym 42225 lm32_cpu.m_result_sel_compare_m
.sym 42227 $abc$46512$n3900
.sym 42228 lm32_cpu.x_result[12]
.sym 42230 $abc$46512$n4902_1
.sym 42234 lm32_cpu.x_result[2]
.sym 42235 $abc$46512$n4015
.sym 42236 $abc$46512$n4451_1
.sym 42240 $abc$46512$n4498
.sym 42243 lm32_cpu.operand_m[2]
.sym 42245 $abc$46512$n3649
.sym 42247 lm32_cpu.m_result_sel_compare_m
.sym 42249 lm32_cpu.operand_m[2]
.sym 42253 $abc$46512$n3641
.sym 42255 $abc$46512$n4456
.sym 42256 $abc$46512$n4451_1
.sym 42259 $abc$46512$n3900
.sym 42260 $abc$46512$n4015
.sym 42261 lm32_cpu.w_result_sel_load_w
.sym 42262 lm32_cpu.operand_w[24]
.sym 42266 $abc$46512$n3649
.sym 42267 $abc$46512$n4456
.sym 42268 $abc$46512$n4902_1
.sym 42271 $abc$46512$n4919_1
.sym 42273 $abc$46512$n3649
.sym 42274 $abc$46512$n4498
.sym 42278 lm32_cpu.x_result[2]
.sym 42285 lm32_cpu.pc_x[3]
.sym 42291 lm32_cpu.x_result[12]
.sym 42293 $abc$46512$n2450_$glb_ce
.sym 42294 sys_clk_$glb_clk
.sym 42295 lm32_cpu.rst_i_$glb_sr
.sym 42296 $abc$46512$n6988_1
.sym 42297 $abc$46512$n4850_1
.sym 42298 $abc$46512$n6989_1
.sym 42299 lm32_cpu.load_store_unit.wb_data_m[5]
.sym 42300 lm32_cpu.load_store_unit.wb_data_m[24]
.sym 42301 $abc$46512$n4435_1
.sym 42302 $abc$46512$n6941_1
.sym 42303 $abc$46512$n6908_1
.sym 42304 lm32_cpu.pc_x[3]
.sym 42308 $abc$46512$n4456
.sym 42311 lm32_cpu.x_result[2]
.sym 42312 $abc$46512$n4876
.sym 42313 $abc$46512$n7013
.sym 42314 lm32_cpu.w_result_sel_load_w
.sym 42315 sram_bus_dat_w[0]
.sym 42316 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 42317 lm32_cpu.x_result[8]
.sym 42318 $abc$46512$n6797
.sym 42319 $abc$46512$n3851
.sym 42320 lm32_cpu.operand_w[4]
.sym 42321 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 42322 $abc$46512$n2552
.sym 42323 $abc$46512$n3772
.sym 42324 $abc$46512$n4054_1
.sym 42325 $abc$46512$n4918_1
.sym 42326 lm32_cpu.load_store_unit.size_w[0]
.sym 42327 lm32_cpu.w_result_sel_load_w
.sym 42328 lm32_cpu.load_store_unit.size_w[1]
.sym 42329 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 42330 $abc$46512$n4172
.sym 42331 slave_sel_r[0]
.sym 42339 $abc$46512$n2463
.sym 42340 lm32_cpu.data_bus_error_exception_m
.sym 42344 $abc$46512$n4906
.sym 42346 lm32_cpu.m_result_sel_compare_m
.sym 42347 lm32_cpu.operand_m[15]
.sym 42348 $abc$46512$n4614
.sym 42350 $abc$46512$n6797
.sym 42351 $abc$46512$n4172
.sym 42352 $abc$46512$n4905
.sym 42359 lm32_cpu.pc_m[21]
.sym 42360 lm32_cpu.memop_pc_w[13]
.sym 42362 lm32_cpu.pc_m[13]
.sym 42363 $abc$46512$n4842_1
.sym 42365 lm32_cpu.pc_m[4]
.sym 42367 lm32_cpu.w_result[9]
.sym 42368 $abc$46512$n6932_1
.sym 42371 lm32_cpu.pc_m[4]
.sym 42377 lm32_cpu.m_result_sel_compare_m
.sym 42378 lm32_cpu.operand_m[15]
.sym 42383 lm32_cpu.memop_pc_w[13]
.sym 42384 lm32_cpu.pc_m[13]
.sym 42385 lm32_cpu.data_bus_error_exception_m
.sym 42388 $abc$46512$n4842_1
.sym 42389 $abc$46512$n4614
.sym 42390 lm32_cpu.w_result[9]
.sym 42394 $abc$46512$n4905
.sym 42395 $abc$46512$n4906
.sym 42396 $abc$46512$n4614
.sym 42397 $abc$46512$n4172
.sym 42401 lm32_cpu.pc_m[21]
.sym 42406 $abc$46512$n6932_1
.sym 42407 lm32_cpu.w_result[9]
.sym 42408 $abc$46512$n6797
.sym 42415 lm32_cpu.pc_m[13]
.sym 42416 $abc$46512$n2463
.sym 42417 sys_clk_$glb_clk
.sym 42418 lm32_cpu.rst_i_$glb_sr
.sym 42419 $abc$46512$n4862_1
.sym 42420 lm32_cpu.load_store_unit.size_w[0]
.sym 42421 $abc$46512$n4350_1
.sym 42422 $abc$46512$n4411_1
.sym 42423 $abc$46512$n4884
.sym 42424 $abc$46512$n4354_1
.sym 42425 $abc$46512$n3901
.sym 42426 $abc$46512$n4861_1
.sym 42427 lm32_cpu.load_store_unit.d_adr_o[9]
.sym 42431 $abc$46512$n3611
.sym 42432 lm32_cpu.m_result_sel_compare_m
.sym 42433 $abc$46512$n2463
.sym 42434 $abc$46512$n2463
.sym 42435 $abc$46512$n4851_1
.sym 42437 lm32_cpu.m_result_sel_compare_m
.sym 42438 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 42439 $abc$46512$n2463
.sym 42440 $abc$46512$n4797
.sym 42442 $abc$46512$n6989_1
.sym 42443 lm32_cpu.load_store_unit.store_data_m[0]
.sym 42445 lm32_cpu.load_store_unit.wb_data_m[5]
.sym 42446 $abc$46512$n4435_1
.sym 42447 $abc$46512$n4391_1
.sym 42448 $abc$46512$n3901
.sym 42449 $abc$46512$n3772
.sym 42451 lm32_cpu.load_store_unit.d_dat_o[15]
.sym 42454 $abc$46512$n4919
.sym 42460 $abc$46512$n6797
.sym 42463 $abc$46512$n6687
.sym 42464 lm32_cpu.w_result[5]
.sym 42468 $abc$46512$n6797
.sym 42469 $abc$46512$n4395_1
.sym 42471 $abc$46512$n4172
.sym 42474 $abc$46512$n3641
.sym 42475 $abc$46512$n4903_1
.sym 42476 lm32_cpu.w_result[7]
.sym 42478 $abc$46512$n6072
.sym 42479 lm32_cpu.w_result[14]
.sym 42481 $abc$46512$n5366
.sym 42482 lm32_cpu.w_result[3]
.sym 42483 $abc$46512$n4614
.sym 42484 $abc$46512$n5996
.sym 42485 $abc$46512$n4455_1
.sym 42488 lm32_cpu.w_result[2]
.sym 42493 lm32_cpu.w_result[3]
.sym 42500 lm32_cpu.w_result[7]
.sym 42505 $abc$46512$n6072
.sym 42507 $abc$46512$n4172
.sym 42508 $abc$46512$n5366
.sym 42511 $abc$46512$n5996
.sym 42513 $abc$46512$n6687
.sym 42514 $abc$46512$n4172
.sym 42517 $abc$46512$n4903_1
.sym 42518 lm32_cpu.w_result[2]
.sym 42520 $abc$46512$n4614
.sym 42525 lm32_cpu.w_result[14]
.sym 42529 lm32_cpu.w_result[5]
.sym 42530 $abc$46512$n6797
.sym 42531 $abc$46512$n4395_1
.sym 42532 $abc$46512$n3641
.sym 42535 $abc$46512$n3641
.sym 42536 $abc$46512$n6797
.sym 42537 lm32_cpu.w_result[2]
.sym 42538 $abc$46512$n4455_1
.sym 42540 sys_clk_$glb_clk
.sym 42542 $abc$46512$n4372_1
.sym 42543 $abc$46512$n3772
.sym 42544 $abc$46512$n4373_1
.sym 42545 $abc$46512$n4054_1
.sym 42546 $abc$46512$n4433_1
.sym 42547 $abc$46512$n4453
.sym 42548 lm32_cpu.w_result[3]
.sym 42549 $abc$46512$n3957_1
.sym 42550 $abc$46512$n6797
.sym 42551 $abc$46512$n4354_1
.sym 42554 $abc$46512$n6797
.sym 42555 lm32_cpu.data_bus_error_exception_m
.sym 42556 lm32_cpu.load_store_unit.data_w[26]
.sym 42557 $abc$46512$n4172
.sym 42558 $abc$46512$n4923
.sym 42559 $abc$46512$n4861_1
.sym 42560 $abc$46512$n4209
.sym 42561 lm32_cpu.load_store_unit.size_m[0]
.sym 42562 $abc$46512$n4894_1
.sym 42563 lm32_cpu.load_store_unit.size_w[0]
.sym 42564 $abc$46512$n2450
.sym 42565 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 42567 spiflash_bus_adr[6]
.sym 42569 $abc$46512$n4614
.sym 42571 lm32_cpu.w_result[9]
.sym 42572 $abc$46512$n5393
.sym 42573 $abc$46512$n3957_1
.sym 42574 spiflash_bus_adr[8]
.sym 42575 $abc$46512$n6940_1
.sym 42577 $abc$46512$n3772
.sym 42588 $abc$46512$n4920
.sym 42589 $abc$46512$n4921
.sym 42590 $abc$46512$n4414_1
.sym 42591 $abc$46512$n5996
.sym 42592 lm32_cpu.operand_w[4]
.sym 42594 $abc$46512$n4413_1
.sym 42597 lm32_cpu.w_result_sel_load_w
.sym 42600 $abc$46512$n5995
.sym 42601 lm32_cpu.load_store_unit.wb_data_m[4]
.sym 42602 $abc$46512$n4172
.sym 42605 $abc$46512$n5394
.sym 42606 $abc$46512$n4918
.sym 42607 $abc$46512$n4415_1
.sym 42608 $abc$46512$n3772
.sym 42609 $abc$46512$n6681
.sym 42610 $abc$46512$n4353_1
.sym 42611 $abc$46512$n3858
.sym 42612 lm32_cpu.load_store_unit.data_w[12]
.sym 42613 lm32_cpu.load_store_unit.data_w[4]
.sym 42614 $abc$46512$n4919
.sym 42616 $abc$46512$n5394
.sym 42617 $abc$46512$n4172
.sym 42619 $abc$46512$n6681
.sym 42622 $abc$46512$n4172
.sym 42624 $abc$46512$n4918
.sym 42625 $abc$46512$n4919
.sym 42628 $abc$46512$n4413_1
.sym 42629 $abc$46512$n4414_1
.sym 42630 lm32_cpu.operand_w[4]
.sym 42631 lm32_cpu.w_result_sel_load_w
.sym 42634 lm32_cpu.load_store_unit.data_w[4]
.sym 42635 lm32_cpu.load_store_unit.data_w[12]
.sym 42636 $abc$46512$n3858
.sym 42637 $abc$46512$n4353_1
.sym 42643 $abc$46512$n4415_1
.sym 42646 $abc$46512$n4172
.sym 42647 $abc$46512$n4921
.sym 42648 $abc$46512$n4920
.sym 42652 lm32_cpu.load_store_unit.wb_data_m[4]
.sym 42658 $abc$46512$n5995
.sym 42660 $abc$46512$n5996
.sym 42661 $abc$46512$n3772
.sym 42663 sys_clk_$glb_clk
.sym 42664 lm32_cpu.rst_i_$glb_sr
.sym 42665 lm32_cpu.store_operand_x[4]
.sym 42666 $abc$46512$n7573
.sym 42667 $abc$46512$n4434_1
.sym 42668 $abc$46512$n6330_1
.sym 42669 $abc$46512$n7575
.sym 42670 $abc$46512$n4919
.sym 42671 $abc$46512$n5394
.sym 42672 $abc$46512$n4921
.sym 42676 $abc$46512$n7996
.sym 42677 basesoc_bus_wishbone_dat_r[0]
.sym 42678 $abc$46512$n2515
.sym 42679 lm32_cpu.load_store_unit.wb_data_m[28]
.sym 42680 $abc$46512$n4395_1
.sym 42681 lm32_cpu.operand_w[6]
.sym 42682 lm32_cpu.load_store_unit.data_w[14]
.sym 42684 lm32_cpu.operand_m[12]
.sym 42685 lm32_cpu.load_store_unit.wb_load_complete
.sym 42686 $abc$46512$n4414_1
.sym 42687 sram_bus_dat_w[2]
.sym 42688 slave_sel_r[2]
.sym 42689 $abc$46512$n5925
.sym 42691 spiflash_i
.sym 42694 $abc$46512$n443
.sym 42695 lm32_cpu.w_result[8]
.sym 42696 slave_sel_r[2]
.sym 42697 sram_bus_dat_w[1]
.sym 42707 $abc$46512$n3589
.sym 42708 $abc$46512$n6506
.sym 42710 shared_dat_r[17]
.sym 42712 slave_sel_r[2]
.sym 42714 spiflash_sr[23]
.sym 42715 $abc$46512$n3772
.sym 42716 $abc$46512$n5366
.sym 42717 $abc$46512$n2552
.sym 42718 shared_dat_r[1]
.sym 42721 $abc$46512$n5373
.sym 42724 $abc$46512$n5365
.sym 42727 $abc$46512$n4919
.sym 42728 $abc$46512$n5394
.sym 42729 $abc$46512$n4921
.sym 42732 $abc$46512$n5393
.sym 42736 $abc$46512$n5392
.sym 42745 $abc$46512$n5393
.sym 42746 $abc$46512$n5394
.sym 42748 $abc$46512$n3772
.sym 42752 $abc$46512$n4921
.sym 42753 $abc$46512$n3772
.sym 42754 $abc$46512$n5392
.sym 42758 $abc$46512$n3772
.sym 42759 $abc$46512$n5366
.sym 42760 $abc$46512$n5365
.sym 42763 $abc$46512$n5373
.sym 42764 $abc$46512$n4919
.sym 42765 $abc$46512$n3772
.sym 42769 $abc$46512$n3589
.sym 42770 $abc$46512$n6506
.sym 42771 spiflash_sr[23]
.sym 42772 slave_sel_r[2]
.sym 42777 shared_dat_r[17]
.sym 42781 shared_dat_r[1]
.sym 42785 $abc$46512$n2552
.sym 42786 sys_clk_$glb_clk
.sym 42787 lm32_cpu.rst_i_$glb_sr
.sym 42788 lm32_cpu.load_store_unit.store_data_m[23]
.sym 42789 $abc$46512$n4614
.sym 42790 $abc$46512$n6348_1
.sym 42792 $abc$46512$n5833
.sym 42794 storage[15][5]
.sym 42796 $abc$46512$n7976
.sym 42797 lm32_cpu.load_store_unit.wb_data_m[4]
.sym 42800 spiflash_sr[23]
.sym 42801 $abc$46512$n3589
.sym 42802 shared_dat_r[23]
.sym 42803 sram_bus_dat_w[7]
.sym 42804 $abc$46512$n6506
.sym 42805 $abc$46512$n4921
.sym 42806 shared_dat_r[1]
.sym 42807 lm32_cpu.load_store_unit.wb_data_m[16]
.sym 42809 $abc$46512$n5373
.sym 42810 sram_bus_dat_w[0]
.sym 42812 spiflash_bus_ack
.sym 42813 $abc$46512$n2552
.sym 42815 slave_sel_r[0]
.sym 42817 basesoc_bus_wishbone_dat_r[1]
.sym 42819 basesoc_bus_wishbone_dat_r[3]
.sym 42820 lm32_cpu.load_store_unit.d_dat_o[18]
.sym 42821 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 42822 spiflash_bus_adr[8]
.sym 42823 lm32_cpu.instruction_unit.icache_refill_data[18]
.sym 42829 $abc$46512$n3589
.sym 42831 $abc$46512$n7976
.sym 42836 slave_sel_r[2]
.sym 42837 slave_sel[2]
.sym 42839 $abc$46512$n3595_1
.sym 42840 $abc$46512$n6458
.sym 42841 spiflash_sr[17]
.sym 42843 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 42850 sram_bus_dat_w[5]
.sym 42851 spiflash_i
.sym 42855 $abc$46512$n6348_1
.sym 42858 $abc$46512$n5162_1
.sym 42863 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 42868 $abc$46512$n3595_1
.sym 42869 spiflash_i
.sym 42870 slave_sel[2]
.sym 42871 $abc$46512$n5162_1
.sym 42874 spiflash_i
.sym 42875 $abc$46512$n3595_1
.sym 42876 $abc$46512$n5162_1
.sym 42877 slave_sel[2]
.sym 42882 sram_bus_dat_w[5]
.sym 42886 $abc$46512$n6458
.sym 42887 slave_sel_r[2]
.sym 42888 $abc$46512$n3589
.sym 42889 spiflash_sr[17]
.sym 42899 $abc$46512$n6348_1
.sym 42908 $abc$46512$n7976
.sym 42909 sys_clk_$glb_clk
.sym 42912 lm32_cpu.load_store_unit.d_dat_o[21]
.sym 42913 lm32_cpu.load_store_unit.d_dat_o[18]
.sym 42914 shared_dat_r[21]
.sym 42915 lm32_cpu.load_store_unit.d_dat_o[23]
.sym 42916 $abc$46512$n3588
.sym 42917 lm32_cpu.load_store_unit.d_dat_o[22]
.sym 42918 lm32_cpu.load_store_unit.d_dat_o[15]
.sym 42919 slave_sel[2]
.sym 42920 $abc$46512$n7956
.sym 42923 sram_bus_dat_w[2]
.sym 42924 $abc$46512$n3372
.sym 42925 lm32_cpu.load_store_unit.store_data_m[23]
.sym 42926 $abc$46512$n2552
.sym 42927 lm32_cpu.write_enable_q_w
.sym 42928 $abc$46512$n5167_1
.sym 42929 $abc$46512$n6482
.sym 42930 $abc$46512$n5892_1
.sym 42931 $abc$46512$n2552
.sym 42932 slave_sel_r[2]
.sym 42933 lm32_cpu.instruction_unit.icache_refill_data[19]
.sym 42934 csrbank2_load0_w[7]
.sym 42936 $abc$46512$n5161_1
.sym 42937 slave_sel_r[1]
.sym 42938 $abc$46512$n3588
.sym 42939 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 42940 lm32_cpu.load_store_unit.store_data_m[22]
.sym 42941 $abc$46512$n6662_1
.sym 42952 $abc$46512$n6496_1
.sym 42954 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 42956 $abc$46512$n5903
.sym 42957 $abc$46512$n6464
.sym 42959 $abc$46512$n5927
.sym 42960 storage_1[3][2]
.sym 42961 $abc$46512$n5925
.sym 42965 $abc$46512$n3371
.sym 42967 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 42972 $abc$46512$n6459
.sym 42975 slave_sel_r[0]
.sym 42976 $abc$46512$n1649
.sym 42979 $abc$46512$n7977
.sym 42981 $abc$46512$n6491
.sym 42982 storage_1[7][2]
.sym 42983 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 42987 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 42991 storage_1[3][2]
.sym 42992 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 42993 storage_1[7][2]
.sym 42994 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 43003 $abc$46512$n6464
.sym 43004 $abc$46512$n6459
.sym 43005 slave_sel_r[0]
.sym 43009 $abc$46512$n6491
.sym 43011 $abc$46512$n6496_1
.sym 43012 slave_sel_r[0]
.sym 43015 $abc$46512$n1649
.sym 43016 $abc$46512$n5903
.sym 43017 $abc$46512$n5927
.sym 43018 $abc$46512$n5925
.sym 43030 $abc$46512$n3371
.sym 43031 $abc$46512$n7977
.sym 43032 sys_clk_$glb_clk
.sym 43034 interface1_bank_bus_dat_r[1]
.sym 43036 basesoc_bus_wishbone_dat_r[1]
.sym 43037 basesoc_bus_wishbone_dat_r[3]
.sym 43038 $abc$46512$n2803
.sym 43039 interface1_bank_bus_dat_r[3]
.sym 43041 slave_sel_r[1]
.sym 43042 $abc$46512$n1649
.sym 43043 $abc$46512$n5873_1
.sym 43044 $abc$46512$n5873_1
.sym 43046 csrbank2_load0_w[2]
.sym 43047 spiflash_sr[17]
.sym 43049 shared_dat_r[21]
.sym 43050 $abc$46512$n3371
.sym 43051 $abc$46512$n3589
.sym 43053 $abc$46512$n3364
.sym 43054 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 43055 sram_bus_dat_w[5]
.sym 43056 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 43057 lm32_cpu.load_store_unit.d_dat_o[18]
.sym 43059 sys_rst
.sym 43060 $abc$46512$n5796_1
.sym 43064 $abc$46512$n3588
.sym 43067 spiflash_bus_adr[6]
.sym 43077 $abc$46512$n7977
.sym 43081 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 43084 storage_1[7][5]
.sym 43087 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 43088 storage_1[7][6]
.sym 43089 storage_1[7][4]
.sym 43091 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 43096 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 43099 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 43100 storage_1[3][4]
.sym 43103 storage_1[3][5]
.sym 43104 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 43105 storage_1[3][6]
.sym 43114 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 43121 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 43126 storage_1[3][5]
.sym 43127 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 43128 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 43129 storage_1[7][5]
.sym 43132 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 43138 storage_1[3][6]
.sym 43139 storage_1[7][6]
.sym 43140 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 43141 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 43144 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 43150 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 43151 storage_1[3][4]
.sym 43152 storage_1[7][4]
.sym 43153 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 43154 $abc$46512$n7977
.sym 43155 sys_clk_$glb_clk
.sym 43158 basesoc_bus_wishbone_ack
.sym 43159 $abc$46512$n2620
.sym 43160 $abc$46512$n2624
.sym 43163 $abc$46512$n5795_1
.sym 43165 $abc$46512$n5158_1
.sym 43166 $abc$46512$n6035
.sym 43169 basesoc_sram_we[2]
.sym 43171 $abc$46512$n5886_1
.sym 43172 $abc$46512$n6035
.sym 43173 slave_sel[1]
.sym 43174 $PACKER_VCC_NET_$glb_clk
.sym 43175 sram_bus_we
.sym 43176 sys_rst
.sym 43177 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 43178 interface0_bank_bus_dat_r[3]
.sym 43179 $abc$46512$n5835
.sym 43180 $abc$46512$n116
.sym 43182 sram_bus_adr[4]
.sym 43183 sram_bus_dat_w[7]
.sym 43185 spiflash_bitbang_storage_full[1]
.sym 43188 interface4_bank_bus_dat_r[3]
.sym 43189 sram_bus_dat_w[1]
.sym 43190 $abc$46512$n5134_1
.sym 43192 interface2_bank_bus_dat_r[3]
.sym 43200 storage_1[3][0]
.sym 43204 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 43206 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 43207 $abc$46512$n6656
.sym 43208 storage_1[7][0]
.sym 43209 $abc$46512$n7996
.sym 43211 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 43212 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 43218 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 43222 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 43239 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 43245 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 43252 $abc$46512$n6656
.sym 43255 storage_1[3][0]
.sym 43256 storage_1[7][0]
.sym 43257 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 43258 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 43264 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 43270 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 43277 $abc$46512$n7996
.sym 43278 sys_clk_$glb_clk
.sym 43280 $abc$46512$n17
.sym 43281 $abc$46512$n3726_1
.sym 43282 sram_bus_dat_w[0]
.sym 43283 basesoc_uart_tx_pending
.sym 43285 $abc$46512$n2703
.sym 43287 $abc$46512$n6662_1
.sym 43289 $abc$46512$n5801_1
.sym 43292 $abc$46512$n446
.sym 43293 $abc$46512$n6656
.sym 43294 $abc$46512$n7005_1
.sym 43295 $abc$46512$n2624
.sym 43296 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 43297 basesoc_counter[0]
.sym 43298 interface0_bank_bus_dat_r[2]
.sym 43299 sram_bus_dat_w[7]
.sym 43300 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 43301 $abc$46512$n6316_1
.sym 43302 sram_bus_dat_w[1]
.sym 43303 $abc$46512$n5039_1
.sym 43305 $abc$46512$n2552
.sym 43308 sram_bus_adr[4]
.sym 43311 spiflash_bus_adr[6]
.sym 43314 $abc$46512$n23
.sym 43315 spiflash_bus_adr[3]
.sym 43326 $abc$46512$n8008
.sym 43329 sys_rst
.sym 43330 spiflash_bus_adr[4]
.sym 43337 sram_bus_dat_w[2]
.sym 43338 $abc$46512$n3726_1
.sym 43345 sram_bus_adr[3]
.sym 43360 sys_rst
.sym 43361 sram_bus_dat_w[2]
.sym 43367 $abc$46512$n3726_1
.sym 43369 sram_bus_adr[3]
.sym 43374 $abc$46512$n8008
.sym 43392 spiflash_bus_adr[4]
.sym 43401 sys_clk_$glb_clk
.sym 43402 sys_rst_$glb_sr
.sym 43403 $abc$46512$n5032_1
.sym 43404 storage_1[13][5]
.sym 43405 $abc$46512$n2709
.sym 43406 $abc$46512$n23
.sym 43407 sys_rst
.sym 43409 $abc$46512$n5134_1
.sym 43410 $abc$46512$n7024_1
.sym 43412 $abc$46512$n5928
.sym 43415 $abc$46512$n5095
.sym 43416 spiflash_bus_adr[4]
.sym 43417 interface3_bank_bus_dat_r[3]
.sym 43419 $abc$46512$n443
.sym 43421 $abc$46512$n5105_1
.sym 43422 $abc$46512$n17
.sym 43424 $abc$46512$n3726_1
.sym 43428 sram_bus_dat_w[3]
.sym 43431 sram_bus_adr[2]
.sym 43437 $abc$46512$n6662_1
.sym 43438 interface0_bank_bus_dat_r[5]
.sym 43444 sram_bus_adr[3]
.sym 43445 sys_rst
.sym 43447 sram_bus_adr[2]
.sym 43451 $abc$46512$n5033_1
.sym 43456 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 43459 $abc$46512$n5032_1
.sym 43462 $abc$46512$n8000
.sym 43465 $abc$46512$n6460_1
.sym 43470 sram_bus_dat_w[5]
.sym 43480 $abc$46512$n6460_1
.sym 43483 sram_bus_dat_w[5]
.sym 43496 $abc$46512$n5032_1
.sym 43504 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 43507 $abc$46512$n5033_1
.sym 43508 sram_bus_adr[3]
.sym 43509 sram_bus_adr[2]
.sym 43514 sys_rst
.sym 43523 $abc$46512$n8000
.sym 43524 sys_clk_$glb_clk
.sym 43526 csrbank2_load1_w[0]
.sym 43528 $abc$46512$n8000
.sym 43529 $abc$46512$n5129_1
.sym 43531 sram_bus_dat_w[5]
.sym 43532 csrbank2_load1_w[5]
.sym 43533 csrbank2_load0_w[5]
.sym 43534 $abc$46512$n5030_1
.sym 43535 $abc$46512$n25
.sym 43538 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 43539 $abc$46512$n5123_1
.sym 43540 $abc$46512$n5038_1
.sym 43541 $abc$46512$n23
.sym 43546 sram_bus_dat_w[7]
.sym 43547 $abc$46512$n5036_1
.sym 43548 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 43551 sram_bus_dat_w[2]
.sym 43555 spiflash_bus_adr[6]
.sym 43556 $abc$46512$n2773
.sym 43558 sram_bus_adr[3]
.sym 43559 spiflash_bus_adr[3]
.sym 43569 $abc$46512$n3728_1
.sym 43571 $abc$46512$n5033_1
.sym 43573 $abc$46512$n2602
.sym 43576 $abc$46512$n6043
.sym 43583 sram_bus_adr[3]
.sym 43585 spiflash_bus_adr[3]
.sym 43591 sram_bus_adr[2]
.sym 43593 $abc$46512$n6039
.sym 43600 spiflash_bus_adr[3]
.sym 43612 $abc$46512$n2602
.sym 43618 $abc$46512$n6039
.sym 43619 $abc$46512$n3728_1
.sym 43621 $abc$46512$n6043
.sym 43643 sram_bus_adr[3]
.sym 43644 sram_bus_adr[2]
.sym 43645 $abc$46512$n5033_1
.sym 43647 sys_clk_$glb_clk
.sym 43648 sys_rst_$glb_sr
.sym 43649 csrbank2_load3_w[6]
.sym 43653 csrbank2_load3_w[3]
.sym 43654 csrbank2_load3_w[7]
.sym 43657 $abc$46512$n2769
.sym 43658 sram_bus_dat_w[5]
.sym 43661 sram_bus_adr[3]
.sym 43662 csrbank2_load1_w[5]
.sym 43663 $abc$46512$n5127_1
.sym 43664 $abc$46512$n5129_1
.sym 43665 $abc$46512$n21
.sym 43666 csrbank2_load0_w[5]
.sym 43667 $abc$46512$n2769
.sym 43668 csrbank2_load1_w[0]
.sym 43671 sram_bus_dat_w[2]
.sym 43672 $abc$46512$n6043
.sym 43673 sram_bus_dat_w[1]
.sym 43674 csrbank2_load3_w[3]
.sym 43678 sram_bus_dat_w[2]
.sym 43694 $abc$46512$n6509_1
.sym 43703 $abc$46512$n443
.sym 43710 basesoc_sram_we[2]
.sym 43723 $abc$46512$n6509_1
.sym 43742 basesoc_sram_we[2]
.sym 43770 sys_clk_$glb_clk
.sym 43771 $abc$46512$n443
.sym 43781 csrbank2_load3_w[7]
.sym 43784 sram_bus_dat_w[6]
.sym 43786 $PACKER_GND_NET
.sym 43788 csrbank2_reload1_w[3]
.sym 43789 sram_bus_adr[4]
.sym 43791 sram_bus_adr[2]
.sym 43792 $abc$46512$n2598
.sym 43794 sram_bus_dat_w[7]
.sym 43795 $abc$46512$n6049
.sym 43798 spiflash_bus_adr[8]
.sym 43799 spiflash_bus_adr[6]
.sym 43802 csrbank2_load3_w[7]
.sym 43803 spiflash_bus_adr[3]
.sym 43898 $abc$46512$n2777
.sym 44040 sram_bus_dat_w[6]
.sym 44155 csrbank2_load0_w[6]
.sym 44157 sram_bus_dat_w[0]
.sym 44246 lm32_cpu.operand_1_x[13]
.sym 44252 lm32_cpu.operand_1_x[20]
.sym 44256 $abc$46512$n8374
.sym 44260 spiflash_bus_adr[6]
.sym 44264 $abc$46512$n5106
.sym 44369 $abc$46512$n6954_1
.sym 44370 $abc$46512$n6904_1
.sym 44371 lm32_cpu.sexth_result_x[6]
.sym 44372 $abc$46512$n4378_1
.sym 44373 $abc$46512$n4276_1
.sym 44374 $abc$46512$n6922_1
.sym 44375 $abc$46512$n6903_1
.sym 44376 $abc$46512$n6905_1
.sym 44377 lm32_cpu.branch_target_x[23]
.sym 44378 lm32_cpu.operand_1_x[13]
.sym 44379 lm32_cpu.operand_1_x[13]
.sym 44380 lm32_cpu.branch_target_x[23]
.sym 44385 lm32_cpu.operand_1_x[13]
.sym 44404 lm32_cpu.logic_op_x[2]
.sym 44411 lm32_cpu.operand_1_x[6]
.sym 44413 lm32_cpu.mc_result_x[13]
.sym 44415 lm32_cpu.operand_1_x[6]
.sym 44417 $abc$46512$n3880
.sym 44419 lm32_cpu.operand_1_x[4]
.sym 44420 lm32_cpu.x_result_sel_add_x
.sym 44425 $abc$46512$n4463_1
.sym 44426 lm32_cpu.logic_op_x[3]
.sym 44430 lm32_cpu.operand_1_x[0]
.sym 44431 lm32_cpu.sexth_result_x[1]
.sym 44435 lm32_cpu.x_result_sel_sext_x
.sym 44446 lm32_cpu.sexth_result_x[11]
.sym 44447 lm32_cpu.x_result_sel_sext_x
.sym 44448 lm32_cpu.logic_op_x[3]
.sym 44449 lm32_cpu.operand_1_x[11]
.sym 44455 lm32_cpu.logic_op_x[1]
.sym 44459 lm32_cpu.sexth_result_x[13]
.sym 44460 lm32_cpu.logic_op_x[2]
.sym 44461 lm32_cpu.operand_1_x[7]
.sym 44464 lm32_cpu.sexth_result_x[6]
.sym 44465 $abc$46512$n6952_1
.sym 44466 lm32_cpu.operand_1_x[6]
.sym 44470 lm32_cpu.operand_1_x[6]
.sym 44472 lm32_cpu.sexth_result_x[6]
.sym 44473 $abc$46512$n3880
.sym 44475 lm32_cpu.logic_op_x[0]
.sym 44476 lm32_cpu.sexth_result_x[7]
.sym 44479 $abc$46512$n3880
.sym 44480 lm32_cpu.x_result_sel_sext_x
.sym 44481 lm32_cpu.sexth_result_x[13]
.sym 44482 lm32_cpu.sexth_result_x[7]
.sym 44487 lm32_cpu.sexth_result_x[6]
.sym 44488 lm32_cpu.operand_1_x[6]
.sym 44491 lm32_cpu.sexth_result_x[11]
.sym 44492 lm32_cpu.operand_1_x[11]
.sym 44497 lm32_cpu.operand_1_x[6]
.sym 44498 lm32_cpu.logic_op_x[3]
.sym 44499 lm32_cpu.sexth_result_x[6]
.sym 44500 lm32_cpu.logic_op_x[1]
.sym 44509 $abc$46512$n6952_1
.sym 44510 lm32_cpu.sexth_result_x[6]
.sym 44511 lm32_cpu.logic_op_x[2]
.sym 44512 lm32_cpu.logic_op_x[0]
.sym 44515 lm32_cpu.sexth_result_x[11]
.sym 44518 lm32_cpu.operand_1_x[11]
.sym 44521 lm32_cpu.sexth_result_x[7]
.sym 44524 lm32_cpu.operand_1_x[7]
.sym 44528 $abc$46512$n4466_1
.sym 44529 $abc$46512$n8289
.sym 44530 $abc$46512$n8299
.sym 44531 $abc$46512$n8353
.sym 44532 lm32_cpu.adder_op_x
.sym 44533 $abc$46512$n4385_1
.sym 44534 lm32_cpu.x_result[2]
.sym 44535 lm32_cpu.x_result[6]
.sym 44536 spiflash_bus_adr[3]
.sym 44539 lm32_cpu.operand_m[17]
.sym 44540 lm32_cpu.sexth_result_x[11]
.sym 44541 $abc$46512$n6921_1
.sym 44542 $abc$46512$n6953_1
.sym 44544 $abc$46512$n8301
.sym 44545 lm32_cpu.x_result_sel_csr_x
.sym 44546 lm32_cpu.sexth_result_x[8]
.sym 44547 lm32_cpu.sexth_result_x[13]
.sym 44548 lm32_cpu.x_result_sel_mc_arith_x
.sym 44549 lm32_cpu.mc_arithmetic.operand_0_d[6]
.sym 44551 lm32_cpu.logic_op_x[1]
.sym 44553 $abc$46512$n8311
.sym 44555 lm32_cpu.x_result_sel_csr_x
.sym 44557 lm32_cpu.x_result[2]
.sym 44558 $abc$46512$n6922_1
.sym 44560 $abc$46512$n8366
.sym 44561 lm32_cpu.logic_op_x[0]
.sym 44569 lm32_cpu.adder.addsub.tmp_addResult[3]
.sym 44570 lm32_cpu.sexth_result_x[4]
.sym 44571 lm32_cpu.sexth_result_x[6]
.sym 44574 lm32_cpu.sexth_result_x[3]
.sym 44575 lm32_cpu.operand_1_x[13]
.sym 44578 lm32_cpu.operand_1_x[6]
.sym 44580 lm32_cpu.operand_1_x[1]
.sym 44581 lm32_cpu.adder.addsub.tmp_subResult[3]
.sym 44582 lm32_cpu.operand_1_x[3]
.sym 44583 lm32_cpu.sexth_result_x[13]
.sym 44584 lm32_cpu.adder_op_x_n
.sym 44585 lm32_cpu.operand_1_x[4]
.sym 44586 lm32_cpu.x_result_sel_add_x
.sym 44593 $abc$46512$n8364
.sym 44596 lm32_cpu.sexth_result_x[1]
.sym 44602 lm32_cpu.sexth_result_x[6]
.sym 44604 lm32_cpu.operand_1_x[6]
.sym 44608 lm32_cpu.sexth_result_x[13]
.sym 44609 lm32_cpu.operand_1_x[13]
.sym 44616 lm32_cpu.operand_1_x[3]
.sym 44617 lm32_cpu.sexth_result_x[3]
.sym 44620 $abc$46512$n8364
.sym 44621 lm32_cpu.sexth_result_x[1]
.sym 44623 lm32_cpu.operand_1_x[1]
.sym 44626 lm32_cpu.adder.addsub.tmp_addResult[3]
.sym 44627 lm32_cpu.adder.addsub.tmp_subResult[3]
.sym 44628 lm32_cpu.adder_op_x_n
.sym 44629 lm32_cpu.x_result_sel_add_x
.sym 44632 lm32_cpu.sexth_result_x[4]
.sym 44633 lm32_cpu.operand_1_x[4]
.sym 44639 lm32_cpu.sexth_result_x[3]
.sym 44640 lm32_cpu.operand_1_x[3]
.sym 44644 lm32_cpu.sexth_result_x[4]
.sym 44645 lm32_cpu.operand_1_x[4]
.sym 44651 $abc$46512$n4508
.sym 44652 $abc$46512$n8370
.sym 44653 $abc$46512$n8366
.sym 44654 $abc$46512$n4283_1
.sym 44655 lm32_cpu.x_result[3]
.sym 44656 $abc$46512$n8378
.sym 44657 lm32_cpu.x_result[11]
.sym 44658 $abc$46512$n4364_1
.sym 44663 lm32_cpu.adder.addsub.tmp_addResult[3]
.sym 44664 lm32_cpu.sexth_result_x[4]
.sym 44665 lm32_cpu.sexth_result_x[0]
.sym 44668 lm32_cpu.x_result[6]
.sym 44669 lm32_cpu.pc_x[21]
.sym 44670 lm32_cpu.operand_1_x[3]
.sym 44671 $abc$46512$n4423_1
.sym 44672 $abc$46512$n7853
.sym 44673 $abc$46512$n3880
.sym 44675 $abc$46512$n8382
.sym 44677 $abc$46512$n8319
.sym 44679 $abc$46512$n8293
.sym 44680 $abc$46512$n8390
.sym 44682 $abc$46512$n8392
.sym 44683 lm32_cpu.operand_1_x[7]
.sym 44684 $abc$46512$n8396
.sym 44685 $abc$46512$n8356
.sym 44686 $abc$46512$n8370
.sym 44689 $PACKER_VCC_NET_$glb_clk
.sym 44692 $abc$46512$n8354
.sym 44693 $abc$46512$n8289
.sym 44694 $abc$46512$n8362
.sym 44695 $abc$46512$n8353
.sym 44697 $PACKER_VCC_NET_$glb_clk
.sym 44699 $abc$46512$n8297
.sym 44700 $abc$46512$n8364
.sym 44702 $abc$46512$n8295
.sym 44703 lm32_cpu.sexth_result_x[1]
.sym 44705 $abc$46512$n8293
.sym 44706 $abc$46512$n8358
.sym 44707 $abc$46512$n8356
.sym 44708 $abc$46512$n8299
.sym 44719 $abc$46512$n8360
.sym 44727 lm32_cpu.sexth_result_x[1]
.sym 44730 $auto$maccmap.cc:240:synth$8328.C[1]
.sym 44732 lm32_cpu.sexth_result_x[1]
.sym 44733 $abc$46512$n8353
.sym 44734 lm32_cpu.sexth_result_x[1]
.sym 44736 $auto$maccmap.cc:240:synth$8328.C[2]
.sym 44738 $abc$46512$n8289
.sym 44739 $abc$46512$n8354
.sym 44740 $auto$maccmap.cc:240:synth$8328.C[1]
.sym 44742 $auto$maccmap.cc:240:synth$8328.C[3]
.sym 44744 $abc$46512$n8356
.sym 44745 $PACKER_VCC_NET_$glb_clk
.sym 44746 $auto$maccmap.cc:240:synth$8328.C[2]
.sym 44748 $auto$maccmap.cc:240:synth$8328.C[4]
.sym 44750 $abc$46512$n8358
.sym 44751 $abc$46512$n8293
.sym 44752 $auto$maccmap.cc:240:synth$8328.C[3]
.sym 44754 $auto$maccmap.cc:240:synth$8328.C[5]
.sym 44756 $abc$46512$n8360
.sym 44757 $abc$46512$n8295
.sym 44758 $auto$maccmap.cc:240:synth$8328.C[4]
.sym 44760 $auto$maccmap.cc:240:synth$8328.C[6]
.sym 44762 $abc$46512$n8297
.sym 44763 $abc$46512$n8362
.sym 44764 $auto$maccmap.cc:240:synth$8328.C[5]
.sym 44766 $auto$maccmap.cc:240:synth$8328.C[7]
.sym 44768 $abc$46512$n8299
.sym 44769 $abc$46512$n8364
.sym 44770 $auto$maccmap.cc:240:synth$8328.C[6]
.sym 44774 $abc$46512$n5641
.sym 44775 $abc$46512$n8386
.sym 44776 $abc$46512$n8323
.sym 44777 $abc$46512$n4487_1
.sym 44778 $abc$46512$n5630_1
.sym 44779 $abc$46512$n4304_1
.sym 44780 $abc$46512$n5640_1
.sym 44781 $abc$46512$n5646_1
.sym 44782 lm32_cpu.sexth_result_x[13]
.sym 44786 $abc$46512$n4362_1
.sym 44787 lm32_cpu.operand_1_x[1]
.sym 44788 lm32_cpu.adder.addsub.tmp_subResult[4]
.sym 44789 lm32_cpu.sexth_result_x[1]
.sym 44790 $abc$46512$n8362
.sym 44791 lm32_cpu.sexth_result_x[13]
.sym 44792 lm32_cpu.operand_1_x[20]
.sym 44794 $abc$46512$n4443_1
.sym 44795 lm32_cpu.sexth_result_x[12]
.sym 44797 sram_bus_dat_w[5]
.sym 44799 $abc$46512$n8362
.sym 44801 $abc$46512$n3887
.sym 44803 $abc$46512$n2490
.sym 44805 $abc$46512$n8347
.sym 44809 $abc$46512$n8386
.sym 44810 $auto$maccmap.cc:240:synth$8328.C[7]
.sym 44816 $abc$46512$n8368
.sym 44817 $abc$46512$n8366
.sym 44818 $abc$46512$n8372
.sym 44820 $abc$46512$n8301
.sym 44822 $abc$46512$n8305
.sym 44823 $abc$46512$n8311
.sym 44824 $abc$46512$n8370
.sym 44825 $abc$46512$n8315
.sym 44826 $abc$46512$n8303
.sym 44828 $abc$46512$n8378
.sym 44830 $abc$46512$n8380
.sym 44834 $abc$46512$n8309
.sym 44835 $abc$46512$n8376
.sym 44838 $abc$46512$n8313
.sym 44840 $abc$46512$n8307
.sym 44846 $abc$46512$n8374
.sym 44847 $auto$maccmap.cc:240:synth$8328.C[8]
.sym 44849 $abc$46512$n8301
.sym 44850 $abc$46512$n8366
.sym 44851 $auto$maccmap.cc:240:synth$8328.C[7]
.sym 44853 $auto$maccmap.cc:240:synth$8328.C[9]
.sym 44855 $abc$46512$n8303
.sym 44856 $abc$46512$n8368
.sym 44857 $auto$maccmap.cc:240:synth$8328.C[8]
.sym 44859 $auto$maccmap.cc:240:synth$8328.C[10]
.sym 44861 $abc$46512$n8305
.sym 44862 $abc$46512$n8370
.sym 44863 $auto$maccmap.cc:240:synth$8328.C[9]
.sym 44865 $auto$maccmap.cc:240:synth$8328.C[11]
.sym 44867 $abc$46512$n8307
.sym 44868 $abc$46512$n8372
.sym 44869 $auto$maccmap.cc:240:synth$8328.C[10]
.sym 44871 $auto$maccmap.cc:240:synth$8328.C[12]
.sym 44873 $abc$46512$n8309
.sym 44874 $abc$46512$n8374
.sym 44875 $auto$maccmap.cc:240:synth$8328.C[11]
.sym 44877 $auto$maccmap.cc:240:synth$8328.C[13]
.sym 44879 $abc$46512$n8376
.sym 44880 $abc$46512$n8311
.sym 44881 $auto$maccmap.cc:240:synth$8328.C[12]
.sym 44883 $auto$maccmap.cc:240:synth$8328.C[14]
.sym 44885 $abc$46512$n8313
.sym 44886 $abc$46512$n8378
.sym 44887 $auto$maccmap.cc:240:synth$8328.C[13]
.sym 44889 $auto$maccmap.cc:240:synth$8328.C[15]
.sym 44891 $abc$46512$n8380
.sym 44892 $abc$46512$n8315
.sym 44893 $auto$maccmap.cc:240:synth$8328.C[14]
.sym 44897 $abc$46512$n4162_1
.sym 44898 $abc$46512$n4201
.sym 44899 $abc$46512$n8325
.sym 44900 $abc$46512$n8388
.sym 44901 $abc$46512$n8396
.sym 44902 $abc$46512$n8321
.sym 44903 $abc$46512$n8331
.sym 44904 $abc$46512$n8384
.sym 44905 lm32_cpu.mc_arithmetic.a[17]
.sym 44907 spiflash_bus_adr[8]
.sym 44908 $abc$46512$n3624
.sym 44909 spiflash_bus_adr[6]
.sym 44910 lm32_cpu.operand_1_x[15]
.sym 44911 lm32_cpu.sexth_result_x[7]
.sym 44912 lm32_cpu.operand_1_x[17]
.sym 44914 lm32_cpu.operand_1_x[30]
.sym 44915 lm32_cpu.logic_op_x[1]
.sym 44916 lm32_cpu.x_result[4]
.sym 44917 lm32_cpu.operand_1_x[19]
.sym 44918 $abc$46512$n8368
.sym 44921 lm32_cpu.operand_0_x[24]
.sym 44922 $abc$46512$n4463_1
.sym 44923 $abc$46512$n8646
.sym 44924 lm32_cpu.logic_op_x[3]
.sym 44926 por_rst
.sym 44928 $abc$46512$n8414
.sym 44931 lm32_cpu.operand_1_x[0]
.sym 44932 $abc$46512$n3880
.sym 44933 $auto$maccmap.cc:240:synth$8328.C[15]
.sym 44941 $abc$46512$n8394
.sym 44946 $abc$46512$n8317
.sym 44947 $abc$46512$n8382
.sym 44948 $abc$46512$n8323
.sym 44949 $abc$46512$n8319
.sym 44950 $abc$46512$n8390
.sym 44951 $abc$46512$n8329
.sym 44952 $abc$46512$n8392
.sym 44953 $abc$46512$n8327
.sym 44956 $abc$46512$n8325
.sym 44958 $abc$46512$n8396
.sym 44959 $abc$46512$n8321
.sym 44961 $abc$46512$n8384
.sym 44965 $abc$46512$n8388
.sym 44968 $abc$46512$n8331
.sym 44969 $abc$46512$n8386
.sym 44970 $auto$maccmap.cc:240:synth$8328.C[16]
.sym 44972 $abc$46512$n8317
.sym 44973 $abc$46512$n8382
.sym 44974 $auto$maccmap.cc:240:synth$8328.C[15]
.sym 44976 $auto$maccmap.cc:240:synth$8328.C[17]
.sym 44978 $abc$46512$n8319
.sym 44979 $abc$46512$n8384
.sym 44980 $auto$maccmap.cc:240:synth$8328.C[16]
.sym 44982 $auto$maccmap.cc:240:synth$8328.C[18]
.sym 44984 $abc$46512$n8321
.sym 44985 $abc$46512$n8386
.sym 44986 $auto$maccmap.cc:240:synth$8328.C[17]
.sym 44988 $auto$maccmap.cc:240:synth$8328.C[19]
.sym 44990 $abc$46512$n8388
.sym 44991 $abc$46512$n8323
.sym 44992 $auto$maccmap.cc:240:synth$8328.C[18]
.sym 44994 $auto$maccmap.cc:240:synth$8328.C[20]
.sym 44996 $abc$46512$n8390
.sym 44997 $abc$46512$n8325
.sym 44998 $auto$maccmap.cc:240:synth$8328.C[19]
.sym 45000 $auto$maccmap.cc:240:synth$8328.C[21]
.sym 45002 $abc$46512$n8327
.sym 45003 $abc$46512$n8392
.sym 45004 $auto$maccmap.cc:240:synth$8328.C[20]
.sym 45006 $auto$maccmap.cc:240:synth$8328.C[22]
.sym 45008 $abc$46512$n8394
.sym 45009 $abc$46512$n8329
.sym 45010 $auto$maccmap.cc:240:synth$8328.C[21]
.sym 45012 $auto$maccmap.cc:240:synth$8328.C[23]
.sym 45014 $abc$46512$n8396
.sym 45015 $abc$46512$n8331
.sym 45016 $auto$maccmap.cc:240:synth$8328.C[22]
.sym 45020 $abc$46512$n6874_1
.sym 45021 $abc$46512$n8402
.sym 45022 $abc$46512$n4065_1
.sym 45023 $abc$46512$n5655
.sym 45024 $abc$46512$n3989
.sym 45025 $abc$46512$n8400
.sym 45026 $abc$46512$n8339
.sym 45027 $abc$46512$n8333
.sym 45028 lm32_cpu.operand_1_x[20]
.sym 45030 spiflash_bus_adr[8]
.sym 45031 spiflash_bus_adr[5]
.sym 45032 lm32_cpu.operand_1_x[16]
.sym 45033 lm32_cpu.operand_0_x[22]
.sym 45034 lm32_cpu.operand_1_x[28]
.sym 45035 lm32_cpu.eba[19]
.sym 45036 lm32_cpu.operand_1_x[10]
.sym 45037 $abc$46512$n8394
.sym 45038 lm32_cpu.operand_1_x[21]
.sym 45039 $abc$46512$n8329
.sym 45040 lm32_cpu.sexth_result_x[10]
.sym 45041 $abc$46512$n8327
.sym 45042 lm32_cpu.operand_1_x[22]
.sym 45043 lm32_cpu.sexth_result_x[8]
.sym 45044 lm32_cpu.adder.addsub.tmp_addResult[15]
.sym 45045 lm32_cpu.x_result[2]
.sym 45046 lm32_cpu.adder.addsub.tmp_addResult[22]
.sym 45047 lm32_cpu.operand_1_x[24]
.sym 45048 lm32_cpu.logic_op_x[2]
.sym 45049 sram_bus_dat_w[6]
.sym 45050 sram_bus_dat_w[4]
.sym 45053 lm32_cpu.logic_op_x[0]
.sym 45054 lm32_cpu.x_result_sel_csr_x
.sym 45055 $abc$46512$n8402
.sym 45056 $auto$maccmap.cc:240:synth$8328.C[23]
.sym 45061 $abc$46512$n8412
.sym 45063 $abc$46512$n8406
.sym 45065 $abc$46512$n8343
.sym 45067 $abc$46512$n8337
.sym 45069 $abc$46512$n8408
.sym 45071 $abc$46512$n8345
.sym 45073 $abc$46512$n8398
.sym 45074 $abc$46512$n8335
.sym 45075 $abc$46512$n8347
.sym 45078 $abc$46512$n8402
.sym 45082 $abc$46512$n8400
.sym 45083 $abc$46512$n8339
.sym 45087 $abc$46512$n8404
.sym 45090 $abc$46512$n8410
.sym 45091 $abc$46512$n8341
.sym 45092 $abc$46512$n8333
.sym 45093 $auto$maccmap.cc:240:synth$8328.C[24]
.sym 45095 $abc$46512$n8398
.sym 45096 $abc$46512$n8333
.sym 45097 $auto$maccmap.cc:240:synth$8328.C[23]
.sym 45099 $auto$maccmap.cc:240:synth$8328.C[25]
.sym 45101 $abc$46512$n8335
.sym 45102 $abc$46512$n8400
.sym 45103 $auto$maccmap.cc:240:synth$8328.C[24]
.sym 45105 $auto$maccmap.cc:240:synth$8328.C[26]
.sym 45107 $abc$46512$n8402
.sym 45108 $abc$46512$n8337
.sym 45109 $auto$maccmap.cc:240:synth$8328.C[25]
.sym 45111 $auto$maccmap.cc:240:synth$8328.C[27]
.sym 45113 $abc$46512$n8339
.sym 45114 $abc$46512$n8404
.sym 45115 $auto$maccmap.cc:240:synth$8328.C[26]
.sym 45117 $auto$maccmap.cc:240:synth$8328.C[28]
.sym 45119 $abc$46512$n8341
.sym 45120 $abc$46512$n8406
.sym 45121 $auto$maccmap.cc:240:synth$8328.C[27]
.sym 45123 $auto$maccmap.cc:240:synth$8328.C[29]
.sym 45125 $abc$46512$n8343
.sym 45126 $abc$46512$n8408
.sym 45127 $auto$maccmap.cc:240:synth$8328.C[28]
.sym 45129 $auto$maccmap.cc:240:synth$8328.C[30]
.sym 45131 $abc$46512$n8345
.sym 45132 $abc$46512$n8410
.sym 45133 $auto$maccmap.cc:240:synth$8328.C[29]
.sym 45135 $auto$maccmap.cc:240:synth$8328.C[31]
.sym 45137 $abc$46512$n8412
.sym 45138 $abc$46512$n8347
.sym 45139 $auto$maccmap.cc:240:synth$8328.C[30]
.sym 45143 $abc$46512$n3969_1
.sym 45144 $abc$46512$n6830
.sym 45145 $abc$46512$n8347
.sym 45146 $abc$46512$n3930
.sym 45147 $abc$46512$n6828_1
.sym 45148 $abc$46512$n8410
.sym 45149 $abc$46512$n6829_1
.sym 45150 storage[13][4]
.sym 45151 $abc$46512$n8408
.sym 45152 $abc$46512$n6879_1
.sym 45155 lm32_cpu.x_result_sel_csr_x
.sym 45156 $abc$46512$n6884
.sym 45158 $abc$46512$n4301_1
.sym 45159 $abc$46512$n8345
.sym 45160 $abc$46512$n5655
.sym 45161 $abc$46512$n6846_1
.sym 45162 $abc$46512$n8406
.sym 45163 lm32_cpu.operand_1_x[25]
.sym 45164 lm32_cpu.operand_1_x[22]
.sym 45165 lm32_cpu.operand_1_x[15]
.sym 45166 lm32_cpu.operand_1_x[28]
.sym 45167 $abc$46512$n5618_1
.sym 45168 lm32_cpu.store_operand_x[3]
.sym 45169 lm32_cpu.interrupt_unit.im[13]
.sym 45170 $abc$46512$n4508
.sym 45171 $abc$46512$n3989
.sym 45173 $abc$46512$n8404
.sym 45174 lm32_cpu.branch_target_x[13]
.sym 45175 $abc$46512$n7956
.sym 45177 lm32_cpu.adder.addsub.tmp_addResult[29]
.sym 45178 $abc$46512$n6830
.sym 45179 $auto$maccmap.cc:240:synth$8328.C[31]
.sym 45185 lm32_cpu.operand_0_x[23]
.sym 45186 $abc$46512$n7956
.sym 45188 $abc$46512$n8414
.sym 45189 lm32_cpu.operand_0_x[24]
.sym 45190 lm32_cpu.operand_1_x[23]
.sym 45196 $abc$46512$n8349
.sym 45198 sram_bus_dat_w[4]
.sym 45202 sram_bus_dat_w[3]
.sym 45207 lm32_cpu.operand_1_x[24]
.sym 45209 sram_bus_dat_w[6]
.sym 45216 $nextpnr_ICESTORM_LC_47$I3
.sym 45218 $abc$46512$n8349
.sym 45219 $abc$46512$n8414
.sym 45220 $auto$maccmap.cc:240:synth$8328.C[31]
.sym 45226 $nextpnr_ICESTORM_LC_47$I3
.sym 45231 sram_bus_dat_w[3]
.sym 45236 sram_bus_dat_w[6]
.sym 45241 lm32_cpu.operand_1_x[23]
.sym 45242 lm32_cpu.operand_0_x[23]
.sym 45249 lm32_cpu.operand_0_x[23]
.sym 45250 lm32_cpu.operand_1_x[23]
.sym 45254 lm32_cpu.operand_0_x[24]
.sym 45256 lm32_cpu.operand_1_x[24]
.sym 45259 sram_bus_dat_w[4]
.sym 45263 $abc$46512$n7956
.sym 45264 sys_clk_$glb_clk
.sym 45266 $abc$46512$n6806
.sym 45267 $abc$46512$n8404
.sym 45268 $abc$46512$n4281_1
.sym 45269 lm32_cpu.x_result[22]
.sym 45270 spiflash_sr[1]
.sym 45271 spiflash_sr[0]
.sym 45272 $abc$46512$n8341
.sym 45273 $abc$46512$n7104_1
.sym 45274 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 45275 $abc$46512$n7993
.sym 45276 lm32_cpu.load_store_unit.store_data_m[0]
.sym 45277 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 45278 lm32_cpu.x_result_sel_sext_x
.sym 45279 $abc$46512$n6848
.sym 45281 spiflash_bus_adr[8]
.sym 45282 $abc$46512$n6818
.sym 45283 lm32_cpu.operand_0_x[29]
.sym 45284 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 45285 $abc$46512$n1649
.sym 45286 sram_bus_dat_w[4]
.sym 45287 lm32_cpu.logic_op_x[1]
.sym 45288 lm32_cpu.eba[15]
.sym 45289 lm32_cpu.operand_0_x[23]
.sym 45290 $abc$46512$n8347
.sym 45291 lm32_cpu.x_result[8]
.sym 45292 $abc$46512$n3930
.sym 45293 $abc$46512$n3887
.sym 45294 lm32_cpu.eba[1]
.sym 45295 $abc$46512$n2490
.sym 45296 $abc$46512$n2490
.sym 45297 $abc$46512$n3887
.sym 45298 lm32_cpu.interrupt_unit.im[1]
.sym 45299 lm32_cpu.x_result[27]
.sym 45300 $abc$46512$n6880_1
.sym 45301 $abc$46512$n3365
.sym 45310 lm32_cpu.operand_1_x[23]
.sym 45312 lm32_cpu.operand_1_x[17]
.sym 45314 lm32_cpu.operand_1_x[11]
.sym 45315 lm32_cpu.operand_1_x[19]
.sym 45318 $abc$46512$n2444
.sym 45319 lm32_cpu.operand_1_x[13]
.sym 45320 lm32_cpu.operand_1_x[10]
.sym 45322 lm32_cpu.operand_1_x[28]
.sym 45326 lm32_cpu.operand_1_x[22]
.sym 45343 lm32_cpu.operand_1_x[13]
.sym 45348 lm32_cpu.operand_1_x[23]
.sym 45355 lm32_cpu.operand_1_x[22]
.sym 45361 lm32_cpu.operand_1_x[28]
.sym 45367 lm32_cpu.operand_1_x[17]
.sym 45370 lm32_cpu.operand_1_x[19]
.sym 45376 lm32_cpu.operand_1_x[10]
.sym 45382 lm32_cpu.operand_1_x[11]
.sym 45386 $abc$46512$n2444
.sym 45387 sys_clk_$glb_clk
.sym 45388 lm32_cpu.rst_i_$glb_sr
.sym 45389 lm32_cpu.x_result[17]
.sym 45390 lm32_cpu.x_result[26]
.sym 45391 lm32_cpu.interrupt_unit.im[1]
.sym 45392 lm32_cpu.interrupt_unit.im[2]
.sym 45393 lm32_cpu.interrupt_unit.im_csr_read_data
.sym 45394 $abc$46512$n3987
.sym 45395 $abc$46512$n6881
.sym 45396 lm32_cpu.interrupt_unit.im[26]
.sym 45397 lm32_cpu.operand_1_x[19]
.sym 45398 $abc$46512$n4062_1
.sym 45399 $abc$46512$n4062_1
.sym 45400 lm32_cpu.store_operand_x[4]
.sym 45401 lm32_cpu.mc_arithmetic.operand_0_d[26]
.sym 45402 $abc$46512$n8341
.sym 45403 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 45404 $abc$46512$n4663
.sym 45405 $abc$46512$n3878
.sym 45406 lm32_cpu.operand_1_x[23]
.sym 45407 lm32_cpu.operand_1_x[25]
.sym 45408 lm32_cpu.operand_1_x[11]
.sym 45409 $abc$46512$n3888
.sym 45410 $abc$46512$n3878
.sym 45411 lm32_cpu.operand_1_x[29]
.sym 45412 spiflash_miso1
.sym 45414 $abc$46512$n3969_1
.sym 45415 lm32_cpu.x_result[22]
.sym 45416 $abc$46512$n3987
.sym 45417 lm32_cpu.operand_1_x[0]
.sym 45418 $abc$46512$n4463_1
.sym 45419 spiflash_sr[0]
.sym 45420 $abc$46512$n3968
.sym 45421 $abc$46512$n6805_1
.sym 45422 lm32_cpu.x_result[17]
.sym 45423 $abc$46512$n1648
.sym 45424 lm32_cpu.eba[6]
.sym 45431 lm32_cpu.operand_1_x[28]
.sym 45434 lm32_cpu.eba[8]
.sym 45435 $abc$46512$n4161_1
.sym 45436 lm32_cpu.operand_1_x[22]
.sym 45438 lm32_cpu.x_result_sel_csr_x
.sym 45439 $abc$46512$n3888
.sym 45440 lm32_cpu.x_result_sel_add_x
.sym 45443 lm32_cpu.eba[10]
.sym 45444 $abc$46512$n3968
.sym 45446 $abc$46512$n4064_1
.sym 45450 $abc$46512$n4063
.sym 45451 lm32_cpu.interrupt_unit.im[22]
.sym 45452 lm32_cpu.operand_1_x[13]
.sym 45453 $abc$46512$n3887
.sym 45457 $abc$46512$n2490
.sym 45460 lm32_cpu.operand_1_x[23]
.sym 45464 lm32_cpu.interrupt_unit.im[22]
.sym 45466 $abc$46512$n3887
.sym 45470 lm32_cpu.operand_1_x[13]
.sym 45476 lm32_cpu.operand_1_x[28]
.sym 45481 lm32_cpu.x_result_sel_csr_x
.sym 45482 $abc$46512$n4063
.sym 45483 lm32_cpu.x_result_sel_add_x
.sym 45484 $abc$46512$n4064_1
.sym 45487 lm32_cpu.eba[8]
.sym 45488 $abc$46512$n3968
.sym 45489 $abc$46512$n3888
.sym 45490 $abc$46512$n4161_1
.sym 45496 lm32_cpu.operand_1_x[22]
.sym 45502 lm32_cpu.operand_1_x[23]
.sym 45506 lm32_cpu.eba[10]
.sym 45508 $abc$46512$n3888
.sym 45509 $abc$46512$n2490
.sym 45510 sys_clk_$glb_clk
.sym 45511 lm32_cpu.rst_i_$glb_sr
.sym 45512 $abc$46512$n6811_1
.sym 45513 $abc$46512$n3986_1
.sym 45514 lm32_cpu.x_result[29]
.sym 45515 $abc$46512$n4464_1
.sym 45516 lm32_cpu.x_result[27]
.sym 45517 $abc$46512$n6823_1
.sym 45518 $abc$46512$n4502
.sym 45519 lm32_cpu.load_store_unit.byte_enable_m[3]
.sym 45520 spiflash_bus_adr[6]
.sym 45522 spiflash_bus_adr[8]
.sym 45523 spiflash_bus_adr[6]
.sym 45524 lm32_cpu.load_store_unit.store_data_m[3]
.sym 45525 lm32_cpu.bypass_data_1[21]
.sym 45526 $abc$46512$n8002
.sym 45528 lm32_cpu.bypass_data_1[27]
.sym 45529 lm32_cpu.eba[13]
.sym 45531 lm32_cpu.x_result[17]
.sym 45532 $abc$46512$n2444
.sym 45533 lm32_cpu.x_result[26]
.sym 45534 lm32_cpu.x_result_sel_csr_x
.sym 45535 lm32_cpu.operand_1_x[28]
.sym 45536 lm32_cpu.interrupt_unit.im[1]
.sym 45537 lm32_cpu.x_result[27]
.sym 45538 lm32_cpu.interrupt_unit.im[2]
.sym 45539 $abc$46512$n4465
.sym 45540 $abc$46512$n5428
.sym 45541 lm32_cpu.size_x[1]
.sym 45542 $abc$46512$n3889
.sym 45543 $abc$46512$n2495
.sym 45544 lm32_cpu.bypass_data_1[18]
.sym 45545 lm32_cpu.x_result[2]
.sym 45546 lm32_cpu.x_result_sel_csr_x
.sym 45547 sram_bus_dat_w[4]
.sym 45555 $abc$46512$n4302_1
.sym 45556 lm32_cpu.x_result_sel_add_x
.sym 45557 lm32_cpu.eba[1]
.sym 45558 $abc$46512$n3888
.sym 45559 lm32_cpu.eba[19]
.sym 45560 $abc$46512$n3889
.sym 45563 lm32_cpu.interrupt_unit.im[28]
.sym 45564 $abc$46512$n2470
.sym 45565 $abc$46512$n4994
.sym 45566 $abc$46512$n3887
.sym 45567 lm32_cpu.x_result_sel_csr_x
.sym 45568 lm32_cpu.operand_1_x[1]
.sym 45569 lm32_cpu.interrupt_unit.ie_csr_read_data
.sym 45570 lm32_cpu.eba[18]
.sym 45571 $abc$46512$n4303_1
.sym 45572 $abc$46512$n4464_1
.sym 45573 $abc$46512$n3967_1
.sym 45575 lm32_cpu.cc[0]
.sym 45576 $abc$46512$n6965_1
.sym 45577 $abc$46512$n3968
.sym 45578 $abc$46512$n3889
.sym 45580 $abc$46512$n3968
.sym 45583 $abc$46512$n4501_1
.sym 45584 lm32_cpu.cc[1]
.sym 45587 $abc$46512$n4464_1
.sym 45592 lm32_cpu.interrupt_unit.im[28]
.sym 45593 lm32_cpu.eba[19]
.sym 45594 $abc$46512$n3888
.sym 45595 $abc$46512$n3887
.sym 45598 lm32_cpu.eba[1]
.sym 45601 $abc$46512$n3888
.sym 45604 lm32_cpu.x_result_sel_csr_x
.sym 45605 $abc$46512$n4303_1
.sym 45606 lm32_cpu.x_result_sel_add_x
.sym 45607 $abc$46512$n4302_1
.sym 45610 $abc$46512$n3968
.sym 45611 lm32_cpu.eba[18]
.sym 45612 $abc$46512$n3967_1
.sym 45613 $abc$46512$n3888
.sym 45616 $abc$46512$n6965_1
.sym 45617 lm32_cpu.cc[1]
.sym 45618 $abc$46512$n3889
.sym 45619 $abc$46512$n3968
.sym 45622 lm32_cpu.interrupt_unit.ie_csr_read_data
.sym 45624 lm32_cpu.operand_1_x[1]
.sym 45625 $abc$46512$n4994
.sym 45628 $abc$46512$n4501_1
.sym 45629 $abc$46512$n3889
.sym 45630 $abc$46512$n3968
.sym 45631 lm32_cpu.cc[0]
.sym 45632 $abc$46512$n2470
.sym 45633 sys_clk_$glb_clk
.sym 45634 lm32_cpu.rst_i_$glb_sr
.sym 45635 lm32_cpu.interrupt_unit.ie_csr_read_data
.sym 45636 $abc$46512$n3889
.sym 45637 $abc$46512$n4463_1
.sym 45638 $abc$46512$n3968
.sym 45639 $abc$46512$n2470
.sym 45640 $abc$46512$n6964
.sym 45641 $abc$46512$n4501_1
.sym 45642 $abc$46512$n6965_1
.sym 45643 lm32_cpu.load_store_unit.store_data_m[29]
.sym 45644 $abc$46512$n424
.sym 45645 $abc$46512$n4054_1
.sym 45647 $abc$46512$n424
.sym 45648 $abc$46512$n6822_1
.sym 45649 $abc$46512$n4302_1
.sym 45650 lm32_cpu.bypass_data_1[16]
.sym 45651 $abc$46512$n3966
.sym 45652 lm32_cpu.x_result_sel_add_x
.sym 45653 $abc$46512$n4994
.sym 45654 sram_bus_dat_w[0]
.sym 45655 lm32_cpu.x_result_sel_csr_x
.sym 45656 $abc$46512$n3928
.sym 45657 lm32_cpu.bypass_data_1[28]
.sym 45658 lm32_cpu.eba[7]
.sym 45659 lm32_cpu.interrupt_unit.csr[0]
.sym 45660 $abc$46512$n4148_1
.sym 45661 $abc$46512$n3887
.sym 45662 $abc$46512$n4508
.sym 45663 lm32_cpu.x_result[27]
.sym 45664 lm32_cpu.interrupt_unit.csr[1]
.sym 45666 lm32_cpu.eba[22]
.sym 45667 lm32_cpu.branch_target_x[13]
.sym 45668 $abc$46512$n5252
.sym 45669 lm32_cpu.instruction_unit.branch_target_m[13]
.sym 45670 $abc$46512$n3889
.sym 45681 lm32_cpu.eba[16]
.sym 45687 $abc$46512$n5252
.sym 45688 lm32_cpu.eba[9]
.sym 45689 lm32_cpu.store_operand_x[2]
.sym 45690 lm32_cpu.eba[22]
.sym 45692 lm32_cpu.x_result[17]
.sym 45693 lm32_cpu.branch_target_x[13]
.sym 45694 lm32_cpu.eba[6]
.sym 45695 lm32_cpu.branch_target_x[29]
.sym 45699 $abc$46512$n3887
.sym 45703 lm32_cpu.branch_target_x[23]
.sym 45704 $abc$46512$n2470
.sym 45707 lm32_cpu.branch_target_x[16]
.sym 45709 lm32_cpu.branch_target_x[16]
.sym 45710 lm32_cpu.eba[9]
.sym 45711 $abc$46512$n5252
.sym 45716 $abc$46512$n5252
.sym 45717 lm32_cpu.branch_target_x[13]
.sym 45718 lm32_cpu.eba[6]
.sym 45723 lm32_cpu.x_result[17]
.sym 45729 $abc$46512$n2470
.sym 45733 $abc$46512$n5252
.sym 45734 lm32_cpu.branch_target_x[29]
.sym 45736 lm32_cpu.eba[22]
.sym 45739 $abc$46512$n3887
.sym 45747 lm32_cpu.store_operand_x[2]
.sym 45751 lm32_cpu.eba[16]
.sym 45752 $abc$46512$n5252
.sym 45754 lm32_cpu.branch_target_x[23]
.sym 45755 $abc$46512$n2450_$glb_ce
.sym 45756 sys_clk_$glb_clk
.sym 45757 lm32_cpu.rst_i_$glb_sr
.sym 45758 $abc$46512$n4998_1
.sym 45759 $abc$46512$n4465
.sym 45760 lm32_cpu.load_store_unit.store_data_m[18]
.sym 45761 lm32_cpu.instruction_unit.branch_target_m[7]
.sym 45762 lm32_cpu.load_store_unit.store_data_m[16]
.sym 45763 $abc$46512$n3613
.sym 45764 $abc$46512$n2490
.sym 45765 $abc$46512$n3887
.sym 45767 $abc$46512$n5823
.sym 45768 $abc$46512$n5106
.sym 45769 lm32_cpu.load_store_unit.d_dat_o[15]
.sym 45770 lm32_cpu.interrupt_unit.csr[1]
.sym 45771 $abc$46512$n6902_1
.sym 45773 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 45774 lm32_cpu.operand_m[16]
.sym 45775 $abc$46512$n3888
.sym 45776 $abc$46512$n4097
.sym 45777 $abc$46512$n4918_1
.sym 45778 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 45779 $abc$46512$n3889
.sym 45780 $abc$46512$n3993
.sym 45781 slave_sel_r[0]
.sym 45782 $abc$46512$n4481_1
.sym 45783 lm32_cpu.operand_m[17]
.sym 45784 lm32_cpu.bypass_data_1[17]
.sym 45785 $abc$46512$n3641
.sym 45786 lm32_cpu.interrupt_unit.im[1]
.sym 45787 $abc$46512$n2490
.sym 45788 $abc$46512$n3365
.sym 45789 $abc$46512$n3887
.sym 45790 lm32_cpu.size_x[1]
.sym 45791 lm32_cpu.x_result[27]
.sym 45792 lm32_cpu.operand_m[29]
.sym 45793 lm32_cpu.x_result[29]
.sym 45801 $abc$46512$n3641
.sym 45803 lm32_cpu.pc_x[7]
.sym 45805 lm32_cpu.m_result_sel_compare_m
.sym 45806 $abc$46512$n4901_1
.sym 45807 lm32_cpu.x_result[17]
.sym 45809 lm32_cpu.operand_m[17]
.sym 45812 $abc$46512$n4772_1
.sym 45814 $abc$46512$n3624
.sym 45815 lm32_cpu.x_result[2]
.sym 45816 $abc$46512$n4465
.sym 45820 $abc$46512$n4149
.sym 45821 lm32_cpu.store_operand_x[0]
.sym 45822 $abc$46512$n4770_1
.sym 45823 lm32_cpu.store_operand_x[4]
.sym 45826 $abc$46512$n4153_1
.sym 45830 $abc$46512$n6783_1
.sym 45833 lm32_cpu.store_operand_x[4]
.sym 45841 lm32_cpu.pc_x[7]
.sym 45844 lm32_cpu.x_result[2]
.sym 45845 $abc$46512$n4901_1
.sym 45846 $abc$46512$n6783_1
.sym 45851 lm32_cpu.m_result_sel_compare_m
.sym 45852 lm32_cpu.operand_m[17]
.sym 45853 $abc$46512$n3641
.sym 45857 $abc$46512$n4465
.sym 45862 $abc$46512$n4770_1
.sym 45863 $abc$46512$n4772_1
.sym 45864 lm32_cpu.x_result[17]
.sym 45865 $abc$46512$n6783_1
.sym 45868 $abc$46512$n3624
.sym 45869 $abc$46512$n4149
.sym 45870 $abc$46512$n4153_1
.sym 45871 lm32_cpu.x_result[17]
.sym 45877 lm32_cpu.store_operand_x[0]
.sym 45878 $abc$46512$n2450_$glb_ce
.sym 45879 sys_clk_$glb_clk
.sym 45880 lm32_cpu.rst_i_$glb_sr
.sym 45881 lm32_cpu.bypass_data_1[20]
.sym 45882 $abc$46512$n3875
.sym 45883 $abc$46512$n3615
.sym 45884 lm32_cpu.operand_m[29]
.sym 45885 lm32_cpu.load_store_unit.store_data_m[15]
.sym 45886 lm32_cpu.load_store_unit.byte_enable_m[1]
.sym 45887 $abc$46512$n4481_1
.sym 45888 $abc$46512$n4743
.sym 45889 lm32_cpu.instruction_unit.instruction_d[4]
.sym 45890 lm32_cpu.load_store_unit.store_data_m[28]
.sym 45893 $abc$46512$n4184_1
.sym 45894 $abc$46512$n2490
.sym 45896 lm32_cpu.instruction_unit.branch_target_m[7]
.sym 45897 $abc$46512$n5252
.sym 45898 lm32_cpu.branch_target_x[24]
.sym 45899 lm32_cpu.bypass_data_1[2]
.sym 45900 $abc$46512$n4772_1
.sym 45901 $abc$46512$n6843_1
.sym 45902 $abc$46512$n4901_1
.sym 45903 lm32_cpu.operand_m[18]
.sym 45904 $abc$46512$n1649
.sym 45905 lm32_cpu.load_store_unit.store_data_m[18]
.sym 45906 $abc$46512$n4994
.sym 45907 lm32_cpu.store_operand_x[0]
.sym 45908 $abc$46512$n4994
.sym 45909 lm32_cpu.bypass_data_1[24]
.sym 45910 lm32_cpu.load_store_unit.d_sel_o[1]
.sym 45911 $abc$46512$n4012_1
.sym 45912 lm32_cpu.x_result[22]
.sym 45913 $abc$46512$n6783_1
.sym 45914 lm32_cpu.size_x[0]
.sym 45916 spiflash_sr[0]
.sym 45922 lm32_cpu.load_store_unit.store_data_m[24]
.sym 45923 $abc$46512$n4671
.sym 45924 $abc$46512$n2567
.sym 45925 $abc$46512$n3649
.sym 45926 lm32_cpu.x_result[24]
.sym 45928 $abc$46512$n3641
.sym 45929 $abc$46512$n4673
.sym 45931 lm32_cpu.operand_m[24]
.sym 45932 lm32_cpu.operand_m[24]
.sym 45933 $abc$46512$n6783_1
.sym 45934 lm32_cpu.x_result[24]
.sym 45935 lm32_cpu.x_result[27]
.sym 45936 lm32_cpu.m_result_sel_compare_m
.sym 45939 $abc$46512$n4013
.sym 45942 lm32_cpu.load_store_unit.store_data_m[15]
.sym 45943 $abc$46512$n3624
.sym 45944 $abc$46512$n4699_1
.sym 45947 $abc$46512$n3875
.sym 45950 $abc$46512$n4701_1
.sym 45951 $abc$46512$n4017
.sym 45957 lm32_cpu.load_store_unit.store_data_m[24]
.sym 45961 $abc$46512$n4671
.sym 45962 $abc$46512$n6783_1
.sym 45963 $abc$46512$n4673
.sym 45964 lm32_cpu.x_result[27]
.sym 45969 lm32_cpu.load_store_unit.store_data_m[15]
.sym 45974 $abc$46512$n3875
.sym 45979 lm32_cpu.operand_m[24]
.sym 45980 lm32_cpu.m_result_sel_compare_m
.sym 45982 $abc$46512$n3649
.sym 45985 lm32_cpu.m_result_sel_compare_m
.sym 45987 lm32_cpu.operand_m[24]
.sym 45988 $abc$46512$n3641
.sym 45991 $abc$46512$n6783_1
.sym 45992 $abc$46512$n4701_1
.sym 45993 $abc$46512$n4699_1
.sym 45994 lm32_cpu.x_result[24]
.sym 45997 $abc$46512$n3624
.sym 45998 lm32_cpu.x_result[24]
.sym 45999 $abc$46512$n4013
.sym 46000 $abc$46512$n4017
.sym 46001 $abc$46512$n2567
.sym 46002 sys_clk_$glb_clk
.sym 46003 lm32_cpu.rst_i_$glb_sr
.sym 46004 $abc$46512$n4429_1
.sym 46005 lm32_cpu.bypass_data_1[3]
.sym 46006 $abc$46512$n5302_1
.sym 46007 $abc$46512$n3916
.sym 46008 lm32_cpu.memop_pc_w[16]
.sym 46009 $abc$46512$n4651
.sym 46010 lm32_cpu.bypass_data_1[29]
.sym 46011 $abc$46512$n3921
.sym 46012 lm32_cpu.pc_f[4]
.sym 46013 sram_bus_dat_w[0]
.sym 46014 basesoc_bus_wishbone_ack
.sym 46015 spiflash_bus_adr[3]
.sym 46016 lm32_cpu.load_store_unit.store_data_m[24]
.sym 46017 basesoc_sram_we[0]
.sym 46018 lm32_cpu.operand_m[28]
.sym 46020 $abc$46512$n2567
.sym 46021 $abc$46512$n3649
.sym 46022 $abc$46512$n6862_1
.sym 46023 lm32_cpu.load_store_unit.store_data_x[15]
.sym 46024 lm32_cpu.m_result_sel_compare_m
.sym 46025 $abc$46512$n2816
.sym 46026 lm32_cpu.eba[19]
.sym 46028 sram_bus_dat_w[4]
.sym 46029 $abc$46512$n4892_1
.sym 46030 lm32_cpu.x_result[27]
.sym 46032 $abc$46512$n3624
.sym 46033 $abc$46512$n6332_1
.sym 46034 lm32_cpu.size_x[1]
.sym 46035 lm32_cpu.eba[18]
.sym 46036 $abc$46512$n6350_1
.sym 46037 $abc$46512$n4430_1
.sym 46038 lm32_cpu.pc_x[13]
.sym 46039 spiflash_bus_adr[5]
.sym 46047 $abc$46512$n2562
.sym 46048 lm32_cpu.operand_m[27]
.sym 46049 $abc$46512$n3959_1
.sym 46054 lm32_cpu.m_result_sel_compare_m
.sym 46055 $abc$46512$n3641
.sym 46056 $abc$46512$n4641
.sym 46057 lm32_cpu.operand_m[21]
.sym 46058 lm32_cpu.load_store_unit.byte_enable_m[1]
.sym 46059 $abc$46512$n4672
.sym 46061 lm32_cpu.x_result[27]
.sym 46064 $abc$46512$n3955_1
.sym 46065 lm32_cpu.w_result[27]
.sym 46068 $abc$46512$n3649
.sym 46069 lm32_cpu.operand_m[18]
.sym 46070 $abc$46512$n4614
.sym 46071 lm32_cpu.w_result[30]
.sym 46073 $abc$46512$n3624
.sym 46080 lm32_cpu.load_store_unit.byte_enable_m[1]
.sym 46084 $abc$46512$n3649
.sym 46085 $abc$46512$n4614
.sym 46086 $abc$46512$n4672
.sym 46087 lm32_cpu.w_result[27]
.sym 46093 lm32_cpu.operand_m[18]
.sym 46096 $abc$46512$n3955_1
.sym 46097 $abc$46512$n3959_1
.sym 46098 $abc$46512$n3624
.sym 46099 lm32_cpu.x_result[27]
.sym 46103 lm32_cpu.operand_m[27]
.sym 46104 lm32_cpu.m_result_sel_compare_m
.sym 46105 $abc$46512$n3641
.sym 46110 lm32_cpu.operand_m[21]
.sym 46114 $abc$46512$n4641
.sym 46115 lm32_cpu.w_result[30]
.sym 46116 $abc$46512$n4614
.sym 46117 $abc$46512$n3649
.sym 46120 $abc$46512$n3649
.sym 46122 lm32_cpu.operand_m[27]
.sym 46123 lm32_cpu.m_result_sel_compare_m
.sym 46124 $abc$46512$n2562
.sym 46125 sys_clk_$glb_clk
.sym 46126 lm32_cpu.rst_i_$glb_sr
.sym 46127 lm32_cpu.load_store_unit.sign_extend_m
.sym 46128 $abc$46512$n4051
.sym 46129 lm32_cpu.operand_m[22]
.sym 46130 lm32_cpu.load_store_unit.size_m[1]
.sym 46131 lm32_cpu.operand_m[3]
.sym 46132 $abc$46512$n4056_1
.sym 46133 lm32_cpu.bypass_data_1[22]
.sym 46134 $abc$46512$n4722
.sym 46135 lm32_cpu.pc_x[29]
.sym 46136 lm32_cpu.pc_d[19]
.sym 46139 $abc$46512$n5252
.sym 46140 $abc$46512$n6797
.sym 46141 $abc$46512$n5174
.sym 46142 $abc$46512$n5925
.sym 46143 $abc$46512$n2562
.sym 46145 lm32_cpu.load_store_unit.d_adr_o[18]
.sym 46146 lm32_cpu.instruction_unit.branch_target_m[29]
.sym 46147 $abc$46512$n5182
.sym 46148 lm32_cpu.eba[3]
.sym 46149 lm32_cpu.pc_m[16]
.sym 46150 lm32_cpu.m_result_sel_compare_m
.sym 46151 $abc$46512$n3874
.sym 46153 lm32_cpu.operand_w[30]
.sym 46154 $abc$46512$n3954
.sym 46155 $abc$46512$n6359
.sym 46156 $abc$46512$n4614
.sym 46157 $abc$46512$n2463
.sym 46158 lm32_cpu.w_result[22]
.sym 46159 $abc$46512$n4290_1
.sym 46160 $abc$46512$n4145
.sym 46161 lm32_cpu.load_store_unit.size_m[1]
.sym 46162 $abc$46512$n4051
.sym 46168 $abc$46512$n5252
.sym 46169 lm32_cpu.w_result[22]
.sym 46171 $abc$46512$n4172
.sym 46172 $abc$46512$n4614
.sym 46173 lm32_cpu.pc_x[10]
.sym 46174 $abc$46512$n4146
.sym 46176 lm32_cpu.w_result_sel_load_x
.sym 46178 $abc$46512$n3902
.sym 46179 lm32_cpu.pc_x[6]
.sym 46181 lm32_cpu.w_result[30]
.sym 46182 $abc$46512$n6797
.sym 46186 $abc$46512$n3649
.sym 46189 $abc$46512$n4721
.sym 46190 lm32_cpu.x_result[27]
.sym 46191 $abc$46512$n5489
.sym 46198 lm32_cpu.pc_x[13]
.sym 46199 $abc$46512$n3641
.sym 46203 lm32_cpu.pc_x[6]
.sym 46207 $abc$46512$n6797
.sym 46208 lm32_cpu.w_result[30]
.sym 46209 $abc$46512$n3902
.sym 46210 $abc$46512$n3641
.sym 46215 $abc$46512$n5252
.sym 46216 lm32_cpu.w_result_sel_load_x
.sym 46220 lm32_cpu.x_result[27]
.sym 46226 lm32_cpu.pc_x[10]
.sym 46231 $abc$46512$n4172
.sym 46232 $abc$46512$n4146
.sym 46233 $abc$46512$n5489
.sym 46237 $abc$46512$n3649
.sym 46238 lm32_cpu.w_result[22]
.sym 46239 $abc$46512$n4614
.sym 46240 $abc$46512$n4721
.sym 46243 lm32_cpu.pc_x[13]
.sym 46247 $abc$46512$n2450_$glb_ce
.sym 46248 sys_clk_$glb_clk
.sym 46249 lm32_cpu.rst_i_$glb_sr
.sym 46250 $abc$46512$n4892_1
.sym 46251 $abc$46512$n4849_1
.sym 46252 $abc$46512$n6909_1
.sym 46253 $abc$46512$n6910_1
.sym 46254 $abc$46512$n4430_1
.sym 46255 lm32_cpu.operand_w[22]
.sym 46256 $abc$46512$n4449_1
.sym 46257 $abc$46512$n3850_1
.sym 46258 lm32_cpu.w_result_sel_load_x
.sym 46259 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 46260 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 46262 lm32_cpu.load_store_unit.exception_m
.sym 46263 lm32_cpu.bypass_data_1[22]
.sym 46264 lm32_cpu.size_x[1]
.sym 46265 $abc$46512$n4172
.sym 46266 $abc$46512$n6783_1
.sym 46267 lm32_cpu.eba[10]
.sym 46268 lm32_cpu.m_result_sel_compare_m
.sym 46269 lm32_cpu.pc_x[10]
.sym 46270 sram_bus_dat_w[5]
.sym 46271 $abc$46512$n2687
.sym 46272 lm32_cpu.load_store_unit.exception_m
.sym 46273 lm32_cpu.write_idx_w[4]
.sym 46274 $abc$46512$n3641
.sym 46276 lm32_cpu.w_result[12]
.sym 46277 $abc$46512$n6366
.sym 46278 lm32_cpu.operand_m[3]
.sym 46279 $abc$46512$n3365
.sym 46280 lm32_cpu.write_enable_q_w
.sym 46282 lm32_cpu.size_x[1]
.sym 46283 $abc$46512$n4893_1
.sym 46284 $abc$46512$n5925
.sym 46285 $abc$46512$n4431_1
.sym 46291 $abc$46512$n3624
.sym 46292 $abc$46512$n3901
.sym 46293 lm32_cpu.operand_m[8]
.sym 46294 lm32_cpu.operand_m[27]
.sym 46297 $abc$46512$n6941_1
.sym 46298 lm32_cpu.operand_w[27]
.sym 46300 lm32_cpu.w_result_sel_load_w
.sym 46301 lm32_cpu.x_result[8]
.sym 46302 $abc$46512$n4146
.sym 46304 $abc$46512$n6797
.sym 46305 $abc$46512$n6942_1
.sym 46306 $abc$46512$n3957_1
.sym 46307 $abc$46512$n4054_1
.sym 46308 lm32_cpu.w_result[22]
.sym 46310 lm32_cpu.m_result_sel_compare_m
.sym 46311 $abc$46512$n5320
.sym 46312 lm32_cpu.operand_w[22]
.sym 46313 lm32_cpu.operand_w[30]
.sym 46314 $abc$46512$n3772
.sym 46315 $abc$46512$n3900
.sym 46316 lm32_cpu.load_store_unit.exception_m
.sym 46317 $abc$46512$n3641
.sym 46318 $abc$46512$n4055
.sym 46320 $abc$46512$n4145
.sym 46324 $abc$46512$n6941_1
.sym 46325 $abc$46512$n6942_1
.sym 46326 $abc$46512$n3624
.sym 46327 $abc$46512$n3641
.sym 46330 $abc$46512$n3900
.sym 46331 $abc$46512$n4054_1
.sym 46332 lm32_cpu.operand_w[22]
.sym 46333 lm32_cpu.w_result_sel_load_w
.sym 46336 $abc$46512$n3957_1
.sym 46337 $abc$46512$n3900
.sym 46338 lm32_cpu.w_result_sel_load_w
.sym 46339 lm32_cpu.operand_w[27]
.sym 46342 $abc$46512$n3772
.sym 46343 $abc$46512$n4146
.sym 46345 $abc$46512$n4145
.sym 46348 $abc$46512$n4055
.sym 46349 lm32_cpu.w_result[22]
.sym 46350 $abc$46512$n6797
.sym 46351 $abc$46512$n3641
.sym 46354 $abc$46512$n3900
.sym 46355 lm32_cpu.w_result_sel_load_w
.sym 46356 $abc$46512$n3901
.sym 46357 lm32_cpu.operand_w[30]
.sym 46360 lm32_cpu.operand_m[8]
.sym 46361 lm32_cpu.x_result[8]
.sym 46362 $abc$46512$n3624
.sym 46363 lm32_cpu.m_result_sel_compare_m
.sym 46366 lm32_cpu.m_result_sel_compare_m
.sym 46367 lm32_cpu.load_store_unit.exception_m
.sym 46368 lm32_cpu.operand_m[27]
.sym 46369 $abc$46512$n5320
.sym 46371 sys_clk_$glb_clk
.sym 46372 lm32_cpu.rst_i_$glb_sr
.sym 46373 $abc$46512$n4436_1
.sym 46374 lm32_cpu.load_store_unit.exception_m
.sym 46375 shared_dat_r[5]
.sym 46376 lm32_cpu.load_store_unit.d_adr_o[3]
.sym 46378 $abc$46512$n5310_1
.sym 46379 lm32_cpu.load_store_unit.d_adr_o[9]
.sym 46380 lm32_cpu.w_result[10]
.sym 46381 $abc$46512$n3624
.sym 46382 lm32_cpu.operand_m[8]
.sym 46383 spiflash_bus_adr[8]
.sym 46385 $abc$46512$n5192
.sym 46386 $abc$46512$n4449_1
.sym 46387 $abc$46512$n4391_1
.sym 46388 $abc$46512$n4146
.sym 46390 $abc$46512$n1649
.sym 46391 $abc$46512$n6993_1
.sym 46392 $abc$46512$n5252
.sym 46393 lm32_cpu.x_result[12]
.sym 46394 $abc$46512$n5188
.sym 46395 $abc$46512$n5186
.sym 46396 $abc$46512$n3901
.sym 46397 lm32_cpu.load_store_unit.data_w[22]
.sym 46398 $abc$46512$n4922
.sym 46399 lm32_cpu.w_result_sel_load_w
.sym 46401 lm32_cpu.load_store_unit.data_w[11]
.sym 46402 lm32_cpu.w_result_sel_load_w
.sym 46404 lm32_cpu.load_store_unit.size_w[0]
.sym 46405 lm32_cpu.load_store_unit.store_data_m[18]
.sym 46406 lm32_cpu.load_store_unit.data_w[10]
.sym 46407 $abc$46512$n4994
.sym 46408 spiflash_sr[0]
.sym 46414 $abc$46512$n6940_1
.sym 46415 shared_dat_r[24]
.sym 46416 $abc$46512$n3649
.sym 46418 $abc$46512$n4815_1
.sym 46419 lm32_cpu.w_result[8]
.sym 46422 $abc$46512$n6988_1
.sym 46423 lm32_cpu.m_result_sel_compare_m
.sym 46424 $abc$46512$n3649
.sym 46425 $abc$46512$n6797
.sym 46426 $abc$46512$n4614
.sym 46429 $abc$46512$n4851_1
.sym 46436 lm32_cpu.w_result[12]
.sym 46437 lm32_cpu.operand_m[12]
.sym 46440 shared_dat_r[5]
.sym 46441 $abc$46512$n2552
.sym 46442 $abc$46512$n6907_1
.sym 46445 $abc$46512$n4435_1
.sym 46447 lm32_cpu.m_result_sel_compare_m
.sym 46448 lm32_cpu.operand_m[12]
.sym 46449 $abc$46512$n3649
.sym 46450 $abc$46512$n4614
.sym 46453 lm32_cpu.w_result[8]
.sym 46455 $abc$46512$n4614
.sym 46456 $abc$46512$n4851_1
.sym 46459 $abc$46512$n4815_1
.sym 46460 $abc$46512$n3649
.sym 46461 lm32_cpu.w_result[12]
.sym 46462 $abc$46512$n6988_1
.sym 46467 shared_dat_r[5]
.sym 46472 shared_dat_r[24]
.sym 46480 $abc$46512$n4435_1
.sym 46483 $abc$46512$n6797
.sym 46485 $abc$46512$n6940_1
.sym 46486 lm32_cpu.w_result[8]
.sym 46489 $abc$46512$n6907_1
.sym 46490 lm32_cpu.w_result[12]
.sym 46492 $abc$46512$n6797
.sym 46493 $abc$46512$n2552
.sym 46494 sys_clk_$glb_clk
.sym 46495 lm32_cpu.rst_i_$glb_sr
.sym 46496 lm32_cpu.operand_w[3]
.sym 46497 lm32_cpu.load_store_unit.data_w[26]
.sym 46498 lm32_cpu.w_result[11]
.sym 46499 lm32_cpu.w_result[14]
.sym 46500 $abc$46512$n4893_1
.sym 46501 $abc$46512$n4431_1
.sym 46502 shared_dat_r[7]
.sym 46503 lm32_cpu.load_store_unit.data_w[30]
.sym 46504 spiflash_bus_adr[5]
.sym 46505 spiflash_bus_adr[8]
.sym 46508 $abc$46512$n4796_1
.sym 46509 storage_1[10][1]
.sym 46510 $abc$46512$n3649
.sym 46512 lm32_cpu.operand_m[8]
.sym 46513 $abc$46512$n2562
.sym 46515 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 46516 $abc$46512$n2562
.sym 46517 $abc$46512$n2564
.sym 46518 $abc$46512$n6940_1
.sym 46519 shared_dat_r[24]
.sym 46520 lm32_cpu.load_store_unit.data_w[19]
.sym 46521 $abc$46512$n6332_1
.sym 46522 lm32_cpu.instruction_unit.i_adr_o[3]
.sym 46523 $abc$46512$n6384
.sym 46524 $abc$46512$n6350_1
.sym 46525 spiflash_sr[1]
.sym 46526 lm32_cpu.load_store_unit.data_w[2]
.sym 46527 $abc$46512$n3772
.sym 46528 sram_bus_dat_w[4]
.sym 46529 lm32_cpu.operand_m[9]
.sym 46531 slave_sel_r[1]
.sym 46537 lm32_cpu.load_store_unit.size_m[0]
.sym 46540 $abc$46512$n6797
.sym 46543 $abc$46512$n3772
.sym 46545 $abc$46512$n4862_1
.sym 46546 $abc$46512$n3641
.sym 46549 lm32_cpu.load_store_unit.size_w[1]
.sym 46551 $abc$46512$n4172
.sym 46552 $abc$46512$n4923
.sym 46553 $abc$46512$n4885
.sym 46554 lm32_cpu.load_store_unit.size_w[0]
.sym 46555 lm32_cpu.w_result[4]
.sym 46558 $abc$46512$n4922
.sym 46560 $abc$46512$n5398
.sym 46561 $abc$46512$n4614
.sym 46565 $abc$46512$n4415_1
.sym 46566 lm32_cpu.w_result[7]
.sym 46568 lm32_cpu.load_store_unit.data_w[30]
.sym 46571 $abc$46512$n4922
.sym 46572 $abc$46512$n4923
.sym 46573 $abc$46512$n4172
.sym 46577 lm32_cpu.load_store_unit.size_m[0]
.sym 46582 lm32_cpu.w_result[7]
.sym 46585 $abc$46512$n6797
.sym 46588 $abc$46512$n6797
.sym 46589 lm32_cpu.w_result[4]
.sym 46590 $abc$46512$n4415_1
.sym 46591 $abc$46512$n3641
.sym 46594 $abc$46512$n4885
.sym 46595 $abc$46512$n4614
.sym 46596 lm32_cpu.w_result[4]
.sym 46600 $abc$46512$n6797
.sym 46601 $abc$46512$n3772
.sym 46602 $abc$46512$n5398
.sym 46603 $abc$46512$n4923
.sym 46607 lm32_cpu.load_store_unit.size_w[1]
.sym 46608 lm32_cpu.load_store_unit.data_w[30]
.sym 46609 lm32_cpu.load_store_unit.size_w[0]
.sym 46612 $abc$46512$n4862_1
.sym 46613 lm32_cpu.w_result[7]
.sym 46614 $abc$46512$n4614
.sym 46617 sys_clk_$glb_clk
.sym 46618 lm32_cpu.rst_i_$glb_sr
.sym 46619 $abc$46512$n6321_1
.sym 46620 $abc$46512$n1648
.sym 46621 $abc$46512$n4210_1
.sym 46622 $abc$46512$n4270_1
.sym 46623 shared_dat_r[2]
.sym 46624 spiflash_bus_adr[1]
.sym 46625 lm32_cpu.w_result[6]
.sym 46626 $abc$46512$n4290_1
.sym 46628 lm32_cpu.instruction_unit.icache_refill_data[3]
.sym 46631 lm32_cpu.operand_w[14]
.sym 46632 $abc$46512$n6797
.sym 46633 $abc$46512$n5180
.sym 46634 lm32_cpu.w_result[14]
.sym 46637 $abc$46512$n4350_1
.sym 46638 lm32_cpu.pc_m[4]
.sym 46639 $abc$46512$n4411_1
.sym 46640 lm32_cpu.branch_target_x[16]
.sym 46641 $abc$46512$n5176
.sym 46642 lm32_cpu.w_result[11]
.sym 46643 lm32_cpu.w_result[11]
.sym 46644 lm32_cpu.write_idx_w[0]
.sym 46645 lm32_cpu.w_result[14]
.sym 46646 spiflash_bus_adr[1]
.sym 46647 $abc$46512$n4614
.sym 46648 $abc$46512$n4884
.sym 46649 $abc$46512$n5272_1
.sym 46650 $abc$46512$n4290_1
.sym 46652 spiflash_sr[7]
.sym 46654 $abc$46512$n1648
.sym 46661 lm32_cpu.load_store_unit.size_w[0]
.sym 46662 $abc$46512$n4434_1
.sym 46664 $abc$46512$n4433_1
.sym 46666 $abc$46512$n4353_1
.sym 46667 $abc$46512$n3858
.sym 46668 lm32_cpu.operand_w[3]
.sym 46669 lm32_cpu.load_store_unit.data_w[22]
.sym 46670 lm32_cpu.load_store_unit.data_w[27]
.sym 46671 lm32_cpu.load_store_unit.size_w[1]
.sym 46672 lm32_cpu.w_result_sel_load_w
.sym 46673 lm32_cpu.load_store_unit.data_w[11]
.sym 46674 lm32_cpu.load_store_unit.data_w[14]
.sym 46675 lm32_cpu.load_store_unit.data_w[30]
.sym 46676 lm32_cpu.load_store_unit.data_w[10]
.sym 46680 lm32_cpu.load_store_unit.data_w[19]
.sym 46682 lm32_cpu.write_enable_q_w
.sym 46684 $abc$46512$n4374_1
.sym 46685 lm32_cpu.load_store_unit.data_w[6]
.sym 46686 lm32_cpu.load_store_unit.data_w[2]
.sym 46689 $abc$46512$n328
.sym 46690 $abc$46512$n3856_1
.sym 46693 lm32_cpu.load_store_unit.data_w[6]
.sym 46694 $abc$46512$n3858
.sym 46695 $abc$46512$n4353_1
.sym 46696 lm32_cpu.load_store_unit.data_w[14]
.sym 46702 lm32_cpu.write_enable_q_w
.sym 46705 lm32_cpu.load_store_unit.data_w[30]
.sym 46706 $abc$46512$n3856_1
.sym 46707 lm32_cpu.load_store_unit.data_w[22]
.sym 46708 $abc$46512$n4374_1
.sym 46711 lm32_cpu.load_store_unit.size_w[0]
.sym 46712 lm32_cpu.load_store_unit.data_w[22]
.sym 46714 lm32_cpu.load_store_unit.size_w[1]
.sym 46717 lm32_cpu.load_store_unit.data_w[19]
.sym 46718 $abc$46512$n3858
.sym 46719 lm32_cpu.load_store_unit.data_w[11]
.sym 46720 $abc$46512$n4374_1
.sym 46723 lm32_cpu.load_store_unit.data_w[2]
.sym 46724 lm32_cpu.load_store_unit.data_w[10]
.sym 46725 $abc$46512$n3858
.sym 46726 $abc$46512$n4353_1
.sym 46729 $abc$46512$n4433_1
.sym 46730 lm32_cpu.operand_w[3]
.sym 46731 $abc$46512$n4434_1
.sym 46732 lm32_cpu.w_result_sel_load_w
.sym 46735 lm32_cpu.load_store_unit.data_w[27]
.sym 46737 lm32_cpu.load_store_unit.size_w[0]
.sym 46738 lm32_cpu.load_store_unit.size_w[1]
.sym 46740 sys_clk_$glb_clk
.sym 46741 $abc$46512$n328
.sym 46742 csrbank2_reload0_w[4]
.sym 46743 $abc$46512$n3741_1
.sym 46744 csrbank2_reload0_w[3]
.sym 46745 $abc$46512$n328
.sym 46746 lm32_cpu.load_store_unit.data_w[27]
.sym 46747 $abc$46512$n328
.sym 46748 spiflash_bus_adr[8]
.sym 46749 $abc$46512$n3749_1
.sym 46750 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 46751 lm32_cpu.load_store_unit.wb_data_m[10]
.sym 46754 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 46755 $abc$46512$n3865_1
.sym 46756 slave_sel_r[0]
.sym 46757 lm32_cpu.load_store_unit.exception_m
.sym 46758 lm32_cpu.load_store_unit.data_w[27]
.sym 46759 lm32_cpu.load_store_unit.size_w[1]
.sym 46761 $abc$46512$n4190_1
.sym 46762 $abc$46512$n4353_1
.sym 46763 $abc$46512$n3858
.sym 46764 lm32_cpu.operand_w[4]
.sym 46765 $abc$46512$n4190_1
.sym 46767 storage[15][5]
.sym 46768 lm32_cpu.write_enable_q_w
.sym 46769 $abc$46512$n5925
.sym 46770 lm32_cpu.write_idx_w[1]
.sym 46771 spiflash_bus_adr[8]
.sym 46772 grant
.sym 46773 lm32_cpu.write_idx_w[3]
.sym 46776 $abc$46512$n6366
.sym 46777 $abc$46512$n2567
.sym 46784 lm32_cpu.w_result[9]
.sym 46795 spiflash_sr[1]
.sym 46797 lm32_cpu.w_result[6]
.sym 46799 lm32_cpu.load_store_unit.data_w[3]
.sym 46800 lm32_cpu.store_operand_x[4]
.sym 46801 slave_sel_r[1]
.sym 46804 lm32_cpu.instruction_unit.icache_refill_data[17]
.sym 46806 lm32_cpu.w_result[8]
.sym 46808 basesoc_bus_wishbone_dat_r[1]
.sym 46809 $abc$46512$n3856_1
.sym 46811 lm32_cpu.load_store_unit.data_w[27]
.sym 46812 $abc$46512$n4353_1
.sym 46813 slave_sel_r[2]
.sym 46814 lm32_cpu.instruction_unit.icache_refill_data[18]
.sym 46819 lm32_cpu.store_operand_x[4]
.sym 46822 lm32_cpu.instruction_unit.icache_refill_data[17]
.sym 46828 $abc$46512$n4353_1
.sym 46829 lm32_cpu.load_store_unit.data_w[27]
.sym 46830 lm32_cpu.load_store_unit.data_w[3]
.sym 46831 $abc$46512$n3856_1
.sym 46834 slave_sel_r[2]
.sym 46835 basesoc_bus_wishbone_dat_r[1]
.sym 46836 spiflash_sr[1]
.sym 46837 slave_sel_r[1]
.sym 46840 lm32_cpu.instruction_unit.icache_refill_data[18]
.sym 46848 lm32_cpu.w_result[9]
.sym 46855 lm32_cpu.w_result[6]
.sym 46858 lm32_cpu.w_result[8]
.sym 46863 sys_clk_$glb_clk
.sym 46865 spiflash_sr[2]
.sym 46866 spiflash_sr[3]
.sym 46867 spiflash_sr[4]
.sym 46868 $abc$46512$n6366
.sym 46869 spiflash_sr[7]
.sym 46870 $abc$46512$n6339_1
.sym 46871 spiflash_sr[5]
.sym 46872 spiflash_sr[6]
.sym 46873 $abc$46512$n7575
.sym 46874 spiflash_bus_adr[8]
.sym 46875 spiflash_bus_adr[8]
.sym 46877 $abc$46512$n5161_1
.sym 46878 $abc$46512$n5186
.sym 46879 $abc$46512$n5005
.sym 46881 $abc$46512$n7573
.sym 46882 grant
.sym 46883 lm32_cpu.load_store_unit.store_data_m[22]
.sym 46884 $abc$46512$n5192
.sym 46885 $abc$46512$n5188
.sym 46886 csrbank2_load0_w[3]
.sym 46888 lm32_cpu.load_store_unit.d_dat_o[15]
.sym 46889 $abc$46512$n5887
.sym 46890 lm32_cpu.load_store_unit.store_data_m[18]
.sym 46908 $abc$46512$n7956
.sym 46916 slave_sel_r[2]
.sym 46917 sram_bus_dat_w[5]
.sym 46919 $abc$46512$n4614
.sym 46921 lm32_cpu.load_store_unit.store_data_m[23]
.sym 46923 $abc$46512$n5833
.sym 46928 slave_sel_r[1]
.sym 46931 spiflash_sr[3]
.sym 46936 basesoc_bus_wishbone_dat_r[3]
.sym 46941 lm32_cpu.load_store_unit.store_data_m[23]
.sym 46948 $abc$46512$n4614
.sym 46951 slave_sel_r[1]
.sym 46952 slave_sel_r[2]
.sym 46953 spiflash_sr[3]
.sym 46954 basesoc_bus_wishbone_dat_r[3]
.sym 46966 $abc$46512$n5833
.sym 46975 sram_bus_dat_w[5]
.sym 46985 $abc$46512$n7956
.sym 46986 sys_clk_$glb_clk
.sym 46988 slave_sel_r[1]
.sym 46989 basesoc_bus_wishbone_dat_r[2]
.sym 46990 $abc$46512$n6028
.sym 46991 $abc$46512$n2789
.sym 46992 spiflash_bus_dat_w[17]
.sym 46994 $abc$46512$n5903
.sym 46995 $abc$46512$n6384
.sym 46996 spiflash_bus_adr[6]
.sym 46997 spiflash_bus_adr[8]
.sym 46999 spiflash_bus_adr[6]
.sym 47000 $abc$46512$n3588
.sym 47002 $abc$46512$n5167_1
.sym 47004 sram_bus_dat_w[2]
.sym 47005 $abc$46512$n7026_1
.sym 47008 sys_rst
.sym 47010 $abc$46512$n5833
.sym 47011 $abc$46512$n5796_1
.sym 47012 lm32_cpu.load_store_unit.d_dat_o[23]
.sym 47013 spiflash_bus_dat_w[17]
.sym 47014 $abc$46512$n3588
.sym 47015 slave_sel_r[1]
.sym 47016 lm32_cpu.load_store_unit.d_dat_o[22]
.sym 47017 sram_bus_dat_w[0]
.sym 47018 spiflash_bus_adr[5]
.sym 47019 $abc$46512$n6384
.sym 47020 $abc$46512$n3595_1
.sym 47022 lm32_cpu.load_store_unit.d_dat_o[21]
.sym 47023 basesoc_bus_wishbone_dat_r[7]
.sym 47029 spiflash_sr[21]
.sym 47030 basesoc_sram_bus_ack
.sym 47033 spiflash_bus_ack
.sym 47037 lm32_cpu.load_store_unit.store_data_m[23]
.sym 47038 slave_sel_r[2]
.sym 47041 $abc$46512$n6490_1
.sym 47043 $abc$46512$n3589
.sym 47047 $abc$46512$n2567
.sym 47050 lm32_cpu.load_store_unit.store_data_m[18]
.sym 47051 basesoc_bus_wishbone_ack
.sym 47052 lm32_cpu.load_store_unit.store_data_m[21]
.sym 47056 lm32_cpu.load_store_unit.d_dat_o[15]
.sym 47057 lm32_cpu.load_store_unit.store_data_m[22]
.sym 47070 lm32_cpu.load_store_unit.store_data_m[21]
.sym 47077 lm32_cpu.load_store_unit.store_data_m[18]
.sym 47080 $abc$46512$n6490_1
.sym 47081 spiflash_sr[21]
.sym 47082 $abc$46512$n3589
.sym 47083 slave_sel_r[2]
.sym 47087 lm32_cpu.load_store_unit.store_data_m[23]
.sym 47092 $abc$46512$n3589
.sym 47093 basesoc_bus_wishbone_ack
.sym 47094 basesoc_sram_bus_ack
.sym 47095 spiflash_bus_ack
.sym 47101 lm32_cpu.load_store_unit.store_data_m[22]
.sym 47105 lm32_cpu.load_store_unit.d_dat_o[15]
.sym 47108 $abc$46512$n2567
.sym 47109 sys_clk_$glb_clk
.sym 47110 lm32_cpu.rst_i_$glb_sr
.sym 47111 spiflash_bitbang_storage_full[2]
.sym 47116 $abc$46512$n5882_1
.sym 47117 $abc$46512$n6658
.sym 47120 spiflash_sr[15]
.sym 47123 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 47124 slave_sel_r[2]
.sym 47125 $abc$46512$n3588
.sym 47126 $abc$46512$n443
.sym 47127 $abc$46512$n3365
.sym 47128 spiflash_i
.sym 47129 sram_bus_dat_w[2]
.sym 47130 lm32_cpu.load_store_unit.d_dat_o[17]
.sym 47131 sram_bus_dat_w[1]
.sym 47132 $abc$46512$n5874_1
.sym 47133 spiflash_sr[21]
.sym 47134 basesoc_sram_bus_ack
.sym 47136 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 47137 slave_sel[1]
.sym 47139 basesoc_sram_we[2]
.sym 47140 interface0_bank_bus_dat_r[1]
.sym 47141 basesoc_uart_tx_pending
.sym 47142 $abc$46512$n1648
.sym 47143 $abc$46512$n5903
.sym 47146 spiflash_bus_adr[1]
.sym 47152 sys_rst
.sym 47154 $abc$46512$n6662_1
.sym 47155 $abc$46512$n5158_1
.sym 47156 interface0_bank_bus_dat_r[1]
.sym 47157 interface1_bank_bus_dat_r[3]
.sym 47160 interface1_bank_bus_dat_r[1]
.sym 47161 sram_bus_we
.sym 47162 interface0_bank_bus_dat_r[3]
.sym 47163 $abc$46512$n6655
.sym 47165 $abc$46512$n6661
.sym 47167 slave_sel[1]
.sym 47168 spiflash_bitbang_storage_full[1]
.sym 47171 $abc$46512$n6656
.sym 47174 $abc$46512$n3727_1
.sym 47176 spiflash_bitbang_storage_full[3]
.sym 47182 $abc$46512$n3727_1
.sym 47185 spiflash_bitbang_storage_full[1]
.sym 47186 $abc$46512$n5158_1
.sym 47187 $abc$46512$n3727_1
.sym 47197 $abc$46512$n6655
.sym 47198 interface1_bank_bus_dat_r[1]
.sym 47199 interface0_bank_bus_dat_r[1]
.sym 47200 $abc$46512$n6656
.sym 47203 interface0_bank_bus_dat_r[3]
.sym 47204 $abc$46512$n6662_1
.sym 47205 interface1_bank_bus_dat_r[3]
.sym 47206 $abc$46512$n6661
.sym 47209 sys_rst
.sym 47210 $abc$46512$n5158_1
.sym 47211 sram_bus_we
.sym 47212 $abc$46512$n3727_1
.sym 47215 $abc$46512$n5158_1
.sym 47216 $abc$46512$n3727_1
.sym 47217 spiflash_bitbang_storage_full[3]
.sym 47228 slave_sel[1]
.sym 47232 sys_clk_$glb_clk
.sym 47233 sys_rst_$glb_sr
.sym 47234 $abc$46512$n5087
.sym 47235 $abc$46512$n7005_1
.sym 47236 $abc$46512$n7003_1
.sym 47237 $abc$46512$n7001_1
.sym 47238 $abc$46512$n7000_1
.sym 47239 basesoc_bus_wishbone_dat_r[7]
.sym 47240 $abc$46512$n3614
.sym 47241 interface3_bank_bus_dat_r[0]
.sym 47242 $abc$46512$n2803
.sym 47243 $abc$46512$n5106
.sym 47246 $abc$46512$n6498
.sym 47248 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 47249 $abc$46512$n6655
.sym 47253 spiflash_bitbang_storage_full[2]
.sym 47254 $abc$46512$n2552
.sym 47255 $abc$46512$n5860_1
.sym 47256 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 47257 slave_sel_r[0]
.sym 47259 spiflash_bus_dat_w[17]
.sym 47262 spiflash_bitbang_storage_full[3]
.sym 47263 $abc$46512$n17
.sym 47264 $abc$46512$n5113_1
.sym 47265 $abc$46512$n3726_1
.sym 47268 sys_rst
.sym 47269 $abc$46512$n3727_1
.sym 47279 $abc$46512$n5800_1
.sym 47281 $abc$46512$n5796_1
.sym 47284 basesoc_counter[1]
.sym 47288 sys_rst
.sym 47289 basesoc_counter[0]
.sym 47292 $abc$46512$n3595_1
.sym 47293 $abc$46512$n2620
.sym 47296 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 47297 slave_sel[1]
.sym 47298 $abc$46512$n5799_1
.sym 47314 basesoc_counter[0]
.sym 47315 basesoc_counter[1]
.sym 47320 sys_rst
.sym 47322 basesoc_counter[1]
.sym 47326 $abc$46512$n3595_1
.sym 47327 slave_sel[1]
.sym 47328 basesoc_counter[0]
.sym 47329 $abc$46512$n2620
.sym 47344 $abc$46512$n5796_1
.sym 47345 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 47346 $abc$46512$n5800_1
.sym 47347 $abc$46512$n5799_1
.sym 47354 $abc$46512$n2620
.sym 47355 sys_clk_$glb_clk
.sym 47356 sys_rst_$glb_sr
.sym 47357 $abc$46512$n2709
.sym 47358 $abc$46512$n5136_1
.sym 47359 $abc$46512$n2791
.sym 47360 csrbank3_ev_enable0_w[1]
.sym 47361 $abc$46512$n5095
.sym 47362 $abc$46512$n3725_1
.sym 47363 $abc$46512$n7034_1
.sym 47364 csrbank3_ev_enable0_w[0]
.sym 47369 spiflash_bus_adr[8]
.sym 47370 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 47371 interface0_bank_bus_dat_r[5]
.sym 47372 interface3_bank_bus_dat_r[7]
.sym 47373 $abc$46512$n19
.sym 47374 interface3_bank_bus_dat_r[0]
.sym 47375 sram_bus_we
.sym 47377 sram_bus_dat_w[3]
.sym 47378 $abc$46512$n2687
.sym 47379 grant
.sym 47380 basesoc_counter[1]
.sym 47381 csrbank2_load1_w[0]
.sym 47384 $abc$46512$n7024_1
.sym 47387 $abc$46512$n5038_1
.sym 47388 $abc$46512$n5032_1
.sym 47389 csrbank2_ev_enable0_w
.sym 47391 $abc$46512$n3726_1
.sym 47398 sys_rst
.sym 47399 sram_bus_dat_w[0]
.sym 47400 $abc$46512$n2703
.sym 47401 interface4_bank_bus_dat_r[3]
.sym 47405 interface3_bank_bus_dat_r[3]
.sym 47406 $abc$46512$n5087
.sym 47413 interface2_bank_bus_dat_r[3]
.sym 47414 sram_bus_adr[2]
.sym 47415 sram_bus_dat_w[5]
.sym 47418 $abc$46512$n2702
.sym 47429 $abc$46512$n3727_1
.sym 47431 sys_rst
.sym 47434 sram_bus_dat_w[5]
.sym 47438 $abc$46512$n3727_1
.sym 47440 sram_bus_adr[2]
.sym 47444 sram_bus_dat_w[0]
.sym 47450 $abc$46512$n2702
.sym 47461 $abc$46512$n5087
.sym 47462 sys_rst
.sym 47463 sram_bus_dat_w[0]
.sym 47464 $abc$46512$n2702
.sym 47473 interface4_bank_bus_dat_r[3]
.sym 47474 interface2_bank_bus_dat_r[3]
.sym 47475 interface3_bank_bus_dat_r[3]
.sym 47477 $abc$46512$n2703
.sym 47478 sys_clk_$glb_clk
.sym 47479 sys_rst_$glb_sr
.sym 47480 $abc$46512$n7036_1
.sym 47481 $abc$46512$n5038_1
.sym 47482 csrbank2_ev_enable0_w
.sym 47483 $abc$46512$n5117_1
.sym 47484 $abc$46512$n5933_1
.sym 47485 $abc$46512$n2775
.sym 47486 $abc$46512$n5030_1
.sym 47487 $abc$46512$n5115_1
.sym 47488 spiflash_bus_adr[3]
.sym 47491 spiflash_bus_adr[3]
.sym 47492 $abc$46512$n17
.sym 47494 $abc$46512$n2703
.sym 47496 sram_bus_adr[3]
.sym 47497 sram_bus_dat_w[2]
.sym 47498 spiflash_bus_adr[5]
.sym 47501 $abc$46512$n2773
.sym 47502 sram_bus_dat_w[0]
.sym 47503 spiflash_bus_adr[8]
.sym 47504 $abc$46512$n2702
.sym 47505 spiflash_bus_dat_w[17]
.sym 47506 $abc$46512$n2777
.sym 47507 $abc$46512$n2775
.sym 47509 $abc$46512$n5030_1
.sym 47510 sram_bus_dat_w[0]
.sym 47511 $abc$46512$n5115_1
.sym 47513 $abc$46512$n6820
.sym 47515 $abc$46512$n5129_1
.sym 47522 sram_bus_dat_w[1]
.sym 47525 storage_1[9][5]
.sym 47526 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 47529 $abc$46512$n2709
.sym 47531 sys_rst
.sym 47534 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 47538 storage_1[13][5]
.sym 47546 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 47547 $abc$46512$n5134_1
.sym 47548 $abc$46512$n8008
.sym 47552 $abc$46512$n5032_1
.sym 47554 $abc$46512$n5032_1
.sym 47563 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 47567 $abc$46512$n2709
.sym 47572 sram_bus_dat_w[1]
.sym 47574 sys_rst
.sym 47579 sys_rst
.sym 47591 $abc$46512$n5134_1
.sym 47596 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 47597 storage_1[9][5]
.sym 47598 storage_1[13][5]
.sym 47599 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 47600 $abc$46512$n8008
.sym 47601 sys_clk_$glb_clk
.sym 47603 $abc$46512$n7038_1
.sym 47604 $abc$46512$n2783
.sym 47605 csrbank2_load0_w[0]
.sym 47606 $abc$46512$n5126_1
.sym 47607 basesoc_timer0_value[1]
.sym 47608 csrbank2_load0_w[5]
.sym 47609 $abc$46512$n2769
.sym 47610 $abc$46512$n5722
.sym 47612 $abc$46512$n2775
.sym 47615 csrbank2_load3_w[3]
.sym 47616 interface4_bank_bus_dat_r[3]
.sym 47617 interface2_bank_bus_dat_r[3]
.sym 47618 $abc$46512$n5117_1
.sym 47620 $abc$46512$n5115_1
.sym 47621 sram_bus_dat_w[2]
.sym 47623 sram_bus_adr[4]
.sym 47624 spiflash_bus_adr[2]
.sym 47625 spiflash_bus_adr[5]
.sym 47626 sram_bus_dat_w[7]
.sym 47632 csrbank2_load3_w[6]
.sym 47633 $abc$46512$n2767
.sym 47638 $abc$46512$n2767
.sym 47651 $abc$46512$n8000
.sym 47654 sram_bus_dat_w[5]
.sym 47655 $abc$46512$n2769
.sym 47657 sram_bus_adr[4]
.sym 47660 $abc$46512$n5130_1
.sym 47665 csrbank2_load0_w[5]
.sym 47670 sram_bus_dat_w[0]
.sym 47680 sram_bus_dat_w[0]
.sym 47690 $abc$46512$n8000
.sym 47696 sram_bus_adr[4]
.sym 47698 $abc$46512$n5130_1
.sym 47709 sram_bus_dat_w[5]
.sym 47716 sram_bus_dat_w[5]
.sym 47719 csrbank2_load0_w[5]
.sym 47723 $abc$46512$n2769
.sym 47724 sys_clk_$glb_clk
.sym 47725 sys_rst_$glb_sr
.sym 47726 csrbank2_reload1_w[0]
.sym 47727 csrbank2_reload1_w[5]
.sym 47728 csrbank2_load3_w[6]
.sym 47729 csrbank2_reload1_w[7]
.sym 47730 csrbank2_reload1_w[6]
.sym 47731 csrbank2_reload1_w[3]
.sym 47733 csrbank2_reload1_w[1]
.sym 47734 spiflash_bus_adr[7]
.sym 47735 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 47740 $abc$46512$n5132_1
.sym 47741 sram_bus_adr[4]
.sym 47742 spiflash_bus_adr[8]
.sym 47745 $abc$46512$n5113_1
.sym 47747 csrbank2_load3_w[7]
.sym 47749 csrbank2_load0_w[0]
.sym 47753 $abc$46512$n5129_1
.sym 47754 $abc$46512$n2779
.sym 47756 $abc$46512$n5113_1
.sym 47757 sys_rst
.sym 47769 $abc$46512$n2773
.sym 47772 sram_bus_dat_w[7]
.sym 47775 sram_bus_dat_w[3]
.sym 47780 sram_bus_dat_w[6]
.sym 47800 sram_bus_dat_w[6]
.sym 47827 sram_bus_dat_w[3]
.sym 47832 sram_bus_dat_w[7]
.sym 47846 $abc$46512$n2773
.sym 47847 sys_clk_$glb_clk
.sym 47848 sys_rst_$glb_sr
.sym 47849 $abc$46512$n2779
.sym 47850 csrbank2_reload1_w[4]
.sym 47851 $abc$46512$n15
.sym 47852 csrbank2_reload1_w[2]
.sym 47853 $abc$46512$n5740
.sym 47854 $abc$46512$n2777
.sym 47856 $abc$46512$n5940
.sym 47857 $abc$46512$n6820
.sym 47858 spiflash_bus_adr[8]
.sym 47861 sram_bus_adr[2]
.sym 47864 csrbank2_reload1_w[7]
.sym 47866 csrbank2_reload1_w[1]
.sym 47867 csrbank2_reload0_w[1]
.sym 47868 spiflash_bus_adr[0]
.sym 47870 spiflash_bus_adr[3]
.sym 47871 csrbank2_load3_w[3]
.sym 47875 csrbank2_en0_w
.sym 47883 csrbank2_reload1_w[1]
.sym 47974 csrbank2_reload2_w[1]
.sym 47975 csrbank2_reload2_w[6]
.sym 47976 csrbank2_reload2_w[3]
.sym 47979 csrbank2_reload2_w[2]
.sym 47980 spiflash_bus_adr[5]
.sym 47984 sram_bus_dat_w[2]
.sym 47990 spiflash_bus_adr[8]
.sym 47991 $abc$46512$n2779
.sym 47995 $abc$46512$n15
.sym 48002 $abc$46512$n2777
.sym 48006 sram_bus_dat_w[1]
.sym 48026 $abc$46512$n2777
.sym 48065 $abc$46512$n2777
.sym 48101 csrbank2_load0_w[6]
.sym 48102 csrbank2_load0_w[1]
.sym 48108 spiflash_bus_adr[2]
.sym 48109 sram_bus_dat_w[2]
.sym 48112 csrbank2_reload2_w[2]
.sym 48116 sram_bus_dat_w[1]
.sym 48130 $abc$46512$n2767
.sym 48323 lm32_cpu.operand_1_x[13]
.sym 48325 lm32_cpu.operand_1_x[26]
.sym 48334 $abc$46512$n4065_1
.sym 48335 $abc$46512$n8388
.sym 48336 lm32_cpu.x_result_sel_add_x
.sym 48337 $abc$46512$n2809
.sym 48342 $abc$46512$n4508
.sym 48390 lm32_cpu.operand_1_x[13]
.sym 48423 lm32_cpu.operand_1_x[13]
.sym 48446 $abc$46512$n8356
.sym 48447 $abc$46512$n4442_1
.sym 48448 $abc$46512$n4439_1
.sym 48449 $abc$46512$n8293
.sym 48450 $abc$46512$n4458_1
.sym 48451 $abc$46512$n4440_1
.sym 48452 lm32_cpu.sexth_result_x[3]
.sym 48453 $abc$46512$n4438_1
.sym 48455 $abc$46512$n2533
.sym 48456 $abc$46512$n8410
.sym 48457 spiflash_sr[1]
.sym 48481 lm32_cpu.operand_1_x[1]
.sym 48485 lm32_cpu.operand_1_x[13]
.sym 48488 lm32_cpu.sexth_result_x[3]
.sym 48489 lm32_cpu.sexth_result_x[7]
.sym 48496 lm32_cpu.sexth_result_x[6]
.sym 48497 lm32_cpu.operand_1_x[5]
.sym 48500 lm32_cpu.x_result_sel_add_x
.sym 48503 lm32_cpu.x_result_sel_sext_x
.sym 48505 lm32_cpu.sexth_result_x[11]
.sym 48506 lm32_cpu.adder.addsub.tmp_addResult[11]
.sym 48507 lm32_cpu.adder.addsub.tmp_addResult[0]
.sym 48508 lm32_cpu.adder.addsub.tmp_addResult[27]
.sym 48509 lm32_cpu.operand_1_x[13]
.sym 48510 $abc$46512$n8299
.sym 48511 lm32_cpu.operand_1_x[0]
.sym 48512 lm32_cpu.sexth_result_x[9]
.sym 48523 lm32_cpu.mc_result_x[6]
.sym 48524 lm32_cpu.logic_op_x[2]
.sym 48525 lm32_cpu.mc_arithmetic.operand_0_d[6]
.sym 48526 lm32_cpu.x_result_sel_mc_arith_x
.sym 48527 $abc$46512$n6921_1
.sym 48529 lm32_cpu.mc_result_x[13]
.sym 48532 lm32_cpu.sexth_result_x[13]
.sym 48534 $abc$46512$n3880
.sym 48535 lm32_cpu.logic_op_x[1]
.sym 48536 lm32_cpu.sexth_result_x[11]
.sym 48537 lm32_cpu.x_result_sel_csr_x
.sym 48538 $abc$46512$n6953_1
.sym 48541 lm32_cpu.logic_op_x[3]
.sym 48542 lm32_cpu.operand_1_x[13]
.sym 48544 lm32_cpu.logic_op_x[0]
.sym 48545 $abc$46512$n6903_1
.sym 48546 lm32_cpu.sexth_result_x[7]
.sym 48547 $abc$46512$n6954_1
.sym 48548 $abc$46512$n6904_1
.sym 48549 lm32_cpu.x_result_sel_sext_x
.sym 48551 $abc$46512$n4276_1
.sym 48552 lm32_cpu.sexth_result_x[6]
.sym 48554 lm32_cpu.x_result_sel_csr_x
.sym 48556 lm32_cpu.mc_result_x[6]
.sym 48557 lm32_cpu.x_result_sel_sext_x
.sym 48558 $abc$46512$n6953_1
.sym 48559 lm32_cpu.x_result_sel_mc_arith_x
.sym 48562 lm32_cpu.logic_op_x[2]
.sym 48563 lm32_cpu.sexth_result_x[13]
.sym 48564 lm32_cpu.logic_op_x[0]
.sym 48565 $abc$46512$n6903_1
.sym 48570 lm32_cpu.mc_arithmetic.operand_0_d[6]
.sym 48574 lm32_cpu.x_result_sel_sext_x
.sym 48575 lm32_cpu.x_result_sel_csr_x
.sym 48576 $abc$46512$n6954_1
.sym 48577 lm32_cpu.sexth_result_x[6]
.sym 48580 lm32_cpu.sexth_result_x[11]
.sym 48581 lm32_cpu.x_result_sel_sext_x
.sym 48582 $abc$46512$n3880
.sym 48583 lm32_cpu.sexth_result_x[7]
.sym 48586 $abc$46512$n4276_1
.sym 48588 lm32_cpu.x_result_sel_csr_x
.sym 48589 $abc$46512$n6921_1
.sym 48592 lm32_cpu.logic_op_x[3]
.sym 48593 lm32_cpu.operand_1_x[13]
.sym 48594 lm32_cpu.sexth_result_x[13]
.sym 48595 lm32_cpu.logic_op_x[1]
.sym 48598 lm32_cpu.x_result_sel_mc_arith_x
.sym 48599 $abc$46512$n6904_1
.sym 48600 lm32_cpu.x_result_sel_sext_x
.sym 48601 lm32_cpu.mc_result_x[13]
.sym 48602 $abc$46512$n2454_$glb_ce
.sym 48603 sys_clk_$glb_clk
.sym 48604 lm32_cpu.rst_i_$glb_sr
.sym 48606 lm32_cpu.adder.addsub.tmp_addResult[0]
.sym 48607 lm32_cpu.adder.addsub.tmp_addResult[1]
.sym 48608 lm32_cpu.adder.addsub.tmp_addResult[2]
.sym 48609 lm32_cpu.adder.addsub.tmp_addResult[3]
.sym 48610 lm32_cpu.adder.addsub.tmp_addResult[4]
.sym 48611 lm32_cpu.adder.addsub.tmp_addResult[5]
.sym 48612 lm32_cpu.adder.addsub.tmp_addResult[6]
.sym 48614 $abc$46512$n3830
.sym 48618 lm32_cpu.logic_op_x[2]
.sym 48619 lm32_cpu.mc_arithmetic.operand_0_d[3]
.sym 48620 $abc$46512$n8293
.sym 48622 lm32_cpu.operand_1_x[7]
.sym 48624 $abc$46512$n8356
.sym 48628 lm32_cpu.sexth_result_x[13]
.sym 48629 lm32_cpu.adder.addsub.tmp_addResult[13]
.sym 48630 lm32_cpu.adder.addsub.tmp_addResult[1]
.sym 48631 lm32_cpu.adder.addsub.tmp_addResult[14]
.sym 48633 lm32_cpu.operand_1_x[9]
.sym 48634 lm32_cpu.operand_1_x[8]
.sym 48635 lm32_cpu.sexth_result_x[14]
.sym 48636 lm32_cpu.sexth_result_x[7]
.sym 48637 lm32_cpu.adder.addsub.tmp_addResult[9]
.sym 48638 $abc$46512$n4281_1
.sym 48639 $abc$46512$n4438_1
.sym 48640 lm32_cpu.sexth_result_x[0]
.sym 48647 lm32_cpu.sexth_result_x[5]
.sym 48648 $abc$46512$n7853
.sym 48649 $abc$46512$n4378_1
.sym 48650 lm32_cpu.adder_op_x
.sym 48653 lm32_cpu.sexth_result_x[0]
.sym 48654 lm32_cpu.adder_op_x_n
.sym 48656 lm32_cpu.operand_1_x[0]
.sym 48658 $abc$46512$n4458_1
.sym 48659 $abc$46512$n4385_1
.sym 48660 $abc$46512$n4463_1
.sym 48662 $abc$46512$n4466_1
.sym 48663 lm32_cpu.operand_1_x[5]
.sym 48664 $abc$46512$n4383_1
.sym 48665 lm32_cpu.adder.addsub.tmp_addResult[2]
.sym 48666 lm32_cpu.x_result_sel_add_x
.sym 48669 lm32_cpu.adder.addsub.tmp_subResult[6]
.sym 48673 lm32_cpu.adder.addsub.tmp_subResult[2]
.sym 48676 lm32_cpu.x_result_sel_add_x
.sym 48677 lm32_cpu.adder.addsub.tmp_addResult[6]
.sym 48680 lm32_cpu.adder.addsub.tmp_addResult[2]
.sym 48681 lm32_cpu.adder.addsub.tmp_subResult[2]
.sym 48682 lm32_cpu.adder_op_x_n
.sym 48685 lm32_cpu.operand_1_x[0]
.sym 48687 lm32_cpu.sexth_result_x[0]
.sym 48688 lm32_cpu.adder_op_x
.sym 48692 lm32_cpu.sexth_result_x[5]
.sym 48694 lm32_cpu.operand_1_x[5]
.sym 48697 lm32_cpu.sexth_result_x[0]
.sym 48699 lm32_cpu.operand_1_x[0]
.sym 48700 lm32_cpu.adder_op_x
.sym 48703 $abc$46512$n7853
.sym 48709 lm32_cpu.adder.addsub.tmp_subResult[6]
.sym 48711 lm32_cpu.adder_op_x_n
.sym 48712 lm32_cpu.adder.addsub.tmp_addResult[6]
.sym 48715 lm32_cpu.x_result_sel_add_x
.sym 48716 $abc$46512$n4463_1
.sym 48717 $abc$46512$n4466_1
.sym 48718 $abc$46512$n4458_1
.sym 48721 $abc$46512$n4378_1
.sym 48722 $abc$46512$n4383_1
.sym 48723 lm32_cpu.x_result_sel_add_x
.sym 48724 $abc$46512$n4385_1
.sym 48725 $abc$46512$n2454_$glb_ce
.sym 48726 sys_clk_$glb_clk
.sym 48727 lm32_cpu.rst_i_$glb_sr
.sym 48728 lm32_cpu.adder.addsub.tmp_addResult[7]
.sym 48729 lm32_cpu.adder.addsub.tmp_addResult[8]
.sym 48730 lm32_cpu.adder.addsub.tmp_addResult[9]
.sym 48731 lm32_cpu.adder.addsub.tmp_addResult[10]
.sym 48732 lm32_cpu.adder.addsub.tmp_addResult[11]
.sym 48733 lm32_cpu.adder.addsub.tmp_addResult[12]
.sym 48734 lm32_cpu.adder.addsub.tmp_addResult[13]
.sym 48735 lm32_cpu.adder.addsub.tmp_addResult[14]
.sym 48736 lm32_cpu.adder_op_x
.sym 48741 $abc$46512$n3880
.sym 48742 lm32_cpu.mc_result_x[13]
.sym 48745 lm32_cpu.operand_1_x[4]
.sym 48746 lm32_cpu.operand_1_x[3]
.sym 48747 lm32_cpu.sexth_result_x[4]
.sym 48748 $abc$46512$n8362
.sym 48749 lm32_cpu.x_result_sel_csr_x
.sym 48750 lm32_cpu.operand_1_x[6]
.sym 48751 lm32_cpu.sexth_result_x[5]
.sym 48752 lm32_cpu.adder.addsub.tmp_addResult[21]
.sym 48753 lm32_cpu.operand_0_x[16]
.sym 48754 lm32_cpu.operand_1_x[21]
.sym 48755 lm32_cpu.sexth_result_x[31]
.sym 48756 lm32_cpu.x_result[11]
.sym 48757 lm32_cpu.adder.addsub.tmp_addResult[25]
.sym 48758 lm32_cpu.adder.addsub.tmp_addResult[16]
.sym 48759 lm32_cpu.operand_1_x[1]
.sym 48761 lm32_cpu.operand_1_x[12]
.sym 48762 lm32_cpu.operand_0_x[21]
.sym 48763 lm32_cpu.operand_0_x[16]
.sym 48770 lm32_cpu.adder.addsub.tmp_subResult[0]
.sym 48774 lm32_cpu.adder.addsub.tmp_addResult[7]
.sym 48775 lm32_cpu.sexth_result_x[13]
.sym 48776 lm32_cpu.x_result_sel_csr_x
.sym 48778 lm32_cpu.x_result_sel_add_x
.sym 48779 $abc$46512$n6922_1
.sym 48780 $abc$46512$n4443_1
.sym 48781 lm32_cpu.adder.addsub.tmp_addResult[11]
.sym 48784 lm32_cpu.adder.addsub.tmp_addResult[0]
.sym 48785 lm32_cpu.adder.addsub.tmp_subResult[7]
.sym 48786 lm32_cpu.operand_1_x[13]
.sym 48787 lm32_cpu.sexth_result_x[9]
.sym 48788 $abc$46512$n4283_1
.sym 48789 $abc$46512$n4445_1
.sym 48791 lm32_cpu.adder_op_x_n
.sym 48792 lm32_cpu.adder_op_x_n
.sym 48793 lm32_cpu.operand_1_x[9]
.sym 48794 lm32_cpu.operand_1_x[7]
.sym 48796 lm32_cpu.sexth_result_x[7]
.sym 48797 lm32_cpu.adder.addsub.tmp_subResult[11]
.sym 48798 $abc$46512$n4281_1
.sym 48799 $abc$46512$n4438_1
.sym 48802 lm32_cpu.adder.addsub.tmp_addResult[0]
.sym 48803 lm32_cpu.adder.addsub.tmp_subResult[0]
.sym 48804 lm32_cpu.adder_op_x_n
.sym 48809 lm32_cpu.sexth_result_x[9]
.sym 48810 lm32_cpu.operand_1_x[9]
.sym 48814 lm32_cpu.operand_1_x[7]
.sym 48816 lm32_cpu.sexth_result_x[7]
.sym 48820 lm32_cpu.adder.addsub.tmp_subResult[11]
.sym 48821 lm32_cpu.adder_op_x_n
.sym 48822 lm32_cpu.adder.addsub.tmp_addResult[11]
.sym 48826 $abc$46512$n4443_1
.sym 48827 lm32_cpu.x_result_sel_csr_x
.sym 48828 $abc$46512$n4445_1
.sym 48829 $abc$46512$n4438_1
.sym 48832 lm32_cpu.operand_1_x[13]
.sym 48835 lm32_cpu.sexth_result_x[13]
.sym 48838 lm32_cpu.x_result_sel_add_x
.sym 48839 $abc$46512$n6922_1
.sym 48840 $abc$46512$n4281_1
.sym 48841 $abc$46512$n4283_1
.sym 48844 lm32_cpu.adder.addsub.tmp_addResult[7]
.sym 48845 lm32_cpu.adder.addsub.tmp_subResult[7]
.sym 48846 lm32_cpu.adder_op_x_n
.sym 48847 lm32_cpu.x_result_sel_add_x
.sym 48851 lm32_cpu.adder.addsub.tmp_addResult[15]
.sym 48852 lm32_cpu.adder.addsub.tmp_addResult[16]
.sym 48853 lm32_cpu.adder.addsub.tmp_addResult[17]
.sym 48854 lm32_cpu.adder.addsub.tmp_addResult[18]
.sym 48855 lm32_cpu.adder.addsub.tmp_addResult[19]
.sym 48856 lm32_cpu.adder.addsub.tmp_addResult[20]
.sym 48857 lm32_cpu.adder.addsub.tmp_addResult[21]
.sym 48858 lm32_cpu.adder.addsub.tmp_addResult[22]
.sym 48859 lm32_cpu.x_result[3]
.sym 48861 $abc$46512$n4487_1
.sym 48862 lm32_cpu.x_result[3]
.sym 48864 lm32_cpu.operand_1_x[10]
.sym 48865 lm32_cpu.x_result_sel_sext_x
.sym 48866 lm32_cpu.sexth_result_x[10]
.sym 48867 lm32_cpu.logic_op_x[3]
.sym 48868 sram_bus_dat_w[5]
.sym 48869 por_rst
.sym 48870 lm32_cpu.adder.addsub.tmp_addResult[7]
.sym 48871 lm32_cpu.sexth_result_x[1]
.sym 48873 lm32_cpu.operand_1_x[14]
.sym 48874 $abc$46512$n8646
.sym 48875 $abc$46512$n8412
.sym 48876 lm32_cpu.operand_1_x[8]
.sym 48877 lm32_cpu.adder_op_x_n
.sym 48878 lm32_cpu.adder_op_x_n
.sym 48879 lm32_cpu.size_x[1]
.sym 48880 $abc$46512$n4162_1
.sym 48881 lm32_cpu.adder.addsub.tmp_addResult[24]
.sym 48882 lm32_cpu.operand_0_x[18]
.sym 48883 lm32_cpu.adder_op_x_n
.sym 48884 lm32_cpu.operand_0_x[25]
.sym 48885 lm32_cpu.adder.addsub.tmp_addResult[26]
.sym 48892 $abc$46512$n8380
.sym 48893 $abc$46512$n8412
.sym 48894 lm32_cpu.adder_op_x_n
.sym 48895 lm32_cpu.adder.addsub.tmp_subResult[10]
.sym 48896 lm32_cpu.operand_0_x[17]
.sym 48898 lm32_cpu.operand_1_x[17]
.sym 48899 $abc$46512$n8370
.sym 48900 $abc$46512$n5641
.sym 48901 $abc$46512$n8366
.sym 48902 $abc$46512$n8368
.sym 48905 $abc$46512$n8378
.sym 48906 $abc$46512$n8356
.sym 48907 $abc$46512$n5646_1
.sym 48910 lm32_cpu.sexth_result_x[0]
.sym 48911 lm32_cpu.adder.addsub.tmp_addResult[10]
.sym 48914 $abc$46512$n8394
.sym 48916 $abc$46512$n8362
.sym 48917 $abc$46512$n8386
.sym 48918 lm32_cpu.adder.addsub.tmp_subResult[1]
.sym 48919 $abc$46512$n8414
.sym 48921 lm32_cpu.adder.addsub.tmp_addResult[1]
.sym 48922 lm32_cpu.operand_1_x[0]
.sym 48923 lm32_cpu.x_result_sel_add_x
.sym 48925 $abc$46512$n8414
.sym 48926 $abc$46512$n8412
.sym 48927 $abc$46512$n8386
.sym 48928 $abc$46512$n8370
.sym 48932 lm32_cpu.operand_1_x[17]
.sym 48934 lm32_cpu.operand_0_x[17]
.sym 48937 lm32_cpu.operand_1_x[17]
.sym 48939 lm32_cpu.operand_0_x[17]
.sym 48943 lm32_cpu.adder.addsub.tmp_subResult[1]
.sym 48944 lm32_cpu.adder_op_x_n
.sym 48946 lm32_cpu.adder.addsub.tmp_addResult[1]
.sym 48949 $abc$46512$n8394
.sym 48950 $abc$46512$n8356
.sym 48951 $abc$46512$n8380
.sym 48952 $abc$46512$n8368
.sym 48955 lm32_cpu.adder.addsub.tmp_subResult[10]
.sym 48956 lm32_cpu.adder_op_x_n
.sym 48957 lm32_cpu.adder.addsub.tmp_addResult[10]
.sym 48958 lm32_cpu.x_result_sel_add_x
.sym 48961 $abc$46512$n5646_1
.sym 48962 $abc$46512$n5641
.sym 48963 $abc$46512$n8378
.sym 48964 $abc$46512$n8362
.sym 48967 lm32_cpu.operand_1_x[0]
.sym 48968 lm32_cpu.sexth_result_x[0]
.sym 48970 $abc$46512$n8366
.sym 48974 lm32_cpu.adder.addsub.tmp_addResult[23]
.sym 48975 lm32_cpu.adder.addsub.tmp_addResult[24]
.sym 48976 lm32_cpu.adder.addsub.tmp_addResult[25]
.sym 48977 lm32_cpu.adder.addsub.tmp_addResult[26]
.sym 48978 lm32_cpu.adder.addsub.tmp_addResult[27]
.sym 48979 lm32_cpu.adder.addsub.tmp_addResult[28]
.sym 48980 lm32_cpu.adder.addsub.tmp_addResult[29]
.sym 48981 lm32_cpu.adder.addsub.tmp_addResult[30]
.sym 48984 lm32_cpu.operand_m[29]
.sym 48985 csrbank2_ev_enable0_w
.sym 48986 lm32_cpu.operand_0_x[19]
.sym 48988 $abc$46512$n4304_1
.sym 48991 lm32_cpu.adder.addsub.tmp_addResult[22]
.sym 48992 lm32_cpu.operand_0_x[17]
.sym 48993 lm32_cpu.adder.addsub.tmp_addResult[15]
.sym 48994 lm32_cpu.logic_op_x[2]
.sym 48995 sram_bus_dat_w[6]
.sym 48996 $abc$46512$n5630_1
.sym 48997 lm32_cpu.x_result_sel_sext_x
.sym 48999 lm32_cpu.operand_1_x[12]
.sym 49000 lm32_cpu.operand_0_x[22]
.sym 49001 lm32_cpu.x_result[11]
.sym 49002 lm32_cpu.operand_0_x[28]
.sym 49003 lm32_cpu.operand_0_x[29]
.sym 49004 $abc$46512$n4508
.sym 49005 lm32_cpu.x_result_sel_sext_x
.sym 49006 lm32_cpu.adder.addsub.tmp_addResult[27]
.sym 49007 lm32_cpu.operand_0_x[30]
.sym 49008 lm32_cpu.operand_1_x[0]
.sym 49009 lm32_cpu.x_result_sel_add_x
.sym 49017 lm32_cpu.adder.addsub.tmp_subResult[17]
.sym 49019 lm32_cpu.operand_0_x[22]
.sym 49020 lm32_cpu.operand_1_x[22]
.sym 49023 lm32_cpu.adder.addsub.tmp_subResult[15]
.sym 49024 lm32_cpu.operand_1_x[21]
.sym 49025 lm32_cpu.adder.addsub.tmp_addResult[17]
.sym 49028 lm32_cpu.operand_1_x[16]
.sym 49033 lm32_cpu.operand_0_x[16]
.sym 49034 lm32_cpu.operand_0_x[21]
.sym 49035 lm32_cpu.adder.addsub.tmp_addResult[15]
.sym 49036 lm32_cpu.x_result_sel_add_x
.sym 49037 lm32_cpu.adder_op_x_n
.sym 49042 lm32_cpu.operand_0_x[18]
.sym 49046 lm32_cpu.operand_1_x[18]
.sym 49048 lm32_cpu.adder_op_x_n
.sym 49050 lm32_cpu.adder.addsub.tmp_subResult[17]
.sym 49051 lm32_cpu.adder.addsub.tmp_addResult[17]
.sym 49054 lm32_cpu.adder.addsub.tmp_subResult[15]
.sym 49055 lm32_cpu.adder_op_x_n
.sym 49056 lm32_cpu.x_result_sel_add_x
.sym 49057 lm32_cpu.adder.addsub.tmp_addResult[15]
.sym 49060 lm32_cpu.operand_1_x[18]
.sym 49062 lm32_cpu.operand_0_x[18]
.sym 49067 lm32_cpu.operand_1_x[18]
.sym 49069 lm32_cpu.operand_0_x[18]
.sym 49072 lm32_cpu.operand_0_x[22]
.sym 49073 lm32_cpu.operand_1_x[22]
.sym 49079 lm32_cpu.operand_0_x[16]
.sym 49081 lm32_cpu.operand_1_x[16]
.sym 49084 lm32_cpu.operand_1_x[21]
.sym 49087 lm32_cpu.operand_0_x[21]
.sym 49091 lm32_cpu.operand_1_x[16]
.sym 49093 lm32_cpu.operand_0_x[16]
.sym 49097 lm32_cpu.adder.addsub.tmp_addResult[31]
.sym 49098 $auto$alumacc.cc:474:replace_alu$4522.C[32]
.sym 49099 $abc$46512$n8343
.sym 49100 $abc$46512$n4106
.sym 49101 $abc$46512$n8412
.sym 49102 $abc$46512$n8345
.sym 49103 $abc$46512$n8408
.sym 49104 $abc$46512$n3912
.sym 49107 $abc$46512$n3613
.sym 49108 spiflash_bus_adr[7]
.sym 49109 lm32_cpu.operand_1_x[30]
.sym 49110 $abc$46512$n8392
.sym 49111 $abc$46512$n8319
.sym 49112 lm32_cpu.adder.addsub.tmp_addResult[29]
.sym 49113 $abc$46512$n8008
.sym 49114 lm32_cpu.operand_1_x[27]
.sym 49115 $abc$46512$n8390
.sym 49117 lm32_cpu.branch_target_x[13]
.sym 49118 lm32_cpu.operand_0_x[28]
.sym 49119 $abc$46512$n8382
.sym 49121 lm32_cpu.operand_1_x[31]
.sym 49122 lm32_cpu.operand_1_x[25]
.sym 49123 lm32_cpu.mc_arithmetic.operand_0_d[0]
.sym 49124 lm32_cpu.operand_1_x[9]
.sym 49125 $abc$46512$n4281_1
.sym 49126 lm32_cpu.operand_1_x[24]
.sym 49127 lm32_cpu.x_result_sel_mc_arith_x
.sym 49128 lm32_cpu.x_result_sel_csr_x
.sym 49129 lm32_cpu.operand_1_x[30]
.sym 49130 lm32_cpu.operand_1_x[8]
.sym 49131 $abc$46512$n2567
.sym 49132 lm32_cpu.operand_1_x[18]
.sym 49138 lm32_cpu.logic_op_x[2]
.sym 49141 lm32_cpu.adder.addsub.tmp_subResult[26]
.sym 49142 lm32_cpu.operand_0_x[24]
.sym 49145 lm32_cpu.logic_op_x[3]
.sym 49148 lm32_cpu.operand_1_x[22]
.sym 49149 lm32_cpu.operand_1_x[25]
.sym 49150 lm32_cpu.operand_1_x[24]
.sym 49151 $abc$46512$n8400
.sym 49152 lm32_cpu.operand_0_x[18]
.sym 49154 lm32_cpu.operand_0_x[25]
.sym 49155 lm32_cpu.adder_op_x_n
.sym 49156 lm32_cpu.operand_1_x[18]
.sym 49159 $abc$46512$n8388
.sym 49160 lm32_cpu.operand_0_x[22]
.sym 49161 lm32_cpu.adder.addsub.tmp_subResult[22]
.sym 49163 lm32_cpu.adder.addsub.tmp_addResult[26]
.sym 49164 $abc$46512$n8404
.sym 49165 lm32_cpu.adder.addsub.tmp_addResult[22]
.sym 49167 $abc$46512$n8410
.sym 49169 lm32_cpu.x_result_sel_add_x
.sym 49171 lm32_cpu.operand_1_x[18]
.sym 49172 lm32_cpu.logic_op_x[3]
.sym 49173 lm32_cpu.logic_op_x[2]
.sym 49174 lm32_cpu.operand_0_x[18]
.sym 49178 lm32_cpu.operand_1_x[25]
.sym 49180 lm32_cpu.operand_0_x[25]
.sym 49183 lm32_cpu.x_result_sel_add_x
.sym 49184 lm32_cpu.adder.addsub.tmp_subResult[22]
.sym 49185 lm32_cpu.adder.addsub.tmp_addResult[22]
.sym 49186 lm32_cpu.adder_op_x_n
.sym 49189 $abc$46512$n8404
.sym 49190 $abc$46512$n8410
.sym 49191 $abc$46512$n8388
.sym 49192 $abc$46512$n8400
.sym 49195 lm32_cpu.adder.addsub.tmp_addResult[26]
.sym 49196 lm32_cpu.adder.addsub.tmp_subResult[26]
.sym 49197 lm32_cpu.x_result_sel_add_x
.sym 49198 lm32_cpu.adder_op_x_n
.sym 49203 lm32_cpu.operand_1_x[24]
.sym 49204 lm32_cpu.operand_0_x[24]
.sym 49207 lm32_cpu.operand_1_x[25]
.sym 49209 lm32_cpu.operand_0_x[25]
.sym 49213 lm32_cpu.operand_1_x[22]
.sym 49216 lm32_cpu.operand_0_x[22]
.sym 49220 lm32_cpu.eba[15]
.sym 49221 $abc$46512$n6808_1
.sym 49222 $abc$46512$n8349
.sym 49223 $abc$46512$n6809
.sym 49224 $abc$46512$n6810_1
.sym 49225 $abc$46512$n3890
.sym 49226 $abc$46512$n8414
.sym 49227 lm32_cpu.eba[17]
.sym 49228 $abc$46512$n6845
.sym 49231 $abc$46512$n3614
.sym 49232 $abc$46512$n6874_1
.sym 49233 $abc$46512$n8347
.sym 49234 lm32_cpu.operand_1_x[31]
.sym 49235 lm32_cpu.size_x[0]
.sym 49237 spiflash_bus_adr[6]
.sym 49238 lm32_cpu.operand_1_x[31]
.sym 49239 $abc$46512$n6880_1
.sym 49240 lm32_cpu.operand_1_x[27]
.sym 49242 lm32_cpu.logic_op_x[2]
.sym 49243 $abc$46512$n6869
.sym 49244 lm32_cpu.adder.addsub.tmp_subResult[20]
.sym 49245 $abc$46512$n3878
.sym 49246 lm32_cpu.operand_0_x[26]
.sym 49247 $abc$46512$n3890
.sym 49248 lm32_cpu.x_result[11]
.sym 49249 lm32_cpu.operand_1_x[26]
.sym 49250 lm32_cpu.operand_1_x[21]
.sym 49251 lm32_cpu.operand_1_x[1]
.sym 49252 $abc$46512$n4852_1
.sym 49253 lm32_cpu.operand_1_x[12]
.sym 49254 $abc$46512$n3912
.sym 49255 lm32_cpu.bypass_data_1[9]
.sym 49261 lm32_cpu.logic_op_x[2]
.sym 49263 lm32_cpu.logic_op_x[1]
.sym 49264 sram_bus_dat_w[4]
.sym 49265 lm32_cpu.operand_1_x[26]
.sym 49266 lm32_cpu.logic_op_x[0]
.sym 49271 lm32_cpu.logic_op_x[3]
.sym 49272 $abc$46512$n8646
.sym 49273 $abc$46512$n6828_1
.sym 49274 lm32_cpu.x_result_sel_sext_x
.sym 49275 lm32_cpu.operand_0_x[29]
.sym 49278 lm32_cpu.adder.addsub.tmp_addResult[27]
.sym 49280 lm32_cpu.adder.addsub.tmp_addResult[29]
.sym 49281 lm32_cpu.adder.addsub.tmp_subResult[27]
.sym 49283 lm32_cpu.adder.addsub.tmp_subResult[29]
.sym 49284 lm32_cpu.operand_0_x[26]
.sym 49285 lm32_cpu.operand_1_x[29]
.sym 49287 lm32_cpu.x_result_sel_mc_arith_x
.sym 49288 lm32_cpu.mc_result_x[26]
.sym 49289 lm32_cpu.adder_op_x_n
.sym 49291 $abc$46512$n6829_1
.sym 49295 lm32_cpu.adder_op_x_n
.sym 49296 lm32_cpu.adder.addsub.tmp_subResult[27]
.sym 49297 lm32_cpu.adder.addsub.tmp_addResult[27]
.sym 49300 $abc$46512$n6829_1
.sym 49301 lm32_cpu.mc_result_x[26]
.sym 49302 lm32_cpu.x_result_sel_mc_arith_x
.sym 49303 lm32_cpu.x_result_sel_sext_x
.sym 49307 lm32_cpu.operand_0_x[29]
.sym 49309 lm32_cpu.operand_1_x[29]
.sym 49312 lm32_cpu.adder.addsub.tmp_addResult[29]
.sym 49314 lm32_cpu.adder_op_x_n
.sym 49315 lm32_cpu.adder.addsub.tmp_subResult[29]
.sym 49318 lm32_cpu.operand_1_x[26]
.sym 49319 lm32_cpu.logic_op_x[3]
.sym 49320 lm32_cpu.logic_op_x[2]
.sym 49321 lm32_cpu.operand_0_x[26]
.sym 49324 lm32_cpu.operand_1_x[29]
.sym 49326 lm32_cpu.operand_0_x[29]
.sym 49330 lm32_cpu.operand_1_x[26]
.sym 49331 lm32_cpu.logic_op_x[0]
.sym 49332 lm32_cpu.logic_op_x[1]
.sym 49333 $abc$46512$n6828_1
.sym 49338 sram_bus_dat_w[4]
.sym 49340 $abc$46512$n8646
.sym 49341 sys_clk_$glb_clk
.sym 49343 lm32_cpu.operand_1_x[29]
.sym 49344 lm32_cpu.operand_1_x[9]
.sym 49345 lm32_cpu.operand_1_x[24]
.sym 49346 lm32_cpu.x_result[30]
.sym 49347 lm32_cpu.operand_1_x[8]
.sym 49348 lm32_cpu.operand_1_x[18]
.sym 49349 lm32_cpu.x_result[20]
.sym 49350 lm32_cpu.operand_0_x[26]
.sym 49355 $abc$46512$n3969_1
.sym 49356 $abc$46512$n8414
.sym 49357 $abc$46512$n3880
.sym 49358 lm32_cpu.operand_1_x[0]
.sym 49359 lm32_cpu.logic_op_x[3]
.sym 49360 $abc$46512$n8000
.sym 49361 lm32_cpu.mc_arithmetic.operand_0_d[29]
.sym 49363 $abc$46512$n8002
.sym 49364 $abc$46512$n7969
.sym 49365 lm32_cpu.operand_0_x[24]
.sym 49367 lm32_cpu.operand_1_x[9]
.sym 49368 lm32_cpu.operand_1_x[8]
.sym 49369 $abc$46512$n4807_1
.sym 49370 lm32_cpu.operand_1_x[18]
.sym 49371 $abc$46512$n6810_1
.sym 49372 lm32_cpu.x_result[20]
.sym 49373 $abc$46512$n4162_1
.sym 49374 lm32_cpu.mc_result_x[26]
.sym 49375 lm32_cpu.adder_op_x_n
.sym 49376 lm32_cpu.size_x[1]
.sym 49377 lm32_cpu.eba[17]
.sym 49378 lm32_cpu.interrupt_unit.im[2]
.sym 49386 $abc$46512$n3878
.sym 49387 $abc$46512$n3888
.sym 49388 spiflash_miso1
.sym 49389 spiflash_sr[0]
.sym 49391 storage[13][4]
.sym 49394 $abc$46512$n4062_1
.sym 49395 lm32_cpu.x_result_sel_csr_x
.sym 49398 $abc$46512$n3910
.sym 49400 $abc$46512$n4065_1
.sym 49402 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 49403 lm32_cpu.eba[2]
.sym 49404 $abc$46512$n6805_1
.sym 49406 $abc$46512$n4282_1
.sym 49407 lm32_cpu.operand_0_x[26]
.sym 49410 lm32_cpu.operand_1_x[26]
.sym 49411 $abc$46512$n2809
.sym 49412 $abc$46512$n6850_1
.sym 49414 storage[15][4]
.sym 49415 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 49417 $abc$46512$n3878
.sym 49419 $abc$46512$n6805_1
.sym 49420 $abc$46512$n3910
.sym 49423 lm32_cpu.operand_0_x[26]
.sym 49425 lm32_cpu.operand_1_x[26]
.sym 49429 lm32_cpu.x_result_sel_csr_x
.sym 49430 lm32_cpu.eba[2]
.sym 49431 $abc$46512$n4282_1
.sym 49432 $abc$46512$n3888
.sym 49435 $abc$46512$n4062_1
.sym 49436 $abc$46512$n3878
.sym 49437 $abc$46512$n6850_1
.sym 49438 $abc$46512$n4065_1
.sym 49444 spiflash_sr[0]
.sym 49450 spiflash_miso1
.sym 49454 lm32_cpu.operand_0_x[26]
.sym 49456 lm32_cpu.operand_1_x[26]
.sym 49459 storage[13][4]
.sym 49460 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 49461 storage[15][4]
.sym 49462 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 49463 $abc$46512$n2809
.sym 49464 sys_clk_$glb_clk
.sym 49465 sys_rst_$glb_sr
.sym 49466 lm32_cpu.store_operand_x[30]
.sym 49467 lm32_cpu.operand_1_x[13]
.sym 49468 lm32_cpu.operand_1_x[26]
.sym 49469 lm32_cpu.store_operand_x[18]
.sym 49470 lm32_cpu.operand_1_x[12]
.sym 49471 lm32_cpu.x_result_sel_add_x
.sym 49472 lm32_cpu.store_operand_x[8]
.sym 49473 lm32_cpu.x_result[31]
.sym 49475 $abc$46512$n1648
.sym 49476 $abc$46512$n1648
.sym 49477 $abc$46512$n7998
.sym 49478 lm32_cpu.logic_op_x[2]
.sym 49479 lm32_cpu.size_d[0]
.sym 49480 $abc$46512$n7976
.sym 49481 lm32_cpu.x_result_sel_csr_x
.sym 49482 lm32_cpu.bypass_data_1[18]
.sym 49483 lm32_cpu.operand_1_x[19]
.sym 49484 lm32_cpu.size_x[1]
.sym 49485 $abc$46512$n5428
.sym 49486 lm32_cpu.mc_arithmetic.operand_1_d[24]
.sym 49488 lm32_cpu.logic_op_x[0]
.sym 49489 lm32_cpu.operand_1_x[24]
.sym 49490 lm32_cpu.x_result_sel_add_x
.sym 49491 lm32_cpu.operand_1_x[12]
.sym 49492 lm32_cpu.x_result[30]
.sym 49493 lm32_cpu.x_result_sel_add_x
.sym 49494 lm32_cpu.x_result[11]
.sym 49495 $abc$46512$n4612
.sym 49496 $abc$46512$n4508
.sym 49498 $abc$46512$n6850_1
.sym 49499 lm32_cpu.x_result[12]
.sym 49500 storage[15][4]
.sym 49501 $abc$46512$n3988_1
.sym 49509 $abc$46512$n2490
.sym 49510 $abc$46512$n3887
.sym 49511 $abc$46512$n6830
.sym 49512 $abc$46512$n3989
.sym 49513 $abc$46512$n6880_1
.sym 49515 $abc$46512$n3878
.sym 49516 $abc$46512$n3986_1
.sym 49519 $abc$46512$n4160_1
.sym 49521 lm32_cpu.operand_1_x[1]
.sym 49522 lm32_cpu.interrupt_unit.im[26]
.sym 49523 lm32_cpu.operand_1_x[2]
.sym 49525 lm32_cpu.operand_1_x[26]
.sym 49527 $abc$46512$n3888
.sym 49528 lm32_cpu.operand_1_x[0]
.sym 49529 $abc$46512$n6881
.sym 49533 $abc$46512$n4162_1
.sym 49536 lm32_cpu.x_result_sel_add_x
.sym 49537 lm32_cpu.eba[17]
.sym 49540 $abc$46512$n6881
.sym 49541 $abc$46512$n4162_1
.sym 49542 lm32_cpu.x_result_sel_add_x
.sym 49546 $abc$46512$n3878
.sym 49547 $abc$46512$n6830
.sym 49548 $abc$46512$n3989
.sym 49549 $abc$46512$n3986_1
.sym 49555 lm32_cpu.operand_1_x[1]
.sym 49561 lm32_cpu.operand_1_x[2]
.sym 49567 lm32_cpu.operand_1_x[0]
.sym 49570 lm32_cpu.eba[17]
.sym 49571 lm32_cpu.interrupt_unit.im[26]
.sym 49572 $abc$46512$n3887
.sym 49573 $abc$46512$n3888
.sym 49576 $abc$46512$n6880_1
.sym 49577 $abc$46512$n4160_1
.sym 49579 $abc$46512$n3878
.sym 49583 lm32_cpu.operand_1_x[26]
.sym 49586 $abc$46512$n2490
.sym 49587 sys_clk_$glb_clk
.sym 49588 lm32_cpu.rst_i_$glb_sr
.sym 49589 lm32_cpu.bypass_data_1[8]
.sym 49590 storage_1[0][5]
.sym 49591 storage_1[0][1]
.sym 49592 lm32_cpu.bypass_data_1[31]
.sym 49593 lm32_cpu.x_result[0]
.sym 49594 lm32_cpu.bypass_data_1[1]
.sym 49595 lm32_cpu.x_result[1]
.sym 49596 lm32_cpu.load_store_unit.store_data_x[8]
.sym 49598 lm32_cpu.x_result_sel_add_x
.sym 49600 $abc$46512$n2809
.sym 49601 lm32_cpu.store_operand_x[3]
.sym 49602 lm32_cpu.bypass_data_1[26]
.sym 49603 $abc$46512$n4817_1
.sym 49604 $abc$46512$n3885
.sym 49605 lm32_cpu.x_result_sel_csr_x
.sym 49606 lm32_cpu.mc_arithmetic.operand_1_d[30]
.sym 49607 $abc$46512$n6830
.sym 49608 $abc$46512$n4148_1
.sym 49609 $abc$46512$n4684
.sym 49610 $abc$46512$n5618_1
.sym 49611 $abc$46512$n2567
.sym 49612 $abc$46512$n7956
.sym 49613 lm32_cpu.branch_target_x[7]
.sym 49614 lm32_cpu.mc_arithmetic.operand_0_d[0]
.sym 49615 $abc$46512$n4849_1
.sym 49616 lm32_cpu.bypass_data_1[17]
.sym 49617 lm32_cpu.interrupt_unit.csr[2]
.sym 49618 lm32_cpu.instruction_unit.branch_target_m[24]
.sym 49619 lm32_cpu.x_result_sel_add_x
.sym 49620 $abc$46512$n3889
.sym 49621 lm32_cpu.bypass_data_1[13]
.sym 49622 lm32_cpu.interrupt_unit.csr[2]
.sym 49623 $abc$46512$n4487_1
.sym 49624 $abc$46512$n6035
.sym 49630 lm32_cpu.cc[2]
.sym 49631 $abc$46512$n3889
.sym 49633 lm32_cpu.x_result_sel_csr_x
.sym 49634 $abc$46512$n6822_1
.sym 49635 $abc$46512$n3969_1
.sym 49637 $abc$46512$n3966
.sym 49638 lm32_cpu.interrupt_unit.ie_csr_read_data
.sym 49639 lm32_cpu.size_x[0]
.sym 49640 $abc$46512$n3928
.sym 49641 $abc$46512$n3930
.sym 49642 lm32_cpu.interrupt_unit.im_csr_read_data
.sym 49643 $abc$46512$n6810_1
.sym 49645 $abc$46512$n3987
.sym 49646 $abc$46512$n3878
.sym 49648 lm32_cpu.interrupt_unit.im[2]
.sym 49649 $abc$46512$n4508
.sym 49650 lm32_cpu.x_result_sel_add_x
.sym 49651 $abc$46512$n6823_1
.sym 49652 $abc$46512$n3887
.sym 49653 lm32_cpu.x_result_sel_add_x
.sym 49654 $abc$46512$n6811_1
.sym 49656 $abc$46512$n4487_1
.sym 49657 $abc$46512$n4465
.sym 49659 lm32_cpu.size_x[1]
.sym 49660 $abc$46512$n3887
.sym 49661 $abc$46512$n3988_1
.sym 49663 $abc$46512$n6810_1
.sym 49665 $abc$46512$n3878
.sym 49666 $abc$46512$n3928
.sym 49669 lm32_cpu.x_result_sel_add_x
.sym 49670 $abc$46512$n3988_1
.sym 49671 lm32_cpu.x_result_sel_csr_x
.sym 49672 $abc$46512$n3987
.sym 49676 $abc$46512$n6811_1
.sym 49677 $abc$46512$n3930
.sym 49678 lm32_cpu.x_result_sel_add_x
.sym 49681 $abc$46512$n3889
.sym 49682 lm32_cpu.cc[2]
.sym 49683 $abc$46512$n3887
.sym 49684 lm32_cpu.interrupt_unit.im[2]
.sym 49687 lm32_cpu.x_result_sel_add_x
.sym 49688 $abc$46512$n6823_1
.sym 49690 $abc$46512$n3969_1
.sym 49694 $abc$46512$n6822_1
.sym 49695 $abc$46512$n3966
.sym 49696 $abc$46512$n3878
.sym 49699 $abc$46512$n3887
.sym 49700 lm32_cpu.interrupt_unit.ie_csr_read_data
.sym 49701 $abc$46512$n4465
.sym 49702 lm32_cpu.interrupt_unit.im_csr_read_data
.sym 49705 $abc$46512$n4508
.sym 49706 lm32_cpu.size_x[1]
.sym 49707 $abc$46512$n4487_1
.sym 49708 lm32_cpu.size_x[0]
.sym 49709 $abc$46512$n2450_$glb_ce
.sym 49710 sys_clk_$glb_clk
.sym 49711 lm32_cpu.rst_i_$glb_sr
.sym 49712 lm32_cpu.store_operand_x[20]
.sym 49713 $abc$46512$n7009_1
.sym 49714 lm32_cpu.store_operand_x[16]
.sym 49715 lm32_cpu.store_operand_x[17]
.sym 49716 $abc$46512$n4812_1
.sym 49717 lm32_cpu.store_operand_x[0]
.sym 49718 $abc$46512$n5819
.sym 49719 lm32_cpu.bypass_data_1[0]
.sym 49720 lm32_cpu.load_store_unit.store_data_m[31]
.sym 49721 $abc$46512$n4734
.sym 49722 $abc$46512$n3875
.sym 49723 lm32_cpu.eba[18]
.sym 49724 lm32_cpu.x_result_sel_csr_x
.sym 49725 lm32_cpu.load_store_unit.d_adr_o[20]
.sym 49726 lm32_cpu.bypass_data_1[26]
.sym 49727 lm32_cpu.eba[1]
.sym 49729 lm32_cpu.bypass_data_1[17]
.sym 49730 lm32_cpu.x_result[29]
.sym 49731 lm32_cpu.operand_m[17]
.sym 49732 lm32_cpu.x_result[8]
.sym 49733 storage_1[0][5]
.sym 49734 lm32_cpu.cc[2]
.sym 49735 lm32_cpu.size_x[0]
.sym 49736 $abc$46512$n7008_1
.sym 49737 $abc$46512$n2490
.sym 49739 $abc$46512$n3887
.sym 49740 $abc$46512$n3850_1
.sym 49741 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 49742 $abc$46512$n6783_1
.sym 49743 $abc$46512$n4465
.sym 49744 lm32_cpu.x_result[1]
.sym 49745 lm32_cpu.load_store_unit.d_dat_o[24]
.sym 49746 lm32_cpu.operand_1_x[12]
.sym 49747 $abc$46512$n3891
.sym 49753 $abc$46512$n4994
.sym 49756 $abc$46512$n2495
.sym 49757 lm32_cpu.interrupt_unit.im[1]
.sym 49758 lm32_cpu.operand_1_x[0]
.sym 49759 lm32_cpu.x_result_sel_csr_x
.sym 49760 $abc$46512$n3887
.sym 49761 $abc$46512$n4994
.sym 49762 $abc$46512$n4993
.sym 49764 $abc$46512$n2495
.sym 49766 lm32_cpu.interrupt_unit.csr[1]
.sym 49767 $abc$46512$n4502
.sym 49768 $abc$46512$n4465
.sym 49769 $abc$46512$n4464_1
.sym 49770 lm32_cpu.interrupt_unit.csr[0]
.sym 49773 $abc$46512$n4481_1
.sym 49774 $abc$46512$n6964
.sym 49776 $abc$46512$n3614
.sym 49777 lm32_cpu.interrupt_unit.csr[2]
.sym 49780 $abc$46512$n3968
.sym 49781 $abc$46512$n4465
.sym 49782 lm32_cpu.interrupt_unit.csr[2]
.sym 49783 lm32_cpu.interrupt_unit.eie
.sym 49784 $abc$46512$n6035
.sym 49786 $abc$46512$n4994
.sym 49787 lm32_cpu.interrupt_unit.eie
.sym 49788 $abc$46512$n4993
.sym 49789 lm32_cpu.operand_1_x[0]
.sym 49793 lm32_cpu.interrupt_unit.csr[2]
.sym 49794 lm32_cpu.interrupt_unit.csr[0]
.sym 49795 lm32_cpu.interrupt_unit.csr[1]
.sym 49798 $abc$46512$n3968
.sym 49799 $abc$46512$n3614
.sym 49800 $abc$46512$n4464_1
.sym 49801 $abc$46512$n4465
.sym 49804 lm32_cpu.interrupt_unit.csr[2]
.sym 49805 lm32_cpu.interrupt_unit.csr[1]
.sym 49806 lm32_cpu.interrupt_unit.csr[0]
.sym 49807 lm32_cpu.x_result_sel_csr_x
.sym 49810 $abc$46512$n4993
.sym 49811 $abc$46512$n2495
.sym 49812 $abc$46512$n6035
.sym 49813 $abc$46512$n4994
.sym 49816 lm32_cpu.interrupt_unit.eie
.sym 49817 lm32_cpu.interrupt_unit.im[1]
.sym 49818 $abc$46512$n3887
.sym 49819 $abc$46512$n4465
.sym 49823 $abc$46512$n4502
.sym 49824 lm32_cpu.interrupt_unit.csr[2]
.sym 49825 lm32_cpu.interrupt_unit.csr[0]
.sym 49828 lm32_cpu.interrupt_unit.csr[0]
.sym 49829 $abc$46512$n4481_1
.sym 49830 $abc$46512$n6964
.sym 49831 lm32_cpu.interrupt_unit.csr[2]
.sym 49832 $abc$46512$n2495
.sym 49833 sys_clk_$glb_clk
.sym 49834 lm32_cpu.rst_i_$glb_sr
.sym 49835 lm32_cpu.mc_arithmetic.operand_0_d[0]
.sym 49836 lm32_cpu.instruction_unit.branch_target_m[11]
.sym 49837 lm32_cpu.instruction_unit.branch_target_m[24]
.sym 49838 lm32_cpu.mc_arithmetic.operand_0_d[1]
.sym 49839 lm32_cpu.instruction_unit.branch_target_m[12]
.sym 49840 lm32_cpu.instruction_unit.branch_target_m[21]
.sym 49841 $abc$46512$n3849
.sym 49842 lm32_cpu.load_store_unit.store_data_m[17]
.sym 49843 $abc$46512$n4097
.sym 49846 $abc$46512$n4097
.sym 49847 $abc$46512$n4012_1
.sym 49848 $abc$46512$n4184_1
.sym 49849 lm32_cpu.bypass_data_1[24]
.sym 49850 $abc$46512$n2767
.sym 49851 lm32_cpu.bypass_data_1[16]
.sym 49852 lm32_cpu.bypass_data_1[0]
.sym 49853 basesoc_sram_we[0]
.sym 49855 $abc$46512$n6918_1
.sym 49856 $abc$46512$n4713
.sym 49857 $abc$46512$n4994
.sym 49858 $abc$46512$n4993
.sym 49859 lm32_cpu.load_store_unit.store_data_m[16]
.sym 49860 lm32_cpu.store_operand_x[1]
.sym 49861 $abc$46512$n4740
.sym 49862 $abc$46512$n3968
.sym 49863 lm32_cpu.m_result_sel_compare_m
.sym 49864 lm32_cpu.size_x[1]
.sym 49865 lm32_cpu.x_result[20]
.sym 49866 $abc$46512$n3875
.sym 49867 lm32_cpu.operand_1_x[9]
.sym 49868 lm32_cpu.x_result[0]
.sym 49869 basesoc_timer0_zero_pending
.sym 49870 $abc$46512$n6377_1
.sym 49876 $abc$46512$n4998_1
.sym 49877 lm32_cpu.interrupt_unit.csr[1]
.sym 49878 $abc$46512$n3615
.sym 49879 lm32_cpu.interrupt_unit.im[2]
.sym 49880 $abc$46512$n4993
.sym 49881 $abc$46512$n5252
.sym 49882 lm32_cpu.store_operand_x[2]
.sym 49883 $abc$46512$n3887
.sym 49884 lm32_cpu.interrupt_unit.ie_csr_read_data
.sym 49885 lm32_cpu.branch_target_x[7]
.sym 49886 $abc$46512$n4991
.sym 49888 lm32_cpu.interrupt_unit.csr[0]
.sym 49889 lm32_cpu.store_operand_x[0]
.sym 49892 lm32_cpu.interrupt_unit.csr[2]
.sym 49894 $abc$46512$n6035
.sym 49896 $abc$46512$n3614
.sym 49897 lm32_cpu.size_x[0]
.sym 49899 lm32_cpu.store_operand_x[16]
.sym 49901 lm32_cpu.size_x[1]
.sym 49902 lm32_cpu.store_operand_x[18]
.sym 49905 lm32_cpu.eba[0]
.sym 49907 $abc$46512$n4994
.sym 49909 $abc$46512$n4994
.sym 49910 $abc$46512$n3887
.sym 49911 $abc$46512$n4993
.sym 49915 lm32_cpu.interrupt_unit.csr[0]
.sym 49917 lm32_cpu.interrupt_unit.csr[1]
.sym 49918 lm32_cpu.interrupt_unit.csr[2]
.sym 49921 lm32_cpu.store_operand_x[2]
.sym 49922 lm32_cpu.store_operand_x[18]
.sym 49923 lm32_cpu.size_x[1]
.sym 49924 lm32_cpu.size_x[0]
.sym 49927 $abc$46512$n5252
.sym 49928 lm32_cpu.branch_target_x[7]
.sym 49930 lm32_cpu.eba[0]
.sym 49933 lm32_cpu.store_operand_x[0]
.sym 49934 lm32_cpu.store_operand_x[16]
.sym 49935 lm32_cpu.size_x[1]
.sym 49936 lm32_cpu.size_x[0]
.sym 49939 lm32_cpu.interrupt_unit.ie_csr_read_data
.sym 49940 $abc$46512$n3614
.sym 49941 lm32_cpu.interrupt_unit.im[2]
.sym 49942 $abc$46512$n3615
.sym 49945 $abc$46512$n4998_1
.sym 49947 $abc$46512$n6035
.sym 49948 $abc$46512$n4991
.sym 49951 lm32_cpu.interrupt_unit.csr[1]
.sym 49952 lm32_cpu.interrupt_unit.csr[2]
.sym 49953 lm32_cpu.interrupt_unit.csr[0]
.sym 49955 $abc$46512$n2450_$glb_ce
.sym 49956 sys_clk_$glb_clk
.sym 49957 lm32_cpu.rst_i_$glb_sr
.sym 49958 lm32_cpu.bypass_data_1[30]
.sym 49959 lm32_cpu.operand_m[1]
.sym 49960 lm32_cpu.operand_m[31]
.sym 49961 lm32_cpu.load_store_unit.byte_enable_m[2]
.sym 49962 lm32_cpu.operand_m[0]
.sym 49963 lm32_cpu.load_store_unit.byte_enable_m[0]
.sym 49964 $abc$46512$n6862_1
.sym 49965 $abc$46512$n4498
.sym 49966 sram_bus_dat_w[1]
.sym 49967 lm32_cpu.instruction_unit.branch_target_m[21]
.sym 49969 spiflash_sr[1]
.sym 49970 $abc$46512$n5428
.sym 49971 $abc$46512$n3849
.sym 49972 $abc$46512$n4991
.sym 49973 lm32_cpu.eba[18]
.sym 49974 lm32_cpu.bypass_data_1[28]
.sym 49975 lm32_cpu.bypass_data_1[18]
.sym 49976 lm32_cpu.write_idx_w[2]
.sym 49977 $abc$46512$n3370
.sym 49978 $abc$46512$n2495
.sym 49979 lm32_cpu.instruction_unit.branch_target_m[11]
.sym 49980 $abc$46512$n3624
.sym 49982 $abc$46512$n4612
.sym 49983 lm32_cpu.bypass_data_1[29]
.sym 49984 $abc$46512$n4051
.sym 49985 lm32_cpu.store_operand_x[16]
.sym 49987 lm32_cpu.branch_target_x[11]
.sym 49988 lm32_cpu.store_operand_x[18]
.sym 49989 $abc$46512$n3624
.sym 49990 lm32_cpu.bypass_data_1[20]
.sym 49991 lm32_cpu.x_result[12]
.sym 49992 lm32_cpu.x_result[30]
.sym 49999 lm32_cpu.load_store_unit.store_data_x[15]
.sym 50001 $abc$46512$n4508
.sym 50002 lm32_cpu.m_result_sel_compare_m
.sym 50005 lm32_cpu.size_x[0]
.sym 50006 lm32_cpu.x_result[29]
.sym 50007 lm32_cpu.interrupt_unit.im[1]
.sym 50008 $abc$46512$n4465
.sym 50011 lm32_cpu.size_x[1]
.sym 50013 $abc$46512$n3649
.sym 50014 $abc$46512$n6783_1
.sym 50017 lm32_cpu.operand_m[31]
.sym 50019 $abc$46512$n4097
.sym 50020 $abc$46512$n4487_1
.sym 50021 $abc$46512$n4740
.sym 50022 $abc$46512$n4743
.sym 50025 lm32_cpu.x_result[20]
.sym 50029 basesoc_timer0_zero_pending
.sym 50030 csrbank2_ev_enable0_w
.sym 50032 $abc$46512$n4740
.sym 50033 lm32_cpu.x_result[20]
.sym 50034 $abc$46512$n6783_1
.sym 50035 $abc$46512$n4743
.sym 50039 lm32_cpu.operand_m[31]
.sym 50040 lm32_cpu.m_result_sel_compare_m
.sym 50045 basesoc_timer0_zero_pending
.sym 50046 csrbank2_ev_enable0_w
.sym 50047 lm32_cpu.interrupt_unit.im[1]
.sym 50052 lm32_cpu.x_result[29]
.sym 50056 lm32_cpu.load_store_unit.store_data_x[15]
.sym 50062 $abc$46512$n4487_1
.sym 50063 $abc$46512$n4508
.sym 50064 lm32_cpu.size_x[1]
.sym 50065 lm32_cpu.size_x[0]
.sym 50068 $abc$46512$n4465
.sym 50070 csrbank2_ev_enable0_w
.sym 50071 basesoc_timer0_zero_pending
.sym 50075 $abc$46512$n4097
.sym 50076 $abc$46512$n3649
.sym 50078 $abc$46512$n2450_$glb_ce
.sym 50079 sys_clk_$glb_clk
.sym 50080 lm32_cpu.rst_i_$glb_sr
.sym 50081 $abc$46512$n4642
.sym 50082 lm32_cpu.instruction_unit.branch_target_m[10]
.sym 50083 lm32_cpu.operand_m[29]
.sym 50084 lm32_cpu.load_store_unit.store_data_m[23]
.sym 50085 $abc$46512$n3897
.sym 50086 lm32_cpu.operand_m[30]
.sym 50087 lm32_cpu.load_store_unit.store_data_m[20]
.sym 50088 $abc$46512$n3903
.sym 50089 lm32_cpu.instruction_unit.branch_target_m[18]
.sym 50090 lm32_cpu.pc_x[13]
.sym 50091 lm32_cpu.pc_x[13]
.sym 50093 lm32_cpu.instruction_unit.branch_target_m[13]
.sym 50094 lm32_cpu.interrupt_unit.csr[0]
.sym 50095 $abc$46512$n4051
.sym 50096 lm32_cpu.interrupt_unit.csr[1]
.sym 50097 $abc$46512$n6815
.sym 50098 $abc$46512$n5252
.sym 50099 lm32_cpu.store_operand_x[7]
.sym 50100 $abc$46512$n4614
.sym 50101 lm32_cpu.size_x[0]
.sym 50102 $abc$46512$n3954
.sym 50103 $abc$46512$n4508
.sym 50105 lm32_cpu.store_operand_x[4]
.sym 50106 $abc$46512$n3613
.sym 50107 $abc$46512$n4849_1
.sym 50108 $abc$46512$n4470
.sym 50109 lm32_cpu.branch_target_x[7]
.sym 50110 $abc$46512$n3371
.sym 50111 $abc$46512$n6035
.sym 50112 $abc$46512$n4487_1
.sym 50113 $abc$46512$n6035
.sym 50114 lm32_cpu.operand_m[22]
.sym 50115 lm32_cpu.bypass_data_1[3]
.sym 50123 $abc$46512$n3641
.sym 50124 lm32_cpu.x_result[29]
.sym 50125 lm32_cpu.data_bus_error_exception_m
.sym 50126 lm32_cpu.m_result_sel_compare_m
.sym 50127 lm32_cpu.pc_m[16]
.sym 50129 $abc$46512$n3921
.sym 50133 lm32_cpu.operand_m[29]
.sym 50134 $abc$46512$n6783_1
.sym 50138 $abc$46512$n4892_1
.sym 50139 $abc$46512$n3917
.sym 50140 $abc$46512$n2463
.sym 50141 lm32_cpu.x_result[3]
.sym 50142 lm32_cpu.memop_pc_w[16]
.sym 50143 $abc$46512$n4651
.sym 50144 $abc$46512$n3649
.sym 50146 $abc$46512$n4430_1
.sym 50148 lm32_cpu.operand_m[29]
.sym 50149 $abc$46512$n3624
.sym 50153 $abc$46512$n4649
.sym 50156 lm32_cpu.x_result[3]
.sym 50157 $abc$46512$n3624
.sym 50158 $abc$46512$n4430_1
.sym 50161 $abc$46512$n6783_1
.sym 50163 lm32_cpu.x_result[3]
.sym 50164 $abc$46512$n4892_1
.sym 50168 lm32_cpu.pc_m[16]
.sym 50169 lm32_cpu.memop_pc_w[16]
.sym 50170 lm32_cpu.data_bus_error_exception_m
.sym 50173 $abc$46512$n3917
.sym 50174 lm32_cpu.x_result[29]
.sym 50175 $abc$46512$n3921
.sym 50176 $abc$46512$n3624
.sym 50180 lm32_cpu.pc_m[16]
.sym 50185 lm32_cpu.operand_m[29]
.sym 50186 lm32_cpu.m_result_sel_compare_m
.sym 50188 $abc$46512$n3649
.sym 50191 $abc$46512$n4649
.sym 50192 $abc$46512$n6783_1
.sym 50193 lm32_cpu.x_result[29]
.sym 50194 $abc$46512$n4651
.sym 50198 lm32_cpu.operand_m[29]
.sym 50199 $abc$46512$n3641
.sym 50200 lm32_cpu.m_result_sel_compare_m
.sym 50201 $abc$46512$n2463
.sym 50202 sys_clk_$glb_clk
.sym 50203 lm32_cpu.rst_i_$glb_sr
.sym 50204 lm32_cpu.load_store_unit.store_data_x[12]
.sym 50205 lm32_cpu.eba[15]
.sym 50206 lm32_cpu.store_operand_x[12]
.sym 50207 lm32_cpu.size_x[0]
.sym 50208 lm32_cpu.size_x[0]
.sym 50209 lm32_cpu.store_operand_x[23]
.sym 50210 lm32_cpu.store_operand_x[4]
.sym 50211 lm32_cpu.operand_m[10]
.sym 50212 lm32_cpu.pc_f[20]
.sym 50213 $abc$46512$n5436
.sym 50214 lm32_cpu.load_store_unit.size_m[1]
.sym 50215 spiflash_bus_dat_w[17]
.sym 50216 $abc$46512$n4429_1
.sym 50217 lm32_cpu.write_idx_w[1]
.sym 50218 $abc$46512$n5484
.sym 50219 lm32_cpu.data_bus_error_exception_m
.sym 50220 $abc$46512$n2567
.sym 50222 $abc$46512$n5302_1
.sym 50223 $abc$46512$n5925
.sym 50224 $abc$46512$n3916
.sym 50225 lm32_cpu.instruction_unit.branch_target_m[10]
.sym 50226 $abc$46512$n5180
.sym 50227 $abc$46512$n3641
.sym 50228 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 50230 $abc$46512$n3649
.sym 50231 $abc$46512$n3850_1
.sym 50233 $abc$46512$n4833_1
.sym 50234 $abc$46512$n8009
.sym 50235 lm32_cpu.size_x[1]
.sym 50236 lm32_cpu.operand_w[10]
.sym 50237 $abc$46512$n3589
.sym 50238 $abc$46512$n3641
.sym 50239 $abc$46512$n6910_1
.sym 50245 $abc$46512$n3624
.sym 50246 lm32_cpu.m_result_sel_compare_m
.sym 50247 lm32_cpu.size_x[1]
.sym 50251 $abc$46512$n4720
.sym 50254 lm32_cpu.sign_extend_x
.sym 50259 lm32_cpu.x_result[22]
.sym 50260 $abc$46512$n6783_1
.sym 50261 $abc$46512$n3649
.sym 50263 lm32_cpu.operand_m[22]
.sym 50264 $abc$46512$n3641
.sym 50265 $abc$46512$n4052_1
.sym 50266 $abc$46512$n4056_1
.sym 50268 $abc$46512$n4722
.sym 50269 lm32_cpu.x_result[3]
.sym 50280 lm32_cpu.sign_extend_x
.sym 50284 $abc$46512$n4056_1
.sym 50285 $abc$46512$n3624
.sym 50286 lm32_cpu.x_result[22]
.sym 50287 $abc$46512$n4052_1
.sym 50293 lm32_cpu.x_result[22]
.sym 50299 lm32_cpu.size_x[1]
.sym 50303 lm32_cpu.x_result[3]
.sym 50308 lm32_cpu.m_result_sel_compare_m
.sym 50309 lm32_cpu.operand_m[22]
.sym 50310 $abc$46512$n3641
.sym 50314 $abc$46512$n4720
.sym 50315 lm32_cpu.x_result[22]
.sym 50316 $abc$46512$n6783_1
.sym 50317 $abc$46512$n4722
.sym 50321 lm32_cpu.operand_m[22]
.sym 50322 lm32_cpu.m_result_sel_compare_m
.sym 50323 $abc$46512$n3649
.sym 50324 $abc$46512$n2450_$glb_ce
.sym 50325 sys_clk_$glb_clk
.sym 50326 lm32_cpu.rst_i_$glb_sr
.sym 50327 $abc$46512$n4396_1
.sym 50328 $abc$46512$n4470
.sym 50329 $abc$46512$n6924_1
.sym 50330 $abc$46512$n4390_1
.sym 50331 lm32_cpu.load_store_unit.d_adr_o[10]
.sym 50332 $abc$46512$n6992_1
.sym 50333 $abc$46512$n6993_1
.sym 50334 lm32_cpu.load_store_unit.d_adr_o[22]
.sym 50336 $abc$46512$n308
.sym 50339 $abc$46512$n5178
.sym 50340 lm32_cpu.operand_m[11]
.sym 50341 lm32_cpu.load_store_unit.d_sel_o[1]
.sym 50342 lm32_cpu.write_idx_w[3]
.sym 50343 $abc$46512$n2463
.sym 50344 $abc$46512$n4994
.sym 50345 $abc$46512$n6783_1
.sym 50346 $abc$46512$n5183_1
.sym 50347 $abc$46512$n4172
.sym 50348 lm32_cpu.pc_x[5]
.sym 50349 lm32_cpu.size_x[0]
.sym 50350 lm32_cpu.sign_extend_x
.sym 50351 lm32_cpu.load_store_unit.wb_data_m[26]
.sym 50352 lm32_cpu.store_operand_x[1]
.sym 50353 $abc$46512$n3371
.sym 50355 lm32_cpu.m_result_sel_compare_m
.sym 50356 $abc$46512$n4824_1
.sym 50357 $abc$46512$n7964
.sym 50358 $abc$46512$n6377_1
.sym 50359 lm32_cpu.load_store_unit.store_data_m[16]
.sym 50361 basesoc_timer0_zero_pending
.sym 50362 $abc$46512$n6797
.sym 50368 $abc$46512$n4436_1
.sym 50370 $abc$46512$n6909_1
.sym 50371 $abc$46512$n3624
.sym 50372 $abc$46512$n3874
.sym 50373 lm32_cpu.m_result_sel_compare_m
.sym 50377 lm32_cpu.operand_m[12]
.sym 50379 lm32_cpu.x_result[12]
.sym 50380 lm32_cpu.load_store_unit.exception_m
.sym 50381 $abc$46512$n5310_1
.sym 50384 lm32_cpu.operand_m[22]
.sym 50385 $abc$46512$n4850_1
.sym 50386 $abc$46512$n4450
.sym 50389 $abc$46512$n3875
.sym 50390 $abc$46512$n3649
.sym 50392 $abc$46512$n4893_1
.sym 50393 $abc$46512$n3851
.sym 50394 $abc$46512$n4431_1
.sym 50395 lm32_cpu.x_result[2]
.sym 50397 lm32_cpu.operand_m[8]
.sym 50398 $abc$46512$n3641
.sym 50399 $abc$46512$n6908_1
.sym 50401 $abc$46512$n3649
.sym 50402 $abc$46512$n4893_1
.sym 50403 $abc$46512$n4436_1
.sym 50407 $abc$46512$n4850_1
.sym 50408 lm32_cpu.operand_m[8]
.sym 50409 lm32_cpu.m_result_sel_compare_m
.sym 50410 $abc$46512$n3649
.sym 50413 lm32_cpu.x_result[12]
.sym 50414 lm32_cpu.m_result_sel_compare_m
.sym 50415 lm32_cpu.operand_m[12]
.sym 50416 $abc$46512$n3624
.sym 50419 $abc$46512$n3641
.sym 50420 $abc$46512$n6909_1
.sym 50421 $abc$46512$n3624
.sym 50422 $abc$46512$n6908_1
.sym 50425 $abc$46512$n3874
.sym 50427 $abc$46512$n4436_1
.sym 50428 $abc$46512$n4431_1
.sym 50431 lm32_cpu.load_store_unit.exception_m
.sym 50432 lm32_cpu.operand_m[22]
.sym 50433 lm32_cpu.m_result_sel_compare_m
.sym 50434 $abc$46512$n5310_1
.sym 50437 $abc$46512$n4450
.sym 50438 $abc$46512$n3624
.sym 50439 lm32_cpu.x_result[2]
.sym 50444 $abc$46512$n3851
.sym 50445 $abc$46512$n3875
.sym 50446 $abc$46512$n3874
.sym 50448 sys_clk_$glb_clk
.sym 50449 lm32_cpu.rst_i_$glb_sr
.sym 50450 lm32_cpu.load_store_unit.wb_data_m[6]
.sym 50451 $abc$46512$n6923_1
.sym 50452 $abc$46512$n6991_1
.sym 50453 lm32_cpu.load_store_unit.wb_data_m[12]
.sym 50454 $abc$46512$n4796_1
.sym 50455 lm32_cpu.operand_m[8]
.sym 50456 $abc$46512$n6916_1
.sym 50457 $abc$46512$n6892_1
.sym 50459 lm32_cpu.operand_m[29]
.sym 50461 csrbank2_ev_enable0_w
.sym 50462 $abc$46512$n4471_1
.sym 50464 spiflash_bus_adr[5]
.sym 50465 $abc$46512$n5190
.sym 50466 $abc$46512$n3108
.sym 50467 lm32_cpu.load_store_unit.d_adr_o[22]
.sym 50468 lm32_cpu.load_store_unit.exception_m
.sym 50469 $abc$46512$n3624
.sym 50470 $abc$46512$n6910_1
.sym 50471 spiflash_bus_adr[7]
.sym 50473 lm32_cpu.operand_m[12]
.sym 50475 shared_dat_r[7]
.sym 50476 $abc$46512$n1648
.sym 50477 lm32_cpu.store_operand_x[16]
.sym 50478 $abc$46512$n4869_1
.sym 50479 lm32_cpu.instruction_unit.icache_refill_request
.sym 50480 $abc$46512$n2562
.sym 50481 lm32_cpu.load_store_unit.data_w[26]
.sym 50483 $abc$46512$n4449_1
.sym 50484 spiflash_bus_adr[1]
.sym 50485 $abc$46512$n6375_1
.sym 50492 lm32_cpu.load_store_unit.exception_m
.sym 50496 $abc$46512$n6359
.sym 50499 lm32_cpu.operand_m[3]
.sym 50500 $abc$46512$n4290_1
.sym 50502 $abc$46512$n2562
.sym 50506 $abc$46512$n6366
.sym 50507 $abc$46512$n3589
.sym 50508 lm32_cpu.operand_w[10]
.sym 50512 $abc$46512$n4209
.sym 50515 lm32_cpu.m_result_sel_compare_m
.sym 50516 $abc$46512$n5310_1
.sym 50518 lm32_cpu.w_result_sel_load_w
.sym 50520 lm32_cpu.operand_m[9]
.sym 50525 lm32_cpu.operand_m[3]
.sym 50527 lm32_cpu.m_result_sel_compare_m
.sym 50532 lm32_cpu.load_store_unit.exception_m
.sym 50536 $abc$46512$n3589
.sym 50537 $abc$46512$n6359
.sym 50538 $abc$46512$n6366
.sym 50544 lm32_cpu.operand_m[3]
.sym 50555 $abc$46512$n5310_1
.sym 50560 lm32_cpu.operand_m[9]
.sym 50566 $abc$46512$n4209
.sym 50567 $abc$46512$n4290_1
.sym 50568 lm32_cpu.operand_w[10]
.sym 50569 lm32_cpu.w_result_sel_load_w
.sym 50570 $abc$46512$n2562
.sym 50571 sys_clk_$glb_clk
.sym 50572 lm32_cpu.rst_i_$glb_sr
.sym 50573 $abc$46512$n4370_1
.sym 50574 $abc$46512$n5310_1
.sym 50575 lm32_cpu.pc_m[29]
.sym 50576 $abc$46512$n6321_1
.sym 50577 $abc$46512$n4349_1
.sym 50578 shared_dat_r[6]
.sym 50579 $abc$46512$n4868_1
.sym 50580 lm32_cpu.pc_m[20]
.sym 50581 spiflash_bus_adr[7]
.sym 50582 $abc$46512$n3613
.sym 50585 lm32_cpu.write_idx_w[0]
.sym 50586 $abc$46512$n5272_1
.sym 50587 lm32_cpu.operand_w[30]
.sym 50588 $abc$46512$n4614
.sym 50590 lm32_cpu.load_store_unit.d_we_o
.sym 50591 $abc$46512$n4884
.sym 50592 lm32_cpu.load_store_unit.wb_data_m[6]
.sym 50593 $abc$46512$n2552
.sym 50594 $abc$46512$n2463
.sym 50595 $abc$46512$n3874
.sym 50596 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 50597 $abc$46512$n4375_1
.sym 50598 $abc$46512$n6915_1
.sym 50599 lm32_cpu.load_store_unit.wb_data_m[12]
.sym 50600 $abc$46512$n5888_1
.sym 50601 $abc$46512$n6891_1
.sym 50602 lm32_cpu.store_operand_x[4]
.sym 50603 lm32_cpu.write_idx_w[4]
.sym 50604 $abc$46512$n6035
.sym 50605 $abc$46512$n4614
.sym 50606 $abc$46512$n3371
.sym 50607 $abc$46512$n6035
.sym 50608 lm32_cpu.w_result[10]
.sym 50614 $abc$46512$n4436_1
.sym 50615 lm32_cpu.load_store_unit.exception_m
.sym 50617 $abc$46512$n4270_1
.sym 50620 lm32_cpu.w_result_sel_load_w
.sym 50622 lm32_cpu.load_store_unit.wb_data_m[30]
.sym 50623 lm32_cpu.load_store_unit.wb_data_m[26]
.sym 50624 $abc$46512$n4210_1
.sym 50625 lm32_cpu.operand_w[11]
.sym 50626 $abc$46512$n6797
.sym 50627 lm32_cpu.operand_w[14]
.sym 50628 $abc$46512$n6377_1
.sym 50631 $abc$46512$n4614
.sym 50632 $abc$46512$n6384
.sym 50636 $abc$46512$n4894_1
.sym 50637 $abc$46512$n3589
.sym 50640 $abc$46512$n5272_1
.sym 50642 $abc$46512$n4209
.sym 50643 $abc$46512$n4435_1
.sym 50644 lm32_cpu.w_result[3]
.sym 50648 lm32_cpu.load_store_unit.exception_m
.sym 50649 $abc$46512$n4436_1
.sym 50650 $abc$46512$n5272_1
.sym 50656 lm32_cpu.load_store_unit.wb_data_m[26]
.sym 50659 lm32_cpu.w_result_sel_load_w
.sym 50660 $abc$46512$n4270_1
.sym 50661 lm32_cpu.operand_w[11]
.sym 50662 $abc$46512$n4209
.sym 50665 $abc$46512$n4209
.sym 50666 lm32_cpu.operand_w[14]
.sym 50667 $abc$46512$n4210_1
.sym 50668 lm32_cpu.w_result_sel_load_w
.sym 50671 $abc$46512$n4894_1
.sym 50672 lm32_cpu.w_result[3]
.sym 50674 $abc$46512$n4614
.sym 50677 $abc$46512$n6797
.sym 50679 lm32_cpu.w_result[3]
.sym 50680 $abc$46512$n4435_1
.sym 50684 $abc$46512$n6377_1
.sym 50685 $abc$46512$n6384
.sym 50686 $abc$46512$n3589
.sym 50689 lm32_cpu.load_store_unit.wb_data_m[30]
.sym 50694 sys_clk_$glb_clk
.sym 50695 lm32_cpu.rst_i_$glb_sr
.sym 50696 lm32_cpu.operand_w[4]
.sym 50699 lm32_cpu.load_store_unit.data_w[14]
.sym 50700 lm32_cpu.instruction_unit.icache_refilling
.sym 50701 lm32_cpu.load_store_unit.data_w[27]
.sym 50702 lm32_cpu.load_store_unit.wb_data_m[12]
.sym 50703 csrbank2_reload0_w[3]
.sym 50704 lm32_cpu.load_store_unit.wb_data_m[30]
.sym 50705 shared_dat_r[6]
.sym 50707 $abc$46512$n3614
.sym 50709 $abc$46512$n5174
.sym 50710 lm32_cpu.write_idx_w[0]
.sym 50711 $abc$46512$n3365
.sym 50712 $abc$46512$n2552
.sym 50713 lm32_cpu.operand_w[11]
.sym 50714 $abc$46512$n2567
.sym 50715 lm32_cpu.write_idx_w[1]
.sym 50716 lm32_cpu.write_idx_w[3]
.sym 50717 lm32_cpu.write_enable_q_w
.sym 50718 $abc$46512$n3641
.sym 50719 lm32_cpu.size_x[1]
.sym 50720 shared_dat_r[2]
.sym 50721 $abc$46512$n5834
.sym 50722 spiflash_bus_adr[1]
.sym 50723 $abc$46512$n3589
.sym 50725 csrbank2_reload0_w[4]
.sym 50728 $abc$46512$n3589
.sym 50729 lm32_cpu.load_store_unit.d_adr_o[3]
.sym 50730 $abc$46512$n1648
.sym 50737 $abc$46512$n4372_1
.sym 50738 lm32_cpu.load_store_unit.data_w[26]
.sym 50739 spiflash_sr[0]
.sym 50740 lm32_cpu.w_result_sel_load_w
.sym 50741 $abc$46512$n4190_1
.sym 50742 $abc$46512$n6332_1
.sym 50744 slave_sel_r[1]
.sym 50745 $abc$46512$n4190_1
.sym 50746 $abc$46512$n3364
.sym 50747 $abc$46512$n4373_1
.sym 50748 lm32_cpu.load_store_unit.data_w[10]
.sym 50749 $abc$46512$n3865_1
.sym 50750 lm32_cpu.load_store_unit.data_w[11]
.sym 50751 lm32_cpu.instruction_unit.i_adr_o[3]
.sym 50752 lm32_cpu.load_store_unit.data_w[30]
.sym 50753 lm32_cpu.load_store_unit.d_adr_o[3]
.sym 50754 $abc$46512$n3589
.sym 50755 lm32_cpu.operand_w[6]
.sym 50759 $abc$46512$n6339_1
.sym 50761 basesoc_bus_wishbone_dat_r[0]
.sym 50762 slave_sel_r[2]
.sym 50763 grant
.sym 50764 lm32_cpu.load_store_unit.data_w[14]
.sym 50766 lm32_cpu.load_store_unit.data_w[27]
.sym 50770 slave_sel_r[2]
.sym 50771 basesoc_bus_wishbone_dat_r[0]
.sym 50772 spiflash_sr[0]
.sym 50773 slave_sel_r[1]
.sym 50779 $abc$46512$n3364
.sym 50782 lm32_cpu.load_store_unit.data_w[30]
.sym 50783 $abc$46512$n4190_1
.sym 50784 lm32_cpu.load_store_unit.data_w[14]
.sym 50785 $abc$46512$n3865_1
.sym 50788 $abc$46512$n4190_1
.sym 50789 lm32_cpu.load_store_unit.data_w[11]
.sym 50790 $abc$46512$n3865_1
.sym 50791 lm32_cpu.load_store_unit.data_w[27]
.sym 50794 $abc$46512$n6339_1
.sym 50795 $abc$46512$n6332_1
.sym 50797 $abc$46512$n3589
.sym 50800 grant
.sym 50802 lm32_cpu.instruction_unit.i_adr_o[3]
.sym 50803 lm32_cpu.load_store_unit.d_adr_o[3]
.sym 50806 lm32_cpu.operand_w[6]
.sym 50807 $abc$46512$n4373_1
.sym 50808 $abc$46512$n4372_1
.sym 50809 lm32_cpu.w_result_sel_load_w
.sym 50812 $abc$46512$n3865_1
.sym 50813 $abc$46512$n4190_1
.sym 50814 lm32_cpu.load_store_unit.data_w[26]
.sym 50815 lm32_cpu.load_store_unit.data_w[10]
.sym 50817 sys_clk_$glb_clk
.sym 50819 csrbank2_reload0_w[3]
.sym 50820 $abc$46512$n5888_1
.sym 50821 spiflash_bus_adr[8]
.sym 50822 shared_dat_r[4]
.sym 50823 lm32_cpu.load_store_unit.wb_data_m[16]
.sym 50824 spiflash_bus_adr[1]
.sym 50825 $abc$46512$n6339_1
.sym 50826 lm32_cpu.load_store_unit.wb_data_m[4]
.sym 50827 shared_dat_r[2]
.sym 50831 $abc$46512$n2515
.sym 50832 lm32_cpu.load_store_unit.data_w[22]
.sym 50833 lm32_cpu.load_store_unit.wb_select_m
.sym 50835 lm32_cpu.load_store_unit.wb_data_m[15]
.sym 50836 lm32_cpu.load_store_unit.data_w[10]
.sym 50838 lm32_cpu.load_store_unit.data_w[11]
.sym 50839 $abc$46512$n4994
.sym 50840 lm32_cpu.load_store_unit.wb_data_m[27]
.sym 50841 $abc$46512$n5178
.sym 50842 $abc$46512$n3364
.sym 50843 lm32_cpu.write_idx_w[2]
.sym 50844 storage[9][0]
.sym 50845 basesoc_timer0_zero_pending
.sym 50846 $abc$46512$n2775
.sym 50847 lm32_cpu.load_store_unit.store_data_m[16]
.sym 50848 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 50849 $abc$46512$n7964
.sym 50850 spiflash_bus_adr[1]
.sym 50851 slave_sel_r[2]
.sym 50852 lm32_cpu.w_result[6]
.sym 50853 $abc$46512$n5184
.sym 50854 shared_dat_r[16]
.sym 50861 sram_bus_dat_w[4]
.sym 50862 $abc$46512$n2775
.sym 50863 $abc$46512$n328
.sym 50864 $abc$46512$n5190
.sym 50865 lm32_cpu.write_idx_w[0]
.sym 50866 sram_bus_dat_w[3]
.sym 50868 $abc$46512$n5192
.sym 50869 lm32_cpu.write_idx_w[2]
.sym 50870 spiflash_bus_adr[8]
.sym 50871 $abc$46512$n5188
.sym 50872 $abc$46512$n5186
.sym 50873 lm32_cpu.load_store_unit.data_w[27]
.sym 50875 lm32_cpu.write_idx_w[4]
.sym 50879 $abc$46512$n5184
.sym 50883 $abc$46512$n3749_1
.sym 50885 $abc$46512$n3741_1
.sym 50889 lm32_cpu.write_idx_w[1]
.sym 50890 lm32_cpu.write_idx_w[3]
.sym 50894 sram_bus_dat_w[4]
.sym 50899 lm32_cpu.write_idx_w[0]
.sym 50900 $abc$46512$n5188
.sym 50901 $abc$46512$n5184
.sym 50902 lm32_cpu.write_idx_w[2]
.sym 50905 sram_bus_dat_w[3]
.sym 50911 $abc$46512$n3749_1
.sym 50912 $abc$46512$n3741_1
.sym 50913 $abc$46512$n5186
.sym 50914 lm32_cpu.write_idx_w[1]
.sym 50917 lm32_cpu.load_store_unit.data_w[27]
.sym 50923 $abc$46512$n328
.sym 50930 spiflash_bus_adr[8]
.sym 50935 $abc$46512$n5192
.sym 50936 $abc$46512$n5190
.sym 50937 lm32_cpu.write_idx_w[3]
.sym 50938 lm32_cpu.write_idx_w[4]
.sym 50939 $abc$46512$n2775
.sym 50940 sys_clk_$glb_clk
.sym 50941 sys_rst_$glb_sr
.sym 50942 $abc$46512$n2789
.sym 50943 $abc$46512$n6375_1
.sym 50944 $abc$46512$n6357
.sym 50945 $abc$46512$n5829
.sym 50947 $abc$46512$n7027_1
.sym 50949 basesoc_timer0_zero_pending
.sym 50950 $abc$46512$n7998
.sym 50951 spiflash_bus_adr[0]
.sym 50954 csrbank2_reload0_w[4]
.sym 50955 spiflash_bus_adr[5]
.sym 50956 sram_bus_dat_w[0]
.sym 50958 lm32_cpu.load_store_unit.data_w[2]
.sym 50959 $abc$46512$n3588
.sym 50960 $abc$46512$n5190
.sym 50961 $abc$46512$n6350_1
.sym 50963 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 50964 $abc$46512$n2527
.sym 50965 $abc$46512$n3595_1
.sym 50969 $abc$46512$n2788
.sym 50971 $abc$46512$n5150_1
.sym 50973 basesoc_bus_wishbone_dat_r[5]
.sym 50975 $abc$46512$n6028
.sym 50976 $abc$46512$n5882_1
.sym 50977 $abc$46512$n6375_1
.sym 50985 spiflash_sr[4]
.sym 50989 basesoc_bus_wishbone_dat_r[5]
.sym 50990 spiflash_sr[6]
.sym 50992 basesoc_bus_wishbone_dat_r[2]
.sym 50999 spiflash_sr[2]
.sym 51000 spiflash_sr[3]
.sym 51001 $abc$46512$n2809
.sym 51005 spiflash_sr[5]
.sym 51006 slave_sel_r[1]
.sym 51011 slave_sel_r[2]
.sym 51014 spiflash_sr[1]
.sym 51016 spiflash_sr[1]
.sym 51023 spiflash_sr[2]
.sym 51031 spiflash_sr[3]
.sym 51034 slave_sel_r[2]
.sym 51035 basesoc_bus_wishbone_dat_r[5]
.sym 51036 slave_sel_r[1]
.sym 51037 spiflash_sr[5]
.sym 51041 spiflash_sr[6]
.sym 51046 slave_sel_r[1]
.sym 51047 basesoc_bus_wishbone_dat_r[2]
.sym 51048 slave_sel_r[2]
.sym 51049 spiflash_sr[2]
.sym 51054 spiflash_sr[4]
.sym 51059 spiflash_sr[5]
.sym 51062 $abc$46512$n2809
.sym 51063 sys_clk_$glb_clk
.sym 51064 sys_rst_$glb_sr
.sym 51065 storage[9][0]
.sym 51066 storage[9][2]
.sym 51067 $abc$46512$n2809
.sym 51068 $abc$46512$n5926
.sym 51069 storage[9][1]
.sym 51070 shared_dat_r[16]
.sym 51071 storage[9][5]
.sym 51072 $abc$46512$n5812
.sym 51073 $abc$46512$n2809
.sym 51077 lm32_cpu.write_idx_w[0]
.sym 51078 lm32_cpu.instruction_unit.icache_refill_data[17]
.sym 51079 $PACKER_VCC_NET_$glb_clk
.sym 51080 $abc$46512$n2552
.sym 51081 spiflash_sr[7]
.sym 51082 slave_sel[1]
.sym 51083 $abc$46512$n7011_1
.sym 51084 basesoc_sram_we[2]
.sym 51085 $abc$46512$n3364
.sym 51086 shared_dat_r[3]
.sym 51087 $abc$46512$n5835
.sym 51088 lm32_cpu.write_idx_w[2]
.sym 51091 $abc$46512$n6035
.sym 51093 $abc$46512$n5903
.sym 51094 sram_bus_adr[2]
.sym 51095 $abc$46512$n7027_1
.sym 51096 $abc$46512$n5812
.sym 51097 $abc$46512$n6659
.sym 51098 interface4_bank_bus_dat_r[7]
.sym 51099 spiflash_bus_adr[2]
.sym 51100 $abc$46512$n5888_1
.sym 51106 $abc$46512$n2789
.sym 51108 grant
.sym 51110 spiflash_sr[7]
.sym 51113 lm32_cpu.load_store_unit.d_dat_o[15]
.sym 51114 lm32_cpu.load_store_unit.d_dat_o[17]
.sym 51118 slave_sel_r[2]
.sym 51132 basesoc_bus_wishbone_dat_r[7]
.sym 51134 basesoc_bus_wishbone_dat_r[2]
.sym 51137 slave_sel_r[1]
.sym 51139 slave_sel_r[1]
.sym 51145 basesoc_bus_wishbone_dat_r[2]
.sym 51152 lm32_cpu.load_store_unit.d_dat_o[15]
.sym 51158 $abc$46512$n2789
.sym 51163 grant
.sym 51164 lm32_cpu.load_store_unit.d_dat_o[17]
.sym 51176 lm32_cpu.load_store_unit.d_dat_o[17]
.sym 51181 slave_sel_r[2]
.sym 51182 slave_sel_r[1]
.sym 51183 basesoc_bus_wishbone_dat_r[7]
.sym 51184 spiflash_sr[7]
.sym 51186 sys_clk_$glb_clk
.sym 51187 $abc$46512$n135_$glb_sr
.sym 51188 interface3_bank_bus_dat_r[6]
.sym 51189 $abc$46512$n2788
.sym 51190 $abc$46512$n5150_1
.sym 51191 basesoc_bus_wishbone_dat_r[5]
.sym 51192 basesoc_bus_wishbone_dat_r[2]
.sym 51193 interface1_bank_bus_dat_r[2]
.sym 51194 basesoc_timer0_zero_old_trigger
.sym 51195 $abc$46512$n6035
.sym 51197 spiflash_bus_dat_w[15]
.sym 51200 storage[15][5]
.sym 51201 storage[9][5]
.sym 51203 $abc$46512$n424
.sym 51204 grant
.sym 51206 $abc$46512$n6028
.sym 51207 basesoc_sram_we[2]
.sym 51208 spiflash_sr[16]
.sym 51209 storage[9][2]
.sym 51210 slave_sel_r[0]
.sym 51211 $abc$46512$n3726_1
.sym 51212 sram_bus_dat_w[3]
.sym 51213 basesoc_timer0_zero_trigger
.sym 51215 $abc$46512$n5121_1
.sym 51217 $abc$46512$n5935_1
.sym 51219 spiflash_bus_adr[1]
.sym 51221 $abc$46512$n5088
.sym 51222 $abc$46512$n3725_1
.sym 51223 storage_1[0][6]
.sym 51232 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 51235 $abc$46512$n6658
.sym 51238 $abc$46512$n5887
.sym 51240 $abc$46512$n2803
.sym 51241 sram_bus_dat_w[2]
.sym 51247 $abc$46512$n5886_1
.sym 51255 $abc$46512$n7027_1
.sym 51263 sram_bus_dat_w[2]
.sym 51292 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 51293 $abc$46512$n5886_1
.sym 51294 $abc$46512$n7027_1
.sym 51295 $abc$46512$n5887
.sym 51300 $abc$46512$n6658
.sym 51308 $abc$46512$n2803
.sym 51309 sys_clk_$glb_clk
.sym 51310 sys_rst_$glb_sr
.sym 51311 interface0_bank_bus_dat_r[0]
.sym 51312 interface3_bank_bus_dat_r[1]
.sym 51313 $abc$46512$n6656
.sym 51314 interface2_bank_bus_dat_r[0]
.sym 51315 $abc$46512$n7006_1
.sym 51316 basesoc_uart_rx_old_trigger
.sym 51317 $abc$46512$n2706
.sym 51318 interface2_bank_bus_dat_r[1]
.sym 51320 $abc$46512$n7149
.sym 51323 $abc$46512$n5113_1
.sym 51324 $abc$46512$n2803
.sym 51325 slave_sel_r[0]
.sym 51326 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 51327 $abc$46512$n7024_1
.sym 51328 $abc$46512$n6035
.sym 51329 $abc$46512$n3726_1
.sym 51330 spiflash_bus_adr[0]
.sym 51332 $abc$46512$n1645
.sym 51334 $abc$46512$n5158_1
.sym 51335 $abc$46512$n5151_1
.sym 51336 interface2_bank_bus_dat_r[7]
.sym 51338 spiflash_bus_adr[1]
.sym 51339 $abc$46512$n2785
.sym 51341 $abc$46512$n7964
.sym 51343 $abc$46512$n5039_1
.sym 51344 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 51345 $abc$46512$n2775
.sym 51352 basesoc_uart_rx_pending
.sym 51354 basesoc_uart_tx_pending
.sym 51355 csrbank3_ev_enable0_w[1]
.sym 51356 $abc$46512$n5095
.sym 51358 interface3_bank_bus_dat_r[7]
.sym 51359 $abc$46512$n7002_1
.sym 51360 interface2_bank_bus_dat_r[7]
.sym 51361 sram_bus_we
.sym 51362 $abc$46512$n7003_1
.sym 51363 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 51364 sram_bus_adr[2]
.sym 51365 $abc$46512$n5801_1
.sym 51366 $abc$46512$n5795_1
.sym 51367 csrbank3_ev_enable0_w[0]
.sym 51368 interface4_bank_bus_dat_r[7]
.sym 51369 interface0_bank_bus_dat_r[7]
.sym 51370 $abc$46512$n3727_1
.sym 51371 basesoc_uart_tx_pending
.sym 51377 $abc$46512$n5039_1
.sym 51378 $abc$46512$n3727_1
.sym 51379 $abc$46512$n7001_1
.sym 51380 $abc$46512$n7000_1
.sym 51381 $abc$46512$n5088
.sym 51385 $abc$46512$n5088
.sym 51386 $abc$46512$n3727_1
.sym 51387 sram_bus_we
.sym 51388 sram_bus_adr[2]
.sym 51391 csrbank3_ev_enable0_w[1]
.sym 51392 basesoc_uart_rx_pending
.sym 51393 $abc$46512$n3727_1
.sym 51394 $abc$46512$n5039_1
.sym 51397 csrbank3_ev_enable0_w[0]
.sym 51398 sram_bus_adr[2]
.sym 51399 $abc$46512$n5095
.sym 51400 $abc$46512$n7002_1
.sym 51403 $abc$46512$n7000_1
.sym 51404 $abc$46512$n3727_1
.sym 51405 sram_bus_adr[2]
.sym 51406 basesoc_uart_tx_pending
.sym 51409 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 51411 $abc$46512$n5801_1
.sym 51412 $abc$46512$n5795_1
.sym 51415 interface0_bank_bus_dat_r[7]
.sym 51416 interface3_bank_bus_dat_r[7]
.sym 51417 interface2_bank_bus_dat_r[7]
.sym 51418 interface4_bank_bus_dat_r[7]
.sym 51421 basesoc_uart_rx_pending
.sym 51422 csrbank3_ev_enable0_w[1]
.sym 51423 csrbank3_ev_enable0_w[0]
.sym 51424 basesoc_uart_tx_pending
.sym 51428 $abc$46512$n7001_1
.sym 51429 $abc$46512$n7003_1
.sym 51430 $abc$46512$n5088
.sym 51432 sys_clk_$glb_clk
.sym 51433 sys_rst_$glb_sr
.sym 51434 $abc$46512$n2785
.sym 51435 $abc$46512$n5121_1
.sym 51436 $abc$46512$n5929_1
.sym 51437 $abc$46512$n7035_1
.sym 51438 storage_1[0][0]
.sym 51439 storage_1[0][6]
.sym 51440 $abc$46512$n5151_1
.sym 51441 $abc$46512$n5928
.sym 51443 csrbank3_txfull_w
.sym 51446 $abc$46512$n5087
.sym 51447 $abc$46512$n2702
.sym 51449 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 51450 $abc$46512$n2775
.sym 51451 csrbank3_rxempty_w
.sym 51452 $abc$46512$n19
.sym 51453 $abc$46512$n3370
.sym 51455 $abc$46512$n7002_1
.sym 51456 basesoc_uart_rx_pending
.sym 51457 spiflash_bus_adr[7]
.sym 51458 $abc$46512$n5924_1
.sym 51459 $abc$46512$n5030_1
.sym 51460 $abc$46512$n5119_1
.sym 51461 $abc$46512$n5115_1
.sym 51462 csrbank2_load0_w[0]
.sym 51463 $abc$46512$n7040_1
.sym 51464 $abc$46512$n3728_1
.sym 51465 interface3_bank_bus_dat_r[6]
.sym 51466 sram_bus_we
.sym 51467 $abc$46512$n2785
.sym 51468 sram_bus_adr[3]
.sym 51469 $abc$46512$n5117_1
.sym 51476 $abc$46512$n3726_1
.sym 51477 $abc$46512$n5113_1
.sym 51479 $abc$46512$n5095
.sym 51480 csrbank2_load0_w[0]
.sym 51482 sram_bus_adr[3]
.sym 51485 sram_bus_dat_w[1]
.sym 51488 sram_bus_dat_w[0]
.sym 51489 sys_rst
.sym 51491 $abc$46512$n5088
.sym 51492 sram_bus_we
.sym 51493 $abc$46512$n2709
.sym 51495 sram_bus_adr[4]
.sym 51496 $abc$46512$n3725_1
.sym 51499 $abc$46512$n5032_1
.sym 51500 csrbank2_ev_enable0_w
.sym 51503 $abc$46512$n5039_1
.sym 51504 sram_bus_adr[2]
.sym 51508 $abc$46512$n5088
.sym 51509 sys_rst
.sym 51510 $abc$46512$n5095
.sym 51511 sram_bus_we
.sym 51514 $abc$46512$n5039_1
.sym 51515 sram_bus_adr[2]
.sym 51516 sram_bus_adr[3]
.sym 51517 sram_bus_adr[4]
.sym 51520 $abc$46512$n5113_1
.sym 51521 $abc$46512$n3725_1
.sym 51522 sram_bus_adr[4]
.sym 51523 sys_rst
.sym 51528 sram_bus_dat_w[1]
.sym 51534 sram_bus_adr[2]
.sym 51535 $abc$46512$n5039_1
.sym 51538 $abc$46512$n3726_1
.sym 51540 sram_bus_adr[3]
.sym 51544 sram_bus_adr[4]
.sym 51545 $abc$46512$n5032_1
.sym 51546 csrbank2_ev_enable0_w
.sym 51547 csrbank2_load0_w[0]
.sym 51553 sram_bus_dat_w[0]
.sym 51554 $abc$46512$n2709
.sym 51555 sys_clk_$glb_clk
.sym 51556 sys_rst_$glb_sr
.sym 51557 $abc$46512$n6669_1
.sym 51558 interface2_bank_bus_dat_r[3]
.sym 51559 interface2_bank_bus_dat_r[6]
.sym 51560 basesoc_timer0_value[8]
.sym 51561 $abc$46512$n5955_1
.sym 51562 $abc$46512$n5954
.sym 51563 $abc$46512$n5924_1
.sym 51564 $abc$46512$n5119_1
.sym 51566 $abc$46512$n443
.sym 51570 $abc$46512$n2767
.sym 51571 $abc$46512$n2767
.sym 51573 $abc$46512$n5136_1
.sym 51574 $abc$46512$n5036_1
.sym 51576 $abc$46512$n2785
.sym 51577 interface0_bank_bus_dat_r[4]
.sym 51578 $abc$46512$n5121_1
.sym 51579 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 51580 csrbank2_load3_w[0]
.sym 51581 csrbank2_reload1_w[0]
.sym 51583 csrbank2_en0_w
.sym 51584 csrbank2_load0_w[1]
.sym 51585 $abc$46512$n5030_1
.sym 51586 interface0_bank_bus_dat_r[6]
.sym 51588 $abc$46512$n2783
.sym 51589 $abc$46512$n7036_1
.sym 51590 sram_bus_adr[2]
.sym 51591 $abc$46512$n5928
.sym 51592 $abc$46512$n5126_1
.sym 51600 $abc$46512$n2791
.sym 51601 sram_bus_adr[4]
.sym 51602 csrbank2_load1_w[0]
.sym 51603 $abc$46512$n3727_1
.sym 51609 $abc$46512$n5032_1
.sym 51612 sys_rst
.sym 51613 $abc$46512$n5113_1
.sym 51614 sram_bus_adr[2]
.sym 51615 $abc$46512$n5039_1
.sym 51616 sram_bus_dat_w[0]
.sym 51617 $abc$46512$n5117_1
.sym 51620 $abc$46512$n5035_1
.sym 51623 $abc$46512$n5123_1
.sym 51626 $abc$46512$n5933_1
.sym 51627 basesoc_timer0_zero_trigger
.sym 51628 sram_bus_adr[3]
.sym 51629 $abc$46512$n5036_1
.sym 51631 basesoc_timer0_zero_trigger
.sym 51632 $abc$46512$n5933_1
.sym 51633 csrbank2_load1_w[0]
.sym 51634 $abc$46512$n5117_1
.sym 51637 $abc$46512$n5039_1
.sym 51638 sram_bus_adr[2]
.sym 51639 sram_bus_adr[3]
.sym 51643 sram_bus_dat_w[0]
.sym 51651 sram_bus_adr[4]
.sym 51652 $abc$46512$n5035_1
.sym 51655 sram_bus_adr[2]
.sym 51656 sram_bus_adr[3]
.sym 51657 $abc$46512$n5036_1
.sym 51658 sram_bus_adr[4]
.sym 51662 $abc$46512$n5123_1
.sym 51663 sys_rst
.sym 51664 $abc$46512$n5113_1
.sym 51668 $abc$46512$n3727_1
.sym 51669 sram_bus_adr[2]
.sym 51670 sram_bus_adr[3]
.sym 51674 $abc$46512$n5032_1
.sym 51675 sram_bus_adr[4]
.sym 51677 $abc$46512$n2791
.sym 51678 sys_clk_$glb_clk
.sym 51679 sys_rst_$glb_sr
.sym 51680 $abc$46512$n5941_1
.sym 51681 $abc$46512$n5132_1
.sym 51682 $abc$46512$n7040_1
.sym 51683 basesoc_timer0_value[1]
.sym 51684 $abc$46512$n5981_1
.sym 51685 $abc$46512$n5982
.sym 51686 $abc$46512$n5708
.sym 51687 $abc$46512$n5921_1
.sym 51688 $abc$46512$n5925_1
.sym 51692 $abc$46512$n3365
.sym 51693 $abc$46512$n5924_1
.sym 51695 basesoc_timer0_value[8]
.sym 51696 $abc$46512$n5038_1
.sym 51697 $abc$46512$n5119_1
.sym 51699 $abc$46512$n3727_1
.sym 51700 sys_rst
.sym 51701 $abc$46512$n5113_1
.sym 51702 $abc$46512$n1645
.sym 51703 $abc$46512$n19
.sym 51704 $abc$46512$n5935_1
.sym 51705 $abc$46512$n7048
.sym 51707 $abc$46512$n5117_1
.sym 51708 sram_bus_dat_w[4]
.sym 51709 sram_bus_dat_w[3]
.sym 51711 csrbank2_load1_w[1]
.sym 51712 $abc$46512$n5924_1
.sym 51713 basesoc_timer0_zero_trigger
.sym 51714 $abc$46512$n5119_1
.sym 51715 $abc$46512$n6847
.sym 51721 $abc$46512$n5113_1
.sym 51724 $abc$46512$n5117_1
.sym 51726 sram_bus_dat_w[5]
.sym 51727 sram_bus_adr[4]
.sym 51729 csrbank2_reload1_w[0]
.sym 51731 sram_bus_dat_w[0]
.sym 51734 $abc$46512$n6820
.sym 51737 basesoc_timer0_zero_trigger
.sym 51739 $abc$46512$n2767
.sym 51740 basesoc_timer0_value[1]
.sym 51741 csrbank2_reload1_w[0]
.sym 51743 csrbank2_en0_w
.sym 51747 $abc$46512$n5127_1
.sym 51749 sys_rst
.sym 51751 $abc$46512$n5134_1
.sym 51754 csrbank2_en0_w
.sym 51755 $abc$46512$n5127_1
.sym 51756 csrbank2_reload1_w[0]
.sym 51757 $abc$46512$n5134_1
.sym 51760 sys_rst
.sym 51761 $abc$46512$n5113_1
.sym 51762 $abc$46512$n5134_1
.sym 51763 sram_bus_adr[4]
.sym 51767 sram_bus_dat_w[0]
.sym 51773 sram_bus_adr[4]
.sym 51774 $abc$46512$n5127_1
.sym 51781 basesoc_timer0_value[1]
.sym 51786 sram_bus_dat_w[5]
.sym 51791 $abc$46512$n5117_1
.sym 51792 $abc$46512$n5113_1
.sym 51793 sys_rst
.sym 51796 csrbank2_reload1_w[0]
.sym 51797 basesoc_timer0_zero_trigger
.sym 51799 $abc$46512$n6820
.sym 51800 $abc$46512$n2767
.sym 51801 sys_clk_$glb_clk
.sym 51802 sys_rst_$glb_sr
.sym 51803 $abc$46512$n5939_1
.sym 51804 $abc$46512$n5938
.sym 51805 interface0_bank_bus_dat_r[6]
.sym 51806 $abc$46512$n5937_1
.sym 51807 sram_bus_adr[2]
.sym 51808 $abc$46512$n5986
.sym 51809 $abc$46512$n5935_1
.sym 51810 $abc$46512$n5936
.sym 51811 $abc$46512$n1645
.sym 51817 csrbank2_load0_w[5]
.sym 51818 basesoc_timer0_value[1]
.sym 51819 $abc$46512$n2797
.sym 51820 spiflash_bus_adr[7]
.sym 51821 csrbank2_reload1_w[1]
.sym 51822 csrbank2_reload0_w[1]
.sym 51823 $abc$46512$n5126_1
.sym 51824 $abc$46512$n2797
.sym 51825 csrbank2_en0_w
.sym 51827 $abc$46512$n2785
.sym 51828 sram_bus_adr[2]
.sym 51829 csrbank2_value2_w[1]
.sym 51830 $abc$46512$n5126_1
.sym 51831 $abc$46512$n2785
.sym 51833 csrbank2_reload2_w[6]
.sym 51834 $abc$46512$n3728_1
.sym 51836 $abc$46512$n2769
.sym 51852 csrbank2_load3_w[6]
.sym 51855 $abc$46512$n2777
.sym 51856 sram_bus_dat_w[6]
.sym 51857 sram_bus_dat_w[1]
.sym 51859 sram_bus_dat_w[0]
.sym 51868 sram_bus_dat_w[7]
.sym 51869 sram_bus_dat_w[3]
.sym 51873 sram_bus_dat_w[5]
.sym 51879 sram_bus_dat_w[0]
.sym 51884 sram_bus_dat_w[5]
.sym 51892 csrbank2_load3_w[6]
.sym 51895 sram_bus_dat_w[7]
.sym 51902 sram_bus_dat_w[6]
.sym 51908 sram_bus_dat_w[3]
.sym 51920 sram_bus_dat_w[1]
.sym 51923 $abc$46512$n2777
.sym 51924 sys_clk_$glb_clk
.sym 51925 sys_rst_$glb_sr
.sym 51926 csrbank2_value2_w[5]
.sym 51927 $abc$46512$n5942_1
.sym 51928 $abc$46512$n5988
.sym 51929 $abc$46512$n5750
.sym 51930 csrbank2_value1_w[1]
.sym 51931 csrbank2_value2_w[6]
.sym 51932 csrbank2_value2_w[7]
.sym 51933 csrbank2_value2_w[1]
.sym 51939 $abc$46512$n5123_1
.sym 51940 $abc$46512$n21
.sym 51942 csrbank2_reload1_w[5]
.sym 51943 $abc$46512$n6820
.sym 51944 $abc$46512$n5129_1
.sym 51946 $abc$46512$n5115_1
.sym 51948 csrbank2_reload1_w[6]
.sym 51952 sram_bus_dat_w[3]
.sym 51954 csrbank2_reload2_w[0]
.sym 51958 $abc$46512$n2779
.sym 51959 $abc$46512$n5132_1
.sym 51960 $abc$46512$n2785
.sym 51969 $abc$46512$n5113_1
.sym 51970 sys_rst
.sym 51972 sram_bus_dat_w[2]
.sym 51977 csrbank2_reload2_w[1]
.sym 51979 sram_bus_dat_w[3]
.sym 51980 sram_bus_dat_w[4]
.sym 51982 $abc$46512$n5129_1
.sym 51983 basesoc_timer0_zero_trigger
.sym 51985 $abc$46512$n6847
.sym 51990 $abc$46512$n5126_1
.sym 51994 $abc$46512$n2777
.sym 52000 $abc$46512$n5113_1
.sym 52002 $abc$46512$n5129_1
.sym 52003 sys_rst
.sym 52009 sram_bus_dat_w[4]
.sym 52013 sys_rst
.sym 52015 sram_bus_dat_w[3]
.sym 52018 sram_bus_dat_w[2]
.sym 52024 basesoc_timer0_zero_trigger
.sym 52026 $abc$46512$n6847
.sym 52027 csrbank2_reload2_w[1]
.sym 52030 sys_rst
.sym 52032 $abc$46512$n5126_1
.sym 52033 $abc$46512$n5113_1
.sym 52042 csrbank2_reload2_w[1]
.sym 52043 $abc$46512$n5129_1
.sym 52046 $abc$46512$n2777
.sym 52047 sys_clk_$glb_clk
.sym 52048 sys_rst_$glb_sr
.sym 52049 $abc$46512$n7039_1
.sym 52050 csrbank2_value2_w[0]
.sym 52051 $abc$46512$n5126_1
.sym 52052 csrbank2_value3_w[1]
.sym 52053 csrbank2_value2_w[3]
.sym 52054 $abc$46512$n5960_1
.sym 52055 $abc$46512$n5958
.sym 52056 $abc$46512$n5959_1
.sym 52057 basesoc_timer0_value[9]
.sym 52061 basesoc_timer0_value[27]
.sym 52062 csrbank2_value2_w[7]
.sym 52064 csrbank2_value3_w[6]
.sym 52065 csrbank2_reload1_w[4]
.sym 52066 spiflash_bus_adr[5]
.sym 52067 csrbank2_load3_w[6]
.sym 52069 csrbank2_reload1_w[2]
.sym 52071 $abc$46512$n5740
.sym 52075 csrbank2_en0_w
.sym 52076 csrbank2_load0_w[1]
.sym 52079 csrbank2_reload2_w[2]
.sym 52080 $abc$46512$n2783
.sym 52081 sram_bus_dat_w[6]
.sym 52092 sram_bus_dat_w[1]
.sym 52101 $abc$46512$n2779
.sym 52105 sram_bus_dat_w[2]
.sym 52106 sram_bus_dat_w[6]
.sym 52112 sram_bus_dat_w[3]
.sym 52137 sram_bus_dat_w[1]
.sym 52144 sram_bus_dat_w[6]
.sym 52147 sram_bus_dat_w[3]
.sym 52166 sram_bus_dat_w[2]
.sym 52169 $abc$46512$n2779
.sym 52170 sys_clk_$glb_clk
.sym 52171 sys_rst_$glb_sr
.sym 52179 csrbank2_en0_w
.sym 52186 basesoc_timer0_value[25]
.sym 52187 $abc$46512$n2779
.sym 52188 $abc$46512$n5129_1
.sym 52201 csrbank2_reload2_w[3]
.sym 52219 sram_bus_dat_w[1]
.sym 52231 $abc$46512$n2767
.sym 52241 sram_bus_dat_w[6]
.sym 52283 sram_bus_dat_w[6]
.sym 52291 sram_bus_dat_w[1]
.sym 52292 $abc$46512$n2767
.sym 52293 sys_clk_$glb_clk
.sym 52294 sys_rst_$glb_sr
.sym 52308 csrbank2_en0_w
.sym 52365 sys_clk
.sym 52409 lm32_cpu.operand_1_x[26]
.sym 52410 lm32_cpu.adder.addsub.tmp_addResult[11]
.sym 52411 lm32_cpu.operand_1_x[29]
.sym 52412 lm32_cpu.x_result_sel_mc_arith_x
.sym 52413 lm32_cpu.operand_1_x[9]
.sym 52414 lm32_cpu.adder.addsub.tmp_addResult[27]
.sym 52417 lm32_cpu.operand_1_x[13]
.sym 52419 lm32_cpu.operand_1_x[26]
.sym 52425 lm32_cpu.adder.addsub.tmp_addResult[1]
.sym 52458 lm32_cpu.operand_1_x[13]
.sym 52460 lm32_cpu.operand_1_x[26]
.sym 52502 lm32_cpu.operand_1_x[13]
.sym 52514 lm32_cpu.operand_1_x[26]
.sym 52523 $abc$46512$n6963_1
.sym 52524 $abc$46512$n6919_1
.sym 52525 $abc$46512$n6921_1
.sym 52526 $abc$46512$n6961
.sym 52527 lm32_cpu.sexth_result_x[2]
.sym 52528 $abc$46512$n6962_1
.sym 52529 $abc$46512$n4357_1
.sym 52530 $abc$46512$n6920_1
.sym 52532 lm32_cpu.size_x[1]
.sym 52533 lm32_cpu.size_x[1]
.sym 52549 lm32_cpu.adder.addsub.tmp_addResult[10]
.sym 52558 lm32_cpu.x_result_sel_mc_arith_x
.sym 52564 lm32_cpu.sexth_result_x[3]
.sym 52571 lm32_cpu.logic_op_x[0]
.sym 52575 lm32_cpu.mc_result_x[11]
.sym 52577 lm32_cpu.x_result[4]
.sym 52579 lm32_cpu.logic_op_x[3]
.sym 52582 lm32_cpu.mc_arithmetic.operand_1_d[2]
.sym 52585 lm32_cpu.sexth_result_x[8]
.sym 52586 $abc$46512$n8356
.sym 52589 lm32_cpu.mc_arithmetic.operand_1_d[6]
.sym 52603 lm32_cpu.logic_op_x[3]
.sym 52604 lm32_cpu.logic_op_x[2]
.sym 52605 $abc$46512$n4440_1
.sym 52608 lm32_cpu.operand_1_x[3]
.sym 52611 $abc$46512$n4441_1
.sym 52614 lm32_cpu.x_result_sel_mc_arith_x
.sym 52615 lm32_cpu.mc_arithmetic.operand_0_d[3]
.sym 52617 $abc$46512$n4442_1
.sym 52618 lm32_cpu.x_result_sel_sext_x
.sym 52619 lm32_cpu.x_result_sel_csr_x
.sym 52620 lm32_cpu.sexth_result_x[2]
.sym 52622 lm32_cpu.sexth_result_x[3]
.sym 52624 $abc$46512$n6963_1
.sym 52625 lm32_cpu.logic_op_x[1]
.sym 52626 $abc$46512$n4439_1
.sym 52627 lm32_cpu.logic_op_x[0]
.sym 52628 lm32_cpu.sexth_result_x[2]
.sym 52629 lm32_cpu.operand_1_x[2]
.sym 52634 lm32_cpu.sexth_result_x[2]
.sym 52635 lm32_cpu.operand_1_x[2]
.sym 52639 lm32_cpu.logic_op_x[3]
.sym 52640 lm32_cpu.logic_op_x[1]
.sym 52641 lm32_cpu.operand_1_x[3]
.sym 52642 lm32_cpu.x_result_sel_sext_x
.sym 52645 lm32_cpu.x_result_sel_sext_x
.sym 52646 lm32_cpu.x_result_sel_mc_arith_x
.sym 52647 lm32_cpu.sexth_result_x[3]
.sym 52648 $abc$46512$n4440_1
.sym 52651 lm32_cpu.sexth_result_x[2]
.sym 52652 lm32_cpu.operand_1_x[2]
.sym 52657 lm32_cpu.sexth_result_x[2]
.sym 52658 lm32_cpu.x_result_sel_csr_x
.sym 52659 lm32_cpu.x_result_sel_sext_x
.sym 52660 $abc$46512$n6963_1
.sym 52664 lm32_cpu.logic_op_x[0]
.sym 52665 lm32_cpu.operand_1_x[3]
.sym 52666 lm32_cpu.logic_op_x[2]
.sym 52669 lm32_cpu.mc_arithmetic.operand_0_d[3]
.sym 52675 $abc$46512$n4442_1
.sym 52676 lm32_cpu.sexth_result_x[3]
.sym 52677 $abc$46512$n4439_1
.sym 52678 $abc$46512$n4441_1
.sym 52679 $abc$46512$n2454_$glb_ce
.sym 52680 sys_clk_$glb_clk
.sym 52681 lm32_cpu.rst_i_$glb_sr
.sym 52682 lm32_cpu.operand_1_x[6]
.sym 52683 $abc$46512$n4425_1
.sym 52684 lm32_cpu.adder_op_x_n
.sym 52685 $abc$46512$n6968
.sym 52686 $abc$46512$n6969_1
.sym 52687 lm32_cpu.operand_1_x[2]
.sym 52688 lm32_cpu.x_result[4]
.sym 52689 $abc$46512$n8362
.sym 52692 lm32_cpu.operand_1_x[18]
.sym 52693 lm32_cpu.bypass_data_1[30]
.sym 52697 $abc$46512$n4441_1
.sym 52698 sram_bus_dat_w[5]
.sym 52702 lm32_cpu.logic_op_x[2]
.sym 52703 lm32_cpu.mc_result_x[8]
.sym 52704 lm32_cpu.operand_1_x[3]
.sym 52706 lm32_cpu.operand_1_x[17]
.sym 52709 lm32_cpu.operand_1_x[16]
.sym 52710 lm32_cpu.sexth_result_x[2]
.sym 52711 lm32_cpu.operand_1_x[11]
.sym 52712 lm32_cpu.sexth_result_x[7]
.sym 52713 lm32_cpu.adder.addsub.tmp_addResult[10]
.sym 52714 $abc$46512$n4357_1
.sym 52716 lm32_cpu.adder.addsub.tmp_addResult[20]
.sym 52717 lm32_cpu.adder.addsub.tmp_addResult[10]
.sym 52723 lm32_cpu.sexth_result_x[4]
.sym 52724 lm32_cpu.sexth_result_x[3]
.sym 52727 lm32_cpu.sexth_result_x[5]
.sym 52729 lm32_cpu.operand_1_x[0]
.sym 52731 lm32_cpu.sexth_result_x[6]
.sym 52732 lm32_cpu.operand_1_x[3]
.sym 52734 lm32_cpu.adder_op_x
.sym 52735 lm32_cpu.operand_1_x[5]
.sym 52736 lm32_cpu.sexth_result_x[2]
.sym 52737 lm32_cpu.operand_1_x[4]
.sym 52739 lm32_cpu.operand_1_x[6]
.sym 52744 lm32_cpu.operand_1_x[2]
.sym 52747 lm32_cpu.operand_1_x[1]
.sym 52749 lm32_cpu.sexth_result_x[0]
.sym 52754 lm32_cpu.sexth_result_x[1]
.sym 52758 lm32_cpu.adder_op_x
.sym 52761 $auto$alumacc.cc:474:replace_alu$4522.C[1]
.sym 52763 lm32_cpu.operand_1_x[0]
.sym 52764 lm32_cpu.sexth_result_x[0]
.sym 52765 lm32_cpu.adder_op_x
.sym 52767 $auto$alumacc.cc:474:replace_alu$4522.C[2]
.sym 52769 lm32_cpu.operand_1_x[1]
.sym 52770 lm32_cpu.sexth_result_x[1]
.sym 52771 $auto$alumacc.cc:474:replace_alu$4522.C[1]
.sym 52773 $auto$alumacc.cc:474:replace_alu$4522.C[3]
.sym 52775 lm32_cpu.sexth_result_x[2]
.sym 52776 lm32_cpu.operand_1_x[2]
.sym 52777 $auto$alumacc.cc:474:replace_alu$4522.C[2]
.sym 52779 $auto$alumacc.cc:474:replace_alu$4522.C[4]
.sym 52781 lm32_cpu.sexth_result_x[3]
.sym 52782 lm32_cpu.operand_1_x[3]
.sym 52783 $auto$alumacc.cc:474:replace_alu$4522.C[3]
.sym 52785 $auto$alumacc.cc:474:replace_alu$4522.C[5]
.sym 52787 lm32_cpu.sexth_result_x[4]
.sym 52788 lm32_cpu.operand_1_x[4]
.sym 52789 $auto$alumacc.cc:474:replace_alu$4522.C[4]
.sym 52791 $auto$alumacc.cc:474:replace_alu$4522.C[6]
.sym 52793 lm32_cpu.operand_1_x[5]
.sym 52794 lm32_cpu.sexth_result_x[5]
.sym 52795 $auto$alumacc.cc:474:replace_alu$4522.C[5]
.sym 52797 $auto$alumacc.cc:474:replace_alu$4522.C[7]
.sym 52799 lm32_cpu.operand_1_x[6]
.sym 52800 lm32_cpu.sexth_result_x[6]
.sym 52801 $auto$alumacc.cc:474:replace_alu$4522.C[6]
.sym 52805 lm32_cpu.operand_1_x[1]
.sym 52806 $abc$46512$n8354
.sym 52807 lm32_cpu.x_result[5]
.sym 52808 $abc$46512$n4482
.sym 52809 lm32_cpu.x_result[7]
.sym 52810 lm32_cpu.sexth_result_x[12]
.sym 52811 $abc$46512$n4405_1
.sym 52812 lm32_cpu.sexth_result_x[1]
.sym 52815 lm32_cpu.eba[17]
.sym 52816 lm32_cpu.adder.addsub.tmp_addResult[31]
.sym 52820 lm32_cpu.size_x[1]
.sym 52821 lm32_cpu.sexth_result_x[7]
.sym 52823 lm32_cpu.operand_1_x[5]
.sym 52824 lm32_cpu.operand_1_x[6]
.sym 52825 lm32_cpu.logic_op_x[2]
.sym 52827 lm32_cpu.sexth_result_x[7]
.sym 52828 lm32_cpu.adder_op_x_n
.sym 52829 lm32_cpu.operand_0_x[20]
.sym 52830 lm32_cpu.operand_1_x[11]
.sym 52831 lm32_cpu.adder.addsub.tmp_addResult[12]
.sym 52832 lm32_cpu.x_result_sel_add_x
.sym 52833 lm32_cpu.operand_1_x[20]
.sym 52834 lm32_cpu.operand_0_x[23]
.sym 52835 lm32_cpu.operand_1_x[2]
.sym 52836 lm32_cpu.operand_0_x[21]
.sym 52837 lm32_cpu.operand_0_x[22]
.sym 52838 lm32_cpu.operand_1_x[22]
.sym 52839 lm32_cpu.operand_1_x[7]
.sym 52840 lm32_cpu.adder.addsub.tmp_addResult[18]
.sym 52841 $auto$alumacc.cc:474:replace_alu$4522.C[7]
.sym 52846 lm32_cpu.operand_1_x[7]
.sym 52847 lm32_cpu.operand_1_x[13]
.sym 52848 lm32_cpu.sexth_result_x[9]
.sym 52850 lm32_cpu.sexth_result_x[13]
.sym 52851 lm32_cpu.sexth_result_x[11]
.sym 52852 lm32_cpu.sexth_result_x[10]
.sym 52854 lm32_cpu.operand_1_x[9]
.sym 52855 lm32_cpu.operand_1_x[8]
.sym 52856 lm32_cpu.sexth_result_x[14]
.sym 52858 lm32_cpu.operand_1_x[10]
.sym 52859 lm32_cpu.operand_1_x[14]
.sym 52860 lm32_cpu.sexth_result_x[8]
.sym 52862 lm32_cpu.operand_1_x[12]
.sym 52867 lm32_cpu.sexth_result_x[12]
.sym 52871 lm32_cpu.operand_1_x[11]
.sym 52872 lm32_cpu.sexth_result_x[7]
.sym 52878 $auto$alumacc.cc:474:replace_alu$4522.C[8]
.sym 52880 lm32_cpu.sexth_result_x[7]
.sym 52881 lm32_cpu.operand_1_x[7]
.sym 52882 $auto$alumacc.cc:474:replace_alu$4522.C[7]
.sym 52884 $auto$alumacc.cc:474:replace_alu$4522.C[9]
.sym 52886 lm32_cpu.operand_1_x[8]
.sym 52887 lm32_cpu.sexth_result_x[8]
.sym 52888 $auto$alumacc.cc:474:replace_alu$4522.C[8]
.sym 52890 $auto$alumacc.cc:474:replace_alu$4522.C[10]
.sym 52892 lm32_cpu.operand_1_x[9]
.sym 52893 lm32_cpu.sexth_result_x[9]
.sym 52894 $auto$alumacc.cc:474:replace_alu$4522.C[9]
.sym 52896 $auto$alumacc.cc:474:replace_alu$4522.C[11]
.sym 52898 lm32_cpu.sexth_result_x[10]
.sym 52899 lm32_cpu.operand_1_x[10]
.sym 52900 $auto$alumacc.cc:474:replace_alu$4522.C[10]
.sym 52902 $auto$alumacc.cc:474:replace_alu$4522.C[12]
.sym 52904 lm32_cpu.sexth_result_x[11]
.sym 52905 lm32_cpu.operand_1_x[11]
.sym 52906 $auto$alumacc.cc:474:replace_alu$4522.C[11]
.sym 52908 $auto$alumacc.cc:474:replace_alu$4522.C[13]
.sym 52910 lm32_cpu.operand_1_x[12]
.sym 52911 lm32_cpu.sexth_result_x[12]
.sym 52912 $auto$alumacc.cc:474:replace_alu$4522.C[12]
.sym 52914 $auto$alumacc.cc:474:replace_alu$4522.C[14]
.sym 52916 lm32_cpu.operand_1_x[13]
.sym 52917 lm32_cpu.sexth_result_x[13]
.sym 52918 $auto$alumacc.cc:474:replace_alu$4522.C[13]
.sym 52920 $auto$alumacc.cc:474:replace_alu$4522.C[15]
.sym 52922 lm32_cpu.operand_1_x[14]
.sym 52923 lm32_cpu.sexth_result_x[14]
.sym 52924 $auto$alumacc.cc:474:replace_alu$4522.C[14]
.sym 52928 lm32_cpu.x_result[10]
.sym 52929 $abc$46512$n6878
.sym 52930 $abc$46512$n6930_1
.sym 52931 $abc$46512$n8394
.sym 52932 $abc$46512$n4300_1
.sym 52933 $abc$46512$n4223
.sym 52934 lm32_cpu.operand_0_x[17]
.sym 52935 lm32_cpu.x_result[14]
.sym 52937 lm32_cpu.mc_arithmetic.operand_0_d[1]
.sym 52938 lm32_cpu.mc_arithmetic.operand_0_d[1]
.sym 52939 lm32_cpu.eba[15]
.sym 52940 lm32_cpu.sexth_result_x[11]
.sym 52942 lm32_cpu.sexth_result_x[9]
.sym 52943 lm32_cpu.x_result_sel_sext_x
.sym 52944 lm32_cpu.adder.addsub.tmp_addResult[8]
.sym 52945 lm32_cpu.mc_arithmetic.operand_0_d[12]
.sym 52947 lm32_cpu.operand_1_x[1]
.sym 52948 lm32_cpu.mc_arithmetic.operand_1_d[1]
.sym 52949 $abc$46512$n4508
.sym 52952 lm32_cpu.x_result[5]
.sym 52953 lm32_cpu.operand_0_x[27]
.sym 52954 $abc$46512$n4482
.sym 52955 lm32_cpu.adder.addsub.tmp_addResult[30]
.sym 52956 lm32_cpu.operand_0_x[31]
.sym 52957 lm32_cpu.adder_op_x_n
.sym 52958 $abc$46512$n7964
.sym 52959 lm32_cpu.operand_0_x[19]
.sym 52960 lm32_cpu.operand_1_x[13]
.sym 52961 lm32_cpu.x_result[10]
.sym 52962 $abc$46512$n3878
.sym 52963 lm32_cpu.operand_0_x[27]
.sym 52964 $auto$alumacc.cc:474:replace_alu$4522.C[15]
.sym 52970 lm32_cpu.operand_0_x[17]
.sym 52974 lm32_cpu.operand_0_x[19]
.sym 52975 lm32_cpu.operand_0_x[21]
.sym 52978 lm32_cpu.operand_1_x[17]
.sym 52979 lm32_cpu.operand_1_x[16]
.sym 52980 lm32_cpu.operand_1_x[18]
.sym 52982 lm32_cpu.operand_0_x[16]
.sym 52983 lm32_cpu.operand_1_x[21]
.sym 52984 lm32_cpu.sexth_result_x[31]
.sym 52986 lm32_cpu.operand_1_x[15]
.sym 52989 lm32_cpu.operand_0_x[20]
.sym 52991 lm32_cpu.operand_1_x[19]
.sym 52993 lm32_cpu.operand_1_x[20]
.sym 52997 lm32_cpu.operand_0_x[22]
.sym 52998 lm32_cpu.operand_1_x[22]
.sym 52999 lm32_cpu.operand_0_x[18]
.sym 53001 $auto$alumacc.cc:474:replace_alu$4522.C[16]
.sym 53003 lm32_cpu.operand_1_x[15]
.sym 53004 lm32_cpu.sexth_result_x[31]
.sym 53005 $auto$alumacc.cc:474:replace_alu$4522.C[15]
.sym 53007 $auto$alumacc.cc:474:replace_alu$4522.C[17]
.sym 53009 lm32_cpu.operand_0_x[16]
.sym 53010 lm32_cpu.operand_1_x[16]
.sym 53011 $auto$alumacc.cc:474:replace_alu$4522.C[16]
.sym 53013 $auto$alumacc.cc:474:replace_alu$4522.C[18]
.sym 53015 lm32_cpu.operand_0_x[17]
.sym 53016 lm32_cpu.operand_1_x[17]
.sym 53017 $auto$alumacc.cc:474:replace_alu$4522.C[17]
.sym 53019 $auto$alumacc.cc:474:replace_alu$4522.C[19]
.sym 53021 lm32_cpu.operand_1_x[18]
.sym 53022 lm32_cpu.operand_0_x[18]
.sym 53023 $auto$alumacc.cc:474:replace_alu$4522.C[18]
.sym 53025 $auto$alumacc.cc:474:replace_alu$4522.C[20]
.sym 53027 lm32_cpu.operand_0_x[19]
.sym 53028 lm32_cpu.operand_1_x[19]
.sym 53029 $auto$alumacc.cc:474:replace_alu$4522.C[19]
.sym 53031 $auto$alumacc.cc:474:replace_alu$4522.C[21]
.sym 53033 lm32_cpu.operand_0_x[20]
.sym 53034 lm32_cpu.operand_1_x[20]
.sym 53035 $auto$alumacc.cc:474:replace_alu$4522.C[20]
.sym 53037 $auto$alumacc.cc:474:replace_alu$4522.C[22]
.sym 53039 lm32_cpu.operand_1_x[21]
.sym 53040 lm32_cpu.operand_0_x[21]
.sym 53041 $auto$alumacc.cc:474:replace_alu$4522.C[21]
.sym 53043 $auto$alumacc.cc:474:replace_alu$4522.C[23]
.sym 53045 lm32_cpu.operand_1_x[22]
.sym 53046 lm32_cpu.operand_0_x[22]
.sym 53047 $auto$alumacc.cc:474:replace_alu$4522.C[22]
.sym 53051 $abc$46512$n8382
.sym 53052 $abc$46512$n8319
.sym 53053 storage_1[13][7]
.sym 53054 $abc$46512$n3878
.sym 53055 $abc$46512$n8329
.sym 53056 $abc$46512$n8327
.sym 53057 $abc$46512$n8390
.sym 53058 $abc$46512$n6883_1
.sym 53061 lm32_cpu.x_result[31]
.sym 53062 $abc$46512$n4396_1
.sym 53063 lm32_cpu.logic_op_x[3]
.sym 53065 lm32_cpu.sexth_result_x[0]
.sym 53066 lm32_cpu.x_result_sel_csr_x
.sym 53067 lm32_cpu.sexth_result_x[14]
.sym 53068 lm32_cpu.operand_1_x[18]
.sym 53071 lm32_cpu.sexth_result_x[7]
.sym 53073 lm32_cpu.mc_arithmetic.operand_0_d[0]
.sym 53074 lm32_cpu.adder.addsub.tmp_addResult[14]
.sym 53075 lm32_cpu.x_result[4]
.sym 53077 lm32_cpu.logic_op_x[3]
.sym 53078 lm32_cpu.mc_arithmetic.operand_1_d[6]
.sym 53079 $abc$46512$n6883_1
.sym 53080 spiflash_miso
.sym 53081 $abc$46512$n6885_1
.sym 53082 $abc$46512$n6883_1
.sym 53083 lm32_cpu.adder.addsub.tmp_addResult[23]
.sym 53084 lm32_cpu.operand_0_x[24]
.sym 53085 lm32_cpu.x_result_sel_add_x
.sym 53086 $abc$46512$n2444
.sym 53087 $auto$alumacc.cc:474:replace_alu$4522.C[23]
.sym 53094 lm32_cpu.operand_0_x[28]
.sym 53095 lm32_cpu.operand_0_x[24]
.sym 53096 lm32_cpu.operand_1_x[26]
.sym 53097 lm32_cpu.operand_0_x[25]
.sym 53098 lm32_cpu.operand_1_x[27]
.sym 53100 lm32_cpu.operand_0_x[26]
.sym 53104 lm32_cpu.operand_0_x[23]
.sym 53105 lm32_cpu.operand_1_x[30]
.sym 53112 lm32_cpu.operand_0_x[29]
.sym 53113 lm32_cpu.operand_0_x[27]
.sym 53115 lm32_cpu.operand_1_x[29]
.sym 53116 lm32_cpu.operand_0_x[30]
.sym 53117 lm32_cpu.operand_1_x[24]
.sym 53118 lm32_cpu.operand_1_x[28]
.sym 53119 lm32_cpu.operand_1_x[23]
.sym 53121 lm32_cpu.operand_1_x[25]
.sym 53124 $auto$alumacc.cc:474:replace_alu$4522.C[24]
.sym 53126 lm32_cpu.operand_0_x[23]
.sym 53127 lm32_cpu.operand_1_x[23]
.sym 53128 $auto$alumacc.cc:474:replace_alu$4522.C[23]
.sym 53130 $auto$alumacc.cc:474:replace_alu$4522.C[25]
.sym 53132 lm32_cpu.operand_1_x[24]
.sym 53133 lm32_cpu.operand_0_x[24]
.sym 53134 $auto$alumacc.cc:474:replace_alu$4522.C[24]
.sym 53136 $auto$alumacc.cc:474:replace_alu$4522.C[26]
.sym 53138 lm32_cpu.operand_0_x[25]
.sym 53139 lm32_cpu.operand_1_x[25]
.sym 53140 $auto$alumacc.cc:474:replace_alu$4522.C[25]
.sym 53142 $auto$alumacc.cc:474:replace_alu$4522.C[27]
.sym 53144 lm32_cpu.operand_1_x[26]
.sym 53145 lm32_cpu.operand_0_x[26]
.sym 53146 $auto$alumacc.cc:474:replace_alu$4522.C[26]
.sym 53148 $auto$alumacc.cc:474:replace_alu$4522.C[28]
.sym 53150 lm32_cpu.operand_0_x[27]
.sym 53151 lm32_cpu.operand_1_x[27]
.sym 53152 $auto$alumacc.cc:474:replace_alu$4522.C[27]
.sym 53154 $auto$alumacc.cc:474:replace_alu$4522.C[29]
.sym 53156 lm32_cpu.operand_0_x[28]
.sym 53157 lm32_cpu.operand_1_x[28]
.sym 53158 $auto$alumacc.cc:474:replace_alu$4522.C[28]
.sym 53160 $auto$alumacc.cc:474:replace_alu$4522.C[30]
.sym 53162 lm32_cpu.operand_1_x[29]
.sym 53163 lm32_cpu.operand_0_x[29]
.sym 53164 $auto$alumacc.cc:474:replace_alu$4522.C[29]
.sym 53166 $auto$alumacc.cc:474:replace_alu$4522.C[31]
.sym 53168 lm32_cpu.operand_1_x[30]
.sym 53169 lm32_cpu.operand_0_x[30]
.sym 53170 $auto$alumacc.cc:474:replace_alu$4522.C[30]
.sym 53174 spiflash_miso1
.sym 53175 $abc$46512$n6885_1
.sym 53176 $abc$46512$n6884
.sym 53177 $abc$46512$n7032_1
.sym 53178 lm32_cpu.adder.addsub.tmp_addResult[32]
.sym 53179 $abc$46512$n6844_1
.sym 53180 $abc$46512$n6845
.sym 53181 $abc$46512$n6879_1
.sym 53184 $abc$46512$n2567
.sym 53185 $abc$46512$n5819
.sym 53187 $abc$46512$n6889_1
.sym 53188 lm32_cpu.operand_0_x[16]
.sym 53189 lm32_cpu.operand_0_x[21]
.sym 53190 lm32_cpu.sexth_result_x[31]
.sym 53192 lm32_cpu.operand_1_x[26]
.sym 53193 lm32_cpu.adder.addsub.tmp_subResult[20]
.sym 53194 $abc$46512$n3878
.sym 53196 lm32_cpu.operand_0_x[26]
.sym 53198 lm32_cpu.logic_op_x[2]
.sym 53199 lm32_cpu.logic_op_x[0]
.sym 53200 lm32_cpu.operand_1_x[9]
.sym 53201 lm32_cpu.operand_1_x[16]
.sym 53203 lm32_cpu.operand_1_x[11]
.sym 53204 lm32_cpu.operand_1_x[17]
.sym 53205 lm32_cpu.operand_1_x[23]
.sym 53206 lm32_cpu.operand_0_x[31]
.sym 53207 lm32_cpu.x_result_sel_mc_arith_x
.sym 53208 lm32_cpu.adder.addsub.tmp_addResult[20]
.sym 53209 lm32_cpu.operand_1_x[17]
.sym 53210 $auto$alumacc.cc:474:replace_alu$4522.C[31]
.sym 53215 lm32_cpu.operand_0_x[28]
.sym 53216 lm32_cpu.adder_op_x_n
.sym 53218 lm32_cpu.operand_1_x[27]
.sym 53220 lm32_cpu.operand_0_x[30]
.sym 53222 lm32_cpu.operand_1_x[31]
.sym 53225 lm32_cpu.adder.addsub.tmp_addResult[30]
.sym 53228 lm32_cpu.operand_0_x[31]
.sym 53230 lm32_cpu.x_result_sel_add_x
.sym 53232 lm32_cpu.operand_1_x[28]
.sym 53233 lm32_cpu.operand_0_x[27]
.sym 53234 lm32_cpu.adder.addsub.tmp_addResult[20]
.sym 53235 lm32_cpu.adder.addsub.tmp_subResult[20]
.sym 53237 lm32_cpu.adder.addsub.tmp_subResult[30]
.sym 53240 lm32_cpu.operand_1_x[30]
.sym 53247 $nextpnr_ICESTORM_LC_38$I3
.sym 53249 lm32_cpu.operand_1_x[31]
.sym 53250 lm32_cpu.operand_0_x[31]
.sym 53251 $auto$alumacc.cc:474:replace_alu$4522.C[31]
.sym 53257 $nextpnr_ICESTORM_LC_38$I3
.sym 53261 lm32_cpu.operand_1_x[27]
.sym 53262 lm32_cpu.operand_0_x[27]
.sym 53266 lm32_cpu.adder_op_x_n
.sym 53267 lm32_cpu.x_result_sel_add_x
.sym 53268 lm32_cpu.adder.addsub.tmp_addResult[20]
.sym 53269 lm32_cpu.adder.addsub.tmp_subResult[20]
.sym 53273 lm32_cpu.operand_0_x[30]
.sym 53274 lm32_cpu.operand_1_x[30]
.sym 53279 lm32_cpu.operand_0_x[28]
.sym 53280 lm32_cpu.operand_1_x[28]
.sym 53284 lm32_cpu.operand_0_x[28]
.sym 53287 lm32_cpu.operand_1_x[28]
.sym 53290 lm32_cpu.adder_op_x_n
.sym 53292 lm32_cpu.adder.addsub.tmp_addResult[30]
.sym 53293 lm32_cpu.adder.addsub.tmp_subResult[30]
.sym 53297 $abc$46512$n6849_1
.sym 53298 lm32_cpu.adder.addsub.tmp_subResult[32]
.sym 53299 $abc$46512$n6848
.sym 53300 lm32_cpu.operand_0_x[29]
.sym 53301 $abc$46512$n8351
.sym 53302 $abc$46512$n6850_1
.sym 53303 lm32_cpu.operand_0_x[23]
.sym 53304 lm32_cpu.operand_0_x[22]
.sym 53306 $abc$46512$n6035
.sym 53307 $abc$46512$n6035
.sym 53309 lm32_cpu.mc_result_x[26]
.sym 53310 lm32_cpu.operand_0_x[18]
.sym 53314 lm32_cpu.operand_0_x[25]
.sym 53316 lm32_cpu.mc_result_x[18]
.sym 53317 basesoc_sram_we[0]
.sym 53318 lm32_cpu.mc_result_x[16]
.sym 53319 $abc$46512$n8412
.sym 53320 lm32_cpu.logic_op_x[2]
.sym 53321 lm32_cpu.store_operand_x[30]
.sym 53322 basesoc_sram_we[0]
.sym 53323 lm32_cpu.operand_1_x[22]
.sym 53324 $abc$46512$n4106
.sym 53325 lm32_cpu.logic_op_x[0]
.sym 53326 lm32_cpu.operand_0_x[23]
.sym 53327 lm32_cpu.operand_1_x[2]
.sym 53328 lm32_cpu.operand_0_x[22]
.sym 53329 lm32_cpu.operand_1_x[11]
.sym 53330 $abc$46512$n8408
.sym 53331 lm32_cpu.x_result_sel_add_x
.sym 53332 $abc$46512$n6865_1
.sym 53338 lm32_cpu.operand_0_x[30]
.sym 53339 lm32_cpu.x_result_sel_sext_x
.sym 53342 lm32_cpu.operand_1_x[31]
.sym 53346 lm32_cpu.operand_1_x[29]
.sym 53347 lm32_cpu.mc_result_x[29]
.sym 53348 lm32_cpu.operand_1_x[24]
.sym 53350 lm32_cpu.operand_1_x[30]
.sym 53353 lm32_cpu.logic_op_x[3]
.sym 53354 lm32_cpu.adder.addsub.tmp_subResult[31]
.sym 53355 lm32_cpu.operand_1_x[26]
.sym 53356 $abc$46512$n2444
.sym 53357 lm32_cpu.operand_0_x[29]
.sym 53358 lm32_cpu.logic_op_x[2]
.sym 53359 lm32_cpu.adder_op_x_n
.sym 53361 lm32_cpu.adder.addsub.tmp_addResult[31]
.sym 53362 lm32_cpu.logic_op_x[0]
.sym 53363 $abc$46512$n6808_1
.sym 53364 lm32_cpu.x_result_sel_mc_arith_x
.sym 53365 $abc$46512$n6809
.sym 53366 lm32_cpu.operand_0_x[31]
.sym 53369 lm32_cpu.logic_op_x[1]
.sym 53372 lm32_cpu.operand_1_x[24]
.sym 53377 lm32_cpu.operand_1_x[29]
.sym 53378 lm32_cpu.logic_op_x[3]
.sym 53379 lm32_cpu.operand_0_x[29]
.sym 53380 lm32_cpu.logic_op_x[2]
.sym 53384 lm32_cpu.operand_1_x[30]
.sym 53385 lm32_cpu.operand_0_x[30]
.sym 53389 lm32_cpu.operand_1_x[29]
.sym 53390 $abc$46512$n6808_1
.sym 53391 lm32_cpu.logic_op_x[0]
.sym 53392 lm32_cpu.logic_op_x[1]
.sym 53395 lm32_cpu.mc_result_x[29]
.sym 53396 lm32_cpu.x_result_sel_sext_x
.sym 53397 $abc$46512$n6809
.sym 53398 lm32_cpu.x_result_sel_mc_arith_x
.sym 53401 lm32_cpu.adder_op_x_n
.sym 53402 lm32_cpu.adder.addsub.tmp_subResult[31]
.sym 53403 lm32_cpu.adder.addsub.tmp_addResult[31]
.sym 53408 lm32_cpu.operand_0_x[31]
.sym 53409 lm32_cpu.operand_1_x[31]
.sym 53413 lm32_cpu.operand_1_x[26]
.sym 53417 $abc$46512$n2444
.sym 53418 sys_clk_$glb_clk
.sym 53419 lm32_cpu.rst_i_$glb_sr
.sym 53420 lm32_cpu.logic_op_x[0]
.sym 53421 lm32_cpu.operand_1_x[16]
.sym 53422 lm32_cpu.operand_1_x[11]
.sym 53423 lm32_cpu.operand_1_x[23]
.sym 53424 $abc$46512$n5616_1
.sym 53425 lm32_cpu.operand_1_x[17]
.sym 53426 $abc$46512$n5661
.sym 53427 lm32_cpu.operand_1_x[22]
.sym 53429 lm32_cpu.mc_result_x[29]
.sym 53431 lm32_cpu.store_operand_x[20]
.sym 53432 lm32_cpu.operand_0_x[28]
.sym 53433 lm32_cpu.x_result_sel_sext_x
.sym 53435 lm32_cpu.operand_0_x[29]
.sym 53436 $abc$46512$n7969
.sym 53437 lm32_cpu.operand_0_x[22]
.sym 53440 lm32_cpu.operand_1_x[0]
.sym 53441 lm32_cpu.x_result_sel_add_x
.sym 53442 lm32_cpu.operand_0_x[30]
.sym 53443 lm32_cpu.branch_target_x[29]
.sym 53444 lm32_cpu.bypass_data_1[8]
.sym 53445 lm32_cpu.adder_op_x_n
.sym 53446 $abc$46512$n4482
.sym 53447 lm32_cpu.mc_arithmetic.operand_1_d[17]
.sym 53448 lm32_cpu.mc_arithmetic.operand_0_d[22]
.sym 53449 $abc$46512$n4843_1
.sym 53450 $abc$46512$n3878
.sym 53451 lm32_cpu.operand_1_x[13]
.sym 53452 lm32_cpu.x_result[5]
.sym 53453 lm32_cpu.logic_op_x[0]
.sym 53454 lm32_cpu.x_result[10]
.sym 53455 $abc$46512$n7964
.sym 53462 $abc$46512$n4763
.sym 53464 lm32_cpu.mc_arithmetic.operand_1_d[29]
.sym 53465 $abc$46512$n4843_1
.sym 53466 $abc$46512$n4103
.sym 53467 $abc$46512$n3912
.sym 53468 lm32_cpu.bypass_data_1[18]
.sym 53469 $abc$46512$n6806
.sym 53470 lm32_cpu.bypass_data_1[8]
.sym 53472 lm32_cpu.mc_arithmetic.operand_1_d[24]
.sym 53473 $abc$46512$n4852_1
.sym 53474 lm32_cpu.x_result_sel_add_x
.sym 53476 lm32_cpu.bypass_data_1[9]
.sym 53477 lm32_cpu.mc_arithmetic.operand_0_d[26]
.sym 53479 $abc$46512$n3878
.sym 53480 $abc$46512$n4663
.sym 53484 $abc$46512$n4106
.sym 53488 $abc$46512$n4663
.sym 53492 $abc$46512$n6865_1
.sym 53495 lm32_cpu.mc_arithmetic.operand_1_d[29]
.sym 53501 $abc$46512$n4843_1
.sym 53502 $abc$46512$n4663
.sym 53503 lm32_cpu.bypass_data_1[9]
.sym 53506 lm32_cpu.mc_arithmetic.operand_1_d[24]
.sym 53513 lm32_cpu.x_result_sel_add_x
.sym 53514 $abc$46512$n6806
.sym 53515 $abc$46512$n3912
.sym 53518 $abc$46512$n4663
.sym 53520 lm32_cpu.bypass_data_1[8]
.sym 53521 $abc$46512$n4852_1
.sym 53524 lm32_cpu.bypass_data_1[18]
.sym 53526 $abc$46512$n4763
.sym 53527 $abc$46512$n4663
.sym 53530 $abc$46512$n6865_1
.sym 53531 $abc$46512$n4106
.sym 53532 $abc$46512$n3878
.sym 53533 $abc$46512$n4103
.sym 53537 lm32_cpu.mc_arithmetic.operand_0_d[26]
.sym 53540 $abc$46512$n2454_$glb_ce
.sym 53541 sys_clk_$glb_clk
.sym 53542 lm32_cpu.rst_i_$glb_sr
.sym 53543 $abc$46512$n5662_1
.sym 53544 $abc$46512$n4821_1
.sym 53545 csrbank2_load2_w[6]
.sym 53546 csrbank2_load2_w[3]
.sym 53547 $abc$46512$n5617
.sym 53548 $abc$46512$n5660_1
.sym 53549 $abc$46512$n6801_1
.sym 53550 lm32_cpu.mc_arithmetic.operand_1_d[22]
.sym 53552 lm32_cpu.x_result_sel_mc_arith_x
.sym 53553 lm32_cpu.store_operand_x[18]
.sym 53555 lm32_cpu.operand_1_x[25]
.sym 53556 lm32_cpu.x_result_sel_csr_d
.sym 53557 $abc$46512$n7993
.sym 53558 lm32_cpu.mc_arithmetic.operand_1_d[29]
.sym 53559 $abc$46512$n7104_1
.sym 53561 lm32_cpu.operand_1_x[30]
.sym 53562 $abc$46512$n4487_1
.sym 53563 lm32_cpu.x_result_sel_csr_x
.sym 53564 lm32_cpu.x_result_sel_mc_arith_x
.sym 53565 lm32_cpu.operand_1_x[31]
.sym 53566 $abc$46512$n4763
.sym 53567 lm32_cpu.x_result[4]
.sym 53568 $abc$46512$n2444
.sym 53569 lm32_cpu.x_result_sel_add_x
.sym 53570 $abc$46512$n3888
.sym 53571 $abc$46512$n6783_1
.sym 53572 lm32_cpu.mc_arithmetic.operand_1_d[23]
.sym 53573 $abc$46512$n4826_1
.sym 53574 lm32_cpu.mc_arithmetic.operand_1_d[6]
.sym 53575 $abc$46512$n4812_1
.sym 53576 $abc$46512$n4910_1
.sym 53577 lm32_cpu.x_result[16]
.sym 53578 $abc$46512$n1645
.sym 53586 $abc$46512$n3890
.sym 53587 $abc$46512$n4684
.sym 53588 lm32_cpu.bypass_data_1[26]
.sym 53592 lm32_cpu.bypass_data_1[8]
.sym 53594 lm32_cpu.x_result_sel_add_d
.sym 53595 lm32_cpu.bypass_data_1[18]
.sym 53598 $abc$46512$n4807_1
.sym 53599 $abc$46512$n4817_1
.sym 53601 $abc$46512$n4812_1
.sym 53604 lm32_cpu.bypass_data_1[13]
.sym 53605 lm32_cpu.x_result_sel_add_x
.sym 53606 $abc$46512$n6801_1
.sym 53608 lm32_cpu.bypass_data_1[30]
.sym 53614 $abc$46512$n4663
.sym 53620 lm32_cpu.bypass_data_1[30]
.sym 53623 $abc$46512$n4807_1
.sym 53625 $abc$46512$n4663
.sym 53626 lm32_cpu.bypass_data_1[13]
.sym 53630 $abc$46512$n4684
.sym 53631 lm32_cpu.bypass_data_1[26]
.sym 53632 $abc$46512$n4663
.sym 53636 lm32_cpu.bypass_data_1[18]
.sym 53643 $abc$46512$n4817_1
.sym 53644 $abc$46512$n4812_1
.sym 53647 lm32_cpu.x_result_sel_add_d
.sym 53654 lm32_cpu.bypass_data_1[8]
.sym 53660 $abc$46512$n6801_1
.sym 53661 lm32_cpu.x_result_sel_add_x
.sym 53662 $abc$46512$n3890
.sym 53663 $abc$46512$n2454_$glb_ce
.sym 53664 sys_clk_$glb_clk
.sym 53665 lm32_cpu.rst_i_$glb_sr
.sym 53666 lm32_cpu.operand_m[20]
.sym 53667 lm32_cpu.mc_arithmetic.operand_1_d[17]
.sym 53668 lm32_cpu.condition_met_m
.sym 53669 lm32_cpu.x_result_sel_add_x
.sym 53670 lm32_cpu.mc_arithmetic.operand_1_d[16]
.sym 53671 lm32_cpu.load_store_unit.store_data_m[3]
.sym 53672 $abc$46512$n4663
.sym 53673 lm32_cpu.operand_m[16]
.sym 53674 lm32_cpu.operand_1_x[12]
.sym 53677 lm32_cpu.store_operand_x[16]
.sym 53678 $abc$46512$n7964
.sym 53679 spiflash_bus_adr[8]
.sym 53680 lm32_cpu.x_result_sel_add_d
.sym 53681 lm32_cpu.bypass_data_1[18]
.sym 53682 lm32_cpu.operand_1_x[21]
.sym 53684 $abc$46512$n4852_1
.sym 53685 lm32_cpu.x_result[11]
.sym 53686 lm32_cpu.bypass_data_1[9]
.sym 53687 $abc$46512$n4821_1
.sym 53688 lm32_cpu.load_store_unit.d_dat_o[24]
.sym 53690 lm32_cpu.x_result[0]
.sym 53691 lm32_cpu.mc_arithmetic.operand_1_d[16]
.sym 53692 $abc$46512$n4503_1
.sym 53693 lm32_cpu.eba[5]
.sym 53694 lm32_cpu.bypass_data_1[19]
.sym 53695 lm32_cpu.eba[21]
.sym 53696 $abc$46512$n3888
.sym 53697 lm32_cpu.load_store_unit.d_dat_o[30]
.sym 53698 lm32_cpu.bypass_data_1[8]
.sym 53699 lm32_cpu.x_result[8]
.sym 53700 $abc$46512$n3624
.sym 53701 lm32_cpu.x_result[31]
.sym 53709 $abc$46512$n6966
.sym 53710 $abc$46512$n4503_1
.sym 53712 lm32_cpu.store_operand_x[0]
.sym 53713 lm32_cpu.store_operand_x[8]
.sym 53715 lm32_cpu.size_x[1]
.sym 53716 $abc$46512$n4612
.sym 53717 $abc$46512$n4508
.sym 53718 lm32_cpu.x_result[8]
.sym 53720 lm32_cpu.x_result_sel_add_x
.sym 53722 lm32_cpu.x_result[31]
.sym 53725 $abc$46512$n7964
.sym 53726 $abc$46512$n4487_1
.sym 53728 $abc$46512$n4482
.sym 53729 $abc$46512$n4500
.sym 53731 $abc$46512$n6783_1
.sym 53732 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 53733 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 53734 $abc$46512$n4849_1
.sym 53736 $abc$46512$n4910_1
.sym 53737 lm32_cpu.x_result[1]
.sym 53740 $abc$46512$n4849_1
.sym 53742 lm32_cpu.x_result[8]
.sym 53743 $abc$46512$n6783_1
.sym 53749 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 53755 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 53758 $abc$46512$n6783_1
.sym 53759 $abc$46512$n4612
.sym 53761 lm32_cpu.x_result[31]
.sym 53764 $abc$46512$n4500
.sym 53765 $abc$46512$n4508
.sym 53766 lm32_cpu.x_result_sel_add_x
.sym 53767 $abc$46512$n4503_1
.sym 53770 $abc$46512$n6783_1
.sym 53772 lm32_cpu.x_result[1]
.sym 53773 $abc$46512$n4910_1
.sym 53776 lm32_cpu.x_result_sel_add_x
.sym 53777 $abc$46512$n4482
.sym 53778 $abc$46512$n6966
.sym 53779 $abc$46512$n4487_1
.sym 53782 lm32_cpu.size_x[1]
.sym 53783 lm32_cpu.store_operand_x[8]
.sym 53784 lm32_cpu.store_operand_x[0]
.sym 53786 $abc$46512$n7964
.sym 53787 sys_clk_$glb_clk
.sym 53789 lm32_cpu.store_operand_x[19]
.sym 53790 $abc$46512$n3888
.sym 53791 lm32_cpu.mc_arithmetic.operand_1_d[23]
.sym 53792 lm32_cpu.condition_x[0]
.sym 53793 $abc$46512$n6917_1
.sym 53794 lm32_cpu.store_operand_x[2]
.sym 53795 $abc$46512$n4097
.sym 53796 $abc$46512$n6918_1
.sym 53798 lm32_cpu.load_store_unit.byte_enable_m[3]
.sym 53799 lm32_cpu.operand_m[1]
.sym 53800 spiflash_bus_adr[8]
.sym 53801 lm32_cpu.load_store_unit.byte_enable_m[3]
.sym 53802 $abc$46512$n4663
.sym 53803 lm32_cpu.bypass_data_1[1]
.sym 53804 $abc$46512$n4852_1
.sym 53805 $abc$46512$n6966
.sym 53806 $abc$46512$n4807_1
.sym 53807 lm32_cpu.x_result[20]
.sym 53808 $abc$46512$n4753
.sym 53810 lm32_cpu.eba[20]
.sym 53811 lm32_cpu.x_result[0]
.sym 53812 $abc$46512$n4773
.sym 53813 lm32_cpu.bypass_data_1[30]
.sym 53814 $abc$46512$n3891
.sym 53815 $abc$46512$n6989_1
.sym 53816 lm32_cpu.bypass_data_1[31]
.sym 53817 $abc$46512$n4492
.sym 53818 basesoc_sram_we[0]
.sym 53819 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 53820 lm32_cpu.bypass_data_1[1]
.sym 53821 lm32_cpu.size_x[0]
.sym 53822 $abc$46512$n6991_1
.sym 53823 $abc$46512$n5824
.sym 53824 $abc$46512$n3888
.sym 53830 $abc$46512$n5824
.sym 53834 lm32_cpu.x_result[0]
.sym 53835 $abc$46512$n5823
.sym 53836 storage_1[8][1]
.sym 53837 lm32_cpu.bypass_data_1[17]
.sym 53838 lm32_cpu.x_result[12]
.sym 53839 lm32_cpu.bypass_data_1[20]
.sym 53840 storage_1[0][1]
.sym 53841 $abc$46512$n6989_1
.sym 53843 $abc$46512$n6783_1
.sym 53844 $abc$46512$n4663
.sym 53845 lm32_cpu.bypass_data_1[16]
.sym 53847 $abc$46512$n7008_1
.sym 53851 $abc$46512$n4918_1
.sym 53855 $abc$46512$n7009_1
.sym 53857 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 53860 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 53861 lm32_cpu.bypass_data_1[0]
.sym 53863 lm32_cpu.bypass_data_1[20]
.sym 53869 $abc$46512$n7008_1
.sym 53870 storage_1[8][1]
.sym 53871 storage_1[0][1]
.sym 53872 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 53877 lm32_cpu.bypass_data_1[16]
.sym 53883 lm32_cpu.bypass_data_1[17]
.sym 53887 $abc$46512$n6783_1
.sym 53888 lm32_cpu.x_result[12]
.sym 53889 $abc$46512$n6989_1
.sym 53890 $abc$46512$n4663
.sym 53894 lm32_cpu.bypass_data_1[0]
.sym 53899 $abc$46512$n7009_1
.sym 53900 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 53901 $abc$46512$n5824
.sym 53902 $abc$46512$n5823
.sym 53905 $abc$46512$n4918_1
.sym 53906 lm32_cpu.x_result[0]
.sym 53908 $abc$46512$n6783_1
.sym 53909 $abc$46512$n2454_$glb_ce
.sym 53910 sys_clk_$glb_clk
.sym 53911 lm32_cpu.rst_i_$glb_sr
.sym 53912 lm32_cpu.load_store_unit.d_dat_o[17]
.sym 53913 $abc$46512$n4991
.sym 53914 $abc$46512$n4996
.sym 53915 lm32_cpu.load_store_unit.d_dat_o[30]
.sym 53916 lm32_cpu.load_store_unit.d_dat_o[5]
.sym 53917 lm32_cpu.load_store_unit.d_dat_o[27]
.sym 53918 $abc$46512$n2444
.sym 53919 $abc$46512$n2495
.sym 53920 lm32_cpu.load_store_unit.store_data_x[12]
.sym 53921 lm32_cpu.store_operand_x[2]
.sym 53923 lm32_cpu.load_store_unit.store_data_x[12]
.sym 53924 lm32_cpu.data_bus_error_exception_m
.sym 53925 $abc$46512$n2463
.sym 53926 lm32_cpu.pc_x[19]
.sym 53927 lm32_cpu.x_result[11]
.sym 53928 lm32_cpu.instruction_unit.branch_target_m[23]
.sym 53929 $abc$46512$n4051
.sym 53930 $abc$46512$n3641
.sym 53931 lm32_cpu.bypass_data_1[29]
.sym 53932 lm32_cpu.pc_m[19]
.sym 53933 $abc$46512$n3888
.sym 53934 $abc$46512$n4812_1
.sym 53935 lm32_cpu.bypass_data_1[20]
.sym 53936 $abc$46512$n6316_1
.sym 53937 lm32_cpu.branch_target_x[12]
.sym 53938 $abc$46512$n6916_1
.sym 53939 lm32_cpu.x_result[10]
.sym 53940 lm32_cpu.load_store_unit.store_data_x[8]
.sym 53941 lm32_cpu.condition_met_m
.sym 53942 $abc$46512$n4640
.sym 53943 lm32_cpu.operand_m[1]
.sym 53944 lm32_cpu.x_result[5]
.sym 53945 $abc$46512$n6993_1
.sym 53946 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 53947 grant
.sym 53953 lm32_cpu.branch_target_x[12]
.sym 53954 lm32_cpu.eba[14]
.sym 53959 lm32_cpu.branch_target_x[21]
.sym 53961 $abc$46512$n3850_1
.sym 53962 lm32_cpu.x_result[0]
.sym 53963 $abc$46512$n4470
.sym 53964 lm32_cpu.store_operand_x[17]
.sym 53965 lm32_cpu.x_result[1]
.sym 53966 $abc$46512$n3624
.sym 53967 lm32_cpu.eba[4]
.sym 53968 $abc$46512$n3891
.sym 53969 lm32_cpu.store_operand_x[1]
.sym 53970 lm32_cpu.size_x[1]
.sym 53971 lm32_cpu.x_result[31]
.sym 53974 $abc$46512$n3891
.sym 53976 lm32_cpu.eba[5]
.sym 53977 $abc$46512$n4492
.sym 53978 lm32_cpu.branch_target_x[11]
.sym 53979 $abc$46512$n5252
.sym 53980 lm32_cpu.branch_target_x[24]
.sym 53981 lm32_cpu.size_x[0]
.sym 53982 lm32_cpu.eba[17]
.sym 53986 $abc$46512$n3624
.sym 53987 $abc$46512$n4492
.sym 53988 lm32_cpu.x_result[0]
.sym 53989 $abc$46512$n3891
.sym 53992 lm32_cpu.eba[4]
.sym 53993 lm32_cpu.branch_target_x[11]
.sym 53994 $abc$46512$n5252
.sym 53998 lm32_cpu.branch_target_x[24]
.sym 53999 $abc$46512$n5252
.sym 54000 lm32_cpu.eba[17]
.sym 54004 $abc$46512$n4470
.sym 54005 $abc$46512$n3891
.sym 54006 lm32_cpu.x_result[1]
.sym 54007 $abc$46512$n3624
.sym 54011 $abc$46512$n5252
.sym 54012 lm32_cpu.branch_target_x[12]
.sym 54013 lm32_cpu.eba[5]
.sym 54016 $abc$46512$n5252
.sym 54017 lm32_cpu.branch_target_x[21]
.sym 54018 lm32_cpu.eba[14]
.sym 54022 lm32_cpu.x_result[31]
.sym 54024 $abc$46512$n3624
.sym 54025 $abc$46512$n3850_1
.sym 54028 lm32_cpu.size_x[0]
.sym 54029 lm32_cpu.store_operand_x[1]
.sym 54030 lm32_cpu.size_x[1]
.sym 54031 lm32_cpu.store_operand_x[17]
.sym 54032 $abc$46512$n2450_$glb_ce
.sym 54033 sys_clk_$glb_clk
.sym 54034 lm32_cpu.rst_i_$glb_sr
.sym 54035 lm32_cpu.instruction_unit.branch_target_m[26]
.sym 54036 lm32_cpu.load_store_unit.store_data_m[30]
.sym 54037 lm32_cpu.load_store_unit.store_data_m[5]
.sym 54038 lm32_cpu.load_store_unit.store_data_m[24]
.sym 54039 lm32_cpu.instruction_unit.branch_target_m[20]
.sym 54040 lm32_cpu.load_store_unit.store_data_m[19]
.sym 54041 lm32_cpu.instruction_unit.branch_target_m[18]
.sym 54042 lm32_cpu.instruction_unit.branch_target_m[28]
.sym 54043 lm32_cpu.instruction_unit.branch_target_m[12]
.sym 54044 lm32_cpu.load_store_unit.d_dat_o[27]
.sym 54045 $abc$46512$n6667_1
.sym 54048 $abc$46512$n6902_1
.sym 54049 lm32_cpu.instruction_unit.branch_target_m[24]
.sym 54050 lm32_cpu.bypass_data_1[13]
.sym 54051 $abc$46512$n4470
.sym 54052 $abc$46512$n6827
.sym 54053 lm32_cpu.bypass_data_1[3]
.sym 54054 $abc$46512$n3669_1
.sym 54055 lm32_cpu.instruction_unit.instruction_d[6]
.sym 54056 $abc$46512$n2567
.sym 54057 lm32_cpu.interrupt_unit.csr[2]
.sym 54058 $abc$46512$n6035
.sym 54059 lm32_cpu.x_result[4]
.sym 54060 $abc$46512$n4348_1
.sym 54062 lm32_cpu.load_store_unit.store_data_m[27]
.sym 54063 $abc$46512$n3649
.sym 54064 lm32_cpu.load_store_unit.store_data_m[6]
.sym 54065 $abc$46512$n3898
.sym 54066 lm32_cpu.instruction_unit.branch_target_m[28]
.sym 54067 $abc$46512$n2444
.sym 54069 lm32_cpu.operand_m[1]
.sym 54076 $abc$46512$n4642
.sym 54077 $abc$46512$n3624
.sym 54078 lm32_cpu.x_result[20]
.sym 54081 $abc$46512$n4508
.sym 54082 lm32_cpu.size_x[1]
.sym 54084 lm32_cpu.m_result_sel_compare_m
.sym 54085 lm32_cpu.x_result[1]
.sym 54086 $abc$46512$n6783_1
.sym 54087 lm32_cpu.size_x[0]
.sym 54089 lm32_cpu.x_result[0]
.sym 54095 $abc$46512$n4487_1
.sym 54096 lm32_cpu.operand_m[0]
.sym 54098 lm32_cpu.x_result[31]
.sym 54101 lm32_cpu.condition_met_m
.sym 54102 $abc$46512$n4640
.sym 54103 lm32_cpu.x_result[30]
.sym 54105 $abc$46512$n6861_1
.sym 54109 $abc$46512$n4642
.sym 54110 $abc$46512$n6783_1
.sym 54111 lm32_cpu.x_result[30]
.sym 54112 $abc$46512$n4640
.sym 54118 lm32_cpu.x_result[1]
.sym 54121 lm32_cpu.x_result[31]
.sym 54127 $abc$46512$n4487_1
.sym 54128 lm32_cpu.size_x[0]
.sym 54129 $abc$46512$n4508
.sym 54130 lm32_cpu.size_x[1]
.sym 54133 lm32_cpu.x_result[0]
.sym 54139 $abc$46512$n4487_1
.sym 54140 lm32_cpu.size_x[1]
.sym 54141 $abc$46512$n4508
.sym 54142 lm32_cpu.size_x[0]
.sym 54145 $abc$46512$n6861_1
.sym 54146 $abc$46512$n3624
.sym 54147 lm32_cpu.x_result[20]
.sym 54152 lm32_cpu.condition_met_m
.sym 54153 lm32_cpu.m_result_sel_compare_m
.sym 54154 lm32_cpu.operand_m[0]
.sym 54155 $abc$46512$n2450_$glb_ce
.sym 54156 sys_clk_$glb_clk
.sym 54157 lm32_cpu.rst_i_$glb_sr
.sym 54158 $abc$46512$n4368_1
.sym 54159 lm32_cpu.load_store_unit.store_data_m[22]
.sym 54160 $abc$46512$n6926_1
.sym 54161 lm32_cpu.bypass_data_1[5]
.sym 54162 $abc$46512$n6925_1
.sym 54163 lm32_cpu.bypass_data_1[7]
.sym 54164 lm32_cpu.operand_m[14]
.sym 54165 lm32_cpu.operand_m[10]
.sym 54167 spiflash_bus_adr[1]
.sym 54168 spiflash_bus_adr[1]
.sym 54169 $abc$46512$n5033_1
.sym 54171 $abc$46512$n7008_1
.sym 54172 $abc$46512$n4614
.sym 54173 lm32_cpu.branch_target_x[28]
.sym 54174 $abc$46512$n6783_1
.sym 54175 $abc$46512$n6910_1
.sym 54176 $abc$46512$n4110
.sym 54177 $abc$46512$n3891
.sym 54178 lm32_cpu.size_x[1]
.sym 54179 lm32_cpu.branch_target_x[26]
.sym 54180 lm32_cpu.bypass_data_1[15]
.sym 54181 $abc$46512$n3624
.sym 54182 $abc$46512$n4349_1
.sym 54183 lm32_cpu.operand_m[5]
.sym 54184 lm32_cpu.operand_m[30]
.sym 54185 $abc$46512$n4876
.sym 54186 $abc$46512$n6924_1
.sym 54187 lm32_cpu.x_result[8]
.sym 54188 lm32_cpu.eba[21]
.sym 54189 $abc$46512$n3624
.sym 54190 lm32_cpu.store_operand_x[7]
.sym 54191 $abc$46512$n4369_1
.sym 54192 $abc$46512$n6797
.sym 54193 $abc$46512$n4860_1
.sym 54201 $abc$46512$n3641
.sym 54205 lm32_cpu.x_result[30]
.sym 54208 lm32_cpu.m_result_sel_compare_m
.sym 54210 lm32_cpu.size_x[0]
.sym 54211 lm32_cpu.size_x[1]
.sym 54212 lm32_cpu.store_operand_x[23]
.sym 54213 $abc$46512$n3624
.sym 54214 lm32_cpu.branch_target_x[10]
.sym 54215 $abc$46512$n5252
.sym 54216 lm32_cpu.store_operand_x[7]
.sym 54218 lm32_cpu.store_operand_x[20]
.sym 54220 lm32_cpu.operand_m[30]
.sym 54222 lm32_cpu.eba[3]
.sym 54223 $abc$46512$n3649
.sym 54224 lm32_cpu.store_operand_x[4]
.sym 54225 $abc$46512$n3898
.sym 54226 lm32_cpu.operand_m[29]
.sym 54230 $abc$46512$n3903
.sym 54233 $abc$46512$n3649
.sym 54234 lm32_cpu.m_result_sel_compare_m
.sym 54235 lm32_cpu.operand_m[30]
.sym 54239 $abc$46512$n5252
.sym 54240 lm32_cpu.eba[3]
.sym 54241 lm32_cpu.branch_target_x[10]
.sym 54244 lm32_cpu.operand_m[29]
.sym 54250 lm32_cpu.size_x[1]
.sym 54251 lm32_cpu.store_operand_x[23]
.sym 54252 lm32_cpu.store_operand_x[7]
.sym 54253 lm32_cpu.size_x[0]
.sym 54256 lm32_cpu.x_result[30]
.sym 54257 $abc$46512$n3624
.sym 54258 $abc$46512$n3903
.sym 54259 $abc$46512$n3898
.sym 54263 lm32_cpu.x_result[30]
.sym 54268 lm32_cpu.store_operand_x[4]
.sym 54269 lm32_cpu.size_x[1]
.sym 54270 lm32_cpu.size_x[0]
.sym 54271 lm32_cpu.store_operand_x[20]
.sym 54275 lm32_cpu.m_result_sel_compare_m
.sym 54276 lm32_cpu.operand_m[30]
.sym 54277 $abc$46512$n3641
.sym 54278 $abc$46512$n2450_$glb_ce
.sym 54279 sys_clk_$glb_clk
.sym 54280 lm32_cpu.rst_i_$glb_sr
.sym 54281 $abc$46512$n4348_1
.sym 54282 lm32_cpu.pc_x[5]
.sym 54283 $abc$46512$n4389_1
.sym 54284 lm32_cpu.bypass_data_1[4]
.sym 54285 $abc$46512$n4867_1
.sym 54287 $abc$46512$n5183_1
.sym 54288 $abc$46512$n4172
.sym 54289 lm32_cpu.pc_x[24]
.sym 54290 $abc$46512$n6668
.sym 54291 csrbank2_reload0_w[3]
.sym 54293 $abc$46512$n5176
.sym 54294 lm32_cpu.load_store_unit.wb_data_m[26]
.sym 54295 lm32_cpu.size_x[1]
.sym 54297 $abc$46512$n3641
.sym 54299 lm32_cpu.instruction_unit.icache_refill_data[0]
.sym 54300 lm32_cpu.m_result_sel_compare_m
.sym 54301 $abc$46512$n2567
.sym 54302 lm32_cpu.data_bus_error_exception_m
.sym 54303 $abc$46512$n3897
.sym 54304 lm32_cpu.m_result_sel_compare_m
.sym 54305 lm32_cpu.size_x[0]
.sym 54306 $abc$46512$n3874
.sym 54307 $abc$46512$n6989_1
.sym 54308 lm32_cpu.load_store_unit.store_data_m[23]
.sym 54309 $abc$46512$n6991_1
.sym 54311 lm32_cpu.operand_m[15]
.sym 54312 lm32_cpu.m_result_sel_compare_m
.sym 54313 lm32_cpu.load_store_unit.store_data_x[12]
.sym 54314 $abc$46512$n4883
.sym 54315 $abc$46512$n3641
.sym 54322 lm32_cpu.x_result[12]
.sym 54325 $abc$46512$n6989_1
.sym 54328 $abc$46512$n6783_1
.sym 54329 lm32_cpu.operand_m[10]
.sym 54332 lm32_cpu.size_x[0]
.sym 54340 lm32_cpu.store_operand_x[12]
.sym 54342 lm32_cpu.bypass_data_1[23]
.sym 54346 lm32_cpu.eba[15]
.sym 54348 lm32_cpu.size_x[1]
.sym 54349 lm32_cpu.bypass_data_1[4]
.sym 54352 lm32_cpu.store_operand_x[4]
.sym 54356 lm32_cpu.size_x[1]
.sym 54357 lm32_cpu.store_operand_x[12]
.sym 54358 lm32_cpu.store_operand_x[4]
.sym 54363 lm32_cpu.eba[15]
.sym 54367 lm32_cpu.x_result[12]
.sym 54369 $abc$46512$n6783_1
.sym 54370 $abc$46512$n6989_1
.sym 54375 lm32_cpu.size_x[0]
.sym 54380 lm32_cpu.size_x[0]
.sym 54386 lm32_cpu.bypass_data_1[23]
.sym 54393 lm32_cpu.bypass_data_1[4]
.sym 54399 lm32_cpu.operand_m[10]
.sym 54401 $abc$46512$n2454_$glb_ce
.sym 54402 sys_clk_$glb_clk
.sym 54403 lm32_cpu.rst_i_$glb_sr
.sym 54404 lm32_cpu.operand_m[5]
.sym 54405 lm32_cpu.operand_m[7]
.sym 54406 lm32_cpu.load_store_unit.store_data_m[6]
.sym 54407 lm32_cpu.load_store_unit.size_m[0]
.sym 54408 $abc$46512$n4369_1
.sym 54409 $abc$46512$n4860_1
.sym 54410 $abc$46512$n4355_1
.sym 54411 lm32_cpu.operand_m[8]
.sym 54412 lm32_cpu.pc_x[28]
.sym 54413 lm32_cpu.x_bypass_enable_x
.sym 54416 lm32_cpu.write_idx_w[1]
.sym 54417 $abc$46512$n3624
.sym 54418 lm32_cpu.instruction_unit.icache_refill_request
.sym 54419 lm32_cpu.branch_target_x[11]
.sym 54420 lm32_cpu.eba[15]
.sym 54421 $abc$46512$n1648
.sym 54422 lm32_cpu.pc_x[0]
.sym 54423 lm32_cpu.data_bus_error_exception_m
.sym 54424 $abc$46512$n6783_1
.sym 54425 $abc$46512$n3641
.sym 54426 $abc$46512$n4449_1
.sym 54427 $abc$46512$n3621
.sym 54428 $abc$46512$n4370_1
.sym 54429 $abc$46512$n6916_1
.sym 54430 shared_dat_r[12]
.sym 54431 $abc$46512$n6892_1
.sym 54432 $abc$46512$n6993_1
.sym 54433 lm32_cpu.data_bus_error_exception_m
.sym 54435 grant
.sym 54436 $abc$46512$n4861_1
.sym 54437 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 54438 $abc$46512$n4172
.sym 54439 grant
.sym 54446 $abc$46512$n4833_1
.sym 54448 $abc$46512$n4614
.sym 54450 $abc$46512$n4471_1
.sym 54451 $abc$46512$n3649
.sym 54452 lm32_cpu.operand_m[10]
.sym 54453 lm32_cpu.operand_m[22]
.sym 54454 $abc$46512$n6923_1
.sym 54455 $abc$46512$n3641
.sym 54458 $abc$46512$n6992_1
.sym 54461 $abc$46512$n4396_1
.sym 54463 $abc$46512$n2562
.sym 54464 $abc$46512$n6797
.sym 54466 $abc$46512$n3874
.sym 54468 lm32_cpu.w_result[10]
.sym 54469 lm32_cpu.operand_m[5]
.sym 54471 $abc$46512$n4391_1
.sym 54472 lm32_cpu.m_result_sel_compare_m
.sym 54474 lm32_cpu.operand_m[1]
.sym 54478 lm32_cpu.m_result_sel_compare_m
.sym 54481 lm32_cpu.operand_m[5]
.sym 54484 $abc$46512$n3874
.sym 54485 lm32_cpu.m_result_sel_compare_m
.sym 54486 $abc$46512$n4471_1
.sym 54487 lm32_cpu.operand_m[1]
.sym 54490 $abc$46512$n6923_1
.sym 54491 lm32_cpu.w_result[10]
.sym 54493 $abc$46512$n6797
.sym 54496 $abc$46512$n3641
.sym 54497 $abc$46512$n4396_1
.sym 54498 $abc$46512$n4391_1
.sym 54503 lm32_cpu.operand_m[10]
.sym 54508 $abc$46512$n4614
.sym 54509 lm32_cpu.m_result_sel_compare_m
.sym 54510 lm32_cpu.operand_m[10]
.sym 54511 $abc$46512$n3649
.sym 54514 $abc$46512$n6992_1
.sym 54515 $abc$46512$n4833_1
.sym 54516 $abc$46512$n3649
.sym 54517 lm32_cpu.w_result[10]
.sym 54520 lm32_cpu.operand_m[22]
.sym 54524 $abc$46512$n2562
.sym 54525 sys_clk_$glb_clk
.sym 54526 lm32_cpu.rst_i_$glb_sr
.sym 54527 $abc$46512$n2816
.sym 54528 lm32_cpu.operand_w[30]
.sym 54529 lm32_cpu.operand_w[10]
.sym 54530 $abc$46512$n6990_1
.sym 54531 $abc$46512$n4883
.sym 54532 lm32_cpu.operand_w[6]
.sym 54533 $abc$46512$n5278_1
.sym 54534 lm32_cpu.pc_m[5]
.sym 54535 lm32_cpu.load_store_unit.d_adr_o[10]
.sym 54539 $abc$46512$n3613
.sym 54540 lm32_cpu.write_idx_w[4]
.sym 54541 $abc$46512$n3641
.sym 54542 $abc$46512$n6035
.sym 54543 $abc$46512$n5322
.sym 54544 $abc$46512$n4614
.sym 54545 spiflash_bus_adr[2]
.sym 54546 lm32_cpu.branch_target_x[7]
.sym 54547 sram_bus_dat_w[7]
.sym 54548 lm32_cpu.operand_m[7]
.sym 54549 $abc$46512$n5320
.sym 54551 lm32_cpu.load_store_unit.store_data_m[6]
.sym 54552 $abc$46512$n4868_1
.sym 54553 csrbank2_load2_w[3]
.sym 54554 lm32_cpu.operand_w[6]
.sym 54555 $abc$46512$n6797
.sym 54557 lm32_cpu.pc_x[20]
.sym 54558 $abc$46512$n5813
.sym 54559 $abc$46512$n4355_1
.sym 54560 $abc$46512$n4348_1
.sym 54570 $abc$46512$n3649
.sym 54574 $abc$46512$n6923_1
.sym 54577 $abc$46512$n4824_1
.sym 54578 $abc$46512$n3649
.sym 54579 $abc$46512$n2552
.sym 54581 shared_dat_r[6]
.sym 54582 $abc$46512$n4614
.sym 54583 lm32_cpu.operand_m[8]
.sym 54584 $abc$46512$n6891_1
.sym 54586 $abc$46512$n4797
.sym 54587 lm32_cpu.w_result[14]
.sym 54590 shared_dat_r[12]
.sym 54592 $abc$46512$n6797
.sym 54594 lm32_cpu.w_result[11]
.sym 54595 $abc$46512$n6990_1
.sym 54597 $abc$46512$n6915_1
.sym 54603 shared_dat_r[6]
.sym 54608 $abc$46512$n6923_1
.sym 54613 $abc$46512$n4824_1
.sym 54614 lm32_cpu.w_result[11]
.sym 54615 $abc$46512$n6990_1
.sym 54616 $abc$46512$n3649
.sym 54620 shared_dat_r[12]
.sym 54625 $abc$46512$n4797
.sym 54626 lm32_cpu.w_result[14]
.sym 54627 $abc$46512$n3649
.sym 54628 $abc$46512$n4614
.sym 54632 lm32_cpu.operand_m[8]
.sym 54637 $abc$46512$n6915_1
.sym 54638 $abc$46512$n6797
.sym 54640 lm32_cpu.w_result[11]
.sym 54643 lm32_cpu.w_result[14]
.sym 54645 $abc$46512$n6797
.sym 54646 $abc$46512$n6891_1
.sym 54647 $abc$46512$n2552
.sym 54648 sys_clk_$glb_clk
.sym 54649 lm32_cpu.rst_i_$glb_sr
.sym 54650 $abc$46512$n6797
.sym 54651 $abc$46512$n5326
.sym 54652 lm32_cpu.memop_pc_w[2]
.sym 54653 lm32_cpu.memop_pc_w[20]
.sym 54654 lm32_cpu.memop_pc_w[28]
.sym 54655 $abc$46512$n5328
.sym 54656 $abc$46512$n5274_1
.sym 54657 lm32_cpu.memop_pc_w[29]
.sym 54658 $abc$46512$n5272_1
.sym 54659 $abc$46512$n2567
.sym 54661 $abc$46512$n5819
.sym 54662 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 54663 shared_dat_r[5]
.sym 54664 $abc$46512$n3649
.sym 54665 $abc$46512$n3641
.sym 54666 lm32_cpu.load_store_unit.store_data_m[14]
.sym 54667 $abc$46512$n4614
.sym 54668 lm32_cpu.write_idx_w[4]
.sym 54669 lm32_cpu.memop_pc_w[4]
.sym 54670 lm32_cpu.size_x[1]
.sym 54671 $abc$46512$n8009
.sym 54672 $abc$46512$n3589
.sym 54673 lm32_cpu.operand_w[10]
.sym 54674 $abc$46512$n4349_1
.sym 54676 $abc$46512$n7013
.sym 54677 $abc$46512$n6035
.sym 54678 $abc$46512$n5326
.sym 54681 lm32_cpu.store_operand_x[7]
.sym 54683 $abc$46512$n6797
.sym 54684 lm32_cpu.operand_m[30]
.sym 54685 csrbank2_load0_w[3]
.sym 54695 lm32_cpu.pc_x[29]
.sym 54698 $abc$46512$n6375_1
.sym 54699 $abc$46512$n4869_1
.sym 54700 $abc$46512$n6368
.sym 54703 lm32_cpu.data_bus_error_exception_m
.sym 54704 $abc$46512$n3641
.sym 54705 $abc$46512$n4354_1
.sym 54707 $abc$46512$n6797
.sym 54708 $abc$46512$n4375_1
.sym 54710 lm32_cpu.memop_pc_w[20]
.sym 54711 $abc$46512$n4350_1
.sym 54713 lm32_cpu.w_result[6]
.sym 54714 $abc$46512$n3589
.sym 54715 $abc$46512$n6321_1
.sym 54716 $abc$46512$n4614
.sym 54717 lm32_cpu.pc_x[20]
.sym 54719 $abc$46512$n4355_1
.sym 54722 lm32_cpu.pc_m[20]
.sym 54724 lm32_cpu.w_result[6]
.sym 54725 $abc$46512$n4375_1
.sym 54726 $abc$46512$n6797
.sym 54730 lm32_cpu.data_bus_error_exception_m
.sym 54731 lm32_cpu.pc_m[20]
.sym 54732 lm32_cpu.memop_pc_w[20]
.sym 54736 lm32_cpu.pc_x[29]
.sym 54742 $abc$46512$n6321_1
.sym 54748 $abc$46512$n3641
.sym 54749 $abc$46512$n4355_1
.sym 54750 $abc$46512$n4350_1
.sym 54751 $abc$46512$n4354_1
.sym 54754 $abc$46512$n6375_1
.sym 54755 $abc$46512$n6368
.sym 54756 $abc$46512$n3589
.sym 54760 lm32_cpu.w_result[6]
.sym 54761 $abc$46512$n4869_1
.sym 54762 $abc$46512$n4614
.sym 54766 lm32_cpu.pc_x[20]
.sym 54770 $abc$46512$n2450_$glb_ce
.sym 54771 sys_clk_$glb_clk
.sym 54772 lm32_cpu.rst_i_$glb_sr
.sym 54773 $abc$46512$n5326
.sym 54775 $abc$46512$n5186
.sym 54776 lm32_cpu.load_store_unit.wb_data_m[29]
.sym 54777 $abc$46512$n5018_1
.sym 54778 lm32_cpu.load_store_unit.wb_data_m[15]
.sym 54779 $abc$46512$n4994
.sym 54782 shared_dat_r[31]
.sym 54783 $abc$46512$n6035
.sym 54784 $abc$46512$n7039_1
.sym 54786 lm32_cpu.write_idx_w[2]
.sym 54787 $abc$46512$n3371
.sym 54788 $abc$46512$n5184
.sym 54789 lm32_cpu.load_store_unit.wb_data_m[13]
.sym 54790 $abc$46512$n3611
.sym 54792 $abc$46512$n6797
.sym 54793 $abc$46512$n2567
.sym 54794 $abc$46512$n3641
.sym 54797 csrbank2_load2_w[3]
.sym 54800 lm32_cpu.instruction_unit.icache_refill_data[19]
.sym 54801 $abc$46512$n6357
.sym 54802 storage_1[4][6]
.sym 54803 csrbank2_load0_w[7]
.sym 54804 $abc$46512$n2463
.sym 54805 lm32_cpu.load_store_unit.store_data_x[12]
.sym 54806 $abc$46512$n4416_1
.sym 54807 $abc$46512$n5892_1
.sym 54808 lm32_cpu.load_store_unit.store_data_m[23]
.sym 54817 $abc$46512$n4416_1
.sym 54818 lm32_cpu.instruction_unit.icache_refill_request
.sym 54820 $abc$46512$n5274_1
.sym 54824 lm32_cpu.load_store_unit.wb_data_m[27]
.sym 54825 lm32_cpu.load_store_unit.wb_data_m[14]
.sym 54828 lm32_cpu.load_store_unit.wb_data_m[12]
.sym 54832 csrbank2_reload0_w[3]
.sym 54833 lm32_cpu.load_store_unit.exception_m
.sym 54847 $abc$46512$n5274_1
.sym 54848 lm32_cpu.load_store_unit.exception_m
.sym 54850 $abc$46512$n4416_1
.sym 54866 lm32_cpu.load_store_unit.wb_data_m[14]
.sym 54873 lm32_cpu.instruction_unit.icache_refill_request
.sym 54877 lm32_cpu.load_store_unit.wb_data_m[27]
.sym 54884 lm32_cpu.load_store_unit.wb_data_m[12]
.sym 54892 csrbank2_reload0_w[3]
.sym 54894 sys_clk_$glb_clk
.sym 54895 lm32_cpu.rst_i_$glb_sr
.sym 54896 $abc$46512$n2527
.sym 54897 csrbank2_load0_w[7]
.sym 54898 $abc$46512$n7976
.sym 54899 $abc$46512$n2552
.sym 54900 csrbank2_load0_w[2]
.sym 54901 csrbank2_load0_w[3]
.sym 54902 sram_bus_dat_w[6]
.sym 54903 $abc$46512$n7029_1
.sym 54904 lm32_cpu.instruction_unit.icache_refill_ready
.sym 54905 spiflash_bus_adr[5]
.sym 54911 lm32_cpu.load_store_unit.wb_data_m[14]
.sym 54912 $abc$46512$n2562
.sym 54913 $abc$46512$n3611
.sym 54914 lm32_cpu.write_idx_w[1]
.sym 54915 spiflash_bus_adr[1]
.sym 54916 shared_dat_r[7]
.sym 54917 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 54918 lm32_cpu.instruction_unit.icache_refilling
.sym 54921 csrbank2_load0_w[2]
.sym 54924 $abc$46512$n3589
.sym 54928 csrbank2_reload0_w[3]
.sym 54929 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 54930 lm32_cpu.load_store_unit.size_m[0]
.sym 54931 grant
.sym 54937 $abc$46512$n6350_1
.sym 54939 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 54940 $abc$46512$n5893
.sym 54941 $abc$46512$n3589
.sym 54947 csrbank2_reload0_w[3]
.sym 54948 shared_dat_r[4]
.sym 54950 spiflash_bus_adr[8]
.sym 54955 shared_dat_r[16]
.sym 54958 $abc$46512$n6339_1
.sym 54961 $abc$46512$n6357
.sym 54964 $abc$46512$n2552
.sym 54966 spiflash_bus_adr[1]
.sym 54967 $abc$46512$n5892_1
.sym 54968 $abc$46512$n7029_1
.sym 54973 csrbank2_reload0_w[3]
.sym 54976 $abc$46512$n5892_1
.sym 54977 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 54978 $abc$46512$n5893
.sym 54979 $abc$46512$n7029_1
.sym 54982 spiflash_bus_adr[8]
.sym 54988 $abc$46512$n6357
.sym 54989 $abc$46512$n6350_1
.sym 54991 $abc$46512$n3589
.sym 54994 shared_dat_r[16]
.sym 55003 spiflash_bus_adr[1]
.sym 55009 $abc$46512$n6339_1
.sym 55013 shared_dat_r[4]
.sym 55016 $abc$46512$n2552
.sym 55017 sys_clk_$glb_clk
.sym 55018 lm32_cpu.rst_i_$glb_sr
.sym 55019 storage_1[4][0]
.sym 55020 request[1]
.sym 55021 storage_1[4][6]
.sym 55022 $abc$46512$n2552
.sym 55024 spiflash_bus_adr[6]
.sym 55025 $abc$46512$n2809
.sym 55027 $abc$46512$n3370
.sym 55028 storage_1[11][6]
.sym 55029 $abc$46512$n5928
.sym 55032 lm32_cpu.load_store_unit.wb_data_m[8]
.sym 55033 lm32_cpu.instruction_unit.icache_refill_ready
.sym 55034 spiflash_bus_adr[2]
.sym 55035 $abc$46512$n2515
.sym 55036 $abc$46512$n5893
.sym 55037 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 55039 shared_dat_r[4]
.sym 55040 lm32_cpu.write_enable_q_w
.sym 55041 $abc$46512$n3371
.sym 55042 $abc$46512$n5016_1
.sym 55043 $abc$46512$n5835
.sym 55044 basesoc_sram_we[2]
.sym 55045 request[0]
.sym 55046 $abc$46512$n5813
.sym 55047 sys_rst
.sym 55048 basesoc_bus_wishbone_dat_r[4]
.sym 55049 $abc$46512$n6669_1
.sym 55050 basesoc_bus_wishbone_dat_r[0]
.sym 55051 slave_sel_r[2]
.sym 55052 slave_sel[2]
.sym 55053 csrbank2_load2_w[3]
.sym 55054 $abc$46512$n5926
.sym 55060 $abc$46512$n5834
.sym 55061 $abc$46512$n7011_1
.sym 55064 basesoc_bus_wishbone_dat_r[4]
.sym 55067 spiflash_sr[6]
.sym 55069 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 55070 spiflash_sr[4]
.sym 55071 storage_1[0][6]
.sym 55072 storage_1[4][6]
.sym 55076 slave_sel_r[1]
.sym 55078 $abc$46512$n2788
.sym 55079 $abc$46512$n7026_1
.sym 55080 basesoc_bus_wishbone_dat_r[6]
.sym 55084 $abc$46512$n5833
.sym 55086 slave_sel_r[2]
.sym 55087 $abc$46512$n2789
.sym 55088 $abc$46512$n5150_1
.sym 55089 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 55093 $abc$46512$n2788
.sym 55094 $abc$46512$n5150_1
.sym 55099 spiflash_sr[6]
.sym 55100 slave_sel_r[1]
.sym 55101 slave_sel_r[2]
.sym 55102 basesoc_bus_wishbone_dat_r[6]
.sym 55105 slave_sel_r[1]
.sym 55106 spiflash_sr[4]
.sym 55107 basesoc_bus_wishbone_dat_r[4]
.sym 55108 slave_sel_r[2]
.sym 55111 $abc$46512$n7011_1
.sym 55112 $abc$46512$n5834
.sym 55113 $abc$46512$n5833
.sym 55114 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 55123 storage_1[4][6]
.sym 55124 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 55125 $abc$46512$n7026_1
.sym 55126 storage_1[0][6]
.sym 55138 $abc$46512$n2788
.sym 55139 $abc$46512$n2789
.sym 55140 sys_clk_$glb_clk
.sym 55141 sys_rst_$glb_sr
.sym 55142 interface3_bank_bus_dat_r[2]
.sym 55143 lm32_cpu.load_store_unit.store_data_x[14]
.sym 55144 slave_sel_r[2]
.sym 55145 spiflash_i
.sym 55146 $abc$46512$n2771
.sym 55147 grant
.sym 55148 basesoc_sram_bus_ack
.sym 55149 spiflash_clk1
.sym 55150 $abc$46512$n3587
.sym 55154 $abc$46512$n5161_1
.sym 55155 $abc$46512$n3371
.sym 55156 csrbank2_reload0_w[4]
.sym 55157 lm32_cpu.instruction_unit.icache_refill_data[19]
.sym 55158 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 55159 storage_1[0][6]
.sym 55160 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 55161 $abc$46512$n1648
.sym 55162 basesoc_sram_we[2]
.sym 55163 shared_dat_r[2]
.sym 55164 $abc$46512$n5088
.sym 55165 $abc$46512$n3589
.sym 55166 basesoc_bus_wishbone_dat_r[6]
.sym 55167 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 55169 $abc$46512$n6035
.sym 55171 $abc$46512$n7005_1
.sym 55172 interface2_bank_bus_dat_r[0]
.sym 55173 csrbank2_load0_w[3]
.sym 55175 sram_bus_dat_w[0]
.sym 55177 interface0_bank_bus_dat_r[2]
.sym 55184 $abc$46512$n5151_1
.sym 55186 spiflash_sr[16]
.sym 55187 $abc$46512$n3726_1
.sym 55190 basesoc_timer0_zero_pending
.sym 55191 $abc$46512$n6450
.sym 55194 $abc$46512$n8642
.sym 55195 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 55196 $abc$46512$n3589
.sym 55197 $abc$46512$n2809
.sym 55199 sram_bus_dat_w[0]
.sym 55201 slave_sel_r[2]
.sym 55203 sram_bus_dat_w[2]
.sym 55205 sram_bus_dat_w[1]
.sym 55206 $abc$46512$n5813
.sym 55209 sram_bus_dat_w[5]
.sym 55214 $abc$46512$n5819
.sym 55216 sram_bus_dat_w[0]
.sym 55223 sram_bus_dat_w[2]
.sym 55229 $abc$46512$n2809
.sym 55234 basesoc_timer0_zero_pending
.sym 55236 $abc$46512$n5151_1
.sym 55242 sram_bus_dat_w[1]
.sym 55246 spiflash_sr[16]
.sym 55247 $abc$46512$n3589
.sym 55248 $abc$46512$n6450
.sym 55249 slave_sel_r[2]
.sym 55253 sram_bus_dat_w[5]
.sym 55258 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 55259 $abc$46512$n3726_1
.sym 55260 $abc$46512$n5813
.sym 55261 $abc$46512$n5819
.sym 55262 $abc$46512$n8642
.sym 55263 sys_clk_$glb_clk
.sym 55265 $abc$46512$n6664
.sym 55266 $abc$46512$n6658
.sym 55267 basesoc_bus_wishbone_dat_r[4]
.sym 55268 basesoc_bus_wishbone_dat_r[0]
.sym 55269 $abc$46512$n6651
.sym 55270 $abc$46512$n6661
.sym 55271 basesoc_bus_wishbone_dat_r[6]
.sym 55272 $abc$46512$n6655
.sym 55273 storage[9][1]
.sym 55274 grant
.sym 55277 $abc$46512$n6450
.sym 55278 $abc$46512$n5151_1
.sym 55279 shared_dat_r[16]
.sym 55280 lm32_cpu.load_store_unit.store_data_m[21]
.sym 55281 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 55282 $abc$46512$n8642
.sym 55283 $abc$46512$n2771
.sym 55285 storage[9][0]
.sym 55288 slave_sel_r[2]
.sym 55289 slave_sel_r[2]
.sym 55290 storage_1[4][0]
.sym 55291 sys_rst
.sym 55292 interface4_bank_bus_dat_r[1]
.sym 55294 csrbank2_load2_w[3]
.sym 55295 $abc$46512$n6035
.sym 55297 csrbank2_load0_w[7]
.sym 55299 $abc$46512$n5105_1
.sym 55300 $abc$46512$n5114_1
.sym 55306 spiflash_bitbang_storage_full[2]
.sym 55307 $abc$46512$n6661
.sym 55309 $abc$46512$n3727_1
.sym 55310 $abc$46512$n6659
.sym 55311 $abc$46512$n5113_1
.sym 55313 $abc$46512$n5888_1
.sym 55315 $abc$46512$n5835
.sym 55317 $abc$46512$n5882_1
.sym 55318 $abc$46512$n5158_1
.sym 55319 sys_rst
.sym 55320 $abc$46512$n6658
.sym 55321 $abc$46512$n3728_1
.sym 55322 basesoc_timer0_zero_trigger
.sym 55323 sram_bus_we
.sym 55324 $abc$46512$n6667_1
.sym 55325 $abc$46512$n3725_1
.sym 55326 $abc$46512$n6651
.sym 55327 interface1_bank_bus_dat_r[2]
.sym 55332 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 55334 $abc$46512$n5151_1
.sym 55335 sram_bus_dat_w[0]
.sym 55336 basesoc_timer0_zero_old_trigger
.sym 55337 interface0_bank_bus_dat_r[2]
.sym 55339 $abc$46512$n5882_1
.sym 55340 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 55341 $abc$46512$n5835
.sym 55342 $abc$46512$n5888_1
.sym 55347 basesoc_timer0_zero_old_trigger
.sym 55348 basesoc_timer0_zero_trigger
.sym 55351 sys_rst
.sym 55352 $abc$46512$n5151_1
.sym 55353 sram_bus_dat_w[0]
.sym 55354 $abc$46512$n5113_1
.sym 55357 $abc$46512$n6661
.sym 55358 $abc$46512$n6651
.sym 55360 $abc$46512$n6667_1
.sym 55363 interface0_bank_bus_dat_r[2]
.sym 55364 interface1_bank_bus_dat_r[2]
.sym 55365 $abc$46512$n6659
.sym 55366 $abc$46512$n6658
.sym 55369 $abc$46512$n5158_1
.sym 55370 spiflash_bitbang_storage_full[2]
.sym 55371 $abc$46512$n3727_1
.sym 55375 basesoc_timer0_zero_trigger
.sym 55381 $abc$46512$n3725_1
.sym 55382 sys_rst
.sym 55383 sram_bus_we
.sym 55384 $abc$46512$n3728_1
.sym 55386 sys_clk_$glb_clk
.sym 55387 sys_rst_$glb_sr
.sym 55388 basesoc_uart_rx_pending
.sym 55389 $abc$46512$n5805_1
.sym 55390 $abc$46512$n5113_1
.sym 55391 $abc$46512$n5105_1
.sym 55392 $abc$46512$n6652
.sym 55393 $abc$46512$n6650
.sym 55394 csrbank2_load0_w[2]
.sym 55395 $abc$46512$n2707
.sym 55397 $abc$46512$n6661
.sym 55400 interface3_bank_bus_dat_r[6]
.sym 55401 $abc$46512$n2687
.sym 55405 $abc$46512$n3727_1
.sym 55408 $abc$46512$n7592
.sym 55409 $abc$46512$n3728_1
.sym 55410 $abc$46512$n6028
.sym 55411 $abc$46512$n5861
.sym 55412 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 55413 csrbank2_value3_w[0]
.sym 55414 csrbank2_load0_w[2]
.sym 55415 $abc$46512$n5928
.sym 55416 csrbank2_reload0_w[3]
.sym 55419 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 55420 csrbank2_load0_w[2]
.sym 55421 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 55422 $abc$46512$n5946
.sym 55423 $abc$46512$n5114_1
.sym 55430 $abc$46512$n5935_1
.sym 55432 $abc$46512$n7035_1
.sym 55433 sram_bus_adr[2]
.sym 55434 $abc$46512$n5088
.sym 55435 csrbank3_rxempty_w
.sym 55436 $abc$46512$n5121_1
.sym 55438 $abc$46512$n6007_1
.sym 55439 $abc$46512$n7036_1
.sym 55440 csrbank2_load3_w[1]
.sym 55441 $abc$46512$n7005_1
.sym 55443 $abc$46512$n5812
.sym 55444 interface2_bank_bus_dat_r[1]
.sym 55446 interface3_bank_bus_dat_r[1]
.sym 55448 $abc$46512$n5033_1
.sym 55449 $abc$46512$n7006_1
.sym 55450 basesoc_uart_rx_old_trigger
.sym 55452 interface4_bank_bus_dat_r[1]
.sym 55454 $abc$46512$n7040_1
.sym 55455 $abc$46512$n3728_1
.sym 55460 $abc$46512$n5114_1
.sym 55464 $abc$46512$n6007_1
.sym 55465 $abc$46512$n3728_1
.sym 55468 $abc$46512$n5088
.sym 55470 $abc$46512$n5812
.sym 55471 $abc$46512$n7006_1
.sym 55475 interface4_bank_bus_dat_r[1]
.sym 55476 interface2_bank_bus_dat_r[1]
.sym 55477 interface3_bank_bus_dat_r[1]
.sym 55480 $abc$46512$n7036_1
.sym 55481 $abc$46512$n5114_1
.sym 55482 $abc$46512$n7035_1
.sym 55483 $abc$46512$n7040_1
.sym 55486 sram_bus_adr[2]
.sym 55487 $abc$46512$n5033_1
.sym 55488 csrbank3_rxempty_w
.sym 55489 $abc$46512$n7005_1
.sym 55493 csrbank3_rxempty_w
.sym 55499 basesoc_uart_rx_old_trigger
.sym 55500 csrbank3_rxempty_w
.sym 55504 $abc$46512$n5121_1
.sym 55505 csrbank2_load3_w[1]
.sym 55506 $abc$46512$n5935_1
.sym 55507 $abc$46512$n5114_1
.sym 55509 sys_clk_$glb_clk
.sym 55510 sys_rst_$glb_sr
.sym 55511 sram_bus_dat_w[1]
.sym 55512 csrbank2_load2_w[2]
.sym 55513 $abc$46512$n5927_1
.sym 55514 csrbank2_load1_w[0]
.sym 55515 $abc$46512$n7042_1
.sym 55516 $abc$46512$n5944
.sym 55518 csrbank2_load2_w[1]
.sym 55520 $abc$46512$n6667_1
.sym 55525 $abc$46512$n3372
.sym 55526 $abc$46512$n5105_1
.sym 55527 $abc$46512$n7036_1
.sym 55528 csrbank2_load3_w[1]
.sym 55529 $abc$46512$n6659
.sym 55530 $abc$46512$n6316_1
.sym 55531 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 55532 $abc$46512$n448
.sym 55533 interface4_bank_bus_dat_r[7]
.sym 55534 $abc$46512$n6007_1
.sym 55535 csrbank2_load0_w[6]
.sym 55536 $abc$46512$n5958
.sym 55537 $PACKER_VCC_NET_$glb_clk
.sym 55538 csrbank2_load2_w[3]
.sym 55539 csrbank2_load1_w[0]
.sym 55540 $abc$46512$n6669_1
.sym 55541 $abc$46512$n5983_1
.sym 55542 $abc$46512$n5926
.sym 55543 $abc$46512$n2785
.sym 55545 $abc$46512$n5121_1
.sym 55546 csrbank2_load1_w[3]
.sym 55553 sram_bus_adr[4]
.sym 55554 $abc$46512$n7964
.sym 55556 $abc$46512$n5039_1
.sym 55557 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 55558 $abc$46512$n5036_1
.sym 55560 $abc$46512$n5033_1
.sym 55561 sram_bus_adr[4]
.sym 55562 $abc$46512$n5113_1
.sym 55563 sys_rst
.sym 55564 csrbank2_load3_w[0]
.sym 55565 $abc$46512$n3725_1
.sym 55566 $abc$46512$n7034_1
.sym 55567 $abc$46512$n5136_1
.sym 55571 sram_bus_adr[3]
.sym 55572 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 55581 sram_bus_adr[2]
.sym 55585 $abc$46512$n5136_1
.sym 55587 sys_rst
.sym 55588 $abc$46512$n5113_1
.sym 55592 $abc$46512$n3725_1
.sym 55593 sram_bus_adr[4]
.sym 55597 $abc$46512$n5039_1
.sym 55598 sram_bus_adr[4]
.sym 55599 sram_bus_adr[2]
.sym 55600 sram_bus_adr[3]
.sym 55603 $abc$46512$n7034_1
.sym 55604 sram_bus_adr[4]
.sym 55605 csrbank2_load3_w[0]
.sym 55606 $abc$46512$n3725_1
.sym 55609 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 55617 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 55621 sram_bus_adr[2]
.sym 55622 sram_bus_adr[3]
.sym 55623 sram_bus_adr[4]
.sym 55624 $abc$46512$n5033_1
.sym 55627 sram_bus_adr[3]
.sym 55628 sram_bus_adr[2]
.sym 55629 sram_bus_adr[4]
.sym 55630 $abc$46512$n5036_1
.sym 55631 $abc$46512$n7964
.sym 55632 sys_clk_$glb_clk
.sym 55634 basesoc_timer0_value[7]
.sym 55635 $abc$46512$n5956
.sym 55636 $abc$46512$n5961_1
.sym 55637 $abc$46512$n5712
.sym 55638 basesoc_timer0_value[6]
.sym 55639 basesoc_timer0_value[3]
.sym 55640 $abc$46512$n5922
.sym 55641 $abc$46512$n7041_1
.sym 55642 $abc$46512$n5033_1
.sym 55646 spiflash_bus_adr[1]
.sym 55648 $abc$46512$n25
.sym 55650 $abc$46512$n5121_1
.sym 55651 csrbank2_value0_w[0]
.sym 55652 $abc$46512$n5929_1
.sym 55653 sram_bus_dat_w[4]
.sym 55655 basesoc_timer0_zero_trigger
.sym 55656 $abc$46512$n3728_1
.sym 55657 sram_bus_adr[4]
.sym 55659 $abc$46512$n5929_1
.sym 55661 csrbank2_reload1_w[3]
.sym 55662 $abc$46512$n5924_1
.sym 55663 $abc$46512$n5945_1
.sym 55664 $abc$46512$n5119_1
.sym 55665 csrbank2_load0_w[3]
.sym 55666 sram_bus_adr[4]
.sym 55667 csrbank2_reload3_w[1]
.sym 55668 $abc$46512$n5986
.sym 55675 $abc$46512$n5986
.sym 55676 $abc$46512$n5038_1
.sym 55678 interface3_bank_bus_dat_r[6]
.sym 55679 $abc$46512$n5955_1
.sym 55681 sram_bus_adr[3]
.sym 55682 $abc$46512$n5119_1
.sym 55683 $abc$46512$n3727_1
.sym 55684 $abc$46512$n5121_1
.sym 55685 interface2_bank_bus_dat_r[6]
.sym 55686 csrbank2_load1_w[0]
.sym 55687 $abc$46512$n5981_1
.sym 55690 interface4_bank_bus_dat_r[6]
.sym 55691 csrbank2_load3_w[3]
.sym 55692 csrbank2_reload0_w[3]
.sym 55693 $abc$46512$n5114_1
.sym 55694 csrbank2_en0_w
.sym 55695 interface0_bank_bus_dat_r[6]
.sym 55696 $abc$46512$n5958
.sym 55697 sram_bus_adr[4]
.sym 55698 csrbank2_load2_w[3]
.sym 55699 sram_bus_adr[2]
.sym 55700 $abc$46512$n5956
.sym 55701 $abc$46512$n5961_1
.sym 55703 $abc$46512$n5123_1
.sym 55704 $abc$46512$n5954
.sym 55706 $abc$46512$n5722
.sym 55708 interface4_bank_bus_dat_r[6]
.sym 55709 interface2_bank_bus_dat_r[6]
.sym 55710 interface0_bank_bus_dat_r[6]
.sym 55711 interface3_bank_bus_dat_r[6]
.sym 55714 $abc$46512$n5958
.sym 55715 $abc$46512$n5114_1
.sym 55716 $abc$46512$n5961_1
.sym 55717 $abc$46512$n5954
.sym 55720 $abc$46512$n5986
.sym 55722 $abc$46512$n5114_1
.sym 55723 $abc$46512$n5981_1
.sym 55726 csrbank2_en0_w
.sym 55727 csrbank2_load1_w[0]
.sym 55729 $abc$46512$n5722
.sym 55732 csrbank2_load3_w[3]
.sym 55733 csrbank2_load2_w[3]
.sym 55734 $abc$46512$n5121_1
.sym 55735 $abc$46512$n5119_1
.sym 55738 csrbank2_reload0_w[3]
.sym 55739 $abc$46512$n5956
.sym 55740 $abc$46512$n5123_1
.sym 55741 $abc$46512$n5955_1
.sym 55744 sram_bus_adr[3]
.sym 55745 $abc$46512$n3727_1
.sym 55746 sram_bus_adr[4]
.sym 55747 sram_bus_adr[2]
.sym 55751 sram_bus_adr[4]
.sym 55752 $abc$46512$n5038_1
.sym 55755 sys_clk_$glb_clk
.sym 55756 sys_rst_$glb_sr
.sym 55757 $abc$46512$n5716
.sym 55758 $abc$46512$n5993_1
.sym 55759 csrbank2_value0_w[5]
.sym 55760 csrbank2_value1_w[3]
.sym 55761 $abc$46512$n5974
.sym 55762 csrbank2_value0_w[1]
.sym 55763 csrbank2_value0_w[7]
.sym 55764 $abc$46512$n5957_1
.sym 55769 $abc$46512$n5123_1
.sym 55771 $abc$46512$n5033_1
.sym 55772 $abc$46512$n2785
.sym 55773 $abc$46512$n2775
.sym 55774 basesoc_timer0_zero_trigger
.sym 55775 $abc$46512$n5039_1
.sym 55776 $abc$46512$n2785
.sym 55777 $abc$46512$n3728_1
.sym 55778 interface4_bank_bus_dat_r[6]
.sym 55779 spiflash_bus_adr[1]
.sym 55780 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 55781 csrbank2_value2_w[5]
.sym 55782 csrbank2_load2_w[3]
.sym 55784 basesoc_timer0_value[23]
.sym 55785 csrbank2_load2_w[1]
.sym 55786 csrbank2_load1_w[2]
.sym 55787 $abc$46512$n5921_1
.sym 55789 csrbank2_load0_w[7]
.sym 55791 $abc$46512$n5132_1
.sym 55792 csrbank2_en0_w
.sym 55798 $abc$46512$n7038_1
.sym 55799 $abc$46512$n5033_1
.sym 55800 $abc$46512$n2797
.sym 55801 $abc$46512$n5126_1
.sym 55802 basesoc_timer0_value[1]
.sym 55803 $abc$46512$n5982
.sym 55804 $abc$46512$n5708
.sym 55805 csrbank2_load0_w[1]
.sym 55806 csrbank2_reload0_w[1]
.sym 55807 csrbank2_reload1_w[1]
.sym 55809 sram_bus_adr[3]
.sym 55810 sram_bus_adr[2]
.sym 55811 csrbank2_en0_w
.sym 55812 $abc$46512$n5922
.sym 55813 $abc$46512$n5983_1
.sym 55814 basesoc_timer0_zero_trigger
.sym 55816 csrbank2_load3_w[6]
.sym 55817 $abc$46512$n5121_1
.sym 55818 csrbank2_reload1_w[6]
.sym 55819 $abc$46512$n5929_1
.sym 55820 $abc$46512$n5129_1
.sym 55824 csrbank2_reload2_w[6]
.sym 55825 sram_bus_adr[4]
.sym 55826 sram_bus_adr[4]
.sym 55827 csrbank2_value0_w[1]
.sym 55828 $abc$46512$n5030_1
.sym 55829 $abc$46512$n7039_1
.sym 55831 csrbank2_reload1_w[1]
.sym 55832 $abc$46512$n5929_1
.sym 55833 csrbank2_value0_w[1]
.sym 55834 $abc$46512$n5126_1
.sym 55839 $abc$46512$n5030_1
.sym 55840 sram_bus_adr[4]
.sym 55843 $abc$46512$n7038_1
.sym 55844 sram_bus_adr[4]
.sym 55845 $abc$46512$n7039_1
.sym 55846 $abc$46512$n5922
.sym 55850 $abc$46512$n5708
.sym 55851 csrbank2_load0_w[1]
.sym 55852 csrbank2_en0_w
.sym 55855 $abc$46512$n5983_1
.sym 55856 $abc$46512$n5126_1
.sym 55857 csrbank2_reload1_w[6]
.sym 55858 $abc$46512$n5982
.sym 55861 csrbank2_reload2_w[6]
.sym 55862 csrbank2_load3_w[6]
.sym 55863 $abc$46512$n5121_1
.sym 55864 $abc$46512$n5129_1
.sym 55867 basesoc_timer0_value[1]
.sym 55868 csrbank2_reload0_w[1]
.sym 55869 basesoc_timer0_zero_trigger
.sym 55873 sram_bus_adr[2]
.sym 55874 sram_bus_adr[4]
.sym 55875 $abc$46512$n5033_1
.sym 55876 sram_bus_adr[3]
.sym 55877 $abc$46512$n2797
.sym 55878 sys_clk_$glb_clk
.sym 55879 sys_rst_$glb_sr
.sym 55880 $abc$46512$n5732
.sym 55881 $abc$46512$n5724
.sym 55882 $abc$46512$n5945_1
.sym 55883 $abc$46512$n5728
.sym 55884 $abc$46512$n5975_1
.sym 55885 basesoc_timer0_value[5]
.sym 55886 basesoc_timer0_value[13]
.sym 55887 $abc$46512$n5987_1
.sym 55893 $abc$46512$n5033_1
.sym 55895 csrbank2_value0_w[3]
.sym 55896 $abc$46512$n5132_1
.sym 55897 $abc$46512$n1645
.sym 55898 $abc$46512$n5117_1
.sym 55900 $abc$46512$n5036_1
.sym 55901 $abc$46512$n5924_1
.sym 55902 $abc$46512$n5115_1
.sym 55903 $abc$46512$n5119_1
.sym 55906 $abc$46512$n5946
.sym 55907 $abc$46512$n5928
.sym 55909 csrbank2_value3_w[0]
.sym 55910 csrbank2_value3_w[1]
.sym 55914 csrbank2_value2_w[4]
.sym 55915 $abc$46512$n5921_1
.sym 55921 $abc$46512$n5939_1
.sym 55922 $abc$46512$n5132_1
.sym 55923 csrbank2_load0_w[1]
.sym 55924 $abc$46512$n5115_1
.sym 55925 $abc$46512$n5123_1
.sym 55926 $abc$46512$n6047
.sym 55927 $abc$46512$n5119_1
.sym 55928 $abc$46512$n5117_1
.sym 55929 $abc$46512$n5941_1
.sym 55930 $abc$46512$n5942_1
.sym 55931 $abc$46512$n5988
.sym 55932 csrbank2_load1_w[1]
.sym 55934 $abc$46512$n7048
.sym 55935 spiflash_bus_adr[2]
.sym 55936 $abc$46512$n5936
.sym 55937 csrbank2_reload3_w[1]
.sym 55938 $abc$46512$n5938
.sym 55940 $abc$46512$n5937_1
.sym 55941 $abc$46512$n6049
.sym 55944 $abc$46512$n5940
.sym 55945 csrbank2_load2_w[1]
.sym 55946 csrbank2_load0_w[6]
.sym 55947 $abc$46512$n5921_1
.sym 55948 csrbank2_value2_w[1]
.sym 55949 csrbank2_reload0_w[1]
.sym 55951 $abc$46512$n3728_1
.sym 55952 $abc$46512$n5987_1
.sym 55954 csrbank2_load1_w[1]
.sym 55955 $abc$46512$n5115_1
.sym 55956 csrbank2_load0_w[1]
.sym 55957 $abc$46512$n5117_1
.sym 55960 csrbank2_reload0_w[1]
.sym 55961 $abc$46512$n5123_1
.sym 55962 $abc$46512$n5132_1
.sym 55963 csrbank2_reload3_w[1]
.sym 55966 $abc$46512$n7048
.sym 55967 $abc$46512$n6047
.sym 55968 $abc$46512$n6049
.sym 55969 $abc$46512$n3728_1
.sym 55972 $abc$46512$n5921_1
.sym 55973 csrbank2_value2_w[1]
.sym 55974 $abc$46512$n5938
.sym 55979 spiflash_bus_adr[2]
.sym 55984 $abc$46512$n5988
.sym 55985 csrbank2_load0_w[6]
.sym 55986 $abc$46512$n5115_1
.sym 55987 $abc$46512$n5987_1
.sym 55990 $abc$46512$n5936
.sym 55991 $abc$46512$n5941_1
.sym 55992 $abc$46512$n5942_1
.sym 55993 $abc$46512$n5940
.sym 55996 csrbank2_load2_w[1]
.sym 55997 $abc$46512$n5939_1
.sym 55998 $abc$46512$n5937_1
.sym 55999 $abc$46512$n5119_1
.sym 56001 sys_clk_$glb_clk
.sym 56002 sys_rst_$glb_sr
.sym 56003 $abc$46512$n5744
.sym 56004 basesoc_timer0_value[17]
.sym 56005 $abc$46512$n5996_1
.sym 56006 $abc$46512$n5969_1
.sym 56007 basesoc_timer0_value[27]
.sym 56008 basesoc_timer0_value[22]
.sym 56009 basesoc_timer0_value[19]
.sym 56010 $abc$46512$n5946
.sym 56015 csrbank2_reload2_w[2]
.sym 56016 basesoc_timer0_value[13]
.sym 56017 $abc$46512$n5126_1
.sym 56018 $abc$46512$n5928
.sym 56022 $abc$46512$n6047
.sym 56023 spiflash_bus_adr[2]
.sym 56025 $abc$46512$n1646
.sym 56026 csrbank2_reload3_w[5]
.sym 56027 sram_bus_dat_w[2]
.sym 56028 $abc$46512$n5958
.sym 56030 basesoc_timer0_value[16]
.sym 56032 csrbank2_load0_w[6]
.sym 56033 csrbank2_load1_w[3]
.sym 56034 csrbank2_load1_w[5]
.sym 56035 $abc$46512$n2769
.sym 56036 csrbank2_load0_w[5]
.sym 56038 csrbank2_load0_w[6]
.sym 56047 basesoc_timer0_zero_trigger
.sym 56048 $abc$46512$n6862
.sym 56049 basesoc_timer0_value[21]
.sym 56053 $abc$46512$n5924_1
.sym 56054 basesoc_timer0_value[23]
.sym 56055 basesoc_timer0_value[9]
.sym 56057 csrbank2_value2_w[6]
.sym 56058 csrbank2_value3_w[6]
.sym 56059 $abc$46512$n5921_1
.sym 56061 basesoc_timer0_value[17]
.sym 56063 csrbank2_reload2_w[6]
.sym 56064 csrbank2_value1_w[1]
.sym 56065 basesoc_timer0_value[22]
.sym 56067 $abc$46512$n5928
.sym 56070 csrbank2_value3_w[1]
.sym 56071 $abc$46512$n2785
.sym 56078 basesoc_timer0_value[21]
.sym 56083 csrbank2_value3_w[1]
.sym 56084 csrbank2_value1_w[1]
.sym 56085 $abc$46512$n5928
.sym 56086 $abc$46512$n5924_1
.sym 56089 $abc$46512$n5921_1
.sym 56090 $abc$46512$n5928
.sym 56091 csrbank2_value2_w[6]
.sym 56092 csrbank2_value3_w[6]
.sym 56095 basesoc_timer0_zero_trigger
.sym 56097 csrbank2_reload2_w[6]
.sym 56098 $abc$46512$n6862
.sym 56103 basesoc_timer0_value[9]
.sym 56109 basesoc_timer0_value[22]
.sym 56114 basesoc_timer0_value[23]
.sym 56119 basesoc_timer0_value[17]
.sym 56123 $abc$46512$n2785
.sym 56124 sys_clk_$glb_clk
.sym 56125 sys_rst_$glb_sr
.sym 56126 csrbank2_value3_w[7]
.sym 56127 csrbank2_value2_w[2]
.sym 56128 csrbank2_value3_w[0]
.sym 56129 csrbank2_value3_w[3]
.sym 56130 csrbank2_value3_w[5]
.sym 56131 $abc$46512$n5760
.sym 56132 $abc$46512$n5141_1
.sym 56133 $abc$46512$n5979_1
.sym 56140 $abc$46512$n6847
.sym 56141 $abc$46512$n5969_1
.sym 56142 $abc$46512$n5117_1
.sym 56143 basesoc_timer0_zero_trigger
.sym 56144 $abc$46512$n6862
.sym 56145 basesoc_timer0_value[21]
.sym 56146 csrbank2_load1_w[1]
.sym 56149 csrbank2_reload2_w[3]
.sym 56153 csrbank2_en0_w
.sym 56172 $abc$46512$n5132_1
.sym 56173 csrbank2_reload3_w[3]
.sym 56174 basesoc_timer0_value[25]
.sym 56175 csrbank2_reload2_w[0]
.sym 56177 $abc$46512$n5126_1
.sym 56178 $abc$46512$n2785
.sym 56179 csrbank2_reload2_w[3]
.sym 56180 $abc$46512$n5960_1
.sym 56181 basesoc_timer0_value[19]
.sym 56182 $abc$46512$n5129_1
.sym 56184 csrbank2_value2_w[0]
.sym 56185 $abc$46512$n5921_1
.sym 56186 csrbank2_value3_w[3]
.sym 56190 basesoc_timer0_value[16]
.sym 56195 csrbank2_value2_w[3]
.sym 56196 $abc$46512$n5928
.sym 56198 $abc$46512$n5959_1
.sym 56200 $abc$46512$n5921_1
.sym 56201 csrbank2_reload2_w[0]
.sym 56202 $abc$46512$n5129_1
.sym 56203 csrbank2_value2_w[0]
.sym 56206 basesoc_timer0_value[16]
.sym 56213 $abc$46512$n5126_1
.sym 56220 basesoc_timer0_value[25]
.sym 56225 basesoc_timer0_value[19]
.sym 56230 csrbank2_value3_w[3]
.sym 56231 $abc$46512$n5921_1
.sym 56232 csrbank2_value2_w[3]
.sym 56233 $abc$46512$n5928
.sym 56236 $abc$46512$n5129_1
.sym 56237 csrbank2_reload2_w[3]
.sym 56238 $abc$46512$n5959_1
.sym 56242 $abc$46512$n5132_1
.sym 56243 csrbank2_reload3_w[3]
.sym 56245 $abc$46512$n5960_1
.sym 56246 $abc$46512$n2785
.sym 56247 sys_clk_$glb_clk
.sym 56248 sys_rst_$glb_sr
.sym 56255 csrbank2_load1_w[2]
.sym 56258 csrbank2_reload3_w[6]
.sym 56262 $abc$46512$n5141_1
.sym 56263 basesoc_timer0_zero_trigger
.sym 56264 $abc$46512$n2785
.sym 56265 $abc$46512$n2769
.sym 56266 basesoc_timer0_value[24]
.sym 56269 csrbank2_reload3_w[3]
.sym 56270 $abc$46512$n2785
.sym 56273 basesoc_timer0_value[31]
.sym 56278 csrbank2_load1_w[2]
.sym 56279 csrbank2_en0_w
.sym 56301 $abc$46512$n2783
.sym 56309 sram_bus_dat_w[0]
.sym 56365 sram_bus_dat_w[0]
.sym 56369 $abc$46512$n2783
.sym 56370 sys_clk_$glb_clk
.sym 56371 sys_rst_$glb_sr
.sym 56387 csrbank2_reload2_w[0]
.sym 56391 $abc$46512$n2779
.sym 56403 csrbank2_en0_w
.sym 56483 lm32_cpu.x_result[5]
.sym 56487 lm32_cpu.x_result[7]
.sym 56488 lm32_cpu.logic_op_x[0]
.sym 56490 $abc$46512$n7032_1
.sym 56493 lm32_cpu.adder.addsub.tmp_addResult[32]
.sym 56496 csrbank2_load2_w[6]
.sym 56502 lm32_cpu.adder_op_x_n
.sym 56600 lm32_cpu.operand_1_x[3]
.sym 56601 $abc$46512$n4418_1
.sym 56602 $abc$46512$n6950_1
.sym 56603 lm32_cpu.operand_1_x[7]
.sym 56604 $abc$46512$n6949_1
.sym 56605 $abc$46512$n6951_1
.sym 56606 lm32_cpu.sexth_result_x[4]
.sym 56607 $abc$46512$n6959_1
.sym 56611 lm32_cpu.mc_arithmetic.operand_0_d[23]
.sym 56629 lm32_cpu.sexth_result_x[13]
.sym 56642 lm32_cpu.sexth_result_x[4]
.sym 56646 lm32_cpu.operand_1_x[3]
.sym 56649 lm32_cpu.mc_result_x[0]
.sym 56650 $abc$46512$n3880
.sym 56652 $abc$46512$n7853
.sym 56653 lm32_cpu.mc_result_x[2]
.sym 56654 lm32_cpu.operand_1_x[1]
.sym 56655 lm32_cpu.sexth_result_x[13]
.sym 56657 $abc$46512$n8362
.sym 56659 lm32_cpu.x_result_sel_sext_x
.sym 56660 lm32_cpu.adder.addsub.tmp_subResult[4]
.sym 56664 lm32_cpu.sexth_result_x[11]
.sym 56678 lm32_cpu.x_result_sel_mc_arith_x
.sym 56679 $abc$46512$n6962_1
.sym 56680 lm32_cpu.sexth_result_x[11]
.sym 56682 lm32_cpu.operand_1_x[2]
.sym 56683 $abc$46512$n6961
.sym 56684 lm32_cpu.mc_result_x[11]
.sym 56686 $abc$46512$n6919_1
.sym 56688 lm32_cpu.logic_op_x[2]
.sym 56689 lm32_cpu.sexth_result_x[2]
.sym 56690 lm32_cpu.x_result_sel_sext_x
.sym 56694 lm32_cpu.operand_1_x[11]
.sym 56698 $abc$46512$n6951_1
.sym 56700 lm32_cpu.logic_op_x[0]
.sym 56702 lm32_cpu.logic_op_x[1]
.sym 56703 lm32_cpu.sexth_result_x[7]
.sym 56704 lm32_cpu.logic_op_x[3]
.sym 56706 lm32_cpu.mc_arithmetic.operand_0_d[2]
.sym 56707 lm32_cpu.mc_result_x[2]
.sym 56708 $abc$46512$n6920_1
.sym 56710 $abc$46512$n6962_1
.sym 56711 lm32_cpu.x_result_sel_mc_arith_x
.sym 56712 lm32_cpu.x_result_sel_sext_x
.sym 56713 lm32_cpu.mc_result_x[2]
.sym 56716 lm32_cpu.operand_1_x[11]
.sym 56717 lm32_cpu.logic_op_x[3]
.sym 56718 lm32_cpu.sexth_result_x[11]
.sym 56719 lm32_cpu.logic_op_x[1]
.sym 56722 $abc$46512$n6920_1
.sym 56723 lm32_cpu.x_result_sel_mc_arith_x
.sym 56724 lm32_cpu.x_result_sel_sext_x
.sym 56725 lm32_cpu.mc_result_x[11]
.sym 56728 lm32_cpu.operand_1_x[2]
.sym 56729 lm32_cpu.logic_op_x[3]
.sym 56730 lm32_cpu.sexth_result_x[2]
.sym 56731 lm32_cpu.logic_op_x[1]
.sym 56734 lm32_cpu.mc_arithmetic.operand_0_d[2]
.sym 56740 lm32_cpu.logic_op_x[0]
.sym 56741 $abc$46512$n6961
.sym 56742 lm32_cpu.sexth_result_x[2]
.sym 56743 lm32_cpu.logic_op_x[2]
.sym 56746 lm32_cpu.x_result_sel_sext_x
.sym 56747 lm32_cpu.sexth_result_x[7]
.sym 56749 $abc$46512$n6951_1
.sym 56752 lm32_cpu.logic_op_x[0]
.sym 56753 lm32_cpu.logic_op_x[2]
.sym 56754 lm32_cpu.sexth_result_x[11]
.sym 56755 $abc$46512$n6919_1
.sym 56756 $abc$46512$n2454_$glb_ce
.sym 56757 sys_clk_$glb_clk
.sym 56758 lm32_cpu.rst_i_$glb_sr
.sym 56759 $abc$46512$n6958
.sym 56760 $abc$46512$n6971_1
.sym 56761 $abc$46512$n6973_1
.sym 56762 lm32_cpu.operand_1_x[4]
.sym 56763 $abc$46512$n6970
.sym 56764 $abc$46512$n4398_1
.sym 56765 lm32_cpu.sexth_result_x[5]
.sym 56766 $abc$46512$n6972
.sym 56769 lm32_cpu.operand_1_x[17]
.sym 56770 $abc$46512$n4994
.sym 56772 lm32_cpu.x_result_sel_mc_arith_x
.sym 56773 $abc$46512$n6962_1
.sym 56774 lm32_cpu.operand_1_x[7]
.sym 56775 $abc$46512$n3670_1
.sym 56777 $abc$46512$n3837
.sym 56779 $abc$46512$n6961
.sym 56783 lm32_cpu.logic_op_x[0]
.sym 56785 $abc$46512$n6878
.sym 56786 lm32_cpu.sexth_result_x[0]
.sym 56787 lm32_cpu.x_result[4]
.sym 56788 lm32_cpu.logic_op_x[1]
.sym 56789 lm32_cpu.sexth_result_x[7]
.sym 56790 lm32_cpu.operand_1_x[0]
.sym 56791 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 56792 lm32_cpu.mc_arithmetic.operand_0_d[2]
.sym 56794 lm32_cpu.operand_1_x[30]
.sym 56800 lm32_cpu.mc_arithmetic.operand_1_d[2]
.sym 56801 lm32_cpu.operand_1_x[5]
.sym 56803 $abc$46512$n6968
.sym 56806 lm32_cpu.logic_op_x[3]
.sym 56807 lm32_cpu.mc_arithmetic.operand_1_d[6]
.sym 56808 lm32_cpu.operand_1_x[1]
.sym 56809 $abc$46512$n4418_1
.sym 56811 lm32_cpu.logic_op_x[2]
.sym 56812 lm32_cpu.logic_op_x[1]
.sym 56813 lm32_cpu.adder.addsub.tmp_addResult[4]
.sym 56814 lm32_cpu.logic_op_x[0]
.sym 56815 lm32_cpu.sexth_result_x[1]
.sym 56817 $abc$46512$n4425_1
.sym 56818 $abc$46512$n7853
.sym 56819 $abc$46512$n4423_1
.sym 56822 lm32_cpu.sexth_result_x[5]
.sym 56825 lm32_cpu.adder.addsub.tmp_subResult[4]
.sym 56826 lm32_cpu.adder_op_x_n
.sym 56831 lm32_cpu.x_result_sel_add_x
.sym 56836 lm32_cpu.mc_arithmetic.operand_1_d[6]
.sym 56839 lm32_cpu.adder_op_x_n
.sym 56840 lm32_cpu.adder.addsub.tmp_addResult[4]
.sym 56842 lm32_cpu.adder.addsub.tmp_subResult[4]
.sym 56845 $abc$46512$n7853
.sym 56851 lm32_cpu.operand_1_x[1]
.sym 56852 lm32_cpu.logic_op_x[3]
.sym 56853 lm32_cpu.logic_op_x[1]
.sym 56854 lm32_cpu.sexth_result_x[1]
.sym 56857 lm32_cpu.sexth_result_x[1]
.sym 56858 lm32_cpu.logic_op_x[0]
.sym 56859 lm32_cpu.logic_op_x[2]
.sym 56860 $abc$46512$n6968
.sym 56864 lm32_cpu.mc_arithmetic.operand_1_d[2]
.sym 56869 $abc$46512$n4418_1
.sym 56870 $abc$46512$n4425_1
.sym 56871 lm32_cpu.x_result_sel_add_x
.sym 56872 $abc$46512$n4423_1
.sym 56876 lm32_cpu.sexth_result_x[5]
.sym 56877 lm32_cpu.operand_1_x[5]
.sym 56879 $abc$46512$n2454_$glb_ce
.sym 56880 sys_clk_$glb_clk
.sym 56881 lm32_cpu.rst_i_$glb_sr
.sym 56882 lm32_cpu.sexth_result_x[13]
.sym 56883 lm32_cpu.sexth_result_x[9]
.sym 56884 $abc$46512$n6929_1
.sym 56885 $abc$46512$n6927_1
.sym 56886 lm32_cpu.sexth_result_x[11]
.sym 56887 $abc$46512$n6928_1
.sym 56888 lm32_cpu.sexth_result_x[8]
.sym 56889 lm32_cpu.sexth_result_x[10]
.sym 56892 lm32_cpu.condition_x[0]
.sym 56893 $abc$46512$n2771
.sym 56898 lm32_cpu.x_result[6]
.sym 56899 lm32_cpu.mc_result_x[1]
.sym 56900 lm32_cpu.adder_op_x_n
.sym 56901 lm32_cpu.mc_result_x[11]
.sym 56902 lm32_cpu.x_result_sel_mc_arith_x
.sym 56904 $abc$46512$n6969_1
.sym 56905 lm32_cpu.mc_result_x[9]
.sym 56906 lm32_cpu.operand_1_x[21]
.sym 56907 lm32_cpu.sexth_result_x[11]
.sym 56908 lm32_cpu.x_result_sel_csr_x
.sym 56911 lm32_cpu.sexth_result_x[8]
.sym 56913 lm32_cpu.sexth_result_x[10]
.sym 56914 lm32_cpu.logic_op_x[1]
.sym 56915 lm32_cpu.operand_1_x[10]
.sym 56916 lm32_cpu.x_result_sel_mc_arith_x
.sym 56917 $abc$46512$n8394
.sym 56923 $abc$46512$n4403_1
.sym 56925 lm32_cpu.mc_arithmetic.operand_0_d[1]
.sym 56926 lm32_cpu.mc_arithmetic.operand_1_d[1]
.sym 56927 $abc$46512$n6970
.sym 56928 $abc$46512$n4398_1
.sym 56929 $abc$46512$n4364_1
.sym 56932 lm32_cpu.adder.addsub.tmp_subResult[5]
.sym 56933 lm32_cpu.adder_op_x_n
.sym 56934 lm32_cpu.x_result_sel_csr_x
.sym 56935 $abc$46512$n4357_1
.sym 56937 lm32_cpu.mc_arithmetic.operand_0_d[12]
.sym 56939 lm32_cpu.operand_1_x[1]
.sym 56941 lm32_cpu.x_result_sel_add_x
.sym 56944 $abc$46512$n4362_1
.sym 56945 lm32_cpu.adder.addsub.tmp_addResult[5]
.sym 56946 lm32_cpu.sexth_result_x[1]
.sym 56949 lm32_cpu.x_result_sel_sext_x
.sym 56953 $abc$46512$n4405_1
.sym 56957 lm32_cpu.mc_arithmetic.operand_1_d[1]
.sym 56963 lm32_cpu.operand_1_x[1]
.sym 56968 lm32_cpu.x_result_sel_add_x
.sym 56969 $abc$46512$n4405_1
.sym 56970 $abc$46512$n4403_1
.sym 56971 $abc$46512$n4398_1
.sym 56974 lm32_cpu.x_result_sel_sext_x
.sym 56975 lm32_cpu.x_result_sel_csr_x
.sym 56976 lm32_cpu.sexth_result_x[1]
.sym 56977 $abc$46512$n6970
.sym 56980 $abc$46512$n4364_1
.sym 56981 $abc$46512$n4362_1
.sym 56982 lm32_cpu.x_result_sel_csr_x
.sym 56983 $abc$46512$n4357_1
.sym 56986 lm32_cpu.mc_arithmetic.operand_0_d[12]
.sym 56992 lm32_cpu.adder.addsub.tmp_subResult[5]
.sym 56994 lm32_cpu.adder.addsub.tmp_addResult[5]
.sym 56995 lm32_cpu.adder_op_x_n
.sym 56999 lm32_cpu.mc_arithmetic.operand_0_d[1]
.sym 57002 $abc$46512$n2454_$glb_ce
.sym 57003 sys_clk_$glb_clk
.sym 57004 lm32_cpu.rst_i_$glb_sr
.sym 57005 $abc$46512$n6887
.sym 57006 lm32_cpu.sexth_result_x[0]
.sym 57007 $abc$46512$n4503_1
.sym 57008 $abc$46512$n4216_1
.sym 57009 $abc$46512$n6888_1
.sym 57010 lm32_cpu.operand_1_x[15]
.sym 57011 $abc$46512$n3879
.sym 57012 $abc$46512$n6898_1
.sym 57013 lm32_cpu.x_result[7]
.sym 57015 grant
.sym 57016 lm32_cpu.x_result[7]
.sym 57017 $abc$46512$n4403_1
.sym 57018 lm32_cpu.sexth_result_x[8]
.sym 57019 spiflash_miso
.sym 57021 $abc$46512$n8354
.sym 57022 lm32_cpu.mc_arithmetic.operand_0_d[13]
.sym 57023 lm32_cpu.mc_arithmetic.operand_0_d[10]
.sym 57024 lm32_cpu.mc_arithmetic.operand_1_d[2]
.sym 57025 $abc$46512$n4364_1
.sym 57026 lm32_cpu.sexth_result_x[9]
.sym 57027 lm32_cpu.mc_result_x[12]
.sym 57028 lm32_cpu.adder.addsub.tmp_subResult[5]
.sym 57029 $abc$46512$n4300_1
.sym 57030 lm32_cpu.mc_arithmetic.operand_0_d[15]
.sym 57031 $abc$46512$n5655
.sym 57032 lm32_cpu.operand_1_x[15]
.sym 57033 lm32_cpu.mc_arithmetic.operand_0_d[17]
.sym 57034 $abc$46512$n3880
.sym 57035 storage_1[9][7]
.sym 57036 lm32_cpu.mc_arithmetic.operand_0_d[16]
.sym 57037 lm32_cpu.x_result[10]
.sym 57038 lm32_cpu.x_result[6]
.sym 57039 $abc$46512$n4301_1
.sym 57040 lm32_cpu.sexth_result_x[0]
.sym 57046 $abc$46512$n4301_1
.sym 57047 lm32_cpu.operand_1_x[17]
.sym 57048 $abc$46512$n4221
.sym 57049 lm32_cpu.operand_0_x[21]
.sym 57050 $abc$46512$n3880
.sym 57051 lm32_cpu.logic_op_x[3]
.sym 57052 lm32_cpu.operand_0_x[17]
.sym 57053 lm32_cpu.sexth_result_x[10]
.sym 57055 $abc$46512$n4300_1
.sym 57056 $abc$46512$n6929_1
.sym 57057 lm32_cpu.adder.addsub.tmp_subResult[14]
.sym 57058 lm32_cpu.adder.addsub.tmp_addResult[14]
.sym 57059 lm32_cpu.mc_arithmetic.operand_0_d[17]
.sym 57060 lm32_cpu.x_result_sel_csr_x
.sym 57061 lm32_cpu.sexth_result_x[7]
.sym 57062 lm32_cpu.adder_op_x_n
.sym 57063 lm32_cpu.x_result_sel_sext_x
.sym 57064 $abc$46512$n6930_1
.sym 57066 lm32_cpu.operand_1_x[21]
.sym 57068 lm32_cpu.logic_op_x[2]
.sym 57069 $abc$46512$n6898_1
.sym 57072 $abc$46512$n4304_1
.sym 57075 $abc$46512$n4223
.sym 57076 lm32_cpu.x_result_sel_add_x
.sym 57081 $abc$46512$n6930_1
.sym 57082 $abc$46512$n4304_1
.sym 57085 lm32_cpu.logic_op_x[3]
.sym 57086 lm32_cpu.logic_op_x[2]
.sym 57087 lm32_cpu.operand_1_x[17]
.sym 57088 lm32_cpu.operand_0_x[17]
.sym 57091 $abc$46512$n4300_1
.sym 57092 $abc$46512$n6929_1
.sym 57093 $abc$46512$n4301_1
.sym 57094 lm32_cpu.x_result_sel_csr_x
.sym 57097 lm32_cpu.operand_0_x[21]
.sym 57100 lm32_cpu.operand_1_x[21]
.sym 57103 $abc$46512$n3880
.sym 57104 lm32_cpu.sexth_result_x[10]
.sym 57105 lm32_cpu.sexth_result_x[7]
.sym 57106 lm32_cpu.x_result_sel_sext_x
.sym 57109 lm32_cpu.adder.addsub.tmp_addResult[14]
.sym 57110 lm32_cpu.adder_op_x_n
.sym 57112 lm32_cpu.adder.addsub.tmp_subResult[14]
.sym 57117 lm32_cpu.mc_arithmetic.operand_0_d[17]
.sym 57121 $abc$46512$n6898_1
.sym 57122 $abc$46512$n4223
.sym 57123 lm32_cpu.x_result_sel_add_x
.sym 57124 $abc$46512$n4221
.sym 57125 $abc$46512$n2454_$glb_ce
.sym 57126 sys_clk_$glb_clk
.sym 57127 lm32_cpu.rst_i_$glb_sr
.sym 57128 lm32_cpu.operand_1_x[20]
.sym 57129 lm32_cpu.operand_0_x[16]
.sym 57130 $abc$46512$n8392
.sym 57131 $abc$46512$n6864_1
.sym 57132 $abc$46512$n6865_1
.sym 57133 lm32_cpu.sexth_result_x[31]
.sym 57134 lm32_cpu.operand_0_x[20]
.sym 57135 $abc$46512$n6863
.sym 57136 sram_bus_dat_w[6]
.sym 57137 sram_bus_dat_w[1]
.sym 57139 sram_bus_dat_w[6]
.sym 57140 $abc$46512$n4182_1
.sym 57142 $abc$46512$n4221
.sym 57143 lm32_cpu.adder.addsub.tmp_subResult[14]
.sym 57144 lm32_cpu.x_result_sel_mc_arith_x
.sym 57145 lm32_cpu.sexth_result_x[14]
.sym 57146 lm32_cpu.mc_result_x[14]
.sym 57148 $abc$46512$n8394
.sym 57149 lm32_cpu.sexth_result_x[7]
.sym 57151 $abc$46512$n4503_1
.sym 57155 lm32_cpu.x_result_sel_sext_x
.sym 57157 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 57160 $abc$46512$n8351
.sym 57161 lm32_cpu.operand_1_x[20]
.sym 57163 lm32_cpu.x_result[14]
.sym 57171 lm32_cpu.x_result_sel_sext_x
.sym 57172 lm32_cpu.operand_0_x[19]
.sym 57174 lm32_cpu.operand_1_x[15]
.sym 57178 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 57180 lm32_cpu.x_result_sel_csr_x
.sym 57183 $abc$46512$n3879
.sym 57185 lm32_cpu.operand_1_x[20]
.sym 57187 $abc$46512$n8008
.sym 57188 lm32_cpu.logic_op_x[3]
.sym 57190 lm32_cpu.operand_1_x[19]
.sym 57194 lm32_cpu.operand_0_x[16]
.sym 57197 lm32_cpu.logic_op_x[2]
.sym 57198 lm32_cpu.sexth_result_x[31]
.sym 57199 lm32_cpu.operand_0_x[20]
.sym 57200 lm32_cpu.operand_1_x[16]
.sym 57202 lm32_cpu.sexth_result_x[31]
.sym 57203 lm32_cpu.operand_1_x[15]
.sym 57209 lm32_cpu.sexth_result_x[31]
.sym 57210 lm32_cpu.operand_1_x[15]
.sym 57214 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 57221 lm32_cpu.x_result_sel_sext_x
.sym 57222 $abc$46512$n3879
.sym 57223 lm32_cpu.x_result_sel_csr_x
.sym 57226 lm32_cpu.operand_1_x[20]
.sym 57229 lm32_cpu.operand_0_x[20]
.sym 57232 lm32_cpu.operand_1_x[19]
.sym 57234 lm32_cpu.operand_0_x[19]
.sym 57239 lm32_cpu.operand_1_x[19]
.sym 57241 lm32_cpu.operand_0_x[19]
.sym 57244 lm32_cpu.logic_op_x[2]
.sym 57245 lm32_cpu.operand_1_x[16]
.sym 57246 lm32_cpu.logic_op_x[3]
.sym 57247 lm32_cpu.operand_0_x[16]
.sym 57248 $abc$46512$n8008
.sym 57249 sys_clk_$glb_clk
.sym 57251 $abc$46512$n6833
.sym 57252 $abc$46512$n8406
.sym 57253 $abc$46512$n6867_1
.sym 57254 $abc$46512$n6834_1
.sym 57255 storage_1[10][2]
.sym 57256 $abc$46512$n6868_1
.sym 57257 $abc$46512$n6869
.sym 57258 $abc$46512$n6832_1
.sym 57260 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 57261 lm32_cpu.operand_m[16]
.sym 57262 lm32_cpu.x_result[5]
.sym 57264 lm32_cpu.operand_0_x[20]
.sym 57265 lm32_cpu.logic_op_x[0]
.sym 57266 $abc$46512$n3670_1
.sym 57268 lm32_cpu.operand_1_x[22]
.sym 57269 lm32_cpu.store_operand_x[30]
.sym 57270 lm32_cpu.operand_1_x[20]
.sym 57271 lm32_cpu.operand_0_x[21]
.sym 57272 lm32_cpu.mc_result_x[20]
.sym 57273 lm32_cpu.operand_1_x[14]
.sym 57274 lm32_cpu.adder.addsub.tmp_addResult[12]
.sym 57275 lm32_cpu.logic_op_x[0]
.sym 57276 lm32_cpu.operand_1_x[19]
.sym 57277 lm32_cpu.operand_1_x[0]
.sym 57278 $abc$46512$n3878
.sym 57279 lm32_cpu.mc_arithmetic.operand_0_d[2]
.sym 57280 lm32_cpu.logic_op_x[1]
.sym 57281 lm32_cpu.operand_1_x[31]
.sym 57282 $abc$46512$n6878
.sym 57283 spiflash_miso1
.sym 57284 lm32_cpu.operand_1_x[25]
.sym 57285 lm32_cpu.operand_1_x[17]
.sym 57286 lm32_cpu.x_result[4]
.sym 57292 $abc$46512$n6883_1
.sym 57293 $auto$alumacc.cc:474:replace_alu$4522.C[32]
.sym 57294 lm32_cpu.mc_result_x[16]
.sym 57295 lm32_cpu.x_result_sel_mc_arith_x
.sym 57296 lm32_cpu.logic_op_x[2]
.sym 57298 $abc$46512$n6878
.sym 57300 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 57301 spiflash_miso
.sym 57302 storage_1[13][7]
.sym 57303 $abc$46512$n2816
.sym 57304 lm32_cpu.logic_op_x[1]
.sym 57305 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 57306 lm32_cpu.logic_op_x[3]
.sym 57307 storage_1[9][7]
.sym 57309 lm32_cpu.operand_0_x[23]
.sym 57310 lm32_cpu.operand_1_x[17]
.sym 57312 $abc$46512$n6884
.sym 57314 lm32_cpu.operand_1_x[23]
.sym 57315 lm32_cpu.x_result_sel_sext_x
.sym 57316 lm32_cpu.logic_op_x[0]
.sym 57319 lm32_cpu.operand_1_x[16]
.sym 57321 $abc$46512$n6844_1
.sym 57325 spiflash_miso
.sym 57331 lm32_cpu.x_result_sel_sext_x
.sym 57332 lm32_cpu.mc_result_x[16]
.sym 57333 lm32_cpu.x_result_sel_mc_arith_x
.sym 57334 $abc$46512$n6884
.sym 57337 $abc$46512$n6883_1
.sym 57338 lm32_cpu.logic_op_x[0]
.sym 57339 lm32_cpu.operand_1_x[16]
.sym 57340 lm32_cpu.logic_op_x[1]
.sym 57343 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 57344 storage_1[9][7]
.sym 57345 storage_1[13][7]
.sym 57346 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 57350 $auto$alumacc.cc:474:replace_alu$4522.C[32]
.sym 57355 lm32_cpu.logic_op_x[3]
.sym 57356 lm32_cpu.operand_1_x[23]
.sym 57357 lm32_cpu.operand_0_x[23]
.sym 57358 lm32_cpu.logic_op_x[2]
.sym 57361 lm32_cpu.operand_1_x[23]
.sym 57362 lm32_cpu.logic_op_x[1]
.sym 57363 $abc$46512$n6844_1
.sym 57364 lm32_cpu.logic_op_x[0]
.sym 57367 lm32_cpu.logic_op_x[1]
.sym 57368 $abc$46512$n6878
.sym 57369 lm32_cpu.logic_op_x[0]
.sym 57370 lm32_cpu.operand_1_x[17]
.sym 57371 $abc$46512$n2816
.sym 57372 sys_clk_$glb_clk
.sym 57373 sys_rst_$glb_sr
.sym 57374 lm32_cpu.operand_0_x[30]
.sym 57375 $abc$46512$n6805_1
.sym 57376 $abc$46512$n6816_1
.sym 57377 $abc$46512$n6804_1
.sym 57378 lm32_cpu.operand_0_x[28]
.sym 57379 $abc$46512$n6817_1
.sym 57380 $abc$46512$n6803
.sym 57381 lm32_cpu.operand_1_x[0]
.sym 57385 spiflash_bus_adr[8]
.sym 57386 lm32_cpu.operand_0_x[31]
.sym 57387 lm32_cpu.logic_op_x[0]
.sym 57388 lm32_cpu.operand_0_x[27]
.sym 57389 lm32_cpu.x_result_sel_mc_arith_x
.sym 57390 lm32_cpu.mc_result_x[24]
.sym 57391 $abc$46512$n2816
.sym 57392 lm32_cpu.x_result_sel_mc_arith_x
.sym 57393 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 57394 lm32_cpu.operand_0_x[19]
.sym 57395 lm32_cpu.mc_arithmetic.operand_0_d[20]
.sym 57396 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 57399 lm32_cpu.x_result_sel_mc_arith_x
.sym 57400 lm32_cpu.x_result_sel_csr_x
.sym 57401 lm32_cpu.operand_1_x[22]
.sym 57402 storage_1[10][2]
.sym 57403 lm32_cpu.operand_1_x[28]
.sym 57404 lm32_cpu.operand_0_x[22]
.sym 57405 lm32_cpu.operand_1_x[16]
.sym 57406 lm32_cpu.logic_op_x[1]
.sym 57407 lm32_cpu.operand_1_x[10]
.sym 57408 lm32_cpu.mc_arithmetic.operand_1_d[25]
.sym 57409 lm32_cpu.operand_1_x[21]
.sym 57415 lm32_cpu.logic_op_x[0]
.sym 57417 lm32_cpu.logic_op_x[3]
.sym 57419 lm32_cpu.operand_0_x[31]
.sym 57422 lm32_cpu.operand_1_x[22]
.sym 57423 $abc$46512$n6849_1
.sym 57424 $auto$maccmap.cc:240:synth$8328.C[32]
.sym 57425 lm32_cpu.x_result_sel_sext_x
.sym 57426 lm32_cpu.mc_result_x[22]
.sym 57427 lm32_cpu.logic_op_x[2]
.sym 57428 lm32_cpu.x_result_sel_mc_arith_x
.sym 57430 lm32_cpu.operand_0_x[22]
.sym 57431 lm32_cpu.mc_arithmetic.operand_0_d[22]
.sym 57432 $abc$46512$n8351
.sym 57433 lm32_cpu.logic_op_x[1]
.sym 57435 lm32_cpu.mc_arithmetic.operand_0_d[29]
.sym 57441 lm32_cpu.operand_1_x[31]
.sym 57442 lm32_cpu.mc_arithmetic.operand_0_d[23]
.sym 57443 $abc$46512$n6848
.sym 57448 lm32_cpu.logic_op_x[0]
.sym 57449 lm32_cpu.operand_1_x[22]
.sym 57450 lm32_cpu.logic_op_x[1]
.sym 57451 $abc$46512$n6848
.sym 57454 $abc$46512$n8351
.sym 57457 $auto$maccmap.cc:240:synth$8328.C[32]
.sym 57460 lm32_cpu.logic_op_x[3]
.sym 57461 lm32_cpu.logic_op_x[2]
.sym 57462 lm32_cpu.operand_0_x[22]
.sym 57463 lm32_cpu.operand_1_x[22]
.sym 57469 lm32_cpu.mc_arithmetic.operand_0_d[29]
.sym 57472 lm32_cpu.operand_0_x[31]
.sym 57473 lm32_cpu.operand_1_x[31]
.sym 57478 lm32_cpu.x_result_sel_sext_x
.sym 57479 lm32_cpu.mc_result_x[22]
.sym 57480 $abc$46512$n6849_1
.sym 57481 lm32_cpu.x_result_sel_mc_arith_x
.sym 57484 lm32_cpu.mc_arithmetic.operand_0_d[23]
.sym 57493 lm32_cpu.mc_arithmetic.operand_0_d[22]
.sym 57494 $abc$46512$n2454_$glb_ce
.sym 57495 sys_clk_$glb_clk
.sym 57496 lm32_cpu.rst_i_$glb_sr
.sym 57497 lm32_cpu.operand_1_x[19]
.sym 57498 $abc$46512$n6800
.sym 57499 lm32_cpu.logic_op_x[1]
.sym 57500 lm32_cpu.condition_x[1]
.sym 57501 lm32_cpu.operand_1_x[25]
.sym 57502 lm32_cpu.x_result_sel_mc_arith_x
.sym 57503 lm32_cpu.operand_1_x[30]
.sym 57504 lm32_cpu.x_result_sel_csr_x
.sym 57505 lm32_cpu.load_store_unit.store_data_x[9]
.sym 57507 lm32_cpu.load_store_unit.size_m[0]
.sym 57508 lm32_cpu.x_result[7]
.sym 57509 $abc$46512$n6883_1
.sym 57511 lm32_cpu.logic_op_x[3]
.sym 57512 lm32_cpu.mc_result_x[22]
.sym 57516 $abc$46512$n2444
.sym 57519 lm32_cpu.operand_0_x[24]
.sym 57521 $abc$46512$n6822_1
.sym 57522 lm32_cpu.operand_1_x[25]
.sym 57524 lm32_cpu.mc_arithmetic.operand_1_d[0]
.sym 57525 lm32_cpu.x_result[10]
.sym 57526 lm32_cpu.x_result[6]
.sym 57527 lm32_cpu.operand_1_x[22]
.sym 57528 lm32_cpu.x_result_sel_csr_x
.sym 57529 lm32_cpu.operand_1_x[28]
.sym 57530 lm32_cpu.bypass_data_1[28]
.sym 57531 lm32_cpu.eba[11]
.sym 57539 lm32_cpu.adder.addsub.tmp_subResult[32]
.sym 57540 lm32_cpu.operand_1_x[31]
.sym 57542 $abc$46512$n5617
.sym 57543 lm32_cpu.mc_arithmetic.operand_1_d[16]
.sym 57547 $abc$46512$n4821_1
.sym 57550 lm32_cpu.operand_0_x[31]
.sym 57553 lm32_cpu.mc_arithmetic.operand_1_d[22]
.sym 57554 lm32_cpu.adder_op_x_n
.sym 57555 lm32_cpu.size_d[0]
.sym 57556 lm32_cpu.mc_arithmetic.operand_1_d[17]
.sym 57559 $abc$46512$n3890
.sym 57563 lm32_cpu.mc_arithmetic.operand_1_d[23]
.sym 57564 $abc$46512$n4826_1
.sym 57565 lm32_cpu.condition_x[1]
.sym 57566 lm32_cpu.adder.addsub.tmp_addResult[32]
.sym 57574 lm32_cpu.size_d[0]
.sym 57577 lm32_cpu.mc_arithmetic.operand_1_d[16]
.sym 57583 $abc$46512$n4821_1
.sym 57584 $abc$46512$n4826_1
.sym 57592 lm32_cpu.mc_arithmetic.operand_1_d[23]
.sym 57595 lm32_cpu.operand_1_x[31]
.sym 57596 lm32_cpu.operand_0_x[31]
.sym 57597 $abc$46512$n5617
.sym 57598 $abc$46512$n3890
.sym 57604 lm32_cpu.mc_arithmetic.operand_1_d[17]
.sym 57607 lm32_cpu.adder_op_x_n
.sym 57608 lm32_cpu.adder.addsub.tmp_subResult[32]
.sym 57609 lm32_cpu.condition_x[1]
.sym 57610 lm32_cpu.adder.addsub.tmp_addResult[32]
.sym 57614 lm32_cpu.mc_arithmetic.operand_1_d[22]
.sym 57617 $abc$46512$n2454_$glb_ce
.sym 57618 sys_clk_$glb_clk
.sym 57619 lm32_cpu.rst_i_$glb_sr
.sym 57620 lm32_cpu.store_operand_x[9]
.sym 57621 lm32_cpu.store_operand_x[1]
.sym 57622 lm32_cpu.operand_1_x[28]
.sym 57623 lm32_cpu.mc_arithmetic.operand_1_d[30]
.sym 57624 lm32_cpu.operand_1_x[10]
.sym 57625 lm32_cpu.operand_1_x[21]
.sym 57626 lm32_cpu.condition_x[2]
.sym 57627 lm32_cpu.store_operand_x[11]
.sym 57629 sram_bus_dat_w[0]
.sym 57630 csrbank2_load2_w[3]
.sym 57632 lm32_cpu.pc_d[11]
.sym 57633 $abc$46512$n5424_1
.sym 57634 lm32_cpu.operand_1_x[31]
.sym 57635 lm32_cpu.load_store_unit.d_dat_o[30]
.sym 57636 lm32_cpu.bypass_data_1[8]
.sym 57637 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 57638 lm32_cpu.operand_0_x[31]
.sym 57639 lm32_cpu.mc_arithmetic.operand_1_d[16]
.sym 57640 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 57641 lm32_cpu.eba[2]
.sym 57642 lm32_cpu.logic_op_x[2]
.sym 57643 $abc$46512$n4503_1
.sym 57644 lm32_cpu.logic_op_x[1]
.sym 57645 $abc$46512$n4619
.sym 57646 $abc$46512$n3888
.sym 57647 lm32_cpu.operand_m[16]
.sym 57648 $abc$46512$n6783_1
.sym 57649 $abc$46512$n5616_1
.sym 57650 lm32_cpu.bypass_data_1[22]
.sym 57651 lm32_cpu.mc_arithmetic.operand_1_d[17]
.sym 57652 $abc$46512$n4643
.sym 57653 lm32_cpu.condition_met_m
.sym 57654 lm32_cpu.mc_arithmetic.operand_1_d[19]
.sym 57655 lm32_cpu.x_result[14]
.sym 57661 lm32_cpu.x_result[11]
.sym 57663 $abc$46512$n3878
.sym 57664 lm32_cpu.condition_x[1]
.sym 57667 $abc$46512$n5661
.sym 57669 $abc$46512$n6991_1
.sym 57670 $abc$46512$n6800
.sym 57672 sram_bus_dat_w[3]
.sym 57675 $abc$46512$n4663
.sym 57679 lm32_cpu.condition_x[0]
.sym 57680 $abc$46512$n3885
.sym 57683 lm32_cpu.condition_x[2]
.sym 57684 $abc$46512$n5618_1
.sym 57688 $abc$46512$n2771
.sym 57689 lm32_cpu.condition_x[2]
.sym 57690 $abc$46512$n6783_1
.sym 57691 lm32_cpu.mc_arithmetic.operand_1_d[22]
.sym 57692 sram_bus_dat_w[6]
.sym 57694 lm32_cpu.condition_x[0]
.sym 57695 $abc$46512$n5618_1
.sym 57696 lm32_cpu.condition_x[2]
.sym 57697 lm32_cpu.condition_x[1]
.sym 57700 $abc$46512$n4663
.sym 57701 lm32_cpu.x_result[11]
.sym 57702 $abc$46512$n6991_1
.sym 57703 $abc$46512$n6783_1
.sym 57706 sram_bus_dat_w[6]
.sym 57715 sram_bus_dat_w[3]
.sym 57718 lm32_cpu.condition_x[0]
.sym 57719 $abc$46512$n5618_1
.sym 57720 lm32_cpu.condition_x[2]
.sym 57721 lm32_cpu.condition_x[1]
.sym 57724 lm32_cpu.condition_x[2]
.sym 57725 $abc$46512$n5661
.sym 57726 $abc$46512$n5618_1
.sym 57727 lm32_cpu.condition_x[0]
.sym 57730 $abc$46512$n3878
.sym 57731 $abc$46512$n3885
.sym 57732 $abc$46512$n6800
.sym 57736 lm32_cpu.mc_arithmetic.operand_1_d[22]
.sym 57740 $abc$46512$n2771
.sym 57741 sys_clk_$glb_clk
.sym 57742 sys_rst_$glb_sr
.sym 57743 $abc$46512$n3880
.sym 57744 lm32_cpu.load_store_unit.store_data_x[9]
.sym 57745 lm32_cpu.load_store_unit.d_adr_o[20]
.sym 57746 lm32_cpu.mc_arithmetic.operand_1_d[19]
.sym 57747 lm32_cpu.load_store_unit.d_sel_o[3]
.sym 57748 lm32_cpu.load_store_unit.store_data_x[11]
.sym 57749 lm32_cpu.mc_arithmetic.operand_1_d[22]
.sym 57750 $abc$46512$n4830_1
.sym 57752 $abc$46512$n4684
.sym 57753 lm32_cpu.operand_m[10]
.sym 57754 $abc$46512$n1645
.sym 57755 $abc$46512$n3891
.sym 57756 lm32_cpu.bypass_data_1[30]
.sym 57757 $abc$46512$n5098
.sym 57758 lm32_cpu.bypass_data_1[1]
.sym 57759 $abc$46512$n4619
.sym 57760 $abc$46512$n4835_1
.sym 57761 $abc$46512$n3670_1
.sym 57762 $abc$46512$n6865_1
.sym 57763 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 57764 lm32_cpu.bypass_data_1[31]
.sym 57765 $abc$46512$n6991_1
.sym 57766 $abc$46512$n6316_1
.sym 57767 lm32_cpu.x_result[4]
.sym 57768 $abc$46512$n5183_1
.sym 57769 $abc$46512$n5364_1
.sym 57770 lm32_cpu.store_operand_x[3]
.sym 57771 $abc$46512$n4663
.sym 57772 lm32_cpu.bypass_data_1[2]
.sym 57774 $abc$46512$n3888
.sym 57775 lm32_cpu.condition_x[2]
.sym 57776 lm32_cpu.mc_arithmetic.operand_1_d[23]
.sym 57777 lm32_cpu.load_store_unit.d_dat_o[27]
.sym 57778 lm32_cpu.bypass_data_1[4]
.sym 57784 $abc$46512$n4782_1
.sym 57786 lm32_cpu.store_operand_x[3]
.sym 57788 $abc$46512$n4773
.sym 57789 $abc$46512$n5660_1
.sym 57790 lm32_cpu.x_result[16]
.sym 57792 $abc$46512$n5662_1
.sym 57793 lm32_cpu.x_result[20]
.sym 57799 $abc$46512$n3891
.sym 57803 lm32_cpu.bypass_data_1[17]
.sym 57805 $abc$46512$n4619
.sym 57809 $abc$46512$n5616_1
.sym 57813 lm32_cpu.x_result_sel_add_x
.sym 57814 lm32_cpu.bypass_data_1[16]
.sym 57817 lm32_cpu.x_result[20]
.sym 57823 $abc$46512$n4619
.sym 57824 $abc$46512$n3891
.sym 57825 lm32_cpu.bypass_data_1[17]
.sym 57826 $abc$46512$n4773
.sym 57830 $abc$46512$n5660_1
.sym 57831 $abc$46512$n5616_1
.sym 57832 $abc$46512$n5662_1
.sym 57836 lm32_cpu.x_result_sel_add_x
.sym 57841 $abc$46512$n4782_1
.sym 57842 $abc$46512$n4619
.sym 57843 $abc$46512$n3891
.sym 57844 lm32_cpu.bypass_data_1[16]
.sym 57848 lm32_cpu.store_operand_x[3]
.sym 57853 $abc$46512$n3891
.sym 57856 $abc$46512$n4619
.sym 57862 lm32_cpu.x_result[16]
.sym 57863 $abc$46512$n2450_$glb_ce
.sym 57864 sys_clk_$glb_clk
.sym 57865 lm32_cpu.rst_i_$glb_sr
.sym 57866 lm32_cpu.mc_arithmetic.operand_1_d[20]
.sym 57867 $abc$46512$n5460
.sym 57868 lm32_cpu.operand_m[11]
.sym 57869 lm32_cpu.mc_arithmetic.operand_1_d[15]
.sym 57870 lm32_cpu.load_store_unit.store_data_m[10]
.sym 57871 lm32_cpu.load_store_unit.store_data_m[8]
.sym 57872 lm32_cpu.mc_arithmetic.operand_1_d[24]
.sym 57873 lm32_cpu.pc_m[19]
.sym 57874 lm32_cpu.load_store_unit.wb_data_m[26]
.sym 57875 lm32_cpu.load_store_unit.store_data_x[11]
.sym 57876 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 57877 $abc$46512$n4355_1
.sym 57878 $abc$46512$n4782_1
.sym 57879 $abc$46512$n6993_1
.sym 57880 lm32_cpu.bypass_data_1[19]
.sym 57881 $abc$46512$n4843_1
.sym 57882 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 57883 lm32_cpu.pc_x[24]
.sym 57884 lm32_cpu.condition_met_m
.sym 57885 lm32_cpu.mc_arithmetic.operand_0_d[22]
.sym 57886 lm32_cpu.branch_target_x[12]
.sym 57887 $abc$46512$n3891
.sym 57888 lm32_cpu.mc_arithmetic.operand_1_d[16]
.sym 57889 lm32_cpu.bypass_data_1[25]
.sym 57890 storage_1[10][2]
.sym 57891 $abc$46512$n2444
.sym 57892 lm32_cpu.eba[13]
.sym 57893 lm32_cpu.load_store_unit.store_data_m[10]
.sym 57894 $abc$46512$n4348_1
.sym 57895 lm32_cpu.interrupt_unit.csr[0]
.sym 57896 lm32_cpu.load_store_unit.store_data_m[24]
.sym 57897 lm32_cpu.load_store_unit.store_data_m[3]
.sym 57898 lm32_cpu.store_operand_x[19]
.sym 57899 $abc$46512$n4663
.sym 57900 lm32_cpu.size_d[0]
.sym 57901 $abc$46512$n8002
.sym 57907 lm32_cpu.operand_m[20]
.sym 57909 $abc$46512$n4619
.sym 57910 lm32_cpu.m_result_sel_compare_m
.sym 57911 $abc$46512$n6917_1
.sym 57913 lm32_cpu.x_result[11]
.sym 57915 lm32_cpu.bypass_data_1[19]
.sym 57916 $abc$46512$n3641
.sym 57918 lm32_cpu.bypass_data_1[23]
.sym 57919 lm32_cpu.interrupt_unit.csr[0]
.sym 57921 $abc$46512$n3624
.sym 57923 lm32_cpu.interrupt_unit.csr[2]
.sym 57925 lm32_cpu.operand_m[11]
.sym 57926 lm32_cpu.size_d[0]
.sym 57929 lm32_cpu.interrupt_unit.csr[1]
.sym 57930 $abc$46512$n4713
.sym 57931 $abc$46512$n3891
.sym 57932 lm32_cpu.bypass_data_1[2]
.sym 57937 $abc$46512$n6916_1
.sym 57941 lm32_cpu.bypass_data_1[19]
.sym 57946 lm32_cpu.interrupt_unit.csr[0]
.sym 57947 lm32_cpu.interrupt_unit.csr[1]
.sym 57949 lm32_cpu.interrupt_unit.csr[2]
.sym 57952 lm32_cpu.bypass_data_1[23]
.sym 57953 $abc$46512$n4713
.sym 57954 $abc$46512$n4619
.sym 57955 $abc$46512$n3891
.sym 57958 lm32_cpu.size_d[0]
.sym 57964 lm32_cpu.operand_m[11]
.sym 57965 lm32_cpu.m_result_sel_compare_m
.sym 57966 lm32_cpu.x_result[11]
.sym 57967 $abc$46512$n3624
.sym 57971 lm32_cpu.bypass_data_1[2]
.sym 57978 lm32_cpu.operand_m[20]
.sym 57979 lm32_cpu.m_result_sel_compare_m
.sym 57982 $abc$46512$n3624
.sym 57983 $abc$46512$n6917_1
.sym 57984 $abc$46512$n6916_1
.sym 57985 $abc$46512$n3641
.sym 57986 $abc$46512$n2454_$glb_ce
.sym 57987 sys_clk_$glb_clk
.sym 57988 lm32_cpu.rst_i_$glb_sr
.sym 57989 lm32_cpu.interrupt_unit.csr[2]
.sym 57990 lm32_cpu.store_operand_x[3]
.sym 57991 lm32_cpu.branch_target_x[24]
.sym 57992 $abc$46512$n5190_1
.sym 57993 lm32_cpu.load_store_unit.store_data_x[10]
.sym 57994 $abc$46512$n4992_1
.sym 57995 lm32_cpu.store_operand_x[10]
.sym 57996 lm32_cpu.pc_x[7]
.sym 57997 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 57998 lm32_cpu.load_store_unit.store_data_m[8]
.sym 57999 lm32_cpu.load_store_unit.store_data_x[14]
.sym 58000 csrbank2_load2_w[6]
.sym 58002 lm32_cpu.mc_arithmetic.operand_1_d[24]
.sym 58003 $abc$46512$n4619
.sym 58004 lm32_cpu.bypass_data_1[23]
.sym 58005 $abc$46512$n4826_1
.sym 58006 lm32_cpu.m_result_sel_compare_m
.sym 58007 $abc$46512$n4791
.sym 58008 $abc$46512$n6783_1
.sym 58009 lm32_cpu.mc_arithmetic.operand_1_d[6]
.sym 58010 lm32_cpu.load_store_unit.store_data_x[8]
.sym 58012 lm32_cpu.bypass_data_1[15]
.sym 58013 $abc$46512$n4368_1
.sym 58014 lm32_cpu.x_result[6]
.sym 58015 lm32_cpu.interrupt_unit.csr[1]
.sym 58016 lm32_cpu.eba[11]
.sym 58018 $abc$46512$n446
.sym 58019 lm32_cpu.bypass_data_1[5]
.sym 58020 $abc$46512$n5252
.sym 58021 lm32_cpu.load_store_unit.d_dat_o[17]
.sym 58022 lm32_cpu.x_result[10]
.sym 58023 lm32_cpu.instruction_unit.branch_target_m[29]
.sym 58024 $abc$46512$n6918_1
.sym 58030 $abc$46512$n3669_1
.sym 58031 $abc$46512$n4979
.sym 58032 $abc$46512$n2567
.sym 58034 $abc$46512$n6035
.sym 58037 $abc$46512$n3888
.sym 58039 lm32_cpu.load_store_unit.store_data_m[30]
.sym 58040 lm32_cpu.load_store_unit.store_data_m[5]
.sym 58044 $abc$46512$n4995_1
.sym 58045 lm32_cpu.load_store_unit.store_data_m[17]
.sym 58046 lm32_cpu.interrupt_unit.csr[2]
.sym 58047 $abc$46512$n4991
.sym 58048 $abc$46512$n4996
.sym 58051 $abc$46512$n4992_1
.sym 58053 lm32_cpu.interrupt_unit.csr[1]
.sym 58056 lm32_cpu.interrupt_unit.csr[0]
.sym 58057 $abc$46512$n4994
.sym 58061 lm32_cpu.load_store_unit.store_data_m[27]
.sym 58063 lm32_cpu.load_store_unit.store_data_m[17]
.sym 58069 $abc$46512$n4992_1
.sym 58070 $abc$46512$n6035
.sym 58072 $abc$46512$n4994
.sym 58075 lm32_cpu.interrupt_unit.csr[2]
.sym 58076 lm32_cpu.interrupt_unit.csr[0]
.sym 58077 $abc$46512$n6035
.sym 58078 lm32_cpu.interrupt_unit.csr[1]
.sym 58082 lm32_cpu.load_store_unit.store_data_m[30]
.sym 58090 lm32_cpu.load_store_unit.store_data_m[5]
.sym 58094 lm32_cpu.load_store_unit.store_data_m[27]
.sym 58099 $abc$46512$n6035
.sym 58100 $abc$46512$n4979
.sym 58101 $abc$46512$n3669_1
.sym 58102 $abc$46512$n3888
.sym 58105 $abc$46512$n4991
.sym 58107 $abc$46512$n4995_1
.sym 58108 $abc$46512$n4996
.sym 58109 $abc$46512$n2567
.sym 58110 sys_clk_$glb_clk
.sym 58111 lm32_cpu.rst_i_$glb_sr
.sym 58112 lm32_cpu.store_operand_x[24]
.sym 58113 lm32_cpu.load_store_unit.store_data_x[15]
.sym 58114 lm32_cpu.interrupt_unit.csr[0]
.sym 58115 lm32_cpu.store_operand_x[5]
.sym 58116 lm32_cpu.store_operand_x[15]
.sym 58117 lm32_cpu.store_operand_x[7]
.sym 58118 lm32_cpu.store_operand_x[22]
.sym 58119 lm32_cpu.interrupt_unit.csr[1]
.sym 58120 lm32_cpu.mc_arithmetic.operand_0_d[23]
.sym 58121 lm32_cpu.branch_target_x[15]
.sym 58122 sram_bus_dat_w[1]
.sym 58124 $abc$46512$n6935_1
.sym 58125 $abc$46512$n4979
.sym 58126 lm32_cpu.instruction_unit.branch_predict_address_d[11]
.sym 58127 $abc$46512$n3624
.sym 58128 lm32_cpu.eba[5]
.sym 58129 lm32_cpu.eba[8]
.sym 58130 $abc$46512$n6873_1
.sym 58131 lm32_cpu.bypass_data_1[2]
.sym 58132 $abc$46512$n4995_1
.sym 58133 $abc$46512$n4799
.sym 58134 lm32_cpu.load_store_unit.d_dat_o[5]
.sym 58135 $abc$46512$n4148_1
.sym 58136 lm32_cpu.x_result[14]
.sym 58137 lm32_cpu.write_idx_w[4]
.sym 58138 slave_sel_r[0]
.sym 58139 $abc$46512$n6783_1
.sym 58140 lm32_cpu.read_idx_0_d[2]
.sym 58141 lm32_cpu.condition_met_m
.sym 58142 lm32_cpu.bypass_data_1[22]
.sym 58143 lm32_cpu.interrupt_unit.csr[1]
.sym 58145 $abc$46512$n6783_1
.sym 58146 lm32_cpu.pc_d[7]
.sym 58147 lm32_cpu.size_x[1]
.sym 58154 lm32_cpu.branch_target_x[20]
.sym 58155 lm32_cpu.branch_target_x[26]
.sym 58156 lm32_cpu.size_x[1]
.sym 58159 lm32_cpu.store_operand_x[3]
.sym 58161 lm32_cpu.load_store_unit.store_data_x[8]
.sym 58162 lm32_cpu.branch_target_x[18]
.sym 58164 lm32_cpu.eba[13]
.sym 58167 lm32_cpu.branch_target_x[28]
.sym 58168 lm32_cpu.store_operand_x[30]
.sym 58169 lm32_cpu.store_operand_x[24]
.sym 58170 lm32_cpu.store_operand_x[19]
.sym 58171 lm32_cpu.size_x[1]
.sym 58172 lm32_cpu.store_operand_x[5]
.sym 58174 lm32_cpu.eba[19]
.sym 58176 lm32_cpu.eba[11]
.sym 58179 lm32_cpu.eba[21]
.sym 58180 $abc$46512$n5252
.sym 58182 lm32_cpu.load_store_unit.store_data_x[14]
.sym 58183 lm32_cpu.size_x[0]
.sym 58186 $abc$46512$n5252
.sym 58187 lm32_cpu.eba[19]
.sym 58188 lm32_cpu.branch_target_x[26]
.sym 58192 lm32_cpu.size_x[0]
.sym 58193 lm32_cpu.load_store_unit.store_data_x[14]
.sym 58194 lm32_cpu.size_x[1]
.sym 58195 lm32_cpu.store_operand_x[30]
.sym 58199 lm32_cpu.store_operand_x[5]
.sym 58204 lm32_cpu.size_x[0]
.sym 58205 lm32_cpu.store_operand_x[24]
.sym 58206 lm32_cpu.load_store_unit.store_data_x[8]
.sym 58207 lm32_cpu.size_x[1]
.sym 58210 lm32_cpu.eba[13]
.sym 58211 lm32_cpu.branch_target_x[20]
.sym 58212 $abc$46512$n5252
.sym 58216 lm32_cpu.store_operand_x[19]
.sym 58217 lm32_cpu.size_x[1]
.sym 58218 lm32_cpu.size_x[0]
.sym 58219 lm32_cpu.store_operand_x[3]
.sym 58222 $abc$46512$n5252
.sym 58223 lm32_cpu.eba[11]
.sym 58224 lm32_cpu.branch_target_x[18]
.sym 58228 lm32_cpu.branch_target_x[28]
.sym 58230 lm32_cpu.eba[21]
.sym 58231 $abc$46512$n5252
.sym 58232 $abc$46512$n2450_$glb_ce
.sym 58233 sys_clk_$glb_clk
.sym 58234 lm32_cpu.rst_i_$glb_sr
.sym 58235 lm32_cpu.bypass_data_1[14]
.sym 58236 $abc$46512$n6894_1
.sym 58237 $abc$46512$n5472
.sym 58238 $abc$46512$n5347
.sym 58239 $abc$46512$n5925
.sym 58240 $abc$46512$n6893_1
.sym 58241 $abc$46512$n4798_1
.sym 58242 lm32_cpu.bypass_data_1[6]
.sym 58243 $abc$46512$n5464
.sym 58244 lm32_cpu.pc_d[21]
.sym 58246 $abc$46512$n4994
.sym 58247 lm32_cpu.load_store_unit.d_sel_o[0]
.sym 58248 lm32_cpu.branch_target_x[18]
.sym 58249 $abc$46512$n6815
.sym 58250 $abc$46512$n4012_1
.sym 58251 lm32_cpu.instruction_unit.branch_predict_address_d[23]
.sym 58252 $abc$46512$n6783_1
.sym 58253 basesoc_sram_we[0]
.sym 58254 $abc$46512$n5318
.sym 58255 lm32_cpu.pc_f[7]
.sym 58256 lm32_cpu.store_operand_x[30]
.sym 58257 lm32_cpu.instruction_unit.branch_target_m[20]
.sym 58258 lm32_cpu.branch_target_x[20]
.sym 58259 lm32_cpu.x_result[4]
.sym 58260 $abc$46512$n5183_1
.sym 58261 lm32_cpu.bypass_data_1[7]
.sym 58262 $abc$46512$n5252
.sym 58263 lm32_cpu.operand_m[14]
.sym 58264 $abc$46512$n6993_1
.sym 58265 lm32_cpu.read_idx_0_d[1]
.sym 58266 lm32_cpu.branch_target_x[24]
.sym 58267 lm32_cpu.branch_target_x[24]
.sym 58268 $abc$46512$n4389_1
.sym 58269 lm32_cpu.load_store_unit.store_data_m[22]
.sym 58270 lm32_cpu.bypass_data_1[4]
.sym 58276 lm32_cpu.m_result_sel_compare_m
.sym 58280 $abc$46512$n6925_1
.sym 58282 lm32_cpu.store_operand_x[22]
.sym 58283 lm32_cpu.size_x[1]
.sym 58284 lm32_cpu.x_result[6]
.sym 58285 lm32_cpu.x_result[5]
.sym 58286 lm32_cpu.x_result[10]
.sym 58290 lm32_cpu.store_operand_x[6]
.sym 58291 $abc$46512$n3641
.sym 58292 $abc$46512$n4369_1
.sym 58294 $abc$46512$n4860_1
.sym 58295 lm32_cpu.x_result[7]
.sym 58296 lm32_cpu.x_result[14]
.sym 58297 $abc$46512$n6924_1
.sym 58299 $abc$46512$n6783_1
.sym 58302 $abc$46512$n4876
.sym 58303 lm32_cpu.size_x[0]
.sym 58306 $abc$46512$n3624
.sym 58307 lm32_cpu.operand_m[10]
.sym 58310 lm32_cpu.x_result[6]
.sym 58311 $abc$46512$n4369_1
.sym 58312 $abc$46512$n3624
.sym 58315 lm32_cpu.store_operand_x[6]
.sym 58316 lm32_cpu.size_x[0]
.sym 58317 lm32_cpu.size_x[1]
.sym 58318 lm32_cpu.store_operand_x[22]
.sym 58321 $abc$46512$n6925_1
.sym 58322 $abc$46512$n6924_1
.sym 58323 $abc$46512$n3641
.sym 58324 $abc$46512$n3624
.sym 58327 $abc$46512$n4876
.sym 58328 lm32_cpu.x_result[5]
.sym 58329 $abc$46512$n6783_1
.sym 58333 lm32_cpu.operand_m[10]
.sym 58334 lm32_cpu.x_result[10]
.sym 58335 lm32_cpu.m_result_sel_compare_m
.sym 58336 $abc$46512$n3624
.sym 58339 lm32_cpu.x_result[7]
.sym 58341 $abc$46512$n6783_1
.sym 58342 $abc$46512$n4860_1
.sym 58345 lm32_cpu.x_result[14]
.sym 58351 lm32_cpu.x_result[10]
.sym 58355 $abc$46512$n2450_$glb_ce
.sym 58356 sys_clk_$glb_clk
.sym 58357 lm32_cpu.rst_i_$glb_sr
.sym 58358 lm32_cpu.w_result_sel_load_x
.sym 58359 $abc$46512$n3735_1
.sym 58360 $abc$46512$n5925
.sym 58361 lm32_cpu.size_x[0]
.sym 58362 $abc$46512$n4409_1
.sym 58363 $abc$46512$n3605
.sym 58364 lm32_cpu.sign_extend_x
.sym 58365 $abc$46512$n308
.sym 58366 lm32_cpu.pc_d[18]
.sym 58367 sys_rst
.sym 58368 sys_rst
.sym 58369 $abc$46512$n2771
.sym 58370 $abc$46512$n1649
.sym 58371 $abc$46512$n6316_1
.sym 58372 lm32_cpu.pc_x[11]
.sym 58373 $abc$46512$n5347
.sym 58374 $abc$46512$n6892_1
.sym 58375 lm32_cpu.pc_x[24]
.sym 58376 lm32_cpu.m_result_sel_compare_m
.sym 58377 lm32_cpu.pc_m[15]
.sym 58381 $abc$46512$n5472
.sym 58382 $abc$46512$n2816
.sym 58383 $abc$46512$n4796_1
.sym 58384 $abc$46512$n3649
.sym 58385 lm32_cpu.operand_m[8]
.sym 58387 storage_1[10][2]
.sym 58388 $abc$46512$n4376_1
.sym 58389 $abc$46512$n4376_1
.sym 58390 $abc$46512$n4348_1
.sym 58391 lm32_cpu.operand_m[14]
.sym 58392 lm32_cpu.pc_x[23]
.sym 58393 lm32_cpu.operand_m[28]
.sym 58399 $abc$46512$n4868_1
.sym 58402 $abc$46512$n6783_1
.sym 58404 $abc$46512$n3649
.sym 58406 $abc$46512$n4376_1
.sym 58408 lm32_cpu.x_result[4]
.sym 58410 $abc$46512$n3624
.sym 58411 $abc$46512$n4349_1
.sym 58412 $abc$46512$n308
.sym 58415 lm32_cpu.x_result[7]
.sym 58421 lm32_cpu.write_enable_q_w
.sym 58423 $abc$46512$n4883
.sym 58426 $abc$46512$n4390_1
.sym 58427 lm32_cpu.x_result[5]
.sym 58428 $abc$46512$n5183_1
.sym 58430 lm32_cpu.pc_x[5]
.sym 58432 lm32_cpu.x_result[7]
.sym 58434 $abc$46512$n3624
.sym 58435 $abc$46512$n4349_1
.sym 58441 lm32_cpu.pc_x[5]
.sym 58444 $abc$46512$n4390_1
.sym 58446 $abc$46512$n3624
.sym 58447 lm32_cpu.x_result[5]
.sym 58450 $abc$46512$n6783_1
.sym 58451 lm32_cpu.x_result[4]
.sym 58452 $abc$46512$n4883
.sym 58457 $abc$46512$n3649
.sym 58458 $abc$46512$n4868_1
.sym 58459 $abc$46512$n4376_1
.sym 58470 $abc$46512$n5183_1
.sym 58475 lm32_cpu.write_enable_q_w
.sym 58479 sys_clk_$glb_clk
.sym 58480 $abc$46512$n308
.sym 58481 $abc$46512$n5320
.sym 58482 lm32_cpu.pc_m[26]
.sym 58483 lm32_cpu.pc_m[23]
.sym 58484 $abc$46512$n5316_1
.sym 58485 lm32_cpu.pc_m[4]
.sym 58486 $abc$46512$n5322
.sym 58487 $abc$46512$n5324
.sym 58488 lm32_cpu.pc_m[5]
.sym 58490 grant
.sym 58491 grant
.sym 58493 $abc$46512$n4868_1
.sym 58494 lm32_cpu.pc_x[20]
.sym 58495 $abc$46512$n5176
.sym 58497 lm32_cpu.m_result_sel_compare_m
.sym 58498 lm32_cpu.pc_x[6]
.sym 58499 $abc$46512$n4389_1
.sym 58500 $abc$46512$n3649
.sym 58501 lm32_cpu.instruction_unit.branch_target_m[28]
.sym 58502 lm32_cpu.x_result[4]
.sym 58503 lm32_cpu.sign_extend_d
.sym 58504 lm32_cpu.load_store_unit.store_data_m[27]
.sym 58505 $abc$46512$n6797
.sym 58506 lm32_cpu.pc_m[4]
.sym 58507 lm32_cpu.write_enable_q_w
.sym 58508 $abc$46512$n4410_1
.sym 58509 lm32_cpu.load_store_unit.d_dat_o[17]
.sym 58510 $abc$46512$n5174
.sym 58511 lm32_cpu.m_result_sel_compare_m
.sym 58512 $abc$46512$n5182
.sym 58513 lm32_cpu.store_operand_x[6]
.sym 58514 $abc$46512$n446
.sym 58516 spiflash_i
.sym 58524 lm32_cpu.store_operand_x[6]
.sym 58525 lm32_cpu.size_x[0]
.sym 58527 $abc$46512$n3874
.sym 58529 lm32_cpu.m_result_sel_compare_m
.sym 58531 lm32_cpu.operand_m[7]
.sym 58534 lm32_cpu.x_result[8]
.sym 58539 $abc$46512$n4861_1
.sym 58541 lm32_cpu.x_result[5]
.sym 58544 $abc$46512$n3649
.sym 58547 $abc$46512$n4370_1
.sym 58548 $abc$46512$n4376_1
.sym 58552 $abc$46512$n4355_1
.sym 58553 lm32_cpu.x_result[7]
.sym 58556 lm32_cpu.x_result[5]
.sym 58562 lm32_cpu.x_result[7]
.sym 58567 lm32_cpu.store_operand_x[6]
.sym 58573 lm32_cpu.size_x[0]
.sym 58580 $abc$46512$n4376_1
.sym 58581 $abc$46512$n4370_1
.sym 58582 $abc$46512$n3874
.sym 58585 $abc$46512$n4861_1
.sym 58587 $abc$46512$n4355_1
.sym 58588 $abc$46512$n3649
.sym 58591 lm32_cpu.operand_m[7]
.sym 58594 lm32_cpu.m_result_sel_compare_m
.sym 58597 lm32_cpu.x_result[8]
.sym 58601 $abc$46512$n2450_$glb_ce
.sym 58602 sys_clk_$glb_clk
.sym 58603 lm32_cpu.rst_i_$glb_sr
.sym 58604 lm32_cpu.memop_pc_w[25]
.sym 58605 lm32_cpu.memop_pc_w[1]
.sym 58606 lm32_cpu.memop_pc_w[8]
.sym 58607 $abc$46512$n5286_1
.sym 58608 lm32_cpu.memop_pc_w[27]
.sym 58609 lm32_cpu.memop_pc_w[26]
.sym 58610 $abc$46512$n5272_1
.sym 58611 lm32_cpu.memop_pc_w[23]
.sym 58612 sram_bus_dat_w[6]
.sym 58614 $PACKER_GND_NET
.sym 58615 sram_bus_dat_w[6]
.sym 58617 $abc$46512$n3624
.sym 58618 lm32_cpu.pc_x[27]
.sym 58619 lm32_cpu.pc_x[26]
.sym 58620 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 58623 sram_bus_dat_w[0]
.sym 58624 lm32_cpu.operand_m[5]
.sym 58626 lm32_cpu.operand_m[4]
.sym 58627 lm32_cpu.operand_m[30]
.sym 58631 lm32_cpu.operand_m[11]
.sym 58632 lm32_cpu.read_idx_0_d[2]
.sym 58634 $abc$46512$n8002
.sym 58635 sram_bus_dat_w[5]
.sym 58636 lm32_cpu.write_idx_w[4]
.sym 58639 lm32_cpu.size_x[1]
.sym 58646 lm32_cpu.m_result_sel_compare_m
.sym 58647 $abc$46512$n4416_1
.sym 58649 sys_rst
.sym 58651 $abc$46512$n4614
.sym 58652 lm32_cpu.pc_m[5]
.sym 58653 lm32_cpu.memop_pc_w[4]
.sym 58654 lm32_cpu.data_bus_error_exception_m
.sym 58655 lm32_cpu.operand_m[11]
.sym 58657 lm32_cpu.pc_m[4]
.sym 58658 lm32_cpu.load_store_unit.exception_m
.sym 58659 $abc$46512$n4376_1
.sym 58660 $abc$46512$n3649
.sym 58664 $abc$46512$n5286_1
.sym 58667 lm32_cpu.operand_m[30]
.sym 58669 $abc$46512$n5326
.sym 58670 lm32_cpu.operand_m[10]
.sym 58673 $abc$46512$n4884
.sym 58675 $abc$46512$n5278_1
.sym 58676 spiflash_i
.sym 58678 sys_rst
.sym 58680 spiflash_i
.sym 58684 $abc$46512$n5326
.sym 58685 lm32_cpu.operand_m[30]
.sym 58686 lm32_cpu.m_result_sel_compare_m
.sym 58687 lm32_cpu.load_store_unit.exception_m
.sym 58690 lm32_cpu.operand_m[10]
.sym 58691 lm32_cpu.m_result_sel_compare_m
.sym 58692 lm32_cpu.load_store_unit.exception_m
.sym 58693 $abc$46512$n5286_1
.sym 58696 lm32_cpu.operand_m[11]
.sym 58697 $abc$46512$n4614
.sym 58698 lm32_cpu.m_result_sel_compare_m
.sym 58699 $abc$46512$n3649
.sym 58702 $abc$46512$n4416_1
.sym 58704 $abc$46512$n3649
.sym 58705 $abc$46512$n4884
.sym 58708 $abc$46512$n5278_1
.sym 58710 $abc$46512$n4376_1
.sym 58711 lm32_cpu.load_store_unit.exception_m
.sym 58714 lm32_cpu.data_bus_error_exception_m
.sym 58715 lm32_cpu.pc_m[4]
.sym 58717 lm32_cpu.memop_pc_w[4]
.sym 58720 lm32_cpu.pc_m[5]
.sym 58725 sys_clk_$glb_clk
.sym 58726 lm32_cpu.rst_i_$glb_sr
.sym 58727 lm32_cpu.read_idx_1_d[0]
.sym 58728 $abc$46512$n4410_1
.sym 58729 $abc$46512$n5174
.sym 58730 $abc$46512$n5182
.sym 58731 $abc$46512$n5192
.sym 58732 $abc$46512$n6795_1
.sym 58733 $abc$46512$n6796_1
.sym 58734 lm32_cpu.read_idx_0_d[4]
.sym 58736 lm32_cpu.operand_m[16]
.sym 58739 $abc$46512$n3874
.sym 58740 lm32_cpu.m_result_sel_compare_m
.sym 58741 $abc$46512$n2463
.sym 58742 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 58743 $abc$46512$n4416_1
.sym 58744 $abc$46512$n2463
.sym 58745 sys_rst
.sym 58746 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 58747 $abc$46512$n3641
.sym 58748 lm32_cpu.operand_m[15]
.sym 58750 $abc$46512$n3611
.sym 58751 $abc$46512$n5188
.sym 58752 $abc$46512$n5192
.sym 58753 csrbank2_load0_w[7]
.sym 58757 lm32_cpu.read_idx_0_d[1]
.sym 58758 lm32_cpu.branch_target_x[24]
.sym 58759 lm32_cpu.pc_m[28]
.sym 58760 $abc$46512$n5186
.sym 58761 lm32_cpu.load_store_unit.store_data_m[22]
.sym 58768 lm32_cpu.pc_m[2]
.sym 58772 lm32_cpu.data_bus_error_exception_m
.sym 58778 lm32_cpu.pc_m[29]
.sym 58783 lm32_cpu.pc_m[20]
.sym 58785 lm32_cpu.pc_m[28]
.sym 58788 lm32_cpu.memop_pc_w[28]
.sym 58789 $abc$46512$n6795_1
.sym 58790 $abc$46512$n6796_1
.sym 58791 lm32_cpu.memop_pc_w[29]
.sym 58794 lm32_cpu.memop_pc_w[2]
.sym 58795 $abc$46512$n2463
.sym 58801 $abc$46512$n6796_1
.sym 58802 $abc$46512$n6795_1
.sym 58808 lm32_cpu.memop_pc_w[28]
.sym 58809 lm32_cpu.pc_m[28]
.sym 58810 lm32_cpu.data_bus_error_exception_m
.sym 58813 lm32_cpu.pc_m[2]
.sym 58820 lm32_cpu.pc_m[20]
.sym 58828 lm32_cpu.pc_m[28]
.sym 58831 lm32_cpu.memop_pc_w[29]
.sym 58832 lm32_cpu.data_bus_error_exception_m
.sym 58833 lm32_cpu.pc_m[29]
.sym 58837 lm32_cpu.pc_m[2]
.sym 58838 lm32_cpu.memop_pc_w[2]
.sym 58839 lm32_cpu.data_bus_error_exception_m
.sym 58843 lm32_cpu.pc_m[29]
.sym 58847 $abc$46512$n2463
.sym 58848 sys_clk_$glb_clk
.sym 58849 lm32_cpu.rst_i_$glb_sr
.sym 58850 $abc$46512$n5185
.sym 58851 lm32_cpu.read_idx_0_d[1]
.sym 58852 lm32_cpu.load_store_unit.data_w[22]
.sym 58853 lm32_cpu.load_store_unit.data_w[10]
.sym 58854 lm32_cpu.load_store_unit.data_w[11]
.sym 58855 lm32_cpu.size_x[1]
.sym 58856 $abc$46512$n5188
.sym 58858 spiflash_bus_adr[8]
.sym 58859 $abc$46512$n3753_1
.sym 58862 $abc$46512$n6797
.sym 58863 lm32_cpu.data_bus_error_exception_m
.sym 58864 shared_dat_r[12]
.sym 58865 $abc$46512$n2450
.sym 58867 lm32_cpu.read_idx_0_d[4]
.sym 58868 lm32_cpu.data_bus_error_exception_m
.sym 58869 lm32_cpu.read_idx_1_d[0]
.sym 58870 lm32_cpu.read_idx_1_d[4]
.sym 58872 lm32_cpu.pc_m[2]
.sym 58873 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 58874 $abc$46512$n7969
.sym 58875 storage_1[10][2]
.sym 58876 $abc$46512$n8004
.sym 58878 $abc$46512$n8002
.sym 58879 $abc$46512$n5167_1
.sym 58881 $abc$46512$n2767
.sym 58883 sram_bus_dat_w[2]
.sym 58884 $abc$46512$n3664_1
.sym 58885 $abc$46512$n4376_1
.sym 58891 $abc$46512$n3664_1
.sym 58892 $abc$46512$n5326
.sym 58893 lm32_cpu.load_store_unit.wb_load_complete
.sym 58898 $abc$46512$n6035
.sym 58900 shared_dat_r[29]
.sym 58902 $abc$46512$n2552
.sym 58910 request[1]
.sym 58913 shared_dat_r[15]
.sym 58915 $abc$46512$n5185
.sym 58917 lm32_cpu.load_store_unit.wb_select_m
.sym 58921 $abc$46512$n4994
.sym 58925 $abc$46512$n5326
.sym 58937 $abc$46512$n6035
.sym 58939 $abc$46512$n5185
.sym 58945 shared_dat_r[29]
.sym 58948 $abc$46512$n3664_1
.sym 58949 lm32_cpu.load_store_unit.wb_select_m
.sym 58950 lm32_cpu.load_store_unit.wb_load_complete
.sym 58951 request[1]
.sym 58957 shared_dat_r[15]
.sym 58961 $abc$46512$n4994
.sym 58970 $abc$46512$n2552
.sym 58971 sys_clk_$glb_clk
.sym 58972 lm32_cpu.rst_i_$glb_sr
.sym 58973 $abc$46512$n5018_1
.sym 58975 $abc$46512$n2811
.sym 58976 request[1]
.sym 58978 $abc$46512$n5836
.sym 58979 $abc$46512$n5841
.sym 58980 lm32_cpu.write_enable_q_w
.sym 58981 $abc$46512$n5018_1
.sym 58982 shared_dat_r[29]
.sym 58983 lm32_cpu.load_store_unit.size_m[0]
.sym 58985 basesoc_sram_we[2]
.sym 58986 $abc$46512$n2515
.sym 58987 lm32_cpu.load_store_unit.wb_data_m[28]
.sym 58989 lm32_cpu.load_store_unit.wb_load_complete
.sym 58990 request[0]
.sym 58991 sram_bus_dat_w[2]
.sym 58992 lm32_cpu.operand_m[12]
.sym 58993 $abc$46512$n3748_1
.sym 58994 lm32_cpu.read_idx_0_d[1]
.sym 58995 $abc$46512$n4348_1
.sym 58996 lm32_cpu.load_store_unit.wb_data_m[22]
.sym 58997 lm32_cpu.instruction_unit.icache_refill_request
.sym 58999 shared_dat_r[15]
.sym 59000 $abc$46512$n5836
.sym 59001 lm32_cpu.load_store_unit.d_dat_o[17]
.sym 59002 lm32_cpu.write_enable_q_w
.sym 59003 spiflash_i
.sym 59004 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 59006 $abc$46512$n446
.sym 59007 grant
.sym 59008 $abc$46512$n3588
.sym 59016 sram_bus_dat_w[7]
.sym 59021 lm32_cpu.instruction_unit.icache_refill_ready
.sym 59022 $abc$46512$n7976
.sym 59023 lm32_cpu.instruction_unit.icache_refill_request
.sym 59024 sram_bus_dat_w[3]
.sym 59029 $abc$46512$n2515
.sym 59030 sram_bus_dat_w[6]
.sym 59035 $abc$46512$n7029_1
.sym 59041 $abc$46512$n2767
.sym 59043 sram_bus_dat_w[2]
.sym 59044 request[0]
.sym 59045 $abc$46512$n2552
.sym 59047 lm32_cpu.instruction_unit.icache_refill_request
.sym 59048 lm32_cpu.instruction_unit.icache_refill_ready
.sym 59049 $abc$46512$n2515
.sym 59050 request[0]
.sym 59054 sram_bus_dat_w[7]
.sym 59062 $abc$46512$n7976
.sym 59068 $abc$46512$n2552
.sym 59073 sram_bus_dat_w[2]
.sym 59077 sram_bus_dat_w[3]
.sym 59085 sram_bus_dat_w[6]
.sym 59089 $abc$46512$n7029_1
.sym 59093 $abc$46512$n2767
.sym 59094 sys_clk_$glb_clk
.sym 59095 sys_rst_$glb_sr
.sym 59096 storage[11][5]
.sym 59097 storage[11][6]
.sym 59098 $abc$46512$n5397_1
.sym 59099 $abc$46512$n2811
.sym 59100 storage[11][0]
.sym 59101 $abc$46512$n7029_1
.sym 59102 $abc$46512$n5396_1
.sym 59103 $abc$46512$n2552
.sym 59104 $abc$46512$n5452
.sym 59105 sram_bus_dat_w[0]
.sym 59106 csrbank2_load2_w[1]
.sym 59109 shared_dat_r[23]
.sym 59111 sram_bus_dat_w[0]
.sym 59112 sram_bus_dat_w[7]
.sym 59113 $abc$46512$n7013
.sym 59114 spiflash_sr[23]
.sym 59115 $abc$46512$n3589
.sym 59116 lm32_cpu.store_operand_x[7]
.sym 59117 $abc$46512$n6035
.sym 59119 $abc$46512$n2811
.sym 59121 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 59122 $abc$46512$n7019
.sym 59123 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 59125 $abc$46512$n7562
.sym 59126 $abc$46512$n7561
.sym 59127 $abc$46512$n2552
.sym 59128 sram_bus_dat_w[5]
.sym 59129 slave_sel_r[2]
.sym 59139 $abc$46512$n7976
.sym 59140 request[1]
.sym 59148 spiflash_i
.sym 59152 spiflash_bus_adr[6]
.sym 59155 sys_rst
.sym 59160 $abc$46512$n2552
.sym 59163 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 59166 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 59173 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 59176 request[1]
.sym 59182 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 59188 $abc$46512$n2552
.sym 59203 spiflash_bus_adr[6]
.sym 59206 sys_rst
.sym 59208 spiflash_i
.sym 59216 $abc$46512$n7976
.sym 59217 sys_clk_$glb_clk
.sym 59219 spiflash_sr[16]
.sym 59220 $abc$46512$n7116_1
.sym 59221 spiflash_sr[8]
.sym 59222 spiflash_clk
.sym 59223 spiflash_sr[18]
.sym 59224 $abc$46512$n7117_1
.sym 59225 spiflash_sr[17]
.sym 59226 spiflash_bus_dat_w[15]
.sym 59227 $abc$46512$n1645
.sym 59228 shared_dat_r[9]
.sym 59231 storage_1[4][0]
.sym 59232 csrbank2_load0_w[7]
.sym 59234 $abc$46512$n5167_1
.sym 59235 lm32_cpu.instruction_unit.icache_refill_data[19]
.sym 59236 $abc$46512$n2552
.sym 59237 $abc$46512$n6482
.sym 59238 $abc$46512$n3372
.sym 59239 lm32_cpu.write_enable_q_w
.sym 59240 $abc$46512$n6035
.sym 59241 sram_bus_dat_w[2]
.sym 59242 lm32_cpu.load_store_unit.store_data_x[12]
.sym 59244 csrbank2_load0_w[3]
.sym 59245 grant
.sym 59246 lm32_cpu.load_store_unit.d_dat_o[15]
.sym 59249 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 59250 spiflash_bus_adr[8]
.sym 59251 interface3_bank_bus_dat_r[2]
.sym 59253 csrbank2_load0_w[7]
.sym 59254 spiflash_bitbang_storage_full[0]
.sym 59261 $abc$46512$n2771
.sym 59262 $abc$46512$n5397_1
.sym 59263 spiflash_i
.sym 59264 $abc$46512$n5835
.sym 59265 grant
.sym 59266 request[0]
.sym 59269 request[1]
.sym 59270 $abc$46512$n5836
.sym 59272 lm32_cpu.load_store_unit.store_data_x[14]
.sym 59273 slave_sel[2]
.sym 59274 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 59282 basesoc_sram_bus_ack
.sym 59287 $abc$46512$n5829
.sym 59293 $abc$46512$n5829
.sym 59294 $abc$46512$n5836
.sym 59295 $abc$46512$n5835
.sym 59296 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 59301 lm32_cpu.load_store_unit.store_data_x[14]
.sym 59307 slave_sel[2]
.sym 59313 spiflash_i
.sym 59318 $abc$46512$n2771
.sym 59324 request[1]
.sym 59325 grant
.sym 59326 request[0]
.sym 59329 basesoc_sram_bus_ack
.sym 59331 $abc$46512$n5397_1
.sym 59337 spiflash_i
.sym 59340 sys_clk_$glb_clk
.sym 59341 sys_rst_$glb_sr
.sym 59342 $abc$46512$n6000_1
.sym 59343 $abc$46512$n5999_1
.sym 59345 $abc$46512$n5113_1
.sym 59346 interface1_bank_bus_dat_r[0]
.sym 59347 spiflash_cs_n
.sym 59348 $abc$46512$n5856_1
.sym 59349 $abc$46512$n6653
.sym 59351 $abc$46512$n7117_1
.sym 59354 $abc$46512$n3589
.sym 59355 spiflash_sr[17]
.sym 59356 grant
.sym 59357 $abc$46512$n7023_1
.sym 59359 csrbank2_load0_w[2]
.sym 59360 slave_sel_r[2]
.sym 59361 $abc$46512$n3364
.sym 59362 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 59363 shared_dat_r[21]
.sym 59365 spiflash_sr[8]
.sym 59367 slave_sel_r[2]
.sym 59369 $abc$46512$n2773
.sym 59377 $abc$46512$n5167_1
.sym 59390 $abc$46512$n6669_1
.sym 59391 sel_r
.sym 59394 $abc$46512$n7592
.sym 59395 $abc$46512$n7562
.sym 59396 $abc$46512$n6650
.sym 59398 $abc$46512$n7561
.sym 59399 $abc$46512$n6665_1
.sym 59406 $abc$46512$n6653
.sym 59407 $abc$46512$n6664
.sym 59414 $abc$46512$n6653
.sym 59416 $abc$46512$n7592
.sym 59417 sel_r
.sym 59418 $abc$46512$n7561
.sym 59419 $abc$46512$n7562
.sym 59422 sel_r
.sym 59423 $abc$46512$n7592
.sym 59424 $abc$46512$n7562
.sym 59425 $abc$46512$n7561
.sym 59428 $abc$46512$n6665_1
.sym 59429 $abc$46512$n6664
.sym 59435 $abc$46512$n7592
.sym 59436 $abc$46512$n6653
.sym 59437 $abc$46512$n6650
.sym 59440 $abc$46512$n7592
.sym 59441 $abc$46512$n7562
.sym 59442 $abc$46512$n7561
.sym 59443 sel_r
.sym 59446 sel_r
.sym 59447 $abc$46512$n7561
.sym 59448 $abc$46512$n7562
.sym 59449 $abc$46512$n7592
.sym 59452 $abc$46512$n6653
.sym 59453 sel_r
.sym 59454 $abc$46512$n7592
.sym 59455 $abc$46512$n6669_1
.sym 59458 $abc$46512$n6653
.sym 59459 $abc$46512$n7561
.sym 59461 $abc$46512$n7592
.sym 59463 sys_clk_$glb_clk
.sym 59464 sys_rst_$glb_sr
.sym 59465 $abc$46512$n6665_1
.sym 59467 $abc$46512$n2707
.sym 59470 spiflash_bitbang_storage_full[0]
.sym 59471 $abc$46512$n6659
.sym 59473 sel_r
.sym 59474 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 59476 csrbank2_load2_w[6]
.sym 59477 $abc$46512$n116
.sym 59478 $abc$46512$n5856_1
.sym 59480 slave_sel[1]
.sym 59481 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 59482 slave_sel[2]
.sym 59483 sram_bus_we
.sym 59484 sys_rst
.sym 59485 $abc$46512$n2805
.sym 59487 $abc$46512$n5835
.sym 59488 $abc$46512$n5114_1
.sym 59489 $abc$46512$n6652
.sym 59491 $abc$46512$n5113_1
.sym 59493 csrbank2_reload0_w[6]
.sym 59497 $abc$46512$n5115_1
.sym 59506 csrbank3_rxempty_w
.sym 59507 $abc$46512$n6652
.sym 59509 interface4_bank_bus_dat_r[0]
.sym 59510 $abc$46512$n6651
.sym 59512 $abc$46512$n2706
.sym 59514 interface0_bank_bus_dat_r[0]
.sym 59517 $abc$46512$n5113_1
.sym 59518 interface1_bank_bus_dat_r[0]
.sym 59519 storage_1[4][0]
.sym 59521 interface2_bank_bus_dat_r[0]
.sym 59522 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 59524 $abc$46512$n2707
.sym 59525 csrbank2_load0_w[2]
.sym 59527 sys_rst
.sym 59528 interface3_bank_bus_dat_r[0]
.sym 59530 $abc$46512$n5087
.sym 59531 sram_bus_dat_w[1]
.sym 59534 storage_1[0][0]
.sym 59536 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 59541 $abc$46512$n2706
.sym 59545 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 59546 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 59547 storage_1[0][0]
.sym 59548 storage_1[4][0]
.sym 59551 $abc$46512$n5113_1
.sym 59557 $abc$46512$n5087
.sym 59558 csrbank3_rxempty_w
.sym 59560 sram_bus_dat_w[1]
.sym 59564 interface1_bank_bus_dat_r[0]
.sym 59565 interface3_bank_bus_dat_r[0]
.sym 59566 interface0_bank_bus_dat_r[0]
.sym 59569 interface4_bank_bus_dat_r[0]
.sym 59570 $abc$46512$n6651
.sym 59571 $abc$46512$n6652
.sym 59572 interface2_bank_bus_dat_r[0]
.sym 59576 csrbank2_load0_w[2]
.sym 59581 $abc$46512$n5087
.sym 59582 $abc$46512$n2706
.sym 59583 sys_rst
.sym 59584 sram_bus_dat_w[1]
.sym 59585 $abc$46512$n2707
.sym 59586 sys_clk_$glb_clk
.sym 59587 sys_rst_$glb_sr
.sym 59588 basesoc_timer0_value[2]
.sym 59589 $abc$46512$n2773
.sym 59590 $abc$46512$n2767
.sym 59591 basesoc_timer0_value[26]
.sym 59592 interface2_bank_bus_dat_r[2]
.sym 59593 $abc$46512$n5710
.sym 59594 basesoc_timer0_value[0]
.sym 59595 $abc$46512$n5758
.sym 59596 csrbank3_rxempty_w
.sym 59597 sram_bus_dat_w[1]
.sym 59598 sram_bus_dat_w[1]
.sym 59602 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 59603 interface4_bank_bus_dat_r[0]
.sym 59604 $abc$46512$n5805_1
.sym 59606 sram_bus_dat_w[1]
.sym 59607 sram_bus_dat_w[7]
.sym 59610 $abc$46512$n446
.sym 59611 $abc$46512$n5039_1
.sym 59613 $abc$46512$n5113_1
.sym 59614 csrbank2_load0_w[0]
.sym 59615 $abc$46512$n5105_1
.sym 59616 csrbank2_value0_w[5]
.sym 59617 $abc$46512$n6802
.sym 59618 csrbank2_value1_w[3]
.sym 59620 sram_bus_dat_w[5]
.sym 59621 basesoc_timer0_value[2]
.sym 59622 csrbank2_load2_w[2]
.sym 59631 $abc$46512$n5929_1
.sym 59633 sram_bus_adr[4]
.sym 59634 csrbank2_value3_w[0]
.sym 59635 $abc$46512$n5946
.sym 59636 $abc$46512$n7041_1
.sym 59637 csrbank2_value0_w[2]
.sym 59640 $abc$46512$n2771
.sym 59641 csrbank2_load0_w[2]
.sym 59643 csrbank2_value0_w[0]
.sym 59644 $abc$46512$n5928
.sym 59651 sram_bus_dat_w[1]
.sym 59654 $abc$46512$n5945_1
.sym 59657 $abc$46512$n5115_1
.sym 59658 csrbank2_load1_w[0]
.sym 59659 sram_bus_dat_w[2]
.sym 59664 sram_bus_dat_w[1]
.sym 59670 sram_bus_dat_w[2]
.sym 59674 $abc$46512$n5928
.sym 59675 csrbank2_value0_w[0]
.sym 59676 $abc$46512$n5929_1
.sym 59677 csrbank2_value3_w[0]
.sym 59681 csrbank2_load1_w[0]
.sym 59686 $abc$46512$n5929_1
.sym 59687 $abc$46512$n7041_1
.sym 59688 sram_bus_adr[4]
.sym 59689 csrbank2_value0_w[2]
.sym 59692 $abc$46512$n5115_1
.sym 59693 $abc$46512$n5946
.sym 59694 csrbank2_load0_w[2]
.sym 59695 $abc$46512$n5945_1
.sym 59707 sram_bus_dat_w[1]
.sym 59708 $abc$46512$n2771
.sym 59709 sys_clk_$glb_clk
.sym 59710 sys_rst_$glb_sr
.sym 59711 csrbank2_reload0_w[5]
.sym 59712 $abc$46512$n5997_1
.sym 59713 csrbank2_reload0_w[7]
.sym 59714 $abc$46512$n5720
.sym 59715 $abc$46512$n5146_1
.sym 59716 $abc$46512$n5718
.sym 59717 csrbank2_reload0_w[1]
.sym 59718 $abc$46512$n5145_1
.sym 59723 csrbank2_value0_w[2]
.sym 59724 spiflash_bus_adr[4]
.sym 59725 csrbank2_en0_w
.sym 59726 $abc$46512$n2771
.sym 59727 $abc$46512$n443
.sym 59728 $abc$46512$n3726_1
.sym 59730 $abc$46512$n5114_1
.sym 59732 sys_rst
.sym 59734 interface4_bank_bus_dat_r[1]
.sym 59735 basesoc_timer0_value[14]
.sym 59738 csrbank2_reload3_w[2]
.sym 59739 csrbank2_reload1_w[7]
.sym 59740 csrbank2_reload0_w[1]
.sym 59741 csrbank2_load0_w[7]
.sym 59743 basesoc_timer0_value[7]
.sym 59744 csrbank2_load0_w[3]
.sym 59745 basesoc_timer0_value[5]
.sym 59753 csrbank2_load2_w[2]
.sym 59754 csrbank2_reload3_w[2]
.sym 59755 $abc$46512$n5926
.sym 59756 $abc$46512$n5925_1
.sym 59757 csrbank2_reload0_w[3]
.sym 59758 basesoc_timer0_zero_trigger
.sym 59759 csrbank2_load1_w[3]
.sym 59760 $abc$46512$n5030_1
.sym 59761 $abc$46512$n5923_1
.sym 59762 $abc$46512$n5927_1
.sym 59763 $abc$46512$n5712
.sym 59764 csrbank2_load0_w[6]
.sym 59766 $abc$46512$n5924_1
.sym 59767 $abc$46512$n5957_1
.sym 59768 csrbank2_load0_w[3]
.sym 59769 $abc$46512$n5115_1
.sym 59770 $abc$46512$n5038_1
.sym 59771 $abc$46512$n6805
.sym 59774 $abc$46512$n5117_1
.sym 59778 csrbank2_value1_w[3]
.sym 59779 $abc$46512$n5720
.sym 59780 csrbank2_load0_w[7]
.sym 59781 $abc$46512$n5718
.sym 59782 csrbank2_load0_w[3]
.sym 59783 csrbank2_en0_w
.sym 59785 $abc$46512$n5720
.sym 59786 csrbank2_load0_w[7]
.sym 59787 csrbank2_en0_w
.sym 59791 csrbank2_value1_w[3]
.sym 59792 $abc$46512$n5957_1
.sym 59793 $abc$46512$n5924_1
.sym 59797 csrbank2_load0_w[3]
.sym 59798 csrbank2_load1_w[3]
.sym 59799 $abc$46512$n5117_1
.sym 59800 $abc$46512$n5115_1
.sym 59803 $abc$46512$n6805
.sym 59805 csrbank2_reload0_w[3]
.sym 59806 basesoc_timer0_zero_trigger
.sym 59809 csrbank2_en0_w
.sym 59810 csrbank2_load0_w[6]
.sym 59811 $abc$46512$n5718
.sym 59816 csrbank2_en0_w
.sym 59817 csrbank2_load0_w[3]
.sym 59818 $abc$46512$n5712
.sym 59821 $abc$46512$n5925_1
.sym 59822 $abc$46512$n5927_1
.sym 59823 $abc$46512$n5923_1
.sym 59824 $abc$46512$n5926
.sym 59827 csrbank2_load2_w[2]
.sym 59828 $abc$46512$n5038_1
.sym 59829 $abc$46512$n5030_1
.sym 59830 csrbank2_reload3_w[2]
.sym 59832 sys_clk_$glb_clk
.sym 59833 sys_rst_$glb_sr
.sym 59836 $abc$46512$n6802
.sym 59837 $abc$46512$n6805
.sym 59838 $abc$46512$n6808
.sym 59839 $abc$46512$n6811
.sym 59840 $abc$46512$n6814
.sym 59841 $abc$46512$n6817
.sym 59842 serial_rx
.sym 59843 sys_rst
.sym 59846 basesoc_timer0_value[7]
.sym 59848 basesoc_timer0_value[3]
.sym 59849 $abc$46512$n23
.sym 59851 csrbank2_reload0_w[0]
.sym 59852 $abc$46512$n5123_1
.sym 59853 $abc$46512$n5114_1
.sym 59854 sram_bus_dat_w[7]
.sym 59855 $abc$46512$n5036_1
.sym 59856 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 59857 $abc$46512$n5923_1
.sym 59859 basesoc_timer0_value[13]
.sym 59861 basesoc_timer0_value[10]
.sym 59863 basesoc_timer0_value[6]
.sym 59865 $abc$46512$n5724
.sym 59868 basesoc_timer0_zero_trigger
.sym 59875 basesoc_timer0_zero_trigger
.sym 59878 basesoc_timer0_value[1]
.sym 59880 basesoc_timer0_value[5]
.sym 59881 csrbank2_value0_w[3]
.sym 59882 csrbank2_reload1_w[3]
.sym 59883 csrbank2_reload0_w[5]
.sym 59884 basesoc_timer0_value[11]
.sym 59886 $abc$46512$n2785
.sym 59887 $abc$46512$n5975_1
.sym 59888 $abc$46512$n5929_1
.sym 59890 $abc$46512$n5921_1
.sym 59892 csrbank2_value2_w[5]
.sym 59897 csrbank2_value0_w[7]
.sym 59899 csrbank2_reload1_w[7]
.sym 59903 basesoc_timer0_value[7]
.sym 59904 $abc$46512$n6811
.sym 59905 $abc$46512$n5126_1
.sym 59908 $abc$46512$n6811
.sym 59910 basesoc_timer0_zero_trigger
.sym 59911 csrbank2_reload0_w[5]
.sym 59914 csrbank2_reload1_w[7]
.sym 59915 csrbank2_value0_w[7]
.sym 59916 $abc$46512$n5126_1
.sym 59917 $abc$46512$n5929_1
.sym 59923 basesoc_timer0_value[5]
.sym 59929 basesoc_timer0_value[11]
.sym 59933 $abc$46512$n5975_1
.sym 59934 $abc$46512$n5921_1
.sym 59935 csrbank2_value2_w[5]
.sym 59940 basesoc_timer0_value[1]
.sym 59947 basesoc_timer0_value[7]
.sym 59950 csrbank2_reload1_w[3]
.sym 59951 $abc$46512$n5929_1
.sym 59952 $abc$46512$n5126_1
.sym 59953 csrbank2_value0_w[3]
.sym 59954 $abc$46512$n2785
.sym 59955 sys_clk_$glb_clk
.sym 59956 sys_rst_$glb_sr
.sym 59957 $abc$46512$n6820
.sym 59958 $abc$46512$n6823
.sym 59959 $abc$46512$n6826
.sym 59960 $abc$46512$n6829
.sym 59961 $abc$46512$n6832
.sym 59962 $abc$46512$n6835
.sym 59963 $abc$46512$n6838
.sym 59964 $abc$46512$n6841
.sym 59969 $abc$46512$n2769
.sym 59970 basesoc_timer0_value[11]
.sym 59972 $abc$46512$n5129_1
.sym 59973 $abc$46512$n5993_1
.sym 59974 $abc$46512$n2785
.sym 59975 csrbank2_load1_w[5]
.sym 59976 $abc$46512$n21
.sym 59978 $abc$46512$n5983_1
.sym 59979 $abc$46512$n5974
.sym 59980 $PACKER_VCC_NET_$glb_clk
.sym 59981 spiflash_bus_adr[2]
.sym 59986 $abc$46512$n5117_1
.sym 59998 $abc$46512$n5716
.sym 60000 csrbank2_en0_w
.sym 60002 csrbank2_reload3_w[5]
.sym 60005 $abc$46512$n5126_1
.sym 60006 csrbank2_load1_w[6]
.sym 60007 csrbank2_load1_w[2]
.sym 60008 csrbank2_reload1_w[3]
.sym 60010 $abc$46512$n5117_1
.sym 60011 csrbank2_reload2_w[2]
.sym 60013 $abc$46512$n5119_1
.sym 60015 $abc$46512$n5132_1
.sym 60016 csrbank2_reload1_w[5]
.sym 60017 csrbank2_load1_w[5]
.sym 60019 csrbank2_load0_w[5]
.sym 60020 csrbank2_reload1_w[1]
.sym 60022 $abc$46512$n5732
.sym 60023 $abc$46512$n6823
.sym 60025 $abc$46512$n6829
.sym 60026 $abc$46512$n5129_1
.sym 60027 $abc$46512$n6835
.sym 60028 basesoc_timer0_zero_trigger
.sym 60029 csrbank2_load2_w[6]
.sym 60031 csrbank2_reload1_w[5]
.sym 60032 basesoc_timer0_zero_trigger
.sym 60033 $abc$46512$n6835
.sym 60037 basesoc_timer0_zero_trigger
.sym 60038 $abc$46512$n6823
.sym 60040 csrbank2_reload1_w[1]
.sym 60043 csrbank2_load1_w[2]
.sym 60044 $abc$46512$n5129_1
.sym 60045 csrbank2_reload2_w[2]
.sym 60046 $abc$46512$n5117_1
.sym 60049 csrbank2_reload1_w[3]
.sym 60051 basesoc_timer0_zero_trigger
.sym 60052 $abc$46512$n6829
.sym 60055 csrbank2_reload1_w[5]
.sym 60056 $abc$46512$n5132_1
.sym 60057 csrbank2_reload3_w[5]
.sym 60058 $abc$46512$n5126_1
.sym 60062 $abc$46512$n5716
.sym 60063 csrbank2_load0_w[5]
.sym 60064 csrbank2_en0_w
.sym 60068 csrbank2_load1_w[5]
.sym 60069 csrbank2_en0_w
.sym 60070 $abc$46512$n5732
.sym 60073 csrbank2_load1_w[6]
.sym 60074 csrbank2_load2_w[6]
.sym 60075 $abc$46512$n5117_1
.sym 60076 $abc$46512$n5119_1
.sym 60078 sys_clk_$glb_clk
.sym 60079 sys_rst_$glb_sr
.sym 60080 $abc$46512$n6844
.sym 60081 $abc$46512$n6847
.sym 60082 $abc$46512$n6850
.sym 60083 $abc$46512$n6853
.sym 60084 $abc$46512$n6856
.sym 60085 $abc$46512$n6859
.sym 60086 $abc$46512$n6862
.sym 60087 $abc$46512$n6865
.sym 60088 sram_bus_dat_w[6]
.sym 60089 $PACKER_GND_NET
.sym 60092 csrbank2_load1_w[6]
.sym 60093 $abc$46512$n6838
.sym 60094 csrbank2_reload1_w[3]
.sym 60096 csrbank2_en0_w
.sym 60097 $abc$46512$n6841
.sym 60099 $abc$46512$n5924_1
.sym 60100 $abc$46512$n5728
.sym 60101 $PACKER_GND_NET
.sym 60102 csrbank2_reload3_w[1]
.sym 60104 $abc$46512$n6826
.sym 60105 basesoc_timer0_value[6]
.sym 60107 $abc$46512$n5979_1
.sym 60109 basesoc_timer0_value[16]
.sym 60110 csrbank2_load2_w[2]
.sym 60111 basesoc_timer0_value[18]
.sym 60113 $abc$46512$n6844
.sym 60121 csrbank2_value3_w[7]
.sym 60122 csrbank2_value2_w[2]
.sym 60123 csrbank2_en0_w
.sym 60124 $abc$46512$n5750
.sym 60126 $abc$46512$n5760
.sym 60127 basesoc_timer0_zero_trigger
.sym 60128 $abc$46512$n5928
.sym 60129 csrbank2_load2_w[3]
.sym 60133 csrbank2_reload2_w[3]
.sym 60135 csrbank2_value2_w[4]
.sym 60136 $abc$46512$n5921_1
.sym 60137 $abc$46512$n5744
.sym 60138 csrbank2_value2_w[7]
.sym 60139 $abc$46512$n5126_1
.sym 60140 $abc$46512$n6853
.sym 60141 csrbank2_load2_w[6]
.sym 60143 csrbank2_load2_w[1]
.sym 60145 $abc$46512$n5740
.sym 60147 csrbank2_reload1_w[4]
.sym 60150 csrbank2_load3_w[3]
.sym 60151 csrbank2_reload1_w[2]
.sym 60154 basesoc_timer0_zero_trigger
.sym 60155 $abc$46512$n6853
.sym 60157 csrbank2_reload2_w[3]
.sym 60161 csrbank2_en0_w
.sym 60162 $abc$46512$n5740
.sym 60163 csrbank2_load2_w[1]
.sym 60166 $abc$46512$n5921_1
.sym 60167 csrbank2_value2_w[7]
.sym 60168 csrbank2_value3_w[7]
.sym 60169 $abc$46512$n5928
.sym 60172 csrbank2_reload1_w[4]
.sym 60173 $abc$46512$n5126_1
.sym 60174 csrbank2_value2_w[4]
.sym 60175 $abc$46512$n5921_1
.sym 60178 csrbank2_en0_w
.sym 60179 $abc$46512$n5760
.sym 60180 csrbank2_load3_w[3]
.sym 60185 csrbank2_en0_w
.sym 60186 $abc$46512$n5750
.sym 60187 csrbank2_load2_w[6]
.sym 60190 csrbank2_en0_w
.sym 60192 $abc$46512$n5744
.sym 60193 csrbank2_load2_w[3]
.sym 60196 csrbank2_value2_w[2]
.sym 60197 $abc$46512$n5921_1
.sym 60198 csrbank2_reload1_w[2]
.sym 60199 $abc$46512$n5126_1
.sym 60201 sys_clk_$glb_clk
.sym 60202 sys_rst_$glb_sr
.sym 60203 $abc$46512$n6868
.sym 60204 $abc$46512$n6871
.sym 60205 $abc$46512$n6874
.sym 60206 $abc$46512$n6877
.sym 60207 $abc$46512$n6880
.sym 60208 $abc$46512$n6883
.sym 60209 $abc$46512$n6886
.sym 60210 $auto$alumacc.cc:474:replace_alu$4498.C[31]
.sym 60215 basesoc_timer0_value[21]
.sym 60216 basesoc_timer0_value[31]
.sym 60217 basesoc_timer0_value[22]
.sym 60220 $abc$46512$n6865
.sym 60221 $abc$46512$n5996_1
.sym 60222 $abc$46512$n5132_1
.sym 60224 csrbank2_en0_w
.sym 60226 basesoc_timer0_value[23]
.sym 60227 $abc$46512$n6850
.sym 60236 csrbank2_load3_w[3]
.sym 60245 basesoc_timer0_value[17]
.sym 60246 $abc$46512$n2785
.sym 60248 basesoc_timer0_value[29]
.sym 60250 basesoc_timer0_value[19]
.sym 60254 $abc$46512$n5928
.sym 60255 csrbank2_reload3_w[3]
.sym 60256 basesoc_timer0_value[27]
.sym 60258 basesoc_timer0_value[24]
.sym 60259 basesoc_timer0_zero_trigger
.sym 60263 $abc$46512$n6877
.sym 60264 basesoc_timer0_value[31]
.sym 60270 basesoc_timer0_value[16]
.sym 60271 basesoc_timer0_value[18]
.sym 60272 csrbank2_value3_w[5]
.sym 60277 basesoc_timer0_value[31]
.sym 60286 basesoc_timer0_value[18]
.sym 60290 basesoc_timer0_value[24]
.sym 60295 basesoc_timer0_value[27]
.sym 60303 basesoc_timer0_value[29]
.sym 60307 $abc$46512$n6877
.sym 60308 basesoc_timer0_zero_trigger
.sym 60310 csrbank2_reload3_w[3]
.sym 60313 basesoc_timer0_value[18]
.sym 60314 basesoc_timer0_value[17]
.sym 60315 basesoc_timer0_value[19]
.sym 60316 basesoc_timer0_value[16]
.sym 60319 csrbank2_value3_w[5]
.sym 60321 $abc$46512$n5928
.sym 60323 $abc$46512$n2785
.sym 60324 sys_clk_$glb_clk
.sym 60325 sys_rst_$glb_sr
.sym 60326 $abc$46512$n5738
.sym 60328 basesoc_timer0_value[16]
.sym 60329 basesoc_timer0_value[18]
.sym 60331 $abc$46512$n5726
.sym 60332 $abc$46512$n5742
.sym 60333 basesoc_timer0_value[10]
.sym 60334 csrbank2_reload3_w[1]
.sym 60340 csrbank2_en0_w
.sym 60341 csrbank2_value2_w[4]
.sym 60343 $auto$alumacc.cc:474:replace_alu$4498.C[31]
.sym 60344 basesoc_timer0_value[29]
.sym 60349 basesoc_timer0_value[28]
.sym 60351 basesoc_timer0_value[6]
.sym 60357 basesoc_timer0_value[10]
.sym 60368 sram_bus_dat_w[2]
.sym 60378 $abc$46512$n2769
.sym 60437 sram_bus_dat_w[2]
.sym 60446 $abc$46512$n2769
.sym 60447 sys_clk_$glb_clk
.sym 60448 sys_rst_$glb_sr
.sym 60462 $abc$46512$n2769
.sym 60466 csrbank2_load1_w[3]
.sym 60468 basesoc_timer0_value[16]
.sym 60478 csrbank2_reload2_w[2]
.sym 60552 lm32_cpu.size_x[1]
.sym 60556 lm32_cpu.size_x[1]
.sym 60568 $abc$46512$n6865_1
.sym 60570 $abc$46512$n3880
.sym 60572 $abc$46512$n4723
.sym 60573 lm32_cpu.mc_arithmetic.operand_1_d[20]
.sym 60582 lm32_cpu.mc_result_x[0]
.sym 60677 $abc$46512$n6972
.sym 60678 $abc$46512$n6960_1
.sym 60679 lm32_cpu.mc_result_x[3]
.sym 60680 $abc$46512$n6957_1
.sym 60681 lm32_cpu.mc_result_x[6]
.sym 60682 lm32_cpu.mc_result_x[8]
.sym 60683 lm32_cpu.mc_result_x[7]
.sym 60684 $abc$46512$n4441_1
.sym 60712 $abc$46512$n2531
.sym 60718 lm32_cpu.sexth_result_x[4]
.sym 60722 lm32_cpu.operand_1_x[3]
.sym 60729 $abc$46512$n3824
.sym 60730 $abc$46512$n6957_1
.sym 60732 lm32_cpu.sexth_result_x[5]
.sym 60737 $abc$46512$n3893
.sym 60738 lm32_cpu.x_result_sel_sext_x
.sym 60739 $abc$46512$n2531
.sym 60743 lm32_cpu.logic_op_x[3]
.sym 60755 lm32_cpu.mc_arithmetic.operand_0_d[4]
.sym 60757 lm32_cpu.x_result_sel_csr_x
.sym 60758 $abc$46512$n6949_1
.sym 60759 lm32_cpu.mc_arithmetic.operand_1_d[3]
.sym 60760 lm32_cpu.x_result_sel_mc_arith_x
.sym 60762 $abc$46512$n6958
.sym 60764 $abc$46512$n6950_1
.sym 60765 lm32_cpu.operand_1_x[7]
.sym 60768 lm32_cpu.sexth_result_x[4]
.sym 60769 lm32_cpu.x_result_sel_sext_x
.sym 60771 lm32_cpu.logic_op_x[1]
.sym 60772 lm32_cpu.logic_op_x[3]
.sym 60774 lm32_cpu.logic_op_x[0]
.sym 60775 lm32_cpu.logic_op_x[2]
.sym 60776 lm32_cpu.sexth_result_x[4]
.sym 60779 $abc$46512$n6960_1
.sym 60780 lm32_cpu.sexth_result_x[7]
.sym 60784 lm32_cpu.mc_result_x[7]
.sym 60785 lm32_cpu.mc_arithmetic.operand_1_d[7]
.sym 60790 lm32_cpu.mc_arithmetic.operand_1_d[3]
.sym 60793 lm32_cpu.sexth_result_x[4]
.sym 60794 lm32_cpu.x_result_sel_sext_x
.sym 60795 lm32_cpu.x_result_sel_csr_x
.sym 60796 $abc$46512$n6960_1
.sym 60799 lm32_cpu.logic_op_x[0]
.sym 60800 lm32_cpu.sexth_result_x[7]
.sym 60801 $abc$46512$n6949_1
.sym 60802 lm32_cpu.logic_op_x[2]
.sym 60808 lm32_cpu.mc_arithmetic.operand_1_d[7]
.sym 60811 lm32_cpu.operand_1_x[7]
.sym 60812 lm32_cpu.logic_op_x[1]
.sym 60813 lm32_cpu.logic_op_x[3]
.sym 60814 lm32_cpu.sexth_result_x[7]
.sym 60817 $abc$46512$n6950_1
.sym 60818 lm32_cpu.x_result_sel_sext_x
.sym 60819 lm32_cpu.mc_result_x[7]
.sym 60820 lm32_cpu.x_result_sel_mc_arith_x
.sym 60824 lm32_cpu.mc_arithmetic.operand_0_d[4]
.sym 60829 lm32_cpu.logic_op_x[2]
.sym 60830 lm32_cpu.logic_op_x[0]
.sym 60831 $abc$46512$n6958
.sym 60832 lm32_cpu.sexth_result_x[4]
.sym 60833 $abc$46512$n2454_$glb_ce
.sym 60834 sys_clk_$glb_clk
.sym 60835 lm32_cpu.rst_i_$glb_sr
.sym 60836 lm32_cpu.mc_arithmetic.b[8]
.sym 60837 $abc$46512$n6955_1
.sym 60838 $abc$46512$n4844_1
.sym 60840 $abc$46512$n4864_1
.sym 60841 $abc$46512$n6956_1
.sym 60842 lm32_cpu.mc_arithmetic.b[9]
.sym 60843 $abc$46512$n4853_1
.sym 60844 spiflash_bus_adr[4]
.sym 60845 lm32_cpu.mc_arithmetic.operand_0_d[4]
.sym 60846 lm32_cpu.mc_arithmetic.operand_0_d[4]
.sym 60847 spiflash_bus_adr[4]
.sym 60850 $abc$46512$n3607
.sym 60851 $abc$46512$n2531
.sym 60853 lm32_cpu.x_result_sel_csr_x
.sym 60854 lm32_cpu.mc_arithmetic.operand_0_d[6]
.sym 60856 lm32_cpu.x_result_sel_mc_arith_x
.sym 60859 lm32_cpu.mc_arithmetic.b[3]
.sym 60861 lm32_cpu.logic_op_x[2]
.sym 60862 $abc$46512$n3764_1
.sym 60863 lm32_cpu.mc_arithmetic.operand_1_d[6]
.sym 60864 lm32_cpu.mc_arithmetic.operand_1_d[4]
.sym 60865 lm32_cpu.mc_arithmetic.operand_0_d[5]
.sym 60866 $abc$46512$n4838_1
.sym 60868 $abc$46512$n6888_1
.sym 60869 lm32_cpu.logic_op_x[1]
.sym 60870 lm32_cpu.logic_op_x[0]
.sym 60871 lm32_cpu.mc_arithmetic.operand_1_d[7]
.sym 60877 $abc$46512$n6972
.sym 60880 lm32_cpu.x_result_sel_mc_arith_x
.sym 60881 lm32_cpu.mc_arithmetic.operand_0_d[5]
.sym 60882 lm32_cpu.mc_arithmetic.operand_1_d[4]
.sym 60883 lm32_cpu.mc_result_x[1]
.sym 60885 lm32_cpu.logic_op_x[2]
.sym 60888 lm32_cpu.operand_1_x[4]
.sym 60890 $abc$46512$n6969_1
.sym 60891 lm32_cpu.sexth_result_x[4]
.sym 60892 lm32_cpu.mc_result_x[0]
.sym 60894 $abc$46512$n6971_1
.sym 60895 lm32_cpu.sexth_result_x[0]
.sym 60896 $abc$46512$n6957_1
.sym 60897 lm32_cpu.sexth_result_x[5]
.sym 60899 lm32_cpu.x_result_sel_csr_x
.sym 60902 lm32_cpu.logic_op_x[0]
.sym 60903 lm32_cpu.x_result_sel_sext_x
.sym 60905 lm32_cpu.logic_op_x[1]
.sym 60907 lm32_cpu.operand_1_x[0]
.sym 60908 lm32_cpu.logic_op_x[3]
.sym 60910 lm32_cpu.operand_1_x[4]
.sym 60911 lm32_cpu.sexth_result_x[4]
.sym 60912 lm32_cpu.logic_op_x[3]
.sym 60913 lm32_cpu.logic_op_x[1]
.sym 60916 lm32_cpu.operand_1_x[0]
.sym 60917 lm32_cpu.logic_op_x[3]
.sym 60918 lm32_cpu.logic_op_x[1]
.sym 60919 lm32_cpu.sexth_result_x[0]
.sym 60922 $abc$46512$n6972
.sym 60923 lm32_cpu.x_result_sel_mc_arith_x
.sym 60924 lm32_cpu.mc_result_x[0]
.sym 60925 lm32_cpu.x_result_sel_sext_x
.sym 60930 lm32_cpu.mc_arithmetic.operand_1_d[4]
.sym 60934 lm32_cpu.mc_result_x[1]
.sym 60935 lm32_cpu.x_result_sel_mc_arith_x
.sym 60936 $abc$46512$n6969_1
.sym 60937 lm32_cpu.x_result_sel_sext_x
.sym 60940 lm32_cpu.x_result_sel_sext_x
.sym 60941 lm32_cpu.sexth_result_x[5]
.sym 60942 $abc$46512$n6957_1
.sym 60943 lm32_cpu.x_result_sel_csr_x
.sym 60948 lm32_cpu.mc_arithmetic.operand_0_d[5]
.sym 60952 $abc$46512$n6971_1
.sym 60953 lm32_cpu.sexth_result_x[0]
.sym 60954 lm32_cpu.logic_op_x[2]
.sym 60955 lm32_cpu.logic_op_x[0]
.sym 60956 $abc$46512$n2454_$glb_ce
.sym 60957 sys_clk_$glb_clk
.sym 60958 lm32_cpu.rst_i_$glb_sr
.sym 60959 lm32_cpu.mc_result_x[12]
.sym 60960 lm32_cpu.mc_result_x[10]
.sym 60961 lm32_cpu.mc_result_x[15]
.sym 60963 $abc$46512$n4846_1
.sym 60964 $abc$46512$n4837_1
.sym 60965 $abc$46512$n4468
.sym 60967 $abc$46512$n3764_1
.sym 60968 lm32_cpu.load_store_unit.store_data_x[15]
.sym 60969 lm32_cpu.load_store_unit.store_data_x[15]
.sym 60970 lm32_cpu.operand_1_x[30]
.sym 60971 lm32_cpu.load_store_unit.store_data_x[15]
.sym 60973 $abc$46512$n7853
.sym 60975 $abc$46512$n7921
.sym 60976 lm32_cpu.mc_arithmetic.operand_0_d[6]
.sym 60977 $abc$46512$n7853
.sym 60979 lm32_cpu.mc_result_x[2]
.sym 60983 lm32_cpu.logic_op_x[2]
.sym 60984 $abc$46512$n6973_1
.sym 60989 $abc$46512$n2533
.sym 60991 lm32_cpu.sexth_result_x[13]
.sym 60992 lm32_cpu.mc_arithmetic.operand_0_d[20]
.sym 60993 $abc$46512$n3764_1
.sym 61004 lm32_cpu.logic_op_x[0]
.sym 61005 $abc$46512$n6928_1
.sym 61006 lm32_cpu.mc_arithmetic.operand_0_d[13]
.sym 61007 lm32_cpu.sexth_result_x[10]
.sym 61009 lm32_cpu.mc_arithmetic.operand_0_d[10]
.sym 61010 lm32_cpu.mc_arithmetic.operand_0_d[11]
.sym 61011 $abc$46512$n6927_1
.sym 61012 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 61014 lm32_cpu.mc_arithmetic.operand_0_d[8]
.sym 61015 lm32_cpu.x_result_sel_sext_x
.sym 61017 lm32_cpu.mc_result_x[10]
.sym 61018 lm32_cpu.logic_op_x[3]
.sym 61021 lm32_cpu.logic_op_x[2]
.sym 61024 lm32_cpu.operand_1_x[10]
.sym 61027 lm32_cpu.x_result_sel_mc_arith_x
.sym 61029 lm32_cpu.logic_op_x[1]
.sym 61033 lm32_cpu.mc_arithmetic.operand_0_d[13]
.sym 61039 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 61045 lm32_cpu.x_result_sel_sext_x
.sym 61046 lm32_cpu.mc_result_x[10]
.sym 61047 lm32_cpu.x_result_sel_mc_arith_x
.sym 61048 $abc$46512$n6928_1
.sym 61051 lm32_cpu.sexth_result_x[10]
.sym 61052 lm32_cpu.logic_op_x[3]
.sym 61053 lm32_cpu.operand_1_x[10]
.sym 61054 lm32_cpu.logic_op_x[1]
.sym 61058 lm32_cpu.mc_arithmetic.operand_0_d[11]
.sym 61063 lm32_cpu.sexth_result_x[10]
.sym 61064 lm32_cpu.logic_op_x[0]
.sym 61065 lm32_cpu.logic_op_x[2]
.sym 61066 $abc$46512$n6927_1
.sym 61072 lm32_cpu.mc_arithmetic.operand_0_d[8]
.sym 61076 lm32_cpu.mc_arithmetic.operand_0_d[10]
.sym 61079 $abc$46512$n2454_$glb_ce
.sym 61080 sys_clk_$glb_clk
.sym 61081 lm32_cpu.rst_i_$glb_sr
.sym 61082 $abc$46512$n6897_1
.sym 61083 $abc$46512$n4828_1
.sym 61084 $abc$46512$n6889_1
.sym 61085 $abc$46512$n6896_1
.sym 61086 $abc$46512$n4182_1
.sym 61087 $abc$46512$n6895_1
.sym 61088 $abc$46512$n4785
.sym 61089 lm32_cpu.mc_arithmetic.a[15]
.sym 61092 lm32_cpu.x_result_sel_csr_x
.sym 61093 lm32_cpu.load_store_unit.store_data_m[10]
.sym 61094 lm32_cpu.sexth_result_x[13]
.sym 61095 $abc$46512$n4468
.sym 61096 lm32_cpu.mc_arithmetic.operand_0_d[11]
.sym 61099 $abc$46512$n3820_1
.sym 61101 sram_bus_dat_w[5]
.sym 61102 lm32_cpu.mc_arithmetic.operand_0_d[8]
.sym 61104 lm32_cpu.operand_1_x[20]
.sym 61106 $abc$46512$n3880
.sym 61107 $abc$46512$n6880_1
.sym 61108 lm32_cpu.mc_arithmetic.operand_0_d[21]
.sym 61112 lm32_cpu.x_result_sel_csr_x
.sym 61113 lm32_cpu.mc_result_x[25]
.sym 61114 $abc$46512$n6887
.sym 61116 lm32_cpu.size_x[0]
.sym 61117 spiflash_bus_adr[6]
.sym 61124 lm32_cpu.sexth_result_x[0]
.sym 61125 lm32_cpu.sexth_result_x[7]
.sym 61127 lm32_cpu.logic_op_x[1]
.sym 61128 lm32_cpu.operand_1_x[15]
.sym 61129 lm32_cpu.x_result_sel_csr_x
.sym 61131 lm32_cpu.logic_op_x[2]
.sym 61132 lm32_cpu.logic_op_x[0]
.sym 61136 lm32_cpu.sexth_result_x[31]
.sym 61137 lm32_cpu.sexth_result_x[14]
.sym 61139 lm32_cpu.mc_arithmetic.operand_0_d[0]
.sym 61140 $abc$46512$n6887
.sym 61144 $abc$46512$n6973_1
.sym 61146 lm32_cpu.logic_op_x[3]
.sym 61147 $abc$46512$n6897_1
.sym 61148 lm32_cpu.x_result_sel_sext_x
.sym 61149 lm32_cpu.mc_arithmetic.operand_1_d[15]
.sym 61150 $abc$46512$n4216_1
.sym 61151 $abc$46512$n3880
.sym 61156 lm32_cpu.logic_op_x[1]
.sym 61157 lm32_cpu.operand_1_x[15]
.sym 61158 lm32_cpu.sexth_result_x[31]
.sym 61159 lm32_cpu.logic_op_x[3]
.sym 61163 lm32_cpu.mc_arithmetic.operand_0_d[0]
.sym 61168 lm32_cpu.x_result_sel_csr_x
.sym 61169 lm32_cpu.sexth_result_x[0]
.sym 61170 lm32_cpu.x_result_sel_sext_x
.sym 61171 $abc$46512$n6973_1
.sym 61174 $abc$46512$n3880
.sym 61175 lm32_cpu.x_result_sel_sext_x
.sym 61176 lm32_cpu.sexth_result_x[14]
.sym 61177 lm32_cpu.sexth_result_x[7]
.sym 61180 lm32_cpu.sexth_result_x[31]
.sym 61181 lm32_cpu.logic_op_x[2]
.sym 61182 lm32_cpu.logic_op_x[0]
.sym 61183 $abc$46512$n6887
.sym 61186 lm32_cpu.mc_arithmetic.operand_1_d[15]
.sym 61192 lm32_cpu.sexth_result_x[31]
.sym 61194 lm32_cpu.sexth_result_x[7]
.sym 61195 $abc$46512$n3880
.sym 61198 $abc$46512$n6897_1
.sym 61199 $abc$46512$n4216_1
.sym 61201 lm32_cpu.x_result_sel_csr_x
.sym 61202 $abc$46512$n2454_$glb_ce
.sym 61203 sys_clk_$glb_clk
.sym 61204 lm32_cpu.rst_i_$glb_sr
.sym 61205 lm32_cpu.operand_1_x[14]
.sym 61206 $abc$46512$n6856_1
.sym 61207 $abc$46512$n6820_1
.sym 61208 $abc$46512$n6833
.sym 61209 $abc$46512$n6857
.sym 61210 $abc$46512$n6855_1
.sym 61211 $abc$46512$n6821
.sym 61212 lm32_cpu.operand_0_x[21]
.sym 61213 lm32_cpu.load_store_unit.store_data_x[10]
.sym 61214 spiflash_cs_n
.sym 61215 spiflash_cs_n
.sym 61216 lm32_cpu.load_store_unit.store_data_x[10]
.sym 61218 lm32_cpu.logic_op_x[0]
.sym 61219 lm32_cpu.operand_1_x[15]
.sym 61220 lm32_cpu.mc_arithmetic.operand_0_d[15]
.sym 61221 lm32_cpu.sexth_result_x[7]
.sym 61222 lm32_cpu.mc_arithmetic.a[15]
.sym 61223 spiflash_bus_adr[6]
.sym 61227 $abc$46512$n3893
.sym 61228 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 61229 lm32_cpu.operand_1_x[10]
.sym 61230 lm32_cpu.mc_arithmetic.operand_0_d[19]
.sym 61231 sram_bus_dat_w[5]
.sym 61232 lm32_cpu.logic_op_x[3]
.sym 61233 lm32_cpu.mc_arithmetic.operand_0_d[25]
.sym 61234 lm32_cpu.x_result_sel_sext_x
.sym 61235 lm32_cpu.mc_arithmetic.operand_1_d[15]
.sym 61236 $abc$46512$n8002
.sym 61238 lm32_cpu.operand_1_x[14]
.sym 61239 $abc$46512$n6817_1
.sym 61240 $abc$46512$n3846
.sym 61247 lm32_cpu.logic_op_x[1]
.sym 61248 lm32_cpu.logic_op_x[3]
.sym 61251 lm32_cpu.mc_arithmetic.operand_0_d[15]
.sym 61252 lm32_cpu.x_result_sel_mc_arith_x
.sym 61255 lm32_cpu.logic_op_x[2]
.sym 61256 lm32_cpu.mc_result_x[20]
.sym 61257 lm32_cpu.mc_arithmetic.operand_0_d[16]
.sym 61258 lm32_cpu.x_result_sel_sext_x
.sym 61260 lm32_cpu.operand_0_x[20]
.sym 61261 lm32_cpu.logic_op_x[0]
.sym 61262 lm32_cpu.mc_arithmetic.operand_0_d[20]
.sym 61266 lm32_cpu.mc_arithmetic.operand_1_d[20]
.sym 61270 lm32_cpu.operand_1_x[20]
.sym 61273 $abc$46512$n6864_1
.sym 61277 $abc$46512$n6863
.sym 61281 lm32_cpu.mc_arithmetic.operand_1_d[20]
.sym 61288 lm32_cpu.mc_arithmetic.operand_0_d[16]
.sym 61292 lm32_cpu.operand_1_x[20]
.sym 61294 lm32_cpu.operand_0_x[20]
.sym 61297 lm32_cpu.operand_1_x[20]
.sym 61298 $abc$46512$n6863
.sym 61299 lm32_cpu.logic_op_x[1]
.sym 61300 lm32_cpu.logic_op_x[0]
.sym 61303 $abc$46512$n6864_1
.sym 61304 lm32_cpu.mc_result_x[20]
.sym 61305 lm32_cpu.x_result_sel_mc_arith_x
.sym 61306 lm32_cpu.x_result_sel_sext_x
.sym 61311 lm32_cpu.mc_arithmetic.operand_0_d[15]
.sym 61315 lm32_cpu.mc_arithmetic.operand_0_d[20]
.sym 61321 lm32_cpu.operand_1_x[20]
.sym 61322 lm32_cpu.logic_op_x[3]
.sym 61323 lm32_cpu.operand_0_x[20]
.sym 61324 lm32_cpu.logic_op_x[2]
.sym 61325 $abc$46512$n2454_$glb_ce
.sym 61326 sys_clk_$glb_clk
.sym 61327 lm32_cpu.rst_i_$glb_sr
.sym 61328 $abc$46512$n6880_1
.sym 61329 lm32_cpu.operand_0_x[27]
.sym 61330 lm32_cpu.operand_0_x[18]
.sym 61331 lm32_cpu.operand_0_x[25]
.sym 61332 $abc$46512$n6982_1
.sym 61333 $abc$46512$n6846_1
.sym 61334 $abc$46512$n6822_1
.sym 61335 lm32_cpu.operand_0_x[19]
.sym 61337 spiflash_bus_adr[2]
.sym 61338 spiflash_bus_adr[2]
.sym 61341 lm32_cpu.mc_arithmetic.b[0]
.sym 61343 $abc$46512$n2534
.sym 61344 $abc$46512$n3607
.sym 61348 lm32_cpu.x_result_sel_mc_arith_x
.sym 61350 $abc$46512$n3764_1
.sym 61351 $abc$46512$n3801
.sym 61352 lm32_cpu.mc_arithmetic.operand_0_d[17]
.sym 61353 lm32_cpu.logic_op_x[2]
.sym 61354 $abc$46512$n3670_1
.sym 61355 lm32_cpu.mc_arithmetic.operand_1_d[4]
.sym 61356 lm32_cpu.logic_op_x[1]
.sym 61357 $abc$46512$n4838_1
.sym 61358 lm32_cpu.mc_arithmetic.operand_1_d[20]
.sym 61359 lm32_cpu.operand_0_x[19]
.sym 61360 lm32_cpu.x_result_sel_sext_x
.sym 61361 lm32_cpu.logic_op_x[0]
.sym 61362 lm32_cpu.mc_arithmetic.operand_1_d[6]
.sym 61369 lm32_cpu.logic_op_x[2]
.sym 61370 lm32_cpu.x_result_sel_mc_arith_x
.sym 61371 $abc$46512$n6867_1
.sym 61372 lm32_cpu.mc_result_x[19]
.sym 61378 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 61380 $abc$46512$n6833
.sym 61381 lm32_cpu.logic_op_x[0]
.sym 61382 $abc$46512$n6868_1
.sym 61383 lm32_cpu.mc_result_x[25]
.sym 61385 lm32_cpu.operand_1_x[25]
.sym 61386 lm32_cpu.logic_op_x[3]
.sym 61387 lm32_cpu.x_result_sel_sext_x
.sym 61388 lm32_cpu.operand_0_x[25]
.sym 61389 lm32_cpu.logic_op_x[1]
.sym 61391 lm32_cpu.operand_1_x[27]
.sym 61392 $abc$46512$n6832_1
.sym 61393 lm32_cpu.operand_1_x[19]
.sym 61394 lm32_cpu.operand_0_x[27]
.sym 61396 $abc$46512$n8002
.sym 61400 lm32_cpu.operand_0_x[19]
.sym 61402 lm32_cpu.operand_1_x[25]
.sym 61403 $abc$46512$n6832_1
.sym 61404 lm32_cpu.logic_op_x[1]
.sym 61405 lm32_cpu.logic_op_x[0]
.sym 61409 lm32_cpu.operand_1_x[27]
.sym 61411 lm32_cpu.operand_0_x[27]
.sym 61414 lm32_cpu.operand_0_x[19]
.sym 61415 lm32_cpu.operand_1_x[19]
.sym 61416 lm32_cpu.logic_op_x[2]
.sym 61417 lm32_cpu.logic_op_x[3]
.sym 61420 lm32_cpu.mc_result_x[25]
.sym 61421 $abc$46512$n6833
.sym 61422 lm32_cpu.x_result_sel_mc_arith_x
.sym 61423 lm32_cpu.x_result_sel_sext_x
.sym 61426 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 61432 lm32_cpu.operand_1_x[19]
.sym 61433 lm32_cpu.logic_op_x[1]
.sym 61434 lm32_cpu.logic_op_x[0]
.sym 61435 $abc$46512$n6867_1
.sym 61438 $abc$46512$n6868_1
.sym 61439 lm32_cpu.x_result_sel_mc_arith_x
.sym 61440 lm32_cpu.x_result_sel_sext_x
.sym 61441 lm32_cpu.mc_result_x[19]
.sym 61444 lm32_cpu.logic_op_x[3]
.sym 61445 lm32_cpu.logic_op_x[2]
.sym 61446 lm32_cpu.operand_0_x[25]
.sym 61447 lm32_cpu.operand_1_x[25]
.sym 61448 $abc$46512$n8002
.sym 61449 sys_clk_$glb_clk
.sym 61451 lm32_cpu.operand_0_x[24]
.sym 61452 lm32_cpu.logic_op_x[3]
.sym 61453 lm32_cpu.x_result_sel_sext_x
.sym 61454 $abc$46512$n6818
.sym 61455 $abc$46512$n6799
.sym 61456 $abc$46512$n6798_1
.sym 61457 $abc$46512$n6984_1
.sym 61458 $abc$46512$n6800
.sym 61459 $abc$46512$n3764_1
.sym 61461 lm32_cpu.store_operand_x[1]
.sym 61462 lm32_cpu.data_bus_error_exception_m
.sym 61463 lm32_cpu.mc_arithmetic.operand_0_d[15]
.sym 61464 $abc$46512$n6822_1
.sym 61465 $abc$46512$n5655
.sym 61466 lm32_cpu.eba[11]
.sym 61467 $abc$46512$n8406
.sym 61468 $abc$46512$n4994
.sym 61470 lm32_cpu.mc_arithmetic.operand_0_d[17]
.sym 61471 lm32_cpu.mc_arithmetic.operand_0_d[16]
.sym 61472 storage_1[9][7]
.sym 61473 lm32_cpu.operand_1_x[15]
.sym 61475 lm32_cpu.operand_0_x[28]
.sym 61476 lm32_cpu.operand_1_x[30]
.sym 61477 lm32_cpu.operand_1_x[27]
.sym 61478 lm32_cpu.x_result_sel_csr_x
.sym 61479 lm32_cpu.logic_op_x[2]
.sym 61481 lm32_cpu.mc_arithmetic.operand_0_d[28]
.sym 61483 lm32_cpu.mc_arithmetic.operand_1_d[30]
.sym 61485 lm32_cpu.operand_1_x[21]
.sym 61492 lm32_cpu.operand_0_x[30]
.sym 61493 lm32_cpu.x_result_sel_sext_x
.sym 61494 lm32_cpu.logic_op_x[1]
.sym 61498 $abc$46512$n6803
.sym 61502 lm32_cpu.mc_result_x[30]
.sym 61503 $abc$46512$n6804_1
.sym 61504 lm32_cpu.logic_op_x[0]
.sym 61506 lm32_cpu.operand_1_x[30]
.sym 61507 lm32_cpu.mc_arithmetic.operand_0_d[28]
.sym 61508 lm32_cpu.x_result_sel_mc_arith_x
.sym 61512 lm32_cpu.operand_1_x[28]
.sym 61515 lm32_cpu.mc_arithmetic.operand_0_d[30]
.sym 61516 lm32_cpu.logic_op_x[2]
.sym 61517 lm32_cpu.logic_op_x[3]
.sym 61518 $abc$46512$n6816_1
.sym 61520 lm32_cpu.operand_0_x[28]
.sym 61523 lm32_cpu.mc_arithmetic.operand_1_d[0]
.sym 61528 lm32_cpu.mc_arithmetic.operand_0_d[30]
.sym 61531 lm32_cpu.x_result_sel_sext_x
.sym 61532 lm32_cpu.x_result_sel_mc_arith_x
.sym 61533 lm32_cpu.mc_result_x[30]
.sym 61534 $abc$46512$n6804_1
.sym 61537 lm32_cpu.operand_1_x[28]
.sym 61538 lm32_cpu.logic_op_x[2]
.sym 61539 lm32_cpu.logic_op_x[3]
.sym 61540 lm32_cpu.operand_0_x[28]
.sym 61543 lm32_cpu.operand_1_x[30]
.sym 61544 lm32_cpu.logic_op_x[1]
.sym 61545 lm32_cpu.logic_op_x[0]
.sym 61546 $abc$46512$n6803
.sym 61549 lm32_cpu.mc_arithmetic.operand_0_d[28]
.sym 61555 lm32_cpu.logic_op_x[0]
.sym 61556 lm32_cpu.logic_op_x[1]
.sym 61557 $abc$46512$n6816_1
.sym 61558 lm32_cpu.operand_1_x[28]
.sym 61561 lm32_cpu.logic_op_x[3]
.sym 61562 lm32_cpu.logic_op_x[2]
.sym 61563 lm32_cpu.operand_0_x[30]
.sym 61564 lm32_cpu.operand_1_x[30]
.sym 61570 lm32_cpu.mc_arithmetic.operand_1_d[0]
.sym 61571 $abc$46512$n2454_$glb_ce
.sym 61572 sys_clk_$glb_clk
.sym 61573 lm32_cpu.rst_i_$glb_sr
.sym 61574 lm32_cpu.logic_op_x[2]
.sym 61575 lm32_cpu.operand_1_x[31]
.sym 61576 $abc$46512$n4838_1
.sym 61577 $abc$46512$n4847_1
.sym 61578 $abc$46512$n4757
.sym 61579 $abc$46512$n4820_1
.sym 61580 $abc$46512$n4637
.sym 61581 lm32_cpu.operand_1_x[27]
.sym 61582 $abc$46512$n4635
.sym 61583 $abc$46512$n2533
.sym 61584 lm32_cpu.pc_x[7]
.sym 61586 $abc$46512$n3788
.sym 61587 $abc$46512$n1649
.sym 61588 lm32_cpu.mc_result_x[30]
.sym 61589 lm32_cpu.mc_arithmetic.operand_1_d[17]
.sym 61590 lm32_cpu.mc_arithmetic.b[21]
.sym 61591 lm32_cpu.mc_result_x[28]
.sym 61592 lm32_cpu.operand_0_x[31]
.sym 61593 lm32_cpu.mc_arithmetic.operand_0_d[16]
.sym 61594 lm32_cpu.logic_op_d[3]
.sym 61596 lm32_cpu.mc_arithmetic.operand_0_d[24]
.sym 61597 lm32_cpu.x_result_sel_sext_x
.sym 61598 $abc$46512$n3880
.sym 61599 lm32_cpu.mc_arithmetic.operand_1_d[1]
.sym 61600 lm32_cpu.size_d[1]
.sym 61601 lm32_cpu.mc_arithmetic.operand_0_d[30]
.sym 61602 lm32_cpu.x_result_sel_sext_d
.sym 61603 lm32_cpu.size_x[0]
.sym 61604 lm32_cpu.x_result_sel_csr_x
.sym 61605 lm32_cpu.operand_1_x[27]
.sym 61606 $abc$46512$n4734
.sym 61607 lm32_cpu.logic_op_x[2]
.sym 61608 lm32_cpu.operand_m[17]
.sym 61609 lm32_cpu.operand_1_x[31]
.sym 61618 lm32_cpu.mc_arithmetic.operand_1_d[30]
.sym 61620 lm32_cpu.x_result_sel_mc_arith_x
.sym 61622 $abc$46512$n6800
.sym 61624 lm32_cpu.size_d[1]
.sym 61629 lm32_cpu.mc_arithmetic.operand_1_d[25]
.sym 61637 lm32_cpu.mc_arithmetic.operand_1_d[19]
.sym 61640 lm32_cpu.x_result_sel_csr_d
.sym 61648 lm32_cpu.mc_arithmetic.operand_1_d[19]
.sym 61656 $abc$46512$n6800
.sym 61660 lm32_cpu.size_d[1]
.sym 61669 lm32_cpu.size_d[1]
.sym 61675 lm32_cpu.mc_arithmetic.operand_1_d[25]
.sym 61678 lm32_cpu.x_result_sel_mc_arith_x
.sym 61685 lm32_cpu.mc_arithmetic.operand_1_d[30]
.sym 61693 lm32_cpu.x_result_sel_csr_d
.sym 61694 $abc$46512$n2454_$glb_ce
.sym 61695 sys_clk_$glb_clk
.sym 61696 lm32_cpu.rst_i_$glb_sr
.sym 61697 $abc$46512$n4829_1
.sym 61698 $abc$46512$n4811_1
.sym 61699 $abc$46512$n4664
.sym 61700 csrbank2_load0_w[4]
.sym 61701 $abc$46512$n4657
.sym 61702 $abc$46512$n4817_1
.sym 61703 $abc$46512$n4678
.sym 61704 $abc$46512$n4728
.sym 61706 $abc$46512$n3846
.sym 61707 $abc$46512$n7969
.sym 61709 lm32_cpu.mc_arithmetic.operand_0_d[2]
.sym 61710 lm32_cpu.mc_arithmetic.operand_1_d[23]
.sym 61711 $abc$46512$n4663
.sym 61712 lm32_cpu.load_store_unit.d_dat_o[27]
.sym 61713 lm32_cpu.sign_extend_d
.sym 61714 $abc$46512$n5364_1
.sym 61715 lm32_cpu.mc_arithmetic.operand_0_d[26]
.sym 61717 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 61718 lm32_cpu.operand_1_x[31]
.sym 61719 lm32_cpu.operand_1_x[25]
.sym 61720 lm32_cpu.size_d[1]
.sym 61721 lm32_cpu.operand_1_x[10]
.sym 61722 $abc$46512$n7969
.sym 61723 lm32_cpu.bypass_data_1[0]
.sym 61724 $abc$46512$n4713
.sym 61725 lm32_cpu.operand_m[11]
.sym 61726 $abc$46512$n3880
.sym 61727 lm32_cpu.mc_arithmetic.operand_1_d[15]
.sym 61728 sram_bus_dat_w[5]
.sym 61729 lm32_cpu.mc_arithmetic.operand_0_d[25]
.sym 61730 $abc$46512$n4625
.sym 61731 $abc$46512$n2767
.sym 61732 lm32_cpu.mc_arithmetic.operand_1_d[19]
.sym 61741 lm32_cpu.sign_extend_d
.sym 61743 lm32_cpu.bypass_data_1[28]
.sym 61744 $abc$46512$n4835_1
.sym 61745 $abc$46512$n4830_1
.sym 61747 lm32_cpu.bypass_data_1[21]
.sym 61748 $abc$46512$n3891
.sym 61750 lm32_cpu.bypass_data_1[30]
.sym 61751 $abc$46512$n6991_1
.sym 61752 lm32_cpu.bypass_data_1[1]
.sym 61753 $abc$46512$n4619
.sym 61756 $abc$46512$n4664
.sym 61759 lm32_cpu.x_result[11]
.sym 61760 lm32_cpu.bypass_data_1[9]
.sym 61763 $abc$46512$n4643
.sym 61766 $abc$46512$n4734
.sym 61767 $abc$46512$n6783_1
.sym 61768 $abc$46512$n4663
.sym 61773 lm32_cpu.bypass_data_1[9]
.sym 61779 lm32_cpu.bypass_data_1[1]
.sym 61784 $abc$46512$n4663
.sym 61785 $abc$46512$n4664
.sym 61786 lm32_cpu.bypass_data_1[28]
.sym 61789 $abc$46512$n3891
.sym 61790 $abc$46512$n4619
.sym 61791 lm32_cpu.bypass_data_1[30]
.sym 61792 $abc$46512$n4643
.sym 61795 $abc$46512$n4835_1
.sym 61796 $abc$46512$n4830_1
.sym 61801 $abc$46512$n4734
.sym 61802 lm32_cpu.bypass_data_1[21]
.sym 61803 $abc$46512$n4663
.sym 61808 lm32_cpu.sign_extend_d
.sym 61813 lm32_cpu.x_result[11]
.sym 61814 $abc$46512$n6991_1
.sym 61816 $abc$46512$n6783_1
.sym 61817 $abc$46512$n2454_$glb_ce
.sym 61818 sys_clk_$glb_clk
.sym 61819 lm32_cpu.rst_i_$glb_sr
.sym 61820 lm32_cpu.mc_arithmetic.operand_1_d[1]
.sym 61821 lm32_cpu.size_x[1]
.sym 61822 lm32_cpu.mc_arithmetic.operand_1_d[0]
.sym 61823 lm32_cpu.store_operand_x[26]
.sym 61824 $abc$46512$n4782_1
.sym 61825 lm32_cpu.size_x[0]
.sym 61826 $abc$46512$n4773
.sym 61827 $abc$46512$n4852_1
.sym 61828 $abc$46512$n4629
.sym 61829 spiflash_clk
.sym 61830 spiflash_clk
.sym 61831 lm32_cpu.operand_m[11]
.sym 61832 lm32_cpu.instruction_unit.instruction_d[9]
.sym 61833 lm32_cpu.bypass_data_1[21]
.sym 61834 $abc$46512$n4348_1
.sym 61835 $abc$46512$n4625
.sym 61836 lm32_cpu.bypass_data_1[27]
.sym 61837 lm32_cpu.sign_extend_d
.sym 61838 lm32_cpu.x_result_sel_mc_arith_d
.sym 61839 lm32_cpu.size_d[0]
.sym 61840 lm32_cpu.mc_arithmetic.operand_1_d[25]
.sym 61841 $abc$46512$n4644
.sym 61842 $abc$46512$n4663
.sym 61843 $abc$46512$n4644
.sym 61844 lm32_cpu.size_d[0]
.sym 61845 lm32_cpu.mc_arithmetic.operand_1_d[24]
.sym 61846 lm32_cpu.mc_arithmetic.operand_1_d[6]
.sym 61847 lm32_cpu.bypass_data_1[28]
.sym 61848 lm32_cpu.mc_arithmetic.operand_1_d[22]
.sym 61849 lm32_cpu.mc_arithmetic.operand_1_d[20]
.sym 61850 $abc$46512$n5183_1
.sym 61851 lm32_cpu.mc_arithmetic.operand_1_d[4]
.sym 61852 lm32_cpu.bypass_data_1[18]
.sym 61853 lm32_cpu.instruction_unit.instruction_d[14]
.sym 61854 lm32_cpu.instruction_unit.instruction_d[12]
.sym 61855 lm32_cpu.size_x[1]
.sym 61861 lm32_cpu.store_operand_x[9]
.sym 61863 $abc$46512$n3891
.sym 61864 lm32_cpu.operand_m[20]
.sym 61866 $abc$46512$n4619
.sym 61867 $abc$46512$n4663
.sym 61868 lm32_cpu.store_operand_x[11]
.sym 61869 $abc$46512$n6783_1
.sym 61870 lm32_cpu.store_operand_x[1]
.sym 61871 lm32_cpu.bypass_data_1[22]
.sym 61872 $abc$46512$n2562
.sym 61873 $abc$46512$n6993_1
.sym 61874 lm32_cpu.x_result[10]
.sym 61876 lm32_cpu.bypass_data_1[19]
.sym 61877 lm32_cpu.load_store_unit.byte_enable_m[3]
.sym 61878 lm32_cpu.size_x[1]
.sym 61879 $abc$46512$n4723
.sym 61882 $abc$46512$n4753
.sym 61886 lm32_cpu.size_x[1]
.sym 61887 lm32_cpu.store_operand_x[3]
.sym 61890 lm32_cpu.size_x[0]
.sym 61895 lm32_cpu.size_x[1]
.sym 61896 lm32_cpu.size_x[0]
.sym 61901 lm32_cpu.store_operand_x[9]
.sym 61902 lm32_cpu.size_x[1]
.sym 61903 lm32_cpu.store_operand_x[1]
.sym 61909 lm32_cpu.operand_m[20]
.sym 61912 $abc$46512$n4753
.sym 61913 $abc$46512$n3891
.sym 61914 $abc$46512$n4619
.sym 61915 lm32_cpu.bypass_data_1[19]
.sym 61920 lm32_cpu.load_store_unit.byte_enable_m[3]
.sym 61924 lm32_cpu.store_operand_x[11]
.sym 61926 lm32_cpu.store_operand_x[3]
.sym 61927 lm32_cpu.size_x[1]
.sym 61930 $abc$46512$n3891
.sym 61931 $abc$46512$n4619
.sym 61932 $abc$46512$n4723
.sym 61933 lm32_cpu.bypass_data_1[22]
.sym 61936 $abc$46512$n6993_1
.sym 61937 lm32_cpu.x_result[10]
.sym 61938 $abc$46512$n6783_1
.sym 61939 $abc$46512$n4663
.sym 61940 $abc$46512$n2562
.sym 61941 sys_clk_$glb_clk
.sym 61942 lm32_cpu.rst_i_$glb_sr
.sym 61943 $abc$46512$n4702
.sym 61944 $abc$46512$n4713
.sym 61945 $abc$46512$n4643
.sym 61946 lm32_cpu.store_operand_x[28]
.sym 61947 $abc$46512$n4744_1
.sym 61948 $abc$46512$n4723
.sym 61949 lm32_cpu.store_operand_x[21]
.sym 61950 lm32_cpu.mc_arithmetic.operand_1_d[6]
.sym 61952 lm32_cpu.load_store_unit.store_data_m[25]
.sym 61953 $abc$46512$n8004
.sym 61954 lm32_cpu.branch_target_x[24]
.sym 61955 lm32_cpu.eba[7]
.sym 61956 $abc$46512$n4994
.sym 61957 lm32_cpu.load_store_unit.store_data_x[11]
.sym 61958 $abc$46512$n2562
.sym 61959 lm32_cpu.load_store_unit.store_data_x[9]
.sym 61960 $abc$46512$n6918_1
.sym 61961 $abc$46512$n4625
.sym 61962 sram_bus_dat_w[0]
.sym 61963 $abc$46512$n4799
.sym 61964 lm32_cpu.bypass_data_1[5]
.sym 61965 lm32_cpu.branch_target_x[8]
.sym 61966 lm32_cpu.mc_arithmetic.operand_1_d[0]
.sym 61967 $abc$46512$n3625
.sym 61968 lm32_cpu.pc_x[23]
.sym 61970 $abc$46512$n3668_1
.sym 61972 lm32_cpu.load_store_unit.d_sel_o[3]
.sym 61973 lm32_cpu.size_x[0]
.sym 61974 lm32_cpu.store_operand_x[3]
.sym 61975 $abc$46512$n5252
.sym 61976 $abc$46512$n3891
.sym 61977 lm32_cpu.store_operand_x[7]
.sym 61978 $abc$46512$n5190_1
.sym 61984 lm32_cpu.pc_x[23]
.sym 61985 $abc$46512$n4791
.sym 61987 $abc$46512$n3891
.sym 61988 lm32_cpu.bypass_data_1[15]
.sym 61989 $abc$46512$n5183_1
.sym 61994 lm32_cpu.load_store_unit.store_data_x[8]
.sym 61996 lm32_cpu.load_store_unit.store_data_x[10]
.sym 61999 $abc$46512$n4619
.sym 62000 $abc$46512$n4702
.sym 62002 lm32_cpu.instruction_unit.branch_target_m[23]
.sym 62006 $abc$46512$n4663
.sym 62007 lm32_cpu.bypass_data_1[24]
.sym 62009 lm32_cpu.bypass_data_1[20]
.sym 62010 lm32_cpu.pc_x[19]
.sym 62011 lm32_cpu.x_result[11]
.sym 62012 $abc$46512$n4744_1
.sym 62017 $abc$46512$n4619
.sym 62018 $abc$46512$n3891
.sym 62019 lm32_cpu.bypass_data_1[20]
.sym 62020 $abc$46512$n4744_1
.sym 62023 $abc$46512$n5183_1
.sym 62024 lm32_cpu.pc_x[23]
.sym 62026 lm32_cpu.instruction_unit.branch_target_m[23]
.sym 62031 lm32_cpu.x_result[11]
.sym 62035 $abc$46512$n4791
.sym 62036 lm32_cpu.bypass_data_1[15]
.sym 62038 $abc$46512$n4663
.sym 62042 lm32_cpu.load_store_unit.store_data_x[10]
.sym 62049 lm32_cpu.load_store_unit.store_data_x[8]
.sym 62053 $abc$46512$n4619
.sym 62054 $abc$46512$n3891
.sym 62055 $abc$46512$n4702
.sym 62056 lm32_cpu.bypass_data_1[24]
.sym 62061 lm32_cpu.pc_x[19]
.sym 62063 $abc$46512$n2450_$glb_ce
.sym 62064 sys_clk_$glb_clk
.sym 62065 lm32_cpu.rst_i_$glb_sr
.sym 62066 lm32_cpu.mc_arithmetic.operand_1_d[14]
.sym 62067 lm32_cpu.load_store_unit.store_data_m[28]
.sym 62068 lm32_cpu.mc_arithmetic.operand_1_d[7]
.sym 62069 lm32_cpu.mc_arithmetic.operand_1_d[4]
.sym 62070 lm32_cpu.instruction_unit.branch_target_m[22]
.sym 62071 lm32_cpu.instruction_unit.branch_target_m[15]
.sym 62072 $abc$46512$n4993
.sym 62073 $abc$46512$n4995_1
.sym 62074 $abc$46512$n5432
.sym 62075 $abc$46512$n4723
.sym 62077 $abc$46512$n2767
.sym 62079 $abc$46512$n6902_1
.sym 62080 $abc$46512$n6854
.sym 62081 lm32_cpu.pc_d[7]
.sym 62082 lm32_cpu.mc_arithmetic.operand_1_d[2]
.sym 62083 lm32_cpu.instruction_unit.instruction_d[4]
.sym 62084 $abc$46512$n3993
.sym 62085 $abc$46512$n4644
.sym 62086 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 62087 $abc$46512$n4619
.sym 62088 $abc$46512$n4644
.sym 62089 $abc$46512$n4643
.sym 62090 lm32_cpu.bypass_data_1[14]
.sym 62091 storage_1[0][5]
.sym 62092 $abc$46512$n6894_1
.sym 62093 lm32_cpu.read_idx_0_d[0]
.sym 62094 $abc$46512$n5484
.sym 62095 $abc$46512$n5396_1
.sym 62096 $abc$46512$n5347
.sym 62098 lm32_cpu.instruction_unit.branch_predict_address_d[24]
.sym 62099 lm32_cpu.write_idx_w[1]
.sym 62108 $abc$46512$n6993_1
.sym 62109 lm32_cpu.instruction_unit.branch_predict_address_d[24]
.sym 62113 lm32_cpu.store_operand_x[10]
.sym 62114 lm32_cpu.instruction_unit.branch_target_m[7]
.sym 62115 $abc$46512$n4979
.sym 62118 $abc$46512$n5364_1
.sym 62122 $abc$46512$n5183_1
.sym 62123 lm32_cpu.read_idx_0_d[2]
.sym 62125 lm32_cpu.size_x[1]
.sym 62126 $abc$46512$n6827
.sym 62128 lm32_cpu.store_operand_x[2]
.sym 62129 $abc$46512$n4993
.sym 62130 $abc$46512$n3668_1
.sym 62131 lm32_cpu.x_result[10]
.sym 62135 lm32_cpu.bypass_data_1[3]
.sym 62136 $abc$46512$n6783_1
.sym 62137 lm32_cpu.pc_d[7]
.sym 62138 lm32_cpu.pc_x[7]
.sym 62140 lm32_cpu.read_idx_0_d[2]
.sym 62146 lm32_cpu.bypass_data_1[3]
.sym 62152 $abc$46512$n5364_1
.sym 62154 lm32_cpu.instruction_unit.branch_predict_address_d[24]
.sym 62155 $abc$46512$n6827
.sym 62159 lm32_cpu.pc_x[7]
.sym 62160 lm32_cpu.instruction_unit.branch_target_m[7]
.sym 62161 $abc$46512$n5183_1
.sym 62164 lm32_cpu.store_operand_x[10]
.sym 62165 lm32_cpu.store_operand_x[2]
.sym 62166 lm32_cpu.size_x[1]
.sym 62170 $abc$46512$n3668_1
.sym 62171 $abc$46512$n4993
.sym 62172 $abc$46512$n4979
.sym 62176 $abc$46512$n6783_1
.sym 62177 $abc$46512$n6993_1
.sym 62179 lm32_cpu.x_result[10]
.sym 62184 lm32_cpu.pc_d[7]
.sym 62186 $abc$46512$n2454_$glb_ce
.sym 62187 sys_clk_$glb_clk
.sym 62188 lm32_cpu.rst_i_$glb_sr
.sym 62189 lm32_cpu.pc_x[23]
.sym 62190 lm32_cpu.store_operand_x[5]
.sym 62191 $abc$46512$n5420_1
.sym 62192 basesoc_sram_we[3]
.sym 62193 $abc$46512$n5448
.sym 62194 lm32_cpu.load_store_unit.store_data_m[14]
.sym 62195 basesoc_sram_we[0]
.sym 62196 lm32_cpu.load_store_unit.store_data_m[21]
.sym 62197 $abc$46512$n4979
.sym 62198 lm32_cpu.instruction_unit.instruction_d[7]
.sym 62199 $abc$46512$n8002
.sym 62200 storage_1[12][6]
.sym 62201 $abc$46512$n1649
.sym 62202 $abc$46512$n4389_1
.sym 62203 lm32_cpu.mc_arithmetic.operand_1_d[3]
.sym 62204 lm32_cpu.mc_arithmetic.operand_1_d[4]
.sym 62205 $abc$46512$n6843_1
.sym 62206 $abc$46512$n4184_1
.sym 62207 lm32_cpu.bypass_data_1[4]
.sym 62208 $abc$46512$n4663
.sym 62209 lm32_cpu.instruction_unit.instruction_d[3]
.sym 62210 lm32_cpu.instruction_unit.branch_target_m[7]
.sym 62211 lm32_cpu.bypass_data_1[7]
.sym 62212 $abc$46512$n6993_1
.sym 62213 lm32_cpu.operand_m[11]
.sym 62214 $abc$46512$n4994
.sym 62215 lm32_cpu.w_result_sel_load_d
.sym 62216 lm32_cpu.bypass_data_1[6]
.sym 62217 lm32_cpu.eret_x
.sym 62218 basesoc_sram_we[0]
.sym 62219 lm32_cpu.pc_x[26]
.sym 62220 sram_bus_dat_w[5]
.sym 62221 $abc$46512$n4993
.sym 62222 $abc$46512$n5178
.sym 62223 $abc$46512$n2463
.sym 62224 $abc$46512$n5347
.sym 62234 lm32_cpu.bypass_data_1[24]
.sym 62242 lm32_cpu.store_operand_x[15]
.sym 62243 lm32_cpu.store_operand_x[7]
.sym 62248 lm32_cpu.read_idx_0_d[1]
.sym 62249 lm32_cpu.bypass_data_1[5]
.sym 62250 lm32_cpu.size_x[1]
.sym 62251 lm32_cpu.bypass_data_1[7]
.sym 62253 lm32_cpu.read_idx_0_d[0]
.sym 62254 lm32_cpu.bypass_data_1[15]
.sym 62261 lm32_cpu.bypass_data_1[22]
.sym 62263 lm32_cpu.bypass_data_1[24]
.sym 62269 lm32_cpu.store_operand_x[15]
.sym 62270 lm32_cpu.store_operand_x[7]
.sym 62272 lm32_cpu.size_x[1]
.sym 62278 lm32_cpu.read_idx_0_d[0]
.sym 62283 lm32_cpu.bypass_data_1[5]
.sym 62290 lm32_cpu.bypass_data_1[15]
.sym 62295 lm32_cpu.bypass_data_1[7]
.sym 62301 lm32_cpu.bypass_data_1[22]
.sym 62306 lm32_cpu.read_idx_0_d[1]
.sym 62309 $abc$46512$n2454_$glb_ce
.sym 62310 sys_clk_$glb_clk
.sym 62311 lm32_cpu.rst_i_$glb_sr
.sym 62312 lm32_cpu.load_store_unit.store_data_x[14]
.sym 62313 lm32_cpu.branch_target_x[28]
.sym 62314 lm32_cpu.store_operand_x[6]
.sym 62315 $abc$46512$n5484
.sym 62316 $abc$46512$n5448
.sym 62317 lm32_cpu.store_operand_x[6]
.sym 62318 lm32_cpu.branch_target_x[10]
.sym 62319 lm32_cpu.store_operand_x[14]
.sym 62320 lm32_cpu.instruction_unit.branch_predict_address_d[18]
.sym 62321 lm32_cpu.mc_arithmetic.operand_0_d[4]
.sym 62324 $abc$46512$n6862_1
.sym 62325 basesoc_sram_we[0]
.sym 62326 $abc$46512$n8002
.sym 62327 $abc$46512$n2567
.sym 62328 lm32_cpu.load_store_unit.store_data_x[15]
.sym 62329 lm32_cpu.decoder.branch_offset[22]
.sym 62330 lm32_cpu.instruction_unit.branch_predict_address_d[17]
.sym 62331 lm32_cpu.pc_x[23]
.sym 62332 lm32_cpu.m_result_sel_compare_m
.sym 62333 $abc$46512$n4376_1
.sym 62334 lm32_cpu.load_store_unit.store_data_m[10]
.sym 62336 lm32_cpu.size_x[1]
.sym 62339 $abc$46512$n3624
.sym 62340 $abc$46512$n3370
.sym 62341 lm32_cpu.write_idx_w[2]
.sym 62342 $abc$46512$n5183_1
.sym 62343 $abc$46512$n6910_1
.sym 62344 $abc$46512$n3624
.sym 62346 $abc$46512$n6894_1
.sym 62347 lm32_cpu.size_d[0]
.sym 62353 lm32_cpu.x_result[6]
.sym 62357 $abc$46512$n446
.sym 62359 lm32_cpu.operand_m[14]
.sym 62360 $abc$46512$n6892_1
.sym 62362 lm32_cpu.m_result_sel_compare_m
.sym 62364 basesoc_sram_we[3]
.sym 62365 lm32_cpu.x_result[14]
.sym 62366 $abc$46512$n6893_1
.sym 62367 lm32_cpu.operand_m[14]
.sym 62368 $abc$46512$n6783_1
.sym 62369 lm32_cpu.instruction_unit.branch_target_m[26]
.sym 62370 $abc$46512$n5183_1
.sym 62371 $abc$46512$n3641
.sym 62374 basesoc_sram_we[2]
.sym 62375 $abc$46512$n3649
.sym 62376 $abc$46512$n3624
.sym 62379 lm32_cpu.pc_x[26]
.sym 62381 $abc$46512$n4867_1
.sym 62382 $abc$46512$n4796_1
.sym 62383 $abc$46512$n4798_1
.sym 62386 $abc$46512$n4796_1
.sym 62387 lm32_cpu.x_result[14]
.sym 62388 $abc$46512$n6783_1
.sym 62389 $abc$46512$n4798_1
.sym 62392 $abc$46512$n6892_1
.sym 62393 $abc$46512$n3641
.sym 62394 $abc$46512$n3624
.sym 62395 $abc$46512$n6893_1
.sym 62399 lm32_cpu.pc_x[26]
.sym 62400 lm32_cpu.instruction_unit.branch_target_m[26]
.sym 62401 $abc$46512$n5183_1
.sym 62405 basesoc_sram_we[3]
.sym 62411 basesoc_sram_we[2]
.sym 62416 $abc$46512$n3624
.sym 62417 lm32_cpu.operand_m[14]
.sym 62418 lm32_cpu.x_result[14]
.sym 62419 lm32_cpu.m_result_sel_compare_m
.sym 62422 $abc$46512$n3649
.sym 62424 lm32_cpu.m_result_sel_compare_m
.sym 62425 lm32_cpu.operand_m[14]
.sym 62429 lm32_cpu.x_result[6]
.sym 62430 $abc$46512$n4867_1
.sym 62431 $abc$46512$n6783_1
.sym 62433 sys_clk_$glb_clk
.sym 62434 $abc$46512$n446
.sym 62435 lm32_cpu.m_bypass_enable_m
.sym 62436 $abc$46512$n5183_1
.sym 62437 $abc$46512$n3640
.sym 62438 lm32_cpu.branch_predict_taken_m
.sym 62439 $abc$46512$n3620
.sym 62440 lm32_cpu.branch_predict_m
.sym 62441 $abc$46512$n3621
.sym 62442 $abc$46512$n3624
.sym 62443 lm32_cpu.pc_m[1]
.sym 62444 lm32_cpu.pc_f[10]
.sym 62446 lm32_cpu.pc_m[1]
.sym 62447 $abc$46512$n5252
.sym 62448 lm32_cpu.m_result_sel_compare_m
.sym 62449 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 62450 lm32_cpu.instruction_unit.branch_target_m[29]
.sym 62451 $abc$46512$n2562
.sym 62452 lm32_cpu.instruction_unit.branch_predict_address_d[28]
.sym 62453 lm32_cpu.load_store_unit.d_adr_o[18]
.sym 62454 lm32_cpu.pc_m[16]
.sym 62455 $abc$46512$n5252
.sym 62456 $abc$46512$n4368_1
.sym 62457 $abc$46512$n5925
.sym 62458 lm32_cpu.store_operand_x[6]
.sym 62459 $abc$46512$n4409_1
.sym 62460 basesoc_sram_we[2]
.sym 62461 lm32_cpu.write_idx_w[0]
.sym 62462 lm32_cpu.read_idx_0_d[1]
.sym 62464 lm32_cpu.write_idx_w[2]
.sym 62465 lm32_cpu.store_operand_x[7]
.sym 62466 lm32_cpu.size_x[0]
.sym 62467 $abc$46512$n5252
.sym 62469 $abc$46512$n4614
.sym 62470 lm32_cpu.size_x[0]
.sym 62477 $abc$46512$n3735_1
.sym 62478 lm32_cpu.x_result[4]
.sym 62479 lm32_cpu.write_idx_w[0]
.sym 62480 $abc$46512$n5925
.sym 62481 lm32_cpu.sign_extend_d
.sym 62484 lm32_cpu.write_idx_w[4]
.sym 62487 lm32_cpu.w_result_sel_load_d
.sym 62488 lm32_cpu.write_idx_w[2]
.sym 62489 $abc$46512$n3605
.sym 62491 $abc$46512$n5176
.sym 62492 $abc$46512$n5178
.sym 62494 lm32_cpu.size_x[0]
.sym 62497 lm32_cpu.write_idx_w[1]
.sym 62498 lm32_cpu.write_idx_w[3]
.sym 62499 $abc$46512$n5180
.sym 62501 $abc$46512$n5174
.sym 62503 $abc$46512$n5182
.sym 62504 $abc$46512$n3624
.sym 62507 $abc$46512$n4410_1
.sym 62511 lm32_cpu.w_result_sel_load_d
.sym 62515 lm32_cpu.write_idx_w[1]
.sym 62516 lm32_cpu.write_idx_w[3]
.sym 62517 $abc$46512$n5180
.sym 62518 $abc$46512$n5176
.sym 62521 $abc$46512$n5925
.sym 62528 lm32_cpu.size_x[0]
.sym 62533 lm32_cpu.x_result[4]
.sym 62534 $abc$46512$n3624
.sym 62535 $abc$46512$n4410_1
.sym 62539 lm32_cpu.write_idx_w[2]
.sym 62540 $abc$46512$n5174
.sym 62541 lm32_cpu.write_idx_w[0]
.sym 62542 $abc$46512$n5178
.sym 62546 lm32_cpu.sign_extend_d
.sym 62551 $abc$46512$n3735_1
.sym 62552 $abc$46512$n3605
.sym 62553 lm32_cpu.write_idx_w[4]
.sym 62554 $abc$46512$n5182
.sym 62555 $abc$46512$n2454_$glb_ce
.sym 62556 sys_clk_$glb_clk
.sym 62557 lm32_cpu.rst_i_$glb_sr
.sym 62558 lm32_cpu.operand_m[4]
.sym 62559 $abc$46512$n4616
.sym 62560 lm32_cpu.pc_m[28]
.sym 62561 $abc$46512$n4614
.sym 62562 lm32_cpu.pc_m[27]
.sym 62563 lm32_cpu.pc_m[25]
.sym 62564 $abc$46512$n4617
.sym 62565 $abc$46512$n4615
.sym 62567 $abc$46512$n5476
.sym 62568 lm32_cpu.write_enable_q_w
.sym 62569 $abc$46512$n2767
.sym 62570 lm32_cpu.load_store_unit.exception_m
.sym 62571 lm32_cpu.m_result_sel_compare_m
.sym 62572 slave_sel_r[0]
.sym 62573 $abc$46512$n2687
.sym 62574 $abc$46512$n6783_1
.sym 62575 lm32_cpu.instruction_unit.branch_target_m[27]
.sym 62576 lm32_cpu.condition_met_m
.sym 62577 lm32_cpu.pc_x[10]
.sym 62578 lm32_cpu.eba[10]
.sym 62579 $abc$46512$n5183_1
.sym 62580 $abc$46512$n4409_1
.sym 62581 $abc$46512$n3640
.sym 62582 lm32_cpu.read_idx_1_d[0]
.sym 62583 lm32_cpu.write_idx_w[1]
.sym 62584 $abc$46512$n3641
.sym 62585 $abc$46512$n5180
.sym 62586 lm32_cpu.data_bus_error_exception_m
.sym 62587 lm32_cpu.write_idx_w[2]
.sym 62588 lm32_cpu.write_enable_q_w
.sym 62589 lm32_cpu.read_idx_0_d[0]
.sym 62591 $abc$46512$n5396_1
.sym 62592 lm32_cpu.pc_m[8]
.sym 62593 lm32_cpu.write_idx_w[0]
.sym 62600 lm32_cpu.pc_m[26]
.sym 62604 lm32_cpu.memop_pc_w[26]
.sym 62605 lm32_cpu.pc_x[26]
.sym 62607 lm32_cpu.memop_pc_w[25]
.sym 62608 lm32_cpu.pc_x[4]
.sym 62611 lm32_cpu.memop_pc_w[27]
.sym 62613 lm32_cpu.pc_x[23]
.sym 62614 lm32_cpu.memop_pc_w[23]
.sym 62619 lm32_cpu.data_bus_error_exception_m
.sym 62620 lm32_cpu.pc_m[25]
.sym 62624 lm32_cpu.pc_x[5]
.sym 62625 lm32_cpu.pc_m[23]
.sym 62627 lm32_cpu.pc_m[27]
.sym 62632 lm32_cpu.data_bus_error_exception_m
.sym 62633 lm32_cpu.pc_m[25]
.sym 62635 lm32_cpu.memop_pc_w[25]
.sym 62639 lm32_cpu.pc_x[26]
.sym 62647 lm32_cpu.pc_x[23]
.sym 62651 lm32_cpu.memop_pc_w[23]
.sym 62652 lm32_cpu.pc_m[23]
.sym 62653 lm32_cpu.data_bus_error_exception_m
.sym 62658 lm32_cpu.pc_x[4]
.sym 62662 lm32_cpu.memop_pc_w[26]
.sym 62664 lm32_cpu.pc_m[26]
.sym 62665 lm32_cpu.data_bus_error_exception_m
.sym 62668 lm32_cpu.data_bus_error_exception_m
.sym 62669 lm32_cpu.memop_pc_w[27]
.sym 62671 lm32_cpu.pc_m[27]
.sym 62677 lm32_cpu.pc_x[5]
.sym 62678 $abc$46512$n2450_$glb_ce
.sym 62679 sys_clk_$glb_clk
.sym 62680 lm32_cpu.rst_i_$glb_sr
.sym 62681 $abc$46512$n3645
.sym 62682 storage_1[12][1]
.sym 62683 $abc$46512$n3646
.sym 62684 $abc$46512$n7008_1
.sym 62685 $abc$46512$n3874
.sym 62686 $abc$46512$n4416_1
.sym 62687 storage_1[12][5]
.sym 62688 $abc$46512$n3641
.sym 62690 $abc$46512$n3610
.sym 62691 spiflash_cs_n
.sym 62693 lm32_cpu.read_idx_1_d[1]
.sym 62694 lm32_cpu.pc_x[4]
.sym 62696 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 62697 $abc$46512$n5252
.sym 62698 $abc$46512$n1649
.sym 62699 $abc$46512$n4449_1
.sym 62700 lm32_cpu.operand_m[14]
.sym 62701 lm32_cpu.instruction_unit.instruction_d[3]
.sym 62702 lm32_cpu.x_result[4]
.sym 62703 $abc$46512$n4146
.sym 62704 lm32_cpu.pc_m[28]
.sym 62705 lm32_cpu.pc_x[25]
.sym 62706 $abc$46512$n5178
.sym 62707 lm32_cpu.read_idx_0_d[1]
.sym 62708 sram_bus_dat_w[5]
.sym 62709 $abc$46512$n6035
.sym 62710 lm32_cpu.read_idx_1_d[0]
.sym 62711 $abc$46512$n3607
.sym 62712 $abc$46512$n6035
.sym 62713 $abc$46512$n6035
.sym 62715 lm32_cpu.write_idx_w[3]
.sym 62716 lm32_cpu.load_store_unit.d_sel_o[1]
.sym 62723 lm32_cpu.pc_m[26]
.sym 62724 lm32_cpu.memop_pc_w[8]
.sym 62726 lm32_cpu.pc_m[27]
.sym 62727 lm32_cpu.pc_m[25]
.sym 62731 lm32_cpu.memop_pc_w[1]
.sym 62732 lm32_cpu.pc_m[23]
.sym 62740 $abc$46512$n2463
.sym 62741 lm32_cpu.pc_m[1]
.sym 62746 lm32_cpu.data_bus_error_exception_m
.sym 62752 lm32_cpu.pc_m[8]
.sym 62756 lm32_cpu.pc_m[25]
.sym 62761 lm32_cpu.pc_m[1]
.sym 62770 lm32_cpu.pc_m[8]
.sym 62773 lm32_cpu.pc_m[8]
.sym 62775 lm32_cpu.data_bus_error_exception_m
.sym 62776 lm32_cpu.memop_pc_w[8]
.sym 62781 lm32_cpu.pc_m[27]
.sym 62787 lm32_cpu.pc_m[26]
.sym 62791 lm32_cpu.memop_pc_w[1]
.sym 62792 lm32_cpu.data_bus_error_exception_m
.sym 62794 lm32_cpu.pc_m[1]
.sym 62797 lm32_cpu.pc_m[23]
.sym 62801 $abc$46512$n2463
.sym 62802 sys_clk_$glb_clk
.sym 62803 lm32_cpu.rst_i_$glb_sr
.sym 62804 lm32_cpu.write_idx_w[1]
.sym 62805 $abc$46512$n5180
.sym 62806 lm32_cpu.write_idx_w[2]
.sym 62807 lm32_cpu.write_idx_w[3]
.sym 62808 $abc$46512$n6794_1
.sym 62809 lm32_cpu.write_idx_w[0]
.sym 62810 lm32_cpu.read_idx_1_d[3]
.sym 62811 lm32_cpu.read_idx_1_d[4]
.sym 62813 spiflash_bus_adr[2]
.sym 62814 spiflash_bus_adr[2]
.sym 62816 $abc$46512$n2562
.sym 62817 storage_1[10][1]
.sym 62818 $abc$46512$n3649
.sym 62819 $abc$46512$n3664_1
.sym 62820 lm32_cpu.operand_m[14]
.sym 62821 storage_1[4][1]
.sym 62822 lm32_cpu.operand_m[28]
.sym 62824 $abc$46512$n2562
.sym 62825 $abc$46512$n2564
.sym 62826 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 62827 shared_dat_r[24]
.sym 62828 lm32_cpu.size_x[1]
.sym 62831 $abc$46512$n3108
.sym 62832 $abc$46512$n3370
.sym 62834 lm32_cpu.read_idx_0_d[4]
.sym 62835 lm32_cpu.read_idx_0_d[1]
.sym 62836 storage_1[12][5]
.sym 62837 csrbank2_reload0_w[2]
.sym 62838 $abc$46512$n5190
.sym 62839 $abc$46512$n2775
.sym 62845 lm32_cpu.read_idx_1_d[0]
.sym 62846 $abc$46512$n5181
.sym 62847 $abc$46512$n4411_1
.sym 62850 $abc$46512$n4416_1
.sym 62851 $abc$46512$n3731_1
.sym 62852 $abc$46512$n3641
.sym 62853 lm32_cpu.read_idx_0_d[2]
.sym 62854 lm32_cpu.read_idx_0_d[1]
.sym 62855 $abc$46512$n3753_1
.sym 62856 lm32_cpu.write_enable_q_w
.sym 62859 lm32_cpu.read_idx_0_d[0]
.sym 62860 lm32_cpu.read_idx_0_d[4]
.sym 62861 lm32_cpu.write_idx_w[1]
.sym 62863 lm32_cpu.write_idx_w[2]
.sym 62866 lm32_cpu.write_idx_w[0]
.sym 62869 $abc$46512$n6035
.sym 62871 $abc$46512$n3607
.sym 62872 $abc$46512$n6035
.sym 62873 $abc$46512$n6794_1
.sym 62878 $abc$46512$n3731_1
.sym 62880 lm32_cpu.read_idx_1_d[0]
.sym 62881 $abc$46512$n3607
.sym 62884 $abc$46512$n4416_1
.sym 62886 $abc$46512$n3641
.sym 62887 $abc$46512$n4411_1
.sym 62890 $abc$46512$n3731_1
.sym 62891 $abc$46512$n3607
.sym 62892 lm32_cpu.read_idx_1_d[0]
.sym 62893 $abc$46512$n6035
.sym 62896 $abc$46512$n6035
.sym 62898 $abc$46512$n5181
.sym 62902 $abc$46512$n6035
.sym 62903 $abc$46512$n3753_1
.sym 62904 lm32_cpu.read_idx_0_d[4]
.sym 62905 $abc$46512$n3607
.sym 62908 $abc$46512$n6794_1
.sym 62909 lm32_cpu.write_idx_w[2]
.sym 62910 lm32_cpu.read_idx_0_d[2]
.sym 62911 lm32_cpu.write_enable_q_w
.sym 62914 lm32_cpu.write_idx_w[1]
.sym 62915 lm32_cpu.read_idx_0_d[0]
.sym 62916 lm32_cpu.read_idx_0_d[1]
.sym 62917 lm32_cpu.write_idx_w[0]
.sym 62920 $abc$46512$n3753_1
.sym 62921 lm32_cpu.read_idx_0_d[4]
.sym 62922 $abc$46512$n3607
.sym 62925 sys_clk_$glb_clk
.sym 62926 lm32_cpu.rst_i_$glb_sr
.sym 62927 $abc$46512$n5178
.sym 62928 lm32_cpu.load_store_unit.wb_data_m[11]
.sym 62929 $abc$46512$n2552
.sym 62930 $abc$46512$n5190
.sym 62931 basesoc_sram_we[2]
.sym 62932 storage_1[10][6]
.sym 62933 lm32_cpu.branch_target_x[28]
.sym 62934 storage_1[10][4]
.sym 62935 lm32_cpu.data_bus_error_exception_m
.sym 62936 $abc$46512$n5181
.sym 62939 lm32_cpu.operand_w[14]
.sym 62940 lm32_cpu.instruction_unit.icache_refill_request
.sym 62941 lm32_cpu.write_enable_q_w
.sym 62942 grant
.sym 62943 $abc$46512$n4411_1
.sym 62945 lm32_cpu.branch_target_x[16]
.sym 62947 $abc$46512$n3731_1
.sym 62948 $abc$46512$n5180
.sym 62949 $abc$46512$n5176
.sym 62951 lm32_cpu.write_idx_w[2]
.sym 62952 basesoc_sram_we[2]
.sym 62953 lm32_cpu.store_operand_x[7]
.sym 62954 $abc$46512$n2564
.sym 62955 $abc$46512$n2552
.sym 62957 lm32_cpu.write_idx_w[0]
.sym 62958 lm32_cpu.size_x[0]
.sym 62959 storage[11][0]
.sym 62960 lm32_cpu.load_store_unit.d_we_o
.sym 62961 lm32_cpu.read_idx_0_d[1]
.sym 62962 request[1]
.sym 62969 lm32_cpu.read_idx_0_d[1]
.sym 62972 lm32_cpu.load_store_unit.wb_data_m[22]
.sym 62973 lm32_cpu.read_idx_0_d[2]
.sym 62976 $abc$46512$n3743_1
.sym 62977 lm32_cpu.load_store_unit.wb_data_m[10]
.sym 62979 $abc$46512$n3748_1
.sym 62981 $abc$46512$n6035
.sym 62983 $abc$46512$n3607
.sym 62988 lm32_cpu.size_x[1]
.sym 62992 $abc$46512$n5185
.sym 62993 lm32_cpu.load_store_unit.wb_data_m[11]
.sym 63001 $abc$46512$n3748_1
.sym 63002 lm32_cpu.read_idx_0_d[1]
.sym 63003 $abc$46512$n3607
.sym 63007 $abc$46512$n5185
.sym 63013 lm32_cpu.load_store_unit.wb_data_m[22]
.sym 63020 lm32_cpu.load_store_unit.wb_data_m[10]
.sym 63027 lm32_cpu.load_store_unit.wb_data_m[11]
.sym 63032 lm32_cpu.size_x[1]
.sym 63037 $abc$46512$n3607
.sym 63038 $abc$46512$n3743_1
.sym 63039 $abc$46512$n6035
.sym 63040 lm32_cpu.read_idx_0_d[2]
.sym 63048 sys_clk_$glb_clk
.sym 63049 lm32_cpu.rst_i_$glb_sr
.sym 63050 $abc$46512$n7025
.sym 63051 $abc$46512$n2560
.sym 63052 storage_1[14][5]
.sym 63053 $abc$46512$n5893
.sym 63055 $abc$46512$n5875_1
.sym 63056 $abc$46512$n5016_1
.sym 63057 lm32_cpu.store_operand_x[7]
.sym 63058 $abc$46512$n3743_1
.sym 63062 lm32_cpu.read_idx_0_d[2]
.sym 63064 slave_sel_r[0]
.sym 63065 lm32_cpu.load_store_unit.exception_m
.sym 63066 lm32_cpu.read_idx_0_d[3]
.sym 63067 $abc$46512$n7019
.sym 63068 lm32_cpu.write_idx_w[4]
.sym 63070 $abc$46512$n3751_1
.sym 63071 $abc$46512$n8002
.sym 63072 slave_sel_r[2]
.sym 63074 spiflash_sr[16]
.sym 63075 $abc$46512$n5396_1
.sym 63076 lm32_cpu.size_x[1]
.sym 63077 $abc$46512$n2552
.sym 63078 basesoc_sram_we[2]
.sym 63079 $abc$46512$n7028_1
.sym 63081 $abc$46512$n8644
.sym 63083 grant
.sym 63091 grant
.sym 63092 $abc$46512$n5167_1
.sym 63098 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 63102 storage_1[11][2]
.sym 63104 storage_1[10][2]
.sym 63105 $abc$46512$n7013
.sym 63108 $abc$46512$n5016_1
.sym 63109 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 63111 lm32_cpu.write_enable_q_w
.sym 63112 $abc$46512$n5840
.sym 63113 $abc$46512$n5841
.sym 63114 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 63117 $abc$46512$n3588
.sym 63118 request[1]
.sym 63119 $abc$46512$n5018_1
.sym 63121 $abc$46512$n2809
.sym 63127 $abc$46512$n5018_1
.sym 63137 $abc$46512$n5167_1
.sym 63139 $abc$46512$n2809
.sym 63142 $abc$46512$n3588
.sym 63143 grant
.sym 63144 $abc$46512$n5016_1
.sym 63145 request[1]
.sym 63154 $abc$46512$n5840
.sym 63155 $abc$46512$n5841
.sym 63156 $abc$46512$n7013
.sym 63157 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 63160 storage_1[10][2]
.sym 63161 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 63162 storage_1[11][2]
.sym 63163 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 63169 lm32_cpu.write_enable_q_w
.sym 63171 sys_clk_$glb_clk
.sym 63172 lm32_cpu.rst_i_$glb_sr
.sym 63173 lm32_cpu.load_store_unit.d_stb_o
.sym 63174 lm32_cpu.load_store_unit.store_data_x[12]
.sym 63175 $abc$46512$n5862_1
.sym 63176 $abc$46512$n3595_1
.sym 63177 $abc$46512$n5867
.sym 63178 $abc$46512$n5397_1
.sym 63179 basesoc_sram_we[1]
.sym 63180 $abc$46512$n3596
.sym 63182 lm32_cpu.load_store_unit.data_w[20]
.sym 63185 $abc$46512$n5161_1
.sym 63186 $abc$46512$n5005
.sym 63187 sram_bus_dat_w[3]
.sym 63188 storage_1[11][2]
.sym 63189 $abc$46512$n7573
.sym 63190 grant
.sym 63191 $abc$46512$n2811
.sym 63194 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 63195 grant
.sym 63196 storage_1[8][5]
.sym 63197 lm32_cpu.pc_x[25]
.sym 63198 $abc$46512$n5840
.sym 63199 $abc$46512$n6035
.sym 63200 sram_bus_dat_w[5]
.sym 63201 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 63202 $abc$46512$n5158_1
.sym 63203 $abc$46512$n5113_1
.sym 63204 spiflash_bitbang_en_storage_full
.sym 63205 $abc$46512$n6035
.sym 63206 $abc$46512$n7024_1
.sym 63208 lm32_cpu.load_store_unit.d_sel_o[1]
.sym 63216 $abc$46512$n2811
.sym 63217 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 63224 $abc$46512$n6035
.sym 63225 request[1]
.sym 63228 grant
.sym 63229 $abc$46512$n3588
.sym 63230 lm32_cpu.load_store_unit.d_we_o
.sym 63231 sram_bus_dat_w[5]
.sym 63234 storage_1[8][6]
.sym 63235 $abc$46512$n5397_1
.sym 63237 storage_1[12][6]
.sym 63239 $abc$46512$n7028_1
.sym 63241 $abc$46512$n8644
.sym 63243 grant
.sym 63244 sram_bus_dat_w[6]
.sym 63245 sram_bus_dat_w[0]
.sym 63248 sram_bus_dat_w[5]
.sym 63253 sram_bus_dat_w[6]
.sym 63260 $abc$46512$n5397_1
.sym 63266 $abc$46512$n2811
.sym 63273 sram_bus_dat_w[0]
.sym 63277 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 63278 storage_1[8][6]
.sym 63279 storage_1[12][6]
.sym 63280 $abc$46512$n7028_1
.sym 63283 grant
.sym 63284 $abc$46512$n5397_1
.sym 63285 lm32_cpu.load_store_unit.d_we_o
.sym 63289 grant
.sym 63290 $abc$46512$n3588
.sym 63291 $abc$46512$n6035
.sym 63292 request[1]
.sym 63293 $abc$46512$n8644
.sym 63294 sys_clk_$glb_clk
.sym 63298 spiflash_bitbang_storage_full[1]
.sym 63299 storage[13][5]
.sym 63300 storage_1[8][6]
.sym 63301 lm32_cpu.size_x[1]
.sym 63302 $abc$46512$n5869
.sym 63304 slave_sel[0]
.sym 63306 spiflash_clk
.sym 63308 $abc$46512$n7026_1
.sym 63309 basesoc_sram_we[1]
.sym 63310 $abc$46512$n5167_1
.sym 63311 $abc$46512$n8002
.sym 63312 storage[11][6]
.sym 63313 request[0]
.sym 63315 slave_sel_r[2]
.sym 63316 $abc$46512$n5796_1
.sym 63317 $abc$46512$n7969
.sym 63318 $abc$46512$n3588
.sym 63319 $abc$46512$n8004
.sym 63320 $abc$46512$n5862_1
.sym 63321 csrbank2_reload0_w[4]
.sym 63322 $abc$46512$n3595_1
.sym 63323 $abc$46512$n2775
.sym 63324 $abc$46512$n3370
.sym 63325 csrbank2_reload0_w[2]
.sym 63326 spiflash_bus_dat_w[15]
.sym 63327 $abc$46512$n5039_1
.sym 63328 spiflash_bus_adr[7]
.sym 63330 csrbank2_reload0_w[2]
.sym 63331 sram_bus_dat_w[0]
.sym 63339 spiflash_bus_adr[7]
.sym 63340 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 63342 grant
.sym 63344 spiflash_clk1
.sym 63345 storage[11][5]
.sym 63346 spiflash_sr[15]
.sym 63348 $abc$46512$n2811
.sym 63349 spiflash_bitbang_storage_full[1]
.sym 63350 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 63353 spiflash_sr[16]
.sym 63355 lm32_cpu.load_store_unit.d_dat_o[15]
.sym 63356 storage[13][5]
.sym 63358 spiflash_bus_adr[6]
.sym 63359 spiflash_sr[17]
.sym 63360 $abc$46512$n5167_1
.sym 63362 $abc$46512$n7116_1
.sym 63363 spiflash_sr[7]
.sym 63364 spiflash_bitbang_en_storage_full
.sym 63365 storage[9][5]
.sym 63366 storage[15][5]
.sym 63367 spiflash_bus_adr[8]
.sym 63370 spiflash_sr[15]
.sym 63371 $abc$46512$n5167_1
.sym 63373 spiflash_bus_adr[6]
.sym 63376 storage[13][5]
.sym 63377 storage[15][5]
.sym 63378 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 63379 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 63383 $abc$46512$n5167_1
.sym 63385 spiflash_sr[7]
.sym 63388 spiflash_clk1
.sym 63389 spiflash_bitbang_en_storage_full
.sym 63390 spiflash_bitbang_storage_full[1]
.sym 63394 spiflash_sr[17]
.sym 63395 $abc$46512$n5167_1
.sym 63397 spiflash_bus_adr[8]
.sym 63400 storage[9][5]
.sym 63401 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 63402 storage[11][5]
.sym 63403 $abc$46512$n7116_1
.sym 63406 spiflash_sr[16]
.sym 63407 $abc$46512$n5167_1
.sym 63408 spiflash_bus_adr[7]
.sym 63412 grant
.sym 63415 lm32_cpu.load_store_unit.d_dat_o[15]
.sym 63416 $abc$46512$n2811
.sym 63417 sys_clk_$glb_clk
.sym 63418 sys_rst_$glb_sr
.sym 63419 $abc$46512$n5835
.sym 63421 $abc$46512$n5158_1
.sym 63422 interface3_bank_bus_dat_r[4]
.sym 63423 interface3_bank_bus_dat_r[5]
.sym 63424 $abc$46512$n3728_1
.sym 63425 sel_r
.sym 63426 $abc$46512$n2805
.sym 63427 spiflash_sr[18]
.sym 63428 spiflash_sr[21]
.sym 63431 spiflash_sr[21]
.sym 63433 shared_dat_r[15]
.sym 63434 $abc$46512$n443
.sym 63435 $abc$46512$n3365
.sym 63436 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 63437 sram_bus_dat_w[2]
.sym 63438 csrbank2_reload0_w[6]
.sym 63439 $abc$46512$n8646
.sym 63440 $abc$46512$n5874_1
.sym 63441 $abc$46512$n446
.sym 63443 $abc$46512$n5121_1
.sym 63444 $abc$46512$n3364
.sym 63445 $PACKER_VCC_NET_$glb_clk
.sym 63446 basesoc_timer0_zero_trigger
.sym 63447 $abc$46512$n2767
.sym 63449 spiflash_sr[7]
.sym 63450 sram_bus_adr[12]
.sym 63451 lm32_cpu.write_idx_w[2]
.sym 63452 $abc$46512$n5835
.sym 63453 $abc$46512$n2785
.sym 63460 spiflash_miso
.sym 63461 spiflash_bitbang_en_storage_full
.sym 63462 $abc$46512$n7561
.sym 63463 $abc$46512$n7019
.sym 63464 $abc$46512$n5114_1
.sym 63465 $abc$46512$n116
.sym 63469 sram_bus_we
.sym 63470 spiflash_bitbang_storage_full[1]
.sym 63471 $abc$46512$n5860_1
.sym 63472 $abc$46512$n7562
.sym 63473 spiflash_bitbang_storage_full[2]
.sym 63475 spiflash_bitbang_storage_full[0]
.sym 63476 $abc$46512$n6000_1
.sym 63477 $abc$46512$n5999_1
.sym 63478 $abc$46512$n5158_1
.sym 63479 $abc$46512$n3727_1
.sym 63480 $abc$46512$n5036_1
.sym 63482 sel_r
.sym 63485 $abc$46512$n5861
.sym 63487 $abc$46512$n5039_1
.sym 63490 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 63493 spiflash_miso
.sym 63495 $abc$46512$n5039_1
.sym 63499 spiflash_bitbang_storage_full[1]
.sym 63500 $abc$46512$n6000_1
.sym 63501 spiflash_bitbang_en_storage_full
.sym 63502 $abc$46512$n5036_1
.sym 63512 sram_bus_we
.sym 63514 $abc$46512$n5114_1
.sym 63517 $abc$46512$n5158_1
.sym 63518 $abc$46512$n3727_1
.sym 63519 spiflash_bitbang_storage_full[0]
.sym 63520 $abc$46512$n5999_1
.sym 63523 spiflash_bitbang_en_storage_full
.sym 63524 spiflash_bitbang_storage_full[2]
.sym 63525 $abc$46512$n116
.sym 63529 $abc$46512$n5861
.sym 63530 $abc$46512$n7019
.sym 63531 $abc$46512$n5860_1
.sym 63532 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 63536 $abc$46512$n7561
.sym 63537 $abc$46512$n7562
.sym 63538 sel_r
.sym 63540 sys_clk_$glb_clk
.sym 63541 sys_rst_$glb_sr
.sym 63542 basesoc_uart_tx_old_trigger
.sym 63543 csrbank2_load3_w[2]
.sym 63545 csrbank2_load3_w[1]
.sym 63546 $abc$46512$n5036_1
.sym 63547 $abc$46512$n2702
.sym 63548 interface2_bank_bus_dat_r[5]
.sym 63549 $abc$46512$n6667_1
.sym 63551 spiflash_bitbang_en_storage_full
.sym 63553 $abc$46512$n2767
.sym 63554 $abc$46512$n6498
.sym 63557 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 63558 $abc$46512$n7561
.sym 63559 $abc$46512$n5860_1
.sym 63560 $abc$46512$n7562
.sym 63561 spiflash_bitbang_storage_full[2]
.sym 63562 $abc$46512$n5113_1
.sym 63563 $abc$46512$n5105_1
.sym 63564 spiflash_miso
.sym 63565 slave_sel_r[0]
.sym 63566 $abc$46512$n6874
.sym 63568 spiflash_bitbang_storage_full[0]
.sym 63569 $abc$46512$n5113_1
.sym 63572 lm32_cpu.size_x[1]
.sym 63575 interface4_bank_bus_dat_r[2]
.sym 63577 basesoc_timer0_value[26]
.sym 63592 interface3_bank_bus_dat_r[2]
.sym 63595 interface2_bank_bus_dat_r[2]
.sym 63598 $abc$46512$n2707
.sym 63599 interface4_bank_bus_dat_r[2]
.sym 63601 sram_bus_dat_w[0]
.sym 63609 $abc$46512$n6665_1
.sym 63610 $abc$46512$n2803
.sym 63617 $abc$46512$n6665_1
.sym 63630 $abc$46512$n2707
.sym 63649 sram_bus_dat_w[0]
.sym 63652 interface4_bank_bus_dat_r[2]
.sym 63654 interface3_bank_bus_dat_r[2]
.sym 63655 interface2_bank_bus_dat_r[2]
.sym 63662 $abc$46512$n2803
.sym 63663 sys_clk_$glb_clk
.sym 63664 sys_rst_$glb_sr
.sym 63665 $abc$46512$n6796
.sym 63666 csrbank2_value3_w[2]
.sym 63667 $abc$46512$n6665_1
.sym 63668 csrbank2_value0_w[0]
.sym 63669 csrbank2_value0_w[2]
.sym 63670 $abc$46512$n5947_1
.sym 63671 $abc$46512$n5948
.sym 63672 $abc$46512$n5706
.sym 63673 $abc$46512$n5785_1
.sym 63677 sram_bus_we
.sym 63678 $abc$46512$n5770
.sym 63679 interface0_bank_bus_dat_r[5]
.sym 63680 sram_bus_dat_w[6]
.sym 63681 $abc$46512$n19
.sym 63685 spiflash_bus_adr[8]
.sym 63686 $abc$46512$n2687
.sym 63687 $abc$46512$n2630
.sym 63688 spiflash_bus_adr[8]
.sym 63689 basesoc_timer0_value[4]
.sym 63690 csrbank2_reload0_w[1]
.sym 63691 csrbank2_en0_w
.sym 63692 $abc$46512$n2797
.sym 63693 basesoc_timer0_value[0]
.sym 63695 $abc$46512$n5114_1
.sym 63696 $abc$46512$n2803
.sym 63697 $abc$46512$n2797
.sym 63698 $abc$46512$n5972
.sym 63699 basesoc_timer0_value[1]
.sym 63700 csrbank2_value0_w[6]
.sym 63706 $abc$46512$n5114_1
.sym 63708 sys_rst
.sym 63710 $abc$46512$n5115_1
.sym 63713 csrbank2_en0_w
.sym 63715 csrbank2_load3_w[2]
.sym 63716 basesoc_timer0_zero_trigger
.sym 63718 $abc$46512$n7042_1
.sym 63719 $abc$46512$n5944
.sym 63720 $abc$46512$n5113_1
.sym 63721 $abc$46512$n5758
.sym 63724 $abc$46512$n5121_1
.sym 63726 $abc$46512$n6874
.sym 63727 $abc$46512$n5947_1
.sym 63728 csrbank2_load0_w[2]
.sym 63729 $abc$46512$n5706
.sym 63731 csrbank2_reload0_w[2]
.sym 63733 csrbank2_load0_w[0]
.sym 63734 $abc$46512$n6802
.sym 63735 $abc$46512$n5710
.sym 63737 csrbank2_reload3_w[2]
.sym 63739 $abc$46512$n5710
.sym 63741 csrbank2_load0_w[2]
.sym 63742 csrbank2_en0_w
.sym 63745 $abc$46512$n5113_1
.sym 63746 $abc$46512$n5121_1
.sym 63748 sys_rst
.sym 63751 $abc$46512$n5115_1
.sym 63752 $abc$46512$n5113_1
.sym 63753 sys_rst
.sym 63757 csrbank2_en0_w
.sym 63758 $abc$46512$n5758
.sym 63760 csrbank2_load3_w[2]
.sym 63763 $abc$46512$n5114_1
.sym 63764 $abc$46512$n5947_1
.sym 63765 $abc$46512$n5944
.sym 63766 $abc$46512$n7042_1
.sym 63769 basesoc_timer0_zero_trigger
.sym 63771 $abc$46512$n6802
.sym 63772 csrbank2_reload0_w[2]
.sym 63775 csrbank2_load0_w[0]
.sym 63776 $abc$46512$n5706
.sym 63778 csrbank2_en0_w
.sym 63782 csrbank2_reload3_w[2]
.sym 63783 basesoc_timer0_zero_trigger
.sym 63784 $abc$46512$n6874
.sym 63786 sys_clk_$glb_clk
.sym 63787 sys_rst_$glb_sr
.sym 63788 $abc$46512$n5925_1
.sym 63789 interface2_bank_bus_dat_r[4]
.sym 63790 $abc$46512$n2797
.sym 63791 interface2_bank_bus_dat_r[7]
.sym 63792 interface4_bank_bus_dat_r[2]
.sym 63793 interface4_bank_bus_dat_r[6]
.sym 63794 basesoc_timer0_value[4]
.sym 63795 $abc$46512$n5714
.sym 63796 spiflash_bus_adr[4]
.sym 63797 sram_bus_dat_w[0]
.sym 63801 spiflash_bus_adr[8]
.sym 63804 $abc$46512$n2773
.sym 63805 sram_bus_dat_w[2]
.sym 63806 spiflash_bus_adr[5]
.sym 63810 $abc$46512$n17
.sym 63811 interface4_bank_bus_dat_r[4]
.sym 63812 $abc$46512$n5123_1
.sym 63813 csrbank2_value1_w[5]
.sym 63814 csrbank2_reload0_w[5]
.sym 63816 basesoc_timer0_value[10]
.sym 63817 csrbank2_reload0_w[2]
.sym 63818 $abc$46512$n5145_1
.sym 63820 csrbank2_reload0_w[5]
.sym 63821 csrbank2_reload0_w[4]
.sym 63822 csrbank2_reload0_w[2]
.sym 63823 sram_bus_dat_w[0]
.sym 63829 basesoc_timer0_value[2]
.sym 63830 $abc$46512$n5115_1
.sym 63831 csrbank2_reload0_w[7]
.sym 63832 sram_bus_dat_w[7]
.sym 63833 sram_bus_dat_w[5]
.sym 63834 csrbank2_reload0_w[6]
.sym 63835 $abc$46512$n6814
.sym 63836 $abc$46512$n6817
.sym 63838 $abc$46512$n5123_1
.sym 63841 basesoc_timer0_value[6]
.sym 63842 basesoc_timer0_value[7]
.sym 63843 basesoc_timer0_value[0]
.sym 63844 basesoc_timer0_value[3]
.sym 63845 sram_bus_dat_w[1]
.sym 63847 $abc$46512$n2775
.sym 63848 basesoc_timer0_value[5]
.sym 63851 basesoc_timer0_value[4]
.sym 63852 csrbank2_load0_w[7]
.sym 63856 basesoc_timer0_zero_trigger
.sym 63859 basesoc_timer0_value[1]
.sym 63862 sram_bus_dat_w[5]
.sym 63868 csrbank2_load0_w[7]
.sym 63869 csrbank2_reload0_w[7]
.sym 63870 $abc$46512$n5115_1
.sym 63871 $abc$46512$n5123_1
.sym 63877 sram_bus_dat_w[7]
.sym 63880 $abc$46512$n6817
.sym 63881 basesoc_timer0_zero_trigger
.sym 63883 csrbank2_reload0_w[7]
.sym 63886 basesoc_timer0_value[3]
.sym 63887 basesoc_timer0_value[0]
.sym 63888 basesoc_timer0_value[2]
.sym 63889 basesoc_timer0_value[1]
.sym 63893 $abc$46512$n6814
.sym 63894 csrbank2_reload0_w[6]
.sym 63895 basesoc_timer0_zero_trigger
.sym 63900 sram_bus_dat_w[1]
.sym 63904 basesoc_timer0_value[5]
.sym 63905 basesoc_timer0_value[4]
.sym 63906 basesoc_timer0_value[6]
.sym 63907 basesoc_timer0_value[7]
.sym 63908 $abc$46512$n2775
.sym 63909 sys_clk_$glb_clk
.sym 63910 sys_rst_$glb_sr
.sym 63911 $abc$46512$n5978_1
.sym 63912 $abc$46512$n5973_1
.sym 63913 $abc$46512$n5976
.sym 63914 $abc$46512$n5992
.sym 63915 $abc$46512$n5972
.sym 63916 csrbank2_value0_w[6]
.sym 63917 $abc$46512$n5968
.sym 63918 csrbank2_value0_w[3]
.sym 63923 sram_bus_dat_w[2]
.sym 63925 interface4_bank_bus_dat_r[3]
.sym 63927 $abc$46512$n5777
.sym 63928 $abc$46512$n5113_1
.sym 63930 sram_bus_dat_w[7]
.sym 63933 spiflash_bus_adr[5]
.sym 63934 $abc$46512$n5789_1
.sym 63935 csrbank2_reload2_w[5]
.sym 63937 $PACKER_VCC_NET_$glb_clk
.sym 63939 csrbank2_load0_w[4]
.sym 63940 $abc$46512$n5146_1
.sym 63941 csrbank2_load2_w[0]
.sym 63942 basesoc_timer0_zero_trigger
.sym 63943 $abc$46512$n6856
.sym 63944 csrbank2_reload1_w[4]
.sym 63945 csrbank2_value3_w[6]
.sym 63946 $abc$46512$n2785
.sym 63952 basesoc_timer0_value[2]
.sym 63958 basesoc_timer0_value[5]
.sym 63961 basesoc_timer0_value[4]
.sym 63964 $PACKER_VCC_NET_$glb_clk
.sym 63965 basesoc_timer0_value[0]
.sym 63968 basesoc_timer0_value[7]
.sym 63972 basesoc_timer0_value[6]
.sym 63974 basesoc_timer0_value[1]
.sym 63981 basesoc_timer0_value[3]
.sym 63987 basesoc_timer0_value[0]
.sym 63990 $auto$alumacc.cc:474:replace_alu$4498.C[2]
.sym 63992 basesoc_timer0_value[1]
.sym 63993 $PACKER_VCC_NET_$glb_clk
.sym 63996 $auto$alumacc.cc:474:replace_alu$4498.C[3]
.sym 63998 $PACKER_VCC_NET_$glb_clk
.sym 63999 basesoc_timer0_value[2]
.sym 64000 $auto$alumacc.cc:474:replace_alu$4498.C[2]
.sym 64002 $auto$alumacc.cc:474:replace_alu$4498.C[4]
.sym 64004 basesoc_timer0_value[3]
.sym 64005 $PACKER_VCC_NET_$glb_clk
.sym 64006 $auto$alumacc.cc:474:replace_alu$4498.C[3]
.sym 64008 $auto$alumacc.cc:474:replace_alu$4498.C[5]
.sym 64010 $PACKER_VCC_NET_$glb_clk
.sym 64011 basesoc_timer0_value[4]
.sym 64012 $auto$alumacc.cc:474:replace_alu$4498.C[4]
.sym 64014 $auto$alumacc.cc:474:replace_alu$4498.C[6]
.sym 64016 basesoc_timer0_value[5]
.sym 64017 $PACKER_VCC_NET_$glb_clk
.sym 64018 $auto$alumacc.cc:474:replace_alu$4498.C[5]
.sym 64020 $auto$alumacc.cc:474:replace_alu$4498.C[7]
.sym 64022 $PACKER_VCC_NET_$glb_clk
.sym 64023 basesoc_timer0_value[6]
.sym 64024 $auto$alumacc.cc:474:replace_alu$4498.C[6]
.sym 64026 $auto$alumacc.cc:474:replace_alu$4498.C[8]
.sym 64028 basesoc_timer0_value[7]
.sym 64029 $PACKER_VCC_NET_$glb_clk
.sym 64030 $auto$alumacc.cc:474:replace_alu$4498.C[7]
.sym 64034 csrbank2_value1_w[5]
.sym 64035 $abc$46512$n5148_1
.sym 64036 $abc$46512$n5144_1
.sym 64037 csrbank2_value3_w[6]
.sym 64038 $abc$46512$n5147_1
.sym 64039 csrbank2_value1_w[7]
.sym 64040 csrbank2_value1_w[4]
.sym 64041 $abc$46512$n5977_1
.sym 64047 $abc$46512$n5132_1
.sym 64048 csrbank2_load3_w[7]
.sym 64049 csrbank2_value0_w[5]
.sym 64050 $abc$46512$n5979_1
.sym 64053 basesoc_timer0_value[6]
.sym 64054 spiflash_bus_adr[8]
.sym 64058 basesoc_timer0_value[26]
.sym 64062 $abc$46512$n6874
.sym 64063 basesoc_timer0_value[8]
.sym 64065 $abc$46512$n5924_1
.sym 64070 $auto$alumacc.cc:474:replace_alu$4498.C[8]
.sym 64076 basesoc_timer0_value[14]
.sym 64080 basesoc_timer0_value[13]
.sym 64082 basesoc_timer0_value[10]
.sym 64083 basesoc_timer0_value[11]
.sym 64087 basesoc_timer0_value[8]
.sym 64089 basesoc_timer0_value[15]
.sym 64096 basesoc_timer0_value[12]
.sym 64097 $PACKER_VCC_NET_$glb_clk
.sym 64099 basesoc_timer0_value[9]
.sym 64107 $auto$alumacc.cc:474:replace_alu$4498.C[9]
.sym 64109 basesoc_timer0_value[8]
.sym 64110 $PACKER_VCC_NET_$glb_clk
.sym 64111 $auto$alumacc.cc:474:replace_alu$4498.C[8]
.sym 64113 $auto$alumacc.cc:474:replace_alu$4498.C[10]
.sym 64115 $PACKER_VCC_NET_$glb_clk
.sym 64116 basesoc_timer0_value[9]
.sym 64117 $auto$alumacc.cc:474:replace_alu$4498.C[9]
.sym 64119 $auto$alumacc.cc:474:replace_alu$4498.C[11]
.sym 64121 basesoc_timer0_value[10]
.sym 64122 $PACKER_VCC_NET_$glb_clk
.sym 64123 $auto$alumacc.cc:474:replace_alu$4498.C[10]
.sym 64125 $auto$alumacc.cc:474:replace_alu$4498.C[12]
.sym 64127 $PACKER_VCC_NET_$glb_clk
.sym 64128 basesoc_timer0_value[11]
.sym 64129 $auto$alumacc.cc:474:replace_alu$4498.C[11]
.sym 64131 $auto$alumacc.cc:474:replace_alu$4498.C[13]
.sym 64133 basesoc_timer0_value[12]
.sym 64134 $PACKER_VCC_NET_$glb_clk
.sym 64135 $auto$alumacc.cc:474:replace_alu$4498.C[12]
.sym 64137 $auto$alumacc.cc:474:replace_alu$4498.C[14]
.sym 64139 $PACKER_VCC_NET_$glb_clk
.sym 64140 basesoc_timer0_value[13]
.sym 64141 $auto$alumacc.cc:474:replace_alu$4498.C[13]
.sym 64143 $auto$alumacc.cc:474:replace_alu$4498.C[15]
.sym 64145 basesoc_timer0_value[14]
.sym 64146 $PACKER_VCC_NET_$glb_clk
.sym 64147 $auto$alumacc.cc:474:replace_alu$4498.C[14]
.sym 64149 $auto$alumacc.cc:474:replace_alu$4498.C[16]
.sym 64151 $PACKER_VCC_NET_$glb_clk
.sym 64152 basesoc_timer0_value[15]
.sym 64153 $auto$alumacc.cc:474:replace_alu$4498.C[15]
.sym 64157 basesoc_timer0_value[9]
.sym 64158 $abc$46512$n5730
.sym 64159 $abc$46512$n5140_1
.sym 64160 basesoc_timer0_zero_trigger
.sym 64161 basesoc_timer0_value[21]
.sym 64162 basesoc_timer0_value[12]
.sym 64163 $abc$46512$n5748
.sym 64164 basesoc_timer0_value[30]
.sym 64165 basesoc_timer0_value[11]
.sym 64170 spiflash_bus_adr[0]
.sym 64173 csrbank2_reload1_w[7]
.sym 64177 basesoc_timer0_value[15]
.sym 64178 spiflash_bus_adr[3]
.sym 64179 basesoc_timer0_value[14]
.sym 64180 csrbank2_reload3_w[2]
.sym 64183 csrbank2_en0_w
.sym 64187 csrbank2_load1_w[4]
.sym 64193 $auto$alumacc.cc:474:replace_alu$4498.C[16]
.sym 64199 basesoc_timer0_value[17]
.sym 64203 basesoc_timer0_value[21]
.sym 64205 basesoc_timer0_value[22]
.sym 64208 basesoc_timer0_value[20]
.sym 64209 $PACKER_VCC_NET_$glb_clk
.sym 64210 basesoc_timer0_value[23]
.sym 64212 basesoc_timer0_value[19]
.sym 64226 basesoc_timer0_value[16]
.sym 64228 basesoc_timer0_value[18]
.sym 64230 $auto$alumacc.cc:474:replace_alu$4498.C[17]
.sym 64232 basesoc_timer0_value[16]
.sym 64233 $PACKER_VCC_NET_$glb_clk
.sym 64234 $auto$alumacc.cc:474:replace_alu$4498.C[16]
.sym 64236 $auto$alumacc.cc:474:replace_alu$4498.C[18]
.sym 64238 $PACKER_VCC_NET_$glb_clk
.sym 64239 basesoc_timer0_value[17]
.sym 64240 $auto$alumacc.cc:474:replace_alu$4498.C[17]
.sym 64242 $auto$alumacc.cc:474:replace_alu$4498.C[19]
.sym 64244 basesoc_timer0_value[18]
.sym 64245 $PACKER_VCC_NET_$glb_clk
.sym 64246 $auto$alumacc.cc:474:replace_alu$4498.C[18]
.sym 64248 $auto$alumacc.cc:474:replace_alu$4498.C[20]
.sym 64250 $PACKER_VCC_NET_$glb_clk
.sym 64251 basesoc_timer0_value[19]
.sym 64252 $auto$alumacc.cc:474:replace_alu$4498.C[19]
.sym 64254 $auto$alumacc.cc:474:replace_alu$4498.C[21]
.sym 64256 basesoc_timer0_value[20]
.sym 64257 $PACKER_VCC_NET_$glb_clk
.sym 64258 $auto$alumacc.cc:474:replace_alu$4498.C[20]
.sym 64260 $auto$alumacc.cc:474:replace_alu$4498.C[22]
.sym 64262 $PACKER_VCC_NET_$glb_clk
.sym 64263 basesoc_timer0_value[21]
.sym 64264 $auto$alumacc.cc:474:replace_alu$4498.C[21]
.sym 64266 $auto$alumacc.cc:474:replace_alu$4498.C[23]
.sym 64268 basesoc_timer0_value[22]
.sym 64269 $PACKER_VCC_NET_$glb_clk
.sym 64270 $auto$alumacc.cc:474:replace_alu$4498.C[22]
.sym 64272 $auto$alumacc.cc:474:replace_alu$4498.C[24]
.sym 64274 $PACKER_VCC_NET_$glb_clk
.sym 64275 basesoc_timer0_value[23]
.sym 64276 $auto$alumacc.cc:474:replace_alu$4498.C[23]
.sym 64280 $abc$46512$n5143_1
.sym 64281 $abc$46512$n5142_1
.sym 64282 $abc$46512$n5139_1
.sym 64283 basesoc_timer0_value[24]
.sym 64284 $abc$46512$n5766
.sym 64285 basesoc_timer0_value[25]
.sym 64286 basesoc_timer0_value[29]
.sym 64287 $abc$46512$n5756
.sym 64292 $abc$46512$n5724
.sym 64293 spiflash_bus_adr[8]
.sym 64294 basesoc_timer0_value[20]
.sym 64295 basesoc_timer0_zero_trigger
.sym 64299 $abc$46512$n15
.sym 64302 $abc$46512$n2779
.sym 64306 basesoc_timer0_zero_trigger
.sym 64307 basesoc_timer0_value[10]
.sym 64315 sram_bus_dat_w[0]
.sym 64316 $auto$alumacc.cc:474:replace_alu$4498.C[24]
.sym 64325 basesoc_timer0_value[28]
.sym 64326 $PACKER_VCC_NET_$glb_clk
.sym 64330 basesoc_timer0_value[26]
.sym 64336 basesoc_timer0_value[30]
.sym 64341 basesoc_timer0_value[27]
.sym 64343 basesoc_timer0_value[29]
.sym 64348 basesoc_timer0_value[24]
.sym 64350 basesoc_timer0_value[25]
.sym 64353 $auto$alumacc.cc:474:replace_alu$4498.C[25]
.sym 64355 $PACKER_VCC_NET_$glb_clk
.sym 64356 basesoc_timer0_value[24]
.sym 64357 $auto$alumacc.cc:474:replace_alu$4498.C[24]
.sym 64359 $auto$alumacc.cc:474:replace_alu$4498.C[26]
.sym 64361 basesoc_timer0_value[25]
.sym 64362 $PACKER_VCC_NET_$glb_clk
.sym 64363 $auto$alumacc.cc:474:replace_alu$4498.C[25]
.sym 64365 $auto$alumacc.cc:474:replace_alu$4498.C[27]
.sym 64367 $PACKER_VCC_NET_$glb_clk
.sym 64368 basesoc_timer0_value[26]
.sym 64369 $auto$alumacc.cc:474:replace_alu$4498.C[26]
.sym 64371 $auto$alumacc.cc:474:replace_alu$4498.C[28]
.sym 64373 basesoc_timer0_value[27]
.sym 64374 $PACKER_VCC_NET_$glb_clk
.sym 64375 $auto$alumacc.cc:474:replace_alu$4498.C[27]
.sym 64377 $auto$alumacc.cc:474:replace_alu$4498.C[29]
.sym 64379 $PACKER_VCC_NET_$glb_clk
.sym 64380 basesoc_timer0_value[28]
.sym 64381 $auto$alumacc.cc:474:replace_alu$4498.C[28]
.sym 64383 $auto$alumacc.cc:474:replace_alu$4498.C[30]
.sym 64385 basesoc_timer0_value[29]
.sym 64386 $PACKER_VCC_NET_$glb_clk
.sym 64387 $auto$alumacc.cc:474:replace_alu$4498.C[29]
.sym 64389 $nextpnr_ICESTORM_LC_23$I3
.sym 64391 $PACKER_VCC_NET_$glb_clk
.sym 64392 basesoc_timer0_value[30]
.sym 64393 $auto$alumacc.cc:474:replace_alu$4498.C[30]
.sym 64399 $nextpnr_ICESTORM_LC_23$I3
.sym 64405 $abc$46512$n5764
.sym 64407 csrbank2_reload2_w[0]
.sym 64410 csrbank2_reload2_w[4]
.sym 64415 $abc$46512$n6868
.sym 64419 $abc$46512$n6871
.sym 64428 basesoc_timer0_value[27]
.sym 64430 csrbank2_load2_w[0]
.sym 64432 $abc$46512$n6880
.sym 64437 csrbank2_reload1_w[2]
.sym 64445 $abc$46512$n6826
.sym 64452 $abc$46512$n6844
.sym 64454 csrbank2_load2_w[0]
.sym 64455 csrbank2_en0_w
.sym 64456 $abc$46512$n6850
.sym 64457 $abc$46512$n5726
.sym 64458 csrbank2_load1_w[2]
.sym 64459 csrbank2_load2_w[2]
.sym 64460 $abc$46512$n5738
.sym 64463 csrbank2_reload1_w[2]
.sym 64465 csrbank2_reload2_w[2]
.sym 64466 basesoc_timer0_zero_trigger
.sym 64472 csrbank2_reload2_w[0]
.sym 64474 $abc$46512$n5742
.sym 64477 basesoc_timer0_zero_trigger
.sym 64478 csrbank2_reload2_w[0]
.sym 64480 $abc$46512$n6844
.sym 64489 $abc$46512$n5738
.sym 64490 csrbank2_load2_w[0]
.sym 64491 csrbank2_en0_w
.sym 64496 csrbank2_en0_w
.sym 64497 $abc$46512$n5742
.sym 64498 csrbank2_load2_w[2]
.sym 64507 csrbank2_reload1_w[2]
.sym 64509 $abc$46512$n6826
.sym 64510 basesoc_timer0_zero_trigger
.sym 64513 basesoc_timer0_zero_trigger
.sym 64514 csrbank2_reload2_w[2]
.sym 64516 $abc$46512$n6850
.sym 64520 csrbank2_en0_w
.sym 64521 csrbank2_load1_w[2]
.sym 64522 $abc$46512$n5726
.sym 64524 sys_clk_$glb_clk
.sym 64525 sys_rst_$glb_sr
.sym 64557 basesoc_timer0_value[10]
.sym 64559 basesoc_timer0_value[6]
.sym 64599 $abc$46512$n2454
.sym 64614 $abc$46512$n2454
.sym 64625 lm32_cpu.mc_result_x[4]
.sym 64626 $abc$46512$n3832_1
.sym 64627 lm32_cpu.branch_target_x[23]
.sym 64628 lm32_cpu.mc_result_x[5]
.sym 64630 $abc$46512$n2454
.sym 64641 lm32_cpu.logic_op_x[2]
.sym 64644 $abc$46512$n4829_1
.sym 64648 lm32_cpu.size_x[1]
.sym 64658 lm32_cpu.rst_i
.sym 64689 lm32_cpu.size_x[1]
.sym 64719 lm32_cpu.size_x[1]
.sym 64745 lm32_cpu.size_x[1]
.sym 64753 lm32_cpu.mc_arithmetic.b[7]
.sym 64754 $abc$46512$n3829_1
.sym 64755 lm32_cpu.mc_arithmetic.b[4]
.sym 64756 $abc$46512$n3826_1
.sym 64757 $abc$46512$n6994_1
.sym 64758 lm32_cpu.mc_arithmetic.b[6]
.sym 64759 lm32_cpu.mc_arithmetic.b[5]
.sym 64760 $abc$46512$n4855_1
.sym 64761 $abc$46512$n3835_1
.sym 64764 lm32_cpu.mc_arithmetic.operand_1_d[14]
.sym 64767 $abc$46512$n3764_1
.sym 64770 $abc$46512$n3764_1
.sym 64774 $abc$46512$n2534
.sym 64794 $abc$46512$n4629
.sym 64795 lm32_cpu.mc_arithmetic.b[8]
.sym 64810 lm32_cpu.size_x[1]
.sym 64813 $abc$46512$n3807
.sym 64814 $abc$46512$n2534
.sym 64815 $abc$46512$n3846
.sym 64819 $abc$46512$n2534
.sym 64830 lm32_cpu.mc_result_x[4]
.sym 64831 $abc$46512$n3827
.sym 64832 lm32_cpu.mc_result_x[3]
.sym 64833 lm32_cpu.x_result_sel_mc_arith_x
.sym 64834 lm32_cpu.mc_arithmetic.b[3]
.sym 64837 $abc$46512$n3824
.sym 64838 lm32_cpu.mc_arithmetic.state[2]
.sym 64839 $abc$46512$n3830
.sym 64841 lm32_cpu.mc_result_x[5]
.sym 64843 $abc$46512$n6956_1
.sym 64845 $abc$46512$n6959_1
.sym 64847 $abc$46512$n3829_1
.sym 64848 $abc$46512$n2534
.sym 64850 lm32_cpu.mc_arithmetic.b[8]
.sym 64852 $abc$46512$n3764_1
.sym 64853 lm32_cpu.x_result_sel_sext_x
.sym 64857 $abc$46512$n3826_1
.sym 64858 $abc$46512$n3837
.sym 64861 $abc$46512$n6972
.sym 64863 $abc$46512$n6972
.sym 64869 lm32_cpu.x_result_sel_sext_x
.sym 64870 lm32_cpu.mc_result_x[4]
.sym 64871 lm32_cpu.x_result_sel_mc_arith_x
.sym 64872 $abc$46512$n6959_1
.sym 64875 lm32_cpu.mc_arithmetic.b[3]
.sym 64876 lm32_cpu.mc_arithmetic.state[2]
.sym 64877 $abc$46512$n3764_1
.sym 64878 $abc$46512$n3837
.sym 64881 lm32_cpu.x_result_sel_sext_x
.sym 64882 lm32_cpu.mc_result_x[5]
.sym 64883 lm32_cpu.x_result_sel_mc_arith_x
.sym 64884 $abc$46512$n6956_1
.sym 64888 lm32_cpu.mc_arithmetic.state[2]
.sym 64889 $abc$46512$n3830
.sym 64890 $abc$46512$n3829_1
.sym 64893 lm32_cpu.mc_arithmetic.state[2]
.sym 64894 lm32_cpu.mc_arithmetic.b[8]
.sym 64895 $abc$46512$n3824
.sym 64896 $abc$46512$n3764_1
.sym 64899 $abc$46512$n3826_1
.sym 64900 $abc$46512$n3827
.sym 64902 lm32_cpu.mc_arithmetic.state[2]
.sym 64905 lm32_cpu.x_result_sel_mc_arith_x
.sym 64907 lm32_cpu.x_result_sel_sext_x
.sym 64908 lm32_cpu.mc_result_x[3]
.sym 64909 $abc$46512$n2534
.sym 64910 sys_clk_$glb_clk
.sym 64911 lm32_cpu.rst_i_$glb_sr
.sym 64912 $abc$46512$n4880
.sym 64913 lm32_cpu.mc_result_x[13]
.sym 64914 $abc$46512$n5528_1
.sym 64915 lm32_cpu.mc_result_x[1]
.sym 64916 lm32_cpu.mc_result_x[11]
.sym 64917 $abc$46512$n7921
.sym 64918 lm32_cpu.mc_result_x[9]
.sym 64919 $abc$46512$n7920
.sym 64923 lm32_cpu.mc_arithmetic.operand_0_d[20]
.sym 64924 lm32_cpu.mc_arithmetic.state[2]
.sym 64925 $abc$46512$n2531
.sym 64926 lm32_cpu.mc_arithmetic.operand_0_d[3]
.sym 64927 $abc$46512$n2531
.sym 64928 $abc$46512$n3764_1
.sym 64930 $abc$46512$n7915
.sym 64932 lm32_cpu.mc_arithmetic.a[4]
.sym 64933 $abc$46512$n3764_1
.sym 64934 $abc$46512$n3846
.sym 64935 $abc$46512$n3827
.sym 64936 lm32_cpu.mc_arithmetic.operand_1_d[4]
.sym 64937 $abc$46512$n3803
.sym 64939 lm32_cpu.mc_arithmetic.operand_0_d[0]
.sym 64941 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 64942 lm32_cpu.mc_arithmetic.state[2]
.sym 64945 $abc$46512$n3815
.sym 64946 $abc$46512$n3841_1
.sym 64947 $abc$46512$n4847_1
.sym 64953 lm32_cpu.mc_arithmetic.b[8]
.sym 64954 $abc$46512$n4847_1
.sym 64955 $abc$46512$n3670_1
.sym 64956 $abc$46512$n3764_1
.sym 64957 $abc$46512$n4846_1
.sym 64958 $abc$46512$n4837_1
.sym 64959 lm32_cpu.mc_arithmetic.operand_0_d[6]
.sym 64961 $abc$46512$n4629
.sym 64962 $abc$46512$n3893
.sym 64963 $abc$46512$n3670_1
.sym 64964 $abc$46512$n2531
.sym 64966 lm32_cpu.sexth_result_x[5]
.sym 64967 lm32_cpu.sexth_result_x[5]
.sym 64968 lm32_cpu.logic_op_x[3]
.sym 64970 lm32_cpu.mc_arithmetic.b[10]
.sym 64971 $abc$46512$n4844_1
.sym 64972 lm32_cpu.logic_op_x[0]
.sym 64973 lm32_cpu.operand_1_x[5]
.sym 64975 $abc$46512$n3764_1
.sym 64976 $abc$46512$n4838_1
.sym 64977 lm32_cpu.logic_op_x[1]
.sym 64978 $abc$46512$n6955_1
.sym 64979 lm32_cpu.mc_arithmetic.operand_1_d[6]
.sym 64980 $abc$46512$n3846
.sym 64981 lm32_cpu.logic_op_x[2]
.sym 64983 lm32_cpu.mc_arithmetic.b[9]
.sym 64984 $abc$46512$n4853_1
.sym 64986 $abc$46512$n4853_1
.sym 64987 $abc$46512$n4847_1
.sym 64988 $abc$46512$n4846_1
.sym 64989 $abc$46512$n3670_1
.sym 64992 lm32_cpu.logic_op_x[1]
.sym 64993 lm32_cpu.operand_1_x[5]
.sym 64994 lm32_cpu.sexth_result_x[5]
.sym 64995 lm32_cpu.logic_op_x[3]
.sym 64998 $abc$46512$n3764_1
.sym 64999 lm32_cpu.mc_arithmetic.b[10]
.sym 65000 $abc$46512$n3846
.sym 65001 lm32_cpu.mc_arithmetic.b[9]
.sym 65010 lm32_cpu.mc_arithmetic.operand_0_d[6]
.sym 65011 lm32_cpu.mc_arithmetic.operand_1_d[6]
.sym 65012 $abc$46512$n3893
.sym 65013 $abc$46512$n4629
.sym 65016 lm32_cpu.logic_op_x[2]
.sym 65017 $abc$46512$n6955_1
.sym 65018 lm32_cpu.logic_op_x[0]
.sym 65019 lm32_cpu.sexth_result_x[5]
.sym 65022 $abc$46512$n3670_1
.sym 65023 $abc$46512$n4838_1
.sym 65024 $abc$46512$n4844_1
.sym 65025 $abc$46512$n4837_1
.sym 65028 lm32_cpu.mc_arithmetic.b[9]
.sym 65029 lm32_cpu.mc_arithmetic.b[8]
.sym 65030 $abc$46512$n3764_1
.sym 65031 $abc$46512$n3846
.sym 65032 $abc$46512$n2531
.sym 65033 sys_clk_$glb_clk
.sym 65034 lm32_cpu.rst_i_$glb_sr
.sym 65035 lm32_cpu.mc_arithmetic.b[12]
.sym 65036 lm32_cpu.mc_arithmetic.b[10]
.sym 65037 lm32_cpu.mc_arithmetic.b[15]
.sym 65038 $abc$46512$n3814_1
.sym 65039 $abc$46512$n3806
.sym 65040 $abc$46512$n3817_1
.sym 65041 lm32_cpu.mc_arithmetic.b[11]
.sym 65042 lm32_cpu.mc_arithmetic.b[14]
.sym 65046 lm32_cpu.mc_arithmetic.operand_1_d[7]
.sym 65047 lm32_cpu.mc_arithmetic.b[8]
.sym 65049 $abc$46512$n3670_1
.sym 65051 $abc$46512$n3822
.sym 65052 $abc$46512$n7920
.sym 65054 $abc$46512$n3824
.sym 65056 lm32_cpu.mc_result_x[13]
.sym 65059 lm32_cpu.operand_1_x[5]
.sym 65060 lm32_cpu.logic_op_x[2]
.sym 65061 $abc$46512$n4629
.sym 65062 sram_bus_dat_w[5]
.sym 65064 lm32_cpu.mc_arithmetic.operand_1_d[7]
.sym 65065 lm32_cpu.mc_arithmetic.operand_0_d[12]
.sym 65066 $abc$46512$n4871_1
.sym 65067 $abc$46512$n4629
.sym 65068 $abc$46512$n6889_1
.sym 65069 $abc$46512$n4811_1
.sym 65070 $abc$46512$n4629
.sym 65078 $abc$46512$n3607
.sym 65079 lm32_cpu.mc_arithmetic.operand_0_d[8]
.sym 65080 $abc$46512$n3893
.sym 65081 $abc$46512$n3764_1
.sym 65082 $abc$46512$n3820_1
.sym 65088 $abc$46512$n3807
.sym 65090 lm32_cpu.mc_arithmetic.operand_0_d[1]
.sym 65091 lm32_cpu.mc_arithmetic.b[10]
.sym 65093 $abc$46512$n4629
.sym 65094 $abc$46512$n2534
.sym 65095 $abc$46512$n3814_1
.sym 65096 $abc$46512$n3806
.sym 65101 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 65102 lm32_cpu.mc_arithmetic.state[2]
.sym 65105 $abc$46512$n3815
.sym 65109 $abc$46512$n3815
.sym 65110 lm32_cpu.mc_arithmetic.state[2]
.sym 65112 $abc$46512$n3814_1
.sym 65115 lm32_cpu.mc_arithmetic.state[2]
.sym 65116 lm32_cpu.mc_arithmetic.b[10]
.sym 65117 $abc$46512$n3764_1
.sym 65118 $abc$46512$n3820_1
.sym 65122 $abc$46512$n3807
.sym 65123 $abc$46512$n3806
.sym 65124 lm32_cpu.mc_arithmetic.state[2]
.sym 65133 $abc$46512$n3607
.sym 65134 $abc$46512$n4629
.sym 65136 lm32_cpu.mc_arithmetic.operand_0_d[8]
.sym 65140 $abc$46512$n3607
.sym 65141 $abc$46512$n4629
.sym 65142 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 65146 lm32_cpu.mc_arithmetic.operand_0_d[1]
.sym 65147 $abc$46512$n3893
.sym 65155 $abc$46512$n2534
.sym 65156 sys_clk_$glb_clk
.sym 65157 lm32_cpu.rst_i_$glb_sr
.sym 65158 $abc$46512$n3803
.sym 65159 $abc$46512$n4810_1
.sym 65160 $abc$46512$n4793
.sym 65161 lm32_cpu.sexth_result_x[14]
.sym 65162 $abc$46512$n4819_1
.sym 65163 lm32_cpu.sexth_result_x[7]
.sym 65164 lm32_cpu.operand_1_x[5]
.sym 65165 $abc$46512$n4490
.sym 65167 $abc$46512$n4905_1
.sym 65168 lm32_cpu.size_x[0]
.sym 65170 por_rst
.sym 65172 $abc$46512$n3846
.sym 65174 $abc$46512$n3607
.sym 65176 $abc$46512$n3893
.sym 65177 $abc$46512$n3764_1
.sym 65178 $abc$46512$n7925
.sym 65179 lm32_cpu.mc_arithmetic.b[10]
.sym 65180 $abc$46512$n5526_1
.sym 65181 $abc$46512$n8646
.sym 65182 lm32_cpu.mc_result_x[16]
.sym 65183 lm32_cpu.logic_op_x[2]
.sym 65184 lm32_cpu.size_x[1]
.sym 65185 lm32_cpu.sexth_result_x[7]
.sym 65187 lm32_cpu.operand_1_x[5]
.sym 65188 lm32_cpu.mc_arithmetic.operand_0_d[14]
.sym 65189 lm32_cpu.mc_arithmetic.operand_0_d[10]
.sym 65190 lm32_cpu.mc_arithmetic.operand_0_d[7]
.sym 65191 $abc$46512$n4629
.sym 65192 lm32_cpu.mc_arithmetic.operand_1_d[5]
.sym 65193 basesoc_sram_we[3]
.sym 65199 lm32_cpu.operand_1_x[14]
.sym 65201 $abc$46512$n2533
.sym 65202 $abc$46512$n6896_1
.sym 65203 lm32_cpu.logic_op_x[2]
.sym 65204 $abc$46512$n3893
.sym 65205 lm32_cpu.mc_arithmetic.operand_0_d[15]
.sym 65207 lm32_cpu.logic_op_x[1]
.sym 65208 $abc$46512$n6888_1
.sym 65209 lm32_cpu.mc_result_x[15]
.sym 65210 $abc$46512$n3607
.sym 65211 lm32_cpu.logic_op_x[0]
.sym 65212 $abc$46512$n6895_1
.sym 65213 lm32_cpu.mc_arithmetic.operand_0_d[10]
.sym 65214 lm32_cpu.mc_arithmetic.a[15]
.sym 65216 lm32_cpu.x_result_sel_sext_x
.sym 65217 lm32_cpu.x_result_sel_mc_arith_x
.sym 65218 lm32_cpu.sexth_result_x[14]
.sym 65219 lm32_cpu.mc_result_x[14]
.sym 65221 $abc$46512$n4629
.sym 65222 $abc$46512$n3846
.sym 65223 $abc$46512$n4182_1
.sym 65225 lm32_cpu.mc_arithmetic.operand_1_d[15]
.sym 65226 $abc$46512$n4829_1
.sym 65227 $abc$46512$n4629
.sym 65228 $abc$46512$n4202_1
.sym 65230 lm32_cpu.logic_op_x[3]
.sym 65232 lm32_cpu.mc_result_x[14]
.sym 65233 lm32_cpu.x_result_sel_sext_x
.sym 65234 lm32_cpu.x_result_sel_mc_arith_x
.sym 65235 $abc$46512$n6896_1
.sym 65238 $abc$46512$n4629
.sym 65239 $abc$46512$n3607
.sym 65240 lm32_cpu.mc_arithmetic.operand_0_d[10]
.sym 65241 $abc$46512$n4829_1
.sym 65244 lm32_cpu.x_result_sel_mc_arith_x
.sym 65245 lm32_cpu.mc_result_x[15]
.sym 65246 $abc$46512$n6888_1
.sym 65247 lm32_cpu.x_result_sel_sext_x
.sym 65250 lm32_cpu.sexth_result_x[14]
.sym 65251 lm32_cpu.logic_op_x[2]
.sym 65252 lm32_cpu.logic_op_x[0]
.sym 65253 $abc$46512$n6895_1
.sym 65256 lm32_cpu.mc_arithmetic.operand_0_d[15]
.sym 65257 $abc$46512$n3893
.sym 65262 lm32_cpu.logic_op_x[1]
.sym 65263 lm32_cpu.operand_1_x[14]
.sym 65264 lm32_cpu.sexth_result_x[14]
.sym 65265 lm32_cpu.logic_op_x[3]
.sym 65268 $abc$46512$n4629
.sym 65269 lm32_cpu.mc_arithmetic.operand_1_d[15]
.sym 65270 lm32_cpu.mc_arithmetic.operand_0_d[15]
.sym 65271 $abc$46512$n3893
.sym 65274 $abc$46512$n3846
.sym 65275 $abc$46512$n4202_1
.sym 65276 $abc$46512$n4182_1
.sym 65277 lm32_cpu.mc_arithmetic.a[15]
.sym 65278 $abc$46512$n2533
.sym 65279 sys_clk_$glb_clk
.sym 65280 lm32_cpu.rst_i_$glb_sr
.sym 65281 $abc$46512$n4656
.sym 65282 $abc$46512$n3793_1
.sym 65283 lm32_cpu.mc_result_x[17]
.sym 65284 $abc$46512$n4871_1
.sym 65285 lm32_cpu.mc_result_x[21]
.sym 65286 lm32_cpu.mc_result_x[20]
.sym 65287 lm32_cpu.mc_result_x[16]
.sym 65288 $abc$46512$n4872_1
.sym 65290 basesoc_sram_we[3]
.sym 65291 basesoc_sram_we[3]
.sym 65293 $abc$46512$n3764_1
.sym 65294 lm32_cpu.mc_arithmetic.operand_0_d[17]
.sym 65295 $abc$46512$n7928
.sym 65296 $abc$46512$n3607
.sym 65298 $abc$46512$n4490
.sym 65299 lm32_cpu.mc_arithmetic.operand_0_d[5]
.sym 65301 $abc$46512$n3893
.sym 65302 sram_bus_dat_w[6]
.sym 65305 lm32_cpu.mc_arithmetic.b[17]
.sym 65306 lm32_cpu.mc_arithmetic.operand_1_d[1]
.sym 65307 lm32_cpu.mc_arithmetic.operand_0_d[18]
.sym 65308 lm32_cpu.size_x[1]
.sym 65309 lm32_cpu.x_result_sel_sext_x
.sym 65311 $abc$46512$n3846
.sym 65313 lm32_cpu.mc_result_x[31]
.sym 65314 $abc$46512$n4202_1
.sym 65316 $abc$46512$n3793_1
.sym 65324 $abc$46512$n6820_1
.sym 65325 lm32_cpu.x_result_sel_mc_arith_x
.sym 65330 lm32_cpu.operand_1_x[27]
.sym 65331 lm32_cpu.operand_0_x[27]
.sym 65334 lm32_cpu.operand_1_x[21]
.sym 65335 $abc$46512$n6855_1
.sym 65336 lm32_cpu.mc_arithmetic.operand_0_d[21]
.sym 65337 lm32_cpu.operand_0_x[21]
.sym 65338 $abc$46512$n6833
.sym 65340 lm32_cpu.logic_op_x[0]
.sym 65342 lm32_cpu.mc_result_x[21]
.sym 65346 lm32_cpu.logic_op_x[1]
.sym 65347 $abc$46512$n6856_1
.sym 65348 lm32_cpu.logic_op_x[3]
.sym 65350 lm32_cpu.x_result_sel_sext_x
.sym 65351 lm32_cpu.logic_op_x[2]
.sym 65353 lm32_cpu.mc_arithmetic.operand_1_d[14]
.sym 65355 lm32_cpu.mc_arithmetic.operand_1_d[14]
.sym 65361 lm32_cpu.operand_1_x[21]
.sym 65362 lm32_cpu.logic_op_x[0]
.sym 65363 lm32_cpu.logic_op_x[1]
.sym 65364 $abc$46512$n6855_1
.sym 65367 lm32_cpu.operand_0_x[27]
.sym 65368 lm32_cpu.logic_op_x[3]
.sym 65369 lm32_cpu.logic_op_x[2]
.sym 65370 lm32_cpu.operand_1_x[27]
.sym 65374 $abc$46512$n6833
.sym 65379 lm32_cpu.mc_result_x[21]
.sym 65380 lm32_cpu.x_result_sel_mc_arith_x
.sym 65381 $abc$46512$n6856_1
.sym 65382 lm32_cpu.x_result_sel_sext_x
.sym 65385 lm32_cpu.operand_1_x[21]
.sym 65386 lm32_cpu.logic_op_x[2]
.sym 65387 lm32_cpu.logic_op_x[3]
.sym 65388 lm32_cpu.operand_0_x[21]
.sym 65391 $abc$46512$n6820_1
.sym 65392 lm32_cpu.operand_1_x[27]
.sym 65393 lm32_cpu.logic_op_x[0]
.sym 65394 lm32_cpu.logic_op_x[1]
.sym 65397 lm32_cpu.mc_arithmetic.operand_0_d[21]
.sym 65401 $abc$46512$n2454_$glb_ce
.sym 65402 sys_clk_$glb_clk
.sym 65403 lm32_cpu.rst_i_$glb_sr
.sym 65404 lm32_cpu.mc_arithmetic.b[20]
.sym 65405 lm32_cpu.mc_arithmetic.b[16]
.sym 65406 $abc$46512$n4755
.sym 65407 $abc$46512$n4783
.sym 65408 lm32_cpu.mc_arithmetic.b[19]
.sym 65409 $abc$46512$n4745
.sym 65410 lm32_cpu.mc_arithmetic.b[17]
.sym 65411 $abc$46512$n4756_1
.sym 65414 $abc$46512$n5484
.sym 65419 $abc$46512$n3764_1
.sym 65420 $abc$46512$n2533
.sym 65421 lm32_cpu.branch_target_x[13]
.sym 65422 lm32_cpu.operand_1_x[21]
.sym 65424 $abc$46512$n2531
.sym 65425 $abc$46512$n2531
.sym 65426 lm32_cpu.operand_1_x[27]
.sym 65428 lm32_cpu.mc_arithmetic.operand_1_d[14]
.sym 65429 $abc$46512$n4763
.sym 65430 lm32_cpu.operand_1_x[31]
.sym 65432 $abc$46512$n3670_1
.sym 65433 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 65434 $abc$46512$n4847_1
.sym 65435 lm32_cpu.logic_op_x[3]
.sym 65436 lm32_cpu.mc_arithmetic.operand_0_d[5]
.sym 65437 lm32_cpu.x_result_sel_csr_d
.sym 65438 $abc$46512$n4820_1
.sym 65439 lm32_cpu.mc_arithmetic.operand_1_d[4]
.sym 65445 $abc$46512$n6845
.sym 65447 $abc$46512$n6879_1
.sym 65450 lm32_cpu.mc_arithmetic.operand_0_d[19]
.sym 65451 $abc$46512$n6821
.sym 65453 lm32_cpu.mc_arithmetic.operand_0_d[25]
.sym 65454 lm32_cpu.x_result_sel_sext_x
.sym 65455 lm32_cpu.mc_result_x[17]
.sym 65457 lm32_cpu.mc_arithmetic.operand_0_d[27]
.sym 65459 lm32_cpu.mc_result_x[27]
.sym 65460 lm32_cpu.mc_result_x[23]
.sym 65461 $abc$46512$n4629
.sym 65464 $abc$46512$n3670_1
.sym 65467 lm32_cpu.mc_arithmetic.operand_0_d[18]
.sym 65468 lm32_cpu.mc_arithmetic.operand_0_d[20]
.sym 65469 lm32_cpu.x_result_sel_sext_x
.sym 65473 lm32_cpu.x_result_sel_mc_arith_x
.sym 65476 lm32_cpu.mc_arithmetic.operand_1_d[20]
.sym 65478 $abc$46512$n6879_1
.sym 65479 lm32_cpu.x_result_sel_mc_arith_x
.sym 65480 lm32_cpu.x_result_sel_sext_x
.sym 65481 lm32_cpu.mc_result_x[17]
.sym 65484 lm32_cpu.mc_arithmetic.operand_0_d[27]
.sym 65490 lm32_cpu.mc_arithmetic.operand_0_d[18]
.sym 65496 lm32_cpu.mc_arithmetic.operand_0_d[25]
.sym 65502 lm32_cpu.mc_arithmetic.operand_1_d[20]
.sym 65503 $abc$46512$n3670_1
.sym 65504 $abc$46512$n4629
.sym 65505 lm32_cpu.mc_arithmetic.operand_0_d[20]
.sym 65508 lm32_cpu.x_result_sel_mc_arith_x
.sym 65509 $abc$46512$n6845
.sym 65510 lm32_cpu.x_result_sel_sext_x
.sym 65511 lm32_cpu.mc_result_x[23]
.sym 65514 lm32_cpu.x_result_sel_sext_x
.sym 65515 lm32_cpu.x_result_sel_mc_arith_x
.sym 65516 $abc$46512$n6821
.sym 65517 lm32_cpu.mc_result_x[27]
.sym 65520 lm32_cpu.mc_arithmetic.operand_0_d[19]
.sym 65524 $abc$46512$n2454_$glb_ce
.sym 65525 sys_clk_$glb_clk
.sym 65526 lm32_cpu.rst_i_$glb_sr
.sym 65527 $abc$46512$n6986_1
.sym 65528 lm32_cpu.mc_arithmetic.b[28]
.sym 65529 lm32_cpu.mc_arithmetic.b[30]
.sym 65530 $abc$46512$n4747
.sym 65531 lm32_cpu.mc_arithmetic.b[27]
.sym 65532 lm32_cpu.mc_arithmetic.b[21]
.sym 65533 lm32_cpu.mc_arithmetic.b[29]
.sym 65534 $abc$46512$n4666
.sym 65535 $abc$46512$n3670_1
.sym 65539 lm32_cpu.mc_arithmetic.operand_1_d[1]
.sym 65540 lm32_cpu.mc_result_x[25]
.sym 65541 spiflash_bus_adr[6]
.sym 65542 lm32_cpu.x_result_sel_sext_d
.sym 65544 lm32_cpu.mc_arithmetic.operand_0_d[21]
.sym 65545 lm32_cpu.mc_arithmetic.operand_0_d[27]
.sym 65546 lm32_cpu.mc_arithmetic.b[20]
.sym 65547 lm32_cpu.mc_result_x[27]
.sym 65548 lm32_cpu.mc_result_x[23]
.sym 65550 lm32_cpu.size_d[1]
.sym 65551 $abc$46512$n4821_1
.sym 65552 lm32_cpu.mc_arithmetic.operand_0_d[30]
.sym 65553 $abc$46512$n4811_1
.sym 65554 lm32_cpu.mc_arithmetic.b[21]
.sym 65555 sram_bus_dat_w[5]
.sym 65556 lm32_cpu.logic_op_x[2]
.sym 65557 $abc$46512$n4629
.sym 65558 lm32_cpu.bypass_data_1[9]
.sym 65559 sram_bus_dat_w[4]
.sym 65560 lm32_cpu.mc_arithmetic.operand_1_d[7]
.sym 65561 lm32_cpu.mc_arithmetic.operand_1_d[31]
.sym 65562 lm32_cpu.mc_arithmetic.operand_0_d[27]
.sym 65568 $abc$46512$n3670_1
.sym 65569 lm32_cpu.operand_0_x[31]
.sym 65571 $abc$46512$n6817_1
.sym 65572 $abc$46512$n6799
.sym 65573 lm32_cpu.logic_op_x[0]
.sym 65574 lm32_cpu.mc_result_x[28]
.sym 65576 lm32_cpu.logic_op_x[2]
.sym 65577 lm32_cpu.operand_1_x[31]
.sym 65579 lm32_cpu.logic_op_d[3]
.sym 65580 lm32_cpu.mc_arithmetic.operand_0_d[17]
.sym 65581 lm32_cpu.mc_arithmetic.operand_0_d[24]
.sym 65582 lm32_cpu.mc_arithmetic.operand_1_d[17]
.sym 65583 $abc$46512$n4629
.sym 65584 lm32_cpu.x_result_sel_sext_d
.sym 65585 lm32_cpu.mc_result_x[31]
.sym 65586 lm32_cpu.logic_op_x[1]
.sym 65589 $abc$46512$n6798_1
.sym 65593 lm32_cpu.logic_op_x[3]
.sym 65594 lm32_cpu.x_result_sel_sext_x
.sym 65597 lm32_cpu.x_result_sel_mc_arith_x
.sym 65603 lm32_cpu.mc_arithmetic.operand_0_d[24]
.sym 65610 lm32_cpu.logic_op_d[3]
.sym 65615 lm32_cpu.x_result_sel_sext_d
.sym 65619 lm32_cpu.x_result_sel_sext_x
.sym 65620 lm32_cpu.x_result_sel_mc_arith_x
.sym 65621 $abc$46512$n6817_1
.sym 65622 lm32_cpu.mc_result_x[28]
.sym 65625 lm32_cpu.logic_op_x[1]
.sym 65626 lm32_cpu.logic_op_x[0]
.sym 65627 lm32_cpu.operand_1_x[31]
.sym 65628 $abc$46512$n6798_1
.sym 65631 lm32_cpu.logic_op_x[2]
.sym 65632 lm32_cpu.operand_1_x[31]
.sym 65633 lm32_cpu.operand_0_x[31]
.sym 65634 lm32_cpu.logic_op_x[3]
.sym 65637 $abc$46512$n4629
.sym 65638 lm32_cpu.mc_arithmetic.operand_0_d[17]
.sym 65639 $abc$46512$n3670_1
.sym 65640 lm32_cpu.mc_arithmetic.operand_1_d[17]
.sym 65643 lm32_cpu.mc_result_x[31]
.sym 65644 $abc$46512$n6799
.sym 65645 lm32_cpu.x_result_sel_sext_x
.sym 65646 lm32_cpu.x_result_sel_mc_arith_x
.sym 65647 $abc$46512$n2454_$glb_ce
.sym 65648 sys_clk_$glb_clk
.sym 65649 lm32_cpu.rst_i_$glb_sr
.sym 65650 $abc$46512$n4727
.sym 65651 storage_1[4][7]
.sym 65652 $abc$46512$n4726
.sym 65653 $abc$46512$n6974
.sym 65654 $abc$46512$n4677
.sym 65655 $abc$46512$n4676
.sym 65656 $abc$46512$n4654
.sym 65657 $abc$46512$n4646
.sym 65658 $abc$46512$n3670_1
.sym 65659 spiflash_bus_adr[4]
.sym 65660 lm32_cpu.size_x[1]
.sym 65662 lm32_cpu.operand_0_x[24]
.sym 65663 $abc$46512$n3764_1
.sym 65664 lm32_cpu.mc_arithmetic.operand_1_d[19]
.sym 65666 lm32_cpu.logic_op_x[3]
.sym 65667 $abc$46512$n3846
.sym 65668 lm32_cpu.mc_arithmetic.operand_0_d[29]
.sym 65670 $abc$46512$n8000
.sym 65671 lm32_cpu.mc_arithmetic.operand_0_d[19]
.sym 65672 $abc$46512$n3607
.sym 65674 $abc$46512$n4757
.sym 65675 basesoc_sram_we[0]
.sym 65676 lm32_cpu.size_x[1]
.sym 65677 lm32_cpu.instruction_unit.instruction_d[1]
.sym 65678 lm32_cpu.mc_arithmetic.operand_1_d[0]
.sym 65679 lm32_cpu.mc_arithmetic.operand_0_d[14]
.sym 65680 $abc$46512$n4663
.sym 65681 $abc$46512$n2771
.sym 65682 lm32_cpu.logic_op_x[2]
.sym 65683 lm32_cpu.mc_arithmetic.operand_1_d[5]
.sym 65684 $abc$46512$n4852_1
.sym 65685 basesoc_sram_we[3]
.sym 65693 $abc$46512$n3893
.sym 65695 lm32_cpu.mc_arithmetic.operand_1_d[30]
.sym 65698 lm32_cpu.sign_extend_d
.sym 65699 $abc$46512$n4763
.sym 65700 lm32_cpu.bypass_data_1[18]
.sym 65702 $abc$46512$n3670_1
.sym 65706 $abc$46512$n4663
.sym 65708 $abc$46512$n4843_1
.sym 65709 lm32_cpu.bypass_data_1[8]
.sym 65710 $abc$46512$n4852_1
.sym 65711 $abc$46512$n4821_1
.sym 65712 lm32_cpu.mc_arithmetic.operand_0_d[30]
.sym 65713 lm32_cpu.mc_arithmetic.operand_1_d[27]
.sym 65715 $abc$46512$n4826_1
.sym 65717 $abc$46512$n4629
.sym 65718 lm32_cpu.bypass_data_1[9]
.sym 65721 lm32_cpu.mc_arithmetic.operand_1_d[31]
.sym 65727 lm32_cpu.sign_extend_d
.sym 65732 lm32_cpu.mc_arithmetic.operand_1_d[31]
.sym 65736 $abc$46512$n4663
.sym 65737 $abc$46512$n4843_1
.sym 65738 lm32_cpu.bypass_data_1[9]
.sym 65739 $abc$46512$n4629
.sym 65742 $abc$46512$n4852_1
.sym 65743 $abc$46512$n4663
.sym 65744 $abc$46512$n4629
.sym 65745 lm32_cpu.bypass_data_1[8]
.sym 65748 lm32_cpu.bypass_data_1[18]
.sym 65749 $abc$46512$n4763
.sym 65750 $abc$46512$n4663
.sym 65751 $abc$46512$n4629
.sym 65754 $abc$46512$n4629
.sym 65755 $abc$46512$n4821_1
.sym 65756 $abc$46512$n4826_1
.sym 65757 $abc$46512$n3670_1
.sym 65760 $abc$46512$n3893
.sym 65761 lm32_cpu.mc_arithmetic.operand_0_d[30]
.sym 65762 lm32_cpu.mc_arithmetic.operand_1_d[30]
.sym 65763 $abc$46512$n4629
.sym 65769 lm32_cpu.mc_arithmetic.operand_1_d[27]
.sym 65770 $abc$46512$n2454_$glb_ce
.sym 65771 sys_clk_$glb_clk
.sym 65772 lm32_cpu.rst_i_$glb_sr
.sym 65773 $abc$46512$n4826_1
.sym 65774 $abc$46512$n4843_1
.sym 65775 csrbank2_load2_w[7]
.sym 65776 $abc$46512$n4835_1
.sym 65777 $abc$46512$n4802_1
.sym 65778 csrbank2_load2_w[5]
.sym 65779 lm32_cpu.mc_arithmetic.operand_1_d[27]
.sym 65780 $abc$46512$n4684
.sym 65783 csrbank2_load0_w[4]
.sym 65784 lm32_cpu.write_idx_w[2]
.sym 65785 lm32_cpu.logic_op_x[2]
.sym 65786 $abc$46512$n5428
.sym 65787 lm32_cpu.mc_arithmetic.operand_1_d[22]
.sym 65789 $abc$46512$n3893
.sym 65790 $abc$46512$n3670_1
.sym 65791 lm32_cpu.mc_arithmetic.operand_0_d[29]
.sym 65792 $abc$46512$n3607
.sym 65793 $abc$46512$n7976
.sym 65794 lm32_cpu.mc_arithmetic.operand_0_d[21]
.sym 65795 lm32_cpu.mc_arithmetic.operand_0_d[17]
.sym 65796 lm32_cpu.bypass_data_1[18]
.sym 65797 lm32_cpu.pc_x[19]
.sym 65799 $abc$46512$n4799
.sym 65800 $abc$46512$n4812_1
.sym 65801 lm32_cpu.size_x[1]
.sym 65802 lm32_cpu.mc_arithmetic.operand_1_d[1]
.sym 65803 lm32_cpu.mc_arithmetic.operand_0_d[18]
.sym 65804 lm32_cpu.mc_arithmetic.operand_1_d[29]
.sym 65805 lm32_cpu.branch_target_x[29]
.sym 65816 $abc$46512$n4812_1
.sym 65817 $abc$46512$n4629
.sym 65818 $abc$46512$n4644
.sym 65819 $abc$46512$n4684
.sym 65823 lm32_cpu.bypass_data_1[26]
.sym 65825 $abc$46512$n4799
.sym 65826 lm32_cpu.bypass_data_1[21]
.sym 65827 $abc$46512$n4663
.sym 65831 sram_bus_dat_w[4]
.sym 65832 $abc$46512$n4664
.sym 65833 $abc$46512$n4835_1
.sym 65834 $abc$46512$n3670_1
.sym 65835 $abc$46512$n4817_1
.sym 65836 lm32_cpu.instruction_unit.instruction_d[12]
.sym 65837 lm32_cpu.bypass_data_1[28]
.sym 65838 $abc$46512$n4625
.sym 65839 $abc$46512$n4734
.sym 65840 $abc$46512$n4619
.sym 65841 $abc$46512$n2767
.sym 65845 $abc$46512$n4830_1
.sym 65847 $abc$46512$n3670_1
.sym 65848 $abc$46512$n4835_1
.sym 65849 $abc$46512$n4830_1
.sym 65850 $abc$46512$n4629
.sym 65853 $abc$46512$n4629
.sym 65854 $abc$46512$n4812_1
.sym 65855 $abc$46512$n4817_1
.sym 65856 $abc$46512$n3670_1
.sym 65859 lm32_cpu.instruction_unit.instruction_d[12]
.sym 65860 $abc$46512$n4619
.sym 65861 $abc$46512$n4644
.sym 65862 $abc$46512$n4625
.sym 65867 sram_bus_dat_w[4]
.sym 65871 $abc$46512$n4664
.sym 65872 lm32_cpu.bypass_data_1[28]
.sym 65873 $abc$46512$n4663
.sym 65874 $abc$46512$n4629
.sym 65878 $abc$46512$n4799
.sym 65880 lm32_cpu.instruction_unit.instruction_d[12]
.sym 65883 lm32_cpu.bypass_data_1[26]
.sym 65884 $abc$46512$n4629
.sym 65885 $abc$46512$n4663
.sym 65886 $abc$46512$n4684
.sym 65889 $abc$46512$n4629
.sym 65890 $abc$46512$n4663
.sym 65891 lm32_cpu.bypass_data_1[21]
.sym 65892 $abc$46512$n4734
.sym 65893 $abc$46512$n2767
.sym 65894 sys_clk_$glb_clk
.sym 65895 sys_rst_$glb_sr
.sym 65896 $abc$46512$n4807_1
.sym 65897 $abc$46512$n4734
.sym 65898 lm32_cpu.load_store_unit.store_data_m[29]
.sym 65899 lm32_cpu.instruction_unit.branch_target_m[8]
.sym 65900 lm32_cpu.mc_arithmetic.operand_1_d[5]
.sym 65901 lm32_cpu.load_store_unit.store_data_m[26]
.sym 65902 lm32_cpu.instruction_unit.branch_target_m[9]
.sym 65903 $abc$46512$n4799
.sym 65906 $abc$46512$n8013
.sym 65908 $abc$46512$n2567
.sym 65909 $abc$46512$n4148_1
.sym 65910 $abc$46512$n4817_1
.sym 65911 storage_1[0][4]
.sym 65912 lm32_cpu.mc_arithmetic.operand_0_d[28]
.sym 65913 $abc$46512$n4684
.sym 65914 lm32_cpu.instruction_unit.instruction_d[10]
.sym 65916 $abc$46512$n7956
.sym 65918 $abc$46512$n3891
.sym 65919 lm32_cpu.bypass_data_1[26]
.sym 65920 lm32_cpu.mc_arithmetic.operand_1_d[14]
.sym 65921 lm32_cpu.instruction_unit.instruction_d[6]
.sym 65922 $abc$46512$n7993
.sym 65923 sram_bus_dat_w[7]
.sym 65924 lm32_cpu.bypass_data_1[13]
.sym 65925 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 65926 lm32_cpu.mc_arithmetic.operand_1_d[4]
.sym 65927 $abc$46512$n4799
.sym 65928 $abc$46512$n4763
.sym 65929 lm32_cpu.instruction_unit.instruction_d[13]
.sym 65930 lm32_cpu.mc_arithmetic.operand_1_d[29]
.sym 65931 lm32_cpu.instruction_unit.instruction_d[8]
.sym 65939 lm32_cpu.size_d[0]
.sym 65940 $abc$46512$n4799
.sym 65942 $abc$46512$n4625
.sym 65943 lm32_cpu.bypass_data_1[0]
.sym 65947 lm32_cpu.instruction_unit.instruction_d[1]
.sym 65948 lm32_cpu.size_d[1]
.sym 65950 $abc$46512$n4644
.sym 65951 lm32_cpu.bypass_data_1[26]
.sym 65955 lm32_cpu.instruction_unit.instruction_d[8]
.sym 65957 $abc$46512$n4663
.sym 65958 lm32_cpu.instruction_unit.instruction_d[0]
.sym 65960 lm32_cpu.bypass_data_1[1]
.sym 65968 $abc$46512$n4799
.sym 65970 $abc$46512$n4799
.sym 65971 lm32_cpu.bypass_data_1[1]
.sym 65972 $abc$46512$n4663
.sym 65973 lm32_cpu.instruction_unit.instruction_d[1]
.sym 65979 lm32_cpu.size_d[1]
.sym 65982 $abc$46512$n4663
.sym 65983 lm32_cpu.instruction_unit.instruction_d[0]
.sym 65984 lm32_cpu.bypass_data_1[0]
.sym 65985 $abc$46512$n4799
.sym 65988 lm32_cpu.bypass_data_1[26]
.sym 65994 $abc$46512$n4644
.sym 65995 $abc$46512$n4625
.sym 65997 lm32_cpu.instruction_unit.instruction_d[0]
.sym 66001 lm32_cpu.size_d[0]
.sym 66006 $abc$46512$n4644
.sym 66007 lm32_cpu.instruction_unit.instruction_d[1]
.sym 66009 $abc$46512$n4625
.sym 66013 lm32_cpu.instruction_unit.instruction_d[8]
.sym 66015 $abc$46512$n4799
.sym 66016 $abc$46512$n2454_$glb_ce
.sym 66017 sys_clk_$glb_clk
.sym 66018 lm32_cpu.rst_i_$glb_sr
.sym 66019 lm32_cpu.store_operand_x[29]
.sym 66020 $abc$46512$n4652
.sym 66021 $abc$46512$n4763
.sym 66022 lm32_cpu.mc_arithmetic.operand_1_d[29]
.sym 66023 $abc$46512$n4753
.sym 66024 lm32_cpu.mc_arithmetic.operand_1_d[2]
.sym 66025 lm32_cpu.branch_target_x[9]
.sym 66026 lm32_cpu.branch_target_x[23]
.sym 66028 $abc$46512$n5503
.sym 66029 lm32_cpu.load_store_unit.store_data_x[12]
.sym 66030 lm32_cpu.load_store_unit.store_data_x[14]
.sym 66031 lm32_cpu.size_x[0]
.sym 66032 lm32_cpu.load_store_unit.d_adr_o[20]
.sym 66033 lm32_cpu.size_d[0]
.sym 66034 lm32_cpu.operand_m[17]
.sym 66035 lm32_cpu.eba[1]
.sym 66036 $abc$46512$n6894_1
.sym 66037 $abc$46512$n4734
.sym 66038 $abc$46512$n4644
.sym 66039 lm32_cpu.bypass_data_1[26]
.sym 66040 $abc$46512$n5347
.sym 66041 lm32_cpu.instruction_unit.instruction_d[5]
.sym 66042 lm32_cpu.mc_arithmetic.operand_0_d[30]
.sym 66043 lm32_cpu.instruction_unit.branch_predict_address_d[16]
.sym 66044 lm32_cpu.instruction_unit.instruction_d[0]
.sym 66045 lm32_cpu.instruction_unit.branch_target_m[8]
.sym 66046 lm32_cpu.mc_arithmetic.operand_0_d[27]
.sym 66047 $abc$46512$n7964
.sym 66048 lm32_cpu.mc_arithmetic.operand_0_d[30]
.sym 66049 basesoc_sram_we[3]
.sym 66050 $abc$46512$n3625
.sym 66051 lm32_cpu.instruction_unit.branch_predict_address_d[10]
.sym 66052 lm32_cpu.mc_arithmetic.operand_1_d[7]
.sym 66053 lm32_cpu.load_store_unit.store_data_m[14]
.sym 66054 $abc$46512$n4852_1
.sym 66060 $abc$46512$n4644
.sym 66063 $abc$46512$n4625
.sym 66064 lm32_cpu.bypass_data_1[21]
.sym 66066 lm32_cpu.instruction_unit.instruction_d[4]
.sym 66067 lm32_cpu.bypass_data_1[6]
.sym 66071 $abc$46512$n4799
.sym 66072 lm32_cpu.instruction_unit.instruction_d[7]
.sym 66073 lm32_cpu.instruction_unit.instruction_d[14]
.sym 66075 lm32_cpu.bypass_data_1[28]
.sym 66081 lm32_cpu.instruction_unit.instruction_d[6]
.sym 66087 $abc$46512$n4663
.sym 66091 lm32_cpu.instruction_unit.instruction_d[8]
.sym 66093 lm32_cpu.instruction_unit.instruction_d[8]
.sym 66095 $abc$46512$n4644
.sym 66096 $abc$46512$n4625
.sym 66099 $abc$46512$n4625
.sym 66100 $abc$46512$n4644
.sym 66101 lm32_cpu.instruction_unit.instruction_d[7]
.sym 66105 $abc$46512$n4644
.sym 66107 lm32_cpu.instruction_unit.instruction_d[14]
.sym 66108 $abc$46512$n4625
.sym 66112 lm32_cpu.bypass_data_1[28]
.sym 66117 lm32_cpu.instruction_unit.instruction_d[4]
.sym 66119 $abc$46512$n4644
.sym 66120 $abc$46512$n4625
.sym 66123 lm32_cpu.instruction_unit.instruction_d[6]
.sym 66124 $abc$46512$n4644
.sym 66125 $abc$46512$n4625
.sym 66131 lm32_cpu.bypass_data_1[21]
.sym 66135 lm32_cpu.bypass_data_1[6]
.sym 66136 $abc$46512$n4663
.sym 66137 lm32_cpu.instruction_unit.instruction_d[6]
.sym 66138 $abc$46512$n4799
.sym 66139 $abc$46512$n2454_$glb_ce
.sym 66140 sys_clk_$glb_clk
.sym 66141 lm32_cpu.rst_i_$glb_sr
.sym 66142 lm32_cpu.store_operand_x[13]
.sym 66143 lm32_cpu.mc_arithmetic.operand_1_d[3]
.sym 66144 $abc$46512$n5428
.sym 66145 lm32_cpu.branch_target_x[21]
.sym 66146 lm32_cpu.branch_target_x[11]
.sym 66147 lm32_cpu.branch_target_x[16]
.sym 66148 $abc$46512$n4979
.sym 66149 lm32_cpu.branch_target_x[15]
.sym 66150 $abc$46512$n5444
.sym 66151 lm32_cpu.instruction_unit.icache.tmem_write_address[0]
.sym 66152 lm32_cpu.branch_target_x[28]
.sym 66154 $abc$46512$n4012_1
.sym 66155 $abc$46512$n4184_1
.sym 66156 $abc$46512$n5347
.sym 66157 $abc$46512$n2463
.sym 66158 $abc$46512$n6918_1
.sym 66159 $abc$46512$n4625
.sym 66160 lm32_cpu.instruction_unit.instruction_d[7]
.sym 66161 lm32_cpu.instruction_unit.instruction_d[3]
.sym 66162 $abc$46512$n7969
.sym 66163 lm32_cpu.bypass_data_1[6]
.sym 66165 lm32_cpu.mc_arithmetic.operand_0_d[25]
.sym 66166 $abc$46512$n2771
.sym 66167 basesoc_sram_we[0]
.sym 66168 lm32_cpu.pc_x[15]
.sym 66169 lm32_cpu.load_store_unit.store_data_m[21]
.sym 66170 $abc$46512$n4753
.sym 66171 $abc$46512$n5364_1
.sym 66172 lm32_cpu.eba[20]
.sym 66173 $abc$46512$n4663
.sym 66174 lm32_cpu.instruction_unit.branch_predict_address_d[9]
.sym 66175 lm32_cpu.store_operand_x[21]
.sym 66176 lm32_cpu.load_store_unit.wb_data_m[26]
.sym 66177 basesoc_sram_we[3]
.sym 66183 lm32_cpu.instruction_unit.instruction_d[14]
.sym 66185 lm32_cpu.instruction_unit.instruction_d[7]
.sym 66186 lm32_cpu.instruction_unit.instruction_d[4]
.sym 66187 $abc$46512$n3625
.sym 66188 lm32_cpu.bypass_data_1[7]
.sym 66191 $abc$46512$n4663
.sym 66192 lm32_cpu.bypass_data_1[4]
.sym 66193 lm32_cpu.size_x[0]
.sym 66194 lm32_cpu.store_operand_x[28]
.sym 66195 $abc$46512$n5252
.sym 66196 lm32_cpu.branch_target_x[15]
.sym 66200 lm32_cpu.bypass_data_1[14]
.sym 66202 lm32_cpu.eba[8]
.sym 66204 lm32_cpu.load_store_unit.store_data_x[12]
.sym 66205 lm32_cpu.size_x[1]
.sym 66206 lm32_cpu.eba[15]
.sym 66207 lm32_cpu.eret_x
.sym 66210 lm32_cpu.branch_target_x[22]
.sym 66212 $abc$46512$n4994
.sym 66213 $abc$46512$n4979
.sym 66214 $abc$46512$n4799
.sym 66216 lm32_cpu.instruction_unit.instruction_d[14]
.sym 66217 $abc$46512$n4663
.sym 66218 $abc$46512$n4799
.sym 66219 lm32_cpu.bypass_data_1[14]
.sym 66222 lm32_cpu.load_store_unit.store_data_x[12]
.sym 66223 lm32_cpu.store_operand_x[28]
.sym 66224 lm32_cpu.size_x[0]
.sym 66225 lm32_cpu.size_x[1]
.sym 66228 $abc$46512$n4799
.sym 66229 $abc$46512$n4663
.sym 66230 lm32_cpu.instruction_unit.instruction_d[7]
.sym 66231 lm32_cpu.bypass_data_1[7]
.sym 66234 $abc$46512$n4663
.sym 66235 $abc$46512$n4799
.sym 66236 lm32_cpu.instruction_unit.instruction_d[4]
.sym 66237 lm32_cpu.bypass_data_1[4]
.sym 66241 $abc$46512$n5252
.sym 66242 lm32_cpu.branch_target_x[22]
.sym 66243 lm32_cpu.eba[15]
.sym 66246 lm32_cpu.eba[8]
.sym 66247 lm32_cpu.branch_target_x[15]
.sym 66248 $abc$46512$n5252
.sym 66253 lm32_cpu.eret_x
.sym 66254 $abc$46512$n3625
.sym 66258 lm32_cpu.eret_x
.sym 66260 $abc$46512$n4979
.sym 66261 $abc$46512$n4994
.sym 66262 $abc$46512$n2450_$glb_ce
.sym 66263 sys_clk_$glb_clk
.sym 66264 lm32_cpu.rst_i_$glb_sr
.sym 66265 lm32_cpu.branch_target_x[17]
.sym 66266 lm32_cpu.pc_x[23]
.sym 66267 lm32_cpu.load_store_unit.store_data_x[13]
.sym 66268 lm32_cpu.branch_target_x[22]
.sym 66269 lm32_cpu.pc_x[20]
.sym 66270 $abc$46512$n5195
.sym 66271 lm32_cpu.branch_target_x[20]
.sym 66272 lm32_cpu.branch_target_x[18]
.sym 66273 lm32_cpu.instruction_unit.branch_target_m[22]
.sym 66274 $abc$46512$n8012
.sym 66277 $abc$46512$n5183_1
.sym 66278 $abc$46512$n3849
.sym 66279 lm32_cpu.instruction_unit.branch_target_m[11]
.sym 66280 lm32_cpu.instruction_unit.branch_predict_address_d[15]
.sym 66281 lm32_cpu.eba[18]
.sym 66283 $abc$46512$n6894_1
.sym 66284 $abc$46512$n5452
.sym 66285 lm32_cpu.instruction_unit.instruction_d[12]
.sym 66286 lm32_cpu.pc_d[14]
.sym 66287 lm32_cpu.instruction_unit.instruction_d[14]
.sym 66288 $abc$46512$n5428
.sym 66289 lm32_cpu.size_x[1]
.sym 66290 lm32_cpu.write_idx_w[1]
.sym 66291 $abc$46512$n5183_1
.sym 66292 lm32_cpu.eba[15]
.sym 66293 lm32_cpu.branch_target_x[11]
.sym 66294 lm32_cpu.pc_x[19]
.sym 66295 lm32_cpu.branch_target_x[16]
.sym 66297 $abc$46512$n1648
.sym 66298 $abc$46512$n3668_1
.sym 66299 lm32_cpu.pc_x[0]
.sym 66300 $abc$46512$n3641
.sym 66306 lm32_cpu.load_store_unit.store_data_x[14]
.sym 66307 $abc$46512$n5396_1
.sym 66309 lm32_cpu.store_operand_x[5]
.sym 66310 lm32_cpu.load_store_unit.d_sel_o[3]
.sym 66314 lm32_cpu.instruction_unit.branch_target_m[13]
.sym 66315 lm32_cpu.pc_x[13]
.sym 66321 lm32_cpu.size_x[0]
.sym 66322 lm32_cpu.load_store_unit.d_sel_o[0]
.sym 66326 lm32_cpu.pc_x[20]
.sym 66327 lm32_cpu.size_x[1]
.sym 66330 lm32_cpu.instruction_unit.branch_target_m[20]
.sym 66331 lm32_cpu.pc_x[23]
.sym 66332 $abc$46512$n5183_1
.sym 66335 lm32_cpu.store_operand_x[21]
.sym 66339 lm32_cpu.pc_x[23]
.sym 66345 lm32_cpu.store_operand_x[5]
.sym 66351 lm32_cpu.pc_x[13]
.sym 66352 $abc$46512$n5183_1
.sym 66354 lm32_cpu.instruction_unit.branch_target_m[13]
.sym 66358 lm32_cpu.load_store_unit.d_sel_o[3]
.sym 66359 $abc$46512$n5396_1
.sym 66363 lm32_cpu.pc_x[20]
.sym 66364 $abc$46512$n5183_1
.sym 66366 lm32_cpu.instruction_unit.branch_target_m[20]
.sym 66370 lm32_cpu.load_store_unit.store_data_x[14]
.sym 66376 $abc$46512$n5396_1
.sym 66377 lm32_cpu.load_store_unit.d_sel_o[0]
.sym 66381 lm32_cpu.store_operand_x[5]
.sym 66382 lm32_cpu.store_operand_x[21]
.sym 66383 lm32_cpu.size_x[1]
.sym 66384 lm32_cpu.size_x[0]
.sym 66385 $abc$46512$n2450_$glb_ce
.sym 66386 sys_clk_$glb_clk
.sym 66387 lm32_cpu.rst_i_$glb_sr
.sym 66388 lm32_cpu.pc_m[8]
.sym 66389 $abc$46512$n5436
.sym 66390 $abc$46512$n6316_1
.sym 66391 lm32_cpu.instruction_unit.branch_target_m[24]
.sym 66392 lm32_cpu.pc_m[15]
.sym 66393 $abc$46512$n2454
.sym 66394 lm32_cpu.pc_m[1]
.sym 66395 lm32_cpu.instruction_unit.branch_target_m[17]
.sym 66396 lm32_cpu.mc_arithmetic.operand_0_d[20]
.sym 66397 lm32_cpu.load_store_unit.byte_enable_m[0]
.sym 66399 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 66400 lm32_cpu.instruction_unit.branch_target_m[13]
.sym 66401 $abc$46512$n3625
.sym 66402 $abc$46512$n4051
.sym 66403 $abc$46512$n2567
.sym 66405 $abc$46512$n3954
.sym 66406 $abc$46512$n5190_1
.sym 66407 $abc$46512$n6815
.sym 66408 $abc$46512$n4409_1
.sym 66409 lm32_cpu.read_idx_0_d[1]
.sym 66410 lm32_cpu.store_d
.sym 66411 $abc$46512$n3668_1
.sym 66412 lm32_cpu.write_idx_w[4]
.sym 66414 lm32_cpu.instruction_unit.instruction_d[14]
.sym 66416 $abc$46512$n3669_1
.sym 66418 lm32_cpu.write_idx_x[1]
.sym 66419 sram_bus_dat_w[7]
.sym 66420 lm32_cpu.write_idx_x[0]
.sym 66422 $abc$46512$n6035
.sym 66423 lm32_cpu.instruction_unit.branch_target_m[24]
.sym 66432 lm32_cpu.pc_x[29]
.sym 66433 $abc$46512$n5448
.sym 66434 lm32_cpu.store_operand_x[6]
.sym 66435 lm32_cpu.instruction_unit.branch_target_m[29]
.sym 66436 lm32_cpu.bypass_data_1[6]
.sym 66437 lm32_cpu.bypass_data_1[14]
.sym 66438 $abc$46512$n5183_1
.sym 66441 $abc$46512$n5364_1
.sym 66443 lm32_cpu.instruction_unit.branch_predict_address_d[28]
.sym 66444 lm32_cpu.store_operand_x[14]
.sym 66447 lm32_cpu.size_x[1]
.sym 66450 lm32_cpu.instruction_unit.branch_predict_address_d[10]
.sym 66451 $abc$46512$n6910_1
.sym 66458 $abc$46512$n3897
.sym 66462 lm32_cpu.size_x[1]
.sym 66463 lm32_cpu.store_operand_x[6]
.sym 66464 lm32_cpu.store_operand_x[14]
.sym 66468 $abc$46512$n5364_1
.sym 66470 lm32_cpu.instruction_unit.branch_predict_address_d[28]
.sym 66471 $abc$46512$n3897
.sym 66477 lm32_cpu.store_operand_x[6]
.sym 66480 lm32_cpu.pc_x[29]
.sym 66481 lm32_cpu.instruction_unit.branch_target_m[29]
.sym 66483 $abc$46512$n5183_1
.sym 66488 $abc$46512$n5448
.sym 66492 lm32_cpu.bypass_data_1[6]
.sym 66499 lm32_cpu.instruction_unit.branch_predict_address_d[10]
.sym 66500 $abc$46512$n6910_1
.sym 66501 $abc$46512$n5364_1
.sym 66504 lm32_cpu.bypass_data_1[14]
.sym 66508 $abc$46512$n2454_$glb_ce
.sym 66509 sys_clk_$glb_clk
.sym 66510 lm32_cpu.rst_i_$glb_sr
.sym 66511 lm32_cpu.write_idx_x[3]
.sym 66512 lm32_cpu.write_idx_x[1]
.sym 66513 lm32_cpu.write_idx_x[0]
.sym 66514 $abc$46512$n6780_1
.sym 66515 $abc$46512$n6781_1
.sym 66516 $abc$46512$n6783_1
.sym 66517 lm32_cpu.write_idx_x[2]
.sym 66518 $abc$46512$n6782_1
.sym 66519 $abc$46512$n5448
.sym 66520 $abc$46512$n6675
.sym 66523 storage_1[0][5]
.sym 66524 lm32_cpu.read_idx_1_d[0]
.sym 66525 $abc$46512$n5484
.sym 66526 $abc$46512$n2567
.sym 66527 lm32_cpu.m_result_sel_compare_d
.sym 66528 $abc$46512$n4429_1
.sym 66529 lm32_cpu.instruction_unit.branch_predict_address_d[24]
.sym 66530 lm32_cpu.pc_m[8]
.sym 66531 $abc$46512$n3916
.sym 66532 lm32_cpu.instruction_unit.branch_target_m[10]
.sym 66533 lm32_cpu.data_bus_error_exception_m
.sym 66534 $abc$46512$n1645
.sym 66535 $abc$46512$n3620
.sym 66536 lm32_cpu.instruction_unit.branch_predict_address_d[10]
.sym 66537 lm32_cpu.write_enable_x
.sym 66538 $abc$46512$n6783_1
.sym 66539 lm32_cpu.branch_target_x[28]
.sym 66540 lm32_cpu.instruction_unit.instruction_d[13]
.sym 66541 $abc$46512$n7008_1
.sym 66542 lm32_cpu.branch_predict_x
.sym 66543 $abc$46512$n3624
.sym 66544 lm32_cpu.load_store_unit.store_data_m[14]
.sym 66545 lm32_cpu.load_store_unit.store_data_m[14]
.sym 66546 $abc$46512$n4614
.sym 66554 lm32_cpu.branch_predict_taken_x
.sym 66555 lm32_cpu.branch_predict_taken_m
.sym 66557 lm32_cpu.load_store_unit.exception_m
.sym 66558 lm32_cpu.m_bypass_enable_x
.sym 66561 lm32_cpu.condition_met_m
.sym 66563 lm32_cpu.w_result_sel_load_d
.sym 66565 lm32_cpu.branch_predict_m
.sym 66566 lm32_cpu.branch_predict_x
.sym 66570 $abc$46512$n3624
.sym 66574 $abc$46512$n3641
.sym 66576 lm32_cpu.m_bypass_enable_m
.sym 66578 $abc$46512$n3649
.sym 66587 lm32_cpu.m_bypass_enable_x
.sym 66591 lm32_cpu.load_store_unit.exception_m
.sym 66592 lm32_cpu.condition_met_m
.sym 66593 lm32_cpu.branch_predict_taken_m
.sym 66594 lm32_cpu.branch_predict_m
.sym 66597 $abc$46512$n3641
.sym 66598 $abc$46512$n3649
.sym 66599 lm32_cpu.w_result_sel_load_d
.sym 66600 lm32_cpu.m_bypass_enable_m
.sym 66604 lm32_cpu.branch_predict_taken_x
.sym 66609 lm32_cpu.branch_predict_m
.sym 66611 lm32_cpu.condition_met_m
.sym 66612 lm32_cpu.branch_predict_taken_m
.sym 66617 lm32_cpu.branch_predict_x
.sym 66621 lm32_cpu.condition_met_m
.sym 66622 lm32_cpu.branch_predict_taken_m
.sym 66623 lm32_cpu.branch_predict_m
.sym 66624 lm32_cpu.load_store_unit.exception_m
.sym 66628 $abc$46512$n3624
.sym 66631 $abc$46512$n2450_$glb_ce
.sym 66632 sys_clk_$glb_clk
.sym 66633 lm32_cpu.rst_i_$glb_sr
.sym 66634 $abc$46512$n3626
.sym 66635 $abc$46512$n3627
.sym 66636 $abc$46512$n3624
.sym 66637 lm32_cpu.write_idx_m[1]
.sym 66638 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 66639 $abc$46512$n3628
.sym 66640 lm32_cpu.write_idx_m[2]
.sym 66641 lm32_cpu.write_idx_m[4]
.sym 66642 $abc$46512$n8000
.sym 66643 lm32_cpu.pc_f[25]
.sym 66646 $abc$46512$n4994
.sym 66647 $abc$46512$n3607
.sym 66648 lm32_cpu.branch_predict_taken_x
.sym 66649 lm32_cpu.pc_x[5]
.sym 66650 $abc$46512$n5183_1
.sym 66651 lm32_cpu.w_result_sel_load_d
.sym 66652 lm32_cpu.read_idx_1_d[0]
.sym 66653 lm32_cpu.eret_x
.sym 66654 $abc$46512$n2463
.sym 66655 lm32_cpu.pc_x[26]
.sym 66656 lm32_cpu.read_idx_1_d[1]
.sym 66657 lm32_cpu.operand_m[11]
.sym 66658 $abc$46512$n2771
.sym 66659 $abc$46512$n5176
.sym 66660 lm32_cpu.m_result_sel_compare_m
.sym 66661 $abc$46512$n3641
.sym 66662 lm32_cpu.pc_x[28]
.sym 66663 lm32_cpu.write_idx_m[2]
.sym 66664 $abc$46512$n3649
.sym 66665 lm32_cpu.instruction_unit.branch_predict_address_d[9]
.sym 66668 lm32_cpu.read_idx_1_d[1]
.sym 66669 lm32_cpu.load_store_unit.store_data_m[21]
.sym 66677 lm32_cpu.x_result[4]
.sym 66680 lm32_cpu.pc_x[28]
.sym 66681 $abc$46512$n4617
.sym 66682 $abc$46512$n4615
.sym 66684 lm32_cpu.write_idx_w[4]
.sym 66688 lm32_cpu.read_idx_1_d[1]
.sym 66692 lm32_cpu.read_idx_1_d[0]
.sym 66693 lm32_cpu.pc_x[27]
.sym 66695 lm32_cpu.pc_x[25]
.sym 66696 lm32_cpu.read_idx_1_d[3]
.sym 66697 lm32_cpu.write_idx_w[3]
.sym 66698 lm32_cpu.read_idx_1_d[4]
.sym 66699 lm32_cpu.write_idx_w[1]
.sym 66700 $abc$46512$n4616
.sym 66701 lm32_cpu.write_idx_w[0]
.sym 66702 lm32_cpu.read_idx_1_d[2]
.sym 66703 lm32_cpu.write_idx_w[2]
.sym 66706 lm32_cpu.write_enable_q_w
.sym 66708 lm32_cpu.x_result[4]
.sym 66714 lm32_cpu.write_idx_w[1]
.sym 66715 lm32_cpu.write_idx_w[3]
.sym 66716 lm32_cpu.read_idx_1_d[3]
.sym 66717 lm32_cpu.read_idx_1_d[1]
.sym 66721 lm32_cpu.pc_x[28]
.sym 66727 $abc$46512$n4616
.sym 66728 $abc$46512$n4615
.sym 66729 $abc$46512$n4617
.sym 66734 lm32_cpu.pc_x[27]
.sym 66741 lm32_cpu.pc_x[25]
.sym 66744 lm32_cpu.read_idx_1_d[2]
.sym 66745 lm32_cpu.write_idx_w[2]
.sym 66746 lm32_cpu.write_idx_w[4]
.sym 66747 lm32_cpu.read_idx_1_d[4]
.sym 66750 lm32_cpu.write_idx_w[0]
.sym 66752 lm32_cpu.read_idx_1_d[0]
.sym 66753 lm32_cpu.write_enable_q_w
.sym 66754 $abc$46512$n2450_$glb_ce
.sym 66755 sys_clk_$glb_clk
.sym 66756 lm32_cpu.rst_i_$glb_sr
.sym 66757 lm32_cpu.write_idx_m[3]
.sym 66758 $abc$46512$n3649
.sym 66759 $abc$46512$n3651
.sym 66760 $abc$46512$n3642
.sym 66761 $abc$46512$n3650
.sym 66762 $abc$46512$n3652
.sym 66763 $abc$46512$n3643
.sym 66764 lm32_cpu.write_idx_m[0]
.sym 66765 $abc$46512$n8009
.sym 66766 $abc$46512$n7993
.sym 66770 $abc$46512$n5183_1
.sym 66771 $abc$46512$n2775
.sym 66772 spiflash_bus_adr[7]
.sym 66773 spiflash_bus_adr[5]
.sym 66774 lm32_cpu.load_store_unit.d_adr_o[22]
.sym 66775 lm32_cpu.load_store_unit.exception_m
.sym 66776 lm32_cpu.size_d[0]
.sym 66777 lm32_cpu.read_idx_0_d[1]
.sym 66778 lm32_cpu.read_idx_0_d[4]
.sym 66779 csrbank2_reload0_w[2]
.sym 66780 $abc$46512$n3624
.sym 66781 $abc$46512$n3624
.sym 66782 lm32_cpu.read_idx_1_d[3]
.sym 66783 lm32_cpu.branch_target_x[16]
.sym 66784 lm32_cpu.read_idx_1_d[4]
.sym 66785 lm32_cpu.branch_target_x[11]
.sym 66786 lm32_cpu.write_idx_w[1]
.sym 66787 $abc$46512$n3641
.sym 66788 lm32_cpu.read_idx_1_d[2]
.sym 66789 $abc$46512$n3645
.sym 66790 lm32_cpu.read_idx_0_d[2]
.sym 66791 lm32_cpu.write_idx_m[4]
.sym 66792 lm32_cpu.read_idx_0_d[3]
.sym 66801 lm32_cpu.write_idx_m[1]
.sym 66802 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 66804 lm32_cpu.write_idx_m[2]
.sym 66806 lm32_cpu.operand_m[4]
.sym 66809 lm32_cpu.read_idx_0_d[0]
.sym 66812 storage_1[4][1]
.sym 66814 lm32_cpu.read_idx_0_d[2]
.sym 66815 $abc$46512$n3645
.sym 66816 $abc$46512$n8009
.sym 66817 lm32_cpu.read_idx_0_d[1]
.sym 66818 $abc$46512$n3647
.sym 66819 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 66820 lm32_cpu.m_result_sel_compare_m
.sym 66822 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 66823 storage_1[12][1]
.sym 66824 $abc$46512$n3646
.sym 66825 $abc$46512$n3642
.sym 66827 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 66829 lm32_cpu.write_idx_m[0]
.sym 66831 lm32_cpu.read_idx_0_d[2]
.sym 66832 $abc$46512$n3646
.sym 66833 lm32_cpu.write_idx_m[2]
.sym 66838 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 66843 lm32_cpu.write_idx_m[0]
.sym 66844 lm32_cpu.read_idx_0_d[1]
.sym 66845 lm32_cpu.read_idx_0_d[0]
.sym 66846 lm32_cpu.write_idx_m[1]
.sym 66849 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 66850 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 66851 storage_1[4][1]
.sym 66852 storage_1[12][1]
.sym 66855 $abc$46512$n3642
.sym 66856 $abc$46512$n3645
.sym 66857 $abc$46512$n3647
.sym 66861 lm32_cpu.operand_m[4]
.sym 66862 lm32_cpu.m_result_sel_compare_m
.sym 66870 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 66874 $abc$46512$n3642
.sym 66875 $abc$46512$n3645
.sym 66876 $abc$46512$n3647
.sym 66877 $abc$46512$n8009
.sym 66878 sys_clk_$glb_clk
.sym 66880 $abc$46512$n5176
.sym 66881 lm32_cpu.write_enable_q_w
.sym 66882 lm32_cpu.load_store_unit.wb_data_m[11]
.sym 66884 $abc$46512$n3647
.sym 66885 lm32_cpu.write_enable_q_w
.sym 66886 lm32_cpu.branch_target_x[16]
.sym 66887 $abc$46512$n3648
.sym 66889 $abc$46512$n7964
.sym 66891 basesoc_timer0_value[9]
.sym 66892 lm32_cpu.write_idx_w[0]
.sym 66893 $abc$46512$n3643
.sym 66894 $abc$46512$n2552
.sym 66895 $abc$46512$n2463
.sym 66896 $abc$46512$n2564
.sym 66897 request[1]
.sym 66898 $abc$46512$n5252
.sym 66899 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 66900 storage_1[4][4]
.sym 66902 $abc$46512$n3874
.sym 66904 lm32_cpu.write_idx_w[4]
.sym 66905 lm32_cpu.operand_m[7]
.sym 66906 sys_rst
.sym 66907 lm32_cpu.write_enable_q_w
.sym 66908 lm32_cpu.instruction_unit.icache_refill_ready
.sym 66909 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 66910 csrbank2_reload0_w[6]
.sym 66911 lm32_cpu.write_idx_m[1]
.sym 66912 $abc$46512$n2515
.sym 66913 $abc$46512$n3674_1
.sym 66915 $abc$46512$n3641
.sym 66921 lm32_cpu.write_idx_m[3]
.sym 66923 $abc$46512$n5181
.sym 66924 $abc$46512$n3739_1
.sym 66925 $abc$46512$n6035
.sym 66927 lm32_cpu.read_idx_1_d[3]
.sym 66928 lm32_cpu.read_idx_0_d[4]
.sym 66931 $abc$46512$n3607
.sym 66932 lm32_cpu.write_idx_w[3]
.sym 66933 lm32_cpu.write_idx_m[2]
.sym 66935 lm32_cpu.write_idx_m[1]
.sym 66936 lm32_cpu.write_idx_m[0]
.sym 66950 lm32_cpu.read_idx_0_d[3]
.sym 66951 lm32_cpu.write_idx_w[4]
.sym 66957 lm32_cpu.write_idx_m[1]
.sym 66960 $abc$46512$n3739_1
.sym 66961 lm32_cpu.read_idx_1_d[3]
.sym 66962 $abc$46512$n3607
.sym 66963 $abc$46512$n6035
.sym 66969 lm32_cpu.write_idx_m[2]
.sym 66973 lm32_cpu.write_idx_m[3]
.sym 66978 lm32_cpu.read_idx_0_d[3]
.sym 66979 lm32_cpu.read_idx_0_d[4]
.sym 66980 lm32_cpu.write_idx_w[3]
.sym 66981 lm32_cpu.write_idx_w[4]
.sym 66985 lm32_cpu.write_idx_m[0]
.sym 66990 lm32_cpu.read_idx_1_d[3]
.sym 66991 $abc$46512$n3607
.sym 66993 $abc$46512$n3739_1
.sym 66997 $abc$46512$n5181
.sym 67001 sys_clk_$glb_clk
.sym 67002 lm32_cpu.rst_i_$glb_sr
.sym 67003 lm32_cpu.instruction_unit.icache_refill_ready
.sym 67004 lm32_cpu.branch_target_x[18]
.sym 67005 $abc$46512$n2515
.sym 67006 lm32_cpu.read_idx_1_d[2]
.sym 67007 lm32_cpu.read_idx_0_d[2]
.sym 67008 lm32_cpu.read_idx_0_d[3]
.sym 67009 lm32_cpu.write_idx_w[4]
.sym 67010 lm32_cpu.write_enable_w
.sym 67011 lm32_cpu.instruction_unit.icache_refill_request
.sym 67015 lm32_cpu.data_bus_error_exception_m
.sym 67016 lm32_cpu.read_idx_0_d[0]
.sym 67017 lm32_cpu.write_idx_w[0]
.sym 67018 $abc$46512$n3739_1
.sym 67019 $abc$46512$n2552
.sym 67020 lm32_cpu.operand_w[11]
.sym 67021 $abc$46512$n2567
.sym 67023 lm32_cpu.write_idx_w[3]
.sym 67024 lm32_cpu.write_enable_q_w
.sym 67025 $abc$46512$n3365
.sym 67027 basesoc_sram_we[2]
.sym 67028 $abc$46512$n2528
.sym 67029 lm32_cpu.branch_predict_x
.sym 67030 lm32_cpu.load_store_unit.store_data_m[14]
.sym 67031 lm32_cpu.branch_target_x[28]
.sym 67032 lm32_cpu.write_idx_w[4]
.sym 67033 storage_1[10][4]
.sym 67034 lm32_cpu.size_x[1]
.sym 67036 lm32_cpu.instruction_unit.instruction_d[13]
.sym 67038 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 67046 $abc$46512$n8002
.sym 67047 $abc$46512$n3751_1
.sym 67049 $abc$46512$n6035
.sym 67052 lm32_cpu.load_store_unit.d_sel_o[2]
.sym 67054 lm32_cpu.load_store_unit.wb_data_m[11]
.sym 67059 $abc$46512$n3607
.sym 67061 lm32_cpu.branch_target_x[28]
.sym 67062 lm32_cpu.read_idx_0_d[3]
.sym 67063 lm32_cpu.read_idx_1_d[2]
.sym 67065 $abc$46512$n5396_1
.sym 67067 $abc$46512$n2552
.sym 67069 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 67070 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 67073 $abc$46512$n3674_1
.sym 67077 $abc$46512$n3607
.sym 67078 lm32_cpu.read_idx_1_d[2]
.sym 67079 $abc$46512$n3674_1
.sym 67080 $abc$46512$n6035
.sym 67085 lm32_cpu.load_store_unit.wb_data_m[11]
.sym 67092 $abc$46512$n2552
.sym 67095 $abc$46512$n6035
.sym 67096 lm32_cpu.read_idx_0_d[3]
.sym 67097 $abc$46512$n3751_1
.sym 67098 $abc$46512$n3607
.sym 67102 lm32_cpu.load_store_unit.d_sel_o[2]
.sym 67104 $abc$46512$n5396_1
.sym 67109 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 67114 lm32_cpu.branch_target_x[28]
.sym 67122 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 67123 $abc$46512$n8002
.sym 67124 sys_clk_$glb_clk
.sym 67126 $abc$46512$n3370
.sym 67127 lm32_cpu.instruction_unit.icache_refill_data[16]
.sym 67128 $abc$46512$n2526
.sym 67129 $abc$46512$n5168
.sym 67130 $abc$46512$n5879
.sym 67132 lm32_cpu.instruction_unit.icache_refill_data[4]
.sym 67133 lm32_cpu.branch_predict_x
.sym 67135 $abc$46512$n2562
.sym 67136 lm32_cpu.size_x[1]
.sym 67138 $abc$46512$n5178
.sym 67139 $abc$46512$n3364
.sym 67141 lm32_cpu.load_store_unit.wb_data_m[27]
.sym 67142 lm32_cpu.load_store_unit.d_adr_o[5]
.sym 67144 lm32_cpu.load_store_unit.d_adr_o[4]
.sym 67145 $abc$46512$n3751_1
.sym 67146 $abc$46512$n4994
.sym 67147 lm32_cpu.pc_x[25]
.sym 67148 lm32_cpu.load_store_unit.d_sel_o[2]
.sym 67149 $abc$46512$n2515
.sym 67150 $abc$46512$n2771
.sym 67151 basesoc_sram_we[1]
.sym 67152 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 67153 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 67155 shared_dat_r[16]
.sym 67157 lm32_cpu.load_store_unit.store_data_m[21]
.sym 67158 slave_sel_r[2]
.sym 67161 $abc$46512$n3371
.sym 67167 $abc$46512$n5018_1
.sym 67168 storage_1[12][5]
.sym 67169 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 67171 storage_1[8][5]
.sym 67172 storage_1[10][6]
.sym 67173 storage_1[11][6]
.sym 67174 $abc$46512$n2564
.sym 67175 $abc$46512$n5880_1
.sym 67177 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 67181 lm32_cpu.store_operand_x[7]
.sym 67183 $abc$46512$n7025
.sym 67185 $abc$46512$n8013
.sym 67187 $abc$46512$n5879
.sym 67188 $abc$46512$n7024_1
.sym 67190 $abc$46512$n2552
.sym 67191 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 67197 $abc$46512$n5016_1
.sym 67198 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 67200 storage_1[8][5]
.sym 67201 storage_1[12][5]
.sym 67202 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 67203 $abc$46512$n7024_1
.sym 67206 $abc$46512$n5016_1
.sym 67208 $abc$46512$n2552
.sym 67214 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 67218 storage_1[10][6]
.sym 67219 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 67220 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 67221 storage_1[11][6]
.sym 67230 $abc$46512$n5880_1
.sym 67231 $abc$46512$n7025
.sym 67232 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 67233 $abc$46512$n5879
.sym 67236 $abc$46512$n5018_1
.sym 67239 $abc$46512$n2564
.sym 67242 lm32_cpu.store_operand_x[7]
.sym 67246 $abc$46512$n8013
.sym 67247 sys_clk_$glb_clk
.sym 67249 $abc$46512$n3587
.sym 67250 slave_sel[1]
.sym 67251 $abc$46512$n2560
.sym 67253 $abc$46512$n3372
.sym 67254 slave_sel[2]
.sym 67255 lm32_cpu.instruction_unit.i_stb_o
.sym 67259 csrbank2_load0_w[4]
.sym 67261 $abc$46512$n5880_1
.sym 67262 spiflash_bus_adr[5]
.sym 67264 $abc$46512$n3588
.sym 67265 $abc$46512$n3108
.sym 67266 spiflash_bus_adr[7]
.sym 67267 storage_1[14][5]
.sym 67268 $abc$46512$n3370
.sym 67269 lm32_cpu.load_store_unit.data_w[2]
.sym 67276 $abc$46512$n5036_1
.sym 67277 basesoc_sram_we[1]
.sym 67280 $abc$46512$n5875_1
.sym 67281 sram_bus_adr[13]
.sym 67282 $abc$46512$n5061_1
.sym 67284 spiflash_bus_adr[1]
.sym 67293 $abc$46512$n5866_1
.sym 67296 $abc$46512$n5396_1
.sym 67297 $abc$46512$n3596
.sym 67300 storage_1[11][4]
.sym 67301 slave_sel[0]
.sym 67302 $abc$46512$n5867
.sym 67303 grant
.sym 67304 request[0]
.sym 67305 storage_1[10][4]
.sym 67307 lm32_cpu.load_store_unit.store_data_x[12]
.sym 67308 $abc$46512$n2560
.sym 67309 $abc$46512$n3595_1
.sym 67310 $abc$46512$n7021_1
.sym 67312 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 67313 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 67314 lm32_cpu.load_store_unit.d_stb_o
.sym 67316 lm32_cpu.load_store_unit.d_sel_o[1]
.sym 67317 request[1]
.sym 67319 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 67320 lm32_cpu.instruction_unit.i_stb_o
.sym 67323 request[1]
.sym 67331 lm32_cpu.load_store_unit.store_data_x[12]
.sym 67335 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 67336 $abc$46512$n5866_1
.sym 67337 $abc$46512$n7021_1
.sym 67338 $abc$46512$n5867
.sym 67341 $abc$46512$n3596
.sym 67342 grant
.sym 67343 request[0]
.sym 67344 request[1]
.sym 67347 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 67348 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 67349 storage_1[10][4]
.sym 67350 storage_1[11][4]
.sym 67353 $abc$46512$n3595_1
.sym 67356 slave_sel[0]
.sym 67359 $abc$46512$n5396_1
.sym 67360 lm32_cpu.load_store_unit.d_sel_o[1]
.sym 67365 lm32_cpu.instruction_unit.i_stb_o
.sym 67366 grant
.sym 67367 lm32_cpu.load_store_unit.d_stb_o
.sym 67369 $abc$46512$n2560
.sym 67370 sys_clk_$glb_clk
.sym 67371 lm32_cpu.rst_i_$glb_sr
.sym 67372 sram_bus_adr[10]
.sym 67374 sram_bus_adr[13]
.sym 67376 sram_bus_adr[11]
.sym 67377 $abc$46512$n3371
.sym 67379 sram_bus_adr[9]
.sym 67381 $abc$46512$n8013
.sym 67385 $abc$46512$n7011_1
.sym 67386 storage_1[11][4]
.sym 67387 $abc$46512$n5866_1
.sym 67388 $abc$46512$n5056_1
.sym 67389 shared_dat_r[3]
.sym 67390 lm32_cpu.instruction_unit.icache_refill_data[17]
.sym 67391 $abc$46512$n3587
.sym 67392 spiflash_bus_adr[10]
.sym 67393 slave_sel[1]
.sym 67395 storage[11][0]
.sym 67396 $abc$46512$n7021_1
.sym 67397 $abc$46512$n6316_1
.sym 67399 $abc$46512$n3371
.sym 67400 $abc$46512$n3372
.sym 67401 $abc$46512$n2628
.sym 67402 $abc$46512$n7998
.sym 67403 sys_rst
.sym 67405 basesoc_sram_we[1]
.sym 67407 csrbank2_reload0_w[6]
.sym 67415 $abc$46512$n5874_1
.sym 67418 $abc$46512$n5873_1
.sym 67420 sram_bus_dat_w[5]
.sym 67421 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 67424 $abc$46512$n8646
.sym 67428 spiflash_bitbang_storage_full[1]
.sym 67429 storage_1[8][6]
.sym 67439 lm32_cpu.size_x[1]
.sym 67440 $abc$46512$n7023_1
.sym 67458 spiflash_bitbang_storage_full[1]
.sym 67466 sram_bus_dat_w[5]
.sym 67470 storage_1[8][6]
.sym 67478 lm32_cpu.size_x[1]
.sym 67482 $abc$46512$n7023_1
.sym 67483 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 67484 $abc$46512$n5874_1
.sym 67485 $abc$46512$n5873_1
.sym 67492 $abc$46512$n8646
.sym 67493 sys_clk_$glb_clk
.sym 67495 storage_1[8][6]
.sym 67496 $abc$46512$n3729_1
.sym 67497 $abc$46512$n5062_1
.sym 67499 $abc$46512$n5061_1
.sym 67500 $abc$46512$n5088
.sym 67501 $abc$46512$n5114_1
.sym 67502 $abc$46512$n5089
.sym 67504 sram_bus_dat_w[7]
.sym 67507 $abc$46512$n6028
.sym 67511 grant
.sym 67512 spiflash_bitbang_storage_full[0]
.sym 67513 $abc$46512$n7028_1
.sym 67514 slave_sel_r[0]
.sym 67515 $abc$46512$n8644
.sym 67516 storage[9][2]
.sym 67517 $abc$46512$n424
.sym 67518 spiflash_bus_adr[10]
.sym 67520 $abc$46512$n5061_1
.sym 67521 $abc$46512$n3728_1
.sym 67522 $abc$46512$n5088
.sym 67523 sram_bus_dat_w[4]
.sym 67525 $abc$46512$n3371
.sym 67526 lm32_cpu.size_x[1]
.sym 67530 csrbank2_reload0_w[4]
.sym 67538 $abc$46512$n5158_1
.sym 67540 $abc$46512$n5862_1
.sym 67542 $abc$46512$n5869
.sym 67543 $abc$46512$n3726_1
.sym 67546 $abc$46512$n5036_1
.sym 67548 sram_bus_adr[11]
.sym 67550 $abc$46512$n5875_1
.sym 67553 $abc$46512$n5856_1
.sym 67556 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 67557 $abc$46512$n5088
.sym 67558 sram_bus_adr[12]
.sym 67560 $abc$46512$n5835
.sym 67561 $abc$46512$n3729_1
.sym 67563 sys_rst
.sym 67564 sram_bus_we
.sym 67570 $abc$46512$n3726_1
.sym 67572 $abc$46512$n5088
.sym 67581 sram_bus_adr[12]
.sym 67583 $abc$46512$n3729_1
.sym 67584 sram_bus_adr[11]
.sym 67587 $abc$46512$n5856_1
.sym 67588 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 67589 $abc$46512$n5835
.sym 67590 $abc$46512$n5862_1
.sym 67593 $abc$46512$n5869
.sym 67594 $abc$46512$n5875_1
.sym 67595 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 67596 $abc$46512$n5835
.sym 67600 $abc$46512$n3729_1
.sym 67601 sram_bus_adr[11]
.sym 67602 sram_bus_adr[12]
.sym 67605 $abc$46512$n3729_1
.sym 67607 sram_bus_adr[12]
.sym 67608 sram_bus_adr[11]
.sym 67611 $abc$46512$n5036_1
.sym 67612 $abc$46512$n5158_1
.sym 67613 sram_bus_we
.sym 67614 sys_rst
.sym 67616 sys_clk_$glb_clk
.sym 67617 sys_rst_$glb_sr
.sym 67618 $abc$46512$n2630
.sym 67619 interface4_bank_bus_dat_r[7]
.sym 67620 $abc$46512$n2628
.sym 67621 $abc$46512$n7002_1
.sym 67622 $abc$46512$n5097
.sym 67623 interface4_bank_bus_dat_r[5]
.sym 67624 $abc$46512$n5039_1
.sym 67625 interface4_bank_bus_dat_r[0]
.sym 67627 $abc$46512$n7002
.sym 67630 $abc$46512$n5840
.sym 67631 $abc$46512$n5114_1
.sym 67632 slave_sel_r[0]
.sym 67635 $abc$46512$n6035
.sym 67636 $abc$46512$n1645
.sym 67637 spiflash_bus_adr[0]
.sym 67638 spiflash_bitbang_en_storage_full
.sym 67639 $abc$46512$n3726_1
.sym 67642 csrbank2_load3_w[5]
.sym 67643 $abc$46512$n5123_1
.sym 67644 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 67645 interface3_bank_bus_dat_r[4]
.sym 67646 $abc$46512$n5033_1
.sym 67647 $abc$46512$n5039_1
.sym 67649 $abc$46512$n3728_1
.sym 67650 csrbank2_load3_w[0]
.sym 67653 $abc$46512$n2771
.sym 67660 csrbank3_txfull_w
.sym 67663 $abc$46512$n5121_1
.sym 67665 interface2_bank_bus_dat_r[5]
.sym 67671 interface3_bank_bus_dat_r[5]
.sym 67673 $abc$46512$n5114_1
.sym 67674 interface0_bank_bus_dat_r[5]
.sym 67675 basesoc_uart_tx_old_trigger
.sym 67676 csrbank2_load3_w[1]
.sym 67678 csrbank2_load3_w[2]
.sym 67680 interface4_bank_bus_dat_r[5]
.sym 67688 $abc$46512$n5972
.sym 67689 csrbank2_load3_w[5]
.sym 67690 $abc$46512$n5036_1
.sym 67693 csrbank3_txfull_w
.sym 67698 csrbank2_load3_w[2]
.sym 67712 csrbank2_load3_w[1]
.sym 67718 $abc$46512$n5036_1
.sym 67722 csrbank3_txfull_w
.sym 67725 basesoc_uart_tx_old_trigger
.sym 67728 $abc$46512$n5972
.sym 67729 $abc$46512$n5114_1
.sym 67730 $abc$46512$n5121_1
.sym 67731 csrbank2_load3_w[5]
.sym 67734 interface4_bank_bus_dat_r[5]
.sym 67735 interface2_bank_bus_dat_r[5]
.sym 67736 interface3_bank_bus_dat_r[5]
.sym 67737 interface0_bank_bus_dat_r[5]
.sym 67739 sys_clk_$glb_clk
.sym 67740 sys_rst_$glb_sr
.sym 67741 $abc$46512$n5033_1
.sym 67742 csrbank2_load3_w[1]
.sym 67743 csrbank2_load3_w[0]
.sym 67744 csrbank2_load3_w[2]
.sym 67745 $abc$46512$n2626
.sym 67746 csrbank2_load3_w[4]
.sym 67747 csrbank2_load3_w[5]
.sym 67748 $abc$46512$n5036_1
.sym 67750 $abc$46512$n8012
.sym 67753 csrbank3_rxempty_w
.sym 67754 $abc$46512$n5039_1
.sym 67755 $abc$46512$n2702
.sym 67756 $abc$46512$n7002_1
.sym 67759 $abc$46512$n19
.sym 67761 sram_bus_adr[1]
.sym 67762 spiflash_bus_dat_w[15]
.sym 67764 $abc$46512$n2628
.sym 67765 csrbank2_load2_w[5]
.sym 67766 $abc$46512$n5994
.sym 67768 $abc$46512$n5132_1
.sym 67769 basesoc_timer0_value[3]
.sym 67770 $abc$46512$n5061_1
.sym 67772 $abc$46512$n5036_1
.sym 67773 $abc$46512$n3727_1
.sym 67774 $abc$46512$n5033_1
.sym 67776 csrbank2_load3_w[1]
.sym 67782 basesoc_timer0_value[2]
.sym 67783 csrbank2_value3_w[2]
.sym 67784 interface0_bank_bus_dat_r[4]
.sym 67785 $PACKER_VCC_NET_$glb_clk
.sym 67787 $abc$46512$n5928
.sym 67788 basesoc_timer0_value[0]
.sym 67791 interface2_bank_bus_dat_r[4]
.sym 67792 basesoc_timer0_zero_trigger
.sym 67793 $abc$46512$n2785
.sym 67794 interface4_bank_bus_dat_r[4]
.sym 67797 basesoc_timer0_value[26]
.sym 67798 $abc$46512$n6796
.sym 67803 $abc$46512$n5123_1
.sym 67804 csrbank2_reload0_w[2]
.sym 67805 interface3_bank_bus_dat_r[4]
.sym 67806 csrbank2_reload0_w[0]
.sym 67807 $abc$46512$n5949_1
.sym 67809 csrbank2_load3_w[2]
.sym 67812 $abc$46512$n5948
.sym 67813 $abc$46512$n5121_1
.sym 67816 $PACKER_VCC_NET_$glb_clk
.sym 67817 basesoc_timer0_value[0]
.sym 67822 basesoc_timer0_value[26]
.sym 67827 interface2_bank_bus_dat_r[4]
.sym 67828 interface4_bank_bus_dat_r[4]
.sym 67829 interface0_bank_bus_dat_r[4]
.sym 67830 interface3_bank_bus_dat_r[4]
.sym 67836 basesoc_timer0_value[0]
.sym 67839 basesoc_timer0_value[2]
.sym 67845 $abc$46512$n5123_1
.sym 67846 $abc$46512$n5949_1
.sym 67847 $abc$46512$n5948
.sym 67848 csrbank2_reload0_w[2]
.sym 67851 $abc$46512$n5121_1
.sym 67852 csrbank2_value3_w[2]
.sym 67853 csrbank2_load3_w[2]
.sym 67854 $abc$46512$n5928
.sym 67857 csrbank2_reload0_w[0]
.sym 67859 basesoc_timer0_zero_trigger
.sym 67860 $abc$46512$n6796
.sym 67861 $abc$46512$n2785
.sym 67862 sys_clk_$glb_clk
.sym 67863 sys_rst_$glb_sr
.sym 67864 csrbank2_reload0_w[0]
.sym 67865 $abc$46512$n2632
.sym 67866 $abc$46512$n3727_1
.sym 67867 csrbank2_value1_w[0]
.sym 67868 $abc$46512$n5965_1
.sym 67869 $abc$46512$n2771
.sym 67870 $abc$46512$n5923_1
.sym 67871 csrbank2_value0_w[4]
.sym 67872 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 67873 $abc$46512$n8008
.sym 67876 $abc$46512$n3364
.sym 67877 sram_bus_adr[12]
.sym 67879 sram_bus_adr[1]
.sym 67880 interface0_bank_bus_dat_r[4]
.sym 67881 $abc$46512$n5036_1
.sym 67886 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 67887 csrbank2_load3_w[0]
.sym 67888 $abc$46512$n3372
.sym 67890 $abc$46512$n1646
.sym 67891 interface4_bank_bus_dat_r[7]
.sym 67893 $abc$46512$n5949_1
.sym 67894 $abc$46512$n2628
.sym 67895 sram_bus_adr[0]
.sym 67897 sram_bus_adr[1]
.sym 67899 csrbank2_reload0_w[6]
.sym 67905 $abc$46512$n5788_1
.sym 67907 $abc$46512$n5114_1
.sym 67908 $abc$46512$n5119_1
.sym 67910 sys_rst
.sym 67911 csrbank2_en0_w
.sym 67912 $abc$46512$n5123_1
.sym 67914 $abc$46512$n5997_1
.sym 67915 $abc$46512$n5776
.sym 67917 $abc$46512$n5789_1
.sym 67919 $abc$46512$n5968
.sym 67920 $abc$46512$n5777
.sym 67923 csrbank2_load2_w[0]
.sym 67924 basesoc_timer0_zero_trigger
.sym 67925 $abc$46512$n6808
.sym 67926 $abc$46512$n5994
.sym 67927 basesoc_timer0_value[0]
.sym 67928 $abc$46512$n5714
.sym 67929 csrbank2_reload0_w[4]
.sym 67930 $abc$46512$n5061_1
.sym 67932 csrbank2_reload0_w[0]
.sym 67933 $abc$46512$n5990
.sym 67934 csrbank2_load0_w[4]
.sym 67935 $abc$46512$n5963_1
.sym 67938 csrbank2_reload0_w[0]
.sym 67939 $abc$46512$n5119_1
.sym 67940 csrbank2_load2_w[0]
.sym 67941 $abc$46512$n5123_1
.sym 67944 $abc$46512$n5963_1
.sym 67946 $abc$46512$n5968
.sym 67947 $abc$46512$n5114_1
.sym 67950 csrbank2_en0_w
.sym 67951 sys_rst
.sym 67952 basesoc_timer0_value[0]
.sym 67956 $abc$46512$n5990
.sym 67957 $abc$46512$n5114_1
.sym 67958 $abc$46512$n5994
.sym 67959 $abc$46512$n5997_1
.sym 67962 $abc$46512$n5061_1
.sym 67963 $abc$46512$n5776
.sym 67964 $abc$46512$n5777
.sym 67968 $abc$46512$n5789_1
.sym 67969 $abc$46512$n5788_1
.sym 67971 $abc$46512$n5061_1
.sym 67974 csrbank2_en0_w
.sym 67976 csrbank2_load0_w[4]
.sym 67977 $abc$46512$n5714
.sym 67980 csrbank2_reload0_w[4]
.sym 67982 basesoc_timer0_zero_trigger
.sym 67983 $abc$46512$n6808
.sym 67985 sys_clk_$glb_clk
.sym 67986 sys_rst_$glb_sr
.sym 67987 $abc$46512$n5985_1
.sym 67988 $abc$46512$n5964
.sym 67989 $abc$46512$n5966
.sym 67990 $abc$46512$n5991_1
.sym 67991 $abc$46512$n5990
.sym 67992 $abc$46512$n5983_1
.sym 67993 $abc$46512$n5963_1
.sym 67994 csrbank4_tuning_word1_w[2]
.sym 67999 $abc$46512$n5788_1
.sym 68000 $abc$46512$n5924_1
.sym 68001 $abc$46512$n5776
.sym 68003 basesoc_timer0_value[8]
.sym 68004 $abc$46512$n5119_1
.sym 68005 $abc$46512$n3365
.sym 68006 $abc$46512$n1645
.sym 68007 $abc$46512$n19
.sym 68008 $abc$46512$n2632
.sym 68009 $abc$46512$n5113_1
.sym 68010 $abc$46512$n3727_1
.sym 68011 sram_bus_dat_w[4]
.sym 68014 $abc$46512$n5121_1
.sym 68015 sram_bus_dat_w[3]
.sym 68016 $abc$46512$n5929_1
.sym 68017 basesoc_timer0_zero_trigger
.sym 68018 csrbank2_reload0_w[4]
.sym 68020 $abc$46512$n5117_1
.sym 68021 $abc$46512$n5969_1
.sym 68022 csrbank2_load1_w[3]
.sym 68028 $abc$46512$n5978_1
.sym 68029 $abc$46512$n5973_1
.sym 68030 $abc$46512$n5976
.sym 68032 $abc$46512$n5929_1
.sym 68033 csrbank2_value1_w[7]
.sym 68034 csrbank2_reload0_w[5]
.sym 68035 $abc$46512$n5977_1
.sym 68036 basesoc_timer0_value[6]
.sym 68037 csrbank2_load2_w[5]
.sym 68038 csrbank2_load0_w[5]
.sym 68040 $abc$46512$n5123_1
.sym 68041 basesoc_timer0_value[3]
.sym 68042 csrbank2_value0_w[5]
.sym 68043 $abc$46512$n5979_1
.sym 68044 $abc$46512$n5974
.sym 68045 $abc$46512$n5117_1
.sym 68046 $abc$46512$n2785
.sym 68047 $abc$46512$n5969_1
.sym 68048 $abc$46512$n5119_1
.sym 68049 $abc$46512$n5115_1
.sym 68053 $abc$46512$n5970
.sym 68054 $abc$46512$n5993_1
.sym 68055 $abc$46512$n5924_1
.sym 68056 csrbank2_load1_w[5]
.sym 68057 csrbank2_load0_w[4]
.sym 68061 $abc$46512$n5929_1
.sym 68062 csrbank2_value0_w[5]
.sym 68063 csrbank2_reload0_w[5]
.sym 68064 $abc$46512$n5123_1
.sym 68067 $abc$46512$n5115_1
.sym 68068 $abc$46512$n5976
.sym 68069 csrbank2_load0_w[5]
.sym 68070 $abc$46512$n5974
.sym 68073 $abc$46512$n5119_1
.sym 68074 csrbank2_load1_w[5]
.sym 68075 csrbank2_load2_w[5]
.sym 68076 $abc$46512$n5117_1
.sym 68079 csrbank2_value1_w[7]
.sym 68081 $abc$46512$n5993_1
.sym 68082 $abc$46512$n5924_1
.sym 68085 $abc$46512$n5979_1
.sym 68086 $abc$46512$n5973_1
.sym 68087 $abc$46512$n5978_1
.sym 68088 $abc$46512$n5977_1
.sym 68091 basesoc_timer0_value[6]
.sym 68097 $abc$46512$n5970
.sym 68098 $abc$46512$n5969_1
.sym 68099 csrbank2_load0_w[4]
.sym 68100 $abc$46512$n5115_1
.sym 68106 basesoc_timer0_value[3]
.sym 68107 $abc$46512$n2785
.sym 68108 sys_clk_$glb_clk
.sym 68109 sys_rst_$glb_sr
.sym 68110 basesoc_timer0_value[14]
.sym 68111 $abc$46512$n5970
.sym 68112 $abc$46512$n5949_1
.sym 68113 sram_bus_adr[0]
.sym 68114 $abc$46512$n5734
.sym 68115 $abc$46512$n5736
.sym 68116 basesoc_timer0_value[11]
.sym 68117 basesoc_timer0_value[15]
.sym 68118 $abc$46512$n8000
.sym 68124 csrbank2_load0_w[5]
.sym 68127 csrbank4_tuning_word1_w[2]
.sym 68128 csrbank2_value0_w[6]
.sym 68133 $abc$46512$n5966
.sym 68135 csrbank2_value1_w[2]
.sym 68137 $abc$46512$n2785
.sym 68138 csrbank2_load3_w[0]
.sym 68139 csrbank2_load3_w[5]
.sym 68141 $abc$46512$n5967_1
.sym 68143 $abc$46512$n5140_1
.sym 68144 $abc$46512$n2785
.sym 68145 basesoc_timer0_zero_trigger
.sym 68153 $abc$46512$n2785
.sym 68155 csrbank2_reload2_w[5]
.sym 68156 basesoc_timer0_value[12]
.sym 68158 basesoc_timer0_value[30]
.sym 68159 $abc$46512$n5129_1
.sym 68160 $abc$46512$n5146_1
.sym 68163 $abc$46512$n5147_1
.sym 68164 basesoc_timer0_value[10]
.sym 68165 csrbank2_value1_w[5]
.sym 68166 $abc$46512$n5145_1
.sym 68168 $abc$46512$n5148_1
.sym 68171 basesoc_timer0_value[13]
.sym 68175 basesoc_timer0_value[14]
.sym 68178 basesoc_timer0_value[9]
.sym 68179 basesoc_timer0_value[8]
.sym 68180 $abc$46512$n5924_1
.sym 68181 basesoc_timer0_value[11]
.sym 68182 basesoc_timer0_value[15]
.sym 68186 basesoc_timer0_value[13]
.sym 68190 basesoc_timer0_value[8]
.sym 68191 basesoc_timer0_value[10]
.sym 68192 basesoc_timer0_value[11]
.sym 68193 basesoc_timer0_value[9]
.sym 68196 $abc$46512$n5146_1
.sym 68197 $abc$46512$n5147_1
.sym 68198 $abc$46512$n5145_1
.sym 68199 $abc$46512$n5148_1
.sym 68204 basesoc_timer0_value[30]
.sym 68208 basesoc_timer0_value[13]
.sym 68209 basesoc_timer0_value[14]
.sym 68210 basesoc_timer0_value[15]
.sym 68211 basesoc_timer0_value[12]
.sym 68217 basesoc_timer0_value[15]
.sym 68223 basesoc_timer0_value[12]
.sym 68226 csrbank2_value1_w[5]
.sym 68227 $abc$46512$n5924_1
.sym 68228 $abc$46512$n5129_1
.sym 68229 csrbank2_reload2_w[5]
.sym 68230 $abc$46512$n2785
.sym 68231 sys_clk_$glb_clk
.sym 68232 sys_rst_$glb_sr
.sym 68233 basesoc_timer0_value[28]
.sym 68234 basesoc_timer0_value[20]
.sym 68235 basesoc_timer0_value[31]
.sym 68236 $abc$46512$n5752
.sym 68237 $abc$46512$n5994
.sym 68238 $abc$46512$n5762
.sym 68239 basesoc_timer0_value[23]
.sym 68240 $abc$46512$n5746
.sym 68245 $abc$46512$n5129_1
.sym 68247 $abc$46512$n21
.sym 68248 sram_bus_adr[0]
.sym 68250 csrbank2_reload0_w[5]
.sym 68251 csrbank2_reload1_w[6]
.sym 68253 csrbank2_value1_w[5]
.sym 68257 csrbank2_value1_w[6]
.sym 68258 $abc$46512$n5994
.sym 68259 $abc$46512$n2779
.sym 68260 csrbank2_load1_w[4]
.sym 68262 csrbank2_load2_w[5]
.sym 68265 basesoc_timer0_value[3]
.sym 68266 csrbank2_load1_w[1]
.sym 68268 csrbank2_load3_w[1]
.sym 68275 csrbank2_reload2_w[5]
.sym 68276 $abc$46512$n5144_1
.sym 68277 csrbank2_load1_w[1]
.sym 68278 csrbank2_load2_w[5]
.sym 68279 $abc$46512$n5724
.sym 68281 csrbank2_load3_w[6]
.sym 68282 csrbank2_reload1_w[4]
.sym 68283 $abc$46512$n5730
.sym 68284 $abc$46512$n5139_1
.sym 68285 basesoc_timer0_zero_trigger
.sym 68286 $abc$46512$n5766
.sym 68287 $abc$46512$n6859
.sym 68291 basesoc_timer0_value[20]
.sym 68294 basesoc_timer0_value[21]
.sym 68296 basesoc_timer0_value[23]
.sym 68297 csrbank2_load1_w[4]
.sym 68300 basesoc_timer0_value[22]
.sym 68301 csrbank2_en0_w
.sym 68302 $abc$46512$n6832
.sym 68304 $abc$46512$n5748
.sym 68307 csrbank2_en0_w
.sym 68308 csrbank2_load1_w[1]
.sym 68310 $abc$46512$n5724
.sym 68313 csrbank2_reload1_w[4]
.sym 68315 $abc$46512$n6832
.sym 68316 basesoc_timer0_zero_trigger
.sym 68319 basesoc_timer0_value[21]
.sym 68320 basesoc_timer0_value[22]
.sym 68321 basesoc_timer0_value[23]
.sym 68322 basesoc_timer0_value[20]
.sym 68325 $abc$46512$n5139_1
.sym 68328 $abc$46512$n5144_1
.sym 68331 csrbank2_en0_w
.sym 68333 csrbank2_load2_w[5]
.sym 68334 $abc$46512$n5748
.sym 68338 $abc$46512$n5730
.sym 68339 csrbank2_load1_w[4]
.sym 68340 csrbank2_en0_w
.sym 68343 basesoc_timer0_zero_trigger
.sym 68344 csrbank2_reload2_w[5]
.sym 68345 $abc$46512$n6859
.sym 68349 $abc$46512$n5766
.sym 68351 csrbank2_load3_w[6]
.sym 68352 csrbank2_en0_w
.sym 68354 sys_clk_$glb_clk
.sym 68355 sys_rst_$glb_sr
.sym 68356 csrbank2_value1_w[2]
.sym 68357 csrbank2_value3_w[4]
.sym 68358 $abc$46512$n5768
.sym 68359 $abc$46512$n5967_1
.sym 68360 $abc$46512$n6889
.sym 68361 $abc$46512$n5754
.sym 68362 csrbank2_value1_w[6]
.sym 68363 csrbank2_value2_w[4]
.sym 68369 csrbank2_reload2_w[5]
.sym 68370 csrbank2_load2_w[4]
.sym 68372 csrbank2_load2_w[0]
.sym 68373 $abc$46512$n6856
.sym 68375 csrbank2_reload2_w[7]
.sym 68377 csrbank2_load3_w[6]
.sym 68379 $abc$46512$n6880
.sym 68383 csrbank2_reload2_w[4]
.sym 68388 csrbank2_reload3_w[5]
.sym 68390 $abc$46512$n5928
.sym 68397 $abc$46512$n5143_1
.sym 68398 $abc$46512$n5142_1
.sym 68399 basesoc_timer0_value[31]
.sym 68400 basesoc_timer0_zero_trigger
.sym 68401 csrbank2_reload3_w[1]
.sym 68402 basesoc_timer0_value[25]
.sym 68403 csrbank2_reload3_w[6]
.sym 68404 basesoc_timer0_value[30]
.sym 68405 basesoc_timer0_value[28]
.sym 68406 basesoc_timer0_value[26]
.sym 68407 $abc$46512$n5764
.sym 68409 csrbank2_load3_w[5]
.sym 68410 csrbank2_load3_w[0]
.sym 68411 $abc$46512$n6886
.sym 68412 $abc$46512$n6871
.sym 68413 $abc$46512$n5140_1
.sym 68415 csrbank2_en0_w
.sym 68418 basesoc_timer0_value[27]
.sym 68419 basesoc_timer0_value[29]
.sym 68420 $abc$46512$n5756
.sym 68423 csrbank2_en0_w
.sym 68424 basesoc_timer0_value[24]
.sym 68425 $abc$46512$n5141_1
.sym 68426 $abc$46512$n5754
.sym 68428 csrbank2_load3_w[1]
.sym 68430 basesoc_timer0_value[26]
.sym 68431 basesoc_timer0_value[25]
.sym 68432 basesoc_timer0_value[24]
.sym 68433 basesoc_timer0_value[27]
.sym 68436 basesoc_timer0_value[30]
.sym 68437 basesoc_timer0_value[29]
.sym 68438 basesoc_timer0_value[28]
.sym 68439 basesoc_timer0_value[31]
.sym 68442 $abc$46512$n5143_1
.sym 68443 $abc$46512$n5142_1
.sym 68444 $abc$46512$n5140_1
.sym 68445 $abc$46512$n5141_1
.sym 68449 csrbank2_load3_w[0]
.sym 68450 csrbank2_en0_w
.sym 68451 $abc$46512$n5754
.sym 68455 $abc$46512$n6886
.sym 68456 csrbank2_reload3_w[6]
.sym 68457 basesoc_timer0_zero_trigger
.sym 68460 $abc$46512$n5756
.sym 68461 csrbank2_load3_w[1]
.sym 68462 csrbank2_en0_w
.sym 68467 csrbank2_load3_w[5]
.sym 68468 csrbank2_en0_w
.sym 68469 $abc$46512$n5764
.sym 68473 $abc$46512$n6871
.sym 68474 basesoc_timer0_zero_trigger
.sym 68475 csrbank2_reload3_w[1]
.sym 68477 sys_clk_$glb_clk
.sym 68478 sys_rst_$glb_sr
.sym 68479 sys_rst
.sym 68480 csrbank2_load1_w[4]
.sym 68483 csrbank2_load1_w[1]
.sym 68484 csrbank2_load1_w[3]
.sym 68485 csrbank2_load1_w[7]
.sym 68487 regs1
.sym 68493 basesoc_timer0_value[25]
.sym 68496 basesoc_timer0_value[10]
.sym 68504 csrbank2_load1_w[1]
.sym 68506 csrbank2_load1_w[3]
.sym 68507 sram_bus_dat_w[3]
.sym 68508 sram_bus_dat_w[4]
.sym 68524 sram_bus_dat_w[4]
.sym 68526 basesoc_timer0_zero_trigger
.sym 68527 sram_bus_dat_w[0]
.sym 68531 $abc$46512$n2779
.sym 68548 csrbank2_reload3_w[5]
.sym 68549 $abc$46512$n6883
.sym 68565 $abc$46512$n6883
.sym 68567 basesoc_timer0_zero_trigger
.sym 68568 csrbank2_reload3_w[5]
.sym 68580 sram_bus_dat_w[0]
.sym 68598 sram_bus_dat_w[4]
.sym 68599 $abc$46512$n2779
.sym 68600 sys_clk_$glb_clk
.sym 68601 sys_rst_$glb_sr
.sym 68619 csrbank2_load1_w[4]
.sym 68628 $abc$46512$n2769
.sym 68646 sys_rst
.sym 68664 sys_rst
.sym 68672 sys_clk
.sym 68676 lm32_cpu.rst_i
.sym 68677 $PACKER_VCC_NET_$glb_clk
.sym 68691 lm32_cpu.rst_i
.sym 68701 $PACKER_VCC_NET_$glb_clk
.sym 68702 lm32_cpu.mc_arithmetic.a[2]
.sym 68704 $abc$46512$n7914
.sym 68705 lm32_cpu.mc_result_x[0]
.sym 68706 lm32_cpu.mc_result_x[2]
.sym 68708 $abc$46512$n7917
.sym 68709 $PACKER_VCC_NET_$glb_clk
.sym 68712 lm32_cpu.mc_arithmetic.state[2]
.sym 68715 lm32_cpu.branch_target_x[23]
.sym 68716 $abc$46512$n2454
.sym 68720 storage_1[4][7]
.sym 68726 csrbank2_load2_w[7]
.sym 68731 lm32_cpu.mc_arithmetic.b[4]
.sym 68733 lm32_cpu.mc_arithmetic.b[10]
.sym 68745 $abc$46512$n3833
.sym 68746 $abc$46512$n2534
.sym 68751 $abc$46512$n3764_1
.sym 68754 lm32_cpu.mc_arithmetic.b[4]
.sym 68755 $abc$46512$n3835_1
.sym 68758 lm32_cpu.mc_arithmetic.b[5]
.sym 68761 $abc$46512$n3832_1
.sym 68762 lm32_cpu.mc_arithmetic.state[2]
.sym 68765 lm32_cpu.branch_target_x[23]
.sym 68774 $abc$46512$n2454
.sym 68777 $abc$46512$n3835_1
.sym 68778 lm32_cpu.mc_arithmetic.b[4]
.sym 68779 lm32_cpu.mc_arithmetic.state[2]
.sym 68780 $abc$46512$n3764_1
.sym 68783 lm32_cpu.mc_arithmetic.b[5]
.sym 68785 $abc$46512$n3764_1
.sym 68792 lm32_cpu.branch_target_x[23]
.sym 68795 $abc$46512$n3832_1
.sym 68796 lm32_cpu.mc_arithmetic.state[2]
.sym 68797 $abc$46512$n3833
.sym 68807 $abc$46512$n2454
.sym 68823 $abc$46512$n2534
.sym 68824 sys_clk_$glb_clk
.sym 68825 lm32_cpu.rst_i_$glb_sr
.sym 68830 $abc$46512$n6996_1
.sym 68831 $abc$46512$n7919
.sym 68832 $abc$46512$n4887
.sym 68833 $abc$46512$n5529
.sym 68834 lm32_cpu.mc_arithmetic.b[3]
.sym 68835 $abc$46512$n7916
.sym 68836 $abc$46512$n7915
.sym 68837 $abc$46512$n7918
.sym 68840 lm32_cpu.size_x[1]
.sym 68841 $abc$46512$n4644
.sym 68843 $abc$46512$n3833
.sym 68845 $abc$46512$n3841_1
.sym 68846 $abc$46512$n3815
.sym 68849 $abc$46512$n4510
.sym 68850 lm32_cpu.mc_arithmetic.state[2]
.sym 68862 lm32_cpu.mc_arithmetic.b[4]
.sym 68864 lm32_cpu.mc_arithmetic.b[0]
.sym 68869 $abc$46512$n3670_1
.sym 68873 $abc$46512$n2531
.sym 68875 lm32_cpu.mc_arithmetic.b[2]
.sym 68879 $abc$46512$n7919
.sym 68882 $abc$46512$n3812
.sym 68886 $abc$46512$n4510
.sym 68887 lm32_cpu.mc_arithmetic.operand_1_d[2]
.sym 68890 $abc$46512$n3893
.sym 68907 $abc$46512$n4880
.sym 68908 lm32_cpu.mc_arithmetic.operand_0_d[7]
.sym 68909 $abc$46512$n4629
.sym 68911 $abc$46512$n6994_1
.sym 68912 $abc$46512$n3846
.sym 68914 $abc$46512$n4855_1
.sym 68916 $abc$46512$n3832_1
.sym 68917 $abc$46512$n3764_1
.sym 68918 $abc$46512$n4871_1
.sym 68919 lm32_cpu.mc_arithmetic.operand_1_d[7]
.sym 68920 lm32_cpu.mc_arithmetic.b[6]
.sym 68922 $abc$46512$n3764_1
.sym 68923 lm32_cpu.mc_arithmetic.b[7]
.sym 68924 $abc$46512$n3829_1
.sym 68926 $abc$46512$n3826_1
.sym 68927 $abc$46512$n4864_1
.sym 68929 lm32_cpu.mc_arithmetic.b[5]
.sym 68931 lm32_cpu.mc_arithmetic.b[8]
.sym 68933 $abc$46512$n3607
.sym 68934 $abc$46512$n2531
.sym 68935 lm32_cpu.mc_arithmetic.b[4]
.sym 68938 $abc$46512$n3670_1
.sym 68940 $abc$46512$n6994_1
.sym 68941 $abc$46512$n4855_1
.sym 68943 $abc$46512$n3607
.sym 68947 $abc$46512$n3764_1
.sym 68949 lm32_cpu.mc_arithmetic.b[6]
.sym 68952 $abc$46512$n3832_1
.sym 68953 $abc$46512$n3846
.sym 68954 $abc$46512$n4880
.sym 68955 lm32_cpu.mc_arithmetic.b[4]
.sym 68960 $abc$46512$n3764_1
.sym 68961 lm32_cpu.mc_arithmetic.b[7]
.sym 68964 $abc$46512$n4629
.sym 68965 lm32_cpu.mc_arithmetic.operand_0_d[7]
.sym 68966 $abc$46512$n3670_1
.sym 68967 lm32_cpu.mc_arithmetic.operand_1_d[7]
.sym 68970 $abc$46512$n3826_1
.sym 68971 $abc$46512$n4864_1
.sym 68972 $abc$46512$n3846
.sym 68973 lm32_cpu.mc_arithmetic.b[6]
.sym 68976 $abc$46512$n4871_1
.sym 68977 $abc$46512$n3846
.sym 68978 lm32_cpu.mc_arithmetic.b[5]
.sym 68979 $abc$46512$n3829_1
.sym 68982 $abc$46512$n3846
.sym 68983 $abc$46512$n3764_1
.sym 68984 lm32_cpu.mc_arithmetic.b[8]
.sym 68985 lm32_cpu.mc_arithmetic.b[7]
.sym 68986 $abc$46512$n2531
.sym 68987 sys_clk_$glb_clk
.sym 68988 lm32_cpu.rst_i_$glb_sr
.sym 68989 $abc$46512$n5532_1
.sym 68990 $abc$46512$n7923
.sym 68991 lm32_cpu.mc_arithmetic.b[2]
.sym 68992 $abc$46512$n7922
.sym 68993 $abc$46512$n4906_1
.sym 68994 $abc$46512$n6998_1
.sym 68995 $abc$46512$n4896_1
.sym 68996 $abc$46512$n7913
.sym 68998 lm32_cpu.mc_arithmetic.operand_1_d[3]
.sym 68999 lm32_cpu.mc_arithmetic.operand_1_d[3]
.sym 69000 $abc$46512$n4656
.sym 69002 lm32_cpu.mc_arithmetic.operand_0_d[7]
.sym 69003 $abc$46512$n4629
.sym 69004 $abc$46512$n4871_1
.sym 69006 $abc$46512$n7918
.sym 69007 lm32_cpu.mc_arithmetic.operand_1_d[7]
.sym 69014 lm32_cpu.mc_arithmetic.operand_0_d[11]
.sym 69015 $abc$46512$n5529
.sym 69016 $abc$46512$n5530_1
.sym 69019 $abc$46512$n3811_1
.sym 69024 $abc$46512$n2531
.sym 69030 lm32_cpu.mc_arithmetic.b[8]
.sym 69032 $abc$46512$n2534
.sym 69034 $abc$46512$n3764_1
.sym 69035 lm32_cpu.mc_arithmetic.b[8]
.sym 69036 lm32_cpu.mc_arithmetic.b[11]
.sym 69037 $abc$46512$n3811_1
.sym 69038 $abc$46512$n4629
.sym 69039 lm32_cpu.mc_arithmetic.b[10]
.sym 69042 $abc$46512$n3764_1
.sym 69043 $abc$46512$n3818
.sym 69044 lm32_cpu.mc_arithmetic.b[9]
.sym 69045 $abc$46512$n3822
.sym 69047 lm32_cpu.mc_arithmetic.operand_1_d[4]
.sym 69048 $abc$46512$n3812
.sym 69050 lm32_cpu.mc_arithmetic.operand_0_d[4]
.sym 69052 $abc$46512$n3817_1
.sym 69055 $abc$46512$n3893
.sym 69057 $abc$46512$n3841_1
.sym 69059 lm32_cpu.mc_arithmetic.b[1]
.sym 69060 lm32_cpu.mc_arithmetic.state[2]
.sym 69063 lm32_cpu.mc_arithmetic.operand_0_d[4]
.sym 69064 lm32_cpu.mc_arithmetic.operand_1_d[4]
.sym 69065 $abc$46512$n3893
.sym 69066 $abc$46512$n4629
.sym 69069 $abc$46512$n3811_1
.sym 69071 lm32_cpu.mc_arithmetic.state[2]
.sym 69072 $abc$46512$n3812
.sym 69075 lm32_cpu.mc_arithmetic.b[10]
.sym 69076 lm32_cpu.mc_arithmetic.b[8]
.sym 69077 lm32_cpu.mc_arithmetic.b[11]
.sym 69078 lm32_cpu.mc_arithmetic.b[9]
.sym 69081 $abc$46512$n3764_1
.sym 69082 lm32_cpu.mc_arithmetic.b[1]
.sym 69083 lm32_cpu.mc_arithmetic.state[2]
.sym 69084 $abc$46512$n3841_1
.sym 69087 $abc$46512$n3817_1
.sym 69089 $abc$46512$n3818
.sym 69090 lm32_cpu.mc_arithmetic.state[2]
.sym 69093 lm32_cpu.mc_arithmetic.b[9]
.sym 69099 $abc$46512$n3764_1
.sym 69100 lm32_cpu.mc_arithmetic.b[9]
.sym 69101 $abc$46512$n3822
.sym 69102 lm32_cpu.mc_arithmetic.state[2]
.sym 69106 lm32_cpu.mc_arithmetic.b[8]
.sym 69109 $abc$46512$n2534
.sym 69110 sys_clk_$glb_clk
.sym 69111 lm32_cpu.rst_i_$glb_sr
.sym 69112 $abc$46512$n5526_1
.sym 69113 $abc$46512$n3811_1
.sym 69114 $abc$46512$n7927
.sym 69115 $abc$46512$n7924
.sym 69116 $abc$46512$n5527
.sym 69117 lm32_cpu.mc_arithmetic.b[1]
.sym 69118 $abc$46512$n5531
.sym 69119 $abc$46512$n7925
.sym 69122 csrbank2_load2_w[5]
.sym 69124 $abc$46512$n4629
.sym 69126 basesoc_sram_we[3]
.sym 69127 lm32_cpu.mc_arithmetic.t[14]
.sym 69129 $abc$46512$n7913
.sym 69131 $abc$46512$n3818
.sym 69134 lm32_cpu.size_x[1]
.sym 69136 lm32_cpu.mc_arithmetic.operand_0_d[4]
.sym 69138 $abc$46512$n3817_1
.sym 69140 $abc$46512$n3670_1
.sym 69141 lm32_cpu.mc_arithmetic.b[0]
.sym 69142 lm32_cpu.x_result_sel_mc_arith_x
.sym 69145 lm32_cpu.mc_arithmetic.b[18]
.sym 69146 $abc$46512$n3791
.sym 69153 $abc$46512$n3764_1
.sym 69154 $abc$46512$n4810_1
.sym 69155 lm32_cpu.mc_arithmetic.b[15]
.sym 69156 $abc$46512$n3814_1
.sym 69157 $abc$46512$n3806
.sym 69158 $abc$46512$n3803
.sym 69161 lm32_cpu.mc_arithmetic.b[12]
.sym 69163 $abc$46512$n4793
.sym 69165 $abc$46512$n4819_1
.sym 69168 $abc$46512$n3846
.sym 69170 $abc$46512$n4828_1
.sym 69171 $abc$46512$n2531
.sym 69175 lm32_cpu.mc_arithmetic.b[11]
.sym 69176 lm32_cpu.mc_arithmetic.b[14]
.sym 69178 $abc$46512$n3811_1
.sym 69179 lm32_cpu.mc_arithmetic.b[10]
.sym 69182 $abc$46512$n3817_1
.sym 69183 $abc$46512$n4785
.sym 69186 $abc$46512$n3846
.sym 69187 $abc$46512$n4810_1
.sym 69188 $abc$46512$n3811_1
.sym 69189 lm32_cpu.mc_arithmetic.b[12]
.sym 69192 $abc$46512$n4828_1
.sym 69193 $abc$46512$n3846
.sym 69194 lm32_cpu.mc_arithmetic.b[10]
.sym 69195 $abc$46512$n3817_1
.sym 69198 lm32_cpu.mc_arithmetic.b[15]
.sym 69199 $abc$46512$n4785
.sym 69200 $abc$46512$n3846
.sym 69201 $abc$46512$n3803
.sym 69205 $abc$46512$n3764_1
.sym 69206 lm32_cpu.mc_arithmetic.b[12]
.sym 69210 lm32_cpu.mc_arithmetic.b[15]
.sym 69212 $abc$46512$n3764_1
.sym 69217 $abc$46512$n3764_1
.sym 69219 lm32_cpu.mc_arithmetic.b[11]
.sym 69222 $abc$46512$n3846
.sym 69223 $abc$46512$n3814_1
.sym 69224 lm32_cpu.mc_arithmetic.b[11]
.sym 69225 $abc$46512$n4819_1
.sym 69228 $abc$46512$n4793
.sym 69229 $abc$46512$n3806
.sym 69230 lm32_cpu.mc_arithmetic.b[14]
.sym 69231 $abc$46512$n3846
.sym 69232 $abc$46512$n2531
.sym 69233 sys_clk_$glb_clk
.sym 69234 lm32_cpu.rst_i_$glb_sr
.sym 69236 $abc$46512$n7928
.sym 69237 $abc$46512$n2531
.sym 69238 $abc$46512$n4808_1
.sym 69239 lm32_cpu.mc_result_x[14]
.sym 69240 $abc$46512$n2531
.sym 69242 $abc$46512$n4914_1
.sym 69244 lm32_cpu.load_store_unit.store_data_m[26]
.sym 69245 lm32_cpu.load_store_unit.store_data_m[26]
.sym 69246 lm32_cpu.load_store_unit.store_data_x[13]
.sym 69247 lm32_cpu.mc_arithmetic.operand_1_d[1]
.sym 69248 $abc$46512$n3846
.sym 69249 $abc$46512$n2534
.sym 69250 $abc$46512$n2533
.sym 69251 $abc$46512$n2534
.sym 69252 lm32_cpu.mc_arithmetic.operand_0_d[12]
.sym 69253 $abc$46512$n3807
.sym 69254 lm32_cpu.mc_arithmetic.p[9]
.sym 69257 $abc$46512$n4202_1
.sym 69258 lm32_cpu.mc_arithmetic.a[14]
.sym 69259 lm32_cpu.mc_arithmetic.b[13]
.sym 69261 lm32_cpu.mc_arithmetic.b[16]
.sym 69262 $abc$46512$n2531
.sym 69265 lm32_cpu.x_result[6]
.sym 69266 lm32_cpu.x_result_sel_mc_arith_x
.sym 69268 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 69270 lm32_cpu.mc_arithmetic.b[14]
.sym 69278 lm32_cpu.mc_arithmetic.operand_0_d[0]
.sym 69279 lm32_cpu.mc_arithmetic.b[16]
.sym 69280 $abc$46512$n4820_1
.sym 69282 $abc$46512$n4811_1
.sym 69284 lm32_cpu.mc_arithmetic.operand_0_d[11]
.sym 69285 lm32_cpu.mc_arithmetic.operand_1_d[14]
.sym 69286 lm32_cpu.mc_arithmetic.operand_0_d[12]
.sym 69287 $abc$46512$n3893
.sym 69288 $abc$46512$n4629
.sym 69289 $abc$46512$n3764_1
.sym 69290 $abc$46512$n3607
.sym 69291 $abc$46512$n4629
.sym 69295 lm32_cpu.mc_arithmetic.operand_1_d[5]
.sym 69299 lm32_cpu.mc_arithmetic.operand_0_d[14]
.sym 69301 lm32_cpu.mc_arithmetic.operand_0_d[7]
.sym 69311 $abc$46512$n3764_1
.sym 69312 lm32_cpu.mc_arithmetic.b[16]
.sym 69315 lm32_cpu.mc_arithmetic.operand_0_d[12]
.sym 69316 $abc$46512$n4629
.sym 69317 $abc$46512$n3607
.sym 69318 $abc$46512$n4811_1
.sym 69321 lm32_cpu.mc_arithmetic.operand_1_d[14]
.sym 69322 lm32_cpu.mc_arithmetic.operand_0_d[14]
.sym 69323 $abc$46512$n3893
.sym 69324 $abc$46512$n4629
.sym 69329 lm32_cpu.mc_arithmetic.operand_0_d[14]
.sym 69333 $abc$46512$n4629
.sym 69334 lm32_cpu.mc_arithmetic.operand_0_d[11]
.sym 69335 $abc$46512$n4820_1
.sym 69336 $abc$46512$n3607
.sym 69342 lm32_cpu.mc_arithmetic.operand_0_d[7]
.sym 69348 lm32_cpu.mc_arithmetic.operand_1_d[5]
.sym 69352 $abc$46512$n3893
.sym 69354 lm32_cpu.mc_arithmetic.operand_0_d[0]
.sym 69355 $abc$46512$n2454_$glb_ce
.sym 69356 sys_clk_$glb_clk
.sym 69357 lm32_cpu.rst_i_$glb_sr
.sym 69358 $abc$46512$n7929
.sym 69359 $abc$46512$n7930
.sym 69360 lm32_cpu.mc_arithmetic.b[0]
.sym 69361 $abc$46512$n7931
.sym 69362 lm32_cpu.mc_arithmetic.b[18]
.sym 69363 $abc$46512$n4801
.sym 69364 lm32_cpu.mc_arithmetic.b[13]
.sym 69365 $abc$46512$n5530_1
.sym 69366 $abc$46512$n6316_1
.sym 69367 sram_bus_dat_w[4]
.sym 69368 sram_bus_dat_w[4]
.sym 69369 $abc$46512$n6316_1
.sym 69370 $abc$46512$n3766_1
.sym 69371 lm32_cpu.mc_arithmetic.operand_1_d[14]
.sym 69372 lm32_cpu.sexth_result_x[7]
.sym 69373 $abc$46512$n3670_1
.sym 69374 lm32_cpu.mc_arithmetic.state[2]
.sym 69376 $abc$46512$n4820_1
.sym 69378 lm32_cpu.sexth_result_x[14]
.sym 69382 $abc$46512$n6986_1
.sym 69384 $abc$46512$n3893
.sym 69385 lm32_cpu.mc_arithmetic.operand_0_d[18]
.sym 69389 $abc$46512$n2534
.sym 69390 lm32_cpu.mc_arithmetic.operand_0_d[13]
.sym 69391 sram_bus_dat_w[2]
.sym 69392 lm32_cpu.mc_arithmetic.operand_1_d[2]
.sym 69393 $abc$46512$n3607
.sym 69399 $abc$46512$n3803
.sym 69400 $abc$46512$n3793_1
.sym 69402 $abc$46512$n3794
.sym 69405 $abc$46512$n3764_1
.sym 69406 lm32_cpu.mc_arithmetic.b[21]
.sym 69407 lm32_cpu.mc_arithmetic.b[20]
.sym 69408 lm32_cpu.mc_arithmetic.state[2]
.sym 69409 $abc$46512$n4629
.sym 69413 lm32_cpu.mc_arithmetic.operand_1_d[5]
.sym 69415 $abc$46512$n4656
.sym 69416 $abc$46512$n3801
.sym 69417 $abc$46512$n3607
.sym 69418 $abc$46512$n3791
.sym 69419 lm32_cpu.mc_arithmetic.operand_0_d[5]
.sym 69421 $abc$46512$n3670_1
.sym 69422 $abc$46512$n4872_1
.sym 69423 $abc$46512$n3764_1
.sym 69424 lm32_cpu.mc_arithmetic.b[17]
.sym 69425 $abc$46512$n3804
.sym 69426 $abc$46512$n2534
.sym 69433 $abc$46512$n4629
.sym 69434 $abc$46512$n3607
.sym 69438 $abc$46512$n3764_1
.sym 69440 lm32_cpu.mc_arithmetic.b[20]
.sym 69444 lm32_cpu.mc_arithmetic.b[17]
.sym 69445 $abc$46512$n3801
.sym 69446 lm32_cpu.mc_arithmetic.state[2]
.sym 69447 $abc$46512$n3764_1
.sym 69450 lm32_cpu.mc_arithmetic.operand_1_d[5]
.sym 69451 $abc$46512$n4656
.sym 69452 $abc$46512$n4872_1
.sym 69453 $abc$46512$n3670_1
.sym 69456 lm32_cpu.mc_arithmetic.state[2]
.sym 69457 lm32_cpu.mc_arithmetic.b[21]
.sym 69458 $abc$46512$n3764_1
.sym 69459 $abc$46512$n3791
.sym 69462 $abc$46512$n3794
.sym 69464 $abc$46512$n3793_1
.sym 69465 lm32_cpu.mc_arithmetic.state[2]
.sym 69468 $abc$46512$n3803
.sym 69469 $abc$46512$n3804
.sym 69470 lm32_cpu.mc_arithmetic.state[2]
.sym 69475 $abc$46512$n3607
.sym 69477 lm32_cpu.mc_arithmetic.operand_0_d[5]
.sym 69478 $abc$46512$n2534
.sym 69479 sys_clk_$glb_clk
.sym 69480 lm32_cpu.rst_i_$glb_sr
.sym 69481 lm32_cpu.mc_result_x[18]
.sym 69482 $abc$46512$n7941
.sym 69483 lm32_cpu.mc_result_x[30]
.sym 69484 $abc$46512$n4765
.sym 69485 lm32_cpu.mc_result_x[19]
.sym 69486 $abc$46512$n3796_1
.sym 69487 $abc$46512$n7940
.sym 69488 lm32_cpu.mc_result_x[27]
.sym 69490 lm32_cpu.mc_arithmetic.state[2]
.sym 69491 $abc$46512$n1646
.sym 69492 lm32_cpu.write_idx_x[0]
.sym 69495 $abc$46512$n4629
.sym 69497 lm32_cpu.mc_arithmetic.operand_0_d[12]
.sym 69498 $abc$46512$n3794
.sym 69499 $abc$46512$n4629
.sym 69500 $abc$46512$n7929
.sym 69502 lm32_cpu.mc_arithmetic.b[21]
.sym 69504 lm32_cpu.mc_arithmetic.b[0]
.sym 69505 $abc$46512$n3763_1
.sym 69506 lm32_cpu.mc_arithmetic.b[29]
.sym 69507 $abc$46512$n3769_1
.sym 69508 lm32_cpu.x_result_sel_mc_arith_x
.sym 69511 $abc$46512$n3804
.sym 69512 $abc$46512$n2531
.sym 69513 $abc$46512$n4503_1
.sym 69515 $abc$46512$n5530_1
.sym 69516 $abc$46512$n2531
.sym 69522 lm32_cpu.mc_arithmetic.b[19]
.sym 69525 $abc$46512$n4747
.sym 69526 $abc$46512$n6982_1
.sym 69527 $abc$46512$n4745
.sym 69529 $abc$46512$n4756_1
.sym 69530 $abc$46512$n4656
.sym 69531 $abc$46512$n4757
.sym 69532 $abc$46512$n3846
.sym 69533 $abc$46512$n3670_1
.sym 69534 $abc$46512$n3764_1
.sym 69535 lm32_cpu.mc_arithmetic.b[21]
.sym 69537 $abc$46512$n3793_1
.sym 69538 lm32_cpu.mc_arithmetic.b[20]
.sym 69540 $abc$46512$n2531
.sym 69541 $abc$46512$n4783
.sym 69542 $abc$46512$n6986_1
.sym 69544 lm32_cpu.mc_arithmetic.b[17]
.sym 69545 lm32_cpu.mc_arithmetic.operand_0_d[18]
.sym 69547 lm32_cpu.mc_arithmetic.b[16]
.sym 69549 $abc$46512$n4765
.sym 69552 $abc$46512$n6984_1
.sym 69553 $abc$46512$n3607
.sym 69555 $abc$46512$n3607
.sym 69556 $abc$46512$n4745
.sym 69557 $abc$46512$n6982_1
.sym 69561 $abc$46512$n4783
.sym 69562 $abc$46512$n3607
.sym 69564 $abc$46512$n6986_1
.sym 69567 $abc$46512$n4757
.sym 69568 $abc$46512$n4756_1
.sym 69569 $abc$46512$n3670_1
.sym 69570 $abc$46512$n4656
.sym 69573 $abc$46512$n3764_1
.sym 69574 lm32_cpu.mc_arithmetic.b[17]
.sym 69575 $abc$46512$n3846
.sym 69576 lm32_cpu.mc_arithmetic.b[16]
.sym 69579 lm32_cpu.mc_arithmetic.b[19]
.sym 69580 $abc$46512$n3846
.sym 69581 $abc$46512$n3793_1
.sym 69582 $abc$46512$n4747
.sym 69585 $abc$46512$n3764_1
.sym 69586 lm32_cpu.mc_arithmetic.b[21]
.sym 69587 $abc$46512$n3846
.sym 69588 lm32_cpu.mc_arithmetic.b[20]
.sym 69591 $abc$46512$n3607
.sym 69593 $abc$46512$n4765
.sym 69594 $abc$46512$n6984_1
.sym 69597 lm32_cpu.mc_arithmetic.operand_0_d[18]
.sym 69600 $abc$46512$n3607
.sym 69601 $abc$46512$n2531
.sym 69602 sys_clk_$glb_clk
.sym 69603 lm32_cpu.rst_i_$glb_sr
.sym 69604 $abc$46512$n3772_1
.sym 69605 lm32_cpu.mc_result_x[29]
.sym 69606 lm32_cpu.mc_result_x[31]
.sym 69607 lm32_cpu.mc_result_x[28]
.sym 69608 lm32_cpu.mc_result_x[22]
.sym 69609 $abc$46512$n5534_1
.sym 69610 $abc$46512$n3763_1
.sym 69611 $abc$46512$n3769_1
.sym 69612 $abc$46512$n3780
.sym 69613 lm32_cpu.mc_arithmetic.state[2]
.sym 69614 lm32_cpu.branch_target_x[23]
.sym 69616 lm32_cpu.mc_result_x[26]
.sym 69617 $abc$46512$n4757
.sym 69618 lm32_cpu.mc_arithmetic.operand_1_d[0]
.sym 69620 $abc$46512$n3770_1
.sym 69621 $abc$46512$n4629
.sym 69622 lm32_cpu.mc_arithmetic.operand_0_d[7]
.sym 69623 lm32_cpu.mc_result_x[18]
.sym 69624 lm32_cpu.mc_arithmetic.operand_0_d[10]
.sym 69625 lm32_cpu.mc_result_x[16]
.sym 69626 $abc$46512$n3797
.sym 69627 lm32_cpu.size_x[1]
.sym 69628 lm32_cpu.mc_arithmetic.operand_0_d[24]
.sym 69629 $abc$46512$n4654
.sym 69630 lm32_cpu.mc_arithmetic.b[21]
.sym 69631 $abc$46512$n4619
.sym 69632 lm32_cpu.mc_arithmetic.operand_0_d[4]
.sym 69633 lm32_cpu.store_operand_x[30]
.sym 69634 lm32_cpu.x_result_sel_mc_arith_x
.sym 69635 $abc$46512$n4629
.sym 69636 $abc$46512$n4802_1
.sym 69638 $abc$46512$n3670_1
.sym 69639 $abc$46512$n3789
.sym 69645 $abc$46512$n3670_1
.sym 69646 lm32_cpu.mc_arithmetic.b[28]
.sym 69647 $abc$46512$n4726
.sym 69648 $abc$46512$n6974
.sym 69650 lm32_cpu.mc_arithmetic.b[21]
.sym 69651 $abc$46512$n3846
.sym 69652 $abc$46512$n4646
.sym 69653 $abc$46512$n4654
.sym 69655 lm32_cpu.mc_arithmetic.operand_0_d[19]
.sym 69656 $abc$46512$n3893
.sym 69657 $abc$46512$n3764_1
.sym 69658 $abc$46512$n3607
.sym 69659 $abc$46512$n4629
.sym 69660 lm32_cpu.mc_arithmetic.operand_1_d[19]
.sym 69661 $abc$46512$n3772_1
.sym 69665 $abc$46512$n3763_1
.sym 69666 lm32_cpu.mc_arithmetic.b[29]
.sym 69667 $abc$46512$n3769_1
.sym 69668 lm32_cpu.mc_arithmetic.operand_1_d[16]
.sym 69669 $abc$46512$n3788
.sym 69670 lm32_cpu.mc_arithmetic.b[28]
.sym 69671 lm32_cpu.mc_arithmetic.b[30]
.sym 69672 $abc$46512$n2531
.sym 69673 lm32_cpu.mc_arithmetic.b[27]
.sym 69674 lm32_cpu.mc_arithmetic.operand_0_d[16]
.sym 69675 $abc$46512$n4637
.sym 69676 $abc$46512$n4666
.sym 69678 $abc$46512$n3670_1
.sym 69679 $abc$46512$n4629
.sym 69680 lm32_cpu.mc_arithmetic.operand_0_d[16]
.sym 69681 lm32_cpu.mc_arithmetic.operand_1_d[16]
.sym 69684 lm32_cpu.mc_arithmetic.b[28]
.sym 69685 $abc$46512$n3846
.sym 69686 $abc$46512$n4654
.sym 69687 $abc$46512$n3772_1
.sym 69690 $abc$46512$n3846
.sym 69691 lm32_cpu.mc_arithmetic.b[30]
.sym 69692 $abc$46512$n3763_1
.sym 69693 $abc$46512$n4637
.sym 69696 lm32_cpu.mc_arithmetic.operand_0_d[19]
.sym 69697 lm32_cpu.mc_arithmetic.operand_1_d[19]
.sym 69698 $abc$46512$n4629
.sym 69699 $abc$46512$n3893
.sym 69702 $abc$46512$n3607
.sym 69703 $abc$46512$n6974
.sym 69704 $abc$46512$n4666
.sym 69708 $abc$46512$n3788
.sym 69709 $abc$46512$n3846
.sym 69710 lm32_cpu.mc_arithmetic.b[21]
.sym 69711 $abc$46512$n4726
.sym 69714 $abc$46512$n3846
.sym 69715 $abc$46512$n4646
.sym 69716 $abc$46512$n3769_1
.sym 69717 lm32_cpu.mc_arithmetic.b[29]
.sym 69720 $abc$46512$n3764_1
.sym 69721 lm32_cpu.mc_arithmetic.b[28]
.sym 69722 lm32_cpu.mc_arithmetic.b[27]
.sym 69723 $abc$46512$n3846
.sym 69724 $abc$46512$n2531
.sym 69725 sys_clk_$glb_clk
.sym 69726 lm32_cpu.rst_i_$glb_sr
.sym 69727 $abc$46512$n6978
.sym 69728 lm32_cpu.x_result_sel_mc_arith_x
.sym 69729 $abc$46512$n6980_1
.sym 69730 $abc$46512$n4687
.sym 69731 lm32_cpu.operand_0_x[31]
.sym 69732 $abc$46512$n4655
.sym 69733 $abc$46512$n6976
.sym 69734 $abc$46512$n4609
.sym 69735 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 69737 $abc$46512$n2454
.sym 69738 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 69740 lm32_cpu.pc_x[19]
.sym 69741 spiflash_bus_adr[0]
.sym 69743 $abc$46512$n3775_1
.sym 69744 $abc$46512$n2533
.sym 69745 lm32_cpu.mc_arithmetic.b[30]
.sym 69746 $abc$46512$n7969
.sym 69748 $abc$46512$n2534
.sym 69749 lm32_cpu.mc_arithmetic.b[27]
.sym 69750 lm32_cpu.mc_result_x[31]
.sym 69751 lm32_cpu.mc_arithmetic.operand_0_d[20]
.sym 69752 lm32_cpu.operand_0_x[31]
.sym 69753 lm32_cpu.bypass_data_1[25]
.sym 69754 lm32_cpu.mc_arithmetic.operand_1_d[16]
.sym 69755 lm32_cpu.mc_arithmetic.operand_1_d[25]
.sym 69756 $abc$46512$n3773
.sym 69757 lm32_cpu.x_result[6]
.sym 69758 $abc$46512$n4843_1
.sym 69759 lm32_cpu.load_store_unit.store_data_x[9]
.sym 69760 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 69761 lm32_cpu.mc_arithmetic.operand_1_d[31]
.sym 69762 lm32_cpu.x_result_sel_mc_arith_x
.sym 69769 $abc$46512$n4629
.sym 69770 lm32_cpu.mc_arithmetic.operand_0_d[21]
.sym 69771 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 69772 $abc$46512$n4677
.sym 69774 lm32_cpu.mc_arithmetic.operand_1_d[27]
.sym 69775 $abc$46512$n3893
.sym 69776 $abc$46512$n3607
.sym 69777 lm32_cpu.mc_arithmetic.operand_0_d[29]
.sym 69779 $abc$46512$n7976
.sym 69781 $abc$46512$n3670_1
.sym 69782 $abc$46512$n3670_1
.sym 69783 lm32_cpu.mc_arithmetic.operand_0_d[27]
.sym 69787 $abc$46512$n4656
.sym 69788 lm32_cpu.mc_arithmetic.operand_0_d[26]
.sym 69792 $abc$46512$n4727
.sym 69795 lm32_cpu.mc_arithmetic.operand_1_d[29]
.sym 69796 $abc$46512$n4657
.sym 69797 $abc$46512$n4655
.sym 69798 $abc$46512$n4678
.sym 69799 $abc$46512$n4728
.sym 69801 lm32_cpu.mc_arithmetic.operand_0_d[21]
.sym 69804 $abc$46512$n3607
.sym 69809 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 69813 $abc$46512$n3670_1
.sym 69814 $abc$46512$n4656
.sym 69815 $abc$46512$n4728
.sym 69816 $abc$46512$n4727
.sym 69819 $abc$46512$n4629
.sym 69820 lm32_cpu.mc_arithmetic.operand_1_d[27]
.sym 69821 $abc$46512$n3670_1
.sym 69822 lm32_cpu.mc_arithmetic.operand_0_d[27]
.sym 69825 lm32_cpu.mc_arithmetic.operand_0_d[26]
.sym 69828 $abc$46512$n3607
.sym 69831 $abc$46512$n4656
.sym 69832 $abc$46512$n3670_1
.sym 69833 $abc$46512$n4678
.sym 69834 $abc$46512$n4677
.sym 69837 $abc$46512$n3670_1
.sym 69838 $abc$46512$n4656
.sym 69839 $abc$46512$n4655
.sym 69840 $abc$46512$n4657
.sym 69843 $abc$46512$n3893
.sym 69844 lm32_cpu.mc_arithmetic.operand_0_d[29]
.sym 69845 $abc$46512$n4629
.sym 69846 lm32_cpu.mc_arithmetic.operand_1_d[29]
.sym 69847 $abc$46512$n7976
.sym 69848 sys_clk_$glb_clk
.sym 69850 lm32_cpu.mc_arithmetic.operand_1_d[25]
.sym 69851 $abc$46512$n4674
.sym 69852 lm32_cpu.csr_write_enable_x
.sym 69853 lm32_cpu.mc_arithmetic.operand_1_d[31]
.sym 69854 lm32_cpu.store_operand_x[25]
.sym 69855 $abc$46512$n4693_1
.sym 69856 lm32_cpu.store_operand_x[27]
.sym 69857 lm32_cpu.store_operand_x[31]
.sym 69858 $abc$46512$n3370
.sym 69859 sram_bus_dat_w[3]
.sym 69860 lm32_cpu.branch_target_x[18]
.sym 69861 $abc$46512$n3370
.sym 69863 $abc$46512$n4629
.sym 69864 $abc$46512$n4676
.sym 69866 $abc$46512$n7104_1
.sym 69868 lm32_cpu.x_result_sel_mc_arith_x
.sym 69869 lm32_cpu.mc_arithmetic.operand_0_d[23]
.sym 69870 lm32_cpu.mc_arithmetic.operand_0_d[22]
.sym 69871 lm32_cpu.mc_arithmetic.operand_0_d[31]
.sym 69872 lm32_cpu.x_result_sel_csr_d
.sym 69873 lm32_cpu.mc_arithmetic.operand_0_d[5]
.sym 69874 lm32_cpu.load_store_unit.store_data_m[27]
.sym 69875 lm32_cpu.instruction_unit.branch_target_m[9]
.sym 69877 lm32_cpu.mc_arithmetic.operand_0_d[18]
.sym 69878 lm32_cpu.pc_f[16]
.sym 69879 $abc$46512$n4791
.sym 69880 lm32_cpu.mc_arithmetic.operand_1_d[24]
.sym 69881 lm32_cpu.mc_arithmetic.operand_0_d[13]
.sym 69882 $abc$46512$n4826_1
.sym 69884 lm32_cpu.mc_arithmetic.operand_1_d[2]
.sym 69885 $abc$46512$n3607
.sym 69891 $abc$46512$n4807_1
.sym 69893 $abc$46512$n4663
.sym 69896 sram_bus_dat_w[5]
.sym 69898 $abc$46512$n4629
.sym 69900 lm32_cpu.instruction_unit.instruction_d[10]
.sym 69901 $abc$46512$n4619
.sym 69902 $abc$46512$n2771
.sym 69904 $abc$46512$n3891
.sym 69906 $abc$46512$n4799
.sym 69907 lm32_cpu.instruction_unit.instruction_d[9]
.sym 69908 $abc$46512$n4674
.sym 69909 lm32_cpu.bypass_data_1[27]
.sym 69910 $abc$46512$n4625
.sym 69913 lm32_cpu.instruction_unit.instruction_d[11]
.sym 69914 sram_bus_dat_w[7]
.sym 69915 lm32_cpu.bypass_data_1[13]
.sym 69922 $abc$46512$n4644
.sym 69924 $abc$46512$n4799
.sym 69926 lm32_cpu.instruction_unit.instruction_d[11]
.sym 69931 $abc$46512$n4799
.sym 69933 lm32_cpu.instruction_unit.instruction_d[9]
.sym 69937 sram_bus_dat_w[7]
.sym 69943 lm32_cpu.instruction_unit.instruction_d[10]
.sym 69945 $abc$46512$n4799
.sym 69948 $abc$46512$n4663
.sym 69949 lm32_cpu.bypass_data_1[13]
.sym 69950 $abc$46512$n4807_1
.sym 69951 $abc$46512$n4629
.sym 69956 sram_bus_dat_w[5]
.sym 69960 lm32_cpu.bypass_data_1[27]
.sym 69961 $abc$46512$n4674
.sym 69962 $abc$46512$n3891
.sym 69963 $abc$46512$n4619
.sym 69966 $abc$46512$n4625
.sym 69967 lm32_cpu.instruction_unit.instruction_d[10]
.sym 69968 $abc$46512$n4619
.sym 69969 $abc$46512$n4644
.sym 69970 $abc$46512$n2771
.sym 69971 sys_clk_$glb_clk
.sym 69972 sys_rst_$glb_sr
.sym 69973 lm32_cpu.pc_m[24]
.sym 69974 lm32_cpu.instruction_unit.branch_target_m[19]
.sym 69975 lm32_cpu.load_store_unit.store_data_m[31]
.sym 69976 lm32_cpu.instruction_unit.branch_target_m[14]
.sym 69977 lm32_cpu.operand_m[6]
.sym 69978 lm32_cpu.load_store_unit.store_data_m[9]
.sym 69979 lm32_cpu.load_store_unit.store_data_m[27]
.sym 69980 lm32_cpu.load_store_unit.store_data_m[25]
.sym 69981 $abc$46512$n6204_1
.sym 69982 sys_rst
.sym 69983 sys_rst
.sym 69984 lm32_cpu.branch_target_x[17]
.sym 69985 basesoc_sram_we[3]
.sym 69987 $abc$46512$n7964
.sym 69988 lm32_cpu.mc_arithmetic.operand_1_d[31]
.sym 69989 lm32_cpu.x_result_sel_add_d
.sym 69990 $abc$46512$n4634
.sym 69992 spiflash_bus_adr[8]
.sym 69993 lm32_cpu.instruction_unit.instruction_d[0]
.sym 69994 $abc$46512$n4629
.sym 69995 lm32_cpu.load_store_unit.d_dat_o[24]
.sym 69996 lm32_cpu.instruction_unit.branch_predict_address_d[10]
.sym 69997 lm32_cpu.csr_write_enable_x
.sym 69998 csrbank2_load2_w[7]
.sym 69999 lm32_cpu.instruction_unit.instruction_d[11]
.sym 70000 lm32_cpu.pc_f[11]
.sym 70001 lm32_cpu.pc_d[11]
.sym 70002 $abc$46512$n6873_1
.sym 70003 $abc$46512$n4799
.sym 70004 $abc$46512$n3371
.sym 70005 lm32_cpu.eba[2]
.sym 70006 $abc$46512$n5252
.sym 70007 lm32_cpu.bypass_data_1[2]
.sym 70008 $abc$46512$n5424_1
.sym 70014 lm32_cpu.store_operand_x[29]
.sym 70015 lm32_cpu.size_x[1]
.sym 70016 lm32_cpu.eba[2]
.sym 70017 $abc$46512$n5252
.sym 70019 lm32_cpu.instruction_unit.instruction_d[5]
.sym 70021 lm32_cpu.eba[1]
.sym 70022 $abc$46512$n4644
.sym 70023 $abc$46512$n4663
.sym 70024 lm32_cpu.load_store_unit.store_data_x[10]
.sym 70025 lm32_cpu.store_operand_x[26]
.sym 70027 lm32_cpu.size_x[0]
.sym 70028 lm32_cpu.branch_target_x[9]
.sym 70029 $abc$46512$n4799
.sym 70030 lm32_cpu.branch_target_x[8]
.sym 70033 lm32_cpu.load_store_unit.store_data_x[13]
.sym 70034 $abc$46512$n4625
.sym 70035 lm32_cpu.size_x[1]
.sym 70037 lm32_cpu.bypass_data_1[5]
.sym 70038 lm32_cpu.instruction_unit.instruction_d[13]
.sym 70043 $abc$46512$n4619
.sym 70049 $abc$46512$n4799
.sym 70050 lm32_cpu.instruction_unit.instruction_d[13]
.sym 70053 $abc$46512$n4644
.sym 70054 $abc$46512$n4619
.sym 70055 lm32_cpu.instruction_unit.instruction_d[5]
.sym 70056 $abc$46512$n4625
.sym 70059 lm32_cpu.store_operand_x[29]
.sym 70060 lm32_cpu.load_store_unit.store_data_x[13]
.sym 70061 lm32_cpu.size_x[0]
.sym 70062 lm32_cpu.size_x[1]
.sym 70065 lm32_cpu.eba[1]
.sym 70066 lm32_cpu.branch_target_x[8]
.sym 70067 $abc$46512$n5252
.sym 70071 $abc$46512$n4663
.sym 70072 lm32_cpu.bypass_data_1[5]
.sym 70073 $abc$46512$n4799
.sym 70074 lm32_cpu.instruction_unit.instruction_d[5]
.sym 70077 lm32_cpu.size_x[1]
.sym 70078 lm32_cpu.size_x[0]
.sym 70079 lm32_cpu.load_store_unit.store_data_x[10]
.sym 70080 lm32_cpu.store_operand_x[26]
.sym 70084 lm32_cpu.branch_target_x[9]
.sym 70085 lm32_cpu.eba[2]
.sym 70086 $abc$46512$n5252
.sym 70090 $abc$46512$n4619
.sym 70091 $abc$46512$n4644
.sym 70093 $abc$46512$n2450_$glb_ce
.sym 70094 sys_clk_$glb_clk
.sym 70095 lm32_cpu.rst_i_$glb_sr
.sym 70096 lm32_cpu.memop_pc_w[24]
.sym 70097 lm32_cpu.mc_arithmetic.operand_0_d[18]
.sym 70098 $abc$46512$n4791
.sym 70099 lm32_cpu.mc_arithmetic.operand_0_d[13]
.sym 70100 $abc$46512$n5318
.sym 70101 $abc$46512$n4619
.sym 70102 $abc$46512$n5444
.sym 70103 $abc$46512$n4376_1
.sym 70104 sram_bus_dat_w[3]
.sym 70105 lm32_cpu.load_store_unit.store_data_m[9]
.sym 70108 $abc$46512$n4807_1
.sym 70109 $abc$46512$n4663
.sym 70110 $abc$46512$n5364_1
.sym 70112 lm32_cpu.load_store_unit.store_data_x[10]
.sym 70113 lm32_cpu.pc_x[15]
.sym 70114 lm32_cpu.mc_arithmetic.operand_0_d[14]
.sym 70115 lm32_cpu.load_store_unit.wb_data_m[26]
.sym 70116 $abc$46512$n2771
.sym 70117 lm32_cpu.size_x[1]
.sym 70118 lm32_cpu.pc_f[12]
.sym 70119 lm32_cpu.instruction_unit.instruction_d[1]
.sym 70120 lm32_cpu.pc_x[8]
.sym 70121 $abc$46512$n5318
.sym 70122 $abc$46512$n6316_1
.sym 70123 $abc$46512$n4619
.sym 70124 $abc$46512$n3891
.sym 70125 lm32_cpu.decoder.op_wcsr
.sym 70126 lm32_cpu.store_operand_x[30]
.sym 70127 lm32_cpu.pc_f[7]
.sym 70128 lm32_cpu.instruction_unit.branch_predict_address_d[22]
.sym 70129 lm32_cpu.instruction_unit.branch_predict_address_d[23]
.sym 70130 $abc$46512$n3891
.sym 70131 $abc$46512$n5098
.sym 70137 lm32_cpu.bypass_data_1[29]
.sym 70138 lm32_cpu.instruction_unit.instruction_d[2]
.sym 70140 lm32_cpu.instruction_unit.branch_predict_address_d[23]
.sym 70142 $abc$46512$n3891
.sym 70144 $abc$46512$n6918_1
.sym 70145 lm32_cpu.instruction_unit.instruction_d[3]
.sym 70146 lm32_cpu.instruction_unit.instruction_d[2]
.sym 70150 lm32_cpu.instruction_unit.instruction_d[13]
.sym 70151 $abc$46512$n4625
.sym 70152 $abc$46512$n4799
.sym 70153 $abc$46512$n4644
.sym 70154 $abc$46512$n4652
.sym 70156 $abc$46512$n4644
.sym 70157 lm32_cpu.instruction_unit.branch_predict_address_d[9]
.sym 70162 $abc$46512$n5364_1
.sym 70164 $abc$46512$n4663
.sym 70165 $abc$46512$n3993
.sym 70166 $abc$46512$n4619
.sym 70167 lm32_cpu.bypass_data_1[2]
.sym 70170 lm32_cpu.bypass_data_1[29]
.sym 70176 $abc$46512$n4644
.sym 70177 lm32_cpu.instruction_unit.instruction_d[13]
.sym 70178 $abc$46512$n4625
.sym 70182 $abc$46512$n4619
.sym 70183 $abc$46512$n4625
.sym 70184 lm32_cpu.instruction_unit.instruction_d[2]
.sym 70185 $abc$46512$n4644
.sym 70188 $abc$46512$n3891
.sym 70189 lm32_cpu.bypass_data_1[29]
.sym 70190 $abc$46512$n4652
.sym 70191 $abc$46512$n4619
.sym 70194 $abc$46512$n4644
.sym 70195 lm32_cpu.instruction_unit.instruction_d[3]
.sym 70197 $abc$46512$n4625
.sym 70200 lm32_cpu.bypass_data_1[2]
.sym 70201 $abc$46512$n4799
.sym 70202 lm32_cpu.instruction_unit.instruction_d[2]
.sym 70203 $abc$46512$n4663
.sym 70206 lm32_cpu.instruction_unit.branch_predict_address_d[9]
.sym 70208 $abc$46512$n5364_1
.sym 70209 $abc$46512$n6918_1
.sym 70212 lm32_cpu.instruction_unit.branch_predict_address_d[23]
.sym 70213 $abc$46512$n5364_1
.sym 70214 $abc$46512$n3993
.sym 70216 $abc$46512$n2454_$glb_ce
.sym 70217 sys_clk_$glb_clk
.sym 70218 lm32_cpu.rst_i_$glb_sr
.sym 70219 $abc$46512$n5412
.sym 70220 lm32_cpu.pc_x[11]
.sym 70221 $abc$46512$n5424_1
.sym 70222 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 70223 lm32_cpu.branch_target_x[7]
.sym 70224 lm32_cpu.pc_x[14]
.sym 70225 lm32_cpu.pc_x[8]
.sym 70226 lm32_cpu.branch_target_x[12]
.sym 70227 por_rst
.sym 70230 csrbank2_load2_w[7]
.sym 70231 lm32_cpu.data_bus_error_exception_m
.sym 70232 lm32_cpu.instruction_unit.instruction_d[2]
.sym 70233 $abc$46512$n2463
.sym 70235 $abc$46512$n4620
.sym 70236 $abc$46512$n5183_1
.sym 70237 lm32_cpu.mc_arithmetic.operand_0_d[25]
.sym 70238 lm32_cpu.pc_x[0]
.sym 70239 $abc$46512$n4051
.sym 70240 lm32_cpu.mc_arithmetic.operand_0_d[18]
.sym 70241 lm32_cpu.bypass_data_1[29]
.sym 70242 lm32_cpu.branch_target_x[29]
.sym 70243 lm32_cpu.mc_arithmetic.operand_0_d[20]
.sym 70244 lm32_cpu.pc_x[17]
.sym 70245 lm32_cpu.pc_x[19]
.sym 70246 $abc$46512$n3656
.sym 70247 lm32_cpu.pc_x[12]
.sym 70248 lm32_cpu.m_result_sel_compare_m
.sym 70249 lm32_cpu.pc_x[1]
.sym 70250 lm32_cpu.branch_target_x[12]
.sym 70251 lm32_cpu.pc_x[24]
.sym 70252 $abc$46512$n7023_1
.sym 70253 $abc$46512$n5347
.sym 70254 lm32_cpu.pc_x[11]
.sym 70260 lm32_cpu.bypass_data_1[3]
.sym 70261 $abc$46512$n6902_1
.sym 70263 $abc$46512$n3625
.sym 70264 lm32_cpu.instruction_unit.branch_predict_address_d[16]
.sym 70265 lm32_cpu.bypass_data_1[13]
.sym 70266 lm32_cpu.instruction_unit.branch_predict_address_d[15]
.sym 70268 lm32_cpu.instruction_unit.branch_predict_address_d[21]
.sym 70269 lm32_cpu.csr_write_enable_x
.sym 70270 lm32_cpu.pc_x[15]
.sym 70272 $abc$46512$n6873_1
.sym 70273 lm32_cpu.instruction_unit.branch_target_m[15]
.sym 70274 $abc$46512$n4799
.sym 70280 $abc$46512$n5364_1
.sym 70282 $abc$46512$n5183_1
.sym 70286 $abc$46512$n6843_1
.sym 70288 $abc$46512$n4148_1
.sym 70289 $abc$46512$n4663
.sym 70290 lm32_cpu.instruction_unit.instruction_d[3]
.sym 70291 lm32_cpu.instruction_unit.branch_predict_address_d[11]
.sym 70294 lm32_cpu.bypass_data_1[13]
.sym 70299 $abc$46512$n4799
.sym 70300 lm32_cpu.bypass_data_1[3]
.sym 70301 lm32_cpu.instruction_unit.instruction_d[3]
.sym 70302 $abc$46512$n4663
.sym 70305 lm32_cpu.instruction_unit.branch_target_m[15]
.sym 70307 $abc$46512$n5183_1
.sym 70308 lm32_cpu.pc_x[15]
.sym 70311 lm32_cpu.instruction_unit.branch_predict_address_d[21]
.sym 70312 $abc$46512$n5364_1
.sym 70313 $abc$46512$n6843_1
.sym 70317 $abc$46512$n5364_1
.sym 70318 $abc$46512$n6902_1
.sym 70319 lm32_cpu.instruction_unit.branch_predict_address_d[11]
.sym 70324 lm32_cpu.instruction_unit.branch_predict_address_d[16]
.sym 70325 $abc$46512$n6873_1
.sym 70326 $abc$46512$n5364_1
.sym 70331 lm32_cpu.csr_write_enable_x
.sym 70332 $abc$46512$n3625
.sym 70335 $abc$46512$n4148_1
.sym 70336 $abc$46512$n5364_1
.sym 70338 lm32_cpu.instruction_unit.branch_predict_address_d[15]
.sym 70339 $abc$46512$n2454_$glb_ce
.sym 70340 sys_clk_$glb_clk
.sym 70341 lm32_cpu.rst_i_$glb_sr
.sym 70342 $abc$46512$n5464
.sym 70343 $abc$46512$n4967
.sym 70344 lm32_cpu.decoder.branch_offset[23]
.sym 70345 lm32_cpu.decoder.branch_offset[22]
.sym 70346 $abc$46512$n3666_1
.sym 70347 lm32_cpu.load_store_unit.d_dat_o[14]
.sym 70348 lm32_cpu.mc_arithmetic.operand_0_d[20]
.sym 70349 $abc$46512$n3667_1
.sym 70350 $abc$46512$n4644
.sym 70353 $abc$46512$n6316_1
.sym 70354 lm32_cpu.bypass_data_1[3]
.sym 70355 $abc$46512$n6902_1
.sym 70356 lm32_cpu.instruction_unit.instruction_d[6]
.sym 70357 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 70358 lm32_cpu.mc_arithmetic.operand_0_d[26]
.sym 70359 $abc$46512$n7993
.sym 70360 $abc$46512$n2567
.sym 70361 lm32_cpu.instruction_unit.instruction_d[8]
.sym 70362 $abc$46512$n6827
.sym 70363 lm32_cpu.pc_f[15]
.sym 70364 lm32_cpu.instruction_unit.instruction_d[13]
.sym 70365 lm32_cpu.pc_f[5]
.sym 70366 lm32_cpu.pc_x[20]
.sym 70367 sram_bus_dat_w[2]
.sym 70368 lm32_cpu.instruction_unit.instruction_d[12]
.sym 70369 $abc$46512$n3607
.sym 70370 lm32_cpu.read_idx_0_d[2]
.sym 70371 lm32_cpu.load_store_unit.store_data_m[27]
.sym 70372 lm32_cpu.write_enable_x
.sym 70373 lm32_cpu.instruction_unit.branch_target_m[28]
.sym 70374 lm32_cpu.m_result_sel_compare_m
.sym 70375 lm32_cpu.branch_target_x[1]
.sym 70376 $abc$46512$n6783_1
.sym 70377 lm32_cpu.instruction_unit.instruction_d[31]
.sym 70383 $abc$46512$n4110
.sym 70384 $abc$46512$n5364_1
.sym 70386 lm32_cpu.instruction_unit.branch_target_m[8]
.sym 70387 lm32_cpu.instruction_unit.branch_predict_address_d[18]
.sym 70389 lm32_cpu.pc_x[8]
.sym 70390 $abc$46512$n4051
.sym 70391 lm32_cpu.store_operand_x[13]
.sym 70392 lm32_cpu.store_operand_x[5]
.sym 70393 lm32_cpu.pc_d[20]
.sym 70395 lm32_cpu.pc_d[23]
.sym 70398 lm32_cpu.instruction_unit.branch_predict_address_d[20]
.sym 70400 lm32_cpu.instruction_unit.branch_predict_address_d[22]
.sym 70405 $abc$46512$n4012_1
.sym 70407 $abc$46512$n6862_1
.sym 70408 lm32_cpu.size_x[1]
.sym 70410 $abc$46512$n5183_1
.sym 70411 lm32_cpu.instruction_unit.branch_predict_address_d[17]
.sym 70417 $abc$46512$n5364_1
.sym 70418 $abc$46512$n4110
.sym 70419 lm32_cpu.instruction_unit.branch_predict_address_d[17]
.sym 70424 lm32_cpu.pc_d[23]
.sym 70428 lm32_cpu.store_operand_x[5]
.sym 70430 lm32_cpu.size_x[1]
.sym 70431 lm32_cpu.store_operand_x[13]
.sym 70434 $abc$46512$n5364_1
.sym 70435 $abc$46512$n4012_1
.sym 70436 lm32_cpu.instruction_unit.branch_predict_address_d[22]
.sym 70441 lm32_cpu.pc_d[20]
.sym 70447 $abc$46512$n5183_1
.sym 70448 lm32_cpu.instruction_unit.branch_target_m[8]
.sym 70449 lm32_cpu.pc_x[8]
.sym 70452 lm32_cpu.instruction_unit.branch_predict_address_d[20]
.sym 70453 $abc$46512$n5364_1
.sym 70455 $abc$46512$n4051
.sym 70458 $abc$46512$n5364_1
.sym 70459 lm32_cpu.instruction_unit.branch_predict_address_d[18]
.sym 70460 $abc$46512$n6862_1
.sym 70462 $abc$46512$n2454_$glb_ce
.sym 70463 sys_clk_$glb_clk
.sym 70464 lm32_cpu.rst_i_$glb_sr
.sym 70465 lm32_cpu.decoder.branch_offset[16]
.sym 70466 lm32_cpu.decoder.branch_offset[20]
.sym 70467 lm32_cpu.m_result_sel_compare_m
.sym 70468 lm32_cpu.instruction_unit.branch_target_m[27]
.sym 70469 $abc$46512$n7023_1
.sym 70470 lm32_cpu.pc_m[12]
.sym 70471 lm32_cpu.instruction_unit.branch_target_m[1]
.sym 70472 lm32_cpu.instruction_unit.branch_target_m[6]
.sym 70473 lm32_cpu.pc_f[7]
.sym 70476 $abc$46512$n3372
.sym 70477 $abc$46512$n4110
.sym 70478 lm32_cpu.load_store_unit.store_data_m[14]
.sym 70479 $abc$46512$n5195
.sym 70480 lm32_cpu.mc_arithmetic.operand_0_d[30]
.sym 70481 lm32_cpu.pc_d[20]
.sym 70482 $abc$46512$n6910_1
.sym 70483 lm32_cpu.branch_target_x[26]
.sym 70484 $abc$46512$n3891
.sym 70485 $abc$46512$n3625
.sym 70486 lm32_cpu.instruction_unit.branch_predict_address_d[20]
.sym 70487 lm32_cpu.instruction_unit.branch_predict_address_d[16]
.sym 70488 lm32_cpu.mc_arithmetic.operand_0_d[27]
.sym 70489 sram_bus_dat_w[5]
.sym 70490 $abc$46512$n5252
.sym 70491 csrbank2_load2_w[7]
.sym 70492 lm32_cpu.operand_m[4]
.sym 70493 $abc$46512$n3624
.sym 70494 sram_bus_dat_w[7]
.sym 70495 lm32_cpu.instruction_unit.instruction_d[11]
.sym 70496 $abc$46512$n3371
.sym 70497 $abc$46512$n3625
.sym 70500 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 70510 $abc$46512$n1648
.sym 70511 $abc$46512$n3668_1
.sym 70514 lm32_cpu.pc_x[17]
.sym 70517 lm32_cpu.pc_x[15]
.sym 70518 $abc$46512$n1645
.sym 70521 lm32_cpu.pc_x[1]
.sym 70522 lm32_cpu.eba[10]
.sym 70528 $abc$46512$n5252
.sym 70529 lm32_cpu.branch_target_x[17]
.sym 70531 $abc$46512$n5183_1
.sym 70532 lm32_cpu.instruction_unit.branch_target_m[24]
.sym 70533 $abc$46512$n6035
.sym 70534 lm32_cpu.pc_x[8]
.sym 70535 $abc$46512$n1649
.sym 70536 $abc$46512$n1646
.sym 70537 lm32_cpu.instruction_unit.branch_target_m[17]
.sym 70542 lm32_cpu.pc_x[8]
.sym 70546 $abc$46512$n5183_1
.sym 70547 lm32_cpu.pc_x[17]
.sym 70548 lm32_cpu.instruction_unit.branch_target_m[17]
.sym 70551 $abc$46512$n1649
.sym 70552 $abc$46512$n1645
.sym 70553 $abc$46512$n1648
.sym 70554 $abc$46512$n1646
.sym 70559 lm32_cpu.instruction_unit.branch_target_m[24]
.sym 70563 lm32_cpu.pc_x[15]
.sym 70569 $abc$46512$n3668_1
.sym 70570 $abc$46512$n6035
.sym 70577 lm32_cpu.pc_x[1]
.sym 70581 lm32_cpu.branch_target_x[17]
.sym 70582 lm32_cpu.eba[10]
.sym 70584 $abc$46512$n5252
.sym 70585 $abc$46512$n2450_$glb_ce
.sym 70586 sys_clk_$glb_clk
.sym 70587 lm32_cpu.rst_i_$glb_sr
.sym 70588 lm32_cpu.eba[10]
.sym 70589 lm32_cpu.write_idx_x[4]
.sym 70590 lm32_cpu.decoder.branch_offset[19]
.sym 70591 $abc$46512$n3622
.sym 70592 $abc$46512$n5480
.sym 70593 lm32_cpu.branch_predict_x
.sym 70594 $abc$46512$n3623
.sym 70595 lm32_cpu.decoder.branch_offset[18]
.sym 70596 lm32_cpu.instruction_unit.branch_predict_address_d[24]
.sym 70597 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 70598 csrbank2_load2_w[5]
.sym 70600 lm32_cpu.instruction_unit.icache_refill_data[0]
.sym 70601 lm32_cpu.instruction_unit.branch_target_m[1]
.sym 70602 $abc$46512$n2567
.sym 70603 $abc$46512$n3897
.sym 70604 $abc$46512$n6303
.sym 70605 lm32_cpu.instruction_unit.branch_target_m[6]
.sym 70606 lm32_cpu.data_bus_error_exception_m
.sym 70607 lm32_cpu.load_store_unit.wb_data_m[26]
.sym 70608 $abc$46512$n5364_1
.sym 70609 lm32_cpu.eba[20]
.sym 70610 lm32_cpu.pc_f[17]
.sym 70611 lm32_cpu.m_result_sel_compare_m
.sym 70612 lm32_cpu.m_result_sel_compare_m
.sym 70613 $abc$46512$n6316_1
.sym 70614 $abc$46512$n6783_1
.sym 70615 $abc$46512$n3891
.sym 70616 $abc$46512$n2463
.sym 70618 lm32_cpu.branch_target_x[18]
.sym 70620 lm32_cpu.pc_x[8]
.sym 70621 lm32_cpu.instruction_unit.instruction_d[31]
.sym 70622 sys_rst
.sym 70629 lm32_cpu.write_idx_x[3]
.sym 70630 lm32_cpu.read_idx_1_d[0]
.sym 70631 lm32_cpu.write_idx_x[0]
.sym 70632 lm32_cpu.instruction_unit.instruction_d[31]
.sym 70633 $abc$46512$n6781_1
.sym 70634 lm32_cpu.read_idx_1_d[3]
.sym 70635 lm32_cpu.instruction_unit.instruction_d[14]
.sym 70636 lm32_cpu.read_idx_1_d[4]
.sym 70638 lm32_cpu.read_idx_1_d[0]
.sym 70639 $abc$46512$n3891
.sym 70640 lm32_cpu.instruction_unit.instruction_d[12]
.sym 70642 lm32_cpu.read_idx_1_d[1]
.sym 70643 lm32_cpu.read_idx_1_d[2]
.sym 70644 lm32_cpu.write_enable_x
.sym 70646 lm32_cpu.write_idx_x[1]
.sym 70647 lm32_cpu.instruction_unit.instruction_d[31]
.sym 70648 $abc$46512$n6780_1
.sym 70649 lm32_cpu.instruction_unit.instruction_d[13]
.sym 70651 lm32_cpu.write_idx_x[2]
.sym 70654 lm32_cpu.write_idx_x[4]
.sym 70655 lm32_cpu.instruction_unit.instruction_d[11]
.sym 70657 $abc$46512$n3625
.sym 70660 $abc$46512$n6782_1
.sym 70662 lm32_cpu.instruction_unit.instruction_d[14]
.sym 70663 lm32_cpu.read_idx_1_d[3]
.sym 70664 lm32_cpu.instruction_unit.instruction_d[31]
.sym 70665 $abc$46512$n3891
.sym 70668 $abc$46512$n3891
.sym 70669 lm32_cpu.read_idx_1_d[1]
.sym 70670 lm32_cpu.instruction_unit.instruction_d[31]
.sym 70671 lm32_cpu.instruction_unit.instruction_d[12]
.sym 70674 lm32_cpu.instruction_unit.instruction_d[31]
.sym 70675 $abc$46512$n3891
.sym 70676 lm32_cpu.read_idx_1_d[0]
.sym 70677 lm32_cpu.instruction_unit.instruction_d[11]
.sym 70680 lm32_cpu.write_idx_x[1]
.sym 70681 lm32_cpu.write_idx_x[2]
.sym 70682 lm32_cpu.read_idx_1_d[2]
.sym 70683 lm32_cpu.read_idx_1_d[1]
.sym 70686 lm32_cpu.write_idx_x[3]
.sym 70687 lm32_cpu.read_idx_1_d[4]
.sym 70688 lm32_cpu.write_idx_x[4]
.sym 70689 lm32_cpu.read_idx_1_d[3]
.sym 70693 lm32_cpu.write_enable_x
.sym 70694 $abc$46512$n3625
.sym 70695 $abc$46512$n6782_1
.sym 70698 lm32_cpu.instruction_unit.instruction_d[31]
.sym 70699 $abc$46512$n3891
.sym 70700 lm32_cpu.instruction_unit.instruction_d[13]
.sym 70701 lm32_cpu.read_idx_1_d[2]
.sym 70704 lm32_cpu.read_idx_1_d[0]
.sym 70705 $abc$46512$n6781_1
.sym 70706 $abc$46512$n6780_1
.sym 70707 lm32_cpu.write_idx_x[0]
.sym 70708 $abc$46512$n2454_$glb_ce
.sym 70709 sys_clk_$glb_clk
.sym 70710 lm32_cpu.rst_i_$glb_sr
.sym 70711 csrbank2_reload0_w[2]
.sym 70712 $abc$46512$n3657
.sym 70713 lm32_cpu.branch_target_x[7]
.sym 70714 csrbank2_reload0_w[0]
.sym 70715 lm32_cpu.write_idx_x[3]
.sym 70716 lm32_cpu.decoder.branch_offset[29]
.sym 70717 csrbank2_reload0_w[6]
.sym 70718 $abc$46512$n3653
.sym 70719 lm32_cpu.load_store_unit.store_data_x[13]
.sym 70720 lm32_cpu.m_bypass_enable_x
.sym 70722 $abc$46512$n5061_1
.sym 70723 $abc$46512$n3621
.sym 70725 $abc$46512$n6783_1
.sym 70726 $abc$46512$n4449_1
.sym 70727 lm32_cpu.instruction_unit.icache_refill_request
.sym 70729 lm32_cpu.decoder.op_wcsr
.sym 70730 lm32_cpu.read_idx_1_d[3]
.sym 70731 lm32_cpu.read_idx_1_d[2]
.sym 70732 lm32_cpu.read_idx_1_d[4]
.sym 70733 $abc$46512$n3668_1
.sym 70734 lm32_cpu.data_bus_error_exception_m
.sym 70735 lm32_cpu.decoder.branch_offset[19]
.sym 70736 lm32_cpu.read_idx_1_d[4]
.sym 70738 lm32_cpu.read_idx_0_d[0]
.sym 70739 lm32_cpu.read_idx_1_d[0]
.sym 70741 lm32_cpu.branch_predict_x
.sym 70742 lm32_cpu.read_idx_1_d[4]
.sym 70743 lm32_cpu.read_idx_0_d[4]
.sym 70745 $abc$46512$n7023_1
.sym 70753 lm32_cpu.write_idx_x[0]
.sym 70754 lm32_cpu.read_idx_0_d[0]
.sym 70758 lm32_cpu.write_idx_x[2]
.sym 70759 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 70760 lm32_cpu.write_idx_x[3]
.sym 70761 lm32_cpu.write_idx_x[4]
.sym 70762 lm32_cpu.read_idx_0_d[4]
.sym 70763 lm32_cpu.read_idx_0_d[1]
.sym 70765 $abc$46512$n3628
.sym 70766 lm32_cpu.write_enable_x
.sym 70767 lm32_cpu.write_idx_x[1]
.sym 70768 $abc$46512$n3626
.sym 70769 $abc$46512$n3625
.sym 70773 lm32_cpu.read_idx_0_d[2]
.sym 70774 $abc$46512$n5252
.sym 70775 lm32_cpu.read_idx_0_d[3]
.sym 70777 $abc$46512$n3627
.sym 70785 $abc$46512$n3627
.sym 70786 lm32_cpu.write_idx_x[0]
.sym 70787 lm32_cpu.read_idx_0_d[0]
.sym 70791 lm32_cpu.read_idx_0_d[4]
.sym 70792 lm32_cpu.write_idx_x[4]
.sym 70793 lm32_cpu.read_idx_0_d[2]
.sym 70794 lm32_cpu.write_idx_x[2]
.sym 70797 $abc$46512$n3626
.sym 70798 lm32_cpu.write_enable_x
.sym 70799 $abc$46512$n3628
.sym 70800 $abc$46512$n3625
.sym 70804 $abc$46512$n5252
.sym 70806 lm32_cpu.write_idx_x[1]
.sym 70810 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 70815 lm32_cpu.read_idx_0_d[3]
.sym 70816 lm32_cpu.read_idx_0_d[1]
.sym 70817 lm32_cpu.write_idx_x[3]
.sym 70818 lm32_cpu.write_idx_x[1]
.sym 70821 lm32_cpu.write_idx_x[2]
.sym 70823 $abc$46512$n5252
.sym 70828 $abc$46512$n5252
.sym 70830 lm32_cpu.write_idx_x[4]
.sym 70831 $abc$46512$n2450_$glb_ce
.sym 70832 sys_clk_$glb_clk
.sym 70833 lm32_cpu.rst_i_$glb_sr
.sym 70834 $abc$46512$n3662_1
.sym 70835 $abc$46512$n3663_1
.sym 70836 storage_1[10][1]
.sym 70837 $abc$46512$n4988
.sym 70838 storage_1[10][5]
.sym 70839 $abc$46512$n2564
.sym 70840 $abc$46512$n5252
.sym 70841 $abc$46512$n3664_1
.sym 70842 lm32_cpu.instruction_unit.instruction_d[15]
.sym 70843 sram_bus_dat_w[4]
.sym 70844 sram_bus_dat_w[4]
.sym 70845 $abc$46512$n5097
.sym 70846 $abc$46512$n3669_1
.sym 70847 csrbank2_reload0_w[6]
.sym 70848 lm32_cpu.instruction_unit.instruction_d[14]
.sym 70851 $abc$46512$n3613
.sym 70852 spiflash_bus_adr[2]
.sym 70853 lm32_cpu.operand_m[7]
.sym 70854 lm32_cpu.write_idx_m[1]
.sym 70855 $abc$46512$n3654
.sym 70857 lm32_cpu.branch_target_x[7]
.sym 70858 lm32_cpu.instruction_unit.icache_refill_ready
.sym 70860 $abc$46512$n3607
.sym 70861 lm32_cpu.write_idx_m[1]
.sym 70862 shared_dat_r[11]
.sym 70863 $abc$46512$n5176
.sym 70864 lm32_cpu.read_idx_0_d[1]
.sym 70866 lm32_cpu.read_idx_0_d[2]
.sym 70867 lm32_cpu.write_enable_x
.sym 70868 $abc$46512$n3649
.sym 70869 sram_bus_dat_w[2]
.sym 70876 $abc$46512$n5252
.sym 70879 $abc$46512$n3643
.sym 70881 lm32_cpu.read_idx_1_d[1]
.sym 70883 lm32_cpu.write_idx_m[3]
.sym 70885 $abc$46512$n3651
.sym 70886 lm32_cpu.write_idx_m[1]
.sym 70887 lm32_cpu.write_idx_x[3]
.sym 70889 lm32_cpu.write_idx_m[2]
.sym 70890 lm32_cpu.write_idx_m[4]
.sym 70891 lm32_cpu.write_idx_x[0]
.sym 70893 lm32_cpu.read_idx_0_d[3]
.sym 70895 $abc$46512$n3650
.sym 70896 $abc$46512$n3652
.sym 70897 lm32_cpu.read_idx_1_d[2]
.sym 70898 lm32_cpu.read_idx_1_d[4]
.sym 70899 lm32_cpu.read_idx_1_d[0]
.sym 70903 lm32_cpu.read_idx_0_d[4]
.sym 70904 $abc$46512$n3644
.sym 70905 lm32_cpu.read_idx_1_d[3]
.sym 70906 lm32_cpu.write_idx_m[0]
.sym 70909 $abc$46512$n5252
.sym 70911 lm32_cpu.write_idx_x[3]
.sym 70914 $abc$46512$n3652
.sym 70916 $abc$46512$n3651
.sym 70917 $abc$46512$n3650
.sym 70920 lm32_cpu.write_idx_m[1]
.sym 70921 lm32_cpu.read_idx_1_d[3]
.sym 70922 lm32_cpu.read_idx_1_d[1]
.sym 70923 lm32_cpu.write_idx_m[3]
.sym 70926 lm32_cpu.read_idx_0_d[4]
.sym 70927 lm32_cpu.write_idx_m[4]
.sym 70929 $abc$46512$n3643
.sym 70932 lm32_cpu.write_idx_m[0]
.sym 70933 lm32_cpu.read_idx_1_d[0]
.sym 70934 $abc$46512$n3644
.sym 70938 lm32_cpu.read_idx_1_d[4]
.sym 70939 lm32_cpu.read_idx_1_d[2]
.sym 70940 lm32_cpu.write_idx_m[2]
.sym 70941 lm32_cpu.write_idx_m[4]
.sym 70944 $abc$46512$n3644
.sym 70946 lm32_cpu.read_idx_0_d[3]
.sym 70947 lm32_cpu.write_idx_m[3]
.sym 70951 lm32_cpu.write_idx_x[0]
.sym 70952 $abc$46512$n5252
.sym 70954 $abc$46512$n2450_$glb_ce
.sym 70955 sys_clk_$glb_clk
.sym 70956 lm32_cpu.rst_i_$glb_sr
.sym 70957 lm32_cpu.write_enable_m
.sym 70958 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 70960 $abc$46512$n5184
.sym 70961 lm32_cpu.pc_m[2]
.sym 70962 $abc$46512$n3644
.sym 70964 $abc$46512$n5181
.sym 70965 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 70966 $abc$46512$n1646
.sym 70967 $abc$46512$n1646
.sym 70970 $abc$46512$n3620
.sym 70972 $abc$46512$n4988
.sym 70973 $abc$46512$n3649
.sym 70974 lm32_cpu.write_enable_x
.sym 70975 shared_dat_r[5]
.sym 70976 $abc$46512$n3589
.sym 70979 lm32_cpu.instruction_unit.instruction_d[13]
.sym 70981 $abc$46512$n6035
.sym 70982 $abc$46512$n5253
.sym 70983 csrbank2_load2_w[7]
.sym 70984 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 70985 storage_1[10][5]
.sym 70986 sram_bus_dat_w[5]
.sym 70987 $abc$46512$n6035
.sym 70988 $abc$46512$n3371
.sym 70989 $abc$46512$n5252
.sym 70990 sram_bus_dat_w[7]
.sym 70991 lm32_cpu.operand_m[5]
.sym 70992 lm32_cpu.operand_m[4]
.sym 70998 lm32_cpu.write_idx_m[3]
.sym 70999 $abc$46512$n6035
.sym 71002 lm32_cpu.read_idx_0_d[0]
.sym 71003 lm32_cpu.read_idx_0_d[3]
.sym 71004 lm32_cpu.branch_target_x[16]
.sym 71005 lm32_cpu.write_idx_m[0]
.sym 71007 lm32_cpu.write_enable_q_w
.sym 71010 lm32_cpu.valid_w
.sym 71012 lm32_cpu.read_idx_1_d[1]
.sym 71013 lm32_cpu.write_enable_w
.sym 71016 $abc$46512$n2552
.sym 71020 $abc$46512$n3607
.sym 71021 lm32_cpu.write_idx_m[1]
.sym 71022 shared_dat_r[11]
.sym 71023 $abc$46512$n3737_1
.sym 71024 lm32_cpu.read_idx_0_d[1]
.sym 71029 $abc$46512$n3648
.sym 71031 $abc$46512$n3607
.sym 71032 $abc$46512$n6035
.sym 71033 $abc$46512$n3737_1
.sym 71034 lm32_cpu.read_idx_1_d[1]
.sym 71038 lm32_cpu.write_enable_w
.sym 71039 lm32_cpu.valid_w
.sym 71044 shared_dat_r[11]
.sym 71056 lm32_cpu.write_idx_m[1]
.sym 71057 $abc$46512$n3648
.sym 71058 lm32_cpu.read_idx_0_d[1]
.sym 71062 lm32_cpu.write_enable_q_w
.sym 71069 lm32_cpu.branch_target_x[16]
.sym 71073 lm32_cpu.write_idx_m[0]
.sym 71074 lm32_cpu.write_idx_m[3]
.sym 71075 lm32_cpu.read_idx_0_d[3]
.sym 71076 lm32_cpu.read_idx_0_d[0]
.sym 71077 $abc$46512$n2552
.sym 71078 sys_clk_$glb_clk
.sym 71079 lm32_cpu.rst_i_$glb_sr
.sym 71080 lm32_cpu.load_store_unit.d_sel_o[2]
.sym 71081 $abc$46512$n3737_1
.sym 71082 request[0]
.sym 71083 lm32_cpu.load_store_unit.d_adr_o[28]
.sym 71084 lm32_cpu.load_store_unit.d_adr_o[12]
.sym 71085 lm32_cpu.load_store_unit.d_adr_o[5]
.sym 71086 lm32_cpu.load_store_unit.d_adr_o[4]
.sym 71087 spiflash_bus_adr[10]
.sym 71088 $PACKER_VCC_NET
.sym 71089 $abc$46512$n3734_1
.sym 71093 lm32_cpu.instruction_unit.branch_predict_address_d[9]
.sym 71095 $abc$46512$n5184
.sym 71096 lm32_cpu.load_store_unit.wb_data_m[13]
.sym 71097 $abc$46512$n2567
.sym 71098 lm32_cpu.valid_w
.sym 71099 lm32_cpu.pc_x[28]
.sym 71100 lm32_cpu.read_idx_1_d[1]
.sym 71101 $abc$46512$n3611
.sym 71103 slave_sel_r[2]
.sym 71105 lm32_cpu.instruction_unit.icache_refill_data[4]
.sym 71108 spiflash_bus_adr[11]
.sym 71109 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 71110 sys_rst
.sym 71111 lm32_cpu.write_enable_q_w
.sym 71112 $abc$46512$n3372
.sym 71114 lm32_cpu.branch_target_x[18]
.sym 71121 $abc$46512$n3751_1
.sym 71124 $abc$46512$n5168
.sym 71125 lm32_cpu.read_idx_0_d[2]
.sym 71126 lm32_cpu.write_idx_m[4]
.sym 71129 lm32_cpu.write_enable_m
.sym 71132 $abc$46512$n3607
.sym 71133 $abc$46512$n3743_1
.sym 71134 $abc$46512$n3674_1
.sym 71140 lm32_cpu.read_idx_1_d[2]
.sym 71141 $abc$46512$n6035
.sym 71142 lm32_cpu.read_idx_0_d[3]
.sym 71147 lm32_cpu.branch_target_x[18]
.sym 71155 $abc$46512$n5168
.sym 71162 lm32_cpu.branch_target_x[18]
.sym 71166 $abc$46512$n6035
.sym 71169 $abc$46512$n5168
.sym 71172 lm32_cpu.read_idx_1_d[2]
.sym 71173 $abc$46512$n3674_1
.sym 71175 $abc$46512$n3607
.sym 71178 $abc$46512$n3607
.sym 71180 lm32_cpu.read_idx_0_d[2]
.sym 71181 $abc$46512$n3743_1
.sym 71185 $abc$46512$n3751_1
.sym 71186 lm32_cpu.read_idx_0_d[3]
.sym 71187 $abc$46512$n3607
.sym 71193 lm32_cpu.write_idx_m[4]
.sym 71196 lm32_cpu.write_enable_m
.sym 71201 sys_clk_$glb_clk
.sym 71202 lm32_cpu.rst_i_$glb_sr
.sym 71204 storage_1[11][6]
.sym 71205 storage_1[11][5]
.sym 71206 $abc$46512$n5879
.sym 71207 $abc$46512$n5880_1
.sym 71208 $abc$46512$n3108
.sym 71209 request[0]
.sym 71210 storage_1[11][2]
.sym 71211 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 71212 lm32_cpu.instruction_unit.i_adr_o[12]
.sym 71215 lm32_cpu.instruction_unit.icache_refill_ready
.sym 71216 spiflash_bus_adr[1]
.sym 71217 spiflash_bus_adr[1]
.sym 71218 lm32_cpu.load_store_unit.wb_data_m[14]
.sym 71219 shared_dat_r[7]
.sym 71221 $abc$46512$n2515
.sym 71222 lm32_cpu.write_idx_m[4]
.sym 71223 $abc$46512$n2562
.sym 71224 $abc$46512$n3611
.sym 71225 lm32_cpu.instruction_unit.icache_refilling
.sym 71228 spiflash_bus_adr[11]
.sym 71229 lm32_cpu.branch_predict_x
.sym 71230 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 71231 spiflash_bus_adr[13]
.sym 71232 $abc$46512$n3587
.sym 71237 $abc$46512$n7023_1
.sym 71238 grant
.sym 71246 $abc$46512$n2515
.sym 71249 spiflash_bus_adr[9]
.sym 71250 $abc$46512$n3588
.sym 71253 shared_dat_r[4]
.sym 71254 request[0]
.sym 71255 lm32_cpu.branch_predict_x
.sym 71257 $abc$46512$n2528
.sym 71259 spiflash_bus_adr[10]
.sym 71261 $abc$46512$n5005
.sym 71263 grant
.sym 71268 spiflash_bus_adr[11]
.sym 71271 $abc$46512$n5879
.sym 71272 shared_dat_r[16]
.sym 71277 spiflash_bus_adr[10]
.sym 71278 spiflash_bus_adr[11]
.sym 71280 spiflash_bus_adr[9]
.sym 71283 shared_dat_r[16]
.sym 71290 $abc$46512$n5005
.sym 71291 $abc$46512$n2528
.sym 71292 request[0]
.sym 71295 request[0]
.sym 71297 grant
.sym 71298 $abc$46512$n3588
.sym 71301 $abc$46512$n5879
.sym 71315 shared_dat_r[4]
.sym 71320 lm32_cpu.branch_predict_x
.sym 71323 $abc$46512$n2515
.sym 71324 sys_clk_$glb_clk
.sym 71325 lm32_cpu.rst_i_$glb_sr
.sym 71326 storage_1[11][0]
.sym 71327 storage_1[11][4]
.sym 71329 $abc$46512$n5059_1
.sym 71330 slave_sel[2]
.sym 71331 shared_dat_r[20]
.sym 71332 lm32_cpu.instruction_unit.icache_refill_data[16]
.sym 71333 $abc$46512$n7129_1
.sym 71334 shared_dat_r[1]
.sym 71335 sram_bus_dat_w[3]
.sym 71336 sram_bus_dat_w[3]
.sym 71338 $abc$46512$n3370
.sym 71339 $abc$46512$n7021_1
.sym 71340 lm32_cpu.load_store_unit.wb_data_m[8]
.sym 71341 spiflash_bus_adr[2]
.sym 71342 lm32_cpu.instruction_unit.icache_refill_data[16]
.sym 71343 $abc$46512$n2515
.sym 71345 spiflash_bus_adr[9]
.sym 71347 $abc$46512$n7998
.sym 71348 $abc$46512$n3674_1
.sym 71349 shared_dat_r[4]
.sym 71351 spiflash_bus_adr[9]
.sym 71352 slave_sel[2]
.sym 71354 sys_rst
.sym 71359 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 71360 slave_sel[1]
.sym 71367 spiflash_bus_adr[9]
.sym 71369 $abc$46512$n2526
.sym 71370 spiflash_bus_adr[10]
.sym 71374 $abc$46512$n5056_1
.sym 71378 $abc$46512$n3595_1
.sym 71381 request[0]
.sym 71384 $abc$46512$n2560
.sym 71388 spiflash_bus_adr[11]
.sym 71391 $abc$46512$n3588
.sym 71394 $abc$46512$n5059_1
.sym 71400 $abc$46512$n3595_1
.sym 71401 $abc$46512$n3588
.sym 71407 $abc$46512$n5059_1
.sym 71408 $abc$46512$n5056_1
.sym 71415 $abc$46512$n2560
.sym 71425 spiflash_bus_adr[10]
.sym 71426 spiflash_bus_adr[9]
.sym 71427 spiflash_bus_adr[11]
.sym 71432 $abc$46512$n5056_1
.sym 71433 $abc$46512$n5059_1
.sym 71439 request[0]
.sym 71446 $abc$46512$n2526
.sym 71447 sys_clk_$glb_clk
.sym 71448 lm32_cpu.rst_i_$glb_sr
.sym 71449 spiflash_mosi
.sym 71451 spiflash_sr[20]
.sym 71452 spiflash_sr[22]
.sym 71453 shared_dat_r[22]
.sym 71454 spiflash_sr[19]
.sym 71455 spiflash_sr[23]
.sym 71456 spiflash_sr[21]
.sym 71457 $abc$46512$n3372
.sym 71459 sys_rst
.sym 71461 $abc$46512$n3587
.sym 71462 $abc$46512$n3589
.sym 71463 shared_dat_r[2]
.sym 71464 lm32_cpu.instruction_unit.icache_refill_data[19]
.sym 71465 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 71466 $abc$46512$n5161_1
.sym 71467 $abc$46512$n3589
.sym 71468 $abc$46512$n1648
.sym 71470 $abc$46512$n2528
.sym 71471 spiflash_bus_adr[9]
.sym 71474 sram_bus_dat_w[5]
.sym 71475 $abc$46512$n3371
.sym 71476 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 71478 spiflash_sr[23]
.sym 71479 sram_bus_dat_w[5]
.sym 71480 csrbank2_load2_w[7]
.sym 71483 sram_bus_dat_w[0]
.sym 71484 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 71494 spiflash_bus_adr[10]
.sym 71498 spiflash_bus_adr[11]
.sym 71503 spiflash_bus_adr[13]
.sym 71511 spiflash_bus_adr[9]
.sym 71523 spiflash_bus_adr[10]
.sym 71535 spiflash_bus_adr[13]
.sym 71550 spiflash_bus_adr[11]
.sym 71553 spiflash_bus_adr[11]
.sym 71555 spiflash_bus_adr[9]
.sym 71556 spiflash_bus_adr[10]
.sym 71567 spiflash_bus_adr[9]
.sym 71570 sys_clk_$glb_clk
.sym 71571 sys_rst_$glb_sr
.sym 71575 $abc$46512$n2630
.sym 71576 $abc$46512$n2630
.sym 71579 spiflash_bitbang_en_storage_full
.sym 71585 spiflash_sr[23]
.sym 71586 $abc$46512$n3371
.sym 71588 storage[9][0]
.sym 71589 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 71591 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 71592 basesoc_sram_we[1]
.sym 71593 $abc$46512$n8642
.sym 71595 slave_sel_r[2]
.sym 71596 $abc$46512$n5061_1
.sym 71598 $abc$46512$n3726_1
.sym 71600 $abc$46512$n5114_1
.sym 71601 $abc$46512$n5167_1
.sym 71602 sys_rst
.sym 71606 csrbank2_load3_w[4]
.sym 71614 sram_bus_adr[13]
.sym 71615 $abc$46512$n7998
.sym 71621 sram_bus_adr[10]
.sym 71623 $abc$46512$n5062_1
.sym 71625 sram_bus_adr[11]
.sym 71628 sram_bus_adr[9]
.sym 71629 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 71638 sram_bus_adr[12]
.sym 71644 $abc$46512$n5089
.sym 71646 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 71652 sram_bus_adr[13]
.sym 71653 sram_bus_adr[9]
.sym 71654 sram_bus_adr[10]
.sym 71658 sram_bus_adr[12]
.sym 71659 sram_bus_adr[11]
.sym 71661 sram_bus_adr[10]
.sym 71671 sram_bus_adr[13]
.sym 71672 sram_bus_adr[9]
.sym 71673 $abc$46512$n5062_1
.sym 71676 $abc$46512$n5062_1
.sym 71679 $abc$46512$n5089
.sym 71682 sram_bus_adr[12]
.sym 71683 sram_bus_adr[11]
.sym 71684 $abc$46512$n5089
.sym 71685 sram_bus_adr[10]
.sym 71688 sram_bus_adr[13]
.sym 71691 sram_bus_adr[9]
.sym 71692 $abc$46512$n7998
.sym 71693 sys_clk_$glb_clk
.sym 71695 $abc$46512$n5061_1
.sym 71696 sram_bus_adr[12]
.sym 71697 $abc$46512$n102
.sym 71698 $abc$46512$n5792_1
.sym 71699 $abc$46512$n106
.sym 71700 $abc$46512$n1
.sym 71701 $abc$46512$n94
.sym 71702 $abc$46512$n96
.sym 71704 $abc$46512$n5077
.sym 71706 csrbank2_load2_w[7]
.sym 71709 $abc$46512$n2687
.sym 71710 basesoc_sram_we[1]
.sym 71713 $abc$46512$n6028
.sym 71717 $abc$46512$n5061_1
.sym 71719 $abc$46512$n5097
.sym 71721 csrbank2_reload0_w[0]
.sym 71722 $abc$46512$n5036_1
.sym 71723 $abc$46512$n23
.sym 71724 csrbank2_reload3_w[0]
.sym 71728 $abc$46512$n5114_1
.sym 71729 $abc$46512$n2771
.sym 71738 csrbank3_txfull_w
.sym 71739 sram_bus_adr[1]
.sym 71740 $abc$46512$n5061_1
.sym 71741 $abc$46512$n5088
.sym 71742 $abc$46512$n5039_1
.sym 71743 $abc$46512$n5036_1
.sym 71747 $abc$46512$n5786_1
.sym 71748 $abc$46512$n5785_1
.sym 71749 csrbank3_rxempty_w
.sym 71750 sram_bus_adr[0]
.sym 71751 $abc$46512$n5036_1
.sym 71752 $abc$46512$n5771
.sym 71753 $abc$46512$n5770
.sym 71758 $abc$46512$n3726_1
.sym 71760 sram_bus_we
.sym 71762 sys_rst
.sym 71763 $abc$46512$n5792_1
.sym 71766 $abc$46512$n5791_1
.sym 71769 $abc$46512$n5061_1
.sym 71770 sram_bus_we
.sym 71771 $abc$46512$n5039_1
.sym 71772 sys_rst
.sym 71775 $abc$46512$n5791_1
.sym 71776 $abc$46512$n5792_1
.sym 71778 $abc$46512$n5061_1
.sym 71781 $abc$46512$n5036_1
.sym 71782 sram_bus_we
.sym 71783 $abc$46512$n5061_1
.sym 71784 sys_rst
.sym 71787 sram_bus_adr[0]
.sym 71788 csrbank3_rxempty_w
.sym 71789 $abc$46512$n5036_1
.sym 71790 csrbank3_txfull_w
.sym 71793 csrbank3_txfull_w
.sym 71794 $abc$46512$n5088
.sym 71795 $abc$46512$n3726_1
.sym 71796 sram_bus_we
.sym 71800 $abc$46512$n5786_1
.sym 71801 $abc$46512$n5785_1
.sym 71802 $abc$46512$n5061_1
.sym 71806 sram_bus_adr[1]
.sym 71808 sram_bus_adr[0]
.sym 71812 $abc$46512$n5771
.sym 71813 $abc$46512$n5770
.sym 71814 $abc$46512$n5061_1
.sym 71816 sys_clk_$glb_clk
.sym 71817 sys_rst_$glb_sr
.sym 71818 $abc$46512$n5771
.sym 71819 csrbank4_tuning_word0_w[6]
.sym 71820 $abc$46512$n86
.sym 71821 csrbank4_tuning_word1_w[0]
.sym 71822 $abc$46512$n98
.sym 71823 $abc$46512$n90
.sym 71824 $abc$46512$n5791_1
.sym 71825 $abc$46512$n92
.sym 71826 $abc$46512$n6316_1
.sym 71832 csrbank3_txfull_w
.sym 71833 $abc$46512$n19
.sym 71834 interface4_bank_bus_dat_r[7]
.sym 71835 $abc$46512$n5786_1
.sym 71836 $abc$46512$n448
.sym 71838 sram_bus_adr[0]
.sym 71839 $abc$46512$n5105_1
.sym 71840 basesoc_sram_we[1]
.sym 71841 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 71842 sys_rst
.sym 71843 $abc$46512$n2628
.sym 71847 $abc$46512$n5097
.sym 71848 $abc$46512$n1
.sym 71850 sram_bus_we
.sym 71851 sram_bus_dat_w[2]
.sym 71852 $abc$46512$n21
.sym 71861 sram_bus_we
.sym 71863 sram_bus_dat_w[5]
.sym 71867 $abc$46512$n5061_1
.sym 71868 sys_rst
.sym 71869 sram_bus_dat_w[1]
.sym 71872 sram_bus_dat_w[0]
.sym 71873 sram_bus_adr[1]
.sym 71877 $abc$46512$n2773
.sym 71878 sram_bus_adr[0]
.sym 71883 $abc$46512$n5033_1
.sym 71886 sram_bus_dat_w[2]
.sym 71889 sram_bus_dat_w[4]
.sym 71893 sram_bus_adr[1]
.sym 71895 sram_bus_adr[0]
.sym 71900 sram_bus_dat_w[1]
.sym 71906 sram_bus_dat_w[0]
.sym 71911 sram_bus_dat_w[2]
.sym 71916 sram_bus_we
.sym 71917 $abc$46512$n5061_1
.sym 71918 sys_rst
.sym 71919 $abc$46512$n5033_1
.sym 71922 sram_bus_dat_w[4]
.sym 71930 sram_bus_dat_w[5]
.sym 71934 sram_bus_adr[0]
.sym 71936 sram_bus_adr[1]
.sym 71938 $abc$46512$n2773
.sym 71939 sys_clk_$glb_clk
.sym 71940 sys_rst_$glb_sr
.sym 71941 csrbank4_tuning_word2_w[7]
.sym 71942 $abc$46512$n5776
.sym 71943 $abc$46512$n110
.sym 71944 $abc$46512$n44
.sym 71945 $abc$46512$n5788_1
.sym 71946 csrbank4_tuning_word0_w[2]
.sym 71947 $abc$46512$n112
.sym 71948 $abc$46512$n46
.sym 71949 $abc$46512$n2626
.sym 71954 $abc$46512$n25
.sym 71955 sram_bus_dat_w[1]
.sym 71957 basesoc_uart_phy_rx_r
.sym 71958 spiflash_bus_adr[1]
.sym 71959 sram_bus_dat_w[5]
.sym 71962 csrbank4_tuning_word0_w[6]
.sym 71965 csrbank2_reload0_w[0]
.sym 71966 csrbank2_load1_w[7]
.sym 71967 sram_bus_dat_w[5]
.sym 71968 csrbank4_tuning_word0_w[2]
.sym 71969 csrbank2_load1_w[6]
.sym 71971 sram_bus_adr[0]
.sym 71972 csrbank2_load2_w[7]
.sym 71973 sram_bus_dat_w[1]
.sym 71975 $abc$46512$n2632
.sym 71976 sram_bus_dat_w[7]
.sym 71984 $abc$46512$n3727_1
.sym 71986 $abc$46512$n5924_1
.sym 71987 $abc$46512$n5113_1
.sym 71988 basesoc_timer0_value[4]
.sym 71989 $abc$46512$n5132_1
.sym 71991 csrbank2_reload0_w[0]
.sym 71993 $abc$46512$n2785
.sym 71994 csrbank2_reload3_w[0]
.sym 71995 csrbank2_load3_w[4]
.sym 71996 $abc$46512$n5119_1
.sym 71997 basesoc_timer0_value[8]
.sym 71999 $abc$46512$n5929_1
.sym 72001 $abc$46512$n5061_1
.sym 72002 sys_rst
.sym 72005 $abc$46512$n5121_1
.sym 72006 sram_bus_adr[1]
.sym 72009 csrbank2_value1_w[0]
.sym 72010 sram_bus_we
.sym 72012 sram_bus_adr[0]
.sym 72013 csrbank2_value0_w[4]
.sym 72017 csrbank2_reload0_w[0]
.sym 72021 $abc$46512$n5061_1
.sym 72022 $abc$46512$n3727_1
.sym 72023 sram_bus_we
.sym 72024 sys_rst
.sym 72028 sram_bus_adr[1]
.sym 72030 sram_bus_adr[0]
.sym 72036 basesoc_timer0_value[8]
.sym 72039 csrbank2_load3_w[4]
.sym 72040 $abc$46512$n5121_1
.sym 72041 csrbank2_value0_w[4]
.sym 72042 $abc$46512$n5929_1
.sym 72045 $abc$46512$n5119_1
.sym 72046 sys_rst
.sym 72047 $abc$46512$n5113_1
.sym 72051 csrbank2_value1_w[0]
.sym 72052 csrbank2_reload3_w[0]
.sym 72053 $abc$46512$n5924_1
.sym 72054 $abc$46512$n5132_1
.sym 72060 basesoc_timer0_value[4]
.sym 72061 $abc$46512$n2785
.sym 72062 sys_clk_$glb_clk
.sym 72063 sys_rst_$glb_sr
.sym 72064 $abc$46512$n48
.sym 72065 $abc$46512$n5984
.sym 72066 $abc$46512$n2632
.sym 72067 csrbank4_tuning_word2_w[6]
.sym 72069 sram_bus_adr[0]
.sym 72070 $abc$46512$n5777
.sym 72071 csrbank4_tuning_word3_w[0]
.sym 72074 basesoc_timer0_value[3]
.sym 72075 $abc$46512$n5123_1
.sym 72077 $abc$46512$n112
.sym 72079 $abc$46512$n2785
.sym 72080 csrbank4_tuning_word1_w[1]
.sym 72081 basesoc_timer0_zero_trigger
.sym 72082 spiflash_bus_adr[1]
.sym 72086 $abc$46512$n2785
.sym 72091 csrbank2_load3_w[4]
.sym 72095 $abc$46512$n2771
.sym 72099 sram_bus_adr[0]
.sym 72106 $abc$46512$n5119_1
.sym 72107 $abc$46512$n2628
.sym 72108 $abc$46512$n5992
.sym 72109 $abc$46512$n5966
.sym 72111 csrbank2_value1_w[6]
.sym 72112 csrbank2_reload0_w[6]
.sym 72113 $abc$46512$n5985_1
.sym 72114 csrbank2_value0_w[6]
.sym 72115 $abc$46512$n5924_1
.sym 72116 $abc$46512$n5991_1
.sym 72117 $abc$46512$n5965_1
.sym 72118 $abc$46512$n5132_1
.sym 72120 $abc$46512$n5117_1
.sym 72121 sram_bus_dat_w[2]
.sym 72122 $abc$46512$n5964
.sym 72123 csrbank2_load3_w[7]
.sym 72124 $abc$46512$n5967_1
.sym 72125 csrbank2_reload3_w[4]
.sym 72126 csrbank2_load1_w[7]
.sym 72129 csrbank2_load2_w[4]
.sym 72130 $abc$46512$n5984
.sym 72131 $abc$46512$n5121_1
.sym 72132 csrbank2_load2_w[7]
.sym 72133 $abc$46512$n5929_1
.sym 72135 csrbank2_reload0_w[4]
.sym 72136 $abc$46512$n5123_1
.sym 72138 $abc$46512$n5123_1
.sym 72139 csrbank2_reload0_w[6]
.sym 72140 csrbank2_value1_w[6]
.sym 72141 $abc$46512$n5924_1
.sym 72144 csrbank2_reload0_w[4]
.sym 72145 $abc$46512$n5966
.sym 72146 $abc$46512$n5965_1
.sym 72147 $abc$46512$n5123_1
.sym 72151 $abc$46512$n5119_1
.sym 72153 csrbank2_load2_w[4]
.sym 72156 $abc$46512$n5119_1
.sym 72157 csrbank2_load3_w[7]
.sym 72158 $abc$46512$n5121_1
.sym 72159 csrbank2_load2_w[7]
.sym 72162 $abc$46512$n5117_1
.sym 72163 csrbank2_load1_w[7]
.sym 72164 $abc$46512$n5991_1
.sym 72165 $abc$46512$n5992
.sym 72168 $abc$46512$n5929_1
.sym 72169 $abc$46512$n5984
.sym 72170 $abc$46512$n5985_1
.sym 72171 csrbank2_value0_w[6]
.sym 72174 $abc$46512$n5132_1
.sym 72175 $abc$46512$n5967_1
.sym 72176 csrbank2_reload3_w[4]
.sym 72177 $abc$46512$n5964
.sym 72183 sram_bus_dat_w[2]
.sym 72184 $abc$46512$n2628
.sym 72185 sys_clk_$glb_clk
.sym 72186 sys_rst_$glb_sr
.sym 72187 csrbank2_load2_w[4]
.sym 72189 csrbank2_reload3_w[5]
.sym 72190 $abc$46512$n2632
.sym 72191 csrbank2_reload3_w[4]
.sym 72192 csrbank2_load3_w[7]
.sym 72193 csrbank2_reload3_w[2]
.sym 72201 $abc$46512$n5924_1
.sym 72204 csrbank4_tuning_word3_w[0]
.sym 72206 $abc$46512$n5132_1
.sym 72207 csrbank2_value1_w[6]
.sym 72208 $abc$46512$n5117_1
.sym 72210 $abc$46512$n5119_1
.sym 72213 csrbank4_tuning_word2_w[6]
.sym 72214 csrbank2_reload3_w[6]
.sym 72216 basesoc_timer0_value[28]
.sym 72217 $abc$46512$n2771
.sym 72219 basesoc_timer0_value[14]
.sym 72220 csrbank2_reload3_w[0]
.sym 72229 csrbank2_reload1_w[6]
.sym 72233 $abc$46512$n5117_1
.sym 72236 csrbank2_load1_w[7]
.sym 72240 $abc$46512$n5734
.sym 72241 csrbank2_load1_w[6]
.sym 72242 csrbank2_value1_w[4]
.sym 72243 csrbank2_load1_w[3]
.sym 72244 $abc$46512$n5924_1
.sym 72247 $abc$46512$n5728
.sym 72248 $abc$46512$n6838
.sym 72251 csrbank2_en0_w
.sym 72252 csrbank2_value1_w[2]
.sym 72253 spiflash_bus_adr[0]
.sym 72254 csrbank2_reload1_w[7]
.sym 72255 basesoc_timer0_zero_trigger
.sym 72257 $abc$46512$n5736
.sym 72258 $abc$46512$n6841
.sym 72259 csrbank2_load1_w[4]
.sym 72262 $abc$46512$n5734
.sym 72263 csrbank2_load1_w[6]
.sym 72264 csrbank2_en0_w
.sym 72267 $abc$46512$n5117_1
.sym 72268 csrbank2_load1_w[4]
.sym 72269 csrbank2_value1_w[4]
.sym 72270 $abc$46512$n5924_1
.sym 72273 $abc$46512$n5924_1
.sym 72276 csrbank2_value1_w[2]
.sym 72282 spiflash_bus_adr[0]
.sym 72285 $abc$46512$n6838
.sym 72286 csrbank2_reload1_w[6]
.sym 72287 basesoc_timer0_zero_trigger
.sym 72291 $abc$46512$n6841
.sym 72293 csrbank2_reload1_w[7]
.sym 72294 basesoc_timer0_zero_trigger
.sym 72297 csrbank2_load1_w[3]
.sym 72298 $abc$46512$n5728
.sym 72300 csrbank2_en0_w
.sym 72303 csrbank2_en0_w
.sym 72304 $abc$46512$n5736
.sym 72305 csrbank2_load1_w[7]
.sym 72308 sys_clk_$glb_clk
.sym 72309 sys_rst_$glb_sr
.sym 72311 csrbank2_load2_w[4]
.sym 72312 $abc$46512$n2781
.sym 72315 csrbank2_load2_w[0]
.sym 72318 $abc$46512$n5097
.sym 72319 sram_bus_dat_w[4]
.sym 72320 sram_bus_dat_w[4]
.sym 72324 spiflash_bus_adr[2]
.sym 72327 sram_bus_adr[1]
.sym 72330 csrbank4_tuning_word1_w[3]
.sym 72331 $abc$46512$n3372
.sym 72333 csrbank2_reload3_w[5]
.sym 72343 basesoc_timer0_value[11]
.sym 72344 $abc$46512$n5129_1
.sym 72353 $abc$46512$n5768
.sym 72354 basesoc_timer0_zero_trigger
.sym 72355 csrbank2_reload3_w[4]
.sym 72356 csrbank2_load3_w[7]
.sym 72358 $abc$46512$n5746
.sym 72359 csrbank2_reload2_w[7]
.sym 72361 csrbank2_load3_w[4]
.sym 72363 $abc$46512$n6880
.sym 72364 $abc$46512$n5762
.sym 72365 $abc$46512$n6856
.sym 72366 csrbank2_load2_w[4]
.sym 72369 $abc$46512$n5995_1
.sym 72370 $abc$46512$n5129_1
.sym 72371 csrbank2_load2_w[7]
.sym 72373 $abc$46512$n6865
.sym 72376 $abc$46512$n5996_1
.sym 72377 csrbank2_en0_w
.sym 72378 $abc$46512$n5752
.sym 72382 csrbank2_reload2_w[4]
.sym 72384 $abc$46512$n5762
.sym 72385 csrbank2_load3_w[4]
.sym 72387 csrbank2_en0_w
.sym 72390 $abc$46512$n5746
.sym 72392 csrbank2_en0_w
.sym 72393 csrbank2_load2_w[4]
.sym 72397 csrbank2_en0_w
.sym 72398 $abc$46512$n5768
.sym 72399 csrbank2_load3_w[7]
.sym 72402 csrbank2_reload2_w[7]
.sym 72403 $abc$46512$n6865
.sym 72404 basesoc_timer0_zero_trigger
.sym 72408 $abc$46512$n5996_1
.sym 72409 csrbank2_reload2_w[7]
.sym 72410 $abc$46512$n5995_1
.sym 72411 $abc$46512$n5129_1
.sym 72414 basesoc_timer0_zero_trigger
.sym 72415 csrbank2_reload3_w[4]
.sym 72416 $abc$46512$n6880
.sym 72420 $abc$46512$n5752
.sym 72421 csrbank2_en0_w
.sym 72422 csrbank2_load2_w[7]
.sym 72426 $abc$46512$n6856
.sym 72427 csrbank2_reload2_w[4]
.sym 72428 basesoc_timer0_zero_trigger
.sym 72431 sys_clk_$glb_clk
.sym 72432 sys_rst_$glb_sr
.sym 72433 csrbank2_reload3_w[1]
.sym 72434 csrbank2_reload3_w[6]
.sym 72435 $abc$46512$n5995_1
.sym 72437 csrbank2_reload3_w[0]
.sym 72438 csrbank2_reload3_w[7]
.sym 72440 csrbank2_reload3_w[3]
.sym 72441 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 72445 sram_bus_dat_w[5]
.sym 72446 sram_bus_dat_w[4]
.sym 72448 sram_bus_dat_w[3]
.sym 72458 csrbank2_load1_w[7]
.sym 72461 sram_bus_dat_w[1]
.sym 72466 csrbank2_reload3_w[1]
.sym 72474 basesoc_timer0_value[28]
.sym 72475 csrbank2_value3_w[4]
.sym 72480 basesoc_timer0_value[10]
.sym 72482 $PACKER_VCC_NET_$glb_clk
.sym 72483 basesoc_timer0_value[20]
.sym 72484 basesoc_timer0_value[31]
.sym 72485 $abc$46512$n2785
.sym 72486 $abc$46512$n6889
.sym 72491 basesoc_timer0_value[14]
.sym 72493 basesoc_timer0_zero_trigger
.sym 72494 csrbank2_reload3_w[0]
.sym 72496 $auto$alumacc.cc:474:replace_alu$4498.C[31]
.sym 72498 $abc$46512$n6868
.sym 72501 $abc$46512$n5928
.sym 72503 csrbank2_reload3_w[7]
.sym 72504 $abc$46512$n5129_1
.sym 72505 csrbank2_reload2_w[4]
.sym 72507 basesoc_timer0_value[10]
.sym 72514 basesoc_timer0_value[28]
.sym 72520 basesoc_timer0_zero_trigger
.sym 72521 csrbank2_reload3_w[7]
.sym 72522 $abc$46512$n6889
.sym 72525 $abc$46512$n5129_1
.sym 72526 csrbank2_reload2_w[4]
.sym 72527 csrbank2_value3_w[4]
.sym 72528 $abc$46512$n5928
.sym 72532 $PACKER_VCC_NET_$glb_clk
.sym 72533 $auto$alumacc.cc:474:replace_alu$4498.C[31]
.sym 72534 basesoc_timer0_value[31]
.sym 72537 $abc$46512$n6868
.sym 72539 basesoc_timer0_zero_trigger
.sym 72540 csrbank2_reload3_w[0]
.sym 72546 basesoc_timer0_value[14]
.sym 72552 basesoc_timer0_value[20]
.sym 72553 $abc$46512$n2785
.sym 72554 sys_clk_$glb_clk
.sym 72555 sys_rst_$glb_sr
.sym 72573 csrbank2_reload3_w[3]
.sym 72578 $PACKER_VCC_NET_$glb_clk
.sym 72606 sram_bus_dat_w[7]
.sym 72615 $abc$46512$n2769
.sym 72618 sys_rst
.sym 72621 sram_bus_dat_w[1]
.sym 72623 sram_bus_dat_w[4]
.sym 72626 sram_bus_dat_w[3]
.sym 72631 sys_rst
.sym 72638 sram_bus_dat_w[4]
.sym 72657 sram_bus_dat_w[1]
.sym 72663 sram_bus_dat_w[3]
.sym 72668 sram_bus_dat_w[7]
.sym 72676 $abc$46512$n2769
.sym 72677 sys_clk_$glb_clk
.sym 72678 sys_rst_$glb_sr
.sym 72689 spiflash_bus_adr[0]
.sym 72723 sys_clk
.sym 72745 sys_clk
.sym 72778 lm32_cpu.mc_arithmetic.a[5]
.sym 72779 $abc$46512$n7914
.sym 72781 lm32_cpu.mc_arithmetic.a[2]
.sym 72783 $abc$46512$n7917
.sym 72802 $abc$46512$n5252
.sym 72806 $abc$46512$n3846
.sym 72809 $abc$46512$n4510
.sym 72816 $PACKER_VCC_NET_$glb_clk
.sym 72822 lm32_cpu.mc_arithmetic.b[0]
.sym 72824 $PACKER_VCC_NET_$glb_clk
.sym 72825 $abc$46512$n3843
.sym 72830 $abc$46512$n3839
.sym 72831 lm32_cpu.mc_arithmetic.state[2]
.sym 72839 lm32_cpu.mc_arithmetic.a[2]
.sym 72842 lm32_cpu.mc_arithmetic.b[5]
.sym 72844 $abc$46512$n3764_1
.sym 72847 $abc$46512$n2534
.sym 72848 lm32_cpu.mc_arithmetic.b[2]
.sym 72851 $abc$46512$n3764_1
.sym 72854 lm32_cpu.mc_arithmetic.a[2]
.sym 72868 lm32_cpu.mc_arithmetic.b[2]
.sym 72871 $abc$46512$n3764_1
.sym 72872 lm32_cpu.mc_arithmetic.state[2]
.sym 72873 $abc$46512$n3843
.sym 72874 lm32_cpu.mc_arithmetic.b[0]
.sym 72877 lm32_cpu.mc_arithmetic.state[2]
.sym 72878 $abc$46512$n3839
.sym 72879 $abc$46512$n3764_1
.sym 72880 lm32_cpu.mc_arithmetic.b[2]
.sym 72891 lm32_cpu.mc_arithmetic.b[5]
.sym 72898 $PACKER_VCC_NET_$glb_clk
.sym 72899 $abc$46512$n2534
.sym 72900 sys_clk_$glb_clk
.sym 72901 lm32_cpu.rst_i_$glb_sr
.sym 72906 $abc$46512$n4427_1
.sym 72907 lm32_cpu.mc_arithmetic.a[3]
.sym 72908 $abc$46512$n4366_1
.sym 72909 lm32_cpu.mc_arithmetic.a[6]
.sym 72910 lm32_cpu.mc_arithmetic.a[1]
.sym 72911 lm32_cpu.mc_arithmetic.a[13]
.sym 72912 $abc$46512$n3827
.sym 72913 $abc$46512$n4447
.sym 72917 $abc$46512$n5412
.sym 72921 lm32_cpu.mc_arithmetic.a[2]
.sym 72922 $abc$46512$n3839
.sym 72925 $abc$46512$n3843
.sym 72926 $abc$46512$n2533
.sym 72938 $abc$46512$n3764_1
.sym 72939 $abc$46512$n3607
.sym 72941 $abc$46512$n2534
.sym 72943 lm32_cpu.mc_arithmetic.b[3]
.sym 72945 $abc$46512$n2531
.sym 72946 $abc$46512$n3764_1
.sym 72948 lm32_cpu.mc_result_x[2]
.sym 72951 lm32_cpu.mc_arithmetic.a[12]
.sym 72956 lm32_cpu.mc_arithmetic.a[5]
.sym 72958 $abc$46512$n4387_1
.sym 72963 $abc$46512$n3607
.sym 72966 lm32_cpu.mc_arithmetic.t[32]
.sym 72967 $abc$46512$n4468
.sym 72968 lm32_cpu.mc_arithmetic.operand_0_d[13]
.sym 72971 $abc$46512$n2533
.sym 72975 lm32_cpu.mc_result_x[0]
.sym 72983 lm32_cpu.mc_arithmetic.b[7]
.sym 72985 lm32_cpu.mc_arithmetic.operand_1_d[3]
.sym 72986 $abc$46512$n3670_1
.sym 72988 lm32_cpu.mc_arithmetic.b[6]
.sym 72990 $abc$46512$n4629
.sym 72993 lm32_cpu.mc_arithmetic.b[4]
.sym 72995 $abc$46512$n3607
.sym 72996 lm32_cpu.mc_arithmetic.b[4]
.sym 72997 lm32_cpu.mc_arithmetic.b[5]
.sym 72999 $abc$46512$n6996_1
.sym 73001 lm32_cpu.mc_arithmetic.operand_0_d[3]
.sym 73004 $abc$46512$n3846
.sym 73009 $abc$46512$n4887
.sym 73010 $abc$46512$n2531
.sym 73011 lm32_cpu.mc_arithmetic.b[3]
.sym 73014 $abc$46512$n3764_1
.sym 73016 lm32_cpu.mc_arithmetic.operand_0_d[3]
.sym 73017 $abc$46512$n4629
.sym 73018 lm32_cpu.mc_arithmetic.operand_1_d[3]
.sym 73019 $abc$46512$n3670_1
.sym 73023 lm32_cpu.mc_arithmetic.b[7]
.sym 73028 lm32_cpu.mc_arithmetic.b[4]
.sym 73029 $abc$46512$n3846
.sym 73030 $abc$46512$n3764_1
.sym 73031 lm32_cpu.mc_arithmetic.b[3]
.sym 73034 lm32_cpu.mc_arithmetic.b[6]
.sym 73035 lm32_cpu.mc_arithmetic.b[7]
.sym 73036 lm32_cpu.mc_arithmetic.b[5]
.sym 73037 lm32_cpu.mc_arithmetic.b[4]
.sym 73041 $abc$46512$n4887
.sym 73042 $abc$46512$n6996_1
.sym 73043 $abc$46512$n3607
.sym 73046 lm32_cpu.mc_arithmetic.b[4]
.sym 73053 lm32_cpu.mc_arithmetic.b[3]
.sym 73058 lm32_cpu.mc_arithmetic.b[6]
.sym 73062 $abc$46512$n2531
.sym 73063 sys_clk_$glb_clk
.sym 73064 lm32_cpu.rst_i_$glb_sr
.sym 73065 $abc$46512$n3812
.sym 73066 lm32_cpu.mc_arithmetic.p[8]
.sym 73067 $abc$46512$n7924
.sym 73068 $abc$46512$n4565_1
.sym 73069 $abc$46512$n3824
.sym 73070 $abc$46512$n4387_1
.sym 73071 $abc$46512$n4583
.sym 73072 $abc$46512$n4225
.sym 73077 $abc$46512$n3670_1
.sym 73078 $abc$46512$n3837
.sym 73079 $abc$46512$n7916
.sym 73080 lm32_cpu.mc_arithmetic.a[7]
.sym 73081 lm32_cpu.mc_arithmetic.p[7]
.sym 73083 lm32_cpu.mc_arithmetic.b[0]
.sym 73084 $abc$46512$n3847_1
.sym 73085 $abc$46512$n3670_1
.sym 73086 lm32_cpu.mc_arithmetic.a[3]
.sym 73087 $abc$46512$n4488
.sym 73090 lm32_cpu.mc_arithmetic.operand_0_d[2]
.sym 73091 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 73095 $abc$46512$n3764_1
.sym 73096 $abc$46512$n3670_1
.sym 73097 lm32_cpu.mc_arithmetic.a[15]
.sym 73108 $abc$46512$n2531
.sym 73110 lm32_cpu.mc_arithmetic.b[3]
.sym 73111 $abc$46512$n4629
.sym 73113 $abc$46512$n3764_1
.sym 73114 lm32_cpu.mc_arithmetic.operand_0_d[2]
.sym 73119 lm32_cpu.mc_arithmetic.b[1]
.sym 73121 lm32_cpu.mc_arithmetic.operand_1_d[2]
.sym 73122 $abc$46512$n3670_1
.sym 73123 lm32_cpu.mc_arithmetic.b[0]
.sym 73124 $abc$46512$n3846
.sym 73127 $abc$46512$n6998_1
.sym 73128 $abc$46512$n4896_1
.sym 73129 $abc$46512$n3607
.sym 73131 lm32_cpu.mc_arithmetic.b[10]
.sym 73132 lm32_cpu.mc_arithmetic.b[2]
.sym 73136 lm32_cpu.mc_arithmetic.b[11]
.sym 73139 lm32_cpu.mc_arithmetic.b[3]
.sym 73140 lm32_cpu.mc_arithmetic.b[2]
.sym 73141 lm32_cpu.mc_arithmetic.b[1]
.sym 73142 lm32_cpu.mc_arithmetic.b[0]
.sym 73145 lm32_cpu.mc_arithmetic.b[11]
.sym 73151 $abc$46512$n4896_1
.sym 73152 $abc$46512$n3607
.sym 73154 $abc$46512$n6998_1
.sym 73158 lm32_cpu.mc_arithmetic.b[10]
.sym 73163 lm32_cpu.mc_arithmetic.b[1]
.sym 73164 lm32_cpu.mc_arithmetic.b[2]
.sym 73165 $abc$46512$n3846
.sym 73166 $abc$46512$n3764_1
.sym 73169 lm32_cpu.mc_arithmetic.operand_0_d[2]
.sym 73170 $abc$46512$n3670_1
.sym 73171 $abc$46512$n4629
.sym 73172 lm32_cpu.mc_arithmetic.operand_1_d[2]
.sym 73175 $abc$46512$n3846
.sym 73176 lm32_cpu.mc_arithmetic.b[2]
.sym 73177 lm32_cpu.mc_arithmetic.b[3]
.sym 73178 $abc$46512$n3764_1
.sym 73182 lm32_cpu.mc_arithmetic.b[1]
.sym 73185 $abc$46512$n2531
.sym 73186 sys_clk_$glb_clk
.sym 73187 lm32_cpu.rst_i_$glb_sr
.sym 73188 $abc$46512$n4559_1
.sym 73189 $abc$46512$n3809
.sym 73190 $abc$46512$n4306_1
.sym 73191 $abc$46512$n3822
.sym 73192 $abc$46512$n4326_1
.sym 73193 lm32_cpu.mc_arithmetic.a[9]
.sym 73194 $abc$46512$n3807
.sym 73195 lm32_cpu.mc_arithmetic.a[8]
.sym 73197 sys_rst
.sym 73198 sys_rst
.sym 73199 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 73201 $abc$46512$n7919
.sym 73202 lm32_cpu.mc_arithmetic.b[14]
.sym 73203 $abc$46512$n7926
.sym 73204 $abc$46512$n7923
.sym 73205 $abc$46512$n4582
.sym 73207 $abc$46512$n3812
.sym 73208 $abc$46512$n7922
.sym 73209 lm32_cpu.mc_arithmetic.p[7]
.sym 73214 $abc$46512$n2531
.sym 73216 lm32_cpu.mc_arithmetic.b[0]
.sym 73217 $abc$46512$n3607
.sym 73218 $abc$46512$n3847_1
.sym 73219 lm32_cpu.x_result_sel_mc_arith_x
.sym 73220 $abc$46512$n3801
.sym 73221 $abc$46512$n3846
.sym 73223 lm32_cpu.mc_arithmetic.operand_0_d[6]
.sym 73229 $abc$46512$n5532_1
.sym 73231 lm32_cpu.mc_arithmetic.b[15]
.sym 73232 $abc$46512$n4510
.sym 73233 $abc$46512$n5527
.sym 73234 $abc$46512$n4905_1
.sym 73235 $abc$46512$n5529
.sym 73236 $abc$46512$n5530_1
.sym 73237 lm32_cpu.mc_arithmetic.b[12]
.sym 73240 $abc$46512$n2531
.sym 73241 $abc$46512$n4906_1
.sym 73242 lm32_cpu.mc_arithmetic.operand_1_d[1]
.sym 73243 $abc$46512$n5531
.sym 73244 lm32_cpu.mc_arithmetic.b[14]
.sym 73247 $abc$46512$n5528_1
.sym 73249 $abc$46512$n4468
.sym 73255 $abc$46512$n3764_1
.sym 73257 lm32_cpu.mc_arithmetic.b[13]
.sym 73262 $abc$46512$n5527
.sym 73264 $abc$46512$n5532_1
.sym 73265 $abc$46512$n4510
.sym 73268 lm32_cpu.mc_arithmetic.b[13]
.sym 73270 $abc$46512$n3764_1
.sym 73276 lm32_cpu.mc_arithmetic.b[15]
.sym 73282 lm32_cpu.mc_arithmetic.b[12]
.sym 73286 $abc$46512$n5528_1
.sym 73287 $abc$46512$n5531
.sym 73288 $abc$46512$n5529
.sym 73289 $abc$46512$n5530_1
.sym 73292 $abc$46512$n4905_1
.sym 73293 $abc$46512$n4468
.sym 73294 $abc$46512$n4906_1
.sym 73295 lm32_cpu.mc_arithmetic.operand_1_d[1]
.sym 73298 lm32_cpu.mc_arithmetic.b[15]
.sym 73299 lm32_cpu.mc_arithmetic.b[12]
.sym 73300 lm32_cpu.mc_arithmetic.b[14]
.sym 73301 lm32_cpu.mc_arithmetic.b[13]
.sym 73304 lm32_cpu.mc_arithmetic.b[13]
.sym 73308 $abc$46512$n2531
.sym 73309 sys_clk_$glb_clk
.sym 73310 lm32_cpu.rst_i_$glb_sr
.sym 73311 lm32_cpu.mc_arithmetic.p[22]
.sym 73312 $abc$46512$n3804
.sym 73313 $abc$46512$n3801
.sym 73314 lm32_cpu.mc_arithmetic.a[16]
.sym 73315 lm32_cpu.mc_arithmetic.a[17]
.sym 73316 $abc$46512$n4164_1
.sym 73317 $abc$46512$n7931
.sym 73318 $abc$46512$n4146_1
.sym 73319 lm32_cpu.mc_arithmetic.t[21]
.sym 73320 $abc$46512$n3846
.sym 73321 sram_bus_dat_w[5]
.sym 73322 sram_bus_dat_w[2]
.sym 73324 lm32_cpu.mc_arithmetic.operand_0_d[10]
.sym 73326 $abc$46512$n3893
.sym 73327 spiflash_miso
.sym 73328 lm32_cpu.mc_arithmetic.a[8]
.sym 73329 $abc$46512$n7927
.sym 73332 lm32_cpu.mc_arithmetic.a[7]
.sym 73333 sram_bus_dat_w[2]
.sym 73335 $abc$46512$n3778_1
.sym 73336 $abc$46512$n3846
.sym 73337 $abc$46512$n4994
.sym 73338 lm32_cpu.mc_arithmetic.operand_0_d[16]
.sym 73339 lm32_cpu.load_store_unit.store_data_x[15]
.sym 73340 $abc$46512$n4905_1
.sym 73341 storage_1[9][7]
.sym 73342 lm32_cpu.mc_arithmetic.operand_1_d[0]
.sym 73343 lm32_cpu.mc_arithmetic.operand_0_d[6]
.sym 73344 lm32_cpu.mc_arithmetic.b[0]
.sym 73345 $abc$46512$n6035
.sym 73346 $abc$46512$n7853
.sym 73358 lm32_cpu.mc_arithmetic.b[13]
.sym 73361 $abc$46512$n3809
.sym 73362 lm32_cpu.mc_arithmetic.b[0]
.sym 73365 lm32_cpu.mc_arithmetic.b[1]
.sym 73367 lm32_cpu.mc_arithmetic.state[2]
.sym 73371 lm32_cpu.mc_arithmetic.b[16]
.sym 73373 $abc$46512$n2531
.sym 73375 lm32_cpu.mc_arithmetic.b[14]
.sym 73376 $abc$46512$n3764_1
.sym 73379 $abc$46512$n2534
.sym 73381 $abc$46512$n3846
.sym 73391 lm32_cpu.mc_arithmetic.b[16]
.sym 73400 $abc$46512$n2531
.sym 73403 lm32_cpu.mc_arithmetic.b[14]
.sym 73404 $abc$46512$n3846
.sym 73405 $abc$46512$n3764_1
.sym 73406 lm32_cpu.mc_arithmetic.b[13]
.sym 73409 lm32_cpu.mc_arithmetic.state[2]
.sym 73410 lm32_cpu.mc_arithmetic.b[14]
.sym 73411 $abc$46512$n3809
.sym 73412 $abc$46512$n3764_1
.sym 73417 $abc$46512$n2531
.sym 73427 $abc$46512$n3764_1
.sym 73428 lm32_cpu.mc_arithmetic.b[1]
.sym 73429 lm32_cpu.mc_arithmetic.b[0]
.sym 73430 $abc$46512$n3846
.sym 73431 $abc$46512$n2534
.sym 73432 sys_clk_$glb_clk
.sym 73433 lm32_cpu.rst_i_$glb_sr
.sym 73434 $abc$46512$n7940
.sym 73435 storage_1[9][7]
.sym 73436 lm32_cpu.mc_arithmetic.t[32]
.sym 73437 $abc$46512$n7941
.sym 73438 $abc$46512$n7933
.sym 73439 $abc$46512$n2531
.sym 73440 $abc$46512$n7932
.sym 73441 $abc$46512$n7936
.sym 73443 $abc$46512$n4510
.sym 73445 lm32_cpu.branch_target_x[7]
.sym 73446 lm32_cpu.mc_arithmetic.operand_0_d[11]
.sym 73448 lm32_cpu.mc_arithmetic.p[16]
.sym 73450 lm32_cpu.mc_arithmetic.a[0]
.sym 73452 $abc$46512$n2531
.sym 73453 lm32_cpu.mc_arithmetic.p[22]
.sym 73455 $abc$46512$n3804
.sym 73456 lm32_cpu.mc_result_x[14]
.sym 73457 lm32_cpu.mc_arithmetic.a[17]
.sym 73458 $abc$46512$n3764_1
.sym 73459 lm32_cpu.mc_arithmetic.operand_0_d[8]
.sym 73460 $abc$46512$n3765_1
.sym 73461 lm32_cpu.mc_arithmetic.b[21]
.sym 73465 $abc$46512$n2534
.sym 73466 $abc$46512$n3764_1
.sym 73467 lm32_cpu.mc_result_x[30]
.sym 73468 $abc$46512$n7930
.sym 73469 lm32_cpu.mc_arithmetic.operand_0_d[13]
.sym 73475 $abc$46512$n3670_1
.sym 73478 $abc$46512$n4808_1
.sym 73479 lm32_cpu.mc_arithmetic.b[18]
.sym 73481 lm32_cpu.mc_arithmetic.b[16]
.sym 73482 $abc$46512$n4914_1
.sym 73483 lm32_cpu.mc_arithmetic.b[18]
.sym 73484 $abc$46512$n4802_1
.sym 73486 $abc$46512$n2531
.sym 73487 $abc$46512$n3607
.sym 73488 $abc$46512$n3796_1
.sym 73490 $abc$46512$n4629
.sym 73491 $abc$46512$n3846
.sym 73492 lm32_cpu.mc_arithmetic.operand_0_d[13]
.sym 73496 $abc$46512$n4801
.sym 73498 $abc$46512$n4490
.sym 73500 $abc$46512$n4905_1
.sym 73501 $abc$46512$n4755
.sym 73502 lm32_cpu.mc_arithmetic.operand_1_d[0]
.sym 73503 lm32_cpu.mc_arithmetic.b[19]
.sym 73505 lm32_cpu.mc_arithmetic.b[17]
.sym 73511 lm32_cpu.mc_arithmetic.b[17]
.sym 73517 lm32_cpu.mc_arithmetic.b[18]
.sym 73520 lm32_cpu.mc_arithmetic.operand_1_d[0]
.sym 73521 $abc$46512$n4914_1
.sym 73522 $abc$46512$n4905_1
.sym 73523 $abc$46512$n4490
.sym 73526 lm32_cpu.mc_arithmetic.b[19]
.sym 73532 $abc$46512$n3796_1
.sym 73533 $abc$46512$n4755
.sym 73534 $abc$46512$n3846
.sym 73535 lm32_cpu.mc_arithmetic.b[18]
.sym 73538 lm32_cpu.mc_arithmetic.operand_0_d[13]
.sym 73539 $abc$46512$n4629
.sym 73540 $abc$46512$n3607
.sym 73544 $abc$46512$n4802_1
.sym 73545 $abc$46512$n4808_1
.sym 73546 $abc$46512$n3670_1
.sym 73547 $abc$46512$n4801
.sym 73550 lm32_cpu.mc_arithmetic.b[17]
.sym 73551 lm32_cpu.mc_arithmetic.b[18]
.sym 73552 lm32_cpu.mc_arithmetic.b[19]
.sym 73553 lm32_cpu.mc_arithmetic.b[16]
.sym 73554 $abc$46512$n2531
.sym 73555 sys_clk_$glb_clk
.sym 73556 lm32_cpu.rst_i_$glb_sr
.sym 73557 $abc$46512$n7937
.sym 73558 $abc$46512$n7936
.sym 73559 lm32_cpu.mc_result_x[25]
.sym 73560 lm32_cpu.mc_result_x[24]
.sym 73561 lm32_cpu.mc_result_x[26]
.sym 73562 lm32_cpu.mc_result_x[23]
.sym 73563 $abc$46512$n7938
.sym 73564 $abc$46512$n5536_1
.sym 73567 lm32_cpu.pc_x[14]
.sym 73568 $abc$46512$n3666_1
.sym 73569 $abc$46512$n3670_1
.sym 73571 lm32_cpu.mc_arithmetic.p[25]
.sym 73572 $abc$46512$n3791
.sym 73573 lm32_cpu.mc_arithmetic.p[24]
.sym 73574 $abc$46512$n3670_1
.sym 73575 lm32_cpu.mc_arithmetic.b[0]
.sym 73578 $abc$46512$n3847_1
.sym 73579 lm32_cpu.mc_arithmetic.b[21]
.sym 73580 $abc$46512$n4802_1
.sym 73581 $abc$46512$n3764_1
.sym 73583 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 73584 lm32_cpu.mc_arithmetic.b[24]
.sym 73586 lm32_cpu.mc_arithmetic.b[26]
.sym 73587 $abc$46512$n3893
.sym 73588 lm32_cpu.mc_arithmetic.b[25]
.sym 73589 lm32_cpu.mc_arithmetic.operand_0_d[2]
.sym 73591 lm32_cpu.mc_arithmetic.operand_0_d[15]
.sym 73592 lm32_cpu.mc_arithmetic.b[26]
.sym 73600 lm32_cpu.mc_arithmetic.state[2]
.sym 73602 lm32_cpu.mc_arithmetic.b[19]
.sym 73603 $abc$46512$n3797
.sym 73604 lm32_cpu.mc_arithmetic.b[17]
.sym 73605 $abc$46512$n3799_1
.sym 73606 $abc$46512$n3846
.sym 73607 $abc$46512$n3778_1
.sym 73609 $abc$46512$n2534
.sym 73610 lm32_cpu.mc_arithmetic.b[18]
.sym 73613 $abc$46512$n3770_1
.sym 73615 lm32_cpu.mc_arithmetic.b[28]
.sym 73617 $abc$46512$n3769_1
.sym 73618 $abc$46512$n3764_1
.sym 73626 $abc$46512$n3777
.sym 73627 $abc$46512$n3796_1
.sym 73628 lm32_cpu.mc_arithmetic.b[29]
.sym 73631 lm32_cpu.mc_arithmetic.state[2]
.sym 73632 lm32_cpu.mc_arithmetic.b[18]
.sym 73633 $abc$46512$n3764_1
.sym 73634 $abc$46512$n3799_1
.sym 73637 lm32_cpu.mc_arithmetic.b[29]
.sym 73643 $abc$46512$n3770_1
.sym 73645 lm32_cpu.mc_arithmetic.state[2]
.sym 73646 $abc$46512$n3769_1
.sym 73649 lm32_cpu.mc_arithmetic.b[18]
.sym 73650 $abc$46512$n3764_1
.sym 73651 $abc$46512$n3846
.sym 73652 lm32_cpu.mc_arithmetic.b[17]
.sym 73655 lm32_cpu.mc_arithmetic.state[2]
.sym 73657 $abc$46512$n3796_1
.sym 73658 $abc$46512$n3797
.sym 73662 lm32_cpu.mc_arithmetic.b[19]
.sym 73664 $abc$46512$n3764_1
.sym 73668 lm32_cpu.mc_arithmetic.b[28]
.sym 73674 lm32_cpu.mc_arithmetic.state[2]
.sym 73675 $abc$46512$n3777
.sym 73676 $abc$46512$n3778_1
.sym 73677 $abc$46512$n2534
.sym 73678 sys_clk_$glb_clk
.sym 73679 lm32_cpu.rst_i_$glb_sr
.sym 73680 $abc$46512$n3788
.sym 73681 $abc$46512$n7939
.sym 73682 $abc$46512$n7942
.sym 73683 $abc$46512$n5533
.sym 73684 $abc$46512$n3777
.sym 73685 $abc$46512$n5535
.sym 73686 $abc$46512$n7943
.sym 73687 lm32_cpu.mc_arithmetic.b[31]
.sym 73688 spiflash_mosi
.sym 73691 spiflash_mosi
.sym 73692 $abc$46512$n3773
.sym 73693 lm32_cpu.mc_arithmetic.operand_0_d[20]
.sym 73695 lm32_cpu.mc_result_x[24]
.sym 73697 lm32_cpu.x_result_sel_mc_arith_x
.sym 73698 $abc$46512$n3773
.sym 73699 $abc$46512$n3784_1
.sym 73700 $abc$46512$n2532
.sym 73701 $abc$46512$n3799_1
.sym 73703 lm32_cpu.load_store_unit.store_data_x[9]
.sym 73704 lm32_cpu.mc_arithmetic.operand_1_d[25]
.sym 73706 lm32_cpu.mc_arithmetic.operand_0_d[28]
.sym 73708 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 73709 lm32_cpu.mc_arithmetic.operand_0_d[25]
.sym 73711 lm32_cpu.x_result_sel_mc_arith_x
.sym 73713 $abc$46512$n3607
.sym 73715 lm32_cpu.x_result_sel_mc_arith_d
.sym 73722 lm32_cpu.mc_arithmetic.state[2]
.sym 73723 $abc$46512$n2534
.sym 73729 $abc$46512$n3772_1
.sym 73730 lm32_cpu.mc_arithmetic.b[28]
.sym 73731 lm32_cpu.mc_arithmetic.b[30]
.sym 73732 $abc$46512$n3765_1
.sym 73735 lm32_cpu.mc_arithmetic.b[29]
.sym 73736 $abc$46512$n3775_1
.sym 73738 $abc$46512$n3764_1
.sym 73739 $abc$46512$n3789
.sym 73741 $abc$46512$n3764_1
.sym 73745 $abc$46512$n3788
.sym 73746 $abc$46512$n3773
.sym 73751 $abc$46512$n3763_1
.sym 73752 lm32_cpu.mc_arithmetic.b[31]
.sym 73756 $abc$46512$n3764_1
.sym 73757 lm32_cpu.mc_arithmetic.b[29]
.sym 73760 lm32_cpu.mc_arithmetic.state[2]
.sym 73761 $abc$46512$n3773
.sym 73762 $abc$46512$n3772_1
.sym 73767 lm32_cpu.mc_arithmetic.state[2]
.sym 73768 $abc$46512$n3765_1
.sym 73769 $abc$46512$n3763_1
.sym 73772 $abc$46512$n3764_1
.sym 73773 lm32_cpu.mc_arithmetic.b[28]
.sym 73774 lm32_cpu.mc_arithmetic.state[2]
.sym 73775 $abc$46512$n3775_1
.sym 73778 $abc$46512$n3789
.sym 73779 lm32_cpu.mc_arithmetic.state[2]
.sym 73781 $abc$46512$n3788
.sym 73784 lm32_cpu.mc_arithmetic.b[30]
.sym 73785 lm32_cpu.mc_arithmetic.b[31]
.sym 73786 lm32_cpu.mc_arithmetic.b[29]
.sym 73787 lm32_cpu.mc_arithmetic.b[28]
.sym 73790 $abc$46512$n3764_1
.sym 73792 lm32_cpu.mc_arithmetic.b[31]
.sym 73797 $abc$46512$n3764_1
.sym 73798 lm32_cpu.mc_arithmetic.b[30]
.sym 73800 $abc$46512$n2534
.sym 73801 sys_clk_$glb_clk
.sym 73802 lm32_cpu.rst_i_$glb_sr
.sym 73803 lm32_cpu.mc_arithmetic.b[23]
.sym 73804 lm32_cpu.mc_arithmetic.b[24]
.sym 73805 lm32_cpu.mc_arithmetic.b[22]
.sym 73806 lm32_cpu.mc_arithmetic.b[25]
.sym 73807 $abc$46512$n4686
.sym 73808 lm32_cpu.mc_arithmetic.b[26]
.sym 73809 $abc$46512$n4703_1
.sym 73810 $abc$46512$n4714
.sym 73811 $abc$46512$n7092_1
.sym 73812 lm32_cpu.mc_arithmetic.state[2]
.sym 73815 lm32_cpu.mc_arithmetic.a[31]
.sym 73816 $abc$46512$n2534
.sym 73819 lm32_cpu.mc_arithmetic.operand_0_d[18]
.sym 73820 $abc$46512$n3893
.sym 73822 lm32_cpu.pc_f[16]
.sym 73825 lm32_cpu.mc_result_x[22]
.sym 73827 lm32_cpu.load_store_unit.store_data_x[15]
.sym 73828 lm32_cpu.mc_arithmetic.operand_0_d[15]
.sym 73829 lm32_cpu.mc_arithmetic.operand_1_d[0]
.sym 73830 lm32_cpu.pc_f[23]
.sym 73832 $abc$46512$n4644
.sym 73833 lm32_cpu.load_store_unit.store_data_x[9]
.sym 73834 lm32_cpu.mc_arithmetic.operand_0_d[16]
.sym 73835 lm32_cpu.mc_arithmetic.operand_0_d[6]
.sym 73836 $abc$46512$n4994
.sym 73837 lm32_cpu.mc_arithmetic.operand_0_d[17]
.sym 73838 $abc$46512$n7853
.sym 73847 lm32_cpu.mc_arithmetic.operand_0_d[22]
.sym 73848 lm32_cpu.mc_arithmetic.operand_0_d[24]
.sym 73852 lm32_cpu.mc_arithmetic.operand_0_d[23]
.sym 73854 lm32_cpu.mc_arithmetic.operand_0_d[31]
.sym 73855 $abc$46512$n4629
.sym 73856 $abc$46512$n4629
.sym 73858 $abc$46512$n3670_1
.sym 73859 $abc$46512$n3893
.sym 73862 lm32_cpu.mc_arithmetic.operand_1_d[22]
.sym 73863 lm32_cpu.mc_arithmetic.operand_1_d[31]
.sym 73865 lm32_cpu.mc_arithmetic.operand_1_d[25]
.sym 73866 lm32_cpu.mc_arithmetic.operand_0_d[28]
.sym 73869 lm32_cpu.mc_arithmetic.operand_0_d[25]
.sym 73870 lm32_cpu.mc_arithmetic.operand_1_d[24]
.sym 73871 $abc$46512$n3670_1
.sym 73872 lm32_cpu.mc_arithmetic.operand_1_d[23]
.sym 73873 $abc$46512$n3607
.sym 73875 lm32_cpu.x_result_sel_mc_arith_d
.sym 73877 $abc$46512$n4629
.sym 73878 lm32_cpu.mc_arithmetic.operand_1_d[23]
.sym 73879 $abc$46512$n3670_1
.sym 73880 lm32_cpu.mc_arithmetic.operand_0_d[23]
.sym 73884 lm32_cpu.x_result_sel_mc_arith_d
.sym 73889 lm32_cpu.mc_arithmetic.operand_1_d[22]
.sym 73890 $abc$46512$n4629
.sym 73891 $abc$46512$n3670_1
.sym 73892 lm32_cpu.mc_arithmetic.operand_0_d[22]
.sym 73895 lm32_cpu.mc_arithmetic.operand_1_d[25]
.sym 73896 $abc$46512$n3893
.sym 73897 $abc$46512$n4629
.sym 73898 lm32_cpu.mc_arithmetic.operand_0_d[25]
.sym 73902 lm32_cpu.mc_arithmetic.operand_0_d[31]
.sym 73908 $abc$46512$n3607
.sym 73910 lm32_cpu.mc_arithmetic.operand_0_d[28]
.sym 73913 lm32_cpu.mc_arithmetic.operand_0_d[24]
.sym 73914 $abc$46512$n3670_1
.sym 73915 $abc$46512$n4629
.sym 73916 lm32_cpu.mc_arithmetic.operand_1_d[24]
.sym 73919 lm32_cpu.mc_arithmetic.operand_0_d[31]
.sym 73920 $abc$46512$n3893
.sym 73921 lm32_cpu.mc_arithmetic.operand_1_d[31]
.sym 73922 $abc$46512$n4629
.sym 73923 $abc$46512$n2454_$glb_ce
.sym 73924 sys_clk_$glb_clk
.sym 73925 lm32_cpu.rst_i_$glb_sr
.sym 73926 $abc$46512$n4626
.sym 73927 $abc$46512$n5506_1
.sym 73928 $abc$46512$n4627
.sym 73929 lm32_cpu.mc_arithmetic.operand_0_d[17]
.sym 73930 lm32_cpu.mc_arithmetic.operand_0_d[8]
.sym 73931 lm32_cpu.x_result_sel_add_d
.sym 73932 $abc$46512$n5364_1
.sym 73933 storage_1[0][4]
.sym 73934 spiflash_bus_adr[6]
.sym 73935 $abc$46512$n8627
.sym 73936 $abc$46512$n8627
.sym 73937 $abc$46512$n3745_1
.sym 73938 $abc$46512$n6926_1
.sym 73939 $abc$46512$n5424_1
.sym 73940 $abc$46512$n5424_1
.sym 73941 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 73942 lm32_cpu.load_store_unit.d_dat_o[30]
.sym 73943 lm32_cpu.eba[2]
.sym 73944 lm32_cpu.pc_d[11]
.sym 73946 $abc$46512$n3371
.sym 73947 $abc$46512$n2547
.sym 73948 lm32_cpu.operand_0_x[31]
.sym 73949 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 73950 lm32_cpu.load_store_unit.store_data_x[9]
.sym 73951 lm32_cpu.mc_arithmetic.operand_0_d[8]
.sym 73952 lm32_cpu.sign_extend_d
.sym 73953 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 73954 lm32_cpu.instruction_unit.instruction_d[31]
.sym 73955 lm32_cpu.operand_0_x[31]
.sym 73956 lm32_cpu.mc_arithmetic.operand_0_d[13]
.sym 73957 $abc$46512$n4625
.sym 73958 $abc$46512$n5183_1
.sym 73959 lm32_cpu.mc_arithmetic.operand_1_d[2]
.sym 73960 lm32_cpu.mc_arithmetic.operand_0_d[16]
.sym 73961 $abc$46512$n6854
.sym 73969 $abc$46512$n4619
.sym 73970 $abc$46512$n3891
.sym 73972 $abc$46512$n4693_1
.sym 73973 lm32_cpu.bypass_data_1[25]
.sym 73974 lm32_cpu.bypass_data_1[31]
.sym 73977 lm32_cpu.decoder.op_wcsr
.sym 73978 $abc$46512$n3891
.sym 73981 $abc$46512$n4625
.sym 73988 lm32_cpu.instruction_unit.instruction_d[9]
.sym 73992 $abc$46512$n4644
.sym 73997 lm32_cpu.instruction_unit.instruction_d[11]
.sym 73998 lm32_cpu.bypass_data_1[27]
.sym 74000 $abc$46512$n4619
.sym 74001 $abc$46512$n4693_1
.sym 74002 lm32_cpu.bypass_data_1[25]
.sym 74003 $abc$46512$n3891
.sym 74006 $abc$46512$n4625
.sym 74008 lm32_cpu.instruction_unit.instruction_d[11]
.sym 74009 $abc$46512$n4644
.sym 74015 lm32_cpu.decoder.op_wcsr
.sym 74018 $abc$46512$n4625
.sym 74019 $abc$46512$n4619
.sym 74020 lm32_cpu.bypass_data_1[31]
.sym 74021 $abc$46512$n3891
.sym 74026 lm32_cpu.bypass_data_1[25]
.sym 74030 $abc$46512$n4625
.sym 74032 lm32_cpu.instruction_unit.instruction_d[9]
.sym 74033 $abc$46512$n4644
.sym 74038 lm32_cpu.bypass_data_1[27]
.sym 74042 lm32_cpu.bypass_data_1[31]
.sym 74046 $abc$46512$n2454_$glb_ce
.sym 74047 sys_clk_$glb_clk
.sym 74048 lm32_cpu.rst_i_$glb_sr
.sym 74049 lm32_cpu.mc_arithmetic.operand_0_d[15]
.sym 74050 lm32_cpu.branch_target_x[19]
.sym 74051 lm32_cpu.x_result_sel_sext_d
.sym 74052 lm32_cpu.mc_arithmetic.operand_0_d[16]
.sym 74053 lm32_cpu.mc_arithmetic.operand_0_d[21]
.sym 74054 $abc$46512$n7853
.sym 74055 lm32_cpu.mc_arithmetic.operand_0_d[14]
.sym 74056 lm32_cpu.branch_target_x[14]
.sym 74058 $abc$46512$n3891
.sym 74061 lm32_cpu.mc_arithmetic.operand_0_d[4]
.sym 74062 $abc$46512$n4629
.sym 74063 lm32_cpu.decoder.op_wcsr
.sym 74064 $abc$46512$n3891
.sym 74065 $abc$46512$n4619
.sym 74067 $abc$46512$n3891
.sym 74068 $abc$46512$n3789
.sym 74069 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 74070 lm32_cpu.bypass_data_1[31]
.sym 74071 lm32_cpu.mc_arithmetic.operand_0_d[24]
.sym 74073 lm32_cpu.instruction_unit.instruction_d[30]
.sym 74074 lm32_cpu.instruction_unit.instruction_d[9]
.sym 74075 $abc$46512$n4184_1
.sym 74076 lm32_cpu.pc_f[15]
.sym 74077 lm32_cpu.mc_arithmetic.operand_1_d[4]
.sym 74078 lm32_cpu.size_d[1]
.sym 74079 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 74080 lm32_cpu.mc_arithmetic.operand_0_d[2]
.sym 74081 $abc$46512$n5364_1
.sym 74082 lm32_cpu.mc_arithmetic.operand_0_d[15]
.sym 74083 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 74084 lm32_cpu.mc_arithmetic.operand_0_d[26]
.sym 74091 lm32_cpu.load_store_unit.store_data_x[9]
.sym 74092 lm32_cpu.size_x[1]
.sym 74094 lm32_cpu.store_operand_x[25]
.sym 74096 lm32_cpu.eba[12]
.sym 74097 lm32_cpu.store_operand_x[31]
.sym 74099 lm32_cpu.load_store_unit.store_data_x[15]
.sym 74100 lm32_cpu.size_x[1]
.sym 74101 lm32_cpu.pc_x[24]
.sym 74104 lm32_cpu.store_operand_x[27]
.sym 74105 lm32_cpu.x_result[6]
.sym 74107 lm32_cpu.branch_target_x[19]
.sym 74110 lm32_cpu.load_store_unit.store_data_x[9]
.sym 74111 lm32_cpu.eba[7]
.sym 74113 lm32_cpu.branch_target_x[14]
.sym 74114 lm32_cpu.size_x[0]
.sym 74117 $abc$46512$n5252
.sym 74121 lm32_cpu.load_store_unit.store_data_x[11]
.sym 74125 lm32_cpu.pc_x[24]
.sym 74130 lm32_cpu.eba[12]
.sym 74131 lm32_cpu.branch_target_x[19]
.sym 74132 $abc$46512$n5252
.sym 74135 lm32_cpu.load_store_unit.store_data_x[15]
.sym 74136 lm32_cpu.size_x[0]
.sym 74137 lm32_cpu.size_x[1]
.sym 74138 lm32_cpu.store_operand_x[31]
.sym 74141 lm32_cpu.eba[7]
.sym 74143 lm32_cpu.branch_target_x[14]
.sym 74144 $abc$46512$n5252
.sym 74147 lm32_cpu.x_result[6]
.sym 74153 lm32_cpu.load_store_unit.store_data_x[9]
.sym 74159 lm32_cpu.size_x[1]
.sym 74160 lm32_cpu.store_operand_x[27]
.sym 74161 lm32_cpu.load_store_unit.store_data_x[11]
.sym 74162 lm32_cpu.size_x[0]
.sym 74165 lm32_cpu.size_x[1]
.sym 74166 lm32_cpu.load_store_unit.store_data_x[9]
.sym 74167 lm32_cpu.size_x[0]
.sym 74168 lm32_cpu.store_operand_x[25]
.sym 74169 $abc$46512$n2450_$glb_ce
.sym 74170 sys_clk_$glb_clk
.sym 74171 lm32_cpu.rst_i_$glb_sr
.sym 74172 $abc$46512$n5432
.sym 74173 storage_1[1][0]
.sym 74174 $abc$46512$n4628_1
.sym 74175 $abc$46512$n4625
.sym 74176 storage_1[1][4]
.sym 74177 $abc$46512$n4620
.sym 74178 lm32_cpu.mc_arithmetic.operand_0_d[25]
.sym 74179 storage_1[1][2]
.sym 74180 lm32_cpu.m_result_sel_compare_d
.sym 74181 spiflash_bus_adr[4]
.sym 74183 $abc$46512$n5424_1
.sym 74185 lm32_cpu.pc_x[1]
.sym 74186 lm32_cpu.instruction_unit.branch_predict_address_d[19]
.sym 74187 lm32_cpu.pc_x[12]
.sym 74188 $abc$46512$n3656
.sym 74189 lm32_cpu.pc_x[24]
.sym 74190 $abc$46512$n5347
.sym 74191 lm32_cpu.mc_arithmetic.operand_0_d[22]
.sym 74192 lm32_cpu.instruction_unit.branch_predict_address_d[14]
.sym 74193 $abc$46512$n3891
.sym 74194 lm32_cpu.operand_m[6]
.sym 74195 lm32_cpu.pc_x[19]
.sym 74196 $abc$46512$n4644
.sym 74197 lm32_cpu.size_d[0]
.sym 74198 lm32_cpu.mc_arithmetic.operand_0_d[28]
.sym 74199 lm32_cpu.instruction_unit.branch_target_m[14]
.sym 74200 lm32_cpu.pc_f[24]
.sym 74201 lm32_cpu.mc_arithmetic.operand_0_d[25]
.sym 74202 $abc$46512$n4376_1
.sym 74204 lm32_cpu.instruction_unit.instruction_d[15]
.sym 74205 lm32_cpu.logic_op_d[3]
.sym 74206 $abc$46512$n4625
.sym 74207 storage_1[1][0]
.sym 74213 lm32_cpu.branch_predict_d
.sym 74214 lm32_cpu.instruction_unit.branch_target_m[19]
.sym 74217 lm32_cpu.instruction_unit.instruction_d[31]
.sym 74218 lm32_cpu.data_bus_error_exception_m
.sym 74219 $abc$46512$n5183_1
.sym 74220 lm32_cpu.pc_f[11]
.sym 74221 lm32_cpu.pc_m[24]
.sym 74222 $abc$46512$n6873_1
.sym 74225 lm32_cpu.operand_m[6]
.sym 74226 lm32_cpu.pc_f[16]
.sym 74229 lm32_cpu.memop_pc_w[24]
.sym 74230 lm32_cpu.instruction_unit.instruction_d[15]
.sym 74233 $abc$46512$n6902_1
.sym 74234 $abc$46512$n3891
.sym 74235 lm32_cpu.pc_x[19]
.sym 74238 lm32_cpu.m_result_sel_compare_m
.sym 74240 $abc$46512$n2463
.sym 74242 $abc$46512$n4620
.sym 74243 $abc$46512$n4644
.sym 74247 lm32_cpu.pc_m[24]
.sym 74253 $abc$46512$n6873_1
.sym 74254 $abc$46512$n3891
.sym 74255 lm32_cpu.pc_f[16]
.sym 74258 lm32_cpu.branch_predict_d
.sym 74259 $abc$46512$n4644
.sym 74260 lm32_cpu.instruction_unit.instruction_d[31]
.sym 74261 lm32_cpu.instruction_unit.instruction_d[15]
.sym 74264 lm32_cpu.pc_f[11]
.sym 74266 $abc$46512$n3891
.sym 74267 $abc$46512$n6902_1
.sym 74270 lm32_cpu.memop_pc_w[24]
.sym 74271 lm32_cpu.data_bus_error_exception_m
.sym 74273 lm32_cpu.pc_m[24]
.sym 74277 lm32_cpu.instruction_unit.instruction_d[31]
.sym 74279 $abc$46512$n4620
.sym 74282 lm32_cpu.pc_x[19]
.sym 74283 lm32_cpu.instruction_unit.branch_target_m[19]
.sym 74284 $abc$46512$n5183_1
.sym 74290 lm32_cpu.operand_m[6]
.sym 74291 lm32_cpu.m_result_sel_compare_m
.sym 74292 $abc$46512$n2463
.sym 74293 sys_clk_$glb_clk
.sym 74294 lm32_cpu.rst_i_$glb_sr
.sym 74295 lm32_cpu.pc_m[16]
.sym 74296 lm32_cpu.instruction_unit.branch_target_m[25]
.sym 74297 $abc$46512$n7018_1
.sym 74298 lm32_cpu.mc_arithmetic.operand_0_d[2]
.sym 74299 $abc$46512$n5452
.sym 74300 lm32_cpu.mc_arithmetic.operand_0_d[26]
.sym 74301 $abc$46512$n4644
.sym 74302 lm32_cpu.mc_arithmetic.operand_0_d[28]
.sym 74303 lm32_cpu.branch_predict_d
.sym 74304 lm32_cpu.branch_target_d[7]
.sym 74305 lm32_cpu.branch_target_d[7]
.sym 74306 $abc$46512$n5252
.sym 74307 $abc$46512$n3656
.sym 74308 lm32_cpu.branch_target_d[2]
.sym 74309 $abc$46512$n4619
.sym 74310 lm32_cpu.branch_target_d[7]
.sym 74311 lm32_cpu.pc_x[6]
.sym 74312 storage_1[1][2]
.sym 74313 lm32_cpu.instruction_unit.instruction_d[31]
.sym 74314 sram_bus_dat_w[2]
.sym 74315 lm32_cpu.instruction_unit.branch_target_m[9]
.sym 74316 lm32_cpu.branch_target_d[5]
.sym 74317 lm32_cpu.branch_target_x[1]
.sym 74318 lm32_cpu.branch_target_d[2]
.sym 74319 $abc$46512$n4368_1
.sym 74320 lm32_cpu.read_idx_0_d[0]
.sym 74321 $abc$46512$n4625
.sym 74322 lm32_cpu.pc_f[23]
.sym 74323 $abc$46512$n2562
.sym 74324 $abc$46512$n4644
.sym 74325 lm32_cpu.sign_extend_d
.sym 74326 $abc$46512$n4967
.sym 74327 lm32_cpu.mc_arithmetic.operand_0_d[6]
.sym 74328 lm32_cpu.pc_m[16]
.sym 74329 $abc$46512$n7022
.sym 74330 lm32_cpu.instruction_unit.branch_predict_address_d[25]
.sym 74336 lm32_cpu.pc_d[8]
.sym 74339 lm32_cpu.pc_f[7]
.sym 74340 $abc$46512$n5364_1
.sym 74341 lm32_cpu.instruction_unit.branch_predict_address_d[12]
.sym 74342 $abc$46512$n3891
.sym 74344 $abc$46512$n6935_1
.sym 74349 lm32_cpu.pc_d[11]
.sym 74352 $abc$46512$n5183_1
.sym 74353 lm32_cpu.pc_x[11]
.sym 74354 lm32_cpu.instruction_unit.branch_target_m[11]
.sym 74357 lm32_cpu.pc_x[14]
.sym 74358 lm32_cpu.branch_target_d[7]
.sym 74359 lm32_cpu.instruction_unit.branch_target_m[14]
.sym 74364 $abc$46512$n6894_1
.sym 74367 lm32_cpu.pc_d[14]
.sym 74369 lm32_cpu.instruction_unit.branch_target_m[11]
.sym 74370 lm32_cpu.pc_x[11]
.sym 74371 $abc$46512$n5183_1
.sym 74376 lm32_cpu.pc_d[11]
.sym 74381 $abc$46512$n5183_1
.sym 74382 lm32_cpu.pc_x[14]
.sym 74384 lm32_cpu.instruction_unit.branch_target_m[14]
.sym 74387 lm32_cpu.pc_f[7]
.sym 74389 $abc$46512$n6935_1
.sym 74390 $abc$46512$n3891
.sym 74393 lm32_cpu.branch_target_d[7]
.sym 74395 $abc$46512$n5364_1
.sym 74396 $abc$46512$n6935_1
.sym 74402 lm32_cpu.pc_d[14]
.sym 74407 lm32_cpu.pc_d[8]
.sym 74411 lm32_cpu.instruction_unit.branch_predict_address_d[12]
.sym 74412 $abc$46512$n5364_1
.sym 74413 $abc$46512$n6894_1
.sym 74415 $abc$46512$n2454_$glb_ce
.sym 74416 sys_clk_$glb_clk
.sym 74417 lm32_cpu.rst_i_$glb_sr
.sym 74418 lm32_cpu.decoder.branch_offset[21]
.sym 74419 lm32_cpu.pc_x[21]
.sym 74420 lm32_cpu.mc_arithmetic.operand_0_d[6]
.sym 74421 lm32_cpu.pc_x[13]
.sym 74422 lm32_cpu.mc_arithmetic.operand_0_d[29]
.sym 74423 lm32_cpu.branch_target_x[25]
.sym 74424 lm32_cpu.branch_target_x[26]
.sym 74425 lm32_cpu.pc_x[16]
.sym 74426 $abc$46512$n5412
.sym 74430 $abc$46512$n6935_1
.sym 74431 lm32_cpu.pc_f[26]
.sym 74432 storage_1[5][4]
.sym 74434 lm32_cpu.pc_f[11]
.sym 74435 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 74436 lm32_cpu.instruction_unit.instruction_d[0]
.sym 74437 lm32_cpu.instruction_unit.branch_predict_address_d[12]
.sym 74438 lm32_cpu.pc_d[5]
.sym 74439 lm32_cpu.instruction_unit.branch_predict_address_d[11]
.sym 74440 lm32_cpu.pc_d[8]
.sym 74441 sram_bus_dat_w[7]
.sym 74442 $abc$46512$n5183_1
.sym 74443 lm32_cpu.instruction_unit.instruction_d[15]
.sym 74444 lm32_cpu.load_store_unit.d_dat_o[14]
.sym 74445 $abc$46512$n4644
.sym 74446 lm32_cpu.read_idx_0_d[0]
.sym 74447 slave_sel_r[0]
.sym 74448 spiflash_bus_adr[11]
.sym 74449 lm32_cpu.pc_x[16]
.sym 74450 $abc$46512$n4644
.sym 74451 lm32_cpu.m_result_sel_compare_m
.sym 74452 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 74453 lm32_cpu.instruction_unit.branch_target_m[27]
.sym 74459 lm32_cpu.pc_f[18]
.sym 74461 lm32_cpu.instruction_unit.instruction_d[31]
.sym 74462 $abc$46512$n3891
.sym 74463 lm32_cpu.load_store_unit.store_data_m[14]
.sym 74466 $abc$46512$n3667_1
.sym 74467 lm32_cpu.size_d[0]
.sym 74468 $abc$46512$n5183_1
.sym 74471 lm32_cpu.decoder.op_wcsr
.sym 74472 lm32_cpu.read_idx_0_d[0]
.sym 74474 $abc$46512$n3656
.sym 74475 lm32_cpu.logic_op_d[3]
.sym 74476 lm32_cpu.instruction_unit.instruction_d[15]
.sym 74477 lm32_cpu.pc_x[24]
.sym 74478 lm32_cpu.instruction_unit.branch_target_m[24]
.sym 74479 lm32_cpu.size_d[1]
.sym 74480 $abc$46512$n6862_1
.sym 74482 lm32_cpu.read_idx_0_d[1]
.sym 74485 lm32_cpu.sign_extend_d
.sym 74486 $abc$46512$n2567
.sym 74488 lm32_cpu.read_idx_0_d[2]
.sym 74492 lm32_cpu.pc_x[24]
.sym 74494 $abc$46512$n5183_1
.sym 74495 lm32_cpu.instruction_unit.branch_target_m[24]
.sym 74498 lm32_cpu.read_idx_0_d[1]
.sym 74499 lm32_cpu.read_idx_0_d[2]
.sym 74500 lm32_cpu.decoder.op_wcsr
.sym 74501 lm32_cpu.read_idx_0_d[0]
.sym 74504 lm32_cpu.read_idx_0_d[2]
.sym 74505 lm32_cpu.instruction_unit.instruction_d[15]
.sym 74506 lm32_cpu.instruction_unit.instruction_d[31]
.sym 74510 lm32_cpu.read_idx_0_d[1]
.sym 74512 lm32_cpu.instruction_unit.instruction_d[15]
.sym 74513 lm32_cpu.instruction_unit.instruction_d[31]
.sym 74516 $abc$46512$n3656
.sym 74519 $abc$46512$n3667_1
.sym 74523 lm32_cpu.load_store_unit.store_data_m[14]
.sym 74529 $abc$46512$n3891
.sym 74530 lm32_cpu.pc_f[18]
.sym 74531 $abc$46512$n6862_1
.sym 74534 lm32_cpu.sign_extend_d
.sym 74535 lm32_cpu.logic_op_d[3]
.sym 74536 lm32_cpu.size_d[0]
.sym 74537 lm32_cpu.size_d[1]
.sym 74538 $abc$46512$n2567
.sym 74539 sys_clk_$glb_clk
.sym 74540 lm32_cpu.rst_i_$glb_sr
.sym 74541 lm32_cpu.pc_x[1]
.sym 74542 lm32_cpu.pc_x[17]
.sym 74543 lm32_cpu.pc_x[24]
.sym 74544 lm32_cpu.branch_target_x[6]
.sym 74545 lm32_cpu.pc_x[29]
.sym 74546 lm32_cpu.m_result_sel_compare_x
.sym 74547 lm32_cpu.branch_target_x[27]
.sym 74548 lm32_cpu.branch_target_x[4]
.sym 74550 lm32_cpu.pc_f[2]
.sym 74551 lm32_cpu.load_store_unit.byte_enable_m[2]
.sym 74553 lm32_cpu.load_store_unit.d_sel_o[0]
.sym 74554 $abc$46512$n6815
.sym 74555 $abc$46512$n5098
.sym 74556 lm32_cpu.instruction_unit.branch_predict_address_d[23]
.sym 74557 lm32_cpu.instruction_unit.instruction_d[31]
.sym 74558 lm32_cpu.pc_f[7]
.sym 74559 lm32_cpu.decoder.branch_offset[23]
.sym 74560 $abc$46512$n3891
.sym 74561 lm32_cpu.instruction_unit.branch_predict_address_d[26]
.sym 74563 lm32_cpu.pc_f[18]
.sym 74564 lm32_cpu.instruction_unit.branch_predict_address_d[22]
.sym 74565 lm32_cpu.size_d[1]
.sym 74566 $abc$46512$n3670_1
.sym 74567 lm32_cpu.branch_target_x[6]
.sym 74568 lm32_cpu.pc_f[27]
.sym 74569 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 74572 lm32_cpu.instruction_unit.instruction_d[3]
.sym 74573 $abc$46512$n5364_1
.sym 74574 lm32_cpu.pc_x[4]
.sym 74575 $abc$46512$n5252
.sym 74576 $abc$46512$n4449_1
.sym 74585 lm32_cpu.branch_target_x[6]
.sym 74587 lm32_cpu.branch_target_x[1]
.sym 74588 lm32_cpu.read_idx_1_d[4]
.sym 74592 lm32_cpu.eba[20]
.sym 74593 storage_1[4][5]
.sym 74595 lm32_cpu.pc_x[12]
.sym 74597 lm32_cpu.instruction_unit.instruction_d[31]
.sym 74598 storage_1[0][5]
.sym 74601 $abc$46512$n7022
.sym 74603 lm32_cpu.instruction_unit.instruction_d[15]
.sym 74607 lm32_cpu.read_idx_1_d[0]
.sym 74608 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 74609 $abc$46512$n5252
.sym 74611 lm32_cpu.m_result_sel_compare_x
.sym 74612 lm32_cpu.branch_target_x[27]
.sym 74615 lm32_cpu.instruction_unit.instruction_d[31]
.sym 74617 lm32_cpu.read_idx_1_d[0]
.sym 74618 lm32_cpu.instruction_unit.instruction_d[15]
.sym 74622 lm32_cpu.read_idx_1_d[4]
.sym 74623 lm32_cpu.instruction_unit.instruction_d[15]
.sym 74624 lm32_cpu.instruction_unit.instruction_d[31]
.sym 74627 lm32_cpu.m_result_sel_compare_x
.sym 74633 lm32_cpu.eba[20]
.sym 74635 lm32_cpu.branch_target_x[27]
.sym 74636 $abc$46512$n5252
.sym 74639 storage_1[4][5]
.sym 74640 $abc$46512$n7022
.sym 74641 storage_1[0][5]
.sym 74642 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 74646 lm32_cpu.pc_x[12]
.sym 74651 $abc$46512$n5252
.sym 74652 lm32_cpu.branch_target_x[1]
.sym 74657 lm32_cpu.branch_target_x[6]
.sym 74660 $abc$46512$n5252
.sym 74661 $abc$46512$n2450_$glb_ce
.sym 74662 sys_clk_$glb_clk
.sym 74663 lm32_cpu.rst_i_$glb_sr
.sym 74664 $abc$46512$n3668_1
.sym 74665 lm32_cpu.load_x
.sym 74666 $abc$46512$n3607
.sym 74667 lm32_cpu.w_result_sel_load_d
.sym 74668 lm32_cpu.eret_x
.sym 74669 $abc$46512$n3639
.sym 74670 lm32_cpu.decoder.branch_offset[17]
.sym 74671 $abc$46512$n3671_1
.sym 74672 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 74674 sys_rst
.sym 74675 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 74676 lm32_cpu.decoder.branch_offset[16]
.sym 74677 lm32_cpu.decoder.branch_offset[19]
.sym 74678 lm32_cpu.pc_m[12]
.sym 74679 storage_1[4][5]
.sym 74680 lm32_cpu.decoder.branch_offset[20]
.sym 74681 lm32_cpu.instruction_unit.branch_predict_address_d[27]
.sym 74682 lm32_cpu.m_result_sel_compare_m
.sym 74683 lm32_cpu.pc_d[17]
.sym 74684 lm32_cpu.read_idx_1_d[4]
.sym 74685 lm32_cpu.pc_x[17]
.sym 74686 $abc$46512$n1649
.sym 74687 $abc$46512$n5472
.sym 74688 storage_1[1][0]
.sym 74689 lm32_cpu.m_result_sel_compare_m
.sym 74690 $abc$46512$n8002
.sym 74692 lm32_cpu.pc_d[24]
.sym 74693 lm32_cpu.instruction_unit.branch_predict_address_d[17]
.sym 74694 lm32_cpu.decoder.branch_offset[18]
.sym 74696 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 74697 lm32_cpu.instruction_unit.instruction_d[31]
.sym 74698 $abc$46512$n2567
.sym 74699 lm32_cpu.load_x
.sym 74705 lm32_cpu.read_idx_1_d[3]
.sym 74706 lm32_cpu.branch_predict_d
.sym 74707 lm32_cpu.instruction_unit.instruction_d[31]
.sym 74708 lm32_cpu.pc_x[28]
.sym 74710 $abc$46512$n6783_1
.sym 74711 lm32_cpu.instruction_unit.branch_target_m[28]
.sym 74713 lm32_cpu.instruction_unit.instruction_d[15]
.sym 74714 $abc$46512$n5183_1
.sym 74715 lm32_cpu.x_bypass_enable_x
.sym 74716 lm32_cpu.read_idx_1_d[2]
.sym 74719 $abc$46512$n3623
.sym 74720 $abc$46512$n3653
.sym 74723 $abc$46512$n3624
.sym 74724 lm32_cpu.eba[10]
.sym 74725 $abc$46512$n3640
.sym 74731 $abc$46512$n3891
.sym 74732 lm32_cpu.w_result_sel_load_d
.sym 74733 $abc$46512$n3666_1
.sym 74734 lm32_cpu.read_idx_1_d[4]
.sym 74739 lm32_cpu.eba[10]
.sym 74744 $abc$46512$n3891
.sym 74745 lm32_cpu.instruction_unit.instruction_d[31]
.sym 74746 lm32_cpu.instruction_unit.instruction_d[15]
.sym 74747 lm32_cpu.read_idx_1_d[4]
.sym 74750 lm32_cpu.read_idx_1_d[3]
.sym 74751 lm32_cpu.instruction_unit.instruction_d[15]
.sym 74752 lm32_cpu.instruction_unit.instruction_d[31]
.sym 74756 $abc$46512$n3623
.sym 74757 $abc$46512$n3640
.sym 74758 $abc$46512$n3666_1
.sym 74759 $abc$46512$n3653
.sym 74762 lm32_cpu.instruction_unit.branch_target_m[28]
.sym 74763 lm32_cpu.pc_x[28]
.sym 74764 $abc$46512$n5183_1
.sym 74768 lm32_cpu.branch_predict_d
.sym 74774 $abc$46512$n3624
.sym 74775 $abc$46512$n6783_1
.sym 74776 lm32_cpu.w_result_sel_load_d
.sym 74777 lm32_cpu.x_bypass_enable_x
.sym 74781 lm32_cpu.read_idx_1_d[2]
.sym 74782 lm32_cpu.instruction_unit.instruction_d[15]
.sym 74783 lm32_cpu.instruction_unit.instruction_d[31]
.sym 74784 $abc$46512$n2454_$glb_ce
.sym 74785 sys_clk_$glb_clk
.sym 74786 lm32_cpu.rst_i_$glb_sr
.sym 74787 $abc$46512$n4146
.sym 74788 lm32_cpu.eret_d
.sym 74789 $abc$46512$n5806_1
.sym 74790 lm32_cpu.decoder.branch_offset[24]
.sym 74791 $abc$46512$n3669_1
.sym 74792 $abc$46512$n3665_1
.sym 74793 $abc$46512$n7557
.sym 74794 $abc$46512$n4157
.sym 74795 $abc$46512$n5480
.sym 74796 sram_bus_dat_w[5]
.sym 74797 csrbank2_reload0_w[0]
.sym 74798 $abc$46512$n2630
.sym 74800 lm32_cpu.branch_predict_d
.sym 74801 lm32_cpu.instruction_unit.instruction_d[31]
.sym 74803 lm32_cpu.write_enable_x
.sym 74804 lm32_cpu.instruction_unit.instruction_d[12]
.sym 74805 $abc$46512$n4389_1
.sym 74806 lm32_cpu.sign_extend_d
.sym 74807 lm32_cpu.instruction_unit.icache_refill_ready
.sym 74808 lm32_cpu.pc_x[6]
.sym 74809 $abc$46512$n3608
.sym 74810 $abc$46512$n3607
.sym 74811 $abc$46512$n3607
.sym 74812 $abc$46512$n5252
.sym 74813 lm32_cpu.decoder.branch_offset[29]
.sym 74814 $abc$46512$n2562
.sym 74815 csrbank2_reload0_w[6]
.sym 74816 lm32_cpu.read_idx_0_d[0]
.sym 74818 lm32_cpu.instruction_unit.icache_refill_data[31]
.sym 74828 sram_bus_dat_w[6]
.sym 74830 $abc$46512$n3654
.sym 74832 $abc$46512$n3625
.sym 74833 sram_bus_dat_w[0]
.sym 74836 $abc$46512$n3662_1
.sym 74839 lm32_cpu.instruction_unit.instruction_d[15]
.sym 74840 lm32_cpu.read_idx_0_d[0]
.sym 74844 lm32_cpu.branch_target_x[7]
.sym 74846 $abc$46512$n2775
.sym 74848 lm32_cpu.read_idx_0_d[2]
.sym 74849 $abc$46512$n3665_1
.sym 74850 lm32_cpu.read_idx_0_d[1]
.sym 74851 lm32_cpu.read_idx_0_d[4]
.sym 74852 lm32_cpu.write_idx_x[3]
.sym 74857 lm32_cpu.instruction_unit.instruction_d[31]
.sym 74859 sram_bus_dat_w[2]
.sym 74863 sram_bus_dat_w[2]
.sym 74867 lm32_cpu.read_idx_0_d[4]
.sym 74868 lm32_cpu.read_idx_0_d[1]
.sym 74869 lm32_cpu.read_idx_0_d[0]
.sym 74870 lm32_cpu.read_idx_0_d[2]
.sym 74873 lm32_cpu.branch_target_x[7]
.sym 74879 sram_bus_dat_w[0]
.sym 74886 lm32_cpu.write_idx_x[3]
.sym 74892 lm32_cpu.instruction_unit.instruction_d[15]
.sym 74893 lm32_cpu.read_idx_0_d[4]
.sym 74894 lm32_cpu.instruction_unit.instruction_d[31]
.sym 74899 sram_bus_dat_w[6]
.sym 74903 $abc$46512$n3662_1
.sym 74904 $abc$46512$n3654
.sym 74905 $abc$46512$n3665_1
.sym 74906 $abc$46512$n3625
.sym 74907 $abc$46512$n2775
.sym 74908 sys_clk_$glb_clk
.sym 74909 sys_rst_$glb_sr
.sym 74910 lm32_cpu.store_m
.sym 74911 $abc$46512$n7019
.sym 74912 $abc$46512$n6031
.sym 74913 lm32_cpu.valid_m
.sym 74914 $abc$46512$n3612
.sym 74915 $abc$46512$n3616
.sym 74916 lm32_cpu.load_m
.sym 74917 lm32_cpu.load_store_unit.exception_m
.sym 74918 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 74919 lm32_cpu.w_result[22]
.sym 74922 lm32_cpu.operand_m[30]
.sym 74923 $abc$46512$n3656
.sym 74924 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 74925 lm32_cpu.decoder.branch_offset[24]
.sym 74926 lm32_cpu.instruction_unit.instruction_d[11]
.sym 74927 lm32_cpu.pc_x[26]
.sym 74928 $abc$46512$n3625
.sym 74929 sram_bus_dat_w[0]
.sym 74930 $abc$46512$n5253
.sym 74931 lm32_cpu.pc_x[27]
.sym 74932 storage_1[5][0]
.sym 74934 spiflash_bus_adr[9]
.sym 74935 $abc$46512$n7128_1
.sym 74936 lm32_cpu.read_idx_1_d[1]
.sym 74937 lm32_cpu.read_idx_0_d[3]
.sym 74938 $abc$46512$n2687
.sym 74939 slave_sel_r[0]
.sym 74940 spiflash_bus_adr[11]
.sym 74941 lm32_cpu.load_store_unit.exception_m
.sym 74942 lm32_cpu.read_idx_0_d[0]
.sym 74943 lm32_cpu.m_result_sel_compare_m
.sym 74944 lm32_cpu.pc_x[2]
.sym 74945 $abc$46512$n7019
.sym 74952 $abc$46512$n3663_1
.sym 74959 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 74962 $abc$46512$n8002
.sym 74964 $abc$46512$n3613
.sym 74965 $abc$46512$n3611
.sym 74966 $abc$46512$n3664_1
.sym 74970 request[1]
.sym 74973 lm32_cpu.load_m
.sym 74974 lm32_cpu.load_store_unit.exception_m
.sym 74975 lm32_cpu.store_m
.sym 74976 $abc$46512$n3663_1
.sym 74978 lm32_cpu.valid_m
.sym 74979 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 74980 $abc$46512$n5253
.sym 74984 $abc$46512$n3664_1
.sym 74985 request[1]
.sym 74986 $abc$46512$n3663_1
.sym 74990 lm32_cpu.store_m
.sym 74992 lm32_cpu.load_store_unit.exception_m
.sym 74993 lm32_cpu.valid_m
.sym 74999 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 75002 $abc$46512$n3663_1
.sym 75003 $abc$46512$n3664_1
.sym 75011 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 75014 $abc$46512$n3611
.sym 75017 $abc$46512$n3663_1
.sym 75020 $abc$46512$n3613
.sym 75021 $abc$46512$n3663_1
.sym 75022 $abc$46512$n5253
.sym 75023 request[1]
.sym 75026 lm32_cpu.load_store_unit.exception_m
.sym 75027 lm32_cpu.load_m
.sym 75029 lm32_cpu.valid_m
.sym 75030 $abc$46512$n8002
.sym 75031 sys_clk_$glb_clk
.sym 75033 lm32_cpu.operand_w[14]
.sym 75034 $abc$46512$n4994
.sym 75035 lm32_cpu.read_idx_0_d[0]
.sym 75036 lm32_cpu.operand_w[11]
.sym 75037 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 75039 lm32_cpu.valid_w
.sym 75040 lm32_cpu.read_idx_1_d[1]
.sym 75045 $abc$46512$n2463
.sym 75047 $abc$46512$n2564
.sym 75050 lm32_cpu.load_store_unit.exception_m
.sym 75052 lm32_cpu.instruction_unit.icache_refill_data[4]
.sym 75053 $abc$46512$n3611
.sym 75054 lm32_cpu.operand_m[15]
.sym 75055 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 75056 $abc$46512$n3372
.sym 75059 lm32_cpu.exception_w
.sym 75060 grant
.sym 75061 lm32_cpu.operand_m[14]
.sym 75063 $abc$46512$n5005
.sym 75064 lm32_cpu.read_idx_1_d[1]
.sym 75066 $abc$46512$n5252
.sym 75067 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 75068 storage_1[15][5]
.sym 75076 $abc$46512$n3734_1
.sym 75077 lm32_cpu.valid_m
.sym 75079 lm32_cpu.write_enable_x
.sym 75080 $abc$46512$n5252
.sym 75083 $abc$46512$n3607
.sym 75088 lm32_cpu.read_idx_1_d[4]
.sym 75090 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 75094 $abc$46512$n3745_1
.sym 75097 $abc$46512$n6035
.sym 75098 lm32_cpu.write_enable_m
.sym 75100 lm32_cpu.read_idx_0_d[0]
.sym 75104 lm32_cpu.pc_x[2]
.sym 75107 $abc$46512$n5252
.sym 75108 lm32_cpu.write_enable_x
.sym 75116 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 75125 lm32_cpu.read_idx_0_d[0]
.sym 75126 $abc$46512$n3745_1
.sym 75127 $abc$46512$n6035
.sym 75128 $abc$46512$n3607
.sym 75132 lm32_cpu.pc_x[2]
.sym 75137 lm32_cpu.valid_m
.sym 75139 lm32_cpu.write_enable_m
.sym 75149 lm32_cpu.read_idx_1_d[4]
.sym 75150 $abc$46512$n3607
.sym 75152 $abc$46512$n3734_1
.sym 75153 $abc$46512$n2450_$glb_ce
.sym 75154 sys_clk_$glb_clk
.sym 75155 lm32_cpu.rst_i_$glb_sr
.sym 75156 $abc$46512$n5057_1
.sym 75157 request[0]
.sym 75158 $abc$46512$n2515
.sym 75159 $abc$46512$n8004
.sym 75160 spiflash_bus_adr[10]
.sym 75162 $abc$46512$n5018_1
.sym 75163 $abc$46512$n2562
.sym 75164 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 75167 spiflash_mosi
.sym 75168 $abc$46512$n5294_1
.sym 75169 lm32_cpu.data_bus_error_exception_m
.sym 75171 spiflash_bus_adr[13]
.sym 75172 shared_dat_r[12]
.sym 75173 grant
.sym 75174 $abc$46512$n3587
.sym 75175 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 75176 spiflash_bus_adr[11]
.sym 75177 $abc$46512$n2450
.sym 75178 lm32_cpu.pc_m[2]
.sym 75179 lm32_cpu.read_idx_0_d[0]
.sym 75180 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 75181 $abc$46512$n7150_1
.sym 75182 $abc$46512$n8004
.sym 75183 spiflash_bus_adr[12]
.sym 75184 storage[9][6]
.sym 75186 $abc$46512$n5059_1
.sym 75187 $abc$46512$n2562
.sym 75188 lm32_cpu.operand_m[28]
.sym 75189 $abc$46512$n5057_1
.sym 75191 request[0]
.sym 75204 lm32_cpu.operand_m[4]
.sym 75206 lm32_cpu.operand_m[12]
.sym 75208 $abc$46512$n2562
.sym 75211 lm32_cpu.operand_m[5]
.sym 75214 lm32_cpu.operand_m[28]
.sym 75217 spiflash_bus_adr[10]
.sym 75218 lm32_cpu.load_store_unit.byte_enable_m[2]
.sym 75222 request[0]
.sym 75226 $abc$46512$n3737_1
.sym 75233 lm32_cpu.load_store_unit.byte_enable_m[2]
.sym 75237 $abc$46512$n3737_1
.sym 75244 request[0]
.sym 75248 lm32_cpu.operand_m[28]
.sym 75256 lm32_cpu.operand_m[12]
.sym 75260 lm32_cpu.operand_m[5]
.sym 75267 lm32_cpu.operand_m[4]
.sym 75275 spiflash_bus_adr[10]
.sym 75276 $abc$46512$n2562
.sym 75277 sys_clk_$glb_clk
.sym 75278 lm32_cpu.rst_i_$glb_sr
.sym 75279 $abc$46512$n3674_1
.sym 75280 $abc$46512$n7056_1
.sym 75281 $abc$46512$n5058_1
.sym 75282 sram_bus_dat_w[1]
.sym 75283 $abc$46512$n3731_1
.sym 75284 $abc$46512$n3737_1
.sym 75285 lm32_cpu.load_store_unit.exception_m
.sym 75286 $abc$46512$n7571
.sym 75292 lm32_cpu.operand_m[12]
.sym 75293 $abc$46512$n3748_1
.sym 75295 lm32_cpu.load_store_unit.wb_data_m[28]
.sym 75296 $abc$46512$n2562
.sym 75297 sram_bus_dat_w[2]
.sym 75298 shared_dat_r[11]
.sym 75299 spiflash_bus_adr[9]
.sym 75300 request[0]
.sym 75301 $abc$46512$n4348_1
.sym 75302 lm32_cpu.load_store_unit.wb_data_m[22]
.sym 75304 $abc$46512$n3731_1
.sym 75306 $abc$46512$n7129_1
.sym 75307 csrbank2_reload0_w[6]
.sym 75311 $abc$46512$n3365
.sym 75313 $abc$46512$n2562
.sym 75314 lm32_cpu.write_enable_q_w
.sym 75322 storage_1[11][5]
.sym 75329 request[0]
.sym 75330 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 75331 $abc$46512$n8004
.sym 75333 storage_1[10][5]
.sym 75338 storage_1[15][5]
.sym 75339 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 75340 storage_1[14][5]
.sym 75341 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 75346 $abc$46512$n3365
.sym 75347 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 75348 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 75359 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 75367 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 75371 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 75372 storage_1[15][5]
.sym 75373 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 75374 storage_1[14][5]
.sym 75377 storage_1[10][5]
.sym 75378 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 75379 storage_1[11][5]
.sym 75380 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 75385 $abc$46512$n3365
.sym 75391 request[0]
.sym 75397 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 75399 $abc$46512$n8004
.sym 75400 sys_clk_$glb_clk
.sym 75402 slave_sel[0]
.sym 75404 $abc$46512$n3365
.sym 75406 $abc$46512$n5056_1
.sym 75408 slave_sel_r[0]
.sym 75409 $PACKER_VCC_NET_$glb_clk
.sym 75410 $abc$46512$n3745_1
.sym 75411 $abc$46512$n8627
.sym 75414 $abc$46512$n2811
.sym 75415 shared_dat_r[23]
.sym 75416 $abc$46512$n6035
.sym 75419 $abc$46512$n7572
.sym 75420 $abc$46512$n7020_1
.sym 75421 sram_bus_dat_w[7]
.sym 75422 spiflash_bus_adr[0]
.sym 75423 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 75425 $abc$46512$n3589
.sym 75426 spiflash_bus_adr[9]
.sym 75427 $abc$46512$n6498
.sym 75429 $abc$46512$n2687
.sym 75430 basesoc_uart_phy_uart_clk_rxen
.sym 75431 slave_sel_r[0]
.sym 75432 spiflash_sr[31]
.sym 75433 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 75435 $abc$46512$n7128_1
.sym 75437 spiflash_bus_adr[11]
.sym 75444 $abc$46512$n3589
.sym 75445 spiflash_sr[20]
.sym 75447 $abc$46512$n6482
.sym 75448 slave_sel[2]
.sym 75450 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 75454 $abc$46512$n8004
.sym 75455 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 75456 storage[9][6]
.sym 75458 $abc$46512$n5059_1
.sym 75459 $abc$46512$n7128_1
.sym 75460 lm32_cpu.instruction_unit.icache_refill_data[16]
.sym 75466 storage[11][6]
.sym 75467 slave_sel_r[2]
.sym 75474 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 75479 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 75483 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 75495 $abc$46512$n5059_1
.sym 75503 slave_sel[2]
.sym 75506 $abc$46512$n3589
.sym 75507 spiflash_sr[20]
.sym 75508 slave_sel_r[2]
.sym 75509 $abc$46512$n6482
.sym 75513 lm32_cpu.instruction_unit.icache_refill_data[16]
.sym 75518 storage[11][6]
.sym 75519 storage[9][6]
.sym 75520 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 75521 $abc$46512$n7128_1
.sym 75522 $abc$46512$n8004
.sym 75523 sys_clk_$glb_clk
.sym 75527 $abc$46512$n3364
.sym 75532 lm32_cpu.write_enable_q_w
.sym 75533 lm32_cpu.instruction_unit.icache_refill_data[18]
.sym 75534 $abc$46512$n448
.sym 75537 storage_1[11][0]
.sym 75538 slave_sel_r[0]
.sym 75539 shared_dat_r[20]
.sym 75540 $abc$46512$n2552
.sym 75541 lm32_cpu.instruction_unit.icache_refill_data[19]
.sym 75543 $abc$46512$n6482
.sym 75544 spiflash_bus_adr[11]
.sym 75545 $abc$46512$n2552
.sym 75546 $abc$46512$n5167_1
.sym 75547 sram_bus_dat_w[2]
.sym 75548 spiflash_bus_adr[9]
.sym 75549 shared_dat_r[22]
.sym 75551 sram_bus_dat_w[3]
.sym 75555 $abc$46512$n2687
.sym 75557 $abc$46512$n2811
.sym 75566 spiflash_bus_adr[11]
.sym 75568 $abc$46512$n2811
.sym 75570 $abc$46512$n3589
.sym 75571 spiflash_bus_adr[13]
.sym 75573 spiflash_sr[18]
.sym 75576 spiflash_sr[20]
.sym 75578 slave_sel_r[2]
.sym 75579 spiflash_sr[19]
.sym 75581 spiflash_bitbang_en_storage_full
.sym 75583 spiflash_bus_adr[10]
.sym 75585 spiflash_bitbang_storage_full[0]
.sym 75586 spiflash_bus_adr[9]
.sym 75587 $abc$46512$n6498
.sym 75589 spiflash_sr[21]
.sym 75591 $abc$46512$n5167_1
.sym 75592 spiflash_sr[31]
.sym 75593 spiflash_sr[22]
.sym 75597 spiflash_bus_adr[12]
.sym 75600 spiflash_sr[31]
.sym 75601 spiflash_bitbang_en_storage_full
.sym 75602 spiflash_bitbang_storage_full[0]
.sym 75611 spiflash_sr[19]
.sym 75612 spiflash_bus_adr[10]
.sym 75613 $abc$46512$n5167_1
.sym 75618 $abc$46512$n5167_1
.sym 75619 spiflash_sr[21]
.sym 75620 spiflash_bus_adr[12]
.sym 75623 $abc$46512$n3589
.sym 75624 $abc$46512$n6498
.sym 75625 spiflash_sr[22]
.sym 75626 slave_sel_r[2]
.sym 75629 spiflash_sr[18]
.sym 75630 $abc$46512$n5167_1
.sym 75632 spiflash_bus_adr[9]
.sym 75635 spiflash_sr[22]
.sym 75636 spiflash_bus_adr[13]
.sym 75637 $abc$46512$n5167_1
.sym 75642 spiflash_bus_adr[11]
.sym 75643 spiflash_sr[20]
.sym 75644 $abc$46512$n5167_1
.sym 75645 $abc$46512$n2811
.sym 75646 sys_clk_$glb_clk
.sym 75647 sys_rst_$glb_sr
.sym 75649 $abc$46512$n2687
.sym 75650 basesoc_uart_rx_fifo_syncfifo_we
.sym 75651 $abc$46512$n7149
.sym 75655 $abc$46512$n5079
.sym 75656 $abc$46512$n6448
.sym 75660 spiflash_sr[8]
.sym 75661 grant
.sym 75662 shared_dat_r[21]
.sym 75666 $abc$46512$n3589
.sym 75667 spiflash_sr[8]
.sym 75668 $abc$46512$n5097
.sym 75669 slave_sel_r[2]
.sym 75670 shared_dat_r[22]
.sym 75671 $abc$46512$n3364
.sym 75676 csrbank4_tuning_word3_w[7]
.sym 75680 $abc$46512$n3
.sym 75682 $abc$46512$n90
.sym 75683 spiflash_bus_adr[12]
.sym 75691 $abc$46512$n2805
.sym 75703 sram_bus_dat_w[0]
.sym 75713 $abc$46512$n2630
.sym 75740 $abc$46512$n2630
.sym 75747 $abc$46512$n2630
.sym 75764 sram_bus_dat_w[0]
.sym 75768 $abc$46512$n2805
.sym 75769 sys_clk_$glb_clk
.sym 75770 sys_rst_$glb_sr
.sym 75771 $abc$46512$n5785_1
.sym 75773 csrbank4_tuning_word2_w[5]
.sym 75774 $abc$46512$n5792_1
.sym 75775 csrbank4_tuning_word0_w[5]
.sym 75776 $abc$46512$n5801_1
.sym 75777 csrbank4_tuning_word2_w[3]
.sym 75778 csrbank4_tuning_word1_w[7]
.sym 75779 $abc$46512$n5080
.sym 75782 sram_bus_dat_w[2]
.sym 75785 basesoc_uart_phy_rx_busy
.sym 75787 $abc$46512$n2805
.sym 75789 $abc$46512$n5097
.sym 75790 sys_rst
.sym 75794 basesoc_uart_rx_fifo_syncfifo_we
.sym 75795 sram_bus_dat_w[1]
.sym 75801 $abc$46512$n96
.sym 75803 $abc$46512$n5061_1
.sym 75814 $abc$46512$n2628
.sym 75817 sram_bus_dat_w[7]
.sym 75818 $abc$46512$n19
.sym 75825 $abc$46512$n1
.sym 75832 $abc$46512$n5061_1
.sym 75833 sys_rst
.sym 75838 sram_bus_adr[12]
.sym 75839 $abc$46512$n5792_1
.sym 75840 $abc$46512$n3
.sym 75841 $abc$46512$n23
.sym 75845 $abc$46512$n5061_1
.sym 75853 sram_bus_adr[12]
.sym 75857 $abc$46512$n19
.sym 75866 $abc$46512$n5792_1
.sym 75871 $abc$46512$n1
.sym 75875 sram_bus_dat_w[7]
.sym 75877 sys_rst
.sym 75882 $abc$46512$n3
.sym 75888 $abc$46512$n23
.sym 75891 $abc$46512$n2628
.sym 75892 sys_clk_$glb_clk
.sym 75894 csrbank4_tuning_word1_w[4]
.sym 75895 $abc$46512$n5783_1
.sym 75896 sram_bus_adr[12]
.sym 75897 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 75898 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 75899 basesoc_uart_phy_rx_r
.sym 75900 interface4_bank_bus_dat_r[1]
.sym 75901 csrbank4_tuning_word0_w[7]
.sym 75902 sram_bus_dat_w[6]
.sym 75905 sram_bus_dat_w[6]
.sym 75906 sram_bus_adr[0]
.sym 75907 csrbank4_tuning_word2_w[3]
.sym 75908 $abc$46512$n5805_1
.sym 75912 $abc$46512$n446
.sym 75913 sram_bus_dat_w[7]
.sym 75914 sram_bus_dat_w[5]
.sym 75915 csrbank4_tuning_word0_w[2]
.sym 75916 $abc$46512$n5802_1
.sym 75917 csrbank4_tuning_word2_w[5]
.sym 75918 $abc$46512$n48
.sym 75921 basesoc_uart_phy_uart_clk_rxen
.sym 75926 csrbank4_tuning_word2_w[3]
.sym 75940 $abc$46512$n1
.sym 75944 $abc$46512$n48
.sym 75945 sram_bus_adr[0]
.sym 75946 $abc$46512$n2626
.sym 75947 $abc$46512$n25
.sym 75949 $abc$46512$n94
.sym 75950 $abc$46512$n46
.sym 75954 $abc$46512$n21
.sym 75956 $abc$46512$n17
.sym 75962 sram_bus_adr[1]
.sym 75963 $abc$46512$n98
.sym 75966 $abc$46512$n92
.sym 75968 sram_bus_adr[1]
.sym 75969 $abc$46512$n94
.sym 75970 $abc$46512$n48
.sym 75971 sram_bus_adr[0]
.sym 75977 $abc$46512$n92
.sym 75983 $abc$46512$n25
.sym 75986 $abc$46512$n94
.sym 75995 $abc$46512$n1
.sym 75998 $abc$46512$n17
.sym 76004 $abc$46512$n46
.sym 76005 $abc$46512$n98
.sym 76006 sram_bus_adr[1]
.sym 76007 sram_bus_adr[0]
.sym 76012 $abc$46512$n21
.sym 76014 $abc$46512$n2626
.sym 76015 sys_clk_$glb_clk
.sym 76017 $abc$46512$n5774
.sym 76018 interface4_bank_bus_dat_r[3]
.sym 76019 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 76020 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 76021 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 76022 csrbank4_tuning_word1_w[1]
.sym 76023 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 76024 $abc$46512$n5779
.sym 76030 interface4_bank_bus_dat_r[1]
.sym 76031 sram_bus_adr[0]
.sym 76032 $abc$46512$n2771
.sym 76037 csrbank4_tuning_word1_w[0]
.sym 76038 $abc$46512$n5061_1
.sym 76046 sram_bus_adr[1]
.sym 76047 spiflash_bus_adr[3]
.sym 76048 csrbank4_tuning_word3_w[4]
.sym 76051 sram_bus_dat_w[3]
.sym 76052 csrbank4_tuning_word2_w[6]
.sym 76060 $abc$46512$n86
.sym 76063 $abc$46512$n23
.sym 76064 $abc$46512$n21
.sym 76065 $abc$46512$n92
.sym 76067 $abc$46512$n25
.sym 76068 $abc$46512$n1
.sym 76069 $abc$46512$n44
.sym 76070 sram_bus_adr[1]
.sym 76072 $abc$46512$n112
.sym 76073 $abc$46512$n46
.sym 76085 $abc$46512$n2630
.sym 76089 sram_bus_adr[0]
.sym 76093 $abc$46512$n46
.sym 76097 $abc$46512$n112
.sym 76098 $abc$46512$n86
.sym 76099 sram_bus_adr[1]
.sym 76100 sram_bus_adr[0]
.sym 76106 $abc$46512$n23
.sym 76110 $abc$46512$n21
.sym 76115 $abc$46512$n44
.sym 76116 sram_bus_adr[1]
.sym 76117 sram_bus_adr[0]
.sym 76118 $abc$46512$n92
.sym 76124 $abc$46512$n86
.sym 76127 $abc$46512$n25
.sym 76135 $abc$46512$n1
.sym 76137 $abc$46512$n2630
.sym 76138 sys_clk_$glb_clk
.sym 76140 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 76141 basesoc_uart_phy_uart_clk_rxen
.sym 76142 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 76143 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 76144 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 76145 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 76146 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 76147 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 76148 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 76150 sys_rst
.sym 76152 csrbank4_tuning_word2_w[7]
.sym 76154 csrbank4_tuning_word0_w[2]
.sym 76155 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 76156 $abc$46512$n5114_1
.sym 76157 csrbank4_tuning_word2_w[1]
.sym 76158 $abc$46512$n110
.sym 76161 $abc$46512$n5097
.sym 76162 csrbank4_tuning_word2_w[6]
.sym 76164 $abc$46512$n5780_1
.sym 76172 csrbank4_tuning_word3_w[7]
.sym 76173 sram_bus_dat_w[2]
.sym 76188 csrbank4_tuning_word1_w[2]
.sym 76189 $abc$46512$n5132_1
.sym 76190 $abc$46512$n3
.sym 76192 $abc$46512$n44
.sym 76198 $abc$46512$n2632
.sym 76199 $abc$46512$n2632
.sym 76200 sram_bus_adr[0]
.sym 76204 csrbank2_reload3_w[6]
.sym 76205 $abc$46512$n48
.sym 76206 sram_bus_adr[1]
.sym 76210 csrbank4_tuning_word3_w[2]
.sym 76214 $abc$46512$n3
.sym 76220 $abc$46512$n5132_1
.sym 76222 csrbank2_reload3_w[6]
.sym 76227 $abc$46512$n2632
.sym 76233 $abc$46512$n44
.sym 76244 sram_bus_adr[0]
.sym 76250 csrbank4_tuning_word3_w[2]
.sym 76251 csrbank4_tuning_word1_w[2]
.sym 76252 sram_bus_adr[1]
.sym 76253 sram_bus_adr[0]
.sym 76258 $abc$46512$n48
.sym 76260 $abc$46512$n2632
.sym 76261 sys_clk_$glb_clk
.sym 76263 sram_bus_dat_w[6]
.sym 76264 $PACKER_GND_NET
.sym 76265 csrbank4_tuning_word3_w[7]
.sym 76266 csrbank4_tuning_word3_w[4]
.sym 76268 csrbank4_tuning_word3_w[2]
.sym 76269 $abc$46512$n5780_1
.sym 76270 csrbank4_tuning_word1_w[3]
.sym 76271 sram_bus_dat_w[2]
.sym 76272 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 76275 $PACKER_VCC_NET_$glb_clk
.sym 76276 basesoc_timer0_value[11]
.sym 76280 basesoc_uart_phy_rx_busy
.sym 76283 $abc$46512$n2628
.sym 76284 basesoc_uart_phy_uart_clk_rxen
.sym 76285 $abc$46512$n2769
.sym 76286 $abc$46512$n3
.sym 76289 $abc$46512$n5113_1
.sym 76290 $abc$46512$n100
.sym 76291 sram_bus_dat_w[7]
.sym 76293 sram_bus_dat_w[0]
.sym 76295 sram_bus_dat_w[1]
.sym 76296 $abc$46512$n5777
.sym 76305 csrbank2_load3_w[7]
.sym 76306 $abc$46512$n2781
.sym 76307 $abc$46512$n2632
.sym 76313 csrbank2_load2_w[4]
.sym 76314 sram_bus_dat_w[4]
.sym 76315 sram_bus_dat_w[5]
.sym 76327 sram_bus_dat_w[2]
.sym 76337 csrbank2_load2_w[4]
.sym 76351 sram_bus_dat_w[5]
.sym 76357 $abc$46512$n2632
.sym 76364 sram_bus_dat_w[4]
.sym 76369 csrbank2_load3_w[7]
.sym 76376 sram_bus_dat_w[2]
.sym 76383 $abc$46512$n2781
.sym 76384 sys_clk_$glb_clk
.sym 76385 sys_rst_$glb_sr
.sym 76388 csrbank2_reload2_w[5]
.sym 76390 csrbank2_reload2_w[7]
.sym 76398 csrbank2_load1_w[6]
.sym 76399 sram_bus_adr[0]
.sym 76404 sram_bus_dat_w[7]
.sym 76407 $PACKER_GND_NET
.sym 76410 $abc$46512$n5132_1
.sym 76429 $abc$46512$n2771
.sym 76431 sram_bus_dat_w[4]
.sym 76432 $abc$46512$n5132_1
.sym 76445 sys_rst
.sym 76449 $abc$46512$n5113_1
.sym 76453 sram_bus_dat_w[0]
.sym 76469 sram_bus_dat_w[4]
.sym 76472 $abc$46512$n5113_1
.sym 76473 $abc$46512$n5132_1
.sym 76474 sys_rst
.sym 76492 sram_bus_dat_w[0]
.sym 76506 $abc$46512$n2771
.sym 76507 sys_clk_$glb_clk
.sym 76508 sys_rst_$glb_sr
.sym 76510 $abc$46512$n100
.sym 76528 $abc$46512$n5132_1
.sym 76536 sram_bus_dat_w[3]
.sym 76552 $abc$46512$n2781
.sym 76555 csrbank2_reload3_w[7]
.sym 76560 sram_bus_dat_w[3]
.sym 76563 sram_bus_dat_w[7]
.sym 76565 sram_bus_dat_w[0]
.sym 76567 sram_bus_dat_w[1]
.sym 76570 $abc$46512$n5132_1
.sym 76578 sram_bus_dat_w[6]
.sym 76586 sram_bus_dat_w[1]
.sym 76589 sram_bus_dat_w[6]
.sym 76595 $abc$46512$n5132_1
.sym 76596 csrbank2_reload3_w[7]
.sym 76609 sram_bus_dat_w[0]
.sym 76614 sram_bus_dat_w[7]
.sym 76627 sram_bus_dat_w[3]
.sym 76629 $abc$46512$n2781
.sym 76630 sys_clk_$glb_clk
.sym 76631 sys_rst_$glb_sr
.sym 76640 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 76667 $abc$46512$n15
.sym 76855 $abc$46512$n3835_1
.sym 76856 $abc$46512$n4601
.sym 76857 $abc$46512$n3833
.sym 76858 lm32_cpu.mc_arithmetic.p[2]
.sym 76859 $abc$46512$n4589
.sym 76860 $abc$46512$n3839
.sym 76862 $abc$46512$n3841_1
.sym 76866 $abc$46512$n3607
.sym 76869 $abc$46512$n4994
.sym 76870 lm32_cpu.mc_arithmetic.t[32]
.sym 76877 $abc$46512$n2531
.sym 76879 lm32_cpu.instruction_unit.branch_target_m[16]
.sym 76883 $abc$46512$n4510
.sym 76885 $abc$46512$n3767_1
.sym 76899 $abc$46512$n7914
.sym 76903 $abc$46512$n7917
.sym 76908 $abc$46512$n2533
.sym 76909 lm32_cpu.mc_arithmetic.a[1]
.sym 76912 $abc$46512$n4447
.sym 76915 $abc$46512$n4387_1
.sym 76917 $abc$46512$n3847_1
.sym 76918 lm32_cpu.mc_arithmetic.a[4]
.sym 76930 $abc$46512$n4387_1
.sym 76932 $abc$46512$n3847_1
.sym 76933 lm32_cpu.mc_arithmetic.a[4]
.sym 76937 $abc$46512$n7914
.sym 76948 lm32_cpu.mc_arithmetic.a[1]
.sym 76949 $abc$46512$n4447
.sym 76951 $abc$46512$n3847_1
.sym 76963 $abc$46512$n7917
.sym 76976 $abc$46512$n2533
.sym 76977 sys_clk_$glb_clk
.sym 76978 lm32_cpu.rst_i_$glb_sr
.sym 76985 lm32_cpu.mc_arithmetic.t[1]
.sym 76986 lm32_cpu.mc_arithmetic.t[2]
.sym 76987 lm32_cpu.mc_arithmetic.t[3]
.sym 76988 lm32_cpu.mc_arithmetic.t[4]
.sym 76989 lm32_cpu.mc_arithmetic.t[5]
.sym 76990 lm32_cpu.mc_arithmetic.t[6]
.sym 76991 $abc$46512$n3364
.sym 76993 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 76994 $abc$46512$n3364
.sym 76995 $abc$46512$n3670_1
.sym 76998 lm32_cpu.mc_arithmetic.p[2]
.sym 77000 $abc$46512$n4600
.sym 77006 lm32_cpu.mc_arithmetic.p[5]
.sym 77011 $abc$46512$n3847_1
.sym 77012 lm32_cpu.mc_arithmetic.a[4]
.sym 77013 lm32_cpu.mc_arithmetic.a[4]
.sym 77016 $abc$46512$n3766_1
.sym 77018 lm32_cpu.mc_arithmetic.operand_0_d[3]
.sym 77021 lm32_cpu.mc_arithmetic.t[32]
.sym 77023 $abc$46512$n3846
.sym 77025 lm32_cpu.mc_arithmetic.p[13]
.sym 77027 $abc$46512$n2532
.sym 77028 $abc$46512$n3766_1
.sym 77031 lm32_cpu.mc_arithmetic.a[3]
.sym 77032 $abc$46512$n3893
.sym 77034 lm32_cpu.mc_arithmetic.a[5]
.sym 77035 lm32_cpu.mc_arithmetic.a[6]
.sym 77038 $abc$46512$n7925
.sym 77039 lm32_cpu.mc_arithmetic.a[13]
.sym 77045 lm32_cpu.mc_arithmetic.p[8]
.sym 77046 $abc$46512$n8646
.sym 77048 lm32_cpu.mc_arithmetic.p[15]
.sym 77049 $abc$46512$n3846
.sym 77060 lm32_cpu.mc_arithmetic.a[5]
.sym 77062 $abc$46512$n3846
.sym 77063 lm32_cpu.mc_arithmetic.a[2]
.sym 77064 $abc$46512$n3607
.sym 77065 $abc$46512$n3670_1
.sym 77066 lm32_cpu.mc_arithmetic.a[7]
.sym 77067 lm32_cpu.mc_arithmetic.p[7]
.sym 77068 $abc$46512$n3847_1
.sym 77069 lm32_cpu.mc_arithmetic.a[12]
.sym 77070 $abc$46512$n4366_1
.sym 77071 lm32_cpu.mc_arithmetic.operand_0_d[6]
.sym 77072 $abc$46512$n3766_1
.sym 77073 $abc$46512$n4488
.sym 77074 lm32_cpu.mc_arithmetic.operand_0_d[3]
.sym 77075 $abc$46512$n4225
.sym 77076 lm32_cpu.mc_arithmetic.a[2]
.sym 77079 lm32_cpu.mc_arithmetic.a[6]
.sym 77083 $abc$46512$n4468
.sym 77084 $abc$46512$n4427_1
.sym 77085 lm32_cpu.mc_arithmetic.a[3]
.sym 77086 $abc$46512$n3893
.sym 77087 $abc$46512$n2533
.sym 77088 lm32_cpu.mc_arithmetic.a[1]
.sym 77089 lm32_cpu.mc_arithmetic.operand_0_d[2]
.sym 77091 $abc$46512$n3767_1
.sym 77093 lm32_cpu.mc_arithmetic.a[3]
.sym 77094 $abc$46512$n3670_1
.sym 77095 $abc$46512$n3607
.sym 77096 lm32_cpu.mc_arithmetic.operand_0_d[3]
.sym 77099 $abc$46512$n4427_1
.sym 77101 $abc$46512$n3847_1
.sym 77102 lm32_cpu.mc_arithmetic.a[2]
.sym 77105 $abc$46512$n3846
.sym 77106 $abc$46512$n3847_1
.sym 77107 lm32_cpu.mc_arithmetic.a[5]
.sym 77108 lm32_cpu.mc_arithmetic.a[6]
.sym 77111 $abc$46512$n3893
.sym 77112 lm32_cpu.mc_arithmetic.operand_0_d[6]
.sym 77113 $abc$46512$n4366_1
.sym 77117 $abc$46512$n4488
.sym 77118 $abc$46512$n4468
.sym 77119 $abc$46512$n3846
.sym 77120 lm32_cpu.mc_arithmetic.a[1]
.sym 77123 $abc$46512$n3847_1
.sym 77124 $abc$46512$n4225
.sym 77126 lm32_cpu.mc_arithmetic.a[12]
.sym 77129 $abc$46512$n3767_1
.sym 77130 $abc$46512$n3766_1
.sym 77131 lm32_cpu.mc_arithmetic.a[7]
.sym 77132 lm32_cpu.mc_arithmetic.p[7]
.sym 77135 $abc$46512$n3670_1
.sym 77136 lm32_cpu.mc_arithmetic.operand_0_d[2]
.sym 77137 lm32_cpu.mc_arithmetic.a[2]
.sym 77138 $abc$46512$n3607
.sym 77139 $abc$46512$n2533
.sym 77140 sys_clk_$glb_clk
.sym 77141 lm32_cpu.rst_i_$glb_sr
.sym 77142 lm32_cpu.mc_arithmetic.t[7]
.sym 77143 lm32_cpu.mc_arithmetic.t[8]
.sym 77144 lm32_cpu.mc_arithmetic.t[9]
.sym 77145 lm32_cpu.mc_arithmetic.t[10]
.sym 77146 lm32_cpu.mc_arithmetic.t[11]
.sym 77147 lm32_cpu.mc_arithmetic.t[12]
.sym 77148 lm32_cpu.mc_arithmetic.t[13]
.sym 77149 lm32_cpu.mc_arithmetic.t[14]
.sym 77154 lm32_cpu.mc_arithmetic.p[5]
.sym 77155 $abc$46512$n2534
.sym 77156 lm32_cpu.mc_arithmetic.b[0]
.sym 77157 lm32_cpu.mc_arithmetic.p[3]
.sym 77158 $abc$46512$n3846
.sym 77159 lm32_cpu.mc_arithmetic.operand_0_d[6]
.sym 77161 $abc$46512$n3764_1
.sym 77162 lm32_cpu.mc_arithmetic.a[6]
.sym 77164 lm32_cpu.mc_arithmetic.a[1]
.sym 77165 $abc$46512$n3607
.sym 77166 $abc$46512$n4510
.sym 77167 lm32_cpu.mc_arithmetic.p[22]
.sym 77168 $abc$46512$n3767_1
.sym 77171 lm32_cpu.mc_arithmetic.p[17]
.sym 77172 lm32_cpu.mc_arithmetic.operand_0_d[5]
.sym 77174 lm32_cpu.mc_arithmetic.p[20]
.sym 77175 lm32_cpu.mc_arithmetic.t[32]
.sym 77177 $abc$46512$n7928
.sym 77185 lm32_cpu.mc_arithmetic.p[7]
.sym 77186 lm32_cpu.mc_arithmetic.operand_0_d[13]
.sym 77188 lm32_cpu.mc_arithmetic.a[13]
.sym 77189 $abc$46512$n4582
.sym 77190 lm32_cpu.mc_arithmetic.a[8]
.sym 77191 lm32_cpu.mc_arithmetic.a[5]
.sym 77192 lm32_cpu.mc_arithmetic.p[13]
.sym 77193 $abc$46512$n4510
.sym 77194 $abc$46512$n2532
.sym 77195 $abc$46512$n3766_1
.sym 77196 lm32_cpu.mc_arithmetic.a[13]
.sym 77198 lm32_cpu.mc_arithmetic.operand_0_d[5]
.sym 77200 lm32_cpu.mc_arithmetic.p[8]
.sym 77201 $abc$46512$n4510
.sym 77202 lm32_cpu.mc_arithmetic.t[14]
.sym 77203 $abc$46512$n3767_1
.sym 77205 $abc$46512$n3670_1
.sym 77206 $abc$46512$n3607
.sym 77207 lm32_cpu.mc_arithmetic.t[32]
.sym 77208 lm32_cpu.mc_arithmetic.t[8]
.sym 77210 $abc$46512$n7924
.sym 77212 $abc$46512$n3766_1
.sym 77213 $abc$46512$n4583
.sym 77214 $abc$46512$n3846
.sym 77216 $abc$46512$n3767_1
.sym 77217 $abc$46512$n3766_1
.sym 77218 lm32_cpu.mc_arithmetic.p[13]
.sym 77219 lm32_cpu.mc_arithmetic.a[13]
.sym 77222 $abc$46512$n4583
.sym 77223 $abc$46512$n4582
.sym 77224 lm32_cpu.mc_arithmetic.p[8]
.sym 77225 $abc$46512$n3846
.sym 77230 $abc$46512$n7924
.sym 77234 lm32_cpu.mc_arithmetic.t[14]
.sym 77235 lm32_cpu.mc_arithmetic.p[13]
.sym 77236 lm32_cpu.mc_arithmetic.t[32]
.sym 77237 $abc$46512$n4510
.sym 77240 $abc$46512$n3766_1
.sym 77241 lm32_cpu.mc_arithmetic.p[8]
.sym 77242 $abc$46512$n3767_1
.sym 77243 lm32_cpu.mc_arithmetic.a[8]
.sym 77246 $abc$46512$n3607
.sym 77247 lm32_cpu.mc_arithmetic.operand_0_d[5]
.sym 77248 lm32_cpu.mc_arithmetic.a[5]
.sym 77249 $abc$46512$n3670_1
.sym 77252 lm32_cpu.mc_arithmetic.p[7]
.sym 77253 $abc$46512$n4510
.sym 77254 lm32_cpu.mc_arithmetic.t[8]
.sym 77255 lm32_cpu.mc_arithmetic.t[32]
.sym 77258 lm32_cpu.mc_arithmetic.operand_0_d[13]
.sym 77259 lm32_cpu.mc_arithmetic.a[13]
.sym 77260 $abc$46512$n3607
.sym 77261 $abc$46512$n3670_1
.sym 77262 $abc$46512$n2532
.sym 77263 sys_clk_$glb_clk
.sym 77264 lm32_cpu.rst_i_$glb_sr
.sym 77265 lm32_cpu.mc_arithmetic.t[15]
.sym 77266 lm32_cpu.mc_arithmetic.t[16]
.sym 77267 lm32_cpu.mc_arithmetic.t[17]
.sym 77268 lm32_cpu.mc_arithmetic.t[18]
.sym 77269 lm32_cpu.mc_arithmetic.t[19]
.sym 77270 lm32_cpu.mc_arithmetic.t[20]
.sym 77271 lm32_cpu.mc_arithmetic.t[21]
.sym 77272 lm32_cpu.mc_arithmetic.t[22]
.sym 77273 lm32_cpu.pc_x[1]
.sym 77275 lm32_cpu.pc_x[21]
.sym 77276 lm32_cpu.pc_x[1]
.sym 77278 lm32_cpu.mc_arithmetic.t[13]
.sym 77279 $abc$46512$n4510
.sym 77280 lm32_cpu.mc_arithmetic.p[7]
.sym 77281 lm32_cpu.mc_arithmetic.p[8]
.sym 77282 $abc$46512$n2532
.sym 77283 lm32_cpu.mc_arithmetic.a[12]
.sym 77284 $abc$46512$n7921
.sym 77285 $abc$46512$n4565_1
.sym 77287 lm32_cpu.mc_arithmetic.b[0]
.sym 77289 lm32_cpu.mc_arithmetic.p[28]
.sym 77291 $PACKER_VCC_NET_$glb_clk
.sym 77293 lm32_cpu.mc_arithmetic.t[32]
.sym 77295 $abc$46512$n2531
.sym 77297 $abc$46512$n7933
.sym 77298 $abc$46512$n3766_1
.sym 77299 $abc$46512$n2531
.sym 77300 lm32_cpu.mc_arithmetic.operand_0_d[3]
.sym 77307 lm32_cpu.mc_arithmetic.p[14]
.sym 77309 $abc$46512$n3766_1
.sym 77310 $abc$46512$n4326_1
.sym 77311 lm32_cpu.mc_arithmetic.operand_0_d[8]
.sym 77312 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 77316 lm32_cpu.mc_arithmetic.a[7]
.sym 77317 $abc$46512$n3670_1
.sym 77318 lm32_cpu.mc_arithmetic.a[15]
.sym 77319 lm32_cpu.mc_arithmetic.t[32]
.sym 77321 lm32_cpu.mc_arithmetic.a[8]
.sym 77322 $abc$46512$n3766_1
.sym 77323 lm32_cpu.mc_arithmetic.t[16]
.sym 77324 $abc$46512$n4306_1
.sym 77325 lm32_cpu.mc_arithmetic.p[15]
.sym 77326 $abc$46512$n4510
.sym 77327 lm32_cpu.mc_arithmetic.a[9]
.sym 77328 $abc$46512$n3767_1
.sym 77329 $abc$46512$n3847_1
.sym 77331 lm32_cpu.mc_arithmetic.a[14]
.sym 77333 $abc$46512$n2533
.sym 77334 $abc$46512$n3607
.sym 77335 lm32_cpu.mc_arithmetic.p[9]
.sym 77339 $abc$46512$n4510
.sym 77340 lm32_cpu.mc_arithmetic.t[16]
.sym 77341 lm32_cpu.mc_arithmetic.t[32]
.sym 77342 lm32_cpu.mc_arithmetic.p[15]
.sym 77345 $abc$46512$n3766_1
.sym 77346 lm32_cpu.mc_arithmetic.a[14]
.sym 77347 lm32_cpu.mc_arithmetic.p[14]
.sym 77348 $abc$46512$n3767_1
.sym 77351 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 77352 $abc$46512$n3607
.sym 77353 $abc$46512$n3670_1
.sym 77354 lm32_cpu.mc_arithmetic.a[9]
.sym 77357 $abc$46512$n3766_1
.sym 77358 $abc$46512$n3767_1
.sym 77359 lm32_cpu.mc_arithmetic.a[9]
.sym 77360 lm32_cpu.mc_arithmetic.p[9]
.sym 77363 $abc$46512$n3670_1
.sym 77364 $abc$46512$n3607
.sym 77365 lm32_cpu.mc_arithmetic.a[8]
.sym 77366 lm32_cpu.mc_arithmetic.operand_0_d[8]
.sym 77370 lm32_cpu.mc_arithmetic.a[8]
.sym 77371 $abc$46512$n3847_1
.sym 77372 $abc$46512$n4306_1
.sym 77375 $abc$46512$n3767_1
.sym 77376 lm32_cpu.mc_arithmetic.a[15]
.sym 77377 $abc$46512$n3766_1
.sym 77378 lm32_cpu.mc_arithmetic.p[15]
.sym 77381 lm32_cpu.mc_arithmetic.a[7]
.sym 77382 $abc$46512$n4326_1
.sym 77383 $abc$46512$n3847_1
.sym 77385 $abc$46512$n2533
.sym 77386 sys_clk_$glb_clk
.sym 77387 lm32_cpu.rst_i_$glb_sr
.sym 77388 lm32_cpu.mc_arithmetic.t[23]
.sym 77389 lm32_cpu.mc_arithmetic.t[24]
.sym 77390 lm32_cpu.mc_arithmetic.t[25]
.sym 77391 lm32_cpu.mc_arithmetic.t[26]
.sym 77392 lm32_cpu.mc_arithmetic.t[27]
.sym 77393 lm32_cpu.mc_arithmetic.t[28]
.sym 77394 lm32_cpu.mc_arithmetic.t[29]
.sym 77395 lm32_cpu.mc_arithmetic.t[30]
.sym 77397 $abc$46512$n4510
.sym 77398 lm32_cpu.pc_x[17]
.sym 77399 lm32_cpu.mc_arithmetic.operand_0_d[6]
.sym 77400 $abc$46512$n4559_1
.sym 77401 lm32_cpu.mc_arithmetic.p[14]
.sym 77402 lm32_cpu.mc_arithmetic.a[9]
.sym 77403 $abc$46512$n7930
.sym 77404 lm32_cpu.mc_arithmetic.operand_0_d[11]
.sym 77405 $abc$46512$n3820_1
.sym 77406 lm32_cpu.mc_arithmetic.t[32]
.sym 77407 lm32_cpu.mc_arithmetic.operand_0_d[8]
.sym 77408 $abc$46512$n2533
.sym 77409 lm32_cpu.mc_arithmetic.p[21]
.sym 77410 sram_bus_dat_w[5]
.sym 77411 $abc$46512$n3765_1
.sym 77412 $abc$46512$n7937
.sym 77413 $abc$46512$n7932
.sym 77414 $abc$46512$n2533
.sym 77415 $abc$46512$n3822
.sym 77416 lm32_cpu.mc_arithmetic.b[20]
.sym 77417 $abc$46512$n7943
.sym 77418 $abc$46512$n2532
.sym 77420 $abc$46512$n3767_1
.sym 77421 lm32_cpu.mc_arithmetic.t[32]
.sym 77423 $abc$46512$n3766_1
.sym 77429 $abc$46512$n3767_1
.sym 77430 lm32_cpu.mc_arithmetic.a[15]
.sym 77431 $abc$46512$n3847_1
.sym 77432 lm32_cpu.mc_arithmetic.a[16]
.sym 77435 lm32_cpu.mc_arithmetic.a[16]
.sym 77438 $abc$46512$n3670_1
.sym 77440 $abc$46512$n2533
.sym 77441 lm32_cpu.mc_arithmetic.p[17]
.sym 77444 lm32_cpu.mc_arithmetic.p[16]
.sym 77448 $abc$46512$n3607
.sym 77449 lm32_cpu.mc_arithmetic.a[17]
.sym 77451 lm32_cpu.mc_arithmetic.p[22]
.sym 77452 $abc$46512$n4146_1
.sym 77453 $abc$46512$n3766_1
.sym 77455 lm32_cpu.mc_arithmetic.operand_0_d[16]
.sym 77456 $abc$46512$n7931
.sym 77457 lm32_cpu.mc_arithmetic.operand_0_d[17]
.sym 77458 $abc$46512$n4164_1
.sym 77464 lm32_cpu.mc_arithmetic.p[22]
.sym 77468 lm32_cpu.mc_arithmetic.a[16]
.sym 77469 $abc$46512$n3767_1
.sym 77470 $abc$46512$n3766_1
.sym 77471 lm32_cpu.mc_arithmetic.p[16]
.sym 77474 $abc$46512$n3767_1
.sym 77475 $abc$46512$n3766_1
.sym 77476 lm32_cpu.mc_arithmetic.a[17]
.sym 77477 lm32_cpu.mc_arithmetic.p[17]
.sym 77480 lm32_cpu.mc_arithmetic.a[15]
.sym 77481 $abc$46512$n3847_1
.sym 77483 $abc$46512$n4164_1
.sym 77486 $abc$46512$n3847_1
.sym 77487 $abc$46512$n4146_1
.sym 77489 lm32_cpu.mc_arithmetic.a[16]
.sym 77492 $abc$46512$n3607
.sym 77493 $abc$46512$n3670_1
.sym 77494 lm32_cpu.mc_arithmetic.operand_0_d[16]
.sym 77495 lm32_cpu.mc_arithmetic.a[16]
.sym 77500 $abc$46512$n7931
.sym 77504 $abc$46512$n3607
.sym 77505 lm32_cpu.mc_arithmetic.a[17]
.sym 77506 lm32_cpu.mc_arithmetic.operand_0_d[17]
.sym 77507 $abc$46512$n3670_1
.sym 77508 $abc$46512$n2533
.sym 77509 sys_clk_$glb_clk
.sym 77510 lm32_cpu.rst_i_$glb_sr
.sym 77511 lm32_cpu.mc_arithmetic.t[31]
.sym 77512 $auto$alumacc.cc:474:replace_alu$4525.C[32]
.sym 77513 $abc$46512$n4535_1
.sym 77514 $abc$46512$n3794
.sym 77515 $abc$46512$n4541_1
.sym 77516 lm32_cpu.mc_arithmetic.p[24]
.sym 77517 lm32_cpu.mc_arithmetic.p[22]
.sym 77518 $abc$46512$n3770_1
.sym 77519 $abc$46512$n3767_1
.sym 77520 $abc$46512$n4510
.sym 77522 $abc$46512$n6943_1
.sym 77523 lm32_cpu.mc_arithmetic.p[26]
.sym 77524 spiflash_bus_adr[6]
.sym 77525 lm32_cpu.mc_arithmetic.b[26]
.sym 77526 lm32_cpu.mc_arithmetic.p[28]
.sym 77527 $abc$46512$n4538_1
.sym 77528 lm32_cpu.mc_arithmetic.a[15]
.sym 77529 lm32_cpu.mc_arithmetic.p[27]
.sym 77530 $abc$46512$n3893
.sym 77531 lm32_cpu.mc_arithmetic.a[16]
.sym 77532 $abc$46512$n3764_1
.sym 77533 lm32_cpu.mc_arithmetic.a[17]
.sym 77534 $abc$46512$n3670_1
.sym 77535 $abc$46512$n5526_1
.sym 77536 $abc$46512$n7938
.sym 77537 $abc$46512$n7939
.sym 77538 $abc$46512$n3764_1
.sym 77539 $abc$46512$n7942
.sym 77540 $abc$46512$n4510
.sym 77541 lm32_cpu.mc_arithmetic.t[28]
.sym 77543 $abc$46512$n8000
.sym 77544 $abc$46512$n3607
.sym 77545 $abc$46512$n4510
.sym 77546 $abc$46512$n3846
.sym 77553 $abc$46512$n7936
.sym 77554 $abc$46512$n8000
.sym 77557 $abc$46512$n3764_1
.sym 77558 $abc$46512$n6035
.sym 77562 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 77563 $PACKER_VCC_NET_$glb_clk
.sym 77565 lm32_cpu.mc_arithmetic.b[21]
.sym 77566 $abc$46512$n3670_1
.sym 77569 $abc$46512$n7941
.sym 77574 $abc$46512$n7940
.sym 77576 lm32_cpu.mc_arithmetic.b[20]
.sym 77577 $auto$alumacc.cc:474:replace_alu$4525.C[32]
.sym 77585 $abc$46512$n7940
.sym 77591 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 77597 $PACKER_VCC_NET_$glb_clk
.sym 77599 $auto$alumacc.cc:474:replace_alu$4525.C[32]
.sym 77605 $abc$46512$n7941
.sym 77609 lm32_cpu.mc_arithmetic.b[21]
.sym 77615 $abc$46512$n3764_1
.sym 77617 $abc$46512$n3670_1
.sym 77618 $abc$46512$n6035
.sym 77624 lm32_cpu.mc_arithmetic.b[20]
.sym 77627 $abc$46512$n7936
.sym 77631 $abc$46512$n8000
.sym 77632 sys_clk_$glb_clk
.sym 77634 $abc$46512$n4087
.sym 77635 $abc$46512$n7935
.sym 77636 $abc$46512$n3797
.sym 77637 $abc$46512$n7934
.sym 77638 $abc$46512$n3773
.sym 77639 lm32_cpu.mc_arithmetic.divide_by_zero_x
.sym 77640 $abc$46512$n3778_1
.sym 77641 $abc$46512$n3775_1
.sym 77642 lm32_cpu.mc_arithmetic.p[30]
.sym 77644 lm32_cpu.branch_target_x[6]
.sym 77645 $abc$46512$n3607
.sym 77646 lm32_cpu.mc_arithmetic.p[29]
.sym 77647 lm32_cpu.mc_arithmetic.p[22]
.sym 77648 $abc$46512$n2531
.sym 77649 $auto$alumacc.cc:474:replace_alu$4540.C[31]
.sym 77650 $abc$46512$n3847_1
.sym 77651 $abc$46512$n3846
.sym 77652 lm32_cpu.mc_arithmetic.t[32]
.sym 77653 $abc$46512$n3764_1
.sym 77654 lm32_cpu.mc_arithmetic.p[20]
.sym 77656 $abc$46512$n2534
.sym 77657 lm32_cpu.mc_arithmetic.b[0]
.sym 77658 lm32_cpu.mc_arithmetic.b[23]
.sym 77659 lm32_cpu.mc_arithmetic.t[32]
.sym 77660 $abc$46512$n3670_1
.sym 77661 $abc$46512$n3847_1
.sym 77662 lm32_cpu.mc_arithmetic.b[22]
.sym 77663 lm32_cpu.mc_arithmetic.operand_0_d[5]
.sym 77664 $abc$46512$n5416
.sym 77665 lm32_cpu.mc_arithmetic.operand_0_d[31]
.sym 77666 lm32_cpu.mc_arithmetic.p[22]
.sym 77667 lm32_cpu.mc_arithmetic.state[2]
.sym 77668 $abc$46512$n3607
.sym 77669 $abc$46512$n3670_1
.sym 77675 $abc$46512$n3786
.sym 77676 $abc$46512$n3782
.sym 77678 lm32_cpu.mc_arithmetic.state[2]
.sym 77679 $abc$46512$n3764_1
.sym 77680 lm32_cpu.mc_arithmetic.b[22]
.sym 77682 lm32_cpu.mc_arithmetic.b[21]
.sym 77683 $abc$46512$n3784_1
.sym 77684 lm32_cpu.mc_arithmetic.b[23]
.sym 77686 $abc$46512$n2534
.sym 77687 $abc$46512$n3780
.sym 77691 lm32_cpu.mc_arithmetic.b[20]
.sym 77693 lm32_cpu.mc_arithmetic.b[24]
.sym 77695 lm32_cpu.mc_arithmetic.b[26]
.sym 77697 lm32_cpu.mc_arithmetic.b[25]
.sym 77698 $abc$46512$n3764_1
.sym 77701 lm32_cpu.mc_arithmetic.b[26]
.sym 77710 lm32_cpu.mc_arithmetic.b[25]
.sym 77717 lm32_cpu.mc_arithmetic.b[24]
.sym 77720 lm32_cpu.mc_arithmetic.b[25]
.sym 77721 $abc$46512$n3782
.sym 77722 $abc$46512$n3764_1
.sym 77723 lm32_cpu.mc_arithmetic.state[2]
.sym 77726 $abc$46512$n3784_1
.sym 77727 lm32_cpu.mc_arithmetic.b[24]
.sym 77728 lm32_cpu.mc_arithmetic.state[2]
.sym 77729 $abc$46512$n3764_1
.sym 77732 lm32_cpu.mc_arithmetic.b[26]
.sym 77733 lm32_cpu.mc_arithmetic.state[2]
.sym 77734 $abc$46512$n3764_1
.sym 77735 $abc$46512$n3780
.sym 77738 lm32_cpu.mc_arithmetic.state[2]
.sym 77739 $abc$46512$n3786
.sym 77740 $abc$46512$n3764_1
.sym 77741 lm32_cpu.mc_arithmetic.b[23]
.sym 77747 lm32_cpu.mc_arithmetic.b[26]
.sym 77750 lm32_cpu.mc_arithmetic.b[21]
.sym 77751 lm32_cpu.mc_arithmetic.b[23]
.sym 77752 lm32_cpu.mc_arithmetic.b[22]
.sym 77753 lm32_cpu.mc_arithmetic.b[20]
.sym 77754 $abc$46512$n2534
.sym 77755 sys_clk_$glb_clk
.sym 77756 lm32_cpu.rst_i_$glb_sr
.sym 77757 $abc$46512$n3845
.sym 77758 $abc$46512$n3895
.sym 77759 $abc$46512$n3952
.sym 77760 lm32_cpu.mc_arithmetic.a[28]
.sym 77761 lm32_cpu.mc_arithmetic.a[31]
.sym 77762 lm32_cpu.mc_arithmetic.a[30]
.sym 77763 lm32_cpu.mc_arithmetic.a[29]
.sym 77764 $abc$46512$n3932
.sym 77768 lm32_cpu.pc_x[29]
.sym 77769 $abc$46512$n3786
.sym 77770 $abc$46512$n3778_1
.sym 77771 $abc$46512$n8013
.sym 77772 $abc$46512$n4905_1
.sym 77773 lm32_cpu.mc_arithmetic.p[28]
.sym 77774 lm32_cpu.mc_arithmetic.a[25]
.sym 77775 $abc$46512$n3847_1
.sym 77776 lm32_cpu.mc_arithmetic.a[19]
.sym 77777 $abc$46512$n6035
.sym 77778 $abc$46512$n3846
.sym 77780 $abc$46512$n3782
.sym 77783 lm32_cpu.branch_target_x[13]
.sym 77784 $abc$46512$n2531
.sym 77785 lm32_cpu.mc_arithmetic.operand_0_d[29]
.sym 77788 $abc$46512$n2531
.sym 77789 lm32_cpu.size_d[0]
.sym 77790 $abc$46512$n3891
.sym 77791 lm32_cpu.logic_op_d[3]
.sym 77792 lm32_cpu.mc_arithmetic.operand_0_d[28]
.sym 77800 $abc$46512$n2531
.sym 77803 lm32_cpu.mc_arithmetic.b[26]
.sym 77806 $abc$46512$n4635
.sym 77807 lm32_cpu.mc_arithmetic.b[24]
.sym 77808 lm32_cpu.mc_arithmetic.b[22]
.sym 77809 lm32_cpu.mc_arithmetic.b[25]
.sym 77810 $abc$46512$n3764_1
.sym 77811 $abc$46512$n5534_1
.sym 77813 $abc$46512$n5536_1
.sym 77816 $abc$46512$n3846
.sym 77819 $abc$46512$n5535
.sym 77821 lm32_cpu.mc_arithmetic.b[31]
.sym 77822 lm32_cpu.mc_arithmetic.b[27]
.sym 77826 lm32_cpu.mc_arithmetic.b[30]
.sym 77829 $abc$46512$n4609
.sym 77832 lm32_cpu.mc_arithmetic.b[22]
.sym 77834 $abc$46512$n3764_1
.sym 77837 lm32_cpu.mc_arithmetic.b[27]
.sym 77844 lm32_cpu.mc_arithmetic.b[30]
.sym 77849 $abc$46512$n5535
.sym 77850 $abc$46512$n5536_1
.sym 77852 $abc$46512$n5534_1
.sym 77856 lm32_cpu.mc_arithmetic.b[27]
.sym 77858 $abc$46512$n3764_1
.sym 77861 lm32_cpu.mc_arithmetic.b[27]
.sym 77862 lm32_cpu.mc_arithmetic.b[25]
.sym 77863 lm32_cpu.mc_arithmetic.b[26]
.sym 77864 lm32_cpu.mc_arithmetic.b[24]
.sym 77870 lm32_cpu.mc_arithmetic.b[31]
.sym 77873 lm32_cpu.mc_arithmetic.b[31]
.sym 77874 $abc$46512$n4609
.sym 77875 $abc$46512$n4635
.sym 77876 $abc$46512$n3846
.sym 77877 $abc$46512$n2531
.sym 77878 sys_clk_$glb_clk
.sym 77879 lm32_cpu.rst_i_$glb_sr
.sym 77881 $abc$46512$n4724
.sym 77882 $abc$46512$n3892
.sym 77883 $abc$46512$n3891
.sym 77884 $abc$46512$n6926_1
.sym 77885 lm32_cpu.pc_x[15]
.sym 77887 $abc$46512$n5365_1
.sym 77889 spiflash_bus_adr[0]
.sym 77890 $abc$46512$n4994
.sym 77891 $abc$46512$n7128_1
.sym 77892 $abc$46512$n3788
.sym 77893 $abc$46512$n3764_1
.sym 77894 lm32_cpu.logic_op_d[3]
.sym 77895 lm32_cpu.mc_arithmetic.a[28]
.sym 77896 lm32_cpu.mc_result_x[30]
.sym 77898 $abc$46512$n1649
.sym 77899 lm32_cpu.mc_arithmetic.operand_0_d[24]
.sym 77900 $abc$46512$n2534
.sym 77901 lm32_cpu.load_store_unit.store_data_x[9]
.sym 77902 lm32_cpu.mc_arithmetic.operand_1_d[2]
.sym 77903 $abc$46512$n3764_1
.sym 77904 lm32_cpu.pc_f[14]
.sym 77906 lm32_cpu.size_d[1]
.sym 77907 lm32_cpu.pc_f[13]
.sym 77908 lm32_cpu.x_result_sel_sext_d
.sym 77909 lm32_cpu.mc_arithmetic.operand_0_d[27]
.sym 77910 $abc$46512$n2532
.sym 77911 lm32_cpu.mc_arithmetic.operand_0_d[30]
.sym 77912 lm32_cpu.mc_arithmetic.operand_0_d[21]
.sym 77913 $abc$46512$n7943
.sym 77914 lm32_cpu.pc_f[6]
.sym 77915 $abc$46512$n3656
.sym 77921 $abc$46512$n6978
.sym 77922 $abc$46512$n3846
.sym 77924 $abc$46512$n4687
.sym 77925 $abc$46512$n3777
.sym 77927 $abc$46512$n6976
.sym 77928 $abc$46512$n4714
.sym 77929 $abc$46512$n3764_1
.sym 77930 $abc$46512$n3764_1
.sym 77931 $abc$46512$n6980_1
.sym 77932 lm32_cpu.mc_arithmetic.b[25]
.sym 77934 $abc$46512$n3607
.sym 77937 lm32_cpu.mc_arithmetic.b[23]
.sym 77938 $abc$46512$n4724
.sym 77939 $abc$46512$n4676
.sym 77941 $abc$46512$n4686
.sym 77942 lm32_cpu.mc_arithmetic.b[26]
.sym 77946 lm32_cpu.mc_arithmetic.b[24]
.sym 77948 $abc$46512$n2531
.sym 77951 $abc$46512$n4703_1
.sym 77954 $abc$46512$n3607
.sym 77955 $abc$46512$n4714
.sym 77956 $abc$46512$n6978
.sym 77961 $abc$46512$n6976
.sym 77962 $abc$46512$n4703_1
.sym 77963 $abc$46512$n3607
.sym 77967 $abc$46512$n4724
.sym 77968 $abc$46512$n3607
.sym 77969 $abc$46512$n6980_1
.sym 77973 $abc$46512$n4686
.sym 77974 $abc$46512$n4687
.sym 77978 lm32_cpu.mc_arithmetic.b[25]
.sym 77979 $abc$46512$n3846
.sym 77980 $abc$46512$n3764_1
.sym 77981 lm32_cpu.mc_arithmetic.b[26]
.sym 77984 $abc$46512$n3846
.sym 77985 $abc$46512$n4676
.sym 77986 lm32_cpu.mc_arithmetic.b[26]
.sym 77987 $abc$46512$n3777
.sym 77990 lm32_cpu.mc_arithmetic.b[24]
.sym 77991 $abc$46512$n3846
.sym 77992 lm32_cpu.mc_arithmetic.b[25]
.sym 77993 $abc$46512$n3764_1
.sym 77996 $abc$46512$n3764_1
.sym 77997 lm32_cpu.mc_arithmetic.b[24]
.sym 77998 $abc$46512$n3846
.sym 77999 lm32_cpu.mc_arithmetic.b[23]
.sym 78000 $abc$46512$n2531
.sym 78001 sys_clk_$glb_clk
.sym 78002 lm32_cpu.rst_i_$glb_sr
.sym 78003 lm32_cpu.mc_arithmetic.operand_0_d[7]
.sym 78004 lm32_cpu.decoder.op_wcsr
.sym 78005 lm32_cpu.x_bypass_enable_d
.sym 78006 $abc$46512$n4634
.sym 78007 storage_1[9][4]
.sym 78008 $abc$46512$n6612
.sym 78009 lm32_cpu.x_result_sel_csr_d
.sym 78010 $abc$46512$n6581
.sym 78011 $abc$46512$n7056_1
.sym 78013 request[0]
.sym 78014 $abc$46512$n7056_1
.sym 78015 $abc$46512$n3764_1
.sym 78016 lm32_cpu.size_d[1]
.sym 78018 lm32_cpu.load_store_unit.d_dat_o[27]
.sym 78019 $abc$46512$n3893
.sym 78022 lm32_cpu.mc_arithmetic.operand_1_d[4]
.sym 78023 lm32_cpu.sign_extend_d
.sym 78025 lm32_cpu.pc_f[15]
.sym 78027 lm32_cpu.mc_arithmetic.operand_0_d[19]
.sym 78028 lm32_cpu.instruction_unit.instruction_d[30]
.sym 78029 $abc$46512$n8000
.sym 78031 lm32_cpu.sign_extend_d
.sym 78032 lm32_cpu.mc_arithmetic.operand_0_d[29]
.sym 78033 $abc$46512$n3659_1
.sym 78034 $abc$46512$n6581
.sym 78035 $abc$46512$n4626
.sym 78036 $abc$46512$n3607
.sym 78037 lm32_cpu.logic_op_d[3]
.sym 78038 $abc$46512$n5347
.sym 78046 lm32_cpu.x_result_sel_sext_d
.sym 78049 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 78050 $abc$46512$n4644
.sym 78052 $abc$46512$n4626
.sym 78053 $abc$46512$n5506_1
.sym 78054 $abc$46512$n4627
.sym 78056 lm32_cpu.x_result_sel_mc_arith_d
.sym 78058 $abc$46512$n3891
.sym 78060 $abc$46512$n3891
.sym 78061 lm32_cpu.size_d[0]
.sym 78062 $abc$46512$n7964
.sym 78063 lm32_cpu.logic_op_d[3]
.sym 78064 lm32_cpu.instruction_unit.instruction_d[30]
.sym 78066 lm32_cpu.x_result_sel_csr_d
.sym 78067 lm32_cpu.pc_f[15]
.sym 78069 lm32_cpu.size_d[1]
.sym 78070 $abc$46512$n5364_1
.sym 78071 lm32_cpu.sign_extend_d
.sym 78072 $abc$46512$n4148_1
.sym 78074 lm32_cpu.pc_f[6]
.sym 78075 $abc$46512$n6943_1
.sym 78077 lm32_cpu.instruction_unit.instruction_d[30]
.sym 78080 $abc$46512$n4627
.sym 78084 $abc$46512$n4644
.sym 78086 lm32_cpu.x_result_sel_csr_d
.sym 78089 lm32_cpu.size_d[1]
.sym 78090 lm32_cpu.logic_op_d[3]
.sym 78091 lm32_cpu.sign_extend_d
.sym 78092 lm32_cpu.size_d[0]
.sym 78095 lm32_cpu.pc_f[15]
.sym 78097 $abc$46512$n4148_1
.sym 78098 $abc$46512$n3891
.sym 78102 lm32_cpu.pc_f[6]
.sym 78103 $abc$46512$n6943_1
.sym 78104 $abc$46512$n3891
.sym 78107 lm32_cpu.x_result_sel_mc_arith_d
.sym 78108 $abc$46512$n5506_1
.sym 78109 $abc$46512$n4626
.sym 78110 lm32_cpu.x_result_sel_sext_d
.sym 78116 $abc$46512$n5364_1
.sym 78119 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 78123 $abc$46512$n7964
.sym 78124 sys_clk_$glb_clk
.sym 78126 $abc$46512$n5504_1
.sym 78127 $abc$46512$n3659_1
.sym 78128 $abc$46512$n5364_1
.sym 78129 lm32_cpu.store_d
.sym 78130 $abc$46512$n3673_1
.sym 78131 $abc$46512$n6585
.sym 78132 $abc$46512$n3636
.sym 78133 lm32_cpu.pc_d[6]
.sym 78134 spiflash_bus_adr[4]
.sym 78135 lm32_cpu.branch_target_d[4]
.sym 78136 lm32_cpu.branch_target_d[4]
.sym 78137 spiflash_bus_adr[4]
.sym 78138 lm32_cpu.instruction_unit.instruction_d[9]
.sym 78140 $abc$46512$n4348_1
.sym 78141 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 78143 lm32_cpu.sign_extend_d
.sym 78144 lm32_cpu.x_result_sel_mc_arith_d
.sym 78145 lm32_cpu.size_d[0]
.sym 78146 $abc$46512$n4644
.sym 78150 lm32_cpu.mc_arithmetic.operand_0_d[21]
.sym 78151 lm32_cpu.pc_f[29]
.sym 78152 $abc$46512$n2453
.sym 78153 lm32_cpu.mc_arithmetic.operand_0_d[17]
.sym 78154 storage_1[9][4]
.sym 78155 lm32_cpu.mc_arithmetic.operand_0_d[29]
.sym 78156 $abc$46512$n3849
.sym 78157 lm32_cpu.mc_arithmetic.operand_0_d[31]
.sym 78158 lm32_cpu.pc_x[0]
.sym 78159 lm32_cpu.mc_arithmetic.operand_0_d[5]
.sym 78160 $abc$46512$n3607
.sym 78161 lm32_cpu.instruction_unit.instruction_d[15]
.sym 78169 $abc$46512$n3891
.sym 78170 lm32_cpu.m_result_sel_compare_d
.sym 78172 $abc$46512$n4620
.sym 78173 $abc$46512$n5503
.sym 78174 lm32_cpu.instruction_unit.branch_predict_address_d[19]
.sym 78175 lm32_cpu.instruction_unit.instruction_d[31]
.sym 78176 lm32_cpu.pc_f[14]
.sym 78177 lm32_cpu.pc_f[13]
.sym 78178 lm32_cpu.instruction_unit.branch_predict_address_d[14]
.sym 78179 lm32_cpu.pc_f[19]
.sym 78182 $abc$46512$n6854
.sym 78183 $abc$46512$n5504_1
.sym 78185 $abc$46512$n5364_1
.sym 78186 $abc$46512$n4184_1
.sym 78188 lm32_cpu.instruction_unit.instruction_d[30]
.sym 78189 $abc$46512$n6894_1
.sym 78191 lm32_cpu.pc_f[12]
.sym 78193 $abc$46512$n4166_1
.sym 78194 $abc$46512$n6581
.sym 78201 $abc$46512$n4184_1
.sym 78202 $abc$46512$n3891
.sym 78203 lm32_cpu.pc_f[13]
.sym 78206 lm32_cpu.instruction_unit.branch_predict_address_d[19]
.sym 78207 $abc$46512$n5364_1
.sym 78209 $abc$46512$n6854
.sym 78212 $abc$46512$n5504_1
.sym 78213 lm32_cpu.instruction_unit.instruction_d[30]
.sym 78214 $abc$46512$n5503
.sym 78215 lm32_cpu.instruction_unit.instruction_d[31]
.sym 78219 lm32_cpu.pc_f[14]
.sym 78220 $abc$46512$n4166_1
.sym 78221 $abc$46512$n3891
.sym 78224 $abc$46512$n3891
.sym 78225 lm32_cpu.pc_f[19]
.sym 78226 $abc$46512$n6854
.sym 78230 $abc$46512$n4620
.sym 78232 lm32_cpu.m_result_sel_compare_d
.sym 78233 $abc$46512$n6581
.sym 78236 $abc$46512$n6894_1
.sym 78237 lm32_cpu.pc_f[12]
.sym 78238 $abc$46512$n3891
.sym 78242 $abc$46512$n4166_1
.sym 78243 lm32_cpu.instruction_unit.branch_predict_address_d[14]
.sym 78245 $abc$46512$n5364_1
.sym 78246 $abc$46512$n2454_$glb_ce
.sym 78247 sys_clk_$glb_clk
.sym 78248 lm32_cpu.rst_i_$glb_sr
.sym 78249 lm32_cpu.branch_target_x[1]
.sym 78250 lm32_cpu.pc_x[15]
.sym 78251 lm32_cpu.pc_x[0]
.sym 78252 lm32_cpu.pc_x[5]
.sym 78253 lm32_cpu.branch_target_x[13]
.sym 78254 lm32_cpu.pc_x[6]
.sym 78255 lm32_cpu.branch_target_x[29]
.sym 78256 lm32_cpu.branch_target_x[5]
.sym 78259 $abc$46512$n4625
.sym 78260 $abc$46512$n7018_1
.sym 78261 lm32_cpu.branch_target_x[8]
.sym 78262 lm32_cpu.load_store_unit.store_data_x[9]
.sym 78263 $abc$46512$n3637
.sym 78264 $abc$46512$n7022
.sym 78265 lm32_cpu.load_store_unit.store_data_x[9]
.sym 78266 $abc$46512$n6918_1
.sym 78267 lm32_cpu.pc_f[19]
.sym 78268 sram_bus_dat_w[0]
.sym 78269 $abc$46512$n4967
.sym 78271 $abc$46512$n4625
.sym 78272 lm32_cpu.pc_f[23]
.sym 78273 lm32_cpu.decoder.branch_offset[21]
.sym 78274 lm32_cpu.branch_target_x[13]
.sym 78275 lm32_cpu.store_d
.sym 78276 lm32_cpu.mc_arithmetic.operand_0_d[28]
.sym 78277 $abc$46512$n6815
.sym 78278 storage_1[0][4]
.sym 78279 $abc$46512$n4166_1
.sym 78280 $abc$46512$n2567
.sym 78281 lm32_cpu.mc_arithmetic.operand_0_d[29]
.sym 78282 $abc$46512$n3891
.sym 78283 $abc$46512$n6666
.sym 78284 lm32_cpu.pc_f[3]
.sym 78291 lm32_cpu.size_d[1]
.sym 78292 lm32_cpu.sign_extend_d
.sym 78293 lm32_cpu.pc_x[16]
.sym 78294 lm32_cpu.instruction_unit.instruction_d[30]
.sym 78295 $abc$46512$n3656
.sym 78296 $abc$46512$n3636
.sym 78297 $abc$46512$n3993
.sym 78299 $abc$46512$n5183_1
.sym 78300 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 78301 lm32_cpu.branch_predict_d
.sym 78304 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 78306 $abc$46512$n3891
.sym 78307 $abc$46512$n4626
.sym 78308 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 78309 lm32_cpu.logic_op_d[3]
.sym 78313 lm32_cpu.pc_f[23]
.sym 78314 lm32_cpu.instruction_unit.branch_target_m[16]
.sym 78316 $abc$46512$n4628_1
.sym 78317 $abc$46512$n7969
.sym 78321 lm32_cpu.instruction_unit.instruction_d[15]
.sym 78323 $abc$46512$n5183_1
.sym 78324 lm32_cpu.instruction_unit.branch_target_m[16]
.sym 78326 lm32_cpu.pc_x[16]
.sym 78329 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 78335 lm32_cpu.instruction_unit.instruction_d[30]
.sym 78336 lm32_cpu.size_d[1]
.sym 78337 lm32_cpu.sign_extend_d
.sym 78338 lm32_cpu.logic_op_d[3]
.sym 78341 $abc$46512$n4628_1
.sym 78342 lm32_cpu.instruction_unit.instruction_d[15]
.sym 78343 $abc$46512$n4626
.sym 78349 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 78354 lm32_cpu.branch_predict_d
.sym 78355 $abc$46512$n3656
.sym 78356 $abc$46512$n3636
.sym 78359 $abc$46512$n3891
.sym 78360 $abc$46512$n3993
.sym 78362 lm32_cpu.pc_f[23]
.sym 78365 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 78369 $abc$46512$n7969
.sym 78370 sys_clk_$glb_clk
.sym 78372 lm32_cpu.pc_d[29]
.sym 78373 $abc$46512$n5416
.sym 78374 lm32_cpu.mc_arithmetic.operand_0_d[23]
.sym 78375 lm32_cpu.mc_arithmetic.operand_0_d[31]
.sym 78376 lm32_cpu.mc_arithmetic.operand_0_d[5]
.sym 78377 lm32_cpu.pc_d[15]
.sym 78378 lm32_cpu.instruction_unit.instruction_d[0]
.sym 78379 lm32_cpu.pc_d[5]
.sym 78380 lm32_cpu.branch_target_d[6]
.sym 78381 lm32_cpu.operand_m[23]
.sym 78383 lm32_cpu.branch_target_d[6]
.sym 78384 lm32_cpu.operand_m[23]
.sym 78385 spiflash_bus_adr[11]
.sym 78386 lm32_cpu.sign_extend_d
.sym 78387 lm32_cpu.pc_x[16]
.sym 78388 $abc$46512$n4644
.sym 78389 lm32_cpu.instruction_unit.instruction_d[4]
.sym 78390 lm32_cpu.branch_target_d[6]
.sym 78391 lm32_cpu.instruction_unit.instruction_d[31]
.sym 78392 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 78393 $abc$46512$n3993
.sym 78394 lm32_cpu.pc_d[7]
.sym 78395 slave_sel_r[0]
.sym 78396 lm32_cpu.mc_arithmetic.operand_0_d[27]
.sym 78397 slave_sel_r[0]
.sym 78398 lm32_cpu.mc_arithmetic.operand_0_d[30]
.sym 78399 $abc$46512$n3636
.sym 78400 $abc$46512$n4644
.sym 78401 lm32_cpu.pc_d[29]
.sym 78402 lm32_cpu.pc_x[6]
.sym 78403 $abc$46512$n3916
.sym 78404 $abc$46512$n4429_1
.sym 78405 lm32_cpu.instruction_unit.branch_predict_address_d[29]
.sym 78406 lm32_cpu.instruction_unit.branch_target_m[25]
.sym 78407 lm32_cpu.instruction_unit.branch_predict_address_d[24]
.sym 78413 lm32_cpu.pc_f[24]
.sym 78414 lm32_cpu.pc_x[21]
.sym 78415 $abc$46512$n4449_1
.sym 78416 $abc$46512$n5252
.sym 78417 storage_1[1][4]
.sym 78418 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 78419 lm32_cpu.instruction_unit.branch_target_m[21]
.sym 78420 lm32_cpu.pc_x[16]
.sym 78421 lm32_cpu.pc_f[0]
.sym 78422 lm32_cpu.instruction_unit.instruction_d[30]
.sym 78425 lm32_cpu.pc_f[26]
.sym 78426 lm32_cpu.branch_target_x[25]
.sym 78427 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 78428 storage_1[5][4]
.sym 78434 $abc$46512$n5183_1
.sym 78436 lm32_cpu.eba[18]
.sym 78437 $abc$46512$n6815
.sym 78439 lm32_cpu.instruction_unit.instruction_d[31]
.sym 78442 $abc$46512$n3891
.sym 78443 $abc$46512$n6827
.sym 78444 $abc$46512$n3667_1
.sym 78449 lm32_cpu.pc_x[16]
.sym 78452 lm32_cpu.eba[18]
.sym 78454 $abc$46512$n5252
.sym 78455 lm32_cpu.branch_target_x[25]
.sym 78458 storage_1[5][4]
.sym 78459 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 78460 storage_1[1][4]
.sym 78461 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 78464 lm32_cpu.pc_f[0]
.sym 78465 $abc$46512$n4449_1
.sym 78467 $abc$46512$n3891
.sym 78471 lm32_cpu.pc_x[21]
.sym 78472 lm32_cpu.instruction_unit.branch_target_m[21]
.sym 78473 $abc$46512$n5183_1
.sym 78477 lm32_cpu.pc_f[24]
.sym 78478 $abc$46512$n6827
.sym 78479 $abc$46512$n3891
.sym 78482 $abc$46512$n3667_1
.sym 78483 lm32_cpu.instruction_unit.instruction_d[31]
.sym 78484 lm32_cpu.instruction_unit.instruction_d[30]
.sym 78488 $abc$46512$n6815
.sym 78489 $abc$46512$n3891
.sym 78490 lm32_cpu.pc_f[26]
.sym 78492 $abc$46512$n2450_$glb_ce
.sym 78493 sys_clk_$glb_clk
.sym 78494 lm32_cpu.rst_i_$glb_sr
.sym 78495 $abc$46512$n5440
.sym 78496 lm32_cpu.mc_arithmetic.operand_0_d[19]
.sym 78497 lm32_cpu.mc_arithmetic.operand_0_d[3]
.sym 78498 lm32_cpu.load_store_unit.d_adr_o[29]
.sym 78499 lm32_cpu.load_store_unit.d_sel_o[0]
.sym 78500 lm32_cpu.mc_arithmetic.operand_0_d[12]
.sym 78501 lm32_cpu.mc_arithmetic.operand_0_d[27]
.sym 78502 lm32_cpu.mc_arithmetic.operand_0_d[30]
.sym 78503 lm32_cpu.pc_f[0]
.sym 78504 lm32_cpu.branch_target_d[0]
.sym 78505 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 78506 $abc$46512$n3364
.sym 78507 $abc$46512$n3670_1
.sym 78508 lm32_cpu.instruction_unit.instruction_d[30]
.sym 78509 $abc$46512$n4449_1
.sym 78510 $abc$46512$n5252
.sym 78511 $abc$46512$n6843_1
.sym 78512 $abc$46512$n1649
.sym 78513 lm32_cpu.size_d[1]
.sym 78514 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 78515 lm32_cpu.mc_arithmetic.operand_1_d[3]
.sym 78516 lm32_cpu.instruction_unit.instruction_d[9]
.sym 78517 lm32_cpu.pc_f[27]
.sym 78518 $abc$46512$n4389_1
.sym 78519 lm32_cpu.mc_arithmetic.operand_0_d[29]
.sym 78520 lm32_cpu.pc_f[21]
.sym 78521 $abc$46512$n3659_1
.sym 78522 lm32_cpu.instruction_unit.instruction_d[30]
.sym 78523 $abc$46512$n3607
.sym 78524 lm32_cpu.pc_f[25]
.sym 78525 lm32_cpu.instruction_unit.instruction_d[31]
.sym 78526 lm32_cpu.pc_x[5]
.sym 78527 lm32_cpu.instruction_unit.instruction_d[30]
.sym 78528 $abc$46512$n5183_1
.sym 78530 lm32_cpu.mc_arithmetic.operand_0_d[19]
.sym 78536 $abc$46512$n3891
.sym 78537 lm32_cpu.instruction_unit.instruction_d[15]
.sym 78538 lm32_cpu.pc_d[21]
.sym 78539 lm32_cpu.instruction_unit.branch_predict_address_d[26]
.sym 78540 $abc$46512$n4368_1
.sym 78541 lm32_cpu.read_idx_0_d[0]
.sym 78543 lm32_cpu.instruction_unit.branch_predict_address_d[25]
.sym 78544 lm32_cpu.pc_f[4]
.sym 78548 $abc$46512$n6815
.sym 78551 lm32_cpu.instruction_unit.instruction_d[31]
.sym 78553 lm32_cpu.pc_d[16]
.sym 78556 $abc$46512$n5364_1
.sym 78558 lm32_cpu.pc_d[13]
.sym 78559 lm32_cpu.pc_f[27]
.sym 78563 $abc$46512$n3916
.sym 78566 $abc$46512$n3954
.sym 78570 lm32_cpu.instruction_unit.instruction_d[15]
.sym 78571 lm32_cpu.instruction_unit.instruction_d[31]
.sym 78572 lm32_cpu.read_idx_0_d[0]
.sym 78576 lm32_cpu.pc_d[21]
.sym 78581 $abc$46512$n4368_1
.sym 78582 lm32_cpu.pc_f[4]
.sym 78583 $abc$46512$n3891
.sym 78588 lm32_cpu.pc_d[13]
.sym 78593 $abc$46512$n3891
.sym 78595 $abc$46512$n3916
.sym 78596 lm32_cpu.pc_f[27]
.sym 78599 lm32_cpu.instruction_unit.branch_predict_address_d[25]
.sym 78601 $abc$46512$n3954
.sym 78602 $abc$46512$n5364_1
.sym 78605 $abc$46512$n5364_1
.sym 78606 $abc$46512$n6815
.sym 78608 lm32_cpu.instruction_unit.branch_predict_address_d[26]
.sym 78611 lm32_cpu.pc_d[16]
.sym 78615 $abc$46512$n2454_$glb_ce
.sym 78616 sys_clk_$glb_clk
.sym 78617 lm32_cpu.rst_i_$glb_sr
.sym 78618 $abc$46512$n5236_1
.sym 78619 lm32_cpu.pc_d[16]
.sym 78620 lm32_cpu.pc_d[18]
.sym 78621 lm32_cpu.scall_d
.sym 78622 lm32_cpu.instruction_unit.branch_predict_address_d[29]
.sym 78623 lm32_cpu.pc_d[1]
.sym 78624 lm32_cpu.pc_d[13]
.sym 78625 $abc$46512$n5182_1
.sym 78626 lm32_cpu.pc_d[23]
.sym 78627 sram_bus_dat_w[1]
.sym 78628 sram_bus_dat_w[1]
.sym 78630 lm32_cpu.decoder.branch_offset[18]
.sym 78631 lm32_cpu.pc_f[28]
.sym 78632 lm32_cpu.instruction_unit.branch_predict_address_d[17]
.sym 78633 lm32_cpu.pc_f[1]
.sym 78634 lm32_cpu.instruction_unit.branch_predict_address_d[21]
.sym 78636 lm32_cpu.load_store_unit.store_data_m[10]
.sym 78637 lm32_cpu.pc_f[24]
.sym 78638 lm32_cpu.decoder.branch_offset[22]
.sym 78639 lm32_cpu.size_d[0]
.sym 78640 lm32_cpu.logic_op_d[3]
.sym 78641 lm32_cpu.instruction_unit.instruction_d[15]
.sym 78642 storage_1[9][4]
.sym 78643 lm32_cpu.size_d[1]
.sym 78644 lm32_cpu.load_store_unit.d_adr_o[29]
.sym 78646 lm32_cpu.pc_x[0]
.sym 78647 lm32_cpu.mc_arithmetic.operand_0_d[29]
.sym 78648 lm32_cpu.pc_f[18]
.sym 78649 lm32_cpu.instruction_unit.instruction_d[15]
.sym 78650 lm32_cpu.size_d[0]
.sym 78651 $abc$46512$n3607
.sym 78653 $abc$46512$n5452
.sym 78665 lm32_cpu.instruction_unit.branch_predict_address_d[27]
.sym 78667 lm32_cpu.pc_d[17]
.sym 78668 $abc$46512$n4368_1
.sym 78671 lm32_cpu.pc_d[29]
.sym 78673 $abc$46512$n3916
.sym 78675 lm32_cpu.pc_d[24]
.sym 78680 lm32_cpu.pc_d[1]
.sym 78681 $abc$46512$n5364_1
.sym 78682 lm32_cpu.m_result_sel_compare_d
.sym 78686 lm32_cpu.branch_target_d[6]
.sym 78687 $abc$46512$n6943_1
.sym 78689 lm32_cpu.branch_target_d[4]
.sym 78695 lm32_cpu.pc_d[1]
.sym 78700 lm32_cpu.pc_d[17]
.sym 78706 lm32_cpu.pc_d[24]
.sym 78711 lm32_cpu.branch_target_d[6]
.sym 78712 $abc$46512$n6943_1
.sym 78713 $abc$46512$n5364_1
.sym 78717 lm32_cpu.pc_d[29]
.sym 78724 lm32_cpu.m_result_sel_compare_d
.sym 78728 lm32_cpu.instruction_unit.branch_predict_address_d[27]
.sym 78729 $abc$46512$n3916
.sym 78730 $abc$46512$n5364_1
.sym 78734 lm32_cpu.branch_target_d[4]
.sym 78735 $abc$46512$n5364_1
.sym 78737 $abc$46512$n4368_1
.sym 78738 $abc$46512$n2454_$glb_ce
.sym 78739 sys_clk_$glb_clk
.sym 78740 lm32_cpu.rst_i_$glb_sr
.sym 78741 lm32_cpu.branch_x
.sym 78742 $abc$46512$n5476
.sym 78743 lm32_cpu.branch_target_x[0]
.sym 78744 lm32_cpu.x_bypass_enable_x
.sym 78745 $abc$46512$n5468
.sym 78746 lm32_cpu.write_enable_x
.sym 78747 $abc$46512$n5208_1
.sym 78748 lm32_cpu.m_bypass_enable_x
.sym 78750 $PACKER_VCC_NET_$glb_clk
.sym 78752 $abc$46512$n5806_1
.sym 78753 lm32_cpu.instruction_unit.branch_predict_address_d[28]
.sym 78754 $abc$46512$n5216_1
.sym 78755 lm32_cpu.instruction_unit.branch_predict_address_d[25]
.sym 78757 lm32_cpu.pc_m[16]
.sym 78758 lm32_cpu.decoder.branch_offset[29]
.sym 78759 lm32_cpu.load_store_unit.d_adr_o[18]
.sym 78760 $abc$46512$n5236_1
.sym 78761 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 78762 lm32_cpu.sign_extend_d
.sym 78763 lm32_cpu.decoder.branch_offset[29]
.sym 78764 $abc$46512$n5252
.sym 78765 $abc$46512$n3625
.sym 78767 lm32_cpu.scall_d
.sym 78768 $abc$46512$n3619
.sym 78769 lm32_cpu.decoder.branch_offset[17]
.sym 78770 lm32_cpu.pc_f[1]
.sym 78771 storage_1[0][4]
.sym 78772 $abc$46512$n2567
.sym 78773 $abc$46512$n3668_1
.sym 78774 lm32_cpu.store_d
.sym 78775 $abc$46512$n5182_1
.sym 78776 $abc$46512$n2562
.sym 78782 lm32_cpu.sign_extend_d
.sym 78783 lm32_cpu.eret_d
.sym 78784 lm32_cpu.logic_op_d[3]
.sym 78785 lm32_cpu.read_idx_1_d[1]
.sym 78787 $abc$46512$n3608
.sym 78789 lm32_cpu.instruction_unit.instruction_d[15]
.sym 78792 lm32_cpu.instruction_unit.instruction_d[30]
.sym 78793 $abc$46512$n3622
.sym 78794 $abc$46512$n3669_1
.sym 78795 $abc$46512$n3639
.sym 78797 lm32_cpu.instruction_unit.instruction_d[31]
.sym 78798 $abc$46512$n3668_1
.sym 78799 $abc$46512$n3610
.sym 78802 lm32_cpu.decoder.op_wcsr
.sym 78803 lm32_cpu.size_d[1]
.sym 78805 $abc$46512$n3671_1
.sym 78806 $abc$46512$n3636
.sym 78807 lm32_cpu.load_x
.sym 78809 lm32_cpu.w_result_sel_load_d
.sym 78810 lm32_cpu.size_d[0]
.sym 78812 $abc$46512$n3625
.sym 78816 $abc$46512$n3669_1
.sym 78818 $abc$46512$n3610
.sym 78824 lm32_cpu.w_result_sel_load_d
.sym 78827 $abc$46512$n3668_1
.sym 78828 $abc$46512$n3671_1
.sym 78829 $abc$46512$n3622
.sym 78830 $abc$46512$n3608
.sym 78833 $abc$46512$n3636
.sym 78834 $abc$46512$n3639
.sym 78835 lm32_cpu.instruction_unit.instruction_d[30]
.sym 78836 lm32_cpu.instruction_unit.instruction_d[31]
.sym 78840 lm32_cpu.eret_d
.sym 78845 lm32_cpu.size_d[1]
.sym 78846 lm32_cpu.sign_extend_d
.sym 78847 lm32_cpu.size_d[0]
.sym 78848 lm32_cpu.logic_op_d[3]
.sym 78851 lm32_cpu.instruction_unit.instruction_d[31]
.sym 78852 lm32_cpu.instruction_unit.instruction_d[15]
.sym 78854 lm32_cpu.read_idx_1_d[1]
.sym 78857 $abc$46512$n3625
.sym 78858 lm32_cpu.decoder.op_wcsr
.sym 78860 lm32_cpu.load_x
.sym 78861 $abc$46512$n2454_$glb_ce
.sym 78862 sys_clk_$glb_clk
.sym 78863 lm32_cpu.rst_i_$glb_sr
.sym 78864 lm32_cpu.bus_error_x
.sym 78865 $abc$46512$n3610
.sym 78866 lm32_cpu.store_x
.sym 78867 lm32_cpu.scall_x
.sym 78868 $abc$46512$n5230_1
.sym 78869 $abc$46512$n3654
.sym 78870 $abc$46512$n3625
.sym 78871 $abc$46512$n5253
.sym 78872 lm32_cpu.branch_predict_taken_x
.sym 78873 lm32_cpu.pc_f[28]
.sym 78877 $abc$46512$n5183_1
.sym 78878 lm32_cpu.logic_op_d[3]
.sym 78879 lm32_cpu.instruction_unit.branch_target_m[27]
.sym 78880 lm32_cpu.pc_x[10]
.sym 78881 lm32_cpu.read_idx_1_d[1]
.sym 78882 $abc$46512$n3607
.sym 78883 lm32_cpu.pc_x[2]
.sym 78884 lm32_cpu.m_result_sel_compare_d
.sym 78885 lm32_cpu.instruction_unit.instruction_d[15]
.sym 78886 $abc$46512$n4409_1
.sym 78887 lm32_cpu.load_store_unit.d_dat_o[14]
.sym 78888 $abc$46512$n3617
.sym 78889 slave_sel_r[0]
.sym 78891 lm32_cpu.data_bus_error_exception_m
.sym 78892 $abc$46512$n3636
.sym 78893 lm32_cpu.instruction_unit.icache.state[2]
.sym 78894 lm32_cpu.instruction_unit.branch_target_m[25]
.sym 78896 $abc$46512$n5288
.sym 78897 lm32_cpu.pc_d[29]
.sym 78898 $abc$46512$n2567
.sym 78899 lm32_cpu.instruction_unit.branch_predict_address_d[24]
.sym 78905 $abc$46512$n3670_1
.sym 78906 $abc$46512$n3657
.sym 78907 lm32_cpu.w_result[22]
.sym 78908 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 78909 $abc$46512$n3656
.sym 78910 lm32_cpu.instruction_unit.instruction_d[31]
.sym 78912 $abc$46512$n3636
.sym 78914 lm32_cpu.load_x
.sym 78917 storage_1[1][0]
.sym 78918 storage_1[5][0]
.sym 78919 lm32_cpu.instruction_unit.instruction_d[15]
.sym 78920 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 78927 lm32_cpu.instruction_unit.icache_refill_data[31]
.sym 78928 $abc$46512$n3611
.sym 78931 lm32_cpu.store_x
.sym 78933 $abc$46512$n3669_1
.sym 78935 $abc$46512$n3625
.sym 78936 lm32_cpu.read_idx_0_d[3]
.sym 78940 lm32_cpu.w_result[22]
.sym 78944 $abc$46512$n3657
.sym 78945 $abc$46512$n3656
.sym 78946 $abc$46512$n3636
.sym 78947 lm32_cpu.read_idx_0_d[3]
.sym 78950 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 78951 storage_1[1][0]
.sym 78952 storage_1[5][0]
.sym 78953 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 78956 lm32_cpu.instruction_unit.instruction_d[15]
.sym 78957 lm32_cpu.read_idx_0_d[3]
.sym 78958 lm32_cpu.instruction_unit.instruction_d[31]
.sym 78962 $abc$46512$n3670_1
.sym 78965 $abc$46512$n3611
.sym 78968 lm32_cpu.store_x
.sym 78971 lm32_cpu.load_x
.sym 78974 lm32_cpu.instruction_unit.icache_refill_data[31]
.sym 78980 $abc$46512$n3669_1
.sym 78982 $abc$46512$n3625
.sym 78985 sys_clk_$glb_clk
.sym 78987 lm32_cpu.instruction_unit.branch_target_m[0]
.sym 78988 $abc$46512$n3619
.sym 78989 lm32_cpu.branch_m
.sym 78990 $abc$46512$n2567
.sym 78991 $abc$46512$n2463
.sym 78992 lm32_cpu.instruction_unit.branch_target_m[5]
.sym 78993 $abc$46512$n3617
.sym 78994 $abc$46512$n3611
.sym 78996 $abc$46512$n6309
.sym 78999 $abc$46512$n4146
.sym 79000 lm32_cpu.size_d[1]
.sym 79001 lm32_cpu.instruction_unit.instruction_d[3]
.sym 79002 $abc$46512$n1649
.sym 79004 lm32_cpu.pc_x[4]
.sym 79005 storage_1[15][5]
.sym 79006 lm32_cpu.instruction_unit.bus_error_d
.sym 79007 $abc$46512$n3609
.sym 79011 $abc$46512$n3745_1
.sym 79012 $abc$46512$n2463
.sym 79014 lm32_cpu.read_idx_1_d[1]
.sym 79015 lm32_cpu.pc_x[25]
.sym 79017 $abc$46512$n5183_1
.sym 79018 $abc$46512$n4994
.sym 79019 lm32_cpu.operand_m[11]
.sym 79020 $abc$46512$n3364
.sym 79021 $abc$46512$n6035
.sym 79030 lm32_cpu.store_x
.sym 79033 $abc$46512$n5252
.sym 79034 lm32_cpu.load_m
.sym 79035 $abc$46512$n4157
.sym 79038 lm32_cpu.load_x
.sym 79041 $abc$46512$n3616
.sym 79042 $abc$46512$n3613
.sym 79043 storage_1[0][4]
.sym 79045 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 79047 $abc$46512$n7018_1
.sym 79052 lm32_cpu.store_m
.sym 79055 storage_1[4][4]
.sym 79058 request[1]
.sym 79063 lm32_cpu.store_x
.sym 79067 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 79068 storage_1[0][4]
.sym 79069 $abc$46512$n7018_1
.sym 79070 storage_1[4][4]
.sym 79074 $abc$46512$n4157
.sym 79076 lm32_cpu.load_x
.sym 79081 $abc$46512$n4157
.sym 79085 $abc$46512$n3616
.sym 79086 request[1]
.sym 79087 lm32_cpu.store_x
.sym 79088 $abc$46512$n3613
.sym 79091 lm32_cpu.load_x
.sym 79092 lm32_cpu.load_m
.sym 79093 lm32_cpu.store_m
.sym 79100 lm32_cpu.load_x
.sym 79103 $abc$46512$n5252
.sym 79105 $abc$46512$n4157
.sym 79107 $abc$46512$n2450_$glb_ce
.sym 79108 sys_clk_$glb_clk
.sym 79109 lm32_cpu.rst_i_$glb_sr
.sym 79110 lm32_cpu.instruction_unit.icache_refill_request
.sym 79112 $abc$46512$n3618
.sym 79113 $abc$46512$n2528
.sym 79114 lm32_cpu.pc_d[29]
.sym 79115 lm32_cpu.instruction_unit.icache_refill_data[3]
.sym 79116 lm32_cpu.instruction_unit.icache_refill_data[31]
.sym 79117 lm32_cpu.instruction_unit.icache_refill_data[7]
.sym 79118 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 79120 lm32_cpu.write_enable_q_w
.sym 79121 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 79122 $abc$46512$n7150_1
.sym 79123 $abc$46512$n5059_1
.sym 79124 lm32_cpu.operand_m[14]
.sym 79125 $abc$46512$n2567
.sym 79126 spiflash_bus_adr[12]
.sym 79127 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 79128 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 79129 lm32_cpu.pc_d[24]
.sym 79131 storage_1[4][1]
.sym 79132 lm32_cpu.instruction_unit.instruction_d[31]
.sym 79133 shared_dat_r[24]
.sym 79134 $abc$46512$n5452
.sym 79135 $abc$46512$n6031
.sym 79136 $abc$46512$n2567
.sym 79138 spiflash_bus_adr[7]
.sym 79139 storage_1[9][4]
.sym 79140 lm32_cpu.pc_f[18]
.sym 79141 lm32_cpu.load_store_unit.d_adr_o[29]
.sym 79143 spiflash_bus_adr[5]
.sym 79144 $abc$46512$n3737_1
.sym 79145 lm32_cpu.load_store_unit.exception_m
.sym 79152 $abc$46512$n3607
.sym 79156 $abc$46512$n5294_1
.sym 79158 $abc$46512$n3611
.sym 79162 lm32_cpu.valid_m
.sym 79164 lm32_cpu.m_result_sel_compare_m
.sym 79166 lm32_cpu.load_store_unit.exception_m
.sym 79168 $abc$46512$n5288
.sym 79169 lm32_cpu.read_idx_0_d[0]
.sym 79170 $abc$46512$n3737_1
.sym 79171 $abc$46512$n3745_1
.sym 79172 lm32_cpu.operand_m[14]
.sym 79173 lm32_cpu.valid_w
.sym 79174 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 79178 lm32_cpu.exception_w
.sym 79179 lm32_cpu.operand_m[11]
.sym 79182 lm32_cpu.read_idx_1_d[1]
.sym 79184 lm32_cpu.m_result_sel_compare_m
.sym 79185 $abc$46512$n5294_1
.sym 79186 lm32_cpu.load_store_unit.exception_m
.sym 79187 lm32_cpu.operand_m[14]
.sym 79191 lm32_cpu.exception_w
.sym 79193 lm32_cpu.valid_w
.sym 79196 lm32_cpu.read_idx_0_d[0]
.sym 79197 $abc$46512$n3607
.sym 79198 $abc$46512$n3745_1
.sym 79202 $abc$46512$n5288
.sym 79203 lm32_cpu.m_result_sel_compare_m
.sym 79204 lm32_cpu.operand_m[11]
.sym 79205 lm32_cpu.load_store_unit.exception_m
.sym 79209 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 79221 $abc$46512$n3611
.sym 79222 lm32_cpu.valid_m
.sym 79226 $abc$46512$n3737_1
.sym 79227 lm32_cpu.read_idx_1_d[1]
.sym 79228 $abc$46512$n3607
.sym 79231 sys_clk_$glb_clk
.sym 79232 lm32_cpu.rst_i_$glb_sr
.sym 79233 $abc$46512$n5058_1
.sym 79234 $abc$46512$n4348_1
.sym 79235 storage[7][2]
.sym 79236 storage[7][1]
.sym 79240 lm32_cpu.branch_target_x[4]
.sym 79242 lm32_cpu.instruction_unit.icache_refill_data[3]
.sym 79245 lm32_cpu.operand_w[14]
.sym 79246 lm32_cpu.instruction_unit.icache_refill_data[31]
.sym 79248 $abc$46512$n2528
.sym 79249 grant
.sym 79253 $abc$46512$n5252
.sym 79254 $abc$46512$n7549
.sym 79256 $abc$46512$n3365
.sym 79257 spiflash_bus_adr[10]
.sym 79259 shared_dat_r[3]
.sym 79260 $abc$46512$n2564
.sym 79261 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 79262 $abc$46512$n7574
.sym 79263 $abc$46512$n2562
.sym 79264 $abc$46512$n7570
.sym 79265 $abc$46512$n5056_1
.sym 79267 lm32_cpu.stall_wb_load
.sym 79274 lm32_cpu.instruction_unit.icache_refill_request
.sym 79275 lm32_cpu.instruction_unit.i_adr_o[28]
.sym 79277 $abc$46512$n5018_1
.sym 79278 lm32_cpu.load_store_unit.d_adr_o[12]
.sym 79279 lm32_cpu.instruction_unit.i_adr_o[12]
.sym 79280 $abc$46512$n8004
.sym 79281 grant
.sym 79284 $abc$46512$n5005
.sym 79285 lm32_cpu.load_store_unit.d_adr_o[28]
.sym 79296 $abc$46512$n2567
.sym 79298 lm32_cpu.instruction_unit.icache_refill_ready
.sym 79299 request[0]
.sym 79302 $abc$46512$n2515
.sym 79307 lm32_cpu.load_store_unit.d_adr_o[28]
.sym 79308 lm32_cpu.instruction_unit.i_adr_o[28]
.sym 79310 grant
.sym 79313 lm32_cpu.instruction_unit.icache_refill_ready
.sym 79314 lm32_cpu.instruction_unit.icache_refill_request
.sym 79315 $abc$46512$n5005
.sym 79316 request[0]
.sym 79322 $abc$46512$n2515
.sym 79328 $abc$46512$n8004
.sym 79331 lm32_cpu.load_store_unit.d_adr_o[12]
.sym 79332 grant
.sym 79334 lm32_cpu.instruction_unit.i_adr_o[12]
.sym 79344 $abc$46512$n5018_1
.sym 79349 $abc$46512$n5018_1
.sym 79352 $abc$46512$n2567
.sym 79354 sys_clk_$glb_clk
.sym 79355 lm32_cpu.rst_i_$glb_sr
.sym 79356 $abc$46512$n2579
.sym 79358 $abc$46512$n5452
.sym 79359 lm32_cpu.stall_wb_load
.sym 79362 $abc$46512$n7020_1
.sym 79364 spiflash_sr[29]
.sym 79365 lm32_cpu.instruction_unit.i_adr_o[29]
.sym 79369 $abc$46512$n5691
.sym 79370 $abc$46512$n3751_1
.sym 79371 slave_sel_r[2]
.sym 79376 $abc$46512$n5693
.sym 79377 spiflash_sr[31]
.sym 79378 spiflash_bus_adr[9]
.sym 79379 lm32_cpu.instruction_unit.i_adr_o[28]
.sym 79381 slave_sel_r[0]
.sym 79382 $abc$46512$n424
.sym 79383 grant
.sym 79385 spiflash_bus_adr[10]
.sym 79387 $abc$46512$n6303
.sym 79389 $abc$46512$n3365
.sym 79397 $abc$46512$n5058_1
.sym 79402 $abc$46512$n7573
.sym 79403 $abc$46512$n7572
.sym 79404 $abc$46512$n7571
.sym 79405 $abc$46512$n7575
.sym 79410 $abc$46512$n7150_1
.sym 79411 $abc$46512$n6303
.sym 79415 lm32_cpu.load_store_unit.exception_m
.sym 79419 lm32_cpu.instruction_unit.icache_refill_data[16]
.sym 79421 $abc$46512$n7056_1
.sym 79422 $abc$46512$n7574
.sym 79423 sram_bus_dat_w[1]
.sym 79424 $abc$46512$n7570
.sym 79430 $abc$46512$n7150_1
.sym 79431 $abc$46512$n7575
.sym 79432 $abc$46512$n7574
.sym 79433 $abc$46512$n6303
.sym 79436 $abc$46512$n7056_1
.sym 79442 $abc$46512$n5058_1
.sym 79448 sram_bus_dat_w[1]
.sym 79454 $abc$46512$n7570
.sym 79455 $abc$46512$n6303
.sym 79456 $abc$46512$n7150_1
.sym 79457 $abc$46512$n7571
.sym 79460 $abc$46512$n6303
.sym 79461 $abc$46512$n7572
.sym 79462 $abc$46512$n7573
.sym 79463 $abc$46512$n7150_1
.sym 79466 lm32_cpu.load_store_unit.exception_m
.sym 79475 lm32_cpu.instruction_unit.icache_refill_data[16]
.sym 79477 sys_clk_$glb_clk
.sym 79480 $PACKER_VCC_NET_$glb_clk
.sym 79481 storage_1[13][4]
.sym 79482 $abc$46512$n5797_1
.sym 79484 $abc$46512$n7057_1
.sym 79486 $abc$46512$n5796_1
.sym 79490 $abc$46512$n3364
.sym 79492 shared_dat_r[22]
.sym 79493 sram_bus_dat_w[3]
.sym 79494 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 79496 lm32_cpu.exception_w
.sym 79497 $abc$46512$n2811
.sym 79498 $abc$46512$n7573
.sym 79499 grant
.sym 79500 $abc$46512$n2811
.sym 79501 $abc$46512$n5161_1
.sym 79502 storage_1[8][5]
.sym 79503 lm32_cpu.pc_x[25]
.sym 79505 $abc$46512$n6035
.sym 79507 slave_sel_r[0]
.sym 79510 regs1
.sym 79512 $abc$46512$n3364
.sym 79520 $abc$46512$n5057_1
.sym 79524 spiflash_bus_adr[9]
.sym 79526 $PACKER_VCC_NET_$glb_clk
.sym 79527 $abc$46512$n5059_1
.sym 79528 spiflash_bus_adr[11]
.sym 79530 $abc$46512$n5058_1
.sym 79544 slave_sel[0]
.sym 79545 spiflash_bus_adr[10]
.sym 79553 $abc$46512$n5057_1
.sym 79554 $abc$46512$n5059_1
.sym 79556 $abc$46512$n5058_1
.sym 79565 spiflash_bus_adr[9]
.sym 79566 spiflash_bus_adr[11]
.sym 79567 spiflash_bus_adr[10]
.sym 79578 $abc$46512$n5058_1
.sym 79579 $abc$46512$n5057_1
.sym 79590 slave_sel[0]
.sym 79598 $PACKER_VCC_NET_$glb_clk
.sym 79600 sys_clk_$glb_clk
.sym 79601 sys_rst_$glb_sr
.sym 79604 $abc$46512$n7029
.sym 79605 $abc$46512$n7032
.sym 79606 $auto$alumacc.cc:474:replace_alu$4492.C[4]
.sym 79609 basesoc_uart_tx_fifo_level[3]
.sym 79614 storage[9][6]
.sym 79615 $abc$46512$n5167_1
.sym 79616 $abc$46512$n7969
.sym 79617 storage_1[15][0]
.sym 79618 $abc$46512$n8002
.sym 79619 $abc$46512$n5796_1
.sym 79620 $abc$46512$n7026_1
.sym 79622 $abc$46512$n448
.sym 79623 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 79624 slave_sel_r[2]
.sym 79625 basesoc_sram_we[1]
.sym 79633 $PACKER_GND_NET
.sym 79634 sram_bus_adr[1]
.sym 79635 slave_sel_r[0]
.sym 79647 spiflash_bus_adr[9]
.sym 79650 spiflash_bus_adr[11]
.sym 79653 lm32_cpu.write_enable_q_w
.sym 79655 spiflash_bus_adr[10]
.sym 79688 spiflash_bus_adr[9]
.sym 79689 spiflash_bus_adr[11]
.sym 79691 spiflash_bus_adr[10]
.sym 79720 lm32_cpu.write_enable_q_w
.sym 79725 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 79727 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 79728 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 79730 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 79731 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 79737 sram_bus_dat_w[2]
.sym 79739 $abc$46512$n8646
.sym 79740 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 79742 $abc$46512$n443
.sym 79743 $abc$46512$n3364
.sym 79744 spiflash_sr[14]
.sym 79745 $abc$46512$n2713
.sym 79746 shared_dat_r[15]
.sym 79747 $abc$46512$n7129_1
.sym 79748 $abc$46512$n3365
.sym 79750 $abc$46512$n3364
.sym 79751 basesoc_uart_phy_rx_busy
.sym 79757 $abc$46512$n8008
.sym 79758 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 79766 sys_rst
.sym 79771 basesoc_uart_phy_uart_clk_rxen
.sym 79773 $abc$46512$n5079
.sym 79777 $abc$46512$n5080
.sym 79779 $abc$46512$n5077
.sym 79780 regs1
.sym 79781 basesoc_uart_phy_rx_busy
.sym 79785 $abc$46512$n7149
.sym 79805 $abc$46512$n5079
.sym 79806 sys_rst
.sym 79807 basesoc_uart_phy_uart_clk_rxen
.sym 79808 basesoc_uart_phy_rx_busy
.sym 79812 $abc$46512$n7149
.sym 79817 regs1
.sym 79818 basesoc_uart_phy_rx_busy
.sym 79819 basesoc_uart_phy_uart_clk_rxen
.sym 79820 $abc$46512$n5077
.sym 79842 $abc$46512$n5080
.sym 79844 $abc$46512$n5077
.sym 79846 sys_clk_$glb_clk
.sym 79847 sys_rst_$glb_sr
.sym 79849 $abc$46512$n7086
.sym 79850 $abc$46512$n7088
.sym 79851 $abc$46512$n7090
.sym 79852 $abc$46512$n7092
.sym 79853 $abc$46512$n7094
.sym 79854 $abc$46512$n7096
.sym 79855 $abc$46512$n7098
.sym 79856 $abc$46512$n8642
.sym 79857 spiflash_miso
.sym 79860 spiflash_miso
.sym 79863 $abc$46512$n5106
.sym 79864 $abc$46512$n7561
.sym 79865 $abc$46512$n5105_1
.sym 79866 $abc$46512$n7562
.sym 79869 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 79872 csrbank4_tuning_word0_w[5]
.sym 79874 csrbank4_tuning_word1_w[3]
.sym 79875 csrbank4_tuning_word0_w[7]
.sym 79876 csrbank4_tuning_word2_w[3]
.sym 79877 $abc$46512$n3365
.sym 79881 csrbank4_tuning_word0_w[3]
.sym 79882 csrbank4_tuning_word0_w[1]
.sym 79883 csrbank4_tuning_word1_w[5]
.sym 79889 csrbank4_tuning_word3_w[7]
.sym 79891 csrbank4_tuning_word2_w[5]
.sym 79892 sram_bus_dat_w[3]
.sym 79893 $abc$46512$n106
.sym 79894 sram_bus_adr[0]
.sym 79895 $abc$46512$n90
.sym 79896 $abc$46512$n5805_1
.sym 79900 sram_bus_dat_w[5]
.sym 79902 $abc$46512$n5802_1
.sym 79906 sram_bus_adr[1]
.sym 79910 $abc$46512$n90
.sym 79916 $abc$46512$n2630
.sym 79917 $abc$46512$n5806_1
.sym 79918 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 79922 csrbank4_tuning_word2_w[5]
.sym 79923 sram_bus_adr[1]
.sym 79924 $abc$46512$n90
.sym 79925 sram_bus_adr[0]
.sym 79936 sram_bus_dat_w[5]
.sym 79940 sram_bus_adr[1]
.sym 79941 csrbank4_tuning_word3_w[7]
.sym 79942 sram_bus_adr[0]
.sym 79943 $abc$46512$n106
.sym 79947 $abc$46512$n90
.sym 79952 $abc$46512$n5806_1
.sym 79953 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 79954 $abc$46512$n5805_1
.sym 79955 $abc$46512$n5802_1
.sym 79961 sram_bus_dat_w[3]
.sym 79967 $abc$46512$n106
.sym 79968 $abc$46512$n2630
.sym 79969 sys_clk_$glb_clk
.sym 79970 sys_rst_$glb_sr
.sym 79971 $abc$46512$n7100
.sym 79972 $abc$46512$n7102
.sym 79973 $abc$46512$n7104
.sym 79974 $abc$46512$n7106
.sym 79975 $abc$46512$n7108
.sym 79976 $abc$46512$n7110
.sym 79977 $abc$46512$n7112
.sym 79978 $abc$46512$n7114
.sym 79979 $abc$46512$n3589
.sym 79980 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 79984 spiflash_bus_adr[3]
.sym 79985 $abc$46512$n5770
.sym 79986 $abc$46512$n19
.sym 79987 csrbank4_tuning_word0_w[4]
.sym 79989 $abc$46512$n2630
.sym 79991 spiflash_bus_adr[8]
.sym 79992 sram_bus_dat_w[6]
.sym 79993 csrbank4_tuning_word0_w[0]
.sym 79996 csrbank4_tuning_word2_w[5]
.sym 79997 csrbank4_tuning_word1_w[2]
.sym 79999 csrbank4_tuning_word2_w[4]
.sym 80002 regs1
.sym 80003 csrbank4_tuning_word1_w[4]
.sym 80006 csrbank4_tuning_word1_w[7]
.sym 80012 $abc$46512$n5774
.sym 80014 spiflash_bus_adr[12]
.sym 80016 $abc$46512$n98
.sym 80018 regs1
.sym 80019 $abc$46512$n5773
.sym 80022 $abc$46512$n5061_1
.sym 80023 basesoc_uart_phy_rx_busy
.sym 80027 sram_bus_adr[0]
.sym 80031 csrbank4_tuning_word3_w[4]
.sym 80032 $abc$46512$n7108
.sym 80035 $abc$46512$n7114
.sym 80038 $abc$46512$n102
.sym 80039 sram_bus_adr[1]
.sym 80048 $abc$46512$n102
.sym 80051 csrbank4_tuning_word3_w[4]
.sym 80052 sram_bus_adr[1]
.sym 80053 $abc$46512$n102
.sym 80054 sram_bus_adr[0]
.sym 80057 spiflash_bus_adr[12]
.sym 80065 $abc$46512$n7114
.sym 80066 basesoc_uart_phy_rx_busy
.sym 80069 $abc$46512$n7108
.sym 80071 basesoc_uart_phy_rx_busy
.sym 80076 regs1
.sym 80082 $abc$46512$n5773
.sym 80083 $abc$46512$n5774
.sym 80084 $abc$46512$n5061_1
.sym 80088 $abc$46512$n98
.sym 80092 sys_clk_$glb_clk
.sym 80093 sys_rst_$glb_sr
.sym 80094 $abc$46512$n7116
.sym 80095 $abc$46512$n7118
.sym 80096 $abc$46512$n7120
.sym 80097 $abc$46512$n7122
.sym 80098 $abc$46512$n7124
.sym 80099 $abc$46512$n7126
.sym 80100 $abc$46512$n7128
.sym 80101 $abc$46512$n7130
.sym 80107 spiflash_bus_adr[8]
.sym 80108 basesoc_uart_phy_rx_r
.sym 80110 $abc$46512$n5783_1
.sym 80112 spiflash_bus_adr[5]
.sym 80114 interface4_bank_bus_dat_r[4]
.sym 80115 $abc$46512$n5773
.sym 80117 $abc$46512$n3
.sym 80120 $PACKER_GND_NET
.sym 80121 $abc$46512$n2628
.sym 80125 sram_bus_adr[1]
.sym 80136 $abc$46512$n5061_1
.sym 80141 sram_bus_adr[1]
.sym 80142 $abc$46512$n96
.sym 80147 csrbank4_tuning_word2_w[3]
.sym 80149 basesoc_uart_phy_rx_busy
.sym 80151 csrbank4_tuning_word0_w[3]
.sym 80152 $abc$46512$n7118
.sym 80155 $abc$46512$n5780_1
.sym 80156 sram_bus_adr[0]
.sym 80158 $abc$46512$n7130
.sym 80160 csrbank4_tuning_word3_w[1]
.sym 80161 $abc$46512$n7120
.sym 80164 $abc$46512$n7126
.sym 80166 $abc$46512$n5779
.sym 80168 sram_bus_adr[1]
.sym 80169 sram_bus_adr[0]
.sym 80170 csrbank4_tuning_word3_w[1]
.sym 80171 $abc$46512$n96
.sym 80174 $abc$46512$n5061_1
.sym 80175 $abc$46512$n5780_1
.sym 80177 $abc$46512$n5779
.sym 80181 $abc$46512$n7118
.sym 80183 basesoc_uart_phy_rx_busy
.sym 80187 $abc$46512$n7126
.sym 80188 basesoc_uart_phy_rx_busy
.sym 80193 $abc$46512$n7130
.sym 80195 basesoc_uart_phy_rx_busy
.sym 80200 $abc$46512$n96
.sym 80205 basesoc_uart_phy_rx_busy
.sym 80207 $abc$46512$n7120
.sym 80210 csrbank4_tuning_word2_w[3]
.sym 80211 sram_bus_adr[1]
.sym 80212 sram_bus_adr[0]
.sym 80213 csrbank4_tuning_word0_w[3]
.sym 80215 sys_clk_$glb_clk
.sym 80216 sys_rst_$glb_sr
.sym 80217 $abc$46512$n7132
.sym 80218 $abc$46512$n7134
.sym 80219 $abc$46512$n7136
.sym 80220 $abc$46512$n7138
.sym 80221 $abc$46512$n7140
.sym 80222 $abc$46512$n7142
.sym 80223 $abc$46512$n7144
.sym 80224 $abc$46512$n7146
.sym 80230 sram_bus_dat_w[0]
.sym 80232 csrbank4_tuning_word2_w[2]
.sym 80233 interface4_bank_bus_dat_r[3]
.sym 80234 sram_bus_dat_w[2]
.sym 80236 spiflash_bus_adr[5]
.sym 80237 basesoc_uart_phy_rx_busy
.sym 80240 $abc$46512$n5789_1
.sym 80244 csrbank4_tuning_word3_w[6]
.sym 80246 csrbank4_tuning_word3_w[1]
.sym 80248 basesoc_uart_phy_tx_busy
.sym 80250 csrbank4_tuning_word3_w[7]
.sym 80251 sram_bus_adr[1]
.sym 80252 csrbank4_tuning_word3_w[4]
.sym 80272 basesoc_uart_phy_rx_busy
.sym 80276 $abc$46512$n7136
.sym 80278 $abc$46512$n7140
.sym 80280 $abc$46512$n7144
.sym 80281 $abc$46512$n7146
.sym 80282 $abc$46512$n7132
.sym 80284 $abc$46512$n6791
.sym 80285 $abc$46512$n7138
.sym 80287 $abc$46512$n7142
.sym 80292 $abc$46512$n7132
.sym 80294 basesoc_uart_phy_rx_busy
.sym 80297 $abc$46512$n6791
.sym 80299 basesoc_uart_phy_rx_busy
.sym 80305 $abc$46512$n7138
.sym 80306 basesoc_uart_phy_rx_busy
.sym 80311 basesoc_uart_phy_rx_busy
.sym 80312 $abc$46512$n7142
.sym 80316 basesoc_uart_phy_rx_busy
.sym 80317 $abc$46512$n7140
.sym 80321 basesoc_uart_phy_rx_busy
.sym 80324 $abc$46512$n7144
.sym 80328 basesoc_uart_phy_rx_busy
.sym 80330 $abc$46512$n7146
.sym 80333 basesoc_uart_phy_rx_busy
.sym 80334 $abc$46512$n7136
.sym 80338 sys_clk_$glb_clk
.sym 80339 sys_rst_$glb_sr
.sym 80340 $auto$alumacc.cc:474:replace_alu$4486.C[32]
.sym 80341 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 80342 $abc$46512$n6791
.sym 80343 sram_bus_adr[1]
.sym 80344 $abc$46512$n5786_1
.sym 80345 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 80346 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 80347 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 80357 spiflash_bus_adr[8]
.sym 80358 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 80361 $abc$46512$n7134
.sym 80362 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 80365 $abc$46512$n2632
.sym 80370 csrbank4_tuning_word1_w[3]
.sym 80371 $abc$46512$n2632
.sym 80384 sram_bus_dat_w[6]
.sym 80386 sram_bus_dat_w[4]
.sym 80390 sram_bus_dat_w[7]
.sym 80392 $abc$46512$n2632
.sym 80393 sram_bus_adr[0]
.sym 80394 sram_bus_dat_w[2]
.sym 80399 $abc$46512$n100
.sym 80400 sram_bus_adr[1]
.sym 80401 csrbank4_tuning_word3_w[3]
.sym 80415 sram_bus_dat_w[6]
.sym 80426 sram_bus_dat_w[7]
.sym 80434 sram_bus_dat_w[4]
.sym 80447 sram_bus_dat_w[2]
.sym 80450 csrbank4_tuning_word3_w[3]
.sym 80451 sram_bus_adr[0]
.sym 80452 $abc$46512$n100
.sym 80453 sram_bus_adr[1]
.sym 80459 $abc$46512$n100
.sym 80460 $abc$46512$n2632
.sym 80461 sys_clk_$glb_clk
.sym 80462 sys_rst_$glb_sr
.sym 80463 csrbank4_tuning_word3_w[6]
.sym 80464 csrbank4_tuning_word3_w[6]
.sym 80465 csrbank4_tuning_word3_w[1]
.sym 80467 csrbank4_tuning_word3_w[3]
.sym 80468 csrbank4_tuning_word3_w[5]
.sym 80470 csrbank4_tuning_word3_w[2]
.sym 80477 csrbank4_tuning_word2_w[6]
.sym 80478 sram_bus_adr[1]
.sym 80485 csrbank4_tuning_word2_w[2]
.sym 80486 csrbank4_tuning_word1_w[5]
.sym 80504 sram_bus_dat_w[7]
.sym 80515 $abc$46512$n2779
.sym 80528 sram_bus_dat_w[5]
.sym 80552 sram_bus_dat_w[5]
.sym 80563 sram_bus_dat_w[7]
.sym 80583 $abc$46512$n2779
.sym 80584 sys_clk_$glb_clk
.sym 80585 sys_rst_$glb_sr
.sym 80594 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 80599 spiflash_bus_adr[8]
.sym 80601 $abc$46512$n2779
.sym 80613 $abc$46512$n2628
.sym 80629 $abc$46512$n2628
.sym 80650 $abc$46512$n15
.sym 80668 $abc$46512$n15
.sym 80706 $abc$46512$n2628
.sym 80707 sys_clk_$glb_clk
.sym 80932 lm32_cpu.mc_arithmetic.p[6]
.sym 80933 $abc$46512$n4594
.sym 80934 $abc$46512$n4592
.sym 80935 lm32_cpu.mc_arithmetic.p[0]
.sym 80936 $abc$46512$n3843
.sym 80937 lm32_cpu.mc_arithmetic.p[4]
.sym 80938 $abc$46512$n4604
.sym 80939 lm32_cpu.mc_arithmetic.p[1]
.sym 80946 $abc$46512$n3893
.sym 80954 $abc$46512$n8646
.sym 80956 lm32_cpu.mc_arithmetic.a[31]
.sym 80965 lm32_cpu.rst_i
.sym 80974 $abc$46512$n3767_1
.sym 80975 $abc$46512$n4510
.sym 80976 $abc$46512$n3766_1
.sym 80977 lm32_cpu.mc_arithmetic.t[2]
.sym 80980 $abc$46512$n4600
.sym 80981 lm32_cpu.mc_arithmetic.t[6]
.sym 80982 lm32_cpu.mc_arithmetic.a[5]
.sym 80983 $abc$46512$n3767_1
.sym 80984 $abc$46512$n3766_1
.sym 80985 lm32_cpu.mc_arithmetic.a[2]
.sym 80986 lm32_cpu.mc_arithmetic.p[5]
.sym 80987 lm32_cpu.mc_arithmetic.t[32]
.sym 80988 lm32_cpu.mc_arithmetic.a[4]
.sym 80989 $abc$46512$n3846
.sym 80990 $abc$46512$n4510
.sym 80991 $abc$46512$n4601
.sym 80993 lm32_cpu.mc_arithmetic.p[2]
.sym 81001 $abc$46512$n2532
.sym 81002 lm32_cpu.mc_arithmetic.a[1]
.sym 81003 lm32_cpu.mc_arithmetic.p[4]
.sym 81005 lm32_cpu.mc_arithmetic.p[1]
.sym 81007 $abc$46512$n3767_1
.sym 81008 lm32_cpu.mc_arithmetic.a[4]
.sym 81009 lm32_cpu.mc_arithmetic.p[4]
.sym 81010 $abc$46512$n3766_1
.sym 81013 lm32_cpu.mc_arithmetic.t[2]
.sym 81014 lm32_cpu.mc_arithmetic.t[32]
.sym 81015 $abc$46512$n4510
.sym 81016 lm32_cpu.mc_arithmetic.p[1]
.sym 81019 $abc$46512$n3767_1
.sym 81020 lm32_cpu.mc_arithmetic.p[5]
.sym 81021 $abc$46512$n3766_1
.sym 81022 lm32_cpu.mc_arithmetic.a[5]
.sym 81025 $abc$46512$n4601
.sym 81026 $abc$46512$n4600
.sym 81027 lm32_cpu.mc_arithmetic.p[2]
.sym 81028 $abc$46512$n3846
.sym 81031 $abc$46512$n4510
.sym 81032 lm32_cpu.mc_arithmetic.p[5]
.sym 81033 lm32_cpu.mc_arithmetic.t[32]
.sym 81034 lm32_cpu.mc_arithmetic.t[6]
.sym 81037 $abc$46512$n3766_1
.sym 81038 lm32_cpu.mc_arithmetic.a[2]
.sym 81039 lm32_cpu.mc_arithmetic.p[2]
.sym 81040 $abc$46512$n3767_1
.sym 81049 $abc$46512$n3766_1
.sym 81050 $abc$46512$n3767_1
.sym 81051 lm32_cpu.mc_arithmetic.a[1]
.sym 81052 lm32_cpu.mc_arithmetic.p[1]
.sym 81053 $abc$46512$n2532
.sym 81054 sys_clk_$glb_clk
.sym 81055 lm32_cpu.rst_i_$glb_sr
.sym 81060 $abc$46512$n4595
.sym 81061 $abc$46512$n4488
.sym 81062 $abc$46512$n3837
.sym 81063 $abc$46512$n4598
.sym 81064 $abc$46512$n4346_1
.sym 81065 $abc$46512$n3830
.sym 81066 $abc$46512$n4586
.sym 81067 lm32_cpu.mc_arithmetic.a[7]
.sym 81069 spiflash_bus_adr[6]
.sym 81070 lm32_cpu.pc_x[15]
.sym 81071 $abc$46512$n5364_1
.sym 81072 $abc$46512$n3767_1
.sym 81073 $abc$46512$n4510
.sym 81074 $abc$46512$n3766_1
.sym 81075 $abc$46512$n3767_1
.sym 81078 $abc$46512$n2534
.sym 81081 $abc$46512$n3764_1
.sym 81082 lm32_cpu.mc_arithmetic.t[32]
.sym 81083 $abc$46512$n3767_1
.sym 81085 $abc$46512$n4510
.sym 81094 $abc$46512$n2532
.sym 81100 lm32_cpu.mc_arithmetic.p[2]
.sym 81101 $abc$46512$n3818
.sym 81102 $abc$46512$n4510
.sym 81109 lm32_cpu.mc_arithmetic.t[10]
.sym 81110 lm32_cpu.mc_arithmetic.p[6]
.sym 81111 $abc$46512$n7913
.sym 81112 lm32_cpu.mc_arithmetic.p[10]
.sym 81115 lm32_cpu.mc_arithmetic.a[11]
.sym 81123 $abc$46512$n4579
.sym 81125 $abc$46512$n2533
.sym 81126 $abc$46512$n3846
.sym 81138 $abc$46512$n7912
.sym 81140 lm32_cpu.mc_arithmetic.p[2]
.sym 81142 lm32_cpu.mc_arithmetic.p[5]
.sym 81143 lm32_cpu.mc_arithmetic.p[3]
.sym 81144 lm32_cpu.mc_arithmetic.p[1]
.sym 81146 $PACKER_VCC_NET_$glb_clk
.sym 81148 lm32_cpu.mc_arithmetic.p[0]
.sym 81150 lm32_cpu.mc_arithmetic.p[4]
.sym 81152 $abc$46512$n7915
.sym 81157 lm32_cpu.mc_arithmetic.a[31]
.sym 81158 $abc$46512$n7917
.sym 81159 $abc$46512$n7918
.sym 81162 $abc$46512$n7914
.sym 81163 $abc$46512$n7916
.sym 81165 $abc$46512$n7913
.sym 81172 $PACKER_VCC_NET_$glb_clk
.sym 81175 $auto$alumacc.cc:474:replace_alu$4525.C[1]
.sym 81177 lm32_cpu.mc_arithmetic.a[31]
.sym 81178 $abc$46512$n7912
.sym 81181 $auto$alumacc.cc:474:replace_alu$4525.C[2]
.sym 81183 $abc$46512$n7913
.sym 81184 lm32_cpu.mc_arithmetic.p[0]
.sym 81185 $auto$alumacc.cc:474:replace_alu$4525.C[1]
.sym 81187 $auto$alumacc.cc:474:replace_alu$4525.C[3]
.sym 81189 $abc$46512$n7914
.sym 81190 lm32_cpu.mc_arithmetic.p[1]
.sym 81191 $auto$alumacc.cc:474:replace_alu$4525.C[2]
.sym 81193 $auto$alumacc.cc:474:replace_alu$4525.C[4]
.sym 81195 lm32_cpu.mc_arithmetic.p[2]
.sym 81196 $abc$46512$n7915
.sym 81197 $auto$alumacc.cc:474:replace_alu$4525.C[3]
.sym 81199 $auto$alumacc.cc:474:replace_alu$4525.C[5]
.sym 81201 lm32_cpu.mc_arithmetic.p[3]
.sym 81202 $abc$46512$n7916
.sym 81203 $auto$alumacc.cc:474:replace_alu$4525.C[4]
.sym 81205 $auto$alumacc.cc:474:replace_alu$4525.C[6]
.sym 81207 $abc$46512$n7917
.sym 81208 lm32_cpu.mc_arithmetic.p[4]
.sym 81209 $auto$alumacc.cc:474:replace_alu$4525.C[5]
.sym 81211 $auto$alumacc.cc:474:replace_alu$4525.C[7]
.sym 81213 $abc$46512$n7918
.sym 81214 lm32_cpu.mc_arithmetic.p[5]
.sym 81215 $auto$alumacc.cc:474:replace_alu$4525.C[6]
.sym 81219 $abc$46512$n3818
.sym 81220 $abc$46512$n4580
.sym 81221 $abc$46512$n4579
.sym 81222 $abc$46512$n4582
.sym 81223 $abc$46512$n4245_1
.sym 81224 $abc$46512$n3815
.sym 81225 lm32_cpu.mc_arithmetic.a[12]
.sym 81226 $abc$46512$n7926
.sym 81229 $abc$46512$n5416
.sym 81231 lm32_cpu.mc_arithmetic.state[2]
.sym 81232 $abc$46512$n7912
.sym 81233 lm32_cpu.mc_arithmetic.t[32]
.sym 81234 $abc$46512$n3764_1
.sym 81235 $abc$46512$n3766_1
.sym 81236 lm32_cpu.mc_arithmetic.a[4]
.sym 81238 $abc$46512$n3846
.sym 81240 $abc$46512$n7915
.sym 81241 $abc$46512$n3847_1
.sym 81242 $PACKER_VCC_NET_$glb_clk
.sym 81244 $abc$46512$n3767_1
.sym 81245 $abc$46512$n3767_1
.sym 81246 $abc$46512$n3815
.sym 81247 lm32_cpu.mc_arithmetic.p[19]
.sym 81248 spiflash_bus_dat_w[30]
.sym 81249 $abc$46512$n4547_1
.sym 81250 lm32_cpu.mc_arithmetic.p[17]
.sym 81252 lm32_cpu.mc_arithmetic.a[0]
.sym 81254 lm32_cpu.mc_arithmetic.p[23]
.sym 81255 $auto$alumacc.cc:474:replace_alu$4525.C[7]
.sym 81260 $abc$46512$n7921
.sym 81261 lm32_cpu.mc_arithmetic.p[8]
.sym 81262 $abc$46512$n7924
.sym 81265 lm32_cpu.mc_arithmetic.p[11]
.sym 81267 lm32_cpu.mc_arithmetic.p[12]
.sym 81269 lm32_cpu.mc_arithmetic.p[13]
.sym 81271 $abc$46512$n7920
.sym 81273 $abc$46512$n7925
.sym 81274 lm32_cpu.mc_arithmetic.p[7]
.sym 81276 lm32_cpu.mc_arithmetic.p[6]
.sym 81277 $abc$46512$n7919
.sym 81278 lm32_cpu.mc_arithmetic.p[10]
.sym 81279 $abc$46512$n7926
.sym 81282 $abc$46512$n7922
.sym 81283 lm32_cpu.mc_arithmetic.p[9]
.sym 81286 $abc$46512$n7923
.sym 81292 $auto$alumacc.cc:474:replace_alu$4525.C[8]
.sym 81294 $abc$46512$n7919
.sym 81295 lm32_cpu.mc_arithmetic.p[6]
.sym 81296 $auto$alumacc.cc:474:replace_alu$4525.C[7]
.sym 81298 $auto$alumacc.cc:474:replace_alu$4525.C[9]
.sym 81300 $abc$46512$n7920
.sym 81301 lm32_cpu.mc_arithmetic.p[7]
.sym 81302 $auto$alumacc.cc:474:replace_alu$4525.C[8]
.sym 81304 $auto$alumacc.cc:474:replace_alu$4525.C[10]
.sym 81306 lm32_cpu.mc_arithmetic.p[8]
.sym 81307 $abc$46512$n7921
.sym 81308 $auto$alumacc.cc:474:replace_alu$4525.C[9]
.sym 81310 $auto$alumacc.cc:474:replace_alu$4525.C[11]
.sym 81312 $abc$46512$n7922
.sym 81313 lm32_cpu.mc_arithmetic.p[9]
.sym 81314 $auto$alumacc.cc:474:replace_alu$4525.C[10]
.sym 81316 $auto$alumacc.cc:474:replace_alu$4525.C[12]
.sym 81318 $abc$46512$n7923
.sym 81319 lm32_cpu.mc_arithmetic.p[10]
.sym 81320 $auto$alumacc.cc:474:replace_alu$4525.C[11]
.sym 81322 $auto$alumacc.cc:474:replace_alu$4525.C[13]
.sym 81324 $abc$46512$n7924
.sym 81325 lm32_cpu.mc_arithmetic.p[11]
.sym 81326 $auto$alumacc.cc:474:replace_alu$4525.C[12]
.sym 81328 $auto$alumacc.cc:474:replace_alu$4525.C[14]
.sym 81330 lm32_cpu.mc_arithmetic.p[12]
.sym 81331 $abc$46512$n7925
.sym 81332 $auto$alumacc.cc:474:replace_alu$4525.C[13]
.sym 81334 $auto$alumacc.cc:474:replace_alu$4525.C[15]
.sym 81336 lm32_cpu.mc_arithmetic.p[13]
.sym 81337 $abc$46512$n7926
.sym 81338 $auto$alumacc.cc:474:replace_alu$4525.C[14]
.sym 81342 $abc$46512$n4204_1
.sym 81343 $abc$46512$n4547_1
.sym 81344 $abc$46512$n4556_1
.sym 81345 lm32_cpu.mc_arithmetic.p[16]
.sym 81346 $abc$46512$n4202_1
.sym 81347 $abc$46512$n4553_1
.sym 81348 $abc$46512$n4562_1
.sym 81349 lm32_cpu.mc_arithmetic.p[9]
.sym 81350 lm32_cpu.mc_arithmetic.t[11]
.sym 81353 $abc$46512$n6926_1
.sym 81354 lm32_cpu.mc_arithmetic.a[3]
.sym 81355 lm32_cpu.mc_arithmetic.p[13]
.sym 81356 lm32_cpu.mc_arithmetic.a[6]
.sym 81357 $abc$46512$n7920
.sym 81358 $abc$46512$n3670_1
.sym 81359 $abc$46512$n2532
.sym 81360 $abc$46512$n3766_1
.sym 81361 lm32_cpu.mc_arithmetic.p[11]
.sym 81362 $abc$46512$n2533
.sym 81363 lm32_cpu.mc_arithmetic.p[12]
.sym 81364 lm32_cpu.mc_arithmetic.t[32]
.sym 81365 lm32_cpu.mc_arithmetic.a[5]
.sym 81366 lm32_cpu.mc_arithmetic.operand_0_d[7]
.sym 81367 basesoc_sram_we[3]
.sym 81369 lm32_cpu.mc_arithmetic.t[30]
.sym 81371 $abc$46512$n4629
.sym 81372 lm32_cpu.mc_arithmetic.t[22]
.sym 81373 lm32_cpu.mc_arithmetic.t[12]
.sym 81374 $abc$46512$n4540_1
.sym 81376 $abc$46512$n7929
.sym 81377 lm32_cpu.mc_arithmetic.operand_0_d[12]
.sym 81378 $auto$alumacc.cc:474:replace_alu$4525.C[15]
.sym 81385 lm32_cpu.mc_arithmetic.p[21]
.sym 81386 lm32_cpu.mc_arithmetic.p[15]
.sym 81387 lm32_cpu.mc_arithmetic.p[20]
.sym 81388 lm32_cpu.mc_arithmetic.p[18]
.sym 81392 lm32_cpu.mc_arithmetic.p[17]
.sym 81395 lm32_cpu.mc_arithmetic.p[14]
.sym 81397 $abc$46512$n7930
.sym 81398 $abc$46512$n7928
.sym 81400 $abc$46512$n7933
.sym 81402 $abc$46512$n7929
.sym 81403 $abc$46512$n7927
.sym 81405 $abc$46512$n7931
.sym 81407 lm32_cpu.mc_arithmetic.p[19]
.sym 81409 $abc$46512$n7934
.sym 81410 lm32_cpu.mc_arithmetic.p[16]
.sym 81412 $abc$46512$n7932
.sym 81415 $auto$alumacc.cc:474:replace_alu$4525.C[16]
.sym 81417 lm32_cpu.mc_arithmetic.p[14]
.sym 81418 $abc$46512$n7927
.sym 81419 $auto$alumacc.cc:474:replace_alu$4525.C[15]
.sym 81421 $auto$alumacc.cc:474:replace_alu$4525.C[17]
.sym 81423 $abc$46512$n7928
.sym 81424 lm32_cpu.mc_arithmetic.p[15]
.sym 81425 $auto$alumacc.cc:474:replace_alu$4525.C[16]
.sym 81427 $auto$alumacc.cc:474:replace_alu$4525.C[18]
.sym 81429 $abc$46512$n7929
.sym 81430 lm32_cpu.mc_arithmetic.p[16]
.sym 81431 $auto$alumacc.cc:474:replace_alu$4525.C[17]
.sym 81433 $auto$alumacc.cc:474:replace_alu$4525.C[19]
.sym 81435 lm32_cpu.mc_arithmetic.p[17]
.sym 81436 $abc$46512$n7930
.sym 81437 $auto$alumacc.cc:474:replace_alu$4525.C[18]
.sym 81439 $auto$alumacc.cc:474:replace_alu$4525.C[20]
.sym 81441 lm32_cpu.mc_arithmetic.p[18]
.sym 81442 $abc$46512$n7931
.sym 81443 $auto$alumacc.cc:474:replace_alu$4525.C[19]
.sym 81445 $auto$alumacc.cc:474:replace_alu$4525.C[21]
.sym 81447 $abc$46512$n7932
.sym 81448 lm32_cpu.mc_arithmetic.p[19]
.sym 81449 $auto$alumacc.cc:474:replace_alu$4525.C[20]
.sym 81451 $auto$alumacc.cc:474:replace_alu$4525.C[22]
.sym 81453 $abc$46512$n7933
.sym 81454 lm32_cpu.mc_arithmetic.p[20]
.sym 81455 $auto$alumacc.cc:474:replace_alu$4525.C[21]
.sym 81457 $auto$alumacc.cc:474:replace_alu$4525.C[23]
.sym 81459 lm32_cpu.mc_arithmetic.p[21]
.sym 81460 $abc$46512$n7934
.sym 81461 $auto$alumacc.cc:474:replace_alu$4525.C[22]
.sym 81465 $abc$46512$n4558_1
.sym 81466 lm32_cpu.mc_arithmetic.a[18]
.sym 81467 $abc$46512$n4540_1
.sym 81468 lm32_cpu.mc_arithmetic.a[14]
.sym 81469 lm32_cpu.mc_arithmetic.a[0]
.sym 81470 $abc$46512$n4538_1
.sym 81471 $abc$46512$n4520
.sym 81472 $abc$46512$n3799_1
.sym 81474 $abc$46512$n4553_1
.sym 81475 $abc$46512$n5365_1
.sym 81476 lm32_cpu.mc_arithmetic.operand_0_d[3]
.sym 81477 por_rst
.sym 81478 $abc$46512$n4562_1
.sym 81479 $abc$46512$n3846
.sym 81480 lm32_cpu.mc_arithmetic.p[15]
.sym 81481 $abc$46512$n3764_1
.sym 81482 lm32_cpu.mc_arithmetic.a[13]
.sym 81483 $abc$46512$n3893
.sym 81484 lm32_cpu.mc_arithmetic.p[18]
.sym 81485 lm32_cpu.mc_arithmetic.p[8]
.sym 81487 lm32_cpu.mc_arithmetic.t[19]
.sym 81489 lm32_cpu.mc_arithmetic.operand_0_d[14]
.sym 81490 $abc$46512$n4629
.sym 81491 $abc$46512$n7935
.sym 81492 $abc$46512$n3770_1
.sym 81493 $abc$46512$n3797
.sym 81495 $abc$46512$n7934
.sym 81496 $abc$46512$n4126
.sym 81500 lm32_cpu.mc_arithmetic.a[18]
.sym 81501 $auto$alumacc.cc:474:replace_alu$4525.C[23]
.sym 81507 lm32_cpu.mc_arithmetic.p[27]
.sym 81510 lm32_cpu.mc_arithmetic.p[28]
.sym 81511 lm32_cpu.mc_arithmetic.p[26]
.sym 81517 $abc$46512$n7935
.sym 81519 lm32_cpu.mc_arithmetic.p[24]
.sym 81520 lm32_cpu.mc_arithmetic.p[22]
.sym 81522 $abc$46512$n7940
.sym 81523 $abc$46512$n7937
.sym 81524 lm32_cpu.mc_arithmetic.p[23]
.sym 81525 $abc$46512$n7941
.sym 81526 lm32_cpu.mc_arithmetic.p[29]
.sym 81528 $abc$46512$n7939
.sym 81529 $abc$46512$n7936
.sym 81530 $abc$46512$n7942
.sym 81532 lm32_cpu.mc_arithmetic.p[25]
.sym 81535 $abc$46512$n7938
.sym 81538 $auto$alumacc.cc:474:replace_alu$4525.C[24]
.sym 81540 lm32_cpu.mc_arithmetic.p[22]
.sym 81541 $abc$46512$n7935
.sym 81542 $auto$alumacc.cc:474:replace_alu$4525.C[23]
.sym 81544 $auto$alumacc.cc:474:replace_alu$4525.C[25]
.sym 81546 lm32_cpu.mc_arithmetic.p[23]
.sym 81547 $abc$46512$n7936
.sym 81548 $auto$alumacc.cc:474:replace_alu$4525.C[24]
.sym 81550 $auto$alumacc.cc:474:replace_alu$4525.C[26]
.sym 81552 $abc$46512$n7937
.sym 81553 lm32_cpu.mc_arithmetic.p[24]
.sym 81554 $auto$alumacc.cc:474:replace_alu$4525.C[25]
.sym 81556 $auto$alumacc.cc:474:replace_alu$4525.C[27]
.sym 81558 $abc$46512$n7938
.sym 81559 lm32_cpu.mc_arithmetic.p[25]
.sym 81560 $auto$alumacc.cc:474:replace_alu$4525.C[26]
.sym 81562 $auto$alumacc.cc:474:replace_alu$4525.C[28]
.sym 81564 lm32_cpu.mc_arithmetic.p[26]
.sym 81565 $abc$46512$n7939
.sym 81566 $auto$alumacc.cc:474:replace_alu$4525.C[27]
.sym 81568 $auto$alumacc.cc:474:replace_alu$4525.C[29]
.sym 81570 $abc$46512$n7940
.sym 81571 lm32_cpu.mc_arithmetic.p[27]
.sym 81572 $auto$alumacc.cc:474:replace_alu$4525.C[28]
.sym 81574 $auto$alumacc.cc:474:replace_alu$4525.C[30]
.sym 81576 $abc$46512$n7941
.sym 81577 lm32_cpu.mc_arithmetic.p[28]
.sym 81578 $auto$alumacc.cc:474:replace_alu$4525.C[29]
.sym 81580 $auto$alumacc.cc:474:replace_alu$4525.C[31]
.sym 81582 lm32_cpu.mc_arithmetic.p[29]
.sym 81583 $abc$46512$n7942
.sym 81584 $auto$alumacc.cc:474:replace_alu$4525.C[30]
.sym 81588 lm32_cpu.mc_arithmetic.t[26]
.sym 81589 $abc$46512$n4531_1
.sym 81590 lm32_cpu.mc_arithmetic.p[25]
.sym 81591 $abc$46512$n4532_1
.sym 81592 lm32_cpu.mc_arithmetic.p[29]
.sym 81593 $abc$46512$n4519_1
.sym 81594 $abc$46512$n4534_1
.sym 81595 $abc$46512$n3791
.sym 81598 $abc$46512$n4348_1
.sym 81599 $abc$46512$n3636
.sym 81600 lm32_cpu.mc_arithmetic.t[23]
.sym 81601 $abc$46512$n4509_1
.sym 81602 $abc$46512$n3893
.sym 81603 lm32_cpu.mc_arithmetic.p[17]
.sym 81604 $abc$46512$n5662
.sym 81605 $abc$46512$n4490
.sym 81606 $abc$46512$n3764_1
.sym 81607 lm32_cpu.mc_arithmetic.t[32]
.sym 81608 lm32_cpu.mc_arithmetic.p[22]
.sym 81609 sram_bus_dat_w[6]
.sym 81610 lm32_cpu.mc_arithmetic.t[27]
.sym 81611 lm32_cpu.mc_arithmetic.p[20]
.sym 81613 lm32_cpu.mc_arithmetic.p[18]
.sym 81614 lm32_cpu.mc_arithmetic.a[14]
.sym 81615 $abc$46512$n3775_1
.sym 81616 lm32_cpu.mc_arithmetic.p[9]
.sym 81617 spiflash_bus_adr[0]
.sym 81618 lm32_cpu.mc_arithmetic.operand_0_d[25]
.sym 81619 $abc$46512$n2533
.sym 81620 lm32_cpu.mc_arithmetic.operand_0_d[12]
.sym 81622 lm32_cpu.mc_arithmetic.a[30]
.sym 81623 $abc$46512$n3846
.sym 81624 $auto$alumacc.cc:474:replace_alu$4525.C[31]
.sym 81630 $abc$46512$n7943
.sym 81631 $abc$46512$n2532
.sym 81632 lm32_cpu.mc_arithmetic.p[20]
.sym 81633 $abc$46512$n3767_1
.sym 81634 $abc$46512$n3766_1
.sym 81635 lm32_cpu.mc_arithmetic.p[22]
.sym 81638 lm32_cpu.mc_arithmetic.t[24]
.sym 81639 lm32_cpu.mc_arithmetic.t[32]
.sym 81640 lm32_cpu.mc_arithmetic.p[30]
.sym 81641 lm32_cpu.mc_arithmetic.p[21]
.sym 81642 $abc$46512$n3766_1
.sym 81643 $abc$46512$n3846
.sym 81644 lm32_cpu.mc_arithmetic.t[22]
.sym 81646 $abc$46512$n4540_1
.sym 81647 $abc$46512$n4535_1
.sym 81648 lm32_cpu.mc_arithmetic.a[30]
.sym 81649 $abc$46512$n4541_1
.sym 81650 lm32_cpu.mc_arithmetic.a[20]
.sym 81651 $abc$46512$n4534_1
.sym 81655 lm32_cpu.mc_arithmetic.p[24]
.sym 81656 $abc$46512$n4510
.sym 81657 $abc$46512$n4510
.sym 81660 lm32_cpu.mc_arithmetic.p[23]
.sym 81661 $nextpnr_ICESTORM_LC_40$I3
.sym 81663 $abc$46512$n7943
.sym 81664 lm32_cpu.mc_arithmetic.p[30]
.sym 81665 $auto$alumacc.cc:474:replace_alu$4525.C[31]
.sym 81671 $nextpnr_ICESTORM_LC_40$I3
.sym 81674 lm32_cpu.mc_arithmetic.t[24]
.sym 81675 lm32_cpu.mc_arithmetic.t[32]
.sym 81676 lm32_cpu.mc_arithmetic.p[23]
.sym 81677 $abc$46512$n4510
.sym 81680 lm32_cpu.mc_arithmetic.a[20]
.sym 81681 $abc$46512$n3767_1
.sym 81682 lm32_cpu.mc_arithmetic.p[20]
.sym 81683 $abc$46512$n3766_1
.sym 81686 $abc$46512$n4510
.sym 81687 lm32_cpu.mc_arithmetic.t[32]
.sym 81688 lm32_cpu.mc_arithmetic.t[22]
.sym 81689 lm32_cpu.mc_arithmetic.p[21]
.sym 81692 lm32_cpu.mc_arithmetic.p[24]
.sym 81693 $abc$46512$n4535_1
.sym 81694 $abc$46512$n3846
.sym 81695 $abc$46512$n4534_1
.sym 81698 $abc$46512$n4541_1
.sym 81699 $abc$46512$n3846
.sym 81700 lm32_cpu.mc_arithmetic.p[22]
.sym 81701 $abc$46512$n4540_1
.sym 81704 lm32_cpu.mc_arithmetic.a[30]
.sym 81705 lm32_cpu.mc_arithmetic.p[30]
.sym 81706 $abc$46512$n3766_1
.sym 81707 $abc$46512$n3767_1
.sym 81708 $abc$46512$n2532
.sym 81709 sys_clk_$glb_clk
.sym 81710 lm32_cpu.rst_i_$glb_sr
.sym 81711 $abc$46512$n3780
.sym 81712 lm32_cpu.mc_arithmetic.a[21]
.sym 81713 $abc$46512$n3789
.sym 81714 $abc$46512$n4126
.sym 81715 $abc$46512$n3786
.sym 81716 lm32_cpu.mc_arithmetic.a[20]
.sym 81717 $abc$46512$n4067
.sym 81718 $abc$46512$n3991
.sym 81720 spiflash_bus_adr[4]
.sym 81722 lm32_cpu.branch_target_x[0]
.sym 81723 lm32_cpu.mc_arithmetic.t[31]
.sym 81725 lm32_cpu.mc_arithmetic.p[24]
.sym 81726 $abc$46512$n3764_1
.sym 81727 $abc$46512$n2533
.sym 81728 $abc$46512$n2531
.sym 81729 lm32_cpu.mc_arithmetic.p[21]
.sym 81730 $abc$46512$n3766_1
.sym 81731 $abc$46512$n3846
.sym 81732 $abc$46512$n4531_1
.sym 81733 lm32_cpu.mc_arithmetic.p[28]
.sym 81736 $abc$46512$n3767_1
.sym 81737 $abc$46512$n3767_1
.sym 81738 lm32_cpu.mc_arithmetic.state[2]
.sym 81739 lm32_cpu.mc_arithmetic.operand_0_d[26]
.sym 81740 spiflash_bus_dat_w[30]
.sym 81743 $abc$46512$n3766_1
.sym 81744 lm32_cpu.mc_arithmetic.operand_0_d[23]
.sym 81746 lm32_cpu.mc_arithmetic.p[23]
.sym 81752 $abc$46512$n4928
.sym 81754 $abc$46512$n3766_1
.sym 81755 $abc$46512$n3767_1
.sym 81756 $abc$46512$n5526_1
.sym 81757 $abc$46512$n3607
.sym 81758 lm32_cpu.mc_arithmetic.a[29]
.sym 81760 lm32_cpu.mc_arithmetic.a[19]
.sym 81761 lm32_cpu.mc_arithmetic.p[27]
.sym 81762 $abc$46512$n3766_1
.sym 81763 lm32_cpu.mc_arithmetic.a[28]
.sym 81764 lm32_cpu.mc_arithmetic.p[29]
.sym 81765 lm32_cpu.mc_arithmetic.p[19]
.sym 81767 lm32_cpu.mc_arithmetic.p[28]
.sym 81769 lm32_cpu.mc_arithmetic.b[23]
.sym 81771 $abc$46512$n5533
.sym 81773 lm32_cpu.mc_arithmetic.b[22]
.sym 81777 lm32_cpu.mc_arithmetic.operand_0_d[20]
.sym 81778 $abc$46512$n3670_1
.sym 81781 lm32_cpu.mc_arithmetic.a[20]
.sym 81783 lm32_cpu.mc_arithmetic.a[27]
.sym 81785 lm32_cpu.mc_arithmetic.a[20]
.sym 81786 $abc$46512$n3670_1
.sym 81787 lm32_cpu.mc_arithmetic.operand_0_d[20]
.sym 81788 $abc$46512$n3607
.sym 81791 lm32_cpu.mc_arithmetic.b[23]
.sym 81797 $abc$46512$n3766_1
.sym 81798 lm32_cpu.mc_arithmetic.a[19]
.sym 81799 lm32_cpu.mc_arithmetic.p[19]
.sym 81800 $abc$46512$n3767_1
.sym 81803 lm32_cpu.mc_arithmetic.b[22]
.sym 81809 $abc$46512$n3766_1
.sym 81810 lm32_cpu.mc_arithmetic.p[29]
.sym 81811 lm32_cpu.mc_arithmetic.a[29]
.sym 81812 $abc$46512$n3767_1
.sym 81816 $abc$46512$n4928
.sym 81817 $abc$46512$n5533
.sym 81818 $abc$46512$n5526_1
.sym 81821 lm32_cpu.mc_arithmetic.a[27]
.sym 81822 $abc$46512$n3767_1
.sym 81823 lm32_cpu.mc_arithmetic.p[27]
.sym 81824 $abc$46512$n3766_1
.sym 81827 $abc$46512$n3767_1
.sym 81828 lm32_cpu.mc_arithmetic.p[28]
.sym 81829 $abc$46512$n3766_1
.sym 81830 lm32_cpu.mc_arithmetic.a[28]
.sym 81832 sys_clk_$glb_clk
.sym 81833 lm32_cpu.rst_i_$glb_sr
.sym 81834 lm32_cpu.mc_arithmetic.a[22]
.sym 81835 lm32_cpu.mc_arithmetic.a[23]
.sym 81836 $abc$46512$n4635
.sym 81837 $abc$46512$n4028_1
.sym 81838 $abc$46512$n3914
.sym 81839 $abc$46512$n3971_1
.sym 81840 $abc$46512$n4049
.sym 81841 lm32_cpu.mc_arithmetic.a[27]
.sym 81844 lm32_cpu.branch_target_x[5]
.sym 81846 $abc$46512$n4928
.sym 81847 $abc$46512$n2532
.sym 81848 $abc$46512$n2533
.sym 81849 lm32_cpu.mc_arithmetic.p[23]
.sym 81850 lm32_cpu.mc_arithmetic.operand_0_d[21]
.sym 81851 lm32_cpu.mc_arithmetic.operand_1_d[1]
.sym 81852 $abc$46512$n3767_1
.sym 81853 lm32_cpu.mc_arithmetic.p[19]
.sym 81854 $abc$46512$n2532
.sym 81855 spiflash_bus_adr[6]
.sym 81856 lm32_cpu.mc_arithmetic.t[32]
.sym 81857 lm32_cpu.mc_arithmetic.p[27]
.sym 81858 lm32_cpu.mc_arithmetic.operand_0_d[7]
.sym 81859 basesoc_sram_we[3]
.sym 81860 lm32_cpu.mc_arithmetic.a[30]
.sym 81861 lm32_cpu.mc_arithmetic.operand_0_d[12]
.sym 81862 lm32_cpu.mc_arithmetic.a[29]
.sym 81863 $abc$46512$n4629
.sym 81865 lm32_cpu.mc_arithmetic.divide_by_zero_x
.sym 81876 $abc$46512$n3893
.sym 81877 $abc$46512$n2533
.sym 81878 lm32_cpu.mc_arithmetic.operand_0_d[31]
.sym 81879 lm32_cpu.mc_arithmetic.a[31]
.sym 81881 lm32_cpu.mc_arithmetic.a[29]
.sym 81882 $abc$46512$n3847_1
.sym 81883 $abc$46512$n3893
.sym 81884 $abc$46512$n3607
.sym 81885 $abc$46512$n3846
.sym 81888 lm32_cpu.mc_arithmetic.a[30]
.sym 81889 $abc$46512$n3670_1
.sym 81890 $abc$46512$n3670_1
.sym 81891 $abc$46512$n3845
.sym 81892 $abc$46512$n3895
.sym 81894 lm32_cpu.mc_arithmetic.a[28]
.sym 81895 $abc$46512$n3914
.sym 81896 lm32_cpu.mc_arithmetic.operand_0_d[29]
.sym 81898 lm32_cpu.mc_arithmetic.a[27]
.sym 81900 lm32_cpu.mc_arithmetic.operand_0_d[27]
.sym 81901 lm32_cpu.mc_arithmetic.operand_0_d[28]
.sym 81902 lm32_cpu.mc_arithmetic.operand_0_d[30]
.sym 81906 $abc$46512$n3932
.sym 81908 lm32_cpu.mc_arithmetic.a[31]
.sym 81909 $abc$46512$n3846
.sym 81910 lm32_cpu.mc_arithmetic.a[30]
.sym 81911 $abc$46512$n3847_1
.sym 81914 $abc$46512$n3846
.sym 81915 lm32_cpu.mc_arithmetic.a[29]
.sym 81916 $abc$46512$n3847_1
.sym 81917 lm32_cpu.mc_arithmetic.a[30]
.sym 81920 $abc$46512$n3607
.sym 81921 $abc$46512$n3670_1
.sym 81922 lm32_cpu.mc_arithmetic.operand_0_d[27]
.sym 81923 lm32_cpu.mc_arithmetic.a[27]
.sym 81926 lm32_cpu.mc_arithmetic.a[27]
.sym 81928 $abc$46512$n3847_1
.sym 81929 $abc$46512$n3932
.sym 81933 lm32_cpu.mc_arithmetic.operand_0_d[31]
.sym 81934 $abc$46512$n3845
.sym 81935 $abc$46512$n3893
.sym 81938 $abc$46512$n3895
.sym 81939 lm32_cpu.mc_arithmetic.operand_0_d[30]
.sym 81940 $abc$46512$n3893
.sym 81945 lm32_cpu.mc_arithmetic.operand_0_d[29]
.sym 81946 $abc$46512$n3914
.sym 81947 $abc$46512$n3893
.sym 81950 lm32_cpu.mc_arithmetic.a[28]
.sym 81951 $abc$46512$n3607
.sym 81952 lm32_cpu.mc_arithmetic.operand_0_d[28]
.sym 81953 $abc$46512$n3670_1
.sym 81954 $abc$46512$n2533
.sym 81955 sys_clk_$glb_clk
.sym 81956 lm32_cpu.rst_i_$glb_sr
.sym 81957 lm32_cpu.mc_arithmetic.sign_extend_x
.sym 81958 lm32_cpu.mc_arithmetic.a[28]
.sym 81959 sram_bus_dat_w[7]
.sym 81960 lm32_cpu.instruction_unit.branch_predict_address_d[14]
.sym 81961 lm32_cpu.instruction_unit.branch_predict_address_d[14]
.sym 81966 $abc$46512$n3893
.sym 81967 $abc$46512$n3891
.sym 81968 lm32_cpu.x_bypass_enable_d
.sym 81969 $abc$46512$n3893
.sym 81970 $abc$46512$n3607
.sym 81971 $abc$46512$n5347
.sym 81972 $abc$46512$n4510
.sym 81976 $abc$46512$n3764_1
.sym 81977 $abc$46512$n2533
.sym 81978 lm32_cpu.mc_arithmetic.t[28]
.sym 81979 lm32_cpu.mc_arithmetic.a[31]
.sym 81980 $abc$46512$n8000
.sym 81981 $abc$46512$n3661_1
.sym 81982 lm32_cpu.mc_arithmetic.operand_0_d[10]
.sym 81983 lm32_cpu.pc_x[15]
.sym 81984 lm32_cpu.mc_arithmetic.operand_0_d[19]
.sym 81985 $abc$46512$n5364_1
.sym 81986 lm32_cpu.mc_arithmetic.operand_0_d[7]
.sym 81987 $abc$46512$n4630
.sym 81989 $abc$46512$n4629
.sym 81990 lm32_cpu.mc_arithmetic.operand_0_d[22]
.sym 81991 lm32_cpu.load_store_unit.store_data_x[10]
.sym 81992 lm32_cpu.mc_arithmetic.operand_0_d[14]
.sym 81998 lm32_cpu.mc_arithmetic.b[23]
.sym 82000 $abc$46512$n3846
.sym 82001 lm32_cpu.sign_extend_d
.sym 82002 lm32_cpu.size_d[0]
.sym 82004 lm32_cpu.logic_op_d[3]
.sym 82006 $abc$46512$n3764_1
.sym 82008 lm32_cpu.mc_arithmetic.b[22]
.sym 82010 lm32_cpu.size_d[1]
.sym 82018 $abc$46512$n6926_1
.sym 82021 $abc$46512$n3891
.sym 82023 lm32_cpu.pc_x[15]
.sym 82024 $abc$46512$n3892
.sym 82037 lm32_cpu.mc_arithmetic.b[22]
.sym 82038 lm32_cpu.mc_arithmetic.b[23]
.sym 82039 $abc$46512$n3764_1
.sym 82040 $abc$46512$n3846
.sym 82043 lm32_cpu.size_d[0]
.sym 82044 lm32_cpu.size_d[1]
.sym 82049 $abc$46512$n3891
.sym 82057 $abc$46512$n6926_1
.sym 82062 lm32_cpu.pc_x[15]
.sym 82073 lm32_cpu.sign_extend_d
.sym 82075 $abc$46512$n3892
.sym 82076 lm32_cpu.logic_op_d[3]
.sym 82080 $abc$46512$n3638
.sym 82081 $abc$46512$n4924
.sym 82082 $abc$46512$n4629
.sym 82083 $abc$46512$n4633
.sym 82084 $abc$46512$n4925
.sym 82085 $abc$46512$n5501
.sym 82086 lm32_cpu.x_result_sel_mc_arith_d
.sym 82087 $abc$46512$n3891
.sym 82089 $abc$46512$n2567
.sym 82090 $abc$46512$n2567
.sym 82091 lm32_cpu.pc_d[29]
.sym 82092 $abc$46512$n3764_1
.sym 82093 $abc$46512$n5416
.sym 82094 lm32_cpu.load_store_unit.d_dat_o[29]
.sym 82095 lm32_cpu.instruction_unit.branch_predict_address_d[14]
.sym 82096 $abc$46512$n3847_1
.sym 82097 lm32_cpu.mc_arithmetic.state[2]
.sym 82098 $abc$46512$n5428
.sym 82099 $abc$46512$n3670_1
.sym 82100 $abc$46512$n3893
.sym 82101 $abc$46512$n3670_1
.sym 82104 lm32_cpu.pc_x[19]
.sym 82105 $abc$46512$n4051
.sym 82106 lm32_cpu.logic_op_d[3]
.sym 82108 lm32_cpu.pc_x[0]
.sym 82109 lm32_cpu.mc_arithmetic.operand_0_d[25]
.sym 82111 lm32_cpu.mc_arithmetic.operand_0_d[12]
.sym 82112 lm32_cpu.instruction_unit.instruction_d[30]
.sym 82113 $abc$46512$n4620
.sym 82114 lm32_cpu.decoder.op_wcsr
.sym 82115 lm32_cpu.store_d
.sym 82122 lm32_cpu.size_d[0]
.sym 82123 $abc$46512$n3892
.sym 82126 lm32_cpu.x_result_sel_add_d
.sym 82127 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 82128 $abc$46512$n3656
.sym 82132 lm32_cpu.logic_op_d[3]
.sym 82133 $abc$46512$n3673_1
.sym 82135 lm32_cpu.size_d[1]
.sym 82136 $abc$46512$n4348_1
.sym 82137 $abc$46512$n3638
.sym 82141 $abc$46512$n3661_1
.sym 82142 lm32_cpu.sign_extend_d
.sym 82143 $abc$46512$n4634
.sym 82144 $abc$46512$n3891
.sym 82145 lm32_cpu.instruction_unit.instruction_d[30]
.sym 82146 lm32_cpu.pc_f[5]
.sym 82148 $abc$46512$n8000
.sym 82150 $abc$46512$n6612
.sym 82152 $abc$46512$n6581
.sym 82154 $abc$46512$n4348_1
.sym 82155 $abc$46512$n3891
.sym 82156 lm32_cpu.pc_f[5]
.sym 82160 $abc$46512$n3673_1
.sym 82162 $abc$46512$n3656
.sym 82166 $abc$46512$n6612
.sym 82169 lm32_cpu.x_result_sel_add_d
.sym 82172 lm32_cpu.instruction_unit.instruction_d[30]
.sym 82174 lm32_cpu.sign_extend_d
.sym 82175 lm32_cpu.logic_op_d[3]
.sym 82180 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 82184 lm32_cpu.size_d[0]
.sym 82185 $abc$46512$n6581
.sym 82186 lm32_cpu.size_d[1]
.sym 82187 $abc$46512$n4634
.sym 82192 $abc$46512$n3661_1
.sym 82193 $abc$46512$n3673_1
.sym 82197 $abc$46512$n3638
.sym 82198 $abc$46512$n3656
.sym 82199 $abc$46512$n3892
.sym 82200 $abc$46512$n8000
.sym 82201 sys_clk_$glb_clk
.sym 82203 lm32_cpu.mc_arithmetic.operand_0_d[10]
.sym 82204 $abc$46512$n5503
.sym 82205 $abc$46512$n3660_1
.sym 82206 lm32_cpu.branch_target_x[8]
.sym 82207 lm32_cpu.mc_arithmetic.operand_0_d[22]
.sym 82208 $abc$46512$n3661_1
.sym 82209 lm32_cpu.pc_x[19]
.sym 82210 lm32_cpu.valid_x
.sym 82211 spiflash_bus_adr[6]
.sym 82212 $abc$46512$n2528
.sym 82213 $abc$46512$n2528
.sym 82216 $abc$46512$n4166_1
.sym 82218 lm32_cpu.logic_op_d[3]
.sym 82220 $abc$46512$n3891
.sym 82221 lm32_cpu.instruction_unit.instruction_d[10]
.sym 82222 $abc$46512$n6666
.sym 82223 $abc$46512$n2567
.sym 82226 lm32_cpu.size_d[0]
.sym 82227 $abc$46512$n4629
.sym 82228 lm32_cpu.mc_arithmetic.operand_0_d[22]
.sym 82229 lm32_cpu.size_d[1]
.sym 82230 lm32_cpu.mc_arithmetic.operand_0_d[26]
.sym 82231 lm32_cpu.mc_arithmetic.operand_0_d[23]
.sym 82232 lm32_cpu.pc_f[5]
.sym 82233 lm32_cpu.mc_arithmetic.operand_0_d[31]
.sym 82234 lm32_cpu.valid_x
.sym 82235 lm32_cpu.mc_arithmetic.operand_0_d[5]
.sym 82236 lm32_cpu.x_result_sel_csr_d
.sym 82237 lm32_cpu.pc_d[15]
.sym 82238 lm32_cpu.instruction_unit.instruction_d[6]
.sym 82244 $abc$46512$n3638
.sym 82249 lm32_cpu.instruction_unit.instruction_d[30]
.sym 82250 lm32_cpu.pc_f[6]
.sym 82252 lm32_cpu.sign_extend_d
.sym 82254 $abc$46512$n3656
.sym 82257 $abc$46512$n6585
.sym 82258 lm32_cpu.logic_op_d[3]
.sym 82259 $abc$46512$n3637
.sym 82262 $abc$46512$n3660_1
.sym 82264 lm32_cpu.instruction_unit.instruction_d[31]
.sym 82266 $abc$46512$n3636
.sym 82268 $abc$46512$n5504_1
.sym 82270 $abc$46512$n5365_1
.sym 82271 $abc$46512$n2453
.sym 82273 $abc$46512$n3661_1
.sym 82278 lm32_cpu.logic_op_d[3]
.sym 82279 $abc$46512$n3637
.sym 82280 lm32_cpu.sign_extend_d
.sym 82283 lm32_cpu.logic_op_d[3]
.sym 82284 $abc$46512$n3661_1
.sym 82285 lm32_cpu.sign_extend_d
.sym 82286 $abc$46512$n3660_1
.sym 82290 $abc$46512$n5365_1
.sym 82291 $abc$46512$n3636
.sym 82292 $abc$46512$n3656
.sym 82295 $abc$46512$n5365_1
.sym 82296 lm32_cpu.instruction_unit.instruction_d[31]
.sym 82297 lm32_cpu.instruction_unit.instruction_d[30]
.sym 82298 $abc$46512$n6585
.sym 82302 lm32_cpu.logic_op_d[3]
.sym 82303 $abc$46512$n3637
.sym 82304 lm32_cpu.sign_extend_d
.sym 82307 $abc$46512$n5504_1
.sym 82308 $abc$46512$n3638
.sym 82310 $abc$46512$n3660_1
.sym 82313 $abc$46512$n3637
.sym 82315 $abc$46512$n3638
.sym 82320 lm32_cpu.pc_f[6]
.sym 82323 $abc$46512$n2453
.sym 82324 sys_clk_$glb_clk
.sym 82325 lm32_cpu.rst_i_$glb_sr
.sym 82327 lm32_cpu.branch_target_d[1]
.sym 82328 lm32_cpu.branch_target_d[2]
.sym 82329 lm32_cpu.branch_target_d[3]
.sym 82330 lm32_cpu.branch_target_d[4]
.sym 82331 lm32_cpu.branch_target_d[5]
.sym 82332 lm32_cpu.branch_target_d[6]
.sym 82333 lm32_cpu.branch_target_d[7]
.sym 82334 lm32_cpu.pc_f[8]
.sym 82336 $abc$46512$n8646
.sym 82338 slave_sel_r[0]
.sym 82339 lm32_cpu.pc_f[14]
.sym 82340 $abc$46512$n3656
.sym 82341 lm32_cpu.operand_m[17]
.sym 82342 lm32_cpu.size_d[0]
.sym 82343 lm32_cpu.size_d[1]
.sym 82344 lm32_cpu.load_store_unit.d_adr_o[20]
.sym 82345 lm32_cpu.instruction_unit.instruction_d[5]
.sym 82346 lm32_cpu.pc_f[6]
.sym 82347 $abc$46512$n5347
.sym 82348 lm32_cpu.m_result_sel_compare_d
.sym 82349 lm32_cpu.pc_f[13]
.sym 82350 lm32_cpu.instruction_unit.instruction_d[31]
.sym 82351 lm32_cpu.instruction_unit.instruction_d[0]
.sym 82352 lm32_cpu.pc_d[0]
.sym 82353 lm32_cpu.mc_arithmetic.divide_by_zero_x
.sym 82354 $abc$46512$n3891
.sym 82355 lm32_cpu.pc_d[13]
.sym 82356 $abc$46512$n2567
.sym 82357 $abc$46512$n6665
.sym 82358 lm32_cpu.instruction_unit.branch_predict_address_d[10]
.sym 82359 lm32_cpu.pc_x[12]
.sym 82360 lm32_cpu.mc_arithmetic.operand_0_d[12]
.sym 82361 lm32_cpu.branch_target_d[1]
.sym 82368 $abc$46512$n4184_1
.sym 82369 $abc$46512$n5364_1
.sym 82370 lm32_cpu.pc_d[0]
.sym 82372 lm32_cpu.pc_d[15]
.sym 82374 lm32_cpu.pc_d[6]
.sym 82377 $abc$46512$n3849
.sym 82382 lm32_cpu.pc_d[5]
.sym 82388 lm32_cpu.instruction_unit.branch_predict_address_d[13]
.sym 82392 lm32_cpu.branch_target_d[1]
.sym 82393 $abc$46512$n4348_1
.sym 82395 $abc$46512$n4429_1
.sym 82396 lm32_cpu.instruction_unit.branch_predict_address_d[29]
.sym 82398 lm32_cpu.branch_target_d[5]
.sym 82400 lm32_cpu.branch_target_d[1]
.sym 82402 $abc$46512$n5364_1
.sym 82403 $abc$46512$n4429_1
.sym 82408 lm32_cpu.pc_d[15]
.sym 82415 lm32_cpu.pc_d[0]
.sym 82419 lm32_cpu.pc_d[5]
.sym 82424 $abc$46512$n5364_1
.sym 82425 $abc$46512$n4184_1
.sym 82427 lm32_cpu.instruction_unit.branch_predict_address_d[13]
.sym 82430 lm32_cpu.pc_d[6]
.sym 82436 $abc$46512$n5364_1
.sym 82438 lm32_cpu.instruction_unit.branch_predict_address_d[29]
.sym 82439 $abc$46512$n3849
.sym 82443 $abc$46512$n5364_1
.sym 82444 $abc$46512$n4348_1
.sym 82445 lm32_cpu.branch_target_d[5]
.sym 82446 $abc$46512$n2454_$glb_ce
.sym 82447 sys_clk_$glb_clk
.sym 82448 lm32_cpu.rst_i_$glb_sr
.sym 82449 lm32_cpu.branch_target_d[8]
.sym 82450 lm32_cpu.instruction_unit.branch_predict_address_d[9]
.sym 82451 lm32_cpu.instruction_unit.branch_predict_address_d[10]
.sym 82452 lm32_cpu.instruction_unit.branch_predict_address_d[11]
.sym 82453 lm32_cpu.instruction_unit.branch_predict_address_d[12]
.sym 82454 lm32_cpu.instruction_unit.branch_predict_address_d[13]
.sym 82455 lm32_cpu.instruction_unit.branch_predict_address_d[14]
.sym 82456 lm32_cpu.instruction_unit.branch_predict_address_d[15]
.sym 82457 lm32_cpu.operand_m[13]
.sym 82458 lm32_cpu.load_store_unit.d_dat_o[8]
.sym 82461 lm32_cpu.pc_f[21]
.sym 82462 lm32_cpu.instruction_unit.instruction_d[7]
.sym 82463 $abc$46512$n3607
.sym 82464 lm32_cpu.logic_op_d[3]
.sym 82465 lm32_cpu.instruction_unit.instruction_d[3]
.sym 82466 $abc$46512$n4012_1
.sym 82467 lm32_cpu.instruction_unit.instruction_d[2]
.sym 82468 lm32_cpu.sign_extend_d
.sym 82469 lm32_cpu.pc_x[5]
.sym 82470 lm32_cpu.instruction_unit.instruction_d[3]
.sym 82471 $abc$46512$n5183_1
.sym 82472 $abc$46512$n4184_1
.sym 82473 $abc$46512$n5364_1
.sym 82474 lm32_cpu.instruction_unit.icache_refill_data[0]
.sym 82475 lm32_cpu.branch_target_d[3]
.sym 82476 $abc$46512$n6303
.sym 82477 $abc$46512$n3897
.sym 82478 lm32_cpu.pc_f[10]
.sym 82479 lm32_cpu.instruction_unit.instruction_d[5]
.sym 82480 lm32_cpu.mc_arithmetic.operand_0_d[19]
.sym 82481 lm32_cpu.instruction_unit.instruction_d[1]
.sym 82482 lm32_cpu.pc_f[17]
.sym 82483 lm32_cpu.pc_d[1]
.sym 82484 $abc$46512$n3661_1
.sym 82490 $abc$46512$n5183_1
.sym 82491 lm32_cpu.instruction_unit.branch_target_m[12]
.sym 82492 $abc$46512$n2453
.sym 82494 $abc$46512$n4389_1
.sym 82497 lm32_cpu.pc_f[3]
.sym 82498 lm32_cpu.pc_f[29]
.sym 82499 $abc$46512$n7150_1
.sym 82500 $abc$46512$n6303
.sym 82502 $abc$46512$n3849
.sym 82503 $abc$46512$n3891
.sym 82504 $abc$46512$n6666
.sym 82505 $abc$46512$n6843_1
.sym 82511 lm32_cpu.pc_f[21]
.sym 82514 $abc$46512$n3891
.sym 82516 lm32_cpu.pc_f[15]
.sym 82517 $abc$46512$n6665
.sym 82518 lm32_cpu.pc_f[5]
.sym 82519 lm32_cpu.pc_x[12]
.sym 82524 lm32_cpu.pc_f[29]
.sym 82529 lm32_cpu.instruction_unit.branch_target_m[12]
.sym 82530 $abc$46512$n5183_1
.sym 82532 lm32_cpu.pc_x[12]
.sym 82536 $abc$46512$n3891
.sym 82537 $abc$46512$n6843_1
.sym 82538 lm32_cpu.pc_f[21]
.sym 82541 lm32_cpu.pc_f[29]
.sym 82542 $abc$46512$n3891
.sym 82543 $abc$46512$n3849
.sym 82547 $abc$46512$n4389_1
.sym 82548 lm32_cpu.pc_f[3]
.sym 82550 $abc$46512$n3891
.sym 82555 lm32_cpu.pc_f[15]
.sym 82559 $abc$46512$n6665
.sym 82560 $abc$46512$n6303
.sym 82561 $abc$46512$n7150_1
.sym 82562 $abc$46512$n6666
.sym 82565 lm32_cpu.pc_f[5]
.sym 82569 $abc$46512$n2453
.sym 82570 sys_clk_$glb_clk
.sym 82571 lm32_cpu.rst_i_$glb_sr
.sym 82572 lm32_cpu.instruction_unit.branch_predict_address_d[16]
.sym 82573 lm32_cpu.instruction_unit.branch_predict_address_d[17]
.sym 82574 lm32_cpu.instruction_unit.branch_predict_address_d[18]
.sym 82575 lm32_cpu.instruction_unit.branch_predict_address_d[19]
.sym 82576 lm32_cpu.instruction_unit.branch_predict_address_d[20]
.sym 82577 lm32_cpu.instruction_unit.branch_predict_address_d[21]
.sym 82578 lm32_cpu.instruction_unit.branch_predict_address_d[22]
.sym 82579 lm32_cpu.instruction_unit.branch_predict_address_d[23]
.sym 82581 lm32_cpu.instruction_unit.branch_predict_address_d[13]
.sym 82584 $abc$46512$n5183_1
.sym 82585 $abc$46512$n7150_1
.sym 82586 $abc$46512$n2453
.sym 82587 lm32_cpu.pc_d[14]
.sym 82588 lm32_cpu.pc_d[9]
.sym 82589 lm32_cpu.instruction_unit.branch_predict_address_d[15]
.sym 82590 $abc$46512$n3849
.sym 82591 lm32_cpu.instruction_unit.instruction_d[15]
.sym 82592 lm32_cpu.instruction_unit.instruction_d[12]
.sym 82593 lm32_cpu.pc_f[29]
.sym 82594 lm32_cpu.instruction_unit.instruction_d[14]
.sym 82595 lm32_cpu.instruction_unit.branch_target_m[12]
.sym 82596 $abc$46512$n2515
.sym 82597 lm32_cpu.data_bus_error_exception_m
.sym 82598 lm32_cpu.mc_arithmetic.operand_0_d[12]
.sym 82599 $abc$46512$n4964
.sym 82600 lm32_cpu.instruction_unit.instruction_d[10]
.sym 82601 $abc$46512$n2463
.sym 82602 lm32_cpu.logic_op_d[3]
.sym 82603 $abc$46512$n2453
.sym 82604 lm32_cpu.instruction_unit.instruction_d[30]
.sym 82605 $abc$46512$n4620
.sym 82606 lm32_cpu.decoder.op_wcsr
.sym 82607 lm32_cpu.store_d
.sym 82613 lm32_cpu.pc_x[18]
.sym 82614 lm32_cpu.load_store_unit.byte_enable_m[0]
.sym 82617 lm32_cpu.pc_f[28]
.sym 82619 $abc$46512$n3954
.sym 82621 lm32_cpu.instruction_unit.branch_target_m[18]
.sym 82624 $abc$46512$n2562
.sym 82625 $abc$46512$n4429_1
.sym 82626 $abc$46512$n3891
.sym 82627 lm32_cpu.pc_f[1]
.sym 82629 $abc$46512$n5183_1
.sym 82634 $abc$46512$n4110
.sym 82635 lm32_cpu.operand_m[29]
.sym 82637 $abc$46512$n3897
.sym 82638 lm32_cpu.pc_f[10]
.sym 82641 lm32_cpu.pc_f[25]
.sym 82642 lm32_cpu.pc_f[17]
.sym 82643 $abc$46512$n6910_1
.sym 82646 $abc$46512$n5183_1
.sym 82647 lm32_cpu.instruction_unit.branch_target_m[18]
.sym 82648 lm32_cpu.pc_x[18]
.sym 82653 $abc$46512$n3891
.sym 82654 $abc$46512$n4110
.sym 82655 lm32_cpu.pc_f[17]
.sym 82659 lm32_cpu.pc_f[1]
.sym 82660 $abc$46512$n3891
.sym 82661 $abc$46512$n4429_1
.sym 82665 lm32_cpu.operand_m[29]
.sym 82671 lm32_cpu.load_store_unit.byte_enable_m[0]
.sym 82676 $abc$46512$n6910_1
.sym 82677 $abc$46512$n3891
.sym 82679 lm32_cpu.pc_f[10]
.sym 82682 $abc$46512$n3891
.sym 82683 lm32_cpu.pc_f[25]
.sym 82684 $abc$46512$n3954
.sym 82689 lm32_cpu.pc_f[28]
.sym 82690 $abc$46512$n3897
.sym 82691 $abc$46512$n3891
.sym 82692 $abc$46512$n2562
.sym 82693 sys_clk_$glb_clk
.sym 82694 lm32_cpu.rst_i_$glb_sr
.sym 82695 lm32_cpu.instruction_unit.branch_predict_address_d[24]
.sym 82696 lm32_cpu.instruction_unit.branch_predict_address_d[25]
.sym 82697 lm32_cpu.instruction_unit.branch_predict_address_d[26]
.sym 82698 lm32_cpu.instruction_unit.branch_predict_address_d[27]
.sym 82699 lm32_cpu.instruction_unit.branch_predict_address_d[28]
.sym 82700 $auto$alumacc.cc:474:replace_alu$4507.C[29]
.sym 82701 lm32_cpu.instruction_unit.branch_target_m[3]
.sym 82702 lm32_cpu.instruction_unit.branch_target_m[4]
.sym 82703 lm32_cpu.pc_x[18]
.sym 82704 lm32_cpu.instruction_unit.icache.tmem_write_address[0]
.sym 82707 $abc$46512$n5440
.sym 82708 lm32_cpu.instruction_unit.branch_predict_address_d[22]
.sym 82709 lm32_cpu.decoder.branch_offset[17]
.sym 82710 $abc$46512$n2567
.sym 82711 $abc$46512$n4409_1
.sym 82712 $abc$46512$n2562
.sym 82713 $abc$46512$n5190_1
.sym 82714 lm32_cpu.pc_f[3]
.sym 82715 $abc$46512$n3954
.sym 82716 lm32_cpu.decoder.branch_offset[21]
.sym 82718 lm32_cpu.instruction_unit.branch_predict_address_d[18]
.sym 82721 lm32_cpu.operand_m[29]
.sym 82722 lm32_cpu.instruction_unit.instruction_d[13]
.sym 82723 lm32_cpu.instruction_unit.instruction_d[14]
.sym 82725 lm32_cpu.size_d[1]
.sym 82726 lm32_cpu.valid_x
.sym 82729 lm32_cpu.instruction_unit.instruction_d[8]
.sym 82730 $abc$46512$n2567
.sym 82739 lm32_cpu.pc_f[13]
.sym 82741 $abc$46512$n5183_1
.sym 82742 lm32_cpu.decoder.branch_offset[29]
.sym 82744 lm32_cpu.pc_x[1]
.sym 82745 lm32_cpu.pc_f[16]
.sym 82747 lm32_cpu.instruction_unit.instruction_d[2]
.sym 82750 $abc$46512$n3659_1
.sym 82751 lm32_cpu.pc_x[6]
.sym 82756 lm32_cpu.instruction_unit.branch_target_m[1]
.sym 82759 lm32_cpu.pc_f[18]
.sym 82761 lm32_cpu.pc_f[1]
.sym 82763 $abc$46512$n2453
.sym 82764 lm32_cpu.pc_d[29]
.sym 82765 $auto$alumacc.cc:474:replace_alu$4507.C[29]
.sym 82766 lm32_cpu.instruction_unit.branch_target_m[6]
.sym 82770 $abc$46512$n5183_1
.sym 82771 lm32_cpu.instruction_unit.branch_target_m[1]
.sym 82772 lm32_cpu.pc_x[1]
.sym 82776 lm32_cpu.pc_f[16]
.sym 82784 lm32_cpu.pc_f[18]
.sym 82787 $abc$46512$n3659_1
.sym 82788 lm32_cpu.instruction_unit.instruction_d[2]
.sym 82793 $auto$alumacc.cc:474:replace_alu$4507.C[29]
.sym 82795 lm32_cpu.decoder.branch_offset[29]
.sym 82796 lm32_cpu.pc_d[29]
.sym 82802 lm32_cpu.pc_f[1]
.sym 82806 lm32_cpu.pc_f[13]
.sym 82811 $abc$46512$n5183_1
.sym 82812 lm32_cpu.pc_x[6]
.sym 82813 lm32_cpu.instruction_unit.branch_target_m[6]
.sym 82815 $abc$46512$n2453
.sym 82816 sys_clk_$glb_clk
.sym 82817 lm32_cpu.rst_i_$glb_sr
.sym 82818 lm32_cpu.pc_x[25]
.sym 82819 lm32_cpu.branch_target_x[2]
.sym 82820 lm32_cpu.branch_target_x[3]
.sym 82821 lm32_cpu.pc_x[26]
.sym 82822 lm32_cpu.pc_x[28]
.sym 82823 lm32_cpu.pc_x[10]
.sym 82824 lm32_cpu.branch_predict_taken_x
.sym 82825 lm32_cpu.pc_x[27]
.sym 82827 lm32_cpu.pc_f[16]
.sym 82828 lm32_cpu.branch_target_x[4]
.sym 82831 $abc$46512$n1645
.sym 82832 lm32_cpu.instruction_unit.branch_target_m[10]
.sym 82833 lm32_cpu.pc_f[13]
.sym 82834 lm32_cpu.m_result_sel_compare_d
.sym 82835 lm32_cpu.instruction_unit.instruction_d[2]
.sym 82836 lm32_cpu.instruction_unit.icache.state[2]
.sym 82837 lm32_cpu.instruction_unit.branch_predict_address_d[24]
.sym 82838 $abc$46512$n5484
.sym 82840 lm32_cpu.instruction_unit.branch_predict_address_d[29]
.sym 82842 lm32_cpu.instruction_unit.instruction_d[31]
.sym 82843 $abc$46512$n3625
.sym 82844 lm32_cpu.write_enable_x
.sym 82845 lm32_cpu.mc_arithmetic.divide_by_zero_x
.sym 82846 lm32_cpu.instruction_unit.i_adr_o[14]
.sym 82848 $abc$46512$n2567
.sym 82850 lm32_cpu.branch_x
.sym 82851 lm32_cpu.pc_d[13]
.sym 82852 lm32_cpu.instruction_unit.branch_target_m[5]
.sym 82853 lm32_cpu.branch_target_x[4]
.sym 82859 $abc$46512$n5183_1
.sym 82862 $abc$46512$n3659_1
.sym 82864 lm32_cpu.pc_x[25]
.sym 82865 lm32_cpu.pc_x[5]
.sym 82867 $abc$46512$n5183_1
.sym 82870 lm32_cpu.m_result_sel_compare_d
.sym 82873 lm32_cpu.instruction_unit.branch_target_m[27]
.sym 82875 $abc$46512$n4620
.sym 82876 lm32_cpu.decoder.op_wcsr
.sym 82877 lm32_cpu.store_d
.sym 82878 lm32_cpu.instruction_unit.branch_target_m[5]
.sym 82879 $abc$46512$n5364_1
.sym 82883 lm32_cpu.x_bypass_enable_d
.sym 82884 $abc$46512$n3891
.sym 82885 lm32_cpu.instruction_unit.branch_target_m[25]
.sym 82886 lm32_cpu.branch_target_d[0]
.sym 82889 $abc$46512$n4449_1
.sym 82890 lm32_cpu.pc_x[27]
.sym 82892 $abc$46512$n4620
.sym 82894 $abc$46512$n3891
.sym 82899 $abc$46512$n5183_1
.sym 82900 lm32_cpu.instruction_unit.branch_target_m[27]
.sym 82901 lm32_cpu.pc_x[27]
.sym 82904 lm32_cpu.branch_target_d[0]
.sym 82906 $abc$46512$n5364_1
.sym 82907 $abc$46512$n4449_1
.sym 82912 lm32_cpu.x_bypass_enable_d
.sym 82917 lm32_cpu.pc_x[25]
.sym 82918 $abc$46512$n5183_1
.sym 82919 lm32_cpu.instruction_unit.branch_target_m[25]
.sym 82922 $abc$46512$n3659_1
.sym 82923 lm32_cpu.store_d
.sym 82924 lm32_cpu.decoder.op_wcsr
.sym 82925 $abc$46512$n4620
.sym 82929 lm32_cpu.instruction_unit.branch_target_m[5]
.sym 82930 lm32_cpu.pc_x[5]
.sym 82931 $abc$46512$n5183_1
.sym 82934 lm32_cpu.x_bypass_enable_d
.sym 82935 lm32_cpu.m_result_sel_compare_d
.sym 82938 $abc$46512$n2454_$glb_ce
.sym 82939 sys_clk_$glb_clk
.sym 82940 lm32_cpu.rst_i_$glb_sr
.sym 82941 lm32_cpu.load_store_unit.d_adr_o[7]
.sym 82942 $abc$46512$n5334
.sym 82943 lm32_cpu.load_store_unit.d_adr_o[8]
.sym 82944 $abc$46512$n5254
.sym 82945 $abc$46512$n5336
.sym 82946 $abc$46512$n5338
.sym 82947 lm32_cpu.instruction_unit.instruction_d[31]
.sym 82948 $abc$46512$n3609
.sym 82949 $abc$46512$n6305
.sym 82953 lm32_cpu.pc_d[25]
.sym 82956 lm32_cpu.pc_x[26]
.sym 82957 lm32_cpu.instruction_unit.instruction_d[31]
.sym 82958 $abc$46512$n5447_1
.sym 82959 lm32_cpu.pc_f[25]
.sym 82960 lm32_cpu.pc_x[25]
.sym 82962 lm32_cpu.branch_predict_taken_x
.sym 82963 $abc$46512$n5468
.sym 82964 lm32_cpu.instruction_unit.instruction_d[30]
.sym 82965 $abc$46512$n5364_1
.sym 82966 lm32_cpu.data_bus_error_seen
.sym 82967 lm32_cpu.branch_target_d[3]
.sym 82968 $abc$46512$n3611
.sym 82969 lm32_cpu.pc_x[28]
.sym 82970 lm32_cpu.data_bus_error_exception_m
.sym 82971 $abc$46512$n2528
.sym 82972 lm32_cpu.branch_target_d[0]
.sym 82974 $abc$46512$n5208_1
.sym 82975 shared_dat_r[31]
.sym 82976 $abc$46512$n2567
.sym 82982 lm32_cpu.instruction_unit.branch_target_m[0]
.sym 82983 $abc$46512$n3619
.sym 82987 lm32_cpu.store_d
.sym 82988 lm32_cpu.scall_d
.sym 82989 $abc$46512$n3619
.sym 82990 lm32_cpu.instruction_unit.bus_error_d
.sym 82991 lm32_cpu.eret_d
.sym 82993 $abc$46512$n5254
.sym 82995 lm32_cpu.pc_x[0]
.sym 82996 lm32_cpu.valid_x
.sym 82997 $abc$46512$n3611
.sym 83002 $abc$46512$n3612
.sym 83005 lm32_cpu.mc_arithmetic.divide_by_zero_x
.sym 83007 $abc$46512$n3617
.sym 83008 $abc$46512$n5183_1
.sym 83009 lm32_cpu.scall_x
.sym 83016 lm32_cpu.instruction_unit.bus_error_d
.sym 83022 $abc$46512$n3611
.sym 83023 $abc$46512$n3619
.sym 83028 lm32_cpu.store_d
.sym 83036 lm32_cpu.scall_d
.sym 83039 lm32_cpu.pc_x[0]
.sym 83041 lm32_cpu.instruction_unit.branch_target_m[0]
.sym 83042 $abc$46512$n5183_1
.sym 83046 lm32_cpu.eret_d
.sym 83047 lm32_cpu.instruction_unit.bus_error_d
.sym 83048 lm32_cpu.scall_d
.sym 83051 $abc$46512$n3612
.sym 83052 lm32_cpu.valid_x
.sym 83053 $abc$46512$n3617
.sym 83054 $abc$46512$n3619
.sym 83057 lm32_cpu.valid_x
.sym 83058 lm32_cpu.scall_x
.sym 83059 lm32_cpu.mc_arithmetic.divide_by_zero_x
.sym 83060 $abc$46512$n5254
.sym 83061 $abc$46512$n2454_$glb_ce
.sym 83062 sys_clk_$glb_clk
.sym 83063 lm32_cpu.rst_i_$glb_sr
.sym 83064 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 83065 spiflash_bus_adr[13]
.sym 83066 lm32_cpu.load_store_unit.d_adr_o[15]
.sym 83067 lm32_cpu.load_store_unit.d_adr_o[11]
.sym 83068 lm32_cpu.load_store_unit.d_adr_o[30]
.sym 83069 spiflash_bus_adr[12]
.sym 83070 lm32_cpu.load_store_unit.d_adr_o[19]
.sym 83071 lm32_cpu.load_store_unit.d_adr_o[14]
.sym 83073 $abc$46512$n6316
.sym 83074 $abc$46512$n4348_1
.sym 83077 lm32_cpu.instruction_unit.instruction_d[15]
.sym 83078 $abc$46512$n5221_1
.sym 83079 $abc$46512$n5254
.sym 83080 $abc$46512$n3607
.sym 83081 $abc$46512$n3609
.sym 83082 $abc$46512$n5183_1
.sym 83083 lm32_cpu.load_store_unit.d_adr_o[7]
.sym 83084 lm32_cpu.load_store_unit.d_adr_o[22]
.sym 83085 lm32_cpu.size_d[1]
.sym 83086 $abc$46512$n5230_1
.sym 83087 lm32_cpu.size_d[0]
.sym 83088 $abc$46512$n2463
.sym 83089 $abc$46512$n3621
.sym 83091 lm32_cpu.instruction_unit.icache_refill_data[7]
.sym 83092 lm32_cpu.instruction_unit.icache_refill_ready
.sym 83094 $abc$46512$n3611
.sym 83095 $abc$46512$n2562
.sym 83096 lm32_cpu.data_bus_error_exception_m
.sym 83097 shared_dat_r[7]
.sym 83099 $abc$46512$n2515
.sym 83105 $abc$46512$n5252
.sym 83107 lm32_cpu.branch_m
.sym 83109 lm32_cpu.stall_wb_load
.sym 83110 $abc$46512$n5338
.sym 83111 $abc$46512$n3617
.sym 83112 lm32_cpu.load_store_unit.exception_m
.sym 83114 lm32_cpu.instruction_unit.icache.state[2]
.sym 83115 $abc$46512$n3618
.sym 83116 lm32_cpu.valid_m
.sym 83117 $abc$46512$n3612
.sym 83122 lm32_cpu.branch_x
.sym 83123 lm32_cpu.branch_target_x[5]
.sym 83126 lm32_cpu.data_bus_error_seen
.sym 83129 lm32_cpu.branch_target_x[0]
.sym 83131 $abc$46512$n2564
.sym 83132 $abc$46512$n6035
.sym 83133 $abc$46512$n3620
.sym 83135 $abc$46512$n4988
.sym 83136 $abc$46512$n3611
.sym 83140 $abc$46512$n5252
.sym 83141 lm32_cpu.branch_target_x[0]
.sym 83144 lm32_cpu.load_store_unit.exception_m
.sym 83145 lm32_cpu.branch_m
.sym 83146 $abc$46512$n3620
.sym 83147 lm32_cpu.valid_m
.sym 83153 lm32_cpu.branch_x
.sym 83156 $abc$46512$n2564
.sym 83159 $abc$46512$n6035
.sym 83162 $abc$46512$n6035
.sym 83163 $abc$46512$n4988
.sym 83164 $abc$46512$n3611
.sym 83165 lm32_cpu.data_bus_error_seen
.sym 83168 $abc$46512$n5338
.sym 83169 $abc$46512$n5252
.sym 83171 lm32_cpu.branch_target_x[5]
.sym 83174 lm32_cpu.instruction_unit.icache.state[2]
.sym 83175 $abc$46512$n3618
.sym 83176 lm32_cpu.stall_wb_load
.sym 83181 $abc$46512$n3617
.sym 83182 $abc$46512$n3612
.sym 83184 $abc$46512$n2450_$glb_ce
.sym 83185 sys_clk_$glb_clk
.sym 83186 lm32_cpu.rst_i_$glb_sr
.sym 83189 lm32_cpu.data_bus_error_exception_m
.sym 83190 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 83191 lm32_cpu.instruction_unit.branch_target_m[2]
.sym 83193 lm32_cpu.instruction_unit.branch_predict_address_d[21]
.sym 83195 $abc$46512$n2463
.sym 83199 $abc$46512$n5252
.sym 83200 lm32_cpu.load_store_unit.d_adr_o[19]
.sym 83201 storage_1[4][4]
.sym 83202 lm32_cpu.pc_f[1]
.sym 83204 spiflash_bus_adr[8]
.sym 83205 lm32_cpu.stall_wb_load
.sym 83206 $abc$46512$n5182_1
.sym 83207 $abc$46512$n2567
.sym 83208 $abc$46512$n2562
.sym 83209 $abc$46512$n2463
.sym 83213 lm32_cpu.load_store_unit.d_adr_o[11]
.sym 83214 $abc$46512$n2567
.sym 83215 spiflash_bus_adr[9]
.sym 83216 spiflash_bus_adr[2]
.sym 83217 lm32_cpu.instruction_unit.icache_refill_data[7]
.sym 83218 $abc$46512$n8633
.sym 83220 lm32_cpu.data_bus_error_seen
.sym 83230 lm32_cpu.branch_m
.sym 83234 $abc$46512$n6035
.sym 83236 lm32_cpu.instruction_unit.icache_refill_request
.sym 83246 $abc$46512$n2515
.sym 83247 shared_dat_r[31]
.sym 83250 shared_dat_r[3]
.sym 83251 lm32_cpu.load_store_unit.exception_m
.sym 83252 lm32_cpu.instruction_unit.icache_refill_ready
.sym 83253 request[0]
.sym 83256 lm32_cpu.pc_d[29]
.sym 83257 shared_dat_r[7]
.sym 83262 lm32_cpu.instruction_unit.icache_refill_request
.sym 83273 request[0]
.sym 83274 lm32_cpu.load_store_unit.exception_m
.sym 83275 lm32_cpu.branch_m
.sym 83279 lm32_cpu.instruction_unit.icache_refill_ready
.sym 83280 $abc$46512$n6035
.sym 83281 lm32_cpu.instruction_unit.icache_refill_request
.sym 83282 request[0]
.sym 83286 lm32_cpu.pc_d[29]
.sym 83294 shared_dat_r[3]
.sym 83300 shared_dat_r[31]
.sym 83304 shared_dat_r[7]
.sym 83307 $abc$46512$n2515
.sym 83308 sys_clk_$glb_clk
.sym 83309 lm32_cpu.rst_i_$glb_sr
.sym 83310 spiflash_bus_adr[9]
.sym 83311 spiflash_sr[9]
.sym 83312 spiflash_sr[24]
.sym 83313 spiflash_sr[30]
.sym 83314 $abc$46512$n2528
.sym 83315 $abc$46512$n5681
.sym 83318 lm32_cpu.load_store_unit.wb_data_m[25]
.sym 83319 lm32_cpu.instruction_unit.icache_refill_data[29]
.sym 83322 $abc$46512$n6303
.sym 83323 $abc$46512$n3365
.sym 83324 $abc$46512$n2552
.sym 83325 $abc$46512$n2567
.sym 83326 grant
.sym 83327 $abc$46512$n424
.sym 83328 $abc$46512$n5288
.sym 83329 $PACKER_VCC_NET
.sym 83330 $abc$46512$n2528
.sym 83332 $abc$46512$n3739_1
.sym 83333 lm32_cpu.data_bus_error_exception_m
.sym 83336 sram_bus_dat_w[5]
.sym 83337 $abc$46512$n2528
.sym 83340 lm32_cpu.branch_target_x[4]
.sym 83342 $abc$46512$n5161_1
.sym 83343 spiflash_bus_adr[9]
.sym 83353 lm32_cpu.instruction_unit.i_adr_o[29]
.sym 83354 lm32_cpu.load_store_unit.d_adr_o[29]
.sym 83367 $abc$46512$n4348_1
.sym 83370 sram_bus_dat_w[1]
.sym 83371 sram_bus_dat_w[2]
.sym 83374 grant
.sym 83378 $abc$46512$n8633
.sym 83381 lm32_cpu.branch_target_x[4]
.sym 83385 grant
.sym 83386 lm32_cpu.instruction_unit.i_adr_o[29]
.sym 83387 lm32_cpu.load_store_unit.d_adr_o[29]
.sym 83391 $abc$46512$n4348_1
.sym 83398 sram_bus_dat_w[2]
.sym 83402 sram_bus_dat_w[1]
.sym 83426 lm32_cpu.branch_target_x[4]
.sym 83430 $abc$46512$n8633
.sym 83431 sys_clk_$glb_clk
.sym 83433 $abc$46512$n2446
.sym 83435 $abc$46512$n7976
.sym 83437 lm32_cpu.data_bus_error_seen
.sym 83442 spiflash_sr[11]
.sym 83445 lm32_cpu.load_store_unit.d_adr_o[4]
.sym 83446 $abc$46512$n3745_1
.sym 83447 lm32_cpu.load_store_unit.d_adr_o[5]
.sym 83448 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 83449 lm32_cpu.instruction_unit.i_adr_o[11]
.sym 83450 $abc$46512$n6035
.sym 83451 storage[7][2]
.sym 83452 $abc$46512$n2515
.sym 83453 storage[7][1]
.sym 83455 lm32_cpu.load_store_unit.wb_data_m[27]
.sym 83456 $abc$46512$n3751_1
.sym 83457 lm32_cpu.instruction_unit.branch_predict_address_d[9]
.sym 83458 lm32_cpu.data_bus_error_seen
.sym 83459 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 83463 spiflash_sr[23]
.sym 83465 $abc$46512$n2579
.sym 83466 storage[9][0]
.sym 83467 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 83476 $abc$46512$n2579
.sym 83480 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 83482 $abc$46512$n6031
.sym 83483 $abc$46512$n5452
.sym 83484 storage_1[13][4]
.sym 83486 storage_1[9][4]
.sym 83489 $abc$46512$n2564
.sym 83490 $abc$46512$n2446
.sym 83504 $abc$46512$n5018_1
.sym 83505 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 83507 $abc$46512$n2446
.sym 83508 $abc$46512$n6031
.sym 83509 $abc$46512$n2564
.sym 83510 $abc$46512$n5018_1
.sym 83519 $abc$46512$n5452
.sym 83525 $abc$46512$n6031
.sym 83543 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 83544 storage_1[13][4]
.sym 83545 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 83546 storage_1[9][4]
.sym 83553 $abc$46512$n2579
.sym 83554 sys_clk_$glb_clk
.sym 83555 lm32_cpu.rst_i_$glb_sr
.sym 83558 $abc$46512$n2713
.sym 83561 storage_1[10][0]
.sym 83563 $abc$46512$n448
.sym 83564 spiflash_bus_adr[3]
.sym 83565 spiflash_bus_adr[5]
.sym 83568 spiflash_bus_adr[7]
.sym 83569 spiflash_bus_adr[5]
.sym 83570 lm32_cpu.load_store_unit.data_w[2]
.sym 83571 $PACKER_GND_NET
.sym 83572 lm32_cpu.pc_f[18]
.sym 83574 lm32_cpu.load_store_unit.exception_m
.sym 83575 $abc$46512$n3370
.sym 83578 spiflash_bus_adr[5]
.sym 83582 $abc$46512$n7057_1
.sym 83587 spiflash_bus_adr[1]
.sym 83589 lm32_cpu.instruction_unit.icache_refilling
.sym 83599 $abc$46512$n8008
.sym 83602 storage[11][0]
.sym 83603 storage_1[15][0]
.sym 83605 $abc$46512$n5798_1
.sym 83610 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 83612 $PACKER_VCC_NET_$glb_clk
.sym 83614 $abc$46512$n7056_1
.sym 83616 $abc$46512$n5797_1
.sym 83619 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 83621 storage_1[11][0]
.sym 83625 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 83626 storage[9][0]
.sym 83627 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 83628 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 83639 $PACKER_VCC_NET_$glb_clk
.sym 83645 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 83648 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 83650 storage_1[11][0]
.sym 83651 storage_1[15][0]
.sym 83660 $abc$46512$n7056_1
.sym 83661 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 83662 storage[11][0]
.sym 83663 storage[9][0]
.sym 83672 $abc$46512$n5798_1
.sym 83673 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 83674 $abc$46512$n5797_1
.sym 83675 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 83676 $abc$46512$n8008
.sym 83677 sys_clk_$glb_clk
.sym 83679 $abc$46512$n7027
.sym 83680 $abc$46512$n7036
.sym 83681 $abc$46512$n7026
.sym 83682 $abc$46512$n7035
.sym 83683 basesoc_uart_tx_fifo_level[0]
.sym 83684 basesoc_uart_tx_fifo_level[2]
.sym 83685 basesoc_uart_tx_fifo_level[4]
.sym 83686 $abc$46512$n2713
.sym 83691 $abc$46512$n5798_1
.sym 83693 $abc$46512$n7011_1
.sym 83694 $abc$46512$n7574
.sym 83695 $abc$46512$n8008
.sym 83696 $abc$46512$n5866_1
.sym 83698 storage[11][0]
.sym 83699 $abc$46512$n7570
.sym 83700 lm32_cpu.instruction_unit.icache_refill_data[17]
.sym 83701 $abc$46512$n3587
.sym 83711 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 83713 $abc$46512$n448
.sym 83723 $abc$46512$n7032
.sym 83727 basesoc_uart_tx_fifo_level[3]
.sym 83731 $abc$46512$n2713
.sym 83739 $abc$46512$n7033
.sym 83740 basesoc_uart_tx_fifo_level[0]
.sym 83741 basesoc_uart_tx_fifo_level[2]
.sym 83742 $abc$46512$n5097
.sym 83743 basesoc_uart_tx_fifo_level[1]
.sym 83751 $PACKER_VCC_NET_$glb_clk
.sym 83755 basesoc_uart_tx_fifo_level[0]
.sym 83758 $auto$alumacc.cc:474:replace_alu$4492.C[2]
.sym 83760 $PACKER_VCC_NET_$glb_clk
.sym 83761 basesoc_uart_tx_fifo_level[1]
.sym 83764 $auto$alumacc.cc:474:replace_alu$4492.C[3]
.sym 83766 basesoc_uart_tx_fifo_level[2]
.sym 83767 $PACKER_VCC_NET_$glb_clk
.sym 83768 $auto$alumacc.cc:474:replace_alu$4492.C[2]
.sym 83770 $nextpnr_ICESTORM_LC_19$I3
.sym 83772 $PACKER_VCC_NET_$glb_clk
.sym 83773 basesoc_uart_tx_fifo_level[3]
.sym 83774 $auto$alumacc.cc:474:replace_alu$4492.C[3]
.sym 83780 $nextpnr_ICESTORM_LC_19$I3
.sym 83795 $abc$46512$n7032
.sym 83796 $abc$46512$n5097
.sym 83797 $abc$46512$n7033
.sym 83799 $abc$46512$n2713
.sym 83800 sys_clk_$glb_clk
.sym 83801 sys_rst_$glb_sr
.sym 83804 $abc$46512$n7030
.sym 83805 $abc$46512$n7033
.sym 83806 $auto$alumacc.cc:474:replace_alu$4513.C[4]
.sym 83807 $abc$46512$n2728
.sym 83808 $abc$46512$n5069_1
.sym 83809 basesoc_uart_tx_fifo_level[1]
.sym 83811 $abc$46512$n8646
.sym 83814 slave_sel_r[0]
.sym 83816 storage[9][2]
.sym 83818 shared_dat_r[15]
.sym 83819 $abc$46512$n6028
.sym 83821 grant
.sym 83822 $abc$46512$n8644
.sym 83824 $abc$46512$n7028_1
.sym 83832 csrbank4_tuning_word0_w[6]
.sym 83836 sram_bus_dat_w[5]
.sym 83845 $abc$46512$n7088
.sym 83848 $abc$46512$n7094
.sym 83852 $abc$46512$n7086
.sym 83855 $abc$46512$n7092
.sym 83857 $abc$46512$n7096
.sym 83861 basesoc_uart_phy_rx_busy
.sym 83876 $abc$46512$n7086
.sym 83878 basesoc_uart_phy_rx_busy
.sym 83890 basesoc_uart_phy_rx_busy
.sym 83891 $abc$46512$n7096
.sym 83895 basesoc_uart_phy_rx_busy
.sym 83896 $abc$46512$n7092
.sym 83907 $abc$46512$n7088
.sym 83909 basesoc_uart_phy_rx_busy
.sym 83914 basesoc_uart_phy_rx_busy
.sym 83915 $abc$46512$n7094
.sym 83923 sys_clk_$glb_clk
.sym 83924 sys_rst_$glb_sr
.sym 83925 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 83926 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 83927 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 83928 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 83929 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 83930 csrbank3_txfull_w
.sym 83931 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 83932 $abc$46512$n7084
.sym 83934 lm32_cpu.load_store_unit.d_dat_o[8]
.sym 83943 $abc$46512$n1645
.sym 83944 slave_sel_r[0]
.sym 83945 regs1
.sym 83947 spiflash_bus_adr[0]
.sym 83948 $abc$46512$n5840
.sym 83953 $abc$46512$n5782_1
.sym 83958 csrbank4_tuning_word1_w[1]
.sym 83960 csrbank4_tuning_word2_w[0]
.sym 83968 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 83970 csrbank4_tuning_word0_w[5]
.sym 83971 csrbank4_tuning_word0_w[0]
.sym 83973 csrbank4_tuning_word0_w[4]
.sym 83974 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 83977 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 83979 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 83980 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 83982 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 83985 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 83989 csrbank4_tuning_word0_w[2]
.sym 83990 csrbank4_tuning_word0_w[3]
.sym 83991 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 83992 csrbank4_tuning_word0_w[6]
.sym 83993 csrbank4_tuning_word0_w[1]
.sym 83997 csrbank4_tuning_word0_w[7]
.sym 83998 $auto$alumacc.cc:474:replace_alu$4486.C[1]
.sym 84000 csrbank4_tuning_word0_w[0]
.sym 84001 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 84004 $auto$alumacc.cc:474:replace_alu$4486.C[2]
.sym 84006 csrbank4_tuning_word0_w[1]
.sym 84007 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 84008 $auto$alumacc.cc:474:replace_alu$4486.C[1]
.sym 84010 $auto$alumacc.cc:474:replace_alu$4486.C[3]
.sym 84012 csrbank4_tuning_word0_w[2]
.sym 84013 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 84014 $auto$alumacc.cc:474:replace_alu$4486.C[2]
.sym 84016 $auto$alumacc.cc:474:replace_alu$4486.C[4]
.sym 84018 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 84019 csrbank4_tuning_word0_w[3]
.sym 84020 $auto$alumacc.cc:474:replace_alu$4486.C[3]
.sym 84022 $auto$alumacc.cc:474:replace_alu$4486.C[5]
.sym 84024 csrbank4_tuning_word0_w[4]
.sym 84025 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 84026 $auto$alumacc.cc:474:replace_alu$4486.C[4]
.sym 84028 $auto$alumacc.cc:474:replace_alu$4486.C[6]
.sym 84030 csrbank4_tuning_word0_w[5]
.sym 84031 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 84032 $auto$alumacc.cc:474:replace_alu$4486.C[5]
.sym 84034 $auto$alumacc.cc:474:replace_alu$4486.C[7]
.sym 84036 csrbank4_tuning_word0_w[6]
.sym 84037 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 84038 $auto$alumacc.cc:474:replace_alu$4486.C[6]
.sym 84040 $auto$alumacc.cc:474:replace_alu$4486.C[8]
.sym 84042 csrbank4_tuning_word0_w[7]
.sym 84043 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 84044 $auto$alumacc.cc:474:replace_alu$4486.C[7]
.sym 84048 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 84049 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 84050 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 84051 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 84052 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 84053 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 84054 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 84055 interface4_bank_bus_dat_r[4]
.sym 84056 $abc$46512$n6400
.sym 84060 csrbank3_rxempty_w
.sym 84061 $abc$46512$n19
.sym 84062 spiflash_bus_dat_w[15]
.sym 84067 $abc$46512$n2628
.sym 84069 spiflash_bus_dat_w[15]
.sym 84070 slave_sel_r[0]
.sym 84072 csrbank4_tuning_word1_w[6]
.sym 84075 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 84081 $abc$46512$n5061_1
.sym 84084 $auto$alumacc.cc:474:replace_alu$4486.C[8]
.sym 84089 csrbank4_tuning_word1_w[4]
.sym 84090 csrbank4_tuning_word1_w[6]
.sym 84091 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 84093 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 84095 csrbank4_tuning_word1_w[3]
.sym 84096 csrbank4_tuning_word1_w[5]
.sym 84100 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 84101 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 84103 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 84106 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 84111 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 84112 csrbank4_tuning_word1_w[7]
.sym 84113 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 84116 csrbank4_tuning_word1_w[2]
.sym 84118 csrbank4_tuning_word1_w[1]
.sym 84119 csrbank4_tuning_word1_w[0]
.sym 84121 $auto$alumacc.cc:474:replace_alu$4486.C[9]
.sym 84123 csrbank4_tuning_word1_w[0]
.sym 84124 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 84125 $auto$alumacc.cc:474:replace_alu$4486.C[8]
.sym 84127 $auto$alumacc.cc:474:replace_alu$4486.C[10]
.sym 84129 csrbank4_tuning_word1_w[1]
.sym 84130 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 84131 $auto$alumacc.cc:474:replace_alu$4486.C[9]
.sym 84133 $auto$alumacc.cc:474:replace_alu$4486.C[11]
.sym 84135 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 84136 csrbank4_tuning_word1_w[2]
.sym 84137 $auto$alumacc.cc:474:replace_alu$4486.C[10]
.sym 84139 $auto$alumacc.cc:474:replace_alu$4486.C[12]
.sym 84141 csrbank4_tuning_word1_w[3]
.sym 84142 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 84143 $auto$alumacc.cc:474:replace_alu$4486.C[11]
.sym 84145 $auto$alumacc.cc:474:replace_alu$4486.C[13]
.sym 84147 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 84148 csrbank4_tuning_word1_w[4]
.sym 84149 $auto$alumacc.cc:474:replace_alu$4486.C[12]
.sym 84151 $auto$alumacc.cc:474:replace_alu$4486.C[14]
.sym 84153 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 84154 csrbank4_tuning_word1_w[5]
.sym 84155 $auto$alumacc.cc:474:replace_alu$4486.C[13]
.sym 84157 $auto$alumacc.cc:474:replace_alu$4486.C[15]
.sym 84159 csrbank4_tuning_word1_w[6]
.sym 84160 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 84161 $auto$alumacc.cc:474:replace_alu$4486.C[14]
.sym 84163 $auto$alumacc.cc:474:replace_alu$4486.C[16]
.sym 84165 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 84166 csrbank4_tuning_word1_w[7]
.sym 84167 $auto$alumacc.cc:474:replace_alu$4486.C[15]
.sym 84172 $abc$46512$n7175
.sym 84173 $abc$46512$n7177
.sym 84174 $abc$46512$n7179
.sym 84175 $abc$46512$n7181
.sym 84176 $abc$46512$n7183
.sym 84177 $abc$46512$n7185
.sym 84178 $abc$46512$n7187
.sym 84180 $abc$46512$n443
.sym 84185 basesoc_uart_phy_rx_busy
.sym 84186 $abc$46512$n443
.sym 84189 $abc$46512$n8008
.sym 84191 $abc$46512$n3364
.sym 84196 csrbank4_tuning_word1_w[3]
.sym 84197 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 84203 $abc$46512$n5786_1
.sym 84207 $auto$alumacc.cc:474:replace_alu$4486.C[16]
.sym 84212 csrbank4_tuning_word2_w[4]
.sym 84214 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 84215 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 84216 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 84217 csrbank4_tuning_word2_w[5]
.sym 84218 csrbank4_tuning_word2_w[2]
.sym 84222 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 84223 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 84224 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 84225 csrbank4_tuning_word2_w[3]
.sym 84226 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 84228 csrbank4_tuning_word2_w[6]
.sym 84230 csrbank4_tuning_word2_w[0]
.sym 84231 csrbank4_tuning_word2_w[1]
.sym 84235 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 84236 csrbank4_tuning_word2_w[7]
.sym 84244 $auto$alumacc.cc:474:replace_alu$4486.C[17]
.sym 84246 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 84247 csrbank4_tuning_word2_w[0]
.sym 84248 $auto$alumacc.cc:474:replace_alu$4486.C[16]
.sym 84250 $auto$alumacc.cc:474:replace_alu$4486.C[18]
.sym 84252 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 84253 csrbank4_tuning_word2_w[1]
.sym 84254 $auto$alumacc.cc:474:replace_alu$4486.C[17]
.sym 84256 $auto$alumacc.cc:474:replace_alu$4486.C[19]
.sym 84258 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 84259 csrbank4_tuning_word2_w[2]
.sym 84260 $auto$alumacc.cc:474:replace_alu$4486.C[18]
.sym 84262 $auto$alumacc.cc:474:replace_alu$4486.C[20]
.sym 84264 csrbank4_tuning_word2_w[3]
.sym 84265 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 84266 $auto$alumacc.cc:474:replace_alu$4486.C[19]
.sym 84268 $auto$alumacc.cc:474:replace_alu$4486.C[21]
.sym 84270 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 84271 csrbank4_tuning_word2_w[4]
.sym 84272 $auto$alumacc.cc:474:replace_alu$4486.C[20]
.sym 84274 $auto$alumacc.cc:474:replace_alu$4486.C[22]
.sym 84276 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 84277 csrbank4_tuning_word2_w[5]
.sym 84278 $auto$alumacc.cc:474:replace_alu$4486.C[21]
.sym 84280 $auto$alumacc.cc:474:replace_alu$4486.C[23]
.sym 84282 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 84283 csrbank4_tuning_word2_w[6]
.sym 84284 $auto$alumacc.cc:474:replace_alu$4486.C[22]
.sym 84286 $auto$alumacc.cc:474:replace_alu$4486.C[24]
.sym 84288 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 84289 csrbank4_tuning_word2_w[7]
.sym 84290 $auto$alumacc.cc:474:replace_alu$4486.C[23]
.sym 84294 $abc$46512$n7189
.sym 84295 $abc$46512$n7191
.sym 84296 $abc$46512$n7193
.sym 84297 $abc$46512$n7195
.sym 84298 $abc$46512$n7197
.sym 84299 $abc$46512$n7199
.sym 84300 $abc$46512$n7201
.sym 84301 $abc$46512$n7203
.sym 84309 csrbank4_tuning_word0_w[1]
.sym 84310 $abc$46512$n1645
.sym 84311 csrbank4_tuning_word0_w[3]
.sym 84312 $abc$46512$n3365
.sym 84313 csrbank4_tuning_word1_w[5]
.sym 84314 $abc$46512$n19
.sym 84315 csrbank4_tuning_word0_w[5]
.sym 84316 csrbank4_tuning_word0_w[7]
.sym 84319 csrbank4_tuning_word0_w[6]
.sym 84320 $abc$46512$n7179
.sym 84324 sram_bus_dat_w[5]
.sym 84325 sram_bus_dat_w[1]
.sym 84326 csrbank4_tuning_word3_w[3]
.sym 84327 spiflash_bus_adr[1]
.sym 84328 csrbank4_tuning_word3_w[5]
.sym 84329 sram_bus_adr[1]
.sym 84330 $auto$alumacc.cc:474:replace_alu$4486.C[24]
.sym 84335 csrbank4_tuning_word3_w[5]
.sym 84337 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 84338 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 84343 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 84344 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 84347 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 84348 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 84349 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 84350 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 84352 csrbank4_tuning_word3_w[3]
.sym 84353 csrbank4_tuning_word3_w[7]
.sym 84356 csrbank4_tuning_word3_w[2]
.sym 84357 csrbank4_tuning_word3_w[0]
.sym 84361 csrbank4_tuning_word3_w[6]
.sym 84362 csrbank4_tuning_word3_w[4]
.sym 84363 csrbank4_tuning_word3_w[1]
.sym 84367 $auto$alumacc.cc:474:replace_alu$4486.C[25]
.sym 84369 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 84370 csrbank4_tuning_word3_w[0]
.sym 84371 $auto$alumacc.cc:474:replace_alu$4486.C[24]
.sym 84373 $auto$alumacc.cc:474:replace_alu$4486.C[26]
.sym 84375 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 84376 csrbank4_tuning_word3_w[1]
.sym 84377 $auto$alumacc.cc:474:replace_alu$4486.C[25]
.sym 84379 $auto$alumacc.cc:474:replace_alu$4486.C[27]
.sym 84381 csrbank4_tuning_word3_w[2]
.sym 84382 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 84383 $auto$alumacc.cc:474:replace_alu$4486.C[26]
.sym 84385 $auto$alumacc.cc:474:replace_alu$4486.C[28]
.sym 84387 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 84388 csrbank4_tuning_word3_w[3]
.sym 84389 $auto$alumacc.cc:474:replace_alu$4486.C[27]
.sym 84391 $auto$alumacc.cc:474:replace_alu$4486.C[29]
.sym 84393 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 84394 csrbank4_tuning_word3_w[4]
.sym 84395 $auto$alumacc.cc:474:replace_alu$4486.C[28]
.sym 84397 $auto$alumacc.cc:474:replace_alu$4486.C[30]
.sym 84399 csrbank4_tuning_word3_w[5]
.sym 84400 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 84401 $auto$alumacc.cc:474:replace_alu$4486.C[29]
.sym 84403 $auto$alumacc.cc:474:replace_alu$4486.C[31]
.sym 84405 csrbank4_tuning_word3_w[6]
.sym 84406 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 84407 $auto$alumacc.cc:474:replace_alu$4486.C[30]
.sym 84409 $nextpnr_ICESTORM_LC_15$I3
.sym 84411 csrbank4_tuning_word3_w[7]
.sym 84412 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 84413 $auto$alumacc.cc:474:replace_alu$4486.C[31]
.sym 84417 $abc$46512$n7205
.sym 84418 $abc$46512$n7207
.sym 84419 $abc$46512$n7209
.sym 84420 $abc$46512$n7211
.sym 84421 $abc$46512$n7213
.sym 84422 $abc$46512$n7215
.sym 84423 $abc$46512$n7217
.sym 84424 $abc$46512$n7219
.sym 84426 serial_tx
.sym 84433 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 84435 csrbank4_tuning_word1_w[7]
.sym 84436 csrbank4_tuning_word2_w[4]
.sym 84437 csrbank4_tuning_word1_w[2]
.sym 84440 csrbank4_tuning_word1_w[4]
.sym 84446 csrbank4_tuning_word2_w[0]
.sym 84450 csrbank4_tuning_word1_w[1]
.sym 84453 $nextpnr_ICESTORM_LC_15$I3
.sym 84458 $auto$alumacc.cc:474:replace_alu$4486.C[32]
.sym 84459 $abc$46512$n7191
.sym 84461 basesoc_uart_phy_tx_busy
.sym 84462 csrbank4_tuning_word1_w[5]
.sym 84463 csrbank4_tuning_word3_w[5]
.sym 84465 sram_bus_adr[0]
.sym 84479 $abc$46512$n7215
.sym 84480 $abc$46512$n7179
.sym 84483 $abc$46512$n7207
.sym 84485 sram_bus_adr[1]
.sym 84487 spiflash_bus_adr[1]
.sym 84494 $nextpnr_ICESTORM_LC_15$I3
.sym 84499 basesoc_uart_phy_tx_busy
.sym 84500 $abc$46512$n7179
.sym 84503 $auto$alumacc.cc:474:replace_alu$4486.C[32]
.sym 84512 spiflash_bus_adr[1]
.sym 84515 csrbank4_tuning_word1_w[5]
.sym 84516 sram_bus_adr[0]
.sym 84517 sram_bus_adr[1]
.sym 84518 csrbank4_tuning_word3_w[5]
.sym 84523 basesoc_uart_phy_tx_busy
.sym 84524 $abc$46512$n7207
.sym 84528 $abc$46512$n7215
.sym 84530 basesoc_uart_phy_tx_busy
.sym 84533 $abc$46512$n7191
.sym 84535 basesoc_uart_phy_tx_busy
.sym 84538 sys_clk_$glb_clk
.sym 84539 sys_rst_$glb_sr
.sym 84540 $abc$46512$n7221
.sym 84541 $abc$46512$n7223
.sym 84542 $abc$46512$n7225
.sym 84543 $abc$46512$n7227
.sym 84544 $abc$46512$n7229
.sym 84545 $abc$46512$n7231
.sym 84546 $abc$46512$n7233
.sym 84547 $abc$46512$n7235
.sym 84553 $abc$46512$n21
.sym 84561 sram_bus_adr[0]
.sym 84566 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 84572 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 84573 csrbank4_tuning_word3_w[0]
.sym 84574 csrbank4_tuning_word3_w[6]
.sym 84592 $abc$46512$n2632
.sym 84595 sram_bus_dat_w[1]
.sym 84596 sram_bus_dat_w[5]
.sym 84597 sram_bus_dat_w[6]
.sym 84606 csrbank4_tuning_word3_w[6]
.sym 84610 csrbank4_tuning_word3_w[2]
.sym 84611 sram_bus_dat_w[3]
.sym 84614 csrbank4_tuning_word3_w[6]
.sym 84623 sram_bus_dat_w[6]
.sym 84629 sram_bus_dat_w[1]
.sym 84639 sram_bus_dat_w[3]
.sym 84645 sram_bus_dat_w[5]
.sym 84659 csrbank4_tuning_word3_w[2]
.sym 84660 $abc$46512$n2632
.sym 84661 sys_clk_$glb_clk
.sym 84662 sys_rst_$glb_sr
.sym 84663 $auto$alumacc.cc:474:replace_alu$4480.C[32]
.sym 84664 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 84665 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 84666 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 84667 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 84669 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 84670 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 84672 basesoc_uart_phy_tx_busy
.sym 84677 csrbank4_tuning_word3_w[5]
.sym 84681 csrbank4_tuning_word3_w[4]
.sym 84683 basesoc_uart_phy_tx_busy
.sym 84685 csrbank4_tuning_word3_w[7]
.sym 84803 basesoc_uart_phy_tx_busy
.sym 84806 $abc$46512$n2632
.sym 85009 $abc$46512$n4603
.sym 85010 $abc$46512$n4606
.sym 85011 $abc$46512$n4588
.sym 85012 $abc$46512$n4600
.sym 85013 lm32_cpu.mc_arithmetic.p[0]
.sym 85014 $abc$46512$n4591
.sym 85015 lm32_cpu.mc_arithmetic.p[5]
.sym 85016 $abc$46512$n5620
.sym 85019 $abc$46512$n4513_1
.sym 85022 $abc$46512$n2532
.sym 85023 lm32_cpu.mc_arithmetic.a[21]
.sym 85031 lm32_cpu.mc_arithmetic.p[9]
.sym 85051 lm32_cpu.mc_arithmetic.a[0]
.sym 85052 $abc$46512$n4510
.sym 85053 $abc$46512$n2532
.sym 85054 $abc$46512$n5628
.sym 85055 $abc$46512$n4510
.sym 85056 lm32_cpu.mc_arithmetic.p[4]
.sym 85058 $abc$46512$n3766_1
.sym 85059 $abc$46512$n4595
.sym 85060 $abc$46512$n4594
.sym 85063 $abc$46512$n4589
.sym 85064 lm32_cpu.mc_arithmetic.t[32]
.sym 85065 $abc$46512$n3767_1
.sym 85068 lm32_cpu.mc_arithmetic.p[6]
.sym 85069 $abc$46512$n4588
.sym 85071 lm32_cpu.mc_arithmetic.p[0]
.sym 85073 $abc$46512$n4604
.sym 85074 lm32_cpu.mc_arithmetic.p[1]
.sym 85075 $abc$46512$n4603
.sym 85076 lm32_cpu.mc_arithmetic.b[0]
.sym 85077 lm32_cpu.mc_arithmetic.t[1]
.sym 85080 $abc$46512$n4513_1
.sym 85081 lm32_cpu.mc_arithmetic.t[5]
.sym 85082 $abc$46512$n3846
.sym 85084 $abc$46512$n4588
.sym 85085 $abc$46512$n4589
.sym 85086 $abc$46512$n3846
.sym 85087 lm32_cpu.mc_arithmetic.p[6]
.sym 85090 $abc$46512$n5628
.sym 85091 $abc$46512$n4513_1
.sym 85092 lm32_cpu.mc_arithmetic.p[4]
.sym 85093 lm32_cpu.mc_arithmetic.b[0]
.sym 85096 lm32_cpu.mc_arithmetic.t[32]
.sym 85097 lm32_cpu.mc_arithmetic.p[4]
.sym 85098 $abc$46512$n4510
.sym 85099 lm32_cpu.mc_arithmetic.t[5]
.sym 85103 lm32_cpu.mc_arithmetic.p[0]
.sym 85108 lm32_cpu.mc_arithmetic.p[0]
.sym 85109 $abc$46512$n3767_1
.sym 85110 lm32_cpu.mc_arithmetic.a[0]
.sym 85111 $abc$46512$n3766_1
.sym 85114 lm32_cpu.mc_arithmetic.p[4]
.sym 85115 $abc$46512$n4594
.sym 85116 $abc$46512$n4595
.sym 85117 $abc$46512$n3846
.sym 85120 lm32_cpu.mc_arithmetic.t[32]
.sym 85121 $abc$46512$n4510
.sym 85122 lm32_cpu.mc_arithmetic.p[0]
.sym 85123 lm32_cpu.mc_arithmetic.t[1]
.sym 85126 lm32_cpu.mc_arithmetic.p[1]
.sym 85127 $abc$46512$n4604
.sym 85128 $abc$46512$n4603
.sym 85129 $abc$46512$n3846
.sym 85130 $abc$46512$n2532
.sym 85131 sys_clk_$glb_clk
.sym 85132 lm32_cpu.rst_i_$glb_sr
.sym 85137 $abc$46512$n5636
.sym 85138 lm32_cpu.mc_arithmetic.p[7]
.sym 85139 $abc$46512$n4597
.sym 85140 $abc$46512$n4407_1
.sym 85141 lm32_cpu.mc_arithmetic.p[14]
.sym 85142 $abc$46512$n4564
.sym 85143 $abc$46512$n4585
.sym 85144 lm32_cpu.mc_arithmetic.p[3]
.sym 85148 lm32_cpu.branch_target_d[8]
.sym 85150 $abc$46512$n4510
.sym 85151 lm32_cpu.mc_arithmetic.state[2]
.sym 85153 $abc$46512$n4510
.sym 85154 $abc$46512$n5620
.sym 85159 lm32_cpu.mc_arithmetic.a[0]
.sym 85160 spiflash_bus_dat_w[30]
.sym 85165 $abc$46512$n4513_1
.sym 85167 $abc$46512$n4488
.sym 85170 lm32_cpu.mc_arithmetic.b[0]
.sym 85175 $abc$46512$n4513_1
.sym 85177 $abc$46512$n3670_1
.sym 85181 lm32_cpu.mc_arithmetic.p[4]
.sym 85182 lm32_cpu.mc_arithmetic.p[5]
.sym 85185 $abc$46512$n2532
.sym 85186 lm32_cpu.mc_arithmetic.p[7]
.sym 85187 $abc$46512$n5628
.sym 85188 lm32_cpu.mc_arithmetic.p[6]
.sym 85189 $abc$46512$n5630
.sym 85191 $abc$46512$n5632
.sym 85192 lm32_cpu.mc_arithmetic.a[12]
.sym 85193 $abc$46512$n5634
.sym 85196 lm32_cpu.mc_arithmetic.p[0]
.sym 85198 lm32_cpu.mc_arithmetic.a[7]
.sym 85199 lm32_cpu.mc_arithmetic.p[3]
.sym 85200 $abc$46512$n5624
.sym 85202 $abc$46512$n3607
.sym 85203 lm32_cpu.mc_arithmetic.p[1]
.sym 85214 lm32_cpu.mc_arithmetic.p[6]
.sym 85215 lm32_cpu.mc_arithmetic.operand_0_d[7]
.sym 85216 lm32_cpu.mc_arithmetic.p[2]
.sym 85218 $abc$46512$n4510
.sym 85219 $abc$46512$n3847_1
.sym 85221 lm32_cpu.mc_arithmetic.t[32]
.sym 85222 lm32_cpu.mc_arithmetic.p[6]
.sym 85226 lm32_cpu.mc_arithmetic.t[3]
.sym 85227 lm32_cpu.mc_arithmetic.t[4]
.sym 85229 $abc$46512$n3766_1
.sym 85231 $abc$46512$n3607
.sym 85232 $abc$46512$n3670_1
.sym 85235 lm32_cpu.mc_arithmetic.a[0]
.sym 85236 lm32_cpu.mc_arithmetic.a[6]
.sym 85237 lm32_cpu.mc_arithmetic.p[3]
.sym 85238 lm32_cpu.mc_arithmetic.t[7]
.sym 85240 lm32_cpu.mc_arithmetic.a[3]
.sym 85241 $abc$46512$n2533
.sym 85242 $abc$46512$n4346_1
.sym 85243 $abc$46512$n3767_1
.sym 85244 $abc$46512$n3767_1
.sym 85245 lm32_cpu.mc_arithmetic.a[7]
.sym 85247 $abc$46512$n4510
.sym 85248 lm32_cpu.mc_arithmetic.p[3]
.sym 85249 lm32_cpu.mc_arithmetic.t[4]
.sym 85250 lm32_cpu.mc_arithmetic.t[32]
.sym 85253 lm32_cpu.mc_arithmetic.a[0]
.sym 85255 $abc$46512$n3847_1
.sym 85259 $abc$46512$n3766_1
.sym 85260 lm32_cpu.mc_arithmetic.p[3]
.sym 85261 $abc$46512$n3767_1
.sym 85262 lm32_cpu.mc_arithmetic.a[3]
.sym 85265 lm32_cpu.mc_arithmetic.t[32]
.sym 85266 lm32_cpu.mc_arithmetic.p[2]
.sym 85267 lm32_cpu.mc_arithmetic.t[3]
.sym 85268 $abc$46512$n4510
.sym 85271 lm32_cpu.mc_arithmetic.a[7]
.sym 85272 lm32_cpu.mc_arithmetic.operand_0_d[7]
.sym 85273 $abc$46512$n3670_1
.sym 85274 $abc$46512$n3607
.sym 85277 lm32_cpu.mc_arithmetic.p[6]
.sym 85278 $abc$46512$n3766_1
.sym 85279 $abc$46512$n3767_1
.sym 85280 lm32_cpu.mc_arithmetic.a[6]
.sym 85283 lm32_cpu.mc_arithmetic.p[6]
.sym 85284 lm32_cpu.mc_arithmetic.t[32]
.sym 85285 $abc$46512$n4510
.sym 85286 lm32_cpu.mc_arithmetic.t[7]
.sym 85289 $abc$46512$n3847_1
.sym 85290 lm32_cpu.mc_arithmetic.a[6]
.sym 85291 $abc$46512$n4346_1
.sym 85293 $abc$46512$n2533
.sym 85294 sys_clk_$glb_clk
.sym 85295 lm32_cpu.rst_i_$glb_sr
.sym 85297 $abc$46512$n5622
.sym 85298 $abc$46512$n5624
.sym 85299 $abc$46512$n5626
.sym 85300 $abc$46512$n5628
.sym 85301 $abc$46512$n5630
.sym 85302 $abc$46512$n5632
.sym 85303 $abc$46512$n5634
.sym 85304 $PACKER_VCC_NET_$glb_clk
.sym 85309 lm32_cpu.mc_arithmetic.operand_0_d[7]
.sym 85313 lm32_cpu.mc_arithmetic.p[3]
.sym 85314 $PACKER_VCC_NET_$glb_clk
.sym 85315 basesoc_sram_we[3]
.sym 85316 lm32_cpu.mc_arithmetic.t[12]
.sym 85320 $abc$46512$n5648
.sym 85324 lm32_cpu.mc_arithmetic.p[14]
.sym 85325 $abc$46512$n4510
.sym 85328 lm32_cpu.mc_arithmetic.a[0]
.sym 85329 $abc$46512$n4556_1
.sym 85330 lm32_cpu.mc_arithmetic.a[2]
.sym 85331 lm32_cpu.mc_arithmetic.p[16]
.sym 85337 lm32_cpu.mc_arithmetic.p[11]
.sym 85338 $abc$46512$n3766_1
.sym 85339 lm32_cpu.mc_arithmetic.p[12]
.sym 85341 $abc$46512$n4245_1
.sym 85342 lm32_cpu.mc_arithmetic.a[11]
.sym 85343 lm32_cpu.mc_arithmetic.a[12]
.sym 85344 lm32_cpu.mc_arithmetic.p[9]
.sym 85345 $abc$46512$n5636
.sym 85346 $abc$46512$n3766_1
.sym 85347 lm32_cpu.mc_arithmetic.t[9]
.sym 85348 $abc$46512$n2533
.sym 85350 lm32_cpu.mc_arithmetic.t[32]
.sym 85355 lm32_cpu.mc_arithmetic.p[8]
.sym 85356 $abc$46512$n3767_1
.sym 85357 $abc$46512$n3847_1
.sym 85358 $abc$46512$n3670_1
.sym 85359 $abc$46512$n4513_1
.sym 85360 lm32_cpu.mc_arithmetic.b[14]
.sym 85361 lm32_cpu.mc_arithmetic.b[0]
.sym 85362 $abc$46512$n5638
.sym 85363 $abc$46512$n4510
.sym 85367 $abc$46512$n3607
.sym 85368 lm32_cpu.mc_arithmetic.operand_0_d[12]
.sym 85370 lm32_cpu.mc_arithmetic.p[11]
.sym 85371 lm32_cpu.mc_arithmetic.a[11]
.sym 85372 $abc$46512$n3766_1
.sym 85373 $abc$46512$n3767_1
.sym 85376 $abc$46512$n4510
.sym 85377 lm32_cpu.mc_arithmetic.p[8]
.sym 85378 lm32_cpu.mc_arithmetic.t[9]
.sym 85379 lm32_cpu.mc_arithmetic.t[32]
.sym 85382 $abc$46512$n5638
.sym 85383 lm32_cpu.mc_arithmetic.p[9]
.sym 85384 $abc$46512$n4513_1
.sym 85385 lm32_cpu.mc_arithmetic.b[0]
.sym 85388 $abc$46512$n5636
.sym 85389 $abc$46512$n4513_1
.sym 85390 lm32_cpu.mc_arithmetic.b[0]
.sym 85391 lm32_cpu.mc_arithmetic.p[8]
.sym 85394 lm32_cpu.mc_arithmetic.a[12]
.sym 85395 $abc$46512$n3607
.sym 85396 lm32_cpu.mc_arithmetic.operand_0_d[12]
.sym 85397 $abc$46512$n3670_1
.sym 85400 $abc$46512$n3766_1
.sym 85401 lm32_cpu.mc_arithmetic.p[12]
.sym 85402 $abc$46512$n3767_1
.sym 85403 lm32_cpu.mc_arithmetic.a[12]
.sym 85406 $abc$46512$n4245_1
.sym 85408 $abc$46512$n3847_1
.sym 85409 lm32_cpu.mc_arithmetic.a[11]
.sym 85412 lm32_cpu.mc_arithmetic.b[14]
.sym 85416 $abc$46512$n2533
.sym 85417 sys_clk_$glb_clk
.sym 85418 lm32_cpu.rst_i_$glb_sr
.sym 85419 $abc$46512$n5636
.sym 85420 $abc$46512$n5638
.sym 85421 $abc$46512$n5640
.sym 85422 $abc$46512$n5642
.sym 85423 $abc$46512$n5644
.sym 85424 $abc$46512$n5646
.sym 85425 $abc$46512$n5648
.sym 85426 $abc$46512$n5650
.sym 85430 lm32_cpu.instruction_unit.branch_predict_address_d[10]
.sym 85438 lm32_cpu.mc_arithmetic.p[10]
.sym 85439 basesoc_sram_we[3]
.sym 85440 lm32_cpu.mc_arithmetic.t[10]
.sym 85443 $abc$46512$n3847_1
.sym 85444 $abc$46512$n3670_1
.sym 85447 lm32_cpu.mc_arithmetic.p[25]
.sym 85448 lm32_cpu.mc_arithmetic.b[0]
.sym 85449 $abc$46512$n4513_1
.sym 85451 spiflash_bus_adr[7]
.sym 85453 $abc$46512$n3847_1
.sym 85454 lm32_cpu.mc_arithmetic.a[14]
.sym 85460 lm32_cpu.mc_arithmetic.t[15]
.sym 85461 $abc$46512$n4580
.sym 85462 $abc$46512$n3846
.sym 85463 lm32_cpu.mc_arithmetic.t[18]
.sym 85464 lm32_cpu.mc_arithmetic.p[19]
.sym 85465 lm32_cpu.mc_arithmetic.t[20]
.sym 85466 lm32_cpu.mc_arithmetic.p[16]
.sym 85467 lm32_cpu.mc_arithmetic.p[9]
.sym 85468 $abc$46512$n4558_1
.sym 85469 $abc$46512$n4579
.sym 85470 lm32_cpu.mc_arithmetic.t[17]
.sym 85471 lm32_cpu.mc_arithmetic.p[17]
.sym 85474 lm32_cpu.mc_arithmetic.a[13]
.sym 85476 $abc$46512$n4559_1
.sym 85478 lm32_cpu.mc_arithmetic.a[14]
.sym 85479 $abc$46512$n3847_1
.sym 85483 lm32_cpu.mc_arithmetic.p[16]
.sym 85484 lm32_cpu.mc_arithmetic.p[14]
.sym 85485 $abc$46512$n4510
.sym 85487 $abc$46512$n2532
.sym 85488 lm32_cpu.mc_arithmetic.t[32]
.sym 85493 lm32_cpu.mc_arithmetic.a[14]
.sym 85494 lm32_cpu.mc_arithmetic.a[13]
.sym 85495 $abc$46512$n3846
.sym 85496 $abc$46512$n3847_1
.sym 85499 lm32_cpu.mc_arithmetic.t[20]
.sym 85500 lm32_cpu.mc_arithmetic.p[19]
.sym 85501 lm32_cpu.mc_arithmetic.t[32]
.sym 85502 $abc$46512$n4510
.sym 85505 $abc$46512$n4510
.sym 85506 lm32_cpu.mc_arithmetic.t[17]
.sym 85507 lm32_cpu.mc_arithmetic.p[16]
.sym 85508 lm32_cpu.mc_arithmetic.t[32]
.sym 85511 $abc$46512$n4558_1
.sym 85512 $abc$46512$n4559_1
.sym 85513 lm32_cpu.mc_arithmetic.p[16]
.sym 85514 $abc$46512$n3846
.sym 85517 lm32_cpu.mc_arithmetic.a[14]
.sym 85518 $abc$46512$n3847_1
.sym 85523 lm32_cpu.mc_arithmetic.t[32]
.sym 85524 lm32_cpu.mc_arithmetic.p[17]
.sym 85525 lm32_cpu.mc_arithmetic.t[18]
.sym 85526 $abc$46512$n4510
.sym 85529 lm32_cpu.mc_arithmetic.t[15]
.sym 85530 lm32_cpu.mc_arithmetic.t[32]
.sym 85531 $abc$46512$n4510
.sym 85532 lm32_cpu.mc_arithmetic.p[14]
.sym 85535 lm32_cpu.mc_arithmetic.p[9]
.sym 85536 $abc$46512$n4579
.sym 85537 $abc$46512$n4580
.sym 85538 $abc$46512$n3846
.sym 85539 $abc$46512$n2532
.sym 85540 sys_clk_$glb_clk
.sym 85541 lm32_cpu.rst_i_$glb_sr
.sym 85542 $abc$46512$n5652
.sym 85543 $abc$46512$n5654
.sym 85544 $abc$46512$n5656
.sym 85545 $abc$46512$n5658
.sym 85546 $abc$46512$n5660
.sym 85547 $abc$46512$n5662
.sym 85548 $abc$46512$n5664
.sym 85549 $abc$46512$n5666
.sym 85554 lm32_cpu.mc_arithmetic.p[18]
.sym 85556 $abc$46512$n3846
.sym 85557 $abc$46512$n2533
.sym 85558 $abc$46512$n2534
.sym 85560 lm32_cpu.mc_arithmetic.p[19]
.sym 85561 lm32_cpu.mc_arithmetic.a[10]
.sym 85562 lm32_cpu.mc_arithmetic.p[16]
.sym 85563 lm32_cpu.mc_arithmetic.a[11]
.sym 85564 $abc$46512$n4202_1
.sym 85565 spiflash_bus_adr[0]
.sym 85566 sys_rst
.sym 85568 lm32_cpu.mc_arithmetic.a[21]
.sym 85569 lm32_cpu.mc_arithmetic.p[16]
.sym 85572 $abc$46512$n3799_1
.sym 85573 $abc$46512$n2532
.sym 85575 lm32_cpu.mc_arithmetic.a[19]
.sym 85576 lm32_cpu.mc_arithmetic.a[20]
.sym 85577 lm32_cpu.mc_arithmetic.p[9]
.sym 85583 lm32_cpu.mc_arithmetic.t[32]
.sym 85584 lm32_cpu.mc_arithmetic.a[18]
.sym 85586 lm32_cpu.mc_arithmetic.p[16]
.sym 85587 $abc$46512$n4509_1
.sym 85588 $abc$46512$n4510
.sym 85589 lm32_cpu.mc_arithmetic.t[29]
.sym 85591 $abc$46512$n4204_1
.sym 85592 $abc$46512$n3766_1
.sym 85594 lm32_cpu.mc_arithmetic.p[22]
.sym 85595 $abc$46512$n3767_1
.sym 85596 lm32_cpu.mc_arithmetic.t[23]
.sym 85597 $abc$46512$n4490
.sym 85598 $abc$46512$n3893
.sym 85599 $abc$46512$n5652
.sym 85600 lm32_cpu.mc_arithmetic.operand_0_d[14]
.sym 85602 lm32_cpu.mc_arithmetic.p[28]
.sym 85603 $abc$46512$n3847_1
.sym 85605 $abc$46512$n4126
.sym 85606 $abc$46512$n3846
.sym 85607 lm32_cpu.mc_arithmetic.p[22]
.sym 85608 lm32_cpu.mc_arithmetic.b[0]
.sym 85609 $abc$46512$n4513_1
.sym 85610 $abc$46512$n2533
.sym 85611 lm32_cpu.mc_arithmetic.a[17]
.sym 85612 lm32_cpu.mc_arithmetic.p[18]
.sym 85613 $abc$46512$n5664
.sym 85614 lm32_cpu.mc_arithmetic.a[0]
.sym 85616 $abc$46512$n5652
.sym 85617 lm32_cpu.mc_arithmetic.p[16]
.sym 85618 lm32_cpu.mc_arithmetic.b[0]
.sym 85619 $abc$46512$n4513_1
.sym 85623 $abc$46512$n4126
.sym 85624 lm32_cpu.mc_arithmetic.a[17]
.sym 85625 $abc$46512$n3847_1
.sym 85628 lm32_cpu.mc_arithmetic.b[0]
.sym 85629 $abc$46512$n5664
.sym 85630 lm32_cpu.mc_arithmetic.p[22]
.sym 85631 $abc$46512$n4513_1
.sym 85634 lm32_cpu.mc_arithmetic.operand_0_d[14]
.sym 85636 $abc$46512$n4204_1
.sym 85637 $abc$46512$n3893
.sym 85640 $abc$46512$n4509_1
.sym 85641 $abc$46512$n3846
.sym 85642 lm32_cpu.mc_arithmetic.a[0]
.sym 85643 $abc$46512$n4490
.sym 85646 lm32_cpu.mc_arithmetic.p[22]
.sym 85647 lm32_cpu.mc_arithmetic.t[32]
.sym 85648 $abc$46512$n4510
.sym 85649 lm32_cpu.mc_arithmetic.t[23]
.sym 85652 lm32_cpu.mc_arithmetic.t[29]
.sym 85653 lm32_cpu.mc_arithmetic.p[28]
.sym 85654 lm32_cpu.mc_arithmetic.t[32]
.sym 85655 $abc$46512$n4510
.sym 85658 lm32_cpu.mc_arithmetic.a[18]
.sym 85659 $abc$46512$n3766_1
.sym 85660 $abc$46512$n3767_1
.sym 85661 lm32_cpu.mc_arithmetic.p[18]
.sym 85662 $abc$46512$n2533
.sym 85663 sys_clk_$glb_clk
.sym 85664 lm32_cpu.rst_i_$glb_sr
.sym 85665 $abc$46512$n5668
.sym 85666 $abc$46512$n5670
.sym 85667 $abc$46512$n5672
.sym 85668 $abc$46512$n5674
.sym 85669 $abc$46512$n5676
.sym 85670 $abc$46512$n5678
.sym 85671 $abc$46512$n5680
.sym 85672 $auto$alumacc.cc:474:replace_alu$4540.C[31]
.sym 85675 $abc$46512$n3891
.sym 85677 $abc$46512$n3767_1
.sym 85678 $abc$46512$n4547_1
.sym 85679 lm32_cpu.mc_arithmetic.p[23]
.sym 85680 $abc$46512$n3670_1
.sym 85681 lm32_cpu.mc_arithmetic.state[2]
.sym 85682 $abc$46512$n3767_1
.sym 85683 spiflash_bus_dat_w[30]
.sym 85684 lm32_cpu.mc_arithmetic.p[19]
.sym 85685 lm32_cpu.mc_arithmetic.p[17]
.sym 85686 $abc$46512$n5654
.sym 85687 $abc$46512$n4510
.sym 85688 $abc$46512$n3766_1
.sym 85689 lm32_cpu.mc_arithmetic.a[22]
.sym 85690 $abc$46512$n3893
.sym 85691 lm32_cpu.mc_arithmetic.a[23]
.sym 85692 lm32_cpu.mc_arithmetic.operand_0_d[18]
.sym 85695 lm32_cpu.mc_arithmetic.operand_0_d[10]
.sym 85696 lm32_cpu.mc_arithmetic.a[24]
.sym 85699 $abc$46512$n3607
.sym 85707 lm32_cpu.mc_arithmetic.p[21]
.sym 85711 $abc$46512$n4519_1
.sym 85713 lm32_cpu.mc_arithmetic.p[24]
.sym 85714 $abc$46512$n3766_1
.sym 85715 $abc$46512$n4513_1
.sym 85716 $abc$46512$n4531_1
.sym 85717 $abc$46512$n3846
.sym 85718 lm32_cpu.mc_arithmetic.p[29]
.sym 85719 lm32_cpu.mc_arithmetic.p[24]
.sym 85720 $abc$46512$n4520
.sym 85723 $abc$46512$n5670
.sym 85724 $abc$46512$n2532
.sym 85725 lm32_cpu.mc_arithmetic.t[26]
.sym 85726 lm32_cpu.mc_arithmetic.p[29]
.sym 85727 $abc$46512$n5678
.sym 85728 lm32_cpu.mc_arithmetic.a[21]
.sym 85729 lm32_cpu.mc_arithmetic.p[25]
.sym 85730 $abc$46512$n5668
.sym 85731 lm32_cpu.mc_arithmetic.b[0]
.sym 85732 lm32_cpu.mc_arithmetic.t[25]
.sym 85733 $abc$46512$n4532_1
.sym 85734 lm32_cpu.mc_arithmetic.t[32]
.sym 85735 $abc$46512$n3767_1
.sym 85737 $abc$46512$n4510
.sym 85742 lm32_cpu.mc_arithmetic.t[26]
.sym 85745 $abc$46512$n5670
.sym 85746 $abc$46512$n4513_1
.sym 85747 lm32_cpu.mc_arithmetic.p[25]
.sym 85748 lm32_cpu.mc_arithmetic.b[0]
.sym 85751 $abc$46512$n3846
.sym 85752 lm32_cpu.mc_arithmetic.p[25]
.sym 85753 $abc$46512$n4532_1
.sym 85754 $abc$46512$n4531_1
.sym 85757 lm32_cpu.mc_arithmetic.t[32]
.sym 85758 $abc$46512$n4510
.sym 85759 lm32_cpu.mc_arithmetic.t[25]
.sym 85760 lm32_cpu.mc_arithmetic.p[24]
.sym 85763 $abc$46512$n3846
.sym 85764 $abc$46512$n4520
.sym 85765 lm32_cpu.mc_arithmetic.p[29]
.sym 85766 $abc$46512$n4519_1
.sym 85769 lm32_cpu.mc_arithmetic.p[29]
.sym 85770 lm32_cpu.mc_arithmetic.b[0]
.sym 85771 $abc$46512$n5678
.sym 85772 $abc$46512$n4513_1
.sym 85775 $abc$46512$n4513_1
.sym 85776 lm32_cpu.mc_arithmetic.p[24]
.sym 85777 lm32_cpu.mc_arithmetic.b[0]
.sym 85778 $abc$46512$n5668
.sym 85781 $abc$46512$n3766_1
.sym 85782 lm32_cpu.mc_arithmetic.a[21]
.sym 85783 lm32_cpu.mc_arithmetic.p[21]
.sym 85784 $abc$46512$n3767_1
.sym 85785 $abc$46512$n2532
.sym 85786 sys_clk_$glb_clk
.sym 85787 lm32_cpu.rst_i_$glb_sr
.sym 85788 $abc$46512$n4008_1
.sym 85789 $abc$46512$n3784_1
.sym 85790 $abc$46512$n4108
.sym 85791 lm32_cpu.mc_arithmetic.a[25]
.sym 85792 lm32_cpu.mc_arithmetic.a[19]
.sym 85793 $abc$46512$n4529_1
.sym 85794 $abc$46512$n3782
.sym 85795 lm32_cpu.mc_arithmetic.a[26]
.sym 85797 $abc$46512$n4513_1
.sym 85798 lm32_cpu.valid_x
.sym 85802 lm32_cpu.mc_arithmetic.a[29]
.sym 85805 lm32_cpu.mc_arithmetic.a[30]
.sym 85807 lm32_cpu.mc_arithmetic.b[0]
.sym 85810 lm32_cpu.mc_arithmetic.t[30]
.sym 85815 lm32_cpu.mc_arithmetic.a[27]
.sym 85816 $abc$46512$n3766_1
.sym 85817 lm32_cpu.pc_d[11]
.sym 85819 lm32_cpu.mc_arithmetic.operand_0_d[11]
.sym 85821 lm32_cpu.load_store_unit.d_dat_o[30]
.sym 85823 $abc$46512$n4510
.sym 85829 lm32_cpu.mc_arithmetic.p[26]
.sym 85831 lm32_cpu.mc_arithmetic.operand_0_d[25]
.sym 85833 lm32_cpu.mc_arithmetic.a[18]
.sym 85835 $abc$46512$n4067
.sym 85836 lm32_cpu.mc_arithmetic.operand_0_d[21]
.sym 85837 $abc$46512$n4087
.sym 85838 lm32_cpu.mc_arithmetic.a[23]
.sym 85842 lm32_cpu.mc_arithmetic.a[20]
.sym 85843 lm32_cpu.mc_arithmetic.p[23]
.sym 85845 lm32_cpu.mc_arithmetic.a[19]
.sym 85846 $abc$46512$n3766_1
.sym 85847 $abc$46512$n2533
.sym 85848 $abc$46512$n3767_1
.sym 85849 lm32_cpu.mc_arithmetic.a[22]
.sym 85850 $abc$46512$n3893
.sym 85851 lm32_cpu.mc_arithmetic.p[22]
.sym 85852 lm32_cpu.mc_arithmetic.operand_0_d[18]
.sym 85854 lm32_cpu.mc_arithmetic.a[21]
.sym 85856 $abc$46512$n3767_1
.sym 85857 $abc$46512$n3847_1
.sym 85858 $abc$46512$n3670_1
.sym 85859 $abc$46512$n3607
.sym 85860 lm32_cpu.mc_arithmetic.a[26]
.sym 85862 lm32_cpu.mc_arithmetic.p[26]
.sym 85863 $abc$46512$n3766_1
.sym 85864 lm32_cpu.mc_arithmetic.a[26]
.sym 85865 $abc$46512$n3767_1
.sym 85869 lm32_cpu.mc_arithmetic.a[20]
.sym 85870 $abc$46512$n3847_1
.sym 85871 $abc$46512$n4067
.sym 85874 lm32_cpu.mc_arithmetic.p[22]
.sym 85875 $abc$46512$n3767_1
.sym 85876 lm32_cpu.mc_arithmetic.a[22]
.sym 85877 $abc$46512$n3766_1
.sym 85880 $abc$46512$n3607
.sym 85881 $abc$46512$n3670_1
.sym 85882 lm32_cpu.mc_arithmetic.operand_0_d[18]
.sym 85883 lm32_cpu.mc_arithmetic.a[18]
.sym 85886 lm32_cpu.mc_arithmetic.a[23]
.sym 85887 lm32_cpu.mc_arithmetic.p[23]
.sym 85888 $abc$46512$n3767_1
.sym 85889 $abc$46512$n3766_1
.sym 85892 $abc$46512$n4087
.sym 85894 $abc$46512$n3847_1
.sym 85895 lm32_cpu.mc_arithmetic.a[19]
.sym 85898 $abc$46512$n3670_1
.sym 85899 lm32_cpu.mc_arithmetic.operand_0_d[21]
.sym 85900 lm32_cpu.mc_arithmetic.a[21]
.sym 85901 $abc$46512$n3607
.sym 85906 $abc$46512$n3893
.sym 85907 lm32_cpu.mc_arithmetic.operand_0_d[25]
.sym 85908 $abc$46512$n2533
.sym 85909 sys_clk_$glb_clk
.sym 85910 lm32_cpu.rst_i_$glb_sr
.sym 85913 $abc$46512$n2533
.sym 85914 lm32_cpu.mc_arithmetic.a[24]
.sym 85915 lm32_cpu.load_store_unit.store_data_x[9]
.sym 85916 $abc$46512$n4010_1
.sym 85917 lm32_cpu.load_store_unit.store_data_x[9]
.sym 85920 $abc$46512$n2532
.sym 85921 lm32_cpu.instruction_unit.branch_predict_address_d[21]
.sym 85922 lm32_cpu.instruction_unit.branch_predict_address_d[14]
.sym 85923 lm32_cpu.mc_arithmetic.p[26]
.sym 85924 lm32_cpu.mc_arithmetic.operand_1_d[0]
.sym 85925 $abc$46512$n2532
.sym 85926 lm32_cpu.load_store_unit.store_data_x[10]
.sym 85927 lm32_cpu.mc_arithmetic.operand_0_d[19]
.sym 85929 lm32_cpu.mc_arithmetic.a[18]
.sym 85930 $abc$46512$n3797
.sym 85933 $abc$46512$n6035
.sym 85934 lm32_cpu.size_x[1]
.sym 85935 spiflash_bus_adr[7]
.sym 85936 $abc$46512$n3789
.sym 85938 lm32_cpu.mc_arithmetic.p[24]
.sym 85939 $abc$46512$n4629
.sym 85941 $abc$46512$n3670_1
.sym 85944 $abc$46512$n3670_1
.sym 85945 $abc$46512$n3847_1
.sym 85952 lm32_cpu.mc_arithmetic.sign_extend_x
.sym 85953 lm32_cpu.mc_arithmetic.a[23]
.sym 85954 $abc$46512$n3952
.sym 85958 lm32_cpu.mc_arithmetic.a[29]
.sym 85959 lm32_cpu.mc_arithmetic.state[2]
.sym 85960 lm32_cpu.mc_arithmetic.operand_0_d[26]
.sym 85961 lm32_cpu.mc_arithmetic.a[28]
.sym 85962 $abc$46512$n3846
.sym 85963 $abc$46512$n2533
.sym 85964 $abc$46512$n3607
.sym 85965 lm32_cpu.mc_arithmetic.operand_0_d[23]
.sym 85966 $abc$46512$n4049
.sym 85967 lm32_cpu.mc_arithmetic.a[26]
.sym 85968 $abc$46512$n3670_1
.sym 85969 $abc$46512$n3764_1
.sym 85971 $abc$46512$n3847_1
.sym 85976 lm32_cpu.mc_arithmetic.a[22]
.sym 85977 lm32_cpu.mc_arithmetic.a[21]
.sym 85979 $abc$46512$n4028_1
.sym 85981 lm32_cpu.mc_arithmetic.operand_0_d[22]
.sym 85985 lm32_cpu.mc_arithmetic.a[21]
.sym 85986 $abc$46512$n4049
.sym 85988 $abc$46512$n3847_1
.sym 85991 $abc$46512$n3847_1
.sym 85993 lm32_cpu.mc_arithmetic.a[22]
.sym 85994 $abc$46512$n4028_1
.sym 85998 $abc$46512$n3764_1
.sym 85999 lm32_cpu.mc_arithmetic.sign_extend_x
.sym 86000 lm32_cpu.mc_arithmetic.state[2]
.sym 86003 lm32_cpu.mc_arithmetic.a[23]
.sym 86004 lm32_cpu.mc_arithmetic.operand_0_d[23]
.sym 86005 $abc$46512$n3607
.sym 86006 $abc$46512$n3670_1
.sym 86009 lm32_cpu.mc_arithmetic.a[29]
.sym 86010 $abc$46512$n3846
.sym 86011 lm32_cpu.mc_arithmetic.a[28]
.sym 86012 $abc$46512$n3847_1
.sym 86015 $abc$46512$n3607
.sym 86016 $abc$46512$n3670_1
.sym 86017 lm32_cpu.mc_arithmetic.operand_0_d[26]
.sym 86018 lm32_cpu.mc_arithmetic.a[26]
.sym 86021 $abc$46512$n3670_1
.sym 86022 $abc$46512$n3607
.sym 86023 lm32_cpu.mc_arithmetic.operand_0_d[22]
.sym 86024 lm32_cpu.mc_arithmetic.a[22]
.sym 86028 lm32_cpu.mc_arithmetic.a[26]
.sym 86029 $abc$46512$n3847_1
.sym 86030 $abc$46512$n3952
.sym 86031 $abc$46512$n2533
.sym 86032 sys_clk_$glb_clk
.sym 86033 lm32_cpu.rst_i_$glb_sr
.sym 86034 spiflash_bus_adr[6]
.sym 86035 lm32_cpu.load_store_unit.d_dat_o[29]
.sym 86036 spiflash_bus_adr[6]
.sym 86037 spiflash_bus_adr[6]
.sym 86038 lm32_cpu.pc_f[26]
.sym 86039 lm32_cpu.branch_target_x[8]
.sym 86043 sram_bus_dat_w[7]
.sym 86044 sram_bus_dat_w[7]
.sym 86047 spiflash_bus_adr[0]
.sym 86048 $abc$46512$n7993
.sym 86049 $abc$46512$n2534
.sym 86051 $abc$46512$n6576
.sym 86053 $abc$46512$n7969
.sym 86054 $abc$46512$n2533
.sym 86055 $abc$46512$n2533
.sym 86058 lm32_cpu.instruction_unit.branch_predict_address_d[14]
.sym 86060 $abc$46512$n5460
.sym 86061 $abc$46512$n3891
.sym 86063 sys_rst
.sym 86064 lm32_cpu.branch_target_x[8]
.sym 86066 lm32_cpu.load_store_unit.store_data_x[9]
.sym 86067 $abc$46512$n4629
.sym 86093 $abc$46512$n2547
.sym 86094 lm32_cpu.mc_arithmetic.a[28]
.sym 86099 lm32_cpu.sign_extend_d
.sym 86103 lm32_cpu.instruction_unit.branch_predict_address_d[14]
.sym 86105 sram_bus_dat_w[7]
.sym 86109 lm32_cpu.sign_extend_d
.sym 86114 lm32_cpu.mc_arithmetic.a[28]
.sym 86123 sram_bus_dat_w[7]
.sym 86126 lm32_cpu.instruction_unit.branch_predict_address_d[14]
.sym 86135 lm32_cpu.instruction_unit.branch_predict_address_d[14]
.sym 86154 $abc$46512$n2547
.sym 86155 sys_clk_$glb_clk
.sym 86156 lm32_cpu.rst_i_$glb_sr
.sym 86157 $abc$46512$n4933
.sym 86158 $abc$46512$n5689
.sym 86159 $abc$46512$n4923_1
.sym 86160 storage[7][7]
.sym 86161 $abc$46512$n4631
.sym 86162 $abc$46512$n4632
.sym 86163 storage[7][3]
.sym 86164 lm32_cpu.pc_d[0]
.sym 86170 spiflash_bus_dat_w[27]
.sym 86171 $abc$46512$n7104_1
.sym 86172 spiflash_bus_dat_w[30]
.sym 86175 lm32_cpu.pc_f[5]
.sym 86182 lm32_cpu.branch_predict_d
.sym 86183 $abc$46512$n2453
.sym 86184 $abc$46512$n8633
.sym 86185 lm32_cpu.sign_extend_d
.sym 86186 lm32_cpu.mc_arithmetic.operand_0_d[10]
.sym 86187 $abc$46512$n3656
.sym 86188 lm32_cpu.instruction_unit.instruction_d[31]
.sym 86189 lm32_cpu.pc_f[20]
.sym 86191 $abc$46512$n3607
.sym 86192 lm32_cpu.mc_arithmetic.operand_0_d[24]
.sym 86200 $abc$46512$n3660_1
.sym 86201 $abc$46512$n4634
.sym 86203 $abc$46512$n3661_1
.sym 86206 $abc$46512$n3638
.sym 86207 $abc$46512$n4924
.sym 86208 $abc$46512$n4630
.sym 86209 $abc$46512$n4633
.sym 86210 lm32_cpu.size_d[0]
.sym 86211 lm32_cpu.sign_extend_d
.sym 86212 lm32_cpu.logic_op_d[3]
.sym 86213 $abc$46512$n3656
.sym 86215 $abc$46512$n3656
.sym 86218 $abc$46512$n4925
.sym 86219 $abc$46512$n5501
.sym 86220 lm32_cpu.size_d[1]
.sym 86223 lm32_cpu.instruction_unit.instruction_d[30]
.sym 86224 $abc$46512$n3892
.sym 86226 $abc$46512$n4631
.sym 86231 lm32_cpu.sign_extend_d
.sym 86234 lm32_cpu.logic_op_d[3]
.sym 86237 lm32_cpu.size_d[0]
.sym 86238 $abc$46512$n3656
.sym 86239 $abc$46512$n3638
.sym 86240 lm32_cpu.size_d[1]
.sym 86243 $abc$46512$n4633
.sym 86244 $abc$46512$n4630
.sym 86246 $abc$46512$n4631
.sym 86251 $abc$46512$n4634
.sym 86252 $abc$46512$n3660_1
.sym 86255 $abc$46512$n3660_1
.sym 86256 $abc$46512$n3638
.sym 86258 $abc$46512$n3661_1
.sym 86261 $abc$46512$n3638
.sym 86262 lm32_cpu.instruction_unit.instruction_d[30]
.sym 86263 $abc$46512$n3892
.sym 86264 $abc$46512$n4925
.sym 86267 $abc$46512$n4924
.sym 86268 $abc$46512$n4631
.sym 86269 $abc$46512$n4633
.sym 86270 $abc$46512$n5501
.sym 86273 $abc$46512$n3656
.sym 86274 lm32_cpu.sign_extend_d
.sym 86275 $abc$46512$n3892
.sym 86280 lm32_cpu.m_result_sel_compare_d
.sym 86281 $abc$46512$n3656
.sym 86282 $abc$46512$n3637
.sym 86283 $abc$46512$n4966
.sym 86284 lm32_cpu.load_store_unit.wb_data_m[26]
.sym 86285 $abc$46512$n4623
.sym 86286 $abc$46512$n4622
.sym 86287 lm32_cpu.mc_arithmetic.operand_0_d[11]
.sym 86288 $abc$46512$n4166_1
.sym 86290 lm32_cpu.instruction_unit.branch_predict_address_d[9]
.sym 86292 $abc$46512$n6665
.sym 86293 spiflash_bus_dat_w[28]
.sym 86295 lm32_cpu.load_store_unit.d_dat_o[24]
.sym 86296 spiflash_bus_adr[8]
.sym 86297 lm32_cpu.pc_d[0]
.sym 86298 $abc$46512$n4629
.sym 86300 spiflash_bus_adr[8]
.sym 86301 $abc$46512$n2567
.sym 86302 basesoc_sram_we[3]
.sym 86304 lm32_cpu.instruction_unit.icache.branch_predict_taken_d
.sym 86305 lm32_cpu.pc_d[5]
.sym 86306 sram_bus_dat_w[7]
.sym 86307 lm32_cpu.pc_f[22]
.sym 86308 $abc$46512$n6926_1
.sym 86309 storage_1[5][2]
.sym 86310 lm32_cpu.instruction_unit.branch_predict_address_d[11]
.sym 86311 lm32_cpu.mc_arithmetic.operand_0_d[11]
.sym 86312 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 86313 lm32_cpu.pc_f[26]
.sym 86314 lm32_cpu.pc_d[3]
.sym 86315 $abc$46512$n3656
.sym 86323 $abc$46512$n4630
.sym 86324 lm32_cpu.pc_f[8]
.sym 86325 lm32_cpu.instruction_unit.instruction_d[30]
.sym 86326 $abc$46512$n6926_1
.sym 86327 lm32_cpu.size_d[1]
.sym 86328 lm32_cpu.size_d[0]
.sym 86331 $abc$46512$n5364_1
.sym 86333 lm32_cpu.pc_d[19]
.sym 86334 $abc$46512$n4051
.sym 86335 lm32_cpu.logic_op_d[3]
.sym 86336 $abc$46512$n3891
.sym 86339 $abc$46512$n3660_1
.sym 86341 lm32_cpu.branch_target_d[8]
.sym 86345 lm32_cpu.sign_extend_d
.sym 86348 lm32_cpu.instruction_unit.instruction_d[31]
.sym 86349 lm32_cpu.pc_f[20]
.sym 86351 $abc$46512$n3607
.sym 86354 $abc$46512$n3891
.sym 86355 $abc$46512$n6926_1
.sym 86357 lm32_cpu.pc_f[8]
.sym 86360 lm32_cpu.logic_op_d[3]
.sym 86362 lm32_cpu.sign_extend_d
.sym 86363 $abc$46512$n3660_1
.sym 86366 lm32_cpu.size_d[1]
.sym 86367 lm32_cpu.size_d[0]
.sym 86372 $abc$46512$n5364_1
.sym 86373 lm32_cpu.branch_target_d[8]
.sym 86374 $abc$46512$n6926_1
.sym 86378 $abc$46512$n3891
.sym 86379 lm32_cpu.pc_f[20]
.sym 86380 $abc$46512$n4051
.sym 86385 lm32_cpu.instruction_unit.instruction_d[31]
.sym 86387 lm32_cpu.instruction_unit.instruction_d[30]
.sym 86393 lm32_cpu.pc_d[19]
.sym 86398 $abc$46512$n3607
.sym 86399 $abc$46512$n4630
.sym 86400 $abc$46512$n2454_$glb_ce
.sym 86401 sys_clk_$glb_clk
.sym 86402 lm32_cpu.rst_i_$glb_sr
.sym 86403 lm32_cpu.branch_predict_d
.sym 86404 $abc$46512$n4624
.sym 86405 spiflash_bus_adr[11]
.sym 86406 lm32_cpu.load_store_unit.d_adr_o[13]
.sym 86407 $abc$46512$n7010
.sym 86408 lm32_cpu.mc_arithmetic.operand_0_d[24]
.sym 86409 lm32_cpu.instruction_unit.icache.branch_predict_taken_d
.sym 86410 lm32_cpu.load_store_unit.d_adr_o[23]
.sym 86412 sram_bus_dat_w[5]
.sym 86413 sram_bus_dat_w[5]
.sym 86415 lm32_cpu.instruction_unit.icache_refill_data[0]
.sym 86417 $abc$46512$n3661_1
.sym 86418 lm32_cpu.load_store_unit.store_data_x[10]
.sym 86419 $abc$46512$n4630
.sym 86421 lm32_cpu.pc_d[19]
.sym 86422 lm32_cpu.pc_f[12]
.sym 86424 lm32_cpu.size_x[1]
.sym 86426 lm32_cpu.pc_f[23]
.sym 86427 lm32_cpu.pc_d[7]
.sym 86428 lm32_cpu.pc_d[10]
.sym 86429 lm32_cpu.branch_target_d[5]
.sym 86430 lm32_cpu.mc_arithmetic.operand_0_d[24]
.sym 86431 spiflash_bus_adr[7]
.sym 86432 lm32_cpu.branch_target_d[8]
.sym 86433 $abc$46512$n2552
.sym 86434 lm32_cpu.mc_arithmetic.operand_0_d[4]
.sym 86435 lm32_cpu.pc_f[2]
.sym 86436 lm32_cpu.pc_f[7]
.sym 86437 lm32_cpu.load_store_unit.d_adr_o[8]
.sym 86438 lm32_cpu.decoder.branch_offset[23]
.sym 86445 lm32_cpu.instruction_unit.instruction_d[2]
.sym 86446 lm32_cpu.instruction_unit.instruction_d[3]
.sym 86453 lm32_cpu.pc_d[7]
.sym 86456 lm32_cpu.instruction_unit.instruction_d[7]
.sym 86457 lm32_cpu.pc_d[4]
.sym 86459 lm32_cpu.instruction_unit.instruction_d[6]
.sym 86462 lm32_cpu.instruction_unit.instruction_d[5]
.sym 86463 lm32_cpu.instruction_unit.instruction_d[4]
.sym 86465 lm32_cpu.pc_d[5]
.sym 86466 lm32_cpu.pc_d[1]
.sym 86467 lm32_cpu.pc_d[6]
.sym 86468 lm32_cpu.instruction_unit.instruction_d[0]
.sym 86469 lm32_cpu.pc_d[2]
.sym 86472 lm32_cpu.instruction_unit.instruction_d[1]
.sym 86473 lm32_cpu.pc_d[0]
.sym 86474 lm32_cpu.pc_d[3]
.sym 86476 $auto$alumacc.cc:474:replace_alu$4507.C[1]
.sym 86478 lm32_cpu.instruction_unit.instruction_d[0]
.sym 86479 lm32_cpu.pc_d[0]
.sym 86482 $auto$alumacc.cc:474:replace_alu$4507.C[2]
.sym 86484 lm32_cpu.pc_d[1]
.sym 86485 lm32_cpu.instruction_unit.instruction_d[1]
.sym 86486 $auto$alumacc.cc:474:replace_alu$4507.C[1]
.sym 86488 $auto$alumacc.cc:474:replace_alu$4507.C[3]
.sym 86490 lm32_cpu.instruction_unit.instruction_d[2]
.sym 86491 lm32_cpu.pc_d[2]
.sym 86492 $auto$alumacc.cc:474:replace_alu$4507.C[2]
.sym 86494 $auto$alumacc.cc:474:replace_alu$4507.C[4]
.sym 86496 lm32_cpu.instruction_unit.instruction_d[3]
.sym 86497 lm32_cpu.pc_d[3]
.sym 86498 $auto$alumacc.cc:474:replace_alu$4507.C[3]
.sym 86500 $auto$alumacc.cc:474:replace_alu$4507.C[5]
.sym 86502 lm32_cpu.instruction_unit.instruction_d[4]
.sym 86503 lm32_cpu.pc_d[4]
.sym 86504 $auto$alumacc.cc:474:replace_alu$4507.C[4]
.sym 86506 $auto$alumacc.cc:474:replace_alu$4507.C[6]
.sym 86508 lm32_cpu.instruction_unit.instruction_d[5]
.sym 86509 lm32_cpu.pc_d[5]
.sym 86510 $auto$alumacc.cc:474:replace_alu$4507.C[5]
.sym 86512 $auto$alumacc.cc:474:replace_alu$4507.C[7]
.sym 86514 lm32_cpu.pc_d[6]
.sym 86515 lm32_cpu.instruction_unit.instruction_d[6]
.sym 86516 $auto$alumacc.cc:474:replace_alu$4507.C[6]
.sym 86518 $auto$alumacc.cc:474:replace_alu$4507.C[8]
.sym 86520 lm32_cpu.pc_d[7]
.sym 86521 lm32_cpu.instruction_unit.instruction_d[7]
.sym 86522 $auto$alumacc.cc:474:replace_alu$4507.C[7]
.sym 86526 lm32_cpu.pc_d[11]
.sym 86527 lm32_cpu.pc_d[2]
.sym 86528 lm32_cpu.pc_d[12]
.sym 86529 lm32_cpu.pc_d[3]
.sym 86530 lm32_cpu.pc_d[8]
.sym 86531 lm32_cpu.pc_d[0]
.sym 86532 lm32_cpu.pc_d[7]
.sym 86533 lm32_cpu.branch_target_d[0]
.sym 86534 lm32_cpu.instruction_unit.icache.tmem_write_address[5]
.sym 86535 sram_bus_dat_w[7]
.sym 86537 lm32_cpu.operand_m[11]
.sym 86538 $abc$46512$n2453
.sym 86539 $abc$46512$n7857
.sym 86540 lm32_cpu.instruction_unit.instruction_d[2]
.sym 86542 $abc$46512$n4964
.sym 86543 lm32_cpu.load_store_unit.d_adr_o[23]
.sym 86544 $abc$46512$n2463
.sym 86545 lm32_cpu.pc_d[4]
.sym 86546 $abc$46512$n2515
.sym 86548 lm32_cpu.branch_target_d[4]
.sym 86550 spiflash_bus_adr[11]
.sym 86551 lm32_cpu.pc_d[8]
.sym 86552 lm32_cpu.pc_x[12]
.sym 86553 $abc$46512$n3891
.sym 86554 lm32_cpu.instruction_unit.branch_predict_address_d[26]
.sym 86555 sys_rst
.sym 86556 $abc$46512$n3609
.sym 86557 lm32_cpu.decoder.branch_offset[16]
.sym 86558 lm32_cpu.decoder.branch_offset[19]
.sym 86559 lm32_cpu.decoder.branch_offset[20]
.sym 86560 $abc$46512$n6035
.sym 86561 lm32_cpu.instruction_unit.branch_predict_address_d[19]
.sym 86562 $auto$alumacc.cc:474:replace_alu$4507.C[8]
.sym 86567 lm32_cpu.pc_d[8]
.sym 86568 lm32_cpu.pc_d[13]
.sym 86570 lm32_cpu.instruction_unit.instruction_d[12]
.sym 86572 lm32_cpu.instruction_unit.instruction_d[11]
.sym 86574 lm32_cpu.pc_d[9]
.sym 86575 lm32_cpu.instruction_unit.instruction_d[15]
.sym 86578 lm32_cpu.pc_d[15]
.sym 86579 lm32_cpu.instruction_unit.instruction_d[8]
.sym 86580 lm32_cpu.instruction_unit.instruction_d[14]
.sym 86581 lm32_cpu.pc_d[14]
.sym 86582 lm32_cpu.instruction_unit.instruction_d[13]
.sym 86583 lm32_cpu.instruction_unit.instruction_d[10]
.sym 86585 lm32_cpu.pc_d[12]
.sym 86587 lm32_cpu.pc_d[11]
.sym 86588 lm32_cpu.pc_d[10]
.sym 86598 lm32_cpu.instruction_unit.instruction_d[9]
.sym 86599 $auto$alumacc.cc:474:replace_alu$4507.C[9]
.sym 86601 lm32_cpu.instruction_unit.instruction_d[8]
.sym 86602 lm32_cpu.pc_d[8]
.sym 86603 $auto$alumacc.cc:474:replace_alu$4507.C[8]
.sym 86605 $auto$alumacc.cc:474:replace_alu$4507.C[10]
.sym 86607 lm32_cpu.instruction_unit.instruction_d[9]
.sym 86608 lm32_cpu.pc_d[9]
.sym 86609 $auto$alumacc.cc:474:replace_alu$4507.C[9]
.sym 86611 $auto$alumacc.cc:474:replace_alu$4507.C[11]
.sym 86613 lm32_cpu.pc_d[10]
.sym 86614 lm32_cpu.instruction_unit.instruction_d[10]
.sym 86615 $auto$alumacc.cc:474:replace_alu$4507.C[10]
.sym 86617 $auto$alumacc.cc:474:replace_alu$4507.C[12]
.sym 86619 lm32_cpu.pc_d[11]
.sym 86620 lm32_cpu.instruction_unit.instruction_d[11]
.sym 86621 $auto$alumacc.cc:474:replace_alu$4507.C[11]
.sym 86623 $auto$alumacc.cc:474:replace_alu$4507.C[13]
.sym 86625 lm32_cpu.instruction_unit.instruction_d[12]
.sym 86626 lm32_cpu.pc_d[12]
.sym 86627 $auto$alumacc.cc:474:replace_alu$4507.C[12]
.sym 86629 $auto$alumacc.cc:474:replace_alu$4507.C[14]
.sym 86631 lm32_cpu.instruction_unit.instruction_d[13]
.sym 86632 lm32_cpu.pc_d[13]
.sym 86633 $auto$alumacc.cc:474:replace_alu$4507.C[13]
.sym 86635 $auto$alumacc.cc:474:replace_alu$4507.C[15]
.sym 86637 lm32_cpu.pc_d[14]
.sym 86638 lm32_cpu.instruction_unit.instruction_d[14]
.sym 86639 $auto$alumacc.cc:474:replace_alu$4507.C[14]
.sym 86641 $auto$alumacc.cc:474:replace_alu$4507.C[16]
.sym 86643 lm32_cpu.pc_d[15]
.sym 86644 lm32_cpu.instruction_unit.instruction_d[15]
.sym 86645 $auto$alumacc.cc:474:replace_alu$4507.C[15]
.sym 86649 lm32_cpu.instruction_unit.branch_predict_address_d[16]
.sym 86650 lm32_cpu.instruction_unit.branch_predict_address_d[20]
.sym 86651 lm32_cpu.instruction_unit.branch_predict_address_d[19]
.sym 86652 lm32_cpu.mc_arithmetic.operand_0_d[4]
.sym 86653 lm32_cpu.pc_d[11]
.sym 86654 lm32_cpu.pc_x[2]
.sym 86655 lm32_cpu.pc_x[18]
.sym 86656 lm32_cpu.pc_x[12]
.sym 86657 $abc$46512$n5403_1
.sym 86659 lm32_cpu.branch_target_x[2]
.sym 86660 lm32_cpu.instruction_unit.branch_predict_address_d[21]
.sym 86661 lm32_cpu.pc_f[15]
.sym 86662 lm32_cpu.pc_f[5]
.sym 86663 lm32_cpu.instruction_unit.instruction_d[6]
.sym 86664 lm32_cpu.pc_f[15]
.sym 86665 lm32_cpu.instruction_unit.branch_predict_address_d[9]
.sym 86666 $abc$46512$n7993
.sym 86667 lm32_cpu.instruction_unit.instruction_d[8]
.sym 86668 lm32_cpu.instruction_unit.instruction_d[11]
.sym 86669 $abc$46512$n2453
.sym 86670 lm32_cpu.instruction_unit.instruction_d[13]
.sym 86671 lm32_cpu.instruction_unit.branch_predict_address_d[12]
.sym 86672 lm32_cpu.pc_f[8]
.sym 86673 lm32_cpu.pc_f[20]
.sym 86674 $abc$46512$n5336
.sym 86675 $abc$46512$n3607
.sym 86676 lm32_cpu.sign_extend_d
.sym 86678 $abc$46512$n7150_1
.sym 86679 lm32_cpu.pc_x[6]
.sym 86680 $abc$46512$n2453
.sym 86681 $abc$46512$n2562
.sym 86682 lm32_cpu.branch_predict_d
.sym 86683 lm32_cpu.branch_target_d[2]
.sym 86684 lm32_cpu.instruction_unit.instruction_d[31]
.sym 86685 $auto$alumacc.cc:474:replace_alu$4507.C[16]
.sym 86691 lm32_cpu.pc_d[22]
.sym 86692 lm32_cpu.decoder.branch_offset[21]
.sym 86697 lm32_cpu.decoder.branch_offset[17]
.sym 86700 lm32_cpu.pc_d[21]
.sym 86702 lm32_cpu.pc_d[23]
.sym 86704 lm32_cpu.pc_d[20]
.sym 86706 lm32_cpu.decoder.branch_offset[18]
.sym 86707 lm32_cpu.pc_d[16]
.sym 86708 lm32_cpu.decoder.branch_offset[23]
.sym 86712 lm32_cpu.decoder.branch_offset[22]
.sym 86715 lm32_cpu.pc_d[17]
.sym 86716 lm32_cpu.pc_d[18]
.sym 86717 lm32_cpu.decoder.branch_offset[16]
.sym 86718 lm32_cpu.decoder.branch_offset[19]
.sym 86719 lm32_cpu.decoder.branch_offset[20]
.sym 86721 lm32_cpu.pc_d[19]
.sym 86722 $auto$alumacc.cc:474:replace_alu$4507.C[17]
.sym 86724 lm32_cpu.pc_d[16]
.sym 86725 lm32_cpu.decoder.branch_offset[16]
.sym 86726 $auto$alumacc.cc:474:replace_alu$4507.C[16]
.sym 86728 $auto$alumacc.cc:474:replace_alu$4507.C[18]
.sym 86730 lm32_cpu.pc_d[17]
.sym 86731 lm32_cpu.decoder.branch_offset[17]
.sym 86732 $auto$alumacc.cc:474:replace_alu$4507.C[17]
.sym 86734 $auto$alumacc.cc:474:replace_alu$4507.C[19]
.sym 86736 lm32_cpu.pc_d[18]
.sym 86737 lm32_cpu.decoder.branch_offset[18]
.sym 86738 $auto$alumacc.cc:474:replace_alu$4507.C[18]
.sym 86740 $auto$alumacc.cc:474:replace_alu$4507.C[20]
.sym 86742 lm32_cpu.pc_d[19]
.sym 86743 lm32_cpu.decoder.branch_offset[19]
.sym 86744 $auto$alumacc.cc:474:replace_alu$4507.C[19]
.sym 86746 $auto$alumacc.cc:474:replace_alu$4507.C[21]
.sym 86748 lm32_cpu.pc_d[20]
.sym 86749 lm32_cpu.decoder.branch_offset[20]
.sym 86750 $auto$alumacc.cc:474:replace_alu$4507.C[20]
.sym 86752 $auto$alumacc.cc:474:replace_alu$4507.C[22]
.sym 86754 lm32_cpu.decoder.branch_offset[21]
.sym 86755 lm32_cpu.pc_d[21]
.sym 86756 $auto$alumacc.cc:474:replace_alu$4507.C[21]
.sym 86758 $auto$alumacc.cc:474:replace_alu$4507.C[23]
.sym 86760 lm32_cpu.pc_d[22]
.sym 86761 lm32_cpu.decoder.branch_offset[22]
.sym 86762 $auto$alumacc.cc:474:replace_alu$4507.C[22]
.sym 86764 $auto$alumacc.cc:474:replace_alu$4507.C[24]
.sym 86766 lm32_cpu.decoder.branch_offset[23]
.sym 86767 lm32_cpu.pc_d[23]
.sym 86768 $auto$alumacc.cc:474:replace_alu$4507.C[23]
.sym 86772 lm32_cpu.pc_d[26]
.sym 86773 lm32_cpu.pc_d[17]
.sym 86774 $abc$46512$n5216_1
.sym 86775 lm32_cpu.pc_f[10]
.sym 86776 lm32_cpu.pc_d[24]
.sym 86777 $abc$46512$n5408
.sym 86778 lm32_cpu.pc_f[20]
.sym 86779 lm32_cpu.pc_d[19]
.sym 86782 lm32_cpu.operand_m[19]
.sym 86784 $abc$46512$n2567
.sym 86785 $abc$46512$n5195
.sym 86786 sram_bus_dat_w[0]
.sym 86787 lm32_cpu.instruction_unit.i_adr_o[14]
.sym 86788 lm32_cpu.pc_d[21]
.sym 86789 lm32_cpu.pc_x[12]
.sym 86790 lm32_cpu.branch_target_d[1]
.sym 86791 lm32_cpu.instruction_unit.branch_predict_address_d[16]
.sym 86792 lm32_cpu.pc_d[20]
.sym 86793 lm32_cpu.instruction_unit.branch_predict_address_d[20]
.sym 86794 lm32_cpu.instruction_unit.branch_predict_address_d[20]
.sym 86795 lm32_cpu.pc_d[22]
.sym 86796 $abc$46512$n3656
.sym 86797 lm32_cpu.pc_d[3]
.sym 86798 $abc$46512$n5334
.sym 86799 lm32_cpu.pc_x[27]
.sym 86800 lm32_cpu.instruction_unit.branch_target_m[3]
.sym 86801 $abc$46512$n5475_1
.sym 86802 lm32_cpu.pc_d[18]
.sym 86803 lm32_cpu.pc_x[4]
.sym 86804 lm32_cpu.instruction_unit.icache.branch_predict_taken_d
.sym 86805 $abc$46512$n5479_1
.sym 86806 lm32_cpu.decoder.branch_offset[24]
.sym 86807 lm32_cpu.pc_x[26]
.sym 86808 $auto$alumacc.cc:474:replace_alu$4507.C[24]
.sym 86823 lm32_cpu.branch_target_x[3]
.sym 86824 $abc$46512$n5334
.sym 86829 lm32_cpu.pc_d[26]
.sym 86830 $abc$46512$n5252
.sym 86832 lm32_cpu.decoder.branch_offset[24]
.sym 86833 lm32_cpu.pc_d[24]
.sym 86834 $abc$46512$n5336
.sym 86835 lm32_cpu.pc_d[27]
.sym 86837 lm32_cpu.decoder.branch_offset[29]
.sym 86838 lm32_cpu.pc_d[28]
.sym 86840 lm32_cpu.decoder.branch_offset[29]
.sym 86841 lm32_cpu.pc_d[25]
.sym 86844 lm32_cpu.branch_target_x[4]
.sym 86845 $auto$alumacc.cc:474:replace_alu$4507.C[25]
.sym 86847 lm32_cpu.decoder.branch_offset[24]
.sym 86848 lm32_cpu.pc_d[24]
.sym 86849 $auto$alumacc.cc:474:replace_alu$4507.C[24]
.sym 86851 $auto$alumacc.cc:474:replace_alu$4507.C[26]
.sym 86853 lm32_cpu.decoder.branch_offset[29]
.sym 86854 lm32_cpu.pc_d[25]
.sym 86855 $auto$alumacc.cc:474:replace_alu$4507.C[25]
.sym 86857 $auto$alumacc.cc:474:replace_alu$4507.C[27]
.sym 86859 lm32_cpu.decoder.branch_offset[29]
.sym 86860 lm32_cpu.pc_d[26]
.sym 86861 $auto$alumacc.cc:474:replace_alu$4507.C[26]
.sym 86863 $auto$alumacc.cc:474:replace_alu$4507.C[28]
.sym 86865 lm32_cpu.pc_d[27]
.sym 86866 lm32_cpu.decoder.branch_offset[29]
.sym 86867 $auto$alumacc.cc:474:replace_alu$4507.C[27]
.sym 86869 $nextpnr_ICESTORM_LC_28$I3
.sym 86871 lm32_cpu.decoder.branch_offset[29]
.sym 86872 lm32_cpu.pc_d[28]
.sym 86873 $auto$alumacc.cc:474:replace_alu$4507.C[28]
.sym 86879 $nextpnr_ICESTORM_LC_28$I3
.sym 86882 $abc$46512$n5334
.sym 86883 $abc$46512$n5252
.sym 86885 lm32_cpu.branch_target_x[3]
.sym 86888 $abc$46512$n5336
.sym 86889 lm32_cpu.branch_target_x[4]
.sym 86890 $abc$46512$n5252
.sym 86892 $abc$46512$n2450_$glb_ce
.sym 86893 sys_clk_$glb_clk
.sym 86894 lm32_cpu.rst_i_$glb_sr
.sym 86895 $abc$46512$n5478
.sym 86896 lm32_cpu.pc_d[28]
.sym 86897 lm32_cpu.pc_f[27]
.sym 86898 $abc$46512$n5474
.sym 86899 lm32_cpu.pc_d[25]
.sym 86900 lm32_cpu.instruction_unit.instruction_d[31]
.sym 86901 lm32_cpu.pc_d[27]
.sym 86902 lm32_cpu.pc_f[28]
.sym 86903 lm32_cpu.instruction_unit.branch_predict_address_d[10]
.sym 86904 lm32_cpu.pc_f[17]
.sym 86907 $abc$46512$n2528
.sym 86908 $abc$46512$n5208_1
.sym 86909 lm32_cpu.pc_d[19]
.sym 86910 lm32_cpu.pc_f[10]
.sym 86911 lm32_cpu.instruction_unit.instruction_d[5]
.sym 86912 lm32_cpu.instruction_unit.icache_refill_data[0]
.sym 86913 lm32_cpu.instruction_unit.instruction_d[1]
.sym 86915 $abc$46512$n6303
.sym 86916 $abc$46512$n5448
.sym 86918 lm32_cpu.branch_target_d[3]
.sym 86919 slave_sel_r[0]
.sym 86920 lm32_cpu.instruction_unit.branch_predict_address_d[26]
.sym 86921 lm32_cpu.pc_f[7]
.sym 86922 lm32_cpu.instruction_unit.instruction_d[31]
.sym 86923 lm32_cpu.pc_d[24]
.sym 86924 $abc$46512$n5098
.sym 86925 lm32_cpu.pc_d[10]
.sym 86927 spiflash_bus_adr[7]
.sym 86928 lm32_cpu.load_store_unit.d_adr_o[8]
.sym 86929 $abc$46512$n2552
.sym 86930 lm32_cpu.pc_d[4]
.sym 86941 lm32_cpu.pc_d[25]
.sym 86944 lm32_cpu.pc_d[26]
.sym 86951 lm32_cpu.pc_d[10]
.sym 86953 lm32_cpu.pc_d[28]
.sym 86955 lm32_cpu.branch_target_d[2]
.sym 86956 $abc$46512$n5364_1
.sym 86958 lm32_cpu.pc_d[27]
.sym 86960 $abc$46512$n4409_1
.sym 86961 $abc$46512$n4389_1
.sym 86964 lm32_cpu.instruction_unit.icache.branch_predict_taken_d
.sym 86966 lm32_cpu.branch_target_d[3]
.sym 86972 lm32_cpu.pc_d[25]
.sym 86975 lm32_cpu.branch_target_d[2]
.sym 86977 $abc$46512$n4409_1
.sym 86978 $abc$46512$n5364_1
.sym 86981 $abc$46512$n4389_1
.sym 86983 $abc$46512$n5364_1
.sym 86984 lm32_cpu.branch_target_d[3]
.sym 86989 lm32_cpu.pc_d[26]
.sym 86996 lm32_cpu.pc_d[28]
.sym 87002 lm32_cpu.pc_d[10]
.sym 87008 lm32_cpu.instruction_unit.icache.branch_predict_taken_d
.sym 87014 lm32_cpu.pc_d[27]
.sym 87015 $abc$46512$n2454_$glb_ce
.sym 87016 sys_clk_$glb_clk
.sym 87017 lm32_cpu.rst_i_$glb_sr
.sym 87018 lm32_cpu.pc_x[3]
.sym 87019 $abc$46512$n5221_1
.sym 87021 lm32_cpu.pc_x[4]
.sym 87022 $abc$46512$n5693
.sym 87023 lm32_cpu.pc_x[9]
.sym 87024 $abc$46512$n5203
.sym 87025 lm32_cpu.load_store_unit.d_adr_o[10]
.sym 87027 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 87030 lm32_cpu.instruction_unit.instruction_d[10]
.sym 87033 $abc$46512$n7857
.sym 87034 lm32_cpu.logic_op_d[3]
.sym 87036 lm32_cpu.instruction_unit.instruction_d[30]
.sym 87037 $abc$46512$n7554
.sym 87038 lm32_cpu.instruction_unit.icache_refill_request
.sym 87039 lm32_cpu.instruction_unit.icache_refill_data[7]
.sym 87040 $abc$46512$n4964
.sym 87042 spiflash_bus_adr[11]
.sym 87044 grant
.sym 87046 lm32_cpu.data_bus_error_exception_m
.sym 87047 sys_rst
.sym 87048 $abc$46512$n3609
.sym 87049 spiflash_bus_adr[13]
.sym 87050 lm32_cpu.instruction_unit.branch_target_m[2]
.sym 87051 $abc$46512$n6674
.sym 87052 storage_1[4][5]
.sym 87059 lm32_cpu.data_bus_error_seen
.sym 87060 lm32_cpu.operand_m[7]
.sym 87062 $abc$46512$n5254
.sym 87064 lm32_cpu.operand_m[8]
.sym 87067 lm32_cpu.bus_error_x
.sym 87068 $abc$46512$n3610
.sym 87070 $abc$46512$n3613
.sym 87072 lm32_cpu.instruction_unit.instruction_d[31]
.sym 87074 lm32_cpu.mc_arithmetic.divide_by_zero_x
.sym 87080 $abc$46512$n3621
.sym 87085 lm32_cpu.valid_x
.sym 87086 $abc$46512$n2562
.sym 87093 lm32_cpu.operand_m[7]
.sym 87098 $abc$46512$n5254
.sym 87099 lm32_cpu.mc_arithmetic.divide_by_zero_x
.sym 87101 $abc$46512$n3613
.sym 87107 lm32_cpu.operand_m[8]
.sym 87110 lm32_cpu.valid_x
.sym 87111 lm32_cpu.data_bus_error_seen
.sym 87112 lm32_cpu.bus_error_x
.sym 87116 lm32_cpu.mc_arithmetic.divide_by_zero_x
.sym 87117 lm32_cpu.valid_x
.sym 87118 lm32_cpu.data_bus_error_seen
.sym 87119 lm32_cpu.bus_error_x
.sym 87122 lm32_cpu.valid_x
.sym 87123 lm32_cpu.data_bus_error_seen
.sym 87124 lm32_cpu.bus_error_x
.sym 87128 lm32_cpu.instruction_unit.instruction_d[31]
.sym 87134 $abc$46512$n3621
.sym 87137 $abc$46512$n3610
.sym 87138 $abc$46512$n2562
.sym 87139 sys_clk_$glb_clk
.sym 87140 lm32_cpu.rst_i_$glb_sr
.sym 87142 storage_1[4][4]
.sym 87143 $abc$46512$n5059_1
.sym 87144 storage_1[4][5]
.sym 87145 lm32_cpu.pc_d[24]
.sym 87146 storage_1[4][1]
.sym 87147 spiflash_bus_adr[7]
.sym 87148 spiflash_bus_adr[8]
.sym 87149 $abc$46512$n7557
.sym 87151 $abc$46512$n448
.sym 87153 spiflash_bus_adr[2]
.sym 87154 lm32_cpu.operand_m[7]
.sym 87155 lm32_cpu.operand_m[29]
.sym 87156 lm32_cpu.instruction_unit.i_adr_o[22]
.sym 87157 lm32_cpu.size_d[1]
.sym 87158 $abc$46512$n3613
.sym 87159 sram_bus_dat_w[4]
.sym 87160 lm32_cpu.instruction_unit.instruction_d[14]
.sym 87161 lm32_cpu.instruction_unit.instruction_d[8]
.sym 87162 lm32_cpu.instruction_unit.icache_refill_data[7]
.sym 87163 lm32_cpu.data_bus_error_seen
.sym 87164 lm32_cpu.instruction_unit.instruction_d[13]
.sym 87165 spiflash_bus_adr[9]
.sym 87167 spiflash_sr[9]
.sym 87169 spiflash_sr[24]
.sym 87170 $abc$46512$n5336
.sym 87173 $abc$46512$n2562
.sym 87184 $abc$46512$n2562
.sym 87185 lm32_cpu.instruction_unit.i_adr_o[15]
.sym 87187 lm32_cpu.instruction_unit.i_adr_o[14]
.sym 87189 lm32_cpu.load_store_unit.d_adr_o[14]
.sym 87192 lm32_cpu.load_store_unit.d_adr_o[15]
.sym 87196 lm32_cpu.operand_m[16]
.sym 87199 lm32_cpu.operand_m[19]
.sym 87200 lm32_cpu.operand_m[14]
.sym 87204 grant
.sym 87206 lm32_cpu.operand_m[30]
.sym 87208 lm32_cpu.operand_m[15]
.sym 87210 lm32_cpu.operand_m[11]
.sym 87216 lm32_cpu.operand_m[16]
.sym 87221 lm32_cpu.load_store_unit.d_adr_o[15]
.sym 87222 grant
.sym 87223 lm32_cpu.instruction_unit.i_adr_o[15]
.sym 87228 lm32_cpu.operand_m[15]
.sym 87233 lm32_cpu.operand_m[11]
.sym 87242 lm32_cpu.operand_m[30]
.sym 87245 lm32_cpu.instruction_unit.i_adr_o[14]
.sym 87247 lm32_cpu.load_store_unit.d_adr_o[14]
.sym 87248 grant
.sym 87252 lm32_cpu.operand_m[19]
.sym 87260 lm32_cpu.operand_m[14]
.sym 87261 $abc$46512$n2562
.sym 87262 sys_clk_$glb_clk
.sym 87263 lm32_cpu.rst_i_$glb_sr
.sym 87264 $abc$46512$n3739_1
.sym 87265 $abc$46512$n3734_1
.sym 87266 $abc$46512$n7976
.sym 87267 $abc$46512$n7577
.sym 87268 spiflash_bus_adr[8]
.sym 87269 $abc$46512$n7579
.sym 87270 lm32_cpu.branch_target_d[0]
.sym 87271 $abc$46512$n5689
.sym 87277 lm32_cpu.instruction_unit.icache_refill_data[15]
.sym 87279 lm32_cpu.instruction_unit.i_adr_o[15]
.sym 87280 $abc$46512$n2528
.sym 87283 $abc$46512$n6313
.sym 87284 lm32_cpu.instruction_unit.i_adr_o[30]
.sym 87285 shared_dat_r[5]
.sym 87286 lm32_cpu.instruction_unit.instruction_d[13]
.sym 87287 $abc$46512$n3589
.sym 87292 lm32_cpu.operand_m[30]
.sym 87294 lm32_cpu.pc_d[18]
.sym 87295 $abc$46512$n2811
.sym 87305 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 87313 lm32_cpu.data_bus_error_seen
.sym 87326 lm32_cpu.branch_target_x[2]
.sym 87330 lm32_cpu.instruction_unit.branch_predict_address_d[21]
.sym 87335 $abc$46512$n5252
.sym 87351 lm32_cpu.data_bus_error_seen
.sym 87357 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 87363 lm32_cpu.branch_target_x[2]
.sym 87365 $abc$46512$n5252
.sym 87376 lm32_cpu.instruction_unit.branch_predict_address_d[21]
.sym 87384 $abc$46512$n2450_$glb_ce
.sym 87385 sys_clk_$glb_clk
.sym 87386 lm32_cpu.rst_i_$glb_sr
.sym 87387 lm32_cpu.load_store_unit.wb_data_m[27]
.sym 87388 spiflash_bus_adr[5]
.sym 87389 $abc$46512$n5691
.sym 87390 lm32_cpu.load_store_unit.wb_data_m[28]
.sym 87392 spiflash_bus_adr[5]
.sym 87393 spiflash_sr[29]
.sym 87394 lm32_cpu.load_store_unit.wb_data_m[10]
.sym 87396 $abc$46512$n7553
.sym 87399 slave_sel_r[2]
.sym 87400 lm32_cpu.branch_target_d[0]
.sym 87401 lm32_cpu.instruction_unit.icache_refill_data[3]
.sym 87402 shared_dat_r[31]
.sym 87403 lm32_cpu.load_store_unit.wb_data_m[13]
.sym 87405 lm32_cpu.data_bus_error_exception_m
.sym 87407 $abc$46512$n7578
.sym 87408 spiflash_bus_adr[8]
.sym 87409 lm32_cpu.instruction_unit.icache_refill_data[27]
.sym 87410 $abc$46512$n7543
.sym 87411 slave_sel_r[0]
.sym 87412 spiflash_bus_adr[11]
.sym 87414 lm32_cpu.instruction_unit.icache_refill_data[19]
.sym 87416 $abc$46512$n5098
.sym 87417 $abc$46512$n5167_1
.sym 87418 $abc$46512$n2552
.sym 87419 spiflash_bus_adr[9]
.sym 87421 $abc$46512$n2552
.sym 87429 lm32_cpu.instruction_unit.i_adr_o[16]
.sym 87432 spiflash_sr[29]
.sym 87435 $abc$46512$n5167_1
.sym 87439 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 87441 $abc$46512$n5681
.sym 87442 lm32_cpu.load_store_unit.d_adr_o[11]
.sym 87443 lm32_cpu.instruction_unit.i_adr_o[11]
.sym 87445 $abc$46512$n5161_1
.sym 87446 spiflash_sr[23]
.sym 87447 $abc$46512$n2528
.sym 87448 grant
.sym 87450 $abc$46512$n5693
.sym 87452 spiflash_sr[8]
.sym 87455 $abc$46512$n2811
.sym 87461 lm32_cpu.instruction_unit.i_adr_o[11]
.sym 87462 lm32_cpu.load_store_unit.d_adr_o[11]
.sym 87463 grant
.sym 87467 spiflash_sr[8]
.sym 87469 $abc$46512$n5167_1
.sym 87473 spiflash_sr[23]
.sym 87474 $abc$46512$n5161_1
.sym 87475 $abc$46512$n5681
.sym 87476 $abc$46512$n5167_1
.sym 87479 $abc$46512$n5167_1
.sym 87480 $abc$46512$n5693
.sym 87481 $abc$46512$n5161_1
.sym 87482 spiflash_sr[29]
.sym 87488 $abc$46512$n2528
.sym 87492 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 87493 lm32_cpu.instruction_unit.i_adr_o[16]
.sym 87494 grant
.sym 87507 $abc$46512$n2811
.sym 87508 sys_clk_$glb_clk
.sym 87509 sys_rst_$glb_sr
.sym 87511 lm32_cpu.load_store_unit.wb_data_m[8]
.sym 87512 lm32_cpu.load_store_unit.wb_data_m[22]
.sym 87516 spiflash_sr[9]
.sym 87518 $abc$46512$n2528
.sym 87519 lm32_cpu.instruction_unit.icache_refill_data[29]
.sym 87522 lm32_cpu.instruction_unit.icache_refill_ready
.sym 87523 lm32_cpu.instruction_unit.i_adr_o[21]
.sym 87524 spiflash_bus_adr[1]
.sym 87525 lm32_cpu.load_store_unit.wb_data_m[14]
.sym 87527 shared_dat_r[28]
.sym 87528 shared_dat_r[27]
.sym 87530 spiflash_sr[30]
.sym 87531 $abc$46512$n2515
.sym 87532 lm32_cpu.instruction_unit.icache_refill_ready
.sym 87533 lm32_cpu.instruction_unit.i_adr_o[16]
.sym 87534 grant
.sym 87535 sys_rst
.sym 87537 spiflash_sr[30]
.sym 87538 spiflash_sr[8]
.sym 87540 slave_sel_r[2]
.sym 87541 spiflash_sr[8]
.sym 87542 $abc$46512$n2446
.sym 87543 shared_dat_r[22]
.sym 87544 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 87545 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 87553 $abc$46512$n2446
.sym 87557 $PACKER_GND_NET
.sym 87558 $abc$46512$n7976
.sym 87560 lm32_cpu.load_store_unit.exception_m
.sym 87582 $abc$46512$n6035
.sym 87584 lm32_cpu.load_store_unit.exception_m
.sym 87586 $abc$46512$n6035
.sym 87597 $abc$46512$n7976
.sym 87608 $PACKER_GND_NET
.sym 87630 $abc$46512$n2446
.sym 87631 sys_clk_$glb_clk
.sym 87634 $abc$46512$n7011_1
.sym 87635 storage_1[4][2]
.sym 87637 $abc$46512$n5798_1
.sym 87639 shared_dat_r[8]
.sym 87640 spiflash_bus_adr[8]
.sym 87645 $abc$46512$n3370
.sym 87648 spiflash_bus_adr[2]
.sym 87649 lm32_cpu.instruction_unit.icache_refill_data[16]
.sym 87650 $abc$46512$n2515
.sym 87652 $abc$46512$n7021_1
.sym 87653 $abc$46512$n8633
.sym 87654 lm32_cpu.load_store_unit.wb_data_m[8]
.sym 87655 $abc$46512$n3370
.sym 87657 lm32_cpu.load_store_unit.wb_data_m[22]
.sym 87659 spiflash_sr[9]
.sym 87665 spiflash_sr[13]
.sym 87674 $abc$46512$n3372
.sym 87681 $abc$46512$n2713
.sym 87692 $abc$46512$n8002
.sym 87705 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 87720 $abc$46512$n2713
.sym 87740 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 87750 $abc$46512$n3372
.sym 87753 $abc$46512$n8002
.sym 87754 sys_clk_$glb_clk
.sym 87758 $abc$46512$n7075
.sym 87759 $auto$alumacc.cc:474:replace_alu$4483.C[3]
.sym 87760 spiflash_sr[14]
.sym 87761 shared_dat_r[15]
.sym 87762 spiflash_sr[10]
.sym 87763 spiflash_sr[15]
.sym 87768 storage_1[14][0]
.sym 87769 $abc$46512$n3589
.sym 87772 lm32_cpu.instruction_unit.icache_refill_data[19]
.sym 87775 $abc$46512$n1648
.sym 87776 shared_dat_r[2]
.sym 87778 $abc$46512$n3587
.sym 87781 $abc$46512$n5069_1
.sym 87783 basesoc_uart_phy_rx_bitcount[1]
.sym 87784 basesoc_uart_tx_fifo_level[4]
.sym 87787 spiflash_bus_adr[0]
.sym 87789 $abc$46512$n7030
.sym 87790 basesoc_uart_phy_rx_bitcount[0]
.sym 87799 $abc$46512$n2713
.sym 87801 $auto$alumacc.cc:474:replace_alu$4513.C[4]
.sym 87805 sys_rst
.sym 87806 $abc$46512$n7036
.sym 87807 $abc$46512$n7029
.sym 87808 $abc$46512$n7035
.sym 87809 $auto$alumacc.cc:474:replace_alu$4492.C[4]
.sym 87811 basesoc_uart_tx_fifo_level[4]
.sym 87813 $abc$46512$n7030
.sym 87815 $abc$46512$n7026
.sym 87816 $abc$46512$n5097
.sym 87817 $abc$46512$n5098
.sym 87821 $abc$46512$n7027
.sym 87822 $PACKER_VCC_NET_$glb_clk
.sym 87825 basesoc_uart_tx_fifo_level[0]
.sym 87830 $PACKER_VCC_NET_$glb_clk
.sym 87833 basesoc_uart_tx_fifo_level[0]
.sym 87838 basesoc_uart_tx_fifo_level[4]
.sym 87839 $auto$alumacc.cc:474:replace_alu$4513.C[4]
.sym 87842 $PACKER_VCC_NET_$glb_clk
.sym 87843 basesoc_uart_tx_fifo_level[0]
.sym 87848 $auto$alumacc.cc:474:replace_alu$4492.C[4]
.sym 87849 $PACKER_VCC_NET_$glb_clk
.sym 87850 basesoc_uart_tx_fifo_level[4]
.sym 87854 $abc$46512$n7026
.sym 87855 $abc$46512$n7027
.sym 87857 $abc$46512$n5097
.sym 87860 $abc$46512$n7029
.sym 87862 $abc$46512$n5097
.sym 87863 $abc$46512$n7030
.sym 87866 $abc$46512$n7036
.sym 87868 $abc$46512$n7035
.sym 87869 $abc$46512$n5097
.sym 87872 sys_rst
.sym 87874 $abc$46512$n5097
.sym 87875 $abc$46512$n5098
.sym 87876 $abc$46512$n2713
.sym 87877 sys_clk_$glb_clk
.sym 87878 sys_rst_$glb_sr
.sym 87879 $abc$46512$n5080
.sym 87880 $abc$46512$n5077
.sym 87881 $abc$46512$n7077
.sym 87882 basesoc_uart_phy_rx_bitcount[0]
.sym 87883 basesoc_uart_phy_rx_bitcount[3]
.sym 87884 basesoc_uart_phy_rx_bitcount[2]
.sym 87885 $abc$46512$n6005_1
.sym 87886 $abc$46512$n5106
.sym 87888 sram_bus_dat_w[5]
.sym 87889 sram_bus_dat_w[5]
.sym 87892 $abc$46512$n7081_1
.sym 87893 $abc$46512$n3371
.sym 87894 $abc$46512$n8642
.sym 87895 basesoc_sram_we[1]
.sym 87896 $abc$46512$n6442
.sym 87899 spiflash_bus_dat_w[8]
.sym 87902 slave_sel_r[2]
.sym 87903 $abc$46512$n5098
.sym 87908 $abc$46512$n5082
.sym 87922 $abc$46512$n2728
.sym 87927 basesoc_uart_tx_fifo_level[1]
.sym 87932 basesoc_uart_tx_fifo_level[0]
.sym 87933 basesoc_uart_tx_fifo_level[2]
.sym 87936 sys_rst
.sym 87937 $abc$46512$n5097
.sym 87942 $abc$46512$n5098
.sym 87951 basesoc_uart_tx_fifo_level[3]
.sym 87954 basesoc_uart_tx_fifo_level[0]
.sym 87958 $auto$alumacc.cc:474:replace_alu$4513.C[2]
.sym 87961 basesoc_uart_tx_fifo_level[1]
.sym 87964 $auto$alumacc.cc:474:replace_alu$4513.C[3]
.sym 87967 basesoc_uart_tx_fifo_level[2]
.sym 87968 $auto$alumacc.cc:474:replace_alu$4513.C[2]
.sym 87970 $nextpnr_ICESTORM_LC_32$I3
.sym 87972 basesoc_uart_tx_fifo_level[3]
.sym 87974 $auto$alumacc.cc:474:replace_alu$4513.C[3]
.sym 87980 $nextpnr_ICESTORM_LC_32$I3
.sym 87983 $abc$46512$n5097
.sym 87984 sys_rst
.sym 87985 basesoc_uart_tx_fifo_level[0]
.sym 87986 $abc$46512$n5098
.sym 87989 basesoc_uart_tx_fifo_level[3]
.sym 87990 basesoc_uart_tx_fifo_level[0]
.sym 87991 basesoc_uart_tx_fifo_level[2]
.sym 87992 basesoc_uart_tx_fifo_level[1]
.sym 87995 basesoc_uart_tx_fifo_level[1]
.sym 87999 $abc$46512$n2728
.sym 88000 sys_clk_$glb_clk
.sym 88001 sys_rst_$glb_sr
.sym 88003 basesoc_uart_phy_rx_bitcount[1]
.sym 88005 $abc$46512$n2699
.sym 88006 csrbank3_rxempty_w
.sym 88007 $abc$46512$n2697
.sym 88008 $abc$46512$n5098
.sym 88016 $abc$46512$n2728
.sym 88017 basesoc_sram_we[1]
.sym 88019 $abc$46512$n5106
.sym 88020 $abc$46512$n6028
.sym 88022 spiflash_bus_adr[1]
.sym 88023 regs1
.sym 88024 lm32_cpu.instruction_unit.icache_refilling
.sym 88025 $abc$46512$n7057_1
.sym 88030 regs1
.sym 88031 $abc$46512$n110
.sym 88032 basesoc_uart_phy_rx_busy
.sym 88036 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 88043 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 88046 $abc$46512$n7090
.sym 88049 $abc$46512$n5069_1
.sym 88050 $abc$46512$n7084
.sym 88056 basesoc_uart_tx_fifo_level[4]
.sym 88058 $abc$46512$n7098
.sym 88061 $abc$46512$n7104
.sym 88064 $abc$46512$n7110
.sym 88067 $abc$46512$n7100
.sym 88068 basesoc_uart_phy_rx_busy
.sym 88074 csrbank4_tuning_word0_w[0]
.sym 88076 basesoc_uart_phy_rx_busy
.sym 88079 $abc$46512$n7084
.sym 88083 basesoc_uart_phy_rx_busy
.sym 88084 $abc$46512$n7090
.sym 88088 basesoc_uart_phy_rx_busy
.sym 88091 $abc$46512$n7110
.sym 88095 $abc$46512$n7098
.sym 88097 basesoc_uart_phy_rx_busy
.sym 88101 $abc$46512$n7100
.sym 88102 basesoc_uart_phy_rx_busy
.sym 88107 $abc$46512$n5069_1
.sym 88109 basesoc_uart_tx_fifo_level[4]
.sym 88112 $abc$46512$n7104
.sym 88114 basesoc_uart_phy_rx_busy
.sym 88119 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 88121 csrbank4_tuning_word0_w[0]
.sym 88123 sys_clk_$glb_clk
.sym 88124 sys_rst_$glb_sr
.sym 88125 $abc$46512$n7173
.sym 88126 basesoc_uart_phy_rx_busy
.sym 88127 $abc$46512$n5082
.sym 88129 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 88130 $abc$46512$n5773
.sym 88131 $abc$46512$n3
.sym 88132 csrbank4_tuning_word0_w[0]
.sym 88139 csrbank3_txfull_w
.sym 88140 basesoc_sram_we[1]
.sym 88142 $abc$46512$n5105_1
.sym 88144 spiflash_bus_dat_w[13]
.sym 88147 $abc$46512$n19
.sym 88149 basesoc_uart_phy_uart_clk_rxen
.sym 88152 csrbank4_tuning_word1_w[5]
.sym 88154 $abc$46512$n3
.sym 88160 basesoc_uart_phy_rx_busy
.sym 88169 $abc$46512$n7106
.sym 88172 $abc$46512$n7112
.sym 88174 $abc$46512$n5782_1
.sym 88175 $abc$46512$n7102
.sym 88182 $abc$46512$n7116
.sym 88183 basesoc_uart_phy_rx_busy
.sym 88184 $abc$46512$n5783_1
.sym 88185 $abc$46512$n7122
.sym 88186 $abc$46512$n7124
.sym 88190 $abc$46512$n5061_1
.sym 88196 $abc$46512$n7128
.sym 88200 $abc$46512$n7106
.sym 88202 basesoc_uart_phy_rx_busy
.sym 88205 basesoc_uart_phy_rx_busy
.sym 88208 $abc$46512$n7102
.sym 88213 $abc$46512$n7116
.sym 88214 basesoc_uart_phy_rx_busy
.sym 88217 basesoc_uart_phy_rx_busy
.sym 88219 $abc$46512$n7128
.sym 88223 $abc$46512$n7124
.sym 88226 basesoc_uart_phy_rx_busy
.sym 88229 $abc$46512$n7122
.sym 88231 basesoc_uart_phy_rx_busy
.sym 88235 $abc$46512$n7112
.sym 88238 basesoc_uart_phy_rx_busy
.sym 88241 $abc$46512$n5782_1
.sym 88242 $abc$46512$n5783_1
.sym 88243 $abc$46512$n5061_1
.sym 88246 sys_clk_$glb_clk
.sym 88247 sys_rst_$glb_sr
.sym 88248 csrbank4_tuning_word2_w[1]
.sym 88249 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 88250 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 88251 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 88252 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 88253 csrbank4_tuning_word2_w[2]
.sym 88254 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 88255 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 88262 sram_bus_adr[1]
.sym 88263 spiflash_bus_adr[1]
.sym 88264 basesoc_uart_phy_rx_r
.sym 88268 sram_bus_dat_w[1]
.sym 88269 basesoc_uart_phy_rx_busy
.sym 88272 csrbank4_tuning_word2_w[3]
.sym 88275 csrbank4_tuning_word2_w[5]
.sym 88279 csrbank4_tuning_word2_w[1]
.sym 88289 csrbank4_tuning_word0_w[4]
.sym 88291 csrbank4_tuning_word0_w[0]
.sym 88295 csrbank4_tuning_word0_w[1]
.sym 88299 csrbank4_tuning_word0_w[5]
.sym 88301 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 88302 csrbank4_tuning_word0_w[7]
.sym 88303 csrbank4_tuning_word0_w[3]
.sym 88306 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 88307 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 88308 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 88310 csrbank4_tuning_word0_w[6]
.sym 88311 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 88312 csrbank4_tuning_word0_w[2]
.sym 88316 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 88317 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 88320 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 88321 $auto$alumacc.cc:474:replace_alu$4480.C[1]
.sym 88323 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 88324 csrbank4_tuning_word0_w[0]
.sym 88327 $auto$alumacc.cc:474:replace_alu$4480.C[2]
.sym 88329 csrbank4_tuning_word0_w[1]
.sym 88330 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 88331 $auto$alumacc.cc:474:replace_alu$4480.C[1]
.sym 88333 $auto$alumacc.cc:474:replace_alu$4480.C[3]
.sym 88335 csrbank4_tuning_word0_w[2]
.sym 88336 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 88337 $auto$alumacc.cc:474:replace_alu$4480.C[2]
.sym 88339 $auto$alumacc.cc:474:replace_alu$4480.C[4]
.sym 88341 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 88342 csrbank4_tuning_word0_w[3]
.sym 88343 $auto$alumacc.cc:474:replace_alu$4480.C[3]
.sym 88345 $auto$alumacc.cc:474:replace_alu$4480.C[5]
.sym 88347 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 88348 csrbank4_tuning_word0_w[4]
.sym 88349 $auto$alumacc.cc:474:replace_alu$4480.C[4]
.sym 88351 $auto$alumacc.cc:474:replace_alu$4480.C[6]
.sym 88353 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 88354 csrbank4_tuning_word0_w[5]
.sym 88355 $auto$alumacc.cc:474:replace_alu$4480.C[5]
.sym 88357 $auto$alumacc.cc:474:replace_alu$4480.C[7]
.sym 88359 csrbank4_tuning_word0_w[6]
.sym 88360 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 88361 $auto$alumacc.cc:474:replace_alu$4480.C[6]
.sym 88363 $auto$alumacc.cc:474:replace_alu$4480.C[8]
.sym 88365 csrbank4_tuning_word0_w[7]
.sym 88366 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 88367 $auto$alumacc.cc:474:replace_alu$4480.C[7]
.sym 88371 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 88372 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 88373 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 88374 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 88375 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 88376 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 88377 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 88378 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 88383 $abc$46512$n5782_1
.sym 88385 csrbank4_tuning_word2_w[0]
.sym 88387 csrbank4_tuning_word0_w[0]
.sym 88389 $abc$46512$n112
.sym 88392 spiflash_bus_adr[1]
.sym 88393 csrbank4_tuning_word0_w[4]
.sym 88394 serial_rx
.sym 88405 csrbank4_tuning_word1_w[0]
.sym 88407 $auto$alumacc.cc:474:replace_alu$4480.C[8]
.sym 88415 csrbank4_tuning_word1_w[2]
.sym 88417 csrbank4_tuning_word1_w[3]
.sym 88420 csrbank4_tuning_word1_w[6]
.sym 88421 csrbank4_tuning_word1_w[7]
.sym 88422 csrbank4_tuning_word1_w[5]
.sym 88424 csrbank4_tuning_word1_w[4]
.sym 88428 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 88430 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 88431 csrbank4_tuning_word1_w[0]
.sym 88434 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 88435 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 88437 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 88439 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 88440 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 88441 csrbank4_tuning_word1_w[1]
.sym 88443 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 88444 $auto$alumacc.cc:474:replace_alu$4480.C[9]
.sym 88446 csrbank4_tuning_word1_w[0]
.sym 88447 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 88448 $auto$alumacc.cc:474:replace_alu$4480.C[8]
.sym 88450 $auto$alumacc.cc:474:replace_alu$4480.C[10]
.sym 88452 csrbank4_tuning_word1_w[1]
.sym 88453 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 88454 $auto$alumacc.cc:474:replace_alu$4480.C[9]
.sym 88456 $auto$alumacc.cc:474:replace_alu$4480.C[11]
.sym 88458 csrbank4_tuning_word1_w[2]
.sym 88459 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 88460 $auto$alumacc.cc:474:replace_alu$4480.C[10]
.sym 88462 $auto$alumacc.cc:474:replace_alu$4480.C[12]
.sym 88464 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 88465 csrbank4_tuning_word1_w[3]
.sym 88466 $auto$alumacc.cc:474:replace_alu$4480.C[11]
.sym 88468 $auto$alumacc.cc:474:replace_alu$4480.C[13]
.sym 88470 csrbank4_tuning_word1_w[4]
.sym 88471 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 88472 $auto$alumacc.cc:474:replace_alu$4480.C[12]
.sym 88474 $auto$alumacc.cc:474:replace_alu$4480.C[14]
.sym 88476 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 88477 csrbank4_tuning_word1_w[5]
.sym 88478 $auto$alumacc.cc:474:replace_alu$4480.C[13]
.sym 88480 $auto$alumacc.cc:474:replace_alu$4480.C[15]
.sym 88482 csrbank4_tuning_word1_w[6]
.sym 88483 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 88484 $auto$alumacc.cc:474:replace_alu$4480.C[14]
.sym 88486 $auto$alumacc.cc:474:replace_alu$4480.C[16]
.sym 88488 csrbank4_tuning_word1_w[7]
.sym 88489 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 88490 $auto$alumacc.cc:474:replace_alu$4480.C[15]
.sym 88494 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 88495 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 88497 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 88498 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 88499 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 88500 csrbank4_tuning_word2_w[4]
.sym 88501 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 88509 csrbank4_tuning_word3_w[6]
.sym 88516 csrbank4_tuning_word1_w[6]
.sym 88519 csrbank4_tuning_word2_w[7]
.sym 88530 $auto$alumacc.cc:474:replace_alu$4480.C[16]
.sym 88541 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 88543 csrbank4_tuning_word2_w[7]
.sym 88544 csrbank4_tuning_word2_w[3]
.sym 88545 csrbank4_tuning_word2_w[5]
.sym 88548 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 88549 csrbank4_tuning_word2_w[1]
.sym 88551 csrbank4_tuning_word2_w[2]
.sym 88554 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 88555 csrbank4_tuning_word2_w[0]
.sym 88556 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 88557 csrbank4_tuning_word2_w[4]
.sym 88559 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 88560 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 88561 csrbank4_tuning_word2_w[6]
.sym 88563 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 88566 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 88567 $auto$alumacc.cc:474:replace_alu$4480.C[17]
.sym 88569 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 88570 csrbank4_tuning_word2_w[0]
.sym 88571 $auto$alumacc.cc:474:replace_alu$4480.C[16]
.sym 88573 $auto$alumacc.cc:474:replace_alu$4480.C[18]
.sym 88575 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 88576 csrbank4_tuning_word2_w[1]
.sym 88577 $auto$alumacc.cc:474:replace_alu$4480.C[17]
.sym 88579 $auto$alumacc.cc:474:replace_alu$4480.C[19]
.sym 88581 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 88582 csrbank4_tuning_word2_w[2]
.sym 88583 $auto$alumacc.cc:474:replace_alu$4480.C[18]
.sym 88585 $auto$alumacc.cc:474:replace_alu$4480.C[20]
.sym 88587 csrbank4_tuning_word2_w[3]
.sym 88588 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 88589 $auto$alumacc.cc:474:replace_alu$4480.C[19]
.sym 88591 $auto$alumacc.cc:474:replace_alu$4480.C[21]
.sym 88593 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 88594 csrbank4_tuning_word2_w[4]
.sym 88595 $auto$alumacc.cc:474:replace_alu$4480.C[20]
.sym 88597 $auto$alumacc.cc:474:replace_alu$4480.C[22]
.sym 88599 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 88600 csrbank4_tuning_word2_w[5]
.sym 88601 $auto$alumacc.cc:474:replace_alu$4480.C[21]
.sym 88603 $auto$alumacc.cc:474:replace_alu$4480.C[23]
.sym 88605 csrbank4_tuning_word2_w[6]
.sym 88606 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 88607 $auto$alumacc.cc:474:replace_alu$4480.C[22]
.sym 88609 $auto$alumacc.cc:474:replace_alu$4480.C[24]
.sym 88611 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 88612 csrbank4_tuning_word2_w[7]
.sym 88613 $auto$alumacc.cc:474:replace_alu$4480.C[23]
.sym 88620 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 88624 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 88633 spiflash_bus_adr[2]
.sym 88634 $abc$46512$n3372
.sym 88653 $auto$alumacc.cc:474:replace_alu$4480.C[24]
.sym 88659 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 88660 csrbank4_tuning_word3_w[1]
.sym 88661 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 88662 csrbank4_tuning_word3_w[3]
.sym 88664 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 88665 csrbank4_tuning_word3_w[2]
.sym 88666 csrbank4_tuning_word3_w[6]
.sym 88667 csrbank4_tuning_word3_w[4]
.sym 88670 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 88671 csrbank4_tuning_word3_w[7]
.sym 88673 csrbank4_tuning_word3_w[5]
.sym 88677 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 88681 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 88682 csrbank4_tuning_word3_w[0]
.sym 88683 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 88685 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 88690 $auto$alumacc.cc:474:replace_alu$4480.C[25]
.sym 88692 csrbank4_tuning_word3_w[0]
.sym 88693 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 88694 $auto$alumacc.cc:474:replace_alu$4480.C[24]
.sym 88696 $auto$alumacc.cc:474:replace_alu$4480.C[26]
.sym 88698 csrbank4_tuning_word3_w[1]
.sym 88699 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 88700 $auto$alumacc.cc:474:replace_alu$4480.C[25]
.sym 88702 $auto$alumacc.cc:474:replace_alu$4480.C[27]
.sym 88704 csrbank4_tuning_word3_w[2]
.sym 88705 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 88706 $auto$alumacc.cc:474:replace_alu$4480.C[26]
.sym 88708 $auto$alumacc.cc:474:replace_alu$4480.C[28]
.sym 88710 csrbank4_tuning_word3_w[3]
.sym 88711 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 88712 $auto$alumacc.cc:474:replace_alu$4480.C[27]
.sym 88714 $auto$alumacc.cc:474:replace_alu$4480.C[29]
.sym 88716 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 88717 csrbank4_tuning_word3_w[4]
.sym 88718 $auto$alumacc.cc:474:replace_alu$4480.C[28]
.sym 88720 $auto$alumacc.cc:474:replace_alu$4480.C[30]
.sym 88722 csrbank4_tuning_word3_w[5]
.sym 88723 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 88724 $auto$alumacc.cc:474:replace_alu$4480.C[29]
.sym 88726 $auto$alumacc.cc:474:replace_alu$4480.C[31]
.sym 88728 csrbank4_tuning_word3_w[6]
.sym 88729 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 88730 $auto$alumacc.cc:474:replace_alu$4480.C[30]
.sym 88732 $nextpnr_ICESTORM_LC_12$I3
.sym 88734 csrbank4_tuning_word3_w[7]
.sym 88735 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 88736 $auto$alumacc.cc:474:replace_alu$4480.C[31]
.sym 88776 $nextpnr_ICESTORM_LC_12$I3
.sym 88783 $abc$46512$n7225
.sym 88786 $abc$46512$n7231
.sym 88787 $abc$46512$n7233
.sym 88792 $abc$46512$n7227
.sym 88793 $abc$46512$n7229
.sym 88795 basesoc_uart_phy_tx_busy
.sym 88796 $abc$46512$n7235
.sym 88817 $nextpnr_ICESTORM_LC_12$I3
.sym 88820 basesoc_uart_phy_tx_busy
.sym 88821 $abc$46512$n7227
.sym 88827 basesoc_uart_phy_tx_busy
.sym 88828 $abc$46512$n7225
.sym 88833 $abc$46512$n7235
.sym 88834 basesoc_uart_phy_tx_busy
.sym 88839 basesoc_uart_phy_tx_busy
.sym 88841 $abc$46512$n7231
.sym 88851 basesoc_uart_phy_tx_busy
.sym 88852 $abc$46512$n7233
.sym 88856 basesoc_uart_phy_tx_busy
.sym 88858 $abc$46512$n7229
.sym 88861 sys_clk_$glb_clk
.sym 88862 sys_rst_$glb_sr
.sym 88872 $PACKER_VCC_NET_$glb_clk
.sym 88875 $auto$alumacc.cc:474:replace_alu$4480.C[32]
.sym 88996 spiflash_bus_adr[0]
.sym 89086 spiflash_bus_adr[8]
.sym 89087 spiflash_bus_adr[6]
.sym 89090 $abc$46512$n424
.sym 89093 spiflash_bus_adr[6]
.sym 89109 $abc$46512$n5460
.sym 89130 $abc$46512$n2532
.sym 89132 lm32_cpu.mc_arithmetic.p[0]
.sym 89133 lm32_cpu.mc_arithmetic.a[0]
.sym 89134 lm32_cpu.mc_arithmetic.p[5]
.sym 89135 lm32_cpu.mc_arithmetic.p[1]
.sym 89136 lm32_cpu.mc_arithmetic.p[6]
.sym 89138 $abc$46512$n4592
.sym 89139 $abc$46512$n5622
.sym 89140 $abc$46512$n4513_1
.sym 89141 $abc$46512$n4591
.sym 89142 $abc$46512$n5620
.sym 89146 $abc$46512$n5630
.sym 89148 $abc$46512$n5632
.sym 89150 lm32_cpu.mc_arithmetic.p[2]
.sym 89151 $abc$46512$n4607
.sym 89153 $abc$46512$n4606
.sym 89154 $abc$46512$n3846
.sym 89156 $abc$46512$n5624
.sym 89158 lm32_cpu.mc_arithmetic.p[5]
.sym 89159 lm32_cpu.mc_arithmetic.b[0]
.sym 89161 lm32_cpu.mc_arithmetic.b[0]
.sym 89162 lm32_cpu.mc_arithmetic.p[1]
.sym 89163 $abc$46512$n5622
.sym 89164 $abc$46512$n4513_1
.sym 89167 $abc$46512$n4513_1
.sym 89168 lm32_cpu.mc_arithmetic.p[0]
.sym 89169 $abc$46512$n5620
.sym 89170 lm32_cpu.mc_arithmetic.b[0]
.sym 89173 lm32_cpu.mc_arithmetic.b[0]
.sym 89174 lm32_cpu.mc_arithmetic.p[6]
.sym 89175 $abc$46512$n5632
.sym 89176 $abc$46512$n4513_1
.sym 89179 $abc$46512$n4513_1
.sym 89180 lm32_cpu.mc_arithmetic.p[2]
.sym 89181 $abc$46512$n5624
.sym 89182 lm32_cpu.mc_arithmetic.b[0]
.sym 89185 $abc$46512$n4606
.sym 89186 $abc$46512$n3846
.sym 89187 lm32_cpu.mc_arithmetic.p[0]
.sym 89188 $abc$46512$n4607
.sym 89191 $abc$46512$n4513_1
.sym 89192 lm32_cpu.mc_arithmetic.b[0]
.sym 89193 lm32_cpu.mc_arithmetic.p[5]
.sym 89194 $abc$46512$n5630
.sym 89197 lm32_cpu.mc_arithmetic.p[5]
.sym 89198 $abc$46512$n3846
.sym 89199 $abc$46512$n4591
.sym 89200 $abc$46512$n4592
.sym 89205 lm32_cpu.mc_arithmetic.a[0]
.sym 89206 lm32_cpu.mc_arithmetic.p[0]
.sym 89207 $abc$46512$n2532
.sym 89208 sys_clk_$glb_clk
.sym 89209 lm32_cpu.rst_i_$glb_sr
.sym 89214 $abc$46512$n4573
.sym 89215 lm32_cpu.mc_arithmetic.t[0]
.sym 89216 $abc$46512$n7912
.sym 89217 lm32_cpu.mc_arithmetic.a[4]
.sym 89218 $abc$46512$n4571
.sym 89219 lm32_cpu.mc_arithmetic.a[4]
.sym 89220 $PACKER_VCC_NET_$glb_clk
.sym 89221 $abc$46512$n4607
.sym 89225 lm32_cpu.pc_d[11]
.sym 89243 lm32_cpu.mc_arithmetic.p[5]
.sym 89248 $abc$46512$n3846
.sym 89252 spiflash_bus_adr[6]
.sym 89254 lm32_cpu.mc_arithmetic.b[0]
.sym 89255 $abc$46512$n4565_1
.sym 89257 $abc$46512$n2532
.sym 89258 $abc$46512$n5622
.sym 89262 lm32_cpu.mc_arithmetic.p[7]
.sym 89263 $abc$46512$n4510
.sym 89264 lm32_cpu.mc_arithmetic.p[11]
.sym 89267 $abc$46512$n3847_1
.sym 89268 lm32_cpu.mc_arithmetic.p[14]
.sym 89271 lm32_cpu.mc_arithmetic.p[21]
.sym 89273 $abc$46512$n4513_1
.sym 89275 $abc$46512$n5642
.sym 89276 $abc$46512$n3893
.sym 89280 $abc$46512$n5626
.sym 89292 lm32_cpu.mc_arithmetic.p[7]
.sym 89293 lm32_cpu.mc_arithmetic.a[3]
.sym 89294 $abc$46512$n4598
.sym 89295 lm32_cpu.mc_arithmetic.p[14]
.sym 89296 $abc$46512$n4564
.sym 89297 lm32_cpu.mc_arithmetic.p[3]
.sym 89298 lm32_cpu.mc_arithmetic.p[3]
.sym 89299 $abc$46512$n4513_1
.sym 89301 $abc$46512$n4597
.sym 89302 $abc$46512$n2532
.sym 89305 $abc$46512$n4586
.sym 89306 $abc$46512$n3846
.sym 89309 $abc$46512$n5626
.sym 89310 lm32_cpu.mc_arithmetic.a[4]
.sym 89311 $abc$46512$n5648
.sym 89312 $abc$46512$n4565_1
.sym 89313 $abc$46512$n4585
.sym 89316 $abc$46512$n5636
.sym 89318 $abc$46512$n5634
.sym 89319 lm32_cpu.mc_arithmetic.p[14]
.sym 89321 $abc$46512$n3847_1
.sym 89322 lm32_cpu.mc_arithmetic.b[0]
.sym 89324 $abc$46512$n5636
.sym 89330 $abc$46512$n4586
.sym 89331 $abc$46512$n3846
.sym 89332 lm32_cpu.mc_arithmetic.p[7]
.sym 89333 $abc$46512$n4585
.sym 89336 $abc$46512$n5626
.sym 89337 lm32_cpu.mc_arithmetic.p[3]
.sym 89338 lm32_cpu.mc_arithmetic.b[0]
.sym 89339 $abc$46512$n4513_1
.sym 89342 lm32_cpu.mc_arithmetic.a[4]
.sym 89343 $abc$46512$n3846
.sym 89344 $abc$46512$n3847_1
.sym 89345 lm32_cpu.mc_arithmetic.a[3]
.sym 89348 $abc$46512$n3846
.sym 89349 $abc$46512$n4564
.sym 89350 lm32_cpu.mc_arithmetic.p[14]
.sym 89351 $abc$46512$n4565_1
.sym 89354 $abc$46512$n4513_1
.sym 89355 lm32_cpu.mc_arithmetic.b[0]
.sym 89356 lm32_cpu.mc_arithmetic.p[14]
.sym 89357 $abc$46512$n5648
.sym 89360 lm32_cpu.mc_arithmetic.b[0]
.sym 89361 lm32_cpu.mc_arithmetic.p[7]
.sym 89362 $abc$46512$n5634
.sym 89363 $abc$46512$n4513_1
.sym 89366 $abc$46512$n4598
.sym 89367 lm32_cpu.mc_arithmetic.p[3]
.sym 89368 $abc$46512$n4597
.sym 89369 $abc$46512$n3846
.sym 89370 $abc$46512$n2532
.sym 89371 sys_clk_$glb_clk
.sym 89372 lm32_cpu.rst_i_$glb_sr
.sym 89373 $abc$46512$n4577
.sym 89374 $abc$46512$n4567
.sym 89375 lm32_cpu.mc_arithmetic.p[13]
.sym 89376 lm32_cpu.mc_arithmetic.p[10]
.sym 89377 lm32_cpu.mc_arithmetic.p[11]
.sym 89378 lm32_cpu.mc_arithmetic.p[12]
.sym 89379 $abc$46512$n4568
.sym 89380 $abc$46512$n4574
.sym 89386 spiflash_bus_adr[3]
.sym 89387 lm32_cpu.mc_arithmetic.a[3]
.sym 89389 lm32_cpu.mc_arithmetic.p[7]
.sym 89391 $abc$46512$n5375
.sym 89392 $abc$46512$n3670_1
.sym 89395 $abc$46512$n4513_1
.sym 89396 spiflash_bus_adr[7]
.sym 89399 lm32_cpu.mc_arithmetic.a[15]
.sym 89402 $abc$46512$n5636
.sym 89403 $abc$46512$n5658
.sym 89404 lm32_cpu.mc_arithmetic.a[16]
.sym 89407 lm32_cpu.mc_arithmetic.p[2]
.sym 89414 lm32_cpu.mc_arithmetic.p[0]
.sym 89415 lm32_cpu.mc_arithmetic.p[6]
.sym 89417 lm32_cpu.mc_arithmetic.p[3]
.sym 89419 lm32_cpu.mc_arithmetic.a[4]
.sym 89421 lm32_cpu.mc_arithmetic.p[1]
.sym 89423 lm32_cpu.mc_arithmetic.p[7]
.sym 89425 lm32_cpu.mc_arithmetic.p[4]
.sym 89426 lm32_cpu.mc_arithmetic.p[5]
.sym 89430 lm32_cpu.mc_arithmetic.a[3]
.sym 89431 lm32_cpu.mc_arithmetic.a[0]
.sym 89432 lm32_cpu.mc_arithmetic.a[6]
.sym 89433 lm32_cpu.mc_arithmetic.p[2]
.sym 89437 lm32_cpu.mc_arithmetic.a[7]
.sym 89439 lm32_cpu.mc_arithmetic.a[5]
.sym 89441 lm32_cpu.mc_arithmetic.a[2]
.sym 89443 lm32_cpu.mc_arithmetic.a[1]
.sym 89446 $auto$alumacc.cc:474:replace_alu$4540.C[1]
.sym 89448 lm32_cpu.mc_arithmetic.a[0]
.sym 89449 lm32_cpu.mc_arithmetic.p[0]
.sym 89452 $auto$alumacc.cc:474:replace_alu$4540.C[2]
.sym 89454 lm32_cpu.mc_arithmetic.a[1]
.sym 89455 lm32_cpu.mc_arithmetic.p[1]
.sym 89456 $auto$alumacc.cc:474:replace_alu$4540.C[1]
.sym 89458 $auto$alumacc.cc:474:replace_alu$4540.C[3]
.sym 89460 lm32_cpu.mc_arithmetic.p[2]
.sym 89461 lm32_cpu.mc_arithmetic.a[2]
.sym 89462 $auto$alumacc.cc:474:replace_alu$4540.C[2]
.sym 89464 $auto$alumacc.cc:474:replace_alu$4540.C[4]
.sym 89466 lm32_cpu.mc_arithmetic.a[3]
.sym 89467 lm32_cpu.mc_arithmetic.p[3]
.sym 89468 $auto$alumacc.cc:474:replace_alu$4540.C[3]
.sym 89470 $auto$alumacc.cc:474:replace_alu$4540.C[5]
.sym 89472 lm32_cpu.mc_arithmetic.a[4]
.sym 89473 lm32_cpu.mc_arithmetic.p[4]
.sym 89474 $auto$alumacc.cc:474:replace_alu$4540.C[4]
.sym 89476 $auto$alumacc.cc:474:replace_alu$4540.C[6]
.sym 89478 lm32_cpu.mc_arithmetic.a[5]
.sym 89479 lm32_cpu.mc_arithmetic.p[5]
.sym 89480 $auto$alumacc.cc:474:replace_alu$4540.C[5]
.sym 89482 $auto$alumacc.cc:474:replace_alu$4540.C[7]
.sym 89484 lm32_cpu.mc_arithmetic.p[6]
.sym 89485 lm32_cpu.mc_arithmetic.a[6]
.sym 89486 $auto$alumacc.cc:474:replace_alu$4540.C[6]
.sym 89488 $auto$alumacc.cc:474:replace_alu$4540.C[8]
.sym 89490 lm32_cpu.mc_arithmetic.p[7]
.sym 89491 lm32_cpu.mc_arithmetic.a[7]
.sym 89492 $auto$alumacc.cc:474:replace_alu$4540.C[7]
.sym 89496 lm32_cpu.mc_arithmetic.p[18]
.sym 89497 lm32_cpu.mc_arithmetic.p[21]
.sym 89498 $abc$46512$n4544_1
.sym 89499 $abc$46512$n4561_1
.sym 89500 lm32_cpu.mc_arithmetic.p[18]
.sym 89501 $abc$46512$n4570
.sym 89502 $abc$46512$n4552_1
.sym 89503 lm32_cpu.mc_arithmetic.p[15]
.sym 89507 lm32_cpu.pc_f[26]
.sym 89509 $abc$46512$n2532
.sym 89513 lm32_cpu.mc_arithmetic.p[9]
.sym 89515 lm32_cpu.pc_x[1]
.sym 89517 sys_rst
.sym 89520 lm32_cpu.mc_arithmetic.p[20]
.sym 89521 $abc$46512$n3846
.sym 89522 $abc$46512$n4513_1
.sym 89524 spiflash_bus_adr[8]
.sym 89525 lm32_cpu.mc_arithmetic.t[32]
.sym 89526 lm32_cpu.mc_arithmetic.p[22]
.sym 89527 lm32_cpu.mc_arithmetic.p[29]
.sym 89528 lm32_cpu.mc_arithmetic.b[0]
.sym 89529 lm32_cpu.mc_arithmetic.a[1]
.sym 89530 lm32_cpu.mc_arithmetic.operand_0_d[4]
.sym 89531 spiflash_bus_adr[7]
.sym 89532 $auto$alumacc.cc:474:replace_alu$4540.C[8]
.sym 89537 lm32_cpu.mc_arithmetic.a[10]
.sym 89539 lm32_cpu.mc_arithmetic.p[13]
.sym 89540 lm32_cpu.mc_arithmetic.p[10]
.sym 89541 lm32_cpu.mc_arithmetic.p[11]
.sym 89544 lm32_cpu.mc_arithmetic.p[9]
.sym 89545 lm32_cpu.mc_arithmetic.a[12]
.sym 89546 lm32_cpu.mc_arithmetic.p[14]
.sym 89547 lm32_cpu.mc_arithmetic.a[11]
.sym 89548 lm32_cpu.mc_arithmetic.a[8]
.sym 89550 lm32_cpu.mc_arithmetic.p[12]
.sym 89556 lm32_cpu.mc_arithmetic.a[13]
.sym 89559 lm32_cpu.mc_arithmetic.a[15]
.sym 89560 lm32_cpu.mc_arithmetic.p[15]
.sym 89563 lm32_cpu.mc_arithmetic.a[14]
.sym 89567 lm32_cpu.mc_arithmetic.p[8]
.sym 89568 lm32_cpu.mc_arithmetic.a[9]
.sym 89569 $auto$alumacc.cc:474:replace_alu$4540.C[9]
.sym 89571 lm32_cpu.mc_arithmetic.p[8]
.sym 89572 lm32_cpu.mc_arithmetic.a[8]
.sym 89573 $auto$alumacc.cc:474:replace_alu$4540.C[8]
.sym 89575 $auto$alumacc.cc:474:replace_alu$4540.C[10]
.sym 89577 lm32_cpu.mc_arithmetic.a[9]
.sym 89578 lm32_cpu.mc_arithmetic.p[9]
.sym 89579 $auto$alumacc.cc:474:replace_alu$4540.C[9]
.sym 89581 $auto$alumacc.cc:474:replace_alu$4540.C[11]
.sym 89583 lm32_cpu.mc_arithmetic.p[10]
.sym 89584 lm32_cpu.mc_arithmetic.a[10]
.sym 89585 $auto$alumacc.cc:474:replace_alu$4540.C[10]
.sym 89587 $auto$alumacc.cc:474:replace_alu$4540.C[12]
.sym 89589 lm32_cpu.mc_arithmetic.p[11]
.sym 89590 lm32_cpu.mc_arithmetic.a[11]
.sym 89591 $auto$alumacc.cc:474:replace_alu$4540.C[11]
.sym 89593 $auto$alumacc.cc:474:replace_alu$4540.C[13]
.sym 89595 lm32_cpu.mc_arithmetic.a[12]
.sym 89596 lm32_cpu.mc_arithmetic.p[12]
.sym 89597 $auto$alumacc.cc:474:replace_alu$4540.C[12]
.sym 89599 $auto$alumacc.cc:474:replace_alu$4540.C[14]
.sym 89601 lm32_cpu.mc_arithmetic.p[13]
.sym 89602 lm32_cpu.mc_arithmetic.a[13]
.sym 89603 $auto$alumacc.cc:474:replace_alu$4540.C[13]
.sym 89605 $auto$alumacc.cc:474:replace_alu$4540.C[15]
.sym 89607 lm32_cpu.mc_arithmetic.a[14]
.sym 89608 lm32_cpu.mc_arithmetic.p[14]
.sym 89609 $auto$alumacc.cc:474:replace_alu$4540.C[14]
.sym 89611 $auto$alumacc.cc:474:replace_alu$4540.C[16]
.sym 89613 lm32_cpu.mc_arithmetic.a[15]
.sym 89614 lm32_cpu.mc_arithmetic.p[15]
.sym 89615 $auto$alumacc.cc:474:replace_alu$4540.C[15]
.sym 89619 $abc$46512$n4543_1
.sym 89620 lm32_cpu.mc_arithmetic.p[23]
.sym 89621 $abc$46512$n4509_1
.sym 89622 $abc$46512$n4555_1
.sym 89623 $abc$46512$n4537_1
.sym 89624 $abc$46512$n4546_1
.sym 89625 lm32_cpu.mc_arithmetic.p[20]
.sym 89626 lm32_cpu.mc_arithmetic.p[17]
.sym 89627 sys_rst
.sym 89630 sys_rst
.sym 89634 $abc$46512$n3893
.sym 89636 lm32_cpu.mc_arithmetic.a[8]
.sym 89637 $abc$46512$n5640
.sym 89639 spiflash_miso
.sym 89640 lm32_cpu.mc_arithmetic.operand_0_d[10]
.sym 89641 sram_bus_dat_w[2]
.sym 89644 $abc$46512$n3846
.sym 89646 $abc$46512$n4510
.sym 89650 $abc$46512$n3767_1
.sym 89652 lm32_cpu.mc_arithmetic.p[26]
.sym 89653 $abc$46512$n3847_1
.sym 89655 $auto$alumacc.cc:474:replace_alu$4540.C[16]
.sym 89660 lm32_cpu.mc_arithmetic.p[19]
.sym 89661 lm32_cpu.mc_arithmetic.p[21]
.sym 89662 lm32_cpu.mc_arithmetic.p[16]
.sym 89669 lm32_cpu.mc_arithmetic.a[18]
.sym 89672 lm32_cpu.mc_arithmetic.p[18]
.sym 89674 lm32_cpu.mc_arithmetic.a[16]
.sym 89679 lm32_cpu.mc_arithmetic.a[20]
.sym 89680 lm32_cpu.mc_arithmetic.a[22]
.sym 89681 lm32_cpu.mc_arithmetic.a[17]
.sym 89682 lm32_cpu.mc_arithmetic.p[20]
.sym 89684 lm32_cpu.mc_arithmetic.a[19]
.sym 89685 lm32_cpu.mc_arithmetic.p[23]
.sym 89686 lm32_cpu.mc_arithmetic.p[22]
.sym 89687 lm32_cpu.mc_arithmetic.a[21]
.sym 89690 lm32_cpu.mc_arithmetic.a[23]
.sym 89691 lm32_cpu.mc_arithmetic.p[17]
.sym 89692 $auto$alumacc.cc:474:replace_alu$4540.C[17]
.sym 89694 lm32_cpu.mc_arithmetic.a[16]
.sym 89695 lm32_cpu.mc_arithmetic.p[16]
.sym 89696 $auto$alumacc.cc:474:replace_alu$4540.C[16]
.sym 89698 $auto$alumacc.cc:474:replace_alu$4540.C[18]
.sym 89700 lm32_cpu.mc_arithmetic.p[17]
.sym 89701 lm32_cpu.mc_arithmetic.a[17]
.sym 89702 $auto$alumacc.cc:474:replace_alu$4540.C[17]
.sym 89704 $auto$alumacc.cc:474:replace_alu$4540.C[19]
.sym 89706 lm32_cpu.mc_arithmetic.p[18]
.sym 89707 lm32_cpu.mc_arithmetic.a[18]
.sym 89708 $auto$alumacc.cc:474:replace_alu$4540.C[18]
.sym 89710 $auto$alumacc.cc:474:replace_alu$4540.C[20]
.sym 89712 lm32_cpu.mc_arithmetic.p[19]
.sym 89713 lm32_cpu.mc_arithmetic.a[19]
.sym 89714 $auto$alumacc.cc:474:replace_alu$4540.C[19]
.sym 89716 $auto$alumacc.cc:474:replace_alu$4540.C[21]
.sym 89718 lm32_cpu.mc_arithmetic.a[20]
.sym 89719 lm32_cpu.mc_arithmetic.p[20]
.sym 89720 $auto$alumacc.cc:474:replace_alu$4540.C[20]
.sym 89722 $auto$alumacc.cc:474:replace_alu$4540.C[22]
.sym 89724 lm32_cpu.mc_arithmetic.a[21]
.sym 89725 lm32_cpu.mc_arithmetic.p[21]
.sym 89726 $auto$alumacc.cc:474:replace_alu$4540.C[21]
.sym 89728 $auto$alumacc.cc:474:replace_alu$4540.C[23]
.sym 89730 lm32_cpu.mc_arithmetic.p[22]
.sym 89731 lm32_cpu.mc_arithmetic.a[22]
.sym 89732 $auto$alumacc.cc:474:replace_alu$4540.C[22]
.sym 89734 $auto$alumacc.cc:474:replace_alu$4540.C[24]
.sym 89736 lm32_cpu.mc_arithmetic.p[23]
.sym 89737 lm32_cpu.mc_arithmetic.a[23]
.sym 89738 $auto$alumacc.cc:474:replace_alu$4540.C[23]
.sym 89742 lm32_cpu.mc_arithmetic.p[30]
.sym 89743 $abc$46512$n4517_1
.sym 89744 $abc$46512$n4516
.sym 89745 $abc$46512$n3847_1
.sym 89746 $abc$46512$n4528
.sym 89747 $abc$46512$n4522
.sym 89748 $abc$46512$n4525_1
.sym 89749 $abc$46512$n4514
.sym 89751 spiflash_bus_adr[5]
.sym 89752 spiflash_bus_adr[5]
.sym 89753 lm32_cpu.pc_x[3]
.sym 89755 lm32_cpu.load_store_unit.d_dat_o[30]
.sym 89757 $abc$46512$n3766_1
.sym 89758 $abc$46512$n4556_1
.sym 89759 lm32_cpu.mc_arithmetic.p[17]
.sym 89760 $abc$46512$n4510
.sym 89762 basesoc_sram_we[3]
.sym 89764 $abc$46512$n5660
.sym 89768 spiflash_bus_adr[8]
.sym 89769 lm32_cpu.mc_arithmetic.operand_0_d[11]
.sym 89771 $abc$46512$n4008_1
.sym 89772 lm32_cpu.m_result_sel_compare_d
.sym 89773 $abc$46512$n2533
.sym 89774 $abc$46512$n3765_1
.sym 89775 sram_bus_dat_w[5]
.sym 89776 lm32_cpu.mc_arithmetic.a[28]
.sym 89778 $auto$alumacc.cc:474:replace_alu$4540.C[24]
.sym 89785 lm32_cpu.mc_arithmetic.p[25]
.sym 89786 lm32_cpu.mc_arithmetic.a[25]
.sym 89790 lm32_cpu.mc_arithmetic.a[26]
.sym 89795 lm32_cpu.mc_arithmetic.p[29]
.sym 89797 lm32_cpu.mc_arithmetic.a[30]
.sym 89798 lm32_cpu.mc_arithmetic.a[29]
.sym 89799 lm32_cpu.mc_arithmetic.p[30]
.sym 89801 lm32_cpu.mc_arithmetic.p[24]
.sym 89802 lm32_cpu.mc_arithmetic.a[28]
.sym 89803 lm32_cpu.mc_arithmetic.p[26]
.sym 89805 lm32_cpu.mc_arithmetic.p[27]
.sym 89806 lm32_cpu.mc_arithmetic.a[27]
.sym 89810 lm32_cpu.mc_arithmetic.p[28]
.sym 89813 lm32_cpu.mc_arithmetic.a[24]
.sym 89815 $auto$alumacc.cc:474:replace_alu$4540.C[25]
.sym 89817 lm32_cpu.mc_arithmetic.a[24]
.sym 89818 lm32_cpu.mc_arithmetic.p[24]
.sym 89819 $auto$alumacc.cc:474:replace_alu$4540.C[24]
.sym 89821 $auto$alumacc.cc:474:replace_alu$4540.C[26]
.sym 89823 lm32_cpu.mc_arithmetic.p[25]
.sym 89824 lm32_cpu.mc_arithmetic.a[25]
.sym 89825 $auto$alumacc.cc:474:replace_alu$4540.C[25]
.sym 89827 $auto$alumacc.cc:474:replace_alu$4540.C[27]
.sym 89829 lm32_cpu.mc_arithmetic.a[26]
.sym 89830 lm32_cpu.mc_arithmetic.p[26]
.sym 89831 $auto$alumacc.cc:474:replace_alu$4540.C[26]
.sym 89833 $auto$alumacc.cc:474:replace_alu$4540.C[28]
.sym 89835 lm32_cpu.mc_arithmetic.p[27]
.sym 89836 lm32_cpu.mc_arithmetic.a[27]
.sym 89837 $auto$alumacc.cc:474:replace_alu$4540.C[27]
.sym 89839 $auto$alumacc.cc:474:replace_alu$4540.C[29]
.sym 89841 lm32_cpu.mc_arithmetic.a[28]
.sym 89842 lm32_cpu.mc_arithmetic.p[28]
.sym 89843 $auto$alumacc.cc:474:replace_alu$4540.C[28]
.sym 89845 $auto$alumacc.cc:474:replace_alu$4540.C[30]
.sym 89847 lm32_cpu.mc_arithmetic.a[29]
.sym 89848 lm32_cpu.mc_arithmetic.p[29]
.sym 89849 $auto$alumacc.cc:474:replace_alu$4540.C[29]
.sym 89851 $nextpnr_ICESTORM_LC_45$I3
.sym 89853 lm32_cpu.mc_arithmetic.a[30]
.sym 89854 lm32_cpu.mc_arithmetic.p[30]
.sym 89855 $auto$alumacc.cc:474:replace_alu$4540.C[30]
.sym 89861 $nextpnr_ICESTORM_LC_45$I3
.sym 89865 $abc$46512$n4526
.sym 89867 $abc$46512$n3765_1
.sym 89868 lm32_cpu.mc_arithmetic.p[28]
.sym 89869 lm32_cpu.mc_arithmetic.p[26]
.sym 89870 $abc$46512$n4523_1
.sym 89871 lm32_cpu.mc_arithmetic.p[27]
.sym 89872 spiflash_bus_adr[3]
.sym 89875 lm32_cpu.pc_d[0]
.sym 89877 lm32_cpu.mc_arithmetic.b[0]
.sym 89878 spiflash_bus_adr[7]
.sym 89879 $abc$46512$n4513_1
.sym 89880 $abc$46512$n3847_1
.sym 89881 $abc$46512$n4513_1
.sym 89882 $abc$46512$n4514
.sym 89884 $abc$46512$n4629
.sym 89886 $abc$46512$n3670_1
.sym 89889 lm32_cpu.sign_extend_d
.sym 89890 lm32_cpu.mc_arithmetic.p[26]
.sym 89891 $abc$46512$n3847_1
.sym 89892 $abc$46512$n5674
.sym 89894 lm32_cpu.mc_arithmetic.p[27]
.sym 89895 spiflash_bus_adr[6]
.sym 89896 lm32_cpu.load_store_unit.store_data_m[29]
.sym 89899 lm32_cpu.mc_arithmetic.p[28]
.sym 89908 $abc$46512$n4108
.sym 89909 lm32_cpu.mc_arithmetic.a[24]
.sym 89911 $abc$46512$n3893
.sym 89913 lm32_cpu.mc_arithmetic.operand_0_d[19]
.sym 89914 $abc$46512$n3846
.sym 89915 lm32_cpu.mc_arithmetic.a[18]
.sym 89916 $abc$46512$n4510
.sym 89917 lm32_cpu.mc_arithmetic.a[25]
.sym 89920 $abc$46512$n3767_1
.sym 89921 $abc$46512$n3991
.sym 89922 lm32_cpu.mc_arithmetic.t[32]
.sym 89924 lm32_cpu.mc_arithmetic.p[25]
.sym 89925 $abc$46512$n3847_1
.sym 89926 lm32_cpu.mc_arithmetic.a[19]
.sym 89927 $abc$46512$n3766_1
.sym 89928 $abc$46512$n3766_1
.sym 89930 lm32_cpu.mc_arithmetic.t[26]
.sym 89931 $abc$46512$n4008_1
.sym 89933 $abc$46512$n2533
.sym 89935 $abc$46512$n3971_1
.sym 89936 lm32_cpu.mc_arithmetic.a[25]
.sym 89937 lm32_cpu.mc_arithmetic.p[24]
.sym 89940 $abc$46512$n3847_1
.sym 89942 lm32_cpu.mc_arithmetic.a[24]
.sym 89945 $abc$46512$n3767_1
.sym 89946 $abc$46512$n3766_1
.sym 89947 lm32_cpu.mc_arithmetic.a[24]
.sym 89948 lm32_cpu.mc_arithmetic.p[24]
.sym 89951 lm32_cpu.mc_arithmetic.a[18]
.sym 89952 $abc$46512$n3846
.sym 89953 lm32_cpu.mc_arithmetic.a[19]
.sym 89954 $abc$46512$n3847_1
.sym 89957 lm32_cpu.mc_arithmetic.a[25]
.sym 89958 $abc$46512$n3991
.sym 89959 $abc$46512$n3846
.sym 89960 $abc$46512$n4008_1
.sym 89963 $abc$46512$n4108
.sym 89964 lm32_cpu.mc_arithmetic.operand_0_d[19]
.sym 89966 $abc$46512$n3893
.sym 89969 lm32_cpu.mc_arithmetic.t[26]
.sym 89970 lm32_cpu.mc_arithmetic.p[25]
.sym 89971 $abc$46512$n4510
.sym 89972 lm32_cpu.mc_arithmetic.t[32]
.sym 89975 lm32_cpu.mc_arithmetic.p[25]
.sym 89976 $abc$46512$n3767_1
.sym 89977 lm32_cpu.mc_arithmetic.a[25]
.sym 89978 $abc$46512$n3766_1
.sym 89981 $abc$46512$n3847_1
.sym 89982 $abc$46512$n3971_1
.sym 89984 lm32_cpu.mc_arithmetic.a[25]
.sym 89985 $abc$46512$n2533
.sym 89986 sys_clk_$glb_clk
.sym 89987 lm32_cpu.rst_i_$glb_sr
.sym 89989 lm32_cpu.mc_arithmetic.state[2]
.sym 89990 spiflash_bus_adr[3]
.sym 89991 $abc$46512$n2533
.sym 89992 $abc$46512$n3764_1
.sym 89994 $abc$46512$n3766_1
.sym 89995 storage[3][5]
.sym 89998 $abc$46512$n5689
.sym 89999 spiflash_bus_adr[6]
.sym 90001 $abc$46512$n4629
.sym 90002 $abc$46512$n2532
.sym 90003 lm32_cpu.mc_arithmetic.p[31]
.sym 90004 $abc$46512$n3784_1
.sym 90005 spiflash_bus_adr[3]
.sym 90010 $abc$46512$n3773
.sym 90012 $abc$46512$n6539
.sym 90013 spiflash_bus_adr[6]
.sym 90014 lm32_cpu.mc_arithmetic.operand_0_d[4]
.sym 90016 $abc$46512$n4923_1
.sym 90017 spiflash_bus_adr[3]
.sym 90018 lm32_cpu.size_d[0]
.sym 90030 lm32_cpu.mc_arithmetic.a[23]
.sym 90031 $abc$46512$n2533
.sym 90032 lm32_cpu.mc_arithmetic.operand_0_d[24]
.sym 90040 $abc$46512$n3607
.sym 90048 lm32_cpu.mc_arithmetic.a[24]
.sym 90049 lm32_cpu.load_store_unit.store_data_x[9]
.sym 90050 $abc$46512$n4010_1
.sym 90051 $abc$46512$n3847_1
.sym 90060 $abc$46512$n3670_1
.sym 90076 $abc$46512$n2533
.sym 90080 $abc$46512$n4010_1
.sym 90082 lm32_cpu.mc_arithmetic.a[23]
.sym 90083 $abc$46512$n3847_1
.sym 90086 lm32_cpu.load_store_unit.store_data_x[9]
.sym 90092 lm32_cpu.mc_arithmetic.a[24]
.sym 90093 $abc$46512$n3670_1
.sym 90094 lm32_cpu.mc_arithmetic.operand_0_d[24]
.sym 90095 $abc$46512$n3607
.sym 90098 lm32_cpu.load_store_unit.store_data_x[9]
.sym 90108 $abc$46512$n2533
.sym 90109 sys_clk_$glb_clk
.sym 90110 lm32_cpu.rst_i_$glb_sr
.sym 90111 spiflash_bus_adr[6]
.sym 90113 sram_bus_dat_w[3]
.sym 90114 storage[3][7]
.sym 90115 storage[3][3]
.sym 90116 $abc$46512$n6539
.sym 90117 spiflash_bus_adr[6]
.sym 90121 lm32_cpu.branch_target_d[0]
.sym 90123 lm32_cpu.mc_arithmetic.a[31]
.sym 90124 $abc$46512$n2534
.sym 90125 $abc$46512$n5225
.sym 90127 lm32_cpu.pc_f[16]
.sym 90128 lm32_cpu.mc_arithmetic.operand_0_d[24]
.sym 90132 $abc$46512$n3893
.sym 90133 $abc$46512$n5231
.sym 90135 lm32_cpu.load_store_unit.store_data_x[9]
.sym 90136 $abc$46512$n3365
.sym 90137 lm32_cpu.branch_target_x[8]
.sym 90138 lm32_cpu.pc_f[12]
.sym 90139 $abc$46512$n3637
.sym 90140 $abc$46512$n4933
.sym 90141 $abc$46512$n2528
.sym 90143 $abc$46512$n3365
.sym 90144 grant
.sym 90146 lm32_cpu.instruction_unit.icache_refill_address[18]
.sym 90154 $abc$46512$n2567
.sym 90166 lm32_cpu.load_store_unit.store_data_m[29]
.sym 90175 lm32_cpu.branch_target_x[8]
.sym 90176 spiflash_bus_adr[6]
.sym 90180 lm32_cpu.pc_f[26]
.sym 90186 spiflash_bus_adr[6]
.sym 90193 lm32_cpu.load_store_unit.store_data_m[29]
.sym 90198 spiflash_bus_adr[6]
.sym 90203 spiflash_bus_adr[6]
.sym 90212 lm32_cpu.pc_f[26]
.sym 90217 lm32_cpu.branch_target_x[8]
.sym 90231 $abc$46512$n2567
.sym 90232 sys_clk_$glb_clk
.sym 90233 lm32_cpu.rst_i_$glb_sr
.sym 90234 spiflash_bus_adr[6]
.sym 90235 lm32_cpu.instruction_unit.i_adr_o[20]
.sym 90236 $abc$46512$n6204_1
.sym 90237 $abc$46512$n7086_1
.sym 90238 $abc$46512$n6666
.sym 90239 spiflash_bus_adr[8]
.sym 90240 lm32_cpu.instruction_unit.icache_refill_address[14]
.sym 90241 spiflash_bus_adr[8]
.sym 90243 spiflash_bus_adr[5]
.sym 90244 spiflash_bus_adr[5]
.sym 90245 $abc$46512$n7976
.sym 90246 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 90248 $abc$46512$n1648
.sym 90249 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 90250 $abc$46512$n2567
.sym 90251 sram_bus_dat_w[7]
.sym 90252 $abc$46512$n2547
.sym 90253 lm32_cpu.load_store_unit.d_dat_o[30]
.sym 90254 $abc$46512$n3371
.sym 90255 lm32_cpu.instruction_unit.branch_predict_address_d[11]
.sym 90256 lm32_cpu.pc_f[26]
.sym 90257 $abc$46512$n5424_1
.sym 90260 lm32_cpu.m_result_sel_compare_d
.sym 90261 lm32_cpu.mc_arithmetic.operand_0_d[11]
.sym 90263 lm32_cpu.m_result_sel_compare_d
.sym 90264 lm32_cpu.sign_extend_d
.sym 90265 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 90266 slave_sel_r[0]
.sym 90267 lm32_cpu.load_store_unit.d_dat_o[28]
.sym 90268 lm32_cpu.mc_arithmetic.operand_0_d[24]
.sym 90269 lm32_cpu.logic_op_d[3]
.sym 90276 lm32_cpu.logic_op_d[3]
.sym 90277 sram_bus_dat_w[3]
.sym 90280 $abc$46512$n4632
.sym 90282 lm32_cpu.sign_extend_d
.sym 90284 $abc$46512$n4924
.sym 90287 $abc$46512$n4925
.sym 90288 $abc$46512$n5501
.sym 90290 lm32_cpu.size_d[0]
.sym 90292 lm32_cpu.pc_d[0]
.sym 90293 $abc$46512$n8633
.sym 90295 lm32_cpu.size_d[1]
.sym 90296 $abc$46512$n4630
.sym 90300 lm32_cpu.instruction_unit.instruction_d[30]
.sym 90301 sram_bus_dat_w[7]
.sym 90303 $abc$46512$n4631
.sym 90306 $abc$46512$n5689
.sym 90309 $abc$46512$n4630
.sym 90310 $abc$46512$n5501
.sym 90311 $abc$46512$n4631
.sym 90315 $abc$46512$n5689
.sym 90320 $abc$46512$n4924
.sym 90321 $abc$46512$n4630
.sym 90323 $abc$46512$n4925
.sym 90328 sram_bus_dat_w[7]
.sym 90334 lm32_cpu.instruction_unit.instruction_d[30]
.sym 90335 $abc$46512$n4632
.sym 90338 lm32_cpu.logic_op_d[3]
.sym 90339 lm32_cpu.size_d[0]
.sym 90340 lm32_cpu.sign_extend_d
.sym 90341 lm32_cpu.size_d[1]
.sym 90344 sram_bus_dat_w[3]
.sym 90352 lm32_cpu.pc_d[0]
.sym 90354 $abc$46512$n8633
.sym 90355 sys_clk_$glb_clk
.sym 90357 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.ra[6]
.sym 90358 $abc$46512$n7559
.sym 90359 $abc$46512$n6331
.sym 90360 $abc$46512$n6666
.sym 90361 $abc$46512$n7021
.sym 90362 $abc$46512$n4630
.sym 90363 lm32_cpu.pc_f[14]
.sym 90364 $abc$46512$n5689
.sym 90366 lm32_cpu.instruction_unit.i_adr_o[8]
.sym 90367 $abc$46512$n7956
.sym 90368 spiflash_bus_adr[11]
.sym 90371 spiflash_bus_adr[7]
.sym 90372 lm32_cpu.load_store_unit.d_adr_o[8]
.sym 90373 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 90375 lm32_cpu.pc_f[8]
.sym 90376 lm32_cpu.instruction_unit.icache_refill_address[5]
.sym 90380 $abc$46512$n4629
.sym 90381 lm32_cpu.size_d[1]
.sym 90382 lm32_cpu.mc_arithmetic.operand_1_d[3]
.sym 90383 lm32_cpu.valid_d
.sym 90384 lm32_cpu.pc_x[9]
.sym 90385 lm32_cpu.sign_extend_d
.sym 90386 lm32_cpu.instruction_unit.instruction_d[30]
.sym 90387 lm32_cpu.instruction_unit.instruction_d[15]
.sym 90388 lm32_cpu.instruction_unit.i_adr_o[13]
.sym 90389 $abc$46512$n1649
.sym 90390 lm32_cpu.pc_f[15]
.sym 90391 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 90392 lm32_cpu.load_store_unit.store_data_m[29]
.sym 90400 $abc$46512$n3637
.sym 90402 lm32_cpu.instruction_unit.instruction_d[30]
.sym 90403 $abc$46512$n4623
.sym 90404 $abc$46512$n3607
.sym 90406 lm32_cpu.pc_f[9]
.sym 90407 lm32_cpu.size_d[1]
.sym 90409 lm32_cpu.instruction_unit.instruction_d[31]
.sym 90411 shared_dat_r[26]
.sym 90415 $abc$46512$n3656
.sym 90416 $abc$46512$n2552
.sym 90419 $abc$46512$n4630
.sym 90420 $abc$46512$n6918_1
.sym 90421 $abc$46512$n3891
.sym 90423 lm32_cpu.size_d[0]
.sym 90424 lm32_cpu.sign_extend_d
.sym 90425 $abc$46512$n4967
.sym 90429 lm32_cpu.logic_op_d[3]
.sym 90431 lm32_cpu.instruction_unit.instruction_d[30]
.sym 90432 $abc$46512$n4623
.sym 90433 lm32_cpu.logic_op_d[3]
.sym 90438 lm32_cpu.instruction_unit.instruction_d[31]
.sym 90440 lm32_cpu.instruction_unit.instruction_d[30]
.sym 90443 lm32_cpu.size_d[1]
.sym 90445 lm32_cpu.size_d[0]
.sym 90450 $abc$46512$n4967
.sym 90451 $abc$46512$n4630
.sym 90452 $abc$46512$n3607
.sym 90455 shared_dat_r[26]
.sym 90461 lm32_cpu.sign_extend_d
.sym 90462 lm32_cpu.size_d[0]
.sym 90464 lm32_cpu.size_d[1]
.sym 90467 lm32_cpu.logic_op_d[3]
.sym 90468 lm32_cpu.sign_extend_d
.sym 90469 $abc$46512$n3637
.sym 90470 $abc$46512$n3656
.sym 90473 lm32_cpu.pc_f[9]
.sym 90474 $abc$46512$n6918_1
.sym 90475 $abc$46512$n3891
.sym 90477 $abc$46512$n2552
.sym 90478 sys_clk_$glb_clk
.sym 90479 lm32_cpu.rst_i_$glb_sr
.sym 90480 lm32_cpu.pc_f[3]
.sym 90481 lm32_cpu.instruction_unit.instruction_d[2]
.sym 90482 lm32_cpu.load_store_unit.d_dat_o[10]
.sym 90483 $abc$46512$n2453
.sym 90484 lm32_cpu.load_store_unit.d_dat_o[28]
.sym 90485 $abc$46512$n4964
.sym 90486 $abc$46512$n5404
.sym 90487 lm32_cpu.load_store_unit.d_dat_o[8]
.sym 90492 lm32_cpu.pc_f[9]
.sym 90493 lm32_cpu.pc_x[1]
.sym 90495 $abc$46512$n6035
.sym 90496 $abc$46512$n3656
.sym 90497 lm32_cpu.pc_x[12]
.sym 90498 $abc$46512$n5347
.sym 90499 shared_dat_r[26]
.sym 90501 $abc$46512$n3609
.sym 90502 lm32_cpu.operand_m[6]
.sym 90503 $abc$46512$n5460
.sym 90504 $abc$46512$n7010
.sym 90505 lm32_cpu.instruction_unit.pc_a[8]
.sym 90506 lm32_cpu.sign_extend_d
.sym 90507 $abc$46512$n4966
.sym 90508 lm32_cpu.pc_d[9]
.sym 90509 lm32_cpu.size_d[0]
.sym 90510 lm32_cpu.mc_arithmetic.operand_0_d[4]
.sym 90511 lm32_cpu.instruction_unit.instruction_d[9]
.sym 90512 lm32_cpu.instruction_unit.branch_predict_address_d[13]
.sym 90513 lm32_cpu.pc_f[20]
.sym 90514 $abc$46512$n2567
.sym 90515 lm32_cpu.load_store_unit.store_data_m[10]
.sym 90523 $abc$46512$n2562
.sym 90524 lm32_cpu.load_store_unit.d_adr_o[13]
.sym 90525 lm32_cpu.operand_m[13]
.sym 90526 $abc$46512$n4623
.sym 90527 $abc$46512$n4622
.sym 90529 lm32_cpu.branch_predict_d
.sym 90530 storage_1[5][2]
.sym 90532 storage_1[1][2]
.sym 90533 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 90535 lm32_cpu.instruction_unit.instruction_d[31]
.sym 90536 lm32_cpu.pc_f[22]
.sym 90538 $abc$46512$n4624
.sym 90539 lm32_cpu.logic_op_d[3]
.sym 90540 $abc$46512$n4012_1
.sym 90542 lm32_cpu.operand_m[23]
.sym 90544 $abc$46512$n3891
.sym 90545 grant
.sym 90546 lm32_cpu.instruction_unit.instruction_d[30]
.sym 90547 lm32_cpu.instruction_unit.instruction_d[15]
.sym 90548 lm32_cpu.instruction_unit.i_adr_o[13]
.sym 90551 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 90554 $abc$46512$n4622
.sym 90555 $abc$46512$n4623
.sym 90557 $abc$46512$n4624
.sym 90561 lm32_cpu.instruction_unit.instruction_d[30]
.sym 90562 lm32_cpu.instruction_unit.instruction_d[31]
.sym 90563 lm32_cpu.logic_op_d[3]
.sym 90567 grant
.sym 90568 lm32_cpu.instruction_unit.i_adr_o[13]
.sym 90569 lm32_cpu.load_store_unit.d_adr_o[13]
.sym 90573 lm32_cpu.operand_m[13]
.sym 90578 storage_1[1][2]
.sym 90579 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 90580 storage_1[5][2]
.sym 90581 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 90584 $abc$46512$n3891
.sym 90586 $abc$46512$n4012_1
.sym 90587 lm32_cpu.pc_f[22]
.sym 90590 $abc$46512$n4622
.sym 90591 lm32_cpu.instruction_unit.instruction_d[15]
.sym 90593 lm32_cpu.branch_predict_d
.sym 90596 lm32_cpu.operand_m[23]
.sym 90600 $abc$46512$n2562
.sym 90601 sys_clk_$glb_clk
.sym 90602 lm32_cpu.rst_i_$glb_sr
.sym 90603 $abc$46512$n5442
.sym 90604 lm32_cpu.instruction_unit.instruction_d[6]
.sym 90605 lm32_cpu.instruction_unit.branch_predict_address_d[13]
.sym 90606 $abc$46512$n5422_1
.sym 90607 lm32_cpu.pc_f[15]
.sym 90608 $abc$46512$n5426
.sym 90609 lm32_cpu.pc_f[19]
.sym 90610 lm32_cpu.pc_f[14]
.sym 90611 $abc$46512$n7857
.sym 90612 $abc$46512$n6035
.sym 90613 $abc$46512$n6035
.sym 90616 lm32_cpu.branch_target_d[2]
.sym 90617 $abc$46512$n2453
.sym 90618 lm32_cpu.branch_target_d[7]
.sym 90619 $abc$46512$n2562
.sym 90620 storage_1[1][2]
.sym 90621 $abc$46512$n7150_1
.sym 90622 lm32_cpu.branch_target_d[2]
.sym 90623 lm32_cpu.instruction_unit.branch_target_m[9]
.sym 90625 sram_bus_dat_w[2]
.sym 90626 $abc$46512$n8633
.sym 90628 $abc$46512$n5419
.sym 90630 lm32_cpu.pc_f[12]
.sym 90631 grant
.sym 90632 lm32_cpu.pc_f[19]
.sym 90633 lm32_cpu.pc_f[10]
.sym 90634 lm32_cpu.instruction_unit.instruction_d[2]
.sym 90635 $abc$46512$n3365
.sym 90637 $abc$46512$n2528
.sym 90638 $abc$46512$n5439_1
.sym 90644 lm32_cpu.instruction_unit.instruction_d[0]
.sym 90647 lm32_cpu.pc_f[11]
.sym 90648 lm32_cpu.pc_f[8]
.sym 90651 lm32_cpu.pc_f[0]
.sym 90652 lm32_cpu.pc_f[3]
.sym 90654 lm32_cpu.pc_f[12]
.sym 90655 $abc$46512$n2453
.sym 90656 lm32_cpu.pc_f[2]
.sym 90657 lm32_cpu.pc_f[7]
.sym 90665 lm32_cpu.pc_d[0]
.sym 90678 lm32_cpu.pc_f[11]
.sym 90683 lm32_cpu.pc_f[2]
.sym 90690 lm32_cpu.pc_f[12]
.sym 90695 lm32_cpu.pc_f[3]
.sym 90701 lm32_cpu.pc_f[8]
.sym 90707 lm32_cpu.pc_f[0]
.sym 90715 lm32_cpu.pc_f[7]
.sym 90720 lm32_cpu.instruction_unit.instruction_d[0]
.sym 90721 lm32_cpu.pc_d[0]
.sym 90723 $abc$46512$n2453
.sym 90724 sys_clk_$glb_clk
.sym 90725 lm32_cpu.rst_i_$glb_sr
.sym 90726 lm32_cpu.instruction_unit.pc_a[8]
.sym 90727 lm32_cpu.pc_f[13]
.sym 90728 $abc$46512$n5418_1
.sym 90729 lm32_cpu.pc_f[18]
.sym 90730 lm32_cpu.instruction_unit.instruction_d[3]
.sym 90731 lm32_cpu.pc_d[21]
.sym 90732 $abc$46512$n5438
.sym 90733 $abc$46512$n5193
.sym 90734 $abc$46512$n5456
.sym 90735 $abc$46512$n5427_1
.sym 90738 lm32_cpu.instruction_unit.instruction_d[0]
.sym 90739 lm32_cpu.pc_f[19]
.sym 90740 lm32_cpu.pc_f[22]
.sym 90741 lm32_cpu.pc_f[11]
.sym 90742 $abc$46512$n5424_1
.sym 90743 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 90744 storage_1[5][2]
.sym 90745 $abc$46512$n5443_1
.sym 90746 lm32_cpu.pc_d[3]
.sym 90747 storage_1[5][4]
.sym 90748 lm32_cpu.pc_d[8]
.sym 90749 lm32_cpu.pc_f[22]
.sym 90750 lm32_cpu.pc_f[21]
.sym 90751 lm32_cpu.pc_f[20]
.sym 90752 lm32_cpu.pc_x[2]
.sym 90753 $abc$46512$n6667
.sym 90755 lm32_cpu.sign_extend_d
.sym 90756 $abc$46512$n5183_1
.sym 90757 lm32_cpu.m_result_sel_compare_d
.sym 90758 lm32_cpu.instruction_unit.instruction_d[4]
.sym 90759 lm32_cpu.pc_d[7]
.sym 90760 lm32_cpu.instruction_unit.instruction_d[31]
.sym 90761 lm32_cpu.logic_op_d[3]
.sym 90767 lm32_cpu.instruction_unit.branch_predict_address_d[16]
.sym 90768 lm32_cpu.pc_d[2]
.sym 90770 lm32_cpu.instruction_unit.branch_predict_address_d[19]
.sym 90771 lm32_cpu.instruction_unit.branch_predict_address_d[20]
.sym 90775 lm32_cpu.pc_d[11]
.sym 90776 lm32_cpu.pc_f[2]
.sym 90777 lm32_cpu.pc_d[12]
.sym 90782 $abc$46512$n3891
.sym 90785 lm32_cpu.pc_d[18]
.sym 90793 $abc$46512$n4409_1
.sym 90800 lm32_cpu.instruction_unit.branch_predict_address_d[16]
.sym 90809 lm32_cpu.instruction_unit.branch_predict_address_d[20]
.sym 90815 lm32_cpu.instruction_unit.branch_predict_address_d[19]
.sym 90819 $abc$46512$n3891
.sym 90820 $abc$46512$n4409_1
.sym 90821 lm32_cpu.pc_f[2]
.sym 90825 lm32_cpu.pc_d[11]
.sym 90832 lm32_cpu.pc_d[2]
.sym 90836 lm32_cpu.pc_d[18]
.sym 90844 lm32_cpu.pc_d[12]
.sym 90846 $abc$46512$n2454_$glb_ce
.sym 90847 sys_clk_$glb_clk
.sym 90848 lm32_cpu.rst_i_$glb_sr
.sym 90849 $abc$46512$n5406
.sym 90850 $abc$46512$n5446
.sym 90851 lm32_cpu.instruction_unit.instruction_d[4]
.sym 90852 lm32_cpu.instruction_unit.instruction_d[2]
.sym 90853 $abc$46512$n5482
.sym 90854 lm32_cpu.instruction_unit.instruction_d[5]
.sym 90855 lm32_cpu.instruction_unit.instruction_d[1]
.sym 90856 lm32_cpu.pc_f[29]
.sym 90857 $abc$46512$n5420_1
.sym 90858 lm32_cpu.instruction_unit.icache.tmem_write_address[3]
.sym 90861 $abc$46512$n6671
.sym 90863 lm32_cpu.pc_d[4]
.sym 90864 lm32_cpu.pc_f[18]
.sym 90865 lm32_cpu.instruction_unit.branch_predict_address_d[23]
.sym 90866 lm32_cpu.branch_target_d[5]
.sym 90867 lm32_cpu.branch_target_d[8]
.sym 90868 lm32_cpu.pc_f[18]
.sym 90869 slave_sel_r[0]
.sym 90870 lm32_cpu.pc_d[10]
.sym 90871 lm32_cpu.pc_f[7]
.sym 90872 lm32_cpu.pc_f[2]
.sym 90873 lm32_cpu.instruction_unit.instruction_d[30]
.sym 90874 $abc$46512$n3609
.sym 90875 lm32_cpu.pc_f[24]
.sym 90876 lm32_cpu.pc_f[28]
.sym 90877 lm32_cpu.instruction_unit.instruction_d[3]
.sym 90878 lm32_cpu.instruction_unit.instruction_d[15]
.sym 90879 lm32_cpu.instruction_unit.instruction_d[9]
.sym 90880 lm32_cpu.pc_x[2]
.sym 90881 lm32_cpu.sign_extend_d
.sym 90882 lm32_cpu.pc_f[27]
.sym 90883 lm32_cpu.pc_x[9]
.sym 90884 lm32_cpu.size_d[1]
.sym 90892 lm32_cpu.pc_f[17]
.sym 90893 lm32_cpu.pc_f[24]
.sym 90897 lm32_cpu.instruction_unit.branch_target_m[4]
.sym 90898 lm32_cpu.pc_f[26]
.sym 90900 $abc$46512$n5448
.sym 90901 $abc$46512$n2453
.sym 90902 lm32_cpu.pc_f[19]
.sym 90905 $abc$46512$n3609
.sym 90906 $abc$46512$n5406
.sym 90908 lm32_cpu.instruction_unit.branch_target_m[10]
.sym 90911 $abc$46512$n5408
.sym 90912 lm32_cpu.pc_x[4]
.sym 90915 $abc$46512$n5446
.sym 90916 $abc$46512$n5183_1
.sym 90919 lm32_cpu.pc_x[10]
.sym 90924 lm32_cpu.pc_f[26]
.sym 90930 lm32_cpu.pc_f[17]
.sym 90936 $abc$46512$n5183_1
.sym 90937 lm32_cpu.pc_x[4]
.sym 90938 lm32_cpu.instruction_unit.branch_target_m[4]
.sym 90942 $abc$46512$n5406
.sym 90943 $abc$46512$n5408
.sym 90944 $abc$46512$n3609
.sym 90950 lm32_cpu.pc_f[24]
.sym 90953 $abc$46512$n5183_1
.sym 90954 lm32_cpu.pc_x[10]
.sym 90956 lm32_cpu.instruction_unit.branch_target_m[10]
.sym 90959 $abc$46512$n3609
.sym 90960 $abc$46512$n5448
.sym 90961 $abc$46512$n5446
.sym 90965 lm32_cpu.pc_f[19]
.sym 90969 $abc$46512$n2453
.sym 90970 sys_clk_$glb_clk
.sym 90971 lm32_cpu.rst_i_$glb_sr
.sym 90973 lm32_cpu.instruction_unit.instruction_d[9]
.sym 90974 lm32_cpu.sign_extend_d
.sym 90975 lm32_cpu.pc_f[25]
.sym 90976 lm32_cpu.instruction_unit.instruction_d[10]
.sym 90977 lm32_cpu.logic_op_d[3]
.sym 90978 lm32_cpu.instruction_unit.instruction_d[30]
.sym 90979 $abc$46512$n5466
.sym 90980 lm32_cpu.pc_f[26]
.sym 90982 lm32_cpu.load_store_unit.d_adr_o[21]
.sym 90984 $abc$46512$n5472
.sym 90985 $abc$46512$n6674
.sym 90986 lm32_cpu.pc_m[12]
.sym 90987 lm32_cpu.instruction_unit.branch_predict_address_d[26]
.sym 90988 lm32_cpu.pc_d[17]
.sym 90989 lm32_cpu.pc_f[29]
.sym 90990 $abc$46512$n1649
.sym 90991 lm32_cpu.data_bus_error_exception_m
.sym 90992 $abc$46512$n6670
.sym 90993 $abc$46512$n3609
.sym 90995 lm32_cpu.decoder.branch_offset[19]
.sym 90996 lm32_cpu.size_d[0]
.sym 90997 lm32_cpu.sign_extend_d
.sym 90998 lm32_cpu.instruction_unit.instruction_d[31]
.sym 90999 lm32_cpu.logic_op_d[3]
.sym 91000 lm32_cpu.pc_d[9]
.sym 91001 $abc$46512$n7010
.sym 91002 lm32_cpu.pc_f[28]
.sym 91003 $abc$46512$n6301
.sym 91004 lm32_cpu.instruction_unit.instruction_d[15]
.sym 91005 lm32_cpu.pc_f[20]
.sym 91006 $abc$46512$n2567
.sym 91007 lm32_cpu.instruction_unit.instruction_d[9]
.sym 91013 $abc$46512$n5480
.sym 91014 $abc$46512$n6303
.sym 91016 $abc$46512$n5474
.sym 91017 $abc$46512$n7150_1
.sym 91018 $abc$46512$n4964
.sym 91019 $abc$46512$n5476
.sym 91020 lm32_cpu.pc_f[28]
.sym 91022 $abc$46512$n5475_1
.sym 91023 lm32_cpu.pc_f[27]
.sym 91024 $abc$46512$n2453
.sym 91026 $abc$46512$n5479_1
.sym 91027 $abc$46512$n7556
.sym 91032 lm32_cpu.pc_f[25]
.sym 91033 $abc$46512$n7557
.sym 91037 $abc$46512$n5478
.sym 91040 lm32_cpu.instruction_unit.branch_predict_address_d[27]
.sym 91041 lm32_cpu.instruction_unit.branch_predict_address_d[28]
.sym 91044 $abc$46512$n3609
.sym 91046 $abc$46512$n5479_1
.sym 91047 $abc$46512$n4964
.sym 91049 lm32_cpu.instruction_unit.branch_predict_address_d[28]
.sym 91054 lm32_cpu.pc_f[28]
.sym 91058 $abc$46512$n3609
.sym 91059 $abc$46512$n5474
.sym 91060 $abc$46512$n5476
.sym 91065 $abc$46512$n5475_1
.sym 91066 $abc$46512$n4964
.sym 91067 lm32_cpu.instruction_unit.branch_predict_address_d[27]
.sym 91073 lm32_cpu.pc_f[25]
.sym 91076 $abc$46512$n7556
.sym 91077 $abc$46512$n7150_1
.sym 91078 $abc$46512$n6303
.sym 91079 $abc$46512$n7557
.sym 91085 lm32_cpu.pc_f[27]
.sym 91089 $abc$46512$n5480
.sym 91090 $abc$46512$n5478
.sym 91091 $abc$46512$n3609
.sym 91092 $abc$46512$n2453
.sym 91093 sys_clk_$glb_clk
.sym 91094 lm32_cpu.rst_i_$glb_sr
.sym 91095 $abc$46512$n7551
.sym 91096 lm32_cpu.operand_m[29]
.sym 91097 lm32_cpu.instruction_unit.instruction_d[15]
.sym 91098 $abc$46512$n6303
.sym 91099 $abc$46512$n7557
.sym 91100 lm32_cpu.size_d[1]
.sym 91101 lm32_cpu.size_d[0]
.sym 91102 lm32_cpu.instruction_unit.instruction_d[8]
.sym 91103 lm32_cpu.instruction_unit.icache_refill_address[22]
.sym 91104 $abc$46512$n5314_1
.sym 91106 sys_rst
.sym 91107 lm32_cpu.instruction_unit.instruction_d[12]
.sym 91108 $abc$46512$n6303
.sym 91109 lm32_cpu.instruction_unit.instruction_d[31]
.sym 91110 $abc$46512$n6304
.sym 91111 lm32_cpu.instruction_unit.icache_refill_ready
.sym 91112 $abc$46512$n2453
.sym 91113 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.ra[5]
.sym 91114 $abc$46512$n3607
.sym 91115 $abc$46512$n7556
.sym 91116 $abc$46512$n7550
.sym 91117 $abc$46512$n3608
.sym 91118 lm32_cpu.sign_extend_d
.sym 91119 lm32_cpu.sign_extend_d
.sym 91121 lm32_cpu.instruction_unit.branch_predict_address_d[25]
.sym 91122 grant
.sym 91123 $abc$46512$n7555
.sym 91124 $abc$46512$n7553
.sym 91125 $abc$46512$n7549
.sym 91126 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 91127 $abc$46512$n3365
.sym 91128 $abc$46512$n7150_1
.sym 91129 $abc$46512$n2528
.sym 91130 $abc$46512$n3364
.sym 91136 lm32_cpu.pc_d[3]
.sym 91139 lm32_cpu.load_store_unit.d_adr_o[10]
.sym 91141 lm32_cpu.instruction_unit.branch_target_m[3]
.sym 91142 lm32_cpu.instruction_unit.i_adr_o[22]
.sym 91150 lm32_cpu.pc_x[2]
.sym 91151 lm32_cpu.pc_d[4]
.sym 91152 lm32_cpu.pc_x[3]
.sym 91153 lm32_cpu.instruction_unit.branch_target_m[2]
.sym 91155 grant
.sym 91156 $abc$46512$n5183_1
.sym 91158 lm32_cpu.load_store_unit.d_adr_o[22]
.sym 91160 lm32_cpu.pc_d[9]
.sym 91171 lm32_cpu.pc_d[3]
.sym 91176 lm32_cpu.pc_x[3]
.sym 91177 lm32_cpu.instruction_unit.branch_target_m[3]
.sym 91178 $abc$46512$n5183_1
.sym 91188 lm32_cpu.pc_d[4]
.sym 91193 lm32_cpu.load_store_unit.d_adr_o[22]
.sym 91194 grant
.sym 91195 lm32_cpu.instruction_unit.i_adr_o[22]
.sym 91199 lm32_cpu.pc_d[9]
.sym 91206 lm32_cpu.pc_x[2]
.sym 91207 $abc$46512$n5183_1
.sym 91208 lm32_cpu.instruction_unit.branch_target_m[2]
.sym 91213 lm32_cpu.load_store_unit.d_adr_o[10]
.sym 91215 $abc$46512$n2454_$glb_ce
.sym 91216 sys_clk_$glb_clk
.sym 91217 lm32_cpu.rst_i_$glb_sr
.sym 91218 lm32_cpu.instruction_unit.instruction_d[13]
.sym 91219 spiflash_bus_adr[8]
.sym 91220 spiflash_bus_adr[7]
.sym 91221 spiflash_bus_adr[8]
.sym 91222 $abc$46512$n6313
.sym 91223 $abc$46512$n424
.sym 91224 $abc$46512$n6678
.sym 91225 $abc$46512$n7551
.sym 91226 $abc$46512$n7547
.sym 91228 spiflash_bus_adr[5]
.sym 91230 $abc$46512$n7548
.sym 91231 $abc$46512$n6302
.sym 91232 $abc$46512$n7546
.sym 91233 $abc$46512$n5475_1
.sym 91234 lm32_cpu.instruction_unit.instruction_d[11]
.sym 91235 $abc$46512$n6314
.sym 91236 lm32_cpu.instruction_unit.icache_refill_address[8]
.sym 91237 storage_1[5][0]
.sym 91238 $abc$46512$n6314
.sym 91239 $abc$46512$n6327
.sym 91240 $abc$46512$n5479_1
.sym 91242 lm32_cpu.instruction_unit.instruction_d[15]
.sym 91243 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 91244 lm32_cpu.instruction_unit.i_adr_o[10]
.sym 91245 $abc$46512$n424
.sym 91246 $abc$46512$n3751_1
.sym 91247 $abc$46512$n5693
.sym 91248 $abc$46512$n7544
.sym 91249 $abc$46512$n7542
.sym 91250 lm32_cpu.load_store_unit.d_dat_o[14]
.sym 91251 $abc$46512$n5203
.sym 91253 lm32_cpu.instruction_unit.icache_refill_data[9]
.sym 91261 $abc$46512$n7976
.sym 91262 lm32_cpu.instruction_unit.i_adr_o[30]
.sym 91263 lm32_cpu.load_store_unit.d_adr_o[30]
.sym 91265 grant
.sym 91267 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 91272 lm32_cpu.pc_d[24]
.sym 91274 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 91281 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 91285 spiflash_bus_adr[7]
.sym 91286 spiflash_bus_adr[8]
.sym 91301 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 91304 lm32_cpu.load_store_unit.d_adr_o[30]
.sym 91305 lm32_cpu.instruction_unit.i_adr_o[30]
.sym 91306 grant
.sym 91311 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 91316 lm32_cpu.pc_d[24]
.sym 91324 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 91329 spiflash_bus_adr[7]
.sym 91335 spiflash_bus_adr[8]
.sym 91338 $abc$46512$n7976
.sym 91339 sys_clk_$glb_clk
.sym 91341 $abc$46512$n3751_1
.sym 91342 shared_dat_r[6]
.sym 91343 $abc$46512$n7553
.sym 91344 $abc$46512$n424
.sym 91345 lm32_cpu.instruction_unit.icache_refill_data[6]
.sym 91346 $abc$46512$n3753_1
.sym 91347 $abc$46512$n7583
.sym 91348 lm32_cpu.instruction_unit.icache_refill_data[29]
.sym 91349 lm32_cpu.load_store_unit.d_adr_o[9]
.sym 91354 lm32_cpu.instruction_unit.icache_refill_data[4]
.sym 91355 lm32_cpu.instruction_unit.icache_refill_data[13]
.sym 91356 lm32_cpu.load_store_unit.exception_m
.sym 91359 lm32_cpu.instruction_unit.i_adr_o[9]
.sym 91360 $abc$46512$n3372
.sym 91361 $abc$46512$n7964
.sym 91363 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 91364 spiflash_bus_adr[7]
.sym 91365 spiflash_bus_adr[3]
.sym 91367 spiflash_bus_adr[8]
.sym 91368 $abc$46512$n5161_1
.sym 91371 $abc$46512$n2811
.sym 91372 grant
.sym 91374 spiflash_sr[10]
.sym 91385 $abc$46512$n7578
.sym 91387 $abc$46512$n7579
.sym 91391 $abc$46512$n6303
.sym 91393 spiflash_bus_adr[8]
.sym 91396 $abc$46512$n7576
.sym 91398 $abc$46512$n7150_1
.sym 91399 $abc$46512$n5689
.sym 91400 lm32_cpu.branch_target_d[0]
.sym 91401 $abc$46512$n7577
.sym 91403 lm32_cpu.instruction_unit.icache_refill_data[20]
.sym 91405 lm32_cpu.instruction_unit.icache_refill_data[19]
.sym 91410 $abc$46512$n7976
.sym 91415 $abc$46512$n6303
.sym 91416 $abc$46512$n7576
.sym 91417 $abc$46512$n7150_1
.sym 91418 $abc$46512$n7577
.sym 91421 $abc$46512$n7579
.sym 91422 $abc$46512$n6303
.sym 91423 $abc$46512$n7578
.sym 91424 $abc$46512$n7150_1
.sym 91428 $abc$46512$n7976
.sym 91433 lm32_cpu.instruction_unit.icache_refill_data[19]
.sym 91441 spiflash_bus_adr[8]
.sym 91445 lm32_cpu.instruction_unit.icache_refill_data[20]
.sym 91453 lm32_cpu.branch_target_d[0]
.sym 91457 $abc$46512$n5689
.sym 91462 sys_clk_$glb_clk
.sym 91464 spiflash_sr[29]
.sym 91465 $abc$46512$n3748_1
.sym 91466 spiflash_bus_adr[5]
.sym 91467 spiflash_sr[28]
.sym 91468 $abc$46512$n3743_1
.sym 91469 shared_dat_r[29]
.sym 91470 spiflash_bus_adr[3]
.sym 91471 spiflash_sr[11]
.sym 91473 $abc$46512$n5294_1
.sym 91475 spiflash_bus_adr[6]
.sym 91476 $abc$46512$n3587
.sym 91477 $abc$46512$n6303
.sym 91478 $abc$46512$n7545
.sym 91479 shared_dat_r[12]
.sym 91480 spiflash_sr[30]
.sym 91481 $abc$46512$n2450
.sym 91482 $abc$46512$n5294_1
.sym 91484 $abc$46512$n7576
.sym 91486 $abc$46512$n6674
.sym 91488 $abc$46512$n5167_1
.sym 91489 lm32_cpu.instruction_unit.icache_refill_data[20]
.sym 91491 lm32_cpu.instruction_unit.icache_refill_data[9]
.sym 91493 spiflash_bus_adr[3]
.sym 91494 $abc$46512$n7010
.sym 91496 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 91497 slave_sel_r[2]
.sym 91498 lm32_cpu.instruction_unit.icache_refill_data[22]
.sym 91514 shared_dat_r[27]
.sym 91517 lm32_cpu.instruction_unit.i_adr_o[21]
.sym 91519 shared_dat_r[28]
.sym 91525 grant
.sym 91527 lm32_cpu.load_store_unit.d_adr_o[21]
.sym 91529 spiflash_sr[29]
.sym 91531 spiflash_bus_adr[5]
.sym 91532 $abc$46512$n2552
.sym 91535 shared_dat_r[10]
.sym 91538 shared_dat_r[27]
.sym 91544 spiflash_bus_adr[5]
.sym 91550 grant
.sym 91551 lm32_cpu.instruction_unit.i_adr_o[21]
.sym 91552 lm32_cpu.load_store_unit.d_adr_o[21]
.sym 91558 shared_dat_r[28]
.sym 91570 spiflash_bus_adr[5]
.sym 91575 spiflash_sr[29]
.sym 91582 shared_dat_r[10]
.sym 91584 $abc$46512$n2552
.sym 91585 sys_clk_$glb_clk
.sym 91586 lm32_cpu.rst_i_$glb_sr
.sym 91588 lm32_cpu.instruction_unit.icache_refill_data[8]
.sym 91589 lm32_cpu.instruction_unit.icache_refill_data[1]
.sym 91590 lm32_cpu.instruction_unit.icache_refill_data[22]
.sym 91591 lm32_cpu.instruction_unit.icache_refill_data[23]
.sym 91593 shared_dat_r[10]
.sym 91594 spiflash_bus_adr[5]
.sym 91596 spiflash_sr[27]
.sym 91600 lm32_cpu.load_store_unit.wb_data_m[22]
.sym 91602 spiflash_sr[24]
.sym 91603 shared_dat_r[11]
.sym 91604 spiflash_sr[13]
.sym 91605 sram_bus_dat_w[2]
.sym 91606 lm32_cpu.instruction_unit.i_adr_o[7]
.sym 91607 lm32_cpu.load_store_unit.wb_data_m[28]
.sym 91608 $abc$46512$n3748_1
.sym 91609 $abc$46512$n6303
.sym 91610 $abc$46512$n6554
.sym 91611 spiflash_bus_adr[5]
.sym 91615 $abc$46512$n7585
.sym 91617 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 91618 lm32_cpu.instruction_unit.icache_refill_data[31]
.sym 91619 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 91621 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 91622 $abc$46512$n3364
.sym 91639 $abc$46512$n2552
.sym 91642 shared_dat_r[8]
.sym 91645 spiflash_sr[9]
.sym 91652 shared_dat_r[22]
.sym 91669 shared_dat_r[8]
.sym 91674 shared_dat_r[22]
.sym 91698 spiflash_sr[9]
.sym 91707 $abc$46512$n2552
.sym 91708 sys_clk_$glb_clk
.sym 91709 lm32_cpu.rst_i_$glb_sr
.sym 91710 lm32_cpu.instruction_unit.icache_refill_data[20]
.sym 91711 lm32_cpu.instruction_unit.icache_refill_data[9]
.sym 91713 $abc$46512$n5866_1
.sym 91715 shared_dat_r[9]
.sym 91716 spiflash_bus_adr[6]
.sym 91717 spiflash_bus_adr[6]
.sym 91722 $abc$46512$n7572
.sym 91723 shared_dat_r[23]
.sym 91724 spiflash_bus_adr[0]
.sym 91726 lm32_cpu.pc_d[18]
.sym 91727 $abc$46512$n3589
.sym 91728 $abc$46512$n7020_1
.sym 91729 sram_bus_dat_w[7]
.sym 91730 $abc$46512$n6035
.sym 91731 lm32_cpu.instruction_unit.icache_refill_data[8]
.sym 91732 sram_bus_dat_w[0]
.sym 91733 $abc$46512$n3589
.sym 91734 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 91735 lm32_cpu.load_store_unit.d_dat_o[14]
.sym 91736 $abc$46512$n5105_1
.sym 91739 $abc$46512$n6999
.sym 91740 spiflash_bus_adr[4]
.sym 91742 $abc$46512$n7071
.sym 91745 lm32_cpu.instruction_unit.icache_refill_data[9]
.sym 91751 $abc$46512$n3589
.sym 91753 storage_1[4][2]
.sym 91754 spiflash_sr[8]
.sym 91756 storage_1[10][0]
.sym 91759 storage_1[0][2]
.sym 91761 slave_sel_r[2]
.sym 91764 storage_1[14][0]
.sym 91765 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 91766 $abc$46512$n7010
.sym 91768 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 91769 $abc$46512$n7976
.sym 91771 $abc$46512$n6386
.sym 91778 spiflash_bus_adr[8]
.sym 91781 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 91790 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 91791 storage_1[4][2]
.sym 91792 storage_1[0][2]
.sym 91793 $abc$46512$n7010
.sym 91797 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 91808 storage_1[14][0]
.sym 91809 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 91811 storage_1[10][0]
.sym 91820 $abc$46512$n6386
.sym 91821 spiflash_sr[8]
.sym 91822 $abc$46512$n3589
.sym 91823 slave_sel_r[2]
.sym 91829 spiflash_bus_adr[8]
.sym 91830 $abc$46512$n7976
.sym 91831 sys_clk_$glb_clk
.sym 91834 $abc$46512$n2743
.sym 91835 $abc$46512$n7004
.sym 91836 basesoc_uart_rx_fifo_level[2]
.sym 91837 $abc$46512$n6386
.sym 91838 basesoc_uart_rx_fifo_level[4]
.sym 91839 grant
.sym 91840 $abc$46512$n7005
.sym 91842 $abc$46512$n7956
.sym 91845 storage_1[0][2]
.sym 91848 $abc$46512$n3587
.sym 91850 storage_1[14][4]
.sym 91851 sram_bus_dat_w[2]
.sym 91853 shared_dat_r[20]
.sym 91854 $abc$46512$n2552
.sym 91855 $abc$46512$n3589
.sym 91856 slave_sel_r[0]
.sym 91857 spiflash_bus_adr[3]
.sym 91859 sram_bus_dat_w[0]
.sym 91860 basesoc_uart_rx_fifo_level[4]
.sym 91861 spiflash_sr[10]
.sym 91862 storage_1[15][4]
.sym 91863 sram_bus_dat_w[6]
.sym 91864 spiflash_bus_adr[8]
.sym 91865 $abc$46512$n2811
.sym 91866 basesoc_uart_tx_fifo_syncfifo_re
.sym 91868 sram_bus_dat_w[3]
.sym 91876 $abc$46512$n2811
.sym 91877 basesoc_uart_phy_rx_bitcount[0]
.sym 91878 slave_sel_r[2]
.sym 91880 spiflash_sr[9]
.sym 91882 $abc$46512$n3589
.sym 91883 spiflash_bus_adr[5]
.sym 91886 spiflash_sr[13]
.sym 91887 basesoc_uart_phy_rx_bitcount[2]
.sym 91888 $abc$46512$n6442
.sym 91889 spiflash_sr[15]
.sym 91892 basesoc_uart_phy_rx_bitcount[1]
.sym 91894 $abc$46512$n5167_1
.sym 91900 spiflash_bus_adr[4]
.sym 91902 spiflash_sr[14]
.sym 91904 spiflash_bus_adr[0]
.sym 91908 basesoc_uart_phy_rx_bitcount[0]
.sym 91912 $auto$alumacc.cc:474:replace_alu$4483.C[2]
.sym 91914 basesoc_uart_phy_rx_bitcount[1]
.sym 91918 $nextpnr_ICESTORM_LC_14$I3
.sym 91921 basesoc_uart_phy_rx_bitcount[2]
.sym 91922 $auto$alumacc.cc:474:replace_alu$4483.C[2]
.sym 91928 $nextpnr_ICESTORM_LC_14$I3
.sym 91932 spiflash_bus_adr[4]
.sym 91933 $abc$46512$n5167_1
.sym 91934 spiflash_sr[13]
.sym 91937 $abc$46512$n3589
.sym 91938 slave_sel_r[2]
.sym 91939 $abc$46512$n6442
.sym 91940 spiflash_sr[15]
.sym 91943 spiflash_sr[9]
.sym 91944 spiflash_bus_adr[0]
.sym 91945 $abc$46512$n5167_1
.sym 91950 spiflash_bus_adr[5]
.sym 91951 spiflash_sr[14]
.sym 91952 $abc$46512$n5167_1
.sym 91953 $abc$46512$n2811
.sym 91954 sys_clk_$glb_clk
.sym 91955 sys_rst_$glb_sr
.sym 91958 $abc$46512$n6999
.sym 91959 $abc$46512$n7002
.sym 91960 $auto$alumacc.cc:474:replace_alu$4462.C[4]
.sym 91961 $abc$46512$n5092
.sym 91963 storage[9][6]
.sym 91964 $abc$46512$n1649
.sym 91967 csrbank4_tuning_word2_w[1]
.sym 91970 spiflash_bus_dat_w[15]
.sym 91971 regs1
.sym 91973 slave_sel_r[2]
.sym 91974 $abc$46512$n6995
.sym 91975 sys_rst
.sym 91976 shared_dat_r[21]
.sym 91977 $abc$46512$n2743
.sym 91978 $abc$46512$n3589
.sym 91979 $abc$46512$n3364
.sym 91980 $abc$46512$n5167_1
.sym 91981 spiflash_bus_adr[3]
.sym 91983 basesoc_sram_we[1]
.sym 91984 $abc$46512$n6005_1
.sym 91985 spiflash_bus_adr[5]
.sym 91986 $abc$46512$n5106
.sym 91987 storage[9][6]
.sym 91990 storage_1[15][0]
.sym 91999 regs1
.sym 92000 $auto$alumacc.cc:474:replace_alu$4483.C[3]
.sym 92002 basesoc_uart_phy_rx_bitcount[2]
.sym 92005 basesoc_uart_rx_fifo_syncfifo_we
.sym 92006 basesoc_uart_phy_rx_bitcount[1]
.sym 92007 $abc$46512$n7075
.sym 92008 $abc$46512$n2699
.sym 92010 basesoc_uart_rx_fifo_level[4]
.sym 92011 basesoc_uart_phy_uart_clk_rxen
.sym 92014 $abc$46512$n7071
.sym 92015 basesoc_uart_phy_rx_busy
.sym 92016 basesoc_uart_phy_rx_bitcount[0]
.sym 92017 basesoc_uart_phy_rx_bitcount[3]
.sym 92021 $abc$46512$n5080
.sym 92022 $abc$46512$n5077
.sym 92023 $abc$46512$n7077
.sym 92026 $abc$46512$n5092
.sym 92030 basesoc_uart_phy_rx_bitcount[1]
.sym 92031 basesoc_uart_phy_rx_bitcount[2]
.sym 92032 basesoc_uart_phy_rx_bitcount[3]
.sym 92033 basesoc_uart_phy_rx_bitcount[0]
.sym 92036 basesoc_uart_phy_rx_bitcount[2]
.sym 92037 basesoc_uart_phy_rx_bitcount[1]
.sym 92038 basesoc_uart_phy_rx_bitcount[0]
.sym 92039 basesoc_uart_phy_rx_bitcount[3]
.sym 92043 $auto$alumacc.cc:474:replace_alu$4483.C[3]
.sym 92044 basesoc_uart_phy_rx_bitcount[3]
.sym 92048 $abc$46512$n7071
.sym 92051 basesoc_uart_phy_rx_busy
.sym 92055 $abc$46512$n7077
.sym 92056 basesoc_uart_phy_rx_busy
.sym 92062 $abc$46512$n7075
.sym 92063 basesoc_uart_phy_rx_busy
.sym 92066 regs1
.sym 92067 basesoc_uart_phy_uart_clk_rxen
.sym 92068 $abc$46512$n5077
.sym 92069 $abc$46512$n5080
.sym 92073 basesoc_uart_rx_fifo_level[4]
.sym 92074 basesoc_uart_rx_fifo_syncfifo_we
.sym 92075 $abc$46512$n5092
.sym 92076 $abc$46512$n2699
.sym 92077 sys_clk_$glb_clk
.sym 92078 sys_rst_$glb_sr
.sym 92081 storage_1[15][4]
.sym 92082 storage_1[15][0]
.sym 92091 basesoc_uart_rx_fifo_syncfifo_we
.sym 92093 sys_rst
.sym 92095 basesoc_uart_rx_fifo_level[3]
.sym 92097 basesoc_uart_rx_fifo_level[0]
.sym 92098 $abc$46512$n6408_1
.sym 92099 basesoc_uart_phy_uart_clk_rxen
.sym 92100 $abc$46512$n8642
.sym 92101 spiflash_bus_dat_w[14]
.sym 92103 sram_bus_dat_w[0]
.sym 92105 $abc$46512$n443
.sym 92106 $abc$46512$n3365
.sym 92107 basesoc_uart_phy_tx_busy
.sym 92110 basesoc_uart_phy_rx_busy
.sym 92111 spiflash_bus_adr[5]
.sym 92113 csrbank4_tuning_word2_w[2]
.sym 92114 basesoc_uart_phy_tx_busy
.sym 92121 $abc$46512$n5082
.sym 92122 $abc$46512$n2697
.sym 92123 basesoc_uart_phy_rx_bitcount[0]
.sym 92125 basesoc_uart_tx_fifo_level[4]
.sym 92129 basesoc_uart_phy_rx_busy
.sym 92130 basesoc_uart_rx_fifo_level[4]
.sym 92133 $abc$46512$n5092
.sym 92136 basesoc_uart_tx_fifo_syncfifo_re
.sym 92145 basesoc_uart_phy_rx_bitcount[1]
.sym 92150 $abc$46512$n5069_1
.sym 92151 sys_rst
.sym 92160 basesoc_uart_phy_rx_bitcount[1]
.sym 92162 basesoc_uart_phy_rx_busy
.sym 92172 sys_rst
.sym 92173 $abc$46512$n5082
.sym 92177 $abc$46512$n5092
.sym 92178 basesoc_uart_rx_fifo_level[4]
.sym 92183 $abc$46512$n5082
.sym 92184 basesoc_uart_phy_rx_busy
.sym 92185 basesoc_uart_phy_rx_bitcount[0]
.sym 92186 sys_rst
.sym 92190 $abc$46512$n5069_1
.sym 92191 basesoc_uart_tx_fifo_syncfifo_re
.sym 92192 basesoc_uart_tx_fifo_level[4]
.sym 92199 $abc$46512$n2697
.sym 92200 sys_clk_$glb_clk
.sym 92201 sys_rst_$glb_sr
.sym 92202 $abc$46512$n7561
.sym 92203 $abc$46512$n7562
.sym 92209 $abc$46512$n443
.sym 92211 spiflash_bus_dat_w[12]
.sym 92214 $abc$46512$n5069_1
.sym 92216 $abc$46512$n2697
.sym 92217 basesoc_uart_phy_rx_bitcount[0]
.sym 92218 storage[5][4]
.sym 92220 $abc$46512$n446
.sym 92221 basesoc_uart_tx_fifo_level[4]
.sym 92222 $abc$46512$n8012
.sym 92223 $abc$46512$n6316_1
.sym 92224 $abc$46512$n5802_1
.sym 92227 spiflash_bus_adr[7]
.sym 92228 spiflash_bus_adr[8]
.sym 92235 $abc$46512$n7561
.sym 92237 $abc$46512$n7562
.sym 92243 regs1
.sym 92244 sram_bus_adr[0]
.sym 92246 sys_rst
.sym 92250 basesoc_uart_phy_rx_r
.sym 92251 $abc$46512$n7173
.sym 92252 $abc$46512$n110
.sym 92253 basesoc_uart_phy_rx_busy
.sym 92255 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 92256 $abc$46512$n6005_1
.sym 92258 sram_bus_adr[1]
.sym 92260 basesoc_uart_phy_uart_clk_rxen
.sym 92263 sram_bus_dat_w[0]
.sym 92264 csrbank4_tuning_word0_w[0]
.sym 92266 csrbank4_tuning_word0_w[1]
.sym 92267 basesoc_uart_phy_tx_busy
.sym 92274 basesoc_uart_phy_rx_r
.sym 92277 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 92279 csrbank4_tuning_word0_w[0]
.sym 92282 basesoc_uart_phy_rx_busy
.sym 92283 regs1
.sym 92284 basesoc_uart_phy_rx_r
.sym 92285 $abc$46512$n6005_1
.sym 92288 basesoc_uart_phy_rx_r
.sym 92289 basesoc_uart_phy_uart_clk_rxen
.sym 92290 regs1
.sym 92291 basesoc_uart_phy_rx_busy
.sym 92301 basesoc_uart_phy_tx_busy
.sym 92303 $abc$46512$n7173
.sym 92306 sram_bus_adr[0]
.sym 92307 $abc$46512$n110
.sym 92308 csrbank4_tuning_word0_w[1]
.sym 92309 sram_bus_adr[1]
.sym 92312 sram_bus_dat_w[0]
.sym 92313 sys_rst
.sym 92320 csrbank4_tuning_word0_w[0]
.sym 92323 sys_clk_$glb_clk
.sym 92324 sys_rst_$glb_sr
.sym 92325 csrbank4_tuning_word0_w[4]
.sym 92326 csrbank4_tuning_word2_w[0]
.sym 92328 csrbank4_tuning_word0_w[3]
.sym 92329 $abc$46512$n5782_1
.sym 92330 csrbank4_tuning_word0_w[0]
.sym 92331 $abc$46512$n5770
.sym 92332 csrbank4_tuning_word0_w[1]
.sym 92338 sram_bus_adr[0]
.sym 92342 sys_rst
.sym 92345 $abc$46512$n8008
.sym 92348 spiflash_bus_adr[4]
.sym 92349 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 92351 csrbank4_tuning_word2_w[2]
.sym 92352 csrbank4_tuning_word0_w[0]
.sym 92354 $abc$46512$n5770
.sym 92355 $abc$46512$n2630
.sym 92356 sram_bus_dat_w[3]
.sym 92357 basesoc_uart_phy_tx_busy
.sym 92358 csrbank4_tuning_word0_w[4]
.sym 92359 sram_bus_adr[1]
.sym 92367 $abc$46512$n112
.sym 92370 $abc$46512$n110
.sym 92371 $abc$46512$n7183
.sym 92372 $abc$46512$n7185
.sym 92373 $abc$46512$n7187
.sym 92375 $abc$46512$n7175
.sym 92376 $abc$46512$n7177
.sym 92378 $abc$46512$n7181
.sym 92384 basesoc_uart_phy_tx_busy
.sym 92401 $abc$46512$n110
.sym 92406 $abc$46512$n7175
.sym 92408 basesoc_uart_phy_tx_busy
.sym 92411 basesoc_uart_phy_tx_busy
.sym 92414 $abc$46512$n7177
.sym 92417 $abc$46512$n7181
.sym 92418 basesoc_uart_phy_tx_busy
.sym 92424 $abc$46512$n7187
.sym 92425 basesoc_uart_phy_tx_busy
.sym 92429 $abc$46512$n112
.sym 92435 basesoc_uart_phy_tx_busy
.sym 92437 $abc$46512$n7185
.sym 92443 $abc$46512$n7183
.sym 92444 basesoc_uart_phy_tx_busy
.sym 92446 sys_clk_$glb_clk
.sym 92447 sys_rst_$glb_sr
.sym 92448 csrbank4_tuning_word1_w[6]
.sym 92450 $abc$46512$n108
.sym 92452 csrbank4_tuning_word2_w[4]
.sym 92453 $abc$46512$n114
.sym 92454 $abc$46512$n5789_1
.sym 92460 csrbank4_tuning_word2_w[1]
.sym 92464 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 92465 $abc$46512$n5097
.sym 92468 $abc$46512$n6447
.sym 92472 spiflash_bus_adr[8]
.sym 92473 spiflash_bus_adr[5]
.sym 92475 basesoc_sram_we[1]
.sym 92477 spiflash_bus_adr[6]
.sym 92478 basesoc_uart_phy_tx_busy
.sym 92491 $abc$46512$n7193
.sym 92492 $abc$46512$n7195
.sym 92493 $abc$46512$n7197
.sym 92496 $abc$46512$n7203
.sym 92497 $abc$46512$n7189
.sym 92499 basesoc_uart_phy_rx_busy
.sym 92502 $abc$46512$n7199
.sym 92503 $abc$46512$n7201
.sym 92515 $abc$46512$n7134
.sym 92517 basesoc_uart_phy_tx_busy
.sym 92524 $abc$46512$n7197
.sym 92525 basesoc_uart_phy_tx_busy
.sym 92529 $abc$46512$n7193
.sym 92530 basesoc_uart_phy_tx_busy
.sym 92535 basesoc_uart_phy_tx_busy
.sym 92537 $abc$46512$n7189
.sym 92540 $abc$46512$n7195
.sym 92542 basesoc_uart_phy_tx_busy
.sym 92547 $abc$46512$n7203
.sym 92549 basesoc_uart_phy_tx_busy
.sym 92552 $abc$46512$n7134
.sym 92554 basesoc_uart_phy_rx_busy
.sym 92558 $abc$46512$n7199
.sym 92559 basesoc_uart_phy_tx_busy
.sym 92564 $abc$46512$n7201
.sym 92566 basesoc_uart_phy_tx_busy
.sym 92569 sys_clk_$glb_clk
.sym 92570 sys_rst_$glb_sr
.sym 92571 $abc$46512$n104
.sym 92580 sram_bus_dat_w[5]
.sym 92583 $PACKER_VCC_NET_$glb_clk
.sym 92584 spiflash_bus_adr[7]
.sym 92585 $abc$46512$n3
.sym 92586 $abc$46512$n2769
.sym 92591 $abc$46512$n2628
.sym 92594 csrbank4_tuning_word1_w[5]
.sym 92596 spiflash_bus_adr[5]
.sym 92603 $abc$46512$n5789_1
.sym 92612 $abc$46512$n7205
.sym 92615 $abc$46512$n7211
.sym 92616 $abc$46512$n7213
.sym 92619 $abc$46512$n7219
.sym 92622 $abc$46512$n7209
.sym 92624 csrbank4_tuning_word2_w[4]
.sym 92626 $abc$46512$n7217
.sym 92638 basesoc_uart_phy_tx_busy
.sym 92645 $abc$46512$n7205
.sym 92646 basesoc_uart_phy_tx_busy
.sym 92651 $abc$46512$n7217
.sym 92653 basesoc_uart_phy_tx_busy
.sym 92664 $abc$46512$n7213
.sym 92665 basesoc_uart_phy_tx_busy
.sym 92670 $abc$46512$n7211
.sym 92672 basesoc_uart_phy_tx_busy
.sym 92675 $abc$46512$n7209
.sym 92677 basesoc_uart_phy_tx_busy
.sym 92684 csrbank4_tuning_word2_w[4]
.sym 92687 basesoc_uart_phy_tx_busy
.sym 92689 $abc$46512$n7219
.sym 92692 sys_clk_$glb_clk
.sym 92693 sys_rst_$glb_sr
.sym 92717 csrbank2_load1_w[6]
.sym 92721 spiflash_bus_adr[6]
.sym 92736 $abc$46512$n7223
.sym 92740 basesoc_uart_phy_tx_busy
.sym 92743 $abc$46512$n7221
.sym 92786 basesoc_uart_phy_tx_busy
.sym 92788 $abc$46512$n7221
.sym 92810 $abc$46512$n7223
.sym 92812 basesoc_uart_phy_tx_busy
.sym 92815 sys_clk_$glb_clk
.sym 92816 sys_rst_$glb_sr
.sym 92821 $abc$46512$n7080
.sym 92948 spiflash_bus_adr[6]
.sym 93167 $PACKER_VCC_NET_$glb_clk
.sym 93180 spiflash_bus_adr[8]
.sym 93182 spiflash_bus_adr[6]
.sym 93185 $abc$46512$n424
.sym 93224 spiflash_bus_adr[6]
.sym 93230 spiflash_bus_adr[8]
.sym 93234 $abc$46512$n424
.sym 93240 spiflash_bus_adr[8]
.sym 93244 spiflash_bus_adr[6]
.sym 93264 $abc$46512$n424
.sym 93282 spiflash_bus_adr[6]
.sym 93291 spiflash_bus_adr[5]
.sym 93292 $abc$46512$n6534
.sym 93293 $abc$46512$n4573
.sym 93294 $abc$46512$n5385
.sym 93297 $abc$46512$n5375
.sym 93298 spiflash_bus_adr[3]
.sym 93301 lm32_cpu.load_store_unit.store_data_m[28]
.sym 93303 spiflash_bus_adr[8]
.sym 93307 spiflash_bus_adr[6]
.sym 93311 spiflash_bus_adr[4]
.sym 93314 $abc$46512$n3670_1
.sym 93332 $PACKER_VCC_NET_$glb_clk
.sym 93339 $abc$46512$n2533
.sym 93342 spiflash_bus_adr[8]
.sym 93344 $abc$46512$n5222
.sym 93350 $PACKER_VCC_NET_$glb_clk
.sym 93352 $abc$46512$n3846
.sym 93354 lm32_cpu.mc_arithmetic.p[18]
.sym 93355 $abc$46512$n5231
.sym 93357 lm32_cpu.mc_arithmetic.a[31]
.sym 93360 lm32_cpu.rst_i
.sym 93364 $PACKER_VCC_NET_$glb_clk
.sym 93370 $abc$46512$n4510
.sym 93371 $abc$46512$n4407_1
.sym 93372 $PACKER_VCC_NET_$glb_clk
.sym 93373 $abc$46512$n4513_1
.sym 93377 lm32_cpu.mc_arithmetic.b[0]
.sym 93379 lm32_cpu.mc_arithmetic.operand_0_d[4]
.sym 93380 lm32_cpu.mc_arithmetic.p[11]
.sym 93381 lm32_cpu.mc_arithmetic.p[11]
.sym 93385 lm32_cpu.mc_arithmetic.t[0]
.sym 93386 lm32_cpu.mc_arithmetic.a[31]
.sym 93387 lm32_cpu.mc_arithmetic.a[4]
.sym 93390 $abc$46512$n3893
.sym 93391 lm32_cpu.mc_arithmetic.t[32]
.sym 93394 $abc$46512$n7912
.sym 93395 $abc$46512$n2533
.sym 93398 lm32_cpu.mc_arithmetic.t[12]
.sym 93399 $abc$46512$n5642
.sym 93401 lm32_cpu.mc_arithmetic.b[0]
.sym 93402 lm32_cpu.mc_arithmetic.p[11]
.sym 93403 $abc$46512$n5642
.sym 93404 $abc$46512$n4513_1
.sym 93408 lm32_cpu.mc_arithmetic.a[31]
.sym 93409 $abc$46512$n7912
.sym 93410 $PACKER_VCC_NET_$glb_clk
.sym 93415 lm32_cpu.mc_arithmetic.b[0]
.sym 93419 $abc$46512$n4407_1
.sym 93420 lm32_cpu.mc_arithmetic.operand_0_d[4]
.sym 93422 $abc$46512$n3893
.sym 93425 lm32_cpu.mc_arithmetic.p[11]
.sym 93426 lm32_cpu.mc_arithmetic.t[32]
.sym 93427 $abc$46512$n4510
.sym 93428 lm32_cpu.mc_arithmetic.t[12]
.sym 93433 lm32_cpu.mc_arithmetic.a[4]
.sym 93437 $PACKER_VCC_NET_$glb_clk
.sym 93443 lm32_cpu.mc_arithmetic.t[32]
.sym 93444 $abc$46512$n4510
.sym 93445 lm32_cpu.mc_arithmetic.t[0]
.sym 93446 lm32_cpu.mc_arithmetic.a[31]
.sym 93447 $abc$46512$n2533
.sym 93448 sys_clk_$glb_clk
.sym 93449 lm32_cpu.rst_i_$glb_sr
.sym 93450 $abc$46512$n6558
.sym 93454 lm32_cpu.mc_arithmetic.p[10]
.sym 93456 $abc$46512$n5399
.sym 93457 spiflash_bus_dat_w[27]
.sym 93458 spiflash_bus_adr[3]
.sym 93460 $abc$46512$n6666
.sym 93461 spiflash_bus_adr[3]
.sym 93463 lm32_cpu.mc_arithmetic.b[0]
.sym 93464 spiflash_bus_adr[8]
.sym 93465 lm32_cpu.mc_arithmetic.operand_0_d[4]
.sym 93466 $abc$46512$n3846
.sym 93467 spiflash_bus_adr[7]
.sym 93469 $abc$46512$n2534
.sym 93471 $abc$46512$n6534
.sym 93472 spiflash_bus_adr[6]
.sym 93473 $abc$46512$n3764_1
.sym 93476 $abc$46512$n3670_1
.sym 93479 $abc$46512$n3766_1
.sym 93483 $abc$46512$n4510
.sym 93484 lm32_cpu.rst_i
.sym 93491 $abc$46512$n4513_1
.sym 93493 $abc$46512$n4573
.sym 93495 lm32_cpu.mc_arithmetic.b[0]
.sym 93496 lm32_cpu.mc_arithmetic.p[12]
.sym 93499 $abc$46512$n4510
.sym 93500 lm32_cpu.mc_arithmetic.t[13]
.sym 93501 lm32_cpu.mc_arithmetic.p[13]
.sym 93502 $abc$46512$n2532
.sym 93503 $abc$46512$n4571
.sym 93504 $abc$46512$n4570
.sym 93505 lm32_cpu.mc_arithmetic.p[9]
.sym 93506 lm32_cpu.mc_arithmetic.t[11]
.sym 93508 $abc$46512$n4567
.sym 93509 lm32_cpu.mc_arithmetic.p[13]
.sym 93511 lm32_cpu.mc_arithmetic.p[11]
.sym 93512 $abc$46512$n5646
.sym 93513 $abc$46512$n4568
.sym 93514 $abc$46512$n4574
.sym 93516 lm32_cpu.mc_arithmetic.t[32]
.sym 93517 $abc$46512$n3846
.sym 93519 lm32_cpu.mc_arithmetic.p[10]
.sym 93520 lm32_cpu.mc_arithmetic.p[12]
.sym 93522 lm32_cpu.mc_arithmetic.t[10]
.sym 93524 lm32_cpu.mc_arithmetic.t[10]
.sym 93525 $abc$46512$n4510
.sym 93526 lm32_cpu.mc_arithmetic.t[32]
.sym 93527 lm32_cpu.mc_arithmetic.p[9]
.sym 93530 $abc$46512$n5646
.sym 93531 $abc$46512$n4513_1
.sym 93532 lm32_cpu.mc_arithmetic.p[13]
.sym 93533 lm32_cpu.mc_arithmetic.b[0]
.sym 93536 $abc$46512$n4568
.sym 93537 $abc$46512$n4567
.sym 93538 lm32_cpu.mc_arithmetic.p[13]
.sym 93539 $abc$46512$n3846
.sym 93544 lm32_cpu.mc_arithmetic.p[10]
.sym 93548 $abc$46512$n4573
.sym 93549 $abc$46512$n4574
.sym 93550 lm32_cpu.mc_arithmetic.p[11]
.sym 93551 $abc$46512$n3846
.sym 93554 $abc$46512$n3846
.sym 93555 $abc$46512$n4570
.sym 93556 $abc$46512$n4571
.sym 93557 lm32_cpu.mc_arithmetic.p[12]
.sym 93560 lm32_cpu.mc_arithmetic.t[13]
.sym 93561 $abc$46512$n4510
.sym 93562 lm32_cpu.mc_arithmetic.t[32]
.sym 93563 lm32_cpu.mc_arithmetic.p[12]
.sym 93566 lm32_cpu.mc_arithmetic.p[10]
.sym 93567 lm32_cpu.mc_arithmetic.t[32]
.sym 93568 $abc$46512$n4510
.sym 93569 lm32_cpu.mc_arithmetic.t[11]
.sym 93570 $abc$46512$n2532
.sym 93571 sys_clk_$glb_clk
.sym 93572 lm32_cpu.rst_i_$glb_sr
.sym 93573 spiflash_bus_adr[6]
.sym 93574 $abc$46512$n4285_1
.sym 93575 $abc$46512$n5399
.sym 93576 $abc$46512$n4576
.sym 93577 lm32_cpu.mc_arithmetic.a[10]
.sym 93578 lm32_cpu.mc_arithmetic.a[11]
.sym 93579 $abc$46512$n4265_1
.sym 93580 $abc$46512$n3820_1
.sym 93584 spiflash_bus_adr[6]
.sym 93586 lm32_cpu.mc_arithmetic.t[13]
.sym 93589 $abc$46512$n4510
.sym 93590 $abc$46512$n2532
.sym 93591 lm32_cpu.mc_arithmetic.b[0]
.sym 93593 $abc$46512$n3767_1
.sym 93595 $abc$46512$n4510
.sym 93596 $abc$46512$n2532
.sym 93597 $abc$46512$n5234
.sym 93599 $abc$46512$n3846
.sym 93600 $abc$46512$n2530
.sym 93601 spiflash_bus_dat_w[27]
.sym 93603 $abc$46512$n3847_1
.sym 93604 lm32_cpu.mc_arithmetic.state[2]
.sym 93605 $abc$46512$n2533
.sym 93607 lm32_cpu.mc_arithmetic.p[21]
.sym 93608 $abc$46512$n1645
.sym 93615 lm32_cpu.mc_arithmetic.p[21]
.sym 93616 $abc$46512$n4544_1
.sym 93617 lm32_cpu.mc_arithmetic.t[21]
.sym 93618 lm32_cpu.mc_arithmetic.p[18]
.sym 93619 $abc$46512$n4513_1
.sym 93620 $abc$46512$n4553_1
.sym 93621 $abc$46512$n5650
.sym 93622 $abc$46512$n4543_1
.sym 93626 $abc$46512$n5644
.sym 93627 lm32_cpu.mc_arithmetic.p[12]
.sym 93628 lm32_cpu.mc_arithmetic.p[20]
.sym 93629 $abc$46512$n3846
.sym 93631 lm32_cpu.mc_arithmetic.p[18]
.sym 93633 $abc$46512$n4561_1
.sym 93634 lm32_cpu.mc_arithmetic.t[32]
.sym 93639 lm32_cpu.mc_arithmetic.b[0]
.sym 93640 $abc$46512$n5656
.sym 93641 $abc$46512$n2532
.sym 93642 $abc$46512$n4562_1
.sym 93643 $abc$46512$n4510
.sym 93644 $abc$46512$n4552_1
.sym 93645 lm32_cpu.mc_arithmetic.p[15]
.sym 93649 lm32_cpu.mc_arithmetic.p[18]
.sym 93653 $abc$46512$n4543_1
.sym 93654 $abc$46512$n3846
.sym 93655 lm32_cpu.mc_arithmetic.p[21]
.sym 93656 $abc$46512$n4544_1
.sym 93659 lm32_cpu.mc_arithmetic.t[32]
.sym 93660 lm32_cpu.mc_arithmetic.p[20]
.sym 93661 $abc$46512$n4510
.sym 93662 lm32_cpu.mc_arithmetic.t[21]
.sym 93665 $abc$46512$n4513_1
.sym 93666 lm32_cpu.mc_arithmetic.p[15]
.sym 93667 $abc$46512$n5650
.sym 93668 lm32_cpu.mc_arithmetic.b[0]
.sym 93671 $abc$46512$n3846
.sym 93672 $abc$46512$n4552_1
.sym 93673 $abc$46512$n4553_1
.sym 93674 lm32_cpu.mc_arithmetic.p[18]
.sym 93677 $abc$46512$n4513_1
.sym 93678 lm32_cpu.mc_arithmetic.b[0]
.sym 93679 $abc$46512$n5644
.sym 93680 lm32_cpu.mc_arithmetic.p[12]
.sym 93683 lm32_cpu.mc_arithmetic.p[18]
.sym 93684 $abc$46512$n5656
.sym 93685 lm32_cpu.mc_arithmetic.b[0]
.sym 93686 $abc$46512$n4513_1
.sym 93689 $abc$46512$n4562_1
.sym 93690 $abc$46512$n3846
.sym 93691 $abc$46512$n4561_1
.sym 93692 lm32_cpu.mc_arithmetic.p[15]
.sym 93693 $abc$46512$n2532
.sym 93694 sys_clk_$glb_clk
.sym 93695 lm32_cpu.rst_i_$glb_sr
.sym 93696 $abc$46512$n6564
.sym 93697 lm32_cpu.load_store_unit.store_data_x[10]
.sym 93698 $abc$46512$n3847_1
.sym 93699 $abc$46512$n4550_1
.sym 93700 lm32_cpu.mc_arithmetic.p[19]
.sym 93701 $abc$46512$n6556_1
.sym 93702 $abc$46512$n4549_1
.sym 93704 spiflash_bus_adr[7]
.sym 93707 spiflash_bus_adr[7]
.sym 93710 lm32_cpu.mc_arithmetic.a[9]
.sym 93712 lm32_cpu.mc_arithmetic.operand_0_d[11]
.sym 93713 $abc$46512$n3820_1
.sym 93714 sram_bus_dat_w[5]
.sym 93715 $abc$46512$n4513_1
.sym 93716 $abc$46512$n3893
.sym 93718 spiflash_bus_adr[8]
.sym 93720 $abc$46512$n3766_1
.sym 93721 lm32_cpu.mc_arithmetic.p[19]
.sym 93722 $abc$46512$n2532
.sym 93723 $abc$46512$n3893
.sym 93725 spiflash_bus_adr[6]
.sym 93727 $abc$46512$n2532
.sym 93728 $abc$46512$n4928
.sym 93729 $PACKER_VCC_NET_$glb_clk
.sym 93730 lm32_cpu.mc_arithmetic.p[23]
.sym 93731 $abc$46512$n2533
.sym 93738 lm32_cpu.mc_arithmetic.t[32]
.sym 93739 lm32_cpu.mc_arithmetic.p[23]
.sym 93741 lm32_cpu.mc_arithmetic.b[0]
.sym 93742 $abc$46512$n3846
.sym 93743 lm32_cpu.mc_arithmetic.p[17]
.sym 93744 $abc$46512$n4556_1
.sym 93746 lm32_cpu.mc_arithmetic.p[21]
.sym 93747 $abc$46512$n4538_1
.sym 93748 $abc$46512$n2532
.sym 93750 $abc$46512$n5660
.sym 93751 $abc$46512$n4513_1
.sym 93752 $abc$46512$n5666
.sym 93753 $abc$46512$n4510
.sym 93754 lm32_cpu.mc_arithmetic.p[23]
.sym 93757 $abc$46512$n4537_1
.sym 93760 $abc$46512$n5662
.sym 93762 $abc$46512$n4547_1
.sym 93763 lm32_cpu.mc_arithmetic.p[17]
.sym 93764 $abc$46512$n4555_1
.sym 93766 $abc$46512$n4546_1
.sym 93767 lm32_cpu.mc_arithmetic.p[20]
.sym 93768 $abc$46512$n5654
.sym 93770 lm32_cpu.mc_arithmetic.p[21]
.sym 93771 $abc$46512$n5662
.sym 93772 lm32_cpu.mc_arithmetic.b[0]
.sym 93773 $abc$46512$n4513_1
.sym 93776 $abc$46512$n4538_1
.sym 93777 lm32_cpu.mc_arithmetic.p[23]
.sym 93778 $abc$46512$n3846
.sym 93779 $abc$46512$n4537_1
.sym 93782 $abc$46512$n4510
.sym 93783 lm32_cpu.mc_arithmetic.t[32]
.sym 93788 lm32_cpu.mc_arithmetic.p[17]
.sym 93789 lm32_cpu.mc_arithmetic.b[0]
.sym 93790 $abc$46512$n4513_1
.sym 93791 $abc$46512$n5654
.sym 93794 $abc$46512$n5666
.sym 93795 $abc$46512$n4513_1
.sym 93796 lm32_cpu.mc_arithmetic.b[0]
.sym 93797 lm32_cpu.mc_arithmetic.p[23]
.sym 93800 lm32_cpu.mc_arithmetic.p[20]
.sym 93801 $abc$46512$n5660
.sym 93802 $abc$46512$n4513_1
.sym 93803 lm32_cpu.mc_arithmetic.b[0]
.sym 93806 $abc$46512$n4547_1
.sym 93807 lm32_cpu.mc_arithmetic.p[20]
.sym 93808 $abc$46512$n4546_1
.sym 93809 $abc$46512$n3846
.sym 93812 $abc$46512$n4556_1
.sym 93813 lm32_cpu.mc_arithmetic.p[17]
.sym 93814 $abc$46512$n3846
.sym 93815 $abc$46512$n4555_1
.sym 93816 $abc$46512$n2532
.sym 93817 sys_clk_$glb_clk
.sym 93818 lm32_cpu.rst_i_$glb_sr
.sym 93819 $abc$46512$n4927
.sym 93821 lm32_cpu.mc_arithmetic.p[17]
.sym 93822 lm32_cpu.mc_arithmetic.state[2]
.sym 93823 $abc$46512$n4510
.sym 93824 spiflash_bus_adr[4]
.sym 93825 spiflash_bus_dat_w[31]
.sym 93829 $abc$46512$n4964
.sym 93830 spiflash_bus_adr[6]
.sym 93833 $abc$46512$n4538_1
.sym 93834 $abc$46512$n5216
.sym 93835 lm32_cpu.mc_arithmetic.p[23]
.sym 93836 $abc$46512$n6565
.sym 93837 $abc$46512$n3764_1
.sym 93838 $abc$46512$n3893
.sym 93840 $abc$46512$n5658
.sym 93841 spiflash_cs_n
.sym 93842 $abc$46512$n3670_1
.sym 93843 lm32_cpu.mc_arithmetic.t[19]
.sym 93844 $abc$46512$n5231
.sym 93845 $abc$46512$n4522
.sym 93846 lm32_cpu.mc_arithmetic.a[31]
.sym 93847 $abc$46512$n4525_1
.sym 93848 $abc$46512$n6571
.sym 93849 lm32_cpu.mc_arithmetic.t[28]
.sym 93852 $PACKER_VCC_NET_$glb_clk
.sym 93853 $abc$46512$n4510
.sym 93854 $abc$46512$n3607
.sym 93860 lm32_cpu.mc_arithmetic.p[30]
.sym 93862 $abc$46512$n5672
.sym 93863 $abc$46512$n3767_1
.sym 93864 $abc$46512$n5676
.sym 93865 lm32_cpu.mc_arithmetic.b[0]
.sym 93866 $abc$46512$n5680
.sym 93867 $abc$46512$n4513_1
.sym 93868 lm32_cpu.mc_arithmetic.p[30]
.sym 93869 $abc$46512$n4517_1
.sym 93871 lm32_cpu.mc_arithmetic.p[28]
.sym 93872 lm32_cpu.mc_arithmetic.t[32]
.sym 93873 lm32_cpu.mc_arithmetic.p[26]
.sym 93874 lm32_cpu.mc_arithmetic.p[29]
.sym 93875 $abc$46512$n3846
.sym 93876 lm32_cpu.mc_arithmetic.t[30]
.sym 93879 $abc$46512$n4510
.sym 93880 $abc$46512$n4510
.sym 93884 $abc$46512$n3766_1
.sym 93885 lm32_cpu.mc_arithmetic.p[27]
.sym 93886 $abc$46512$n4516
.sym 93887 $abc$46512$n2532
.sym 93889 lm32_cpu.mc_arithmetic.t[31]
.sym 93891 $abc$46512$n5674
.sym 93893 $abc$46512$n4517_1
.sym 93894 lm32_cpu.mc_arithmetic.p[30]
.sym 93895 $abc$46512$n3846
.sym 93896 $abc$46512$n4516
.sym 93899 lm32_cpu.mc_arithmetic.p[29]
.sym 93900 $abc$46512$n4510
.sym 93901 lm32_cpu.mc_arithmetic.t[32]
.sym 93902 lm32_cpu.mc_arithmetic.t[30]
.sym 93905 lm32_cpu.mc_arithmetic.p[30]
.sym 93906 $abc$46512$n4513_1
.sym 93907 $abc$46512$n5680
.sym 93908 lm32_cpu.mc_arithmetic.b[0]
.sym 93911 $abc$46512$n3767_1
.sym 93913 $abc$46512$n3766_1
.sym 93917 $abc$46512$n5672
.sym 93918 lm32_cpu.mc_arithmetic.b[0]
.sym 93919 lm32_cpu.mc_arithmetic.p[26]
.sym 93920 $abc$46512$n4513_1
.sym 93923 $abc$46512$n4513_1
.sym 93924 $abc$46512$n5676
.sym 93925 lm32_cpu.mc_arithmetic.b[0]
.sym 93926 lm32_cpu.mc_arithmetic.p[28]
.sym 93929 $abc$46512$n5674
.sym 93930 $abc$46512$n4513_1
.sym 93931 lm32_cpu.mc_arithmetic.p[27]
.sym 93932 lm32_cpu.mc_arithmetic.b[0]
.sym 93935 $abc$46512$n4510
.sym 93936 lm32_cpu.mc_arithmetic.p[30]
.sym 93937 lm32_cpu.mc_arithmetic.t[32]
.sym 93938 lm32_cpu.mc_arithmetic.t[31]
.sym 93939 $abc$46512$n2532
.sym 93940 sys_clk_$glb_clk
.sym 93941 lm32_cpu.rst_i_$glb_sr
.sym 93944 $abc$46512$n5417
.sym 93945 lm32_cpu.mc_arithmetic.state[2]
.sym 93946 $abc$46512$n6035
.sym 93951 lm32_cpu.mc_arithmetic.state[1]
.sym 93952 lm32_cpu.mc_arithmetic.p[28]
.sym 93953 lm32_cpu.sign_extend_d
.sym 93954 spiflash_bus_adr[6]
.sym 93955 $abc$46512$n6539
.sym 93956 $abc$46512$n4923_1
.sym 93957 $abc$46512$n5213
.sym 93958 $auto$alumacc.cc:474:replace_alu$4540.C[31]
.sym 93959 $abc$46512$n4513_1
.sym 93960 spiflash_bus_adr[3]
.sym 93961 spiflash_bus_adr[8]
.sym 93962 $abc$46512$n3847_1
.sym 93963 $abc$46512$n3846
.sym 93964 $abc$46512$n2534
.sym 93965 $abc$46512$n3764_1
.sym 93966 lm32_cpu.mc_arithmetic.t[27]
.sym 93967 $abc$46512$n3670_1
.sym 93968 lm32_cpu.mc_arithmetic.state[2]
.sym 93969 $abc$46512$n3847_1
.sym 93970 $abc$46512$n3766_1
.sym 93971 lm32_cpu.load_store_unit.d_dat_o[29]
.sym 93972 $abc$46512$n3764_1
.sym 93973 $abc$46512$n8627
.sym 93976 lm32_cpu.rst_i
.sym 93983 $abc$46512$n3767_1
.sym 93984 lm32_cpu.mc_arithmetic.t[27]
.sym 93985 $abc$46512$n4510
.sym 93986 lm32_cpu.mc_arithmetic.p[28]
.sym 93987 lm32_cpu.mc_arithmetic.p[26]
.sym 93988 $abc$46512$n4523_1
.sym 93992 $abc$46512$n3766_1
.sym 93993 $abc$46512$n4510
.sym 93994 $abc$46512$n2532
.sym 93995 $abc$46512$n4528
.sym 93996 $abc$46512$n4529_1
.sym 93997 lm32_cpu.mc_arithmetic.p[31]
.sym 93998 $abc$46512$n3846
.sym 93999 $abc$46512$n4526
.sym 94005 $abc$46512$n4522
.sym 94006 lm32_cpu.mc_arithmetic.a[31]
.sym 94007 $abc$46512$n4525_1
.sym 94009 lm32_cpu.mc_arithmetic.t[28]
.sym 94011 lm32_cpu.mc_arithmetic.p[26]
.sym 94012 lm32_cpu.mc_arithmetic.t[32]
.sym 94013 lm32_cpu.mc_arithmetic.p[27]
.sym 94014 spiflash_bus_adr[3]
.sym 94016 lm32_cpu.mc_arithmetic.t[32]
.sym 94017 lm32_cpu.mc_arithmetic.t[27]
.sym 94018 lm32_cpu.mc_arithmetic.p[26]
.sym 94019 $abc$46512$n4510
.sym 94028 $abc$46512$n3766_1
.sym 94029 lm32_cpu.mc_arithmetic.a[31]
.sym 94030 $abc$46512$n3767_1
.sym 94031 lm32_cpu.mc_arithmetic.p[31]
.sym 94034 $abc$46512$n4523_1
.sym 94035 $abc$46512$n3846
.sym 94036 lm32_cpu.mc_arithmetic.p[28]
.sym 94037 $abc$46512$n4522
.sym 94040 $abc$46512$n3846
.sym 94041 lm32_cpu.mc_arithmetic.p[26]
.sym 94042 $abc$46512$n4529_1
.sym 94043 $abc$46512$n4528
.sym 94046 lm32_cpu.mc_arithmetic.t[28]
.sym 94047 lm32_cpu.mc_arithmetic.t[32]
.sym 94048 lm32_cpu.mc_arithmetic.p[27]
.sym 94049 $abc$46512$n4510
.sym 94052 $abc$46512$n4526
.sym 94053 lm32_cpu.mc_arithmetic.p[27]
.sym 94054 $abc$46512$n3846
.sym 94055 $abc$46512$n4525_1
.sym 94061 spiflash_bus_adr[3]
.sym 94062 $abc$46512$n2532
.sym 94063 sys_clk_$glb_clk
.sym 94064 lm32_cpu.rst_i_$glb_sr
.sym 94065 $abc$46512$n5231
.sym 94066 $abc$46512$n5225
.sym 94067 $abc$46512$n7110_1
.sym 94068 $abc$46512$n6570
.sym 94069 $abc$46512$n6538
.sym 94070 $abc$46512$n2533
.sym 94071 $abc$46512$n6544_1
.sym 94074 spiflash_bus_adr[8]
.sym 94075 spiflash_bus_adr[8]
.sym 94076 $abc$46512$n6303
.sym 94077 $abc$46512$n3767_1
.sym 94078 $abc$46512$n8013
.sym 94079 $abc$46512$n6035
.sym 94080 $abc$46512$n4905_1
.sym 94081 $abc$46512$n3365
.sym 94082 $abc$46512$n6535
.sym 94083 $abc$46512$n4933
.sym 94084 $abc$46512$n3365
.sym 94085 lm32_cpu.mc_arithmetic.p[28]
.sym 94086 $abc$46512$n3846
.sym 94087 lm32_cpu.pc_f[12]
.sym 94089 $abc$46512$n6536_1
.sym 94090 $abc$46512$n2567
.sym 94092 lm32_cpu.mc_arithmetic.p[28]
.sym 94097 spiflash_bus_dat_w[27]
.sym 94106 sram_bus_dat_w[5]
.sym 94115 $abc$46512$n3764_1
.sym 94126 spiflash_bus_adr[3]
.sym 94128 lm32_cpu.mc_arithmetic.state[2]
.sym 94130 $abc$46512$n3766_1
.sym 94133 $abc$46512$n8627
.sym 94135 $abc$46512$n2533
.sym 94148 lm32_cpu.mc_arithmetic.state[2]
.sym 94151 spiflash_bus_adr[3]
.sym 94158 $abc$46512$n2533
.sym 94165 $abc$46512$n3764_1
.sym 94176 $abc$46512$n3766_1
.sym 94182 sram_bus_dat_w[5]
.sym 94185 $abc$46512$n8627
.sym 94186 sys_clk_$glb_clk
.sym 94188 spiflash_bus_dat_w[24]
.sym 94189 spiflash_bus_adr[8]
.sym 94190 spiflash_bus_dat_w[27]
.sym 94191 $abc$46512$n5244
.sym 94192 spiflash_bus_adr[6]
.sym 94193 storage[15][1]
.sym 94194 $abc$46512$n6536_1
.sym 94195 spiflash_bus_dat_w[30]
.sym 94196 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 94199 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 94200 $abc$46512$n1649
.sym 94201 $abc$46512$n3764_1
.sym 94203 lm32_cpu.mc_arithmetic.operand_1_d[2]
.sym 94205 $abc$46512$n2534
.sym 94206 spiflash_bus_adr[3]
.sym 94207 storage[7][5]
.sym 94208 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 94210 lm32_cpu.load_store_unit.d_dat_o[28]
.sym 94211 slave_sel_r[0]
.sym 94212 $abc$46512$n5347
.sym 94213 slave_sel_r[0]
.sym 94215 lm32_cpu.m_result_sel_compare_d
.sym 94216 $abc$46512$n6538
.sym 94217 spiflash_bus_adr[6]
.sym 94218 $abc$46512$n2533
.sym 94219 lm32_cpu.pc_f[6]
.sym 94223 $abc$46512$n7086_1
.sym 94229 spiflash_bus_adr[6]
.sym 94231 $abc$46512$n8627
.sym 94234 sram_bus_dat_w[3]
.sym 94235 sram_bus_dat_w[7]
.sym 94241 $abc$46512$n6539
.sym 94243 sram_bus_dat_w[3]
.sym 94262 spiflash_bus_adr[6]
.sym 94275 sram_bus_dat_w[3]
.sym 94281 sram_bus_dat_w[7]
.sym 94289 sram_bus_dat_w[3]
.sym 94292 $abc$46512$n6539
.sym 94298 spiflash_bus_adr[6]
.sym 94308 $abc$46512$n8627
.sym 94309 sys_clk_$glb_clk
.sym 94311 spiflash_bus_adr[6]
.sym 94312 lm32_cpu.branch_target_d[4]
.sym 94313 lm32_cpu.load_store_unit.d_dat_o[9]
.sym 94314 lm32_cpu.pc_d[9]
.sym 94315 spiflash_bus_adr[6]
.sym 94316 lm32_cpu.instruction_unit.icache.tmem_write_data[0]
.sym 94317 lm32_cpu.pc_f[8]
.sym 94320 spiflash_bus_adr[8]
.sym 94321 spiflash_bus_adr[8]
.sym 94323 $abc$46512$n5222
.sym 94324 spiflash_bus_adr[4]
.sym 94325 $abc$46512$n4954
.sym 94326 $abc$46512$n3893
.sym 94327 $abc$46512$n1649
.sym 94328 $abc$46512$n4954
.sym 94329 $abc$46512$n3764_1
.sym 94330 lm32_cpu.mc_arithmetic.operand_1_d[3]
.sym 94331 sram_bus_dat_w[3]
.sym 94332 lm32_cpu.load_store_unit.d_dat_o[27]
.sym 94333 lm32_cpu.mc_arithmetic.operand_1_d[4]
.sym 94334 lm32_cpu.valid_d
.sym 94336 lm32_cpu.valid_d
.sym 94341 lm32_cpu.pc_f[21]
.sym 94343 lm32_cpu.instruction_unit.instruction_d[3]
.sym 94344 $abc$46512$n6546
.sym 94345 $abc$46512$n4964
.sym 94346 $abc$46512$n3607
.sym 94354 $abc$46512$n2528
.sym 94355 storage[7][7]
.sym 94356 storage[3][3]
.sym 94357 grant
.sym 94358 lm32_cpu.load_store_unit.d_adr_o[8]
.sym 94359 lm32_cpu.instruction_unit.icache_refill_address[18]
.sym 94362 lm32_cpu.instruction_unit.i_adr_o[8]
.sym 94363 storage[3][7]
.sym 94364 lm32_cpu.instruction_unit.icache_refill_address[14]
.sym 94366 storage[7][3]
.sym 94367 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 94374 spiflash_bus_adr[8]
.sym 94377 $abc$46512$n6666
.sym 94380 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 94386 lm32_cpu.instruction_unit.i_adr_o[8]
.sym 94387 lm32_cpu.load_store_unit.d_adr_o[8]
.sym 94388 grant
.sym 94393 lm32_cpu.instruction_unit.icache_refill_address[18]
.sym 94397 storage[3][7]
.sym 94398 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 94399 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 94400 storage[7][7]
.sym 94403 storage[7][3]
.sym 94404 storage[3][3]
.sym 94405 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 94406 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 94411 $abc$46512$n6666
.sym 94418 spiflash_bus_adr[8]
.sym 94422 lm32_cpu.instruction_unit.icache_refill_address[14]
.sym 94428 spiflash_bus_adr[8]
.sym 94431 $abc$46512$n2528
.sym 94432 sys_clk_$glb_clk
.sym 94433 lm32_cpu.rst_i_$glb_sr
.sym 94434 lm32_cpu.pc_f[8]
.sym 94435 $abc$46512$n7168_1
.sym 94436 $abc$46512$n3694_1
.sym 94437 $abc$46512$n3723_1
.sym 94438 lm32_cpu.pc_f[9]
.sym 94439 lm32_cpu.pc_d[9]
.sym 94440 lm32_cpu.pc_f[23]
.sym 94441 lm32_cpu.pc_d[14]
.sym 94445 spiflash_bus_adr[6]
.sym 94446 spiflash_bus_adr[6]
.sym 94447 lm32_cpu.pc_f[20]
.sym 94448 spiflash_bus_adr[3]
.sym 94449 lm32_cpu.pc_d[9]
.sym 94450 $abc$46512$n4966
.sym 94452 lm32_cpu.instruction_unit.icache_refill_address[14]
.sym 94457 lm32_cpu.load_store_unit.d_dat_o[9]
.sym 94458 lm32_cpu.pc_f[25]
.sym 94459 lm32_cpu.instruction_unit.icache_refill_request
.sym 94460 lm32_cpu.pc_f[3]
.sym 94461 lm32_cpu.pc_d[9]
.sym 94462 lm32_cpu.pc_f[14]
.sym 94463 $abc$46512$n5416
.sym 94464 $abc$46512$n2453
.sym 94465 lm32_cpu.pc_d[14]
.sym 94466 $abc$46512$n5428
.sym 94467 lm32_cpu.load_store_unit.d_dat_o[10]
.sym 94468 lm32_cpu.instruction_unit.branch_predict_address_d[14]
.sym 94469 $abc$46512$n7150_1
.sym 94475 grant
.sym 94477 $abc$46512$n3609
.sym 94480 lm32_cpu.instruction_unit.icache.tmem_write_data[0]
.sym 94483 lm32_cpu.instruction_unit.icache_refill_request
.sym 94484 lm32_cpu.instruction_unit.i_adr_o[20]
.sym 94489 lm32_cpu.instruction_unit.icache_refill_address[14]
.sym 94491 lm32_cpu.instruction_unit.icache_refill_data[0]
.sym 94492 lm32_cpu.load_store_unit.d_adr_o[20]
.sym 94493 $abc$46512$n6331
.sym 94496 lm32_cpu.valid_d
.sym 94498 lm32_cpu.pc_f[14]
.sym 94499 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.ra[6]
.sym 94504 lm32_cpu.instruction_unit.pc_a[8]
.sym 94506 $abc$46512$n3607
.sym 94510 $abc$46512$n6331
.sym 94514 lm32_cpu.instruction_unit.icache.tmem_write_data[0]
.sym 94520 lm32_cpu.instruction_unit.pc_a[8]
.sym 94522 $abc$46512$n3607
.sym 94523 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.ra[6]
.sym 94529 lm32_cpu.instruction_unit.icache_refill_data[0]
.sym 94533 lm32_cpu.instruction_unit.icache_refill_address[14]
.sym 94538 lm32_cpu.instruction_unit.icache_refill_request
.sym 94539 $abc$46512$n3609
.sym 94540 lm32_cpu.valid_d
.sym 94545 lm32_cpu.pc_f[14]
.sym 94551 grant
.sym 94552 lm32_cpu.load_store_unit.d_adr_o[20]
.sym 94553 lm32_cpu.instruction_unit.i_adr_o[20]
.sym 94555 sys_clk_$glb_clk
.sym 94557 lm32_cpu.instruction_unit.icache_refill_data[12]
.sym 94558 $abc$46512$n2453
.sym 94559 $abc$46512$n5695
.sym 94560 lm32_cpu.instruction_unit.icache_refill_data[26]
.sym 94561 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 94562 lm32_cpu.instruction_unit.icache_refill_data[24]
.sym 94563 $abc$46512$n6331
.sym 94564 $abc$46512$n5185_1
.sym 94567 $abc$46512$n424
.sym 94568 lm32_cpu.load_store_unit.store_data_m[29]
.sym 94569 lm32_cpu.pc_f[10]
.sym 94570 lm32_cpu.pc_f[23]
.sym 94571 lm32_cpu.instruction_unit.icache_refill_address[18]
.sym 94572 lm32_cpu.instruction_unit.icache.tmem_write_address[2]
.sym 94573 lm32_cpu.instruction_unit.icache_refill_address[17]
.sym 94574 lm32_cpu.instruction_unit.icache_refill_address[18]
.sym 94575 $abc$46512$n6331
.sym 94576 sram_bus_dat_w[0]
.sym 94577 lm32_cpu.instruction_unit.icache_refill_address[22]
.sym 94578 lm32_cpu.pc_f[10]
.sym 94579 $abc$46512$n7022
.sym 94580 lm32_cpu.branch_target_x[8]
.sym 94581 lm32_cpu.instruction_unit.pc_a[8]
.sym 94582 $abc$46512$n6672
.sym 94583 lm32_cpu.size_d[0]
.sym 94584 lm32_cpu.pc_f[14]
.sym 94585 $abc$46512$n5875
.sym 94586 lm32_cpu.instruction_unit.instruction_d[10]
.sym 94587 lm32_cpu.load_store_unit.d_dat_o[8]
.sym 94588 $abc$46512$n5458
.sym 94589 lm32_cpu.instruction_unit.i_adr_o[4]
.sym 94590 lm32_cpu.instruction_unit.icache_refill_address[15]
.sym 94591 lm32_cpu.logic_op_d[3]
.sym 94592 $abc$46512$n2453
.sym 94601 lm32_cpu.instruction_unit.branch_target_m[9]
.sym 94604 lm32_cpu.valid_d
.sym 94605 lm32_cpu.pc_x[9]
.sym 94608 lm32_cpu.load_store_unit.store_data_m[8]
.sym 94612 lm32_cpu.instruction_unit.icache.branch_predict_taken_d
.sym 94615 $abc$46512$n2453
.sym 94616 lm32_cpu.load_store_unit.store_data_m[10]
.sym 94617 lm32_cpu.instruction_unit.instruction_d[2]
.sym 94620 lm32_cpu.pc_f[3]
.sym 94624 lm32_cpu.load_store_unit.store_data_m[28]
.sym 94625 $abc$46512$n2567
.sym 94627 $abc$46512$n5183_1
.sym 94631 lm32_cpu.pc_f[3]
.sym 94639 lm32_cpu.instruction_unit.instruction_d[2]
.sym 94643 lm32_cpu.load_store_unit.store_data_m[10]
.sym 94649 $abc$46512$n2453
.sym 94658 lm32_cpu.load_store_unit.store_data_m[28]
.sym 94662 lm32_cpu.valid_d
.sym 94663 lm32_cpu.instruction_unit.icache.branch_predict_taken_d
.sym 94667 $abc$46512$n5183_1
.sym 94668 lm32_cpu.pc_x[9]
.sym 94670 lm32_cpu.instruction_unit.branch_target_m[9]
.sym 94673 lm32_cpu.load_store_unit.store_data_m[8]
.sym 94677 $abc$46512$n2567
.sym 94678 sys_clk_$glb_clk
.sym 94679 lm32_cpu.rst_i_$glb_sr
.sym 94680 lm32_cpu.pc_d[22]
.sym 94681 lm32_cpu.pc_f[22]
.sym 94682 $abc$46512$n4964
.sym 94683 $abc$46512$n5402
.sym 94684 lm32_cpu.pc_f[6]
.sym 94685 lm32_cpu.instruction_unit.instruction_d[7]
.sym 94686 lm32_cpu.pc_f[12]
.sym 94687 $abc$46512$n5430
.sym 94688 lm32_cpu.instruction_unit.icache_refill_address[11]
.sym 94689 $abc$46512$n5823
.sym 94691 $abc$46512$n6678
.sym 94692 lm32_cpu.pc_f[20]
.sym 94694 $abc$46512$n4964
.sym 94696 shared_dat_r[24]
.sym 94697 $abc$46512$n5185_1
.sym 94698 lm32_cpu.branch_target_d[6]
.sym 94699 shared_dat_r[12]
.sym 94700 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 94701 lm32_cpu.pc_f[21]
.sym 94702 $abc$46512$n6329
.sym 94704 lm32_cpu.pc_f[15]
.sym 94705 lm32_cpu.load_store_unit.d_dat_o[10]
.sym 94706 lm32_cpu.size_d[1]
.sym 94707 lm32_cpu.m_result_sel_compare_d
.sym 94708 $abc$46512$n6538
.sym 94709 lm32_cpu.instruction_unit.pc_a[6]
.sym 94710 lm32_cpu.pc_f[14]
.sym 94711 lm32_cpu.pc_f[13]
.sym 94712 $abc$46512$n5194_1
.sym 94713 lm32_cpu.size_d[0]
.sym 94714 lm32_cpu.instruction_unit.instruction_d[5]
.sym 94715 $abc$46512$n5483_1
.sym 94721 $abc$46512$n5443_1
.sym 94724 $abc$46512$n5422_1
.sym 94726 $abc$46512$n3609
.sym 94727 lm32_cpu.instruction_unit.branch_predict_address_d[13]
.sym 94729 $abc$46512$n5442
.sym 94730 $abc$46512$n5444
.sym 94731 $abc$46512$n5427_1
.sym 94732 $abc$46512$n2453
.sym 94734 $abc$46512$n4964
.sym 94736 $abc$46512$n5424_1
.sym 94738 $abc$46512$n5428
.sym 94739 $abc$46512$n7150_1
.sym 94740 lm32_cpu.instruction_unit.branch_predict_address_d[14]
.sym 94741 $abc$46512$n6303
.sym 94743 $abc$46512$n5423_1
.sym 94744 $abc$46512$n6678
.sym 94747 lm32_cpu.instruction_unit.branch_predict_address_d[19]
.sym 94749 $abc$46512$n6677
.sym 94750 $abc$46512$n5426
.sym 94751 lm32_cpu.instruction_unit.branch_predict_address_d[15]
.sym 94754 $abc$46512$n4964
.sym 94755 lm32_cpu.instruction_unit.branch_predict_address_d[19]
.sym 94756 $abc$46512$n5443_1
.sym 94760 $abc$46512$n6677
.sym 94761 $abc$46512$n6303
.sym 94762 $abc$46512$n6678
.sym 94763 $abc$46512$n7150_1
.sym 94766 lm32_cpu.instruction_unit.branch_predict_address_d[13]
.sym 94772 lm32_cpu.instruction_unit.branch_predict_address_d[14]
.sym 94773 $abc$46512$n5423_1
.sym 94775 $abc$46512$n4964
.sym 94779 $abc$46512$n5428
.sym 94780 $abc$46512$n5426
.sym 94781 $abc$46512$n3609
.sym 94784 $abc$46512$n5427_1
.sym 94786 lm32_cpu.instruction_unit.branch_predict_address_d[15]
.sym 94787 $abc$46512$n4964
.sym 94790 $abc$46512$n5444
.sym 94791 $abc$46512$n3609
.sym 94793 $abc$46512$n5442
.sym 94796 $abc$46512$n5422_1
.sym 94797 $abc$46512$n5424_1
.sym 94798 $abc$46512$n3609
.sym 94800 $abc$46512$n2453
.sym 94801 sys_clk_$glb_clk
.sym 94802 lm32_cpu.rst_i_$glb_sr
.sym 94803 lm32_cpu.instruction_unit.i_adr_o[17]
.sym 94804 lm32_cpu.instruction_unit.i_adr_o[18]
.sym 94805 $abc$46512$n5454
.sym 94806 $abc$46512$n5458
.sym 94807 $abc$46512$n6677
.sym 94808 lm32_cpu.instruction_unit.i_adr_o[22]
.sym 94809 $abc$46512$n5423_1
.sym 94810 lm32_cpu.instruction_unit.i_adr_o[14]
.sym 94812 $abc$46512$n7018
.sym 94814 lm32_cpu.instruction_unit.instruction_d[4]
.sym 94815 $abc$46512$n5431_1
.sym 94816 lm32_cpu.instruction_unit.i_adr_o[13]
.sym 94818 $abc$46512$n5414
.sym 94819 lm32_cpu.pc_f[28]
.sym 94820 $abc$46512$n5430
.sym 94821 $abc$46512$n3670_1
.sym 94822 $abc$46512$n3609
.sym 94823 $abc$46512$n6321
.sym 94824 lm32_cpu.instruction_unit.icache_refill_address[27]
.sym 94825 lm32_cpu.pc_f[27]
.sym 94826 $abc$46512$n5444
.sym 94827 lm32_cpu.instruction_unit.instruction_d[3]
.sym 94829 $abc$46512$n7150_1
.sym 94830 $abc$46512$n4964
.sym 94831 lm32_cpu.sign_extend_d
.sym 94832 $abc$46512$n6546
.sym 94833 lm32_cpu.instruction_unit.instruction_d[7]
.sym 94834 $abc$46512$n5132
.sym 94835 $abc$46512$n5447_1
.sym 94836 lm32_cpu.pc_f[19]
.sym 94837 lm32_cpu.logic_op_d[3]
.sym 94838 lm32_cpu.instruction_unit.instruction_d[2]
.sym 94845 lm32_cpu.instruction_unit.branch_predict_address_d[13]
.sym 94848 $abc$46512$n7150_1
.sym 94849 $abc$46512$n6671
.sym 94851 $abc$46512$n5439_1
.sym 94852 $abc$46512$n6672
.sym 94853 lm32_cpu.branch_target_d[8]
.sym 94854 $abc$46512$n5418_1
.sym 94855 $abc$46512$n5420_1
.sym 94857 $abc$46512$n5419
.sym 94861 $abc$46512$n5195
.sym 94862 $abc$46512$n2453
.sym 94864 lm32_cpu.instruction_unit.branch_predict_address_d[18]
.sym 94865 $abc$46512$n3609
.sym 94866 $abc$46512$n4964
.sym 94869 lm32_cpu.pc_f[21]
.sym 94871 $abc$46512$n6303
.sym 94872 $abc$46512$n5194_1
.sym 94873 $abc$46512$n5440
.sym 94874 $abc$46512$n5438
.sym 94875 $abc$46512$n5193
.sym 94878 $abc$46512$n5195
.sym 94879 $abc$46512$n5193
.sym 94880 $abc$46512$n3609
.sym 94883 $abc$46512$n5418_1
.sym 94884 $abc$46512$n5420_1
.sym 94885 $abc$46512$n3609
.sym 94889 $abc$46512$n4964
.sym 94890 lm32_cpu.instruction_unit.branch_predict_address_d[13]
.sym 94891 $abc$46512$n5419
.sym 94895 $abc$46512$n5438
.sym 94897 $abc$46512$n3609
.sym 94898 $abc$46512$n5440
.sym 94901 $abc$46512$n7150_1
.sym 94902 $abc$46512$n6671
.sym 94903 $abc$46512$n6303
.sym 94904 $abc$46512$n6672
.sym 94910 lm32_cpu.pc_f[21]
.sym 94913 lm32_cpu.instruction_unit.branch_predict_address_d[18]
.sym 94915 $abc$46512$n4964
.sym 94916 $abc$46512$n5439_1
.sym 94919 $abc$46512$n5194_1
.sym 94920 $abc$46512$n4964
.sym 94922 lm32_cpu.branch_target_d[8]
.sym 94923 $abc$46512$n2453
.sym 94924 sys_clk_$glb_clk
.sym 94925 lm32_cpu.rst_i_$glb_sr
.sym 94926 $abc$46512$n6676
.sym 94927 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.ra[5]
.sym 94928 lm32_cpu.instruction_unit.pc_a[6]
.sym 94929 $abc$46512$n5685
.sym 94930 $abc$46512$n5207
.sym 94931 $abc$46512$n5423_1
.sym 94932 $abc$46512$n6680
.sym 94933 $abc$46512$n6668
.sym 94934 lm32_cpu.pc_f[4]
.sym 94936 sram_bus_dat_w[0]
.sym 94937 spiflash_bus_adr[3]
.sym 94938 lm32_cpu.instruction_unit.pc_a[8]
.sym 94939 lm32_cpu.instruction_unit.branch_predict_address_d[17]
.sym 94940 lm32_cpu.instruction_unit.icache_refill_address[16]
.sym 94941 lm32_cpu.pc_f[1]
.sym 94942 $abc$46512$n6959
.sym 94943 $abc$46512$n5455_1
.sym 94944 $abc$46512$n7150_1
.sym 94945 lm32_cpu.instruction_unit.branch_predict_address_d[21]
.sym 94947 lm32_cpu.instruction_unit.icache_refill_address[12]
.sym 94948 $abc$46512$n5459_1
.sym 94949 lm32_cpu.pc_f[24]
.sym 94951 lm32_cpu.instruction_unit.instruction_d[12]
.sym 94952 lm32_cpu.instruction_unit.icache_refill_request
.sym 94953 lm32_cpu.pc_f[18]
.sym 94954 lm32_cpu.instruction_unit.instruction_d[15]
.sym 94955 lm32_cpu.load_store_unit.d_dat_o[10]
.sym 94956 lm32_cpu.pc_f[29]
.sym 94958 $abc$46512$n3609
.sym 94959 lm32_cpu.instruction_unit.instruction_d[14]
.sym 94960 $abc$46512$n6307
.sym 94961 lm32_cpu.pc_f[25]
.sym 94969 $abc$46512$n3609
.sym 94971 lm32_cpu.instruction_unit.branch_predict_address_d[10]
.sym 94972 $abc$46512$n6668
.sym 94973 $abc$46512$n6673
.sym 94978 $abc$46512$n6670
.sym 94979 $abc$46512$n6674
.sym 94981 $abc$46512$n6675
.sym 94982 $abc$46512$n6667
.sym 94983 $abc$46512$n6676
.sym 94984 $abc$46512$n6669
.sym 94985 $abc$46512$n5483_1
.sym 94986 $abc$46512$n5484
.sym 94987 $abc$46512$n5482
.sym 94988 lm32_cpu.instruction_unit.branch_predict_address_d[29]
.sym 94989 $abc$46512$n7150_1
.sym 94990 $abc$46512$n4964
.sym 94992 lm32_cpu.instruction_unit.branch_predict_address_d[20]
.sym 94994 $abc$46512$n2453
.sym 94995 $abc$46512$n5447_1
.sym 94996 $abc$46512$n5407_1
.sym 94997 $abc$46512$n6303
.sym 95000 lm32_cpu.instruction_unit.branch_predict_address_d[10]
.sym 95002 $abc$46512$n5407_1
.sym 95003 $abc$46512$n4964
.sym 95006 $abc$46512$n5447_1
.sym 95007 lm32_cpu.instruction_unit.branch_predict_address_d[20]
.sym 95008 $abc$46512$n4964
.sym 95012 $abc$46512$n6673
.sym 95013 $abc$46512$n6674
.sym 95014 $abc$46512$n7150_1
.sym 95015 $abc$46512$n6303
.sym 95018 $abc$46512$n6669
.sym 95019 $abc$46512$n7150_1
.sym 95020 $abc$46512$n6303
.sym 95021 $abc$46512$n6670
.sym 95025 $abc$46512$n4964
.sym 95026 $abc$46512$n5483_1
.sym 95027 lm32_cpu.instruction_unit.branch_predict_address_d[29]
.sym 95030 $abc$46512$n6303
.sym 95031 $abc$46512$n6676
.sym 95032 $abc$46512$n6675
.sym 95033 $abc$46512$n7150_1
.sym 95036 $abc$46512$n6667
.sym 95037 $abc$46512$n6668
.sym 95038 $abc$46512$n7150_1
.sym 95039 $abc$46512$n6303
.sym 95043 $abc$46512$n3609
.sym 95044 $abc$46512$n5484
.sym 95045 $abc$46512$n5482
.sym 95046 $abc$46512$n2453
.sym 95047 sys_clk_$glb_clk
.sym 95048 lm32_cpu.rst_i_$glb_sr
.sym 95049 $abc$46512$n6305
.sym 95050 $abc$46512$n6669
.sym 95051 lm32_cpu.instruction_unit.icache_refill_data[5]
.sym 95052 $abc$46512$n6307
.sym 95053 lm32_cpu.instruction_unit.instruction_d[12]
.sym 95054 lm32_cpu.instruction_unit.icache_refill_data[6]
.sym 95055 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.ra[5]
.sym 95056 $abc$46512$n4986_1
.sym 95060 spiflash_bus_adr[6]
.sym 95061 $abc$46512$n5419
.sym 95062 $abc$46512$n5216_1
.sym 95063 $abc$46512$n5439_1
.sym 95064 $abc$46512$n6329
.sym 95065 $abc$46512$n7150_1
.sym 95066 lm32_cpu.instruction_unit.icache_restart_request
.sym 95067 lm32_cpu.load_store_unit.d_adr_o[18]
.sym 95068 $abc$46512$n5236_1
.sym 95069 $abc$46512$n6673
.sym 95070 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 95071 $abc$46512$n6346
.sym 95072 lm32_cpu.instruction_unit.pc_a[6]
.sym 95073 lm32_cpu.instruction_unit.instruction_d[10]
.sym 95074 lm32_cpu.size_d[0]
.sym 95075 lm32_cpu.logic_op_d[3]
.sym 95077 $abc$46512$n5182_1
.sym 95078 lm32_cpu.instruction_unit.icache_refill_data[1]
.sym 95079 lm32_cpu.load_store_unit.d_dat_o[8]
.sym 95080 $abc$46512$n2453
.sym 95081 lm32_cpu.instruction_unit.i_adr_o[4]
.sym 95082 $abc$46512$n5407_1
.sym 95083 $abc$46512$n7150_1
.sym 95084 $abc$46512$n2453
.sym 95092 $abc$46512$n7550
.sym 95093 $abc$46512$n6303
.sym 95094 $abc$46512$n6303
.sym 95097 $abc$46512$n6305
.sym 95098 $abc$46512$n7551
.sym 95101 $abc$46512$n7150_1
.sym 95102 $abc$46512$n5467_1
.sym 95104 $abc$46512$n6304
.sym 95105 $abc$46512$n5466
.sym 95107 $abc$46512$n7553
.sym 95108 $abc$46512$n2453
.sym 95109 $abc$46512$n7552
.sym 95111 $abc$46512$n7554
.sym 95112 lm32_cpu.instruction_unit.branch_predict_address_d[25]
.sym 95113 $abc$46512$n6306
.sym 95114 $abc$46512$n7555
.sym 95116 $abc$46512$n4964
.sym 95118 $abc$46512$n3609
.sym 95119 $abc$46512$n5468
.sym 95120 $abc$46512$n6307
.sym 95121 $abc$46512$n6303
.sym 95129 $abc$46512$n6304
.sym 95130 $abc$46512$n7150_1
.sym 95131 $abc$46512$n6305
.sym 95132 $abc$46512$n6303
.sym 95135 $abc$46512$n7150_1
.sym 95136 $abc$46512$n6303
.sym 95137 $abc$46512$n7550
.sym 95138 $abc$46512$n7551
.sym 95142 $abc$46512$n5466
.sym 95143 $abc$46512$n3609
.sym 95144 $abc$46512$n5468
.sym 95147 $abc$46512$n6303
.sym 95148 $abc$46512$n6307
.sym 95149 $abc$46512$n7150_1
.sym 95150 $abc$46512$n6306
.sym 95153 $abc$46512$n7552
.sym 95154 $abc$46512$n6303
.sym 95155 $abc$46512$n7553
.sym 95156 $abc$46512$n7150_1
.sym 95159 $abc$46512$n7150_1
.sym 95160 $abc$46512$n7554
.sym 95161 $abc$46512$n6303
.sym 95162 $abc$46512$n7555
.sym 95165 $abc$46512$n4964
.sym 95166 lm32_cpu.instruction_unit.branch_predict_address_d[25]
.sym 95167 $abc$46512$n5467_1
.sym 95169 $abc$46512$n2453
.sym 95170 sys_clk_$glb_clk
.sym 95171 lm32_cpu.rst_i_$glb_sr
.sym 95172 lm32_cpu.instruction_unit.instruction_d[12]
.sym 95173 lm32_cpu.rst_i
.sym 95174 lm32_cpu.instruction_unit.bus_error_d
.sym 95175 $abc$46512$n7552
.sym 95176 lm32_cpu.instruction_unit.instruction_d[14]
.sym 95177 lm32_cpu.instruction_unit.instruction_d[11]
.sym 95178 lm32_cpu.instruction_unit.instruction_d[13]
.sym 95179 $abc$46512$n6306
.sym 95181 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 95182 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 95183 spiflash_bus_adr[7]
.sym 95184 lm32_cpu.pc_f[20]
.sym 95186 lm32_cpu.logic_op_d[3]
.sym 95188 $abc$46512$n6667
.sym 95189 lm32_cpu.instruction_unit.icache_refill_data[9]
.sym 95190 $abc$46512$n5467_1
.sym 95191 lm32_cpu.load_store_unit.d_dat_o[14]
.sym 95193 $abc$46512$n3607
.sym 95194 $abc$46512$n5203
.sym 95195 lm32_cpu.pc_x[2]
.sym 95196 $abc$46512$n1645
.sym 95197 lm32_cpu.load_store_unit.d_dat_o[10]
.sym 95198 lm32_cpu.size_d[1]
.sym 95199 grant
.sym 95200 lm32_cpu.size_d[0]
.sym 95204 lm32_cpu.pc_m[9]
.sym 95205 $abc$46512$n6538
.sym 95206 shared_dat_r[15]
.sym 95207 $abc$46512$n6303
.sym 95214 $abc$46512$n6303
.sym 95216 $abc$46512$n6301
.sym 95217 $abc$46512$n6302
.sym 95219 $abc$46512$n6316
.sym 95220 $abc$46512$n7551
.sym 95224 $abc$46512$n7547
.sym 95225 $abc$46512$n7557
.sym 95226 $abc$46512$n7548
.sym 95227 lm32_cpu.operand_m[29]
.sym 95228 $abc$46512$n7546
.sym 95233 $abc$46512$n6303
.sym 95236 $abc$46512$n6317
.sym 95240 $abc$46512$n2453
.sym 95243 $abc$46512$n7150_1
.sym 95244 $abc$46512$n7549
.sym 95247 $abc$46512$n7551
.sym 95252 lm32_cpu.operand_m[29]
.sym 95258 $abc$46512$n6303
.sym 95259 $abc$46512$n7150_1
.sym 95260 $abc$46512$n6316
.sym 95261 $abc$46512$n6317
.sym 95266 $abc$46512$n6303
.sym 95271 $abc$46512$n7557
.sym 95276 $abc$46512$n6303
.sym 95277 $abc$46512$n7548
.sym 95278 $abc$46512$n7150_1
.sym 95279 $abc$46512$n7549
.sym 95282 $abc$46512$n7546
.sym 95283 $abc$46512$n6303
.sym 95284 $abc$46512$n7547
.sym 95285 $abc$46512$n7150_1
.sym 95288 $abc$46512$n6301
.sym 95289 $abc$46512$n6302
.sym 95290 $abc$46512$n7150_1
.sym 95291 $abc$46512$n6303
.sym 95292 $abc$46512$n2453
.sym 95293 sys_clk_$glb_clk
.sym 95294 lm32_cpu.rst_i_$glb_sr
.sym 95295 lm32_cpu.instruction_unit.icache_refill_data[2]
.sym 95296 lm32_cpu.instruction_unit.icache_refill_data[13]
.sym 95297 lm32_cpu.instruction_unit.icache_refill_data[15]
.sym 95298 lm32_cpu.instruction_unit.icache_refill_data[5]
.sym 95300 spiflash_bus_adr[2]
.sym 95301 lm32_cpu.instruction_unit.icache_refill_data[11]
.sym 95302 $abc$46512$n6317
.sym 95304 $abc$46512$n4964
.sym 95305 spiflash_bus_adr[8]
.sym 95306 spiflash_bus_adr[6]
.sym 95308 $abc$46512$n6338
.sym 95309 lm32_cpu.size_d[1]
.sym 95311 lm32_cpu.pc_f[28]
.sym 95312 lm32_cpu.pc_f[24]
.sym 95313 storage_1[15][5]
.sym 95314 lm32_cpu.pc_x[9]
.sym 95315 $abc$46512$n3609
.sym 95316 $abc$46512$n1649
.sym 95317 lm32_cpu.pc_f[27]
.sym 95318 lm32_cpu.instruction_unit.bus_error_d
.sym 95319 spiflash_sr[27]
.sym 95320 lm32_cpu.instruction_unit.icache_refill_data[1]
.sym 95321 $abc$46512$n6035
.sym 95322 lm32_cpu.instruction_unit.icache_refill_data[28]
.sym 95323 spiflash_bus_adr[5]
.sym 95324 $abc$46512$n3751_1
.sym 95325 $abc$46512$n6546
.sym 95326 lm32_cpu.load_store_unit.d_adr_o[4]
.sym 95328 lm32_cpu.instruction_unit.icache_refill_data[2]
.sym 95329 $abc$46512$n7150_1
.sym 95330 shared_dat_r[11]
.sym 95338 lm32_cpu.instruction_unit.icache_refill_data[28]
.sym 95339 lm32_cpu.load_store_unit.d_adr_o[9]
.sym 95342 lm32_cpu.instruction_unit.instruction_d[13]
.sym 95343 grant
.sym 95345 lm32_cpu.instruction_unit.i_adr_o[9]
.sym 95348 lm32_cpu.instruction_unit.icache_refill_data[6]
.sym 95351 $abc$46512$n3364
.sym 95355 spiflash_bus_adr[8]
.sym 95357 $abc$46512$n6313
.sym 95359 lm32_cpu.load_store_unit.d_adr_o[10]
.sym 95363 lm32_cpu.instruction_unit.i_adr_o[10]
.sym 95371 lm32_cpu.instruction_unit.instruction_d[13]
.sym 95375 spiflash_bus_adr[8]
.sym 95381 lm32_cpu.instruction_unit.i_adr_o[9]
.sym 95382 lm32_cpu.load_store_unit.d_adr_o[9]
.sym 95384 grant
.sym 95387 grant
.sym 95389 lm32_cpu.load_store_unit.d_adr_o[10]
.sym 95390 lm32_cpu.instruction_unit.i_adr_o[10]
.sym 95396 $abc$46512$n6313
.sym 95400 $abc$46512$n3364
.sym 95408 lm32_cpu.instruction_unit.icache_refill_data[6]
.sym 95414 lm32_cpu.instruction_unit.icache_refill_data[28]
.sym 95416 sys_clk_$glb_clk
.sym 95418 shared_dat_r[27]
.sym 95419 count[0]
.sym 95420 $abc$46512$n5288
.sym 95421 count[2]
.sym 95422 $abc$46512$n6689
.sym 95423 spiflash_bus_adr[8]
.sym 95424 count[12]
.sym 95425 shared_dat_r[31]
.sym 95429 spiflash_bus_adr[5]
.sym 95431 lm32_cpu.instruction_unit.icache_refill_data[11]
.sym 95436 $abc$46512$n7150_1
.sym 95437 lm32_cpu.instruction_unit.icache_refill_data[2]
.sym 95438 $abc$46512$n6301
.sym 95439 lm32_cpu.instruction_unit.icache_refill_data[9]
.sym 95440 $abc$46512$n6317
.sym 95441 shared_dat_r[24]
.sym 95443 spiflash_bus_adr[7]
.sym 95444 lm32_cpu.instruction_unit.icache_refill_request
.sym 95445 lm32_cpu.pc_f[18]
.sym 95446 lm32_cpu.load_store_unit.d_adr_o[7]
.sym 95447 $abc$46512$n6410_1
.sym 95448 lm32_cpu.instruction_unit.i_adr_o[5]
.sym 95449 $abc$46512$n3589
.sym 95451 spiflash_bus_adr[5]
.sym 95452 $abc$46512$n6402
.sym 95459 $abc$46512$n6303
.sym 95461 $abc$46512$n7544
.sym 95462 $abc$46512$n7542
.sym 95464 $abc$46512$n424
.sym 95466 $abc$46512$n7545
.sym 95472 $abc$46512$n7553
.sym 95473 shared_dat_r[6]
.sym 95475 lm32_cpu.instruction_unit.icache_refill_data[6]
.sym 95481 lm32_cpu.instruction_unit.icache_refill_data[22]
.sym 95484 $abc$46512$n7543
.sym 95489 $abc$46512$n7150_1
.sym 95490 lm32_cpu.instruction_unit.icache_refill_data[29]
.sym 95492 $abc$46512$n7543
.sym 95493 $abc$46512$n7542
.sym 95494 $abc$46512$n6303
.sym 95495 $abc$46512$n7150_1
.sym 95500 shared_dat_r[6]
.sym 95504 $abc$46512$n7553
.sym 95512 $abc$46512$n424
.sym 95516 lm32_cpu.instruction_unit.icache_refill_data[6]
.sym 95522 $abc$46512$n7150_1
.sym 95523 $abc$46512$n6303
.sym 95524 $abc$46512$n7545
.sym 95525 $abc$46512$n7544
.sym 95530 lm32_cpu.instruction_unit.icache_refill_data[22]
.sym 95535 lm32_cpu.instruction_unit.icache_refill_data[29]
.sym 95539 sys_clk_$glb_clk
.sym 95541 lm32_cpu.instruction_unit.icache_refill_data[6]
.sym 95542 lm32_cpu.instruction_unit.icache_refill_data[28]
.sym 95543 lm32_cpu.instruction_unit.icache_refill_data[10]
.sym 95544 shared_dat_r[28]
.sym 95546 shared_dat_r[11]
.sym 95547 lm32_cpu.instruction_unit.icache_refill_data[27]
.sym 95548 lm32_cpu.instruction_unit.icache_refill_data[29]
.sym 95549 $abc$46512$n6303
.sym 95553 $abc$46512$n7555
.sym 95554 count[12]
.sym 95556 $abc$46512$n7549
.sym 95557 grant
.sym 95559 $PACKER_VCC_NET_$glb_clk
.sym 95560 $abc$46512$n7585
.sym 95561 lm32_cpu.instruction_unit.icache_refill_data[31]
.sym 95562 $abc$46512$n2528
.sym 95564 lm32_cpu.memop_pc_w[9]
.sym 95566 $abc$46512$n6713
.sym 95567 spiflash_bus_adr[8]
.sym 95568 $abc$46512$n1646
.sym 95569 spiflash_bus_adr[3]
.sym 95570 lm32_cpu.instruction_unit.icache_restart_request
.sym 95571 lm32_cpu.load_store_unit.d_dat_o[8]
.sym 95572 shared_dat_r[13]
.sym 95574 lm32_cpu.instruction_unit.icache_refill_data[1]
.sym 95575 $abc$46512$n7150_1
.sym 95582 lm32_cpu.instruction_unit.i_adr_o[7]
.sym 95584 $abc$46512$n2811
.sym 95585 spiflash_sr[28]
.sym 95587 spiflash_sr[10]
.sym 95588 spiflash_sr[29]
.sym 95589 slave_sel_r[2]
.sym 95591 $abc$46512$n5691
.sym 95592 spiflash_sr[27]
.sym 95593 grant
.sym 95594 $abc$46512$n6554
.sym 95595 $abc$46512$n6303
.sym 95596 $abc$46512$n7583
.sym 95597 $abc$46512$n5161_1
.sym 95598 $abc$46512$n7585
.sym 95599 $abc$46512$n5167_1
.sym 95600 spiflash_bus_adr[1]
.sym 95601 $abc$46512$n7150_1
.sym 95605 lm32_cpu.load_store_unit.d_adr_o[5]
.sym 95606 lm32_cpu.load_store_unit.d_adr_o[7]
.sym 95608 lm32_cpu.instruction_unit.i_adr_o[5]
.sym 95609 $abc$46512$n3589
.sym 95611 $abc$46512$n7582
.sym 95612 $abc$46512$n7584
.sym 95613 $abc$46512$n5689
.sym 95615 $abc$46512$n5691
.sym 95616 spiflash_sr[28]
.sym 95617 $abc$46512$n5161_1
.sym 95618 $abc$46512$n5167_1
.sym 95621 $abc$46512$n7150_1
.sym 95622 $abc$46512$n7582
.sym 95623 $abc$46512$n7583
.sym 95624 $abc$46512$n6303
.sym 95627 grant
.sym 95628 lm32_cpu.load_store_unit.d_adr_o[7]
.sym 95629 lm32_cpu.instruction_unit.i_adr_o[7]
.sym 95633 $abc$46512$n5167_1
.sym 95634 $abc$46512$n5689
.sym 95635 spiflash_sr[27]
.sym 95636 $abc$46512$n5161_1
.sym 95639 $abc$46512$n7585
.sym 95640 $abc$46512$n7150_1
.sym 95641 $abc$46512$n6303
.sym 95642 $abc$46512$n7584
.sym 95645 slave_sel_r[2]
.sym 95646 spiflash_sr[29]
.sym 95647 $abc$46512$n6554
.sym 95648 $abc$46512$n3589
.sym 95651 grant
.sym 95652 lm32_cpu.instruction_unit.i_adr_o[5]
.sym 95654 lm32_cpu.load_store_unit.d_adr_o[5]
.sym 95657 spiflash_sr[10]
.sym 95658 spiflash_bus_adr[1]
.sym 95659 $abc$46512$n5167_1
.sym 95661 $abc$46512$n2811
.sym 95662 sys_clk_$glb_clk
.sym 95663 sys_rst_$glb_sr
.sym 95664 spiflash_bus_adr[3]
.sym 95665 $abc$46512$n2461
.sym 95666 $abc$46512$n3745_1
.sym 95667 spiflash_bus_adr[5]
.sym 95668 spiflash_bus_adr[3]
.sym 95669 $abc$46512$n7582
.sym 95670 $abc$46512$n7584
.sym 95671 lm32_cpu.valid_f
.sym 95672 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 95676 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 95677 lm32_cpu.instruction_unit.i_adr_o[28]
.sym 95678 $abc$46512$n5693
.sym 95679 slave_sel_r[2]
.sym 95680 $abc$46512$n7544
.sym 95681 lm32_cpu.instruction_unit.i_adr_o[10]
.sym 95682 spiflash_sr[31]
.sym 95684 $abc$46512$n7542
.sym 95685 slave_sel_r[2]
.sym 95686 $abc$46512$n424
.sym 95687 $abc$46512$n5691
.sym 95688 $abc$46512$n1645
.sym 95689 $abc$46512$n6303
.sym 95690 lm32_cpu.load_store_unit.d_dat_o[10]
.sym 95692 $abc$46512$n7581
.sym 95694 spiflash_bus_adr[5]
.sym 95695 $abc$46512$n3365
.sym 95696 $abc$46512$n6998
.sym 95697 shared_dat_r[15]
.sym 95698 $abc$46512$n7001
.sym 95699 $PACKER_VCC_NET
.sym 95705 spiflash_sr[10]
.sym 95709 shared_dat_r[23]
.sym 95714 shared_dat_r[22]
.sym 95715 spiflash_bus_adr[5]
.sym 95717 shared_dat_r[1]
.sym 95718 slave_sel_r[2]
.sym 95719 $abc$46512$n3589
.sym 95724 $abc$46512$n6402
.sym 95727 shared_dat_r[8]
.sym 95732 $abc$46512$n2515
.sym 95745 shared_dat_r[8]
.sym 95751 shared_dat_r[1]
.sym 95757 shared_dat_r[22]
.sym 95762 shared_dat_r[23]
.sym 95774 spiflash_sr[10]
.sym 95775 $abc$46512$n3589
.sym 95776 slave_sel_r[2]
.sym 95777 $abc$46512$n6402
.sym 95782 spiflash_bus_adr[5]
.sym 95784 $abc$46512$n2515
.sym 95785 sys_clk_$glb_clk
.sym 95786 lm32_cpu.rst_i_$glb_sr
.sym 95789 $abc$46512$n6998
.sym 95790 $abc$46512$n7001
.sym 95791 $auto$alumacc.cc:474:replace_alu$4495.C[4]
.sym 95792 spiflash_bus_adr[6]
.sym 95793 $abc$46512$n1645
.sym 95794 lm32_cpu.instruction_unit.icache_refill_data[20]
.sym 95800 shared_dat_r[22]
.sym 95801 $abc$46512$n2811
.sym 95803 $abc$46512$n7580
.sym 95804 lm32_cpu.exception_w
.sym 95805 $abc$46512$n5161_1
.sym 95807 lm32_cpu.instruction_unit.icache_refill_data[22]
.sym 95809 lm32_cpu.instruction_unit.icache_refill_data[23]
.sym 95810 storage_1[8][5]
.sym 95811 $abc$46512$n3745_1
.sym 95812 lm32_cpu.instruction_unit.icache_refill_data[1]
.sym 95813 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 95814 basesoc_uart_rx_fifo_level[1]
.sym 95815 spiflash_bus_adr[5]
.sym 95816 $abc$46512$n1645
.sym 95817 spiflash_bus_adr[6]
.sym 95821 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 95822 $abc$46512$n2515
.sym 95828 slave_sel_r[2]
.sym 95831 shared_dat_r[20]
.sym 95833 $abc$46512$n3589
.sym 95834 storage_1[14][4]
.sym 95841 shared_dat_r[9]
.sym 95842 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 95845 storage_1[15][4]
.sym 95846 $abc$46512$n2515
.sym 95850 spiflash_sr[9]
.sym 95851 $abc$46512$n6394_1
.sym 95852 spiflash_bus_adr[6]
.sym 95853 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 95864 shared_dat_r[20]
.sym 95868 shared_dat_r[9]
.sym 95879 storage_1[15][4]
.sym 95880 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 95881 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 95882 storage_1[14][4]
.sym 95891 $abc$46512$n3589
.sym 95892 slave_sel_r[2]
.sym 95893 $abc$46512$n6394_1
.sym 95894 spiflash_sr[9]
.sym 95898 spiflash_bus_adr[6]
.sym 95905 spiflash_bus_adr[6]
.sym 95907 $abc$46512$n2515
.sym 95908 sys_clk_$glb_clk
.sym 95909 lm32_cpu.rst_i_$glb_sr
.sym 95910 spiflash_bus_dat_w[8]
.sym 95911 storage[11][2]
.sym 95912 $abc$46512$n7081_1
.sym 95913 $abc$46512$n6442
.sym 95915 spiflash_bus_dat_w[10]
.sym 95916 $abc$46512$n6995
.sym 95917 $abc$46512$n7160
.sym 95918 spiflash_bus_adr[6]
.sym 95921 spiflash_bus_adr[6]
.sym 95923 $abc$46512$n7969
.sym 95924 $PACKER_VCC_NET_$glb_clk
.sym 95928 $abc$46512$n5167_1
.sym 95929 basesoc_sram_we[1]
.sym 95931 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 95932 $abc$46512$n7026_1
.sym 95933 $abc$46512$n448
.sym 95935 spiflash_bus_adr[7]
.sym 95936 $abc$46512$n5685
.sym 95937 $abc$46512$n6394_1
.sym 95938 $abc$46512$n3370
.sym 95939 $abc$46512$n6410_1
.sym 95940 count[2]
.sym 95941 spiflash_bus_adr[5]
.sym 95943 spiflash_bus_adr[6]
.sym 95944 $abc$46512$n6402
.sym 95951 sys_rst
.sym 95953 $abc$46512$n2743
.sym 95955 $auto$alumacc.cc:474:replace_alu$4462.C[4]
.sym 95956 basesoc_uart_rx_fifo_level[4]
.sym 95958 $abc$46512$n7005
.sym 95960 $abc$46512$n6999
.sym 95961 $abc$46512$n7004
.sym 95963 $auto$alumacc.cc:474:replace_alu$4495.C[4]
.sym 95964 grant
.sym 95965 $abc$46512$n5105_1
.sym 95966 $PACKER_VCC_NET_$glb_clk
.sym 95968 $abc$46512$n6998
.sym 95969 $abc$46512$n5106
.sym 95974 $abc$46512$n5106
.sym 95982 $abc$46512$n6386
.sym 95990 $abc$46512$n5106
.sym 95991 sys_rst
.sym 95992 $abc$46512$n5105_1
.sym 95997 basesoc_uart_rx_fifo_level[4]
.sym 95998 $PACKER_VCC_NET_$glb_clk
.sym 95999 $auto$alumacc.cc:474:replace_alu$4495.C[4]
.sym 96002 $abc$46512$n6998
.sym 96004 $abc$46512$n5106
.sym 96005 $abc$46512$n6999
.sym 96010 $abc$46512$n6386
.sym 96014 $abc$46512$n7004
.sym 96015 $abc$46512$n5106
.sym 96016 $abc$46512$n7005
.sym 96022 grant
.sym 96026 basesoc_uart_rx_fifo_level[4]
.sym 96029 $auto$alumacc.cc:474:replace_alu$4462.C[4]
.sym 96030 $abc$46512$n2743
.sym 96031 sys_clk_$glb_clk
.sym 96032 sys_rst_$glb_sr
.sym 96033 spiflash_bus_dat_w[14]
.sym 96034 basesoc_uart_rx_fifo_level[1]
.sym 96035 $abc$46512$n2754
.sym 96036 $abc$46512$n6402
.sym 96037 spiflash_bus_adr[7]
.sym 96038 spiflash_bus_dat_w[8]
.sym 96039 spiflash_bus_dat_w[13]
.sym 96040 $abc$46512$n6386
.sym 96045 $abc$46512$n7095_1
.sym 96046 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 96047 grant
.sym 96048 $abc$46512$n7129_1
.sym 96049 $abc$46512$n8646
.sym 96050 $abc$46512$n7160
.sym 96052 spiflash_sr[14]
.sym 96054 $PACKER_VCC_NET_$glb_clk
.sym 96055 sram_bus_dat_w[2]
.sym 96056 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 96057 $abc$46512$n6054
.sym 96058 $abc$46512$n6713
.sym 96059 lm32_cpu.load_store_unit.d_dat_o[8]
.sym 96060 $abc$46512$n1646
.sym 96063 spiflash_bus_dat_w[10]
.sym 96064 $abc$46512$n3364
.sym 96065 $abc$46512$n3372
.sym 96066 spiflash_bus_adr[3]
.sym 96067 spiflash_bus_adr[8]
.sym 96075 basesoc_uart_rx_fifo_level[0]
.sym 96076 $abc$46512$n8642
.sym 96077 basesoc_uart_rx_fifo_level[2]
.sym 96084 sram_bus_dat_w[6]
.sym 96089 basesoc_uart_rx_fifo_level[3]
.sym 96099 basesoc_uart_rx_fifo_level[1]
.sym 96108 basesoc_uart_rx_fifo_level[0]
.sym 96112 $auto$alumacc.cc:474:replace_alu$4462.C[2]
.sym 96114 basesoc_uart_rx_fifo_level[1]
.sym 96118 $auto$alumacc.cc:474:replace_alu$4462.C[3]
.sym 96120 basesoc_uart_rx_fifo_level[2]
.sym 96122 $auto$alumacc.cc:474:replace_alu$4462.C[2]
.sym 96124 $nextpnr_ICESTORM_LC_5$I3
.sym 96126 basesoc_uart_rx_fifo_level[3]
.sym 96128 $auto$alumacc.cc:474:replace_alu$4462.C[3]
.sym 96134 $nextpnr_ICESTORM_LC_5$I3
.sym 96137 basesoc_uart_rx_fifo_level[0]
.sym 96138 basesoc_uart_rx_fifo_level[1]
.sym 96139 basesoc_uart_rx_fifo_level[2]
.sym 96140 basesoc_uart_rx_fifo_level[3]
.sym 96151 sram_bus_dat_w[6]
.sym 96153 $abc$46512$n8642
.sym 96154 sys_clk_$glb_clk
.sym 96156 $abc$46512$n6446
.sym 96157 $abc$46512$n6394_1
.sym 96160 spiflash_bus_dat_w[13]
.sym 96161 storage[5][4]
.sym 96162 $abc$46512$n6054
.sym 96163 $abc$46512$n6398
.sym 96168 spiflash_bus_adr[7]
.sym 96169 $abc$46512$n6387
.sym 96171 $abc$46512$n5106
.sym 96173 basesoc_uart_rx_fifo_level[0]
.sym 96174 $abc$46512$n7071
.sym 96175 $abc$46512$n6392_1
.sym 96176 lm32_cpu.load_store_unit.d_dat_o[14]
.sym 96177 spiflash_bus_adr[4]
.sym 96178 spiflash_bus_adr[8]
.sym 96179 spiflash_bus_dat_w[11]
.sym 96181 $abc$46512$n6395
.sym 96182 $abc$46512$n6028
.sym 96183 $abc$46512$n6443
.sym 96184 grant
.sym 96188 $abc$46512$n1645
.sym 96189 $abc$46512$n7028_1
.sym 96206 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 96208 $abc$46512$n8012
.sym 96227 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 96242 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 96250 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 96276 $abc$46512$n8012
.sym 96277 sys_clk_$glb_clk
.sym 96279 spiflash_bus_adr[4]
.sym 96281 spiflash_bus_adr[3]
.sym 96282 $abc$46512$n2626
.sym 96284 $abc$46512$n6390
.sym 96286 spiflash_bus_adr[0]
.sym 96292 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 96294 $abc$46512$n19
.sym 96295 lm32_cpu.load_store_unit.d_dat_o[13]
.sym 96296 $abc$46512$n6056
.sym 96297 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 96299 spiflash_bus_adr[8]
.sym 96300 $abc$46512$n2630
.sym 96301 basesoc_uart_tx_fifo_syncfifo_re
.sym 96302 sram_bus_dat_w[0]
.sym 96303 spiflash_bus_adr[0]
.sym 96306 $abc$46512$n6285
.sym 96312 spiflash_bus_adr[5]
.sym 96332 sram_bus_adr[0]
.sym 96338 sram_bus_adr[1]
.sym 96344 $abc$46512$n3370
.sym 96356 sram_bus_adr[0]
.sym 96360 sram_bus_adr[1]
.sym 96397 $abc$46512$n3370
.sym 96400 sys_clk_$glb_clk
.sym 96402 $abc$46512$n6395
.sym 96403 $abc$46512$n6443
.sym 96404 $abc$46512$n88
.sym 96405 $abc$46512$n6283
.sym 96406 $abc$46512$n7028_1
.sym 96407 $abc$46512$n6283
.sym 96408 $abc$46512$n6423_1
.sym 96409 $abc$46512$n6447
.sym 96411 sram_bus_dat_w[0]
.sym 96414 spiflash_bus_adr[5]
.sym 96422 spiflash_bus_adr[3]
.sym 96425 $abc$46512$n6006
.sym 96426 sram_bus_adr[0]
.sym 96427 $abc$46512$n6007
.sym 96428 $abc$46512$n6316_1
.sym 96430 $abc$46512$n3370
.sym 96431 sram_bus_dat_w[1]
.sym 96432 spiflash_bus_dat_w[15]
.sym 96434 spiflash_bus_adr[5]
.sym 96436 $abc$46512$n19
.sym 96437 $abc$46512$n2628
.sym 96444 sram_bus_dat_w[0]
.sym 96445 $abc$46512$n108
.sym 96447 sram_bus_dat_w[1]
.sym 96448 $abc$46512$n114
.sym 96452 sram_bus_adr[0]
.sym 96454 $abc$46512$n2626
.sym 96461 $abc$46512$n88
.sym 96462 sram_bus_adr[1]
.sym 96464 csrbank4_tuning_word0_w[0]
.sym 96473 sram_bus_dat_w[3]
.sym 96478 $abc$46512$n88
.sym 96483 $abc$46512$n108
.sym 96496 sram_bus_dat_w[3]
.sym 96500 sram_bus_adr[0]
.sym 96501 $abc$46512$n114
.sym 96502 $abc$46512$n88
.sym 96503 sram_bus_adr[1]
.sym 96506 sram_bus_dat_w[0]
.sym 96512 $abc$46512$n108
.sym 96513 csrbank4_tuning_word0_w[0]
.sym 96514 sram_bus_adr[0]
.sym 96515 sram_bus_adr[1]
.sym 96521 sram_bus_dat_w[1]
.sym 96522 $abc$46512$n2626
.sym 96523 sys_clk_$glb_clk
.sym 96524 sys_rst_$glb_sr
.sym 96525 $abc$46512$n6396
.sym 96527 $abc$46512$n8000
.sym 96529 $abc$46512$n6397
.sym 96530 $abc$46512$n6445
.sym 96531 storage_1[9][6]
.sym 96532 spiflash_bus_adr[3]
.sym 96533 spiflash_bus_adr[6]
.sym 96538 $abc$46512$n6423_1
.sym 96540 $abc$46512$n6399
.sym 96542 spiflash_bus_adr[5]
.sym 96543 $abc$46512$n6019
.sym 96544 basesoc_uart_phy_tx_busy
.sym 96545 sram_bus_dat_w[2]
.sym 96546 sram_bus_dat_w[0]
.sym 96547 $abc$46512$n3365
.sym 96548 spiflash_bus_adr[5]
.sym 96550 $abc$46512$n3372
.sym 96553 spiflash_bus_adr[0]
.sym 96554 $abc$46512$n443
.sym 96557 $abc$46512$n6016
.sym 96559 spiflash_bus_adr[3]
.sym 96560 $abc$46512$n1646
.sym 96568 $abc$46512$n2630
.sym 96571 $abc$46512$n114
.sym 96572 sram_bus_adr[1]
.sym 96573 $abc$46512$n3
.sym 96574 $abc$46512$n104
.sym 96585 csrbank4_tuning_word3_w[6]
.sym 96586 sram_bus_adr[0]
.sym 96596 $abc$46512$n19
.sym 96602 $abc$46512$n104
.sym 96612 $abc$46512$n3
.sym 96624 $abc$46512$n114
.sym 96629 $abc$46512$n19
.sym 96635 sram_bus_adr[1]
.sym 96636 $abc$46512$n104
.sym 96637 sram_bus_adr[0]
.sym 96638 csrbank4_tuning_word3_w[6]
.sym 96645 $abc$46512$n2630
.sym 96646 sys_clk_$glb_clk
.sym 96656 spiflash_bus_adr[7]
.sym 96660 spiflash_bus_adr[4]
.sym 96663 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 96664 spiflash_bus_adr[6]
.sym 96665 spiflash_bus_adr[8]
.sym 96666 $abc$46512$n1646
.sym 96667 $abc$46512$n6082
.sym 96669 $abc$46512$n6010
.sym 96671 spiflash_bus_dat_w[11]
.sym 96682 csrbank4_tuning_word1_w[5]
.sym 96707 $abc$46512$n2628
.sym 96709 $abc$46512$n21
.sym 96724 $abc$46512$n21
.sym 96768 $abc$46512$n2628
.sym 96769 sys_clk_$glb_clk
.sym 96776 $abc$46512$n6074
.sym 96778 $abc$46512$n6413_1
.sym 96779 spiflash_bus_adr[6]
.sym 96780 spiflash_bus_adr[8]
.sym 96784 csrbank4_tuning_word1_w[5]
.sym 96794 basesoc_uart_phy_tx_busy
.sym 96802 $abc$46512$n6413_1
.sym 96804 spiflash_bus_adr[5]
.sym 96894 spiflash_bus_dat_w[15]
.sym 96897 spiflash_bus_dat_w[8]
.sym 96906 spiflash_bus_adr[5]
.sym 96907 spiflash_bus_adr[8]
.sym 96908 spiflash_bus_adr[6]
.sym 96910 basesoc_uart_phy_tx_busy
.sym 96912 spiflash_bus_dat_w[11]
.sym 96916 basesoc_sram_we[1]
.sym 96917 $abc$46512$n6082
.sym 96951 $auto$alumacc.cc:474:replace_alu$4480.C[32]
.sym 96994 $auto$alumacc.cc:474:replace_alu$4480.C[32]
.sym 97037 spiflash_bus_adr[5]
.sym 97039 $abc$46512$n7080
.sym 97151 spiflash_bus_adr[4]
.sym 97152 spiflash_bus_adr[6]
.sym 97155 spiflash_bus_dat_w[11]
.sym 97241 $abc$46512$n5389
.sym 97243 $abc$46512$n5387
.sym 97245 $abc$46512$n5385
.sym 97247 $abc$46512$n5383
.sym 97257 $abc$46512$n1648
.sym 97259 $abc$46512$n7110_1
.sym 97261 spiflash_bus_dat_w[27]
.sym 97263 spiflash_bus_adr[5]
.sym 97264 lm32_cpu.instruction_unit.icache.tmem_write_address[6]
.sym 97304 $PACKER_VCC_NET_$glb_clk
.sym 97341 $PACKER_VCC_NET_$glb_clk
.sym 97369 $abc$46512$n5381
.sym 97371 $abc$46512$n5379
.sym 97373 $abc$46512$n5377
.sym 97375 $abc$46512$n5374
.sym 97378 $abc$46512$n2533
.sym 97379 sram_bus_dat_w[1]
.sym 97383 $abc$46512$n3764_1
.sym 97385 $abc$46512$n3767_1
.sym 97386 $abc$46512$n2534
.sym 97387 $abc$46512$n4510
.sym 97389 $abc$46512$n3364
.sym 97391 $abc$46512$n3767_1
.sym 97398 spiflash_bus_adr[2]
.sym 97418 spiflash_bus_dat_w[24]
.sym 97420 $abc$46512$n2532
.sym 97430 $abc$46512$n3372
.sym 97431 spiflash_bus_adr[0]
.sym 97433 lm32_cpu.load_store_unit.d_dat_o[27]
.sym 97434 spiflash_bus_dat_w[31]
.sym 97445 $abc$46512$n4573
.sym 97448 spiflash_bus_adr[3]
.sym 97450 $abc$46512$n5385
.sym 97451 $abc$46512$n5222
.sym 97464 $abc$46512$n5379
.sym 97465 $abc$46512$n424
.sym 97467 $abc$46512$n5375
.sym 97469 basesoc_sram_we[3]
.sym 97474 spiflash_bus_adr[5]
.sym 97475 $abc$46512$n1648
.sym 97478 spiflash_bus_adr[5]
.sym 97484 $abc$46512$n5379
.sym 97485 $abc$46512$n5375
.sym 97486 $abc$46512$n1648
.sym 97487 $abc$46512$n5222
.sym 97490 $abc$46512$n4573
.sym 97496 $abc$46512$n5385
.sym 97515 basesoc_sram_we[3]
.sym 97520 spiflash_bus_adr[3]
.sym 97525 sys_clk_$glb_clk
.sym 97526 $abc$46512$n424
.sym 97528 $abc$46512$n5415
.sym 97530 $abc$46512$n5413
.sym 97532 $abc$46512$n5411
.sym 97534 $abc$46512$n5409
.sym 97537 lm32_cpu.pc_f[3]
.sym 97538 spiflash_bus_adr[6]
.sym 97539 $abc$46512$n3847_1
.sym 97543 $abc$46512$n3766_1
.sym 97544 spiflash_bus_adr[3]
.sym 97545 spiflash_bus_dat_w[25]
.sym 97546 spiflash_bus_adr[4]
.sym 97549 $abc$46512$n3764_1
.sym 97550 $abc$46512$n3846
.sym 97551 spiflash_bus_dat_w[29]
.sym 97552 spiflash_bus_dat_w[30]
.sym 97553 spiflash_bus_dat_w[26]
.sym 97554 $abc$46512$n4510
.sym 97555 $abc$46512$n3767_1
.sym 97556 spiflash_bus_dat_w[24]
.sym 97557 $abc$46512$n4510
.sym 97558 spiflash_bus_dat_w[26]
.sym 97559 $abc$46512$n6558
.sym 97560 spiflash_bus_dat_w[25]
.sym 97561 $abc$46512$n6556_1
.sym 97562 lm32_cpu.mc_arithmetic.state[2]
.sym 97568 $abc$46512$n4577
.sym 97571 $abc$46512$n4576
.sym 97573 $abc$46512$n5231
.sym 97574 $abc$46512$n5375
.sym 97578 $abc$46512$n3846
.sym 97579 $abc$46512$n5385
.sym 97584 spiflash_bus_dat_w[27]
.sym 97586 $abc$46512$n2532
.sym 97587 basesoc_sram_we[3]
.sym 97588 lm32_cpu.mc_arithmetic.p[10]
.sym 97589 $abc$46512$n1648
.sym 97595 $abc$46512$n3372
.sym 97601 $abc$46512$n5375
.sym 97602 $abc$46512$n1648
.sym 97603 $abc$46512$n5385
.sym 97604 $abc$46512$n5231
.sym 97625 $abc$46512$n4577
.sym 97626 $abc$46512$n4576
.sym 97627 lm32_cpu.mc_arithmetic.p[10]
.sym 97628 $abc$46512$n3846
.sym 97638 basesoc_sram_we[3]
.sym 97639 $abc$46512$n3372
.sym 97646 spiflash_bus_dat_w[27]
.sym 97647 $abc$46512$n2532
.sym 97648 sys_clk_$glb_clk
.sym 97649 lm32_cpu.rst_i_$glb_sr
.sym 97651 $abc$46512$n5407
.sym 97653 $abc$46512$n5405
.sym 97655 $abc$46512$n5403
.sym 97657 $abc$46512$n5400
.sym 97662 $PACKER_VCC_NET_$glb_clk
.sym 97663 $abc$46512$n3766_1
.sym 97664 $abc$46512$n2533
.sym 97665 $abc$46512$n3670_1
.sym 97667 spiflash_bus_adr[8]
.sym 97668 spiflash_bus_adr[6]
.sym 97670 $abc$46512$n5222
.sym 97676 spiflash_bus_adr[2]
.sym 97677 $abc$46512$n5225
.sym 97678 lm32_cpu.mc_arithmetic.b[0]
.sym 97679 $PACKER_VCC_NET_$glb_clk
.sym 97680 $abc$46512$n4513_1
.sym 97681 spiflash_bus_adr[8]
.sym 97682 $PACKER_VCC_NET_$glb_clk
.sym 97683 spiflash_bus_adr[4]
.sym 97693 $abc$46512$n3607
.sym 97695 lm32_cpu.mc_arithmetic.p[10]
.sym 97696 lm32_cpu.mc_arithmetic.a[11]
.sym 97697 $abc$46512$n3670_1
.sym 97698 lm32_cpu.mc_arithmetic.operand_0_d[11]
.sym 97699 $abc$46512$n4513_1
.sym 97700 $abc$46512$n3766_1
.sym 97701 $abc$46512$n3847_1
.sym 97703 lm32_cpu.mc_arithmetic.p[10]
.sym 97704 lm32_cpu.mc_arithmetic.b[0]
.sym 97705 $abc$46512$n5399
.sym 97706 lm32_cpu.mc_arithmetic.a[9]
.sym 97708 spiflash_bus_adr[6]
.sym 97709 $abc$46512$n2533
.sym 97711 $abc$46512$n5640
.sym 97713 $abc$46512$n4265_1
.sym 97714 lm32_cpu.mc_arithmetic.operand_0_d[10]
.sym 97715 $abc$46512$n3767_1
.sym 97716 $abc$46512$n4285_1
.sym 97719 lm32_cpu.mc_arithmetic.a[10]
.sym 97722 $abc$46512$n3847_1
.sym 97727 spiflash_bus_adr[6]
.sym 97730 lm32_cpu.mc_arithmetic.operand_0_d[10]
.sym 97731 $abc$46512$n3607
.sym 97732 lm32_cpu.mc_arithmetic.a[10]
.sym 97733 $abc$46512$n3670_1
.sym 97739 $abc$46512$n5399
.sym 97742 $abc$46512$n4513_1
.sym 97743 lm32_cpu.mc_arithmetic.b[0]
.sym 97744 lm32_cpu.mc_arithmetic.p[10]
.sym 97745 $abc$46512$n5640
.sym 97748 $abc$46512$n4285_1
.sym 97749 $abc$46512$n3847_1
.sym 97750 lm32_cpu.mc_arithmetic.a[9]
.sym 97754 lm32_cpu.mc_arithmetic.a[10]
.sym 97755 $abc$46512$n4265_1
.sym 97757 $abc$46512$n3847_1
.sym 97760 $abc$46512$n3670_1
.sym 97761 lm32_cpu.mc_arithmetic.operand_0_d[11]
.sym 97762 $abc$46512$n3607
.sym 97763 lm32_cpu.mc_arithmetic.a[11]
.sym 97766 lm32_cpu.mc_arithmetic.a[10]
.sym 97767 lm32_cpu.mc_arithmetic.p[10]
.sym 97768 $abc$46512$n3767_1
.sym 97769 $abc$46512$n3766_1
.sym 97770 $abc$46512$n2533
.sym 97771 sys_clk_$glb_clk
.sym 97772 lm32_cpu.rst_i_$glb_sr
.sym 97774 $abc$46512$n5236
.sym 97776 $abc$46512$n5233
.sym 97778 $abc$46512$n5230
.sym 97780 $abc$46512$n5227
.sym 97783 lm32_cpu.instruction_unit.restart_address[14]
.sym 97784 $abc$46512$n1645
.sym 97785 spiflash_bus_adr[4]
.sym 97786 $abc$46512$n3893
.sym 97787 $abc$46512$n3607
.sym 97788 $PACKER_VCC_NET_$glb_clk
.sym 97791 $abc$46512$n6571
.sym 97792 spiflash_bus_adr[5]
.sym 97793 $abc$46512$n3764_1
.sym 97794 $abc$46512$n3846
.sym 97795 por_rst
.sym 97798 spiflash_bus_dat_w[24]
.sym 97800 $abc$46512$n3370
.sym 97803 $abc$46512$n2532
.sym 97805 spiflash_bus_adr[1]
.sym 97807 lm32_cpu.load_store_unit.store_data_x[10]
.sym 97808 $abc$46512$n2532
.sym 97816 $abc$46512$n5658
.sym 97817 $abc$46512$n4550_1
.sym 97818 $abc$46512$n5234
.sym 97819 lm32_cpu.mc_arithmetic.t[32]
.sym 97820 $abc$46512$n3846
.sym 97821 $abc$46512$n6316_1
.sym 97825 lm32_cpu.load_store_unit.store_data_x[10]
.sym 97826 lm32_cpu.mc_arithmetic.p[19]
.sym 97827 $abc$46512$n4510
.sym 97828 $abc$46512$n5216
.sym 97829 $abc$46512$n6316_1
.sym 97830 lm32_cpu.mc_arithmetic.p[18]
.sym 97832 $abc$46512$n2532
.sym 97833 $abc$46512$n3847_1
.sym 97834 lm32_cpu.mc_arithmetic.p[19]
.sym 97835 $abc$46512$n5230
.sym 97836 $abc$46512$n4549_1
.sym 97838 lm32_cpu.mc_arithmetic.b[0]
.sym 97840 $abc$46512$n4513_1
.sym 97841 $abc$46512$n5233
.sym 97842 lm32_cpu.mc_arithmetic.t[19]
.sym 97843 $abc$46512$n5231
.sym 97847 $abc$46512$n5233
.sym 97848 $abc$46512$n6316_1
.sym 97849 $abc$46512$n5234
.sym 97850 $abc$46512$n5216
.sym 97856 lm32_cpu.load_store_unit.store_data_x[10]
.sym 97862 $abc$46512$n3847_1
.sym 97865 lm32_cpu.mc_arithmetic.t[19]
.sym 97866 lm32_cpu.mc_arithmetic.p[18]
.sym 97867 lm32_cpu.mc_arithmetic.t[32]
.sym 97868 $abc$46512$n4510
.sym 97871 $abc$46512$n3846
.sym 97872 $abc$46512$n4550_1
.sym 97873 $abc$46512$n4549_1
.sym 97874 lm32_cpu.mc_arithmetic.p[19]
.sym 97877 $abc$46512$n5216
.sym 97878 $abc$46512$n5231
.sym 97879 $abc$46512$n5230
.sym 97880 $abc$46512$n6316_1
.sym 97883 lm32_cpu.mc_arithmetic.p[19]
.sym 97884 $abc$46512$n4513_1
.sym 97885 $abc$46512$n5658
.sym 97886 lm32_cpu.mc_arithmetic.b[0]
.sym 97893 $abc$46512$n2532
.sym 97894 sys_clk_$glb_clk
.sym 97895 lm32_cpu.rst_i_$glb_sr
.sym 97897 $abc$46512$n5224
.sym 97899 $abc$46512$n5221
.sym 97901 $abc$46512$n5218
.sym 97903 $abc$46512$n5214
.sym 97906 lm32_cpu.instruction_unit.icache_refill_data[24]
.sym 97907 lm32_cpu.pc_f[6]
.sym 97908 $abc$46512$n6564
.sym 97909 $abc$46512$n3764_1
.sym 97910 $abc$46512$n3893
.sym 97911 $abc$46512$n3766_1
.sym 97913 $abc$46512$n3670_1
.sym 97914 $abc$46512$n443
.sym 97915 lm32_cpu.mc_arithmetic.t[32]
.sym 97917 sram_bus_dat_w[6]
.sym 97918 $abc$46512$n4510
.sym 97920 spiflash_bus_adr[0]
.sym 97923 lm32_cpu.load_store_unit.d_dat_o[27]
.sym 97925 lm32_cpu.mc_arithmetic.p[19]
.sym 97926 spiflash_bus_dat_w[31]
.sym 97929 $abc$46512$n2534
.sym 97930 $abc$46512$n2533
.sym 97939 $abc$46512$n2530
.sym 97944 $abc$46512$n3893
.sym 97947 lm32_cpu.mc_arithmetic.state[1]
.sym 97948 lm32_cpu.mc_arithmetic.state[2]
.sym 97949 $abc$46512$n4928
.sym 97950 spiflash_bus_adr[4]
.sym 97952 spiflash_bus_dat_w[31]
.sym 97953 $abc$46512$n4927
.sym 97958 $abc$46512$n4629
.sym 97966 $abc$46512$n4510
.sym 97968 lm32_cpu.mc_arithmetic.p[17]
.sym 97970 lm32_cpu.mc_arithmetic.state[2]
.sym 97971 lm32_cpu.mc_arithmetic.state[1]
.sym 97973 $abc$46512$n4928
.sym 97982 lm32_cpu.mc_arithmetic.p[17]
.sym 97988 $abc$46512$n4629
.sym 97989 $abc$46512$n4927
.sym 97990 $abc$46512$n3893
.sym 97996 $abc$46512$n4510
.sym 98003 spiflash_bus_adr[4]
.sym 98006 spiflash_bus_dat_w[31]
.sym 98016 $abc$46512$n2530
.sym 98017 sys_clk_$glb_clk
.sym 98018 lm32_cpu.rst_i_$glb_sr
.sym 98020 $abc$46512$n5892
.sym 98022 $abc$46512$n5890
.sym 98024 $abc$46512$n5888
.sym 98026 $abc$46512$n5886
.sym 98029 lm32_cpu.rst_i
.sym 98031 $abc$46512$n2567
.sym 98032 $abc$46512$n5234
.sym 98033 $abc$46512$n1645
.sym 98034 spiflash_bus_dat_w[27]
.sym 98035 $abc$46512$n3766_1
.sym 98036 $abc$46512$n3846
.sym 98038 spiflash_bus_adr[4]
.sym 98039 lm32_cpu.mc_arithmetic.state[2]
.sym 98040 spiflash_bus_dat_w[25]
.sym 98041 $abc$46512$n3764_1
.sym 98042 $abc$46512$n2530
.sym 98043 spiflash_bus_dat_w[24]
.sym 98044 spiflash_bus_adr[2]
.sym 98045 spiflash_bus_adr[2]
.sym 98046 lm32_cpu.mc_arithmetic.state[2]
.sym 98047 spiflash_bus_dat_w[29]
.sym 98048 $abc$46512$n5231
.sym 98049 spiflash_bus_dat_w[27]
.sym 98050 $abc$46512$n5225
.sym 98052 $abc$46512$n4510
.sym 98053 spiflash_bus_dat_w[30]
.sym 98054 spiflash_bus_dat_w[26]
.sym 98063 lm32_cpu.mc_arithmetic.state[2]
.sym 98068 $abc$46512$n3365
.sym 98074 $abc$46512$n6035
.sym 98089 basesoc_sram_we[3]
.sym 98105 basesoc_sram_we[3]
.sym 98108 $abc$46512$n3365
.sym 98111 lm32_cpu.mc_arithmetic.state[2]
.sym 98118 $abc$46512$n6035
.sym 98143 $abc$46512$n5884
.sym 98145 $abc$46512$n5882
.sym 98147 $abc$46512$n5880
.sym 98149 $abc$46512$n5877
.sym 98150 lm32_cpu.pc_f[12]
.sym 98152 $abc$46512$n6570
.sym 98153 lm32_cpu.pc_f[12]
.sym 98155 $abc$46512$n3767_1
.sym 98156 $abc$46512$n2532
.sym 98157 lm32_cpu.mc_arithmetic.operand_1_d[1]
.sym 98158 $abc$46512$n3893
.sym 98159 $abc$46512$n5886
.sym 98160 spiflash_bus_adr[6]
.sym 98162 lm32_cpu.mc_arithmetic.state[2]
.sym 98163 $abc$46512$n2533
.sym 98164 $PACKER_VCC_NET_$glb_clk
.sym 98165 $abc$46512$n4928
.sym 98166 spiflash_bus_dat_w[28]
.sym 98167 $PACKER_VCC_NET_$glb_clk
.sym 98168 grant
.sym 98169 $abc$46512$n5353
.sym 98170 $PACKER_VCC_NET_$glb_clk
.sym 98171 lm32_cpu.instruction_unit.icache_refill_address[20]
.sym 98172 lm32_cpu.load_store_unit.d_dat_o[24]
.sym 98173 spiflash_bus_adr[8]
.sym 98175 basesoc_sram_we[3]
.sym 98176 $abc$46512$n5225
.sym 98177 lm32_cpu.instruction_unit.icache_refill_ready
.sym 98184 lm32_cpu.load_store_unit.d_dat_o[29]
.sym 98185 $abc$46512$n5353
.sym 98187 $abc$46512$n6035
.sym 98188 $abc$46512$n3670_1
.sym 98190 storage[3][5]
.sym 98191 storage[7][5]
.sym 98192 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 98193 lm32_cpu.load_store_unit.d_dat_o[27]
.sym 98194 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 98195 $abc$46512$n6571
.sym 98196 $abc$46512$n1649
.sym 98197 $abc$46512$n5347
.sym 98198 $abc$46512$n3847_1
.sym 98200 $abc$46512$n5225
.sym 98204 slave_sel_r[0]
.sym 98205 $abc$46512$n6576
.sym 98212 $abc$46512$n6539
.sym 98213 $abc$46512$n6544_1
.sym 98217 lm32_cpu.load_store_unit.d_dat_o[29]
.sym 98222 lm32_cpu.load_store_unit.d_dat_o[27]
.sym 98228 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 98229 storage[3][5]
.sym 98230 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 98231 storage[7][5]
.sym 98234 slave_sel_r[0]
.sym 98235 $abc$46512$n6576
.sym 98236 $abc$46512$n6571
.sym 98241 $abc$46512$n6544_1
.sym 98242 $abc$46512$n6539
.sym 98243 slave_sel_r[0]
.sym 98246 $abc$46512$n3670_1
.sym 98247 $abc$46512$n3847_1
.sym 98249 $abc$46512$n6035
.sym 98252 $abc$46512$n5353
.sym 98253 $abc$46512$n5347
.sym 98254 $abc$46512$n1649
.sym 98255 $abc$46512$n5225
.sym 98263 sys_clk_$glb_clk
.sym 98264 $abc$46512$n135_$glb_sr
.sym 98266 $abc$46512$n5361
.sym 98268 $abc$46512$n5359
.sym 98270 $abc$46512$n5357
.sym 98272 $abc$46512$n5355
.sym 98276 shared_dat_r[2]
.sym 98279 $abc$46512$n2533
.sym 98280 $abc$46512$n4510
.sym 98281 $abc$46512$n6546
.sym 98282 $abc$46512$n3607
.sym 98284 spiflash_bus_adr[5]
.sym 98285 $abc$46512$n5347
.sym 98287 $PACKER_VCC_NET_$glb_clk
.sym 98288 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 98292 lm32_cpu.size_x[1]
.sym 98295 $abc$46512$n3723_1
.sym 98296 $abc$46512$n1645
.sym 98297 spiflash_bus_dat_w[24]
.sym 98298 lm32_cpu.load_store_unit.store_data_m[9]
.sym 98299 spiflash_bus_adr[5]
.sym 98300 $abc$46512$n7956
.sym 98308 spiflash_bus_adr[8]
.sym 98313 $abc$46512$n1649
.sym 98316 lm32_cpu.load_store_unit.d_dat_o[27]
.sym 98319 $abc$46512$n5222
.sym 98322 sram_bus_dat_w[1]
.sym 98323 $abc$46512$n5347
.sym 98324 $abc$46512$n7956
.sym 98327 lm32_cpu.load_store_unit.d_dat_o[30]
.sym 98328 grant
.sym 98330 spiflash_bus_adr[6]
.sym 98332 lm32_cpu.load_store_unit.d_dat_o[24]
.sym 98333 $abc$46512$n5351
.sym 98335 basesoc_sram_we[3]
.sym 98336 $abc$46512$n3371
.sym 98339 grant
.sym 98342 lm32_cpu.load_store_unit.d_dat_o[24]
.sym 98348 spiflash_bus_adr[8]
.sym 98352 lm32_cpu.load_store_unit.d_dat_o[27]
.sym 98353 grant
.sym 98358 basesoc_sram_we[3]
.sym 98359 $abc$46512$n3371
.sym 98364 spiflash_bus_adr[6]
.sym 98372 sram_bus_dat_w[1]
.sym 98375 $abc$46512$n5351
.sym 98376 $abc$46512$n1649
.sym 98377 $abc$46512$n5222
.sym 98378 $abc$46512$n5347
.sym 98383 lm32_cpu.load_store_unit.d_dat_o[30]
.sym 98384 grant
.sym 98385 $abc$46512$n7956
.sym 98386 sys_clk_$glb_clk
.sym 98389 $abc$46512$n5353
.sym 98391 $abc$46512$n5351
.sym 98393 $abc$46512$n5349
.sym 98395 $abc$46512$n5346
.sym 98396 spiflash_bus_adr[3]
.sym 98398 lm32_cpu.instruction_unit.icache_refill_data[5]
.sym 98399 spiflash_bus_adr[3]
.sym 98400 lm32_cpu.instruction_unit.icache_refill_request
.sym 98401 $abc$46512$n8627
.sym 98402 storage[15][1]
.sym 98403 $abc$46512$n4955
.sym 98404 $abc$46512$n3670_1
.sym 98405 $abc$46512$n3893
.sym 98406 $abc$46512$n5416
.sym 98408 lm32_cpu.load_store_unit.d_dat_o[29]
.sym 98409 $abc$46512$n3670_1
.sym 98412 $abc$46512$n7080_1
.sym 98413 grant
.sym 98414 $abc$46512$n2453
.sym 98415 lm32_cpu.branch_target_d[4]
.sym 98416 lm32_cpu.instruction_unit.icache.tmem_write_address[2]
.sym 98417 $abc$46512$n6319
.sym 98419 spiflash_bus_adr[0]
.sym 98421 lm32_cpu.instruction_unit.icache_refill_ready
.sym 98422 $abc$46512$n5355
.sym 98423 $abc$46512$n7969
.sym 98429 lm32_cpu.pc_f[8]
.sym 98431 lm32_cpu.branch_target_d[4]
.sym 98434 lm32_cpu.pc_d[9]
.sym 98437 spiflash_bus_adr[6]
.sym 98443 lm32_cpu.instruction_unit.icache.tmem_write_data[0]
.sym 98447 $abc$46512$n2567
.sym 98458 lm32_cpu.load_store_unit.store_data_m[9]
.sym 98463 spiflash_bus_adr[6]
.sym 98469 lm32_cpu.branch_target_d[4]
.sym 98474 lm32_cpu.load_store_unit.store_data_m[9]
.sym 98482 lm32_cpu.pc_d[9]
.sym 98487 spiflash_bus_adr[6]
.sym 98492 lm32_cpu.instruction_unit.icache.tmem_write_data[0]
.sym 98500 lm32_cpu.pc_f[8]
.sym 98508 $abc$46512$n2567
.sym 98509 sys_clk_$glb_clk
.sym 98510 lm32_cpu.rst_i_$glb_sr
.sym 98511 $abc$46512$n6332
.sym 98512 $abc$46512$n6001
.sym 98513 $abc$46512$n6075
.sym 98514 $abc$46512$n6078
.sym 98515 $abc$46512$n7836
.sym 98516 $abc$46512$n7059
.sym 98517 $abc$46512$n7056
.sym 98518 $abc$46512$n7046
.sym 98519 $abc$46512$n7110_1
.sym 98522 $abc$46512$n5695
.sym 98523 lm32_cpu.instruction_unit.icache.refill_offset[0]
.sym 98524 $abc$46512$n6536_1
.sym 98527 lm32_cpu.instruction_unit.icache_refill_address[15]
.sym 98528 spiflash_bus_dat_w[27]
.sym 98529 spiflash_bus_dat_w[25]
.sym 98530 $abc$46512$n5875
.sym 98531 lm32_cpu.instruction_unit.icache.tmem_write_data[0]
.sym 98534 lm32_cpu.instruction_unit.i_adr_o[4]
.sym 98535 spiflash_bus_adr[5]
.sym 98536 spiflash_bus_adr[2]
.sym 98537 $abc$46512$n7558
.sym 98538 lm32_cpu.instruction_unit.icache_refill_address[12]
.sym 98539 lm32_cpu.pc_f[23]
.sym 98540 lm32_cpu.instruction_unit.icache_refill_data[12]
.sym 98541 $abc$46512$n5402
.sym 98542 $abc$46512$n2453
.sym 98543 lm32_cpu.pc_f[8]
.sym 98544 lm32_cpu.instruction_unit.branch_predict_address_d[12]
.sym 98545 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 98546 lm32_cpu.instruction_unit.icache_refill_data[26]
.sym 98553 $abc$46512$n7559
.sym 98555 $abc$46512$n7558
.sym 98559 $abc$46512$n5402
.sym 98564 $abc$46512$n7021
.sym 98568 $abc$46512$n5875
.sym 98569 $abc$46512$n5460
.sym 98571 $abc$46512$n5458
.sym 98572 lm32_cpu.pc_f[9]
.sym 98575 lm32_cpu.pc_f[14]
.sym 98577 $abc$46512$n7020
.sym 98579 $abc$46512$n2453
.sym 98580 lm32_cpu.instruction_unit.pc_a[8]
.sym 98582 $abc$46512$n5404
.sym 98583 $abc$46512$n3609
.sym 98588 lm32_cpu.instruction_unit.pc_a[8]
.sym 98591 lm32_cpu.pc_f[14]
.sym 98592 $abc$46512$n7020
.sym 98593 $abc$46512$n7021
.sym 98594 $abc$46512$n5875
.sym 98597 $abc$46512$n7020
.sym 98598 $abc$46512$n7021
.sym 98599 $abc$46512$n5875
.sym 98600 lm32_cpu.pc_f[14]
.sym 98603 $abc$46512$n7558
.sym 98605 $abc$46512$n7559
.sym 98606 $abc$46512$n5875
.sym 98609 $abc$46512$n3609
.sym 98610 $abc$46512$n5404
.sym 98612 $abc$46512$n5402
.sym 98616 lm32_cpu.pc_f[9]
.sym 98622 $abc$46512$n5460
.sym 98623 $abc$46512$n3609
.sym 98624 $abc$46512$n5458
.sym 98627 lm32_cpu.pc_f[14]
.sym 98631 $abc$46512$n2453
.sym 98632 sys_clk_$glb_clk
.sym 98633 lm32_cpu.rst_i_$glb_sr
.sym 98634 $abc$46512$n7023
.sym 98635 $abc$46512$n7020
.sym 98636 $abc$46512$n7014
.sym 98637 $abc$46512$n7008
.sym 98638 $abc$46512$n6956
.sym 98639 $abc$46512$n7528
.sym 98640 $abc$46512$n7525
.sym 98641 $abc$46512$n7558
.sym 98642 lm32_cpu.load_store_unit.store_data_m[31]
.sym 98644 $abc$46512$n4986_1
.sym 98646 lm32_cpu.pc_f[8]
.sym 98647 lm32_cpu.pc_f[15]
.sym 98648 $abc$46512$n7086_1
.sym 98650 $abc$46512$n7168_1
.sym 98651 lm32_cpu.instruction_unit.icache_refill_address[19]
.sym 98652 $abc$46512$n3694_1
.sym 98653 $abc$46512$n6321
.sym 98654 lm32_cpu.pc_f[13]
.sym 98655 lm32_cpu.operand_m[17]
.sym 98656 lm32_cpu.pc_f[9]
.sym 98657 lm32_cpu.instruction_unit.icache_refill_address[23]
.sym 98658 lm32_cpu.instruction_unit.icache_refill_address[5]
.sym 98659 lm32_cpu.instruction_unit.icache_refill_address[20]
.sym 98660 lm32_cpu.instruction_unit.icache_refill_data[24]
.sym 98661 lm32_cpu.instruction_unit.i_adr_o[23]
.sym 98662 lm32_cpu.instruction_unit.branch_predict_address_d[16]
.sym 98663 lm32_cpu.pc_d[22]
.sym 98664 $abc$46512$n6325
.sym 98665 $abc$46512$n6665
.sym 98666 shared_dat_r[26]
.sym 98667 $abc$46512$n6680
.sym 98668 $abc$46512$n2453
.sym 98669 sram_bus_dat_w[0]
.sym 98675 shared_dat_r[12]
.sym 98677 shared_dat_r[26]
.sym 98679 lm32_cpu.instruction_unit.icache.tmem_write_address[5]
.sym 98680 $abc$46512$n6329
.sym 98681 $abc$46512$n3607
.sym 98683 grant
.sym 98685 lm32_cpu.instruction_unit.i_adr_o[23]
.sym 98687 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 98688 $abc$46512$n6035
.sym 98690 shared_dat_r[24]
.sym 98691 lm32_cpu.instruction_unit.icache.tmem_write_address[6]
.sym 98697 lm32_cpu.load_store_unit.d_adr_o[23]
.sym 98701 $abc$46512$n6331
.sym 98702 $abc$46512$n2515
.sym 98708 shared_dat_r[12]
.sym 98715 $abc$46512$n3607
.sym 98717 $abc$46512$n6035
.sym 98721 grant
.sym 98722 lm32_cpu.load_store_unit.d_adr_o[23]
.sym 98723 lm32_cpu.instruction_unit.i_adr_o[23]
.sym 98729 shared_dat_r[26]
.sym 98735 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 98741 shared_dat_r[24]
.sym 98747 $abc$46512$n6331
.sym 98750 $abc$46512$n6329
.sym 98751 lm32_cpu.instruction_unit.icache.tmem_write_address[6]
.sym 98752 $abc$46512$n6331
.sym 98753 lm32_cpu.instruction_unit.icache.tmem_write_address[5]
.sym 98754 $abc$46512$n2515
.sym 98755 sys_clk_$glb_clk
.sym 98756 lm32_cpu.rst_i_$glb_sr
.sym 98765 lm32_cpu.instruction_unit.icache.tmem_write_address[6]
.sym 98766 lm32_cpu.instruction_unit.icache.tmem_write_address[1]
.sym 98767 spiflash_bus_adr[5]
.sym 98769 lm32_cpu.pc_f[16]
.sym 98770 $abc$46512$n7525
.sym 98771 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 98772 lm32_cpu.instruction_unit.icache.tmem_write_address[3]
.sym 98773 lm32_cpu.pc_f[21]
.sym 98774 lm32_cpu.instruction_unit.icache_refill_address[9]
.sym 98775 lm32_cpu.instruction_unit.icache.tmem_write_address[5]
.sym 98776 lm32_cpu.instruction_unit.icache_refill_address[15]
.sym 98777 $abc$46512$n3607
.sym 98778 lm32_cpu.valid_d
.sym 98779 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 98780 $abc$46512$n7150_1
.sym 98781 lm32_cpu.instruction_unit.icache.refill_offset[0]
.sym 98783 $abc$46512$n1645
.sym 98784 $abc$46512$n6679
.sym 98785 lm32_cpu.pc_f[12]
.sym 98786 lm32_cpu.pc_d[19]
.sym 98787 $abc$46512$n7956
.sym 98788 $abc$46512$n2528
.sym 98790 $PACKER_VCC_NET_$glb_clk
.sym 98791 $PACKER_VCC_NET_$glb_clk
.sym 98792 $abc$46512$n6303
.sym 98799 $abc$46512$n3609
.sym 98800 $abc$46512$n5454
.sym 98802 $abc$46512$n5416
.sym 98803 $abc$46512$n7150_1
.sym 98804 $abc$46512$n5414
.sym 98808 $abc$46512$n6679
.sym 98810 $abc$46512$n5456
.sym 98811 $abc$46512$n5431_1
.sym 98813 $abc$46512$n5403_1
.sym 98815 lm32_cpu.pc_f[22]
.sym 98816 $abc$46512$n6303
.sym 98819 $abc$46512$n4964
.sym 98822 lm32_cpu.instruction_unit.branch_predict_address_d[16]
.sym 98825 $abc$46512$n2453
.sym 98826 lm32_cpu.instruction_unit.pc_a[6]
.sym 98827 $abc$46512$n6680
.sym 98829 lm32_cpu.instruction_unit.branch_predict_address_d[9]
.sym 98834 lm32_cpu.pc_f[22]
.sym 98837 $abc$46512$n3609
.sym 98838 $abc$46512$n5454
.sym 98839 $abc$46512$n5456
.sym 98846 $abc$46512$n4964
.sym 98849 $abc$46512$n4964
.sym 98850 $abc$46512$n5403_1
.sym 98852 lm32_cpu.instruction_unit.branch_predict_address_d[9]
.sym 98856 lm32_cpu.instruction_unit.pc_a[6]
.sym 98861 $abc$46512$n6679
.sym 98862 $abc$46512$n6303
.sym 98863 $abc$46512$n7150_1
.sym 98864 $abc$46512$n6680
.sym 98867 $abc$46512$n5414
.sym 98868 $abc$46512$n3609
.sym 98869 $abc$46512$n5416
.sym 98873 lm32_cpu.instruction_unit.branch_predict_address_d[16]
.sym 98875 $abc$46512$n4964
.sym 98876 $abc$46512$n5431_1
.sym 98877 $abc$46512$n2453
.sym 98878 sys_clk_$glb_clk
.sym 98879 lm32_cpu.rst_i_$glb_sr
.sym 98882 $abc$46512$n5873
.sym 98883 $abc$46512$n7586
.sym 98884 $abc$46512$n7589
.sym 98885 $abc$46512$n6959
.sym 98886 $abc$46512$n7011
.sym 98887 $abc$46512$n7017
.sym 98888 $abc$46512$n6329
.sym 98891 $abc$46512$n6693
.sym 98892 lm32_cpu.pc_f[29]
.sym 98893 lm32_cpu.pc_f[25]
.sym 98894 lm32_cpu.pc_f[25]
.sym 98895 lm32_cpu.pc_f[14]
.sym 98896 lm32_cpu.pc_f[22]
.sym 98897 $abc$46512$n2592
.sym 98899 $abc$46512$n7150_1
.sym 98900 $abc$46512$n5183_1
.sym 98901 $abc$46512$n2453
.sym 98902 lm32_cpu.pc_f[6]
.sym 98903 $abc$46512$n3609
.sym 98904 lm32_cpu.valid_f
.sym 98905 lm32_cpu.instruction_unit.icache_refill_address[29]
.sym 98906 $abc$46512$n6340
.sym 98908 $abc$46512$n7857
.sym 98909 $abc$46512$n7080_1
.sym 98910 lm32_cpu.instruction_unit.icache_refill_data[7]
.sym 98911 $abc$46512$n7857
.sym 98912 grant
.sym 98913 $abc$46512$n6319
.sym 98914 lm32_cpu.instruction_unit.restart_address[5]
.sym 98915 $abc$46512$n3608
.sym 98921 lm32_cpu.instruction_unit.icache_refill_address[15]
.sym 98922 lm32_cpu.instruction_unit.branch_predict_address_d[22]
.sym 98923 $abc$46512$n4964
.sym 98926 $abc$46512$n5423_1
.sym 98927 $abc$46512$n5455_1
.sym 98929 lm32_cpu.instruction_unit.icache_refill_address[20]
.sym 98931 lm32_cpu.instruction_unit.icache_refill_address[12]
.sym 98934 $abc$46512$n5459_1
.sym 98936 lm32_cpu.instruction_unit.icache_refill_address[16]
.sym 98940 $abc$46512$n6677
.sym 98947 lm32_cpu.instruction_unit.branch_predict_address_d[23]
.sym 98948 $abc$46512$n2528
.sym 98956 lm32_cpu.instruction_unit.icache_refill_address[15]
.sym 98961 lm32_cpu.instruction_unit.icache_refill_address[16]
.sym 98966 $abc$46512$n5455_1
.sym 98967 lm32_cpu.instruction_unit.branch_predict_address_d[22]
.sym 98968 $abc$46512$n4964
.sym 98972 lm32_cpu.instruction_unit.branch_predict_address_d[23]
.sym 98973 $abc$46512$n5459_1
.sym 98975 $abc$46512$n4964
.sym 98981 $abc$46512$n6677
.sym 98984 lm32_cpu.instruction_unit.icache_refill_address[20]
.sym 98993 $abc$46512$n5423_1
.sym 98996 lm32_cpu.instruction_unit.icache_refill_address[12]
.sym 99000 $abc$46512$n2528
.sym 99001 sys_clk_$glb_clk
.sym 99002 lm32_cpu.rst_i_$glb_sr
.sym 99004 $abc$46512$n6679
.sym 99006 $abc$46512$n6677
.sym 99008 $abc$46512$n6675
.sym 99010 $abc$46512$n6673
.sym 99011 lm32_cpu.instruction_unit.icache_refill_address[1]
.sym 99012 lm32_cpu.pc_f[3]
.sym 99013 $abc$46512$n5685
.sym 99014 spiflash_bus_adr[6]
.sym 99015 lm32_cpu.instruction_unit.i_adr_o[17]
.sym 99016 $abc$46512$n7011
.sym 99017 $abc$46512$n2453
.sym 99018 lm32_cpu.pc_f[3]
.sym 99019 lm32_cpu.pc_f[3]
.sym 99020 $abc$46512$n7017
.sym 99021 $abc$46512$n5190_1
.sym 99022 $abc$46512$n7150_1
.sym 99023 lm32_cpu.instruction_unit.icache_refill_address[8]
.sym 99024 $abc$46512$n6672
.sym 99025 lm32_cpu.instruction_unit.icache_refill_address[3]
.sym 99026 lm32_cpu.instruction_unit.branch_predict_address_d[22]
.sym 99027 lm32_cpu.instruction_unit.icache_refill_data[26]
.sym 99028 spiflash_bus_adr[2]
.sym 99029 lm32_cpu.instruction_unit.icache_refill_data[12]
.sym 99030 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 99032 lm32_cpu.instruction_unit.icache_refill_data[12]
.sym 99033 lm32_cpu.instruction_unit.icache_refill_data[7]
.sym 99034 lm32_cpu.instruction_unit.i_adr_o[22]
.sym 99035 lm32_cpu.instruction_unit.bus_error_f
.sym 99036 lm32_cpu.instruction_unit.icache_refill_data[10]
.sym 99037 lm32_cpu.instruction_unit.instruction_d[11]
.sym 99038 spiflash_bus_adr[5]
.sym 99044 $abc$46512$n5180_1
.sym 99045 lm32_cpu.instruction_unit.i_adr_o[18]
.sym 99047 $abc$46512$n5132
.sym 99050 lm32_cpu.instruction_unit.icache_restart_request
.sym 99051 lm32_cpu.instruction_unit.icache_refill_data[7]
.sym 99053 lm32_cpu.load_store_unit.d_adr_o[18]
.sym 99058 $abc$46512$n6329
.sym 99061 lm32_cpu.instruction_unit.icache_refill_data[1]
.sym 99062 lm32_cpu.instruction_unit.restart_address[14]
.sym 99065 lm32_cpu.instruction_unit.icache_refill_data[5]
.sym 99067 $abc$46512$n3609
.sym 99068 $abc$46512$n5182_1
.sym 99070 $abc$46512$n5114
.sym 99072 grant
.sym 99074 lm32_cpu.instruction_unit.restart_address[5]
.sym 99080 lm32_cpu.instruction_unit.icache_refill_data[5]
.sym 99083 $abc$46512$n6329
.sym 99090 $abc$46512$n3609
.sym 99091 $abc$46512$n5180_1
.sym 99092 $abc$46512$n5182_1
.sym 99095 grant
.sym 99097 lm32_cpu.instruction_unit.i_adr_o[18]
.sym 99098 lm32_cpu.load_store_unit.d_adr_o[18]
.sym 99101 lm32_cpu.instruction_unit.icache_restart_request
.sym 99102 $abc$46512$n5114
.sym 99104 lm32_cpu.instruction_unit.restart_address[5]
.sym 99107 $abc$46512$n5132
.sym 99108 lm32_cpu.instruction_unit.icache_restart_request
.sym 99110 lm32_cpu.instruction_unit.restart_address[14]
.sym 99116 lm32_cpu.instruction_unit.icache_refill_data[7]
.sym 99119 lm32_cpu.instruction_unit.icache_refill_data[1]
.sym 99124 sys_clk_$glb_clk
.sym 99127 $abc$46512$n6671
.sym 99129 $abc$46512$n6669
.sym 99131 $abc$46512$n6667
.sym 99133 $abc$46512$n6665
.sym 99134 lm32_cpu.pc_f[20]
.sym 99135 $abc$46512$n5436
.sym 99138 $abc$46512$n5180_1
.sym 99139 lm32_cpu.pc_f[14]
.sym 99140 lm32_cpu.pc_f[17]
.sym 99142 $abc$46512$n6338
.sym 99143 lm32_cpu.pc_m[9]
.sym 99144 lm32_cpu.instruction_unit.icache.state[2]
.sym 99145 $abc$46512$n5483_1
.sym 99146 lm32_cpu.pc_f[13]
.sym 99147 lm32_cpu.pc_f[15]
.sym 99148 $abc$46512$n5207
.sym 99149 $abc$46512$n5194_1
.sym 99150 lm32_cpu.instruction_unit.branch_predict_address_d[20]
.sym 99151 $abc$46512$n6336
.sym 99152 lm32_cpu.instruction_unit.icache_refill_address[8]
.sym 99154 lm32_cpu.instruction_unit.icache_refill_address[3]
.sym 99155 lm32_cpu.instruction_unit.icache_refill_address[5]
.sym 99156 $abc$46512$n5114
.sym 99157 $abc$46512$n6665
.sym 99158 shared_dat_r[26]
.sym 99159 $abc$46512$n6680
.sym 99160 lm32_cpu.instruction_unit.icache_refill_data[24]
.sym 99167 lm32_cpu.instruction_unit.instruction_d[12]
.sym 99169 $abc$46512$n3607
.sym 99173 lm32_cpu.instruction_unit.icache_refill_data[9]
.sym 99175 lm32_cpu.instruction_unit.icache_refill_data[6]
.sym 99176 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.ra[5]
.sym 99177 $abc$46512$n4964
.sym 99185 $abc$46512$n3608
.sym 99186 $abc$46512$n6669
.sym 99193 lm32_cpu.instruction_unit.icache_refill_data[5]
.sym 99196 lm32_cpu.instruction_unit.icache_refill_data[10]
.sym 99202 lm32_cpu.instruction_unit.icache_refill_data[9]
.sym 99208 $abc$46512$n6669
.sym 99213 lm32_cpu.instruction_unit.icache_refill_data[5]
.sym 99221 lm32_cpu.instruction_unit.icache_refill_data[10]
.sym 99226 lm32_cpu.instruction_unit.instruction_d[12]
.sym 99230 lm32_cpu.instruction_unit.icache_refill_data[6]
.sym 99236 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.ra[5]
.sym 99243 $abc$46512$n3607
.sym 99244 $abc$46512$n4964
.sym 99245 $abc$46512$n3608
.sym 99247 sys_clk_$glb_clk
.sym 99250 $abc$46512$n6316
.sym 99252 $abc$46512$n6314
.sym 99254 $abc$46512$n6312
.sym 99256 $abc$46512$n6310
.sym 99258 lm32_cpu.instruction_unit.restart_address[14]
.sym 99260 $abc$46512$n1645
.sym 99261 lm32_cpu.instruction_unit.icache_refill_data[6]
.sym 99262 lm32_cpu.instruction_unit.icache_refill_data[2]
.sym 99263 lm32_cpu.instruction_unit.icache_refill_address[2]
.sym 99264 $abc$46512$n5840
.sym 99265 $abc$46512$n2507
.sym 99266 $abc$46512$n5447_1
.sym 99267 lm32_cpu.instruction_unit.icache_refill_address[6]
.sym 99268 lm32_cpu.instruction_unit.icache_refill_data[1]
.sym 99269 $abc$46512$n5132
.sym 99270 lm32_cpu.branch_predict_taken_x
.sym 99271 lm32_cpu.pc_f[19]
.sym 99272 lm32_cpu.instruction_unit.icache_refill_address[9]
.sym 99273 lm32_cpu.instruction_unit.icache.refill_offset[0]
.sym 99274 $abc$46512$n1645
.sym 99275 lm32_cpu.instruction_unit.icache_refill_data[0]
.sym 99276 lm32_cpu.instruction_unit.icache_refill_data[27]
.sym 99277 $PACKER_VCC_NET_$glb_clk
.sym 99278 lm32_cpu.instruction_unit.icache_refill_data[3]
.sym 99279 $abc$46512$n6308
.sym 99280 $abc$46512$n6350
.sym 99281 $PACKER_VCC_NET_$glb_clk
.sym 99282 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 99283 $PACKER_VCC_NET_$glb_clk
.sym 99284 $abc$46512$n7552
.sym 99291 $abc$46512$n7552
.sym 99295 $abc$46512$n6315
.sym 99296 $abc$46512$n7150_1
.sym 99297 $abc$46512$n6308
.sym 99298 $abc$46512$n6311
.sym 99300 $abc$46512$n6309
.sym 99301 $abc$46512$n2453
.sym 99307 lm32_cpu.instruction_unit.bus_error_f
.sym 99308 $abc$46512$n6303
.sym 99309 $abc$46512$n6306
.sym 99311 $abc$46512$n6312
.sym 99312 $abc$46512$n6035
.sym 99313 $abc$46512$n6310
.sym 99318 $abc$46512$n6313
.sym 99320 $abc$46512$n6314
.sym 99323 $abc$46512$n7150_1
.sym 99324 $abc$46512$n6310
.sym 99325 $abc$46512$n6303
.sym 99326 $abc$46512$n6311
.sym 99332 $abc$46512$n6035
.sym 99338 lm32_cpu.instruction_unit.bus_error_f
.sym 99341 $abc$46512$n7552
.sym 99347 $abc$46512$n7150_1
.sym 99348 $abc$46512$n6314
.sym 99349 $abc$46512$n6303
.sym 99350 $abc$46512$n6315
.sym 99353 $abc$46512$n6309
.sym 99354 $abc$46512$n7150_1
.sym 99355 $abc$46512$n6308
.sym 99356 $abc$46512$n6303
.sym 99359 $abc$46512$n6303
.sym 99360 $abc$46512$n6312
.sym 99361 $abc$46512$n7150_1
.sym 99362 $abc$46512$n6313
.sym 99365 $abc$46512$n6306
.sym 99369 $abc$46512$n2453
.sym 99370 sys_clk_$glb_clk
.sym 99371 lm32_cpu.rst_i_$glb_sr
.sym 99373 $abc$46512$n6308
.sym 99375 $abc$46512$n6306
.sym 99377 $abc$46512$n6304
.sym 99379 $abc$46512$n6301
.sym 99380 $abc$46512$n6311
.sym 99381 lm32_cpu.instruction_unit.icache_refill_data[24]
.sym 99384 $abc$46512$n5183_1
.sym 99385 $abc$46512$n5221_1
.sym 99386 lm32_cpu.load_store_unit.d_dat_o[10]
.sym 99387 $abc$46512$n5230_1
.sym 99388 $abc$46512$n3607
.sym 99390 lm32_cpu.pc_f[25]
.sym 99391 $abc$46512$n6315
.sym 99392 $abc$46512$n3609
.sym 99393 $abc$46512$n6350
.sym 99394 lm32_cpu.pc_f[18]
.sym 99396 lm32_cpu.valid_f
.sym 99398 $abc$46512$n2515
.sym 99399 lm32_cpu.instruction_unit.icache_refill_ready
.sym 99400 spiflash_sr[31]
.sym 99401 shared_dat_r[27]
.sym 99402 $abc$46512$n7080_1
.sym 99406 $abc$46512$n7554
.sym 99407 $abc$46512$n6340
.sym 99416 shared_dat_r[13]
.sym 99419 shared_dat_r[15]
.sym 99422 lm32_cpu.instruction_unit.i_adr_o[4]
.sym 99424 $abc$46512$n2515
.sym 99426 $abc$46512$n6317
.sym 99428 grant
.sym 99431 shared_dat_r[11]
.sym 99439 shared_dat_r[5]
.sym 99441 shared_dat_r[2]
.sym 99443 lm32_cpu.load_store_unit.d_adr_o[4]
.sym 99449 shared_dat_r[2]
.sym 99452 shared_dat_r[13]
.sym 99460 shared_dat_r[15]
.sym 99464 shared_dat_r[5]
.sym 99477 grant
.sym 99478 lm32_cpu.load_store_unit.d_adr_o[4]
.sym 99479 lm32_cpu.instruction_unit.i_adr_o[4]
.sym 99484 shared_dat_r[11]
.sym 99489 $abc$46512$n6317
.sym 99492 $abc$46512$n2515
.sym 99493 sys_clk_$glb_clk
.sym 99494 lm32_cpu.rst_i_$glb_sr
.sym 99496 $abc$46512$n7556
.sym 99498 $abc$46512$n7554
.sym 99500 $abc$46512$n7552
.sym 99502 $abc$46512$n7550
.sym 99505 count[2]
.sym 99507 lm32_cpu.instruction_unit.icache.refill_offset[0]
.sym 99508 lm32_cpu.load_store_unit.d_adr_o[19]
.sym 99509 spiflash_bus_adr[2]
.sym 99510 shared_dat_r[13]
.sym 99511 $abc$46512$n1646
.sym 99512 $abc$46512$n5407_1
.sym 99513 lm32_cpu.instruction_unit.icache_restart_request
.sym 99515 $abc$46512$n2567
.sym 99516 lm32_cpu.instruction_unit.icache_refill_address[2]
.sym 99517 lm32_cpu.pc_f[1]
.sym 99518 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 99519 lm32_cpu.instruction_unit.icache_refill_data[26]
.sym 99520 lm32_cpu.instruction_unit.icache_refill_data[27]
.sym 99522 lm32_cpu.instruction_unit.icache_refill_address[5]
.sym 99523 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 99524 $abc$46512$n6342
.sym 99525 spiflash_bus_adr[5]
.sym 99526 spiflash_bus_adr[2]
.sym 99527 sram_bus_dat_w[4]
.sym 99528 lm32_cpu.instruction_unit.icache_refill_data[10]
.sym 99529 count[0]
.sym 99536 $abc$46512$n6538
.sym 99537 count[0]
.sym 99540 lm32_cpu.memop_pc_w[9]
.sym 99544 $abc$46512$n6689
.sym 99545 lm32_cpu.pc_m[9]
.sym 99547 $PACKER_VCC_NET
.sym 99548 spiflash_sr[27]
.sym 99549 $PACKER_VCC_NET_$glb_clk
.sym 99552 $abc$46512$n3587
.sym 99553 lm32_cpu.data_bus_error_exception_m
.sym 99555 spiflash_bus_adr[8]
.sym 99556 $abc$46512$n3589
.sym 99557 slave_sel_r[2]
.sym 99560 spiflash_sr[31]
.sym 99561 $abc$46512$n6570
.sym 99564 $abc$46512$n6693
.sym 99565 $abc$46512$n6713
.sym 99569 $abc$46512$n3589
.sym 99570 slave_sel_r[2]
.sym 99571 $abc$46512$n6538
.sym 99572 spiflash_sr[27]
.sym 99577 $abc$46512$n6689
.sym 99578 $abc$46512$n3587
.sym 99581 lm32_cpu.memop_pc_w[9]
.sym 99582 lm32_cpu.data_bus_error_exception_m
.sym 99583 lm32_cpu.pc_m[9]
.sym 99587 $abc$46512$n6693
.sym 99588 $abc$46512$n3587
.sym 99594 count[0]
.sym 99595 $PACKER_VCC_NET_$glb_clk
.sym 99601 spiflash_bus_adr[8]
.sym 99605 $abc$46512$n3587
.sym 99607 $abc$46512$n6713
.sym 99611 spiflash_sr[31]
.sym 99612 $abc$46512$n6570
.sym 99613 slave_sel_r[2]
.sym 99614 $abc$46512$n3589
.sym 99615 $PACKER_VCC_NET
.sym 99616 sys_clk_$glb_clk
.sym 99617 sys_rst_$glb_sr
.sym 99619 $abc$46512$n7548
.sym 99621 $abc$46512$n7546
.sym 99623 $abc$46512$n7544
.sym 99625 $abc$46512$n7542
.sym 99626 lm32_cpu.load_store_unit.wb_data_m[30]
.sym 99629 spiflash_bus_dat_w[8]
.sym 99630 $abc$46512$n6303
.sym 99631 $abc$46512$n6338
.sym 99632 lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra[6]
.sym 99634 count[0]
.sym 99635 $PACKER_VCC_NET
.sym 99636 $abc$46512$n5288
.sym 99637 $abc$46512$n6303
.sym 99638 $abc$46512$n2552
.sym 99639 $abc$46512$n2567
.sym 99640 $abc$46512$n6689
.sym 99641 $abc$46512$n2528
.sym 99642 $abc$46512$n3589
.sym 99643 $abc$46512$n6336
.sym 99644 lm32_cpu.instruction_unit.icache_refill_address[8]
.sym 99645 count[2]
.sym 99647 $abc$46512$n6346
.sym 99648 lm32_cpu.instruction_unit.icache_refill_address[5]
.sym 99651 lm32_cpu.instruction_unit.icache_refill_address[3]
.sym 99652 lm32_cpu.instruction_unit.icache_refill_data[24]
.sym 99653 lm32_cpu.instruction_unit.icache_refill_data[21]
.sym 99660 $abc$46512$n6410_1
.sym 99662 $abc$46512$n3589
.sym 99664 shared_dat_r[29]
.sym 99665 slave_sel_r[2]
.sym 99666 $abc$46512$n6546
.sym 99667 shared_dat_r[27]
.sym 99670 spiflash_sr[28]
.sym 99674 spiflash_sr[11]
.sym 99677 $abc$46512$n2515
.sym 99681 shared_dat_r[10]
.sym 99684 shared_dat_r[6]
.sym 99686 shared_dat_r[28]
.sym 99692 shared_dat_r[6]
.sym 99701 shared_dat_r[28]
.sym 99704 shared_dat_r[10]
.sym 99710 $abc$46512$n6546
.sym 99711 slave_sel_r[2]
.sym 99712 $abc$46512$n3589
.sym 99713 spiflash_sr[28]
.sym 99722 $abc$46512$n3589
.sym 99723 slave_sel_r[2]
.sym 99724 $abc$46512$n6410_1
.sym 99725 spiflash_sr[11]
.sym 99729 shared_dat_r[27]
.sym 99734 shared_dat_r[29]
.sym 99738 $abc$46512$n2515
.sym 99739 sys_clk_$glb_clk
.sym 99740 lm32_cpu.rst_i_$glb_sr
.sym 99742 $abc$46512$n7584
.sym 99744 $abc$46512$n7582
.sym 99746 $abc$46512$n7580
.sym 99748 $abc$46512$n7578
.sym 99751 $abc$46512$n6398
.sym 99753 lm32_cpu.instruction_unit.icache_refill_data[6]
.sym 99754 lm32_cpu.instruction_unit.icache_refill_address[2]
.sym 99756 spiflash_bus_adr[5]
.sym 99757 storage[7][1]
.sym 99758 $abc$46512$n6035
.sym 99759 storage[7][2]
.sym 99761 lm32_cpu.instruction_unit.i_adr_o[11]
.sym 99763 spiflash_sr[27]
.sym 99764 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 99765 spiflash_bus_dat_w[8]
.sym 99766 $abc$46512$n1645
.sym 99767 $PACKER_VCC_NET_$glb_clk
.sym 99768 basesoc_uart_rx_fifo_level[3]
.sym 99769 $PACKER_VCC_NET_$glb_clk
.sym 99770 lm32_cpu.instruction_unit.icache.refill_offset[0]
.sym 99771 spiflash_bus_adr[8]
.sym 99772 $abc$46512$n7578
.sym 99773 $PACKER_VCC_NET_$glb_clk
.sym 99774 lm32_cpu.instruction_unit.icache_refill_data[27]
.sym 99775 basesoc_uart_rx_fifo_level[0]
.sym 99776 $abc$46512$n3371
.sym 99784 $abc$46512$n2461
.sym 99788 $abc$46512$n7150_1
.sym 99789 $abc$46512$n7580
.sym 99791 lm32_cpu.instruction_unit.icache_restart_request
.sym 99793 lm32_cpu.instruction_unit.icache_refill_request
.sym 99803 $abc$46512$n4986_1
.sym 99804 spiflash_bus_adr[3]
.sym 99805 lm32_cpu.instruction_unit.icache_refilling
.sym 99806 $abc$46512$n6303
.sym 99807 $abc$46512$n7584
.sym 99808 spiflash_bus_adr[5]
.sym 99809 $abc$46512$n7582
.sym 99811 $abc$46512$n7581
.sym 99812 $abc$46512$n6035
.sym 99817 spiflash_bus_adr[3]
.sym 99821 $abc$46512$n6035
.sym 99823 $abc$46512$n4986_1
.sym 99827 $abc$46512$n7581
.sym 99828 $abc$46512$n7580
.sym 99829 $abc$46512$n7150_1
.sym 99830 $abc$46512$n6303
.sym 99835 spiflash_bus_adr[5]
.sym 99839 spiflash_bus_adr[3]
.sym 99848 $abc$46512$n7582
.sym 99851 $abc$46512$n7584
.sym 99857 $abc$46512$n4986_1
.sym 99858 lm32_cpu.instruction_unit.icache_restart_request
.sym 99859 lm32_cpu.instruction_unit.icache_refilling
.sym 99860 lm32_cpu.instruction_unit.icache_refill_request
.sym 99861 $abc$46512$n2461
.sym 99862 sys_clk_$glb_clk
.sym 99863 lm32_cpu.rst_i_$glb_sr
.sym 99865 $abc$46512$n7576
.sym 99867 $abc$46512$n7574
.sym 99869 $abc$46512$n7572
.sym 99871 $abc$46512$n7570
.sym 99872 $abc$46512$n7998
.sym 99874 spiflash_bus_adr[0]
.sym 99877 $abc$46512$n3589
.sym 99878 lm32_cpu.load_store_unit.data_w[2]
.sym 99879 $PACKER_GND_NET
.sym 99880 $abc$46512$n2461
.sym 99881 $abc$46512$n5685
.sym 99883 $abc$46512$n6338
.sym 99885 lm32_cpu.instruction_unit.i_adr_o[5]
.sym 99890 lm32_cpu.instruction_unit.icache_refill_ready
.sym 99891 lm32_cpu.instruction_unit.icache_refilling
.sym 99892 $abc$46512$n1645
.sym 99893 spiflash_bus_adr[3]
.sym 99894 $abc$46512$n7080_1
.sym 99895 $abc$46512$n6340
.sym 99897 $abc$46512$n7093_1
.sym 99899 lm32_cpu.valid_f
.sym 99908 spiflash_bus_adr[6]
.sym 99913 lm32_cpu.instruction_unit.icache_refill_data[20]
.sym 99916 $abc$46512$n3365
.sym 99920 $PACKER_VCC_NET_$glb_clk
.sym 99923 basesoc_uart_rx_fifo_level[1]
.sym 99924 basesoc_uart_rx_fifo_level[2]
.sym 99928 basesoc_uart_rx_fifo_level[3]
.sym 99929 $PACKER_VCC_NET_$glb_clk
.sym 99935 basesoc_uart_rx_fifo_level[0]
.sym 99939 basesoc_uart_rx_fifo_level[0]
.sym 99943 $auto$alumacc.cc:474:replace_alu$4495.C[2]
.sym 99945 basesoc_uart_rx_fifo_level[1]
.sym 99946 $PACKER_VCC_NET_$glb_clk
.sym 99949 $auto$alumacc.cc:474:replace_alu$4495.C[3]
.sym 99951 basesoc_uart_rx_fifo_level[2]
.sym 99952 $PACKER_VCC_NET_$glb_clk
.sym 99953 $auto$alumacc.cc:474:replace_alu$4495.C[2]
.sym 99955 $nextpnr_ICESTORM_LC_21$I3
.sym 99957 $PACKER_VCC_NET_$glb_clk
.sym 99958 basesoc_uart_rx_fifo_level[3]
.sym 99959 $auto$alumacc.cc:474:replace_alu$4495.C[3]
.sym 99965 $nextpnr_ICESTORM_LC_21$I3
.sym 99970 spiflash_bus_adr[6]
.sym 99974 $abc$46512$n3365
.sym 99982 lm32_cpu.instruction_unit.icache_refill_data[20]
.sym 99985 sys_clk_$glb_clk
.sym 99988 $abc$46512$n6052
.sym 99990 $abc$46512$n6050
.sym 99992 $abc$46512$n6048
.sym 99994 $abc$46512$n6046
.sym 99995 $abc$46512$n5695
.sym 100000 lm32_cpu.instruction_unit.icache.refill_offset[0]
.sym 100001 lm32_cpu.instruction_unit.icache_refill_address[2]
.sym 100002 $abc$46512$n7574
.sym 100004 $abc$46512$n7570
.sym 100006 spiflash_bus_adr[3]
.sym 100007 shared_dat_r[13]
.sym 100008 lm32_cpu.instruction_unit.icache_refill_data[17]
.sym 100009 $abc$46512$n3587
.sym 100010 $abc$46512$n3372
.sym 100011 $abc$46512$n3370
.sym 100012 $abc$46512$n3370
.sym 100013 spiflash_bus_dat_w[12]
.sym 100015 sram_bus_dat_w[4]
.sym 100016 spiflash_bus_dat_w[14]
.sym 100017 lm32_cpu.instruction_unit.icache_refill_data[16]
.sym 100018 spiflash_bus_adr[2]
.sym 100019 $abc$46512$n5105_1
.sym 100029 storage[11][2]
.sym 100030 storage[9][2]
.sym 100031 lm32_cpu.load_store_unit.d_dat_o[10]
.sym 100032 $abc$46512$n6448
.sym 100033 sram_bus_dat_w[2]
.sym 100034 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 100035 grant
.sym 100036 slave_sel_r[0]
.sym 100038 $PACKER_VCC_NET_$glb_clk
.sym 100039 $abc$46512$n8644
.sym 100040 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 100041 $abc$46512$n7095_1
.sym 100042 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 100043 $abc$46512$n6443
.sym 100047 basesoc_uart_rx_fifo_level[0]
.sym 100050 lm32_cpu.load_store_unit.d_dat_o[8]
.sym 100054 $abc$46512$n7080_1
.sym 100057 $abc$46512$n7093_1
.sym 100063 lm32_cpu.load_store_unit.d_dat_o[8]
.sym 100064 grant
.sym 100067 sram_bus_dat_w[2]
.sym 100073 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 100074 storage[11][2]
.sym 100075 storage[9][2]
.sym 100076 $abc$46512$n7080_1
.sym 100079 slave_sel_r[0]
.sym 100080 $abc$46512$n6443
.sym 100082 $abc$46512$n6448
.sym 100091 lm32_cpu.load_store_unit.d_dat_o[10]
.sym 100093 grant
.sym 100098 $PACKER_VCC_NET_$glb_clk
.sym 100100 basesoc_uart_rx_fifo_level[0]
.sym 100103 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 100104 $abc$46512$n7093_1
.sym 100105 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 100106 $abc$46512$n7095_1
.sym 100107 $abc$46512$n8644
.sym 100108 sys_clk_$glb_clk
.sym 100111 $abc$46512$n6044
.sym 100113 $abc$46512$n6042
.sym 100115 $abc$46512$n6040
.sym 100117 $abc$46512$n6037
.sym 100120 spiflash_bus_dat_w[15]
.sym 100122 $abc$46512$n7581
.sym 100123 spiflash_bus_adr[5]
.sym 100124 storage[9][2]
.sym 100125 $abc$46512$n6028
.sym 100126 $abc$46512$n6022
.sym 100127 $abc$46512$n8644
.sym 100129 $abc$46512$n7001
.sym 100131 $abc$46512$n6443
.sym 100132 slave_sel_r[0]
.sym 100138 spiflash_bus_adr[1]
.sym 100140 $abc$46512$n6010
.sym 100141 spiflash_bus_dat_w[10]
.sym 100142 $abc$46512$n6403_1
.sym 100144 $abc$46512$n6390
.sym 100145 $abc$46512$n1648
.sym 100151 spiflash_bus_dat_w[8]
.sym 100152 basesoc_uart_rx_fifo_level[1]
.sym 100154 lm32_cpu.load_store_unit.d_dat_o[14]
.sym 100155 $abc$46512$n6387
.sym 100156 slave_sel_r[0]
.sym 100157 basesoc_uart_rx_fifo_level[0]
.sym 100159 $abc$46512$n6392_1
.sym 100163 spiflash_bus_dat_w[13]
.sym 100164 spiflash_bus_adr[7]
.sym 100168 $abc$46512$n6403_1
.sym 100169 $abc$46512$n2754
.sym 100173 $abc$46512$n5106
.sym 100177 sys_rst
.sym 100179 $abc$46512$n5105_1
.sym 100180 $abc$46512$n6408_1
.sym 100181 grant
.sym 100185 grant
.sym 100187 lm32_cpu.load_store_unit.d_dat_o[14]
.sym 100190 basesoc_uart_rx_fifo_level[1]
.sym 100196 basesoc_uart_rx_fifo_level[0]
.sym 100197 $abc$46512$n5105_1
.sym 100198 $abc$46512$n5106
.sym 100199 sys_rst
.sym 100202 $abc$46512$n6403_1
.sym 100203 $abc$46512$n6408_1
.sym 100204 slave_sel_r[0]
.sym 100210 spiflash_bus_adr[7]
.sym 100215 spiflash_bus_dat_w[8]
.sym 100221 spiflash_bus_dat_w[13]
.sym 100226 slave_sel_r[0]
.sym 100227 $abc$46512$n6387
.sym 100228 $abc$46512$n6392_1
.sym 100230 $abc$46512$n2754
.sym 100231 sys_clk_$glb_clk
.sym 100232 sys_rst_$glb_sr
.sym 100234 $abc$46512$n6070
.sym 100236 $abc$46512$n6068
.sym 100238 $abc$46512$n6066
.sym 100240 $abc$46512$n6064
.sym 100246 spiflash_bus_adr[6]
.sym 100247 regs1
.sym 100248 spiflash_bus_adr[5]
.sym 100250 $abc$46512$n7069_1
.sym 100252 slave_sel_r[0]
.sym 100255 spiflash_bus_adr[0]
.sym 100256 $abc$46512$n5840
.sym 100257 spiflash_bus_dat_w[13]
.sym 100258 $PACKER_VCC_NET_$glb_clk
.sym 100259 serial_rx
.sym 100261 $PACKER_VCC_NET_$glb_clk
.sym 100262 spiflash_bus_dat_w[8]
.sym 100263 spiflash_bus_adr[8]
.sym 100264 spiflash_bus_dat_w[8]
.sym 100265 $abc$46512$n6446
.sym 100266 $abc$46512$n1645
.sym 100267 spiflash_bus_dat_w[9]
.sym 100268 $abc$46512$n6056
.sym 100274 $abc$46512$n6400
.sym 100277 $abc$46512$n3364
.sym 100280 $abc$46512$n6056
.sym 100282 slave_sel_r[0]
.sym 100285 $abc$46512$n8629
.sym 100287 sram_bus_dat_w[4]
.sym 100288 $abc$46512$n6056
.sym 100289 lm32_cpu.load_store_unit.d_dat_o[13]
.sym 100290 $abc$46512$n6395
.sym 100291 $abc$46512$n6070
.sym 100295 $abc$46512$n6058
.sym 100296 basesoc_sram_we[1]
.sym 100300 $abc$46512$n6010
.sym 100301 $abc$46512$n6028
.sym 100303 grant
.sym 100305 $abc$46512$n1648
.sym 100307 $abc$46512$n1648
.sym 100308 $abc$46512$n6056
.sym 100309 $abc$46512$n6028
.sym 100310 $abc$46512$n6070
.sym 100313 slave_sel_r[0]
.sym 100314 $abc$46512$n6400
.sym 100316 $abc$46512$n6395
.sym 100331 lm32_cpu.load_store_unit.d_dat_o[13]
.sym 100333 grant
.sym 100340 sram_bus_dat_w[4]
.sym 100344 $abc$46512$n3364
.sym 100345 basesoc_sram_we[1]
.sym 100349 $abc$46512$n6058
.sym 100350 $abc$46512$n1648
.sym 100351 $abc$46512$n6010
.sym 100352 $abc$46512$n6056
.sym 100353 $abc$46512$n8629
.sym 100354 sys_clk_$glb_clk
.sym 100357 $abc$46512$n6062
.sym 100359 $abc$46512$n6060
.sym 100361 $abc$46512$n6058
.sym 100363 $abc$46512$n6055
.sym 100364 $abc$46512$n6693
.sym 100369 spiflash_bus_dat_w[15]
.sym 100370 sram_bus_dat_w[1]
.sym 100371 $abc$46512$n8629
.sym 100372 spiflash_bus_adr[6]
.sym 100374 $abc$46512$n6410_1
.sym 100375 $abc$46512$n19
.sym 100376 spiflash_bus_adr[5]
.sym 100377 count[2]
.sym 100378 slave_sel_r[0]
.sym 100379 $abc$46512$n6316_1
.sym 100381 spiflash_bus_adr[3]
.sym 100382 $abc$46512$n6096
.sym 100383 $abc$46512$n6444
.sym 100385 spiflash_bus_adr[3]
.sym 100388 $abc$46512$n6028
.sym 100389 $abc$46512$n1645
.sym 100390 basesoc_sram_we[1]
.sym 100391 $abc$46512$n6084
.sym 100397 spiflash_bus_adr[3]
.sym 100400 spiflash_bus_adr[4]
.sym 100404 $abc$46512$n2626
.sym 100409 $abc$46512$n6006
.sym 100415 $abc$46512$n1648
.sym 100419 spiflash_bus_adr[0]
.sym 100420 $abc$46512$n6055
.sym 100428 $abc$46512$n6056
.sym 100431 spiflash_bus_adr[4]
.sym 100444 spiflash_bus_adr[3]
.sym 100450 $abc$46512$n2626
.sym 100460 $abc$46512$n6006
.sym 100461 $abc$46512$n6056
.sym 100462 $abc$46512$n6055
.sym 100463 $abc$46512$n1648
.sym 100473 spiflash_bus_adr[0]
.sym 100480 $abc$46512$n6299
.sym 100482 $abc$46512$n6297
.sym 100484 $abc$46512$n6295
.sym 100486 $abc$46512$n6293
.sym 100487 spiflash_bus_adr[6]
.sym 100491 $abc$46512$n6713
.sym 100492 spiflash_bus_dat_w[10]
.sym 100494 spiflash_bus_adr[8]
.sym 100497 spiflash_bus_adr[2]
.sym 100498 spiflash_bus_dat_w[11]
.sym 100500 $abc$46512$n6054
.sym 100502 $abc$46512$n6016
.sym 100505 $abc$46512$n3370
.sym 100507 spiflash_bus_dat_w[13]
.sym 100508 $abc$46512$n3370
.sym 100509 spiflash_bus_dat_w[14]
.sym 100510 spiflash_bus_adr[2]
.sym 100511 spiflash_bus_adr[2]
.sym 100513 basesoc_sram_we[1]
.sym 100514 spiflash_bus_dat_w[12]
.sym 100520 $abc$46512$n6396
.sym 100521 $abc$46512$n19
.sym 100523 $abc$46512$n6028
.sym 100524 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 100525 $abc$46512$n3365
.sym 100526 $abc$46512$n6399
.sym 100527 $abc$46512$n6285
.sym 100528 storage_1[13][6]
.sym 100529 $abc$46512$n6019
.sym 100531 $abc$46512$n2626
.sym 100532 $abc$46512$n6397
.sym 100533 $abc$46512$n6445
.sym 100534 storage_1[9][6]
.sym 100535 $abc$46512$n6285
.sym 100537 $abc$46512$n6446
.sym 100538 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 100539 $abc$46512$n1645
.sym 100542 $abc$46512$n6447
.sym 100543 $abc$46512$n6444
.sym 100545 $abc$46512$n6299
.sym 100546 $abc$46512$n6398
.sym 100549 $abc$46512$n6283
.sym 100550 basesoc_sram_we[1]
.sym 100551 $abc$46512$n6293
.sym 100553 $abc$46512$n6396
.sym 100554 $abc$46512$n6397
.sym 100555 $abc$46512$n6399
.sym 100556 $abc$46512$n6398
.sym 100559 $abc$46512$n6444
.sym 100560 $abc$46512$n6447
.sym 100561 $abc$46512$n6446
.sym 100562 $abc$46512$n6445
.sym 100566 $abc$46512$n19
.sym 100574 $abc$46512$n6283
.sym 100577 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 100578 storage_1[9][6]
.sym 100579 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 100580 storage_1[13][6]
.sym 100583 basesoc_sram_we[1]
.sym 100585 $abc$46512$n3365
.sym 100589 $abc$46512$n6019
.sym 100590 $abc$46512$n6285
.sym 100591 $abc$46512$n6293
.sym 100592 $abc$46512$n1645
.sym 100595 $abc$46512$n1645
.sym 100596 $abc$46512$n6285
.sym 100597 $abc$46512$n6028
.sym 100598 $abc$46512$n6299
.sym 100599 $abc$46512$n2626
.sym 100600 sys_clk_$glb_clk
.sym 100603 $abc$46512$n6291
.sym 100605 $abc$46512$n6289
.sym 100607 $abc$46512$n6287
.sym 100609 $abc$46512$n6284
.sym 100615 $abc$46512$n19
.sym 100620 spiflash_bus_dat_w[12]
.sym 100622 $abc$46512$n19
.sym 100623 $abc$46512$n3365
.sym 100624 storage_1[13][6]
.sym 100631 spiflash_bus_adr[1]
.sym 100633 spiflash_bus_dat_w[10]
.sym 100637 $abc$46512$n6009
.sym 100643 $abc$46512$n8000
.sym 100644 $abc$46512$n6009
.sym 100645 $abc$46512$n8000
.sym 100648 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 100649 $abc$46512$n6316_1
.sym 100651 $abc$46512$n6082
.sym 100652 $abc$46512$n1646
.sym 100653 $abc$46512$n6010
.sym 100654 $abc$46512$n6096
.sym 100656 $abc$46512$n6007
.sym 100660 $abc$46512$n6028
.sym 100661 $abc$46512$n6084
.sym 100662 spiflash_bus_adr[3]
.sym 100676 $abc$46512$n6316_1
.sym 100677 $abc$46512$n6009
.sym 100678 $abc$46512$n6007
.sym 100679 $abc$46512$n6010
.sym 100688 $abc$46512$n8000
.sym 100700 $abc$46512$n1646
.sym 100701 $abc$46512$n6082
.sym 100702 $abc$46512$n6084
.sym 100703 $abc$46512$n6010
.sym 100706 $abc$46512$n6082
.sym 100707 $abc$46512$n1646
.sym 100708 $abc$46512$n6028
.sym 100709 $abc$46512$n6096
.sym 100715 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 100720 spiflash_bus_adr[3]
.sym 100722 $abc$46512$n8000
.sym 100723 sys_clk_$glb_clk
.sym 100726 $abc$46512$n6027
.sym 100728 $abc$46512$n6024
.sym 100730 $abc$46512$n6021
.sym 100732 $abc$46512$n6018
.sym 100738 spiflash_bus_adr[0]
.sym 100741 $abc$46512$n6285
.sym 100745 $abc$46512$n6413_1
.sym 100747 spiflash_bus_adr[5]
.sym 100750 $PACKER_VCC_NET_$glb_clk
.sym 100751 spiflash_bus_adr[1]
.sym 100752 spiflash_bus_dat_w[9]
.sym 100755 spiflash_bus_dat_w[8]
.sym 100757 spiflash_bus_dat_w[13]
.sym 100849 $abc$46512$n6015
.sym 100851 $abc$46512$n6012
.sym 100853 $abc$46512$n6009
.sym 100855 $abc$46512$n6005
.sym 100860 $abc$46512$n6007
.sym 100861 spiflash_bus_dat_w[15]
.sym 100865 spiflash_bus_adr[5]
.sym 100873 spiflash_bus_adr[3]
.sym 100875 $abc$46512$n6088
.sym 100877 spiflash_bus_adr[0]
.sym 100878 $abc$46512$n6096
.sym 100883 $abc$46512$n6084
.sym 100891 $abc$46512$n6088
.sym 100894 basesoc_sram_we[1]
.sym 100897 $abc$46512$n3372
.sym 100898 $abc$46512$n6016
.sym 100899 $abc$46512$n1646
.sym 100901 $abc$46512$n6082
.sym 100952 basesoc_sram_we[1]
.sym 100954 $abc$46512$n3372
.sym 100964 $abc$46512$n6082
.sym 100965 $abc$46512$n6088
.sym 100966 $abc$46512$n1646
.sym 100967 $abc$46512$n6016
.sym 100972 $abc$46512$n6096
.sym 100974 $abc$46512$n6094
.sym 100976 $abc$46512$n6092
.sym 100978 $abc$46512$n6090
.sym 100985 $abc$46512$n443
.sym 100986 spiflash_bus_adr[0]
.sym 100988 basesoc_uart_phy_tx_busy
.sym 100990 spiflash_bus_adr[3]
.sym 100997 $abc$46512$n3372
.sym 100998 spiflash_bus_adr[8]
.sym 100999 spiflash_bus_adr[2]
.sym 101002 $abc$46512$n6074
.sym 101028 spiflash_bus_dat_w[8]
.sym 101037 spiflash_bus_dat_w[15]
.sym 101045 spiflash_bus_dat_w[15]
.sym 101066 spiflash_bus_dat_w[8]
.sym 101095 $abc$46512$n6088
.sym 101097 $abc$46512$n6086
.sym 101099 $abc$46512$n6084
.sym 101101 $abc$46512$n6081
.sym 101109 spiflash_bus_dat_w[12]
.sym 101111 basesoc_uart_phy_tx_busy
.sym 101114 csrbank4_tuning_word1_w[5]
.sym 101124 spiflash_bus_adr[1]
.sym 101125 spiflash_bus_dat_w[10]
.sym 101235 spiflash_bus_adr[5]
.sym 101320 $abc$46512$n5369
.sym 101331 spiflash_bus_adr[5]
.sym 101333 $abc$46512$n3370
.sym 101337 spiflash_bus_adr[1]
.sym 101339 grant
.sym 101359 $abc$46512$n3364
.sym 101361 $PACKER_VCC_NET_$glb_clk
.sym 101363 spiflash_bus_dat_w[29]
.sym 101366 spiflash_bus_dat_w[30]
.sym 101371 spiflash_bus_adr[2]
.sym 101373 spiflash_bus_adr[5]
.sym 101375 spiflash_bus_adr[1]
.sym 101377 spiflash_bus_adr[3]
.sym 101379 spiflash_bus_adr[7]
.sym 101381 spiflash_bus_adr[8]
.sym 101383 spiflash_bus_adr[6]
.sym 101385 spiflash_bus_adr[0]
.sym 101386 spiflash_bus_dat_w[28]
.sym 101387 spiflash_bus_adr[4]
.sym 101388 spiflash_bus_dat_w[31]
.sym 101393 $abc$46512$n6574
.sym 101394 $abc$46512$n6550
.sym 101395 $abc$46512$n5411
.sym 101396 $abc$46512$n5228
.sym 101397 $abc$46512$n6526
.sym 101398 $abc$46512$n6518
.sym 101399 $abc$46512$n6566
.sym 101400 $abc$46512$n6542
.sym 101409 spiflash_bus_adr[0]
.sym 101410 spiflash_bus_adr[1]
.sym 101412 spiflash_bus_adr[2]
.sym 101413 spiflash_bus_adr[3]
.sym 101414 spiflash_bus_adr[4]
.sym 101415 spiflash_bus_adr[5]
.sym 101416 spiflash_bus_adr[6]
.sym 101417 spiflash_bus_adr[7]
.sym 101418 spiflash_bus_adr[8]
.sym 101420 sys_clk_$glb_clk
.sym 101421 $abc$46512$n3364
.sym 101422 $PACKER_VCC_NET_$glb_clk
.sym 101423 spiflash_bus_dat_w[29]
.sym 101425 spiflash_bus_dat_w[30]
.sym 101427 spiflash_bus_dat_w[31]
.sym 101429 spiflash_bus_dat_w[28]
.sym 101433 lm32_cpu.load_store_unit.d_dat_o[27]
.sym 101443 spiflash_bus_dat_w[29]
.sym 101446 spiflash_bus_dat_w[30]
.sym 101451 spiflash_bus_adr[3]
.sym 101453 spiflash_bus_adr[7]
.sym 101461 spiflash_bus_dat_w[28]
.sym 101476 $abc$46512$n5228
.sym 101477 $abc$46512$n5225
.sym 101480 $abc$46512$n5215
.sym 101482 $abc$46512$n5231
.sym 101483 $abc$46512$n5237
.sym 101485 spiflash_bus_dat_w[28]
.sym 101486 $abc$46512$n6517_1
.sym 101489 $abc$46512$n6550
.sym 101499 spiflash_bus_adr[5]
.sym 101502 spiflash_bus_adr[2]
.sym 101503 $PACKER_VCC_NET_$glb_clk
.sym 101505 spiflash_bus_adr[3]
.sym 101507 spiflash_bus_adr[4]
.sym 101508 spiflash_bus_dat_w[25]
.sym 101510 $abc$46512$n5369
.sym 101512 spiflash_bus_dat_w[24]
.sym 101516 spiflash_bus_adr[0]
.sym 101521 spiflash_bus_dat_w[26]
.sym 101523 spiflash_bus_adr[6]
.sym 101524 spiflash_bus_adr[1]
.sym 101525 spiflash_bus_adr[8]
.sym 101526 spiflash_bus_adr[7]
.sym 101530 spiflash_bus_dat_w[27]
.sym 101531 $abc$46512$n6549_1
.sym 101532 $abc$46512$n6573
.sym 101533 $abc$46512$n6517_1
.sym 101534 $abc$46512$n6525_1
.sym 101535 $abc$46512$n6541_1
.sym 101536 $abc$46512$n6557
.sym 101537 $abc$46512$n6533_1
.sym 101538 $abc$46512$n5401
.sym 101547 spiflash_bus_adr[0]
.sym 101548 spiflash_bus_adr[1]
.sym 101550 spiflash_bus_adr[2]
.sym 101551 spiflash_bus_adr[3]
.sym 101552 spiflash_bus_adr[4]
.sym 101553 spiflash_bus_adr[5]
.sym 101554 spiflash_bus_adr[6]
.sym 101555 spiflash_bus_adr[7]
.sym 101556 spiflash_bus_adr[8]
.sym 101558 sys_clk_$glb_clk
.sym 101559 $abc$46512$n5369
.sym 101560 spiflash_bus_dat_w[24]
.sym 101562 spiflash_bus_dat_w[25]
.sym 101564 spiflash_bus_dat_w[26]
.sym 101566 spiflash_bus_dat_w[27]
.sym 101568 $PACKER_VCC_NET_$glb_clk
.sym 101571 spiflash_bus_adr[1]
.sym 101577 $abc$46512$n5225
.sym 101579 $PACKER_VCC_NET_$glb_clk
.sym 101586 $abc$46512$n1648
.sym 101587 $abc$46512$n5228
.sym 101588 $abc$46512$n5400
.sym 101589 $abc$46512$n6547
.sym 101592 basesoc_sram_we[3]
.sym 101593 $abc$46512$n6515
.sym 101594 $abc$46512$n6549_1
.sym 101595 $abc$46512$n6316_1
.sym 101596 spiflash_bus_dat_w[25]
.sym 101602 spiflash_bus_adr[6]
.sym 101612 $abc$46512$n3372
.sym 101613 spiflash_bus_adr[0]
.sym 101614 $PACKER_VCC_NET_$glb_clk
.sym 101615 spiflash_bus_adr[8]
.sym 101616 spiflash_bus_dat_w[31]
.sym 101617 spiflash_bus_dat_w[30]
.sym 101619 spiflash_bus_adr[5]
.sym 101621 spiflash_bus_adr[7]
.sym 101622 spiflash_bus_adr[4]
.sym 101623 spiflash_bus_adr[1]
.sym 101626 spiflash_bus_dat_w[29]
.sym 101628 spiflash_bus_dat_w[28]
.sym 101631 spiflash_bus_adr[2]
.sym 101632 spiflash_bus_adr[3]
.sym 101633 $abc$46512$n6547
.sym 101634 $abc$46512$n6572
.sym 101635 $abc$46512$n6515
.sym 101636 $abc$46512$n6565
.sym 101637 $abc$46512$n6516_1
.sym 101638 $abc$46512$n5878
.sym 101639 $abc$46512$n6571
.sym 101640 $abc$46512$n6548_1
.sym 101649 spiflash_bus_adr[0]
.sym 101650 spiflash_bus_adr[1]
.sym 101652 spiflash_bus_adr[2]
.sym 101653 spiflash_bus_adr[3]
.sym 101654 spiflash_bus_adr[4]
.sym 101655 spiflash_bus_adr[5]
.sym 101656 spiflash_bus_adr[6]
.sym 101657 spiflash_bus_adr[7]
.sym 101658 spiflash_bus_adr[8]
.sym 101660 sys_clk_$glb_clk
.sym 101661 $abc$46512$n3372
.sym 101662 $PACKER_VCC_NET_$glb_clk
.sym 101663 spiflash_bus_dat_w[29]
.sym 101665 spiflash_bus_dat_w[30]
.sym 101667 spiflash_bus_dat_w[31]
.sym 101669 spiflash_bus_dat_w[28]
.sym 101687 spiflash_bus_adr[7]
.sym 101689 $abc$46512$n5216
.sym 101690 $abc$46512$n4513_1
.sym 101691 $abc$46512$n6563
.sym 101693 $abc$46512$n6557
.sym 101694 spiflash_bus_adr[3]
.sym 101695 $abc$46512$n6533_1
.sym 101696 $abc$46512$n6575
.sym 101697 $abc$46512$n3670_1
.sym 101698 spiflash_bus_dat_w[28]
.sym 101703 spiflash_bus_adr[5]
.sym 101704 spiflash_bus_adr[0]
.sym 101705 $abc$46512$n5399
.sym 101707 spiflash_bus_adr[7]
.sym 101708 spiflash_bus_adr[4]
.sym 101709 spiflash_bus_adr[3]
.sym 101711 spiflash_bus_adr[6]
.sym 101712 spiflash_bus_dat_w[24]
.sym 101714 spiflash_bus_dat_w[26]
.sym 101716 spiflash_bus_dat_w[25]
.sym 101722 spiflash_bus_adr[2]
.sym 101723 $PACKER_VCC_NET_$glb_clk
.sym 101727 spiflash_bus_adr[8]
.sym 101732 spiflash_bus_adr[1]
.sym 101734 spiflash_bus_dat_w[27]
.sym 101735 $abc$46512$n6563
.sym 101736 $abc$46512$n5213
.sym 101737 $abc$46512$n6523
.sym 101738 $abc$46512$n6532_1
.sym 101739 $abc$46512$n6555
.sym 101740 $abc$46512$n6540_1
.sym 101741 $abc$46512$n6524_1
.sym 101742 $abc$46512$n5216
.sym 101751 spiflash_bus_adr[0]
.sym 101752 spiflash_bus_adr[1]
.sym 101754 spiflash_bus_adr[2]
.sym 101755 spiflash_bus_adr[3]
.sym 101756 spiflash_bus_adr[4]
.sym 101757 spiflash_bus_adr[5]
.sym 101758 spiflash_bus_adr[6]
.sym 101759 spiflash_bus_adr[7]
.sym 101760 spiflash_bus_adr[8]
.sym 101762 sys_clk_$glb_clk
.sym 101763 $abc$46512$n5399
.sym 101764 spiflash_bus_dat_w[24]
.sym 101766 spiflash_bus_dat_w[25]
.sym 101768 spiflash_bus_dat_w[26]
.sym 101770 spiflash_bus_dat_w[27]
.sym 101772 $PACKER_VCC_NET_$glb_clk
.sym 101781 $abc$46512$n3846
.sym 101785 $abc$46512$n3372
.sym 101792 $abc$46512$n5228
.sym 101793 sys_rst
.sym 101794 $abc$46512$n6567
.sym 101795 $abc$46512$n2532
.sym 101798 $abc$46512$n6541_1
.sym 101799 lm32_cpu.mc_arithmetic.p[31]
.sym 101800 lm32_cpu.pc_x[1]
.sym 101808 spiflash_bus_adr[8]
.sym 101809 $PACKER_VCC_NET_$glb_clk
.sym 101810 spiflash_bus_adr[4]
.sym 101811 spiflash_bus_adr[5]
.sym 101814 spiflash_bus_dat_w[29]
.sym 101819 spiflash_bus_adr[2]
.sym 101820 spiflash_bus_dat_w[30]
.sym 101823 $abc$46512$n3370
.sym 101825 spiflash_bus_adr[7]
.sym 101827 spiflash_bus_dat_w[31]
.sym 101829 spiflash_bus_adr[6]
.sym 101830 spiflash_bus_adr[1]
.sym 101832 spiflash_bus_adr[3]
.sym 101833 spiflash_bus_adr[0]
.sym 101836 spiflash_bus_dat_w[28]
.sym 101837 $abc$46512$n5682
.sym 101838 $abc$46512$n4513_1
.sym 101839 $abc$46512$n6539
.sym 101840 lm32_cpu.mc_arithmetic.p[31]
.sym 101841 $abc$46512$n6575
.sym 101842 $abc$46512$n6531
.sym 101843 $abc$46512$n4512
.sym 101844 $abc$46512$n6519
.sym 101853 spiflash_bus_adr[0]
.sym 101854 spiflash_bus_adr[1]
.sym 101856 spiflash_bus_adr[2]
.sym 101857 spiflash_bus_adr[3]
.sym 101858 spiflash_bus_adr[4]
.sym 101859 spiflash_bus_adr[5]
.sym 101860 spiflash_bus_adr[6]
.sym 101861 spiflash_bus_adr[7]
.sym 101862 spiflash_bus_adr[8]
.sym 101864 sys_clk_$glb_clk
.sym 101865 $abc$46512$n3370
.sym 101866 $PACKER_VCC_NET_$glb_clk
.sym 101867 spiflash_bus_dat_w[29]
.sym 101869 spiflash_bus_dat_w[30]
.sym 101871 spiflash_bus_dat_w[31]
.sym 101873 spiflash_bus_dat_w[28]
.sym 101879 $abc$46512$n3767_1
.sym 101881 spiflash_bus_dat_w[26]
.sym 101882 $abc$46512$n5225
.sym 101883 $abc$46512$n4510
.sym 101884 $abc$46512$n3670_1
.sym 101886 $abc$46512$n6556_1
.sym 101887 $abc$46512$n3766_1
.sym 101888 spiflash_bus_dat_w[30]
.sym 101889 spiflash_bus_dat_w[25]
.sym 101890 $abc$46512$n6558
.sym 101891 $abc$46512$n6523
.sym 101892 lm32_cpu.mc_arithmetic.a[31]
.sym 101893 $abc$46512$n6551
.sym 101894 $abc$46512$n5231
.sym 101896 $abc$46512$n5237
.sym 101897 $abc$46512$n5214
.sym 101898 $abc$46512$n5215
.sym 101900 lm32_cpu.instruction_unit.icache_refill_address[21]
.sym 101901 $abc$46512$n3893
.sym 101902 $abc$46512$n5225
.sym 101909 spiflash_bus_dat_w[25]
.sym 101911 $PACKER_VCC_NET_$glb_clk
.sym 101913 spiflash_bus_dat_w[27]
.sym 101915 spiflash_bus_adr[4]
.sym 101916 spiflash_bus_adr[7]
.sym 101917 spiflash_bus_adr[2]
.sym 101920 spiflash_bus_dat_w[24]
.sym 101924 spiflash_bus_adr[0]
.sym 101927 spiflash_bus_adr[3]
.sym 101928 spiflash_bus_adr[8]
.sym 101931 spiflash_bus_adr[6]
.sym 101932 spiflash_bus_adr[1]
.sym 101934 $abc$46512$n5213
.sym 101936 spiflash_bus_adr[5]
.sym 101938 spiflash_bus_dat_w[26]
.sym 101939 $abc$46512$n6559
.sym 101940 $abc$46512$n2532
.sym 101941 $abc$46512$n6567
.sym 101942 $abc$46512$n6535
.sym 101943 $abc$46512$n6527
.sym 101944 $abc$46512$n6543
.sym 101945 storage[7][5]
.sym 101946 $abc$46512$n6551
.sym 101955 spiflash_bus_adr[0]
.sym 101956 spiflash_bus_adr[1]
.sym 101958 spiflash_bus_adr[2]
.sym 101959 spiflash_bus_adr[3]
.sym 101960 spiflash_bus_adr[4]
.sym 101961 spiflash_bus_adr[5]
.sym 101962 spiflash_bus_adr[6]
.sym 101963 spiflash_bus_adr[7]
.sym 101964 spiflash_bus_adr[8]
.sym 101966 sys_clk_$glb_clk
.sym 101967 $abc$46512$n5213
.sym 101968 spiflash_bus_dat_w[24]
.sym 101970 spiflash_bus_dat_w[25]
.sym 101972 spiflash_bus_dat_w[26]
.sym 101974 spiflash_bus_dat_w[27]
.sym 101976 $PACKER_VCC_NET_$glb_clk
.sym 101983 spiflash_bus_adr[2]
.sym 101986 spiflash_bus_adr[4]
.sym 101987 $abc$46512$n2530
.sym 101988 $abc$46512$n5237
.sym 101990 $abc$46512$n4513_1
.sym 101993 spiflash_bus_dat_w[31]
.sym 101994 $abc$46512$n6515
.sym 101995 $abc$46512$n5228
.sym 101996 $abc$46512$n5877
.sym 101997 storage_1[5][1]
.sym 101998 $abc$46512$n1648
.sym 101999 spiflash_bus_dat_w[26]
.sym 102000 spiflash_bus_dat_w[25]
.sym 102001 grant
.sym 102002 $abc$46512$n6547
.sym 102003 $abc$46512$n3370
.sym 102004 $abc$46512$n8633
.sym 102010 spiflash_bus_adr[6]
.sym 102011 spiflash_bus_dat_w[31]
.sym 102014 spiflash_bus_adr[8]
.sym 102018 spiflash_bus_adr[1]
.sym 102020 spiflash_bus_adr[5]
.sym 102021 spiflash_bus_adr[0]
.sym 102022 $PACKER_VCC_NET_$glb_clk
.sym 102027 $abc$46512$n3365
.sym 102029 spiflash_bus_dat_w[28]
.sym 102030 spiflash_bus_adr[4]
.sym 102031 spiflash_bus_adr[3]
.sym 102033 spiflash_bus_adr[2]
.sym 102034 spiflash_bus_adr[7]
.sym 102036 spiflash_bus_dat_w[30]
.sym 102038 spiflash_bus_dat_w[29]
.sym 102041 storage_1[5][1]
.sym 102042 $abc$46512$n6552_1
.sym 102043 $abc$46512$n6522
.sym 102044 $abc$46512$n6520_1
.sym 102045 $abc$46512$n6514
.sym 102046 $abc$46512$n6546
.sym 102047 $abc$46512$n6528_1
.sym 102048 $abc$46512$n6576
.sym 102057 spiflash_bus_adr[0]
.sym 102058 spiflash_bus_adr[1]
.sym 102060 spiflash_bus_adr[2]
.sym 102061 spiflash_bus_adr[3]
.sym 102062 spiflash_bus_adr[4]
.sym 102063 spiflash_bus_adr[5]
.sym 102064 spiflash_bus_adr[6]
.sym 102065 spiflash_bus_adr[7]
.sym 102066 spiflash_bus_adr[8]
.sym 102068 sys_clk_$glb_clk
.sym 102069 $abc$46512$n3365
.sym 102070 $PACKER_VCC_NET_$glb_clk
.sym 102071 spiflash_bus_dat_w[29]
.sym 102073 spiflash_bus_dat_w[30]
.sym 102075 spiflash_bus_dat_w[31]
.sym 102077 spiflash_bus_dat_w[28]
.sym 102086 spiflash_bus_adr[5]
.sym 102089 $abc$46512$n6035
.sym 102091 $abc$46512$n1645
.sym 102092 $abc$46512$n2532
.sym 102094 lm32_cpu.mc_arithmetic.operand_1_d[0]
.sym 102095 spiflash_bus_adr[4]
.sym 102096 spiflash_bus_dat_w[28]
.sym 102097 $abc$46512$n4629
.sym 102098 slave_sel_r[0]
.sym 102099 $abc$46512$n6563
.sym 102100 spiflash_bus_adr[7]
.sym 102103 $abc$46512$n5234
.sym 102105 $abc$46512$n5349
.sym 102106 $abc$46512$n6531
.sym 102111 spiflash_bus_adr[5]
.sym 102112 spiflash_bus_adr[4]
.sym 102113 spiflash_bus_dat_w[27]
.sym 102115 spiflash_bus_adr[7]
.sym 102116 spiflash_bus_adr[0]
.sym 102124 $PACKER_VCC_NET_$glb_clk
.sym 102125 spiflash_bus_adr[2]
.sym 102126 spiflash_bus_dat_w[26]
.sym 102127 spiflash_bus_dat_w[24]
.sym 102128 spiflash_bus_adr[8]
.sym 102129 $abc$46512$n5417
.sym 102131 spiflash_bus_adr[3]
.sym 102138 spiflash_bus_dat_w[25]
.sym 102139 spiflash_bus_adr[6]
.sym 102140 spiflash_bus_adr[1]
.sym 102143 spiflash_bus_dat_w[29]
.sym 102144 storage[13][0]
.sym 102145 $abc$46512$n6568
.sym 102146 storage[13][1]
.sym 102147 $abc$46512$n2547
.sym 102148 $abc$46512$n6562
.sym 102149 $abc$46512$n6554
.sym 102150 $abc$46512$n6560
.sym 102159 spiflash_bus_adr[0]
.sym 102160 spiflash_bus_adr[1]
.sym 102162 spiflash_bus_adr[2]
.sym 102163 spiflash_bus_adr[3]
.sym 102164 spiflash_bus_adr[4]
.sym 102165 spiflash_bus_adr[5]
.sym 102166 spiflash_bus_adr[6]
.sym 102167 spiflash_bus_adr[7]
.sym 102168 spiflash_bus_adr[8]
.sym 102170 sys_clk_$glb_clk
.sym 102171 $abc$46512$n5417
.sym 102172 spiflash_bus_dat_w[24]
.sym 102174 spiflash_bus_dat_w[25]
.sym 102176 spiflash_bus_dat_w[26]
.sym 102178 spiflash_bus_dat_w[27]
.sym 102180 $PACKER_VCC_NET_$glb_clk
.sym 102182 $abc$46512$n5215
.sym 102183 spiflash_bus_adr[5]
.sym 102184 lm32_cpu.instruction_unit.icache_refill_ready
.sym 102186 lm32_cpu.instruction_unit.icache_refill_ready
.sym 102188 lm32_cpu.instruction_unit.icache.tmem_write_address[2]
.sym 102189 spiflash_bus_dat_w[31]
.sym 102190 $abc$46512$n6576
.sym 102191 $abc$46512$n5355
.sym 102192 grant
.sym 102193 $abc$46512$n7993
.sym 102194 $abc$46512$n7080_1
.sym 102195 $abc$46512$n2534
.sym 102197 lm32_cpu.pc_x[1]
.sym 102199 $abc$46512$n8646
.sym 102200 $abc$46512$n5346
.sym 102201 $abc$46512$n6514
.sym 102202 $abc$46512$n5347
.sym 102204 $abc$46512$n1649
.sym 102205 $abc$46512$n7057
.sym 102206 sys_rst
.sym 102207 $abc$46512$n6035
.sym 102208 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 102217 spiflash_bus_dat_w[28]
.sym 102218 spiflash_bus_adr[8]
.sym 102219 spiflash_bus_adr[5]
.sym 102221 spiflash_bus_adr[2]
.sym 102222 spiflash_bus_dat_w[31]
.sym 102224 spiflash_bus_adr[3]
.sym 102226 $PACKER_VCC_NET_$glb_clk
.sym 102228 spiflash_bus_dat_w[30]
.sym 102229 spiflash_bus_dat_w[29]
.sym 102230 spiflash_bus_adr[4]
.sym 102231 spiflash_bus_adr[1]
.sym 102232 spiflash_bus_adr[0]
.sym 102238 spiflash_bus_adr[7]
.sym 102240 $abc$46512$n3371
.sym 102241 spiflash_bus_adr[6]
.sym 102245 spiflash_bus_dat_w[28]
.sym 102246 $abc$46512$n6333
.sym 102247 $abc$46512$n7057
.sym 102248 $abc$46512$n6530
.sym 102249 $abc$46512$n6079
.sym 102250 $abc$46512$n6076
.sym 102251 $abc$46512$n7009
.sym 102252 lm32_cpu.instruction_unit.icache.tmem_write_data[0]
.sym 102261 spiflash_bus_adr[0]
.sym 102262 spiflash_bus_adr[1]
.sym 102264 spiflash_bus_adr[2]
.sym 102265 spiflash_bus_adr[3]
.sym 102266 spiflash_bus_adr[4]
.sym 102267 spiflash_bus_adr[5]
.sym 102268 spiflash_bus_adr[6]
.sym 102269 spiflash_bus_adr[7]
.sym 102270 spiflash_bus_adr[8]
.sym 102272 sys_clk_$glb_clk
.sym 102273 $abc$46512$n3371
.sym 102274 $PACKER_VCC_NET_$glb_clk
.sym 102275 spiflash_bus_dat_w[29]
.sym 102277 spiflash_bus_dat_w[30]
.sym 102279 spiflash_bus_dat_w[31]
.sym 102281 spiflash_bus_dat_w[28]
.sym 102286 $abc$46512$n3370
.sym 102289 $abc$46512$n5231
.sym 102290 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 102291 lm32_cpu.instruction_unit.icache_refill_address[12]
.sym 102292 storage[15][0]
.sym 102293 lm32_cpu.pc_f[5]
.sym 102294 spiflash_bus_dat_w[29]
.sym 102295 $abc$46512$n7104_1
.sym 102296 storage[13][0]
.sym 102299 lm32_cpu.instruction_unit.icache_refill_address[16]
.sym 102300 $abc$46512$n7857
.sym 102301 $abc$46512$n3608
.sym 102302 $abc$46512$n7046
.sym 102303 $abc$46512$n6323
.sym 102305 $abc$46512$n5875
.sym 102306 $abc$46512$n6001
.sym 102307 $abc$46512$n6554
.sym 102308 lm32_cpu.pc_f[16]
.sym 102309 lm32_cpu.instruction_unit.icache_refill_address[21]
.sym 102321 spiflash_bus_dat_w[27]
.sym 102323 spiflash_bus_adr[4]
.sym 102324 spiflash_bus_dat_w[25]
.sym 102328 $PACKER_VCC_NET_$glb_clk
.sym 102331 spiflash_bus_dat_w[24]
.sym 102332 spiflash_bus_adr[8]
.sym 102333 spiflash_bus_adr[3]
.sym 102335 spiflash_bus_adr[5]
.sym 102336 spiflash_bus_adr[2]
.sym 102337 spiflash_bus_dat_w[26]
.sym 102339 spiflash_bus_adr[6]
.sym 102340 spiflash_bus_adr[1]
.sym 102341 spiflash_bus_adr[0]
.sym 102342 $abc$46512$n5244
.sym 102346 spiflash_bus_adr[7]
.sym 102347 $abc$46512$n3721_1
.sym 102348 $abc$46512$n3713_1
.sym 102349 $abc$46512$n3722_1
.sym 102350 $abc$46512$n7837
.sym 102351 $abc$46512$n6789_1
.sym 102352 $abc$46512$n3715_1
.sym 102353 $abc$46512$n7529
.sym 102354 $abc$46512$n3682_1
.sym 102363 spiflash_bus_adr[0]
.sym 102364 spiflash_bus_adr[1]
.sym 102366 spiflash_bus_adr[2]
.sym 102367 spiflash_bus_adr[3]
.sym 102368 spiflash_bus_adr[4]
.sym 102369 spiflash_bus_adr[5]
.sym 102370 spiflash_bus_adr[6]
.sym 102371 spiflash_bus_adr[7]
.sym 102372 spiflash_bus_adr[8]
.sym 102374 sys_clk_$glb_clk
.sym 102375 $abc$46512$n5244
.sym 102376 spiflash_bus_dat_w[24]
.sym 102378 spiflash_bus_dat_w[25]
.sym 102380 spiflash_bus_dat_w[26]
.sym 102382 spiflash_bus_dat_w[27]
.sym 102384 $PACKER_VCC_NET_$glb_clk
.sym 102389 spiflash_bus_adr[4]
.sym 102390 lm32_cpu.instruction_unit.icache_refill_address[23]
.sym 102391 sram_bus_dat_w[0]
.sym 102392 lm32_cpu.instruction_unit.icache_refill_address[20]
.sym 102393 lm32_cpu.load_store_unit.d_dat_o[24]
.sym 102394 sram_bus_dat_w[0]
.sym 102395 lm32_cpu.instruction_unit.icache_refill_ready
.sym 102396 spiflash_bus_dat_w[28]
.sym 102398 lm32_cpu.instruction_unit.icache_refill_address[5]
.sym 102399 lm32_cpu.instruction_unit.i_adr_o[23]
.sym 102400 lm32_cpu.pc_d[22]
.sym 102401 lm32_cpu.pc_f[19]
.sym 102402 $abc$46512$n6327
.sym 102403 spiflash_bus_dat_w[26]
.sym 102404 $abc$46512$n6327
.sym 102405 $PACKER_VCC_NET_$glb_clk
.sym 102406 lm32_cpu.instruction_unit.icache.tmem_write_data[0]
.sym 102407 spiflash_bus_adr[0]
.sym 102408 $abc$46512$n6329
.sym 102409 $abc$46512$n5424_1
.sym 102410 storage_1[5][1]
.sym 102411 lm32_cpu.instruction_unit.icache.tmem_write_data[0]
.sym 102412 lm32_cpu.instruction_unit.icache_refill_address[10]
.sym 102417 $abc$46512$n6321
.sym 102418 $abc$46512$n6319
.sym 102423 $abc$46512$n6329
.sym 102427 $abc$46512$n6327
.sym 102428 $PACKER_VCC_NET_$glb_clk
.sym 102429 lm32_cpu.instruction_unit.icache_refill_address[23]
.sym 102430 $PACKER_VCC_NET_$glb_clk
.sym 102431 lm32_cpu.instruction_unit.icache_refill_address[19]
.sym 102433 $abc$46512$n7857
.sym 102435 $abc$46512$n6325
.sym 102437 lm32_cpu.instruction_unit.icache_refill_address[16]
.sym 102438 $abc$46512$n7857
.sym 102439 lm32_cpu.instruction_unit.icache_refill_address[22]
.sym 102441 $abc$46512$n6323
.sym 102443 lm32_cpu.instruction_unit.icache_refill_address[17]
.sym 102444 lm32_cpu.instruction_unit.icache_refill_address[18]
.sym 102445 $abc$46512$n6331
.sym 102446 lm32_cpu.instruction_unit.icache_refill_address[20]
.sym 102447 lm32_cpu.instruction_unit.icache_refill_address[21]
.sym 102449 $abc$46512$n7857
.sym 102450 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable
.sym 102451 $abc$46512$n4153
.sym 102452 $abc$46512$n5177_1
.sym 102453 lm32_cpu.pc_f[16]
.sym 102454 lm32_cpu.pc_f[21]
.sym 102455 lm32_cpu.instruction_unit.icache.tmem_write_address[6]
.sym 102456 $abc$46512$n5823
.sym 102457 $abc$46512$n7857
.sym 102458 $abc$46512$n7857
.sym 102459 $abc$46512$n7857
.sym 102460 $abc$46512$n7857
.sym 102461 $abc$46512$n7857
.sym 102462 $abc$46512$n7857
.sym 102463 $abc$46512$n7857
.sym 102464 $abc$46512$n7857
.sym 102465 $abc$46512$n6319
.sym 102466 $abc$46512$n6321
.sym 102468 $abc$46512$n6323
.sym 102469 $abc$46512$n6325
.sym 102470 $abc$46512$n6327
.sym 102471 $abc$46512$n6329
.sym 102472 $abc$46512$n6331
.sym 102476 sys_clk_$glb_clk
.sym 102477 $PACKER_VCC_NET_$glb_clk
.sym 102478 $PACKER_VCC_NET_$glb_clk
.sym 102479 lm32_cpu.instruction_unit.icache_refill_address[18]
.sym 102480 lm32_cpu.instruction_unit.icache_refill_address[19]
.sym 102481 lm32_cpu.instruction_unit.icache_refill_address[20]
.sym 102482 lm32_cpu.instruction_unit.icache_refill_address[21]
.sym 102483 lm32_cpu.instruction_unit.icache_refill_address[22]
.sym 102484 lm32_cpu.instruction_unit.icache_refill_address[23]
.sym 102485 lm32_cpu.instruction_unit.icache_refill_address[16]
.sym 102486 lm32_cpu.instruction_unit.icache_refill_address[17]
.sym 102487 lm32_cpu.instruction_unit.icache.tmem_write_address[2]
.sym 102489 grant
.sym 102490 lm32_cpu.instruction_unit.icache.tmem_write_address[2]
.sym 102491 $abc$46512$n6332
.sym 102492 $abc$46512$n3723_1
.sym 102493 $abc$46512$n7059
.sym 102494 $abc$46512$n4954
.sym 102496 $PACKER_VCC_NET_$glb_clk
.sym 102498 lm32_cpu.pc_f[12]
.sym 102499 $abc$46512$n6078
.sym 102500 lm32_cpu.instruction_unit.icache.refill_offset[0]
.sym 102501 lm32_cpu.load_store_unit.store_data_m[9]
.sym 102502 lm32_cpu.pc_f[23]
.sym 102503 lm32_cpu.instruction_unit.icache.tmem_write_address[5]
.sym 102504 lm32_cpu.instruction_unit.icache_refill_address[3]
.sym 102505 $abc$46512$n2592
.sym 102506 $abc$46512$n6323
.sym 102507 lm32_cpu.instruction_unit.icache_refill_address[5]
.sym 102508 lm32_cpu.pc_f[2]
.sym 102509 lm32_cpu.instruction_unit.icache.tmem_write_address[1]
.sym 102510 slave_sel_r[0]
.sym 102511 lm32_cpu.pc_f[8]
.sym 102512 lm32_cpu.instruction_unit.icache_refill_address[6]
.sym 102514 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable
.sym 102519 lm32_cpu.instruction_unit.icache.tmem_write_address[5]
.sym 102521 lm32_cpu.instruction_unit.icache.tmem_write_address[1]
.sym 102522 lm32_cpu.instruction_unit.icache.tmem_write_address[6]
.sym 102524 lm32_cpu.instruction_unit.icache.tmem_write_address[2]
.sym 102525 lm32_cpu.instruction_unit.icache.tmem_write_address[3]
.sym 102527 lm32_cpu.instruction_unit.icache_refill_address[15]
.sym 102529 lm32_cpu.instruction_unit.icache.tmem_write_address[0]
.sym 102531 lm32_cpu.instruction_unit.icache_refill_address[11]
.sym 102533 lm32_cpu.instruction_unit.icache_refill_address[9]
.sym 102534 lm32_cpu.instruction_unit.icache_refill_address[12]
.sym 102535 $abc$46512$n7857
.sym 102537 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable
.sym 102543 $abc$46512$n7857
.sym 102544 lm32_cpu.instruction_unit.icache.tmem_write_data[0]
.sym 102545 lm32_cpu.instruction_unit.icache_refill_address[13]
.sym 102546 lm32_cpu.instruction_unit.icache_refill_address[14]
.sym 102548 $PACKER_VCC_NET_$glb_clk
.sym 102549 lm32_cpu.instruction_unit.icache.tmem_write_address[4]
.sym 102550 lm32_cpu.instruction_unit.icache_refill_address[10]
.sym 102551 $abc$46512$n5456
.sym 102552 lm32_cpu.instruction_unit.icache_refill_address[25]
.sym 102553 lm32_cpu.instruction_unit.icache_refill_address[10]
.sym 102554 lm32_cpu.instruction_unit.icache_refill_address[14]
.sym 102555 $abc$46512$n3680_1
.sym 102556 lm32_cpu.instruction_unit.icache_refill_address[27]
.sym 102557 $abc$46512$n5450
.sym 102558 $abc$46512$n5414
.sym 102559 $abc$46512$n7857
.sym 102560 $abc$46512$n7857
.sym 102561 $abc$46512$n7857
.sym 102562 $abc$46512$n7857
.sym 102563 $abc$46512$n7857
.sym 102564 $abc$46512$n7857
.sym 102565 $abc$46512$n7857
.sym 102566 $abc$46512$n7857
.sym 102567 lm32_cpu.instruction_unit.icache.tmem_write_address[0]
.sym 102568 lm32_cpu.instruction_unit.icache.tmem_write_address[1]
.sym 102570 lm32_cpu.instruction_unit.icache.tmem_write_address[2]
.sym 102571 lm32_cpu.instruction_unit.icache.tmem_write_address[3]
.sym 102572 lm32_cpu.instruction_unit.icache.tmem_write_address[4]
.sym 102573 lm32_cpu.instruction_unit.icache.tmem_write_address[5]
.sym 102574 lm32_cpu.instruction_unit.icache.tmem_write_address[6]
.sym 102578 sys_clk_$glb_clk
.sym 102579 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable
.sym 102580 lm32_cpu.instruction_unit.icache.tmem_write_data[0]
.sym 102581 lm32_cpu.instruction_unit.icache_refill_address[9]
.sym 102582 lm32_cpu.instruction_unit.icache_refill_address[10]
.sym 102583 lm32_cpu.instruction_unit.icache_refill_address[11]
.sym 102584 lm32_cpu.instruction_unit.icache_refill_address[12]
.sym 102585 lm32_cpu.instruction_unit.icache_refill_address[13]
.sym 102586 lm32_cpu.instruction_unit.icache_refill_address[14]
.sym 102587 lm32_cpu.instruction_unit.icache_refill_address[15]
.sym 102588 $PACKER_VCC_NET_$glb_clk
.sym 102589 lm32_cpu.load_store_unit.store_data_x[12]
.sym 102593 $abc$46512$n7023
.sym 102594 lm32_cpu.valid_f
.sym 102595 $abc$46512$n7969
.sym 102596 lm32_cpu.branch_target_d[4]
.sym 102597 lm32_cpu.pc_d[4]
.sym 102599 $abc$46512$n7014
.sym 102600 $abc$46512$n4964
.sym 102601 lm32_cpu.instruction_unit.icache.flush_set[6]
.sym 102602 $abc$46512$n2463
.sym 102603 $abc$46512$n6956
.sym 102604 $abc$46512$n2453
.sym 102605 $abc$46512$n3609
.sym 102606 $abc$46512$n6348
.sym 102607 lm32_cpu.instruction_unit.icache_refill_address[8]
.sym 102608 lm32_cpu.pc_f[17]
.sym 102609 shared_dat_r[26]
.sym 102610 sys_rst
.sym 102611 lm32_cpu.instruction_unit.icache_refill_address[13]
.sym 102612 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 102613 lm32_cpu.instruction_unit.icache.tmem_write_address[6]
.sym 102614 $abc$46512$n6514
.sym 102615 lm32_cpu.instruction_unit.icache.tmem_write_address[4]
.sym 102616 $abc$46512$n1649
.sym 102623 $abc$46512$n6325
.sym 102631 $abc$46512$n6327
.sym 102632 $abc$46512$n6329
.sym 102634 $PACKER_VCC_NET_$glb_clk
.sym 102642 $abc$46512$n6319
.sym 102643 $abc$46512$n6321
.sym 102644 $abc$46512$n6323
.sym 102645 $PACKER_VCC_NET_$glb_clk
.sym 102648 $PACKER_VCC_NET_$glb_clk
.sym 102651 $abc$46512$n6331
.sym 102653 lm32_cpu.instruction_unit.icache_refill_address[3]
.sym 102654 lm32_cpu.instruction_unit.icache_refill_address[24]
.sym 102655 lm32_cpu.instruction_unit.icache_refill_address[21]
.sym 102656 lm32_cpu.instruction_unit.icache_refill_address[7]
.sym 102657 $abc$46512$n5188_1
.sym 102658 lm32_cpu.instruction_unit.pc_a[7]
.sym 102659 lm32_cpu.instruction_unit.icache_refill_address[1]
.sym 102660 lm32_cpu.instruction_unit.icache_refill_address[8]
.sym 102661 $PACKER_VCC_NET_$glb_clk
.sym 102662 $PACKER_VCC_NET_$glb_clk
.sym 102663 $PACKER_VCC_NET_$glb_clk
.sym 102664 $PACKER_VCC_NET_$glb_clk
.sym 102665 $PACKER_VCC_NET_$glb_clk
.sym 102666 $PACKER_VCC_NET_$glb_clk
.sym 102667 $PACKER_VCC_NET_$glb_clk
.sym 102668 $PACKER_VCC_NET_$glb_clk
.sym 102669 $abc$46512$n6319
.sym 102670 $abc$46512$n6321
.sym 102672 $abc$46512$n6323
.sym 102673 $abc$46512$n6325
.sym 102674 $abc$46512$n6327
.sym 102675 $abc$46512$n6329
.sym 102676 $abc$46512$n6331
.sym 102680 sys_clk_$glb_clk
.sym 102681 $PACKER_VCC_NET_$glb_clk
.sym 102682 $PACKER_VCC_NET_$glb_clk
.sym 102692 lm32_cpu.instruction_unit.icache_refill_address[27]
.sym 102695 lm32_cpu.instruction_unit.icache_refill_address[27]
.sym 102697 lm32_cpu.pc_f[5]
.sym 102698 lm32_cpu.pc_f[23]
.sym 102699 lm32_cpu.instruction_unit.branch_predict_address_d[12]
.sym 102700 $abc$46512$n7993
.sym 102701 lm32_cpu.pc_x[22]
.sym 102703 $abc$46512$n2453
.sym 102704 lm32_cpu.instruction_unit.icache_refill_address[25]
.sym 102705 lm32_cpu.pc_f[15]
.sym 102706 lm32_cpu.instruction_unit.icache_refill_address[10]
.sym 102707 lm32_cpu.branch_target_d[2]
.sym 102708 $abc$46512$n3608
.sym 102709 $abc$46512$n2453
.sym 102710 lm32_cpu.instruction_unit.icache_refill_ready
.sym 102711 $abc$46512$n6352
.sym 102712 lm32_cpu.instruction_unit.icache_refill_address[26]
.sym 102713 lm32_cpu.instruction_unit.icache_refill_address[27]
.sym 102714 $abc$46512$n2453
.sym 102715 $abc$46512$n6554
.sym 102716 lm32_cpu.instruction_unit.icache_refill_address[3]
.sym 102717 lm32_cpu.branch_target_d[7]
.sym 102718 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.ra[5]
.sym 102723 lm32_cpu.instruction_unit.icache_refill_address[28]
.sym 102724 lm32_cpu.instruction_unit.icache_refill_address[25]
.sym 102727 lm32_cpu.instruction_unit.icache_refill_address[26]
.sym 102728 lm32_cpu.instruction_unit.icache_refill_address[27]
.sym 102729 lm32_cpu.instruction_unit.icache.tmem_write_address[3]
.sym 102732 lm32_cpu.instruction_unit.icache.tmem_write_address[5]
.sym 102733 lm32_cpu.instruction_unit.icache.tmem_write_address[0]
.sym 102736 $PACKER_VCC_NET_$glb_clk
.sym 102737 $PACKER_VCC_NET_$glb_clk
.sym 102738 lm32_cpu.instruction_unit.icache.tmem_write_address[1]
.sym 102741 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable
.sym 102742 lm32_cpu.instruction_unit.icache.tmem_write_address[2]
.sym 102744 $abc$46512$n7857
.sym 102745 $abc$46512$n7857
.sym 102747 lm32_cpu.instruction_unit.icache_refill_address[29]
.sym 102748 lm32_cpu.instruction_unit.icache_refill_address[24]
.sym 102751 lm32_cpu.instruction_unit.icache.tmem_write_address[6]
.sym 102753 lm32_cpu.instruction_unit.icache.tmem_write_address[4]
.sym 102755 lm32_cpu.pc_f[26]
.sym 102756 lm32_cpu.pc_f[17]
.sym 102757 $abc$46512$n5206
.sym 102758 $abc$46512$n5434
.sym 102759 $abc$46512$n5180_1
.sym 102760 lm32_cpu.pc_d[10]
.sym 102761 lm32_cpu.instruction_unit.pc_a[5]
.sym 102762 $abc$46512$n6329
.sym 102763 $abc$46512$n7857
.sym 102764 $abc$46512$n7857
.sym 102765 $abc$46512$n7857
.sym 102766 $abc$46512$n7857
.sym 102767 $abc$46512$n7857
.sym 102768 $abc$46512$n7857
.sym 102769 $PACKER_VCC_NET_$glb_clk
.sym 102770 $PACKER_VCC_NET_$glb_clk
.sym 102771 lm32_cpu.instruction_unit.icache.tmem_write_address[0]
.sym 102772 lm32_cpu.instruction_unit.icache.tmem_write_address[1]
.sym 102774 lm32_cpu.instruction_unit.icache.tmem_write_address[2]
.sym 102775 lm32_cpu.instruction_unit.icache.tmem_write_address[3]
.sym 102776 lm32_cpu.instruction_unit.icache.tmem_write_address[4]
.sym 102777 lm32_cpu.instruction_unit.icache.tmem_write_address[5]
.sym 102778 lm32_cpu.instruction_unit.icache.tmem_write_address[6]
.sym 102782 sys_clk_$glb_clk
.sym 102783 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable
.sym 102784 lm32_cpu.instruction_unit.icache_refill_address[24]
.sym 102785 lm32_cpu.instruction_unit.icache_refill_address[25]
.sym 102786 lm32_cpu.instruction_unit.icache_refill_address[26]
.sym 102787 lm32_cpu.instruction_unit.icache_refill_address[27]
.sym 102788 lm32_cpu.instruction_unit.icache_refill_address[28]
.sym 102789 lm32_cpu.instruction_unit.icache_refill_address[29]
.sym 102792 $PACKER_VCC_NET_$glb_clk
.sym 102793 lm32_cpu.instruction_unit.icache_refill_address[28]
.sym 102797 $abc$46512$n2567
.sym 102798 $abc$46512$n5108
.sym 102799 lm32_cpu.pc_d[20]
.sym 102800 $abc$46512$n2453
.sym 102801 $abc$46512$n6325
.sym 102802 lm32_cpu.instruction_unit.icache_refill_address[8]
.sym 102803 lm32_cpu.branch_target_d[1]
.sym 102804 lm32_cpu.instruction_unit.icache_refill_address[3]
.sym 102805 $abc$46512$n7586
.sym 102806 $abc$46512$n5114
.sym 102807 $abc$46512$n7589
.sym 102808 lm32_cpu.instruction_unit.icache_refill_address[21]
.sym 102810 $abc$46512$n6327
.sym 102811 lm32_cpu.instruction_unit.icache_refill_address[7]
.sym 102812 $abc$46512$n6327
.sym 102814 $abc$46512$n5874
.sym 102815 spiflash_bus_adr[0]
.sym 102816 $abc$46512$n6329
.sym 102817 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 102818 $abc$46512$n6302
.sym 102819 lm32_cpu.instruction_unit.icache_refill_address[8]
.sym 102825 $abc$46512$n6342
.sym 102827 lm32_cpu.instruction_unit.icache_refill_data[7]
.sym 102830 $abc$46512$n6344
.sym 102831 $abc$46512$n6350
.sym 102833 $abc$46512$n6348
.sym 102836 $PACKER_VCC_NET_$glb_clk
.sym 102838 $PACKER_VCC_NET_$glb_clk
.sym 102839 $abc$46512$n6340
.sym 102840 $abc$46512$n6338
.sym 102841 $abc$46512$n6346
.sym 102843 lm32_cpu.instruction_unit.icache_refill_data[5]
.sym 102845 lm32_cpu.instruction_unit.icache_refill_data[4]
.sym 102846 $abc$46512$n6336
.sym 102849 $abc$46512$n6352
.sym 102854 lm32_cpu.instruction_unit.icache_refill_data[6]
.sym 102857 $abc$46512$n3608
.sym 102858 $abc$46512$n5201
.sym 102859 lm32_cpu.instruction_unit.restart_address[13]
.sym 102860 lm32_cpu.instruction_unit.restart_address[5]
.sym 102861 lm32_cpu.instruction_unit.restart_address[22]
.sym 102862 $abc$46512$n5455_1
.sym 102863 $abc$46512$n5435_1
.sym 102864 lm32_cpu.instruction_unit.restart_address[17]
.sym 102873 $abc$46512$n6336
.sym 102874 $abc$46512$n6338
.sym 102876 $abc$46512$n6340
.sym 102877 $abc$46512$n6342
.sym 102878 $abc$46512$n6344
.sym 102879 $abc$46512$n6346
.sym 102880 $abc$46512$n6348
.sym 102881 $abc$46512$n6350
.sym 102882 $abc$46512$n6352
.sym 102884 sys_clk_$glb_clk
.sym 102885 $PACKER_VCC_NET_$glb_clk
.sym 102886 $PACKER_VCC_NET_$glb_clk
.sym 102887 lm32_cpu.instruction_unit.icache_refill_data[5]
.sym 102889 lm32_cpu.instruction_unit.icache_refill_data[6]
.sym 102891 lm32_cpu.instruction_unit.icache_refill_data[7]
.sym 102893 lm32_cpu.instruction_unit.icache_refill_data[4]
.sym 102896 lm32_cpu.instruction_unit.icache_refill_address[4]
.sym 102897 lm32_cpu.instruction_unit.icache_refill_address[4]
.sym 102899 $abc$46512$n6342
.sym 102900 lm32_cpu.instruction_unit.pc_a[5]
.sym 102901 $abc$46512$n6303
.sym 102902 $PACKER_VCC_NET_$glb_clk
.sym 102903 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 102904 $PACKER_VCC_NET_$glb_clk
.sym 102905 $abc$46512$n5208_1
.sym 102906 $abc$46512$n6344
.sym 102907 $abc$46512$n6350
.sym 102908 $abc$46512$n7956
.sym 102909 lm32_cpu.instruction_unit.pc_a[1]
.sym 102910 lm32_cpu.branch_target_d[3]
.sym 102911 lm32_cpu.instruction_unit.icache_refill_data[4]
.sym 102912 lm32_cpu.instruction_unit.icache_refill_address[7]
.sym 102913 lm32_cpu.branch_target_d[5]
.sym 102914 $abc$46512$n6323
.sym 102915 lm32_cpu.instruction_unit.icache_refill_address[5]
.sym 102916 lm32_cpu.instruction_unit.icache_refill_address[6]
.sym 102917 lm32_cpu.pc_d[10]
.sym 102918 lm32_cpu.instruction_unit.icache_refill_address[7]
.sym 102919 spiflash_bus_adr[7]
.sym 102920 lm32_cpu.instruction_unit.icache_refill_address[3]
.sym 102921 $abc$46512$n6671
.sym 102922 lm32_cpu.instruction_unit.icache_refill_data[13]
.sym 102927 lm32_cpu.instruction_unit.icache_refill_data[1]
.sym 102928 lm32_cpu.instruction_unit.icache_refill_address[6]
.sym 102929 lm32_cpu.instruction_unit.icache_refill_ready
.sym 102931 lm32_cpu.instruction_unit.icache_refill_data[2]
.sym 102933 lm32_cpu.instruction_unit.icache_refill_address[7]
.sym 102934 lm32_cpu.instruction_unit.icache_refill_address[2]
.sym 102940 lm32_cpu.instruction_unit.icache_refill_address[5]
.sym 102941 lm32_cpu.instruction_unit.icache_refill_address[4]
.sym 102942 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 102943 lm32_cpu.instruction_unit.icache_refill_address[3]
.sym 102947 $PACKER_VCC_NET_$glb_clk
.sym 102949 lm32_cpu.instruction_unit.icache_refill_data[0]
.sym 102952 lm32_cpu.instruction_unit.icache_refill_data[3]
.sym 102955 lm32_cpu.instruction_unit.icache.refill_offset[0]
.sym 102957 lm32_cpu.instruction_unit.icache_refill_address[8]
.sym 102959 $abc$46512$n7547
.sym 102960 $abc$46512$n6327
.sym 102961 $abc$46512$n5874
.sym 102962 $abc$46512$n6309
.sym 102963 $abc$46512$n6302
.sym 102964 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.ra[4]
.sym 102965 $abc$46512$n6311
.sym 102966 $abc$46512$n6670
.sym 102975 lm32_cpu.instruction_unit.icache.refill_offset[0]
.sym 102976 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 102978 lm32_cpu.instruction_unit.icache_refill_address[2]
.sym 102979 lm32_cpu.instruction_unit.icache_refill_address[3]
.sym 102980 lm32_cpu.instruction_unit.icache_refill_address[4]
.sym 102981 lm32_cpu.instruction_unit.icache_refill_address[5]
.sym 102982 lm32_cpu.instruction_unit.icache_refill_address[6]
.sym 102983 lm32_cpu.instruction_unit.icache_refill_address[7]
.sym 102984 lm32_cpu.instruction_unit.icache_refill_address[8]
.sym 102986 sys_clk_$glb_clk
.sym 102987 lm32_cpu.instruction_unit.icache_refill_ready
.sym 102988 lm32_cpu.instruction_unit.icache_refill_data[0]
.sym 102990 lm32_cpu.instruction_unit.icache_refill_data[1]
.sym 102992 lm32_cpu.instruction_unit.icache_refill_data[2]
.sym 102994 lm32_cpu.instruction_unit.icache_refill_data[3]
.sym 102996 $PACKER_VCC_NET_$glb_clk
.sym 103001 lm32_cpu.instruction_unit.icache_refill_address[29]
.sym 103003 $abc$46512$n6340
.sym 103004 lm32_cpu.instruction_unit.restart_address[5]
.sym 103005 lm32_cpu.instruction_unit.icache_refill_ready
.sym 103006 lm32_cpu.instruction_unit.icache_refill_request
.sym 103007 lm32_cpu.instruction_unit.icache_refill_address[9]
.sym 103008 $abc$46512$n3608
.sym 103009 lm32_cpu.instruction_unit.icache_refill_address[4]
.sym 103010 $abc$46512$n5146
.sym 103011 $abc$46512$n6319
.sym 103012 lm32_cpu.instruction_unit.icache_restart_request
.sym 103014 $abc$46512$n6348
.sym 103015 $abc$46512$n6674
.sym 103016 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 103017 $abc$46512$n6346
.sym 103018 sys_rst
.sym 103019 lm32_cpu.instruction_unit.icache_refill_address[4]
.sym 103020 $abc$46512$n6670
.sym 103021 shared_dat_r[26]
.sym 103022 $abc$46512$n6514
.sym 103023 lm32_cpu.instruction_unit.icache_refill_address[13]
.sym 103024 $abc$46512$n7545
.sym 103031 $abc$46512$n6350
.sym 103032 $abc$46512$n6344
.sym 103033 $abc$46512$n6342
.sym 103034 $abc$46512$n6336
.sym 103035 lm32_cpu.instruction_unit.icache_refill_data[14]
.sym 103037 $abc$46512$n6348
.sym 103040 lm32_cpu.instruction_unit.icache_refill_data[12]
.sym 103042 $abc$46512$n6346
.sym 103047 lm32_cpu.instruction_unit.icache_refill_data[15]
.sym 103052 $abc$46512$n6340
.sym 103054 $abc$46512$n6338
.sym 103056 $PACKER_VCC_NET_$glb_clk
.sym 103057 $abc$46512$n6352
.sym 103058 $PACKER_VCC_NET_$glb_clk
.sym 103060 lm32_cpu.instruction_unit.icache_refill_data[13]
.sym 103061 $abc$46512$n6313
.sym 103062 $abc$46512$n7555
.sym 103063 shared_dat_r[26]
.sym 103064 lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra[8]
.sym 103065 $abc$46512$n6352
.sym 103066 $abc$46512$n1646
.sym 103067 shared_dat_r[24]
.sym 103068 $abc$46512$n6674
.sym 103077 $abc$46512$n6336
.sym 103078 $abc$46512$n6338
.sym 103080 $abc$46512$n6340
.sym 103081 $abc$46512$n6342
.sym 103082 $abc$46512$n6344
.sym 103083 $abc$46512$n6346
.sym 103084 $abc$46512$n6348
.sym 103085 $abc$46512$n6350
.sym 103086 $abc$46512$n6352
.sym 103088 sys_clk_$glb_clk
.sym 103089 $PACKER_VCC_NET_$glb_clk
.sym 103090 $PACKER_VCC_NET_$glb_clk
.sym 103091 lm32_cpu.instruction_unit.icache_refill_data[13]
.sym 103093 lm32_cpu.instruction_unit.icache_refill_data[14]
.sym 103095 lm32_cpu.instruction_unit.icache_refill_data[15]
.sym 103097 lm32_cpu.instruction_unit.icache_refill_data[12]
.sym 103104 $abc$46512$n5156
.sym 103105 lm32_cpu.instruction_unit.icache_refill_data[12]
.sym 103107 lm32_cpu.instruction_unit.icache_refill_address[5]
.sym 103108 $abc$46512$n6344
.sym 103109 $abc$46512$n6342
.sym 103110 $abc$46512$n6346
.sym 103111 lm32_cpu.instruction_unit.icache_refill_data[14]
.sym 103112 lm32_cpu.instruction_unit.icache_refill_data[26]
.sym 103114 lm32_cpu.instruction_unit.bus_error_f
.sym 103115 $abc$46512$n6303
.sym 103116 $abc$46512$n6352
.sym 103117 $abc$46512$n6304
.sym 103118 $abc$46512$n7550
.sym 103119 $abc$46512$n3607
.sym 103120 lm32_cpu.instruction_unit.icache_refill_address[26]
.sym 103121 lm32_cpu.instruction_unit.icache_refill_address[27]
.sym 103122 $abc$46512$n7556
.sym 103123 $abc$46512$n6554
.sym 103124 lm32_cpu.instruction_unit.icache_refill_address[3]
.sym 103125 spiflash_sr[24]
.sym 103131 lm32_cpu.instruction_unit.icache_refill_address[5]
.sym 103134 lm32_cpu.instruction_unit.icache_refill_address[8]
.sym 103135 $PACKER_VCC_NET_$glb_clk
.sym 103136 lm32_cpu.instruction_unit.icache.refill_offset[0]
.sym 103137 lm32_cpu.instruction_unit.icache_refill_data[11]
.sym 103141 lm32_cpu.instruction_unit.icache_refill_address[2]
.sym 103143 lm32_cpu.instruction_unit.icache_refill_address[6]
.sym 103144 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 103147 lm32_cpu.instruction_unit.icache_refill_address[3]
.sym 103149 lm32_cpu.instruction_unit.icache_refill_ready
.sym 103151 lm32_cpu.instruction_unit.icache_refill_data[8]
.sym 103153 lm32_cpu.instruction_unit.icache_refill_address[7]
.sym 103157 lm32_cpu.instruction_unit.icache_refill_address[4]
.sym 103160 lm32_cpu.instruction_unit.icache_refill_data[10]
.sym 103162 lm32_cpu.instruction_unit.icache_refill_data[9]
.sym 103163 $abc$46512$n6348
.sym 103164 $abc$46512$n7553
.sym 103165 $abc$46512$n5237_1
.sym 103166 $abc$46512$n6336
.sym 103167 $abc$46512$n7585
.sym 103168 $abc$46512$n7545
.sym 103169 $abc$46512$n7543
.sym 103170 $abc$46512$n7549
.sym 103179 lm32_cpu.instruction_unit.icache.refill_offset[0]
.sym 103180 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 103182 lm32_cpu.instruction_unit.icache_refill_address[2]
.sym 103183 lm32_cpu.instruction_unit.icache_refill_address[3]
.sym 103184 lm32_cpu.instruction_unit.icache_refill_address[4]
.sym 103185 lm32_cpu.instruction_unit.icache_refill_address[5]
.sym 103186 lm32_cpu.instruction_unit.icache_refill_address[6]
.sym 103187 lm32_cpu.instruction_unit.icache_refill_address[7]
.sym 103188 lm32_cpu.instruction_unit.icache_refill_address[8]
.sym 103190 sys_clk_$glb_clk
.sym 103191 lm32_cpu.instruction_unit.icache_refill_ready
.sym 103192 lm32_cpu.instruction_unit.icache_refill_data[8]
.sym 103194 lm32_cpu.instruction_unit.icache_refill_data[9]
.sym 103196 lm32_cpu.instruction_unit.icache_refill_data[10]
.sym 103198 lm32_cpu.instruction_unit.icache_refill_data[11]
.sym 103200 $PACKER_VCC_NET_$glb_clk
.sym 103205 $abc$46512$n6336
.sym 103206 $abc$46512$n3589
.sym 103207 $abc$46512$n6346
.sym 103208 lm32_cpu.instruction_unit.i_adr_o[15]
.sym 103209 $abc$46512$n2528
.sym 103210 lm32_cpu.instruction_unit.i_adr_o[30]
.sym 103211 lm32_cpu.instruction_unit.icache_refill_data[15]
.sym 103212 $abc$46512$n6313
.sym 103215 lm32_cpu.instruction_unit.icache_refill_address[5]
.sym 103216 shared_dat_r[26]
.sym 103217 lm32_cpu.instruction_unit.icache_refill_data[8]
.sym 103218 $abc$46512$n3589
.sym 103219 lm32_cpu.instruction_unit.icache_refill_address[7]
.sym 103220 lm32_cpu.instruction_unit.icache_refill_data[24]
.sym 103221 $PACKER_VCC_NET_$glb_clk
.sym 103222 spiflash_bus_adr[0]
.sym 103223 $abc$46512$n1646
.sym 103224 $abc$46512$n7548
.sym 103225 lm32_cpu.instruction_unit.icache_refill_address[8]
.sym 103226 $PACKER_VCC_NET_$glb_clk
.sym 103227 lm32_cpu.instruction_unit.icache_refill_address[8]
.sym 103228 $abc$46512$n7546
.sym 103233 $abc$46512$n6342
.sym 103235 lm32_cpu.instruction_unit.icache_refill_data[29]
.sym 103237 $abc$46512$n6338
.sym 103239 $abc$46512$n6350
.sym 103240 $abc$46512$n6340
.sym 103244 $PACKER_VCC_NET_$glb_clk
.sym 103245 $abc$46512$n6344
.sym 103246 $abc$46512$n6346
.sym 103252 $abc$46512$n6336
.sym 103253 $PACKER_VCC_NET_$glb_clk
.sym 103254 $abc$46512$n6352
.sym 103255 lm32_cpu.instruction_unit.icache_refill_data[31]
.sym 103257 $abc$46512$n6348
.sym 103258 lm32_cpu.instruction_unit.icache_refill_data[28]
.sym 103264 lm32_cpu.instruction_unit.icache_refill_data[30]
.sym 103265 $abc$46512$n6348
.sym 103266 lm32_cpu.instruction_unit.i_adr_o[7]
.sym 103267 lm32_cpu.instruction_unit.i_adr_o[28]
.sym 103268 lm32_cpu.instruction_unit.i_adr_o[10]
.sym 103269 shared_dat_r[12]
.sym 103270 lm32_cpu.instruction_unit.i_adr_o[12]
.sym 103271 lm32_cpu.instruction_unit.i_adr_o[21]
.sym 103272 lm32_cpu.instruction_unit.i_adr_o[11]
.sym 103281 $abc$46512$n6336
.sym 103282 $abc$46512$n6338
.sym 103284 $abc$46512$n6340
.sym 103285 $abc$46512$n6342
.sym 103286 $abc$46512$n6344
.sym 103287 $abc$46512$n6346
.sym 103288 $abc$46512$n6348
.sym 103289 $abc$46512$n6350
.sym 103290 $abc$46512$n6352
.sym 103292 sys_clk_$glb_clk
.sym 103293 $PACKER_VCC_NET_$glb_clk
.sym 103294 $PACKER_VCC_NET_$glb_clk
.sym 103295 lm32_cpu.instruction_unit.icache_refill_data[29]
.sym 103297 lm32_cpu.instruction_unit.icache_refill_data[30]
.sym 103299 lm32_cpu.instruction_unit.icache_refill_data[31]
.sym 103301 lm32_cpu.instruction_unit.icache_refill_data[28]
.sym 103307 $abc$46512$n6342
.sym 103308 $abc$46512$n7543
.sym 103310 lm32_cpu.load_store_unit.wb_data_m[13]
.sym 103311 lm32_cpu.instruction_unit.icache_refill_data[27]
.sym 103312 $PACKER_VCC_NET_$glb_clk
.sym 103313 $abc$46512$n6344
.sym 103314 $abc$46512$n6348
.sym 103315 $abc$46512$n2507
.sym 103316 lm32_cpu.data_bus_error_exception_m
.sym 103317 lm32_cpu.instruction_unit.icache_refill_address[6]
.sym 103318 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 103320 lm32_cpu.instruction_unit.icache_refill_address[6]
.sym 103321 lm32_cpu.instruction_unit.icache_refill_address[7]
.sym 103322 $abc$46512$n6352
.sym 103323 spiflash_bus_adr[7]
.sym 103324 lm32_cpu.load_store_unit.exception_m
.sym 103326 lm32_cpu.instruction_unit.icache_refill_data[25]
.sym 103327 $abc$46512$n6344
.sym 103329 $abc$46512$n7964
.sym 103330 lm32_cpu.instruction_unit.icache_refill_data[30]
.sym 103335 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 103339 lm32_cpu.instruction_unit.icache_refill_data[26]
.sym 103341 lm32_cpu.instruction_unit.icache_refill_data[25]
.sym 103343 lm32_cpu.instruction_unit.icache_refill_address[6]
.sym 103346 lm32_cpu.instruction_unit.icache_refill_ready
.sym 103347 lm32_cpu.instruction_unit.icache_refill_address[2]
.sym 103348 lm32_cpu.instruction_unit.icache_refill_data[27]
.sym 103350 lm32_cpu.instruction_unit.icache_refill_address[5]
.sym 103351 lm32_cpu.instruction_unit.icache_refill_address[3]
.sym 103352 lm32_cpu.instruction_unit.icache.refill_offset[0]
.sym 103357 lm32_cpu.instruction_unit.icache_refill_address[7]
.sym 103362 lm32_cpu.instruction_unit.icache_refill_data[24]
.sym 103363 lm32_cpu.instruction_unit.icache_refill_address[8]
.sym 103364 $PACKER_VCC_NET_$glb_clk
.sym 103365 lm32_cpu.instruction_unit.icache_refill_address[4]
.sym 103368 lm32_cpu.load_store_unit.data_w[2]
.sym 103369 $abc$46512$n7021_1
.sym 103370 lm32_cpu.exception_w
.sym 103372 $abc$46512$n6350
.sym 103374 lm32_cpu.load_store_unit.data_w[20]
.sym 103383 lm32_cpu.instruction_unit.icache.refill_offset[0]
.sym 103384 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 103386 lm32_cpu.instruction_unit.icache_refill_address[2]
.sym 103387 lm32_cpu.instruction_unit.icache_refill_address[3]
.sym 103388 lm32_cpu.instruction_unit.icache_refill_address[4]
.sym 103389 lm32_cpu.instruction_unit.icache_refill_address[5]
.sym 103390 lm32_cpu.instruction_unit.icache_refill_address[6]
.sym 103391 lm32_cpu.instruction_unit.icache_refill_address[7]
.sym 103392 lm32_cpu.instruction_unit.icache_refill_address[8]
.sym 103394 sys_clk_$glb_clk
.sym 103395 lm32_cpu.instruction_unit.icache_refill_ready
.sym 103396 lm32_cpu.instruction_unit.icache_refill_data[24]
.sym 103398 lm32_cpu.instruction_unit.icache_refill_data[25]
.sym 103400 lm32_cpu.instruction_unit.icache_refill_data[26]
.sym 103402 lm32_cpu.instruction_unit.icache_refill_data[27]
.sym 103404 $PACKER_VCC_NET_$glb_clk
.sym 103409 spiflash_sr[31]
.sym 103410 lm32_cpu.instruction_unit.i_adr_o[21]
.sym 103411 $abc$46512$n2515
.sym 103413 $abc$46512$n7093_1
.sym 103414 lm32_cpu.instruction_unit.icache_refill_ready
.sym 103415 lm32_cpu.instruction_unit.icache_refill_address[9]
.sym 103417 spiflash_sr[30]
.sym 103419 lm32_cpu.load_store_unit.wb_data_m[14]
.sym 103420 lm32_cpu.instruction_unit.i_adr_o[16]
.sym 103422 sys_rst
.sym 103425 shared_dat_r[12]
.sym 103428 $abc$46512$n7576
.sym 103429 slave_sel_r[2]
.sym 103432 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 103437 $abc$46512$n6338
.sym 103441 $abc$46512$n6342
.sym 103442 $abc$46512$n6336
.sym 103445 $abc$46512$n6348
.sym 103446 $abc$46512$n6346
.sym 103450 $PACKER_VCC_NET_$glb_clk
.sym 103452 lm32_cpu.instruction_unit.icache_refill_data[21]
.sym 103453 lm32_cpu.instruction_unit.icache_refill_data[23]
.sym 103456 $abc$46512$n6340
.sym 103459 lm32_cpu.instruction_unit.icache_refill_data[22]
.sym 103460 $abc$46512$n6352
.sym 103464 $PACKER_VCC_NET_$glb_clk
.sym 103465 $abc$46512$n6344
.sym 103466 $abc$46512$n6350
.sym 103468 lm32_cpu.instruction_unit.icache_refill_data[20]
.sym 103469 lm32_cpu.load_store_unit.wb_data_m[20]
.sym 103470 lm32_cpu.load_store_unit.wb_data_m[2]
.sym 103471 spiflash_bus_adr[4]
.sym 103472 $abc$46512$n8013
.sym 103476 shared_dat_r[13]
.sym 103485 $abc$46512$n6336
.sym 103486 $abc$46512$n6338
.sym 103488 $abc$46512$n6340
.sym 103489 $abc$46512$n6342
.sym 103490 $abc$46512$n6344
.sym 103491 $abc$46512$n6346
.sym 103492 $abc$46512$n6348
.sym 103493 $abc$46512$n6350
.sym 103494 $abc$46512$n6352
.sym 103496 sys_clk_$glb_clk
.sym 103497 $PACKER_VCC_NET_$glb_clk
.sym 103498 $PACKER_VCC_NET_$glb_clk
.sym 103499 lm32_cpu.instruction_unit.icache_refill_data[21]
.sym 103501 lm32_cpu.instruction_unit.icache_refill_data[22]
.sym 103503 lm32_cpu.instruction_unit.icache_refill_data[23]
.sym 103505 lm32_cpu.instruction_unit.icache_refill_data[20]
.sym 103514 count[0]
.sym 103519 $abc$46512$n8633
.sym 103522 $abc$46512$n7021_1
.sym 103525 $abc$46512$n7002
.sym 103526 $abc$46512$n8642
.sym 103527 sys_rst
.sym 103530 $abc$46512$n6418_1
.sym 103531 basesoc_uart_rx_fifo_level[3]
.sym 103532 spiflash_bus_dat_w[14]
.sym 103533 basesoc_uart_rx_fifo_level[0]
.sym 103534 storage_1[12][4]
.sym 103539 lm32_cpu.instruction_unit.icache_refill_address[3]
.sym 103541 lm32_cpu.instruction_unit.icache_refill_data[17]
.sym 103542 lm32_cpu.instruction_unit.icache_refill_address[8]
.sym 103543 $PACKER_VCC_NET_$glb_clk
.sym 103546 lm32_cpu.instruction_unit.icache_refill_address[2]
.sym 103547 lm32_cpu.instruction_unit.icache_refill_address[6]
.sym 103548 lm32_cpu.instruction_unit.icache_refill_data[18]
.sym 103550 lm32_cpu.instruction_unit.icache_refill_address[7]
.sym 103551 lm32_cpu.instruction_unit.icache.refill_offset[0]
.sym 103552 lm32_cpu.instruction_unit.icache_refill_data[19]
.sym 103554 lm32_cpu.instruction_unit.icache_refill_address[5]
.sym 103557 lm32_cpu.instruction_unit.icache_refill_data[16]
.sym 103565 lm32_cpu.instruction_unit.icache_refill_address[4]
.sym 103566 lm32_cpu.instruction_unit.icache_refill_ready
.sym 103570 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 103571 spiflash_bus_dat_w[9]
.sym 103572 $abc$46512$n6432_1
.sym 103573 basesoc_uart_rx_fifo_level[3]
.sym 103574 basesoc_uart_rx_fifo_level[0]
.sym 103575 $abc$46512$n6448
.sym 103576 $abc$46512$n6996
.sym 103577 $abc$46512$n6004
.sym 103578 $abc$46512$n6426_1
.sym 103587 lm32_cpu.instruction_unit.icache.refill_offset[0]
.sym 103588 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 103590 lm32_cpu.instruction_unit.icache_refill_address[2]
.sym 103591 lm32_cpu.instruction_unit.icache_refill_address[3]
.sym 103592 lm32_cpu.instruction_unit.icache_refill_address[4]
.sym 103593 lm32_cpu.instruction_unit.icache_refill_address[5]
.sym 103594 lm32_cpu.instruction_unit.icache_refill_address[6]
.sym 103595 lm32_cpu.instruction_unit.icache_refill_address[7]
.sym 103596 lm32_cpu.instruction_unit.icache_refill_address[8]
.sym 103598 sys_clk_$glb_clk
.sym 103599 lm32_cpu.instruction_unit.icache_refill_ready
.sym 103600 lm32_cpu.instruction_unit.icache_refill_data[16]
.sym 103602 lm32_cpu.instruction_unit.icache_refill_data[17]
.sym 103604 lm32_cpu.instruction_unit.icache_refill_data[18]
.sym 103606 lm32_cpu.instruction_unit.icache_refill_data[19]
.sym 103608 $PACKER_VCC_NET_$glb_clk
.sym 103613 storage_1[14][0]
.sym 103614 $abc$46512$n3589
.sym 103615 lm32_cpu.instruction_unit.icache_refill_data[21]
.sym 103617 count[2]
.sym 103619 $abc$46512$n3587
.sym 103620 lm32_cpu.instruction_unit.icache_refill_data[19]
.sym 103621 shared_dat_r[2]
.sym 103624 lm32_cpu.instruction_unit.icache_refill_data[18]
.sym 103625 $PACKER_VCC_NET_$glb_clk
.sym 103626 spiflash_bus_adr[0]
.sym 103627 spiflash_bus_adr[0]
.sym 103628 lm32_cpu.pc_d[18]
.sym 103629 $PACKER_VCC_NET_$glb_clk
.sym 103632 $abc$46512$n7572
.sym 103633 $abc$46512$n3589
.sym 103634 spiflash_bus_dat_w[9]
.sym 103636 $abc$46512$n1646
.sym 103643 $abc$46512$n3371
.sym 103644 spiflash_bus_adr[0]
.sym 103645 spiflash_bus_adr[5]
.sym 103648 spiflash_bus_adr[8]
.sym 103650 spiflash_bus_adr[3]
.sym 103651 spiflash_bus_adr[4]
.sym 103654 $PACKER_VCC_NET_$glb_clk
.sym 103657 spiflash_bus_adr[1]
.sym 103661 spiflash_bus_adr[7]
.sym 103662 spiflash_bus_adr[6]
.sym 103663 spiflash_bus_dat_w[13]
.sym 103668 spiflash_bus_dat_w[12]
.sym 103670 spiflash_bus_dat_w[14]
.sym 103671 spiflash_bus_adr[2]
.sym 103672 spiflash_bus_dat_w[15]
.sym 103673 storage_1[12][0]
.sym 103674 $abc$46512$n6408_1
.sym 103675 $abc$46512$n6434_1
.sym 103676 $abc$46512$n6418_1
.sym 103677 $abc$46512$n6392_1
.sym 103678 storage_1[12][4]
.sym 103679 $abc$46512$n6424_1
.sym 103680 $abc$46512$n6440
.sym 103689 spiflash_bus_adr[0]
.sym 103690 spiflash_bus_adr[1]
.sym 103692 spiflash_bus_adr[2]
.sym 103693 spiflash_bus_adr[3]
.sym 103694 spiflash_bus_adr[4]
.sym 103695 spiflash_bus_adr[5]
.sym 103696 spiflash_bus_adr[6]
.sym 103697 spiflash_bus_adr[7]
.sym 103698 spiflash_bus_adr[8]
.sym 103700 sys_clk_$glb_clk
.sym 103701 $abc$46512$n3371
.sym 103702 $PACKER_VCC_NET_$glb_clk
.sym 103703 spiflash_bus_dat_w[13]
.sym 103705 spiflash_bus_dat_w[14]
.sym 103707 spiflash_bus_dat_w[15]
.sym 103709 spiflash_bus_dat_w[12]
.sym 103711 storage[9][1]
.sym 103717 $abc$46512$n6056
.sym 103718 basesoc_uart_rx_fifo_level[0]
.sym 103719 basesoc_sram_we[1]
.sym 103720 $abc$46512$n8642
.sym 103721 $abc$46512$n7081_1
.sym 103722 spiflash_bus_dat_w[9]
.sym 103723 $abc$46512$n3371
.sym 103725 serial_rx
.sym 103726 basesoc_uart_rx_fifo_level[3]
.sym 103727 spiflash_bus_adr[7]
.sym 103728 storage_1[0][2]
.sym 103729 sys_rst
.sym 103730 slave_sel_r[0]
.sym 103735 $abc$46512$n6004
.sym 103736 $abc$46512$n6411_1
.sym 103737 $abc$46512$n7964
.sym 103743 spiflash_bus_dat_w[9]
.sym 103745 $abc$46512$n6004
.sym 103746 spiflash_bus_adr[2]
.sym 103747 spiflash_bus_adr[3]
.sym 103748 spiflash_bus_adr[0]
.sym 103749 spiflash_bus_adr[5]
.sym 103752 spiflash_bus_adr[1]
.sym 103755 spiflash_bus_adr[6]
.sym 103756 spiflash_bus_dat_w[8]
.sym 103759 spiflash_bus_adr[7]
.sym 103763 $PACKER_VCC_NET_$glb_clk
.sym 103765 spiflash_bus_dat_w[10]
.sym 103766 spiflash_bus_adr[4]
.sym 103767 spiflash_bus_adr[8]
.sym 103768 spiflash_bus_dat_w[11]
.sym 103775 $abc$46512$n5802_1
.sym 103776 $abc$46512$n6038
.sym 103777 $abc$46512$n6400
.sym 103778 $abc$46512$n6416_1
.sym 103779 $abc$46512$n5804_1
.sym 103780 $abc$46512$n2647
.sym 103781 $abc$46512$n6410_1
.sym 103782 $abc$46512$n7071
.sym 103791 spiflash_bus_adr[0]
.sym 103792 spiflash_bus_adr[1]
.sym 103794 spiflash_bus_adr[2]
.sym 103795 spiflash_bus_adr[3]
.sym 103796 spiflash_bus_adr[4]
.sym 103797 spiflash_bus_adr[5]
.sym 103798 spiflash_bus_adr[6]
.sym 103799 spiflash_bus_adr[7]
.sym 103800 spiflash_bus_adr[8]
.sym 103802 sys_clk_$glb_clk
.sym 103803 $abc$46512$n6004
.sym 103804 spiflash_bus_dat_w[8]
.sym 103806 spiflash_bus_dat_w[9]
.sym 103808 spiflash_bus_dat_w[10]
.sym 103810 spiflash_bus_dat_w[11]
.sym 103812 $PACKER_VCC_NET_$glb_clk
.sym 103817 $abc$46512$n7057_1
.sym 103818 $abc$46512$n6424_1
.sym 103823 regs1
.sym 103825 $abc$46512$n8632
.sym 103828 spiflash_bus_adr[1]
.sym 103829 $abc$46512$n6389
.sym 103831 spiflash_bus_dat_w[15]
.sym 103832 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 103835 $abc$46512$n6056
.sym 103836 $abc$46512$n6419_1
.sym 103837 $abc$46512$n3364
.sym 103838 $abc$46512$n6427_1
.sym 103840 $abc$46512$n6431_1
.sym 103845 spiflash_bus_adr[1]
.sym 103847 $abc$46512$n3364
.sym 103849 spiflash_bus_dat_w[15]
.sym 103851 spiflash_bus_dat_w[12]
.sym 103852 spiflash_bus_adr[6]
.sym 103853 spiflash_bus_adr[0]
.sym 103856 spiflash_bus_adr[5]
.sym 103858 $PACKER_VCC_NET_$glb_clk
.sym 103859 spiflash_bus_adr[2]
.sym 103861 spiflash_bus_dat_w[14]
.sym 103863 spiflash_bus_adr[3]
.sym 103865 spiflash_bus_adr[7]
.sym 103869 spiflash_bus_adr[4]
.sym 103870 spiflash_bus_dat_w[13]
.sym 103875 spiflash_bus_adr[8]
.sym 103877 storage_1[0][2]
.sym 103878 $abc$46512$n6406_1
.sym 103879 $abc$46512$n6403_1
.sym 103880 $abc$46512$n6438_1
.sym 103881 $abc$46512$n6414_1
.sym 103882 $abc$46512$n6422_1
.sym 103883 $abc$46512$n6430_1
.sym 103884 $abc$46512$n6387
.sym 103893 spiflash_bus_adr[0]
.sym 103894 spiflash_bus_adr[1]
.sym 103896 spiflash_bus_adr[2]
.sym 103897 spiflash_bus_adr[3]
.sym 103898 spiflash_bus_adr[4]
.sym 103899 spiflash_bus_adr[5]
.sym 103900 spiflash_bus_adr[6]
.sym 103901 spiflash_bus_adr[7]
.sym 103902 spiflash_bus_adr[8]
.sym 103904 sys_clk_$glb_clk
.sym 103905 $abc$46512$n3364
.sym 103906 $PACKER_VCC_NET_$glb_clk
.sym 103907 spiflash_bus_dat_w[13]
.sym 103909 spiflash_bus_dat_w[14]
.sym 103911 spiflash_bus_dat_w[15]
.sym 103913 spiflash_bus_dat_w[12]
.sym 103919 $abc$46512$n19
.sym 103921 spiflash_bus_dat_w[12]
.sym 103922 basesoc_sram_we[1]
.sym 103931 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 103934 $abc$46512$n6068
.sym 103936 $abc$46512$n6430_1
.sym 103937 $abc$46512$n2647
.sym 103938 $abc$46512$n6435_1
.sym 103939 $abc$46512$n6391_1
.sym 103940 spiflash_bus_dat_w[14]
.sym 103941 $abc$46512$n6013
.sym 103942 spiflash_bus_adr[7]
.sym 103947 spiflash_bus_dat_w[11]
.sym 103948 spiflash_bus_adr[2]
.sym 103949 $abc$46512$n6054
.sym 103950 spiflash_bus_adr[6]
.sym 103951 spiflash_bus_dat_w[10]
.sym 103953 spiflash_bus_dat_w[9]
.sym 103954 spiflash_bus_adr[0]
.sym 103956 spiflash_bus_adr[7]
.sym 103958 spiflash_bus_dat_w[8]
.sym 103959 spiflash_bus_adr[4]
.sym 103960 $PACKER_VCC_NET_$glb_clk
.sym 103961 spiflash_bus_adr[8]
.sym 103962 spiflash_bus_adr[1]
.sym 103963 spiflash_bus_adr[5]
.sym 103969 spiflash_bus_adr[3]
.sym 103979 storage_1[13][6]
.sym 103980 $abc$46512$n6407_1
.sym 103981 $abc$46512$n6391_1
.sym 103982 $abc$46512$n6419_1
.sym 103983 $abc$46512$n6427_1
.sym 103984 $abc$46512$n6431_1
.sym 103985 storage_1[13][0]
.sym 103986 $abc$46512$n6399
.sym 103995 spiflash_bus_adr[0]
.sym 103996 spiflash_bus_adr[1]
.sym 103998 spiflash_bus_adr[2]
.sym 103999 spiflash_bus_adr[3]
.sym 104000 spiflash_bus_adr[4]
.sym 104001 spiflash_bus_adr[5]
.sym 104002 spiflash_bus_adr[6]
.sym 104003 spiflash_bus_adr[7]
.sym 104004 spiflash_bus_adr[8]
.sym 104006 sys_clk_$glb_clk
.sym 104007 $abc$46512$n6054
.sym 104008 spiflash_bus_dat_w[8]
.sym 104010 spiflash_bus_dat_w[9]
.sym 104012 spiflash_bus_dat_w[10]
.sym 104014 spiflash_bus_dat_w[11]
.sym 104016 $PACKER_VCC_NET_$glb_clk
.sym 104023 $abc$46512$n1648
.sym 104025 $abc$46512$n6010
.sym 104028 $abc$46512$n6390
.sym 104030 spiflash_bus_adr[1]
.sym 104032 $abc$46512$n6403_1
.sym 104033 $abc$46512$n6405_1
.sym 104034 $abc$46512$n6316_1
.sym 104037 $abc$46512$n6316_1
.sym 104038 $abc$46512$n6421_1
.sym 104040 $abc$46512$n1646
.sym 104042 spiflash_bus_dat_w[9]
.sym 104043 spiflash_bus_adr[0]
.sym 104044 $abc$46512$n6388
.sym 104051 $abc$46512$n3365
.sym 104056 spiflash_bus_adr[8]
.sym 104058 spiflash_bus_dat_w[12]
.sym 104060 spiflash_bus_dat_w[15]
.sym 104061 spiflash_bus_adr[6]
.sym 104062 $PACKER_VCC_NET_$glb_clk
.sym 104064 spiflash_bus_dat_w[13]
.sym 104066 spiflash_bus_adr[2]
.sym 104067 spiflash_bus_adr[3]
.sym 104072 spiflash_bus_adr[0]
.sym 104073 spiflash_bus_adr[4]
.sym 104074 spiflash_bus_adr[1]
.sym 104076 spiflash_bus_adr[5]
.sym 104078 spiflash_bus_dat_w[14]
.sym 104080 spiflash_bus_adr[7]
.sym 104081 $abc$46512$n6404_1
.sym 104082 $abc$46512$n6439_1
.sym 104083 $abc$46512$n6444
.sym 104084 $abc$46512$n6435_1
.sym 104085 $abc$46512$n6411_1
.sym 104086 $abc$46512$n6285
.sym 104087 $abc$46512$n6405_1
.sym 104088 $abc$46512$n6415_1
.sym 104097 spiflash_bus_adr[0]
.sym 104098 spiflash_bus_adr[1]
.sym 104100 spiflash_bus_adr[2]
.sym 104101 spiflash_bus_adr[3]
.sym 104102 spiflash_bus_adr[4]
.sym 104103 spiflash_bus_adr[5]
.sym 104104 spiflash_bus_adr[6]
.sym 104105 spiflash_bus_adr[7]
.sym 104106 spiflash_bus_adr[8]
.sym 104108 sys_clk_$glb_clk
.sym 104109 $abc$46512$n3365
.sym 104110 $PACKER_VCC_NET_$glb_clk
.sym 104111 spiflash_bus_dat_w[13]
.sym 104113 spiflash_bus_dat_w[14]
.sym 104115 spiflash_bus_dat_w[15]
.sym 104117 spiflash_bus_dat_w[12]
.sym 104125 $abc$46512$n6295
.sym 104128 spiflash_bus_adr[1]
.sym 104132 spiflash_bus_dat_w[13]
.sym 104133 $abc$46512$n1645
.sym 104135 spiflash_bus_adr[7]
.sym 104136 $abc$46512$n6411_1
.sym 104137 $abc$46512$n6420_1
.sym 104138 spiflash_bus_adr[4]
.sym 104141 $abc$46512$n6012
.sym 104142 $abc$46512$n8008
.sym 104143 $abc$46512$n6022
.sym 104144 $PACKER_VCC_NET_$glb_clk
.sym 104151 spiflash_bus_adr[3]
.sym 104154 spiflash_bus_adr[2]
.sym 104155 spiflash_bus_adr[7]
.sym 104163 spiflash_bus_adr[0]
.sym 104164 spiflash_bus_adr[5]
.sym 104169 spiflash_bus_dat_w[8]
.sym 104170 spiflash_bus_adr[8]
.sym 104171 spiflash_bus_adr[1]
.sym 104173 spiflash_bus_dat_w[10]
.sym 104175 spiflash_bus_adr[4]
.sym 104176 spiflash_bus_dat_w[11]
.sym 104177 spiflash_bus_adr[6]
.sym 104178 $abc$46512$n6283
.sym 104180 $PACKER_VCC_NET_$glb_clk
.sym 104182 spiflash_bus_dat_w[9]
.sym 104183 $abc$46512$n6428_1
.sym 104184 $abc$46512$n6412_1
.sym 104185 $abc$46512$n6421_1
.sym 104186 $abc$46512$n6000
.sym 104187 $abc$46512$n6007
.sym 104188 $abc$46512$n6388
.sym 104189 $abc$46512$n6436_1
.sym 104190 $abc$46512$n6420_1
.sym 104199 spiflash_bus_adr[0]
.sym 104200 spiflash_bus_adr[1]
.sym 104202 spiflash_bus_adr[2]
.sym 104203 spiflash_bus_adr[3]
.sym 104204 spiflash_bus_adr[4]
.sym 104205 spiflash_bus_adr[5]
.sym 104206 spiflash_bus_adr[6]
.sym 104207 spiflash_bus_adr[7]
.sym 104208 spiflash_bus_adr[8]
.sym 104210 sys_clk_$glb_clk
.sym 104211 $abc$46512$n6283
.sym 104212 spiflash_bus_dat_w[8]
.sym 104214 spiflash_bus_dat_w[9]
.sym 104216 spiflash_bus_dat_w[10]
.sym 104218 spiflash_bus_dat_w[11]
.sym 104220 $PACKER_VCC_NET_$glb_clk
.sym 104229 $abc$46512$n1645
.sym 104230 $abc$46512$n6028
.sym 104232 basesoc_sram_we[1]
.sym 104236 $abc$46512$n6444
.sym 104237 $abc$46512$n6082
.sym 104239 $abc$46512$n6437
.sym 104240 sram_bus_dat_w[5]
.sym 104241 $abc$46512$n6389
.sym 104247 $abc$46512$n6429_1
.sym 104254 spiflash_bus_adr[2]
.sym 104255 spiflash_bus_dat_w[12]
.sym 104257 spiflash_bus_dat_w[15]
.sym 104258 spiflash_bus_adr[8]
.sym 104259 spiflash_bus_adr[5]
.sym 104262 spiflash_bus_adr[1]
.sym 104264 $abc$46512$n3370
.sym 104265 spiflash_bus_adr[6]
.sym 104266 spiflash_bus_dat_w[13]
.sym 104268 spiflash_bus_dat_w[14]
.sym 104272 spiflash_bus_adr[0]
.sym 104273 spiflash_bus_adr[7]
.sym 104276 spiflash_bus_adr[4]
.sym 104282 $PACKER_VCC_NET_$glb_clk
.sym 104284 spiflash_bus_adr[3]
.sym 104285 $abc$46512$n6389
.sym 104288 $abc$46512$n6429_1
.sym 104289 spiflash_bus_adr[4]
.sym 104291 $abc$46512$n6082
.sym 104292 $abc$46512$n6437
.sym 104301 spiflash_bus_adr[0]
.sym 104302 spiflash_bus_adr[1]
.sym 104304 spiflash_bus_adr[2]
.sym 104305 spiflash_bus_adr[3]
.sym 104306 spiflash_bus_adr[4]
.sym 104307 spiflash_bus_adr[5]
.sym 104308 spiflash_bus_adr[6]
.sym 104309 spiflash_bus_adr[7]
.sym 104310 spiflash_bus_adr[8]
.sym 104312 sys_clk_$glb_clk
.sym 104313 $abc$46512$n3370
.sym 104314 $PACKER_VCC_NET_$glb_clk
.sym 104315 spiflash_bus_dat_w[13]
.sym 104317 spiflash_bus_dat_w[14]
.sym 104319 spiflash_bus_dat_w[15]
.sym 104321 spiflash_bus_dat_w[12]
.sym 104331 spiflash_bus_adr[8]
.sym 104333 $abc$46512$n3370
.sym 104334 basesoc_sram_we[1]
.sym 104339 spiflash_bus_adr[7]
.sym 104341 csrbank4_tuning_word1_w[5]
.sym 104342 $abc$46512$n6090
.sym 104345 $abc$46512$n6086
.sym 104346 $abc$46512$n2628
.sym 104348 spiflash_bus_dat_w[14]
.sym 104349 $abc$46512$n2769
.sym 104355 spiflash_bus_adr[3]
.sym 104357 spiflash_bus_dat_w[8]
.sym 104359 spiflash_bus_adr[1]
.sym 104361 spiflash_bus_dat_w[10]
.sym 104364 spiflash_bus_adr[7]
.sym 104365 spiflash_bus_adr[4]
.sym 104366 $abc$46512$n6000
.sym 104368 $PACKER_VCC_NET_$glb_clk
.sym 104369 spiflash_bus_adr[0]
.sym 104370 spiflash_bus_dat_w[9]
.sym 104371 spiflash_bus_adr[5]
.sym 104372 spiflash_bus_adr[8]
.sym 104375 spiflash_bus_dat_w[11]
.sym 104379 spiflash_bus_adr[2]
.sym 104381 spiflash_bus_adr[6]
.sym 104394 csrbank4_tuning_word1_w[5]
.sym 104403 spiflash_bus_adr[0]
.sym 104404 spiflash_bus_adr[1]
.sym 104406 spiflash_bus_adr[2]
.sym 104407 spiflash_bus_adr[3]
.sym 104408 spiflash_bus_adr[4]
.sym 104409 spiflash_bus_adr[5]
.sym 104410 spiflash_bus_adr[6]
.sym 104411 spiflash_bus_adr[7]
.sym 104412 spiflash_bus_adr[8]
.sym 104414 sys_clk_$glb_clk
.sym 104415 $abc$46512$n6000
.sym 104416 spiflash_bus_dat_w[8]
.sym 104418 spiflash_bus_dat_w[9]
.sym 104420 spiflash_bus_dat_w[10]
.sym 104422 spiflash_bus_dat_w[11]
.sym 104424 $PACKER_VCC_NET_$glb_clk
.sym 104444 $abc$46512$n6081
.sym 104446 spiflash_bus_dat_w[9]
.sym 104449 csrbank2_load1_w[6]
.sym 104457 spiflash_bus_dat_w[15]
.sym 104458 spiflash_bus_adr[0]
.sym 104461 $PACKER_VCC_NET_$glb_clk
.sym 104463 spiflash_bus_dat_w[12]
.sym 104464 spiflash_bus_adr[6]
.sym 104466 spiflash_bus_dat_w[13]
.sym 104468 spiflash_bus_adr[1]
.sym 104469 spiflash_bus_adr[4]
.sym 104470 spiflash_bus_adr[3]
.sym 104477 spiflash_bus_adr[7]
.sym 104478 spiflash_bus_adr[2]
.sym 104479 spiflash_bus_adr[5]
.sym 104483 spiflash_bus_adr[8]
.sym 104484 $abc$46512$n3372
.sym 104486 spiflash_bus_dat_w[14]
.sym 104491 csrbank2_load1_w[6]
.sym 104505 spiflash_bus_adr[0]
.sym 104506 spiflash_bus_adr[1]
.sym 104508 spiflash_bus_adr[2]
.sym 104509 spiflash_bus_adr[3]
.sym 104510 spiflash_bus_adr[4]
.sym 104511 spiflash_bus_adr[5]
.sym 104512 spiflash_bus_adr[6]
.sym 104513 spiflash_bus_adr[7]
.sym 104514 spiflash_bus_adr[8]
.sym 104516 sys_clk_$glb_clk
.sym 104517 $abc$46512$n3372
.sym 104518 $PACKER_VCC_NET_$glb_clk
.sym 104519 spiflash_bus_dat_w[13]
.sym 104521 spiflash_bus_dat_w[14]
.sym 104523 spiflash_bus_dat_w[15]
.sym 104525 spiflash_bus_dat_w[12]
.sym 104537 $PACKER_VCC_NET_$glb_clk
.sym 104548 $PACKER_VCC_NET_$glb_clk
.sym 104559 spiflash_bus_adr[3]
.sym 104563 $PACKER_VCC_NET_$glb_clk
.sym 104566 spiflash_bus_adr[8]
.sym 104567 spiflash_bus_adr[2]
.sym 104568 spiflash_bus_adr[7]
.sym 104570 $abc$46512$n6074
.sym 104571 spiflash_bus_adr[0]
.sym 104572 spiflash_bus_adr[5]
.sym 104578 spiflash_bus_adr[4]
.sym 104581 spiflash_bus_dat_w[10]
.sym 104584 spiflash_bus_dat_w[9]
.sym 104585 spiflash_bus_adr[6]
.sym 104586 spiflash_bus_dat_w[8]
.sym 104588 spiflash_bus_dat_w[11]
.sym 104590 spiflash_bus_adr[1]
.sym 104603 spiflash_bus_adr[0]
.sym 104604 spiflash_bus_adr[1]
.sym 104606 spiflash_bus_adr[2]
.sym 104607 spiflash_bus_adr[3]
.sym 104608 spiflash_bus_adr[4]
.sym 104609 spiflash_bus_adr[5]
.sym 104610 spiflash_bus_adr[6]
.sym 104611 spiflash_bus_adr[7]
.sym 104612 spiflash_bus_adr[8]
.sym 104614 sys_clk_$glb_clk
.sym 104615 $abc$46512$n6074
.sym 104616 spiflash_bus_dat_w[8]
.sym 104618 spiflash_bus_dat_w[9]
.sym 104620 spiflash_bus_dat_w[10]
.sym 104622 spiflash_bus_dat_w[11]
.sym 104624 $PACKER_VCC_NET_$glb_clk
.sym 104731 $abc$46512$n6525_1
.sym 104732 $abc$46512$n6526
.sym 104734 $abc$46512$n6518
.sym 104735 spiflash_bus_dat_w[31]
.sym 104737 $abc$46512$n6555
.sym 104740 spiflash_bus_dat_w[28]
.sym 104743 $abc$46512$n1646
.sym 104744 $abc$46512$n6543
.sym 104745 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 104769 basesoc_sram_we[3]
.sym 104770 $abc$46512$n3364
.sym 104814 $abc$46512$n3364
.sym 104815 basesoc_sram_we[3]
.sym 104869 basesoc_sram_we[3]
.sym 104878 $abc$46512$n5234
.sym 104892 $abc$46512$n6542
.sym 104903 $abc$46512$n5219
.sym 104914 lm32_cpu.load_store_unit.d_dat_o[28]
.sym 104915 $abc$46512$n6519
.sym 104926 $abc$46512$n5375
.sym 104927 $abc$46512$n5381
.sym 104931 $abc$46512$n5377
.sym 104933 $abc$46512$n5374
.sym 104934 $abc$46512$n5234
.sym 104935 $abc$46512$n5219
.sym 104937 $abc$46512$n5228
.sym 104941 $abc$46512$n5225
.sym 104943 $abc$46512$n5389
.sym 104944 $abc$46512$n5215
.sym 104945 lm32_cpu.load_store_unit.d_dat_o[28]
.sym 104946 $abc$46512$n5237
.sym 104947 $abc$46512$n1648
.sym 104949 $abc$46512$n5383
.sym 104953 $abc$46512$n5387
.sym 104955 $abc$46512$n5411
.sym 104959 $abc$46512$n5375
.sym 104960 $abc$46512$n5389
.sym 104961 $abc$46512$n5237
.sym 104962 $abc$46512$n1648
.sym 104965 $abc$46512$n1648
.sym 104966 $abc$46512$n5375
.sym 104967 $abc$46512$n5383
.sym 104968 $abc$46512$n5228
.sym 104971 $abc$46512$n5411
.sym 104977 lm32_cpu.load_store_unit.d_dat_o[28]
.sym 104983 $abc$46512$n5219
.sym 104984 $abc$46512$n1648
.sym 104985 $abc$46512$n5375
.sym 104986 $abc$46512$n5377
.sym 104989 $abc$46512$n1648
.sym 104990 $abc$46512$n5375
.sym 104991 $abc$46512$n5374
.sym 104992 $abc$46512$n5215
.sym 104995 $abc$46512$n5375
.sym 104996 $abc$46512$n5234
.sym 104997 $abc$46512$n5387
.sym 104998 $abc$46512$n1648
.sym 105001 $abc$46512$n1648
.sym 105002 $abc$46512$n5375
.sym 105003 $abc$46512$n5381
.sym 105004 $abc$46512$n5225
.sym 105006 sys_clk_$glb_clk
.sym 105007 $abc$46512$n135_$glb_sr
.sym 105009 $abc$46512$n6574
.sym 105020 $abc$46512$n5375
.sym 105032 $abc$46512$n6527
.sym 105033 $abc$46512$n6559
.sym 105034 $abc$46512$n3670_1
.sym 105038 spiflash_clk
.sym 105039 spiflash_bus_adr[4]
.sym 105040 $abc$46512$n5222
.sym 105041 $abc$46512$n6566
.sym 105043 $abc$46512$n6565
.sym 105049 $abc$46512$n5231
.sym 105050 $abc$46512$n5415
.sym 105051 $abc$46512$n5411
.sym 105053 $abc$46512$n5225
.sym 105056 $abc$46512$n5409
.sym 105058 $abc$46512$n5237
.sym 105060 $abc$46512$n5228
.sym 105062 $abc$46512$n448
.sym 105064 $abc$46512$n5215
.sym 105066 $abc$46512$n1646
.sym 105067 $abc$46512$n5222
.sym 105069 $abc$46512$n5219
.sym 105072 $abc$46512$n5401
.sym 105074 $abc$46512$n5407
.sym 105075 $abc$46512$n5400
.sym 105076 $abc$46512$n5405
.sym 105078 $abc$46512$n5403
.sym 105079 basesoc_sram_we[3]
.sym 105080 $abc$46512$n5401
.sym 105082 $abc$46512$n5401
.sym 105083 $abc$46512$n1646
.sym 105084 $abc$46512$n5228
.sym 105085 $abc$46512$n5409
.sym 105088 $abc$46512$n5415
.sym 105089 $abc$46512$n5401
.sym 105090 $abc$46512$n1646
.sym 105091 $abc$46512$n5237
.sym 105094 $abc$46512$n5401
.sym 105095 $abc$46512$n1646
.sym 105096 $abc$46512$n5215
.sym 105097 $abc$46512$n5400
.sym 105100 $abc$46512$n1646
.sym 105101 $abc$46512$n5219
.sym 105102 $abc$46512$n5401
.sym 105103 $abc$46512$n5403
.sym 105106 $abc$46512$n5225
.sym 105107 $abc$46512$n5401
.sym 105108 $abc$46512$n5407
.sym 105109 $abc$46512$n1646
.sym 105112 $abc$46512$n1646
.sym 105113 $abc$46512$n5231
.sym 105114 $abc$46512$n5401
.sym 105115 $abc$46512$n5411
.sym 105118 $abc$46512$n5405
.sym 105119 $abc$46512$n5401
.sym 105120 $abc$46512$n5222
.sym 105121 $abc$46512$n1646
.sym 105124 basesoc_sram_we[3]
.sym 105129 sys_clk_$glb_clk
.sym 105130 $abc$46512$n448
.sym 105133 $abc$46512$n5222
.sym 105136 $abc$46512$n3846
.sym 105138 $abc$46512$n4905_1
.sym 105140 sys_rst
.sym 105141 sys_rst
.sym 105142 lm32_cpu.instruction_unit.icache_refill_address[10]
.sym 105146 sys_rst
.sym 105150 $abc$46512$n448
.sym 105153 $abc$46512$n6541_1
.sym 105157 $abc$46512$n4513_1
.sym 105158 $abc$46512$n3846
.sym 105160 $abc$46512$n5234
.sym 105161 $abc$46512$n6534
.sym 105162 $abc$46512$n5213
.sym 105163 $abc$46512$n3764_1
.sym 105165 $abc$46512$n2534
.sym 105172 $abc$46512$n5214
.sym 105173 $abc$46512$n6573
.sym 105174 $abc$46512$n5215
.sym 105175 $abc$46512$n6517_1
.sym 105176 $abc$46512$n5237
.sym 105178 $abc$46512$n5228
.sym 105179 $abc$46512$n5401
.sym 105180 $abc$46512$n6551
.sym 105181 $abc$46512$n6574
.sym 105182 $abc$46512$n6550
.sym 105183 basesoc_sram_we[3]
.sym 105184 $abc$46512$n5234
.sym 105185 $abc$46512$n6549_1
.sym 105186 $abc$46512$n6316_1
.sym 105187 $abc$46512$n5216
.sym 105189 $abc$46512$n5236
.sym 105190 $abc$46512$n6519
.sym 105191 $abc$46512$n5216
.sym 105192 $abc$46512$n6516_1
.sym 105194 $abc$46512$n1646
.sym 105195 $abc$46512$n5227
.sym 105196 $abc$46512$n6575
.sym 105197 $abc$46512$n6572
.sym 105199 $abc$46512$n5413
.sym 105202 $abc$46512$n6518
.sym 105203 $abc$46512$n6548_1
.sym 105205 $abc$46512$n6549_1
.sym 105206 $abc$46512$n6550
.sym 105207 $abc$46512$n6548_1
.sym 105208 $abc$46512$n6551
.sym 105211 $abc$46512$n6316_1
.sym 105212 $abc$46512$n5237
.sym 105213 $abc$46512$n5236
.sym 105214 $abc$46512$n5216
.sym 105217 $abc$46512$n6519
.sym 105218 $abc$46512$n6518
.sym 105219 $abc$46512$n6516_1
.sym 105220 $abc$46512$n6517_1
.sym 105223 $abc$46512$n5401
.sym 105224 $abc$46512$n1646
.sym 105225 $abc$46512$n5234
.sym 105226 $abc$46512$n5413
.sym 105229 $abc$46512$n5215
.sym 105230 $abc$46512$n6316_1
.sym 105231 $abc$46512$n5214
.sym 105232 $abc$46512$n5216
.sym 105238 basesoc_sram_we[3]
.sym 105241 $abc$46512$n6574
.sym 105242 $abc$46512$n6573
.sym 105243 $abc$46512$n6572
.sym 105244 $abc$46512$n6575
.sym 105247 $abc$46512$n5227
.sym 105248 $abc$46512$n5216
.sym 105249 $abc$46512$n6316_1
.sym 105250 $abc$46512$n5228
.sym 105252 sys_clk_$glb_clk
.sym 105253 $abc$46512$n3108_$glb_sr
.sym 105254 spiflash_bus_dat_w[25]
.sym 105255 spiflash_bus_dat_w[26]
.sym 105256 $abc$46512$n3764_1
.sym 105257 lm32_cpu.load_store_unit.d_dat_o[25]
.sym 105258 $abc$46512$n3767_1
.sym 105259 $abc$46512$n4510
.sym 105260 lm32_cpu.load_store_unit.d_dat_o[26]
.sym 105261 $abc$46512$n3766_1
.sym 105264 grant
.sym 105265 lm32_cpu.instruction_unit.icache_refill_address[21]
.sym 105266 $abc$46512$n5214
.sym 105269 sram_bus_dat_w[2]
.sym 105271 $abc$46512$n6517_1
.sym 105274 spiflash_miso
.sym 105276 $abc$46512$n6551
.sym 105278 $abc$46512$n5222
.sym 105279 $abc$46512$n3767_1
.sym 105280 $abc$46512$n2532
.sym 105281 $abc$46512$n4510
.sym 105282 $abc$46512$n6542
.sym 105283 $abc$46512$n6035
.sym 105284 $abc$46512$n3846
.sym 105285 $abc$46512$n5878
.sym 105286 $abc$46512$n6535
.sym 105288 $abc$46512$n4905_1
.sym 105289 lm32_cpu.mc_arithmetic.state[0]
.sym 105295 $abc$46512$n6556_1
.sym 105297 $abc$46512$n6557
.sym 105299 $abc$46512$n3370
.sym 105300 basesoc_sram_we[3]
.sym 105301 $abc$46512$n5225
.sym 105303 $abc$46512$n6559
.sym 105304 $abc$46512$n6527
.sym 105305 $abc$46512$n5222
.sym 105306 $abc$46512$n6316_1
.sym 105307 $abc$46512$n6558
.sym 105309 $abc$46512$n6524_1
.sym 105311 $abc$46512$n6566
.sym 105312 $abc$46512$n5224
.sym 105313 $abc$46512$n6525_1
.sym 105314 $abc$46512$n6526
.sym 105315 $abc$46512$n443
.sym 105316 $abc$46512$n5218
.sym 105317 $abc$46512$n6565
.sym 105318 $abc$46512$n5216
.sym 105319 $abc$46512$n6564
.sym 105320 $abc$46512$n5219
.sym 105322 $abc$46512$n5221
.sym 105323 $abc$46512$n6567
.sym 105328 $abc$46512$n6566
.sym 105329 $abc$46512$n6567
.sym 105330 $abc$46512$n6565
.sym 105331 $abc$46512$n6564
.sym 105336 basesoc_sram_we[3]
.sym 105337 $abc$46512$n3370
.sym 105340 $abc$46512$n6527
.sym 105341 $abc$46512$n6526
.sym 105342 $abc$46512$n6525_1
.sym 105343 $abc$46512$n6524_1
.sym 105346 $abc$46512$n5216
.sym 105347 $abc$46512$n5221
.sym 105348 $abc$46512$n5222
.sym 105349 $abc$46512$n6316_1
.sym 105352 $abc$46512$n6556_1
.sym 105353 $abc$46512$n6558
.sym 105354 $abc$46512$n6557
.sym 105355 $abc$46512$n6559
.sym 105358 $abc$46512$n5216
.sym 105359 $abc$46512$n6316_1
.sym 105360 $abc$46512$n5224
.sym 105361 $abc$46512$n5225
.sym 105364 $abc$46512$n5219
.sym 105365 $abc$46512$n5216
.sym 105366 $abc$46512$n6316_1
.sym 105367 $abc$46512$n5218
.sym 105370 basesoc_sram_we[3]
.sym 105375 sys_clk_$glb_clk
.sym 105376 $abc$46512$n443
.sym 105377 $abc$46512$n4931
.sym 105378 $abc$46512$n5219
.sym 105379 $abc$46512$n5234
.sym 105380 $abc$46512$n3670_1
.sym 105381 lm32_cpu.mc_arithmetic.p[31]
.sym 105382 $abc$46512$n4939
.sym 105383 $abc$46512$n2530
.sym 105384 $abc$46512$n4936
.sym 105385 sram_bus_dat_w[6]
.sym 105387 sram_bus_dat_w[1]
.sym 105390 lm32_cpu.load_store_unit.d_dat_o[30]
.sym 105392 $abc$46512$n6316_1
.sym 105394 $abc$46512$n3766_1
.sym 105395 $abc$46512$n3370
.sym 105396 spiflash_bus_dat_w[25]
.sym 105398 spiflash_bus_dat_w[26]
.sym 105400 grant
.sym 105401 $abc$46512$n3764_1
.sym 105402 storage[7][5]
.sym 105405 lm32_cpu.mc_arithmetic.operand_1_d[2]
.sym 105407 $abc$46512$n6519
.sym 105408 $abc$46512$n3893
.sym 105409 sram_bus_dat_w[5]
.sym 105410 lm32_cpu.load_store_unit.d_dat_o[28]
.sym 105411 $abc$46512$n4513_1
.sym 105412 $abc$46512$n5219
.sym 105418 $abc$46512$n5237
.sym 105419 $abc$46512$n6533_1
.sym 105420 $abc$46512$n2532
.sym 105421 lm32_cpu.mc_arithmetic.b[0]
.sym 105423 $abc$46512$n6540_1
.sym 105424 $abc$46512$n4512
.sym 105426 $abc$46512$n5682
.sym 105427 $abc$46512$n3764_1
.sym 105428 $abc$46512$n3846
.sym 105429 $abc$46512$n6532_1
.sym 105431 $abc$46512$n6541_1
.sym 105432 $abc$46512$n4514
.sym 105433 $abc$46512$n6534
.sym 105434 lm32_cpu.mc_arithmetic.a[31]
.sym 105435 $abc$46512$n5892
.sym 105437 lm32_cpu.mc_arithmetic.p[31]
.sym 105438 lm32_cpu.mc_arithmetic.p[31]
.sym 105440 lm32_cpu.mc_arithmetic.state[2]
.sym 105441 $auto$alumacc.cc:474:replace_alu$4540.C[31]
.sym 105442 $abc$46512$n6542
.sym 105443 $abc$46512$n4513_1
.sym 105444 $abc$46512$n1645
.sym 105445 $abc$46512$n5878
.sym 105446 $abc$46512$n6535
.sym 105447 $abc$46512$n6543
.sym 105448 $abc$46512$n5215
.sym 105449 $abc$46512$n5877
.sym 105451 lm32_cpu.mc_arithmetic.a[31]
.sym 105452 lm32_cpu.mc_arithmetic.p[31]
.sym 105454 $auto$alumacc.cc:474:replace_alu$4540.C[31]
.sym 105458 lm32_cpu.mc_arithmetic.state[2]
.sym 105460 $abc$46512$n3764_1
.sym 105463 $abc$46512$n6541_1
.sym 105464 $abc$46512$n6542
.sym 105465 $abc$46512$n6543
.sym 105466 $abc$46512$n6540_1
.sym 105469 $abc$46512$n3846
.sym 105470 lm32_cpu.mc_arithmetic.p[31]
.sym 105471 $abc$46512$n4514
.sym 105472 $abc$46512$n4512
.sym 105475 $abc$46512$n5878
.sym 105476 $abc$46512$n1645
.sym 105477 $abc$46512$n5237
.sym 105478 $abc$46512$n5892
.sym 105481 $abc$46512$n6535
.sym 105482 $abc$46512$n6534
.sym 105483 $abc$46512$n6533_1
.sym 105484 $abc$46512$n6532_1
.sym 105487 $abc$46512$n4513_1
.sym 105488 lm32_cpu.mc_arithmetic.b[0]
.sym 105489 lm32_cpu.mc_arithmetic.p[31]
.sym 105490 $abc$46512$n5682
.sym 105493 $abc$46512$n5215
.sym 105494 $abc$46512$n5878
.sym 105495 $abc$46512$n1645
.sym 105496 $abc$46512$n5877
.sym 105497 $abc$46512$n2532
.sym 105498 sys_clk_$glb_clk
.sym 105499 lm32_cpu.rst_i_$glb_sr
.sym 105500 lm32_cpu.mc_arithmetic.cycles[1]
.sym 105501 lm32_cpu.mc_arithmetic.cycles[3]
.sym 105502 lm32_cpu.mc_arithmetic.cycles[4]
.sym 105503 lm32_cpu.mc_arithmetic.cycles[2]
.sym 105504 lm32_cpu.mc_arithmetic.cycles[0]
.sym 105505 lm32_cpu.mc_arithmetic.state[0]
.sym 105506 $abc$46512$n4928
.sym 105507 $abc$46512$n4947_1
.sym 105514 $abc$46512$n6531
.sym 105515 $abc$46512$n3670_1
.sym 105516 $abc$46512$n4513_1
.sym 105517 lm32_cpu.mc_arithmetic.b[0]
.sym 105519 spiflash_bus_dat_w[28]
.sym 105520 $abc$46512$n4514
.sym 105523 $abc$46512$n5234
.sym 105524 $abc$46512$n6527
.sym 105525 $abc$46512$n5222
.sym 105526 $abc$46512$n3670_1
.sym 105528 lm32_cpu.mc_arithmetic.operand_1_d[3]
.sym 105529 $abc$46512$n3764_1
.sym 105530 $abc$46512$n4939
.sym 105532 $abc$46512$n6559
.sym 105533 lm32_cpu.mc_arithmetic.operand_1_d[4]
.sym 105534 $abc$46512$n3893
.sym 105535 spiflash_bus_adr[4]
.sym 105542 $abc$46512$n6035
.sym 105543 $abc$46512$n5234
.sym 105544 $abc$46512$n5890
.sym 105546 $abc$46512$n5888
.sym 105548 $abc$46512$n5225
.sym 105550 $abc$46512$n5222
.sym 105551 $abc$46512$n5228
.sym 105552 $abc$46512$n1645
.sym 105555 $abc$46512$n5878
.sym 105556 $abc$46512$n5231
.sym 105559 $abc$46512$n8633
.sym 105560 $abc$46512$n5882
.sym 105562 $abc$46512$n5880
.sym 105563 lm32_cpu.mc_arithmetic.state[2]
.sym 105566 $abc$46512$n5884
.sym 105568 $abc$46512$n5886
.sym 105569 sram_bus_dat_w[5]
.sym 105572 $abc$46512$n5219
.sym 105574 $abc$46512$n1645
.sym 105575 $abc$46512$n5888
.sym 105576 $abc$46512$n5231
.sym 105577 $abc$46512$n5878
.sym 105580 $abc$46512$n6035
.sym 105583 lm32_cpu.mc_arithmetic.state[2]
.sym 105586 $abc$46512$n1645
.sym 105587 $abc$46512$n5890
.sym 105588 $abc$46512$n5234
.sym 105589 $abc$46512$n5878
.sym 105592 $abc$46512$n5878
.sym 105593 $abc$46512$n1645
.sym 105594 $abc$46512$n5882
.sym 105595 $abc$46512$n5222
.sym 105598 $abc$46512$n5219
.sym 105599 $abc$46512$n5878
.sym 105600 $abc$46512$n1645
.sym 105601 $abc$46512$n5880
.sym 105604 $abc$46512$n5225
.sym 105605 $abc$46512$n5884
.sym 105606 $abc$46512$n5878
.sym 105607 $abc$46512$n1645
.sym 105613 sram_bus_dat_w[5]
.sym 105616 $abc$46512$n5228
.sym 105617 $abc$46512$n1645
.sym 105618 $abc$46512$n5878
.sym 105619 $abc$46512$n5886
.sym 105620 $abc$46512$n8633
.sym 105621 sys_clk_$glb_clk
.sym 105623 $abc$46512$n2534
.sym 105624 $abc$46512$n8282
.sym 105625 $abc$46512$n4945
.sym 105626 $abc$46512$n3893
.sym 105627 storage_1[14][2]
.sym 105628 spiflash_bus_dat_w[31]
.sym 105629 $abc$46512$n4949
.sym 105630 spiflash_bus_adr[4]
.sym 105637 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 105639 $abc$46512$n2532
.sym 105641 $abc$46512$n4629
.sym 105645 $abc$46512$n4929_1
.sym 105649 $abc$46512$n4955
.sym 105650 $abc$46512$n4966
.sym 105656 $abc$46512$n2534
.sym 105657 $abc$46512$n6552_1
.sym 105664 $abc$46512$n6552_1
.sym 105665 $abc$46512$n6523
.sym 105666 $abc$46512$n5215
.sym 105667 $abc$46512$n6520_1
.sym 105668 $abc$46512$n5237
.sym 105669 $abc$46512$n6547
.sym 105670 $abc$46512$n5228
.sym 105673 $abc$46512$n5355
.sym 105675 $abc$46512$n7993
.sym 105677 $abc$46512$n6515
.sym 105682 $abc$46512$n5219
.sym 105683 $abc$46512$n1649
.sym 105686 $abc$46512$n6528_1
.sym 105688 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 105689 $abc$46512$n5361
.sym 105691 $abc$46512$n5349
.sym 105692 slave_sel_r[0]
.sym 105694 $abc$46512$n5347
.sym 105695 $abc$46512$n5346
.sym 105698 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 105703 $abc$46512$n5347
.sym 105704 $abc$46512$n5355
.sym 105705 $abc$46512$n1649
.sym 105706 $abc$46512$n5228
.sym 105710 $abc$46512$n6523
.sym 105711 $abc$46512$n6528_1
.sym 105712 slave_sel_r[0]
.sym 105715 $abc$46512$n1649
.sym 105716 $abc$46512$n5215
.sym 105717 $abc$46512$n5347
.sym 105718 $abc$46512$n5346
.sym 105721 $abc$46512$n6515
.sym 105722 slave_sel_r[0]
.sym 105724 $abc$46512$n6520_1
.sym 105727 $abc$46512$n6547
.sym 105728 $abc$46512$n6552_1
.sym 105729 slave_sel_r[0]
.sym 105733 $abc$46512$n5219
.sym 105734 $abc$46512$n5347
.sym 105735 $abc$46512$n5349
.sym 105736 $abc$46512$n1649
.sym 105739 $abc$46512$n5347
.sym 105740 $abc$46512$n5237
.sym 105741 $abc$46512$n1649
.sym 105742 $abc$46512$n5361
.sym 105743 $abc$46512$n7993
.sym 105744 sys_clk_$glb_clk
.sym 105746 $abc$46512$n4969
.sym 105747 $abc$46512$n4961
.sym 105748 $abc$46512$n7068_1
.sym 105749 lm32_cpu.valid_d
.sym 105750 $abc$46512$n7056_1
.sym 105751 lm32_cpu.instruction_unit.icache_refill_address[12]
.sym 105752 $abc$46512$n4953_1
.sym 105753 $abc$46512$n4955
.sym 105755 spiflash_bus_dat_w[31]
.sym 105758 lm32_cpu.load_store_unit.d_dat_o[31]
.sym 105759 lm32_cpu.instruction_unit.icache_refill_address[16]
.sym 105761 $abc$46512$n3893
.sym 105764 $abc$46512$n5237
.sym 105765 $abc$46512$n2534
.sym 105766 $abc$46512$n5215
.sym 105771 $abc$46512$n6522
.sym 105772 $abc$46512$n2592
.sym 105773 grant
.sym 105775 $abc$46512$n4953_1
.sym 105776 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 105777 $abc$46512$n8013
.sym 105780 lm32_cpu.instruction_unit.icache_refill_address[17]
.sym 105781 $abc$46512$n6035
.sym 105788 sram_bus_dat_w[0]
.sym 105790 $abc$46512$n5359
.sym 105792 $abc$46512$n5357
.sym 105793 $abc$46512$n4629
.sym 105794 $abc$46512$n5231
.sym 105795 $abc$46512$n6563
.sym 105796 grant
.sym 105798 $abc$46512$n3893
.sym 105799 $abc$46512$n5234
.sym 105802 slave_sel_r[0]
.sym 105804 sram_bus_dat_w[1]
.sym 105806 $abc$46512$n6035
.sym 105807 $abc$46512$n5347
.sym 105809 $abc$46512$n1649
.sym 105811 $abc$46512$n6555
.sym 105813 $abc$46512$n6568
.sym 105814 $abc$46512$n8646
.sym 105817 lm32_cpu.load_store_unit.d_dat_o[29]
.sym 105818 $abc$46512$n6560
.sym 105820 grant
.sym 105823 lm32_cpu.load_store_unit.d_dat_o[29]
.sym 105826 sram_bus_dat_w[0]
.sym 105832 $abc$46512$n5347
.sym 105833 $abc$46512$n5359
.sym 105834 $abc$46512$n1649
.sym 105835 $abc$46512$n5234
.sym 105838 sram_bus_dat_w[1]
.sym 105844 $abc$46512$n3893
.sym 105846 $abc$46512$n4629
.sym 105847 $abc$46512$n6035
.sym 105850 $abc$46512$n6568
.sym 105851 slave_sel_r[0]
.sym 105852 $abc$46512$n6563
.sym 105856 slave_sel_r[0]
.sym 105857 $abc$46512$n6555
.sym 105858 $abc$46512$n6560
.sym 105862 $abc$46512$n5357
.sym 105863 $abc$46512$n5347
.sym 105864 $abc$46512$n5231
.sym 105865 $abc$46512$n1649
.sym 105866 $abc$46512$n8646
.sym 105867 sys_clk_$glb_clk
.sym 105869 lm32_cpu.instruction_unit.i_adr_o[23]
.sym 105870 lm32_cpu.instruction_unit.i_adr_o[8]
.sym 105871 lm32_cpu.instruction_unit.i_adr_o[13]
.sym 105872 lm32_cpu.instruction_unit.i_adr_o[19]
.sym 105873 spiflash_bus_adr[4]
.sym 105874 lm32_cpu.instruction_unit.i_adr_o[6]
.sym 105875 lm32_cpu.instruction_unit.i_adr_o[4]
.sym 105876 $abc$46512$n2592
.sym 105878 sram_bus_dat_w[0]
.sym 105879 $abc$46512$n6530
.sym 105880 $abc$46512$n5452
.sym 105883 $abc$46512$n8633
.sym 105884 $abc$46512$n3370
.sym 105885 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 105886 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 105887 lm32_cpu.instruction_unit.icache.tmem_write_data[0]
.sym 105890 lm32_cpu.instruction_unit.branch_predict_address_d[11]
.sym 105891 $abc$46512$n2547
.sym 105893 lm32_cpu.load_store_unit.d_dat_o[28]
.sym 105894 lm32_cpu.pc_f[20]
.sym 105896 storage_1[14][2]
.sym 105897 $abc$46512$n4153
.sym 105898 lm32_cpu.instruction_unit.icache_refill_address[19]
.sym 105899 $abc$46512$n5177_1
.sym 105900 $abc$46512$n6562
.sym 105902 $abc$46512$n3722_1
.sym 105912 $abc$46512$n6531
.sym 105914 lm32_cpu.instruction_unit.icache_refill_address[12]
.sym 105919 lm32_cpu.load_store_unit.d_dat_o[28]
.sym 105920 slave_sel_r[0]
.sym 105922 lm32_cpu.instruction_unit.icache_refill_address[23]
.sym 105924 lm32_cpu.instruction_unit.icache_refill_address[20]
.sym 105927 $abc$46512$n6536_1
.sym 105930 lm32_cpu.instruction_unit.icache_refill_address[21]
.sym 105931 grant
.sym 105934 lm32_cpu.instruction_unit.icache.refill_offset[0]
.sym 105936 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 105939 $abc$46512$n4954
.sym 105940 lm32_cpu.instruction_unit.icache_refill_address[17]
.sym 105943 lm32_cpu.load_store_unit.d_dat_o[28]
.sym 105944 grant
.sym 105949 lm32_cpu.instruction_unit.icache_refill_address[23]
.sym 105958 lm32_cpu.instruction_unit.icache_refill_address[17]
.sym 105961 slave_sel_r[0]
.sym 105962 $abc$46512$n6531
.sym 105963 $abc$46512$n6536_1
.sym 105970 lm32_cpu.instruction_unit.icache_refill_address[20]
.sym 105974 lm32_cpu.instruction_unit.icache_refill_address[21]
.sym 105979 lm32_cpu.instruction_unit.icache_refill_address[12]
.sym 105985 lm32_cpu.instruction_unit.icache.refill_offset[0]
.sym 105987 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 105988 $abc$46512$n4954
.sym 105990 sys_clk_$glb_clk
.sym 105992 $abc$46512$n3720_1
.sym 105993 lm32_cpu.load_store_unit.d_adr_o[6]
.sym 105994 $abc$46512$n3703_1
.sym 105995 $abc$46512$n7144_1
.sym 105996 $abc$46512$n3687_1
.sym 105997 $abc$46512$n4962_1
.sym 105998 $abc$46512$n6790_1
.sym 105999 lm32_cpu.load_store_unit.d_adr_o[17]
.sym 106005 spiflash_bus_adr[4]
.sym 106006 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable
.sym 106007 $abc$46512$n6204_1
.sym 106008 lm32_cpu.instruction_unit.icache_refill_address[5]
.sym 106009 $abc$46512$n2592
.sym 106010 lm32_cpu.instruction_unit.icache_refill_address[12]
.sym 106012 $abc$46512$n2528
.sym 106013 lm32_cpu.instruction_unit.icache.tmem_write_address[1]
.sym 106014 lm32_cpu.instruction_unit.icache_refill_address[6]
.sym 106016 lm32_cpu.instruction_unit.i_adr_o[13]
.sym 106017 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 106018 $abc$46512$n5430
.sym 106020 spiflash_bus_adr[4]
.sym 106021 $abc$46512$n4954
.sym 106022 lm32_cpu.instruction_unit.icache_refill_address[14]
.sym 106024 $abc$46512$n6321
.sym 106025 $abc$46512$n4954
.sym 106026 $abc$46512$n3670_1
.sym 106027 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.ra[3]
.sym 106035 $abc$46512$n6075
.sym 106037 $abc$46512$n7836
.sym 106038 $abc$46512$n6076
.sym 106039 $abc$46512$n7009
.sym 106040 lm32_cpu.pc_f[17]
.sym 106041 lm32_cpu.pc_f[12]
.sym 106042 $abc$46512$n7057
.sym 106043 $abc$46512$n5875
.sym 106044 $abc$46512$n7837
.sym 106045 $abc$46512$n3723_1
.sym 106046 lm32_cpu.pc_f[21]
.sym 106047 $abc$46512$n7056
.sym 106048 $abc$46512$n3682_1
.sym 106049 lm32_cpu.instruction_unit.icache_refill_address[10]
.sym 106050 lm32_cpu.pc_f[19]
.sym 106051 lm32_cpu.pc_f[10]
.sym 106054 $abc$46512$n7528
.sym 106055 $abc$46512$n7529
.sym 106058 lm32_cpu.instruction_unit.icache_refill_address[19]
.sym 106060 $abc$46512$n7008
.sym 106062 $abc$46512$n3722_1
.sym 106066 $abc$46512$n3682_1
.sym 106067 lm32_cpu.pc_f[17]
.sym 106068 $abc$46512$n3722_1
.sym 106069 $abc$46512$n3723_1
.sym 106072 $abc$46512$n5875
.sym 106073 $abc$46512$n6075
.sym 106074 $abc$46512$n6076
.sym 106075 lm32_cpu.pc_f[21]
.sym 106078 lm32_cpu.pc_f[10]
.sym 106079 $abc$46512$n7528
.sym 106080 $abc$46512$n7529
.sym 106081 $abc$46512$n5875
.sym 106085 lm32_cpu.instruction_unit.icache_refill_address[19]
.sym 106090 $abc$46512$n7009
.sym 106091 lm32_cpu.pc_f[12]
.sym 106092 $abc$46512$n7008
.sym 106093 $abc$46512$n5875
.sym 106096 lm32_cpu.pc_f[19]
.sym 106097 $abc$46512$n7836
.sym 106098 $abc$46512$n5875
.sym 106099 $abc$46512$n7837
.sym 106102 lm32_cpu.instruction_unit.icache_refill_address[10]
.sym 106108 $abc$46512$n7056
.sym 106109 $abc$46512$n7057
.sym 106110 $abc$46512$n5875
.sym 106113 sys_clk_$glb_clk
.sym 106115 storage_1[1][5]
.sym 106116 $abc$46512$n2875
.sym 106117 $abc$46512$n2458
.sym 106118 $abc$46512$n5198_1
.sym 106119 $abc$46512$n5211_1
.sym 106120 storage_1[1][1]
.sym 106121 $abc$46512$n7150_1
.sym 106122 $abc$46512$n7149_1
.sym 106124 lm32_cpu.load_store_unit.store_data_x[11]
.sym 106125 $abc$46512$n1646
.sym 106126 lm32_cpu.instruction_unit.icache_refill_address[10]
.sym 106127 $abc$46512$n3721_1
.sym 106129 $abc$46512$n3715_1
.sym 106130 lm32_cpu.instruction_unit.icache.tmem_write_address[4]
.sym 106131 $abc$46512$n3713_1
.sym 106132 $abc$46512$n8646
.sym 106133 lm32_cpu.operand_m[6]
.sym 106136 lm32_cpu.pc_f[17]
.sym 106137 $abc$46512$n6789_1
.sym 106139 $abc$46512$n5875
.sym 106141 lm32_cpu.instruction_unit.icache_refill_address[24]
.sym 106142 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 106143 lm32_cpu.instruction_unit.branch_predict_address_d[21]
.sym 106144 $abc$46512$n7150_1
.sym 106145 lm32_cpu.instruction_unit.icache_refill_address[12]
.sym 106146 lm32_cpu.instruction_unit.icache_refill_address[25]
.sym 106147 lm32_cpu.load_store_unit.d_dat_o[9]
.sym 106148 $abc$46512$n6959
.sym 106149 lm32_cpu.load_store_unit.d_adr_o[17]
.sym 106150 lm32_cpu.instruction_unit.icache_refill_address[14]
.sym 106156 $abc$46512$n4964
.sym 106158 $abc$46512$n2453
.sym 106159 lm32_cpu.instruction_unit.icache.flush_set[6]
.sym 106160 lm32_cpu.instruction_unit.icache.tmem_write_address[4]
.sym 106161 $abc$46512$n6327
.sym 106163 $abc$46512$n5432
.sym 106167 $abc$46512$n3608
.sym 106168 lm32_cpu.valid_f
.sym 106169 storage_1[5][1]
.sym 106170 $abc$46512$n5450
.sym 106171 lm32_cpu.instruction_unit.icache_refill_ready
.sym 106172 $abc$46512$n7857
.sym 106175 $abc$46512$n5452
.sym 106176 $abc$46512$n3609
.sym 106177 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 106178 $abc$46512$n5430
.sym 106181 $abc$46512$n4954
.sym 106182 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 106185 storage_1[1][1]
.sym 106186 lm32_cpu.instruction_unit.icache_refill_address[8]
.sym 106189 $abc$46512$n4954
.sym 106191 lm32_cpu.instruction_unit.icache_refill_ready
.sym 106196 $abc$46512$n7857
.sym 106201 $abc$46512$n3608
.sym 106202 lm32_cpu.valid_f
.sym 106203 $abc$46512$n4964
.sym 106207 $abc$46512$n6327
.sym 106208 lm32_cpu.instruction_unit.icache.tmem_write_address[4]
.sym 106213 $abc$46512$n5430
.sym 106215 $abc$46512$n3609
.sym 106216 $abc$46512$n5432
.sym 106219 $abc$46512$n5450
.sym 106220 $abc$46512$n3609
.sym 106221 $abc$46512$n5452
.sym 106225 $abc$46512$n4954
.sym 106226 lm32_cpu.instruction_unit.icache.flush_set[6]
.sym 106228 lm32_cpu.instruction_unit.icache_refill_address[8]
.sym 106231 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 106232 storage_1[1][1]
.sym 106233 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 106234 storage_1[5][1]
.sym 106235 $abc$46512$n2453
.sym 106236 sys_clk_$glb_clk
.sym 106237 lm32_cpu.rst_i_$glb_sr
.sym 106238 $abc$46512$n5204
.sym 106239 storage_1[5][4]
.sym 106240 $abc$46512$n7171
.sym 106241 storage_1[5][5]
.sym 106242 $abc$46512$n3681_1
.sym 106243 $abc$46512$n7022
.sym 106244 storage_1[5][2]
.sym 106245 $abc$46512$n7147_1
.sym 106246 lm32_cpu.pc_f[16]
.sym 106248 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 106250 $abc$46512$n6001
.sym 106251 $abc$46512$n7150_1
.sym 106252 $abc$46512$n2453
.sym 106253 sram_bus_dat_w[2]
.sym 106254 $abc$46512$n5875
.sym 106256 lm32_cpu.instruction_unit.icache.tmem_write_address[4]
.sym 106257 $abc$46512$n6323
.sym 106258 $abc$46512$n2453
.sym 106259 lm32_cpu.instruction_unit.icache_refill_ready
.sym 106260 $abc$46512$n7046
.sym 106261 $abc$46512$n8633
.sym 106262 lm32_cpu.pc_f[23]
.sym 106263 lm32_cpu.instruction_unit.pc_a[1]
.sym 106264 lm32_cpu.instruction_unit.icache_restart_request
.sym 106265 $abc$46512$n7022
.sym 106266 lm32_cpu.pc_f[10]
.sym 106267 lm32_cpu.instruction_unit.icache.tmem_write_address[2]
.sym 106268 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 106269 lm32_cpu.load_store_unit.d_dat_o[11]
.sym 106270 $abc$46512$n7150_1
.sym 106271 $abc$46512$n6522
.sym 106272 grant
.sym 106280 lm32_cpu.pc_x[22]
.sym 106283 lm32_cpu.instruction_unit.branch_target_m[22]
.sym 106286 lm32_cpu.instruction_unit.branch_predict_address_d[12]
.sym 106288 $abc$46512$n5451_1
.sym 106291 $abc$46512$n5874
.sym 106292 lm32_cpu.pc_f[10]
.sym 106297 $abc$46512$n5415_1
.sym 106298 lm32_cpu.pc_f[14]
.sym 106299 $abc$46512$n5875
.sym 106300 lm32_cpu.pc_f[27]
.sym 106301 $abc$46512$n4964
.sym 106303 lm32_cpu.instruction_unit.branch_predict_address_d[21]
.sym 106304 lm32_cpu.pc_f[25]
.sym 106305 $abc$46512$n5873
.sym 106306 $abc$46512$n2592
.sym 106309 $abc$46512$n5183_1
.sym 106312 lm32_cpu.instruction_unit.branch_target_m[22]
.sym 106313 lm32_cpu.pc_x[22]
.sym 106315 $abc$46512$n5183_1
.sym 106321 lm32_cpu.pc_f[25]
.sym 106326 lm32_cpu.pc_f[10]
.sym 106332 lm32_cpu.pc_f[14]
.sym 106336 $abc$46512$n5875
.sym 106337 $abc$46512$n5873
.sym 106339 $abc$46512$n5874
.sym 106342 lm32_cpu.pc_f[27]
.sym 106348 $abc$46512$n5451_1
.sym 106349 lm32_cpu.instruction_unit.branch_predict_address_d[21]
.sym 106350 $abc$46512$n4964
.sym 106355 $abc$46512$n5415_1
.sym 106356 lm32_cpu.instruction_unit.branch_predict_address_d[12]
.sym 106357 $abc$46512$n4964
.sym 106358 $abc$46512$n2592
.sym 106359 sys_clk_$glb_clk
.sym 106361 $abc$46512$n5234_1
.sym 106362 $abc$46512$n5683
.sym 106363 $abc$46512$n5415_1
.sym 106364 lm32_cpu.pc_f[24]
.sym 106365 lm32_cpu.pc_d[23]
.sym 106366 $abc$46512$n6325
.sym 106367 lm32_cpu.pc_f[7]
.sym 106368 lm32_cpu.pc_f[3]
.sym 106370 $abc$46512$n5451_1
.sym 106373 $PACKER_VCC_NET_$glb_clk
.sym 106374 storage_1[5][2]
.sym 106375 $abc$46512$n8012
.sym 106376 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 106377 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 106378 lm32_cpu.pc_f[11]
.sym 106379 $abc$46512$n5874
.sym 106380 $abc$46512$n5443_1
.sym 106381 lm32_cpu.pc_f[22]
.sym 106382 storage_1[5][4]
.sym 106385 $abc$46512$n3608
.sym 106386 $abc$46512$n6319
.sym 106387 $abc$46512$n4964
.sym 106388 $abc$46512$n6329
.sym 106389 shared_dat_r[12]
.sym 106390 lm32_cpu.branch_target_d[6]
.sym 106391 $abc$46512$n3607
.sym 106392 lm32_cpu.pc_f[17]
.sym 106393 $abc$46512$n6562
.sym 106394 shared_dat_r[24]
.sym 106395 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 106396 storage_1[14][2]
.sym 106403 lm32_cpu.pc_f[21]
.sym 106405 $abc$46512$n4964
.sym 106406 $abc$46512$n3609
.sym 106407 $abc$46512$n5189_1
.sym 106411 lm32_cpu.pc_f[8]
.sym 106413 $abc$46512$n2592
.sym 106421 lm32_cpu.pc_f[24]
.sym 106422 $abc$46512$n5190_1
.sym 106424 lm32_cpu.pc_f[7]
.sym 106425 lm32_cpu.pc_f[3]
.sym 106429 lm32_cpu.branch_target_d[7]
.sym 106430 $abc$46512$n5188_1
.sym 106432 lm32_cpu.pc_f[1]
.sym 106438 lm32_cpu.pc_f[3]
.sym 106443 lm32_cpu.pc_f[24]
.sym 106448 lm32_cpu.pc_f[21]
.sym 106454 lm32_cpu.pc_f[7]
.sym 106459 lm32_cpu.branch_target_d[7]
.sym 106460 $abc$46512$n5189_1
.sym 106462 $abc$46512$n4964
.sym 106465 $abc$46512$n5188_1
.sym 106466 $abc$46512$n3609
.sym 106468 $abc$46512$n5190_1
.sym 106472 lm32_cpu.pc_f[1]
.sym 106480 lm32_cpu.pc_f[8]
.sym 106481 $abc$46512$n2592
.sym 106482 sys_clk_$glb_clk
.sym 106484 lm32_cpu.instruction_unit.pc_a[1]
.sym 106485 $abc$46512$n5470
.sym 106486 $abc$46512$n5419
.sym 106487 lm32_cpu.pc_m[9]
.sym 106488 $abc$46512$n5483_1
.sym 106489 $abc$46512$n5162
.sym 106490 $abc$46512$n5194_1
.sym 106491 $abc$46512$n6350
.sym 106492 $abc$46512$n5464
.sym 106493 lm32_cpu.pc_f[21]
.sym 106494 $abc$46512$n6038
.sym 106496 lm32_cpu.instruction_unit.pc_a[3]
.sym 106497 lm32_cpu.instruction_unit.icache.tmem_write_address[5]
.sym 106499 lm32_cpu.pc_f[2]
.sym 106500 lm32_cpu.pc_f[18]
.sym 106501 $abc$46512$n5235
.sym 106502 $abc$46512$n6671
.sym 106503 $abc$46512$n5189_1
.sym 106504 lm32_cpu.instruction_unit.icache_refill_address[7]
.sym 106505 lm32_cpu.pc_d[4]
.sym 106507 $abc$46512$n5462
.sym 106508 lm32_cpu.pc_x[9]
.sym 106509 $abc$46512$n3609
.sym 106510 lm32_cpu.pc_f[24]
.sym 106511 lm32_cpu.instruction_unit.icache_refill_address[7]
.sym 106512 lm32_cpu.instruction_unit.pc_a[5]
.sym 106513 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 106514 $abc$46512$n6325
.sym 106515 $abc$46512$n6321
.sym 106516 lm32_cpu.pc_f[26]
.sym 106518 storage_1[15][2]
.sym 106519 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.ra[3]
.sym 106525 $abc$46512$n5472
.sym 106526 $abc$46512$n5181_1
.sym 106530 $abc$46512$n5436
.sym 106531 lm32_cpu.pc_f[10]
.sym 106532 $abc$46512$n3609
.sym 106534 $abc$46512$n5208_1
.sym 106535 $abc$46512$n5206
.sym 106536 $abc$46512$n2453
.sym 106538 lm32_cpu.instruction_unit.pc_a[7]
.sym 106539 $abc$46512$n5435_1
.sym 106540 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.ra[5]
.sym 106542 $abc$46512$n5470
.sym 106545 lm32_cpu.instruction_unit.branch_predict_address_d[17]
.sym 106547 $abc$46512$n4964
.sym 106549 $abc$46512$n5207
.sym 106550 lm32_cpu.branch_target_d[6]
.sym 106551 $abc$46512$n3607
.sym 106552 $abc$46512$n5434
.sym 106555 lm32_cpu.branch_target_d[5]
.sym 106559 $abc$46512$n5470
.sym 106560 $abc$46512$n5472
.sym 106561 $abc$46512$n3609
.sym 106564 $abc$46512$n5436
.sym 106565 $abc$46512$n5434
.sym 106566 $abc$46512$n3609
.sym 106571 $abc$46512$n5207
.sym 106572 $abc$46512$n4964
.sym 106573 lm32_cpu.branch_target_d[5]
.sym 106577 $abc$46512$n4964
.sym 106578 $abc$46512$n5435_1
.sym 106579 lm32_cpu.instruction_unit.branch_predict_address_d[17]
.sym 106582 $abc$46512$n4964
.sym 106583 $abc$46512$n5181_1
.sym 106584 lm32_cpu.branch_target_d[6]
.sym 106591 lm32_cpu.pc_f[10]
.sym 106594 $abc$46512$n5208_1
.sym 106595 $abc$46512$n3609
.sym 106597 $abc$46512$n5206
.sym 106600 $abc$46512$n3607
.sym 106601 lm32_cpu.instruction_unit.pc_a[7]
.sym 106603 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.ra[5]
.sym 106604 $abc$46512$n2453
.sym 106605 sys_clk_$glb_clk
.sym 106606 lm32_cpu.rst_i_$glb_sr
.sym 106607 $abc$46512$n6319
.sym 106608 $abc$46512$n6340
.sym 106609 lm32_cpu.instruction_unit.pc_a[2]
.sym 106610 lm32_cpu.instruction_unit.icache_refill_address[29]
.sym 106611 lm32_cpu.instruction_unit.icache_refill_address[16]
.sym 106612 $abc$46512$n5459_1
.sym 106613 lm32_cpu.instruction_unit.icache_refill_address[9]
.sym 106614 $abc$46512$n5840
.sym 106617 sys_rst
.sym 106618 lm32_cpu.pc_d[18]
.sym 106619 $abc$46512$n5472
.sym 106620 $abc$46512$n5181_1
.sym 106621 lm32_cpu.pc_m[12]
.sym 106622 lm32_cpu.instruction_unit.icache_refill_address[13]
.sym 106623 lm32_cpu.instruction_unit.branch_predict_address_d[26]
.sym 106624 lm32_cpu.pc_f[29]
.sym 106625 lm32_cpu.pc_f[11]
.sym 106626 $abc$46512$n6346
.sym 106628 $abc$46512$n3609
.sym 106629 lm32_cpu.data_bus_error_exception_m
.sym 106630 lm32_cpu.instruction_unit.restart_address[29]
.sym 106631 lm32_cpu.instruction_unit.branch_predict_address_d[17]
.sym 106632 lm32_cpu.instruction_unit.pc_a[8]
.sym 106633 $abc$46512$n5455_1
.sym 106634 $abc$46512$n5459_1
.sym 106635 lm32_cpu.instruction_unit.icache_refill_data[2]
.sym 106636 $abc$46512$n7150_1
.sym 106637 lm32_cpu.instruction_unit.icache_refill_data[11]
.sym 106638 lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra[7]
.sym 106639 lm32_cpu.load_store_unit.d_dat_o[9]
.sym 106640 spiflash_sr[26]
.sym 106641 $abc$46512$n6350
.sym 106642 lm32_cpu.instruction_unit.icache_refill_address[16]
.sym 106649 lm32_cpu.branch_target_d[2]
.sym 106650 $abc$46512$n5138
.sym 106652 $abc$46512$n5148
.sym 106654 lm32_cpu.instruction_unit.icache_refill_request
.sym 106656 lm32_cpu.instruction_unit.icache_refill_address[22]
.sym 106657 $abc$46512$n5202_1
.sym 106659 $abc$46512$n4964
.sym 106660 lm32_cpu.instruction_unit.icache_restart_request
.sym 106662 lm32_cpu.instruction_unit.icache_refill_address[17]
.sym 106666 $abc$46512$n2507
.sym 106668 lm32_cpu.instruction_unit.restart_address[22]
.sym 106669 $abc$46512$n3609
.sym 106670 lm32_cpu.instruction_unit.icache_refill_address[13]
.sym 106677 lm32_cpu.instruction_unit.icache_refill_address[5]
.sym 106679 lm32_cpu.instruction_unit.restart_address[17]
.sym 106683 lm32_cpu.instruction_unit.icache_refill_request
.sym 106684 $abc$46512$n3609
.sym 106688 $abc$46512$n4964
.sym 106689 lm32_cpu.branch_target_d[2]
.sym 106690 $abc$46512$n5202_1
.sym 106695 lm32_cpu.instruction_unit.icache_refill_address[13]
.sym 106700 lm32_cpu.instruction_unit.icache_refill_address[5]
.sym 106706 lm32_cpu.instruction_unit.icache_refill_address[22]
.sym 106711 lm32_cpu.instruction_unit.icache_restart_request
.sym 106712 lm32_cpu.instruction_unit.restart_address[22]
.sym 106714 $abc$46512$n5148
.sym 106717 $abc$46512$n5138
.sym 106718 lm32_cpu.instruction_unit.icache_restart_request
.sym 106719 lm32_cpu.instruction_unit.restart_address[17]
.sym 106725 lm32_cpu.instruction_unit.icache_refill_address[17]
.sym 106727 $abc$46512$n2507
.sym 106728 sys_clk_$glb_clk
.sym 106729 lm32_cpu.rst_i_$glb_sr
.sym 106730 $abc$46512$n5479_1
.sym 106731 lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra[2]
.sym 106732 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.ra[0]
.sym 106733 $abc$46512$n6321
.sym 106734 $abc$46512$n6315
.sym 106735 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.ra[3]
.sym 106736 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.ra[1]
.sym 106737 $abc$46512$n5475_1
.sym 106740 $abc$46512$n6407_1
.sym 106742 $abc$46512$n3608
.sym 106743 $abc$46512$n5202_1
.sym 106744 $abc$46512$n5138
.sym 106745 lm32_cpu.instruction_unit.restart_address[23]
.sym 106746 $abc$46512$n5201
.sym 106747 $abc$46512$n6304
.sym 106748 $abc$46512$n5148
.sym 106749 $abc$46512$n6352
.sym 106750 lm32_cpu.instruction_unit.icache_refill_address[17]
.sym 106751 $abc$46512$n7550
.sym 106752 $abc$46512$n3607
.sym 106753 lm32_cpu.instruction_unit.pc_a[2]
.sym 106755 $abc$46512$n6346
.sym 106756 lm32_cpu.instruction_unit.pc_a[1]
.sym 106757 lm32_cpu.load_store_unit.d_dat_o[11]
.sym 106759 $abc$46512$n6522
.sym 106760 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 106761 $abc$46512$n7555
.sym 106762 lm32_cpu.instruction_unit.pc_a[6]
.sym 106763 grant
.sym 106764 $PACKER_VCC_NET_$glb_clk
.sym 106765 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 106772 $abc$46512$n6327
.sym 106774 lm32_cpu.instruction_unit.icache_refill_address[29]
.sym 106778 lm32_cpu.instruction_unit.icache_refill_data[12]
.sym 106780 lm32_cpu.instruction_unit.icache_refill_data[8]
.sym 106781 lm32_cpu.instruction_unit.icache_refill_data[26]
.sym 106784 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.ra[4]
.sym 106788 lm32_cpu.instruction_unit.pc_a[6]
.sym 106789 $abc$46512$n3607
.sym 106795 lm32_cpu.instruction_unit.icache_refill_data[2]
.sym 106797 lm32_cpu.instruction_unit.icache_refill_data[11]
.sym 106807 lm32_cpu.instruction_unit.icache_refill_data[26]
.sym 106810 lm32_cpu.instruction_unit.pc_a[6]
.sym 106811 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.ra[4]
.sym 106813 $abc$46512$n3607
.sym 106817 lm32_cpu.instruction_unit.icache_refill_address[29]
.sym 106824 lm32_cpu.instruction_unit.icache_refill_data[11]
.sym 106828 lm32_cpu.instruction_unit.icache_refill_data[8]
.sym 106834 $abc$46512$n6327
.sym 106843 lm32_cpu.instruction_unit.icache_refill_data[12]
.sym 106848 lm32_cpu.instruction_unit.icache_refill_data[2]
.sym 106851 sys_clk_$glb_clk
.sym 106853 $abc$46512$n5687
.sym 106854 shared_dat_r[25]
.sym 106855 $abc$46512$n6338
.sym 106856 $abc$46512$n5232
.sym 106857 $abc$46512$n6336
.sym 106858 $abc$46512$n5226
.sym 106859 lm32_cpu.instruction_unit.i_adr_o[9]
.sym 106860 $abc$46512$n5225_1
.sym 106863 $abc$46512$n6438_1
.sym 106866 lm32_cpu.instruction_unit.icache_refill_data[8]
.sym 106867 $abc$46512$n7993
.sym 106868 $PACKER_VCC_NET_$glb_clk
.sym 106869 lm32_cpu.instruction_unit.icache_refill_data[24]
.sym 106870 $abc$46512$n5475_1
.sym 106872 $abc$46512$n5479_1
.sym 106873 $abc$46512$n6314
.sym 106874 $abc$46512$n6327
.sym 106875 $PACKER_VCC_NET_$glb_clk
.sym 106876 storage_1[5][0]
.sym 106877 slave_sel_r[2]
.sym 106878 $abc$46512$n6562
.sym 106879 $abc$46512$n1646
.sym 106880 $abc$46512$n6340
.sym 106881 shared_dat_r[24]
.sym 106883 $abc$46512$n3607
.sym 106884 $abc$46512$n5225_1
.sym 106885 shared_dat_r[12]
.sym 106886 $abc$46512$n5687
.sym 106887 slave_sel_r[2]
.sym 106888 lm32_cpu.load_store_unit.d_dat_o[14]
.sym 106896 lm32_cpu.instruction_unit.icache_refill_data[13]
.sym 106898 lm32_cpu.instruction_unit.icache_refill_data[30]
.sym 106899 $abc$46512$n3372
.sym 106902 lm32_cpu.instruction_unit.pc_a[8]
.sym 106903 lm32_cpu.instruction_unit.icache_refill_data[4]
.sym 106905 lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra[8]
.sym 106906 $abc$46512$n3589
.sym 106907 $abc$46512$n6514
.sym 106910 spiflash_sr[26]
.sym 106913 slave_sel_r[2]
.sym 106914 $abc$46512$n6352
.sym 106916 $abc$46512$n6530
.sym 106921 spiflash_sr[24]
.sym 106923 $abc$46512$n3607
.sym 106927 lm32_cpu.instruction_unit.icache_refill_data[13]
.sym 106934 lm32_cpu.instruction_unit.icache_refill_data[30]
.sym 106939 spiflash_sr[26]
.sym 106940 slave_sel_r[2]
.sym 106941 $abc$46512$n6530
.sym 106942 $abc$46512$n3589
.sym 106948 $abc$46512$n6352
.sym 106951 lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra[8]
.sym 106952 lm32_cpu.instruction_unit.pc_a[8]
.sym 106953 $abc$46512$n3607
.sym 106959 $abc$46512$n3372
.sym 106963 spiflash_sr[24]
.sym 106964 $abc$46512$n3589
.sym 106965 $abc$46512$n6514
.sym 106966 slave_sel_r[2]
.sym 106972 lm32_cpu.instruction_unit.icache_refill_data[4]
.sym 106974 sys_clk_$glb_clk
.sym 106976 $abc$46512$n5243_1
.sym 106977 $abc$46512$n5240_1
.sym 106978 lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra[1]
.sym 106979 $abc$46512$n2956
.sym 106980 lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra[0]
.sym 106981 shared_dat_r[30]
.sym 106982 $PACKER_VCC_NET
.sym 106983 $abc$46512$n2507
.sym 106986 $abc$46512$n2647
.sym 106988 lm32_cpu.instruction_unit.icache_refill_data[25]
.sym 106989 lm32_cpu.instruction_unit.i_adr_o[9]
.sym 106991 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 106992 lm32_cpu.instruction_unit.icache_refill_address[3]
.sym 106993 $abc$46512$n6344
.sym 106994 lm32_cpu.instruction_unit.icache_refill_data[30]
.sym 106995 $abc$46512$n3372
.sym 106996 lm32_cpu.instruction_unit.pc_a[0]
.sym 106998 $abc$46512$n6352
.sym 106999 $abc$46512$n6323
.sym 107000 $abc$46512$n6338
.sym 107001 $abc$46512$n1649
.sym 107002 lm32_cpu.instruction_unit.icache_refill_address[5]
.sym 107003 lm32_cpu.instruction_unit.icache_refill_address[7]
.sym 107004 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 107005 sram_bus_dat_w[4]
.sym 107007 $abc$46512$n2811
.sym 107009 lm32_cpu.instruction_unit.icache_refill_data[23]
.sym 107011 $abc$46512$n5161_1
.sym 107020 lm32_cpu.instruction_unit.icache_refill_data[23]
.sym 107021 $abc$46512$n6336
.sym 107022 lm32_cpu.instruction_unit.icache_refill_address[6]
.sym 107024 lm32_cpu.instruction_unit.icache_refill_data[27]
.sym 107025 $abc$46512$n3607
.sym 107029 $abc$46512$n6352
.sym 107033 $abc$46512$n6348
.sym 107034 lm32_cpu.instruction_unit.pc_a[6]
.sym 107035 lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra[6]
.sym 107039 lm32_cpu.instruction_unit.icache_refill_data[29]
.sym 107042 lm32_cpu.instruction_unit.icache_refill_address[8]
.sym 107043 lm32_cpu.instruction_unit.icache_refill_data[24]
.sym 107044 lm32_cpu.instruction_unit.icache_refill_data[25]
.sym 107051 $abc$46512$n3607
.sym 107052 lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra[6]
.sym 107053 lm32_cpu.instruction_unit.pc_a[6]
.sym 107057 lm32_cpu.instruction_unit.icache_refill_data[29]
.sym 107062 $abc$46512$n6348
.sym 107063 lm32_cpu.instruction_unit.icache_refill_address[6]
.sym 107064 lm32_cpu.instruction_unit.icache_refill_address[8]
.sym 107065 $abc$46512$n6352
.sym 107071 $abc$46512$n6336
.sym 107075 lm32_cpu.instruction_unit.icache_refill_data[23]
.sym 107083 lm32_cpu.instruction_unit.icache_refill_data[25]
.sym 107087 lm32_cpu.instruction_unit.icache_refill_data[24]
.sym 107092 lm32_cpu.instruction_unit.icache_refill_data[27]
.sym 107097 sys_clk_$glb_clk
.sym 107099 spiflash_sr[26]
.sym 107100 spiflash_sr[27]
.sym 107101 spiflash_sr[12]
.sym 107102 spiflash_sr[25]
.sym 107103 spiflash_sr[31]
.sym 107105 lm32_cpu.instruction_unit.icache_refill_data[29]
.sym 107106 spiflash_sr[13]
.sym 107112 $abc$46512$n6342
.sym 107113 $abc$46512$n6344
.sym 107114 $abc$46512$n2450
.sym 107115 lm32_cpu.instruction_unit.icache_refill_address[4]
.sym 107116 $abc$46512$n2507
.sym 107117 $abc$46512$n5294_1
.sym 107118 spiflash_sr[30]
.sym 107121 $abc$46512$n3589
.sym 107124 lm32_cpu.load_store_unit.d_dat_o[9]
.sym 107125 $abc$46512$n7026_1
.sym 107126 $abc$46512$n6350
.sym 107127 $abc$46512$n5695
.sym 107128 $abc$46512$n5167_1
.sym 107129 $abc$46512$n7969
.sym 107130 storage_1[8][4]
.sym 107131 $PACKER_VCC_NET
.sym 107132 spiflash_sr[26]
.sym 107140 $abc$46512$n6348
.sym 107141 lm32_cpu.instruction_unit.icache_refill_address[9]
.sym 107142 lm32_cpu.instruction_unit.icache_refill_address[19]
.sym 107145 $abc$46512$n3589
.sym 107146 $abc$46512$n6418_1
.sym 107151 $abc$46512$n2528
.sym 107152 lm32_cpu.instruction_unit.icache_refill_address[26]
.sym 107154 lm32_cpu.instruction_unit.icache_refill_address[8]
.sym 107158 spiflash_sr[12]
.sym 107159 slave_sel_r[2]
.sym 107162 lm32_cpu.instruction_unit.icache_refill_address[5]
.sym 107171 lm32_cpu.instruction_unit.icache_refill_address[10]
.sym 107173 $abc$46512$n6348
.sym 107182 lm32_cpu.instruction_unit.icache_refill_address[5]
.sym 107186 lm32_cpu.instruction_unit.icache_refill_address[26]
.sym 107193 lm32_cpu.instruction_unit.icache_refill_address[8]
.sym 107197 spiflash_sr[12]
.sym 107198 $abc$46512$n3589
.sym 107199 $abc$46512$n6418_1
.sym 107200 slave_sel_r[2]
.sym 107206 lm32_cpu.instruction_unit.icache_refill_address[10]
.sym 107211 lm32_cpu.instruction_unit.icache_refill_address[19]
.sym 107215 lm32_cpu.instruction_unit.icache_refill_address[9]
.sym 107219 $abc$46512$n2528
.sym 107220 sys_clk_$glb_clk
.sym 107221 lm32_cpu.rst_i_$glb_sr
.sym 107222 $abc$46512$n135
.sym 107223 $abc$46512$n5683
.sym 107228 storage_1[1][6]
.sym 107229 $abc$46512$n7026_1
.sym 107234 sram_bus_dat_w[2]
.sym 107235 lm32_cpu.instruction_unit.icache_refill_address[27]
.sym 107236 lm32_cpu.instruction_unit.icache_refill_address[19]
.sym 107237 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 107238 lm32_cpu.instruction_unit.i_adr_o[7]
.sym 107239 spiflash_sr[13]
.sym 107240 lm32_cpu.instruction_unit.icache_refill_address[26]
.sym 107242 $abc$46512$n6418_1
.sym 107243 spiflash_sr[24]
.sym 107244 $abc$46512$n6303
.sym 107246 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 107249 shared_dat_r[13]
.sym 107251 grant
.sym 107252 $PACKER_VCC_NET_$glb_clk
.sym 107256 spiflash_sr[13]
.sym 107257 lm32_cpu.load_store_unit.d_dat_o[11]
.sym 107264 lm32_cpu.load_store_unit.wb_data_m[2]
.sym 107266 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 107270 $abc$46512$n7020_1
.sym 107271 lm32_cpu.load_store_unit.wb_data_m[20]
.sym 107272 lm32_cpu.load_store_unit.exception_m
.sym 107286 $abc$46512$n6350
.sym 107290 storage_1[8][4]
.sym 107294 storage_1[12][4]
.sym 107304 lm32_cpu.load_store_unit.wb_data_m[2]
.sym 107308 storage_1[8][4]
.sym 107309 $abc$46512$n7020_1
.sym 107310 storage_1[12][4]
.sym 107311 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 107315 lm32_cpu.load_store_unit.exception_m
.sym 107326 $abc$46512$n6350
.sym 107340 lm32_cpu.load_store_unit.wb_data_m[20]
.sym 107343 sys_clk_$glb_clk
.sym 107344 lm32_cpu.rst_i_$glb_sr
.sym 107346 storage_1[14][4]
.sym 107347 lm32_cpu.load_store_unit.d_dat_o[9]
.sym 107349 storage_1[14][0]
.sym 107358 sram_bus_dat_w[7]
.sym 107360 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 107365 spiflash_bus_adr[0]
.sym 107366 $abc$46512$n7020_1
.sym 107367 sram_bus_dat_w[0]
.sym 107369 lm32_cpu.load_store_unit.d_dat_o[14]
.sym 107370 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 107371 $abc$46512$n1646
.sym 107372 spiflash_bus_adr[4]
.sym 107373 $abc$46512$n5106
.sym 107377 spiflash_bus_dat_w[11]
.sym 107378 $abc$46512$n424
.sym 107380 basesoc_uart_rx_fifo_level[0]
.sym 107389 shared_dat_r[2]
.sym 107390 slave_sel_r[2]
.sym 107391 $abc$46512$n8013
.sym 107392 shared_dat_r[20]
.sym 107396 spiflash_bus_adr[4]
.sym 107397 $abc$46512$n2552
.sym 107398 $abc$46512$n3589
.sym 107401 $abc$46512$n6426_1
.sym 107416 spiflash_sr[13]
.sym 107421 shared_dat_r[20]
.sym 107427 shared_dat_r[2]
.sym 107432 spiflash_bus_adr[4]
.sym 107439 $abc$46512$n8013
.sym 107461 $abc$46512$n3589
.sym 107462 $abc$46512$n6426_1
.sym 107463 spiflash_sr[13]
.sym 107464 slave_sel_r[2]
.sym 107465 $abc$46512$n2552
.sym 107466 sys_clk_$glb_clk
.sym 107467 lm32_cpu.rst_i_$glb_sr
.sym 107469 $abc$46512$n6056
.sym 107470 spiflash_bus_dat_w[11]
.sym 107473 shared_dat_r[14]
.sym 107475 storage[9][1]
.sym 107480 $abc$46512$n3589
.sym 107483 $abc$46512$n8619
.sym 107484 $abc$46512$n3587
.sym 107485 $abc$46512$n2552
.sym 107486 sram_bus_dat_w[2]
.sym 107488 shared_dat_r[20]
.sym 107489 storage_1[14][4]
.sym 107492 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 107493 sram_bus_dat_w[4]
.sym 107494 $abc$46512$n1649
.sym 107497 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 107501 basesoc_uart_tx_fifo_syncfifo_re
.sym 107502 $abc$46512$n7998
.sym 107503 $abc$46512$n6056
.sym 107510 $abc$46512$n6427_1
.sym 107511 $abc$46512$n2743
.sym 107512 basesoc_uart_rx_fifo_level[0]
.sym 107513 $abc$46512$n6995
.sym 107514 $abc$46512$n6048
.sym 107516 basesoc_sram_we[1]
.sym 107517 $abc$46512$n1649
.sym 107518 $abc$46512$n6052
.sym 107519 lm32_cpu.load_store_unit.d_dat_o[9]
.sym 107520 $abc$46512$n3371
.sym 107523 $abc$46512$n7002
.sym 107524 $PACKER_VCC_NET_$glb_clk
.sym 107525 slave_sel_r[0]
.sym 107526 $abc$46512$n6432_1
.sym 107527 $abc$46512$n6022
.sym 107528 $abc$46512$n6028
.sym 107530 $abc$46512$n6996
.sym 107531 $abc$46512$n6038
.sym 107533 $abc$46512$n5106
.sym 107538 $abc$46512$n7001
.sym 107540 grant
.sym 107542 grant
.sym 107545 lm32_cpu.load_store_unit.d_dat_o[9]
.sym 107548 $abc$46512$n1649
.sym 107549 $abc$46512$n6038
.sym 107550 $abc$46512$n6048
.sym 107551 $abc$46512$n6022
.sym 107554 $abc$46512$n7001
.sym 107555 $abc$46512$n7002
.sym 107557 $abc$46512$n5106
.sym 107560 $abc$46512$n6996
.sym 107561 $abc$46512$n6995
.sym 107562 $abc$46512$n5106
.sym 107566 $abc$46512$n6038
.sym 107567 $abc$46512$n6028
.sym 107568 $abc$46512$n6052
.sym 107569 $abc$46512$n1649
.sym 107572 basesoc_uart_rx_fifo_level[0]
.sym 107573 $PACKER_VCC_NET_$glb_clk
.sym 107578 $abc$46512$n3371
.sym 107579 basesoc_sram_we[1]
.sym 107584 $abc$46512$n6427_1
.sym 107585 slave_sel_r[0]
.sym 107586 $abc$46512$n6432_1
.sym 107588 $abc$46512$n2743
.sym 107589 sys_clk_$glb_clk
.sym 107590 sys_rst_$glb_sr
.sym 107591 $abc$46512$n6013
.sym 107594 $abc$46512$n7069_1
.sym 107595 $abc$46512$n6025
.sym 107597 $abc$46512$n6006
.sym 107600 $abc$46512$n7117_1
.sym 107601 $abc$46512$n1646
.sym 107604 $abc$46512$n6427_1
.sym 107605 $abc$46512$n2743
.sym 107606 slave_sel_r[2]
.sym 107607 shared_dat_r[21]
.sym 107609 $abc$46512$n6995
.sym 107610 $abc$46512$n3589
.sym 107612 $abc$46512$n6056
.sym 107613 regs1
.sym 107615 spiflash_bus_dat_w[11]
.sym 107616 $abc$46512$n6025
.sym 107617 lm32_cpu.load_store_unit.d_dat_o[9]
.sym 107618 basesoc_uart_phy_tx_busy
.sym 107619 $PACKER_VCC_NET
.sym 107620 $abc$46512$n6006
.sym 107621 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 107622 $abc$46512$n6019
.sym 107623 $abc$46512$n448
.sym 107624 $abc$46512$n6013
.sym 107626 basesoc_sram_we[1]
.sym 107633 $abc$46512$n6038
.sym 107635 $abc$46512$n6435_1
.sym 107636 $abc$46512$n6424_1
.sym 107638 $abc$46512$n6019
.sym 107643 $abc$46512$n6042
.sym 107647 $abc$46512$n6037
.sym 107649 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 107650 $abc$46512$n8009
.sym 107651 $abc$46512$n6419_1
.sym 107652 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 107654 $abc$46512$n1649
.sym 107655 $abc$46512$n6046
.sym 107656 $abc$46512$n6013
.sym 107658 slave_sel_r[0]
.sym 107659 $abc$46512$n6050
.sym 107660 $abc$46512$n6025
.sym 107662 $abc$46512$n6006
.sym 107663 $abc$46512$n6440
.sym 107667 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 107671 $abc$46512$n6013
.sym 107672 $abc$46512$n1649
.sym 107673 $abc$46512$n6038
.sym 107674 $abc$46512$n6042
.sym 107678 slave_sel_r[0]
.sym 107679 $abc$46512$n6440
.sym 107680 $abc$46512$n6435_1
.sym 107683 slave_sel_r[0]
.sym 107684 $abc$46512$n6424_1
.sym 107685 $abc$46512$n6419_1
.sym 107689 $abc$46512$n6037
.sym 107690 $abc$46512$n6038
.sym 107691 $abc$46512$n1649
.sym 107692 $abc$46512$n6006
.sym 107697 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 107701 $abc$46512$n1649
.sym 107702 $abc$46512$n6038
.sym 107703 $abc$46512$n6019
.sym 107704 $abc$46512$n6046
.sym 107707 $abc$46512$n6038
.sym 107708 $abc$46512$n6050
.sym 107709 $abc$46512$n6025
.sym 107710 $abc$46512$n1649
.sym 107711 $abc$46512$n8009
.sym 107712 sys_clk_$glb_clk
.sym 107715 spiflash_bus_dat_w[12]
.sym 107716 $abc$46512$n8009
.sym 107717 sram_bus_dat_w[6]
.sym 107718 $abc$46512$n19
.sym 107721 storage_1[8][0]
.sym 107728 $abc$46512$n7002
.sym 107729 $abc$46512$n6435_1
.sym 107730 $abc$46512$n6408_1
.sym 107733 $abc$46512$n6013
.sym 107735 $abc$46512$n2647
.sym 107737 $abc$46512$n8642
.sym 107738 lm32_cpu.load_store_unit.d_dat_o[11]
.sym 107739 $abc$46512$n5803_1
.sym 107740 $abc$46512$n2647
.sym 107742 $abc$46512$n6025
.sym 107743 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 107746 $abc$46512$n6006
.sym 107748 $abc$46512$n6019
.sym 107749 grant
.sym 107755 $abc$46512$n5803_1
.sym 107756 $PACKER_VCC_NET_$glb_clk
.sym 107758 $abc$46512$n5069_1
.sym 107759 $abc$46512$n446
.sym 107760 $abc$46512$n6411_1
.sym 107761 basesoc_sram_we[1]
.sym 107762 slave_sel_r[0]
.sym 107763 storage_1[12][0]
.sym 107764 basesoc_uart_tx_fifo_level[4]
.sym 107765 basesoc_uart_phy_rx_bitcount[0]
.sym 107766 $abc$46512$n1649
.sym 107767 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 107771 basesoc_uart_tx_fifo_syncfifo_re
.sym 107772 $abc$46512$n6038
.sym 107773 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 107775 $abc$46512$n5804_1
.sym 107776 $abc$46512$n6010
.sym 107778 basesoc_uart_phy_tx_busy
.sym 107779 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 107780 $abc$46512$n6044
.sym 107782 $abc$46512$n6416_1
.sym 107784 $abc$46512$n6040
.sym 107785 $abc$46512$n6016
.sym 107786 storage_1[8][0]
.sym 107788 $abc$46512$n5804_1
.sym 107789 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 107790 $abc$46512$n5803_1
.sym 107791 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 107795 basesoc_sram_we[1]
.sym 107800 $abc$46512$n1649
.sym 107801 $abc$46512$n6010
.sym 107802 $abc$46512$n6040
.sym 107803 $abc$46512$n6038
.sym 107806 $abc$46512$n6016
.sym 107807 $abc$46512$n1649
.sym 107808 $abc$46512$n6038
.sym 107809 $abc$46512$n6044
.sym 107812 storage_1[8][0]
.sym 107814 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 107815 storage_1[12][0]
.sym 107818 basesoc_uart_phy_tx_busy
.sym 107819 basesoc_uart_tx_fifo_syncfifo_re
.sym 107820 $abc$46512$n5069_1
.sym 107821 basesoc_uart_tx_fifo_level[4]
.sym 107825 $abc$46512$n6411_1
.sym 107826 $abc$46512$n6416_1
.sym 107827 slave_sel_r[0]
.sym 107830 $PACKER_VCC_NET_$glb_clk
.sym 107832 basesoc_uart_phy_rx_bitcount[0]
.sym 107835 sys_clk_$glb_clk
.sym 107836 $abc$46512$n446
.sym 107837 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 107839 $abc$46512$n6022
.sym 107840 $abc$46512$n6019
.sym 107842 $abc$46512$n6010
.sym 107843 $abc$46512$n6016
.sym 107849 $abc$46512$n5802_1
.sym 107850 basesoc_uart_tx_fifo_level[4]
.sym 107851 $abc$46512$n2647
.sym 107852 $abc$46512$n6316_1
.sym 107853 basesoc_uart_phy_rx_bitcount[0]
.sym 107854 $abc$46512$n5069_1
.sym 107855 $abc$46512$n446
.sym 107856 storage[5][4]
.sym 107858 sram_bus_dat_w[5]
.sym 107860 $abc$46512$n3589
.sym 107861 $abc$46512$n6404_1
.sym 107864 $abc$46512$n6010
.sym 107865 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 107866 $abc$46512$n6016
.sym 107867 $abc$46512$n6387
.sym 107868 storage[11][1]
.sym 107869 spiflash_bus_dat_w[11]
.sym 107870 $abc$46512$n6025
.sym 107871 $abc$46512$n1646
.sym 107872 $abc$46512$n7071
.sym 107879 $abc$46512$n6062
.sym 107880 $abc$46512$n6056
.sym 107881 $abc$46512$n6060
.sym 107885 $abc$46512$n1648
.sym 107886 $abc$46512$n6390
.sym 107887 $abc$46512$n6404_1
.sym 107889 $abc$46512$n7964
.sym 107890 $abc$46512$n6389
.sym 107893 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 107894 $abc$46512$n6013
.sym 107895 $abc$46512$n6406_1
.sym 107896 $abc$46512$n6068
.sym 107898 $abc$46512$n6405_1
.sym 107899 $abc$46512$n6407_1
.sym 107900 $abc$46512$n6016
.sym 107901 $abc$46512$n6064
.sym 107902 $abc$46512$n6025
.sym 107903 $abc$46512$n6391_1
.sym 107904 $abc$46512$n6022
.sym 107905 $abc$46512$n6019
.sym 107907 $abc$46512$n6066
.sym 107909 $abc$46512$n6388
.sym 107911 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 107917 $abc$46512$n1648
.sym 107918 $abc$46512$n6056
.sym 107919 $abc$46512$n6060
.sym 107920 $abc$46512$n6013
.sym 107923 $abc$46512$n6404_1
.sym 107924 $abc$46512$n6406_1
.sym 107925 $abc$46512$n6405_1
.sym 107926 $abc$46512$n6407_1
.sym 107929 $abc$46512$n6025
.sym 107930 $abc$46512$n6056
.sym 107931 $abc$46512$n1648
.sym 107932 $abc$46512$n6068
.sym 107935 $abc$46512$n6056
.sym 107936 $abc$46512$n6062
.sym 107937 $abc$46512$n6016
.sym 107938 $abc$46512$n1648
.sym 107941 $abc$46512$n1648
.sym 107942 $abc$46512$n6056
.sym 107943 $abc$46512$n6064
.sym 107944 $abc$46512$n6019
.sym 107947 $abc$46512$n6066
.sym 107948 $abc$46512$n1648
.sym 107949 $abc$46512$n6056
.sym 107950 $abc$46512$n6022
.sym 107953 $abc$46512$n6389
.sym 107954 $abc$46512$n6388
.sym 107955 $abc$46512$n6390
.sym 107956 $abc$46512$n6391_1
.sym 107957 $abc$46512$n7964
.sym 107958 sys_clk_$glb_clk
.sym 107960 $abc$46512$n5803_1
.sym 107963 storage_1[9][0]
.sym 107982 $PACKER_VCC_NET_$glb_clk
.sym 107983 $abc$46512$n6022
.sym 107984 $abc$46512$n6428_1
.sym 107986 $abc$46512$n6019
.sym 107987 sram_bus_dat_w[0]
.sym 107989 $abc$46512$n6414_1
.sym 107991 $abc$46512$n6422_1
.sym 107992 $abc$46512$n6016
.sym 107993 basesoc_uart_tx_fifo_syncfifo_re
.sym 108002 $abc$46512$n6428_1
.sym 108003 $abc$46512$n6431_1
.sym 108004 $abc$46512$n6429_1
.sym 108005 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 108006 $abc$46512$n6285
.sym 108007 $abc$46512$n6013
.sym 108010 $abc$46512$n6430_1
.sym 108011 $abc$46512$n6022
.sym 108014 $abc$46512$n1645
.sym 108015 $abc$46512$n6422_1
.sym 108016 $abc$46512$n6295
.sym 108018 $abc$46512$n6006
.sym 108020 $abc$46512$n6289
.sym 108021 $abc$46512$n6421_1
.sym 108023 $abc$46512$n6420_1
.sym 108024 $abc$46512$n6010
.sym 108025 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 108028 $abc$46512$n8008
.sym 108029 $abc$46512$n6423_1
.sym 108030 $abc$46512$n6287
.sym 108032 $abc$46512$n6284
.sym 108034 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 108040 $abc$46512$n6285
.sym 108041 $abc$46512$n6013
.sym 108042 $abc$46512$n6289
.sym 108043 $abc$46512$n1645
.sym 108046 $abc$46512$n6284
.sym 108047 $abc$46512$n6285
.sym 108048 $abc$46512$n1645
.sym 108049 $abc$46512$n6006
.sym 108052 $abc$46512$n6423_1
.sym 108053 $abc$46512$n6420_1
.sym 108054 $abc$46512$n6422_1
.sym 108055 $abc$46512$n6421_1
.sym 108058 $abc$46512$n6431_1
.sym 108059 $abc$46512$n6428_1
.sym 108060 $abc$46512$n6430_1
.sym 108061 $abc$46512$n6429_1
.sym 108064 $abc$46512$n6285
.sym 108065 $abc$46512$n6295
.sym 108066 $abc$46512$n6022
.sym 108067 $abc$46512$n1645
.sym 108073 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 108076 $abc$46512$n6285
.sym 108077 $abc$46512$n6287
.sym 108078 $abc$46512$n6010
.sym 108079 $abc$46512$n1645
.sym 108080 $abc$46512$n8008
.sym 108081 sys_clk_$glb_clk
.sym 108086 storage[11][1]
.sym 108097 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 108098 $abc$46512$n6429_1
.sym 108103 $abc$46512$n5097
.sym 108105 sram_bus_dat_w[5]
.sym 108107 basesoc_sram_we[1]
.sym 108108 $abc$46512$n6006
.sym 108111 $abc$46512$n448
.sym 108112 spiflash_bus_dat_w[11]
.sym 108114 basesoc_uart_phy_tx_busy
.sym 108116 $abc$46512$n6025
.sym 108124 basesoc_sram_we[1]
.sym 108125 $abc$46512$n6412_1
.sym 108127 $abc$46512$n6013
.sym 108128 $abc$46512$n6007
.sym 108129 $abc$46512$n6316_1
.sym 108130 $abc$46512$n6028
.sym 108131 $abc$46512$n1645
.sym 108133 $abc$46512$n6291
.sym 108134 $abc$46512$n6439_1
.sym 108135 $abc$46512$n1646
.sym 108136 $abc$46512$n6016
.sym 108137 $abc$46512$n6316_1
.sym 108138 $abc$46512$n6436_1
.sym 108139 $abc$46512$n6086
.sym 108140 $abc$46512$n6025
.sym 108141 $abc$46512$n6027
.sym 108142 $abc$46512$n6438_1
.sym 108143 $abc$46512$n6297
.sym 108146 $abc$46512$n6437
.sym 108147 $abc$46512$n6012
.sym 108149 $abc$46512$n6414_1
.sym 108152 $abc$46512$n6082
.sym 108153 $abc$46512$n6285
.sym 108154 $abc$46512$n6413_1
.sym 108155 $abc$46512$n6415_1
.sym 108157 $abc$46512$n6316_1
.sym 108158 $abc$46512$n6013
.sym 108159 $abc$46512$n6007
.sym 108160 $abc$46512$n6012
.sym 108163 $abc$46512$n6297
.sym 108164 $abc$46512$n6025
.sym 108165 $abc$46512$n1645
.sym 108166 $abc$46512$n6285
.sym 108169 $abc$46512$n6007
.sym 108170 $abc$46512$n6027
.sym 108171 $abc$46512$n6028
.sym 108172 $abc$46512$n6316_1
.sym 108175 $abc$46512$n6439_1
.sym 108176 $abc$46512$n6438_1
.sym 108177 $abc$46512$n6436_1
.sym 108178 $abc$46512$n6437
.sym 108181 $abc$46512$n6415_1
.sym 108182 $abc$46512$n6412_1
.sym 108183 $abc$46512$n6414_1
.sym 108184 $abc$46512$n6413_1
.sym 108188 basesoc_sram_we[1]
.sym 108193 $abc$46512$n6086
.sym 108194 $abc$46512$n6082
.sym 108195 $abc$46512$n1646
.sym 108196 $abc$46512$n6013
.sym 108199 $abc$46512$n1645
.sym 108200 $abc$46512$n6285
.sym 108201 $abc$46512$n6016
.sym 108202 $abc$46512$n6291
.sym 108204 sys_clk_$glb_clk
.sym 108205 $abc$46512$n3108_$glb_sr
.sym 108207 $abc$46512$n2658
.sym 108210 basesoc_uart_tx_fifo_syncfifo_re
.sym 108213 $abc$46512$n5067_1
.sym 108222 $abc$46512$n6439_1
.sym 108225 spiflash_bus_adr[7]
.sym 108227 $abc$46512$n6086
.sym 108228 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 108229 $abc$46512$n7960
.sym 108234 $abc$46512$n6006
.sym 108236 sram_bus_dat_w[0]
.sym 108237 $abc$46512$n2647
.sym 108240 basesoc_uart_phy_tx_busy
.sym 108247 basesoc_sram_we[1]
.sym 108248 $abc$46512$n3370
.sym 108250 $abc$46512$n6024
.sym 108251 $abc$46512$n6022
.sym 108252 $abc$46512$n6021
.sym 108253 $abc$46512$n6082
.sym 108254 $abc$46512$n6018
.sym 108258 $abc$46512$n6019
.sym 108259 $abc$46512$n6007
.sym 108260 $abc$46512$n6316_1
.sym 108261 $abc$46512$n1646
.sym 108264 $abc$46512$n6016
.sym 108267 $abc$46512$n443
.sym 108268 $abc$46512$n6006
.sym 108270 $abc$46512$n6090
.sym 108272 $abc$46512$n6015
.sym 108276 $abc$46512$n6025
.sym 108278 $abc$46512$n6005
.sym 108280 $abc$46512$n6022
.sym 108281 $abc$46512$n6007
.sym 108282 $abc$46512$n6316_1
.sym 108283 $abc$46512$n6021
.sym 108286 $abc$46512$n6007
.sym 108287 $abc$46512$n6316_1
.sym 108288 $abc$46512$n6016
.sym 108289 $abc$46512$n6015
.sym 108292 $abc$46512$n6082
.sym 108293 $abc$46512$n6090
.sym 108294 $abc$46512$n6019
.sym 108295 $abc$46512$n1646
.sym 108299 basesoc_sram_we[1]
.sym 108300 $abc$46512$n3370
.sym 108304 basesoc_sram_we[1]
.sym 108310 $abc$46512$n6006
.sym 108311 $abc$46512$n6316_1
.sym 108312 $abc$46512$n6007
.sym 108313 $abc$46512$n6005
.sym 108316 $abc$46512$n6025
.sym 108317 $abc$46512$n6007
.sym 108318 $abc$46512$n6316_1
.sym 108319 $abc$46512$n6024
.sym 108322 $abc$46512$n6007
.sym 108323 $abc$46512$n6019
.sym 108324 $abc$46512$n6018
.sym 108325 $abc$46512$n6316_1
.sym 108327 sys_clk_$glb_clk
.sym 108328 $abc$46512$n443
.sym 108331 $abc$46512$n2658
.sym 108332 basesoc_uart_phy_tx_busy
.sym 108333 $abc$46512$n443
.sym 108340 sram_bus_dat_w[6]
.sym 108342 sram_bus_dat_w[5]
.sym 108346 $abc$46512$n5067_1
.sym 108354 spiflash_bus_dat_w[11]
.sym 108357 $abc$46512$n6082
.sym 108360 spiflash_bus_adr[4]
.sym 108371 $abc$46512$n6022
.sym 108379 basesoc_sram_we[1]
.sym 108383 $abc$46512$n448
.sym 108384 spiflash_bus_adr[4]
.sym 108386 $abc$46512$n6025
.sym 108388 $abc$46512$n1646
.sym 108389 $abc$46512$n6094
.sym 108391 $abc$46512$n6092
.sym 108392 $abc$46512$n6082
.sym 108394 $abc$46512$n6006
.sym 108400 $abc$46512$n6082
.sym 108401 $abc$46512$n6081
.sym 108403 $abc$46512$n6081
.sym 108404 $abc$46512$n6006
.sym 108405 $abc$46512$n1646
.sym 108406 $abc$46512$n6082
.sym 108421 $abc$46512$n6022
.sym 108422 $abc$46512$n1646
.sym 108423 $abc$46512$n6092
.sym 108424 $abc$46512$n6082
.sym 108428 spiflash_bus_adr[4]
.sym 108439 basesoc_sram_we[1]
.sym 108445 $abc$46512$n6094
.sym 108446 $abc$46512$n6025
.sym 108447 $abc$46512$n6082
.sym 108448 $abc$46512$n1646
.sym 108450 sys_clk_$glb_clk
.sym 108451 $abc$46512$n448
.sym 108461 $abc$46512$n2647
.sym 108467 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 108478 basesoc_uart_phy_tx_busy
.sym 108482 csrbank4_tuning_word1_w[5]
.sym 108495 sram_bus_dat_w[5]
.sym 108504 $abc$46512$n2628
.sym 108569 sram_bus_dat_w[5]
.sym 108572 $abc$46512$n2628
.sym 108573 sys_clk_$glb_clk
.sym 108574 sys_rst_$glb_sr
.sym 108627 $abc$46512$n2769
.sym 108643 sram_bus_dat_w[6]
.sym 108661 sram_bus_dat_w[6]
.sym 108695 $abc$46512$n2769
.sym 108696 sys_clk_$glb_clk
.sym 108697 sys_rst_$glb_sr
.sym 108810 $abc$46512$n3764_1
.sym 108815 $abc$46512$n3846
.sym 108816 spiflash_clk
.sym 108817 $abc$46512$n4629
.sym 108820 lm32_cpu.load_store_unit.store_data_m[25]
.sym 108938 spiflash_clk
.sym 108955 spiflash_bus_adr[4]
.sym 108981 spiflash_bus_adr[4]
.sym 109088 $abc$46512$n2840
.sym 109096 spiflash_bus_adr[4]
.sym 109113 $abc$46512$n3764_1
.sym 109114 $abc$46512$n2534
.sym 109117 $abc$46512$n3767_1
.sym 109119 $abc$46512$n4510
.sym 109142 $abc$46512$n6574
.sym 109168 $abc$46512$n6574
.sym 109208 lm32_cpu.load_store_unit.store_data_m[26]
.sym 109209 sys_rst
.sym 109210 sys_rst
.sym 109213 $abc$46512$n4510
.sym 109219 $abc$46512$n3764_1
.sym 109233 lm32_cpu.mc_arithmetic.state[2]
.sym 109234 $abc$46512$n3846
.sym 109235 $abc$46512$n3766_1
.sym 109236 spiflash_bus_adr[4]
.sym 109237 spiflash_bus_dat_w[25]
.sym 109238 $abc$46512$n4905_1
.sym 109239 $abc$46512$n2567
.sym 109240 spiflash_bus_adr[4]
.sym 109241 $abc$46512$n3764_1
.sym 109255 lm32_cpu.load_store_unit.d_dat_o[26]
.sym 109260 $abc$46512$n3893
.sym 109263 $abc$46512$n3670_1
.sym 109272 $abc$46512$n3607
.sym 109277 $abc$46512$n4629
.sym 109294 lm32_cpu.load_store_unit.d_dat_o[26]
.sym 109312 $abc$46512$n3607
.sym 109314 $abc$46512$n3670_1
.sym 109325 $abc$46512$n3893
.sym 109326 $abc$46512$n4629
.sym 109329 sys_clk_$glb_clk
.sym 109330 $abc$46512$n135_$glb_sr
.sym 109331 lm32_cpu.load_store_unit.d_dat_o[30]
.sym 109333 $abc$46512$n3670_1
.sym 109334 $abc$46512$n3670_1
.sym 109336 $abc$46512$n4510
.sym 109345 $abc$46512$n2840
.sym 109346 $abc$46512$n3893
.sym 109355 $abc$46512$n3767_1
.sym 109356 $abc$46512$n5222
.sym 109361 $abc$46512$n3766_1
.sym 109366 $abc$46512$n3670_1
.sym 109380 lm32_cpu.load_store_unit.store_data_m[26]
.sym 109383 lm32_cpu.load_store_unit.d_dat_o[25]
.sym 109384 grant
.sym 109386 lm32_cpu.load_store_unit.d_dat_o[26]
.sym 109393 lm32_cpu.mc_arithmetic.state[2]
.sym 109397 lm32_cpu.mc_arithmetic.state[1]
.sym 109398 lm32_cpu.mc_arithmetic.state[0]
.sym 109399 $abc$46512$n2567
.sym 109401 lm32_cpu.load_store_unit.store_data_m[25]
.sym 109406 grant
.sym 109407 lm32_cpu.load_store_unit.d_dat_o[25]
.sym 109411 grant
.sym 109413 lm32_cpu.load_store_unit.d_dat_o[26]
.sym 109417 lm32_cpu.mc_arithmetic.state[1]
.sym 109420 lm32_cpu.mc_arithmetic.state[0]
.sym 109424 lm32_cpu.load_store_unit.store_data_m[25]
.sym 109430 lm32_cpu.mc_arithmetic.state[2]
.sym 109431 lm32_cpu.mc_arithmetic.state[1]
.sym 109432 lm32_cpu.mc_arithmetic.state[0]
.sym 109435 lm32_cpu.mc_arithmetic.state[2]
.sym 109438 lm32_cpu.mc_arithmetic.state[1]
.sym 109442 lm32_cpu.load_store_unit.store_data_m[26]
.sym 109447 lm32_cpu.mc_arithmetic.state[2]
.sym 109448 lm32_cpu.mc_arithmetic.state[1]
.sym 109449 lm32_cpu.mc_arithmetic.state[0]
.sym 109451 $abc$46512$n2567
.sym 109452 sys_clk_$glb_clk
.sym 109453 lm32_cpu.rst_i_$glb_sr
.sym 109455 lm32_cpu.mc_arithmetic.state[1]
.sym 109456 $abc$46512$n3670_1
.sym 109457 $abc$46512$n8286
.sym 109458 $abc$46512$n4938_1
.sym 109461 lm32_cpu.mc_arithmetic.cycles[5]
.sym 109464 $abc$46512$n3610
.sym 109468 sram_bus_dat_w[4]
.sym 109472 $abc$46512$n3764_1
.sym 109476 spiflash_cs_n
.sym 109479 $abc$46512$n3764_1
.sym 109482 spiflash_bus_adr[5]
.sym 109484 $abc$46512$n3893
.sym 109485 $abc$46512$n4510
.sym 109489 $auto$alumacc.cc:474:replace_alu$4519.C[5]
.sym 109498 lm32_cpu.load_store_unit.d_dat_o[25]
.sym 109500 $abc$46512$n4510
.sym 109503 lm32_cpu.load_store_unit.d_dat_o[30]
.sym 109504 $abc$46512$n6035
.sym 109506 lm32_cpu.mc_arithmetic.p[31]
.sym 109508 lm32_cpu.mc_arithmetic.state[0]
.sym 109509 $abc$46512$n4928
.sym 109514 lm32_cpu.mc_arithmetic.state[2]
.sym 109516 $abc$46512$n4939
.sym 109520 lm32_cpu.mc_arithmetic.state[1]
.sym 109522 $abc$46512$n3670_1
.sym 109529 $abc$46512$n4510
.sym 109531 $abc$46512$n4928
.sym 109534 lm32_cpu.load_store_unit.d_dat_o[25]
.sym 109543 lm32_cpu.load_store_unit.d_dat_o[30]
.sym 109547 lm32_cpu.mc_arithmetic.state[0]
.sym 109548 lm32_cpu.mc_arithmetic.state[2]
.sym 109549 lm32_cpu.mc_arithmetic.state[1]
.sym 109552 lm32_cpu.mc_arithmetic.p[31]
.sym 109558 lm32_cpu.mc_arithmetic.state[2]
.sym 109559 lm32_cpu.mc_arithmetic.state[0]
.sym 109561 lm32_cpu.mc_arithmetic.state[1]
.sym 109564 $abc$46512$n3670_1
.sym 109566 $abc$46512$n6035
.sym 109567 $abc$46512$n4939
.sym 109570 lm32_cpu.mc_arithmetic.state[2]
.sym 109571 lm32_cpu.mc_arithmetic.state[1]
.sym 109572 $abc$46512$n4928
.sym 109573 lm32_cpu.mc_arithmetic.state[0]
.sym 109575 sys_clk_$glb_clk
.sym 109576 $abc$46512$n135_$glb_sr
.sym 109577 $abc$46512$n4929_1
.sym 109578 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 109579 $abc$46512$n2530
.sym 109580 $abc$46512$n4941_1
.sym 109581 $abc$46512$n4974_1
.sym 109582 lm32_cpu.instruction_unit.icache.refill_offset[0]
.sym 109583 $abc$46512$n4943
.sym 109584 $abc$46512$n4976
.sym 109591 $abc$46512$n4923_1
.sym 109601 $abc$46512$n4969
.sym 109604 $abc$46512$n3670_1
.sym 109606 $abc$46512$n2534
.sym 109610 $abc$46512$n2586
.sym 109612 $abc$46512$n3893
.sym 109618 lm32_cpu.mc_arithmetic.cycles[1]
.sym 109620 $abc$46512$n4945
.sym 109621 $abc$46512$n3893
.sym 109622 $abc$46512$n4933
.sym 109623 $abc$46512$n4929_1
.sym 109625 $abc$46512$n4936
.sym 109626 lm32_cpu.mc_arithmetic.operand_1_d[2]
.sym 109627 $abc$46512$n4629
.sym 109629 $abc$46512$n3893
.sym 109632 $abc$46512$n4949
.sym 109633 $abc$46512$n3846
.sym 109635 lm32_cpu.mc_arithmetic.operand_1_d[0]
.sym 109636 $abc$46512$n2530
.sym 109639 lm32_cpu.mc_arithmetic.operand_1_d[3]
.sym 109640 $abc$46512$n4943
.sym 109641 $abc$46512$n4939
.sym 109642 lm32_cpu.mc_arithmetic.operand_1_d[4]
.sym 109645 $abc$46512$n4941_1
.sym 109646 lm32_cpu.mc_arithmetic.cycles[0]
.sym 109647 $abc$46512$n3610
.sym 109648 lm32_cpu.mc_arithmetic.operand_1_d[1]
.sym 109649 $abc$46512$n4947_1
.sym 109651 $abc$46512$n4629
.sym 109652 lm32_cpu.mc_arithmetic.operand_1_d[1]
.sym 109653 $abc$46512$n4947_1
.sym 109654 $abc$46512$n3893
.sym 109657 lm32_cpu.mc_arithmetic.operand_1_d[3]
.sym 109658 $abc$46512$n4629
.sym 109659 $abc$46512$n3893
.sym 109660 $abc$46512$n4943
.sym 109663 $abc$46512$n4941_1
.sym 109664 $abc$46512$n3893
.sym 109665 $abc$46512$n4629
.sym 109666 lm32_cpu.mc_arithmetic.operand_1_d[4]
.sym 109669 $abc$46512$n3893
.sym 109670 $abc$46512$n4945
.sym 109671 lm32_cpu.mc_arithmetic.operand_1_d[2]
.sym 109672 $abc$46512$n4629
.sym 109675 $abc$46512$n4629
.sym 109676 $abc$46512$n4949
.sym 109677 $abc$46512$n3893
.sym 109678 lm32_cpu.mc_arithmetic.operand_1_d[0]
.sym 109682 $abc$46512$n4933
.sym 109683 $abc$46512$n4936
.sym 109684 $abc$46512$n3893
.sym 109687 lm32_cpu.mc_arithmetic.cycles[1]
.sym 109688 lm32_cpu.mc_arithmetic.cycles[0]
.sym 109689 $abc$46512$n3610
.sym 109690 $abc$46512$n4929_1
.sym 109693 lm32_cpu.mc_arithmetic.cycles[0]
.sym 109694 lm32_cpu.mc_arithmetic.cycles[1]
.sym 109695 $abc$46512$n4939
.sym 109696 $abc$46512$n3846
.sym 109697 $abc$46512$n2530
.sym 109698 sys_clk_$glb_clk
.sym 109699 lm32_cpu.rst_i_$glb_sr
.sym 109702 $abc$46512$n8283
.sym 109703 $abc$46512$n8284
.sym 109704 $abc$46512$n8285
.sym 109705 $auto$alumacc.cc:474:replace_alu$4519.C[5]
.sym 109706 $abc$46512$n5237
.sym 109707 $abc$46512$n5215
.sym 109709 lm32_cpu.instruction_unit.icache.refill_offset[0]
.sym 109710 lm32_cpu.instruction_unit.icache.refill_offset[0]
.sym 109711 $abc$46512$n7068_1
.sym 109713 $abc$46512$n3846
.sym 109718 $abc$46512$n4933
.sym 109719 lm32_cpu.pc_f[12]
.sym 109721 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 109725 $abc$46512$n4953_1
.sym 109729 spiflash_bus_dat_w[25]
.sym 109730 lm32_cpu.instruction_unit.icache.refill_offset[0]
.sym 109732 spiflash_bus_adr[4]
.sym 109742 $abc$46512$n8282
.sym 109743 $abc$46512$n4939
.sym 109744 lm32_cpu.mc_arithmetic.cycles[2]
.sym 109746 $PACKER_VCC_NET_$glb_clk
.sym 109751 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 109753 lm32_cpu.mc_arithmetic.cycles[0]
.sym 109754 lm32_cpu.load_store_unit.d_dat_o[31]
.sym 109755 $abc$46512$n3670_1
.sym 109758 spiflash_bus_adr[4]
.sym 109759 $abc$46512$n3846
.sym 109762 grant
.sym 109763 $abc$46512$n3607
.sym 109764 $abc$46512$n6035
.sym 109767 $abc$46512$n8283
.sym 109768 $abc$46512$n8013
.sym 109774 $abc$46512$n4939
.sym 109775 $abc$46512$n6035
.sym 109780 $PACKER_VCC_NET_$glb_clk
.sym 109782 lm32_cpu.mc_arithmetic.cycles[0]
.sym 109786 $abc$46512$n3846
.sym 109787 lm32_cpu.mc_arithmetic.cycles[2]
.sym 109788 $abc$46512$n4939
.sym 109789 $abc$46512$n8283
.sym 109793 $abc$46512$n3607
.sym 109794 $abc$46512$n3670_1
.sym 109801 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 109804 grant
.sym 109807 lm32_cpu.load_store_unit.d_dat_o[31]
.sym 109810 $abc$46512$n4939
.sym 109811 $abc$46512$n8282
.sym 109812 $abc$46512$n3846
.sym 109813 lm32_cpu.mc_arithmetic.cycles[0]
.sym 109816 spiflash_bus_adr[4]
.sym 109820 $abc$46512$n8013
.sym 109821 sys_clk_$glb_clk
.sym 109823 lm32_cpu.instruction_unit.icache.state[2]
.sym 109824 $abc$46512$n4954
.sym 109825 lm32_cpu.instruction_unit.icache_refill_request
.sym 109826 lm32_cpu.instruction_unit.icache.state[0]
.sym 109827 $abc$46512$n2586
.sym 109828 lm32_cpu.instruction_unit.icache.state[1]
.sym 109829 $abc$46512$n4959_1
.sym 109830 $abc$46512$n4972
.sym 109831 lm32_cpu.instruction_unit.icache_refill_address[16]
.sym 109834 lm32_cpu.instruction_unit.icache_refill_address[16]
.sym 109835 $abc$46512$n2534
.sym 109839 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 109842 $PACKER_VCC_NET_$glb_clk
.sym 109845 storage_1[14][2]
.sym 109849 $abc$46512$n2458
.sym 109850 $abc$46512$n3893
.sym 109852 lm32_cpu.instruction_unit.icache.refill_offset[0]
.sym 109853 lm32_cpu.pc_f[15]
.sym 109854 lm32_cpu.instruction_unit.icache_refill_address[4]
.sym 109855 lm32_cpu.instruction_unit.icache_refill_address[23]
.sym 109856 lm32_cpu.instruction_unit.icache.state[2]
.sym 109857 $abc$46512$n4962_1
.sym 109867 storage[13][1]
.sym 109870 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 109871 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 109875 $abc$46512$n2458
.sym 109878 $abc$46512$n4955
.sym 109879 $abc$46512$n4966
.sym 109880 $abc$46512$n4153
.sym 109886 lm32_cpu.instruction_unit.icache_refill_address[12]
.sym 109887 storage[13][0]
.sym 109888 lm32_cpu.instruction_unit.icache.state[2]
.sym 109889 $abc$46512$n4954
.sym 109890 lm32_cpu.instruction_unit.icache_refill_request
.sym 109891 storage[15][0]
.sym 109895 storage[15][1]
.sym 109899 $abc$46512$n4966
.sym 109900 $abc$46512$n4955
.sym 109904 $abc$46512$n4966
.sym 109905 $abc$46512$n4955
.sym 109909 storage[15][1]
.sym 109910 storage[13][1]
.sym 109911 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 109912 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 109918 $abc$46512$n4153
.sym 109921 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 109922 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 109923 storage[15][0]
.sym 109924 storage[13][0]
.sym 109930 lm32_cpu.instruction_unit.icache_refill_address[12]
.sym 109934 lm32_cpu.instruction_unit.icache.state[2]
.sym 109935 $abc$46512$n4954
.sym 109936 lm32_cpu.instruction_unit.icache_refill_request
.sym 109939 lm32_cpu.instruction_unit.icache.state[2]
.sym 109940 $abc$46512$n4954
.sym 109941 lm32_cpu.instruction_unit.icache_refill_request
.sym 109943 $abc$46512$n2458
.sym 109944 sys_clk_$glb_clk
.sym 109945 lm32_cpu.rst_i_$glb_sr
.sym 109946 lm32_cpu.instruction_unit.icache_refill_address[6]
.sym 109947 $abc$46512$n4970
.sym 109948 lm32_cpu.instruction_unit.icache_refill_address[23]
.sym 109949 lm32_cpu.instruction_unit.icache_refill_address[15]
.sym 109950 $abc$46512$n2593
.sym 109951 lm32_cpu.instruction_unit.icache_refill_address[5]
.sym 109952 lm32_cpu.instruction_unit.icache_refill_address[12]
.sym 109953 lm32_cpu.instruction_unit.icache_refill_address[20]
.sym 109956 lm32_cpu.instruction_unit.i_adr_o[19]
.sym 109960 $abc$46512$n4954
.sym 109965 spiflash_bus_adr[4]
.sym 109966 lm32_cpu.valid_d
.sym 109967 $abc$46512$n4954
.sym 109969 sram_bus_dat_w[3]
.sym 109970 $abc$46512$n7015
.sym 109971 $abc$46512$n3607
.sym 109972 lm32_cpu.instruction_unit.icache.tmem_write_address[3]
.sym 109973 lm32_cpu.valid_d
.sym 109974 spiflash_bus_adr[5]
.sym 109976 $abc$46512$n7525
.sym 109978 lm32_cpu.instruction_unit.icache_restart_request
.sym 109979 lm32_cpu.instruction_unit.icache_refill_address[6]
.sym 109980 lm32_cpu.instruction_unit.icache_refill_address[15]
.sym 109981 $abc$46512$n7526
.sym 109988 lm32_cpu.load_store_unit.d_adr_o[6]
.sym 109989 $abc$46512$n4966
.sym 109990 lm32_cpu.instruction_unit.icache_refill_address[21]
.sym 109992 $abc$46512$n4962_1
.sym 109993 lm32_cpu.instruction_unit.icache_refill_address[17]
.sym 109994 $abc$46512$n4955
.sym 109997 lm32_cpu.instruction_unit.icache_refill_address[11]
.sym 109998 $abc$46512$n2528
.sym 110000 lm32_cpu.instruction_unit.icache_refill_address[2]
.sym 110002 grant
.sym 110008 lm32_cpu.instruction_unit.i_adr_o[6]
.sym 110011 lm32_cpu.instruction_unit.icache_refill_address[6]
.sym 110014 lm32_cpu.instruction_unit.icache_refill_address[4]
.sym 110021 lm32_cpu.instruction_unit.icache_refill_address[21]
.sym 110028 lm32_cpu.instruction_unit.icache_refill_address[6]
.sym 110033 lm32_cpu.instruction_unit.icache_refill_address[11]
.sym 110041 lm32_cpu.instruction_unit.icache_refill_address[17]
.sym 110045 lm32_cpu.load_store_unit.d_adr_o[6]
.sym 110046 grant
.sym 110047 lm32_cpu.instruction_unit.i_adr_o[6]
.sym 110051 lm32_cpu.instruction_unit.icache_refill_address[4]
.sym 110058 lm32_cpu.instruction_unit.icache_refill_address[2]
.sym 110062 $abc$46512$n4955
.sym 110064 $abc$46512$n4962_1
.sym 110065 $abc$46512$n4966
.sym 110066 $abc$46512$n2528
.sym 110067 sys_clk_$glb_clk
.sym 110068 lm32_cpu.rst_i_$glb_sr
.sym 110069 $abc$46512$n3712_1
.sym 110070 $abc$46512$n3716_1
.sym 110071 lm32_cpu.instruction_unit.icache_restart_request
.sym 110072 $abc$46512$n4951
.sym 110073 $abc$46512$n7169
.sym 110074 $abc$46512$n4952
.sym 110075 $abc$46512$n3714_1
.sym 110076 lm32_cpu.instruction_unit.icache.tmem_write_address[3]
.sym 110077 spiflash_bus_adr[4]
.sym 110078 lm32_cpu.instruction_unit.icache_refill_address[5]
.sym 110079 lm32_cpu.instruction_unit.icache_refill_address[5]
.sym 110082 lm32_cpu.instruction_unit.icache_refill_address[12]
.sym 110083 lm32_cpu.instruction_unit.icache_refill_address[11]
.sym 110084 lm32_cpu.instruction_unit.icache_refill_address[15]
.sym 110086 lm32_cpu.instruction_unit.icache_refill_address[21]
.sym 110088 lm32_cpu.instruction_unit.icache_refill_address[2]
.sym 110090 $abc$46512$n5875
.sym 110091 spiflash_bus_adr[4]
.sym 110092 lm32_cpu.pc_f[20]
.sym 110094 $abc$46512$n7150_1
.sym 110096 lm32_cpu.pc_f[6]
.sym 110097 $abc$46512$n7171
.sym 110098 $abc$46512$n4955
.sym 110099 $abc$46512$n8627
.sym 110100 lm32_cpu.instruction_unit.icache.tmem_write_address[3]
.sym 110101 $abc$46512$n2562
.sym 110104 $abc$46512$n2592
.sym 110112 $abc$46512$n2562
.sym 110114 $abc$46512$n3687_1
.sym 110115 $abc$46512$n6789_1
.sym 110119 lm32_cpu.operand_m[6]
.sym 110122 lm32_cpu.pc_f[23]
.sym 110123 lm32_cpu.pc_f[20]
.sym 110124 $abc$46512$n7150_1
.sym 110127 $abc$46512$n3694_1
.sym 110128 $abc$46512$n4153
.sym 110130 $abc$46512$n5875
.sym 110131 $abc$46512$n3607
.sym 110132 $abc$46512$n6790_1
.sym 110134 $abc$46512$n6332
.sym 110135 $abc$46512$n6333
.sym 110136 lm32_cpu.operand_m[17]
.sym 110138 $abc$46512$n6079
.sym 110140 $abc$46512$n6078
.sym 110143 $abc$46512$n5875
.sym 110144 $abc$46512$n6078
.sym 110145 lm32_cpu.pc_f[20]
.sym 110146 $abc$46512$n6079
.sym 110150 lm32_cpu.operand_m[6]
.sym 110155 $abc$46512$n5875
.sym 110156 lm32_cpu.pc_f[23]
.sym 110157 $abc$46512$n6333
.sym 110158 $abc$46512$n6332
.sym 110161 $abc$46512$n6789_1
.sym 110162 $abc$46512$n3687_1
.sym 110163 $abc$46512$n3694_1
.sym 110164 $abc$46512$n6790_1
.sym 110167 $abc$46512$n5875
.sym 110168 $abc$46512$n6078
.sym 110169 lm32_cpu.pc_f[20]
.sym 110170 $abc$46512$n6079
.sym 110173 $abc$46512$n3607
.sym 110174 $abc$46512$n4153
.sym 110175 $abc$46512$n7150_1
.sym 110179 $abc$46512$n5875
.sym 110180 $abc$46512$n6332
.sym 110181 $abc$46512$n6333
.sym 110182 lm32_cpu.pc_f[23]
.sym 110185 lm32_cpu.operand_m[17]
.sym 110189 $abc$46512$n2562
.sym 110190 sys_clk_$glb_clk
.sym 110191 lm32_cpu.rst_i_$glb_sr
.sym 110192 $abc$46512$n3701_1
.sym 110193 $abc$46512$n7174_1
.sym 110194 lm32_cpu.pc_x[22]
.sym 110195 $abc$46512$n7176_1
.sym 110196 $abc$46512$n7148
.sym 110197 $abc$46512$n3689_1
.sym 110198 $abc$46512$n7175_1
.sym 110199 $abc$46512$n7173_1
.sym 110202 $abc$46512$n5683
.sym 110204 lm32_cpu.load_store_unit.d_dat_o[11]
.sym 110205 sram_bus_dat_w[0]
.sym 110206 $abc$46512$n4953_1
.sym 110207 lm32_cpu.instruction_unit.icache_refill_address[17]
.sym 110209 $abc$46512$n2592
.sym 110210 lm32_cpu.pc_f[23]
.sym 110212 lm32_cpu.instruction_unit.icache_refill_address[22]
.sym 110213 lm32_cpu.instruction_unit.icache_refill_address[18]
.sym 110214 lm32_cpu.instruction_unit.icache.tmem_write_address[2]
.sym 110215 lm32_cpu.instruction_unit.icache_restart_request
.sym 110216 lm32_cpu.instruction_unit.icache_restart_request
.sym 110217 lm32_cpu.instruction_unit.icache.refill_offset[0]
.sym 110218 $abc$46512$n7017
.sym 110219 $abc$46512$n7147_1
.sym 110220 $abc$46512$n7150_1
.sym 110222 $abc$46512$n7011
.sym 110223 lm32_cpu.instruction_unit.icache_refill_address[28]
.sym 110225 $abc$46512$n5875
.sym 110226 $abc$46512$n2875
.sym 110227 $abc$46512$n2453
.sym 110233 $abc$46512$n5204
.sym 110234 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 110235 $abc$46512$n7147_1
.sym 110236 $abc$46512$n7144_1
.sym 110237 $abc$46512$n5211_1
.sym 110239 lm32_cpu.instruction_unit.icache.tmem_write_address[1]
.sym 110240 $abc$46512$n7149_1
.sym 110241 $abc$46512$n6323
.sym 110242 $abc$46512$n3608
.sym 110243 lm32_cpu.instruction_unit.icache.tmem_write_address[0]
.sym 110244 $abc$46512$n2453
.sym 110245 $abc$46512$n6321
.sym 110246 $abc$46512$n6319
.sym 110247 $abc$46512$n5185_1
.sym 110248 $abc$46512$n5177_1
.sym 110250 $abc$46512$n3683_1
.sym 110251 $abc$46512$n7969
.sym 110252 $abc$46512$n5198_1
.sym 110253 $abc$46512$n7148
.sym 110254 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 110256 $abc$46512$n3682_1
.sym 110258 lm32_cpu.instruction_unit.icache.tmem_write_address[2]
.sym 110260 $abc$46512$n7176_1
.sym 110264 lm32_cpu.pc_f[17]
.sym 110267 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 110272 $abc$46512$n5198_1
.sym 110273 $abc$46512$n5177_1
.sym 110274 $abc$46512$n5185_1
.sym 110275 $abc$46512$n5211_1
.sym 110278 $abc$46512$n3608
.sym 110280 $abc$46512$n2453
.sym 110285 $abc$46512$n5204
.sym 110286 lm32_cpu.instruction_unit.icache.tmem_write_address[0]
.sym 110287 $abc$46512$n6319
.sym 110290 lm32_cpu.instruction_unit.icache.tmem_write_address[2]
.sym 110291 $abc$46512$n6321
.sym 110292 lm32_cpu.instruction_unit.icache.tmem_write_address[1]
.sym 110293 $abc$46512$n6323
.sym 110296 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 110302 $abc$46512$n7176_1
.sym 110303 $abc$46512$n7149_1
.sym 110304 lm32_cpu.pc_f[17]
.sym 110305 $abc$46512$n3682_1
.sym 110308 $abc$46512$n3683_1
.sym 110309 $abc$46512$n7148
.sym 110310 $abc$46512$n7144_1
.sym 110311 $abc$46512$n7147_1
.sym 110312 $abc$46512$n7969
.sym 110313 sys_clk_$glb_clk
.sym 110315 $abc$46512$n3705_1
.sym 110316 $abc$46512$n3683_1
.sym 110317 $abc$46512$n3702_1
.sym 110318 $abc$46512$n3688_1
.sym 110319 $abc$46512$n7012
.sym 110320 $abc$46512$n7587
.sym 110321 $abc$46512$n6785_1
.sym 110322 $abc$46512$n7590
.sym 110328 $abc$46512$n3608
.sym 110330 lm32_cpu.instruction_unit.icache_refill_address[19]
.sym 110331 lm32_cpu.instruction_unit.icache.tmem_write_address[0]
.sym 110332 $abc$46512$n5875
.sym 110334 $abc$46512$n6319
.sym 110335 $abc$46512$n5185_1
.sym 110336 $abc$46512$n7024
.sym 110337 $abc$46512$n3704_1
.sym 110338 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 110339 lm32_cpu.pc_f[9]
.sym 110340 $abc$46512$n2458
.sym 110341 lm32_cpu.instruction_unit.icache_refill_address[4]
.sym 110342 $abc$46512$n7168_1
.sym 110343 lm32_cpu.pc_f[8]
.sym 110344 $abc$46512$n6785_1
.sym 110347 $abc$46512$n6321
.sym 110349 lm32_cpu.instruction_unit.icache.state[2]
.sym 110350 lm32_cpu.pc_f[17]
.sym 110356 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 110358 lm32_cpu.pc_f[26]
.sym 110360 $abc$46512$n3680_1
.sym 110361 $abc$46512$n6959
.sym 110362 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 110363 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 110364 storage_1[1][5]
.sym 110365 $abc$46512$n6960
.sym 110366 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.ra[3]
.sym 110369 lm32_cpu.instruction_unit.pc_a[5]
.sym 110370 lm32_cpu.instruction_unit.icache.tmem_write_address[3]
.sym 110371 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 110374 $abc$46512$n3607
.sym 110375 storage_1[5][5]
.sym 110376 $abc$46512$n7012
.sym 110377 lm32_cpu.pc_f[29]
.sym 110378 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 110379 lm32_cpu.pc_f[25]
.sym 110382 $abc$46512$n7011
.sym 110383 $abc$46512$n7993
.sym 110384 $abc$46512$n3681_1
.sym 110385 $abc$46512$n5875
.sym 110389 $abc$46512$n3607
.sym 110390 lm32_cpu.instruction_unit.icache.tmem_write_address[3]
.sym 110391 lm32_cpu.instruction_unit.pc_a[5]
.sym 110392 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.ra[3]
.sym 110398 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 110401 $abc$46512$n7012
.sym 110402 $abc$46512$n7011
.sym 110403 $abc$46512$n5875
.sym 110404 lm32_cpu.pc_f[25]
.sym 110407 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 110413 $abc$46512$n6960
.sym 110414 $abc$46512$n6959
.sym 110415 $abc$46512$n5875
.sym 110419 storage_1[1][5]
.sym 110420 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 110421 storage_1[5][5]
.sym 110422 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 110427 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 110431 $abc$46512$n3681_1
.sym 110432 $abc$46512$n3680_1
.sym 110433 lm32_cpu.pc_f[29]
.sym 110434 lm32_cpu.pc_f[26]
.sym 110435 $abc$46512$n7993
.sym 110436 sys_clk_$glb_clk
.sym 110440 $abc$46512$n5108
.sym 110441 $abc$46512$n5110
.sym 110442 $abc$46512$n5112
.sym 110443 $abc$46512$n5114
.sym 110444 $abc$46512$n5116
.sym 110445 $abc$46512$n5118
.sym 110447 $abc$46512$n6960
.sym 110450 $abc$46512$n5431_1
.sym 110452 lm32_cpu.pc_f[28]
.sym 110453 lm32_cpu.pc_f[27]
.sym 110454 lm32_cpu.pc_f[26]
.sym 110455 lm32_cpu.instruction_unit.icache_refill_address[27]
.sym 110457 lm32_cpu.instruction_unit.pc_a[5]
.sym 110458 $abc$46512$n5875
.sym 110459 lm32_cpu.instruction_unit.icache_refill_address[14]
.sym 110461 $abc$46512$n5444
.sym 110462 $abc$46512$n5132
.sym 110463 lm32_cpu.pc_f[16]
.sym 110464 lm32_cpu.instruction_unit.icache_refill_address[9]
.sym 110465 lm32_cpu.instruction_unit.restart_address[8]
.sym 110466 spiflash_bus_adr[5]
.sym 110468 lm32_cpu.pc_f[21]
.sym 110469 lm32_cpu.instruction_unit.icache.tmem_write_address[3]
.sym 110470 lm32_cpu.instruction_unit.icache_restart_request
.sym 110472 lm32_cpu.instruction_unit.icache_refill_address[6]
.sym 110473 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 110480 lm32_cpu.instruction_unit.restart_address[12]
.sym 110482 lm32_cpu.load_store_unit.d_adr_o[17]
.sym 110483 lm32_cpu.pc_f[23]
.sym 110484 lm32_cpu.instruction_unit.pc_a[3]
.sym 110485 $abc$46512$n5235
.sym 110488 lm32_cpu.instruction_unit.icache_restart_request
.sym 110490 $abc$46512$n5464
.sym 110491 $abc$46512$n5462
.sym 110492 lm32_cpu.instruction_unit.pc_a[7]
.sym 110493 grant
.sym 110497 $abc$46512$n2453
.sym 110499 $abc$46512$n5128
.sym 110500 $abc$46512$n3609
.sym 110501 lm32_cpu.instruction_unit.pc_a[5]
.sym 110502 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.ra[3]
.sym 110506 $abc$46512$n4964
.sym 110507 lm32_cpu.branch_target_d[1]
.sym 110508 lm32_cpu.instruction_unit.i_adr_o[17]
.sym 110510 $abc$46512$n3607
.sym 110512 $abc$46512$n4964
.sym 110514 $abc$46512$n5235
.sym 110515 lm32_cpu.branch_target_d[1]
.sym 110518 grant
.sym 110519 lm32_cpu.instruction_unit.i_adr_o[17]
.sym 110520 lm32_cpu.load_store_unit.d_adr_o[17]
.sym 110524 lm32_cpu.instruction_unit.icache_restart_request
.sym 110525 lm32_cpu.instruction_unit.restart_address[12]
.sym 110526 $abc$46512$n5128
.sym 110530 $abc$46512$n3609
.sym 110531 $abc$46512$n5464
.sym 110532 $abc$46512$n5462
.sym 110536 lm32_cpu.pc_f[23]
.sym 110542 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.ra[3]
.sym 110543 lm32_cpu.instruction_unit.pc_a[5]
.sym 110545 $abc$46512$n3607
.sym 110548 lm32_cpu.instruction_unit.pc_a[7]
.sym 110556 lm32_cpu.instruction_unit.pc_a[3]
.sym 110558 $abc$46512$n2453
.sym 110559 sys_clk_$glb_clk
.sym 110560 lm32_cpu.rst_i_$glb_sr
.sym 110561 $abc$46512$n5120
.sym 110562 $abc$46512$n5122
.sym 110563 $abc$46512$n5124
.sym 110564 $abc$46512$n5126
.sym 110565 $abc$46512$n5128
.sym 110566 $abc$46512$n5130
.sym 110567 $abc$46512$n5132
.sym 110568 $abc$46512$n5134
.sym 110572 spiflash_bus_adr[4]
.sym 110573 lm32_cpu.instruction_unit.icache_refill_address[25]
.sym 110574 lm32_cpu.instruction_unit.restart_address[12]
.sym 110575 lm32_cpu.instruction_unit.icache_refill_address[14]
.sym 110576 $abc$46512$n5110
.sym 110577 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 110578 lm32_cpu.instruction_unit.icache_refill_address[24]
.sym 110581 lm32_cpu.pc_f[24]
.sym 110583 lm32_cpu.pc_f[1]
.sym 110585 lm32_cpu.pc_f[6]
.sym 110586 $abc$46512$n5183_1
.sym 110588 lm32_cpu.pc_f[22]
.sym 110589 lm32_cpu.instruction_unit.restart_address[28]
.sym 110590 $abc$46512$n5471_1
.sym 110591 $abc$46512$n6350
.sym 110592 $abc$46512$n2592
.sym 110593 lm32_cpu.pc_f[29]
.sym 110594 lm32_cpu.pc_f[18]
.sym 110595 $abc$46512$n8627
.sym 110596 $auto$alumacc.cc:474:replace_alu$4528.C[29]
.sym 110603 $auto$alumacc.cc:474:replace_alu$4528.C[29]
.sym 110604 $abc$46512$n3607
.sym 110606 lm32_cpu.instruction_unit.restart_address[29]
.sym 110607 $abc$46512$n5162
.sym 110608 $abc$46512$n4964
.sym 110609 lm32_cpu.instruction_unit.branch_predict_address_d[26]
.sym 110610 $abc$46512$n5234_1
.sym 110612 $abc$46512$n3609
.sym 110613 lm32_cpu.instruction_unit.icache_restart_request
.sym 110614 $abc$46512$n5471_1
.sym 110615 $abc$46512$n5236_1
.sym 110616 lm32_cpu.pc_f[29]
.sym 110619 lm32_cpu.pc_x[9]
.sym 110621 lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra[7]
.sym 110623 lm32_cpu.instruction_unit.pc_a[7]
.sym 110625 lm32_cpu.instruction_unit.restart_address[8]
.sym 110626 $abc$46512$n5120
.sym 110628 lm32_cpu.instruction_unit.restart_address[13]
.sym 110631 $abc$46512$n5130
.sym 110635 $abc$46512$n5236_1
.sym 110636 $abc$46512$n3609
.sym 110638 $abc$46512$n5234_1
.sym 110641 lm32_cpu.instruction_unit.branch_predict_address_d[26]
.sym 110643 $abc$46512$n5471_1
.sym 110644 $abc$46512$n4964
.sym 110647 $abc$46512$n5130
.sym 110649 lm32_cpu.instruction_unit.icache_restart_request
.sym 110650 lm32_cpu.instruction_unit.restart_address[13]
.sym 110655 lm32_cpu.pc_x[9]
.sym 110659 lm32_cpu.instruction_unit.icache_restart_request
.sym 110660 $abc$46512$n5162
.sym 110661 lm32_cpu.instruction_unit.restart_address[29]
.sym 110665 lm32_cpu.pc_f[29]
.sym 110667 $auto$alumacc.cc:474:replace_alu$4528.C[29]
.sym 110671 lm32_cpu.instruction_unit.icache_restart_request
.sym 110672 lm32_cpu.instruction_unit.restart_address[8]
.sym 110674 $abc$46512$n5120
.sym 110677 lm32_cpu.instruction_unit.pc_a[7]
.sym 110679 lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra[7]
.sym 110680 $abc$46512$n3607
.sym 110681 $abc$46512$n2450_$glb_ce
.sym 110682 sys_clk_$glb_clk
.sym 110683 lm32_cpu.rst_i_$glb_sr
.sym 110684 $abc$46512$n5136
.sym 110685 $abc$46512$n5138
.sym 110686 $abc$46512$n5140
.sym 110687 $abc$46512$n5142
.sym 110688 $abc$46512$n5144
.sym 110689 $abc$46512$n5146
.sym 110690 $abc$46512$n5148
.sym 110691 $abc$46512$n5150
.sym 110692 lm32_cpu.instruction_unit.restart_address[18]
.sym 110693 lm32_cpu.pc_f[10]
.sym 110696 $abc$46512$n6346
.sym 110698 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 110699 $PACKER_VCC_NET_$glb_clk
.sym 110700 $abc$46512$n5439_1
.sym 110702 $abc$46512$n5419
.sym 110703 $abc$46512$n5236_1
.sym 110704 lm32_cpu.pc_m[9]
.sym 110705 $abc$46512$n6329
.sym 110707 $abc$46512$n5216_1
.sym 110708 lm32_cpu.instruction_unit.icache_refill_address[3]
.sym 110709 lm32_cpu.instruction_unit.icache.refill_offset[0]
.sym 110710 $abc$46512$n5407_1
.sym 110712 lm32_cpu.pc_f[1]
.sym 110713 lm32_cpu.instruction_unit.icache_restart_request
.sym 110714 $abc$46512$n6672
.sym 110715 $abc$46512$n2507
.sym 110717 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.ra[0]
.sym 110718 lm32_cpu.instruction_unit.icache_refill_address[8]
.sym 110719 $abc$46512$n6350
.sym 110726 lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra[2]
.sym 110727 lm32_cpu.instruction_unit.pc_a[2]
.sym 110728 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.ra[0]
.sym 110730 $abc$46512$n3609
.sym 110731 storage_1[15][2]
.sym 110732 $abc$46512$n5201
.sym 110733 lm32_cpu.pc_f[16]
.sym 110734 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 110735 storage_1[14][2]
.sym 110736 $abc$46512$n5203
.sym 110738 $abc$46512$n3607
.sym 110739 lm32_cpu.instruction_unit.restart_address[23]
.sym 110742 lm32_cpu.instruction_unit.icache_restart_request
.sym 110745 lm32_cpu.pc_f[9]
.sym 110751 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 110752 $abc$46512$n2592
.sym 110753 lm32_cpu.pc_f[29]
.sym 110756 $abc$46512$n5150
.sym 110758 $abc$46512$n3607
.sym 110759 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.ra[0]
.sym 110760 lm32_cpu.instruction_unit.pc_a[2]
.sym 110765 lm32_cpu.instruction_unit.pc_a[2]
.sym 110766 lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra[2]
.sym 110767 $abc$46512$n3607
.sym 110770 $abc$46512$n5203
.sym 110771 $abc$46512$n3609
.sym 110773 $abc$46512$n5201
.sym 110776 lm32_cpu.pc_f[29]
.sym 110785 lm32_cpu.pc_f[16]
.sym 110788 lm32_cpu.instruction_unit.icache_restart_request
.sym 110790 lm32_cpu.instruction_unit.restart_address[23]
.sym 110791 $abc$46512$n5150
.sym 110794 lm32_cpu.pc_f[9]
.sym 110800 storage_1[14][2]
.sym 110801 storage_1[15][2]
.sym 110802 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 110803 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 110804 $abc$46512$n2592
.sym 110805 sys_clk_$glb_clk
.sym 110807 $abc$46512$n5152
.sym 110808 $abc$46512$n5154
.sym 110809 $abc$46512$n5156
.sym 110810 $abc$46512$n5158
.sym 110811 $abc$46512$n5160
.sym 110812 $auto$alumacc.cc:474:replace_alu$4528.C[29]
.sym 110813 lm32_cpu.instruction_unit.bus_error_f
.sym 110814 $abc$46512$n5407_1
.sym 110815 lm32_cpu.instruction_unit.icache_refill_address[16]
.sym 110818 lm32_cpu.instruction_unit.icache_refill_address[16]
.sym 110822 $abc$46512$n5203
.sym 110823 $abc$46512$n6340
.sym 110824 lm32_cpu.pc_f[20]
.sym 110825 $abc$46512$n5467_1
.sym 110827 lm32_cpu.pc_f[17]
.sym 110829 lm32_cpu.instruction_unit.icache_refill_address[16]
.sym 110831 lm32_cpu.pc_f[9]
.sym 110834 lm32_cpu.instruction_unit.icache_refill_address[29]
.sym 110837 $abc$46512$n2956
.sym 110839 $abc$46512$n6321
.sym 110840 $abc$46512$n6338
.sym 110841 shared_dat_r[14]
.sym 110842 lm32_cpu.instruction_unit.icache_refill_address[4]
.sym 110848 $abc$46512$n6319
.sym 110849 $abc$46512$n6340
.sym 110851 $abc$46512$n6321
.sym 110855 lm32_cpu.instruction_unit.restart_address[27]
.sym 110856 lm32_cpu.instruction_unit.pc_a[3]
.sym 110861 lm32_cpu.instruction_unit.restart_address[28]
.sym 110862 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.ra[1]
.sym 110863 $abc$46512$n6325
.sym 110866 $abc$46512$n3607
.sym 110867 $abc$46512$n5158
.sym 110873 lm32_cpu.instruction_unit.icache_restart_request
.sym 110876 $abc$46512$n5160
.sym 110877 lm32_cpu.instruction_unit.icache_refill_data[14]
.sym 110881 lm32_cpu.instruction_unit.icache_restart_request
.sym 110882 $abc$46512$n5160
.sym 110883 lm32_cpu.instruction_unit.restart_address[28]
.sym 110887 $abc$46512$n6340
.sym 110893 $abc$46512$n6319
.sym 110899 lm32_cpu.instruction_unit.pc_a[3]
.sym 110900 $abc$46512$n3607
.sym 110901 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.ra[1]
.sym 110907 lm32_cpu.instruction_unit.icache_refill_data[14]
.sym 110912 $abc$46512$n6325
.sym 110918 $abc$46512$n6321
.sym 110923 lm32_cpu.instruction_unit.restart_address[27]
.sym 110925 $abc$46512$n5158
.sym 110926 lm32_cpu.instruction_unit.icache_restart_request
.sym 110928 sys_clk_$glb_clk
.sym 110931 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 110932 $abc$46512$n6321
.sym 110933 lm32_cpu.instruction_unit.icache_refill_request
.sym 110934 lm32_cpu.instruction_unit.icache_refill_data[25]
.sym 110935 lm32_cpu.instruction_unit.icache_refill_data[14]
.sym 110936 lm32_cpu.instruction_unit.icache_refill_data[30]
.sym 110938 lm32_cpu.instruction_unit.pc_a[3]
.sym 110943 lm32_cpu.pc_x[9]
.sym 110944 sram_bus_dat_w[4]
.sym 110945 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 110947 lm32_cpu.pc_f[24]
.sym 110948 lm32_cpu.pc_f[27]
.sym 110949 lm32_cpu.pc_f[28]
.sym 110950 storage_1[15][2]
.sym 110951 lm32_cpu.instruction_unit.restart_address[27]
.sym 110952 storage_1[15][5]
.sym 110953 lm32_cpu.pc_f[26]
.sym 110956 spiflash_sr[27]
.sym 110957 $abc$46512$n2507
.sym 110958 spiflash_bus_adr[5]
.sym 110959 $abc$46512$n5840
.sym 110960 spiflash_sr[25]
.sym 110961 lm32_cpu.instruction_unit.icache_refill_data[6]
.sym 110962 $abc$46512$n6035
.sym 110963 lm32_cpu.instruction_unit.icache_refill_address[2]
.sym 110964 lm32_cpu.instruction_unit.restart_address[8]
.sym 110972 $abc$46512$n6522
.sym 110974 $abc$46512$n6350
.sym 110976 grant
.sym 110977 lm32_cpu.instruction_unit.pc_a[1]
.sym 110978 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 110981 lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra[1]
.sym 110982 lm32_cpu.instruction_unit.pc_a[0]
.sym 110983 lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra[0]
.sym 110986 spiflash_sr[25]
.sym 110988 $abc$46512$n3589
.sym 110989 $abc$46512$n2528
.sym 110991 lm32_cpu.load_store_unit.d_adr_o[19]
.sym 110993 lm32_cpu.instruction_unit.i_adr_o[19]
.sym 110994 lm32_cpu.instruction_unit.icache_refill_address[7]
.sym 110996 slave_sel_r[2]
.sym 110997 lm32_cpu.instruction_unit.icache.refill_offset[0]
.sym 110998 $abc$46512$n5232
.sym 111000 $abc$46512$n5226
.sym 111002 $abc$46512$n3607
.sym 111004 lm32_cpu.instruction_unit.i_adr_o[19]
.sym 111005 grant
.sym 111006 lm32_cpu.load_store_unit.d_adr_o[19]
.sym 111010 $abc$46512$n3589
.sym 111011 spiflash_sr[25]
.sym 111012 $abc$46512$n6522
.sym 111013 slave_sel_r[2]
.sym 111016 lm32_cpu.instruction_unit.pc_a[1]
.sym 111017 lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra[1]
.sym 111018 $abc$46512$n3607
.sym 111022 lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra[1]
.sym 111023 lm32_cpu.instruction_unit.pc_a[1]
.sym 111024 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 111025 $abc$46512$n3607
.sym 111028 lm32_cpu.instruction_unit.pc_a[0]
.sym 111030 $abc$46512$n3607
.sym 111031 lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra[0]
.sym 111034 lm32_cpu.instruction_unit.icache.refill_offset[0]
.sym 111035 lm32_cpu.instruction_unit.pc_a[0]
.sym 111036 lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra[0]
.sym 111037 $abc$46512$n3607
.sym 111041 lm32_cpu.instruction_unit.icache_refill_address[7]
.sym 111046 $abc$46512$n6350
.sym 111047 $abc$46512$n5226
.sym 111048 lm32_cpu.instruction_unit.icache_refill_address[7]
.sym 111049 $abc$46512$n5232
.sym 111050 $abc$46512$n2528
.sym 111051 sys_clk_$glb_clk
.sym 111052 lm32_cpu.rst_i_$glb_sr
.sym 111053 lm32_cpu.load_store_unit.wb_data_m[30]
.sym 111054 lm32_cpu.instruction_unit.icache_refill_address[29]
.sym 111055 lm32_cpu.load_store_unit.wb_data_m[14]
.sym 111057 lm32_cpu.load_store_unit.wb_data_m[25]
.sym 111060 lm32_cpu.load_store_unit.wb_data_m[13]
.sym 111073 lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra[7]
.sym 111075 $abc$46512$n6317
.sym 111078 $abc$46512$n6338
.sym 111081 $PACKER_VCC_NET
.sym 111085 $abc$46512$n5685
.sym 111086 $abc$46512$n8627
.sym 111087 $PACKER_GND_NET
.sym 111088 lm32_cpu.load_store_unit.d_dat_o[10]
.sym 111094 spiflash_sr[30]
.sym 111095 $abc$46512$n5240_1
.sym 111096 $abc$46512$n5237_1
.sym 111097 $abc$46512$n5225_1
.sym 111098 $abc$46512$n6336
.sym 111099 $abc$46512$n6562
.sym 111101 $abc$46512$n6340
.sym 111102 $abc$46512$n6346
.sym 111104 $abc$46512$n6338
.sym 111105 lm32_cpu.instruction_unit.icache_refill_request
.sym 111106 $abc$46512$n6342
.sym 111107 $abc$46512$n3589
.sym 111108 slave_sel_r[2]
.sym 111109 $abc$46512$n6344
.sym 111110 $abc$46512$n5243_1
.sym 111112 lm32_cpu.instruction_unit.icache_refill_address[4]
.sym 111119 lm32_cpu.instruction_unit.icache_refill_address[3]
.sym 111122 $abc$46512$n6035
.sym 111123 lm32_cpu.instruction_unit.icache_refill_address[2]
.sym 111124 lm32_cpu.instruction_unit.icache_refill_address[5]
.sym 111127 lm32_cpu.instruction_unit.icache_refill_address[3]
.sym 111128 $abc$46512$n6342
.sym 111129 lm32_cpu.instruction_unit.icache_refill_address[2]
.sym 111130 $abc$46512$n6340
.sym 111133 $abc$46512$n6346
.sym 111134 $abc$46512$n6344
.sym 111135 lm32_cpu.instruction_unit.icache_refill_address[5]
.sym 111136 lm32_cpu.instruction_unit.icache_refill_address[4]
.sym 111140 $abc$46512$n6338
.sym 111145 $abc$46512$n5225_1
.sym 111146 $abc$46512$n5237_1
.sym 111147 $abc$46512$n5240_1
.sym 111148 $abc$46512$n5243_1
.sym 111153 $abc$46512$n6336
.sym 111157 slave_sel_r[2]
.sym 111158 spiflash_sr[30]
.sym 111159 $abc$46512$n6562
.sym 111160 $abc$46512$n3589
.sym 111169 $abc$46512$n6035
.sym 111170 lm32_cpu.instruction_unit.icache_refill_request
.sym 111174 sys_clk_$glb_clk
.sym 111176 $abc$46512$n7062_1
.sym 111179 $abc$46512$n7074_1
.sym 111181 lm32_cpu.instruction_unit.i_adr_o[29]
.sym 111182 lm32_cpu.instruction_unit.i_adr_o[16]
.sym 111187 $abc$46512$n7068_1
.sym 111188 $abc$46512$n7555
.sym 111191 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 111192 shared_dat_r[13]
.sym 111193 $abc$46512$n2528
.sym 111194 count[12]
.sym 111199 lm32_cpu.memop_pc_w[9]
.sym 111200 lm32_cpu.load_store_unit.d_dat_o[12]
.sym 111202 spiflash_bus_adr[2]
.sym 111203 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 111204 lm32_cpu.instruction_unit.icache_refill_address[2]
.sym 111205 lm32_cpu.instruction_unit.icache_refill_address[3]
.sym 111206 lm32_cpu.instruction_unit.icache_refill_address[8]
.sym 111207 spiflash_bus_adr[3]
.sym 111209 lm32_cpu.instruction_unit.icache.refill_offset[0]
.sym 111211 $abc$46512$n2507
.sym 111218 $abc$46512$n5683
.sym 111219 spiflash_sr[12]
.sym 111220 spiflash_bus_adr[2]
.sym 111222 lm32_cpu.instruction_unit.icache_refill_data[29]
.sym 111223 spiflash_sr[11]
.sym 111225 $abc$46512$n5687
.sym 111227 spiflash_sr[24]
.sym 111228 $abc$46512$n2811
.sym 111231 spiflash_bus_adr[3]
.sym 111232 $abc$46512$n5161_1
.sym 111236 spiflash_sr[25]
.sym 111237 $abc$46512$n5167_1
.sym 111238 $abc$46512$n5695
.sym 111241 spiflash_sr[26]
.sym 111245 $abc$46512$n5685
.sym 111247 spiflash_sr[30]
.sym 111250 $abc$46512$n5167_1
.sym 111251 $abc$46512$n5685
.sym 111252 $abc$46512$n5161_1
.sym 111253 spiflash_sr[25]
.sym 111256 $abc$46512$n5687
.sym 111257 $abc$46512$n5161_1
.sym 111258 spiflash_sr[26]
.sym 111259 $abc$46512$n5167_1
.sym 111262 $abc$46512$n5167_1
.sym 111263 spiflash_bus_adr[2]
.sym 111264 spiflash_sr[11]
.sym 111268 spiflash_sr[24]
.sym 111269 $abc$46512$n5167_1
.sym 111270 $abc$46512$n5683
.sym 111271 $abc$46512$n5161_1
.sym 111274 $abc$46512$n5167_1
.sym 111275 spiflash_sr[30]
.sym 111276 $abc$46512$n5161_1
.sym 111277 $abc$46512$n5695
.sym 111289 lm32_cpu.instruction_unit.icache_refill_data[29]
.sym 111293 $abc$46512$n5167_1
.sym 111294 spiflash_bus_adr[3]
.sym 111295 spiflash_sr[12]
.sym 111296 $abc$46512$n2811
.sym 111297 sys_clk_$glb_clk
.sym 111298 sys_rst_$glb_sr
.sym 111300 storage_1[5][6]
.sym 111302 sram_bus_dat_w[3]
.sym 111321 spiflash_sr[31]
.sym 111330 $abc$46512$n2528
.sym 111333 shared_dat_r[14]
.sym 111334 lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra[6]
.sym 111342 $abc$46512$n7969
.sym 111345 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 111354 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 111360 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 111361 $abc$46512$n5683
.sym 111362 storage_1[1][6]
.sym 111365 storage_1[5][6]
.sym 111368 grant
.sym 111374 grant
.sym 111381 $abc$46512$n5683
.sym 111409 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 111415 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 111416 storage_1[1][6]
.sym 111417 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 111418 storage_1[5][6]
.sym 111419 $abc$46512$n7969
.sym 111420 sys_clk_$glb_clk
.sym 111426 storage[0][3]
.sym 111427 basesoc_uart_phy_tx_reg[7]
.sym 111429 storage[0][2]
.sym 111434 $abc$46512$n135
.sym 111435 $abc$46512$n2811
.sym 111441 $abc$46512$n7998
.sym 111445 storage_1[8][5]
.sym 111446 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 111449 $abc$46512$n7123_1
.sym 111450 regs1
.sym 111451 $abc$46512$n5840
.sym 111452 $abc$46512$n7993
.sym 111453 $abc$46512$n7119_1
.sym 111455 lm32_cpu.instruction_unit.restart_address[8]
.sym 111457 $abc$46512$n2507
.sym 111463 lm32_cpu.load_store_unit.d_dat_o[9]
.sym 111474 $abc$46512$n8013
.sym 111475 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 111480 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 111502 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 111508 lm32_cpu.load_store_unit.d_dat_o[9]
.sym 111521 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 111542 $abc$46512$n8013
.sym 111543 sys_clk_$glb_clk
.sym 111545 regs1
.sym 111546 $abc$46512$n7164_1
.sym 111547 $abc$46512$n7581
.sym 111548 $abc$46512$n7166
.sym 111550 lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra[6]
.sym 111551 regs0
.sym 111552 $abc$46512$n7124_1
.sym 111558 storage_1[8][4]
.sym 111559 $PACKER_VCC_NET_$glb_clk
.sym 111561 $abc$46512$n7075_1
.sym 111562 $PACKER_VCC_NET
.sym 111564 $abc$46512$n5695
.sym 111567 $abc$46512$n7066_1
.sym 111569 $abc$46512$n3589
.sym 111573 $PACKER_VCC_NET
.sym 111574 $abc$46512$n8009
.sym 111576 lm32_cpu.load_store_unit.d_dat_o[10]
.sym 111586 spiflash_sr[14]
.sym 111588 lm32_cpu.load_store_unit.d_dat_o[11]
.sym 111590 storage[9][1]
.sym 111594 $abc$46512$n3589
.sym 111598 grant
.sym 111599 $abc$46512$n424
.sym 111600 slave_sel_r[2]
.sym 111604 $abc$46512$n6434_1
.sym 111612 basesoc_sram_we[1]
.sym 111627 basesoc_sram_we[1]
.sym 111633 lm32_cpu.load_store_unit.d_dat_o[11]
.sym 111634 grant
.sym 111649 $abc$46512$n3589
.sym 111650 spiflash_sr[14]
.sym 111651 slave_sel_r[2]
.sym 111652 $abc$46512$n6434_1
.sym 111664 storage[9][1]
.sym 111666 sys_clk_$glb_clk
.sym 111667 $abc$46512$n424
.sym 111668 lm32_cpu.instruction_unit.restart_address[10]
.sym 111670 $abc$46512$n8629
.sym 111672 lm32_cpu.instruction_unit.restart_address[8]
.sym 111683 sram_bus_dat_w[2]
.sym 111684 $abc$46512$n8646
.sym 111685 $abc$46512$n7124_1
.sym 111688 $abc$46512$n7160
.sym 111689 $abc$46512$n7129_1
.sym 111690 spiflash_sr[14]
.sym 111691 $abc$46512$n7095_1
.sym 111692 sys_rst
.sym 111693 spiflash_bus_dat_w[11]
.sym 111694 lm32_cpu.instruction_unit.icache_refill_address[8]
.sym 111699 $abc$46512$n8619
.sym 111700 lm32_cpu.load_store_unit.d_dat_o[12]
.sym 111702 spiflash_bus_adr[2]
.sym 111716 storage[9][1]
.sym 111717 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 111718 lm32_cpu.load_store_unit.d_dat_o[14]
.sym 111720 storage[11][1]
.sym 111723 lm32_cpu.load_store_unit.d_dat_o[8]
.sym 111736 lm32_cpu.load_store_unit.d_dat_o[10]
.sym 111740 $abc$46512$n7068_1
.sym 111742 lm32_cpu.load_store_unit.d_dat_o[10]
.sym 111760 storage[9][1]
.sym 111761 storage[11][1]
.sym 111762 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 111763 $abc$46512$n7068_1
.sym 111766 lm32_cpu.load_store_unit.d_dat_o[14]
.sym 111781 lm32_cpu.load_store_unit.d_dat_o[8]
.sym 111789 sys_clk_$glb_clk
.sym 111790 $abc$46512$n135_$glb_sr
.sym 111792 storage[0][1]
.sym 111793 $abc$46512$n7127_1
.sym 111795 storage[0][7]
.sym 111796 storage[0][0]
.sym 111797 storage[0][6]
.sym 111798 storage[0][5]
.sym 111806 storage[11][1]
.sym 111813 $abc$46512$n6025
.sym 111815 $abc$46512$n19
.sym 111819 lm32_cpu.load_store_unit.d_dat_o[13]
.sym 111822 $abc$46512$n7131_1
.sym 111823 $abc$46512$n8644
.sym 111824 $abc$46512$n6022
.sym 111825 spiflash_bus_dat_w[12]
.sym 111826 $abc$46512$n8638
.sym 111833 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 111835 sram_bus_dat_w[6]
.sym 111840 sram_bus_dat_w[4]
.sym 111843 $abc$46512$n7998
.sym 111844 $abc$46512$n8009
.sym 111850 grant
.sym 111852 sys_rst
.sym 111860 lm32_cpu.load_store_unit.d_dat_o[12]
.sym 111871 lm32_cpu.load_store_unit.d_dat_o[12]
.sym 111874 grant
.sym 111878 $abc$46512$n8009
.sym 111883 sram_bus_dat_w[6]
.sym 111889 sys_rst
.sym 111892 sram_bus_dat_w[4]
.sym 111909 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 111911 $abc$46512$n7998
.sym 111912 sys_clk_$glb_clk
.sym 111916 $abc$46512$n8000
.sym 111917 $abc$46512$n8632
.sym 111921 storage[4][6]
.sym 111929 sram_bus_dat_w[6]
.sym 111931 storage[0][5]
.sym 111933 $abc$46512$n7054
.sym 111934 lm32_cpu.load_store_unit.d_dat_o[13]
.sym 111936 $abc$46512$n19
.sym 111937 sram_bus_dat_w[0]
.sym 111940 $abc$46512$n7119_1
.sym 111949 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 111959 lm32_cpu.load_store_unit.d_dat_o[11]
.sym 111966 lm32_cpu.load_store_unit.d_dat_o[9]
.sym 111970 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 111972 lm32_cpu.load_store_unit.d_dat_o[12]
.sym 111979 lm32_cpu.load_store_unit.d_dat_o[13]
.sym 111988 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 112003 lm32_cpu.load_store_unit.d_dat_o[13]
.sym 112006 lm32_cpu.load_store_unit.d_dat_o[12]
.sym 112019 lm32_cpu.load_store_unit.d_dat_o[9]
.sym 112026 lm32_cpu.load_store_unit.d_dat_o[11]
.sym 112035 sys_clk_$glb_clk
.sym 112036 $abc$46512$n135_$glb_sr
.sym 112038 $abc$46512$n7118_1
.sym 112041 storage[8][5]
.sym 112042 storage[8][3]
.sym 112044 $abc$46512$n7119_1
.sym 112048 spiflash_bus_adr[4]
.sym 112052 $PACKER_VCC_NET
.sym 112063 sram_bus_dat_w[1]
.sym 112068 storage[10][5]
.sym 112080 $abc$46512$n8000
.sym 112081 storage_1[9][0]
.sym 112086 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 112092 storage_1[13][0]
.sym 112093 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 112112 storage_1[13][0]
.sym 112113 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 112114 storage_1[9][0]
.sym 112131 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 112157 $abc$46512$n8000
.sym 112158 sys_clk_$glb_clk
.sym 112161 storage[14][5]
.sym 112163 $abc$46512$n8644
.sym 112166 storage[14][2]
.sym 112174 $abc$46512$n8640
.sym 112175 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 112176 sram_bus_dat_w[2]
.sym 112177 sram_bus_dat_w[0]
.sym 112187 $abc$46512$n5067_1
.sym 112188 $abc$46512$n2639
.sym 112189 sys_rst
.sym 112190 sram_bus_dat_w[7]
.sym 112223 sram_bus_dat_w[1]
.sym 112228 $abc$46512$n8644
.sym 112255 sram_bus_dat_w[1]
.sym 112280 $abc$46512$n8644
.sym 112281 sys_clk_$glb_clk
.sym 112283 $abc$46512$n2639
.sym 112285 $abc$46512$n2639
.sym 112286 storage[10][5]
.sym 112288 storage[10][0]
.sym 112289 $abc$46512$n6682
.sym 112291 $abc$46512$n7960
.sym 112301 $abc$46512$n7960
.sym 112308 basesoc_uart_phy_uart_clk_txen
.sym 112317 spiflash_bus_dat_w[12]
.sym 112318 basesoc_uart_phy_tx_busy
.sym 112331 $abc$46512$n5067_1
.sym 112346 $abc$46512$n6682
.sym 112349 sys_rst
.sym 112354 $abc$46512$n2647
.sym 112365 $abc$46512$n5067_1
.sym 112366 $abc$46512$n6682
.sym 112383 $abc$46512$n6682
.sym 112399 $abc$46512$n2647
.sym 112402 sys_rst
.sym 112404 sys_clk_$glb_clk
.sym 112405 sys_rst_$glb_sr
.sym 112408 $abc$46512$n7244
.sym 112409 $auto$alumacc.cc:474:replace_alu$4477.C[3]
.sym 112410 basesoc_uart_phy_tx_bitcount[2]
.sym 112411 $abc$46512$n7246
.sym 112412 $abc$46512$n5071_1
.sym 112413 basesoc_uart_phy_tx_bitcount[3]
.sym 112420 sram_bus_dat_w[4]
.sym 112428 sram_bus_dat_w[0]
.sym 112434 sram_bus_dat_w[7]
.sym 112448 $abc$46512$n2658
.sym 112449 $abc$46512$n2658
.sym 112450 $abc$46512$n2647
.sym 112470 $abc$46512$n443
.sym 112493 $abc$46512$n2658
.sym 112500 $abc$46512$n2647
.sym 112505 $abc$46512$n443
.sym 112526 $abc$46512$n2658
.sym 112527 sys_clk_$glb_clk
.sym 112528 sys_rst_$glb_sr
.sym 112529 basesoc_uart_phy_uart_clk_txen
.sym 112549 basesoc_uart_phy_tx_busy
.sym 112556 basesoc_uart_phy_tx_busy
.sym 112670 $abc$46512$n7080
.sym 112673 sram_bus_dat_w[0]
.sym 112887 $abc$46512$n3670_1
.sym 112890 $abc$46512$n3670_1
.sym 113006 $abc$46512$n3568
.sym 113007 $abc$46512$n2841
.sym 113008 $abc$46512$n122
.sym 113013 sys_rst
.sym 113041 $abc$46512$n2841
.sym 113043 por_rst
.sym 113065 $abc$46512$n3372
.sym 113162 reset_delay[6]
.sym 113164 $abc$46512$n50
.sym 113165 reset_delay[11]
.sym 113167 $abc$46512$n7258
.sym 113168 $abc$46512$n58
.sym 113169 sys_rst
.sym 113228 $abc$46512$n2840
.sym 113257 $abc$46512$n2840
.sym 113285 $abc$46512$n3569
.sym 113286 $abc$46512$n2840
.sym 113289 reset_delay[9]
.sym 113290 $abc$46512$n56
.sym 113300 reset_delay[11]
.sym 113302 $abc$46512$n3670_1
.sym 113307 $PACKER_VCC_NET_$glb_clk
.sym 113317 $PACKER_VCC_NET_$glb_clk
.sym 113320 $abc$46512$n2530
.sym 113332 lm32_cpu.load_store_unit.store_data_m[26]
.sym 113341 sys_rst
.sym 113355 $abc$46512$n4510
.sym 113361 lm32_cpu.load_store_unit.store_data_m[26]
.sym 113366 sys_rst
.sym 113373 sys_rst
.sym 113392 $abc$46512$n4510
.sym 113426 por_rst
.sym 113429 $PACKER_VCC_NET_$glb_clk
.sym 113434 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 113442 lm32_cpu.instruction_unit.icache.refill_offset[0]
.sym 113462 $abc$46512$n4510
.sym 113474 lm32_cpu.load_store_unit.d_dat_o[30]
.sym 113476 $abc$46512$n3670_1
.sym 113484 lm32_cpu.load_store_unit.d_dat_o[30]
.sym 113494 $abc$46512$n3670_1
.sym 113501 $abc$46512$n3670_1
.sym 113513 $abc$46512$n4510
.sym 113536 spiflash_bus_adr[4]
.sym 113542 $abc$46512$n5124
.sym 113545 sram_bus_dat_w[6]
.sym 113549 $abc$46512$n443
.sym 113550 $abc$46512$n4510
.sym 113552 $abc$46512$n3670_1
.sym 113555 lm32_cpu.instruction_unit.icache_refill_ready
.sym 113560 por_rst
.sym 113561 $abc$46512$n8284
.sym 113562 $abc$46512$n2593
.sym 113563 storage[13][2]
.sym 113564 sram_bus_dat_w[7]
.sym 113575 $abc$46512$n3846
.sym 113579 $abc$46512$n4905_1
.sym 113580 $abc$46512$n4931
.sym 113583 $abc$46512$n3670_1
.sym 113585 $abc$46512$n4939
.sym 113587 $abc$46512$n4923_1
.sym 113589 $PACKER_VCC_NET_$glb_clk
.sym 113590 $abc$46512$n2530
.sym 113592 $abc$46512$n4938_1
.sym 113598 $auto$alumacc.cc:474:replace_alu$4519.C[5]
.sym 113599 $abc$46512$n8286
.sym 113603 lm32_cpu.mc_arithmetic.cycles[5]
.sym 113611 $abc$46512$n4905_1
.sym 113613 $abc$46512$n4931
.sym 113614 $abc$46512$n4923_1
.sym 113617 $abc$46512$n3670_1
.sym 113623 $auto$alumacc.cc:474:replace_alu$4519.C[5]
.sym 113625 $PACKER_VCC_NET_$glb_clk
.sym 113626 lm32_cpu.mc_arithmetic.cycles[5]
.sym 113629 $abc$46512$n4939
.sym 113631 $abc$46512$n8286
.sym 113647 $abc$46512$n3846
.sym 113648 $abc$46512$n4938_1
.sym 113649 $abc$46512$n4905_1
.sym 113650 lm32_cpu.mc_arithmetic.cycles[5]
.sym 113651 $abc$46512$n2530
.sym 113652 sys_clk_$glb_clk
.sym 113653 lm32_cpu.rst_i_$glb_sr
.sym 113656 storage[13][2]
.sym 113660 storage[13][7]
.sym 113670 spiflash_bus_adr[4]
.sym 113672 spiflash_bus_dat_w[25]
.sym 113680 storage[15][0]
.sym 113688 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 113696 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 113697 lm32_cpu.mc_arithmetic.cycles[4]
.sym 113698 lm32_cpu.mc_arithmetic.cycles[2]
.sym 113699 $abc$46512$n3846
.sym 113700 lm32_cpu.instruction_unit.icache.refill_offset[0]
.sym 113702 lm32_cpu.mc_arithmetic.cycles[5]
.sym 113704 lm32_cpu.mc_arithmetic.cycles[3]
.sym 113706 $abc$46512$n4962_1
.sym 113707 $abc$46512$n8285
.sym 113715 lm32_cpu.instruction_unit.icache_refill_ready
.sym 113716 $abc$46512$n4939
.sym 113718 $abc$46512$n4976
.sym 113720 $abc$46512$n4969
.sym 113721 $abc$46512$n8284
.sym 113722 $abc$46512$n2593
.sym 113723 $abc$46512$n4974_1
.sym 113724 $abc$46512$n4953_1
.sym 113725 $abc$46512$n2530
.sym 113728 lm32_cpu.mc_arithmetic.cycles[4]
.sym 113729 lm32_cpu.mc_arithmetic.cycles[5]
.sym 113730 lm32_cpu.mc_arithmetic.cycles[3]
.sym 113731 lm32_cpu.mc_arithmetic.cycles[2]
.sym 113734 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 113735 $abc$46512$n4962_1
.sym 113736 $abc$46512$n4974_1
.sym 113737 $abc$46512$n4969
.sym 113741 $abc$46512$n2530
.sym 113746 $abc$46512$n8285
.sym 113747 lm32_cpu.mc_arithmetic.cycles[4]
.sym 113748 $abc$46512$n4939
.sym 113749 $abc$46512$n3846
.sym 113752 $abc$46512$n4953_1
.sym 113753 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 113754 lm32_cpu.instruction_unit.icache_refill_ready
.sym 113755 lm32_cpu.instruction_unit.icache.refill_offset[0]
.sym 113758 $abc$46512$n4976
.sym 113759 $abc$46512$n4962_1
.sym 113760 lm32_cpu.instruction_unit.icache.refill_offset[0]
.sym 113761 $abc$46512$n4969
.sym 113764 lm32_cpu.mc_arithmetic.cycles[3]
.sym 113765 $abc$46512$n8284
.sym 113766 $abc$46512$n3846
.sym 113767 $abc$46512$n4939
.sym 113770 lm32_cpu.instruction_unit.icache.refill_offset[0]
.sym 113771 lm32_cpu.instruction_unit.icache_refill_ready
.sym 113773 $abc$46512$n4953_1
.sym 113774 $abc$46512$n2593
.sym 113775 sys_clk_$glb_clk
.sym 113776 lm32_cpu.rst_i_$glb_sr
.sym 113778 storage[15][7]
.sym 113779 $abc$46512$n7080_1
.sym 113780 storage[15][2]
.sym 113781 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 113783 $abc$46512$n7093_1
.sym 113784 storage[15][0]
.sym 113788 lm32_cpu.instruction_unit.icache_refill_request
.sym 113791 lm32_cpu.instruction_unit.icache.refill_offset[0]
.sym 113792 $abc$46512$n4962_1
.sym 113802 $abc$46512$n4959_1
.sym 113803 spiflash_bus_adr[4]
.sym 113804 lm32_cpu.load_store_unit.d_dat_o[24]
.sym 113805 $abc$46512$n5237
.sym 113806 lm32_cpu.instruction_unit.icache_refill_ready
.sym 113808 $abc$46512$n2585
.sym 113809 sram_bus_dat_w[0]
.sym 113812 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 113818 $PACKER_VCC_NET_$glb_clk
.sym 113828 lm32_cpu.load_store_unit.d_dat_o[24]
.sym 113834 lm32_cpu.load_store_unit.d_dat_o[31]
.sym 113835 lm32_cpu.mc_arithmetic.cycles[3]
.sym 113837 lm32_cpu.mc_arithmetic.cycles[2]
.sym 113842 lm32_cpu.mc_arithmetic.cycles[1]
.sym 113844 lm32_cpu.mc_arithmetic.cycles[4]
.sym 113846 lm32_cpu.mc_arithmetic.cycles[0]
.sym 113852 lm32_cpu.mc_arithmetic.cycles[0]
.sym 113856 $auto$alumacc.cc:474:replace_alu$4519.C[2]
.sym 113858 $PACKER_VCC_NET_$glb_clk
.sym 113859 lm32_cpu.mc_arithmetic.cycles[1]
.sym 113862 $auto$alumacc.cc:474:replace_alu$4519.C[3]
.sym 113864 lm32_cpu.mc_arithmetic.cycles[2]
.sym 113865 $PACKER_VCC_NET_$glb_clk
.sym 113866 $auto$alumacc.cc:474:replace_alu$4519.C[2]
.sym 113868 $auto$alumacc.cc:474:replace_alu$4519.C[4]
.sym 113870 $PACKER_VCC_NET_$glb_clk
.sym 113871 lm32_cpu.mc_arithmetic.cycles[3]
.sym 113872 $auto$alumacc.cc:474:replace_alu$4519.C[3]
.sym 113874 $nextpnr_ICESTORM_LC_36$I3
.sym 113876 lm32_cpu.mc_arithmetic.cycles[4]
.sym 113877 $PACKER_VCC_NET_$glb_clk
.sym 113878 $auto$alumacc.cc:474:replace_alu$4519.C[4]
.sym 113884 $nextpnr_ICESTORM_LC_36$I3
.sym 113889 lm32_cpu.load_store_unit.d_dat_o[31]
.sym 113893 lm32_cpu.load_store_unit.d_dat_o[24]
.sym 113898 sys_clk_$glb_clk
.sym 113899 $abc$46512$n135_$glb_sr
.sym 113903 lm32_cpu.pc_f[5]
.sym 113906 lm32_cpu.instruction_unit.icache.flush_set[1]
.sym 113910 $abc$46512$n2562
.sym 113915 storage[9][3]
.sym 113921 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 113923 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 113926 lm32_cpu.pc_f[23]
.sym 113927 lm32_cpu.instruction_unit.icache.refill_offset[0]
.sym 113928 lm32_cpu.pc_f[12]
.sym 113929 lm32_cpu.instruction_unit.icache_refill_address[6]
.sym 113931 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 113932 $abc$46512$n6035
.sym 113934 $abc$46512$n4954
.sym 113935 $abc$46512$n4957
.sym 113941 $abc$46512$n4969
.sym 113942 $abc$46512$n4970
.sym 113943 $abc$46512$n2586
.sym 113945 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 113946 lm32_cpu.instruction_unit.icache.state[1]
.sym 113947 $abc$46512$n4959_1
.sym 113949 lm32_cpu.instruction_unit.icache.state[2]
.sym 113950 $abc$46512$n4961
.sym 113951 lm32_cpu.instruction_unit.icache.refill_offset[0]
.sym 113953 $abc$46512$n2593
.sym 113955 $abc$46512$n4953_1
.sym 113956 $abc$46512$n4972
.sym 113959 $abc$46512$n4957
.sym 113960 $abc$46512$n4962_1
.sym 113966 lm32_cpu.instruction_unit.icache_refill_ready
.sym 113967 lm32_cpu.instruction_unit.icache_refill_request
.sym 113968 lm32_cpu.instruction_unit.icache.state[0]
.sym 113970 lm32_cpu.instruction_unit.icache.state[1]
.sym 113971 $abc$46512$n4959_1
.sym 113975 $abc$46512$n4970
.sym 113976 $abc$46512$n4969
.sym 113977 $abc$46512$n4962_1
.sym 113981 lm32_cpu.instruction_unit.icache.state[0]
.sym 113983 lm32_cpu.instruction_unit.icache.state[1]
.sym 113986 $abc$46512$n4969
.sym 113988 $abc$46512$n4972
.sym 113989 $abc$46512$n4962_1
.sym 113992 $abc$46512$n4959_1
.sym 113993 $abc$46512$n4957
.sym 113995 lm32_cpu.instruction_unit.icache.state[0]
.sym 113998 $abc$46512$n4959_1
.sym 114001 $abc$46512$n2593
.sym 114004 $abc$46512$n4959_1
.sym 114005 $abc$46512$n4957
.sym 114006 lm32_cpu.instruction_unit.icache.state[1]
.sym 114007 $abc$46512$n4961
.sym 114010 lm32_cpu.instruction_unit.icache.state[0]
.sym 114011 lm32_cpu.instruction_unit.icache_refill_request
.sym 114012 lm32_cpu.instruction_unit.icache.state[1]
.sym 114013 lm32_cpu.instruction_unit.icache.state[2]
.sym 114016 lm32_cpu.instruction_unit.icache.refill_offset[0]
.sym 114017 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 114018 $abc$46512$n4953_1
.sym 114019 lm32_cpu.instruction_unit.icache_refill_ready
.sym 114020 $abc$46512$n2586
.sym 114021 sys_clk_$glb_clk
.sym 114022 lm32_cpu.rst_i_$glb_sr
.sym 114025 lm32_cpu.instruction_unit.icache.flush_set[2]
.sym 114026 lm32_cpu.instruction_unit.icache.flush_set[3]
.sym 114027 lm32_cpu.instruction_unit.icache.flush_set[4]
.sym 114028 lm32_cpu.instruction_unit.icache.flush_set[5]
.sym 114029 $auto$alumacc.cc:474:replace_alu$4537.C[6]
.sym 114030 lm32_cpu.instruction_unit.icache.flush_set[6]
.sym 114033 lm32_cpu.instruction_unit.icache_refill_address[15]
.sym 114039 $abc$46512$n2586
.sym 114041 lm32_cpu.instruction_unit.icache_refill_request
.sym 114047 $abc$46512$n2593
.sym 114048 lm32_cpu.instruction_unit.icache_refill_request
.sym 114049 lm32_cpu.instruction_unit.icache_refill_ready
.sym 114051 lm32_cpu.instruction_unit.icache.tmem_write_address[2]
.sym 114053 lm32_cpu.instruction_unit.icache_refill_address[20]
.sym 114054 lm32_cpu.instruction_unit.icache.flush_set[6]
.sym 114055 lm32_cpu.instruction_unit.icache.flush_set[1]
.sym 114056 lm32_cpu.instruction_unit.icache_restart_request
.sym 114058 $abc$46512$n7014
.sym 114068 lm32_cpu.pc_f[20]
.sym 114069 $abc$46512$n4952
.sym 114074 lm32_cpu.pc_f[15]
.sym 114075 lm32_cpu.pc_f[5]
.sym 114078 $abc$46512$n4959_1
.sym 114086 lm32_cpu.pc_f[23]
.sym 114087 lm32_cpu.pc_f[6]
.sym 114088 lm32_cpu.pc_f[12]
.sym 114091 $abc$46512$n2592
.sym 114092 $abc$46512$n6035
.sym 114093 $abc$46512$n4957
.sym 114094 $abc$46512$n4953_1
.sym 114095 $abc$46512$n4955
.sym 114100 lm32_cpu.pc_f[6]
.sym 114103 $abc$46512$n4959_1
.sym 114105 $abc$46512$n4952
.sym 114106 $abc$46512$n4957
.sym 114109 lm32_cpu.pc_f[23]
.sym 114115 lm32_cpu.pc_f[15]
.sym 114122 $abc$46512$n6035
.sym 114123 $abc$46512$n4955
.sym 114124 $abc$46512$n4953_1
.sym 114130 lm32_cpu.pc_f[5]
.sym 114136 lm32_cpu.pc_f[12]
.sym 114142 lm32_cpu.pc_f[20]
.sym 114143 $abc$46512$n2592
.sym 114144 sys_clk_$glb_clk
.sym 114146 lm32_cpu.instruction_unit.icache.tmem_write_address[2]
.sym 114147 $abc$46512$n4958
.sym 114148 $abc$46512$n2584
.sym 114149 $abc$46512$n2585
.sym 114150 lm32_cpu.load_store_unit.d_dat_o[11]
.sym 114151 $abc$46512$n4957
.sym 114152 lm32_cpu.load_store_unit.d_dat_o[31]
.sym 114153 lm32_cpu.instruction_unit.icache.tmem_write_address[4]
.sym 114162 $abc$46512$n5875
.sym 114164 $abc$46512$n2875
.sym 114166 lm32_cpu.instruction_unit.icache_refill_address[15]
.sym 114170 lm32_cpu.instruction_unit.icache.flush_set[0]
.sym 114171 lm32_cpu.instruction_unit.icache_refill_address[23]
.sym 114173 lm32_cpu.pc_f[15]
.sym 114175 $abc$46512$n2593
.sym 114176 lm32_cpu.instruction_unit.icache.flush_set[5]
.sym 114177 lm32_cpu.instruction_unit.icache_refill_address[5]
.sym 114178 $abc$46512$n2593
.sym 114179 lm32_cpu.pc_x[22]
.sym 114180 $abc$46512$n8644
.sym 114181 lm32_cpu.pc_f[5]
.sym 114187 $abc$46512$n3720_1
.sym 114189 $abc$46512$n2593
.sym 114190 lm32_cpu.instruction_unit.icache.flush_set[3]
.sym 114191 lm32_cpu.instruction_unit.icache.refill_offset[0]
.sym 114192 $abc$46512$n3607
.sym 114193 $abc$46512$n3714_1
.sym 114194 $abc$46512$n4953_1
.sym 114195 $abc$46512$n3701_1
.sym 114196 lm32_cpu.pc_f[13]
.sym 114197 $abc$46512$n7525
.sym 114198 lm32_cpu.pc_f[9]
.sym 114199 $abc$46512$n7015
.sym 114200 lm32_cpu.instruction_unit.icache_refill_address[5]
.sym 114201 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 114202 $abc$46512$n7526
.sym 114203 $abc$46512$n3712_1
.sym 114204 $abc$46512$n3716_1
.sym 114205 $abc$46512$n3713_1
.sym 114206 $abc$46512$n4954
.sym 114207 lm32_cpu.instruction_unit.icache_restart_request
.sym 114208 $abc$46512$n5875
.sym 114209 lm32_cpu.instruction_unit.icache_refill_ready
.sym 114211 $abc$46512$n3721_1
.sym 114213 $abc$46512$n3715_1
.sym 114214 $abc$46512$n4951
.sym 114215 $abc$46512$n4955
.sym 114216 $abc$46512$n4952
.sym 114218 $abc$46512$n7014
.sym 114220 $abc$46512$n3713_1
.sym 114221 $abc$46512$n3716_1
.sym 114222 $abc$46512$n3714_1
.sym 114223 $abc$46512$n3715_1
.sym 114226 $abc$46512$n5875
.sym 114227 $abc$46512$n7526
.sym 114228 $abc$46512$n7525
.sym 114229 lm32_cpu.pc_f[9]
.sym 114232 $abc$46512$n4951
.sym 114233 $abc$46512$n4955
.sym 114234 lm32_cpu.instruction_unit.icache_restart_request
.sym 114235 $abc$46512$n3607
.sym 114239 $abc$46512$n4952
.sym 114240 $abc$46512$n4953_1
.sym 114241 lm32_cpu.instruction_unit.icache_restart_request
.sym 114244 $abc$46512$n3712_1
.sym 114245 $abc$46512$n3701_1
.sym 114246 $abc$46512$n3720_1
.sym 114247 $abc$46512$n3721_1
.sym 114250 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 114251 lm32_cpu.instruction_unit.icache.refill_offset[0]
.sym 114252 $abc$46512$n4953_1
.sym 114253 lm32_cpu.instruction_unit.icache_refill_ready
.sym 114256 $abc$46512$n7014
.sym 114257 $abc$46512$n7015
.sym 114258 lm32_cpu.pc_f[13]
.sym 114259 $abc$46512$n5875
.sym 114262 lm32_cpu.instruction_unit.icache.flush_set[3]
.sym 114264 $abc$46512$n4954
.sym 114265 lm32_cpu.instruction_unit.icache_refill_address[5]
.sym 114266 $abc$46512$n2593
.sym 114267 sys_clk_$glb_clk
.sym 114268 lm32_cpu.rst_i_$glb_sr
.sym 114269 $abc$46512$n3704_1
.sym 114270 lm32_cpu.instruction_unit.icache.tmem_write_address[1]
.sym 114271 $abc$46512$n7140_1
.sym 114272 $abc$46512$n6784_1
.sym 114273 lm32_cpu.instruction_unit.icache.tmem_write_address[5]
.sym 114274 lm32_cpu.instruction_unit.icache.tmem_write_address[0]
.sym 114275 lm32_cpu.instruction_unit.icache.flush_set[0]
.sym 114276 $abc$46512$n6200_1
.sym 114282 $abc$46512$n7086_1
.sym 114284 lm32_cpu.pc_f[9]
.sym 114285 $abc$46512$n6321
.sym 114286 lm32_cpu.instruction_unit.icache_refill_address[19]
.sym 114292 lm32_cpu.pc_f[13]
.sym 114294 $abc$46512$n7586
.sym 114295 $abc$46512$n2585
.sym 114296 $abc$46512$n7589
.sym 114297 lm32_cpu.pc_d[22]
.sym 114299 lm32_cpu.instruction_unit.icache_refill_address[5]
.sym 114300 $abc$46512$n2567
.sym 114301 $abc$46512$n7139_1
.sym 114302 $abc$46512$n4959_1
.sym 114303 lm32_cpu.instruction_unit.icache_refill_address[3]
.sym 114310 $abc$46512$n7171
.sym 114312 $abc$46512$n7024
.sym 114313 $abc$46512$n3688_1
.sym 114314 $abc$46512$n7169
.sym 114315 lm32_cpu.pc_d[22]
.sym 114316 $abc$46512$n7047
.sym 114317 $abc$46512$n7173_1
.sym 114318 $abc$46512$n3705_1
.sym 114319 $abc$46512$n7174_1
.sym 114320 $abc$46512$n3702_1
.sym 114322 lm32_cpu.pc_f[16]
.sym 114323 $abc$46512$n3704_1
.sym 114324 $abc$46512$n5875
.sym 114326 $abc$46512$n7046
.sym 114327 $abc$46512$n7139_1
.sym 114328 $abc$46512$n3703_1
.sym 114331 $abc$46512$n3689_1
.sym 114333 lm32_cpu.pc_f[15]
.sym 114335 $abc$46512$n6785_1
.sym 114336 $abc$46512$n7140_1
.sym 114337 $abc$46512$n6784_1
.sym 114339 $abc$46512$n7023
.sym 114340 $abc$46512$n7175_1
.sym 114341 $abc$46512$n7168_1
.sym 114343 $abc$46512$n3704_1
.sym 114344 $abc$46512$n3702_1
.sym 114345 $abc$46512$n3703_1
.sym 114346 $abc$46512$n3705_1
.sym 114349 lm32_cpu.pc_f[16]
.sym 114350 $abc$46512$n7046
.sym 114351 $abc$46512$n5875
.sym 114352 $abc$46512$n7047
.sym 114356 lm32_cpu.pc_d[22]
.sym 114361 $abc$46512$n7173_1
.sym 114362 $abc$46512$n7169
.sym 114363 $abc$46512$n7175_1
.sym 114364 $abc$46512$n7174_1
.sym 114367 $abc$46512$n6784_1
.sym 114368 $abc$46512$n3689_1
.sym 114369 $abc$46512$n6785_1
.sym 114370 $abc$46512$n3688_1
.sym 114373 $abc$46512$n5875
.sym 114374 $abc$46512$n7047
.sym 114375 lm32_cpu.pc_f[16]
.sym 114376 $abc$46512$n7046
.sym 114379 $abc$46512$n7168_1
.sym 114380 $abc$46512$n7139_1
.sym 114381 $abc$46512$n7171
.sym 114382 $abc$46512$n7140_1
.sym 114385 $abc$46512$n5875
.sym 114386 $abc$46512$n7024
.sym 114387 lm32_cpu.pc_f[15]
.sym 114388 $abc$46512$n7023
.sym 114389 $abc$46512$n2454_$glb_ce
.sym 114390 sys_clk_$glb_clk
.sym 114391 lm32_cpu.rst_i_$glb_sr
.sym 114392 $abc$46512$n5410
.sym 114393 lm32_cpu.pc_f[11]
.sym 114394 $abc$46512$n7139_1
.sym 114395 $abc$46512$n5427_1
.sym 114396 $abc$46512$n5403_1
.sym 114397 lm32_cpu.pc_f[5]
.sym 114398 lm32_cpu.pc_f[0]
.sym 114399 $abc$46512$n5451_1
.sym 114400 $abc$46512$n5444
.sym 114401 lm32_cpu.instruction_unit.icache.tmem_write_address[0]
.sym 114403 lm32_cpu.instruction_unit.restart_address[10]
.sym 114405 lm32_cpu.instruction_unit.icache.tmem_write_address[5]
.sym 114406 $abc$46512$n7526
.sym 114407 lm32_cpu.instruction_unit.icache.tmem_write_address[3]
.sym 114408 lm32_cpu.pc_f[21]
.sym 114409 lm32_cpu.instruction_unit.icache_refill_address[9]
.sym 114410 lm32_cpu.pc_x[22]
.sym 114411 lm32_cpu.instruction_unit.icache_refill_address[15]
.sym 114412 $abc$46512$n7047
.sym 114414 $abc$46512$n7015
.sym 114415 lm32_cpu.instruction_unit.icache.tmem_write_address[3]
.sym 114416 lm32_cpu.pc_f[12]
.sym 114417 lm32_cpu.instruction_unit.icache_refill_address[6]
.sym 114418 $PACKER_VCC_NET_$glb_clk
.sym 114419 $abc$46512$n7051_1
.sym 114420 $abc$46512$n8633
.sym 114421 $abc$46512$n4954
.sym 114422 lm32_cpu.pc_f[20]
.sym 114424 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 114425 lm32_cpu.instruction_unit.pc_a[1]
.sym 114426 $abc$46512$n4954
.sym 114427 $abc$46512$n7059
.sym 114435 $abc$46512$n7018
.sym 114436 lm32_cpu.instruction_unit.icache_refill_address[28]
.sym 114438 $abc$46512$n5875
.sym 114439 lm32_cpu.pc_f[27]
.sym 114446 $abc$46512$n7587
.sym 114447 $abc$46512$n7017
.sym 114448 lm32_cpu.pc_f[28]
.sym 114451 lm32_cpu.instruction_unit.icache_refill_address[25]
.sym 114454 $abc$46512$n7586
.sym 114456 $abc$46512$n7589
.sym 114460 lm32_cpu.pc_f[24]
.sym 114462 lm32_cpu.instruction_unit.icache_refill_address[27]
.sym 114464 $abc$46512$n7590
.sym 114466 $abc$46512$n7018
.sym 114467 $abc$46512$n7017
.sym 114468 lm32_cpu.pc_f[24]
.sym 114469 $abc$46512$n5875
.sym 114472 $abc$46512$n5875
.sym 114473 $abc$46512$n7018
.sym 114474 $abc$46512$n7017
.sym 114475 lm32_cpu.pc_f[24]
.sym 114478 $abc$46512$n7587
.sym 114479 $abc$46512$n5875
.sym 114480 lm32_cpu.pc_f[28]
.sym 114481 $abc$46512$n7586
.sym 114484 $abc$46512$n5875
.sym 114485 $abc$46512$n7587
.sym 114486 $abc$46512$n7586
.sym 114487 lm32_cpu.pc_f[28]
.sym 114492 lm32_cpu.instruction_unit.icache_refill_address[25]
.sym 114496 lm32_cpu.instruction_unit.icache_refill_address[28]
.sym 114502 lm32_cpu.pc_f[27]
.sym 114503 $abc$46512$n5875
.sym 114504 $abc$46512$n7590
.sym 114505 $abc$46512$n7589
.sym 114511 lm32_cpu.instruction_unit.icache_refill_address[27]
.sym 114513 sys_clk_$glb_clk
.sym 114515 lm32_cpu.pc_f[1]
.sym 114516 lm32_cpu.pc_d[20]
.sym 114517 lm32_cpu.pc_f[4]
.sym 114518 $abc$46512$n5235
.sym 114519 $abc$46512$n5189_1
.sym 114520 lm32_cpu.pc_d[4]
.sym 114521 $abc$46512$n5462
.sym 114522 lm32_cpu.pc_f[2]
.sym 114525 sys_rst
.sym 114528 lm32_cpu.pc_f[0]
.sym 114532 lm32_cpu.pc_f[29]
.sym 114533 $abc$46512$n2592
.sym 114534 $abc$46512$n3609
.sym 114539 lm32_cpu.instruction_unit.icache_refill_address[20]
.sym 114540 lm32_cpu.instruction_unit.icache_refill_ready
.sym 114541 lm32_cpu.instruction_unit.icache_refill_request
.sym 114542 lm32_cpu.pc_d[4]
.sym 114543 $abc$46512$n4964
.sym 114544 lm32_cpu.instruction_unit.icache_restart_request
.sym 114545 $abc$46512$n5146
.sym 114548 lm32_cpu.branch_target_d[4]
.sym 114549 lm32_cpu.instruction_unit.icache_restart_request
.sym 114550 $abc$46512$n7074_1
.sym 114561 lm32_cpu.pc_f[5]
.sym 114562 lm32_cpu.pc_f[7]
.sym 114563 lm32_cpu.pc_f[3]
.sym 114570 lm32_cpu.pc_f[0]
.sym 114579 lm32_cpu.pc_f[2]
.sym 114580 lm32_cpu.pc_f[1]
.sym 114582 lm32_cpu.pc_f[4]
.sym 114584 lm32_cpu.pc_f[6]
.sym 114590 lm32_cpu.pc_f[0]
.sym 114594 $auto$alumacc.cc:474:replace_alu$4528.C[2]
.sym 114597 lm32_cpu.pc_f[1]
.sym 114600 $auto$alumacc.cc:474:replace_alu$4528.C[3]
.sym 114602 lm32_cpu.pc_f[2]
.sym 114604 $auto$alumacc.cc:474:replace_alu$4528.C[2]
.sym 114606 $auto$alumacc.cc:474:replace_alu$4528.C[4]
.sym 114609 lm32_cpu.pc_f[3]
.sym 114610 $auto$alumacc.cc:474:replace_alu$4528.C[3]
.sym 114612 $auto$alumacc.cc:474:replace_alu$4528.C[5]
.sym 114614 lm32_cpu.pc_f[4]
.sym 114616 $auto$alumacc.cc:474:replace_alu$4528.C[4]
.sym 114618 $auto$alumacc.cc:474:replace_alu$4528.C[6]
.sym 114621 lm32_cpu.pc_f[5]
.sym 114622 $auto$alumacc.cc:474:replace_alu$4528.C[5]
.sym 114624 $auto$alumacc.cc:474:replace_alu$4528.C[7]
.sym 114626 lm32_cpu.pc_f[6]
.sym 114628 $auto$alumacc.cc:474:replace_alu$4528.C[6]
.sym 114630 $auto$alumacc.cc:474:replace_alu$4528.C[8]
.sym 114632 lm32_cpu.pc_f[7]
.sym 114634 $auto$alumacc.cc:474:replace_alu$4528.C[7]
.sym 114638 lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra[5]
.sym 114639 $abc$46512$n5214_1
.sym 114640 $abc$46512$n5181_1
.sym 114641 $abc$46512$n5215_1
.sym 114642 $abc$46512$n6346
.sym 114643 $abc$46512$n5439_1
.sym 114644 lm32_cpu.instruction_unit.pc_a[4]
.sym 114645 $abc$46512$n7060
.sym 114649 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 114651 lm32_cpu.instruction_unit.icache_refill_address[28]
.sym 114653 $abc$46512$n2507
.sym 114654 lm32_cpu.pc_f[3]
.sym 114655 lm32_cpu.pc_f[2]
.sym 114656 lm32_cpu.instruction_unit.icache_refill_address[3]
.sym 114657 lm32_cpu.pc_f[1]
.sym 114658 $abc$46512$n2507
.sym 114659 lm32_cpu.instruction_unit.icache_restart_request
.sym 114663 $abc$46512$n6346
.sym 114664 lm32_cpu.instruction_unit.icache_refill_address[23]
.sym 114665 lm32_cpu.instruction_unit.pc_a[0]
.sym 114666 lm32_cpu.instruction_unit.icache_refill_address[10]
.sym 114667 lm32_cpu.pc_f[23]
.sym 114668 $abc$46512$n5134
.sym 114670 lm32_cpu.instruction_unit.icache_refill_address[5]
.sym 114671 $abc$46512$n8644
.sym 114672 $abc$46512$n5122
.sym 114673 lm32_cpu.branch_target_d[0]
.sym 114674 $auto$alumacc.cc:474:replace_alu$4528.C[8]
.sym 114680 lm32_cpu.pc_f[9]
.sym 114681 lm32_cpu.pc_f[13]
.sym 114682 lm32_cpu.pc_f[15]
.sym 114684 lm32_cpu.pc_f[8]
.sym 114688 lm32_cpu.pc_f[12]
.sym 114689 lm32_cpu.pc_f[10]
.sym 114691 lm32_cpu.pc_f[14]
.sym 114707 lm32_cpu.pc_f[11]
.sym 114711 $auto$alumacc.cc:474:replace_alu$4528.C[9]
.sym 114713 lm32_cpu.pc_f[8]
.sym 114715 $auto$alumacc.cc:474:replace_alu$4528.C[8]
.sym 114717 $auto$alumacc.cc:474:replace_alu$4528.C[10]
.sym 114720 lm32_cpu.pc_f[9]
.sym 114721 $auto$alumacc.cc:474:replace_alu$4528.C[9]
.sym 114723 $auto$alumacc.cc:474:replace_alu$4528.C[11]
.sym 114725 lm32_cpu.pc_f[10]
.sym 114727 $auto$alumacc.cc:474:replace_alu$4528.C[10]
.sym 114729 $auto$alumacc.cc:474:replace_alu$4528.C[12]
.sym 114732 lm32_cpu.pc_f[11]
.sym 114733 $auto$alumacc.cc:474:replace_alu$4528.C[11]
.sym 114735 $auto$alumacc.cc:474:replace_alu$4528.C[13]
.sym 114738 lm32_cpu.pc_f[12]
.sym 114739 $auto$alumacc.cc:474:replace_alu$4528.C[12]
.sym 114741 $auto$alumacc.cc:474:replace_alu$4528.C[14]
.sym 114743 lm32_cpu.pc_f[13]
.sym 114745 $auto$alumacc.cc:474:replace_alu$4528.C[13]
.sym 114747 $auto$alumacc.cc:474:replace_alu$4528.C[15]
.sym 114749 lm32_cpu.pc_f[14]
.sym 114751 $auto$alumacc.cc:474:replace_alu$4528.C[14]
.sym 114753 $auto$alumacc.cc:474:replace_alu$4528.C[16]
.sym 114756 lm32_cpu.pc_f[15]
.sym 114757 $auto$alumacc.cc:474:replace_alu$4528.C[15]
.sym 114761 lm32_cpu.instruction_unit.restart_address[6]
.sym 114762 lm32_cpu.instruction_unit.restart_address[14]
.sym 114763 $abc$46512$n5202_1
.sym 114764 lm32_cpu.instruction_unit.restart_address[20]
.sym 114765 lm32_cpu.instruction_unit.restart_address[2]
.sym 114766 lm32_cpu.instruction_unit.restart_address[23]
.sym 114767 $abc$46512$n5467_1
.sym 114768 $abc$46512$n5447_1
.sym 114775 lm32_cpu.instruction_unit.icache_refill_address[4]
.sym 114777 lm32_cpu.pc_f[13]
.sym 114778 lm32_cpu.pc_f[15]
.sym 114779 lm32_cpu.pc_f[14]
.sym 114781 $abc$46512$n5126
.sym 114782 lm32_cpu.instruction_unit.icache_refill_address[29]
.sym 114785 $abc$46512$n5108
.sym 114786 lm32_cpu.instruction_unit.icache_refill_address[14]
.sym 114787 lm32_cpu.instruction_unit.icache_refill_address[5]
.sym 114788 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 114789 $abc$46512$n6346
.sym 114790 $abc$46512$n5152
.sym 114793 lm32_cpu.instruction_unit.pc_a[4]
.sym 114794 $abc$46512$n2528
.sym 114795 lm32_cpu.instruction_unit.restart_address[25]
.sym 114796 sram_bus_dat_w[1]
.sym 114797 $auto$alumacc.cc:474:replace_alu$4528.C[16]
.sym 114802 lm32_cpu.pc_f[19]
.sym 114805 lm32_cpu.pc_f[17]
.sym 114808 lm32_cpu.pc_f[20]
.sym 114809 lm32_cpu.pc_f[21]
.sym 114810 lm32_cpu.pc_f[16]
.sym 114815 lm32_cpu.pc_f[18]
.sym 114817 lm32_cpu.pc_f[22]
.sym 114827 lm32_cpu.pc_f[23]
.sym 114834 $auto$alumacc.cc:474:replace_alu$4528.C[17]
.sym 114836 lm32_cpu.pc_f[16]
.sym 114838 $auto$alumacc.cc:474:replace_alu$4528.C[16]
.sym 114840 $auto$alumacc.cc:474:replace_alu$4528.C[18]
.sym 114843 lm32_cpu.pc_f[17]
.sym 114844 $auto$alumacc.cc:474:replace_alu$4528.C[17]
.sym 114846 $auto$alumacc.cc:474:replace_alu$4528.C[19]
.sym 114849 lm32_cpu.pc_f[18]
.sym 114850 $auto$alumacc.cc:474:replace_alu$4528.C[18]
.sym 114852 $auto$alumacc.cc:474:replace_alu$4528.C[20]
.sym 114854 lm32_cpu.pc_f[19]
.sym 114856 $auto$alumacc.cc:474:replace_alu$4528.C[19]
.sym 114858 $auto$alumacc.cc:474:replace_alu$4528.C[21]
.sym 114861 lm32_cpu.pc_f[20]
.sym 114862 $auto$alumacc.cc:474:replace_alu$4528.C[20]
.sym 114864 $auto$alumacc.cc:474:replace_alu$4528.C[22]
.sym 114867 lm32_cpu.pc_f[21]
.sym 114868 $auto$alumacc.cc:474:replace_alu$4528.C[21]
.sym 114870 $auto$alumacc.cc:474:replace_alu$4528.C[23]
.sym 114873 lm32_cpu.pc_f[22]
.sym 114874 $auto$alumacc.cc:474:replace_alu$4528.C[22]
.sym 114876 $auto$alumacc.cc:474:replace_alu$4528.C[24]
.sym 114878 lm32_cpu.pc_f[23]
.sym 114880 $auto$alumacc.cc:474:replace_alu$4528.C[23]
.sym 114884 storage_1[15][5]
.sym 114885 lm32_cpu.instruction_unit.pc_a[0]
.sym 114886 $abc$46512$n2513
.sym 114887 $abc$46512$n5219_1
.sym 114888 $abc$46512$n6342
.sym 114889 $abc$46512$n5228_1
.sym 114890 lm32_cpu.instruction_unit.pc_a[3]
.sym 114891 storage_1[15][2]
.sym 114895 $abc$46512$n8000
.sym 114896 $abc$46512$n5136
.sym 114899 lm32_cpu.instruction_unit.icache_refill_address[6]
.sym 114900 lm32_cpu.instruction_unit.icache_refill_address[2]
.sym 114901 $abc$46512$n5447_1
.sym 114904 $abc$46512$n5142
.sym 114905 $abc$46512$n2507
.sym 114906 lm32_cpu.pc_f[19]
.sym 114909 $abc$46512$n6342
.sym 114910 $PACKER_VCC_NET_$glb_clk
.sym 114911 $abc$46512$n8633
.sym 114912 $abc$46512$n7051_1
.sym 114913 $abc$46512$n6303
.sym 114914 $abc$46512$n7956
.sym 114915 $abc$46512$n2507
.sym 114916 lm32_cpu.branch_target_d[3]
.sym 114917 lm32_cpu.instruction_unit.icache_refill_address[6]
.sym 114918 $abc$46512$n6344
.sym 114919 lm32_cpu.instruction_unit.icache_refill_data[3]
.sym 114920 $auto$alumacc.cc:474:replace_alu$4528.C[24]
.sym 114926 lm32_cpu.instruction_unit.icache_restart_request
.sym 114932 lm32_cpu.pc_f[25]
.sym 114933 lm32_cpu.pc_f[28]
.sym 114934 lm32_cpu.pc_f[27]
.sym 114936 $PACKER_GND_NET
.sym 114937 lm32_cpu.pc_f[26]
.sym 114939 lm32_cpu.pc_f[24]
.sym 114941 $abc$46512$n5124
.sym 114943 $abc$46512$n2513
.sym 114948 lm32_cpu.instruction_unit.restart_address[10]
.sym 114957 $auto$alumacc.cc:474:replace_alu$4528.C[25]
.sym 114959 lm32_cpu.pc_f[24]
.sym 114961 $auto$alumacc.cc:474:replace_alu$4528.C[24]
.sym 114963 $auto$alumacc.cc:474:replace_alu$4528.C[26]
.sym 114966 lm32_cpu.pc_f[25]
.sym 114967 $auto$alumacc.cc:474:replace_alu$4528.C[25]
.sym 114969 $auto$alumacc.cc:474:replace_alu$4528.C[27]
.sym 114971 lm32_cpu.pc_f[26]
.sym 114973 $auto$alumacc.cc:474:replace_alu$4528.C[26]
.sym 114975 $auto$alumacc.cc:474:replace_alu$4528.C[28]
.sym 114977 lm32_cpu.pc_f[27]
.sym 114979 $auto$alumacc.cc:474:replace_alu$4528.C[27]
.sym 114981 $nextpnr_ICESTORM_LC_42$I3
.sym 114983 lm32_cpu.pc_f[28]
.sym 114985 $auto$alumacc.cc:474:replace_alu$4528.C[28]
.sym 114991 $nextpnr_ICESTORM_LC_42$I3
.sym 114996 $PACKER_GND_NET
.sym 115000 lm32_cpu.instruction_unit.icache_restart_request
.sym 115002 lm32_cpu.instruction_unit.restart_address[10]
.sym 115003 $abc$46512$n5124
.sym 115004 $abc$46512$n2513
.sym 115005 sys_clk_$glb_clk
.sym 115007 $abc$46512$n6317
.sym 115008 $abc$46512$n6672
.sym 115009 lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra[3]
.sym 115010 $abc$46512$n6344
.sym 115011 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.ra[2]
.sym 115012 lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra[4]
.sym 115013 $abc$46512$n6323
.sym 115014 lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra[7]
.sym 115017 $abc$46512$n7993
.sym 115018 $abc$46512$n8009
.sym 115019 lm32_cpu.instruction_unit.restart_address[28]
.sym 115020 $abc$46512$n5221_1
.sym 115022 $PACKER_GND_NET
.sym 115023 $abc$46512$n5230_1
.sym 115025 $abc$46512$n5471_1
.sym 115026 $abc$46512$n3607
.sym 115027 $abc$46512$n3609
.sym 115028 lm32_cpu.pc_f[25]
.sym 115032 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 115036 lm32_cpu.instruction_unit.icache_refill_address[9]
.sym 115037 $abc$46512$n7074_1
.sym 115038 lm32_cpu.instruction_unit.icache_refill_address[29]
.sym 115039 lm32_cpu.instruction_unit.icache_refill_ready
.sym 115040 lm32_cpu.load_store_unit.wb_data_m[14]
.sym 115042 $abc$46512$n2515
.sym 115051 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 115054 shared_dat_r[14]
.sym 115057 shared_dat_r[25]
.sym 115066 $abc$46512$n2515
.sym 115067 lm32_cpu.instruction_unit.icache_refill_request
.sym 115075 $abc$46512$n6321
.sym 115077 shared_dat_r[30]
.sym 115089 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 115095 $abc$46512$n6321
.sym 115099 lm32_cpu.instruction_unit.icache_refill_request
.sym 115105 shared_dat_r[25]
.sym 115112 shared_dat_r[14]
.sym 115117 shared_dat_r[30]
.sym 115127 $abc$46512$n2515
.sym 115128 sys_clk_$glb_clk
.sym 115129 lm32_cpu.rst_i_$glb_sr
.sym 115132 $abc$46512$n6303
.sym 115133 $abc$46512$n5294_1
.sym 115142 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 115143 lm32_cpu.load_store_unit.d_dat_o[12]
.sym 115144 $abc$46512$n6350
.sym 115145 lm32_cpu.instruction_unit.icache_refill_address[2]
.sym 115149 lm32_cpu.pc_f[1]
.sym 115150 $abc$46512$n2567
.sym 115151 $abc$46512$n6672
.sym 115154 lm32_cpu.instruction_unit.icache_refill_address[10]
.sym 115155 lm32_cpu.instruction_unit.icache_refill_address[14]
.sym 115156 $abc$46512$n6344
.sym 115161 lm32_cpu.instruction_unit.icache_refill_data[14]
.sym 115163 $abc$46512$n8644
.sym 115173 $abc$46512$n2552
.sym 115176 shared_dat_r[30]
.sym 115181 lm32_cpu.instruction_unit.icache_refill_address[29]
.sym 115182 shared_dat_r[14]
.sym 115186 shared_dat_r[13]
.sym 115196 shared_dat_r[25]
.sym 115205 shared_dat_r[30]
.sym 115212 lm32_cpu.instruction_unit.icache_refill_address[29]
.sym 115218 shared_dat_r[14]
.sym 115230 shared_dat_r[25]
.sym 115247 shared_dat_r[13]
.sym 115250 $abc$46512$n2552
.sym 115251 sys_clk_$glb_clk
.sym 115252 lm32_cpu.rst_i_$glb_sr
.sym 115254 storage[3][1]
.sym 115255 $abc$46512$n7063_1
.sym 115259 storage[3][2]
.sym 115264 regs1
.sym 115265 $abc$46512$n2528
.sym 115266 $abc$46512$n2956
.sym 115269 $abc$46512$n2552
.sym 115270 $abc$46512$n2567
.sym 115272 count[0]
.sym 115276 $abc$46512$n6303
.sym 115277 $abc$46512$n3589
.sym 115279 $abc$46512$n8627
.sym 115281 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 115284 $abc$46512$n8632
.sym 115288 sram_bus_dat_w[1]
.sym 115298 storage[7][2]
.sym 115299 storage[7][1]
.sym 115302 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 115311 lm32_cpu.instruction_unit.icache_refill_address[27]
.sym 115312 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 115315 lm32_cpu.instruction_unit.icache_refill_address[14]
.sym 115319 storage[3][1]
.sym 115321 $abc$46512$n2528
.sym 115324 storage[3][2]
.sym 115327 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 115328 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 115329 storage[3][1]
.sym 115330 storage[7][1]
.sym 115345 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 115346 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 115347 storage[3][2]
.sym 115348 storage[7][2]
.sym 115359 lm32_cpu.instruction_unit.icache_refill_address[27]
.sym 115364 lm32_cpu.instruction_unit.icache_refill_address[14]
.sym 115373 $abc$46512$n2528
.sym 115374 sys_clk_$glb_clk
.sym 115375 lm32_cpu.rst_i_$glb_sr
.sym 115376 storage[4][1]
.sym 115377 $abc$46512$n8635
.sym 115378 storage[4][2]
.sym 115379 $abc$46512$n7998
.sym 115381 $abc$46512$n8633
.sym 115382 storage[4][7]
.sym 115383 $abc$46512$n8627
.sym 115392 $abc$46512$n7123_1
.sym 115394 storage[7][2]
.sym 115395 storage[7][1]
.sym 115397 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 115399 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 115400 $abc$46512$n7063_1
.sym 115403 $abc$46512$n8633
.sym 115405 $abc$46512$n6587
.sym 115407 $abc$46512$n6671_1
.sym 115408 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 115409 $abc$46512$n7051_1
.sym 115410 $abc$46512$n7956
.sym 115411 $abc$46512$n6348
.sym 115423 sram_bus_dat_w[3]
.sym 115435 $abc$46512$n7993
.sym 115437 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 115457 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 115469 sram_bus_dat_w[3]
.sym 115496 $abc$46512$n7993
.sym 115497 sys_clk_$glb_clk
.sym 115499 $abc$46512$n7067_1
.sym 115500 lm32_cpu.instruction_unit.icache_refill_data[21]
.sym 115501 $abc$46512$n7076_1
.sym 115502 $abc$46512$n7956
.sym 115503 $abc$46512$n7079_1
.sym 115504 basesoc_uart_phy_tx_reg[5]
.sym 115505 $abc$46512$n7064_1
.sym 115506 $abc$46512$n7135_1
.sym 115513 $PACKER_VCC_NET
.sym 115514 lm32_cpu.instruction_unit.i_adr_o[5]
.sym 115515 $abc$46512$n8624
.sym 115516 $abc$46512$n8627
.sym 115518 $PACKER_VCC_NET
.sym 115519 sram_bus_dat_w[3]
.sym 115523 $abc$46512$n7083
.sym 115525 $abc$46512$n2515
.sym 115526 $abc$46512$n7093_1
.sym 115527 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 115528 regs1
.sym 115530 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 115532 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 115533 basesoc_uart_phy_tx_reg[4]
.sym 115543 sram_bus_dat_w[3]
.sym 115560 sram_bus_dat_w[2]
.sym 115563 basesoc_uart_phy_tx_reg[7]
.sym 115567 $abc$46512$n8619
.sym 115598 sram_bus_dat_w[3]
.sym 115603 basesoc_uart_phy_tx_reg[7]
.sym 115616 sram_bus_dat_w[2]
.sym 115619 $abc$46512$n8619
.sym 115620 sys_clk_$glb_clk
.sym 115622 basesoc_uart_phy_tx_reg[6]
.sym 115623 basesoc_uart_phy_tx_reg[5]
.sym 115624 $abc$46512$n7158_1
.sym 115625 basesoc_uart_phy_tx_reg[4]
.sym 115626 basesoc_uart_phy_tx_reg[3]
.sym 115627 $abc$46512$n8646
.sym 115628 basesoc_uart_phy_tx_reg[2]
.sym 115629 basesoc_uart_phy_tx_reg[7]
.sym 115634 $abc$46512$n8619
.sym 115635 spiflash_bus_adr[3]
.sym 115640 $abc$46512$n3587
.sym 115644 storage[0][3]
.sym 115646 lm32_cpu.instruction_unit.icache_refill_address[10]
.sym 115648 storage[0][1]
.sym 115650 $abc$46512$n7127_1
.sym 115651 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 115652 $abc$46512$n118
.sym 115654 storage[0][7]
.sym 115655 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 115656 count[0]
.sym 115664 lm32_cpu.instruction_unit.icache_refill_data[21]
.sym 115668 $abc$46512$n7117_1
.sym 115669 $abc$46512$n7131_1
.sym 115673 $abc$46512$n7129_1
.sym 115674 $abc$46512$n7119_1
.sym 115676 $abc$46512$n7127_1
.sym 115677 regs0
.sym 115678 $abc$46512$n7123_1
.sym 115680 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 115681 $abc$46512$n6348
.sym 115684 serial_rx
.sym 115687 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 115692 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 115697 regs0
.sym 115702 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 115703 $abc$46512$n7119_1
.sym 115704 $abc$46512$n7117_1
.sym 115705 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 115709 lm32_cpu.instruction_unit.icache_refill_data[21]
.sym 115714 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 115715 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 115716 $abc$46512$n7129_1
.sym 115717 $abc$46512$n7131_1
.sym 115729 $abc$46512$n6348
.sym 115735 serial_rx
.sym 115738 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 115739 $abc$46512$n7123_1
.sym 115740 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 115741 $abc$46512$n7127_1
.sym 115743 sys_clk_$glb_clk
.sym 115745 $abc$46512$n7156_1
.sym 115746 basesoc_uart_phy_tx_reg[1]
.sym 115747 $abc$46512$n7154
.sym 115749 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 115750 $abc$46512$n7052_1
.sym 115751 $abc$46512$n8642
.sym 115752 basesoc_uart_phy_tx_reg[0]
.sym 115754 sram_bus_dat_w[7]
.sym 115755 sram_bus_dat_w[7]
.sym 115757 sram_bus_dat_w[7]
.sym 115759 $abc$46512$n7100_1
.sym 115760 lm32_cpu.load_store_unit.d_dat_o[13]
.sym 115763 $abc$46512$n7581
.sym 115765 $abc$46512$n7131_1
.sym 115769 $abc$46512$n3589
.sym 115770 $abc$46512$n6681_1
.sym 115774 $abc$46512$n3587
.sym 115775 count[2]
.sym 115776 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 115778 $abc$46512$n8632
.sym 115779 $abc$46512$n2642
.sym 115788 $abc$46512$n2507
.sym 115805 lm32_cpu.instruction_unit.icache_refill_address[8]
.sym 115806 lm32_cpu.instruction_unit.icache_refill_address[10]
.sym 115809 $abc$46512$n8629
.sym 115819 lm32_cpu.instruction_unit.icache_refill_address[10]
.sym 115834 $abc$46512$n8629
.sym 115844 lm32_cpu.instruction_unit.icache_refill_address[8]
.sym 115865 $abc$46512$n2507
.sym 115866 sys_clk_$glb_clk
.sym 115867 lm32_cpu.rst_i_$glb_sr
.sym 115870 storage[5][6]
.sym 115871 $abc$46512$n7055
.sym 115872 $abc$46512$n3594
.sym 115873 $abc$46512$n7126_1
.sym 115874 $abc$46512$n3589
.sym 115875 $abc$46512$n8629
.sym 115888 $abc$46512$n7069_1
.sym 115893 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 115894 $abc$46512$n6671_1
.sym 115895 $abc$46512$n2642
.sym 115897 storage[4][0]
.sym 115898 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 115899 $abc$46512$n8629
.sym 115900 $abc$46512$n8642
.sym 115901 $abc$46512$n6587
.sym 115902 $abc$46512$n7051_1
.sym 115911 sram_bus_dat_w[1]
.sym 115920 $abc$46512$n8619
.sym 115921 sram_bus_dat_w[0]
.sym 115923 sram_bus_dat_w[6]
.sym 115924 storage[4][6]
.sym 115930 $abc$46512$n7126_1
.sym 115936 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 115938 sram_bus_dat_w[7]
.sym 115939 storage[0][6]
.sym 115940 sram_bus_dat_w[5]
.sym 115949 sram_bus_dat_w[1]
.sym 115954 storage[4][6]
.sym 115955 $abc$46512$n7126_1
.sym 115956 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 115957 storage[0][6]
.sym 115968 sram_bus_dat_w[7]
.sym 115974 sram_bus_dat_w[0]
.sym 115979 sram_bus_dat_w[6]
.sym 115985 sram_bus_dat_w[5]
.sym 115988 $abc$46512$n8619
.sym 115989 sys_clk_$glb_clk
.sym 115991 $abc$46512$n6681_1
.sym 115992 count[4]
.sym 115993 $abc$46512$n6676_1
.sym 115994 count[3]
.sym 115995 $abc$46512$n8632
.sym 115997 sram_bus_dat_w[3]
.sym 115998 $abc$46512$n6671_1
.sym 116004 $abc$46512$n3589
.sym 116005 sram_bus_dat_w[1]
.sym 116006 $abc$46512$n3590
.sym 116008 $abc$46512$n8629
.sym 116012 count[2]
.sym 116015 $abc$46512$n7083
.sym 116016 $abc$46512$n8632
.sym 116018 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 116021 sram_bus_dat_w[3]
.sym 116051 sram_bus_dat_w[6]
.sym 116052 $abc$46512$n8000
.sym 116059 $abc$46512$n8632
.sym 116060 $abc$46512$n8632
.sym 116077 $abc$46512$n8000
.sym 116085 $abc$46512$n8632
.sym 116109 sram_bus_dat_w[6]
.sym 116111 $abc$46512$n8632
.sym 116112 sys_clk_$glb_clk
.sym 116114 $abc$46512$n8638
.sym 116115 $abc$46512$n8640
.sym 116116 $abc$46512$n8644
.sym 116117 $abc$46512$n7082
.sym 116118 $abc$46512$n6587
.sym 116119 storage[12][5]
.sym 116120 $abc$46512$n7083
.sym 116121 storage[12][2]
.sym 116126 $abc$46512$n6713
.sym 116143 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 116147 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 116149 $abc$46512$n8640
.sym 116156 $abc$46512$n7118_1
.sym 116157 $abc$46512$n8638
.sym 116159 storage[8][5]
.sym 116163 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 116164 storage[14][5]
.sym 116177 storage[10][5]
.sym 116178 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 116179 sram_bus_dat_w[5]
.sym 116181 sram_bus_dat_w[3]
.sym 116184 storage[12][5]
.sym 116194 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 116195 storage[12][5]
.sym 116196 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 116197 storage[14][5]
.sym 116215 sram_bus_dat_w[5]
.sym 116218 sram_bus_dat_w[3]
.sym 116230 $abc$46512$n7118_1
.sym 116231 storage[8][5]
.sym 116232 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 116233 storage[10][5]
.sym 116234 $abc$46512$n8638
.sym 116235 sys_clk_$glb_clk
.sym 116237 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 116239 $abc$46512$n7958
.sym 116240 basesoc_uart_phy_tx_bitcount[0]
.sym 116241 $abc$46512$n7240
.sym 116242 serial_tx
.sym 116243 $abc$46512$n7960
.sym 116250 storage[8][2]
.sym 116251 storage[8][3]
.sym 116256 $abc$46512$n8638
.sym 116257 $abc$46512$n7131_1
.sym 116260 $abc$46512$n8644
.sym 116261 $abc$46512$n8644
.sym 116263 $abc$46512$n2642
.sym 116265 sram_bus_dat_w[3]
.sym 116280 $abc$46512$n8644
.sym 116283 sram_bus_dat_w[5]
.sym 116289 $abc$46512$n7960
.sym 116290 sram_bus_dat_w[2]
.sym 116319 sram_bus_dat_w[5]
.sym 116330 $abc$46512$n8644
.sym 116350 sram_bus_dat_w[2]
.sym 116357 $abc$46512$n7960
.sym 116358 sys_clk_$glb_clk
.sym 116362 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 116363 $auto$alumacc.cc:474:replace_alu$4489.C[3]
.sym 116364 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 116365 $abc$46512$n2729
.sym 116366 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 116367 $abc$46512$n2642
.sym 116374 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 116379 sram_bus_dat_w[7]
.sym 116384 $abc$46512$n7958
.sym 116385 $abc$46512$n5071_1
.sym 116386 basesoc_uart_phy_tx_bitcount[0]
.sym 116389 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 116391 $abc$46512$n2642
.sym 116393 storage[4][0]
.sym 116401 $abc$46512$n2639
.sym 116407 $abc$46512$n5071_1
.sym 116408 $abc$46512$n5067_1
.sym 116412 basesoc_uart_phy_tx_bitcount[0]
.sym 116414 sram_bus_dat_w[0]
.sym 116418 sram_bus_dat_w[5]
.sym 116419 $abc$46512$n8640
.sym 116420 basesoc_uart_phy_tx_busy
.sym 116425 basesoc_uart_phy_uart_clk_txen
.sym 116428 basesoc_uart_phy_tx_busy
.sym 116434 basesoc_uart_phy_tx_busy
.sym 116435 basesoc_uart_phy_uart_clk_txen
.sym 116437 $abc$46512$n5067_1
.sym 116446 $abc$46512$n2639
.sym 116452 sram_bus_dat_w[5]
.sym 116467 sram_bus_dat_w[0]
.sym 116470 basesoc_uart_phy_tx_bitcount[0]
.sym 116471 basesoc_uart_phy_uart_clk_txen
.sym 116472 $abc$46512$n5071_1
.sym 116473 basesoc_uart_phy_tx_busy
.sym 116480 $abc$46512$n8640
.sym 116481 sys_clk_$glb_clk
.sym 116484 $abc$46512$n2652
.sym 116487 basesoc_uart_phy_tx_bitcount[1]
.sym 116490 sram_bus_dat_w[3]
.sym 116497 storage[10][0]
.sym 116499 basesoc_uart_phy_tx_busy
.sym 116512 basesoc_uart_phy_uart_clk_txen
.sym 116514 $abc$46512$n8632
.sym 116529 $abc$46512$n2647
.sym 116535 $abc$46512$n2639
.sym 116536 basesoc_uart_phy_tx_bitcount[2]
.sym 116537 $abc$46512$n7246
.sym 116539 basesoc_uart_phy_tx_bitcount[3]
.sym 116543 $auto$alumacc.cc:474:replace_alu$4477.C[3]
.sym 116544 basesoc_uart_phy_tx_bitcount[1]
.sym 116546 basesoc_uart_phy_tx_bitcount[0]
.sym 116550 $abc$46512$n7244
.sym 116559 basesoc_uart_phy_tx_bitcount[0]
.sym 116562 $auto$alumacc.cc:474:replace_alu$4477.C[2]
.sym 116564 basesoc_uart_phy_tx_bitcount[1]
.sym 116568 $nextpnr_ICESTORM_LC_11$I3
.sym 116570 basesoc_uart_phy_tx_bitcount[2]
.sym 116572 $auto$alumacc.cc:474:replace_alu$4477.C[2]
.sym 116578 $nextpnr_ICESTORM_LC_11$I3
.sym 116582 $abc$46512$n7244
.sym 116584 $abc$46512$n2647
.sym 116588 basesoc_uart_phy_tx_bitcount[3]
.sym 116589 $auto$alumacc.cc:474:replace_alu$4477.C[3]
.sym 116593 basesoc_uart_phy_tx_bitcount[3]
.sym 116595 basesoc_uart_phy_tx_bitcount[1]
.sym 116596 basesoc_uart_phy_tx_bitcount[2]
.sym 116599 $abc$46512$n2647
.sym 116600 $abc$46512$n7246
.sym 116603 $abc$46512$n2639
.sym 116604 sys_clk_$glb_clk
.sym 116605 sys_rst_$glb_sr
.sym 116610 storage[4][0]
.sym 116621 $abc$46512$n2639
.sym 116622 $abc$46512$n5067_1
.sym 116627 sram_bus_dat_w[7]
.sym 116656 $abc$46512$n7080
.sym 116666 basesoc_uart_phy_tx_busy
.sym 116681 basesoc_uart_phy_tx_busy
.sym 116682 $abc$46512$n7080
.sym 116727 sys_clk_$glb_clk
.sym 116728 sys_rst_$glb_sr
.sym 116970 sys_rst
.sym 116971 $abc$46512$n3372
.sym 116976 por_rst
.sym 117078 spiflash_miso
.sym 117080 reset_delay[2]
.sym 117081 $abc$46512$n124
.sym 117083 $abc$46512$n120
.sym 117084 reset_delay[0]
.sym 117085 reset_delay[1]
.sym 117087 $abc$46512$n7248
.sym 117090 $abc$46512$n7956
.sym 117126 reset_delay[2]
.sym 117134 spiflash_miso
.sym 117136 $abc$46512$n2840
.sym 117159 $abc$46512$n2841
.sym 117171 $abc$46512$n58
.sym 117172 sys_rst
.sym 117178 $abc$46512$n122
.sym 117182 $abc$46512$n124
.sym 117184 $abc$46512$n120
.sym 117185 por_rst
.sym 117208 $abc$46512$n122
.sym 117209 $abc$46512$n120
.sym 117210 $abc$46512$n58
.sym 117211 $abc$46512$n124
.sym 117214 $abc$46512$n120
.sym 117215 por_rst
.sym 117216 sys_rst
.sym 117220 $abc$46512$n122
.sym 117222 por_rst
.sym 117236 $abc$46512$n2841
.sym 117237 sys_clk_$glb_clk
.sym 117241 $abc$46512$n7249
.sym 117242 $abc$46512$n7250
.sym 117243 $abc$46512$n7251
.sym 117244 $abc$46512$n7252
.sym 117245 $abc$46512$n7253
.sym 117246 $abc$46512$n7254
.sym 117250 $abc$46512$n7093_1
.sym 117255 $abc$46512$n2841
.sym 117257 por_rst
.sym 117260 $PACKER_VCC_NET_$glb_clk
.sym 117282 $abc$46512$n3567
.sym 117283 $abc$46512$n3568
.sym 117285 $PACKER_VCC_NET_$glb_clk
.sym 117286 reset_delay[11]
.sym 117288 $abc$46512$n3569
.sym 117291 $abc$46512$n2840
.sym 117293 $abc$46512$n7258
.sym 117294 $abc$46512$n58
.sym 117298 $abc$46512$n50
.sym 117299 por_rst
.sym 117307 $auto$alumacc.cc:474:replace_alu$4504.C[11]
.sym 117310 $abc$46512$n7253
.sym 117313 $abc$46512$n50
.sym 117326 $abc$46512$n7253
.sym 117328 por_rst
.sym 117333 $abc$46512$n58
.sym 117344 $auto$alumacc.cc:474:replace_alu$4504.C[11]
.sym 117345 $PACKER_VCC_NET_$glb_clk
.sym 117346 reset_delay[11]
.sym 117349 $abc$46512$n7258
.sym 117350 por_rst
.sym 117355 $abc$46512$n3569
.sym 117356 $abc$46512$n3567
.sym 117357 $abc$46512$n3568
.sym 117359 $abc$46512$n2840
.sym 117360 sys_clk_$glb_clk
.sym 117362 $abc$46512$n7255
.sym 117363 $abc$46512$n7256
.sym 117364 $abc$46512$n7257
.sym 117365 $auto$alumacc.cc:474:replace_alu$4504.C[11]
.sym 117366 reset_delay[8]
.sym 117367 $abc$46512$n52
.sym 117368 $abc$46512$n54
.sym 117369 reset_delay[7]
.sym 117373 lm32_cpu.instruction_unit.branch_predict_address_d[24]
.sym 117376 $abc$46512$n3567
.sym 117397 sys_rst
.sym 117405 $abc$46512$n2840
.sym 117410 sys_rst
.sym 117413 $abc$46512$n50
.sym 117416 $abc$46512$n56
.sym 117419 por_rst
.sym 117428 $abc$46512$n7256
.sym 117432 $abc$46512$n52
.sym 117433 $abc$46512$n54
.sym 117436 $abc$46512$n52
.sym 117437 $abc$46512$n54
.sym 117438 $abc$46512$n56
.sym 117439 $abc$46512$n50
.sym 117443 por_rst
.sym 117444 sys_rst
.sym 117460 $abc$46512$n56
.sym 117467 $abc$46512$n7256
.sym 117469 por_rst
.sym 117482 $abc$46512$n2840
.sym 117483 sys_clk_$glb_clk
.sym 117495 $abc$46512$n8646
.sym 117501 $abc$46512$n2840
.sym 117503 por_rst
.sym 117513 $abc$46512$n448
.sym 117618 $abc$46512$n7135_1
.sym 117638 $abc$46512$n6205_1
.sym 117642 sram_bus_dat_w[2]
.sym 117656 spiflash_bus_adr[4]
.sym 117712 spiflash_bus_adr[4]
.sym 117741 lm32_cpu.pc_f[5]
.sym 117756 storage[2][2]
.sym 117758 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 117761 $abc$46512$n8635
.sym 117763 storage[11][3]
.sym 117785 sram_bus_dat_w[7]
.sym 117790 $abc$46512$n8646
.sym 117802 sram_bus_dat_w[2]
.sym 117818 sram_bus_dat_w[2]
.sym 117841 sram_bus_dat_w[7]
.sym 117851 $abc$46512$n8646
.sym 117852 sys_clk_$glb_clk
.sym 117854 $abc$46512$n7136_1
.sym 117855 storage[6][4]
.sym 117856 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 117857 storage[6][6]
.sym 117858 storage[6][3]
.sym 117859 storage[6][7]
.sym 117860 storage[6][2]
.sym 117861 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 117878 sys_rst
.sym 117884 $PACKER_VCC_NET_$glb_clk
.sym 117888 storage[15][7]
.sym 117895 sram_bus_dat_w[7]
.sym 117897 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 117898 storage[15][2]
.sym 117904 storage[13][2]
.sym 117909 storage[9][3]
.sym 117910 $abc$46512$n7092_1
.sym 117912 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 117913 $abc$46512$n7956
.sym 117914 sram_bus_dat_w[2]
.sym 117918 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 117920 sram_bus_dat_w[0]
.sym 117923 storage[11][3]
.sym 117935 sram_bus_dat_w[7]
.sym 117940 storage[13][2]
.sym 117941 storage[15][2]
.sym 117942 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 117943 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 117946 sram_bus_dat_w[2]
.sym 117953 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 117964 $abc$46512$n7092_1
.sym 117965 storage[11][3]
.sym 117966 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 117967 storage[9][3]
.sym 117971 sram_bus_dat_w[0]
.sym 117974 $abc$46512$n7956
.sym 117975 sys_clk_$glb_clk
.sym 117977 storage[2][2]
.sym 117978 $abc$46512$n7099_1
.sym 117979 storage[2][7]
.sym 117980 $abc$46512$n7123_1
.sym 117981 storage[2][6]
.sym 117982 storage[2][4]
.sym 117983 storage[2][5]
.sym 117984 $abc$46512$n6205_1
.sym 117985 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 117988 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 117990 $abc$46512$n2593
.sym 117995 $abc$46512$n7080_1
.sym 117999 sram_bus_dat_w[7]
.sym 118012 $abc$46512$n7099_1
.sym 118029 $abc$46512$n2585
.sym 118044 lm32_cpu.pc_f[5]
.sym 118048 lm32_cpu.instruction_unit.icache.flush_set[1]
.sym 118069 lm32_cpu.pc_f[5]
.sym 118088 lm32_cpu.instruction_unit.icache.flush_set[1]
.sym 118097 $abc$46512$n2585
.sym 118098 sys_clk_$glb_clk
.sym 118099 lm32_cpu.rst_i_$glb_sr
.sym 118100 lm32_cpu.instruction_unit.icache.flush_set[3]
.sym 118101 spiflash_bus_adr[4]
.sym 118104 $abc$46512$n7111_1
.sym 118105 $abc$46512$n5875
.sym 118106 lm32_cpu.instruction_unit.icache.tmem_write_address[4]
.sym 118109 sram_bus_dat_w[3]
.sym 118115 $abc$46512$n8644
.sym 118117 $abc$46512$n7122_1
.sym 118123 $abc$46512$n7104_1
.sym 118124 lm32_cpu.instruction_unit.icache.flush_set[4]
.sym 118125 lm32_cpu.load_store_unit.d_dat_o[31]
.sym 118126 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 118127 $abc$46512$n5875
.sym 118128 sram_bus_dat_w[2]
.sym 118129 lm32_cpu.instruction_unit.icache.tmem_write_address[4]
.sym 118130 $abc$46512$n6205_1
.sym 118133 $abc$46512$n6035
.sym 118134 $abc$46512$n6205_1
.sym 118135 lm32_cpu.instruction_unit.icache_refill_address[4]
.sym 118140 $PACKER_VCC_NET_$glb_clk
.sym 118143 $abc$46512$n2584
.sym 118145 lm32_cpu.instruction_unit.icache.flush_set[4]
.sym 118147 lm32_cpu.instruction_unit.icache.flush_set[1]
.sym 118148 $PACKER_VCC_NET_$glb_clk
.sym 118156 $PACKER_VCC_NET_$glb_clk
.sym 118161 lm32_cpu.instruction_unit.icache.flush_set[0]
.sym 118163 $auto$alumacc.cc:474:replace_alu$4537.C[6]
.sym 118167 lm32_cpu.instruction_unit.icache.flush_set[2]
.sym 118168 lm32_cpu.instruction_unit.icache.flush_set[3]
.sym 118170 lm32_cpu.instruction_unit.icache.flush_set[5]
.sym 118172 lm32_cpu.instruction_unit.icache.flush_set[6]
.sym 118176 lm32_cpu.instruction_unit.icache.flush_set[0]
.sym 118179 $auto$alumacc.cc:474:replace_alu$4537.C[2]
.sym 118181 lm32_cpu.instruction_unit.icache.flush_set[1]
.sym 118182 $PACKER_VCC_NET_$glb_clk
.sym 118185 $auto$alumacc.cc:474:replace_alu$4537.C[3]
.sym 118187 lm32_cpu.instruction_unit.icache.flush_set[2]
.sym 118188 $PACKER_VCC_NET_$glb_clk
.sym 118189 $auto$alumacc.cc:474:replace_alu$4537.C[2]
.sym 118191 $auto$alumacc.cc:474:replace_alu$4537.C[4]
.sym 118193 lm32_cpu.instruction_unit.icache.flush_set[3]
.sym 118194 $PACKER_VCC_NET_$glb_clk
.sym 118195 $auto$alumacc.cc:474:replace_alu$4537.C[3]
.sym 118197 $auto$alumacc.cc:474:replace_alu$4537.C[5]
.sym 118199 $PACKER_VCC_NET_$glb_clk
.sym 118200 lm32_cpu.instruction_unit.icache.flush_set[4]
.sym 118201 $auto$alumacc.cc:474:replace_alu$4537.C[4]
.sym 118203 $nextpnr_ICESTORM_LC_44$I3
.sym 118205 lm32_cpu.instruction_unit.icache.flush_set[5]
.sym 118206 $PACKER_VCC_NET_$glb_clk
.sym 118207 $auto$alumacc.cc:474:replace_alu$4537.C[5]
.sym 118213 $nextpnr_ICESTORM_LC_44$I3
.sym 118217 lm32_cpu.instruction_unit.icache.flush_set[6]
.sym 118218 $PACKER_VCC_NET_$glb_clk
.sym 118219 $auto$alumacc.cc:474:replace_alu$4537.C[6]
.sym 118220 $abc$46512$n2584
.sym 118221 sys_clk_$glb_clk
.sym 118222 lm32_cpu.rst_i_$glb_sr
.sym 118224 $abc$46512$n7087_1
.sym 118225 lm32_cpu.load_store_unit.store_data_m[11]
.sym 118226 $abc$46512$n2584
.sym 118229 lm32_cpu.pc_m[22]
.sym 118232 $abc$46512$n8635
.sym 118233 $abc$46512$n8635
.sym 118234 $abc$46512$n3372
.sym 118236 sram_bus_dat_w[0]
.sym 118240 spiflash_bus_adr[4]
.sym 118241 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 118242 lm32_cpu.pc_d[22]
.sym 118248 lm32_cpu.pc_f[22]
.sym 118249 lm32_cpu.pc_f[11]
.sym 118250 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 118252 lm32_cpu.instruction_unit.icache_refill_address[2]
.sym 118253 $abc$46512$n8635
.sym 118254 lm32_cpu.instruction_unit.restart_address[9]
.sym 118255 lm32_cpu.instruction_unit.branch_predict_address_d[11]
.sym 118256 storage[2][2]
.sym 118257 $abc$46512$n5411_1
.sym 118258 $abc$46512$n8633
.sym 118264 lm32_cpu.instruction_unit.icache.flush_set[3]
.sym 118265 $abc$46512$n4958
.sym 118267 lm32_cpu.load_store_unit.store_data_m[31]
.sym 118268 lm32_cpu.instruction_unit.icache.flush_set[1]
.sym 118269 lm32_cpu.instruction_unit.icache.flush_set[5]
.sym 118274 lm32_cpu.instruction_unit.icache.flush_set[2]
.sym 118275 $abc$46512$n4954
.sym 118276 lm32_cpu.instruction_unit.icache.flush_set[4]
.sym 118278 lm32_cpu.instruction_unit.icache.flush_set[0]
.sym 118279 lm32_cpu.instruction_unit.icache.flush_set[6]
.sym 118282 lm32_cpu.load_store_unit.store_data_m[11]
.sym 118284 lm32_cpu.instruction_unit.icache.flush_set[4]
.sym 118285 $abc$46512$n4959_1
.sym 118288 lm32_cpu.instruction_unit.icache_refill_address[6]
.sym 118291 $abc$46512$n2567
.sym 118293 $abc$46512$n6035
.sym 118295 lm32_cpu.instruction_unit.icache_refill_address[4]
.sym 118297 $abc$46512$n4954
.sym 118298 lm32_cpu.instruction_unit.icache.flush_set[2]
.sym 118299 lm32_cpu.instruction_unit.icache_refill_address[4]
.sym 118303 lm32_cpu.instruction_unit.icache.flush_set[0]
.sym 118304 lm32_cpu.instruction_unit.icache.flush_set[3]
.sym 118305 lm32_cpu.instruction_unit.icache.flush_set[2]
.sym 118306 lm32_cpu.instruction_unit.icache.flush_set[1]
.sym 118311 $abc$46512$n6035
.sym 118312 $abc$46512$n4959_1
.sym 118315 lm32_cpu.instruction_unit.icache.flush_set[0]
.sym 118316 $abc$46512$n6035
.sym 118317 $abc$46512$n4959_1
.sym 118321 lm32_cpu.load_store_unit.store_data_m[11]
.sym 118327 $abc$46512$n4958
.sym 118328 lm32_cpu.instruction_unit.icache.flush_set[6]
.sym 118329 lm32_cpu.instruction_unit.icache.flush_set[5]
.sym 118330 lm32_cpu.instruction_unit.icache.flush_set[4]
.sym 118336 lm32_cpu.load_store_unit.store_data_m[31]
.sym 118339 lm32_cpu.instruction_unit.icache.flush_set[4]
.sym 118341 lm32_cpu.instruction_unit.icache_refill_address[6]
.sym 118342 $abc$46512$n4954
.sym 118343 $abc$46512$n2567
.sym 118344 sys_clk_$glb_clk
.sym 118345 lm32_cpu.rst_i_$glb_sr
.sym 118346 $abc$46512$n7015
.sym 118347 $abc$46512$n7526
.sym 118348 $abc$46512$n6002
.sym 118349 $abc$46512$n6957
.sym 118350 $abc$46512$n7075_1
.sym 118351 $abc$46512$n7024
.sym 118352 $abc$46512$n5314_1
.sym 118353 $abc$46512$n7047
.sym 118354 sram_bus_dat_w[3]
.sym 118359 lm32_cpu.pc_f[12]
.sym 118360 $abc$46512$n8633
.sym 118362 $abc$46512$n7051_1
.sym 118369 storage[2][3]
.sym 118370 lm32_cpu.instruction_unit.icache.tmem_write_address[5]
.sym 118371 lm32_cpu.instruction_unit.icache_refill_address[7]
.sym 118373 storage[15][7]
.sym 118374 $abc$46512$n6204_1
.sym 118375 sys_rst
.sym 118376 $PACKER_VCC_NET_$glb_clk
.sym 118377 lm32_cpu.instruction_unit.restart_address[15]
.sym 118379 lm32_cpu.pc_f[18]
.sym 118380 lm32_cpu.instruction_unit.icache.tmem_write_address[1]
.sym 118381 lm32_cpu.instruction_unit.restart_address[21]
.sym 118388 lm32_cpu.instruction_unit.icache.flush_set[1]
.sym 118389 lm32_cpu.instruction_unit.icache.flush_set[5]
.sym 118391 $abc$46512$n6956
.sym 118393 lm32_cpu.instruction_unit.icache.flush_set[0]
.sym 118395 lm32_cpu.instruction_unit.icache_refill_address[7]
.sym 118396 lm32_cpu.pc_f[11]
.sym 118397 $abc$46512$n5875
.sym 118398 $abc$46512$n2584
.sym 118400 $abc$46512$n6204_1
.sym 118402 $abc$46512$n6205_1
.sym 118404 $abc$46512$n4954
.sym 118405 $abc$46512$n6002
.sym 118406 $abc$46512$n6957
.sym 118408 lm32_cpu.pc_f[22]
.sym 118409 $abc$46512$n4954
.sym 118410 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 118412 lm32_cpu.instruction_unit.icache_refill_address[2]
.sym 118413 $abc$46512$n7135_1
.sym 118414 lm32_cpu.instruction_unit.icache_refill_address[3]
.sym 118416 $abc$46512$n6001
.sym 118417 $PACKER_VCC_NET_$glb_clk
.sym 118420 $abc$46512$n6956
.sym 118421 $abc$46512$n5875
.sym 118422 lm32_cpu.pc_f[11]
.sym 118423 $abc$46512$n6957
.sym 118427 lm32_cpu.instruction_unit.icache_refill_address[3]
.sym 118428 lm32_cpu.instruction_unit.icache.flush_set[1]
.sym 118429 $abc$46512$n4954
.sym 118432 $abc$46512$n6001
.sym 118433 $abc$46512$n5875
.sym 118434 $abc$46512$n6002
.sym 118435 lm32_cpu.pc_f[22]
.sym 118438 $abc$46512$n6957
.sym 118439 $abc$46512$n6956
.sym 118440 $abc$46512$n5875
.sym 118441 lm32_cpu.pc_f[11]
.sym 118444 $abc$46512$n4954
.sym 118445 lm32_cpu.instruction_unit.icache_refill_address[7]
.sym 118446 lm32_cpu.instruction_unit.icache.flush_set[5]
.sym 118451 lm32_cpu.instruction_unit.icache.flush_set[0]
.sym 118452 $abc$46512$n4954
.sym 118453 lm32_cpu.instruction_unit.icache_refill_address[2]
.sym 118456 lm32_cpu.instruction_unit.icache.flush_set[0]
.sym 118459 $PACKER_VCC_NET_$glb_clk
.sym 118462 $abc$46512$n7135_1
.sym 118463 $abc$46512$n6204_1
.sym 118464 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 118465 $abc$46512$n6205_1
.sym 118466 $abc$46512$n2584
.sym 118467 sys_clk_$glb_clk
.sym 118468 lm32_cpu.rst_i_$glb_sr
.sym 118471 $abc$46512$n6329
.sym 118472 $abc$46512$n7018
.sym 118476 $abc$46512$n6960
.sym 118477 lm32_cpu.instruction_unit.icache.tmem_write_address[5]
.sym 118480 $abc$46512$n7076_1
.sym 118482 lm32_cpu.instruction_unit.icache_refill_address[20]
.sym 118483 $abc$46512$n7074_1
.sym 118485 lm32_cpu.branch_target_d[4]
.sym 118486 $abc$46512$n2463
.sym 118487 $abc$46512$n6956
.sym 118493 $abc$46512$n7099_1
.sym 118495 $abc$46512$n8646
.sym 118496 lm32_cpu.data_bus_error_exception_m
.sym 118497 lm32_cpu.pc_f[0]
.sym 118502 lm32_cpu.instruction_unit.icache_refill_address[13]
.sym 118503 lm32_cpu.pc_f[11]
.sym 118504 $abc$46512$n6200_1
.sym 118510 $abc$46512$n3609
.sym 118512 $abc$46512$n2453
.sym 118517 $abc$46512$n5412
.sym 118518 $abc$46512$n5134
.sym 118521 $abc$46512$n5122
.sym 118524 lm32_cpu.instruction_unit.restart_address[9]
.sym 118525 lm32_cpu.instruction_unit.pc_a[0]
.sym 118526 $abc$46512$n4964
.sym 118527 lm32_cpu.instruction_unit.branch_predict_address_d[11]
.sym 118528 $abc$46512$n7059
.sym 118529 $abc$46512$n5411_1
.sym 118531 lm32_cpu.instruction_unit.pc_a[5]
.sym 118533 $abc$46512$n7060
.sym 118534 $abc$46512$n5410
.sym 118535 lm32_cpu.instruction_unit.icache_restart_request
.sym 118536 $abc$46512$n5146
.sym 118537 lm32_cpu.instruction_unit.restart_address[15]
.sym 118539 lm32_cpu.pc_f[18]
.sym 118540 $abc$46512$n5875
.sym 118541 lm32_cpu.instruction_unit.restart_address[21]
.sym 118543 $abc$46512$n4964
.sym 118544 $abc$46512$n5411_1
.sym 118546 lm32_cpu.instruction_unit.branch_predict_address_d[11]
.sym 118549 $abc$46512$n5410
.sym 118550 $abc$46512$n3609
.sym 118551 $abc$46512$n5412
.sym 118555 lm32_cpu.pc_f[18]
.sym 118556 $abc$46512$n5875
.sym 118557 $abc$46512$n7059
.sym 118558 $abc$46512$n7060
.sym 118562 lm32_cpu.instruction_unit.icache_restart_request
.sym 118563 $abc$46512$n5134
.sym 118564 lm32_cpu.instruction_unit.restart_address[15]
.sym 118567 lm32_cpu.instruction_unit.icache_restart_request
.sym 118569 $abc$46512$n5122
.sym 118570 lm32_cpu.instruction_unit.restart_address[9]
.sym 118573 lm32_cpu.instruction_unit.pc_a[5]
.sym 118581 lm32_cpu.instruction_unit.pc_a[0]
.sym 118585 $abc$46512$n5146
.sym 118586 lm32_cpu.instruction_unit.icache_restart_request
.sym 118588 lm32_cpu.instruction_unit.restart_address[21]
.sym 118589 $abc$46512$n2453
.sym 118590 sys_clk_$glb_clk
.sym 118591 lm32_cpu.rst_i_$glb_sr
.sym 118592 lm32_cpu.instruction_unit.restart_address[25]
.sym 118593 lm32_cpu.instruction_unit.restart_address[1]
.sym 118594 lm32_cpu.instruction_unit.restart_address[12]
.sym 118595 lm32_cpu.instruction_unit.restart_address[9]
.sym 118596 $abc$46512$n5463_1
.sym 118597 lm32_cpu.instruction_unit.restart_address[21]
.sym 118598 lm32_cpu.instruction_unit.restart_address[24]
.sym 118599 lm32_cpu.instruction_unit.restart_address[7]
.sym 118602 $abc$46512$n7956
.sym 118604 $abc$46512$n5134
.sym 118606 lm32_cpu.branch_target_d[0]
.sym 118607 $abc$46512$n5122
.sym 118608 $abc$46512$n2453
.sym 118610 $abc$46512$n2593
.sym 118611 lm32_cpu.instruction_unit.icache_refill_address[10]
.sym 118613 lm32_cpu.instruction_unit.pc_a[0]
.sym 118614 lm32_cpu.pc_x[22]
.sym 118616 lm32_cpu.load_store_unit.store_data_x[12]
.sym 118618 lm32_cpu.instruction_unit.pc_a[2]
.sym 118619 $abc$46512$n7060
.sym 118620 $abc$46512$n6323
.sym 118622 lm32_cpu.instruction_unit.icache_refill_address[4]
.sym 118624 $abc$46512$n8633
.sym 118625 $abc$46512$n3607
.sym 118626 lm32_cpu.instruction_unit.restart_address[23]
.sym 118627 lm32_cpu.instruction_unit.icache_refill_address[26]
.sym 118635 lm32_cpu.instruction_unit.icache_restart_request
.sym 118636 lm32_cpu.instruction_unit.pc_a[2]
.sym 118638 lm32_cpu.instruction_unit.pc_a[1]
.sym 118639 lm32_cpu.pc_f[0]
.sym 118640 $abc$46512$n5118
.sym 118641 lm32_cpu.pc_f[1]
.sym 118643 lm32_cpu.pc_f[20]
.sym 118644 $abc$46512$n2453
.sym 118647 lm32_cpu.instruction_unit.pc_a[4]
.sym 118650 lm32_cpu.instruction_unit.restart_address[1]
.sym 118651 lm32_cpu.pc_f[4]
.sym 118652 lm32_cpu.instruction_unit.branch_predict_address_d[24]
.sym 118656 lm32_cpu.instruction_unit.restart_address[7]
.sym 118661 $abc$46512$n5463_1
.sym 118662 $abc$46512$n4964
.sym 118667 lm32_cpu.instruction_unit.pc_a[1]
.sym 118674 lm32_cpu.pc_f[20]
.sym 118681 lm32_cpu.instruction_unit.pc_a[4]
.sym 118684 lm32_cpu.instruction_unit.restart_address[1]
.sym 118685 lm32_cpu.pc_f[0]
.sym 118686 lm32_cpu.pc_f[1]
.sym 118687 lm32_cpu.instruction_unit.icache_restart_request
.sym 118690 lm32_cpu.instruction_unit.icache_restart_request
.sym 118691 $abc$46512$n5118
.sym 118693 lm32_cpu.instruction_unit.restart_address[7]
.sym 118697 lm32_cpu.pc_f[4]
.sym 118703 lm32_cpu.instruction_unit.branch_predict_address_d[24]
.sym 118704 $abc$46512$n4964
.sym 118705 $abc$46512$n5463_1
.sym 118708 lm32_cpu.instruction_unit.pc_a[2]
.sym 118712 $abc$46512$n2453
.sym 118713 sys_clk_$glb_clk
.sym 118714 lm32_cpu.rst_i_$glb_sr
.sym 118715 $abc$46512$n5411_1
.sym 118716 lm32_cpu.instruction_unit.icache_refill_address[4]
.sym 118717 lm32_cpu.instruction_unit.icache_refill_address[28]
.sym 118718 $abc$46512$n5229
.sym 118719 lm32_cpu.instruction_unit.icache_refill_address[13]
.sym 118720 lm32_cpu.instruction_unit.icache_refill_address[18]
.sym 118721 $abc$46512$n5104
.sym 118722 $PACKER_VCC_NET_$glb_clk
.sym 118726 $abc$46512$n7093_1
.sym 118727 lm32_cpu.instruction_unit.icache_refill_address[21]
.sym 118729 sram_bus_dat_w[1]
.sym 118730 $abc$46512$n2453
.sym 118731 lm32_cpu.pc_d[20]
.sym 118733 $abc$46512$n5152
.sym 118734 lm32_cpu.instruction_unit.restart_address[25]
.sym 118735 lm32_cpu.instruction_unit.icache_refill_address[14]
.sym 118740 lm32_cpu.pc_f[22]
.sym 118741 lm32_cpu.instruction_unit.restart_address[9]
.sym 118742 $abc$46512$n8633
.sym 118743 $abc$46512$n5443_1
.sym 118746 $PACKER_VCC_NET_$glb_clk
.sym 118748 $abc$46512$n5411_1
.sym 118749 $abc$46512$n8635
.sym 118750 $abc$46512$n8012
.sym 118756 lm32_cpu.instruction_unit.restart_address[6]
.sym 118757 $abc$46512$n5214_1
.sym 118762 lm32_cpu.instruction_unit.icache_restart_request
.sym 118764 $abc$46512$n4964
.sym 118765 lm32_cpu.instruction_unit.pc_a[5]
.sym 118766 lm32_cpu.instruction_unit.restart_address[4]
.sym 118768 lm32_cpu.instruction_unit.restart_address[18]
.sym 118769 lm32_cpu.branch_target_d[4]
.sym 118774 $abc$46512$n5140
.sym 118775 $abc$46512$n5215_1
.sym 118776 $abc$46512$n5112
.sym 118777 lm32_cpu.instruction_unit.icache_refill_address[18]
.sym 118780 lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra[5]
.sym 118781 $abc$46512$n5216_1
.sym 118782 $abc$46512$n3609
.sym 118784 $abc$46512$n6346
.sym 118785 $abc$46512$n3607
.sym 118786 $abc$46512$n5116
.sym 118790 $abc$46512$n6346
.sym 118795 $abc$46512$n5215_1
.sym 118797 $abc$46512$n4964
.sym 118798 lm32_cpu.branch_target_d[4]
.sym 118801 lm32_cpu.instruction_unit.restart_address[6]
.sym 118802 $abc$46512$n5116
.sym 118803 lm32_cpu.instruction_unit.icache_restart_request
.sym 118807 lm32_cpu.instruction_unit.restart_address[4]
.sym 118808 $abc$46512$n5112
.sym 118810 lm32_cpu.instruction_unit.icache_restart_request
.sym 118813 lm32_cpu.instruction_unit.pc_a[5]
.sym 118814 lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra[5]
.sym 118815 $abc$46512$n3607
.sym 118819 lm32_cpu.instruction_unit.restart_address[18]
.sym 118820 $abc$46512$n5140
.sym 118822 lm32_cpu.instruction_unit.icache_restart_request
.sym 118825 $abc$46512$n5216_1
.sym 118826 $abc$46512$n5214_1
.sym 118828 $abc$46512$n3609
.sym 118833 lm32_cpu.instruction_unit.icache_refill_address[18]
.sym 118836 sys_clk_$glb_clk
.sym 118838 $abc$46512$n5443_1
.sym 118839 $abc$46512$n5431_1
.sym 118840 lm32_cpu.instruction_unit.icache_refill_address[19]
.sym 118841 lm32_cpu.instruction_unit.icache_refill_address[17]
.sym 118842 lm32_cpu.instruction_unit.icache_refill_address[22]
.sym 118843 lm32_cpu.instruction_unit.icache_refill_address[26]
.sym 118844 lm32_cpu.pc_f[28]
.sym 118845 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 118848 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 118851 lm32_cpu.instruction_unit.pc_a[5]
.sym 118852 lm32_cpu.instruction_unit.restart_address[4]
.sym 118853 $abc$46512$n2507
.sym 118855 $PACKER_VCC_NET_$glb_clk
.sym 118859 lm32_cpu.pc_f[20]
.sym 118863 lm32_cpu.instruction_unit.pc_a[3]
.sym 118864 $abc$46512$n5229
.sym 118865 lm32_cpu.pc_f[18]
.sym 118866 storage[15][7]
.sym 118868 sys_rst
.sym 118869 lm32_cpu.instruction_unit.pc_a[0]
.sym 118871 lm32_cpu.instruction_unit.icache_refill_address[3]
.sym 118872 $PACKER_VCC_NET_$glb_clk
.sym 118881 $abc$46512$n2507
.sym 118882 lm32_cpu.instruction_unit.restart_address[20]
.sym 118885 lm32_cpu.instruction_unit.icache_refill_address[6]
.sym 118886 lm32_cpu.instruction_unit.icache_refill_address[2]
.sym 118888 lm32_cpu.instruction_unit.icache_refill_address[20]
.sym 118890 lm32_cpu.instruction_unit.icache_restart_request
.sym 118891 $abc$46512$n5144
.sym 118893 lm32_cpu.instruction_unit.icache_refill_address[23]
.sym 118896 $abc$46512$n5154
.sym 118903 lm32_cpu.instruction_unit.icache_refill_address[14]
.sym 118904 $abc$46512$n5108
.sym 118906 lm32_cpu.instruction_unit.restart_address[25]
.sym 118907 lm32_cpu.instruction_unit.restart_address[2]
.sym 118914 lm32_cpu.instruction_unit.icache_refill_address[6]
.sym 118918 lm32_cpu.instruction_unit.icache_refill_address[14]
.sym 118924 lm32_cpu.instruction_unit.icache_restart_request
.sym 118925 lm32_cpu.instruction_unit.restart_address[2]
.sym 118926 $abc$46512$n5108
.sym 118931 lm32_cpu.instruction_unit.icache_refill_address[20]
.sym 118939 lm32_cpu.instruction_unit.icache_refill_address[2]
.sym 118942 lm32_cpu.instruction_unit.icache_refill_address[23]
.sym 118948 lm32_cpu.instruction_unit.icache_restart_request
.sym 118950 lm32_cpu.instruction_unit.restart_address[25]
.sym 118951 $abc$46512$n5154
.sym 118954 lm32_cpu.instruction_unit.restart_address[20]
.sym 118956 $abc$46512$n5144
.sym 118957 lm32_cpu.instruction_unit.icache_restart_request
.sym 118958 $abc$46512$n2507
.sym 118959 sys_clk_$glb_clk
.sym 118960 lm32_cpu.rst_i_$glb_sr
.sym 118961 lm32_cpu.instruction_unit.restart_address[19]
.sym 118962 lm32_cpu.instruction_unit.restart_address[16]
.sym 118963 lm32_cpu.instruction_unit.restart_address[3]
.sym 118964 lm32_cpu.instruction_unit.restart_address[26]
.sym 118965 lm32_cpu.instruction_unit.restart_address[28]
.sym 118966 lm32_cpu.instruction_unit.restart_address[27]
.sym 118967 $abc$46512$n5471_1
.sym 118968 $abc$46512$n5220
.sym 118969 lm32_cpu.load_store_unit.store_data_x[13]
.sym 118971 $abc$46512$n8646
.sym 118972 $abc$46512$n7064_1
.sym 118973 lm32_cpu.instruction_unit.icache_refill_address[9]
.sym 118975 lm32_cpu.instruction_unit.icache_restart_request
.sym 118981 lm32_cpu.instruction_unit.icache_refill_address[4]
.sym 118985 $abc$46512$n6342
.sym 118987 lm32_cpu.pc_m[12]
.sym 118988 lm32_cpu.instruction_unit.icache_refill_address[4]
.sym 118990 $abc$46512$n7099_1
.sym 118991 $abc$46512$n8646
.sym 118992 $abc$46512$n6200_1
.sym 118995 $abc$46512$n2507
.sym 118996 $abc$46512$n6344
.sym 119004 lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra[3]
.sym 119005 $abc$46512$n3609
.sym 119006 $abc$46512$n5221_1
.sym 119007 $abc$46512$n4964
.sym 119009 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 119010 $abc$46512$n3607
.sym 119012 lm32_cpu.branch_target_d[0]
.sym 119013 $abc$46512$n5219_1
.sym 119015 $abc$46512$n2528
.sym 119016 lm32_cpu.instruction_unit.pc_a[3]
.sym 119017 $abc$46512$n5230_1
.sym 119019 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 119020 $abc$46512$n8012
.sym 119024 $abc$46512$n5229
.sym 119025 $abc$46512$n5220
.sym 119027 lm32_cpu.branch_target_d[3]
.sym 119031 $abc$46512$n5228_1
.sym 119036 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 119042 $abc$46512$n5230_1
.sym 119043 $abc$46512$n3609
.sym 119044 $abc$46512$n5228_1
.sym 119048 $abc$46512$n3609
.sym 119049 $abc$46512$n2528
.sym 119053 $abc$46512$n4964
.sym 119055 $abc$46512$n5220
.sym 119056 lm32_cpu.branch_target_d[3]
.sym 119060 $abc$46512$n3607
.sym 119061 lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra[3]
.sym 119062 lm32_cpu.instruction_unit.pc_a[3]
.sym 119065 $abc$46512$n4964
.sym 119067 lm32_cpu.branch_target_d[0]
.sym 119068 $abc$46512$n5229
.sym 119071 $abc$46512$n5219_1
.sym 119072 $abc$46512$n3609
.sym 119073 $abc$46512$n5221_1
.sym 119079 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 119081 $abc$46512$n8012
.sym 119082 sys_clk_$glb_clk
.sym 119085 lm32_cpu.instruction_unit.i_adr_o[30]
.sym 119087 lm32_cpu.instruction_unit.i_adr_o[15]
.sym 119094 $abc$46512$n7135_1
.sym 119095 $abc$46512$n8644
.sym 119102 $abc$46512$n5156
.sym 119104 lm32_cpu.instruction_unit.icache_refill_address[14]
.sym 119106 $abc$46512$n6342
.sym 119108 $abc$46512$n3607
.sym 119112 $abc$46512$n6323
.sym 119113 lm32_cpu.instruction_unit.icache_refill_address[26]
.sym 119116 $abc$46512$n8633
.sym 119117 $abc$46512$n6303
.sym 119119 lm32_cpu.instruction_unit.icache_refill_address[19]
.sym 119125 lm32_cpu.instruction_unit.icache_refill_data[15]
.sym 119126 lm32_cpu.instruction_unit.pc_a[4]
.sym 119129 $abc$46512$n6342
.sym 119132 $abc$46512$n6350
.sym 119134 $abc$46512$n3607
.sym 119136 $abc$46512$n6344
.sym 119140 lm32_cpu.instruction_unit.icache_refill_data[3]
.sym 119145 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.ra[2]
.sym 119146 lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra[4]
.sym 119147 $abc$46512$n6323
.sym 119160 lm32_cpu.instruction_unit.icache_refill_data[15]
.sym 119165 lm32_cpu.instruction_unit.icache_refill_data[3]
.sym 119170 $abc$46512$n6342
.sym 119176 lm32_cpu.instruction_unit.pc_a[4]
.sym 119177 $abc$46512$n3607
.sym 119178 lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra[4]
.sym 119184 $abc$46512$n6323
.sym 119191 $abc$46512$n6344
.sym 119194 $abc$46512$n3607
.sym 119195 lm32_cpu.instruction_unit.pc_a[4]
.sym 119196 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.ra[2]
.sym 119200 $abc$46512$n6350
.sym 119205 sys_clk_$glb_clk
.sym 119208 lm32_cpu.memop_pc_w[12]
.sym 119213 lm32_cpu.memop_pc_w[9]
.sym 119218 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 119219 lm32_cpu.instruction_unit.icache_refill_data[15]
.sym 119222 lm32_cpu.instruction_unit.i_adr_o[15]
.sym 119228 lm32_cpu.instruction_unit.i_adr_o[30]
.sym 119232 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 119233 $abc$46512$n8635
.sym 119234 $PACKER_VCC_NET_$glb_clk
.sym 119238 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 119241 $abc$46512$n8633
.sym 119252 $abc$46512$n2956
.sym 119255 lm32_cpu.data_bus_error_exception_m
.sym 119259 lm32_cpu.pc_m[12]
.sym 119260 lm32_cpu.instruction_unit.icache_refill_ready
.sym 119273 lm32_cpu.memop_pc_w[12]
.sym 119294 lm32_cpu.instruction_unit.icache_refill_ready
.sym 119299 lm32_cpu.data_bus_error_exception_m
.sym 119300 lm32_cpu.pc_m[12]
.sym 119302 lm32_cpu.memop_pc_w[12]
.sym 119328 sys_clk_$glb_clk
.sym 119329 $abc$46512$n2956
.sym 119330 storage_1[8][5]
.sym 119331 storage[6][1]
.sym 119332 $abc$46512$n8635
.sym 119334 storage_1[8][4]
.sym 119335 $abc$46512$n7123_1
.sym 119340 basesoc_uart_phy_tx_reg[0]
.sym 119344 lm32_cpu.instruction_unit.icache_refill_data[3]
.sym 119351 lm32_cpu.data_bus_error_exception_m
.sym 119354 $abc$46512$n6676_1
.sym 119356 sys_rst
.sym 119358 storage[15][7]
.sym 119360 $PACKER_VCC_NET_$glb_clk
.sym 119363 $abc$46512$n3587
.sym 119364 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 119365 sram_bus_dat_w[2]
.sym 119375 storage[2][1]
.sym 119379 $abc$46512$n7062_1
.sym 119387 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 119388 storage[6][1]
.sym 119389 sram_bus_dat_w[1]
.sym 119398 $abc$46512$n8627
.sym 119400 sram_bus_dat_w[2]
.sym 119413 sram_bus_dat_w[1]
.sym 119416 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 119417 $abc$46512$n7062_1
.sym 119418 storage[2][1]
.sym 119419 storage[6][1]
.sym 119442 sram_bus_dat_w[2]
.sym 119450 $abc$46512$n8627
.sym 119451 sys_clk_$glb_clk
.sym 119453 $abc$46512$n6721
.sym 119455 count[16]
.sym 119458 $abc$46512$n8624
.sym 119459 $abc$46512$n118
.sym 119464 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 119471 storage[2][1]
.sym 119477 count[0]
.sym 119480 shared_dat_r[21]
.sym 119481 $abc$46512$n6671_1
.sym 119482 $abc$46512$n7099_1
.sym 119483 storage[14][7]
.sym 119484 $abc$46512$n6200_1
.sym 119486 $abc$46512$n3589
.sym 119487 $abc$46512$n8646
.sym 119494 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 119497 $abc$46512$n7998
.sym 119502 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 119505 $abc$46512$n8632
.sym 119506 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 119509 sram_bus_dat_w[1]
.sym 119514 $abc$46512$n6676_1
.sym 119516 $abc$46512$n6671_1
.sym 119522 sram_bus_dat_w[7]
.sym 119525 sram_bus_dat_w[2]
.sym 119529 sram_bus_dat_w[1]
.sym 119533 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 119534 $abc$46512$n6676_1
.sym 119535 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 119541 sram_bus_dat_w[2]
.sym 119545 $abc$46512$n7998
.sym 119557 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 119558 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 119560 $abc$46512$n6676_1
.sym 119566 sram_bus_dat_w[7]
.sym 119569 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 119571 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 119572 $abc$46512$n6671_1
.sym 119573 $abc$46512$n8632
.sym 119574 sys_clk_$glb_clk
.sym 119577 $abc$46512$n7088_1
.sym 119578 $abc$46512$n2833
.sym 119579 $abc$46512$n7078_1
.sym 119580 $abc$46512$n8619
.sym 119581 count[1]
.sym 119582 $abc$46512$n6210_1
.sym 119585 sram_bus_dat_w[3]
.sym 119586 sram_bus_dat_w[3]
.sym 119589 $abc$46512$n118
.sym 119590 $abc$46512$n8633
.sym 119594 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 119598 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 119600 $abc$46512$n2647
.sym 119601 $abc$46512$n8619
.sym 119605 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 119606 $abc$46512$n2647
.sym 119607 $abc$46512$n8633
.sym 119609 $auto$alumacc.cc:474:replace_alu$4501.C[16]
.sym 119617 storage[4][1]
.sym 119618 $abc$46512$n6587
.sym 119621 $abc$46512$n7063_1
.sym 119622 $abc$46512$n7134_1
.sym 119623 storage[4][7]
.sym 119626 basesoc_uart_phy_tx_reg[5]
.sym 119627 storage[4][2]
.sym 119629 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 119630 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 119632 storage[0][2]
.sym 119633 $abc$46512$n7067_1
.sym 119635 $abc$46512$n7075_1
.sym 119636 $abc$46512$n7078_1
.sym 119637 $abc$46512$n7079_1
.sym 119638 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 119640 shared_dat_r[21]
.sym 119641 $abc$46512$n7066_1
.sym 119642 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 119643 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 119644 $abc$46512$n2515
.sym 119645 storage[0][7]
.sym 119647 storage[0][1]
.sym 119650 storage[4][1]
.sym 119651 storage[0][1]
.sym 119652 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 119653 $abc$46512$n7066_1
.sym 119658 shared_dat_r[21]
.sym 119662 $abc$46512$n7075_1
.sym 119663 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 119664 $abc$46512$n7079_1
.sym 119665 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 119668 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 119670 $abc$46512$n6587
.sym 119671 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 119674 storage[0][2]
.sym 119675 $abc$46512$n7078_1
.sym 119676 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 119677 storage[4][2]
.sym 119683 basesoc_uart_phy_tx_reg[5]
.sym 119686 $abc$46512$n7063_1
.sym 119687 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 119688 $abc$46512$n7067_1
.sym 119689 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 119692 storage[0][7]
.sym 119693 storage[4][7]
.sym 119694 $abc$46512$n7134_1
.sym 119695 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 119696 $abc$46512$n2515
.sym 119697 sys_clk_$glb_clk
.sym 119698 lm32_cpu.rst_i_$glb_sr
.sym 119699 storage[5][2]
.sym 119700 $abc$46512$n7100_1
.sym 119701 $abc$46512$n8622
.sym 119702 $abc$46512$n7066_1
.sym 119703 storage[5][0]
.sym 119704 storage[5][1]
.sym 119705 $abc$46512$n7112_1
.sym 119706 $abc$46512$n6206_1
.sym 119712 $abc$46512$n8632
.sym 119715 lm32_cpu.instruction_unit.icache_refill_data[21]
.sym 119717 $abc$46512$n3587
.sym 119718 $abc$46512$n7134_1
.sym 119723 $abc$46512$n2647
.sym 119724 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 119726 $abc$46512$n7059_1
.sym 119727 $PACKER_VCC_NET_$glb_clk
.sym 119728 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 119729 count[1]
.sym 119731 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 119732 sram_bus_dat_w[0]
.sym 119733 storage[5][4]
.sym 119734 $abc$46512$n7071_1
.sym 119740 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 119741 $abc$46512$n7088_1
.sym 119742 $abc$46512$n2642
.sym 119744 $abc$46512$n6587
.sym 119746 basesoc_uart_phy_tx_reg[4]
.sym 119747 $abc$46512$n7100_1
.sym 119748 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 119749 $abc$46512$n7164_1
.sym 119750 $abc$46512$n7162_1
.sym 119751 $abc$46512$n7166
.sym 119752 $abc$46512$n7083
.sym 119753 basesoc_uart_phy_tx_reg[5]
.sym 119754 $abc$46512$n6200_1
.sym 119755 $abc$46512$n7081_1
.sym 119756 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 119757 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 119758 $abc$46512$n7158_1
.sym 119759 $abc$46512$n7124_1
.sym 119760 $abc$46512$n2647
.sym 119761 basesoc_uart_phy_tx_reg[7]
.sym 119762 $abc$46512$n7160
.sym 119763 $abc$46512$n6206_1
.sym 119764 basesoc_uart_phy_tx_reg[6]
.sym 119765 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 119766 $abc$46512$n2647
.sym 119767 $abc$46512$n7076_1
.sym 119768 basesoc_uart_phy_tx_reg[3]
.sym 119770 $abc$46512$n7112_1
.sym 119773 $abc$46512$n2647
.sym 119774 $abc$46512$n7124_1
.sym 119775 $abc$46512$n7166
.sym 119776 basesoc_uart_phy_tx_reg[7]
.sym 119779 $abc$46512$n7112_1
.sym 119780 $abc$46512$n7164_1
.sym 119781 basesoc_uart_phy_tx_reg[6]
.sym 119782 $abc$46512$n2647
.sym 119785 $abc$46512$n7081_1
.sym 119786 $abc$46512$n7083
.sym 119787 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 119788 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 119791 $abc$46512$n7100_1
.sym 119792 basesoc_uart_phy_tx_reg[5]
.sym 119793 $abc$46512$n7162_1
.sym 119794 $abc$46512$n2647
.sym 119797 $abc$46512$n7160
.sym 119798 $abc$46512$n7088_1
.sym 119799 basesoc_uart_phy_tx_reg[4]
.sym 119800 $abc$46512$n2647
.sym 119804 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 119805 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 119806 $abc$46512$n6587
.sym 119809 $abc$46512$n7076_1
.sym 119810 basesoc_uart_phy_tx_reg[3]
.sym 119811 $abc$46512$n7158_1
.sym 119812 $abc$46512$n2647
.sym 119815 $abc$46512$n6200_1
.sym 119816 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 119817 $abc$46512$n6206_1
.sym 119818 $abc$46512$n2647
.sym 119819 $abc$46512$n2642
.sym 119820 sys_clk_$glb_clk
.sym 119821 sys_rst_$glb_sr
.sym 119822 storage[1][0]
.sym 119823 storage[1][4]
.sym 119824 storage[1][1]
.sym 119825 $abc$46512$n7137_1
.sym 119826 storage[1][6]
.sym 119827 $abc$46512$n7102_1
.sym 119828 $abc$46512$n7054
.sym 119829 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 119836 $abc$46512$n7162_1
.sym 119838 $abc$46512$n2642
.sym 119842 $abc$46512$n8629
.sym 119843 $abc$46512$n7081_1
.sym 119845 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 119847 $abc$46512$n3589
.sym 119848 $PACKER_VCC_NET_$glb_clk
.sym 119849 $abc$46512$n7136_1
.sym 119850 $abc$46512$n6676_1
.sym 119852 count[3]
.sym 119853 sys_rst
.sym 119857 $abc$46512$n7055
.sym 119864 $abc$46512$n7055
.sym 119865 $abc$46512$n7154
.sym 119866 $abc$46512$n7069_1
.sym 119868 $abc$46512$n7052_1
.sym 119871 $abc$46512$n7156_1
.sym 119874 $abc$46512$n7057_1
.sym 119875 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 119876 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 119877 basesoc_uart_phy_tx_reg[2]
.sym 119879 $abc$46512$n7064_1
.sym 119880 basesoc_uart_phy_tx_reg[1]
.sym 119883 $abc$46512$n2647
.sym 119884 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 119885 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 119886 $abc$46512$n7059_1
.sym 119887 $abc$46512$n6681_1
.sym 119890 $abc$46512$n2642
.sym 119891 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 119892 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 119893 $abc$46512$n7051_1
.sym 119894 $abc$46512$n7071_1
.sym 119896 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 119897 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 119898 $abc$46512$n7071_1
.sym 119899 $abc$46512$n7069_1
.sym 119902 basesoc_uart_phy_tx_reg[2]
.sym 119903 $abc$46512$n2647
.sym 119904 $abc$46512$n7156_1
.sym 119905 $abc$46512$n7064_1
.sym 119908 $abc$46512$n7057_1
.sym 119909 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 119910 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 119911 $abc$46512$n7059_1
.sym 119923 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 119926 $abc$46512$n7051_1
.sym 119927 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 119928 $abc$46512$n7055
.sym 119929 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 119932 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 119933 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 119935 $abc$46512$n6681_1
.sym 119938 basesoc_uart_phy_tx_reg[1]
.sym 119939 $abc$46512$n2647
.sym 119940 $abc$46512$n7052_1
.sym 119941 $abc$46512$n7154
.sym 119942 $abc$46512$n2642
.sym 119943 sys_clk_$glb_clk
.sym 119944 sys_rst_$glb_sr
.sym 119947 $abc$46512$n6693
.sym 119948 $abc$46512$n6695
.sym 119949 $abc$46512$n6697
.sym 119950 $abc$46512$n6699
.sym 119951 $abc$46512$n6701
.sym 119952 $abc$46512$n6703
.sym 119957 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 119962 $abc$46512$n7057_1
.sym 119965 $abc$46512$n8632
.sym 119969 $abc$46512$n8638
.sym 119970 $abc$46512$n5097
.sym 119971 sram_bus_dat_w[5]
.sym 119972 $abc$46512$n6671_1
.sym 119973 $abc$46512$n3589
.sym 119974 storage[14][7]
.sym 119978 sram_bus_dat_w[7]
.sym 119986 $abc$46512$n3594
.sym 119988 $abc$46512$n6676_1
.sym 119989 count[3]
.sym 119990 storage[1][6]
.sym 119993 $abc$46512$n118
.sym 119995 count[4]
.sym 119996 count[2]
.sym 119997 count[0]
.sym 119998 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 119999 storage[0][0]
.sym 120000 $abc$46512$n3590
.sym 120001 count[1]
.sym 120003 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 120004 $abc$46512$n8629
.sym 120005 sram_bus_dat_w[6]
.sym 120006 storage[4][0]
.sym 120007 $abc$46512$n7054
.sym 120009 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 120012 storage[5][6]
.sym 120013 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 120034 sram_bus_dat_w[6]
.sym 120037 $abc$46512$n7054
.sym 120038 storage[0][0]
.sym 120039 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 120040 storage[4][0]
.sym 120043 count[4]
.sym 120044 count[2]
.sym 120045 count[1]
.sym 120046 count[3]
.sym 120049 storage[5][6]
.sym 120050 storage[1][6]
.sym 120051 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 120052 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 120055 $abc$46512$n3594
.sym 120056 $abc$46512$n3590
.sym 120057 count[0]
.sym 120058 $abc$46512$n118
.sym 120061 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 120062 $abc$46512$n6676_1
.sym 120063 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 120065 $abc$46512$n8629
.sym 120066 sys_clk_$glb_clk
.sym 120068 $abc$46512$n6705
.sym 120069 $abc$46512$n6707
.sym 120070 $abc$46512$n6709
.sym 120071 $abc$46512$n6711
.sym 120072 $abc$46512$n6713
.sym 120073 $abc$46512$n6715
.sym 120074 $abc$46512$n6717
.sym 120075 $abc$46512$n6719
.sym 120083 count[0]
.sym 120090 $abc$46512$n3594
.sym 120096 $auto$alumacc.cc:474:replace_alu$4501.C[16]
.sym 120099 $abc$46512$n8640
.sym 120103 storage[12][7]
.sym 120111 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 120113 $abc$46512$n3587
.sym 120120 $abc$46512$n6695
.sym 120121 $abc$46512$n6697
.sym 120126 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 120130 $abc$46512$n5097
.sym 120134 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 120135 $abc$46512$n6676_1
.sym 120136 $PACKER_VCC_NET
.sym 120138 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 120139 sram_bus_dat_w[3]
.sym 120143 $abc$46512$n5097
.sym 120144 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 120145 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 120148 $abc$46512$n6697
.sym 120149 $abc$46512$n3587
.sym 120154 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 120155 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 120157 $abc$46512$n5097
.sym 120161 $abc$46512$n6695
.sym 120163 $abc$46512$n3587
.sym 120166 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 120168 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 120169 $abc$46512$n6676_1
.sym 120181 sram_bus_dat_w[3]
.sym 120184 $abc$46512$n5097
.sym 120186 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 120187 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 120188 $PACKER_VCC_NET
.sym 120189 sys_clk_$glb_clk
.sym 120190 sys_rst_$glb_sr
.sym 120191 $auto$alumacc.cc:474:replace_alu$4501.C[16]
.sym 120192 storage[10][3]
.sym 120193 storage[10][6]
.sym 120194 storage[10][7]
.sym 120195 $abc$46512$n7095_1
.sym 120197 storage[10][2]
.sym 120198 $abc$46512$n7131_1
.sym 120209 $abc$46512$n3587
.sym 120211 $abc$46512$n8644
.sym 120215 sram_bus_dat_w[5]
.sym 120217 $abc$46512$n2647
.sym 120218 $abc$46512$n7071_1
.sym 120219 $PACKER_VCC_NET_$glb_clk
.sym 120220 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 120222 $abc$46512$n7059_1
.sym 120223 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 120224 $abc$46512$n2733
.sym 120232 $abc$46512$n6681_1
.sym 120233 storage[10][2]
.sym 120234 $abc$46512$n7958
.sym 120236 storage[8][2]
.sym 120240 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 120241 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 120243 sram_bus_dat_w[5]
.sym 120244 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 120247 storage[12][2]
.sym 120248 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 120251 $abc$46512$n7082
.sym 120258 sram_bus_dat_w[2]
.sym 120259 $abc$46512$n5097
.sym 120260 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 120262 storage[14][2]
.sym 120263 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 120265 $abc$46512$n6681_1
.sym 120266 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 120267 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 120271 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 120272 $abc$46512$n6681_1
.sym 120274 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 120277 $abc$46512$n6681_1
.sym 120278 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 120279 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 120283 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 120284 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 120285 storage[14][2]
.sym 120286 storage[12][2]
.sym 120289 $abc$46512$n5097
.sym 120291 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 120292 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 120298 sram_bus_dat_w[5]
.sym 120301 storage[8][2]
.sym 120302 storage[10][2]
.sym 120303 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 120304 $abc$46512$n7082
.sym 120309 sram_bus_dat_w[2]
.sym 120311 $abc$46512$n7958
.sym 120312 sys_clk_$glb_clk
.sym 120315 $abc$46512$n7106_1
.sym 120316 $abc$46512$n8638
.sym 120318 storage[12][6]
.sym 120319 storage[12][7]
.sym 120320 $abc$46512$n7130_1
.sym 120321 storage[12][4]
.sym 120327 storage[10][2]
.sym 120337 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 120341 $abc$46512$n7094_1
.sym 120342 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 120345 sys_rst
.sym 120358 basesoc_uart_phy_tx_bitcount[0]
.sym 120359 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 120367 $abc$46512$n6587
.sym 120373 $abc$46512$n2639
.sym 120375 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 120377 $abc$46512$n2647
.sym 120379 $PACKER_VCC_NET_$glb_clk
.sym 120381 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 120383 $abc$46512$n7240
.sym 120384 $abc$46512$n5071_1
.sym 120385 basesoc_uart_phy_tx_reg[0]
.sym 120390 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 120401 $abc$46512$n6587
.sym 120402 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 120403 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 120406 $abc$46512$n7240
.sym 120409 $abc$46512$n2647
.sym 120413 $PACKER_VCC_NET_$glb_clk
.sym 120415 basesoc_uart_phy_tx_bitcount[0]
.sym 120419 $abc$46512$n2647
.sym 120420 basesoc_uart_phy_tx_reg[0]
.sym 120421 $abc$46512$n5071_1
.sym 120425 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 120426 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 120427 $abc$46512$n6587
.sym 120434 $abc$46512$n2639
.sym 120435 sys_clk_$glb_clk
.sym 120436 sys_rst_$glb_sr
.sym 120438 $abc$46512$n7071_1
.sym 120439 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 120440 $abc$46512$n7059_1
.sym 120441 $abc$46512$n2733
.sym 120457 $abc$46512$n8632
.sym 120459 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 120461 storage[14][7]
.sym 120480 $abc$46512$n2729
.sym 120486 $abc$46512$n5097
.sym 120488 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 120491 $PACKER_VCC_NET_$glb_clk
.sym 120492 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 120493 basesoc_uart_phy_tx_busy
.sym 120497 $auto$alumacc.cc:474:replace_alu$4489.C[3]
.sym 120502 $abc$46512$n5071_1
.sym 120503 basesoc_uart_phy_uart_clk_txen
.sym 120504 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 120505 sys_rst
.sym 120506 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 120508 $abc$46512$n5067_1
.sym 120512 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 120516 $auto$alumacc.cc:474:replace_alu$4489.C[2]
.sym 120519 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 120522 $nextpnr_ICESTORM_LC_17$I3
.sym 120524 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 120526 $auto$alumacc.cc:474:replace_alu$4489.C[2]
.sym 120532 $nextpnr_ICESTORM_LC_17$I3
.sym 120535 $PACKER_VCC_NET_$glb_clk
.sym 120538 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 120542 sys_rst
.sym 120543 $abc$46512$n5097
.sym 120548 $auto$alumacc.cc:474:replace_alu$4489.C[3]
.sym 120550 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 120553 $abc$46512$n5067_1
.sym 120554 basesoc_uart_phy_tx_busy
.sym 120555 $abc$46512$n5071_1
.sym 120556 basesoc_uart_phy_uart_clk_txen
.sym 120557 $abc$46512$n2729
.sym 120558 sys_clk_$glb_clk
.sym 120559 sys_rst_$glb_sr
.sym 120560 storage[14][0]
.sym 120561 $abc$46512$n7094_1
.sym 120562 storage[14][1]
.sym 120564 $abc$46512$n7070_1
.sym 120565 storage[14][3]
.sym 120566 storage[14][7]
.sym 120567 $abc$46512$n7058
.sym 120568 $abc$46512$n5097
.sym 120574 $abc$46512$n2729
.sym 120587 $abc$46512$n7960
.sym 120603 $abc$46512$n2652
.sym 120607 $abc$46512$n2647
.sym 120615 basesoc_uart_phy_tx_bitcount[0]
.sym 120616 $abc$46512$n5067_1
.sym 120621 basesoc_uart_phy_tx_bitcount[1]
.sym 120623 basesoc_uart_phy_tx_busy
.sym 120625 basesoc_uart_phy_uart_clk_txen
.sym 120631 sram_bus_dat_w[3]
.sym 120640 basesoc_uart_phy_tx_bitcount[0]
.sym 120641 basesoc_uart_phy_tx_busy
.sym 120642 basesoc_uart_phy_uart_clk_txen
.sym 120643 $abc$46512$n5067_1
.sym 120658 $abc$46512$n2647
.sym 120660 basesoc_uart_phy_tx_bitcount[1]
.sym 120678 sram_bus_dat_w[3]
.sym 120680 $abc$46512$n2652
.sym 120681 sys_clk_$glb_clk
.sym 120682 sys_rst_$glb_sr
.sym 120684 storage[12][3]
.sym 120688 storage[12][1]
.sym 120689 storage[12][0]
.sym 120691 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 120699 $abc$46512$n2652
.sym 120702 sram_bus_dat_w[3]
.sym 120735 $abc$46512$n8632
.sym 120755 sram_bus_dat_w[0]
.sym 120781 sram_bus_dat_w[0]
.sym 120803 $abc$46512$n8632
.sym 120804 sys_clk_$glb_clk
.sym 120827 $abc$46512$n7958
.sym 121004 spiflash_mosi
.sym 121017 spiflash_mosi
.sym 121032 spiflash_miso
.sym 121041 spiflash_mosi
.sym 121047 $abc$46512$n448
.sym 121051 spiflash_bus_adr[4]
.sym 121052 $abc$46512$n7087_1
.sym 121219 $abc$46512$n2840
.sym 121225 spiflash_clk
.sym 121227 spiflash_cs_n
.sym 121235 por_rst
.sym 121236 $abc$46512$n7249
.sym 121237 $abc$46512$n120
.sym 121239 $abc$46512$n122
.sym 121244 $PACKER_VCC_NET_$glb_clk
.sym 121246 reset_delay[0]
.sym 121249 $abc$46512$n7248
.sym 121251 $abc$46512$n124
.sym 121261 $abc$46512$n2840
.sym 121268 $abc$46512$n124
.sym 121273 por_rst
.sym 121276 $abc$46512$n7249
.sym 121285 por_rst
.sym 121286 $abc$46512$n7248
.sym 121292 $abc$46512$n120
.sym 121299 $abc$46512$n122
.sym 121309 reset_delay[0]
.sym 121311 $PACKER_VCC_NET_$glb_clk
.sym 121313 $abc$46512$n2840
.sym 121314 sys_clk_$glb_clk
.sym 121316 $abc$46512$n128
.sym 121317 $abc$46512$n3567
.sym 121318 reset_delay[5]
.sym 121320 reset_delay[3]
.sym 121321 $abc$46512$n126
.sym 121322 $abc$46512$n130
.sym 121323 reset_delay[4]
.sym 121327 storage[6][2]
.sym 121349 spiflash_cs_n
.sym 121357 reset_delay[6]
.sym 121361 reset_delay[0]
.sym 121368 reset_delay[2]
.sym 121370 reset_delay[1]
.sym 121372 reset_delay[7]
.sym 121375 reset_delay[5]
.sym 121377 reset_delay[3]
.sym 121381 $PACKER_VCC_NET_$glb_clk
.sym 121388 reset_delay[4]
.sym 121392 reset_delay[0]
.sym 121395 $auto$alumacc.cc:474:replace_alu$4504.C[2]
.sym 121397 reset_delay[1]
.sym 121398 $PACKER_VCC_NET_$glb_clk
.sym 121401 $auto$alumacc.cc:474:replace_alu$4504.C[3]
.sym 121403 $PACKER_VCC_NET_$glb_clk
.sym 121404 reset_delay[2]
.sym 121405 $auto$alumacc.cc:474:replace_alu$4504.C[2]
.sym 121407 $auto$alumacc.cc:474:replace_alu$4504.C[4]
.sym 121409 reset_delay[3]
.sym 121410 $PACKER_VCC_NET_$glb_clk
.sym 121411 $auto$alumacc.cc:474:replace_alu$4504.C[3]
.sym 121413 $auto$alumacc.cc:474:replace_alu$4504.C[5]
.sym 121415 $PACKER_VCC_NET_$glb_clk
.sym 121416 reset_delay[4]
.sym 121417 $auto$alumacc.cc:474:replace_alu$4504.C[4]
.sym 121419 $auto$alumacc.cc:474:replace_alu$4504.C[6]
.sym 121421 reset_delay[5]
.sym 121422 $PACKER_VCC_NET_$glb_clk
.sym 121423 $auto$alumacc.cc:474:replace_alu$4504.C[5]
.sym 121425 $auto$alumacc.cc:474:replace_alu$4504.C[7]
.sym 121427 $PACKER_VCC_NET_$glb_clk
.sym 121428 reset_delay[6]
.sym 121429 $auto$alumacc.cc:474:replace_alu$4504.C[6]
.sym 121431 $auto$alumacc.cc:474:replace_alu$4504.C[8]
.sym 121433 reset_delay[7]
.sym 121434 $PACKER_VCC_NET_$glb_clk
.sym 121435 $auto$alumacc.cc:474:replace_alu$4504.C[7]
.sym 121440 reset_delay[10]
.sym 121443 $abc$46512$n132
.sym 121454 reset_delay[2]
.sym 121475 $auto$alumacc.cc:474:replace_alu$4504.C[8]
.sym 121481 por_rst
.sym 121485 $abc$46512$n52
.sym 121487 $abc$46512$n7254
.sym 121491 $abc$46512$n2840
.sym 121492 reset_delay[9]
.sym 121496 $abc$46512$n7255
.sym 121497 reset_delay[10]
.sym 121502 $abc$46512$n54
.sym 121508 reset_delay[8]
.sym 121511 $PACKER_VCC_NET_$glb_clk
.sym 121512 $auto$alumacc.cc:474:replace_alu$4504.C[9]
.sym 121514 reset_delay[8]
.sym 121515 $PACKER_VCC_NET_$glb_clk
.sym 121516 $auto$alumacc.cc:474:replace_alu$4504.C[8]
.sym 121518 $auto$alumacc.cc:474:replace_alu$4504.C[10]
.sym 121520 $PACKER_VCC_NET_$glb_clk
.sym 121521 reset_delay[9]
.sym 121522 $auto$alumacc.cc:474:replace_alu$4504.C[9]
.sym 121524 $nextpnr_ICESTORM_LC_27$I3
.sym 121526 reset_delay[10]
.sym 121527 $PACKER_VCC_NET_$glb_clk
.sym 121528 $auto$alumacc.cc:474:replace_alu$4504.C[10]
.sym 121534 $nextpnr_ICESTORM_LC_27$I3
.sym 121537 $abc$46512$n54
.sym 121543 $abc$46512$n7254
.sym 121545 por_rst
.sym 121550 por_rst
.sym 121551 $abc$46512$n7255
.sym 121555 $abc$46512$n52
.sym 121559 $abc$46512$n2840
.sym 121560 sys_clk_$glb_clk
.sym 121573 $abc$46512$n7136_1
.sym 121716 sram_bus_dat_w[7]
.sym 121832 sram_bus_dat_w[6]
.sym 121834 sram_bus_dat_w[4]
.sym 121840 sram_bus_dat_w[3]
.sym 121843 sram_bus_dat_w[4]
.sym 121932 storage[9][7]
.sym 121933 storage[9][4]
.sym 121938 storage[9][3]
.sym 121966 $abc$46512$n8642
.sym 121974 $abc$46512$n8635
.sym 121975 sram_bus_dat_w[2]
.sym 121979 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 121983 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 121985 sram_bus_dat_w[7]
.sym 121989 storage[9][7]
.sym 121992 sram_bus_dat_w[6]
.sym 121994 storage[13][7]
.sym 122000 sram_bus_dat_w[3]
.sym 122003 sram_bus_dat_w[4]
.sym 122005 storage[13][7]
.sym 122006 storage[9][7]
.sym 122007 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 122008 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 122014 sram_bus_dat_w[4]
.sym 122017 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 122024 sram_bus_dat_w[6]
.sym 122032 sram_bus_dat_w[3]
.sym 122038 sram_bus_dat_w[7]
.sym 122044 sram_bus_dat_w[2]
.sym 122049 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 122051 $abc$46512$n8635
.sym 122052 sys_clk_$glb_clk
.sym 122054 $abc$46512$n7098_1
.sym 122056 storage[11][3]
.sym 122057 storage[11][4]
.sym 122058 sram_bus_dat_w[4]
.sym 122061 $abc$46512$n7105_1
.sym 122064 $abc$46512$n7123_1
.sym 122071 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 122083 storage[6][3]
.sym 122085 storage[7][4]
.sym 122089 sram_bus_dat_w[5]
.sym 122096 storage[6][4]
.sym 122097 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 122098 storage[6][6]
.sym 122100 storage[2][4]
.sym 122101 $abc$46512$n7122_1
.sym 122102 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 122104 sram_bus_dat_w[6]
.sym 122106 sram_bus_dat_w[4]
.sym 122108 storage[6][7]
.sym 122111 $abc$46512$n7098_1
.sym 122113 sram_bus_dat_w[5]
.sym 122119 sram_bus_dat_w[2]
.sym 122121 storage[2][7]
.sym 122122 $abc$46512$n8624
.sym 122123 storage[2][6]
.sym 122126 sram_bus_dat_w[7]
.sym 122131 sram_bus_dat_w[2]
.sym 122134 storage[6][4]
.sym 122135 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 122136 storage[2][4]
.sym 122137 $abc$46512$n7098_1
.sym 122142 sram_bus_dat_w[7]
.sym 122146 storage[6][6]
.sym 122147 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 122148 storage[2][6]
.sym 122149 $abc$46512$n7122_1
.sym 122152 sram_bus_dat_w[6]
.sym 122161 sram_bus_dat_w[4]
.sym 122166 sram_bus_dat_w[5]
.sym 122170 storage[2][7]
.sym 122171 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 122172 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 122173 storage[6][7]
.sym 122174 $abc$46512$n8624
.sym 122175 sys_clk_$glb_clk
.sym 122179 storage[6][5]
.sym 122183 storage[6][0]
.sym 122191 $abc$46512$n8633
.sym 122194 lm32_cpu.instruction_unit.branch_predict_address_d[11]
.sym 122200 storage[11][3]
.sym 122201 $abc$46512$n7111_1
.sym 122203 $abc$46512$n5875
.sym 122205 $PACKER_VCC_NET_$glb_clk
.sym 122208 $abc$46512$n8624
.sym 122209 lm32_cpu.instruction_unit.icache_refill_address[22]
.sym 122211 lm32_cpu.instruction_unit.icache_refill_address[16]
.sym 122212 sram_bus_dat_w[7]
.sym 122219 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 122222 $abc$46512$n7110_1
.sym 122224 storage[2][5]
.sym 122228 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable
.sym 122229 lm32_cpu.instruction_unit.icache.flush_set[3]
.sym 122238 $abc$46512$n2875
.sym 122239 spiflash_bus_adr[4]
.sym 122244 storage[6][5]
.sym 122249 lm32_cpu.instruction_unit.icache.tmem_write_address[4]
.sym 122251 lm32_cpu.instruction_unit.icache.flush_set[3]
.sym 122257 spiflash_bus_adr[4]
.sym 122275 $abc$46512$n7110_1
.sym 122276 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 122277 storage[2][5]
.sym 122278 storage[6][5]
.sym 122283 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable
.sym 122287 lm32_cpu.instruction_unit.icache.tmem_write_address[4]
.sym 122298 sys_clk_$glb_clk
.sym 122299 $abc$46512$n2875
.sym 122303 storage[7][4]
.sym 122305 $abc$46512$n7051_1
.sym 122306 storage[7][0]
.sym 122307 $abc$46512$n7050_1
.sym 122310 $abc$46512$n448
.sym 122314 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable
.sym 122315 $abc$46512$n6204_1
.sym 122318 lm32_cpu.instruction_unit.icache.tmem_write_address[1]
.sym 122325 $abc$46512$n5314_1
.sym 122326 sram_bus_dat_w[4]
.sym 122331 $abc$46512$n5875
.sym 122332 $abc$46512$n5444
.sym 122343 $abc$46512$n2584
.sym 122345 storage[2][3]
.sym 122347 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 122350 lm32_cpu.load_store_unit.store_data_x[11]
.sym 122353 storage[6][3]
.sym 122358 $abc$46512$n7086_1
.sym 122366 lm32_cpu.pc_x[22]
.sym 122380 $abc$46512$n7086_1
.sym 122381 storage[2][3]
.sym 122382 storage[6][3]
.sym 122383 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 122388 lm32_cpu.load_store_unit.store_data_x[11]
.sym 122395 $abc$46512$n2584
.sym 122410 lm32_cpu.pc_x[22]
.sym 122420 $abc$46512$n2450_$glb_ce
.sym 122421 sys_clk_$glb_clk
.sym 122422 lm32_cpu.rst_i_$glb_sr
.sym 122424 lm32_cpu.pc_x[22]
.sym 122425 $abc$46512$n5444
.sym 122427 lm32_cpu.instruction_unit.icache_refill_address[11]
.sym 122428 lm32_cpu.memop_pc_w[22]
.sym 122447 $abc$46512$n7075_1
.sym 122449 lm32_cpu.instruction_unit.icache_refill_address[24]
.sym 122452 lm32_cpu.instruction_unit.icache_refill_address[15]
.sym 122453 lm32_cpu.instruction_unit.icache_refill_address[11]
.sym 122455 lm32_cpu.instruction_unit.icache_refill_address[12]
.sym 122457 lm32_cpu.instruction_unit.icache_refill_address[2]
.sym 122458 $abc$46512$n8642
.sym 122468 lm32_cpu.instruction_unit.icache_refill_address[15]
.sym 122469 storage[2][2]
.sym 122470 lm32_cpu.pc_m[22]
.sym 122471 $abc$46512$n7074_1
.sym 122475 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 122481 lm32_cpu.instruction_unit.icache_refill_address[22]
.sym 122483 lm32_cpu.instruction_unit.icache_refill_address[16]
.sym 122484 storage[6][2]
.sym 122485 lm32_cpu.memop_pc_w[22]
.sym 122487 lm32_cpu.data_bus_error_exception_m
.sym 122489 lm32_cpu.instruction_unit.icache_refill_address[11]
.sym 122491 lm32_cpu.instruction_unit.icache_refill_address[9]
.sym 122493 lm32_cpu.instruction_unit.icache_refill_address[13]
.sym 122499 lm32_cpu.instruction_unit.icache_refill_address[13]
.sym 122504 lm32_cpu.instruction_unit.icache_refill_address[9]
.sym 122510 lm32_cpu.instruction_unit.icache_refill_address[22]
.sym 122518 lm32_cpu.instruction_unit.icache_refill_address[11]
.sym 122521 storage[6][2]
.sym 122522 $abc$46512$n7074_1
.sym 122523 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 122524 storage[2][2]
.sym 122528 lm32_cpu.instruction_unit.icache_refill_address[15]
.sym 122534 lm32_cpu.memop_pc_w[22]
.sym 122535 lm32_cpu.pc_m[22]
.sym 122536 lm32_cpu.data_bus_error_exception_m
.sym 122541 lm32_cpu.instruction_unit.icache_refill_address[16]
.sym 122544 sys_clk_$glb_clk
.sym 122547 lm32_cpu.instruction_unit.icache_refill_address[11]
.sym 122549 lm32_cpu.instruction_unit.icache_refill_address[2]
.sym 122552 lm32_cpu.instruction_unit.icache_refill_address[0]
.sym 122556 $abc$46512$n7087_1
.sym 122567 lm32_cpu.load_store_unit.store_data_x[12]
.sym 122568 $abc$46512$n6035
.sym 122571 lm32_cpu.instruction_unit.icache_refill_address[22]
.sym 122572 $abc$46512$n2592
.sym 122573 lm32_cpu.instruction_unit.icache_restart_request
.sym 122574 lm32_cpu.instruction_unit.icache_refill_address[17]
.sym 122575 lm32_cpu.instruction_unit.icache_refill_address[0]
.sym 122576 $abc$46512$n6329
.sym 122580 lm32_cpu.instruction_unit.icache_refill_address[18]
.sym 122594 $abc$46512$n6329
.sym 122609 lm32_cpu.instruction_unit.icache_refill_address[24]
.sym 122618 lm32_cpu.instruction_unit.icache_refill_address[26]
.sym 122633 $abc$46512$n6329
.sym 122641 lm32_cpu.instruction_unit.icache_refill_address[24]
.sym 122665 lm32_cpu.instruction_unit.icache_refill_address[26]
.sym 122667 sys_clk_$glb_clk
.sym 122669 lm32_cpu.instruction_unit.restart_address[11]
.sym 122670 lm32_cpu.pc_f[21]
.sym 122671 lm32_cpu.instruction_unit.icache_refill_address[28]
.sym 122674 lm32_cpu.instruction_unit.icache.tmem_write_address[3]
.sym 122675 lm32_cpu.instruction_unit.restart_address[15]
.sym 122676 lm32_cpu.instruction_unit.icache.tmem_write_address[0]
.sym 122680 sram_bus_dat_w[6]
.sym 122684 lm32_cpu.instruction_unit.icache_refill_address[2]
.sym 122686 lm32_cpu.pc_f[11]
.sym 122689 lm32_cpu.pc_f[22]
.sym 122693 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 122694 lm32_cpu.instruction_unit.icache_refill_address[9]
.sym 122696 $PACKER_VCC_NET_$glb_clk
.sym 122697 lm32_cpu.instruction_unit.icache_refill_address[19]
.sym 122698 $abc$46512$n7111_1
.sym 122699 lm32_cpu.instruction_unit.icache.tmem_write_address[0]
.sym 122700 lm32_cpu.instruction_unit.icache_refill_address[4]
.sym 122701 lm32_cpu.instruction_unit.icache_refill_address[22]
.sym 122702 lm32_cpu.instruction_unit.icache_refill_address[16]
.sym 122704 $abc$46512$n8624
.sym 122710 lm32_cpu.instruction_unit.icache_refill_address[7]
.sym 122715 lm32_cpu.instruction_unit.icache_refill_address[21]
.sym 122716 lm32_cpu.instruction_unit.restart_address[24]
.sym 122718 lm32_cpu.instruction_unit.icache_refill_address[9]
.sym 122719 $abc$46512$n5152
.sym 122721 lm32_cpu.instruction_unit.icache_refill_address[24]
.sym 122722 lm32_cpu.instruction_unit.icache_refill_address[1]
.sym 122727 lm32_cpu.instruction_unit.icache_refill_address[12]
.sym 122733 lm32_cpu.instruction_unit.icache_restart_request
.sym 122737 $abc$46512$n2507
.sym 122739 lm32_cpu.instruction_unit.icache_refill_address[25]
.sym 122743 lm32_cpu.instruction_unit.icache_refill_address[25]
.sym 122751 lm32_cpu.instruction_unit.icache_refill_address[1]
.sym 122758 lm32_cpu.instruction_unit.icache_refill_address[12]
.sym 122763 lm32_cpu.instruction_unit.icache_refill_address[9]
.sym 122767 $abc$46512$n5152
.sym 122769 lm32_cpu.instruction_unit.restart_address[24]
.sym 122770 lm32_cpu.instruction_unit.icache_restart_request
.sym 122773 lm32_cpu.instruction_unit.icache_refill_address[21]
.sym 122779 lm32_cpu.instruction_unit.icache_refill_address[24]
.sym 122786 lm32_cpu.instruction_unit.icache_refill_address[7]
.sym 122789 $abc$46512$n2507
.sym 122790 sys_clk_$glb_clk
.sym 122791 lm32_cpu.rst_i_$glb_sr
.sym 122792 lm32_cpu.instruction_unit.restart_address[18]
.sym 122793 lm32_cpu.instruction_unit.restart_address[4]
.sym 122795 $abc$46512$n2592
.sym 122796 lm32_cpu.instruction_unit.icache_refill_address[19]
.sym 122797 lm32_cpu.instruction_unit.restart_address[0]
.sym 122798 lm32_cpu.instruction_unit.restart_address[29]
.sym 122805 lm32_cpu.instruction_unit.restart_address[15]
.sym 122817 lm32_cpu.instruction_unit.icache_refill_address[14]
.sym 122818 lm32_cpu.instruction_unit.icache_refill_address[27]
.sym 122823 $abc$46512$n5431_1
.sym 122824 lm32_cpu.pc_f[26]
.sym 122825 $abc$46512$n5314_1
.sym 122831 $PACKER_VCC_NET_$glb_clk
.sym 122833 lm32_cpu.instruction_unit.restart_address[11]
.sym 122838 lm32_cpu.pc_f[0]
.sym 122839 $PACKER_VCC_NET_$glb_clk
.sym 122843 lm32_cpu.instruction_unit.icache_restart_request
.sym 122844 $abc$46512$n2592
.sym 122847 lm32_cpu.pc_f[28]
.sym 122851 lm32_cpu.pc_f[4]
.sym 122855 $abc$46512$n5104
.sym 122856 lm32_cpu.pc_f[18]
.sym 122859 lm32_cpu.pc_f[13]
.sym 122862 lm32_cpu.instruction_unit.restart_address[0]
.sym 122863 $abc$46512$n5126
.sym 122867 lm32_cpu.instruction_unit.icache_restart_request
.sym 122868 lm32_cpu.instruction_unit.restart_address[11]
.sym 122869 $abc$46512$n5126
.sym 122873 lm32_cpu.pc_f[4]
.sym 122879 lm32_cpu.pc_f[28]
.sym 122885 $abc$46512$n5104
.sym 122886 lm32_cpu.instruction_unit.icache_restart_request
.sym 122887 lm32_cpu.instruction_unit.restart_address[0]
.sym 122891 lm32_cpu.pc_f[13]
.sym 122896 lm32_cpu.pc_f[18]
.sym 122904 $PACKER_VCC_NET_$glb_clk
.sym 122905 lm32_cpu.pc_f[0]
.sym 122911 $PACKER_VCC_NET_$glb_clk
.sym 122912 $abc$46512$n2592
.sym 122913 sys_clk_$glb_clk
.sym 122916 lm32_cpu.load_store_unit.store_data_m[12]
.sym 122919 lm32_cpu.load_store_unit.store_data_m[13]
.sym 122920 $abc$46512$n5314_1
.sym 122926 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 122928 lm32_cpu.instruction_unit.restart_address[29]
.sym 122931 lm32_cpu.instruction_unit.icache_refill_address[4]
.sym 122937 lm32_cpu.instruction_unit.icache_refill_address[13]
.sym 122939 $abc$46512$n7075_1
.sym 122940 lm32_cpu.instruction_unit.icache_refill_address[28]
.sym 122944 lm32_cpu.instruction_unit.icache_refill_address[13]
.sym 122948 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 122949 $abc$46512$n5110
.sym 122950 $PACKER_VCC_NET_$glb_clk
.sym 122957 lm32_cpu.instruction_unit.restart_address[16]
.sym 122962 lm32_cpu.pc_f[28]
.sym 122963 lm32_cpu.instruction_unit.icache_restart_request
.sym 122964 lm32_cpu.instruction_unit.restart_address[19]
.sym 122966 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 122967 $abc$46512$n2592
.sym 122969 lm32_cpu.pc_f[22]
.sym 122972 $abc$46512$n5136
.sym 122975 lm32_cpu.pc_f[17]
.sym 122978 $abc$46512$n5142
.sym 122980 lm32_cpu.pc_f[19]
.sym 122984 lm32_cpu.pc_f[26]
.sym 122990 lm32_cpu.instruction_unit.icache_restart_request
.sym 122991 $abc$46512$n5142
.sym 122992 lm32_cpu.instruction_unit.restart_address[19]
.sym 122995 lm32_cpu.instruction_unit.icache_restart_request
.sym 122997 lm32_cpu.instruction_unit.restart_address[16]
.sym 122998 $abc$46512$n5136
.sym 123004 lm32_cpu.pc_f[19]
.sym 123009 lm32_cpu.pc_f[17]
.sym 123015 lm32_cpu.pc_f[22]
.sym 123021 lm32_cpu.pc_f[26]
.sym 123025 lm32_cpu.pc_f[28]
.sym 123031 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 123035 $abc$46512$n2592
.sym 123036 sys_clk_$glb_clk
.sym 123040 storage_1[5][0]
.sym 123048 sram_bus_dat_w[5]
.sym 123049 $abc$46512$n7136_1
.sym 123051 lm32_cpu.load_store_unit.store_data_x[12]
.sym 123052 lm32_cpu.instruction_unit.icache_refill_address[26]
.sym 123056 lm32_cpu.instruction_unit.icache_refill_address[19]
.sym 123058 lm32_cpu.instruction_unit.icache_refill_address[17]
.sym 123064 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 123065 lm32_cpu.instruction_unit.icache_refill_address[17]
.sym 123066 lm32_cpu.load_store_unit.store_data_m[13]
.sym 123067 lm32_cpu.instruction_unit.icache_refill_address[22]
.sym 123069 $abc$46512$n2528
.sym 123072 lm32_cpu.pc_m[9]
.sym 123073 lm32_cpu.instruction_unit.icache_restart_request
.sym 123080 $abc$46512$n5156
.sym 123081 lm32_cpu.instruction_unit.icache_refill_address[19]
.sym 123082 lm32_cpu.instruction_unit.restart_address[26]
.sym 123084 lm32_cpu.instruction_unit.icache_refill_address[26]
.sym 123090 lm32_cpu.instruction_unit.icache_refill_address[27]
.sym 123092 lm32_cpu.instruction_unit.icache_refill_address[3]
.sym 123097 lm32_cpu.instruction_unit.icache_restart_request
.sym 123100 lm32_cpu.instruction_unit.icache_refill_address[28]
.sym 123105 lm32_cpu.instruction_unit.restart_address[3]
.sym 123106 $abc$46512$n2507
.sym 123108 lm32_cpu.instruction_unit.icache_refill_address[16]
.sym 123109 $abc$46512$n5110
.sym 123112 lm32_cpu.instruction_unit.icache_refill_address[19]
.sym 123121 lm32_cpu.instruction_unit.icache_refill_address[16]
.sym 123124 lm32_cpu.instruction_unit.icache_refill_address[3]
.sym 123132 lm32_cpu.instruction_unit.icache_refill_address[26]
.sym 123139 lm32_cpu.instruction_unit.icache_refill_address[28]
.sym 123145 lm32_cpu.instruction_unit.icache_refill_address[27]
.sym 123149 $abc$46512$n5156
.sym 123150 lm32_cpu.instruction_unit.icache_restart_request
.sym 123151 lm32_cpu.instruction_unit.restart_address[26]
.sym 123154 lm32_cpu.instruction_unit.restart_address[3]
.sym 123155 lm32_cpu.instruction_unit.icache_restart_request
.sym 123156 $abc$46512$n5110
.sym 123158 $abc$46512$n2507
.sym 123159 sys_clk_$glb_clk
.sym 123160 lm32_cpu.rst_i_$glb_sr
.sym 123163 lm32_cpu.load_store_unit.d_dat_o[12]
.sym 123164 $abc$46512$n2463
.sym 123173 $PACKER_VCC_NET_$glb_clk
.sym 123181 $abc$46512$n7993
.sym 123184 storage_1[5][0]
.sym 123188 $abc$46512$n8624
.sym 123191 $abc$46512$n7111_1
.sym 123194 lm32_cpu.instruction_unit.icache_refill_address[16]
.sym 123196 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 123210 lm32_cpu.instruction_unit.icache_refill_address[28]
.sym 123214 lm32_cpu.instruction_unit.icache_refill_address[13]
.sym 123229 $abc$46512$n2528
.sym 123241 lm32_cpu.instruction_unit.icache_refill_address[28]
.sym 123255 lm32_cpu.instruction_unit.icache_refill_address[13]
.sym 123281 $abc$46512$n2528
.sym 123282 sys_clk_$glb_clk
.sym 123283 lm32_cpu.rst_i_$glb_sr
.sym 123288 storage[6][1]
.sym 123309 $abc$46512$n135
.sym 123313 storage_1[8][5]
.sym 123319 sram_bus_dat_w[4]
.sym 123328 lm32_cpu.pc_m[12]
.sym 123336 $abc$46512$n2463
.sym 123344 lm32_cpu.pc_m[9]
.sym 123364 lm32_cpu.pc_m[12]
.sym 123395 lm32_cpu.pc_m[9]
.sym 123404 $abc$46512$n2463
.sym 123405 sys_clk_$glb_clk
.sym 123406 lm32_cpu.rst_i_$glb_sr
.sym 123413 storage[2][1]
.sym 123418 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 123420 count[0]
.sym 123422 $abc$46512$n2507
.sym 123428 $abc$46512$n2450
.sym 123431 storage_1[8][4]
.sym 123435 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 123439 $abc$46512$n7075_1
.sym 123440 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 123442 $PACKER_VCC_NET_$glb_clk
.sym 123460 storage[6][1]
.sym 123461 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 123465 $abc$46512$n8635
.sym 123466 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 123473 $abc$46512$n7123_1
.sym 123475 $abc$46512$n7998
.sym 123483 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 123487 storage[6][1]
.sym 123494 $abc$46512$n8635
.sym 123505 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 123514 $abc$46512$n7123_1
.sym 123527 $abc$46512$n7998
.sym 123528 sys_clk_$glb_clk
.sym 123537 lm32_cpu.instruction_unit.i_adr_o[5]
.sym 123554 lm32_cpu.load_store_unit.store_data_m[13]
.sym 123556 $abc$46512$n2528
.sym 123561 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 123562 count[12]
.sym 123563 $abc$46512$n6211_1
.sym 123564 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 123571 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 123572 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 123573 $PACKER_VCC_NET_$glb_clk
.sym 123576 $abc$46512$n3587
.sym 123585 sys_rst
.sym 123587 $abc$46512$n6721
.sym 123589 $PACKER_VCC_NET
.sym 123592 $abc$46512$n6671_1
.sym 123593 $abc$46512$n118
.sym 123597 count[16]
.sym 123600 $auto$alumacc.cc:474:replace_alu$4501.C[16]
.sym 123604 $PACKER_VCC_NET_$glb_clk
.sym 123606 $auto$alumacc.cc:474:replace_alu$4501.C[16]
.sym 123607 count[16]
.sym 123616 $abc$46512$n118
.sym 123634 $abc$46512$n6671_1
.sym 123635 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 123636 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 123640 $abc$46512$n6721
.sym 123641 $abc$46512$n3587
.sym 123643 sys_rst
.sym 123650 $PACKER_VCC_NET
.sym 123651 sys_clk_$glb_clk
.sym 123654 sram_bus_dat_w[1]
.sym 123655 $abc$46512$n8622
.sym 123656 $abc$46512$n7091_1
.sym 123658 storage[1][2]
.sym 123677 storage[8][7]
.sym 123684 $abc$46512$n8624
.sym 123688 $abc$46512$n7111_1
.sym 123694 storage[5][2]
.sym 123696 storage[14][7]
.sym 123697 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 123699 count[1]
.sym 123702 $abc$46512$n6671_1
.sym 123703 $abc$46512$n3587
.sym 123705 sys_rst
.sym 123706 count[0]
.sym 123707 storage[15][7]
.sym 123711 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 123712 $abc$46512$n2833
.sym 123714 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 123715 $abc$46512$n7087_1
.sym 123716 $abc$46512$n7091_1
.sym 123721 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 123722 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 123723 storage[1][2]
.sym 123724 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 123733 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 123734 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 123735 $abc$46512$n7087_1
.sym 123736 $abc$46512$n7091_1
.sym 123739 $abc$46512$n3587
.sym 123741 sys_rst
.sym 123742 count[0]
.sym 123745 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 123746 storage[5][2]
.sym 123747 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 123748 storage[1][2]
.sym 123752 $abc$46512$n6671_1
.sym 123753 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 123754 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 123757 count[1]
.sym 123760 $abc$46512$n3587
.sym 123763 storage[14][7]
.sym 123764 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 123765 storage[15][7]
.sym 123766 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 123773 $abc$46512$n2833
.sym 123774 sys_clk_$glb_clk
.sym 123775 sys_rst_$glb_sr
.sym 123777 $abc$46512$n7162_1
.sym 123783 lm32_cpu.load_store_unit.d_dat_o[13]
.sym 123794 sram_bus_dat_w[2]
.sym 123798 $abc$46512$n8619
.sym 123801 $abc$46512$n7054
.sym 123802 $abc$46512$n7091_1
.sym 123807 lm32_cpu.load_store_unit.d_dat_o[13]
.sym 123811 sram_bus_dat_w[4]
.sym 123818 sram_bus_dat_w[1]
.sym 123820 $abc$46512$n7137_1
.sym 123821 $abc$46512$n7099_1
.sym 123822 $abc$46512$n6671_1
.sym 123823 $abc$46512$n6210_1
.sym 123826 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 123827 storage[1][1]
.sym 123828 $abc$46512$n8629
.sym 123829 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 123830 storage[5][1]
.sym 123831 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 123833 $abc$46512$n6211_1
.sym 123834 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 123835 $abc$46512$n7103_1
.sym 123837 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 123839 sram_bus_dat_w[2]
.sym 123841 sram_bus_dat_w[0]
.sym 123845 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 123846 $abc$46512$n7115_1
.sym 123848 $abc$46512$n7111_1
.sym 123852 sram_bus_dat_w[2]
.sym 123856 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 123857 $abc$46512$n7099_1
.sym 123858 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 123859 $abc$46512$n7103_1
.sym 123862 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 123863 $abc$46512$n6671_1
.sym 123865 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 123868 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 123869 storage[5][1]
.sym 123870 storage[1][1]
.sym 123871 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 123877 sram_bus_dat_w[0]
.sym 123882 sram_bus_dat_w[1]
.sym 123886 $abc$46512$n7111_1
.sym 123887 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 123888 $abc$46512$n7115_1
.sym 123889 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 123892 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 123893 $abc$46512$n6210_1
.sym 123894 $abc$46512$n7137_1
.sym 123895 $abc$46512$n6211_1
.sym 123896 $abc$46512$n8629
.sym 123897 sys_clk_$glb_clk
.sym 123900 sram_bus_dat_w[4]
.sym 123901 $abc$46512$n7103_1
.sym 123902 $abc$46512$n8622
.sym 123904 $abc$46512$n7115_1
.sym 123905 storage[0][4]
.sym 123915 sram_bus_dat_w[7]
.sym 123924 count[13]
.sym 123926 $abc$46512$n7066_1
.sym 123929 count[7]
.sym 123932 $PACKER_VCC_NET
.sym 123934 $PACKER_VCC_NET_$glb_clk
.sym 123942 $abc$46512$n8622
.sym 123944 storage[5][0]
.sym 123945 sram_bus_dat_w[0]
.sym 123946 storage[5][4]
.sym 123949 storage[8][7]
.sym 123951 storage[12][7]
.sym 123952 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 123953 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 123957 storage[1][4]
.sym 123960 sram_bus_dat_w[1]
.sym 123964 storage[1][0]
.sym 123966 $abc$46512$n7136_1
.sym 123967 sram_bus_dat_w[6]
.sym 123971 sram_bus_dat_w[4]
.sym 123976 sram_bus_dat_w[0]
.sym 123982 sram_bus_dat_w[4]
.sym 123985 sram_bus_dat_w[1]
.sym 123991 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 123992 storage[12][7]
.sym 123993 $abc$46512$n7136_1
.sym 123994 storage[8][7]
.sym 123999 sram_bus_dat_w[6]
.sym 124003 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 124004 storage[5][4]
.sym 124005 storage[1][4]
.sym 124006 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 124009 storage[5][0]
.sym 124010 storage[1][0]
.sym 124011 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 124012 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 124015 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 124019 $abc$46512$n8622
.sym 124020 sys_clk_$glb_clk
.sym 124022 $abc$46512$n6211_1
.sym 124023 count[7]
.sym 124024 $abc$46512$n3593
.sym 124025 count[6]
.sym 124026 count[5]
.sym 124027 count[8]
.sym 124029 $abc$46512$n3590
.sym 124039 storage[12][7]
.sym 124042 $abc$46512$n8619
.sym 124046 sram_bus_dat_w[1]
.sym 124047 $abc$46512$n7107_1
.sym 124050 count[12]
.sym 124052 storage[10][7]
.sym 124054 $abc$46512$n7095_1
.sym 124055 $abc$46512$n6211_1
.sym 124070 count[1]
.sym 124073 count[3]
.sym 124077 count[0]
.sym 124080 count[4]
.sym 124082 count[6]
.sym 124086 count[2]
.sym 124089 count[7]
.sym 124091 count[5]
.sym 124094 $PACKER_VCC_NET_$glb_clk
.sym 124097 count[0]
.sym 124101 $auto$alumacc.cc:474:replace_alu$4501.C[2]
.sym 124103 $PACKER_VCC_NET_$glb_clk
.sym 124104 count[1]
.sym 124107 $auto$alumacc.cc:474:replace_alu$4501.C[3]
.sym 124109 count[2]
.sym 124110 $PACKER_VCC_NET_$glb_clk
.sym 124111 $auto$alumacc.cc:474:replace_alu$4501.C[2]
.sym 124113 $auto$alumacc.cc:474:replace_alu$4501.C[4]
.sym 124115 $PACKER_VCC_NET_$glb_clk
.sym 124116 count[3]
.sym 124117 $auto$alumacc.cc:474:replace_alu$4501.C[3]
.sym 124119 $auto$alumacc.cc:474:replace_alu$4501.C[5]
.sym 124121 count[4]
.sym 124122 $PACKER_VCC_NET_$glb_clk
.sym 124123 $auto$alumacc.cc:474:replace_alu$4501.C[4]
.sym 124125 $auto$alumacc.cc:474:replace_alu$4501.C[6]
.sym 124127 $PACKER_VCC_NET_$glb_clk
.sym 124128 count[5]
.sym 124129 $auto$alumacc.cc:474:replace_alu$4501.C[5]
.sym 124131 $auto$alumacc.cc:474:replace_alu$4501.C[7]
.sym 124133 count[6]
.sym 124134 $PACKER_VCC_NET_$glb_clk
.sym 124135 $auto$alumacc.cc:474:replace_alu$4501.C[6]
.sym 124137 $auto$alumacc.cc:474:replace_alu$4501.C[8]
.sym 124139 $PACKER_VCC_NET_$glb_clk
.sym 124140 count[7]
.sym 124141 $auto$alumacc.cc:474:replace_alu$4501.C[7]
.sym 124145 count[13]
.sym 124146 count[14]
.sym 124147 count[10]
.sym 124148 count[9]
.sym 124149 $abc$46512$n3592
.sym 124150 $abc$46512$n3591
.sym 124151 count[15]
.sym 124152 count[11]
.sym 124156 sram_bus_dat_w[6]
.sym 124158 $abc$46512$n2647
.sym 124165 sram_bus_dat_w[5]
.sym 124169 storage[8][7]
.sym 124180 $abc$46512$n7960
.sym 124181 $auto$alumacc.cc:474:replace_alu$4501.C[8]
.sym 124191 count[8]
.sym 124194 count[13]
.sym 124203 count[14]
.sym 124204 $PACKER_VCC_NET_$glb_clk
.sym 124205 count[9]
.sym 124209 count[11]
.sym 124210 count[12]
.sym 124212 count[10]
.sym 124216 count[15]
.sym 124218 $auto$alumacc.cc:474:replace_alu$4501.C[9]
.sym 124220 count[8]
.sym 124221 $PACKER_VCC_NET_$glb_clk
.sym 124222 $auto$alumacc.cc:474:replace_alu$4501.C[8]
.sym 124224 $auto$alumacc.cc:474:replace_alu$4501.C[10]
.sym 124226 $PACKER_VCC_NET_$glb_clk
.sym 124227 count[9]
.sym 124228 $auto$alumacc.cc:474:replace_alu$4501.C[9]
.sym 124230 $auto$alumacc.cc:474:replace_alu$4501.C[11]
.sym 124232 count[10]
.sym 124233 $PACKER_VCC_NET_$glb_clk
.sym 124234 $auto$alumacc.cc:474:replace_alu$4501.C[10]
.sym 124236 $auto$alumacc.cc:474:replace_alu$4501.C[12]
.sym 124238 $PACKER_VCC_NET_$glb_clk
.sym 124239 count[11]
.sym 124240 $auto$alumacc.cc:474:replace_alu$4501.C[11]
.sym 124242 $auto$alumacc.cc:474:replace_alu$4501.C[13]
.sym 124244 count[12]
.sym 124245 $PACKER_VCC_NET_$glb_clk
.sym 124246 $auto$alumacc.cc:474:replace_alu$4501.C[12]
.sym 124248 $auto$alumacc.cc:474:replace_alu$4501.C[14]
.sym 124250 $PACKER_VCC_NET_$glb_clk
.sym 124251 count[13]
.sym 124252 $auto$alumacc.cc:474:replace_alu$4501.C[13]
.sym 124254 $auto$alumacc.cc:474:replace_alu$4501.C[15]
.sym 124256 count[14]
.sym 124257 $PACKER_VCC_NET_$glb_clk
.sym 124258 $auto$alumacc.cc:474:replace_alu$4501.C[14]
.sym 124260 $nextpnr_ICESTORM_LC_25$I3
.sym 124262 $PACKER_VCC_NET_$glb_clk
.sym 124263 count[15]
.sym 124264 $auto$alumacc.cc:474:replace_alu$4501.C[15]
.sym 124268 $abc$46512$n7107_1
.sym 124269 sram_bus_dat_w[4]
.sym 124270 storage[8][2]
.sym 124271 storage[8][6]
.sym 124272 storage[8][4]
.sym 124274 storage[8][7]
.sym 124297 sram_bus_dat_w[4]
.sym 124302 sram_bus_dat_w[6]
.sym 124304 $nextpnr_ICESTORM_LC_25$I3
.sym 124311 storage[10][6]
.sym 124317 sram_bus_dat_w[7]
.sym 124318 storage[10][3]
.sym 124320 $abc$46512$n8640
.sym 124323 $abc$46512$n7130_1
.sym 124329 sram_bus_dat_w[6]
.sym 124331 sram_bus_dat_w[3]
.sym 124332 sram_bus_dat_w[2]
.sym 124333 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 124335 storage[8][3]
.sym 124336 storage[8][6]
.sym 124340 $abc$46512$n7094_1
.sym 124345 $nextpnr_ICESTORM_LC_25$I3
.sym 124349 sram_bus_dat_w[3]
.sym 124354 sram_bus_dat_w[6]
.sym 124360 sram_bus_dat_w[7]
.sym 124366 storage[10][3]
.sym 124367 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 124368 $abc$46512$n7094_1
.sym 124369 storage[8][3]
.sym 124381 sram_bus_dat_w[2]
.sym 124384 $abc$46512$n7130_1
.sym 124385 storage[10][6]
.sym 124386 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 124387 storage[8][6]
.sym 124388 $abc$46512$n8640
.sym 124389 sys_clk_$glb_clk
.sym 124394 storage[14][4]
.sym 124398 storage[14][6]
.sym 124412 $abc$46512$n8638
.sym 124418 sram_bus_dat_w[0]
.sym 124434 $abc$46512$n7958
.sym 124445 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 124447 storage[12][4]
.sym 124451 storage[14][4]
.sym 124453 sram_bus_dat_w[7]
.sym 124455 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 124456 $abc$46512$n8638
.sym 124457 sram_bus_dat_w[4]
.sym 124460 storage[12][6]
.sym 124462 sram_bus_dat_w[6]
.sym 124463 storage[14][6]
.sym 124471 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 124472 storage[12][4]
.sym 124473 storage[14][4]
.sym 124474 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 124480 $abc$46512$n8638
.sym 124492 sram_bus_dat_w[6]
.sym 124495 sram_bus_dat_w[7]
.sym 124501 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 124502 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 124503 storage[14][6]
.sym 124504 storage[12][6]
.sym 124508 sram_bus_dat_w[4]
.sym 124511 $abc$46512$n7958
.sym 124512 sys_clk_$glb_clk
.sym 124520 storage[8][0]
.sym 124521 storage[8][1]
.sym 124523 sram_bus_dat_w[5]
.sym 124540 sram_bus_dat_w[0]
.sym 124543 sram_bus_dat_w[1]
.sym 124545 $abc$46512$n8640
.sym 124555 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 124557 $abc$46512$n2733
.sym 124558 $abc$46512$n5097
.sym 124559 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 124562 $abc$46512$n7058
.sym 124565 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 124566 sys_rst
.sym 124567 $abc$46512$n7070_1
.sym 124577 storage[8][0]
.sym 124579 storage[10][1]
.sym 124581 storage[10][0]
.sym 124586 storage[8][1]
.sym 124594 $abc$46512$n7070_1
.sym 124595 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 124596 storage[10][1]
.sym 124597 storage[8][1]
.sym 124603 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 124606 storage[10][0]
.sym 124607 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 124608 $abc$46512$n7058
.sym 124609 storage[8][0]
.sym 124612 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 124613 $abc$46512$n5097
.sym 124614 sys_rst
.sym 124634 $abc$46512$n2733
.sym 124635 sys_clk_$glb_clk
.sym 124636 sys_rst_$glb_sr
.sym 124637 storage[10][1]
.sym 124653 $abc$46512$n2733
.sym 124678 sram_bus_dat_w[3]
.sym 124680 storage[14][1]
.sym 124681 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 124684 storage[12][0]
.sym 124687 storage[12][3]
.sym 124688 sram_bus_dat_w[0]
.sym 124691 storage[12][1]
.sym 124694 storage[14][0]
.sym 124696 $abc$46512$n7960
.sym 124697 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 124701 sram_bus_dat_w[7]
.sym 124703 sram_bus_dat_w[1]
.sym 124707 storage[14][3]
.sym 124712 sram_bus_dat_w[0]
.sym 124717 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 124718 storage[12][3]
.sym 124719 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 124720 storage[14][3]
.sym 124723 sram_bus_dat_w[1]
.sym 124735 storage[12][1]
.sym 124736 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 124737 storage[14][1]
.sym 124738 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 124742 sram_bus_dat_w[3]
.sym 124748 sram_bus_dat_w[7]
.sym 124753 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 124754 storage[12][0]
.sym 124755 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 124756 storage[14][0]
.sym 124757 $abc$46512$n7960
.sym 124758 sys_clk_$glb_clk
.sym 124803 $abc$46512$n7958
.sym 124812 sram_bus_dat_w[0]
.sym 124813 sram_bus_dat_w[1]
.sym 124824 sram_bus_dat_w[3]
.sym 124842 sram_bus_dat_w[3]
.sym 124864 sram_bus_dat_w[1]
.sym 124872 sram_bus_dat_w[0]
.sym 124880 $abc$46512$n7958
.sym 124881 sys_clk_$glb_clk
.sym 125081 spiflash_clk
.sym 125084 spiflash_cs_n
.sym 125096 spiflash_clk
.sym 125098 spiflash_cs_n
.sym 125129 spiflash_miso
.sym 125170 spiflash_miso
.sym 125200 spiflash_miso
.sym 125240 $PACKER_VCC_NET_$glb_clk
.sym 125294 por_rst
.sym 125427 $abc$46512$n443
.sym 125437 $abc$46512$n7250
.sym 125438 $abc$46512$n132
.sym 125439 $abc$46512$n126
.sym 125442 $abc$46512$n128
.sym 125445 $abc$46512$n2840
.sym 125446 $abc$46512$n7251
.sym 125447 $abc$46512$n7252
.sym 125456 $abc$46512$n130
.sym 125459 por_rst
.sym 125467 por_rst
.sym 125468 $abc$46512$n7251
.sym 125473 $abc$46512$n126
.sym 125474 $abc$46512$n132
.sym 125475 $abc$46512$n128
.sym 125476 $abc$46512$n130
.sym 125481 $abc$46512$n130
.sym 125492 $abc$46512$n126
.sym 125497 $abc$46512$n7250
.sym 125498 por_rst
.sym 125503 por_rst
.sym 125505 $abc$46512$n7252
.sym 125509 $abc$46512$n128
.sym 125513 $abc$46512$n2840
.sym 125514 sys_clk_$glb_clk
.sym 125561 $abc$46512$n132
.sym 125567 $abc$46512$n7257
.sym 125575 $abc$46512$n2840
.sym 125577 por_rst
.sym 125597 $abc$46512$n132
.sym 125614 por_rst
.sym 125617 $abc$46512$n7257
.sym 125636 $abc$46512$n2840
.sym 125637 sys_clk_$glb_clk
.sym 125649 $abc$46512$n7105_1
.sym 125652 $abc$46512$n2840
.sym 125783 sram_bus_dat_w[6]
.sym 125911 sram_bus_dat_w[6]
.sym 125916 $abc$46512$n8627
.sym 126009 storage[3][4]
.sym 126011 storage[3][6]
.sym 126012 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 126014 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 126055 sram_bus_dat_w[7]
.sym 126061 sram_bus_dat_w[3]
.sym 126064 sram_bus_dat_w[4]
.sym 126067 $abc$46512$n8642
.sym 126089 sram_bus_dat_w[7]
.sym 126096 sram_bus_dat_w[4]
.sym 126124 sram_bus_dat_w[3]
.sym 126128 $abc$46512$n8642
.sym 126129 sys_clk_$glb_clk
.sym 126131 storage[7][6]
.sym 126133 storage[3][4]
.sym 126134 $abc$46512$n7122_1
.sym 126175 sram_bus_dat_w[4]
.sym 126178 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 126182 storage[9][4]
.sym 126183 storage[11][4]
.sym 126184 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 126185 sram_bus_dat_w[3]
.sym 126194 storage[7][4]
.sym 126197 $abc$46512$n7104_1
.sym 126198 storage[3][4]
.sym 126199 $abc$46512$n8644
.sym 126205 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 126206 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 126207 storage[7][4]
.sym 126208 storage[3][4]
.sym 126217 sram_bus_dat_w[3]
.sym 126225 sram_bus_dat_w[4]
.sym 126232 sram_bus_dat_w[4]
.sym 126247 storage[9][4]
.sym 126248 $abc$46512$n7104_1
.sym 126249 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 126250 storage[11][4]
.sym 126251 $abc$46512$n8644
.sym 126252 sys_clk_$glb_clk
.sym 126258 storage[3][0]
.sym 126281 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 126284 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 126297 $abc$46512$n8635
.sym 126302 sram_bus_dat_w[5]
.sym 126312 sram_bus_dat_w[0]
.sym 126343 sram_bus_dat_w[5]
.sym 126365 sram_bus_dat_w[0]
.sym 126374 $abc$46512$n8635
.sym 126375 sys_clk_$glb_clk
.sym 126377 storage[2][0]
.sym 126383 storage[2][3]
.sym 126389 lm32_cpu.instruction_unit.icache_refill_address[21]
.sym 126393 $abc$46512$n8635
.sym 126398 lm32_cpu.instruction_unit.icache_refill_address[11]
.sym 126400 lm32_cpu.instruction_unit.icache_refill_address[12]
.sym 126403 $abc$46512$n8627
.sym 126408 $abc$46512$n8627
.sym 126411 $abc$46512$n8624
.sym 126412 $abc$46512$n2592
.sym 126419 sram_bus_dat_w[0]
.sym 126422 storage[3][0]
.sym 126432 storage[6][0]
.sym 126434 storage[2][0]
.sym 126436 $abc$46512$n8633
.sym 126437 sram_bus_dat_w[4]
.sym 126440 storage[7][0]
.sym 126441 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 126444 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 126449 $abc$46512$n7050_1
.sym 126469 sram_bus_dat_w[4]
.sym 126481 storage[6][0]
.sym 126482 $abc$46512$n7050_1
.sym 126483 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 126484 storage[2][0]
.sym 126488 sram_bus_dat_w[0]
.sym 126493 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 126494 storage[7][0]
.sym 126495 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 126496 storage[3][0]
.sym 126497 $abc$46512$n8633
.sym 126498 sys_clk_$glb_clk
.sym 126503 lm32_cpu.pc_f[16]
.sym 126513 sram_bus_dat_w[0]
.sym 126514 sram_bus_dat_w[5]
.sym 126518 lm32_cpu.instruction_unit.icache_refill_address[18]
.sym 126526 lm32_cpu.pc_f[2]
.sym 126535 lm32_cpu.instruction_unit.icache_refill_address[2]
.sym 126548 $abc$46512$n5444
.sym 126550 lm32_cpu.instruction_unit.icache_refill_address[11]
.sym 126563 lm32_cpu.pc_m[22]
.sym 126566 lm32_cpu.pc_x[22]
.sym 126568 $abc$46512$n2463
.sym 126583 lm32_cpu.pc_x[22]
.sym 126587 $abc$46512$n5444
.sym 126598 lm32_cpu.instruction_unit.icache_refill_address[11]
.sym 126607 lm32_cpu.pc_m[22]
.sym 126620 $abc$46512$n2463
.sym 126621 sys_clk_$glb_clk
.sym 126622 lm32_cpu.rst_i_$glb_sr
.sym 126633 spiflash_miso
.sym 126634 $abc$46512$n8642
.sym 126637 sram_bus_dat_w[7]
.sym 126643 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 126655 lm32_cpu.instruction_unit.icache_refill_address[19]
.sym 126678 lm32_cpu.pc_f[11]
.sym 126682 $abc$46512$n2592
.sym 126684 lm32_cpu.pc_f[0]
.sym 126686 lm32_cpu.pc_f[2]
.sym 126703 lm32_cpu.pc_f[11]
.sym 126718 lm32_cpu.pc_f[2]
.sym 126733 lm32_cpu.pc_f[0]
.sym 126743 $abc$46512$n2592
.sym 126744 sys_clk_$glb_clk
.sym 126756 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 126773 lm32_cpu.instruction_unit.icache_refill_address[2]
.sym 126776 lm32_cpu.pc_f[21]
.sym 126778 lm32_cpu.instruction_unit.icache.tmem_write_address[3]
.sym 126789 lm32_cpu.instruction_unit.icache.tmem_write_address[3]
.sym 126791 lm32_cpu.instruction_unit.icache_refill_address[15]
.sym 126794 lm32_cpu.pc_f[21]
.sym 126796 lm32_cpu.instruction_unit.icache_refill_address[11]
.sym 126805 lm32_cpu.instruction_unit.icache_refill_address[28]
.sym 126810 lm32_cpu.instruction_unit.icache.tmem_write_address[0]
.sym 126814 $abc$46512$n2507
.sym 126822 lm32_cpu.instruction_unit.icache_refill_address[11]
.sym 126828 lm32_cpu.pc_f[21]
.sym 126832 lm32_cpu.instruction_unit.icache_refill_address[28]
.sym 126851 lm32_cpu.instruction_unit.icache.tmem_write_address[3]
.sym 126856 lm32_cpu.instruction_unit.icache_refill_address[15]
.sym 126864 lm32_cpu.instruction_unit.icache.tmem_write_address[0]
.sym 126866 $abc$46512$n2507
.sym 126867 sys_clk_$glb_clk
.sym 126868 lm32_cpu.rst_i_$glb_sr
.sym 126879 sram_bus_dat_w[1]
.sym 126889 lm32_cpu.instruction_unit.icache_refill_address[14]
.sym 126895 $abc$46512$n8627
.sym 126902 $abc$46512$n8624
.sym 126914 lm32_cpu.instruction_unit.icache_refill_address[0]
.sym 126915 lm32_cpu.instruction_unit.icache_refill_address[18]
.sym 126919 lm32_cpu.instruction_unit.icache_refill_address[4]
.sym 126921 $abc$46512$n2592
.sym 126928 lm32_cpu.instruction_unit.icache_refill_address[29]
.sym 126936 lm32_cpu.instruction_unit.icache_refill_address[19]
.sym 126937 $abc$46512$n2507
.sym 126946 lm32_cpu.instruction_unit.icache_refill_address[18]
.sym 126952 lm32_cpu.instruction_unit.icache_refill_address[4]
.sym 126962 $abc$46512$n2592
.sym 126970 lm32_cpu.instruction_unit.icache_refill_address[19]
.sym 126974 lm32_cpu.instruction_unit.icache_refill_address[0]
.sym 126981 lm32_cpu.instruction_unit.icache_refill_address[29]
.sym 126989 $abc$46512$n2507
.sym 126990 sys_clk_$glb_clk
.sym 126991 lm32_cpu.rst_i_$glb_sr
.sym 126999 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 127021 lm32_cpu.instruction_unit.icache_refill_address[3]
.sym 127023 lm32_cpu.instruction_unit.icache_refill_address[2]
.sym 127026 lm32_cpu.load_store_unit.store_data_m[12]
.sym 127037 lm32_cpu.load_store_unit.store_data_x[13]
.sym 127045 lm32_cpu.load_store_unit.store_data_x[12]
.sym 127046 $abc$46512$n5314_1
.sym 127074 lm32_cpu.load_store_unit.store_data_x[12]
.sym 127090 lm32_cpu.load_store_unit.store_data_x[13]
.sym 127097 $abc$46512$n5314_1
.sym 127112 $abc$46512$n2450_$glb_ce
.sym 127113 sys_clk_$glb_clk
.sym 127114 lm32_cpu.rst_i_$glb_sr
.sym 127125 $abc$46512$n7105_1
.sym 127127 lm32_cpu.instruction_unit.icache_refill_address[9]
.sym 127135 lm32_cpu.instruction_unit.icache_refill_address[4]
.sym 127167 $abc$46512$n7993
.sym 127171 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 127201 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 127235 $abc$46512$n7993
.sym 127236 sys_clk_$glb_clk
.sym 127250 $abc$46512$n135
.sym 127258 lm32_cpu.instruction_unit.icache_refill_address[14]
.sym 127294 $abc$46512$n2463
.sym 127298 lm32_cpu.load_store_unit.store_data_m[12]
.sym 127306 $abc$46512$n2567
.sym 127327 lm32_cpu.load_store_unit.store_data_m[12]
.sym 127333 $abc$46512$n2463
.sym 127358 $abc$46512$n2567
.sym 127359 sys_clk_$glb_clk
.sym 127360 lm32_cpu.rst_i_$glb_sr
.sym 127372 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 127387 $abc$46512$n8627
.sym 127394 $abc$46512$n8624
.sym 127420 $abc$46512$n8635
.sym 127432 sram_bus_dat_w[1]
.sym 127460 sram_bus_dat_w[1]
.sym 127481 $abc$46512$n8635
.sym 127482 sys_clk_$glb_clk
.sym 127504 $abc$46512$n2528
.sym 127512 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 127513 lm32_cpu.instruction_unit.icache_refill_address[3]
.sym 127536 $abc$46512$n8624
.sym 127546 sram_bus_dat_w[1]
.sym 127595 sram_bus_dat_w[1]
.sym 127604 $abc$46512$n8624
.sym 127605 sys_clk_$glb_clk
.sym 127609 sram_bus_dat_w[3]
.sym 127622 $abc$46512$n8624
.sym 127633 $abc$46512$n2567
.sym 127673 lm32_cpu.instruction_unit.icache_refill_address[3]
.sym 127675 $abc$46512$n2528
.sym 127724 lm32_cpu.instruction_unit.icache_refill_address[3]
.sym 127727 $abc$46512$n2528
.sym 127728 sys_clk_$glb_clk
.sym 127729 lm32_cpu.rst_i_$glb_sr
.sym 127732 $abc$46512$n7090_1
.sym 127733 storage[1][7]
.sym 127734 $abc$46512$n7134_1
.sym 127737 storage[1][3]
.sym 127757 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 127760 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 127764 storage[5][7]
.sym 127772 sram_bus_dat_w[2]
.sym 127780 $abc$46512$n7090_1
.sym 127781 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 127788 sram_bus_dat_w[1]
.sym 127789 $abc$46512$n8622
.sym 127797 storage[4][3]
.sym 127800 storage[0][3]
.sym 127812 sram_bus_dat_w[1]
.sym 127818 $abc$46512$n8622
.sym 127822 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 127823 storage[0][3]
.sym 127824 storage[4][3]
.sym 127825 $abc$46512$n7090_1
.sym 127834 sram_bus_dat_w[2]
.sym 127850 $abc$46512$n8622
.sym 127851 sys_clk_$glb_clk
.sym 127853 storage[5][3]
.sym 127856 storage[5][7]
.sym 127857 sram_bus_dat_w[7]
.sym 127859 storage[5][5]
.sym 127876 $abc$46512$n7090_1
.sym 127879 $abc$46512$n8629
.sym 127882 storage[5][5]
.sym 127883 storage[4][3]
.sym 127887 sram_bus_dat_w[3]
.sym 127888 $PACKER_VCC_NET
.sym 127895 lm32_cpu.load_store_unit.store_data_m[13]
.sym 127905 $abc$46512$n2567
.sym 127907 $abc$46512$n7107_1
.sym 127908 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 127912 $abc$46512$n7105_1
.sym 127917 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 127933 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 127934 $abc$46512$n7107_1
.sym 127935 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 127936 $abc$46512$n7105_1
.sym 127971 lm32_cpu.load_store_unit.store_data_m[13]
.sym 127973 $abc$46512$n2567
.sym 127974 sys_clk_$glb_clk
.sym 127975 lm32_cpu.rst_i_$glb_sr
.sym 127977 storage[4][3]
.sym 127979 storage[4][4]
.sym 127995 $abc$46512$n7107_1
.sym 128005 $abc$46512$n3587
.sym 128009 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 128022 $abc$46512$n7102_1
.sym 128023 storage[0][4]
.sym 128027 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 128028 $abc$46512$n8619
.sym 128032 sram_bus_dat_w[4]
.sym 128035 $abc$46512$n8622
.sym 128043 $abc$46512$n7115_1
.sym 128044 storage[4][4]
.sym 128057 sram_bus_dat_w[4]
.sym 128062 storage[0][4]
.sym 128063 $abc$46512$n7102_1
.sym 128064 storage[4][4]
.sym 128065 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 128069 $abc$46512$n8622
.sym 128080 $abc$46512$n7115_1
.sym 128088 sram_bus_dat_w[4]
.sym 128096 $abc$46512$n8619
.sym 128097 sys_clk_$glb_clk
.sym 128100 storage[1][5]
.sym 128101 $abc$46512$n7115_1
.sym 128104 $abc$46512$n7114_1
.sym 128124 sram_bus_dat_w[7]
.sym 128141 count[7]
.sym 128142 count[8]
.sym 128143 count[6]
.sym 128144 $abc$46512$n3592
.sym 128145 $abc$46512$n6699
.sym 128147 $abc$46512$n6703
.sym 128150 $abc$46512$n3593
.sym 128153 $abc$46512$n3591
.sym 128154 $abc$46512$n6701
.sym 128156 $abc$46512$n6705
.sym 128158 $PACKER_VCC_NET
.sym 128160 count[5]
.sym 128163 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 128164 storage[11][7]
.sym 128165 $abc$46512$n3587
.sym 128169 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 128171 storage[10][7]
.sym 128173 storage[10][7]
.sym 128174 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 128175 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 128176 storage[11][7]
.sym 128180 $abc$46512$n3587
.sym 128181 $abc$46512$n6703
.sym 128185 count[5]
.sym 128186 count[7]
.sym 128187 count[8]
.sym 128188 count[6]
.sym 128191 $abc$46512$n6701
.sym 128192 $abc$46512$n3587
.sym 128197 $abc$46512$n3587
.sym 128200 $abc$46512$n6699
.sym 128204 $abc$46512$n6705
.sym 128206 $abc$46512$n3587
.sym 128216 $abc$46512$n3592
.sym 128217 $abc$46512$n3593
.sym 128218 $abc$46512$n3591
.sym 128219 $PACKER_VCC_NET
.sym 128220 sys_clk_$glb_clk
.sym 128221 sys_rst_$glb_sr
.sym 128222 storage[11][7]
.sym 128236 count[8]
.sym 128237 storage[0][5]
.sym 128249 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 128257 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 128264 $abc$46512$n6707
.sym 128265 $PACKER_VCC_NET
.sym 128266 $abc$46512$n6711
.sym 128270 $abc$46512$n6719
.sym 128271 count[12]
.sym 128273 $abc$46512$n6709
.sym 128276 $abc$46512$n6715
.sym 128277 $abc$46512$n6717
.sym 128279 count[13]
.sym 128280 count[14]
.sym 128281 count[10]
.sym 128283 $abc$46512$n3587
.sym 128286 count[11]
.sym 128290 count[9]
.sym 128293 count[15]
.sym 128296 $abc$46512$n3587
.sym 128298 $abc$46512$n6715
.sym 128304 $abc$46512$n6717
.sym 128305 $abc$46512$n3587
.sym 128309 $abc$46512$n6709
.sym 128310 $abc$46512$n3587
.sym 128315 $abc$46512$n3587
.sym 128316 $abc$46512$n6707
.sym 128320 count[10]
.sym 128321 count[11]
.sym 128322 count[9]
.sym 128323 count[12]
.sym 128326 count[14]
.sym 128328 count[15]
.sym 128329 count[13]
.sym 128332 $abc$46512$n3587
.sym 128333 $abc$46512$n6719
.sym 128340 $abc$46512$n6711
.sym 128341 $abc$46512$n3587
.sym 128342 $PACKER_VCC_NET
.sym 128343 sys_clk_$glb_clk
.sym 128344 sys_rst_$glb_sr
.sym 128351 storage[10][4]
.sym 128361 $PACKER_VCC_NET
.sym 128367 sram_bus_dat_w[0]
.sym 128371 sram_bus_dat_w[1]
.sym 128379 storage[4][5]
.sym 128388 $abc$46512$n8638
.sym 128394 sram_bus_dat_w[7]
.sym 128399 sram_bus_dat_w[2]
.sym 128405 sram_bus_dat_w[6]
.sym 128406 sram_bus_dat_w[4]
.sym 128411 $abc$46512$n7106_1
.sym 128414 storage[8][4]
.sym 128416 storage[10][4]
.sym 128417 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 128419 $abc$46512$n7106_1
.sym 128420 storage[8][4]
.sym 128421 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 128422 storage[10][4]
.sym 128426 sram_bus_dat_w[4]
.sym 128431 sram_bus_dat_w[2]
.sym 128439 sram_bus_dat_w[6]
.sym 128445 sram_bus_dat_w[4]
.sym 128456 sram_bus_dat_w[7]
.sym 128465 $abc$46512$n8638
.sym 128466 sys_clk_$glb_clk
.sym 128471 storage[4][5]
.sym 128487 sram_bus_dat_w[2]
.sym 128488 $abc$46512$n8640
.sym 128510 sram_bus_dat_w[4]
.sym 128511 $abc$46512$n7960
.sym 128515 sram_bus_dat_w[6]
.sym 128562 sram_bus_dat_w[4]
.sym 128587 sram_bus_dat_w[6]
.sym 128588 $abc$46512$n7960
.sym 128589 sys_clk_$glb_clk
.sym 128643 sram_bus_dat_w[1]
.sym 128647 sram_bus_dat_w[0]
.sym 128650 $abc$46512$n8638
.sym 128701 sram_bus_dat_w[0]
.sym 128710 sram_bus_dat_w[1]
.sym 128711 $abc$46512$n8638
.sym 128712 sys_clk_$glb_clk
.sym 128756 sram_bus_dat_w[1]
.sym 128766 $abc$46512$n8640
.sym 128789 sram_bus_dat_w[1]
.sym 128834 $abc$46512$n8640
.sym 128835 sys_clk_$glb_clk
.sym 129391 $PACKER_VCC_NET_$glb_clk
.sym 129454 $PACKER_VCC_NET_$glb_clk
.sym 129472 $abc$46512$n443
.sym 129627 lm32_cpu.pc_f[16]
.sym 130317 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 130321 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 130325 $abc$46512$n8627
.sym 130328 sram_bus_dat_w[6]
.sym 130342 sram_bus_dat_w[4]
.sym 130355 sram_bus_dat_w[4]
.sym 130365 sram_bus_dat_w[6]
.sym 130372 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 130386 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 130393 $abc$46512$n8627
.sym 130394 sys_clk_$glb_clk
.sym 130472 sram_bus_dat_w[6]
.sym 130475 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 130478 storage[3][4]
.sym 130480 storage[3][6]
.sym 130481 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 130487 $abc$46512$n8633
.sym 130493 storage[7][6]
.sym 130505 sram_bus_dat_w[6]
.sym 130516 storage[3][4]
.sym 130520 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 130521 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 130522 storage[7][6]
.sym 130523 storage[3][6]
.sym 130548 $abc$46512$n8633
.sym 130549 sys_clk_$glb_clk
.sym 130644 sram_bus_dat_w[0]
.sym 130651 $abc$46512$n8627
.sym 130681 sram_bus_dat_w[0]
.sym 130703 $abc$46512$n8627
.sym 130704 sys_clk_$glb_clk
.sym 130786 sram_bus_dat_w[3]
.sym 130791 sram_bus_dat_w[0]
.sym 130806 $abc$46512$n8624
.sym 130815 sram_bus_dat_w[0]
.sym 130851 sram_bus_dat_w[3]
.sym 130858 $abc$46512$n8624
.sym 130859 sys_clk_$glb_clk
.sym 130946 lm32_cpu.pc_f[16]
.sym 130985 lm32_cpu.pc_f[16]
.sym 131022 lm32_cpu.load_store_unit.d_dat_o[8]
.sym 131332 $abc$46512$n443
.sym 131556 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 131630 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 132110 count[0]
.sym 132343 sram_bus_dat_w[3]
.sym 132377 sram_bus_dat_w[3]
.sym 132486 $abc$46512$n8622
.sym 132487 storage[1][7]
.sym 132488 sram_bus_dat_w[7]
.sym 132491 storage[1][3]
.sym 132492 storage[5][3]
.sym 132494 sram_bus_dat_w[3]
.sym 132497 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 132502 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 132503 storage[5][7]
.sym 132529 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 132530 storage[5][3]
.sym 132531 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 132532 storage[1][3]
.sym 132538 sram_bus_dat_w[7]
.sym 132541 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 132542 storage[5][7]
.sym 132543 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 132544 storage[1][7]
.sym 132561 sram_bus_dat_w[3]
.sym 132563 $abc$46512$n8622
.sym 132564 sys_clk_$glb_clk
.sym 132645 sram_bus_dat_w[5]
.sym 132648 sram_bus_dat_w[7]
.sym 132658 sram_bus_dat_w[3]
.sym 132666 $abc$46512$n8629
.sym 132673 sram_bus_dat_w[3]
.sym 132691 sram_bus_dat_w[7]
.sym 132696 sram_bus_dat_w[7]
.sym 132708 sram_bus_dat_w[5]
.sym 132718 $abc$46512$n8629
.sym 132719 sys_clk_$glb_clk
.sym 132795 sram_bus_dat_w[4]
.sym 132808 sram_bus_dat_w[3]
.sym 132821 $abc$46512$n8632
.sym 132833 sram_bus_dat_w[3]
.sym 132845 sram_bus_dat_w[4]
.sym 132873 $abc$46512$n8632
.sym 132874 sys_clk_$glb_clk
.sym 132953 storage[4][5]
.sym 132958 storage[1][5]
.sym 132961 storage[5][5]
.sym 132962 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 132963 storage[0][5]
.sym 132971 sram_bus_dat_w[5]
.sym 132972 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 132976 $abc$46512$n8622
.sym 132978 $abc$46512$n7114_1
.sym 132991 sram_bus_dat_w[5]
.sym 132994 $abc$46512$n7114_1
.sym 132995 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 132996 storage[4][5]
.sym 132997 storage[0][5]
.sym 133012 storage[5][5]
.sym 133013 storage[1][5]
.sym 133014 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 133015 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 133028 $abc$46512$n8622
.sym 133029 sys_clk_$glb_clk
.sym 133045 storage[4][5]
.sym 133117 sram_bus_dat_w[7]
.sym 133131 $abc$46512$n8644
.sym 133137 sram_bus_dat_w[7]
.sym 133183 $abc$46512$n8644
.sym 133184 sys_clk_$glb_clk
.sym 133268 sram_bus_dat_w[4]
.sym 133270 $abc$46512$n8640
.sym 133330 sram_bus_dat_w[4]
.sym 133338 $abc$46512$n8640
.sym 133339 sys_clk_$glb_clk
.sym 133427 sram_bus_dat_w[5]
.sym 133441 $abc$46512$n8632
.sym 133468 sram_bus_dat_w[5]
.sym 133493 $abc$46512$n8632
.sym 133494 sys_clk_$glb_clk
.sym 134231 $PACKER_VCC_NET_$glb_clk
.sym 134247 $PACKER_VCC_NET_$glb_clk
.sym 134529 lm32_cpu.instruction_unit.icache_refill_address[21]
.sym 134678 $abc$46512$n2450
.sym 134681 $abc$46512$n2450
.sym 134696 $abc$46512$n2450
.sym 134711 $abc$46512$n135
.sym 134726 $abc$46512$n135
.sym 135454 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 135482 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 135533 lm32_cpu.store_operand_x[2]
.sym 135654 basesoc_uart_phy_rx_reg[3]
.sym 135674 basesoc_uart_phy_rx_reg[1]
.sym 135678 basesoc_uart_phy_rx_reg[2]
.sym 135694 basesoc_uart_phy_rx_reg[3]
.sym 135882 $abc$46512$n5162_1
.sym 135883 spiflash_counter[1]
.sym 135922 basesoc_uart_phy_rx_reg[4]
.sym 136050 basesoc_uart_phy_rx_reg[6]
.sym 136078 basesoc_uart_phy_rx_reg[6]
.sym 136086 basesoc_uart_phy_rx_reg[7]
.sym 136094 basesoc_uart_phy_rx_reg[5]
.sym 136110 basesoc_uart_phy_rx_reg[5]
.sym 136263 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 136268 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 136272 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 136273 $auto$alumacc.cc:474:replace_alu$4456.C[2]
.sym 136277 $nextpnr_ICESTORM_LC_1$I3
.sym 136282 sys_rst
.sym 136283 $abc$46512$n5106
.sym 136288 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 136289 $auto$alumacc.cc:474:replace_alu$4456.C[3]
.sym 136291 $PACKER_VCC_NET_$glb_clk
.sym 136292 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 136390 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 136394 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 136406 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 136437 $abc$46512$n7973
.sym 136450 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 136469 $abc$46512$n8002
.sym 136470 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 136498 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 136514 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 136524 lm32_cpu.cc[31]
.sym 136525 $auto$alumacc.cc:474:replace_alu$4510.C[31]
.sym 136537 $abc$46512$n5906_1
.sym 136554 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 136602 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 136609 sram_bus_dat_w[1]
.sym 136626 spiflash_bus_dat_w[1]
.sym 136642 spiflash_bus_dat_w[0]
.sym 136646 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 136678 basesoc_uart_phy_rx_reg[1]
.sym 136682 basesoc_uart_phy_rx_reg[2]
.sym 136706 basesoc_uart_phy_rx_reg[0]
.sym 136718 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 136758 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 136786 basesoc_uart_phy_rx_reg[7]
.sym 136871 spiflash_counter[0]
.sym 136876 spiflash_counter[1]
.sym 136880 spiflash_counter[2]
.sym 136881 $auto$alumacc.cc:474:replace_alu$4468.C[2]
.sym 136884 spiflash_counter[3]
.sym 136885 $auto$alumacc.cc:474:replace_alu$4468.C[3]
.sym 136888 spiflash_counter[4]
.sym 136889 $auto$alumacc.cc:474:replace_alu$4468.C[4]
.sym 136892 spiflash_counter[5]
.sym 136893 $auto$alumacc.cc:474:replace_alu$4468.C[5]
.sym 136896 spiflash_counter[6]
.sym 136897 $auto$alumacc.cc:474:replace_alu$4468.C[6]
.sym 136901 $nextpnr_ICESTORM_LC_7$I3
.sym 136902 spiflash_counter[1]
.sym 136903 spiflash_counter[2]
.sym 136904 spiflash_counter[3]
.sym 136906 $abc$46512$n5161_1
.sym 136907 sys_rst
.sym 136908 spiflash_counter[0]
.sym 136910 $abc$46512$n5162_1
.sym 136911 $abc$46512$n5171
.sym 136912 $abc$46512$n6765
.sym 136915 $PACKER_VCC_NET_$glb_clk
.sym 136916 spiflash_counter[0]
.sym 136918 $abc$46512$n6759
.sym 136919 $abc$46512$n5162_1
.sym 136920 $abc$46512$n5171
.sym 136922 $abc$46512$n5162_1
.sym 136923 $abc$46512$n5171
.sym 136924 $abc$46512$n6763
.sym 136926 $abc$46512$n5162_1
.sym 136927 $abc$46512$n5171
.sym 136928 $abc$46512$n6771
.sym 136930 spiflash_counter[2]
.sym 136931 spiflash_counter[3]
.sym 136932 $abc$46512$n5156_1
.sym 136933 spiflash_counter[1]
.sym 136978 basesoc_uart_phy_rx_reg[4]
.sym 136998 csrbank0_bus_errors0_w[1]
.sym 137013 $abc$46512$n2612
.sym 137022 $abc$46512$n5041_1
.sym 137023 sys_rst
.sym 137026 $abc$46512$n5041_1
.sym 137027 csrbank0_bus_errors0_w[0]
.sym 137028 sys_rst
.sym 137030 csrbank0_bus_errors1_w[0]
.sym 137031 $abc$46512$n5124_1
.sym 137032 $abc$46512$n6009_1
.sym 137033 $abc$46512$n6010_1
.sym 137054 $abc$46512$n25
.sym 137066 $abc$46512$n68
.sym 137067 $abc$46512$n5030_1
.sym 137068 $abc$46512$n6041
.sym 137074 $abc$46512$n5030_1
.sym 137075 csrbank0_scratch0_w[0]
.sym 137076 $abc$46512$n5134_1
.sym 137077 csrbank0_bus_errors0_w[0]
.sym 137081 $PACKER_VCC_NET_$glb_clk
.sym 137087 $PACKER_VCC_NET_$glb_clk
.sym 137088 csrbank0_bus_errors0_w[0]
.sym 137092 csrbank0_bus_errors3_w[7]
.sym 137093 $auto$alumacc.cc:474:replace_alu$4471.C[31]
.sym 137094 $abc$46512$n17
.sym 137134 sram_bus_dat_w[0]
.sym 137326 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 137334 $abc$46512$n5106
.sym 137335 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 137336 sys_rst
.sym 137390 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 137410 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 137422 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 137429 $abc$46512$n7992
.sym 137430 storage_1[6][1]
.sym 137431 storage_1[14][1]
.sym 137432 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 137433 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 137438 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 137439 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 137440 $abc$46512$n5106
.sym 137446 storage_1[10][3]
.sym 137447 storage_1[14][3]
.sym 137448 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 137449 $abc$46512$n7016
.sym 137454 storage_1[11][3]
.sym 137455 storage_1[15][3]
.sym 137456 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 137457 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 137458 $abc$46512$n6601
.sym 137459 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 137460 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 137462 storage_1[14][7]
.sym 137463 storage_1[15][7]
.sym 137464 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 137465 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 137466 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 137467 $abc$46512$n6601
.sym 137468 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 137470 storage_1[7][1]
.sym 137471 storage_1[15][1]
.sym 137472 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 137474 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 137478 storage_1[2][3]
.sym 137479 storage_1[6][3]
.sym 137480 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 137481 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 137486 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 137487 $abc$46512$n6591
.sym 137488 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 137490 $abc$46512$n5853_1
.sym 137491 $abc$46512$n5854_1
.sym 137492 $abc$46512$n7017_1
.sym 137493 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 137501 lm32_cpu.store_operand_x[3]
.sym 137502 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 137510 storage_1[3][1]
.sym 137511 storage_1[11][1]
.sym 137512 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 137514 storage_1[10][7]
.sym 137515 storage_1[11][7]
.sym 137516 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 137517 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 137518 $abc$46512$n5816
.sym 137519 $abc$46512$n5815
.sym 137520 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 137521 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 137522 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 137526 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 137534 storage_1[3][3]
.sym 137535 storage_1[7][3]
.sym 137536 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 137537 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 137542 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 137554 storage_1[3][7]
.sym 137555 storage_1[7][7]
.sym 137556 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 137557 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 137570 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 137578 lm32_cpu.load_store_unit.store_data_m[7]
.sym 137582 $abc$46512$n5905_1
.sym 137583 $abc$46512$n5906_1
.sym 137584 $abc$46512$n7033_1
.sym 137585 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 137586 lm32_cpu.load_store_unit.store_data_m[6]
.sym 137590 storage_1[2][7]
.sym 137591 storage_1[6][7]
.sym 137592 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 137593 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 137597 $abc$46512$n6369
.sym 137598 $abc$46512$n5899_1
.sym 137599 $abc$46512$n5900_1
.sym 137600 $abc$46512$n7031_1
.sym 137601 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 137626 lm32_cpu.load_store_unit.d_dat_o[0]
.sym 137638 lm32_cpu.m_result_sel_compare_m
.sym 137639 lm32_cpu.operand_m[18]
.sym 137640 $abc$46512$n5302_1
.sym 137641 lm32_cpu.load_store_unit.exception_m
.sym 137650 lm32_cpu.m_result_sel_compare_m
.sym 137651 lm32_cpu.operand_m[16]
.sym 137652 $abc$46512$n5298_1
.sym 137653 lm32_cpu.load_store_unit.exception_m
.sym 137658 $abc$46512$n5306_1
.sym 137659 $abc$46512$n4097
.sym 137660 lm32_cpu.load_store_unit.exception_m
.sym 137674 lm32_cpu.pc_m[14]
.sym 137682 lm32_cpu.pc_m[14]
.sym 137683 lm32_cpu.memop_pc_w[14]
.sym 137684 lm32_cpu.data_bus_error_exception_m
.sym 137686 lm32_cpu.pc_m[18]
.sym 137690 lm32_cpu.pc_m[18]
.sym 137691 lm32_cpu.memop_pc_w[18]
.sym 137692 lm32_cpu.data_bus_error_exception_m
.sym 137702 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 137709 lm32_cpu.load_store_unit.sign_extend_m
.sym 137710 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 137711 $abc$46512$n5817
.sym 137712 $abc$46512$n5818
.sym 137713 $abc$46512$n5814
.sym 137734 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 137758 storage_1[2][1]
.sym 137759 storage_1[10][1]
.sym 137760 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 137761 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 137770 lm32_cpu.pc_m[5]
.sym 137771 lm32_cpu.memop_pc_w[5]
.sym 137772 lm32_cpu.data_bus_error_exception_m
.sym 137778 lm32_cpu.pc_m[5]
.sym 137798 $abc$46512$n5280_1
.sym 137799 $abc$46512$n4355_1
.sym 137800 lm32_cpu.load_store_unit.exception_m
.sym 137814 lm32_cpu.load_store_unit.wb_data_m[7]
.sym 137862 $abc$46512$n5901
.sym 137863 $abc$46512$n5895_1
.sym 137864 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 137865 $abc$46512$n5835
.sym 137894 spiflash_counter[5]
.sym 137895 spiflash_counter[4]
.sym 137896 $abc$46512$n5163_1
.sym 137898 $abc$46512$n5162_1
.sym 137899 $abc$46512$n5171
.sym 137900 $abc$46512$n6767
.sym 137902 spiflash_counter[5]
.sym 137903 spiflash_counter[6]
.sym 137904 spiflash_counter[4]
.sym 137905 spiflash_counter[7]
.sym 137906 spiflash_counter[5]
.sym 137907 $abc$46512$n5163_1
.sym 137908 spiflash_counter[4]
.sym 137910 $abc$46512$n5162_1
.sym 137911 $abc$46512$n5171
.sym 137912 $abc$46512$n6769
.sym 137914 $abc$46512$n5162_1
.sym 137915 $abc$46512$n5171
.sym 137916 $abc$46512$n6773
.sym 137920 spiflash_counter[7]
.sym 137921 $auto$alumacc.cc:474:replace_alu$4468.C[7]
.sym 137922 spiflash_counter[6]
.sym 137923 spiflash_counter[7]
.sym 137924 $abc$46512$n3583
.sym 137926 spiflash_counter[0]
.sym 137927 $abc$46512$n3584
.sym 137930 $abc$46512$n5156_1
.sym 137931 $abc$46512$n3584
.sym 137934 $abc$46512$n5161_1
.sym 137935 $abc$46512$n27
.sym 137938 $abc$46512$n3585
.sym 137939 $abc$46512$n3583
.sym 137940 sys_rst
.sym 137942 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 137946 $abc$46512$n3585
.sym 137947 spiflash_counter[0]
.sym 137973 $abc$46512$n2674
.sym 137977 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 137982 $abc$46512$n27
.sym 138009 $abc$46512$n3589
.sym 138010 regs1
.sym 138023 csrbank0_bus_errors0_w[0]
.sym 138028 csrbank0_bus_errors0_w[1]
.sym 138032 csrbank0_bus_errors0_w[2]
.sym 138033 $auto$alumacc.cc:474:replace_alu$4471.C[2]
.sym 138036 csrbank0_bus_errors0_w[3]
.sym 138037 $auto$alumacc.cc:474:replace_alu$4471.C[3]
.sym 138040 csrbank0_bus_errors0_w[4]
.sym 138041 $auto$alumacc.cc:474:replace_alu$4471.C[4]
.sym 138044 csrbank0_bus_errors0_w[5]
.sym 138045 $auto$alumacc.cc:474:replace_alu$4471.C[5]
.sym 138048 csrbank0_bus_errors0_w[6]
.sym 138049 $auto$alumacc.cc:474:replace_alu$4471.C[6]
.sym 138052 csrbank0_bus_errors0_w[7]
.sym 138053 $auto$alumacc.cc:474:replace_alu$4471.C[7]
.sym 138056 csrbank0_bus_errors1_w[0]
.sym 138057 $auto$alumacc.cc:474:replace_alu$4471.C[8]
.sym 138060 csrbank0_bus_errors1_w[1]
.sym 138061 $auto$alumacc.cc:474:replace_alu$4471.C[9]
.sym 138064 csrbank0_bus_errors1_w[2]
.sym 138065 $auto$alumacc.cc:474:replace_alu$4471.C[10]
.sym 138068 csrbank0_bus_errors1_w[3]
.sym 138069 $auto$alumacc.cc:474:replace_alu$4471.C[11]
.sym 138072 csrbank0_bus_errors1_w[4]
.sym 138073 $auto$alumacc.cc:474:replace_alu$4471.C[12]
.sym 138076 csrbank0_bus_errors1_w[5]
.sym 138077 $auto$alumacc.cc:474:replace_alu$4471.C[13]
.sym 138080 csrbank0_bus_errors1_w[6]
.sym 138081 $auto$alumacc.cc:474:replace_alu$4471.C[14]
.sym 138084 csrbank0_bus_errors1_w[7]
.sym 138085 $auto$alumacc.cc:474:replace_alu$4471.C[15]
.sym 138088 csrbank0_bus_errors2_w[0]
.sym 138089 $auto$alumacc.cc:474:replace_alu$4471.C[16]
.sym 138092 csrbank0_bus_errors2_w[1]
.sym 138093 $auto$alumacc.cc:474:replace_alu$4471.C[17]
.sym 138096 csrbank0_bus_errors2_w[2]
.sym 138097 $auto$alumacc.cc:474:replace_alu$4471.C[18]
.sym 138100 csrbank0_bus_errors2_w[3]
.sym 138101 $auto$alumacc.cc:474:replace_alu$4471.C[19]
.sym 138104 csrbank0_bus_errors2_w[4]
.sym 138105 $auto$alumacc.cc:474:replace_alu$4471.C[20]
.sym 138108 csrbank0_bus_errors2_w[5]
.sym 138109 $auto$alumacc.cc:474:replace_alu$4471.C[21]
.sym 138112 csrbank0_bus_errors2_w[6]
.sym 138113 $auto$alumacc.cc:474:replace_alu$4471.C[22]
.sym 138116 csrbank0_bus_errors2_w[7]
.sym 138117 $auto$alumacc.cc:474:replace_alu$4471.C[23]
.sym 138120 csrbank0_bus_errors3_w[0]
.sym 138121 $auto$alumacc.cc:474:replace_alu$4471.C[24]
.sym 138124 csrbank0_bus_errors3_w[1]
.sym 138125 $auto$alumacc.cc:474:replace_alu$4471.C[25]
.sym 138128 csrbank0_bus_errors3_w[2]
.sym 138129 $auto$alumacc.cc:474:replace_alu$4471.C[26]
.sym 138132 csrbank0_bus_errors3_w[3]
.sym 138133 $auto$alumacc.cc:474:replace_alu$4471.C[27]
.sym 138136 csrbank0_bus_errors3_w[4]
.sym 138137 $auto$alumacc.cc:474:replace_alu$4471.C[28]
.sym 138140 csrbank0_bus_errors3_w[5]
.sym 138141 $auto$alumacc.cc:474:replace_alu$4471.C[29]
.sym 138144 csrbank0_bus_errors3_w[6]
.sym 138145 $auto$alumacc.cc:474:replace_alu$4471.C[30]
.sym 138149 $nextpnr_ICESTORM_LC_9$I3
.sym 138389 $abc$46512$n2761
.sym 138438 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 138439 $abc$46512$n5106
.sym 138440 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 138442 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 138446 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 138447 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 138448 $abc$46512$n6606
.sym 138450 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 138451 $abc$46512$n6606
.sym 138452 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 138454 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 138455 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 138456 $abc$46512$n5106
.sym 138458 $abc$46512$n5106
.sym 138459 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 138460 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 138462 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 138466 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 138467 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 138468 $abc$46512$n6606
.sym 138470 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 138471 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 138472 $abc$46512$n6601
.sym 138474 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 138475 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 138476 $abc$46512$n6595
.sym 138478 $abc$46512$n6595
.sym 138479 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 138480 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 138482 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 138486 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 138490 $abc$46512$n6606
.sym 138491 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 138492 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 138494 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 138498 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 138499 $abc$46512$n6595
.sym 138500 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 138502 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 138503 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 138504 $abc$46512$n6601
.sym 138506 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 138507 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 138508 $abc$46512$n6591
.sym 138510 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 138511 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 138512 $abc$46512$n6595
.sym 138514 $abc$46512$n6591
.sym 138515 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 138516 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 138518 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 138522 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 138523 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 138524 $abc$46512$n6591
.sym 138526 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 138530 storage_1[1][7]
.sym 138531 storage_1[5][7]
.sym 138532 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 138533 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 138545 $abc$46512$n7977
.sym 138546 storage_1[0][7]
.sym 138547 storage_1[4][7]
.sym 138548 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 138549 $abc$46512$n7030_1
.sym 138558 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 138567 lm32_cpu.cc[0]
.sym 138572 lm32_cpu.cc[1]
.sym 138576 lm32_cpu.cc[2]
.sym 138577 $auto$alumacc.cc:474:replace_alu$4510.C[2]
.sym 138580 lm32_cpu.cc[3]
.sym 138581 $auto$alumacc.cc:474:replace_alu$4510.C[3]
.sym 138584 lm32_cpu.cc[4]
.sym 138585 $auto$alumacc.cc:474:replace_alu$4510.C[4]
.sym 138588 lm32_cpu.cc[5]
.sym 138589 $auto$alumacc.cc:474:replace_alu$4510.C[5]
.sym 138592 lm32_cpu.cc[6]
.sym 138593 $auto$alumacc.cc:474:replace_alu$4510.C[6]
.sym 138596 lm32_cpu.cc[7]
.sym 138597 $auto$alumacc.cc:474:replace_alu$4510.C[7]
.sym 138600 lm32_cpu.cc[8]
.sym 138601 $auto$alumacc.cc:474:replace_alu$4510.C[8]
.sym 138604 lm32_cpu.cc[9]
.sym 138605 $auto$alumacc.cc:474:replace_alu$4510.C[9]
.sym 138608 lm32_cpu.cc[10]
.sym 138609 $auto$alumacc.cc:474:replace_alu$4510.C[10]
.sym 138612 lm32_cpu.cc[11]
.sym 138613 $auto$alumacc.cc:474:replace_alu$4510.C[11]
.sym 138616 lm32_cpu.cc[12]
.sym 138617 $auto$alumacc.cc:474:replace_alu$4510.C[12]
.sym 138620 lm32_cpu.cc[13]
.sym 138621 $auto$alumacc.cc:474:replace_alu$4510.C[13]
.sym 138624 lm32_cpu.cc[14]
.sym 138625 $auto$alumacc.cc:474:replace_alu$4510.C[14]
.sym 138628 lm32_cpu.cc[15]
.sym 138629 $auto$alumacc.cc:474:replace_alu$4510.C[15]
.sym 138632 lm32_cpu.cc[16]
.sym 138633 $auto$alumacc.cc:474:replace_alu$4510.C[16]
.sym 138636 lm32_cpu.cc[17]
.sym 138637 $auto$alumacc.cc:474:replace_alu$4510.C[17]
.sym 138640 lm32_cpu.cc[18]
.sym 138641 $auto$alumacc.cc:474:replace_alu$4510.C[18]
.sym 138644 lm32_cpu.cc[19]
.sym 138645 $auto$alumacc.cc:474:replace_alu$4510.C[19]
.sym 138648 lm32_cpu.cc[20]
.sym 138649 $auto$alumacc.cc:474:replace_alu$4510.C[20]
.sym 138652 lm32_cpu.cc[21]
.sym 138653 $auto$alumacc.cc:474:replace_alu$4510.C[21]
.sym 138656 lm32_cpu.cc[22]
.sym 138657 $auto$alumacc.cc:474:replace_alu$4510.C[22]
.sym 138660 lm32_cpu.cc[23]
.sym 138661 $auto$alumacc.cc:474:replace_alu$4510.C[23]
.sym 138664 lm32_cpu.cc[24]
.sym 138665 $auto$alumacc.cc:474:replace_alu$4510.C[24]
.sym 138668 lm32_cpu.cc[25]
.sym 138669 $auto$alumacc.cc:474:replace_alu$4510.C[25]
.sym 138672 lm32_cpu.cc[26]
.sym 138673 $auto$alumacc.cc:474:replace_alu$4510.C[26]
.sym 138676 lm32_cpu.cc[27]
.sym 138677 $auto$alumacc.cc:474:replace_alu$4510.C[27]
.sym 138680 lm32_cpu.cc[28]
.sym 138681 $auto$alumacc.cc:474:replace_alu$4510.C[28]
.sym 138684 lm32_cpu.cc[29]
.sym 138685 $auto$alumacc.cc:474:replace_alu$4510.C[29]
.sym 138688 lm32_cpu.cc[30]
.sym 138689 $auto$alumacc.cc:474:replace_alu$4510.C[30]
.sym 138693 $nextpnr_ICESTORM_LC_30$I3
.sym 138698 lm32_cpu.w_result_sel_load_w
.sym 138699 lm32_cpu.operand_w[18]
.sym 138702 lm32_cpu.pc_m[15]
.sym 138706 lm32_cpu.memop_pc_w[0]
.sym 138707 lm32_cpu.pc_m[0]
.sym 138708 lm32_cpu.data_bus_error_exception_m
.sym 138710 lm32_cpu.w_result_sel_load_w
.sym 138711 lm32_cpu.operand_w[20]
.sym 138714 lm32_cpu.pc_m[17]
.sym 138718 lm32_cpu.pc_m[0]
.sym 138726 lm32_cpu.pc_m[10]
.sym 138727 lm32_cpu.memop_pc_w[10]
.sym 138728 lm32_cpu.data_bus_error_exception_m
.sym 138730 lm32_cpu.pc_m[3]
.sym 138731 lm32_cpu.memop_pc_w[3]
.sym 138732 lm32_cpu.data_bus_error_exception_m
.sym 138734 lm32_cpu.pc_m[6]
.sym 138735 lm32_cpu.memop_pc_w[6]
.sym 138736 lm32_cpu.data_bus_error_exception_m
.sym 138738 lm32_cpu.pc_m[6]
.sym 138742 lm32_cpu.pc_m[10]
.sym 138746 lm32_cpu.pc_m[11]
.sym 138750 lm32_cpu.pc_m[11]
.sym 138751 lm32_cpu.memop_pc_w[11]
.sym 138752 lm32_cpu.data_bus_error_exception_m
.sym 138754 lm32_cpu.pc_m[3]
.sym 138758 lm32_cpu.load_store_unit.sign_extend_m
.sym 138762 storage_1[1][3]
.sym 138763 storage_1[5][3]
.sym 138764 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 138765 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 138766 lm32_cpu.w_result_sel_load_w
.sym 138767 lm32_cpu.operand_w[31]
.sym 138773 $abc$46512$n4614
.sym 138777 rst
.sym 138782 $abc$46512$n5328
.sym 138783 $abc$46512$n3875
.sym 138784 lm32_cpu.load_store_unit.exception_m
.sym 138789 lm32_cpu.load_store_unit.wb_data_m[5]
.sym 138790 lm32_cpu.load_store_unit.sign_extend_w
.sym 138791 $abc$46512$n3862_1
.sym 138792 $abc$46512$n3860
.sym 138794 $abc$46512$n3861
.sym 138795 lm32_cpu.load_store_unit.data_w[7]
.sym 138796 lm32_cpu.load_store_unit.sign_extend_w
.sym 138798 lm32_cpu.load_store_unit.data_w[31]
.sym 138799 $abc$46512$n3865_1
.sym 138800 $abc$46512$n3860
.sym 138801 $abc$46512$n4189
.sym 138802 $abc$46512$n3865_1
.sym 138803 lm32_cpu.load_store_unit.sign_extend_w
.sym 138804 lm32_cpu.load_store_unit.data_w[31]
.sym 138806 lm32_cpu.load_store_unit.sign_extend_w
.sym 138807 $abc$46512$n3854
.sym 138808 lm32_cpu.w_result_sel_load_w
.sym 138817 $abc$46512$n5847
.sym 138818 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 138822 $abc$46512$n4352_1
.sym 138823 $abc$46512$n3854
.sym 138824 lm32_cpu.operand_w[7]
.sym 138825 lm32_cpu.w_result_sel_load_w
.sym 138826 shared_dat_r[31]
.sym 138830 $abc$46512$n4190_1
.sym 138831 lm32_cpu.load_store_unit.data_w[15]
.sym 138834 $abc$46512$n3865_1
.sym 138835 lm32_cpu.load_store_unit.data_w[23]
.sym 138836 $abc$46512$n4353_1
.sym 138837 lm32_cpu.load_store_unit.data_w[7]
.sym 138838 lm32_cpu.operand_w[1]
.sym 138839 lm32_cpu.load_store_unit.size_w[0]
.sym 138840 lm32_cpu.load_store_unit.size_w[1]
.sym 138841 lm32_cpu.load_store_unit.data_w[15]
.sym 138842 shared_dat_r[0]
.sym 138846 lm32_cpu.load_store_unit.data_w[15]
.sym 138847 $abc$46512$n3858
.sym 138848 $abc$46512$n3855
.sym 138850 shared_dat_r[7]
.sym 138854 lm32_cpu.operand_w[1]
.sym 138855 lm32_cpu.load_store_unit.size_w[0]
.sym 138856 lm32_cpu.load_store_unit.size_w[1]
.sym 138858 lm32_cpu.load_store_unit.wb_data_m[0]
.sym 138862 lm32_cpu.load_store_unit.wb_data_m[15]
.sym 138866 $abc$46512$n4498
.sym 138867 lm32_cpu.load_store_unit.exception_m
.sym 138870 lm32_cpu.load_store_unit.wb_data_m[23]
.sym 138874 lm32_cpu.operand_w[1]
.sym 138875 lm32_cpu.operand_w[0]
.sym 138876 lm32_cpu.load_store_unit.size_w[0]
.sym 138877 lm32_cpu.load_store_unit.size_w[1]
.sym 138878 lm32_cpu.operand_w[0]
.sym 138879 lm32_cpu.load_store_unit.size_w[0]
.sym 138880 lm32_cpu.load_store_unit.size_w[1]
.sym 138881 lm32_cpu.operand_w[1]
.sym 138882 $abc$46512$n3861
.sym 138883 $abc$46512$n4190_1
.sym 138898 lm32_cpu.instruction_unit.i_adr_o[2]
.sym 138899 lm32_cpu.instruction_unit.i_adr_o[3]
.sym 138900 request[0]
.sym 138906 lm32_cpu.instruction_unit.i_adr_o[2]
.sym 138907 request[0]
.sym 138934 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 138950 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 138966 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 138982 sys_rst
.sym 138983 $abc$46512$n7149
.sym 138986 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 138990 storage_1[2][6]
.sym 138991 storage_1[6][6]
.sym 138992 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 138993 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 138997 $abc$46512$n27
.sym 138998 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 139006 storage_1[2][4]
.sym 139007 storage_1[6][4]
.sym 139008 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 139009 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 139010 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 139018 storage_1[2][0]
.sym 139019 storage_1[6][0]
.sym 139020 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 139021 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 139022 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 139034 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 139046 $abc$46512$n5048_1
.sym 139047 $abc$46512$n5049_1
.sym 139048 $abc$46512$n5050_1
.sym 139049 $abc$46512$n5051_1
.sym 139050 $abc$46512$n5127_1
.sym 139051 csrbank0_bus_errors2_w[7]
.sym 139052 $abc$46512$n5134_1
.sym 139053 csrbank0_bus_errors0_w[7]
.sym 139054 $abc$46512$n5047_1
.sym 139055 $abc$46512$n5042_1
.sym 139056 $abc$46512$n3589
.sym 139058 csrbank0_bus_errors0_w[4]
.sym 139059 csrbank0_bus_errors0_w[5]
.sym 139060 csrbank0_bus_errors0_w[6]
.sym 139061 csrbank0_bus_errors0_w[7]
.sym 139062 $abc$46512$n5127_1
.sym 139063 csrbank0_bus_errors2_w[1]
.sym 139064 $abc$46512$n5134_1
.sym 139065 csrbank0_bus_errors0_w[1]
.sym 139066 csrbank0_bus_errors0_w[0]
.sym 139067 csrbank0_bus_errors0_w[1]
.sym 139068 csrbank0_bus_errors0_w[2]
.sym 139069 csrbank0_bus_errors0_w[3]
.sym 139070 sram_bus_dat_w[1]
.sym 139074 $abc$46512$n5035_1
.sym 139075 csrbank0_scratch2_w[1]
.sym 139078 sram_bus_dat_w[3]
.sym 139082 $abc$46512$n5127_1
.sym 139083 csrbank0_bus_errors2_w[3]
.sym 139084 $abc$46512$n5124_1
.sym 139085 csrbank0_bus_errors1_w[3]
.sym 139086 $abc$46512$n5035_1
.sym 139087 csrbank0_scratch2_w[3]
.sym 139088 $abc$46512$n5134_1
.sym 139089 csrbank0_bus_errors0_w[3]
.sym 139090 csrbank0_bus_errors1_w[0]
.sym 139091 csrbank0_bus_errors1_w[1]
.sym 139092 csrbank0_bus_errors1_w[2]
.sym 139093 csrbank0_bus_errors1_w[3]
.sym 139094 csrbank0_bus_errors1_w[4]
.sym 139095 csrbank0_bus_errors1_w[5]
.sym 139096 csrbank0_bus_errors1_w[6]
.sym 139097 csrbank0_bus_errors1_w[7]
.sym 139098 $abc$46512$n5124_1
.sym 139099 csrbank0_bus_errors1_w[5]
.sym 139100 $abc$46512$n5134_1
.sym 139101 csrbank0_bus_errors0_w[5]
.sym 139102 csrbank0_bus_errors2_w[0]
.sym 139103 $abc$46512$n5127_1
.sym 139104 $abc$46512$n6008
.sym 139105 $abc$46512$n6011
.sym 139106 csrbank0_bus_errors0_w[4]
.sym 139107 $abc$46512$n5134_1
.sym 139108 $abc$46512$n6036_1
.sym 139110 $abc$46512$n70
.sym 139111 $abc$46512$n5030_1
.sym 139112 $abc$46512$n6033_1
.sym 139113 $abc$46512$n6035_1
.sym 139114 csrbank0_bus_errors2_w[5]
.sym 139115 $abc$46512$n5127_1
.sym 139116 $abc$46512$n6040_1
.sym 139117 $abc$46512$n6042_1
.sym 139118 csrbank0_bus_errors3_w[4]
.sym 139119 $abc$46512$n5130_1
.sym 139120 $abc$46512$n6034_1
.sym 139122 $abc$46512$n5043_1
.sym 139123 $abc$46512$n5044_1
.sym 139124 $abc$46512$n5045_1
.sym 139125 $abc$46512$n5046_1
.sym 139126 $abc$46512$n5127_1
.sym 139127 csrbank0_bus_errors2_w[4]
.sym 139130 csrbank0_bus_errors2_w[0]
.sym 139131 csrbank0_bus_errors2_w[1]
.sym 139132 csrbank0_bus_errors2_w[2]
.sym 139133 csrbank0_bus_errors2_w[3]
.sym 139134 csrbank0_bus_errors2_w[4]
.sym 139135 csrbank0_bus_errors2_w[5]
.sym 139136 csrbank0_bus_errors2_w[6]
.sym 139137 csrbank0_bus_errors2_w[7]
.sym 139138 $abc$46512$n19
.sym 139142 $abc$46512$n17
.sym 139146 $abc$46512$n5030_1
.sym 139147 csrbank0_scratch0_w[1]
.sym 139148 $abc$46512$n5130_1
.sym 139149 csrbank0_bus_errors3_w[1]
.sym 139153 csrbank0_bus_errors3_w[2]
.sym 139154 $abc$46512$n62
.sym 139155 $abc$46512$n5035_1
.sym 139156 $abc$46512$n5130_1
.sym 139157 csrbank0_bus_errors3_w[5]
.sym 139158 csrbank0_bus_errors3_w[0]
.sym 139159 csrbank0_bus_errors3_w[1]
.sym 139160 csrbank0_bus_errors3_w[2]
.sym 139161 csrbank0_bus_errors3_w[3]
.sym 139162 csrbank0_bus_errors3_w[4]
.sym 139163 csrbank0_bus_errors3_w[5]
.sym 139164 csrbank0_bus_errors3_w[6]
.sym 139165 csrbank0_bus_errors3_w[7]
.sym 139166 $abc$46512$n5030_1
.sym 139167 csrbank0_scratch0_w[7]
.sym 139168 $abc$46512$n5130_1
.sym 139169 csrbank0_bus_errors3_w[7]
.sym 139170 $abc$46512$n5035_1
.sym 139171 csrbank0_scratch2_w[0]
.sym 139172 $abc$46512$n5130_1
.sym 139173 csrbank0_bus_errors3_w[0]
.sym 139174 sram_bus_dat_w[7]
.sym 139190 sram_bus_dat_w[1]
.sym 139417 spiflash_bus_dat_w[7]
.sym 139438 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 139449 $abc$46512$n1646
.sym 139454 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 139462 storage_1[9][3]
.sym 139463 storage_1[13][3]
.sym 139464 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 139465 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 139470 storage_1[9][1]
.sym 139471 storage_1[13][1]
.sym 139472 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 139473 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 139477 $abc$46512$n8008
.sym 139478 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 139486 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 139495 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 139500 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 139504 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 139505 $auto$alumacc.cc:474:replace_alu$4516.C[2]
.sym 139509 $nextpnr_ICESTORM_LC_34$I3
.sym 139511 $PACKER_VCC_NET_$glb_clk
.sym 139512 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 139517 spiflash_bus_dat_w[7]
.sym 139521 $abc$46512$n6319_1
.sym 139524 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 139525 $auto$alumacc.cc:474:replace_alu$4516.C[3]
.sym 139526 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 139530 storage_1[8][3]
.sym 139531 storage_1[12][3]
.sym 139532 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 139533 $abc$46512$n7014_1
.sym 139537 $abc$46512$n7998
.sym 139538 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 139545 $abc$46512$n2737
.sym 139553 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 139554 storage_1[8][7]
.sym 139555 storage_1[12][7]
.sym 139556 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 139557 $abc$46512$n7032_1
.sym 139561 $abc$46512$n7964
.sym 139565 $abc$46512$n6370
.sym 139566 lm32_cpu.cc[4]
.sym 139567 $abc$46512$n3889
.sym 139568 lm32_cpu.x_result_sel_csr_x
.sym 139570 spiflash_bus_dat_w[3]
.sym 139577 sram_bus_dat_w[3]
.sym 139578 lm32_cpu.cc[6]
.sym 139579 $abc$46512$n3889
.sym 139580 lm32_cpu.x_result_sel_csr_x
.sym 139582 sys_rst
.sym 139583 $abc$46512$n5098
.sym 139586 lm32_cpu.cc[3]
.sym 139587 $abc$46512$n3889
.sym 139588 $abc$46512$n3968
.sym 139590 lm32_cpu.cc[9]
.sym 139591 $abc$46512$n3889
.sym 139592 lm32_cpu.x_result_sel_csr_x
.sym 139593 $abc$46512$n4323_1
.sym 139597 spiflash_bus_dat_w[7]
.sym 139609 sram_bus_dat_w[3]
.sym 139610 lm32_cpu.cc[7]
.sym 139611 $abc$46512$n3889
.sym 139612 $abc$46512$n3968
.sym 139617 spiflash_bus_dat_w[2]
.sym 139619 $PACKER_VCC_NET_$glb_clk
.sym 139620 lm32_cpu.cc[0]
.sym 139622 rst1
.sym 139626 $abc$46512$n3889
.sym 139627 lm32_cpu.cc[26]
.sym 139630 $abc$46512$n3889
.sym 139631 lm32_cpu.cc[23]
.sym 139634 $abc$46512$n3889
.sym 139635 lm32_cpu.cc[16]
.sym 139641 spiflash_bus_dat_w[3]
.sym 139642 $abc$46512$n3889
.sym 139643 lm32_cpu.cc[20]
.sym 139646 $abc$46512$n3889
.sym 139647 lm32_cpu.cc[28]
.sym 139653 spiflash_bus_dat_w[6]
.sym 139658 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 139665 spiflash_bus_dat_w[2]
.sym 139669 $abc$46512$n5308_1
.sym 139673 $abc$46512$n6320_1
.sym 139674 $abc$46512$n3889
.sym 139675 lm32_cpu.cc[24]
.sym 139678 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 139685 lm32_cpu.eba[4]
.sym 139689 storage_1[12][2]
.sym 139693 lm32_cpu.store_operand_x[7]
.sym 139694 lm32_cpu.w_result_sel_load_w
.sym 139695 lm32_cpu.operand_w[21]
.sym 139702 lm32_cpu.m_result_sel_compare_m
.sym 139703 lm32_cpu.operand_m[21]
.sym 139704 $abc$46512$n5308_1
.sym 139705 lm32_cpu.load_store_unit.exception_m
.sym 139706 $abc$46512$n4071
.sym 139707 $abc$46512$n4075
.sym 139708 $abc$46512$n4074
.sym 139709 $abc$46512$n6797
.sym 139710 lm32_cpu.m_result_sel_compare_m
.sym 139711 lm32_cpu.operand_m[17]
.sym 139712 $abc$46512$n5300_1
.sym 139713 lm32_cpu.load_store_unit.exception_m
.sym 139714 $abc$46512$n4071
.sym 139715 $abc$46512$n4075
.sym 139718 $abc$46512$n4092
.sym 139719 $abc$46512$n4096
.sym 139726 $abc$46512$n4092
.sym 139727 $abc$46512$n4096
.sym 139728 $abc$46512$n4095
.sym 139729 $abc$46512$n6797
.sym 139730 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 139734 storage_1[9][2]
.sym 139735 storage_1[13][2]
.sym 139736 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 139737 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 139738 lm32_cpu.pc_m[17]
.sym 139739 lm32_cpu.memop_pc_w[17]
.sym 139740 lm32_cpu.data_bus_error_exception_m
.sym 139742 lm32_cpu.pc_m[15]
.sym 139743 lm32_cpu.memop_pc_w[15]
.sym 139744 lm32_cpu.data_bus_error_exception_m
.sym 139746 storage_1[8][2]
.sym 139747 storage_1[12][2]
.sym 139748 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 139749 $abc$46512$n7012_1
.sym 139750 $abc$46512$n5276
.sym 139751 $abc$46512$n4396_1
.sym 139752 lm32_cpu.load_store_unit.exception_m
.sym 139754 lm32_cpu.m_result_sel_compare_m
.sym 139755 lm32_cpu.operand_m[13]
.sym 139756 $abc$46512$n5292_1
.sym 139757 lm32_cpu.load_store_unit.exception_m
.sym 139758 $abc$46512$n3936
.sym 139759 $abc$46512$n3940_1
.sym 139762 $abc$46512$n4130
.sym 139763 $abc$46512$n4134
.sym 139764 $abc$46512$n4133
.sym 139765 $abc$46512$n6797
.sym 139766 $abc$46512$n4130
.sym 139767 $abc$46512$n4134
.sym 139770 $abc$46512$n3936
.sym 139771 $abc$46512$n3940_1
.sym 139772 $abc$46512$n3939
.sym 139773 $abc$46512$n6797
.sym 139774 lm32_cpu.w_result_sel_load_w
.sym 139775 lm32_cpu.operand_w[28]
.sym 139778 lm32_cpu.w_result_sel_load_m
.sym 139782 $abc$46512$n3864
.sym 139783 $abc$46512$n3859_1
.sym 139784 $abc$46512$n3853_1
.sym 139786 $abc$46512$n3864
.sym 139787 $abc$46512$n4072
.sym 139788 $abc$46512$n3853_1
.sym 139789 $abc$46512$n3859_1
.sym 139790 $abc$46512$n3864
.sym 139791 $abc$46512$n3976_1
.sym 139792 $abc$46512$n3853_1
.sym 139793 $abc$46512$n3859_1
.sym 139794 $abc$46512$n3853_1
.sym 139795 $abc$46512$n3859_1
.sym 139796 $abc$46512$n3863
.sym 139797 $abc$46512$n3866
.sym 139798 $abc$46512$n3864
.sym 139799 $abc$46512$n3937_1
.sym 139800 $abc$46512$n3853_1
.sym 139801 $abc$46512$n3859_1
.sym 139802 $PACKER_GND_NET
.sym 139806 $abc$46512$n3864
.sym 139807 $abc$46512$n4034_1
.sym 139808 $abc$46512$n3853_1
.sym 139809 $abc$46512$n3859_1
.sym 139810 $abc$46512$n3864
.sym 139811 $abc$46512$n4131
.sym 139812 $abc$46512$n3853_1
.sym 139813 $abc$46512$n3859_1
.sym 139814 $abc$46512$n3860
.sym 139815 $abc$46512$n3853_1
.sym 139818 lm32_cpu.load_store_unit.size_w[0]
.sym 139819 lm32_cpu.load_store_unit.size_w[1]
.sym 139820 lm32_cpu.load_store_unit.data_w[31]
.sym 139821 $abc$46512$n3864
.sym 139822 lm32_cpu.load_store_unit.wb_data_m[5]
.sym 139826 lm32_cpu.load_store_unit.size_w[0]
.sym 139827 lm32_cpu.load_store_unit.size_w[1]
.sym 139828 lm32_cpu.load_store_unit.data_w[23]
.sym 139830 $abc$46512$n3864
.sym 139831 $abc$46512$n4093
.sym 139832 $abc$46512$n3853_1
.sym 139833 $abc$46512$n3859_1
.sym 139834 lm32_cpu.load_store_unit.size_w[0]
.sym 139835 lm32_cpu.load_store_unit.size_w[1]
.sym 139836 lm32_cpu.load_store_unit.data_w[21]
.sym 139838 lm32_cpu.w_result_sel_load_w
.sym 139839 lm32_cpu.operand_w[15]
.sym 139840 $abc$46512$n3853_1
.sym 139841 $abc$46512$n4188_1
.sym 139842 lm32_cpu.w_result_sel_load_w
.sym 139843 lm32_cpu.operand_w[13]
.sym 139844 $abc$46512$n4209
.sym 139845 $abc$46512$n4230_1
.sym 139846 lm32_cpu.load_store_unit.wb_data_m[21]
.sym 139850 lm32_cpu.load_store_unit.wb_data_m[13]
.sym 139854 $abc$46512$n3857
.sym 139855 lm32_cpu.load_store_unit.data_w[23]
.sym 139856 $abc$46512$n3856_1
.sym 139857 lm32_cpu.load_store_unit.data_w[31]
.sym 139858 $abc$46512$n4394_1
.sym 139859 $abc$46512$n4393_1
.sym 139860 lm32_cpu.operand_w[5]
.sym 139861 lm32_cpu.w_result_sel_load_w
.sym 139862 $abc$46512$n3856_1
.sym 139863 lm32_cpu.load_store_unit.data_w[29]
.sym 139864 $abc$46512$n4353_1
.sym 139865 lm32_cpu.load_store_unit.data_w[5]
.sym 139866 lm32_cpu.load_store_unit.wb_data_m[31]
.sym 139870 $abc$46512$n4190_1
.sym 139871 lm32_cpu.load_store_unit.data_w[13]
.sym 139872 $abc$46512$n3865_1
.sym 139873 lm32_cpu.load_store_unit.data_w[29]
.sym 139874 lm32_cpu.load_store_unit.data_w[13]
.sym 139875 $abc$46512$n3858
.sym 139876 $abc$46512$n4374_1
.sym 139877 lm32_cpu.load_store_unit.data_w[21]
.sym 139878 shared_dat_r[23]
.sym 139882 $abc$46512$n5847
.sym 139883 $abc$46512$n5848
.sym 139884 $abc$46512$n7015_1
.sym 139885 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 139886 $abc$46512$n3857
.sym 139887 $abc$46512$n3865_1
.sym 139890 lm32_cpu.operand_w[0]
.sym 139891 lm32_cpu.operand_w[1]
.sym 139892 lm32_cpu.load_store_unit.size_w[0]
.sym 139893 lm32_cpu.load_store_unit.size_w[1]
.sym 139894 lm32_cpu.operand_w[1]
.sym 139895 lm32_cpu.load_store_unit.size_w[0]
.sym 139896 lm32_cpu.load_store_unit.size_w[1]
.sym 139897 lm32_cpu.operand_w[0]
.sym 139898 $abc$46512$n4496
.sym 139899 $abc$46512$n4495_1
.sym 139900 lm32_cpu.operand_w[0]
.sym 139901 lm32_cpu.w_result_sel_load_w
.sym 139902 $abc$46512$n3858
.sym 139903 lm32_cpu.load_store_unit.data_w[8]
.sym 139904 $abc$46512$n4353_1
.sym 139905 lm32_cpu.load_store_unit.data_w[0]
.sym 139906 lm32_cpu.operand_w[1]
.sym 139907 lm32_cpu.load_store_unit.size_w[0]
.sym 139908 lm32_cpu.load_store_unit.size_w[1]
.sym 139918 lm32_cpu.w_result[13]
.sym 139942 storage_1[2][2]
.sym 139943 storage_1[6][2]
.sym 139944 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 139945 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 139958 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 139970 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 139982 sram_bus_dat_w[3]
.sym 139990 sram_bus_dat_w[1]
.sym 139998 storage_1[2][5]
.sym 139999 storage_1[6][5]
.sym 140000 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 140001 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 140010 sram_bus_dat_w[0]
.sym 140026 sram_bus_dat_w[5]
.sym 140030 sram_bus_dat_w[7]
.sym 140042 $abc$46512$n27
.sym 140043 $abc$46512$n3088
.sym 140050 $abc$46512$n25
.sym 140054 $abc$46512$n23
.sym 140066 $abc$46512$n19
.sym 140070 $abc$46512$n74
.sym 140071 $abc$46512$n5032_1
.sym 140072 $abc$46512$n6016_1
.sym 140073 $abc$46512$n6017
.sym 140074 $abc$46512$n6030_1
.sym 140075 $abc$46512$n6026
.sym 140076 $abc$46512$n3728_1
.sym 140078 $abc$46512$n6052_1
.sym 140079 $abc$46512$n6053
.sym 140080 $abc$46512$n6054_1
.sym 140081 $abc$46512$n3728_1
.sym 140082 $abc$46512$n64
.sym 140083 $abc$46512$n5035_1
.sym 140084 $abc$46512$n78
.sym 140085 $abc$46512$n5032_1
.sym 140089 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 140090 csrbank0_scratch1_w[7]
.sym 140091 $abc$46512$n5032_1
.sym 140092 $abc$46512$n6055_1
.sym 140093 $abc$46512$n6056_1
.sym 140094 $abc$46512$n6013_1
.sym 140095 $abc$46512$n6014
.sym 140096 $abc$46512$n6015_1
.sym 140097 $abc$46512$n3728_1
.sym 140098 $abc$46512$n6037_1
.sym 140099 $abc$46512$n6032
.sym 140100 $abc$46512$n3728_1
.sym 140102 csrbank0_bus_errors1_w[6]
.sym 140103 $abc$46512$n5124_1
.sym 140104 $abc$46512$n5038_1
.sym 140105 csrbank0_scratch3_w[6]
.sym 140106 $abc$46512$n19
.sym 140113 $abc$46512$n2600
.sym 140114 csrbank0_bus_errors1_w[7]
.sym 140115 $abc$46512$n5124_1
.sym 140116 $abc$46512$n5038_1
.sym 140117 csrbank0_scratch3_w[7]
.sym 140118 $abc$46512$n5124_1
.sym 140119 csrbank0_bus_errors1_w[1]
.sym 140120 $abc$46512$n60
.sym 140121 $abc$46512$n5038_1
.sym 140122 $abc$46512$n5038_1
.sym 140123 csrbank0_scratch3_w[0]
.sym 140124 $abc$46512$n5032_1
.sym 140125 csrbank0_scratch1_w[0]
.sym 140126 $abc$46512$n5124_1
.sym 140127 csrbank0_bus_errors1_w[4]
.sym 140128 $abc$46512$n84
.sym 140129 $abc$46512$n5038_1
.sym 140130 csrbank0_scratch3_w[3]
.sym 140131 $abc$46512$n5038_1
.sym 140132 $abc$46512$n6027_1
.sym 140133 $abc$46512$n6029
.sym 140134 csrbank0_bus_errors2_w[2]
.sym 140135 $abc$46512$n82
.sym 140136 sram_bus_adr[2]
.sym 140137 $abc$46512$n5036_1
.sym 140138 csrbank0_scratch2_w[6]
.sym 140139 csrbank0_bus_errors2_w[6]
.sym 140140 sram_bus_adr[2]
.sym 140141 $abc$46512$n5036_1
.sym 140142 sram_bus_dat_w[2]
.sym 140146 sram_bus_dat_w[6]
.sym 140150 sram_bus_dat_w[0]
.sym 140154 sram_bus_dat_w[7]
.sym 140158 sram_bus_dat_w[3]
.sym 140162 $abc$46512$n5038_1
.sym 140163 csrbank0_scratch3_w[2]
.sym 140164 $abc$46512$n5130_1
.sym 140165 csrbank0_bus_errors3_w[2]
.sym 140166 sram_bus_dat_w[6]
.sym 140170 $abc$46512$n66
.sym 140171 $abc$46512$n5030_1
.sym 140172 $abc$46512$n5130_1
.sym 140173 csrbank0_bus_errors3_w[3]
.sym 140174 sram_bus_dat_w[0]
.sym 140178 $abc$46512$n5035_1
.sym 140179 csrbank0_scratch2_w[7]
.sym 140182 sram_bus_dat_w[7]
.sym 140194 csrbank0_scratch1_w[3]
.sym 140195 $abc$46512$n5032_1
.sym 140196 $abc$46512$n6028_1
.sym 140206 sram_bus_dat_w[3]
.sym 140405 grant
.sym 140422 spiflash_bus_dat_w[6]
.sym 140442 spiflash_bus_dat_w[4]
.sym 140465 $abc$46512$n1646
.sym 140474 lm32_cpu.x_result[25]
.sym 140486 $abc$46512$n5870
.sym 140487 $abc$46512$n4464
.sym 140488 $abc$46512$n5856
.sym 140489 $abc$46512$n1645
.sym 140490 $abc$46512$n5868
.sym 140491 $abc$46512$n4461
.sym 140492 $abc$46512$n5856
.sym 140493 $abc$46512$n1645
.sym 140494 lm32_cpu.load_store_unit.d_dat_o[7]
.sym 140498 lm32_cpu.load_store_unit.d_dat_o[1]
.sym 140502 $abc$46512$n6103
.sym 140503 $abc$46512$n4442
.sym 140504 $abc$46512$n6104
.sym 140505 $abc$46512$n1646
.sym 140506 $abc$46512$n6118
.sym 140507 $abc$46512$n4464
.sym 140508 $abc$46512$n6104
.sym 140509 $abc$46512$n1646
.sym 140510 $abc$46512$n5855
.sym 140511 $abc$46512$n4442
.sym 140512 $abc$46512$n5856
.sym 140513 $abc$46512$n1645
.sym 140514 lm32_cpu.load_store_unit.d_dat_o[6]
.sym 140518 $abc$46512$n4404_1
.sym 140519 $abc$46512$n3968
.sym 140522 $abc$46512$n6379_1
.sym 140523 $abc$46512$n6380_1
.sym 140524 $abc$46512$n6381_1
.sym 140525 $abc$46512$n6382
.sym 140526 sram_bus_dat_w[3]
.sym 140530 $abc$46512$n3889
.sym 140531 lm32_cpu.cc[5]
.sym 140532 $abc$46512$n3887
.sym 140533 lm32_cpu.interrupt_unit.im[5]
.sym 140534 grant
.sym 140535 lm32_cpu.load_store_unit.d_dat_o[7]
.sym 140538 sram_bus_dat_w[6]
.sym 140542 grant
.sym 140543 lm32_cpu.load_store_unit.d_dat_o[1]
.sym 140546 $abc$46512$n4463
.sym 140547 $abc$46512$n4464
.sym 140548 $abc$46512$n4443
.sym 140549 $abc$46512$n1648
.sym 140550 $abc$46512$n6315_1
.sym 140551 $abc$46512$n6317_1
.sym 140552 $abc$46512$n6318_1
.sym 140553 $abc$46512$n6319_1
.sym 140554 $abc$46512$n3889
.sym 140555 lm32_cpu.cc[11]
.sym 140556 $abc$46512$n3887
.sym 140557 lm32_cpu.interrupt_unit.im[11]
.sym 140558 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 140562 lm32_cpu.cc[14]
.sym 140563 $abc$46512$n3889
.sym 140564 lm32_cpu.x_result_sel_csr_x
.sym 140565 $abc$46512$n4222_1
.sym 140566 $abc$46512$n3889
.sym 140567 lm32_cpu.cc[18]
.sym 140568 $abc$46512$n3887
.sym 140569 lm32_cpu.interrupt_unit.im[18]
.sym 140570 $abc$46512$n4460
.sym 140571 $abc$46512$n4461
.sym 140572 $abc$46512$n4443
.sym 140573 $abc$46512$n1648
.sym 140574 $abc$46512$n4442
.sym 140575 $abc$46512$n4441
.sym 140576 $abc$46512$n4443
.sym 140577 $abc$46512$n1648
.sym 140578 $abc$46512$n6370
.sym 140579 $abc$46512$n6371
.sym 140580 $abc$46512$n6372
.sym 140581 $abc$46512$n6373
.sym 140582 $abc$46512$n3889
.sym 140583 lm32_cpu.cc[17]
.sym 140584 $abc$46512$n3887
.sym 140585 lm32_cpu.interrupt_unit.im[17]
.sym 140586 grant
.sym 140587 lm32_cpu.load_store_unit.d_dat_o[3]
.sym 140590 lm32_cpu.load_store_unit.store_data_m[1]
.sym 140594 lm32_cpu.load_store_unit.store_data_m[3]
.sym 140598 $abc$46512$n3889
.sym 140599 lm32_cpu.cc[19]
.sym 140600 $abc$46512$n3887
.sym 140601 lm32_cpu.interrupt_unit.im[19]
.sym 140602 $abc$46512$n5098
.sym 140603 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 140604 sys_rst
.sym 140606 $abc$46512$n3889
.sym 140607 lm32_cpu.cc[15]
.sym 140608 $abc$46512$n3888
.sym 140609 lm32_cpu.eba[6]
.sym 140610 $abc$46512$n3889
.sym 140611 lm32_cpu.cc[22]
.sym 140612 $abc$46512$n3888
.sym 140613 lm32_cpu.eba[13]
.sym 140614 $abc$46512$n6383
.sym 140615 $abc$46512$n6378_1
.sym 140616 slave_sel_r[0]
.sym 140618 $abc$46512$n7532
.sym 140619 $abc$46512$n4442
.sym 140620 $abc$46512$n7533
.sym 140621 $abc$46512$n6316_1
.sym 140622 $abc$46512$n6977
.sym 140623 $abc$46512$n4464
.sym 140624 $abc$46512$n6963
.sym 140625 $abc$46512$n1649
.sym 140626 $abc$46512$n7540
.sym 140627 $abc$46512$n4464
.sym 140628 $abc$46512$n7533
.sym 140629 $abc$46512$n6316_1
.sym 140630 lm32_cpu.cc[29]
.sym 140631 $abc$46512$n3889
.sym 140632 lm32_cpu.x_result_sel_csr_x
.sym 140633 $abc$46512$n3929
.sym 140634 lm32_cpu.cc[1]
.sym 140638 $abc$46512$n7539
.sym 140639 $abc$46512$n4461
.sym 140640 $abc$46512$n7533
.sym 140641 $abc$46512$n6316_1
.sym 140642 lm32_cpu.cc[0]
.sym 140643 $abc$46512$n6035
.sym 140646 lm32_cpu.operand_m[25]
.sym 140647 lm32_cpu.m_result_sel_compare_m
.sym 140648 $abc$46512$n3649
.sym 140650 lm32_cpu.operand_m[25]
.sym 140651 lm32_cpu.m_result_sel_compare_m
.sym 140652 $abc$46512$n3641
.sym 140654 lm32_cpu.pc_m[19]
.sym 140655 lm32_cpu.memop_pc_w[19]
.sym 140656 lm32_cpu.data_bus_error_exception_m
.sym 140658 grant
.sym 140659 lm32_cpu.load_store_unit.d_dat_o[6]
.sym 140662 grant
.sym 140663 lm32_cpu.load_store_unit.d_dat_o[2]
.sym 140666 $abc$46512$n6853_1
.sym 140667 $abc$46512$n6852_1
.sym 140668 $abc$46512$n3624
.sym 140669 $abc$46512$n3641
.sym 140670 $abc$46512$n6320_1
.sym 140671 $abc$46512$n6314_1
.sym 140672 slave_sel_r[0]
.sym 140674 lm32_cpu.pc_m[19]
.sym 140678 $abc$46512$n6872
.sym 140679 $abc$46512$n6871_1
.sym 140680 $abc$46512$n3641
.sym 140681 $abc$46512$n3624
.sym 140682 lm32_cpu.operand_m[26]
.sym 140683 lm32_cpu.m_result_sel_compare_m
.sym 140684 $abc$46512$n3649
.sym 140686 lm32_cpu.x_result[26]
.sym 140690 lm32_cpu.store_operand_x[7]
.sym 140694 lm32_cpu.m_result_sel_compare_m
.sym 140695 lm32_cpu.operand_m[18]
.sym 140696 lm32_cpu.x_result[18]
.sym 140697 $abc$46512$n3624
.sym 140698 lm32_cpu.x_result[9]
.sym 140702 lm32_cpu.x_result[18]
.sym 140706 $abc$46512$n6962
.sym 140707 $abc$46512$n4442
.sym 140708 $abc$46512$n6963
.sym 140709 $abc$46512$n1649
.sym 140710 lm32_cpu.m_result_sel_compare_m
.sym 140711 lm32_cpu.operand_m[26]
.sym 140712 $abc$46512$n5318
.sym 140713 lm32_cpu.load_store_unit.exception_m
.sym 140714 $abc$46512$n6814_1
.sym 140715 $abc$46512$n6813_1
.sym 140716 $abc$46512$n3641
.sym 140717 $abc$46512$n3624
.sym 140718 $abc$46512$n4038_1
.sym 140719 $abc$46512$n3649
.sym 140722 $abc$46512$n6841_1
.sym 140723 $abc$46512$n4038_1
.sym 140724 $abc$46512$n3641
.sym 140726 lm32_cpu.w_result_sel_load_w
.sym 140727 lm32_cpu.operand_w[23]
.sym 140730 $abc$46512$n5312_1
.sym 140731 $abc$46512$n4038_1
.sym 140732 lm32_cpu.load_store_unit.exception_m
.sym 140734 lm32_cpu.w_result_sel_load_w
.sym 140735 lm32_cpu.operand_w[26]
.sym 140738 grant
.sym 140739 lm32_cpu.load_store_unit.d_dat_o[0]
.sym 140742 $abc$46512$n5830
.sym 140743 $abc$46512$n4148
.sym 140744 $abc$46512$n4172
.sym 140746 $abc$46512$n3975
.sym 140747 $abc$46512$n3979
.sym 140748 $abc$46512$n3978_1
.sym 140749 $abc$46512$n6797
.sym 140750 $abc$46512$n3975
.sym 140751 $abc$46512$n3979
.sym 140754 lm32_cpu.pc_x[14]
.sym 140758 $abc$46512$n7007
.sym 140759 $abc$46512$n4143
.sym 140760 $abc$46512$n4172
.sym 140762 $abc$46512$n4033
.sym 140763 $abc$46512$n4037
.sym 140764 $abc$46512$n4036_1
.sym 140765 $abc$46512$n6797
.sym 140766 lm32_cpu.pc_x[11]
.sym 140770 $abc$46512$n4033
.sym 140771 $abc$46512$n4037
.sym 140774 lm32_cpu.w_result[21]
.sym 140778 lm32_cpu.w_result[20]
.sym 140782 $abc$46512$n5421
.sym 140783 $abc$46512$n5265
.sym 140784 $abc$46512$n3772
.sym 140786 lm32_cpu.w_result[28]
.sym 140790 lm32_cpu.w_result[18]
.sym 140794 $abc$46512$n4147
.sym 140795 $abc$46512$n4148
.sym 140796 $abc$46512$n3772
.sym 140798 lm32_cpu.w_result[23]
.sym 140802 $abc$46512$n3937
.sym 140803 $abc$46512$n3938
.sym 140804 $abc$46512$n3772
.sym 140806 lm32_cpu.m_result_sel_compare_m
.sym 140807 lm32_cpu.operand_m[8]
.sym 140808 $abc$46512$n5282_1
.sym 140809 lm32_cpu.load_store_unit.exception_m
.sym 140810 $abc$46512$n4142
.sym 140811 $abc$46512$n4143
.sym 140812 $abc$46512$n3772
.sym 140814 lm32_cpu.w_result_sel_load_w
.sym 140815 lm32_cpu.operand_w[16]
.sym 140816 $abc$46512$n4169_1
.sym 140817 $abc$46512$n3900
.sym 140818 lm32_cpu.m_result_sel_compare_m
.sym 140819 lm32_cpu.operand_m[25]
.sym 140820 $abc$46512$n5316_1
.sym 140821 lm32_cpu.load_store_unit.exception_m
.sym 140822 lm32_cpu.m_result_sel_compare_m
.sym 140823 lm32_cpu.operand_m[19]
.sym 140824 $abc$46512$n5304_1
.sym 140825 lm32_cpu.load_store_unit.exception_m
.sym 140826 lm32_cpu.w_result_sel_load_w
.sym 140827 lm32_cpu.operand_w[25]
.sym 140828 $abc$46512$n3996_1
.sym 140829 $abc$46512$n3900
.sym 140830 lm32_cpu.m_result_sel_compare_m
.sym 140831 lm32_cpu.operand_m[28]
.sym 140832 $abc$46512$n5322
.sym 140833 lm32_cpu.load_store_unit.exception_m
.sym 140834 lm32_cpu.w_result_sel_load_w
.sym 140835 lm32_cpu.operand_w[19]
.sym 140836 $abc$46512$n4113
.sym 140837 $abc$46512$n3900
.sym 140838 lm32_cpu.m_result_sel_compare_m
.sym 140839 lm32_cpu.operand_m[12]
.sym 140840 $abc$46512$n5290_1
.sym 140841 lm32_cpu.load_store_unit.exception_m
.sym 140842 lm32_cpu.m_result_sel_compare_m
.sym 140843 lm32_cpu.operand_m[9]
.sym 140844 $abc$46512$n5284_1
.sym 140845 lm32_cpu.load_store_unit.exception_m
.sym 140846 lm32_cpu.load_store_unit.wb_data_m[24]
.sym 140850 lm32_cpu.load_store_unit.size_w[0]
.sym 140851 lm32_cpu.load_store_unit.size_w[1]
.sym 140852 lm32_cpu.load_store_unit.data_w[29]
.sym 140854 lm32_cpu.load_store_unit.wb_data_m[29]
.sym 140858 lm32_cpu.load_store_unit.size_m[1]
.sym 140862 $abc$46512$n5296_1
.sym 140863 $abc$46512$n4192_1
.sym 140864 lm32_cpu.load_store_unit.exception_m
.sym 140866 $abc$46512$n5270_1
.sym 140867 $abc$46512$n4456
.sym 140868 lm32_cpu.load_store_unit.exception_m
.sym 140870 lm32_cpu.load_store_unit.size_w[0]
.sym 140871 lm32_cpu.load_store_unit.size_w[1]
.sym 140872 lm32_cpu.load_store_unit.data_w[26]
.sym 140874 lm32_cpu.load_store_unit.size_w[0]
.sym 140875 lm32_cpu.load_store_unit.size_w[1]
.sym 140876 lm32_cpu.load_store_unit.data_w[19]
.sym 140878 lm32_cpu.load_store_unit.size_w[0]
.sym 140879 lm32_cpu.load_store_unit.size_w[1]
.sym 140880 lm32_cpu.load_store_unit.data_w[25]
.sym 140882 $abc$46512$n4190_1
.sym 140883 lm32_cpu.load_store_unit.data_w[9]
.sym 140884 $abc$46512$n3865_1
.sym 140885 lm32_cpu.load_store_unit.data_w[25]
.sym 140886 $abc$46512$n3611
.sym 140887 $abc$46512$n6035
.sym 140890 $abc$46512$n6313_1
.sym 140891 $abc$46512$n3589
.sym 140892 $abc$46512$n6321_1
.sym 140894 shared_dat_r[0]
.sym 140898 lm32_cpu.w_result_sel_load_w
.sym 140899 lm32_cpu.operand_w[9]
.sym 140900 $abc$46512$n4209
.sym 140901 $abc$46512$n4311_1
.sym 140902 lm32_cpu.load_store_unit.size_w[0]
.sym 140903 lm32_cpu.load_store_unit.size_w[1]
.sym 140904 lm32_cpu.load_store_unit.data_w[28]
.sym 140906 lm32_cpu.load_store_unit.size_w[0]
.sym 140907 lm32_cpu.load_store_unit.size_w[1]
.sym 140908 lm32_cpu.load_store_unit.data_w[16]
.sym 140910 lm32_cpu.load_store_unit.size_w[0]
.sym 140911 lm32_cpu.load_store_unit.size_w[1]
.sym 140912 lm32_cpu.load_store_unit.data_w[17]
.sym 140914 $abc$46512$n3856_1
.sym 140915 lm32_cpu.load_store_unit.data_w[24]
.sym 140916 $abc$46512$n4374_1
.sym 140917 lm32_cpu.load_store_unit.data_w[16]
.sym 140918 $abc$46512$n3856_1
.sym 140919 lm32_cpu.load_store_unit.data_w[26]
.sym 140920 $abc$46512$n4374_1
.sym 140921 lm32_cpu.load_store_unit.data_w[18]
.sym 140922 $abc$46512$n3611
.sym 140923 lm32_cpu.load_store_unit.d_we_o
.sym 140926 $abc$46512$n4454_1
.sym 140927 $abc$46512$n4453
.sym 140928 lm32_cpu.operand_w[2]
.sym 140929 lm32_cpu.w_result_sel_load_w
.sym 140930 lm32_cpu.load_store_unit.size_w[0]
.sym 140931 lm32_cpu.load_store_unit.size_w[1]
.sym 140932 lm32_cpu.load_store_unit.data_w[18]
.sym 140934 $abc$46512$n2552
.sym 140935 $abc$46512$n3611
.sym 140938 lm32_cpu.load_store_unit.wb_data_m[19]
.sym 140942 lm32_cpu.load_store_unit.wb_data_m[8]
.sym 140946 lm32_cpu.load_store_unit.wb_data_m[18]
.sym 140950 lm32_cpu.load_store_unit.wb_data_m[17]
.sym 140954 lm32_cpu.load_store_unit.data_w[9]
.sym 140955 $abc$46512$n3858
.sym 140956 $abc$46512$n4374_1
.sym 140957 lm32_cpu.load_store_unit.data_w[17]
.sym 140958 lm32_cpu.load_store_unit.wb_data_m[16]
.sym 140962 lm32_cpu.load_store_unit.wb_data_m[9]
.sym 140970 shared_dat_r[9]
.sym 140974 shared_dat_r[3]
.sym 140985 lm32_cpu.instruction_unit.icache_refill_data[18]
.sym 140986 shared_dat_r[19]
.sym 140990 shared_dat_r[18]
.sym 140994 shared_dat_r[21]
.sym 141006 lm32_cpu.load_store_unit.store_data_m[20]
.sym 141014 lm32_cpu.load_store_unit.store_data_m[0]
.sym 141026 lm32_cpu.load_store_unit.store_data_m[16]
.sym 141038 basesoc_counter[1]
.sym 141039 grant
.sym 141040 basesoc_counter[0]
.sym 141041 lm32_cpu.load_store_unit.d_we_o
.sym 141046 spiflash_bus_dat_w[2]
.sym 141074 $abc$46512$n3088
.sym 141089 csrbank0_scratch1_w[7]
.sym 141094 csrbank0_bus_errors0_w[2]
.sym 141095 $abc$46512$n3726_1
.sym 141096 $abc$46512$n7044_1
.sym 141097 sram_bus_adr[3]
.sym 141098 $abc$46512$n5105_1
.sym 141099 sys_rst
.sym 141102 csrbank0_bus_errors0_w[6]
.sym 141103 $abc$46512$n3726_1
.sym 141104 $abc$46512$n7047_1
.sym 141105 sram_bus_adr[3]
.sym 141109 $abc$46512$n2746
.sym 141120 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 141121 $auto$alumacc.cc:474:replace_alu$4459.C[3]
.sym 141122 sram_bus_we
.sym 141123 $abc$46512$n3728_1
.sym 141124 $abc$46512$n5035_1
.sym 141125 sys_rst
.sym 141127 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 141132 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 141136 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 141137 $auto$alumacc.cc:474:replace_alu$4459.C[2]
.sym 141141 $nextpnr_ICESTORM_LC_3$I3
.sym 141143 $PACKER_VCC_NET_$glb_clk
.sym 141144 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 141149 sram_bus_dat_w[6]
.sym 141154 sram_bus_adr[2]
.sym 141155 sram_bus_adr[3]
.sym 141156 $abc$46512$n5036_1
.sym 141158 $abc$46512$n19
.sym 141162 sram_bus_adr[3]
.sym 141163 sram_bus_adr[2]
.sym 141164 $abc$46512$n5036_1
.sym 141166 $abc$46512$n23
.sym 141182 sram_bus_we
.sym 141183 $abc$46512$n3728_1
.sym 141184 $abc$46512$n5030_1
.sym 141185 sys_rst
.sym 141194 $abc$46512$n21
.sym 141201 $abc$46512$n2596
.sym 141202 $abc$46512$n72
.sym 141203 $abc$46512$n5030_1
.sym 141204 $abc$46512$n5130_1
.sym 141205 csrbank0_bus_errors3_w[6]
.sym 141230 $abc$46512$n21
.sym 141390 lm32_cpu.operand_1_x[3]
.sym 141402 lm32_cpu.interrupt_unit.im[4]
.sym 141403 $abc$46512$n3887
.sym 141404 $abc$46512$n4424_1
.sym 141414 $abc$46512$n3887
.sym 141415 lm32_cpu.interrupt_unit.im[7]
.sym 141416 $abc$46512$n4363_1
.sym 141417 lm32_cpu.x_result_sel_add_x
.sym 141434 $abc$46512$n3887
.sym 141435 lm32_cpu.interrupt_unit.im[3]
.sym 141436 $abc$46512$n4444
.sym 141437 lm32_cpu.x_result_sel_add_x
.sym 141441 spiflash_bus_dat_w[7]
.sym 141450 lm32_cpu.operand_1_x[17]
.sym 141454 lm32_cpu.operand_1_x[5]
.sym 141458 grant
.sym 141459 lm32_cpu.load_store_unit.d_dat_o[4]
.sym 141466 lm32_cpu.operand_1_x[15]
.sym 141470 $abc$46512$n3887
.sym 141471 lm32_cpu.interrupt_unit.im[15]
.sym 141474 lm32_cpu.x_result_sel_add_x
.sym 141475 $abc$46512$n7152_1
.sym 141476 $abc$46512$n4344_1
.sym 141478 $abc$46512$n6108
.sym 141479 $abc$46512$n4449
.sym 141480 $abc$46512$n6104
.sym 141481 $abc$46512$n1646
.sym 141482 lm32_cpu.adder.addsub.tmp_subResult[16]
.sym 141483 lm32_cpu.adder.addsub.tmp_addResult[16]
.sym 141484 lm32_cpu.adder_op_x_n
.sym 141485 lm32_cpu.x_result_sel_add_x
.sym 141486 basesoc_sram_we[0]
.sym 141490 $abc$46512$n6106
.sym 141491 $abc$46512$n4446
.sym 141492 $abc$46512$n6104
.sym 141493 $abc$46512$n1646
.sym 141494 $abc$46512$n6116
.sym 141495 $abc$46512$n4461
.sym 141496 $abc$46512$n6104
.sym 141497 $abc$46512$n1646
.sym 141498 $abc$46512$n4200_1
.sym 141499 $abc$46512$n4199
.sym 141500 lm32_cpu.x_result_sel_csr_x
.sym 141501 lm32_cpu.x_result_sel_add_x
.sym 141502 $abc$46512$n6112
.sym 141503 $abc$46512$n4455
.sym 141504 $abc$46512$n6104
.sym 141505 $abc$46512$n1646
.sym 141506 basesoc_sram_we[0]
.sym 141507 $abc$46512$n3372
.sym 141510 $abc$46512$n5858
.sym 141511 $abc$46512$n4446
.sym 141512 $abc$46512$n5856
.sym 141513 $abc$46512$n1645
.sym 141514 $abc$46512$n5864
.sym 141515 $abc$46512$n4455
.sym 141516 $abc$46512$n5856
.sym 141517 $abc$46512$n1645
.sym 141518 $abc$46512$n5866
.sym 141519 $abc$46512$n4458
.sym 141520 $abc$46512$n5856
.sym 141521 $abc$46512$n1645
.sym 141522 lm32_cpu.operand_1_x[15]
.sym 141526 $abc$46512$n5860
.sym 141527 $abc$46512$n4449
.sym 141528 $abc$46512$n5856
.sym 141529 $abc$46512$n1645
.sym 141530 lm32_cpu.operand_1_x[31]
.sym 141534 $abc$46512$n6110
.sym 141535 $abc$46512$n4452
.sym 141536 $abc$46512$n6104
.sym 141537 $abc$46512$n1646
.sym 141538 $abc$46512$n5862
.sym 141539 $abc$46512$n4452
.sym 141540 $abc$46512$n5856
.sym 141541 $abc$46512$n1645
.sym 141542 $abc$46512$n6352_1
.sym 141543 $abc$46512$n6353
.sym 141544 $abc$46512$n6354
.sym 141545 $abc$46512$n6355
.sym 141546 basesoc_sram_we[0]
.sym 141550 $abc$46512$n4451
.sym 141551 $abc$46512$n4452
.sym 141552 $abc$46512$n4443
.sym 141553 $abc$46512$n1648
.sym 141554 $abc$46512$n6343_1
.sym 141555 $abc$46512$n6344_1
.sym 141556 $abc$46512$n6345_1
.sym 141557 $abc$46512$n6346_1
.sym 141558 storage[13][6]
.sym 141559 storage[15][6]
.sym 141560 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 141561 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 141562 $abc$46512$n4454
.sym 141563 $abc$46512$n4455
.sym 141564 $abc$46512$n4443
.sym 141565 $abc$46512$n1648
.sym 141566 $abc$46512$n6334
.sym 141567 $abc$46512$n6335_1
.sym 141568 $abc$46512$n6336_1
.sym 141569 $abc$46512$n6337_1
.sym 141570 lm32_cpu.eba[15]
.sym 141571 $abc$46512$n3888
.sym 141572 $abc$46512$n3887
.sym 141573 lm32_cpu.interrupt_unit.im[24]
.sym 141574 lm32_cpu.operand_1_x[11]
.sym 141578 $abc$46512$n4025
.sym 141579 $abc$46512$n4024_1
.sym 141580 lm32_cpu.x_result_sel_csr_x
.sym 141581 lm32_cpu.x_result_sel_add_x
.sym 141582 $abc$46512$n4445
.sym 141583 $abc$46512$n4446
.sym 141584 $abc$46512$n4443
.sym 141585 $abc$46512$n1648
.sym 141586 $abc$46512$n6325_1
.sym 141587 $abc$46512$n6326_1
.sym 141588 $abc$46512$n6327_1
.sym 141589 $abc$46512$n6328_1
.sym 141590 lm32_cpu.eba[5]
.sym 141591 $abc$46512$n3888
.sym 141592 $abc$46512$n3887
.sym 141593 lm32_cpu.interrupt_unit.im[14]
.sym 141594 basesoc_sram_we[0]
.sym 141595 $abc$46512$n3364
.sym 141598 $abc$46512$n4457
.sym 141599 $abc$46512$n4458
.sym 141600 $abc$46512$n4443
.sym 141601 $abc$46512$n1648
.sym 141602 $abc$46512$n4448
.sym 141603 $abc$46512$n4449
.sym 141604 $abc$46512$n4443
.sym 141605 $abc$46512$n1648
.sym 141606 $abc$46512$n7535
.sym 141607 $abc$46512$n4449
.sym 141608 $abc$46512$n7533
.sym 141609 $abc$46512$n6316_1
.sym 141610 $abc$46512$n7536
.sym 141611 $abc$46512$n4452
.sym 141612 $abc$46512$n7533
.sym 141613 $abc$46512$n6316_1
.sym 141614 $abc$46512$n4046_1
.sym 141615 $abc$46512$n4045
.sym 141616 lm32_cpu.x_result_sel_csr_x
.sym 141617 lm32_cpu.x_result_sel_add_x
.sym 141618 $abc$46512$n7537
.sym 141619 $abc$46512$n4455
.sym 141620 $abc$46512$n7533
.sym 141621 $abc$46512$n6316_1
.sym 141622 $abc$46512$n7538
.sym 141623 $abc$46512$n4458
.sym 141624 $abc$46512$n7533
.sym 141625 $abc$46512$n6316_1
.sym 141626 lm32_cpu.operand_1_x[27]
.sym 141630 $abc$46512$n6361
.sym 141631 $abc$46512$n6362
.sym 141632 $abc$46512$n6363
.sym 141633 $abc$46512$n6364
.sym 141634 $abc$46512$n7534
.sym 141635 $abc$46512$n4446
.sym 141636 $abc$46512$n7533
.sym 141637 $abc$46512$n6316_1
.sym 141638 $abc$46512$n6356
.sym 141639 $abc$46512$n6351_1
.sym 141640 slave_sel_r[0]
.sym 141642 $abc$46512$n6338_1
.sym 141643 $abc$46512$n6333_1
.sym 141644 slave_sel_r[0]
.sym 141646 lm32_cpu.load_store_unit.d_dat_o[2]
.sym 141650 $abc$46512$n6971
.sym 141651 $abc$46512$n4455
.sym 141652 $abc$46512$n6963
.sym 141653 $abc$46512$n1649
.sym 141654 basesoc_sram_we[0]
.sym 141655 $abc$46512$n3370
.sym 141658 $abc$46512$n3889
.sym 141659 lm32_cpu.cc[10]
.sym 141660 $abc$46512$n3887
.sym 141661 lm32_cpu.interrupt_unit.im[10]
.sym 141662 $abc$46512$n6967
.sym 141663 $abc$46512$n4449
.sym 141664 $abc$46512$n6963
.sym 141665 $abc$46512$n1649
.sym 141666 $abc$46512$n4690
.sym 141667 $abc$46512$n4692_1
.sym 141668 lm32_cpu.x_result[25]
.sym 141669 $abc$46512$n6783_1
.sym 141670 $abc$46512$n3998_1
.sym 141671 $abc$46512$n3994_1
.sym 141672 lm32_cpu.x_result[25]
.sym 141673 $abc$46512$n3624
.sym 141674 $abc$46512$n6965
.sym 141675 $abc$46512$n4446
.sym 141676 $abc$46512$n6963
.sym 141677 $abc$46512$n1649
.sym 141678 $abc$46512$n6973
.sym 141679 $abc$46512$n4458
.sym 141680 $abc$46512$n6963
.sym 141681 $abc$46512$n1649
.sym 141682 $abc$46512$n6975
.sym 141683 $abc$46512$n4461
.sym 141684 $abc$46512$n6963
.sym 141685 $abc$46512$n1649
.sym 141686 $abc$46512$n3889
.sym 141687 lm32_cpu.cc[12]
.sym 141688 $abc$46512$n3888
.sym 141689 lm32_cpu.eba[3]
.sym 141690 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 141694 $abc$46512$n6365
.sym 141695 $abc$46512$n6360
.sym 141696 slave_sel_r[0]
.sym 141698 $abc$46512$n6969
.sym 141699 $abc$46512$n4452
.sym 141700 $abc$46512$n6963
.sym 141701 $abc$46512$n1649
.sym 141702 lm32_cpu.m_result_sel_compare_m
.sym 141703 lm32_cpu.operand_m[9]
.sym 141704 lm32_cpu.x_result[9]
.sym 141705 $abc$46512$n3624
.sym 141706 lm32_cpu.operand_m[17]
.sym 141707 lm32_cpu.m_result_sel_compare_m
.sym 141708 $abc$46512$n3649
.sym 141710 lm32_cpu.x_result[15]
.sym 141711 $abc$46512$n4185
.sym 141712 $abc$46512$n3624
.sym 141714 $abc$46512$n6842
.sym 141715 lm32_cpu.x_result[23]
.sym 141716 $abc$46512$n3624
.sym 141718 lm32_cpu.m_result_sel_compare_m
.sym 141719 lm32_cpu.operand_m[28]
.sym 141720 lm32_cpu.x_result[28]
.sym 141721 $abc$46512$n3624
.sym 141722 $abc$46512$n6329_1
.sym 141723 $abc$46512$n6324_1
.sym 141724 slave_sel_r[0]
.sym 141726 $abc$46512$n4680
.sym 141727 $abc$46512$n4683
.sym 141728 lm32_cpu.x_result[26]
.sym 141729 $abc$46512$n6783_1
.sym 141730 basesoc_sram_we[0]
.sym 141734 $abc$46512$n4682
.sym 141735 lm32_cpu.w_result[26]
.sym 141736 $abc$46512$n3649
.sym 141737 $abc$46512$n4614
.sym 141738 $abc$46512$n3997
.sym 141739 lm32_cpu.w_result[25]
.sym 141740 $abc$46512$n3641
.sym 141741 $abc$46512$n6797
.sym 141742 lm32_cpu.pc_m[7]
.sym 141746 lm32_cpu.pc_m[7]
.sym 141747 lm32_cpu.memop_pc_w[7]
.sym 141748 lm32_cpu.data_bus_error_exception_m
.sym 141750 $abc$46512$n4691
.sym 141751 lm32_cpu.w_result[25]
.sym 141752 $abc$46512$n3649
.sym 141753 $abc$46512$n4614
.sym 141754 $abc$46512$n6102
.sym 141755 $abc$46512$n5854
.sym 141756 $abc$46512$n4172
.sym 141758 $abc$46512$n5853
.sym 141759 $abc$46512$n5854
.sym 141760 $abc$46512$n3772
.sym 141762 $abc$46512$n4751
.sym 141763 lm32_cpu.w_result[19]
.sym 141764 $abc$46512$n3649
.sym 141765 $abc$46512$n4614
.sym 141766 $abc$46512$n5264
.sym 141767 $abc$46512$n5265
.sym 141768 $abc$46512$n4172
.sym 141770 $abc$46512$n5391
.sym 141771 $abc$46512$n4100
.sym 141772 $abc$46512$n4172
.sym 141774 $abc$46512$n5395
.sym 141775 $abc$46512$n4066
.sym 141776 $abc$46512$n4172
.sym 141778 $abc$46512$n4711
.sym 141779 lm32_cpu.w_result[23]
.sym 141780 $abc$46512$n3649
.sym 141781 $abc$46512$n4614
.sym 141782 lm32_cpu.load_store_unit.store_data_m[19]
.sym 141786 $abc$46512$n5266
.sym 141787 $abc$46512$n5267
.sym 141788 $abc$46512$n4172
.sym 141790 $abc$46512$n3920
.sym 141791 lm32_cpu.w_result[29]
.sym 141792 $abc$46512$n3641
.sym 141793 $abc$46512$n6797
.sym 141794 $abc$46512$n4742_1
.sym 141795 lm32_cpu.w_result[20]
.sym 141796 $abc$46512$n3649
.sym 141797 $abc$46512$n4614
.sym 141798 $abc$46512$n5239
.sym 141799 $abc$46512$n3938
.sym 141800 $abc$46512$n4172
.sym 141802 $abc$46512$n5831
.sym 141803 $abc$46512$n4155
.sym 141804 $abc$46512$n4172
.sym 141806 lm32_cpu.w_result[19]
.sym 141810 $abc$46512$n5259
.sym 141811 $abc$46512$n5260
.sym 141812 $abc$46512$n4172
.sym 141814 lm32_cpu.w_result[29]
.sym 141818 $abc$46512$n4761
.sym 141819 lm32_cpu.w_result[18]
.sym 141820 $abc$46512$n3649
.sym 141821 $abc$46512$n4614
.sym 141822 lm32_cpu.w_result[24]
.sym 141826 $abc$46512$n4099
.sym 141827 $abc$46512$n4100
.sym 141828 $abc$46512$n3772
.sym 141830 $abc$46512$n5872
.sym 141831 $abc$46512$n5260
.sym 141832 $abc$46512$n3772
.sym 141834 lm32_cpu.m_result_sel_compare_m
.sym 141835 lm32_cpu.operand_m[29]
.sym 141836 $abc$46512$n5324
.sym 141837 lm32_cpu.load_store_unit.exception_m
.sym 141838 $abc$46512$n3873
.sym 141839 lm32_cpu.w_result[31]
.sym 141840 $abc$46512$n3641
.sym 141841 $abc$46512$n6797
.sym 141842 $abc$46512$n4396_1
.sym 141843 $abc$46512$n4877
.sym 141844 $abc$46512$n3649
.sym 141846 lm32_cpu.w_result_sel_load_w
.sym 141847 lm32_cpu.operand_w[29]
.sym 141848 $abc$46512$n3919
.sym 141849 $abc$46512$n3900
.sym 141850 $abc$46512$n5424
.sym 141851 $abc$46512$n5272
.sym 141852 $abc$46512$n3772
.sym 141854 $abc$46512$n5422
.sym 141855 $abc$46512$n5267
.sym 141856 $abc$46512$n3772
.sym 141858 $abc$46512$n4065
.sym 141859 $abc$46512$n4066
.sym 141860 $abc$46512$n3772
.sym 141862 $abc$46512$n4497_1
.sym 141863 $abc$46512$n4493_1
.sym 141864 $abc$46512$n4498
.sym 141865 $abc$46512$n3641
.sym 141866 $abc$46512$n5372
.sym 141867 $abc$46512$n4917
.sym 141868 $abc$46512$n3772
.sym 141870 $abc$46512$n4192_1
.sym 141871 $abc$46512$n3641
.sym 141872 $abc$46512$n4186_1
.sym 141874 $abc$46512$n2564
.sym 141878 $abc$46512$n3774
.sym 141879 $abc$46512$n3775
.sym 141880 $abc$46512$n6797
.sym 141881 $abc$46512$n3772
.sym 141882 lm32_cpu.w_result[0]
.sym 141883 $abc$46512$n6797
.sym 141886 $abc$46512$n4192_1
.sym 141887 $abc$46512$n4789
.sym 141888 $abc$46512$n3649
.sym 141890 lm32_cpu.operand_m[2]
.sym 141894 $abc$46512$n4475_1
.sym 141895 lm32_cpu.w_result[1]
.sym 141896 $abc$46512$n6797
.sym 141898 lm32_cpu.w_result_sel_load_w
.sym 141899 lm32_cpu.operand_w[8]
.sym 141900 $abc$46512$n4209
.sym 141901 $abc$46512$n4331_1
.sym 141902 $abc$46512$n4878
.sym 141903 lm32_cpu.w_result[5]
.sym 141904 $abc$46512$n4614
.sym 141906 $abc$46512$n6725
.sym 141907 $abc$46512$n3771
.sym 141908 $abc$46512$n4172
.sym 141910 $abc$46512$n4191
.sym 141911 lm32_cpu.w_result[15]
.sym 141912 $abc$46512$n3641
.sym 141913 $abc$46512$n6797
.sym 141914 $abc$46512$n4790_1
.sym 141915 lm32_cpu.w_result[15]
.sym 141916 $abc$46512$n4614
.sym 141918 $abc$46512$n6073
.sym 141919 $abc$46512$n5368
.sym 141920 $abc$46512$n4172
.sym 141922 basesoc_sram_we[0]
.sym 141926 $abc$46512$n4190_1
.sym 141927 lm32_cpu.load_store_unit.data_w[12]
.sym 141928 $abc$46512$n3865_1
.sym 141929 lm32_cpu.load_store_unit.data_w[28]
.sym 141930 $abc$46512$n3856_1
.sym 141931 lm32_cpu.load_store_unit.data_w[28]
.sym 141932 $abc$46512$n4374_1
.sym 141933 lm32_cpu.load_store_unit.data_w[20]
.sym 141934 $abc$46512$n6030
.sym 141935 $abc$46512$n5364
.sym 141936 $abc$46512$n4172
.sym 141938 lm32_cpu.load_store_unit.size_w[0]
.sym 141939 lm32_cpu.load_store_unit.size_w[1]
.sym 141940 lm32_cpu.load_store_unit.data_w[20]
.sym 141942 lm32_cpu.load_store_unit.wb_data_m[12]
.sym 141946 lm32_cpu.load_store_unit.wb_data_m[28]
.sym 141950 $abc$46512$n3771
.sym 141951 $abc$46512$n3770
.sym 141952 $abc$46512$n3772
.sym 141954 lm32_cpu.load_store_unit.wb_data_m[6]
.sym 141958 $abc$46512$n4474
.sym 141959 $abc$46512$n4473_1
.sym 141960 lm32_cpu.operand_w[1]
.sym 141961 lm32_cpu.w_result_sel_load_w
.sym 141962 $abc$46512$n3588
.sym 141963 grant
.sym 141964 lm32_cpu.instruction_unit.i_adr_o[2]
.sym 141965 lm32_cpu.instruction_unit.i_adr_o[3]
.sym 141966 $abc$46512$n5363
.sym 141967 $abc$46512$n5364
.sym 141968 $abc$46512$n3772
.sym 141970 lm32_cpu.instruction_unit.i_adr_o[2]
.sym 141971 lm32_cpu.load_store_unit.d_adr_o[2]
.sym 141972 grant
.sym 141977 lm32_cpu.w_result[2]
.sym 141978 lm32_cpu.w_result[11]
.sym 141982 $abc$46512$n6323_1
.sym 141983 $abc$46512$n3589
.sym 141984 $abc$46512$n6330_1
.sym 141986 $abc$46512$n5367
.sym 141987 $abc$46512$n5368
.sym 141988 $abc$46512$n3772
.sym 141990 shared_dat_r[19]
.sym 141994 shared_dat_r[18]
.sym 142001 spiflash_bus_adr[4]
.sym 142002 sys_rst
.sym 142003 $abc$46512$n5170_1
.sym 142013 spiflash_bus_adr[6]
.sym 142014 shared_dat_r[17]
.sym 142022 grant
.sym 142023 lm32_cpu.load_store_unit.d_dat_o[16]
.sym 142029 spiflash_bus_dat_w[22]
.sym 142030 slave_sel_r[2]
.sym 142031 spiflash_sr[18]
.sym 142032 $abc$46512$n6466_1
.sym 142033 $abc$46512$n3589
.sym 142034 $abc$46512$n6035
.sym 142042 grant
.sym 142043 lm32_cpu.load_store_unit.d_dat_o[19]
.sym 142049 spiflash_bus_dat_w[16]
.sym 142050 grant
.sym 142051 lm32_cpu.load_store_unit.d_dat_o[18]
.sym 142058 grant
.sym 142059 lm32_cpu.load_store_unit.d_dat_o[22]
.sym 142062 $abc$46512$n6472_1
.sym 142063 $abc$46512$n6467
.sym 142064 slave_sel_r[0]
.sym 142070 lm32_cpu.load_store_unit.d_dat_o[18]
.sym 142085 spiflash_bus_adr[4]
.sym 142098 basesoc_counter[1]
.sym 142099 basesoc_counter[0]
.sym 142114 basesoc_counter[0]
.sym 142118 $abc$46512$n5945
.sym 142119 $abc$46512$n5903
.sym 142120 $abc$46512$n5943
.sym 142121 $abc$46512$n1648
.sym 142122 $abc$46512$n5953
.sym 142123 $abc$46512$n5915
.sym 142124 $abc$46512$n5943
.sym 142125 $abc$46512$n1648
.sym 142126 $abc$46512$n5947
.sym 142127 $abc$46512$n5906
.sym 142128 $abc$46512$n5943
.sym 142129 $abc$46512$n1648
.sym 142130 $abc$46512$n5105_1
.sym 142131 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 142132 sys_rst
.sym 142134 $abc$46512$n5951
.sym 142135 $abc$46512$n5912
.sym 142136 $abc$46512$n5943
.sym 142137 $abc$46512$n1648
.sym 142138 basesoc_sram_we[2]
.sym 142142 sram_bus_adr[3]
.sym 142143 $abc$46512$n5095
.sym 142146 $abc$46512$n5942
.sym 142147 $abc$46512$n5899
.sym 142148 $abc$46512$n5943
.sym 142149 $abc$46512$n1648
.sym 142150 $abc$46512$n5983
.sym 142151 $abc$46512$n5906
.sym 142152 $abc$46512$n5979
.sym 142153 $abc$46512$n1645
.sym 142154 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 142158 $abc$46512$n5989
.sym 142159 $abc$46512$n5915
.sym 142160 $abc$46512$n5979
.sym 142161 $abc$46512$n1645
.sym 142162 basesoc_sram_we[2]
.sym 142163 $abc$46512$n3365
.sym 142166 $abc$46512$n6492
.sym 142167 $abc$46512$n6493_1
.sym 142168 $abc$46512$n6494
.sym 142169 $abc$46512$n6495
.sym 142170 $abc$46512$n6468
.sym 142171 $abc$46512$n6469_1
.sym 142172 $abc$46512$n6470
.sym 142173 $abc$46512$n6471
.sym 142174 sram_bus_adr[4]
.sym 142175 $abc$46512$n5124_1
.sym 142178 $abc$46512$n5987
.sym 142179 $abc$46512$n5912
.sym 142180 $abc$46512$n5979
.sym 142181 $abc$46512$n1645
.sym 142182 $abc$46512$n5908
.sym 142183 $abc$46512$n5909
.sym 142184 $abc$46512$n5900
.sym 142185 $abc$46512$n6316_1
.sym 142186 sram_bus_dat_w[2]
.sym 142190 $abc$46512$n5038_1
.sym 142191 csrbank0_scratch3_w[5]
.sym 142192 $abc$46512$n5032_1
.sym 142193 csrbank0_scratch1_w[5]
.sym 142194 sys_rst
.sym 142195 sram_bus_dat_w[6]
.sym 142201 spiflash_bus_adr[4]
.sym 142214 $abc$46512$n5967
.sym 142215 $abc$46512$n5909
.sym 142216 $abc$46512$n5961
.sym 142217 $abc$46512$n1646
.sym 142222 $abc$46512$n80
.sym 142223 $abc$46512$n5032_1
.sym 142224 $abc$46512$n6050_1
.sym 142226 lm32_cpu.load_store_unit.d_dat_o[19]
.sym 142230 lm32_cpu.load_store_unit.d_dat_o[16]
.sym 142234 $abc$46512$n5963
.sym 142235 $abc$46512$n5903
.sym 142236 $abc$46512$n5961
.sym 142237 $abc$46512$n1646
.sym 142242 basesoc_sram_we[2]
.sym 142243 $abc$46512$n3370
.sym 142246 $abc$46512$n5965
.sym 142247 $abc$46512$n5906
.sym 142248 $abc$46512$n5961
.sym 142249 $abc$46512$n1646
.sym 142254 basesoc_sram_we[2]
.sym 142285 spiflash_bus_adr[4]
.sym 142414 $abc$46512$n4317_1
.sym 142415 $abc$46512$n6938_1
.sym 142416 lm32_cpu.x_result_sel_csr_x
.sym 142418 $abc$46512$n4341_1
.sym 142419 $abc$46512$n6946_1
.sym 142420 $abc$46512$n7151
.sym 142421 lm32_cpu.x_result_sel_csr_x
.sym 142434 lm32_cpu.operand_1_x[7]
.sym 142445 spiflash_bus_dat_w[5]
.sym 142466 spiflash_bus_dat_w[5]
.sym 142470 lm32_cpu.load_store_unit.store_data_m[4]
.sym 142474 $abc$46512$n4322_1
.sym 142475 $abc$46512$n6939_1
.sym 142476 $abc$46512$n4324_1
.sym 142477 lm32_cpu.x_result_sel_add_x
.sym 142478 lm32_cpu.adder.addsub.tmp_subResult[8]
.sym 142479 lm32_cpu.adder.addsub.tmp_addResult[8]
.sym 142480 lm32_cpu.adder_op_x_n
.sym 142481 lm32_cpu.x_result_sel_add_x
.sym 142482 $abc$46512$n4241_1
.sym 142483 $abc$46512$n6906_1
.sym 142484 $abc$46512$n4243_1
.sym 142485 lm32_cpu.x_result_sel_add_x
.sym 142489 $abc$46512$n8402
.sym 142490 lm32_cpu.adder.addsub.tmp_subResult[13]
.sym 142491 lm32_cpu.adder.addsub.tmp_addResult[13]
.sym 142492 lm32_cpu.adder_op_x_n
.sym 142497 lm32_cpu.adder.addsub.tmp_addResult[19]
.sym 142498 lm32_cpu.adder.addsub.tmp_subResult[9]
.sym 142499 lm32_cpu.adder.addsub.tmp_addResult[9]
.sym 142500 lm32_cpu.adder_op_x_n
.sym 142502 $abc$46512$n6858_1
.sym 142503 $abc$46512$n4085
.sym 142504 lm32_cpu.x_result_sel_add_x
.sym 142506 basesoc_sram_we[0]
.sym 142510 $abc$46512$n6114
.sym 142511 $abc$46512$n4458
.sym 142512 $abc$46512$n6104
.sym 142513 $abc$46512$n1646
.sym 142514 $abc$46512$n3878
.sym 142515 $abc$46512$n6889_1
.sym 142516 $abc$46512$n4198_1
.sym 142517 $abc$46512$n4201
.sym 142518 lm32_cpu.adder.addsub.tmp_subResult[19]
.sym 142519 lm32_cpu.adder.addsub.tmp_addResult[19]
.sym 142520 lm32_cpu.adder_op_x_n
.sym 142521 lm32_cpu.x_result_sel_add_x
.sym 142525 $abc$46512$n448
.sym 142526 $abc$46512$n3878
.sym 142527 $abc$46512$n6857
.sym 142528 $abc$46512$n4083
.sym 142533 spiflash_bus_adr[2]
.sym 142534 $abc$46512$n3878
.sym 142535 $abc$46512$n6869
.sym 142536 $abc$46512$n4121
.sym 142537 $abc$46512$n4124
.sym 142538 $abc$46512$n3878
.sym 142539 $abc$46512$n6834_1
.sym 142540 $abc$46512$n4005
.sym 142542 $abc$46512$n6835_1
.sym 142543 $abc$46512$n4007
.sym 142544 lm32_cpu.x_result_sel_add_x
.sym 142546 basesoc_sram_we[0]
.sym 142547 $abc$46512$n3365
.sym 142550 lm32_cpu.adder.addsub.tmp_subResult[25]
.sym 142551 lm32_cpu.adder.addsub.tmp_addResult[25]
.sym 142552 lm32_cpu.adder_op_x_n
.sym 142554 lm32_cpu.load_store_unit.d_dat_o[4]
.sym 142558 lm32_cpu.load_store_unit.d_dat_o[3]
.sym 142562 lm32_cpu.load_store_unit.d_dat_o[5]
.sym 142566 lm32_cpu.interrupt_unit.im[21]
.sym 142567 $abc$46512$n3887
.sym 142568 lm32_cpu.x_result_sel_csr_x
.sym 142569 $abc$46512$n4084
.sym 142570 $abc$46512$n3878
.sym 142571 $abc$46512$n6876_1
.sym 142572 $abc$46512$n4141
.sym 142573 $abc$46512$n4144
.sym 142574 lm32_cpu.operand_1_x[31]
.sym 142578 lm32_cpu.eba[22]
.sym 142579 $abc$46512$n3888
.sym 142580 $abc$46512$n3887
.sym 142581 lm32_cpu.interrupt_unit.im[31]
.sym 142582 $abc$46512$n3878
.sym 142583 $abc$46512$n6885_1
.sym 142584 $abc$46512$n4177
.sym 142585 $abc$46512$n4180_1
.sym 142589 lm32_cpu.eba[14]
.sym 142590 lm32_cpu.operand_1_x[24]
.sym 142594 lm32_cpu.cc[8]
.sym 142595 $abc$46512$n3889
.sym 142596 lm32_cpu.interrupt_unit.im[8]
.sym 142597 $abc$46512$n3887
.sym 142598 lm32_cpu.operand_1_x[19]
.sym 142602 $abc$46512$n4143_1
.sym 142603 $abc$46512$n4142_1
.sym 142604 lm32_cpu.x_result_sel_csr_x
.sym 142605 lm32_cpu.x_result_sel_add_x
.sym 142606 lm32_cpu.operand_1_x[14]
.sym 142610 $abc$46512$n3888
.sym 142611 lm32_cpu.eba[9]
.sym 142614 lm32_cpu.eba[16]
.sym 142615 $abc$46512$n3888
.sym 142616 $abc$46512$n3887
.sym 142617 lm32_cpu.interrupt_unit.im[25]
.sym 142618 lm32_cpu.operand_1_x[18]
.sym 142622 lm32_cpu.operand_1_x[25]
.sym 142626 lm32_cpu.cc[25]
.sym 142627 $abc$46512$n3889
.sym 142628 lm32_cpu.x_result_sel_csr_x
.sym 142629 $abc$46512$n4006_1
.sym 142630 $abc$46512$n4179
.sym 142631 $abc$46512$n4178_1
.sym 142632 lm32_cpu.x_result_sel_csr_x
.sym 142633 lm32_cpu.x_result_sel_add_x
.sym 142634 lm32_cpu.store_operand_x[1]
.sym 142641 lm32_cpu.operand_1_x[21]
.sym 142642 $abc$46512$n4123
.sym 142643 $abc$46512$n4122
.sym 142644 lm32_cpu.x_result_sel_csr_x
.sym 142645 lm32_cpu.x_result_sel_add_x
.sym 142646 lm32_cpu.interrupt_unit.im[13]
.sym 142647 $abc$46512$n3887
.sym 142648 lm32_cpu.x_result_sel_csr_x
.sym 142649 $abc$46512$n4242_1
.sym 142650 lm32_cpu.x_result[9]
.sym 142651 $abc$46512$n4840_1
.sym 142652 $abc$46512$n6783_1
.sym 142657 $abc$46512$n2816
.sym 142658 lm32_cpu.cc[31]
.sym 142659 $abc$46512$n3889
.sym 142660 lm32_cpu.x_result_sel_csr_x
.sym 142661 $abc$46512$n3886
.sym 142665 lm32_cpu.eba[0]
.sym 142666 $abc$46512$n3889
.sym 142667 lm32_cpu.cc[21]
.sym 142668 $abc$46512$n3888
.sym 142669 lm32_cpu.eba[12]
.sym 142670 $abc$46512$n3889
.sym 142671 lm32_cpu.cc[27]
.sym 142672 $abc$46512$n3887
.sym 142673 lm32_cpu.interrupt_unit.im[27]
.sym 142677 lm32_cpu.operand_1_x[12]
.sym 142681 spiflash_bus_adr[1]
.sym 142685 spiflash_bus_dat_w[5]
.sym 142686 lm32_cpu.eba[20]
.sym 142687 $abc$46512$n3888
.sym 142688 $abc$46512$n3887
.sym 142689 lm32_cpu.interrupt_unit.im[29]
.sym 142690 lm32_cpu.operand_1_x[29]
.sym 142694 $abc$46512$n6347_1
.sym 142695 $abc$46512$n6342_1
.sym 142696 slave_sel_r[0]
.sym 142698 lm32_cpu.m_result_sel_compare_m
.sym 142699 lm32_cpu.operand_m[21]
.sym 142700 lm32_cpu.x_result[21]
.sym 142701 $abc$46512$n3624
.sym 142702 $abc$46512$n4171_1
.sym 142703 $abc$46512$n4167_1
.sym 142704 lm32_cpu.x_result[16]
.sym 142705 $abc$46512$n3624
.sym 142706 grant
.sym 142707 lm32_cpu.load_store_unit.d_dat_o[5]
.sym 142710 lm32_cpu.load_store_unit.store_data_m[2]
.sym 142714 lm32_cpu.operand_m[16]
.sym 142715 lm32_cpu.m_result_sel_compare_m
.sym 142716 $abc$46512$n3641
.sym 142718 $abc$46512$n3889
.sym 142719 lm32_cpu.cc[13]
.sym 142720 $abc$46512$n3888
.sym 142721 lm32_cpu.eba[4]
.sym 142722 $abc$46512$n6374_1
.sym 142723 $abc$46512$n6369
.sym 142724 slave_sel_r[0]
.sym 142726 $abc$46512$n6826_1
.sym 142727 $abc$46512$n6825_1
.sym 142728 $abc$46512$n3624
.sym 142729 $abc$46512$n3641
.sym 142730 lm32_cpu.x_result[19]
.sym 142734 lm32_cpu.m_result_sel_compare_m
.sym 142735 lm32_cpu.operand_m[26]
.sym 142736 lm32_cpu.x_result[26]
.sym 142737 $abc$46512$n3624
.sym 142738 lm32_cpu.operand_m[18]
.sym 142739 lm32_cpu.m_result_sel_compare_m
.sym 142740 $abc$46512$n3649
.sym 142742 basesoc_sram_we[0]
.sym 142743 $abc$46512$n3371
.sym 142746 lm32_cpu.operand_m[19]
.sym 142747 lm32_cpu.m_result_sel_compare_m
.sym 142748 $abc$46512$n3649
.sym 142750 $abc$46512$n4750_1
.sym 142751 $abc$46512$n4752_1
.sym 142752 lm32_cpu.x_result[19]
.sym 142753 $abc$46512$n6783_1
.sym 142754 $abc$46512$n4759
.sym 142755 $abc$46512$n4762_1
.sym 142756 lm32_cpu.x_result[18]
.sym 142757 $abc$46512$n6783_1
.sym 142758 lm32_cpu.x_result[15]
.sym 142759 $abc$46512$n4788_1
.sym 142760 $abc$46512$n6783_1
.sym 142765 $abc$46512$n4614
.sym 142766 $abc$46512$n4115
.sym 142767 $abc$46512$n4111
.sym 142768 lm32_cpu.x_result[19]
.sym 142769 $abc$46512$n3624
.sym 142770 lm32_cpu.w_result[25]
.sym 142774 $abc$46512$n4732
.sym 142775 lm32_cpu.w_result[21]
.sym 142776 $abc$46512$n3649
.sym 142777 $abc$46512$n4614
.sym 142778 $abc$46512$n4709
.sym 142779 $abc$46512$n4712
.sym 142780 lm32_cpu.x_result[23]
.sym 142781 $abc$46512$n6783_1
.sym 142782 $abc$46512$n4114
.sym 142783 lm32_cpu.w_result[19]
.sym 142784 $abc$46512$n3641
.sym 142785 $abc$46512$n6797
.sym 142786 lm32_cpu.operand_m[19]
.sym 142787 lm32_cpu.m_result_sel_compare_m
.sym 142788 $abc$46512$n3641
.sym 142790 $abc$46512$n5242
.sym 142791 $abc$46512$n5243
.sym 142792 $abc$46512$n4172
.sym 142794 $abc$46512$n4661
.sym 142795 lm32_cpu.w_result[28]
.sym 142796 $abc$46512$n3649
.sym 142797 $abc$46512$n4614
.sym 142798 $abc$46512$n4780_1
.sym 142799 lm32_cpu.w_result[16]
.sym 142800 $abc$46512$n3649
.sym 142801 $abc$46512$n4614
.sym 142802 $abc$46512$n5261
.sym 142803 $abc$46512$n5262
.sym 142804 $abc$46512$n4172
.sym 142806 lm32_cpu.pc_x[0]
.sym 142810 $abc$46512$n4650
.sym 142811 lm32_cpu.w_result[29]
.sym 142812 $abc$46512$n3649
.sym 142813 $abc$46512$n4614
.sym 142814 $abc$46512$n4170_1
.sym 142815 lm32_cpu.w_result[16]
.sym 142816 $abc$46512$n3641
.sym 142817 $abc$46512$n6797
.sym 142818 lm32_cpu.pc_x[17]
.sym 142822 $abc$46512$n4154
.sym 142823 $abc$46512$n4155
.sym 142824 $abc$46512$n3772
.sym 142826 lm32_cpu.w_result[26]
.sym 142830 $abc$46512$n5271
.sym 142831 $abc$46512$n5272
.sym 142832 $abc$46512$n4172
.sym 142834 lm32_cpu.w_result[27]
.sym 142838 $abc$46512$n5274
.sym 142839 $abc$46512$n5243
.sym 142840 $abc$46512$n3772
.sym 142842 $abc$46512$n5418
.sym 142843 $abc$46512$n5262
.sym 142844 $abc$46512$n3772
.sym 142846 $abc$46512$n4618
.sym 142847 lm32_cpu.w_result[31]
.sym 142848 $abc$46512$n3649
.sym 142849 $abc$46512$n4614
.sym 142850 lm32_cpu.w_result[16]
.sym 142854 lm32_cpu.m_result_sel_compare_m
.sym 142855 lm32_cpu.operand_m[9]
.sym 142856 $abc$46512$n4841_1
.sym 142857 $abc$46512$n3649
.sym 142858 $abc$46512$n4920_1
.sym 142859 lm32_cpu.w_result[0]
.sym 142860 $abc$46512$n4614
.sym 142865 $abc$46512$n5423
.sym 142866 lm32_cpu.w_result[13]
.sym 142867 $abc$46512$n6899_1
.sym 142868 $abc$46512$n6797
.sym 142870 $abc$46512$n4806_1
.sym 142871 lm32_cpu.w_result[13]
.sym 142872 $abc$46512$n3649
.sym 142873 $abc$46512$n4614
.sym 142874 lm32_cpu.w_result_sel_load_w
.sym 142875 lm32_cpu.operand_w[17]
.sym 142876 $abc$46512$n4151_1
.sym 142877 $abc$46512$n3900
.sym 142881 lm32_cpu.w_result[17]
.sym 142882 lm32_cpu.w_result[31]
.sym 142886 lm32_cpu.w_result[10]
.sym 142890 storage_1[14][6]
.sym 142891 storage_1[15][6]
.sym 142892 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 142893 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 142894 $abc$46512$n4916
.sym 142895 $abc$46512$n4917
.sym 142896 $abc$46512$n4614
.sym 142897 $abc$46512$n4172
.sym 142898 lm32_cpu.w_result[12]
.sym 142902 $abc$46512$n4171
.sym 142903 $abc$46512$n3775
.sym 142904 $abc$46512$n4172
.sym 142906 lm32_cpu.load_store_unit.size_w[0]
.sym 142907 lm32_cpu.load_store_unit.size_w[1]
.sym 142908 lm32_cpu.load_store_unit.data_w[24]
.sym 142910 $abc$46512$n5370
.sym 142911 $abc$46512$n4906
.sym 142912 $abc$46512$n3772
.sym 142914 lm32_cpu.w_result[0]
.sym 142918 $abc$46512$n6686
.sym 142919 $abc$46512$n5895
.sym 142920 $abc$46512$n4172
.sym 142922 lm32_cpu.load_store_unit.exception_m
.sym 142923 lm32_cpu.m_result_sel_compare_m
.sym 142924 lm32_cpu.operand_m[1]
.sym 142926 $abc$46512$n4914
.sym 142927 $abc$46512$n4915
.sym 142928 $abc$46512$n4614
.sym 142929 $abc$46512$n4172
.sym 142930 $abc$46512$n6723
.sym 142931 $abc$46512$n5998
.sym 142932 $abc$46512$n4172
.sym 142934 lm32_cpu.load_store_unit.wb_data_m[25]
.sym 142938 $abc$46512$n6683
.sym 142939 $abc$46512$n5397
.sym 142940 $abc$46512$n4172
.sym 142942 $abc$46512$n4912_1
.sym 142943 lm32_cpu.w_result[1]
.sym 142944 $abc$46512$n4614
.sym 142946 lm32_cpu.w_result_sel_load_w
.sym 142947 lm32_cpu.operand_w[12]
.sym 142948 $abc$46512$n4209
.sym 142949 $abc$46512$n4250_1
.sym 142950 lm32_cpu.w_result[4]
.sym 142954 $abc$46512$n5997
.sym 142955 $abc$46512$n5998
.sym 142956 $abc$46512$n3772
.sym 142958 $abc$46512$n5396
.sym 142959 $abc$46512$n5397
.sym 142960 $abc$46512$n3772
.sym 142962 lm32_cpu.w_result[15]
.sym 142966 lm32_cpu.w_result[5]
.sym 142970 lm32_cpu.w_result[1]
.sym 142974 lm32_cpu.w_result[2]
.sym 142978 $abc$46512$n4190_1
.sym 142979 lm32_cpu.load_store_unit.data_w[8]
.sym 142980 $abc$46512$n3865_1
.sym 142981 lm32_cpu.load_store_unit.data_w[24]
.sym 142982 $abc$46512$n5894
.sym 142983 $abc$46512$n5895
.sym 142984 $abc$46512$n3772
.sym 142989 $abc$46512$n5995
.sym 142990 lm32_cpu.write_enable_q_w
.sym 142994 $abc$46512$n5371
.sym 142995 $abc$46512$n4915
.sym 142996 $abc$46512$n3772
.sym 142998 lm32_cpu.load_store_unit.wb_data_m[3]
.sym 143005 lm32_cpu.w_result[4]
.sym 143006 lm32_cpu.load_store_unit.wb_data_m[1]
.sym 143010 $abc$46512$n3856_1
.sym 143011 lm32_cpu.load_store_unit.data_w[25]
.sym 143012 $abc$46512$n4353_1
.sym 143013 lm32_cpu.load_store_unit.data_w[1]
.sym 143014 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 143021 $PACKER_VCC_NET_$glb_clk
.sym 143022 storage_1[0][3]
.sym 143023 storage_1[4][3]
.sym 143024 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 143025 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 143026 $abc$46512$n6341_1
.sym 143027 $abc$46512$n3589
.sym 143028 $abc$46512$n6348_1
.sym 143033 $PACKER_VCC_NET_$glb_clk
.sym 143037 $PACKER_VCC_NET_$glb_clk
.sym 143042 basesoc_sram_we[2]
.sym 143043 $abc$46512$n3371
.sym 143046 $abc$46512$n5935
.sym 143047 $abc$46512$n5915
.sym 143048 $abc$46512$n5925
.sym 143049 $abc$46512$n1649
.sym 143050 spiflash_bus_dat_w[7]
.sym 143054 $abc$46512$n6456
.sym 143055 $abc$46512$n6451_1
.sym 143056 slave_sel_r[0]
.sym 143058 slave_sel_r[2]
.sym 143059 spiflash_sr[19]
.sym 143060 $abc$46512$n6474
.sym 143061 $abc$46512$n3589
.sym 143062 $abc$46512$n5849
.sym 143063 $abc$46512$n5843
.sym 143064 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 143065 $abc$46512$n5835
.sym 143066 $abc$46512$n6480
.sym 143067 $abc$46512$n6475_1
.sym 143068 slave_sel_r[0]
.sym 143070 $abc$46512$n5924
.sym 143071 $abc$46512$n5899
.sym 143072 $abc$46512$n5925
.sym 143073 $abc$46512$n1649
.sym 143074 $abc$46512$n5931
.sym 143075 $abc$46512$n5909
.sym 143076 $abc$46512$n5925
.sym 143077 $abc$46512$n1649
.sym 143078 $abc$46512$n5937
.sym 143079 $abc$46512$n5918
.sym 143080 $abc$46512$n5925
.sym 143081 $abc$46512$n1649
.sym 143082 $abc$46512$n6488
.sym 143083 $abc$46512$n6483
.sym 143084 slave_sel_r[0]
.sym 143086 $abc$46512$n5933
.sym 143087 $abc$46512$n5912
.sym 143088 $abc$46512$n5925
.sym 143089 $abc$46512$n1649
.sym 143090 $abc$46512$n5929
.sym 143091 $abc$46512$n5906
.sym 143092 $abc$46512$n5925
.sym 143093 $abc$46512$n1649
.sym 143094 $abc$46512$n6504_1
.sym 143095 $abc$46512$n6499
.sym 143096 slave_sel_r[0]
.sym 143098 sram_bus_adr[2]
.sym 143102 $abc$46512$n5939
.sym 143103 $abc$46512$n5921
.sym 143104 $abc$46512$n5925
.sym 143105 $abc$46512$n1649
.sym 143106 $abc$46512$n6512_1
.sym 143107 $abc$46512$n6507
.sym 143108 slave_sel_r[0]
.sym 143110 grant
.sym 143111 lm32_cpu.load_store_unit.d_dat_o[21]
.sym 143114 lm32_cpu.load_store_unit.d_dat_o[22]
.sym 143118 lm32_cpu.load_store_unit.d_dat_o[23]
.sym 143122 grant
.sym 143123 lm32_cpu.load_store_unit.d_dat_o[23]
.sym 143126 lm32_cpu.load_store_unit.d_dat_o[21]
.sym 143130 lm32_cpu.load_store_unit.d_dat_o[20]
.sym 143134 basesoc_sram_we[2]
.sym 143135 $abc$46512$n3364
.sym 143138 grant
.sym 143139 lm32_cpu.load_store_unit.d_dat_o[20]
.sym 143142 $abc$46512$n6460_1
.sym 143143 $abc$46512$n6461
.sym 143144 $abc$46512$n6462
.sym 143145 $abc$46512$n6463_1
.sym 143146 $abc$46512$n76
.sym 143147 $abc$46512$n5032_1
.sym 143148 $abc$46512$n6022_1
.sym 143150 $abc$46512$n5949
.sym 143151 $abc$46512$n5909
.sym 143152 $abc$46512$n5943
.sym 143153 $abc$46512$n1648
.sym 143154 $abc$46512$n6452
.sym 143155 $abc$46512$n6453
.sym 143156 $abc$46512$n6454_1
.sym 143157 $abc$46512$n6455
.sym 143158 $abc$46512$n7045_1
.sym 143159 $abc$46512$n6021_1
.sym 143160 $abc$46512$n6024_1
.sym 143161 $abc$46512$n3728_1
.sym 143162 sram_bus_we
.sym 143163 $abc$46512$n3728_1
.sym 143164 $abc$46512$n5032_1
.sym 143165 sys_rst
.sym 143166 $abc$46512$n5955
.sym 143167 $abc$46512$n5918
.sym 143168 $abc$46512$n5943
.sym 143169 $abc$46512$n1648
.sym 143170 $abc$46512$n5957
.sym 143171 $abc$46512$n5921
.sym 143172 $abc$46512$n5943
.sym 143173 $abc$46512$n1648
.sym 143174 $abc$46512$n5981
.sym 143175 $abc$46512$n5903
.sym 143176 $abc$46512$n5979
.sym 143177 $abc$46512$n1645
.sym 143178 $abc$46512$n6500_1
.sym 143179 $abc$46512$n6501_1
.sym 143180 $abc$46512$n6502
.sym 143181 $abc$46512$n6503
.sym 143182 $abc$46512$n5978
.sym 143183 $abc$46512$n5899
.sym 143184 $abc$46512$n5979
.sym 143185 $abc$46512$n1645
.sym 143186 $abc$46512$n6484_1
.sym 143187 $abc$46512$n6485
.sym 143188 $abc$46512$n6486
.sym 143189 $abc$46512$n6487_1
.sym 143190 $abc$46512$n5985
.sym 143191 $abc$46512$n5909
.sym 143192 $abc$46512$n5979
.sym 143193 $abc$46512$n1645
.sym 143194 $abc$46512$n5991
.sym 143195 $abc$46512$n5918
.sym 143196 $abc$46512$n5979
.sym 143197 $abc$46512$n1645
.sym 143198 csrbank0_bus_errors1_w[2]
.sym 143199 $abc$46512$n5124_1
.sym 143200 $abc$46512$n5030_1
.sym 143201 csrbank0_scratch0_w[2]
.sym 143202 $abc$46512$n6476
.sym 143203 $abc$46512$n6477
.sym 143204 $abc$46512$n6478_1
.sym 143205 $abc$46512$n6479
.sym 143206 $abc$46512$n5905
.sym 143207 $abc$46512$n5906
.sym 143208 $abc$46512$n5900
.sym 143209 $abc$46512$n6316_1
.sym 143210 $abc$46512$n5914
.sym 143211 $abc$46512$n5915
.sym 143212 $abc$46512$n5900
.sym 143213 $abc$46512$n6316_1
.sym 143214 sram_bus_dat_w[5]
.sym 143218 $abc$46512$n6508_1
.sym 143219 $abc$46512$n6509_1
.sym 143220 $abc$46512$n6510
.sym 143221 $abc$46512$n6511
.sym 143222 $abc$46512$n5993
.sym 143223 $abc$46512$n5921
.sym 143224 $abc$46512$n5979
.sym 143225 $abc$46512$n1645
.sym 143226 $abc$46512$n5902
.sym 143227 $abc$46512$n5903
.sym 143228 $abc$46512$n5900
.sym 143229 $abc$46512$n6316_1
.sym 143230 sram_bus_we
.sym 143231 $abc$46512$n3728_1
.sym 143232 $abc$46512$n5038_1
.sym 143233 sys_rst
.sym 143234 $abc$46512$n5917
.sym 143235 $abc$46512$n5918
.sym 143236 $abc$46512$n5900
.sym 143237 $abc$46512$n6316_1
.sym 143238 basesoc_sram_we[2]
.sym 143242 $abc$46512$n5911
.sym 143243 $abc$46512$n5912
.sym 143244 $abc$46512$n5900
.sym 143245 $abc$46512$n6316_1
.sym 143246 $abc$46512$n5971
.sym 143247 $abc$46512$n5915
.sym 143248 $abc$46512$n5961
.sym 143249 $abc$46512$n1646
.sym 143250 $abc$46512$n5920
.sym 143251 $abc$46512$n5921
.sym 143252 $abc$46512$n5900
.sym 143253 $abc$46512$n6316_1
.sym 143254 $abc$46512$n5975
.sym 143255 $abc$46512$n5921
.sym 143256 $abc$46512$n5961
.sym 143257 $abc$46512$n1646
.sym 143258 $abc$46512$n5960
.sym 143259 $abc$46512$n5899
.sym 143260 $abc$46512$n5961
.sym 143261 $abc$46512$n1646
.sym 143262 $abc$46512$n5973
.sym 143263 $abc$46512$n5918
.sym 143264 $abc$46512$n5961
.sym 143265 $abc$46512$n1646
.sym 143266 $abc$46512$n5899
.sym 143267 $abc$46512$n5898
.sym 143268 $abc$46512$n5900
.sym 143269 $abc$46512$n6316_1
.sym 143274 basesoc_sram_we[2]
.sym 143275 $abc$46512$n3372
.sym 143281 spiflash_bus_adr[2]
.sym 143286 $abc$46512$n5969
.sym 143287 $abc$46512$n5912
.sym 143288 $abc$46512$n5961
.sym 143289 $abc$46512$n1646
.sym 143290 $abc$46512$n15
.sym 143402 $abc$46512$n6945_1
.sym 143403 lm32_cpu.mc_result_x[8]
.sym 143404 lm32_cpu.x_result_sel_sext_x
.sym 143405 lm32_cpu.x_result_sel_mc_arith_x
.sym 143410 $abc$46512$n4236_1
.sym 143411 $abc$46512$n6905_1
.sym 143412 lm32_cpu.x_result_sel_csr_x
.sym 143418 lm32_cpu.sexth_result_x[8]
.sym 143419 lm32_cpu.sexth_result_x[7]
.sym 143420 $abc$46512$n3880
.sym 143421 lm32_cpu.x_result_sel_sext_x
.sym 143422 lm32_cpu.logic_op_x[0]
.sym 143423 lm32_cpu.logic_op_x[2]
.sym 143424 lm32_cpu.sexth_result_x[8]
.sym 143425 $abc$46512$n6944_1
.sym 143430 $abc$46512$n6937_1
.sym 143431 lm32_cpu.mc_result_x[9]
.sym 143432 lm32_cpu.x_result_sel_sext_x
.sym 143433 lm32_cpu.x_result_sel_mc_arith_x
.sym 143434 lm32_cpu.interrupt_unit.im[6]
.sym 143435 $abc$46512$n3887
.sym 143436 $abc$46512$n4384_1
.sym 143438 lm32_cpu.sexth_result_x[9]
.sym 143439 lm32_cpu.sexth_result_x[7]
.sym 143440 $abc$46512$n3880
.sym 143441 lm32_cpu.x_result_sel_sext_x
.sym 143442 lm32_cpu.logic_op_x[1]
.sym 143443 lm32_cpu.logic_op_x[3]
.sym 143444 lm32_cpu.sexth_result_x[9]
.sym 143445 lm32_cpu.operand_1_x[9]
.sym 143446 lm32_cpu.operand_1_x[4]
.sym 143450 lm32_cpu.operand_1_x[6]
.sym 143454 lm32_cpu.logic_op_x[2]
.sym 143455 lm32_cpu.logic_op_x[0]
.sym 143456 lm32_cpu.sexth_result_x[9]
.sym 143457 $abc$46512$n6936_1
.sym 143458 lm32_cpu.logic_op_x[1]
.sym 143459 lm32_cpu.logic_op_x[3]
.sym 143460 lm32_cpu.sexth_result_x[8]
.sym 143461 lm32_cpu.operand_1_x[8]
.sym 143462 $abc$46512$n4256_1
.sym 143463 $abc$46512$n6913_1
.sym 143464 lm32_cpu.x_result_sel_csr_x
.sym 143466 lm32_cpu.sexth_result_x[9]
.sym 143467 lm32_cpu.operand_1_x[9]
.sym 143470 lm32_cpu.sexth_result_x[12]
.sym 143471 lm32_cpu.sexth_result_x[7]
.sym 143472 $abc$46512$n3880
.sym 143473 lm32_cpu.x_result_sel_sext_x
.sym 143474 lm32_cpu.logic_op_x[1]
.sym 143475 lm32_cpu.logic_op_x[3]
.sym 143476 lm32_cpu.sexth_result_x[12]
.sym 143477 lm32_cpu.operand_1_x[12]
.sym 143478 lm32_cpu.sexth_result_x[12]
.sym 143479 lm32_cpu.operand_1_x[12]
.sym 143482 $abc$46512$n6912_1
.sym 143483 lm32_cpu.mc_result_x[12]
.sym 143484 lm32_cpu.x_result_sel_sext_x
.sym 143485 lm32_cpu.x_result_sel_mc_arith_x
.sym 143486 lm32_cpu.logic_op_x[2]
.sym 143487 lm32_cpu.logic_op_x[0]
.sym 143488 lm32_cpu.sexth_result_x[12]
.sym 143489 $abc$46512$n6911_1
.sym 143490 lm32_cpu.sexth_result_x[12]
.sym 143491 lm32_cpu.operand_1_x[12]
.sym 143494 lm32_cpu.sexth_result_x[8]
.sym 143495 lm32_cpu.operand_1_x[8]
.sym 143498 lm32_cpu.sexth_result_x[10]
.sym 143499 lm32_cpu.operand_1_x[10]
.sym 143502 lm32_cpu.sexth_result_x[14]
.sym 143503 lm32_cpu.operand_1_x[14]
.sym 143506 lm32_cpu.sexth_result_x[10]
.sym 143507 lm32_cpu.operand_1_x[10]
.sym 143510 $abc$46512$n5620_1
.sym 143511 $abc$46512$n5630_1
.sym 143512 $abc$46512$n5635
.sym 143514 $abc$46512$n8376
.sym 143515 $abc$46512$n8374
.sym 143516 $abc$46512$n5621
.sym 143517 $abc$46512$n5626_1
.sym 143518 lm32_cpu.sexth_result_x[14]
.sym 143519 lm32_cpu.operand_1_x[14]
.sym 143522 lm32_cpu.sexth_result_x[8]
.sym 143523 lm32_cpu.operand_1_x[8]
.sym 143526 $abc$46512$n5619
.sym 143527 $abc$46512$n5640_1
.sym 143528 $abc$46512$n5650_1
.sym 143529 $abc$46512$n5655
.sym 143530 lm32_cpu.adder.addsub.tmp_subResult[21]
.sym 143531 lm32_cpu.adder.addsub.tmp_addResult[21]
.sym 143532 lm32_cpu.adder_op_x_n
.sym 143534 $abc$46512$n8372
.sym 143535 $abc$46512$n8402
.sym 143536 $abc$46512$n8360
.sym 143537 $abc$46512$n8392
.sym 143538 $abc$46512$n8396
.sym 143539 $abc$46512$n8390
.sym 143540 $abc$46512$n8382
.sym 143541 $abc$46512$n8408
.sym 143542 $abc$46512$n8406
.sym 143543 $abc$46512$n8384
.sym 143544 $abc$46512$n8358
.sym 143545 $abc$46512$n8398
.sym 143546 lm32_cpu.operand_1_x[20]
.sym 143550 lm32_cpu.adder.addsub.tmp_subResult[12]
.sym 143551 lm32_cpu.adder.addsub.tmp_addResult[12]
.sym 143552 lm32_cpu.adder_op_x_n
.sym 143554 lm32_cpu.adder.addsub.tmp_subResult[18]
.sym 143555 lm32_cpu.adder.addsub.tmp_addResult[18]
.sym 143556 lm32_cpu.adder_op_x_n
.sym 143557 lm32_cpu.x_result_sel_add_x
.sym 143558 lm32_cpu.operand_1_x[20]
.sym 143562 lm32_cpu.adder.addsub.tmp_subResult[28]
.sym 143563 lm32_cpu.adder.addsub.tmp_addResult[28]
.sym 143564 lm32_cpu.adder_op_x_n
.sym 143565 lm32_cpu.x_result_sel_add_x
.sym 143566 lm32_cpu.adder.addsub.tmp_subResult[24]
.sym 143567 lm32_cpu.adder.addsub.tmp_addResult[24]
.sym 143568 lm32_cpu.adder_op_x_n
.sym 143569 lm32_cpu.x_result_sel_add_x
.sym 143570 $abc$46512$n6838_1
.sym 143571 lm32_cpu.mc_result_x[24]
.sym 143572 lm32_cpu.x_result_sel_sext_x
.sym 143573 lm32_cpu.x_result_sel_mc_arith_x
.sym 143574 lm32_cpu.logic_op_x[0]
.sym 143575 lm32_cpu.logic_op_x[1]
.sym 143576 lm32_cpu.operand_1_x[18]
.sym 143577 $abc$46512$n6874_1
.sym 143578 $abc$46512$n6875
.sym 143579 lm32_cpu.mc_result_x[18]
.sym 143580 lm32_cpu.x_result_sel_sext_x
.sym 143581 lm32_cpu.x_result_sel_mc_arith_x
.sym 143582 lm32_cpu.logic_op_x[0]
.sym 143583 lm32_cpu.logic_op_x[1]
.sym 143584 lm32_cpu.operand_1_x[24]
.sym 143585 $abc$46512$n6837_1
.sym 143586 lm32_cpu.logic_op_x[2]
.sym 143587 lm32_cpu.logic_op_x[3]
.sym 143588 lm32_cpu.operand_1_x[24]
.sym 143589 lm32_cpu.operand_0_x[24]
.sym 143590 storage[13][3]
.sym 143591 storage[15][3]
.sym 143592 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 143593 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 143594 lm32_cpu.operand_1_x[8]
.sym 143598 lm32_cpu.operand_1_x[21]
.sym 143602 lm32_cpu.adder.addsub.tmp_subResult[23]
.sym 143603 lm32_cpu.adder.addsub.tmp_addResult[23]
.sym 143604 lm32_cpu.adder_op_x_n
.sym 143605 lm32_cpu.x_result_sel_add_x
.sym 143606 lm32_cpu.eba[11]
.sym 143607 $abc$46512$n3888
.sym 143608 $abc$46512$n3887
.sym 143609 lm32_cpu.interrupt_unit.im[20]
.sym 143610 lm32_cpu.operand_1_x[16]
.sym 143614 lm32_cpu.operand_1_x[30]
.sym 143618 $abc$46512$n4261_1
.sym 143619 $abc$46512$n6914_1
.sym 143620 $abc$46512$n4263_1
.sym 143621 lm32_cpu.x_result_sel_add_x
.sym 143622 $abc$46512$n3878
.sym 143623 $abc$46512$n6839
.sym 143624 $abc$46512$n4023
.sym 143625 $abc$46512$n4026_1
.sym 143626 lm32_cpu.operand_1_x[14]
.sym 143630 lm32_cpu.operand_1_x[30]
.sym 143634 lm32_cpu.operand_1_x[18]
.sym 143638 lm32_cpu.operand_1_x[16]
.sym 143642 lm32_cpu.interrupt_unit.im[30]
.sym 143643 $abc$46512$n3887
.sym 143644 lm32_cpu.x_result_sel_csr_x
.sym 143645 $abc$46512$n3911
.sym 143646 lm32_cpu.operand_1_x[25]
.sym 143650 $abc$46512$n4105
.sym 143651 $abc$46512$n4104
.sym 143652 lm32_cpu.x_result_sel_csr_x
.sym 143653 lm32_cpu.x_result_sel_add_x
.sym 143654 lm32_cpu.eba[14]
.sym 143655 $abc$46512$n3888
.sym 143656 $abc$46512$n3887
.sym 143657 lm32_cpu.interrupt_unit.im[23]
.sym 143658 $abc$46512$n3878
.sym 143659 $abc$46512$n6846_1
.sym 143660 $abc$46512$n4044_1
.sym 143661 $abc$46512$n4047
.sym 143662 $abc$46512$n3878
.sym 143663 $abc$46512$n6818
.sym 143664 $abc$46512$n3947_1
.sym 143665 $abc$46512$n3950
.sym 143666 lm32_cpu.eba[7]
.sym 143667 $abc$46512$n3888
.sym 143668 $abc$46512$n3887
.sym 143669 lm32_cpu.interrupt_unit.im[16]
.sym 143670 lm32_cpu.interrupt_unit.im[12]
.sym 143671 $abc$46512$n3887
.sym 143672 lm32_cpu.x_result_sel_csr_x
.sym 143673 $abc$46512$n4262_1
.sym 143674 lm32_cpu.operand_1_x[9]
.sym 143678 lm32_cpu.operand_1_x[12]
.sym 143682 lm32_cpu.operand_1_x[10]
.sym 143686 lm32_cpu.operand_1_x[9]
.sym 143690 lm32_cpu.eba[0]
.sym 143691 $abc$46512$n3888
.sym 143692 $abc$46512$n3887
.sym 143693 lm32_cpu.interrupt_unit.im[9]
.sym 143694 lm32_cpu.operand_1_x[29]
.sym 143701 lm32_cpu.operand_1_x[29]
.sym 143702 lm32_cpu.operand_1_x[12]
.sym 143706 $abc$46512$n3949_1
.sym 143707 $abc$46512$n3948
.sym 143708 lm32_cpu.x_result_sel_csr_x
.sym 143709 lm32_cpu.x_result_sel_add_x
.sym 143710 lm32_cpu.operand_1_x[27]
.sym 143714 lm32_cpu.operand_1_x[21]
.sym 143718 lm32_cpu.x_result[21]
.sym 143722 lm32_cpu.m_result_sel_compare_m
.sym 143723 lm32_cpu.operand_m[23]
.sym 143726 lm32_cpu.operand_m[16]
.sym 143727 lm32_cpu.m_result_sel_compare_m
.sym 143728 $abc$46512$n3649
.sym 143730 lm32_cpu.operand_m[21]
.sym 143731 lm32_cpu.m_result_sel_compare_m
.sym 143732 $abc$46512$n3649
.sym 143734 $abc$46512$n4730
.sym 143735 $abc$46512$n4733
.sym 143736 lm32_cpu.x_result[21]
.sym 143737 $abc$46512$n6783_1
.sym 143738 $abc$46512$n4779
.sym 143739 $abc$46512$n4781
.sym 143740 lm32_cpu.x_result[16]
.sym 143741 $abc$46512$n6783_1
.sym 143742 lm32_cpu.x_result[13]
.sym 143746 lm32_cpu.x_result[23]
.sym 143750 $abc$46512$n6933_1
.sym 143751 $abc$46512$n6934_1
.sym 143752 $abc$46512$n3641
.sym 143753 $abc$46512$n3624
.sym 143754 $abc$46512$n3889
.sym 143755 lm32_cpu.cc[30]
.sym 143756 $abc$46512$n3888
.sym 143757 lm32_cpu.eba[21]
.sym 143758 lm32_cpu.m_result_sel_compare_m
.sym 143759 lm32_cpu.operand_m[13]
.sym 143760 lm32_cpu.x_result[13]
.sym 143761 $abc$46512$n3624
.sym 143762 lm32_cpu.x_result[28]
.sym 143766 lm32_cpu.operand_m[28]
.sym 143767 lm32_cpu.m_result_sel_compare_m
.sym 143768 $abc$46512$n3649
.sym 143770 $abc$46512$n4659
.sym 143771 $abc$46512$n4662
.sym 143772 lm32_cpu.x_result[28]
.sym 143773 $abc$46512$n6783_1
.sym 143774 $abc$46512$n6900_1
.sym 143775 $abc$46512$n6901_1
.sym 143776 $abc$46512$n3641
.sym 143777 $abc$46512$n3624
.sym 143778 lm32_cpu.x_result[13]
.sym 143779 $abc$46512$n4804_1
.sym 143780 $abc$46512$n6783_1
.sym 143782 lm32_cpu.pc_m[21]
.sym 143783 lm32_cpu.memop_pc_w[21]
.sym 143784 lm32_cpu.data_bus_error_exception_m
.sym 143786 lm32_cpu.x_result[15]
.sym 143790 lm32_cpu.x_result[24]
.sym 143794 lm32_cpu.pc_x[21]
.sym 143798 $abc$46512$n6860
.sym 143799 $abc$46512$n4097
.sym 143800 $abc$46512$n3641
.sym 143802 $abc$46512$n4152_1
.sym 143803 lm32_cpu.w_result[17]
.sym 143804 $abc$46512$n3641
.sym 143805 $abc$46512$n6797
.sym 143806 lm32_cpu.pc_x[18]
.sym 143810 $abc$46512$n4771
.sym 143811 lm32_cpu.w_result[17]
.sym 143812 $abc$46512$n3649
.sym 143813 $abc$46512$n4614
.sym 143814 $abc$46512$n3371
.sym 143818 $abc$46512$n4016_1
.sym 143819 lm32_cpu.w_result[24]
.sym 143820 $abc$46512$n3641
.sym 143821 $abc$46512$n6797
.sym 143822 lm32_cpu.w_result[30]
.sym 143826 $abc$46512$n5240
.sym 143827 $abc$46512$n5241
.sym 143828 $abc$46512$n4172
.sym 143830 $abc$46512$n5269
.sym 143831 $abc$46512$n5270
.sym 143832 $abc$46512$n4172
.sym 143834 lm32_cpu.w_result[17]
.sym 143838 $abc$46512$n4700
.sym 143839 lm32_cpu.w_result[24]
.sym 143840 $abc$46512$n3649
.sym 143841 $abc$46512$n4614
.sym 143842 $abc$46512$n5275
.sym 143843 $abc$46512$n5241
.sym 143844 $abc$46512$n3772
.sym 143846 lm32_cpu.m_result_sel_compare_m
.sym 143847 lm32_cpu.operand_m[13]
.sym 143848 $abc$46512$n3649
.sym 143849 $abc$46512$n4805_1
.sym 143850 lm32_cpu.m_result_sel_compare_m
.sym 143851 lm32_cpu.operand_m[1]
.sym 143852 $abc$46512$n4911_1
.sym 143853 $abc$46512$n3649
.sym 143854 $abc$46512$n5423
.sym 143855 $abc$46512$n5270
.sym 143856 $abc$46512$n3772
.sym 143858 $abc$46512$n3958
.sym 143859 lm32_cpu.w_result[27]
.sym 143860 $abc$46512$n3641
.sym 143861 $abc$46512$n6797
.sym 143865 lm32_cpu.w_result[27]
.sym 143866 lm32_cpu.m_result_sel_compare_m
.sym 143867 lm32_cpu.operand_m[24]
.sym 143868 $abc$46512$n5314_1
.sym 143869 lm32_cpu.load_store_unit.exception_m
.sym 143870 $abc$46512$n3875
.sym 143871 $abc$46512$n3649
.sym 143872 $abc$46512$n4613
.sym 143878 lm32_cpu.m_result_sel_compare_m
.sym 143879 lm32_cpu.operand_m[2]
.sym 143882 $abc$46512$n4456
.sym 143883 $abc$46512$n3641
.sym 143884 $abc$46512$n4451_1
.sym 143886 lm32_cpu.w_result_sel_load_w
.sym 143887 lm32_cpu.operand_w[24]
.sym 143888 $abc$46512$n4015
.sym 143889 $abc$46512$n3900
.sym 143890 $abc$46512$n4456
.sym 143891 $abc$46512$n4902_1
.sym 143892 $abc$46512$n3649
.sym 143894 $abc$46512$n4498
.sym 143895 $abc$46512$n4919_1
.sym 143896 $abc$46512$n3649
.sym 143898 lm32_cpu.x_result[2]
.sym 143902 lm32_cpu.pc_x[3]
.sym 143906 lm32_cpu.x_result[12]
.sym 143910 lm32_cpu.pc_m[4]
.sym 143914 lm32_cpu.m_result_sel_compare_m
.sym 143915 lm32_cpu.operand_m[15]
.sym 143918 lm32_cpu.pc_m[13]
.sym 143919 lm32_cpu.memop_pc_w[13]
.sym 143920 lm32_cpu.data_bus_error_exception_m
.sym 143922 $abc$46512$n4842_1
.sym 143923 lm32_cpu.w_result[9]
.sym 143924 $abc$46512$n4614
.sym 143926 $abc$46512$n4905
.sym 143927 $abc$46512$n4906
.sym 143928 $abc$46512$n4614
.sym 143929 $abc$46512$n4172
.sym 143930 lm32_cpu.pc_m[21]
.sym 143934 lm32_cpu.w_result[9]
.sym 143935 $abc$46512$n6932_1
.sym 143936 $abc$46512$n6797
.sym 143938 lm32_cpu.pc_m[13]
.sym 143942 lm32_cpu.w_result[3]
.sym 143946 lm32_cpu.w_result[7]
.sym 143950 $abc$46512$n6072
.sym 143951 $abc$46512$n5366
.sym 143952 $abc$46512$n4172
.sym 143954 $abc$46512$n6687
.sym 143955 $abc$46512$n5996
.sym 143956 $abc$46512$n4172
.sym 143958 $abc$46512$n4903_1
.sym 143959 lm32_cpu.w_result[2]
.sym 143960 $abc$46512$n4614
.sym 143962 lm32_cpu.w_result[14]
.sym 143966 $abc$46512$n4395_1
.sym 143967 lm32_cpu.w_result[5]
.sym 143968 $abc$46512$n3641
.sym 143969 $abc$46512$n6797
.sym 143970 $abc$46512$n4455_1
.sym 143971 lm32_cpu.w_result[2]
.sym 143972 $abc$46512$n3641
.sym 143973 $abc$46512$n6797
.sym 143974 $abc$46512$n6681
.sym 143975 $abc$46512$n5394
.sym 143976 $abc$46512$n4172
.sym 143978 $abc$46512$n4918
.sym 143979 $abc$46512$n4919
.sym 143980 $abc$46512$n4172
.sym 143982 $abc$46512$n4414_1
.sym 143983 $abc$46512$n4413_1
.sym 143984 lm32_cpu.operand_w[4]
.sym 143985 lm32_cpu.w_result_sel_load_w
.sym 143986 $abc$46512$n3858
.sym 143987 lm32_cpu.load_store_unit.data_w[12]
.sym 143988 $abc$46512$n4353_1
.sym 143989 lm32_cpu.load_store_unit.data_w[4]
.sym 143993 $abc$46512$n4415_1
.sym 143994 $abc$46512$n4920
.sym 143995 $abc$46512$n4921
.sym 143996 $abc$46512$n4172
.sym 143998 lm32_cpu.load_store_unit.wb_data_m[4]
.sym 144002 $abc$46512$n5995
.sym 144003 $abc$46512$n5996
.sym 144004 $abc$46512$n3772
.sym 144010 $abc$46512$n5393
.sym 144011 $abc$46512$n5394
.sym 144012 $abc$46512$n3772
.sym 144014 $abc$46512$n5392
.sym 144015 $abc$46512$n4921
.sym 144016 $abc$46512$n3772
.sym 144018 $abc$46512$n5365
.sym 144019 $abc$46512$n5366
.sym 144020 $abc$46512$n3772
.sym 144022 $abc$46512$n5373
.sym 144023 $abc$46512$n4919
.sym 144024 $abc$46512$n3772
.sym 144026 slave_sel_r[2]
.sym 144027 spiflash_sr[23]
.sym 144028 $abc$46512$n6506
.sym 144029 $abc$46512$n3589
.sym 144030 shared_dat_r[17]
.sym 144034 shared_dat_r[1]
.sym 144038 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 144042 spiflash_i
.sym 144043 slave_sel[2]
.sym 144044 $abc$46512$n3595_1
.sym 144045 $abc$46512$n5162_1
.sym 144046 $abc$46512$n5162_1
.sym 144047 slave_sel[2]
.sym 144048 $abc$46512$n3595_1
.sym 144049 spiflash_i
.sym 144053 sram_bus_dat_w[5]
.sym 144054 slave_sel_r[2]
.sym 144055 spiflash_sr[17]
.sym 144056 $abc$46512$n6458
.sym 144057 $abc$46512$n3589
.sym 144065 $abc$46512$n6348_1
.sym 144070 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 144074 storage_1[3][2]
.sym 144075 storage_1[7][2]
.sym 144076 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 144077 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 144082 $abc$46512$n6464
.sym 144083 $abc$46512$n6459
.sym 144084 slave_sel_r[0]
.sym 144086 $abc$46512$n6496_1
.sym 144087 $abc$46512$n6491
.sym 144088 slave_sel_r[0]
.sym 144090 $abc$46512$n5927
.sym 144091 $abc$46512$n5903
.sym 144092 $abc$46512$n5925
.sym 144093 $abc$46512$n1649
.sym 144098 $abc$46512$n3371
.sym 144106 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 144110 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 144114 storage_1[3][5]
.sym 144115 storage_1[7][5]
.sym 144116 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 144117 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 144118 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 144122 storage_1[3][6]
.sym 144123 storage_1[7][6]
.sym 144124 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 144125 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 144126 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 144130 storage_1[3][4]
.sym 144131 storage_1[7][4]
.sym 144132 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 144133 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 144138 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 144142 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 144149 $abc$46512$n6656
.sym 144150 storage_1[3][0]
.sym 144151 storage_1[7][0]
.sym 144152 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 144153 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 144154 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 144158 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 144170 sys_rst
.sym 144171 sram_bus_dat_w[2]
.sym 144174 $abc$46512$n3726_1
.sym 144175 sram_bus_adr[3]
.sym 144181 $abc$46512$n8008
.sym 144190 spiflash_bus_adr[4]
.sym 144201 $abc$46512$n6460_1
.sym 144205 sram_bus_dat_w[5]
.sym 144213 $abc$46512$n5032_1
.sym 144214 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 144218 sram_bus_adr[3]
.sym 144219 sram_bus_adr[2]
.sym 144220 $abc$46512$n5033_1
.sym 144225 sys_rst
.sym 144230 spiflash_bus_adr[3]
.sym 144241 $abc$46512$n2602
.sym 144242 $abc$46512$n6043
.sym 144243 $abc$46512$n6039
.sym 144244 $abc$46512$n3728_1
.sym 144258 sram_bus_adr[2]
.sym 144259 sram_bus_adr[3]
.sym 144260 $abc$46512$n5033_1
.sym 144265 $abc$46512$n6509_1
.sym 144274 basesoc_sram_we[2]
.sym 144422 lm32_cpu.sexth_result_x[13]
.sym 144423 lm32_cpu.sexth_result_x[7]
.sym 144424 $abc$46512$n3880
.sym 144425 lm32_cpu.x_result_sel_sext_x
.sym 144426 lm32_cpu.sexth_result_x[6]
.sym 144427 lm32_cpu.operand_1_x[6]
.sym 144430 lm32_cpu.sexth_result_x[11]
.sym 144431 lm32_cpu.operand_1_x[11]
.sym 144434 lm32_cpu.logic_op_x[1]
.sym 144435 lm32_cpu.logic_op_x[3]
.sym 144436 lm32_cpu.sexth_result_x[6]
.sym 144437 lm32_cpu.operand_1_x[6]
.sym 144442 lm32_cpu.logic_op_x[0]
.sym 144443 lm32_cpu.logic_op_x[2]
.sym 144444 lm32_cpu.sexth_result_x[6]
.sym 144445 $abc$46512$n6952_1
.sym 144446 lm32_cpu.sexth_result_x[11]
.sym 144447 lm32_cpu.operand_1_x[11]
.sym 144450 lm32_cpu.sexth_result_x[7]
.sym 144451 lm32_cpu.operand_1_x[7]
.sym 144454 lm32_cpu.sexth_result_x[6]
.sym 144455 lm32_cpu.operand_1_x[6]
.sym 144458 lm32_cpu.sexth_result_x[13]
.sym 144459 lm32_cpu.operand_1_x[13]
.sym 144462 lm32_cpu.sexth_result_x[3]
.sym 144463 lm32_cpu.operand_1_x[3]
.sym 144466 $abc$46512$n8364
.sym 144467 lm32_cpu.sexth_result_x[1]
.sym 144468 lm32_cpu.operand_1_x[1]
.sym 144470 lm32_cpu.adder.addsub.tmp_subResult[3]
.sym 144471 lm32_cpu.adder.addsub.tmp_addResult[3]
.sym 144472 lm32_cpu.adder_op_x_n
.sym 144473 lm32_cpu.x_result_sel_add_x
.sym 144474 lm32_cpu.sexth_result_x[4]
.sym 144475 lm32_cpu.operand_1_x[4]
.sym 144478 lm32_cpu.sexth_result_x[3]
.sym 144479 lm32_cpu.operand_1_x[3]
.sym 144482 lm32_cpu.sexth_result_x[4]
.sym 144483 lm32_cpu.operand_1_x[4]
.sym 144487 lm32_cpu.sexth_result_x[1]
.sym 144491 $abc$46512$n8353
.sym 144492 lm32_cpu.sexth_result_x[1]
.sym 144493 lm32_cpu.sexth_result_x[1]
.sym 144495 $abc$46512$n8354
.sym 144496 $abc$46512$n8289
.sym 144497 $auto$maccmap.cc:240:synth$8328.C[1]
.sym 144499 $abc$46512$n8356
.sym 144500 $PACKER_VCC_NET_$glb_clk
.sym 144501 $auto$maccmap.cc:240:synth$8328.C[2]
.sym 144503 $abc$46512$n8358
.sym 144504 $abc$46512$n8293
.sym 144505 $auto$maccmap.cc:240:synth$8328.C[3]
.sym 144507 $abc$46512$n8360
.sym 144508 $abc$46512$n8295
.sym 144509 $auto$maccmap.cc:240:synth$8328.C[4]
.sym 144511 $abc$46512$n8362
.sym 144512 $abc$46512$n8297
.sym 144513 $auto$maccmap.cc:240:synth$8328.C[5]
.sym 144515 $abc$46512$n8364
.sym 144516 $abc$46512$n8299
.sym 144517 $auto$maccmap.cc:240:synth$8328.C[6]
.sym 144519 $abc$46512$n8366
.sym 144520 $abc$46512$n8301
.sym 144521 $auto$maccmap.cc:240:synth$8328.C[7]
.sym 144523 $abc$46512$n8368
.sym 144524 $abc$46512$n8303
.sym 144525 $auto$maccmap.cc:240:synth$8328.C[8]
.sym 144527 $abc$46512$n8370
.sym 144528 $abc$46512$n8305
.sym 144529 $auto$maccmap.cc:240:synth$8328.C[9]
.sym 144531 $abc$46512$n8372
.sym 144532 $abc$46512$n8307
.sym 144533 $auto$maccmap.cc:240:synth$8328.C[10]
.sym 144535 $abc$46512$n8374
.sym 144536 $abc$46512$n8309
.sym 144537 $auto$maccmap.cc:240:synth$8328.C[11]
.sym 144539 $abc$46512$n8376
.sym 144540 $abc$46512$n8311
.sym 144541 $auto$maccmap.cc:240:synth$8328.C[12]
.sym 144543 $abc$46512$n8378
.sym 144544 $abc$46512$n8313
.sym 144545 $auto$maccmap.cc:240:synth$8328.C[13]
.sym 144547 $abc$46512$n8380
.sym 144548 $abc$46512$n8315
.sym 144549 $auto$maccmap.cc:240:synth$8328.C[14]
.sym 144551 $abc$46512$n8382
.sym 144552 $abc$46512$n8317
.sym 144553 $auto$maccmap.cc:240:synth$8328.C[15]
.sym 144555 $abc$46512$n8384
.sym 144556 $abc$46512$n8319
.sym 144557 $auto$maccmap.cc:240:synth$8328.C[16]
.sym 144559 $abc$46512$n8386
.sym 144560 $abc$46512$n8321
.sym 144561 $auto$maccmap.cc:240:synth$8328.C[17]
.sym 144563 $abc$46512$n8388
.sym 144564 $abc$46512$n8323
.sym 144565 $auto$maccmap.cc:240:synth$8328.C[18]
.sym 144567 $abc$46512$n8390
.sym 144568 $abc$46512$n8325
.sym 144569 $auto$maccmap.cc:240:synth$8328.C[19]
.sym 144571 $abc$46512$n8392
.sym 144572 $abc$46512$n8327
.sym 144573 $auto$maccmap.cc:240:synth$8328.C[20]
.sym 144575 $abc$46512$n8394
.sym 144576 $abc$46512$n8329
.sym 144577 $auto$maccmap.cc:240:synth$8328.C[21]
.sym 144579 $abc$46512$n8396
.sym 144580 $abc$46512$n8331
.sym 144581 $auto$maccmap.cc:240:synth$8328.C[22]
.sym 144583 $abc$46512$n8398
.sym 144584 $abc$46512$n8333
.sym 144585 $auto$maccmap.cc:240:synth$8328.C[23]
.sym 144587 $abc$46512$n8400
.sym 144588 $abc$46512$n8335
.sym 144589 $auto$maccmap.cc:240:synth$8328.C[24]
.sym 144591 $abc$46512$n8402
.sym 144592 $abc$46512$n8337
.sym 144593 $auto$maccmap.cc:240:synth$8328.C[25]
.sym 144595 $abc$46512$n8404
.sym 144596 $abc$46512$n8339
.sym 144597 $auto$maccmap.cc:240:synth$8328.C[26]
.sym 144599 $abc$46512$n8406
.sym 144600 $abc$46512$n8341
.sym 144601 $auto$maccmap.cc:240:synth$8328.C[27]
.sym 144603 $abc$46512$n8408
.sym 144604 $abc$46512$n8343
.sym 144605 $auto$maccmap.cc:240:synth$8328.C[28]
.sym 144607 $abc$46512$n8410
.sym 144608 $abc$46512$n8345
.sym 144609 $auto$maccmap.cc:240:synth$8328.C[29]
.sym 144611 $abc$46512$n8412
.sym 144612 $abc$46512$n8347
.sym 144613 $auto$maccmap.cc:240:synth$8328.C[30]
.sym 144615 $abc$46512$n8414
.sym 144616 $abc$46512$n8349
.sym 144617 $auto$maccmap.cc:240:synth$8328.C[31]
.sym 144621 $nextpnr_ICESTORM_LC_47$I3
.sym 144622 sram_bus_dat_w[3]
.sym 144626 sram_bus_dat_w[6]
.sym 144630 lm32_cpu.operand_1_x[23]
.sym 144631 lm32_cpu.operand_0_x[23]
.sym 144634 lm32_cpu.operand_0_x[23]
.sym 144635 lm32_cpu.operand_1_x[23]
.sym 144638 lm32_cpu.operand_0_x[24]
.sym 144639 lm32_cpu.operand_1_x[24]
.sym 144642 sram_bus_dat_w[4]
.sym 144646 lm32_cpu.operand_1_x[13]
.sym 144650 lm32_cpu.operand_1_x[23]
.sym 144654 lm32_cpu.operand_1_x[22]
.sym 144658 lm32_cpu.operand_1_x[28]
.sym 144662 lm32_cpu.operand_1_x[17]
.sym 144666 lm32_cpu.operand_1_x[19]
.sym 144670 lm32_cpu.operand_1_x[10]
.sym 144674 lm32_cpu.operand_1_x[11]
.sym 144678 $abc$46512$n3887
.sym 144679 lm32_cpu.interrupt_unit.im[22]
.sym 144682 lm32_cpu.operand_1_x[13]
.sym 144686 lm32_cpu.operand_1_x[28]
.sym 144690 $abc$46512$n4064_1
.sym 144691 $abc$46512$n4063
.sym 144692 lm32_cpu.x_result_sel_csr_x
.sym 144693 lm32_cpu.x_result_sel_add_x
.sym 144694 lm32_cpu.eba[8]
.sym 144695 $abc$46512$n3888
.sym 144696 $abc$46512$n3968
.sym 144697 $abc$46512$n4161_1
.sym 144698 lm32_cpu.operand_1_x[22]
.sym 144702 lm32_cpu.operand_1_x[23]
.sym 144706 $abc$46512$n3888
.sym 144707 lm32_cpu.eba[10]
.sym 144713 $abc$46512$n4464_1
.sym 144714 lm32_cpu.eba[19]
.sym 144715 $abc$46512$n3888
.sym 144716 $abc$46512$n3887
.sym 144717 lm32_cpu.interrupt_unit.im[28]
.sym 144718 $abc$46512$n3888
.sym 144719 lm32_cpu.eba[1]
.sym 144722 $abc$46512$n4303_1
.sym 144723 $abc$46512$n4302_1
.sym 144724 lm32_cpu.x_result_sel_csr_x
.sym 144725 lm32_cpu.x_result_sel_add_x
.sym 144726 lm32_cpu.eba[18]
.sym 144727 $abc$46512$n3888
.sym 144728 $abc$46512$n3968
.sym 144729 $abc$46512$n3967_1
.sym 144730 $abc$46512$n3889
.sym 144731 lm32_cpu.cc[1]
.sym 144732 $abc$46512$n6965_1
.sym 144733 $abc$46512$n3968
.sym 144734 lm32_cpu.operand_1_x[1]
.sym 144735 lm32_cpu.interrupt_unit.ie_csr_read_data
.sym 144736 $abc$46512$n4994
.sym 144738 lm32_cpu.cc[0]
.sym 144739 $abc$46512$n3889
.sym 144740 $abc$46512$n4501_1
.sym 144741 $abc$46512$n3968
.sym 144742 lm32_cpu.eba[9]
.sym 144743 lm32_cpu.branch_target_x[16]
.sym 144744 $abc$46512$n5252
.sym 144746 lm32_cpu.eba[6]
.sym 144747 lm32_cpu.branch_target_x[13]
.sym 144748 $abc$46512$n5252
.sym 144750 lm32_cpu.x_result[17]
.sym 144757 $abc$46512$n2470
.sym 144758 lm32_cpu.eba[22]
.sym 144759 lm32_cpu.branch_target_x[29]
.sym 144760 $abc$46512$n5252
.sym 144765 $abc$46512$n3887
.sym 144766 lm32_cpu.store_operand_x[2]
.sym 144770 lm32_cpu.eba[16]
.sym 144771 lm32_cpu.branch_target_x[23]
.sym 144772 $abc$46512$n5252
.sym 144774 lm32_cpu.store_operand_x[4]
.sym 144778 lm32_cpu.pc_x[7]
.sym 144782 lm32_cpu.x_result[2]
.sym 144783 $abc$46512$n4901_1
.sym 144784 $abc$46512$n6783_1
.sym 144786 lm32_cpu.operand_m[17]
.sym 144787 lm32_cpu.m_result_sel_compare_m
.sym 144788 $abc$46512$n3641
.sym 144793 $abc$46512$n4465
.sym 144794 $abc$46512$n4770_1
.sym 144795 $abc$46512$n4772_1
.sym 144796 lm32_cpu.x_result[17]
.sym 144797 $abc$46512$n6783_1
.sym 144798 $abc$46512$n4153_1
.sym 144799 $abc$46512$n4149
.sym 144800 lm32_cpu.x_result[17]
.sym 144801 $abc$46512$n3624
.sym 144802 lm32_cpu.store_operand_x[0]
.sym 144806 lm32_cpu.load_store_unit.store_data_m[24]
.sym 144810 $abc$46512$n4671
.sym 144811 $abc$46512$n4673
.sym 144812 lm32_cpu.x_result[27]
.sym 144813 $abc$46512$n6783_1
.sym 144814 lm32_cpu.load_store_unit.store_data_m[15]
.sym 144821 $abc$46512$n3875
.sym 144822 lm32_cpu.operand_m[24]
.sym 144823 lm32_cpu.m_result_sel_compare_m
.sym 144824 $abc$46512$n3649
.sym 144826 lm32_cpu.operand_m[24]
.sym 144827 lm32_cpu.m_result_sel_compare_m
.sym 144828 $abc$46512$n3641
.sym 144830 $abc$46512$n4699_1
.sym 144831 $abc$46512$n4701_1
.sym 144832 lm32_cpu.x_result[24]
.sym 144833 $abc$46512$n6783_1
.sym 144834 $abc$46512$n4017
.sym 144835 $abc$46512$n4013
.sym 144836 lm32_cpu.x_result[24]
.sym 144837 $abc$46512$n3624
.sym 144838 lm32_cpu.load_store_unit.byte_enable_m[1]
.sym 144842 $abc$46512$n4672
.sym 144843 lm32_cpu.w_result[27]
.sym 144844 $abc$46512$n3649
.sym 144845 $abc$46512$n4614
.sym 144846 lm32_cpu.operand_m[18]
.sym 144850 $abc$46512$n3959_1
.sym 144851 $abc$46512$n3955_1
.sym 144852 lm32_cpu.x_result[27]
.sym 144853 $abc$46512$n3624
.sym 144854 lm32_cpu.operand_m[27]
.sym 144855 lm32_cpu.m_result_sel_compare_m
.sym 144856 $abc$46512$n3641
.sym 144858 lm32_cpu.operand_m[21]
.sym 144862 $abc$46512$n4641
.sym 144863 lm32_cpu.w_result[30]
.sym 144864 $abc$46512$n3649
.sym 144865 $abc$46512$n4614
.sym 144866 lm32_cpu.operand_m[27]
.sym 144867 lm32_cpu.m_result_sel_compare_m
.sym 144868 $abc$46512$n3649
.sym 144870 lm32_cpu.pc_x[6]
.sym 144874 $abc$46512$n3902
.sym 144875 lm32_cpu.w_result[30]
.sym 144876 $abc$46512$n3641
.sym 144877 $abc$46512$n6797
.sym 144878 $abc$46512$n5252
.sym 144879 lm32_cpu.w_result_sel_load_x
.sym 144882 lm32_cpu.x_result[27]
.sym 144886 lm32_cpu.pc_x[10]
.sym 144890 $abc$46512$n5489
.sym 144891 $abc$46512$n4146
.sym 144892 $abc$46512$n4172
.sym 144894 $abc$46512$n4721
.sym 144895 lm32_cpu.w_result[22]
.sym 144896 $abc$46512$n3649
.sym 144897 $abc$46512$n4614
.sym 144898 lm32_cpu.pc_x[13]
.sym 144902 $abc$46512$n6941_1
.sym 144903 $abc$46512$n6942_1
.sym 144904 $abc$46512$n3624
.sym 144905 $abc$46512$n3641
.sym 144906 lm32_cpu.w_result_sel_load_w
.sym 144907 lm32_cpu.operand_w[22]
.sym 144908 $abc$46512$n4054_1
.sym 144909 $abc$46512$n3900
.sym 144910 lm32_cpu.w_result_sel_load_w
.sym 144911 lm32_cpu.operand_w[27]
.sym 144912 $abc$46512$n3957_1
.sym 144913 $abc$46512$n3900
.sym 144914 $abc$46512$n4145
.sym 144915 $abc$46512$n4146
.sym 144916 $abc$46512$n3772
.sym 144918 $abc$46512$n4055
.sym 144919 lm32_cpu.w_result[22]
.sym 144920 $abc$46512$n3641
.sym 144921 $abc$46512$n6797
.sym 144922 lm32_cpu.w_result_sel_load_w
.sym 144923 lm32_cpu.operand_w[30]
.sym 144924 $abc$46512$n3901
.sym 144925 $abc$46512$n3900
.sym 144926 lm32_cpu.m_result_sel_compare_m
.sym 144927 lm32_cpu.operand_m[8]
.sym 144928 lm32_cpu.x_result[8]
.sym 144929 $abc$46512$n3624
.sym 144930 lm32_cpu.m_result_sel_compare_m
.sym 144931 lm32_cpu.operand_m[27]
.sym 144932 $abc$46512$n5320
.sym 144933 lm32_cpu.load_store_unit.exception_m
.sym 144934 lm32_cpu.m_result_sel_compare_m
.sym 144935 lm32_cpu.operand_m[12]
.sym 144936 $abc$46512$n4614
.sym 144937 $abc$46512$n3649
.sym 144938 $abc$46512$n4851_1
.sym 144939 lm32_cpu.w_result[8]
.sym 144940 $abc$46512$n4614
.sym 144942 lm32_cpu.w_result[12]
.sym 144943 $abc$46512$n6988_1
.sym 144944 $abc$46512$n4815_1
.sym 144945 $abc$46512$n3649
.sym 144946 shared_dat_r[5]
.sym 144950 shared_dat_r[24]
.sym 144957 $abc$46512$n4435_1
.sym 144958 lm32_cpu.w_result[8]
.sym 144959 $abc$46512$n6940_1
.sym 144960 $abc$46512$n6797
.sym 144962 lm32_cpu.w_result[12]
.sym 144963 $abc$46512$n6907_1
.sym 144964 $abc$46512$n6797
.sym 144966 $abc$46512$n4922
.sym 144967 $abc$46512$n4923
.sym 144968 $abc$46512$n4172
.sym 144970 lm32_cpu.load_store_unit.size_m[0]
.sym 144974 lm32_cpu.w_result[7]
.sym 144975 $abc$46512$n6797
.sym 144978 $abc$46512$n4415_1
.sym 144979 lm32_cpu.w_result[4]
.sym 144980 $abc$46512$n3641
.sym 144981 $abc$46512$n6797
.sym 144982 $abc$46512$n4885
.sym 144983 lm32_cpu.w_result[4]
.sym 144984 $abc$46512$n4614
.sym 144986 $abc$46512$n5398
.sym 144987 $abc$46512$n4923
.sym 144988 $abc$46512$n6797
.sym 144989 $abc$46512$n3772
.sym 144990 lm32_cpu.load_store_unit.size_w[0]
.sym 144991 lm32_cpu.load_store_unit.size_w[1]
.sym 144992 lm32_cpu.load_store_unit.data_w[30]
.sym 144994 $abc$46512$n4862_1
.sym 144995 lm32_cpu.w_result[7]
.sym 144996 $abc$46512$n4614
.sym 144998 $abc$46512$n3858
.sym 144999 lm32_cpu.load_store_unit.data_w[14]
.sym 145000 $abc$46512$n4353_1
.sym 145001 lm32_cpu.load_store_unit.data_w[6]
.sym 145002 lm32_cpu.write_enable_q_w
.sym 145006 $abc$46512$n3856_1
.sym 145007 lm32_cpu.load_store_unit.data_w[30]
.sym 145008 $abc$46512$n4374_1
.sym 145009 lm32_cpu.load_store_unit.data_w[22]
.sym 145010 lm32_cpu.load_store_unit.size_w[0]
.sym 145011 lm32_cpu.load_store_unit.size_w[1]
.sym 145012 lm32_cpu.load_store_unit.data_w[22]
.sym 145014 lm32_cpu.load_store_unit.data_w[11]
.sym 145015 $abc$46512$n3858
.sym 145016 $abc$46512$n4374_1
.sym 145017 lm32_cpu.load_store_unit.data_w[19]
.sym 145018 $abc$46512$n3858
.sym 145019 lm32_cpu.load_store_unit.data_w[10]
.sym 145020 $abc$46512$n4353_1
.sym 145021 lm32_cpu.load_store_unit.data_w[2]
.sym 145022 $abc$46512$n4434_1
.sym 145023 $abc$46512$n4433_1
.sym 145024 lm32_cpu.operand_w[3]
.sym 145025 lm32_cpu.w_result_sel_load_w
.sym 145026 lm32_cpu.load_store_unit.size_w[0]
.sym 145027 lm32_cpu.load_store_unit.size_w[1]
.sym 145028 lm32_cpu.load_store_unit.data_w[27]
.sym 145033 lm32_cpu.store_operand_x[4]
.sym 145034 lm32_cpu.instruction_unit.icache_refill_data[17]
.sym 145038 $abc$46512$n3856_1
.sym 145039 lm32_cpu.load_store_unit.data_w[27]
.sym 145040 $abc$46512$n4353_1
.sym 145041 lm32_cpu.load_store_unit.data_w[3]
.sym 145042 slave_sel_r[2]
.sym 145043 spiflash_sr[1]
.sym 145044 slave_sel_r[1]
.sym 145045 basesoc_bus_wishbone_dat_r[1]
.sym 145046 lm32_cpu.instruction_unit.icache_refill_data[18]
.sym 145050 lm32_cpu.w_result[9]
.sym 145054 lm32_cpu.w_result[6]
.sym 145058 lm32_cpu.w_result[8]
.sym 145065 lm32_cpu.load_store_unit.store_data_m[23]
.sym 145069 $abc$46512$n4614
.sym 145070 slave_sel_r[2]
.sym 145071 spiflash_sr[3]
.sym 145072 slave_sel_r[1]
.sym 145073 basesoc_bus_wishbone_dat_r[3]
.sym 145081 $abc$46512$n5833
.sym 145086 sram_bus_dat_w[5]
.sym 145098 lm32_cpu.load_store_unit.store_data_m[21]
.sym 145102 lm32_cpu.load_store_unit.store_data_m[18]
.sym 145106 slave_sel_r[2]
.sym 145107 spiflash_sr[21]
.sym 145108 $abc$46512$n6490_1
.sym 145109 $abc$46512$n3589
.sym 145110 lm32_cpu.load_store_unit.store_data_m[23]
.sym 145114 $abc$46512$n3589
.sym 145115 basesoc_sram_bus_ack
.sym 145116 basesoc_bus_wishbone_ack
.sym 145117 spiflash_bus_ack
.sym 145118 lm32_cpu.load_store_unit.store_data_m[22]
.sym 145125 lm32_cpu.load_store_unit.d_dat_o[15]
.sym 145126 $abc$46512$n5158_1
.sym 145127 $abc$46512$n3727_1
.sym 145128 spiflash_bitbang_storage_full[1]
.sym 145134 $abc$46512$n6655
.sym 145135 interface0_bank_bus_dat_r[1]
.sym 145136 interface1_bank_bus_dat_r[1]
.sym 145137 $abc$46512$n6656
.sym 145138 $abc$46512$n6661
.sym 145139 interface0_bank_bus_dat_r[3]
.sym 145140 interface1_bank_bus_dat_r[3]
.sym 145141 $abc$46512$n6662_1
.sym 145142 sram_bus_we
.sym 145143 $abc$46512$n5158_1
.sym 145144 $abc$46512$n3727_1
.sym 145145 sys_rst
.sym 145146 $abc$46512$n5158_1
.sym 145147 $abc$46512$n3727_1
.sym 145148 spiflash_bitbang_storage_full[3]
.sym 145154 slave_sel[1]
.sym 145162 basesoc_counter[1]
.sym 145163 basesoc_counter[0]
.sym 145166 sys_rst
.sym 145167 basesoc_counter[1]
.sym 145170 $abc$46512$n3595_1
.sym 145171 slave_sel[1]
.sym 145172 $abc$46512$n2620
.sym 145173 basesoc_counter[0]
.sym 145182 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 145183 $abc$46512$n5799_1
.sym 145184 $abc$46512$n5800_1
.sym 145185 $abc$46512$n5796_1
.sym 145190 sys_rst
.sym 145191 sram_bus_dat_w[5]
.sym 145194 sram_bus_adr[2]
.sym 145195 $abc$46512$n3727_1
.sym 145201 sram_bus_dat_w[0]
.sym 145202 $abc$46512$n2702
.sym 145210 sram_bus_dat_w[0]
.sym 145211 $abc$46512$n5087
.sym 145212 sys_rst
.sym 145213 $abc$46512$n2702
.sym 145218 interface2_bank_bus_dat_r[3]
.sym 145219 interface3_bank_bus_dat_r[3]
.sym 145220 interface4_bank_bus_dat_r[3]
.sym 145225 $abc$46512$n5032_1
.sym 145226 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 145233 $abc$46512$n2709
.sym 145234 sys_rst
.sym 145235 sram_bus_dat_w[1]
.sym 145241 sys_rst
.sym 145249 $abc$46512$n5134_1
.sym 145250 storage_1[9][5]
.sym 145251 storage_1[13][5]
.sym 145252 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 145253 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 145254 sram_bus_dat_w[0]
.sym 145265 $abc$46512$n8000
.sym 145266 sram_bus_adr[4]
.sym 145267 $abc$46512$n5130_1
.sym 145277 sram_bus_dat_w[5]
.sym 145278 sram_bus_dat_w[5]
.sym 145285 csrbank2_load0_w[5]
.sym 145286 sram_bus_dat_w[6]
.sym 145302 sram_bus_dat_w[3]
.sym 145306 sram_bus_dat_w[7]
.sym 145365 $abc$46512$n2777
.sym 145437 lm32_cpu.operand_1_x[13]
.sym 145446 lm32_cpu.mc_result_x[6]
.sym 145447 $abc$46512$n6953_1
.sym 145448 lm32_cpu.x_result_sel_sext_x
.sym 145449 lm32_cpu.x_result_sel_mc_arith_x
.sym 145450 lm32_cpu.logic_op_x[2]
.sym 145451 lm32_cpu.logic_op_x[0]
.sym 145452 lm32_cpu.sexth_result_x[13]
.sym 145453 $abc$46512$n6903_1
.sym 145454 lm32_cpu.mc_arithmetic.operand_0_d[6]
.sym 145458 lm32_cpu.sexth_result_x[6]
.sym 145459 lm32_cpu.x_result_sel_sext_x
.sym 145460 $abc$46512$n6954_1
.sym 145461 lm32_cpu.x_result_sel_csr_x
.sym 145462 lm32_cpu.sexth_result_x[11]
.sym 145463 lm32_cpu.sexth_result_x[7]
.sym 145464 $abc$46512$n3880
.sym 145465 lm32_cpu.x_result_sel_sext_x
.sym 145466 $abc$46512$n4276_1
.sym 145467 $abc$46512$n6921_1
.sym 145468 lm32_cpu.x_result_sel_csr_x
.sym 145470 lm32_cpu.logic_op_x[1]
.sym 145471 lm32_cpu.logic_op_x[3]
.sym 145472 lm32_cpu.sexth_result_x[13]
.sym 145473 lm32_cpu.operand_1_x[13]
.sym 145474 $abc$46512$n6904_1
.sym 145475 lm32_cpu.mc_result_x[13]
.sym 145476 lm32_cpu.x_result_sel_sext_x
.sym 145477 lm32_cpu.x_result_sel_mc_arith_x
.sym 145478 lm32_cpu.adder.addsub.tmp_subResult[2]
.sym 145479 lm32_cpu.adder.addsub.tmp_addResult[2]
.sym 145480 lm32_cpu.adder_op_x_n
.sym 145482 lm32_cpu.sexth_result_x[0]
.sym 145483 lm32_cpu.operand_1_x[0]
.sym 145484 lm32_cpu.adder_op_x
.sym 145486 lm32_cpu.sexth_result_x[5]
.sym 145487 lm32_cpu.operand_1_x[5]
.sym 145490 lm32_cpu.sexth_result_x[0]
.sym 145491 lm32_cpu.operand_1_x[0]
.sym 145492 lm32_cpu.adder_op_x
.sym 145494 $abc$46512$n7853
.sym 145498 lm32_cpu.adder.addsub.tmp_subResult[6]
.sym 145499 lm32_cpu.adder.addsub.tmp_addResult[6]
.sym 145500 lm32_cpu.adder_op_x_n
.sym 145502 $abc$46512$n4463_1
.sym 145503 $abc$46512$n4458_1
.sym 145504 $abc$46512$n4466_1
.sym 145505 lm32_cpu.x_result_sel_add_x
.sym 145506 $abc$46512$n4383_1
.sym 145507 $abc$46512$n4378_1
.sym 145508 $abc$46512$n4385_1
.sym 145509 lm32_cpu.x_result_sel_add_x
.sym 145510 lm32_cpu.adder.addsub.tmp_subResult[0]
.sym 145511 lm32_cpu.adder.addsub.tmp_addResult[0]
.sym 145512 lm32_cpu.adder_op_x_n
.sym 145514 lm32_cpu.sexth_result_x[9]
.sym 145515 lm32_cpu.operand_1_x[9]
.sym 145518 lm32_cpu.sexth_result_x[7]
.sym 145519 lm32_cpu.operand_1_x[7]
.sym 145522 lm32_cpu.adder.addsub.tmp_subResult[11]
.sym 145523 lm32_cpu.adder.addsub.tmp_addResult[11]
.sym 145524 lm32_cpu.adder_op_x_n
.sym 145526 $abc$46512$n4438_1
.sym 145527 lm32_cpu.x_result_sel_csr_x
.sym 145528 $abc$46512$n4443_1
.sym 145529 $abc$46512$n4445_1
.sym 145530 lm32_cpu.sexth_result_x[13]
.sym 145531 lm32_cpu.operand_1_x[13]
.sym 145534 $abc$46512$n4281_1
.sym 145535 $abc$46512$n6922_1
.sym 145536 $abc$46512$n4283_1
.sym 145537 lm32_cpu.x_result_sel_add_x
.sym 145538 lm32_cpu.adder.addsub.tmp_subResult[7]
.sym 145539 lm32_cpu.adder.addsub.tmp_addResult[7]
.sym 145540 lm32_cpu.adder_op_x_n
.sym 145541 lm32_cpu.x_result_sel_add_x
.sym 145542 $abc$46512$n8370
.sym 145543 $abc$46512$n8414
.sym 145544 $abc$46512$n8386
.sym 145545 $abc$46512$n8412
.sym 145546 lm32_cpu.operand_1_x[17]
.sym 145547 lm32_cpu.operand_0_x[17]
.sym 145550 lm32_cpu.operand_0_x[17]
.sym 145551 lm32_cpu.operand_1_x[17]
.sym 145554 lm32_cpu.adder.addsub.tmp_subResult[1]
.sym 145555 lm32_cpu.adder.addsub.tmp_addResult[1]
.sym 145556 lm32_cpu.adder_op_x_n
.sym 145558 $abc$46512$n8380
.sym 145559 $abc$46512$n8394
.sym 145560 $abc$46512$n8356
.sym 145561 $abc$46512$n8368
.sym 145562 lm32_cpu.adder.addsub.tmp_subResult[10]
.sym 145563 lm32_cpu.adder.addsub.tmp_addResult[10]
.sym 145564 lm32_cpu.adder_op_x_n
.sym 145565 lm32_cpu.x_result_sel_add_x
.sym 145566 $abc$46512$n8378
.sym 145567 $abc$46512$n8362
.sym 145568 $abc$46512$n5641
.sym 145569 $abc$46512$n5646_1
.sym 145570 $abc$46512$n8366
.sym 145571 lm32_cpu.sexth_result_x[0]
.sym 145572 lm32_cpu.operand_1_x[0]
.sym 145574 lm32_cpu.adder.addsub.tmp_subResult[17]
.sym 145575 lm32_cpu.adder.addsub.tmp_addResult[17]
.sym 145576 lm32_cpu.adder_op_x_n
.sym 145578 lm32_cpu.adder.addsub.tmp_subResult[15]
.sym 145579 lm32_cpu.adder.addsub.tmp_addResult[15]
.sym 145580 lm32_cpu.adder_op_x_n
.sym 145581 lm32_cpu.x_result_sel_add_x
.sym 145582 lm32_cpu.operand_0_x[18]
.sym 145583 lm32_cpu.operand_1_x[18]
.sym 145586 lm32_cpu.operand_1_x[18]
.sym 145587 lm32_cpu.operand_0_x[18]
.sym 145590 lm32_cpu.operand_1_x[22]
.sym 145591 lm32_cpu.operand_0_x[22]
.sym 145594 lm32_cpu.operand_0_x[16]
.sym 145595 lm32_cpu.operand_1_x[16]
.sym 145598 lm32_cpu.operand_0_x[21]
.sym 145599 lm32_cpu.operand_1_x[21]
.sym 145602 lm32_cpu.operand_1_x[16]
.sym 145603 lm32_cpu.operand_0_x[16]
.sym 145606 lm32_cpu.logic_op_x[2]
.sym 145607 lm32_cpu.logic_op_x[3]
.sym 145608 lm32_cpu.operand_1_x[18]
.sym 145609 lm32_cpu.operand_0_x[18]
.sym 145610 lm32_cpu.operand_1_x[25]
.sym 145611 lm32_cpu.operand_0_x[25]
.sym 145614 lm32_cpu.adder.addsub.tmp_subResult[22]
.sym 145615 lm32_cpu.adder.addsub.tmp_addResult[22]
.sym 145616 lm32_cpu.adder_op_x_n
.sym 145617 lm32_cpu.x_result_sel_add_x
.sym 145618 $abc$46512$n8410
.sym 145619 $abc$46512$n8400
.sym 145620 $abc$46512$n8388
.sym 145621 $abc$46512$n8404
.sym 145622 lm32_cpu.adder.addsub.tmp_subResult[26]
.sym 145623 lm32_cpu.adder.addsub.tmp_addResult[26]
.sym 145624 lm32_cpu.adder_op_x_n
.sym 145625 lm32_cpu.x_result_sel_add_x
.sym 145626 lm32_cpu.operand_1_x[24]
.sym 145627 lm32_cpu.operand_0_x[24]
.sym 145630 lm32_cpu.operand_0_x[25]
.sym 145631 lm32_cpu.operand_1_x[25]
.sym 145634 lm32_cpu.operand_0_x[22]
.sym 145635 lm32_cpu.operand_1_x[22]
.sym 145638 lm32_cpu.adder.addsub.tmp_subResult[27]
.sym 145639 lm32_cpu.adder.addsub.tmp_addResult[27]
.sym 145640 lm32_cpu.adder_op_x_n
.sym 145642 $abc$46512$n6829_1
.sym 145643 lm32_cpu.mc_result_x[26]
.sym 145644 lm32_cpu.x_result_sel_sext_x
.sym 145645 lm32_cpu.x_result_sel_mc_arith_x
.sym 145646 lm32_cpu.operand_0_x[29]
.sym 145647 lm32_cpu.operand_1_x[29]
.sym 145650 lm32_cpu.adder.addsub.tmp_subResult[29]
.sym 145651 lm32_cpu.adder.addsub.tmp_addResult[29]
.sym 145652 lm32_cpu.adder_op_x_n
.sym 145654 lm32_cpu.logic_op_x[2]
.sym 145655 lm32_cpu.logic_op_x[3]
.sym 145656 lm32_cpu.operand_1_x[26]
.sym 145657 lm32_cpu.operand_0_x[26]
.sym 145658 lm32_cpu.operand_1_x[29]
.sym 145659 lm32_cpu.operand_0_x[29]
.sym 145662 lm32_cpu.logic_op_x[0]
.sym 145663 lm32_cpu.logic_op_x[1]
.sym 145664 lm32_cpu.operand_1_x[26]
.sym 145665 $abc$46512$n6828_1
.sym 145666 sram_bus_dat_w[4]
.sym 145670 $abc$46512$n3878
.sym 145671 $abc$46512$n6805_1
.sym 145672 $abc$46512$n3910
.sym 145674 lm32_cpu.operand_1_x[26]
.sym 145675 lm32_cpu.operand_0_x[26]
.sym 145678 lm32_cpu.eba[2]
.sym 145679 $abc$46512$n3888
.sym 145680 $abc$46512$n4282_1
.sym 145681 lm32_cpu.x_result_sel_csr_x
.sym 145682 $abc$46512$n3878
.sym 145683 $abc$46512$n6850_1
.sym 145684 $abc$46512$n4062_1
.sym 145685 $abc$46512$n4065_1
.sym 145686 spiflash_sr[0]
.sym 145690 spiflash_miso1
.sym 145694 lm32_cpu.operand_0_x[26]
.sym 145695 lm32_cpu.operand_1_x[26]
.sym 145698 storage[13][4]
.sym 145699 storage[15][4]
.sym 145700 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 145701 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 145702 $abc$46512$n6881
.sym 145703 $abc$46512$n4162_1
.sym 145704 lm32_cpu.x_result_sel_add_x
.sym 145706 $abc$46512$n3878
.sym 145707 $abc$46512$n6830
.sym 145708 $abc$46512$n3986_1
.sym 145709 $abc$46512$n3989
.sym 145710 lm32_cpu.operand_1_x[1]
.sym 145714 lm32_cpu.operand_1_x[2]
.sym 145718 lm32_cpu.operand_1_x[0]
.sym 145722 lm32_cpu.eba[17]
.sym 145723 $abc$46512$n3888
.sym 145724 $abc$46512$n3887
.sym 145725 lm32_cpu.interrupt_unit.im[26]
.sym 145726 $abc$46512$n3878
.sym 145727 $abc$46512$n6880_1
.sym 145728 $abc$46512$n4160_1
.sym 145730 lm32_cpu.operand_1_x[26]
.sym 145734 $abc$46512$n3878
.sym 145735 $abc$46512$n6810_1
.sym 145736 $abc$46512$n3928
.sym 145738 $abc$46512$n3988_1
.sym 145739 $abc$46512$n3987
.sym 145740 lm32_cpu.x_result_sel_csr_x
.sym 145741 lm32_cpu.x_result_sel_add_x
.sym 145742 $abc$46512$n6811_1
.sym 145743 $abc$46512$n3930
.sym 145744 lm32_cpu.x_result_sel_add_x
.sym 145746 $abc$46512$n3889
.sym 145747 lm32_cpu.cc[2]
.sym 145748 $abc$46512$n3887
.sym 145749 lm32_cpu.interrupt_unit.im[2]
.sym 145750 $abc$46512$n6823_1
.sym 145751 $abc$46512$n3969_1
.sym 145752 lm32_cpu.x_result_sel_add_x
.sym 145754 $abc$46512$n3878
.sym 145755 $abc$46512$n6822_1
.sym 145756 $abc$46512$n3966
.sym 145758 $abc$46512$n4465
.sym 145759 lm32_cpu.interrupt_unit.ie_csr_read_data
.sym 145760 lm32_cpu.interrupt_unit.im_csr_read_data
.sym 145761 $abc$46512$n3887
.sym 145762 $abc$46512$n4508
.sym 145763 lm32_cpu.size_x[1]
.sym 145764 lm32_cpu.size_x[0]
.sym 145765 $abc$46512$n4487_1
.sym 145766 lm32_cpu.operand_1_x[0]
.sym 145767 lm32_cpu.interrupt_unit.eie
.sym 145768 $abc$46512$n4994
.sym 145769 $abc$46512$n4993
.sym 145770 lm32_cpu.interrupt_unit.csr[1]
.sym 145771 lm32_cpu.interrupt_unit.csr[2]
.sym 145772 lm32_cpu.interrupt_unit.csr[0]
.sym 145774 $abc$46512$n4465
.sym 145775 $abc$46512$n3614
.sym 145776 $abc$46512$n3968
.sym 145777 $abc$46512$n4464_1
.sym 145778 lm32_cpu.interrupt_unit.csr[0]
.sym 145779 lm32_cpu.interrupt_unit.csr[1]
.sym 145780 lm32_cpu.interrupt_unit.csr[2]
.sym 145781 lm32_cpu.x_result_sel_csr_x
.sym 145782 $abc$46512$n4994
.sym 145783 $abc$46512$n6035
.sym 145784 $abc$46512$n4993
.sym 145785 $abc$46512$n2495
.sym 145786 $abc$46512$n4465
.sym 145787 lm32_cpu.interrupt_unit.eie
.sym 145788 lm32_cpu.interrupt_unit.im[1]
.sym 145789 $abc$46512$n3887
.sym 145790 lm32_cpu.interrupt_unit.csr[0]
.sym 145791 lm32_cpu.interrupt_unit.csr[2]
.sym 145792 $abc$46512$n4502
.sym 145794 $abc$46512$n4481_1
.sym 145795 $abc$46512$n6964
.sym 145796 lm32_cpu.interrupt_unit.csr[2]
.sym 145797 lm32_cpu.interrupt_unit.csr[0]
.sym 145798 $abc$46512$n4993
.sym 145799 $abc$46512$n4994
.sym 145800 $abc$46512$n3887
.sym 145802 lm32_cpu.interrupt_unit.csr[2]
.sym 145803 lm32_cpu.interrupt_unit.csr[0]
.sym 145804 lm32_cpu.interrupt_unit.csr[1]
.sym 145806 lm32_cpu.store_operand_x[18]
.sym 145807 lm32_cpu.store_operand_x[2]
.sym 145808 lm32_cpu.size_x[0]
.sym 145809 lm32_cpu.size_x[1]
.sym 145810 lm32_cpu.eba[0]
.sym 145811 lm32_cpu.branch_target_x[7]
.sym 145812 $abc$46512$n5252
.sym 145814 lm32_cpu.store_operand_x[16]
.sym 145815 lm32_cpu.store_operand_x[0]
.sym 145816 lm32_cpu.size_x[0]
.sym 145817 lm32_cpu.size_x[1]
.sym 145818 $abc$46512$n3614
.sym 145819 lm32_cpu.interrupt_unit.im[2]
.sym 145820 $abc$46512$n3615
.sym 145821 lm32_cpu.interrupt_unit.ie_csr_read_data
.sym 145822 $abc$46512$n6035
.sym 145823 $abc$46512$n4998_1
.sym 145824 $abc$46512$n4991
.sym 145826 lm32_cpu.interrupt_unit.csr[2]
.sym 145827 lm32_cpu.interrupt_unit.csr[1]
.sym 145828 lm32_cpu.interrupt_unit.csr[0]
.sym 145830 $abc$46512$n4740
.sym 145831 $abc$46512$n4743
.sym 145832 lm32_cpu.x_result[20]
.sym 145833 $abc$46512$n6783_1
.sym 145834 lm32_cpu.m_result_sel_compare_m
.sym 145835 lm32_cpu.operand_m[31]
.sym 145838 csrbank2_ev_enable0_w
.sym 145839 basesoc_timer0_zero_pending
.sym 145840 lm32_cpu.interrupt_unit.im[1]
.sym 145842 lm32_cpu.x_result[29]
.sym 145846 lm32_cpu.load_store_unit.store_data_x[15]
.sym 145850 $abc$46512$n4508
.sym 145851 lm32_cpu.size_x[1]
.sym 145852 $abc$46512$n4487_1
.sym 145853 lm32_cpu.size_x[0]
.sym 145854 $abc$46512$n4465
.sym 145855 csrbank2_ev_enable0_w
.sym 145856 basesoc_timer0_zero_pending
.sym 145858 $abc$46512$n4097
.sym 145859 $abc$46512$n3649
.sym 145862 lm32_cpu.x_result[3]
.sym 145863 $abc$46512$n4430_1
.sym 145864 $abc$46512$n3624
.sym 145866 lm32_cpu.x_result[3]
.sym 145867 $abc$46512$n4892_1
.sym 145868 $abc$46512$n6783_1
.sym 145870 lm32_cpu.pc_m[16]
.sym 145871 lm32_cpu.memop_pc_w[16]
.sym 145872 lm32_cpu.data_bus_error_exception_m
.sym 145874 $abc$46512$n3921
.sym 145875 $abc$46512$n3917
.sym 145876 lm32_cpu.x_result[29]
.sym 145877 $abc$46512$n3624
.sym 145878 lm32_cpu.pc_m[16]
.sym 145882 lm32_cpu.operand_m[29]
.sym 145883 lm32_cpu.m_result_sel_compare_m
.sym 145884 $abc$46512$n3649
.sym 145886 $abc$46512$n4649
.sym 145887 $abc$46512$n4651
.sym 145888 lm32_cpu.x_result[29]
.sym 145889 $abc$46512$n6783_1
.sym 145890 lm32_cpu.operand_m[29]
.sym 145891 lm32_cpu.m_result_sel_compare_m
.sym 145892 $abc$46512$n3641
.sym 145894 lm32_cpu.sign_extend_x
.sym 145898 $abc$46512$n4056_1
.sym 145899 $abc$46512$n4052_1
.sym 145900 lm32_cpu.x_result[22]
.sym 145901 $abc$46512$n3624
.sym 145902 lm32_cpu.x_result[22]
.sym 145906 lm32_cpu.size_x[1]
.sym 145910 lm32_cpu.x_result[3]
.sym 145914 lm32_cpu.operand_m[22]
.sym 145915 lm32_cpu.m_result_sel_compare_m
.sym 145916 $abc$46512$n3641
.sym 145918 $abc$46512$n4720
.sym 145919 $abc$46512$n4722
.sym 145920 lm32_cpu.x_result[22]
.sym 145921 $abc$46512$n6783_1
.sym 145922 lm32_cpu.operand_m[22]
.sym 145923 lm32_cpu.m_result_sel_compare_m
.sym 145924 $abc$46512$n3649
.sym 145926 $abc$46512$n4436_1
.sym 145927 $abc$46512$n4893_1
.sym 145928 $abc$46512$n3649
.sym 145930 lm32_cpu.m_result_sel_compare_m
.sym 145931 lm32_cpu.operand_m[8]
.sym 145932 $abc$46512$n4850_1
.sym 145933 $abc$46512$n3649
.sym 145934 lm32_cpu.m_result_sel_compare_m
.sym 145935 lm32_cpu.operand_m[12]
.sym 145936 lm32_cpu.x_result[12]
.sym 145937 $abc$46512$n3624
.sym 145938 $abc$46512$n6908_1
.sym 145939 $abc$46512$n6909_1
.sym 145940 $abc$46512$n3641
.sym 145941 $abc$46512$n3624
.sym 145942 $abc$46512$n4436_1
.sym 145943 $abc$46512$n4431_1
.sym 145944 $abc$46512$n3874
.sym 145946 lm32_cpu.m_result_sel_compare_m
.sym 145947 lm32_cpu.operand_m[22]
.sym 145948 $abc$46512$n5310_1
.sym 145949 lm32_cpu.load_store_unit.exception_m
.sym 145950 lm32_cpu.x_result[2]
.sym 145951 $abc$46512$n4450
.sym 145952 $abc$46512$n3624
.sym 145954 $abc$46512$n3875
.sym 145955 $abc$46512$n3874
.sym 145956 $abc$46512$n3851
.sym 145958 lm32_cpu.m_result_sel_compare_m
.sym 145959 lm32_cpu.operand_m[3]
.sym 145965 lm32_cpu.load_store_unit.exception_m
.sym 145966 $abc$46512$n6359
.sym 145967 $abc$46512$n3589
.sym 145968 $abc$46512$n6366
.sym 145970 lm32_cpu.operand_m[3]
.sym 145981 $abc$46512$n5310_1
.sym 145982 lm32_cpu.operand_m[9]
.sym 145986 lm32_cpu.w_result_sel_load_w
.sym 145987 lm32_cpu.operand_w[10]
.sym 145988 $abc$46512$n4209
.sym 145989 $abc$46512$n4290_1
.sym 145990 $abc$46512$n5272_1
.sym 145991 $abc$46512$n4436_1
.sym 145992 lm32_cpu.load_store_unit.exception_m
.sym 145994 lm32_cpu.load_store_unit.wb_data_m[26]
.sym 145998 lm32_cpu.w_result_sel_load_w
.sym 145999 lm32_cpu.operand_w[11]
.sym 146000 $abc$46512$n4209
.sym 146001 $abc$46512$n4270_1
.sym 146002 lm32_cpu.w_result_sel_load_w
.sym 146003 lm32_cpu.operand_w[14]
.sym 146004 $abc$46512$n4209
.sym 146005 $abc$46512$n4210_1
.sym 146006 $abc$46512$n4894_1
.sym 146007 lm32_cpu.w_result[3]
.sym 146008 $abc$46512$n4614
.sym 146010 $abc$46512$n4435_1
.sym 146011 lm32_cpu.w_result[3]
.sym 146012 $abc$46512$n6797
.sym 146014 $abc$46512$n6377_1
.sym 146015 $abc$46512$n3589
.sym 146016 $abc$46512$n6384
.sym 146018 lm32_cpu.load_store_unit.wb_data_m[30]
.sym 146022 slave_sel_r[2]
.sym 146023 spiflash_sr[0]
.sym 146024 slave_sel_r[1]
.sym 146025 basesoc_bus_wishbone_dat_r[0]
.sym 146026 $abc$46512$n3364
.sym 146030 $abc$46512$n4190_1
.sym 146031 lm32_cpu.load_store_unit.data_w[14]
.sym 146032 $abc$46512$n3865_1
.sym 146033 lm32_cpu.load_store_unit.data_w[30]
.sym 146034 $abc$46512$n4190_1
.sym 146035 lm32_cpu.load_store_unit.data_w[11]
.sym 146036 $abc$46512$n3865_1
.sym 146037 lm32_cpu.load_store_unit.data_w[27]
.sym 146038 $abc$46512$n6332_1
.sym 146039 $abc$46512$n3589
.sym 146040 $abc$46512$n6339_1
.sym 146042 lm32_cpu.instruction_unit.i_adr_o[3]
.sym 146043 lm32_cpu.load_store_unit.d_adr_o[3]
.sym 146044 grant
.sym 146046 $abc$46512$n4373_1
.sym 146047 $abc$46512$n4372_1
.sym 146048 lm32_cpu.operand_w[6]
.sym 146049 lm32_cpu.w_result_sel_load_w
.sym 146050 $abc$46512$n4190_1
.sym 146051 lm32_cpu.load_store_unit.data_w[10]
.sym 146052 $abc$46512$n3865_1
.sym 146053 lm32_cpu.load_store_unit.data_w[26]
.sym 146054 sram_bus_dat_w[4]
.sym 146058 $abc$46512$n5188
.sym 146059 lm32_cpu.write_idx_w[2]
.sym 146060 lm32_cpu.write_idx_w[0]
.sym 146061 $abc$46512$n5184
.sym 146062 sram_bus_dat_w[3]
.sym 146066 $abc$46512$n5186
.sym 146067 lm32_cpu.write_idx_w[1]
.sym 146068 $abc$46512$n3749_1
.sym 146069 $abc$46512$n3741_1
.sym 146073 lm32_cpu.load_store_unit.data_w[27]
.sym 146077 $abc$46512$n328
.sym 146081 spiflash_bus_adr[8]
.sym 146082 $abc$46512$n5190
.sym 146083 lm32_cpu.write_idx_w[3]
.sym 146084 $abc$46512$n5192
.sym 146085 lm32_cpu.write_idx_w[4]
.sym 146086 spiflash_sr[1]
.sym 146090 spiflash_sr[2]
.sym 146094 spiflash_sr[3]
.sym 146098 slave_sel_r[2]
.sym 146099 spiflash_sr[5]
.sym 146100 slave_sel_r[1]
.sym 146101 basesoc_bus_wishbone_dat_r[5]
.sym 146102 spiflash_sr[6]
.sym 146106 slave_sel_r[2]
.sym 146107 spiflash_sr[2]
.sym 146108 slave_sel_r[1]
.sym 146109 basesoc_bus_wishbone_dat_r[2]
.sym 146110 spiflash_sr[4]
.sym 146114 spiflash_sr[5]
.sym 146121 slave_sel_r[1]
.sym 146125 basesoc_bus_wishbone_dat_r[2]
.sym 146126 lm32_cpu.load_store_unit.d_dat_o[15]
.sym 146133 $abc$46512$n2789
.sym 146134 grant
.sym 146135 lm32_cpu.load_store_unit.d_dat_o[17]
.sym 146142 lm32_cpu.load_store_unit.d_dat_o[17]
.sym 146146 basesoc_bus_wishbone_dat_r[7]
.sym 146147 slave_sel_r[1]
.sym 146148 spiflash_sr[7]
.sym 146149 slave_sel_r[2]
.sym 146150 sram_bus_dat_w[2]
.sym 146170 $abc$46512$n5886_1
.sym 146171 $abc$46512$n5887
.sym 146172 $abc$46512$n7027_1
.sym 146173 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 146177 $abc$46512$n6658
.sym 146182 $abc$46512$n5088
.sym 146183 $abc$46512$n3727_1
.sym 146184 sram_bus_adr[2]
.sym 146185 sram_bus_we
.sym 146186 $abc$46512$n3727_1
.sym 146187 basesoc_uart_rx_pending
.sym 146188 csrbank3_ev_enable0_w[1]
.sym 146189 $abc$46512$n5039_1
.sym 146190 csrbank3_ev_enable0_w[0]
.sym 146191 $abc$46512$n5095
.sym 146192 sram_bus_adr[2]
.sym 146193 $abc$46512$n7002_1
.sym 146194 $abc$46512$n7000_1
.sym 146195 basesoc_uart_tx_pending
.sym 146196 sram_bus_adr[2]
.sym 146197 $abc$46512$n3727_1
.sym 146198 $abc$46512$n5801_1
.sym 146199 $abc$46512$n5795_1
.sym 146200 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 146202 interface0_bank_bus_dat_r[7]
.sym 146203 interface2_bank_bus_dat_r[7]
.sym 146204 interface3_bank_bus_dat_r[7]
.sym 146205 interface4_bank_bus_dat_r[7]
.sym 146206 csrbank3_ev_enable0_w[1]
.sym 146207 basesoc_uart_rx_pending
.sym 146208 csrbank3_ev_enable0_w[0]
.sym 146209 basesoc_uart_tx_pending
.sym 146210 $abc$46512$n7003_1
.sym 146211 $abc$46512$n7001_1
.sym 146212 $abc$46512$n5088
.sym 146214 sram_bus_we
.sym 146215 $abc$46512$n5088
.sym 146216 $abc$46512$n5095
.sym 146217 sys_rst
.sym 146218 sram_bus_adr[2]
.sym 146219 sram_bus_adr[4]
.sym 146220 $abc$46512$n5039_1
.sym 146221 sram_bus_adr[3]
.sym 146222 sram_bus_adr[4]
.sym 146223 $abc$46512$n5113_1
.sym 146224 $abc$46512$n3725_1
.sym 146225 sys_rst
.sym 146226 sram_bus_dat_w[1]
.sym 146230 $abc$46512$n5039_1
.sym 146231 sram_bus_adr[2]
.sym 146234 sram_bus_adr[3]
.sym 146235 $abc$46512$n3726_1
.sym 146238 csrbank2_load0_w[0]
.sym 146239 $abc$46512$n5032_1
.sym 146240 csrbank2_ev_enable0_w
.sym 146241 sram_bus_adr[4]
.sym 146242 sram_bus_dat_w[0]
.sym 146246 basesoc_timer0_zero_trigger
.sym 146247 $abc$46512$n5933_1
.sym 146248 csrbank2_load1_w[0]
.sym 146249 $abc$46512$n5117_1
.sym 146250 sram_bus_adr[2]
.sym 146251 sram_bus_adr[3]
.sym 146252 $abc$46512$n5039_1
.sym 146254 sram_bus_dat_w[0]
.sym 146258 sram_bus_adr[4]
.sym 146259 $abc$46512$n5035_1
.sym 146262 sram_bus_adr[4]
.sym 146263 sram_bus_adr[2]
.sym 146264 $abc$46512$n5036_1
.sym 146265 sram_bus_adr[3]
.sym 146266 $abc$46512$n5123_1
.sym 146267 $abc$46512$n5113_1
.sym 146268 sys_rst
.sym 146270 sram_bus_adr[3]
.sym 146271 sram_bus_adr[2]
.sym 146272 $abc$46512$n3727_1
.sym 146274 sram_bus_adr[4]
.sym 146275 $abc$46512$n5032_1
.sym 146278 csrbank2_en0_w
.sym 146279 $abc$46512$n5134_1
.sym 146280 csrbank2_reload1_w[0]
.sym 146281 $abc$46512$n5127_1
.sym 146282 sram_bus_adr[4]
.sym 146283 $abc$46512$n5113_1
.sym 146284 $abc$46512$n5134_1
.sym 146285 sys_rst
.sym 146286 sram_bus_dat_w[0]
.sym 146290 sram_bus_adr[4]
.sym 146291 $abc$46512$n5127_1
.sym 146297 basesoc_timer0_value[1]
.sym 146298 sram_bus_dat_w[5]
.sym 146302 $abc$46512$n5117_1
.sym 146303 $abc$46512$n5113_1
.sym 146304 sys_rst
.sym 146306 csrbank2_reload1_w[0]
.sym 146307 $abc$46512$n6820
.sym 146308 basesoc_timer0_zero_trigger
.sym 146310 sram_bus_dat_w[0]
.sym 146314 sram_bus_dat_w[5]
.sym 146321 csrbank2_load3_w[6]
.sym 146322 sram_bus_dat_w[7]
.sym 146326 sram_bus_dat_w[6]
.sym 146330 sram_bus_dat_w[3]
.sym 146338 sram_bus_dat_w[1]
.sym 146342 $abc$46512$n5113_1
.sym 146343 $abc$46512$n5129_1
.sym 146344 sys_rst
.sym 146346 sram_bus_dat_w[4]
.sym 146350 sys_rst
.sym 146351 sram_bus_dat_w[3]
.sym 146354 sram_bus_dat_w[2]
.sym 146358 csrbank2_reload2_w[1]
.sym 146359 $abc$46512$n6847
.sym 146360 basesoc_timer0_zero_trigger
.sym 146362 $abc$46512$n5126_1
.sym 146363 $abc$46512$n5113_1
.sym 146364 sys_rst
.sym 146370 $abc$46512$n5129_1
.sym 146371 csrbank2_reload2_w[1]
.sym 146382 sram_bus_dat_w[1]
.sym 146386 sram_bus_dat_w[6]
.sym 146390 sram_bus_dat_w[3]
.sym 146402 sram_bus_dat_w[2]
.sym 146430 sram_bus_dat_w[6]
.sym 146434 sram_bus_dat_w[1]
.sym 146461 lm32_cpu.operand_1_x[13]
.sym 146469 lm32_cpu.operand_1_x[26]
.sym 146470 lm32_cpu.sexth_result_x[2]
.sym 146471 lm32_cpu.operand_1_x[2]
.sym 146474 lm32_cpu.logic_op_x[3]
.sym 146475 lm32_cpu.logic_op_x[1]
.sym 146476 lm32_cpu.x_result_sel_sext_x
.sym 146477 lm32_cpu.operand_1_x[3]
.sym 146478 lm32_cpu.sexth_result_x[3]
.sym 146479 $abc$46512$n4440_1
.sym 146480 lm32_cpu.x_result_sel_mc_arith_x
.sym 146481 lm32_cpu.x_result_sel_sext_x
.sym 146482 lm32_cpu.sexth_result_x[2]
.sym 146483 lm32_cpu.operand_1_x[2]
.sym 146486 lm32_cpu.sexth_result_x[2]
.sym 146487 lm32_cpu.x_result_sel_sext_x
.sym 146488 $abc$46512$n6963_1
.sym 146489 lm32_cpu.x_result_sel_csr_x
.sym 146490 lm32_cpu.logic_op_x[2]
.sym 146491 lm32_cpu.logic_op_x[0]
.sym 146492 lm32_cpu.operand_1_x[3]
.sym 146494 lm32_cpu.mc_arithmetic.operand_0_d[3]
.sym 146498 $abc$46512$n4442_1
.sym 146499 lm32_cpu.sexth_result_x[3]
.sym 146500 $abc$46512$n4439_1
.sym 146501 $abc$46512$n4441_1
.sym 146503 lm32_cpu.adder_op_x
.sym 146507 lm32_cpu.operand_1_x[0]
.sym 146508 lm32_cpu.sexth_result_x[0]
.sym 146509 lm32_cpu.adder_op_x
.sym 146511 lm32_cpu.operand_1_x[1]
.sym 146512 lm32_cpu.sexth_result_x[1]
.sym 146513 $auto$alumacc.cc:474:replace_alu$4522.C[1]
.sym 146515 lm32_cpu.operand_1_x[2]
.sym 146516 lm32_cpu.sexth_result_x[2]
.sym 146517 $auto$alumacc.cc:474:replace_alu$4522.C[2]
.sym 146519 lm32_cpu.operand_1_x[3]
.sym 146520 lm32_cpu.sexth_result_x[3]
.sym 146521 $auto$alumacc.cc:474:replace_alu$4522.C[3]
.sym 146523 lm32_cpu.operand_1_x[4]
.sym 146524 lm32_cpu.sexth_result_x[4]
.sym 146525 $auto$alumacc.cc:474:replace_alu$4522.C[4]
.sym 146527 lm32_cpu.operand_1_x[5]
.sym 146528 lm32_cpu.sexth_result_x[5]
.sym 146529 $auto$alumacc.cc:474:replace_alu$4522.C[5]
.sym 146531 lm32_cpu.operand_1_x[6]
.sym 146532 lm32_cpu.sexth_result_x[6]
.sym 146533 $auto$alumacc.cc:474:replace_alu$4522.C[6]
.sym 146535 lm32_cpu.operand_1_x[7]
.sym 146536 lm32_cpu.sexth_result_x[7]
.sym 146537 $auto$alumacc.cc:474:replace_alu$4522.C[7]
.sym 146539 lm32_cpu.operand_1_x[8]
.sym 146540 lm32_cpu.sexth_result_x[8]
.sym 146541 $auto$alumacc.cc:474:replace_alu$4522.C[8]
.sym 146543 lm32_cpu.operand_1_x[9]
.sym 146544 lm32_cpu.sexth_result_x[9]
.sym 146545 $auto$alumacc.cc:474:replace_alu$4522.C[9]
.sym 146547 lm32_cpu.operand_1_x[10]
.sym 146548 lm32_cpu.sexth_result_x[10]
.sym 146549 $auto$alumacc.cc:474:replace_alu$4522.C[10]
.sym 146551 lm32_cpu.operand_1_x[11]
.sym 146552 lm32_cpu.sexth_result_x[11]
.sym 146553 $auto$alumacc.cc:474:replace_alu$4522.C[11]
.sym 146555 lm32_cpu.operand_1_x[12]
.sym 146556 lm32_cpu.sexth_result_x[12]
.sym 146557 $auto$alumacc.cc:474:replace_alu$4522.C[12]
.sym 146559 lm32_cpu.operand_1_x[13]
.sym 146560 lm32_cpu.sexth_result_x[13]
.sym 146561 $auto$alumacc.cc:474:replace_alu$4522.C[13]
.sym 146563 lm32_cpu.operand_1_x[14]
.sym 146564 lm32_cpu.sexth_result_x[14]
.sym 146565 $auto$alumacc.cc:474:replace_alu$4522.C[14]
.sym 146567 lm32_cpu.operand_1_x[15]
.sym 146568 lm32_cpu.sexth_result_x[31]
.sym 146569 $auto$alumacc.cc:474:replace_alu$4522.C[15]
.sym 146571 lm32_cpu.operand_1_x[16]
.sym 146572 lm32_cpu.operand_0_x[16]
.sym 146573 $auto$alumacc.cc:474:replace_alu$4522.C[16]
.sym 146575 lm32_cpu.operand_1_x[17]
.sym 146576 lm32_cpu.operand_0_x[17]
.sym 146577 $auto$alumacc.cc:474:replace_alu$4522.C[17]
.sym 146579 lm32_cpu.operand_1_x[18]
.sym 146580 lm32_cpu.operand_0_x[18]
.sym 146581 $auto$alumacc.cc:474:replace_alu$4522.C[18]
.sym 146583 lm32_cpu.operand_1_x[19]
.sym 146584 lm32_cpu.operand_0_x[19]
.sym 146585 $auto$alumacc.cc:474:replace_alu$4522.C[19]
.sym 146587 lm32_cpu.operand_1_x[20]
.sym 146588 lm32_cpu.operand_0_x[20]
.sym 146589 $auto$alumacc.cc:474:replace_alu$4522.C[20]
.sym 146591 lm32_cpu.operand_1_x[21]
.sym 146592 lm32_cpu.operand_0_x[21]
.sym 146593 $auto$alumacc.cc:474:replace_alu$4522.C[21]
.sym 146595 lm32_cpu.operand_1_x[22]
.sym 146596 lm32_cpu.operand_0_x[22]
.sym 146597 $auto$alumacc.cc:474:replace_alu$4522.C[22]
.sym 146599 lm32_cpu.operand_1_x[23]
.sym 146600 lm32_cpu.operand_0_x[23]
.sym 146601 $auto$alumacc.cc:474:replace_alu$4522.C[23]
.sym 146603 lm32_cpu.operand_1_x[24]
.sym 146604 lm32_cpu.operand_0_x[24]
.sym 146605 $auto$alumacc.cc:474:replace_alu$4522.C[24]
.sym 146607 lm32_cpu.operand_1_x[25]
.sym 146608 lm32_cpu.operand_0_x[25]
.sym 146609 $auto$alumacc.cc:474:replace_alu$4522.C[25]
.sym 146611 lm32_cpu.operand_1_x[26]
.sym 146612 lm32_cpu.operand_0_x[26]
.sym 146613 $auto$alumacc.cc:474:replace_alu$4522.C[26]
.sym 146615 lm32_cpu.operand_1_x[27]
.sym 146616 lm32_cpu.operand_0_x[27]
.sym 146617 $auto$alumacc.cc:474:replace_alu$4522.C[27]
.sym 146619 lm32_cpu.operand_1_x[28]
.sym 146620 lm32_cpu.operand_0_x[28]
.sym 146621 $auto$alumacc.cc:474:replace_alu$4522.C[28]
.sym 146623 lm32_cpu.operand_1_x[29]
.sym 146624 lm32_cpu.operand_0_x[29]
.sym 146625 $auto$alumacc.cc:474:replace_alu$4522.C[29]
.sym 146627 lm32_cpu.operand_1_x[30]
.sym 146628 lm32_cpu.operand_0_x[30]
.sym 146629 $auto$alumacc.cc:474:replace_alu$4522.C[30]
.sym 146631 lm32_cpu.operand_1_x[31]
.sym 146632 lm32_cpu.operand_0_x[31]
.sym 146633 $auto$alumacc.cc:474:replace_alu$4522.C[31]
.sym 146637 $nextpnr_ICESTORM_LC_38$I3
.sym 146638 lm32_cpu.operand_0_x[27]
.sym 146639 lm32_cpu.operand_1_x[27]
.sym 146642 lm32_cpu.adder.addsub.tmp_subResult[20]
.sym 146643 lm32_cpu.adder.addsub.tmp_addResult[20]
.sym 146644 lm32_cpu.adder_op_x_n
.sym 146645 lm32_cpu.x_result_sel_add_x
.sym 146646 lm32_cpu.operand_1_x[30]
.sym 146647 lm32_cpu.operand_0_x[30]
.sym 146650 lm32_cpu.operand_0_x[28]
.sym 146651 lm32_cpu.operand_1_x[28]
.sym 146654 lm32_cpu.operand_1_x[28]
.sym 146655 lm32_cpu.operand_0_x[28]
.sym 146658 lm32_cpu.adder.addsub.tmp_subResult[30]
.sym 146659 lm32_cpu.adder.addsub.tmp_addResult[30]
.sym 146660 lm32_cpu.adder_op_x_n
.sym 146662 lm32_cpu.operand_1_x[24]
.sym 146666 lm32_cpu.logic_op_x[2]
.sym 146667 lm32_cpu.logic_op_x[3]
.sym 146668 lm32_cpu.operand_1_x[29]
.sym 146669 lm32_cpu.operand_0_x[29]
.sym 146670 lm32_cpu.operand_0_x[30]
.sym 146671 lm32_cpu.operand_1_x[30]
.sym 146674 lm32_cpu.logic_op_x[0]
.sym 146675 lm32_cpu.logic_op_x[1]
.sym 146676 lm32_cpu.operand_1_x[29]
.sym 146677 $abc$46512$n6808_1
.sym 146678 $abc$46512$n6809
.sym 146679 lm32_cpu.mc_result_x[29]
.sym 146680 lm32_cpu.x_result_sel_sext_x
.sym 146681 lm32_cpu.x_result_sel_mc_arith_x
.sym 146682 lm32_cpu.adder.addsub.tmp_subResult[31]
.sym 146683 lm32_cpu.adder.addsub.tmp_addResult[31]
.sym 146684 lm32_cpu.adder_op_x_n
.sym 146686 lm32_cpu.operand_1_x[31]
.sym 146687 lm32_cpu.operand_0_x[31]
.sym 146690 lm32_cpu.operand_1_x[26]
.sym 146694 lm32_cpu.mc_arithmetic.operand_1_d[29]
.sym 146698 lm32_cpu.bypass_data_1[9]
.sym 146699 $abc$46512$n4663
.sym 146700 $abc$46512$n4843_1
.sym 146702 lm32_cpu.mc_arithmetic.operand_1_d[24]
.sym 146706 $abc$46512$n6806
.sym 146707 $abc$46512$n3912
.sym 146708 lm32_cpu.x_result_sel_add_x
.sym 146710 lm32_cpu.bypass_data_1[8]
.sym 146711 $abc$46512$n4663
.sym 146712 $abc$46512$n4852_1
.sym 146714 $abc$46512$n4663
.sym 146715 lm32_cpu.bypass_data_1[18]
.sym 146716 $abc$46512$n4763
.sym 146718 $abc$46512$n3878
.sym 146719 $abc$46512$n6865_1
.sym 146720 $abc$46512$n4103
.sym 146721 $abc$46512$n4106
.sym 146722 lm32_cpu.mc_arithmetic.operand_0_d[26]
.sym 146726 lm32_cpu.bypass_data_1[30]
.sym 146730 lm32_cpu.bypass_data_1[13]
.sym 146731 $abc$46512$n4663
.sym 146732 $abc$46512$n4807_1
.sym 146734 $abc$46512$n4663
.sym 146735 lm32_cpu.bypass_data_1[26]
.sym 146736 $abc$46512$n4684
.sym 146738 lm32_cpu.bypass_data_1[18]
.sym 146742 $abc$46512$n4812_1
.sym 146743 $abc$46512$n4817_1
.sym 146746 lm32_cpu.x_result_sel_add_d
.sym 146750 lm32_cpu.bypass_data_1[8]
.sym 146754 $abc$46512$n6801_1
.sym 146755 $abc$46512$n3890
.sym 146756 lm32_cpu.x_result_sel_add_x
.sym 146758 lm32_cpu.x_result[8]
.sym 146759 $abc$46512$n4849_1
.sym 146760 $abc$46512$n6783_1
.sym 146762 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 146766 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 146770 lm32_cpu.x_result[31]
.sym 146771 $abc$46512$n4612
.sym 146772 $abc$46512$n6783_1
.sym 146774 $abc$46512$n4503_1
.sym 146775 $abc$46512$n4500
.sym 146776 $abc$46512$n4508
.sym 146777 lm32_cpu.x_result_sel_add_x
.sym 146778 $abc$46512$n4910_1
.sym 146779 lm32_cpu.x_result[1]
.sym 146780 $abc$46512$n6783_1
.sym 146782 $abc$46512$n4482
.sym 146783 $abc$46512$n6966
.sym 146784 $abc$46512$n4487_1
.sym 146785 lm32_cpu.x_result_sel_add_x
.sym 146786 lm32_cpu.store_operand_x[0]
.sym 146787 lm32_cpu.store_operand_x[8]
.sym 146788 lm32_cpu.size_x[1]
.sym 146790 lm32_cpu.bypass_data_1[20]
.sym 146794 storage_1[0][1]
.sym 146795 storage_1[8][1]
.sym 146796 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 146797 $abc$46512$n7008_1
.sym 146798 lm32_cpu.bypass_data_1[16]
.sym 146802 lm32_cpu.bypass_data_1[17]
.sym 146806 lm32_cpu.x_result[12]
.sym 146807 $abc$46512$n6989_1
.sym 146808 $abc$46512$n6783_1
.sym 146809 $abc$46512$n4663
.sym 146810 lm32_cpu.bypass_data_1[0]
.sym 146814 $abc$46512$n5823
.sym 146815 $abc$46512$n5824
.sym 146816 $abc$46512$n7009_1
.sym 146817 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 146818 lm32_cpu.x_result[0]
.sym 146819 $abc$46512$n4918_1
.sym 146820 $abc$46512$n6783_1
.sym 146822 lm32_cpu.x_result[0]
.sym 146823 $abc$46512$n4492
.sym 146824 $abc$46512$n3891
.sym 146825 $abc$46512$n3624
.sym 146826 lm32_cpu.eba[4]
.sym 146827 lm32_cpu.branch_target_x[11]
.sym 146828 $abc$46512$n5252
.sym 146830 lm32_cpu.eba[17]
.sym 146831 lm32_cpu.branch_target_x[24]
.sym 146832 $abc$46512$n5252
.sym 146834 lm32_cpu.x_result[1]
.sym 146835 $abc$46512$n4470
.sym 146836 $abc$46512$n3891
.sym 146837 $abc$46512$n3624
.sym 146838 lm32_cpu.eba[5]
.sym 146839 lm32_cpu.branch_target_x[12]
.sym 146840 $abc$46512$n5252
.sym 146842 lm32_cpu.eba[14]
.sym 146843 lm32_cpu.branch_target_x[21]
.sym 146844 $abc$46512$n5252
.sym 146846 lm32_cpu.x_result[31]
.sym 146847 $abc$46512$n3850_1
.sym 146848 $abc$46512$n3624
.sym 146850 lm32_cpu.store_operand_x[17]
.sym 146851 lm32_cpu.store_operand_x[1]
.sym 146852 lm32_cpu.size_x[0]
.sym 146853 lm32_cpu.size_x[1]
.sym 146854 $abc$46512$n4640
.sym 146855 $abc$46512$n4642
.sym 146856 lm32_cpu.x_result[30]
.sym 146857 $abc$46512$n6783_1
.sym 146858 lm32_cpu.x_result[1]
.sym 146862 lm32_cpu.x_result[31]
.sym 146866 $abc$46512$n4508
.sym 146867 lm32_cpu.size_x[1]
.sym 146868 lm32_cpu.size_x[0]
.sym 146869 $abc$46512$n4487_1
.sym 146870 lm32_cpu.x_result[0]
.sym 146874 $abc$46512$n4508
.sym 146875 $abc$46512$n4487_1
.sym 146876 lm32_cpu.size_x[0]
.sym 146877 lm32_cpu.size_x[1]
.sym 146878 $abc$46512$n6861_1
.sym 146879 lm32_cpu.x_result[20]
.sym 146880 $abc$46512$n3624
.sym 146882 lm32_cpu.operand_m[0]
.sym 146883 lm32_cpu.condition_met_m
.sym 146884 lm32_cpu.m_result_sel_compare_m
.sym 146886 lm32_cpu.operand_m[30]
.sym 146887 lm32_cpu.m_result_sel_compare_m
.sym 146888 $abc$46512$n3649
.sym 146890 lm32_cpu.eba[3]
.sym 146891 lm32_cpu.branch_target_x[10]
.sym 146892 $abc$46512$n5252
.sym 146897 lm32_cpu.operand_m[29]
.sym 146898 lm32_cpu.store_operand_x[23]
.sym 146899 lm32_cpu.store_operand_x[7]
.sym 146900 lm32_cpu.size_x[0]
.sym 146901 lm32_cpu.size_x[1]
.sym 146902 $abc$46512$n3903
.sym 146903 $abc$46512$n3898
.sym 146904 lm32_cpu.x_result[30]
.sym 146905 $abc$46512$n3624
.sym 146906 lm32_cpu.x_result[30]
.sym 146910 lm32_cpu.store_operand_x[20]
.sym 146911 lm32_cpu.store_operand_x[4]
.sym 146912 lm32_cpu.size_x[0]
.sym 146913 lm32_cpu.size_x[1]
.sym 146914 lm32_cpu.operand_m[30]
.sym 146915 lm32_cpu.m_result_sel_compare_m
.sym 146916 $abc$46512$n3641
.sym 146918 lm32_cpu.store_operand_x[4]
.sym 146919 lm32_cpu.store_operand_x[12]
.sym 146920 lm32_cpu.size_x[1]
.sym 146925 lm32_cpu.eba[15]
.sym 146926 lm32_cpu.x_result[12]
.sym 146927 $abc$46512$n6989_1
.sym 146928 $abc$46512$n6783_1
.sym 146933 lm32_cpu.size_x[0]
.sym 146937 lm32_cpu.size_x[0]
.sym 146938 lm32_cpu.bypass_data_1[23]
.sym 146942 lm32_cpu.bypass_data_1[4]
.sym 146949 lm32_cpu.operand_m[10]
.sym 146950 lm32_cpu.m_result_sel_compare_m
.sym 146951 lm32_cpu.operand_m[5]
.sym 146954 lm32_cpu.m_result_sel_compare_m
.sym 146955 lm32_cpu.operand_m[1]
.sym 146956 $abc$46512$n4471_1
.sym 146957 $abc$46512$n3874
.sym 146958 lm32_cpu.w_result[10]
.sym 146959 $abc$46512$n6923_1
.sym 146960 $abc$46512$n6797
.sym 146962 $abc$46512$n4396_1
.sym 146963 $abc$46512$n3641
.sym 146964 $abc$46512$n4391_1
.sym 146966 lm32_cpu.operand_m[10]
.sym 146970 lm32_cpu.m_result_sel_compare_m
.sym 146971 lm32_cpu.operand_m[10]
.sym 146972 $abc$46512$n4614
.sym 146973 $abc$46512$n3649
.sym 146974 $abc$46512$n4833_1
.sym 146975 lm32_cpu.w_result[10]
.sym 146976 $abc$46512$n6992_1
.sym 146977 $abc$46512$n3649
.sym 146978 lm32_cpu.operand_m[22]
.sym 146982 shared_dat_r[6]
.sym 146989 $abc$46512$n6923_1
.sym 146990 lm32_cpu.w_result[11]
.sym 146991 $abc$46512$n6990_1
.sym 146992 $abc$46512$n4824_1
.sym 146993 $abc$46512$n3649
.sym 146994 shared_dat_r[12]
.sym 146998 $abc$46512$n4797
.sym 146999 lm32_cpu.w_result[14]
.sym 147000 $abc$46512$n3649
.sym 147001 $abc$46512$n4614
.sym 147005 lm32_cpu.operand_m[8]
.sym 147006 lm32_cpu.w_result[11]
.sym 147007 $abc$46512$n6915_1
.sym 147008 $abc$46512$n6797
.sym 147010 lm32_cpu.w_result[14]
.sym 147011 $abc$46512$n6891_1
.sym 147012 $abc$46512$n6797
.sym 147014 $abc$46512$n4375_1
.sym 147015 lm32_cpu.w_result[6]
.sym 147016 $abc$46512$n6797
.sym 147018 lm32_cpu.pc_m[20]
.sym 147019 lm32_cpu.memop_pc_w[20]
.sym 147020 lm32_cpu.data_bus_error_exception_m
.sym 147022 lm32_cpu.pc_x[29]
.sym 147029 $abc$46512$n6321_1
.sym 147030 $abc$46512$n4354_1
.sym 147031 $abc$46512$n4350_1
.sym 147032 $abc$46512$n4355_1
.sym 147033 $abc$46512$n3641
.sym 147034 $abc$46512$n6368
.sym 147035 $abc$46512$n3589
.sym 147036 $abc$46512$n6375_1
.sym 147038 $abc$46512$n4869_1
.sym 147039 lm32_cpu.w_result[6]
.sym 147040 $abc$46512$n4614
.sym 147042 lm32_cpu.pc_x[20]
.sym 147046 $abc$46512$n5274_1
.sym 147047 $abc$46512$n4416_1
.sym 147048 lm32_cpu.load_store_unit.exception_m
.sym 147058 lm32_cpu.load_store_unit.wb_data_m[14]
.sym 147062 lm32_cpu.instruction_unit.icache_refill_request
.sym 147066 lm32_cpu.load_store_unit.wb_data_m[27]
.sym 147073 lm32_cpu.load_store_unit.wb_data_m[12]
.sym 147077 csrbank2_reload0_w[3]
.sym 147081 csrbank2_reload0_w[3]
.sym 147082 $abc$46512$n5892_1
.sym 147083 $abc$46512$n5893
.sym 147084 $abc$46512$n7029_1
.sym 147085 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 147089 spiflash_bus_adr[8]
.sym 147090 $abc$46512$n6350_1
.sym 147091 $abc$46512$n3589
.sym 147092 $abc$46512$n6357
.sym 147094 shared_dat_r[16]
.sym 147101 spiflash_bus_adr[1]
.sym 147105 $abc$46512$n6339_1
.sym 147106 shared_dat_r[4]
.sym 147110 $abc$46512$n2788
.sym 147111 $abc$46512$n5150_1
.sym 147114 slave_sel_r[2]
.sym 147115 spiflash_sr[6]
.sym 147116 slave_sel_r[1]
.sym 147117 basesoc_bus_wishbone_dat_r[6]
.sym 147118 slave_sel_r[2]
.sym 147119 spiflash_sr[4]
.sym 147120 slave_sel_r[1]
.sym 147121 basesoc_bus_wishbone_dat_r[4]
.sym 147122 $abc$46512$n5833
.sym 147123 $abc$46512$n5834
.sym 147124 $abc$46512$n7011_1
.sym 147125 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 147130 storage_1[0][6]
.sym 147131 storage_1[4][6]
.sym 147132 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 147133 $abc$46512$n7026_1
.sym 147138 $abc$46512$n2788
.sym 147142 sram_bus_dat_w[0]
.sym 147146 sram_bus_dat_w[2]
.sym 147153 $abc$46512$n2809
.sym 147154 $abc$46512$n5151_1
.sym 147155 basesoc_timer0_zero_pending
.sym 147158 sram_bus_dat_w[1]
.sym 147162 slave_sel_r[2]
.sym 147163 spiflash_sr[16]
.sym 147164 $abc$46512$n6450
.sym 147165 $abc$46512$n3589
.sym 147166 sram_bus_dat_w[5]
.sym 147170 $abc$46512$n5819
.sym 147171 $abc$46512$n5813
.sym 147172 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 147173 $abc$46512$n3726_1
.sym 147174 $abc$46512$n5888_1
.sym 147175 $abc$46512$n5882_1
.sym 147176 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 147177 $abc$46512$n5835
.sym 147178 basesoc_timer0_zero_trigger
.sym 147179 basesoc_timer0_zero_old_trigger
.sym 147182 sram_bus_dat_w[0]
.sym 147183 $abc$46512$n5113_1
.sym 147184 $abc$46512$n5151_1
.sym 147185 sys_rst
.sym 147186 $abc$46512$n6651
.sym 147187 $abc$46512$n6661
.sym 147188 $abc$46512$n6667_1
.sym 147190 $abc$46512$n6658
.sym 147191 interface0_bank_bus_dat_r[2]
.sym 147192 interface1_bank_bus_dat_r[2]
.sym 147193 $abc$46512$n6659
.sym 147194 $abc$46512$n5158_1
.sym 147195 $abc$46512$n3727_1
.sym 147196 spiflash_bitbang_storage_full[2]
.sym 147198 basesoc_timer0_zero_trigger
.sym 147202 sram_bus_we
.sym 147203 $abc$46512$n3725_1
.sym 147204 $abc$46512$n3728_1
.sym 147205 sys_rst
.sym 147206 $abc$46512$n6007_1
.sym 147207 $abc$46512$n3728_1
.sym 147210 $abc$46512$n5812
.sym 147211 $abc$46512$n7006_1
.sym 147212 $abc$46512$n5088
.sym 147214 interface2_bank_bus_dat_r[1]
.sym 147215 interface3_bank_bus_dat_r[1]
.sym 147216 interface4_bank_bus_dat_r[1]
.sym 147218 $abc$46512$n7036_1
.sym 147219 $abc$46512$n7035_1
.sym 147220 $abc$46512$n7040_1
.sym 147221 $abc$46512$n5114_1
.sym 147222 $abc$46512$n5033_1
.sym 147223 csrbank3_rxempty_w
.sym 147224 $abc$46512$n7005_1
.sym 147225 sram_bus_adr[2]
.sym 147226 csrbank3_rxempty_w
.sym 147230 csrbank3_rxempty_w
.sym 147231 basesoc_uart_rx_old_trigger
.sym 147234 $abc$46512$n5121_1
.sym 147235 csrbank2_load3_w[1]
.sym 147236 $abc$46512$n5935_1
.sym 147237 $abc$46512$n5114_1
.sym 147238 $abc$46512$n5113_1
.sym 147239 $abc$46512$n5136_1
.sym 147240 sys_rst
.sym 147242 sram_bus_adr[4]
.sym 147243 $abc$46512$n3725_1
.sym 147246 sram_bus_adr[4]
.sym 147247 sram_bus_adr[2]
.sym 147248 $abc$46512$n5039_1
.sym 147249 sram_bus_adr[3]
.sym 147250 csrbank2_load3_w[0]
.sym 147251 $abc$46512$n3725_1
.sym 147252 sram_bus_adr[4]
.sym 147253 $abc$46512$n7034_1
.sym 147254 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 147258 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 147262 sram_bus_adr[4]
.sym 147263 sram_bus_adr[2]
.sym 147264 $abc$46512$n5033_1
.sym 147265 sram_bus_adr[3]
.sym 147266 sram_bus_adr[2]
.sym 147267 sram_bus_adr[4]
.sym 147268 $abc$46512$n5036_1
.sym 147269 sram_bus_adr[3]
.sym 147270 interface0_bank_bus_dat_r[6]
.sym 147271 interface2_bank_bus_dat_r[6]
.sym 147272 interface3_bank_bus_dat_r[6]
.sym 147273 interface4_bank_bus_dat_r[6]
.sym 147274 $abc$46512$n5954
.sym 147275 $abc$46512$n5958
.sym 147276 $abc$46512$n5961_1
.sym 147277 $abc$46512$n5114_1
.sym 147278 $abc$46512$n5986
.sym 147279 $abc$46512$n5981_1
.sym 147280 $abc$46512$n5114_1
.sym 147282 csrbank2_load1_w[0]
.sym 147283 $abc$46512$n5722
.sym 147284 csrbank2_en0_w
.sym 147286 csrbank2_load2_w[3]
.sym 147287 $abc$46512$n5119_1
.sym 147288 $abc$46512$n5121_1
.sym 147289 csrbank2_load3_w[3]
.sym 147290 csrbank2_reload0_w[3]
.sym 147291 $abc$46512$n5123_1
.sym 147292 $abc$46512$n5955_1
.sym 147293 $abc$46512$n5956
.sym 147294 sram_bus_adr[4]
.sym 147295 sram_bus_adr[2]
.sym 147296 $abc$46512$n3727_1
.sym 147297 sram_bus_adr[3]
.sym 147298 sram_bus_adr[4]
.sym 147299 $abc$46512$n5038_1
.sym 147302 $abc$46512$n5929_1
.sym 147303 csrbank2_value0_w[1]
.sym 147304 $abc$46512$n5126_1
.sym 147305 csrbank2_reload1_w[1]
.sym 147306 sram_bus_adr[4]
.sym 147307 $abc$46512$n5030_1
.sym 147310 $abc$46512$n7038_1
.sym 147311 sram_bus_adr[4]
.sym 147312 $abc$46512$n7039_1
.sym 147313 $abc$46512$n5922
.sym 147314 csrbank2_load0_w[1]
.sym 147315 $abc$46512$n5708
.sym 147316 csrbank2_en0_w
.sym 147318 csrbank2_reload1_w[6]
.sym 147319 $abc$46512$n5126_1
.sym 147320 $abc$46512$n5982
.sym 147321 $abc$46512$n5983_1
.sym 147322 csrbank2_reload2_w[6]
.sym 147323 $abc$46512$n5129_1
.sym 147324 $abc$46512$n5121_1
.sym 147325 csrbank2_load3_w[6]
.sym 147326 csrbank2_reload0_w[1]
.sym 147327 basesoc_timer0_value[1]
.sym 147328 basesoc_timer0_zero_trigger
.sym 147330 sram_bus_adr[2]
.sym 147331 sram_bus_adr[4]
.sym 147332 $abc$46512$n5033_1
.sym 147333 sram_bus_adr[3]
.sym 147334 $abc$46512$n5117_1
.sym 147335 csrbank2_load1_w[1]
.sym 147336 $abc$46512$n5115_1
.sym 147337 csrbank2_load0_w[1]
.sym 147338 $abc$46512$n5132_1
.sym 147339 csrbank2_reload3_w[1]
.sym 147340 $abc$46512$n5123_1
.sym 147341 csrbank2_reload0_w[1]
.sym 147342 $abc$46512$n7048
.sym 147343 $abc$46512$n6047
.sym 147344 $abc$46512$n6049
.sym 147345 $abc$46512$n3728_1
.sym 147346 csrbank2_value2_w[1]
.sym 147347 $abc$46512$n5921_1
.sym 147348 $abc$46512$n5938
.sym 147350 spiflash_bus_adr[2]
.sym 147354 csrbank2_load0_w[6]
.sym 147355 $abc$46512$n5115_1
.sym 147356 $abc$46512$n5988
.sym 147357 $abc$46512$n5987_1
.sym 147358 $abc$46512$n5940
.sym 147359 $abc$46512$n5936
.sym 147360 $abc$46512$n5941_1
.sym 147361 $abc$46512$n5942_1
.sym 147362 csrbank2_load2_w[1]
.sym 147363 $abc$46512$n5119_1
.sym 147364 $abc$46512$n5937_1
.sym 147365 $abc$46512$n5939_1
.sym 147366 basesoc_timer0_value[21]
.sym 147370 csrbank2_value1_w[1]
.sym 147371 $abc$46512$n5924_1
.sym 147372 $abc$46512$n5928
.sym 147373 csrbank2_value3_w[1]
.sym 147374 csrbank2_value2_w[6]
.sym 147375 $abc$46512$n5921_1
.sym 147376 $abc$46512$n5928
.sym 147377 csrbank2_value3_w[6]
.sym 147378 csrbank2_reload2_w[6]
.sym 147379 $abc$46512$n6862
.sym 147380 basesoc_timer0_zero_trigger
.sym 147382 basesoc_timer0_value[9]
.sym 147386 basesoc_timer0_value[22]
.sym 147390 basesoc_timer0_value[23]
.sym 147394 basesoc_timer0_value[17]
.sym 147398 csrbank2_value2_w[0]
.sym 147399 $abc$46512$n5921_1
.sym 147400 csrbank2_reload2_w[0]
.sym 147401 $abc$46512$n5129_1
.sym 147402 basesoc_timer0_value[16]
.sym 147409 $abc$46512$n5126_1
.sym 147410 basesoc_timer0_value[25]
.sym 147414 basesoc_timer0_value[19]
.sym 147418 csrbank2_value2_w[3]
.sym 147419 $abc$46512$n5921_1
.sym 147420 $abc$46512$n5928
.sym 147421 csrbank2_value3_w[3]
.sym 147422 csrbank2_reload2_w[3]
.sym 147423 $abc$46512$n5129_1
.sym 147424 $abc$46512$n5959_1
.sym 147426 csrbank2_reload3_w[3]
.sym 147427 $abc$46512$n5132_1
.sym 147428 $abc$46512$n5960_1
.sym 147458 sram_bus_dat_w[0]
.sym 147494 lm32_cpu.mc_result_x[2]
.sym 147495 $abc$46512$n6962_1
.sym 147496 lm32_cpu.x_result_sel_sext_x
.sym 147497 lm32_cpu.x_result_sel_mc_arith_x
.sym 147498 lm32_cpu.logic_op_x[1]
.sym 147499 lm32_cpu.logic_op_x[3]
.sym 147500 lm32_cpu.sexth_result_x[11]
.sym 147501 lm32_cpu.operand_1_x[11]
.sym 147502 $abc$46512$n6920_1
.sym 147503 lm32_cpu.mc_result_x[11]
.sym 147504 lm32_cpu.x_result_sel_sext_x
.sym 147505 lm32_cpu.x_result_sel_mc_arith_x
.sym 147506 lm32_cpu.logic_op_x[1]
.sym 147507 lm32_cpu.logic_op_x[3]
.sym 147508 lm32_cpu.sexth_result_x[2]
.sym 147509 lm32_cpu.operand_1_x[2]
.sym 147510 lm32_cpu.mc_arithmetic.operand_0_d[2]
.sym 147514 lm32_cpu.logic_op_x[0]
.sym 147515 lm32_cpu.logic_op_x[2]
.sym 147516 lm32_cpu.sexth_result_x[2]
.sym 147517 $abc$46512$n6961
.sym 147518 lm32_cpu.sexth_result_x[7]
.sym 147519 lm32_cpu.x_result_sel_sext_x
.sym 147520 $abc$46512$n6951_1
.sym 147522 lm32_cpu.logic_op_x[2]
.sym 147523 lm32_cpu.logic_op_x[0]
.sym 147524 lm32_cpu.sexth_result_x[11]
.sym 147525 $abc$46512$n6919_1
.sym 147526 lm32_cpu.mc_arithmetic.operand_1_d[6]
.sym 147530 lm32_cpu.adder.addsub.tmp_subResult[4]
.sym 147531 lm32_cpu.adder.addsub.tmp_addResult[4]
.sym 147532 lm32_cpu.adder_op_x_n
.sym 147534 $abc$46512$n7853
.sym 147538 lm32_cpu.logic_op_x[1]
.sym 147539 lm32_cpu.logic_op_x[3]
.sym 147540 lm32_cpu.sexth_result_x[1]
.sym 147541 lm32_cpu.operand_1_x[1]
.sym 147542 lm32_cpu.logic_op_x[0]
.sym 147543 lm32_cpu.logic_op_x[2]
.sym 147544 lm32_cpu.sexth_result_x[1]
.sym 147545 $abc$46512$n6968
.sym 147546 lm32_cpu.mc_arithmetic.operand_1_d[2]
.sym 147550 $abc$46512$n4423_1
.sym 147551 $abc$46512$n4418_1
.sym 147552 $abc$46512$n4425_1
.sym 147553 lm32_cpu.x_result_sel_add_x
.sym 147554 lm32_cpu.sexth_result_x[5]
.sym 147555 lm32_cpu.operand_1_x[5]
.sym 147558 lm32_cpu.mc_arithmetic.operand_1_d[1]
.sym 147562 lm32_cpu.operand_1_x[1]
.sym 147566 $abc$46512$n4403_1
.sym 147567 $abc$46512$n4398_1
.sym 147568 $abc$46512$n4405_1
.sym 147569 lm32_cpu.x_result_sel_add_x
.sym 147570 lm32_cpu.sexth_result_x[1]
.sym 147571 lm32_cpu.x_result_sel_sext_x
.sym 147572 $abc$46512$n6970
.sym 147573 lm32_cpu.x_result_sel_csr_x
.sym 147574 $abc$46512$n4357_1
.sym 147575 lm32_cpu.x_result_sel_csr_x
.sym 147576 $abc$46512$n4362_1
.sym 147577 $abc$46512$n4364_1
.sym 147578 lm32_cpu.mc_arithmetic.operand_0_d[12]
.sym 147582 lm32_cpu.adder.addsub.tmp_subResult[5]
.sym 147583 lm32_cpu.adder.addsub.tmp_addResult[5]
.sym 147584 lm32_cpu.adder_op_x_n
.sym 147586 lm32_cpu.mc_arithmetic.operand_0_d[1]
.sym 147590 $abc$46512$n4304_1
.sym 147591 $abc$46512$n6930_1
.sym 147594 lm32_cpu.logic_op_x[2]
.sym 147595 lm32_cpu.logic_op_x[3]
.sym 147596 lm32_cpu.operand_1_x[17]
.sym 147597 lm32_cpu.operand_0_x[17]
.sym 147598 $abc$46512$n4300_1
.sym 147599 $abc$46512$n6929_1
.sym 147600 lm32_cpu.x_result_sel_csr_x
.sym 147601 $abc$46512$n4301_1
.sym 147602 lm32_cpu.operand_1_x[21]
.sym 147603 lm32_cpu.operand_0_x[21]
.sym 147606 lm32_cpu.sexth_result_x[10]
.sym 147607 lm32_cpu.sexth_result_x[7]
.sym 147608 $abc$46512$n3880
.sym 147609 lm32_cpu.x_result_sel_sext_x
.sym 147610 lm32_cpu.adder.addsub.tmp_subResult[14]
.sym 147611 lm32_cpu.adder.addsub.tmp_addResult[14]
.sym 147612 lm32_cpu.adder_op_x_n
.sym 147614 lm32_cpu.mc_arithmetic.operand_0_d[17]
.sym 147618 $abc$46512$n4221
.sym 147619 $abc$46512$n6898_1
.sym 147620 $abc$46512$n4223
.sym 147621 lm32_cpu.x_result_sel_add_x
.sym 147622 lm32_cpu.sexth_result_x[31]
.sym 147623 lm32_cpu.operand_1_x[15]
.sym 147626 lm32_cpu.sexth_result_x[31]
.sym 147627 lm32_cpu.operand_1_x[15]
.sym 147630 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 147634 lm32_cpu.x_result_sel_sext_x
.sym 147635 $abc$46512$n3879
.sym 147636 lm32_cpu.x_result_sel_csr_x
.sym 147638 lm32_cpu.operand_0_x[20]
.sym 147639 lm32_cpu.operand_1_x[20]
.sym 147642 lm32_cpu.operand_0_x[19]
.sym 147643 lm32_cpu.operand_1_x[19]
.sym 147646 lm32_cpu.operand_1_x[19]
.sym 147647 lm32_cpu.operand_0_x[19]
.sym 147650 lm32_cpu.logic_op_x[2]
.sym 147651 lm32_cpu.logic_op_x[3]
.sym 147652 lm32_cpu.operand_1_x[16]
.sym 147653 lm32_cpu.operand_0_x[16]
.sym 147654 spiflash_miso
.sym 147658 $abc$46512$n6884
.sym 147659 lm32_cpu.mc_result_x[16]
.sym 147660 lm32_cpu.x_result_sel_sext_x
.sym 147661 lm32_cpu.x_result_sel_mc_arith_x
.sym 147662 lm32_cpu.logic_op_x[0]
.sym 147663 lm32_cpu.logic_op_x[1]
.sym 147664 lm32_cpu.operand_1_x[16]
.sym 147665 $abc$46512$n6883_1
.sym 147666 storage_1[9][7]
.sym 147667 storage_1[13][7]
.sym 147668 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 147669 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 147673 $auto$alumacc.cc:474:replace_alu$4522.C[32]
.sym 147674 lm32_cpu.logic_op_x[2]
.sym 147675 lm32_cpu.logic_op_x[3]
.sym 147676 lm32_cpu.operand_1_x[23]
.sym 147677 lm32_cpu.operand_0_x[23]
.sym 147678 lm32_cpu.logic_op_x[0]
.sym 147679 lm32_cpu.logic_op_x[1]
.sym 147680 lm32_cpu.operand_1_x[23]
.sym 147681 $abc$46512$n6844_1
.sym 147682 lm32_cpu.logic_op_x[0]
.sym 147683 lm32_cpu.logic_op_x[1]
.sym 147684 lm32_cpu.operand_1_x[17]
.sym 147685 $abc$46512$n6878
.sym 147686 lm32_cpu.logic_op_x[0]
.sym 147687 lm32_cpu.logic_op_x[1]
.sym 147688 lm32_cpu.operand_1_x[22]
.sym 147689 $abc$46512$n6848
.sym 147692 $abc$46512$n8351
.sym 147693 $auto$maccmap.cc:240:synth$8328.C[32]
.sym 147694 lm32_cpu.logic_op_x[2]
.sym 147695 lm32_cpu.logic_op_x[3]
.sym 147696 lm32_cpu.operand_1_x[22]
.sym 147697 lm32_cpu.operand_0_x[22]
.sym 147698 lm32_cpu.mc_arithmetic.operand_0_d[29]
.sym 147702 lm32_cpu.operand_0_x[31]
.sym 147703 lm32_cpu.operand_1_x[31]
.sym 147706 $abc$46512$n6849_1
.sym 147707 lm32_cpu.mc_result_x[22]
.sym 147708 lm32_cpu.x_result_sel_sext_x
.sym 147709 lm32_cpu.x_result_sel_mc_arith_x
.sym 147710 lm32_cpu.mc_arithmetic.operand_0_d[23]
.sym 147714 lm32_cpu.mc_arithmetic.operand_0_d[22]
.sym 147718 lm32_cpu.size_d[0]
.sym 147722 lm32_cpu.mc_arithmetic.operand_1_d[16]
.sym 147726 $abc$46512$n4821_1
.sym 147727 $abc$46512$n4826_1
.sym 147730 lm32_cpu.mc_arithmetic.operand_1_d[23]
.sym 147734 $abc$46512$n3890
.sym 147735 lm32_cpu.operand_0_x[31]
.sym 147736 lm32_cpu.operand_1_x[31]
.sym 147737 $abc$46512$n5617
.sym 147738 lm32_cpu.mc_arithmetic.operand_1_d[17]
.sym 147742 lm32_cpu.adder.addsub.tmp_addResult[32]
.sym 147743 lm32_cpu.adder.addsub.tmp_subResult[32]
.sym 147744 lm32_cpu.condition_x[1]
.sym 147745 lm32_cpu.adder_op_x_n
.sym 147746 lm32_cpu.mc_arithmetic.operand_1_d[22]
.sym 147750 lm32_cpu.condition_x[2]
.sym 147751 $abc$46512$n5618_1
.sym 147752 lm32_cpu.condition_x[0]
.sym 147753 lm32_cpu.condition_x[1]
.sym 147754 lm32_cpu.x_result[11]
.sym 147755 $abc$46512$n6991_1
.sym 147756 $abc$46512$n6783_1
.sym 147757 $abc$46512$n4663
.sym 147758 sram_bus_dat_w[6]
.sym 147762 sram_bus_dat_w[3]
.sym 147766 lm32_cpu.condition_x[0]
.sym 147767 $abc$46512$n5618_1
.sym 147768 lm32_cpu.condition_x[2]
.sym 147769 lm32_cpu.condition_x[1]
.sym 147770 lm32_cpu.condition_x[0]
.sym 147771 $abc$46512$n5618_1
.sym 147772 lm32_cpu.condition_x[2]
.sym 147773 $abc$46512$n5661
.sym 147774 $abc$46512$n3878
.sym 147775 $abc$46512$n6800
.sym 147776 $abc$46512$n3885
.sym 147781 lm32_cpu.mc_arithmetic.operand_1_d[22]
.sym 147782 lm32_cpu.x_result[20]
.sym 147786 $abc$46512$n3891
.sym 147787 lm32_cpu.bypass_data_1[17]
.sym 147788 $abc$46512$n4773
.sym 147789 $abc$46512$n4619
.sym 147790 $abc$46512$n5616_1
.sym 147791 $abc$46512$n5660_1
.sym 147792 $abc$46512$n5662_1
.sym 147797 lm32_cpu.x_result_sel_add_x
.sym 147798 $abc$46512$n3891
.sym 147799 lm32_cpu.bypass_data_1[16]
.sym 147800 $abc$46512$n4782_1
.sym 147801 $abc$46512$n4619
.sym 147802 lm32_cpu.store_operand_x[3]
.sym 147806 $abc$46512$n4619
.sym 147807 $abc$46512$n3891
.sym 147810 lm32_cpu.x_result[16]
.sym 147814 lm32_cpu.bypass_data_1[19]
.sym 147818 lm32_cpu.interrupt_unit.csr[2]
.sym 147819 lm32_cpu.interrupt_unit.csr[1]
.sym 147820 lm32_cpu.interrupt_unit.csr[0]
.sym 147822 $abc$46512$n3891
.sym 147823 lm32_cpu.bypass_data_1[23]
.sym 147824 $abc$46512$n4713
.sym 147825 $abc$46512$n4619
.sym 147826 lm32_cpu.size_d[0]
.sym 147830 lm32_cpu.m_result_sel_compare_m
.sym 147831 lm32_cpu.operand_m[11]
.sym 147832 lm32_cpu.x_result[11]
.sym 147833 $abc$46512$n3624
.sym 147834 lm32_cpu.bypass_data_1[2]
.sym 147838 lm32_cpu.m_result_sel_compare_m
.sym 147839 lm32_cpu.operand_m[20]
.sym 147842 $abc$46512$n6916_1
.sym 147843 $abc$46512$n6917_1
.sym 147844 $abc$46512$n3641
.sym 147845 $abc$46512$n3624
.sym 147846 lm32_cpu.load_store_unit.store_data_m[17]
.sym 147850 $abc$46512$n4992_1
.sym 147851 $abc$46512$n4994
.sym 147852 $abc$46512$n6035
.sym 147854 lm32_cpu.interrupt_unit.csr[0]
.sym 147855 lm32_cpu.interrupt_unit.csr[2]
.sym 147856 lm32_cpu.interrupt_unit.csr[1]
.sym 147857 $abc$46512$n6035
.sym 147858 lm32_cpu.load_store_unit.store_data_m[30]
.sym 147862 lm32_cpu.load_store_unit.store_data_m[5]
.sym 147866 lm32_cpu.load_store_unit.store_data_m[27]
.sym 147870 $abc$46512$n3888
.sym 147871 $abc$46512$n4979
.sym 147872 $abc$46512$n3669_1
.sym 147873 $abc$46512$n6035
.sym 147874 $abc$46512$n4996
.sym 147875 $abc$46512$n4995_1
.sym 147876 $abc$46512$n4991
.sym 147878 lm32_cpu.eba[19]
.sym 147879 lm32_cpu.branch_target_x[26]
.sym 147880 $abc$46512$n5252
.sym 147882 lm32_cpu.store_operand_x[30]
.sym 147883 lm32_cpu.load_store_unit.store_data_x[14]
.sym 147884 lm32_cpu.size_x[0]
.sym 147885 lm32_cpu.size_x[1]
.sym 147886 lm32_cpu.store_operand_x[5]
.sym 147890 lm32_cpu.store_operand_x[24]
.sym 147891 lm32_cpu.load_store_unit.store_data_x[8]
.sym 147892 lm32_cpu.size_x[0]
.sym 147893 lm32_cpu.size_x[1]
.sym 147894 lm32_cpu.eba[13]
.sym 147895 lm32_cpu.branch_target_x[20]
.sym 147896 $abc$46512$n5252
.sym 147898 lm32_cpu.store_operand_x[19]
.sym 147899 lm32_cpu.store_operand_x[3]
.sym 147900 lm32_cpu.size_x[0]
.sym 147901 lm32_cpu.size_x[1]
.sym 147902 lm32_cpu.eba[11]
.sym 147903 lm32_cpu.branch_target_x[18]
.sym 147904 $abc$46512$n5252
.sym 147906 lm32_cpu.eba[21]
.sym 147907 lm32_cpu.branch_target_x[28]
.sym 147908 $abc$46512$n5252
.sym 147910 lm32_cpu.x_result[6]
.sym 147911 $abc$46512$n4369_1
.sym 147912 $abc$46512$n3624
.sym 147914 lm32_cpu.store_operand_x[22]
.sym 147915 lm32_cpu.store_operand_x[6]
.sym 147916 lm32_cpu.size_x[0]
.sym 147917 lm32_cpu.size_x[1]
.sym 147918 $abc$46512$n6924_1
.sym 147919 $abc$46512$n6925_1
.sym 147920 $abc$46512$n3641
.sym 147921 $abc$46512$n3624
.sym 147922 lm32_cpu.x_result[5]
.sym 147923 $abc$46512$n4876
.sym 147924 $abc$46512$n6783_1
.sym 147926 lm32_cpu.m_result_sel_compare_m
.sym 147927 lm32_cpu.operand_m[10]
.sym 147928 lm32_cpu.x_result[10]
.sym 147929 $abc$46512$n3624
.sym 147930 lm32_cpu.x_result[7]
.sym 147931 $abc$46512$n4860_1
.sym 147932 $abc$46512$n6783_1
.sym 147934 lm32_cpu.x_result[14]
.sym 147938 lm32_cpu.x_result[10]
.sym 147942 lm32_cpu.x_result[7]
.sym 147943 $abc$46512$n4349_1
.sym 147944 $abc$46512$n3624
.sym 147949 lm32_cpu.pc_x[5]
.sym 147950 lm32_cpu.x_result[5]
.sym 147951 $abc$46512$n4390_1
.sym 147952 $abc$46512$n3624
.sym 147954 lm32_cpu.x_result[4]
.sym 147955 $abc$46512$n4883
.sym 147956 $abc$46512$n6783_1
.sym 147958 $abc$46512$n4376_1
.sym 147959 $abc$46512$n4868_1
.sym 147960 $abc$46512$n3649
.sym 147969 $abc$46512$n5183_1
.sym 147970 lm32_cpu.write_enable_q_w
.sym 147974 lm32_cpu.x_result[5]
.sym 147978 lm32_cpu.x_result[7]
.sym 147982 lm32_cpu.store_operand_x[6]
.sym 147986 lm32_cpu.size_x[0]
.sym 147990 $abc$46512$n4376_1
.sym 147991 $abc$46512$n4370_1
.sym 147992 $abc$46512$n3874
.sym 147994 $abc$46512$n4355_1
.sym 147995 $abc$46512$n4861_1
.sym 147996 $abc$46512$n3649
.sym 147998 lm32_cpu.m_result_sel_compare_m
.sym 147999 lm32_cpu.operand_m[7]
.sym 148002 lm32_cpu.x_result[8]
.sym 148006 sys_rst
.sym 148007 spiflash_i
.sym 148010 lm32_cpu.m_result_sel_compare_m
.sym 148011 lm32_cpu.operand_m[30]
.sym 148012 $abc$46512$n5326
.sym 148013 lm32_cpu.load_store_unit.exception_m
.sym 148014 lm32_cpu.m_result_sel_compare_m
.sym 148015 lm32_cpu.operand_m[10]
.sym 148016 $abc$46512$n5286_1
.sym 148017 lm32_cpu.load_store_unit.exception_m
.sym 148018 lm32_cpu.m_result_sel_compare_m
.sym 148019 lm32_cpu.operand_m[11]
.sym 148020 $abc$46512$n4614
.sym 148021 $abc$46512$n3649
.sym 148022 $abc$46512$n4416_1
.sym 148023 $abc$46512$n4884
.sym 148024 $abc$46512$n3649
.sym 148026 $abc$46512$n5278_1
.sym 148027 $abc$46512$n4376_1
.sym 148028 lm32_cpu.load_store_unit.exception_m
.sym 148030 lm32_cpu.pc_m[4]
.sym 148031 lm32_cpu.memop_pc_w[4]
.sym 148032 lm32_cpu.data_bus_error_exception_m
.sym 148037 lm32_cpu.pc_m[5]
.sym 148038 $abc$46512$n6795_1
.sym 148039 $abc$46512$n6796_1
.sym 148042 lm32_cpu.pc_m[28]
.sym 148043 lm32_cpu.memop_pc_w[28]
.sym 148044 lm32_cpu.data_bus_error_exception_m
.sym 148046 lm32_cpu.pc_m[2]
.sym 148050 lm32_cpu.pc_m[20]
.sym 148054 lm32_cpu.pc_m[28]
.sym 148058 lm32_cpu.pc_m[29]
.sym 148059 lm32_cpu.memop_pc_w[29]
.sym 148060 lm32_cpu.data_bus_error_exception_m
.sym 148062 lm32_cpu.pc_m[2]
.sym 148063 lm32_cpu.memop_pc_w[2]
.sym 148064 lm32_cpu.data_bus_error_exception_m
.sym 148066 lm32_cpu.pc_m[29]
.sym 148073 $abc$46512$n5326
.sym 148078 $abc$46512$n5185
.sym 148079 $abc$46512$n6035
.sym 148082 shared_dat_r[29]
.sym 148086 request[1]
.sym 148087 lm32_cpu.load_store_unit.wb_load_complete
.sym 148088 lm32_cpu.load_store_unit.wb_select_m
.sym 148089 $abc$46512$n3664_1
.sym 148090 shared_dat_r[15]
.sym 148097 $abc$46512$n4994
.sym 148102 request[0]
.sym 148103 lm32_cpu.instruction_unit.icache_refill_ready
.sym 148104 lm32_cpu.instruction_unit.icache_refill_request
.sym 148105 $abc$46512$n2515
.sym 148106 sram_bus_dat_w[7]
.sym 148113 $abc$46512$n7976
.sym 148117 $abc$46512$n2552
.sym 148118 sram_bus_dat_w[2]
.sym 148122 sram_bus_dat_w[3]
.sym 148129 sram_bus_dat_w[6]
.sym 148133 $abc$46512$n7029_1
.sym 148134 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 148141 request[1]
.sym 148142 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 148149 $abc$46512$n2552
.sym 148157 spiflash_bus_adr[6]
.sym 148158 sys_rst
.sym 148159 spiflash_i
.sym 148166 $abc$46512$n5836
.sym 148167 $abc$46512$n5829
.sym 148168 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 148169 $abc$46512$n5835
.sym 148173 lm32_cpu.load_store_unit.store_data_x[14]
.sym 148174 slave_sel[2]
.sym 148178 spiflash_i
.sym 148185 $abc$46512$n2771
.sym 148186 grant
.sym 148187 request[0]
.sym 148188 request[1]
.sym 148190 basesoc_sram_bus_ack
.sym 148191 $abc$46512$n5397_1
.sym 148194 spiflash_i
.sym 148198 $abc$46512$n7561
.sym 148199 $abc$46512$n7562
.sym 148200 $abc$46512$n7592
.sym 148201 sel_r
.sym 148202 $abc$46512$n7562
.sym 148203 $abc$46512$n7592
.sym 148204 sel_r
.sym 148205 $abc$46512$n7561
.sym 148206 $abc$46512$n6664
.sym 148207 $abc$46512$n6665_1
.sym 148210 $abc$46512$n6653
.sym 148211 $abc$46512$n7592
.sym 148212 $abc$46512$n6650
.sym 148214 $abc$46512$n7562
.sym 148215 $abc$46512$n7561
.sym 148216 $abc$46512$n7592
.sym 148217 sel_r
.sym 148218 $abc$46512$n7562
.sym 148219 $abc$46512$n7561
.sym 148220 sel_r
.sym 148221 $abc$46512$n7592
.sym 148222 $abc$46512$n7592
.sym 148223 sel_r
.sym 148224 $abc$46512$n6653
.sym 148225 $abc$46512$n6669_1
.sym 148226 $abc$46512$n7592
.sym 148227 $abc$46512$n7561
.sym 148228 $abc$46512$n6653
.sym 148230 $abc$46512$n2706
.sym 148234 storage_1[0][0]
.sym 148235 storage_1[4][0]
.sym 148236 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 148237 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 148241 $abc$46512$n5113_1
.sym 148242 csrbank3_rxempty_w
.sym 148243 $abc$46512$n5087
.sym 148244 sram_bus_dat_w[1]
.sym 148246 interface0_bank_bus_dat_r[0]
.sym 148247 interface1_bank_bus_dat_r[0]
.sym 148248 interface3_bank_bus_dat_r[0]
.sym 148250 $abc$46512$n6651
.sym 148251 interface2_bank_bus_dat_r[0]
.sym 148252 interface4_bank_bus_dat_r[0]
.sym 148253 $abc$46512$n6652
.sym 148257 csrbank2_load0_w[2]
.sym 148258 sram_bus_dat_w[1]
.sym 148259 $abc$46512$n5087
.sym 148260 sys_rst
.sym 148261 $abc$46512$n2706
.sym 148265 sram_bus_dat_w[1]
.sym 148266 sram_bus_dat_w[2]
.sym 148270 csrbank2_value0_w[0]
.sym 148271 $abc$46512$n5929_1
.sym 148272 $abc$46512$n5928
.sym 148273 csrbank2_value3_w[0]
.sym 148277 csrbank2_load1_w[0]
.sym 148278 csrbank2_value0_w[2]
.sym 148279 $abc$46512$n5929_1
.sym 148280 sram_bus_adr[4]
.sym 148281 $abc$46512$n7041_1
.sym 148282 csrbank2_load0_w[2]
.sym 148283 $abc$46512$n5115_1
.sym 148284 $abc$46512$n5945_1
.sym 148285 $abc$46512$n5946
.sym 148290 sram_bus_dat_w[1]
.sym 148294 csrbank2_load0_w[7]
.sym 148295 $abc$46512$n5720
.sym 148296 csrbank2_en0_w
.sym 148298 csrbank2_value1_w[3]
.sym 148299 $abc$46512$n5924_1
.sym 148300 $abc$46512$n5957_1
.sym 148302 $abc$46512$n5117_1
.sym 148303 csrbank2_load1_w[3]
.sym 148304 $abc$46512$n5115_1
.sym 148305 csrbank2_load0_w[3]
.sym 148306 csrbank2_reload0_w[3]
.sym 148307 $abc$46512$n6805
.sym 148308 basesoc_timer0_zero_trigger
.sym 148310 csrbank2_load0_w[6]
.sym 148311 $abc$46512$n5718
.sym 148312 csrbank2_en0_w
.sym 148314 csrbank2_load0_w[3]
.sym 148315 $abc$46512$n5712
.sym 148316 csrbank2_en0_w
.sym 148318 $abc$46512$n5926
.sym 148319 $abc$46512$n5925_1
.sym 148320 $abc$46512$n5923_1
.sym 148321 $abc$46512$n5927_1
.sym 148322 csrbank2_load2_w[2]
.sym 148323 $abc$46512$n5038_1
.sym 148324 csrbank2_reload3_w[2]
.sym 148325 $abc$46512$n5030_1
.sym 148326 csrbank2_reload0_w[5]
.sym 148327 $abc$46512$n6811
.sym 148328 basesoc_timer0_zero_trigger
.sym 148330 $abc$46512$n5929_1
.sym 148331 csrbank2_value0_w[7]
.sym 148332 $abc$46512$n5126_1
.sym 148333 csrbank2_reload1_w[7]
.sym 148334 basesoc_timer0_value[5]
.sym 148338 basesoc_timer0_value[11]
.sym 148342 csrbank2_value2_w[5]
.sym 148343 $abc$46512$n5921_1
.sym 148344 $abc$46512$n5975_1
.sym 148346 basesoc_timer0_value[1]
.sym 148350 basesoc_timer0_value[7]
.sym 148354 $abc$46512$n5929_1
.sym 148355 csrbank2_value0_w[3]
.sym 148356 $abc$46512$n5126_1
.sym 148357 csrbank2_reload1_w[3]
.sym 148358 csrbank2_reload1_w[5]
.sym 148359 $abc$46512$n6835
.sym 148360 basesoc_timer0_zero_trigger
.sym 148362 csrbank2_reload1_w[1]
.sym 148363 $abc$46512$n6823
.sym 148364 basesoc_timer0_zero_trigger
.sym 148366 $abc$46512$n5117_1
.sym 148367 csrbank2_load1_w[2]
.sym 148368 $abc$46512$n5129_1
.sym 148369 csrbank2_reload2_w[2]
.sym 148370 csrbank2_reload1_w[3]
.sym 148371 $abc$46512$n6829
.sym 148372 basesoc_timer0_zero_trigger
.sym 148374 $abc$46512$n5132_1
.sym 148375 csrbank2_reload3_w[5]
.sym 148376 $abc$46512$n5126_1
.sym 148377 csrbank2_reload1_w[5]
.sym 148378 csrbank2_load0_w[5]
.sym 148379 $abc$46512$n5716
.sym 148380 csrbank2_en0_w
.sym 148382 csrbank2_load1_w[5]
.sym 148383 $abc$46512$n5732
.sym 148384 csrbank2_en0_w
.sym 148386 $abc$46512$n5119_1
.sym 148387 csrbank2_load2_w[6]
.sym 148388 $abc$46512$n5117_1
.sym 148389 csrbank2_load1_w[6]
.sym 148390 csrbank2_reload2_w[3]
.sym 148391 $abc$46512$n6853
.sym 148392 basesoc_timer0_zero_trigger
.sym 148394 csrbank2_load2_w[1]
.sym 148395 $abc$46512$n5740
.sym 148396 csrbank2_en0_w
.sym 148398 csrbank2_value2_w[7]
.sym 148399 $abc$46512$n5921_1
.sym 148400 $abc$46512$n5928
.sym 148401 csrbank2_value3_w[7]
.sym 148402 $abc$46512$n5921_1
.sym 148403 csrbank2_value2_w[4]
.sym 148404 $abc$46512$n5126_1
.sym 148405 csrbank2_reload1_w[4]
.sym 148406 csrbank2_load3_w[3]
.sym 148407 $abc$46512$n5760
.sym 148408 csrbank2_en0_w
.sym 148410 csrbank2_load2_w[6]
.sym 148411 $abc$46512$n5750
.sym 148412 csrbank2_en0_w
.sym 148414 csrbank2_load2_w[3]
.sym 148415 $abc$46512$n5744
.sym 148416 csrbank2_en0_w
.sym 148418 $abc$46512$n5921_1
.sym 148419 csrbank2_value2_w[2]
.sym 148420 $abc$46512$n5126_1
.sym 148421 csrbank2_reload1_w[2]
.sym 148422 basesoc_timer0_value[31]
.sym 148426 basesoc_timer0_value[18]
.sym 148430 basesoc_timer0_value[24]
.sym 148434 basesoc_timer0_value[27]
.sym 148438 basesoc_timer0_value[29]
.sym 148442 csrbank2_reload3_w[3]
.sym 148443 $abc$46512$n6877
.sym 148444 basesoc_timer0_zero_trigger
.sym 148446 basesoc_timer0_value[16]
.sym 148447 basesoc_timer0_value[17]
.sym 148448 basesoc_timer0_value[18]
.sym 148449 basesoc_timer0_value[19]
.sym 148450 $abc$46512$n5928
.sym 148451 csrbank2_value3_w[5]
.sym 148478 sram_bus_dat_w[2]
.sym 148518 lm32_cpu.mc_arithmetic.operand_1_d[3]
.sym 148522 lm32_cpu.sexth_result_x[4]
.sym 148523 lm32_cpu.x_result_sel_sext_x
.sym 148524 $abc$46512$n6960_1
.sym 148525 lm32_cpu.x_result_sel_csr_x
.sym 148526 lm32_cpu.logic_op_x[2]
.sym 148527 lm32_cpu.logic_op_x[0]
.sym 148528 lm32_cpu.sexth_result_x[7]
.sym 148529 $abc$46512$n6949_1
.sym 148530 lm32_cpu.mc_arithmetic.operand_1_d[7]
.sym 148534 lm32_cpu.logic_op_x[1]
.sym 148535 lm32_cpu.logic_op_x[3]
.sym 148536 lm32_cpu.sexth_result_x[7]
.sym 148537 lm32_cpu.operand_1_x[7]
.sym 148538 lm32_cpu.mc_result_x[7]
.sym 148539 $abc$46512$n6950_1
.sym 148540 lm32_cpu.x_result_sel_sext_x
.sym 148541 lm32_cpu.x_result_sel_mc_arith_x
.sym 148542 lm32_cpu.mc_arithmetic.operand_0_d[4]
.sym 148546 lm32_cpu.logic_op_x[0]
.sym 148547 lm32_cpu.logic_op_x[2]
.sym 148548 lm32_cpu.sexth_result_x[4]
.sym 148549 $abc$46512$n6958
.sym 148550 lm32_cpu.logic_op_x[1]
.sym 148551 lm32_cpu.logic_op_x[3]
.sym 148552 lm32_cpu.sexth_result_x[4]
.sym 148553 lm32_cpu.operand_1_x[4]
.sym 148554 lm32_cpu.logic_op_x[1]
.sym 148555 lm32_cpu.logic_op_x[3]
.sym 148556 lm32_cpu.sexth_result_x[0]
.sym 148557 lm32_cpu.operand_1_x[0]
.sym 148558 lm32_cpu.mc_result_x[0]
.sym 148559 $abc$46512$n6972
.sym 148560 lm32_cpu.x_result_sel_sext_x
.sym 148561 lm32_cpu.x_result_sel_mc_arith_x
.sym 148562 lm32_cpu.mc_arithmetic.operand_1_d[4]
.sym 148566 lm32_cpu.mc_result_x[1]
.sym 148567 $abc$46512$n6969_1
.sym 148568 lm32_cpu.x_result_sel_sext_x
.sym 148569 lm32_cpu.x_result_sel_mc_arith_x
.sym 148570 lm32_cpu.sexth_result_x[5]
.sym 148571 lm32_cpu.x_result_sel_sext_x
.sym 148572 $abc$46512$n6957_1
.sym 148573 lm32_cpu.x_result_sel_csr_x
.sym 148574 lm32_cpu.mc_arithmetic.operand_0_d[5]
.sym 148578 lm32_cpu.logic_op_x[0]
.sym 148579 lm32_cpu.logic_op_x[2]
.sym 148580 lm32_cpu.sexth_result_x[0]
.sym 148581 $abc$46512$n6971_1
.sym 148582 lm32_cpu.mc_arithmetic.operand_0_d[13]
.sym 148586 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 148590 $abc$46512$n6928_1
.sym 148591 lm32_cpu.mc_result_x[10]
.sym 148592 lm32_cpu.x_result_sel_sext_x
.sym 148593 lm32_cpu.x_result_sel_mc_arith_x
.sym 148594 lm32_cpu.logic_op_x[1]
.sym 148595 lm32_cpu.logic_op_x[3]
.sym 148596 lm32_cpu.sexth_result_x[10]
.sym 148597 lm32_cpu.operand_1_x[10]
.sym 148598 lm32_cpu.mc_arithmetic.operand_0_d[11]
.sym 148602 lm32_cpu.logic_op_x[0]
.sym 148603 lm32_cpu.logic_op_x[2]
.sym 148604 lm32_cpu.sexth_result_x[10]
.sym 148605 $abc$46512$n6927_1
.sym 148606 lm32_cpu.mc_arithmetic.operand_0_d[8]
.sym 148610 lm32_cpu.mc_arithmetic.operand_0_d[10]
.sym 148614 lm32_cpu.logic_op_x[1]
.sym 148615 lm32_cpu.logic_op_x[3]
.sym 148616 lm32_cpu.sexth_result_x[31]
.sym 148617 lm32_cpu.operand_1_x[15]
.sym 148618 lm32_cpu.mc_arithmetic.operand_0_d[0]
.sym 148622 lm32_cpu.x_result_sel_sext_x
.sym 148623 lm32_cpu.sexth_result_x[0]
.sym 148624 $abc$46512$n6973_1
.sym 148625 lm32_cpu.x_result_sel_csr_x
.sym 148626 lm32_cpu.sexth_result_x[14]
.sym 148627 lm32_cpu.sexth_result_x[7]
.sym 148628 $abc$46512$n3880
.sym 148629 lm32_cpu.x_result_sel_sext_x
.sym 148630 lm32_cpu.logic_op_x[0]
.sym 148631 lm32_cpu.logic_op_x[2]
.sym 148632 lm32_cpu.sexth_result_x[31]
.sym 148633 $abc$46512$n6887
.sym 148634 lm32_cpu.mc_arithmetic.operand_1_d[15]
.sym 148638 lm32_cpu.sexth_result_x[31]
.sym 148639 lm32_cpu.sexth_result_x[7]
.sym 148640 $abc$46512$n3880
.sym 148642 $abc$46512$n4216_1
.sym 148643 $abc$46512$n6897_1
.sym 148644 lm32_cpu.x_result_sel_csr_x
.sym 148646 lm32_cpu.mc_arithmetic.operand_1_d[20]
.sym 148650 lm32_cpu.mc_arithmetic.operand_0_d[16]
.sym 148654 lm32_cpu.operand_1_x[20]
.sym 148655 lm32_cpu.operand_0_x[20]
.sym 148658 lm32_cpu.logic_op_x[0]
.sym 148659 lm32_cpu.logic_op_x[1]
.sym 148660 lm32_cpu.operand_1_x[20]
.sym 148661 $abc$46512$n6863
.sym 148662 $abc$46512$n6864_1
.sym 148663 lm32_cpu.mc_result_x[20]
.sym 148664 lm32_cpu.x_result_sel_sext_x
.sym 148665 lm32_cpu.x_result_sel_mc_arith_x
.sym 148666 lm32_cpu.mc_arithmetic.operand_0_d[15]
.sym 148670 lm32_cpu.mc_arithmetic.operand_0_d[20]
.sym 148674 lm32_cpu.logic_op_x[2]
.sym 148675 lm32_cpu.logic_op_x[3]
.sym 148676 lm32_cpu.operand_1_x[20]
.sym 148677 lm32_cpu.operand_0_x[20]
.sym 148678 lm32_cpu.logic_op_x[0]
.sym 148679 lm32_cpu.logic_op_x[1]
.sym 148680 lm32_cpu.operand_1_x[25]
.sym 148681 $abc$46512$n6832_1
.sym 148682 lm32_cpu.operand_1_x[27]
.sym 148683 lm32_cpu.operand_0_x[27]
.sym 148686 lm32_cpu.logic_op_x[2]
.sym 148687 lm32_cpu.logic_op_x[3]
.sym 148688 lm32_cpu.operand_1_x[19]
.sym 148689 lm32_cpu.operand_0_x[19]
.sym 148690 $abc$46512$n6833
.sym 148691 lm32_cpu.mc_result_x[25]
.sym 148692 lm32_cpu.x_result_sel_sext_x
.sym 148693 lm32_cpu.x_result_sel_mc_arith_x
.sym 148694 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 148698 lm32_cpu.logic_op_x[0]
.sym 148699 lm32_cpu.logic_op_x[1]
.sym 148700 lm32_cpu.operand_1_x[19]
.sym 148701 $abc$46512$n6867_1
.sym 148702 $abc$46512$n6868_1
.sym 148703 lm32_cpu.mc_result_x[19]
.sym 148704 lm32_cpu.x_result_sel_sext_x
.sym 148705 lm32_cpu.x_result_sel_mc_arith_x
.sym 148706 lm32_cpu.logic_op_x[2]
.sym 148707 lm32_cpu.logic_op_x[3]
.sym 148708 lm32_cpu.operand_1_x[25]
.sym 148709 lm32_cpu.operand_0_x[25]
.sym 148710 lm32_cpu.mc_arithmetic.operand_0_d[30]
.sym 148714 $abc$46512$n6804_1
.sym 148715 lm32_cpu.mc_result_x[30]
.sym 148716 lm32_cpu.x_result_sel_sext_x
.sym 148717 lm32_cpu.x_result_sel_mc_arith_x
.sym 148718 lm32_cpu.logic_op_x[2]
.sym 148719 lm32_cpu.logic_op_x[3]
.sym 148720 lm32_cpu.operand_1_x[28]
.sym 148721 lm32_cpu.operand_0_x[28]
.sym 148722 lm32_cpu.logic_op_x[0]
.sym 148723 lm32_cpu.logic_op_x[1]
.sym 148724 lm32_cpu.operand_1_x[30]
.sym 148725 $abc$46512$n6803
.sym 148726 lm32_cpu.mc_arithmetic.operand_0_d[28]
.sym 148730 lm32_cpu.logic_op_x[0]
.sym 148731 lm32_cpu.logic_op_x[1]
.sym 148732 lm32_cpu.operand_1_x[28]
.sym 148733 $abc$46512$n6816_1
.sym 148734 lm32_cpu.logic_op_x[2]
.sym 148735 lm32_cpu.logic_op_x[3]
.sym 148736 lm32_cpu.operand_1_x[30]
.sym 148737 lm32_cpu.operand_0_x[30]
.sym 148738 lm32_cpu.mc_arithmetic.operand_1_d[0]
.sym 148742 lm32_cpu.mc_arithmetic.operand_1_d[19]
.sym 148749 $abc$46512$n6800
.sym 148750 lm32_cpu.size_d[1]
.sym 148754 lm32_cpu.size_d[1]
.sym 148758 lm32_cpu.mc_arithmetic.operand_1_d[25]
.sym 148765 lm32_cpu.x_result_sel_mc_arith_x
.sym 148766 lm32_cpu.mc_arithmetic.operand_1_d[30]
.sym 148770 lm32_cpu.x_result_sel_csr_d
.sym 148774 lm32_cpu.bypass_data_1[9]
.sym 148778 lm32_cpu.bypass_data_1[1]
.sym 148782 $abc$46512$n4663
.sym 148783 lm32_cpu.bypass_data_1[28]
.sym 148784 $abc$46512$n4664
.sym 148786 $abc$46512$n3891
.sym 148787 lm32_cpu.bypass_data_1[30]
.sym 148788 $abc$46512$n4643
.sym 148789 $abc$46512$n4619
.sym 148790 $abc$46512$n4830_1
.sym 148791 $abc$46512$n4835_1
.sym 148794 $abc$46512$n4663
.sym 148795 lm32_cpu.bypass_data_1[21]
.sym 148796 $abc$46512$n4734
.sym 148798 lm32_cpu.sign_extend_d
.sym 148802 lm32_cpu.x_result[11]
.sym 148803 $abc$46512$n6991_1
.sym 148804 $abc$46512$n6783_1
.sym 148806 lm32_cpu.size_x[0]
.sym 148807 lm32_cpu.size_x[1]
.sym 148810 lm32_cpu.store_operand_x[1]
.sym 148811 lm32_cpu.store_operand_x[9]
.sym 148812 lm32_cpu.size_x[1]
.sym 148814 lm32_cpu.operand_m[20]
.sym 148818 $abc$46512$n3891
.sym 148819 lm32_cpu.bypass_data_1[19]
.sym 148820 $abc$46512$n4753
.sym 148821 $abc$46512$n4619
.sym 148822 lm32_cpu.load_store_unit.byte_enable_m[3]
.sym 148826 lm32_cpu.store_operand_x[3]
.sym 148827 lm32_cpu.store_operand_x[11]
.sym 148828 lm32_cpu.size_x[1]
.sym 148830 $abc$46512$n3891
.sym 148831 lm32_cpu.bypass_data_1[22]
.sym 148832 $abc$46512$n4723
.sym 148833 $abc$46512$n4619
.sym 148834 lm32_cpu.x_result[10]
.sym 148835 $abc$46512$n6993_1
.sym 148836 $abc$46512$n6783_1
.sym 148837 $abc$46512$n4663
.sym 148838 $abc$46512$n3891
.sym 148839 lm32_cpu.bypass_data_1[20]
.sym 148840 $abc$46512$n4744_1
.sym 148841 $abc$46512$n4619
.sym 148842 lm32_cpu.instruction_unit.branch_target_m[23]
.sym 148843 lm32_cpu.pc_x[23]
.sym 148844 $abc$46512$n5183_1
.sym 148846 lm32_cpu.x_result[11]
.sym 148850 $abc$46512$n4663
.sym 148851 lm32_cpu.bypass_data_1[15]
.sym 148852 $abc$46512$n4791
.sym 148854 lm32_cpu.load_store_unit.store_data_x[10]
.sym 148858 lm32_cpu.load_store_unit.store_data_x[8]
.sym 148862 $abc$46512$n3891
.sym 148863 lm32_cpu.bypass_data_1[24]
.sym 148864 $abc$46512$n4702
.sym 148865 $abc$46512$n4619
.sym 148866 lm32_cpu.pc_x[19]
.sym 148870 lm32_cpu.read_idx_0_d[2]
.sym 148874 lm32_cpu.bypass_data_1[3]
.sym 148878 lm32_cpu.instruction_unit.branch_predict_address_d[24]
.sym 148879 $abc$46512$n6827
.sym 148880 $abc$46512$n5364_1
.sym 148882 lm32_cpu.instruction_unit.branch_target_m[7]
.sym 148883 lm32_cpu.pc_x[7]
.sym 148884 $abc$46512$n5183_1
.sym 148886 lm32_cpu.store_operand_x[2]
.sym 148887 lm32_cpu.store_operand_x[10]
.sym 148888 lm32_cpu.size_x[1]
.sym 148890 $abc$46512$n4993
.sym 148891 $abc$46512$n4979
.sym 148892 $abc$46512$n3668_1
.sym 148894 lm32_cpu.x_result[10]
.sym 148895 $abc$46512$n6993_1
.sym 148896 $abc$46512$n6783_1
.sym 148898 lm32_cpu.pc_d[7]
.sym 148902 lm32_cpu.bypass_data_1[24]
.sym 148906 lm32_cpu.store_operand_x[7]
.sym 148907 lm32_cpu.store_operand_x[15]
.sym 148908 lm32_cpu.size_x[1]
.sym 148910 lm32_cpu.read_idx_0_d[0]
.sym 148914 lm32_cpu.bypass_data_1[5]
.sym 148918 lm32_cpu.bypass_data_1[15]
.sym 148922 lm32_cpu.bypass_data_1[7]
.sym 148926 lm32_cpu.bypass_data_1[22]
.sym 148930 lm32_cpu.read_idx_0_d[1]
.sym 148934 $abc$46512$n4796_1
.sym 148935 $abc$46512$n4798_1
.sym 148936 lm32_cpu.x_result[14]
.sym 148937 $abc$46512$n6783_1
.sym 148938 $abc$46512$n6892_1
.sym 148939 $abc$46512$n6893_1
.sym 148940 $abc$46512$n3641
.sym 148941 $abc$46512$n3624
.sym 148942 lm32_cpu.instruction_unit.branch_target_m[26]
.sym 148943 lm32_cpu.pc_x[26]
.sym 148944 $abc$46512$n5183_1
.sym 148946 basesoc_sram_we[3]
.sym 148950 basesoc_sram_we[2]
.sym 148954 lm32_cpu.m_result_sel_compare_m
.sym 148955 lm32_cpu.operand_m[14]
.sym 148956 lm32_cpu.x_result[14]
.sym 148957 $abc$46512$n3624
.sym 148958 lm32_cpu.m_result_sel_compare_m
.sym 148959 $abc$46512$n3649
.sym 148960 lm32_cpu.operand_m[14]
.sym 148962 lm32_cpu.x_result[6]
.sym 148963 $abc$46512$n4867_1
.sym 148964 $abc$46512$n6783_1
.sym 148966 lm32_cpu.w_result_sel_load_d
.sym 148970 $abc$46512$n5176
.sym 148971 lm32_cpu.write_idx_w[1]
.sym 148972 $abc$46512$n5180
.sym 148973 lm32_cpu.write_idx_w[3]
.sym 148977 $abc$46512$n5925
.sym 148981 lm32_cpu.size_x[0]
.sym 148982 lm32_cpu.x_result[4]
.sym 148983 $abc$46512$n4410_1
.sym 148984 $abc$46512$n3624
.sym 148986 $abc$46512$n5178
.sym 148987 lm32_cpu.write_idx_w[2]
.sym 148988 lm32_cpu.write_idx_w[0]
.sym 148989 $abc$46512$n5174
.sym 148990 lm32_cpu.sign_extend_d
.sym 148994 $abc$46512$n5182
.sym 148995 lm32_cpu.write_idx_w[4]
.sym 148996 $abc$46512$n3735_1
.sym 148997 $abc$46512$n3605
.sym 148998 lm32_cpu.pc_m[25]
.sym 148999 lm32_cpu.memop_pc_w[25]
.sym 149000 lm32_cpu.data_bus_error_exception_m
.sym 149002 lm32_cpu.pc_x[26]
.sym 149006 lm32_cpu.pc_x[23]
.sym 149010 lm32_cpu.pc_m[23]
.sym 149011 lm32_cpu.memop_pc_w[23]
.sym 149012 lm32_cpu.data_bus_error_exception_m
.sym 149014 lm32_cpu.pc_x[4]
.sym 149018 lm32_cpu.pc_m[26]
.sym 149019 lm32_cpu.memop_pc_w[26]
.sym 149020 lm32_cpu.data_bus_error_exception_m
.sym 149022 lm32_cpu.pc_m[27]
.sym 149023 lm32_cpu.memop_pc_w[27]
.sym 149024 lm32_cpu.data_bus_error_exception_m
.sym 149026 lm32_cpu.pc_x[5]
.sym 149030 lm32_cpu.pc_m[25]
.sym 149034 lm32_cpu.pc_m[1]
.sym 149038 lm32_cpu.pc_m[8]
.sym 149042 lm32_cpu.pc_m[8]
.sym 149043 lm32_cpu.memop_pc_w[8]
.sym 149044 lm32_cpu.data_bus_error_exception_m
.sym 149046 lm32_cpu.pc_m[27]
.sym 149050 lm32_cpu.pc_m[26]
.sym 149054 lm32_cpu.pc_m[1]
.sym 149055 lm32_cpu.memop_pc_w[1]
.sym 149056 lm32_cpu.data_bus_error_exception_m
.sym 149058 lm32_cpu.pc_m[23]
.sym 149062 lm32_cpu.read_idx_1_d[0]
.sym 149063 $abc$46512$n3731_1
.sym 149064 $abc$46512$n3607
.sym 149066 $abc$46512$n4416_1
.sym 149067 $abc$46512$n3641
.sym 149068 $abc$46512$n4411_1
.sym 149070 lm32_cpu.read_idx_1_d[0]
.sym 149071 $abc$46512$n3731_1
.sym 149072 $abc$46512$n3607
.sym 149073 $abc$46512$n6035
.sym 149074 $abc$46512$n5181
.sym 149075 $abc$46512$n6035
.sym 149078 lm32_cpu.read_idx_0_d[4]
.sym 149079 $abc$46512$n3753_1
.sym 149080 $abc$46512$n3607
.sym 149081 $abc$46512$n6035
.sym 149082 lm32_cpu.read_idx_0_d[2]
.sym 149083 lm32_cpu.write_idx_w[2]
.sym 149084 $abc$46512$n6794_1
.sym 149085 lm32_cpu.write_enable_q_w
.sym 149086 lm32_cpu.read_idx_0_d[0]
.sym 149087 lm32_cpu.write_idx_w[0]
.sym 149088 lm32_cpu.read_idx_0_d[1]
.sym 149089 lm32_cpu.write_idx_w[1]
.sym 149090 lm32_cpu.read_idx_0_d[4]
.sym 149091 $abc$46512$n3753_1
.sym 149092 $abc$46512$n3607
.sym 149094 lm32_cpu.read_idx_0_d[1]
.sym 149095 $abc$46512$n3748_1
.sym 149096 $abc$46512$n3607
.sym 149098 $abc$46512$n5185
.sym 149102 lm32_cpu.load_store_unit.wb_data_m[22]
.sym 149106 lm32_cpu.load_store_unit.wb_data_m[10]
.sym 149110 lm32_cpu.load_store_unit.wb_data_m[11]
.sym 149117 lm32_cpu.size_x[1]
.sym 149118 lm32_cpu.read_idx_0_d[2]
.sym 149119 $abc$46512$n3743_1
.sym 149120 $abc$46512$n3607
.sym 149121 $abc$46512$n6035
.sym 149129 $abc$46512$n5018_1
.sym 149134 $abc$46512$n5167_1
.sym 149135 $abc$46512$n2809
.sym 149138 $abc$46512$n3588
.sym 149139 grant
.sym 149140 request[1]
.sym 149141 $abc$46512$n5016_1
.sym 149146 $abc$46512$n5840
.sym 149147 $abc$46512$n5841
.sym 149148 $abc$46512$n7013
.sym 149149 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 149150 storage_1[10][2]
.sym 149151 storage_1[11][2]
.sym 149152 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 149153 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 149157 lm32_cpu.write_enable_q_w
.sym 149158 sram_bus_dat_w[5]
.sym 149162 sram_bus_dat_w[6]
.sym 149169 $abc$46512$n5397_1
.sym 149173 $abc$46512$n2811
.sym 149174 sram_bus_dat_w[0]
.sym 149178 storage_1[8][6]
.sym 149179 storage_1[12][6]
.sym 149180 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 149181 $abc$46512$n7028_1
.sym 149182 $abc$46512$n5397_1
.sym 149183 grant
.sym 149184 lm32_cpu.load_store_unit.d_we_o
.sym 149186 $abc$46512$n3588
.sym 149187 grant
.sym 149188 request[1]
.sym 149189 $abc$46512$n6035
.sym 149190 spiflash_sr[15]
.sym 149191 spiflash_bus_adr[6]
.sym 149192 $abc$46512$n5167_1
.sym 149194 storage[13][5]
.sym 149195 storage[15][5]
.sym 149196 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 149197 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 149198 $abc$46512$n5167_1
.sym 149199 spiflash_sr[7]
.sym 149202 spiflash_clk1
.sym 149203 spiflash_bitbang_storage_full[1]
.sym 149204 spiflash_bitbang_en_storage_full
.sym 149206 spiflash_sr[17]
.sym 149207 spiflash_bus_adr[8]
.sym 149208 $abc$46512$n5167_1
.sym 149210 storage[9][5]
.sym 149211 storage[11][5]
.sym 149212 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 149213 $abc$46512$n7116_1
.sym 149214 spiflash_sr[16]
.sym 149215 spiflash_bus_adr[7]
.sym 149216 $abc$46512$n5167_1
.sym 149218 grant
.sym 149219 lm32_cpu.load_store_unit.d_dat_o[15]
.sym 149222 $abc$46512$n5039_1
.sym 149223 spiflash_miso
.sym 149226 $abc$46512$n6000_1
.sym 149227 spiflash_bitbang_storage_full[1]
.sym 149228 $abc$46512$n5036_1
.sym 149229 spiflash_bitbang_en_storage_full
.sym 149234 $abc$46512$n5114_1
.sym 149235 sram_bus_we
.sym 149238 $abc$46512$n3727_1
.sym 149239 spiflash_bitbang_storage_full[0]
.sym 149240 $abc$46512$n5999_1
.sym 149241 $abc$46512$n5158_1
.sym 149242 spiflash_bitbang_storage_full[2]
.sym 149243 $abc$46512$n116
.sym 149244 spiflash_bitbang_en_storage_full
.sym 149246 $abc$46512$n5860_1
.sym 149247 $abc$46512$n5861
.sym 149248 $abc$46512$n7019
.sym 149249 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 149250 $abc$46512$n7561
.sym 149251 $abc$46512$n7562
.sym 149252 sel_r
.sym 149257 $abc$46512$n6665_1
.sym 149265 $abc$46512$n2707
.sym 149274 sram_bus_dat_w[0]
.sym 149278 interface2_bank_bus_dat_r[2]
.sym 149279 interface3_bank_bus_dat_r[2]
.sym 149280 interface4_bank_bus_dat_r[2]
.sym 149286 csrbank2_load0_w[2]
.sym 149287 $abc$46512$n5710
.sym 149288 csrbank2_en0_w
.sym 149290 $abc$46512$n5113_1
.sym 149291 $abc$46512$n5121_1
.sym 149292 sys_rst
.sym 149294 $abc$46512$n5115_1
.sym 149295 $abc$46512$n5113_1
.sym 149296 sys_rst
.sym 149298 csrbank2_load3_w[2]
.sym 149299 $abc$46512$n5758
.sym 149300 csrbank2_en0_w
.sym 149302 $abc$46512$n7042_1
.sym 149303 $abc$46512$n5944
.sym 149304 $abc$46512$n5947_1
.sym 149305 $abc$46512$n5114_1
.sym 149306 csrbank2_reload0_w[2]
.sym 149307 $abc$46512$n6802
.sym 149308 basesoc_timer0_zero_trigger
.sym 149310 csrbank2_load0_w[0]
.sym 149311 $abc$46512$n5706
.sym 149312 csrbank2_en0_w
.sym 149314 csrbank2_reload3_w[2]
.sym 149315 $abc$46512$n6874
.sym 149316 basesoc_timer0_zero_trigger
.sym 149318 sram_bus_dat_w[5]
.sym 149322 csrbank2_reload0_w[7]
.sym 149323 $abc$46512$n5123_1
.sym 149324 $abc$46512$n5115_1
.sym 149325 csrbank2_load0_w[7]
.sym 149326 sram_bus_dat_w[7]
.sym 149330 csrbank2_reload0_w[7]
.sym 149331 $abc$46512$n6817
.sym 149332 basesoc_timer0_zero_trigger
.sym 149334 basesoc_timer0_value[0]
.sym 149335 basesoc_timer0_value[1]
.sym 149336 basesoc_timer0_value[2]
.sym 149337 basesoc_timer0_value[3]
.sym 149338 csrbank2_reload0_w[6]
.sym 149339 $abc$46512$n6814
.sym 149340 basesoc_timer0_zero_trigger
.sym 149342 sram_bus_dat_w[1]
.sym 149346 basesoc_timer0_value[4]
.sym 149347 basesoc_timer0_value[5]
.sym 149348 basesoc_timer0_value[6]
.sym 149349 basesoc_timer0_value[7]
.sym 149351 basesoc_timer0_value[0]
.sym 149355 basesoc_timer0_value[1]
.sym 149356 $PACKER_VCC_NET_$glb_clk
.sym 149359 basesoc_timer0_value[2]
.sym 149360 $PACKER_VCC_NET_$glb_clk
.sym 149361 $auto$alumacc.cc:474:replace_alu$4498.C[2]
.sym 149363 basesoc_timer0_value[3]
.sym 149364 $PACKER_VCC_NET_$glb_clk
.sym 149365 $auto$alumacc.cc:474:replace_alu$4498.C[3]
.sym 149367 basesoc_timer0_value[4]
.sym 149368 $PACKER_VCC_NET_$glb_clk
.sym 149369 $auto$alumacc.cc:474:replace_alu$4498.C[4]
.sym 149371 basesoc_timer0_value[5]
.sym 149372 $PACKER_VCC_NET_$glb_clk
.sym 149373 $auto$alumacc.cc:474:replace_alu$4498.C[5]
.sym 149375 basesoc_timer0_value[6]
.sym 149376 $PACKER_VCC_NET_$glb_clk
.sym 149377 $auto$alumacc.cc:474:replace_alu$4498.C[6]
.sym 149379 basesoc_timer0_value[7]
.sym 149380 $PACKER_VCC_NET_$glb_clk
.sym 149381 $auto$alumacc.cc:474:replace_alu$4498.C[7]
.sym 149383 basesoc_timer0_value[8]
.sym 149384 $PACKER_VCC_NET_$glb_clk
.sym 149385 $auto$alumacc.cc:474:replace_alu$4498.C[8]
.sym 149387 basesoc_timer0_value[9]
.sym 149388 $PACKER_VCC_NET_$glb_clk
.sym 149389 $auto$alumacc.cc:474:replace_alu$4498.C[9]
.sym 149391 basesoc_timer0_value[10]
.sym 149392 $PACKER_VCC_NET_$glb_clk
.sym 149393 $auto$alumacc.cc:474:replace_alu$4498.C[10]
.sym 149395 basesoc_timer0_value[11]
.sym 149396 $PACKER_VCC_NET_$glb_clk
.sym 149397 $auto$alumacc.cc:474:replace_alu$4498.C[11]
.sym 149399 basesoc_timer0_value[12]
.sym 149400 $PACKER_VCC_NET_$glb_clk
.sym 149401 $auto$alumacc.cc:474:replace_alu$4498.C[12]
.sym 149403 basesoc_timer0_value[13]
.sym 149404 $PACKER_VCC_NET_$glb_clk
.sym 149405 $auto$alumacc.cc:474:replace_alu$4498.C[13]
.sym 149407 basesoc_timer0_value[14]
.sym 149408 $PACKER_VCC_NET_$glb_clk
.sym 149409 $auto$alumacc.cc:474:replace_alu$4498.C[14]
.sym 149411 basesoc_timer0_value[15]
.sym 149412 $PACKER_VCC_NET_$glb_clk
.sym 149413 $auto$alumacc.cc:474:replace_alu$4498.C[15]
.sym 149415 basesoc_timer0_value[16]
.sym 149416 $PACKER_VCC_NET_$glb_clk
.sym 149417 $auto$alumacc.cc:474:replace_alu$4498.C[16]
.sym 149419 basesoc_timer0_value[17]
.sym 149420 $PACKER_VCC_NET_$glb_clk
.sym 149421 $auto$alumacc.cc:474:replace_alu$4498.C[17]
.sym 149423 basesoc_timer0_value[18]
.sym 149424 $PACKER_VCC_NET_$glb_clk
.sym 149425 $auto$alumacc.cc:474:replace_alu$4498.C[18]
.sym 149427 basesoc_timer0_value[19]
.sym 149428 $PACKER_VCC_NET_$glb_clk
.sym 149429 $auto$alumacc.cc:474:replace_alu$4498.C[19]
.sym 149431 basesoc_timer0_value[20]
.sym 149432 $PACKER_VCC_NET_$glb_clk
.sym 149433 $auto$alumacc.cc:474:replace_alu$4498.C[20]
.sym 149435 basesoc_timer0_value[21]
.sym 149436 $PACKER_VCC_NET_$glb_clk
.sym 149437 $auto$alumacc.cc:474:replace_alu$4498.C[21]
.sym 149439 basesoc_timer0_value[22]
.sym 149440 $PACKER_VCC_NET_$glb_clk
.sym 149441 $auto$alumacc.cc:474:replace_alu$4498.C[22]
.sym 149443 basesoc_timer0_value[23]
.sym 149444 $PACKER_VCC_NET_$glb_clk
.sym 149445 $auto$alumacc.cc:474:replace_alu$4498.C[23]
.sym 149447 basesoc_timer0_value[24]
.sym 149448 $PACKER_VCC_NET_$glb_clk
.sym 149449 $auto$alumacc.cc:474:replace_alu$4498.C[24]
.sym 149451 basesoc_timer0_value[25]
.sym 149452 $PACKER_VCC_NET_$glb_clk
.sym 149453 $auto$alumacc.cc:474:replace_alu$4498.C[25]
.sym 149455 basesoc_timer0_value[26]
.sym 149456 $PACKER_VCC_NET_$glb_clk
.sym 149457 $auto$alumacc.cc:474:replace_alu$4498.C[26]
.sym 149459 basesoc_timer0_value[27]
.sym 149460 $PACKER_VCC_NET_$glb_clk
.sym 149461 $auto$alumacc.cc:474:replace_alu$4498.C[27]
.sym 149463 basesoc_timer0_value[28]
.sym 149464 $PACKER_VCC_NET_$glb_clk
.sym 149465 $auto$alumacc.cc:474:replace_alu$4498.C[28]
.sym 149467 basesoc_timer0_value[29]
.sym 149468 $PACKER_VCC_NET_$glb_clk
.sym 149469 $auto$alumacc.cc:474:replace_alu$4498.C[29]
.sym 149471 basesoc_timer0_value[30]
.sym 149472 $PACKER_VCC_NET_$glb_clk
.sym 149473 $auto$alumacc.cc:474:replace_alu$4498.C[30]
.sym 149477 $nextpnr_ICESTORM_LC_23$I3
.sym 149478 csrbank2_reload2_w[0]
.sym 149479 $abc$46512$n6844
.sym 149480 basesoc_timer0_zero_trigger
.sym 149486 csrbank2_load2_w[0]
.sym 149487 $abc$46512$n5738
.sym 149488 csrbank2_en0_w
.sym 149490 csrbank2_load2_w[2]
.sym 149491 $abc$46512$n5742
.sym 149492 csrbank2_en0_w
.sym 149498 csrbank2_reload1_w[2]
.sym 149499 $abc$46512$n6826
.sym 149500 basesoc_timer0_zero_trigger
.sym 149502 csrbank2_reload2_w[2]
.sym 149503 $abc$46512$n6850
.sym 149504 basesoc_timer0_zero_trigger
.sym 149506 csrbank2_load1_w[2]
.sym 149507 $abc$46512$n5726
.sym 149508 csrbank2_en0_w
.sym 149525 lm32_cpu.size_x[1]
.sym 149541 lm32_cpu.size_x[1]
.sym 149545 $abc$46512$n6972
.sym 149546 lm32_cpu.mc_result_x[4]
.sym 149547 $abc$46512$n6959_1
.sym 149548 lm32_cpu.x_result_sel_sext_x
.sym 149549 lm32_cpu.x_result_sel_mc_arith_x
.sym 149550 lm32_cpu.mc_arithmetic.b[3]
.sym 149551 $abc$46512$n3764_1
.sym 149552 lm32_cpu.mc_arithmetic.state[2]
.sym 149553 $abc$46512$n3837
.sym 149554 lm32_cpu.mc_result_x[5]
.sym 149555 $abc$46512$n6956_1
.sym 149556 lm32_cpu.x_result_sel_sext_x
.sym 149557 lm32_cpu.x_result_sel_mc_arith_x
.sym 149558 $abc$46512$n3829_1
.sym 149559 lm32_cpu.mc_arithmetic.state[2]
.sym 149560 $abc$46512$n3830
.sym 149562 lm32_cpu.mc_arithmetic.b[8]
.sym 149563 $abc$46512$n3764_1
.sym 149564 lm32_cpu.mc_arithmetic.state[2]
.sym 149565 $abc$46512$n3824
.sym 149566 $abc$46512$n3826_1
.sym 149567 lm32_cpu.mc_arithmetic.state[2]
.sym 149568 $abc$46512$n3827
.sym 149570 lm32_cpu.x_result_sel_sext_x
.sym 149571 lm32_cpu.mc_result_x[3]
.sym 149572 lm32_cpu.x_result_sel_mc_arith_x
.sym 149574 $abc$46512$n4847_1
.sym 149575 $abc$46512$n4846_1
.sym 149576 $abc$46512$n3670_1
.sym 149577 $abc$46512$n4853_1
.sym 149578 lm32_cpu.logic_op_x[1]
.sym 149579 lm32_cpu.logic_op_x[3]
.sym 149580 lm32_cpu.sexth_result_x[5]
.sym 149581 lm32_cpu.operand_1_x[5]
.sym 149582 $abc$46512$n3764_1
.sym 149583 lm32_cpu.mc_arithmetic.b[10]
.sym 149584 $abc$46512$n3846
.sym 149585 lm32_cpu.mc_arithmetic.b[9]
.sym 149590 lm32_cpu.mc_arithmetic.operand_1_d[6]
.sym 149591 lm32_cpu.mc_arithmetic.operand_0_d[6]
.sym 149592 $abc$46512$n4629
.sym 149593 $abc$46512$n3893
.sym 149594 lm32_cpu.logic_op_x[2]
.sym 149595 lm32_cpu.logic_op_x[0]
.sym 149596 lm32_cpu.sexth_result_x[5]
.sym 149597 $abc$46512$n6955_1
.sym 149598 $abc$46512$n4838_1
.sym 149599 $abc$46512$n4837_1
.sym 149600 $abc$46512$n3670_1
.sym 149601 $abc$46512$n4844_1
.sym 149602 $abc$46512$n3764_1
.sym 149603 lm32_cpu.mc_arithmetic.b[9]
.sym 149604 $abc$46512$n3846
.sym 149605 lm32_cpu.mc_arithmetic.b[8]
.sym 149606 $abc$46512$n3814_1
.sym 149607 lm32_cpu.mc_arithmetic.state[2]
.sym 149608 $abc$46512$n3815
.sym 149610 lm32_cpu.mc_arithmetic.b[10]
.sym 149611 $abc$46512$n3764_1
.sym 149612 lm32_cpu.mc_arithmetic.state[2]
.sym 149613 $abc$46512$n3820_1
.sym 149614 $abc$46512$n3806
.sym 149615 lm32_cpu.mc_arithmetic.state[2]
.sym 149616 $abc$46512$n3807
.sym 149622 lm32_cpu.mc_arithmetic.operand_0_d[8]
.sym 149623 $abc$46512$n4629
.sym 149624 $abc$46512$n3607
.sym 149626 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 149627 $abc$46512$n4629
.sym 149628 $abc$46512$n3607
.sym 149630 $abc$46512$n3893
.sym 149631 lm32_cpu.mc_arithmetic.operand_0_d[1]
.sym 149638 $abc$46512$n6896_1
.sym 149639 lm32_cpu.mc_result_x[14]
.sym 149640 lm32_cpu.x_result_sel_sext_x
.sym 149641 lm32_cpu.x_result_sel_mc_arith_x
.sym 149642 $abc$46512$n4629
.sym 149643 lm32_cpu.mc_arithmetic.operand_0_d[10]
.sym 149644 $abc$46512$n3607
.sym 149645 $abc$46512$n4829_1
.sym 149646 $abc$46512$n6888_1
.sym 149647 lm32_cpu.mc_result_x[15]
.sym 149648 lm32_cpu.x_result_sel_sext_x
.sym 149649 lm32_cpu.x_result_sel_mc_arith_x
.sym 149650 lm32_cpu.logic_op_x[2]
.sym 149651 lm32_cpu.logic_op_x[0]
.sym 149652 lm32_cpu.sexth_result_x[14]
.sym 149653 $abc$46512$n6895_1
.sym 149654 $abc$46512$n3893
.sym 149655 lm32_cpu.mc_arithmetic.operand_0_d[15]
.sym 149658 lm32_cpu.logic_op_x[1]
.sym 149659 lm32_cpu.logic_op_x[3]
.sym 149660 lm32_cpu.sexth_result_x[14]
.sym 149661 lm32_cpu.operand_1_x[14]
.sym 149662 lm32_cpu.mc_arithmetic.operand_1_d[15]
.sym 149663 lm32_cpu.mc_arithmetic.operand_0_d[15]
.sym 149664 $abc$46512$n4629
.sym 149665 $abc$46512$n3893
.sym 149666 lm32_cpu.mc_arithmetic.a[15]
.sym 149667 $abc$46512$n3846
.sym 149668 $abc$46512$n4202_1
.sym 149669 $abc$46512$n4182_1
.sym 149670 lm32_cpu.mc_arithmetic.operand_1_d[14]
.sym 149674 lm32_cpu.logic_op_x[0]
.sym 149675 lm32_cpu.logic_op_x[1]
.sym 149676 lm32_cpu.operand_1_x[21]
.sym 149677 $abc$46512$n6855_1
.sym 149678 lm32_cpu.logic_op_x[2]
.sym 149679 lm32_cpu.logic_op_x[3]
.sym 149680 lm32_cpu.operand_1_x[27]
.sym 149681 lm32_cpu.operand_0_x[27]
.sym 149685 $abc$46512$n6833
.sym 149686 $abc$46512$n6856_1
.sym 149687 lm32_cpu.mc_result_x[21]
.sym 149688 lm32_cpu.x_result_sel_sext_x
.sym 149689 lm32_cpu.x_result_sel_mc_arith_x
.sym 149690 lm32_cpu.logic_op_x[2]
.sym 149691 lm32_cpu.logic_op_x[3]
.sym 149692 lm32_cpu.operand_1_x[21]
.sym 149693 lm32_cpu.operand_0_x[21]
.sym 149694 lm32_cpu.logic_op_x[0]
.sym 149695 lm32_cpu.logic_op_x[1]
.sym 149696 lm32_cpu.operand_1_x[27]
.sym 149697 $abc$46512$n6820_1
.sym 149698 lm32_cpu.mc_arithmetic.operand_0_d[21]
.sym 149702 $abc$46512$n6879_1
.sym 149703 lm32_cpu.mc_result_x[17]
.sym 149704 lm32_cpu.x_result_sel_sext_x
.sym 149705 lm32_cpu.x_result_sel_mc_arith_x
.sym 149706 lm32_cpu.mc_arithmetic.operand_0_d[27]
.sym 149710 lm32_cpu.mc_arithmetic.operand_0_d[18]
.sym 149714 lm32_cpu.mc_arithmetic.operand_0_d[25]
.sym 149718 lm32_cpu.mc_arithmetic.operand_1_d[20]
.sym 149719 lm32_cpu.mc_arithmetic.operand_0_d[20]
.sym 149720 $abc$46512$n4629
.sym 149721 $abc$46512$n3670_1
.sym 149722 $abc$46512$n6845
.sym 149723 lm32_cpu.mc_result_x[23]
.sym 149724 lm32_cpu.x_result_sel_sext_x
.sym 149725 lm32_cpu.x_result_sel_mc_arith_x
.sym 149726 $abc$46512$n6821
.sym 149727 lm32_cpu.mc_result_x[27]
.sym 149728 lm32_cpu.x_result_sel_sext_x
.sym 149729 lm32_cpu.x_result_sel_mc_arith_x
.sym 149730 lm32_cpu.mc_arithmetic.operand_0_d[19]
.sym 149734 lm32_cpu.mc_arithmetic.operand_0_d[24]
.sym 149738 lm32_cpu.logic_op_d[3]
.sym 149742 lm32_cpu.x_result_sel_sext_d
.sym 149746 $abc$46512$n6817_1
.sym 149747 lm32_cpu.mc_result_x[28]
.sym 149748 lm32_cpu.x_result_sel_sext_x
.sym 149749 lm32_cpu.x_result_sel_mc_arith_x
.sym 149750 lm32_cpu.logic_op_x[0]
.sym 149751 lm32_cpu.logic_op_x[1]
.sym 149752 lm32_cpu.operand_1_x[31]
.sym 149753 $abc$46512$n6798_1
.sym 149754 lm32_cpu.logic_op_x[2]
.sym 149755 lm32_cpu.logic_op_x[3]
.sym 149756 lm32_cpu.operand_1_x[31]
.sym 149757 lm32_cpu.operand_0_x[31]
.sym 149758 lm32_cpu.mc_arithmetic.operand_1_d[17]
.sym 149759 lm32_cpu.mc_arithmetic.operand_0_d[17]
.sym 149760 $abc$46512$n4629
.sym 149761 $abc$46512$n3670_1
.sym 149762 $abc$46512$n6799
.sym 149763 lm32_cpu.mc_result_x[31]
.sym 149764 lm32_cpu.x_result_sel_sext_x
.sym 149765 lm32_cpu.x_result_sel_mc_arith_x
.sym 149766 lm32_cpu.sign_extend_d
.sym 149770 lm32_cpu.mc_arithmetic.operand_1_d[31]
.sym 149774 $abc$46512$n4663
.sym 149775 lm32_cpu.bypass_data_1[9]
.sym 149776 $abc$46512$n4843_1
.sym 149777 $abc$46512$n4629
.sym 149778 $abc$46512$n4663
.sym 149779 lm32_cpu.bypass_data_1[8]
.sym 149780 $abc$46512$n4852_1
.sym 149781 $abc$46512$n4629
.sym 149782 $abc$46512$n4663
.sym 149783 lm32_cpu.bypass_data_1[18]
.sym 149784 $abc$46512$n4763
.sym 149785 $abc$46512$n4629
.sym 149786 $abc$46512$n4821_1
.sym 149787 $abc$46512$n4826_1
.sym 149788 $abc$46512$n4629
.sym 149789 $abc$46512$n3670_1
.sym 149790 lm32_cpu.mc_arithmetic.operand_1_d[30]
.sym 149791 lm32_cpu.mc_arithmetic.operand_0_d[30]
.sym 149792 $abc$46512$n4629
.sym 149793 $abc$46512$n3893
.sym 149794 lm32_cpu.mc_arithmetic.operand_1_d[27]
.sym 149798 $abc$46512$n4830_1
.sym 149799 $abc$46512$n4835_1
.sym 149800 $abc$46512$n4629
.sym 149801 $abc$46512$n3670_1
.sym 149802 $abc$46512$n4812_1
.sym 149803 $abc$46512$n4817_1
.sym 149804 $abc$46512$n4629
.sym 149805 $abc$46512$n3670_1
.sym 149806 lm32_cpu.instruction_unit.instruction_d[12]
.sym 149807 $abc$46512$n4625
.sym 149808 $abc$46512$n4644
.sym 149809 $abc$46512$n4619
.sym 149810 sram_bus_dat_w[4]
.sym 149814 $abc$46512$n4663
.sym 149815 lm32_cpu.bypass_data_1[28]
.sym 149816 $abc$46512$n4664
.sym 149817 $abc$46512$n4629
.sym 149818 $abc$46512$n4799
.sym 149819 lm32_cpu.instruction_unit.instruction_d[12]
.sym 149822 $abc$46512$n4663
.sym 149823 lm32_cpu.bypass_data_1[26]
.sym 149824 $abc$46512$n4684
.sym 149825 $abc$46512$n4629
.sym 149826 $abc$46512$n4663
.sym 149827 lm32_cpu.bypass_data_1[21]
.sym 149828 $abc$46512$n4734
.sym 149829 $abc$46512$n4629
.sym 149830 $abc$46512$n4799
.sym 149831 lm32_cpu.instruction_unit.instruction_d[1]
.sym 149832 lm32_cpu.bypass_data_1[1]
.sym 149833 $abc$46512$n4663
.sym 149834 lm32_cpu.size_d[1]
.sym 149838 $abc$46512$n4799
.sym 149839 lm32_cpu.instruction_unit.instruction_d[0]
.sym 149840 lm32_cpu.bypass_data_1[0]
.sym 149841 $abc$46512$n4663
.sym 149842 lm32_cpu.bypass_data_1[26]
.sym 149846 lm32_cpu.instruction_unit.instruction_d[0]
.sym 149847 $abc$46512$n4625
.sym 149848 $abc$46512$n4644
.sym 149850 lm32_cpu.size_d[0]
.sym 149854 lm32_cpu.instruction_unit.instruction_d[1]
.sym 149855 $abc$46512$n4625
.sym 149856 $abc$46512$n4644
.sym 149858 $abc$46512$n4799
.sym 149859 lm32_cpu.instruction_unit.instruction_d[8]
.sym 149862 lm32_cpu.instruction_unit.instruction_d[8]
.sym 149863 $abc$46512$n4625
.sym 149864 $abc$46512$n4644
.sym 149866 lm32_cpu.instruction_unit.instruction_d[7]
.sym 149867 $abc$46512$n4625
.sym 149868 $abc$46512$n4644
.sym 149870 lm32_cpu.instruction_unit.instruction_d[14]
.sym 149871 $abc$46512$n4625
.sym 149872 $abc$46512$n4644
.sym 149874 lm32_cpu.bypass_data_1[28]
.sym 149878 lm32_cpu.instruction_unit.instruction_d[4]
.sym 149879 $abc$46512$n4625
.sym 149880 $abc$46512$n4644
.sym 149882 lm32_cpu.instruction_unit.instruction_d[6]
.sym 149883 $abc$46512$n4625
.sym 149884 $abc$46512$n4644
.sym 149886 lm32_cpu.bypass_data_1[21]
.sym 149890 $abc$46512$n4799
.sym 149891 lm32_cpu.instruction_unit.instruction_d[6]
.sym 149892 lm32_cpu.bypass_data_1[6]
.sym 149893 $abc$46512$n4663
.sym 149894 $abc$46512$n4799
.sym 149895 lm32_cpu.instruction_unit.instruction_d[14]
.sym 149896 lm32_cpu.bypass_data_1[14]
.sym 149897 $abc$46512$n4663
.sym 149898 lm32_cpu.store_operand_x[28]
.sym 149899 lm32_cpu.load_store_unit.store_data_x[12]
.sym 149900 lm32_cpu.size_x[0]
.sym 149901 lm32_cpu.size_x[1]
.sym 149902 $abc$46512$n4799
.sym 149903 lm32_cpu.instruction_unit.instruction_d[7]
.sym 149904 lm32_cpu.bypass_data_1[7]
.sym 149905 $abc$46512$n4663
.sym 149906 $abc$46512$n4799
.sym 149907 lm32_cpu.instruction_unit.instruction_d[4]
.sym 149908 lm32_cpu.bypass_data_1[4]
.sym 149909 $abc$46512$n4663
.sym 149910 lm32_cpu.eba[15]
.sym 149911 lm32_cpu.branch_target_x[22]
.sym 149912 $abc$46512$n5252
.sym 149914 lm32_cpu.eba[8]
.sym 149915 lm32_cpu.branch_target_x[15]
.sym 149916 $abc$46512$n5252
.sym 149918 $abc$46512$n3625
.sym 149919 lm32_cpu.eret_x
.sym 149922 $abc$46512$n4994
.sym 149923 lm32_cpu.eret_x
.sym 149924 $abc$46512$n4979
.sym 149929 lm32_cpu.pc_x[23]
.sym 149933 lm32_cpu.store_operand_x[5]
.sym 149934 lm32_cpu.instruction_unit.branch_target_m[13]
.sym 149935 lm32_cpu.pc_x[13]
.sym 149936 $abc$46512$n5183_1
.sym 149938 $abc$46512$n5396_1
.sym 149939 lm32_cpu.load_store_unit.d_sel_o[3]
.sym 149942 lm32_cpu.instruction_unit.branch_target_m[20]
.sym 149943 lm32_cpu.pc_x[20]
.sym 149944 $abc$46512$n5183_1
.sym 149946 lm32_cpu.load_store_unit.store_data_x[14]
.sym 149950 $abc$46512$n5396_1
.sym 149951 lm32_cpu.load_store_unit.d_sel_o[0]
.sym 149954 lm32_cpu.store_operand_x[21]
.sym 149955 lm32_cpu.store_operand_x[5]
.sym 149956 lm32_cpu.size_x[0]
.sym 149957 lm32_cpu.size_x[1]
.sym 149958 lm32_cpu.store_operand_x[6]
.sym 149959 lm32_cpu.store_operand_x[14]
.sym 149960 lm32_cpu.size_x[1]
.sym 149962 lm32_cpu.instruction_unit.branch_predict_address_d[28]
.sym 149963 $abc$46512$n3897
.sym 149964 $abc$46512$n5364_1
.sym 149969 lm32_cpu.store_operand_x[6]
.sym 149970 lm32_cpu.instruction_unit.branch_target_m[29]
.sym 149971 lm32_cpu.pc_x[29]
.sym 149972 $abc$46512$n5183_1
.sym 149977 $abc$46512$n5448
.sym 149978 lm32_cpu.bypass_data_1[6]
.sym 149982 lm32_cpu.instruction_unit.branch_predict_address_d[10]
.sym 149983 $abc$46512$n6910_1
.sym 149984 $abc$46512$n5364_1
.sym 149986 lm32_cpu.bypass_data_1[14]
.sym 149990 lm32_cpu.m_bypass_enable_x
.sym 149994 lm32_cpu.load_store_unit.exception_m
.sym 149995 lm32_cpu.condition_met_m
.sym 149996 lm32_cpu.branch_predict_taken_m
.sym 149997 lm32_cpu.branch_predict_m
.sym 149998 lm32_cpu.w_result_sel_load_d
.sym 149999 $abc$46512$n3649
.sym 150000 $abc$46512$n3641
.sym 150001 lm32_cpu.m_bypass_enable_m
.sym 150002 lm32_cpu.branch_predict_taken_x
.sym 150006 lm32_cpu.branch_predict_m
.sym 150007 lm32_cpu.branch_predict_taken_m
.sym 150008 lm32_cpu.condition_met_m
.sym 150010 lm32_cpu.branch_predict_x
.sym 150014 lm32_cpu.branch_predict_m
.sym 150015 lm32_cpu.condition_met_m
.sym 150016 lm32_cpu.load_store_unit.exception_m
.sym 150017 lm32_cpu.branch_predict_taken_m
.sym 150021 $abc$46512$n3624
.sym 150022 lm32_cpu.x_result[4]
.sym 150026 lm32_cpu.read_idx_1_d[1]
.sym 150027 lm32_cpu.write_idx_w[1]
.sym 150028 lm32_cpu.read_idx_1_d[3]
.sym 150029 lm32_cpu.write_idx_w[3]
.sym 150030 lm32_cpu.pc_x[28]
.sym 150034 $abc$46512$n4615
.sym 150035 $abc$46512$n4616
.sym 150036 $abc$46512$n4617
.sym 150038 lm32_cpu.pc_x[27]
.sym 150042 lm32_cpu.pc_x[25]
.sym 150046 lm32_cpu.read_idx_1_d[2]
.sym 150047 lm32_cpu.write_idx_w[2]
.sym 150048 lm32_cpu.read_idx_1_d[4]
.sym 150049 lm32_cpu.write_idx_w[4]
.sym 150050 lm32_cpu.read_idx_1_d[0]
.sym 150051 lm32_cpu.write_idx_w[0]
.sym 150052 lm32_cpu.write_enable_q_w
.sym 150054 lm32_cpu.read_idx_0_d[2]
.sym 150055 lm32_cpu.write_idx_m[2]
.sym 150056 $abc$46512$n3646
.sym 150058 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 150062 lm32_cpu.write_idx_m[1]
.sym 150063 lm32_cpu.read_idx_0_d[1]
.sym 150064 lm32_cpu.write_idx_m[0]
.sym 150065 lm32_cpu.read_idx_0_d[0]
.sym 150066 storage_1[4][1]
.sym 150067 storage_1[12][1]
.sym 150068 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 150069 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 150070 $abc$46512$n3642
.sym 150071 $abc$46512$n3645
.sym 150072 $abc$46512$n3647
.sym 150074 lm32_cpu.m_result_sel_compare_m
.sym 150075 lm32_cpu.operand_m[4]
.sym 150078 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 150082 $abc$46512$n3642
.sym 150083 $abc$46512$n3645
.sym 150084 $abc$46512$n3647
.sym 150086 lm32_cpu.write_idx_m[1]
.sym 150090 lm32_cpu.read_idx_1_d[3]
.sym 150091 $abc$46512$n3739_1
.sym 150092 $abc$46512$n3607
.sym 150093 $abc$46512$n6035
.sym 150094 lm32_cpu.write_idx_m[2]
.sym 150098 lm32_cpu.write_idx_m[3]
.sym 150102 lm32_cpu.read_idx_0_d[3]
.sym 150103 lm32_cpu.write_idx_w[3]
.sym 150104 lm32_cpu.read_idx_0_d[4]
.sym 150105 lm32_cpu.write_idx_w[4]
.sym 150106 lm32_cpu.write_idx_m[0]
.sym 150110 lm32_cpu.read_idx_1_d[3]
.sym 150111 $abc$46512$n3739_1
.sym 150112 $abc$46512$n3607
.sym 150114 $abc$46512$n5181
.sym 150118 lm32_cpu.read_idx_1_d[2]
.sym 150119 $abc$46512$n3674_1
.sym 150120 $abc$46512$n3607
.sym 150121 $abc$46512$n6035
.sym 150125 lm32_cpu.load_store_unit.wb_data_m[11]
.sym 150129 $abc$46512$n2552
.sym 150130 lm32_cpu.read_idx_0_d[3]
.sym 150131 $abc$46512$n3751_1
.sym 150132 $abc$46512$n3607
.sym 150133 $abc$46512$n6035
.sym 150134 $abc$46512$n5396_1
.sym 150135 lm32_cpu.load_store_unit.d_sel_o[2]
.sym 150138 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 150145 lm32_cpu.branch_target_x[28]
.sym 150146 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 150150 storage_1[8][5]
.sym 150151 storage_1[12][5]
.sym 150152 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 150153 $abc$46512$n7024_1
.sym 150154 $abc$46512$n2552
.sym 150155 $abc$46512$n5016_1
.sym 150158 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 150162 storage_1[10][6]
.sym 150163 storage_1[11][6]
.sym 150164 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 150165 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 150170 $abc$46512$n5879
.sym 150171 $abc$46512$n5880_1
.sym 150172 $abc$46512$n7025
.sym 150173 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 150174 $abc$46512$n2564
.sym 150175 $abc$46512$n5018_1
.sym 150181 lm32_cpu.store_operand_x[7]
.sym 150182 request[1]
.sym 150189 lm32_cpu.load_store_unit.store_data_x[12]
.sym 150190 $abc$46512$n5866_1
.sym 150191 $abc$46512$n5867
.sym 150192 $abc$46512$n7021_1
.sym 150193 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 150194 request[0]
.sym 150195 request[1]
.sym 150196 grant
.sym 150197 $abc$46512$n3596
.sym 150198 storage_1[10][4]
.sym 150199 storage_1[11][4]
.sym 150200 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 150201 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 150202 $abc$46512$n3595_1
.sym 150203 slave_sel[0]
.sym 150206 $abc$46512$n5396_1
.sym 150207 lm32_cpu.load_store_unit.d_sel_o[1]
.sym 150210 lm32_cpu.instruction_unit.i_stb_o
.sym 150211 lm32_cpu.load_store_unit.d_stb_o
.sym 150212 grant
.sym 150225 spiflash_bitbang_storage_full[1]
.sym 150226 sram_bus_dat_w[5]
.sym 150233 storage_1[8][6]
.sym 150237 lm32_cpu.size_x[1]
.sym 150238 $abc$46512$n5873_1
.sym 150239 $abc$46512$n5874_1
.sym 150240 $abc$46512$n7023_1
.sym 150241 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 150246 $abc$46512$n3726_1
.sym 150247 $abc$46512$n5088
.sym 150254 sram_bus_adr[11]
.sym 150255 $abc$46512$n3729_1
.sym 150256 sram_bus_adr[12]
.sym 150258 $abc$46512$n5862_1
.sym 150259 $abc$46512$n5856_1
.sym 150260 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 150261 $abc$46512$n5835
.sym 150262 $abc$46512$n5875_1
.sym 150263 $abc$46512$n5869
.sym 150264 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 150265 $abc$46512$n5835
.sym 150266 sram_bus_adr[11]
.sym 150267 sram_bus_adr[12]
.sym 150268 $abc$46512$n3729_1
.sym 150270 sram_bus_adr[12]
.sym 150271 sram_bus_adr[11]
.sym 150272 $abc$46512$n3729_1
.sym 150274 sram_bus_we
.sym 150275 $abc$46512$n5158_1
.sym 150276 $abc$46512$n5036_1
.sym 150277 sys_rst
.sym 150278 csrbank3_txfull_w
.sym 150285 csrbank2_load3_w[2]
.sym 150293 csrbank2_load3_w[1]
.sym 150297 $abc$46512$n5036_1
.sym 150298 csrbank3_txfull_w
.sym 150299 basesoc_uart_tx_old_trigger
.sym 150302 $abc$46512$n5121_1
.sym 150303 csrbank2_load3_w[5]
.sym 150304 $abc$46512$n5972
.sym 150305 $abc$46512$n5114_1
.sym 150306 interface0_bank_bus_dat_r[5]
.sym 150307 interface2_bank_bus_dat_r[5]
.sym 150308 interface3_bank_bus_dat_r[5]
.sym 150309 interface4_bank_bus_dat_r[5]
.sym 150311 basesoc_timer0_value[0]
.sym 150313 $PACKER_VCC_NET_$glb_clk
.sym 150314 basesoc_timer0_value[26]
.sym 150318 interface0_bank_bus_dat_r[4]
.sym 150319 interface2_bank_bus_dat_r[4]
.sym 150320 interface3_bank_bus_dat_r[4]
.sym 150321 interface4_bank_bus_dat_r[4]
.sym 150322 basesoc_timer0_value[0]
.sym 150326 basesoc_timer0_value[2]
.sym 150330 csrbank2_reload0_w[2]
.sym 150331 $abc$46512$n5123_1
.sym 150332 $abc$46512$n5949_1
.sym 150333 $abc$46512$n5948
.sym 150334 $abc$46512$n5928
.sym 150335 csrbank2_value3_w[2]
.sym 150336 $abc$46512$n5121_1
.sym 150337 csrbank2_load3_w[2]
.sym 150338 csrbank2_reload0_w[0]
.sym 150339 $abc$46512$n6796
.sym 150340 basesoc_timer0_zero_trigger
.sym 150342 csrbank2_reload0_w[0]
.sym 150343 $abc$46512$n5123_1
.sym 150344 $abc$46512$n5119_1
.sym 150345 csrbank2_load2_w[0]
.sym 150346 $abc$46512$n5968
.sym 150347 $abc$46512$n5963_1
.sym 150348 $abc$46512$n5114_1
.sym 150350 sys_rst
.sym 150351 basesoc_timer0_value[0]
.sym 150352 csrbank2_en0_w
.sym 150354 $abc$46512$n5990
.sym 150355 $abc$46512$n5994
.sym 150356 $abc$46512$n5997_1
.sym 150357 $abc$46512$n5114_1
.sym 150358 $abc$46512$n5777
.sym 150359 $abc$46512$n5776
.sym 150360 $abc$46512$n5061_1
.sym 150362 $abc$46512$n5789_1
.sym 150363 $abc$46512$n5788_1
.sym 150364 $abc$46512$n5061_1
.sym 150366 csrbank2_load0_w[4]
.sym 150367 $abc$46512$n5714
.sym 150368 csrbank2_en0_w
.sym 150370 csrbank2_reload0_w[4]
.sym 150371 $abc$46512$n6808
.sym 150372 basesoc_timer0_zero_trigger
.sym 150374 $abc$46512$n5929_1
.sym 150375 csrbank2_value0_w[5]
.sym 150376 $abc$46512$n5123_1
.sym 150377 csrbank2_reload0_w[5]
.sym 150378 csrbank2_load0_w[5]
.sym 150379 $abc$46512$n5115_1
.sym 150380 $abc$46512$n5974
.sym 150381 $abc$46512$n5976
.sym 150382 $abc$46512$n5119_1
.sym 150383 csrbank2_load2_w[5]
.sym 150384 $abc$46512$n5117_1
.sym 150385 csrbank2_load1_w[5]
.sym 150386 csrbank2_value1_w[7]
.sym 150387 $abc$46512$n5924_1
.sym 150388 $abc$46512$n5993_1
.sym 150390 $abc$46512$n5979_1
.sym 150391 $abc$46512$n5977_1
.sym 150392 $abc$46512$n5978_1
.sym 150393 $abc$46512$n5973_1
.sym 150394 basesoc_timer0_value[6]
.sym 150398 csrbank2_load0_w[4]
.sym 150399 $abc$46512$n5115_1
.sym 150400 $abc$46512$n5969_1
.sym 150401 $abc$46512$n5970
.sym 150402 basesoc_timer0_value[3]
.sym 150406 basesoc_timer0_value[13]
.sym 150410 basesoc_timer0_value[8]
.sym 150411 basesoc_timer0_value[9]
.sym 150412 basesoc_timer0_value[10]
.sym 150413 basesoc_timer0_value[11]
.sym 150414 $abc$46512$n5145_1
.sym 150415 $abc$46512$n5146_1
.sym 150416 $abc$46512$n5147_1
.sym 150417 $abc$46512$n5148_1
.sym 150418 basesoc_timer0_value[30]
.sym 150422 basesoc_timer0_value[12]
.sym 150423 basesoc_timer0_value[13]
.sym 150424 basesoc_timer0_value[14]
.sym 150425 basesoc_timer0_value[15]
.sym 150426 basesoc_timer0_value[15]
.sym 150430 basesoc_timer0_value[12]
.sym 150434 $abc$46512$n5924_1
.sym 150435 csrbank2_value1_w[5]
.sym 150436 $abc$46512$n5129_1
.sym 150437 csrbank2_reload2_w[5]
.sym 150438 csrbank2_load1_w[1]
.sym 150439 $abc$46512$n5724
.sym 150440 csrbank2_en0_w
.sym 150442 csrbank2_reload1_w[4]
.sym 150443 $abc$46512$n6832
.sym 150444 basesoc_timer0_zero_trigger
.sym 150446 basesoc_timer0_value[20]
.sym 150447 basesoc_timer0_value[21]
.sym 150448 basesoc_timer0_value[22]
.sym 150449 basesoc_timer0_value[23]
.sym 150450 $abc$46512$n5139_1
.sym 150451 $abc$46512$n5144_1
.sym 150454 csrbank2_load2_w[5]
.sym 150455 $abc$46512$n5748
.sym 150456 csrbank2_en0_w
.sym 150458 csrbank2_load1_w[4]
.sym 150459 $abc$46512$n5730
.sym 150460 csrbank2_en0_w
.sym 150462 csrbank2_reload2_w[5]
.sym 150463 $abc$46512$n6859
.sym 150464 basesoc_timer0_zero_trigger
.sym 150466 csrbank2_load3_w[6]
.sym 150467 $abc$46512$n5766
.sym 150468 csrbank2_en0_w
.sym 150470 basesoc_timer0_value[24]
.sym 150471 basesoc_timer0_value[25]
.sym 150472 basesoc_timer0_value[26]
.sym 150473 basesoc_timer0_value[27]
.sym 150474 basesoc_timer0_value[28]
.sym 150475 basesoc_timer0_value[29]
.sym 150476 basesoc_timer0_value[30]
.sym 150477 basesoc_timer0_value[31]
.sym 150478 $abc$46512$n5140_1
.sym 150479 $abc$46512$n5141_1
.sym 150480 $abc$46512$n5142_1
.sym 150481 $abc$46512$n5143_1
.sym 150482 csrbank2_load3_w[0]
.sym 150483 $abc$46512$n5754
.sym 150484 csrbank2_en0_w
.sym 150486 csrbank2_reload3_w[6]
.sym 150487 $abc$46512$n6886
.sym 150488 basesoc_timer0_zero_trigger
.sym 150490 csrbank2_load3_w[1]
.sym 150491 $abc$46512$n5756
.sym 150492 csrbank2_en0_w
.sym 150494 csrbank2_load3_w[5]
.sym 150495 $abc$46512$n5764
.sym 150496 csrbank2_en0_w
.sym 150498 csrbank2_reload3_w[1]
.sym 150499 $abc$46512$n6871
.sym 150500 basesoc_timer0_zero_trigger
.sym 150510 csrbank2_reload3_w[5]
.sym 150511 $abc$46512$n6883
.sym 150512 basesoc_timer0_zero_trigger
.sym 150518 sram_bus_dat_w[0]
.sym 150530 sram_bus_dat_w[4]
.sym 150534 lm32_cpu.mc_arithmetic.b[4]
.sym 150535 $abc$46512$n3764_1
.sym 150536 lm32_cpu.mc_arithmetic.state[2]
.sym 150537 $abc$46512$n3835_1
.sym 150538 $abc$46512$n3764_1
.sym 150539 lm32_cpu.mc_arithmetic.b[5]
.sym 150545 lm32_cpu.branch_target_x[23]
.sym 150546 $abc$46512$n3832_1
.sym 150547 lm32_cpu.mc_arithmetic.state[2]
.sym 150548 $abc$46512$n3833
.sym 150557 $abc$46512$n2454
.sym 150566 $abc$46512$n6994_1
.sym 150567 $abc$46512$n3607
.sym 150568 $abc$46512$n4855_1
.sym 150570 $abc$46512$n3764_1
.sym 150571 lm32_cpu.mc_arithmetic.b[6]
.sym 150574 lm32_cpu.mc_arithmetic.b[4]
.sym 150575 $abc$46512$n3846
.sym 150576 $abc$46512$n3832_1
.sym 150577 $abc$46512$n4880
.sym 150578 $abc$46512$n3764_1
.sym 150579 lm32_cpu.mc_arithmetic.b[7]
.sym 150582 lm32_cpu.mc_arithmetic.operand_1_d[7]
.sym 150583 lm32_cpu.mc_arithmetic.operand_0_d[7]
.sym 150584 $abc$46512$n4629
.sym 150585 $abc$46512$n3670_1
.sym 150586 lm32_cpu.mc_arithmetic.b[6]
.sym 150587 $abc$46512$n3846
.sym 150588 $abc$46512$n3826_1
.sym 150589 $abc$46512$n4864_1
.sym 150590 lm32_cpu.mc_arithmetic.b[5]
.sym 150591 $abc$46512$n3846
.sym 150592 $abc$46512$n3829_1
.sym 150593 $abc$46512$n4871_1
.sym 150594 $abc$46512$n3764_1
.sym 150595 lm32_cpu.mc_arithmetic.b[8]
.sym 150596 $abc$46512$n3846
.sym 150597 lm32_cpu.mc_arithmetic.b[7]
.sym 150598 lm32_cpu.mc_arithmetic.operand_1_d[4]
.sym 150599 lm32_cpu.mc_arithmetic.operand_0_d[4]
.sym 150600 $abc$46512$n4629
.sym 150601 $abc$46512$n3893
.sym 150602 $abc$46512$n3811_1
.sym 150603 lm32_cpu.mc_arithmetic.state[2]
.sym 150604 $abc$46512$n3812
.sym 150606 lm32_cpu.mc_arithmetic.b[8]
.sym 150607 lm32_cpu.mc_arithmetic.b[9]
.sym 150608 lm32_cpu.mc_arithmetic.b[10]
.sym 150609 lm32_cpu.mc_arithmetic.b[11]
.sym 150610 lm32_cpu.mc_arithmetic.b[1]
.sym 150611 $abc$46512$n3764_1
.sym 150612 lm32_cpu.mc_arithmetic.state[2]
.sym 150613 $abc$46512$n3841_1
.sym 150614 $abc$46512$n3817_1
.sym 150615 lm32_cpu.mc_arithmetic.state[2]
.sym 150616 $abc$46512$n3818
.sym 150618 lm32_cpu.mc_arithmetic.b[9]
.sym 150622 lm32_cpu.mc_arithmetic.b[9]
.sym 150623 $abc$46512$n3764_1
.sym 150624 lm32_cpu.mc_arithmetic.state[2]
.sym 150625 $abc$46512$n3822
.sym 150626 lm32_cpu.mc_arithmetic.b[8]
.sym 150630 lm32_cpu.mc_arithmetic.b[12]
.sym 150631 $abc$46512$n3846
.sym 150632 $abc$46512$n3811_1
.sym 150633 $abc$46512$n4810_1
.sym 150634 lm32_cpu.mc_arithmetic.b[10]
.sym 150635 $abc$46512$n3846
.sym 150636 $abc$46512$n3817_1
.sym 150637 $abc$46512$n4828_1
.sym 150638 lm32_cpu.mc_arithmetic.b[15]
.sym 150639 $abc$46512$n3846
.sym 150640 $abc$46512$n3803
.sym 150641 $abc$46512$n4785
.sym 150642 $abc$46512$n3764_1
.sym 150643 lm32_cpu.mc_arithmetic.b[12]
.sym 150646 $abc$46512$n3764_1
.sym 150647 lm32_cpu.mc_arithmetic.b[15]
.sym 150650 $abc$46512$n3764_1
.sym 150651 lm32_cpu.mc_arithmetic.b[11]
.sym 150654 lm32_cpu.mc_arithmetic.b[11]
.sym 150655 $abc$46512$n3846
.sym 150656 $abc$46512$n3814_1
.sym 150657 $abc$46512$n4819_1
.sym 150658 lm32_cpu.mc_arithmetic.b[14]
.sym 150659 $abc$46512$n3846
.sym 150660 $abc$46512$n3806
.sym 150661 $abc$46512$n4793
.sym 150662 $abc$46512$n3764_1
.sym 150663 lm32_cpu.mc_arithmetic.b[16]
.sym 150666 $abc$46512$n4629
.sym 150667 lm32_cpu.mc_arithmetic.operand_0_d[12]
.sym 150668 $abc$46512$n3607
.sym 150669 $abc$46512$n4811_1
.sym 150670 lm32_cpu.mc_arithmetic.operand_1_d[14]
.sym 150671 lm32_cpu.mc_arithmetic.operand_0_d[14]
.sym 150672 $abc$46512$n4629
.sym 150673 $abc$46512$n3893
.sym 150674 lm32_cpu.mc_arithmetic.operand_0_d[14]
.sym 150678 $abc$46512$n4629
.sym 150679 lm32_cpu.mc_arithmetic.operand_0_d[11]
.sym 150680 $abc$46512$n3607
.sym 150681 $abc$46512$n4820_1
.sym 150682 lm32_cpu.mc_arithmetic.operand_0_d[7]
.sym 150686 lm32_cpu.mc_arithmetic.operand_1_d[5]
.sym 150690 $abc$46512$n3893
.sym 150691 lm32_cpu.mc_arithmetic.operand_0_d[0]
.sym 150694 $abc$46512$n3607
.sym 150695 $abc$46512$n4629
.sym 150698 $abc$46512$n3764_1
.sym 150699 lm32_cpu.mc_arithmetic.b[20]
.sym 150702 lm32_cpu.mc_arithmetic.b[17]
.sym 150703 $abc$46512$n3764_1
.sym 150704 lm32_cpu.mc_arithmetic.state[2]
.sym 150705 $abc$46512$n3801
.sym 150706 lm32_cpu.mc_arithmetic.operand_1_d[5]
.sym 150707 $abc$46512$n4872_1
.sym 150708 $abc$46512$n4656
.sym 150709 $abc$46512$n3670_1
.sym 150710 lm32_cpu.mc_arithmetic.b[21]
.sym 150711 $abc$46512$n3764_1
.sym 150712 lm32_cpu.mc_arithmetic.state[2]
.sym 150713 $abc$46512$n3791
.sym 150714 $abc$46512$n3793_1
.sym 150715 lm32_cpu.mc_arithmetic.state[2]
.sym 150716 $abc$46512$n3794
.sym 150718 $abc$46512$n3803
.sym 150719 lm32_cpu.mc_arithmetic.state[2]
.sym 150720 $abc$46512$n3804
.sym 150722 $abc$46512$n3607
.sym 150723 lm32_cpu.mc_arithmetic.operand_0_d[5]
.sym 150726 $abc$46512$n6982_1
.sym 150727 $abc$46512$n3607
.sym 150728 $abc$46512$n4745
.sym 150730 $abc$46512$n6986_1
.sym 150731 $abc$46512$n3607
.sym 150732 $abc$46512$n4783
.sym 150734 $abc$46512$n4656
.sym 150735 $abc$46512$n4756_1
.sym 150736 $abc$46512$n4757
.sym 150737 $abc$46512$n3670_1
.sym 150738 $abc$46512$n3764_1
.sym 150739 lm32_cpu.mc_arithmetic.b[17]
.sym 150740 $abc$46512$n3846
.sym 150741 lm32_cpu.mc_arithmetic.b[16]
.sym 150742 lm32_cpu.mc_arithmetic.b[19]
.sym 150743 $abc$46512$n3846
.sym 150744 $abc$46512$n3793_1
.sym 150745 $abc$46512$n4747
.sym 150746 $abc$46512$n3764_1
.sym 150747 lm32_cpu.mc_arithmetic.b[21]
.sym 150748 $abc$46512$n3846
.sym 150749 lm32_cpu.mc_arithmetic.b[20]
.sym 150750 $abc$46512$n6984_1
.sym 150751 $abc$46512$n3607
.sym 150752 $abc$46512$n4765
.sym 150754 $abc$46512$n3607
.sym 150755 lm32_cpu.mc_arithmetic.operand_0_d[18]
.sym 150758 lm32_cpu.mc_arithmetic.operand_1_d[16]
.sym 150759 lm32_cpu.mc_arithmetic.operand_0_d[16]
.sym 150760 $abc$46512$n4629
.sym 150761 $abc$46512$n3670_1
.sym 150762 lm32_cpu.mc_arithmetic.b[28]
.sym 150763 $abc$46512$n3846
.sym 150764 $abc$46512$n3772_1
.sym 150765 $abc$46512$n4654
.sym 150766 lm32_cpu.mc_arithmetic.b[30]
.sym 150767 $abc$46512$n3846
.sym 150768 $abc$46512$n3763_1
.sym 150769 $abc$46512$n4637
.sym 150770 lm32_cpu.mc_arithmetic.operand_1_d[19]
.sym 150771 lm32_cpu.mc_arithmetic.operand_0_d[19]
.sym 150772 $abc$46512$n4629
.sym 150773 $abc$46512$n3893
.sym 150774 $abc$46512$n6974
.sym 150775 $abc$46512$n3607
.sym 150776 $abc$46512$n4666
.sym 150778 lm32_cpu.mc_arithmetic.b[21]
.sym 150779 $abc$46512$n3846
.sym 150780 $abc$46512$n3788
.sym 150781 $abc$46512$n4726
.sym 150782 lm32_cpu.mc_arithmetic.b[29]
.sym 150783 $abc$46512$n3846
.sym 150784 $abc$46512$n3769_1
.sym 150785 $abc$46512$n4646
.sym 150786 $abc$46512$n3764_1
.sym 150787 lm32_cpu.mc_arithmetic.b[28]
.sym 150788 $abc$46512$n3846
.sym 150789 lm32_cpu.mc_arithmetic.b[27]
.sym 150790 $abc$46512$n3607
.sym 150791 lm32_cpu.mc_arithmetic.operand_0_d[21]
.sym 150794 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 150798 $abc$46512$n4656
.sym 150799 $abc$46512$n4727
.sym 150800 $abc$46512$n4728
.sym 150801 $abc$46512$n3670_1
.sym 150802 lm32_cpu.mc_arithmetic.operand_1_d[27]
.sym 150803 lm32_cpu.mc_arithmetic.operand_0_d[27]
.sym 150804 $abc$46512$n4629
.sym 150805 $abc$46512$n3670_1
.sym 150806 $abc$46512$n3607
.sym 150807 lm32_cpu.mc_arithmetic.operand_0_d[26]
.sym 150810 $abc$46512$n4656
.sym 150811 $abc$46512$n4677
.sym 150812 $abc$46512$n4678
.sym 150813 $abc$46512$n3670_1
.sym 150814 $abc$46512$n4656
.sym 150815 $abc$46512$n4655
.sym 150816 $abc$46512$n4657
.sym 150817 $abc$46512$n3670_1
.sym 150818 lm32_cpu.mc_arithmetic.operand_1_d[29]
.sym 150819 lm32_cpu.mc_arithmetic.operand_0_d[29]
.sym 150820 $abc$46512$n4629
.sym 150821 $abc$46512$n3893
.sym 150822 $abc$46512$n4799
.sym 150823 lm32_cpu.instruction_unit.instruction_d[11]
.sym 150826 $abc$46512$n4799
.sym 150827 lm32_cpu.instruction_unit.instruction_d[9]
.sym 150830 sram_bus_dat_w[7]
.sym 150834 $abc$46512$n4799
.sym 150835 lm32_cpu.instruction_unit.instruction_d[10]
.sym 150838 $abc$46512$n4663
.sym 150839 lm32_cpu.bypass_data_1[13]
.sym 150840 $abc$46512$n4807_1
.sym 150841 $abc$46512$n4629
.sym 150842 sram_bus_dat_w[5]
.sym 150846 $abc$46512$n3891
.sym 150847 lm32_cpu.bypass_data_1[27]
.sym 150848 $abc$46512$n4674
.sym 150849 $abc$46512$n4619
.sym 150850 lm32_cpu.instruction_unit.instruction_d[10]
.sym 150851 $abc$46512$n4625
.sym 150852 $abc$46512$n4644
.sym 150853 $abc$46512$n4619
.sym 150854 $abc$46512$n4799
.sym 150855 lm32_cpu.instruction_unit.instruction_d[13]
.sym 150858 lm32_cpu.instruction_unit.instruction_d[5]
.sym 150859 $abc$46512$n4625
.sym 150860 $abc$46512$n4644
.sym 150861 $abc$46512$n4619
.sym 150862 lm32_cpu.store_operand_x[29]
.sym 150863 lm32_cpu.load_store_unit.store_data_x[13]
.sym 150864 lm32_cpu.size_x[0]
.sym 150865 lm32_cpu.size_x[1]
.sym 150866 lm32_cpu.eba[1]
.sym 150867 lm32_cpu.branch_target_x[8]
.sym 150868 $abc$46512$n5252
.sym 150870 $abc$46512$n4799
.sym 150871 lm32_cpu.instruction_unit.instruction_d[5]
.sym 150872 lm32_cpu.bypass_data_1[5]
.sym 150873 $abc$46512$n4663
.sym 150874 lm32_cpu.store_operand_x[26]
.sym 150875 lm32_cpu.load_store_unit.store_data_x[10]
.sym 150876 lm32_cpu.size_x[0]
.sym 150877 lm32_cpu.size_x[1]
.sym 150878 lm32_cpu.eba[2]
.sym 150879 lm32_cpu.branch_target_x[9]
.sym 150880 $abc$46512$n5252
.sym 150882 $abc$46512$n4644
.sym 150883 $abc$46512$n4619
.sym 150886 lm32_cpu.bypass_data_1[29]
.sym 150890 lm32_cpu.instruction_unit.instruction_d[13]
.sym 150891 $abc$46512$n4625
.sym 150892 $abc$46512$n4644
.sym 150894 lm32_cpu.instruction_unit.instruction_d[2]
.sym 150895 $abc$46512$n4625
.sym 150896 $abc$46512$n4644
.sym 150897 $abc$46512$n4619
.sym 150898 $abc$46512$n3891
.sym 150899 lm32_cpu.bypass_data_1[29]
.sym 150900 $abc$46512$n4652
.sym 150901 $abc$46512$n4619
.sym 150902 lm32_cpu.instruction_unit.instruction_d[3]
.sym 150903 $abc$46512$n4625
.sym 150904 $abc$46512$n4644
.sym 150906 $abc$46512$n4799
.sym 150907 lm32_cpu.instruction_unit.instruction_d[2]
.sym 150908 lm32_cpu.bypass_data_1[2]
.sym 150909 $abc$46512$n4663
.sym 150910 lm32_cpu.instruction_unit.branch_predict_address_d[9]
.sym 150911 $abc$46512$n6918_1
.sym 150912 $abc$46512$n5364_1
.sym 150914 lm32_cpu.instruction_unit.branch_predict_address_d[23]
.sym 150915 $abc$46512$n3993
.sym 150916 $abc$46512$n5364_1
.sym 150918 lm32_cpu.bypass_data_1[13]
.sym 150922 $abc$46512$n4799
.sym 150923 lm32_cpu.instruction_unit.instruction_d[3]
.sym 150924 lm32_cpu.bypass_data_1[3]
.sym 150925 $abc$46512$n4663
.sym 150926 lm32_cpu.instruction_unit.branch_target_m[15]
.sym 150927 lm32_cpu.pc_x[15]
.sym 150928 $abc$46512$n5183_1
.sym 150930 lm32_cpu.instruction_unit.branch_predict_address_d[21]
.sym 150931 $abc$46512$n6843_1
.sym 150932 $abc$46512$n5364_1
.sym 150934 lm32_cpu.instruction_unit.branch_predict_address_d[11]
.sym 150935 $abc$46512$n6902_1
.sym 150936 $abc$46512$n5364_1
.sym 150938 lm32_cpu.instruction_unit.branch_predict_address_d[16]
.sym 150939 $abc$46512$n6873_1
.sym 150940 $abc$46512$n5364_1
.sym 150942 $abc$46512$n3625
.sym 150943 lm32_cpu.csr_write_enable_x
.sym 150946 lm32_cpu.instruction_unit.branch_predict_address_d[15]
.sym 150947 $abc$46512$n4148_1
.sym 150948 $abc$46512$n5364_1
.sym 150950 lm32_cpu.instruction_unit.branch_predict_address_d[17]
.sym 150951 $abc$46512$n4110
.sym 150952 $abc$46512$n5364_1
.sym 150954 lm32_cpu.pc_d[23]
.sym 150958 lm32_cpu.store_operand_x[5]
.sym 150959 lm32_cpu.store_operand_x[13]
.sym 150960 lm32_cpu.size_x[1]
.sym 150962 lm32_cpu.instruction_unit.branch_predict_address_d[22]
.sym 150963 $abc$46512$n4012_1
.sym 150964 $abc$46512$n5364_1
.sym 150966 lm32_cpu.pc_d[20]
.sym 150970 lm32_cpu.instruction_unit.branch_target_m[8]
.sym 150971 lm32_cpu.pc_x[8]
.sym 150972 $abc$46512$n5183_1
.sym 150974 lm32_cpu.instruction_unit.branch_predict_address_d[20]
.sym 150975 $abc$46512$n4051
.sym 150976 $abc$46512$n5364_1
.sym 150978 lm32_cpu.instruction_unit.branch_predict_address_d[18]
.sym 150979 $abc$46512$n6862_1
.sym 150980 $abc$46512$n5364_1
.sym 150982 lm32_cpu.pc_x[8]
.sym 150986 lm32_cpu.instruction_unit.branch_target_m[17]
.sym 150987 lm32_cpu.pc_x[17]
.sym 150988 $abc$46512$n5183_1
.sym 150990 $abc$46512$n1645
.sym 150991 $abc$46512$n1646
.sym 150992 $abc$46512$n1648
.sym 150993 $abc$46512$n1649
.sym 150997 lm32_cpu.instruction_unit.branch_target_m[24]
.sym 150998 lm32_cpu.pc_x[15]
.sym 151002 $abc$46512$n3668_1
.sym 151003 $abc$46512$n6035
.sym 151006 lm32_cpu.pc_x[1]
.sym 151010 lm32_cpu.eba[10]
.sym 151011 lm32_cpu.branch_target_x[17]
.sym 151012 $abc$46512$n5252
.sym 151014 lm32_cpu.read_idx_1_d[3]
.sym 151015 lm32_cpu.instruction_unit.instruction_d[14]
.sym 151016 $abc$46512$n3891
.sym 151017 lm32_cpu.instruction_unit.instruction_d[31]
.sym 151018 lm32_cpu.read_idx_1_d[1]
.sym 151019 lm32_cpu.instruction_unit.instruction_d[12]
.sym 151020 $abc$46512$n3891
.sym 151021 lm32_cpu.instruction_unit.instruction_d[31]
.sym 151022 lm32_cpu.read_idx_1_d[0]
.sym 151023 lm32_cpu.instruction_unit.instruction_d[11]
.sym 151024 $abc$46512$n3891
.sym 151025 lm32_cpu.instruction_unit.instruction_d[31]
.sym 151026 lm32_cpu.write_idx_x[1]
.sym 151027 lm32_cpu.read_idx_1_d[1]
.sym 151028 lm32_cpu.write_idx_x[2]
.sym 151029 lm32_cpu.read_idx_1_d[2]
.sym 151030 lm32_cpu.write_idx_x[3]
.sym 151031 lm32_cpu.read_idx_1_d[3]
.sym 151032 lm32_cpu.write_idx_x[4]
.sym 151033 lm32_cpu.read_idx_1_d[4]
.sym 151034 lm32_cpu.write_enable_x
.sym 151035 $abc$46512$n6782_1
.sym 151036 $abc$46512$n3625
.sym 151038 lm32_cpu.read_idx_1_d[2]
.sym 151039 lm32_cpu.instruction_unit.instruction_d[13]
.sym 151040 $abc$46512$n3891
.sym 151041 lm32_cpu.instruction_unit.instruction_d[31]
.sym 151042 lm32_cpu.write_idx_x[0]
.sym 151043 lm32_cpu.read_idx_1_d[0]
.sym 151044 $abc$46512$n6781_1
.sym 151045 $abc$46512$n6780_1
.sym 151046 lm32_cpu.read_idx_0_d[0]
.sym 151047 lm32_cpu.write_idx_x[0]
.sym 151048 $abc$46512$n3627
.sym 151050 lm32_cpu.read_idx_0_d[2]
.sym 151051 lm32_cpu.write_idx_x[2]
.sym 151052 lm32_cpu.write_idx_x[4]
.sym 151053 lm32_cpu.read_idx_0_d[4]
.sym 151054 $abc$46512$n3625
.sym 151055 $abc$46512$n3626
.sym 151056 $abc$46512$n3628
.sym 151057 lm32_cpu.write_enable_x
.sym 151058 lm32_cpu.write_idx_x[1]
.sym 151059 $abc$46512$n5252
.sym 151065 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 151066 lm32_cpu.write_idx_x[1]
.sym 151067 lm32_cpu.read_idx_0_d[1]
.sym 151068 lm32_cpu.write_idx_x[3]
.sym 151069 lm32_cpu.read_idx_0_d[3]
.sym 151070 lm32_cpu.write_idx_x[2]
.sym 151071 $abc$46512$n5252
.sym 151074 lm32_cpu.write_idx_x[4]
.sym 151075 $abc$46512$n5252
.sym 151078 lm32_cpu.write_idx_x[3]
.sym 151079 $abc$46512$n5252
.sym 151082 $abc$46512$n3650
.sym 151083 $abc$46512$n3651
.sym 151084 $abc$46512$n3652
.sym 151086 lm32_cpu.read_idx_1_d[1]
.sym 151087 lm32_cpu.write_idx_m[1]
.sym 151088 lm32_cpu.read_idx_1_d[3]
.sym 151089 lm32_cpu.write_idx_m[3]
.sym 151090 lm32_cpu.read_idx_0_d[4]
.sym 151091 lm32_cpu.write_idx_m[4]
.sym 151092 $abc$46512$n3643
.sym 151094 lm32_cpu.read_idx_1_d[0]
.sym 151095 lm32_cpu.write_idx_m[0]
.sym 151096 $abc$46512$n3644
.sym 151098 lm32_cpu.read_idx_1_d[2]
.sym 151099 lm32_cpu.write_idx_m[2]
.sym 151100 lm32_cpu.read_idx_1_d[4]
.sym 151101 lm32_cpu.write_idx_m[4]
.sym 151102 lm32_cpu.write_idx_m[3]
.sym 151103 lm32_cpu.read_idx_0_d[3]
.sym 151104 $abc$46512$n3644
.sym 151106 $abc$46512$n5252
.sym 151107 lm32_cpu.write_idx_x[0]
.sym 151110 lm32_cpu.read_idx_1_d[1]
.sym 151111 $abc$46512$n3737_1
.sym 151112 $abc$46512$n3607
.sym 151113 $abc$46512$n6035
.sym 151114 lm32_cpu.write_enable_w
.sym 151115 lm32_cpu.valid_w
.sym 151118 shared_dat_r[11]
.sym 151126 lm32_cpu.write_idx_m[1]
.sym 151127 lm32_cpu.read_idx_0_d[1]
.sym 151128 $abc$46512$n3648
.sym 151133 lm32_cpu.write_enable_q_w
.sym 151137 lm32_cpu.branch_target_x[16]
.sym 151138 lm32_cpu.write_idx_m[3]
.sym 151139 lm32_cpu.read_idx_0_d[3]
.sym 151140 lm32_cpu.read_idx_0_d[0]
.sym 151141 lm32_cpu.write_idx_m[0]
.sym 151142 $abc$46512$n5168
.sym 151149 lm32_cpu.branch_target_x[18]
.sym 151150 $abc$46512$n5168
.sym 151151 $abc$46512$n6035
.sym 151154 lm32_cpu.read_idx_1_d[2]
.sym 151155 $abc$46512$n3674_1
.sym 151156 $abc$46512$n3607
.sym 151158 lm32_cpu.read_idx_0_d[2]
.sym 151159 $abc$46512$n3743_1
.sym 151160 $abc$46512$n3607
.sym 151162 lm32_cpu.read_idx_0_d[3]
.sym 151163 $abc$46512$n3751_1
.sym 151164 $abc$46512$n3607
.sym 151166 lm32_cpu.write_idx_m[4]
.sym 151170 lm32_cpu.write_enable_m
.sym 151174 spiflash_bus_adr[9]
.sym 151175 spiflash_bus_adr[10]
.sym 151176 spiflash_bus_adr[11]
.sym 151178 shared_dat_r[16]
.sym 151182 $abc$46512$n5005
.sym 151183 request[0]
.sym 151184 $abc$46512$n2528
.sym 151186 $abc$46512$n3588
.sym 151187 grant
.sym 151188 request[0]
.sym 151193 $abc$46512$n5879
.sym 151198 shared_dat_r[4]
.sym 151205 lm32_cpu.branch_predict_x
.sym 151206 $abc$46512$n3588
.sym 151207 $abc$46512$n3595_1
.sym 151210 $abc$46512$n5059_1
.sym 151211 $abc$46512$n5056_1
.sym 151217 $abc$46512$n2560
.sym 151222 spiflash_bus_adr[11]
.sym 151223 spiflash_bus_adr[10]
.sym 151224 spiflash_bus_adr[9]
.sym 151226 $abc$46512$n5056_1
.sym 151227 $abc$46512$n5059_1
.sym 151230 request[0]
.sym 151238 spiflash_bus_adr[10]
.sym 151246 spiflash_bus_adr[13]
.sym 151254 spiflash_bus_adr[11]
.sym 151258 spiflash_bus_adr[11]
.sym 151259 spiflash_bus_adr[9]
.sym 151260 spiflash_bus_adr[10]
.sym 151266 spiflash_bus_adr[9]
.sym 151270 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 151274 sram_bus_adr[13]
.sym 151275 sram_bus_adr[9]
.sym 151276 sram_bus_adr[10]
.sym 151278 sram_bus_adr[11]
.sym 151279 sram_bus_adr[12]
.sym 151280 sram_bus_adr[10]
.sym 151286 sram_bus_adr[13]
.sym 151287 sram_bus_adr[9]
.sym 151288 $abc$46512$n5062_1
.sym 151290 $abc$46512$n5062_1
.sym 151291 $abc$46512$n5089
.sym 151294 sram_bus_adr[10]
.sym 151295 sram_bus_adr[12]
.sym 151296 sram_bus_adr[11]
.sym 151297 $abc$46512$n5089
.sym 151298 sram_bus_adr[13]
.sym 151299 sram_bus_adr[9]
.sym 151302 sram_bus_we
.sym 151303 $abc$46512$n5061_1
.sym 151304 $abc$46512$n5039_1
.sym 151305 sys_rst
.sym 151306 $abc$46512$n5792_1
.sym 151307 $abc$46512$n5791_1
.sym 151308 $abc$46512$n5061_1
.sym 151310 sram_bus_we
.sym 151311 $abc$46512$n5061_1
.sym 151312 $abc$46512$n5036_1
.sym 151313 sys_rst
.sym 151314 $abc$46512$n5036_1
.sym 151315 csrbank3_rxempty_w
.sym 151316 sram_bus_adr[0]
.sym 151317 csrbank3_txfull_w
.sym 151318 csrbank3_txfull_w
.sym 151319 $abc$46512$n3726_1
.sym 151320 $abc$46512$n5088
.sym 151321 sram_bus_we
.sym 151322 $abc$46512$n5786_1
.sym 151323 $abc$46512$n5785_1
.sym 151324 $abc$46512$n5061_1
.sym 151326 sram_bus_adr[1]
.sym 151327 sram_bus_adr[0]
.sym 151330 $abc$46512$n5771
.sym 151331 $abc$46512$n5770
.sym 151332 $abc$46512$n5061_1
.sym 151334 sram_bus_adr[0]
.sym 151335 sram_bus_adr[1]
.sym 151338 sram_bus_dat_w[1]
.sym 151342 sram_bus_dat_w[0]
.sym 151346 sram_bus_dat_w[2]
.sym 151350 sram_bus_we
.sym 151351 $abc$46512$n5061_1
.sym 151352 $abc$46512$n5033_1
.sym 151353 sys_rst
.sym 151354 sram_bus_dat_w[4]
.sym 151358 sram_bus_dat_w[5]
.sym 151362 sram_bus_adr[0]
.sym 151363 sram_bus_adr[1]
.sym 151369 csrbank2_reload0_w[0]
.sym 151370 sram_bus_we
.sym 151371 $abc$46512$n5061_1
.sym 151372 $abc$46512$n3727_1
.sym 151373 sys_rst
.sym 151374 sram_bus_adr[0]
.sym 151375 sram_bus_adr[1]
.sym 151378 basesoc_timer0_value[8]
.sym 151382 $abc$46512$n5929_1
.sym 151383 csrbank2_value0_w[4]
.sym 151384 $abc$46512$n5121_1
.sym 151385 csrbank2_load3_w[4]
.sym 151386 $abc$46512$n5119_1
.sym 151387 $abc$46512$n5113_1
.sym 151388 sys_rst
.sym 151390 $abc$46512$n5924_1
.sym 151391 csrbank2_value1_w[0]
.sym 151392 $abc$46512$n5132_1
.sym 151393 csrbank2_reload3_w[0]
.sym 151394 basesoc_timer0_value[4]
.sym 151398 $abc$46512$n5924_1
.sym 151399 csrbank2_value1_w[6]
.sym 151400 $abc$46512$n5123_1
.sym 151401 csrbank2_reload0_w[6]
.sym 151402 csrbank2_reload0_w[4]
.sym 151403 $abc$46512$n5123_1
.sym 151404 $abc$46512$n5966
.sym 151405 $abc$46512$n5965_1
.sym 151406 $abc$46512$n5119_1
.sym 151407 csrbank2_load2_w[4]
.sym 151410 csrbank2_load2_w[7]
.sym 151411 $abc$46512$n5119_1
.sym 151412 $abc$46512$n5121_1
.sym 151413 csrbank2_load3_w[7]
.sym 151414 csrbank2_load1_w[7]
.sym 151415 $abc$46512$n5117_1
.sym 151416 $abc$46512$n5991_1
.sym 151417 $abc$46512$n5992
.sym 151418 csrbank2_value0_w[6]
.sym 151419 $abc$46512$n5929_1
.sym 151420 $abc$46512$n5984
.sym 151421 $abc$46512$n5985_1
.sym 151422 csrbank2_reload3_w[4]
.sym 151423 $abc$46512$n5132_1
.sym 151424 $abc$46512$n5964
.sym 151425 $abc$46512$n5967_1
.sym 151426 sram_bus_dat_w[2]
.sym 151430 csrbank2_load1_w[6]
.sym 151431 $abc$46512$n5734
.sym 151432 csrbank2_en0_w
.sym 151434 $abc$46512$n5924_1
.sym 151435 csrbank2_value1_w[4]
.sym 151436 $abc$46512$n5117_1
.sym 151437 csrbank2_load1_w[4]
.sym 151438 $abc$46512$n5924_1
.sym 151439 csrbank2_value1_w[2]
.sym 151442 spiflash_bus_adr[0]
.sym 151446 csrbank2_reload1_w[6]
.sym 151447 $abc$46512$n6838
.sym 151448 basesoc_timer0_zero_trigger
.sym 151450 csrbank2_reload1_w[7]
.sym 151451 $abc$46512$n6841
.sym 151452 basesoc_timer0_zero_trigger
.sym 151454 csrbank2_load1_w[3]
.sym 151455 $abc$46512$n5728
.sym 151456 csrbank2_en0_w
.sym 151458 csrbank2_load1_w[7]
.sym 151459 $abc$46512$n5736
.sym 151460 csrbank2_en0_w
.sym 151462 csrbank2_load3_w[4]
.sym 151463 $abc$46512$n5762
.sym 151464 csrbank2_en0_w
.sym 151466 csrbank2_load2_w[4]
.sym 151467 $abc$46512$n5746
.sym 151468 csrbank2_en0_w
.sym 151470 csrbank2_load3_w[7]
.sym 151471 $abc$46512$n5768
.sym 151472 csrbank2_en0_w
.sym 151474 csrbank2_reload2_w[7]
.sym 151475 $abc$46512$n6865
.sym 151476 basesoc_timer0_zero_trigger
.sym 151478 csrbank2_reload2_w[7]
.sym 151479 $abc$46512$n5129_1
.sym 151480 $abc$46512$n5995_1
.sym 151481 $abc$46512$n5996_1
.sym 151482 csrbank2_reload3_w[4]
.sym 151483 $abc$46512$n6880
.sym 151484 basesoc_timer0_zero_trigger
.sym 151486 csrbank2_load2_w[7]
.sym 151487 $abc$46512$n5752
.sym 151488 csrbank2_en0_w
.sym 151490 csrbank2_reload2_w[4]
.sym 151491 $abc$46512$n6856
.sym 151492 basesoc_timer0_zero_trigger
.sym 151494 basesoc_timer0_value[10]
.sym 151498 basesoc_timer0_value[28]
.sym 151502 csrbank2_reload3_w[7]
.sym 151503 $abc$46512$n6889
.sym 151504 basesoc_timer0_zero_trigger
.sym 151506 $abc$46512$n5928
.sym 151507 csrbank2_value3_w[4]
.sym 151508 $abc$46512$n5129_1
.sym 151509 csrbank2_reload2_w[4]
.sym 151511 basesoc_timer0_value[31]
.sym 151512 $PACKER_VCC_NET_$glb_clk
.sym 151513 $auto$alumacc.cc:474:replace_alu$4498.C[31]
.sym 151514 csrbank2_reload3_w[0]
.sym 151515 $abc$46512$n6868
.sym 151516 basesoc_timer0_zero_trigger
.sym 151518 basesoc_timer0_value[14]
.sym 151522 basesoc_timer0_value[20]
.sym 151529 sys_rst
.sym 151530 sram_bus_dat_w[4]
.sym 151542 sram_bus_dat_w[1]
.sym 151546 sram_bus_dat_w[3]
.sym 151550 sram_bus_dat_w[7]
.sym 151561 lm32_cpu.mc_arithmetic.a[2]
.sym 151566 lm32_cpu.mc_arithmetic.b[2]
.sym 151570 lm32_cpu.mc_arithmetic.b[0]
.sym 151571 $abc$46512$n3764_1
.sym 151572 lm32_cpu.mc_arithmetic.state[2]
.sym 151573 $abc$46512$n3843
.sym 151574 lm32_cpu.mc_arithmetic.b[2]
.sym 151575 $abc$46512$n3764_1
.sym 151576 lm32_cpu.mc_arithmetic.state[2]
.sym 151577 $abc$46512$n3839
.sym 151582 lm32_cpu.mc_arithmetic.b[5]
.sym 151589 $PACKER_VCC_NET_$glb_clk
.sym 151590 lm32_cpu.mc_arithmetic.operand_1_d[3]
.sym 151591 lm32_cpu.mc_arithmetic.operand_0_d[3]
.sym 151592 $abc$46512$n4629
.sym 151593 $abc$46512$n3670_1
.sym 151594 lm32_cpu.mc_arithmetic.b[7]
.sym 151598 $abc$46512$n3764_1
.sym 151599 lm32_cpu.mc_arithmetic.b[4]
.sym 151600 $abc$46512$n3846
.sym 151601 lm32_cpu.mc_arithmetic.b[3]
.sym 151602 lm32_cpu.mc_arithmetic.b[4]
.sym 151603 lm32_cpu.mc_arithmetic.b[5]
.sym 151604 lm32_cpu.mc_arithmetic.b[6]
.sym 151605 lm32_cpu.mc_arithmetic.b[7]
.sym 151606 $abc$46512$n6996_1
.sym 151607 $abc$46512$n3607
.sym 151608 $abc$46512$n4887
.sym 151610 lm32_cpu.mc_arithmetic.b[4]
.sym 151614 lm32_cpu.mc_arithmetic.b[3]
.sym 151618 lm32_cpu.mc_arithmetic.b[6]
.sym 151622 lm32_cpu.mc_arithmetic.b[0]
.sym 151623 lm32_cpu.mc_arithmetic.b[1]
.sym 151624 lm32_cpu.mc_arithmetic.b[2]
.sym 151625 lm32_cpu.mc_arithmetic.b[3]
.sym 151626 lm32_cpu.mc_arithmetic.b[11]
.sym 151630 $abc$46512$n6998_1
.sym 151631 $abc$46512$n3607
.sym 151632 $abc$46512$n4896_1
.sym 151634 lm32_cpu.mc_arithmetic.b[10]
.sym 151638 $abc$46512$n3764_1
.sym 151639 lm32_cpu.mc_arithmetic.b[2]
.sym 151640 $abc$46512$n3846
.sym 151641 lm32_cpu.mc_arithmetic.b[1]
.sym 151642 lm32_cpu.mc_arithmetic.operand_1_d[2]
.sym 151643 lm32_cpu.mc_arithmetic.operand_0_d[2]
.sym 151644 $abc$46512$n4629
.sym 151645 $abc$46512$n3670_1
.sym 151646 $abc$46512$n3764_1
.sym 151647 lm32_cpu.mc_arithmetic.b[3]
.sym 151648 $abc$46512$n3846
.sym 151649 lm32_cpu.mc_arithmetic.b[2]
.sym 151650 lm32_cpu.mc_arithmetic.b[1]
.sym 151654 $abc$46512$n5527
.sym 151655 $abc$46512$n4510
.sym 151656 $abc$46512$n5532_1
.sym 151658 $abc$46512$n3764_1
.sym 151659 lm32_cpu.mc_arithmetic.b[13]
.sym 151662 lm32_cpu.mc_arithmetic.b[15]
.sym 151666 lm32_cpu.mc_arithmetic.b[12]
.sym 151670 $abc$46512$n5528_1
.sym 151671 $abc$46512$n5529
.sym 151672 $abc$46512$n5530_1
.sym 151673 $abc$46512$n5531
.sym 151674 lm32_cpu.mc_arithmetic.operand_1_d[1]
.sym 151675 $abc$46512$n4468
.sym 151676 $abc$46512$n4905_1
.sym 151677 $abc$46512$n4906_1
.sym 151678 lm32_cpu.mc_arithmetic.b[12]
.sym 151679 lm32_cpu.mc_arithmetic.b[13]
.sym 151680 lm32_cpu.mc_arithmetic.b[14]
.sym 151681 lm32_cpu.mc_arithmetic.b[15]
.sym 151682 lm32_cpu.mc_arithmetic.b[13]
.sym 151690 lm32_cpu.mc_arithmetic.b[16]
.sym 151697 $abc$46512$n2531
.sym 151698 $abc$46512$n3764_1
.sym 151699 lm32_cpu.mc_arithmetic.b[14]
.sym 151700 $abc$46512$n3846
.sym 151701 lm32_cpu.mc_arithmetic.b[13]
.sym 151702 lm32_cpu.mc_arithmetic.b[14]
.sym 151703 $abc$46512$n3764_1
.sym 151704 lm32_cpu.mc_arithmetic.state[2]
.sym 151705 $abc$46512$n3809
.sym 151709 $abc$46512$n2531
.sym 151714 $abc$46512$n3764_1
.sym 151715 lm32_cpu.mc_arithmetic.b[1]
.sym 151716 $abc$46512$n3846
.sym 151717 lm32_cpu.mc_arithmetic.b[0]
.sym 151718 lm32_cpu.mc_arithmetic.b[17]
.sym 151722 lm32_cpu.mc_arithmetic.b[18]
.sym 151726 lm32_cpu.mc_arithmetic.operand_1_d[0]
.sym 151727 $abc$46512$n4490
.sym 151728 $abc$46512$n4905_1
.sym 151729 $abc$46512$n4914_1
.sym 151730 lm32_cpu.mc_arithmetic.b[19]
.sym 151734 lm32_cpu.mc_arithmetic.b[18]
.sym 151735 $abc$46512$n3846
.sym 151736 $abc$46512$n3796_1
.sym 151737 $abc$46512$n4755
.sym 151738 lm32_cpu.mc_arithmetic.operand_0_d[13]
.sym 151739 $abc$46512$n4629
.sym 151740 $abc$46512$n3607
.sym 151742 $abc$46512$n4802_1
.sym 151743 $abc$46512$n4801
.sym 151744 $abc$46512$n3670_1
.sym 151745 $abc$46512$n4808_1
.sym 151746 lm32_cpu.mc_arithmetic.b[16]
.sym 151747 lm32_cpu.mc_arithmetic.b[17]
.sym 151748 lm32_cpu.mc_arithmetic.b[18]
.sym 151749 lm32_cpu.mc_arithmetic.b[19]
.sym 151750 lm32_cpu.mc_arithmetic.b[18]
.sym 151751 $abc$46512$n3764_1
.sym 151752 lm32_cpu.mc_arithmetic.state[2]
.sym 151753 $abc$46512$n3799_1
.sym 151754 lm32_cpu.mc_arithmetic.b[29]
.sym 151758 $abc$46512$n3769_1
.sym 151759 lm32_cpu.mc_arithmetic.state[2]
.sym 151760 $abc$46512$n3770_1
.sym 151762 $abc$46512$n3764_1
.sym 151763 lm32_cpu.mc_arithmetic.b[18]
.sym 151764 $abc$46512$n3846
.sym 151765 lm32_cpu.mc_arithmetic.b[17]
.sym 151766 $abc$46512$n3796_1
.sym 151767 lm32_cpu.mc_arithmetic.state[2]
.sym 151768 $abc$46512$n3797
.sym 151770 $abc$46512$n3764_1
.sym 151771 lm32_cpu.mc_arithmetic.b[19]
.sym 151774 lm32_cpu.mc_arithmetic.b[28]
.sym 151778 $abc$46512$n3777
.sym 151779 lm32_cpu.mc_arithmetic.state[2]
.sym 151780 $abc$46512$n3778_1
.sym 151782 $abc$46512$n3764_1
.sym 151783 lm32_cpu.mc_arithmetic.b[29]
.sym 151786 $abc$46512$n3772_1
.sym 151787 lm32_cpu.mc_arithmetic.state[2]
.sym 151788 $abc$46512$n3773
.sym 151790 $abc$46512$n3763_1
.sym 151791 lm32_cpu.mc_arithmetic.state[2]
.sym 151792 $abc$46512$n3765_1
.sym 151794 lm32_cpu.mc_arithmetic.b[28]
.sym 151795 $abc$46512$n3764_1
.sym 151796 lm32_cpu.mc_arithmetic.state[2]
.sym 151797 $abc$46512$n3775_1
.sym 151798 $abc$46512$n3788
.sym 151799 lm32_cpu.mc_arithmetic.state[2]
.sym 151800 $abc$46512$n3789
.sym 151802 lm32_cpu.mc_arithmetic.b[28]
.sym 151803 lm32_cpu.mc_arithmetic.b[29]
.sym 151804 lm32_cpu.mc_arithmetic.b[30]
.sym 151805 lm32_cpu.mc_arithmetic.b[31]
.sym 151806 $abc$46512$n3764_1
.sym 151807 lm32_cpu.mc_arithmetic.b[31]
.sym 151810 $abc$46512$n3764_1
.sym 151811 lm32_cpu.mc_arithmetic.b[30]
.sym 151814 lm32_cpu.mc_arithmetic.operand_1_d[23]
.sym 151815 lm32_cpu.mc_arithmetic.operand_0_d[23]
.sym 151816 $abc$46512$n4629
.sym 151817 $abc$46512$n3670_1
.sym 151818 lm32_cpu.x_result_sel_mc_arith_d
.sym 151822 lm32_cpu.mc_arithmetic.operand_1_d[22]
.sym 151823 lm32_cpu.mc_arithmetic.operand_0_d[22]
.sym 151824 $abc$46512$n4629
.sym 151825 $abc$46512$n3670_1
.sym 151826 lm32_cpu.mc_arithmetic.operand_1_d[25]
.sym 151827 lm32_cpu.mc_arithmetic.operand_0_d[25]
.sym 151828 $abc$46512$n4629
.sym 151829 $abc$46512$n3893
.sym 151830 lm32_cpu.mc_arithmetic.operand_0_d[31]
.sym 151834 $abc$46512$n3607
.sym 151835 lm32_cpu.mc_arithmetic.operand_0_d[28]
.sym 151838 lm32_cpu.mc_arithmetic.operand_1_d[24]
.sym 151839 lm32_cpu.mc_arithmetic.operand_0_d[24]
.sym 151840 $abc$46512$n4629
.sym 151841 $abc$46512$n3670_1
.sym 151842 lm32_cpu.mc_arithmetic.operand_1_d[31]
.sym 151843 lm32_cpu.mc_arithmetic.operand_0_d[31]
.sym 151844 $abc$46512$n4629
.sym 151845 $abc$46512$n3893
.sym 151846 $abc$46512$n3891
.sym 151847 lm32_cpu.bypass_data_1[25]
.sym 151848 $abc$46512$n4693_1
.sym 151849 $abc$46512$n4619
.sym 151850 lm32_cpu.instruction_unit.instruction_d[11]
.sym 151851 $abc$46512$n4625
.sym 151852 $abc$46512$n4644
.sym 151854 lm32_cpu.decoder.op_wcsr
.sym 151858 $abc$46512$n3891
.sym 151859 lm32_cpu.bypass_data_1[31]
.sym 151860 $abc$46512$n4625
.sym 151861 $abc$46512$n4619
.sym 151862 lm32_cpu.bypass_data_1[25]
.sym 151866 lm32_cpu.instruction_unit.instruction_d[9]
.sym 151867 $abc$46512$n4625
.sym 151868 $abc$46512$n4644
.sym 151870 lm32_cpu.bypass_data_1[27]
.sym 151874 lm32_cpu.bypass_data_1[31]
.sym 151878 lm32_cpu.pc_x[24]
.sym 151882 lm32_cpu.eba[12]
.sym 151883 lm32_cpu.branch_target_x[19]
.sym 151884 $abc$46512$n5252
.sym 151886 lm32_cpu.store_operand_x[31]
.sym 151887 lm32_cpu.load_store_unit.store_data_x[15]
.sym 151888 lm32_cpu.size_x[0]
.sym 151889 lm32_cpu.size_x[1]
.sym 151890 lm32_cpu.eba[7]
.sym 151891 lm32_cpu.branch_target_x[14]
.sym 151892 $abc$46512$n5252
.sym 151894 lm32_cpu.x_result[6]
.sym 151898 lm32_cpu.load_store_unit.store_data_x[9]
.sym 151902 lm32_cpu.store_operand_x[27]
.sym 151903 lm32_cpu.load_store_unit.store_data_x[11]
.sym 151904 lm32_cpu.size_x[0]
.sym 151905 lm32_cpu.size_x[1]
.sym 151906 lm32_cpu.store_operand_x[25]
.sym 151907 lm32_cpu.load_store_unit.store_data_x[9]
.sym 151908 lm32_cpu.size_x[0]
.sym 151909 lm32_cpu.size_x[1]
.sym 151910 lm32_cpu.pc_m[24]
.sym 151914 lm32_cpu.pc_f[16]
.sym 151915 $abc$46512$n6873_1
.sym 151916 $abc$46512$n3891
.sym 151918 lm32_cpu.branch_predict_d
.sym 151919 $abc$46512$n4644
.sym 151920 lm32_cpu.instruction_unit.instruction_d[31]
.sym 151921 lm32_cpu.instruction_unit.instruction_d[15]
.sym 151922 lm32_cpu.pc_f[11]
.sym 151923 $abc$46512$n6902_1
.sym 151924 $abc$46512$n3891
.sym 151926 lm32_cpu.pc_m[24]
.sym 151927 lm32_cpu.memop_pc_w[24]
.sym 151928 lm32_cpu.data_bus_error_exception_m
.sym 151930 lm32_cpu.instruction_unit.instruction_d[31]
.sym 151931 $abc$46512$n4620
.sym 151934 lm32_cpu.instruction_unit.branch_target_m[19]
.sym 151935 lm32_cpu.pc_x[19]
.sym 151936 $abc$46512$n5183_1
.sym 151938 lm32_cpu.m_result_sel_compare_m
.sym 151939 lm32_cpu.operand_m[6]
.sym 151942 lm32_cpu.instruction_unit.branch_target_m[11]
.sym 151943 lm32_cpu.pc_x[11]
.sym 151944 $abc$46512$n5183_1
.sym 151946 lm32_cpu.pc_d[11]
.sym 151950 lm32_cpu.instruction_unit.branch_target_m[14]
.sym 151951 lm32_cpu.pc_x[14]
.sym 151952 $abc$46512$n5183_1
.sym 151954 lm32_cpu.pc_f[7]
.sym 151955 $abc$46512$n6935_1
.sym 151956 $abc$46512$n3891
.sym 151958 lm32_cpu.branch_target_d[7]
.sym 151959 $abc$46512$n6935_1
.sym 151960 $abc$46512$n5364_1
.sym 151962 lm32_cpu.pc_d[14]
.sym 151966 lm32_cpu.pc_d[8]
.sym 151970 lm32_cpu.instruction_unit.branch_predict_address_d[12]
.sym 151971 $abc$46512$n6894_1
.sym 151972 $abc$46512$n5364_1
.sym 151974 lm32_cpu.instruction_unit.branch_target_m[24]
.sym 151975 lm32_cpu.pc_x[24]
.sym 151976 $abc$46512$n5183_1
.sym 151978 lm32_cpu.read_idx_0_d[2]
.sym 151979 lm32_cpu.decoder.op_wcsr
.sym 151980 lm32_cpu.read_idx_0_d[0]
.sym 151981 lm32_cpu.read_idx_0_d[1]
.sym 151982 lm32_cpu.instruction_unit.instruction_d[15]
.sym 151983 lm32_cpu.read_idx_0_d[2]
.sym 151984 lm32_cpu.instruction_unit.instruction_d[31]
.sym 151986 lm32_cpu.instruction_unit.instruction_d[15]
.sym 151987 lm32_cpu.read_idx_0_d[1]
.sym 151988 lm32_cpu.instruction_unit.instruction_d[31]
.sym 151990 $abc$46512$n3667_1
.sym 151991 $abc$46512$n3656
.sym 151994 lm32_cpu.load_store_unit.store_data_m[14]
.sym 151998 lm32_cpu.pc_f[18]
.sym 151999 $abc$46512$n6862_1
.sym 152000 $abc$46512$n3891
.sym 152002 lm32_cpu.size_d[0]
.sym 152003 lm32_cpu.sign_extend_d
.sym 152004 lm32_cpu.size_d[1]
.sym 152005 lm32_cpu.logic_op_d[3]
.sym 152006 lm32_cpu.instruction_unit.instruction_d[15]
.sym 152007 lm32_cpu.read_idx_1_d[0]
.sym 152008 lm32_cpu.instruction_unit.instruction_d[31]
.sym 152010 lm32_cpu.instruction_unit.instruction_d[15]
.sym 152011 lm32_cpu.read_idx_1_d[4]
.sym 152012 lm32_cpu.instruction_unit.instruction_d[31]
.sym 152014 lm32_cpu.m_result_sel_compare_x
.sym 152018 lm32_cpu.eba[20]
.sym 152019 lm32_cpu.branch_target_x[27]
.sym 152020 $abc$46512$n5252
.sym 152022 storage_1[0][5]
.sym 152023 storage_1[4][5]
.sym 152024 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 152025 $abc$46512$n7022
.sym 152026 lm32_cpu.pc_x[12]
.sym 152030 $abc$46512$n5252
.sym 152031 lm32_cpu.branch_target_x[1]
.sym 152034 $abc$46512$n5252
.sym 152035 lm32_cpu.branch_target_x[6]
.sym 152041 lm32_cpu.eba[10]
.sym 152042 lm32_cpu.read_idx_1_d[4]
.sym 152043 lm32_cpu.instruction_unit.instruction_d[15]
.sym 152044 $abc$46512$n3891
.sym 152045 lm32_cpu.instruction_unit.instruction_d[31]
.sym 152046 lm32_cpu.instruction_unit.instruction_d[15]
.sym 152047 lm32_cpu.read_idx_1_d[3]
.sym 152048 lm32_cpu.instruction_unit.instruction_d[31]
.sym 152050 $abc$46512$n3640
.sym 152051 $abc$46512$n3623
.sym 152052 $abc$46512$n3666_1
.sym 152053 $abc$46512$n3653
.sym 152054 lm32_cpu.instruction_unit.branch_target_m[28]
.sym 152055 lm32_cpu.pc_x[28]
.sym 152056 $abc$46512$n5183_1
.sym 152058 lm32_cpu.branch_predict_d
.sym 152062 lm32_cpu.w_result_sel_load_d
.sym 152063 $abc$46512$n6783_1
.sym 152064 $abc$46512$n3624
.sym 152065 lm32_cpu.x_bypass_enable_x
.sym 152066 lm32_cpu.instruction_unit.instruction_d[15]
.sym 152067 lm32_cpu.read_idx_1_d[2]
.sym 152068 lm32_cpu.instruction_unit.instruction_d[31]
.sym 152070 sram_bus_dat_w[2]
.sym 152074 lm32_cpu.read_idx_0_d[0]
.sym 152075 lm32_cpu.read_idx_0_d[2]
.sym 152076 lm32_cpu.read_idx_0_d[1]
.sym 152077 lm32_cpu.read_idx_0_d[4]
.sym 152081 lm32_cpu.branch_target_x[7]
.sym 152082 sram_bus_dat_w[0]
.sym 152089 lm32_cpu.write_idx_x[3]
.sym 152090 lm32_cpu.instruction_unit.instruction_d[15]
.sym 152091 lm32_cpu.read_idx_0_d[4]
.sym 152092 lm32_cpu.instruction_unit.instruction_d[31]
.sym 152094 sram_bus_dat_w[6]
.sym 152098 $abc$46512$n3665_1
.sym 152099 $abc$46512$n3625
.sym 152100 $abc$46512$n3662_1
.sym 152101 $abc$46512$n3654
.sym 152102 $abc$46512$n3663_1
.sym 152103 $abc$46512$n3664_1
.sym 152104 request[1]
.sym 152106 lm32_cpu.load_store_unit.exception_m
.sym 152107 lm32_cpu.valid_m
.sym 152108 lm32_cpu.store_m
.sym 152110 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 152114 $abc$46512$n3663_1
.sym 152115 $abc$46512$n3664_1
.sym 152118 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 152122 $abc$46512$n3611
.sym 152123 $abc$46512$n3663_1
.sym 152126 $abc$46512$n3663_1
.sym 152127 request[1]
.sym 152128 $abc$46512$n3613
.sym 152129 $abc$46512$n5253
.sym 152130 lm32_cpu.load_store_unit.exception_m
.sym 152131 lm32_cpu.valid_m
.sym 152132 lm32_cpu.load_m
.sym 152134 lm32_cpu.write_enable_x
.sym 152135 $abc$46512$n5252
.sym 152141 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 152146 lm32_cpu.read_idx_0_d[0]
.sym 152147 $abc$46512$n3745_1
.sym 152148 $abc$46512$n3607
.sym 152149 $abc$46512$n6035
.sym 152150 lm32_cpu.pc_x[2]
.sym 152154 lm32_cpu.write_enable_m
.sym 152155 lm32_cpu.valid_m
.sym 152162 lm32_cpu.read_idx_1_d[4]
.sym 152163 $abc$46512$n3734_1
.sym 152164 $abc$46512$n3607
.sym 152166 lm32_cpu.load_store_unit.byte_enable_m[2]
.sym 152173 $abc$46512$n3737_1
.sym 152177 request[0]
.sym 152178 lm32_cpu.operand_m[28]
.sym 152182 lm32_cpu.operand_m[12]
.sym 152186 lm32_cpu.operand_m[5]
.sym 152190 lm32_cpu.operand_m[4]
.sym 152197 spiflash_bus_adr[10]
.sym 152202 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 152206 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 152210 storage_1[14][5]
.sym 152211 storage_1[15][5]
.sym 152212 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 152213 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 152214 storage_1[10][5]
.sym 152215 storage_1[11][5]
.sym 152216 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 152217 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 152218 $abc$46512$n3365
.sym 152225 request[0]
.sym 152226 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 152230 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 152234 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 152245 $abc$46512$n5059_1
.sym 152249 slave_sel[2]
.sym 152250 slave_sel_r[2]
.sym 152251 spiflash_sr[20]
.sym 152252 $abc$46512$n6482
.sym 152253 $abc$46512$n3589
.sym 152257 lm32_cpu.instruction_unit.icache_refill_data[16]
.sym 152258 storage[9][6]
.sym 152259 storage[11][6]
.sym 152260 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 152261 $abc$46512$n7128_1
.sym 152262 spiflash_sr[31]
.sym 152263 spiflash_bitbang_storage_full[0]
.sym 152264 spiflash_bitbang_en_storage_full
.sym 152270 spiflash_sr[19]
.sym 152271 spiflash_bus_adr[10]
.sym 152272 $abc$46512$n5167_1
.sym 152274 spiflash_sr[21]
.sym 152275 spiflash_bus_adr[12]
.sym 152276 $abc$46512$n5167_1
.sym 152278 slave_sel_r[2]
.sym 152279 spiflash_sr[22]
.sym 152280 $abc$46512$n6498
.sym 152281 $abc$46512$n3589
.sym 152282 spiflash_sr[18]
.sym 152283 spiflash_bus_adr[9]
.sym 152284 $abc$46512$n5167_1
.sym 152286 spiflash_sr[22]
.sym 152287 spiflash_bus_adr[13]
.sym 152288 $abc$46512$n5167_1
.sym 152290 spiflash_sr[20]
.sym 152291 spiflash_bus_adr[11]
.sym 152292 $abc$46512$n5167_1
.sym 152309 $abc$46512$n2630
.sym 152313 $abc$46512$n2630
.sym 152322 sram_bus_dat_w[0]
.sym 152329 $abc$46512$n5061_1
.sym 152333 sram_bus_adr[12]
.sym 152334 $abc$46512$n19
.sym 152341 $abc$46512$n5792_1
.sym 152342 $abc$46512$n1
.sym 152346 sys_rst
.sym 152347 sram_bus_dat_w[7]
.sym 152350 $abc$46512$n3
.sym 152354 $abc$46512$n23
.sym 152358 $abc$46512$n94
.sym 152359 $abc$46512$n48
.sym 152360 sram_bus_adr[0]
.sym 152361 sram_bus_adr[1]
.sym 152362 $abc$46512$n92
.sym 152366 $abc$46512$n25
.sym 152370 $abc$46512$n94
.sym 152374 $abc$46512$n1
.sym 152378 $abc$46512$n17
.sym 152382 $abc$46512$n98
.sym 152383 $abc$46512$n46
.sym 152384 sram_bus_adr[1]
.sym 152385 sram_bus_adr[0]
.sym 152386 $abc$46512$n21
.sym 152390 $abc$46512$n46
.sym 152394 $abc$46512$n112
.sym 152395 $abc$46512$n86
.sym 152396 sram_bus_adr[1]
.sym 152397 sram_bus_adr[0]
.sym 152398 $abc$46512$n23
.sym 152402 $abc$46512$n21
.sym 152406 $abc$46512$n92
.sym 152407 $abc$46512$n44
.sym 152408 sram_bus_adr[1]
.sym 152409 sram_bus_adr[0]
.sym 152410 $abc$46512$n86
.sym 152414 $abc$46512$n25
.sym 152418 $abc$46512$n1
.sym 152422 $abc$46512$n3
.sym 152426 $abc$46512$n5132_1
.sym 152427 csrbank2_reload3_w[6]
.sym 152433 $abc$46512$n2632
.sym 152434 $abc$46512$n44
.sym 152445 sram_bus_adr[0]
.sym 152446 csrbank4_tuning_word3_w[2]
.sym 152447 csrbank4_tuning_word1_w[2]
.sym 152448 sram_bus_adr[0]
.sym 152449 sram_bus_adr[1]
.sym 152450 $abc$46512$n48
.sym 152457 csrbank2_load2_w[4]
.sym 152462 sram_bus_dat_w[5]
.sym 152469 $abc$46512$n2632
.sym 152470 sram_bus_dat_w[4]
.sym 152477 csrbank2_load3_w[7]
.sym 152478 sram_bus_dat_w[2]
.sym 152490 sram_bus_dat_w[4]
.sym 152494 $abc$46512$n5132_1
.sym 152495 $abc$46512$n5113_1
.sym 152496 sys_rst
.sym 152506 sram_bus_dat_w[0]
.sym 152518 sram_bus_dat_w[1]
.sym 152522 sram_bus_dat_w[6]
.sym 152526 $abc$46512$n5132_1
.sym 152527 csrbank2_reload3_w[7]
.sym 152534 sram_bus_dat_w[0]
.sym 152538 sram_bus_dat_w[7]
.sym 152546 sram_bus_dat_w[3]
.sym 152582 $abc$46512$n3847_1
.sym 152583 lm32_cpu.mc_arithmetic.a[4]
.sym 152584 $abc$46512$n4387_1
.sym 152589 $abc$46512$n7914
.sym 152594 $abc$46512$n3847_1
.sym 152595 lm32_cpu.mc_arithmetic.a[1]
.sym 152596 $abc$46512$n4447
.sym 152605 $abc$46512$n7917
.sym 152614 lm32_cpu.mc_arithmetic.a[3]
.sym 152615 lm32_cpu.mc_arithmetic.operand_0_d[3]
.sym 152616 $abc$46512$n3607
.sym 152617 $abc$46512$n3670_1
.sym 152618 $abc$46512$n3847_1
.sym 152619 lm32_cpu.mc_arithmetic.a[2]
.sym 152620 $abc$46512$n4427_1
.sym 152622 $abc$46512$n3847_1
.sym 152623 lm32_cpu.mc_arithmetic.a[5]
.sym 152624 $abc$46512$n3846
.sym 152625 lm32_cpu.mc_arithmetic.a[6]
.sym 152626 $abc$46512$n3893
.sym 152627 lm32_cpu.mc_arithmetic.operand_0_d[6]
.sym 152628 $abc$46512$n4366_1
.sym 152630 lm32_cpu.mc_arithmetic.a[1]
.sym 152631 $abc$46512$n3846
.sym 152632 $abc$46512$n4488
.sym 152633 $abc$46512$n4468
.sym 152634 $abc$46512$n3847_1
.sym 152635 lm32_cpu.mc_arithmetic.a[12]
.sym 152636 $abc$46512$n4225
.sym 152638 lm32_cpu.mc_arithmetic.a[7]
.sym 152639 $abc$46512$n3767_1
.sym 152640 $abc$46512$n3766_1
.sym 152641 lm32_cpu.mc_arithmetic.p[7]
.sym 152642 lm32_cpu.mc_arithmetic.a[2]
.sym 152643 lm32_cpu.mc_arithmetic.operand_0_d[2]
.sym 152644 $abc$46512$n3607
.sym 152645 $abc$46512$n3670_1
.sym 152646 lm32_cpu.mc_arithmetic.a[13]
.sym 152647 $abc$46512$n3767_1
.sym 152648 $abc$46512$n3766_1
.sym 152649 lm32_cpu.mc_arithmetic.p[13]
.sym 152650 lm32_cpu.mc_arithmetic.p[8]
.sym 152651 $abc$46512$n3846
.sym 152652 $abc$46512$n4583
.sym 152653 $abc$46512$n4582
.sym 152657 $abc$46512$n7924
.sym 152658 lm32_cpu.mc_arithmetic.t[14]
.sym 152659 lm32_cpu.mc_arithmetic.p[13]
.sym 152660 lm32_cpu.mc_arithmetic.t[32]
.sym 152661 $abc$46512$n4510
.sym 152662 lm32_cpu.mc_arithmetic.a[8]
.sym 152663 $abc$46512$n3767_1
.sym 152664 $abc$46512$n3766_1
.sym 152665 lm32_cpu.mc_arithmetic.p[8]
.sym 152666 lm32_cpu.mc_arithmetic.a[5]
.sym 152667 lm32_cpu.mc_arithmetic.operand_0_d[5]
.sym 152668 $abc$46512$n3607
.sym 152669 $abc$46512$n3670_1
.sym 152670 lm32_cpu.mc_arithmetic.t[8]
.sym 152671 lm32_cpu.mc_arithmetic.p[7]
.sym 152672 lm32_cpu.mc_arithmetic.t[32]
.sym 152673 $abc$46512$n4510
.sym 152674 lm32_cpu.mc_arithmetic.a[13]
.sym 152675 lm32_cpu.mc_arithmetic.operand_0_d[13]
.sym 152676 $abc$46512$n3607
.sym 152677 $abc$46512$n3670_1
.sym 152678 lm32_cpu.mc_arithmetic.t[16]
.sym 152679 lm32_cpu.mc_arithmetic.p[15]
.sym 152680 lm32_cpu.mc_arithmetic.t[32]
.sym 152681 $abc$46512$n4510
.sym 152682 lm32_cpu.mc_arithmetic.a[14]
.sym 152683 $abc$46512$n3767_1
.sym 152684 $abc$46512$n3766_1
.sym 152685 lm32_cpu.mc_arithmetic.p[14]
.sym 152686 lm32_cpu.mc_arithmetic.a[9]
.sym 152687 lm32_cpu.mc_arithmetic.operand_0_d[9]
.sym 152688 $abc$46512$n3607
.sym 152689 $abc$46512$n3670_1
.sym 152690 lm32_cpu.mc_arithmetic.a[9]
.sym 152691 $abc$46512$n3767_1
.sym 152692 $abc$46512$n3766_1
.sym 152693 lm32_cpu.mc_arithmetic.p[9]
.sym 152694 lm32_cpu.mc_arithmetic.a[8]
.sym 152695 lm32_cpu.mc_arithmetic.operand_0_d[8]
.sym 152696 $abc$46512$n3607
.sym 152697 $abc$46512$n3670_1
.sym 152698 $abc$46512$n3847_1
.sym 152699 lm32_cpu.mc_arithmetic.a[8]
.sym 152700 $abc$46512$n4306_1
.sym 152702 lm32_cpu.mc_arithmetic.a[15]
.sym 152703 $abc$46512$n3767_1
.sym 152704 $abc$46512$n3766_1
.sym 152705 lm32_cpu.mc_arithmetic.p[15]
.sym 152706 $abc$46512$n3847_1
.sym 152707 lm32_cpu.mc_arithmetic.a[7]
.sym 152708 $abc$46512$n4326_1
.sym 152713 lm32_cpu.mc_arithmetic.p[22]
.sym 152714 lm32_cpu.mc_arithmetic.a[16]
.sym 152715 $abc$46512$n3767_1
.sym 152716 $abc$46512$n3766_1
.sym 152717 lm32_cpu.mc_arithmetic.p[16]
.sym 152718 lm32_cpu.mc_arithmetic.a[17]
.sym 152719 $abc$46512$n3767_1
.sym 152720 $abc$46512$n3766_1
.sym 152721 lm32_cpu.mc_arithmetic.p[17]
.sym 152722 $abc$46512$n3847_1
.sym 152723 lm32_cpu.mc_arithmetic.a[15]
.sym 152724 $abc$46512$n4164_1
.sym 152726 $abc$46512$n3847_1
.sym 152727 lm32_cpu.mc_arithmetic.a[16]
.sym 152728 $abc$46512$n4146_1
.sym 152730 lm32_cpu.mc_arithmetic.a[16]
.sym 152731 lm32_cpu.mc_arithmetic.operand_0_d[16]
.sym 152732 $abc$46512$n3607
.sym 152733 $abc$46512$n3670_1
.sym 152737 $abc$46512$n7931
.sym 152738 lm32_cpu.mc_arithmetic.a[17]
.sym 152739 lm32_cpu.mc_arithmetic.operand_0_d[17]
.sym 152740 $abc$46512$n3607
.sym 152741 $abc$46512$n3670_1
.sym 152745 $abc$46512$n7940
.sym 152746 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 152752 $PACKER_VCC_NET_$glb_clk
.sym 152753 $auto$alumacc.cc:474:replace_alu$4525.C[32]
.sym 152757 $abc$46512$n7941
.sym 152758 lm32_cpu.mc_arithmetic.b[21]
.sym 152762 $abc$46512$n3670_1
.sym 152763 $abc$46512$n3764_1
.sym 152764 $abc$46512$n6035
.sym 152766 lm32_cpu.mc_arithmetic.b[20]
.sym 152773 $abc$46512$n7936
.sym 152774 lm32_cpu.mc_arithmetic.b[25]
.sym 152778 lm32_cpu.mc_arithmetic.b[24]
.sym 152782 lm32_cpu.mc_arithmetic.b[25]
.sym 152783 $abc$46512$n3764_1
.sym 152784 lm32_cpu.mc_arithmetic.state[2]
.sym 152785 $abc$46512$n3782
.sym 152786 lm32_cpu.mc_arithmetic.b[24]
.sym 152787 $abc$46512$n3764_1
.sym 152788 lm32_cpu.mc_arithmetic.state[2]
.sym 152789 $abc$46512$n3784_1
.sym 152790 lm32_cpu.mc_arithmetic.b[26]
.sym 152791 $abc$46512$n3764_1
.sym 152792 lm32_cpu.mc_arithmetic.state[2]
.sym 152793 $abc$46512$n3780
.sym 152794 lm32_cpu.mc_arithmetic.b[23]
.sym 152795 $abc$46512$n3764_1
.sym 152796 lm32_cpu.mc_arithmetic.state[2]
.sym 152797 $abc$46512$n3786
.sym 152798 lm32_cpu.mc_arithmetic.b[26]
.sym 152802 lm32_cpu.mc_arithmetic.b[20]
.sym 152803 lm32_cpu.mc_arithmetic.b[21]
.sym 152804 lm32_cpu.mc_arithmetic.b[22]
.sym 152805 lm32_cpu.mc_arithmetic.b[23]
.sym 152806 $abc$46512$n3764_1
.sym 152807 lm32_cpu.mc_arithmetic.b[22]
.sym 152810 lm32_cpu.mc_arithmetic.b[27]
.sym 152814 lm32_cpu.mc_arithmetic.b[30]
.sym 152818 $abc$46512$n5534_1
.sym 152819 $abc$46512$n5535
.sym 152820 $abc$46512$n5536_1
.sym 152822 $abc$46512$n3764_1
.sym 152823 lm32_cpu.mc_arithmetic.b[27]
.sym 152826 lm32_cpu.mc_arithmetic.b[24]
.sym 152827 lm32_cpu.mc_arithmetic.b[25]
.sym 152828 lm32_cpu.mc_arithmetic.b[26]
.sym 152829 lm32_cpu.mc_arithmetic.b[27]
.sym 152830 lm32_cpu.mc_arithmetic.b[31]
.sym 152834 $abc$46512$n3846
.sym 152835 $abc$46512$n4635
.sym 152836 lm32_cpu.mc_arithmetic.b[31]
.sym 152837 $abc$46512$n4609
.sym 152838 $abc$46512$n6978
.sym 152839 $abc$46512$n3607
.sym 152840 $abc$46512$n4714
.sym 152842 $abc$46512$n6976
.sym 152843 $abc$46512$n3607
.sym 152844 $abc$46512$n4703_1
.sym 152846 $abc$46512$n6980_1
.sym 152847 $abc$46512$n3607
.sym 152848 $abc$46512$n4724
.sym 152850 $abc$46512$n4687
.sym 152851 $abc$46512$n4686
.sym 152854 $abc$46512$n3764_1
.sym 152855 lm32_cpu.mc_arithmetic.b[26]
.sym 152856 $abc$46512$n3846
.sym 152857 lm32_cpu.mc_arithmetic.b[25]
.sym 152858 lm32_cpu.mc_arithmetic.b[26]
.sym 152859 $abc$46512$n3846
.sym 152860 $abc$46512$n3777
.sym 152861 $abc$46512$n4676
.sym 152862 $abc$46512$n3764_1
.sym 152863 lm32_cpu.mc_arithmetic.b[25]
.sym 152864 $abc$46512$n3846
.sym 152865 lm32_cpu.mc_arithmetic.b[24]
.sym 152866 $abc$46512$n3764_1
.sym 152867 lm32_cpu.mc_arithmetic.b[24]
.sym 152868 $abc$46512$n3846
.sym 152869 lm32_cpu.mc_arithmetic.b[23]
.sym 152870 $abc$46512$n4627
.sym 152871 lm32_cpu.instruction_unit.instruction_d[30]
.sym 152874 lm32_cpu.x_result_sel_csr_d
.sym 152875 $abc$46512$n4644
.sym 152878 lm32_cpu.logic_op_d[3]
.sym 152879 lm32_cpu.size_d[0]
.sym 152880 lm32_cpu.sign_extend_d
.sym 152881 lm32_cpu.size_d[1]
.sym 152882 lm32_cpu.pc_f[15]
.sym 152883 $abc$46512$n4148_1
.sym 152884 $abc$46512$n3891
.sym 152886 lm32_cpu.pc_f[6]
.sym 152887 $abc$46512$n6943_1
.sym 152888 $abc$46512$n3891
.sym 152890 lm32_cpu.x_result_sel_mc_arith_d
.sym 152891 lm32_cpu.x_result_sel_sext_d
.sym 152892 $abc$46512$n4626
.sym 152893 $abc$46512$n5506_1
.sym 152897 $abc$46512$n5364_1
.sym 152898 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 152902 lm32_cpu.pc_f[13]
.sym 152903 $abc$46512$n4184_1
.sym 152904 $abc$46512$n3891
.sym 152906 lm32_cpu.instruction_unit.branch_predict_address_d[19]
.sym 152907 $abc$46512$n6854
.sym 152908 $abc$46512$n5364_1
.sym 152910 $abc$46512$n5504_1
.sym 152911 $abc$46512$n5503
.sym 152912 lm32_cpu.instruction_unit.instruction_d[30]
.sym 152913 lm32_cpu.instruction_unit.instruction_d[31]
.sym 152914 lm32_cpu.pc_f[14]
.sym 152915 $abc$46512$n4166_1
.sym 152916 $abc$46512$n3891
.sym 152918 lm32_cpu.pc_f[19]
.sym 152919 $abc$46512$n6854
.sym 152920 $abc$46512$n3891
.sym 152922 lm32_cpu.m_result_sel_compare_d
.sym 152923 $abc$46512$n6581
.sym 152924 $abc$46512$n4620
.sym 152926 lm32_cpu.pc_f[12]
.sym 152927 $abc$46512$n6894_1
.sym 152928 $abc$46512$n3891
.sym 152930 lm32_cpu.instruction_unit.branch_predict_address_d[14]
.sym 152931 $abc$46512$n4166_1
.sym 152932 $abc$46512$n5364_1
.sym 152934 lm32_cpu.instruction_unit.branch_target_m[16]
.sym 152935 lm32_cpu.pc_x[16]
.sym 152936 $abc$46512$n5183_1
.sym 152938 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 152942 lm32_cpu.size_d[1]
.sym 152943 lm32_cpu.logic_op_d[3]
.sym 152944 lm32_cpu.sign_extend_d
.sym 152945 lm32_cpu.instruction_unit.instruction_d[30]
.sym 152946 $abc$46512$n4626
.sym 152947 $abc$46512$n4628_1
.sym 152948 lm32_cpu.instruction_unit.instruction_d[15]
.sym 152950 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 152954 $abc$46512$n3656
.sym 152955 $abc$46512$n3636
.sym 152956 lm32_cpu.branch_predict_d
.sym 152958 lm32_cpu.pc_f[23]
.sym 152959 $abc$46512$n3993
.sym 152960 $abc$46512$n3891
.sym 152962 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 152966 lm32_cpu.pc_x[16]
.sym 152970 lm32_cpu.eba[18]
.sym 152971 lm32_cpu.branch_target_x[25]
.sym 152972 $abc$46512$n5252
.sym 152974 storage_1[1][4]
.sym 152975 storage_1[5][4]
.sym 152976 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 152977 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 152978 lm32_cpu.pc_f[0]
.sym 152979 $abc$46512$n4449_1
.sym 152980 $abc$46512$n3891
.sym 152982 lm32_cpu.instruction_unit.branch_target_m[21]
.sym 152983 lm32_cpu.pc_x[21]
.sym 152984 $abc$46512$n5183_1
.sym 152986 lm32_cpu.pc_f[24]
.sym 152987 $abc$46512$n6827
.sym 152988 $abc$46512$n3891
.sym 152990 $abc$46512$n3667_1
.sym 152991 lm32_cpu.instruction_unit.instruction_d[31]
.sym 152992 lm32_cpu.instruction_unit.instruction_d[30]
.sym 152994 lm32_cpu.pc_f[26]
.sym 152995 $abc$46512$n6815
.sym 152996 $abc$46512$n3891
.sym 152998 lm32_cpu.instruction_unit.instruction_d[15]
.sym 152999 lm32_cpu.read_idx_0_d[0]
.sym 153000 lm32_cpu.instruction_unit.instruction_d[31]
.sym 153002 lm32_cpu.pc_d[21]
.sym 153006 lm32_cpu.pc_f[4]
.sym 153007 $abc$46512$n4368_1
.sym 153008 $abc$46512$n3891
.sym 153010 lm32_cpu.pc_d[13]
.sym 153014 lm32_cpu.pc_f[27]
.sym 153015 $abc$46512$n3916
.sym 153016 $abc$46512$n3891
.sym 153018 lm32_cpu.instruction_unit.branch_predict_address_d[25]
.sym 153019 $abc$46512$n3954
.sym 153020 $abc$46512$n5364_1
.sym 153022 lm32_cpu.instruction_unit.branch_predict_address_d[26]
.sym 153023 $abc$46512$n6815
.sym 153024 $abc$46512$n5364_1
.sym 153026 lm32_cpu.pc_d[16]
.sym 153030 lm32_cpu.pc_d[1]
.sym 153034 lm32_cpu.pc_d[17]
.sym 153038 lm32_cpu.pc_d[24]
.sym 153042 lm32_cpu.branch_target_d[6]
.sym 153043 $abc$46512$n6943_1
.sym 153044 $abc$46512$n5364_1
.sym 153046 lm32_cpu.pc_d[29]
.sym 153050 lm32_cpu.m_result_sel_compare_d
.sym 153054 lm32_cpu.instruction_unit.branch_predict_address_d[27]
.sym 153055 $abc$46512$n3916
.sym 153056 $abc$46512$n5364_1
.sym 153058 lm32_cpu.branch_target_d[4]
.sym 153059 $abc$46512$n4368_1
.sym 153060 $abc$46512$n5364_1
.sym 153062 $abc$46512$n3610
.sym 153063 $abc$46512$n3669_1
.sym 153066 lm32_cpu.w_result_sel_load_d
.sym 153070 $abc$46512$n3622
.sym 153071 $abc$46512$n3608
.sym 153072 $abc$46512$n3668_1
.sym 153073 $abc$46512$n3671_1
.sym 153074 $abc$46512$n3639
.sym 153075 $abc$46512$n3636
.sym 153076 lm32_cpu.instruction_unit.instruction_d[31]
.sym 153077 lm32_cpu.instruction_unit.instruction_d[30]
.sym 153078 lm32_cpu.eret_d
.sym 153082 lm32_cpu.size_d[0]
.sym 153083 lm32_cpu.logic_op_d[3]
.sym 153084 lm32_cpu.size_d[1]
.sym 153085 lm32_cpu.sign_extend_d
.sym 153086 lm32_cpu.instruction_unit.instruction_d[15]
.sym 153087 lm32_cpu.read_idx_1_d[1]
.sym 153088 lm32_cpu.instruction_unit.instruction_d[31]
.sym 153090 $abc$46512$n3625
.sym 153091 lm32_cpu.decoder.op_wcsr
.sym 153092 lm32_cpu.load_x
.sym 153094 lm32_cpu.w_result[22]
.sym 153098 $abc$46512$n3636
.sym 153099 $abc$46512$n3656
.sym 153100 $abc$46512$n3657
.sym 153101 lm32_cpu.read_idx_0_d[3]
.sym 153102 storage_1[1][0]
.sym 153103 storage_1[5][0]
.sym 153104 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 153105 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 153106 lm32_cpu.instruction_unit.instruction_d[15]
.sym 153107 lm32_cpu.read_idx_0_d[3]
.sym 153108 lm32_cpu.instruction_unit.instruction_d[31]
.sym 153110 $abc$46512$n3611
.sym 153111 $abc$46512$n3670_1
.sym 153114 lm32_cpu.store_x
.sym 153115 lm32_cpu.load_x
.sym 153118 lm32_cpu.instruction_unit.icache_refill_data[31]
.sym 153122 $abc$46512$n3669_1
.sym 153123 $abc$46512$n3625
.sym 153126 lm32_cpu.store_x
.sym 153130 storage_1[0][4]
.sym 153131 storage_1[4][4]
.sym 153132 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 153133 $abc$46512$n7018_1
.sym 153134 $abc$46512$n4157
.sym 153135 lm32_cpu.load_x
.sym 153138 $abc$46512$n4157
.sym 153142 $abc$46512$n3613
.sym 153143 lm32_cpu.store_x
.sym 153144 $abc$46512$n3616
.sym 153145 request[1]
.sym 153146 lm32_cpu.store_m
.sym 153147 lm32_cpu.load_m
.sym 153148 lm32_cpu.load_x
.sym 153150 lm32_cpu.load_x
.sym 153154 $abc$46512$n5252
.sym 153155 $abc$46512$n4157
.sym 153158 lm32_cpu.m_result_sel_compare_m
.sym 153159 lm32_cpu.operand_m[14]
.sym 153160 $abc$46512$n5294_1
.sym 153161 lm32_cpu.load_store_unit.exception_m
.sym 153162 lm32_cpu.valid_w
.sym 153163 lm32_cpu.exception_w
.sym 153166 lm32_cpu.read_idx_0_d[0]
.sym 153167 $abc$46512$n3745_1
.sym 153168 $abc$46512$n3607
.sym 153170 lm32_cpu.m_result_sel_compare_m
.sym 153171 lm32_cpu.operand_m[11]
.sym 153172 $abc$46512$n5288
.sym 153173 lm32_cpu.load_store_unit.exception_m
.sym 153177 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 153182 $abc$46512$n3611
.sym 153183 lm32_cpu.valid_m
.sym 153186 lm32_cpu.read_idx_1_d[1]
.sym 153187 $abc$46512$n3737_1
.sym 153188 $abc$46512$n3607
.sym 153190 lm32_cpu.instruction_unit.i_adr_o[28]
.sym 153191 lm32_cpu.load_store_unit.d_adr_o[28]
.sym 153192 grant
.sym 153194 lm32_cpu.instruction_unit.icache_refill_ready
.sym 153195 lm32_cpu.instruction_unit.icache_refill_request
.sym 153196 $abc$46512$n5005
.sym 153197 request[0]
.sym 153201 $abc$46512$n2515
.sym 153205 $abc$46512$n8004
.sym 153206 lm32_cpu.instruction_unit.i_adr_o[12]
.sym 153207 lm32_cpu.load_store_unit.d_adr_o[12]
.sym 153208 grant
.sym 153217 $abc$46512$n5018_1
.sym 153218 $abc$46512$n2567
.sym 153219 $abc$46512$n5018_1
.sym 153222 $abc$46512$n7574
.sym 153223 $abc$46512$n7575
.sym 153224 $abc$46512$n6303
.sym 153225 $abc$46512$n7150_1
.sym 153229 $abc$46512$n7056_1
.sym 153233 $abc$46512$n5058_1
.sym 153237 sram_bus_dat_w[1]
.sym 153238 $abc$46512$n7570
.sym 153239 $abc$46512$n7571
.sym 153240 $abc$46512$n6303
.sym 153241 $abc$46512$n7150_1
.sym 153242 $abc$46512$n7572
.sym 153243 $abc$46512$n7573
.sym 153244 $abc$46512$n6303
.sym 153245 $abc$46512$n7150_1
.sym 153249 lm32_cpu.load_store_unit.exception_m
.sym 153250 lm32_cpu.instruction_unit.icache_refill_data[16]
.sym 153254 $abc$46512$n5057_1
.sym 153255 $abc$46512$n5058_1
.sym 153256 $abc$46512$n5059_1
.sym 153262 spiflash_bus_adr[9]
.sym 153263 spiflash_bus_adr[11]
.sym 153264 spiflash_bus_adr[10]
.sym 153270 $abc$46512$n5058_1
.sym 153271 $abc$46512$n5057_1
.sym 153278 slave_sel[0]
.sym 153285 $PACKER_VCC_NET_$glb_clk
.sym 153294 spiflash_bus_adr[9]
.sym 153295 spiflash_bus_adr[11]
.sym 153296 spiflash_bus_adr[10]
.sym 153317 lm32_cpu.write_enable_q_w
.sym 153322 basesoc_uart_phy_uart_clk_rxen
.sym 153323 $abc$46512$n5079
.sym 153324 basesoc_uart_phy_rx_busy
.sym 153325 sys_rst
.sym 153326 $abc$46512$n7149
.sym 153330 $abc$46512$n5077
.sym 153331 regs1
.sym 153332 basesoc_uart_phy_rx_busy
.sym 153333 basesoc_uart_phy_uart_clk_rxen
.sym 153346 $abc$46512$n5077
.sym 153347 $abc$46512$n5080
.sym 153350 csrbank4_tuning_word2_w[5]
.sym 153351 $abc$46512$n90
.sym 153352 sram_bus_adr[1]
.sym 153353 sram_bus_adr[0]
.sym 153358 sram_bus_dat_w[5]
.sym 153362 csrbank4_tuning_word3_w[7]
.sym 153363 $abc$46512$n106
.sym 153364 sram_bus_adr[0]
.sym 153365 sram_bus_adr[1]
.sym 153366 $abc$46512$n90
.sym 153370 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 153371 $abc$46512$n5805_1
.sym 153372 $abc$46512$n5806_1
.sym 153373 $abc$46512$n5802_1
.sym 153374 sram_bus_dat_w[3]
.sym 153378 $abc$46512$n106
.sym 153382 $abc$46512$n102
.sym 153386 csrbank4_tuning_word3_w[4]
.sym 153387 $abc$46512$n102
.sym 153388 sram_bus_adr[0]
.sym 153389 sram_bus_adr[1]
.sym 153390 spiflash_bus_adr[12]
.sym 153394 basesoc_uart_phy_rx_busy
.sym 153395 $abc$46512$n7114
.sym 153398 basesoc_uart_phy_rx_busy
.sym 153399 $abc$46512$n7108
.sym 153402 regs1
.sym 153406 $abc$46512$n5774
.sym 153407 $abc$46512$n5773
.sym 153408 $abc$46512$n5061_1
.sym 153410 $abc$46512$n98
.sym 153414 csrbank4_tuning_word3_w[1]
.sym 153415 $abc$46512$n96
.sym 153416 sram_bus_adr[0]
.sym 153417 sram_bus_adr[1]
.sym 153418 $abc$46512$n5780_1
.sym 153419 $abc$46512$n5779
.sym 153420 $abc$46512$n5061_1
.sym 153422 basesoc_uart_phy_rx_busy
.sym 153423 $abc$46512$n7118
.sym 153426 basesoc_uart_phy_rx_busy
.sym 153427 $abc$46512$n7126
.sym 153430 basesoc_uart_phy_rx_busy
.sym 153431 $abc$46512$n7130
.sym 153434 $abc$46512$n96
.sym 153438 basesoc_uart_phy_rx_busy
.sym 153439 $abc$46512$n7120
.sym 153442 csrbank4_tuning_word2_w[3]
.sym 153443 csrbank4_tuning_word0_w[3]
.sym 153444 sram_bus_adr[1]
.sym 153445 sram_bus_adr[0]
.sym 153446 basesoc_uart_phy_rx_busy
.sym 153447 $abc$46512$n7132
.sym 153450 basesoc_uart_phy_rx_busy
.sym 153451 $abc$46512$n6791
.sym 153454 basesoc_uart_phy_rx_busy
.sym 153455 $abc$46512$n7138
.sym 153458 basesoc_uart_phy_rx_busy
.sym 153459 $abc$46512$n7142
.sym 153462 basesoc_uart_phy_rx_busy
.sym 153463 $abc$46512$n7140
.sym 153466 basesoc_uart_phy_rx_busy
.sym 153467 $abc$46512$n7144
.sym 153470 $abc$46512$n7146
.sym 153471 basesoc_uart_phy_rx_busy
.sym 153474 basesoc_uart_phy_rx_busy
.sym 153475 $abc$46512$n7136
.sym 153481 sram_bus_dat_w[6]
.sym 153486 sram_bus_dat_w[7]
.sym 153490 sram_bus_dat_w[4]
.sym 153498 sram_bus_dat_w[2]
.sym 153502 csrbank4_tuning_word3_w[3]
.sym 153503 $abc$46512$n100
.sym 153504 sram_bus_adr[0]
.sym 153505 sram_bus_adr[1]
.sym 153506 $abc$46512$n100
.sym 153518 sram_bus_dat_w[5]
.sym 153526 sram_bus_dat_w[7]
.sym 153546 $abc$46512$n15
.sym 153606 lm32_cpu.mc_arithmetic.a[4]
.sym 153607 $abc$46512$n3767_1
.sym 153608 $abc$46512$n3766_1
.sym 153609 lm32_cpu.mc_arithmetic.p[4]
.sym 153610 lm32_cpu.mc_arithmetic.t[2]
.sym 153611 lm32_cpu.mc_arithmetic.p[1]
.sym 153612 lm32_cpu.mc_arithmetic.t[32]
.sym 153613 $abc$46512$n4510
.sym 153614 lm32_cpu.mc_arithmetic.a[5]
.sym 153615 $abc$46512$n3767_1
.sym 153616 $abc$46512$n3766_1
.sym 153617 lm32_cpu.mc_arithmetic.p[5]
.sym 153618 lm32_cpu.mc_arithmetic.p[2]
.sym 153619 $abc$46512$n3846
.sym 153620 $abc$46512$n4601
.sym 153621 $abc$46512$n4600
.sym 153622 lm32_cpu.mc_arithmetic.t[6]
.sym 153623 lm32_cpu.mc_arithmetic.p[5]
.sym 153624 lm32_cpu.mc_arithmetic.t[32]
.sym 153625 $abc$46512$n4510
.sym 153626 lm32_cpu.mc_arithmetic.a[2]
.sym 153627 $abc$46512$n3767_1
.sym 153628 $abc$46512$n3766_1
.sym 153629 lm32_cpu.mc_arithmetic.p[2]
.sym 153634 lm32_cpu.mc_arithmetic.a[1]
.sym 153635 $abc$46512$n3767_1
.sym 153636 $abc$46512$n3766_1
.sym 153637 lm32_cpu.mc_arithmetic.p[1]
.sym 153639 $PACKER_VCC_NET_$glb_clk
.sym 153643 lm32_cpu.mc_arithmetic.a[31]
.sym 153644 $abc$46512$n7912
.sym 153647 lm32_cpu.mc_arithmetic.p[0]
.sym 153648 $abc$46512$n7913
.sym 153649 $auto$alumacc.cc:474:replace_alu$4525.C[1]
.sym 153651 lm32_cpu.mc_arithmetic.p[1]
.sym 153652 $abc$46512$n7914
.sym 153653 $auto$alumacc.cc:474:replace_alu$4525.C[2]
.sym 153655 lm32_cpu.mc_arithmetic.p[2]
.sym 153656 $abc$46512$n7915
.sym 153657 $auto$alumacc.cc:474:replace_alu$4525.C[3]
.sym 153659 lm32_cpu.mc_arithmetic.p[3]
.sym 153660 $abc$46512$n7916
.sym 153661 $auto$alumacc.cc:474:replace_alu$4525.C[4]
.sym 153663 lm32_cpu.mc_arithmetic.p[4]
.sym 153664 $abc$46512$n7917
.sym 153665 $auto$alumacc.cc:474:replace_alu$4525.C[5]
.sym 153667 lm32_cpu.mc_arithmetic.p[5]
.sym 153668 $abc$46512$n7918
.sym 153669 $auto$alumacc.cc:474:replace_alu$4525.C[6]
.sym 153671 lm32_cpu.mc_arithmetic.p[6]
.sym 153672 $abc$46512$n7919
.sym 153673 $auto$alumacc.cc:474:replace_alu$4525.C[7]
.sym 153675 lm32_cpu.mc_arithmetic.p[7]
.sym 153676 $abc$46512$n7920
.sym 153677 $auto$alumacc.cc:474:replace_alu$4525.C[8]
.sym 153679 lm32_cpu.mc_arithmetic.p[8]
.sym 153680 $abc$46512$n7921
.sym 153681 $auto$alumacc.cc:474:replace_alu$4525.C[9]
.sym 153683 lm32_cpu.mc_arithmetic.p[9]
.sym 153684 $abc$46512$n7922
.sym 153685 $auto$alumacc.cc:474:replace_alu$4525.C[10]
.sym 153687 lm32_cpu.mc_arithmetic.p[10]
.sym 153688 $abc$46512$n7923
.sym 153689 $auto$alumacc.cc:474:replace_alu$4525.C[11]
.sym 153691 lm32_cpu.mc_arithmetic.p[11]
.sym 153692 $abc$46512$n7924
.sym 153693 $auto$alumacc.cc:474:replace_alu$4525.C[12]
.sym 153695 lm32_cpu.mc_arithmetic.p[12]
.sym 153696 $abc$46512$n7925
.sym 153697 $auto$alumacc.cc:474:replace_alu$4525.C[13]
.sym 153699 lm32_cpu.mc_arithmetic.p[13]
.sym 153700 $abc$46512$n7926
.sym 153701 $auto$alumacc.cc:474:replace_alu$4525.C[14]
.sym 153703 lm32_cpu.mc_arithmetic.p[14]
.sym 153704 $abc$46512$n7927
.sym 153705 $auto$alumacc.cc:474:replace_alu$4525.C[15]
.sym 153707 lm32_cpu.mc_arithmetic.p[15]
.sym 153708 $abc$46512$n7928
.sym 153709 $auto$alumacc.cc:474:replace_alu$4525.C[16]
.sym 153711 lm32_cpu.mc_arithmetic.p[16]
.sym 153712 $abc$46512$n7929
.sym 153713 $auto$alumacc.cc:474:replace_alu$4525.C[17]
.sym 153715 lm32_cpu.mc_arithmetic.p[17]
.sym 153716 $abc$46512$n7930
.sym 153717 $auto$alumacc.cc:474:replace_alu$4525.C[18]
.sym 153719 lm32_cpu.mc_arithmetic.p[18]
.sym 153720 $abc$46512$n7931
.sym 153721 $auto$alumacc.cc:474:replace_alu$4525.C[19]
.sym 153723 lm32_cpu.mc_arithmetic.p[19]
.sym 153724 $abc$46512$n7932
.sym 153725 $auto$alumacc.cc:474:replace_alu$4525.C[20]
.sym 153727 lm32_cpu.mc_arithmetic.p[20]
.sym 153728 $abc$46512$n7933
.sym 153729 $auto$alumacc.cc:474:replace_alu$4525.C[21]
.sym 153731 lm32_cpu.mc_arithmetic.p[21]
.sym 153732 $abc$46512$n7934
.sym 153733 $auto$alumacc.cc:474:replace_alu$4525.C[22]
.sym 153735 lm32_cpu.mc_arithmetic.p[22]
.sym 153736 $abc$46512$n7935
.sym 153737 $auto$alumacc.cc:474:replace_alu$4525.C[23]
.sym 153739 lm32_cpu.mc_arithmetic.p[23]
.sym 153740 $abc$46512$n7936
.sym 153741 $auto$alumacc.cc:474:replace_alu$4525.C[24]
.sym 153743 lm32_cpu.mc_arithmetic.p[24]
.sym 153744 $abc$46512$n7937
.sym 153745 $auto$alumacc.cc:474:replace_alu$4525.C[25]
.sym 153747 lm32_cpu.mc_arithmetic.p[25]
.sym 153748 $abc$46512$n7938
.sym 153749 $auto$alumacc.cc:474:replace_alu$4525.C[26]
.sym 153751 lm32_cpu.mc_arithmetic.p[26]
.sym 153752 $abc$46512$n7939
.sym 153753 $auto$alumacc.cc:474:replace_alu$4525.C[27]
.sym 153755 lm32_cpu.mc_arithmetic.p[27]
.sym 153756 $abc$46512$n7940
.sym 153757 $auto$alumacc.cc:474:replace_alu$4525.C[28]
.sym 153759 lm32_cpu.mc_arithmetic.p[28]
.sym 153760 $abc$46512$n7941
.sym 153761 $auto$alumacc.cc:474:replace_alu$4525.C[29]
.sym 153763 lm32_cpu.mc_arithmetic.p[29]
.sym 153764 $abc$46512$n7942
.sym 153765 $auto$alumacc.cc:474:replace_alu$4525.C[30]
.sym 153767 lm32_cpu.mc_arithmetic.p[30]
.sym 153768 $abc$46512$n7943
.sym 153769 $auto$alumacc.cc:474:replace_alu$4525.C[31]
.sym 153773 $nextpnr_ICESTORM_LC_40$I3
.sym 153774 lm32_cpu.mc_arithmetic.t[24]
.sym 153775 lm32_cpu.mc_arithmetic.p[23]
.sym 153776 lm32_cpu.mc_arithmetic.t[32]
.sym 153777 $abc$46512$n4510
.sym 153778 lm32_cpu.mc_arithmetic.a[20]
.sym 153779 $abc$46512$n3767_1
.sym 153780 $abc$46512$n3766_1
.sym 153781 lm32_cpu.mc_arithmetic.p[20]
.sym 153782 lm32_cpu.mc_arithmetic.t[22]
.sym 153783 lm32_cpu.mc_arithmetic.p[21]
.sym 153784 lm32_cpu.mc_arithmetic.t[32]
.sym 153785 $abc$46512$n4510
.sym 153786 lm32_cpu.mc_arithmetic.p[24]
.sym 153787 $abc$46512$n3846
.sym 153788 $abc$46512$n4535_1
.sym 153789 $abc$46512$n4534_1
.sym 153790 lm32_cpu.mc_arithmetic.p[22]
.sym 153791 $abc$46512$n3846
.sym 153792 $abc$46512$n4541_1
.sym 153793 $abc$46512$n4540_1
.sym 153794 lm32_cpu.mc_arithmetic.a[30]
.sym 153795 $abc$46512$n3767_1
.sym 153796 $abc$46512$n3766_1
.sym 153797 lm32_cpu.mc_arithmetic.p[30]
.sym 153798 lm32_cpu.mc_arithmetic.a[20]
.sym 153799 lm32_cpu.mc_arithmetic.operand_0_d[20]
.sym 153800 $abc$46512$n3607
.sym 153801 $abc$46512$n3670_1
.sym 153802 lm32_cpu.mc_arithmetic.b[23]
.sym 153806 lm32_cpu.mc_arithmetic.a[19]
.sym 153807 $abc$46512$n3767_1
.sym 153808 $abc$46512$n3766_1
.sym 153809 lm32_cpu.mc_arithmetic.p[19]
.sym 153810 lm32_cpu.mc_arithmetic.b[22]
.sym 153814 lm32_cpu.mc_arithmetic.a[29]
.sym 153815 $abc$46512$n3767_1
.sym 153816 $abc$46512$n3766_1
.sym 153817 lm32_cpu.mc_arithmetic.p[29]
.sym 153818 $abc$46512$n4928
.sym 153819 $abc$46512$n5526_1
.sym 153820 $abc$46512$n5533
.sym 153822 lm32_cpu.mc_arithmetic.a[27]
.sym 153823 $abc$46512$n3767_1
.sym 153824 $abc$46512$n3766_1
.sym 153825 lm32_cpu.mc_arithmetic.p[27]
.sym 153826 lm32_cpu.mc_arithmetic.a[28]
.sym 153827 $abc$46512$n3767_1
.sym 153828 $abc$46512$n3766_1
.sym 153829 lm32_cpu.mc_arithmetic.p[28]
.sym 153830 $abc$46512$n3847_1
.sym 153831 lm32_cpu.mc_arithmetic.a[30]
.sym 153832 $abc$46512$n3846
.sym 153833 lm32_cpu.mc_arithmetic.a[31]
.sym 153834 $abc$46512$n3847_1
.sym 153835 lm32_cpu.mc_arithmetic.a[29]
.sym 153836 $abc$46512$n3846
.sym 153837 lm32_cpu.mc_arithmetic.a[30]
.sym 153838 lm32_cpu.mc_arithmetic.a[27]
.sym 153839 lm32_cpu.mc_arithmetic.operand_0_d[27]
.sym 153840 $abc$46512$n3607
.sym 153841 $abc$46512$n3670_1
.sym 153842 $abc$46512$n3847_1
.sym 153843 lm32_cpu.mc_arithmetic.a[27]
.sym 153844 $abc$46512$n3932
.sym 153846 lm32_cpu.mc_arithmetic.operand_0_d[31]
.sym 153847 $abc$46512$n3893
.sym 153848 $abc$46512$n3845
.sym 153850 $abc$46512$n3893
.sym 153851 lm32_cpu.mc_arithmetic.operand_0_d[30]
.sym 153852 $abc$46512$n3895
.sym 153854 $abc$46512$n3893
.sym 153855 lm32_cpu.mc_arithmetic.operand_0_d[29]
.sym 153856 $abc$46512$n3914
.sym 153858 lm32_cpu.mc_arithmetic.a[28]
.sym 153859 lm32_cpu.mc_arithmetic.operand_0_d[28]
.sym 153860 $abc$46512$n3607
.sym 153861 $abc$46512$n3670_1
.sym 153866 $abc$46512$n3764_1
.sym 153867 lm32_cpu.mc_arithmetic.b[23]
.sym 153868 $abc$46512$n3846
.sym 153869 lm32_cpu.mc_arithmetic.b[22]
.sym 153870 lm32_cpu.size_d[0]
.sym 153871 lm32_cpu.size_d[1]
.sym 153877 $abc$46512$n3891
.sym 153881 $abc$46512$n6926_1
.sym 153885 lm32_cpu.pc_x[15]
.sym 153890 lm32_cpu.logic_op_d[3]
.sym 153891 $abc$46512$n3892
.sym 153892 lm32_cpu.sign_extend_d
.sym 153894 lm32_cpu.pc_f[5]
.sym 153895 $abc$46512$n4348_1
.sym 153896 $abc$46512$n3891
.sym 153898 $abc$46512$n3673_1
.sym 153899 $abc$46512$n3656
.sym 153902 lm32_cpu.x_result_sel_add_d
.sym 153903 $abc$46512$n6612
.sym 153906 lm32_cpu.instruction_unit.instruction_d[30]
.sym 153907 lm32_cpu.logic_op_d[3]
.sym 153908 lm32_cpu.sign_extend_d
.sym 153910 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 153914 lm32_cpu.size_d[1]
.sym 153915 lm32_cpu.size_d[0]
.sym 153916 $abc$46512$n4634
.sym 153917 $abc$46512$n6581
.sym 153918 $abc$46512$n3673_1
.sym 153919 $abc$46512$n3661_1
.sym 153922 $abc$46512$n3656
.sym 153923 $abc$46512$n3892
.sym 153924 $abc$46512$n3638
.sym 153926 $abc$46512$n3637
.sym 153927 lm32_cpu.logic_op_d[3]
.sym 153928 lm32_cpu.sign_extend_d
.sym 153930 lm32_cpu.sign_extend_d
.sym 153931 $abc$46512$n3661_1
.sym 153932 lm32_cpu.logic_op_d[3]
.sym 153933 $abc$46512$n3660_1
.sym 153934 $abc$46512$n5365_1
.sym 153935 $abc$46512$n3636
.sym 153936 $abc$46512$n3656
.sym 153938 $abc$46512$n5365_1
.sym 153939 $abc$46512$n6585
.sym 153940 lm32_cpu.instruction_unit.instruction_d[31]
.sym 153941 lm32_cpu.instruction_unit.instruction_d[30]
.sym 153942 lm32_cpu.logic_op_d[3]
.sym 153943 $abc$46512$n3637
.sym 153944 lm32_cpu.sign_extend_d
.sym 153946 $abc$46512$n3660_1
.sym 153947 $abc$46512$n3638
.sym 153948 $abc$46512$n5504_1
.sym 153950 $abc$46512$n3637
.sym 153951 $abc$46512$n3638
.sym 153954 lm32_cpu.pc_f[6]
.sym 153958 lm32_cpu.branch_target_d[1]
.sym 153959 $abc$46512$n4429_1
.sym 153960 $abc$46512$n5364_1
.sym 153962 lm32_cpu.pc_d[15]
.sym 153966 lm32_cpu.pc_d[0]
.sym 153970 lm32_cpu.pc_d[5]
.sym 153974 lm32_cpu.instruction_unit.branch_predict_address_d[13]
.sym 153975 $abc$46512$n4184_1
.sym 153976 $abc$46512$n5364_1
.sym 153978 lm32_cpu.pc_d[6]
.sym 153982 lm32_cpu.instruction_unit.branch_predict_address_d[29]
.sym 153983 $abc$46512$n3849
.sym 153984 $abc$46512$n5364_1
.sym 153986 lm32_cpu.branch_target_d[5]
.sym 153987 $abc$46512$n4348_1
.sym 153988 $abc$46512$n5364_1
.sym 153990 lm32_cpu.pc_f[29]
.sym 153994 lm32_cpu.instruction_unit.branch_target_m[12]
.sym 153995 lm32_cpu.pc_x[12]
.sym 153996 $abc$46512$n5183_1
.sym 153998 lm32_cpu.pc_f[21]
.sym 153999 $abc$46512$n6843_1
.sym 154000 $abc$46512$n3891
.sym 154002 lm32_cpu.pc_f[29]
.sym 154003 $abc$46512$n3849
.sym 154004 $abc$46512$n3891
.sym 154006 lm32_cpu.pc_f[3]
.sym 154007 $abc$46512$n4389_1
.sym 154008 $abc$46512$n3891
.sym 154010 lm32_cpu.pc_f[15]
.sym 154014 $abc$46512$n6665
.sym 154015 $abc$46512$n6666
.sym 154016 $abc$46512$n6303
.sym 154017 $abc$46512$n7150_1
.sym 154018 lm32_cpu.pc_f[5]
.sym 154022 lm32_cpu.instruction_unit.branch_target_m[18]
.sym 154023 lm32_cpu.pc_x[18]
.sym 154024 $abc$46512$n5183_1
.sym 154026 lm32_cpu.pc_f[17]
.sym 154027 $abc$46512$n4110
.sym 154028 $abc$46512$n3891
.sym 154030 lm32_cpu.pc_f[1]
.sym 154031 $abc$46512$n4429_1
.sym 154032 $abc$46512$n3891
.sym 154034 lm32_cpu.operand_m[29]
.sym 154038 lm32_cpu.load_store_unit.byte_enable_m[0]
.sym 154042 lm32_cpu.pc_f[10]
.sym 154043 $abc$46512$n6910_1
.sym 154044 $abc$46512$n3891
.sym 154046 lm32_cpu.pc_f[25]
.sym 154047 $abc$46512$n3954
.sym 154048 $abc$46512$n3891
.sym 154050 lm32_cpu.pc_f[28]
.sym 154051 $abc$46512$n3897
.sym 154052 $abc$46512$n3891
.sym 154054 lm32_cpu.instruction_unit.branch_target_m[1]
.sym 154055 lm32_cpu.pc_x[1]
.sym 154056 $abc$46512$n5183_1
.sym 154058 lm32_cpu.pc_f[16]
.sym 154062 lm32_cpu.pc_f[18]
.sym 154066 $abc$46512$n3659_1
.sym 154067 lm32_cpu.instruction_unit.instruction_d[2]
.sym 154071 lm32_cpu.pc_d[29]
.sym 154072 lm32_cpu.decoder.branch_offset[29]
.sym 154073 $auto$alumacc.cc:474:replace_alu$4507.C[29]
.sym 154074 lm32_cpu.pc_f[1]
.sym 154078 lm32_cpu.pc_f[13]
.sym 154082 lm32_cpu.instruction_unit.branch_target_m[6]
.sym 154083 lm32_cpu.pc_x[6]
.sym 154084 $abc$46512$n5183_1
.sym 154086 $abc$46512$n3891
.sym 154087 $abc$46512$n4620
.sym 154090 lm32_cpu.instruction_unit.branch_target_m[27]
.sym 154091 lm32_cpu.pc_x[27]
.sym 154092 $abc$46512$n5183_1
.sym 154094 lm32_cpu.branch_target_d[0]
.sym 154095 $abc$46512$n4449_1
.sym 154096 $abc$46512$n5364_1
.sym 154098 lm32_cpu.x_bypass_enable_d
.sym 154102 lm32_cpu.instruction_unit.branch_target_m[25]
.sym 154103 lm32_cpu.pc_x[25]
.sym 154104 $abc$46512$n5183_1
.sym 154106 lm32_cpu.store_d
.sym 154107 lm32_cpu.decoder.op_wcsr
.sym 154108 $abc$46512$n3659_1
.sym 154109 $abc$46512$n4620
.sym 154110 lm32_cpu.instruction_unit.branch_target_m[5]
.sym 154111 lm32_cpu.pc_x[5]
.sym 154112 $abc$46512$n5183_1
.sym 154114 lm32_cpu.x_bypass_enable_d
.sym 154115 lm32_cpu.m_result_sel_compare_d
.sym 154118 lm32_cpu.instruction_unit.bus_error_d
.sym 154122 $abc$46512$n3619
.sym 154123 $abc$46512$n3611
.sym 154126 lm32_cpu.store_d
.sym 154130 lm32_cpu.scall_d
.sym 154134 lm32_cpu.instruction_unit.branch_target_m[0]
.sym 154135 lm32_cpu.pc_x[0]
.sym 154136 $abc$46512$n5183_1
.sym 154138 lm32_cpu.eret_d
.sym 154139 lm32_cpu.scall_d
.sym 154140 lm32_cpu.instruction_unit.bus_error_d
.sym 154142 $abc$46512$n3619
.sym 154143 $abc$46512$n3612
.sym 154144 $abc$46512$n3617
.sym 154145 lm32_cpu.valid_x
.sym 154146 lm32_cpu.scall_x
.sym 154147 lm32_cpu.valid_x
.sym 154148 lm32_cpu.mc_arithmetic.divide_by_zero_x
.sym 154149 $abc$46512$n5254
.sym 154150 $abc$46512$n5252
.sym 154151 lm32_cpu.branch_target_x[0]
.sym 154154 $abc$46512$n3620
.sym 154155 lm32_cpu.valid_m
.sym 154156 lm32_cpu.branch_m
.sym 154157 lm32_cpu.load_store_unit.exception_m
.sym 154158 lm32_cpu.branch_x
.sym 154162 $abc$46512$n2564
.sym 154163 $abc$46512$n6035
.sym 154166 $abc$46512$n4988
.sym 154167 lm32_cpu.data_bus_error_seen
.sym 154168 $abc$46512$n3611
.sym 154169 $abc$46512$n6035
.sym 154170 lm32_cpu.branch_target_x[5]
.sym 154171 $abc$46512$n5252
.sym 154172 $abc$46512$n5338
.sym 154174 $abc$46512$n3618
.sym 154175 lm32_cpu.stall_wb_load
.sym 154176 lm32_cpu.instruction_unit.icache.state[2]
.sym 154178 $abc$46512$n3612
.sym 154179 $abc$46512$n3617
.sym 154185 lm32_cpu.instruction_unit.icache_refill_request
.sym 154190 lm32_cpu.branch_m
.sym 154191 lm32_cpu.load_store_unit.exception_m
.sym 154192 request[0]
.sym 154194 request[0]
.sym 154195 lm32_cpu.instruction_unit.icache_refill_ready
.sym 154196 lm32_cpu.instruction_unit.icache_refill_request
.sym 154197 $abc$46512$n6035
.sym 154201 lm32_cpu.pc_d[29]
.sym 154202 shared_dat_r[3]
.sym 154206 shared_dat_r[31]
.sym 154210 shared_dat_r[7]
.sym 154214 lm32_cpu.instruction_unit.i_adr_o[29]
.sym 154215 lm32_cpu.load_store_unit.d_adr_o[29]
.sym 154216 grant
.sym 154221 $abc$46512$n4348_1
.sym 154222 sram_bus_dat_w[2]
.sym 154226 sram_bus_dat_w[1]
.sym 154245 lm32_cpu.branch_target_x[4]
.sym 154246 $abc$46512$n5018_1
.sym 154247 $abc$46512$n2564
.sym 154248 $abc$46512$n6031
.sym 154249 $abc$46512$n2446
.sym 154257 $abc$46512$n5452
.sym 154258 $abc$46512$n6031
.sym 154270 storage_1[9][4]
.sym 154271 storage_1[13][4]
.sym 154272 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 154273 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 154285 $PACKER_VCC_NET_$glb_clk
.sym 154286 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 154290 storage_1[11][0]
.sym 154291 storage_1[15][0]
.sym 154292 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 154298 storage[9][0]
.sym 154299 storage[11][0]
.sym 154300 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 154301 $abc$46512$n7056_1
.sym 154306 $abc$46512$n5798_1
.sym 154307 $abc$46512$n5797_1
.sym 154308 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 154309 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 154311 basesoc_uart_tx_fifo_level[0]
.sym 154315 basesoc_uart_tx_fifo_level[1]
.sym 154316 $PACKER_VCC_NET_$glb_clk
.sym 154319 basesoc_uart_tx_fifo_level[2]
.sym 154320 $PACKER_VCC_NET_$glb_clk
.sym 154321 $auto$alumacc.cc:474:replace_alu$4492.C[2]
.sym 154323 basesoc_uart_tx_fifo_level[3]
.sym 154324 $PACKER_VCC_NET_$glb_clk
.sym 154325 $auto$alumacc.cc:474:replace_alu$4492.C[3]
.sym 154329 $nextpnr_ICESTORM_LC_19$I3
.sym 154338 $abc$46512$n7032
.sym 154339 $abc$46512$n7033
.sym 154340 $abc$46512$n5097
.sym 154342 basesoc_uart_phy_rx_busy
.sym 154343 $abc$46512$n7086
.sym 154350 basesoc_uart_phy_rx_busy
.sym 154351 $abc$46512$n7096
.sym 154354 basesoc_uart_phy_rx_busy
.sym 154355 $abc$46512$n7092
.sym 154362 basesoc_uart_phy_rx_busy
.sym 154363 $abc$46512$n7088
.sym 154366 basesoc_uart_phy_rx_busy
.sym 154367 $abc$46512$n7094
.sym 154375 csrbank4_tuning_word0_w[0]
.sym 154376 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 154379 csrbank4_tuning_word0_w[1]
.sym 154380 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 154381 $auto$alumacc.cc:474:replace_alu$4486.C[1]
.sym 154383 csrbank4_tuning_word0_w[2]
.sym 154384 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 154385 $auto$alumacc.cc:474:replace_alu$4486.C[2]
.sym 154387 csrbank4_tuning_word0_w[3]
.sym 154388 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 154389 $auto$alumacc.cc:474:replace_alu$4486.C[3]
.sym 154391 csrbank4_tuning_word0_w[4]
.sym 154392 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 154393 $auto$alumacc.cc:474:replace_alu$4486.C[4]
.sym 154395 csrbank4_tuning_word0_w[5]
.sym 154396 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 154397 $auto$alumacc.cc:474:replace_alu$4486.C[5]
.sym 154399 csrbank4_tuning_word0_w[6]
.sym 154400 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 154401 $auto$alumacc.cc:474:replace_alu$4486.C[6]
.sym 154403 csrbank4_tuning_word0_w[7]
.sym 154404 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 154405 $auto$alumacc.cc:474:replace_alu$4486.C[7]
.sym 154407 csrbank4_tuning_word1_w[0]
.sym 154408 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 154409 $auto$alumacc.cc:474:replace_alu$4486.C[8]
.sym 154411 csrbank4_tuning_word1_w[1]
.sym 154412 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 154413 $auto$alumacc.cc:474:replace_alu$4486.C[9]
.sym 154415 csrbank4_tuning_word1_w[2]
.sym 154416 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 154417 $auto$alumacc.cc:474:replace_alu$4486.C[10]
.sym 154419 csrbank4_tuning_word1_w[3]
.sym 154420 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 154421 $auto$alumacc.cc:474:replace_alu$4486.C[11]
.sym 154423 csrbank4_tuning_word1_w[4]
.sym 154424 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 154425 $auto$alumacc.cc:474:replace_alu$4486.C[12]
.sym 154427 csrbank4_tuning_word1_w[5]
.sym 154428 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 154429 $auto$alumacc.cc:474:replace_alu$4486.C[13]
.sym 154431 csrbank4_tuning_word1_w[6]
.sym 154432 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 154433 $auto$alumacc.cc:474:replace_alu$4486.C[14]
.sym 154435 csrbank4_tuning_word1_w[7]
.sym 154436 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 154437 $auto$alumacc.cc:474:replace_alu$4486.C[15]
.sym 154439 csrbank4_tuning_word2_w[0]
.sym 154440 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 154441 $auto$alumacc.cc:474:replace_alu$4486.C[16]
.sym 154443 csrbank4_tuning_word2_w[1]
.sym 154444 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 154445 $auto$alumacc.cc:474:replace_alu$4486.C[17]
.sym 154447 csrbank4_tuning_word2_w[2]
.sym 154448 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 154449 $auto$alumacc.cc:474:replace_alu$4486.C[18]
.sym 154451 csrbank4_tuning_word2_w[3]
.sym 154452 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 154453 $auto$alumacc.cc:474:replace_alu$4486.C[19]
.sym 154455 csrbank4_tuning_word2_w[4]
.sym 154456 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 154457 $auto$alumacc.cc:474:replace_alu$4486.C[20]
.sym 154459 csrbank4_tuning_word2_w[5]
.sym 154460 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 154461 $auto$alumacc.cc:474:replace_alu$4486.C[21]
.sym 154463 csrbank4_tuning_word2_w[6]
.sym 154464 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 154465 $auto$alumacc.cc:474:replace_alu$4486.C[22]
.sym 154467 csrbank4_tuning_word2_w[7]
.sym 154468 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 154469 $auto$alumacc.cc:474:replace_alu$4486.C[23]
.sym 154471 csrbank4_tuning_word3_w[0]
.sym 154472 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 154473 $auto$alumacc.cc:474:replace_alu$4486.C[24]
.sym 154475 csrbank4_tuning_word3_w[1]
.sym 154476 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 154477 $auto$alumacc.cc:474:replace_alu$4486.C[25]
.sym 154479 csrbank4_tuning_word3_w[2]
.sym 154480 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 154481 $auto$alumacc.cc:474:replace_alu$4486.C[26]
.sym 154483 csrbank4_tuning_word3_w[3]
.sym 154484 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 154485 $auto$alumacc.cc:474:replace_alu$4486.C[27]
.sym 154487 csrbank4_tuning_word3_w[4]
.sym 154488 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 154489 $auto$alumacc.cc:474:replace_alu$4486.C[28]
.sym 154491 csrbank4_tuning_word3_w[5]
.sym 154492 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 154493 $auto$alumacc.cc:474:replace_alu$4486.C[29]
.sym 154495 csrbank4_tuning_word3_w[6]
.sym 154496 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 154497 $auto$alumacc.cc:474:replace_alu$4486.C[30]
.sym 154499 csrbank4_tuning_word3_w[7]
.sym 154500 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 154501 $auto$alumacc.cc:474:replace_alu$4486.C[31]
.sym 154505 $nextpnr_ICESTORM_LC_15$I3
.sym 154506 basesoc_uart_phy_tx_busy
.sym 154507 $abc$46512$n7179
.sym 154513 $auto$alumacc.cc:474:replace_alu$4486.C[32]
.sym 154514 spiflash_bus_adr[1]
.sym 154518 csrbank4_tuning_word3_w[5]
.sym 154519 csrbank4_tuning_word1_w[5]
.sym 154520 sram_bus_adr[0]
.sym 154521 sram_bus_adr[1]
.sym 154522 basesoc_uart_phy_tx_busy
.sym 154523 $abc$46512$n7207
.sym 154526 basesoc_uart_phy_tx_busy
.sym 154527 $abc$46512$n7215
.sym 154530 basesoc_uart_phy_tx_busy
.sym 154531 $abc$46512$n7191
.sym 154537 csrbank4_tuning_word3_w[6]
.sym 154538 sram_bus_dat_w[6]
.sym 154542 sram_bus_dat_w[1]
.sym 154550 sram_bus_dat_w[3]
.sym 154554 sram_bus_dat_w[5]
.sym 154565 csrbank4_tuning_word3_w[2]
.sym 154630 lm32_cpu.mc_arithmetic.p[6]
.sym 154631 $abc$46512$n3846
.sym 154632 $abc$46512$n4589
.sym 154633 $abc$46512$n4588
.sym 154634 lm32_cpu.mc_arithmetic.p[4]
.sym 154635 $abc$46512$n5628
.sym 154636 lm32_cpu.mc_arithmetic.b[0]
.sym 154637 $abc$46512$n4513_1
.sym 154638 lm32_cpu.mc_arithmetic.t[5]
.sym 154639 lm32_cpu.mc_arithmetic.p[4]
.sym 154640 lm32_cpu.mc_arithmetic.t[32]
.sym 154641 $abc$46512$n4510
.sym 154645 lm32_cpu.mc_arithmetic.p[0]
.sym 154646 lm32_cpu.mc_arithmetic.a[0]
.sym 154647 $abc$46512$n3767_1
.sym 154648 $abc$46512$n3766_1
.sym 154649 lm32_cpu.mc_arithmetic.p[0]
.sym 154650 lm32_cpu.mc_arithmetic.p[4]
.sym 154651 $abc$46512$n3846
.sym 154652 $abc$46512$n4595
.sym 154653 $abc$46512$n4594
.sym 154654 lm32_cpu.mc_arithmetic.t[1]
.sym 154655 lm32_cpu.mc_arithmetic.p[0]
.sym 154656 lm32_cpu.mc_arithmetic.t[32]
.sym 154657 $abc$46512$n4510
.sym 154658 lm32_cpu.mc_arithmetic.p[1]
.sym 154659 $abc$46512$n3846
.sym 154660 $abc$46512$n4604
.sym 154661 $abc$46512$n4603
.sym 154662 lm32_cpu.mc_arithmetic.t[4]
.sym 154663 lm32_cpu.mc_arithmetic.p[3]
.sym 154664 lm32_cpu.mc_arithmetic.t[32]
.sym 154665 $abc$46512$n4510
.sym 154666 $abc$46512$n3847_1
.sym 154667 lm32_cpu.mc_arithmetic.a[0]
.sym 154670 lm32_cpu.mc_arithmetic.a[3]
.sym 154671 $abc$46512$n3767_1
.sym 154672 $abc$46512$n3766_1
.sym 154673 lm32_cpu.mc_arithmetic.p[3]
.sym 154674 lm32_cpu.mc_arithmetic.t[3]
.sym 154675 lm32_cpu.mc_arithmetic.p[2]
.sym 154676 lm32_cpu.mc_arithmetic.t[32]
.sym 154677 $abc$46512$n4510
.sym 154678 lm32_cpu.mc_arithmetic.a[7]
.sym 154679 lm32_cpu.mc_arithmetic.operand_0_d[7]
.sym 154680 $abc$46512$n3607
.sym 154681 $abc$46512$n3670_1
.sym 154682 lm32_cpu.mc_arithmetic.a[6]
.sym 154683 $abc$46512$n3767_1
.sym 154684 $abc$46512$n3766_1
.sym 154685 lm32_cpu.mc_arithmetic.p[6]
.sym 154686 lm32_cpu.mc_arithmetic.t[7]
.sym 154687 lm32_cpu.mc_arithmetic.p[6]
.sym 154688 lm32_cpu.mc_arithmetic.t[32]
.sym 154689 $abc$46512$n4510
.sym 154690 $abc$46512$n3847_1
.sym 154691 lm32_cpu.mc_arithmetic.a[6]
.sym 154692 $abc$46512$n4346_1
.sym 154694 lm32_cpu.mc_arithmetic.a[11]
.sym 154695 $abc$46512$n3767_1
.sym 154696 $abc$46512$n3766_1
.sym 154697 lm32_cpu.mc_arithmetic.p[11]
.sym 154698 lm32_cpu.mc_arithmetic.t[9]
.sym 154699 lm32_cpu.mc_arithmetic.p[8]
.sym 154700 lm32_cpu.mc_arithmetic.t[32]
.sym 154701 $abc$46512$n4510
.sym 154702 lm32_cpu.mc_arithmetic.p[9]
.sym 154703 $abc$46512$n5638
.sym 154704 lm32_cpu.mc_arithmetic.b[0]
.sym 154705 $abc$46512$n4513_1
.sym 154706 lm32_cpu.mc_arithmetic.p[8]
.sym 154707 $abc$46512$n5636
.sym 154708 lm32_cpu.mc_arithmetic.b[0]
.sym 154709 $abc$46512$n4513_1
.sym 154710 lm32_cpu.mc_arithmetic.a[12]
.sym 154711 lm32_cpu.mc_arithmetic.operand_0_d[12]
.sym 154712 $abc$46512$n3607
.sym 154713 $abc$46512$n3670_1
.sym 154714 lm32_cpu.mc_arithmetic.a[12]
.sym 154715 $abc$46512$n3767_1
.sym 154716 $abc$46512$n3766_1
.sym 154717 lm32_cpu.mc_arithmetic.p[12]
.sym 154718 $abc$46512$n3847_1
.sym 154719 lm32_cpu.mc_arithmetic.a[11]
.sym 154720 $abc$46512$n4245_1
.sym 154722 lm32_cpu.mc_arithmetic.b[14]
.sym 154726 $abc$46512$n3847_1
.sym 154727 lm32_cpu.mc_arithmetic.a[13]
.sym 154728 $abc$46512$n3846
.sym 154729 lm32_cpu.mc_arithmetic.a[14]
.sym 154730 lm32_cpu.mc_arithmetic.t[20]
.sym 154731 lm32_cpu.mc_arithmetic.p[19]
.sym 154732 lm32_cpu.mc_arithmetic.t[32]
.sym 154733 $abc$46512$n4510
.sym 154734 lm32_cpu.mc_arithmetic.t[17]
.sym 154735 lm32_cpu.mc_arithmetic.p[16]
.sym 154736 lm32_cpu.mc_arithmetic.t[32]
.sym 154737 $abc$46512$n4510
.sym 154738 lm32_cpu.mc_arithmetic.p[16]
.sym 154739 $abc$46512$n3846
.sym 154740 $abc$46512$n4559_1
.sym 154741 $abc$46512$n4558_1
.sym 154742 $abc$46512$n3847_1
.sym 154743 lm32_cpu.mc_arithmetic.a[14]
.sym 154746 lm32_cpu.mc_arithmetic.t[18]
.sym 154747 lm32_cpu.mc_arithmetic.p[17]
.sym 154748 lm32_cpu.mc_arithmetic.t[32]
.sym 154749 $abc$46512$n4510
.sym 154750 lm32_cpu.mc_arithmetic.t[15]
.sym 154751 lm32_cpu.mc_arithmetic.p[14]
.sym 154752 lm32_cpu.mc_arithmetic.t[32]
.sym 154753 $abc$46512$n4510
.sym 154754 lm32_cpu.mc_arithmetic.p[9]
.sym 154755 $abc$46512$n3846
.sym 154756 $abc$46512$n4580
.sym 154757 $abc$46512$n4579
.sym 154758 lm32_cpu.mc_arithmetic.p[16]
.sym 154759 $abc$46512$n5652
.sym 154760 lm32_cpu.mc_arithmetic.b[0]
.sym 154761 $abc$46512$n4513_1
.sym 154762 $abc$46512$n3847_1
.sym 154763 lm32_cpu.mc_arithmetic.a[17]
.sym 154764 $abc$46512$n4126
.sym 154766 lm32_cpu.mc_arithmetic.p[22]
.sym 154767 $abc$46512$n5664
.sym 154768 lm32_cpu.mc_arithmetic.b[0]
.sym 154769 $abc$46512$n4513_1
.sym 154770 $abc$46512$n3893
.sym 154771 lm32_cpu.mc_arithmetic.operand_0_d[14]
.sym 154772 $abc$46512$n4204_1
.sym 154774 lm32_cpu.mc_arithmetic.a[0]
.sym 154775 $abc$46512$n3846
.sym 154776 $abc$46512$n4509_1
.sym 154777 $abc$46512$n4490
.sym 154778 lm32_cpu.mc_arithmetic.t[23]
.sym 154779 lm32_cpu.mc_arithmetic.p[22]
.sym 154780 lm32_cpu.mc_arithmetic.t[32]
.sym 154781 $abc$46512$n4510
.sym 154782 lm32_cpu.mc_arithmetic.t[29]
.sym 154783 lm32_cpu.mc_arithmetic.p[28]
.sym 154784 lm32_cpu.mc_arithmetic.t[32]
.sym 154785 $abc$46512$n4510
.sym 154786 lm32_cpu.mc_arithmetic.a[18]
.sym 154787 $abc$46512$n3767_1
.sym 154788 $abc$46512$n3766_1
.sym 154789 lm32_cpu.mc_arithmetic.p[18]
.sym 154793 lm32_cpu.mc_arithmetic.t[26]
.sym 154794 lm32_cpu.mc_arithmetic.p[25]
.sym 154795 $abc$46512$n5670
.sym 154796 lm32_cpu.mc_arithmetic.b[0]
.sym 154797 $abc$46512$n4513_1
.sym 154798 lm32_cpu.mc_arithmetic.p[25]
.sym 154799 $abc$46512$n3846
.sym 154800 $abc$46512$n4532_1
.sym 154801 $abc$46512$n4531_1
.sym 154802 lm32_cpu.mc_arithmetic.t[25]
.sym 154803 lm32_cpu.mc_arithmetic.p[24]
.sym 154804 lm32_cpu.mc_arithmetic.t[32]
.sym 154805 $abc$46512$n4510
.sym 154806 lm32_cpu.mc_arithmetic.p[29]
.sym 154807 $abc$46512$n3846
.sym 154808 $abc$46512$n4520
.sym 154809 $abc$46512$n4519_1
.sym 154810 lm32_cpu.mc_arithmetic.p[29]
.sym 154811 $abc$46512$n5678
.sym 154812 lm32_cpu.mc_arithmetic.b[0]
.sym 154813 $abc$46512$n4513_1
.sym 154814 lm32_cpu.mc_arithmetic.p[24]
.sym 154815 $abc$46512$n5668
.sym 154816 lm32_cpu.mc_arithmetic.b[0]
.sym 154817 $abc$46512$n4513_1
.sym 154818 lm32_cpu.mc_arithmetic.a[21]
.sym 154819 $abc$46512$n3767_1
.sym 154820 $abc$46512$n3766_1
.sym 154821 lm32_cpu.mc_arithmetic.p[21]
.sym 154822 lm32_cpu.mc_arithmetic.a[26]
.sym 154823 $abc$46512$n3767_1
.sym 154824 $abc$46512$n3766_1
.sym 154825 lm32_cpu.mc_arithmetic.p[26]
.sym 154826 $abc$46512$n3847_1
.sym 154827 lm32_cpu.mc_arithmetic.a[20]
.sym 154828 $abc$46512$n4067
.sym 154830 lm32_cpu.mc_arithmetic.a[22]
.sym 154831 $abc$46512$n3767_1
.sym 154832 $abc$46512$n3766_1
.sym 154833 lm32_cpu.mc_arithmetic.p[22]
.sym 154834 lm32_cpu.mc_arithmetic.a[18]
.sym 154835 lm32_cpu.mc_arithmetic.operand_0_d[18]
.sym 154836 $abc$46512$n3607
.sym 154837 $abc$46512$n3670_1
.sym 154838 lm32_cpu.mc_arithmetic.a[23]
.sym 154839 $abc$46512$n3767_1
.sym 154840 $abc$46512$n3766_1
.sym 154841 lm32_cpu.mc_arithmetic.p[23]
.sym 154842 $abc$46512$n3847_1
.sym 154843 lm32_cpu.mc_arithmetic.a[19]
.sym 154844 $abc$46512$n4087
.sym 154846 lm32_cpu.mc_arithmetic.a[21]
.sym 154847 lm32_cpu.mc_arithmetic.operand_0_d[21]
.sym 154848 $abc$46512$n3607
.sym 154849 $abc$46512$n3670_1
.sym 154850 $abc$46512$n3893
.sym 154851 lm32_cpu.mc_arithmetic.operand_0_d[25]
.sym 154854 $abc$46512$n3847_1
.sym 154855 lm32_cpu.mc_arithmetic.a[21]
.sym 154856 $abc$46512$n4049
.sym 154858 $abc$46512$n3847_1
.sym 154859 lm32_cpu.mc_arithmetic.a[22]
.sym 154860 $abc$46512$n4028_1
.sym 154862 $abc$46512$n3764_1
.sym 154863 lm32_cpu.mc_arithmetic.state[2]
.sym 154864 lm32_cpu.mc_arithmetic.sign_extend_x
.sym 154866 lm32_cpu.mc_arithmetic.a[23]
.sym 154867 lm32_cpu.mc_arithmetic.operand_0_d[23]
.sym 154868 $abc$46512$n3607
.sym 154869 $abc$46512$n3670_1
.sym 154870 $abc$46512$n3847_1
.sym 154871 lm32_cpu.mc_arithmetic.a[28]
.sym 154872 $abc$46512$n3846
.sym 154873 lm32_cpu.mc_arithmetic.a[29]
.sym 154874 lm32_cpu.mc_arithmetic.a[26]
.sym 154875 lm32_cpu.mc_arithmetic.operand_0_d[26]
.sym 154876 $abc$46512$n3607
.sym 154877 $abc$46512$n3670_1
.sym 154878 lm32_cpu.mc_arithmetic.a[22]
.sym 154879 lm32_cpu.mc_arithmetic.operand_0_d[22]
.sym 154880 $abc$46512$n3607
.sym 154881 $abc$46512$n3670_1
.sym 154882 $abc$46512$n3847_1
.sym 154883 lm32_cpu.mc_arithmetic.a[26]
.sym 154884 $abc$46512$n3952
.sym 154886 lm32_cpu.sign_extend_d
.sym 154893 lm32_cpu.mc_arithmetic.a[28]
.sym 154897 sram_bus_dat_w[7]
.sym 154901 lm32_cpu.instruction_unit.branch_predict_address_d[14]
.sym 154905 lm32_cpu.instruction_unit.branch_predict_address_d[14]
.sym 154918 lm32_cpu.logic_op_d[3]
.sym 154919 lm32_cpu.sign_extend_d
.sym 154922 lm32_cpu.size_d[1]
.sym 154923 $abc$46512$n3638
.sym 154924 lm32_cpu.size_d[0]
.sym 154925 $abc$46512$n3656
.sym 154926 $abc$46512$n4631
.sym 154927 $abc$46512$n4633
.sym 154928 $abc$46512$n4630
.sym 154930 $abc$46512$n3660_1
.sym 154931 $abc$46512$n4634
.sym 154934 $abc$46512$n3638
.sym 154935 $abc$46512$n3660_1
.sym 154936 $abc$46512$n3661_1
.sym 154938 lm32_cpu.instruction_unit.instruction_d[30]
.sym 154939 $abc$46512$n3638
.sym 154940 $abc$46512$n3892
.sym 154941 $abc$46512$n4925
.sym 154942 $abc$46512$n4631
.sym 154943 $abc$46512$n4633
.sym 154944 $abc$46512$n4924
.sym 154945 $abc$46512$n5501
.sym 154946 $abc$46512$n3656
.sym 154947 $abc$46512$n3892
.sym 154948 lm32_cpu.sign_extend_d
.sym 154950 lm32_cpu.pc_f[8]
.sym 154951 $abc$46512$n6926_1
.sym 154952 $abc$46512$n3891
.sym 154954 lm32_cpu.logic_op_d[3]
.sym 154955 $abc$46512$n3660_1
.sym 154956 lm32_cpu.sign_extend_d
.sym 154958 lm32_cpu.size_d[0]
.sym 154959 lm32_cpu.size_d[1]
.sym 154962 lm32_cpu.branch_target_d[8]
.sym 154963 $abc$46512$n6926_1
.sym 154964 $abc$46512$n5364_1
.sym 154966 lm32_cpu.pc_f[20]
.sym 154967 $abc$46512$n4051
.sym 154968 $abc$46512$n3891
.sym 154970 lm32_cpu.instruction_unit.instruction_d[30]
.sym 154971 lm32_cpu.instruction_unit.instruction_d[31]
.sym 154974 lm32_cpu.pc_d[19]
.sym 154978 $abc$46512$n3607
.sym 154979 $abc$46512$n4630
.sym 154983 lm32_cpu.pc_d[0]
.sym 154984 lm32_cpu.instruction_unit.instruction_d[0]
.sym 154987 lm32_cpu.pc_d[1]
.sym 154988 lm32_cpu.instruction_unit.instruction_d[1]
.sym 154989 $auto$alumacc.cc:474:replace_alu$4507.C[1]
.sym 154991 lm32_cpu.pc_d[2]
.sym 154992 lm32_cpu.instruction_unit.instruction_d[2]
.sym 154993 $auto$alumacc.cc:474:replace_alu$4507.C[2]
.sym 154995 lm32_cpu.pc_d[3]
.sym 154996 lm32_cpu.instruction_unit.instruction_d[3]
.sym 154997 $auto$alumacc.cc:474:replace_alu$4507.C[3]
.sym 154999 lm32_cpu.pc_d[4]
.sym 155000 lm32_cpu.instruction_unit.instruction_d[4]
.sym 155001 $auto$alumacc.cc:474:replace_alu$4507.C[4]
.sym 155003 lm32_cpu.pc_d[5]
.sym 155004 lm32_cpu.instruction_unit.instruction_d[5]
.sym 155005 $auto$alumacc.cc:474:replace_alu$4507.C[5]
.sym 155007 lm32_cpu.pc_d[6]
.sym 155008 lm32_cpu.instruction_unit.instruction_d[6]
.sym 155009 $auto$alumacc.cc:474:replace_alu$4507.C[6]
.sym 155011 lm32_cpu.pc_d[7]
.sym 155012 lm32_cpu.instruction_unit.instruction_d[7]
.sym 155013 $auto$alumacc.cc:474:replace_alu$4507.C[7]
.sym 155015 lm32_cpu.pc_d[8]
.sym 155016 lm32_cpu.instruction_unit.instruction_d[8]
.sym 155017 $auto$alumacc.cc:474:replace_alu$4507.C[8]
.sym 155019 lm32_cpu.pc_d[9]
.sym 155020 lm32_cpu.instruction_unit.instruction_d[9]
.sym 155021 $auto$alumacc.cc:474:replace_alu$4507.C[9]
.sym 155023 lm32_cpu.pc_d[10]
.sym 155024 lm32_cpu.instruction_unit.instruction_d[10]
.sym 155025 $auto$alumacc.cc:474:replace_alu$4507.C[10]
.sym 155027 lm32_cpu.pc_d[11]
.sym 155028 lm32_cpu.instruction_unit.instruction_d[11]
.sym 155029 $auto$alumacc.cc:474:replace_alu$4507.C[11]
.sym 155031 lm32_cpu.pc_d[12]
.sym 155032 lm32_cpu.instruction_unit.instruction_d[12]
.sym 155033 $auto$alumacc.cc:474:replace_alu$4507.C[12]
.sym 155035 lm32_cpu.pc_d[13]
.sym 155036 lm32_cpu.instruction_unit.instruction_d[13]
.sym 155037 $auto$alumacc.cc:474:replace_alu$4507.C[13]
.sym 155039 lm32_cpu.pc_d[14]
.sym 155040 lm32_cpu.instruction_unit.instruction_d[14]
.sym 155041 $auto$alumacc.cc:474:replace_alu$4507.C[14]
.sym 155043 lm32_cpu.pc_d[15]
.sym 155044 lm32_cpu.instruction_unit.instruction_d[15]
.sym 155045 $auto$alumacc.cc:474:replace_alu$4507.C[15]
.sym 155047 lm32_cpu.pc_d[16]
.sym 155048 lm32_cpu.decoder.branch_offset[16]
.sym 155049 $auto$alumacc.cc:474:replace_alu$4507.C[16]
.sym 155051 lm32_cpu.pc_d[17]
.sym 155052 lm32_cpu.decoder.branch_offset[17]
.sym 155053 $auto$alumacc.cc:474:replace_alu$4507.C[17]
.sym 155055 lm32_cpu.pc_d[18]
.sym 155056 lm32_cpu.decoder.branch_offset[18]
.sym 155057 $auto$alumacc.cc:474:replace_alu$4507.C[18]
.sym 155059 lm32_cpu.pc_d[19]
.sym 155060 lm32_cpu.decoder.branch_offset[19]
.sym 155061 $auto$alumacc.cc:474:replace_alu$4507.C[19]
.sym 155063 lm32_cpu.pc_d[20]
.sym 155064 lm32_cpu.decoder.branch_offset[20]
.sym 155065 $auto$alumacc.cc:474:replace_alu$4507.C[20]
.sym 155067 lm32_cpu.pc_d[21]
.sym 155068 lm32_cpu.decoder.branch_offset[21]
.sym 155069 $auto$alumacc.cc:474:replace_alu$4507.C[21]
.sym 155071 lm32_cpu.pc_d[22]
.sym 155072 lm32_cpu.decoder.branch_offset[22]
.sym 155073 $auto$alumacc.cc:474:replace_alu$4507.C[22]
.sym 155075 lm32_cpu.pc_d[23]
.sym 155076 lm32_cpu.decoder.branch_offset[23]
.sym 155077 $auto$alumacc.cc:474:replace_alu$4507.C[23]
.sym 155079 lm32_cpu.pc_d[24]
.sym 155080 lm32_cpu.decoder.branch_offset[24]
.sym 155081 $auto$alumacc.cc:474:replace_alu$4507.C[24]
.sym 155083 lm32_cpu.pc_d[25]
.sym 155084 lm32_cpu.decoder.branch_offset[29]
.sym 155085 $auto$alumacc.cc:474:replace_alu$4507.C[25]
.sym 155087 lm32_cpu.pc_d[26]
.sym 155088 lm32_cpu.decoder.branch_offset[29]
.sym 155089 $auto$alumacc.cc:474:replace_alu$4507.C[26]
.sym 155091 lm32_cpu.pc_d[27]
.sym 155092 lm32_cpu.decoder.branch_offset[29]
.sym 155093 $auto$alumacc.cc:474:replace_alu$4507.C[27]
.sym 155095 lm32_cpu.pc_d[28]
.sym 155096 lm32_cpu.decoder.branch_offset[29]
.sym 155097 $auto$alumacc.cc:474:replace_alu$4507.C[28]
.sym 155101 $nextpnr_ICESTORM_LC_28$I3
.sym 155102 $abc$46512$n5334
.sym 155103 lm32_cpu.branch_target_x[3]
.sym 155104 $abc$46512$n5252
.sym 155106 $abc$46512$n5336
.sym 155107 lm32_cpu.branch_target_x[4]
.sym 155108 $abc$46512$n5252
.sym 155110 lm32_cpu.pc_d[25]
.sym 155114 lm32_cpu.branch_target_d[2]
.sym 155115 $abc$46512$n4409_1
.sym 155116 $abc$46512$n5364_1
.sym 155118 lm32_cpu.branch_target_d[3]
.sym 155119 $abc$46512$n4389_1
.sym 155120 $abc$46512$n5364_1
.sym 155122 lm32_cpu.pc_d[26]
.sym 155126 lm32_cpu.pc_d[28]
.sym 155130 lm32_cpu.pc_d[10]
.sym 155134 lm32_cpu.instruction_unit.icache.branch_predict_taken_d
.sym 155138 lm32_cpu.pc_d[27]
.sym 155142 lm32_cpu.operand_m[7]
.sym 155146 lm32_cpu.mc_arithmetic.divide_by_zero_x
.sym 155147 $abc$46512$n3613
.sym 155148 $abc$46512$n5254
.sym 155150 lm32_cpu.operand_m[8]
.sym 155154 lm32_cpu.bus_error_x
.sym 155155 lm32_cpu.valid_x
.sym 155156 lm32_cpu.data_bus_error_seen
.sym 155158 lm32_cpu.valid_x
.sym 155159 lm32_cpu.bus_error_x
.sym 155160 lm32_cpu.mc_arithmetic.divide_by_zero_x
.sym 155161 lm32_cpu.data_bus_error_seen
.sym 155162 lm32_cpu.data_bus_error_seen
.sym 155163 lm32_cpu.valid_x
.sym 155164 lm32_cpu.bus_error_x
.sym 155169 lm32_cpu.instruction_unit.instruction_d[31]
.sym 155170 $abc$46512$n3621
.sym 155171 $abc$46512$n3610
.sym 155174 lm32_cpu.operand_m[16]
.sym 155178 lm32_cpu.instruction_unit.i_adr_o[15]
.sym 155179 lm32_cpu.load_store_unit.d_adr_o[15]
.sym 155180 grant
.sym 155182 lm32_cpu.operand_m[15]
.sym 155186 lm32_cpu.operand_m[11]
.sym 155190 lm32_cpu.operand_m[30]
.sym 155194 lm32_cpu.instruction_unit.i_adr_o[14]
.sym 155195 lm32_cpu.load_store_unit.d_adr_o[14]
.sym 155196 grant
.sym 155198 lm32_cpu.operand_m[19]
.sym 155202 lm32_cpu.operand_m[14]
.sym 155214 lm32_cpu.data_bus_error_seen
.sym 155221 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 155222 $abc$46512$n5252
.sym 155223 lm32_cpu.branch_target_x[2]
.sym 155233 lm32_cpu.instruction_unit.branch_predict_address_d[21]
.sym 155238 lm32_cpu.instruction_unit.i_adr_o[11]
.sym 155239 lm32_cpu.load_store_unit.d_adr_o[11]
.sym 155240 grant
.sym 155242 $abc$46512$n5167_1
.sym 155243 spiflash_sr[8]
.sym 155246 $abc$46512$n5161_1
.sym 155247 spiflash_sr[23]
.sym 155248 $abc$46512$n5681
.sym 155249 $abc$46512$n5167_1
.sym 155250 $abc$46512$n5161_1
.sym 155251 spiflash_sr[29]
.sym 155252 $abc$46512$n5693
.sym 155253 $abc$46512$n5167_1
.sym 155257 $abc$46512$n2528
.sym 155258 lm32_cpu.instruction_unit.i_adr_o[16]
.sym 155259 lm32_cpu.load_store_unit.d_adr_o[16]
.sym 155260 grant
.sym 155270 lm32_cpu.load_store_unit.exception_m
.sym 155271 $abc$46512$n6035
.sym 155281 $abc$46512$n7976
.sym 155286 $PACKER_GND_NET
.sym 155313 $abc$46512$n2713
.sym 155322 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 155330 $abc$46512$n3372
.sym 155335 $PACKER_VCC_NET_$glb_clk
.sym 155336 basesoc_uart_tx_fifo_level[0]
.sym 155340 basesoc_uart_tx_fifo_level[4]
.sym 155341 $auto$alumacc.cc:474:replace_alu$4513.C[4]
.sym 155343 basesoc_uart_tx_fifo_level[0]
.sym 155345 $PACKER_VCC_NET_$glb_clk
.sym 155347 basesoc_uart_tx_fifo_level[4]
.sym 155348 $PACKER_VCC_NET_$glb_clk
.sym 155349 $auto$alumacc.cc:474:replace_alu$4492.C[4]
.sym 155350 $abc$46512$n7026
.sym 155351 $abc$46512$n7027
.sym 155352 $abc$46512$n5097
.sym 155354 $abc$46512$n7029
.sym 155355 $abc$46512$n7030
.sym 155356 $abc$46512$n5097
.sym 155358 $abc$46512$n7035
.sym 155359 $abc$46512$n7036
.sym 155360 $abc$46512$n5097
.sym 155362 sys_rst
.sym 155363 $abc$46512$n5097
.sym 155364 $abc$46512$n5098
.sym 155367 basesoc_uart_tx_fifo_level[0]
.sym 155372 basesoc_uart_tx_fifo_level[1]
.sym 155376 basesoc_uart_tx_fifo_level[2]
.sym 155377 $auto$alumacc.cc:474:replace_alu$4513.C[2]
.sym 155380 basesoc_uart_tx_fifo_level[3]
.sym 155381 $auto$alumacc.cc:474:replace_alu$4513.C[3]
.sym 155385 $nextpnr_ICESTORM_LC_32$I3
.sym 155386 sys_rst
.sym 155387 $abc$46512$n5097
.sym 155388 basesoc_uart_tx_fifo_level[0]
.sym 155389 $abc$46512$n5098
.sym 155390 basesoc_uart_tx_fifo_level[0]
.sym 155391 basesoc_uart_tx_fifo_level[1]
.sym 155392 basesoc_uart_tx_fifo_level[2]
.sym 155393 basesoc_uart_tx_fifo_level[3]
.sym 155394 basesoc_uart_tx_fifo_level[1]
.sym 155398 basesoc_uart_phy_rx_busy
.sym 155399 $abc$46512$n7084
.sym 155402 basesoc_uart_phy_rx_busy
.sym 155403 $abc$46512$n7090
.sym 155406 basesoc_uart_phy_rx_busy
.sym 155407 $abc$46512$n7110
.sym 155410 basesoc_uart_phy_rx_busy
.sym 155411 $abc$46512$n7098
.sym 155414 basesoc_uart_phy_rx_busy
.sym 155415 $abc$46512$n7100
.sym 155418 $abc$46512$n5069_1
.sym 155419 basesoc_uart_tx_fifo_level[4]
.sym 155422 basesoc_uart_phy_rx_busy
.sym 155423 $abc$46512$n7104
.sym 155427 csrbank4_tuning_word0_w[0]
.sym 155428 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 155430 basesoc_uart_phy_rx_busy
.sym 155431 $abc$46512$n7106
.sym 155434 basesoc_uart_phy_rx_busy
.sym 155435 $abc$46512$n7102
.sym 155438 basesoc_uart_phy_rx_busy
.sym 155439 $abc$46512$n7116
.sym 155442 basesoc_uart_phy_rx_busy
.sym 155443 $abc$46512$n7128
.sym 155446 basesoc_uart_phy_rx_busy
.sym 155447 $abc$46512$n7124
.sym 155450 basesoc_uart_phy_rx_busy
.sym 155451 $abc$46512$n7122
.sym 155454 basesoc_uart_phy_rx_busy
.sym 155455 $abc$46512$n7112
.sym 155458 $abc$46512$n5783_1
.sym 155459 $abc$46512$n5782_1
.sym 155460 $abc$46512$n5061_1
.sym 155463 csrbank4_tuning_word0_w[0]
.sym 155464 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 155467 csrbank4_tuning_word0_w[1]
.sym 155468 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 155469 $auto$alumacc.cc:474:replace_alu$4480.C[1]
.sym 155471 csrbank4_tuning_word0_w[2]
.sym 155472 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 155473 $auto$alumacc.cc:474:replace_alu$4480.C[2]
.sym 155475 csrbank4_tuning_word0_w[3]
.sym 155476 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 155477 $auto$alumacc.cc:474:replace_alu$4480.C[3]
.sym 155479 csrbank4_tuning_word0_w[4]
.sym 155480 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 155481 $auto$alumacc.cc:474:replace_alu$4480.C[4]
.sym 155483 csrbank4_tuning_word0_w[5]
.sym 155484 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 155485 $auto$alumacc.cc:474:replace_alu$4480.C[5]
.sym 155487 csrbank4_tuning_word0_w[6]
.sym 155488 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 155489 $auto$alumacc.cc:474:replace_alu$4480.C[6]
.sym 155491 csrbank4_tuning_word0_w[7]
.sym 155492 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 155493 $auto$alumacc.cc:474:replace_alu$4480.C[7]
.sym 155495 csrbank4_tuning_word1_w[0]
.sym 155496 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 155497 $auto$alumacc.cc:474:replace_alu$4480.C[8]
.sym 155499 csrbank4_tuning_word1_w[1]
.sym 155500 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 155501 $auto$alumacc.cc:474:replace_alu$4480.C[9]
.sym 155503 csrbank4_tuning_word1_w[2]
.sym 155504 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 155505 $auto$alumacc.cc:474:replace_alu$4480.C[10]
.sym 155507 csrbank4_tuning_word1_w[3]
.sym 155508 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 155509 $auto$alumacc.cc:474:replace_alu$4480.C[11]
.sym 155511 csrbank4_tuning_word1_w[4]
.sym 155512 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 155513 $auto$alumacc.cc:474:replace_alu$4480.C[12]
.sym 155515 csrbank4_tuning_word1_w[5]
.sym 155516 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 155517 $auto$alumacc.cc:474:replace_alu$4480.C[13]
.sym 155519 csrbank4_tuning_word1_w[6]
.sym 155520 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 155521 $auto$alumacc.cc:474:replace_alu$4480.C[14]
.sym 155523 csrbank4_tuning_word1_w[7]
.sym 155524 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 155525 $auto$alumacc.cc:474:replace_alu$4480.C[15]
.sym 155527 csrbank4_tuning_word2_w[0]
.sym 155528 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 155529 $auto$alumacc.cc:474:replace_alu$4480.C[16]
.sym 155531 csrbank4_tuning_word2_w[1]
.sym 155532 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 155533 $auto$alumacc.cc:474:replace_alu$4480.C[17]
.sym 155535 csrbank4_tuning_word2_w[2]
.sym 155536 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 155537 $auto$alumacc.cc:474:replace_alu$4480.C[18]
.sym 155539 csrbank4_tuning_word2_w[3]
.sym 155540 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 155541 $auto$alumacc.cc:474:replace_alu$4480.C[19]
.sym 155543 csrbank4_tuning_word2_w[4]
.sym 155544 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 155545 $auto$alumacc.cc:474:replace_alu$4480.C[20]
.sym 155547 csrbank4_tuning_word2_w[5]
.sym 155548 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 155549 $auto$alumacc.cc:474:replace_alu$4480.C[21]
.sym 155551 csrbank4_tuning_word2_w[6]
.sym 155552 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 155553 $auto$alumacc.cc:474:replace_alu$4480.C[22]
.sym 155555 csrbank4_tuning_word2_w[7]
.sym 155556 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 155557 $auto$alumacc.cc:474:replace_alu$4480.C[23]
.sym 155559 csrbank4_tuning_word3_w[0]
.sym 155560 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 155561 $auto$alumacc.cc:474:replace_alu$4480.C[24]
.sym 155563 csrbank4_tuning_word3_w[1]
.sym 155564 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 155565 $auto$alumacc.cc:474:replace_alu$4480.C[25]
.sym 155567 csrbank4_tuning_word3_w[2]
.sym 155568 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 155569 $auto$alumacc.cc:474:replace_alu$4480.C[26]
.sym 155571 csrbank4_tuning_word3_w[3]
.sym 155572 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 155573 $auto$alumacc.cc:474:replace_alu$4480.C[27]
.sym 155575 csrbank4_tuning_word3_w[4]
.sym 155576 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 155577 $auto$alumacc.cc:474:replace_alu$4480.C[28]
.sym 155579 csrbank4_tuning_word3_w[5]
.sym 155580 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 155581 $auto$alumacc.cc:474:replace_alu$4480.C[29]
.sym 155583 csrbank4_tuning_word3_w[6]
.sym 155584 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 155585 $auto$alumacc.cc:474:replace_alu$4480.C[30]
.sym 155587 csrbank4_tuning_word3_w[7]
.sym 155588 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 155589 $auto$alumacc.cc:474:replace_alu$4480.C[31]
.sym 155593 $nextpnr_ICESTORM_LC_12$I3
.sym 155594 basesoc_uart_phy_tx_busy
.sym 155595 $abc$46512$n7227
.sym 155598 basesoc_uart_phy_tx_busy
.sym 155599 $abc$46512$n7225
.sym 155602 basesoc_uart_phy_tx_busy
.sym 155603 $abc$46512$n7235
.sym 155606 basesoc_uart_phy_tx_busy
.sym 155607 $abc$46512$n7231
.sym 155614 basesoc_uart_phy_tx_busy
.sym 155615 $abc$46512$n7233
.sym 155618 basesoc_uart_phy_tx_busy
.sym 155619 $abc$46512$n7229
.sym 155654 lm32_cpu.mc_arithmetic.p[1]
.sym 155655 $abc$46512$n5622
.sym 155656 lm32_cpu.mc_arithmetic.b[0]
.sym 155657 $abc$46512$n4513_1
.sym 155658 lm32_cpu.mc_arithmetic.p[0]
.sym 155659 $abc$46512$n5620
.sym 155660 lm32_cpu.mc_arithmetic.b[0]
.sym 155661 $abc$46512$n4513_1
.sym 155662 lm32_cpu.mc_arithmetic.p[6]
.sym 155663 $abc$46512$n5632
.sym 155664 lm32_cpu.mc_arithmetic.b[0]
.sym 155665 $abc$46512$n4513_1
.sym 155666 lm32_cpu.mc_arithmetic.p[2]
.sym 155667 $abc$46512$n5624
.sym 155668 lm32_cpu.mc_arithmetic.b[0]
.sym 155669 $abc$46512$n4513_1
.sym 155670 lm32_cpu.mc_arithmetic.p[0]
.sym 155671 $abc$46512$n3846
.sym 155672 $abc$46512$n4607
.sym 155673 $abc$46512$n4606
.sym 155674 lm32_cpu.mc_arithmetic.p[5]
.sym 155675 $abc$46512$n5630
.sym 155676 lm32_cpu.mc_arithmetic.b[0]
.sym 155677 $abc$46512$n4513_1
.sym 155678 lm32_cpu.mc_arithmetic.p[5]
.sym 155679 $abc$46512$n3846
.sym 155680 $abc$46512$n4592
.sym 155681 $abc$46512$n4591
.sym 155683 lm32_cpu.mc_arithmetic.p[0]
.sym 155684 lm32_cpu.mc_arithmetic.a[0]
.sym 155689 $abc$46512$n5636
.sym 155690 lm32_cpu.mc_arithmetic.p[7]
.sym 155691 $abc$46512$n3846
.sym 155692 $abc$46512$n4586
.sym 155693 $abc$46512$n4585
.sym 155694 lm32_cpu.mc_arithmetic.p[3]
.sym 155695 $abc$46512$n5626
.sym 155696 lm32_cpu.mc_arithmetic.b[0]
.sym 155697 $abc$46512$n4513_1
.sym 155698 $abc$46512$n3847_1
.sym 155699 lm32_cpu.mc_arithmetic.a[3]
.sym 155700 $abc$46512$n3846
.sym 155701 lm32_cpu.mc_arithmetic.a[4]
.sym 155702 lm32_cpu.mc_arithmetic.p[14]
.sym 155703 $abc$46512$n3846
.sym 155704 $abc$46512$n4565_1
.sym 155705 $abc$46512$n4564
.sym 155706 lm32_cpu.mc_arithmetic.p[14]
.sym 155707 $abc$46512$n5648
.sym 155708 lm32_cpu.mc_arithmetic.b[0]
.sym 155709 $abc$46512$n4513_1
.sym 155710 lm32_cpu.mc_arithmetic.p[7]
.sym 155711 $abc$46512$n5634
.sym 155712 lm32_cpu.mc_arithmetic.b[0]
.sym 155713 $abc$46512$n4513_1
.sym 155714 lm32_cpu.mc_arithmetic.p[3]
.sym 155715 $abc$46512$n3846
.sym 155716 $abc$46512$n4598
.sym 155717 $abc$46512$n4597
.sym 155719 lm32_cpu.mc_arithmetic.p[0]
.sym 155720 lm32_cpu.mc_arithmetic.a[0]
.sym 155723 lm32_cpu.mc_arithmetic.p[1]
.sym 155724 lm32_cpu.mc_arithmetic.a[1]
.sym 155725 $auto$alumacc.cc:474:replace_alu$4540.C[1]
.sym 155727 lm32_cpu.mc_arithmetic.p[2]
.sym 155728 lm32_cpu.mc_arithmetic.a[2]
.sym 155729 $auto$alumacc.cc:474:replace_alu$4540.C[2]
.sym 155731 lm32_cpu.mc_arithmetic.p[3]
.sym 155732 lm32_cpu.mc_arithmetic.a[3]
.sym 155733 $auto$alumacc.cc:474:replace_alu$4540.C[3]
.sym 155735 lm32_cpu.mc_arithmetic.p[4]
.sym 155736 lm32_cpu.mc_arithmetic.a[4]
.sym 155737 $auto$alumacc.cc:474:replace_alu$4540.C[4]
.sym 155739 lm32_cpu.mc_arithmetic.p[5]
.sym 155740 lm32_cpu.mc_arithmetic.a[5]
.sym 155741 $auto$alumacc.cc:474:replace_alu$4540.C[5]
.sym 155743 lm32_cpu.mc_arithmetic.p[6]
.sym 155744 lm32_cpu.mc_arithmetic.a[6]
.sym 155745 $auto$alumacc.cc:474:replace_alu$4540.C[6]
.sym 155747 lm32_cpu.mc_arithmetic.p[7]
.sym 155748 lm32_cpu.mc_arithmetic.a[7]
.sym 155749 $auto$alumacc.cc:474:replace_alu$4540.C[7]
.sym 155751 lm32_cpu.mc_arithmetic.p[8]
.sym 155752 lm32_cpu.mc_arithmetic.a[8]
.sym 155753 $auto$alumacc.cc:474:replace_alu$4540.C[8]
.sym 155755 lm32_cpu.mc_arithmetic.p[9]
.sym 155756 lm32_cpu.mc_arithmetic.a[9]
.sym 155757 $auto$alumacc.cc:474:replace_alu$4540.C[9]
.sym 155759 lm32_cpu.mc_arithmetic.p[10]
.sym 155760 lm32_cpu.mc_arithmetic.a[10]
.sym 155761 $auto$alumacc.cc:474:replace_alu$4540.C[10]
.sym 155763 lm32_cpu.mc_arithmetic.p[11]
.sym 155764 lm32_cpu.mc_arithmetic.a[11]
.sym 155765 $auto$alumacc.cc:474:replace_alu$4540.C[11]
.sym 155767 lm32_cpu.mc_arithmetic.p[12]
.sym 155768 lm32_cpu.mc_arithmetic.a[12]
.sym 155769 $auto$alumacc.cc:474:replace_alu$4540.C[12]
.sym 155771 lm32_cpu.mc_arithmetic.p[13]
.sym 155772 lm32_cpu.mc_arithmetic.a[13]
.sym 155773 $auto$alumacc.cc:474:replace_alu$4540.C[13]
.sym 155775 lm32_cpu.mc_arithmetic.p[14]
.sym 155776 lm32_cpu.mc_arithmetic.a[14]
.sym 155777 $auto$alumacc.cc:474:replace_alu$4540.C[14]
.sym 155779 lm32_cpu.mc_arithmetic.p[15]
.sym 155780 lm32_cpu.mc_arithmetic.a[15]
.sym 155781 $auto$alumacc.cc:474:replace_alu$4540.C[15]
.sym 155783 lm32_cpu.mc_arithmetic.p[16]
.sym 155784 lm32_cpu.mc_arithmetic.a[16]
.sym 155785 $auto$alumacc.cc:474:replace_alu$4540.C[16]
.sym 155787 lm32_cpu.mc_arithmetic.p[17]
.sym 155788 lm32_cpu.mc_arithmetic.a[17]
.sym 155789 $auto$alumacc.cc:474:replace_alu$4540.C[17]
.sym 155791 lm32_cpu.mc_arithmetic.p[18]
.sym 155792 lm32_cpu.mc_arithmetic.a[18]
.sym 155793 $auto$alumacc.cc:474:replace_alu$4540.C[18]
.sym 155795 lm32_cpu.mc_arithmetic.p[19]
.sym 155796 lm32_cpu.mc_arithmetic.a[19]
.sym 155797 $auto$alumacc.cc:474:replace_alu$4540.C[19]
.sym 155799 lm32_cpu.mc_arithmetic.p[20]
.sym 155800 lm32_cpu.mc_arithmetic.a[20]
.sym 155801 $auto$alumacc.cc:474:replace_alu$4540.C[20]
.sym 155803 lm32_cpu.mc_arithmetic.p[21]
.sym 155804 lm32_cpu.mc_arithmetic.a[21]
.sym 155805 $auto$alumacc.cc:474:replace_alu$4540.C[21]
.sym 155807 lm32_cpu.mc_arithmetic.p[22]
.sym 155808 lm32_cpu.mc_arithmetic.a[22]
.sym 155809 $auto$alumacc.cc:474:replace_alu$4540.C[22]
.sym 155811 lm32_cpu.mc_arithmetic.p[23]
.sym 155812 lm32_cpu.mc_arithmetic.a[23]
.sym 155813 $auto$alumacc.cc:474:replace_alu$4540.C[23]
.sym 155815 lm32_cpu.mc_arithmetic.p[24]
.sym 155816 lm32_cpu.mc_arithmetic.a[24]
.sym 155817 $auto$alumacc.cc:474:replace_alu$4540.C[24]
.sym 155819 lm32_cpu.mc_arithmetic.p[25]
.sym 155820 lm32_cpu.mc_arithmetic.a[25]
.sym 155821 $auto$alumacc.cc:474:replace_alu$4540.C[25]
.sym 155823 lm32_cpu.mc_arithmetic.p[26]
.sym 155824 lm32_cpu.mc_arithmetic.a[26]
.sym 155825 $auto$alumacc.cc:474:replace_alu$4540.C[26]
.sym 155827 lm32_cpu.mc_arithmetic.p[27]
.sym 155828 lm32_cpu.mc_arithmetic.a[27]
.sym 155829 $auto$alumacc.cc:474:replace_alu$4540.C[27]
.sym 155831 lm32_cpu.mc_arithmetic.p[28]
.sym 155832 lm32_cpu.mc_arithmetic.a[28]
.sym 155833 $auto$alumacc.cc:474:replace_alu$4540.C[28]
.sym 155835 lm32_cpu.mc_arithmetic.p[29]
.sym 155836 lm32_cpu.mc_arithmetic.a[29]
.sym 155837 $auto$alumacc.cc:474:replace_alu$4540.C[29]
.sym 155839 lm32_cpu.mc_arithmetic.p[30]
.sym 155840 lm32_cpu.mc_arithmetic.a[30]
.sym 155841 $auto$alumacc.cc:474:replace_alu$4540.C[30]
.sym 155845 $nextpnr_ICESTORM_LC_45$I3
.sym 155846 $abc$46512$n3847_1
.sym 155847 lm32_cpu.mc_arithmetic.a[24]
.sym 155850 lm32_cpu.mc_arithmetic.a[24]
.sym 155851 $abc$46512$n3767_1
.sym 155852 $abc$46512$n3766_1
.sym 155853 lm32_cpu.mc_arithmetic.p[24]
.sym 155854 $abc$46512$n3847_1
.sym 155855 lm32_cpu.mc_arithmetic.a[18]
.sym 155856 $abc$46512$n3846
.sym 155857 lm32_cpu.mc_arithmetic.a[19]
.sym 155858 lm32_cpu.mc_arithmetic.a[25]
.sym 155859 $abc$46512$n3846
.sym 155860 $abc$46512$n4008_1
.sym 155861 $abc$46512$n3991
.sym 155862 $abc$46512$n3893
.sym 155863 lm32_cpu.mc_arithmetic.operand_0_d[19]
.sym 155864 $abc$46512$n4108
.sym 155866 lm32_cpu.mc_arithmetic.t[26]
.sym 155867 lm32_cpu.mc_arithmetic.p[25]
.sym 155868 lm32_cpu.mc_arithmetic.t[32]
.sym 155869 $abc$46512$n4510
.sym 155870 lm32_cpu.mc_arithmetic.a[25]
.sym 155871 $abc$46512$n3767_1
.sym 155872 $abc$46512$n3766_1
.sym 155873 lm32_cpu.mc_arithmetic.p[25]
.sym 155874 $abc$46512$n3847_1
.sym 155875 lm32_cpu.mc_arithmetic.a[25]
.sym 155876 $abc$46512$n3971_1
.sym 155889 $abc$46512$n2533
.sym 155890 $abc$46512$n3847_1
.sym 155891 lm32_cpu.mc_arithmetic.a[23]
.sym 155892 $abc$46512$n4010_1
.sym 155897 lm32_cpu.load_store_unit.store_data_x[9]
.sym 155898 lm32_cpu.mc_arithmetic.a[24]
.sym 155899 lm32_cpu.mc_arithmetic.operand_0_d[24]
.sym 155900 $abc$46512$n3607
.sym 155901 $abc$46512$n3670_1
.sym 155905 lm32_cpu.load_store_unit.store_data_x[9]
.sym 155913 spiflash_bus_adr[6]
.sym 155914 lm32_cpu.load_store_unit.store_data_m[29]
.sym 155921 spiflash_bus_adr[6]
.sym 155925 spiflash_bus_adr[6]
.sym 155929 lm32_cpu.pc_f[26]
.sym 155933 lm32_cpu.branch_target_x[8]
.sym 155942 $abc$46512$n4631
.sym 155943 $abc$46512$n5501
.sym 155944 $abc$46512$n4630
.sym 155949 $abc$46512$n5689
.sym 155950 $abc$46512$n4924
.sym 155951 $abc$46512$n4925
.sym 155952 $abc$46512$n4630
.sym 155954 sram_bus_dat_w[7]
.sym 155958 $abc$46512$n4632
.sym 155959 lm32_cpu.instruction_unit.instruction_d[30]
.sym 155962 lm32_cpu.logic_op_d[3]
.sym 155963 lm32_cpu.size_d[1]
.sym 155964 lm32_cpu.sign_extend_d
.sym 155965 lm32_cpu.size_d[0]
.sym 155966 sram_bus_dat_w[3]
.sym 155973 lm32_cpu.pc_d[0]
.sym 155974 $abc$46512$n4623
.sym 155975 lm32_cpu.instruction_unit.instruction_d[30]
.sym 155976 lm32_cpu.logic_op_d[3]
.sym 155978 lm32_cpu.instruction_unit.instruction_d[30]
.sym 155979 lm32_cpu.instruction_unit.instruction_d[31]
.sym 155982 lm32_cpu.size_d[0]
.sym 155983 lm32_cpu.size_d[1]
.sym 155986 $abc$46512$n3607
.sym 155987 $abc$46512$n4630
.sym 155988 $abc$46512$n4967
.sym 155990 shared_dat_r[26]
.sym 155994 lm32_cpu.size_d[0]
.sym 155995 lm32_cpu.sign_extend_d
.sym 155996 lm32_cpu.size_d[1]
.sym 155998 lm32_cpu.sign_extend_d
.sym 155999 $abc$46512$n3637
.sym 156000 lm32_cpu.logic_op_d[3]
.sym 156001 $abc$46512$n3656
.sym 156002 lm32_cpu.pc_f[9]
.sym 156003 $abc$46512$n6918_1
.sym 156004 $abc$46512$n3891
.sym 156006 $abc$46512$n4623
.sym 156007 $abc$46512$n4624
.sym 156008 $abc$46512$n4622
.sym 156010 lm32_cpu.instruction_unit.instruction_d[31]
.sym 156011 lm32_cpu.logic_op_d[3]
.sym 156012 lm32_cpu.instruction_unit.instruction_d[30]
.sym 156014 lm32_cpu.instruction_unit.i_adr_o[13]
.sym 156015 lm32_cpu.load_store_unit.d_adr_o[13]
.sym 156016 grant
.sym 156018 lm32_cpu.operand_m[13]
.sym 156022 storage_1[1][2]
.sym 156023 storage_1[5][2]
.sym 156024 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 156025 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 156026 lm32_cpu.pc_f[22]
.sym 156027 $abc$46512$n4012_1
.sym 156028 $abc$46512$n3891
.sym 156030 lm32_cpu.instruction_unit.instruction_d[15]
.sym 156031 $abc$46512$n4622
.sym 156032 lm32_cpu.branch_predict_d
.sym 156034 lm32_cpu.operand_m[23]
.sym 156038 lm32_cpu.pc_f[11]
.sym 156042 lm32_cpu.pc_f[2]
.sym 156046 lm32_cpu.pc_f[12]
.sym 156050 lm32_cpu.pc_f[3]
.sym 156054 lm32_cpu.pc_f[8]
.sym 156058 lm32_cpu.pc_f[0]
.sym 156062 lm32_cpu.pc_f[7]
.sym 156067 lm32_cpu.pc_d[0]
.sym 156068 lm32_cpu.instruction_unit.instruction_d[0]
.sym 156073 lm32_cpu.instruction_unit.branch_predict_address_d[16]
.sym 156077 lm32_cpu.instruction_unit.branch_predict_address_d[20]
.sym 156081 lm32_cpu.instruction_unit.branch_predict_address_d[19]
.sym 156082 lm32_cpu.pc_f[2]
.sym 156083 $abc$46512$n4409_1
.sym 156084 $abc$46512$n3891
.sym 156089 lm32_cpu.pc_d[11]
.sym 156090 lm32_cpu.pc_d[2]
.sym 156094 lm32_cpu.pc_d[18]
.sym 156098 lm32_cpu.pc_d[12]
.sym 156102 lm32_cpu.pc_f[26]
.sym 156106 lm32_cpu.pc_f[17]
.sym 156110 lm32_cpu.instruction_unit.branch_target_m[4]
.sym 156111 lm32_cpu.pc_x[4]
.sym 156112 $abc$46512$n5183_1
.sym 156114 $abc$46512$n5406
.sym 156115 $abc$46512$n5408
.sym 156116 $abc$46512$n3609
.sym 156118 lm32_cpu.pc_f[24]
.sym 156122 lm32_cpu.instruction_unit.branch_target_m[10]
.sym 156123 lm32_cpu.pc_x[10]
.sym 156124 $abc$46512$n5183_1
.sym 156126 $abc$46512$n5446
.sym 156127 $abc$46512$n5448
.sym 156128 $abc$46512$n3609
.sym 156130 lm32_cpu.pc_f[19]
.sym 156134 $abc$46512$n5479_1
.sym 156135 lm32_cpu.instruction_unit.branch_predict_address_d[28]
.sym 156136 $abc$46512$n4964
.sym 156138 lm32_cpu.pc_f[28]
.sym 156142 $abc$46512$n5474
.sym 156143 $abc$46512$n5476
.sym 156144 $abc$46512$n3609
.sym 156146 $abc$46512$n5475_1
.sym 156147 lm32_cpu.instruction_unit.branch_predict_address_d[27]
.sym 156148 $abc$46512$n4964
.sym 156150 lm32_cpu.pc_f[25]
.sym 156154 $abc$46512$n7556
.sym 156155 $abc$46512$n7557
.sym 156156 $abc$46512$n6303
.sym 156157 $abc$46512$n7150_1
.sym 156158 lm32_cpu.pc_f[27]
.sym 156162 $abc$46512$n5478
.sym 156163 $abc$46512$n5480
.sym 156164 $abc$46512$n3609
.sym 156166 lm32_cpu.pc_d[3]
.sym 156170 lm32_cpu.instruction_unit.branch_target_m[3]
.sym 156171 lm32_cpu.pc_x[3]
.sym 156172 $abc$46512$n5183_1
.sym 156178 lm32_cpu.pc_d[4]
.sym 156182 lm32_cpu.instruction_unit.i_adr_o[22]
.sym 156183 lm32_cpu.load_store_unit.d_adr_o[22]
.sym 156184 grant
.sym 156186 lm32_cpu.pc_d[9]
.sym 156190 lm32_cpu.instruction_unit.branch_target_m[2]
.sym 156191 lm32_cpu.pc_x[2]
.sym 156192 $abc$46512$n5183_1
.sym 156197 lm32_cpu.load_store_unit.d_adr_o[10]
.sym 156202 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 156206 lm32_cpu.instruction_unit.i_adr_o[30]
.sym 156207 lm32_cpu.load_store_unit.d_adr_o[30]
.sym 156208 grant
.sym 156210 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 156217 lm32_cpu.pc_d[24]
.sym 156218 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 156225 spiflash_bus_adr[7]
.sym 156229 spiflash_bus_adr[8]
.sym 156230 $abc$46512$n7576
.sym 156231 $abc$46512$n7577
.sym 156232 $abc$46512$n6303
.sym 156233 $abc$46512$n7150_1
.sym 156234 $abc$46512$n7578
.sym 156235 $abc$46512$n7579
.sym 156236 $abc$46512$n6303
.sym 156237 $abc$46512$n7150_1
.sym 156241 $abc$46512$n7976
.sym 156242 lm32_cpu.instruction_unit.icache_refill_data[19]
.sym 156249 spiflash_bus_adr[8]
.sym 156250 lm32_cpu.instruction_unit.icache_refill_data[20]
.sym 156257 lm32_cpu.branch_target_d[0]
.sym 156261 $abc$46512$n5689
.sym 156262 shared_dat_r[27]
.sym 156269 spiflash_bus_adr[5]
.sym 156270 lm32_cpu.instruction_unit.i_adr_o[21]
.sym 156271 lm32_cpu.load_store_unit.d_adr_o[21]
.sym 156272 grant
.sym 156274 shared_dat_r[28]
.sym 156285 spiflash_bus_adr[5]
.sym 156289 spiflash_sr[29]
.sym 156290 shared_dat_r[10]
.sym 156298 shared_dat_r[8]
.sym 156302 shared_dat_r[22]
.sym 156321 spiflash_sr[9]
.sym 156330 storage_1[0][2]
.sym 156331 storage_1[4][2]
.sym 156332 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 156333 $abc$46512$n7010
.sym 156334 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 156342 storage_1[10][0]
.sym 156343 storage_1[14][0]
.sym 156344 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 156350 slave_sel_r[2]
.sym 156351 spiflash_sr[8]
.sym 156352 $abc$46512$n6386
.sym 156353 $abc$46512$n3589
.sym 156357 spiflash_bus_adr[8]
.sym 156359 basesoc_uart_phy_rx_bitcount[0]
.sym 156364 basesoc_uart_phy_rx_bitcount[1]
.sym 156368 basesoc_uart_phy_rx_bitcount[2]
.sym 156369 $auto$alumacc.cc:474:replace_alu$4483.C[2]
.sym 156373 $nextpnr_ICESTORM_LC_14$I3
.sym 156374 spiflash_sr[13]
.sym 156375 spiflash_bus_adr[4]
.sym 156376 $abc$46512$n5167_1
.sym 156378 slave_sel_r[2]
.sym 156379 spiflash_sr[15]
.sym 156380 $abc$46512$n6442
.sym 156381 $abc$46512$n3589
.sym 156382 spiflash_sr[9]
.sym 156383 spiflash_bus_adr[0]
.sym 156384 $abc$46512$n5167_1
.sym 156386 spiflash_sr[14]
.sym 156387 spiflash_bus_adr[5]
.sym 156388 $abc$46512$n5167_1
.sym 156390 basesoc_uart_phy_rx_bitcount[0]
.sym 156391 basesoc_uart_phy_rx_bitcount[1]
.sym 156392 basesoc_uart_phy_rx_bitcount[2]
.sym 156393 basesoc_uart_phy_rx_bitcount[3]
.sym 156394 basesoc_uart_phy_rx_bitcount[1]
.sym 156395 basesoc_uart_phy_rx_bitcount[2]
.sym 156396 basesoc_uart_phy_rx_bitcount[0]
.sym 156397 basesoc_uart_phy_rx_bitcount[3]
.sym 156400 basesoc_uart_phy_rx_bitcount[3]
.sym 156401 $auto$alumacc.cc:474:replace_alu$4483.C[3]
.sym 156402 basesoc_uart_phy_rx_busy
.sym 156403 $abc$46512$n7071
.sym 156406 basesoc_uart_phy_rx_busy
.sym 156407 $abc$46512$n7077
.sym 156410 basesoc_uart_phy_rx_busy
.sym 156411 $abc$46512$n7075
.sym 156414 regs1
.sym 156415 $abc$46512$n5077
.sym 156416 $abc$46512$n5080
.sym 156417 basesoc_uart_phy_uart_clk_rxen
.sym 156418 basesoc_uart_rx_fifo_level[4]
.sym 156419 $abc$46512$n5092
.sym 156420 basesoc_uart_rx_fifo_syncfifo_we
.sym 156426 basesoc_uart_phy_rx_bitcount[1]
.sym 156427 basesoc_uart_phy_rx_busy
.sym 156434 sys_rst
.sym 156435 $abc$46512$n5082
.sym 156438 basesoc_uart_rx_fifo_level[4]
.sym 156439 $abc$46512$n5092
.sym 156442 basesoc_uart_phy_rx_bitcount[0]
.sym 156443 basesoc_uart_phy_rx_busy
.sym 156444 $abc$46512$n5082
.sym 156445 sys_rst
.sym 156446 basesoc_uart_tx_fifo_level[4]
.sym 156447 $abc$46512$n5069_1
.sym 156448 basesoc_uart_tx_fifo_syncfifo_re
.sym 156455 csrbank4_tuning_word0_w[0]
.sym 156456 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 156458 regs1
.sym 156459 basesoc_uart_phy_rx_r
.sym 156460 $abc$46512$n6005_1
.sym 156461 basesoc_uart_phy_rx_busy
.sym 156462 regs1
.sym 156463 basesoc_uart_phy_rx_r
.sym 156464 basesoc_uart_phy_uart_clk_rxen
.sym 156465 basesoc_uart_phy_rx_busy
.sym 156470 basesoc_uart_phy_tx_busy
.sym 156471 $abc$46512$n7173
.sym 156474 csrbank4_tuning_word0_w[1]
.sym 156475 $abc$46512$n110
.sym 156476 sram_bus_adr[1]
.sym 156477 sram_bus_adr[0]
.sym 156478 sys_rst
.sym 156479 sram_bus_dat_w[0]
.sym 156485 csrbank4_tuning_word0_w[0]
.sym 156486 $abc$46512$n110
.sym 156490 basesoc_uart_phy_tx_busy
.sym 156491 $abc$46512$n7175
.sym 156494 basesoc_uart_phy_tx_busy
.sym 156495 $abc$46512$n7177
.sym 156498 basesoc_uart_phy_tx_busy
.sym 156499 $abc$46512$n7181
.sym 156502 basesoc_uart_phy_tx_busy
.sym 156503 $abc$46512$n7187
.sym 156506 $abc$46512$n112
.sym 156510 basesoc_uart_phy_tx_busy
.sym 156511 $abc$46512$n7185
.sym 156514 basesoc_uart_phy_tx_busy
.sym 156515 $abc$46512$n7183
.sym 156518 basesoc_uart_phy_tx_busy
.sym 156519 $abc$46512$n7197
.sym 156522 basesoc_uart_phy_tx_busy
.sym 156523 $abc$46512$n7193
.sym 156526 basesoc_uart_phy_tx_busy
.sym 156527 $abc$46512$n7189
.sym 156530 basesoc_uart_phy_tx_busy
.sym 156531 $abc$46512$n7195
.sym 156534 basesoc_uart_phy_tx_busy
.sym 156535 $abc$46512$n7203
.sym 156538 basesoc_uart_phy_rx_busy
.sym 156539 $abc$46512$n7134
.sym 156542 basesoc_uart_phy_tx_busy
.sym 156543 $abc$46512$n7199
.sym 156546 basesoc_uart_phy_tx_busy
.sym 156547 $abc$46512$n7201
.sym 156550 basesoc_uart_phy_tx_busy
.sym 156551 $abc$46512$n7205
.sym 156554 basesoc_uart_phy_tx_busy
.sym 156555 $abc$46512$n7217
.sym 156562 basesoc_uart_phy_tx_busy
.sym 156563 $abc$46512$n7213
.sym 156566 basesoc_uart_phy_tx_busy
.sym 156567 $abc$46512$n7211
.sym 156570 basesoc_uart_phy_tx_busy
.sym 156571 $abc$46512$n7209
.sym 156577 csrbank4_tuning_word2_w[4]
.sym 156578 basesoc_uart_phy_tx_busy
.sym 156579 $abc$46512$n7219
.sym 156594 basesoc_uart_phy_tx_busy
.sym 156595 $abc$46512$n7221
.sym 156610 basesoc_uart_phy_tx_busy
.sym 156611 $abc$46512$n7223
.sym 156681 spiflash_bus_adr[8]
.sym 156685 spiflash_bus_adr[6]
.sym 156697 $abc$46512$n424
.sym 156709 spiflash_bus_adr[6]
.sym 156710 lm32_cpu.mc_arithmetic.p[11]
.sym 156711 $abc$46512$n5642
.sym 156712 lm32_cpu.mc_arithmetic.b[0]
.sym 156713 $abc$46512$n4513_1
.sym 156715 lm32_cpu.mc_arithmetic.a[31]
.sym 156716 $abc$46512$n7912
.sym 156717 $PACKER_VCC_NET_$glb_clk
.sym 156718 lm32_cpu.mc_arithmetic.b[0]
.sym 156722 $abc$46512$n3893
.sym 156723 lm32_cpu.mc_arithmetic.operand_0_d[4]
.sym 156724 $abc$46512$n4407_1
.sym 156726 lm32_cpu.mc_arithmetic.t[12]
.sym 156727 lm32_cpu.mc_arithmetic.p[11]
.sym 156728 lm32_cpu.mc_arithmetic.t[32]
.sym 156729 $abc$46512$n4510
.sym 156733 lm32_cpu.mc_arithmetic.a[4]
.sym 156737 $PACKER_VCC_NET_$glb_clk
.sym 156738 lm32_cpu.mc_arithmetic.t[0]
.sym 156739 lm32_cpu.mc_arithmetic.a[31]
.sym 156740 lm32_cpu.mc_arithmetic.t[32]
.sym 156741 $abc$46512$n4510
.sym 156742 lm32_cpu.mc_arithmetic.t[10]
.sym 156743 lm32_cpu.mc_arithmetic.p[9]
.sym 156744 lm32_cpu.mc_arithmetic.t[32]
.sym 156745 $abc$46512$n4510
.sym 156746 lm32_cpu.mc_arithmetic.p[13]
.sym 156747 $abc$46512$n5646
.sym 156748 lm32_cpu.mc_arithmetic.b[0]
.sym 156749 $abc$46512$n4513_1
.sym 156750 lm32_cpu.mc_arithmetic.p[13]
.sym 156751 $abc$46512$n3846
.sym 156752 $abc$46512$n4568
.sym 156753 $abc$46512$n4567
.sym 156757 lm32_cpu.mc_arithmetic.p[10]
.sym 156758 lm32_cpu.mc_arithmetic.p[11]
.sym 156759 $abc$46512$n3846
.sym 156760 $abc$46512$n4574
.sym 156761 $abc$46512$n4573
.sym 156762 lm32_cpu.mc_arithmetic.p[12]
.sym 156763 $abc$46512$n3846
.sym 156764 $abc$46512$n4571
.sym 156765 $abc$46512$n4570
.sym 156766 lm32_cpu.mc_arithmetic.t[13]
.sym 156767 lm32_cpu.mc_arithmetic.p[12]
.sym 156768 lm32_cpu.mc_arithmetic.t[32]
.sym 156769 $abc$46512$n4510
.sym 156770 lm32_cpu.mc_arithmetic.t[11]
.sym 156771 lm32_cpu.mc_arithmetic.p[10]
.sym 156772 lm32_cpu.mc_arithmetic.t[32]
.sym 156773 $abc$46512$n4510
.sym 156777 lm32_cpu.mc_arithmetic.p[18]
.sym 156778 lm32_cpu.mc_arithmetic.p[21]
.sym 156779 $abc$46512$n3846
.sym 156780 $abc$46512$n4544_1
.sym 156781 $abc$46512$n4543_1
.sym 156782 lm32_cpu.mc_arithmetic.t[21]
.sym 156783 lm32_cpu.mc_arithmetic.p[20]
.sym 156784 lm32_cpu.mc_arithmetic.t[32]
.sym 156785 $abc$46512$n4510
.sym 156786 lm32_cpu.mc_arithmetic.p[15]
.sym 156787 $abc$46512$n5650
.sym 156788 lm32_cpu.mc_arithmetic.b[0]
.sym 156789 $abc$46512$n4513_1
.sym 156790 lm32_cpu.mc_arithmetic.p[18]
.sym 156791 $abc$46512$n3846
.sym 156792 $abc$46512$n4553_1
.sym 156793 $abc$46512$n4552_1
.sym 156794 lm32_cpu.mc_arithmetic.p[12]
.sym 156795 $abc$46512$n5644
.sym 156796 lm32_cpu.mc_arithmetic.b[0]
.sym 156797 $abc$46512$n4513_1
.sym 156798 lm32_cpu.mc_arithmetic.p[18]
.sym 156799 $abc$46512$n5656
.sym 156800 lm32_cpu.mc_arithmetic.b[0]
.sym 156801 $abc$46512$n4513_1
.sym 156802 lm32_cpu.mc_arithmetic.p[15]
.sym 156803 $abc$46512$n3846
.sym 156804 $abc$46512$n4562_1
.sym 156805 $abc$46512$n4561_1
.sym 156806 lm32_cpu.mc_arithmetic.p[21]
.sym 156807 $abc$46512$n5662
.sym 156808 lm32_cpu.mc_arithmetic.b[0]
.sym 156809 $abc$46512$n4513_1
.sym 156810 lm32_cpu.mc_arithmetic.p[23]
.sym 156811 $abc$46512$n3846
.sym 156812 $abc$46512$n4538_1
.sym 156813 $abc$46512$n4537_1
.sym 156814 lm32_cpu.mc_arithmetic.t[32]
.sym 156815 $abc$46512$n4510
.sym 156818 lm32_cpu.mc_arithmetic.p[17]
.sym 156819 $abc$46512$n5654
.sym 156820 lm32_cpu.mc_arithmetic.b[0]
.sym 156821 $abc$46512$n4513_1
.sym 156822 lm32_cpu.mc_arithmetic.p[23]
.sym 156823 $abc$46512$n5666
.sym 156824 lm32_cpu.mc_arithmetic.b[0]
.sym 156825 $abc$46512$n4513_1
.sym 156826 lm32_cpu.mc_arithmetic.p[20]
.sym 156827 $abc$46512$n5660
.sym 156828 lm32_cpu.mc_arithmetic.b[0]
.sym 156829 $abc$46512$n4513_1
.sym 156830 lm32_cpu.mc_arithmetic.p[20]
.sym 156831 $abc$46512$n3846
.sym 156832 $abc$46512$n4547_1
.sym 156833 $abc$46512$n4546_1
.sym 156834 lm32_cpu.mc_arithmetic.p[17]
.sym 156835 $abc$46512$n3846
.sym 156836 $abc$46512$n4556_1
.sym 156837 $abc$46512$n4555_1
.sym 156838 lm32_cpu.mc_arithmetic.p[30]
.sym 156839 $abc$46512$n3846
.sym 156840 $abc$46512$n4517_1
.sym 156841 $abc$46512$n4516
.sym 156842 lm32_cpu.mc_arithmetic.t[30]
.sym 156843 lm32_cpu.mc_arithmetic.p[29]
.sym 156844 lm32_cpu.mc_arithmetic.t[32]
.sym 156845 $abc$46512$n4510
.sym 156846 lm32_cpu.mc_arithmetic.p[30]
.sym 156847 $abc$46512$n5680
.sym 156848 lm32_cpu.mc_arithmetic.b[0]
.sym 156849 $abc$46512$n4513_1
.sym 156850 $abc$46512$n3767_1
.sym 156851 $abc$46512$n3766_1
.sym 156854 lm32_cpu.mc_arithmetic.p[26]
.sym 156855 $abc$46512$n5672
.sym 156856 lm32_cpu.mc_arithmetic.b[0]
.sym 156857 $abc$46512$n4513_1
.sym 156858 lm32_cpu.mc_arithmetic.p[28]
.sym 156859 $abc$46512$n5676
.sym 156860 lm32_cpu.mc_arithmetic.b[0]
.sym 156861 $abc$46512$n4513_1
.sym 156862 lm32_cpu.mc_arithmetic.p[27]
.sym 156863 $abc$46512$n5674
.sym 156864 lm32_cpu.mc_arithmetic.b[0]
.sym 156865 $abc$46512$n4513_1
.sym 156866 lm32_cpu.mc_arithmetic.t[31]
.sym 156867 lm32_cpu.mc_arithmetic.p[30]
.sym 156868 lm32_cpu.mc_arithmetic.t[32]
.sym 156869 $abc$46512$n4510
.sym 156870 lm32_cpu.mc_arithmetic.t[27]
.sym 156871 lm32_cpu.mc_arithmetic.p[26]
.sym 156872 lm32_cpu.mc_arithmetic.t[32]
.sym 156873 $abc$46512$n4510
.sym 156878 lm32_cpu.mc_arithmetic.a[31]
.sym 156879 $abc$46512$n3767_1
.sym 156880 $abc$46512$n3766_1
.sym 156881 lm32_cpu.mc_arithmetic.p[31]
.sym 156882 lm32_cpu.mc_arithmetic.p[28]
.sym 156883 $abc$46512$n3846
.sym 156884 $abc$46512$n4523_1
.sym 156885 $abc$46512$n4522
.sym 156886 lm32_cpu.mc_arithmetic.p[26]
.sym 156887 $abc$46512$n3846
.sym 156888 $abc$46512$n4529_1
.sym 156889 $abc$46512$n4528
.sym 156890 lm32_cpu.mc_arithmetic.t[28]
.sym 156891 lm32_cpu.mc_arithmetic.p[27]
.sym 156892 lm32_cpu.mc_arithmetic.t[32]
.sym 156893 $abc$46512$n4510
.sym 156894 lm32_cpu.mc_arithmetic.p[27]
.sym 156895 $abc$46512$n3846
.sym 156896 $abc$46512$n4526
.sym 156897 $abc$46512$n4525_1
.sym 156901 spiflash_bus_adr[3]
.sym 156909 lm32_cpu.mc_arithmetic.state[2]
.sym 156913 spiflash_bus_adr[3]
.sym 156917 $abc$46512$n2533
.sym 156921 $abc$46512$n3764_1
.sym 156929 $abc$46512$n3766_1
.sym 156930 sram_bus_dat_w[5]
.sym 156937 spiflash_bus_adr[6]
.sym 156945 sram_bus_dat_w[3]
.sym 156946 sram_bus_dat_w[7]
.sym 156950 sram_bus_dat_w[3]
.sym 156957 $abc$46512$n6539
.sym 156961 spiflash_bus_adr[6]
.sym 156966 lm32_cpu.instruction_unit.i_adr_o[8]
.sym 156967 lm32_cpu.load_store_unit.d_adr_o[8]
.sym 156968 grant
.sym 156970 lm32_cpu.instruction_unit.icache_refill_address[18]
.sym 156974 storage[3][7]
.sym 156975 storage[7][7]
.sym 156976 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 156977 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 156978 storage[3][3]
.sym 156979 storage[7][3]
.sym 156980 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 156981 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 156985 $abc$46512$n6666
.sym 156989 spiflash_bus_adr[8]
.sym 156993 lm32_cpu.instruction_unit.icache_refill_address[14]
.sym 156997 spiflash_bus_adr[8]
.sym 156998 $abc$46512$n6331
.sym 157002 lm32_cpu.instruction_unit.icache.tmem_write_data[0]
.sym 157006 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.ra[6]
.sym 157007 lm32_cpu.instruction_unit.pc_a[8]
.sym 157008 $abc$46512$n3607
.sym 157010 lm32_cpu.instruction_unit.icache_refill_data[0]
.sym 157014 lm32_cpu.instruction_unit.icache_refill_address[14]
.sym 157018 $abc$46512$n3609
.sym 157019 lm32_cpu.instruction_unit.icache_refill_request
.sym 157020 lm32_cpu.valid_d
.sym 157025 lm32_cpu.pc_f[14]
.sym 157026 lm32_cpu.instruction_unit.i_adr_o[20]
.sym 157027 lm32_cpu.load_store_unit.d_adr_o[20]
.sym 157028 grant
.sym 157033 lm32_cpu.pc_f[3]
.sym 157037 lm32_cpu.instruction_unit.instruction_d[2]
.sym 157038 lm32_cpu.load_store_unit.store_data_m[10]
.sym 157045 $abc$46512$n2453
.sym 157046 lm32_cpu.load_store_unit.store_data_m[28]
.sym 157050 lm32_cpu.instruction_unit.icache.branch_predict_taken_d
.sym 157051 lm32_cpu.valid_d
.sym 157054 lm32_cpu.instruction_unit.branch_target_m[9]
.sym 157055 lm32_cpu.pc_x[9]
.sym 157056 $abc$46512$n5183_1
.sym 157058 lm32_cpu.load_store_unit.store_data_m[8]
.sym 157062 $abc$46512$n5443_1
.sym 157063 lm32_cpu.instruction_unit.branch_predict_address_d[19]
.sym 157064 $abc$46512$n4964
.sym 157066 $abc$46512$n6677
.sym 157067 $abc$46512$n6678
.sym 157068 $abc$46512$n6303
.sym 157069 $abc$46512$n7150_1
.sym 157073 lm32_cpu.instruction_unit.branch_predict_address_d[13]
.sym 157074 $abc$46512$n5423_1
.sym 157075 lm32_cpu.instruction_unit.branch_predict_address_d[14]
.sym 157076 $abc$46512$n4964
.sym 157078 $abc$46512$n5426
.sym 157079 $abc$46512$n5428
.sym 157080 $abc$46512$n3609
.sym 157082 $abc$46512$n5427_1
.sym 157083 lm32_cpu.instruction_unit.branch_predict_address_d[15]
.sym 157084 $abc$46512$n4964
.sym 157086 $abc$46512$n5442
.sym 157087 $abc$46512$n5444
.sym 157088 $abc$46512$n3609
.sym 157090 $abc$46512$n5422_1
.sym 157091 $abc$46512$n5424_1
.sym 157092 $abc$46512$n3609
.sym 157094 $abc$46512$n5193
.sym 157095 $abc$46512$n5195
.sym 157096 $abc$46512$n3609
.sym 157098 $abc$46512$n5418_1
.sym 157099 $abc$46512$n5420_1
.sym 157100 $abc$46512$n3609
.sym 157102 $abc$46512$n5419
.sym 157103 lm32_cpu.instruction_unit.branch_predict_address_d[13]
.sym 157104 $abc$46512$n4964
.sym 157106 $abc$46512$n5438
.sym 157107 $abc$46512$n5440
.sym 157108 $abc$46512$n3609
.sym 157110 $abc$46512$n6671
.sym 157111 $abc$46512$n6672
.sym 157112 $abc$46512$n6303
.sym 157113 $abc$46512$n7150_1
.sym 157114 lm32_cpu.pc_f[21]
.sym 157118 $abc$46512$n5439_1
.sym 157119 lm32_cpu.instruction_unit.branch_predict_address_d[18]
.sym 157120 $abc$46512$n4964
.sym 157122 $abc$46512$n5194_1
.sym 157123 lm32_cpu.branch_target_d[8]
.sym 157124 $abc$46512$n4964
.sym 157126 $abc$46512$n5407_1
.sym 157127 lm32_cpu.instruction_unit.branch_predict_address_d[10]
.sym 157128 $abc$46512$n4964
.sym 157130 $abc$46512$n5447_1
.sym 157131 lm32_cpu.instruction_unit.branch_predict_address_d[20]
.sym 157132 $abc$46512$n4964
.sym 157134 $abc$46512$n6673
.sym 157135 $abc$46512$n6674
.sym 157136 $abc$46512$n6303
.sym 157137 $abc$46512$n7150_1
.sym 157138 $abc$46512$n6669
.sym 157139 $abc$46512$n6670
.sym 157140 $abc$46512$n6303
.sym 157141 $abc$46512$n7150_1
.sym 157142 $abc$46512$n5483_1
.sym 157143 lm32_cpu.instruction_unit.branch_predict_address_d[29]
.sym 157144 $abc$46512$n4964
.sym 157146 $abc$46512$n6675
.sym 157147 $abc$46512$n6676
.sym 157148 $abc$46512$n6303
.sym 157149 $abc$46512$n7150_1
.sym 157150 $abc$46512$n6667
.sym 157151 $abc$46512$n6668
.sym 157152 $abc$46512$n6303
.sym 157153 $abc$46512$n7150_1
.sym 157154 $abc$46512$n5482
.sym 157155 $abc$46512$n5484
.sym 157156 $abc$46512$n3609
.sym 157162 $abc$46512$n6304
.sym 157163 $abc$46512$n6305
.sym 157164 $abc$46512$n6303
.sym 157165 $abc$46512$n7150_1
.sym 157166 $abc$46512$n7550
.sym 157167 $abc$46512$n7551
.sym 157168 $abc$46512$n6303
.sym 157169 $abc$46512$n7150_1
.sym 157170 $abc$46512$n5466
.sym 157171 $abc$46512$n5468
.sym 157172 $abc$46512$n3609
.sym 157174 $abc$46512$n6306
.sym 157175 $abc$46512$n6307
.sym 157176 $abc$46512$n6303
.sym 157177 $abc$46512$n7150_1
.sym 157178 $abc$46512$n7552
.sym 157179 $abc$46512$n7553
.sym 157180 $abc$46512$n6303
.sym 157181 $abc$46512$n7150_1
.sym 157182 $abc$46512$n7554
.sym 157183 $abc$46512$n7555
.sym 157184 $abc$46512$n6303
.sym 157185 $abc$46512$n7150_1
.sym 157186 $abc$46512$n5467_1
.sym 157187 lm32_cpu.instruction_unit.branch_predict_address_d[25]
.sym 157188 $abc$46512$n4964
.sym 157193 $abc$46512$n7551
.sym 157197 lm32_cpu.operand_m[29]
.sym 157198 $abc$46512$n6316
.sym 157199 $abc$46512$n6317
.sym 157200 $abc$46512$n6303
.sym 157201 $abc$46512$n7150_1
.sym 157205 $abc$46512$n6303
.sym 157209 $abc$46512$n7557
.sym 157210 $abc$46512$n7548
.sym 157211 $abc$46512$n7549
.sym 157212 $abc$46512$n6303
.sym 157213 $abc$46512$n7150_1
.sym 157214 $abc$46512$n7546
.sym 157215 $abc$46512$n7547
.sym 157216 $abc$46512$n6303
.sym 157217 $abc$46512$n7150_1
.sym 157218 $abc$46512$n6302
.sym 157219 $abc$46512$n6301
.sym 157220 $abc$46512$n6303
.sym 157221 $abc$46512$n7150_1
.sym 157225 lm32_cpu.instruction_unit.instruction_d[13]
.sym 157229 spiflash_bus_adr[8]
.sym 157230 lm32_cpu.instruction_unit.i_adr_o[9]
.sym 157231 lm32_cpu.load_store_unit.d_adr_o[9]
.sym 157232 grant
.sym 157234 lm32_cpu.instruction_unit.i_adr_o[10]
.sym 157235 lm32_cpu.load_store_unit.d_adr_o[10]
.sym 157236 grant
.sym 157241 $abc$46512$n6313
.sym 157242 $abc$46512$n3364
.sym 157246 lm32_cpu.instruction_unit.icache_refill_data[6]
.sym 157250 lm32_cpu.instruction_unit.icache_refill_data[28]
.sym 157254 $abc$46512$n7542
.sym 157255 $abc$46512$n7543
.sym 157256 $abc$46512$n6303
.sym 157257 $abc$46512$n7150_1
.sym 157261 shared_dat_r[6]
.sym 157265 $abc$46512$n7553
.sym 157269 $abc$46512$n424
.sym 157273 lm32_cpu.instruction_unit.icache_refill_data[6]
.sym 157274 $abc$46512$n7544
.sym 157275 $abc$46512$n7545
.sym 157276 $abc$46512$n6303
.sym 157277 $abc$46512$n7150_1
.sym 157278 lm32_cpu.instruction_unit.icache_refill_data[22]
.sym 157285 lm32_cpu.instruction_unit.icache_refill_data[29]
.sym 157286 $abc$46512$n5161_1
.sym 157287 spiflash_sr[28]
.sym 157288 $abc$46512$n5691
.sym 157289 $abc$46512$n5167_1
.sym 157290 $abc$46512$n7582
.sym 157291 $abc$46512$n7583
.sym 157292 $abc$46512$n6303
.sym 157293 $abc$46512$n7150_1
.sym 157294 lm32_cpu.instruction_unit.i_adr_o[7]
.sym 157295 lm32_cpu.load_store_unit.d_adr_o[7]
.sym 157296 grant
.sym 157298 $abc$46512$n5161_1
.sym 157299 spiflash_sr[27]
.sym 157300 $abc$46512$n5689
.sym 157301 $abc$46512$n5167_1
.sym 157302 $abc$46512$n7584
.sym 157303 $abc$46512$n7585
.sym 157304 $abc$46512$n6303
.sym 157305 $abc$46512$n7150_1
.sym 157306 slave_sel_r[2]
.sym 157307 spiflash_sr[29]
.sym 157308 $abc$46512$n6554
.sym 157309 $abc$46512$n3589
.sym 157310 lm32_cpu.instruction_unit.i_adr_o[5]
.sym 157311 lm32_cpu.load_store_unit.d_adr_o[5]
.sym 157312 grant
.sym 157314 spiflash_sr[10]
.sym 157315 spiflash_bus_adr[1]
.sym 157316 $abc$46512$n5167_1
.sym 157322 shared_dat_r[8]
.sym 157326 shared_dat_r[1]
.sym 157330 shared_dat_r[22]
.sym 157334 shared_dat_r[23]
.sym 157342 slave_sel_r[2]
.sym 157343 spiflash_sr[10]
.sym 157344 $abc$46512$n6402
.sym 157345 $abc$46512$n3589
.sym 157349 spiflash_bus_adr[5]
.sym 157350 shared_dat_r[20]
.sym 157354 shared_dat_r[9]
.sym 157362 storage_1[14][4]
.sym 157363 storage_1[15][4]
.sym 157364 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 157365 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 157370 slave_sel_r[2]
.sym 157371 spiflash_sr[9]
.sym 157372 $abc$46512$n6394_1
.sym 157373 $abc$46512$n3589
.sym 157377 spiflash_bus_adr[6]
.sym 157381 spiflash_bus_adr[6]
.sym 157386 sys_rst
.sym 157387 $abc$46512$n5105_1
.sym 157388 $abc$46512$n5106
.sym 157391 basesoc_uart_rx_fifo_level[4]
.sym 157392 $PACKER_VCC_NET_$glb_clk
.sym 157393 $auto$alumacc.cc:474:replace_alu$4495.C[4]
.sym 157394 $abc$46512$n6998
.sym 157395 $abc$46512$n6999
.sym 157396 $abc$46512$n5106
.sym 157401 $abc$46512$n6386
.sym 157402 $abc$46512$n7004
.sym 157403 $abc$46512$n7005
.sym 157404 $abc$46512$n5106
.sym 157409 grant
.sym 157412 basesoc_uart_rx_fifo_level[4]
.sym 157413 $auto$alumacc.cc:474:replace_alu$4462.C[4]
.sym 157415 basesoc_uart_rx_fifo_level[0]
.sym 157420 basesoc_uart_rx_fifo_level[1]
.sym 157424 basesoc_uart_rx_fifo_level[2]
.sym 157425 $auto$alumacc.cc:474:replace_alu$4462.C[2]
.sym 157428 basesoc_uart_rx_fifo_level[3]
.sym 157429 $auto$alumacc.cc:474:replace_alu$4462.C[3]
.sym 157433 $nextpnr_ICESTORM_LC_5$I3
.sym 157434 basesoc_uart_rx_fifo_level[0]
.sym 157435 basesoc_uart_rx_fifo_level[1]
.sym 157436 basesoc_uart_rx_fifo_level[2]
.sym 157437 basesoc_uart_rx_fifo_level[3]
.sym 157442 sram_bus_dat_w[6]
.sym 157454 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 157458 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 157478 sram_bus_adr[0]
.sym 157482 sram_bus_adr[1]
.sym 157506 $abc$46512$n3370
.sym 157510 $abc$46512$n88
.sym 157514 $abc$46512$n108
.sym 157522 sram_bus_dat_w[3]
.sym 157526 $abc$46512$n114
.sym 157527 $abc$46512$n88
.sym 157528 sram_bus_adr[1]
.sym 157529 sram_bus_adr[0]
.sym 157530 sram_bus_dat_w[0]
.sym 157534 csrbank4_tuning_word0_w[0]
.sym 157535 $abc$46512$n108
.sym 157536 sram_bus_adr[1]
.sym 157537 sram_bus_adr[0]
.sym 157538 sram_bus_dat_w[1]
.sym 157542 $abc$46512$n104
.sym 157550 $abc$46512$n3
.sym 157558 $abc$46512$n114
.sym 157562 $abc$46512$n19
.sym 157566 csrbank4_tuning_word3_w[6]
.sym 157567 $abc$46512$n104
.sym 157568 sram_bus_adr[0]
.sym 157569 sram_bus_adr[1]
.sym 157574 $abc$46512$n21
.sym 157657 $auto$alumacc.cc:474:replace_alu$4480.C[32]
.sym 157721 $PACKER_VCC_NET_$glb_clk
.sym 157737 spiflash_bus_adr[5]
.sym 157738 $abc$46512$n5379
.sym 157739 $abc$46512$n5222
.sym 157740 $abc$46512$n5375
.sym 157741 $abc$46512$n1648
.sym 157745 $abc$46512$n4573
.sym 157749 $abc$46512$n5385
.sym 157758 basesoc_sram_we[3]
.sym 157765 spiflash_bus_adr[3]
.sym 157766 $abc$46512$n5385
.sym 157767 $abc$46512$n5231
.sym 157768 $abc$46512$n5375
.sym 157769 $abc$46512$n1648
.sym 157782 lm32_cpu.mc_arithmetic.p[10]
.sym 157783 $abc$46512$n3846
.sym 157784 $abc$46512$n4577
.sym 157785 $abc$46512$n4576
.sym 157790 basesoc_sram_we[3]
.sym 157791 $abc$46512$n3372
.sym 157797 spiflash_bus_dat_w[27]
.sym 157801 spiflash_bus_adr[6]
.sym 157802 lm32_cpu.mc_arithmetic.a[10]
.sym 157803 lm32_cpu.mc_arithmetic.operand_0_d[10]
.sym 157804 $abc$46512$n3607
.sym 157805 $abc$46512$n3670_1
.sym 157809 $abc$46512$n5399
.sym 157810 lm32_cpu.mc_arithmetic.p[10]
.sym 157811 $abc$46512$n5640
.sym 157812 lm32_cpu.mc_arithmetic.b[0]
.sym 157813 $abc$46512$n4513_1
.sym 157814 $abc$46512$n3847_1
.sym 157815 lm32_cpu.mc_arithmetic.a[9]
.sym 157816 $abc$46512$n4285_1
.sym 157818 $abc$46512$n3847_1
.sym 157819 lm32_cpu.mc_arithmetic.a[10]
.sym 157820 $abc$46512$n4265_1
.sym 157822 lm32_cpu.mc_arithmetic.a[11]
.sym 157823 lm32_cpu.mc_arithmetic.operand_0_d[11]
.sym 157824 $abc$46512$n3607
.sym 157825 $abc$46512$n3670_1
.sym 157826 lm32_cpu.mc_arithmetic.a[10]
.sym 157827 $abc$46512$n3767_1
.sym 157828 $abc$46512$n3766_1
.sym 157829 lm32_cpu.mc_arithmetic.p[10]
.sym 157830 $abc$46512$n5233
.sym 157831 $abc$46512$n5234
.sym 157832 $abc$46512$n5216
.sym 157833 $abc$46512$n6316_1
.sym 157837 lm32_cpu.load_store_unit.store_data_x[10]
.sym 157841 $abc$46512$n3847_1
.sym 157842 lm32_cpu.mc_arithmetic.t[19]
.sym 157843 lm32_cpu.mc_arithmetic.p[18]
.sym 157844 lm32_cpu.mc_arithmetic.t[32]
.sym 157845 $abc$46512$n4510
.sym 157846 lm32_cpu.mc_arithmetic.p[19]
.sym 157847 $abc$46512$n3846
.sym 157848 $abc$46512$n4550_1
.sym 157849 $abc$46512$n4549_1
.sym 157850 $abc$46512$n5230
.sym 157851 $abc$46512$n5231
.sym 157852 $abc$46512$n5216
.sym 157853 $abc$46512$n6316_1
.sym 157854 lm32_cpu.mc_arithmetic.p[19]
.sym 157855 $abc$46512$n5658
.sym 157856 lm32_cpu.mc_arithmetic.b[0]
.sym 157857 $abc$46512$n4513_1
.sym 157862 lm32_cpu.mc_arithmetic.state[1]
.sym 157863 lm32_cpu.mc_arithmetic.state[2]
.sym 157864 $abc$46512$n4928
.sym 157873 lm32_cpu.mc_arithmetic.p[17]
.sym 157874 $abc$46512$n4629
.sym 157875 $abc$46512$n3893
.sym 157876 $abc$46512$n4927
.sym 157881 $abc$46512$n4510
.sym 157885 spiflash_bus_adr[4]
.sym 157889 spiflash_bus_dat_w[31]
.sym 157902 basesoc_sram_we[3]
.sym 157903 $abc$46512$n3365
.sym 157909 lm32_cpu.mc_arithmetic.state[2]
.sym 157913 $abc$46512$n6035
.sym 157926 lm32_cpu.load_store_unit.d_dat_o[29]
.sym 157930 lm32_cpu.load_store_unit.d_dat_o[27]
.sym 157934 storage[3][5]
.sym 157935 storage[7][5]
.sym 157936 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 157937 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 157938 $abc$46512$n6576
.sym 157939 $abc$46512$n6571
.sym 157940 slave_sel_r[0]
.sym 157942 $abc$46512$n6544_1
.sym 157943 $abc$46512$n6539
.sym 157944 slave_sel_r[0]
.sym 157946 $abc$46512$n3670_1
.sym 157947 $abc$46512$n3847_1
.sym 157948 $abc$46512$n6035
.sym 157950 $abc$46512$n5353
.sym 157951 $abc$46512$n5225
.sym 157952 $abc$46512$n5347
.sym 157953 $abc$46512$n1649
.sym 157958 grant
.sym 157959 lm32_cpu.load_store_unit.d_dat_o[24]
.sym 157965 spiflash_bus_adr[8]
.sym 157966 grant
.sym 157967 lm32_cpu.load_store_unit.d_dat_o[27]
.sym 157970 basesoc_sram_we[3]
.sym 157971 $abc$46512$n3371
.sym 157977 spiflash_bus_adr[6]
.sym 157978 sram_bus_dat_w[1]
.sym 157982 $abc$46512$n5351
.sym 157983 $abc$46512$n5222
.sym 157984 $abc$46512$n5347
.sym 157985 $abc$46512$n1649
.sym 157986 grant
.sym 157987 lm32_cpu.load_store_unit.d_dat_o[30]
.sym 157993 spiflash_bus_adr[6]
.sym 157997 lm32_cpu.branch_target_d[4]
.sym 157998 lm32_cpu.load_store_unit.store_data_m[9]
.sym 158005 lm32_cpu.pc_d[9]
.sym 158009 spiflash_bus_adr[6]
.sym 158013 lm32_cpu.instruction_unit.icache.tmem_write_data[0]
.sym 158017 lm32_cpu.pc_f[8]
.sym 158022 lm32_cpu.instruction_unit.pc_a[8]
.sym 158026 $abc$46512$n7020
.sym 158027 $abc$46512$n7021
.sym 158028 $abc$46512$n5875
.sym 158029 lm32_cpu.pc_f[14]
.sym 158030 $abc$46512$n7020
.sym 158031 $abc$46512$n7021
.sym 158032 lm32_cpu.pc_f[14]
.sym 158033 $abc$46512$n5875
.sym 158034 $abc$46512$n7558
.sym 158035 $abc$46512$n7559
.sym 158036 $abc$46512$n5875
.sym 158038 $abc$46512$n5402
.sym 158039 $abc$46512$n5404
.sym 158040 $abc$46512$n3609
.sym 158042 lm32_cpu.pc_f[9]
.sym 158046 $abc$46512$n5458
.sym 158047 $abc$46512$n5460
.sym 158048 $abc$46512$n3609
.sym 158050 lm32_cpu.pc_f[14]
.sym 158054 shared_dat_r[12]
.sym 158058 $abc$46512$n3607
.sym 158059 $abc$46512$n6035
.sym 158062 lm32_cpu.instruction_unit.i_adr_o[23]
.sym 158063 lm32_cpu.load_store_unit.d_adr_o[23]
.sym 158064 grant
.sym 158066 shared_dat_r[26]
.sym 158073 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 158074 shared_dat_r[24]
.sym 158081 $abc$46512$n6331
.sym 158082 $abc$46512$n6329
.sym 158083 lm32_cpu.instruction_unit.icache.tmem_write_address[5]
.sym 158084 $abc$46512$n6331
.sym 158085 lm32_cpu.instruction_unit.icache.tmem_write_address[6]
.sym 158086 lm32_cpu.pc_f[22]
.sym 158090 $abc$46512$n5454
.sym 158091 $abc$46512$n5456
.sym 158092 $abc$46512$n3609
.sym 158097 $abc$46512$n4964
.sym 158098 $abc$46512$n5403_1
.sym 158099 lm32_cpu.instruction_unit.branch_predict_address_d[9]
.sym 158100 $abc$46512$n4964
.sym 158102 lm32_cpu.instruction_unit.pc_a[6]
.sym 158106 $abc$46512$n6679
.sym 158107 $abc$46512$n6680
.sym 158108 $abc$46512$n6303
.sym 158109 $abc$46512$n7150_1
.sym 158110 $abc$46512$n5414
.sym 158111 $abc$46512$n5416
.sym 158112 $abc$46512$n3609
.sym 158114 $abc$46512$n5431_1
.sym 158115 lm32_cpu.instruction_unit.branch_predict_address_d[16]
.sym 158116 $abc$46512$n4964
.sym 158118 lm32_cpu.instruction_unit.icache_refill_address[15]
.sym 158122 lm32_cpu.instruction_unit.icache_refill_address[16]
.sym 158126 $abc$46512$n5455_1
.sym 158127 lm32_cpu.instruction_unit.branch_predict_address_d[22]
.sym 158128 $abc$46512$n4964
.sym 158130 $abc$46512$n5459_1
.sym 158131 lm32_cpu.instruction_unit.branch_predict_address_d[23]
.sym 158132 $abc$46512$n4964
.sym 158137 $abc$46512$n6677
.sym 158138 lm32_cpu.instruction_unit.icache_refill_address[20]
.sym 158145 $abc$46512$n5423_1
.sym 158146 lm32_cpu.instruction_unit.icache_refill_address[12]
.sym 158150 lm32_cpu.instruction_unit.icache_refill_data[5]
.sym 158154 $abc$46512$n6329
.sym 158158 $abc$46512$n5180_1
.sym 158159 $abc$46512$n5182_1
.sym 158160 $abc$46512$n3609
.sym 158162 lm32_cpu.instruction_unit.i_adr_o[18]
.sym 158163 lm32_cpu.load_store_unit.d_adr_o[18]
.sym 158164 grant
.sym 158166 $abc$46512$n5114
.sym 158167 lm32_cpu.instruction_unit.restart_address[5]
.sym 158168 lm32_cpu.instruction_unit.icache_restart_request
.sym 158170 $abc$46512$n5132
.sym 158171 lm32_cpu.instruction_unit.restart_address[14]
.sym 158172 lm32_cpu.instruction_unit.icache_restart_request
.sym 158174 lm32_cpu.instruction_unit.icache_refill_data[7]
.sym 158178 lm32_cpu.instruction_unit.icache_refill_data[1]
.sym 158182 lm32_cpu.instruction_unit.icache_refill_data[9]
.sym 158189 $abc$46512$n6669
.sym 158193 lm32_cpu.instruction_unit.icache_refill_data[5]
.sym 158194 lm32_cpu.instruction_unit.icache_refill_data[10]
.sym 158201 lm32_cpu.instruction_unit.instruction_d[12]
.sym 158205 lm32_cpu.instruction_unit.icache_refill_data[6]
.sym 158209 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.ra[5]
.sym 158210 $abc$46512$n3607
.sym 158211 $abc$46512$n4964
.sym 158212 $abc$46512$n3608
.sym 158214 $abc$46512$n6310
.sym 158215 $abc$46512$n6311
.sym 158216 $abc$46512$n6303
.sym 158217 $abc$46512$n7150_1
.sym 158218 $abc$46512$n6035
.sym 158222 lm32_cpu.instruction_unit.bus_error_f
.sym 158229 $abc$46512$n7552
.sym 158230 $abc$46512$n6314
.sym 158231 $abc$46512$n6315
.sym 158232 $abc$46512$n6303
.sym 158233 $abc$46512$n7150_1
.sym 158234 $abc$46512$n6308
.sym 158235 $abc$46512$n6309
.sym 158236 $abc$46512$n6303
.sym 158237 $abc$46512$n7150_1
.sym 158238 $abc$46512$n6312
.sym 158239 $abc$46512$n6313
.sym 158240 $abc$46512$n6303
.sym 158241 $abc$46512$n7150_1
.sym 158245 $abc$46512$n6306
.sym 158246 shared_dat_r[2]
.sym 158250 shared_dat_r[13]
.sym 158254 shared_dat_r[15]
.sym 158258 shared_dat_r[5]
.sym 158266 lm32_cpu.instruction_unit.i_adr_o[4]
.sym 158267 lm32_cpu.load_store_unit.d_adr_o[4]
.sym 158268 grant
.sym 158270 shared_dat_r[11]
.sym 158277 $abc$46512$n6317
.sym 158278 slave_sel_r[2]
.sym 158279 spiflash_sr[27]
.sym 158280 $abc$46512$n6538
.sym 158281 $abc$46512$n3589
.sym 158282 $abc$46512$n3587
.sym 158283 $abc$46512$n6689
.sym 158286 lm32_cpu.pc_m[9]
.sym 158287 lm32_cpu.memop_pc_w[9]
.sym 158288 lm32_cpu.data_bus_error_exception_m
.sym 158290 $abc$46512$n3587
.sym 158291 $abc$46512$n6693
.sym 158295 count[0]
.sym 158297 $PACKER_VCC_NET_$glb_clk
.sym 158301 spiflash_bus_adr[8]
.sym 158302 $abc$46512$n3587
.sym 158303 $abc$46512$n6713
.sym 158306 slave_sel_r[2]
.sym 158307 spiflash_sr[31]
.sym 158308 $abc$46512$n6570
.sym 158309 $abc$46512$n3589
.sym 158310 shared_dat_r[6]
.sym 158314 shared_dat_r[28]
.sym 158318 shared_dat_r[10]
.sym 158322 slave_sel_r[2]
.sym 158323 spiflash_sr[28]
.sym 158324 $abc$46512$n6546
.sym 158325 $abc$46512$n3589
.sym 158330 slave_sel_r[2]
.sym 158331 spiflash_sr[11]
.sym 158332 $abc$46512$n6410_1
.sym 158333 $abc$46512$n3589
.sym 158334 shared_dat_r[27]
.sym 158338 shared_dat_r[29]
.sym 158345 spiflash_bus_adr[3]
.sym 158346 $abc$46512$n4986_1
.sym 158347 $abc$46512$n6035
.sym 158350 $abc$46512$n7580
.sym 158351 $abc$46512$n7581
.sym 158352 $abc$46512$n6303
.sym 158353 $abc$46512$n7150_1
.sym 158357 spiflash_bus_adr[5]
.sym 158361 spiflash_bus_adr[3]
.sym 158365 $abc$46512$n7582
.sym 158369 $abc$46512$n7584
.sym 158370 lm32_cpu.instruction_unit.icache_restart_request
.sym 158371 lm32_cpu.instruction_unit.icache_refilling
.sym 158372 $abc$46512$n4986_1
.sym 158373 lm32_cpu.instruction_unit.icache_refill_request
.sym 158375 basesoc_uart_rx_fifo_level[0]
.sym 158379 basesoc_uart_rx_fifo_level[1]
.sym 158380 $PACKER_VCC_NET_$glb_clk
.sym 158383 basesoc_uart_rx_fifo_level[2]
.sym 158384 $PACKER_VCC_NET_$glb_clk
.sym 158385 $auto$alumacc.cc:474:replace_alu$4495.C[2]
.sym 158387 basesoc_uart_rx_fifo_level[3]
.sym 158388 $PACKER_VCC_NET_$glb_clk
.sym 158389 $auto$alumacc.cc:474:replace_alu$4495.C[3]
.sym 158393 $nextpnr_ICESTORM_LC_21$I3
.sym 158397 spiflash_bus_adr[6]
.sym 158398 $abc$46512$n3365
.sym 158405 lm32_cpu.instruction_unit.icache_refill_data[20]
.sym 158406 grant
.sym 158407 lm32_cpu.load_store_unit.d_dat_o[8]
.sym 158410 sram_bus_dat_w[2]
.sym 158414 storage[9][2]
.sym 158415 storage[11][2]
.sym 158416 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 158417 $abc$46512$n7080_1
.sym 158418 $abc$46512$n6448
.sym 158419 $abc$46512$n6443
.sym 158420 slave_sel_r[0]
.sym 158426 grant
.sym 158427 lm32_cpu.load_store_unit.d_dat_o[10]
.sym 158431 basesoc_uart_rx_fifo_level[0]
.sym 158433 $PACKER_VCC_NET_$glb_clk
.sym 158434 $abc$46512$n7095_1
.sym 158435 $abc$46512$n7093_1
.sym 158436 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 158437 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 158438 grant
.sym 158439 lm32_cpu.load_store_unit.d_dat_o[14]
.sym 158442 basesoc_uart_rx_fifo_level[1]
.sym 158446 sys_rst
.sym 158447 $abc$46512$n5105_1
.sym 158448 $abc$46512$n5106
.sym 158449 basesoc_uart_rx_fifo_level[0]
.sym 158450 $abc$46512$n6408_1
.sym 158451 $abc$46512$n6403_1
.sym 158452 slave_sel_r[0]
.sym 158457 spiflash_bus_adr[7]
.sym 158461 spiflash_bus_dat_w[8]
.sym 158465 spiflash_bus_dat_w[13]
.sym 158466 $abc$46512$n6392_1
.sym 158467 $abc$46512$n6387
.sym 158468 slave_sel_r[0]
.sym 158470 $abc$46512$n6070
.sym 158471 $abc$46512$n6028
.sym 158472 $abc$46512$n6056
.sym 158473 $abc$46512$n1648
.sym 158474 $abc$46512$n6400
.sym 158475 $abc$46512$n6395
.sym 158476 slave_sel_r[0]
.sym 158486 grant
.sym 158487 lm32_cpu.load_store_unit.d_dat_o[13]
.sym 158490 sram_bus_dat_w[4]
.sym 158494 basesoc_sram_we[1]
.sym 158495 $abc$46512$n3364
.sym 158498 $abc$46512$n6058
.sym 158499 $abc$46512$n6010
.sym 158500 $abc$46512$n6056
.sym 158501 $abc$46512$n1648
.sym 158505 spiflash_bus_adr[4]
.sym 158513 spiflash_bus_adr[3]
.sym 158517 $abc$46512$n2626
.sym 158522 $abc$46512$n6055
.sym 158523 $abc$46512$n6006
.sym 158524 $abc$46512$n6056
.sym 158525 $abc$46512$n1648
.sym 158533 spiflash_bus_adr[0]
.sym 158534 $abc$46512$n6396
.sym 158535 $abc$46512$n6397
.sym 158536 $abc$46512$n6398
.sym 158537 $abc$46512$n6399
.sym 158538 $abc$46512$n6444
.sym 158539 $abc$46512$n6445
.sym 158540 $abc$46512$n6446
.sym 158541 $abc$46512$n6447
.sym 158542 $abc$46512$n19
.sym 158549 $abc$46512$n6283
.sym 158550 storage_1[9][6]
.sym 158551 storage_1[13][6]
.sym 158552 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 158553 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 158554 basesoc_sram_we[1]
.sym 158555 $abc$46512$n3365
.sym 158558 $abc$46512$n6293
.sym 158559 $abc$46512$n6019
.sym 158560 $abc$46512$n6285
.sym 158561 $abc$46512$n1645
.sym 158562 $abc$46512$n6299
.sym 158563 $abc$46512$n6028
.sym 158564 $abc$46512$n6285
.sym 158565 $abc$46512$n1645
.sym 158566 $abc$46512$n6009
.sym 158567 $abc$46512$n6010
.sym 158568 $abc$46512$n6007
.sym 158569 $abc$46512$n6316_1
.sym 158577 $abc$46512$n8000
.sym 158582 $abc$46512$n6084
.sym 158583 $abc$46512$n6010
.sym 158584 $abc$46512$n6082
.sym 158585 $abc$46512$n1646
.sym 158586 $abc$46512$n6096
.sym 158587 $abc$46512$n6028
.sym 158588 $abc$46512$n6082
.sym 158589 $abc$46512$n1646
.sym 158590 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 158597 spiflash_bus_adr[3]
.sym 158650 basesoc_sram_we[1]
.sym 158651 $abc$46512$n3372
.sym 158658 $abc$46512$n6088
.sym 158659 $abc$46512$n6016
.sym 158660 $abc$46512$n6082
.sym 158661 $abc$46512$n1646
.sym 158665 spiflash_bus_dat_w[15]
.sym 158677 spiflash_bus_dat_w[8]
.sym 158738 basesoc_sram_we[3]
.sym 158739 $abc$46512$n3364
.sym 158758 $abc$46512$n5389
.sym 158759 $abc$46512$n5237
.sym 158760 $abc$46512$n5375
.sym 158761 $abc$46512$n1648
.sym 158762 $abc$46512$n5383
.sym 158763 $abc$46512$n5228
.sym 158764 $abc$46512$n5375
.sym 158765 $abc$46512$n1648
.sym 158769 $abc$46512$n5411
.sym 158770 lm32_cpu.load_store_unit.d_dat_o[28]
.sym 158774 $abc$46512$n5377
.sym 158775 $abc$46512$n5219
.sym 158776 $abc$46512$n5375
.sym 158777 $abc$46512$n1648
.sym 158778 $abc$46512$n5374
.sym 158779 $abc$46512$n5215
.sym 158780 $abc$46512$n5375
.sym 158781 $abc$46512$n1648
.sym 158782 $abc$46512$n5387
.sym 158783 $abc$46512$n5234
.sym 158784 $abc$46512$n5375
.sym 158785 $abc$46512$n1648
.sym 158786 $abc$46512$n5381
.sym 158787 $abc$46512$n5225
.sym 158788 $abc$46512$n5375
.sym 158789 $abc$46512$n1648
.sym 158790 $abc$46512$n5409
.sym 158791 $abc$46512$n5228
.sym 158792 $abc$46512$n5401
.sym 158793 $abc$46512$n1646
.sym 158794 $abc$46512$n5415
.sym 158795 $abc$46512$n5237
.sym 158796 $abc$46512$n5401
.sym 158797 $abc$46512$n1646
.sym 158798 $abc$46512$n5400
.sym 158799 $abc$46512$n5215
.sym 158800 $abc$46512$n5401
.sym 158801 $abc$46512$n1646
.sym 158802 $abc$46512$n5403
.sym 158803 $abc$46512$n5219
.sym 158804 $abc$46512$n5401
.sym 158805 $abc$46512$n1646
.sym 158806 $abc$46512$n5407
.sym 158807 $abc$46512$n5225
.sym 158808 $abc$46512$n5401
.sym 158809 $abc$46512$n1646
.sym 158810 $abc$46512$n5411
.sym 158811 $abc$46512$n5231
.sym 158812 $abc$46512$n5401
.sym 158813 $abc$46512$n1646
.sym 158814 $abc$46512$n5405
.sym 158815 $abc$46512$n5222
.sym 158816 $abc$46512$n5401
.sym 158817 $abc$46512$n1646
.sym 158818 basesoc_sram_we[3]
.sym 158822 $abc$46512$n6548_1
.sym 158823 $abc$46512$n6549_1
.sym 158824 $abc$46512$n6550
.sym 158825 $abc$46512$n6551
.sym 158826 $abc$46512$n5236
.sym 158827 $abc$46512$n5237
.sym 158828 $abc$46512$n5216
.sym 158829 $abc$46512$n6316_1
.sym 158830 $abc$46512$n6516_1
.sym 158831 $abc$46512$n6517_1
.sym 158832 $abc$46512$n6518
.sym 158833 $abc$46512$n6519
.sym 158834 $abc$46512$n5413
.sym 158835 $abc$46512$n5234
.sym 158836 $abc$46512$n5401
.sym 158837 $abc$46512$n1646
.sym 158838 $abc$46512$n5215
.sym 158839 $abc$46512$n5214
.sym 158840 $abc$46512$n5216
.sym 158841 $abc$46512$n6316_1
.sym 158842 basesoc_sram_we[3]
.sym 158846 $abc$46512$n6572
.sym 158847 $abc$46512$n6573
.sym 158848 $abc$46512$n6574
.sym 158849 $abc$46512$n6575
.sym 158850 $abc$46512$n5227
.sym 158851 $abc$46512$n5228
.sym 158852 $abc$46512$n5216
.sym 158853 $abc$46512$n6316_1
.sym 158854 $abc$46512$n6564
.sym 158855 $abc$46512$n6565
.sym 158856 $abc$46512$n6566
.sym 158857 $abc$46512$n6567
.sym 158858 basesoc_sram_we[3]
.sym 158859 $abc$46512$n3370
.sym 158862 $abc$46512$n6524_1
.sym 158863 $abc$46512$n6525_1
.sym 158864 $abc$46512$n6526
.sym 158865 $abc$46512$n6527
.sym 158866 $abc$46512$n5221
.sym 158867 $abc$46512$n5222
.sym 158868 $abc$46512$n5216
.sym 158869 $abc$46512$n6316_1
.sym 158870 $abc$46512$n6556_1
.sym 158871 $abc$46512$n6557
.sym 158872 $abc$46512$n6558
.sym 158873 $abc$46512$n6559
.sym 158874 $abc$46512$n5224
.sym 158875 $abc$46512$n5225
.sym 158876 $abc$46512$n5216
.sym 158877 $abc$46512$n6316_1
.sym 158878 $abc$46512$n5218
.sym 158879 $abc$46512$n5219
.sym 158880 $abc$46512$n5216
.sym 158881 $abc$46512$n6316_1
.sym 158882 basesoc_sram_we[3]
.sym 158887 lm32_cpu.mc_arithmetic.p[31]
.sym 158888 lm32_cpu.mc_arithmetic.a[31]
.sym 158889 $auto$alumacc.cc:474:replace_alu$4540.C[31]
.sym 158890 lm32_cpu.mc_arithmetic.state[2]
.sym 158891 $abc$46512$n3764_1
.sym 158894 $abc$46512$n6540_1
.sym 158895 $abc$46512$n6541_1
.sym 158896 $abc$46512$n6542
.sym 158897 $abc$46512$n6543
.sym 158898 lm32_cpu.mc_arithmetic.p[31]
.sym 158899 $abc$46512$n3846
.sym 158900 $abc$46512$n4514
.sym 158901 $abc$46512$n4512
.sym 158902 $abc$46512$n5892
.sym 158903 $abc$46512$n5237
.sym 158904 $abc$46512$n5878
.sym 158905 $abc$46512$n1645
.sym 158906 $abc$46512$n6532_1
.sym 158907 $abc$46512$n6533_1
.sym 158908 $abc$46512$n6534
.sym 158909 $abc$46512$n6535
.sym 158910 lm32_cpu.mc_arithmetic.p[31]
.sym 158911 $abc$46512$n5682
.sym 158912 lm32_cpu.mc_arithmetic.b[0]
.sym 158913 $abc$46512$n4513_1
.sym 158914 $abc$46512$n5877
.sym 158915 $abc$46512$n5215
.sym 158916 $abc$46512$n5878
.sym 158917 $abc$46512$n1645
.sym 158918 $abc$46512$n5888
.sym 158919 $abc$46512$n5231
.sym 158920 $abc$46512$n5878
.sym 158921 $abc$46512$n1645
.sym 158922 $abc$46512$n6035
.sym 158923 lm32_cpu.mc_arithmetic.state[2]
.sym 158926 $abc$46512$n5890
.sym 158927 $abc$46512$n5234
.sym 158928 $abc$46512$n5878
.sym 158929 $abc$46512$n1645
.sym 158930 $abc$46512$n5882
.sym 158931 $abc$46512$n5222
.sym 158932 $abc$46512$n5878
.sym 158933 $abc$46512$n1645
.sym 158934 $abc$46512$n5880
.sym 158935 $abc$46512$n5219
.sym 158936 $abc$46512$n5878
.sym 158937 $abc$46512$n1645
.sym 158938 $abc$46512$n5884
.sym 158939 $abc$46512$n5225
.sym 158940 $abc$46512$n5878
.sym 158941 $abc$46512$n1645
.sym 158942 sram_bus_dat_w[5]
.sym 158946 $abc$46512$n5886
.sym 158947 $abc$46512$n5228
.sym 158948 $abc$46512$n5878
.sym 158949 $abc$46512$n1645
.sym 158950 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 158954 $abc$46512$n5355
.sym 158955 $abc$46512$n5228
.sym 158956 $abc$46512$n5347
.sym 158957 $abc$46512$n1649
.sym 158958 $abc$46512$n6528_1
.sym 158959 $abc$46512$n6523
.sym 158960 slave_sel_r[0]
.sym 158962 $abc$46512$n5346
.sym 158963 $abc$46512$n5215
.sym 158964 $abc$46512$n5347
.sym 158965 $abc$46512$n1649
.sym 158966 $abc$46512$n6520_1
.sym 158967 $abc$46512$n6515
.sym 158968 slave_sel_r[0]
.sym 158970 $abc$46512$n6552_1
.sym 158971 $abc$46512$n6547
.sym 158972 slave_sel_r[0]
.sym 158974 $abc$46512$n5349
.sym 158975 $abc$46512$n5219
.sym 158976 $abc$46512$n5347
.sym 158977 $abc$46512$n1649
.sym 158978 $abc$46512$n5361
.sym 158979 $abc$46512$n5237
.sym 158980 $abc$46512$n5347
.sym 158981 $abc$46512$n1649
.sym 158982 grant
.sym 158983 lm32_cpu.load_store_unit.d_dat_o[29]
.sym 158986 sram_bus_dat_w[0]
.sym 158990 $abc$46512$n5359
.sym 158991 $abc$46512$n5234
.sym 158992 $abc$46512$n5347
.sym 158993 $abc$46512$n1649
.sym 158994 sram_bus_dat_w[1]
.sym 158998 $abc$46512$n4629
.sym 158999 $abc$46512$n3893
.sym 159000 $abc$46512$n6035
.sym 159002 $abc$46512$n6568
.sym 159003 $abc$46512$n6563
.sym 159004 slave_sel_r[0]
.sym 159006 $abc$46512$n6560
.sym 159007 $abc$46512$n6555
.sym 159008 slave_sel_r[0]
.sym 159010 $abc$46512$n5357
.sym 159011 $abc$46512$n5231
.sym 159012 $abc$46512$n5347
.sym 159013 $abc$46512$n1649
.sym 159014 grant
.sym 159015 lm32_cpu.load_store_unit.d_dat_o[28]
.sym 159018 lm32_cpu.instruction_unit.icache_refill_address[23]
.sym 159022 lm32_cpu.instruction_unit.icache_refill_address[17]
.sym 159026 $abc$46512$n6536_1
.sym 159027 $abc$46512$n6531
.sym 159028 slave_sel_r[0]
.sym 159030 lm32_cpu.instruction_unit.icache_refill_address[20]
.sym 159034 lm32_cpu.instruction_unit.icache_refill_address[21]
.sym 159038 lm32_cpu.instruction_unit.icache_refill_address[12]
.sym 159042 $abc$46512$n4954
.sym 159043 lm32_cpu.instruction_unit.icache.refill_offset[0]
.sym 159044 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 159046 lm32_cpu.pc_f[17]
.sym 159047 $abc$46512$n3682_1
.sym 159048 $abc$46512$n3723_1
.sym 159049 $abc$46512$n3722_1
.sym 159050 $abc$46512$n6076
.sym 159051 $abc$46512$n6075
.sym 159052 $abc$46512$n5875
.sym 159053 lm32_cpu.pc_f[21]
.sym 159054 $abc$46512$n7529
.sym 159055 $abc$46512$n7528
.sym 159056 $abc$46512$n5875
.sym 159057 lm32_cpu.pc_f[10]
.sym 159058 lm32_cpu.instruction_unit.icache_refill_address[19]
.sym 159062 $abc$46512$n7009
.sym 159063 $abc$46512$n7008
.sym 159064 lm32_cpu.pc_f[12]
.sym 159065 $abc$46512$n5875
.sym 159066 $abc$46512$n7837
.sym 159067 $abc$46512$n7836
.sym 159068 $abc$46512$n5875
.sym 159069 lm32_cpu.pc_f[19]
.sym 159070 lm32_cpu.instruction_unit.icache_refill_address[10]
.sym 159074 $abc$46512$n7056
.sym 159075 $abc$46512$n7057
.sym 159076 $abc$46512$n5875
.sym 159078 lm32_cpu.instruction_unit.icache_refill_ready
.sym 159079 $abc$46512$n4954
.sym 159082 $abc$46512$n7857
.sym 159086 $abc$46512$n4964
.sym 159087 $abc$46512$n3608
.sym 159088 lm32_cpu.valid_f
.sym 159090 $abc$46512$n6327
.sym 159091 lm32_cpu.instruction_unit.icache.tmem_write_address[4]
.sym 159094 $abc$46512$n5430
.sym 159095 $abc$46512$n5432
.sym 159096 $abc$46512$n3609
.sym 159098 $abc$46512$n5450
.sym 159099 $abc$46512$n5452
.sym 159100 $abc$46512$n3609
.sym 159102 lm32_cpu.instruction_unit.icache.flush_set[6]
.sym 159103 lm32_cpu.instruction_unit.icache_refill_address[8]
.sym 159104 $abc$46512$n4954
.sym 159106 storage_1[1][1]
.sym 159107 storage_1[5][1]
.sym 159108 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 159109 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 159110 lm32_cpu.instruction_unit.branch_target_m[22]
.sym 159111 lm32_cpu.pc_x[22]
.sym 159112 $abc$46512$n5183_1
.sym 159114 lm32_cpu.pc_f[25]
.sym 159118 lm32_cpu.pc_f[10]
.sym 159122 lm32_cpu.pc_f[14]
.sym 159126 $abc$46512$n5874
.sym 159127 $abc$46512$n5873
.sym 159128 $abc$46512$n5875
.sym 159130 lm32_cpu.pc_f[27]
.sym 159134 $abc$46512$n5451_1
.sym 159135 lm32_cpu.instruction_unit.branch_predict_address_d[21]
.sym 159136 $abc$46512$n4964
.sym 159138 $abc$46512$n5415_1
.sym 159139 lm32_cpu.instruction_unit.branch_predict_address_d[12]
.sym 159140 $abc$46512$n4964
.sym 159142 lm32_cpu.pc_f[3]
.sym 159146 lm32_cpu.pc_f[24]
.sym 159150 lm32_cpu.pc_f[21]
.sym 159154 lm32_cpu.pc_f[7]
.sym 159158 $abc$46512$n5189_1
.sym 159159 lm32_cpu.branch_target_d[7]
.sym 159160 $abc$46512$n4964
.sym 159162 $abc$46512$n5188_1
.sym 159163 $abc$46512$n5190_1
.sym 159164 $abc$46512$n3609
.sym 159166 lm32_cpu.pc_f[1]
.sym 159170 lm32_cpu.pc_f[8]
.sym 159174 $abc$46512$n5470
.sym 159175 $abc$46512$n5472
.sym 159176 $abc$46512$n3609
.sym 159178 $abc$46512$n5434
.sym 159179 $abc$46512$n5436
.sym 159180 $abc$46512$n3609
.sym 159182 $abc$46512$n5207
.sym 159183 lm32_cpu.branch_target_d[5]
.sym 159184 $abc$46512$n4964
.sym 159186 $abc$46512$n5435_1
.sym 159187 lm32_cpu.instruction_unit.branch_predict_address_d[17]
.sym 159188 $abc$46512$n4964
.sym 159190 $abc$46512$n5181_1
.sym 159191 lm32_cpu.branch_target_d[6]
.sym 159192 $abc$46512$n4964
.sym 159194 lm32_cpu.pc_f[10]
.sym 159198 $abc$46512$n5206
.sym 159199 $abc$46512$n5208_1
.sym 159200 $abc$46512$n3609
.sym 159202 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.ra[5]
.sym 159203 lm32_cpu.instruction_unit.pc_a[7]
.sym 159204 $abc$46512$n3607
.sym 159206 $abc$46512$n3609
.sym 159207 lm32_cpu.instruction_unit.icache_refill_request
.sym 159210 $abc$46512$n5202_1
.sym 159211 lm32_cpu.branch_target_d[2]
.sym 159212 $abc$46512$n4964
.sym 159214 lm32_cpu.instruction_unit.icache_refill_address[13]
.sym 159218 lm32_cpu.instruction_unit.icache_refill_address[5]
.sym 159222 lm32_cpu.instruction_unit.icache_refill_address[22]
.sym 159226 $abc$46512$n5148
.sym 159227 lm32_cpu.instruction_unit.restart_address[22]
.sym 159228 lm32_cpu.instruction_unit.icache_restart_request
.sym 159230 $abc$46512$n5138
.sym 159231 lm32_cpu.instruction_unit.restart_address[17]
.sym 159232 lm32_cpu.instruction_unit.icache_restart_request
.sym 159234 lm32_cpu.instruction_unit.icache_refill_address[17]
.sym 159238 lm32_cpu.instruction_unit.icache_refill_data[26]
.sym 159242 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.ra[4]
.sym 159243 lm32_cpu.instruction_unit.pc_a[6]
.sym 159244 $abc$46512$n3607
.sym 159246 lm32_cpu.instruction_unit.icache_refill_address[29]
.sym 159250 lm32_cpu.instruction_unit.icache_refill_data[11]
.sym 159254 lm32_cpu.instruction_unit.icache_refill_data[8]
.sym 159258 $abc$46512$n6327
.sym 159262 lm32_cpu.instruction_unit.icache_refill_data[12]
.sym 159266 lm32_cpu.instruction_unit.icache_refill_data[2]
.sym 159270 lm32_cpu.instruction_unit.icache_refill_data[13]
.sym 159274 lm32_cpu.instruction_unit.icache_refill_data[30]
.sym 159278 slave_sel_r[2]
.sym 159279 spiflash_sr[26]
.sym 159280 $abc$46512$n6530
.sym 159281 $abc$46512$n3589
.sym 159282 $abc$46512$n6352
.sym 159286 lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra[8]
.sym 159287 lm32_cpu.instruction_unit.pc_a[8]
.sym 159288 $abc$46512$n3607
.sym 159290 $abc$46512$n3372
.sym 159294 slave_sel_r[2]
.sym 159295 spiflash_sr[24]
.sym 159296 $abc$46512$n6514
.sym 159297 $abc$46512$n3589
.sym 159298 lm32_cpu.instruction_unit.icache_refill_data[4]
.sym 159302 lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra[6]
.sym 159303 lm32_cpu.instruction_unit.pc_a[6]
.sym 159304 $abc$46512$n3607
.sym 159306 lm32_cpu.instruction_unit.icache_refill_data[29]
.sym 159310 $abc$46512$n6352
.sym 159311 lm32_cpu.instruction_unit.icache_refill_address[8]
.sym 159312 lm32_cpu.instruction_unit.icache_refill_address[6]
.sym 159313 $abc$46512$n6348
.sym 159317 $abc$46512$n6336
.sym 159318 lm32_cpu.instruction_unit.icache_refill_data[23]
.sym 159322 lm32_cpu.instruction_unit.icache_refill_data[25]
.sym 159326 lm32_cpu.instruction_unit.icache_refill_data[24]
.sym 159330 lm32_cpu.instruction_unit.icache_refill_data[27]
.sym 159337 $abc$46512$n6348
.sym 159338 lm32_cpu.instruction_unit.icache_refill_address[5]
.sym 159342 lm32_cpu.instruction_unit.icache_refill_address[26]
.sym 159346 lm32_cpu.instruction_unit.icache_refill_address[8]
.sym 159350 slave_sel_r[2]
.sym 159351 spiflash_sr[12]
.sym 159352 $abc$46512$n6418_1
.sym 159353 $abc$46512$n3589
.sym 159354 lm32_cpu.instruction_unit.icache_refill_address[10]
.sym 159358 lm32_cpu.instruction_unit.icache_refill_address[19]
.sym 159362 lm32_cpu.instruction_unit.icache_refill_address[9]
.sym 159370 lm32_cpu.load_store_unit.wb_data_m[2]
.sym 159374 storage_1[8][4]
.sym 159375 storage_1[12][4]
.sym 159376 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 159377 $abc$46512$n7020_1
.sym 159378 lm32_cpu.load_store_unit.exception_m
.sym 159389 $abc$46512$n6350
.sym 159394 lm32_cpu.load_store_unit.wb_data_m[20]
.sym 159398 shared_dat_r[20]
.sym 159402 shared_dat_r[2]
.sym 159409 spiflash_bus_adr[4]
.sym 159413 $abc$46512$n8013
.sym 159426 slave_sel_r[2]
.sym 159427 spiflash_sr[13]
.sym 159428 $abc$46512$n6426_1
.sym 159429 $abc$46512$n3589
.sym 159430 grant
.sym 159431 lm32_cpu.load_store_unit.d_dat_o[9]
.sym 159434 $abc$46512$n6048
.sym 159435 $abc$46512$n6022
.sym 159436 $abc$46512$n6038
.sym 159437 $abc$46512$n1649
.sym 159438 $abc$46512$n7001
.sym 159439 $abc$46512$n7002
.sym 159440 $abc$46512$n5106
.sym 159442 $abc$46512$n6995
.sym 159443 $abc$46512$n6996
.sym 159444 $abc$46512$n5106
.sym 159446 $abc$46512$n6052
.sym 159447 $abc$46512$n6028
.sym 159448 $abc$46512$n6038
.sym 159449 $abc$46512$n1649
.sym 159451 $PACKER_VCC_NET_$glb_clk
.sym 159452 basesoc_uart_rx_fifo_level[0]
.sym 159454 basesoc_sram_we[1]
.sym 159455 $abc$46512$n3371
.sym 159458 $abc$46512$n6432_1
.sym 159459 $abc$46512$n6427_1
.sym 159460 slave_sel_r[0]
.sym 159462 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 159466 $abc$46512$n6042
.sym 159467 $abc$46512$n6013
.sym 159468 $abc$46512$n6038
.sym 159469 $abc$46512$n1649
.sym 159470 $abc$46512$n6440
.sym 159471 $abc$46512$n6435_1
.sym 159472 slave_sel_r[0]
.sym 159474 $abc$46512$n6424_1
.sym 159475 $abc$46512$n6419_1
.sym 159476 slave_sel_r[0]
.sym 159478 $abc$46512$n6037
.sym 159479 $abc$46512$n6006
.sym 159480 $abc$46512$n6038
.sym 159481 $abc$46512$n1649
.sym 159482 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 159486 $abc$46512$n6046
.sym 159487 $abc$46512$n6019
.sym 159488 $abc$46512$n6038
.sym 159489 $abc$46512$n1649
.sym 159490 $abc$46512$n6050
.sym 159491 $abc$46512$n6025
.sym 159492 $abc$46512$n6038
.sym 159493 $abc$46512$n1649
.sym 159494 $abc$46512$n5804_1
.sym 159495 $abc$46512$n5803_1
.sym 159496 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 159497 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 159498 basesoc_sram_we[1]
.sym 159502 $abc$46512$n6040
.sym 159503 $abc$46512$n6010
.sym 159504 $abc$46512$n6038
.sym 159505 $abc$46512$n1649
.sym 159506 $abc$46512$n6044
.sym 159507 $abc$46512$n6016
.sym 159508 $abc$46512$n6038
.sym 159509 $abc$46512$n1649
.sym 159510 storage_1[8][0]
.sym 159511 storage_1[12][0]
.sym 159512 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 159514 basesoc_uart_tx_fifo_level[4]
.sym 159515 $abc$46512$n5069_1
.sym 159516 basesoc_uart_phy_tx_busy
.sym 159517 basesoc_uart_tx_fifo_syncfifo_re
.sym 159518 $abc$46512$n6416_1
.sym 159519 $abc$46512$n6411_1
.sym 159520 slave_sel_r[0]
.sym 159523 $PACKER_VCC_NET_$glb_clk
.sym 159524 basesoc_uart_phy_rx_bitcount[0]
.sym 159526 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 159530 $abc$46512$n6060
.sym 159531 $abc$46512$n6013
.sym 159532 $abc$46512$n6056
.sym 159533 $abc$46512$n1648
.sym 159534 $abc$46512$n6404_1
.sym 159535 $abc$46512$n6405_1
.sym 159536 $abc$46512$n6406_1
.sym 159537 $abc$46512$n6407_1
.sym 159538 $abc$46512$n6068
.sym 159539 $abc$46512$n6025
.sym 159540 $abc$46512$n6056
.sym 159541 $abc$46512$n1648
.sym 159542 $abc$46512$n6062
.sym 159543 $abc$46512$n6016
.sym 159544 $abc$46512$n6056
.sym 159545 $abc$46512$n1648
.sym 159546 $abc$46512$n6064
.sym 159547 $abc$46512$n6019
.sym 159548 $abc$46512$n6056
.sym 159549 $abc$46512$n1648
.sym 159550 $abc$46512$n6066
.sym 159551 $abc$46512$n6022
.sym 159552 $abc$46512$n6056
.sym 159553 $abc$46512$n1648
.sym 159554 $abc$46512$n6388
.sym 159555 $abc$46512$n6389
.sym 159556 $abc$46512$n6390
.sym 159557 $abc$46512$n6391_1
.sym 159558 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 159562 $abc$46512$n6289
.sym 159563 $abc$46512$n6013
.sym 159564 $abc$46512$n6285
.sym 159565 $abc$46512$n1645
.sym 159566 $abc$46512$n6284
.sym 159567 $abc$46512$n6006
.sym 159568 $abc$46512$n6285
.sym 159569 $abc$46512$n1645
.sym 159570 $abc$46512$n6420_1
.sym 159571 $abc$46512$n6421_1
.sym 159572 $abc$46512$n6422_1
.sym 159573 $abc$46512$n6423_1
.sym 159574 $abc$46512$n6428_1
.sym 159575 $abc$46512$n6429_1
.sym 159576 $abc$46512$n6430_1
.sym 159577 $abc$46512$n6431_1
.sym 159578 $abc$46512$n6295
.sym 159579 $abc$46512$n6022
.sym 159580 $abc$46512$n6285
.sym 159581 $abc$46512$n1645
.sym 159582 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 159586 $abc$46512$n6287
.sym 159587 $abc$46512$n6010
.sym 159588 $abc$46512$n6285
.sym 159589 $abc$46512$n1645
.sym 159590 $abc$46512$n6012
.sym 159591 $abc$46512$n6013
.sym 159592 $abc$46512$n6007
.sym 159593 $abc$46512$n6316_1
.sym 159594 $abc$46512$n6297
.sym 159595 $abc$46512$n6025
.sym 159596 $abc$46512$n6285
.sym 159597 $abc$46512$n1645
.sym 159598 $abc$46512$n6027
.sym 159599 $abc$46512$n6028
.sym 159600 $abc$46512$n6007
.sym 159601 $abc$46512$n6316_1
.sym 159602 $abc$46512$n6436_1
.sym 159603 $abc$46512$n6437
.sym 159604 $abc$46512$n6438_1
.sym 159605 $abc$46512$n6439_1
.sym 159606 $abc$46512$n6412_1
.sym 159607 $abc$46512$n6413_1
.sym 159608 $abc$46512$n6414_1
.sym 159609 $abc$46512$n6415_1
.sym 159610 basesoc_sram_we[1]
.sym 159614 $abc$46512$n6086
.sym 159615 $abc$46512$n6013
.sym 159616 $abc$46512$n6082
.sym 159617 $abc$46512$n1646
.sym 159618 $abc$46512$n6291
.sym 159619 $abc$46512$n6016
.sym 159620 $abc$46512$n6285
.sym 159621 $abc$46512$n1645
.sym 159622 $abc$46512$n6021
.sym 159623 $abc$46512$n6022
.sym 159624 $abc$46512$n6007
.sym 159625 $abc$46512$n6316_1
.sym 159626 $abc$46512$n6015
.sym 159627 $abc$46512$n6016
.sym 159628 $abc$46512$n6007
.sym 159629 $abc$46512$n6316_1
.sym 159630 $abc$46512$n6090
.sym 159631 $abc$46512$n6019
.sym 159632 $abc$46512$n6082
.sym 159633 $abc$46512$n1646
.sym 159634 basesoc_sram_we[1]
.sym 159635 $abc$46512$n3370
.sym 159638 basesoc_sram_we[1]
.sym 159642 $abc$46512$n6006
.sym 159643 $abc$46512$n6005
.sym 159644 $abc$46512$n6007
.sym 159645 $abc$46512$n6316_1
.sym 159646 $abc$46512$n6024
.sym 159647 $abc$46512$n6025
.sym 159648 $abc$46512$n6007
.sym 159649 $abc$46512$n6316_1
.sym 159650 $abc$46512$n6018
.sym 159651 $abc$46512$n6019
.sym 159652 $abc$46512$n6007
.sym 159653 $abc$46512$n6316_1
.sym 159654 $abc$46512$n6081
.sym 159655 $abc$46512$n6006
.sym 159656 $abc$46512$n6082
.sym 159657 $abc$46512$n1646
.sym 159666 $abc$46512$n6092
.sym 159667 $abc$46512$n6022
.sym 159668 $abc$46512$n6082
.sym 159669 $abc$46512$n1646
.sym 159673 spiflash_bus_adr[4]
.sym 159678 basesoc_sram_we[1]
.sym 159682 $abc$46512$n6094
.sym 159683 $abc$46512$n6025
.sym 159684 $abc$46512$n6082
.sym 159685 $abc$46512$n1646
.sym 159714 sram_bus_dat_w[5]
.sym 159726 sram_bus_dat_w[6]
.sym 159821 $abc$46512$n6574
.sym 159854 lm32_cpu.load_store_unit.d_dat_o[26]
.sym 159866 $abc$46512$n3607
.sym 159867 $abc$46512$n3670_1
.sym 159874 $abc$46512$n3893
.sym 159875 $abc$46512$n4629
.sym 159878 grant
.sym 159879 lm32_cpu.load_store_unit.d_dat_o[25]
.sym 159882 grant
.sym 159883 lm32_cpu.load_store_unit.d_dat_o[26]
.sym 159886 lm32_cpu.mc_arithmetic.state[1]
.sym 159887 lm32_cpu.mc_arithmetic.state[0]
.sym 159890 lm32_cpu.load_store_unit.store_data_m[25]
.sym 159894 lm32_cpu.mc_arithmetic.state[2]
.sym 159895 lm32_cpu.mc_arithmetic.state[0]
.sym 159896 lm32_cpu.mc_arithmetic.state[1]
.sym 159898 lm32_cpu.mc_arithmetic.state[2]
.sym 159899 lm32_cpu.mc_arithmetic.state[1]
.sym 159902 lm32_cpu.load_store_unit.store_data_m[26]
.sym 159906 lm32_cpu.mc_arithmetic.state[2]
.sym 159907 lm32_cpu.mc_arithmetic.state[0]
.sym 159908 lm32_cpu.mc_arithmetic.state[1]
.sym 159910 $abc$46512$n4928
.sym 159911 $abc$46512$n4510
.sym 159914 lm32_cpu.load_store_unit.d_dat_o[25]
.sym 159918 lm32_cpu.load_store_unit.d_dat_o[30]
.sym 159922 lm32_cpu.mc_arithmetic.state[2]
.sym 159923 lm32_cpu.mc_arithmetic.state[0]
.sym 159924 lm32_cpu.mc_arithmetic.state[1]
.sym 159929 lm32_cpu.mc_arithmetic.p[31]
.sym 159930 lm32_cpu.mc_arithmetic.state[0]
.sym 159931 lm32_cpu.mc_arithmetic.state[2]
.sym 159932 lm32_cpu.mc_arithmetic.state[1]
.sym 159934 $abc$46512$n3670_1
.sym 159935 $abc$46512$n6035
.sym 159936 $abc$46512$n4939
.sym 159938 lm32_cpu.mc_arithmetic.state[1]
.sym 159939 lm32_cpu.mc_arithmetic.state[2]
.sym 159940 lm32_cpu.mc_arithmetic.state[0]
.sym 159941 $abc$46512$n4928
.sym 159942 $abc$46512$n4629
.sym 159943 $abc$46512$n3893
.sym 159944 lm32_cpu.mc_arithmetic.operand_1_d[1]
.sym 159945 $abc$46512$n4947_1
.sym 159946 $abc$46512$n4629
.sym 159947 $abc$46512$n3893
.sym 159948 lm32_cpu.mc_arithmetic.operand_1_d[3]
.sym 159949 $abc$46512$n4943
.sym 159950 $abc$46512$n4629
.sym 159951 $abc$46512$n3893
.sym 159952 lm32_cpu.mc_arithmetic.operand_1_d[4]
.sym 159953 $abc$46512$n4941_1
.sym 159954 $abc$46512$n4629
.sym 159955 $abc$46512$n3893
.sym 159956 lm32_cpu.mc_arithmetic.operand_1_d[2]
.sym 159957 $abc$46512$n4945
.sym 159958 $abc$46512$n4629
.sym 159959 $abc$46512$n3893
.sym 159960 lm32_cpu.mc_arithmetic.operand_1_d[0]
.sym 159961 $abc$46512$n4949
.sym 159962 $abc$46512$n4933
.sym 159963 $abc$46512$n3893
.sym 159964 $abc$46512$n4936
.sym 159966 lm32_cpu.mc_arithmetic.cycles[0]
.sym 159967 lm32_cpu.mc_arithmetic.cycles[1]
.sym 159968 $abc$46512$n4929_1
.sym 159969 $abc$46512$n3610
.sym 159970 $abc$46512$n3846
.sym 159971 $abc$46512$n4939
.sym 159972 lm32_cpu.mc_arithmetic.cycles[0]
.sym 159973 lm32_cpu.mc_arithmetic.cycles[1]
.sym 159974 $abc$46512$n6035
.sym 159975 $abc$46512$n4939
.sym 159979 lm32_cpu.mc_arithmetic.cycles[0]
.sym 159981 $PACKER_VCC_NET_$glb_clk
.sym 159982 $abc$46512$n4939
.sym 159983 $abc$46512$n8283
.sym 159984 $abc$46512$n3846
.sym 159985 lm32_cpu.mc_arithmetic.cycles[2]
.sym 159986 $abc$46512$n3607
.sym 159987 $abc$46512$n3670_1
.sym 159990 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 159994 grant
.sym 159995 lm32_cpu.load_store_unit.d_dat_o[31]
.sym 159998 $abc$46512$n4939
.sym 159999 $abc$46512$n8282
.sym 160000 $abc$46512$n3846
.sym 160001 lm32_cpu.mc_arithmetic.cycles[0]
.sym 160005 spiflash_bus_adr[4]
.sym 160006 $abc$46512$n4966
.sym 160007 $abc$46512$n4955
.sym 160010 $abc$46512$n4966
.sym 160011 $abc$46512$n4955
.sym 160014 storage[13][1]
.sym 160015 storage[15][1]
.sym 160016 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 160017 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 160018 $abc$46512$n4153
.sym 160022 storage[13][0]
.sym 160023 storage[15][0]
.sym 160024 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 160025 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 160029 lm32_cpu.instruction_unit.icache_refill_address[12]
.sym 160030 lm32_cpu.instruction_unit.icache.state[2]
.sym 160031 $abc$46512$n4954
.sym 160032 lm32_cpu.instruction_unit.icache_refill_request
.sym 160034 lm32_cpu.instruction_unit.icache_refill_request
.sym 160035 lm32_cpu.instruction_unit.icache.state[2]
.sym 160036 $abc$46512$n4954
.sym 160038 lm32_cpu.instruction_unit.icache_refill_address[21]
.sym 160042 lm32_cpu.instruction_unit.icache_refill_address[6]
.sym 160046 lm32_cpu.instruction_unit.icache_refill_address[11]
.sym 160050 lm32_cpu.instruction_unit.icache_refill_address[17]
.sym 160054 lm32_cpu.instruction_unit.i_adr_o[6]
.sym 160055 lm32_cpu.load_store_unit.d_adr_o[6]
.sym 160056 grant
.sym 160058 lm32_cpu.instruction_unit.icache_refill_address[4]
.sym 160062 lm32_cpu.instruction_unit.icache_refill_address[2]
.sym 160066 $abc$46512$n4966
.sym 160067 $abc$46512$n4962_1
.sym 160068 $abc$46512$n4955
.sym 160070 $abc$46512$n6078
.sym 160071 $abc$46512$n6079
.sym 160072 lm32_cpu.pc_f[20]
.sym 160073 $abc$46512$n5875
.sym 160074 lm32_cpu.operand_m[6]
.sym 160078 $abc$46512$n6332
.sym 160079 $abc$46512$n6333
.sym 160080 lm32_cpu.pc_f[23]
.sym 160081 $abc$46512$n5875
.sym 160082 $abc$46512$n3687_1
.sym 160083 $abc$46512$n3694_1
.sym 160084 $abc$46512$n6789_1
.sym 160085 $abc$46512$n6790_1
.sym 160086 $abc$46512$n6078
.sym 160087 $abc$46512$n6079
.sym 160088 $abc$46512$n5875
.sym 160089 lm32_cpu.pc_f[20]
.sym 160090 $abc$46512$n7150_1
.sym 160091 $abc$46512$n4153
.sym 160092 $abc$46512$n3607
.sym 160094 $abc$46512$n6332
.sym 160095 $abc$46512$n6333
.sym 160096 $abc$46512$n5875
.sym 160097 lm32_cpu.pc_f[23]
.sym 160098 lm32_cpu.operand_m[17]
.sym 160102 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 160106 $abc$46512$n5177_1
.sym 160107 $abc$46512$n5185_1
.sym 160108 $abc$46512$n5198_1
.sym 160109 $abc$46512$n5211_1
.sym 160110 $abc$46512$n2453
.sym 160111 $abc$46512$n3608
.sym 160114 $abc$46512$n6319
.sym 160115 lm32_cpu.instruction_unit.icache.tmem_write_address[0]
.sym 160116 $abc$46512$n5204
.sym 160118 $abc$46512$n6323
.sym 160119 lm32_cpu.instruction_unit.icache.tmem_write_address[2]
.sym 160120 $abc$46512$n6321
.sym 160121 lm32_cpu.instruction_unit.icache.tmem_write_address[1]
.sym 160122 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 160126 $abc$46512$n3682_1
.sym 160127 lm32_cpu.pc_f[17]
.sym 160128 $abc$46512$n7149_1
.sym 160129 $abc$46512$n7176_1
.sym 160130 $abc$46512$n3683_1
.sym 160131 $abc$46512$n7147_1
.sym 160132 $abc$46512$n7148
.sym 160133 $abc$46512$n7144_1
.sym 160134 lm32_cpu.instruction_unit.pc_a[5]
.sym 160135 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.ra[3]
.sym 160136 $abc$46512$n3607
.sym 160137 lm32_cpu.instruction_unit.icache.tmem_write_address[3]
.sym 160138 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 160142 $abc$46512$n7012
.sym 160143 $abc$46512$n7011
.sym 160144 lm32_cpu.pc_f[25]
.sym 160145 $abc$46512$n5875
.sym 160146 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 160150 $abc$46512$n6959
.sym 160151 $abc$46512$n6960
.sym 160152 $abc$46512$n5875
.sym 160154 storage_1[1][5]
.sym 160155 storage_1[5][5]
.sym 160156 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 160157 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 160158 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 160162 lm32_cpu.pc_f[26]
.sym 160163 lm32_cpu.pc_f[29]
.sym 160164 $abc$46512$n3680_1
.sym 160165 $abc$46512$n3681_1
.sym 160166 $abc$46512$n5235
.sym 160167 lm32_cpu.branch_target_d[1]
.sym 160168 $abc$46512$n4964
.sym 160170 lm32_cpu.instruction_unit.i_adr_o[17]
.sym 160171 lm32_cpu.load_store_unit.d_adr_o[17]
.sym 160172 grant
.sym 160174 $abc$46512$n5128
.sym 160175 lm32_cpu.instruction_unit.restart_address[12]
.sym 160176 lm32_cpu.instruction_unit.icache_restart_request
.sym 160178 $abc$46512$n5462
.sym 160179 $abc$46512$n5464
.sym 160180 $abc$46512$n3609
.sym 160182 lm32_cpu.pc_f[23]
.sym 160186 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.ra[3]
.sym 160187 lm32_cpu.instruction_unit.pc_a[5]
.sym 160188 $abc$46512$n3607
.sym 160190 lm32_cpu.instruction_unit.pc_a[7]
.sym 160194 lm32_cpu.instruction_unit.pc_a[3]
.sym 160198 $abc$46512$n5234_1
.sym 160199 $abc$46512$n5236_1
.sym 160200 $abc$46512$n3609
.sym 160202 $abc$46512$n5471_1
.sym 160203 lm32_cpu.instruction_unit.branch_predict_address_d[26]
.sym 160204 $abc$46512$n4964
.sym 160206 $abc$46512$n5130
.sym 160207 lm32_cpu.instruction_unit.restart_address[13]
.sym 160208 lm32_cpu.instruction_unit.icache_restart_request
.sym 160210 lm32_cpu.pc_x[9]
.sym 160214 $abc$46512$n5162
.sym 160215 lm32_cpu.instruction_unit.restart_address[29]
.sym 160216 lm32_cpu.instruction_unit.icache_restart_request
.sym 160220 lm32_cpu.pc_f[29]
.sym 160221 $auto$alumacc.cc:474:replace_alu$4528.C[29]
.sym 160222 $abc$46512$n5120
.sym 160223 lm32_cpu.instruction_unit.restart_address[8]
.sym 160224 lm32_cpu.instruction_unit.icache_restart_request
.sym 160226 lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra[7]
.sym 160227 lm32_cpu.instruction_unit.pc_a[7]
.sym 160228 $abc$46512$n3607
.sym 160230 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.ra[0]
.sym 160231 lm32_cpu.instruction_unit.pc_a[2]
.sym 160232 $abc$46512$n3607
.sym 160234 lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra[2]
.sym 160235 lm32_cpu.instruction_unit.pc_a[2]
.sym 160236 $abc$46512$n3607
.sym 160238 $abc$46512$n5201
.sym 160239 $abc$46512$n5203
.sym 160240 $abc$46512$n3609
.sym 160242 lm32_cpu.pc_f[29]
.sym 160246 lm32_cpu.pc_f[16]
.sym 160250 $abc$46512$n5150
.sym 160251 lm32_cpu.instruction_unit.restart_address[23]
.sym 160252 lm32_cpu.instruction_unit.icache_restart_request
.sym 160254 lm32_cpu.pc_f[9]
.sym 160258 storage_1[14][2]
.sym 160259 storage_1[15][2]
.sym 160260 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 160261 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 160262 $abc$46512$n5160
.sym 160263 lm32_cpu.instruction_unit.restart_address[28]
.sym 160264 lm32_cpu.instruction_unit.icache_restart_request
.sym 160266 $abc$46512$n6340
.sym 160270 $abc$46512$n6319
.sym 160274 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.ra[1]
.sym 160275 lm32_cpu.instruction_unit.pc_a[3]
.sym 160276 $abc$46512$n3607
.sym 160278 lm32_cpu.instruction_unit.icache_refill_data[14]
.sym 160282 $abc$46512$n6325
.sym 160286 $abc$46512$n6321
.sym 160290 $abc$46512$n5158
.sym 160291 lm32_cpu.instruction_unit.restart_address[27]
.sym 160292 lm32_cpu.instruction_unit.icache_restart_request
.sym 160294 lm32_cpu.instruction_unit.i_adr_o[19]
.sym 160295 lm32_cpu.load_store_unit.d_adr_o[19]
.sym 160296 grant
.sym 160298 slave_sel_r[2]
.sym 160299 spiflash_sr[25]
.sym 160300 $abc$46512$n6522
.sym 160301 $abc$46512$n3589
.sym 160302 lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra[1]
.sym 160303 lm32_cpu.instruction_unit.pc_a[1]
.sym 160304 $abc$46512$n3607
.sym 160306 lm32_cpu.instruction_unit.pc_a[1]
.sym 160307 lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra[1]
.sym 160308 $abc$46512$n3607
.sym 160309 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 160310 lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra[0]
.sym 160311 lm32_cpu.instruction_unit.pc_a[0]
.sym 160312 $abc$46512$n3607
.sym 160314 lm32_cpu.instruction_unit.pc_a[0]
.sym 160315 lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra[0]
.sym 160316 $abc$46512$n3607
.sym 160317 lm32_cpu.instruction_unit.icache.refill_offset[0]
.sym 160318 lm32_cpu.instruction_unit.icache_refill_address[7]
.sym 160322 $abc$46512$n5226
.sym 160323 $abc$46512$n5232
.sym 160324 $abc$46512$n6350
.sym 160325 lm32_cpu.instruction_unit.icache_refill_address[7]
.sym 160326 $abc$46512$n6340
.sym 160327 lm32_cpu.instruction_unit.icache_refill_address[2]
.sym 160328 $abc$46512$n6342
.sym 160329 lm32_cpu.instruction_unit.icache_refill_address[3]
.sym 160330 $abc$46512$n6344
.sym 160331 lm32_cpu.instruction_unit.icache_refill_address[4]
.sym 160332 $abc$46512$n6346
.sym 160333 lm32_cpu.instruction_unit.icache_refill_address[5]
.sym 160334 $abc$46512$n6338
.sym 160338 $abc$46512$n5225_1
.sym 160339 $abc$46512$n5237_1
.sym 160340 $abc$46512$n5240_1
.sym 160341 $abc$46512$n5243_1
.sym 160342 $abc$46512$n6336
.sym 160346 slave_sel_r[2]
.sym 160347 spiflash_sr[30]
.sym 160348 $abc$46512$n6562
.sym 160349 $abc$46512$n3589
.sym 160354 lm32_cpu.instruction_unit.icache_refill_request
.sym 160355 $abc$46512$n6035
.sym 160358 $abc$46512$n5161_1
.sym 160359 spiflash_sr[25]
.sym 160360 $abc$46512$n5685
.sym 160361 $abc$46512$n5167_1
.sym 160362 $abc$46512$n5161_1
.sym 160363 spiflash_sr[26]
.sym 160364 $abc$46512$n5687
.sym 160365 $abc$46512$n5167_1
.sym 160366 spiflash_sr[11]
.sym 160367 spiflash_bus_adr[2]
.sym 160368 $abc$46512$n5167_1
.sym 160370 $abc$46512$n5161_1
.sym 160371 spiflash_sr[24]
.sym 160372 $abc$46512$n5683
.sym 160373 $abc$46512$n5167_1
.sym 160374 $abc$46512$n5161_1
.sym 160375 spiflash_sr[30]
.sym 160376 $abc$46512$n5695
.sym 160377 $abc$46512$n5167_1
.sym 160385 lm32_cpu.instruction_unit.icache_refill_data[29]
.sym 160386 spiflash_sr[12]
.sym 160387 spiflash_bus_adr[3]
.sym 160388 $abc$46512$n5167_1
.sym 160390 grant
.sym 160397 $abc$46512$n5683
.sym 160414 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 160418 storage_1[1][6]
.sym 160419 storage_1[5][6]
.sym 160420 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 160421 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 160426 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 160433 lm32_cpu.load_store_unit.d_dat_o[9]
.sym 160438 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 160458 basesoc_sram_we[1]
.sym 160462 grant
.sym 160463 lm32_cpu.load_store_unit.d_dat_o[11]
.sym 160474 slave_sel_r[2]
.sym 160475 spiflash_sr[14]
.sym 160476 $abc$46512$n6434_1
.sym 160477 $abc$46512$n3589
.sym 160485 storage[9][1]
.sym 160486 lm32_cpu.load_store_unit.d_dat_o[10]
.sym 160498 storage[9][1]
.sym 160499 storage[11][1]
.sym 160500 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 160501 $abc$46512$n7068_1
.sym 160502 lm32_cpu.load_store_unit.d_dat_o[14]
.sym 160510 lm32_cpu.load_store_unit.d_dat_o[8]
.sym 160522 grant
.sym 160523 lm32_cpu.load_store_unit.d_dat_o[12]
.sym 160529 $abc$46512$n8009
.sym 160533 sram_bus_dat_w[6]
.sym 160534 sys_rst
.sym 160535 sram_bus_dat_w[4]
.sym 160546 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 160553 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 160558 lm32_cpu.load_store_unit.d_dat_o[13]
.sym 160562 lm32_cpu.load_store_unit.d_dat_o[12]
.sym 160570 lm32_cpu.load_store_unit.d_dat_o[9]
.sym 160574 lm32_cpu.load_store_unit.d_dat_o[11]
.sym 160582 storage_1[9][0]
.sym 160583 storage_1[13][0]
.sym 160584 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 160594 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 160626 sram_bus_dat_w[1]
.sym 160650 $abc$46512$n6682
.sym 160651 $abc$46512$n5067_1
.sym 160662 $abc$46512$n6682
.sym 160674 sys_rst
.sym 160675 $abc$46512$n2647
.sym 160689 $abc$46512$n2658
.sym 160690 $abc$46512$n2647
.sym 160697 $abc$46512$n443
.sym 160853 $abc$46512$n2840
.sym 160873 lm32_cpu.load_store_unit.store_data_m[26]
.sym 160877 sys_rst
.sym 160881 sys_rst
.sym 160893 $abc$46512$n4510
.sym 160905 lm32_cpu.load_store_unit.d_dat_o[30]
.sym 160913 $abc$46512$n3670_1
.sym 160917 $abc$46512$n3670_1
.sym 160925 $abc$46512$n4510
.sym 160938 $abc$46512$n4923_1
.sym 160939 $abc$46512$n4905_1
.sym 160940 $abc$46512$n4931
.sym 160945 $abc$46512$n3670_1
.sym 160947 lm32_cpu.mc_arithmetic.cycles[5]
.sym 160948 $PACKER_VCC_NET_$glb_clk
.sym 160949 $auto$alumacc.cc:474:replace_alu$4519.C[5]
.sym 160950 $abc$46512$n4939
.sym 160951 $abc$46512$n8286
.sym 160962 lm32_cpu.mc_arithmetic.cycles[5]
.sym 160963 $abc$46512$n3846
.sym 160964 $abc$46512$n4938_1
.sym 160965 $abc$46512$n4905_1
.sym 160966 lm32_cpu.mc_arithmetic.cycles[2]
.sym 160967 lm32_cpu.mc_arithmetic.cycles[3]
.sym 160968 lm32_cpu.mc_arithmetic.cycles[4]
.sym 160969 lm32_cpu.mc_arithmetic.cycles[5]
.sym 160970 $abc$46512$n4962_1
.sym 160971 $abc$46512$n4969
.sym 160972 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 160973 $abc$46512$n4974_1
.sym 160977 $abc$46512$n2530
.sym 160978 $abc$46512$n4939
.sym 160979 $abc$46512$n8285
.sym 160980 $abc$46512$n3846
.sym 160981 lm32_cpu.mc_arithmetic.cycles[4]
.sym 160982 lm32_cpu.instruction_unit.icache_refill_ready
.sym 160983 lm32_cpu.instruction_unit.icache.refill_offset[0]
.sym 160984 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 160985 $abc$46512$n4953_1
.sym 160986 $abc$46512$n4962_1
.sym 160987 $abc$46512$n4969
.sym 160988 lm32_cpu.instruction_unit.icache.refill_offset[0]
.sym 160989 $abc$46512$n4976
.sym 160990 $abc$46512$n4939
.sym 160991 $abc$46512$n8284
.sym 160992 $abc$46512$n3846
.sym 160993 lm32_cpu.mc_arithmetic.cycles[3]
.sym 160994 lm32_cpu.instruction_unit.icache_refill_ready
.sym 160995 lm32_cpu.instruction_unit.icache.refill_offset[0]
.sym 160996 $abc$46512$n4953_1
.sym 160999 lm32_cpu.mc_arithmetic.cycles[0]
.sym 161003 lm32_cpu.mc_arithmetic.cycles[1]
.sym 161004 $PACKER_VCC_NET_$glb_clk
.sym 161007 lm32_cpu.mc_arithmetic.cycles[2]
.sym 161008 $PACKER_VCC_NET_$glb_clk
.sym 161009 $auto$alumacc.cc:474:replace_alu$4519.C[2]
.sym 161011 lm32_cpu.mc_arithmetic.cycles[3]
.sym 161012 $PACKER_VCC_NET_$glb_clk
.sym 161013 $auto$alumacc.cc:474:replace_alu$4519.C[3]
.sym 161015 lm32_cpu.mc_arithmetic.cycles[4]
.sym 161016 $PACKER_VCC_NET_$glb_clk
.sym 161017 $auto$alumacc.cc:474:replace_alu$4519.C[4]
.sym 161021 $nextpnr_ICESTORM_LC_36$I3
.sym 161022 lm32_cpu.load_store_unit.d_dat_o[31]
.sym 161026 lm32_cpu.load_store_unit.d_dat_o[24]
.sym 161030 $abc$46512$n4962_1
.sym 161031 $abc$46512$n4969
.sym 161032 $abc$46512$n4970
.sym 161034 lm32_cpu.instruction_unit.icache.state[1]
.sym 161035 lm32_cpu.instruction_unit.icache.state[0]
.sym 161038 $abc$46512$n4962_1
.sym 161039 $abc$46512$n4969
.sym 161040 $abc$46512$n4972
.sym 161042 $abc$46512$n4957
.sym 161043 $abc$46512$n4959_1
.sym 161044 lm32_cpu.instruction_unit.icache.state[0]
.sym 161046 $abc$46512$n2593
.sym 161047 $abc$46512$n4959_1
.sym 161050 $abc$46512$n4957
.sym 161051 $abc$46512$n4959_1
.sym 161052 lm32_cpu.instruction_unit.icache.state[1]
.sym 161053 $abc$46512$n4961
.sym 161054 lm32_cpu.instruction_unit.icache.state[2]
.sym 161055 lm32_cpu.instruction_unit.icache_refill_request
.sym 161056 lm32_cpu.instruction_unit.icache.state[1]
.sym 161057 lm32_cpu.instruction_unit.icache.state[0]
.sym 161058 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 161059 lm32_cpu.instruction_unit.icache_refill_ready
.sym 161060 lm32_cpu.instruction_unit.icache.refill_offset[0]
.sym 161061 $abc$46512$n4953_1
.sym 161062 lm32_cpu.pc_f[6]
.sym 161066 $abc$46512$n4959_1
.sym 161067 $abc$46512$n4957
.sym 161068 $abc$46512$n4952
.sym 161070 lm32_cpu.pc_f[23]
.sym 161074 lm32_cpu.pc_f[15]
.sym 161078 $abc$46512$n4953_1
.sym 161079 $abc$46512$n4955
.sym 161080 $abc$46512$n6035
.sym 161082 lm32_cpu.pc_f[5]
.sym 161086 lm32_cpu.pc_f[12]
.sym 161090 lm32_cpu.pc_f[20]
.sym 161094 $abc$46512$n3713_1
.sym 161095 $abc$46512$n3714_1
.sym 161096 $abc$46512$n3715_1
.sym 161097 $abc$46512$n3716_1
.sym 161098 $abc$46512$n7526
.sym 161099 $abc$46512$n7525
.sym 161100 $abc$46512$n5875
.sym 161101 lm32_cpu.pc_f[9]
.sym 161102 $abc$46512$n3607
.sym 161103 $abc$46512$n4955
.sym 161104 lm32_cpu.instruction_unit.icache_restart_request
.sym 161105 $abc$46512$n4951
.sym 161106 $abc$46512$n4953_1
.sym 161107 lm32_cpu.instruction_unit.icache_restart_request
.sym 161108 $abc$46512$n4952
.sym 161110 $abc$46512$n3720_1
.sym 161111 $abc$46512$n3712_1
.sym 161112 $abc$46512$n3701_1
.sym 161113 $abc$46512$n3721_1
.sym 161114 $abc$46512$n4953_1
.sym 161115 lm32_cpu.instruction_unit.icache_refill_ready
.sym 161116 lm32_cpu.instruction_unit.icache.refill_offset[0]
.sym 161117 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 161118 $abc$46512$n7015
.sym 161119 $abc$46512$n7014
.sym 161120 $abc$46512$n5875
.sym 161121 lm32_cpu.pc_f[13]
.sym 161122 lm32_cpu.instruction_unit.icache.flush_set[3]
.sym 161123 lm32_cpu.instruction_unit.icache_refill_address[5]
.sym 161124 $abc$46512$n4954
.sym 161126 $abc$46512$n3702_1
.sym 161127 $abc$46512$n3703_1
.sym 161128 $abc$46512$n3704_1
.sym 161129 $abc$46512$n3705_1
.sym 161130 $abc$46512$n7046
.sym 161131 $abc$46512$n7047
.sym 161132 $abc$46512$n5875
.sym 161133 lm32_cpu.pc_f[16]
.sym 161134 lm32_cpu.pc_d[22]
.sym 161138 $abc$46512$n7173_1
.sym 161139 $abc$46512$n7174_1
.sym 161140 $abc$46512$n7175_1
.sym 161141 $abc$46512$n7169
.sym 161142 $abc$46512$n3688_1
.sym 161143 $abc$46512$n3689_1
.sym 161144 $abc$46512$n6784_1
.sym 161145 $abc$46512$n6785_1
.sym 161146 $abc$46512$n7046
.sym 161147 $abc$46512$n7047
.sym 161148 lm32_cpu.pc_f[16]
.sym 161149 $abc$46512$n5875
.sym 161150 $abc$46512$n7139_1
.sym 161151 $abc$46512$n7140_1
.sym 161152 $abc$46512$n7168_1
.sym 161153 $abc$46512$n7171
.sym 161154 $abc$46512$n7024
.sym 161155 $abc$46512$n7023
.sym 161156 lm32_cpu.pc_f[15]
.sym 161157 $abc$46512$n5875
.sym 161158 $abc$46512$n7017
.sym 161159 $abc$46512$n7018
.sym 161160 lm32_cpu.pc_f[24]
.sym 161161 $abc$46512$n5875
.sym 161162 $abc$46512$n7017
.sym 161163 $abc$46512$n7018
.sym 161164 $abc$46512$n5875
.sym 161165 lm32_cpu.pc_f[24]
.sym 161166 $abc$46512$n7586
.sym 161167 $abc$46512$n7587
.sym 161168 lm32_cpu.pc_f[28]
.sym 161169 $abc$46512$n5875
.sym 161170 $abc$46512$n7586
.sym 161171 $abc$46512$n7587
.sym 161172 $abc$46512$n5875
.sym 161173 lm32_cpu.pc_f[28]
.sym 161174 lm32_cpu.instruction_unit.icache_refill_address[25]
.sym 161178 lm32_cpu.instruction_unit.icache_refill_address[28]
.sym 161182 $abc$46512$n7590
.sym 161183 $abc$46512$n7589
.sym 161184 lm32_cpu.pc_f[27]
.sym 161185 $abc$46512$n5875
.sym 161186 lm32_cpu.instruction_unit.icache_refill_address[27]
.sym 161191 lm32_cpu.pc_f[0]
.sym 161196 lm32_cpu.pc_f[1]
.sym 161200 lm32_cpu.pc_f[2]
.sym 161201 $auto$alumacc.cc:474:replace_alu$4528.C[2]
.sym 161204 lm32_cpu.pc_f[3]
.sym 161205 $auto$alumacc.cc:474:replace_alu$4528.C[3]
.sym 161208 lm32_cpu.pc_f[4]
.sym 161209 $auto$alumacc.cc:474:replace_alu$4528.C[4]
.sym 161212 lm32_cpu.pc_f[5]
.sym 161213 $auto$alumacc.cc:474:replace_alu$4528.C[5]
.sym 161216 lm32_cpu.pc_f[6]
.sym 161217 $auto$alumacc.cc:474:replace_alu$4528.C[6]
.sym 161220 lm32_cpu.pc_f[7]
.sym 161221 $auto$alumacc.cc:474:replace_alu$4528.C[7]
.sym 161224 lm32_cpu.pc_f[8]
.sym 161225 $auto$alumacc.cc:474:replace_alu$4528.C[8]
.sym 161228 lm32_cpu.pc_f[9]
.sym 161229 $auto$alumacc.cc:474:replace_alu$4528.C[9]
.sym 161232 lm32_cpu.pc_f[10]
.sym 161233 $auto$alumacc.cc:474:replace_alu$4528.C[10]
.sym 161236 lm32_cpu.pc_f[11]
.sym 161237 $auto$alumacc.cc:474:replace_alu$4528.C[11]
.sym 161240 lm32_cpu.pc_f[12]
.sym 161241 $auto$alumacc.cc:474:replace_alu$4528.C[12]
.sym 161244 lm32_cpu.pc_f[13]
.sym 161245 $auto$alumacc.cc:474:replace_alu$4528.C[13]
.sym 161248 lm32_cpu.pc_f[14]
.sym 161249 $auto$alumacc.cc:474:replace_alu$4528.C[14]
.sym 161252 lm32_cpu.pc_f[15]
.sym 161253 $auto$alumacc.cc:474:replace_alu$4528.C[15]
.sym 161256 lm32_cpu.pc_f[16]
.sym 161257 $auto$alumacc.cc:474:replace_alu$4528.C[16]
.sym 161260 lm32_cpu.pc_f[17]
.sym 161261 $auto$alumacc.cc:474:replace_alu$4528.C[17]
.sym 161264 lm32_cpu.pc_f[18]
.sym 161265 $auto$alumacc.cc:474:replace_alu$4528.C[18]
.sym 161268 lm32_cpu.pc_f[19]
.sym 161269 $auto$alumacc.cc:474:replace_alu$4528.C[19]
.sym 161272 lm32_cpu.pc_f[20]
.sym 161273 $auto$alumacc.cc:474:replace_alu$4528.C[20]
.sym 161276 lm32_cpu.pc_f[21]
.sym 161277 $auto$alumacc.cc:474:replace_alu$4528.C[21]
.sym 161280 lm32_cpu.pc_f[22]
.sym 161281 $auto$alumacc.cc:474:replace_alu$4528.C[22]
.sym 161284 lm32_cpu.pc_f[23]
.sym 161285 $auto$alumacc.cc:474:replace_alu$4528.C[23]
.sym 161288 lm32_cpu.pc_f[24]
.sym 161289 $auto$alumacc.cc:474:replace_alu$4528.C[24]
.sym 161292 lm32_cpu.pc_f[25]
.sym 161293 $auto$alumacc.cc:474:replace_alu$4528.C[25]
.sym 161296 lm32_cpu.pc_f[26]
.sym 161297 $auto$alumacc.cc:474:replace_alu$4528.C[26]
.sym 161300 lm32_cpu.pc_f[27]
.sym 161301 $auto$alumacc.cc:474:replace_alu$4528.C[27]
.sym 161304 lm32_cpu.pc_f[28]
.sym 161305 $auto$alumacc.cc:474:replace_alu$4528.C[28]
.sym 161309 $nextpnr_ICESTORM_LC_42$I3
.sym 161310 $PACKER_GND_NET
.sym 161314 $abc$46512$n5124
.sym 161315 lm32_cpu.instruction_unit.restart_address[10]
.sym 161316 lm32_cpu.instruction_unit.icache_restart_request
.sym 161325 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 161329 $abc$46512$n6321
.sym 161333 lm32_cpu.instruction_unit.icache_refill_request
.sym 161334 shared_dat_r[25]
.sym 161338 shared_dat_r[14]
.sym 161342 shared_dat_r[30]
.sym 161350 shared_dat_r[30]
.sym 161357 lm32_cpu.instruction_unit.icache_refill_address[29]
.sym 161358 shared_dat_r[14]
.sym 161366 shared_dat_r[25]
.sym 161378 shared_dat_r[13]
.sym 161382 storage[3][1]
.sym 161383 storage[7][1]
.sym 161384 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 161385 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 161394 storage[3][2]
.sym 161395 storage[7][2]
.sym 161396 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 161397 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 161402 lm32_cpu.instruction_unit.icache_refill_address[27]
.sym 161406 lm32_cpu.instruction_unit.icache_refill_address[14]
.sym 161418 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 161429 sram_bus_dat_w[3]
.sym 161462 sram_bus_dat_w[3]
.sym 161469 basesoc_uart_phy_tx_reg[7]
.sym 161474 sram_bus_dat_w[2]
.sym 161478 regs0
.sym 161482 $abc$46512$n7119_1
.sym 161483 $abc$46512$n7117_1
.sym 161484 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 161485 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 161486 lm32_cpu.instruction_unit.icache_refill_data[21]
.sym 161490 $abc$46512$n7131_1
.sym 161491 $abc$46512$n7129_1
.sym 161492 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 161493 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 161498 $abc$46512$n6348
.sym 161502 serial_rx
.sym 161506 $abc$46512$n7127_1
.sym 161507 $abc$46512$n7123_1
.sym 161508 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 161509 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 161510 lm32_cpu.instruction_unit.icache_refill_address[10]
.sym 161521 $abc$46512$n8629
.sym 161526 lm32_cpu.instruction_unit.icache_refill_address[8]
.sym 161546 sram_bus_dat_w[1]
.sym 161550 storage[0][6]
.sym 161551 storage[4][6]
.sym 161552 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 161553 $abc$46512$n7126_1
.sym 161558 sram_bus_dat_w[7]
.sym 161562 sram_bus_dat_w[0]
.sym 161566 sram_bus_dat_w[6]
.sym 161570 sram_bus_dat_w[5]
.sym 161585 $abc$46512$n8000
.sym 161589 $abc$46512$n8632
.sym 161602 sram_bus_dat_w[6]
.sym 161610 storage[12][5]
.sym 161611 storage[14][5]
.sym 161612 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 161613 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 161622 sram_bus_dat_w[5]
.sym 161626 sram_bus_dat_w[3]
.sym 161634 storage[8][5]
.sym 161635 storage[10][5]
.sym 161636 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 161637 $abc$46512$n7118_1
.sym 161642 sram_bus_dat_w[5]
.sym 161653 $abc$46512$n8644
.sym 161662 sram_bus_dat_w[2]
.sym 161670 basesoc_uart_phy_tx_busy
.sym 161671 basesoc_uart_phy_uart_clk_txen
.sym 161672 $abc$46512$n5067_1
.sym 161681 $abc$46512$n2639
.sym 161682 sram_bus_dat_w[5]
.sym 161690 sram_bus_dat_w[0]
.sym 161694 $abc$46512$n5071_1
.sym 161695 basesoc_uart_phy_tx_bitcount[0]
.sym 161696 basesoc_uart_phy_tx_busy
.sym 161697 basesoc_uart_phy_uart_clk_txen
.sym 161703 basesoc_uart_phy_tx_bitcount[0]
.sym 161708 basesoc_uart_phy_tx_bitcount[1]
.sym 161712 basesoc_uart_phy_tx_bitcount[2]
.sym 161713 $auto$alumacc.cc:474:replace_alu$4477.C[2]
.sym 161717 $nextpnr_ICESTORM_LC_11$I3
.sym 161718 $abc$46512$n2647
.sym 161719 $abc$46512$n7244
.sym 161724 basesoc_uart_phy_tx_bitcount[3]
.sym 161725 $auto$alumacc.cc:474:replace_alu$4477.C[3]
.sym 161726 basesoc_uart_phy_tx_bitcount[1]
.sym 161727 basesoc_uart_phy_tx_bitcount[2]
.sym 161728 basesoc_uart_phy_tx_bitcount[3]
.sym 161730 $abc$46512$n2647
.sym 161731 $abc$46512$n7246
.sym 161734 basesoc_uart_phy_tx_busy
.sym 161735 $abc$46512$n7080
.sym 161842 $abc$46512$n58
.sym 161843 $abc$46512$n120
.sym 161844 $abc$46512$n122
.sym 161845 $abc$46512$n124
.sym 161846 $abc$46512$n120
.sym 161847 sys_rst
.sym 161848 por_rst
.sym 161850 $abc$46512$n122
.sym 161851 por_rst
.sym 161862 $abc$46512$n50
.sym 161870 por_rst
.sym 161871 $abc$46512$n7253
.sym 161874 $abc$46512$n58
.sym 161883 reset_delay[11]
.sym 161884 $PACKER_VCC_NET_$glb_clk
.sym 161885 $auto$alumacc.cc:474:replace_alu$4504.C[11]
.sym 161886 por_rst
.sym 161887 $abc$46512$n7258
.sym 161890 $abc$46512$n3567
.sym 161891 $abc$46512$n3568
.sym 161892 $abc$46512$n3569
.sym 161894 $abc$46512$n50
.sym 161895 $abc$46512$n52
.sym 161896 $abc$46512$n54
.sym 161897 $abc$46512$n56
.sym 161898 sys_rst
.sym 161899 por_rst
.sym 161910 $abc$46512$n56
.sym 161914 por_rst
.sym 161915 $abc$46512$n7256
.sym 161981 spiflash_bus_adr[4]
.sym 161998 sram_bus_dat_w[2]
.sym 162014 sram_bus_dat_w[7]
.sym 162026 sram_bus_dat_w[7]
.sym 162030 storage[13][2]
.sym 162031 storage[15][2]
.sym 162032 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 162033 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 162034 sram_bus_dat_w[2]
.sym 162041 lm32_cpu.instruction_unit.icache.refill_offset[1]
.sym 162046 storage[9][3]
.sym 162047 storage[11][3]
.sym 162048 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 162049 $abc$46512$n7092_1
.sym 162050 sram_bus_dat_w[0]
.sym 162069 lm32_cpu.pc_f[5]
.sym 162078 lm32_cpu.instruction_unit.icache.flush_set[1]
.sym 162087 lm32_cpu.instruction_unit.icache.flush_set[0]
.sym 162091 lm32_cpu.instruction_unit.icache.flush_set[1]
.sym 162092 $PACKER_VCC_NET_$glb_clk
.sym 162095 lm32_cpu.instruction_unit.icache.flush_set[2]
.sym 162096 $PACKER_VCC_NET_$glb_clk
.sym 162097 $auto$alumacc.cc:474:replace_alu$4537.C[2]
.sym 162099 lm32_cpu.instruction_unit.icache.flush_set[3]
.sym 162100 $PACKER_VCC_NET_$glb_clk
.sym 162101 $auto$alumacc.cc:474:replace_alu$4537.C[3]
.sym 162103 lm32_cpu.instruction_unit.icache.flush_set[4]
.sym 162104 $PACKER_VCC_NET_$glb_clk
.sym 162105 $auto$alumacc.cc:474:replace_alu$4537.C[4]
.sym 162107 lm32_cpu.instruction_unit.icache.flush_set[5]
.sym 162108 $PACKER_VCC_NET_$glb_clk
.sym 162109 $auto$alumacc.cc:474:replace_alu$4537.C[5]
.sym 162113 $nextpnr_ICESTORM_LC_44$I3
.sym 162115 lm32_cpu.instruction_unit.icache.flush_set[6]
.sym 162116 $PACKER_VCC_NET_$glb_clk
.sym 162117 $auto$alumacc.cc:474:replace_alu$4537.C[6]
.sym 162118 lm32_cpu.instruction_unit.icache.flush_set[2]
.sym 162119 lm32_cpu.instruction_unit.icache_refill_address[4]
.sym 162120 $abc$46512$n4954
.sym 162122 lm32_cpu.instruction_unit.icache.flush_set[0]
.sym 162123 lm32_cpu.instruction_unit.icache.flush_set[1]
.sym 162124 lm32_cpu.instruction_unit.icache.flush_set[2]
.sym 162125 lm32_cpu.instruction_unit.icache.flush_set[3]
.sym 162126 $abc$46512$n4959_1
.sym 162127 $abc$46512$n6035
.sym 162130 lm32_cpu.instruction_unit.icache.flush_set[0]
.sym 162131 $abc$46512$n4959_1
.sym 162132 $abc$46512$n6035
.sym 162134 lm32_cpu.load_store_unit.store_data_m[11]
.sym 162138 lm32_cpu.instruction_unit.icache.flush_set[4]
.sym 162139 lm32_cpu.instruction_unit.icache.flush_set[5]
.sym 162140 lm32_cpu.instruction_unit.icache.flush_set[6]
.sym 162141 $abc$46512$n4958
.sym 162142 lm32_cpu.load_store_unit.store_data_m[31]
.sym 162146 lm32_cpu.instruction_unit.icache.flush_set[4]
.sym 162147 lm32_cpu.instruction_unit.icache_refill_address[6]
.sym 162148 $abc$46512$n4954
.sym 162150 $abc$46512$n6956
.sym 162151 $abc$46512$n6957
.sym 162152 $abc$46512$n5875
.sym 162153 lm32_cpu.pc_f[11]
.sym 162154 lm32_cpu.instruction_unit.icache.flush_set[1]
.sym 162155 lm32_cpu.instruction_unit.icache_refill_address[3]
.sym 162156 $abc$46512$n4954
.sym 162158 $abc$46512$n6002
.sym 162159 $abc$46512$n6001
.sym 162160 lm32_cpu.pc_f[22]
.sym 162161 $abc$46512$n5875
.sym 162162 $abc$46512$n6956
.sym 162163 $abc$46512$n6957
.sym 162164 lm32_cpu.pc_f[11]
.sym 162165 $abc$46512$n5875
.sym 162166 lm32_cpu.instruction_unit.icache.flush_set[5]
.sym 162167 lm32_cpu.instruction_unit.icache_refill_address[7]
.sym 162168 $abc$46512$n4954
.sym 162170 lm32_cpu.instruction_unit.icache.flush_set[0]
.sym 162171 lm32_cpu.instruction_unit.icache_refill_address[2]
.sym 162172 $abc$46512$n4954
.sym 162175 lm32_cpu.instruction_unit.icache.flush_set[0]
.sym 162177 $PACKER_VCC_NET_$glb_clk
.sym 162178 $abc$46512$n6204_1
.sym 162179 $abc$46512$n6205_1
.sym 162180 $abc$46512$n7135_1
.sym 162181 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 162182 $abc$46512$n5411_1
.sym 162183 lm32_cpu.instruction_unit.branch_predict_address_d[11]
.sym 162184 $abc$46512$n4964
.sym 162186 $abc$46512$n5410
.sym 162187 $abc$46512$n5412
.sym 162188 $abc$46512$n3609
.sym 162190 $abc$46512$n7060
.sym 162191 $abc$46512$n7059
.sym 162192 lm32_cpu.pc_f[18]
.sym 162193 $abc$46512$n5875
.sym 162194 $abc$46512$n5134
.sym 162195 lm32_cpu.instruction_unit.restart_address[15]
.sym 162196 lm32_cpu.instruction_unit.icache_restart_request
.sym 162198 $abc$46512$n5122
.sym 162199 lm32_cpu.instruction_unit.restart_address[9]
.sym 162200 lm32_cpu.instruction_unit.icache_restart_request
.sym 162202 lm32_cpu.instruction_unit.pc_a[5]
.sym 162206 lm32_cpu.instruction_unit.pc_a[0]
.sym 162210 $abc$46512$n5146
.sym 162211 lm32_cpu.instruction_unit.restart_address[21]
.sym 162212 lm32_cpu.instruction_unit.icache_restart_request
.sym 162214 lm32_cpu.instruction_unit.pc_a[1]
.sym 162218 lm32_cpu.pc_f[20]
.sym 162222 lm32_cpu.instruction_unit.pc_a[4]
.sym 162226 lm32_cpu.instruction_unit.restart_address[1]
.sym 162227 lm32_cpu.pc_f[0]
.sym 162228 lm32_cpu.pc_f[1]
.sym 162229 lm32_cpu.instruction_unit.icache_restart_request
.sym 162230 $abc$46512$n5118
.sym 162231 lm32_cpu.instruction_unit.restart_address[7]
.sym 162232 lm32_cpu.instruction_unit.icache_restart_request
.sym 162234 lm32_cpu.pc_f[4]
.sym 162238 $abc$46512$n5463_1
.sym 162239 lm32_cpu.instruction_unit.branch_predict_address_d[24]
.sym 162240 $abc$46512$n4964
.sym 162242 lm32_cpu.instruction_unit.pc_a[2]
.sym 162246 $abc$46512$n6346
.sym 162250 $abc$46512$n5215_1
.sym 162251 lm32_cpu.branch_target_d[4]
.sym 162252 $abc$46512$n4964
.sym 162254 $abc$46512$n5116
.sym 162255 lm32_cpu.instruction_unit.restart_address[6]
.sym 162256 lm32_cpu.instruction_unit.icache_restart_request
.sym 162258 $abc$46512$n5112
.sym 162259 lm32_cpu.instruction_unit.restart_address[4]
.sym 162260 lm32_cpu.instruction_unit.icache_restart_request
.sym 162262 lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra[5]
.sym 162263 lm32_cpu.instruction_unit.pc_a[5]
.sym 162264 $abc$46512$n3607
.sym 162266 $abc$46512$n5140
.sym 162267 lm32_cpu.instruction_unit.restart_address[18]
.sym 162268 lm32_cpu.instruction_unit.icache_restart_request
.sym 162270 $abc$46512$n5214_1
.sym 162271 $abc$46512$n5216_1
.sym 162272 $abc$46512$n3609
.sym 162274 lm32_cpu.instruction_unit.icache_refill_address[18]
.sym 162278 lm32_cpu.instruction_unit.icache_refill_address[6]
.sym 162282 lm32_cpu.instruction_unit.icache_refill_address[14]
.sym 162286 $abc$46512$n5108
.sym 162287 lm32_cpu.instruction_unit.restart_address[2]
.sym 162288 lm32_cpu.instruction_unit.icache_restart_request
.sym 162290 lm32_cpu.instruction_unit.icache_refill_address[20]
.sym 162294 lm32_cpu.instruction_unit.icache_refill_address[2]
.sym 162298 lm32_cpu.instruction_unit.icache_refill_address[23]
.sym 162302 $abc$46512$n5154
.sym 162303 lm32_cpu.instruction_unit.restart_address[25]
.sym 162304 lm32_cpu.instruction_unit.icache_restart_request
.sym 162306 $abc$46512$n5144
.sym 162307 lm32_cpu.instruction_unit.restart_address[20]
.sym 162308 lm32_cpu.instruction_unit.icache_restart_request
.sym 162310 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 162314 $abc$46512$n5228_1
.sym 162315 $abc$46512$n5230_1
.sym 162316 $abc$46512$n3609
.sym 162318 $abc$46512$n3609
.sym 162319 $abc$46512$n2528
.sym 162322 $abc$46512$n5220
.sym 162323 lm32_cpu.branch_target_d[3]
.sym 162324 $abc$46512$n4964
.sym 162326 lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra[3]
.sym 162327 lm32_cpu.instruction_unit.pc_a[3]
.sym 162328 $abc$46512$n3607
.sym 162330 $abc$46512$n5229
.sym 162331 lm32_cpu.branch_target_d[0]
.sym 162332 $abc$46512$n4964
.sym 162334 $abc$46512$n5219_1
.sym 162335 $abc$46512$n5221_1
.sym 162336 $abc$46512$n3609
.sym 162338 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 162342 lm32_cpu.instruction_unit.icache_refill_data[15]
.sym 162346 lm32_cpu.instruction_unit.icache_refill_data[3]
.sym 162350 $abc$46512$n6342
.sym 162354 lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra[4]
.sym 162355 lm32_cpu.instruction_unit.pc_a[4]
.sym 162356 $abc$46512$n3607
.sym 162358 $abc$46512$n6323
.sym 162362 $abc$46512$n6344
.sym 162366 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.ra[2]
.sym 162367 lm32_cpu.instruction_unit.pc_a[4]
.sym 162368 $abc$46512$n3607
.sym 162370 $abc$46512$n6350
.sym 162382 lm32_cpu.instruction_unit.icache_refill_ready
.sym 162386 lm32_cpu.pc_m[12]
.sym 162387 lm32_cpu.memop_pc_w[12]
.sym 162388 lm32_cpu.data_bus_error_exception_m
.sym 162410 sram_bus_dat_w[1]
.sym 162414 storage[2][1]
.sym 162415 storage[6][1]
.sym 162416 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 162417 $abc$46512$n7062_1
.sym 162430 sram_bus_dat_w[2]
.sym 162438 sram_bus_dat_w[1]
.sym 162442 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 162443 $abc$46512$n6676_1
.sym 162444 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 162446 sram_bus_dat_w[2]
.sym 162453 $abc$46512$n7998
.sym 162458 $abc$46512$n6676_1
.sym 162459 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 162460 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 162462 sram_bus_dat_w[7]
.sym 162466 $abc$46512$n6671_1
.sym 162467 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 162468 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 162470 storage[0][1]
.sym 162471 storage[4][1]
.sym 162472 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 162473 $abc$46512$n7066_1
.sym 162474 shared_dat_r[21]
.sym 162478 $abc$46512$n7079_1
.sym 162479 $abc$46512$n7075_1
.sym 162480 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 162481 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 162482 $abc$46512$n6587
.sym 162483 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 162484 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 162486 storage[0][2]
.sym 162487 storage[4][2]
.sym 162488 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 162489 $abc$46512$n7078_1
.sym 162493 basesoc_uart_phy_tx_reg[5]
.sym 162494 $abc$46512$n7067_1
.sym 162495 $abc$46512$n7063_1
.sym 162496 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 162497 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 162498 storage[0][7]
.sym 162499 storage[4][7]
.sym 162500 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 162501 $abc$46512$n7134_1
.sym 162502 $abc$46512$n7166
.sym 162503 $abc$46512$n7124_1
.sym 162504 basesoc_uart_phy_tx_reg[7]
.sym 162505 $abc$46512$n2647
.sym 162506 $abc$46512$n7164_1
.sym 162507 $abc$46512$n7112_1
.sym 162508 basesoc_uart_phy_tx_reg[6]
.sym 162509 $abc$46512$n2647
.sym 162510 $abc$46512$n7083
.sym 162511 $abc$46512$n7081_1
.sym 162512 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 162513 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 162514 $abc$46512$n7162_1
.sym 162515 $abc$46512$n7100_1
.sym 162516 basesoc_uart_phy_tx_reg[5]
.sym 162517 $abc$46512$n2647
.sym 162518 $abc$46512$n7160
.sym 162519 $abc$46512$n7088_1
.sym 162520 basesoc_uart_phy_tx_reg[4]
.sym 162521 $abc$46512$n2647
.sym 162522 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 162523 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 162524 $abc$46512$n6587
.sym 162526 $abc$46512$n7158_1
.sym 162527 $abc$46512$n7076_1
.sym 162528 basesoc_uart_phy_tx_reg[3]
.sym 162529 $abc$46512$n2647
.sym 162530 $abc$46512$n6206_1
.sym 162531 $abc$46512$n6200_1
.sym 162532 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 162533 $abc$46512$n2647
.sym 162534 $abc$46512$n7071_1
.sym 162535 $abc$46512$n7069_1
.sym 162536 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 162537 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 162538 $abc$46512$n7156_1
.sym 162539 $abc$46512$n7064_1
.sym 162540 basesoc_uart_phy_tx_reg[2]
.sym 162541 $abc$46512$n2647
.sym 162542 $abc$46512$n7059_1
.sym 162543 $abc$46512$n7057_1
.sym 162544 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 162545 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 162553 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 162554 $abc$46512$n7055
.sym 162555 $abc$46512$n7051_1
.sym 162556 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 162557 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 162558 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 162559 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 162560 $abc$46512$n6681_1
.sym 162562 $abc$46512$n7154
.sym 162563 $abc$46512$n7052_1
.sym 162564 basesoc_uart_phy_tx_reg[1]
.sym 162565 $abc$46512$n2647
.sym 162574 sram_bus_dat_w[6]
.sym 162578 storage[0][0]
.sym 162579 storage[4][0]
.sym 162580 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 162581 $abc$46512$n7054
.sym 162582 count[1]
.sym 162583 count[2]
.sym 162584 count[3]
.sym 162585 count[4]
.sym 162586 storage[1][6]
.sym 162587 storage[5][6]
.sym 162588 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 162589 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 162590 count[0]
.sym 162591 $abc$46512$n3594
.sym 162592 $abc$46512$n118
.sym 162593 $abc$46512$n3590
.sym 162594 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 162595 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 162596 $abc$46512$n6676_1
.sym 162598 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 162599 $abc$46512$n5097
.sym 162600 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 162602 $abc$46512$n3587
.sym 162603 $abc$46512$n6697
.sym 162606 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 162607 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 162608 $abc$46512$n5097
.sym 162610 $abc$46512$n3587
.sym 162611 $abc$46512$n6695
.sym 162614 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 162615 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 162616 $abc$46512$n6676_1
.sym 162625 sram_bus_dat_w[3]
.sym 162626 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 162627 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 162628 $abc$46512$n5097
.sym 162630 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 162631 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 162632 $abc$46512$n6681_1
.sym 162634 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 162635 $abc$46512$n6681_1
.sym 162636 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 162638 $abc$46512$n6681_1
.sym 162639 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 162640 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 162642 storage[12][2]
.sym 162643 storage[14][2]
.sym 162644 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 162645 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 162646 $abc$46512$n5097
.sym 162647 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 162648 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 162650 sram_bus_dat_w[5]
.sym 162654 storage[8][2]
.sym 162655 storage[10][2]
.sym 162656 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 162657 $abc$46512$n7082
.sym 162658 sram_bus_dat_w[2]
.sym 162665 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 162670 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 162671 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 162672 $abc$46512$n6587
.sym 162674 $abc$46512$n2647
.sym 162675 $abc$46512$n7240
.sym 162679 $PACKER_VCC_NET_$glb_clk
.sym 162680 basesoc_uart_phy_tx_bitcount[0]
.sym 162682 basesoc_uart_phy_tx_reg[0]
.sym 162683 $abc$46512$n5071_1
.sym 162684 $abc$46512$n2647
.sym 162686 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 162687 $abc$46512$n6587
.sym 162688 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 162695 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 162700 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 162704 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 162705 $auto$alumacc.cc:474:replace_alu$4489.C[2]
.sym 162709 $nextpnr_ICESTORM_LC_17$I3
.sym 162711 $PACKER_VCC_NET_$glb_clk
.sym 162712 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 162714 $abc$46512$n5097
.sym 162715 sys_rst
.sym 162720 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 162721 $auto$alumacc.cc:474:replace_alu$4489.C[3]
.sym 162722 $abc$46512$n5071_1
.sym 162723 basesoc_uart_phy_tx_busy
.sym 162724 basesoc_uart_phy_uart_clk_txen
.sym 162725 $abc$46512$n5067_1
.sym 162730 basesoc_uart_phy_uart_clk_txen
.sym 162731 basesoc_uart_phy_tx_bitcount[0]
.sym 162732 basesoc_uart_phy_tx_busy
.sym 162733 $abc$46512$n5067_1
.sym 162742 $abc$46512$n2647
.sym 162743 basesoc_uart_phy_tx_bitcount[1]
.sym 162757 sram_bus_dat_w[3]
.sym 162774 sram_bus_dat_w[0]
.sym 162854 $abc$46512$n124
.sym 162858 por_rst
.sym 162859 $abc$46512$n7249
.sym 162866 por_rst
.sym 162867 $abc$46512$n7248
.sym 162870 $abc$46512$n120
.sym 162874 $abc$46512$n122
.sym 162883 reset_delay[0]
.sym 162885 $PACKER_VCC_NET_$glb_clk
.sym 162887 reset_delay[0]
.sym 162891 reset_delay[1]
.sym 162892 $PACKER_VCC_NET_$glb_clk
.sym 162895 reset_delay[2]
.sym 162896 $PACKER_VCC_NET_$glb_clk
.sym 162897 $auto$alumacc.cc:474:replace_alu$4504.C[2]
.sym 162899 reset_delay[3]
.sym 162900 $PACKER_VCC_NET_$glb_clk
.sym 162901 $auto$alumacc.cc:474:replace_alu$4504.C[3]
.sym 162903 reset_delay[4]
.sym 162904 $PACKER_VCC_NET_$glb_clk
.sym 162905 $auto$alumacc.cc:474:replace_alu$4504.C[4]
.sym 162907 reset_delay[5]
.sym 162908 $PACKER_VCC_NET_$glb_clk
.sym 162909 $auto$alumacc.cc:474:replace_alu$4504.C[5]
.sym 162911 reset_delay[6]
.sym 162912 $PACKER_VCC_NET_$glb_clk
.sym 162913 $auto$alumacc.cc:474:replace_alu$4504.C[6]
.sym 162915 reset_delay[7]
.sym 162916 $PACKER_VCC_NET_$glb_clk
.sym 162917 $auto$alumacc.cc:474:replace_alu$4504.C[7]
.sym 162919 reset_delay[8]
.sym 162920 $PACKER_VCC_NET_$glb_clk
.sym 162921 $auto$alumacc.cc:474:replace_alu$4504.C[8]
.sym 162923 reset_delay[9]
.sym 162924 $PACKER_VCC_NET_$glb_clk
.sym 162925 $auto$alumacc.cc:474:replace_alu$4504.C[9]
.sym 162927 reset_delay[10]
.sym 162928 $PACKER_VCC_NET_$glb_clk
.sym 162929 $auto$alumacc.cc:474:replace_alu$4504.C[10]
.sym 162933 $nextpnr_ICESTORM_LC_27$I3
.sym 162934 $abc$46512$n54
.sym 162938 por_rst
.sym 162939 $abc$46512$n7254
.sym 162942 por_rst
.sym 162943 $abc$46512$n7255
.sym 162946 $abc$46512$n52
.sym 163046 storage[9][7]
.sym 163047 storage[13][7]
.sym 163048 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 163049 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 163050 sram_bus_dat_w[4]
.sym 163057 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 163058 sram_bus_dat_w[6]
.sym 163062 sram_bus_dat_w[3]
.sym 163066 sram_bus_dat_w[7]
.sym 163070 sram_bus_dat_w[2]
.sym 163077 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 163078 sram_bus_dat_w[2]
.sym 163082 storage[2][4]
.sym 163083 storage[6][4]
.sym 163084 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 163085 $abc$46512$n7098_1
.sym 163086 sram_bus_dat_w[7]
.sym 163090 storage[2][6]
.sym 163091 storage[6][6]
.sym 163092 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 163093 $abc$46512$n7122_1
.sym 163094 sram_bus_dat_w[6]
.sym 163098 sram_bus_dat_w[4]
.sym 163102 sram_bus_dat_w[5]
.sym 163106 storage[2][7]
.sym 163107 storage[6][7]
.sym 163108 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 163109 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 163113 lm32_cpu.instruction_unit.icache.flush_set[3]
.sym 163117 spiflash_bus_adr[4]
.sym 163126 storage[2][5]
.sym 163127 storage[6][5]
.sym 163128 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 163129 $abc$46512$n7110_1
.sym 163130 lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.write_enable
.sym 163137 lm32_cpu.instruction_unit.icache.tmem_write_address[4]
.sym 163146 storage[2][3]
.sym 163147 storage[6][3]
.sym 163148 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 163149 $abc$46512$n7086_1
.sym 163150 lm32_cpu.load_store_unit.store_data_x[11]
.sym 163157 $abc$46512$n2584
.sym 163166 lm32_cpu.pc_x[22]
.sym 163174 lm32_cpu.instruction_unit.icache_refill_address[13]
.sym 163178 lm32_cpu.instruction_unit.icache_refill_address[9]
.sym 163182 lm32_cpu.instruction_unit.icache_refill_address[22]
.sym 163186 lm32_cpu.instruction_unit.icache_refill_address[11]
.sym 163190 storage[2][2]
.sym 163191 storage[6][2]
.sym 163192 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 163193 $abc$46512$n7074_1
.sym 163194 lm32_cpu.instruction_unit.icache_refill_address[15]
.sym 163198 lm32_cpu.pc_m[22]
.sym 163199 lm32_cpu.memop_pc_w[22]
.sym 163200 lm32_cpu.data_bus_error_exception_m
.sym 163202 lm32_cpu.instruction_unit.icache_refill_address[16]
.sym 163217 $abc$46512$n6329
.sym 163218 lm32_cpu.instruction_unit.icache_refill_address[24]
.sym 163234 lm32_cpu.instruction_unit.icache_refill_address[26]
.sym 163238 lm32_cpu.instruction_unit.icache_refill_address[25]
.sym 163242 lm32_cpu.instruction_unit.icache_refill_address[1]
.sym 163246 lm32_cpu.instruction_unit.icache_refill_address[12]
.sym 163250 lm32_cpu.instruction_unit.icache_refill_address[9]
.sym 163254 $abc$46512$n5152
.sym 163255 lm32_cpu.instruction_unit.restart_address[24]
.sym 163256 lm32_cpu.instruction_unit.icache_restart_request
.sym 163258 lm32_cpu.instruction_unit.icache_refill_address[21]
.sym 163262 lm32_cpu.instruction_unit.icache_refill_address[24]
.sym 163266 lm32_cpu.instruction_unit.icache_refill_address[7]
.sym 163270 $abc$46512$n5126
.sym 163271 lm32_cpu.instruction_unit.restart_address[11]
.sym 163272 lm32_cpu.instruction_unit.icache_restart_request
.sym 163274 lm32_cpu.pc_f[4]
.sym 163278 lm32_cpu.pc_f[28]
.sym 163282 $abc$46512$n5104
.sym 163283 lm32_cpu.instruction_unit.restart_address[0]
.sym 163284 lm32_cpu.instruction_unit.icache_restart_request
.sym 163286 lm32_cpu.pc_f[13]
.sym 163290 lm32_cpu.pc_f[18]
.sym 163295 $PACKER_VCC_NET_$glb_clk
.sym 163296 lm32_cpu.pc_f[0]
.sym 163301 $PACKER_VCC_NET_$glb_clk
.sym 163302 $abc$46512$n5142
.sym 163303 lm32_cpu.instruction_unit.restart_address[19]
.sym 163304 lm32_cpu.instruction_unit.icache_restart_request
.sym 163306 $abc$46512$n5136
.sym 163307 lm32_cpu.instruction_unit.restart_address[16]
.sym 163308 lm32_cpu.instruction_unit.icache_restart_request
.sym 163310 lm32_cpu.pc_f[19]
.sym 163314 lm32_cpu.pc_f[17]
.sym 163318 lm32_cpu.pc_f[22]
.sym 163322 lm32_cpu.pc_f[26]
.sym 163329 lm32_cpu.pc_f[28]
.sym 163333 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 163334 lm32_cpu.instruction_unit.icache_refill_address[19]
.sym 163338 lm32_cpu.instruction_unit.icache_refill_address[16]
.sym 163342 lm32_cpu.instruction_unit.icache_refill_address[3]
.sym 163346 lm32_cpu.instruction_unit.icache_refill_address[26]
.sym 163350 lm32_cpu.instruction_unit.icache_refill_address[28]
.sym 163354 lm32_cpu.instruction_unit.icache_refill_address[27]
.sym 163358 $abc$46512$n5156
.sym 163359 lm32_cpu.instruction_unit.restart_address[26]
.sym 163360 lm32_cpu.instruction_unit.icache_restart_request
.sym 163362 $abc$46512$n5110
.sym 163363 lm32_cpu.instruction_unit.restart_address[3]
.sym 163364 lm32_cpu.instruction_unit.icache_restart_request
.sym 163370 lm32_cpu.instruction_unit.icache_refill_address[28]
.sym 163378 lm32_cpu.instruction_unit.icache_refill_address[13]
.sym 163402 lm32_cpu.pc_m[12]
.sym 163422 lm32_cpu.pc_m[9]
.sym 163430 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 163437 storage[6][1]
.sym 163441 $abc$46512$n8635
.sym 163446 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 163453 $abc$46512$n7123_1
.sym 163463 count[16]
.sym 163464 $PACKER_VCC_NET_$glb_clk
.sym 163465 $auto$alumacc.cc:474:replace_alu$4501.C[16]
.sym 163470 $abc$46512$n118
.sym 163482 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 163483 $abc$46512$n6671_1
.sym 163484 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 163486 sys_rst
.sym 163487 $abc$46512$n6721
.sym 163488 $abc$46512$n3587
.sym 163498 $abc$46512$n7091_1
.sym 163499 $abc$46512$n7087_1
.sym 163500 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 163501 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 163502 sys_rst
.sym 163503 $abc$46512$n3587
.sym 163504 count[0]
.sym 163506 storage[1][2]
.sym 163507 storage[5][2]
.sym 163508 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 163509 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 163510 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 163511 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 163512 $abc$46512$n6671_1
.sym 163514 count[1]
.sym 163515 $abc$46512$n3587
.sym 163518 storage[14][7]
.sym 163519 storage[15][7]
.sym 163520 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 163521 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 163526 sram_bus_dat_w[2]
.sym 163530 $abc$46512$n7103_1
.sym 163531 $abc$46512$n7099_1
.sym 163532 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 163533 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 163534 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 163535 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 163536 $abc$46512$n6671_1
.sym 163538 storage[1][1]
.sym 163539 storage[5][1]
.sym 163540 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 163541 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 163542 sram_bus_dat_w[0]
.sym 163546 sram_bus_dat_w[1]
.sym 163550 $abc$46512$n7115_1
.sym 163551 $abc$46512$n7111_1
.sym 163552 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 163553 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 163554 $abc$46512$n6210_1
.sym 163555 $abc$46512$n6211_1
.sym 163556 $abc$46512$n7137_1
.sym 163557 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 163558 sram_bus_dat_w[0]
.sym 163562 sram_bus_dat_w[4]
.sym 163566 sram_bus_dat_w[1]
.sym 163570 storage[8][7]
.sym 163571 storage[12][7]
.sym 163572 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 163573 $abc$46512$n7136_1
.sym 163574 sram_bus_dat_w[6]
.sym 163578 storage[1][4]
.sym 163579 storage[5][4]
.sym 163580 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 163581 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 163582 storage[1][0]
.sym 163583 storage[5][0]
.sym 163584 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 163585 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 163589 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 163591 count[0]
.sym 163595 count[1]
.sym 163596 $PACKER_VCC_NET_$glb_clk
.sym 163599 count[2]
.sym 163600 $PACKER_VCC_NET_$glb_clk
.sym 163601 $auto$alumacc.cc:474:replace_alu$4501.C[2]
.sym 163603 count[3]
.sym 163604 $PACKER_VCC_NET_$glb_clk
.sym 163605 $auto$alumacc.cc:474:replace_alu$4501.C[3]
.sym 163607 count[4]
.sym 163608 $PACKER_VCC_NET_$glb_clk
.sym 163609 $auto$alumacc.cc:474:replace_alu$4501.C[4]
.sym 163611 count[5]
.sym 163612 $PACKER_VCC_NET_$glb_clk
.sym 163613 $auto$alumacc.cc:474:replace_alu$4501.C[5]
.sym 163615 count[6]
.sym 163616 $PACKER_VCC_NET_$glb_clk
.sym 163617 $auto$alumacc.cc:474:replace_alu$4501.C[6]
.sym 163619 count[7]
.sym 163620 $PACKER_VCC_NET_$glb_clk
.sym 163621 $auto$alumacc.cc:474:replace_alu$4501.C[7]
.sym 163623 count[8]
.sym 163624 $PACKER_VCC_NET_$glb_clk
.sym 163625 $auto$alumacc.cc:474:replace_alu$4501.C[8]
.sym 163627 count[9]
.sym 163628 $PACKER_VCC_NET_$glb_clk
.sym 163629 $auto$alumacc.cc:474:replace_alu$4501.C[9]
.sym 163631 count[10]
.sym 163632 $PACKER_VCC_NET_$glb_clk
.sym 163633 $auto$alumacc.cc:474:replace_alu$4501.C[10]
.sym 163635 count[11]
.sym 163636 $PACKER_VCC_NET_$glb_clk
.sym 163637 $auto$alumacc.cc:474:replace_alu$4501.C[11]
.sym 163639 count[12]
.sym 163640 $PACKER_VCC_NET_$glb_clk
.sym 163641 $auto$alumacc.cc:474:replace_alu$4501.C[12]
.sym 163643 count[13]
.sym 163644 $PACKER_VCC_NET_$glb_clk
.sym 163645 $auto$alumacc.cc:474:replace_alu$4501.C[13]
.sym 163647 count[14]
.sym 163648 $PACKER_VCC_NET_$glb_clk
.sym 163649 $auto$alumacc.cc:474:replace_alu$4501.C[14]
.sym 163651 count[15]
.sym 163652 $PACKER_VCC_NET_$glb_clk
.sym 163653 $auto$alumacc.cc:474:replace_alu$4501.C[15]
.sym 163657 $nextpnr_ICESTORM_LC_25$I3
.sym 163658 sram_bus_dat_w[3]
.sym 163662 sram_bus_dat_w[6]
.sym 163666 sram_bus_dat_w[7]
.sym 163670 storage[8][3]
.sym 163671 storage[10][3]
.sym 163672 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 163673 $abc$46512$n7094_1
.sym 163678 sram_bus_dat_w[2]
.sym 163682 storage[8][6]
.sym 163683 storage[10][6]
.sym 163684 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 163685 $abc$46512$n7130_1
.sym 163690 storage[12][4]
.sym 163691 storage[14][4]
.sym 163692 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 163693 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 163697 $abc$46512$n8638
.sym 163702 sram_bus_dat_w[6]
.sym 163706 sram_bus_dat_w[7]
.sym 163710 storage[12][6]
.sym 163711 storage[14][6]
.sym 163712 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 163713 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 163714 sram_bus_dat_w[4]
.sym 163722 storage[8][1]
.sym 163723 storage[10][1]
.sym 163724 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 163725 $abc$46512$n7070_1
.sym 163726 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 163730 storage[8][0]
.sym 163731 storage[10][0]
.sym 163732 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 163733 $abc$46512$n7058
.sym 163734 $abc$46512$n5097
.sym 163735 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 163736 sys_rst
.sym 163750 sram_bus_dat_w[0]
.sym 163754 storage[12][3]
.sym 163755 storage[14][3]
.sym 163756 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 163757 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 163758 sram_bus_dat_w[1]
.sym 163766 storage[12][1]
.sym 163767 storage[14][1]
.sym 163768 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 163769 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 163770 sram_bus_dat_w[3]
.sym 163774 sram_bus_dat_w[7]
.sym 163778 storage[12][0]
.sym 163779 storage[14][0]
.sym 163780 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 163781 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 163786 sram_bus_dat_w[3]
.sym 163802 sram_bus_dat_w[1]
.sym 163806 sram_bus_dat_w[0]
.sym 163861 spiflash_miso
.sym 163910 por_rst
.sym 163911 $abc$46512$n7251
.sym 163914 $abc$46512$n126
.sym 163915 $abc$46512$n128
.sym 163916 $abc$46512$n130
.sym 163917 $abc$46512$n132
.sym 163918 $abc$46512$n130
.sym 163926 $abc$46512$n126
.sym 163930 por_rst
.sym 163931 $abc$46512$n7250
.sym 163934 por_rst
.sym 163935 $abc$46512$n7252
.sym 163938 $abc$46512$n128
.sym 163946 $abc$46512$n132
.sym 163958 por_rst
.sym 163959 $abc$46512$n7257
.sym 164074 sram_bus_dat_w[7]
.sym 164078 sram_bus_dat_w[4]
.sym 164098 sram_bus_dat_w[3]
.sym 164102 storage[3][4]
.sym 164103 storage[7][4]
.sym 164104 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 164105 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 164110 sram_bus_dat_w[3]
.sym 164114 sram_bus_dat_w[4]
.sym 164121 sram_bus_dat_w[4]
.sym 164130 storage[9][4]
.sym 164131 storage[11][4]
.sym 164132 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 164133 $abc$46512$n7104_1
.sym 164142 sram_bus_dat_w[5]
.sym 164158 sram_bus_dat_w[0]
.sym 164178 sram_bus_dat_w[4]
.sym 164186 storage[2][0]
.sym 164187 storage[6][0]
.sym 164188 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 164189 $abc$46512$n7050_1
.sym 164190 sram_bus_dat_w[0]
.sym 164194 storage[3][0]
.sym 164195 storage[7][0]
.sym 164196 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 164197 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 164205 lm32_cpu.pc_x[22]
.sym 164209 $abc$46512$n5444
.sym 164217 lm32_cpu.instruction_unit.icache_refill_address[11]
.sym 164218 lm32_cpu.pc_m[22]
.sym 164234 lm32_cpu.pc_f[11]
.sym 164242 lm32_cpu.pc_f[2]
.sym 164254 lm32_cpu.pc_f[0]
.sym 164262 lm32_cpu.instruction_unit.icache_refill_address[11]
.sym 164269 lm32_cpu.pc_f[21]
.sym 164273 lm32_cpu.instruction_unit.icache_refill_address[28]
.sym 164285 lm32_cpu.instruction_unit.icache.tmem_write_address[3]
.sym 164286 lm32_cpu.instruction_unit.icache_refill_address[15]
.sym 164293 lm32_cpu.instruction_unit.icache.tmem_write_address[0]
.sym 164294 lm32_cpu.instruction_unit.icache_refill_address[18]
.sym 164298 lm32_cpu.instruction_unit.icache_refill_address[4]
.sym 164309 $abc$46512$n2592
.sym 164313 lm32_cpu.instruction_unit.icache_refill_address[19]
.sym 164314 lm32_cpu.instruction_unit.icache_refill_address[0]
.sym 164318 lm32_cpu.instruction_unit.icache_refill_address[29]
.sym 164330 lm32_cpu.load_store_unit.store_data_x[12]
.sym 164342 lm32_cpu.load_store_unit.store_data_x[13]
.sym 164349 $abc$46512$n5314_1
.sym 164366 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 164398 lm32_cpu.load_store_unit.store_data_m[12]
.sym 164405 $abc$46512$n2463
.sym 164438 sram_bus_dat_w[1]
.sym 164478 sram_bus_dat_w[1]
.sym 164514 lm32_cpu.instruction_unit.icache_refill_address[3]
.sym 164525 sram_bus_dat_w[1]
.sym 164529 $abc$46512$n8622
.sym 164530 storage[0][3]
.sym 164531 storage[4][3]
.sym 164532 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 164533 $abc$46512$n7090_1
.sym 164538 sram_bus_dat_w[2]
.sym 164554 $abc$46512$n7107_1
.sym 164555 $abc$46512$n7105_1
.sym 164556 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 164557 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 164578 lm32_cpu.load_store_unit.store_data_m[13]
.sym 164589 sram_bus_dat_w[4]
.sym 164590 storage[0][4]
.sym 164591 storage[4][4]
.sym 164592 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 164593 $abc$46512$n7102_1
.sym 164597 $abc$46512$n8622
.sym 164605 $abc$46512$n7115_1
.sym 164606 sram_bus_dat_w[4]
.sym 164614 storage[10][7]
.sym 164615 storage[11][7]
.sym 164616 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 164617 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 164618 $abc$46512$n3587
.sym 164619 $abc$46512$n6703
.sym 164622 count[5]
.sym 164623 count[6]
.sym 164624 count[7]
.sym 164625 count[8]
.sym 164626 $abc$46512$n3587
.sym 164627 $abc$46512$n6701
.sym 164630 $abc$46512$n3587
.sym 164631 $abc$46512$n6699
.sym 164634 $abc$46512$n3587
.sym 164635 $abc$46512$n6705
.sym 164642 $abc$46512$n3591
.sym 164643 $abc$46512$n3592
.sym 164644 $abc$46512$n3593
.sym 164646 $abc$46512$n3587
.sym 164647 $abc$46512$n6715
.sym 164650 $abc$46512$n3587
.sym 164651 $abc$46512$n6717
.sym 164654 $abc$46512$n3587
.sym 164655 $abc$46512$n6709
.sym 164658 $abc$46512$n3587
.sym 164659 $abc$46512$n6707
.sym 164662 count[9]
.sym 164663 count[10]
.sym 164664 count[11]
.sym 164665 count[12]
.sym 164666 count[13]
.sym 164667 count[14]
.sym 164668 count[15]
.sym 164670 $abc$46512$n3587
.sym 164671 $abc$46512$n6719
.sym 164674 $abc$46512$n3587
.sym 164675 $abc$46512$n6711
.sym 164678 storage[8][4]
.sym 164679 storage[10][4]
.sym 164680 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 164681 $abc$46512$n7106_1
.sym 164685 sram_bus_dat_w[4]
.sym 164686 sram_bus_dat_w[2]
.sym 164690 sram_bus_dat_w[6]
.sym 164694 sram_bus_dat_w[4]
.sym 164702 sram_bus_dat_w[7]
.sym 164722 sram_bus_dat_w[4]
.sym 164738 sram_bus_dat_w[6]
.sym 164766 sram_bus_dat_w[0]
.sym 164770 sram_bus_dat_w[1]
.sym 164774 sram_bus_dat_w[1]
.sym 164929 $PACKER_VCC_NET_$glb_clk
.sym 165098 sram_bus_dat_w[4]
.sym 165106 sram_bus_dat_w[6]
.sym 165113 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 165121 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 165126 sram_bus_dat_w[6]
.sym 165137 storage[3][4]
.sym 165138 storage[3][6]
.sym 165139 storage[7][6]
.sym 165140 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 165141 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 165174 sram_bus_dat_w[0]
.sym 165190 sram_bus_dat_w[0]
.sym 165214 sram_bus_dat_w[3]
.sym 165237 lm32_cpu.pc_f[16]
.sym 165381 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 165521 sram_bus_dat_w[3]
.sym 165550 storage[1][3]
.sym 165551 storage[5][3]
.sym 165552 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 165553 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 165554 sram_bus_dat_w[7]
.sym 165558 storage[1][7]
.sym 165559 storage[5][7]
.sym 165560 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 165561 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 165570 sram_bus_dat_w[3]
.sym 165574 sram_bus_dat_w[3]
.sym 165586 sram_bus_dat_w[7]
.sym 165593 sram_bus_dat_w[7]
.sym 165598 sram_bus_dat_w[5]
.sym 165610 sram_bus_dat_w[3]
.sym 165618 sram_bus_dat_w[4]
.sym 165642 sram_bus_dat_w[5]
.sym 165646 storage[0][5]
.sym 165647 storage[4][5]
.sym 165648 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 165649 $abc$46512$n7114_1
.sym 165658 storage[1][5]
.sym 165659 storage[5][5]
.sym 165660 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 165661 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 165670 sram_bus_dat_w[7]
.sym 165726 sram_bus_dat_w[4]
.sym 165746 sram_bus_dat_w[5]
