INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab2_ReducedFA_FunctionForms/reduced full adder/reduced full adder.srcs/sources_1/new/reducedFullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reducedFullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab2_ReducedFA_FunctionForms/simTemplate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simTemplate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab2_ReducedFA_FunctionForms/reduced full adder/reduced full adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
