ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccpzOCEx.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gd32f4xx_syscfg.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c"
  20              		.section	.text.syscfg_deinit,"ax",%progbits
  21              		.align	1
  22              		.global	syscfg_deinit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	syscfg_deinit:
  28              	.LFB116:
   1:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** /*!
   2:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \file    gd32f4xx_syscfg.c
   3:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \brief   SYSCFG driver
   4:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** 
   5:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   6:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   7:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   8:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   9:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** */
  10:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** 
  11:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** /*
  12:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** 
  14:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     Redistribution and use in source and binary forms, with or without modification,
  15:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** are permitted provided that the following conditions are met:
  16:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** 
  17:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     1. Redistributions of source code must retain the above copyright notice, this
  18:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****        list of conditions and the following disclaimer.
  19:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  20:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****        this list of conditions and the following disclaimer in the documentation
  21:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****        and/or other materials provided with the distribution.
  22:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  23:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****        may be used to endorse or promote products derived from this software without
  24:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****        specific prior written permission.
  25:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** 
  26:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  28:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  29:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  30:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccpzOCEx.s 			page 2


  31:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  32:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  33:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  34:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  35:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** OF SUCH DAMAGE.
  36:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** */
  37:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** 
  38:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** #include "gd32f4xx_syscfg.h"
  39:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** 
  40:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** /*!
  41:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \brief    reset the SYSCFG registers
  42:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \param[in]  none
  43:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \param[out] none
  44:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \retval     none
  45:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** */
  46:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** void syscfg_deinit(void)
  47:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** {
  29              		.loc 1 47 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  48:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     rcu_periph_reset_enable(RCU_SYSCFGRST);
  38              		.loc 1 48 5 view .LVU1
  39 0002 40F60E10 		movw	r0, #2318
  40 0006 FFF7FEFF 		bl	rcu_periph_reset_enable
  41              	.LVL0:
  49:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     rcu_periph_reset_disable(RCU_SYSCFGRST);
  42              		.loc 1 49 5 view .LVU2
  43 000a 40F60E10 		movw	r0, #2318
  44 000e FFF7FEFF 		bl	rcu_periph_reset_disable
  45              	.LVL1:
  50:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** }
  46              		.loc 1 50 1 is_stmt 0 view .LVU3
  47 0012 08BD     		pop	{r3, pc}
  48              		.cfi_endproc
  49              	.LFE116:
  51              		.section	.text.syscfg_bootmode_config,"ax",%progbits
  52              		.align	1
  53              		.global	syscfg_bootmode_config
  54              		.syntax unified
  55              		.thumb
  56              		.thumb_func
  58              	syscfg_bootmode_config:
  59              	.LVL2:
  60              	.LFB117:
  51:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** 
  52:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** /*!
  53:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \brief    configure the boot mode
  54:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \param[in]  syscfg_bootmode: selects the memory remapping
  55:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****                 only one parameter can be selected which is shown as below:
  56:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****       \arg        SYSCFG_BOOTMODE_FLASH: main flash memory (0x08000000~0x083BFFFF) is mapped at add
  57:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****       \arg        SYSCFG_BOOTMODE_BOOTLOADER: boot loader (0x1FFF0000 - 0x1FFF77FF) is mapped at ad
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccpzOCEx.s 			page 3


  58:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****       \arg        SYSCFG_BOOTMODE_EXMC_SRAM: SRAM/NOR 0 and 1 of EXMC (0x60000000~0x67FFFFFF) is ma
  59:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****       \arg        SYSCFG_BOOTMODE_SRAM: SRAM0 of on-chip SRAM (0x20000000~0x2001BFFF) is mapped at 
  60:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****       \arg        SYSCFG_BOOTMODE_EXMC_SDRAM: SDRAM bank0 of EXMC (0xC0000000~0xC7FFFFFF) is mapped
  61:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \param[out] none
  62:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \retval     none
  63:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** */
  64:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** void syscfg_bootmode_config(uint8_t syscfg_bootmode)
  65:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** {
  61              		.loc 1 65 1 is_stmt 1 view -0
  62              		.cfi_startproc
  63              		@ args = 0, pretend = 0, frame = 0
  64              		@ frame_needed = 0, uses_anonymous_args = 0
  65              		@ link register save eliminated.
  66:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     /* reset the SYSCFG_CFG0_BOOT_MODE bit and set according to syscfg_bootmode */
  67:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     SYSCFG_CFG0 &= ~SYSCFG_CFG0_BOOT_MODE;
  66              		.loc 1 67 5 view .LVU5
  67 0000 064B     		ldr	r3, .L4
  68 0002 D3F80028 		ldr	r2, [r3, #2048]
  69              		.loc 1 67 17 is_stmt 0 view .LVU6
  70 0006 22F00702 		bic	r2, r2, #7
  71 000a C3F80028 		str	r2, [r3, #2048]
  68:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     SYSCFG_CFG0 |= (uint32_t)syscfg_bootmode;
  72              		.loc 1 68 5 is_stmt 1 view .LVU7
  73 000e D3F80028 		ldr	r2, [r3, #2048]
  74              		.loc 1 68 17 is_stmt 0 view .LVU8
  75 0012 0243     		orrs	r2, r2, r0
  76 0014 C3F80028 		str	r2, [r3, #2048]
  69:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** }
  77              		.loc 1 69 1 view .LVU9
  78 0018 7047     		bx	lr
  79              	.L5:
  80 001a 00BF     		.align	2
  81              	.L4:
  82 001c 00300140 		.word	1073819648
  83              		.cfi_endproc
  84              	.LFE117:
  86              		.section	.text.syscfg_fmc_swap_config,"ax",%progbits
  87              		.align	1
  88              		.global	syscfg_fmc_swap_config
  89              		.syntax unified
  90              		.thumb
  91              		.thumb_func
  93              	syscfg_fmc_swap_config:
  94              	.LVL3:
  95              	.LFB118:
  70:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** 
  71:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** /*!
  72:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \brief    FMC memory mapping swap
  73:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \param[in]  syscfg_fmc_swap: selects the interal flash bank swapping
  74:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****                 only one parameter can be selected which is shown as below:
  75:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****       \arg        SYSCFG_FMC_SWP_BANK0: bank 0 is mapped at address 0x08000000 and bank 1 is mapped
  76:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****       \arg        SYSCFG_FMC_SWP_BANK1: bank 1 is mapped at address 0x08000000 and bank 0 is mapped
  77:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \param[out] none
  78:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \retval     none
  79:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** */
  80:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** void syscfg_fmc_swap_config(uint32_t syscfg_fmc_swap)
  81:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** {
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccpzOCEx.s 			page 4


  96              		.loc 1 81 1 is_stmt 1 view -0
  97              		.cfi_startproc
  98              		@ args = 0, pretend = 0, frame = 0
  99              		@ frame_needed = 0, uses_anonymous_args = 0
 100              		@ link register save eliminated.
  82:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     uint32_t reg;
 101              		.loc 1 82 5 view .LVU11
  83:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     reg = SYSCFG_CFG0;
 102              		.loc 1 83 5 view .LVU12
 103              		.loc 1 83 9 is_stmt 0 view .LVU13
 104 0000 044A     		ldr	r2, .L7
 105 0002 D2F80038 		ldr	r3, [r2, #2048]
 106              	.LVL4:
  84:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     /* reset the FMC_SWP bit and set according to syscfg_fmc_swap */
  85:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     reg &= ~SYSCFG_CFG0_FMC_SWP;
 107              		.loc 1 85 5 is_stmt 1 view .LVU14
 108              		.loc 1 85 9 is_stmt 0 view .LVU15
 109 0006 23F48073 		bic	r3, r3, #256
 110              	.LVL5:
  86:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     SYSCFG_CFG0 = (reg | syscfg_fmc_swap);
 111              		.loc 1 86 5 is_stmt 1 view .LVU16
 112              		.loc 1 86 24 is_stmt 0 view .LVU17
 113 000a 0343     		orrs	r3, r3, r0
 114              	.LVL6:
 115              		.loc 1 86 17 view .LVU18
 116 000c C2F80038 		str	r3, [r2, #2048]
  87:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** }
 117              		.loc 1 87 1 view .LVU19
 118 0010 7047     		bx	lr
 119              	.L8:
 120 0012 00BF     		.align	2
 121              	.L7:
 122 0014 00300140 		.word	1073819648
 123              		.cfi_endproc
 124              	.LFE118:
 126              		.section	.text.syscfg_exmc_swap_config,"ax",%progbits
 127              		.align	1
 128              		.global	syscfg_exmc_swap_config
 129              		.syntax unified
 130              		.thumb
 131              		.thumb_func
 133              	syscfg_exmc_swap_config:
 134              	.LVL7:
 135              	.LFB119:
  88:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** 
  89:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** /*!
  90:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \brief    EXMC memory mapping swap
  91:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \param[in]  syscfg_exmc_swap: selects the memories in EXMC swapping
  92:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****                 only one parameter can be selected which is shown as below:
  93:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****       \arg        SYSCFG_EXMC_SWP_ENABLE: SDRAM bank 0 and bank 1 are swapped with NAND bank 1 and 
  94:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****       \arg        SYSCFG_EXMC_SWP_DISABLE: no memory mapping swap
  95:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \param[out] none
  96:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \retval     none
  97:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** */
  98:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** void syscfg_exmc_swap_config(uint32_t syscfg_exmc_swap)
  99:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** {
 136              		.loc 1 99 1 is_stmt 1 view -0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccpzOCEx.s 			page 5


 137              		.cfi_startproc
 138              		@ args = 0, pretend = 0, frame = 0
 139              		@ frame_needed = 0, uses_anonymous_args = 0
 140              		@ link register save eliminated.
 100:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     uint32_t reg;
 141              		.loc 1 100 5 view .LVU21
 101:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** 
 102:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     reg = SYSCFG_CFG0;
 142              		.loc 1 102 5 view .LVU22
 143              		.loc 1 102 9 is_stmt 0 view .LVU23
 144 0000 044A     		ldr	r2, .L10
 145 0002 D2F80038 		ldr	r3, [r2, #2048]
 146              	.LVL8:
 103:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     /* reset the SYSCFG_CFG0_EXMC_SWP bits and set according to syscfg_exmc_swap */
 104:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     reg &= ~SYSCFG_CFG0_EXMC_SWP;
 147              		.loc 1 104 5 is_stmt 1 view .LVU24
 148              		.loc 1 104 9 is_stmt 0 view .LVU25
 149 0006 23F44063 		bic	r3, r3, #3072
 150              	.LVL9:
 105:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     SYSCFG_CFG0 = (reg | syscfg_exmc_swap);
 151              		.loc 1 105 5 is_stmt 1 view .LVU26
 152              		.loc 1 105 24 is_stmt 0 view .LVU27
 153 000a 0343     		orrs	r3, r3, r0
 154              	.LVL10:
 155              		.loc 1 105 17 view .LVU28
 156 000c C2F80038 		str	r3, [r2, #2048]
 106:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** }
 157              		.loc 1 106 1 view .LVU29
 158 0010 7047     		bx	lr
 159              	.L11:
 160 0012 00BF     		.align	2
 161              	.L10:
 162 0014 00300140 		.word	1073819648
 163              		.cfi_endproc
 164              	.LFE119:
 166              		.section	.text.syscfg_exti_line_config,"ax",%progbits
 167              		.align	1
 168              		.global	syscfg_exti_line_config
 169              		.syntax unified
 170              		.thumb
 171              		.thumb_func
 173              	syscfg_exti_line_config:
 174              	.LVL11:
 175              	.LFB120:
 107:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** 
 108:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** /*!
 109:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \brief    configure the GPIO pin as EXTI Line
 110:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \param[in]  exti_port: specify the GPIO port used in EXTI
 111:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****                 only one parameter can be selected which is shown as below:
 112:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****       \arg        EXTI_SOURCE_GPIOx(x = A,B,C,D,E,F,G,H,I): EXTI GPIO port
 113:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \param[in]  exti_pin: specify the EXTI line
 114:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****                 only one parameter can be selected which is shown as below:
 115:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****       \arg        EXTI_SOURCE_PINx(x = 0..15): EXTI GPIO pin
 116:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \param[out] none
 117:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \retval     none
 118:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** */
 119:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** void syscfg_exti_line_config(uint8_t exti_port, uint8_t exti_pin)
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccpzOCEx.s 			page 6


 120:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** {
 176              		.loc 1 120 1 is_stmt 1 view -0
 177              		.cfi_startproc
 178              		@ args = 0, pretend = 0, frame = 0
 179              		@ frame_needed = 0, uses_anonymous_args = 0
 180              		@ link register save eliminated.
 121:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     uint32_t clear_exti_mask = ~((uint32_t)EXTI_SS_MASK << (EXTI_SS_MSTEP(exti_pin)));
 181              		.loc 1 121 5 view .LVU31
 182              		.loc 1 121 61 is_stmt 0 view .LVU32
 183 0000 01F00303 		and	r3, r1, #3
 184 0004 9B00     		lsls	r3, r3, #2
 185              		.loc 1 121 57 view .LVU33
 186 0006 0F22     		movs	r2, #15
 187 0008 9A40     		lsls	r2, r2, r3
 188              		.loc 1 121 14 view .LVU34
 189 000a D243     		mvns	r2, r2
 190              	.LVL12:
 122:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     uint32_t config_exti_mask = ((uint32_t)exti_port) << (EXTI_SS_MSTEP(exti_pin));
 191              		.loc 1 122 5 is_stmt 1 view .LVU35
 192              		.loc 1 122 14 is_stmt 0 view .LVU36
 193 000c 9840     		lsls	r0, r0, r3
 194              	.LVL13:
 123:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** 
 124:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     switch(exti_pin / EXTI_SS_JSTEP) {
 195              		.loc 1 124 5 is_stmt 1 view .LVU37
 196              		.loc 1 124 21 is_stmt 0 view .LVU38
 197 000e 8908     		lsrs	r1, r1, #2
 198              	.LVL14:
 199              		.loc 1 124 5 view .LVU39
 200 0010 0329     		cmp	r1, #3
 201 0012 32D8     		bhi	.L12
 202 0014 DFE801F0 		tbb	[pc, r1]
 203              	.L15:
 204 0018 02       		.byte	(.L18-.L15)/2
 205 0019 0E       		.byte	(.L17-.L15)/2
 206 001a 1A       		.byte	(.L16-.L15)/2
 207 001b 26       		.byte	(.L14-.L15)/2
 208              		.p2align 1
 209              	.L18:
 125:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     case EXTISS0:
 126:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****         /* clear EXTI source line(0..3) */
 127:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****         SYSCFG_EXTISS0 &= clear_exti_mask;
 210              		.loc 1 127 9 is_stmt 1 view .LVU40
 211 001c 174B     		ldr	r3, .L20
 212 001e D3F80818 		ldr	r1, [r3, #2056]
 213              		.loc 1 127 24 is_stmt 0 view .LVU41
 214 0022 0A40     		ands	r2, r2, r1
 215              	.LVL15:
 216              		.loc 1 127 24 view .LVU42
 217 0024 C3F80828 		str	r2, [r3, #2056]
 128:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****         /* configure EXTI soure line(0..3) */
 129:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****         SYSCFG_EXTISS0 |= config_exti_mask;
 218              		.loc 1 129 9 is_stmt 1 view .LVU43
 219 0028 D3F80828 		ldr	r2, [r3, #2056]
 220              		.loc 1 129 24 is_stmt 0 view .LVU44
 221 002c 0243     		orrs	r2, r2, r0
 222 002e C3F80828 		str	r2, [r3, #2056]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccpzOCEx.s 			page 7


 130:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****         break;
 223              		.loc 1 130 9 is_stmt 1 view .LVU45
 224 0032 7047     		bx	lr
 225              	.LVL16:
 226              	.L17:
 131:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     case EXTISS1:
 132:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****         /* clear EXTI soure line(4..7) */
 133:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****         SYSCFG_EXTISS1 &= clear_exti_mask;
 227              		.loc 1 133 9 view .LVU46
 228 0034 114B     		ldr	r3, .L20
 229 0036 D3F80C18 		ldr	r1, [r3, #2060]
 230              		.loc 1 133 24 is_stmt 0 view .LVU47
 231 003a 0A40     		ands	r2, r2, r1
 232              	.LVL17:
 233              		.loc 1 133 24 view .LVU48
 234 003c C3F80C28 		str	r2, [r3, #2060]
 134:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****         /* configure EXTI soure line(4..7) */
 135:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****         SYSCFG_EXTISS1 |= config_exti_mask;
 235              		.loc 1 135 9 is_stmt 1 view .LVU49
 236 0040 D3F80C28 		ldr	r2, [r3, #2060]
 237              		.loc 1 135 24 is_stmt 0 view .LVU50
 238 0044 0243     		orrs	r2, r2, r0
 239 0046 C3F80C28 		str	r2, [r3, #2060]
 136:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****         break;
 240              		.loc 1 136 9 is_stmt 1 view .LVU51
 241 004a 7047     		bx	lr
 242              	.LVL18:
 243              	.L16:
 137:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     case EXTISS2:
 138:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****         /* clear EXTI soure line(8..11) */
 139:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****         SYSCFG_EXTISS2 &= clear_exti_mask;
 244              		.loc 1 139 9 view .LVU52
 245 004c 0B4B     		ldr	r3, .L20
 246 004e D3F81018 		ldr	r1, [r3, #2064]
 247              		.loc 1 139 24 is_stmt 0 view .LVU53
 248 0052 0A40     		ands	r2, r2, r1
 249              	.LVL19:
 250              		.loc 1 139 24 view .LVU54
 251 0054 C3F81028 		str	r2, [r3, #2064]
 140:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****         /* configure EXTI soure line(8..11) */
 141:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****         SYSCFG_EXTISS2 |= config_exti_mask;
 252              		.loc 1 141 9 is_stmt 1 view .LVU55
 253 0058 D3F81028 		ldr	r2, [r3, #2064]
 254              		.loc 1 141 24 is_stmt 0 view .LVU56
 255 005c 0243     		orrs	r2, r2, r0
 256 005e C3F81028 		str	r2, [r3, #2064]
 142:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****         break;
 257              		.loc 1 142 9 is_stmt 1 view .LVU57
 258 0062 7047     		bx	lr
 259              	.LVL20:
 260              	.L14:
 143:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     case EXTISS3:
 144:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****         /* clear EXTI soure line(12..15) */
 145:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****         SYSCFG_EXTISS3 &= clear_exti_mask;
 261              		.loc 1 145 9 view .LVU58
 262 0064 054B     		ldr	r3, .L20
 263 0066 D3F81418 		ldr	r1, [r3, #2068]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccpzOCEx.s 			page 8


 264              		.loc 1 145 24 is_stmt 0 view .LVU59
 265 006a 0A40     		ands	r2, r2, r1
 266              	.LVL21:
 267              		.loc 1 145 24 view .LVU60
 268 006c C3F81428 		str	r2, [r3, #2068]
 146:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****         /* configure EXTI soure line(12..15) */
 147:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****         SYSCFG_EXTISS3 |= config_exti_mask;
 269              		.loc 1 147 9 is_stmt 1 view .LVU61
 270 0070 D3F81428 		ldr	r2, [r3, #2068]
 271              		.loc 1 147 24 is_stmt 0 view .LVU62
 272 0074 0243     		orrs	r2, r2, r0
 273 0076 C3F81428 		str	r2, [r3, #2068]
 148:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****         break;
 274              		.loc 1 148 9 is_stmt 1 view .LVU63
 275              	.L12:
 149:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     default:
 150:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****         break;
 151:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     }
 152:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** }
 276              		.loc 1 152 1 is_stmt 0 view .LVU64
 277 007a 7047     		bx	lr
 278              	.L21:
 279              		.align	2
 280              	.L20:
 281 007c 00300140 		.word	1073819648
 282              		.cfi_endproc
 283              	.LFE120:
 285              		.section	.text.syscfg_enet_phy_interface_config,"ax",%progbits
 286              		.align	1
 287              		.global	syscfg_enet_phy_interface_config
 288              		.syntax unified
 289              		.thumb
 290              		.thumb_func
 292              	syscfg_enet_phy_interface_config:
 293              	.LVL22:
 294              	.LFB121:
 153:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** 
 154:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** /*!
 155:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \brief    configure the PHY interface for the ethernet MAC
 156:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \param[in]  syscfg_enet_phy_interface: specifies the media interface mode.
 157:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****                 only one parameter can be selected which is shown as below:
 158:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****       \arg        SYSCFG_ENET_PHY_MII: MII mode is selected
 159:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****       \arg        SYSCFG_ENET_PHY_RMII: RMII mode is selected
 160:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \param[out] none
 161:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \retval     none
 162:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** */
 163:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** void syscfg_enet_phy_interface_config(uint32_t syscfg_enet_phy_interface)
 164:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** {
 295              		.loc 1 164 1 is_stmt 1 view -0
 296              		.cfi_startproc
 297              		@ args = 0, pretend = 0, frame = 0
 298              		@ frame_needed = 0, uses_anonymous_args = 0
 299              		@ link register save eliminated.
 165:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     uint32_t reg;
 300              		.loc 1 165 5 view .LVU66
 166:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** 
 167:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     reg = SYSCFG_CFG1;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccpzOCEx.s 			page 9


 301              		.loc 1 167 5 view .LVU67
 302              		.loc 1 167 9 is_stmt 0 view .LVU68
 303 0000 044A     		ldr	r2, .L23
 304 0002 D2F80438 		ldr	r3, [r2, #2052]
 305              	.LVL23:
 168:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     /* reset the ENET_PHY_SEL bit and set according to syscfg_enet_phy_interface */
 169:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     reg &= ~SYSCFG_CFG1_ENET_PHY_SEL;
 306              		.loc 1 169 5 is_stmt 1 view .LVU69
 307              		.loc 1 169 9 is_stmt 0 view .LVU70
 308 0006 23F40003 		bic	r3, r3, #8388608
 309              	.LVL24:
 170:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     SYSCFG_CFG1 = (reg | syscfg_enet_phy_interface);
 310              		.loc 1 170 5 is_stmt 1 view .LVU71
 311              		.loc 1 170 24 is_stmt 0 view .LVU72
 312 000a 0343     		orrs	r3, r3, r0
 313              	.LVL25:
 314              		.loc 1 170 17 view .LVU73
 315 000c C2F80438 		str	r3, [r2, #2052]
 171:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** }
 316              		.loc 1 171 1 view .LVU74
 317 0010 7047     		bx	lr
 318              	.L24:
 319 0012 00BF     		.align	2
 320              	.L23:
 321 0014 00300140 		.word	1073819648
 322              		.cfi_endproc
 323              	.LFE121:
 325              		.section	.text.syscfg_compensation_config,"ax",%progbits
 326              		.align	1
 327              		.global	syscfg_compensation_config
 328              		.syntax unified
 329              		.thumb
 330              		.thumb_func
 332              	syscfg_compensation_config:
 333              	.LVL26:
 334              	.LFB122:
 172:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** 
 173:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** /*!
 174:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \brief    configure the I/O compensation cell
 175:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \param[in]  syscfg_compensation: specifies the I/O compensation cell mode
 176:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****                 only one parameter can be selected which is shown as below:
 177:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****       \arg        SYSCFG_COMPENSATION_ENABLE: I/O compensation cell is enabled
 178:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****       \arg        SYSCFG_COMPENSATION_DISABLE: I/O compensation cell is disabled
 179:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \param[out] none
 180:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \retval     none
 181:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** */
 182:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** void syscfg_compensation_config(uint32_t syscfg_compensation)
 183:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** {
 335              		.loc 1 183 1 is_stmt 1 view -0
 336              		.cfi_startproc
 337              		@ args = 0, pretend = 0, frame = 0
 338              		@ frame_needed = 0, uses_anonymous_args = 0
 339              		@ link register save eliminated.
 184:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     uint32_t reg;
 340              		.loc 1 184 5 view .LVU76
 185:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** 
 186:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     reg = SYSCFG_CPSCTL;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccpzOCEx.s 			page 10


 341              		.loc 1 186 5 view .LVU77
 342              		.loc 1 186 9 is_stmt 0 view .LVU78
 343 0000 044A     		ldr	r2, .L26
 344 0002 D2F82038 		ldr	r3, [r2, #2080]
 345              	.LVL27:
 187:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     /* reset the SYSCFG_CPSCTL_CPS_EN bit and set according to syscfg_compensation */
 188:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     reg &= ~SYSCFG_CPSCTL_CPS_EN;
 346              		.loc 1 188 5 is_stmt 1 view .LVU79
 347              		.loc 1 188 9 is_stmt 0 view .LVU80
 348 0006 23F00103 		bic	r3, r3, #1
 349              	.LVL28:
 189:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     SYSCFG_CPSCTL = (reg | syscfg_compensation);
 350              		.loc 1 189 5 is_stmt 1 view .LVU81
 351              		.loc 1 189 26 is_stmt 0 view .LVU82
 352 000a 0343     		orrs	r3, r3, r0
 353              	.LVL29:
 354              		.loc 1 189 19 view .LVU83
 355 000c C2F82038 		str	r3, [r2, #2080]
 190:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** }
 356              		.loc 1 190 1 view .LVU84
 357 0010 7047     		bx	lr
 358              	.L27:
 359 0012 00BF     		.align	2
 360              	.L26:
 361 0014 00300140 		.word	1073819648
 362              		.cfi_endproc
 363              	.LFE122:
 365              		.section	.text.syscfg_flag_get,"ax",%progbits
 366              		.align	1
 367              		.global	syscfg_flag_get
 368              		.syntax unified
 369              		.thumb
 370              		.thumb_func
 372              	syscfg_flag_get:
 373              	.LFB123:
 191:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** 
 192:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** /*!
 193:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \brief    checks whether the I/O compensation cell ready flag is set or not
 194:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \param[in]  none
 195:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \param[out] none
 196:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     \retval     FlagStatus: SET or RESET
 197:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****   */
 198:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** FlagStatus syscfg_flag_get(void)
 199:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** {
 374              		.loc 1 199 1 is_stmt 1 view -0
 375              		.cfi_startproc
 376              		@ args = 0, pretend = 0, frame = 0
 377              		@ frame_needed = 0, uses_anonymous_args = 0
 378              		@ link register save eliminated.
 200:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     if(((uint32_t)RESET) != (SYSCFG_CPSCTL & SYSCFG_CPSCTL_CPS_RDY)) {
 379              		.loc 1 200 5 view .LVU86
 380              		.loc 1 200 30 is_stmt 0 view .LVU87
 381 0000 044B     		ldr	r3, .L31
 382 0002 D3F82038 		ldr	r3, [r3, #2080]
 383              		.loc 1 200 7 view .LVU88
 384 0006 13F4807F 		tst	r3, #256
 385 000a 01D0     		beq	.L30
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccpzOCEx.s 			page 11


 201:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****         return SET;
 386              		.loc 1 201 16 view .LVU89
 387 000c 0120     		movs	r0, #1
 388 000e 7047     		bx	lr
 389              	.L30:
 202:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     } else {
 203:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****         return RESET;
 390              		.loc 1 203 16 view .LVU90
 391 0010 0020     		movs	r0, #0
 204:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c ****     }
 205:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_syscfg.c **** }
 392              		.loc 1 205 1 view .LVU91
 393 0012 7047     		bx	lr
 394              	.L32:
 395              		.align	2
 396              	.L31:
 397 0014 00300140 		.word	1073819648
 398              		.cfi_endproc
 399              	.LFE123:
 401              		.text
 402              	.Letext0:
 403              		.file 2 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/arm-none-eabi/include/machi
 404              		.file 3 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/arm-none-eabi/include/sys/_
 405              		.file 4 "../../../GD32F4xx_Firmware_Library/CMSIS/GD/GD32F4xx/Include/gd32f4xx.h"
 406              		.file 5 "../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Include/gd32f4xx_rcu.h"
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccpzOCEx.s 			page 12


DEFINED SYMBOLS
                            *ABS*:00000000 gd32f4xx_syscfg.c
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccpzOCEx.s:21     .text.syscfg_deinit:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccpzOCEx.s:27     .text.syscfg_deinit:00000000 syscfg_deinit
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccpzOCEx.s:52     .text.syscfg_bootmode_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccpzOCEx.s:58     .text.syscfg_bootmode_config:00000000 syscfg_bootmode_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccpzOCEx.s:82     .text.syscfg_bootmode_config:0000001c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccpzOCEx.s:87     .text.syscfg_fmc_swap_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccpzOCEx.s:93     .text.syscfg_fmc_swap_config:00000000 syscfg_fmc_swap_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccpzOCEx.s:122    .text.syscfg_fmc_swap_config:00000014 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccpzOCEx.s:127    .text.syscfg_exmc_swap_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccpzOCEx.s:133    .text.syscfg_exmc_swap_config:00000000 syscfg_exmc_swap_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccpzOCEx.s:162    .text.syscfg_exmc_swap_config:00000014 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccpzOCEx.s:167    .text.syscfg_exti_line_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccpzOCEx.s:173    .text.syscfg_exti_line_config:00000000 syscfg_exti_line_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccpzOCEx.s:204    .text.syscfg_exti_line_config:00000018 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccpzOCEx.s:208    .text.syscfg_exti_line_config:0000001c $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccpzOCEx.s:281    .text.syscfg_exti_line_config:0000007c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccpzOCEx.s:286    .text.syscfg_enet_phy_interface_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccpzOCEx.s:292    .text.syscfg_enet_phy_interface_config:00000000 syscfg_enet_phy_interface_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccpzOCEx.s:321    .text.syscfg_enet_phy_interface_config:00000014 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccpzOCEx.s:326    .text.syscfg_compensation_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccpzOCEx.s:332    .text.syscfg_compensation_config:00000000 syscfg_compensation_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccpzOCEx.s:361    .text.syscfg_compensation_config:00000014 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccpzOCEx.s:366    .text.syscfg_flag_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccpzOCEx.s:372    .text.syscfg_flag_get:00000000 syscfg_flag_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccpzOCEx.s:397    .text.syscfg_flag_get:00000014 $d

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
