$date
  Mon Apr  5 08:40:00 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module shift_reg_tb $end
$var reg 1 ! clk_tb $end
$var reg 1 " rst_tb $end
$var reg 1 # ena_tb $end
$var reg 1 $ ent_tb $end
$var reg 4 % sal_tb[3:0] $end
$scope module dut $end
$var reg 1 & clk $end
$var reg 1 ' rst $end
$var reg 1 ( ena $end
$var reg 1 ) ent $end
$var reg 4 * sal[3:0] $end
$var reg 4 + sal_aux[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
1$
bUUUU %
0&
1'
0(
1)
bUUUU *
b0000 +
#20000000
1!
b0000 %
1&
b0000 *
#30000000
0"
0'
#40000000
0!
0&
#50000000
1#
1(
#60000000
1!
1&
b0001 +
#70000000
0$
0)
#80000000
0!
0&
#100000000
1!
b0001 %
1&
b0001 *
b0010 +
#120000000
0!
0&
#140000000
1!
b0010 %
1&
b0010 *
b0100 +
#160000000
0!
0&
#180000000
1!
b0100 %
1&
b0100 *
b1000 +
#200000000
0!
0&
#220000000
1!
b1000 %
1&
b1000 *
b0000 +
#240000000
0!
0&
#260000000
1!
b0000 %
1&
b0000 *
b0001 +
#280000000
0!
0&
#300000000
1!
b0001 %
1&
b0001 *
b0010 +
#320000000
0!
0&
#340000000
1!
b0010 %
1&
b0010 *
b0100 +
#360000000
0!
0&
#380000000
1!
b0100 %
1&
b0100 *
b1000 +
#400000000
0!
0&
#420000000
1!
b1000 %
1&
b1000 *
b0000 +
#440000000
0!
0&
#460000000
1!
b0000 %
1&
b0000 *
b0001 +
#480000000
0!
0&
#500000000
1!
b0001 %
1&
b0001 *
b0010 +
