
Projet_hipp_fonctionnel_v1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d248  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000031e8  0800d3d8  0800d3d8  0001d3d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080105c0  080105c0  000205c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080105c4  080105c4  000205c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000130  20000000  080105c8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00009cfc  20000130  080106f8  00030130  2**2
                  ALLOC
  7 ._user_heap_stack 00008000  20009e2c  080106f8  00039e2c  2**0
                  ALLOC
  8 .ARM.attributes 0000002a  00000000  00000000  00030130  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001596f  00000000  00000000  0003015a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000042d6  00000000  00000000  00045ac9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 000014d0  00000000  00000000  00049da0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 000012f0  00000000  00000000  0004b270  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00020355  00000000  00000000  0004c560  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00025b54  00000000  00000000  0006c8b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0009e3a9  00000000  00000000  00092409  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000050  00000000  00000000  001307b2  2**0
                  CONTENTS, READONLY
 17 .debug_frame  0000600c  00000000  00000000  00130804  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000130 	.word	0x20000130
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d3c0 	.word	0x0800d3c0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000134 	.word	0x20000134
 80001cc:	0800d3c0 	.word	0x0800d3c0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_frsub>:
 8000270:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__addsf3>
 8000276:	bf00      	nop

08000278 <__aeabi_fsub>:
 8000278:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0800027c <__addsf3>:
 800027c:	0042      	lsls	r2, r0, #1
 800027e:	bf1f      	itttt	ne
 8000280:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000284:	ea92 0f03 	teqne	r2, r3
 8000288:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800028c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000290:	d06a      	beq.n	8000368 <__addsf3+0xec>
 8000292:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000296:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800029a:	bfc1      	itttt	gt
 800029c:	18d2      	addgt	r2, r2, r3
 800029e:	4041      	eorgt	r1, r0
 80002a0:	4048      	eorgt	r0, r1
 80002a2:	4041      	eorgt	r1, r0
 80002a4:	bfb8      	it	lt
 80002a6:	425b      	neglt	r3, r3
 80002a8:	2b19      	cmp	r3, #25
 80002aa:	bf88      	it	hi
 80002ac:	4770      	bxhi	lr
 80002ae:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80002b2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002b6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80002ba:	bf18      	it	ne
 80002bc:	4240      	negne	r0, r0
 80002be:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002c2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80002c6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80002ca:	bf18      	it	ne
 80002cc:	4249      	negne	r1, r1
 80002ce:	ea92 0f03 	teq	r2, r3
 80002d2:	d03f      	beq.n	8000354 <__addsf3+0xd8>
 80002d4:	f1a2 0201 	sub.w	r2, r2, #1
 80002d8:	fa41 fc03 	asr.w	ip, r1, r3
 80002dc:	eb10 000c 	adds.w	r0, r0, ip
 80002e0:	f1c3 0320 	rsb	r3, r3, #32
 80002e4:	fa01 f103 	lsl.w	r1, r1, r3
 80002e8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80002ec:	d502      	bpl.n	80002f4 <__addsf3+0x78>
 80002ee:	4249      	negs	r1, r1
 80002f0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80002f4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80002f8:	d313      	bcc.n	8000322 <__addsf3+0xa6>
 80002fa:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80002fe:	d306      	bcc.n	800030e <__addsf3+0x92>
 8000300:	0840      	lsrs	r0, r0, #1
 8000302:	ea4f 0131 	mov.w	r1, r1, rrx
 8000306:	f102 0201 	add.w	r2, r2, #1
 800030a:	2afe      	cmp	r2, #254	; 0xfe
 800030c:	d251      	bcs.n	80003b2 <__addsf3+0x136>
 800030e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000312:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000316:	bf08      	it	eq
 8000318:	f020 0001 	biceq.w	r0, r0, #1
 800031c:	ea40 0003 	orr.w	r0, r0, r3
 8000320:	4770      	bx	lr
 8000322:	0049      	lsls	r1, r1, #1
 8000324:	eb40 0000 	adc.w	r0, r0, r0
 8000328:	3a01      	subs	r2, #1
 800032a:	bf28      	it	cs
 800032c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000330:	d2ed      	bcs.n	800030e <__addsf3+0x92>
 8000332:	fab0 fc80 	clz	ip, r0
 8000336:	f1ac 0c08 	sub.w	ip, ip, #8
 800033a:	ebb2 020c 	subs.w	r2, r2, ip
 800033e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000342:	bfaa      	itet	ge
 8000344:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000348:	4252      	neglt	r2, r2
 800034a:	4318      	orrge	r0, r3
 800034c:	bfbc      	itt	lt
 800034e:	40d0      	lsrlt	r0, r2
 8000350:	4318      	orrlt	r0, r3
 8000352:	4770      	bx	lr
 8000354:	f092 0f00 	teq	r2, #0
 8000358:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 800035c:	bf06      	itte	eq
 800035e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000362:	3201      	addeq	r2, #1
 8000364:	3b01      	subne	r3, #1
 8000366:	e7b5      	b.n	80002d4 <__addsf3+0x58>
 8000368:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800036c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000370:	bf18      	it	ne
 8000372:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000376:	d021      	beq.n	80003bc <__addsf3+0x140>
 8000378:	ea92 0f03 	teq	r2, r3
 800037c:	d004      	beq.n	8000388 <__addsf3+0x10c>
 800037e:	f092 0f00 	teq	r2, #0
 8000382:	bf08      	it	eq
 8000384:	4608      	moveq	r0, r1
 8000386:	4770      	bx	lr
 8000388:	ea90 0f01 	teq	r0, r1
 800038c:	bf1c      	itt	ne
 800038e:	2000      	movne	r0, #0
 8000390:	4770      	bxne	lr
 8000392:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000396:	d104      	bne.n	80003a2 <__addsf3+0x126>
 8000398:	0040      	lsls	r0, r0, #1
 800039a:	bf28      	it	cs
 800039c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 80003a0:	4770      	bx	lr
 80003a2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 80003a6:	bf3c      	itt	cc
 80003a8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 80003ac:	4770      	bxcc	lr
 80003ae:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80003b2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80003b6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80003ba:	4770      	bx	lr
 80003bc:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80003c0:	bf16      	itet	ne
 80003c2:	4608      	movne	r0, r1
 80003c4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80003c8:	4601      	movne	r1, r0
 80003ca:	0242      	lsls	r2, r0, #9
 80003cc:	bf06      	itte	eq
 80003ce:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80003d2:	ea90 0f01 	teqeq	r0, r1
 80003d6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80003da:	4770      	bx	lr

080003dc <__aeabi_ui2f>:
 80003dc:	f04f 0300 	mov.w	r3, #0
 80003e0:	e004      	b.n	80003ec <__aeabi_i2f+0x8>
 80003e2:	bf00      	nop

080003e4 <__aeabi_i2f>:
 80003e4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80003e8:	bf48      	it	mi
 80003ea:	4240      	negmi	r0, r0
 80003ec:	ea5f 0c00 	movs.w	ip, r0
 80003f0:	bf08      	it	eq
 80003f2:	4770      	bxeq	lr
 80003f4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80003f8:	4601      	mov	r1, r0
 80003fa:	f04f 0000 	mov.w	r0, #0
 80003fe:	e01c      	b.n	800043a <__aeabi_l2f+0x2a>

08000400 <__aeabi_ul2f>:
 8000400:	ea50 0201 	orrs.w	r2, r0, r1
 8000404:	bf08      	it	eq
 8000406:	4770      	bxeq	lr
 8000408:	f04f 0300 	mov.w	r3, #0
 800040c:	e00a      	b.n	8000424 <__aeabi_l2f+0x14>
 800040e:	bf00      	nop

08000410 <__aeabi_l2f>:
 8000410:	ea50 0201 	orrs.w	r2, r0, r1
 8000414:	bf08      	it	eq
 8000416:	4770      	bxeq	lr
 8000418:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 800041c:	d502      	bpl.n	8000424 <__aeabi_l2f+0x14>
 800041e:	4240      	negs	r0, r0
 8000420:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000424:	ea5f 0c01 	movs.w	ip, r1
 8000428:	bf02      	ittt	eq
 800042a:	4684      	moveq	ip, r0
 800042c:	4601      	moveq	r1, r0
 800042e:	2000      	moveq	r0, #0
 8000430:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000434:	bf08      	it	eq
 8000436:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800043a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800043e:	fabc f28c 	clz	r2, ip
 8000442:	3a08      	subs	r2, #8
 8000444:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000448:	db10      	blt.n	800046c <__aeabi_l2f+0x5c>
 800044a:	fa01 fc02 	lsl.w	ip, r1, r2
 800044e:	4463      	add	r3, ip
 8000450:	fa00 fc02 	lsl.w	ip, r0, r2
 8000454:	f1c2 0220 	rsb	r2, r2, #32
 8000458:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800045c:	fa20 f202 	lsr.w	r2, r0, r2
 8000460:	eb43 0002 	adc.w	r0, r3, r2
 8000464:	bf08      	it	eq
 8000466:	f020 0001 	biceq.w	r0, r0, #1
 800046a:	4770      	bx	lr
 800046c:	f102 0220 	add.w	r2, r2, #32
 8000470:	fa01 fc02 	lsl.w	ip, r1, r2
 8000474:	f1c2 0220 	rsb	r2, r2, #32
 8000478:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800047c:	fa21 f202 	lsr.w	r2, r1, r2
 8000480:	eb43 0002 	adc.w	r0, r3, r2
 8000484:	bf08      	it	eq
 8000486:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800048a:	4770      	bx	lr

0800048c <__aeabi_fmul>:
 800048c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000490:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000494:	bf1e      	ittt	ne
 8000496:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800049a:	ea92 0f0c 	teqne	r2, ip
 800049e:	ea93 0f0c 	teqne	r3, ip
 80004a2:	d06f      	beq.n	8000584 <__aeabi_fmul+0xf8>
 80004a4:	441a      	add	r2, r3
 80004a6:	ea80 0c01 	eor.w	ip, r0, r1
 80004aa:	0240      	lsls	r0, r0, #9
 80004ac:	bf18      	it	ne
 80004ae:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80004b2:	d01e      	beq.n	80004f2 <__aeabi_fmul+0x66>
 80004b4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80004b8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80004bc:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80004c0:	fba0 3101 	umull	r3, r1, r0, r1
 80004c4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80004c8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80004cc:	bf3e      	ittt	cc
 80004ce:	0049      	lslcc	r1, r1, #1
 80004d0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80004d4:	005b      	lslcc	r3, r3, #1
 80004d6:	ea40 0001 	orr.w	r0, r0, r1
 80004da:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80004de:	2afd      	cmp	r2, #253	; 0xfd
 80004e0:	d81d      	bhi.n	800051e <__aeabi_fmul+0x92>
 80004e2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80004e6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80004ea:	bf08      	it	eq
 80004ec:	f020 0001 	biceq.w	r0, r0, #1
 80004f0:	4770      	bx	lr
 80004f2:	f090 0f00 	teq	r0, #0
 80004f6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80004fa:	bf08      	it	eq
 80004fc:	0249      	lsleq	r1, r1, #9
 80004fe:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000502:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000506:	3a7f      	subs	r2, #127	; 0x7f
 8000508:	bfc2      	ittt	gt
 800050a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800050e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000512:	4770      	bxgt	lr
 8000514:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000518:	f04f 0300 	mov.w	r3, #0
 800051c:	3a01      	subs	r2, #1
 800051e:	dc5d      	bgt.n	80005dc <__aeabi_fmul+0x150>
 8000520:	f112 0f19 	cmn.w	r2, #25
 8000524:	bfdc      	itt	le
 8000526:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 800052a:	4770      	bxle	lr
 800052c:	f1c2 0200 	rsb	r2, r2, #0
 8000530:	0041      	lsls	r1, r0, #1
 8000532:	fa21 f102 	lsr.w	r1, r1, r2
 8000536:	f1c2 0220 	rsb	r2, r2, #32
 800053a:	fa00 fc02 	lsl.w	ip, r0, r2
 800053e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000542:	f140 0000 	adc.w	r0, r0, #0
 8000546:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800054a:	bf08      	it	eq
 800054c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000550:	4770      	bx	lr
 8000552:	f092 0f00 	teq	r2, #0
 8000556:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800055a:	bf02      	ittt	eq
 800055c:	0040      	lsleq	r0, r0, #1
 800055e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000562:	3a01      	subeq	r2, #1
 8000564:	d0f9      	beq.n	800055a <__aeabi_fmul+0xce>
 8000566:	ea40 000c 	orr.w	r0, r0, ip
 800056a:	f093 0f00 	teq	r3, #0
 800056e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000572:	bf02      	ittt	eq
 8000574:	0049      	lsleq	r1, r1, #1
 8000576:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800057a:	3b01      	subeq	r3, #1
 800057c:	d0f9      	beq.n	8000572 <__aeabi_fmul+0xe6>
 800057e:	ea41 010c 	orr.w	r1, r1, ip
 8000582:	e78f      	b.n	80004a4 <__aeabi_fmul+0x18>
 8000584:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000588:	ea92 0f0c 	teq	r2, ip
 800058c:	bf18      	it	ne
 800058e:	ea93 0f0c 	teqne	r3, ip
 8000592:	d00a      	beq.n	80005aa <__aeabi_fmul+0x11e>
 8000594:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000598:	bf18      	it	ne
 800059a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800059e:	d1d8      	bne.n	8000552 <__aeabi_fmul+0xc6>
 80005a0:	ea80 0001 	eor.w	r0, r0, r1
 80005a4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80005a8:	4770      	bx	lr
 80005aa:	f090 0f00 	teq	r0, #0
 80005ae:	bf17      	itett	ne
 80005b0:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 80005b4:	4608      	moveq	r0, r1
 80005b6:	f091 0f00 	teqne	r1, #0
 80005ba:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80005be:	d014      	beq.n	80005ea <__aeabi_fmul+0x15e>
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d101      	bne.n	80005ca <__aeabi_fmul+0x13e>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	d10f      	bne.n	80005ea <__aeabi_fmul+0x15e>
 80005ca:	ea93 0f0c 	teq	r3, ip
 80005ce:	d103      	bne.n	80005d8 <__aeabi_fmul+0x14c>
 80005d0:	024b      	lsls	r3, r1, #9
 80005d2:	bf18      	it	ne
 80005d4:	4608      	movne	r0, r1
 80005d6:	d108      	bne.n	80005ea <__aeabi_fmul+0x15e>
 80005d8:	ea80 0001 	eor.w	r0, r0, r1
 80005dc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80005e0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80005e4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80005e8:	4770      	bx	lr
 80005ea:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80005ee:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80005f2:	4770      	bx	lr

080005f4 <__aeabi_fdiv>:
 80005f4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80005fc:	bf1e      	ittt	ne
 80005fe:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000602:	ea92 0f0c 	teqne	r2, ip
 8000606:	ea93 0f0c 	teqne	r3, ip
 800060a:	d069      	beq.n	80006e0 <__aeabi_fdiv+0xec>
 800060c:	eba2 0203 	sub.w	r2, r2, r3
 8000610:	ea80 0c01 	eor.w	ip, r0, r1
 8000614:	0249      	lsls	r1, r1, #9
 8000616:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800061a:	d037      	beq.n	800068c <__aeabi_fdiv+0x98>
 800061c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000620:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000624:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000628:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800062c:	428b      	cmp	r3, r1
 800062e:	bf38      	it	cc
 8000630:	005b      	lslcc	r3, r3, #1
 8000632:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000636:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 800063a:	428b      	cmp	r3, r1
 800063c:	bf24      	itt	cs
 800063e:	1a5b      	subcs	r3, r3, r1
 8000640:	ea40 000c 	orrcs.w	r0, r0, ip
 8000644:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000648:	bf24      	itt	cs
 800064a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800064e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000652:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000656:	bf24      	itt	cs
 8000658:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800065c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000660:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000664:	bf24      	itt	cs
 8000666:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800066a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800066e:	011b      	lsls	r3, r3, #4
 8000670:	bf18      	it	ne
 8000672:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000676:	d1e0      	bne.n	800063a <__aeabi_fdiv+0x46>
 8000678:	2afd      	cmp	r2, #253	; 0xfd
 800067a:	f63f af50 	bhi.w	800051e <__aeabi_fmul+0x92>
 800067e:	428b      	cmp	r3, r1
 8000680:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000684:	bf08      	it	eq
 8000686:	f020 0001 	biceq.w	r0, r0, #1
 800068a:	4770      	bx	lr
 800068c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000690:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000694:	327f      	adds	r2, #127	; 0x7f
 8000696:	bfc2      	ittt	gt
 8000698:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800069c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80006a0:	4770      	bxgt	lr
 80006a2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80006a6:	f04f 0300 	mov.w	r3, #0
 80006aa:	3a01      	subs	r2, #1
 80006ac:	e737      	b.n	800051e <__aeabi_fmul+0x92>
 80006ae:	f092 0f00 	teq	r2, #0
 80006b2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80006b6:	bf02      	ittt	eq
 80006b8:	0040      	lsleq	r0, r0, #1
 80006ba:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80006be:	3a01      	subeq	r2, #1
 80006c0:	d0f9      	beq.n	80006b6 <__aeabi_fdiv+0xc2>
 80006c2:	ea40 000c 	orr.w	r0, r0, ip
 80006c6:	f093 0f00 	teq	r3, #0
 80006ca:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80006ce:	bf02      	ittt	eq
 80006d0:	0049      	lsleq	r1, r1, #1
 80006d2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80006d6:	3b01      	subeq	r3, #1
 80006d8:	d0f9      	beq.n	80006ce <__aeabi_fdiv+0xda>
 80006da:	ea41 010c 	orr.w	r1, r1, ip
 80006de:	e795      	b.n	800060c <__aeabi_fdiv+0x18>
 80006e0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80006e4:	ea92 0f0c 	teq	r2, ip
 80006e8:	d108      	bne.n	80006fc <__aeabi_fdiv+0x108>
 80006ea:	0242      	lsls	r2, r0, #9
 80006ec:	f47f af7d 	bne.w	80005ea <__aeabi_fmul+0x15e>
 80006f0:	ea93 0f0c 	teq	r3, ip
 80006f4:	f47f af70 	bne.w	80005d8 <__aeabi_fmul+0x14c>
 80006f8:	4608      	mov	r0, r1
 80006fa:	e776      	b.n	80005ea <__aeabi_fmul+0x15e>
 80006fc:	ea93 0f0c 	teq	r3, ip
 8000700:	d104      	bne.n	800070c <__aeabi_fdiv+0x118>
 8000702:	024b      	lsls	r3, r1, #9
 8000704:	f43f af4c 	beq.w	80005a0 <__aeabi_fmul+0x114>
 8000708:	4608      	mov	r0, r1
 800070a:	e76e      	b.n	80005ea <__aeabi_fmul+0x15e>
 800070c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000710:	bf18      	it	ne
 8000712:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000716:	d1ca      	bne.n	80006ae <__aeabi_fdiv+0xba>
 8000718:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800071c:	f47f af5c 	bne.w	80005d8 <__aeabi_fmul+0x14c>
 8000720:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000724:	f47f af3c 	bne.w	80005a0 <__aeabi_fmul+0x114>
 8000728:	e75f      	b.n	80005ea <__aeabi_fmul+0x15e>
 800072a:	bf00      	nop

0800072c <__aeabi_f2iz>:
 800072c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000730:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000734:	d30f      	bcc.n	8000756 <__aeabi_f2iz+0x2a>
 8000736:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800073a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800073e:	d90d      	bls.n	800075c <__aeabi_f2iz+0x30>
 8000740:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000744:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000748:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800074c:	fa23 f002 	lsr.w	r0, r3, r2
 8000750:	bf18      	it	ne
 8000752:	4240      	negne	r0, r0
 8000754:	4770      	bx	lr
 8000756:	f04f 0000 	mov.w	r0, #0
 800075a:	4770      	bx	lr
 800075c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000760:	d101      	bne.n	8000766 <__aeabi_f2iz+0x3a>
 8000762:	0242      	lsls	r2, r0, #9
 8000764:	d105      	bne.n	8000772 <__aeabi_f2iz+0x46>
 8000766:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800076a:	bf08      	it	eq
 800076c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000770:	4770      	bx	lr
 8000772:	f04f 0000 	mov.w	r0, #0
 8000776:	4770      	bx	lr

08000778 <TIMER2_user_handler_it_1ms>:

/**
 * @brief	Fonction appelee automatiquemeent en interruption suite au debordement du timer 2, toutes les 1 ms.
 * @post	cette fonction est utilisee pour appeler periodiquement les routines d'interruption des modules logiciels qui en ont besoin.
 */
void TIMER2_user_handler_it_1ms(void) {
 8000778:	b480      	push	{r7}
 800077a:	af00      	add	r7, sp, #0
	if (t)
 800077c:	4b07      	ldr	r3, [pc, #28]	; (800079c <TIMER2_user_handler_it_1ms+0x24>)
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	b2db      	uxtb	r3, r3
 8000782:	2b00      	cmp	r3, #0
 8000784:	d006      	beq.n	8000794 <TIMER2_user_handler_it_1ms+0x1c>
		t--;
 8000786:	4b05      	ldr	r3, [pc, #20]	; (800079c <TIMER2_user_handler_it_1ms+0x24>)
 8000788:	781b      	ldrb	r3, [r3, #0]
 800078a:	b2db      	uxtb	r3, r3
 800078c:	3b01      	subs	r3, #1
 800078e:	b2da      	uxtb	r2, r3
 8000790:	4b02      	ldr	r3, [pc, #8]	; (800079c <TIMER2_user_handler_it_1ms+0x24>)
 8000792:	701a      	strb	r2, [r3, #0]

	//Ces modules logiciels souhaitent etre appeles toutes les ms. (pour incrementer des compteurs, ou lever des flags)
	//ATTENTION, chacune de ces fonction appelees ici doit s'engager a ne pas durer "trop longtemps" (duree d'execution tres inferieur a 1ms !!!)
	//DEMO_matrix_keyboard_process_1ms();
}
 8000794:	bf00      	nop
 8000796:	46bd      	mov	sp, r7
 8000798:	bc80      	pop	{r7}
 800079a:	4770      	bx	lr
 800079c:	20000157 	.word	0x20000157

080007a0 <DEMO_accelerometer_close>:
	BSP_ACCELERO_output_on_opendrain();
	//BSP_ACCELERO_WakeUp();
	DEMO_ACCELERO_SetPorts(PORTS_FOR_LCD);
}

void DEMO_accelerometer_close(void) {
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0
	DEMO_ACCELERO_SetPorts(PORTS_FOR_ACCELERO);
 80007a4:	2000      	movs	r0, #0
 80007a6:	f000 f80b 	bl	80007c0 <DEMO_ACCELERO_SetPorts>
	BSP_ACCELERO_Init();
 80007aa:	f000 fd23 	bl	80011f4 <BSP_ACCELERO_Init>
	BSP_ACCELERO_output_on_opendrain();
 80007ae:	f000 fdad 	bl	800130c <BSP_ACCELERO_output_on_opendrain>
	BSP_ACCELERO_DeInit();
 80007b2:	f000 fdd1 	bl	8001358 <BSP_ACCELERO_DeInit>
	DEMO_ACCELERO_SetPorts(PORTS_FOR_LCD);
 80007b6:	2001      	movs	r0, #1
 80007b8:	f000 f802 	bl	80007c0 <DEMO_ACCELERO_SetPorts>
}
 80007bc:	bf00      	nop
 80007be:	bd80      	pop	{r7, pc}

080007c0 <DEMO_ACCELERO_SetPorts>:

/** @brief	Configure les ports du GPIO pour l'ecran LCD ou l'accelerometre
 * @func	void DEMO_ACCELERO_SetPorts(accelero_or_lcd_e accelero_or_lcd)
 * @param 	accelero_or_lcd element de l'enumeration accelero_or_lcd_e(peut etre PORTS_FOR_ACCELERO ou PORTS_FOR_LCD)
 */
void DEMO_ACCELERO_SetPorts(accelero_or_lcd_e accelero_or_lcd) {
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b084      	sub	sp, #16
 80007c4:	af02      	add	r7, sp, #8
 80007c6:	4603      	mov	r3, r0
 80007c8:	71fb      	strb	r3, [r7, #7]
	if (accelero_or_lcd == PORTS_FOR_ACCELERO) {
 80007ca:	79fb      	ldrb	r3, [r7, #7]
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d114      	bne.n	80007fa <DEMO_ACCELERO_SetPorts+0x3a>
		BSP_GPIO_PinCfg(GPIOA, (GPIO_PIN_6 | GPIO_PIN_7), GPIO_MODE_AF_PP,
 80007d0:	2305      	movs	r3, #5
 80007d2:	9301      	str	r3, [sp, #4]
 80007d4:	2301      	movs	r3, #1
 80007d6:	9300      	str	r3, [sp, #0]
 80007d8:	2302      	movs	r3, #2
 80007da:	2202      	movs	r2, #2
 80007dc:	21c0      	movs	r1, #192	; 0xc0
 80007de:	4813      	ldr	r0, [pc, #76]	; (800082c <DEMO_ACCELERO_SetPorts+0x6c>)
 80007e0:	f000 ff90 	bl	8001704 <BSP_GPIO_PinCfg>
				GPIO_PULLDOWN, GPIO_SPEED_MEDIUM, DISCOVERY_SPIx_AF);
		BSP_GPIO_PinCfg(GPIOE, GPIO_PIN_3, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL,
 80007e4:	2300      	movs	r3, #0
 80007e6:	9301      	str	r3, [sp, #4]
 80007e8:	2302      	movs	r3, #2
 80007ea:	9300      	str	r3, [sp, #0]
 80007ec:	2300      	movs	r3, #0
 80007ee:	2201      	movs	r2, #1
 80007f0:	2108      	movs	r1, #8
 80007f2:	480f      	ldr	r0, [pc, #60]	; (8000830 <DEMO_ACCELERO_SetPorts+0x70>)
 80007f4:	f000 ff86 	bl	8001704 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLDOWN,
				GPIO_SPEED_MEDIUM, GPIO_AF13_DCMI);
		BSP_GPIO_PinCfg(GPIOE, GPIO_PIN_3, GPIO_MODE_AF_PP, GPIO_NOPULL,
				GPIO_SPEED_FAST, GPIO_AF12_FSMC);
	}
}
 80007f8:	e013      	b.n	8000822 <DEMO_ACCELERO_SetPorts+0x62>
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLDOWN,
 80007fa:	230d      	movs	r3, #13
 80007fc:	9301      	str	r3, [sp, #4]
 80007fe:	2301      	movs	r3, #1
 8000800:	9300      	str	r3, [sp, #0]
 8000802:	2302      	movs	r3, #2
 8000804:	2202      	movs	r2, #2
 8000806:	2140      	movs	r1, #64	; 0x40
 8000808:	4808      	ldr	r0, [pc, #32]	; (800082c <DEMO_ACCELERO_SetPorts+0x6c>)
 800080a:	f000 ff7b 	bl	8001704 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOE, GPIO_PIN_3, GPIO_MODE_AF_PP, GPIO_NOPULL,
 800080e:	230c      	movs	r3, #12
 8000810:	9301      	str	r3, [sp, #4]
 8000812:	2302      	movs	r3, #2
 8000814:	9300      	str	r3, [sp, #0]
 8000816:	2300      	movs	r3, #0
 8000818:	2202      	movs	r2, #2
 800081a:	2108      	movs	r1, #8
 800081c:	4804      	ldr	r0, [pc, #16]	; (8000830 <DEMO_ACCELERO_SetPorts+0x70>)
 800081e:	f000 ff71 	bl	8001704 <BSP_GPIO_PinCfg>
}
 8000822:	bf00      	nop
 8000824:	3708      	adds	r7, #8
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	40020000 	.word	0x40020000
 8000830:	40021000 	.word	0x40021000

08000834 <NVIC_EnableIRQ>:

	 The function enables a device-specific interrupt in the NVIC interrupt controller.

	 \param [in]      IRQn  External interrupt number. Value cannot be negative.
	 */
	__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn) {
 8000834:	b480      	push	{r7}
 8000836:	b083      	sub	sp, #12
 8000838:	af00      	add	r7, sp, #0
 800083a:	4603      	mov	r3, r0
 800083c:	71fb      	strb	r3, [r7, #7]
		/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
		NVIC->ISER[(uint32_t) ((int32_t) IRQn) >> 5] = (uint32_t) (1
				<< ((uint32_t) ((int32_t) IRQn) & (uint32_t) 0x1F)); /* enable interrupt */
 800083e:	79fb      	ldrb	r3, [r7, #7]
 8000840:	f003 031f 	and.w	r3, r3, #31
 8000844:	2201      	movs	r2, #1
 8000846:	fa02 f103 	lsl.w	r1, r2, r3
		NVIC->ISER[(uint32_t) ((int32_t) IRQn) >> 5] = (uint32_t) (1
 800084a:	4a05      	ldr	r2, [pc, #20]	; (8000860 <NVIC_EnableIRQ+0x2c>)
 800084c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000850:	095b      	lsrs	r3, r3, #5
 8000852:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
 8000856:	bf00      	nop
 8000858:	370c      	adds	r7, #12
 800085a:	46bd      	mov	sp, r7
 800085c:	bc80      	pop	{r7}
 800085e:	4770      	bx	lr
 8000860:	e000e100 	.word	0xe000e100

08000864 <Camera_init>:
 * @brief  initialize (private function)
 * @func int CameraToSRAM_init(void)
 * @param  None
 * @retval None
 */
static void Camera_init(void) {
 8000864:	b580      	push	{r7, lr}
 8000866:	af00      	add	r7, sp, #0
	Delay(10);
 8000868:	200a      	movs	r0, #10
 800086a:	f001 fe63 	bl	8002534 <Delay>
	DCMI_Control_IO_Init();
 800086e:	f002 fdad 	bl	80033cc <DCMI_Control_IO_Init>
	Delay(10);
 8000872:	200a      	movs	r0, #10
 8000874:	f001 fe5e 	bl	8002534 <Delay>
}
 8000878:	bf00      	nop
 800087a:	bd80      	pop	{r7, pc}

0800087c <Camera_reset>:

/**
 * @brief  Reset de la camera
 *	@func void Camera_reset(void)
 */
void Camera_reset(void) {
 800087c:	b580      	push	{r7, lr}
 800087e:	af00      	add	r7, sp, #0
	DCMI_OV9655_hardware_reset();
 8000880:	f002 fde4 	bl	800344c <DCMI_OV9655_hardware_reset>
}
 8000884:	bf00      	nop
 8000886:	bd80      	pop	{r7, pc}

08000888 <Camera_statemachine>:
 * @brief  Machine a etat qui copie l'image en RAM et l'envoie sur le LCD...
 * @func void statemachine (void)
 * @param  None
 * @retval
 */
running_e Camera_statemachine(bool_e ask_for_finish, CAMERA_mode_e mode) {
 8000888:	b590      	push	{r4, r7, lr}
 800088a:	b08f      	sub	sp, #60	; 0x3c
 800088c:	af02      	add	r7, sp, #8
 800088e:	6078      	str	r0, [r7, #4]
 8000890:	460b      	mov	r3, r1
 8000892:	70fb      	strb	r3, [r7, #3]
		IDLE,
		CLOSE
	} state_e;
	static bool_e asked_for_finish = FALSE;
	static state_e state = INIT;
	running_e ret = IN_PROGRESS;
 8000894:	2300      	movs	r3, #0
 8000896:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	char text[30];

	if (ask_for_finish)
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	2b00      	cmp	r3, #0
 800089e:	d002      	beq.n	80008a6 <Camera_statemachine+0x1e>
		asked_for_finish = TRUE;
 80008a0:	4ba3      	ldr	r3, [pc, #652]	; (8000b30 <Camera_statemachine+0x2a8>)
 80008a2:	2201      	movs	r2, #1
 80008a4:	601a      	str	r2, [r3, #0]
	switch (state) {
 80008a6:	4ba3      	ldr	r3, [pc, #652]	; (8000b34 <Camera_statemachine+0x2ac>)
 80008a8:	781b      	ldrb	r3, [r3, #0]
 80008aa:	2b08      	cmp	r3, #8
 80008ac:	f200 8133 	bhi.w	8000b16 <Camera_statemachine+0x28e>
 80008b0:	a201      	add	r2, pc, #4	; (adr r2, 80008b8 <Camera_statemachine+0x30>)
 80008b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008b6:	bf00      	nop
 80008b8:	080008dd 	.word	0x080008dd
 80008bc:	08000963 	.word	0x08000963
 80008c0:	080009a5 	.word	0x080009a5
 80008c4:	080009bd 	.word	0x080009bd
 80008c8:	08000a21 	.word	0x08000a21
 80008cc:	08000a47 	.word	0x08000a47
 80008d0:	08000a55 	.word	0x08000a55
 80008d4:	08000aeb 	.word	0x08000aeb
 80008d8:	08000afb 	.word	0x08000afb
	case INIT:

		asked_for_finish = FALSE;
 80008dc:	4b94      	ldr	r3, [pc, #592]	; (8000b30 <Camera_statemachine+0x2a8>)
 80008de:	2200      	movs	r2, #0
 80008e0:	601a      	str	r2, [r3, #0]
		LCD_Clear(LCD_COLOR_WHITE);
 80008e2:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80008e6:	f000 fb67 	bl	8000fb8 <LCD_Clear>
		LCD_SetFont(&Font8x12);
 80008ea:	4893      	ldr	r0, [pc, #588]	; (8000b38 <Camera_statemachine+0x2b0>)
 80008ec:	f000 fb4c 	bl	8000f88 <LCD_SetFont>
		sprintf(text, "Initialize camera...");
 80008f0:	f107 0308 	add.w	r3, r7, #8
 80008f4:	4991      	ldr	r1, [pc, #580]	; (8000b3c <Camera_statemachine+0x2b4>)
 80008f6:	4618      	mov	r0, r3
 80008f8:	f00b ff60 	bl	800c7bc <siprintf>
		LCD_DisplayStringLine(LINE(1), COLUMN(0), (uint8_t*) text,LCD_COLOR_BLACK, LCD_COLOR_WHITE, LCD_DISPLAY_ON_UART);
 80008fc:	f000 fb52 	bl	8000fa4 <LCD_GetFont>
 8000900:	4603      	mov	r3, r0
 8000902:	88dc      	ldrh	r4, [r3, #6]
 8000904:	f000 fb4e 	bl	8000fa4 <LCD_GetFont>
 8000908:	f107 0208 	add.w	r2, r7, #8
 800090c:	2301      	movs	r3, #1
 800090e:	9301      	str	r3, [sp, #4]
 8000910:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000914:	9300      	str	r3, [sp, #0]
 8000916:	2300      	movs	r3, #0
 8000918:	2100      	movs	r1, #0
 800091a:	4620      	mov	r0, r4
 800091c:	f000 fc2c 	bl	8001178 <LCD_DisplayStringLine>
		DEMO_accelerometer_close();	//On initialise l'accéléromètre pour configurer ses sorties en opendrain... pour qu'elles n'entrent pas en conflit avec la caméra !
 8000920:	f7ff ff3e 	bl	80007a0 <DEMO_accelerometer_close>
		Camera_init();
 8000924:	f7ff ff9e 	bl	8000864 <Camera_init>
		if (DCMI_OV9655Config(mode) == 0x00)
 8000928:	78fb      	ldrb	r3, [r7, #3]
 800092a:	4618      	mov	r0, r3
 800092c:	f000 f914 	bl	8000b58 <DCMI_OV9655Config>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d103      	bne.n	800093e <Camera_statemachine+0xb6>
			state = CAMERA_ENABLE;
 8000936:	4b7f      	ldr	r3, [pc, #508]	; (8000b34 <Camera_statemachine+0x2ac>)
 8000938:	2203      	movs	r2, #3
 800093a:	701a      	strb	r2, [r3, #0]
 800093c:	e002      	b.n	8000944 <Camera_statemachine+0xbc>
		else
			state = FAIL_TO_INIT_CAMERA;
 800093e:	4b7d      	ldr	r3, [pc, #500]	; (8000b34 <Camera_statemachine+0x2ac>)
 8000940:	2201      	movs	r2, #1
 8000942:	701a      	strb	r2, [r3, #0]
		STM32f4_Discovery_LCD_Init();
 8000944:	f000 ffd2 	bl	80018ec <STM32f4_Discovery_LCD_Init>
		if (mode == MODE_CAMERA_TO_LCD) {
 8000948:	78fb      	ldrb	r3, [r7, #3]
 800094a:	2b01      	cmp	r3, #1
 800094c:	d106      	bne.n	800095c <Camera_statemachine+0xd4>
			LCD_SetDisplayWindow(0, 0, 320, 240);
 800094e:	23f0      	movs	r3, #240	; 0xf0
 8000950:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000954:	2100      	movs	r1, #0
 8000956:	2000      	movs	r0, #0
 8000958:	f001 f8da 	bl	8001b10 <LCD_SetDisplayWindow>
		}
		LCD_WriteRAM_Prepare();
 800095c:	f001 f8be 	bl	8001adc <LCD_WriteRAM_Prepare>
		break;
 8000960:	e0e0      	b.n	8000b24 <Camera_statemachine+0x29c>
	case FAIL_TO_INIT_CAMERA:
		sprintf(text, "Fail to initialize camera");
 8000962:	f107 0308 	add.w	r3, r7, #8
 8000966:	4976      	ldr	r1, [pc, #472]	; (8000b40 <Camera_statemachine+0x2b8>)
 8000968:	4618      	mov	r0, r3
 800096a:	f00b ff27 	bl	800c7bc <siprintf>
		LCD_DisplayStringLine(LINE(3), COLUMN(0), (uint8_t*) text,LCD_COLOR_RED, LCD_COLOR_WHITE, LCD_DISPLAY_ON_UART);
 800096e:	f000 fb19 	bl	8000fa4 <LCD_GetFont>
 8000972:	4603      	mov	r3, r0
 8000974:	88db      	ldrh	r3, [r3, #6]
 8000976:	461a      	mov	r2, r3
 8000978:	0052      	lsls	r2, r2, #1
 800097a:	4413      	add	r3, r2
 800097c:	b29c      	uxth	r4, r3
 800097e:	f000 fb11 	bl	8000fa4 <LCD_GetFont>
 8000982:	f107 0208 	add.w	r2, r7, #8
 8000986:	2301      	movs	r3, #1
 8000988:	9301      	str	r3, [sp, #4]
 800098a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800098e:	9300      	str	r3, [sp, #0]
 8000990:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8000994:	2100      	movs	r1, #0
 8000996:	4620      	mov	r0, r4
 8000998:	f000 fbee 	bl	8001178 <LCD_DisplayStringLine>
		state = IDLE;
 800099c:	4b65      	ldr	r3, [pc, #404]	; (8000b34 <Camera_statemachine+0x2ac>)
 800099e:	2207      	movs	r2, #7
 80009a0:	701a      	strb	r2, [r3, #0]
		break;
 80009a2:	e0bf      	b.n	8000b24 <Camera_statemachine+0x29c>
	case WAIT_DETECTION:
		if (asked_for_finish)
 80009a4:	4b62      	ldr	r3, [pc, #392]	; (8000b30 <Camera_statemachine+0x2a8>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d003      	beq.n	80009b4 <Camera_statemachine+0x12c>
			state = CLOSE;
 80009ac:	4b61      	ldr	r3, [pc, #388]	; (8000b34 <Camera_statemachine+0x2ac>)
 80009ae:	2208      	movs	r2, #8
 80009b0:	701a      	strb	r2, [r3, #0]
		else
			state = CAMERA_ENABLE;
		break;
 80009b2:	e0b7      	b.n	8000b24 <Camera_statemachine+0x29c>
			state = CAMERA_ENABLE;
 80009b4:	4b5f      	ldr	r3, [pc, #380]	; (8000b34 <Camera_statemachine+0x2ac>)
 80009b6:	2203      	movs	r2, #3
 80009b8:	701a      	strb	r2, [r3, #0]
		break;
 80009ba:	e0b3      	b.n	8000b24 <Camera_statemachine+0x29c>

	case CAMERA_ENABLE:
		if (mode == MODE_CAMERA_TO_SRAM)
 80009bc:	78fb      	ldrb	r3, [r7, #3]
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d102      	bne.n	80009c8 <Camera_statemachine+0x140>
			NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80009c2:	2039      	movs	r0, #57	; 0x39
 80009c4:	f7ff ff36 	bl	8000834 <NVIC_EnableIRQ>

		__HAL_DCMI_ENABLE(&DCMI_HandleStructure);
 80009c8:	4b5e      	ldr	r3, [pc, #376]	; (8000b44 <Camera_statemachine+0x2bc>)
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	681a      	ldr	r2, [r3, #0]
 80009ce:	4b5d      	ldr	r3, [pc, #372]	; (8000b44 <Camera_statemachine+0x2bc>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80009d6:	601a      	str	r2, [r3, #0]
		__HAL_DMA_ENABLE(&DMA_HandleStructure);
 80009d8:	4b5b      	ldr	r3, [pc, #364]	; (8000b48 <Camera_statemachine+0x2c0>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	681a      	ldr	r2, [r3, #0]
 80009de:	4b5a      	ldr	r3, [pc, #360]	; (8000b48 <Camera_statemachine+0x2c0>)
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	f042 0201 	orr.w	r2, r2, #1
 80009e6:	601a      	str	r2, [r3, #0]

		if (mode == MODE_CAMERA_TO_SRAM) {
 80009e8:	78fb      	ldrb	r3, [r7, #3]
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d107      	bne.n	80009fe <Camera_statemachine+0x176>
			if (HAL_DCMI_Start_DMA(&DCMI_HandleStructure, DCMI_MODE_CONTINUOUS,
 80009ee:	4a57      	ldr	r2, [pc, #348]	; (8000b4c <Camera_statemachine+0x2c4>)
 80009f0:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80009f4:	2100      	movs	r1, #0
 80009f6:	4853      	ldr	r0, [pc, #332]	; (8000b44 <Camera_statemachine+0x2bc>)
 80009f8:	f004 f860 	bl	8004abc <HAL_DCMI_Start_DMA>
 80009fc:	e005      	b.n	8000a0a <Camera_statemachine+0x182>
					(uint32_t) dma_buffer, SIZE_DMA_TAB / 4) != HAL_OK) {
				// Erreur à gérer
			}
		} else {
			if (HAL_DCMI_Start_DMA(&DCMI_HandleStructure, DCMI_MODE_CONTINUOUS,FSMC_LCD_ADDRESS, 1) != HAL_OK) {
 80009fe:	2301      	movs	r3, #1
 8000a00:	4a53      	ldr	r2, [pc, #332]	; (8000b50 <Camera_statemachine+0x2c8>)
 8000a02:	2100      	movs	r1, #0
 8000a04:	484f      	ldr	r0, [pc, #316]	; (8000b44 <Camera_statemachine+0x2bc>)
 8000a06:	f004 f859 	bl	8004abc <HAL_DCMI_Start_DMA>
				// Erreur à gérer
			}
		}

		if (mode == MODE_CAMERA_TO_SRAM)
 8000a0a:	78fb      	ldrb	r3, [r7, #3]
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d103      	bne.n	8000a18 <Camera_statemachine+0x190>
			state = WAIT_FULL_TAB;
 8000a10:	4b48      	ldr	r3, [pc, #288]	; (8000b34 <Camera_statemachine+0x2ac>)
 8000a12:	2204      	movs	r2, #4
 8000a14:	701a      	strb	r2, [r3, #0]
		else
			state = IDLE;

		break;
 8000a16:	e085      	b.n	8000b24 <Camera_statemachine+0x29c>
			state = IDLE;
 8000a18:	4b46      	ldr	r3, [pc, #280]	; (8000b34 <Camera_statemachine+0x2ac>)
 8000a1a:	2207      	movs	r2, #7
 8000a1c:	701a      	strb	r2, [r3, #0]
		break;
 8000a1e:	e081      	b.n	8000b24 <Camera_statemachine+0x29c>

	case WAIT_FULL_TAB:
		if (asked_for_finish) {
 8000a20:	4b43      	ldr	r3, [pc, #268]	; (8000b30 <Camera_statemachine+0x2a8>)
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d003      	beq.n	8000a30 <Camera_statemachine+0x1a8>
			state = CLOSE;
 8000a28:	4b42      	ldr	r3, [pc, #264]	; (8000b34 <Camera_statemachine+0x2ac>)
 8000a2a:	2208      	movs	r2, #8
 8000a2c:	701a      	strb	r2, [r3, #0]
		} else if (img_ready) {
			img_ready = FALSE;
			state = CAMERA_DISABLE;
		}
		break;
 8000a2e:	e076      	b.n	8000b1e <Camera_statemachine+0x296>
		} else if (img_ready) {
 8000a30:	4b48      	ldr	r3, [pc, #288]	; (8000b54 <Camera_statemachine+0x2cc>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d072      	beq.n	8000b1e <Camera_statemachine+0x296>
			img_ready = FALSE;
 8000a38:	4b46      	ldr	r3, [pc, #280]	; (8000b54 <Camera_statemachine+0x2cc>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	601a      	str	r2, [r3, #0]
			state = CAMERA_DISABLE;
 8000a3e:	4b3d      	ldr	r3, [pc, #244]	; (8000b34 <Camera_statemachine+0x2ac>)
 8000a40:	2205      	movs	r2, #5
 8000a42:	701a      	strb	r2, [r3, #0]
		break;
 8000a44:	e06b      	b.n	8000b1e <Camera_statemachine+0x296>

	case CAMERA_DISABLE:
		HAL_DCMI_Stop(&DCMI_HandleStructure);
 8000a46:	483f      	ldr	r0, [pc, #252]	; (8000b44 <Camera_statemachine+0x2bc>)
 8000a48:	f004 f8c2 	bl	8004bd0 <HAL_DCMI_Stop>
		state = DATA_SENDING;
 8000a4c:	4b39      	ldr	r3, [pc, #228]	; (8000b34 <Camera_statemachine+0x2ac>)
 8000a4e:	2206      	movs	r2, #6
 8000a50:	701a      	strb	r2, [r3, #0]
		break;
 8000a52:	e067      	b.n	8000b24 <Camera_statemachine+0x29c>

	case DATA_SENDING:
		LCD_WriteReg(0x03, 0x1008);
 8000a54:	f241 0108 	movw	r1, #4104	; 0x1008
 8000a58:	2003      	movs	r0, #3
 8000a5a:	f001 f827 	bl	8001aac <LCD_WriteReg>
		LCD_SetCursor(0, 0);
 8000a5e:	2100      	movs	r1, #0
 8000a60:	2000      	movs	r0, #0
 8000a62:	f001 f80d 	bl	8001a80 <LCD_SetCursor>
		LCD_WriteRAM_Prepare();
 8000a66:	f001 f839 	bl	8001adc <LCD_WriteRAM_Prepare>
		uint16_t x, y;
		uint16_t index;
		for (y = 0; y < 240; y++) {
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	857b      	strh	r3, [r7, #42]	; 0x2a
 8000a6e:	e02d      	b.n	8000acc <Camera_statemachine+0x244>
			for (x = 0; x < 320; x++) {
 8000a70:	2300      	movs	r3, #0
 8000a72:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8000a74:	e023      	b.n	8000abe <Camera_statemachine+0x236>
				index = (y / 2) * 160 + (x / 2);
 8000a76:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8000a78:	085b      	lsrs	r3, r3, #1
 8000a7a:	b29b      	uxth	r3, r3
 8000a7c:	461a      	mov	r2, r3
 8000a7e:	0092      	lsls	r2, r2, #2
 8000a80:	4413      	add	r3, r2
 8000a82:	015b      	lsls	r3, r3, #5
 8000a84:	b29a      	uxth	r2, r3
 8000a86:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8000a88:	085b      	lsrs	r3, r3, #1
 8000a8a:	b29b      	uxth	r3, r3
 8000a8c:	4413      	add	r3, r2
 8000a8e:	853b      	strh	r3, [r7, #40]	; 0x28
				LCD_WriteRAM(U16FROMU8(dma_buffer[2 * index + 1],dma_buffer[2 * index]));
 8000a90:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000a92:	005b      	lsls	r3, r3, #1
 8000a94:	3301      	adds	r3, #1
 8000a96:	4a2d      	ldr	r2, [pc, #180]	; (8000b4c <Camera_statemachine+0x2c4>)
 8000a98:	5cd3      	ldrb	r3, [r2, r3]
 8000a9a:	b2db      	uxtb	r3, r3
 8000a9c:	021b      	lsls	r3, r3, #8
 8000a9e:	b21a      	sxth	r2, r3
 8000aa0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000aa2:	005b      	lsls	r3, r3, #1
 8000aa4:	4929      	ldr	r1, [pc, #164]	; (8000b4c <Camera_statemachine+0x2c4>)
 8000aa6:	5ccb      	ldrb	r3, [r1, r3]
 8000aa8:	b2db      	uxtb	r3, r3
 8000aaa:	b21b      	sxth	r3, r3
 8000aac:	4313      	orrs	r3, r2
 8000aae:	b21b      	sxth	r3, r3
 8000ab0:	b29b      	uxth	r3, r3
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	f001 f81c 	bl	8001af0 <LCD_WriteRAM>
			for (x = 0; x < 320; x++) {
 8000ab8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8000aba:	3301      	adds	r3, #1
 8000abc:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8000abe:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8000ac0:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000ac4:	d3d7      	bcc.n	8000a76 <Camera_statemachine+0x1ee>
		for (y = 0; y < 240; y++) {
 8000ac6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8000ac8:	3301      	adds	r3, #1
 8000aca:	857b      	strh	r3, [r7, #42]	; 0x2a
 8000acc:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8000ace:	2bef      	cmp	r3, #239	; 0xef
 8000ad0:	d9ce      	bls.n	8000a70 <Camera_statemachine+0x1e8>
			}
		}
		LCD_WriteReg(0x03, 0x1018);
 8000ad2:	f241 0118 	movw	r1, #4120	; 0x1018
 8000ad6:	2003      	movs	r0, #3
 8000ad8:	f000 ffe8 	bl	8001aac <LCD_WriteReg>
		Delay(10);
 8000adc:	200a      	movs	r0, #10
 8000ade:	f001 fd29 	bl	8002534 <Delay>
		state = WAIT_DETECTION;
 8000ae2:	4b14      	ldr	r3, [pc, #80]	; (8000b34 <Camera_statemachine+0x2ac>)
 8000ae4:	2202      	movs	r2, #2
 8000ae6:	701a      	strb	r2, [r3, #0]
		break;
 8000ae8:	e01c      	b.n	8000b24 <Camera_statemachine+0x29c>
	case IDLE:
		if (asked_for_finish)
 8000aea:	4b11      	ldr	r3, [pc, #68]	; (8000b30 <Camera_statemachine+0x2a8>)
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d017      	beq.n	8000b22 <Camera_statemachine+0x29a>
			state = CLOSE;
 8000af2:	4b10      	ldr	r3, [pc, #64]	; (8000b34 <Camera_statemachine+0x2ac>)
 8000af4:	2208      	movs	r2, #8
 8000af6:	701a      	strb	r2, [r3, #0]
		break;
 8000af8:	e013      	b.n	8000b22 <Camera_statemachine+0x29a>
	case CLOSE:
		HAL_DCMI_Stop(&DCMI_HandleStructure);
 8000afa:	4812      	ldr	r0, [pc, #72]	; (8000b44 <Camera_statemachine+0x2bc>)
 8000afc:	f004 f868 	bl	8004bd0 <HAL_DCMI_Stop>
		LCD_Clear(LCD_COLOR_CYAN);
 8000b00:	f647 70ff 	movw	r0, #32767	; 0x7fff
 8000b04:	f000 fa58 	bl	8000fb8 <LCD_Clear>
		ret = END_OK;
 8000b08:	2301      	movs	r3, #1
 8000b0a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		state = INIT;
 8000b0e:	4b09      	ldr	r3, [pc, #36]	; (8000b34 <Camera_statemachine+0x2ac>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	701a      	strb	r2, [r3, #0]
		break;
 8000b14:	e006      	b.n	8000b24 <Camera_statemachine+0x29c>
	default:
		state = INIT;
 8000b16:	4b07      	ldr	r3, [pc, #28]	; (8000b34 <Camera_statemachine+0x2ac>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	701a      	strb	r2, [r3, #0]
		break;
 8000b1c:	e002      	b.n	8000b24 <Camera_statemachine+0x29c>
		break;
 8000b1e:	bf00      	nop
 8000b20:	e000      	b.n	8000b24 <Camera_statemachine+0x29c>
		break;
 8000b22:	bf00      	nop

	}
	return ret;
 8000b24:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8000b28:	4618      	mov	r0, r3
 8000b2a:	3734      	adds	r7, #52	; 0x34
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	bd90      	pop	{r4, r7, pc}
 8000b30:	20009834 	.word	0x20009834
 8000b34:	20009838 	.word	0x20009838
 8000b38:	20000010 	.word	0x20000010
 8000b3c:	0800d3d8 	.word	0x0800d3d8
 8000b40:	0800d3f0 	.word	0x0800d3f0
 8000b44:	20009768 	.word	0x20009768
 8000b48:	200097a8 	.word	0x200097a8
 8000b4c:	20000160 	.word	0x20000160
 8000b50:	60100000 	.word	0x60100000
 8000b54:	20009760 	.word	0x20009760

08000b58 <DCMI_OV9655Config>:
 *	@func uint8_t DCMI_OV9655Config(void)
 * @param  None
 * @retval 0x00 Camera module configured correctly
 *         0xFF Camera module configuration failed
 */
uint8_t DCMI_OV9655Config(CAMERA_mode_e mode) {
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b082      	sub	sp, #8
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	4603      	mov	r3, r0
 8000b60:	71fb      	strb	r3, [r7, #7]
	/* I2C1 will be used for OV9655 camera configuration */
	I2C1_Config();
 8000b62:	f000 f82b 	bl	8000bbc <I2C1_Config>

	/* Reset and check the presence of the OV9655 camera module */
	if (DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x12, 0x80)) {
 8000b66:	2280      	movs	r2, #128	; 0x80
 8000b68:	2112      	movs	r1, #18
 8000b6a:	2060      	movs	r0, #96	; 0x60
 8000b6c:	f000 f9bc 	bl	8000ee8 <DCMI_SingleRandomWrite>
 8000b70:	4603      	mov	r3, r0
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d001      	beq.n	8000b7a <DCMI_OV9655Config+0x22>
		return (0xFF);
 8000b76:	23ff      	movs	r3, #255	; 0xff
 8000b78:	e01b      	b.n	8000bb2 <DCMI_OV9655Config+0x5a>
	}

	/* OV9655 Camera size setup */
	if (mode == MODE_CAMERA_TO_LCD)
 8000b7a:	79fb      	ldrb	r3, [r7, #7]
 8000b7c:	2b01      	cmp	r3, #1
 8000b7e:	d102      	bne.n	8000b86 <DCMI_OV9655Config+0x2e>
		DCMI_OV9655_QVGASizeSetup();	//240*320
 8000b80:	f002 fc8c 	bl	800349c <DCMI_OV9655_QVGASizeSetup>
 8000b84:	e001      	b.n	8000b8a <DCMI_OV9655Config+0x32>
	else
		DCMI_OV9655_QQVGASizeSetup();	//120*160
 8000b86:	f003 f936 	bl	8003df6 <DCMI_OV9655_QQVGASizeSetup>
	/* Set the RGB565 mode */
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, OV9655_COM7, 0x63);
 8000b8a:	2263      	movs	r2, #99	; 0x63
 8000b8c:	2112      	movs	r1, #18
 8000b8e:	2060      	movs	r0, #96	; 0x60
 8000b90:	f000 f9aa 	bl	8000ee8 <DCMI_SingleRandomWrite>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, OV9655_COM15, 0x10);
 8000b94:	2210      	movs	r2, #16
 8000b96:	2140      	movs	r1, #64	; 0x40
 8000b98:	2060      	movs	r0, #96	; 0x60
 8000b9a:	f000 f9a5 	bl	8000ee8 <DCMI_SingleRandomWrite>

	/* Invert the HRef signal*/
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, OV9655_COM10, 0x08);
 8000b9e:	2208      	movs	r2, #8
 8000ba0:	2115      	movs	r1, #21
 8000ba2:	2060      	movs	r0, #96	; 0x60
 8000ba4:	f000 f9a0 	bl	8000ee8 <DCMI_SingleRandomWrite>

	/* Configure the DCMI to interface with the OV9655 camera module */
	DCMI_Config(mode);
 8000ba8:	79fb      	ldrb	r3, [r7, #7]
 8000baa:	4618      	mov	r0, r3
 8000bac:	f000 f864 	bl	8000c78 <DCMI_Config>

	return (0x00);
 8000bb0:	2300      	movs	r3, #0
}
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	3708      	adds	r7, #8
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}
	...

08000bbc <I2C1_Config>:
 * @brief  Configures the I2C1 used for OV9655 camera module configuration.
 * @func void I2C1_Config(void)
 * @param  None
 * @retval None
 */
void I2C1_Config(void) {
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b084      	sub	sp, #16
 8000bc0:	af02      	add	r7, sp, #8

	I2C_HandleStructure.Instance = I2C1;
 8000bc2:	4b29      	ldr	r3, [pc, #164]	; (8000c68 <I2C1_Config+0xac>)
 8000bc4:	4a29      	ldr	r2, [pc, #164]	; (8000c6c <I2C1_Config+0xb0>)
 8000bc6:	601a      	str	r2, [r3, #0]
	/* I2C1 clock enable */
	__HAL_RCC_I2C1_CLK_ENABLE();
 8000bc8:	4b29      	ldr	r3, [pc, #164]	; (8000c70 <I2C1_Config+0xb4>)
 8000bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bcc:	4a28      	ldr	r2, [pc, #160]	; (8000c70 <I2C1_Config+0xb4>)
 8000bce:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000bd2:	6413      	str	r3, [r2, #64]	; 0x40
 8000bd4:	4b26      	ldr	r3, [pc, #152]	; (8000c70 <I2C1_Config+0xb4>)
 8000bd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bd8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000bdc:	607b      	str	r3, [r7, #4]
 8000bde:	687b      	ldr	r3, [r7, #4]
	/* GPIOB clock enable */
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000be0:	4b23      	ldr	r3, [pc, #140]	; (8000c70 <I2C1_Config+0xb4>)
 8000be2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000be4:	4a22      	ldr	r2, [pc, #136]	; (8000c70 <I2C1_Config+0xb4>)
 8000be6:	f043 0302 	orr.w	r3, r3, #2
 8000bea:	6313      	str	r3, [r2, #48]	; 0x30
 8000bec:	4b20      	ldr	r3, [pc, #128]	; (8000c70 <I2C1_Config+0xb4>)
 8000bee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bf0:	f003 0302 	and.w	r3, r3, #2
 8000bf4:	603b      	str	r3, [r7, #0]
 8000bf6:	683b      	ldr	r3, [r7, #0]

	/* Connect I2C1 pins to AF4 ************************************************/
	/* Configure I2C1 GPIOs *****************************************************/
	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_8 | GPIO_PIN_9, GPIO_MODE_AF_OD,
 8000bf8:	2304      	movs	r3, #4
 8000bfa:	9301      	str	r3, [sp, #4]
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	9300      	str	r3, [sp, #0]
 8000c00:	2300      	movs	r3, #0
 8000c02:	2212      	movs	r2, #18
 8000c04:	f44f 7140 	mov.w	r1, #768	; 0x300
 8000c08:	481a      	ldr	r0, [pc, #104]	; (8000c74 <I2C1_Config+0xb8>)
 8000c0a:	f000 fd7b 	bl	8001704 <BSP_GPIO_PinCfg>
			GPIO_NOPULL, GPIO_SPEED_LOW, GPIO_AF4_I2C1);

	/* Configure I2C1 ***********************************************************/
	/* I2C DeInit */
	if (HAL_I2C_DeInit(&I2C_HandleStructure) != HAL_OK) {
 8000c0e:	4816      	ldr	r0, [pc, #88]	; (8000c68 <I2C1_Config+0xac>)
 8000c10:	f008 fe18 	bl	8009844 <HAL_I2C_DeInit>
		// Erreur à gérer
	}
	/* Enable the I2C peripheral */
	__HAL_I2C_ENABLE(&I2C_HandleStructure);
 8000c14:	4b14      	ldr	r3, [pc, #80]	; (8000c68 <I2C1_Config+0xac>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	681a      	ldr	r2, [r3, #0]
 8000c1a:	4b13      	ldr	r3, [pc, #76]	; (8000c68 <I2C1_Config+0xac>)
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	f042 0201 	orr.w	r2, r2, #1
 8000c22:	601a      	str	r2, [r3, #0]

	/* Set the I2C structure parameters */
	I2C_HandleStructure.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000c24:	4b10      	ldr	r3, [pc, #64]	; (8000c68 <I2C1_Config+0xac>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	615a      	str	r2, [r3, #20]
	I2C_HandleStructure.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000c2a:	4b0f      	ldr	r3, [pc, #60]	; (8000c68 <I2C1_Config+0xac>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	609a      	str	r2, [r3, #8]
	I2C_HandleStructure.Init.OwnAddress1 = 0xFE;
 8000c30:	4b0d      	ldr	r3, [pc, #52]	; (8000c68 <I2C1_Config+0xac>)
 8000c32:	22fe      	movs	r2, #254	; 0xfe
 8000c34:	60da      	str	r2, [r3, #12]
	I2C_HandleStructure.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000c36:	4b0c      	ldr	r3, [pc, #48]	; (8000c68 <I2C1_Config+0xac>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	61da      	str	r2, [r3, #28]
	I2C_HandleStructure.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000c3c:	4b0a      	ldr	r3, [pc, #40]	; (8000c68 <I2C1_Config+0xac>)
 8000c3e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000c42:	611a      	str	r2, [r3, #16]
	I2C_HandleStructure.Init.ClockSpeed = 30000;
 8000c44:	4b08      	ldr	r3, [pc, #32]	; (8000c68 <I2C1_Config+0xac>)
 8000c46:	f247 5230 	movw	r2, #30000	; 0x7530
 8000c4a:	605a      	str	r2, [r3, #4]
	I2C_HandleStructure.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000c4c:	4b06      	ldr	r3, [pc, #24]	; (8000c68 <I2C1_Config+0xac>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	621a      	str	r2, [r3, #32]
	I2C_HandleStructure.Init.OwnAddress2 = 0xFE; ///----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 8000c52:	4b05      	ldr	r3, [pc, #20]	; (8000c68 <I2C1_Config+0xac>)
 8000c54:	22fe      	movs	r2, #254	; 0xfe
 8000c56:	619a      	str	r2, [r3, #24]

	/* Initialize the I2C peripheral w/ selected parameters */
	if (HAL_I2C_Init(&I2C_HandleStructure) != HAL_OK) {
 8000c58:	4803      	ldr	r0, [pc, #12]	; (8000c68 <I2C1_Config+0xac>)
 8000c5a:	f008 fd19 	bl	8009690 <HAL_I2C_Init>
		// Erreur à gérer
	}
}
 8000c5e:	bf00      	nop
 8000c60:	3708      	adds	r7, #8
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	bf00      	nop
 8000c68:	200097f8 	.word	0x200097f8
 8000c6c:	40005400 	.word	0x40005400
 8000c70:	40023800 	.word	0x40023800
 8000c74:	40020400 	.word	0x40020400

08000c78 <DCMI_Config>:
 * @brief  Configures the DCMI to interface with the OV9655 camera module.
 * @func void DCMI_Config(void)
 * @param  None
 * @retval None
 */
void DCMI_Config(CAMERA_mode_e mode) {
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b08a      	sub	sp, #40	; 0x28
 8000c7c:	af02      	add	r7, sp, #8
 8000c7e:	4603      	mov	r3, r0
 8000c80:	71fb      	strb	r3, [r7, #7]
	/* Enable DCMI GPIOs clocks */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000c82:	4b80      	ldr	r3, [pc, #512]	; (8000e84 <DCMI_Config+0x20c>)
 8000c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c86:	4a7f      	ldr	r2, [pc, #508]	; (8000e84 <DCMI_Config+0x20c>)
 8000c88:	f043 0301 	orr.w	r3, r3, #1
 8000c8c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c8e:	4b7d      	ldr	r3, [pc, #500]	; (8000e84 <DCMI_Config+0x20c>)
 8000c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c92:	f003 0301 	and.w	r3, r3, #1
 8000c96:	61fb      	str	r3, [r7, #28]
 8000c98:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000c9a:	4b7a      	ldr	r3, [pc, #488]	; (8000e84 <DCMI_Config+0x20c>)
 8000c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c9e:	4a79      	ldr	r2, [pc, #484]	; (8000e84 <DCMI_Config+0x20c>)
 8000ca0:	f043 0302 	orr.w	r3, r3, #2
 8000ca4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ca6:	4b77      	ldr	r3, [pc, #476]	; (8000e84 <DCMI_Config+0x20c>)
 8000ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000caa:	f003 0302 	and.w	r3, r3, #2
 8000cae:	61bb      	str	r3, [r7, #24]
 8000cb0:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000cb2:	4b74      	ldr	r3, [pc, #464]	; (8000e84 <DCMI_Config+0x20c>)
 8000cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cb6:	4a73      	ldr	r2, [pc, #460]	; (8000e84 <DCMI_Config+0x20c>)
 8000cb8:	f043 0304 	orr.w	r3, r3, #4
 8000cbc:	6313      	str	r3, [r2, #48]	; 0x30
 8000cbe:	4b71      	ldr	r3, [pc, #452]	; (8000e84 <DCMI_Config+0x20c>)
 8000cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cc2:	f003 0304 	and.w	r3, r3, #4
 8000cc6:	617b      	str	r3, [r7, #20]
 8000cc8:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000cca:	4b6e      	ldr	r3, [pc, #440]	; (8000e84 <DCMI_Config+0x20c>)
 8000ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cce:	4a6d      	ldr	r2, [pc, #436]	; (8000e84 <DCMI_Config+0x20c>)
 8000cd0:	f043 0310 	orr.w	r3, r3, #16
 8000cd4:	6313      	str	r3, [r2, #48]	; 0x30
 8000cd6:	4b6b      	ldr	r3, [pc, #428]	; (8000e84 <DCMI_Config+0x20c>)
 8000cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cda:	f003 0310 	and.w	r3, r3, #16
 8000cde:	613b      	str	r3, [r7, #16]
 8000ce0:	693b      	ldr	r3, [r7, #16]

	/* Enable DCMI clock */
	__HAL_RCC_DCMI_CLK_ENABLE();
 8000ce2:	4b68      	ldr	r3, [pc, #416]	; (8000e84 <DCMI_Config+0x20c>)
 8000ce4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ce6:	4a67      	ldr	r2, [pc, #412]	; (8000e84 <DCMI_Config+0x20c>)
 8000ce8:	f043 0301 	orr.w	r3, r3, #1
 8000cec:	6353      	str	r3, [r2, #52]	; 0x34
 8000cee:	4b65      	ldr	r3, [pc, #404]	; (8000e84 <DCMI_Config+0x20c>)
 8000cf0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000cf2:	f003 0301 	and.w	r3, r3, #1
 8000cf6:	60fb      	str	r3, [r7, #12]
 8000cf8:	68fb      	ldr	r3, [r7, #12]

	/* DCMI GPIO configuration **************************************************/
	/* D0 D1(PC6/7) */
	BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_6 | GPIO_PIN_7, GPIO_MODE_AF_PP,
 8000cfa:	230d      	movs	r3, #13
 8000cfc:	9301      	str	r3, [sp, #4]
 8000cfe:	2303      	movs	r3, #3
 8000d00:	9300      	str	r3, [sp, #0]
 8000d02:	2301      	movs	r3, #1
 8000d04:	2202      	movs	r2, #2
 8000d06:	21c0      	movs	r1, #192	; 0xc0
 8000d08:	485f      	ldr	r0, [pc, #380]	; (8000e88 <DCMI_Config+0x210>)
 8000d0a:	f000 fcfb 	bl	8001704 <BSP_GPIO_PinCfg>
			GPIO_PULLUP, GPIO_SPEED_HIGH, GPIO_AF13_DCMI);

	/* D2..D4(PE0/1/4) D6/D7(PE5/6) */
	BSP_GPIO_PinCfg(GPIOE,
 8000d0e:	230d      	movs	r3, #13
 8000d10:	9301      	str	r3, [sp, #4]
 8000d12:	2303      	movs	r3, #3
 8000d14:	9300      	str	r3, [sp, #0]
 8000d16:	2301      	movs	r3, #1
 8000d18:	2202      	movs	r2, #2
 8000d1a:	2173      	movs	r1, #115	; 0x73
 8000d1c:	485b      	ldr	r0, [pc, #364]	; (8000e8c <DCMI_Config+0x214>)
 8000d1e:	f000 fcf1 	bl	8001704 <BSP_GPIO_PinCfg>
			GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6,
			GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_HIGH, GPIO_AF13_DCMI);

	/* D5(PB6), VSYNC(PB7) */
	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6 | GPIO_PIN_7, GPIO_MODE_AF_PP,
 8000d22:	230d      	movs	r3, #13
 8000d24:	9301      	str	r3, [sp, #4]
 8000d26:	2303      	movs	r3, #3
 8000d28:	9300      	str	r3, [sp, #0]
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	2202      	movs	r2, #2
 8000d2e:	21c0      	movs	r1, #192	; 0xc0
 8000d30:	4857      	ldr	r0, [pc, #348]	; (8000e90 <DCMI_Config+0x218>)
 8000d32:	f000 fce7 	bl	8001704 <BSP_GPIO_PinCfg>
			GPIO_PULLUP, GPIO_SPEED_HIGH, GPIO_AF13_DCMI);

	/* PCLK(PA6) HSYNC(PA4)*/
	BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_4 | GPIO_PIN_6, GPIO_MODE_AF_PP,
 8000d36:	230d      	movs	r3, #13
 8000d38:	9301      	str	r3, [sp, #4]
 8000d3a:	2303      	movs	r3, #3
 8000d3c:	9300      	str	r3, [sp, #0]
 8000d3e:	2301      	movs	r3, #1
 8000d40:	2202      	movs	r2, #2
 8000d42:	2150      	movs	r1, #80	; 0x50
 8000d44:	4853      	ldr	r0, [pc, #332]	; (8000e94 <DCMI_Config+0x21c>)
 8000d46:	f000 fcdd 	bl	8001704 <BSP_GPIO_PinCfg>
			GPIO_PULLUP, GPIO_SPEED_HIGH, GPIO_AF13_DCMI);

	/* DCMI configuration *******************************************************/
	DCMI_HandleStructure.Instance = DCMI;
 8000d4a:	4b53      	ldr	r3, [pc, #332]	; (8000e98 <DCMI_Config+0x220>)
 8000d4c:	4a53      	ldr	r2, [pc, #332]	; (8000e9c <DCMI_Config+0x224>)
 8000d4e:	601a      	str	r2, [r3, #0]

	HAL_DCMI_DeInit(&DCMI_HandleStructure);
 8000d50:	4851      	ldr	r0, [pc, #324]	; (8000e98 <DCMI_Config+0x220>)
 8000d52:	f003 fe8a 	bl	8004a6a <HAL_DCMI_DeInit>

	DCMI_HandleStructure.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 8000d56:	4b50      	ldr	r3, [pc, #320]	; (8000e98 <DCMI_Config+0x220>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	605a      	str	r2, [r3, #4]
	DCMI_HandleStructure.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 8000d5c:	4b4e      	ldr	r3, [pc, #312]	; (8000e98 <DCMI_Config+0x220>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	609a      	str	r2, [r3, #8]
	DCMI_HandleStructure.Init.VSPolarity = DCMI_VSPOLARITY_HIGH;
 8000d62:	4b4d      	ldr	r3, [pc, #308]	; (8000e98 <DCMI_Config+0x220>)
 8000d64:	2280      	movs	r2, #128	; 0x80
 8000d66:	60da      	str	r2, [r3, #12]
	DCMI_HandleStructure.Init.HSPolarity = DCMI_HSPOLARITY_HIGH;
 8000d68:	4b4b      	ldr	r3, [pc, #300]	; (8000e98 <DCMI_Config+0x220>)
 8000d6a:	2240      	movs	r2, #64	; 0x40
 8000d6c:	611a      	str	r2, [r3, #16]
	DCMI_HandleStructure.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 8000d6e:	4b4a      	ldr	r3, [pc, #296]	; (8000e98 <DCMI_Config+0x220>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	615a      	str	r2, [r3, #20]
	DCMI_HandleStructure.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 8000d74:	4b48      	ldr	r3, [pc, #288]	; (8000e98 <DCMI_Config+0x220>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	619a      	str	r2, [r3, #24]
	DCMI_HandleStructure.Init.JPEGMode = DCMI_JPEG_DISABLE;
 8000d7a:	4b47      	ldr	r3, [pc, #284]	; (8000e98 <DCMI_Config+0x220>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	621a      	str	r2, [r3, #32]

	if (HAL_DCMI_Init(&DCMI_HandleStructure) != HAL_OK) {
 8000d80:	4845      	ldr	r0, [pc, #276]	; (8000e98 <DCMI_Config+0x220>)
 8000d82:	f004 f819 	bl	8004db8 <HAL_DCMI_Init>
		// Erreur à gérer
	}

	/* Configures the DMA2 to transfer Data from DCMI to the LCD ****************/
	/* Enable DMA2 clock */
	__HAL_RCC_DMA2_CLK_ENABLE();
 8000d86:	4b3f      	ldr	r3, [pc, #252]	; (8000e84 <DCMI_Config+0x20c>)
 8000d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d8a:	4a3e      	ldr	r2, [pc, #248]	; (8000e84 <DCMI_Config+0x20c>)
 8000d8c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000d90:	6313      	str	r3, [r2, #48]	; 0x30
 8000d92:	4b3c      	ldr	r3, [pc, #240]	; (8000e84 <DCMI_Config+0x20c>)
 8000d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000d9a:	60bb      	str	r3, [r7, #8]
 8000d9c:	68bb      	ldr	r3, [r7, #8]

	DMA_HandleStructure.Instance = DMA2_Stream1;
 8000d9e:	4b40      	ldr	r3, [pc, #256]	; (8000ea0 <DCMI_Config+0x228>)
 8000da0:	4a40      	ldr	r2, [pc, #256]	; (8000ea4 <DCMI_Config+0x22c>)
 8000da2:	601a      	str	r2, [r3, #0]

	/* DMA2 Stream1 Configuration */
	if (HAL_DMA_DeInit(&DMA_HandleStructure) != HAL_OK) {
 8000da4:	483e      	ldr	r0, [pc, #248]	; (8000ea0 <DCMI_Config+0x228>)
 8000da6:	f004 f8ff 	bl	8004fa8 <HAL_DMA_DeInit>
		// Erreur à gérer
	}

	if (mode == MODE_CAMERA_TO_SRAM) {
 8000daa:	79fb      	ldrb	r3, [r7, #7]
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d12a      	bne.n	8000e06 <DCMI_Config+0x18e>
		DMA_HandleStructure.Init.Channel = DMA_CHANNEL_1;
 8000db0:	4b3b      	ldr	r3, [pc, #236]	; (8000ea0 <DCMI_Config+0x228>)
 8000db2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000db6:	605a      	str	r2, [r3, #4]
		DMA_HandleStructure.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000db8:	4b39      	ldr	r3, [pc, #228]	; (8000ea0 <DCMI_Config+0x228>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	609a      	str	r2, [r3, #8]
		DMA_HandleStructure.Init.PeriphInc = DMA_PINC_DISABLE;
 8000dbe:	4b38      	ldr	r3, [pc, #224]	; (8000ea0 <DCMI_Config+0x228>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	60da      	str	r2, [r3, #12]
		DMA_HandleStructure.Init.MemInc = DMA_MINC_ENABLE;
 8000dc4:	4b36      	ldr	r3, [pc, #216]	; (8000ea0 <DCMI_Config+0x228>)
 8000dc6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000dca:	611a      	str	r2, [r3, #16]
		DMA_HandleStructure.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000dcc:	4b34      	ldr	r3, [pc, #208]	; (8000ea0 <DCMI_Config+0x228>)
 8000dce:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000dd2:	615a      	str	r2, [r3, #20]
		DMA_HandleStructure.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000dd4:	4b32      	ldr	r3, [pc, #200]	; (8000ea0 <DCMI_Config+0x228>)
 8000dd6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000dda:	619a      	str	r2, [r3, #24]
		DMA_HandleStructure.Init.Mode = DMA_CIRCULAR;
 8000ddc:	4b30      	ldr	r3, [pc, #192]	; (8000ea0 <DCMI_Config+0x228>)
 8000dde:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000de2:	61da      	str	r2, [r3, #28]
		DMA_HandleStructure.Init.Priority = DMA_PRIORITY_HIGH;
 8000de4:	4b2e      	ldr	r3, [pc, #184]	; (8000ea0 <DCMI_Config+0x228>)
 8000de6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000dea:	621a      	str	r2, [r3, #32]
		DMA_HandleStructure.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8000dec:	4b2c      	ldr	r3, [pc, #176]	; (8000ea0 <DCMI_Config+0x228>)
 8000dee:	2204      	movs	r2, #4
 8000df0:	625a      	str	r2, [r3, #36]	; 0x24
		DMA_HandleStructure.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8000df2:	4b2b      	ldr	r3, [pc, #172]	; (8000ea0 <DCMI_Config+0x228>)
 8000df4:	2203      	movs	r2, #3
 8000df6:	629a      	str	r2, [r3, #40]	; 0x28
		DMA_HandleStructure.Init.MemBurst = DMA_MBURST_SINGLE;
 8000df8:	4b29      	ldr	r3, [pc, #164]	; (8000ea0 <DCMI_Config+0x228>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	62da      	str	r2, [r3, #44]	; 0x2c
		DMA_HandleStructure.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8000dfe:	4b28      	ldr	r3, [pc, #160]	; (8000ea0 <DCMI_Config+0x228>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	631a      	str	r2, [r3, #48]	; 0x30
 8000e04:	e028      	b.n	8000e58 <DCMI_Config+0x1e0>
	} else	//MODE_CAMERA_TO_LCD
	{
		DMA_HandleStructure.Init.Channel = DMA_CHANNEL_1;
 8000e06:	4b26      	ldr	r3, [pc, #152]	; (8000ea0 <DCMI_Config+0x228>)
 8000e08:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000e0c:	605a      	str	r2, [r3, #4]
		DMA_HandleStructure.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e0e:	4b24      	ldr	r3, [pc, #144]	; (8000ea0 <DCMI_Config+0x228>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	609a      	str	r2, [r3, #8]
		DMA_HandleStructure.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e14:	4b22      	ldr	r3, [pc, #136]	; (8000ea0 <DCMI_Config+0x228>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	60da      	str	r2, [r3, #12]
		DMA_HandleStructure.Init.MemInc = DMA_MINC_DISABLE;
 8000e1a:	4b21      	ldr	r3, [pc, #132]	; (8000ea0 <DCMI_Config+0x228>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	611a      	str	r2, [r3, #16]
		DMA_HandleStructure.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000e20:	4b1f      	ldr	r3, [pc, #124]	; (8000ea0 <DCMI_Config+0x228>)
 8000e22:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000e26:	615a      	str	r2, [r3, #20]
		DMA_HandleStructure.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000e28:	4b1d      	ldr	r3, [pc, #116]	; (8000ea0 <DCMI_Config+0x228>)
 8000e2a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000e2e:	619a      	str	r2, [r3, #24]
		DMA_HandleStructure.Init.Mode = DMA_CIRCULAR;
 8000e30:	4b1b      	ldr	r3, [pc, #108]	; (8000ea0 <DCMI_Config+0x228>)
 8000e32:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000e36:	61da      	str	r2, [r3, #28]
		DMA_HandleStructure.Init.Priority = DMA_PRIORITY_HIGH;
 8000e38:	4b19      	ldr	r3, [pc, #100]	; (8000ea0 <DCMI_Config+0x228>)
 8000e3a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000e3e:	621a      	str	r2, [r3, #32]
		DMA_HandleStructure.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8000e40:	4b17      	ldr	r3, [pc, #92]	; (8000ea0 <DCMI_Config+0x228>)
 8000e42:	2204      	movs	r2, #4
 8000e44:	625a      	str	r2, [r3, #36]	; 0x24
		DMA_HandleStructure.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8000e46:	4b16      	ldr	r3, [pc, #88]	; (8000ea0 <DCMI_Config+0x228>)
 8000e48:	2203      	movs	r2, #3
 8000e4a:	629a      	str	r2, [r3, #40]	; 0x28
		DMA_HandleStructure.Init.MemBurst = DMA_MBURST_SINGLE;
 8000e4c:	4b14      	ldr	r3, [pc, #80]	; (8000ea0 <DCMI_Config+0x228>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	62da      	str	r2, [r3, #44]	; 0x2c
		DMA_HandleStructure.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8000e52:	4b13      	ldr	r3, [pc, #76]	; (8000ea0 <DCMI_Config+0x228>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	631a      	str	r2, [r3, #48]	; 0x30
	}
	if (HAL_DMA_Init(&DMA_HandleStructure) != HAL_OK) {
 8000e58:	4811      	ldr	r0, [pc, #68]	; (8000ea0 <DCMI_Config+0x228>)
 8000e5a:	f004 f83b 	bl	8004ed4 <HAL_DMA_Init>
		// Erreur à gérer
	}
	__HAL_LINKDMA(&DCMI_HandleStructure, DMA_Handle, DMA_HandleStructure);
 8000e5e:	4b0e      	ldr	r3, [pc, #56]	; (8000e98 <DCMI_Config+0x220>)
 8000e60:	4a0f      	ldr	r2, [pc, #60]	; (8000ea0 <DCMI_Config+0x228>)
 8000e62:	639a      	str	r2, [r3, #56]	; 0x38
 8000e64:	4b0e      	ldr	r3, [pc, #56]	; (8000ea0 <DCMI_Config+0x228>)
 8000e66:	4a0c      	ldr	r2, [pc, #48]	; (8000e98 <DCMI_Config+0x220>)
 8000e68:	639a      	str	r2, [r3, #56]	; 0x38

	if (mode == MODE_CAMERA_TO_SRAM) {
 8000e6a:	79fb      	ldrb	r3, [r7, #7]
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d104      	bne.n	8000e7a <DCMI_Config+0x202>
		/* configuration de l'interruption */
		/* activation de l'interruption du DMA */
		HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 1, 1);
 8000e70:	2201      	movs	r2, #1
 8000e72:	2101      	movs	r1, #1
 8000e74:	2039      	movs	r0, #57	; 0x39
 8000e76:	f003 fda8 	bl	80049ca <HAL_NVIC_SetPriority>
	}

}
 8000e7a:	bf00      	nop
 8000e7c:	3720      	adds	r7, #32
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	40023800 	.word	0x40023800
 8000e88:	40020800 	.word	0x40020800
 8000e8c:	40021000 	.word	0x40021000
 8000e90:	40020400 	.word	0x40020400
 8000e94:	40020000 	.word	0x40020000
 8000e98:	20009768 	.word	0x20009768
 8000e9c:	50050000 	.word	0x50050000
 8000ea0:	200097a8 	.word	0x200097a8
 8000ea4:	40026428 	.word	0x40026428

08000ea8 <DMA2_Stream1_IRQHandler>:
 * @brief  routine d'interruption du DMA levant une IT quand le buffer est à moitié rempli, et une IT quand le buffer est totalement rempli
 * @func void DMA2_Stream1_IRQHandler(void)
 * @param  None
 * @retval None
 */
void DMA2_Stream1_IRQHandler(void) {
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	af00      	add	r7, sp, #0
	HAL_DMA_IRQHandler(&DMA_HandleStructure);
 8000eac:	4802      	ldr	r0, [pc, #8]	; (8000eb8 <DMA2_Stream1_IRQHandler+0x10>)
 8000eae:	f005 fa21 	bl	80062f4 <HAL_DMA_IRQHandler>
}
 8000eb2:	bf00      	nop
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	200097a8 	.word	0x200097a8

08000ebc <HAL_DCMI_FrameEventCallback>:
 * @brief  Desactive le dcmi et les interruptions sur DMA2_Stream1_IRQn. Met img_ready a TRUE.
 * @func 	void HAL_DCMI_FrameEventCallback(DCMI_HandleTypeDef *hdcmi)
 * @param  *hdcmi: Adresse du gestionnaire dcmi pour pouvoir le desactiver
 * @retval none
 */
void HAL_DCMI_FrameEventCallback(DCMI_HandleTypeDef *hdcmi) {
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
	img_ready = TRUE;
 8000ec4:	4b06      	ldr	r3, [pc, #24]	; (8000ee0 <HAL_DCMI_FrameEventCallback+0x24>)
 8000ec6:	2201      	movs	r2, #1
 8000ec8:	601a      	str	r2, [r3, #0]
	HAL_DCMI_Stop(&DCMI_HandleStructure);
 8000eca:	4806      	ldr	r0, [pc, #24]	; (8000ee4 <HAL_DCMI_FrameEventCallback+0x28>)
 8000ecc:	f003 fe80 	bl	8004bd0 <HAL_DCMI_Stop>
	HAL_NVIC_DisableIRQ(DMA2_Stream1_IRQn);
 8000ed0:	2039      	movs	r0, #57	; 0x39
 8000ed2:	f003 fda4 	bl	8004a1e <HAL_NVIC_DisableIRQ>
}
 8000ed6:	bf00      	nop
 8000ed8:	3708      	adds	r7, #8
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	20009760 	.word	0x20009760
 8000ee4:	20009768 	.word	0x20009768

08000ee8 <DCMI_SingleRandomWrite>:
 * @param  Addr: OV9655 register address.
 * @param  Data: data to be written to the specific register
 * @retval 0x00 if write operation is OK.
 *         0xFF if timeout condition occured (device not connected or bus error).
 */
uint8_t DCMI_SingleRandomWrite(uint8_t Device, uint16_t Addr, uint8_t Data) {
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b086      	sub	sp, #24
 8000eec:	af04      	add	r7, sp, #16
 8000eee:	4603      	mov	r3, r0
 8000ef0:	71fb      	strb	r3, [r7, #7]
 8000ef2:	460b      	mov	r3, r1
 8000ef4:	80bb      	strh	r3, [r7, #4]
 8000ef6:	4613      	mov	r3, r2
 8000ef8:	71bb      	strb	r3, [r7, #6]

	if (HAL_I2C_Mem_Write(&I2C_HandleStructure, (uint16_t) Device, Addr,
 8000efa:	79fb      	ldrb	r3, [r7, #7]
 8000efc:	b299      	uxth	r1, r3
 8000efe:	88ba      	ldrh	r2, [r7, #4]
 8000f00:	2364      	movs	r3, #100	; 0x64
 8000f02:	9302      	str	r3, [sp, #8]
 8000f04:	2301      	movs	r3, #1
 8000f06:	9301      	str	r3, [sp, #4]
 8000f08:	1dbb      	adds	r3, r7, #6
 8000f0a:	9300      	str	r3, [sp, #0]
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	4807      	ldr	r0, [pc, #28]	; (8000f2c <DCMI_SingleRandomWrite+0x44>)
 8000f10:	f008 fcd2 	bl	80098b8 <HAL_I2C_Mem_Write>
 8000f14:	4603      	mov	r3, r0
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d002      	beq.n	8000f20 <DCMI_SingleRandomWrite+0x38>
			I2C_MEMADD_SIZE_8BIT, &Data, 1, DCMI_TIMEOUT_MAX) != HAL_OK) {
		HAL_DCMI_ErrorCallback(&DCMI_HandleStructure);
 8000f1a:	4805      	ldr	r0, [pc, #20]	; (8000f30 <DCMI_SingleRandomWrite+0x48>)
 8000f1c:	f000 f80a 	bl	8000f34 <HAL_DCMI_ErrorCallback>
		// Erreur à gérer
	}

	// If operation is OK, return 0 */
	return 0;
 8000f20:	2300      	movs	r3, #0
}
 8000f22:	4618      	mov	r0, r3
 8000f24:	3708      	adds	r7, #8
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	200097f8 	.word	0x200097f8
 8000f30:	20009768 	.word	0x20009768

08000f34 <HAL_DCMI_ErrorCallback>:
/**
 * @brief Permet de gerer une erreur dans le dcmi
 * @param *hdcmi: permet de recuperer l'erreur
 * @retval none
 */
void HAL_DCMI_ErrorCallback(DCMI_HandleTypeDef *hdcmi) {
 8000f34:	b480      	push	{r7}
 8000f36:	b083      	sub	sp, #12
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
	// A écrire selon les besoins...
}
 8000f3c:	bf00      	nop
 8000f3e:	370c      	adds	r7, #12
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bc80      	pop	{r7}
 8000f44:	4770      	bx	lr

08000f46 <main>:
 * @brief  Main program.
 * @func int main(void)
 * @param  None
 * @retval None
 */
int main(void) {
 8000f46:	b580      	push	{r7, lr}
 8000f48:	af00      	add	r7, sp, #0
	HAL_Init();
 8000f4a:	f003 fbfb 	bl	8004744 <HAL_Init>
	SYS_init();			//initialisation du systeme (horloge...)
 8000f4e:	f000 fe45 	bl	8001bdc <SYS_init>
	GPIO_Configure();	//Configuration des broches d'entree-sortie.
 8000f52:	f000 fb79 	bl	8001648 <GPIO_Configure>
	TIMER2_run_1ms();	//Lancement du timer 2 a une periode d'1ms.
 8000f56:	f001 fb1f 	bl	8002598 <TIMER2_run_1ms>
	Camera_reset();
 8000f5a:	f7ff fc8f 	bl	800087c <Camera_reset>

	UART_init(UART2_ID,115200);	//Initialisation de l'USART2 (PA2=Tx, PA3=Rx, 115200 bauds/sec)
 8000f5e:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8000f62:	2001      	movs	r0, #1
 8000f64:	f001 fb88 	bl	8002678 <UART_init>
	UART_init(UART6_ID,115200);	//Initialisation de l'USART6 (PC6=Tx, PC7=Rx, 115200 bauds/sec)
 8000f68:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8000f6c:	2005      	movs	r0, #5
 8000f6e:	f001 fb83 	bl	8002678 <UART_init>
	SYS_set_std_usart(UART6_ID,UART6_ID,UART6_ID);
 8000f72:	2205      	movs	r2, #5
 8000f74:	2105      	movs	r1, #5
 8000f76:	2005      	movs	r0, #5
 8000f78:	f000 ff72 	bl	8001e60 <SYS_set_std_usart>

	while (1) {
		Camera_statemachine(FALSE, MODE_CAMERA_TO_SRAM);
 8000f7c:	2100      	movs	r1, #0
 8000f7e:	2000      	movs	r0, #0
 8000f80:	f7ff fc82 	bl	8000888 <Camera_statemachine>
 8000f84:	e7fa      	b.n	8000f7c <main+0x36>
	...

08000f88 <LCD_SetFont>:
/**
 * @brief  Sets the Text Font.
 * @param  fonts: specifies the font to be used.
 * @retval None
 */
void LCD_SetFont(sFONT *fonts) {
 8000f88:	b480      	push	{r7}
 8000f8a:	b083      	sub	sp, #12
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
	LCD_Currentfonts = fonts;
 8000f90:	4a03      	ldr	r2, [pc, #12]	; (8000fa0 <LCD_SetFont+0x18>)
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	6013      	str	r3, [r2, #0]
}
 8000f96:	bf00      	nop
 8000f98:	370c      	adds	r7, #12
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bc80      	pop	{r7}
 8000f9e:	4770      	bx	lr
 8000fa0:	2000983c 	.word	0x2000983c

08000fa4 <LCD_GetFont>:
/**
 * @brief  Gets the Text Font.
 * @param  None.
 * @retval the used font.
 */
sFONT* LCD_GetFont(void) {
 8000fa4:	b480      	push	{r7}
 8000fa6:	af00      	add	r7, sp, #0
	return LCD_Currentfonts;
 8000fa8:	4b02      	ldr	r3, [pc, #8]	; (8000fb4 <LCD_GetFont+0x10>)
 8000faa:	681b      	ldr	r3, [r3, #0]
}
 8000fac:	4618      	mov	r0, r3
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bc80      	pop	{r7}
 8000fb2:	4770      	bx	lr
 8000fb4:	2000983c 	.word	0x2000983c

08000fb8 <LCD_Clear>:
/**
 * @brief  Clears the hole LCD.
 * @param  color: the color of the background.
 * @retval None
 */
void LCD_Clear(uint16_t color) {
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b084      	sub	sp, #16
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	80fb      	strh	r3, [r7, #6]
	uint32_t index = 0;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	60fb      	str	r3, [r7, #12]
	if (!LCD_is_initialized())
 8000fc6:	f000 fd51 	bl	8001a6c <LCD_is_initialized>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d013      	beq.n	8000ff8 <LCD_Clear+0x40>
		return;
	LCD_SetCursor(0x00, 0x00);
 8000fd0:	2100      	movs	r1, #0
 8000fd2:	2000      	movs	r0, #0
 8000fd4:	f000 fd54 	bl	8001a80 <LCD_SetCursor>
	LCD_WriteRAM_Prepare(); /* Prepare to write GRAM */
 8000fd8:	f000 fd80 	bl	8001adc <LCD_WriteRAM_Prepare>
	for (index = 0; index < LCD_PIXEL_HEIGHT * LCD_PIXEL_WIDTH; index++) {
 8000fdc:	2300      	movs	r3, #0
 8000fde:	60fb      	str	r3, [r7, #12]
 8000fe0:	e005      	b.n	8000fee <LCD_Clear+0x36>
		LCD_Data = color;
 8000fe2:	4a07      	ldr	r2, [pc, #28]	; (8001000 <LCD_Clear+0x48>)
 8000fe4:	88fb      	ldrh	r3, [r7, #6]
 8000fe6:	8013      	strh	r3, [r2, #0]
	for (index = 0; index < LCD_PIXEL_HEIGHT * LCD_PIXEL_WIDTH; index++) {
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	3301      	adds	r3, #1
 8000fec:	60fb      	str	r3, [r7, #12]
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
 8000ff4:	d3f5      	bcc.n	8000fe2 <LCD_Clear+0x2a>
 8000ff6:	e000      	b.n	8000ffa <LCD_Clear+0x42>
		return;
 8000ff8:	bf00      	nop
	}
}
 8000ffa:	3710      	adds	r7, #16
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	60100000 	.word	0x60100000

08001004 <LCD_DrawChar>:
 * @param	CharColor: color of the character
 * @param	BackColor: color of the background
 * @retval None
 */
void LCD_DrawChar(uint16_t Xpos, uint16_t Ypos, const uint16_t *c,
		uint16_t CharColor, uint16_t BackColor) {
 8001004:	b580      	push	{r7, lr}
 8001006:	b088      	sub	sp, #32
 8001008:	af00      	add	r7, sp, #0
 800100a:	60ba      	str	r2, [r7, #8]
 800100c:	461a      	mov	r2, r3
 800100e:	4603      	mov	r3, r0
 8001010:	81fb      	strh	r3, [r7, #14]
 8001012:	460b      	mov	r3, r1
 8001014:	81bb      	strh	r3, [r7, #12]
 8001016:	4613      	mov	r3, r2
 8001018:	80fb      	strh	r3, [r7, #6]
	uint32_t index = 0, i = 0;
 800101a:	2300      	movs	r3, #0
 800101c:	61fb      	str	r3, [r7, #28]
 800101e:	2300      	movs	r3, #0
 8001020:	61bb      	str	r3, [r7, #24]
	uint16_t Xaddress = 0;
 8001022:	2300      	movs	r3, #0
 8001024:	82fb      	strh	r3, [r7, #22]
	Xaddress = Xpos;
 8001026:	89fb      	ldrh	r3, [r7, #14]
 8001028:	82fb      	strh	r3, [r7, #22]
	assert(LCD_Currentfonts);
 800102a:	4b38      	ldr	r3, [pc, #224]	; (800110c <LCD_DrawChar+0x108>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	2b00      	cmp	r3, #0
 8001030:	d105      	bne.n	800103e <LCD_DrawChar+0x3a>
 8001032:	4b37      	ldr	r3, [pc, #220]	; (8001110 <LCD_DrawChar+0x10c>)
 8001034:	4a37      	ldr	r2, [pc, #220]	; (8001114 <LCD_DrawChar+0x110>)
 8001036:	2169      	movs	r1, #105	; 0x69
 8001038:	4837      	ldr	r0, [pc, #220]	; (8001118 <LCD_DrawChar+0x114>)
 800103a:	f00a fe47 	bl	800bccc <__assert_func>
	LCD_SetCursor(Ypos, Xaddress);
 800103e:	8afa      	ldrh	r2, [r7, #22]
 8001040:	89bb      	ldrh	r3, [r7, #12]
 8001042:	4611      	mov	r1, r2
 8001044:	4618      	mov	r0, r3
 8001046:	f000 fd1b 	bl	8001a80 <LCD_SetCursor>

	for (index = 0; index < LCD_Currentfonts->Height; index++) {
 800104a:	2300      	movs	r3, #0
 800104c:	61fb      	str	r3, [r7, #28]
 800104e:	e051      	b.n	80010f4 <LCD_DrawChar+0xf0>
		LCD_WriteRAM_Prepare(); /* Prepare to write GRAM */
 8001050:	f000 fd44 	bl	8001adc <LCD_WriteRAM_Prepare>
		for (i = 0; i < LCD_Currentfonts->Width; i++) {
 8001054:	2300      	movs	r3, #0
 8001056:	61bb      	str	r3, [r7, #24]
 8001058:	e039      	b.n	80010ce <LCD_DrawChar+0xca>
			if ((((c[index]
 800105a:	69fb      	ldr	r3, [r7, #28]
 800105c:	005b      	lsls	r3, r3, #1
 800105e:	68ba      	ldr	r2, [r7, #8]
 8001060:	4413      	add	r3, r2
 8001062:	881b      	ldrh	r3, [r3, #0]
 8001064:	4619      	mov	r1, r3
					& ((0x80 << ((LCD_Currentfonts->Width / 12) * 8)) >> i))
 8001066:	4b29      	ldr	r3, [pc, #164]	; (800110c <LCD_DrawChar+0x108>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	889b      	ldrh	r3, [r3, #4]
 800106c:	4a2b      	ldr	r2, [pc, #172]	; (800111c <LCD_DrawChar+0x118>)
 800106e:	fba2 2303 	umull	r2, r3, r2, r3
 8001072:	08db      	lsrs	r3, r3, #3
 8001074:	b29b      	uxth	r3, r3
 8001076:	00db      	lsls	r3, r3, #3
 8001078:	2280      	movs	r2, #128	; 0x80
 800107a:	409a      	lsls	r2, r3
 800107c:	69bb      	ldr	r3, [r7, #24]
 800107e:	fa42 f303 	asr.w	r3, r2, r3
 8001082:	400b      	ands	r3, r1
			if ((((c[index]
 8001084:	2b00      	cmp	r3, #0
 8001086:	d104      	bne.n	8001092 <LCD_DrawChar+0x8e>
					== 0x00) && (LCD_Currentfonts->Width <= 12))
 8001088:	4b20      	ldr	r3, [pc, #128]	; (800110c <LCD_DrawChar+0x108>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	889b      	ldrh	r3, [r3, #4]
 800108e:	2b0c      	cmp	r3, #12
 8001090:	d911      	bls.n	80010b6 <LCD_DrawChar+0xb2>
					|| (((c[index] & (0x1 << i)) == 0x00)
 8001092:	69fb      	ldr	r3, [r7, #28]
 8001094:	005b      	lsls	r3, r3, #1
 8001096:	68ba      	ldr	r2, [r7, #8]
 8001098:	4413      	add	r3, r2
 800109a:	881b      	ldrh	r3, [r3, #0]
 800109c:	461a      	mov	r2, r3
 800109e:	69bb      	ldr	r3, [r7, #24]
 80010a0:	fa42 f303 	asr.w	r3, r2, r3
 80010a4:	f003 0301 	and.w	r3, r3, #1
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d109      	bne.n	80010c0 <LCD_DrawChar+0xbc>
							&& (LCD_Currentfonts->Width > 12))) {
 80010ac:	4b17      	ldr	r3, [pc, #92]	; (800110c <LCD_DrawChar+0x108>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	889b      	ldrh	r3, [r3, #4]
 80010b2:	2b0c      	cmp	r3, #12
 80010b4:	d904      	bls.n	80010c0 <LCD_DrawChar+0xbc>
				LCD_WriteRAM(BackColor);
 80010b6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80010b8:	4618      	mov	r0, r3
 80010ba:	f000 fd19 	bl	8001af0 <LCD_WriteRAM>
 80010be:	e003      	b.n	80010c8 <LCD_DrawChar+0xc4>
			} else {
				LCD_WriteRAM(CharColor);
 80010c0:	88fb      	ldrh	r3, [r7, #6]
 80010c2:	4618      	mov	r0, r3
 80010c4:	f000 fd14 	bl	8001af0 <LCD_WriteRAM>
		for (i = 0; i < LCD_Currentfonts->Width; i++) {
 80010c8:	69bb      	ldr	r3, [r7, #24]
 80010ca:	3301      	adds	r3, #1
 80010cc:	61bb      	str	r3, [r7, #24]
 80010ce:	4b0f      	ldr	r3, [pc, #60]	; (800110c <LCD_DrawChar+0x108>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	889b      	ldrh	r3, [r3, #4]
 80010d4:	461a      	mov	r2, r3
 80010d6:	69bb      	ldr	r3, [r7, #24]
 80010d8:	4293      	cmp	r3, r2
 80010da:	d3be      	bcc.n	800105a <LCD_DrawChar+0x56>
			}
		}
		Xaddress++;
 80010dc:	8afb      	ldrh	r3, [r7, #22]
 80010de:	3301      	adds	r3, #1
 80010e0:	82fb      	strh	r3, [r7, #22]
		LCD_SetCursor(Ypos, Xaddress);
 80010e2:	8afa      	ldrh	r2, [r7, #22]
 80010e4:	89bb      	ldrh	r3, [r7, #12]
 80010e6:	4611      	mov	r1, r2
 80010e8:	4618      	mov	r0, r3
 80010ea:	f000 fcc9 	bl	8001a80 <LCD_SetCursor>
	for (index = 0; index < LCD_Currentfonts->Height; index++) {
 80010ee:	69fb      	ldr	r3, [r7, #28]
 80010f0:	3301      	adds	r3, #1
 80010f2:	61fb      	str	r3, [r7, #28]
 80010f4:	4b05      	ldr	r3, [pc, #20]	; (800110c <LCD_DrawChar+0x108>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	88db      	ldrh	r3, [r3, #6]
 80010fa:	461a      	mov	r2, r3
 80010fc:	69fb      	ldr	r3, [r7, #28]
 80010fe:	4293      	cmp	r3, r2
 8001100:	d3a6      	bcc.n	8001050 <LCD_DrawChar+0x4c>
	}
}
 8001102:	bf00      	nop
 8001104:	bf00      	nop
 8001106:	3720      	adds	r7, #32
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}
 800110c:	2000983c 	.word	0x2000983c
 8001110:	0800d40c 	.word	0x0800d40c
 8001114:	0800d4bc 	.word	0x0800d4bc
 8001118:	0800d420 	.word	0x0800d420
 800111c:	aaaaaaab 	.word	0xaaaaaaab

08001120 <LCD_DisplayChar>:
 * @param	color: color of the character
 * @param	back_color: color of the background
 * @retval None
 */
void LCD_DisplayChar(uint16_t Line, uint16_t Column, uint8_t Ascii,
		uint16_t color, uint16_t back_color) {
 8001120:	b590      	push	{r4, r7, lr}
 8001122:	b085      	sub	sp, #20
 8001124:	af02      	add	r7, sp, #8
 8001126:	4604      	mov	r4, r0
 8001128:	4608      	mov	r0, r1
 800112a:	4611      	mov	r1, r2
 800112c:	461a      	mov	r2, r3
 800112e:	4623      	mov	r3, r4
 8001130:	80fb      	strh	r3, [r7, #6]
 8001132:	4603      	mov	r3, r0
 8001134:	80bb      	strh	r3, [r7, #4]
 8001136:	460b      	mov	r3, r1
 8001138:	70fb      	strb	r3, [r7, #3]
 800113a:	4613      	mov	r3, r2
 800113c:	803b      	strh	r3, [r7, #0]
	Ascii -= 32;
 800113e:	78fb      	ldrb	r3, [r7, #3]
 8001140:	3b20      	subs	r3, #32
 8001142:	70fb      	strb	r3, [r7, #3]
	LCD_DrawChar(Line, Column,
			&LCD_Currentfonts->table[Ascii * LCD_Currentfonts->Height], color,
 8001144:	4b0b      	ldr	r3, [pc, #44]	; (8001174 <LCD_DisplayChar+0x54>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	681a      	ldr	r2, [r3, #0]
 800114a:	78fb      	ldrb	r3, [r7, #3]
 800114c:	4909      	ldr	r1, [pc, #36]	; (8001174 <LCD_DisplayChar+0x54>)
 800114e:	6809      	ldr	r1, [r1, #0]
 8001150:	88c9      	ldrh	r1, [r1, #6]
 8001152:	fb01 f303 	mul.w	r3, r1, r3
 8001156:	005b      	lsls	r3, r3, #1
	LCD_DrawChar(Line, Column,
 8001158:	441a      	add	r2, r3
 800115a:	883c      	ldrh	r4, [r7, #0]
 800115c:	88b9      	ldrh	r1, [r7, #4]
 800115e:	88f8      	ldrh	r0, [r7, #6]
 8001160:	8b3b      	ldrh	r3, [r7, #24]
 8001162:	9300      	str	r3, [sp, #0]
 8001164:	4623      	mov	r3, r4
 8001166:	f7ff ff4d 	bl	8001004 <LCD_DrawChar>
			back_color);
}
 800116a:	bf00      	nop
 800116c:	370c      	adds	r7, #12
 800116e:	46bd      	mov	sp, r7
 8001170:	bd90      	pop	{r4, r7, pc}
 8001172:	bf00      	nop
 8001174:	2000983c 	.word	0x2000983c

08001178 <LCD_DisplayStringLine>:
 through UART.
 * @retval None
 */
void LCD_DisplayStringLine(uint16_t Line, uint16_t Column, uint8_t *ptr,
		uint16_t color, uint16_t back_color,
		LCD_display_on_uart_e display_on_uart) {
 8001178:	b590      	push	{r4, r7, lr}
 800117a:	b087      	sub	sp, #28
 800117c:	af02      	add	r7, sp, #8
 800117e:	60ba      	str	r2, [r7, #8]
 8001180:	461a      	mov	r2, r3
 8001182:	4603      	mov	r3, r0
 8001184:	81fb      	strh	r3, [r7, #14]
 8001186:	460b      	mov	r3, r1
 8001188:	81bb      	strh	r3, [r7, #12]
 800118a:	4613      	mov	r3, r2
 800118c:	80fb      	strh	r3, [r7, #6]
	if (display_on_uart == LCD_DISPLAY_ON_UART) {
 800118e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001192:	2b01      	cmp	r3, #1
 8001194:	d105      	bne.n	80011a2 <LCD_DisplayStringLine+0x2a>
		lcd_to_uart_printf((char* )ptr);
 8001196:	68b8      	ldr	r0, [r7, #8]
 8001198:	f00b f9a8 	bl	800c4ec <iprintf>
		lcd_to_uart_printf("\n");
 800119c:	200a      	movs	r0, #10
 800119e:	f00b f9bd 	bl	800c51c <putchar>
	}

	/* Send the string character by character on lCD */
	if (LCD_is_initialized()) {
 80011a2:	f000 fc63 	bl	8001a6c <LCD_is_initialized>
 80011a6:	4603      	mov	r3, r0
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d01d      	beq.n	80011e8 <LCD_DisplayStringLine+0x70>
		while (*ptr != 0) {
 80011ac:	e016      	b.n	80011dc <LCD_DisplayStringLine+0x64>
			/* Display one character on LCD */
			LCD_DisplayChar(Line, Column, *ptr, color, back_color);
 80011ae:	68bb      	ldr	r3, [r7, #8]
 80011b0:	781a      	ldrb	r2, [r3, #0]
 80011b2:	88fc      	ldrh	r4, [r7, #6]
 80011b4:	89b9      	ldrh	r1, [r7, #12]
 80011b6:	89f8      	ldrh	r0, [r7, #14]
 80011b8:	8c3b      	ldrh	r3, [r7, #32]
 80011ba:	9300      	str	r3, [sp, #0]
 80011bc:	4623      	mov	r3, r4
 80011be:	f7ff ffaf 	bl	8001120 <LCD_DisplayChar>
			/* Decrement the column position by 16 */
			Column += LCD_Currentfonts->Width;
 80011c2:	4b0b      	ldr	r3, [pc, #44]	; (80011f0 <LCD_DisplayStringLine+0x78>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	889a      	ldrh	r2, [r3, #4]
 80011c8:	89bb      	ldrh	r3, [r7, #12]
 80011ca:	4413      	add	r3, r2
 80011cc:	81bb      	strh	r3, [r7, #12]
			if (Column >= LCD_PIXEL_WIDTH) {
 80011ce:	89bb      	ldrh	r3, [r7, #12]
 80011d0:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80011d4:	d207      	bcs.n	80011e6 <LCD_DisplayStringLine+0x6e>
				break;
			}
			/* Point on the next character */
			ptr++;
 80011d6:	68bb      	ldr	r3, [r7, #8]
 80011d8:	3301      	adds	r3, #1
 80011da:	60bb      	str	r3, [r7, #8]
		while (*ptr != 0) {
 80011dc:	68bb      	ldr	r3, [r7, #8]
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d1e4      	bne.n	80011ae <LCD_DisplayStringLine+0x36>
		}
	}
}
 80011e4:	e000      	b.n	80011e8 <LCD_DisplayStringLine+0x70>
				break;
 80011e6:	bf00      	nop
}
 80011e8:	bf00      	nop
 80011ea:	3714      	adds	r7, #20
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd90      	pop	{r4, r7, pc}
 80011f0:	2000983c 	.word	0x2000983c

080011f4 <BSP_ACCELERO_Init>:
/**
 * @brief  Setx Accelerometer Initialization.
 * @param  None
 * @retval ACCELERO_OK if no problem during initialization
 */
uint8_t BSP_ACCELERO_Init(void) {
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b086      	sub	sp, #24
 80011f8:	af00      	add	r7, sp, #0
	uint8_t ret = ACCELERO_ERROR;
 80011fa:	2301      	movs	r3, #1
 80011fc:	75fb      	strb	r3, [r7, #23]
	uint16_t ctrl = 0x0000;
 80011fe:	2300      	movs	r3, #0
 8001200:	82bb      	strh	r3, [r7, #20]
	LIS302DL_InitTypeDef lis302dl_initstruct;
	LIS302DL_FilterConfigTypeDef lis302dl_filter = { 0, 0, 0 };
 8001202:	2300      	movs	r3, #0
 8001204:	723b      	strb	r3, [r7, #8]
 8001206:	2300      	movs	r3, #0
 8001208:	727b      	strb	r3, [r7, #9]
 800120a:	2300      	movs	r3, #0
 800120c:	72bb      	strb	r3, [r7, #10]
	LIS3DSH_InitTypeDef l1s3dsh_InitStruct;

	if (Lis302dlDrv.ReadID() == I_AM_LIS302DL) {
 800120e:	4b3c      	ldr	r3, [pc, #240]	; (8001300 <BSP_ACCELERO_Init+0x10c>)
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	4798      	blx	r3
 8001214:	4603      	mov	r3, r0
 8001216:	2b3b      	cmp	r3, #59	; 0x3b
 8001218:	d138      	bne.n	800128c <BSP_ACCELERO_Init+0x98>
		/* Initialize the accelerometer driver structure */
		AcceleroDrv = &Lis302dlDrv;
 800121a:	4b3a      	ldr	r3, [pc, #232]	; (8001304 <BSP_ACCELERO_Init+0x110>)
 800121c:	4a38      	ldr	r2, [pc, #224]	; (8001300 <BSP_ACCELERO_Init+0x10c>)
 800121e:	601a      	str	r2, [r3, #0]

		/* Set configuration of LIS302DL MEMS Accelerometer *********************/
		lis302dl_initstruct.Power_Mode = LIS302DL_LOWPOWERMODE_ACTIVE;
 8001220:	2340      	movs	r3, #64	; 0x40
 8001222:	733b      	strb	r3, [r7, #12]
		lis302dl_initstruct.Output_DataRate = LIS302DL_DATARATE_100;
 8001224:	2300      	movs	r3, #0
 8001226:	737b      	strb	r3, [r7, #13]
		lis302dl_initstruct.Axes_Enable = LIS302DL_XYZ_ENABLE;
 8001228:	2307      	movs	r3, #7
 800122a:	73bb      	strb	r3, [r7, #14]
		lis302dl_initstruct.Full_Scale = LIS302DL_FULLSCALE_2_3;
 800122c:	2300      	movs	r3, #0
 800122e:	73fb      	strb	r3, [r7, #15]
		lis302dl_initstruct.Self_Test = LIS302DL_SELFTEST_NORMAL;
 8001230:	2300      	movs	r3, #0
 8001232:	743b      	strb	r3, [r7, #16]

		/* Configure MEMS: data rate, power mode, full scale, self test and axes */
		ctrl = (uint16_t) (lis302dl_initstruct.Output_DataRate
 8001234:	7b7a      	ldrb	r2, [r7, #13]
				| lis302dl_initstruct.Power_Mode
 8001236:	7b3b      	ldrb	r3, [r7, #12]
		ctrl = (uint16_t) (lis302dl_initstruct.Output_DataRate
 8001238:	4313      	orrs	r3, r2
 800123a:	b2da      	uxtb	r2, r3
				| lis302dl_initstruct.Full_Scale | lis302dl_initstruct.Self_Test
 800123c:	7bfb      	ldrb	r3, [r7, #15]
		ctrl = (uint16_t) (lis302dl_initstruct.Output_DataRate
 800123e:	4313      	orrs	r3, r2
 8001240:	b2da      	uxtb	r2, r3
				| lis302dl_initstruct.Full_Scale | lis302dl_initstruct.Self_Test
 8001242:	7c3b      	ldrb	r3, [r7, #16]
		ctrl = (uint16_t) (lis302dl_initstruct.Output_DataRate
 8001244:	4313      	orrs	r3, r2
 8001246:	b2da      	uxtb	r2, r3
				| lis302dl_initstruct.Axes_Enable);
 8001248:	7bbb      	ldrb	r3, [r7, #14]
		ctrl = (uint16_t) (lis302dl_initstruct.Output_DataRate
 800124a:	4313      	orrs	r3, r2
 800124c:	b2db      	uxtb	r3, r3
 800124e:	82bb      	strh	r3, [r7, #20]

		/* Configure the accelerometer main parameters */
		AcceleroDrv->Init(ctrl);
 8001250:	4b2c      	ldr	r3, [pc, #176]	; (8001304 <BSP_ACCELERO_Init+0x110>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	8aba      	ldrh	r2, [r7, #20]
 8001258:	4610      	mov	r0, r2
 800125a:	4798      	blx	r3

		/* MEMS High Pass Filter configuration */
		lis302dl_filter.HighPassFilter_Data_Selection =
 800125c:	2320      	movs	r3, #32
 800125e:	723b      	strb	r3, [r7, #8]
				LIS302DL_FILTEREDDATASELECTION_OUTPUTREGISTER;
		lis302dl_filter.HighPassFilter_CutOff_Frequency =
 8001260:	2301      	movs	r3, #1
 8001262:	727b      	strb	r3, [r7, #9]
				LIS302DL_HIGHPASSFILTER_LEVEL_1;
		lis302dl_filter.HighPassFilter_Interrupt =
 8001264:	230c      	movs	r3, #12
 8001266:	72bb      	strb	r3, [r7, #10]
				LIS302DL_HIGHPASSFILTERINTERRUPT_1_2;

		/* Configure MEMS high pass filter cut-off level, interrupt and data selection bits */
		ctrl = (uint8_t) (lis302dl_filter.HighPassFilter_Data_Selection
 8001268:	7a3a      	ldrb	r2, [r7, #8]
				| lis302dl_filter.HighPassFilter_CutOff_Frequency
 800126a:	7a7b      	ldrb	r3, [r7, #9]
		ctrl = (uint8_t) (lis302dl_filter.HighPassFilter_Data_Selection
 800126c:	4313      	orrs	r3, r2
 800126e:	b2da      	uxtb	r2, r3
				| lis302dl_filter.HighPassFilter_Interrupt);
 8001270:	7abb      	ldrb	r3, [r7, #10]
		ctrl = (uint8_t) (lis302dl_filter.HighPassFilter_Data_Selection
 8001272:	4313      	orrs	r3, r2
 8001274:	b2db      	uxtb	r3, r3
 8001276:	82bb      	strh	r3, [r7, #20]

		/* Configure the accelerometer LPF main parameters */
		AcceleroDrv->FilterConfig(ctrl);
 8001278:	4b22      	ldr	r3, [pc, #136]	; (8001304 <BSP_ACCELERO_Init+0x110>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	6a1b      	ldr	r3, [r3, #32]
 800127e:	8aba      	ldrh	r2, [r7, #20]
 8001280:	b2d2      	uxtb	r2, r2
 8001282:	4610      	mov	r0, r2
 8001284:	4798      	blx	r3

		ret = ACCELERO_OK;
 8001286:	2300      	movs	r3, #0
 8001288:	75fb      	strb	r3, [r7, #23]
 800128a:	e034      	b.n	80012f6 <BSP_ACCELERO_Init+0x102>
	} else if (Lis3dshDrv.ReadID() == I_AM_LIS3DSH) {
 800128c:	4b1e      	ldr	r3, [pc, #120]	; (8001308 <BSP_ACCELERO_Init+0x114>)
 800128e:	685b      	ldr	r3, [r3, #4]
 8001290:	4798      	blx	r3
 8001292:	4603      	mov	r3, r0
 8001294:	2b3f      	cmp	r3, #63	; 0x3f
 8001296:	d12c      	bne.n	80012f2 <BSP_ACCELERO_Init+0xfe>
		/* Initialize the accelerometer driver structure */
		AcceleroDrv = &Lis3dshDrv;
 8001298:	4b1a      	ldr	r3, [pc, #104]	; (8001304 <BSP_ACCELERO_Init+0x110>)
 800129a:	4a1b      	ldr	r2, [pc, #108]	; (8001308 <BSP_ACCELERO_Init+0x114>)
 800129c:	601a      	str	r2, [r3, #0]

		/* Set configuration of LIS3DSH MEMS Accelerometer **********************/
		l1s3dsh_InitStruct.Output_DataRate = LIS3DSH_DATARATE_100;
 800129e:	2360      	movs	r3, #96	; 0x60
 80012a0:	703b      	strb	r3, [r7, #0]
		l1s3dsh_InitStruct.Axes_Enable = LIS3DSH_XYZ_ENABLE;
 80012a2:	2307      	movs	r3, #7
 80012a4:	707b      	strb	r3, [r7, #1]
		l1s3dsh_InitStruct.SPI_Wire = LIS3DSH_SERIALINTERFACE_4WIRE;
 80012a6:	2300      	movs	r3, #0
 80012a8:	70bb      	strb	r3, [r7, #2]
		l1s3dsh_InitStruct.Self_Test = LIS3DSH_SELFTEST_NORMAL;
 80012aa:	2300      	movs	r3, #0
 80012ac:	70fb      	strb	r3, [r7, #3]
		l1s3dsh_InitStruct.Full_Scale = LIS3DSH_FULLSCALE_2;
 80012ae:	2300      	movs	r3, #0
 80012b0:	713b      	strb	r3, [r7, #4]
		l1s3dsh_InitStruct.Filter_BW = LIS3DSH_FILTER_BW_800;
 80012b2:	2300      	movs	r3, #0
 80012b4:	717b      	strb	r3, [r7, #5]

		/* Configure MEMS: power mode(ODR) and axes enable */
		ctrl = (uint16_t) (l1s3dsh_InitStruct.Output_DataRate
 80012b6:	783a      	ldrb	r2, [r7, #0]
				| l1s3dsh_InitStruct.Axes_Enable);
 80012b8:	787b      	ldrb	r3, [r7, #1]
		ctrl = (uint16_t) (l1s3dsh_InitStruct.Output_DataRate
 80012ba:	4313      	orrs	r3, r2
 80012bc:	b2db      	uxtb	r3, r3
 80012be:	82bb      	strh	r3, [r7, #20]

		/* Configure MEMS: full scale and self test */
		ctrl |= (uint16_t) ((l1s3dsh_InitStruct.SPI_Wire
 80012c0:	78ba      	ldrb	r2, [r7, #2]
				| l1s3dsh_InitStruct.Self_Test | l1s3dsh_InitStruct.Full_Scale
 80012c2:	78fb      	ldrb	r3, [r7, #3]
		ctrl |= (uint16_t) ((l1s3dsh_InitStruct.SPI_Wire
 80012c4:	4313      	orrs	r3, r2
 80012c6:	b2da      	uxtb	r2, r3
				| l1s3dsh_InitStruct.Self_Test | l1s3dsh_InitStruct.Full_Scale
 80012c8:	793b      	ldrb	r3, [r7, #4]
		ctrl |= (uint16_t) ((l1s3dsh_InitStruct.SPI_Wire
 80012ca:	4313      	orrs	r3, r2
 80012cc:	b2da      	uxtb	r2, r3
				| l1s3dsh_InitStruct.Filter_BW) << 8);
 80012ce:	797b      	ldrb	r3, [r7, #5]
		ctrl |= (uint16_t) ((l1s3dsh_InitStruct.SPI_Wire
 80012d0:	4313      	orrs	r3, r2
 80012d2:	b2db      	uxtb	r3, r3
 80012d4:	b29b      	uxth	r3, r3
 80012d6:	021b      	lsls	r3, r3, #8
 80012d8:	b29a      	uxth	r2, r3
 80012da:	8abb      	ldrh	r3, [r7, #20]
 80012dc:	4313      	orrs	r3, r2
 80012de:	82bb      	strh	r3, [r7, #20]

		/* Configure the accelerometer main parameters */
		AcceleroDrv->Init(ctrl);
 80012e0:	4b08      	ldr	r3, [pc, #32]	; (8001304 <BSP_ACCELERO_Init+0x110>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	8aba      	ldrh	r2, [r7, #20]
 80012e8:	4610      	mov	r0, r2
 80012ea:	4798      	blx	r3

		ret = ACCELERO_OK;
 80012ec:	2300      	movs	r3, #0
 80012ee:	75fb      	strb	r3, [r7, #23]
 80012f0:	e001      	b.n	80012f6 <BSP_ACCELERO_Init+0x102>
	}

	else {
		ret = ACCELERO_ERROR;
 80012f2:	2301      	movs	r3, #1
 80012f4:	75fb      	strb	r3, [r7, #23]
	}
	return ret;
 80012f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	3718      	adds	r7, #24
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	20000054 	.word	0x20000054
 8001304:	20009840 	.word	0x20009840
 8001308:	20000084 	.word	0x20000084

0800130c <BSP_ACCELERO_output_on_opendrain>:
		LIS302DL_LowpowerCmd(LIS302DL_LOWPOWERMODE_POWERDOWN);
	else if (Lis3dshDrv.ReadID() == I_AM_LIS3DSH)
		LIS3DSH_ODR_LowpowerCmd(LIS3DSH_DATARATE_POWERDOWN);
}

void BSP_ACCELERO_output_on_opendrain(void) {
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
	uint8_t tmp;
	tmp = 0xC0;
 8001312:	23c0      	movs	r3, #192	; 0xc0
 8001314:	71fb      	strb	r3, [r7, #7]
	if (Lis302dlDrv.ReadID() == I_AM_LIS302DL)
 8001316:	4b0e      	ldr	r3, [pc, #56]	; (8001350 <BSP_ACCELERO_output_on_opendrain+0x44>)
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	4798      	blx	r3
 800131c:	4603      	mov	r3, r0
 800131e:	2b3b      	cmp	r3, #59	; 0x3b
 8001320:	d106      	bne.n	8001330 <BSP_ACCELERO_output_on_opendrain+0x24>
		ACCELERO_IO_Write(&tmp, LIS302DL_CTRL_REG3_ADDR, 1);
 8001322:	1dfb      	adds	r3, r7, #7
 8001324:	2201      	movs	r2, #1
 8001326:	2122      	movs	r1, #34	; 0x22
 8001328:	4618      	mov	r0, r3
 800132a:	f000 f921 	bl	8001570 <ACCELERO_IO_Write>
	else if (Lis3dshDrv.ReadID() == I_AM_LIS3DSH)
		ACCELERO_IO_Write(&tmp, LIS3DSH_CTRL_REG3_ADDR, 1);

}
 800132e:	e00b      	b.n	8001348 <BSP_ACCELERO_output_on_opendrain+0x3c>
	else if (Lis3dshDrv.ReadID() == I_AM_LIS3DSH)
 8001330:	4b08      	ldr	r3, [pc, #32]	; (8001354 <BSP_ACCELERO_output_on_opendrain+0x48>)
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	4798      	blx	r3
 8001336:	4603      	mov	r3, r0
 8001338:	2b3f      	cmp	r3, #63	; 0x3f
 800133a:	d105      	bne.n	8001348 <BSP_ACCELERO_output_on_opendrain+0x3c>
		ACCELERO_IO_Write(&tmp, LIS3DSH_CTRL_REG3_ADDR, 1);
 800133c:	1dfb      	adds	r3, r7, #7
 800133e:	2201      	movs	r2, #1
 8001340:	2123      	movs	r1, #35	; 0x23
 8001342:	4618      	mov	r0, r3
 8001344:	f000 f914 	bl	8001570 <ACCELERO_IO_Write>
}
 8001348:	bf00      	nop
 800134a:	3708      	adds	r7, #8
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	20000054 	.word	0x20000054
 8001354:	20000084 	.word	0x20000084

08001358 <BSP_ACCELERO_DeInit>:
	if (AcceleroDrv->Reset != NULL) {
		AcceleroDrv->Reset();
	}
}

void BSP_ACCELERO_DeInit(void) {
 8001358:	b580      	push	{r7, lr}
 800135a:	af00      	add	r7, sp, #0
	if (AcceleroDrv->DeInit != NULL) {
 800135c:	4b05      	ldr	r3, [pc, #20]	; (8001374 <BSP_ACCELERO_DeInit+0x1c>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001362:	2b00      	cmp	r3, #0
 8001364:	d003      	beq.n	800136e <BSP_ACCELERO_DeInit+0x16>
		AcceleroDrv->DeInit();
 8001366:	4b03      	ldr	r3, [pc, #12]	; (8001374 <BSP_ACCELERO_DeInit+0x1c>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800136c:	4798      	blx	r3
	}
}
 800136e:	bf00      	nop
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	20009840 	.word	0x20009840

08001378 <SPIx_Init>:
/**
 * @brief  SPIx Bus initialization
 * @param  None
 * @retval None
 */
static void SPIx_Init(void) {
 8001378:	b580      	push	{r7, lr}
 800137a:	af00      	add	r7, sp, #0
	if (HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET) {
 800137c:	4819      	ldr	r0, [pc, #100]	; (80013e4 <SPIx_Init+0x6c>)
 800137e:	f009 fcee 	bl	800ad5e <HAL_SPI_GetState>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d12a      	bne.n	80013de <SPIx_Init+0x66>
		/* SPI configuration -----------------------------------------------------*/
		SpiHandle.Instance = DISCOVERY_SPIx;
 8001388:	4b16      	ldr	r3, [pc, #88]	; (80013e4 <SPIx_Init+0x6c>)
 800138a:	4a17      	ldr	r2, [pc, #92]	; (80013e8 <SPIx_Init+0x70>)
 800138c:	601a      	str	r2, [r3, #0]
		SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800138e:	4b15      	ldr	r3, [pc, #84]	; (80013e4 <SPIx_Init+0x6c>)
 8001390:	2218      	movs	r2, #24
 8001392:	61da      	str	r2, [r3, #28]
		SpiHandle.Init.Direction = SPI_DIRECTION_2LINES;
 8001394:	4b13      	ldr	r3, [pc, #76]	; (80013e4 <SPIx_Init+0x6c>)
 8001396:	2200      	movs	r2, #0
 8001398:	609a      	str	r2, [r3, #8]
		SpiHandle.Init.CLKPhase = SPI_PHASE_1EDGE;
 800139a:	4b12      	ldr	r3, [pc, #72]	; (80013e4 <SPIx_Init+0x6c>)
 800139c:	2200      	movs	r2, #0
 800139e:	615a      	str	r2, [r3, #20]
		SpiHandle.Init.CLKPolarity = SPI_POLARITY_LOW;
 80013a0:	4b10      	ldr	r3, [pc, #64]	; (80013e4 <SPIx_Init+0x6c>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	611a      	str	r2, [r3, #16]
		SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 80013a6:	4b0f      	ldr	r3, [pc, #60]	; (80013e4 <SPIx_Init+0x6c>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	629a      	str	r2, [r3, #40]	; 0x28
		SpiHandle.Init.CRCPolynomial = 7;
 80013ac:	4b0d      	ldr	r3, [pc, #52]	; (80013e4 <SPIx_Init+0x6c>)
 80013ae:	2207      	movs	r2, #7
 80013b0:	62da      	str	r2, [r3, #44]	; 0x2c
		SpiHandle.Init.DataSize = SPI_DATASIZE_8BIT;
 80013b2:	4b0c      	ldr	r3, [pc, #48]	; (80013e4 <SPIx_Init+0x6c>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	60da      	str	r2, [r3, #12]
		SpiHandle.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013b8:	4b0a      	ldr	r3, [pc, #40]	; (80013e4 <SPIx_Init+0x6c>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	621a      	str	r2, [r3, #32]
		SpiHandle.Init.NSS = SPI_NSS_SOFT;
 80013be:	4b09      	ldr	r3, [pc, #36]	; (80013e4 <SPIx_Init+0x6c>)
 80013c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80013c4:	619a      	str	r2, [r3, #24]
		SpiHandle.Init.TIMode = SPI_TIMODE_DISABLED;
 80013c6:	4b07      	ldr	r3, [pc, #28]	; (80013e4 <SPIx_Init+0x6c>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	625a      	str	r2, [r3, #36]	; 0x24
		SpiHandle.Init.Mode = SPI_MODE_MASTER;
 80013cc:	4b05      	ldr	r3, [pc, #20]	; (80013e4 <SPIx_Init+0x6c>)
 80013ce:	f44f 7282 	mov.w	r2, #260	; 0x104
 80013d2:	605a      	str	r2, [r3, #4]

		SPIx_MspInit();
 80013d4:	f000 f844 	bl	8001460 <SPIx_MspInit>
		HAL_SPI_Init(&SpiHandle);
 80013d8:	4802      	ldr	r0, [pc, #8]	; (80013e4 <SPIx_Init+0x6c>)
 80013da:	f009 f9cb 	bl	800a774 <HAL_SPI_Init>
	}
}
 80013de:	bf00      	nop
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	20009844 	.word	0x20009844
 80013e8:	40013000 	.word	0x40013000

080013ec <SPIx_Deinit>:

static void SPIx_Deinit(void) {
 80013ec:	b580      	push	{r7, lr}
 80013ee:	af00      	add	r7, sp, #0
	SpiHandle.Instance = DISCOVERY_SPIx;
 80013f0:	4b03      	ldr	r3, [pc, #12]	; (8001400 <SPIx_Deinit+0x14>)
 80013f2:	4a04      	ldr	r2, [pc, #16]	; (8001404 <SPIx_Deinit+0x18>)
 80013f4:	601a      	str	r2, [r3, #0]
	HAL_SPI_DeInit(&SpiHandle);
 80013f6:	4802      	ldr	r0, [pc, #8]	; (8001400 <SPIx_Deinit+0x14>)
 80013f8:	f009 fa22 	bl	800a840 <HAL_SPI_DeInit>
}
 80013fc:	bf00      	nop
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	20009844 	.word	0x20009844
 8001404:	40013000 	.word	0x40013000

08001408 <SPIx_WriteRead>:
 * @brief  Sends a Byte through the SPI interface and return the Byte received 
 *         from the SPI bus.
 * @param  Byte: Byte send.
 * @retval The received byte value
 */
static uint8_t SPIx_WriteRead(uint8_t Byte) {
 8001408:	b580      	push	{r7, lr}
 800140a:	b086      	sub	sp, #24
 800140c:	af02      	add	r7, sp, #8
 800140e:	4603      	mov	r3, r0
 8001410:	71fb      	strb	r3, [r7, #7]
	uint8_t receivedbyte = 0;
 8001412:	2300      	movs	r3, #0
 8001414:	73fb      	strb	r3, [r7, #15]

	/* Send a Byte through the SPI peripheral */
	/* Read byte from the SPI bus */
	if (HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t*) &Byte,
 8001416:	4b0a      	ldr	r3, [pc, #40]	; (8001440 <SPIx_WriteRead+0x38>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f107 020f 	add.w	r2, r7, #15
 800141e:	1df9      	adds	r1, r7, #7
 8001420:	9300      	str	r3, [sp, #0]
 8001422:	2301      	movs	r3, #1
 8001424:	4807      	ldr	r0, [pc, #28]	; (8001444 <SPIx_WriteRead+0x3c>)
 8001426:	f009 fa41 	bl	800a8ac <HAL_SPI_TransmitReceive>
 800142a:	4603      	mov	r3, r0
 800142c:	2b00      	cmp	r3, #0
 800142e:	d001      	beq.n	8001434 <SPIx_WriteRead+0x2c>
			(uint8_t*) &receivedbyte, 1, SpixTimeout) != HAL_OK) {
		SPIx_Error();
 8001430:	f000 f80a 	bl	8001448 <SPIx_Error>
	}

	return receivedbyte;
 8001434:	7bfb      	ldrb	r3, [r7, #15]
}
 8001436:	4618      	mov	r0, r3
 8001438:	3710      	adds	r7, #16
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	20000038 	.word	0x20000038
 8001444:	20009844 	.word	0x20009844

08001448 <SPIx_Error>:
/**
 * @brief  SPIx error treatment function.
 * @param  None
 * @retval None
 */
static void SPIx_Error(void) {
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
	/* De-initialize the SPI communication bus */
	HAL_SPI_DeInit(&SpiHandle);
 800144c:	4803      	ldr	r0, [pc, #12]	; (800145c <SPIx_Error+0x14>)
 800144e:	f009 f9f7 	bl	800a840 <HAL_SPI_DeInit>

	/* Re-Initialize the SPI communication bus */
	SPIx_Init();
 8001452:	f7ff ff91 	bl	8001378 <SPIx_Init>
}
 8001456:	bf00      	nop
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	20009844 	.word	0x20009844

08001460 <SPIx_MspInit>:
/**
 * @brief  SPI MSP Init.
 * @param  hspi: SPI handle
 * @retval None
 */
static void SPIx_MspInit(void) {
 8001460:	b580      	push	{r7, lr}
 8001462:	b084      	sub	sp, #16
 8001464:	af02      	add	r7, sp, #8
	/* Enable the SPI peripheral */
	DISCOVERY_SPIx_CLK_ENABLE();
 8001466:	4b13      	ldr	r3, [pc, #76]	; (80014b4 <SPIx_MspInit+0x54>)
 8001468:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800146a:	4a12      	ldr	r2, [pc, #72]	; (80014b4 <SPIx_MspInit+0x54>)
 800146c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001470:	6453      	str	r3, [r2, #68]	; 0x44
 8001472:	4b10      	ldr	r3, [pc, #64]	; (80014b4 <SPIx_MspInit+0x54>)
 8001474:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001476:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800147a:	607b      	str	r3, [r7, #4]
 800147c:	687b      	ldr	r3, [r7, #4]

	/* Enable SCK, MOSI and MISO GPIO clocks */
	DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 800147e:	4b0d      	ldr	r3, [pc, #52]	; (80014b4 <SPIx_MspInit+0x54>)
 8001480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001482:	4a0c      	ldr	r2, [pc, #48]	; (80014b4 <SPIx_MspInit+0x54>)
 8001484:	f043 0301 	orr.w	r3, r3, #1
 8001488:	6313      	str	r3, [r2, #48]	; 0x30
 800148a:	4b0a      	ldr	r3, [pc, #40]	; (80014b4 <SPIx_MspInit+0x54>)
 800148c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800148e:	f003 0301 	and.w	r3, r3, #1
 8001492:	603b      	str	r3, [r7, #0]
 8001494:	683b      	ldr	r3, [r7, #0]

	/* SPI SCK, MOSI, MISO pin configuration */
	BSP_GPIO_PinCfg(DISCOVERY_SPIx_GPIO_PORT,
 8001496:	2305      	movs	r3, #5
 8001498:	9301      	str	r3, [sp, #4]
 800149a:	2301      	movs	r3, #1
 800149c:	9300      	str	r3, [sp, #0]
 800149e:	2302      	movs	r3, #2
 80014a0:	2202      	movs	r2, #2
 80014a2:	21e0      	movs	r1, #224	; 0xe0
 80014a4:	4804      	ldr	r0, [pc, #16]	; (80014b8 <SPIx_MspInit+0x58>)
 80014a6:	f000 f92d 	bl	8001704 <BSP_GPIO_PinCfg>
			(DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MISO_PIN
					| DISCOVERY_SPIx_MOSI_PIN), GPIO_MODE_AF_PP, GPIO_PULLDOWN,
			GPIO_SPEED_MEDIUM, DISCOVERY_SPIx_AF);
}
 80014aa:	bf00      	nop
 80014ac:	3708      	adds	r7, #8
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	40023800 	.word	0x40023800
 80014b8:	40020000 	.word	0x40020000

080014bc <ACCELERO_IO_Init>:
/**
 * @brief  Configures the Accelerometer SPI interface.
 * @param  None
 * @retval None
 */
void ACCELERO_IO_Init(void) {
 80014bc:	b580      	push	{r7, lr}
 80014be:	b084      	sub	sp, #16
 80014c0:	af02      	add	r7, sp, #8
	/* Configure the Accelerometer Control pins --------------------------------*/
	/* Enable CS GPIO clock and configure GPIO pin for Accelerometer Chip select */
	ACCELERO_CS_GPIO_CLK_ENABLE();
 80014c2:	4b10      	ldr	r3, [pc, #64]	; (8001504 <ACCELERO_IO_Init+0x48>)
 80014c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c6:	4a0f      	ldr	r2, [pc, #60]	; (8001504 <ACCELERO_IO_Init+0x48>)
 80014c8:	f043 0310 	orr.w	r3, r3, #16
 80014cc:	6313      	str	r3, [r2, #48]	; 0x30
 80014ce:	4b0d      	ldr	r3, [pc, #52]	; (8001504 <ACCELERO_IO_Init+0x48>)
 80014d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014d2:	f003 0310 	and.w	r3, r3, #16
 80014d6:	607b      	str	r3, [r7, #4]
 80014d8:	687b      	ldr	r3, [r7, #4]

	/* Configure GPIO PIN for LIS Chip select */
	BSP_GPIO_PinCfg(ACCELERO_CS_GPIO_PORT, ACCELERO_CS_PIN, GPIO_MODE_OUTPUT_PP,
 80014da:	2300      	movs	r3, #0
 80014dc:	9301      	str	r3, [sp, #4]
 80014de:	2301      	movs	r3, #1
 80014e0:	9300      	str	r3, [sp, #0]
 80014e2:	2300      	movs	r3, #0
 80014e4:	2201      	movs	r2, #1
 80014e6:	2108      	movs	r1, #8
 80014e8:	4807      	ldr	r0, [pc, #28]	; (8001508 <ACCELERO_IO_Init+0x4c>)
 80014ea:	f000 f90b 	bl	8001704 <BSP_GPIO_PinCfg>
			GPIO_NOPULL, GPIO_SPEED_MEDIUM, 0);

	/* Deselect: Chip Select high */
	ACCELERO_CS_HIGH();
 80014ee:	2201      	movs	r2, #1
 80014f0:	2108      	movs	r1, #8
 80014f2:	4805      	ldr	r0, [pc, #20]	; (8001508 <ACCELERO_IO_Init+0x4c>)
 80014f4:	f008 f8a2 	bl	800963c <HAL_GPIO_WritePin>

	SPIx_Init();
 80014f8:	f7ff ff3e 	bl	8001378 <SPIx_Init>
}
 80014fc:	bf00      	nop
 80014fe:	3708      	adds	r7, #8
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}
 8001504:	40023800 	.word	0x40023800
 8001508:	40021000 	.word	0x40021000

0800150c <ACCELERO_IO_DeInit>:

void ACCELERO_IO_DeInit(void) {
 800150c:	b580      	push	{r7, lr}
 800150e:	af00      	add	r7, sp, #0
	SPIx_Deinit();
 8001510:	f7ff ff6c 	bl	80013ec <SPIx_Deinit>
}
 8001514:	bf00      	nop
 8001516:	bd80      	pop	{r7, pc}

08001518 <ACCELERO_IO_ITConfig>:
 * @brief  Configures the Accelerometer INT2.
 *         EXTI0 is already used by user button so INT1 is not configured here.
 * @param  None
 * @retval None
 */
void ACCELERO_IO_ITConfig(void) {
 8001518:	b580      	push	{r7, lr}
 800151a:	b084      	sub	sp, #16
 800151c:	af02      	add	r7, sp, #8
	/* Enable INT2 GPIO clock and configure GPIO PINs to detect Interrupts */
	ACCELERO_INT_GPIO_CLK_ENABLE();
 800151e:	4b11      	ldr	r3, [pc, #68]	; (8001564 <ACCELERO_IO_ITConfig+0x4c>)
 8001520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001522:	4a10      	ldr	r2, [pc, #64]	; (8001564 <ACCELERO_IO_ITConfig+0x4c>)
 8001524:	f043 0310 	orr.w	r3, r3, #16
 8001528:	6313      	str	r3, [r2, #48]	; 0x30
 800152a:	4b0e      	ldr	r3, [pc, #56]	; (8001564 <ACCELERO_IO_ITConfig+0x4c>)
 800152c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800152e:	f003 0310 	and.w	r3, r3, #16
 8001532:	607b      	str	r3, [r7, #4]
 8001534:	687b      	ldr	r3, [r7, #4]

	/* Configure GPIO PINs to detect Interrupts */
	BSP_GPIO_PinCfg(ACCELERO_INT_GPIO_PORT, ACCELERO_INT2_PIN,
 8001536:	2300      	movs	r3, #0
 8001538:	9301      	str	r3, [sp, #4]
 800153a:	2302      	movs	r3, #2
 800153c:	9300      	str	r3, [sp, #0]
 800153e:	2300      	movs	r3, #0
 8001540:	4a09      	ldr	r2, [pc, #36]	; (8001568 <ACCELERO_IO_ITConfig+0x50>)
 8001542:	2102      	movs	r1, #2
 8001544:	4809      	ldr	r0, [pc, #36]	; (800156c <ACCELERO_IO_ITConfig+0x54>)
 8001546:	f000 f8dd 	bl	8001704 <BSP_GPIO_PinCfg>
			GPIO_MODE_IT_RISING, GPIO_NOPULL, GPIO_SPEED_FAST, 0);

	/* Enable and set Accelerometer INT2 to the lowest priority */
	HAL_NVIC_SetPriority((IRQn_Type) ACCELERO_INT2_EXTI_IRQn, 0x0F, 0);
 800154a:	2200      	movs	r2, #0
 800154c:	210f      	movs	r1, #15
 800154e:	2007      	movs	r0, #7
 8001550:	f003 fa3b 	bl	80049ca <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ((IRQn_Type) ACCELERO_INT2_EXTI_IRQn);
 8001554:	2007      	movs	r0, #7
 8001556:	f003 fa54 	bl	8004a02 <HAL_NVIC_EnableIRQ>
}
 800155a:	bf00      	nop
 800155c:	3708      	adds	r7, #8
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	40023800 	.word	0x40023800
 8001568:	10110000 	.word	0x10110000
 800156c:	40021000 	.word	0x40021000

08001570 <ACCELERO_IO_Write>:
 * @param  WriteAddr: Accelerometer's internal address to write to.
 * @param  NumByteToWrite: Number of bytes to write.
 * @retval None
 */
void ACCELERO_IO_Write(uint8_t *pBuffer, uint8_t WriteAddr,
		uint16_t NumByteToWrite) {
 8001570:	b580      	push	{r7, lr}
 8001572:	b082      	sub	sp, #8
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
 8001578:	460b      	mov	r3, r1
 800157a:	70fb      	strb	r3, [r7, #3]
 800157c:	4613      	mov	r3, r2
 800157e:	803b      	strh	r3, [r7, #0]
	/* Configure the MS bit:
	 - When 0, the address will remain unchanged in multiple read/write commands.
	 - When 1, the address will be auto incremented in multiple read/write commands.
	 */
	if (NumByteToWrite > 0x01) {
 8001580:	883b      	ldrh	r3, [r7, #0]
 8001582:	2b01      	cmp	r3, #1
 8001584:	d903      	bls.n	800158e <ACCELERO_IO_Write+0x1e>
		WriteAddr |= (uint8_t) MULTIPLEBYTE_CMD;
 8001586:	78fb      	ldrb	r3, [r7, #3]
 8001588:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800158c:	70fb      	strb	r3, [r7, #3]
	}
	/* Set chip select Low at the start of the transmission */
	ACCELERO_CS_LOW();
 800158e:	2200      	movs	r2, #0
 8001590:	2108      	movs	r1, #8
 8001592:	480f      	ldr	r0, [pc, #60]	; (80015d0 <ACCELERO_IO_Write+0x60>)
 8001594:	f008 f852 	bl	800963c <HAL_GPIO_WritePin>

	/* Send the Address of the indexed register */
	SPIx_WriteRead(WriteAddr);
 8001598:	78fb      	ldrb	r3, [r7, #3]
 800159a:	4618      	mov	r0, r3
 800159c:	f7ff ff34 	bl	8001408 <SPIx_WriteRead>

	/* Send the data that will be written into the device (MSB First) */
	while (NumByteToWrite >= 0x01) {
 80015a0:	e00a      	b.n	80015b8 <ACCELERO_IO_Write+0x48>
		SPIx_WriteRead(*pBuffer);
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	781b      	ldrb	r3, [r3, #0]
 80015a6:	4618      	mov	r0, r3
 80015a8:	f7ff ff2e 	bl	8001408 <SPIx_WriteRead>
		NumByteToWrite--;
 80015ac:	883b      	ldrh	r3, [r7, #0]
 80015ae:	3b01      	subs	r3, #1
 80015b0:	803b      	strh	r3, [r7, #0]
		pBuffer++;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	3301      	adds	r3, #1
 80015b6:	607b      	str	r3, [r7, #4]
	while (NumByteToWrite >= 0x01) {
 80015b8:	883b      	ldrh	r3, [r7, #0]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d1f1      	bne.n	80015a2 <ACCELERO_IO_Write+0x32>
	}

	/* Set chip select High at the end of the transmission */
	ACCELERO_CS_HIGH();
 80015be:	2201      	movs	r2, #1
 80015c0:	2108      	movs	r1, #8
 80015c2:	4803      	ldr	r0, [pc, #12]	; (80015d0 <ACCELERO_IO_Write+0x60>)
 80015c4:	f008 f83a 	bl	800963c <HAL_GPIO_WritePin>
}
 80015c8:	bf00      	nop
 80015ca:	3708      	adds	r7, #8
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}
 80015d0:	40021000 	.word	0x40021000

080015d4 <ACCELERO_IO_Read>:
 * @param  ReadAddr: Accelerometer's internal address to read from.
 * @param  NumByteToRead: number of bytes to read from the Accelerometer.
 * @retval None
 */
void ACCELERO_IO_Read(uint8_t *pBuffer, uint8_t ReadAddr,
		uint16_t NumByteToRead) {
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b082      	sub	sp, #8
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
 80015dc:	460b      	mov	r3, r1
 80015de:	70fb      	strb	r3, [r7, #3]
 80015e0:	4613      	mov	r3, r2
 80015e2:	803b      	strh	r3, [r7, #0]
	if (NumByteToRead > 0x01) {
 80015e4:	883b      	ldrh	r3, [r7, #0]
 80015e6:	2b01      	cmp	r3, #1
 80015e8:	d904      	bls.n	80015f4 <ACCELERO_IO_Read+0x20>
		ReadAddr |= (uint8_t) (READWRITE_CMD | MULTIPLEBYTE_CMD);
 80015ea:	78fb      	ldrb	r3, [r7, #3]
 80015ec:	f063 033f 	orn	r3, r3, #63	; 0x3f
 80015f0:	70fb      	strb	r3, [r7, #3]
 80015f2:	e003      	b.n	80015fc <ACCELERO_IO_Read+0x28>
	} else {
		ReadAddr |= (uint8_t) READWRITE_CMD;
 80015f4:	78fb      	ldrb	r3, [r7, #3]
 80015f6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80015fa:	70fb      	strb	r3, [r7, #3]
	}
	/* Set chip select Low at the start of the transmission */
	ACCELERO_CS_LOW();
 80015fc:	2200      	movs	r2, #0
 80015fe:	2108      	movs	r1, #8
 8001600:	4810      	ldr	r0, [pc, #64]	; (8001644 <ACCELERO_IO_Read+0x70>)
 8001602:	f008 f81b 	bl	800963c <HAL_GPIO_WritePin>

	/* Send the Address of the indexed register */
	SPIx_WriteRead(ReadAddr);
 8001606:	78fb      	ldrb	r3, [r7, #3]
 8001608:	4618      	mov	r0, r3
 800160a:	f7ff fefd 	bl	8001408 <SPIx_WriteRead>

	/* Receive the data that will be read from the device (MSB First) */
	while (NumByteToRead > 0x00) {
 800160e:	e00c      	b.n	800162a <ACCELERO_IO_Read+0x56>
		/* Send dummy byte (0x00) to generate the SPI clock to ACCELEROMETER (Slave device) */
		*pBuffer = SPIx_WriteRead(DUMMY_BYTE);
 8001610:	2000      	movs	r0, #0
 8001612:	f7ff fef9 	bl	8001408 <SPIx_WriteRead>
 8001616:	4603      	mov	r3, r0
 8001618:	461a      	mov	r2, r3
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	701a      	strb	r2, [r3, #0]
		NumByteToRead--;
 800161e:	883b      	ldrh	r3, [r7, #0]
 8001620:	3b01      	subs	r3, #1
 8001622:	803b      	strh	r3, [r7, #0]
		pBuffer++;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	3301      	adds	r3, #1
 8001628:	607b      	str	r3, [r7, #4]
	while (NumByteToRead > 0x00) {
 800162a:	883b      	ldrh	r3, [r7, #0]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d1ef      	bne.n	8001610 <ACCELERO_IO_Read+0x3c>
	}

	/* Set chip select High at the end of the transmission */
	ACCELERO_CS_HIGH();
 8001630:	2201      	movs	r2, #1
 8001632:	2108      	movs	r1, #8
 8001634:	4803      	ldr	r0, [pc, #12]	; (8001644 <ACCELERO_IO_Read+0x70>)
 8001636:	f008 f801 	bl	800963c <HAL_GPIO_WritePin>
}
 800163a:	bf00      	nop
 800163c:	3708      	adds	r7, #8
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	40021000 	.word	0x40021000

08001648 <GPIO_Configure>:
/**
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void GPIO_COnfigure(void)
 * @post	Activation des horloges des peripheriques GPIO, configuration en entree ou en sortie des broches choisies.
 */
void GPIO_Configure(void) {
 8001648:	b580      	push	{r7, lr}
 800164a:	b088      	sub	sp, #32
 800164c:	af02      	add	r7, sp, #8
	//Activation des horloges des peropheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f4_hal_rcc.h (417)
 800164e:	4b2a      	ldr	r3, [pc, #168]	; (80016f8 <GPIO_Configure+0xb0>)
 8001650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001652:	4a29      	ldr	r2, [pc, #164]	; (80016f8 <GPIO_Configure+0xb0>)
 8001654:	f043 0301 	orr.w	r3, r3, #1
 8001658:	6313      	str	r3, [r2, #48]	; 0x30
 800165a:	4b27      	ldr	r3, [pc, #156]	; (80016f8 <GPIO_Configure+0xb0>)
 800165c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800165e:	f003 0301 	and.w	r3, r3, #1
 8001662:	617b      	str	r3, [r7, #20]
 8001664:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001666:	4b24      	ldr	r3, [pc, #144]	; (80016f8 <GPIO_Configure+0xb0>)
 8001668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800166a:	4a23      	ldr	r2, [pc, #140]	; (80016f8 <GPIO_Configure+0xb0>)
 800166c:	f043 0302 	orr.w	r3, r3, #2
 8001670:	6313      	str	r3, [r2, #48]	; 0x30
 8001672:	4b21      	ldr	r3, [pc, #132]	; (80016f8 <GPIO_Configure+0xb0>)
 8001674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001676:	f003 0302 	and.w	r3, r3, #2
 800167a:	613b      	str	r3, [r7, #16]
 800167c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800167e:	4b1e      	ldr	r3, [pc, #120]	; (80016f8 <GPIO_Configure+0xb0>)
 8001680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001682:	4a1d      	ldr	r2, [pc, #116]	; (80016f8 <GPIO_Configure+0xb0>)
 8001684:	f043 0304 	orr.w	r3, r3, #4
 8001688:	6313      	str	r3, [r2, #48]	; 0x30
 800168a:	4b1b      	ldr	r3, [pc, #108]	; (80016f8 <GPIO_Configure+0xb0>)
 800168c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800168e:	f003 0304 	and.w	r3, r3, #4
 8001692:	60fb      	str	r3, [r7, #12]
 8001694:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001696:	4b18      	ldr	r3, [pc, #96]	; (80016f8 <GPIO_Configure+0xb0>)
 8001698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800169a:	4a17      	ldr	r2, [pc, #92]	; (80016f8 <GPIO_Configure+0xb0>)
 800169c:	f043 0308 	orr.w	r3, r3, #8
 80016a0:	6313      	str	r3, [r2, #48]	; 0x30
 80016a2:	4b15      	ldr	r3, [pc, #84]	; (80016f8 <GPIO_Configure+0xb0>)
 80016a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a6:	f003 0308 	and.w	r3, r3, #8
 80016aa:	60bb      	str	r3, [r7, #8]
 80016ac:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80016ae:	4b12      	ldr	r3, [pc, #72]	; (80016f8 <GPIO_Configure+0xb0>)
 80016b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016b2:	4a11      	ldr	r2, [pc, #68]	; (80016f8 <GPIO_Configure+0xb0>)
 80016b4:	f043 0310 	orr.w	r3, r3, #16
 80016b8:	6313      	str	r3, [r2, #48]	; 0x30
 80016ba:	4b0f      	ldr	r3, [pc, #60]	; (80016f8 <GPIO_Configure+0xb0>)
 80016bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016be:	f003 0310 	and.w	r3, r3, #16
 80016c2:	607b      	str	r3, [r7, #4]
 80016c4:	687b      	ldr	r3, [r7, #4]

	//BOUTON
	BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_0, GPIO_MODE_INPUT, GPIO_NOPULL,
 80016c6:	2300      	movs	r3, #0
 80016c8:	9301      	str	r3, [sp, #4]
 80016ca:	2302      	movs	r3, #2
 80016cc:	9300      	str	r3, [sp, #0]
 80016ce:	2300      	movs	r3, #0
 80016d0:	2200      	movs	r2, #0
 80016d2:	2101      	movs	r1, #1
 80016d4:	4809      	ldr	r0, [pc, #36]	; (80016fc <GPIO_Configure+0xb4>)
 80016d6:	f000 f815 	bl	8001704 <BSP_GPIO_PinCfg>
			GPIO_SPEED_FAST, 0);

	BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_0, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL,
 80016da:	2300      	movs	r3, #0
 80016dc:	9301      	str	r3, [sp, #4]
 80016de:	2302      	movs	r3, #2
 80016e0:	9300      	str	r3, [sp, #0]
 80016e2:	2300      	movs	r3, #0
 80016e4:	2201      	movs	r2, #1
 80016e6:	2101      	movs	r1, #1
 80016e8:	4805      	ldr	r0, [pc, #20]	; (8001700 <GPIO_Configure+0xb8>)
 80016ea:	f000 f80b 	bl	8001704 <BSP_GPIO_PinCfg>
			GPIO_SPEED_FAST, 0);
}
 80016ee:	bf00      	nop
 80016f0:	3718      	adds	r7, #24
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	40023800 	.word	0x40023800
 80016fc:	40020000 	.word	0x40020000
 8001700:	40020800 	.word	0x40020800

08001704 <BSP_GPIO_PinCfg>:
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_FAST (50MHz), GPIO_SPEED_HIGH (100MHz)
 * @param GPIO_Alternate : voir stm32f4xx_hal_gpio_ex.h (Uniquement pour GPIO_Mode = GPIO_MODE_AF_PP ou GPIO_MODE_AF_OD, mettre à 0 sinon
 */
void BSP_GPIO_PinCfg(GPIO_TypeDef *GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode,
		uint32_t GPIO_Pull, uint32_t GPIO_Speed, uint32_t GPIO_Alternate) {
 8001704:	b580      	push	{r7, lr}
 8001706:	b08a      	sub	sp, #40	; 0x28
 8001708:	af00      	add	r7, sp, #0
 800170a:	60f8      	str	r0, [r7, #12]
 800170c:	60b9      	str	r1, [r7, #8]
 800170e:	607a      	str	r2, [r7, #4]
 8001710:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;//Structure contenant les arguments de la fonction GPIO_Init

	GPIO_InitStructure.Pin = GPIO_Pin;
 8001712:	68bb      	ldr	r3, [r7, #8]
 8001714:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Mode = GPIO_Mode;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Pull = GPIO_Pull;
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStructure.Speed = GPIO_Speed;
 800171e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001720:	623b      	str	r3, [r7, #32]
	GPIO_InitStructure.Alternate = GPIO_Alternate;
 8001722:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001724:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 8001726:	f107 0314 	add.w	r3, r7, #20
 800172a:	4619      	mov	r1, r3
 800172c:	68f8      	ldr	r0, [r7, #12]
 800172e:	f007 fde5 	bl	80092fc <HAL_GPIO_Init>
}
 8001732:	bf00      	nop
 8001734:	3728      	adds	r7, #40	; 0x28
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
	...

0800173c <LCD_CtrlLinesConfig>:
/**
 * @brief  Configures LCD Control lines (FSMC Pins) in alternate function mode.
 * @param  None
 * @retval None
 */
void LCD_CtrlLinesConfig(void) {
 800173c:	b580      	push	{r7, lr}
 800173e:	b086      	sub	sp, #24
 8001740:	af02      	add	r7, sp, #8
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001742:	4b3c      	ldr	r3, [pc, #240]	; (8001834 <LCD_CtrlLinesConfig+0xf8>)
 8001744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001746:	4a3b      	ldr	r2, [pc, #236]	; (8001834 <LCD_CtrlLinesConfig+0xf8>)
 8001748:	f043 0302 	orr.w	r3, r3, #2
 800174c:	6313      	str	r3, [r2, #48]	; 0x30
 800174e:	4b39      	ldr	r3, [pc, #228]	; (8001834 <LCD_CtrlLinesConfig+0xf8>)
 8001750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001752:	f003 0302 	and.w	r3, r3, #2
 8001756:	60fb      	str	r3, [r7, #12]
 8001758:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800175a:	4b36      	ldr	r3, [pc, #216]	; (8001834 <LCD_CtrlLinesConfig+0xf8>)
 800175c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800175e:	4a35      	ldr	r2, [pc, #212]	; (8001834 <LCD_CtrlLinesConfig+0xf8>)
 8001760:	f043 0308 	orr.w	r3, r3, #8
 8001764:	6313      	str	r3, [r2, #48]	; 0x30
 8001766:	4b33      	ldr	r3, [pc, #204]	; (8001834 <LCD_CtrlLinesConfig+0xf8>)
 8001768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800176a:	f003 0308 	and.w	r3, r3, #8
 800176e:	60bb      	str	r3, [r7, #8]
 8001770:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001772:	4b30      	ldr	r3, [pc, #192]	; (8001834 <LCD_CtrlLinesConfig+0xf8>)
 8001774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001776:	4a2f      	ldr	r2, [pc, #188]	; (8001834 <LCD_CtrlLinesConfig+0xf8>)
 8001778:	f043 0310 	orr.w	r3, r3, #16
 800177c:	6313      	str	r3, [r2, #48]	; 0x30
 800177e:	4b2d      	ldr	r3, [pc, #180]	; (8001834 <LCD_CtrlLinesConfig+0xf8>)
 8001780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001782:	f003 0310 	and.w	r3, r3, #16
 8001786:	607b      	str	r3, [r7, #4]
 8001788:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 800178a:	4b2a      	ldr	r3, [pc, #168]	; (8001834 <LCD_CtrlLinesConfig+0xf8>)
 800178c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178e:	4a29      	ldr	r2, [pc, #164]	; (8001834 <LCD_CtrlLinesConfig+0xf8>)
 8001790:	f043 0320 	orr.w	r3, r3, #32
 8001794:	6313      	str	r3, [r2, #48]	; 0x30
 8001796:	4b27      	ldr	r3, [pc, #156]	; (8001834 <LCD_CtrlLinesConfig+0xf8>)
 8001798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800179a:	f003 0320 	and.w	r3, r3, #32
 800179e:	603b      	str	r3, [r7, #0]
 80017a0:	683b      	ldr	r3, [r7, #0]
	//__HAL_RCC_GPIOG_CLK_ENABLE();

	/*-- GPIO Configuration ------------------------------------------------------*/
	/* SRAM Data lines,  NOE and NWE configuration */
	BSP_GPIO_PinCfg(GPIOD,
 80017a2:	230c      	movs	r3, #12
 80017a4:	9301      	str	r3, [sp, #4]
 80017a6:	2302      	movs	r3, #2
 80017a8:	9300      	str	r3, [sp, #0]
 80017aa:	2300      	movs	r3, #0
 80017ac:	2202      	movs	r2, #2
 80017ae:	f24c 7133 	movw	r1, #50995	; 0xc733
 80017b2:	4821      	ldr	r0, [pc, #132]	; (8001838 <LCD_CtrlLinesConfig+0xfc>)
 80017b4:	f7ff ffa6 	bl	8001704 <BSP_GPIO_PinCfg>
			GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10
					| GPIO_PIN_14 | GPIO_PIN_15 | GPIO_PIN_4 | GPIO_PIN_5,
			GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FAST, GPIO_AF12_FSMC);
	BSP_GPIO_PinCfg(GPIOE,
 80017b8:	230c      	movs	r3, #12
 80017ba:	9301      	str	r3, [sp, #4]
 80017bc:	2302      	movs	r3, #2
 80017be:	9300      	str	r3, [sp, #0]
 80017c0:	2300      	movs	r3, #0
 80017c2:	2202      	movs	r2, #2
 80017c4:	f64f 7180 	movw	r1, #65408	; 0xff80
 80017c8:	481c      	ldr	r0, [pc, #112]	; (800183c <LCD_CtrlLinesConfig+0x100>)
 80017ca:	f7ff ff9b 	bl	8001704 <BSP_GPIO_PinCfg>
			GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11
					| GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15,
			GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FAST, GPIO_AF12_FSMC);

	/* SRAM Address lines configuration LCD-DC */
	BSP_GPIO_PinCfg(GPIOE, GPIO_PIN_3, GPIO_MODE_AF_PP, GPIO_NOPULL,
 80017ce:	230c      	movs	r3, #12
 80017d0:	9301      	str	r3, [sp, #4]
 80017d2:	2302      	movs	r3, #2
 80017d4:	9300      	str	r3, [sp, #0]
 80017d6:	2300      	movs	r3, #0
 80017d8:	2202      	movs	r2, #2
 80017da:	2108      	movs	r1, #8
 80017dc:	4817      	ldr	r0, [pc, #92]	; (800183c <LCD_CtrlLinesConfig+0x100>)
 80017de:	f7ff ff91 	bl	8001704 <BSP_GPIO_PinCfg>
			GPIO_SPEED_FAST, GPIO_AF12_FSMC);

	/* NE3 configuration */
	BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_NOPULL,
 80017e2:	230c      	movs	r3, #12
 80017e4:	9301      	str	r3, [sp, #4]
 80017e6:	2302      	movs	r3, #2
 80017e8:	9300      	str	r3, [sp, #0]
 80017ea:	2300      	movs	r3, #0
 80017ec:	2202      	movs	r2, #2
 80017ee:	2180      	movs	r1, #128	; 0x80
 80017f0:	4811      	ldr	r0, [pc, #68]	; (8001838 <LCD_CtrlLinesConfig+0xfc>)
 80017f2:	f7ff ff87 	bl	8001704 <BSP_GPIO_PinCfg>
			GPIO_SPEED_FAST, GPIO_AF12_FSMC);

	/* LCD RST configuration */
	BSP_GPIO_PinCfg(LCD_RST_PORT, LCD_RST_PIN, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL,
 80017f6:	230c      	movs	r3, #12
 80017f8:	9301      	str	r3, [sp, #4]
 80017fa:	2300      	movs	r3, #0
 80017fc:	9300      	str	r3, [sp, #0]
 80017fe:	2300      	movs	r3, #0
 8001800:	2201      	movs	r2, #1
 8001802:	2108      	movs	r1, #8
 8001804:	480c      	ldr	r0, [pc, #48]	; (8001838 <LCD_CtrlLinesConfig+0xfc>)
 8001806:	f7ff ff7d 	bl	8001704 <BSP_GPIO_PinCfg>
			GPIO_SPEED_LOW, GPIO_AF12_FSMC);
	BSP_GPIO_PinCfg(LCD_PWM_PORT, LCD_PWM_PIN, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL,
 800180a:	230c      	movs	r3, #12
 800180c:	9301      	str	r3, [sp, #4]
 800180e:	2301      	movs	r3, #1
 8001810:	9300      	str	r3, [sp, #0]
 8001812:	2300      	movs	r3, #0
 8001814:	2201      	movs	r2, #1
 8001816:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800181a:	4807      	ldr	r0, [pc, #28]	; (8001838 <LCD_CtrlLinesConfig+0xfc>)
 800181c:	f7ff ff72 	bl	8001704 <BSP_GPIO_PinCfg>
			GPIO_SPEED_MEDIUM, GPIO_AF12_FSMC);

	HAL_GPIO_WritePin(LCD_PWM_PORT, LCD_PWM_PIN, GPIO_PIN_SET);
 8001820:	2201      	movs	r2, #1
 8001822:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001826:	4804      	ldr	r0, [pc, #16]	; (8001838 <LCD_CtrlLinesConfig+0xfc>)
 8001828:	f007 ff08 	bl	800963c <HAL_GPIO_WritePin>
}
 800182c:	bf00      	nop
 800182e:	3710      	adds	r7, #16
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}
 8001834:	40023800 	.word	0x40023800
 8001838:	40020c00 	.word	0x40020c00
 800183c:	40021000 	.word	0x40021000

08001840 <LCD_FSMCConfig>:
/**
 * @brief  Configures the Parallel interface (FSMC) for LCD(Parallel mode)
 * @param  None
 * @retval None
 */
void LCD_FSMCConfig(void) {
 8001840:	b580      	push	{r7, lr}
 8001842:	b096      	sub	sp, #88	; 0x58
 8001844:	af00      	add	r7, sp, #0
	FSMC_NORSRAM_InitTypeDef FSMC_NORSRAM_InitStructure;
	FSMC_NORSRAM_TimingTypeDef p;

	/* Enable FSMC clock */
	__HAL_RCC_FSMC_CLK_ENABLE();
 8001846:	4b28      	ldr	r3, [pc, #160]	; (80018e8 <LCD_FSMCConfig+0xa8>)
 8001848:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800184a:	4a27      	ldr	r2, [pc, #156]	; (80018e8 <LCD_FSMCConfig+0xa8>)
 800184c:	f043 0301 	orr.w	r3, r3, #1
 8001850:	6393      	str	r3, [r2, #56]	; 0x38
 8001852:	4b25      	ldr	r3, [pc, #148]	; (80018e8 <LCD_FSMCConfig+0xa8>)
 8001854:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001856:	f003 0301 	and.w	r3, r3, #1
 800185a:	607b      	str	r3, [r7, #4]
 800185c:	687b      	ldr	r3, [r7, #4]

	/*-- FSMC Configuration ------------------------------------------------------*/
	/*----------------------- SRAM Bank 1 ----------------------------------------*/
	/* FSMC_Bank1_NORSRAM4 configuration */
	p.AddressSetupTime = 1;
 800185e:	2301      	movs	r3, #1
 8001860:	60bb      	str	r3, [r7, #8]
	p.AddressHoldTime = 0;
 8001862:	2300      	movs	r3, #0
 8001864:	60fb      	str	r3, [r7, #12]
	p.DataSetupTime = 9;
 8001866:	2309      	movs	r3, #9
 8001868:	613b      	str	r3, [r7, #16]
	p.BusTurnAroundDuration = 0;
 800186a:	2300      	movs	r3, #0
 800186c:	617b      	str	r3, [r7, #20]
	p.CLKDivision = 0;
 800186e:	2300      	movs	r3, #0
 8001870:	61bb      	str	r3, [r7, #24]
	p.DataLatency = 0;
 8001872:	2300      	movs	r3, #0
 8001874:	61fb      	str	r3, [r7, #28]
	p.AccessMode = FSMC_ACCESS_MODE_A;
 8001876:	2300      	movs	r3, #0
 8001878:	623b      	str	r3, [r7, #32]

	if (FSMC_NORSRAM_Timing_Init(FSMC_Bank1, &p, FSMC_NORSRAM_BANK1)
 800187a:	f107 0308 	add.w	r3, r7, #8
 800187e:	2200      	movs	r2, #0
 8001880:	4619      	mov	r1, r3
 8001882:	f04f 4020 	mov.w	r0, #2684354560	; 0xa0000000
 8001886:	f00a f911 	bl	800baac <FSMC_NORSRAM_Timing_Init>
	 - Data Width = 16bit
	 - Write Operation = Enable
	 - Extended Mode = Enable
	 - Asynchronous Wait = Disable */

	FSMC_NORSRAM_InitStructure.NSBank = FSMC_NORSRAM_BANK1;
 800188a:	2300      	movs	r3, #0
 800188c:	627b      	str	r3, [r7, #36]	; 0x24
	FSMC_NORSRAM_InitStructure.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 800188e:	2300      	movs	r3, #0
 8001890:	62bb      	str	r3, [r7, #40]	; 0x28
	FSMC_NORSRAM_InitStructure.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8001892:	2300      	movs	r3, #0
 8001894:	62fb      	str	r3, [r7, #44]	; 0x2c
	FSMC_NORSRAM_InitStructure.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001896:	2310      	movs	r3, #16
 8001898:	633b      	str	r3, [r7, #48]	; 0x30
	FSMC_NORSRAM_InitStructure.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 800189a:	2300      	movs	r3, #0
 800189c:	637b      	str	r3, [r7, #52]	; 0x34
	FSMC_NORSRAM_InitStructure.WaitSignalPolarity =
 800189e:	2300      	movs	r3, #0
 80018a0:	63bb      	str	r3, [r7, #56]	; 0x38
			FSMC_WAIT_SIGNAL_POLARITY_LOW;
	FSMC_NORSRAM_InitStructure.WrapMode = FSMC_WRAP_MODE_DISABLE;
 80018a2:	2300      	movs	r3, #0
 80018a4:	63fb      	str	r3, [r7, #60]	; 0x3c
	FSMC_NORSRAM_InitStructure.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80018a6:	2300      	movs	r3, #0
 80018a8:	643b      	str	r3, [r7, #64]	; 0x40
	FSMC_NORSRAM_InitStructure.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80018aa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018ae:	647b      	str	r3, [r7, #68]	; 0x44
	FSMC_NORSRAM_InitStructure.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80018b0:	2300      	movs	r3, #0
 80018b2:	64bb      	str	r3, [r7, #72]	; 0x48
	FSMC_NORSRAM_InitStructure.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 80018b4:	2300      	movs	r3, #0
 80018b6:	64fb      	str	r3, [r7, #76]	; 0x4c
	FSMC_NORSRAM_InitStructure.AsynchronousWait =
 80018b8:	2300      	movs	r3, #0
 80018ba:	653b      	str	r3, [r7, #80]	; 0x50
			FSMC_ASYNCHRONOUS_WAIT_DISABLE;
	FSMC_NORSRAM_InitStructure.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 80018bc:	2300      	movs	r3, #0
 80018be:	657b      	str	r3, [r7, #84]	; 0x54

	if (FSMC_NORSRAM_Init(FSMC_Bank1, &FSMC_NORSRAM_InitStructure) != HAL_OK) {
 80018c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018c4:	4619      	mov	r1, r3
 80018c6:	f04f 4020 	mov.w	r0, #2684354560	; 0xa0000000
 80018ca:	f00a f8a1 	bl	800ba10 <FSMC_NORSRAM_Init>
		// Erreur à gérer
	}

	/* Enable FSMC NOR/SRAM Bank1 */
	__FSMC_NORSRAM_ENABLE(FSMC_Bank1, FSMC_NORSRAM_BANK1);
 80018ce:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80018d8:	f043 0301 	orr.w	r3, r3, #1
 80018dc:	6013      	str	r3, [r2, #0]
}
 80018de:	bf00      	nop
 80018e0:	3758      	adds	r7, #88	; 0x58
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	40023800 	.word	0x40023800

080018ec <STM32f4_Discovery_LCD_Init>:

/**
 * @brief  LCD Init.
 * @retval None
 */
void STM32f4_Discovery_LCD_Init(void) {
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b082      	sub	sp, #8
 80018f0:	af00      	add	r7, sp, #0
	unsigned long ulCount;

	/* Configure the LCD Control pins */
	LCD_CtrlLinesConfig();
 80018f2:	f7ff ff23 	bl	800173c <LCD_CtrlLinesConfig>

	/* Configure the FSMC Parallel interface */
	LCD_FSMCConfig();
 80018f6:	f7ff ffa3 	bl	8001840 <LCD_FSMCConfig>

	_delay_(5);
 80018fa:	2005      	movs	r0, #5
 80018fc:	f000 f954 	bl	8001ba8 <delay>

	/* Reset LCD */
	//GPIO_ResetBits(LCD_RST_PORT, LCD_RST_PIN);
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
 8001900:	2200      	movs	r2, #0
 8001902:	2108      	movs	r1, #8
 8001904:	4856      	ldr	r0, [pc, #344]	; (8001a60 <STM32f4_Discovery_LCD_Init+0x174>)
 8001906:	f007 fe99 	bl	800963c <HAL_GPIO_WritePin>
	_delay_(10);
 800190a:	200a      	movs	r0, #10
 800190c:	f000 f94c 	bl	8001ba8 <delay>
	//GPIO_SetBits(LCD_RST_PORT, LCD_RST_PIN);
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 8001910:	2201      	movs	r2, #1
 8001912:	2108      	movs	r1, #8
 8001914:	4852      	ldr	r0, [pc, #328]	; (8001a60 <STM32f4_Discovery_LCD_Init+0x174>)
 8001916:	f007 fe91 	bl	800963c <HAL_GPIO_WritePin>

	/*
	 SSD2119Init(void)
	 */
	/* Enter sleep mode (if we are not already there).*/
	LCD_WriteReg(SSD2119_SLEEP_MODE_1_REG, 0x0001);
 800191a:	2101      	movs	r1, #1
 800191c:	2010      	movs	r0, #16
 800191e:	f000 f8c5 	bl	8001aac <LCD_WriteReg>

	/* Set initial power parameters. */
	LCD_WriteReg(SSD2119_PWR_CTRL_5_REG, 0x00B2);
 8001922:	21b2      	movs	r1, #178	; 0xb2
 8001924:	201e      	movs	r0, #30
 8001926:	f000 f8c1 	bl	8001aac <LCD_WriteReg>
	LCD_WriteReg(SSD2119_VCOM_OTP_1_REG, 0x0006);
 800192a:	2106      	movs	r1, #6
 800192c:	2028      	movs	r0, #40	; 0x28
 800192e:	f000 f8bd 	bl	8001aac <LCD_WriteReg>

	/* Start the oscillator.*/
	LCD_WriteReg(SSD2119_OSC_START_REG, 0x0001);
 8001932:	2101      	movs	r1, #1
 8001934:	2000      	movs	r0, #0
 8001936:	f000 f8b9 	bl	8001aac <LCD_WriteReg>

	/* Set pixel format and basic display orientation (scanning direction).*/
	LCD_WriteReg(SSD2119_OUTPUT_CTRL_REG, 0x30EF);
 800193a:	f243 01ef 	movw	r1, #12527	; 0x30ef
 800193e:	2001      	movs	r0, #1
 8001940:	f000 f8b4 	bl	8001aac <LCD_WriteReg>
	LCD_WriteReg(SSD2119_LCD_DRIVE_AC_CTRL_REG, 0x0600);
 8001944:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8001948:	2002      	movs	r0, #2
 800194a:	f000 f8af 	bl	8001aac <LCD_WriteReg>

	/* Exit sleep mode.*/
	LCD_WriteReg(SSD2119_SLEEP_MODE_1_REG, 0x0000);
 800194e:	2100      	movs	r1, #0
 8001950:	2010      	movs	r0, #16
 8001952:	f000 f8ab 	bl	8001aac <LCD_WriteReg>
	_delay_(5);
 8001956:	2005      	movs	r0, #5
 8001958:	f000 f926 	bl	8001ba8 <delay>

	/* Configure pixel color format and MCU interface parameters.*/
	LCD_WriteReg(SSD2119_ENTRY_MODE_REG, ENTRY_MODE_DEFAULT);
 800195c:	f646 0130 	movw	r1, #26672	; 0x6830
 8001960:	2011      	movs	r0, #17
 8001962:	f000 f8a3 	bl	8001aac <LCD_WriteReg>

	/* Set analog parameters */
	LCD_WriteReg(SSD2119_SLEEP_MODE_2_REG, 0x0999);
 8001966:	f640 1199 	movw	r1, #2457	; 0x999
 800196a:	2012      	movs	r0, #18
 800196c:	f000 f89e 	bl	8001aac <LCD_WriteReg>
	LCD_WriteReg(SSD2119_ANALOG_SET_REG, 0x3800);
 8001970:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 8001974:	2026      	movs	r0, #38	; 0x26
 8001976:	f000 f899 	bl	8001aac <LCD_WriteReg>

	/* Enable the display */
	LCD_WriteReg(SSD2119_DISPLAY_CTRL_REG, 0x0033);
 800197a:	2133      	movs	r1, #51	; 0x33
 800197c:	2007      	movs	r0, #7
 800197e:	f000 f895 	bl	8001aac <LCD_WriteReg>

	/* Set VCIX2 voltage to 6.1V.*/
	LCD_WriteReg(SSD2119_PWR_CTRL_2_REG, 0x0005);
 8001982:	2105      	movs	r1, #5
 8001984:	200c      	movs	r0, #12
 8001986:	f000 f891 	bl	8001aac <LCD_WriteReg>

	/* Configure gamma correction.*/
	LCD_WriteReg(SSD2119_GAMMA_CTRL_1_REG, 0x0000);
 800198a:	2100      	movs	r1, #0
 800198c:	2030      	movs	r0, #48	; 0x30
 800198e:	f000 f88d 	bl	8001aac <LCD_WriteReg>
	LCD_WriteReg(SSD2119_GAMMA_CTRL_2_REG, 0x0303);
 8001992:	f240 3103 	movw	r1, #771	; 0x303
 8001996:	2031      	movs	r0, #49	; 0x31
 8001998:	f000 f888 	bl	8001aac <LCD_WriteReg>
	LCD_WriteReg(SSD2119_GAMMA_CTRL_3_REG, 0x0407);
 800199c:	f240 4107 	movw	r1, #1031	; 0x407
 80019a0:	2032      	movs	r0, #50	; 0x32
 80019a2:	f000 f883 	bl	8001aac <LCD_WriteReg>
	LCD_WriteReg(SSD2119_GAMMA_CTRL_4_REG, 0x0301);
 80019a6:	f240 3101 	movw	r1, #769	; 0x301
 80019aa:	2033      	movs	r0, #51	; 0x33
 80019ac:	f000 f87e 	bl	8001aac <LCD_WriteReg>
	LCD_WriteReg(SSD2119_GAMMA_CTRL_5_REG, 0x0301);
 80019b0:	f240 3101 	movw	r1, #769	; 0x301
 80019b4:	2034      	movs	r0, #52	; 0x34
 80019b6:	f000 f879 	bl	8001aac <LCD_WriteReg>
	LCD_WriteReg(SSD2119_GAMMA_CTRL_6_REG, 0x0403);
 80019ba:	f240 4103 	movw	r1, #1027	; 0x403
 80019be:	2035      	movs	r0, #53	; 0x35
 80019c0:	f000 f874 	bl	8001aac <LCD_WriteReg>
	LCD_WriteReg(SSD2119_GAMMA_CTRL_7_REG, 0x0707);
 80019c4:	f240 7107 	movw	r1, #1799	; 0x707
 80019c8:	2036      	movs	r0, #54	; 0x36
 80019ca:	f000 f86f 	bl	8001aac <LCD_WriteReg>
	LCD_WriteReg(SSD2119_GAMMA_CTRL_8_REG, 0x0400);
 80019ce:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80019d2:	2037      	movs	r0, #55	; 0x37
 80019d4:	f000 f86a 	bl	8001aac <LCD_WriteReg>
	LCD_WriteReg(SSD2119_GAMMA_CTRL_9_REG, 0x0a00);
 80019d8:	f44f 6120 	mov.w	r1, #2560	; 0xa00
 80019dc:	203a      	movs	r0, #58	; 0x3a
 80019de:	f000 f865 	bl	8001aac <LCD_WriteReg>
	LCD_WriteReg(SSD2119_GAMMA_CTRL_10_REG, 0x1000);
 80019e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019e6:	203b      	movs	r0, #59	; 0x3b
 80019e8:	f000 f860 	bl	8001aac <LCD_WriteReg>

	/* Configure Vlcd63 and VCOMl */
	LCD_WriteReg(SSD2119_PWR_CTRL_3_REG, 0x000A);
 80019ec:	210a      	movs	r1, #10
 80019ee:	200d      	movs	r0, #13
 80019f0:	f000 f85c 	bl	8001aac <LCD_WriteReg>
	LCD_WriteReg(SSD2119_PWR_CTRL_4_REG, 0x2E00);
 80019f4:	f44f 5138 	mov.w	r1, #11776	; 0x2e00
 80019f8:	200e      	movs	r0, #14
 80019fa:	f000 f857 	bl	8001aac <LCD_WriteReg>

	/* Set the display size and ensure that the GRAM window is set to allow
	 access to the full display buffer.*/
	LCD_WriteReg(SSD2119_V_RAM_POS_REG, (LCD_PIXEL_HEIGHT - 1) << 8);
 80019fe:	f44f 416f 	mov.w	r1, #61184	; 0xef00
 8001a02:	2044      	movs	r0, #68	; 0x44
 8001a04:	f000 f852 	bl	8001aac <LCD_WriteReg>
	LCD_WriteReg(SSD2119_H_RAM_START_REG, 0x0000);
 8001a08:	2100      	movs	r1, #0
 8001a0a:	2045      	movs	r0, #69	; 0x45
 8001a0c:	f000 f84e 	bl	8001aac <LCD_WriteReg>
	LCD_WriteReg(SSD2119_H_RAM_END_REG, LCD_PIXEL_WIDTH - 1);
 8001a10:	f240 113f 	movw	r1, #319	; 0x13f
 8001a14:	2046      	movs	r0, #70	; 0x46
 8001a16:	f000 f849 	bl	8001aac <LCD_WriteReg>

	LCD_WriteReg(SSD2119_X_RAM_ADDR_REG, 0x00);
 8001a1a:	2100      	movs	r1, #0
 8001a1c:	204e      	movs	r0, #78	; 0x4e
 8001a1e:	f000 f845 	bl	8001aac <LCD_WriteReg>
	LCD_WriteReg(SSD2119_Y_RAM_ADDR_REG, 0x00);
 8001a22:	2100      	movs	r1, #0
 8001a24:	204f      	movs	r0, #79	; 0x4f
 8001a26:	f000 f841 	bl	8001aac <LCD_WriteReg>

	/* clear the lcd  */
	LCD_WriteReg(SSD2119_RAM_DATA_REG, 0x0000);
 8001a2a:	2100      	movs	r1, #0
 8001a2c:	2022      	movs	r0, #34	; 0x22
 8001a2e:	f000 f83d 	bl	8001aac <LCD_WriteReg>
	for (ulCount = 0; ulCount < (LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT);
 8001a32:	2300      	movs	r3, #0
 8001a34:	607b      	str	r3, [r7, #4]
 8001a36:	e005      	b.n	8001a44 <STM32f4_Discovery_LCD_Init+0x158>
			ulCount++) {
		LCD_WriteRAM(0x0000);
 8001a38:	2000      	movs	r0, #0
 8001a3a:	f000 f859 	bl	8001af0 <LCD_WriteRAM>
			ulCount++) {
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	3301      	adds	r3, #1
 8001a42:	607b      	str	r3, [r7, #4]
	for (ulCount = 0; ulCount < (LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
 8001a4a:	d3f5      	bcc.n	8001a38 <STM32f4_Discovery_LCD_Init+0x14c>
	}
	LCD_SetFont(&LCD_DEFAULT_FONT);
 8001a4c:	4805      	ldr	r0, [pc, #20]	; (8001a64 <STM32f4_Discovery_LCD_Init+0x178>)
 8001a4e:	f7ff fa9b 	bl	8000f88 <LCD_SetFont>
	initialized = TRUE;
 8001a52:	4b05      	ldr	r3, [pc, #20]	; (8001a68 <STM32f4_Discovery_LCD_Init+0x17c>)
 8001a54:	2201      	movs	r2, #1
 8001a56:	601a      	str	r2, [r3, #0]
}
 8001a58:	bf00      	nop
 8001a5a:	3708      	adds	r7, #8
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	40020c00 	.word	0x40020c00
 8001a64:	20000000 	.word	0x20000000
 8001a68:	200098d8 	.word	0x200098d8

08001a6c <LCD_is_initialized>:

bool_e LCD_is_initialized(void) {
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0
	return initialized;
 8001a70:	4b02      	ldr	r3, [pc, #8]	; (8001a7c <LCD_is_initialized+0x10>)
 8001a72:	681b      	ldr	r3, [r3, #0]
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bc80      	pop	{r7}
 8001a7a:	4770      	bx	lr
 8001a7c:	200098d8 	.word	0x200098d8

08001a80 <LCD_SetCursor>:
 * @brief  Sets the cursor position.
 * @param  Xpos: specifies the X position.
 * @param  Ypos: specifies the Y position. 
 * @retval None
 */
void LCD_SetCursor(uint16_t Xpos, uint16_t Ypos) {
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b082      	sub	sp, #8
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	4603      	mov	r3, r0
 8001a88:	460a      	mov	r2, r1
 8001a8a:	80fb      	strh	r3, [r7, #6]
 8001a8c:	4613      	mov	r3, r2
 8001a8e:	80bb      	strh	r3, [r7, #4]
	/* Set the X address of the display cursor.*/
	LCD_WriteReg(SSD2119_X_RAM_ADDR_REG, Xpos);
 8001a90:	88fb      	ldrh	r3, [r7, #6]
 8001a92:	4619      	mov	r1, r3
 8001a94:	204e      	movs	r0, #78	; 0x4e
 8001a96:	f000 f809 	bl	8001aac <LCD_WriteReg>

	/* Set the Y address of the display cursor.*/
	LCD_WriteReg(SSD2119_Y_RAM_ADDR_REG, Ypos);
 8001a9a:	88bb      	ldrh	r3, [r7, #4]
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	204f      	movs	r0, #79	; 0x4f
 8001aa0:	f000 f804 	bl	8001aac <LCD_WriteReg>
}
 8001aa4:	bf00      	nop
 8001aa6:	3708      	adds	r7, #8
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}

08001aac <LCD_WriteReg>:
 * @brief  Writes to the selected LCD register.
 * @param  LCD_Reg: address of the selected register.
 * @param  LCD_RegValue: value to write to the selected register.
 * @retval None
 */
void LCD_WriteReg(uint8_t LCD_Reg, uint16_t LCD_RegValue) {
 8001aac:	b480      	push	{r7}
 8001aae:	b083      	sub	sp, #12
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	460a      	mov	r2, r1
 8001ab6:	71fb      	strb	r3, [r7, #7]
 8001ab8:	4613      	mov	r3, r2
 8001aba:	80bb      	strh	r3, [r7, #4]
	/* Write 16-bit Index, then Write Reg */
	LCD_CMD = LCD_Reg;
 8001abc:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8001ac0:	79fa      	ldrb	r2, [r7, #7]
 8001ac2:	b292      	uxth	r2, r2
 8001ac4:	801a      	strh	r2, [r3, #0]
	/* Write 16-bit Reg */
	LCD_Data = LCD_RegValue;
 8001ac6:	4a04      	ldr	r2, [pc, #16]	; (8001ad8 <LCD_WriteReg+0x2c>)
 8001ac8:	88bb      	ldrh	r3, [r7, #4]
 8001aca:	8013      	strh	r3, [r2, #0]
}
 8001acc:	bf00      	nop
 8001ace:	370c      	adds	r7, #12
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bc80      	pop	{r7}
 8001ad4:	4770      	bx	lr
 8001ad6:	bf00      	nop
 8001ad8:	60100000 	.word	0x60100000

08001adc <LCD_WriteRAM_Prepare>:
/**
 * @brief  Prepare to write to the LCD RAM.
 * @param  None
 * @retval None
 */
void LCD_WriteRAM_Prepare(void) {
 8001adc:	b480      	push	{r7}
 8001ade:	af00      	add	r7, sp, #0
	LCD_CMD = SSD2119_RAM_DATA_REG;
 8001ae0:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8001ae4:	2222      	movs	r2, #34	; 0x22
 8001ae6:	801a      	strh	r2, [r3, #0]
}
 8001ae8:	bf00      	nop
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bc80      	pop	{r7}
 8001aee:	4770      	bx	lr

08001af0 <LCD_WriteRAM>:
/**
 * @brief  Writes to the LCD RAM.
 * @param  RGB_Code: the pixel color in RGB mode (5-6-5).
 * @retval None
 */
void LCD_WriteRAM(uint16_t RGB_Code) {
 8001af0:	b480      	push	{r7}
 8001af2:	b083      	sub	sp, #12
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	4603      	mov	r3, r0
 8001af8:	80fb      	strh	r3, [r7, #6]
	/* Write 16-bit GRAM Reg */
	LCD_Data = RGB_Code;
 8001afa:	4a04      	ldr	r2, [pc, #16]	; (8001b0c <LCD_WriteRAM+0x1c>)
 8001afc:	88fb      	ldrh	r3, [r7, #6]
 8001afe:	8013      	strh	r3, [r2, #0]
}
 8001b00:	bf00      	nop
 8001b02:	370c      	adds	r7, #12
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bc80      	pop	{r7}
 8001b08:	4770      	bx	lr
 8001b0a:	bf00      	nop
 8001b0c:	60100000 	.word	0x60100000

08001b10 <LCD_SetDisplayWindow>:
 * @param  Height: display window width.
 * @param  Width: display window Height.
 * @retval None
 */
void LCD_SetDisplayWindow(uint16_t Xpos, uint16_t Ypos, uint16_t width,
		uint16_t Height) {
 8001b10:	b590      	push	{r4, r7, lr}
 8001b12:	b085      	sub	sp, #20
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	4604      	mov	r4, r0
 8001b18:	4608      	mov	r0, r1
 8001b1a:	4611      	mov	r1, r2
 8001b1c:	461a      	mov	r2, r3
 8001b1e:	4623      	mov	r3, r4
 8001b20:	80fb      	strh	r3, [r7, #6]
 8001b22:	4603      	mov	r3, r0
 8001b24:	80bb      	strh	r3, [r7, #4]
 8001b26:	460b      	mov	r3, r1
 8001b28:	807b      	strh	r3, [r7, #2]
 8001b2a:	4613      	mov	r3, r2
 8001b2c:	803b      	strh	r3, [r7, #0]
	uint32_t value = 0;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	60fb      	str	r3, [r7, #12]

	LCD_WriteReg(SSD2119_H_RAM_START_REG, Xpos);
 8001b32:	88fb      	ldrh	r3, [r7, #6]
 8001b34:	4619      	mov	r1, r3
 8001b36:	2045      	movs	r0, #69	; 0x45
 8001b38:	f7ff ffb8 	bl	8001aac <LCD_WriteReg>

	if ((Xpos + width) >= LCD_PIXEL_WIDTH) {
 8001b3c:	88fa      	ldrh	r2, [r7, #6]
 8001b3e:	887b      	ldrh	r3, [r7, #2]
 8001b40:	4413      	add	r3, r2
 8001b42:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8001b46:	db05      	blt.n	8001b54 <LCD_SetDisplayWindow+0x44>
		LCD_WriteReg(SSD2119_H_RAM_END_REG, LCD_PIXEL_WIDTH - 1);
 8001b48:	f240 113f 	movw	r1, #319	; 0x13f
 8001b4c:	2046      	movs	r0, #70	; 0x46
 8001b4e:	f7ff ffad 	bl	8001aac <LCD_WriteReg>
 8001b52:	e007      	b.n	8001b64 <LCD_SetDisplayWindow+0x54>
	} else {
		LCD_WriteReg(SSD2119_H_RAM_END_REG, Xpos + width);
 8001b54:	88fa      	ldrh	r2, [r7, #6]
 8001b56:	887b      	ldrh	r3, [r7, #2]
 8001b58:	4413      	add	r3, r2
 8001b5a:	b29b      	uxth	r3, r3
 8001b5c:	4619      	mov	r1, r3
 8001b5e:	2046      	movs	r0, #70	; 0x46
 8001b60:	f7ff ffa4 	bl	8001aac <LCD_WriteReg>
	}

	if ((Ypos + Height) >= LCD_PIXEL_HEIGHT) {
 8001b64:	88ba      	ldrh	r2, [r7, #4]
 8001b66:	883b      	ldrh	r3, [r7, #0]
 8001b68:	4413      	add	r3, r2
 8001b6a:	2bef      	cmp	r3, #239	; 0xef
 8001b6c:	dd03      	ble.n	8001b76 <LCD_SetDisplayWindow+0x66>
		value = (LCD_PIXEL_HEIGHT - 1) << 8;
 8001b6e:	f44f 436f 	mov.w	r3, #61184	; 0xef00
 8001b72:	60fb      	str	r3, [r7, #12]
 8001b74:	e004      	b.n	8001b80 <LCD_SetDisplayWindow+0x70>
	} else {
		value = (Ypos + Height) << 8;
 8001b76:	88ba      	ldrh	r2, [r7, #4]
 8001b78:	883b      	ldrh	r3, [r7, #0]
 8001b7a:	4413      	add	r3, r2
 8001b7c:	021b      	lsls	r3, r3, #8
 8001b7e:	60fb      	str	r3, [r7, #12]
	}
	value |= Xpos;
 8001b80:	88fb      	ldrh	r3, [r7, #6]
 8001b82:	68fa      	ldr	r2, [r7, #12]
 8001b84:	4313      	orrs	r3, r2
 8001b86:	60fb      	str	r3, [r7, #12]
	LCD_WriteReg(SSD2119_V_RAM_POS_REG, value);
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	b29b      	uxth	r3, r3
 8001b8c:	4619      	mov	r1, r3
 8001b8e:	2044      	movs	r0, #68	; 0x44
 8001b90:	f7ff ff8c 	bl	8001aac <LCD_WriteReg>
	LCD_SetCursor(Xpos, Ypos);
 8001b94:	88ba      	ldrh	r2, [r7, #4]
 8001b96:	88fb      	ldrh	r3, [r7, #6]
 8001b98:	4611      	mov	r1, r2
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f7ff ff70 	bl	8001a80 <LCD_SetCursor>
}
 8001ba0:	bf00      	nop
 8001ba2:	3714      	adds	r7, #20
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd90      	pop	{r4, r7, pc}

08001ba8 <delay>:
/**
 * @brief  Inserts a delay time.
 * @param  nCount: specifies the delay time length.
 * @retval None
 */
static void delay(__IO uint32_t nCount) {
 8001ba8:	b480      	push	{r7}
 8001baa:	b085      	sub	sp, #20
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
	__IO uint32_t index = 0;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	60fb      	str	r3, [r7, #12]
	for (index = (10000 * nCount); index != 0; index--) {
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	f242 7210 	movw	r2, #10000	; 0x2710
 8001bba:	fb02 f303 	mul.w	r3, r2, r3
 8001bbe:	60fb      	str	r3, [r7, #12]
 8001bc0:	e002      	b.n	8001bc8 <delay+0x20>
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	3b01      	subs	r3, #1
 8001bc6:	60fb      	str	r3, [r7, #12]
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d1f9      	bne.n	8001bc2 <delay+0x1a>
	}
}
 8001bce:	bf00      	nop
 8001bd0:	bf00      	nop
 8001bd2:	3714      	adds	r7, #20
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bc80      	pop	{r7}
 8001bd8:	4770      	bx	lr
	...

08001bdc <SYS_init>:

/*
 * @func SYS_init(void)
 * @brief	initialise les horloges du microcontroleur selon les fréquences indiquées en macro.
 */
void SYS_init(void) {
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b094      	sub	sp, #80	; 0x50
 8001be0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStructure;
	RCC_ClkInitTypeDef RCC_ClkInitStructure;

	__HAL_RCC_PWR_CLK_ENABLE();
 8001be2:	4b38      	ldr	r3, [pc, #224]	; (8001cc4 <SYS_init+0xe8>)
 8001be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001be6:	4a37      	ldr	r2, [pc, #220]	; (8001cc4 <SYS_init+0xe8>)
 8001be8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bec:	6413      	str	r3, [r2, #64]	; 0x40
 8001bee:	4b35      	ldr	r3, [pc, #212]	; (8001cc4 <SYS_init+0xe8>)
 8001bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bf2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bf6:	60bb      	str	r3, [r7, #8]
 8001bf8:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001bfa:	4b33      	ldr	r3, [pc, #204]	; (8001cc8 <SYS_init+0xec>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	4a32      	ldr	r2, [pc, #200]	; (8001cc8 <SYS_init+0xec>)
 8001c00:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c04:	6013      	str	r3, [r2, #0]
 8001c06:	4b30      	ldr	r3, [pc, #192]	; (8001cc8 <SYS_init+0xec>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c0e:	607b      	str	r3, [r7, #4]
 8001c10:	687b      	ldr	r3, [r7, #4]

	HAL_RCC_DeInit();
 8001c12:	f008 f873 	bl	8009cfc <HAL_RCC_DeInit>

	/* Oscillateur externe */
	//ErrorStatus HSEStartUpStatus;
	//RCC_HSEConfig(RCC_HSE_ON);
	//HSEStartUpStatus = RCC_WaitForHSEStartUp();
	RCC_OscInitStructure.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c16:	2301      	movs	r3, #1
 8001c18:	623b      	str	r3, [r7, #32]
	RCC_OscInitStructure.HSEState = RCC_HSE_ON;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	627b      	str	r3, [r7, #36]	; 0x24

	RCC_OscInitStructure.PLL.PLLState = RCC_PLL_ON;
 8001c1e:	2302      	movs	r3, #2
 8001c20:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStructure.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c22:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001c26:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStructure.PLL.PLLM = PLLM1;
 8001c28:	2308      	movs	r3, #8
 8001c2a:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStructure.PLL.PLLN = PLLN1;
 8001c2c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001c30:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStructure.PLL.PLLP = PLLP1;
 8001c32:	2302      	movs	r3, #2
 8001c34:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStructure.PLL.PLLQ = PLLQ1;
 8001c36:	2307      	movs	r3, #7
 8001c38:	64fb      	str	r3, [r7, #76]	; 0x4c

	if (HAL_RCC_OscConfig(&RCC_OscInitStructure) != HAL_OK) {
 8001c3a:	f107 0320 	add.w	r3, r7, #32
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f008 f8a6 	bl	8009d90 <HAL_RCC_OscConfig>
		// Erreur à gérer
	}

	//Voir page 60 du manuel de reference
	//FLASH_SetLatency(FLASH_WAIT_CYCLES);
	__HAL_FLASH_SET_LATENCY(FLASH_WAIT_CYCLES);
 8001c44:	4b21      	ldr	r3, [pc, #132]	; (8001ccc <SYS_init+0xf0>)
 8001c46:	2205      	movs	r2, #5
 8001c48:	701a      	strb	r2, [r3, #0]

	//Défini la clock HSE pour avoir des valeurs correcte pour RCC_GetClocksFreq()
	RCC_SetHSEFreq(CPU_EXTERNAL_CLOCK_HZ);
 8001c4a:	4821      	ldr	r0, [pc, #132]	; (8001cd0 <SYS_init+0xf4>)
 8001c4c:	f008 f892 	bl	8009d74 <RCC_SetHSEFreq>
	/* PCLK1 = HCLK/2, PCLK2 = HCLK | HCLK = SYSCLK */
	//Pour savoir si les valeurs sont correctes, veuillez changer HCLK_CHOOSEN_DIV, PCLK1_CHOOSEN_DIV et PCLK2_CHOOSEN_DIV. Une erreur de précompilation indiquera s'il y a un problème
	//RCC_HCLKConfig(RCC_SYSCLK_Div1);
	//RCC_PCLK1Config(RCC_HCLK_Div4);
	//RCC_PCLK2Config(RCC_HCLK_Div2);
	RCC_ClkInitStructure.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1
 8001c50:	230f      	movs	r3, #15
 8001c52:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_SYSCLK;
	RCC_ClkInitStructure.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c54:	2300      	movs	r3, #0
 8001c56:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStructure.APB1CLKDivider = RCC_HCLK_DIV4;
 8001c58:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001c5c:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStructure.APB2CLKDivider = RCC_HCLK_DIV2;
 8001c5e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c62:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStructure.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c64:	2302      	movs	r3, #2
 8001c66:	613b      	str	r3, [r7, #16]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStructure, FLASH_WAIT_CYCLES)
 8001c68:	f107 030c 	add.w	r3, r7, #12
 8001c6c:	2105      	movs	r1, #5
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f008 fae8 	bl	800a244 <HAL_RCC_ClockConfig>
	//while (RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET){}
	/* Select PLL as system clock source */
	//RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
	//while (RCC_GetSYSCLKSource() != 0x08){}

	SystemCoreClockUpdate();
 8001c74:	f009 ff84 	bl	800bb80 <SystemCoreClockUpdate>

	//Pas de subpriority sur les interruptions
	//NVIC_PriorityGroupConfig(NVIC_PriorityGroup_4);
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c78:	2003      	movs	r0, #3
 8001c7a:	f002 fe9b 	bl	80049b4 <HAL_NVIC_SetPriorityGrouping>

	//Activation de l'exception Division par 0
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;	//
 8001c7e:	4b15      	ldr	r3, [pc, #84]	; (8001cd4 <SYS_init+0xf8>)
 8001c80:	695b      	ldr	r3, [r3, #20]
 8001c82:	4a14      	ldr	r2, [pc, #80]	; (8001cd4 <SYS_init+0xf8>)
 8001c84:	f043 0310 	orr.w	r3, r3, #16
 8001c88:	6153      	str	r3, [r2, #20]

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0);
 8001c8a:	4b13      	ldr	r3, [pc, #76]	; (8001cd8 <SYS_init+0xfc>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	6898      	ldr	r0, [r3, #8]
 8001c90:	2300      	movs	r3, #0
 8001c92:	2202      	movs	r2, #2
 8001c94:	2100      	movs	r1, #0
 8001c96:	f00a fccb 	bl	800c630 <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0);
 8001c9a:	4b0f      	ldr	r3, [pc, #60]	; (8001cd8 <SYS_init+0xfc>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	68d8      	ldr	r0, [r3, #12]
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	2202      	movs	r2, #2
 8001ca4:	2100      	movs	r1, #0
 8001ca6:	f00a fcc3 	bl	800c630 <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0);
 8001caa:	4b0b      	ldr	r3, [pc, #44]	; (8001cd8 <SYS_init+0xfc>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	6858      	ldr	r0, [r3, #4]
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	2202      	movs	r2, #2
 8001cb4:	2100      	movs	r1, #0
 8001cb6:	f00a fcbb 	bl	800c630 <setvbuf>
}
 8001cba:	bf00      	nop
 8001cbc:	3750      	adds	r7, #80	; 0x50
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	40023800 	.word	0x40023800
 8001cc8:	40007000 	.word	0x40007000
 8001ccc:	40023c00 	.word	0x40023c00
 8001cd0:	007a1200 	.word	0x007a1200
 8001cd4:	e000ed00 	.word	0xe000ed00
 8001cd8:	200000cc 	.word	0x200000cc

08001cdc <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status) {
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b082      	sub	sp, #8
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 8001ce4:	2204      	movs	r2, #4
 8001ce6:	4902      	ldr	r1, [pc, #8]	; (8001cf0 <_exit+0x14>)
 8001ce8:	2001      	movs	r0, #1
 8001cea:	f000 f915 	bl	8001f18 <_write>
	while (1) {
 8001cee:	e7fe      	b.n	8001cee <_exit+0x12>
 8001cf0:	0800fe9c 	.word	0x0800fe9c

08001cf4 <_close>:
		;
	}
}

__attribute__((weak))
int _close(int file) {
 8001cf4:	b480      	push	{r7}
 8001cf6:	b083      	sub	sp, #12
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
	return -1;
 8001cfc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d00:	4618      	mov	r0, r3
 8001d02:	370c      	adds	r7, #12
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bc80      	pop	{r7}
 8001d08:	4770      	bx	lr

08001d0a <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file, struct stat *st) {
 8001d0a:	b480      	push	{r7}
 8001d0c:	b083      	sub	sp, #12
 8001d0e:	af00      	add	r7, sp, #0
 8001d10:	6078      	str	r0, [r7, #4]
 8001d12:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d1a:	605a      	str	r2, [r3, #4]
	return 0;
 8001d1c:	2300      	movs	r3, #0
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	370c      	adds	r7, #12
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bc80      	pop	{r7}
 8001d26:	4770      	bx	lr

08001d28 <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
	return 1;
 8001d2c:	2301      	movs	r3, #1
}
 8001d2e:	4618      	mov	r0, r3
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bc80      	pop	{r7}
 8001d34:	4770      	bx	lr

08001d36 <_isatty>:
/*
 isatty
 Query whether output stream is a terminal. For consistency with the other minimal implementations,
 */
__attribute__((weak))
int _isatty(int file) {
 8001d36:	b580      	push	{r7, lr}
 8001d38:	b082      	sub	sp, #8
 8001d3a:	af00      	add	r7, sp, #0
 8001d3c:	6078      	str	r0, [r7, #4]
 8001d3e:	687b      	ldr	r3, [r7, #4]
	switch (file) {
 8001d40:	2b02      	cmp	r3, #2
 8001d42:	d801      	bhi.n	8001d48 <_isatty+0x12>
	case STDOUT_FILENO:
	case STDERR_FILENO:
	case STDIN_FILENO:
		return 1;
 8001d44:	2301      	movs	r3, #1
 8001d46:	e005      	b.n	8001d54 <_isatty+0x1e>
	default:
		//errno = ENOTTY;
		errno = EBADF;
 8001d48:	f009 ffde 	bl	800bd08 <__errno>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	2209      	movs	r2, #9
 8001d50:	601a      	str	r2, [r3, #0]
		return 0;
 8001d52:	2300      	movs	r3, #0
	}
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	3708      	adds	r7, #8
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}

08001d5c <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid, int sig) {
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b082      	sub	sp, #8
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
 8001d64:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001d66:	f009 ffcf 	bl	800bd08 <__errno>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	2216      	movs	r2, #22
 8001d6e:	601a      	str	r2, [r3, #0]
	return (-1);
 8001d70:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d74:	4618      	mov	r0, r3
 8001d76:	3708      	adds	r7, #8
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}

08001d7c <_lseek>:
/*
 lseek
 Set position in a file. Minimal implementation:
 */
__attribute__((weak))
int _lseek(int file, int ptr, int dir) {
 8001d7c:	b480      	push	{r7}
 8001d7e:	b085      	sub	sp, #20
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	60f8      	str	r0, [r7, #12]
 8001d84:	60b9      	str	r1, [r7, #8]
 8001d86:	607a      	str	r2, [r7, #4]
	return 0;
 8001d88:	2300      	movs	r3, #0
}
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	3714      	adds	r7, #20
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bc80      	pop	{r7}
 8001d92:	4770      	bx	lr

08001d94 <_sbrk>:
 sbrk
 Increase program data space.
 Malloc and related functions depend on this
 */
__attribute__((weak))
 caddr_t _sbrk(int incr) {
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b084      	sub	sp, #16
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
	static int *heap_current = 0;
	static int *heap_end_address = 0;

	int *prev_heap_end;

	if (heap_current == 0)
 8001d9c:	4b19      	ldr	r3, [pc, #100]	; (8001e04 <_sbrk+0x70>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d102      	bne.n	8001daa <_sbrk+0x16>
		heap_current = &heap_start;
 8001da4:	4b17      	ldr	r3, [pc, #92]	; (8001e04 <_sbrk+0x70>)
 8001da6:	4a18      	ldr	r2, [pc, #96]	; (8001e08 <_sbrk+0x74>)
 8001da8:	601a      	str	r2, [r3, #0]

	if (heap_end_address == 0)
 8001daa:	4b18      	ldr	r3, [pc, #96]	; (8001e0c <_sbrk+0x78>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d102      	bne.n	8001db8 <_sbrk+0x24>
		heap_end_address = &heap_end;
 8001db2:	4b16      	ldr	r3, [pc, #88]	; (8001e0c <_sbrk+0x78>)
 8001db4:	4a16      	ldr	r2, [pc, #88]	; (8001e10 <_sbrk+0x7c>)
 8001db6:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_current;
 8001db8:	4b12      	ldr	r3, [pc, #72]	; (8001e04 <_sbrk+0x70>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	60fb      	str	r3, [r7, #12]

	//char * stack = (char*) __get_MSP();

	if (heap_current + incr > heap_end_address) {
 8001dbe:	4b11      	ldr	r3, [pc, #68]	; (8001e04 <_sbrk+0x70>)
 8001dc0:	681a      	ldr	r2, [r3, #0]
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	009b      	lsls	r3, r3, #2
 8001dc6:	441a      	add	r2, r3
 8001dc8:	4b10      	ldr	r3, [pc, #64]	; (8001e0c <_sbrk+0x78>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	429a      	cmp	r2, r3
 8001dce:	d90c      	bls.n	8001dea <_sbrk+0x56>
		_write(STDERR_FILENO, "Heap overflow\n", 25);
 8001dd0:	2219      	movs	r2, #25
 8001dd2:	4910      	ldr	r1, [pc, #64]	; (8001e14 <_sbrk+0x80>)
 8001dd4:	2002      	movs	r0, #2
 8001dd6:	f000 f89f 	bl	8001f18 <_write>
		errno = ENOMEM;
 8001dda:	f009 ff95 	bl	800bd08 <__errno>
 8001dde:	4603      	mov	r3, r0
 8001de0:	220c      	movs	r2, #12
 8001de2:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001de4:	f04f 33ff 	mov.w	r3, #4294967295
 8001de8:	e007      	b.n	8001dfa <_sbrk+0x66>
	}

	heap_current += incr;
 8001dea:	4b06      	ldr	r3, [pc, #24]	; (8001e04 <_sbrk+0x70>)
 8001dec:	681a      	ldr	r2, [r3, #0]
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	009b      	lsls	r3, r3, #2
 8001df2:	4413      	add	r3, r2
 8001df4:	4a03      	ldr	r2, [pc, #12]	; (8001e04 <_sbrk+0x70>)
 8001df6:	6013      	str	r3, [r2, #0]
	return (caddr_t) prev_heap_end;
 8001df8:	68fb      	ldr	r3, [r7, #12]
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	3710      	adds	r7, #16
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	200098e4 	.word	0x200098e4
 8001e08:	20009e2c 	.word	0x20009e2c
 8001e0c:	200098ec 	.word	0x200098ec
 8001e10:	2000de2c 	.word	0x2000de2c
 8001e14:	0800fea4 	.word	0x0800fea4

08001e18 <_sbrk_r>:

void* _sbrk_r(struct _reent *ptr, ptrdiff_t incr) {
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b084      	sub	sp, #16
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
 8001e20:	6039      	str	r1, [r7, #0]
	char *ret;

	errno = 0;
 8001e22:	f009 ff71 	bl	800bd08 <__errno>
 8001e26:	4603      	mov	r3, r0
 8001e28:	2200      	movs	r2, #0
 8001e2a:	601a      	str	r2, [r3, #0]
	if ((ret = (char*) (_sbrk(incr))) == (void*) -1 && errno != 0)
 8001e2c:	6838      	ldr	r0, [r7, #0]
 8001e2e:	f7ff ffb1 	bl	8001d94 <_sbrk>
 8001e32:	60f8      	str	r0, [r7, #12]
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e3a:	d10b      	bne.n	8001e54 <_sbrk_r+0x3c>
 8001e3c:	f009 ff64 	bl	800bd08 <__errno>
 8001e40:	4603      	mov	r3, r0
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d005      	beq.n	8001e54 <_sbrk_r+0x3c>
		ptr->_errno = errno;
 8001e48:	f009 ff5e 	bl	800bd08 <__errno>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	681a      	ldr	r2, [r3, #0]
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	601a      	str	r2, [r3, #0]
	return ret;
 8001e54:	68fb      	ldr	r3, [r7, #12]
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	3710      	adds	r7, #16
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}
	...

08001e60 <SYS_set_std_usart>:

 return (caddr_t) prev_heap;
 }
 */

void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err) {
 8001e60:	b480      	push	{r7}
 8001e62:	b083      	sub	sp, #12
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	4603      	mov	r3, r0
 8001e68:	71fb      	strb	r3, [r7, #7]
 8001e6a:	460b      	mov	r3, r1
 8001e6c:	71bb      	strb	r3, [r7, #6]
 8001e6e:	4613      	mov	r3, r2
 8001e70:	717b      	strb	r3, [r7, #5]
	stdin_usart = in;
 8001e72:	4a07      	ldr	r2, [pc, #28]	; (8001e90 <SYS_set_std_usart+0x30>)
 8001e74:	79fb      	ldrb	r3, [r7, #7]
 8001e76:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 8001e78:	4a06      	ldr	r2, [pc, #24]	; (8001e94 <SYS_set_std_usart+0x34>)
 8001e7a:	79bb      	ldrb	r3, [r7, #6]
 8001e7c:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 8001e7e:	4a06      	ldr	r2, [pc, #24]	; (8001e98 <SYS_set_std_usart+0x38>)
 8001e80:	797b      	ldrb	r3, [r7, #5]
 8001e82:	7013      	strb	r3, [r2, #0]
}
 8001e84:	bf00      	nop
 8001e86:	370c      	adds	r7, #12
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bc80      	pop	{r7}
 8001e8c:	4770      	bx	lr
 8001e8e:	bf00      	nop
 8001e90:	200098de 	.word	0x200098de
 8001e94:	200098dc 	.word	0x200098dc
 8001e98:	200098dd 	.word	0x200098dd

08001e9c <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b088      	sub	sp, #32
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	60f8      	str	r0, [r7, #12]
 8001ea4:	60b9      	str	r1, [r7, #8]
 8001ea6:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	61bb      	str	r3, [r7, #24]
	switch (file) {
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d122      	bne.n	8001ef8 <_read+0x5c>
	case STDIN_FILENO:
		for (n = 0; n < len; n++) {
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	61fb      	str	r3, [r7, #28]
 8001eb6:	e01a      	b.n	8001eee <_read+0x52>
			/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
			 char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
			char c;
			while (!UART_data_ready(stdin_usart))
 8001eb8:	bf00      	nop
 8001eba:	4b16      	ldr	r3, [pc, #88]	; (8001f14 <_read+0x78>)
 8001ebc:	781b      	ldrb	r3, [r3, #0]
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f000 fc76 	bl	80027b0 <UART_data_ready>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d0f7      	beq.n	8001eba <_read+0x1e>
				;	//Blocant.
			c = UART_get_next_byte(stdin_usart);
 8001eca:	4b12      	ldr	r3, [pc, #72]	; (8001f14 <_read+0x78>)
 8001ecc:	781b      	ldrb	r3, [r3, #0]
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f000 fc8c 	bl	80027ec <UART_get_next_byte>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	75fb      	strb	r3, [r7, #23]
			*ptr++ = c;
 8001ed8:	68bb      	ldr	r3, [r7, #8]
 8001eda:	1c5a      	adds	r2, r3, #1
 8001edc:	60ba      	str	r2, [r7, #8]
 8001ede:	7dfa      	ldrb	r2, [r7, #23]
 8001ee0:	701a      	strb	r2, [r3, #0]
			num++;
 8001ee2:	69bb      	ldr	r3, [r7, #24]
 8001ee4:	3301      	adds	r3, #1
 8001ee6:	61bb      	str	r3, [r7, #24]
		for (n = 0; n < len; n++) {
 8001ee8:	69fb      	ldr	r3, [r7, #28]
 8001eea:	3301      	adds	r3, #1
 8001eec:	61fb      	str	r3, [r7, #28]
 8001eee:	69fa      	ldr	r2, [r7, #28]
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	429a      	cmp	r2, r3
 8001ef4:	dbe0      	blt.n	8001eb8 <_read+0x1c>
		}
		break;
 8001ef6:	e007      	b.n	8001f08 <_read+0x6c>
	default:
		errno = EBADF;
 8001ef8:	f009 ff06 	bl	800bd08 <__errno>
 8001efc:	4603      	mov	r3, r0
 8001efe:	2209      	movs	r2, #9
 8001f00:	601a      	str	r2, [r3, #0]
		return -1;
 8001f02:	f04f 33ff 	mov.w	r3, #4294967295
 8001f06:	e000      	b.n	8001f0a <_read+0x6e>
	}
	return num;
 8001f08:	69bb      	ldr	r3, [r7, #24]
}
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	3720      	adds	r7, #32
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	200098de 	.word	0x200098de

08001f18 <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b086      	sub	sp, #24
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	60f8      	str	r0, [r7, #12]
 8001f20:	60b9      	str	r1, [r7, #8]
 8001f22:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	2b01      	cmp	r3, #1
 8001f28:	d003      	beq.n	8001f32 <_write+0x1a>
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	2b02      	cmp	r3, #2
 8001f2e:	d014      	beq.n	8001f5a <_write+0x42>
 8001f30:	e027      	b.n	8001f82 <_write+0x6a>
	case STDOUT_FILENO: /*stdout*/
		for (n = 0; n < len; n++) {
 8001f32:	2300      	movs	r3, #0
 8001f34:	617b      	str	r3, [r7, #20]
 8001f36:	e00b      	b.n	8001f50 <_write+0x38>
			//while ((stdout_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
			//stdout_usart->DR = (*ptr++ & (uint16_t)0x01FF);
			UART_putc(stdout_usart, *ptr++);
 8001f38:	4b18      	ldr	r3, [pc, #96]	; (8001f9c <_write+0x84>)
 8001f3a:	7818      	ldrb	r0, [r3, #0]
 8001f3c:	68bb      	ldr	r3, [r7, #8]
 8001f3e:	1c5a      	adds	r2, r3, #1
 8001f40:	60ba      	str	r2, [r7, #8]
 8001f42:	781b      	ldrb	r3, [r3, #0]
 8001f44:	4619      	mov	r1, r3
 8001f46:	f000 fcaf 	bl	80028a8 <UART_putc>
		for (n = 0; n < len; n++) {
 8001f4a:	697b      	ldr	r3, [r7, #20]
 8001f4c:	3301      	adds	r3, #1
 8001f4e:	617b      	str	r3, [r7, #20]
 8001f50:	697a      	ldr	r2, [r7, #20]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	429a      	cmp	r2, r3
 8001f56:	dbef      	blt.n	8001f38 <_write+0x20>
		}
		break;
 8001f58:	e01b      	b.n	8001f92 <_write+0x7a>
	case STDERR_FILENO: /* stderr */
		for (n = 0; n < len; n++) {
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	617b      	str	r3, [r7, #20]
 8001f5e:	e00b      	b.n	8001f78 <_write+0x60>
			//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
			//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
			UART_putc(stderr_usart, *ptr++);
 8001f60:	4b0f      	ldr	r3, [pc, #60]	; (8001fa0 <_write+0x88>)
 8001f62:	7818      	ldrb	r0, [r3, #0]
 8001f64:	68bb      	ldr	r3, [r7, #8]
 8001f66:	1c5a      	adds	r2, r3, #1
 8001f68:	60ba      	str	r2, [r7, #8]
 8001f6a:	781b      	ldrb	r3, [r3, #0]
 8001f6c:	4619      	mov	r1, r3
 8001f6e:	f000 fc9b 	bl	80028a8 <UART_putc>
		for (n = 0; n < len; n++) {
 8001f72:	697b      	ldr	r3, [r7, #20]
 8001f74:	3301      	adds	r3, #1
 8001f76:	617b      	str	r3, [r7, #20]
 8001f78:	697a      	ldr	r2, [r7, #20]
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	429a      	cmp	r2, r3
 8001f7e:	dbef      	blt.n	8001f60 <_write+0x48>
		}
		break;
 8001f80:	e007      	b.n	8001f92 <_write+0x7a>
	default:
		errno = EBADF;
 8001f82:	f009 fec1 	bl	800bd08 <__errno>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2209      	movs	r2, #9
 8001f8a:	601a      	str	r2, [r3, #0]
		return -1;
 8001f8c:	f04f 33ff 	mov.w	r3, #4294967295
 8001f90:	e000      	b.n	8001f94 <_write+0x7c>
	}
	return len;
 8001f92:	687b      	ldr	r3, [r7, #4]
}
 8001f94:	4618      	mov	r0, r3
 8001f96:	3718      	adds	r7, #24
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}
 8001f9c:	200098dc 	.word	0x200098dc
 8001fa0:	200098dd 	.word	0x200098dd

08001fa4 <dump_trap_info>:
	debug_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while (1)
		;
}

void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 8001fa4:	b590      	push	{r4, r7, lr}
 8001fa6:	b08d      	sub	sp, #52	; 0x34
 8001fa8:	af02      	add	r7, sp, #8
 8001faa:	6078      	str	r0, [r7, #4]
 8001fac:	6039      	str	r1, [r7, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
{
	uint32_t result;

	__ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001fae:	f3ef 8305 	mrs	r3, IPSR
 8001fb2:	61fb      	str	r3, [r7, #28]
	return(result);
 8001fb4:	69fb      	ldr	r3, [r7, #28]
	extern char _estack;	//Defined by the linker, end of stack

	debug_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 8001fb6:	b2db      	uxtb	r3, r3
 8001fb8:	4619      	mov	r1, r3
 8001fba:	4880      	ldr	r0, [pc, #512]	; (80021bc <dump_trap_info+0x218>)
 8001fbc:	f00a fa96 	bl	800c4ec <iprintf>
	 13 = Reserved
	 14 = PendSV
	 15 = SysTick
	 16 = IRQ0.
	 */
	if (lr & 0x00000008)
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	f003 0308 	and.w	r3, r3, #8
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d003      	beq.n	8001fd2 <dump_trap_info+0x2e>
		debug_printf("CPU was in thread mode\n");
 8001fca:	487d      	ldr	r0, [pc, #500]	; (80021c0 <dump_trap_info+0x21c>)
 8001fcc:	f00a fb28 	bl	800c620 <puts>
 8001fd0:	e002      	b.n	8001fd8 <dump_trap_info+0x34>
	else
		debug_printf("CPU was in handler mode\n");
 8001fd2:	487c      	ldr	r0, [pc, #496]	; (80021c4 <dump_trap_info+0x220>)
 8001fd4:	f00a fb24 	bl	800c620 <puts>

	int offset, i;
	offset = 0;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	627b      	str	r3, [r7, #36]	; 0x24

	debug_printf("CPU status was:\n");
 8001fdc:	487a      	ldr	r0, [pc, #488]	; (80021c8 <dump_trap_info+0x224>)
 8001fde:	f00a fb1f 	bl	800c620 <puts>
	debug_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset],
 8001fe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fe4:	009b      	lsls	r3, r3, #2
 8001fe6:	687a      	ldr	r2, [r7, #4]
 8001fe8:	4413      	add	r3, r2
 8001fea:	6819      	ldr	r1, [r3, #0]
 8001fec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fee:	3301      	adds	r3, #1
 8001ff0:	009b      	lsls	r3, r3, #2
 8001ff2:	687a      	ldr	r2, [r7, #4]
 8001ff4:	4413      	add	r3, r2
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	461a      	mov	r2, r3
 8001ffa:	4874      	ldr	r0, [pc, #464]	; (80021cc <dump_trap_info+0x228>)
 8001ffc:	f00a fa76 	bl	800c4ec <iprintf>
			stack_ptr[offset + 1]);
	offset += 2;
 8002000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002002:	3302      	adds	r3, #2
 8002004:	627b      	str	r3, [r7, #36]	; 0x24
	debug_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset],
 8002006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002008:	009b      	lsls	r3, r3, #2
 800200a:	687a      	ldr	r2, [r7, #4]
 800200c:	4413      	add	r3, r2
 800200e:	6819      	ldr	r1, [r3, #0]
 8002010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002012:	3301      	adds	r3, #1
 8002014:	009b      	lsls	r3, r3, #2
 8002016:	687a      	ldr	r2, [r7, #4]
 8002018:	4413      	add	r3, r2
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	461a      	mov	r2, r3
 800201e:	486c      	ldr	r0, [pc, #432]	; (80021d0 <dump_trap_info+0x22c>)
 8002020:	f00a fa64 	bl	800c4ec <iprintf>
			stack_ptr[offset + 1]);
	offset += 2;
 8002024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002026:	3302      	adds	r3, #2
 8002028:	627b      	str	r3, [r7, #36]	; 0x24
	debug_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 800202a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800202c:	1c5a      	adds	r2, r3, #1
 800202e:	627a      	str	r2, [r7, #36]	; 0x24
 8002030:	009b      	lsls	r3, r3, #2
 8002032:	687a      	ldr	r2, [r7, #4]
 8002034:	4413      	add	r3, r2
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4619      	mov	r1, r3
 800203a:	4866      	ldr	r0, [pc, #408]	; (80021d4 <dump_trap_info+0x230>)
 800203c:	f00a fa56 	bl	800c4ec <iprintf>
	debug_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 8002040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002042:	1c5a      	adds	r2, r3, #1
 8002044:	627a      	str	r2, [r7, #36]	; 0x24
 8002046:	009b      	lsls	r3, r3, #2
 8002048:	687a      	ldr	r2, [r7, #4]
 800204a:	4413      	add	r3, r2
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4619      	mov	r1, r3
 8002050:	4861      	ldr	r0, [pc, #388]	; (80021d8 <dump_trap_info+0x234>)
 8002052:	f00a fa4b 	bl	800c4ec <iprintf>
	debug_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 8002056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002058:	1c5a      	adds	r2, r3, #1
 800205a:	627a      	str	r2, [r7, #36]	; 0x24
 800205c:	009b      	lsls	r3, r3, #2
 800205e:	687a      	ldr	r2, [r7, #4]
 8002060:	4413      	add	r3, r2
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4619      	mov	r1, r3
 8002066:	485d      	ldr	r0, [pc, #372]	; (80021dc <dump_trap_info+0x238>)
 8002068:	f00a fa40 	bl	800c4ec <iprintf>
	debug_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 800206c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800206e:	1c5a      	adds	r2, r3, #1
 8002070:	627a      	str	r2, [r7, #36]	; 0x24
 8002072:	009b      	lsls	r3, r3, #2
 8002074:	687a      	ldr	r2, [r7, #4]
 8002076:	4413      	add	r3, r2
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4619      	mov	r1, r3
 800207c:	4858      	ldr	r0, [pc, #352]	; (80021e0 <dump_trap_info+0x23c>)
 800207e:	f00a fa35 	bl	800c4ec <iprintf>
	if (lr & 0x00000010) {
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	f003 0310 	and.w	r3, r3, #16
 8002088:	2b00      	cmp	r3, #0
 800208a:	f000 8091 	beq.w	80021b0 <dump_trap_info+0x20c>
		debug_printf("FPU status was:\n");
 800208e:	4855      	ldr	r0, [pc, #340]	; (80021e4 <dump_trap_info+0x240>)
 8002090:	f00a fac6 	bl	800c620 <puts>
		debug_printf(
 8002094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002096:	009b      	lsls	r3, r3, #2
 8002098:	687a      	ldr	r2, [r7, #4]
 800209a:	4413      	add	r3, r2
 800209c:	6819      	ldr	r1, [r3, #0]
 800209e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020a0:	3301      	adds	r3, #1
 80020a2:	009b      	lsls	r3, r3, #2
 80020a4:	687a      	ldr	r2, [r7, #4]
 80020a6:	4413      	add	r3, r2
 80020a8:	6818      	ldr	r0, [r3, #0]
 80020aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020ac:	3302      	adds	r3, #2
 80020ae:	009b      	lsls	r3, r3, #2
 80020b0:	687a      	ldr	r2, [r7, #4]
 80020b2:	4413      	add	r3, r2
 80020b4:	681c      	ldr	r4, [r3, #0]
 80020b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020b8:	3303      	adds	r3, #3
 80020ba:	009b      	lsls	r3, r3, #2
 80020bc:	687a      	ldr	r2, [r7, #4]
 80020be:	4413      	add	r3, r2
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	9300      	str	r3, [sp, #0]
 80020c4:	4623      	mov	r3, r4
 80020c6:	4602      	mov	r2, r0
 80020c8:	4847      	ldr	r0, [pc, #284]	; (80021e8 <dump_trap_info+0x244>)
 80020ca:	f00a fa0f 	bl	800c4ec <iprintf>
				"-  S0: 0x%08lX   S1: 0x%08lX   S2: 0x%08lX   S3: 0x%08lX\n",
				stack_ptr[offset], stack_ptr[offset + 1], stack_ptr[offset + 2],
				stack_ptr[offset + 3]);
		offset += 4;
 80020ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020d0:	3304      	adds	r3, #4
 80020d2:	627b      	str	r3, [r7, #36]	; 0x24
		debug_printf(
 80020d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020d6:	009b      	lsls	r3, r3, #2
 80020d8:	687a      	ldr	r2, [r7, #4]
 80020da:	4413      	add	r3, r2
 80020dc:	6819      	ldr	r1, [r3, #0]
 80020de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020e0:	3301      	adds	r3, #1
 80020e2:	009b      	lsls	r3, r3, #2
 80020e4:	687a      	ldr	r2, [r7, #4]
 80020e6:	4413      	add	r3, r2
 80020e8:	6818      	ldr	r0, [r3, #0]
 80020ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020ec:	3302      	adds	r3, #2
 80020ee:	009b      	lsls	r3, r3, #2
 80020f0:	687a      	ldr	r2, [r7, #4]
 80020f2:	4413      	add	r3, r2
 80020f4:	681c      	ldr	r4, [r3, #0]
 80020f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020f8:	3303      	adds	r3, #3
 80020fa:	009b      	lsls	r3, r3, #2
 80020fc:	687a      	ldr	r2, [r7, #4]
 80020fe:	4413      	add	r3, r2
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	9300      	str	r3, [sp, #0]
 8002104:	4623      	mov	r3, r4
 8002106:	4602      	mov	r2, r0
 8002108:	4838      	ldr	r0, [pc, #224]	; (80021ec <dump_trap_info+0x248>)
 800210a:	f00a f9ef 	bl	800c4ec <iprintf>
				"-  S4: 0x%08lX   S5: 0x%08lX   S6: 0x%08lX   S7: 0x%08lX\n",
				stack_ptr[offset], stack_ptr[offset + 1], stack_ptr[offset + 2],
				stack_ptr[offset + 3]);
		offset += 4;
 800210e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002110:	3304      	adds	r3, #4
 8002112:	627b      	str	r3, [r7, #36]	; 0x24
		debug_printf(
 8002114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002116:	009b      	lsls	r3, r3, #2
 8002118:	687a      	ldr	r2, [r7, #4]
 800211a:	4413      	add	r3, r2
 800211c:	6819      	ldr	r1, [r3, #0]
 800211e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002120:	3301      	adds	r3, #1
 8002122:	009b      	lsls	r3, r3, #2
 8002124:	687a      	ldr	r2, [r7, #4]
 8002126:	4413      	add	r3, r2
 8002128:	6818      	ldr	r0, [r3, #0]
 800212a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800212c:	3302      	adds	r3, #2
 800212e:	009b      	lsls	r3, r3, #2
 8002130:	687a      	ldr	r2, [r7, #4]
 8002132:	4413      	add	r3, r2
 8002134:	681c      	ldr	r4, [r3, #0]
 8002136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002138:	3303      	adds	r3, #3
 800213a:	009b      	lsls	r3, r3, #2
 800213c:	687a      	ldr	r2, [r7, #4]
 800213e:	4413      	add	r3, r2
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	9300      	str	r3, [sp, #0]
 8002144:	4623      	mov	r3, r4
 8002146:	4602      	mov	r2, r0
 8002148:	4829      	ldr	r0, [pc, #164]	; (80021f0 <dump_trap_info+0x24c>)
 800214a:	f00a f9cf 	bl	800c4ec <iprintf>
				"-  S8: 0x%08lX   S9: 0x%08lX  S10: 0x%08lX  S11: 0x%08lX\n",
				stack_ptr[offset], stack_ptr[offset + 1], stack_ptr[offset + 2],
				stack_ptr[offset + 3]);
		offset += 4;
 800214e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002150:	3304      	adds	r3, #4
 8002152:	627b      	str	r3, [r7, #36]	; 0x24
		debug_printf(
 8002154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002156:	009b      	lsls	r3, r3, #2
 8002158:	687a      	ldr	r2, [r7, #4]
 800215a:	4413      	add	r3, r2
 800215c:	6819      	ldr	r1, [r3, #0]
 800215e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002160:	3301      	adds	r3, #1
 8002162:	009b      	lsls	r3, r3, #2
 8002164:	687a      	ldr	r2, [r7, #4]
 8002166:	4413      	add	r3, r2
 8002168:	6818      	ldr	r0, [r3, #0]
 800216a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800216c:	3302      	adds	r3, #2
 800216e:	009b      	lsls	r3, r3, #2
 8002170:	687a      	ldr	r2, [r7, #4]
 8002172:	4413      	add	r3, r2
 8002174:	681c      	ldr	r4, [r3, #0]
 8002176:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002178:	3303      	adds	r3, #3
 800217a:	009b      	lsls	r3, r3, #2
 800217c:	687a      	ldr	r2, [r7, #4]
 800217e:	4413      	add	r3, r2
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	9300      	str	r3, [sp, #0]
 8002184:	4623      	mov	r3, r4
 8002186:	4602      	mov	r2, r0
 8002188:	481a      	ldr	r0, [pc, #104]	; (80021f4 <dump_trap_info+0x250>)
 800218a:	f00a f9af 	bl	800c4ec <iprintf>
				"- S12: 0x%08lX  S13: 0x%08lX  S14: 0x%08lX  S15: 0x%08lX\n",
				stack_ptr[offset], stack_ptr[offset + 1], stack_ptr[offset + 2],
				stack_ptr[offset + 3]);
		offset += 4;
 800218e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002190:	3304      	adds	r3, #4
 8002192:	627b      	str	r3, [r7, #36]	; 0x24
		debug_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
 8002194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002196:	1c5a      	adds	r2, r3, #1
 8002198:	627a      	str	r2, [r7, #36]	; 0x24
 800219a:	009b      	lsls	r3, r3, #2
 800219c:	687a      	ldr	r2, [r7, #4]
 800219e:	4413      	add	r3, r2
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4619      	mov	r1, r3
 80021a4:	4814      	ldr	r0, [pc, #80]	; (80021f8 <dump_trap_info+0x254>)
 80021a6:	f00a f9a1 	bl	800c4ec <iprintf>
		offset++; //empty value at end
 80021aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021ac:	3301      	adds	r3, #1
 80021ae:	627b      	str	r3, [r7, #36]	; 0x24
	}

	debug_printf("Stack was: \n");
 80021b0:	4812      	ldr	r0, [pc, #72]	; (80021fc <dump_trap_info+0x258>)
 80021b2:	f00a fa35 	bl	800c620 <puts>
	for (i = 0; i < 32 && (char*) &(stack_ptr[offset]) < &_estack; i++) {
 80021b6:	2300      	movs	r3, #0
 80021b8:	623b      	str	r3, [r7, #32]
 80021ba:	e03b      	b.n	8002234 <dump_trap_info+0x290>
 80021bc:	0800fef0 	.word	0x0800fef0
 80021c0:	0800ff10 	.word	0x0800ff10
 80021c4:	0800ff28 	.word	0x0800ff28
 80021c8:	0800ff40 	.word	0x0800ff40
 80021cc:	0800ff50 	.word	0x0800ff50
 80021d0:	0800ff70 	.word	0x0800ff70
 80021d4:	0800ff90 	.word	0x0800ff90
 80021d8:	0800ffa0 	.word	0x0800ffa0
 80021dc:	0800ffb4 	.word	0x0800ffb4
 80021e0:	0800ffc8 	.word	0x0800ffc8
 80021e4:	0800ffdc 	.word	0x0800ffdc
 80021e8:	0800ffec 	.word	0x0800ffec
 80021ec:	08010028 	.word	0x08010028
 80021f0:	08010064 	.word	0x08010064
 80021f4:	080100a0 	.word	0x080100a0
 80021f8:	080100dc 	.word	0x080100dc
 80021fc:	080100f0 	.word	0x080100f0
		if (!((i + 1) % 4) && i)
 8002200:	6a3b      	ldr	r3, [r7, #32]
 8002202:	3301      	adds	r3, #1
 8002204:	f003 0303 	and.w	r3, r3, #3
 8002208:	2b00      	cmp	r3, #0
 800220a:	d105      	bne.n	8002218 <dump_trap_info+0x274>
 800220c:	6a3b      	ldr	r3, [r7, #32]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d002      	beq.n	8002218 <dump_trap_info+0x274>
			debug_printf("\n");
 8002212:	200a      	movs	r0, #10
 8002214:	f00a f982 	bl	800c51c <putchar>
		debug_printf("0x%08lX ", stack_ptr[offset++]);
 8002218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800221a:	1c5a      	adds	r2, r3, #1
 800221c:	627a      	str	r2, [r7, #36]	; 0x24
 800221e:	009b      	lsls	r3, r3, #2
 8002220:	687a      	ldr	r2, [r7, #4]
 8002222:	4413      	add	r3, r2
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4619      	mov	r1, r3
 8002228:	488f      	ldr	r0, [pc, #572]	; (8002468 <dump_trap_info+0x4c4>)
 800222a:	f00a f95f 	bl	800c4ec <iprintf>
	for (i = 0; i < 32 && (char*) &(stack_ptr[offset]) < &_estack; i++) {
 800222e:	6a3b      	ldr	r3, [r7, #32]
 8002230:	3301      	adds	r3, #1
 8002232:	623b      	str	r3, [r7, #32]
 8002234:	6a3b      	ldr	r3, [r7, #32]
 8002236:	2b1f      	cmp	r3, #31
 8002238:	dc06      	bgt.n	8002248 <dump_trap_info+0x2a4>
 800223a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800223c:	009b      	lsls	r3, r3, #2
 800223e:	687a      	ldr	r2, [r7, #4]
 8002240:	4413      	add	r3, r2
 8002242:	4a8a      	ldr	r2, [pc, #552]	; (800246c <dump_trap_info+0x4c8>)
 8002244:	4293      	cmp	r3, r2
 8002246:	d3db      	bcc.n	8002200 <dump_trap_info+0x25c>
	}
	debug_printf("\n");
 8002248:	200a      	movs	r0, #10
 800224a:	f00a f967 	bl	800c51c <putchar>
	__ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800224e:	f3ef 8305 	mrs	r3, IPSR
 8002252:	61bb      	str	r3, [r7, #24]
	return(result);
 8002254:	69bb      	ldr	r3, [r7, #24]

	//See http://infocenter.arm.com/help/topic/com.arm.doc.dui0553a/Cihdjcfc.html

	if ((__get_IPSR() & 0xFF) == 3) {
 8002256:	b2db      	uxtb	r3, r3
 8002258:	2b03      	cmp	r3, #3
 800225a:	d11b      	bne.n	8002294 <dump_trap_info+0x2f0>
		debug_printf("HardFault reason:\n");
 800225c:	4884      	ldr	r0, [pc, #528]	; (8002470 <dump_trap_info+0x4cc>)
 800225e:	f00a f9df 	bl	800c620 <puts>
		if (SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk)
 8002262:	4b84      	ldr	r3, [pc, #528]	; (8002474 <dump_trap_info+0x4d0>)
 8002264:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002266:	2b00      	cmp	r3, #0
 8002268:	da02      	bge.n	8002270 <dump_trap_info+0x2cc>
			debug_printf("- DEBUGEVT\n");
 800226a:	4883      	ldr	r0, [pc, #524]	; (8002478 <dump_trap_info+0x4d4>)
 800226c:	f00a f9d8 	bl	800c620 <puts>
		if (SCB->HFSR & SCB_HFSR_FORCED_Msk)
 8002270:	4b80      	ldr	r3, [pc, #512]	; (8002474 <dump_trap_info+0x4d0>)
 8002272:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002274:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002278:	2b00      	cmp	r3, #0
 800227a:	d002      	beq.n	8002282 <dump_trap_info+0x2de>
			debug_printf("- Fault escalated to a hard fault\n");
 800227c:	487f      	ldr	r0, [pc, #508]	; (800247c <dump_trap_info+0x4d8>)
 800227e:	f00a f9cf 	bl	800c620 <puts>
		if (SCB->HFSR & SCB_HFSR_VECTTBL_Msk)
 8002282:	4b7c      	ldr	r3, [pc, #496]	; (8002474 <dump_trap_info+0x4d0>)
 8002284:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002286:	f003 0302 	and.w	r3, r3, #2
 800228a:	2b00      	cmp	r3, #0
 800228c:	d002      	beq.n	8002294 <dump_trap_info+0x2f0>
			debug_printf("- Bus error on a vector read\n");
 800228e:	487c      	ldr	r0, [pc, #496]	; (8002480 <dump_trap_info+0x4dc>)
 8002290:	f00a f9c6 	bl	800c620 <puts>
	__ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002294:	f3ef 8305 	mrs	r3, IPSR
 8002298:	617b      	str	r3, [r7, #20]
	return(result);
 800229a:	697b      	ldr	r3, [r7, #20]
	}

	//See http://infocenter.arm.com/help/topic/com.arm.doc.dui0553a/Cihcfefj.html#Cihgghei

	if ((__get_IPSR() & 0xFF) == 4) {
 800229c:	b2db      	uxtb	r3, r3
 800229e:	2b04      	cmp	r3, #4
 80022a0:	d13c      	bne.n	800231c <dump_trap_info+0x378>
		if ((SCB->CFSR >> SCB_CFSR_MEMFAULTSR_Pos) & 0x80)
 80022a2:	4b74      	ldr	r3, [pc, #464]	; (8002474 <dump_trap_info+0x4d0>)
 80022a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d006      	beq.n	80022bc <dump_trap_info+0x318>
			debug_printf("MemManage fault at address 0x%08lX\n", SCB->MMFAR);
 80022ae:	4b71      	ldr	r3, [pc, #452]	; (8002474 <dump_trap_info+0x4d0>)
 80022b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022b2:	4619      	mov	r1, r3
 80022b4:	4873      	ldr	r0, [pc, #460]	; (8002484 <dump_trap_info+0x4e0>)
 80022b6:	f00a f919 	bl	800c4ec <iprintf>
 80022ba:	e002      	b.n	80022c2 <dump_trap_info+0x31e>
		else
			debug_printf("MemManage fault\n");
 80022bc:	4872      	ldr	r0, [pc, #456]	; (8002488 <dump_trap_info+0x4e4>)
 80022be:	f00a f9af 	bl	800c620 <puts>

		if ((SCB->CFSR >> SCB_CFSR_MEMFAULTSR_Pos) & 0x01)
 80022c2:	4b6c      	ldr	r3, [pc, #432]	; (8002474 <dump_trap_info+0x4d0>)
 80022c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022c6:	f003 0301 	and.w	r3, r3, #1
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d002      	beq.n	80022d4 <dump_trap_info+0x330>
			debug_printf("- Memory is not executable\n");
 80022ce:	486f      	ldr	r0, [pc, #444]	; (800248c <dump_trap_info+0x4e8>)
 80022d0:	f00a f9a6 	bl	800c620 <puts>
		if ((SCB->CFSR >> SCB_CFSR_MEMFAULTSR_Pos) & 0x02)
 80022d4:	4b67      	ldr	r3, [pc, #412]	; (8002474 <dump_trap_info+0x4d0>)
 80022d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022d8:	f003 0302 	and.w	r3, r3, #2
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d002      	beq.n	80022e6 <dump_trap_info+0x342>
			debug_printf("- Memory is not readable/writable\n");
 80022e0:	486b      	ldr	r0, [pc, #428]	; (8002490 <dump_trap_info+0x4ec>)
 80022e2:	f00a f99d 	bl	800c620 <puts>
		if ((SCB->CFSR >> SCB_CFSR_MEMFAULTSR_Pos) & 0x08)
 80022e6:	4b63      	ldr	r3, [pc, #396]	; (8002474 <dump_trap_info+0x4d0>)
 80022e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022ea:	f003 0308 	and.w	r3, r3, #8
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d002      	beq.n	80022f8 <dump_trap_info+0x354>
			debug_printf("- Exception when unstacking from exception\n");
 80022f2:	4868      	ldr	r0, [pc, #416]	; (8002494 <dump_trap_info+0x4f0>)
 80022f4:	f00a f994 	bl	800c620 <puts>
		if ((SCB->CFSR >> SCB_CFSR_MEMFAULTSR_Pos) & 0x10)
 80022f8:	4b5e      	ldr	r3, [pc, #376]	; (8002474 <dump_trap_info+0x4d0>)
 80022fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022fc:	f003 0310 	and.w	r3, r3, #16
 8002300:	2b00      	cmp	r3, #0
 8002302:	d002      	beq.n	800230a <dump_trap_info+0x366>
			debug_printf("- Exception when stacking for an exception\n");
 8002304:	4864      	ldr	r0, [pc, #400]	; (8002498 <dump_trap_info+0x4f4>)
 8002306:	f00a f98b 	bl	800c620 <puts>
		if ((SCB->CFSR >> SCB_CFSR_MEMFAULTSR_Pos) & 0x20)
 800230a:	4b5a      	ldr	r3, [pc, #360]	; (8002474 <dump_trap_info+0x4d0>)
 800230c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800230e:	f003 0320 	and.w	r3, r3, #32
 8002312:	2b00      	cmp	r3, #0
 8002314:	d002      	beq.n	800231c <dump_trap_info+0x378>
			debug_printf(
 8002316:	4861      	ldr	r0, [pc, #388]	; (800249c <dump_trap_info+0x4f8>)
 8002318:	f00a f982 	bl	800c620 <puts>
	__ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800231c:	f3ef 8305 	mrs	r3, IPSR
 8002320:	613b      	str	r3, [r7, #16]
	return(result);
 8002322:	693b      	ldr	r3, [r7, #16]
					"- Fault when floating-point lazy state preservation\n");
	}

	//See http://infocenter.arm.com/help/topic/com.arm.doc.dui0553a/Cihcfefj.html#Cihbeigb

	if ((__get_IPSR() & 0xFF) == 5) {
 8002324:	b2db      	uxtb	r3, r3
 8002326:	2b05      	cmp	r3, #5
 8002328:	d14c      	bne.n	80023c4 <dump_trap_info+0x420>
		if ((SCB->CFSR >> SCB_CFSR_BUSFAULTSR_Pos) & 0x80)
 800232a:	4b52      	ldr	r3, [pc, #328]	; (8002474 <dump_trap_info+0x4d0>)
 800232c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800232e:	0a1b      	lsrs	r3, r3, #8
 8002330:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002334:	2b00      	cmp	r3, #0
 8002336:	d006      	beq.n	8002346 <dump_trap_info+0x3a2>
			debug_printf("BusFault fault at address 0x%08lX\n", SCB->BFAR);
 8002338:	4b4e      	ldr	r3, [pc, #312]	; (8002474 <dump_trap_info+0x4d0>)
 800233a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800233c:	4619      	mov	r1, r3
 800233e:	4858      	ldr	r0, [pc, #352]	; (80024a0 <dump_trap_info+0x4fc>)
 8002340:	f00a f8d4 	bl	800c4ec <iprintf>
 8002344:	e002      	b.n	800234c <dump_trap_info+0x3a8>
		else
			debug_printf("BusFault fault\n");
 8002346:	4857      	ldr	r0, [pc, #348]	; (80024a4 <dump_trap_info+0x500>)
 8002348:	f00a f96a 	bl	800c620 <puts>

		if ((SCB->CFSR >> SCB_CFSR_BUSFAULTSR_Pos) & 0x01)
 800234c:	4b49      	ldr	r3, [pc, #292]	; (8002474 <dump_trap_info+0x4d0>)
 800234e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002350:	0a1b      	lsrs	r3, r3, #8
 8002352:	f003 0301 	and.w	r3, r3, #1
 8002356:	2b00      	cmp	r3, #0
 8002358:	d002      	beq.n	8002360 <dump_trap_info+0x3bc>
			debug_printf("- Instruction bus error\n");
 800235a:	4853      	ldr	r0, [pc, #332]	; (80024a8 <dump_trap_info+0x504>)
 800235c:	f00a f960 	bl	800c620 <puts>
		if ((SCB->CFSR >> SCB_CFSR_BUSFAULTSR_Pos) & 0x02)
 8002360:	4b44      	ldr	r3, [pc, #272]	; (8002474 <dump_trap_info+0x4d0>)
 8002362:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002364:	0a1b      	lsrs	r3, r3, #8
 8002366:	f003 0302 	and.w	r3, r3, #2
 800236a:	2b00      	cmp	r3, #0
 800236c:	d002      	beq.n	8002374 <dump_trap_info+0x3d0>
			debug_printf("- Precise Data bus error\n");
 800236e:	484f      	ldr	r0, [pc, #316]	; (80024ac <dump_trap_info+0x508>)
 8002370:	f00a f956 	bl	800c620 <puts>
		if ((SCB->CFSR >> SCB_CFSR_BUSFAULTSR_Pos) & 0x04)
 8002374:	4b3f      	ldr	r3, [pc, #252]	; (8002474 <dump_trap_info+0x4d0>)
 8002376:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002378:	0a1b      	lsrs	r3, r3, #8
 800237a:	f003 0304 	and.w	r3, r3, #4
 800237e:	2b00      	cmp	r3, #0
 8002380:	d002      	beq.n	8002388 <dump_trap_info+0x3e4>
			debug_printf("- Imprecise Data bus error\n");
 8002382:	484b      	ldr	r0, [pc, #300]	; (80024b0 <dump_trap_info+0x50c>)
 8002384:	f00a f94c 	bl	800c620 <puts>
		if ((SCB->CFSR >> SCB_CFSR_BUSFAULTSR_Pos) & 0x08)
 8002388:	4b3a      	ldr	r3, [pc, #232]	; (8002474 <dump_trap_info+0x4d0>)
 800238a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800238c:	0a1b      	lsrs	r3, r3, #8
 800238e:	f003 0308 	and.w	r3, r3, #8
 8002392:	2b00      	cmp	r3, #0
 8002394:	d002      	beq.n	800239c <dump_trap_info+0x3f8>
			debug_printf("- Exception when unstacking from exception\n");
 8002396:	483f      	ldr	r0, [pc, #252]	; (8002494 <dump_trap_info+0x4f0>)
 8002398:	f00a f942 	bl	800c620 <puts>
		if ((SCB->CFSR >> SCB_CFSR_BUSFAULTSR_Pos) & 0x10)
 800239c:	4b35      	ldr	r3, [pc, #212]	; (8002474 <dump_trap_info+0x4d0>)
 800239e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023a0:	0a1b      	lsrs	r3, r3, #8
 80023a2:	f003 0310 	and.w	r3, r3, #16
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d002      	beq.n	80023b0 <dump_trap_info+0x40c>
			debug_printf("- Exception when stacking for an exception\n");
 80023aa:	483b      	ldr	r0, [pc, #236]	; (8002498 <dump_trap_info+0x4f4>)
 80023ac:	f00a f938 	bl	800c620 <puts>
		if ((SCB->CFSR >> SCB_CFSR_BUSFAULTSR_Pos) & 0x20)
 80023b0:	4b30      	ldr	r3, [pc, #192]	; (8002474 <dump_trap_info+0x4d0>)
 80023b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023b4:	0a1b      	lsrs	r3, r3, #8
 80023b6:	f003 0320 	and.w	r3, r3, #32
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d002      	beq.n	80023c4 <dump_trap_info+0x420>
			debug_printf(
 80023be:	4837      	ldr	r0, [pc, #220]	; (800249c <dump_trap_info+0x4f8>)
 80023c0:	f00a f92e 	bl	800c620 <puts>
	__ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80023c4:	f3ef 8305 	mrs	r3, IPSR
 80023c8:	60fb      	str	r3, [r7, #12]
	return(result);
 80023ca:	68fb      	ldr	r3, [r7, #12]
					"- Fault when floating-point lazy state preservation\n");
	}

	//See http://infocenter.arm.com/help/topic/com.arm.doc.dui0553a/Cihcfefj.html#Cihgbdbi

	if ((__get_IPSR() & 0xFF) == 6) {
 80023cc:	b2db      	uxtb	r3, r3
 80023ce:	2b06      	cmp	r3, #6
 80023d0:	d142      	bne.n	8002458 <dump_trap_info+0x4b4>
		debug_printf("UsageFault fault, return address: 0x%08lX\n",
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	3318      	adds	r3, #24
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4619      	mov	r1, r3
 80023da:	4836      	ldr	r0, [pc, #216]	; (80024b4 <dump_trap_info+0x510>)
 80023dc:	f00a f886 	bl	800c4ec <iprintf>
				stack_ptr[6]);

		if ((SCB->CFSR >> SCB_CFSR_USGFAULTSR_Pos) & 0x001)
 80023e0:	4b24      	ldr	r3, [pc, #144]	; (8002474 <dump_trap_info+0x4d0>)
 80023e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023e4:	0c1b      	lsrs	r3, r3, #16
 80023e6:	f003 0301 	and.w	r3, r3, #1
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d002      	beq.n	80023f4 <dump_trap_info+0x450>
			debug_printf("- Undefined instruction\n");
 80023ee:	4832      	ldr	r0, [pc, #200]	; (80024b8 <dump_trap_info+0x514>)
 80023f0:	f00a f916 	bl	800c620 <puts>
		if ((SCB->CFSR >> SCB_CFSR_USGFAULTSR_Pos) & 0x002)
 80023f4:	4b1f      	ldr	r3, [pc, #124]	; (8002474 <dump_trap_info+0x4d0>)
 80023f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023f8:	0c1b      	lsrs	r3, r3, #16
 80023fa:	f003 0302 	and.w	r3, r3, #2
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d002      	beq.n	8002408 <dump_trap_info+0x464>
			debug_printf("- Illegal use of the EPSR\n");
 8002402:	482e      	ldr	r0, [pc, #184]	; (80024bc <dump_trap_info+0x518>)
 8002404:	f00a f90c 	bl	800c620 <puts>
		if ((SCB->CFSR >> SCB_CFSR_USGFAULTSR_Pos) & 0x004)
 8002408:	4b1a      	ldr	r3, [pc, #104]	; (8002474 <dump_trap_info+0x4d0>)
 800240a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800240c:	0c1b      	lsrs	r3, r3, #16
 800240e:	f003 0304 	and.w	r3, r3, #4
 8002412:	2b00      	cmp	r3, #0
 8002414:	d002      	beq.n	800241c <dump_trap_info+0x478>
			debug_printf("- Illegal load of the PC\n");
 8002416:	482a      	ldr	r0, [pc, #168]	; (80024c0 <dump_trap_info+0x51c>)
 8002418:	f00a f902 	bl	800c620 <puts>
		if ((SCB->CFSR >> SCB_CFSR_USGFAULTSR_Pos) & 0x008)
 800241c:	4b15      	ldr	r3, [pc, #84]	; (8002474 <dump_trap_info+0x4d0>)
 800241e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002420:	0c1b      	lsrs	r3, r3, #16
 8002422:	f003 0308 	and.w	r3, r3, #8
 8002426:	2b00      	cmp	r3, #0
 8002428:	d002      	beq.n	8002430 <dump_trap_info+0x48c>
			debug_printf("- Attempt to access a coprocessor but not present\n");
 800242a:	4826      	ldr	r0, [pc, #152]	; (80024c4 <dump_trap_info+0x520>)
 800242c:	f00a f8f8 	bl	800c620 <puts>
		if ((SCB->CFSR >> SCB_CFSR_USGFAULTSR_Pos) & 0x100)
 8002430:	4b10      	ldr	r3, [pc, #64]	; (8002474 <dump_trap_info+0x4d0>)
 8002432:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002434:	0c1b      	lsrs	r3, r3, #16
 8002436:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800243a:	2b00      	cmp	r3, #0
 800243c:	d002      	beq.n	8002444 <dump_trap_info+0x4a0>
			debug_printf("- Unaligned memory access\n");
 800243e:	4822      	ldr	r0, [pc, #136]	; (80024c8 <dump_trap_info+0x524>)
 8002440:	f00a f8ee 	bl	800c620 <puts>
		if ((SCB->CFSR >> SCB_CFSR_USGFAULTSR_Pos) & 0x200)
 8002444:	4b0b      	ldr	r3, [pc, #44]	; (8002474 <dump_trap_info+0x4d0>)
 8002446:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002448:	0c1b      	lsrs	r3, r3, #16
 800244a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800244e:	2b00      	cmp	r3, #0
 8002450:	d002      	beq.n	8002458 <dump_trap_info+0x4b4>
			debug_printf("- Divide by zero\n");
 8002452:	481e      	ldr	r0, [pc, #120]	; (80024cc <dump_trap_info+0x528>)
 8002454:	f00a f8e4 	bl	800c620 <puts>
	}
	debug_printf("END of Fault Handler\n");
 8002458:	481d      	ldr	r0, [pc, #116]	; (80024d0 <dump_trap_info+0x52c>)
 800245a:	f00a f8e1 	bl	800c620 <puts>
}
 800245e:	bf00      	nop
 8002460:	372c      	adds	r7, #44	; 0x2c
 8002462:	46bd      	mov	sp, r7
 8002464:	bd90      	pop	{r4, r7, pc}
 8002466:	bf00      	nop
 8002468:	080100fc 	.word	0x080100fc
 800246c:	20011e2c 	.word	0x20011e2c
 8002470:	08010108 	.word	0x08010108
 8002474:	e000ed00 	.word	0xe000ed00
 8002478:	0801011c 	.word	0x0801011c
 800247c:	08010128 	.word	0x08010128
 8002480:	0801014c 	.word	0x0801014c
 8002484:	0801016c 	.word	0x0801016c
 8002488:	08010190 	.word	0x08010190
 800248c:	080101a0 	.word	0x080101a0
 8002490:	080101bc 	.word	0x080101bc
 8002494:	080101e0 	.word	0x080101e0
 8002498:	0801020c 	.word	0x0801020c
 800249c:	08010238 	.word	0x08010238
 80024a0:	0801026c 	.word	0x0801026c
 80024a4:	08010290 	.word	0x08010290
 80024a8:	080102a0 	.word	0x080102a0
 80024ac:	080102b8 	.word	0x080102b8
 80024b0:	080102d4 	.word	0x080102d4
 80024b4:	080102f0 	.word	0x080102f0
 80024b8:	0801031c 	.word	0x0801031c
 80024bc:	08010334 	.word	0x08010334
 80024c0:	08010350 	.word	0x08010350
 80024c4:	0801036c 	.word	0x0801036c
 80024c8:	080103a0 	.word	0x080103a0
 80024cc:	080103bc 	.word	0x080103bc
 80024d0:	080103d0 	.word	0x080103d0

080024d4 <BusFault_Handler>:

__attribute__((naked)) void Fault_Handler(void) {
	//On ne veux pas perdre l'état des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue générés par GCC
	__asm volatile
 80024d4:	f01e 0f04 	tst.w	lr, #4
 80024d8:	bf0c      	ite	eq
 80024da:	f3ef 8008 	mrseq	r0, MSP
 80024de:	f3ef 8009 	mrsne	r0, PSP
 80024e2:	4671      	mov	r1, lr
 80024e4:	f7ff bd5e 	b.w	8001fa4 <dump_trap_info>
			"MRSEQ R0, MSP\n"//r0 = msp
			"MRSNE R0, PSP\n"//else r0 = psp
			"MOV R1, LR\n"
			"B dump_trap_info\n"
	);
}
 80024e8:	bf00      	nop

080024ea <NMI_Handler>:
void HardFault_Handler(void) __attribute__((alias("Fault_Handler"))) __attribute__((unused));
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) __attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) __attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) __attribute__((unused));

void NMI_Handler(void) {
 80024ea:	b480      	push	{r7}
 80024ec:	af00      	add	r7, sp, #0
}
 80024ee:	bf00      	nop
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bc80      	pop	{r7}
 80024f4:	4770      	bx	lr
	...

080024f8 <SVC_Handler>:

void SVC_Handler(void) {
 80024f8:	b580      	push	{r7, lr}
 80024fa:	af00      	add	r7, sp, #0
	debug_printf("SVC interrupt: unimplemented\n");
 80024fc:	4802      	ldr	r0, [pc, #8]	; (8002508 <SVC_Handler+0x10>)
 80024fe:	f00a f88f 	bl	800c620 <puts>
}
 8002502:	bf00      	nop
 8002504:	bd80      	pop	{r7, pc}
 8002506:	bf00      	nop
 8002508:	080103e8 	.word	0x080103e8

0800250c <DebugMon_Handler>:

void DebugMon_Handler(void) {
 800250c:	b580      	push	{r7, lr}
 800250e:	af00      	add	r7, sp, #0
	debug_printf("DebugMon: unimplemented\n");
 8002510:	4802      	ldr	r0, [pc, #8]	; (800251c <DebugMon_Handler+0x10>)
 8002512:	f00a f885 	bl	800c620 <puts>
}
 8002516:	bf00      	nop
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop
 800251c:	08010408 	.word	0x08010408

08002520 <PendSV_Handler>:

void PendSV_Handler(void) {
 8002520:	b580      	push	{r7, lr}
 8002522:	af00      	add	r7, sp, #0
	debug_printf("Pending SVC interrupt: unimplemented\n");
 8002524:	4802      	ldr	r0, [pc, #8]	; (8002530 <PendSV_Handler+0x10>)
 8002526:	f00a f87b 	bl	800c620 <puts>
}
 800252a:	bf00      	nop
 800252c:	bd80      	pop	{r7, pc}
 800252e:	bf00      	nop
 8002530:	08010420 	.word	0x08010420

08002534 <Delay>:
 * @brief  Inserts a delay time.
 * @func void Delay(uint32_t wait_duration_ms)
 * @param  wait_duration_ms: specifies the delay time length, in milliseconds
 * @retval None
 */
void Delay(uint32_t wait_duration_ms) {
 8002534:	b580      	push	{r7, lr}
 8002536:	b084      	sub	sp, #16
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
	uint32_t tick;
	tick = HAL_GetTick();
 800253c:	f002 f94e 	bl	80047dc <HAL_GetTick>
 8002540:	60f8      	str	r0, [r7, #12]
	while (HAL_GetTick() - tick < wait_duration_ms)
 8002542:	bf00      	nop
 8002544:	f002 f94a 	bl	80047dc <HAL_GetTick>
 8002548:	4602      	mov	r2, r0
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	1ad3      	subs	r3, r2, r3
 800254e:	687a      	ldr	r2, [r7, #4]
 8002550:	429a      	cmp	r2, r3
 8002552:	d8f7      	bhi.n	8002544 <Delay+0x10>
		;
}
 8002554:	bf00      	nop
 8002556:	bf00      	nop
 8002558:	3710      	adds	r7, #16
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}
	...

08002560 <TIM2_IRQHandler>:
 * @func 	void TIM2_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS être appelée directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER2_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme ça qu'elle est nommée dans le fichier startup.s !
 */
void TIM2_IRQHandler(void) {
 8002560:	b580      	push	{r7, lr}
 8002562:	af00      	add	r7, sp, #0
	if (__HAL_TIM_GET_IT_SOURCE(&Tim2_Handle, TIM_IT_UPDATE) != RESET) //Si le flag est levé...
 8002564:	4b0a      	ldr	r3, [pc, #40]	; (8002590 <TIM2_IRQHandler+0x30>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	68db      	ldr	r3, [r3, #12]
 800256a:	f003 0301 	and.w	r3, r3, #1
 800256e:	2b01      	cmp	r3, #1
 8002570:	d106      	bne.n	8002580 <TIM2_IRQHandler+0x20>
			{
		__HAL_TIM_CLEAR_IT(&Tim2_Handle, TIM_IT_UPDATE);//...On l'acquitte...
 8002572:	4b07      	ldr	r3, [pc, #28]	; (8002590 <TIM2_IRQHandler+0x30>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f06f 0201 	mvn.w	r2, #1
 800257a:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it_1ms();//...Et on appelle la fonction qui nous intéresse
 800257c:	f7fe f8fc 	bl	8000778 <TIMER2_user_handler_it_1ms>
	}
	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 8002580:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002584:	4803      	ldr	r0, [pc, #12]	; (8002594 <TIM2_IRQHandler+0x34>)
 8002586:	f007 f871 	bl	800966c <HAL_GPIO_TogglePin>
}
 800258a:	bf00      	nop
 800258c:	bd80      	pop	{r7, pc}
 800258e:	bf00      	nop
 8002590:	200098f0 	.word	0x200098f0
 8002594:	40020c00 	.word	0x40020c00

08002598 <TIMER2_run_1ms>:
 * @brief	Initialisation et lancement du timer 2.
 * 			Cette fonction lance de timer 2 et le configure pour qu'il déclenche sa routine d'interruption toutes les ms.
 * @func 	void TIMER2_run_1ms(void)
 * @post	Le timer 2 et son horloge sont activés, ses interruptions autorisées, et son décompte lancé.
 */
void TIMER2_run_1ms(void) {
 8002598:	b580      	push	{r7, lr}
 800259a:	b082      	sub	sp, #8
 800259c:	af00      	add	r7, sp, #0
	// On active l'horloge du TIM2
	__HAL_RCC_TIM2_CLK_ENABLE();
 800259e:	4b1b      	ldr	r3, [pc, #108]	; (800260c <TIMER2_run_1ms+0x74>)
 80025a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025a2:	4a1a      	ldr	r2, [pc, #104]	; (800260c <TIMER2_run_1ms+0x74>)
 80025a4:	f043 0301 	orr.w	r3, r3, #1
 80025a8:	6413      	str	r3, [r2, #64]	; 0x40
 80025aa:	4b18      	ldr	r3, [pc, #96]	; (800260c <TIMER2_run_1ms+0x74>)
 80025ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ae:	f003 0301 	and.w	r3, r3, #1
 80025b2:	607b      	str	r3, [r7, #4]
 80025b4:	687b      	ldr	r3, [r7, #4]

	// On fixe les priorités des interruptions du timer2 PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(TIM2_IRQn, 0, 1);
 80025b6:	2201      	movs	r2, #1
 80025b8:	2100      	movs	r1, #0
 80025ba:	201c      	movs	r0, #28
 80025bc:	f002 fa05 	bl	80049ca <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80025c0:	201c      	movs	r0, #28
 80025c2:	f002 fa1e 	bl	8004a02 <HAL_NVIC_EnableIRQ>

	// Time base configuration
	Tim2_Handle.Instance = TIM2; //On donne le timer 2 en instance à notre gestionnaire (Handle)
 80025c6:	4b12      	ldr	r3, [pc, #72]	; (8002610 <TIMER2_run_1ms+0x78>)
 80025c8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80025cc:	601a      	str	r2, [r3, #0]
	Tim2_Handle.Init.Period = 1000; //period_us - période choisie en us : Min = 1us, Max = 65535 us
 80025ce:	4b10      	ldr	r3, [pc, #64]	; (8002610 <TIMER2_run_1ms+0x78>)
 80025d0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80025d4:	60da      	str	r2, [r3, #12]
	Tim2_Handle.Init.Prescaler = TIM2_3_4_5_6_7_12_13_14_CLK / (1000000) - 1; //divise notre clock de timer par 84 (afin d'augmenter la période maximale)
 80025d6:	4b0e      	ldr	r3, [pc, #56]	; (8002610 <TIMER2_run_1ms+0x78>)
 80025d8:	2253      	movs	r2, #83	; 0x53
 80025da:	605a      	str	r2, [r3, #4]
	Tim2_Handle.Init.ClockDivision = 0;
 80025dc:	4b0c      	ldr	r3, [pc, #48]	; (8002610 <TIMER2_run_1ms+0x78>)
 80025de:	2200      	movs	r2, #0
 80025e0:	611a      	str	r2, [r3, #16]
	Tim2_Handle.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025e2:	4b0b      	ldr	r3, [pc, #44]	; (8002610 <TIMER2_run_1ms+0x78>)
 80025e4:	2200      	movs	r2, #0
 80025e6:	609a      	str	r2, [r3, #8]

	// On applique les paramètres d'initialisation
	HAL_TIM_Base_Init(&Tim2_Handle);
 80025e8:	4809      	ldr	r0, [pc, #36]	; (8002610 <TIMER2_run_1ms+0x78>)
 80025ea:	f008 fc69 	bl	800aec0 <HAL_TIM_Base_Init>

	// On autorise les interruptions
	HAL_TIM_Base_Start_IT(&Tim2_Handle);
 80025ee:	4808      	ldr	r0, [pc, #32]	; (8002610 <TIMER2_run_1ms+0x78>)
 80025f0:	f008 fc9a 	bl	800af28 <HAL_TIM_Base_Start_IT>

	// On lance le timer2
	__HAL_TIM_ENABLE(&Tim2_Handle);
 80025f4:	4b06      	ldr	r3, [pc, #24]	; (8002610 <TIMER2_run_1ms+0x78>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	681a      	ldr	r2, [r3, #0]
 80025fa:	4b05      	ldr	r3, [pc, #20]	; (8002610 <TIMER2_run_1ms+0x78>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f042 0201 	orr.w	r2, r2, #1
 8002602:	601a      	str	r2, [r3, #0]
}
 8002604:	bf00      	nop
 8002606:	3708      	adds	r7, #8
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}
 800260c:	40023800 	.word	0x40023800
 8002610:	200098f0 	.word	0x200098f0

08002614 <NVIC_EnableIRQ>:
	__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn) {
 8002614:	b480      	push	{r7}
 8002616:	b083      	sub	sp, #12
 8002618:	af00      	add	r7, sp, #0
 800261a:	4603      	mov	r3, r0
 800261c:	71fb      	strb	r3, [r7, #7]
				<< ((uint32_t) ((int32_t) IRQn) & (uint32_t) 0x1F)); /* enable interrupt */
 800261e:	79fb      	ldrb	r3, [r7, #7]
 8002620:	f003 031f 	and.w	r3, r3, #31
 8002624:	2201      	movs	r2, #1
 8002626:	fa02 f103 	lsl.w	r1, r2, r3
		NVIC->ISER[(uint32_t) ((int32_t) IRQn) >> 5] = (uint32_t) (1
 800262a:	4a05      	ldr	r2, [pc, #20]	; (8002640 <NVIC_EnableIRQ+0x2c>)
 800262c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002630:	095b      	lsrs	r3, r3, #5
 8002632:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
 8002636:	bf00      	nop
 8002638:	370c      	adds	r7, #12
 800263a:	46bd      	mov	sp, r7
 800263c:	bc80      	pop	{r7}
 800263e:	4770      	bx	lr
 8002640:	e000e100 	.word	0xe000e100

08002644 <NVIC_DisableIRQ>:

	 The function disables a device-specific interrupt in the NVIC interrupt controller.

	 \param [in]      IRQn  External interrupt number. Value cannot be negative.
	 */
	__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn) {
 8002644:	b480      	push	{r7}
 8002646:	b083      	sub	sp, #12
 8002648:	af00      	add	r7, sp, #0
 800264a:	4603      	mov	r3, r0
 800264c:	71fb      	strb	r3, [r7, #7]
		NVIC->ICER[((uint32_t) (IRQn) >> 5)] =
				(1 << ((uint32_t) (IRQn) & 0x1F)); /* disable interrupt */
 800264e:	79fb      	ldrb	r3, [r7, #7]
 8002650:	f003 031f 	and.w	r3, r3, #31
 8002654:	2201      	movs	r2, #1
 8002656:	fa02 f103 	lsl.w	r1, r2, r3
		NVIC->ICER[((uint32_t) (IRQn) >> 5)] =
 800265a:	4a06      	ldr	r2, [pc, #24]	; (8002674 <NVIC_DisableIRQ+0x30>)
 800265c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002660:	095b      	lsrs	r3, r3, #5
 8002662:	3320      	adds	r3, #32
 8002664:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
 8002668:	bf00      	nop
 800266a:	370c      	adds	r7, #12
 800266c:	46bd      	mov	sp, r7
 800266e:	bc80      	pop	{r7}
 8002670:	4770      	bx	lr
 8002672:	bf00      	nop
 8002674:	e000e100 	.word	0xe000e100

08002678 <UART_init>:
 * 				UART5  : Rx=PD2 et Tx=PC12, 	init des horloges des GPIOC et D et de l'UART5.
 * 				USART6 : Rx=PC7 et Tx=PC6, 		init des horloges du GPIOC et de l'USART6.
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate) {
 8002678:	b580      	push	{r7, lr}
 800267a:	b082      	sub	sp, #8
 800267c:	af00      	add	r7, sp, #0
 800267e:	4603      	mov	r3, r0
 8002680:	6039      	str	r1, [r7, #0]
 8002682:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800268a:	d805      	bhi.n	8002698 <UART_init+0x20>
 800268c:	4b3e      	ldr	r3, [pc, #248]	; (8002788 <UART_init+0x110>)
 800268e:	4a3f      	ldr	r2, [pc, #252]	; (800278c <UART_init+0x114>)
 8002690:	215f      	movs	r1, #95	; 0x5f
 8002692:	483f      	ldr	r0, [pc, #252]	; (8002790 <UART_init+0x118>)
 8002694:	f009 fb1a 	bl	800bccc <__assert_func>
	assert(uart_id < UART_ID_NB);
 8002698:	79fb      	ldrb	r3, [r7, #7]
 800269a:	2b05      	cmp	r3, #5
 800269c:	d905      	bls.n	80026aa <UART_init+0x32>
 800269e:	4b3d      	ldr	r3, [pc, #244]	; (8002794 <UART_init+0x11c>)
 80026a0:	4a3a      	ldr	r2, [pc, #232]	; (800278c <UART_init+0x114>)
 80026a2:	2160      	movs	r1, #96	; 0x60
 80026a4:	483a      	ldr	r0, [pc, #232]	; (8002790 <UART_init+0x118>)
 80026a6:	f009 fb11 	bl	800bccc <__assert_func>

	buffer_rx_read_index[uart_id] = 0;
 80026aa:	79fb      	ldrb	r3, [r7, #7]
 80026ac:	4a3a      	ldr	r2, [pc, #232]	; (8002798 <UART_init+0x120>)
 80026ae:	2100      	movs	r1, #0
 80026b0:	54d1      	strb	r1, [r2, r3]
	buffer_rx_write_index[uart_id] = 0;
 80026b2:	79fb      	ldrb	r3, [r7, #7]
 80026b4:	4a39      	ldr	r2, [pc, #228]	; (800279c <UART_init+0x124>)
 80026b6:	2100      	movs	r1, #0
 80026b8:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 80026ba:	79fb      	ldrb	r3, [r7, #7]
 80026bc:	4a38      	ldr	r2, [pc, #224]	; (80027a0 <UART_init+0x128>)
 80026be:	2100      	movs	r1, #0
 80026c0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	 - Hardware flow control disabled (RTS and CTS signals)
	 - Receive and transmit enabled
	 - OverSampling: enable
	 */
	UART_HandleStructure[uart_id].Instance =
			(USART_TypeDef*) instance_array[uart_id];
 80026c4:	79fa      	ldrb	r2, [r7, #7]
	UART_HandleStructure[uart_id].Instance =
 80026c6:	79fb      	ldrb	r3, [r7, #7]
			(USART_TypeDef*) instance_array[uart_id];
 80026c8:	4936      	ldr	r1, [pc, #216]	; (80027a4 <UART_init+0x12c>)
 80026ca:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
	UART_HandleStructure[uart_id].Instance =
 80026ce:	4936      	ldr	r1, [pc, #216]	; (80027a8 <UART_init+0x130>)
 80026d0:	019b      	lsls	r3, r3, #6
 80026d2:	440b      	add	r3, r1
 80026d4:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 80026d6:	79fb      	ldrb	r3, [r7, #7]
 80026d8:	4a33      	ldr	r2, [pc, #204]	; (80027a8 <UART_init+0x130>)
 80026da:	019b      	lsls	r3, r3, #6
 80026dc:	4413      	add	r3, r2
 80026de:	3304      	adds	r3, #4
 80026e0:	683a      	ldr	r2, [r7, #0]
 80026e2:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;	//
 80026e4:	79fb      	ldrb	r3, [r7, #7]
 80026e6:	4a30      	ldr	r2, [pc, #192]	; (80027a8 <UART_init+0x130>)
 80026e8:	019b      	lsls	r3, r3, #6
 80026ea:	4413      	add	r3, r2
 80026ec:	3308      	adds	r3, #8
 80026ee:	2200      	movs	r2, #0
 80026f0:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;	//
 80026f2:	79fb      	ldrb	r3, [r7, #7]
 80026f4:	4a2c      	ldr	r2, [pc, #176]	; (80027a8 <UART_init+0x130>)
 80026f6:	019b      	lsls	r3, r3, #6
 80026f8:	4413      	add	r3, r2
 80026fa:	330c      	adds	r3, #12
 80026fc:	2200      	movs	r2, #0
 80026fe:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;	//
 8002700:	79fb      	ldrb	r3, [r7, #7]
 8002702:	4a29      	ldr	r2, [pc, #164]	; (80027a8 <UART_init+0x130>)
 8002704:	019b      	lsls	r3, r3, #6
 8002706:	4413      	add	r3, r2
 8002708:	3310      	adds	r3, #16
 800270a:	2200      	movs	r2, #0
 800270c:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;	//
 800270e:	79fb      	ldrb	r3, [r7, #7]
 8002710:	4a25      	ldr	r2, [pc, #148]	; (80027a8 <UART_init+0x130>)
 8002712:	019b      	lsls	r3, r3, #6
 8002714:	4413      	add	r3, r2
 8002716:	3318      	adds	r3, #24
 8002718:	2200      	movs	r2, #0
 800271a:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;	//
 800271c:	79fb      	ldrb	r3, [r7, #7]
 800271e:	4a22      	ldr	r2, [pc, #136]	; (80027a8 <UART_init+0x130>)
 8002720:	019b      	lsls	r3, r3, #6
 8002722:	4413      	add	r3, r2
 8002724:	3314      	adds	r3, #20
 8002726:	220c      	movs	r2, #12
 8002728:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_8;	//
 800272a:	79fb      	ldrb	r3, [r7, #7]
 800272c:	4a1e      	ldr	r2, [pc, #120]	; (80027a8 <UART_init+0x130>)
 800272e:	019b      	lsls	r3, r3, #6
 8002730:	4413      	add	r3, r2
 8002732:	331c      	adds	r3, #28
 8002734:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002738:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 800273a:	79fb      	ldrb	r3, [r7, #7]
 800273c:	019b      	lsls	r3, r3, #6
 800273e:	4a1a      	ldr	r2, [pc, #104]	; (80027a8 <UART_init+0x130>)
 8002740:	4413      	add	r3, r2
 8002742:	4618      	mov	r0, r3
 8002744:	f008 fcb2 	bl	800b0ac <HAL_UART_Init>

	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 8002748:	79fb      	ldrb	r3, [r7, #7]
 800274a:	4a17      	ldr	r2, [pc, #92]	; (80027a8 <UART_init+0x130>)
 800274c:	019b      	lsls	r3, r3, #6
 800274e:	4413      	add	r3, r2
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	68da      	ldr	r2, [r3, #12]
 8002754:	79fb      	ldrb	r3, [r7, #7]
 8002756:	4914      	ldr	r1, [pc, #80]	; (80027a8 <UART_init+0x130>)
 8002758:	019b      	lsls	r3, r3, #6
 800275a:	440b      	add	r3, r1
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002762:	60da      	str	r2, [r3, #12]

	// On fixe les priorités des interruptions de usart6 PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id], 0, 1);
 8002764:	79fb      	ldrb	r3, [r7, #7]
 8002766:	4a11      	ldr	r2, [pc, #68]	; (80027ac <UART_init+0x134>)
 8002768:	56d3      	ldrsb	r3, [r2, r3]
 800276a:	2201      	movs	r2, #1
 800276c:	2100      	movs	r1, #0
 800276e:	4618      	mov	r0, r3
 8002770:	f002 f92b 	bl	80049ca <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8002774:	79fb      	ldrb	r3, [r7, #7]
 8002776:	4a0d      	ldr	r2, [pc, #52]	; (80027ac <UART_init+0x134>)
 8002778:	56d3      	ldrsb	r3, [r2, r3]
 800277a:	4618      	mov	r0, r3
 800277c:	f002 f941 	bl	8004a02 <HAL_NVIC_EnableIRQ>
	//HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la réception d'un caractère
}
 8002780:	bf00      	nop
 8002782:	3708      	adds	r7, #8
 8002784:	46bd      	mov	sp, r7
 8002786:	bd80      	pop	{r7, pc}
 8002788:	08010450 	.word	0x08010450
 800278c:	08010494 	.word	0x08010494
 8002790:	08010460 	.word	0x08010460
 8002794:	0801047c 	.word	0x0801047c
 8002798:	20009db4 	.word	0x20009db4
 800279c:	20009dac 	.word	0x20009dac
 80027a0:	20009dbc 	.word	0x20009dbc
 80027a4:	2000003c 	.word	0x2000003c
 80027a8:	2000992c 	.word	0x2000992c
 80027ac:	08010448 	.word	0x08010448

080027b0 <UART_data_ready>:

/*
 * Retourne VRAI si un ou des caractères sont disponibles dans le buffer.
 * Retourne FAUX si aucun caractère n'est disponible dans le buffer (le buffer est vide)
 */
bool_e UART_data_ready(uart_id_e uart_id) {
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b082      	sub	sp, #8
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	4603      	mov	r3, r0
 80027b8:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 80027ba:	79fb      	ldrb	r3, [r7, #7]
 80027bc:	2b05      	cmp	r3, #5
 80027be:	d905      	bls.n	80027cc <UART_data_ready+0x1c>
 80027c0:	4b06      	ldr	r3, [pc, #24]	; (80027dc <UART_data_ready+0x2c>)
 80027c2:	4a07      	ldr	r2, [pc, #28]	; (80027e0 <UART_data_ready+0x30>)
 80027c4:	218e      	movs	r1, #142	; 0x8e
 80027c6:	4807      	ldr	r0, [pc, #28]	; (80027e4 <UART_data_ready+0x34>)
 80027c8:	f009 fa80 	bl	800bccc <__assert_func>
	return buffer_rx_data_ready[uart_id];
 80027cc:	79fb      	ldrb	r3, [r7, #7]
 80027ce:	4a06      	ldr	r2, [pc, #24]	; (80027e8 <UART_data_ready+0x38>)
 80027d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 80027d4:	4618      	mov	r0, r3
 80027d6:	3708      	adds	r7, #8
 80027d8:	46bd      	mov	sp, r7
 80027da:	bd80      	pop	{r7, pc}
 80027dc:	0801047c 	.word	0x0801047c
 80027e0:	080104ac 	.word	0x080104ac
 80027e4:	08010460 	.word	0x08010460
 80027e8:	20009dbc 	.word	0x20009dbc

080027ec <UART_get_next_byte>:

/*
 * @ret Retourne le prochain caractère reçu. Ou 0 si rien n'a été reçu.
 * @post 	Le caractère renvoyé par cette fonction ne sera plus renvoyé.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id) {
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b084      	sub	sp, #16
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	4603      	mov	r3, r0
 80027f4:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 80027f6:	79fb      	ldrb	r3, [r7, #7]
 80027f8:	2b05      	cmp	r3, #5
 80027fa:	d905      	bls.n	8002808 <UART_get_next_byte+0x1c>
 80027fc:	4b22      	ldr	r3, [pc, #136]	; (8002888 <UART_get_next_byte+0x9c>)
 80027fe:	4a23      	ldr	r2, [pc, #140]	; (800288c <UART_get_next_byte+0xa0>)
 8002800:	2198      	movs	r1, #152	; 0x98
 8002802:	4823      	ldr	r0, [pc, #140]	; (8002890 <UART_get_next_byte+0xa4>)
 8002804:	f009 fa62 	bl	800bccc <__assert_func>

	if (!buffer_rx_data_ready[uart_id])	//N'est jamais sensé se produire si l'utilisateur vérifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 8002808:	79fb      	ldrb	r3, [r7, #7]
 800280a:	4a22      	ldr	r2, [pc, #136]	; (8002894 <UART_get_next_byte+0xa8>)
 800280c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d101      	bne.n	8002818 <UART_get_next_byte+0x2c>
		return 0;
 8002814:	2300      	movs	r3, #0
 8002816:	e033      	b.n	8002880 <UART_get_next_byte+0x94>

	ret = buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 8002818:	79fb      	ldrb	r3, [r7, #7]
 800281a:	79fa      	ldrb	r2, [r7, #7]
 800281c:	491e      	ldr	r1, [pc, #120]	; (8002898 <UART_get_next_byte+0xac>)
 800281e:	5c8a      	ldrb	r2, [r1, r2]
 8002820:	4611      	mov	r1, r2
 8002822:	4a1e      	ldr	r2, [pc, #120]	; (800289c <UART_get_next_byte+0xb0>)
 8002824:	01db      	lsls	r3, r3, #7
 8002826:	4413      	add	r3, r2
 8002828:	440b      	add	r3, r1
 800282a:	781b      	ldrb	r3, [r3, #0]
 800282c:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1)
 800282e:	79fb      	ldrb	r3, [r7, #7]
 8002830:	4a19      	ldr	r2, [pc, #100]	; (8002898 <UART_get_next_byte+0xac>)
 8002832:	5cd3      	ldrb	r3, [r2, r3]
 8002834:	3301      	adds	r3, #1
			% BUFFER_RX_SIZE;
 8002836:	425a      	negs	r2, r3
 8002838:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800283c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002840:	bf58      	it	pl
 8002842:	4253      	negpl	r3, r2
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1)
 8002844:	79fa      	ldrb	r2, [r7, #7]
 8002846:	b2d9      	uxtb	r1, r3
 8002848:	4b13      	ldr	r3, [pc, #76]	; (8002898 <UART_get_next_byte+0xac>)
 800284a:	5499      	strb	r1, [r3, r2]

	//Section critique durant laquelle on désactive les interruptions... pour éviter une mauvaise préemption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 800284c:	79fb      	ldrb	r3, [r7, #7]
 800284e:	4a14      	ldr	r2, [pc, #80]	; (80028a0 <UART_get_next_byte+0xb4>)
 8002850:	56d3      	ldrsb	r3, [r2, r3]
 8002852:	4618      	mov	r0, r3
 8002854:	f7ff fef6 	bl	8002644 <NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 8002858:	79fb      	ldrb	r3, [r7, #7]
 800285a:	4a12      	ldr	r2, [pc, #72]	; (80028a4 <UART_get_next_byte+0xb8>)
 800285c:	5cd2      	ldrb	r2, [r2, r3]
 800285e:	79fb      	ldrb	r3, [r7, #7]
 8002860:	490d      	ldr	r1, [pc, #52]	; (8002898 <UART_get_next_byte+0xac>)
 8002862:	5ccb      	ldrb	r3, [r1, r3]
 8002864:	429a      	cmp	r2, r3
 8002866:	d104      	bne.n	8002872 <UART_get_next_byte+0x86>
		buffer_rx_data_ready[uart_id] = FALSE;
 8002868:	79fb      	ldrb	r3, [r7, #7]
 800286a:	4a0a      	ldr	r2, [pc, #40]	; (8002894 <UART_get_next_byte+0xa8>)
 800286c:	2100      	movs	r1, #0
 800286e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8002872:	79fb      	ldrb	r3, [r7, #7]
 8002874:	4a0a      	ldr	r2, [pc, #40]	; (80028a0 <UART_get_next_byte+0xb4>)
 8002876:	56d3      	ldrsb	r3, [r2, r3]
 8002878:	4618      	mov	r0, r3
 800287a:	f7ff fecb 	bl	8002614 <NVIC_EnableIRQ>
	return ret;
 800287e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002880:	4618      	mov	r0, r3
 8002882:	3710      	adds	r7, #16
 8002884:	46bd      	mov	sp, r7
 8002886:	bd80      	pop	{r7, pc}
 8002888:	0801047c 	.word	0x0801047c
 800288c:	080104bc 	.word	0x080104bc
 8002890:	08010460 	.word	0x08010460
 8002894:	20009dbc 	.word	0x20009dbc
 8002898:	20009db4 	.word	0x20009db4
 800289c:	20009aac 	.word	0x20009aac
 80028a0:	08010448 	.word	0x08010448
 80028a4:	20009dac 	.word	0x20009dac

080028a8 <UART_putc>:
 * @brief	Envoi un caractere sur l'USARTx. Fonction BLOCANTE si un caractere est deja en cours d'envoi.
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c) {
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b084      	sub	sp, #16
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	4603      	mov	r3, r0
 80028b0:	460a      	mov	r2, r1
 80028b2:	71fb      	strb	r3, [r7, #7]
 80028b4:	4613      	mov	r3, r2
 80028b6:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 80028b8:	79fb      	ldrb	r3, [r7, #7]
 80028ba:	2b05      	cmp	r3, #5
 80028bc:	d905      	bls.n	80028ca <UART_putc+0x22>
 80028be:	4b0c      	ldr	r3, [pc, #48]	; (80028f0 <UART_putc+0x48>)
 80028c0:	4a0c      	ldr	r2, [pc, #48]	; (80028f4 <UART_putc+0x4c>)
 80028c2:	21c1      	movs	r1, #193	; 0xc1
 80028c4:	480c      	ldr	r0, [pc, #48]	; (80028f8 <UART_putc+0x50>)
 80028c6:	f009 fa01 	bl	800bccc <__assert_func>
	do {
		state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 80028ca:	79fb      	ldrb	r3, [r7, #7]
 80028cc:	019b      	lsls	r3, r3, #6
 80028ce:	4a0b      	ldr	r2, [pc, #44]	; (80028fc <UART_putc+0x54>)
 80028d0:	4413      	add	r3, r2
 80028d2:	1db9      	adds	r1, r7, #6
 80028d4:	2201      	movs	r2, #1
 80028d6:	4618      	mov	r0, r3
 80028d8:	f008 fc31 	bl	800b13e <HAL_UART_Transmit_IT>
 80028dc:	4603      	mov	r3, r0
 80028de:	73fb      	strb	r3, [r7, #15]
	} while (state == HAL_BUSY);
 80028e0:	7bfb      	ldrb	r3, [r7, #15]
 80028e2:	2b02      	cmp	r3, #2
 80028e4:	d0f1      	beq.n	80028ca <UART_putc+0x22>
}
 80028e6:	bf00      	nop
 80028e8:	bf00      	nop
 80028ea:	3710      	adds	r7, #16
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bd80      	pop	{r7, pc}
 80028f0:	0801047c 	.word	0x0801047c
 80028f4:	080104d0 	.word	0x080104d0
 80028f8:	08010460 	.word	0x08010460
 80028fc:	2000992c 	.word	0x2000992c

08002900 <USART1_IRQHandler>:
	}
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void) {
 8002900:	b580      	push	{r7, lr}
 8002902:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 8002904:	4802      	ldr	r0, [pc, #8]	; (8002910 <USART1_IRQHandler+0x10>)
 8002906:	f008 fce6 	bl	800b2d6 <HAL_UART_IRQHandler>
}
 800290a:	bf00      	nop
 800290c:	bd80      	pop	{r7, pc}
 800290e:	bf00      	nop
 8002910:	2000992c 	.word	0x2000992c

08002914 <USART2_IRQHandler>:

void USART2_IRQHandler(void) {
 8002914:	b580      	push	{r7, lr}
 8002916:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 8002918:	4802      	ldr	r0, [pc, #8]	; (8002924 <USART2_IRQHandler+0x10>)
 800291a:	f008 fcdc 	bl	800b2d6 <HAL_UART_IRQHandler>
}
 800291e:	bf00      	nop
 8002920:	bd80      	pop	{r7, pc}
 8002922:	bf00      	nop
 8002924:	2000996c 	.word	0x2000996c

08002928 <USART3_IRQHandler>:

void USART3_IRQHandler(void) {
 8002928:	b580      	push	{r7, lr}
 800292a:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 800292c:	4802      	ldr	r0, [pc, #8]	; (8002938 <USART3_IRQHandler+0x10>)
 800292e:	f008 fcd2 	bl	800b2d6 <HAL_UART_IRQHandler>
}
 8002932:	bf00      	nop
 8002934:	bd80      	pop	{r7, pc}
 8002936:	bf00      	nop
 8002938:	200099ac 	.word	0x200099ac

0800293c <UART4_IRQHandler>:

void UART4_IRQHandler(void) {
 800293c:	b580      	push	{r7, lr}
 800293e:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART4_ID]);
 8002940:	4802      	ldr	r0, [pc, #8]	; (800294c <UART4_IRQHandler+0x10>)
 8002942:	f008 fcc8 	bl	800b2d6 <HAL_UART_IRQHandler>
}
 8002946:	bf00      	nop
 8002948:	bd80      	pop	{r7, pc}
 800294a:	bf00      	nop
 800294c:	200099ec 	.word	0x200099ec

08002950 <UART5_IRQHandler>:

void UART5_IRQHandler(void) {
 8002950:	b580      	push	{r7, lr}
 8002952:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART5_ID]);
 8002954:	4802      	ldr	r0, [pc, #8]	; (8002960 <UART5_IRQHandler+0x10>)
 8002956:	f008 fcbe 	bl	800b2d6 <HAL_UART_IRQHandler>
}
 800295a:	bf00      	nop
 800295c:	bd80      	pop	{r7, pc}
 800295e:	bf00      	nop
 8002960:	20009a2c 	.word	0x20009a2c

08002964 <USART6_IRQHandler>:

void USART6_IRQHandler(void) {
 8002964:	b580      	push	{r7, lr}
 8002966:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART6_ID]);
 8002968:	4802      	ldr	r0, [pc, #8]	; (8002974 <USART6_IRQHandler+0x10>)
 800296a:	f008 fcb4 	bl	800b2d6 <HAL_UART_IRQHandler>
}
 800296e:	bf00      	nop
 8002970:	bd80      	pop	{r7, pc}
 8002972:	bf00      	nop
 8002974:	20009a6c 	.word	0x20009a6c

08002978 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002978:	b580      	push	{r7, lr}
 800297a:	b084      	sub	sp, #16
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if (huart->Instance == USART1)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4a2a      	ldr	r2, [pc, #168]	; (8002a30 <HAL_UART_RxCpltCallback+0xb8>)
 8002986:	4293      	cmp	r3, r2
 8002988:	d102      	bne.n	8002990 <HAL_UART_RxCpltCallback+0x18>
		uart_id = UART1_ID;
 800298a:	2300      	movs	r3, #0
 800298c:	73fb      	strb	r3, [r7, #15]
 800298e:	e026      	b.n	80029de <HAL_UART_RxCpltCallback+0x66>
	else if (huart->Instance == USART2)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a27      	ldr	r2, [pc, #156]	; (8002a34 <HAL_UART_RxCpltCallback+0xbc>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d102      	bne.n	80029a0 <HAL_UART_RxCpltCallback+0x28>
		uart_id = UART2_ID;
 800299a:	2301      	movs	r3, #1
 800299c:	73fb      	strb	r3, [r7, #15]
 800299e:	e01e      	b.n	80029de <HAL_UART_RxCpltCallback+0x66>
	else if (huart->Instance == USART3)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4a24      	ldr	r2, [pc, #144]	; (8002a38 <HAL_UART_RxCpltCallback+0xc0>)
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d102      	bne.n	80029b0 <HAL_UART_RxCpltCallback+0x38>
		uart_id = UART3_ID;
 80029aa:	2302      	movs	r3, #2
 80029ac:	73fb      	strb	r3, [r7, #15]
 80029ae:	e016      	b.n	80029de <HAL_UART_RxCpltCallback+0x66>
	else if (huart->Instance == UART4)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a21      	ldr	r2, [pc, #132]	; (8002a3c <HAL_UART_RxCpltCallback+0xc4>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d102      	bne.n	80029c0 <HAL_UART_RxCpltCallback+0x48>
		uart_id = UART4_ID;
 80029ba:	2303      	movs	r3, #3
 80029bc:	73fb      	strb	r3, [r7, #15]
 80029be:	e00e      	b.n	80029de <HAL_UART_RxCpltCallback+0x66>
	else if (huart->Instance == UART5)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a1e      	ldr	r2, [pc, #120]	; (8002a40 <HAL_UART_RxCpltCallback+0xc8>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d102      	bne.n	80029d0 <HAL_UART_RxCpltCallback+0x58>
		uart_id = UART5_ID;
 80029ca:	2304      	movs	r3, #4
 80029cc:	73fb      	strb	r3, [r7, #15]
 80029ce:	e006      	b.n	80029de <HAL_UART_RxCpltCallback+0x66>
	else if (huart->Instance == USART6)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a1b      	ldr	r2, [pc, #108]	; (8002a44 <HAL_UART_RxCpltCallback+0xcc>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d126      	bne.n	8002a28 <HAL_UART_RxCpltCallback+0xb0>
		uart_id = UART6_ID;
 80029da:	2305      	movs	r3, #5
 80029dc:	73fb      	strb	r3, [r7, #15]
	else
		return;

	buffer_rx_data_ready[uart_id] = TRUE;//Le buffer n'est pas (ou plus) vide.
 80029de:	7bfb      	ldrb	r3, [r7, #15]
 80029e0:	4a19      	ldr	r2, [pc, #100]	; (8002a48 <HAL_UART_RxCpltCallback+0xd0>)
 80029e2:	2101      	movs	r1, #1
 80029e4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (buffer_rx_write_index[uart_id] + 1)
 80029e8:	7bfb      	ldrb	r3, [r7, #15]
 80029ea:	4a18      	ldr	r2, [pc, #96]	; (8002a4c <HAL_UART_RxCpltCallback+0xd4>)
 80029ec:	5cd3      	ldrb	r3, [r2, r3]
 80029ee:	3301      	adds	r3, #1
			% BUFFER_RX_SIZE;				//Déplacement pointeur en écriture
 80029f0:	425a      	negs	r2, r3
 80029f2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80029f6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80029fa:	bf58      	it	pl
 80029fc:	4253      	negpl	r3, r2
	buffer_rx_write_index[uart_id] = (buffer_rx_write_index[uart_id] + 1)
 80029fe:	7bfa      	ldrb	r2, [r7, #15]
 8002a00:	b2d9      	uxtb	r1, r3
 8002a02:	4b12      	ldr	r3, [pc, #72]	; (8002a4c <HAL_UART_RxCpltCallback+0xd4>)
 8002a04:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],
 8002a06:	7bfb      	ldrb	r3, [r7, #15]
 8002a08:	019b      	lsls	r3, r3, #6
 8002a0a:	4a11      	ldr	r2, [pc, #68]	; (8002a50 <HAL_UART_RxCpltCallback+0xd8>)
 8002a0c:	1898      	adds	r0, r3, r2
			&buffer_rx[uart_id][buffer_rx_write_index[uart_id]], 1);//Réactivation de la réception d'un caractère
 8002a0e:	7bfb      	ldrb	r3, [r7, #15]
 8002a10:	7bfa      	ldrb	r2, [r7, #15]
 8002a12:	490e      	ldr	r1, [pc, #56]	; (8002a4c <HAL_UART_RxCpltCallback+0xd4>)
 8002a14:	5c8a      	ldrb	r2, [r1, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],
 8002a16:	01db      	lsls	r3, r3, #7
 8002a18:	4413      	add	r3, r2
 8002a1a:	4a0e      	ldr	r2, [pc, #56]	; (8002a54 <HAL_UART_RxCpltCallback+0xdc>)
 8002a1c:	4413      	add	r3, r2
 8002a1e:	2201      	movs	r2, #1
 8002a20:	4619      	mov	r1, r3
 8002a22:	f008 fbf2 	bl	800b20a <HAL_UART_Receive_IT>
 8002a26:	e000      	b.n	8002a2a <HAL_UART_RxCpltCallback+0xb2>
		return;
 8002a28:	bf00      	nop
}
 8002a2a:	3710      	adds	r7, #16
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	bd80      	pop	{r7, pc}
 8002a30:	40011000 	.word	0x40011000
 8002a34:	40004400 	.word	0x40004400
 8002a38:	40004800 	.word	0x40004800
 8002a3c:	40004c00 	.word	0x40004c00
 8002a40:	40005000 	.word	0x40005000
 8002a44:	40011400 	.word	0x40011400
 8002a48:	20009dbc 	.word	0x20009dbc
 8002a4c:	20009dac 	.word	0x20009dac
 8002a50:	2000992c 	.word	0x2000992c
 8002a54:	20009aac 	.word	0x20009aac

08002a58 <HAL_UART_MspInit>:
//Callback called by hal_uart
/*Selon l'instance de l'UART, on defini les broches qui vont bien (voir la doc)*/
/* Remarque : pour la plupart des UART, plusieurs combinaisons de broches sont disponible. En cas de besoin, cette fonction peut être modifiée.
 * -> consultez le classeur Ports_STM32F4.
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart) {
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b092      	sub	sp, #72	; 0x48
 8002a5c:	af02      	add	r7, sp, #8
 8002a5e:	6078      	str	r0, [r7, #4]

	if (huart->Instance == USART1) {
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a9e      	ldr	r2, [pc, #632]	; (8002ce0 <HAL_UART_MspInit+0x288>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d12c      	bne.n	8002ac4 <HAL_UART_MspInit+0x6c>
		__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8002a6a:	4b9e      	ldr	r3, [pc, #632]	; (8002ce4 <HAL_UART_MspInit+0x28c>)
 8002a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a6e:	4a9d      	ldr	r2, [pc, #628]	; (8002ce4 <HAL_UART_MspInit+0x28c>)
 8002a70:	f043 0302 	orr.w	r3, r3, #2
 8002a74:	6313      	str	r3, [r2, #48]	; 0x30
 8002a76:	4b9b      	ldr	r3, [pc, #620]	; (8002ce4 <HAL_UART_MspInit+0x28c>)
 8002a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a7a:	f003 0302 	and.w	r3, r3, #2
 8002a7e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002a80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP,
 8002a82:	2307      	movs	r3, #7
 8002a84:	9301      	str	r3, [sp, #4]
 8002a86:	2302      	movs	r3, #2
 8002a88:	9300      	str	r3, [sp, #0]
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	2202      	movs	r2, #2
 8002a8e:	2140      	movs	r1, #64	; 0x40
 8002a90:	4895      	ldr	r0, [pc, #596]	; (8002ce8 <HAL_UART_MspInit+0x290>)
 8002a92:	f7fe fe37 	bl	8001704 <BSP_GPIO_PinCfg>
				GPIO_SPEED_FAST, GPIO_AF7_USART1); //Configure Tx as AF
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_PULLUP,
 8002a96:	2307      	movs	r3, #7
 8002a98:	9301      	str	r3, [sp, #4]
 8002a9a:	2302      	movs	r3, #2
 8002a9c:	9300      	str	r3, [sp, #0]
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	2202      	movs	r2, #2
 8002aa2:	2180      	movs	r1, #128	; 0x80
 8002aa4:	4890      	ldr	r0, [pc, #576]	; (8002ce8 <HAL_UART_MspInit+0x290>)
 8002aa6:	f7fe fe2d 	bl	8001704 <BSP_GPIO_PinCfg>
				GPIO_SPEED_FAST, GPIO_AF7_USART1); //Configure Rx as AF
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 8002aaa:	4b8e      	ldr	r3, [pc, #568]	; (8002ce4 <HAL_UART_MspInit+0x28c>)
 8002aac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aae:	4a8d      	ldr	r2, [pc, #564]	; (8002ce4 <HAL_UART_MspInit+0x28c>)
 8002ab0:	f043 0310 	orr.w	r3, r3, #16
 8002ab4:	6453      	str	r3, [r2, #68]	; 0x44
 8002ab6:	4b8b      	ldr	r3, [pc, #556]	; (8002ce4 <HAL_UART_MspInit+0x28c>)
 8002ab8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aba:	f003 0310 	and.w	r3, r3, #16
 8002abe:	63bb      	str	r3, [r7, #56]	; 0x38
 8002ac0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
				GPIO_SPEED_FAST, GPIO_AF8_USART6); //Configure Tx as AF
		BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_PULLUP,
				GPIO_SPEED_FAST, GPIO_AF8_USART6); //Configure Rx as AF
		__HAL_RCC_USART6_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 8002ac2:	e109      	b.n	8002cd8 <HAL_UART_MspInit+0x280>
	} else if (huart->Instance == USART2) {
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a88      	ldr	r2, [pc, #544]	; (8002cec <HAL_UART_MspInit+0x294>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d12c      	bne.n	8002b28 <HAL_UART_MspInit+0xd0>
		__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 8002ace:	4b85      	ldr	r3, [pc, #532]	; (8002ce4 <HAL_UART_MspInit+0x28c>)
 8002ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ad2:	4a84      	ldr	r2, [pc, #528]	; (8002ce4 <HAL_UART_MspInit+0x28c>)
 8002ad4:	f043 0301 	orr.w	r3, r3, #1
 8002ad8:	6313      	str	r3, [r2, #48]	; 0x30
 8002ada:	4b82      	ldr	r3, [pc, #520]	; (8002ce4 <HAL_UART_MspInit+0x28c>)
 8002adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ade:	f003 0301 	and.w	r3, r3, #1
 8002ae2:	637b      	str	r3, [r7, #52]	; 0x34
 8002ae4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP,
 8002ae6:	2307      	movs	r3, #7
 8002ae8:	9301      	str	r3, [sp, #4]
 8002aea:	2302      	movs	r3, #2
 8002aec:	9300      	str	r3, [sp, #0]
 8002aee:	2301      	movs	r3, #1
 8002af0:	2202      	movs	r2, #2
 8002af2:	2104      	movs	r1, #4
 8002af4:	487e      	ldr	r0, [pc, #504]	; (8002cf0 <HAL_UART_MspInit+0x298>)
 8002af6:	f7fe fe05 	bl	8001704 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_PP, GPIO_PULLUP,
 8002afa:	2307      	movs	r3, #7
 8002afc:	9301      	str	r3, [sp, #4]
 8002afe:	2302      	movs	r3, #2
 8002b00:	9300      	str	r3, [sp, #0]
 8002b02:	2301      	movs	r3, #1
 8002b04:	2202      	movs	r2, #2
 8002b06:	2108      	movs	r1, #8
 8002b08:	4879      	ldr	r0, [pc, #484]	; (8002cf0 <HAL_UART_MspInit+0x298>)
 8002b0a:	f7fe fdfb 	bl	8001704 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 8002b0e:	4b75      	ldr	r3, [pc, #468]	; (8002ce4 <HAL_UART_MspInit+0x28c>)
 8002b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b12:	4a74      	ldr	r2, [pc, #464]	; (8002ce4 <HAL_UART_MspInit+0x28c>)
 8002b14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b18:	6413      	str	r3, [r2, #64]	; 0x40
 8002b1a:	4b72      	ldr	r3, [pc, #456]	; (8002ce4 <HAL_UART_MspInit+0x28c>)
 8002b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b22:	633b      	str	r3, [r7, #48]	; 0x30
 8002b24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002b26:	e0d7      	b.n	8002cd8 <HAL_UART_MspInit+0x280>
	} else if (huart->Instance == USART3) {
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a71      	ldr	r2, [pc, #452]	; (8002cf4 <HAL_UART_MspInit+0x29c>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d12e      	bne.n	8002b90 <HAL_UART_MspInit+0x138>
		__HAL_RCC_GPIOD_CLK_ENABLE();		//Horloge des broches a utiliser
 8002b32:	4b6c      	ldr	r3, [pc, #432]	; (8002ce4 <HAL_UART_MspInit+0x28c>)
 8002b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b36:	4a6b      	ldr	r2, [pc, #428]	; (8002ce4 <HAL_UART_MspInit+0x28c>)
 8002b38:	f043 0308 	orr.w	r3, r3, #8
 8002b3c:	6313      	str	r3, [r2, #48]	; 0x30
 8002b3e:	4b69      	ldr	r3, [pc, #420]	; (8002ce4 <HAL_UART_MspInit+0x28c>)
 8002b40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b42:	f003 0308 	and.w	r3, r3, #8
 8002b46:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002b48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
		BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_8, GPIO_MODE_AF_PP, GPIO_PULLUP,
 8002b4a:	2307      	movs	r3, #7
 8002b4c:	9301      	str	r3, [sp, #4]
 8002b4e:	2302      	movs	r3, #2
 8002b50:	9300      	str	r3, [sp, #0]
 8002b52:	2301      	movs	r3, #1
 8002b54:	2202      	movs	r2, #2
 8002b56:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002b5a:	4867      	ldr	r0, [pc, #412]	; (8002cf8 <HAL_UART_MspInit+0x2a0>)
 8002b5c:	f7fe fdd2 	bl	8001704 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP,
 8002b60:	2307      	movs	r3, #7
 8002b62:	9301      	str	r3, [sp, #4]
 8002b64:	2302      	movs	r3, #2
 8002b66:	9300      	str	r3, [sp, #0]
 8002b68:	2301      	movs	r3, #1
 8002b6a:	2202      	movs	r2, #2
 8002b6c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002b70:	4861      	ldr	r0, [pc, #388]	; (8002cf8 <HAL_UART_MspInit+0x2a0>)
 8002b72:	f7fe fdc7 	bl	8001704 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 8002b76:	4b5b      	ldr	r3, [pc, #364]	; (8002ce4 <HAL_UART_MspInit+0x28c>)
 8002b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b7a:	4a5a      	ldr	r2, [pc, #360]	; (8002ce4 <HAL_UART_MspInit+0x28c>)
 8002b7c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b80:	6413      	str	r3, [r2, #64]	; 0x40
 8002b82:	4b58      	ldr	r3, [pc, #352]	; (8002ce4 <HAL_UART_MspInit+0x28c>)
 8002b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b86:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b8a:	62bb      	str	r3, [r7, #40]	; 0x28
 8002b8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8002b8e:	e0a3      	b.n	8002cd8 <HAL_UART_MspInit+0x280>
	} else if (huart->Instance == UART4) {
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4a59      	ldr	r2, [pc, #356]	; (8002cfc <HAL_UART_MspInit+0x2a4>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d12e      	bne.n	8002bf8 <HAL_UART_MspInit+0x1a0>
		__HAL_RCC_GPIOC_CLK_ENABLE();		//Horloge des broches a utiliser
 8002b9a:	4b52      	ldr	r3, [pc, #328]	; (8002ce4 <HAL_UART_MspInit+0x28c>)
 8002b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b9e:	4a51      	ldr	r2, [pc, #324]	; (8002ce4 <HAL_UART_MspInit+0x28c>)
 8002ba0:	f043 0304 	orr.w	r3, r3, #4
 8002ba4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ba6:	4b4f      	ldr	r3, [pc, #316]	; (8002ce4 <HAL_UART_MspInit+0x28c>)
 8002ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002baa:	f003 0304 	and.w	r3, r3, #4
 8002bae:	627b      	str	r3, [r7, #36]	; 0x24
 8002bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
		BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP,
 8002bb2:	2307      	movs	r3, #7
 8002bb4:	9301      	str	r3, [sp, #4]
 8002bb6:	2302      	movs	r3, #2
 8002bb8:	9300      	str	r3, [sp, #0]
 8002bba:	2301      	movs	r3, #1
 8002bbc:	2202      	movs	r2, #2
 8002bbe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002bc2:	484f      	ldr	r0, [pc, #316]	; (8002d00 <HAL_UART_MspInit+0x2a8>)
 8002bc4:	f7fe fd9e 	bl	8001704 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_11, GPIO_MODE_AF_PP, GPIO_PULLUP,
 8002bc8:	2307      	movs	r3, #7
 8002bca:	9301      	str	r3, [sp, #4]
 8002bcc:	2302      	movs	r3, #2
 8002bce:	9300      	str	r3, [sp, #0]
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	2202      	movs	r2, #2
 8002bd4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002bd8:	4849      	ldr	r0, [pc, #292]	; (8002d00 <HAL_UART_MspInit+0x2a8>)
 8002bda:	f7fe fd93 	bl	8001704 <BSP_GPIO_PinCfg>
		__HAL_RCC_UART4_CLK_ENABLE();		//Horloge du peripherique UART
 8002bde:	4b41      	ldr	r3, [pc, #260]	; (8002ce4 <HAL_UART_MspInit+0x28c>)
 8002be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be2:	4a40      	ldr	r2, [pc, #256]	; (8002ce4 <HAL_UART_MspInit+0x28c>)
 8002be4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002be8:	6413      	str	r3, [r2, #64]	; 0x40
 8002bea:	4b3e      	ldr	r3, [pc, #248]	; (8002ce4 <HAL_UART_MspInit+0x28c>)
 8002bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002bf2:	623b      	str	r3, [r7, #32]
 8002bf4:	6a3b      	ldr	r3, [r7, #32]
}
 8002bf6:	e06f      	b.n	8002cd8 <HAL_UART_MspInit+0x280>
	} else if (huart->Instance == UART5) {
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4a41      	ldr	r2, [pc, #260]	; (8002d04 <HAL_UART_MspInit+0x2ac>)
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d139      	bne.n	8002c76 <HAL_UART_MspInit+0x21e>
		__HAL_RCC_GPIOC_CLK_ENABLE();		//Horloge des broches a utiliser
 8002c02:	4b38      	ldr	r3, [pc, #224]	; (8002ce4 <HAL_UART_MspInit+0x28c>)
 8002c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c06:	4a37      	ldr	r2, [pc, #220]	; (8002ce4 <HAL_UART_MspInit+0x28c>)
 8002c08:	f043 0304 	orr.w	r3, r3, #4
 8002c0c:	6313      	str	r3, [r2, #48]	; 0x30
 8002c0e:	4b35      	ldr	r3, [pc, #212]	; (8002ce4 <HAL_UART_MspInit+0x28c>)
 8002c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c12:	f003 0304 	and.w	r3, r3, #4
 8002c16:	61fb      	str	r3, [r7, #28]
 8002c18:	69fb      	ldr	r3, [r7, #28]
		__HAL_RCC_GPIOD_CLK_ENABLE();		//Horloge des broches a utiliser
 8002c1a:	4b32      	ldr	r3, [pc, #200]	; (8002ce4 <HAL_UART_MspInit+0x28c>)
 8002c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c1e:	4a31      	ldr	r2, [pc, #196]	; (8002ce4 <HAL_UART_MspInit+0x28c>)
 8002c20:	f043 0308 	orr.w	r3, r3, #8
 8002c24:	6313      	str	r3, [r2, #48]	; 0x30
 8002c26:	4b2f      	ldr	r3, [pc, #188]	; (8002ce4 <HAL_UART_MspInit+0x28c>)
 8002c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c2a:	f003 0308 	and.w	r3, r3, #8
 8002c2e:	61bb      	str	r3, [r7, #24]
 8002c30:	69bb      	ldr	r3, [r7, #24]
		BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_12, GPIO_MODE_AF_PP, GPIO_PULLUP,
 8002c32:	2307      	movs	r3, #7
 8002c34:	9301      	str	r3, [sp, #4]
 8002c36:	2302      	movs	r3, #2
 8002c38:	9300      	str	r3, [sp, #0]
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	2202      	movs	r2, #2
 8002c3e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002c42:	482f      	ldr	r0, [pc, #188]	; (8002d00 <HAL_UART_MspInit+0x2a8>)
 8002c44:	f7fe fd5e 	bl	8001704 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP,
 8002c48:	2307      	movs	r3, #7
 8002c4a:	9301      	str	r3, [sp, #4]
 8002c4c:	2302      	movs	r3, #2
 8002c4e:	9300      	str	r3, [sp, #0]
 8002c50:	2301      	movs	r3, #1
 8002c52:	2202      	movs	r2, #2
 8002c54:	2104      	movs	r1, #4
 8002c56:	4828      	ldr	r0, [pc, #160]	; (8002cf8 <HAL_UART_MspInit+0x2a0>)
 8002c58:	f7fe fd54 	bl	8001704 <BSP_GPIO_PinCfg>
		__HAL_RCC_UART5_CLK_ENABLE();		//Horloge du peripherique UART
 8002c5c:	4b21      	ldr	r3, [pc, #132]	; (8002ce4 <HAL_UART_MspInit+0x28c>)
 8002c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c60:	4a20      	ldr	r2, [pc, #128]	; (8002ce4 <HAL_UART_MspInit+0x28c>)
 8002c62:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002c66:	6413      	str	r3, [r2, #64]	; 0x40
 8002c68:	4b1e      	ldr	r3, [pc, #120]	; (8002ce4 <HAL_UART_MspInit+0x28c>)
 8002c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c6c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c70:	617b      	str	r3, [r7, #20]
 8002c72:	697b      	ldr	r3, [r7, #20]
}
 8002c74:	e030      	b.n	8002cd8 <HAL_UART_MspInit+0x280>
	} else if (huart->Instance == USART6) {
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4a23      	ldr	r2, [pc, #140]	; (8002d08 <HAL_UART_MspInit+0x2b0>)
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d12b      	bne.n	8002cd8 <HAL_UART_MspInit+0x280>
		__HAL_RCC_GPIOC_CLK_ENABLE();		//Horloge des broches a utiliser
 8002c80:	4b18      	ldr	r3, [pc, #96]	; (8002ce4 <HAL_UART_MspInit+0x28c>)
 8002c82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c84:	4a17      	ldr	r2, [pc, #92]	; (8002ce4 <HAL_UART_MspInit+0x28c>)
 8002c86:	f043 0304 	orr.w	r3, r3, #4
 8002c8a:	6313      	str	r3, [r2, #48]	; 0x30
 8002c8c:	4b15      	ldr	r3, [pc, #84]	; (8002ce4 <HAL_UART_MspInit+0x28c>)
 8002c8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c90:	f003 0304 	and.w	r3, r3, #4
 8002c94:	613b      	str	r3, [r7, #16]
 8002c96:	693b      	ldr	r3, [r7, #16]
		BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP,
 8002c98:	2308      	movs	r3, #8
 8002c9a:	9301      	str	r3, [sp, #4]
 8002c9c:	2302      	movs	r3, #2
 8002c9e:	9300      	str	r3, [sp, #0]
 8002ca0:	2301      	movs	r3, #1
 8002ca2:	2202      	movs	r2, #2
 8002ca4:	2140      	movs	r1, #64	; 0x40
 8002ca6:	4816      	ldr	r0, [pc, #88]	; (8002d00 <HAL_UART_MspInit+0x2a8>)
 8002ca8:	f7fe fd2c 	bl	8001704 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_PULLUP,
 8002cac:	2308      	movs	r3, #8
 8002cae:	9301      	str	r3, [sp, #4]
 8002cb0:	2302      	movs	r3, #2
 8002cb2:	9300      	str	r3, [sp, #0]
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	2202      	movs	r2, #2
 8002cb8:	2180      	movs	r1, #128	; 0x80
 8002cba:	4811      	ldr	r0, [pc, #68]	; (8002d00 <HAL_UART_MspInit+0x2a8>)
 8002cbc:	f7fe fd22 	bl	8001704 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART6_CLK_ENABLE();		//Horloge du peripherique UART
 8002cc0:	4b08      	ldr	r3, [pc, #32]	; (8002ce4 <HAL_UART_MspInit+0x28c>)
 8002cc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cc4:	4a07      	ldr	r2, [pc, #28]	; (8002ce4 <HAL_UART_MspInit+0x28c>)
 8002cc6:	f043 0320 	orr.w	r3, r3, #32
 8002cca:	6453      	str	r3, [r2, #68]	; 0x44
 8002ccc:	4b05      	ldr	r3, [pc, #20]	; (8002ce4 <HAL_UART_MspInit+0x28c>)
 8002cce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cd0:	f003 0320 	and.w	r3, r3, #32
 8002cd4:	60fb      	str	r3, [r7, #12]
 8002cd6:	68fb      	ldr	r3, [r7, #12]
}
 8002cd8:	bf00      	nop
 8002cda:	3740      	adds	r7, #64	; 0x40
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	bd80      	pop	{r7, pc}
 8002ce0:	40011000 	.word	0x40011000
 8002ce4:	40023800 	.word	0x40023800
 8002ce8:	40020400 	.word	0x40020400
 8002cec:	40004400 	.word	0x40004400
 8002cf0:	40020000 	.word	0x40020000
 8002cf4:	40004800 	.word	0x40004800
 8002cf8:	40020c00 	.word	0x40020c00
 8002cfc:	40004c00 	.word	0x40004c00
 8002d00:	40020800 	.word	0x40020800
 8002d04:	40005000 	.word	0x40005000
 8002d08:	40011400 	.word	0x40011400

08002d0c <Systick_init>:

//Tableau de pointeurs sur fonctions qui doivent être appelées périodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void) {
 8002d0c:	b480      	push	{r7}
 8002d0e:	b083      	sub	sp, #12
 8002d10:	af00      	add	r7, sp, #0
	uint8_t i;
	for (i = 0; i < MAX_CALLBACK_FUNCTION_NB; i++)
 8002d12:	2300      	movs	r3, #0
 8002d14:	71fb      	strb	r3, [r7, #7]
 8002d16:	e007      	b.n	8002d28 <Systick_init+0x1c>
		callback_functions[i] = NULL;
 8002d18:	79fb      	ldrb	r3, [r7, #7]
 8002d1a:	4a09      	ldr	r2, [pc, #36]	; (8002d40 <Systick_init+0x34>)
 8002d1c:	2100      	movs	r1, #0
 8002d1e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (i = 0; i < MAX_CALLBACK_FUNCTION_NB; i++)
 8002d22:	79fb      	ldrb	r3, [r7, #7]
 8002d24:	3301      	adds	r3, #1
 8002d26:	71fb      	strb	r3, [r7, #7]
 8002d28:	79fb      	ldrb	r3, [r7, #7]
 8002d2a:	2b0f      	cmp	r3, #15
 8002d2c:	d9f4      	bls.n	8002d18 <Systick_init+0xc>
	initialized = TRUE;
 8002d2e:	4b05      	ldr	r3, [pc, #20]	; (8002d44 <Systick_init+0x38>)
 8002d30:	2201      	movs	r2, #1
 8002d32:	601a      	str	r2, [r3, #0]
}
 8002d34:	bf00      	nop
 8002d36:	370c      	adds	r7, #12
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	bc80      	pop	{r7}
 8002d3c:	4770      	bx	lr
 8002d3e:	bf00      	nop
 8002d40:	20009dd4 	.word	0x20009dd4
 8002d44:	20009e14 	.word	0x20009e14

08002d48 <SysTick_Handler>:

//Routine d'interruption appelée automatiquement à chaque ms.
void SysTick_Handler(void) {
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b082      	sub	sp, #8
 8002d4c:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 8002d4e:	f001 fd37 	bl	80047c0 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8002d52:	f001 fe7e 	bl	8004a52 <HAL_SYSTICK_IRQHandler>

	if (!initialized)
 8002d56:	4b0f      	ldr	r3, [pc, #60]	; (8002d94 <SysTick_Handler+0x4c>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d101      	bne.n	8002d62 <SysTick_Handler+0x1a>
		Systick_init();
 8002d5e:	f7ff ffd5 	bl	8002d0c <Systick_init>

	uint8_t i;
	for (i = 0; i < MAX_CALLBACK_FUNCTION_NB; i++) {
 8002d62:	2300      	movs	r3, #0
 8002d64:	71fb      	strb	r3, [r7, #7]
 8002d66:	e00d      	b.n	8002d84 <SysTick_Handler+0x3c>
		if (callback_functions[i])
 8002d68:	79fb      	ldrb	r3, [r7, #7]
 8002d6a:	4a0b      	ldr	r2, [pc, #44]	; (8002d98 <SysTick_Handler+0x50>)
 8002d6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d004      	beq.n	8002d7e <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 8002d74:	79fb      	ldrb	r3, [r7, #7]
 8002d76:	4a08      	ldr	r2, [pc, #32]	; (8002d98 <SysTick_Handler+0x50>)
 8002d78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d7c:	4798      	blx	r3
	for (i = 0; i < MAX_CALLBACK_FUNCTION_NB; i++) {
 8002d7e:	79fb      	ldrb	r3, [r7, #7]
 8002d80:	3301      	adds	r3, #1
 8002d82:	71fb      	strb	r3, [r7, #7]
 8002d84:	79fb      	ldrb	r3, [r7, #7]
 8002d86:	2b0f      	cmp	r3, #15
 8002d88:	d9ee      	bls.n	8002d68 <SysTick_Handler+0x20>
	}
}
 8002d8a:	bf00      	nop
 8002d8c:	bf00      	nop
 8002d8e:	3708      	adds	r7, #8
 8002d90:	46bd      	mov	sp, r7
 8002d92:	bd80      	pop	{r7, pc}
 8002d94:	20009e14 	.word	0x20009e14
 8002d98:	20009dd4 	.word	0x20009dd4

08002d9c <LIS302DL_Init>:
  * @brief  Set LIS302DL Initialization.
  * @param  InitStruct: contains mask of different init parameters
  * @retval None
  */
void LIS302DL_Init(uint16_t InitStruct)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b084      	sub	sp, #16
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	4603      	mov	r3, r0
 8002da4:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8002da6:	2300      	movs	r3, #0
 8002da8:	73fb      	strb	r3, [r7, #15]
  
  /* Configure the low level interface */
  ACCELERO_IO_Init();
 8002daa:	f7fe fb87 	bl	80014bc <ACCELERO_IO_Init>

  ctrl = (uint8_t) InitStruct;
 8002dae:	88fb      	ldrh	r3, [r7, #6]
 8002db0:	b2db      	uxtb	r3, r3
 8002db2:	73fb      	strb	r3, [r7, #15]

  /* Write value to MEMS CTRL_REG1 register */
  ACCELERO_IO_Write(&ctrl, LIS302DL_CTRL_REG1_ADDR, 1);
 8002db4:	f107 030f 	add.w	r3, r7, #15
 8002db8:	2201      	movs	r2, #1
 8002dba:	2120      	movs	r1, #32
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	f7fe fbd7 	bl	8001570 <ACCELERO_IO_Write>
}
 8002dc2:	bf00      	nop
 8002dc4:	3710      	adds	r7, #16
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd80      	pop	{r7, pc}

08002dca <LIS302DL_ReadID>:
  * @brief  Read LIS302DL device ID.
  * @param  None
  * @retval The Device ID (two bytes).
  */
uint8_t LIS302DL_ReadID(void)
{
 8002dca:	b580      	push	{r7, lr}
 8002dcc:	b082      	sub	sp, #8
 8002dce:	af00      	add	r7, sp, #0
  uint8_t tmp = 0;
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	71fb      	strb	r3, [r7, #7]

  /* Configure the low level interface */
  ACCELERO_IO_Init();
 8002dd4:	f7fe fb72 	bl	80014bc <ACCELERO_IO_Init>

  /* Read WHO_AM_I register */
  ACCELERO_IO_Read(&tmp, LIS302DL_WHO_AM_I_ADDR, 1);
 8002dd8:	1dfb      	adds	r3, r7, #7
 8002dda:	2201      	movs	r2, #1
 8002ddc:	210f      	movs	r1, #15
 8002dde:	4618      	mov	r0, r3
 8002de0:	f7fe fbf8 	bl	80015d4 <ACCELERO_IO_Read>
  
  /* Return the ID */
  return (uint16_t)tmp;
 8002de4:	79fb      	ldrb	r3, [r7, #7]
}
 8002de6:	4618      	mov	r0, r3
 8002de8:	3708      	adds	r7, #8
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bd80      	pop	{r7, pc}

08002dee <LIS302DL_FilterConfig>:
  * @brief  Set LIS302DL Internal High Pass Filter configuration.
  * @param  FilterStruct: contains data for filter config
  * @retval None
  */
void LIS302DL_FilterConfig(uint8_t FilterStruct)
{
 8002dee:	b580      	push	{r7, lr}
 8002df0:	b084      	sub	sp, #16
 8002df2:	af00      	add	r7, sp, #0
 8002df4:	4603      	mov	r3, r0
 8002df6:	71fb      	strb	r3, [r7, #7]
  uint8_t ctrl = 0x00;
 8002df8:	2300      	movs	r3, #0
 8002dfa:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL_REG2 register */
  ACCELERO_IO_Read(&ctrl, LIS302DL_CTRL_REG2_ADDR, 1);
 8002dfc:	f107 030f 	add.w	r3, r7, #15
 8002e00:	2201      	movs	r2, #1
 8002e02:	2121      	movs	r1, #33	; 0x21
 8002e04:	4618      	mov	r0, r3
 8002e06:	f7fe fbe5 	bl	80015d4 <ACCELERO_IO_Read>

  /* Clear high pass filter cut-off level, interrupt and data selection bits */
  ctrl &= (uint8_t)~(LIS302DL_FILTEREDDATASELECTION_OUTPUTREGISTER | \
 8002e0a:	7bfb      	ldrb	r3, [r7, #15]
 8002e0c:	f023 032f 	bic.w	r3, r3, #47	; 0x2f
 8002e10:	b2db      	uxtb	r3, r3
 8002e12:	73fb      	strb	r3, [r7, #15]
                     LIS302DL_HIGHPASSFILTER_LEVEL_3 | \
                     LIS302DL_HIGHPASSFILTERINTERRUPT_1_2);

  ctrl |= FilterStruct;
 8002e14:	7bfa      	ldrb	r2, [r7, #15]
 8002e16:	79fb      	ldrb	r3, [r7, #7]
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	b2db      	uxtb	r3, r3
 8002e1c:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG2 register */
  ACCELERO_IO_Write(&ctrl, LIS302DL_CTRL_REG2_ADDR, 1);
 8002e1e:	f107 030f 	add.w	r3, r7, #15
 8002e22:	2201      	movs	r2, #1
 8002e24:	2121      	movs	r1, #33	; 0x21
 8002e26:	4618      	mov	r0, r3
 8002e28:	f7fe fba2 	bl	8001570 <ACCELERO_IO_Write>
}
 8002e2c:	bf00      	nop
 8002e2e:	3710      	adds	r7, #16
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bd80      	pop	{r7, pc}

08002e34 <LIS302DL_InterruptConfig>:
  * @param  LIS302DL_InterruptConfig_TypeDef: pointer to a LIS302DL_InterruptConfig_TypeDef 
  *         structure that contains the configuration setting for the LIS302DL Interrupt.
  * @retval None
  */
void LIS302DL_InterruptConfig(LIS302DL_InterruptConfigTypeDef *LIS302DL_IntConfigStruct)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b084      	sub	sp, #16
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
  uint8_t ctrl = 0x00;
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	73fb      	strb	r3, [r7, #15]
  
  /* Read CLICK_CFG register */
  ACCELERO_IO_Read(&ctrl, LIS302DL_CLICK_CFG_REG_ADDR, 1);
 8002e40:	f107 030f 	add.w	r3, r7, #15
 8002e44:	2201      	movs	r2, #1
 8002e46:	2138      	movs	r1, #56	; 0x38
 8002e48:	4618      	mov	r0, r3
 8002e4a:	f7fe fbc3 	bl	80015d4 <ACCELERO_IO_Read>
  
  /* Configure latch Interrupt request, click interrupts and double click interrupts */                   
  ctrl = (uint8_t)(LIS302DL_IntConfigStruct->Latch_Request| \
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	781a      	ldrb	r2, [r3, #0]
                   LIS302DL_IntConfigStruct->SingleClick_Axes | \
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	785b      	ldrb	r3, [r3, #1]
  ctrl = (uint8_t)(LIS302DL_IntConfigStruct->Latch_Request| \
 8002e56:	4313      	orrs	r3, r2
 8002e58:	b2da      	uxtb	r2, r3
                   LIS302DL_IntConfigStruct->DoubleClick_Axes);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	789b      	ldrb	r3, [r3, #2]
  ctrl = (uint8_t)(LIS302DL_IntConfigStruct->Latch_Request| \
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	b2db      	uxtb	r3, r3
 8002e62:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CLICK_CFG register */
  ACCELERO_IO_Write(&ctrl, LIS302DL_CLICK_CFG_REG_ADDR, 1);
 8002e64:	f107 030f 	add.w	r3, r7, #15
 8002e68:	2201      	movs	r2, #1
 8002e6a:	2138      	movs	r1, #56	; 0x38
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	f7fe fb7f 	bl	8001570 <ACCELERO_IO_Write>
}
 8002e72:	bf00      	nop
 8002e74:	3710      	adds	r7, #16
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd80      	pop	{r7, pc}

08002e7a <LIS302DL_Click_IntConfig>:
  * @brief  Set LIS302DL Interrupt configuration
  * @param  None
  * @retval None
  */
void LIS302DL_Click_IntConfig(void)
{
 8002e7a:	b580      	push	{r7, lr}
 8002e7c:	b082      	sub	sp, #8
 8002e7e:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8002e80:	2300      	movs	r3, #0
 8002e82:	71fb      	strb	r3, [r7, #7]
  LIS302DL_InterruptConfigTypeDef   LIS302DL_InterruptStruct;
  
  ACCELERO_IO_ITConfig();
 8002e84:	f7fe fb48 	bl	8001518 <ACCELERO_IO_ITConfig>
  
  /* Set configuration of Internal High Pass Filter of LIS302DL */
  LIS302DL_InterruptStruct.Latch_Request = LIS302DL_INTERRUPTREQUEST_LATCHED;
 8002e88:	2340      	movs	r3, #64	; 0x40
 8002e8a:	713b      	strb	r3, [r7, #4]
  LIS302DL_InterruptStruct.SingleClick_Axes = LIS302DL_CLICKINTERRUPT_Z_ENABLE;
 8002e8c:	2310      	movs	r3, #16
 8002e8e:	717b      	strb	r3, [r7, #5]
  LIS302DL_InterruptStruct.DoubleClick_Axes = LIS302DL_DOUBLECLICKINTERRUPT_Z_ENABLE;
 8002e90:	2320      	movs	r3, #32
 8002e92:	71bb      	strb	r3, [r7, #6]
  LIS302DL_InterruptConfig(&LIS302DL_InterruptStruct);
 8002e94:	1d3b      	adds	r3, r7, #4
 8002e96:	4618      	mov	r0, r3
 8002e98:	f7ff ffcc 	bl	8002e34 <LIS302DL_InterruptConfig>
  
  /* Configure Interrupt control register: enable Click interrupt on INT1 and
  INT2 on Z axis high event */
  ctrl = 0x3F;
 8002e9c:	233f      	movs	r3, #63	; 0x3f
 8002e9e:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_CTRL_REG3_ADDR, 1);
 8002ea0:	1dfb      	adds	r3, r7, #7
 8002ea2:	2201      	movs	r2, #1
 8002ea4:	2122      	movs	r1, #34	; 0x22
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	f7fe fb62 	bl	8001570 <ACCELERO_IO_Write>
  
  /* Enable Interrupt generation on click on Z axis */
  ctrl = 0x50;
 8002eac:	2350      	movs	r3, #80	; 0x50
 8002eae:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_CLICK_CFG_REG_ADDR, 1);
 8002eb0:	1dfb      	adds	r3, r7, #7
 8002eb2:	2201      	movs	r2, #1
 8002eb4:	2138      	movs	r1, #56	; 0x38
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	f7fe fb5a 	bl	8001570 <ACCELERO_IO_Write>
  
  /* Configure Click Threshold on X/Y axis (10 x 0.5g) */
  ctrl = 0xAA;
 8002ebc:	23aa      	movs	r3, #170	; 0xaa
 8002ebe:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_CLICK_THSY_X_REG_ADDR, 1);
 8002ec0:	1dfb      	adds	r3, r7, #7
 8002ec2:	2201      	movs	r2, #1
 8002ec4:	213b      	movs	r1, #59	; 0x3b
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	f7fe fb52 	bl	8001570 <ACCELERO_IO_Write>
  
  /* Configure Click Threshold on Z axis (10 x 0.5g) */
  ctrl = 0x0A;
 8002ecc:	230a      	movs	r3, #10
 8002ece:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_CLICK_THSZ_REG_ADDR, 1);
 8002ed0:	1dfb      	adds	r3, r7, #7
 8002ed2:	2201      	movs	r2, #1
 8002ed4:	213c      	movs	r1, #60	; 0x3c
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f7fe fb4a 	bl	8001570 <ACCELERO_IO_Write>
  
  /* Enable interrupt on Y axis high event */
  ctrl = 0x4C;
 8002edc:	234c      	movs	r3, #76	; 0x4c
 8002ede:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_FF_WU_CFG1_REG_ADDR, 1);
 8002ee0:	1dfb      	adds	r3, r7, #7
 8002ee2:	2201      	movs	r2, #1
 8002ee4:	2130      	movs	r1, #48	; 0x30
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	f7fe fb42 	bl	8001570 <ACCELERO_IO_Write>
  
  /* Configure Time Limit */
  ctrl = 0x03;
 8002eec:	2303      	movs	r3, #3
 8002eee:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_CLICK_TIMELIMIT_REG_ADDR, 1);
 8002ef0:	1dfb      	adds	r3, r7, #7
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	213d      	movs	r1, #61	; 0x3d
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	f7fe fb3a 	bl	8001570 <ACCELERO_IO_Write>
  
  /* Configure Latency */
  ctrl = 0x7F;
 8002efc:	237f      	movs	r3, #127	; 0x7f
 8002efe:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_CLICK_LATENCY_REG_ADDR, 1);
 8002f00:	1dfb      	adds	r3, r7, #7
 8002f02:	2201      	movs	r2, #1
 8002f04:	213e      	movs	r1, #62	; 0x3e
 8002f06:	4618      	mov	r0, r3
 8002f08:	f7fe fb32 	bl	8001570 <ACCELERO_IO_Write>
  
  /* Configure Click Window */
  ctrl = 0x7F;
 8002f0c:	237f      	movs	r3, #127	; 0x7f
 8002f0e:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_CLICK_WINDOW_REG_ADDR, 1);
 8002f10:	1dfb      	adds	r3, r7, #7
 8002f12:	2201      	movs	r2, #1
 8002f14:	213f      	movs	r1, #63	; 0x3f
 8002f16:	4618      	mov	r0, r3
 8002f18:	f7fe fb2a 	bl	8001570 <ACCELERO_IO_Write>
}
 8002f1c:	bf00      	nop
 8002f1e:	3708      	adds	r7, #8
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bd80      	pop	{r7, pc}

08002f24 <LIS302DL_Click_IntClear>:
  * @brief  Clear LIS302DL click Interrupt 
  * @param  None
  * @retval None
  */
void LIS302DL_Click_IntClear(void)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b084      	sub	sp, #16
 8002f28:	af00      	add	r7, sp, #0
  uint8_t buffer[6], clickreg = 0;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	71fb      	strb	r3, [r7, #7]

  /* Read click and status registers if the available MEMS Accelerometer is LIS302DL */
  ACCELERO_IO_Read(&clickreg, LIS302DL_CLICK_SRC_REG_ADDR, 1); 
 8002f2e:	1dfb      	adds	r3, r7, #7
 8002f30:	2201      	movs	r2, #1
 8002f32:	2139      	movs	r1, #57	; 0x39
 8002f34:	4618      	mov	r0, r3
 8002f36:	f7fe fb4d 	bl	80015d4 <ACCELERO_IO_Read>
  ACCELERO_IO_Read(buffer, LIS302DL_STATUS_REG_ADDR, 6);
 8002f3a:	f107 0308 	add.w	r3, r7, #8
 8002f3e:	2206      	movs	r2, #6
 8002f40:	2127      	movs	r1, #39	; 0x27
 8002f42:	4618      	mov	r0, r3
 8002f44:	f7fe fb46 	bl	80015d4 <ACCELERO_IO_Read>
}
 8002f48:	bf00      	nop
 8002f4a:	3710      	adds	r7, #16
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	bd80      	pop	{r7, pc}

08002f50 <LIS302DL_RebootCmd>:
  * @brief  Reboot memory content of LIS302DL.
  * @param  None
  * @retval None
  */
void LIS302DL_RebootCmd(void)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b082      	sub	sp, #8
 8002f54:	af00      	add	r7, sp, #0
  uint8_t tmpreg;
  /* Read CTRL_REG2 register */
  ACCELERO_IO_Read(&tmpreg, LIS302DL_CTRL_REG2_ADDR, 1);
 8002f56:	1dfb      	adds	r3, r7, #7
 8002f58:	2201      	movs	r2, #1
 8002f5a:	2121      	movs	r1, #33	; 0x21
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	f7fe fb39 	bl	80015d4 <ACCELERO_IO_Read>
  
  /* Enable or Disable the reboot memory */
  tmpreg |= LIS302DL_BOOT_REBOOTMEMORY;
 8002f62:	79fb      	ldrb	r3, [r7, #7]
 8002f64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002f68:	b2db      	uxtb	r3, r3
 8002f6a:	71fb      	strb	r3, [r7, #7]
  
  /* Write value to MEMS CTRL_REG2 register */
  ACCELERO_IO_Write(&tmpreg, LIS302DL_CTRL_REG2_ADDR, 1);
 8002f6c:	1dfb      	adds	r3, r7, #7
 8002f6e:	2201      	movs	r2, #1
 8002f70:	2121      	movs	r1, #33	; 0x21
 8002f72:	4618      	mov	r0, r3
 8002f74:	f7fe fafc 	bl	8001570 <ACCELERO_IO_Write>
}
 8002f78:	bf00      	nop
 8002f7a:	3708      	adds	r7, #8
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	bd80      	pop	{r7, pc}

08002f80 <LIS302DL_ReadACC>:
  *         ACC[mg]=SENSITIVITY* (out_h*256+out_l)/16 (12 bit rappresentation)
  * @param  pfData: Data out pointer
  * @retval None
  */
void LIS302DL_ReadACC(int16_t *pData)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b088      	sub	sp, #32
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  int8_t buffer[6];
  int16_t pnRawData[3];
  uint8_t sensitivity = LIS302DL_SENSITIVITY_2_3G;
 8002f88:	2312      	movs	r3, #18
 8002f8a:	77fb      	strb	r3, [r7, #31]
  uint8_t crtl, i = 0x00;
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	77bb      	strb	r3, [r7, #30]
  
  ACCELERO_IO_Read(&crtl, LIS302DL_CTRL_REG1_ADDR, 1);
 8002f90:	f107 030f 	add.w	r3, r7, #15
 8002f94:	2201      	movs	r2, #1
 8002f96:	2120      	movs	r1, #32
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f7fe fb1b 	bl	80015d4 <ACCELERO_IO_Read>
  ACCELERO_IO_Read((uint8_t*)buffer, LIS302DL_OUT_X_ADDR, 6);
 8002f9e:	f107 0318 	add.w	r3, r7, #24
 8002fa2:	2206      	movs	r2, #6
 8002fa4:	2129      	movs	r1, #41	; 0x29
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	f7fe fb14 	bl	80015d4 <ACCELERO_IO_Read>
  
  for(i=0; i<3; i++)
 8002fac:	2300      	movs	r3, #0
 8002fae:	77bb      	strb	r3, [r7, #30]
 8002fb0:	e00f      	b.n	8002fd2 <LIS302DL_ReadACC+0x52>
  {
    pnRawData[i] = buffer[2*i];
 8002fb2:	7fbb      	ldrb	r3, [r7, #30]
 8002fb4:	005b      	lsls	r3, r3, #1
 8002fb6:	3320      	adds	r3, #32
 8002fb8:	443b      	add	r3, r7
 8002fba:	f913 2c08 	ldrsb.w	r2, [r3, #-8]
 8002fbe:	7fbb      	ldrb	r3, [r7, #30]
 8002fc0:	b212      	sxth	r2, r2
 8002fc2:	005b      	lsls	r3, r3, #1
 8002fc4:	3320      	adds	r3, #32
 8002fc6:	443b      	add	r3, r7
 8002fc8:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 8002fcc:	7fbb      	ldrb	r3, [r7, #30]
 8002fce:	3301      	adds	r3, #1
 8002fd0:	77bb      	strb	r3, [r7, #30]
 8002fd2:	7fbb      	ldrb	r3, [r7, #30]
 8002fd4:	2b02      	cmp	r3, #2
 8002fd6:	d9ec      	bls.n	8002fb2 <LIS302DL_ReadACC+0x32>
  }
  
  switch(crtl & LIS302DL_FULLSCALE_9_2) 
 8002fd8:	7bfb      	ldrb	r3, [r7, #15]
 8002fda:	f003 0320 	and.w	r3, r3, #32
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d002      	beq.n	8002fe8 <LIS302DL_ReadACC+0x68>
 8002fe2:	2b20      	cmp	r3, #32
 8002fe4:	d003      	beq.n	8002fee <LIS302DL_ReadACC+0x6e>
  case LIS302DL_FULLSCALE_9_2:
    sensitivity = LIS302DL_SENSITIVITY_9_2G;
    break;
    
  default:
    break;
 8002fe6:	e005      	b.n	8002ff4 <LIS302DL_ReadACC+0x74>
    sensitivity = LIS302DL_SENSITIVITY_2_3G;
 8002fe8:	2312      	movs	r3, #18
 8002fea:	77fb      	strb	r3, [r7, #31]
    break;
 8002fec:	e002      	b.n	8002ff4 <LIS302DL_ReadACC+0x74>
    sensitivity = LIS302DL_SENSITIVITY_9_2G;
 8002fee:	2348      	movs	r3, #72	; 0x48
 8002ff0:	77fb      	strb	r3, [r7, #31]
    break;
 8002ff2:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	77bb      	strb	r3, [r7, #30]
 8002ff8:	e014      	b.n	8003024 <LIS302DL_ReadACC+0xa4>
  {
    pData[i]=(pnRawData[i] * sensitivity);
 8002ffa:	7fbb      	ldrb	r3, [r7, #30]
 8002ffc:	005b      	lsls	r3, r3, #1
 8002ffe:	3320      	adds	r3, #32
 8003000:	443b      	add	r3, r7
 8003002:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8003006:	b29a      	uxth	r2, r3
 8003008:	7ffb      	ldrb	r3, [r7, #31]
 800300a:	b29b      	uxth	r3, r3
 800300c:	fb12 f303 	smulbb	r3, r2, r3
 8003010:	b299      	uxth	r1, r3
 8003012:	7fbb      	ldrb	r3, [r7, #30]
 8003014:	005b      	lsls	r3, r3, #1
 8003016:	687a      	ldr	r2, [r7, #4]
 8003018:	4413      	add	r3, r2
 800301a:	b20a      	sxth	r2, r1
 800301c:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 800301e:	7fbb      	ldrb	r3, [r7, #30]
 8003020:	3301      	adds	r3, #1
 8003022:	77bb      	strb	r3, [r7, #30]
 8003024:	7fbb      	ldrb	r3, [r7, #30]
 8003026:	2b02      	cmp	r3, #2
 8003028:	d9e7      	bls.n	8002ffa <LIS302DL_ReadACC+0x7a>
  }
}
 800302a:	bf00      	nop
 800302c:	bf00      	nop
 800302e:	3720      	adds	r7, #32
 8003030:	46bd      	mov	sp, r7
 8003032:	bd80      	pop	{r7, pc}

08003034 <LIS3DSH_Init>:
  * @brief  Set LIS3DSH Initialization.
  * @param  InitStruct: contains mask of different init parameters
  * @retval None
  */
void LIS3DSH_Init(uint16_t InitStruct)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b084      	sub	sp, #16
 8003038:	af00      	add	r7, sp, #0
 800303a:	4603      	mov	r3, r0
 800303c:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 800303e:	2300      	movs	r3, #0
 8003040:	73fb      	strb	r3, [r7, #15]
  
  /* Configure the low level interface */
  ACCELERO_IO_Init();
 8003042:	f7fe fa3b 	bl	80014bc <ACCELERO_IO_Init>

  /* Configure MEMS: power mode(ODR) and axes enable */
  ctrl = (uint8_t) (InitStruct);
 8003046:	88fb      	ldrh	r3, [r7, #6]
 8003048:	b2db      	uxtb	r3, r3
 800304a:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG4 register */
  ACCELERO_IO_Write(&ctrl, LIS3DSH_CTRL_REG4_ADDR, 1);
 800304c:	f107 030f 	add.w	r3, r7, #15
 8003050:	2201      	movs	r2, #1
 8003052:	2120      	movs	r1, #32
 8003054:	4618      	mov	r0, r3
 8003056:	f7fe fa8b 	bl	8001570 <ACCELERO_IO_Write>
  
  /* Configure MEMS: full scale and self test */
  ctrl = (uint8_t) (InitStruct >> 8);
 800305a:	88fb      	ldrh	r3, [r7, #6]
 800305c:	0a1b      	lsrs	r3, r3, #8
 800305e:	b29b      	uxth	r3, r3
 8003060:	b2db      	uxtb	r3, r3
 8003062:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG5 register */
  ACCELERO_IO_Write(&ctrl, LIS3DSH_CTRL_REG5_ADDR, 1);
 8003064:	f107 030f 	add.w	r3, r7, #15
 8003068:	2201      	movs	r2, #1
 800306a:	2124      	movs	r1, #36	; 0x24
 800306c:	4618      	mov	r0, r3
 800306e:	f7fe fa7f 	bl	8001570 <ACCELERO_IO_Write>
}
 8003072:	bf00      	nop
 8003074:	3710      	adds	r7, #16
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}

0800307a <LIS3DSH_ReadID>:
  * @brief  Read LIS3DSH device ID.
  * @param  None
  * @retval The Device ID (two bytes).
  */
uint8_t LIS3DSH_ReadID(void)
{
 800307a:	b580      	push	{r7, lr}
 800307c:	b082      	sub	sp, #8
 800307e:	af00      	add	r7, sp, #0
  uint8_t tmp = 0;
 8003080:	2300      	movs	r3, #0
 8003082:	71fb      	strb	r3, [r7, #7]

  /* Configure the low level interface */
  ACCELERO_IO_Init();
 8003084:	f7fe fa1a 	bl	80014bc <ACCELERO_IO_Init>

  /* Read WHO_AM_I register */
  ACCELERO_IO_Read(&tmp, LIS3DSH_WHO_AM_I_ADDR, 1);
 8003088:	1dfb      	adds	r3, r7, #7
 800308a:	2201      	movs	r2, #1
 800308c:	210f      	movs	r1, #15
 800308e:	4618      	mov	r0, r3
 8003090:	f7fe faa0 	bl	80015d4 <ACCELERO_IO_Read>
  
  /* Return the ID */
  return (uint16_t)tmp;
 8003094:	79fb      	ldrb	r3, [r7, #7]
}
 8003096:	4618      	mov	r0, r3
 8003098:	3708      	adds	r7, #8
 800309a:	46bd      	mov	sp, r7
 800309c:	bd80      	pop	{r7, pc}

0800309e <LIS3DSH_InterruptConfig>:
  * @param  LIS3DSH_InterruptConfig_TypeDef: pointer to a LIS3DSH_InterruptConfig_TypeDef 
  *         structure that contains the configuration setting for the LIS3DSH Interrupt.
  * @retval None
  */
void LIS3DSH_InterruptConfig(LIS3DSH_InterruptConfigTypeDef *LIS3DSH_IntConfigStruct)
{
 800309e:	b580      	push	{r7, lr}
 80030a0:	b084      	sub	sp, #16
 80030a2:	af00      	add	r7, sp, #0
 80030a4:	6078      	str	r0, [r7, #4]
  uint8_t ctrl = 0x00;
 80030a6:	2300      	movs	r3, #0
 80030a8:	73fb      	strb	r3, [r7, #15]
  
  /* Configure Interrupt Selection , Request and Signal */                   
  ctrl = (uint8_t)(LIS3DSH_IntConfigStruct->Interrupt_Selection_Enable | \
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	785a      	ldrb	r2, [r3, #1]
                   LIS3DSH_IntConfigStruct->Interrupt_Request | \
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	781b      	ldrb	r3, [r3, #0]
  ctrl = (uint8_t)(LIS3DSH_IntConfigStruct->Interrupt_Selection_Enable | \
 80030b2:	4313      	orrs	r3, r2
 80030b4:	b2da      	uxtb	r2, r3
                   LIS3DSH_IntConfigStruct->Interrupt_Signal);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	789b      	ldrb	r3, [r3, #2]
  ctrl = (uint8_t)(LIS3DSH_IntConfigStruct->Interrupt_Selection_Enable | \
 80030ba:	4313      	orrs	r3, r2
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG3 register */
  ACCELERO_IO_Write(&ctrl, LIS3DSH_CTRL_REG3_ADDR, 1);
 80030c0:	f107 030f 	add.w	r3, r7, #15
 80030c4:	2201      	movs	r2, #1
 80030c6:	2123      	movs	r1, #35	; 0x23
 80030c8:	4618      	mov	r0, r3
 80030ca:	f7fe fa51 	bl	8001570 <ACCELERO_IO_Write>
  
  /* Configure State Machine 1 */                   
  ctrl = (uint8_t)(LIS3DSH_IntConfigStruct->State_Machine1_Enable | \
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	78da      	ldrb	r2, [r3, #3]
                   LIS3DSH_IntConfigStruct->State_Machine1_Interrupt);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	791b      	ldrb	r3, [r3, #4]
  ctrl = (uint8_t)(LIS3DSH_IntConfigStruct->State_Machine1_Enable | \
 80030d6:	4313      	orrs	r3, r2
 80030d8:	b2db      	uxtb	r3, r3
 80030da:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG1 register */
  ACCELERO_IO_Write(&ctrl, LIS3DSH_CTRL_REG1_ADDR, 1);
 80030dc:	f107 030f 	add.w	r3, r7, #15
 80030e0:	2201      	movs	r2, #1
 80030e2:	2121      	movs	r1, #33	; 0x21
 80030e4:	4618      	mov	r0, r3
 80030e6:	f7fe fa43 	bl	8001570 <ACCELERO_IO_Write>
  
  /* Configure State Machine 2 */                   
  ctrl = (uint8_t)(LIS3DSH_IntConfigStruct->State_Machine2_Enable | \
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	795a      	ldrb	r2, [r3, #5]
                   LIS3DSH_IntConfigStruct->State_Machine2_Interrupt);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	799b      	ldrb	r3, [r3, #6]
  ctrl = (uint8_t)(LIS3DSH_IntConfigStruct->State_Machine2_Enable | \
 80030f2:	4313      	orrs	r3, r2
 80030f4:	b2db      	uxtb	r3, r3
 80030f6:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG2 register */
  ACCELERO_IO_Write(&ctrl, LIS3DSH_CTRL_REG2_ADDR, 1);
 80030f8:	f107 030f 	add.w	r3, r7, #15
 80030fc:	2201      	movs	r2, #1
 80030fe:	2122      	movs	r1, #34	; 0x22
 8003100:	4618      	mov	r0, r3
 8003102:	f7fe fa35 	bl	8001570 <ACCELERO_IO_Write>
}
 8003106:	bf00      	nop
 8003108:	3710      	adds	r7, #16
 800310a:	46bd      	mov	sp, r7
 800310c:	bd80      	pop	{r7, pc}

0800310e <LIS3DSH_Click_IntConfig>:
  * @brief  Set LIS3DSH for click detection
  * @param  None
  * @retval None
  */
void LIS3DSH_Click_IntConfig(void)
{
 800310e:	b580      	push	{r7, lr}
 8003110:	b082      	sub	sp, #8
 8003112:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8003114:	2300      	movs	r3, #0
 8003116:	71fb      	strb	r3, [r7, #7]
  LIS3DSH_InterruptConfigTypeDef   LIS3DSH_InterruptStruct; 

  ACCELERO_IO_ITConfig();
 8003118:	f7fe f9fe 	bl	8001518 <ACCELERO_IO_ITConfig>

  /* Set LIS3DSH Interrupt configuration */
  LIS3DSH_InterruptStruct.Interrupt_Selection_Enable = LIS3DSH_INTERRUPT_2_ENABLE;
 800311c:	2300      	movs	r3, #0
 800311e:	707b      	strb	r3, [r7, #1]
  LIS3DSH_InterruptStruct.Interrupt_Request = LIS3DSH_INTERRUPT_REQUEST_LATCHED;
 8003120:	2300      	movs	r3, #0
 8003122:	703b      	strb	r3, [r7, #0]
  LIS3DSH_InterruptStruct.Interrupt_Signal = LIS3DSH_INTERRUPT_SIGNAL_HIGH;
 8003124:	2340      	movs	r3, #64	; 0x40
 8003126:	70bb      	strb	r3, [r7, #2]
  LIS3DSH_InterruptStruct.State_Machine1_Enable = LIS3DSH_SM_DISABLE;
 8003128:	2300      	movs	r3, #0
 800312a:	70fb      	strb	r3, [r7, #3]
  LIS3DSH_InterruptStruct.State_Machine2_Enable = LIS3DSH_SM_ENABLE;
 800312c:	2301      	movs	r3, #1
 800312e:	717b      	strb	r3, [r7, #5]
  LIS3DSH_InterruptStruct.State_Machine2_Interrupt = LIS3DSH_SM_INT1;
 8003130:	2300      	movs	r3, #0
 8003132:	71bb      	strb	r3, [r7, #6]
  LIS3DSH_InterruptConfig(&LIS3DSH_InterruptStruct);
 8003134:	463b      	mov	r3, r7
 8003136:	4618      	mov	r0, r3
 8003138:	f7ff ffb1 	bl	800309e <LIS3DSH_InterruptConfig>
    
  /* Set LIS3DSH State Machines configuration */
  ctrl=0x03; 
 800313c:	2303      	movs	r3, #3
 800313e:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_TIM2_1_L_ADDR,1);
 8003140:	1dfb      	adds	r3, r7, #7
 8003142:	2201      	movs	r2, #1
 8003144:	2152      	movs	r1, #82	; 0x52
 8003146:	4618      	mov	r0, r3
 8003148:	f7fe fa12 	bl	8001570 <ACCELERO_IO_Write>
  ctrl=0xC8; 
 800314c:	23c8      	movs	r3, #200	; 0xc8
 800314e:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_TIM1_1_L_ADDR,1);
 8003150:	1dfb      	adds	r3, r7, #7
 8003152:	2201      	movs	r2, #1
 8003154:	2154      	movs	r1, #84	; 0x54
 8003156:	4618      	mov	r0, r3
 8003158:	f7fe fa0a 	bl	8001570 <ACCELERO_IO_Write>
  ctrl=0x45; 
 800315c:	2345      	movs	r3, #69	; 0x45
 800315e:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_THRS2_1_ADDR,1);
 8003160:	1dfb      	adds	r3, r7, #7
 8003162:	2201      	movs	r2, #1
 8003164:	2156      	movs	r1, #86	; 0x56
 8003166:	4618      	mov	r0, r3
 8003168:	f7fe fa02 	bl	8001570 <ACCELERO_IO_Write>
  ctrl=0xFC; 
 800316c:	23fc      	movs	r3, #252	; 0xfc
 800316e:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_MASK1_A_ADDR,1);
 8003170:	1dfb      	adds	r3, r7, #7
 8003172:	2201      	movs	r2, #1
 8003174:	215a      	movs	r1, #90	; 0x5a
 8003176:	4618      	mov	r0, r3
 8003178:	f7fe f9fa 	bl	8001570 <ACCELERO_IO_Write>
  ctrl=0xA1; 
 800317c:	23a1      	movs	r3, #161	; 0xa1
 800317e:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_SETT1_ADDR,1);
 8003180:	1dfb      	adds	r3, r7, #7
 8003182:	2201      	movs	r2, #1
 8003184:	215b      	movs	r1, #91	; 0x5b
 8003186:	4618      	mov	r0, r3
 8003188:	f7fe f9f2 	bl	8001570 <ACCELERO_IO_Write>
  ctrl=0x01; 
 800318c:	2301      	movs	r3, #1
 800318e:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_PR1_ADDR,1);
 8003190:	1dfb      	adds	r3, r7, #7
 8003192:	2201      	movs	r2, #1
 8003194:	215c      	movs	r1, #92	; 0x5c
 8003196:	4618      	mov	r0, r3
 8003198:	f7fe f9ea 	bl	8001570 <ACCELERO_IO_Write>

  ACCELERO_IO_Write(&ctrl, LIS3DSH_SETT2_ADDR,1);
 800319c:	1dfb      	adds	r3, r7, #7
 800319e:	2201      	movs	r2, #1
 80031a0:	217b      	movs	r1, #123	; 0x7b
 80031a2:	4618      	mov	r0, r3
 80031a4:	f7fe f9e4 	bl	8001570 <ACCELERO_IO_Write>
  
  /* Configure State Machine 2 to detect single click */
  ACCELERO_IO_Write(&ctrl, LIS3DSH_ST2_1_ADDR,1);
 80031a8:	1dfb      	adds	r3, r7, #7
 80031aa:	2201      	movs	r2, #1
 80031ac:	2160      	movs	r1, #96	; 0x60
 80031ae:	4618      	mov	r0, r3
 80031b0:	f7fe f9de 	bl	8001570 <ACCELERO_IO_Write>
  ctrl=0x06; 
 80031b4:	2306      	movs	r3, #6
 80031b6:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_ST2_2_ADDR,1);
 80031b8:	1dfb      	adds	r3, r7, #7
 80031ba:	2201      	movs	r2, #1
 80031bc:	2161      	movs	r1, #97	; 0x61
 80031be:	4618      	mov	r0, r3
 80031c0:	f7fe f9d6 	bl	8001570 <ACCELERO_IO_Write>
  ctrl=0x28; 
 80031c4:	2328      	movs	r3, #40	; 0x28
 80031c6:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_ST2_3_ADDR,1);
 80031c8:	1dfb      	adds	r3, r7, #7
 80031ca:	2201      	movs	r2, #1
 80031cc:	2162      	movs	r1, #98	; 0x62
 80031ce:	4618      	mov	r0, r3
 80031d0:	f7fe f9ce 	bl	8001570 <ACCELERO_IO_Write>
  ctrl=0x11; 
 80031d4:	2311      	movs	r3, #17
 80031d6:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_ST2_4_ADDR,1);
 80031d8:	1dfb      	adds	r3, r7, #7
 80031da:	2201      	movs	r2, #1
 80031dc:	2163      	movs	r1, #99	; 0x63
 80031de:	4618      	mov	r0, r3
 80031e0:	f7fe f9c6 	bl	8001570 <ACCELERO_IO_Write>
}
 80031e4:	bf00      	nop
 80031e6:	3708      	adds	r7, #8
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bd80      	pop	{r7, pc}

080031ec <LIS3DSH_RebootCmd>:
  * @brief  Reboot memory content of LIS3DSH.
  * @param  None
  * @retval None
  */
void LIS3DSH_RebootCmd(void)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b082      	sub	sp, #8
 80031f0:	af00      	add	r7, sp, #0
  uint8_t tmpreg;
  /* Read CTRL_REG6 register */
  ACCELERO_IO_Read(&tmpreg, LIS3DSH_CTRL_REG6_ADDR, 1);
 80031f2:	1dfb      	adds	r3, r7, #7
 80031f4:	2201      	movs	r2, #1
 80031f6:	2125      	movs	r1, #37	; 0x25
 80031f8:	4618      	mov	r0, r3
 80031fa:	f7fe f9eb 	bl	80015d4 <ACCELERO_IO_Read>
  
  /* Enable or Disable the reboot memory */
  tmpreg |= LIS3DSH_BOOT_FORCED;
 80031fe:	79fb      	ldrb	r3, [r7, #7]
 8003200:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003204:	b2db      	uxtb	r3, r3
 8003206:	71fb      	strb	r3, [r7, #7]
  
  /* Write value to MEMS CTRL_REG6 register */
  ACCELERO_IO_Write(&tmpreg, LIS3DSH_CTRL_REG6_ADDR, 1);
 8003208:	1dfb      	adds	r3, r7, #7
 800320a:	2201      	movs	r2, #1
 800320c:	2125      	movs	r1, #37	; 0x25
 800320e:	4618      	mov	r0, r3
 8003210:	f7fe f9ae 	bl	8001570 <ACCELERO_IO_Write>
}
 8003214:	bf00      	nop
 8003216:	3708      	adds	r7, #8
 8003218:	46bd      	mov	sp, r7
 800321a:	bd80      	pop	{r7, pc}

0800321c <LIS3DSH_ReadACC>:
  *         ACC[mg]=SENSITIVITY* (out_h*256+out_l)/16 (12 bit representation).
  * @param  pointer on floating buffer.
  * @retval None
  */
void LIS3DSH_ReadACC(int16_t *pData)
{
 800321c:	b590      	push	{r4, r7, lr}
 800321e:	b089      	sub	sp, #36	; 0x24
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
  int8_t buffer[6];
  uint8_t crtl, i = 0x00;
 8003224:	2300      	movs	r3, #0
 8003226:	77fb      	strb	r3, [r7, #31]
  float sensitivity = LIS3DSH_SENSITIVITY_0_06G;
 8003228:	4b63      	ldr	r3, [pc, #396]	; (80033b8 <LIS3DSH_ReadACC+0x19c>)
 800322a:	61bb      	str	r3, [r7, #24]
  float valueinfloat = 0;
 800322c:	f04f 0300 	mov.w	r3, #0
 8003230:	617b      	str	r3, [r7, #20]
  
  ACCELERO_IO_Read(&crtl, LIS3DSH_CTRL_REG5_ADDR, 1);  
 8003232:	f107 030b 	add.w	r3, r7, #11
 8003236:	2201      	movs	r2, #1
 8003238:	2124      	movs	r1, #36	; 0x24
 800323a:	4618      	mov	r0, r3
 800323c:	f7fe f9ca 	bl	80015d4 <ACCELERO_IO_Read>
  ACCELERO_IO_Read((uint8_t*)&buffer[0], LIS3DSH_OUT_X_L_ADDR, 1);
 8003240:	f107 030c 	add.w	r3, r7, #12
 8003244:	2201      	movs	r2, #1
 8003246:	2128      	movs	r1, #40	; 0x28
 8003248:	4618      	mov	r0, r3
 800324a:	f7fe f9c3 	bl	80015d4 <ACCELERO_IO_Read>
  ACCELERO_IO_Read((uint8_t*)&buffer[1], LIS3DSH_OUT_X_H_ADDR, 1);
 800324e:	f107 030c 	add.w	r3, r7, #12
 8003252:	3301      	adds	r3, #1
 8003254:	2201      	movs	r2, #1
 8003256:	2129      	movs	r1, #41	; 0x29
 8003258:	4618      	mov	r0, r3
 800325a:	f7fe f9bb 	bl	80015d4 <ACCELERO_IO_Read>
  ACCELERO_IO_Read((uint8_t*)&buffer[2], LIS3DSH_OUT_Y_L_ADDR, 1);
 800325e:	f107 030c 	add.w	r3, r7, #12
 8003262:	3302      	adds	r3, #2
 8003264:	2201      	movs	r2, #1
 8003266:	212a      	movs	r1, #42	; 0x2a
 8003268:	4618      	mov	r0, r3
 800326a:	f7fe f9b3 	bl	80015d4 <ACCELERO_IO_Read>
  ACCELERO_IO_Read((uint8_t*)&buffer[3], LIS3DSH_OUT_Y_H_ADDR, 1);
 800326e:	f107 030c 	add.w	r3, r7, #12
 8003272:	3303      	adds	r3, #3
 8003274:	2201      	movs	r2, #1
 8003276:	212b      	movs	r1, #43	; 0x2b
 8003278:	4618      	mov	r0, r3
 800327a:	f7fe f9ab 	bl	80015d4 <ACCELERO_IO_Read>
  ACCELERO_IO_Read((uint8_t*)&buffer[4], LIS3DSH_OUT_Z_L_ADDR, 1);
 800327e:	f107 030c 	add.w	r3, r7, #12
 8003282:	3304      	adds	r3, #4
 8003284:	2201      	movs	r2, #1
 8003286:	212c      	movs	r1, #44	; 0x2c
 8003288:	4618      	mov	r0, r3
 800328a:	f7fe f9a3 	bl	80015d4 <ACCELERO_IO_Read>
  ACCELERO_IO_Read((uint8_t*)&buffer[5], LIS3DSH_OUT_Z_H_ADDR, 1);
 800328e:	f107 030c 	add.w	r3, r7, #12
 8003292:	3305      	adds	r3, #5
 8003294:	2201      	movs	r2, #1
 8003296:	212d      	movs	r1, #45	; 0x2d
 8003298:	4618      	mov	r0, r3
 800329a:	f7fe f99b 	bl	80015d4 <ACCELERO_IO_Read>
  
  switch(crtl & LIS3DSH__FULLSCALE_SELECTION) 
 800329e:	7afb      	ldrb	r3, [r7, #11]
 80032a0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80032a4:	2b20      	cmp	r3, #32
 80032a6:	d854      	bhi.n	8003352 <LIS3DSH_ReadACC+0x136>
 80032a8:	a201      	add	r2, pc, #4	; (adr r2, 80032b0 <LIS3DSH_ReadACC+0x94>)
 80032aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032ae:	bf00      	nop
 80032b0:	08003335 	.word	0x08003335
 80032b4:	08003353 	.word	0x08003353
 80032b8:	08003353 	.word	0x08003353
 80032bc:	08003353 	.word	0x08003353
 80032c0:	08003353 	.word	0x08003353
 80032c4:	08003353 	.word	0x08003353
 80032c8:	08003353 	.word	0x08003353
 80032cc:	08003353 	.word	0x08003353
 80032d0:	0800333b 	.word	0x0800333b
 80032d4:	08003353 	.word	0x08003353
 80032d8:	08003353 	.word	0x08003353
 80032dc:	08003353 	.word	0x08003353
 80032e0:	08003353 	.word	0x08003353
 80032e4:	08003353 	.word	0x08003353
 80032e8:	08003353 	.word	0x08003353
 80032ec:	08003353 	.word	0x08003353
 80032f0:	08003341 	.word	0x08003341
 80032f4:	08003353 	.word	0x08003353
 80032f8:	08003353 	.word	0x08003353
 80032fc:	08003353 	.word	0x08003353
 8003300:	08003353 	.word	0x08003353
 8003304:	08003353 	.word	0x08003353
 8003308:	08003353 	.word	0x08003353
 800330c:	08003353 	.word	0x08003353
 8003310:	08003347 	.word	0x08003347
 8003314:	08003353 	.word	0x08003353
 8003318:	08003353 	.word	0x08003353
 800331c:	08003353 	.word	0x08003353
 8003320:	08003353 	.word	0x08003353
 8003324:	08003353 	.word	0x08003353
 8003328:	08003353 	.word	0x08003353
 800332c:	08003353 	.word	0x08003353
 8003330:	0800334d 	.word	0x0800334d
  {
    /* FS bit = 000 ==> Sensitivity typical value = 0.06milligals/digit */ 
  case LIS3DSH_FULLSCALE_2:
    sensitivity = LIS3DSH_SENSITIVITY_0_06G;
 8003334:	4b20      	ldr	r3, [pc, #128]	; (80033b8 <LIS3DSH_ReadACC+0x19c>)
 8003336:	61bb      	str	r3, [r7, #24]
    break;
 8003338:	e00c      	b.n	8003354 <LIS3DSH_ReadACC+0x138>
    
    /* FS bit = 001 ==> Sensitivity typical value = 0.12milligals/digit */ 
  case LIS3DSH_FULLSCALE_4:
    sensitivity = LIS3DSH_SENSITIVITY_0_12G;
 800333a:	4b20      	ldr	r3, [pc, #128]	; (80033bc <LIS3DSH_ReadACC+0x1a0>)
 800333c:	61bb      	str	r3, [r7, #24]
    break;
 800333e:	e009      	b.n	8003354 <LIS3DSH_ReadACC+0x138>
    
    /* FS bit = 010 ==> Sensitivity typical value = 0.18milligals/digit */ 
  case LIS3DSH_FULLSCALE_6:
    sensitivity = LIS3DSH_SENSITIVITY_0_18G;
 8003340:	4b1f      	ldr	r3, [pc, #124]	; (80033c0 <LIS3DSH_ReadACC+0x1a4>)
 8003342:	61bb      	str	r3, [r7, #24]
    break;
 8003344:	e006      	b.n	8003354 <LIS3DSH_ReadACC+0x138>
    
    /* FS bit = 011 ==> Sensitivity typical value = 0.24milligals/digit */ 
  case LIS3DSH_FULLSCALE_8:
    sensitivity = LIS3DSH_SENSITIVITY_0_24G;
 8003346:	4b1f      	ldr	r3, [pc, #124]	; (80033c4 <LIS3DSH_ReadACC+0x1a8>)
 8003348:	61bb      	str	r3, [r7, #24]
    break;
 800334a:	e003      	b.n	8003354 <LIS3DSH_ReadACC+0x138>
    
    /* FS bit = 100 ==> Sensitivity typical value = 0.73milligals/digit */ 
  case LIS3DSH_FULLSCALE_16:
    sensitivity = LIS3DSH_SENSITIVITY_0_73G;
 800334c:	4b1e      	ldr	r3, [pc, #120]	; (80033c8 <LIS3DSH_ReadACC+0x1ac>)
 800334e:	61bb      	str	r3, [r7, #24]
    break;
 8003350:	e000      	b.n	8003354 <LIS3DSH_ReadACC+0x138>
    
  default:
    break;
 8003352:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8003354:	2300      	movs	r3, #0
 8003356:	77fb      	strb	r3, [r7, #31]
 8003358:	e025      	b.n	80033a6 <LIS3DSH_ReadACC+0x18a>
  {
    valueinfloat = ((buffer[2*i+1] << 8) + buffer[2*i]) * sensitivity;
 800335a:	7ffb      	ldrb	r3, [r7, #31]
 800335c:	005b      	lsls	r3, r3, #1
 800335e:	3301      	adds	r3, #1
 8003360:	3320      	adds	r3, #32
 8003362:	443b      	add	r3, r7
 8003364:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 8003368:	021b      	lsls	r3, r3, #8
 800336a:	7ffa      	ldrb	r2, [r7, #31]
 800336c:	0052      	lsls	r2, r2, #1
 800336e:	3220      	adds	r2, #32
 8003370:	443a      	add	r2, r7
 8003372:	f912 2c14 	ldrsb.w	r2, [r2, #-20]
 8003376:	4413      	add	r3, r2
 8003378:	4618      	mov	r0, r3
 800337a:	f7fd f833 	bl	80003e4 <__aeabi_i2f>
 800337e:	4603      	mov	r3, r0
 8003380:	4619      	mov	r1, r3
 8003382:	69b8      	ldr	r0, [r7, #24]
 8003384:	f7fd f882 	bl	800048c <__aeabi_fmul>
 8003388:	4603      	mov	r3, r0
 800338a:	617b      	str	r3, [r7, #20]
    pData[i] = (int16_t)valueinfloat;
 800338c:	7ffb      	ldrb	r3, [r7, #31]
 800338e:	005b      	lsls	r3, r3, #1
 8003390:	687a      	ldr	r2, [r7, #4]
 8003392:	18d4      	adds	r4, r2, r3
 8003394:	6978      	ldr	r0, [r7, #20]
 8003396:	f7fd f9c9 	bl	800072c <__aeabi_f2iz>
 800339a:	4603      	mov	r3, r0
 800339c:	b21b      	sxth	r3, r3
 800339e:	8023      	strh	r3, [r4, #0]
  for(i=0; i<3; i++)
 80033a0:	7ffb      	ldrb	r3, [r7, #31]
 80033a2:	3301      	adds	r3, #1
 80033a4:	77fb      	strb	r3, [r7, #31]
 80033a6:	7ffb      	ldrb	r3, [r7, #31]
 80033a8:	2b02      	cmp	r3, #2
 80033aa:	d9d6      	bls.n	800335a <LIS3DSH_ReadACC+0x13e>
  }
}
 80033ac:	bf00      	nop
 80033ae:	bf00      	nop
 80033b0:	3724      	adds	r7, #36	; 0x24
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bd90      	pop	{r4, r7, pc}
 80033b6:	bf00      	nop
 80033b8:	3d75c28f 	.word	0x3d75c28f
 80033bc:	3df5c28f 	.word	0x3df5c28f
 80033c0:	3e3851ec 	.word	0x3e3851ec
 80033c4:	3e75c28f 	.word	0x3e75c28f
 80033c8:	3f3ae148 	.word	0x3f3ae148

080033cc <DCMI_Control_IO_Init>:
 * @brief	Init DCMI module power control
 * @func	void DCMI_Control_IO_Init(void)
 * @param 	none
 * @retval	none
 */
void DCMI_Control_IO_Init(void) {
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b084      	sub	sp, #16
 80033d0:	af02      	add	r7, sp, #8
	/* Enable GPIOD clocks */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80033d2:	4b1c      	ldr	r3, [pc, #112]	; (8003444 <DCMI_Control_IO_Init+0x78>)
 80033d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033d6:	4a1b      	ldr	r2, [pc, #108]	; (8003444 <DCMI_Control_IO_Init+0x78>)
 80033d8:	f043 0308 	orr.w	r3, r3, #8
 80033dc:	6313      	str	r3, [r2, #48]	; 0x30
 80033de:	4b19      	ldr	r3, [pc, #100]	; (8003444 <DCMI_Control_IO_Init+0x78>)
 80033e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033e2:	f003 0308 	and.w	r3, r3, #8
 80033e6:	607b      	str	r3, [r7, #4]
 80033e8:	687b      	ldr	r3, [r7, #4]

	/* camera RST pin configuration */
	BSP_GPIO_PinCfg(CAMERA_RST_PORT, CAMERA_RST_PIN, GPIO_MODE_OUTPUT_PP,
 80033ea:	2300      	movs	r3, #0
 80033ec:	9301      	str	r3, [sp, #4]
 80033ee:	2300      	movs	r3, #0
 80033f0:	9300      	str	r3, [sp, #0]
 80033f2:	2300      	movs	r3, #0
 80033f4:	2201      	movs	r2, #1
 80033f6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80033fa:	4813      	ldr	r0, [pc, #76]	; (8003448 <DCMI_Control_IO_Init+0x7c>)
 80033fc:	f7fe f982 	bl	8001704 <BSP_GPIO_PinCfg>
			GPIO_NOPULL, GPIO_SPEED_LOW, 0);

	/*Reset camera*/
	HAL_GPIO_WritePin(CAMERA_RST_PORT, CAMERA_RST_PIN, GPIO_PIN_RESET);
 8003400:	2200      	movs	r2, #0
 8003402:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003406:	4810      	ldr	r0, [pc, #64]	; (8003448 <DCMI_Control_IO_Init+0x7c>)
 8003408:	f006 f918 	bl	800963c <HAL_GPIO_WritePin>
	Delay(10);
 800340c:	200a      	movs	r0, #10
 800340e:	f7ff f891 	bl	8002534 <Delay>
	HAL_GPIO_WritePin(CAMERA_RST_PORT, CAMERA_RST_PIN, GPIO_PIN_SET);
 8003412:	2201      	movs	r2, #1
 8003414:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003418:	480b      	ldr	r0, [pc, #44]	; (8003448 <DCMI_Control_IO_Init+0x7c>)
 800341a:	f006 f90f 	bl	800963c <HAL_GPIO_WritePin>

	/* camera PWR EN pin configuration */
	BSP_GPIO_PinCfg(CAMERA_PWR_EN_PORT, CAMERA_PWR_EN_PIN, GPIO_MODE_OUTPUT_PP,
 800341e:	2300      	movs	r3, #0
 8003420:	9301      	str	r3, [sp, #4]
 8003422:	2300      	movs	r3, #0
 8003424:	9300      	str	r3, [sp, #0]
 8003426:	2300      	movs	r3, #0
 8003428:	2201      	movs	r2, #1
 800342a:	2140      	movs	r1, #64	; 0x40
 800342c:	4806      	ldr	r0, [pc, #24]	; (8003448 <DCMI_Control_IO_Init+0x7c>)
 800342e:	f7fe f969 	bl	8001704 <BSP_GPIO_PinCfg>
			GPIO_NOPULL, GPIO_SPEED_LOW, 0);

	HAL_GPIO_WritePin(CAMERA_PWR_EN_PORT, CAMERA_PWR_EN_PIN, GPIO_PIN_RESET);
 8003432:	2200      	movs	r2, #0
 8003434:	2140      	movs	r1, #64	; 0x40
 8003436:	4804      	ldr	r0, [pc, #16]	; (8003448 <DCMI_Control_IO_Init+0x7c>)
 8003438:	f006 f900 	bl	800963c <HAL_GPIO_WritePin>
}
 800343c:	bf00      	nop
 800343e:	3708      	adds	r7, #8
 8003440:	46bd      	mov	sp, r7
 8003442:	bd80      	pop	{r7, pc}
 8003444:	40023800 	.word	0x40023800
 8003448:	40020c00 	.word	0x40020c00

0800344c <DCMI_OV9655_hardware_reset>:
 * @brief	Reset of the DCMI_OV9655
 * @func	void DCMI_OV9655_hardware_reset(void)
 * @param	none
 * @retval	none
 */
void DCMI_OV9655_hardware_reset(void) {
 800344c:	b580      	push	{r7, lr}
 800344e:	b084      	sub	sp, #16
 8003450:	af02      	add	r7, sp, #8
	/* Enable GPIOD clocks */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8003452:	4b10      	ldr	r3, [pc, #64]	; (8003494 <DCMI_OV9655_hardware_reset+0x48>)
 8003454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003456:	4a0f      	ldr	r2, [pc, #60]	; (8003494 <DCMI_OV9655_hardware_reset+0x48>)
 8003458:	f043 0308 	orr.w	r3, r3, #8
 800345c:	6313      	str	r3, [r2, #48]	; 0x30
 800345e:	4b0d      	ldr	r3, [pc, #52]	; (8003494 <DCMI_OV9655_hardware_reset+0x48>)
 8003460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003462:	f003 0308 	and.w	r3, r3, #8
 8003466:	607b      	str	r3, [r7, #4]
 8003468:	687b      	ldr	r3, [r7, #4]

	/* Camera RST pin configuration */
	BSP_GPIO_PinCfg(CAMERA_RST_PORT, CAMERA_RST_PIN, GPIO_MODE_OUTPUT_PP,
 800346a:	2300      	movs	r3, #0
 800346c:	9301      	str	r3, [sp, #4]
 800346e:	2300      	movs	r3, #0
 8003470:	9300      	str	r3, [sp, #0]
 8003472:	2300      	movs	r3, #0
 8003474:	2201      	movs	r2, #1
 8003476:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800347a:	4807      	ldr	r0, [pc, #28]	; (8003498 <DCMI_OV9655_hardware_reset+0x4c>)
 800347c:	f7fe f942 	bl	8001704 <BSP_GPIO_PinCfg>
			GPIO_NOPULL, GPIO_SPEED_LOW, 0);

	/* Reset camera*/
	HAL_GPIO_WritePin(CAMERA_PWR_EN_PORT, CAMERA_PWR_EN_PIN, GPIO_PIN_RESET);
 8003480:	2200      	movs	r2, #0
 8003482:	2140      	movs	r1, #64	; 0x40
 8003484:	4804      	ldr	r0, [pc, #16]	; (8003498 <DCMI_OV9655_hardware_reset+0x4c>)
 8003486:	f006 f8d9 	bl	800963c <HAL_GPIO_WritePin>
}
 800348a:	bf00      	nop
 800348c:	3708      	adds	r7, #8
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}
 8003492:	bf00      	nop
 8003494:	40023800 	.word	0x40023800
 8003498:	40020c00 	.word	0x40020c00

0800349c <DCMI_OV9655_QVGASizeSetup>:
/**
 * @brief  Set the QVGA size(240*320).
 * @param  None
 * @retval None
 */
void DCMI_OV9655_QVGASizeSetup(void) {
 800349c:	b580      	push	{r7, lr}
 800349e:	af00      	add	r7, sp, #0
	Delay(TIMEOUT);
 80034a0:	2002      	movs	r0, #2
 80034a2:	f7ff f847 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x00, 0x00);
 80034a6:	2200      	movs	r2, #0
 80034a8:	2100      	movs	r1, #0
 80034aa:	2060      	movs	r0, #96	; 0x60
 80034ac:	f7fd fd1c 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80034b0:	2002      	movs	r0, #2
 80034b2:	f7ff f83f 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x01, 0x80);
 80034b6:	2280      	movs	r2, #128	; 0x80
 80034b8:	2101      	movs	r1, #1
 80034ba:	2060      	movs	r0, #96	; 0x60
 80034bc:	f7fd fd14 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80034c0:	2002      	movs	r0, #2
 80034c2:	f7ff f837 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x02, 0x80);
 80034c6:	2280      	movs	r2, #128	; 0x80
 80034c8:	2102      	movs	r1, #2
 80034ca:	2060      	movs	r0, #96	; 0x60
 80034cc:	f7fd fd0c 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80034d0:	2002      	movs	r0, #2
 80034d2:	f7ff f82f 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x03, 0x02);
 80034d6:	2202      	movs	r2, #2
 80034d8:	2103      	movs	r1, #3
 80034da:	2060      	movs	r0, #96	; 0x60
 80034dc:	f7fd fd04 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80034e0:	2002      	movs	r0, #2
 80034e2:	f7ff f827 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x04, 0x03);
 80034e6:	2203      	movs	r2, #3
 80034e8:	2104      	movs	r1, #4
 80034ea:	2060      	movs	r0, #96	; 0x60
 80034ec:	f7fd fcfc 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80034f0:	2002      	movs	r0, #2
 80034f2:	f7ff f81f 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x09, 0x01);
 80034f6:	2201      	movs	r2, #1
 80034f8:	2109      	movs	r1, #9
 80034fa:	2060      	movs	r0, #96	; 0x60
 80034fc:	f7fd fcf4 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003500:	2002      	movs	r0, #2
 8003502:	f7ff f817 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x0b, 0x57);
 8003506:	2257      	movs	r2, #87	; 0x57
 8003508:	210b      	movs	r1, #11
 800350a:	2060      	movs	r0, #96	; 0x60
 800350c:	f7fd fcec 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003510:	2002      	movs	r0, #2
 8003512:	f7ff f80f 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x0e, 0x61);
 8003516:	2261      	movs	r2, #97	; 0x61
 8003518:	210e      	movs	r1, #14
 800351a:	2060      	movs	r0, #96	; 0x60
 800351c:	f7fd fce4 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003520:	2002      	movs	r0, #2
 8003522:	f7ff f807 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x0f, 0x40);
 8003526:	2240      	movs	r2, #64	; 0x40
 8003528:	210f      	movs	r1, #15
 800352a:	2060      	movs	r0, #96	; 0x60
 800352c:	f7fd fcdc 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003530:	2002      	movs	r0, #2
 8003532:	f7fe ffff 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x11, 0x01);
 8003536:	2201      	movs	r2, #1
 8003538:	2111      	movs	r1, #17
 800353a:	2060      	movs	r0, #96	; 0x60
 800353c:	f7fd fcd4 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003540:	2002      	movs	r0, #2
 8003542:	f7fe fff7 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x12, 0x62);
 8003546:	2262      	movs	r2, #98	; 0x62
 8003548:	2112      	movs	r1, #18
 800354a:	2060      	movs	r0, #96	; 0x60
 800354c:	f7fd fccc 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003550:	2002      	movs	r0, #2
 8003552:	f7fe ffef 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x13, 0xc7);
 8003556:	22c7      	movs	r2, #199	; 0xc7
 8003558:	2113      	movs	r1, #19
 800355a:	2060      	movs	r0, #96	; 0x60
 800355c:	f7fd fcc4 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003560:	2002      	movs	r0, #2
 8003562:	f7fe ffe7 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x14, 0x3a);
 8003566:	223a      	movs	r2, #58	; 0x3a
 8003568:	2114      	movs	r1, #20
 800356a:	2060      	movs	r0, #96	; 0x60
 800356c:	f7fd fcbc 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003570:	2002      	movs	r0, #2
 8003572:	f7fe ffdf 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x16, 0x24);
 8003576:	2224      	movs	r2, #36	; 0x24
 8003578:	2116      	movs	r1, #22
 800357a:	2060      	movs	r0, #96	; 0x60
 800357c:	f7fd fcb4 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003580:	2002      	movs	r0, #2
 8003582:	f7fe ffd7 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x17, 0x18);
 8003586:	2218      	movs	r2, #24
 8003588:	2117      	movs	r1, #23
 800358a:	2060      	movs	r0, #96	; 0x60
 800358c:	f7fd fcac 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003590:	2002      	movs	r0, #2
 8003592:	f7fe ffcf 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x18, 0x04);
 8003596:	2204      	movs	r2, #4
 8003598:	2118      	movs	r1, #24
 800359a:	2060      	movs	r0, #96	; 0x60
 800359c:	f7fd fca4 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80035a0:	2002      	movs	r0, #2
 80035a2:	f7fe ffc7 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x19, 0x01);
 80035a6:	2201      	movs	r2, #1
 80035a8:	2119      	movs	r1, #25
 80035aa:	2060      	movs	r0, #96	; 0x60
 80035ac:	f7fd fc9c 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80035b0:	2002      	movs	r0, #2
 80035b2:	f7fe ffbf 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x1a, 0x81);
 80035b6:	2281      	movs	r2, #129	; 0x81
 80035b8:	211a      	movs	r1, #26
 80035ba:	2060      	movs	r0, #96	; 0x60
 80035bc:	f7fd fc94 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80035c0:	2002      	movs	r0, #2
 80035c2:	f7fe ffb7 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x1e, 0x00); /*0x20*/
 80035c6:	2200      	movs	r2, #0
 80035c8:	211e      	movs	r1, #30
 80035ca:	2060      	movs	r0, #96	; 0x60
 80035cc:	f7fd fc8c 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80035d0:	2002      	movs	r0, #2
 80035d2:	f7fe ffaf 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x24, 0x3c);
 80035d6:	223c      	movs	r2, #60	; 0x3c
 80035d8:	2124      	movs	r1, #36	; 0x24
 80035da:	2060      	movs	r0, #96	; 0x60
 80035dc:	f7fd fc84 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80035e0:	2002      	movs	r0, #2
 80035e2:	f7fe ffa7 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x25, 0x36);
 80035e6:	2236      	movs	r2, #54	; 0x36
 80035e8:	2125      	movs	r1, #37	; 0x25
 80035ea:	2060      	movs	r0, #96	; 0x60
 80035ec:	f7fd fc7c 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80035f0:	2002      	movs	r0, #2
 80035f2:	f7fe ff9f 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x26, 0x72);
 80035f6:	2272      	movs	r2, #114	; 0x72
 80035f8:	2126      	movs	r1, #38	; 0x26
 80035fa:	2060      	movs	r0, #96	; 0x60
 80035fc:	f7fd fc74 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003600:	2002      	movs	r0, #2
 8003602:	f7fe ff97 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x27, 0x08);
 8003606:	2208      	movs	r2, #8
 8003608:	2127      	movs	r1, #39	; 0x27
 800360a:	2060      	movs	r0, #96	; 0x60
 800360c:	f7fd fc6c 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003610:	2002      	movs	r0, #2
 8003612:	f7fe ff8f 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x28, 0x08);
 8003616:	2208      	movs	r2, #8
 8003618:	2128      	movs	r1, #40	; 0x28
 800361a:	2060      	movs	r0, #96	; 0x60
 800361c:	f7fd fc64 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003620:	2002      	movs	r0, #2
 8003622:	f7fe ff87 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x29, 0x15);
 8003626:	2215      	movs	r2, #21
 8003628:	2129      	movs	r1, #41	; 0x29
 800362a:	2060      	movs	r0, #96	; 0x60
 800362c:	f7fd fc5c 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003630:	2002      	movs	r0, #2
 8003632:	f7fe ff7f 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x2a, 0x00);
 8003636:	2200      	movs	r2, #0
 8003638:	212a      	movs	r1, #42	; 0x2a
 800363a:	2060      	movs	r0, #96	; 0x60
 800363c:	f7fd fc54 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003640:	2002      	movs	r0, #2
 8003642:	f7fe ff77 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x2b, 0x00);
 8003646:	2200      	movs	r2, #0
 8003648:	212b      	movs	r1, #43	; 0x2b
 800364a:	2060      	movs	r0, #96	; 0x60
 800364c:	f7fd fc4c 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003650:	2002      	movs	r0, #2
 8003652:	f7fe ff6f 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x2c, 0x08);
 8003656:	2208      	movs	r2, #8
 8003658:	212c      	movs	r1, #44	; 0x2c
 800365a:	2060      	movs	r0, #96	; 0x60
 800365c:	f7fd fc44 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003660:	2002      	movs	r0, #2
 8003662:	f7fe ff67 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x32, 0x12);
 8003666:	2212      	movs	r2, #18
 8003668:	2132      	movs	r1, #50	; 0x32
 800366a:	2060      	movs	r0, #96	; 0x60
 800366c:	f7fd fc3c 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003670:	2002      	movs	r0, #2
 8003672:	f7fe ff5f 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x33, 0x00);
 8003676:	2200      	movs	r2, #0
 8003678:	2133      	movs	r1, #51	; 0x33
 800367a:	2060      	movs	r0, #96	; 0x60
 800367c:	f7fd fc34 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003680:	2002      	movs	r0, #2
 8003682:	f7fe ff57 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x34, 0x3f);
 8003686:	223f      	movs	r2, #63	; 0x3f
 8003688:	2134      	movs	r1, #52	; 0x34
 800368a:	2060      	movs	r0, #96	; 0x60
 800368c:	f7fd fc2c 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003690:	2002      	movs	r0, #2
 8003692:	f7fe ff4f 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x35, 0x00);
 8003696:	2200      	movs	r2, #0
 8003698:	2135      	movs	r1, #53	; 0x35
 800369a:	2060      	movs	r0, #96	; 0x60
 800369c:	f7fd fc24 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80036a0:	2002      	movs	r0, #2
 80036a2:	f7fe ff47 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x36, 0x3a);
 80036a6:	223a      	movs	r2, #58	; 0x3a
 80036a8:	2136      	movs	r1, #54	; 0x36
 80036aa:	2060      	movs	r0, #96	; 0x60
 80036ac:	f7fd fc1c 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80036b0:	2002      	movs	r0, #2
 80036b2:	f7fe ff3f 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x38, 0x72);
 80036b6:	2272      	movs	r2, #114	; 0x72
 80036b8:	2138      	movs	r1, #56	; 0x38
 80036ba:	2060      	movs	r0, #96	; 0x60
 80036bc:	f7fd fc14 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80036c0:	2002      	movs	r0, #2
 80036c2:	f7fe ff37 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x39, 0x57);
 80036c6:	2257      	movs	r2, #87	; 0x57
 80036c8:	2139      	movs	r1, #57	; 0x39
 80036ca:	2060      	movs	r0, #96	; 0x60
 80036cc:	f7fd fc0c 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80036d0:	2002      	movs	r0, #2
 80036d2:	f7fe ff2f 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3a, 0xcc);
 80036d6:	22cc      	movs	r2, #204	; 0xcc
 80036d8:	213a      	movs	r1, #58	; 0x3a
 80036da:	2060      	movs	r0, #96	; 0x60
 80036dc:	f7fd fc04 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80036e0:	2002      	movs	r0, #2
 80036e2:	f7fe ff27 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3b, 0x04);
 80036e6:	2204      	movs	r2, #4
 80036e8:	213b      	movs	r1, #59	; 0x3b
 80036ea:	2060      	movs	r0, #96	; 0x60
 80036ec:	f7fd fbfc 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80036f0:	2002      	movs	r0, #2
 80036f2:	f7fe ff1f 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3d, 0x99);
 80036f6:	2299      	movs	r2, #153	; 0x99
 80036f8:	213d      	movs	r1, #61	; 0x3d
 80036fa:	2060      	movs	r0, #96	; 0x60
 80036fc:	f7fd fbf4 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003700:	2002      	movs	r0, #2
 8003702:	f7fe ff17 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3e, 0x02);
 8003706:	2202      	movs	r2, #2
 8003708:	213e      	movs	r1, #62	; 0x3e
 800370a:	2060      	movs	r0, #96	; 0x60
 800370c:	f7fd fbec 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003710:	2002      	movs	r0, #2
 8003712:	f7fe ff0f 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3f, 0xc1);
 8003716:	22c1      	movs	r2, #193	; 0xc1
 8003718:	213f      	movs	r1, #63	; 0x3f
 800371a:	2060      	movs	r0, #96	; 0x60
 800371c:	f7fd fbe4 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003720:	2002      	movs	r0, #2
 8003722:	f7fe ff07 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x40, 0xc0);
 8003726:	22c0      	movs	r2, #192	; 0xc0
 8003728:	2140      	movs	r1, #64	; 0x40
 800372a:	2060      	movs	r0, #96	; 0x60
 800372c:	f7fd fbdc 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003730:	2002      	movs	r0, #2
 8003732:	f7fe feff 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x41, 0x41);
 8003736:	2241      	movs	r2, #65	; 0x41
 8003738:	2141      	movs	r1, #65	; 0x41
 800373a:	2060      	movs	r0, #96	; 0x60
 800373c:	f7fd fbd4 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003740:	2002      	movs	r0, #2
 8003742:	f7fe fef7 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x42, 0xc0);
 8003746:	22c0      	movs	r2, #192	; 0xc0
 8003748:	2142      	movs	r1, #66	; 0x42
 800374a:	2060      	movs	r0, #96	; 0x60
 800374c:	f7fd fbcc 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003750:	2002      	movs	r0, #2
 8003752:	f7fe feef 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x43, 0x0a);
 8003756:	220a      	movs	r2, #10
 8003758:	2143      	movs	r1, #67	; 0x43
 800375a:	2060      	movs	r0, #96	; 0x60
 800375c:	f7fd fbc4 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003760:	2002      	movs	r0, #2
 8003762:	f7fe fee7 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x44, 0xf0);
 8003766:	22f0      	movs	r2, #240	; 0xf0
 8003768:	2144      	movs	r1, #68	; 0x44
 800376a:	2060      	movs	r0, #96	; 0x60
 800376c:	f7fd fbbc 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003770:	2002      	movs	r0, #2
 8003772:	f7fe fedf 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x45, 0x46);
 8003776:	2246      	movs	r2, #70	; 0x46
 8003778:	2145      	movs	r1, #69	; 0x45
 800377a:	2060      	movs	r0, #96	; 0x60
 800377c:	f7fd fbb4 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003780:	2002      	movs	r0, #2
 8003782:	f7fe fed7 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x46, 0x62);
 8003786:	2262      	movs	r2, #98	; 0x62
 8003788:	2146      	movs	r1, #70	; 0x46
 800378a:	2060      	movs	r0, #96	; 0x60
 800378c:	f7fd fbac 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003790:	2002      	movs	r0, #2
 8003792:	f7fe fecf 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x47, 0x2a);
 8003796:	222a      	movs	r2, #42	; 0x2a
 8003798:	2147      	movs	r1, #71	; 0x47
 800379a:	2060      	movs	r0, #96	; 0x60
 800379c:	f7fd fba4 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80037a0:	2002      	movs	r0, #2
 80037a2:	f7fe fec7 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x48, 0x3c);
 80037a6:	223c      	movs	r2, #60	; 0x3c
 80037a8:	2148      	movs	r1, #72	; 0x48
 80037aa:	2060      	movs	r0, #96	; 0x60
 80037ac:	f7fd fb9c 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80037b0:	2002      	movs	r0, #2
 80037b2:	f7fe febf 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4a, 0xfc);
 80037b6:	22fc      	movs	r2, #252	; 0xfc
 80037b8:	214a      	movs	r1, #74	; 0x4a
 80037ba:	2060      	movs	r0, #96	; 0x60
 80037bc:	f7fd fb94 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80037c0:	2002      	movs	r0, #2
 80037c2:	f7fe feb7 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4b, 0xfc);
 80037c6:	22fc      	movs	r2, #252	; 0xfc
 80037c8:	214b      	movs	r1, #75	; 0x4b
 80037ca:	2060      	movs	r0, #96	; 0x60
 80037cc:	f7fd fb8c 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80037d0:	2002      	movs	r0, #2
 80037d2:	f7fe feaf 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4c, 0x7f);
 80037d6:	227f      	movs	r2, #127	; 0x7f
 80037d8:	214c      	movs	r1, #76	; 0x4c
 80037da:	2060      	movs	r0, #96	; 0x60
 80037dc:	f7fd fb84 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80037e0:	2002      	movs	r0, #2
 80037e2:	f7fe fea7 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4d, 0x7f);
 80037e6:	227f      	movs	r2, #127	; 0x7f
 80037e8:	214d      	movs	r1, #77	; 0x4d
 80037ea:	2060      	movs	r0, #96	; 0x60
 80037ec:	f7fd fb7c 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80037f0:	2002      	movs	r0, #2
 80037f2:	f7fe fe9f 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4e, 0x7f);
 80037f6:	227f      	movs	r2, #127	; 0x7f
 80037f8:	214e      	movs	r1, #78	; 0x4e
 80037fa:	2060      	movs	r0, #96	; 0x60
 80037fc:	f7fd fb74 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003800:	2002      	movs	r0, #2
 8003802:	f7fe fe97 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4f, 0x98);
 8003806:	2298      	movs	r2, #152	; 0x98
 8003808:	214f      	movs	r1, #79	; 0x4f
 800380a:	2060      	movs	r0, #96	; 0x60
 800380c:	f7fd fb6c 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003810:	2002      	movs	r0, #2
 8003812:	f7fe fe8f 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x50, 0x98);
 8003816:	2298      	movs	r2, #152	; 0x98
 8003818:	2150      	movs	r1, #80	; 0x50
 800381a:	2060      	movs	r0, #96	; 0x60
 800381c:	f7fd fb64 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003820:	2002      	movs	r0, #2
 8003822:	f7fe fe87 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x51, 0x00);
 8003826:	2200      	movs	r2, #0
 8003828:	2151      	movs	r1, #81	; 0x51
 800382a:	2060      	movs	r0, #96	; 0x60
 800382c:	f7fd fb5c 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003830:	2002      	movs	r0, #2
 8003832:	f7fe fe7f 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x52, 0x28);
 8003836:	2228      	movs	r2, #40	; 0x28
 8003838:	2152      	movs	r1, #82	; 0x52
 800383a:	2060      	movs	r0, #96	; 0x60
 800383c:	f7fd fb54 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003840:	2002      	movs	r0, #2
 8003842:	f7fe fe77 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x53, 0x70);
 8003846:	2270      	movs	r2, #112	; 0x70
 8003848:	2153      	movs	r1, #83	; 0x53
 800384a:	2060      	movs	r0, #96	; 0x60
 800384c:	f7fd fb4c 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003850:	2002      	movs	r0, #2
 8003852:	f7fe fe6f 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x54, 0x98);
 8003856:	2298      	movs	r2, #152	; 0x98
 8003858:	2154      	movs	r1, #84	; 0x54
 800385a:	2060      	movs	r0, #96	; 0x60
 800385c:	f7fd fb44 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003860:	2002      	movs	r0, #2
 8003862:	f7fe fe67 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x58, 0x1a);
 8003866:	221a      	movs	r2, #26
 8003868:	2158      	movs	r1, #88	; 0x58
 800386a:	2060      	movs	r0, #96	; 0x60
 800386c:	f7fd fb3c 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003870:	2002      	movs	r0, #2
 8003872:	f7fe fe5f 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x59, 0x85);
 8003876:	2285      	movs	r2, #133	; 0x85
 8003878:	2159      	movs	r1, #89	; 0x59
 800387a:	2060      	movs	r0, #96	; 0x60
 800387c:	f7fd fb34 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003880:	2002      	movs	r0, #2
 8003882:	f7fe fe57 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5a, 0xa9);
 8003886:	22a9      	movs	r2, #169	; 0xa9
 8003888:	215a      	movs	r1, #90	; 0x5a
 800388a:	2060      	movs	r0, #96	; 0x60
 800388c:	f7fd fb2c 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003890:	2002      	movs	r0, #2
 8003892:	f7fe fe4f 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5b, 0x64);
 8003896:	2264      	movs	r2, #100	; 0x64
 8003898:	215b      	movs	r1, #91	; 0x5b
 800389a:	2060      	movs	r0, #96	; 0x60
 800389c:	f7fd fb24 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80038a0:	2002      	movs	r0, #2
 80038a2:	f7fe fe47 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5c, 0x84);
 80038a6:	2284      	movs	r2, #132	; 0x84
 80038a8:	215c      	movs	r1, #92	; 0x5c
 80038aa:	2060      	movs	r0, #96	; 0x60
 80038ac:	f7fd fb1c 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80038b0:	2002      	movs	r0, #2
 80038b2:	f7fe fe3f 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5d, 0x53);
 80038b6:	2253      	movs	r2, #83	; 0x53
 80038b8:	215d      	movs	r1, #93	; 0x5d
 80038ba:	2060      	movs	r0, #96	; 0x60
 80038bc:	f7fd fb14 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80038c0:	2002      	movs	r0, #2
 80038c2:	f7fe fe37 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5e, 0x0e);
 80038c6:	220e      	movs	r2, #14
 80038c8:	215e      	movs	r1, #94	; 0x5e
 80038ca:	2060      	movs	r0, #96	; 0x60
 80038cc:	f7fd fb0c 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80038d0:	2002      	movs	r0, #2
 80038d2:	f7fe fe2f 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5f, 0xf0);
 80038d6:	22f0      	movs	r2, #240	; 0xf0
 80038d8:	215f      	movs	r1, #95	; 0x5f
 80038da:	2060      	movs	r0, #96	; 0x60
 80038dc:	f7fd fb04 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80038e0:	2002      	movs	r0, #2
 80038e2:	f7fe fe27 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x60, 0xf0);
 80038e6:	22f0      	movs	r2, #240	; 0xf0
 80038e8:	2160      	movs	r1, #96	; 0x60
 80038ea:	2060      	movs	r0, #96	; 0x60
 80038ec:	f7fd fafc 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80038f0:	2002      	movs	r0, #2
 80038f2:	f7fe fe1f 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x61, 0xf0);
 80038f6:	22f0      	movs	r2, #240	; 0xf0
 80038f8:	2161      	movs	r1, #97	; 0x61
 80038fa:	2060      	movs	r0, #96	; 0x60
 80038fc:	f7fd faf4 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003900:	2002      	movs	r0, #2
 8003902:	f7fe fe17 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x62, 0x00);
 8003906:	2200      	movs	r2, #0
 8003908:	2162      	movs	r1, #98	; 0x62
 800390a:	2060      	movs	r0, #96	; 0x60
 800390c:	f7fd faec 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003910:	2002      	movs	r0, #2
 8003912:	f7fe fe0f 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x63, 0x00);
 8003916:	2200      	movs	r2, #0
 8003918:	2163      	movs	r1, #99	; 0x63
 800391a:	2060      	movs	r0, #96	; 0x60
 800391c:	f7fd fae4 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003920:	2002      	movs	r0, #2
 8003922:	f7fe fe07 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x64, 0x02);
 8003926:	2202      	movs	r2, #2
 8003928:	2164      	movs	r1, #100	; 0x64
 800392a:	2060      	movs	r0, #96	; 0x60
 800392c:	f7fd fadc 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003930:	2002      	movs	r0, #2
 8003932:	f7fe fdff 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x65, 0x20);
 8003936:	2220      	movs	r2, #32
 8003938:	2165      	movs	r1, #101	; 0x65
 800393a:	2060      	movs	r0, #96	; 0x60
 800393c:	f7fd fad4 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003940:	2002      	movs	r0, #2
 8003942:	f7fe fdf7 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x66, 0x00);
 8003946:	2200      	movs	r2, #0
 8003948:	2166      	movs	r1, #102	; 0x66
 800394a:	2060      	movs	r0, #96	; 0x60
 800394c:	f7fd facc 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003950:	2002      	movs	r0, #2
 8003952:	f7fe fdef 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x69, 0x0a);
 8003956:	220a      	movs	r2, #10
 8003958:	2169      	movs	r1, #105	; 0x69
 800395a:	2060      	movs	r0, #96	; 0x60
 800395c:	f7fd fac4 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003960:	2002      	movs	r0, #2
 8003962:	f7fe fde7 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6b, 0x5a);
 8003966:	225a      	movs	r2, #90	; 0x5a
 8003968:	216b      	movs	r1, #107	; 0x6b
 800396a:	2060      	movs	r0, #96	; 0x60
 800396c:	f7fd fabc 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003970:	2002      	movs	r0, #2
 8003972:	f7fe fddf 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6c, 0x04);
 8003976:	2204      	movs	r2, #4
 8003978:	216c      	movs	r1, #108	; 0x6c
 800397a:	2060      	movs	r0, #96	; 0x60
 800397c:	f7fd fab4 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003980:	2002      	movs	r0, #2
 8003982:	f7fe fdd7 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6d, 0x55);
 8003986:	2255      	movs	r2, #85	; 0x55
 8003988:	216d      	movs	r1, #109	; 0x6d
 800398a:	2060      	movs	r0, #96	; 0x60
 800398c:	f7fd faac 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003990:	2002      	movs	r0, #2
 8003992:	f7fe fdcf 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6e, 0x00);
 8003996:	2200      	movs	r2, #0
 8003998:	216e      	movs	r1, #110	; 0x6e
 800399a:	2060      	movs	r0, #96	; 0x60
 800399c:	f7fd faa4 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80039a0:	2002      	movs	r0, #2
 80039a2:	f7fe fdc7 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6f, 0x9d);
 80039a6:	229d      	movs	r2, #157	; 0x9d
 80039a8:	216f      	movs	r1, #111	; 0x6f
 80039aa:	2060      	movs	r0, #96	; 0x60
 80039ac:	f7fd fa9c 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80039b0:	2002      	movs	r0, #2
 80039b2:	f7fe fdbf 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x70, 0x21);
 80039b6:	2221      	movs	r2, #33	; 0x21
 80039b8:	2170      	movs	r1, #112	; 0x70
 80039ba:	2060      	movs	r0, #96	; 0x60
 80039bc:	f7fd fa94 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80039c0:	2002      	movs	r0, #2
 80039c2:	f7fe fdb7 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x71, 0x78);
 80039c6:	2278      	movs	r2, #120	; 0x78
 80039c8:	2171      	movs	r1, #113	; 0x71
 80039ca:	2060      	movs	r0, #96	; 0x60
 80039cc:	f7fd fa8c 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80039d0:	2002      	movs	r0, #2
 80039d2:	f7fe fdaf 	bl	8002534 <Delay>
	Delay(TIMEOUT);
 80039d6:	2002      	movs	r0, #2
 80039d8:	f7fe fdac 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x72, 0x11);
 80039dc:	2211      	movs	r2, #17
 80039de:	2172      	movs	r1, #114	; 0x72
 80039e0:	2060      	movs	r0, #96	; 0x60
 80039e2:	f7fd fa81 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80039e6:	2002      	movs	r0, #2
 80039e8:	f7fe fda4 	bl	8002534 <Delay>
	Delay(TIMEOUT);
 80039ec:	2002      	movs	r0, #2
 80039ee:	f7fe fda1 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x73, 0x01);
 80039f2:	2201      	movs	r2, #1
 80039f4:	2173      	movs	r1, #115	; 0x73
 80039f6:	2060      	movs	r0, #96	; 0x60
 80039f8:	f7fd fa76 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80039fc:	2002      	movs	r0, #2
 80039fe:	f7fe fd99 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x74, 0x10);
 8003a02:	2210      	movs	r2, #16
 8003a04:	2174      	movs	r1, #116	; 0x74
 8003a06:	2060      	movs	r0, #96	; 0x60
 8003a08:	f7fd fa6e 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a0c:	2002      	movs	r0, #2
 8003a0e:	f7fe fd91 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x75, 0x10);
 8003a12:	2210      	movs	r2, #16
 8003a14:	2175      	movs	r1, #117	; 0x75
 8003a16:	2060      	movs	r0, #96	; 0x60
 8003a18:	f7fd fa66 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a1c:	2002      	movs	r0, #2
 8003a1e:	f7fe fd89 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x76, 0x01);
 8003a22:	2201      	movs	r2, #1
 8003a24:	2176      	movs	r1, #118	; 0x76
 8003a26:	2060      	movs	r0, #96	; 0x60
 8003a28:	f7fd fa5e 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a2c:	2002      	movs	r0, #2
 8003a2e:	f7fe fd81 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x77, 0x02);
 8003a32:	2202      	movs	r2, #2
 8003a34:	2177      	movs	r1, #119	; 0x77
 8003a36:	2060      	movs	r0, #96	; 0x60
 8003a38:	f7fd fa56 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a3c:	2002      	movs	r0, #2
 8003a3e:	f7fe fd79 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7A, 0x12);
 8003a42:	2212      	movs	r2, #18
 8003a44:	217a      	movs	r1, #122	; 0x7a
 8003a46:	2060      	movs	r0, #96	; 0x60
 8003a48:	f7fd fa4e 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a4c:	2002      	movs	r0, #2
 8003a4e:	f7fe fd71 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7B, 0x08);
 8003a52:	2208      	movs	r2, #8
 8003a54:	217b      	movs	r1, #123	; 0x7b
 8003a56:	2060      	movs	r0, #96	; 0x60
 8003a58:	f7fd fa46 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a5c:	2002      	movs	r0, #2
 8003a5e:	f7fe fd69 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7C, 0x16);
 8003a62:	2216      	movs	r2, #22
 8003a64:	217c      	movs	r1, #124	; 0x7c
 8003a66:	2060      	movs	r0, #96	; 0x60
 8003a68:	f7fd fa3e 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a6c:	2002      	movs	r0, #2
 8003a6e:	f7fe fd61 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7D, 0x30);
 8003a72:	2230      	movs	r2, #48	; 0x30
 8003a74:	217d      	movs	r1, #125	; 0x7d
 8003a76:	2060      	movs	r0, #96	; 0x60
 8003a78:	f7fd fa36 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a7c:	2002      	movs	r0, #2
 8003a7e:	f7fe fd59 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7E, 0x5e);
 8003a82:	225e      	movs	r2, #94	; 0x5e
 8003a84:	217e      	movs	r1, #126	; 0x7e
 8003a86:	2060      	movs	r0, #96	; 0x60
 8003a88:	f7fd fa2e 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a8c:	2002      	movs	r0, #2
 8003a8e:	f7fe fd51 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7F, 0x72);
 8003a92:	2272      	movs	r2, #114	; 0x72
 8003a94:	217f      	movs	r1, #127	; 0x7f
 8003a96:	2060      	movs	r0, #96	; 0x60
 8003a98:	f7fd fa26 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a9c:	2002      	movs	r0, #2
 8003a9e:	f7fe fd49 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x80, 0x82);
 8003aa2:	2282      	movs	r2, #130	; 0x82
 8003aa4:	2180      	movs	r1, #128	; 0x80
 8003aa6:	2060      	movs	r0, #96	; 0x60
 8003aa8:	f7fd fa1e 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003aac:	2002      	movs	r0, #2
 8003aae:	f7fe fd41 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x81, 0x8e);
 8003ab2:	228e      	movs	r2, #142	; 0x8e
 8003ab4:	2181      	movs	r1, #129	; 0x81
 8003ab6:	2060      	movs	r0, #96	; 0x60
 8003ab8:	f7fd fa16 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003abc:	2002      	movs	r0, #2
 8003abe:	f7fe fd39 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x82, 0x9a);
 8003ac2:	229a      	movs	r2, #154	; 0x9a
 8003ac4:	2182      	movs	r1, #130	; 0x82
 8003ac6:	2060      	movs	r0, #96	; 0x60
 8003ac8:	f7fd fa0e 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003acc:	2002      	movs	r0, #2
 8003ace:	f7fe fd31 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x83, 0xa4);
 8003ad2:	22a4      	movs	r2, #164	; 0xa4
 8003ad4:	2183      	movs	r1, #131	; 0x83
 8003ad6:	2060      	movs	r0, #96	; 0x60
 8003ad8:	f7fd fa06 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003adc:	2002      	movs	r0, #2
 8003ade:	f7fe fd29 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x84, 0xac);
 8003ae2:	22ac      	movs	r2, #172	; 0xac
 8003ae4:	2184      	movs	r1, #132	; 0x84
 8003ae6:	2060      	movs	r0, #96	; 0x60
 8003ae8:	f7fd f9fe 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003aec:	2002      	movs	r0, #2
 8003aee:	f7fe fd21 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x85, 0xb8);
 8003af2:	22b8      	movs	r2, #184	; 0xb8
 8003af4:	2185      	movs	r1, #133	; 0x85
 8003af6:	2060      	movs	r0, #96	; 0x60
 8003af8:	f7fd f9f6 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003afc:	2002      	movs	r0, #2
 8003afe:	f7fe fd19 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x86, 0xc3);
 8003b02:	22c3      	movs	r2, #195	; 0xc3
 8003b04:	2186      	movs	r1, #134	; 0x86
 8003b06:	2060      	movs	r0, #96	; 0x60
 8003b08:	f7fd f9ee 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b0c:	2002      	movs	r0, #2
 8003b0e:	f7fe fd11 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x87, 0xd6);
 8003b12:	22d6      	movs	r2, #214	; 0xd6
 8003b14:	2187      	movs	r1, #135	; 0x87
 8003b16:	2060      	movs	r0, #96	; 0x60
 8003b18:	f7fd f9e6 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b1c:	2002      	movs	r0, #2
 8003b1e:	f7fe fd09 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x88, 0xe6);
 8003b22:	22e6      	movs	r2, #230	; 0xe6
 8003b24:	2188      	movs	r1, #136	; 0x88
 8003b26:	2060      	movs	r0, #96	; 0x60
 8003b28:	f7fd f9de 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b2c:	2002      	movs	r0, #2
 8003b2e:	f7fe fd01 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x89, 0xf2);
 8003b32:	22f2      	movs	r2, #242	; 0xf2
 8003b34:	2189      	movs	r1, #137	; 0x89
 8003b36:	2060      	movs	r0, #96	; 0x60
 8003b38:	f7fd f9d6 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b3c:	2002      	movs	r0, #2
 8003b3e:	f7fe fcf9 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x8a, 0x24);
 8003b42:	2224      	movs	r2, #36	; 0x24
 8003b44:	218a      	movs	r1, #138	; 0x8a
 8003b46:	2060      	movs	r0, #96	; 0x60
 8003b48:	f7fd f9ce 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b4c:	2002      	movs	r0, #2
 8003b4e:	f7fe fcf1 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x8c, 0x80);
 8003b52:	2280      	movs	r2, #128	; 0x80
 8003b54:	218c      	movs	r1, #140	; 0x8c
 8003b56:	2060      	movs	r0, #96	; 0x60
 8003b58:	f7fd f9c6 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b5c:	2002      	movs	r0, #2
 8003b5e:	f7fe fce9 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x90, 0x7d);
 8003b62:	227d      	movs	r2, #125	; 0x7d
 8003b64:	2190      	movs	r1, #144	; 0x90
 8003b66:	2060      	movs	r0, #96	; 0x60
 8003b68:	f7fd f9be 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b6c:	2002      	movs	r0, #2
 8003b6e:	f7fe fce1 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x91, 0x7b);
 8003b72:	227b      	movs	r2, #123	; 0x7b
 8003b74:	2191      	movs	r1, #145	; 0x91
 8003b76:	2060      	movs	r0, #96	; 0x60
 8003b78:	f7fd f9b6 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b7c:	2002      	movs	r0, #2
 8003b7e:	f7fe fcd9 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x9d, 0x02);
 8003b82:	2202      	movs	r2, #2
 8003b84:	219d      	movs	r1, #157	; 0x9d
 8003b86:	2060      	movs	r0, #96	; 0x60
 8003b88:	f7fd f9ae 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b8c:	2002      	movs	r0, #2
 8003b8e:	f7fe fcd1 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x9e, 0x02);
 8003b92:	2202      	movs	r2, #2
 8003b94:	219e      	movs	r1, #158	; 0x9e
 8003b96:	2060      	movs	r0, #96	; 0x60
 8003b98:	f7fd f9a6 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b9c:	2002      	movs	r0, #2
 8003b9e:	f7fe fcc9 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x9f, 0x7a);
 8003ba2:	227a      	movs	r2, #122	; 0x7a
 8003ba4:	219f      	movs	r1, #159	; 0x9f
 8003ba6:	2060      	movs	r0, #96	; 0x60
 8003ba8:	f7fd f99e 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003bac:	2002      	movs	r0, #2
 8003bae:	f7fe fcc1 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa0, 0x79);
 8003bb2:	2279      	movs	r2, #121	; 0x79
 8003bb4:	21a0      	movs	r1, #160	; 0xa0
 8003bb6:	2060      	movs	r0, #96	; 0x60
 8003bb8:	f7fd f996 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003bbc:	2002      	movs	r0, #2
 8003bbe:	f7fe fcb9 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa1, 0x40);
 8003bc2:	2240      	movs	r2, #64	; 0x40
 8003bc4:	21a1      	movs	r1, #161	; 0xa1
 8003bc6:	2060      	movs	r0, #96	; 0x60
 8003bc8:	f7fd f98e 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003bcc:	2002      	movs	r0, #2
 8003bce:	f7fe fcb1 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa4, 0x50);
 8003bd2:	2250      	movs	r2, #80	; 0x50
 8003bd4:	21a4      	movs	r1, #164	; 0xa4
 8003bd6:	2060      	movs	r0, #96	; 0x60
 8003bd8:	f7fd f986 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003bdc:	2002      	movs	r0, #2
 8003bde:	f7fe fca9 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa5, 0x68);
 8003be2:	2268      	movs	r2, #104	; 0x68
 8003be4:	21a5      	movs	r1, #165	; 0xa5
 8003be6:	2060      	movs	r0, #96	; 0x60
 8003be8:	f7fd f97e 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003bec:	2002      	movs	r0, #2
 8003bee:	f7fe fca1 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa6, 0x4a);
 8003bf2:	224a      	movs	r2, #74	; 0x4a
 8003bf4:	21a6      	movs	r1, #166	; 0xa6
 8003bf6:	2060      	movs	r0, #96	; 0x60
 8003bf8:	f7fd f976 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003bfc:	2002      	movs	r0, #2
 8003bfe:	f7fe fc99 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa8, 0xc1);
 8003c02:	22c1      	movs	r2, #193	; 0xc1
 8003c04:	21a8      	movs	r1, #168	; 0xa8
 8003c06:	2060      	movs	r0, #96	; 0x60
 8003c08:	f7fd f96e 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c0c:	2002      	movs	r0, #2
 8003c0e:	f7fe fc91 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa9, 0xef);
 8003c12:	22ef      	movs	r2, #239	; 0xef
 8003c14:	21a9      	movs	r1, #169	; 0xa9
 8003c16:	2060      	movs	r0, #96	; 0x60
 8003c18:	f7fd f966 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c1c:	2002      	movs	r0, #2
 8003c1e:	f7fe fc89 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xaa, 0x92);
 8003c22:	2292      	movs	r2, #146	; 0x92
 8003c24:	21aa      	movs	r1, #170	; 0xaa
 8003c26:	2060      	movs	r0, #96	; 0x60
 8003c28:	f7fd f95e 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c2c:	2002      	movs	r0, #2
 8003c2e:	f7fe fc81 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xab, 0x04);
 8003c32:	2204      	movs	r2, #4
 8003c34:	21ab      	movs	r1, #171	; 0xab
 8003c36:	2060      	movs	r0, #96	; 0x60
 8003c38:	f7fd f956 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c3c:	2002      	movs	r0, #2
 8003c3e:	f7fe fc79 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xac, 0x80);
 8003c42:	2280      	movs	r2, #128	; 0x80
 8003c44:	21ac      	movs	r1, #172	; 0xac
 8003c46:	2060      	movs	r0, #96	; 0x60
 8003c48:	f7fd f94e 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c4c:	2002      	movs	r0, #2
 8003c4e:	f7fe fc71 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xad, 0x80);
 8003c52:	2280      	movs	r2, #128	; 0x80
 8003c54:	21ad      	movs	r1, #173	; 0xad
 8003c56:	2060      	movs	r0, #96	; 0x60
 8003c58:	f7fd f946 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c5c:	2002      	movs	r0, #2
 8003c5e:	f7fe fc69 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xae, 0x80);
 8003c62:	2280      	movs	r2, #128	; 0x80
 8003c64:	21ae      	movs	r1, #174	; 0xae
 8003c66:	2060      	movs	r0, #96	; 0x60
 8003c68:	f7fd f93e 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c6c:	2002      	movs	r0, #2
 8003c6e:	f7fe fc61 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xaf, 0x80);
 8003c72:	2280      	movs	r2, #128	; 0x80
 8003c74:	21af      	movs	r1, #175	; 0xaf
 8003c76:	2060      	movs	r0, #96	; 0x60
 8003c78:	f7fd f936 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c7c:	2002      	movs	r0, #2
 8003c7e:	f7fe fc59 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb2, 0xf2);
 8003c82:	22f2      	movs	r2, #242	; 0xf2
 8003c84:	21b2      	movs	r1, #178	; 0xb2
 8003c86:	2060      	movs	r0, #96	; 0x60
 8003c88:	f7fd f92e 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c8c:	2002      	movs	r0, #2
 8003c8e:	f7fe fc51 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb3, 0x20);
 8003c92:	2220      	movs	r2, #32
 8003c94:	21b3      	movs	r1, #179	; 0xb3
 8003c96:	2060      	movs	r0, #96	; 0x60
 8003c98:	f7fd f926 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c9c:	2002      	movs	r0, #2
 8003c9e:	f7fe fc49 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb4, 0x20);
 8003ca2:	2220      	movs	r2, #32
 8003ca4:	21b4      	movs	r1, #180	; 0xb4
 8003ca6:	2060      	movs	r0, #96	; 0x60
 8003ca8:	f7fd f91e 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003cac:	2002      	movs	r0, #2
 8003cae:	f7fe fc41 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb5, 0x00);
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	21b5      	movs	r1, #181	; 0xb5
 8003cb6:	2060      	movs	r0, #96	; 0x60
 8003cb8:	f7fd f916 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003cbc:	2002      	movs	r0, #2
 8003cbe:	f7fe fc39 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb6, 0xaf);
 8003cc2:	22af      	movs	r2, #175	; 0xaf
 8003cc4:	21b6      	movs	r1, #182	; 0xb6
 8003cc6:	2060      	movs	r0, #96	; 0x60
 8003cc8:	f7fd f90e 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003ccc:	2002      	movs	r0, #2
 8003cce:	f7fe fc31 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb6, 0xaf);
 8003cd2:	22af      	movs	r2, #175	; 0xaf
 8003cd4:	21b6      	movs	r1, #182	; 0xb6
 8003cd6:	2060      	movs	r0, #96	; 0x60
 8003cd8:	f7fd f906 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003cdc:	2002      	movs	r0, #2
 8003cde:	f7fe fc29 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbb, 0xae);
 8003ce2:	22ae      	movs	r2, #174	; 0xae
 8003ce4:	21bb      	movs	r1, #187	; 0xbb
 8003ce6:	2060      	movs	r0, #96	; 0x60
 8003ce8:	f7fd f8fe 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003cec:	2002      	movs	r0, #2
 8003cee:	f7fe fc21 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbc, 0x7f);
 8003cf2:	227f      	movs	r2, #127	; 0x7f
 8003cf4:	21bc      	movs	r1, #188	; 0xbc
 8003cf6:	2060      	movs	r0, #96	; 0x60
 8003cf8:	f7fd f8f6 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003cfc:	2002      	movs	r0, #2
 8003cfe:	f7fe fc19 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbd, 0x7f);
 8003d02:	227f      	movs	r2, #127	; 0x7f
 8003d04:	21bd      	movs	r1, #189	; 0xbd
 8003d06:	2060      	movs	r0, #96	; 0x60
 8003d08:	f7fd f8ee 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d0c:	2002      	movs	r0, #2
 8003d0e:	f7fe fc11 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbe, 0x7f);
 8003d12:	227f      	movs	r2, #127	; 0x7f
 8003d14:	21be      	movs	r1, #190	; 0xbe
 8003d16:	2060      	movs	r0, #96	; 0x60
 8003d18:	f7fd f8e6 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d1c:	2002      	movs	r0, #2
 8003d1e:	f7fe fc09 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbf, 0x7f);
 8003d22:	227f      	movs	r2, #127	; 0x7f
 8003d24:	21bf      	movs	r1, #191	; 0xbf
 8003d26:	2060      	movs	r0, #96	; 0x60
 8003d28:	f7fd f8de 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d2c:	2002      	movs	r0, #2
 8003d2e:	f7fe fc01 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbf, 0x7f);
 8003d32:	227f      	movs	r2, #127	; 0x7f
 8003d34:	21bf      	movs	r1, #191	; 0xbf
 8003d36:	2060      	movs	r0, #96	; 0x60
 8003d38:	f7fd f8d6 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d3c:	2002      	movs	r0, #2
 8003d3e:	f7fe fbf9 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc0, 0xaa);
 8003d42:	22aa      	movs	r2, #170	; 0xaa
 8003d44:	21c0      	movs	r1, #192	; 0xc0
 8003d46:	2060      	movs	r0, #96	; 0x60
 8003d48:	f7fd f8ce 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d4c:	2002      	movs	r0, #2
 8003d4e:	f7fe fbf1 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc1, 0xc0);
 8003d52:	22c0      	movs	r2, #192	; 0xc0
 8003d54:	21c1      	movs	r1, #193	; 0xc1
 8003d56:	2060      	movs	r0, #96	; 0x60
 8003d58:	f7fd f8c6 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d5c:	2002      	movs	r0, #2
 8003d5e:	f7fe fbe9 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc2, 0x01);
 8003d62:	2201      	movs	r2, #1
 8003d64:	21c2      	movs	r1, #194	; 0xc2
 8003d66:	2060      	movs	r0, #96	; 0x60
 8003d68:	f7fd f8be 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d6c:	2002      	movs	r0, #2
 8003d6e:	f7fe fbe1 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc3, 0x4e);
 8003d72:	224e      	movs	r2, #78	; 0x4e
 8003d74:	21c3      	movs	r1, #195	; 0xc3
 8003d76:	2060      	movs	r0, #96	; 0x60
 8003d78:	f7fd f8b6 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d7c:	2002      	movs	r0, #2
 8003d7e:	f7fe fbd9 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc6, 0x05);
 8003d82:	2205      	movs	r2, #5
 8003d84:	21c6      	movs	r1, #198	; 0xc6
 8003d86:	2060      	movs	r0, #96	; 0x60
 8003d88:	f7fd f8ae 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d8c:	2002      	movs	r0, #2
 8003d8e:	f7fe fbd1 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc7, 0x81);
 8003d92:	2281      	movs	r2, #129	; 0x81
 8003d94:	21c7      	movs	r1, #199	; 0xc7
 8003d96:	2060      	movs	r0, #96	; 0x60
 8003d98:	f7fd f8a6 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d9c:	2002      	movs	r0, #2
 8003d9e:	f7fe fbc9 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc9, 0xe0);
 8003da2:	22e0      	movs	r2, #224	; 0xe0
 8003da4:	21c9      	movs	r1, #201	; 0xc9
 8003da6:	2060      	movs	r0, #96	; 0x60
 8003da8:	f7fd f89e 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003dac:	2002      	movs	r0, #2
 8003dae:	f7fe fbc1 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xca, 0xe8);
 8003db2:	22e8      	movs	r2, #232	; 0xe8
 8003db4:	21ca      	movs	r1, #202	; 0xca
 8003db6:	2060      	movs	r0, #96	; 0x60
 8003db8:	f7fd f896 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003dbc:	2002      	movs	r0, #2
 8003dbe:	f7fe fbb9 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xcb, 0xf0);
 8003dc2:	22f0      	movs	r2, #240	; 0xf0
 8003dc4:	21cb      	movs	r1, #203	; 0xcb
 8003dc6:	2060      	movs	r0, #96	; 0x60
 8003dc8:	f7fd f88e 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003dcc:	2002      	movs	r0, #2
 8003dce:	f7fe fbb1 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xcc, 0xd8);
 8003dd2:	22d8      	movs	r2, #216	; 0xd8
 8003dd4:	21cc      	movs	r1, #204	; 0xcc
 8003dd6:	2060      	movs	r0, #96	; 0x60
 8003dd8:	f7fd f886 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003ddc:	2002      	movs	r0, #2
 8003dde:	f7fe fba9 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xcd, 0x93);
 8003de2:	2293      	movs	r2, #147	; 0x93
 8003de4:	21cd      	movs	r1, #205	; 0xcd
 8003de6:	2060      	movs	r0, #96	; 0x60
 8003de8:	f7fd f87e 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003dec:	2002      	movs	r0, #2
 8003dee:	f7fe fba1 	bl	8002534 <Delay>
}
 8003df2:	bf00      	nop
 8003df4:	bd80      	pop	{r7, pc}

08003df6 <DCMI_OV9655_QQVGASizeSetup>:
/**
 * @brief  Set the QQVGA size(120*160).
 * @param  None
 * @retval None
 */
void DCMI_OV9655_QQVGASizeSetup(void) {
 8003df6:	b580      	push	{r7, lr}
 8003df8:	af00      	add	r7, sp, #0
	Delay(TIMEOUT);
 8003dfa:	2002      	movs	r0, #2
 8003dfc:	f7fe fb9a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x00, 0x00);
 8003e00:	2200      	movs	r2, #0
 8003e02:	2100      	movs	r1, #0
 8003e04:	2060      	movs	r0, #96	; 0x60
 8003e06:	f7fd f86f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e0a:	2002      	movs	r0, #2
 8003e0c:	f7fe fb92 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x01, 0x80);
 8003e10:	2280      	movs	r2, #128	; 0x80
 8003e12:	2101      	movs	r1, #1
 8003e14:	2060      	movs	r0, #96	; 0x60
 8003e16:	f7fd f867 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e1a:	2002      	movs	r0, #2
 8003e1c:	f7fe fb8a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x02, 0x80);
 8003e20:	2280      	movs	r2, #128	; 0x80
 8003e22:	2102      	movs	r1, #2
 8003e24:	2060      	movs	r0, #96	; 0x60
 8003e26:	f7fd f85f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e2a:	2002      	movs	r0, #2
 8003e2c:	f7fe fb82 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x03, 0x02);
 8003e30:	2202      	movs	r2, #2
 8003e32:	2103      	movs	r1, #3
 8003e34:	2060      	movs	r0, #96	; 0x60
 8003e36:	f7fd f857 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e3a:	2002      	movs	r0, #2
 8003e3c:	f7fe fb7a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x04, 0x03);
 8003e40:	2203      	movs	r2, #3
 8003e42:	2104      	movs	r1, #4
 8003e44:	2060      	movs	r0, #96	; 0x60
 8003e46:	f7fd f84f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e4a:	2002      	movs	r0, #2
 8003e4c:	f7fe fb72 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x09, 0x01);
 8003e50:	2201      	movs	r2, #1
 8003e52:	2109      	movs	r1, #9
 8003e54:	2060      	movs	r0, #96	; 0x60
 8003e56:	f7fd f847 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e5a:	2002      	movs	r0, #2
 8003e5c:	f7fe fb6a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x0b, 0x57);
 8003e60:	2257      	movs	r2, #87	; 0x57
 8003e62:	210b      	movs	r1, #11
 8003e64:	2060      	movs	r0, #96	; 0x60
 8003e66:	f7fd f83f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e6a:	2002      	movs	r0, #2
 8003e6c:	f7fe fb62 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x0e, 0x61);
 8003e70:	2261      	movs	r2, #97	; 0x61
 8003e72:	210e      	movs	r1, #14
 8003e74:	2060      	movs	r0, #96	; 0x60
 8003e76:	f7fd f837 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e7a:	2002      	movs	r0, #2
 8003e7c:	f7fe fb5a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x0f, 0x40);
 8003e80:	2240      	movs	r2, #64	; 0x40
 8003e82:	210f      	movs	r1, #15
 8003e84:	2060      	movs	r0, #96	; 0x60
 8003e86:	f7fd f82f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e8a:	2002      	movs	r0, #2
 8003e8c:	f7fe fb52 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x11, 0x01);
 8003e90:	2201      	movs	r2, #1
 8003e92:	2111      	movs	r1, #17
 8003e94:	2060      	movs	r0, #96	; 0x60
 8003e96:	f7fd f827 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e9a:	2002      	movs	r0, #2
 8003e9c:	f7fe fb4a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x12, 0x62);
 8003ea0:	2262      	movs	r2, #98	; 0x62
 8003ea2:	2112      	movs	r1, #18
 8003ea4:	2060      	movs	r0, #96	; 0x60
 8003ea6:	f7fd f81f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003eaa:	2002      	movs	r0, #2
 8003eac:	f7fe fb42 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x13, 0xc7);
 8003eb0:	22c7      	movs	r2, #199	; 0xc7
 8003eb2:	2113      	movs	r1, #19
 8003eb4:	2060      	movs	r0, #96	; 0x60
 8003eb6:	f7fd f817 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003eba:	2002      	movs	r0, #2
 8003ebc:	f7fe fb3a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x14, 0x3a);
 8003ec0:	223a      	movs	r2, #58	; 0x3a
 8003ec2:	2114      	movs	r1, #20
 8003ec4:	2060      	movs	r0, #96	; 0x60
 8003ec6:	f7fd f80f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003eca:	2002      	movs	r0, #2
 8003ecc:	f7fe fb32 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x16, 0x24);
 8003ed0:	2224      	movs	r2, #36	; 0x24
 8003ed2:	2116      	movs	r1, #22
 8003ed4:	2060      	movs	r0, #96	; 0x60
 8003ed6:	f7fd f807 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003eda:	2002      	movs	r0, #2
 8003edc:	f7fe fb2a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x17, 0x18);
 8003ee0:	2218      	movs	r2, #24
 8003ee2:	2117      	movs	r1, #23
 8003ee4:	2060      	movs	r0, #96	; 0x60
 8003ee6:	f7fc ffff 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003eea:	2002      	movs	r0, #2
 8003eec:	f7fe fb22 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x18, 0x04);
 8003ef0:	2204      	movs	r2, #4
 8003ef2:	2118      	movs	r1, #24
 8003ef4:	2060      	movs	r0, #96	; 0x60
 8003ef6:	f7fc fff7 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003efa:	2002      	movs	r0, #2
 8003efc:	f7fe fb1a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x19, 0x01);
 8003f00:	2201      	movs	r2, #1
 8003f02:	2119      	movs	r1, #25
 8003f04:	2060      	movs	r0, #96	; 0x60
 8003f06:	f7fc ffef 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f0a:	2002      	movs	r0, #2
 8003f0c:	f7fe fb12 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x1a, 0x81);
 8003f10:	2281      	movs	r2, #129	; 0x81
 8003f12:	211a      	movs	r1, #26
 8003f14:	2060      	movs	r0, #96	; 0x60
 8003f16:	f7fc ffe7 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f1a:	2002      	movs	r0, #2
 8003f1c:	f7fe fb0a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x1e, 0x20);
 8003f20:	2220      	movs	r2, #32
 8003f22:	211e      	movs	r1, #30
 8003f24:	2060      	movs	r0, #96	; 0x60
 8003f26:	f7fc ffdf 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f2a:	2002      	movs	r0, #2
 8003f2c:	f7fe fb02 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x24, 0x3c);
 8003f30:	223c      	movs	r2, #60	; 0x3c
 8003f32:	2124      	movs	r1, #36	; 0x24
 8003f34:	2060      	movs	r0, #96	; 0x60
 8003f36:	f7fc ffd7 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f3a:	2002      	movs	r0, #2
 8003f3c:	f7fe fafa 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x25, 0x36);
 8003f40:	2236      	movs	r2, #54	; 0x36
 8003f42:	2125      	movs	r1, #37	; 0x25
 8003f44:	2060      	movs	r0, #96	; 0x60
 8003f46:	f7fc ffcf 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f4a:	2002      	movs	r0, #2
 8003f4c:	f7fe faf2 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x26, 0x72);
 8003f50:	2272      	movs	r2, #114	; 0x72
 8003f52:	2126      	movs	r1, #38	; 0x26
 8003f54:	2060      	movs	r0, #96	; 0x60
 8003f56:	f7fc ffc7 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f5a:	2002      	movs	r0, #2
 8003f5c:	f7fe faea 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x27, 0x08);
 8003f60:	2208      	movs	r2, #8
 8003f62:	2127      	movs	r1, #39	; 0x27
 8003f64:	2060      	movs	r0, #96	; 0x60
 8003f66:	f7fc ffbf 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f6a:	2002      	movs	r0, #2
 8003f6c:	f7fe fae2 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x28, 0x08);
 8003f70:	2208      	movs	r2, #8
 8003f72:	2128      	movs	r1, #40	; 0x28
 8003f74:	2060      	movs	r0, #96	; 0x60
 8003f76:	f7fc ffb7 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f7a:	2002      	movs	r0, #2
 8003f7c:	f7fe fada 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x29, 0x15);
 8003f80:	2215      	movs	r2, #21
 8003f82:	2129      	movs	r1, #41	; 0x29
 8003f84:	2060      	movs	r0, #96	; 0x60
 8003f86:	f7fc ffaf 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f8a:	2002      	movs	r0, #2
 8003f8c:	f7fe fad2 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x2a, 0x00);
 8003f90:	2200      	movs	r2, #0
 8003f92:	212a      	movs	r1, #42	; 0x2a
 8003f94:	2060      	movs	r0, #96	; 0x60
 8003f96:	f7fc ffa7 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f9a:	2002      	movs	r0, #2
 8003f9c:	f7fe faca 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x2b, 0x00);
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	212b      	movs	r1, #43	; 0x2b
 8003fa4:	2060      	movs	r0, #96	; 0x60
 8003fa6:	f7fc ff9f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003faa:	2002      	movs	r0, #2
 8003fac:	f7fe fac2 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x2c, 0x08);
 8003fb0:	2208      	movs	r2, #8
 8003fb2:	212c      	movs	r1, #44	; 0x2c
 8003fb4:	2060      	movs	r0, #96	; 0x60
 8003fb6:	f7fc ff97 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003fba:	2002      	movs	r0, #2
 8003fbc:	f7fe faba 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x32, 0xa4);
 8003fc0:	22a4      	movs	r2, #164	; 0xa4
 8003fc2:	2132      	movs	r1, #50	; 0x32
 8003fc4:	2060      	movs	r0, #96	; 0x60
 8003fc6:	f7fc ff8f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003fca:	2002      	movs	r0, #2
 8003fcc:	f7fe fab2 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x33, 0x00);
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	2133      	movs	r1, #51	; 0x33
 8003fd4:	2060      	movs	r0, #96	; 0x60
 8003fd6:	f7fc ff87 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003fda:	2002      	movs	r0, #2
 8003fdc:	f7fe faaa 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x34, 0x3f);
 8003fe0:	223f      	movs	r2, #63	; 0x3f
 8003fe2:	2134      	movs	r1, #52	; 0x34
 8003fe4:	2060      	movs	r0, #96	; 0x60
 8003fe6:	f7fc ff7f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003fea:	2002      	movs	r0, #2
 8003fec:	f7fe faa2 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x35, 0x00);
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	2135      	movs	r1, #53	; 0x35
 8003ff4:	2060      	movs	r0, #96	; 0x60
 8003ff6:	f7fc ff77 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003ffa:	2002      	movs	r0, #2
 8003ffc:	f7fe fa9a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x36, 0x3a);
 8004000:	223a      	movs	r2, #58	; 0x3a
 8004002:	2136      	movs	r1, #54	; 0x36
 8004004:	2060      	movs	r0, #96	; 0x60
 8004006:	f7fc ff6f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800400a:	2002      	movs	r0, #2
 800400c:	f7fe fa92 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x38, 0x72);
 8004010:	2272      	movs	r2, #114	; 0x72
 8004012:	2138      	movs	r1, #56	; 0x38
 8004014:	2060      	movs	r0, #96	; 0x60
 8004016:	f7fc ff67 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800401a:	2002      	movs	r0, #2
 800401c:	f7fe fa8a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x39, 0x57);
 8004020:	2257      	movs	r2, #87	; 0x57
 8004022:	2139      	movs	r1, #57	; 0x39
 8004024:	2060      	movs	r0, #96	; 0x60
 8004026:	f7fc ff5f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800402a:	2002      	movs	r0, #2
 800402c:	f7fe fa82 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3a, 0xcc);
 8004030:	22cc      	movs	r2, #204	; 0xcc
 8004032:	213a      	movs	r1, #58	; 0x3a
 8004034:	2060      	movs	r0, #96	; 0x60
 8004036:	f7fc ff57 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800403a:	2002      	movs	r0, #2
 800403c:	f7fe fa7a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3b, 0x04);
 8004040:	2204      	movs	r2, #4
 8004042:	213b      	movs	r1, #59	; 0x3b
 8004044:	2060      	movs	r0, #96	; 0x60
 8004046:	f7fc ff4f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800404a:	2002      	movs	r0, #2
 800404c:	f7fe fa72 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3d, 0x99);
 8004050:	2299      	movs	r2, #153	; 0x99
 8004052:	213d      	movs	r1, #61	; 0x3d
 8004054:	2060      	movs	r0, #96	; 0x60
 8004056:	f7fc ff47 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800405a:	2002      	movs	r0, #2
 800405c:	f7fe fa6a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3e, 0x0e);
 8004060:	220e      	movs	r2, #14
 8004062:	213e      	movs	r1, #62	; 0x3e
 8004064:	2060      	movs	r0, #96	; 0x60
 8004066:	f7fc ff3f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800406a:	2002      	movs	r0, #2
 800406c:	f7fe fa62 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3f, 0xc1);
 8004070:	22c1      	movs	r2, #193	; 0xc1
 8004072:	213f      	movs	r1, #63	; 0x3f
 8004074:	2060      	movs	r0, #96	; 0x60
 8004076:	f7fc ff37 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800407a:	2002      	movs	r0, #2
 800407c:	f7fe fa5a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x40, 0xc0);
 8004080:	22c0      	movs	r2, #192	; 0xc0
 8004082:	2140      	movs	r1, #64	; 0x40
 8004084:	2060      	movs	r0, #96	; 0x60
 8004086:	f7fc ff2f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800408a:	2002      	movs	r0, #2
 800408c:	f7fe fa52 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x41, 0x41);
 8004090:	2241      	movs	r2, #65	; 0x41
 8004092:	2141      	movs	r1, #65	; 0x41
 8004094:	2060      	movs	r0, #96	; 0x60
 8004096:	f7fc ff27 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800409a:	2002      	movs	r0, #2
 800409c:	f7fe fa4a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x42, 0xc0);
 80040a0:	22c0      	movs	r2, #192	; 0xc0
 80040a2:	2142      	movs	r1, #66	; 0x42
 80040a4:	2060      	movs	r0, #96	; 0x60
 80040a6:	f7fc ff1f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80040aa:	2002      	movs	r0, #2
 80040ac:	f7fe fa42 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x43, 0x0a);
 80040b0:	220a      	movs	r2, #10
 80040b2:	2143      	movs	r1, #67	; 0x43
 80040b4:	2060      	movs	r0, #96	; 0x60
 80040b6:	f7fc ff17 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80040ba:	2002      	movs	r0, #2
 80040bc:	f7fe fa3a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x44, 0xf0);
 80040c0:	22f0      	movs	r2, #240	; 0xf0
 80040c2:	2144      	movs	r1, #68	; 0x44
 80040c4:	2060      	movs	r0, #96	; 0x60
 80040c6:	f7fc ff0f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80040ca:	2002      	movs	r0, #2
 80040cc:	f7fe fa32 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x45, 0x46);
 80040d0:	2246      	movs	r2, #70	; 0x46
 80040d2:	2145      	movs	r1, #69	; 0x45
 80040d4:	2060      	movs	r0, #96	; 0x60
 80040d6:	f7fc ff07 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80040da:	2002      	movs	r0, #2
 80040dc:	f7fe fa2a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x46, 0x62);
 80040e0:	2262      	movs	r2, #98	; 0x62
 80040e2:	2146      	movs	r1, #70	; 0x46
 80040e4:	2060      	movs	r0, #96	; 0x60
 80040e6:	f7fc feff 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80040ea:	2002      	movs	r0, #2
 80040ec:	f7fe fa22 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x47, 0x2a);
 80040f0:	222a      	movs	r2, #42	; 0x2a
 80040f2:	2147      	movs	r1, #71	; 0x47
 80040f4:	2060      	movs	r0, #96	; 0x60
 80040f6:	f7fc fef7 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80040fa:	2002      	movs	r0, #2
 80040fc:	f7fe fa1a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x48, 0x3c);
 8004100:	223c      	movs	r2, #60	; 0x3c
 8004102:	2148      	movs	r1, #72	; 0x48
 8004104:	2060      	movs	r0, #96	; 0x60
 8004106:	f7fc feef 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800410a:	2002      	movs	r0, #2
 800410c:	f7fe fa12 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4a, 0xfc);
 8004110:	22fc      	movs	r2, #252	; 0xfc
 8004112:	214a      	movs	r1, #74	; 0x4a
 8004114:	2060      	movs	r0, #96	; 0x60
 8004116:	f7fc fee7 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800411a:	2002      	movs	r0, #2
 800411c:	f7fe fa0a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4b, 0xfc);
 8004120:	22fc      	movs	r2, #252	; 0xfc
 8004122:	214b      	movs	r1, #75	; 0x4b
 8004124:	2060      	movs	r0, #96	; 0x60
 8004126:	f7fc fedf 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800412a:	2002      	movs	r0, #2
 800412c:	f7fe fa02 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4c, 0x7f);
 8004130:	227f      	movs	r2, #127	; 0x7f
 8004132:	214c      	movs	r1, #76	; 0x4c
 8004134:	2060      	movs	r0, #96	; 0x60
 8004136:	f7fc fed7 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800413a:	2002      	movs	r0, #2
 800413c:	f7fe f9fa 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4d, 0x7f);
 8004140:	227f      	movs	r2, #127	; 0x7f
 8004142:	214d      	movs	r1, #77	; 0x4d
 8004144:	2060      	movs	r0, #96	; 0x60
 8004146:	f7fc fecf 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800414a:	2002      	movs	r0, #2
 800414c:	f7fe f9f2 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4e, 0x7f);
 8004150:	227f      	movs	r2, #127	; 0x7f
 8004152:	214e      	movs	r1, #78	; 0x4e
 8004154:	2060      	movs	r0, #96	; 0x60
 8004156:	f7fc fec7 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800415a:	2002      	movs	r0, #2
 800415c:	f7fe f9ea 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4f, 0x98);
 8004160:	2298      	movs	r2, #152	; 0x98
 8004162:	214f      	movs	r1, #79	; 0x4f
 8004164:	2060      	movs	r0, #96	; 0x60
 8004166:	f7fc febf 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800416a:	2002      	movs	r0, #2
 800416c:	f7fe f9e2 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x50, 0x98);
 8004170:	2298      	movs	r2, #152	; 0x98
 8004172:	2150      	movs	r1, #80	; 0x50
 8004174:	2060      	movs	r0, #96	; 0x60
 8004176:	f7fc feb7 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800417a:	2002      	movs	r0, #2
 800417c:	f7fe f9da 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x51, 0x00);
 8004180:	2200      	movs	r2, #0
 8004182:	2151      	movs	r1, #81	; 0x51
 8004184:	2060      	movs	r0, #96	; 0x60
 8004186:	f7fc feaf 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800418a:	2002      	movs	r0, #2
 800418c:	f7fe f9d2 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x52, 0x28);
 8004190:	2228      	movs	r2, #40	; 0x28
 8004192:	2152      	movs	r1, #82	; 0x52
 8004194:	2060      	movs	r0, #96	; 0x60
 8004196:	f7fc fea7 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800419a:	2002      	movs	r0, #2
 800419c:	f7fe f9ca 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x53, 0x70);
 80041a0:	2270      	movs	r2, #112	; 0x70
 80041a2:	2153      	movs	r1, #83	; 0x53
 80041a4:	2060      	movs	r0, #96	; 0x60
 80041a6:	f7fc fe9f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80041aa:	2002      	movs	r0, #2
 80041ac:	f7fe f9c2 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x54, 0x98);
 80041b0:	2298      	movs	r2, #152	; 0x98
 80041b2:	2154      	movs	r1, #84	; 0x54
 80041b4:	2060      	movs	r0, #96	; 0x60
 80041b6:	f7fc fe97 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80041ba:	2002      	movs	r0, #2
 80041bc:	f7fe f9ba 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x58, 0x1a);
 80041c0:	221a      	movs	r2, #26
 80041c2:	2158      	movs	r1, #88	; 0x58
 80041c4:	2060      	movs	r0, #96	; 0x60
 80041c6:	f7fc fe8f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80041ca:	2002      	movs	r0, #2
 80041cc:	f7fe f9b2 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x59, 0x85);
 80041d0:	2285      	movs	r2, #133	; 0x85
 80041d2:	2159      	movs	r1, #89	; 0x59
 80041d4:	2060      	movs	r0, #96	; 0x60
 80041d6:	f7fc fe87 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80041da:	2002      	movs	r0, #2
 80041dc:	f7fe f9aa 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5a, 0xa9);
 80041e0:	22a9      	movs	r2, #169	; 0xa9
 80041e2:	215a      	movs	r1, #90	; 0x5a
 80041e4:	2060      	movs	r0, #96	; 0x60
 80041e6:	f7fc fe7f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80041ea:	2002      	movs	r0, #2
 80041ec:	f7fe f9a2 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5b, 0x64);
 80041f0:	2264      	movs	r2, #100	; 0x64
 80041f2:	215b      	movs	r1, #91	; 0x5b
 80041f4:	2060      	movs	r0, #96	; 0x60
 80041f6:	f7fc fe77 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80041fa:	2002      	movs	r0, #2
 80041fc:	f7fe f99a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5c, 0x84);
 8004200:	2284      	movs	r2, #132	; 0x84
 8004202:	215c      	movs	r1, #92	; 0x5c
 8004204:	2060      	movs	r0, #96	; 0x60
 8004206:	f7fc fe6f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800420a:	2002      	movs	r0, #2
 800420c:	f7fe f992 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5d, 0x53);
 8004210:	2253      	movs	r2, #83	; 0x53
 8004212:	215d      	movs	r1, #93	; 0x5d
 8004214:	2060      	movs	r0, #96	; 0x60
 8004216:	f7fc fe67 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800421a:	2002      	movs	r0, #2
 800421c:	f7fe f98a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5e, 0x0e);
 8004220:	220e      	movs	r2, #14
 8004222:	215e      	movs	r1, #94	; 0x5e
 8004224:	2060      	movs	r0, #96	; 0x60
 8004226:	f7fc fe5f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800422a:	2002      	movs	r0, #2
 800422c:	f7fe f982 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5f, 0xf0);
 8004230:	22f0      	movs	r2, #240	; 0xf0
 8004232:	215f      	movs	r1, #95	; 0x5f
 8004234:	2060      	movs	r0, #96	; 0x60
 8004236:	f7fc fe57 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800423a:	2002      	movs	r0, #2
 800423c:	f7fe f97a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x60, 0xf0);
 8004240:	22f0      	movs	r2, #240	; 0xf0
 8004242:	2160      	movs	r1, #96	; 0x60
 8004244:	2060      	movs	r0, #96	; 0x60
 8004246:	f7fc fe4f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800424a:	2002      	movs	r0, #2
 800424c:	f7fe f972 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x61, 0xf0);
 8004250:	22f0      	movs	r2, #240	; 0xf0
 8004252:	2161      	movs	r1, #97	; 0x61
 8004254:	2060      	movs	r0, #96	; 0x60
 8004256:	f7fc fe47 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800425a:	2002      	movs	r0, #2
 800425c:	f7fe f96a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x62, 0x00);
 8004260:	2200      	movs	r2, #0
 8004262:	2162      	movs	r1, #98	; 0x62
 8004264:	2060      	movs	r0, #96	; 0x60
 8004266:	f7fc fe3f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800426a:	2002      	movs	r0, #2
 800426c:	f7fe f962 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x63, 0x00);
 8004270:	2200      	movs	r2, #0
 8004272:	2163      	movs	r1, #99	; 0x63
 8004274:	2060      	movs	r0, #96	; 0x60
 8004276:	f7fc fe37 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800427a:	2002      	movs	r0, #2
 800427c:	f7fe f95a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x64, 0x02);
 8004280:	2202      	movs	r2, #2
 8004282:	2164      	movs	r1, #100	; 0x64
 8004284:	2060      	movs	r0, #96	; 0x60
 8004286:	f7fc fe2f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800428a:	2002      	movs	r0, #2
 800428c:	f7fe f952 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x65, 0x20);
 8004290:	2220      	movs	r2, #32
 8004292:	2165      	movs	r1, #101	; 0x65
 8004294:	2060      	movs	r0, #96	; 0x60
 8004296:	f7fc fe27 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800429a:	2002      	movs	r0, #2
 800429c:	f7fe f94a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x66, 0x00);
 80042a0:	2200      	movs	r2, #0
 80042a2:	2166      	movs	r1, #102	; 0x66
 80042a4:	2060      	movs	r0, #96	; 0x60
 80042a6:	f7fc fe1f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80042aa:	2002      	movs	r0, #2
 80042ac:	f7fe f942 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x69, 0x0a);
 80042b0:	220a      	movs	r2, #10
 80042b2:	2169      	movs	r1, #105	; 0x69
 80042b4:	2060      	movs	r0, #96	; 0x60
 80042b6:	f7fc fe17 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80042ba:	2002      	movs	r0, #2
 80042bc:	f7fe f93a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6b, 0x5a);
 80042c0:	225a      	movs	r2, #90	; 0x5a
 80042c2:	216b      	movs	r1, #107	; 0x6b
 80042c4:	2060      	movs	r0, #96	; 0x60
 80042c6:	f7fc fe0f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80042ca:	2002      	movs	r0, #2
 80042cc:	f7fe f932 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6c, 0x04);
 80042d0:	2204      	movs	r2, #4
 80042d2:	216c      	movs	r1, #108	; 0x6c
 80042d4:	2060      	movs	r0, #96	; 0x60
 80042d6:	f7fc fe07 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80042da:	2002      	movs	r0, #2
 80042dc:	f7fe f92a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6d, 0x55);
 80042e0:	2255      	movs	r2, #85	; 0x55
 80042e2:	216d      	movs	r1, #109	; 0x6d
 80042e4:	2060      	movs	r0, #96	; 0x60
 80042e6:	f7fc fdff 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80042ea:	2002      	movs	r0, #2
 80042ec:	f7fe f922 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6e, 0x00);
 80042f0:	2200      	movs	r2, #0
 80042f2:	216e      	movs	r1, #110	; 0x6e
 80042f4:	2060      	movs	r0, #96	; 0x60
 80042f6:	f7fc fdf7 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80042fa:	2002      	movs	r0, #2
 80042fc:	f7fe f91a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6f, 0x9d);
 8004300:	229d      	movs	r2, #157	; 0x9d
 8004302:	216f      	movs	r1, #111	; 0x6f
 8004304:	2060      	movs	r0, #96	; 0x60
 8004306:	f7fc fdef 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800430a:	2002      	movs	r0, #2
 800430c:	f7fe f912 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x70, 0x21);
 8004310:	2221      	movs	r2, #33	; 0x21
 8004312:	2170      	movs	r1, #112	; 0x70
 8004314:	2060      	movs	r0, #96	; 0x60
 8004316:	f7fc fde7 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800431a:	2002      	movs	r0, #2
 800431c:	f7fe f90a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x71, 0x78);
 8004320:	2278      	movs	r2, #120	; 0x78
 8004322:	2171      	movs	r1, #113	; 0x71
 8004324:	2060      	movs	r0, #96	; 0x60
 8004326:	f7fc fddf 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800432a:	2002      	movs	r0, #2
 800432c:	f7fe f902 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x72, 0x22);
 8004330:	2222      	movs	r2, #34	; 0x22
 8004332:	2172      	movs	r1, #114	; 0x72
 8004334:	2060      	movs	r0, #96	; 0x60
 8004336:	f7fc fdd7 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800433a:	2002      	movs	r0, #2
 800433c:	f7fe f8fa 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x73, 0x02);
 8004340:	2202      	movs	r2, #2
 8004342:	2173      	movs	r1, #115	; 0x73
 8004344:	2060      	movs	r0, #96	; 0x60
 8004346:	f7fc fdcf 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800434a:	2002      	movs	r0, #2
 800434c:	f7fe f8f2 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x74, 0x10);
 8004350:	2210      	movs	r2, #16
 8004352:	2174      	movs	r1, #116	; 0x74
 8004354:	2060      	movs	r0, #96	; 0x60
 8004356:	f7fc fdc7 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800435a:	2002      	movs	r0, #2
 800435c:	f7fe f8ea 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x75, 0x10);
 8004360:	2210      	movs	r2, #16
 8004362:	2175      	movs	r1, #117	; 0x75
 8004364:	2060      	movs	r0, #96	; 0x60
 8004366:	f7fc fdbf 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800436a:	2002      	movs	r0, #2
 800436c:	f7fe f8e2 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x76, 0x01);
 8004370:	2201      	movs	r2, #1
 8004372:	2176      	movs	r1, #118	; 0x76
 8004374:	2060      	movs	r0, #96	; 0x60
 8004376:	f7fc fdb7 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800437a:	2002      	movs	r0, #2
 800437c:	f7fe f8da 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x77, 0x02);
 8004380:	2202      	movs	r2, #2
 8004382:	2177      	movs	r1, #119	; 0x77
 8004384:	2060      	movs	r0, #96	; 0x60
 8004386:	f7fc fdaf 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800438a:	2002      	movs	r0, #2
 800438c:	f7fe f8d2 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7A, 0x12);
 8004390:	2212      	movs	r2, #18
 8004392:	217a      	movs	r1, #122	; 0x7a
 8004394:	2060      	movs	r0, #96	; 0x60
 8004396:	f7fc fda7 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800439a:	2002      	movs	r0, #2
 800439c:	f7fe f8ca 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7B, 0x08);
 80043a0:	2208      	movs	r2, #8
 80043a2:	217b      	movs	r1, #123	; 0x7b
 80043a4:	2060      	movs	r0, #96	; 0x60
 80043a6:	f7fc fd9f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80043aa:	2002      	movs	r0, #2
 80043ac:	f7fe f8c2 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7C, 0x16);
 80043b0:	2216      	movs	r2, #22
 80043b2:	217c      	movs	r1, #124	; 0x7c
 80043b4:	2060      	movs	r0, #96	; 0x60
 80043b6:	f7fc fd97 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80043ba:	2002      	movs	r0, #2
 80043bc:	f7fe f8ba 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7D, 0x30);
 80043c0:	2230      	movs	r2, #48	; 0x30
 80043c2:	217d      	movs	r1, #125	; 0x7d
 80043c4:	2060      	movs	r0, #96	; 0x60
 80043c6:	f7fc fd8f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80043ca:	2002      	movs	r0, #2
 80043cc:	f7fe f8b2 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7E, 0x5e);
 80043d0:	225e      	movs	r2, #94	; 0x5e
 80043d2:	217e      	movs	r1, #126	; 0x7e
 80043d4:	2060      	movs	r0, #96	; 0x60
 80043d6:	f7fc fd87 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80043da:	2002      	movs	r0, #2
 80043dc:	f7fe f8aa 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7F, 0x72);
 80043e0:	2272      	movs	r2, #114	; 0x72
 80043e2:	217f      	movs	r1, #127	; 0x7f
 80043e4:	2060      	movs	r0, #96	; 0x60
 80043e6:	f7fc fd7f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80043ea:	2002      	movs	r0, #2
 80043ec:	f7fe f8a2 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x80, 0x82);
 80043f0:	2282      	movs	r2, #130	; 0x82
 80043f2:	2180      	movs	r1, #128	; 0x80
 80043f4:	2060      	movs	r0, #96	; 0x60
 80043f6:	f7fc fd77 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80043fa:	2002      	movs	r0, #2
 80043fc:	f7fe f89a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x81, 0x8e);
 8004400:	228e      	movs	r2, #142	; 0x8e
 8004402:	2181      	movs	r1, #129	; 0x81
 8004404:	2060      	movs	r0, #96	; 0x60
 8004406:	f7fc fd6f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800440a:	2002      	movs	r0, #2
 800440c:	f7fe f892 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x82, 0x9a);
 8004410:	229a      	movs	r2, #154	; 0x9a
 8004412:	2182      	movs	r1, #130	; 0x82
 8004414:	2060      	movs	r0, #96	; 0x60
 8004416:	f7fc fd67 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800441a:	2002      	movs	r0, #2
 800441c:	f7fe f88a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x83, 0xa4);
 8004420:	22a4      	movs	r2, #164	; 0xa4
 8004422:	2183      	movs	r1, #131	; 0x83
 8004424:	2060      	movs	r0, #96	; 0x60
 8004426:	f7fc fd5f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800442a:	2002      	movs	r0, #2
 800442c:	f7fe f882 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x84, 0xac);
 8004430:	22ac      	movs	r2, #172	; 0xac
 8004432:	2184      	movs	r1, #132	; 0x84
 8004434:	2060      	movs	r0, #96	; 0x60
 8004436:	f7fc fd57 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800443a:	2002      	movs	r0, #2
 800443c:	f7fe f87a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x85, 0xb8);
 8004440:	22b8      	movs	r2, #184	; 0xb8
 8004442:	2185      	movs	r1, #133	; 0x85
 8004444:	2060      	movs	r0, #96	; 0x60
 8004446:	f7fc fd4f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800444a:	2002      	movs	r0, #2
 800444c:	f7fe f872 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x86, 0xc3);
 8004450:	22c3      	movs	r2, #195	; 0xc3
 8004452:	2186      	movs	r1, #134	; 0x86
 8004454:	2060      	movs	r0, #96	; 0x60
 8004456:	f7fc fd47 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800445a:	2002      	movs	r0, #2
 800445c:	f7fe f86a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x87, 0xd6);
 8004460:	22d6      	movs	r2, #214	; 0xd6
 8004462:	2187      	movs	r1, #135	; 0x87
 8004464:	2060      	movs	r0, #96	; 0x60
 8004466:	f7fc fd3f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800446a:	2002      	movs	r0, #2
 800446c:	f7fe f862 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x88, 0xe6);
 8004470:	22e6      	movs	r2, #230	; 0xe6
 8004472:	2188      	movs	r1, #136	; 0x88
 8004474:	2060      	movs	r0, #96	; 0x60
 8004476:	f7fc fd37 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800447a:	2002      	movs	r0, #2
 800447c:	f7fe f85a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x89, 0xf2);
 8004480:	22f2      	movs	r2, #242	; 0xf2
 8004482:	2189      	movs	r1, #137	; 0x89
 8004484:	2060      	movs	r0, #96	; 0x60
 8004486:	f7fc fd2f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800448a:	2002      	movs	r0, #2
 800448c:	f7fe f852 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x8a, 0x24);
 8004490:	2224      	movs	r2, #36	; 0x24
 8004492:	218a      	movs	r1, #138	; 0x8a
 8004494:	2060      	movs	r0, #96	; 0x60
 8004496:	f7fc fd27 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800449a:	2002      	movs	r0, #2
 800449c:	f7fe f84a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x8c, 0x80);
 80044a0:	2280      	movs	r2, #128	; 0x80
 80044a2:	218c      	movs	r1, #140	; 0x8c
 80044a4:	2060      	movs	r0, #96	; 0x60
 80044a6:	f7fc fd1f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80044aa:	2002      	movs	r0, #2
 80044ac:	f7fe f842 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x90, 0x7d);
 80044b0:	227d      	movs	r2, #125	; 0x7d
 80044b2:	2190      	movs	r1, #144	; 0x90
 80044b4:	2060      	movs	r0, #96	; 0x60
 80044b6:	f7fc fd17 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80044ba:	2002      	movs	r0, #2
 80044bc:	f7fe f83a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x91, 0x7b);
 80044c0:	227b      	movs	r2, #123	; 0x7b
 80044c2:	2191      	movs	r1, #145	; 0x91
 80044c4:	2060      	movs	r0, #96	; 0x60
 80044c6:	f7fc fd0f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80044ca:	2002      	movs	r0, #2
 80044cc:	f7fe f832 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x9d, 0x02);
 80044d0:	2202      	movs	r2, #2
 80044d2:	219d      	movs	r1, #157	; 0x9d
 80044d4:	2060      	movs	r0, #96	; 0x60
 80044d6:	f7fc fd07 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80044da:	2002      	movs	r0, #2
 80044dc:	f7fe f82a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x9e, 0x02);
 80044e0:	2202      	movs	r2, #2
 80044e2:	219e      	movs	r1, #158	; 0x9e
 80044e4:	2060      	movs	r0, #96	; 0x60
 80044e6:	f7fc fcff 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80044ea:	2002      	movs	r0, #2
 80044ec:	f7fe f822 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x9f, 0x7a);
 80044f0:	227a      	movs	r2, #122	; 0x7a
 80044f2:	219f      	movs	r1, #159	; 0x9f
 80044f4:	2060      	movs	r0, #96	; 0x60
 80044f6:	f7fc fcf7 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80044fa:	2002      	movs	r0, #2
 80044fc:	f7fe f81a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa0, 0x79);
 8004500:	2279      	movs	r2, #121	; 0x79
 8004502:	21a0      	movs	r1, #160	; 0xa0
 8004504:	2060      	movs	r0, #96	; 0x60
 8004506:	f7fc fcef 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800450a:	2002      	movs	r0, #2
 800450c:	f7fe f812 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa1, 0x40);
 8004510:	2240      	movs	r2, #64	; 0x40
 8004512:	21a1      	movs	r1, #161	; 0xa1
 8004514:	2060      	movs	r0, #96	; 0x60
 8004516:	f7fc fce7 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800451a:	2002      	movs	r0, #2
 800451c:	f7fe f80a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa4, 0x50);
 8004520:	2250      	movs	r2, #80	; 0x50
 8004522:	21a4      	movs	r1, #164	; 0xa4
 8004524:	2060      	movs	r0, #96	; 0x60
 8004526:	f7fc fcdf 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800452a:	2002      	movs	r0, #2
 800452c:	f7fe f802 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa5, 0x68);
 8004530:	2268      	movs	r2, #104	; 0x68
 8004532:	21a5      	movs	r1, #165	; 0xa5
 8004534:	2060      	movs	r0, #96	; 0x60
 8004536:	f7fc fcd7 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800453a:	2002      	movs	r0, #2
 800453c:	f7fd fffa 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa6, 0x4a);
 8004540:	224a      	movs	r2, #74	; 0x4a
 8004542:	21a6      	movs	r1, #166	; 0xa6
 8004544:	2060      	movs	r0, #96	; 0x60
 8004546:	f7fc fccf 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800454a:	2002      	movs	r0, #2
 800454c:	f7fd fff2 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa8, 0xc1);
 8004550:	22c1      	movs	r2, #193	; 0xc1
 8004552:	21a8      	movs	r1, #168	; 0xa8
 8004554:	2060      	movs	r0, #96	; 0x60
 8004556:	f7fc fcc7 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800455a:	2002      	movs	r0, #2
 800455c:	f7fd ffea 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa9, 0xef);
 8004560:	22ef      	movs	r2, #239	; 0xef
 8004562:	21a9      	movs	r1, #169	; 0xa9
 8004564:	2060      	movs	r0, #96	; 0x60
 8004566:	f7fc fcbf 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800456a:	2002      	movs	r0, #2
 800456c:	f7fd ffe2 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xaa, 0x92);
 8004570:	2292      	movs	r2, #146	; 0x92
 8004572:	21aa      	movs	r1, #170	; 0xaa
 8004574:	2060      	movs	r0, #96	; 0x60
 8004576:	f7fc fcb7 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800457a:	2002      	movs	r0, #2
 800457c:	f7fd ffda 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xab, 0x04);
 8004580:	2204      	movs	r2, #4
 8004582:	21ab      	movs	r1, #171	; 0xab
 8004584:	2060      	movs	r0, #96	; 0x60
 8004586:	f7fc fcaf 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800458a:	2002      	movs	r0, #2
 800458c:	f7fd ffd2 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xac, 0x80);
 8004590:	2280      	movs	r2, #128	; 0x80
 8004592:	21ac      	movs	r1, #172	; 0xac
 8004594:	2060      	movs	r0, #96	; 0x60
 8004596:	f7fc fca7 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800459a:	2002      	movs	r0, #2
 800459c:	f7fd ffca 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xad, 0x80);
 80045a0:	2280      	movs	r2, #128	; 0x80
 80045a2:	21ad      	movs	r1, #173	; 0xad
 80045a4:	2060      	movs	r0, #96	; 0x60
 80045a6:	f7fc fc9f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80045aa:	2002      	movs	r0, #2
 80045ac:	f7fd ffc2 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xae, 0x80);
 80045b0:	2280      	movs	r2, #128	; 0x80
 80045b2:	21ae      	movs	r1, #174	; 0xae
 80045b4:	2060      	movs	r0, #96	; 0x60
 80045b6:	f7fc fc97 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80045ba:	2002      	movs	r0, #2
 80045bc:	f7fd ffba 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xaf, 0x80);
 80045c0:	2280      	movs	r2, #128	; 0x80
 80045c2:	21af      	movs	r1, #175	; 0xaf
 80045c4:	2060      	movs	r0, #96	; 0x60
 80045c6:	f7fc fc8f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80045ca:	2002      	movs	r0, #2
 80045cc:	f7fd ffb2 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb2, 0xf2);
 80045d0:	22f2      	movs	r2, #242	; 0xf2
 80045d2:	21b2      	movs	r1, #178	; 0xb2
 80045d4:	2060      	movs	r0, #96	; 0x60
 80045d6:	f7fc fc87 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80045da:	2002      	movs	r0, #2
 80045dc:	f7fd ffaa 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb3, 0x20);
 80045e0:	2220      	movs	r2, #32
 80045e2:	21b3      	movs	r1, #179	; 0xb3
 80045e4:	2060      	movs	r0, #96	; 0x60
 80045e6:	f7fc fc7f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80045ea:	2002      	movs	r0, #2
 80045ec:	f7fd ffa2 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb4, 0x20);
 80045f0:	2220      	movs	r2, #32
 80045f2:	21b4      	movs	r1, #180	; 0xb4
 80045f4:	2060      	movs	r0, #96	; 0x60
 80045f6:	f7fc fc77 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80045fa:	2002      	movs	r0, #2
 80045fc:	f7fd ff9a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb5, 0x00);
 8004600:	2200      	movs	r2, #0
 8004602:	21b5      	movs	r1, #181	; 0xb5
 8004604:	2060      	movs	r0, #96	; 0x60
 8004606:	f7fc fc6f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800460a:	2002      	movs	r0, #2
 800460c:	f7fd ff92 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb6, 0xaf);
 8004610:	22af      	movs	r2, #175	; 0xaf
 8004612:	21b6      	movs	r1, #182	; 0xb6
 8004614:	2060      	movs	r0, #96	; 0x60
 8004616:	f7fc fc67 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800461a:	2002      	movs	r0, #2
 800461c:	f7fd ff8a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb6, 0xaf);
 8004620:	22af      	movs	r2, #175	; 0xaf
 8004622:	21b6      	movs	r1, #182	; 0xb6
 8004624:	2060      	movs	r0, #96	; 0x60
 8004626:	f7fc fc5f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800462a:	2002      	movs	r0, #2
 800462c:	f7fd ff82 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbb, 0xae);
 8004630:	22ae      	movs	r2, #174	; 0xae
 8004632:	21bb      	movs	r1, #187	; 0xbb
 8004634:	2060      	movs	r0, #96	; 0x60
 8004636:	f7fc fc57 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800463a:	2002      	movs	r0, #2
 800463c:	f7fd ff7a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbc, 0x7f);
 8004640:	227f      	movs	r2, #127	; 0x7f
 8004642:	21bc      	movs	r1, #188	; 0xbc
 8004644:	2060      	movs	r0, #96	; 0x60
 8004646:	f7fc fc4f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800464a:	2002      	movs	r0, #2
 800464c:	f7fd ff72 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbd, 0x7f);
 8004650:	227f      	movs	r2, #127	; 0x7f
 8004652:	21bd      	movs	r1, #189	; 0xbd
 8004654:	2060      	movs	r0, #96	; 0x60
 8004656:	f7fc fc47 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800465a:	2002      	movs	r0, #2
 800465c:	f7fd ff6a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbe, 0x7f);
 8004660:	227f      	movs	r2, #127	; 0x7f
 8004662:	21be      	movs	r1, #190	; 0xbe
 8004664:	2060      	movs	r0, #96	; 0x60
 8004666:	f7fc fc3f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800466a:	2002      	movs	r0, #2
 800466c:	f7fd ff62 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbf, 0x7f);
 8004670:	227f      	movs	r2, #127	; 0x7f
 8004672:	21bf      	movs	r1, #191	; 0xbf
 8004674:	2060      	movs	r0, #96	; 0x60
 8004676:	f7fc fc37 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800467a:	2002      	movs	r0, #2
 800467c:	f7fd ff5a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbf, 0x7f);
 8004680:	227f      	movs	r2, #127	; 0x7f
 8004682:	21bf      	movs	r1, #191	; 0xbf
 8004684:	2060      	movs	r0, #96	; 0x60
 8004686:	f7fc fc2f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800468a:	2002      	movs	r0, #2
 800468c:	f7fd ff52 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc0, 0xaa);
 8004690:	22aa      	movs	r2, #170	; 0xaa
 8004692:	21c0      	movs	r1, #192	; 0xc0
 8004694:	2060      	movs	r0, #96	; 0x60
 8004696:	f7fc fc27 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800469a:	2002      	movs	r0, #2
 800469c:	f7fd ff4a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc1, 0xc0);
 80046a0:	22c0      	movs	r2, #192	; 0xc0
 80046a2:	21c1      	movs	r1, #193	; 0xc1
 80046a4:	2060      	movs	r0, #96	; 0x60
 80046a6:	f7fc fc1f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80046aa:	2002      	movs	r0, #2
 80046ac:	f7fd ff42 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc2, 0x01);
 80046b0:	2201      	movs	r2, #1
 80046b2:	21c2      	movs	r1, #194	; 0xc2
 80046b4:	2060      	movs	r0, #96	; 0x60
 80046b6:	f7fc fc17 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80046ba:	2002      	movs	r0, #2
 80046bc:	f7fd ff3a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc3, 0x4e);
 80046c0:	224e      	movs	r2, #78	; 0x4e
 80046c2:	21c3      	movs	r1, #195	; 0xc3
 80046c4:	2060      	movs	r0, #96	; 0x60
 80046c6:	f7fc fc0f 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80046ca:	2002      	movs	r0, #2
 80046cc:	f7fd ff32 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc6, 0x05);
 80046d0:	2205      	movs	r2, #5
 80046d2:	21c6      	movs	r1, #198	; 0xc6
 80046d4:	2060      	movs	r0, #96	; 0x60
 80046d6:	f7fc fc07 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80046da:	2002      	movs	r0, #2
 80046dc:	f7fd ff2a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc7, 0x82);
 80046e0:	2282      	movs	r2, #130	; 0x82
 80046e2:	21c7      	movs	r1, #199	; 0xc7
 80046e4:	2060      	movs	r0, #96	; 0x60
 80046e6:	f7fc fbff 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80046ea:	2002      	movs	r0, #2
 80046ec:	f7fd ff22 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc9, 0xe0);
 80046f0:	22e0      	movs	r2, #224	; 0xe0
 80046f2:	21c9      	movs	r1, #201	; 0xc9
 80046f4:	2060      	movs	r0, #96	; 0x60
 80046f6:	f7fc fbf7 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80046fa:	2002      	movs	r0, #2
 80046fc:	f7fd ff1a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xca, 0xe8);
 8004700:	22e8      	movs	r2, #232	; 0xe8
 8004702:	21ca      	movs	r1, #202	; 0xca
 8004704:	2060      	movs	r0, #96	; 0x60
 8004706:	f7fc fbef 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800470a:	2002      	movs	r0, #2
 800470c:	f7fd ff12 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xcb, 0xf0);
 8004710:	22f0      	movs	r2, #240	; 0xf0
 8004712:	21cb      	movs	r1, #203	; 0xcb
 8004714:	2060      	movs	r0, #96	; 0x60
 8004716:	f7fc fbe7 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800471a:	2002      	movs	r0, #2
 800471c:	f7fd ff0a 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xcc, 0xd8);
 8004720:	22d8      	movs	r2, #216	; 0xd8
 8004722:	21cc      	movs	r1, #204	; 0xcc
 8004724:	2060      	movs	r0, #96	; 0x60
 8004726:	f7fc fbdf 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800472a:	2002      	movs	r0, #2
 800472c:	f7fd ff02 	bl	8002534 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xcd, 0x93);
 8004730:	2293      	movs	r2, #147	; 0x93
 8004732:	21cd      	movs	r1, #205	; 0xcd
 8004734:	2060      	movs	r0, #96	; 0x60
 8004736:	f7fc fbd7 	bl	8000ee8 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800473a:	2002      	movs	r0, #2
 800473c:	f7fd fefa 	bl	8002534 <Delay>
}
 8004740:	bf00      	nop
 8004742:	bd80      	pop	{r7, pc}

08004744 <HAL_Init>:
 * @note   SysTick is used as time base for the HAL_Delay() function, the application
 *         need to ensure that the SysTick time base is always set to 1 millisecond
 *         to have correct HAL operation.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_Init(void) {
 8004744:	b580      	push	{r7, lr}
 8004746:	af00      	add	r7, sp, #0
	/* Configure Flash prefetch, Instruction cache, Data cache */
#if (INSTRUCTION_CACHE_ENABLE != 0)
	__HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004748:	4b0e      	ldr	r3, [pc, #56]	; (8004784 <HAL_Init+0x40>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	4a0d      	ldr	r2, [pc, #52]	; (8004784 <HAL_Init+0x40>)
 800474e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004752:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0)
	__HAL_FLASH_DATA_CACHE_ENABLE();
 8004754:	4b0b      	ldr	r3, [pc, #44]	; (8004784 <HAL_Init+0x40>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a0a      	ldr	r2, [pc, #40]	; (8004784 <HAL_Init+0x40>)
 800475a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800475e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
	__HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004760:	4b08      	ldr	r3, [pc, #32]	; (8004784 <HAL_Init+0x40>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4a07      	ldr	r2, [pc, #28]	; (8004784 <HAL_Init+0x40>)
 8004766:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800476a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

	/* Set Interrupt Group Priority */
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800476c:	2003      	movs	r0, #3
 800476e:	f000 f921 	bl	80049b4 <HAL_NVIC_SetPriorityGrouping>

	/* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
	HAL_InitTick(TICK_INT_PRIORITY);
 8004772:	200f      	movs	r0, #15
 8004774:	f000 f808 	bl	8004788 <HAL_InitTick>

	/* Init the low level hardware */
	HAL_MspInit();
 8004778:	f005 fab9 	bl	8009cee <HAL_MspInit>

	/* Return function status */
	return HAL_OK;
 800477c:	2300      	movs	r3, #0
}
 800477e:	4618      	mov	r0, r3
 8004780:	bd80      	pop	{r7, pc}
 8004782:	bf00      	nop
 8004784:	40023c00 	.word	0x40023c00

08004788 <HAL_InitTick>:
 *       The function is declared as __weak  to be overwritten  in case of other
 *       implementation  in user file.
 * @param TickPriority: Tick interrupt priority.
 * @retval HAL status
 */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority) {
 8004788:	b580      	push	{r7, lr}
 800478a:	b082      	sub	sp, #8
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
	/*Configure the SysTick to have interrupt in 1ms time basis*/
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / 1000);
 8004790:	f005 ff78 	bl	800a684 <HAL_RCC_GetHCLKFreq>
 8004794:	4603      	mov	r3, r0
 8004796:	4a09      	ldr	r2, [pc, #36]	; (80047bc <HAL_InitTick+0x34>)
 8004798:	fba2 2303 	umull	r2, r3, r2, r3
 800479c:	099b      	lsrs	r3, r3, #6
 800479e:	4618      	mov	r0, r3
 80047a0:	f000 f94b 	bl	8004a3a <HAL_SYSTICK_Config>

	/*Configure the SysTick IRQ priority */
	HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 80047a4:	2200      	movs	r2, #0
 80047a6:	6879      	ldr	r1, [r7, #4]
 80047a8:	f04f 30ff 	mov.w	r0, #4294967295
 80047ac:	f000 f90d 	bl	80049ca <HAL_NVIC_SetPriority>

	/* Return function status */
	return HAL_OK;
 80047b0:	2300      	movs	r3, #0
}
 80047b2:	4618      	mov	r0, r3
 80047b4:	3708      	adds	r7, #8
 80047b6:	46bd      	mov	sp, r7
 80047b8:	bd80      	pop	{r7, pc}
 80047ba:	bf00      	nop
 80047bc:	10624dd3 	.word	0x10624dd3

080047c0 <HAL_IncTick>:
 *       in Systick ISR.
 * @note This function is declared as __weak to be overwritten in case of other 
 *      implementations in user file.
 * @retval None
 */
__weak void HAL_IncTick(void) {
 80047c0:	b480      	push	{r7}
 80047c2:	af00      	add	r7, sp, #0
	uwTick++;
 80047c4:	4b04      	ldr	r3, [pc, #16]	; (80047d8 <HAL_IncTick+0x18>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	3301      	adds	r3, #1
 80047ca:	4a03      	ldr	r2, [pc, #12]	; (80047d8 <HAL_IncTick+0x18>)
 80047cc:	6013      	str	r3, [r2, #0]
}
 80047ce:	bf00      	nop
 80047d0:	46bd      	mov	sp, r7
 80047d2:	bc80      	pop	{r7}
 80047d4:	4770      	bx	lr
 80047d6:	bf00      	nop
 80047d8:	20009e18 	.word	0x20009e18

080047dc <HAL_GetTick>:
 * @brief Provides a tick value in millisecond.
 * @note This function is declared as __weak to be overwritten in case of other 
 *       implementations in user file.
 * @retval tick value
 */
__weak uint32_t HAL_GetTick(void) {
 80047dc:	b480      	push	{r7}
 80047de:	af00      	add	r7, sp, #0
	return uwTick;
 80047e0:	4b02      	ldr	r3, [pc, #8]	; (80047ec <HAL_GetTick+0x10>)
 80047e2:	681b      	ldr	r3, [r3, #0]
}
 80047e4:	4618      	mov	r0, r3
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bc80      	pop	{r7}
 80047ea:	4770      	bx	lr
 80047ec:	20009e18 	.word	0x20009e18

080047f0 <NVIC_SetPriorityGrouping>:
	__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup) {
 80047f0:	b480      	push	{r7}
 80047f2:	b085      	sub	sp, #20
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
		uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t) 0x07); /* only values 0..7 are used          */
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	f003 0307 	and.w	r3, r3, #7
 80047fe:	60fb      	str	r3, [r7, #12]
		reg_value = SCB->AIRCR; /* read old register configuration    */
 8004800:	4b0c      	ldr	r3, [pc, #48]	; (8004834 <NVIC_SetPriorityGrouping+0x44>)
 8004802:	68db      	ldr	r3, [r3, #12]
 8004804:	60bb      	str	r3, [r7, #8]
		reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk); /* clear bits to change               */
 8004806:	68ba      	ldr	r2, [r7, #8]
 8004808:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800480c:	4013      	ands	r3, r2
 800480e:	60bb      	str	r3, [r7, #8]
				| (PriorityGroupTmp << 8)); /* Insert write key and priorty group */
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	021a      	lsls	r2, r3, #8
 8004814:	68bb      	ldr	r3, [r7, #8]
 8004816:	4313      	orrs	r3, r2
		reg_value = (reg_value | ((uint32_t) 0x5FA << SCB_AIRCR_VECTKEY_Pos)
 8004818:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800481c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004820:	60bb      	str	r3, [r7, #8]
		SCB->AIRCR = reg_value;
 8004822:	4a04      	ldr	r2, [pc, #16]	; (8004834 <NVIC_SetPriorityGrouping+0x44>)
 8004824:	68bb      	ldr	r3, [r7, #8]
 8004826:	60d3      	str	r3, [r2, #12]
	}
 8004828:	bf00      	nop
 800482a:	3714      	adds	r7, #20
 800482c:	46bd      	mov	sp, r7
 800482e:	bc80      	pop	{r7}
 8004830:	4770      	bx	lr
 8004832:	bf00      	nop
 8004834:	e000ed00 	.word	0xe000ed00

08004838 <NVIC_GetPriorityGrouping>:
	__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void) {
 8004838:	b480      	push	{r7}
 800483a:	af00      	add	r7, sp, #0
		return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos); /* read priority grouping field */
 800483c:	4b04      	ldr	r3, [pc, #16]	; (8004850 <NVIC_GetPriorityGrouping+0x18>)
 800483e:	68db      	ldr	r3, [r3, #12]
 8004840:	0a1b      	lsrs	r3, r3, #8
 8004842:	f003 0307 	and.w	r3, r3, #7
	}
 8004846:	4618      	mov	r0, r3
 8004848:	46bd      	mov	sp, r7
 800484a:	bc80      	pop	{r7}
 800484c:	4770      	bx	lr
 800484e:	bf00      	nop
 8004850:	e000ed00 	.word	0xe000ed00

08004854 <NVIC_EnableIRQ>:
	__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn) {
 8004854:	b480      	push	{r7}
 8004856:	b083      	sub	sp, #12
 8004858:	af00      	add	r7, sp, #0
 800485a:	4603      	mov	r3, r0
 800485c:	71fb      	strb	r3, [r7, #7]
				<< ((uint32_t) ((int32_t) IRQn) & (uint32_t) 0x1F)); /* enable interrupt */
 800485e:	79fb      	ldrb	r3, [r7, #7]
 8004860:	f003 031f 	and.w	r3, r3, #31
 8004864:	2201      	movs	r2, #1
 8004866:	fa02 f103 	lsl.w	r1, r2, r3
		NVIC->ISER[(uint32_t) ((int32_t) IRQn) >> 5] = (uint32_t) (1
 800486a:	4a05      	ldr	r2, [pc, #20]	; (8004880 <NVIC_EnableIRQ+0x2c>)
 800486c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004870:	095b      	lsrs	r3, r3, #5
 8004872:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
 8004876:	bf00      	nop
 8004878:	370c      	adds	r7, #12
 800487a:	46bd      	mov	sp, r7
 800487c:	bc80      	pop	{r7}
 800487e:	4770      	bx	lr
 8004880:	e000e100 	.word	0xe000e100

08004884 <NVIC_DisableIRQ>:
	__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn) {
 8004884:	b480      	push	{r7}
 8004886:	b083      	sub	sp, #12
 8004888:	af00      	add	r7, sp, #0
 800488a:	4603      	mov	r3, r0
 800488c:	71fb      	strb	r3, [r7, #7]
				(1 << ((uint32_t) (IRQn) & 0x1F)); /* disable interrupt */
 800488e:	79fb      	ldrb	r3, [r7, #7]
 8004890:	f003 031f 	and.w	r3, r3, #31
 8004894:	2201      	movs	r2, #1
 8004896:	fa02 f103 	lsl.w	r1, r2, r3
		NVIC->ICER[((uint32_t) (IRQn) >> 5)] =
 800489a:	4a06      	ldr	r2, [pc, #24]	; (80048b4 <NVIC_DisableIRQ+0x30>)
 800489c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048a0:	095b      	lsrs	r3, r3, #5
 80048a2:	3320      	adds	r3, #32
 80048a4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
 80048a8:	bf00      	nop
 80048aa:	370c      	adds	r7, #12
 80048ac:	46bd      	mov	sp, r7
 80048ae:	bc80      	pop	{r7}
 80048b0:	4770      	bx	lr
 80048b2:	bf00      	nop
 80048b4:	e000e100 	.word	0xe000e100

080048b8 <NVIC_SetPriority>:
	 \note The priority cannot be set for every core interrupt.

	 \param [in]      IRQn  Interrupt number.
	 \param [in]  priority  Priority to set.
	 */
	__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) {
 80048b8:	b480      	push	{r7}
 80048ba:	b083      	sub	sp, #12
 80048bc:	af00      	add	r7, sp, #0
 80048be:	4603      	mov	r3, r0
 80048c0:	6039      	str	r1, [r7, #0]
 80048c2:	71fb      	strb	r3, [r7, #7]
		if (IRQn < 0) {
 80048c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	da0b      	bge.n	80048e4 <NVIC_SetPriority+0x2c>
			SCB->SHP[((uint32_t) (IRQn) & 0xF) - 4] = ((priority
					<< (8 - __NVIC_PRIO_BITS)) & 0xff);
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	b2da      	uxtb	r2, r3
			SCB->SHP[((uint32_t) (IRQn) & 0xF) - 4] = ((priority
 80048d0:	490c      	ldr	r1, [pc, #48]	; (8004904 <NVIC_SetPriority+0x4c>)
 80048d2:	79fb      	ldrb	r3, [r7, #7]
 80048d4:	f003 030f 	and.w	r3, r3, #15
 80048d8:	3b04      	subs	r3, #4
					<< (8 - __NVIC_PRIO_BITS)) & 0xff);
 80048da:	0112      	lsls	r2, r2, #4
 80048dc:	b2d2      	uxtb	r2, r2
			SCB->SHP[((uint32_t) (IRQn) & 0xF) - 4] = ((priority
 80048de:	440b      	add	r3, r1
 80048e0:	761a      	strb	r2, [r3, #24]
		} /* set Priority for Cortex-M  System Interrupts */
		else {
			NVIC->IP[(uint32_t) (IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS))
					& 0xff);
		} /* set Priority for device specific Interrupts  */
	}
 80048e2:	e009      	b.n	80048f8 <NVIC_SetPriority+0x40>
			NVIC->IP[(uint32_t) (IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS))
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	b2da      	uxtb	r2, r3
 80048e8:	4907      	ldr	r1, [pc, #28]	; (8004908 <NVIC_SetPriority+0x50>)
 80048ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048ee:	0112      	lsls	r2, r2, #4
 80048f0:	b2d2      	uxtb	r2, r2
 80048f2:	440b      	add	r3, r1
 80048f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
	}
 80048f8:	bf00      	nop
 80048fa:	370c      	adds	r7, #12
 80048fc:	46bd      	mov	sp, r7
 80048fe:	bc80      	pop	{r7}
 8004900:	4770      	bx	lr
 8004902:	bf00      	nop
 8004904:	e000ed00 	.word	0xe000ed00
 8004908:	e000e100 	.word	0xe000e100

0800490c <NVIC_EncodePriority>:
	 \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
	 \param [in]       SubPriority  Subpriority value (starting from 0).
	 \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
	 */
	__STATIC_INLINE uint32_t NVIC_EncodePriority(uint32_t PriorityGroup,
			uint32_t PreemptPriority, uint32_t SubPriority) {
 800490c:	b480      	push	{r7}
 800490e:	b089      	sub	sp, #36	; 0x24
 8004910:	af00      	add	r7, sp, #0
 8004912:	60f8      	str	r0, [r7, #12]
 8004914:	60b9      	str	r1, [r7, #8]
 8004916:	607a      	str	r2, [r7, #4]
		uint32_t PriorityGroupTmp = (PriorityGroup & 0x07); /* only values 0..7 are used          */
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	f003 0307 	and.w	r3, r3, #7
 800491e:	61fb      	str	r3, [r7, #28]
		uint32_t PreemptPriorityBits;
		uint32_t SubPriorityBits;

		PreemptPriorityBits =
				((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ?
 8004920:	69fb      	ldr	r3, [r7, #28]
 8004922:	f1c3 0307 	rsb	r3, r3, #7
		PreemptPriorityBits =
 8004926:	2b04      	cmp	r3, #4
 8004928:	bf28      	it	cs
 800492a:	2304      	movcs	r3, #4
 800492c:	61bb      	str	r3, [r7, #24]
						__NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
		SubPriorityBits =
				((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ?
 800492e:	69fb      	ldr	r3, [r7, #28]
 8004930:	3304      	adds	r3, #4
						0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 8004932:	2b06      	cmp	r3, #6
 8004934:	d902      	bls.n	800493c <NVIC_EncodePriority+0x30>
 8004936:	69fb      	ldr	r3, [r7, #28]
 8004938:	3b03      	subs	r3, #3
 800493a:	e000      	b.n	800493e <NVIC_EncodePriority+0x32>
 800493c:	2300      	movs	r3, #0
		SubPriorityBits =
 800493e:	617b      	str	r3, [r7, #20]

		return (((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1))
 8004940:	2201      	movs	r2, #1
 8004942:	69bb      	ldr	r3, [r7, #24]
 8004944:	fa02 f303 	lsl.w	r3, r2, r3
 8004948:	3b01      	subs	r3, #1
 800494a:	461a      	mov	r2, r3
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	401a      	ands	r2, r3
				<< SubPriorityBits)
 8004950:	697b      	ldr	r3, [r7, #20]
 8004952:	409a      	lsls	r2, r3
				| ((SubPriority & ((1 << (SubPriorityBits)) - 1))));
 8004954:	2101      	movs	r1, #1
 8004956:	697b      	ldr	r3, [r7, #20]
 8004958:	fa01 f303 	lsl.w	r3, r1, r3
 800495c:	3b01      	subs	r3, #1
 800495e:	4619      	mov	r1, r3
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	400b      	ands	r3, r1
 8004964:	4313      	orrs	r3, r2
	}
 8004966:	4618      	mov	r0, r3
 8004968:	3724      	adds	r7, #36	; 0x24
 800496a:	46bd      	mov	sp, r7
 800496c:	bc80      	pop	{r7}
 800496e:	4770      	bx	lr

08004970 <SysTick_Config>:
	 \note     When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
	 function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
	 must contain a vendor-specific implementation of this function.

	 */
	__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) {
 8004970:	b580      	push	{r7, lr}
 8004972:	b082      	sub	sp, #8
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
		if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	3b01      	subs	r3, #1
 800497c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004980:	d301      	bcc.n	8004986 <SysTick_Config+0x16>
			return (1); /* Reload value impossible */
 8004982:	2301      	movs	r3, #1
 8004984:	e00f      	b.n	80049a6 <SysTick_Config+0x36>

		SysTick->LOAD = ticks - 1; /* set reload register */
 8004986:	4a0a      	ldr	r2, [pc, #40]	; (80049b0 <SysTick_Config+0x40>)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	3b01      	subs	r3, #1
 800498c:	6053      	str	r3, [r2, #4]
		NVIC_SetPriority(SysTick_IRQn, (1 << __NVIC_PRIO_BITS) - 1); /* set Priority for Systick Interrupt */
 800498e:	210f      	movs	r1, #15
 8004990:	f04f 30ff 	mov.w	r0, #4294967295
 8004994:	f7ff ff90 	bl	80048b8 <NVIC_SetPriority>
		SysTick->VAL = 0; /* Load the SysTick Counter Value */
 8004998:	4b05      	ldr	r3, [pc, #20]	; (80049b0 <SysTick_Config+0x40>)
 800499a:	2200      	movs	r2, #0
 800499c:	609a      	str	r2, [r3, #8]
		SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
 800499e:	4b04      	ldr	r3, [pc, #16]	; (80049b0 <SysTick_Config+0x40>)
 80049a0:	2207      	movs	r2, #7
 80049a2:	601a      	str	r2, [r3, #0]
		SysTick_CTRL_TICKINT_Msk |
		SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */
		return (0); /* Function successful */
 80049a4:	2300      	movs	r3, #0
	}
 80049a6:	4618      	mov	r0, r3
 80049a8:	3708      	adds	r7, #8
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bd80      	pop	{r7, pc}
 80049ae:	bf00      	nop
 80049b0:	e000e010 	.word	0xe000e010

080049b4 <HAL_NVIC_SetPriorityGrouping>:
 *                                    0 bits for subpriority
 * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
 *         The pending IRQ priority will be managed only by the subpriority. 
 * @retval None
 */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup) {
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b082      	sub	sp, #8
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
	/* Check the parameters */
	assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

	/* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
	NVIC_SetPriorityGrouping(PriorityGroup);
 80049bc:	6878      	ldr	r0, [r7, #4]
 80049be:	f7ff ff17 	bl	80047f0 <NVIC_SetPriorityGrouping>
}
 80049c2:	bf00      	nop
 80049c4:	3708      	adds	r7, #8
 80049c6:	46bd      	mov	sp, r7
 80049c8:	bd80      	pop	{r7, pc}

080049ca <HAL_NVIC_SetPriority>:
 *         This parameter can be a value between 0 and 15
 *         A lower priority value indicates a higher priority.          
 * @retval None
 */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority,
		uint32_t SubPriority) {
 80049ca:	b580      	push	{r7, lr}
 80049cc:	b086      	sub	sp, #24
 80049ce:	af00      	add	r7, sp, #0
 80049d0:	4603      	mov	r3, r0
 80049d2:	60b9      	str	r1, [r7, #8]
 80049d4:	607a      	str	r2, [r7, #4]
 80049d6:	73fb      	strb	r3, [r7, #15]
	uint32_t prioritygroup = 0x00;
 80049d8:	2300      	movs	r3, #0
 80049da:	617b      	str	r3, [r7, #20]

	/* Check the parameters */
	assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
	assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

	prioritygroup = NVIC_GetPriorityGrouping();
 80049dc:	f7ff ff2c 	bl	8004838 <NVIC_GetPriorityGrouping>
 80049e0:	6178      	str	r0, [r7, #20]

	NVIC_SetPriority(IRQn,
 80049e2:	687a      	ldr	r2, [r7, #4]
 80049e4:	68b9      	ldr	r1, [r7, #8]
 80049e6:	6978      	ldr	r0, [r7, #20]
 80049e8:	f7ff ff90 	bl	800490c <NVIC_EncodePriority>
 80049ec:	4602      	mov	r2, r0
 80049ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80049f2:	4611      	mov	r1, r2
 80049f4:	4618      	mov	r0, r3
 80049f6:	f7ff ff5f 	bl	80048b8 <NVIC_SetPriority>
			NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80049fa:	bf00      	nop
 80049fc:	3718      	adds	r7, #24
 80049fe:	46bd      	mov	sp, r7
 8004a00:	bd80      	pop	{r7, pc}

08004a02 <HAL_NVIC_EnableIRQ>:
 * @param  IRQn External interrupt number.
 *         This parameter can be an enumerator of IRQn_Type enumeration
 *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
 * @retval None
 */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn) {
 8004a02:	b580      	push	{r7, lr}
 8004a04:	b082      	sub	sp, #8
 8004a06:	af00      	add	r7, sp, #0
 8004a08:	4603      	mov	r3, r0
 8004a0a:	71fb      	strb	r3, [r7, #7]
	/* Check the parameters */
	assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

	/* Enable interrupt */
	NVIC_EnableIRQ(IRQn);
 8004a0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a10:	4618      	mov	r0, r3
 8004a12:	f7ff ff1f 	bl	8004854 <NVIC_EnableIRQ>
}
 8004a16:	bf00      	nop
 8004a18:	3708      	adds	r7, #8
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	bd80      	pop	{r7, pc}

08004a1e <HAL_NVIC_DisableIRQ>:
 * @param  IRQn External interrupt number.
 *         This parameter can be an enumerator of IRQn_Type enumeration
 *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
 * @retval None
 */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn) {
 8004a1e:	b580      	push	{r7, lr}
 8004a20:	b082      	sub	sp, #8
 8004a22:	af00      	add	r7, sp, #0
 8004a24:	4603      	mov	r3, r0
 8004a26:	71fb      	strb	r3, [r7, #7]
	/* Check the parameters */
	assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

	/* Disable interrupt */
	NVIC_DisableIRQ(IRQn);
 8004a28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	f7ff ff29 	bl	8004884 <NVIC_DisableIRQ>
}
 8004a32:	bf00      	nop
 8004a34:	3708      	adds	r7, #8
 8004a36:	46bd      	mov	sp, r7
 8004a38:	bd80      	pop	{r7, pc}

08004a3a <HAL_SYSTICK_Config>:
 *         Counter is in free running mode to generate periodic interrupts.
 * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
 * @retval status:  - 0  Function succeeded.
 *                  - 1  Function failed.
 */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb) {
 8004a3a:	b580      	push	{r7, lr}
 8004a3c:	b082      	sub	sp, #8
 8004a3e:	af00      	add	r7, sp, #0
 8004a40:	6078      	str	r0, [r7, #4]
	return SysTick_Config(TicksNumb);
 8004a42:	6878      	ldr	r0, [r7, #4]
 8004a44:	f7ff ff94 	bl	8004970 <SysTick_Config>
 8004a48:	4603      	mov	r3, r0
}
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	3708      	adds	r7, #8
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	bd80      	pop	{r7, pc}

08004a52 <HAL_SYSTICK_IRQHandler>:

/**
 * @brief  This function handles SYSTICK interrupt request.
 * @retval None
 */
void HAL_SYSTICK_IRQHandler(void) {
 8004a52:	b580      	push	{r7, lr}
 8004a54:	af00      	add	r7, sp, #0
	HAL_SYSTICK_Callback();
 8004a56:	f000 f802 	bl	8004a5e <HAL_SYSTICK_Callback>
}
 8004a5a:	bf00      	nop
 8004a5c:	bd80      	pop	{r7, pc}

08004a5e <HAL_SYSTICK_Callback>:

/**
 * @brief  SYSTICK callback.
 * @retval None
 */
__weak void HAL_SYSTICK_Callback(void) {
 8004a5e:	b480      	push	{r7}
 8004a60:	af00      	add	r7, sp, #0
	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_SYSTICK_Callback could be implemented in the user file
	 */
}
 8004a62:	bf00      	nop
 8004a64:	46bd      	mov	sp, r7
 8004a66:	bc80      	pop	{r7}
 8004a68:	4770      	bx	lr

08004a6a <HAL_DCMI_DeInit>:
 * @param  hdcmi: pointer to a DCMI_HandleTypeDef structure that contains
 *                the configuration information for DCMI.
 * @retval HAL status
 */

HAL_StatusTypeDef HAL_DCMI_DeInit(DCMI_HandleTypeDef *hdcmi) {
 8004a6a:	b580      	push	{r7, lr}
 8004a6c:	b082      	sub	sp, #8
 8004a6e:	af00      	add	r7, sp, #0
 8004a70:	6078      	str	r0, [r7, #4]
	/* DeInit the low level hardware */
	HAL_DCMI_MspDeInit(hdcmi);
 8004a72:	6878      	ldr	r0, [r7, #4]
 8004a74:	f000 f819 	bl	8004aaa <HAL_DCMI_MspDeInit>

	/* Update error code */
	hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	63da      	str	r2, [r3, #60]	; 0x3c

	/* Initialize the DCMI state*/
	hdcmi->State = HAL_DCMI_STATE_RESET;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2200      	movs	r2, #0
 8004a82:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

	/* Release Lock */
	__HAL_UNLOCK(hdcmi);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2200      	movs	r2, #0
 8004a8a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	return HAL_OK;
 8004a8e:	2300      	movs	r3, #0
}
 8004a90:	4618      	mov	r0, r3
 8004a92:	3708      	adds	r7, #8
 8004a94:	46bd      	mov	sp, r7
 8004a96:	bd80      	pop	{r7, pc}

08004a98 <HAL_DCMI_MspInit>:
 * @brief  Initializes the DCMI MSP.
 * @param  hdcmi: pointer to a DCMI_HandleTypeDef structure that contains
 *                the configuration information for DCMI.
 * @retval None
 */
__weak void HAL_DCMI_MspInit(DCMI_HandleTypeDef *hdcmi) {
 8004a98:	b480      	push	{r7}
 8004a9a:	b083      	sub	sp, #12
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_DCMI_MspInit could be implemented in the user file
	 */
}
 8004aa0:	bf00      	nop
 8004aa2:	370c      	adds	r7, #12
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	bc80      	pop	{r7}
 8004aa8:	4770      	bx	lr

08004aaa <HAL_DCMI_MspDeInit>:
 * @brief  DeInitializes the DCMI MSP.
 * @param  hdcmi: pointer to a DCMI_HandleTypeDef structure that contains
 *                the configuration information for DCMI.
 * @retval None
 */
__weak void HAL_DCMI_MspDeInit(DCMI_HandleTypeDef *hdcmi) {
 8004aaa:	b480      	push	{r7}
 8004aac:	b083      	sub	sp, #12
 8004aae:	af00      	add	r7, sp, #0
 8004ab0:	6078      	str	r0, [r7, #4]
	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_DCMI_MspDeInit could be implemented in the user file
	 */
}
 8004ab2:	bf00      	nop
 8004ab4:	370c      	adds	r7, #12
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bc80      	pop	{r7}
 8004aba:	4770      	bx	lr

08004abc <HAL_DCMI_Start_DMA>:
 * @param  pData:     The destination memory Buffer address (LCD Frame buffer).
 * @param  Length:    The length of capture to be transferred.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DCMI_Start_DMA(DCMI_HandleTypeDef *hdcmi,
		uint32_t DCMI_Mode, uint32_t pData, uint32_t Length) {
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b088      	sub	sp, #32
 8004ac0:	af02      	add	r7, sp, #8
 8004ac2:	60f8      	str	r0, [r7, #12]
 8004ac4:	60b9      	str	r1, [r7, #8]
 8004ac6:	607a      	str	r2, [r7, #4]
 8004ac8:	603b      	str	r3, [r7, #0]
	/* Initialize the second memory address */
	uint32_t SecondMemAddress = 0;
 8004aca:	2300      	movs	r3, #0
 8004acc:	617b      	str	r3, [r7, #20]

	/* Check function parameters */
	assert_param(IS_DCMI_CAPTURE_MODE(DCMI_Mode));

	/* Process Locked */
	__HAL_LOCK(hdcmi);
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004ad4:	2b01      	cmp	r3, #1
 8004ad6:	d101      	bne.n	8004adc <HAL_DCMI_Start_DMA+0x20>
 8004ad8:	2302      	movs	r3, #2
 8004ada:	e06e      	b.n	8004bba <HAL_DCMI_Start_DMA+0xfe>
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	2201      	movs	r2, #1
 8004ae0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	/* Lock the DCMI peripheral state */
	hdcmi->State = HAL_DCMI_STATE_BUSY;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	2202      	movs	r2, #2
 8004ae8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

	/* Check the parameters */
	assert_param(IS_DCMI_CAPTURE_MODE(DCMI_Mode));

	/* Configure the DCMI Mode */
	hdcmi->Instance->CR &= ~(DCMI_CR_CM);
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	681a      	ldr	r2, [r3, #0]
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f022 0202 	bic.w	r2, r2, #2
 8004afa:	601a      	str	r2, [r3, #0]
	hdcmi->Instance->CR |= (uint32_t) (DCMI_Mode);
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	6819      	ldr	r1, [r3, #0]
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	68ba      	ldr	r2, [r7, #8]
 8004b08:	430a      	orrs	r2, r1
 8004b0a:	601a      	str	r2, [r3, #0]

	/* Set the DMA memory0 conversion complete callback */
	hdcmi->DMA_Handle->XferCpltCallback = DCMI_DMAConvCplt;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b10:	4a2c      	ldr	r2, [pc, #176]	; (8004bc4 <HAL_DCMI_Start_DMA+0x108>)
 8004b12:	63da      	str	r2, [r3, #60]	; 0x3c

	/* Set the DMA error callback */
	hdcmi->DMA_Handle->XferErrorCallback = DCMI_DMAError;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b18:	4a2b      	ldr	r2, [pc, #172]	; (8004bc8 <HAL_DCMI_Start_DMA+0x10c>)
 8004b1a:	649a      	str	r2, [r3, #72]	; 0x48

	if (Length <= 0xFFFF) {
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b22:	d20a      	bcs.n	8004b3a <HAL_DCMI_Start_DMA+0x7e>
		/* Enable the DMA Stream */
		HAL_DMA_Start_IT(hdcmi->DMA_Handle, (uint32_t) &hdcmi->Instance->DR,
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	3328      	adds	r3, #40	; 0x28
 8004b2e:	4619      	mov	r1, r3
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	687a      	ldr	r2, [r7, #4]
 8004b34:	f001 fb46 	bl	80061c4 <HAL_DMA_Start_IT>
 8004b38:	e038      	b.n	8004bac <HAL_DCMI_Start_DMA+0xf0>
				(uint32_t) pData, Length);
	} else /* DCMI_DOUBLE_BUFFER Mode */
	{
		/* Set the DMA memory1 conversion complete callback */
		hdcmi->DMA_Handle->XferM1CpltCallback = DCMI_DMAConvCplt;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b3e:	4a21      	ldr	r2, [pc, #132]	; (8004bc4 <HAL_DCMI_Start_DMA+0x108>)
 8004b40:	645a      	str	r2, [r3, #68]	; 0x44

		/* Initialize transfer parameters */
		hdcmi->XferCount = 1;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	2201      	movs	r2, #1
 8004b46:	629a      	str	r2, [r3, #40]	; 0x28
		hdcmi->XferSize = Length;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	683a      	ldr	r2, [r7, #0]
 8004b4c:	62da      	str	r2, [r3, #44]	; 0x2c
		hdcmi->pBuffPtr = pData;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	687a      	ldr	r2, [r7, #4]
 8004b52:	635a      	str	r2, [r3, #52]	; 0x34

		/* Get the number of buffer */
		while (hdcmi->XferSize > 0xFFFF) {
 8004b54:	e009      	b.n	8004b6a <HAL_DCMI_Start_DMA+0xae>
			hdcmi->XferSize = (hdcmi->XferSize / 2);
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b5a:	085a      	lsrs	r2, r3, #1
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	62da      	str	r2, [r3, #44]	; 0x2c
			hdcmi->XferCount = hdcmi->XferCount * 2;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b64:	005a      	lsls	r2, r3, #1
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	629a      	str	r2, [r3, #40]	; 0x28
		while (hdcmi->XferSize > 0xFFFF) {
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b6e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b72:	d2f0      	bcs.n	8004b56 <HAL_DCMI_Start_DMA+0x9a>
		}

		/* Update DCMI counter  and transfer number*/
		hdcmi->XferCount = (hdcmi->XferCount - 2);
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b78:	1e9a      	subs	r2, r3, #2
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	629a      	str	r2, [r3, #40]	; 0x28
		hdcmi->XferTransferNumber = hdcmi->XferCount;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	631a      	str	r2, [r3, #48]	; 0x30

		/* Update second memory address */
		SecondMemAddress = (uint32_t) (pData + (4 * hdcmi->XferSize));
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b8a:	009b      	lsls	r3, r3, #2
 8004b8c:	687a      	ldr	r2, [r7, #4]
 8004b8e:	4413      	add	r3, r2
 8004b90:	617b      	str	r3, [r7, #20]

		/* Start DMA multi buffer transfer */
		HAL_DMAEx_MultiBufferStart_IT(hdcmi->DMA_Handle,
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	6b98      	ldr	r0, [r3, #56]	; 0x38
				(uint32_t) &hdcmi->Instance->DR, (uint32_t) pData,
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	3328      	adds	r3, #40	; 0x28
		HAL_DMAEx_MultiBufferStart_IT(hdcmi->DMA_Handle,
 8004b9c:	4619      	mov	r1, r3
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ba2:	9300      	str	r3, [sp, #0]
 8004ba4:	697b      	ldr	r3, [r7, #20]
 8004ba6:	687a      	ldr	r2, [r7, #4]
 8004ba8:	f004 faf1 	bl	800918e <HAL_DMAEx_MultiBufferStart_IT>
				SecondMemAddress, hdcmi->XferSize);
	}

	/* Enable Capture */
	DCMI->CR |= DCMI_CR_CAPTURE;
 8004bac:	4b07      	ldr	r3, [pc, #28]	; (8004bcc <HAL_DCMI_Start_DMA+0x110>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	4a06      	ldr	r2, [pc, #24]	; (8004bcc <HAL_DCMI_Start_DMA+0x110>)
 8004bb2:	f043 0301 	orr.w	r3, r3, #1
 8004bb6:	6013      	str	r3, [r2, #0]

	/* Return function status */
	return HAL_OK;
 8004bb8:	2300      	movs	r3, #0
}
 8004bba:	4618      	mov	r0, r3
 8004bbc:	3718      	adds	r7, #24
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	bd80      	pop	{r7, pc}
 8004bc2:	bf00      	nop
 8004bc4:	08004c79 	.word	0x08004c79
 8004bc8:	08004d95 	.word	0x08004d95
 8004bcc:	50050000 	.word	0x50050000

08004bd0 <HAL_DCMI_Stop>:
 * @brief  Disable DCMI DMA request and Disable DCMI capture  
 * @param  hdcmi: pointer to a DCMI_HandleTypeDef structure that contains
 *                the configuration information for DCMI. 
 * @retval HAL status     
 */
HAL_StatusTypeDef HAL_DCMI_Stop(DCMI_HandleTypeDef *hdcmi) {
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b084      	sub	sp, #16
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
	uint32_t tickstart = 0;
 8004bd8:	2300      	movs	r3, #0
 8004bda:	60fb      	str	r3, [r7, #12]

	/* Lock the DCMI peripheral state */
	hdcmi->State = HAL_DCMI_STATE_BUSY;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2202      	movs	r2, #2
 8004be0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

	__HAL_DCMI_DISABLE(hdcmi);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	681a      	ldr	r2, [r3, #0]
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004bf2:	601a      	str	r2, [r3, #0]

	/* Disable Capture */
	DCMI->CR &= ~(DCMI_CR_CAPTURE);
 8004bf4:	4b1f      	ldr	r3, [pc, #124]	; (8004c74 <HAL_DCMI_Stop+0xa4>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	4a1e      	ldr	r2, [pc, #120]	; (8004c74 <HAL_DCMI_Stop+0xa4>)
 8004bfa:	f023 0301 	bic.w	r3, r3, #1
 8004bfe:	6013      	str	r3, [r2, #0]

	/* Get tick */
	tickstart = HAL_GetTick();
 8004c00:	f7ff fdec 	bl	80047dc <HAL_GetTick>
 8004c04:	60f8      	str	r0, [r7, #12]

	/* Check if the DCMI capture effectively disabled */
	while ((hdcmi->Instance->CR & DCMI_CR_CAPTURE) != 0) {
 8004c06:	e017      	b.n	8004c38 <HAL_DCMI_Stop+0x68>
		if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DCMI_STOP) {
 8004c08:	f7ff fde8 	bl	80047dc <HAL_GetTick>
 8004c0c:	4602      	mov	r2, r0
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	1ad3      	subs	r3, r2, r3
 8004c12:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004c16:	d90f      	bls.n	8004c38 <HAL_DCMI_Stop+0x68>
			/* Process Unlocked */
			__HAL_UNLOCK(hdcmi);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

			/* Update error code */
			hdcmi->ErrorCode |= HAL_DCMI_ERROR_TIMEOUT;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c24:	f043 0220 	orr.w	r2, r3, #32
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	63da      	str	r2, [r3, #60]	; 0x3c

			/* Change DCMI state */
			hdcmi->State = HAL_DCMI_STATE_TIMEOUT;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2203      	movs	r2, #3
 8004c30:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

			return HAL_TIMEOUT;
 8004c34:	2303      	movs	r3, #3
 8004c36:	e018      	b.n	8004c6a <HAL_DCMI_Stop+0x9a>
	while ((hdcmi->Instance->CR & DCMI_CR_CAPTURE) != 0) {
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f003 0301 	and.w	r3, r3, #1
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d1e0      	bne.n	8004c08 <HAL_DCMI_Stop+0x38>
		}
	}

	/* Disable the DMA */
	HAL_DMA_Abort(hdcmi->DMA_Handle);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	f001 fb13 	bl	8006276 <HAL_DMA_Abort>

	/* Update error code */
	hdcmi->ErrorCode |= HAL_DCMI_ERROR_NONE;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	63da      	str	r2, [r3, #60]	; 0x3c

	/* Change DCMI state */
	hdcmi->State = HAL_DCMI_STATE_READY;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2201      	movs	r2, #1
 8004c5c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

	/* Process Unlocked */
	__HAL_UNLOCK(hdcmi);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2200      	movs	r2, #0
 8004c64:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	/* Return function status */
	return HAL_OK;
 8004c68:	2300      	movs	r3, #0
}
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	3710      	adds	r7, #16
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	bd80      	pop	{r7, pc}
 8004c72:	bf00      	nop
 8004c74:	50050000 	.word	0x50050000

08004c78 <DCMI_DMAConvCplt>:
 * @brief  DMA conversion complete callback. 
 * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
 *                the configuration information for the specified DMA module.
 * @retval None
 */
static void DCMI_DMAConvCplt(DMA_HandleTypeDef *hdma) {
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b084      	sub	sp, #16
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
	uint32_t tmp = 0;
 8004c80:	2300      	movs	r3, #0
 8004c82:	60fb      	str	r3, [r7, #12]

	DCMI_HandleTypeDef *hdcmi =
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c88:	60bb      	str	r3, [r7, #8]
			(DCMI_HandleTypeDef*) ((DMA_HandleTypeDef*) hdma)->Parent;
	hdcmi->State = HAL_DCMI_STATE_READY;
 8004c8a:	68bb      	ldr	r3, [r7, #8]
 8004c8c:	2201      	movs	r2, #1
 8004c8e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

	if (hdcmi->XferCount != 0) {
 8004c92:	68bb      	ldr	r3, [r7, #8]
 8004c94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d043      	beq.n	8004d22 <DCMI_DMAConvCplt+0xaa>
		/* Update memory 0 address location */
		tmp = ((hdcmi->DMA_Handle->Instance->CR) & DMA_SxCR_CT);
 8004c9a:	68bb      	ldr	r3, [r7, #8]
 8004c9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004ca6:	60fb      	str	r3, [r7, #12]
		if (((hdcmi->XferCount % 2) == 0) && (tmp != 0)) {
 8004ca8:	68bb      	ldr	r3, [r7, #8]
 8004caa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cac:	f003 0301 	and.w	r3, r3, #1
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d118      	bne.n	8004ce6 <DCMI_DMAConvCplt+0x6e>
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d015      	beq.n	8004ce6 <DCMI_DMAConvCplt+0x6e>
			tmp = hdcmi->DMA_Handle->Instance->M0AR;
 8004cba:	68bb      	ldr	r3, [r7, #8]
 8004cbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	68db      	ldr	r3, [r3, #12]
 8004cc2:	60fb      	str	r3, [r7, #12]
			HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle,
 8004cc4:	68bb      	ldr	r3, [r7, #8]
 8004cc6:	6b98      	ldr	r0, [r3, #56]	; 0x38
					(tmp + (8 * hdcmi->XferSize)), MEMORY0);
 8004cc8:	68bb      	ldr	r3, [r7, #8]
 8004cca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ccc:	00da      	lsls	r2, r3, #3
			HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle,
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	4413      	add	r3, r2
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	4619      	mov	r1, r3
 8004cd6:	f004 fad2 	bl	800927e <HAL_DMAEx_ChangeMemory>
			hdcmi->XferCount--;
 8004cda:	68bb      	ldr	r3, [r7, #8]
 8004cdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cde:	1e5a      	subs	r2, r3, #1
 8004ce0:	68bb      	ldr	r3, [r7, #8]
 8004ce2:	629a      	str	r2, [r3, #40]	; 0x28
 8004ce4:	e044      	b.n	8004d70 <DCMI_DMAConvCplt+0xf8>
		}
		/* Update memory 1 address location */
		else if ((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) == 0) {
 8004ce6:	68bb      	ldr	r3, [r7, #8]
 8004ce8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d13c      	bne.n	8004d70 <DCMI_DMAConvCplt+0xf8>
			tmp = hdcmi->DMA_Handle->Instance->M1AR;
 8004cf6:	68bb      	ldr	r3, [r7, #8]
 8004cf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	691b      	ldr	r3, [r3, #16]
 8004cfe:	60fb      	str	r3, [r7, #12]
			HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle,
 8004d00:	68bb      	ldr	r3, [r7, #8]
 8004d02:	6b98      	ldr	r0, [r3, #56]	; 0x38
					(tmp + (8 * hdcmi->XferSize)), MEMORY1);
 8004d04:	68bb      	ldr	r3, [r7, #8]
 8004d06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d08:	00da      	lsls	r2, r3, #3
			HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle,
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	4413      	add	r3, r2
 8004d0e:	2201      	movs	r2, #1
 8004d10:	4619      	mov	r1, r3
 8004d12:	f004 fab4 	bl	800927e <HAL_DMAEx_ChangeMemory>
			hdcmi->XferCount--;
 8004d16:	68bb      	ldr	r3, [r7, #8]
 8004d18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d1a:	1e5a      	subs	r2, r3, #1
 8004d1c:	68bb      	ldr	r3, [r7, #8]
 8004d1e:	629a      	str	r2, [r3, #40]	; 0x28
 8004d20:	e026      	b.n	8004d70 <DCMI_DMAConvCplt+0xf8>
		}
	}
	/* Update memory 0 address location */
	else if ((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) != 0) {
 8004d22:	68bb      	ldr	r3, [r7, #8]
 8004d24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d006      	beq.n	8004d40 <DCMI_DMAConvCplt+0xc8>
		hdcmi->DMA_Handle->Instance->M0AR = hdcmi->pBuffPtr;
 8004d32:	68bb      	ldr	r3, [r7, #8]
 8004d34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	68ba      	ldr	r2, [r7, #8]
 8004d3a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004d3c:	60da      	str	r2, [r3, #12]
 8004d3e:	e017      	b.n	8004d70 <DCMI_DMAConvCplt+0xf8>
	}
	/* Update memory 1 address location */
	else if ((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) == 0) {
 8004d40:	68bb      	ldr	r3, [r7, #8]
 8004d42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d10f      	bne.n	8004d70 <DCMI_DMAConvCplt+0xf8>
		tmp = hdcmi->pBuffPtr;
 8004d50:	68bb      	ldr	r3, [r7, #8]
 8004d52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d54:	60fb      	str	r3, [r7, #12]
		hdcmi->DMA_Handle->Instance->M1AR = (tmp + (4 * hdcmi->XferSize));
 8004d56:	68bb      	ldr	r3, [r7, #8]
 8004d58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d5a:	0099      	lsls	r1, r3, #2
 8004d5c:	68bb      	ldr	r3, [r7, #8]
 8004d5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	68fa      	ldr	r2, [r7, #12]
 8004d64:	440a      	add	r2, r1
 8004d66:	611a      	str	r2, [r3, #16]
		hdcmi->XferCount = hdcmi->XferTransferNumber;
 8004d68:	68bb      	ldr	r3, [r7, #8]
 8004d6a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004d6c:	68bb      	ldr	r3, [r7, #8]
 8004d6e:	629a      	str	r2, [r3, #40]	; 0x28
	}

	if (__HAL_DCMI_GET_FLAG(hdcmi, DCMI_FLAG_FRAMERI) != RESET) {
 8004d70:	68bb      	ldr	r3, [r7, #8]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	689b      	ldr	r3, [r3, #8]
 8004d76:	f003 0301 	and.w	r3, r3, #1
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d006      	beq.n	8004d8c <DCMI_DMAConvCplt+0x114>
		/* Process Unlocked */
		__HAL_UNLOCK(hdcmi);
 8004d7e:	68bb      	ldr	r3, [r7, #8]
 8004d80:	2200      	movs	r2, #0
 8004d82:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

		/* FRAME Callback */
		HAL_DCMI_FrameEventCallback(hdcmi);
 8004d86:	68b8      	ldr	r0, [r7, #8]
 8004d88:	f7fc f898 	bl	8000ebc <HAL_DCMI_FrameEventCallback>
	}
}
 8004d8c:	bf00      	nop
 8004d8e:	3710      	adds	r7, #16
 8004d90:	46bd      	mov	sp, r7
 8004d92:	bd80      	pop	{r7, pc}

08004d94 <DCMI_DMAError>:
 * @brief  DMA error callback 
 * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
 *                the configuration information for the specified DMA module.
 * @retval None
 */
static void DCMI_DMAError(DMA_HandleTypeDef *hdma) {
 8004d94:	b580      	push	{r7, lr}
 8004d96:	b084      	sub	sp, #16
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
	DCMI_HandleTypeDef *hdcmi =
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004da0:	60fb      	str	r3, [r7, #12]
			(DCMI_HandleTypeDef*) ((DMA_HandleTypeDef*) hdma)->Parent;
	hdcmi->State = HAL_DCMI_STATE_READY;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	2201      	movs	r2, #1
 8004da6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	HAL_DCMI_ErrorCallback(hdcmi);
 8004daa:	68f8      	ldr	r0, [r7, #12]
 8004dac:	f7fc f8c2 	bl	8000f34 <HAL_DCMI_ErrorCallback>
}
 8004db0:	bf00      	nop
 8004db2:	3710      	adds	r7, #16
 8004db4:	46bd      	mov	sp, r7
 8004db6:	bd80      	pop	{r7, pc}

08004db8 <HAL_DCMI_Init>:
 *         parameters in the DCMI_InitTypeDef and create the associated handle.
 * @param  hdcmi: pointer to a DCMI_HandleTypeDef structure that contains
 *                the configuration information for DCMI.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi) {
 8004db8:	b580      	push	{r7, lr}
 8004dba:	b082      	sub	sp, #8
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
	/* Check the DCMI peripheral state */
	if (hdcmi == NULL) {
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d101      	bne.n	8004dca <HAL_DCMI_Init+0x12>
		return HAL_ERROR;
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	e07e      	b.n	8004ec8 <HAL_DCMI_Init+0x110>
  assert_param(IS_DCMI_BYTE_SELECT_MODE(hdcmi->Init.ByteSelectMode));
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));
#endif                 
	if (hdcmi->State == HAL_DCMI_STATE_RESET) {
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004dd0:	b2db      	uxtb	r3, r3
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d102      	bne.n	8004ddc <HAL_DCMI_Init+0x24>
		/* Init the low level hardware */
		HAL_DCMI_MspInit(hdcmi);
 8004dd6:	6878      	ldr	r0, [r7, #4]
 8004dd8:	f7ff fe5e 	bl	8004a98 <HAL_DCMI_MspInit>
	}

	/* Change the DCMI state */
	hdcmi->State = HAL_DCMI_STATE_BUSY;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2202      	movs	r2, #2
 8004de0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	/* Configures the HS, VS, DE and PC polarity */
	hdcmi->Instance->CR &=
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	687a      	ldr	r2, [r7, #4]
 8004dec:	6812      	ldr	r2, [r2, #0]
 8004dee:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8004df2:	f023 0308 	bic.w	r3, r3, #8
 8004df6:	6013      	str	r3, [r2, #0]
#if defined(STM32F446xx)                           
                           | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS |\
                           DCMI_CR_LSM | DCMI_CR_OELS
#endif                           
			);
	hdcmi->Instance->CR |=
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	6819      	ldr	r1, [r3, #0]
			(uint32_t) (hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	685a      	ldr	r2, [r3, #4]
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	695b      	ldr	r3, [r3, #20]
 8004e06:	431a      	orrs	r2, r3
					|\
 hdcmi->Init.VSPolarity | hdcmi->Init.HSPolarity
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	68db      	ldr	r3, [r3, #12]
					|\
 8004e0c:	431a      	orrs	r2, r3
 hdcmi->Init.VSPolarity | hdcmi->Init.HSPolarity
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	691b      	ldr	r3, [r3, #16]
 8004e12:	431a      	orrs	r2, r3
					|\
 hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	689b      	ldr	r3, [r3, #8]
					|\
 8004e18:	431a      	orrs	r2, r3
 hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	699b      	ldr	r3, [r3, #24]
 8004e1e:	431a      	orrs	r2, r3
					|\
 hdcmi->Init.JPEGMode
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	6a1b      	ldr	r3, [r3, #32]
					|\
 8004e24:	431a      	orrs	r2, r3
	hdcmi->Instance->CR |=
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	430a      	orrs	r2, r1
 8004e2c:	601a      	str	r2, [r3, #0]
                                     | hdcmi->Init.ByteSelectMode |\
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
                                     hdcmi->Init.LineSelectStart
#endif
			);
	if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED) {
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	2b10      	cmp	r3, #16
 8004e34:	d110      	bne.n	8004e58 <HAL_DCMI_Init+0xa0>
		DCMI->ESCR = (((uint32_t) hdcmi->Init.SyncroCode.FrameStartCode)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	7f1b      	ldrb	r3, [r3, #28]
 8004e3a:	461a      	mov	r2, r3
				| ((uint32_t) hdcmi->Init.SyncroCode.LineStartCode << 8)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	7f5b      	ldrb	r3, [r3, #29]
 8004e40:	021b      	lsls	r3, r3, #8
 8004e42:	431a      	orrs	r2, r3
				| ((uint32_t) hdcmi->Init.SyncroCode.LineEndCode << 16)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	7f9b      	ldrb	r3, [r3, #30]
 8004e48:	041b      	lsls	r3, r3, #16
 8004e4a:	431a      	orrs	r2, r3
				| ((uint32_t) hdcmi->Init.SyncroCode.FrameEndCode << 24));
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	7fdb      	ldrb	r3, [r3, #31]
 8004e50:	061b      	lsls	r3, r3, #24
		DCMI->ESCR = (((uint32_t) hdcmi->Init.SyncroCode.FrameStartCode)
 8004e52:	491f      	ldr	r1, [pc, #124]	; (8004ed0 <HAL_DCMI_Init+0x118>)
				| ((uint32_t) hdcmi->Init.SyncroCode.FrameEndCode << 24));
 8004e54:	4313      	orrs	r3, r2
		DCMI->ESCR = (((uint32_t) hdcmi->Init.SyncroCode.FrameStartCode)
 8004e56:	618b      	str	r3, [r1, #24]

	}

	/* Enable the Line interrupt */
	__HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	68da      	ldr	r2, [r3, #12]
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f042 0210 	orr.w	r2, r2, #16
 8004e66:	60da      	str	r2, [r3, #12]

	/* Enable the VSYNC interrupt */
	__HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_VSYNC);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	68da      	ldr	r2, [r3, #12]
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f042 0208 	orr.w	r2, r2, #8
 8004e76:	60da      	str	r2, [r3, #12]

	/* Enable the Frame capture complete interrupt */
	__HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_FRAME);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	68da      	ldr	r2, [r3, #12]
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f042 0201 	orr.w	r2, r2, #1
 8004e86:	60da      	str	r2, [r3, #12]

	/* Enable the Synchronization error interrupt */
	__HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_ERR);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	68da      	ldr	r2, [r3, #12]
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f042 0204 	orr.w	r2, r2, #4
 8004e96:	60da      	str	r2, [r3, #12]

	/* Enable the Overflow interrupt */
	__HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_OVF);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	68da      	ldr	r2, [r3, #12]
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f042 0202 	orr.w	r2, r2, #2
 8004ea6:	60da      	str	r2, [r3, #12]

	/* Enable DCMI by setting DCMIEN bit */
	__HAL_DCMI_ENABLE(hdcmi);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	681a      	ldr	r2, [r3, #0]
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004eb6:	601a      	str	r2, [r3, #0]

	/* Update error code */
	hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2200      	movs	r2, #0
 8004ebc:	63da      	str	r2, [r3, #60]	; 0x3c

	/* Initialize the DCMI state*/
	hdcmi->State = HAL_DCMI_STATE_READY;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2201      	movs	r2, #1
 8004ec2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

	return HAL_OK;
 8004ec6:	2300      	movs	r3, #0
}
 8004ec8:	4618      	mov	r0, r3
 8004eca:	3708      	adds	r7, #8
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bd80      	pop	{r7, pc}
 8004ed0:	50050000 	.word	0x50050000

08004ed4 <HAL_DMA_Init>:
 *         parameters in the DMA_InitTypeDef and create the associated handle.
 * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
 *               the configuration information for the specified DMA Stream.  
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma) {
 8004ed4:	b480      	push	{r7}
 8004ed6:	b085      	sub	sp, #20
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
	uint32_t tmp = 0;
 8004edc:	2300      	movs	r3, #0
 8004ede:	60fb      	str	r3, [r7, #12]

	/* Check the DMA peripheral state */
	if (hdma == NULL) {
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d101      	bne.n	8004eea <HAL_DMA_Init+0x16>
		return HAL_ERROR;
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	e057      	b.n	8004f9a <HAL_DMA_Init+0xc6>
		assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
		assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
	}

	/* Change DMA peripheral state */
	hdma->State = HAL_DMA_STATE_BUSY;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	2202      	movs	r2, #2
 8004eee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	/* Get the CR register value */
	tmp = hdma->Instance->CR;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	60fb      	str	r3, [r7, #12]

	/* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
	tmp &= ((uint32_t) ~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST |
 8004efa:	68fa      	ldr	r2, [r7, #12]
 8004efc:	4b29      	ldr	r3, [pc, #164]	; (8004fa4 <HAL_DMA_Init+0xd0>)
 8004efe:	4013      	ands	r3, r2
 8004f00:	60fb      	str	r3, [r7, #12]
	DMA_SxCR_PL | DMA_SxCR_MSIZE | DMA_SxCR_PSIZE |
	DMA_SxCR_MINC | DMA_SxCR_PINC | DMA_SxCR_CIRC |
	DMA_SxCR_DIR | DMA_SxCR_CT | DMA_SxCR_DBM));

	/* Prepare the DMA Stream configuration */
	tmp |= hdma->Init.Channel | hdma->Init.Direction | hdma->Init.PeriphInc
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	685a      	ldr	r2, [r3, #4]
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	689b      	ldr	r3, [r3, #8]
 8004f0a:	431a      	orrs	r2, r3
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	68db      	ldr	r3, [r3, #12]
 8004f10:	431a      	orrs	r2, r3
			| hdma->Init.MemInc | hdma->Init.PeriphDataAlignment
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	691b      	ldr	r3, [r3, #16]
 8004f16:	431a      	orrs	r2, r3
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	695b      	ldr	r3, [r3, #20]
 8004f1c:	431a      	orrs	r2, r3
			| hdma->Init.MemDataAlignment | hdma->Init.Mode
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	699b      	ldr	r3, [r3, #24]
 8004f22:	431a      	orrs	r2, r3
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	69db      	ldr	r3, [r3, #28]
 8004f28:	431a      	orrs	r2, r3
			| hdma->Init.Priority;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6a1b      	ldr	r3, [r3, #32]
 8004f2e:	4313      	orrs	r3, r2
	tmp |= hdma->Init.Channel | hdma->Init.Direction | hdma->Init.PeriphInc
 8004f30:	68fa      	ldr	r2, [r7, #12]
 8004f32:	4313      	orrs	r3, r2
 8004f34:	60fb      	str	r3, [r7, #12]

	/* the Memory burst and peripheral burst are not used when the FIFO is disabled */
	if (hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE) {
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f3a:	2b04      	cmp	r3, #4
 8004f3c:	d107      	bne.n	8004f4e <HAL_DMA_Init+0x7a>
		/* Get memory burst and peripheral burst */
		tmp |= hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f46:	4313      	orrs	r3, r2
 8004f48:	68fa      	ldr	r2, [r7, #12]
 8004f4a:	4313      	orrs	r3, r2
 8004f4c:	60fb      	str	r3, [r7, #12]
	}

	/* Write to DMA Stream CR register */
	hdma->Instance->CR = tmp;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	68fa      	ldr	r2, [r7, #12]
 8004f54:	601a      	str	r2, [r3, #0]

	/* Get the FCR register value */
	tmp = hdma->Instance->FCR;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	695b      	ldr	r3, [r3, #20]
 8004f5c:	60fb      	str	r3, [r7, #12]

	/* Clear Direct mode and FIFO threshold bits */
	tmp &= (uint32_t) ~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	f023 0307 	bic.w	r3, r3, #7
 8004f64:	60fb      	str	r3, [r7, #12]

	/* Prepare the DMA Stream FIFO configuration */
	tmp |= hdma->Init.FIFOMode;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f6a:	68fa      	ldr	r2, [r7, #12]
 8004f6c:	4313      	orrs	r3, r2
 8004f6e:	60fb      	str	r3, [r7, #12]

	/* the FIFO threshold is not used when the FIFO mode is disabled */
	if (hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE) {
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f74:	2b04      	cmp	r3, #4
 8004f76:	d104      	bne.n	8004f82 <HAL_DMA_Init+0xae>
		/* Get the FIFO threshold */
		tmp |= hdma->Init.FIFOThreshold;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f7c:	68fa      	ldr	r2, [r7, #12]
 8004f7e:	4313      	orrs	r3, r2
 8004f80:	60fb      	str	r3, [r7, #12]
	}

	/* Write to DMA Stream FCR */
	hdma->Instance->FCR = tmp;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	68fa      	ldr	r2, [r7, #12]
 8004f88:	615a      	str	r2, [r3, #20]

	/* Initialize the error code */
	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	64da      	str	r2, [r3, #76]	; 0x4c

	/* Initialize the DMA state */
	hdma->State = HAL_DMA_STATE_READY;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2201      	movs	r2, #1
 8004f94:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	return HAL_OK;
 8004f98:	2300      	movs	r3, #0
}
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	3714      	adds	r7, #20
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	bc80      	pop	{r7}
 8004fa2:	4770      	bx	lr
 8004fa4:	f010803f 	.word	0xf010803f

08004fa8 <HAL_DMA_DeInit>:
 * @brief  DeInitializes the DMA peripheral 
 * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
 *               the configuration information for the specified DMA Stream.  
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma) {
 8004fa8:	b480      	push	{r7}
 8004faa:	b083      	sub	sp, #12
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
	/* Check the DMA peripheral state */
	if (hdma == NULL) {
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d102      	bne.n	8004fbc <HAL_DMA_DeInit+0x14>
		return HAL_ERROR;
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	f001 b8fc 	b.w	80061b4 <HAL_DMA_DeInit+0x120c>
	}

	/* Check the DMA peripheral state */
	if (hdma->State == HAL_DMA_STATE_BUSY) {
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004fc2:	b2db      	uxtb	r3, r3
 8004fc4:	2b02      	cmp	r3, #2
 8004fc6:	d102      	bne.n	8004fce <HAL_DMA_DeInit+0x26>
		return HAL_ERROR;
 8004fc8:	2301      	movs	r3, #1
 8004fca:	f001 b8f3 	b.w	80061b4 <HAL_DMA_DeInit+0x120c>
	}

	/* Disable the selected DMA Streamx */
	__HAL_DMA_DISABLE(hdma);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	681a      	ldr	r2, [r3, #0]
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f022 0201 	bic.w	r2, r2, #1
 8004fdc:	601a      	str	r2, [r3, #0]

	/* Reset DMA Streamx control register */
	hdma->Instance->CR = 0;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	601a      	str	r2, [r3, #0]

	/* Reset DMA Streamx number of data to transfer register */
	hdma->Instance->NDTR = 0;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	2200      	movs	r2, #0
 8004fec:	605a      	str	r2, [r3, #4]

	/* Reset DMA Streamx peripheral address register */
	hdma->Instance->PAR = 0;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	609a      	str	r2, [r3, #8]

	/* Reset DMA Streamx memory 0 address register */
	hdma->Instance->M0AR = 0;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	60da      	str	r2, [r3, #12]

	/* Reset DMA Streamx memory 1 address register */
	hdma->Instance->M1AR = 0;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	2200      	movs	r2, #0
 8005004:	611a      	str	r2, [r3, #16]

	/* Reset DMA Streamx FIFO control register */
	hdma->Instance->FCR = (uint32_t) 0x00000021;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	2221      	movs	r2, #33	; 0x21
 800500c:	615a      	str	r2, [r3, #20]

	/* Clear all flags */
	__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	461a      	mov	r2, r3
 8005014:	4b89      	ldr	r3, [pc, #548]	; (800523c <HAL_DMA_DeInit+0x294>)
 8005016:	429a      	cmp	r2, r3
 8005018:	d960      	bls.n	80050dc <HAL_DMA_DeInit+0x134>
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	4a88      	ldr	r2, [pc, #544]	; (8005240 <HAL_DMA_DeInit+0x298>)
 8005020:	4293      	cmp	r3, r2
 8005022:	d057      	beq.n	80050d4 <HAL_DMA_DeInit+0x12c>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	4a86      	ldr	r2, [pc, #536]	; (8005244 <HAL_DMA_DeInit+0x29c>)
 800502a:	4293      	cmp	r3, r2
 800502c:	d050      	beq.n	80050d0 <HAL_DMA_DeInit+0x128>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	4a85      	ldr	r2, [pc, #532]	; (8005248 <HAL_DMA_DeInit+0x2a0>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d049      	beq.n	80050cc <HAL_DMA_DeInit+0x124>
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4a83      	ldr	r2, [pc, #524]	; (800524c <HAL_DMA_DeInit+0x2a4>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d042      	beq.n	80050c8 <HAL_DMA_DeInit+0x120>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	4a82      	ldr	r2, [pc, #520]	; (8005250 <HAL_DMA_DeInit+0x2a8>)
 8005048:	4293      	cmp	r3, r2
 800504a:	d03a      	beq.n	80050c2 <HAL_DMA_DeInit+0x11a>
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	4a80      	ldr	r2, [pc, #512]	; (8005254 <HAL_DMA_DeInit+0x2ac>)
 8005052:	4293      	cmp	r3, r2
 8005054:	d032      	beq.n	80050bc <HAL_DMA_DeInit+0x114>
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	4a7f      	ldr	r2, [pc, #508]	; (8005258 <HAL_DMA_DeInit+0x2b0>)
 800505c:	4293      	cmp	r3, r2
 800505e:	d02a      	beq.n	80050b6 <HAL_DMA_DeInit+0x10e>
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	4a7d      	ldr	r2, [pc, #500]	; (800525c <HAL_DMA_DeInit+0x2b4>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d022      	beq.n	80050b0 <HAL_DMA_DeInit+0x108>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4a7c      	ldr	r2, [pc, #496]	; (8005260 <HAL_DMA_DeInit+0x2b8>)
 8005070:	4293      	cmp	r3, r2
 8005072:	d01a      	beq.n	80050aa <HAL_DMA_DeInit+0x102>
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	4a7a      	ldr	r2, [pc, #488]	; (8005264 <HAL_DMA_DeInit+0x2bc>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d012      	beq.n	80050a4 <HAL_DMA_DeInit+0xfc>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	4a79      	ldr	r2, [pc, #484]	; (8005268 <HAL_DMA_DeInit+0x2c0>)
 8005084:	4293      	cmp	r3, r2
 8005086:	d00a      	beq.n	800509e <HAL_DMA_DeInit+0xf6>
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	4a77      	ldr	r2, [pc, #476]	; (800526c <HAL_DMA_DeInit+0x2c4>)
 800508e:	4293      	cmp	r3, r2
 8005090:	d102      	bne.n	8005098 <HAL_DMA_DeInit+0xf0>
 8005092:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005096:	e01e      	b.n	80050d6 <HAL_DMA_DeInit+0x12e>
 8005098:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800509c:	e01b      	b.n	80050d6 <HAL_DMA_DeInit+0x12e>
 800509e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80050a2:	e018      	b.n	80050d6 <HAL_DMA_DeInit+0x12e>
 80050a4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80050a8:	e015      	b.n	80050d6 <HAL_DMA_DeInit+0x12e>
 80050aa:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80050ae:	e012      	b.n	80050d6 <HAL_DMA_DeInit+0x12e>
 80050b0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80050b4:	e00f      	b.n	80050d6 <HAL_DMA_DeInit+0x12e>
 80050b6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80050ba:	e00c      	b.n	80050d6 <HAL_DMA_DeInit+0x12e>
 80050bc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80050c0:	e009      	b.n	80050d6 <HAL_DMA_DeInit+0x12e>
 80050c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80050c6:	e006      	b.n	80050d6 <HAL_DMA_DeInit+0x12e>
 80050c8:	4b69      	ldr	r3, [pc, #420]	; (8005270 <HAL_DMA_DeInit+0x2c8>)
 80050ca:	e004      	b.n	80050d6 <HAL_DMA_DeInit+0x12e>
 80050cc:	4b68      	ldr	r3, [pc, #416]	; (8005270 <HAL_DMA_DeInit+0x2c8>)
 80050ce:	e002      	b.n	80050d6 <HAL_DMA_DeInit+0x12e>
 80050d0:	4b67      	ldr	r3, [pc, #412]	; (8005270 <HAL_DMA_DeInit+0x2c8>)
 80050d2:	e000      	b.n	80050d6 <HAL_DMA_DeInit+0x12e>
 80050d4:	4b66      	ldr	r3, [pc, #408]	; (8005270 <HAL_DMA_DeInit+0x2c8>)
 80050d6:	4a67      	ldr	r2, [pc, #412]	; (8005274 <HAL_DMA_DeInit+0x2cc>)
 80050d8:	60d3      	str	r3, [r2, #12]
 80050da:	e150      	b.n	800537e <HAL_DMA_DeInit+0x3d6>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	461a      	mov	r2, r3
 80050e2:	4b65      	ldr	r3, [pc, #404]	; (8005278 <HAL_DMA_DeInit+0x2d0>)
 80050e4:	429a      	cmp	r2, r3
 80050e6:	d960      	bls.n	80051aa <HAL_DMA_DeInit+0x202>
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	4a54      	ldr	r2, [pc, #336]	; (8005240 <HAL_DMA_DeInit+0x298>)
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d057      	beq.n	80051a2 <HAL_DMA_DeInit+0x1fa>
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	4a53      	ldr	r2, [pc, #332]	; (8005244 <HAL_DMA_DeInit+0x29c>)
 80050f8:	4293      	cmp	r3, r2
 80050fa:	d050      	beq.n	800519e <HAL_DMA_DeInit+0x1f6>
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	4a51      	ldr	r2, [pc, #324]	; (8005248 <HAL_DMA_DeInit+0x2a0>)
 8005102:	4293      	cmp	r3, r2
 8005104:	d049      	beq.n	800519a <HAL_DMA_DeInit+0x1f2>
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	4a50      	ldr	r2, [pc, #320]	; (800524c <HAL_DMA_DeInit+0x2a4>)
 800510c:	4293      	cmp	r3, r2
 800510e:	d042      	beq.n	8005196 <HAL_DMA_DeInit+0x1ee>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	4a4e      	ldr	r2, [pc, #312]	; (8005250 <HAL_DMA_DeInit+0x2a8>)
 8005116:	4293      	cmp	r3, r2
 8005118:	d03a      	beq.n	8005190 <HAL_DMA_DeInit+0x1e8>
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	4a4d      	ldr	r2, [pc, #308]	; (8005254 <HAL_DMA_DeInit+0x2ac>)
 8005120:	4293      	cmp	r3, r2
 8005122:	d032      	beq.n	800518a <HAL_DMA_DeInit+0x1e2>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	4a4b      	ldr	r2, [pc, #300]	; (8005258 <HAL_DMA_DeInit+0x2b0>)
 800512a:	4293      	cmp	r3, r2
 800512c:	d02a      	beq.n	8005184 <HAL_DMA_DeInit+0x1dc>
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	4a4a      	ldr	r2, [pc, #296]	; (800525c <HAL_DMA_DeInit+0x2b4>)
 8005134:	4293      	cmp	r3, r2
 8005136:	d022      	beq.n	800517e <HAL_DMA_DeInit+0x1d6>
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	4a48      	ldr	r2, [pc, #288]	; (8005260 <HAL_DMA_DeInit+0x2b8>)
 800513e:	4293      	cmp	r3, r2
 8005140:	d01a      	beq.n	8005178 <HAL_DMA_DeInit+0x1d0>
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	4a47      	ldr	r2, [pc, #284]	; (8005264 <HAL_DMA_DeInit+0x2bc>)
 8005148:	4293      	cmp	r3, r2
 800514a:	d012      	beq.n	8005172 <HAL_DMA_DeInit+0x1ca>
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4a45      	ldr	r2, [pc, #276]	; (8005268 <HAL_DMA_DeInit+0x2c0>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d00a      	beq.n	800516c <HAL_DMA_DeInit+0x1c4>
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	4a44      	ldr	r2, [pc, #272]	; (800526c <HAL_DMA_DeInit+0x2c4>)
 800515c:	4293      	cmp	r3, r2
 800515e:	d102      	bne.n	8005166 <HAL_DMA_DeInit+0x1be>
 8005160:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005164:	e01e      	b.n	80051a4 <HAL_DMA_DeInit+0x1fc>
 8005166:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800516a:	e01b      	b.n	80051a4 <HAL_DMA_DeInit+0x1fc>
 800516c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005170:	e018      	b.n	80051a4 <HAL_DMA_DeInit+0x1fc>
 8005172:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005176:	e015      	b.n	80051a4 <HAL_DMA_DeInit+0x1fc>
 8005178:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800517c:	e012      	b.n	80051a4 <HAL_DMA_DeInit+0x1fc>
 800517e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005182:	e00f      	b.n	80051a4 <HAL_DMA_DeInit+0x1fc>
 8005184:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005188:	e00c      	b.n	80051a4 <HAL_DMA_DeInit+0x1fc>
 800518a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800518e:	e009      	b.n	80051a4 <HAL_DMA_DeInit+0x1fc>
 8005190:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005194:	e006      	b.n	80051a4 <HAL_DMA_DeInit+0x1fc>
 8005196:	4b36      	ldr	r3, [pc, #216]	; (8005270 <HAL_DMA_DeInit+0x2c8>)
 8005198:	e004      	b.n	80051a4 <HAL_DMA_DeInit+0x1fc>
 800519a:	4b35      	ldr	r3, [pc, #212]	; (8005270 <HAL_DMA_DeInit+0x2c8>)
 800519c:	e002      	b.n	80051a4 <HAL_DMA_DeInit+0x1fc>
 800519e:	4b34      	ldr	r3, [pc, #208]	; (8005270 <HAL_DMA_DeInit+0x2c8>)
 80051a0:	e000      	b.n	80051a4 <HAL_DMA_DeInit+0x1fc>
 80051a2:	4b33      	ldr	r3, [pc, #204]	; (8005270 <HAL_DMA_DeInit+0x2c8>)
 80051a4:	4a33      	ldr	r2, [pc, #204]	; (8005274 <HAL_DMA_DeInit+0x2cc>)
 80051a6:	6093      	str	r3, [r2, #8]
 80051a8:	e0e9      	b.n	800537e <HAL_DMA_DeInit+0x3d6>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	461a      	mov	r2, r3
 80051b0:	4b32      	ldr	r3, [pc, #200]	; (800527c <HAL_DMA_DeInit+0x2d4>)
 80051b2:	429a      	cmp	r2, r3
 80051b4:	f240 8083 	bls.w	80052be <HAL_DMA_DeInit+0x316>
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	4a20      	ldr	r2, [pc, #128]	; (8005240 <HAL_DMA_DeInit+0x298>)
 80051be:	4293      	cmp	r3, r2
 80051c0:	d079      	beq.n	80052b6 <HAL_DMA_DeInit+0x30e>
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	4a1f      	ldr	r2, [pc, #124]	; (8005244 <HAL_DMA_DeInit+0x29c>)
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d072      	beq.n	80052b2 <HAL_DMA_DeInit+0x30a>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	4a1d      	ldr	r2, [pc, #116]	; (8005248 <HAL_DMA_DeInit+0x2a0>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d06b      	beq.n	80052ae <HAL_DMA_DeInit+0x306>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4a1c      	ldr	r2, [pc, #112]	; (800524c <HAL_DMA_DeInit+0x2a4>)
 80051dc:	4293      	cmp	r3, r2
 80051de:	d064      	beq.n	80052aa <HAL_DMA_DeInit+0x302>
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	4a1a      	ldr	r2, [pc, #104]	; (8005250 <HAL_DMA_DeInit+0x2a8>)
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d05c      	beq.n	80052a4 <HAL_DMA_DeInit+0x2fc>
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	4a19      	ldr	r2, [pc, #100]	; (8005254 <HAL_DMA_DeInit+0x2ac>)
 80051f0:	4293      	cmp	r3, r2
 80051f2:	d054      	beq.n	800529e <HAL_DMA_DeInit+0x2f6>
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	4a17      	ldr	r2, [pc, #92]	; (8005258 <HAL_DMA_DeInit+0x2b0>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d04c      	beq.n	8005298 <HAL_DMA_DeInit+0x2f0>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	4a16      	ldr	r2, [pc, #88]	; (800525c <HAL_DMA_DeInit+0x2b4>)
 8005204:	4293      	cmp	r3, r2
 8005206:	d044      	beq.n	8005292 <HAL_DMA_DeInit+0x2ea>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	4a14      	ldr	r2, [pc, #80]	; (8005260 <HAL_DMA_DeInit+0x2b8>)
 800520e:	4293      	cmp	r3, r2
 8005210:	d03c      	beq.n	800528c <HAL_DMA_DeInit+0x2e4>
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	4a13      	ldr	r2, [pc, #76]	; (8005264 <HAL_DMA_DeInit+0x2bc>)
 8005218:	4293      	cmp	r3, r2
 800521a:	d034      	beq.n	8005286 <HAL_DMA_DeInit+0x2de>
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	4a11      	ldr	r2, [pc, #68]	; (8005268 <HAL_DMA_DeInit+0x2c0>)
 8005222:	4293      	cmp	r3, r2
 8005224:	d02c      	beq.n	8005280 <HAL_DMA_DeInit+0x2d8>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	4a10      	ldr	r2, [pc, #64]	; (800526c <HAL_DMA_DeInit+0x2c4>)
 800522c:	4293      	cmp	r3, r2
 800522e:	d102      	bne.n	8005236 <HAL_DMA_DeInit+0x28e>
 8005230:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005234:	e040      	b.n	80052b8 <HAL_DMA_DeInit+0x310>
 8005236:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800523a:	e03d      	b.n	80052b8 <HAL_DMA_DeInit+0x310>
 800523c:	40026458 	.word	0x40026458
 8005240:	40026010 	.word	0x40026010
 8005244:	40026410 	.word	0x40026410
 8005248:	40026070 	.word	0x40026070
 800524c:	40026470 	.word	0x40026470
 8005250:	40026028 	.word	0x40026028
 8005254:	40026428 	.word	0x40026428
 8005258:	40026088 	.word	0x40026088
 800525c:	40026488 	.word	0x40026488
 8005260:	40026040 	.word	0x40026040
 8005264:	40026440 	.word	0x40026440
 8005268:	400260a0 	.word	0x400260a0
 800526c:	400264a0 	.word	0x400264a0
 8005270:	00800004 	.word	0x00800004
 8005274:	40026400 	.word	0x40026400
 8005278:	400260b8 	.word	0x400260b8
 800527c:	40026058 	.word	0x40026058
 8005280:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005284:	e018      	b.n	80052b8 <HAL_DMA_DeInit+0x310>
 8005286:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800528a:	e015      	b.n	80052b8 <HAL_DMA_DeInit+0x310>
 800528c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005290:	e012      	b.n	80052b8 <HAL_DMA_DeInit+0x310>
 8005292:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005296:	e00f      	b.n	80052b8 <HAL_DMA_DeInit+0x310>
 8005298:	f44f 7380 	mov.w	r3, #256	; 0x100
 800529c:	e00c      	b.n	80052b8 <HAL_DMA_DeInit+0x310>
 800529e:	f44f 7380 	mov.w	r3, #256	; 0x100
 80052a2:	e009      	b.n	80052b8 <HAL_DMA_DeInit+0x310>
 80052a4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80052a8:	e006      	b.n	80052b8 <HAL_DMA_DeInit+0x310>
 80052aa:	4b69      	ldr	r3, [pc, #420]	; (8005450 <HAL_DMA_DeInit+0x4a8>)
 80052ac:	e004      	b.n	80052b8 <HAL_DMA_DeInit+0x310>
 80052ae:	4b68      	ldr	r3, [pc, #416]	; (8005450 <HAL_DMA_DeInit+0x4a8>)
 80052b0:	e002      	b.n	80052b8 <HAL_DMA_DeInit+0x310>
 80052b2:	4b67      	ldr	r3, [pc, #412]	; (8005450 <HAL_DMA_DeInit+0x4a8>)
 80052b4:	e000      	b.n	80052b8 <HAL_DMA_DeInit+0x310>
 80052b6:	4b66      	ldr	r3, [pc, #408]	; (8005450 <HAL_DMA_DeInit+0x4a8>)
 80052b8:	4a66      	ldr	r2, [pc, #408]	; (8005454 <HAL_DMA_DeInit+0x4ac>)
 80052ba:	60d3      	str	r3, [r2, #12]
 80052bc:	e05f      	b.n	800537e <HAL_DMA_DeInit+0x3d6>
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	4a65      	ldr	r2, [pc, #404]	; (8005458 <HAL_DMA_DeInit+0x4b0>)
 80052c4:	4293      	cmp	r3, r2
 80052c6:	d057      	beq.n	8005378 <HAL_DMA_DeInit+0x3d0>
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	4a63      	ldr	r2, [pc, #396]	; (800545c <HAL_DMA_DeInit+0x4b4>)
 80052ce:	4293      	cmp	r3, r2
 80052d0:	d050      	beq.n	8005374 <HAL_DMA_DeInit+0x3cc>
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	4a62      	ldr	r2, [pc, #392]	; (8005460 <HAL_DMA_DeInit+0x4b8>)
 80052d8:	4293      	cmp	r3, r2
 80052da:	d049      	beq.n	8005370 <HAL_DMA_DeInit+0x3c8>
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	4a60      	ldr	r2, [pc, #384]	; (8005464 <HAL_DMA_DeInit+0x4bc>)
 80052e2:	4293      	cmp	r3, r2
 80052e4:	d042      	beq.n	800536c <HAL_DMA_DeInit+0x3c4>
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	4a5f      	ldr	r2, [pc, #380]	; (8005468 <HAL_DMA_DeInit+0x4c0>)
 80052ec:	4293      	cmp	r3, r2
 80052ee:	d03a      	beq.n	8005366 <HAL_DMA_DeInit+0x3be>
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	4a5d      	ldr	r2, [pc, #372]	; (800546c <HAL_DMA_DeInit+0x4c4>)
 80052f6:	4293      	cmp	r3, r2
 80052f8:	d032      	beq.n	8005360 <HAL_DMA_DeInit+0x3b8>
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	4a5c      	ldr	r2, [pc, #368]	; (8005470 <HAL_DMA_DeInit+0x4c8>)
 8005300:	4293      	cmp	r3, r2
 8005302:	d02a      	beq.n	800535a <HAL_DMA_DeInit+0x3b2>
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	4a5a      	ldr	r2, [pc, #360]	; (8005474 <HAL_DMA_DeInit+0x4cc>)
 800530a:	4293      	cmp	r3, r2
 800530c:	d022      	beq.n	8005354 <HAL_DMA_DeInit+0x3ac>
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	4a59      	ldr	r2, [pc, #356]	; (8005478 <HAL_DMA_DeInit+0x4d0>)
 8005314:	4293      	cmp	r3, r2
 8005316:	d01a      	beq.n	800534e <HAL_DMA_DeInit+0x3a6>
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	4a57      	ldr	r2, [pc, #348]	; (800547c <HAL_DMA_DeInit+0x4d4>)
 800531e:	4293      	cmp	r3, r2
 8005320:	d012      	beq.n	8005348 <HAL_DMA_DeInit+0x3a0>
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	4a56      	ldr	r2, [pc, #344]	; (8005480 <HAL_DMA_DeInit+0x4d8>)
 8005328:	4293      	cmp	r3, r2
 800532a:	d00a      	beq.n	8005342 <HAL_DMA_DeInit+0x39a>
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	4a54      	ldr	r2, [pc, #336]	; (8005484 <HAL_DMA_DeInit+0x4dc>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d102      	bne.n	800533c <HAL_DMA_DeInit+0x394>
 8005336:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800533a:	e01e      	b.n	800537a <HAL_DMA_DeInit+0x3d2>
 800533c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005340:	e01b      	b.n	800537a <HAL_DMA_DeInit+0x3d2>
 8005342:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005346:	e018      	b.n	800537a <HAL_DMA_DeInit+0x3d2>
 8005348:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800534c:	e015      	b.n	800537a <HAL_DMA_DeInit+0x3d2>
 800534e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005352:	e012      	b.n	800537a <HAL_DMA_DeInit+0x3d2>
 8005354:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005358:	e00f      	b.n	800537a <HAL_DMA_DeInit+0x3d2>
 800535a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800535e:	e00c      	b.n	800537a <HAL_DMA_DeInit+0x3d2>
 8005360:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005364:	e009      	b.n	800537a <HAL_DMA_DeInit+0x3d2>
 8005366:	f44f 7380 	mov.w	r3, #256	; 0x100
 800536a:	e006      	b.n	800537a <HAL_DMA_DeInit+0x3d2>
 800536c:	4b38      	ldr	r3, [pc, #224]	; (8005450 <HAL_DMA_DeInit+0x4a8>)
 800536e:	e004      	b.n	800537a <HAL_DMA_DeInit+0x3d2>
 8005370:	4b37      	ldr	r3, [pc, #220]	; (8005450 <HAL_DMA_DeInit+0x4a8>)
 8005372:	e002      	b.n	800537a <HAL_DMA_DeInit+0x3d2>
 8005374:	4b36      	ldr	r3, [pc, #216]	; (8005450 <HAL_DMA_DeInit+0x4a8>)
 8005376:	e000      	b.n	800537a <HAL_DMA_DeInit+0x3d2>
 8005378:	4b35      	ldr	r3, [pc, #212]	; (8005450 <HAL_DMA_DeInit+0x4a8>)
 800537a:	4a36      	ldr	r2, [pc, #216]	; (8005454 <HAL_DMA_DeInit+0x4ac>)
 800537c:	6093      	str	r3, [r2, #8]
	__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	461a      	mov	r2, r3
 8005384:	4b40      	ldr	r3, [pc, #256]	; (8005488 <HAL_DMA_DeInit+0x4e0>)
 8005386:	429a      	cmp	r2, r3
 8005388:	f240 8082 	bls.w	8005490 <HAL_DMA_DeInit+0x4e8>
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4a31      	ldr	r2, [pc, #196]	; (8005458 <HAL_DMA_DeInit+0x4b0>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d057      	beq.n	8005446 <HAL_DMA_DeInit+0x49e>
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	4a30      	ldr	r2, [pc, #192]	; (800545c <HAL_DMA_DeInit+0x4b4>)
 800539c:	4293      	cmp	r3, r2
 800539e:	d050      	beq.n	8005442 <HAL_DMA_DeInit+0x49a>
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	4a2e      	ldr	r2, [pc, #184]	; (8005460 <HAL_DMA_DeInit+0x4b8>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d049      	beq.n	800543e <HAL_DMA_DeInit+0x496>
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	4a2d      	ldr	r2, [pc, #180]	; (8005464 <HAL_DMA_DeInit+0x4bc>)
 80053b0:	4293      	cmp	r3, r2
 80053b2:	d042      	beq.n	800543a <HAL_DMA_DeInit+0x492>
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	4a2b      	ldr	r2, [pc, #172]	; (8005468 <HAL_DMA_DeInit+0x4c0>)
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d03a      	beq.n	8005434 <HAL_DMA_DeInit+0x48c>
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	4a2a      	ldr	r2, [pc, #168]	; (800546c <HAL_DMA_DeInit+0x4c4>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d032      	beq.n	800542e <HAL_DMA_DeInit+0x486>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	4a28      	ldr	r2, [pc, #160]	; (8005470 <HAL_DMA_DeInit+0x4c8>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d02a      	beq.n	8005428 <HAL_DMA_DeInit+0x480>
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	4a27      	ldr	r2, [pc, #156]	; (8005474 <HAL_DMA_DeInit+0x4cc>)
 80053d8:	4293      	cmp	r3, r2
 80053da:	d022      	beq.n	8005422 <HAL_DMA_DeInit+0x47a>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	4a25      	ldr	r2, [pc, #148]	; (8005478 <HAL_DMA_DeInit+0x4d0>)
 80053e2:	4293      	cmp	r3, r2
 80053e4:	d01a      	beq.n	800541c <HAL_DMA_DeInit+0x474>
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	4a24      	ldr	r2, [pc, #144]	; (800547c <HAL_DMA_DeInit+0x4d4>)
 80053ec:	4293      	cmp	r3, r2
 80053ee:	d012      	beq.n	8005416 <HAL_DMA_DeInit+0x46e>
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	4a22      	ldr	r2, [pc, #136]	; (8005480 <HAL_DMA_DeInit+0x4d8>)
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d00a      	beq.n	8005410 <HAL_DMA_DeInit+0x468>
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	4a21      	ldr	r2, [pc, #132]	; (8005484 <HAL_DMA_DeInit+0x4dc>)
 8005400:	4293      	cmp	r3, r2
 8005402:	d102      	bne.n	800540a <HAL_DMA_DeInit+0x462>
 8005404:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005408:	e01e      	b.n	8005448 <HAL_DMA_DeInit+0x4a0>
 800540a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800540e:	e01b      	b.n	8005448 <HAL_DMA_DeInit+0x4a0>
 8005410:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005414:	e018      	b.n	8005448 <HAL_DMA_DeInit+0x4a0>
 8005416:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800541a:	e015      	b.n	8005448 <HAL_DMA_DeInit+0x4a0>
 800541c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005420:	e012      	b.n	8005448 <HAL_DMA_DeInit+0x4a0>
 8005422:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005426:	e00f      	b.n	8005448 <HAL_DMA_DeInit+0x4a0>
 8005428:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800542c:	e00c      	b.n	8005448 <HAL_DMA_DeInit+0x4a0>
 800542e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005432:	e009      	b.n	8005448 <HAL_DMA_DeInit+0x4a0>
 8005434:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005438:	e006      	b.n	8005448 <HAL_DMA_DeInit+0x4a0>
 800543a:	2320      	movs	r3, #32
 800543c:	e004      	b.n	8005448 <HAL_DMA_DeInit+0x4a0>
 800543e:	2320      	movs	r3, #32
 8005440:	e002      	b.n	8005448 <HAL_DMA_DeInit+0x4a0>
 8005442:	2320      	movs	r3, #32
 8005444:	e000      	b.n	8005448 <HAL_DMA_DeInit+0x4a0>
 8005446:	2320      	movs	r3, #32
 8005448:	4a10      	ldr	r2, [pc, #64]	; (800548c <HAL_DMA_DeInit+0x4e4>)
 800544a:	60d3      	str	r3, [r2, #12]
 800544c:	e16e      	b.n	800572c <HAL_DMA_DeInit+0x784>
 800544e:	bf00      	nop
 8005450:	00800004 	.word	0x00800004
 8005454:	40026000 	.word	0x40026000
 8005458:	40026010 	.word	0x40026010
 800545c:	40026410 	.word	0x40026410
 8005460:	40026070 	.word	0x40026070
 8005464:	40026470 	.word	0x40026470
 8005468:	40026028 	.word	0x40026028
 800546c:	40026428 	.word	0x40026428
 8005470:	40026088 	.word	0x40026088
 8005474:	40026488 	.word	0x40026488
 8005478:	40026040 	.word	0x40026040
 800547c:	40026440 	.word	0x40026440
 8005480:	400260a0 	.word	0x400260a0
 8005484:	400264a0 	.word	0x400264a0
 8005488:	40026458 	.word	0x40026458
 800548c:	40026400 	.word	0x40026400
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	461a      	mov	r2, r3
 8005496:	4b8c      	ldr	r3, [pc, #560]	; (80056c8 <HAL_DMA_DeInit+0x720>)
 8005498:	429a      	cmp	r2, r3
 800549a:	d960      	bls.n	800555e <HAL_DMA_DeInit+0x5b6>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	4a8a      	ldr	r2, [pc, #552]	; (80056cc <HAL_DMA_DeInit+0x724>)
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d057      	beq.n	8005556 <HAL_DMA_DeInit+0x5ae>
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	4a89      	ldr	r2, [pc, #548]	; (80056d0 <HAL_DMA_DeInit+0x728>)
 80054ac:	4293      	cmp	r3, r2
 80054ae:	d050      	beq.n	8005552 <HAL_DMA_DeInit+0x5aa>
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	4a87      	ldr	r2, [pc, #540]	; (80056d4 <HAL_DMA_DeInit+0x72c>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d049      	beq.n	800554e <HAL_DMA_DeInit+0x5a6>
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	4a86      	ldr	r2, [pc, #536]	; (80056d8 <HAL_DMA_DeInit+0x730>)
 80054c0:	4293      	cmp	r3, r2
 80054c2:	d042      	beq.n	800554a <HAL_DMA_DeInit+0x5a2>
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	4a84      	ldr	r2, [pc, #528]	; (80056dc <HAL_DMA_DeInit+0x734>)
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d03a      	beq.n	8005544 <HAL_DMA_DeInit+0x59c>
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	4a83      	ldr	r2, [pc, #524]	; (80056e0 <HAL_DMA_DeInit+0x738>)
 80054d4:	4293      	cmp	r3, r2
 80054d6:	d032      	beq.n	800553e <HAL_DMA_DeInit+0x596>
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	4a81      	ldr	r2, [pc, #516]	; (80056e4 <HAL_DMA_DeInit+0x73c>)
 80054de:	4293      	cmp	r3, r2
 80054e0:	d02a      	beq.n	8005538 <HAL_DMA_DeInit+0x590>
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4a80      	ldr	r2, [pc, #512]	; (80056e8 <HAL_DMA_DeInit+0x740>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d022      	beq.n	8005532 <HAL_DMA_DeInit+0x58a>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	4a7e      	ldr	r2, [pc, #504]	; (80056ec <HAL_DMA_DeInit+0x744>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d01a      	beq.n	800552c <HAL_DMA_DeInit+0x584>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	4a7d      	ldr	r2, [pc, #500]	; (80056f0 <HAL_DMA_DeInit+0x748>)
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d012      	beq.n	8005526 <HAL_DMA_DeInit+0x57e>
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	4a7b      	ldr	r2, [pc, #492]	; (80056f4 <HAL_DMA_DeInit+0x74c>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d00a      	beq.n	8005520 <HAL_DMA_DeInit+0x578>
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	4a7a      	ldr	r2, [pc, #488]	; (80056f8 <HAL_DMA_DeInit+0x750>)
 8005510:	4293      	cmp	r3, r2
 8005512:	d102      	bne.n	800551a <HAL_DMA_DeInit+0x572>
 8005514:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005518:	e01e      	b.n	8005558 <HAL_DMA_DeInit+0x5b0>
 800551a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800551e:	e01b      	b.n	8005558 <HAL_DMA_DeInit+0x5b0>
 8005520:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005524:	e018      	b.n	8005558 <HAL_DMA_DeInit+0x5b0>
 8005526:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800552a:	e015      	b.n	8005558 <HAL_DMA_DeInit+0x5b0>
 800552c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005530:	e012      	b.n	8005558 <HAL_DMA_DeInit+0x5b0>
 8005532:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005536:	e00f      	b.n	8005558 <HAL_DMA_DeInit+0x5b0>
 8005538:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800553c:	e00c      	b.n	8005558 <HAL_DMA_DeInit+0x5b0>
 800553e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005542:	e009      	b.n	8005558 <HAL_DMA_DeInit+0x5b0>
 8005544:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005548:	e006      	b.n	8005558 <HAL_DMA_DeInit+0x5b0>
 800554a:	2320      	movs	r3, #32
 800554c:	e004      	b.n	8005558 <HAL_DMA_DeInit+0x5b0>
 800554e:	2320      	movs	r3, #32
 8005550:	e002      	b.n	8005558 <HAL_DMA_DeInit+0x5b0>
 8005552:	2320      	movs	r3, #32
 8005554:	e000      	b.n	8005558 <HAL_DMA_DeInit+0x5b0>
 8005556:	2320      	movs	r3, #32
 8005558:	4a68      	ldr	r2, [pc, #416]	; (80056fc <HAL_DMA_DeInit+0x754>)
 800555a:	6093      	str	r3, [r2, #8]
 800555c:	e0e6      	b.n	800572c <HAL_DMA_DeInit+0x784>
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	461a      	mov	r2, r3
 8005564:	4b66      	ldr	r3, [pc, #408]	; (8005700 <HAL_DMA_DeInit+0x758>)
 8005566:	429a      	cmp	r2, r3
 8005568:	d960      	bls.n	800562c <HAL_DMA_DeInit+0x684>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	4a57      	ldr	r2, [pc, #348]	; (80056cc <HAL_DMA_DeInit+0x724>)
 8005570:	4293      	cmp	r3, r2
 8005572:	d057      	beq.n	8005624 <HAL_DMA_DeInit+0x67c>
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	4a55      	ldr	r2, [pc, #340]	; (80056d0 <HAL_DMA_DeInit+0x728>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d050      	beq.n	8005620 <HAL_DMA_DeInit+0x678>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	4a54      	ldr	r2, [pc, #336]	; (80056d4 <HAL_DMA_DeInit+0x72c>)
 8005584:	4293      	cmp	r3, r2
 8005586:	d049      	beq.n	800561c <HAL_DMA_DeInit+0x674>
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	4a52      	ldr	r2, [pc, #328]	; (80056d8 <HAL_DMA_DeInit+0x730>)
 800558e:	4293      	cmp	r3, r2
 8005590:	d042      	beq.n	8005618 <HAL_DMA_DeInit+0x670>
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	4a51      	ldr	r2, [pc, #324]	; (80056dc <HAL_DMA_DeInit+0x734>)
 8005598:	4293      	cmp	r3, r2
 800559a:	d03a      	beq.n	8005612 <HAL_DMA_DeInit+0x66a>
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	4a4f      	ldr	r2, [pc, #316]	; (80056e0 <HAL_DMA_DeInit+0x738>)
 80055a2:	4293      	cmp	r3, r2
 80055a4:	d032      	beq.n	800560c <HAL_DMA_DeInit+0x664>
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	4a4e      	ldr	r2, [pc, #312]	; (80056e4 <HAL_DMA_DeInit+0x73c>)
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d02a      	beq.n	8005606 <HAL_DMA_DeInit+0x65e>
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	4a4c      	ldr	r2, [pc, #304]	; (80056e8 <HAL_DMA_DeInit+0x740>)
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d022      	beq.n	8005600 <HAL_DMA_DeInit+0x658>
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	4a4b      	ldr	r2, [pc, #300]	; (80056ec <HAL_DMA_DeInit+0x744>)
 80055c0:	4293      	cmp	r3, r2
 80055c2:	d01a      	beq.n	80055fa <HAL_DMA_DeInit+0x652>
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	4a49      	ldr	r2, [pc, #292]	; (80056f0 <HAL_DMA_DeInit+0x748>)
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d012      	beq.n	80055f4 <HAL_DMA_DeInit+0x64c>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	4a48      	ldr	r2, [pc, #288]	; (80056f4 <HAL_DMA_DeInit+0x74c>)
 80055d4:	4293      	cmp	r3, r2
 80055d6:	d00a      	beq.n	80055ee <HAL_DMA_DeInit+0x646>
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4a46      	ldr	r2, [pc, #280]	; (80056f8 <HAL_DMA_DeInit+0x750>)
 80055de:	4293      	cmp	r3, r2
 80055e0:	d102      	bne.n	80055e8 <HAL_DMA_DeInit+0x640>
 80055e2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80055e6:	e01e      	b.n	8005626 <HAL_DMA_DeInit+0x67e>
 80055e8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80055ec:	e01b      	b.n	8005626 <HAL_DMA_DeInit+0x67e>
 80055ee:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80055f2:	e018      	b.n	8005626 <HAL_DMA_DeInit+0x67e>
 80055f4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80055f8:	e015      	b.n	8005626 <HAL_DMA_DeInit+0x67e>
 80055fa:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80055fe:	e012      	b.n	8005626 <HAL_DMA_DeInit+0x67e>
 8005600:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005604:	e00f      	b.n	8005626 <HAL_DMA_DeInit+0x67e>
 8005606:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800560a:	e00c      	b.n	8005626 <HAL_DMA_DeInit+0x67e>
 800560c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005610:	e009      	b.n	8005626 <HAL_DMA_DeInit+0x67e>
 8005612:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005616:	e006      	b.n	8005626 <HAL_DMA_DeInit+0x67e>
 8005618:	2320      	movs	r3, #32
 800561a:	e004      	b.n	8005626 <HAL_DMA_DeInit+0x67e>
 800561c:	2320      	movs	r3, #32
 800561e:	e002      	b.n	8005626 <HAL_DMA_DeInit+0x67e>
 8005620:	2320      	movs	r3, #32
 8005622:	e000      	b.n	8005626 <HAL_DMA_DeInit+0x67e>
 8005624:	2320      	movs	r3, #32
 8005626:	4a37      	ldr	r2, [pc, #220]	; (8005704 <HAL_DMA_DeInit+0x75c>)
 8005628:	60d3      	str	r3, [r2, #12]
 800562a:	e07f      	b.n	800572c <HAL_DMA_DeInit+0x784>
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	4a26      	ldr	r2, [pc, #152]	; (80056cc <HAL_DMA_DeInit+0x724>)
 8005632:	4293      	cmp	r3, r2
 8005634:	d077      	beq.n	8005726 <HAL_DMA_DeInit+0x77e>
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	4a25      	ldr	r2, [pc, #148]	; (80056d0 <HAL_DMA_DeInit+0x728>)
 800563c:	4293      	cmp	r3, r2
 800563e:	d070      	beq.n	8005722 <HAL_DMA_DeInit+0x77a>
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	4a23      	ldr	r2, [pc, #140]	; (80056d4 <HAL_DMA_DeInit+0x72c>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d069      	beq.n	800571e <HAL_DMA_DeInit+0x776>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	4a22      	ldr	r2, [pc, #136]	; (80056d8 <HAL_DMA_DeInit+0x730>)
 8005650:	4293      	cmp	r3, r2
 8005652:	d062      	beq.n	800571a <HAL_DMA_DeInit+0x772>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	4a20      	ldr	r2, [pc, #128]	; (80056dc <HAL_DMA_DeInit+0x734>)
 800565a:	4293      	cmp	r3, r2
 800565c:	d05a      	beq.n	8005714 <HAL_DMA_DeInit+0x76c>
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	4a1f      	ldr	r2, [pc, #124]	; (80056e0 <HAL_DMA_DeInit+0x738>)
 8005664:	4293      	cmp	r3, r2
 8005666:	d052      	beq.n	800570e <HAL_DMA_DeInit+0x766>
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	4a1d      	ldr	r2, [pc, #116]	; (80056e4 <HAL_DMA_DeInit+0x73c>)
 800566e:	4293      	cmp	r3, r2
 8005670:	d04a      	beq.n	8005708 <HAL_DMA_DeInit+0x760>
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	4a1c      	ldr	r2, [pc, #112]	; (80056e8 <HAL_DMA_DeInit+0x740>)
 8005678:	4293      	cmp	r3, r2
 800567a:	d022      	beq.n	80056c2 <HAL_DMA_DeInit+0x71a>
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	4a1a      	ldr	r2, [pc, #104]	; (80056ec <HAL_DMA_DeInit+0x744>)
 8005682:	4293      	cmp	r3, r2
 8005684:	d01a      	beq.n	80056bc <HAL_DMA_DeInit+0x714>
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	4a19      	ldr	r2, [pc, #100]	; (80056f0 <HAL_DMA_DeInit+0x748>)
 800568c:	4293      	cmp	r3, r2
 800568e:	d012      	beq.n	80056b6 <HAL_DMA_DeInit+0x70e>
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	4a17      	ldr	r2, [pc, #92]	; (80056f4 <HAL_DMA_DeInit+0x74c>)
 8005696:	4293      	cmp	r3, r2
 8005698:	d00a      	beq.n	80056b0 <HAL_DMA_DeInit+0x708>
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	4a16      	ldr	r2, [pc, #88]	; (80056f8 <HAL_DMA_DeInit+0x750>)
 80056a0:	4293      	cmp	r3, r2
 80056a2:	d102      	bne.n	80056aa <HAL_DMA_DeInit+0x702>
 80056a4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80056a8:	e03e      	b.n	8005728 <HAL_DMA_DeInit+0x780>
 80056aa:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80056ae:	e03b      	b.n	8005728 <HAL_DMA_DeInit+0x780>
 80056b0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80056b4:	e038      	b.n	8005728 <HAL_DMA_DeInit+0x780>
 80056b6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80056ba:	e035      	b.n	8005728 <HAL_DMA_DeInit+0x780>
 80056bc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80056c0:	e032      	b.n	8005728 <HAL_DMA_DeInit+0x780>
 80056c2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80056c6:	e02f      	b.n	8005728 <HAL_DMA_DeInit+0x780>
 80056c8:	400260b8 	.word	0x400260b8
 80056cc:	40026010 	.word	0x40026010
 80056d0:	40026410 	.word	0x40026410
 80056d4:	40026070 	.word	0x40026070
 80056d8:	40026470 	.word	0x40026470
 80056dc:	40026028 	.word	0x40026028
 80056e0:	40026428 	.word	0x40026428
 80056e4:	40026088 	.word	0x40026088
 80056e8:	40026488 	.word	0x40026488
 80056ec:	40026040 	.word	0x40026040
 80056f0:	40026440 	.word	0x40026440
 80056f4:	400260a0 	.word	0x400260a0
 80056f8:	400264a0 	.word	0x400264a0
 80056fc:	40026400 	.word	0x40026400
 8005700:	40026058 	.word	0x40026058
 8005704:	40026000 	.word	0x40026000
 8005708:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800570c:	e00c      	b.n	8005728 <HAL_DMA_DeInit+0x780>
 800570e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005712:	e009      	b.n	8005728 <HAL_DMA_DeInit+0x780>
 8005714:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005718:	e006      	b.n	8005728 <HAL_DMA_DeInit+0x780>
 800571a:	2320      	movs	r3, #32
 800571c:	e004      	b.n	8005728 <HAL_DMA_DeInit+0x780>
 800571e:	2320      	movs	r3, #32
 8005720:	e002      	b.n	8005728 <HAL_DMA_DeInit+0x780>
 8005722:	2320      	movs	r3, #32
 8005724:	e000      	b.n	8005728 <HAL_DMA_DeInit+0x780>
 8005726:	2320      	movs	r3, #32
 8005728:	4a8a      	ldr	r2, [pc, #552]	; (8005954 <HAL_DMA_DeInit+0x9ac>)
 800572a:	6093      	str	r3, [r2, #8]
	__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	461a      	mov	r2, r3
 8005732:	4b89      	ldr	r3, [pc, #548]	; (8005958 <HAL_DMA_DeInit+0x9b0>)
 8005734:	429a      	cmp	r2, r3
 8005736:	d960      	bls.n	80057fa <HAL_DMA_DeInit+0x852>
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	4a87      	ldr	r2, [pc, #540]	; (800595c <HAL_DMA_DeInit+0x9b4>)
 800573e:	4293      	cmp	r3, r2
 8005740:	d057      	beq.n	80057f2 <HAL_DMA_DeInit+0x84a>
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	4a86      	ldr	r2, [pc, #536]	; (8005960 <HAL_DMA_DeInit+0x9b8>)
 8005748:	4293      	cmp	r3, r2
 800574a:	d050      	beq.n	80057ee <HAL_DMA_DeInit+0x846>
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	4a84      	ldr	r2, [pc, #528]	; (8005964 <HAL_DMA_DeInit+0x9bc>)
 8005752:	4293      	cmp	r3, r2
 8005754:	d049      	beq.n	80057ea <HAL_DMA_DeInit+0x842>
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	4a83      	ldr	r2, [pc, #524]	; (8005968 <HAL_DMA_DeInit+0x9c0>)
 800575c:	4293      	cmp	r3, r2
 800575e:	d042      	beq.n	80057e6 <HAL_DMA_DeInit+0x83e>
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	4a81      	ldr	r2, [pc, #516]	; (800596c <HAL_DMA_DeInit+0x9c4>)
 8005766:	4293      	cmp	r3, r2
 8005768:	d03a      	beq.n	80057e0 <HAL_DMA_DeInit+0x838>
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	4a80      	ldr	r2, [pc, #512]	; (8005970 <HAL_DMA_DeInit+0x9c8>)
 8005770:	4293      	cmp	r3, r2
 8005772:	d032      	beq.n	80057da <HAL_DMA_DeInit+0x832>
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	4a7e      	ldr	r2, [pc, #504]	; (8005974 <HAL_DMA_DeInit+0x9cc>)
 800577a:	4293      	cmp	r3, r2
 800577c:	d02a      	beq.n	80057d4 <HAL_DMA_DeInit+0x82c>
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	4a7d      	ldr	r2, [pc, #500]	; (8005978 <HAL_DMA_DeInit+0x9d0>)
 8005784:	4293      	cmp	r3, r2
 8005786:	d022      	beq.n	80057ce <HAL_DMA_DeInit+0x826>
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	4a7b      	ldr	r2, [pc, #492]	; (800597c <HAL_DMA_DeInit+0x9d4>)
 800578e:	4293      	cmp	r3, r2
 8005790:	d01a      	beq.n	80057c8 <HAL_DMA_DeInit+0x820>
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	4a7a      	ldr	r2, [pc, #488]	; (8005980 <HAL_DMA_DeInit+0x9d8>)
 8005798:	4293      	cmp	r3, r2
 800579a:	d012      	beq.n	80057c2 <HAL_DMA_DeInit+0x81a>
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	4a78      	ldr	r2, [pc, #480]	; (8005984 <HAL_DMA_DeInit+0x9dc>)
 80057a2:	4293      	cmp	r3, r2
 80057a4:	d00a      	beq.n	80057bc <HAL_DMA_DeInit+0x814>
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4a77      	ldr	r2, [pc, #476]	; (8005988 <HAL_DMA_DeInit+0x9e0>)
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d102      	bne.n	80057b6 <HAL_DMA_DeInit+0x80e>
 80057b0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80057b4:	e01e      	b.n	80057f4 <HAL_DMA_DeInit+0x84c>
 80057b6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80057ba:	e01b      	b.n	80057f4 <HAL_DMA_DeInit+0x84c>
 80057bc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80057c0:	e018      	b.n	80057f4 <HAL_DMA_DeInit+0x84c>
 80057c2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80057c6:	e015      	b.n	80057f4 <HAL_DMA_DeInit+0x84c>
 80057c8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80057cc:	e012      	b.n	80057f4 <HAL_DMA_DeInit+0x84c>
 80057ce:	f44f 7300 	mov.w	r3, #512	; 0x200
 80057d2:	e00f      	b.n	80057f4 <HAL_DMA_DeInit+0x84c>
 80057d4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80057d8:	e00c      	b.n	80057f4 <HAL_DMA_DeInit+0x84c>
 80057da:	f44f 7300 	mov.w	r3, #512	; 0x200
 80057de:	e009      	b.n	80057f4 <HAL_DMA_DeInit+0x84c>
 80057e0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80057e4:	e006      	b.n	80057f4 <HAL_DMA_DeInit+0x84c>
 80057e6:	2308      	movs	r3, #8
 80057e8:	e004      	b.n	80057f4 <HAL_DMA_DeInit+0x84c>
 80057ea:	2308      	movs	r3, #8
 80057ec:	e002      	b.n	80057f4 <HAL_DMA_DeInit+0x84c>
 80057ee:	2308      	movs	r3, #8
 80057f0:	e000      	b.n	80057f4 <HAL_DMA_DeInit+0x84c>
 80057f2:	2308      	movs	r3, #8
 80057f4:	4a65      	ldr	r2, [pc, #404]	; (800598c <HAL_DMA_DeInit+0x9e4>)
 80057f6:	60d3      	str	r3, [r2, #12]
 80057f8:	e150      	b.n	8005a9c <HAL_DMA_DeInit+0xaf4>
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	461a      	mov	r2, r3
 8005800:	4b63      	ldr	r3, [pc, #396]	; (8005990 <HAL_DMA_DeInit+0x9e8>)
 8005802:	429a      	cmp	r2, r3
 8005804:	d960      	bls.n	80058c8 <HAL_DMA_DeInit+0x920>
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	4a54      	ldr	r2, [pc, #336]	; (800595c <HAL_DMA_DeInit+0x9b4>)
 800580c:	4293      	cmp	r3, r2
 800580e:	d057      	beq.n	80058c0 <HAL_DMA_DeInit+0x918>
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	4a52      	ldr	r2, [pc, #328]	; (8005960 <HAL_DMA_DeInit+0x9b8>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d050      	beq.n	80058bc <HAL_DMA_DeInit+0x914>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	4a51      	ldr	r2, [pc, #324]	; (8005964 <HAL_DMA_DeInit+0x9bc>)
 8005820:	4293      	cmp	r3, r2
 8005822:	d049      	beq.n	80058b8 <HAL_DMA_DeInit+0x910>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	4a4f      	ldr	r2, [pc, #316]	; (8005968 <HAL_DMA_DeInit+0x9c0>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d042      	beq.n	80058b4 <HAL_DMA_DeInit+0x90c>
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	4a4e      	ldr	r2, [pc, #312]	; (800596c <HAL_DMA_DeInit+0x9c4>)
 8005834:	4293      	cmp	r3, r2
 8005836:	d03a      	beq.n	80058ae <HAL_DMA_DeInit+0x906>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	4a4c      	ldr	r2, [pc, #304]	; (8005970 <HAL_DMA_DeInit+0x9c8>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d032      	beq.n	80058a8 <HAL_DMA_DeInit+0x900>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	4a4b      	ldr	r2, [pc, #300]	; (8005974 <HAL_DMA_DeInit+0x9cc>)
 8005848:	4293      	cmp	r3, r2
 800584a:	d02a      	beq.n	80058a2 <HAL_DMA_DeInit+0x8fa>
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	4a49      	ldr	r2, [pc, #292]	; (8005978 <HAL_DMA_DeInit+0x9d0>)
 8005852:	4293      	cmp	r3, r2
 8005854:	d022      	beq.n	800589c <HAL_DMA_DeInit+0x8f4>
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	4a48      	ldr	r2, [pc, #288]	; (800597c <HAL_DMA_DeInit+0x9d4>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d01a      	beq.n	8005896 <HAL_DMA_DeInit+0x8ee>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	4a46      	ldr	r2, [pc, #280]	; (8005980 <HAL_DMA_DeInit+0x9d8>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d012      	beq.n	8005890 <HAL_DMA_DeInit+0x8e8>
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	4a45      	ldr	r2, [pc, #276]	; (8005984 <HAL_DMA_DeInit+0x9dc>)
 8005870:	4293      	cmp	r3, r2
 8005872:	d00a      	beq.n	800588a <HAL_DMA_DeInit+0x8e2>
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	4a43      	ldr	r2, [pc, #268]	; (8005988 <HAL_DMA_DeInit+0x9e0>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d102      	bne.n	8005884 <HAL_DMA_DeInit+0x8dc>
 800587e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005882:	e01e      	b.n	80058c2 <HAL_DMA_DeInit+0x91a>
 8005884:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005888:	e01b      	b.n	80058c2 <HAL_DMA_DeInit+0x91a>
 800588a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800588e:	e018      	b.n	80058c2 <HAL_DMA_DeInit+0x91a>
 8005890:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005894:	e015      	b.n	80058c2 <HAL_DMA_DeInit+0x91a>
 8005896:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800589a:	e012      	b.n	80058c2 <HAL_DMA_DeInit+0x91a>
 800589c:	f44f 7300 	mov.w	r3, #512	; 0x200
 80058a0:	e00f      	b.n	80058c2 <HAL_DMA_DeInit+0x91a>
 80058a2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80058a6:	e00c      	b.n	80058c2 <HAL_DMA_DeInit+0x91a>
 80058a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80058ac:	e009      	b.n	80058c2 <HAL_DMA_DeInit+0x91a>
 80058ae:	f44f 7300 	mov.w	r3, #512	; 0x200
 80058b2:	e006      	b.n	80058c2 <HAL_DMA_DeInit+0x91a>
 80058b4:	2308      	movs	r3, #8
 80058b6:	e004      	b.n	80058c2 <HAL_DMA_DeInit+0x91a>
 80058b8:	2308      	movs	r3, #8
 80058ba:	e002      	b.n	80058c2 <HAL_DMA_DeInit+0x91a>
 80058bc:	2308      	movs	r3, #8
 80058be:	e000      	b.n	80058c2 <HAL_DMA_DeInit+0x91a>
 80058c0:	2308      	movs	r3, #8
 80058c2:	4a32      	ldr	r2, [pc, #200]	; (800598c <HAL_DMA_DeInit+0x9e4>)
 80058c4:	6093      	str	r3, [r2, #8]
 80058c6:	e0e9      	b.n	8005a9c <HAL_DMA_DeInit+0xaf4>
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	461a      	mov	r2, r3
 80058ce:	4b31      	ldr	r3, [pc, #196]	; (8005994 <HAL_DMA_DeInit+0x9ec>)
 80058d0:	429a      	cmp	r2, r3
 80058d2:	f240 8083 	bls.w	80059dc <HAL_DMA_DeInit+0xa34>
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	4a20      	ldr	r2, [pc, #128]	; (800595c <HAL_DMA_DeInit+0x9b4>)
 80058dc:	4293      	cmp	r3, r2
 80058de:	d079      	beq.n	80059d4 <HAL_DMA_DeInit+0xa2c>
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	4a1e      	ldr	r2, [pc, #120]	; (8005960 <HAL_DMA_DeInit+0x9b8>)
 80058e6:	4293      	cmp	r3, r2
 80058e8:	d072      	beq.n	80059d0 <HAL_DMA_DeInit+0xa28>
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	4a1d      	ldr	r2, [pc, #116]	; (8005964 <HAL_DMA_DeInit+0x9bc>)
 80058f0:	4293      	cmp	r3, r2
 80058f2:	d06b      	beq.n	80059cc <HAL_DMA_DeInit+0xa24>
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	4a1b      	ldr	r2, [pc, #108]	; (8005968 <HAL_DMA_DeInit+0x9c0>)
 80058fa:	4293      	cmp	r3, r2
 80058fc:	d064      	beq.n	80059c8 <HAL_DMA_DeInit+0xa20>
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	4a1a      	ldr	r2, [pc, #104]	; (800596c <HAL_DMA_DeInit+0x9c4>)
 8005904:	4293      	cmp	r3, r2
 8005906:	d05c      	beq.n	80059c2 <HAL_DMA_DeInit+0xa1a>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	4a18      	ldr	r2, [pc, #96]	; (8005970 <HAL_DMA_DeInit+0x9c8>)
 800590e:	4293      	cmp	r3, r2
 8005910:	d054      	beq.n	80059bc <HAL_DMA_DeInit+0xa14>
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	4a17      	ldr	r2, [pc, #92]	; (8005974 <HAL_DMA_DeInit+0x9cc>)
 8005918:	4293      	cmp	r3, r2
 800591a:	d04c      	beq.n	80059b6 <HAL_DMA_DeInit+0xa0e>
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	4a15      	ldr	r2, [pc, #84]	; (8005978 <HAL_DMA_DeInit+0x9d0>)
 8005922:	4293      	cmp	r3, r2
 8005924:	d044      	beq.n	80059b0 <HAL_DMA_DeInit+0xa08>
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	4a14      	ldr	r2, [pc, #80]	; (800597c <HAL_DMA_DeInit+0x9d4>)
 800592c:	4293      	cmp	r3, r2
 800592e:	d03c      	beq.n	80059aa <HAL_DMA_DeInit+0xa02>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	4a12      	ldr	r2, [pc, #72]	; (8005980 <HAL_DMA_DeInit+0x9d8>)
 8005936:	4293      	cmp	r3, r2
 8005938:	d034      	beq.n	80059a4 <HAL_DMA_DeInit+0x9fc>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	4a11      	ldr	r2, [pc, #68]	; (8005984 <HAL_DMA_DeInit+0x9dc>)
 8005940:	4293      	cmp	r3, r2
 8005942:	d02c      	beq.n	800599e <HAL_DMA_DeInit+0x9f6>
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	4a0f      	ldr	r2, [pc, #60]	; (8005988 <HAL_DMA_DeInit+0x9e0>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d124      	bne.n	8005998 <HAL_DMA_DeInit+0x9f0>
 800594e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005952:	e040      	b.n	80059d6 <HAL_DMA_DeInit+0xa2e>
 8005954:	40026000 	.word	0x40026000
 8005958:	40026458 	.word	0x40026458
 800595c:	40026010 	.word	0x40026010
 8005960:	40026410 	.word	0x40026410
 8005964:	40026070 	.word	0x40026070
 8005968:	40026470 	.word	0x40026470
 800596c:	40026028 	.word	0x40026028
 8005970:	40026428 	.word	0x40026428
 8005974:	40026088 	.word	0x40026088
 8005978:	40026488 	.word	0x40026488
 800597c:	40026040 	.word	0x40026040
 8005980:	40026440 	.word	0x40026440
 8005984:	400260a0 	.word	0x400260a0
 8005988:	400264a0 	.word	0x400264a0
 800598c:	40026400 	.word	0x40026400
 8005990:	400260b8 	.word	0x400260b8
 8005994:	40026058 	.word	0x40026058
 8005998:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800599c:	e01b      	b.n	80059d6 <HAL_DMA_DeInit+0xa2e>
 800599e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80059a2:	e018      	b.n	80059d6 <HAL_DMA_DeInit+0xa2e>
 80059a4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80059a8:	e015      	b.n	80059d6 <HAL_DMA_DeInit+0xa2e>
 80059aa:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80059ae:	e012      	b.n	80059d6 <HAL_DMA_DeInit+0xa2e>
 80059b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80059b4:	e00f      	b.n	80059d6 <HAL_DMA_DeInit+0xa2e>
 80059b6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80059ba:	e00c      	b.n	80059d6 <HAL_DMA_DeInit+0xa2e>
 80059bc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80059c0:	e009      	b.n	80059d6 <HAL_DMA_DeInit+0xa2e>
 80059c2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80059c6:	e006      	b.n	80059d6 <HAL_DMA_DeInit+0xa2e>
 80059c8:	2308      	movs	r3, #8
 80059ca:	e004      	b.n	80059d6 <HAL_DMA_DeInit+0xa2e>
 80059cc:	2308      	movs	r3, #8
 80059ce:	e002      	b.n	80059d6 <HAL_DMA_DeInit+0xa2e>
 80059d0:	2308      	movs	r3, #8
 80059d2:	e000      	b.n	80059d6 <HAL_DMA_DeInit+0xa2e>
 80059d4:	2308      	movs	r3, #8
 80059d6:	4a8a      	ldr	r2, [pc, #552]	; (8005c00 <HAL_DMA_DeInit+0xc58>)
 80059d8:	60d3      	str	r3, [r2, #12]
 80059da:	e05f      	b.n	8005a9c <HAL_DMA_DeInit+0xaf4>
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	4a88      	ldr	r2, [pc, #544]	; (8005c04 <HAL_DMA_DeInit+0xc5c>)
 80059e2:	4293      	cmp	r3, r2
 80059e4:	d057      	beq.n	8005a96 <HAL_DMA_DeInit+0xaee>
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	4a87      	ldr	r2, [pc, #540]	; (8005c08 <HAL_DMA_DeInit+0xc60>)
 80059ec:	4293      	cmp	r3, r2
 80059ee:	d050      	beq.n	8005a92 <HAL_DMA_DeInit+0xaea>
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	4a85      	ldr	r2, [pc, #532]	; (8005c0c <HAL_DMA_DeInit+0xc64>)
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d049      	beq.n	8005a8e <HAL_DMA_DeInit+0xae6>
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	4a84      	ldr	r2, [pc, #528]	; (8005c10 <HAL_DMA_DeInit+0xc68>)
 8005a00:	4293      	cmp	r3, r2
 8005a02:	d042      	beq.n	8005a8a <HAL_DMA_DeInit+0xae2>
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	4a82      	ldr	r2, [pc, #520]	; (8005c14 <HAL_DMA_DeInit+0xc6c>)
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d03a      	beq.n	8005a84 <HAL_DMA_DeInit+0xadc>
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	4a81      	ldr	r2, [pc, #516]	; (8005c18 <HAL_DMA_DeInit+0xc70>)
 8005a14:	4293      	cmp	r3, r2
 8005a16:	d032      	beq.n	8005a7e <HAL_DMA_DeInit+0xad6>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	4a7f      	ldr	r2, [pc, #508]	; (8005c1c <HAL_DMA_DeInit+0xc74>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d02a      	beq.n	8005a78 <HAL_DMA_DeInit+0xad0>
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	4a7e      	ldr	r2, [pc, #504]	; (8005c20 <HAL_DMA_DeInit+0xc78>)
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d022      	beq.n	8005a72 <HAL_DMA_DeInit+0xaca>
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4a7c      	ldr	r2, [pc, #496]	; (8005c24 <HAL_DMA_DeInit+0xc7c>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d01a      	beq.n	8005a6c <HAL_DMA_DeInit+0xac4>
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	4a7b      	ldr	r2, [pc, #492]	; (8005c28 <HAL_DMA_DeInit+0xc80>)
 8005a3c:	4293      	cmp	r3, r2
 8005a3e:	d012      	beq.n	8005a66 <HAL_DMA_DeInit+0xabe>
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	4a79      	ldr	r2, [pc, #484]	; (8005c2c <HAL_DMA_DeInit+0xc84>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d00a      	beq.n	8005a60 <HAL_DMA_DeInit+0xab8>
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	4a78      	ldr	r2, [pc, #480]	; (8005c30 <HAL_DMA_DeInit+0xc88>)
 8005a50:	4293      	cmp	r3, r2
 8005a52:	d102      	bne.n	8005a5a <HAL_DMA_DeInit+0xab2>
 8005a54:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005a58:	e01e      	b.n	8005a98 <HAL_DMA_DeInit+0xaf0>
 8005a5a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005a5e:	e01b      	b.n	8005a98 <HAL_DMA_DeInit+0xaf0>
 8005a60:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005a64:	e018      	b.n	8005a98 <HAL_DMA_DeInit+0xaf0>
 8005a66:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005a6a:	e015      	b.n	8005a98 <HAL_DMA_DeInit+0xaf0>
 8005a6c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005a70:	e012      	b.n	8005a98 <HAL_DMA_DeInit+0xaf0>
 8005a72:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005a76:	e00f      	b.n	8005a98 <HAL_DMA_DeInit+0xaf0>
 8005a78:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005a7c:	e00c      	b.n	8005a98 <HAL_DMA_DeInit+0xaf0>
 8005a7e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005a82:	e009      	b.n	8005a98 <HAL_DMA_DeInit+0xaf0>
 8005a84:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005a88:	e006      	b.n	8005a98 <HAL_DMA_DeInit+0xaf0>
 8005a8a:	2308      	movs	r3, #8
 8005a8c:	e004      	b.n	8005a98 <HAL_DMA_DeInit+0xaf0>
 8005a8e:	2308      	movs	r3, #8
 8005a90:	e002      	b.n	8005a98 <HAL_DMA_DeInit+0xaf0>
 8005a92:	2308      	movs	r3, #8
 8005a94:	e000      	b.n	8005a98 <HAL_DMA_DeInit+0xaf0>
 8005a96:	2308      	movs	r3, #8
 8005a98:	4a59      	ldr	r2, [pc, #356]	; (8005c00 <HAL_DMA_DeInit+0xc58>)
 8005a9a:	6093      	str	r3, [r2, #8]
	__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	461a      	mov	r2, r3
 8005aa2:	4b64      	ldr	r3, [pc, #400]	; (8005c34 <HAL_DMA_DeInit+0xc8c>)
 8005aa4:	429a      	cmp	r2, r3
 8005aa6:	d95c      	bls.n	8005b62 <HAL_DMA_DeInit+0xbba>
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	4a55      	ldr	r2, [pc, #340]	; (8005c04 <HAL_DMA_DeInit+0xc5c>)
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d053      	beq.n	8005b5a <HAL_DMA_DeInit+0xbb2>
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	4a54      	ldr	r2, [pc, #336]	; (8005c08 <HAL_DMA_DeInit+0xc60>)
 8005ab8:	4293      	cmp	r3, r2
 8005aba:	d04c      	beq.n	8005b56 <HAL_DMA_DeInit+0xbae>
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	4a52      	ldr	r2, [pc, #328]	; (8005c0c <HAL_DMA_DeInit+0xc64>)
 8005ac2:	4293      	cmp	r3, r2
 8005ac4:	d045      	beq.n	8005b52 <HAL_DMA_DeInit+0xbaa>
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	4a51      	ldr	r2, [pc, #324]	; (8005c10 <HAL_DMA_DeInit+0xc68>)
 8005acc:	4293      	cmp	r3, r2
 8005ace:	d03e      	beq.n	8005b4e <HAL_DMA_DeInit+0xba6>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	4a4f      	ldr	r2, [pc, #316]	; (8005c14 <HAL_DMA_DeInit+0xc6c>)
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d037      	beq.n	8005b4a <HAL_DMA_DeInit+0xba2>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	4a4e      	ldr	r2, [pc, #312]	; (8005c18 <HAL_DMA_DeInit+0xc70>)
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	d030      	beq.n	8005b46 <HAL_DMA_DeInit+0xb9e>
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4a4c      	ldr	r2, [pc, #304]	; (8005c1c <HAL_DMA_DeInit+0xc74>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d029      	beq.n	8005b42 <HAL_DMA_DeInit+0xb9a>
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	4a4b      	ldr	r2, [pc, #300]	; (8005c20 <HAL_DMA_DeInit+0xc78>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d022      	beq.n	8005b3e <HAL_DMA_DeInit+0xb96>
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	4a49      	ldr	r2, [pc, #292]	; (8005c24 <HAL_DMA_DeInit+0xc7c>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d01a      	beq.n	8005b38 <HAL_DMA_DeInit+0xb90>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	4a48      	ldr	r2, [pc, #288]	; (8005c28 <HAL_DMA_DeInit+0xc80>)
 8005b08:	4293      	cmp	r3, r2
 8005b0a:	d012      	beq.n	8005b32 <HAL_DMA_DeInit+0xb8a>
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	4a46      	ldr	r2, [pc, #280]	; (8005c2c <HAL_DMA_DeInit+0xc84>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d00a      	beq.n	8005b2c <HAL_DMA_DeInit+0xb84>
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	4a45      	ldr	r2, [pc, #276]	; (8005c30 <HAL_DMA_DeInit+0xc88>)
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d102      	bne.n	8005b26 <HAL_DMA_DeInit+0xb7e>
 8005b20:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005b24:	e01a      	b.n	8005b5c <HAL_DMA_DeInit+0xbb4>
 8005b26:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005b2a:	e017      	b.n	8005b5c <HAL_DMA_DeInit+0xbb4>
 8005b2c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005b30:	e014      	b.n	8005b5c <HAL_DMA_DeInit+0xbb4>
 8005b32:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005b36:	e011      	b.n	8005b5c <HAL_DMA_DeInit+0xbb4>
 8005b38:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005b3c:	e00e      	b.n	8005b5c <HAL_DMA_DeInit+0xbb4>
 8005b3e:	2340      	movs	r3, #64	; 0x40
 8005b40:	e00c      	b.n	8005b5c <HAL_DMA_DeInit+0xbb4>
 8005b42:	2340      	movs	r3, #64	; 0x40
 8005b44:	e00a      	b.n	8005b5c <HAL_DMA_DeInit+0xbb4>
 8005b46:	2340      	movs	r3, #64	; 0x40
 8005b48:	e008      	b.n	8005b5c <HAL_DMA_DeInit+0xbb4>
 8005b4a:	2340      	movs	r3, #64	; 0x40
 8005b4c:	e006      	b.n	8005b5c <HAL_DMA_DeInit+0xbb4>
 8005b4e:	4b3a      	ldr	r3, [pc, #232]	; (8005c38 <HAL_DMA_DeInit+0xc90>)
 8005b50:	e004      	b.n	8005b5c <HAL_DMA_DeInit+0xbb4>
 8005b52:	4b39      	ldr	r3, [pc, #228]	; (8005c38 <HAL_DMA_DeInit+0xc90>)
 8005b54:	e002      	b.n	8005b5c <HAL_DMA_DeInit+0xbb4>
 8005b56:	4b38      	ldr	r3, [pc, #224]	; (8005c38 <HAL_DMA_DeInit+0xc90>)
 8005b58:	e000      	b.n	8005b5c <HAL_DMA_DeInit+0xbb4>
 8005b5a:	4b37      	ldr	r3, [pc, #220]	; (8005c38 <HAL_DMA_DeInit+0xc90>)
 8005b5c:	4a37      	ldr	r2, [pc, #220]	; (8005c3c <HAL_DMA_DeInit+0xc94>)
 8005b5e:	60d3      	str	r3, [r2, #12]
 8005b60:	e144      	b.n	8005dec <HAL_DMA_DeInit+0xe44>
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	461a      	mov	r2, r3
 8005b68:	4b35      	ldr	r3, [pc, #212]	; (8005c40 <HAL_DMA_DeInit+0xc98>)
 8005b6a:	429a      	cmp	r2, r3
 8005b6c:	d97f      	bls.n	8005c6e <HAL_DMA_DeInit+0xcc6>
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	4a24      	ldr	r2, [pc, #144]	; (8005c04 <HAL_DMA_DeInit+0xc5c>)
 8005b74:	4293      	cmp	r3, r2
 8005b76:	d076      	beq.n	8005c66 <HAL_DMA_DeInit+0xcbe>
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	4a22      	ldr	r2, [pc, #136]	; (8005c08 <HAL_DMA_DeInit+0xc60>)
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d06f      	beq.n	8005c62 <HAL_DMA_DeInit+0xcba>
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	4a21      	ldr	r2, [pc, #132]	; (8005c0c <HAL_DMA_DeInit+0xc64>)
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	d068      	beq.n	8005c5e <HAL_DMA_DeInit+0xcb6>
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	4a1f      	ldr	r2, [pc, #124]	; (8005c10 <HAL_DMA_DeInit+0xc68>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d061      	beq.n	8005c5a <HAL_DMA_DeInit+0xcb2>
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	4a1e      	ldr	r2, [pc, #120]	; (8005c14 <HAL_DMA_DeInit+0xc6c>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d05a      	beq.n	8005c56 <HAL_DMA_DeInit+0xcae>
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	4a1c      	ldr	r2, [pc, #112]	; (8005c18 <HAL_DMA_DeInit+0xc70>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d053      	beq.n	8005c52 <HAL_DMA_DeInit+0xcaa>
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	4a1b      	ldr	r2, [pc, #108]	; (8005c1c <HAL_DMA_DeInit+0xc74>)
 8005bb0:	4293      	cmp	r3, r2
 8005bb2:	d04c      	beq.n	8005c4e <HAL_DMA_DeInit+0xca6>
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	4a19      	ldr	r2, [pc, #100]	; (8005c20 <HAL_DMA_DeInit+0xc78>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d045      	beq.n	8005c4a <HAL_DMA_DeInit+0xca2>
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	4a18      	ldr	r2, [pc, #96]	; (8005c24 <HAL_DMA_DeInit+0xc7c>)
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	d03d      	beq.n	8005c44 <HAL_DMA_DeInit+0xc9c>
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	4a16      	ldr	r2, [pc, #88]	; (8005c28 <HAL_DMA_DeInit+0xc80>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d012      	beq.n	8005bf8 <HAL_DMA_DeInit+0xc50>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	4a15      	ldr	r2, [pc, #84]	; (8005c2c <HAL_DMA_DeInit+0xc84>)
 8005bd8:	4293      	cmp	r3, r2
 8005bda:	d00a      	beq.n	8005bf2 <HAL_DMA_DeInit+0xc4a>
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	4a13      	ldr	r2, [pc, #76]	; (8005c30 <HAL_DMA_DeInit+0xc88>)
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d102      	bne.n	8005bec <HAL_DMA_DeInit+0xc44>
 8005be6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005bea:	e03d      	b.n	8005c68 <HAL_DMA_DeInit+0xcc0>
 8005bec:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005bf0:	e03a      	b.n	8005c68 <HAL_DMA_DeInit+0xcc0>
 8005bf2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005bf6:	e037      	b.n	8005c68 <HAL_DMA_DeInit+0xcc0>
 8005bf8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005bfc:	e034      	b.n	8005c68 <HAL_DMA_DeInit+0xcc0>
 8005bfe:	bf00      	nop
 8005c00:	40026000 	.word	0x40026000
 8005c04:	40026010 	.word	0x40026010
 8005c08:	40026410 	.word	0x40026410
 8005c0c:	40026070 	.word	0x40026070
 8005c10:	40026470 	.word	0x40026470
 8005c14:	40026028 	.word	0x40026028
 8005c18:	40026428 	.word	0x40026428
 8005c1c:	40026088 	.word	0x40026088
 8005c20:	40026488 	.word	0x40026488
 8005c24:	40026040 	.word	0x40026040
 8005c28:	40026440 	.word	0x40026440
 8005c2c:	400260a0 	.word	0x400260a0
 8005c30:	400264a0 	.word	0x400264a0
 8005c34:	40026458 	.word	0x40026458
 8005c38:	00800001 	.word	0x00800001
 8005c3c:	40026400 	.word	0x40026400
 8005c40:	400260b8 	.word	0x400260b8
 8005c44:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005c48:	e00e      	b.n	8005c68 <HAL_DMA_DeInit+0xcc0>
 8005c4a:	2340      	movs	r3, #64	; 0x40
 8005c4c:	e00c      	b.n	8005c68 <HAL_DMA_DeInit+0xcc0>
 8005c4e:	2340      	movs	r3, #64	; 0x40
 8005c50:	e00a      	b.n	8005c68 <HAL_DMA_DeInit+0xcc0>
 8005c52:	2340      	movs	r3, #64	; 0x40
 8005c54:	e008      	b.n	8005c68 <HAL_DMA_DeInit+0xcc0>
 8005c56:	2340      	movs	r3, #64	; 0x40
 8005c58:	e006      	b.n	8005c68 <HAL_DMA_DeInit+0xcc0>
 8005c5a:	4b87      	ldr	r3, [pc, #540]	; (8005e78 <HAL_DMA_DeInit+0xed0>)
 8005c5c:	e004      	b.n	8005c68 <HAL_DMA_DeInit+0xcc0>
 8005c5e:	4b86      	ldr	r3, [pc, #536]	; (8005e78 <HAL_DMA_DeInit+0xed0>)
 8005c60:	e002      	b.n	8005c68 <HAL_DMA_DeInit+0xcc0>
 8005c62:	4b85      	ldr	r3, [pc, #532]	; (8005e78 <HAL_DMA_DeInit+0xed0>)
 8005c64:	e000      	b.n	8005c68 <HAL_DMA_DeInit+0xcc0>
 8005c66:	4b84      	ldr	r3, [pc, #528]	; (8005e78 <HAL_DMA_DeInit+0xed0>)
 8005c68:	4a84      	ldr	r2, [pc, #528]	; (8005e7c <HAL_DMA_DeInit+0xed4>)
 8005c6a:	6093      	str	r3, [r2, #8]
 8005c6c:	e0be      	b.n	8005dec <HAL_DMA_DeInit+0xe44>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	461a      	mov	r2, r3
 8005c74:	4b82      	ldr	r3, [pc, #520]	; (8005e80 <HAL_DMA_DeInit+0xed8>)
 8005c76:	429a      	cmp	r2, r3
 8005c78:	d95c      	bls.n	8005d34 <HAL_DMA_DeInit+0xd8c>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	4a81      	ldr	r2, [pc, #516]	; (8005e84 <HAL_DMA_DeInit+0xedc>)
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d053      	beq.n	8005d2c <HAL_DMA_DeInit+0xd84>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	4a7f      	ldr	r2, [pc, #508]	; (8005e88 <HAL_DMA_DeInit+0xee0>)
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d04c      	beq.n	8005d28 <HAL_DMA_DeInit+0xd80>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	4a7e      	ldr	r2, [pc, #504]	; (8005e8c <HAL_DMA_DeInit+0xee4>)
 8005c94:	4293      	cmp	r3, r2
 8005c96:	d045      	beq.n	8005d24 <HAL_DMA_DeInit+0xd7c>
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	4a7c      	ldr	r2, [pc, #496]	; (8005e90 <HAL_DMA_DeInit+0xee8>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d03e      	beq.n	8005d20 <HAL_DMA_DeInit+0xd78>
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	4a7b      	ldr	r2, [pc, #492]	; (8005e94 <HAL_DMA_DeInit+0xeec>)
 8005ca8:	4293      	cmp	r3, r2
 8005caa:	d037      	beq.n	8005d1c <HAL_DMA_DeInit+0xd74>
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	4a79      	ldr	r2, [pc, #484]	; (8005e98 <HAL_DMA_DeInit+0xef0>)
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	d030      	beq.n	8005d18 <HAL_DMA_DeInit+0xd70>
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	4a78      	ldr	r2, [pc, #480]	; (8005e9c <HAL_DMA_DeInit+0xef4>)
 8005cbc:	4293      	cmp	r3, r2
 8005cbe:	d029      	beq.n	8005d14 <HAL_DMA_DeInit+0xd6c>
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	4a76      	ldr	r2, [pc, #472]	; (8005ea0 <HAL_DMA_DeInit+0xef8>)
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d022      	beq.n	8005d10 <HAL_DMA_DeInit+0xd68>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	4a75      	ldr	r2, [pc, #468]	; (8005ea4 <HAL_DMA_DeInit+0xefc>)
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	d01a      	beq.n	8005d0a <HAL_DMA_DeInit+0xd62>
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	4a73      	ldr	r2, [pc, #460]	; (8005ea8 <HAL_DMA_DeInit+0xf00>)
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	d012      	beq.n	8005d04 <HAL_DMA_DeInit+0xd5c>
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	4a72      	ldr	r2, [pc, #456]	; (8005eac <HAL_DMA_DeInit+0xf04>)
 8005ce4:	4293      	cmp	r3, r2
 8005ce6:	d00a      	beq.n	8005cfe <HAL_DMA_DeInit+0xd56>
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	4a70      	ldr	r2, [pc, #448]	; (8005eb0 <HAL_DMA_DeInit+0xf08>)
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d102      	bne.n	8005cf8 <HAL_DMA_DeInit+0xd50>
 8005cf2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005cf6:	e01a      	b.n	8005d2e <HAL_DMA_DeInit+0xd86>
 8005cf8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005cfc:	e017      	b.n	8005d2e <HAL_DMA_DeInit+0xd86>
 8005cfe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005d02:	e014      	b.n	8005d2e <HAL_DMA_DeInit+0xd86>
 8005d04:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005d08:	e011      	b.n	8005d2e <HAL_DMA_DeInit+0xd86>
 8005d0a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005d0e:	e00e      	b.n	8005d2e <HAL_DMA_DeInit+0xd86>
 8005d10:	2340      	movs	r3, #64	; 0x40
 8005d12:	e00c      	b.n	8005d2e <HAL_DMA_DeInit+0xd86>
 8005d14:	2340      	movs	r3, #64	; 0x40
 8005d16:	e00a      	b.n	8005d2e <HAL_DMA_DeInit+0xd86>
 8005d18:	2340      	movs	r3, #64	; 0x40
 8005d1a:	e008      	b.n	8005d2e <HAL_DMA_DeInit+0xd86>
 8005d1c:	2340      	movs	r3, #64	; 0x40
 8005d1e:	e006      	b.n	8005d2e <HAL_DMA_DeInit+0xd86>
 8005d20:	4b55      	ldr	r3, [pc, #340]	; (8005e78 <HAL_DMA_DeInit+0xed0>)
 8005d22:	e004      	b.n	8005d2e <HAL_DMA_DeInit+0xd86>
 8005d24:	4b54      	ldr	r3, [pc, #336]	; (8005e78 <HAL_DMA_DeInit+0xed0>)
 8005d26:	e002      	b.n	8005d2e <HAL_DMA_DeInit+0xd86>
 8005d28:	4b53      	ldr	r3, [pc, #332]	; (8005e78 <HAL_DMA_DeInit+0xed0>)
 8005d2a:	e000      	b.n	8005d2e <HAL_DMA_DeInit+0xd86>
 8005d2c:	4b52      	ldr	r3, [pc, #328]	; (8005e78 <HAL_DMA_DeInit+0xed0>)
 8005d2e:	4a61      	ldr	r2, [pc, #388]	; (8005eb4 <HAL_DMA_DeInit+0xf0c>)
 8005d30:	60d3      	str	r3, [r2, #12]
 8005d32:	e05b      	b.n	8005dec <HAL_DMA_DeInit+0xe44>
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	4a52      	ldr	r2, [pc, #328]	; (8005e84 <HAL_DMA_DeInit+0xedc>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d053      	beq.n	8005de6 <HAL_DMA_DeInit+0xe3e>
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	4a51      	ldr	r2, [pc, #324]	; (8005e88 <HAL_DMA_DeInit+0xee0>)
 8005d44:	4293      	cmp	r3, r2
 8005d46:	d04c      	beq.n	8005de2 <HAL_DMA_DeInit+0xe3a>
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	4a4f      	ldr	r2, [pc, #316]	; (8005e8c <HAL_DMA_DeInit+0xee4>)
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d045      	beq.n	8005dde <HAL_DMA_DeInit+0xe36>
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	4a4e      	ldr	r2, [pc, #312]	; (8005e90 <HAL_DMA_DeInit+0xee8>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d03e      	beq.n	8005dda <HAL_DMA_DeInit+0xe32>
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	4a4c      	ldr	r2, [pc, #304]	; (8005e94 <HAL_DMA_DeInit+0xeec>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d037      	beq.n	8005dd6 <HAL_DMA_DeInit+0xe2e>
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	4a4b      	ldr	r2, [pc, #300]	; (8005e98 <HAL_DMA_DeInit+0xef0>)
 8005d6c:	4293      	cmp	r3, r2
 8005d6e:	d030      	beq.n	8005dd2 <HAL_DMA_DeInit+0xe2a>
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	4a49      	ldr	r2, [pc, #292]	; (8005e9c <HAL_DMA_DeInit+0xef4>)
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d029      	beq.n	8005dce <HAL_DMA_DeInit+0xe26>
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	4a48      	ldr	r2, [pc, #288]	; (8005ea0 <HAL_DMA_DeInit+0xef8>)
 8005d80:	4293      	cmp	r3, r2
 8005d82:	d022      	beq.n	8005dca <HAL_DMA_DeInit+0xe22>
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	4a46      	ldr	r2, [pc, #280]	; (8005ea4 <HAL_DMA_DeInit+0xefc>)
 8005d8a:	4293      	cmp	r3, r2
 8005d8c:	d01a      	beq.n	8005dc4 <HAL_DMA_DeInit+0xe1c>
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	4a45      	ldr	r2, [pc, #276]	; (8005ea8 <HAL_DMA_DeInit+0xf00>)
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d012      	beq.n	8005dbe <HAL_DMA_DeInit+0xe16>
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	4a43      	ldr	r2, [pc, #268]	; (8005eac <HAL_DMA_DeInit+0xf04>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d00a      	beq.n	8005db8 <HAL_DMA_DeInit+0xe10>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	4a42      	ldr	r2, [pc, #264]	; (8005eb0 <HAL_DMA_DeInit+0xf08>)
 8005da8:	4293      	cmp	r3, r2
 8005daa:	d102      	bne.n	8005db2 <HAL_DMA_DeInit+0xe0a>
 8005dac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005db0:	e01a      	b.n	8005de8 <HAL_DMA_DeInit+0xe40>
 8005db2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005db6:	e017      	b.n	8005de8 <HAL_DMA_DeInit+0xe40>
 8005db8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005dbc:	e014      	b.n	8005de8 <HAL_DMA_DeInit+0xe40>
 8005dbe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005dc2:	e011      	b.n	8005de8 <HAL_DMA_DeInit+0xe40>
 8005dc4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005dc8:	e00e      	b.n	8005de8 <HAL_DMA_DeInit+0xe40>
 8005dca:	2340      	movs	r3, #64	; 0x40
 8005dcc:	e00c      	b.n	8005de8 <HAL_DMA_DeInit+0xe40>
 8005dce:	2340      	movs	r3, #64	; 0x40
 8005dd0:	e00a      	b.n	8005de8 <HAL_DMA_DeInit+0xe40>
 8005dd2:	2340      	movs	r3, #64	; 0x40
 8005dd4:	e008      	b.n	8005de8 <HAL_DMA_DeInit+0xe40>
 8005dd6:	2340      	movs	r3, #64	; 0x40
 8005dd8:	e006      	b.n	8005de8 <HAL_DMA_DeInit+0xe40>
 8005dda:	4b27      	ldr	r3, [pc, #156]	; (8005e78 <HAL_DMA_DeInit+0xed0>)
 8005ddc:	e004      	b.n	8005de8 <HAL_DMA_DeInit+0xe40>
 8005dde:	4b26      	ldr	r3, [pc, #152]	; (8005e78 <HAL_DMA_DeInit+0xed0>)
 8005de0:	e002      	b.n	8005de8 <HAL_DMA_DeInit+0xe40>
 8005de2:	4b25      	ldr	r3, [pc, #148]	; (8005e78 <HAL_DMA_DeInit+0xed0>)
 8005de4:	e000      	b.n	8005de8 <HAL_DMA_DeInit+0xe40>
 8005de6:	4b24      	ldr	r3, [pc, #144]	; (8005e78 <HAL_DMA_DeInit+0xed0>)
 8005de8:	4a32      	ldr	r2, [pc, #200]	; (8005eb4 <HAL_DMA_DeInit+0xf0c>)
 8005dea:	6093      	str	r3, [r2, #8]
	__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	461a      	mov	r2, r3
 8005df2:	4b31      	ldr	r3, [pc, #196]	; (8005eb8 <HAL_DMA_DeInit+0xf10>)
 8005df4:	429a      	cmp	r2, r3
 8005df6:	f240 8083 	bls.w	8005f00 <HAL_DMA_DeInit+0xf58>
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	4a21      	ldr	r2, [pc, #132]	; (8005e84 <HAL_DMA_DeInit+0xedc>)
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d079      	beq.n	8005ef8 <HAL_DMA_DeInit+0xf50>
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	4a1f      	ldr	r2, [pc, #124]	; (8005e88 <HAL_DMA_DeInit+0xee0>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d072      	beq.n	8005ef4 <HAL_DMA_DeInit+0xf4c>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	4a1e      	ldr	r2, [pc, #120]	; (8005e8c <HAL_DMA_DeInit+0xee4>)
 8005e14:	4293      	cmp	r3, r2
 8005e16:	d06b      	beq.n	8005ef0 <HAL_DMA_DeInit+0xf48>
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	4a1c      	ldr	r2, [pc, #112]	; (8005e90 <HAL_DMA_DeInit+0xee8>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d064      	beq.n	8005eec <HAL_DMA_DeInit+0xf44>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	4a1b      	ldr	r2, [pc, #108]	; (8005e94 <HAL_DMA_DeInit+0xeec>)
 8005e28:	4293      	cmp	r3, r2
 8005e2a:	d05c      	beq.n	8005ee6 <HAL_DMA_DeInit+0xf3e>
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	4a19      	ldr	r2, [pc, #100]	; (8005e98 <HAL_DMA_DeInit+0xef0>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d054      	beq.n	8005ee0 <HAL_DMA_DeInit+0xf38>
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	4a18      	ldr	r2, [pc, #96]	; (8005e9c <HAL_DMA_DeInit+0xef4>)
 8005e3c:	4293      	cmp	r3, r2
 8005e3e:	d04c      	beq.n	8005eda <HAL_DMA_DeInit+0xf32>
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	4a16      	ldr	r2, [pc, #88]	; (8005ea0 <HAL_DMA_DeInit+0xef8>)
 8005e46:	4293      	cmp	r3, r2
 8005e48:	d044      	beq.n	8005ed4 <HAL_DMA_DeInit+0xf2c>
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	4a15      	ldr	r2, [pc, #84]	; (8005ea4 <HAL_DMA_DeInit+0xefc>)
 8005e50:	4293      	cmp	r3, r2
 8005e52:	d03c      	beq.n	8005ece <HAL_DMA_DeInit+0xf26>
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	4a13      	ldr	r2, [pc, #76]	; (8005ea8 <HAL_DMA_DeInit+0xf00>)
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	d034      	beq.n	8005ec8 <HAL_DMA_DeInit+0xf20>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	4a12      	ldr	r2, [pc, #72]	; (8005eac <HAL_DMA_DeInit+0xf04>)
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d02c      	beq.n	8005ec2 <HAL_DMA_DeInit+0xf1a>
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	4a10      	ldr	r2, [pc, #64]	; (8005eb0 <HAL_DMA_DeInit+0xf08>)
 8005e6e:	4293      	cmp	r3, r2
 8005e70:	d124      	bne.n	8005ebc <HAL_DMA_DeInit+0xf14>
 8005e72:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005e76:	e040      	b.n	8005efa <HAL_DMA_DeInit+0xf52>
 8005e78:	00800001 	.word	0x00800001
 8005e7c:	40026400 	.word	0x40026400
 8005e80:	40026058 	.word	0x40026058
 8005e84:	40026010 	.word	0x40026010
 8005e88:	40026410 	.word	0x40026410
 8005e8c:	40026070 	.word	0x40026070
 8005e90:	40026470 	.word	0x40026470
 8005e94:	40026028 	.word	0x40026028
 8005e98:	40026428 	.word	0x40026428
 8005e9c:	40026088 	.word	0x40026088
 8005ea0:	40026488 	.word	0x40026488
 8005ea4:	40026040 	.word	0x40026040
 8005ea8:	40026440 	.word	0x40026440
 8005eac:	400260a0 	.word	0x400260a0
 8005eb0:	400264a0 	.word	0x400264a0
 8005eb4:	40026000 	.word	0x40026000
 8005eb8:	40026458 	.word	0x40026458
 8005ebc:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8005ec0:	e01b      	b.n	8005efa <HAL_DMA_DeInit+0xf52>
 8005ec2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005ec6:	e018      	b.n	8005efa <HAL_DMA_DeInit+0xf52>
 8005ec8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005ecc:	e015      	b.n	8005efa <HAL_DMA_DeInit+0xf52>
 8005ece:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005ed2:	e012      	b.n	8005efa <HAL_DMA_DeInit+0xf52>
 8005ed4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005ed8:	e00f      	b.n	8005efa <HAL_DMA_DeInit+0xf52>
 8005eda:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005ede:	e00c      	b.n	8005efa <HAL_DMA_DeInit+0xf52>
 8005ee0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005ee4:	e009      	b.n	8005efa <HAL_DMA_DeInit+0xf52>
 8005ee6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005eea:	e006      	b.n	8005efa <HAL_DMA_DeInit+0xf52>
 8005eec:	2310      	movs	r3, #16
 8005eee:	e004      	b.n	8005efa <HAL_DMA_DeInit+0xf52>
 8005ef0:	2310      	movs	r3, #16
 8005ef2:	e002      	b.n	8005efa <HAL_DMA_DeInit+0xf52>
 8005ef4:	2310      	movs	r3, #16
 8005ef6:	e000      	b.n	8005efa <HAL_DMA_DeInit+0xf52>
 8005ef8:	2310      	movs	r3, #16
 8005efa:	4a8c      	ldr	r2, [pc, #560]	; (800612c <HAL_DMA_DeInit+0x1184>)
 8005efc:	60d3      	str	r3, [r2, #12]
 8005efe:	e14d      	b.n	800619c <HAL_DMA_DeInit+0x11f4>
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	461a      	mov	r2, r3
 8005f06:	4b8a      	ldr	r3, [pc, #552]	; (8006130 <HAL_DMA_DeInit+0x1188>)
 8005f08:	429a      	cmp	r2, r3
 8005f0a:	d960      	bls.n	8005fce <HAL_DMA_DeInit+0x1026>
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	4a88      	ldr	r2, [pc, #544]	; (8006134 <HAL_DMA_DeInit+0x118c>)
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d057      	beq.n	8005fc6 <HAL_DMA_DeInit+0x101e>
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	4a87      	ldr	r2, [pc, #540]	; (8006138 <HAL_DMA_DeInit+0x1190>)
 8005f1c:	4293      	cmp	r3, r2
 8005f1e:	d050      	beq.n	8005fc2 <HAL_DMA_DeInit+0x101a>
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	4a85      	ldr	r2, [pc, #532]	; (800613c <HAL_DMA_DeInit+0x1194>)
 8005f26:	4293      	cmp	r3, r2
 8005f28:	d049      	beq.n	8005fbe <HAL_DMA_DeInit+0x1016>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	4a84      	ldr	r2, [pc, #528]	; (8006140 <HAL_DMA_DeInit+0x1198>)
 8005f30:	4293      	cmp	r3, r2
 8005f32:	d042      	beq.n	8005fba <HAL_DMA_DeInit+0x1012>
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	4a82      	ldr	r2, [pc, #520]	; (8006144 <HAL_DMA_DeInit+0x119c>)
 8005f3a:	4293      	cmp	r3, r2
 8005f3c:	d03a      	beq.n	8005fb4 <HAL_DMA_DeInit+0x100c>
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	4a81      	ldr	r2, [pc, #516]	; (8006148 <HAL_DMA_DeInit+0x11a0>)
 8005f44:	4293      	cmp	r3, r2
 8005f46:	d032      	beq.n	8005fae <HAL_DMA_DeInit+0x1006>
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	4a7f      	ldr	r2, [pc, #508]	; (800614c <HAL_DMA_DeInit+0x11a4>)
 8005f4e:	4293      	cmp	r3, r2
 8005f50:	d02a      	beq.n	8005fa8 <HAL_DMA_DeInit+0x1000>
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	4a7e      	ldr	r2, [pc, #504]	; (8006150 <HAL_DMA_DeInit+0x11a8>)
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d022      	beq.n	8005fa2 <HAL_DMA_DeInit+0xffa>
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	4a7c      	ldr	r2, [pc, #496]	; (8006154 <HAL_DMA_DeInit+0x11ac>)
 8005f62:	4293      	cmp	r3, r2
 8005f64:	d01a      	beq.n	8005f9c <HAL_DMA_DeInit+0xff4>
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	4a7b      	ldr	r2, [pc, #492]	; (8006158 <HAL_DMA_DeInit+0x11b0>)
 8005f6c:	4293      	cmp	r3, r2
 8005f6e:	d012      	beq.n	8005f96 <HAL_DMA_DeInit+0xfee>
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	4a79      	ldr	r2, [pc, #484]	; (800615c <HAL_DMA_DeInit+0x11b4>)
 8005f76:	4293      	cmp	r3, r2
 8005f78:	d00a      	beq.n	8005f90 <HAL_DMA_DeInit+0xfe8>
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	4a78      	ldr	r2, [pc, #480]	; (8006160 <HAL_DMA_DeInit+0x11b8>)
 8005f80:	4293      	cmp	r3, r2
 8005f82:	d102      	bne.n	8005f8a <HAL_DMA_DeInit+0xfe2>
 8005f84:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005f88:	e01e      	b.n	8005fc8 <HAL_DMA_DeInit+0x1020>
 8005f8a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8005f8e:	e01b      	b.n	8005fc8 <HAL_DMA_DeInit+0x1020>
 8005f90:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005f94:	e018      	b.n	8005fc8 <HAL_DMA_DeInit+0x1020>
 8005f96:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005f9a:	e015      	b.n	8005fc8 <HAL_DMA_DeInit+0x1020>
 8005f9c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005fa0:	e012      	b.n	8005fc8 <HAL_DMA_DeInit+0x1020>
 8005fa2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005fa6:	e00f      	b.n	8005fc8 <HAL_DMA_DeInit+0x1020>
 8005fa8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005fac:	e00c      	b.n	8005fc8 <HAL_DMA_DeInit+0x1020>
 8005fae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005fb2:	e009      	b.n	8005fc8 <HAL_DMA_DeInit+0x1020>
 8005fb4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005fb8:	e006      	b.n	8005fc8 <HAL_DMA_DeInit+0x1020>
 8005fba:	2310      	movs	r3, #16
 8005fbc:	e004      	b.n	8005fc8 <HAL_DMA_DeInit+0x1020>
 8005fbe:	2310      	movs	r3, #16
 8005fc0:	e002      	b.n	8005fc8 <HAL_DMA_DeInit+0x1020>
 8005fc2:	2310      	movs	r3, #16
 8005fc4:	e000      	b.n	8005fc8 <HAL_DMA_DeInit+0x1020>
 8005fc6:	2310      	movs	r3, #16
 8005fc8:	4a58      	ldr	r2, [pc, #352]	; (800612c <HAL_DMA_DeInit+0x1184>)
 8005fca:	6093      	str	r3, [r2, #8]
 8005fcc:	e0e6      	b.n	800619c <HAL_DMA_DeInit+0x11f4>
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	461a      	mov	r2, r3
 8005fd4:	4b63      	ldr	r3, [pc, #396]	; (8006164 <HAL_DMA_DeInit+0x11bc>)
 8005fd6:	429a      	cmp	r2, r3
 8005fd8:	d960      	bls.n	800609c <HAL_DMA_DeInit+0x10f4>
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	4a55      	ldr	r2, [pc, #340]	; (8006134 <HAL_DMA_DeInit+0x118c>)
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	d057      	beq.n	8006094 <HAL_DMA_DeInit+0x10ec>
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	4a53      	ldr	r2, [pc, #332]	; (8006138 <HAL_DMA_DeInit+0x1190>)
 8005fea:	4293      	cmp	r3, r2
 8005fec:	d050      	beq.n	8006090 <HAL_DMA_DeInit+0x10e8>
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	4a52      	ldr	r2, [pc, #328]	; (800613c <HAL_DMA_DeInit+0x1194>)
 8005ff4:	4293      	cmp	r3, r2
 8005ff6:	d049      	beq.n	800608c <HAL_DMA_DeInit+0x10e4>
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	4a50      	ldr	r2, [pc, #320]	; (8006140 <HAL_DMA_DeInit+0x1198>)
 8005ffe:	4293      	cmp	r3, r2
 8006000:	d042      	beq.n	8006088 <HAL_DMA_DeInit+0x10e0>
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	4a4f      	ldr	r2, [pc, #316]	; (8006144 <HAL_DMA_DeInit+0x119c>)
 8006008:	4293      	cmp	r3, r2
 800600a:	d03a      	beq.n	8006082 <HAL_DMA_DeInit+0x10da>
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	4a4d      	ldr	r2, [pc, #308]	; (8006148 <HAL_DMA_DeInit+0x11a0>)
 8006012:	4293      	cmp	r3, r2
 8006014:	d032      	beq.n	800607c <HAL_DMA_DeInit+0x10d4>
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	4a4c      	ldr	r2, [pc, #304]	; (800614c <HAL_DMA_DeInit+0x11a4>)
 800601c:	4293      	cmp	r3, r2
 800601e:	d02a      	beq.n	8006076 <HAL_DMA_DeInit+0x10ce>
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	4a4a      	ldr	r2, [pc, #296]	; (8006150 <HAL_DMA_DeInit+0x11a8>)
 8006026:	4293      	cmp	r3, r2
 8006028:	d022      	beq.n	8006070 <HAL_DMA_DeInit+0x10c8>
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	4a49      	ldr	r2, [pc, #292]	; (8006154 <HAL_DMA_DeInit+0x11ac>)
 8006030:	4293      	cmp	r3, r2
 8006032:	d01a      	beq.n	800606a <HAL_DMA_DeInit+0x10c2>
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	4a47      	ldr	r2, [pc, #284]	; (8006158 <HAL_DMA_DeInit+0x11b0>)
 800603a:	4293      	cmp	r3, r2
 800603c:	d012      	beq.n	8006064 <HAL_DMA_DeInit+0x10bc>
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	4a46      	ldr	r2, [pc, #280]	; (800615c <HAL_DMA_DeInit+0x11b4>)
 8006044:	4293      	cmp	r3, r2
 8006046:	d00a      	beq.n	800605e <HAL_DMA_DeInit+0x10b6>
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	4a44      	ldr	r2, [pc, #272]	; (8006160 <HAL_DMA_DeInit+0x11b8>)
 800604e:	4293      	cmp	r3, r2
 8006050:	d102      	bne.n	8006058 <HAL_DMA_DeInit+0x10b0>
 8006052:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006056:	e01e      	b.n	8006096 <HAL_DMA_DeInit+0x10ee>
 8006058:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800605c:	e01b      	b.n	8006096 <HAL_DMA_DeInit+0x10ee>
 800605e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006062:	e018      	b.n	8006096 <HAL_DMA_DeInit+0x10ee>
 8006064:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006068:	e015      	b.n	8006096 <HAL_DMA_DeInit+0x10ee>
 800606a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800606e:	e012      	b.n	8006096 <HAL_DMA_DeInit+0x10ee>
 8006070:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006074:	e00f      	b.n	8006096 <HAL_DMA_DeInit+0x10ee>
 8006076:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800607a:	e00c      	b.n	8006096 <HAL_DMA_DeInit+0x10ee>
 800607c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006080:	e009      	b.n	8006096 <HAL_DMA_DeInit+0x10ee>
 8006082:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006086:	e006      	b.n	8006096 <HAL_DMA_DeInit+0x10ee>
 8006088:	2310      	movs	r3, #16
 800608a:	e004      	b.n	8006096 <HAL_DMA_DeInit+0x10ee>
 800608c:	2310      	movs	r3, #16
 800608e:	e002      	b.n	8006096 <HAL_DMA_DeInit+0x10ee>
 8006090:	2310      	movs	r3, #16
 8006092:	e000      	b.n	8006096 <HAL_DMA_DeInit+0x10ee>
 8006094:	2310      	movs	r3, #16
 8006096:	4a34      	ldr	r2, [pc, #208]	; (8006168 <HAL_DMA_DeInit+0x11c0>)
 8006098:	60d3      	str	r3, [r2, #12]
 800609a:	e07f      	b.n	800619c <HAL_DMA_DeInit+0x11f4>
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	4a24      	ldr	r2, [pc, #144]	; (8006134 <HAL_DMA_DeInit+0x118c>)
 80060a2:	4293      	cmp	r3, r2
 80060a4:	d077      	beq.n	8006196 <HAL_DMA_DeInit+0x11ee>
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	4a23      	ldr	r2, [pc, #140]	; (8006138 <HAL_DMA_DeInit+0x1190>)
 80060ac:	4293      	cmp	r3, r2
 80060ae:	d070      	beq.n	8006192 <HAL_DMA_DeInit+0x11ea>
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	4a21      	ldr	r2, [pc, #132]	; (800613c <HAL_DMA_DeInit+0x1194>)
 80060b6:	4293      	cmp	r3, r2
 80060b8:	d069      	beq.n	800618e <HAL_DMA_DeInit+0x11e6>
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	4a20      	ldr	r2, [pc, #128]	; (8006140 <HAL_DMA_DeInit+0x1198>)
 80060c0:	4293      	cmp	r3, r2
 80060c2:	d062      	beq.n	800618a <HAL_DMA_DeInit+0x11e2>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	4a1e      	ldr	r2, [pc, #120]	; (8006144 <HAL_DMA_DeInit+0x119c>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d05a      	beq.n	8006184 <HAL_DMA_DeInit+0x11dc>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	4a1d      	ldr	r2, [pc, #116]	; (8006148 <HAL_DMA_DeInit+0x11a0>)
 80060d4:	4293      	cmp	r3, r2
 80060d6:	d052      	beq.n	800617e <HAL_DMA_DeInit+0x11d6>
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	4a1b      	ldr	r2, [pc, #108]	; (800614c <HAL_DMA_DeInit+0x11a4>)
 80060de:	4293      	cmp	r3, r2
 80060e0:	d04a      	beq.n	8006178 <HAL_DMA_DeInit+0x11d0>
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	4a1a      	ldr	r2, [pc, #104]	; (8006150 <HAL_DMA_DeInit+0x11a8>)
 80060e8:	4293      	cmp	r3, r2
 80060ea:	d042      	beq.n	8006172 <HAL_DMA_DeInit+0x11ca>
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	4a18      	ldr	r2, [pc, #96]	; (8006154 <HAL_DMA_DeInit+0x11ac>)
 80060f2:	4293      	cmp	r3, r2
 80060f4:	d03a      	beq.n	800616c <HAL_DMA_DeInit+0x11c4>
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	4a17      	ldr	r2, [pc, #92]	; (8006158 <HAL_DMA_DeInit+0x11b0>)
 80060fc:	4293      	cmp	r3, r2
 80060fe:	d012      	beq.n	8006126 <HAL_DMA_DeInit+0x117e>
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	4a15      	ldr	r2, [pc, #84]	; (800615c <HAL_DMA_DeInit+0x11b4>)
 8006106:	4293      	cmp	r3, r2
 8006108:	d00a      	beq.n	8006120 <HAL_DMA_DeInit+0x1178>
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	4a14      	ldr	r2, [pc, #80]	; (8006160 <HAL_DMA_DeInit+0x11b8>)
 8006110:	4293      	cmp	r3, r2
 8006112:	d102      	bne.n	800611a <HAL_DMA_DeInit+0x1172>
 8006114:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006118:	e03e      	b.n	8006198 <HAL_DMA_DeInit+0x11f0>
 800611a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800611e:	e03b      	b.n	8006198 <HAL_DMA_DeInit+0x11f0>
 8006120:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006124:	e038      	b.n	8006198 <HAL_DMA_DeInit+0x11f0>
 8006126:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800612a:	e035      	b.n	8006198 <HAL_DMA_DeInit+0x11f0>
 800612c:	40026400 	.word	0x40026400
 8006130:	400260b8 	.word	0x400260b8
 8006134:	40026010 	.word	0x40026010
 8006138:	40026410 	.word	0x40026410
 800613c:	40026070 	.word	0x40026070
 8006140:	40026470 	.word	0x40026470
 8006144:	40026028 	.word	0x40026028
 8006148:	40026428 	.word	0x40026428
 800614c:	40026088 	.word	0x40026088
 8006150:	40026488 	.word	0x40026488
 8006154:	40026040 	.word	0x40026040
 8006158:	40026440 	.word	0x40026440
 800615c:	400260a0 	.word	0x400260a0
 8006160:	400264a0 	.word	0x400264a0
 8006164:	40026058 	.word	0x40026058
 8006168:	40026000 	.word	0x40026000
 800616c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006170:	e012      	b.n	8006198 <HAL_DMA_DeInit+0x11f0>
 8006172:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006176:	e00f      	b.n	8006198 <HAL_DMA_DeInit+0x11f0>
 8006178:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800617c:	e00c      	b.n	8006198 <HAL_DMA_DeInit+0x11f0>
 800617e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006182:	e009      	b.n	8006198 <HAL_DMA_DeInit+0x11f0>
 8006184:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006188:	e006      	b.n	8006198 <HAL_DMA_DeInit+0x11f0>
 800618a:	2310      	movs	r3, #16
 800618c:	e004      	b.n	8006198 <HAL_DMA_DeInit+0x11f0>
 800618e:	2310      	movs	r3, #16
 8006190:	e002      	b.n	8006198 <HAL_DMA_DeInit+0x11f0>
 8006192:	2310      	movs	r3, #16
 8006194:	e000      	b.n	8006198 <HAL_DMA_DeInit+0x11f0>
 8006196:	2310      	movs	r3, #16
 8006198:	4a09      	ldr	r2, [pc, #36]	; (80061c0 <HAL_DMA_DeInit+0x1218>)
 800619a:	6093      	str	r3, [r2, #8]

	/* Initialize the error code */
	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2200      	movs	r2, #0
 80061a0:	64da      	str	r2, [r3, #76]	; 0x4c

	/* Initialize the DMA state */
	hdma->State = HAL_DMA_STATE_RESET;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2200      	movs	r2, #0
 80061a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	/* Release Lock */
	__HAL_UNLOCK(hdma);
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	2200      	movs	r2, #0
 80061ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

	return HAL_OK;
 80061b2:	2300      	movs	r3, #0
}
 80061b4:	4618      	mov	r0, r3
 80061b6:	370c      	adds	r7, #12
 80061b8:	46bd      	mov	sp, r7
 80061ba:	bc80      	pop	{r7}
 80061bc:	4770      	bx	lr
 80061be:	bf00      	nop
 80061c0:	40026000 	.word	0x40026000

080061c4 <HAL_DMA_Start_IT>:
 * @param  DstAddress: The destination memory Buffer address
 * @param  DataLength: The length of data to be transferred from source to destination
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress,
		uint32_t DstAddress, uint32_t DataLength) {
 80061c4:	b580      	push	{r7, lr}
 80061c6:	b084      	sub	sp, #16
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	60f8      	str	r0, [r7, #12]
 80061cc:	60b9      	str	r1, [r7, #8]
 80061ce:	607a      	str	r2, [r7, #4]
 80061d0:	603b      	str	r3, [r7, #0]
	/* Process locked */
	__HAL_LOCK(hdma);
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80061d8:	2b01      	cmp	r3, #1
 80061da:	d101      	bne.n	80061e0 <HAL_DMA_Start_IT+0x1c>
 80061dc:	2302      	movs	r3, #2
 80061de:	e046      	b.n	800626e <HAL_DMA_Start_IT+0xaa>
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	2201      	movs	r2, #1
 80061e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

	/* Change DMA peripheral state */
	hdma->State = HAL_DMA_STATE_BUSY;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	2202      	movs	r2, #2
 80061ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	/* Check the parameters */
	assert_param(IS_DMA_BUFFER_SIZE(DataLength));

	/* Disable the peripheral */
	__HAL_DMA_DISABLE(hdma);
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	681a      	ldr	r2, [r3, #0]
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f022 0201 	bic.w	r2, r2, #1
 80061fe:	601a      	str	r2, [r3, #0]

	/* Configure the source, destination address and the data length */
	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006200:	683b      	ldr	r3, [r7, #0]
 8006202:	687a      	ldr	r2, [r7, #4]
 8006204:	68b9      	ldr	r1, [r7, #8]
 8006206:	68f8      	ldr	r0, [r7, #12]
 8006208:	f002 ff94 	bl	8009134 <DMA_SetConfig>

	/* Enable the transfer complete interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_TC);
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	681a      	ldr	r2, [r3, #0]
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f042 0210 	orr.w	r2, r2, #16
 800621a:	601a      	str	r2, [r3, #0]

	/* Enable the Half transfer complete interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	681a      	ldr	r2, [r3, #0]
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f042 0208 	orr.w	r2, r2, #8
 800622a:	601a      	str	r2, [r3, #0]

	/* Enable the transfer Error interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_TE);
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	681a      	ldr	r2, [r3, #0]
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	f042 0204 	orr.w	r2, r2, #4
 800623a:	601a      	str	r2, [r3, #0]

	/* Enable the FIFO Error interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_FE);
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	695a      	ldr	r2, [r3, #20]
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800624a:	615a      	str	r2, [r3, #20]

	/* Enable the direct mode Error interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_DME);
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	681a      	ldr	r2, [r3, #0]
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	f042 0202 	orr.w	r2, r2, #2
 800625a:	601a      	str	r2, [r3, #0]

	/* Enable the Peripheral */
	__HAL_DMA_ENABLE(hdma);
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	681a      	ldr	r2, [r3, #0]
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f042 0201 	orr.w	r2, r2, #1
 800626a:	601a      	str	r2, [r3, #0]

	return HAL_OK;
 800626c:	2300      	movs	r3, #0
}
 800626e:	4618      	mov	r0, r3
 8006270:	3710      	adds	r7, #16
 8006272:	46bd      	mov	sp, r7
 8006274:	bd80      	pop	{r7, pc}

08006276 <HAL_DMA_Abort>:
 *        while a data transfer is ongoing, the current data will be transferred
 *        and the Stream will be effectively disabled only after the transfer of
 *        this single data is finished.  
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma) {
 8006276:	b580      	push	{r7, lr}
 8006278:	b084      	sub	sp, #16
 800627a:	af00      	add	r7, sp, #0
 800627c:	6078      	str	r0, [r7, #4]
	uint32_t tickstart = 0;
 800627e:	2300      	movs	r3, #0
 8006280:	60fb      	str	r3, [r7, #12]

	/* Disable the stream */
	__HAL_DMA_DISABLE(hdma);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	681a      	ldr	r2, [r3, #0]
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f022 0201 	bic.w	r2, r2, #1
 8006290:	601a      	str	r2, [r3, #0]

	/* Get tick */
	tickstart = HAL_GetTick();
 8006292:	f7fe faa3 	bl	80047dc <HAL_GetTick>
 8006296:	60f8      	str	r0, [r7, #12]

	/* Check if the DMA Stream is effectively disabled */
	while ((hdma->Instance->CR & DMA_SxCR_EN) != 0) {
 8006298:	e017      	b.n	80062ca <HAL_DMA_Abort+0x54>
		/* Check for the Timeout */
		if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT) {
 800629a:	f7fe fa9f 	bl	80047dc <HAL_GetTick>
 800629e:	4602      	mov	r2, r0
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	1ad3      	subs	r3, r2, r3
 80062a4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80062a8:	d90f      	bls.n	80062ca <HAL_DMA_Abort+0x54>
			/* Update error code */
			hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80062ae:	f043 0220 	orr.w	r2, r3, #32
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	64da      	str	r2, [r3, #76]	; 0x4c

			/* Process Unlocked */
			__HAL_UNLOCK(hdma);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2200      	movs	r2, #0
 80062ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

			/* Change the DMA state */
			hdma->State = HAL_DMA_STATE_TIMEOUT;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	2203      	movs	r2, #3
 80062c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

			return HAL_TIMEOUT;
 80062c6:	2303      	movs	r3, #3
 80062c8:	e00f      	b.n	80062ea <HAL_DMA_Abort+0x74>
	while ((hdma->Instance->CR & DMA_SxCR_EN) != 0) {
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	f003 0301 	and.w	r3, r3, #1
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d1e0      	bne.n	800629a <HAL_DMA_Abort+0x24>
		}
	}
	/* Process Unlocked */
	__HAL_UNLOCK(hdma);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2200      	movs	r2, #0
 80062dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

	/* Change the DMA state*/
	hdma->State = HAL_DMA_STATE_READY;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2201      	movs	r2, #1
 80062e4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	return HAL_OK;
 80062e8:	2300      	movs	r3, #0
}
 80062ea:	4618      	mov	r0, r3
 80062ec:	3710      	adds	r7, #16
 80062ee:	46bd      	mov	sp, r7
 80062f0:	bd80      	pop	{r7, pc}
	...

080062f4 <HAL_DMA_IRQHandler>:
 * @brief  Handles DMA interrupt request.
 * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
 *               the configuration information for the specified DMA Stream.  
 * @retval None
 */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma) {
 80062f4:	b580      	push	{r7, lr}
 80062f6:	b082      	sub	sp, #8
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
	/* Transfer Error Interrupt management ***************************************/
	if (__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET) {
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	461a      	mov	r2, r3
 8006302:	4b6c      	ldr	r3, [pc, #432]	; (80064b4 <HAL_DMA_IRQHandler+0x1c0>)
 8006304:	429a      	cmp	r2, r3
 8006306:	d966      	bls.n	80063d6 <HAL_DMA_IRQHandler+0xe2>
 8006308:	4b6b      	ldr	r3, [pc, #428]	; (80064b8 <HAL_DMA_IRQHandler+0x1c4>)
 800630a:	685a      	ldr	r2, [r3, #4]
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	496a      	ldr	r1, [pc, #424]	; (80064bc <HAL_DMA_IRQHandler+0x1c8>)
 8006312:	428b      	cmp	r3, r1
 8006314:	d057      	beq.n	80063c6 <HAL_DMA_IRQHandler+0xd2>
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	4969      	ldr	r1, [pc, #420]	; (80064c0 <HAL_DMA_IRQHandler+0x1cc>)
 800631c:	428b      	cmp	r3, r1
 800631e:	d050      	beq.n	80063c2 <HAL_DMA_IRQHandler+0xce>
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	4967      	ldr	r1, [pc, #412]	; (80064c4 <HAL_DMA_IRQHandler+0x1d0>)
 8006326:	428b      	cmp	r3, r1
 8006328:	d049      	beq.n	80063be <HAL_DMA_IRQHandler+0xca>
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	4966      	ldr	r1, [pc, #408]	; (80064c8 <HAL_DMA_IRQHandler+0x1d4>)
 8006330:	428b      	cmp	r3, r1
 8006332:	d042      	beq.n	80063ba <HAL_DMA_IRQHandler+0xc6>
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	4964      	ldr	r1, [pc, #400]	; (80064cc <HAL_DMA_IRQHandler+0x1d8>)
 800633a:	428b      	cmp	r3, r1
 800633c:	d03a      	beq.n	80063b4 <HAL_DMA_IRQHandler+0xc0>
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	4963      	ldr	r1, [pc, #396]	; (80064d0 <HAL_DMA_IRQHandler+0x1dc>)
 8006344:	428b      	cmp	r3, r1
 8006346:	d032      	beq.n	80063ae <HAL_DMA_IRQHandler+0xba>
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	4961      	ldr	r1, [pc, #388]	; (80064d4 <HAL_DMA_IRQHandler+0x1e0>)
 800634e:	428b      	cmp	r3, r1
 8006350:	d02a      	beq.n	80063a8 <HAL_DMA_IRQHandler+0xb4>
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	4960      	ldr	r1, [pc, #384]	; (80064d8 <HAL_DMA_IRQHandler+0x1e4>)
 8006358:	428b      	cmp	r3, r1
 800635a:	d022      	beq.n	80063a2 <HAL_DMA_IRQHandler+0xae>
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	495e      	ldr	r1, [pc, #376]	; (80064dc <HAL_DMA_IRQHandler+0x1e8>)
 8006362:	428b      	cmp	r3, r1
 8006364:	d01a      	beq.n	800639c <HAL_DMA_IRQHandler+0xa8>
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	495d      	ldr	r1, [pc, #372]	; (80064e0 <HAL_DMA_IRQHandler+0x1ec>)
 800636c:	428b      	cmp	r3, r1
 800636e:	d012      	beq.n	8006396 <HAL_DMA_IRQHandler+0xa2>
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	495b      	ldr	r1, [pc, #364]	; (80064e4 <HAL_DMA_IRQHandler+0x1f0>)
 8006376:	428b      	cmp	r3, r1
 8006378:	d00a      	beq.n	8006390 <HAL_DMA_IRQHandler+0x9c>
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	495a      	ldr	r1, [pc, #360]	; (80064e8 <HAL_DMA_IRQHandler+0x1f4>)
 8006380:	428b      	cmp	r3, r1
 8006382:	d102      	bne.n	800638a <HAL_DMA_IRQHandler+0x96>
 8006384:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006388:	e01e      	b.n	80063c8 <HAL_DMA_IRQHandler+0xd4>
 800638a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800638e:	e01b      	b.n	80063c8 <HAL_DMA_IRQHandler+0xd4>
 8006390:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006394:	e018      	b.n	80063c8 <HAL_DMA_IRQHandler+0xd4>
 8006396:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800639a:	e015      	b.n	80063c8 <HAL_DMA_IRQHandler+0xd4>
 800639c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80063a0:	e012      	b.n	80063c8 <HAL_DMA_IRQHandler+0xd4>
 80063a2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80063a6:	e00f      	b.n	80063c8 <HAL_DMA_IRQHandler+0xd4>
 80063a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80063ac:	e00c      	b.n	80063c8 <HAL_DMA_IRQHandler+0xd4>
 80063ae:	f44f 7300 	mov.w	r3, #512	; 0x200
 80063b2:	e009      	b.n	80063c8 <HAL_DMA_IRQHandler+0xd4>
 80063b4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80063b8:	e006      	b.n	80063c8 <HAL_DMA_IRQHandler+0xd4>
 80063ba:	2308      	movs	r3, #8
 80063bc:	e004      	b.n	80063c8 <HAL_DMA_IRQHandler+0xd4>
 80063be:	2308      	movs	r3, #8
 80063c0:	e002      	b.n	80063c8 <HAL_DMA_IRQHandler+0xd4>
 80063c2:	2308      	movs	r3, #8
 80063c4:	e000      	b.n	80063c8 <HAL_DMA_IRQHandler+0xd4>
 80063c6:	2308      	movs	r3, #8
 80063c8:	4013      	ands	r3, r2
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	bf14      	ite	ne
 80063ce:	2301      	movne	r3, #1
 80063d0:	2300      	moveq	r3, #0
 80063d2:	b2db      	uxtb	r3, r3
 80063d4:	e17b      	b.n	80066ce <HAL_DMA_IRQHandler+0x3da>
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	461a      	mov	r2, r3
 80063dc:	4b43      	ldr	r3, [pc, #268]	; (80064ec <HAL_DMA_IRQHandler+0x1f8>)
 80063de:	429a      	cmp	r2, r3
 80063e0:	f240 8086 	bls.w	80064f0 <HAL_DMA_IRQHandler+0x1fc>
 80063e4:	4b34      	ldr	r3, [pc, #208]	; (80064b8 <HAL_DMA_IRQHandler+0x1c4>)
 80063e6:	681a      	ldr	r2, [r3, #0]
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	4933      	ldr	r1, [pc, #204]	; (80064bc <HAL_DMA_IRQHandler+0x1c8>)
 80063ee:	428b      	cmp	r3, r1
 80063f0:	d057      	beq.n	80064a2 <HAL_DMA_IRQHandler+0x1ae>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	4932      	ldr	r1, [pc, #200]	; (80064c0 <HAL_DMA_IRQHandler+0x1cc>)
 80063f8:	428b      	cmp	r3, r1
 80063fa:	d050      	beq.n	800649e <HAL_DMA_IRQHandler+0x1aa>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	4930      	ldr	r1, [pc, #192]	; (80064c4 <HAL_DMA_IRQHandler+0x1d0>)
 8006402:	428b      	cmp	r3, r1
 8006404:	d049      	beq.n	800649a <HAL_DMA_IRQHandler+0x1a6>
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	492f      	ldr	r1, [pc, #188]	; (80064c8 <HAL_DMA_IRQHandler+0x1d4>)
 800640c:	428b      	cmp	r3, r1
 800640e:	d042      	beq.n	8006496 <HAL_DMA_IRQHandler+0x1a2>
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	492d      	ldr	r1, [pc, #180]	; (80064cc <HAL_DMA_IRQHandler+0x1d8>)
 8006416:	428b      	cmp	r3, r1
 8006418:	d03a      	beq.n	8006490 <HAL_DMA_IRQHandler+0x19c>
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	492c      	ldr	r1, [pc, #176]	; (80064d0 <HAL_DMA_IRQHandler+0x1dc>)
 8006420:	428b      	cmp	r3, r1
 8006422:	d032      	beq.n	800648a <HAL_DMA_IRQHandler+0x196>
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	492a      	ldr	r1, [pc, #168]	; (80064d4 <HAL_DMA_IRQHandler+0x1e0>)
 800642a:	428b      	cmp	r3, r1
 800642c:	d02a      	beq.n	8006484 <HAL_DMA_IRQHandler+0x190>
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	4929      	ldr	r1, [pc, #164]	; (80064d8 <HAL_DMA_IRQHandler+0x1e4>)
 8006434:	428b      	cmp	r3, r1
 8006436:	d022      	beq.n	800647e <HAL_DMA_IRQHandler+0x18a>
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	4927      	ldr	r1, [pc, #156]	; (80064dc <HAL_DMA_IRQHandler+0x1e8>)
 800643e:	428b      	cmp	r3, r1
 8006440:	d01a      	beq.n	8006478 <HAL_DMA_IRQHandler+0x184>
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	4926      	ldr	r1, [pc, #152]	; (80064e0 <HAL_DMA_IRQHandler+0x1ec>)
 8006448:	428b      	cmp	r3, r1
 800644a:	d012      	beq.n	8006472 <HAL_DMA_IRQHandler+0x17e>
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	4924      	ldr	r1, [pc, #144]	; (80064e4 <HAL_DMA_IRQHandler+0x1f0>)
 8006452:	428b      	cmp	r3, r1
 8006454:	d00a      	beq.n	800646c <HAL_DMA_IRQHandler+0x178>
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	4923      	ldr	r1, [pc, #140]	; (80064e8 <HAL_DMA_IRQHandler+0x1f4>)
 800645c:	428b      	cmp	r3, r1
 800645e:	d102      	bne.n	8006466 <HAL_DMA_IRQHandler+0x172>
 8006460:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006464:	e01e      	b.n	80064a4 <HAL_DMA_IRQHandler+0x1b0>
 8006466:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800646a:	e01b      	b.n	80064a4 <HAL_DMA_IRQHandler+0x1b0>
 800646c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006470:	e018      	b.n	80064a4 <HAL_DMA_IRQHandler+0x1b0>
 8006472:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006476:	e015      	b.n	80064a4 <HAL_DMA_IRQHandler+0x1b0>
 8006478:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800647c:	e012      	b.n	80064a4 <HAL_DMA_IRQHandler+0x1b0>
 800647e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006482:	e00f      	b.n	80064a4 <HAL_DMA_IRQHandler+0x1b0>
 8006484:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006488:	e00c      	b.n	80064a4 <HAL_DMA_IRQHandler+0x1b0>
 800648a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800648e:	e009      	b.n	80064a4 <HAL_DMA_IRQHandler+0x1b0>
 8006490:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006494:	e006      	b.n	80064a4 <HAL_DMA_IRQHandler+0x1b0>
 8006496:	2308      	movs	r3, #8
 8006498:	e004      	b.n	80064a4 <HAL_DMA_IRQHandler+0x1b0>
 800649a:	2308      	movs	r3, #8
 800649c:	e002      	b.n	80064a4 <HAL_DMA_IRQHandler+0x1b0>
 800649e:	2308      	movs	r3, #8
 80064a0:	e000      	b.n	80064a4 <HAL_DMA_IRQHandler+0x1b0>
 80064a2:	2308      	movs	r3, #8
 80064a4:	4013      	ands	r3, r2
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	bf14      	ite	ne
 80064aa:	2301      	movne	r3, #1
 80064ac:	2300      	moveq	r3, #0
 80064ae:	b2db      	uxtb	r3, r3
 80064b0:	e10d      	b.n	80066ce <HAL_DMA_IRQHandler+0x3da>
 80064b2:	bf00      	nop
 80064b4:	40026458 	.word	0x40026458
 80064b8:	40026400 	.word	0x40026400
 80064bc:	40026010 	.word	0x40026010
 80064c0:	40026410 	.word	0x40026410
 80064c4:	40026070 	.word	0x40026070
 80064c8:	40026470 	.word	0x40026470
 80064cc:	40026028 	.word	0x40026028
 80064d0:	40026428 	.word	0x40026428
 80064d4:	40026088 	.word	0x40026088
 80064d8:	40026488 	.word	0x40026488
 80064dc:	40026040 	.word	0x40026040
 80064e0:	40026440 	.word	0x40026440
 80064e4:	400260a0 	.word	0x400260a0
 80064e8:	400264a0 	.word	0x400264a0
 80064ec:	400260b8 	.word	0x400260b8
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	461a      	mov	r2, r3
 80064f6:	4b64      	ldr	r3, [pc, #400]	; (8006688 <HAL_DMA_IRQHandler+0x394>)
 80064f8:	429a      	cmp	r2, r3
 80064fa:	d966      	bls.n	80065ca <HAL_DMA_IRQHandler+0x2d6>
 80064fc:	4b63      	ldr	r3, [pc, #396]	; (800668c <HAL_DMA_IRQHandler+0x398>)
 80064fe:	685a      	ldr	r2, [r3, #4]
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	4962      	ldr	r1, [pc, #392]	; (8006690 <HAL_DMA_IRQHandler+0x39c>)
 8006506:	428b      	cmp	r3, r1
 8006508:	d057      	beq.n	80065ba <HAL_DMA_IRQHandler+0x2c6>
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	4961      	ldr	r1, [pc, #388]	; (8006694 <HAL_DMA_IRQHandler+0x3a0>)
 8006510:	428b      	cmp	r3, r1
 8006512:	d050      	beq.n	80065b6 <HAL_DMA_IRQHandler+0x2c2>
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	495f      	ldr	r1, [pc, #380]	; (8006698 <HAL_DMA_IRQHandler+0x3a4>)
 800651a:	428b      	cmp	r3, r1
 800651c:	d049      	beq.n	80065b2 <HAL_DMA_IRQHandler+0x2be>
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	495e      	ldr	r1, [pc, #376]	; (800669c <HAL_DMA_IRQHandler+0x3a8>)
 8006524:	428b      	cmp	r3, r1
 8006526:	d042      	beq.n	80065ae <HAL_DMA_IRQHandler+0x2ba>
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	495c      	ldr	r1, [pc, #368]	; (80066a0 <HAL_DMA_IRQHandler+0x3ac>)
 800652e:	428b      	cmp	r3, r1
 8006530:	d03a      	beq.n	80065a8 <HAL_DMA_IRQHandler+0x2b4>
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	495b      	ldr	r1, [pc, #364]	; (80066a4 <HAL_DMA_IRQHandler+0x3b0>)
 8006538:	428b      	cmp	r3, r1
 800653a:	d032      	beq.n	80065a2 <HAL_DMA_IRQHandler+0x2ae>
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	4959      	ldr	r1, [pc, #356]	; (80066a8 <HAL_DMA_IRQHandler+0x3b4>)
 8006542:	428b      	cmp	r3, r1
 8006544:	d02a      	beq.n	800659c <HAL_DMA_IRQHandler+0x2a8>
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	4958      	ldr	r1, [pc, #352]	; (80066ac <HAL_DMA_IRQHandler+0x3b8>)
 800654c:	428b      	cmp	r3, r1
 800654e:	d022      	beq.n	8006596 <HAL_DMA_IRQHandler+0x2a2>
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	4956      	ldr	r1, [pc, #344]	; (80066b0 <HAL_DMA_IRQHandler+0x3bc>)
 8006556:	428b      	cmp	r3, r1
 8006558:	d01a      	beq.n	8006590 <HAL_DMA_IRQHandler+0x29c>
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	4955      	ldr	r1, [pc, #340]	; (80066b4 <HAL_DMA_IRQHandler+0x3c0>)
 8006560:	428b      	cmp	r3, r1
 8006562:	d012      	beq.n	800658a <HAL_DMA_IRQHandler+0x296>
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	4953      	ldr	r1, [pc, #332]	; (80066b8 <HAL_DMA_IRQHandler+0x3c4>)
 800656a:	428b      	cmp	r3, r1
 800656c:	d00a      	beq.n	8006584 <HAL_DMA_IRQHandler+0x290>
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	4952      	ldr	r1, [pc, #328]	; (80066bc <HAL_DMA_IRQHandler+0x3c8>)
 8006574:	428b      	cmp	r3, r1
 8006576:	d102      	bne.n	800657e <HAL_DMA_IRQHandler+0x28a>
 8006578:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800657c:	e01e      	b.n	80065bc <HAL_DMA_IRQHandler+0x2c8>
 800657e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006582:	e01b      	b.n	80065bc <HAL_DMA_IRQHandler+0x2c8>
 8006584:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006588:	e018      	b.n	80065bc <HAL_DMA_IRQHandler+0x2c8>
 800658a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800658e:	e015      	b.n	80065bc <HAL_DMA_IRQHandler+0x2c8>
 8006590:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006594:	e012      	b.n	80065bc <HAL_DMA_IRQHandler+0x2c8>
 8006596:	f44f 7300 	mov.w	r3, #512	; 0x200
 800659a:	e00f      	b.n	80065bc <HAL_DMA_IRQHandler+0x2c8>
 800659c:	f44f 7300 	mov.w	r3, #512	; 0x200
 80065a0:	e00c      	b.n	80065bc <HAL_DMA_IRQHandler+0x2c8>
 80065a2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80065a6:	e009      	b.n	80065bc <HAL_DMA_IRQHandler+0x2c8>
 80065a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80065ac:	e006      	b.n	80065bc <HAL_DMA_IRQHandler+0x2c8>
 80065ae:	2308      	movs	r3, #8
 80065b0:	e004      	b.n	80065bc <HAL_DMA_IRQHandler+0x2c8>
 80065b2:	2308      	movs	r3, #8
 80065b4:	e002      	b.n	80065bc <HAL_DMA_IRQHandler+0x2c8>
 80065b6:	2308      	movs	r3, #8
 80065b8:	e000      	b.n	80065bc <HAL_DMA_IRQHandler+0x2c8>
 80065ba:	2308      	movs	r3, #8
 80065bc:	4013      	ands	r3, r2
 80065be:	2b00      	cmp	r3, #0
 80065c0:	bf14      	ite	ne
 80065c2:	2301      	movne	r3, #1
 80065c4:	2300      	moveq	r3, #0
 80065c6:	b2db      	uxtb	r3, r3
 80065c8:	e081      	b.n	80066ce <HAL_DMA_IRQHandler+0x3da>
 80065ca:	4b30      	ldr	r3, [pc, #192]	; (800668c <HAL_DMA_IRQHandler+0x398>)
 80065cc:	681a      	ldr	r2, [r3, #0]
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	492f      	ldr	r1, [pc, #188]	; (8006690 <HAL_DMA_IRQHandler+0x39c>)
 80065d4:	428b      	cmp	r3, r1
 80065d6:	d073      	beq.n	80066c0 <HAL_DMA_IRQHandler+0x3cc>
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	492d      	ldr	r1, [pc, #180]	; (8006694 <HAL_DMA_IRQHandler+0x3a0>)
 80065de:	428b      	cmp	r3, r1
 80065e0:	d050      	beq.n	8006684 <HAL_DMA_IRQHandler+0x390>
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	492c      	ldr	r1, [pc, #176]	; (8006698 <HAL_DMA_IRQHandler+0x3a4>)
 80065e8:	428b      	cmp	r3, r1
 80065ea:	d049      	beq.n	8006680 <HAL_DMA_IRQHandler+0x38c>
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	492a      	ldr	r1, [pc, #168]	; (800669c <HAL_DMA_IRQHandler+0x3a8>)
 80065f2:	428b      	cmp	r3, r1
 80065f4:	d042      	beq.n	800667c <HAL_DMA_IRQHandler+0x388>
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	4929      	ldr	r1, [pc, #164]	; (80066a0 <HAL_DMA_IRQHandler+0x3ac>)
 80065fc:	428b      	cmp	r3, r1
 80065fe:	d03a      	beq.n	8006676 <HAL_DMA_IRQHandler+0x382>
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	4927      	ldr	r1, [pc, #156]	; (80066a4 <HAL_DMA_IRQHandler+0x3b0>)
 8006606:	428b      	cmp	r3, r1
 8006608:	d032      	beq.n	8006670 <HAL_DMA_IRQHandler+0x37c>
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	4926      	ldr	r1, [pc, #152]	; (80066a8 <HAL_DMA_IRQHandler+0x3b4>)
 8006610:	428b      	cmp	r3, r1
 8006612:	d02a      	beq.n	800666a <HAL_DMA_IRQHandler+0x376>
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	4924      	ldr	r1, [pc, #144]	; (80066ac <HAL_DMA_IRQHandler+0x3b8>)
 800661a:	428b      	cmp	r3, r1
 800661c:	d022      	beq.n	8006664 <HAL_DMA_IRQHandler+0x370>
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	4923      	ldr	r1, [pc, #140]	; (80066b0 <HAL_DMA_IRQHandler+0x3bc>)
 8006624:	428b      	cmp	r3, r1
 8006626:	d01a      	beq.n	800665e <HAL_DMA_IRQHandler+0x36a>
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	4921      	ldr	r1, [pc, #132]	; (80066b4 <HAL_DMA_IRQHandler+0x3c0>)
 800662e:	428b      	cmp	r3, r1
 8006630:	d012      	beq.n	8006658 <HAL_DMA_IRQHandler+0x364>
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	4920      	ldr	r1, [pc, #128]	; (80066b8 <HAL_DMA_IRQHandler+0x3c4>)
 8006638:	428b      	cmp	r3, r1
 800663a:	d00a      	beq.n	8006652 <HAL_DMA_IRQHandler+0x35e>
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	491e      	ldr	r1, [pc, #120]	; (80066bc <HAL_DMA_IRQHandler+0x3c8>)
 8006642:	428b      	cmp	r3, r1
 8006644:	d102      	bne.n	800664c <HAL_DMA_IRQHandler+0x358>
 8006646:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800664a:	e03a      	b.n	80066c2 <HAL_DMA_IRQHandler+0x3ce>
 800664c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006650:	e037      	b.n	80066c2 <HAL_DMA_IRQHandler+0x3ce>
 8006652:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006656:	e034      	b.n	80066c2 <HAL_DMA_IRQHandler+0x3ce>
 8006658:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800665c:	e031      	b.n	80066c2 <HAL_DMA_IRQHandler+0x3ce>
 800665e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006662:	e02e      	b.n	80066c2 <HAL_DMA_IRQHandler+0x3ce>
 8006664:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006668:	e02b      	b.n	80066c2 <HAL_DMA_IRQHandler+0x3ce>
 800666a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800666e:	e028      	b.n	80066c2 <HAL_DMA_IRQHandler+0x3ce>
 8006670:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006674:	e025      	b.n	80066c2 <HAL_DMA_IRQHandler+0x3ce>
 8006676:	f44f 7300 	mov.w	r3, #512	; 0x200
 800667a:	e022      	b.n	80066c2 <HAL_DMA_IRQHandler+0x3ce>
 800667c:	2308      	movs	r3, #8
 800667e:	e020      	b.n	80066c2 <HAL_DMA_IRQHandler+0x3ce>
 8006680:	2308      	movs	r3, #8
 8006682:	e01e      	b.n	80066c2 <HAL_DMA_IRQHandler+0x3ce>
 8006684:	2308      	movs	r3, #8
 8006686:	e01c      	b.n	80066c2 <HAL_DMA_IRQHandler+0x3ce>
 8006688:	40026058 	.word	0x40026058
 800668c:	40026000 	.word	0x40026000
 8006690:	40026010 	.word	0x40026010
 8006694:	40026410 	.word	0x40026410
 8006698:	40026070 	.word	0x40026070
 800669c:	40026470 	.word	0x40026470
 80066a0:	40026028 	.word	0x40026028
 80066a4:	40026428 	.word	0x40026428
 80066a8:	40026088 	.word	0x40026088
 80066ac:	40026488 	.word	0x40026488
 80066b0:	40026040 	.word	0x40026040
 80066b4:	40026440 	.word	0x40026440
 80066b8:	400260a0 	.word	0x400260a0
 80066bc:	400264a0 	.word	0x400264a0
 80066c0:	2308      	movs	r3, #8
 80066c2:	4013      	ands	r3, r2
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	bf14      	ite	ne
 80066c8:	2301      	movne	r3, #1
 80066ca:	2300      	moveq	r3, #0
 80066cc:	b2db      	uxtb	r3, r3
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	f000 81dd 	beq.w	8006a8e <HAL_DMA_IRQHandler+0x79a>
		if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET) {
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	f003 0304 	and.w	r3, r3, #4
 80066de:	2b00      	cmp	r3, #0
 80066e0:	f000 81d5 	beq.w	8006a8e <HAL_DMA_IRQHandler+0x79a>
			/* Disable the transfer error interrupt */
			__HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	681a      	ldr	r2, [r3, #0]
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	f022 0204 	bic.w	r2, r2, #4
 80066f2:	601a      	str	r2, [r3, #0]

			/* Clear the transfer error flag */
			__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	461a      	mov	r2, r3
 80066fa:	4b8d      	ldr	r3, [pc, #564]	; (8006930 <HAL_DMA_IRQHandler+0x63c>)
 80066fc:	429a      	cmp	r2, r3
 80066fe:	d960      	bls.n	80067c2 <HAL_DMA_IRQHandler+0x4ce>
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	4a8b      	ldr	r2, [pc, #556]	; (8006934 <HAL_DMA_IRQHandler+0x640>)
 8006706:	4293      	cmp	r3, r2
 8006708:	d057      	beq.n	80067ba <HAL_DMA_IRQHandler+0x4c6>
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	4a8a      	ldr	r2, [pc, #552]	; (8006938 <HAL_DMA_IRQHandler+0x644>)
 8006710:	4293      	cmp	r3, r2
 8006712:	d050      	beq.n	80067b6 <HAL_DMA_IRQHandler+0x4c2>
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	4a88      	ldr	r2, [pc, #544]	; (800693c <HAL_DMA_IRQHandler+0x648>)
 800671a:	4293      	cmp	r3, r2
 800671c:	d049      	beq.n	80067b2 <HAL_DMA_IRQHandler+0x4be>
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	4a87      	ldr	r2, [pc, #540]	; (8006940 <HAL_DMA_IRQHandler+0x64c>)
 8006724:	4293      	cmp	r3, r2
 8006726:	d042      	beq.n	80067ae <HAL_DMA_IRQHandler+0x4ba>
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	4a85      	ldr	r2, [pc, #532]	; (8006944 <HAL_DMA_IRQHandler+0x650>)
 800672e:	4293      	cmp	r3, r2
 8006730:	d03a      	beq.n	80067a8 <HAL_DMA_IRQHandler+0x4b4>
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	4a84      	ldr	r2, [pc, #528]	; (8006948 <HAL_DMA_IRQHandler+0x654>)
 8006738:	4293      	cmp	r3, r2
 800673a:	d032      	beq.n	80067a2 <HAL_DMA_IRQHandler+0x4ae>
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	4a82      	ldr	r2, [pc, #520]	; (800694c <HAL_DMA_IRQHandler+0x658>)
 8006742:	4293      	cmp	r3, r2
 8006744:	d02a      	beq.n	800679c <HAL_DMA_IRQHandler+0x4a8>
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	4a81      	ldr	r2, [pc, #516]	; (8006950 <HAL_DMA_IRQHandler+0x65c>)
 800674c:	4293      	cmp	r3, r2
 800674e:	d022      	beq.n	8006796 <HAL_DMA_IRQHandler+0x4a2>
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	4a7f      	ldr	r2, [pc, #508]	; (8006954 <HAL_DMA_IRQHandler+0x660>)
 8006756:	4293      	cmp	r3, r2
 8006758:	d01a      	beq.n	8006790 <HAL_DMA_IRQHandler+0x49c>
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	4a7e      	ldr	r2, [pc, #504]	; (8006958 <HAL_DMA_IRQHandler+0x664>)
 8006760:	4293      	cmp	r3, r2
 8006762:	d012      	beq.n	800678a <HAL_DMA_IRQHandler+0x496>
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	4a7c      	ldr	r2, [pc, #496]	; (800695c <HAL_DMA_IRQHandler+0x668>)
 800676a:	4293      	cmp	r3, r2
 800676c:	d00a      	beq.n	8006784 <HAL_DMA_IRQHandler+0x490>
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	4a7b      	ldr	r2, [pc, #492]	; (8006960 <HAL_DMA_IRQHandler+0x66c>)
 8006774:	4293      	cmp	r3, r2
 8006776:	d102      	bne.n	800677e <HAL_DMA_IRQHandler+0x48a>
 8006778:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800677c:	e01e      	b.n	80067bc <HAL_DMA_IRQHandler+0x4c8>
 800677e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006782:	e01b      	b.n	80067bc <HAL_DMA_IRQHandler+0x4c8>
 8006784:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006788:	e018      	b.n	80067bc <HAL_DMA_IRQHandler+0x4c8>
 800678a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800678e:	e015      	b.n	80067bc <HAL_DMA_IRQHandler+0x4c8>
 8006790:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006794:	e012      	b.n	80067bc <HAL_DMA_IRQHandler+0x4c8>
 8006796:	f44f 7300 	mov.w	r3, #512	; 0x200
 800679a:	e00f      	b.n	80067bc <HAL_DMA_IRQHandler+0x4c8>
 800679c:	f44f 7300 	mov.w	r3, #512	; 0x200
 80067a0:	e00c      	b.n	80067bc <HAL_DMA_IRQHandler+0x4c8>
 80067a2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80067a6:	e009      	b.n	80067bc <HAL_DMA_IRQHandler+0x4c8>
 80067a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80067ac:	e006      	b.n	80067bc <HAL_DMA_IRQHandler+0x4c8>
 80067ae:	2308      	movs	r3, #8
 80067b0:	e004      	b.n	80067bc <HAL_DMA_IRQHandler+0x4c8>
 80067b2:	2308      	movs	r3, #8
 80067b4:	e002      	b.n	80067bc <HAL_DMA_IRQHandler+0x4c8>
 80067b6:	2308      	movs	r3, #8
 80067b8:	e000      	b.n	80067bc <HAL_DMA_IRQHandler+0x4c8>
 80067ba:	2308      	movs	r3, #8
 80067bc:	4a69      	ldr	r2, [pc, #420]	; (8006964 <HAL_DMA_IRQHandler+0x670>)
 80067be:	60d3      	str	r3, [r2, #12]
 80067c0:	e14f      	b.n	8006a62 <HAL_DMA_IRQHandler+0x76e>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	461a      	mov	r2, r3
 80067c8:	4b67      	ldr	r3, [pc, #412]	; (8006968 <HAL_DMA_IRQHandler+0x674>)
 80067ca:	429a      	cmp	r2, r3
 80067cc:	d960      	bls.n	8006890 <HAL_DMA_IRQHandler+0x59c>
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	4a58      	ldr	r2, [pc, #352]	; (8006934 <HAL_DMA_IRQHandler+0x640>)
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d057      	beq.n	8006888 <HAL_DMA_IRQHandler+0x594>
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	4a56      	ldr	r2, [pc, #344]	; (8006938 <HAL_DMA_IRQHandler+0x644>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d050      	beq.n	8006884 <HAL_DMA_IRQHandler+0x590>
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	4a55      	ldr	r2, [pc, #340]	; (800693c <HAL_DMA_IRQHandler+0x648>)
 80067e8:	4293      	cmp	r3, r2
 80067ea:	d049      	beq.n	8006880 <HAL_DMA_IRQHandler+0x58c>
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	4a53      	ldr	r2, [pc, #332]	; (8006940 <HAL_DMA_IRQHandler+0x64c>)
 80067f2:	4293      	cmp	r3, r2
 80067f4:	d042      	beq.n	800687c <HAL_DMA_IRQHandler+0x588>
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	4a52      	ldr	r2, [pc, #328]	; (8006944 <HAL_DMA_IRQHandler+0x650>)
 80067fc:	4293      	cmp	r3, r2
 80067fe:	d03a      	beq.n	8006876 <HAL_DMA_IRQHandler+0x582>
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	4a50      	ldr	r2, [pc, #320]	; (8006948 <HAL_DMA_IRQHandler+0x654>)
 8006806:	4293      	cmp	r3, r2
 8006808:	d032      	beq.n	8006870 <HAL_DMA_IRQHandler+0x57c>
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	4a4f      	ldr	r2, [pc, #316]	; (800694c <HAL_DMA_IRQHandler+0x658>)
 8006810:	4293      	cmp	r3, r2
 8006812:	d02a      	beq.n	800686a <HAL_DMA_IRQHandler+0x576>
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	4a4d      	ldr	r2, [pc, #308]	; (8006950 <HAL_DMA_IRQHandler+0x65c>)
 800681a:	4293      	cmp	r3, r2
 800681c:	d022      	beq.n	8006864 <HAL_DMA_IRQHandler+0x570>
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	4a4c      	ldr	r2, [pc, #304]	; (8006954 <HAL_DMA_IRQHandler+0x660>)
 8006824:	4293      	cmp	r3, r2
 8006826:	d01a      	beq.n	800685e <HAL_DMA_IRQHandler+0x56a>
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	4a4a      	ldr	r2, [pc, #296]	; (8006958 <HAL_DMA_IRQHandler+0x664>)
 800682e:	4293      	cmp	r3, r2
 8006830:	d012      	beq.n	8006858 <HAL_DMA_IRQHandler+0x564>
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	4a49      	ldr	r2, [pc, #292]	; (800695c <HAL_DMA_IRQHandler+0x668>)
 8006838:	4293      	cmp	r3, r2
 800683a:	d00a      	beq.n	8006852 <HAL_DMA_IRQHandler+0x55e>
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	4a47      	ldr	r2, [pc, #284]	; (8006960 <HAL_DMA_IRQHandler+0x66c>)
 8006842:	4293      	cmp	r3, r2
 8006844:	d102      	bne.n	800684c <HAL_DMA_IRQHandler+0x558>
 8006846:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800684a:	e01e      	b.n	800688a <HAL_DMA_IRQHandler+0x596>
 800684c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006850:	e01b      	b.n	800688a <HAL_DMA_IRQHandler+0x596>
 8006852:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006856:	e018      	b.n	800688a <HAL_DMA_IRQHandler+0x596>
 8006858:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800685c:	e015      	b.n	800688a <HAL_DMA_IRQHandler+0x596>
 800685e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006862:	e012      	b.n	800688a <HAL_DMA_IRQHandler+0x596>
 8006864:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006868:	e00f      	b.n	800688a <HAL_DMA_IRQHandler+0x596>
 800686a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800686e:	e00c      	b.n	800688a <HAL_DMA_IRQHandler+0x596>
 8006870:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006874:	e009      	b.n	800688a <HAL_DMA_IRQHandler+0x596>
 8006876:	f44f 7300 	mov.w	r3, #512	; 0x200
 800687a:	e006      	b.n	800688a <HAL_DMA_IRQHandler+0x596>
 800687c:	2308      	movs	r3, #8
 800687e:	e004      	b.n	800688a <HAL_DMA_IRQHandler+0x596>
 8006880:	2308      	movs	r3, #8
 8006882:	e002      	b.n	800688a <HAL_DMA_IRQHandler+0x596>
 8006884:	2308      	movs	r3, #8
 8006886:	e000      	b.n	800688a <HAL_DMA_IRQHandler+0x596>
 8006888:	2308      	movs	r3, #8
 800688a:	4a36      	ldr	r2, [pc, #216]	; (8006964 <HAL_DMA_IRQHandler+0x670>)
 800688c:	6093      	str	r3, [r2, #8]
 800688e:	e0e8      	b.n	8006a62 <HAL_DMA_IRQHandler+0x76e>
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	461a      	mov	r2, r3
 8006896:	4b35      	ldr	r3, [pc, #212]	; (800696c <HAL_DMA_IRQHandler+0x678>)
 8006898:	429a      	cmp	r2, r3
 800689a:	f240 8082 	bls.w	80069a2 <HAL_DMA_IRQHandler+0x6ae>
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	4a24      	ldr	r2, [pc, #144]	; (8006934 <HAL_DMA_IRQHandler+0x640>)
 80068a4:	4293      	cmp	r3, r2
 80068a6:	d078      	beq.n	800699a <HAL_DMA_IRQHandler+0x6a6>
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	4a22      	ldr	r2, [pc, #136]	; (8006938 <HAL_DMA_IRQHandler+0x644>)
 80068ae:	4293      	cmp	r3, r2
 80068b0:	d071      	beq.n	8006996 <HAL_DMA_IRQHandler+0x6a2>
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	4a21      	ldr	r2, [pc, #132]	; (800693c <HAL_DMA_IRQHandler+0x648>)
 80068b8:	4293      	cmp	r3, r2
 80068ba:	d06a      	beq.n	8006992 <HAL_DMA_IRQHandler+0x69e>
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	4a1f      	ldr	r2, [pc, #124]	; (8006940 <HAL_DMA_IRQHandler+0x64c>)
 80068c2:	4293      	cmp	r3, r2
 80068c4:	d063      	beq.n	800698e <HAL_DMA_IRQHandler+0x69a>
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	4a1e      	ldr	r2, [pc, #120]	; (8006944 <HAL_DMA_IRQHandler+0x650>)
 80068cc:	4293      	cmp	r3, r2
 80068ce:	d05b      	beq.n	8006988 <HAL_DMA_IRQHandler+0x694>
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	4a1c      	ldr	r2, [pc, #112]	; (8006948 <HAL_DMA_IRQHandler+0x654>)
 80068d6:	4293      	cmp	r3, r2
 80068d8:	d053      	beq.n	8006982 <HAL_DMA_IRQHandler+0x68e>
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	4a1b      	ldr	r2, [pc, #108]	; (800694c <HAL_DMA_IRQHandler+0x658>)
 80068e0:	4293      	cmp	r3, r2
 80068e2:	d04b      	beq.n	800697c <HAL_DMA_IRQHandler+0x688>
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	4a19      	ldr	r2, [pc, #100]	; (8006950 <HAL_DMA_IRQHandler+0x65c>)
 80068ea:	4293      	cmp	r3, r2
 80068ec:	d043      	beq.n	8006976 <HAL_DMA_IRQHandler+0x682>
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	4a18      	ldr	r2, [pc, #96]	; (8006954 <HAL_DMA_IRQHandler+0x660>)
 80068f4:	4293      	cmp	r3, r2
 80068f6:	d03b      	beq.n	8006970 <HAL_DMA_IRQHandler+0x67c>
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	4a16      	ldr	r2, [pc, #88]	; (8006958 <HAL_DMA_IRQHandler+0x664>)
 80068fe:	4293      	cmp	r3, r2
 8006900:	d012      	beq.n	8006928 <HAL_DMA_IRQHandler+0x634>
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	4a15      	ldr	r2, [pc, #84]	; (800695c <HAL_DMA_IRQHandler+0x668>)
 8006908:	4293      	cmp	r3, r2
 800690a:	d00a      	beq.n	8006922 <HAL_DMA_IRQHandler+0x62e>
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	4a13      	ldr	r2, [pc, #76]	; (8006960 <HAL_DMA_IRQHandler+0x66c>)
 8006912:	4293      	cmp	r3, r2
 8006914:	d102      	bne.n	800691c <HAL_DMA_IRQHandler+0x628>
 8006916:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800691a:	e03f      	b.n	800699c <HAL_DMA_IRQHandler+0x6a8>
 800691c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006920:	e03c      	b.n	800699c <HAL_DMA_IRQHandler+0x6a8>
 8006922:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006926:	e039      	b.n	800699c <HAL_DMA_IRQHandler+0x6a8>
 8006928:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800692c:	e036      	b.n	800699c <HAL_DMA_IRQHandler+0x6a8>
 800692e:	bf00      	nop
 8006930:	40026458 	.word	0x40026458
 8006934:	40026010 	.word	0x40026010
 8006938:	40026410 	.word	0x40026410
 800693c:	40026070 	.word	0x40026070
 8006940:	40026470 	.word	0x40026470
 8006944:	40026028 	.word	0x40026028
 8006948:	40026428 	.word	0x40026428
 800694c:	40026088 	.word	0x40026088
 8006950:	40026488 	.word	0x40026488
 8006954:	40026040 	.word	0x40026040
 8006958:	40026440 	.word	0x40026440
 800695c:	400260a0 	.word	0x400260a0
 8006960:	400264a0 	.word	0x400264a0
 8006964:	40026400 	.word	0x40026400
 8006968:	400260b8 	.word	0x400260b8
 800696c:	40026058 	.word	0x40026058
 8006970:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006974:	e012      	b.n	800699c <HAL_DMA_IRQHandler+0x6a8>
 8006976:	f44f 7300 	mov.w	r3, #512	; 0x200
 800697a:	e00f      	b.n	800699c <HAL_DMA_IRQHandler+0x6a8>
 800697c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006980:	e00c      	b.n	800699c <HAL_DMA_IRQHandler+0x6a8>
 8006982:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006986:	e009      	b.n	800699c <HAL_DMA_IRQHandler+0x6a8>
 8006988:	f44f 7300 	mov.w	r3, #512	; 0x200
 800698c:	e006      	b.n	800699c <HAL_DMA_IRQHandler+0x6a8>
 800698e:	2308      	movs	r3, #8
 8006990:	e004      	b.n	800699c <HAL_DMA_IRQHandler+0x6a8>
 8006992:	2308      	movs	r3, #8
 8006994:	e002      	b.n	800699c <HAL_DMA_IRQHandler+0x6a8>
 8006996:	2308      	movs	r3, #8
 8006998:	e000      	b.n	800699c <HAL_DMA_IRQHandler+0x6a8>
 800699a:	2308      	movs	r3, #8
 800699c:	4a71      	ldr	r2, [pc, #452]	; (8006b64 <HAL_DMA_IRQHandler+0x870>)
 800699e:	60d3      	str	r3, [r2, #12]
 80069a0:	e05f      	b.n	8006a62 <HAL_DMA_IRQHandler+0x76e>
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	4a70      	ldr	r2, [pc, #448]	; (8006b68 <HAL_DMA_IRQHandler+0x874>)
 80069a8:	4293      	cmp	r3, r2
 80069aa:	d057      	beq.n	8006a5c <HAL_DMA_IRQHandler+0x768>
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	4a6e      	ldr	r2, [pc, #440]	; (8006b6c <HAL_DMA_IRQHandler+0x878>)
 80069b2:	4293      	cmp	r3, r2
 80069b4:	d050      	beq.n	8006a58 <HAL_DMA_IRQHandler+0x764>
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	4a6d      	ldr	r2, [pc, #436]	; (8006b70 <HAL_DMA_IRQHandler+0x87c>)
 80069bc:	4293      	cmp	r3, r2
 80069be:	d049      	beq.n	8006a54 <HAL_DMA_IRQHandler+0x760>
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	4a6b      	ldr	r2, [pc, #428]	; (8006b74 <HAL_DMA_IRQHandler+0x880>)
 80069c6:	4293      	cmp	r3, r2
 80069c8:	d042      	beq.n	8006a50 <HAL_DMA_IRQHandler+0x75c>
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	4a6a      	ldr	r2, [pc, #424]	; (8006b78 <HAL_DMA_IRQHandler+0x884>)
 80069d0:	4293      	cmp	r3, r2
 80069d2:	d03a      	beq.n	8006a4a <HAL_DMA_IRQHandler+0x756>
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	4a68      	ldr	r2, [pc, #416]	; (8006b7c <HAL_DMA_IRQHandler+0x888>)
 80069da:	4293      	cmp	r3, r2
 80069dc:	d032      	beq.n	8006a44 <HAL_DMA_IRQHandler+0x750>
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	4a67      	ldr	r2, [pc, #412]	; (8006b80 <HAL_DMA_IRQHandler+0x88c>)
 80069e4:	4293      	cmp	r3, r2
 80069e6:	d02a      	beq.n	8006a3e <HAL_DMA_IRQHandler+0x74a>
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	4a65      	ldr	r2, [pc, #404]	; (8006b84 <HAL_DMA_IRQHandler+0x890>)
 80069ee:	4293      	cmp	r3, r2
 80069f0:	d022      	beq.n	8006a38 <HAL_DMA_IRQHandler+0x744>
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	4a64      	ldr	r2, [pc, #400]	; (8006b88 <HAL_DMA_IRQHandler+0x894>)
 80069f8:	4293      	cmp	r3, r2
 80069fa:	d01a      	beq.n	8006a32 <HAL_DMA_IRQHandler+0x73e>
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	4a62      	ldr	r2, [pc, #392]	; (8006b8c <HAL_DMA_IRQHandler+0x898>)
 8006a02:	4293      	cmp	r3, r2
 8006a04:	d012      	beq.n	8006a2c <HAL_DMA_IRQHandler+0x738>
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	4a61      	ldr	r2, [pc, #388]	; (8006b90 <HAL_DMA_IRQHandler+0x89c>)
 8006a0c:	4293      	cmp	r3, r2
 8006a0e:	d00a      	beq.n	8006a26 <HAL_DMA_IRQHandler+0x732>
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	4a5f      	ldr	r2, [pc, #380]	; (8006b94 <HAL_DMA_IRQHandler+0x8a0>)
 8006a16:	4293      	cmp	r3, r2
 8006a18:	d102      	bne.n	8006a20 <HAL_DMA_IRQHandler+0x72c>
 8006a1a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006a1e:	e01e      	b.n	8006a5e <HAL_DMA_IRQHandler+0x76a>
 8006a20:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006a24:	e01b      	b.n	8006a5e <HAL_DMA_IRQHandler+0x76a>
 8006a26:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006a2a:	e018      	b.n	8006a5e <HAL_DMA_IRQHandler+0x76a>
 8006a2c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006a30:	e015      	b.n	8006a5e <HAL_DMA_IRQHandler+0x76a>
 8006a32:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006a36:	e012      	b.n	8006a5e <HAL_DMA_IRQHandler+0x76a>
 8006a38:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006a3c:	e00f      	b.n	8006a5e <HAL_DMA_IRQHandler+0x76a>
 8006a3e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006a42:	e00c      	b.n	8006a5e <HAL_DMA_IRQHandler+0x76a>
 8006a44:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006a48:	e009      	b.n	8006a5e <HAL_DMA_IRQHandler+0x76a>
 8006a4a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006a4e:	e006      	b.n	8006a5e <HAL_DMA_IRQHandler+0x76a>
 8006a50:	2308      	movs	r3, #8
 8006a52:	e004      	b.n	8006a5e <HAL_DMA_IRQHandler+0x76a>
 8006a54:	2308      	movs	r3, #8
 8006a56:	e002      	b.n	8006a5e <HAL_DMA_IRQHandler+0x76a>
 8006a58:	2308      	movs	r3, #8
 8006a5a:	e000      	b.n	8006a5e <HAL_DMA_IRQHandler+0x76a>
 8006a5c:	2308      	movs	r3, #8
 8006a5e:	4a41      	ldr	r2, [pc, #260]	; (8006b64 <HAL_DMA_IRQHandler+0x870>)
 8006a60:	6093      	str	r3, [r2, #8]

			/* Update error code */
			hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a66:	f043 0201 	orr.w	r2, r3, #1
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	64da      	str	r2, [r3, #76]	; 0x4c

			/* Change the DMA state */
			hdma->State = HAL_DMA_STATE_ERROR;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	2204      	movs	r2, #4
 8006a72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

			/* Process Unlocked */
			__HAL_UNLOCK(hdma);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	2200      	movs	r2, #0
 8006a7a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

			if (hdma->XferErrorCallback != NULL) {
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d003      	beq.n	8006a8e <HAL_DMA_IRQHandler+0x79a>
				/* Transfer error callback */
				hdma->XferErrorCallback(hdma);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006a8a:	6878      	ldr	r0, [r7, #4]
 8006a8c:	4798      	blx	r3
			}
		}
	}
	/* FIFO Error Interrupt management ******************************************/
	if (__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma)) != RESET) {
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	461a      	mov	r2, r3
 8006a94:	4b40      	ldr	r3, [pc, #256]	; (8006b98 <HAL_DMA_IRQHandler+0x8a4>)
 8006a96:	429a      	cmp	r2, r3
 8006a98:	f240 8084 	bls.w	8006ba4 <HAL_DMA_IRQHandler+0x8b0>
 8006a9c:	4b3f      	ldr	r3, [pc, #252]	; (8006b9c <HAL_DMA_IRQHandler+0x8a8>)
 8006a9e:	685a      	ldr	r2, [r3, #4]
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	4930      	ldr	r1, [pc, #192]	; (8006b68 <HAL_DMA_IRQHandler+0x874>)
 8006aa6:	428b      	cmp	r3, r1
 8006aa8:	d053      	beq.n	8006b52 <HAL_DMA_IRQHandler+0x85e>
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	492f      	ldr	r1, [pc, #188]	; (8006b6c <HAL_DMA_IRQHandler+0x878>)
 8006ab0:	428b      	cmp	r3, r1
 8006ab2:	d04c      	beq.n	8006b4e <HAL_DMA_IRQHandler+0x85a>
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	492d      	ldr	r1, [pc, #180]	; (8006b70 <HAL_DMA_IRQHandler+0x87c>)
 8006aba:	428b      	cmp	r3, r1
 8006abc:	d045      	beq.n	8006b4a <HAL_DMA_IRQHandler+0x856>
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	492c      	ldr	r1, [pc, #176]	; (8006b74 <HAL_DMA_IRQHandler+0x880>)
 8006ac4:	428b      	cmp	r3, r1
 8006ac6:	d03e      	beq.n	8006b46 <HAL_DMA_IRQHandler+0x852>
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	492a      	ldr	r1, [pc, #168]	; (8006b78 <HAL_DMA_IRQHandler+0x884>)
 8006ace:	428b      	cmp	r3, r1
 8006ad0:	d037      	beq.n	8006b42 <HAL_DMA_IRQHandler+0x84e>
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	4929      	ldr	r1, [pc, #164]	; (8006b7c <HAL_DMA_IRQHandler+0x888>)
 8006ad8:	428b      	cmp	r3, r1
 8006ada:	d030      	beq.n	8006b3e <HAL_DMA_IRQHandler+0x84a>
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	4927      	ldr	r1, [pc, #156]	; (8006b80 <HAL_DMA_IRQHandler+0x88c>)
 8006ae2:	428b      	cmp	r3, r1
 8006ae4:	d029      	beq.n	8006b3a <HAL_DMA_IRQHandler+0x846>
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	4926      	ldr	r1, [pc, #152]	; (8006b84 <HAL_DMA_IRQHandler+0x890>)
 8006aec:	428b      	cmp	r3, r1
 8006aee:	d022      	beq.n	8006b36 <HAL_DMA_IRQHandler+0x842>
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	4924      	ldr	r1, [pc, #144]	; (8006b88 <HAL_DMA_IRQHandler+0x894>)
 8006af6:	428b      	cmp	r3, r1
 8006af8:	d01a      	beq.n	8006b30 <HAL_DMA_IRQHandler+0x83c>
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	4923      	ldr	r1, [pc, #140]	; (8006b8c <HAL_DMA_IRQHandler+0x898>)
 8006b00:	428b      	cmp	r3, r1
 8006b02:	d012      	beq.n	8006b2a <HAL_DMA_IRQHandler+0x836>
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	4921      	ldr	r1, [pc, #132]	; (8006b90 <HAL_DMA_IRQHandler+0x89c>)
 8006b0a:	428b      	cmp	r3, r1
 8006b0c:	d00a      	beq.n	8006b24 <HAL_DMA_IRQHandler+0x830>
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	4920      	ldr	r1, [pc, #128]	; (8006b94 <HAL_DMA_IRQHandler+0x8a0>)
 8006b14:	428b      	cmp	r3, r1
 8006b16:	d102      	bne.n	8006b1e <HAL_DMA_IRQHandler+0x82a>
 8006b18:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006b1c:	e01a      	b.n	8006b54 <HAL_DMA_IRQHandler+0x860>
 8006b1e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006b22:	e017      	b.n	8006b54 <HAL_DMA_IRQHandler+0x860>
 8006b24:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006b28:	e014      	b.n	8006b54 <HAL_DMA_IRQHandler+0x860>
 8006b2a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006b2e:	e011      	b.n	8006b54 <HAL_DMA_IRQHandler+0x860>
 8006b30:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006b34:	e00e      	b.n	8006b54 <HAL_DMA_IRQHandler+0x860>
 8006b36:	2340      	movs	r3, #64	; 0x40
 8006b38:	e00c      	b.n	8006b54 <HAL_DMA_IRQHandler+0x860>
 8006b3a:	2340      	movs	r3, #64	; 0x40
 8006b3c:	e00a      	b.n	8006b54 <HAL_DMA_IRQHandler+0x860>
 8006b3e:	2340      	movs	r3, #64	; 0x40
 8006b40:	e008      	b.n	8006b54 <HAL_DMA_IRQHandler+0x860>
 8006b42:	2340      	movs	r3, #64	; 0x40
 8006b44:	e006      	b.n	8006b54 <HAL_DMA_IRQHandler+0x860>
 8006b46:	4b16      	ldr	r3, [pc, #88]	; (8006ba0 <HAL_DMA_IRQHandler+0x8ac>)
 8006b48:	e004      	b.n	8006b54 <HAL_DMA_IRQHandler+0x860>
 8006b4a:	4b15      	ldr	r3, [pc, #84]	; (8006ba0 <HAL_DMA_IRQHandler+0x8ac>)
 8006b4c:	e002      	b.n	8006b54 <HAL_DMA_IRQHandler+0x860>
 8006b4e:	4b14      	ldr	r3, [pc, #80]	; (8006ba0 <HAL_DMA_IRQHandler+0x8ac>)
 8006b50:	e000      	b.n	8006b54 <HAL_DMA_IRQHandler+0x860>
 8006b52:	4b13      	ldr	r3, [pc, #76]	; (8006ba0 <HAL_DMA_IRQHandler+0x8ac>)
 8006b54:	4013      	ands	r3, r2
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	bf14      	ite	ne
 8006b5a:	2301      	movne	r3, #1
 8006b5c:	2300      	moveq	r3, #0
 8006b5e:	b2db      	uxtb	r3, r3
 8006b60:	e178      	b.n	8006e54 <HAL_DMA_IRQHandler+0xb60>
 8006b62:	bf00      	nop
 8006b64:	40026000 	.word	0x40026000
 8006b68:	40026010 	.word	0x40026010
 8006b6c:	40026410 	.word	0x40026410
 8006b70:	40026070 	.word	0x40026070
 8006b74:	40026470 	.word	0x40026470
 8006b78:	40026028 	.word	0x40026028
 8006b7c:	40026428 	.word	0x40026428
 8006b80:	40026088 	.word	0x40026088
 8006b84:	40026488 	.word	0x40026488
 8006b88:	40026040 	.word	0x40026040
 8006b8c:	40026440 	.word	0x40026440
 8006b90:	400260a0 	.word	0x400260a0
 8006b94:	400264a0 	.word	0x400264a0
 8006b98:	40026458 	.word	0x40026458
 8006b9c:	40026400 	.word	0x40026400
 8006ba0:	00800001 	.word	0x00800001
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	461a      	mov	r2, r3
 8006baa:	4b68      	ldr	r3, [pc, #416]	; (8006d4c <HAL_DMA_IRQHandler+0xa58>)
 8006bac:	429a      	cmp	r2, r3
 8006bae:	d962      	bls.n	8006c76 <HAL_DMA_IRQHandler+0x982>
 8006bb0:	4b67      	ldr	r3, [pc, #412]	; (8006d50 <HAL_DMA_IRQHandler+0xa5c>)
 8006bb2:	681a      	ldr	r2, [r3, #0]
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	4966      	ldr	r1, [pc, #408]	; (8006d54 <HAL_DMA_IRQHandler+0xa60>)
 8006bba:	428b      	cmp	r3, r1
 8006bbc:	d053      	beq.n	8006c66 <HAL_DMA_IRQHandler+0x972>
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	4965      	ldr	r1, [pc, #404]	; (8006d58 <HAL_DMA_IRQHandler+0xa64>)
 8006bc4:	428b      	cmp	r3, r1
 8006bc6:	d04c      	beq.n	8006c62 <HAL_DMA_IRQHandler+0x96e>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	4963      	ldr	r1, [pc, #396]	; (8006d5c <HAL_DMA_IRQHandler+0xa68>)
 8006bce:	428b      	cmp	r3, r1
 8006bd0:	d045      	beq.n	8006c5e <HAL_DMA_IRQHandler+0x96a>
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	4962      	ldr	r1, [pc, #392]	; (8006d60 <HAL_DMA_IRQHandler+0xa6c>)
 8006bd8:	428b      	cmp	r3, r1
 8006bda:	d03e      	beq.n	8006c5a <HAL_DMA_IRQHandler+0x966>
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	4960      	ldr	r1, [pc, #384]	; (8006d64 <HAL_DMA_IRQHandler+0xa70>)
 8006be2:	428b      	cmp	r3, r1
 8006be4:	d037      	beq.n	8006c56 <HAL_DMA_IRQHandler+0x962>
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	495f      	ldr	r1, [pc, #380]	; (8006d68 <HAL_DMA_IRQHandler+0xa74>)
 8006bec:	428b      	cmp	r3, r1
 8006bee:	d030      	beq.n	8006c52 <HAL_DMA_IRQHandler+0x95e>
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	495d      	ldr	r1, [pc, #372]	; (8006d6c <HAL_DMA_IRQHandler+0xa78>)
 8006bf6:	428b      	cmp	r3, r1
 8006bf8:	d029      	beq.n	8006c4e <HAL_DMA_IRQHandler+0x95a>
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	495c      	ldr	r1, [pc, #368]	; (8006d70 <HAL_DMA_IRQHandler+0xa7c>)
 8006c00:	428b      	cmp	r3, r1
 8006c02:	d022      	beq.n	8006c4a <HAL_DMA_IRQHandler+0x956>
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	495a      	ldr	r1, [pc, #360]	; (8006d74 <HAL_DMA_IRQHandler+0xa80>)
 8006c0a:	428b      	cmp	r3, r1
 8006c0c:	d01a      	beq.n	8006c44 <HAL_DMA_IRQHandler+0x950>
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	4959      	ldr	r1, [pc, #356]	; (8006d78 <HAL_DMA_IRQHandler+0xa84>)
 8006c14:	428b      	cmp	r3, r1
 8006c16:	d012      	beq.n	8006c3e <HAL_DMA_IRQHandler+0x94a>
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	4957      	ldr	r1, [pc, #348]	; (8006d7c <HAL_DMA_IRQHandler+0xa88>)
 8006c1e:	428b      	cmp	r3, r1
 8006c20:	d00a      	beq.n	8006c38 <HAL_DMA_IRQHandler+0x944>
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	4956      	ldr	r1, [pc, #344]	; (8006d80 <HAL_DMA_IRQHandler+0xa8c>)
 8006c28:	428b      	cmp	r3, r1
 8006c2a:	d102      	bne.n	8006c32 <HAL_DMA_IRQHandler+0x93e>
 8006c2c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006c30:	e01a      	b.n	8006c68 <HAL_DMA_IRQHandler+0x974>
 8006c32:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006c36:	e017      	b.n	8006c68 <HAL_DMA_IRQHandler+0x974>
 8006c38:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006c3c:	e014      	b.n	8006c68 <HAL_DMA_IRQHandler+0x974>
 8006c3e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006c42:	e011      	b.n	8006c68 <HAL_DMA_IRQHandler+0x974>
 8006c44:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006c48:	e00e      	b.n	8006c68 <HAL_DMA_IRQHandler+0x974>
 8006c4a:	2340      	movs	r3, #64	; 0x40
 8006c4c:	e00c      	b.n	8006c68 <HAL_DMA_IRQHandler+0x974>
 8006c4e:	2340      	movs	r3, #64	; 0x40
 8006c50:	e00a      	b.n	8006c68 <HAL_DMA_IRQHandler+0x974>
 8006c52:	2340      	movs	r3, #64	; 0x40
 8006c54:	e008      	b.n	8006c68 <HAL_DMA_IRQHandler+0x974>
 8006c56:	2340      	movs	r3, #64	; 0x40
 8006c58:	e006      	b.n	8006c68 <HAL_DMA_IRQHandler+0x974>
 8006c5a:	4b4a      	ldr	r3, [pc, #296]	; (8006d84 <HAL_DMA_IRQHandler+0xa90>)
 8006c5c:	e004      	b.n	8006c68 <HAL_DMA_IRQHandler+0x974>
 8006c5e:	4b49      	ldr	r3, [pc, #292]	; (8006d84 <HAL_DMA_IRQHandler+0xa90>)
 8006c60:	e002      	b.n	8006c68 <HAL_DMA_IRQHandler+0x974>
 8006c62:	4b48      	ldr	r3, [pc, #288]	; (8006d84 <HAL_DMA_IRQHandler+0xa90>)
 8006c64:	e000      	b.n	8006c68 <HAL_DMA_IRQHandler+0x974>
 8006c66:	4b47      	ldr	r3, [pc, #284]	; (8006d84 <HAL_DMA_IRQHandler+0xa90>)
 8006c68:	4013      	ands	r3, r2
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	bf14      	ite	ne
 8006c6e:	2301      	movne	r3, #1
 8006c70:	2300      	moveq	r3, #0
 8006c72:	b2db      	uxtb	r3, r3
 8006c74:	e0ee      	b.n	8006e54 <HAL_DMA_IRQHandler+0xb60>
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	461a      	mov	r2, r3
 8006c7c:	4b42      	ldr	r3, [pc, #264]	; (8006d88 <HAL_DMA_IRQHandler+0xa94>)
 8006c7e:	429a      	cmp	r2, r3
 8006c80:	f240 8086 	bls.w	8006d90 <HAL_DMA_IRQHandler+0xa9c>
 8006c84:	4b41      	ldr	r3, [pc, #260]	; (8006d8c <HAL_DMA_IRQHandler+0xa98>)
 8006c86:	685a      	ldr	r2, [r3, #4]
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	4931      	ldr	r1, [pc, #196]	; (8006d54 <HAL_DMA_IRQHandler+0xa60>)
 8006c8e:	428b      	cmp	r3, r1
 8006c90:	d053      	beq.n	8006d3a <HAL_DMA_IRQHandler+0xa46>
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	4930      	ldr	r1, [pc, #192]	; (8006d58 <HAL_DMA_IRQHandler+0xa64>)
 8006c98:	428b      	cmp	r3, r1
 8006c9a:	d04c      	beq.n	8006d36 <HAL_DMA_IRQHandler+0xa42>
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	492e      	ldr	r1, [pc, #184]	; (8006d5c <HAL_DMA_IRQHandler+0xa68>)
 8006ca2:	428b      	cmp	r3, r1
 8006ca4:	d045      	beq.n	8006d32 <HAL_DMA_IRQHandler+0xa3e>
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	492d      	ldr	r1, [pc, #180]	; (8006d60 <HAL_DMA_IRQHandler+0xa6c>)
 8006cac:	428b      	cmp	r3, r1
 8006cae:	d03e      	beq.n	8006d2e <HAL_DMA_IRQHandler+0xa3a>
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	492b      	ldr	r1, [pc, #172]	; (8006d64 <HAL_DMA_IRQHandler+0xa70>)
 8006cb6:	428b      	cmp	r3, r1
 8006cb8:	d037      	beq.n	8006d2a <HAL_DMA_IRQHandler+0xa36>
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	492a      	ldr	r1, [pc, #168]	; (8006d68 <HAL_DMA_IRQHandler+0xa74>)
 8006cc0:	428b      	cmp	r3, r1
 8006cc2:	d030      	beq.n	8006d26 <HAL_DMA_IRQHandler+0xa32>
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	4928      	ldr	r1, [pc, #160]	; (8006d6c <HAL_DMA_IRQHandler+0xa78>)
 8006cca:	428b      	cmp	r3, r1
 8006ccc:	d029      	beq.n	8006d22 <HAL_DMA_IRQHandler+0xa2e>
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	4927      	ldr	r1, [pc, #156]	; (8006d70 <HAL_DMA_IRQHandler+0xa7c>)
 8006cd4:	428b      	cmp	r3, r1
 8006cd6:	d022      	beq.n	8006d1e <HAL_DMA_IRQHandler+0xa2a>
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	4925      	ldr	r1, [pc, #148]	; (8006d74 <HAL_DMA_IRQHandler+0xa80>)
 8006cde:	428b      	cmp	r3, r1
 8006ce0:	d01a      	beq.n	8006d18 <HAL_DMA_IRQHandler+0xa24>
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	4924      	ldr	r1, [pc, #144]	; (8006d78 <HAL_DMA_IRQHandler+0xa84>)
 8006ce8:	428b      	cmp	r3, r1
 8006cea:	d012      	beq.n	8006d12 <HAL_DMA_IRQHandler+0xa1e>
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	4922      	ldr	r1, [pc, #136]	; (8006d7c <HAL_DMA_IRQHandler+0xa88>)
 8006cf2:	428b      	cmp	r3, r1
 8006cf4:	d00a      	beq.n	8006d0c <HAL_DMA_IRQHandler+0xa18>
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	4921      	ldr	r1, [pc, #132]	; (8006d80 <HAL_DMA_IRQHandler+0xa8c>)
 8006cfc:	428b      	cmp	r3, r1
 8006cfe:	d102      	bne.n	8006d06 <HAL_DMA_IRQHandler+0xa12>
 8006d00:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006d04:	e01a      	b.n	8006d3c <HAL_DMA_IRQHandler+0xa48>
 8006d06:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006d0a:	e017      	b.n	8006d3c <HAL_DMA_IRQHandler+0xa48>
 8006d0c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006d10:	e014      	b.n	8006d3c <HAL_DMA_IRQHandler+0xa48>
 8006d12:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006d16:	e011      	b.n	8006d3c <HAL_DMA_IRQHandler+0xa48>
 8006d18:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006d1c:	e00e      	b.n	8006d3c <HAL_DMA_IRQHandler+0xa48>
 8006d1e:	2340      	movs	r3, #64	; 0x40
 8006d20:	e00c      	b.n	8006d3c <HAL_DMA_IRQHandler+0xa48>
 8006d22:	2340      	movs	r3, #64	; 0x40
 8006d24:	e00a      	b.n	8006d3c <HAL_DMA_IRQHandler+0xa48>
 8006d26:	2340      	movs	r3, #64	; 0x40
 8006d28:	e008      	b.n	8006d3c <HAL_DMA_IRQHandler+0xa48>
 8006d2a:	2340      	movs	r3, #64	; 0x40
 8006d2c:	e006      	b.n	8006d3c <HAL_DMA_IRQHandler+0xa48>
 8006d2e:	4b15      	ldr	r3, [pc, #84]	; (8006d84 <HAL_DMA_IRQHandler+0xa90>)
 8006d30:	e004      	b.n	8006d3c <HAL_DMA_IRQHandler+0xa48>
 8006d32:	4b14      	ldr	r3, [pc, #80]	; (8006d84 <HAL_DMA_IRQHandler+0xa90>)
 8006d34:	e002      	b.n	8006d3c <HAL_DMA_IRQHandler+0xa48>
 8006d36:	4b13      	ldr	r3, [pc, #76]	; (8006d84 <HAL_DMA_IRQHandler+0xa90>)
 8006d38:	e000      	b.n	8006d3c <HAL_DMA_IRQHandler+0xa48>
 8006d3a:	4b12      	ldr	r3, [pc, #72]	; (8006d84 <HAL_DMA_IRQHandler+0xa90>)
 8006d3c:	4013      	ands	r3, r2
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	bf14      	ite	ne
 8006d42:	2301      	movne	r3, #1
 8006d44:	2300      	moveq	r3, #0
 8006d46:	b2db      	uxtb	r3, r3
 8006d48:	e084      	b.n	8006e54 <HAL_DMA_IRQHandler+0xb60>
 8006d4a:	bf00      	nop
 8006d4c:	400260b8 	.word	0x400260b8
 8006d50:	40026400 	.word	0x40026400
 8006d54:	40026010 	.word	0x40026010
 8006d58:	40026410 	.word	0x40026410
 8006d5c:	40026070 	.word	0x40026070
 8006d60:	40026470 	.word	0x40026470
 8006d64:	40026028 	.word	0x40026028
 8006d68:	40026428 	.word	0x40026428
 8006d6c:	40026088 	.word	0x40026088
 8006d70:	40026488 	.word	0x40026488
 8006d74:	40026040 	.word	0x40026040
 8006d78:	40026440 	.word	0x40026440
 8006d7c:	400260a0 	.word	0x400260a0
 8006d80:	400264a0 	.word	0x400264a0
 8006d84:	00800001 	.word	0x00800001
 8006d88:	40026058 	.word	0x40026058
 8006d8c:	40026000 	.word	0x40026000
 8006d90:	4b6b      	ldr	r3, [pc, #428]	; (8006f40 <HAL_DMA_IRQHandler+0xc4c>)
 8006d92:	681a      	ldr	r2, [r3, #0]
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	496a      	ldr	r1, [pc, #424]	; (8006f44 <HAL_DMA_IRQHandler+0xc50>)
 8006d9a:	428b      	cmp	r3, r1
 8006d9c:	d053      	beq.n	8006e46 <HAL_DMA_IRQHandler+0xb52>
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	4969      	ldr	r1, [pc, #420]	; (8006f48 <HAL_DMA_IRQHandler+0xc54>)
 8006da4:	428b      	cmp	r3, r1
 8006da6:	d04c      	beq.n	8006e42 <HAL_DMA_IRQHandler+0xb4e>
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	4967      	ldr	r1, [pc, #412]	; (8006f4c <HAL_DMA_IRQHandler+0xc58>)
 8006dae:	428b      	cmp	r3, r1
 8006db0:	d045      	beq.n	8006e3e <HAL_DMA_IRQHandler+0xb4a>
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	4966      	ldr	r1, [pc, #408]	; (8006f50 <HAL_DMA_IRQHandler+0xc5c>)
 8006db8:	428b      	cmp	r3, r1
 8006dba:	d03e      	beq.n	8006e3a <HAL_DMA_IRQHandler+0xb46>
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	4964      	ldr	r1, [pc, #400]	; (8006f54 <HAL_DMA_IRQHandler+0xc60>)
 8006dc2:	428b      	cmp	r3, r1
 8006dc4:	d037      	beq.n	8006e36 <HAL_DMA_IRQHandler+0xb42>
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	4963      	ldr	r1, [pc, #396]	; (8006f58 <HAL_DMA_IRQHandler+0xc64>)
 8006dcc:	428b      	cmp	r3, r1
 8006dce:	d030      	beq.n	8006e32 <HAL_DMA_IRQHandler+0xb3e>
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	4961      	ldr	r1, [pc, #388]	; (8006f5c <HAL_DMA_IRQHandler+0xc68>)
 8006dd6:	428b      	cmp	r3, r1
 8006dd8:	d029      	beq.n	8006e2e <HAL_DMA_IRQHandler+0xb3a>
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	4960      	ldr	r1, [pc, #384]	; (8006f60 <HAL_DMA_IRQHandler+0xc6c>)
 8006de0:	428b      	cmp	r3, r1
 8006de2:	d022      	beq.n	8006e2a <HAL_DMA_IRQHandler+0xb36>
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	495e      	ldr	r1, [pc, #376]	; (8006f64 <HAL_DMA_IRQHandler+0xc70>)
 8006dea:	428b      	cmp	r3, r1
 8006dec:	d01a      	beq.n	8006e24 <HAL_DMA_IRQHandler+0xb30>
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	495d      	ldr	r1, [pc, #372]	; (8006f68 <HAL_DMA_IRQHandler+0xc74>)
 8006df4:	428b      	cmp	r3, r1
 8006df6:	d012      	beq.n	8006e1e <HAL_DMA_IRQHandler+0xb2a>
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	495b      	ldr	r1, [pc, #364]	; (8006f6c <HAL_DMA_IRQHandler+0xc78>)
 8006dfe:	428b      	cmp	r3, r1
 8006e00:	d00a      	beq.n	8006e18 <HAL_DMA_IRQHandler+0xb24>
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	495a      	ldr	r1, [pc, #360]	; (8006f70 <HAL_DMA_IRQHandler+0xc7c>)
 8006e08:	428b      	cmp	r3, r1
 8006e0a:	d102      	bne.n	8006e12 <HAL_DMA_IRQHandler+0xb1e>
 8006e0c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006e10:	e01a      	b.n	8006e48 <HAL_DMA_IRQHandler+0xb54>
 8006e12:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006e16:	e017      	b.n	8006e48 <HAL_DMA_IRQHandler+0xb54>
 8006e18:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006e1c:	e014      	b.n	8006e48 <HAL_DMA_IRQHandler+0xb54>
 8006e1e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006e22:	e011      	b.n	8006e48 <HAL_DMA_IRQHandler+0xb54>
 8006e24:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006e28:	e00e      	b.n	8006e48 <HAL_DMA_IRQHandler+0xb54>
 8006e2a:	2340      	movs	r3, #64	; 0x40
 8006e2c:	e00c      	b.n	8006e48 <HAL_DMA_IRQHandler+0xb54>
 8006e2e:	2340      	movs	r3, #64	; 0x40
 8006e30:	e00a      	b.n	8006e48 <HAL_DMA_IRQHandler+0xb54>
 8006e32:	2340      	movs	r3, #64	; 0x40
 8006e34:	e008      	b.n	8006e48 <HAL_DMA_IRQHandler+0xb54>
 8006e36:	2340      	movs	r3, #64	; 0x40
 8006e38:	e006      	b.n	8006e48 <HAL_DMA_IRQHandler+0xb54>
 8006e3a:	4b4e      	ldr	r3, [pc, #312]	; (8006f74 <HAL_DMA_IRQHandler+0xc80>)
 8006e3c:	e004      	b.n	8006e48 <HAL_DMA_IRQHandler+0xb54>
 8006e3e:	4b4d      	ldr	r3, [pc, #308]	; (8006f74 <HAL_DMA_IRQHandler+0xc80>)
 8006e40:	e002      	b.n	8006e48 <HAL_DMA_IRQHandler+0xb54>
 8006e42:	4b4c      	ldr	r3, [pc, #304]	; (8006f74 <HAL_DMA_IRQHandler+0xc80>)
 8006e44:	e000      	b.n	8006e48 <HAL_DMA_IRQHandler+0xb54>
 8006e46:	4b4b      	ldr	r3, [pc, #300]	; (8006f74 <HAL_DMA_IRQHandler+0xc80>)
 8006e48:	4013      	ands	r3, r2
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	bf14      	ite	ne
 8006e4e:	2301      	movne	r3, #1
 8006e50:	2300      	moveq	r3, #0
 8006e52:	b2db      	uxtb	r3, r3
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	f000 81ee 	beq.w	8007236 <HAL_DMA_IRQHandler+0xf42>
		if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET) {
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	695b      	ldr	r3, [r3, #20]
 8006e60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	f000 81e6 	beq.w	8007236 <HAL_DMA_IRQHandler+0xf42>
			/* Disable the FIFO Error interrupt */
			__HAL_DMA_DISABLE_IT(hdma, DMA_IT_FE);
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	695a      	ldr	r2, [r3, #20]
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006e78:	615a      	str	r2, [r3, #20]

			/* Clear the FIFO error flag */
			__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	461a      	mov	r2, r3
 8006e80:	4b3d      	ldr	r3, [pc, #244]	; (8006f78 <HAL_DMA_IRQHandler+0xc84>)
 8006e82:	429a      	cmp	r2, r3
 8006e84:	d97c      	bls.n	8006f80 <HAL_DMA_IRQHandler+0xc8c>
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	4a2e      	ldr	r2, [pc, #184]	; (8006f44 <HAL_DMA_IRQHandler+0xc50>)
 8006e8c:	4293      	cmp	r3, r2
 8006e8e:	d053      	beq.n	8006f38 <HAL_DMA_IRQHandler+0xc44>
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	4a2c      	ldr	r2, [pc, #176]	; (8006f48 <HAL_DMA_IRQHandler+0xc54>)
 8006e96:	4293      	cmp	r3, r2
 8006e98:	d04c      	beq.n	8006f34 <HAL_DMA_IRQHandler+0xc40>
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	4a2b      	ldr	r2, [pc, #172]	; (8006f4c <HAL_DMA_IRQHandler+0xc58>)
 8006ea0:	4293      	cmp	r3, r2
 8006ea2:	d045      	beq.n	8006f30 <HAL_DMA_IRQHandler+0xc3c>
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	4a29      	ldr	r2, [pc, #164]	; (8006f50 <HAL_DMA_IRQHandler+0xc5c>)
 8006eaa:	4293      	cmp	r3, r2
 8006eac:	d03e      	beq.n	8006f2c <HAL_DMA_IRQHandler+0xc38>
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	4a28      	ldr	r2, [pc, #160]	; (8006f54 <HAL_DMA_IRQHandler+0xc60>)
 8006eb4:	4293      	cmp	r3, r2
 8006eb6:	d037      	beq.n	8006f28 <HAL_DMA_IRQHandler+0xc34>
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	4a26      	ldr	r2, [pc, #152]	; (8006f58 <HAL_DMA_IRQHandler+0xc64>)
 8006ebe:	4293      	cmp	r3, r2
 8006ec0:	d030      	beq.n	8006f24 <HAL_DMA_IRQHandler+0xc30>
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	4a25      	ldr	r2, [pc, #148]	; (8006f5c <HAL_DMA_IRQHandler+0xc68>)
 8006ec8:	4293      	cmp	r3, r2
 8006eca:	d029      	beq.n	8006f20 <HAL_DMA_IRQHandler+0xc2c>
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	4a23      	ldr	r2, [pc, #140]	; (8006f60 <HAL_DMA_IRQHandler+0xc6c>)
 8006ed2:	4293      	cmp	r3, r2
 8006ed4:	d022      	beq.n	8006f1c <HAL_DMA_IRQHandler+0xc28>
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	4a22      	ldr	r2, [pc, #136]	; (8006f64 <HAL_DMA_IRQHandler+0xc70>)
 8006edc:	4293      	cmp	r3, r2
 8006ede:	d01a      	beq.n	8006f16 <HAL_DMA_IRQHandler+0xc22>
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	4a20      	ldr	r2, [pc, #128]	; (8006f68 <HAL_DMA_IRQHandler+0xc74>)
 8006ee6:	4293      	cmp	r3, r2
 8006ee8:	d012      	beq.n	8006f10 <HAL_DMA_IRQHandler+0xc1c>
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	4a1f      	ldr	r2, [pc, #124]	; (8006f6c <HAL_DMA_IRQHandler+0xc78>)
 8006ef0:	4293      	cmp	r3, r2
 8006ef2:	d00a      	beq.n	8006f0a <HAL_DMA_IRQHandler+0xc16>
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	4a1d      	ldr	r2, [pc, #116]	; (8006f70 <HAL_DMA_IRQHandler+0xc7c>)
 8006efa:	4293      	cmp	r3, r2
 8006efc:	d102      	bne.n	8006f04 <HAL_DMA_IRQHandler+0xc10>
 8006efe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006f02:	e01a      	b.n	8006f3a <HAL_DMA_IRQHandler+0xc46>
 8006f04:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006f08:	e017      	b.n	8006f3a <HAL_DMA_IRQHandler+0xc46>
 8006f0a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006f0e:	e014      	b.n	8006f3a <HAL_DMA_IRQHandler+0xc46>
 8006f10:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006f14:	e011      	b.n	8006f3a <HAL_DMA_IRQHandler+0xc46>
 8006f16:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006f1a:	e00e      	b.n	8006f3a <HAL_DMA_IRQHandler+0xc46>
 8006f1c:	2340      	movs	r3, #64	; 0x40
 8006f1e:	e00c      	b.n	8006f3a <HAL_DMA_IRQHandler+0xc46>
 8006f20:	2340      	movs	r3, #64	; 0x40
 8006f22:	e00a      	b.n	8006f3a <HAL_DMA_IRQHandler+0xc46>
 8006f24:	2340      	movs	r3, #64	; 0x40
 8006f26:	e008      	b.n	8006f3a <HAL_DMA_IRQHandler+0xc46>
 8006f28:	2340      	movs	r3, #64	; 0x40
 8006f2a:	e006      	b.n	8006f3a <HAL_DMA_IRQHandler+0xc46>
 8006f2c:	4b11      	ldr	r3, [pc, #68]	; (8006f74 <HAL_DMA_IRQHandler+0xc80>)
 8006f2e:	e004      	b.n	8006f3a <HAL_DMA_IRQHandler+0xc46>
 8006f30:	4b10      	ldr	r3, [pc, #64]	; (8006f74 <HAL_DMA_IRQHandler+0xc80>)
 8006f32:	e002      	b.n	8006f3a <HAL_DMA_IRQHandler+0xc46>
 8006f34:	4b0f      	ldr	r3, [pc, #60]	; (8006f74 <HAL_DMA_IRQHandler+0xc80>)
 8006f36:	e000      	b.n	8006f3a <HAL_DMA_IRQHandler+0xc46>
 8006f38:	4b0e      	ldr	r3, [pc, #56]	; (8006f74 <HAL_DMA_IRQHandler+0xc80>)
 8006f3a:	4a10      	ldr	r2, [pc, #64]	; (8006f7c <HAL_DMA_IRQHandler+0xc88>)
 8006f3c:	60d3      	str	r3, [r2, #12]
 8006f3e:	e164      	b.n	800720a <HAL_DMA_IRQHandler+0xf16>
 8006f40:	40026000 	.word	0x40026000
 8006f44:	40026010 	.word	0x40026010
 8006f48:	40026410 	.word	0x40026410
 8006f4c:	40026070 	.word	0x40026070
 8006f50:	40026470 	.word	0x40026470
 8006f54:	40026028 	.word	0x40026028
 8006f58:	40026428 	.word	0x40026428
 8006f5c:	40026088 	.word	0x40026088
 8006f60:	40026488 	.word	0x40026488
 8006f64:	40026040 	.word	0x40026040
 8006f68:	40026440 	.word	0x40026440
 8006f6c:	400260a0 	.word	0x400260a0
 8006f70:	400264a0 	.word	0x400264a0
 8006f74:	00800001 	.word	0x00800001
 8006f78:	40026458 	.word	0x40026458
 8006f7c:	40026400 	.word	0x40026400
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	461a      	mov	r2, r3
 8006f86:	4b89      	ldr	r3, [pc, #548]	; (80071ac <HAL_DMA_IRQHandler+0xeb8>)
 8006f88:	429a      	cmp	r2, r3
 8006f8a:	d95c      	bls.n	8007046 <HAL_DMA_IRQHandler+0xd52>
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	4a87      	ldr	r2, [pc, #540]	; (80071b0 <HAL_DMA_IRQHandler+0xebc>)
 8006f92:	4293      	cmp	r3, r2
 8006f94:	d053      	beq.n	800703e <HAL_DMA_IRQHandler+0xd4a>
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	4a86      	ldr	r2, [pc, #536]	; (80071b4 <HAL_DMA_IRQHandler+0xec0>)
 8006f9c:	4293      	cmp	r3, r2
 8006f9e:	d04c      	beq.n	800703a <HAL_DMA_IRQHandler+0xd46>
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	4a84      	ldr	r2, [pc, #528]	; (80071b8 <HAL_DMA_IRQHandler+0xec4>)
 8006fa6:	4293      	cmp	r3, r2
 8006fa8:	d045      	beq.n	8007036 <HAL_DMA_IRQHandler+0xd42>
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	4a83      	ldr	r2, [pc, #524]	; (80071bc <HAL_DMA_IRQHandler+0xec8>)
 8006fb0:	4293      	cmp	r3, r2
 8006fb2:	d03e      	beq.n	8007032 <HAL_DMA_IRQHandler+0xd3e>
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	4a81      	ldr	r2, [pc, #516]	; (80071c0 <HAL_DMA_IRQHandler+0xecc>)
 8006fba:	4293      	cmp	r3, r2
 8006fbc:	d037      	beq.n	800702e <HAL_DMA_IRQHandler+0xd3a>
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	4a80      	ldr	r2, [pc, #512]	; (80071c4 <HAL_DMA_IRQHandler+0xed0>)
 8006fc4:	4293      	cmp	r3, r2
 8006fc6:	d030      	beq.n	800702a <HAL_DMA_IRQHandler+0xd36>
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	4a7e      	ldr	r2, [pc, #504]	; (80071c8 <HAL_DMA_IRQHandler+0xed4>)
 8006fce:	4293      	cmp	r3, r2
 8006fd0:	d029      	beq.n	8007026 <HAL_DMA_IRQHandler+0xd32>
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	4a7d      	ldr	r2, [pc, #500]	; (80071cc <HAL_DMA_IRQHandler+0xed8>)
 8006fd8:	4293      	cmp	r3, r2
 8006fda:	d022      	beq.n	8007022 <HAL_DMA_IRQHandler+0xd2e>
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	4a7b      	ldr	r2, [pc, #492]	; (80071d0 <HAL_DMA_IRQHandler+0xedc>)
 8006fe2:	4293      	cmp	r3, r2
 8006fe4:	d01a      	beq.n	800701c <HAL_DMA_IRQHandler+0xd28>
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	4a7a      	ldr	r2, [pc, #488]	; (80071d4 <HAL_DMA_IRQHandler+0xee0>)
 8006fec:	4293      	cmp	r3, r2
 8006fee:	d012      	beq.n	8007016 <HAL_DMA_IRQHandler+0xd22>
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	4a78      	ldr	r2, [pc, #480]	; (80071d8 <HAL_DMA_IRQHandler+0xee4>)
 8006ff6:	4293      	cmp	r3, r2
 8006ff8:	d00a      	beq.n	8007010 <HAL_DMA_IRQHandler+0xd1c>
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	4a77      	ldr	r2, [pc, #476]	; (80071dc <HAL_DMA_IRQHandler+0xee8>)
 8007000:	4293      	cmp	r3, r2
 8007002:	d102      	bne.n	800700a <HAL_DMA_IRQHandler+0xd16>
 8007004:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007008:	e01a      	b.n	8007040 <HAL_DMA_IRQHandler+0xd4c>
 800700a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800700e:	e017      	b.n	8007040 <HAL_DMA_IRQHandler+0xd4c>
 8007010:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007014:	e014      	b.n	8007040 <HAL_DMA_IRQHandler+0xd4c>
 8007016:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800701a:	e011      	b.n	8007040 <HAL_DMA_IRQHandler+0xd4c>
 800701c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007020:	e00e      	b.n	8007040 <HAL_DMA_IRQHandler+0xd4c>
 8007022:	2340      	movs	r3, #64	; 0x40
 8007024:	e00c      	b.n	8007040 <HAL_DMA_IRQHandler+0xd4c>
 8007026:	2340      	movs	r3, #64	; 0x40
 8007028:	e00a      	b.n	8007040 <HAL_DMA_IRQHandler+0xd4c>
 800702a:	2340      	movs	r3, #64	; 0x40
 800702c:	e008      	b.n	8007040 <HAL_DMA_IRQHandler+0xd4c>
 800702e:	2340      	movs	r3, #64	; 0x40
 8007030:	e006      	b.n	8007040 <HAL_DMA_IRQHandler+0xd4c>
 8007032:	4b6b      	ldr	r3, [pc, #428]	; (80071e0 <HAL_DMA_IRQHandler+0xeec>)
 8007034:	e004      	b.n	8007040 <HAL_DMA_IRQHandler+0xd4c>
 8007036:	4b6a      	ldr	r3, [pc, #424]	; (80071e0 <HAL_DMA_IRQHandler+0xeec>)
 8007038:	e002      	b.n	8007040 <HAL_DMA_IRQHandler+0xd4c>
 800703a:	4b69      	ldr	r3, [pc, #420]	; (80071e0 <HAL_DMA_IRQHandler+0xeec>)
 800703c:	e000      	b.n	8007040 <HAL_DMA_IRQHandler+0xd4c>
 800703e:	4b68      	ldr	r3, [pc, #416]	; (80071e0 <HAL_DMA_IRQHandler+0xeec>)
 8007040:	4a68      	ldr	r2, [pc, #416]	; (80071e4 <HAL_DMA_IRQHandler+0xef0>)
 8007042:	6093      	str	r3, [r2, #8]
 8007044:	e0e1      	b.n	800720a <HAL_DMA_IRQHandler+0xf16>
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	461a      	mov	r2, r3
 800704c:	4b66      	ldr	r3, [pc, #408]	; (80071e8 <HAL_DMA_IRQHandler+0xef4>)
 800704e:	429a      	cmp	r2, r3
 8007050:	d95c      	bls.n	800710c <HAL_DMA_IRQHandler+0xe18>
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	4a56      	ldr	r2, [pc, #344]	; (80071b0 <HAL_DMA_IRQHandler+0xebc>)
 8007058:	4293      	cmp	r3, r2
 800705a:	d053      	beq.n	8007104 <HAL_DMA_IRQHandler+0xe10>
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	4a54      	ldr	r2, [pc, #336]	; (80071b4 <HAL_DMA_IRQHandler+0xec0>)
 8007062:	4293      	cmp	r3, r2
 8007064:	d04c      	beq.n	8007100 <HAL_DMA_IRQHandler+0xe0c>
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	4a53      	ldr	r2, [pc, #332]	; (80071b8 <HAL_DMA_IRQHandler+0xec4>)
 800706c:	4293      	cmp	r3, r2
 800706e:	d045      	beq.n	80070fc <HAL_DMA_IRQHandler+0xe08>
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	4a51      	ldr	r2, [pc, #324]	; (80071bc <HAL_DMA_IRQHandler+0xec8>)
 8007076:	4293      	cmp	r3, r2
 8007078:	d03e      	beq.n	80070f8 <HAL_DMA_IRQHandler+0xe04>
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	4a50      	ldr	r2, [pc, #320]	; (80071c0 <HAL_DMA_IRQHandler+0xecc>)
 8007080:	4293      	cmp	r3, r2
 8007082:	d037      	beq.n	80070f4 <HAL_DMA_IRQHandler+0xe00>
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	4a4e      	ldr	r2, [pc, #312]	; (80071c4 <HAL_DMA_IRQHandler+0xed0>)
 800708a:	4293      	cmp	r3, r2
 800708c:	d030      	beq.n	80070f0 <HAL_DMA_IRQHandler+0xdfc>
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	4a4d      	ldr	r2, [pc, #308]	; (80071c8 <HAL_DMA_IRQHandler+0xed4>)
 8007094:	4293      	cmp	r3, r2
 8007096:	d029      	beq.n	80070ec <HAL_DMA_IRQHandler+0xdf8>
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	4a4b      	ldr	r2, [pc, #300]	; (80071cc <HAL_DMA_IRQHandler+0xed8>)
 800709e:	4293      	cmp	r3, r2
 80070a0:	d022      	beq.n	80070e8 <HAL_DMA_IRQHandler+0xdf4>
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	4a4a      	ldr	r2, [pc, #296]	; (80071d0 <HAL_DMA_IRQHandler+0xedc>)
 80070a8:	4293      	cmp	r3, r2
 80070aa:	d01a      	beq.n	80070e2 <HAL_DMA_IRQHandler+0xdee>
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	4a48      	ldr	r2, [pc, #288]	; (80071d4 <HAL_DMA_IRQHandler+0xee0>)
 80070b2:	4293      	cmp	r3, r2
 80070b4:	d012      	beq.n	80070dc <HAL_DMA_IRQHandler+0xde8>
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	4a47      	ldr	r2, [pc, #284]	; (80071d8 <HAL_DMA_IRQHandler+0xee4>)
 80070bc:	4293      	cmp	r3, r2
 80070be:	d00a      	beq.n	80070d6 <HAL_DMA_IRQHandler+0xde2>
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	4a45      	ldr	r2, [pc, #276]	; (80071dc <HAL_DMA_IRQHandler+0xee8>)
 80070c6:	4293      	cmp	r3, r2
 80070c8:	d102      	bne.n	80070d0 <HAL_DMA_IRQHandler+0xddc>
 80070ca:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80070ce:	e01a      	b.n	8007106 <HAL_DMA_IRQHandler+0xe12>
 80070d0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80070d4:	e017      	b.n	8007106 <HAL_DMA_IRQHandler+0xe12>
 80070d6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80070da:	e014      	b.n	8007106 <HAL_DMA_IRQHandler+0xe12>
 80070dc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80070e0:	e011      	b.n	8007106 <HAL_DMA_IRQHandler+0xe12>
 80070e2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80070e6:	e00e      	b.n	8007106 <HAL_DMA_IRQHandler+0xe12>
 80070e8:	2340      	movs	r3, #64	; 0x40
 80070ea:	e00c      	b.n	8007106 <HAL_DMA_IRQHandler+0xe12>
 80070ec:	2340      	movs	r3, #64	; 0x40
 80070ee:	e00a      	b.n	8007106 <HAL_DMA_IRQHandler+0xe12>
 80070f0:	2340      	movs	r3, #64	; 0x40
 80070f2:	e008      	b.n	8007106 <HAL_DMA_IRQHandler+0xe12>
 80070f4:	2340      	movs	r3, #64	; 0x40
 80070f6:	e006      	b.n	8007106 <HAL_DMA_IRQHandler+0xe12>
 80070f8:	4b39      	ldr	r3, [pc, #228]	; (80071e0 <HAL_DMA_IRQHandler+0xeec>)
 80070fa:	e004      	b.n	8007106 <HAL_DMA_IRQHandler+0xe12>
 80070fc:	4b38      	ldr	r3, [pc, #224]	; (80071e0 <HAL_DMA_IRQHandler+0xeec>)
 80070fe:	e002      	b.n	8007106 <HAL_DMA_IRQHandler+0xe12>
 8007100:	4b37      	ldr	r3, [pc, #220]	; (80071e0 <HAL_DMA_IRQHandler+0xeec>)
 8007102:	e000      	b.n	8007106 <HAL_DMA_IRQHandler+0xe12>
 8007104:	4b36      	ldr	r3, [pc, #216]	; (80071e0 <HAL_DMA_IRQHandler+0xeec>)
 8007106:	4a39      	ldr	r2, [pc, #228]	; (80071ec <HAL_DMA_IRQHandler+0xef8>)
 8007108:	60d3      	str	r3, [r2, #12]
 800710a:	e07e      	b.n	800720a <HAL_DMA_IRQHandler+0xf16>
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	4a27      	ldr	r2, [pc, #156]	; (80071b0 <HAL_DMA_IRQHandler+0xebc>)
 8007112:	4293      	cmp	r3, r2
 8007114:	d076      	beq.n	8007204 <HAL_DMA_IRQHandler+0xf10>
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	4a26      	ldr	r2, [pc, #152]	; (80071b4 <HAL_DMA_IRQHandler+0xec0>)
 800711c:	4293      	cmp	r3, r2
 800711e:	d06f      	beq.n	8007200 <HAL_DMA_IRQHandler+0xf0c>
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	4a24      	ldr	r2, [pc, #144]	; (80071b8 <HAL_DMA_IRQHandler+0xec4>)
 8007126:	4293      	cmp	r3, r2
 8007128:	d068      	beq.n	80071fc <HAL_DMA_IRQHandler+0xf08>
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	4a23      	ldr	r2, [pc, #140]	; (80071bc <HAL_DMA_IRQHandler+0xec8>)
 8007130:	4293      	cmp	r3, r2
 8007132:	d061      	beq.n	80071f8 <HAL_DMA_IRQHandler+0xf04>
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	4a21      	ldr	r2, [pc, #132]	; (80071c0 <HAL_DMA_IRQHandler+0xecc>)
 800713a:	4293      	cmp	r3, r2
 800713c:	d05a      	beq.n	80071f4 <HAL_DMA_IRQHandler+0xf00>
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	4a20      	ldr	r2, [pc, #128]	; (80071c4 <HAL_DMA_IRQHandler+0xed0>)
 8007144:	4293      	cmp	r3, r2
 8007146:	d053      	beq.n	80071f0 <HAL_DMA_IRQHandler+0xefc>
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	4a1e      	ldr	r2, [pc, #120]	; (80071c8 <HAL_DMA_IRQHandler+0xed4>)
 800714e:	4293      	cmp	r3, r2
 8007150:	d029      	beq.n	80071a6 <HAL_DMA_IRQHandler+0xeb2>
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	4a1d      	ldr	r2, [pc, #116]	; (80071cc <HAL_DMA_IRQHandler+0xed8>)
 8007158:	4293      	cmp	r3, r2
 800715a:	d022      	beq.n	80071a2 <HAL_DMA_IRQHandler+0xeae>
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	4a1b      	ldr	r2, [pc, #108]	; (80071d0 <HAL_DMA_IRQHandler+0xedc>)
 8007162:	4293      	cmp	r3, r2
 8007164:	d01a      	beq.n	800719c <HAL_DMA_IRQHandler+0xea8>
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	4a1a      	ldr	r2, [pc, #104]	; (80071d4 <HAL_DMA_IRQHandler+0xee0>)
 800716c:	4293      	cmp	r3, r2
 800716e:	d012      	beq.n	8007196 <HAL_DMA_IRQHandler+0xea2>
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	4a18      	ldr	r2, [pc, #96]	; (80071d8 <HAL_DMA_IRQHandler+0xee4>)
 8007176:	4293      	cmp	r3, r2
 8007178:	d00a      	beq.n	8007190 <HAL_DMA_IRQHandler+0xe9c>
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	4a17      	ldr	r2, [pc, #92]	; (80071dc <HAL_DMA_IRQHandler+0xee8>)
 8007180:	4293      	cmp	r3, r2
 8007182:	d102      	bne.n	800718a <HAL_DMA_IRQHandler+0xe96>
 8007184:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007188:	e03d      	b.n	8007206 <HAL_DMA_IRQHandler+0xf12>
 800718a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800718e:	e03a      	b.n	8007206 <HAL_DMA_IRQHandler+0xf12>
 8007190:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007194:	e037      	b.n	8007206 <HAL_DMA_IRQHandler+0xf12>
 8007196:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800719a:	e034      	b.n	8007206 <HAL_DMA_IRQHandler+0xf12>
 800719c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80071a0:	e031      	b.n	8007206 <HAL_DMA_IRQHandler+0xf12>
 80071a2:	2340      	movs	r3, #64	; 0x40
 80071a4:	e02f      	b.n	8007206 <HAL_DMA_IRQHandler+0xf12>
 80071a6:	2340      	movs	r3, #64	; 0x40
 80071a8:	e02d      	b.n	8007206 <HAL_DMA_IRQHandler+0xf12>
 80071aa:	bf00      	nop
 80071ac:	400260b8 	.word	0x400260b8
 80071b0:	40026010 	.word	0x40026010
 80071b4:	40026410 	.word	0x40026410
 80071b8:	40026070 	.word	0x40026070
 80071bc:	40026470 	.word	0x40026470
 80071c0:	40026028 	.word	0x40026028
 80071c4:	40026428 	.word	0x40026428
 80071c8:	40026088 	.word	0x40026088
 80071cc:	40026488 	.word	0x40026488
 80071d0:	40026040 	.word	0x40026040
 80071d4:	40026440 	.word	0x40026440
 80071d8:	400260a0 	.word	0x400260a0
 80071dc:	400264a0 	.word	0x400264a0
 80071e0:	00800001 	.word	0x00800001
 80071e4:	40026400 	.word	0x40026400
 80071e8:	40026058 	.word	0x40026058
 80071ec:	40026000 	.word	0x40026000
 80071f0:	2340      	movs	r3, #64	; 0x40
 80071f2:	e008      	b.n	8007206 <HAL_DMA_IRQHandler+0xf12>
 80071f4:	2340      	movs	r3, #64	; 0x40
 80071f6:	e006      	b.n	8007206 <HAL_DMA_IRQHandler+0xf12>
 80071f8:	4b7c      	ldr	r3, [pc, #496]	; (80073ec <HAL_DMA_IRQHandler+0x10f8>)
 80071fa:	e004      	b.n	8007206 <HAL_DMA_IRQHandler+0xf12>
 80071fc:	4b7b      	ldr	r3, [pc, #492]	; (80073ec <HAL_DMA_IRQHandler+0x10f8>)
 80071fe:	e002      	b.n	8007206 <HAL_DMA_IRQHandler+0xf12>
 8007200:	4b7a      	ldr	r3, [pc, #488]	; (80073ec <HAL_DMA_IRQHandler+0x10f8>)
 8007202:	e000      	b.n	8007206 <HAL_DMA_IRQHandler+0xf12>
 8007204:	4b79      	ldr	r3, [pc, #484]	; (80073ec <HAL_DMA_IRQHandler+0x10f8>)
 8007206:	4a7a      	ldr	r2, [pc, #488]	; (80073f0 <HAL_DMA_IRQHandler+0x10fc>)
 8007208:	6093      	str	r3, [r2, #8]

			/* Update error code */
			hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800720e:	f043 0202 	orr.w	r2, r3, #2
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	64da      	str	r2, [r3, #76]	; 0x4c

			/* Change the DMA state */
			hdma->State = HAL_DMA_STATE_ERROR;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2204      	movs	r2, #4
 800721a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

			/* Process Unlocked */
			__HAL_UNLOCK(hdma);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	2200      	movs	r2, #0
 8007222:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

			if (hdma->XferErrorCallback != NULL) {
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800722a:	2b00      	cmp	r3, #0
 800722c:	d003      	beq.n	8007236 <HAL_DMA_IRQHandler+0xf42>
				/* Transfer error callback */
				hdma->XferErrorCallback(hdma);
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007232:	6878      	ldr	r0, [r7, #4]
 8007234:	4798      	blx	r3
			}
		}
	}
	/* Direct Mode Error Interrupt management ***********************************/
	if (__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma)) != RESET) {
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	461a      	mov	r2, r3
 800723c:	4b6d      	ldr	r3, [pc, #436]	; (80073f4 <HAL_DMA_IRQHandler+0x1100>)
 800723e:	429a      	cmp	r2, r3
 8007240:	d966      	bls.n	8007310 <HAL_DMA_IRQHandler+0x101c>
 8007242:	4b6d      	ldr	r3, [pc, #436]	; (80073f8 <HAL_DMA_IRQHandler+0x1104>)
 8007244:	685a      	ldr	r2, [r3, #4]
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	496c      	ldr	r1, [pc, #432]	; (80073fc <HAL_DMA_IRQHandler+0x1108>)
 800724c:	428b      	cmp	r3, r1
 800724e:	d057      	beq.n	8007300 <HAL_DMA_IRQHandler+0x100c>
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	496a      	ldr	r1, [pc, #424]	; (8007400 <HAL_DMA_IRQHandler+0x110c>)
 8007256:	428b      	cmp	r3, r1
 8007258:	d050      	beq.n	80072fc <HAL_DMA_IRQHandler+0x1008>
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	4969      	ldr	r1, [pc, #420]	; (8007404 <HAL_DMA_IRQHandler+0x1110>)
 8007260:	428b      	cmp	r3, r1
 8007262:	d049      	beq.n	80072f8 <HAL_DMA_IRQHandler+0x1004>
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	4967      	ldr	r1, [pc, #412]	; (8007408 <HAL_DMA_IRQHandler+0x1114>)
 800726a:	428b      	cmp	r3, r1
 800726c:	d042      	beq.n	80072f4 <HAL_DMA_IRQHandler+0x1000>
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	4966      	ldr	r1, [pc, #408]	; (800740c <HAL_DMA_IRQHandler+0x1118>)
 8007274:	428b      	cmp	r3, r1
 8007276:	d03a      	beq.n	80072ee <HAL_DMA_IRQHandler+0xffa>
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	4964      	ldr	r1, [pc, #400]	; (8007410 <HAL_DMA_IRQHandler+0x111c>)
 800727e:	428b      	cmp	r3, r1
 8007280:	d032      	beq.n	80072e8 <HAL_DMA_IRQHandler+0xff4>
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	4963      	ldr	r1, [pc, #396]	; (8007414 <HAL_DMA_IRQHandler+0x1120>)
 8007288:	428b      	cmp	r3, r1
 800728a:	d02a      	beq.n	80072e2 <HAL_DMA_IRQHandler+0xfee>
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	4961      	ldr	r1, [pc, #388]	; (8007418 <HAL_DMA_IRQHandler+0x1124>)
 8007292:	428b      	cmp	r3, r1
 8007294:	d022      	beq.n	80072dc <HAL_DMA_IRQHandler+0xfe8>
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	4960      	ldr	r1, [pc, #384]	; (800741c <HAL_DMA_IRQHandler+0x1128>)
 800729c:	428b      	cmp	r3, r1
 800729e:	d01a      	beq.n	80072d6 <HAL_DMA_IRQHandler+0xfe2>
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	495e      	ldr	r1, [pc, #376]	; (8007420 <HAL_DMA_IRQHandler+0x112c>)
 80072a6:	428b      	cmp	r3, r1
 80072a8:	d012      	beq.n	80072d0 <HAL_DMA_IRQHandler+0xfdc>
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	495d      	ldr	r1, [pc, #372]	; (8007424 <HAL_DMA_IRQHandler+0x1130>)
 80072b0:	428b      	cmp	r3, r1
 80072b2:	d00a      	beq.n	80072ca <HAL_DMA_IRQHandler+0xfd6>
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	495b      	ldr	r1, [pc, #364]	; (8007428 <HAL_DMA_IRQHandler+0x1134>)
 80072ba:	428b      	cmp	r3, r1
 80072bc:	d102      	bne.n	80072c4 <HAL_DMA_IRQHandler+0xfd0>
 80072be:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80072c2:	e01e      	b.n	8007302 <HAL_DMA_IRQHandler+0x100e>
 80072c4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80072c8:	e01b      	b.n	8007302 <HAL_DMA_IRQHandler+0x100e>
 80072ca:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80072ce:	e018      	b.n	8007302 <HAL_DMA_IRQHandler+0x100e>
 80072d0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80072d4:	e015      	b.n	8007302 <HAL_DMA_IRQHandler+0x100e>
 80072d6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80072da:	e012      	b.n	8007302 <HAL_DMA_IRQHandler+0x100e>
 80072dc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80072e0:	e00f      	b.n	8007302 <HAL_DMA_IRQHandler+0x100e>
 80072e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80072e6:	e00c      	b.n	8007302 <HAL_DMA_IRQHandler+0x100e>
 80072e8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80072ec:	e009      	b.n	8007302 <HAL_DMA_IRQHandler+0x100e>
 80072ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 80072f2:	e006      	b.n	8007302 <HAL_DMA_IRQHandler+0x100e>
 80072f4:	4b4d      	ldr	r3, [pc, #308]	; (800742c <HAL_DMA_IRQHandler+0x1138>)
 80072f6:	e004      	b.n	8007302 <HAL_DMA_IRQHandler+0x100e>
 80072f8:	4b4c      	ldr	r3, [pc, #304]	; (800742c <HAL_DMA_IRQHandler+0x1138>)
 80072fa:	e002      	b.n	8007302 <HAL_DMA_IRQHandler+0x100e>
 80072fc:	4b4b      	ldr	r3, [pc, #300]	; (800742c <HAL_DMA_IRQHandler+0x1138>)
 80072fe:	e000      	b.n	8007302 <HAL_DMA_IRQHandler+0x100e>
 8007300:	4b4a      	ldr	r3, [pc, #296]	; (800742c <HAL_DMA_IRQHandler+0x1138>)
 8007302:	4013      	ands	r3, r2
 8007304:	2b00      	cmp	r3, #0
 8007306:	bf14      	ite	ne
 8007308:	2301      	movne	r3, #1
 800730a:	2300      	moveq	r3, #0
 800730c:	b2db      	uxtb	r3, r3
 800730e:	e182      	b.n	8007616 <HAL_DMA_IRQHandler+0x1322>
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	461a      	mov	r2, r3
 8007316:	4b46      	ldr	r3, [pc, #280]	; (8007430 <HAL_DMA_IRQHandler+0x113c>)
 8007318:	429a      	cmp	r2, r3
 800731a:	f240 808b 	bls.w	8007434 <HAL_DMA_IRQHandler+0x1140>
 800731e:	4b36      	ldr	r3, [pc, #216]	; (80073f8 <HAL_DMA_IRQHandler+0x1104>)
 8007320:	681a      	ldr	r2, [r3, #0]
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	4935      	ldr	r1, [pc, #212]	; (80073fc <HAL_DMA_IRQHandler+0x1108>)
 8007328:	428b      	cmp	r3, r1
 800732a:	d057      	beq.n	80073dc <HAL_DMA_IRQHandler+0x10e8>
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	4933      	ldr	r1, [pc, #204]	; (8007400 <HAL_DMA_IRQHandler+0x110c>)
 8007332:	428b      	cmp	r3, r1
 8007334:	d050      	beq.n	80073d8 <HAL_DMA_IRQHandler+0x10e4>
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	4932      	ldr	r1, [pc, #200]	; (8007404 <HAL_DMA_IRQHandler+0x1110>)
 800733c:	428b      	cmp	r3, r1
 800733e:	d049      	beq.n	80073d4 <HAL_DMA_IRQHandler+0x10e0>
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	4930      	ldr	r1, [pc, #192]	; (8007408 <HAL_DMA_IRQHandler+0x1114>)
 8007346:	428b      	cmp	r3, r1
 8007348:	d042      	beq.n	80073d0 <HAL_DMA_IRQHandler+0x10dc>
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	492f      	ldr	r1, [pc, #188]	; (800740c <HAL_DMA_IRQHandler+0x1118>)
 8007350:	428b      	cmp	r3, r1
 8007352:	d03a      	beq.n	80073ca <HAL_DMA_IRQHandler+0x10d6>
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	492d      	ldr	r1, [pc, #180]	; (8007410 <HAL_DMA_IRQHandler+0x111c>)
 800735a:	428b      	cmp	r3, r1
 800735c:	d032      	beq.n	80073c4 <HAL_DMA_IRQHandler+0x10d0>
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	492c      	ldr	r1, [pc, #176]	; (8007414 <HAL_DMA_IRQHandler+0x1120>)
 8007364:	428b      	cmp	r3, r1
 8007366:	d02a      	beq.n	80073be <HAL_DMA_IRQHandler+0x10ca>
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	492a      	ldr	r1, [pc, #168]	; (8007418 <HAL_DMA_IRQHandler+0x1124>)
 800736e:	428b      	cmp	r3, r1
 8007370:	d022      	beq.n	80073b8 <HAL_DMA_IRQHandler+0x10c4>
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	4929      	ldr	r1, [pc, #164]	; (800741c <HAL_DMA_IRQHandler+0x1128>)
 8007378:	428b      	cmp	r3, r1
 800737a:	d01a      	beq.n	80073b2 <HAL_DMA_IRQHandler+0x10be>
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	4927      	ldr	r1, [pc, #156]	; (8007420 <HAL_DMA_IRQHandler+0x112c>)
 8007382:	428b      	cmp	r3, r1
 8007384:	d012      	beq.n	80073ac <HAL_DMA_IRQHandler+0x10b8>
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	4926      	ldr	r1, [pc, #152]	; (8007424 <HAL_DMA_IRQHandler+0x1130>)
 800738c:	428b      	cmp	r3, r1
 800738e:	d00a      	beq.n	80073a6 <HAL_DMA_IRQHandler+0x10b2>
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	4924      	ldr	r1, [pc, #144]	; (8007428 <HAL_DMA_IRQHandler+0x1134>)
 8007396:	428b      	cmp	r3, r1
 8007398:	d102      	bne.n	80073a0 <HAL_DMA_IRQHandler+0x10ac>
 800739a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800739e:	e01e      	b.n	80073de <HAL_DMA_IRQHandler+0x10ea>
 80073a0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80073a4:	e01b      	b.n	80073de <HAL_DMA_IRQHandler+0x10ea>
 80073a6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80073aa:	e018      	b.n	80073de <HAL_DMA_IRQHandler+0x10ea>
 80073ac:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80073b0:	e015      	b.n	80073de <HAL_DMA_IRQHandler+0x10ea>
 80073b2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80073b6:	e012      	b.n	80073de <HAL_DMA_IRQHandler+0x10ea>
 80073b8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80073bc:	e00f      	b.n	80073de <HAL_DMA_IRQHandler+0x10ea>
 80073be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80073c2:	e00c      	b.n	80073de <HAL_DMA_IRQHandler+0x10ea>
 80073c4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80073c8:	e009      	b.n	80073de <HAL_DMA_IRQHandler+0x10ea>
 80073ca:	f44f 7380 	mov.w	r3, #256	; 0x100
 80073ce:	e006      	b.n	80073de <HAL_DMA_IRQHandler+0x10ea>
 80073d0:	4b16      	ldr	r3, [pc, #88]	; (800742c <HAL_DMA_IRQHandler+0x1138>)
 80073d2:	e004      	b.n	80073de <HAL_DMA_IRQHandler+0x10ea>
 80073d4:	4b15      	ldr	r3, [pc, #84]	; (800742c <HAL_DMA_IRQHandler+0x1138>)
 80073d6:	e002      	b.n	80073de <HAL_DMA_IRQHandler+0x10ea>
 80073d8:	4b14      	ldr	r3, [pc, #80]	; (800742c <HAL_DMA_IRQHandler+0x1138>)
 80073da:	e000      	b.n	80073de <HAL_DMA_IRQHandler+0x10ea>
 80073dc:	4b13      	ldr	r3, [pc, #76]	; (800742c <HAL_DMA_IRQHandler+0x1138>)
 80073de:	4013      	ands	r3, r2
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	bf14      	ite	ne
 80073e4:	2301      	movne	r3, #1
 80073e6:	2300      	moveq	r3, #0
 80073e8:	b2db      	uxtb	r3, r3
 80073ea:	e114      	b.n	8007616 <HAL_DMA_IRQHandler+0x1322>
 80073ec:	00800001 	.word	0x00800001
 80073f0:	40026000 	.word	0x40026000
 80073f4:	40026458 	.word	0x40026458
 80073f8:	40026400 	.word	0x40026400
 80073fc:	40026010 	.word	0x40026010
 8007400:	40026410 	.word	0x40026410
 8007404:	40026070 	.word	0x40026070
 8007408:	40026470 	.word	0x40026470
 800740c:	40026028 	.word	0x40026028
 8007410:	40026428 	.word	0x40026428
 8007414:	40026088 	.word	0x40026088
 8007418:	40026488 	.word	0x40026488
 800741c:	40026040 	.word	0x40026040
 8007420:	40026440 	.word	0x40026440
 8007424:	400260a0 	.word	0x400260a0
 8007428:	400264a0 	.word	0x400264a0
 800742c:	00800004 	.word	0x00800004
 8007430:	400260b8 	.word	0x400260b8
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	461a      	mov	r2, r3
 800743a:	4b64      	ldr	r3, [pc, #400]	; (80075cc <HAL_DMA_IRQHandler+0x12d8>)
 800743c:	429a      	cmp	r2, r3
 800743e:	d966      	bls.n	800750e <HAL_DMA_IRQHandler+0x121a>
 8007440:	4b63      	ldr	r3, [pc, #396]	; (80075d0 <HAL_DMA_IRQHandler+0x12dc>)
 8007442:	685a      	ldr	r2, [r3, #4]
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	4962      	ldr	r1, [pc, #392]	; (80075d4 <HAL_DMA_IRQHandler+0x12e0>)
 800744a:	428b      	cmp	r3, r1
 800744c:	d057      	beq.n	80074fe <HAL_DMA_IRQHandler+0x120a>
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	4961      	ldr	r1, [pc, #388]	; (80075d8 <HAL_DMA_IRQHandler+0x12e4>)
 8007454:	428b      	cmp	r3, r1
 8007456:	d050      	beq.n	80074fa <HAL_DMA_IRQHandler+0x1206>
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	495f      	ldr	r1, [pc, #380]	; (80075dc <HAL_DMA_IRQHandler+0x12e8>)
 800745e:	428b      	cmp	r3, r1
 8007460:	d049      	beq.n	80074f6 <HAL_DMA_IRQHandler+0x1202>
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	495e      	ldr	r1, [pc, #376]	; (80075e0 <HAL_DMA_IRQHandler+0x12ec>)
 8007468:	428b      	cmp	r3, r1
 800746a:	d042      	beq.n	80074f2 <HAL_DMA_IRQHandler+0x11fe>
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	495c      	ldr	r1, [pc, #368]	; (80075e4 <HAL_DMA_IRQHandler+0x12f0>)
 8007472:	428b      	cmp	r3, r1
 8007474:	d03a      	beq.n	80074ec <HAL_DMA_IRQHandler+0x11f8>
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	495b      	ldr	r1, [pc, #364]	; (80075e8 <HAL_DMA_IRQHandler+0x12f4>)
 800747c:	428b      	cmp	r3, r1
 800747e:	d032      	beq.n	80074e6 <HAL_DMA_IRQHandler+0x11f2>
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	4959      	ldr	r1, [pc, #356]	; (80075ec <HAL_DMA_IRQHandler+0x12f8>)
 8007486:	428b      	cmp	r3, r1
 8007488:	d02a      	beq.n	80074e0 <HAL_DMA_IRQHandler+0x11ec>
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	4958      	ldr	r1, [pc, #352]	; (80075f0 <HAL_DMA_IRQHandler+0x12fc>)
 8007490:	428b      	cmp	r3, r1
 8007492:	d022      	beq.n	80074da <HAL_DMA_IRQHandler+0x11e6>
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	4956      	ldr	r1, [pc, #344]	; (80075f4 <HAL_DMA_IRQHandler+0x1300>)
 800749a:	428b      	cmp	r3, r1
 800749c:	d01a      	beq.n	80074d4 <HAL_DMA_IRQHandler+0x11e0>
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	4955      	ldr	r1, [pc, #340]	; (80075f8 <HAL_DMA_IRQHandler+0x1304>)
 80074a4:	428b      	cmp	r3, r1
 80074a6:	d012      	beq.n	80074ce <HAL_DMA_IRQHandler+0x11da>
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	4953      	ldr	r1, [pc, #332]	; (80075fc <HAL_DMA_IRQHandler+0x1308>)
 80074ae:	428b      	cmp	r3, r1
 80074b0:	d00a      	beq.n	80074c8 <HAL_DMA_IRQHandler+0x11d4>
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	4952      	ldr	r1, [pc, #328]	; (8007600 <HAL_DMA_IRQHandler+0x130c>)
 80074b8:	428b      	cmp	r3, r1
 80074ba:	d102      	bne.n	80074c2 <HAL_DMA_IRQHandler+0x11ce>
 80074bc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80074c0:	e01e      	b.n	8007500 <HAL_DMA_IRQHandler+0x120c>
 80074c2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80074c6:	e01b      	b.n	8007500 <HAL_DMA_IRQHandler+0x120c>
 80074c8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80074cc:	e018      	b.n	8007500 <HAL_DMA_IRQHandler+0x120c>
 80074ce:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80074d2:	e015      	b.n	8007500 <HAL_DMA_IRQHandler+0x120c>
 80074d4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80074d8:	e012      	b.n	8007500 <HAL_DMA_IRQHandler+0x120c>
 80074da:	f44f 7380 	mov.w	r3, #256	; 0x100
 80074de:	e00f      	b.n	8007500 <HAL_DMA_IRQHandler+0x120c>
 80074e0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80074e4:	e00c      	b.n	8007500 <HAL_DMA_IRQHandler+0x120c>
 80074e6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80074ea:	e009      	b.n	8007500 <HAL_DMA_IRQHandler+0x120c>
 80074ec:	f44f 7380 	mov.w	r3, #256	; 0x100
 80074f0:	e006      	b.n	8007500 <HAL_DMA_IRQHandler+0x120c>
 80074f2:	4b44      	ldr	r3, [pc, #272]	; (8007604 <HAL_DMA_IRQHandler+0x1310>)
 80074f4:	e004      	b.n	8007500 <HAL_DMA_IRQHandler+0x120c>
 80074f6:	4b43      	ldr	r3, [pc, #268]	; (8007604 <HAL_DMA_IRQHandler+0x1310>)
 80074f8:	e002      	b.n	8007500 <HAL_DMA_IRQHandler+0x120c>
 80074fa:	4b42      	ldr	r3, [pc, #264]	; (8007604 <HAL_DMA_IRQHandler+0x1310>)
 80074fc:	e000      	b.n	8007500 <HAL_DMA_IRQHandler+0x120c>
 80074fe:	4b41      	ldr	r3, [pc, #260]	; (8007604 <HAL_DMA_IRQHandler+0x1310>)
 8007500:	4013      	ands	r3, r2
 8007502:	2b00      	cmp	r3, #0
 8007504:	bf14      	ite	ne
 8007506:	2301      	movne	r3, #1
 8007508:	2300      	moveq	r3, #0
 800750a:	b2db      	uxtb	r3, r3
 800750c:	e083      	b.n	8007616 <HAL_DMA_IRQHandler+0x1322>
 800750e:	4b30      	ldr	r3, [pc, #192]	; (80075d0 <HAL_DMA_IRQHandler+0x12dc>)
 8007510:	681a      	ldr	r2, [r3, #0]
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	492f      	ldr	r1, [pc, #188]	; (80075d4 <HAL_DMA_IRQHandler+0x12e0>)
 8007518:	428b      	cmp	r3, r1
 800751a:	d075      	beq.n	8007608 <HAL_DMA_IRQHandler+0x1314>
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	492d      	ldr	r1, [pc, #180]	; (80075d8 <HAL_DMA_IRQHandler+0x12e4>)
 8007522:	428b      	cmp	r3, r1
 8007524:	d050      	beq.n	80075c8 <HAL_DMA_IRQHandler+0x12d4>
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	492c      	ldr	r1, [pc, #176]	; (80075dc <HAL_DMA_IRQHandler+0x12e8>)
 800752c:	428b      	cmp	r3, r1
 800752e:	d049      	beq.n	80075c4 <HAL_DMA_IRQHandler+0x12d0>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	492a      	ldr	r1, [pc, #168]	; (80075e0 <HAL_DMA_IRQHandler+0x12ec>)
 8007536:	428b      	cmp	r3, r1
 8007538:	d042      	beq.n	80075c0 <HAL_DMA_IRQHandler+0x12cc>
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	4929      	ldr	r1, [pc, #164]	; (80075e4 <HAL_DMA_IRQHandler+0x12f0>)
 8007540:	428b      	cmp	r3, r1
 8007542:	d03a      	beq.n	80075ba <HAL_DMA_IRQHandler+0x12c6>
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	4927      	ldr	r1, [pc, #156]	; (80075e8 <HAL_DMA_IRQHandler+0x12f4>)
 800754a:	428b      	cmp	r3, r1
 800754c:	d032      	beq.n	80075b4 <HAL_DMA_IRQHandler+0x12c0>
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	4926      	ldr	r1, [pc, #152]	; (80075ec <HAL_DMA_IRQHandler+0x12f8>)
 8007554:	428b      	cmp	r3, r1
 8007556:	d02a      	beq.n	80075ae <HAL_DMA_IRQHandler+0x12ba>
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	4924      	ldr	r1, [pc, #144]	; (80075f0 <HAL_DMA_IRQHandler+0x12fc>)
 800755e:	428b      	cmp	r3, r1
 8007560:	d022      	beq.n	80075a8 <HAL_DMA_IRQHandler+0x12b4>
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	4923      	ldr	r1, [pc, #140]	; (80075f4 <HAL_DMA_IRQHandler+0x1300>)
 8007568:	428b      	cmp	r3, r1
 800756a:	d01a      	beq.n	80075a2 <HAL_DMA_IRQHandler+0x12ae>
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	4921      	ldr	r1, [pc, #132]	; (80075f8 <HAL_DMA_IRQHandler+0x1304>)
 8007572:	428b      	cmp	r3, r1
 8007574:	d012      	beq.n	800759c <HAL_DMA_IRQHandler+0x12a8>
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	4920      	ldr	r1, [pc, #128]	; (80075fc <HAL_DMA_IRQHandler+0x1308>)
 800757c:	428b      	cmp	r3, r1
 800757e:	d00a      	beq.n	8007596 <HAL_DMA_IRQHandler+0x12a2>
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	491e      	ldr	r1, [pc, #120]	; (8007600 <HAL_DMA_IRQHandler+0x130c>)
 8007586:	428b      	cmp	r3, r1
 8007588:	d102      	bne.n	8007590 <HAL_DMA_IRQHandler+0x129c>
 800758a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800758e:	e03c      	b.n	800760a <HAL_DMA_IRQHandler+0x1316>
 8007590:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007594:	e039      	b.n	800760a <HAL_DMA_IRQHandler+0x1316>
 8007596:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800759a:	e036      	b.n	800760a <HAL_DMA_IRQHandler+0x1316>
 800759c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80075a0:	e033      	b.n	800760a <HAL_DMA_IRQHandler+0x1316>
 80075a2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80075a6:	e030      	b.n	800760a <HAL_DMA_IRQHandler+0x1316>
 80075a8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80075ac:	e02d      	b.n	800760a <HAL_DMA_IRQHandler+0x1316>
 80075ae:	f44f 7380 	mov.w	r3, #256	; 0x100
 80075b2:	e02a      	b.n	800760a <HAL_DMA_IRQHandler+0x1316>
 80075b4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80075b8:	e027      	b.n	800760a <HAL_DMA_IRQHandler+0x1316>
 80075ba:	f44f 7380 	mov.w	r3, #256	; 0x100
 80075be:	e024      	b.n	800760a <HAL_DMA_IRQHandler+0x1316>
 80075c0:	4b10      	ldr	r3, [pc, #64]	; (8007604 <HAL_DMA_IRQHandler+0x1310>)
 80075c2:	e022      	b.n	800760a <HAL_DMA_IRQHandler+0x1316>
 80075c4:	4b0f      	ldr	r3, [pc, #60]	; (8007604 <HAL_DMA_IRQHandler+0x1310>)
 80075c6:	e020      	b.n	800760a <HAL_DMA_IRQHandler+0x1316>
 80075c8:	4b0e      	ldr	r3, [pc, #56]	; (8007604 <HAL_DMA_IRQHandler+0x1310>)
 80075ca:	e01e      	b.n	800760a <HAL_DMA_IRQHandler+0x1316>
 80075cc:	40026058 	.word	0x40026058
 80075d0:	40026000 	.word	0x40026000
 80075d4:	40026010 	.word	0x40026010
 80075d8:	40026410 	.word	0x40026410
 80075dc:	40026070 	.word	0x40026070
 80075e0:	40026470 	.word	0x40026470
 80075e4:	40026028 	.word	0x40026028
 80075e8:	40026428 	.word	0x40026428
 80075ec:	40026088 	.word	0x40026088
 80075f0:	40026488 	.word	0x40026488
 80075f4:	40026040 	.word	0x40026040
 80075f8:	40026440 	.word	0x40026440
 80075fc:	400260a0 	.word	0x400260a0
 8007600:	400264a0 	.word	0x400264a0
 8007604:	00800004 	.word	0x00800004
 8007608:	4b74      	ldr	r3, [pc, #464]	; (80077dc <HAL_DMA_IRQHandler+0x14e8>)
 800760a:	4013      	ands	r3, r2
 800760c:	2b00      	cmp	r3, #0
 800760e:	bf14      	ite	ne
 8007610:	2301      	movne	r3, #1
 8007612:	2300      	moveq	r3, #0
 8007614:	b2db      	uxtb	r3, r3
 8007616:	2b00      	cmp	r3, #0
 8007618:	f000 81fb 	beq.w	8007a12 <HAL_DMA_IRQHandler+0x171e>
		if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET) {
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	f003 0302 	and.w	r3, r3, #2
 8007626:	2b00      	cmp	r3, #0
 8007628:	f000 81f3 	beq.w	8007a12 <HAL_DMA_IRQHandler+0x171e>
			/* Disable the direct mode Error interrupt */
			__HAL_DMA_DISABLE_IT(hdma, DMA_IT_DME);
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	681a      	ldr	r2, [r3, #0]
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	f022 0202 	bic.w	r2, r2, #2
 800763a:	601a      	str	r2, [r3, #0]

			/* Clear the direct mode error flag */
			__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	461a      	mov	r2, r3
 8007642:	4b67      	ldr	r3, [pc, #412]	; (80077e0 <HAL_DMA_IRQHandler+0x14ec>)
 8007644:	429a      	cmp	r2, r3
 8007646:	d960      	bls.n	800770a <HAL_DMA_IRQHandler+0x1416>
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	4a65      	ldr	r2, [pc, #404]	; (80077e4 <HAL_DMA_IRQHandler+0x14f0>)
 800764e:	4293      	cmp	r3, r2
 8007650:	d057      	beq.n	8007702 <HAL_DMA_IRQHandler+0x140e>
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	4a64      	ldr	r2, [pc, #400]	; (80077e8 <HAL_DMA_IRQHandler+0x14f4>)
 8007658:	4293      	cmp	r3, r2
 800765a:	d050      	beq.n	80076fe <HAL_DMA_IRQHandler+0x140a>
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	4a62      	ldr	r2, [pc, #392]	; (80077ec <HAL_DMA_IRQHandler+0x14f8>)
 8007662:	4293      	cmp	r3, r2
 8007664:	d049      	beq.n	80076fa <HAL_DMA_IRQHandler+0x1406>
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	4a61      	ldr	r2, [pc, #388]	; (80077f0 <HAL_DMA_IRQHandler+0x14fc>)
 800766c:	4293      	cmp	r3, r2
 800766e:	d042      	beq.n	80076f6 <HAL_DMA_IRQHandler+0x1402>
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	4a5f      	ldr	r2, [pc, #380]	; (80077f4 <HAL_DMA_IRQHandler+0x1500>)
 8007676:	4293      	cmp	r3, r2
 8007678:	d03a      	beq.n	80076f0 <HAL_DMA_IRQHandler+0x13fc>
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	4a5e      	ldr	r2, [pc, #376]	; (80077f8 <HAL_DMA_IRQHandler+0x1504>)
 8007680:	4293      	cmp	r3, r2
 8007682:	d032      	beq.n	80076ea <HAL_DMA_IRQHandler+0x13f6>
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	4a5c      	ldr	r2, [pc, #368]	; (80077fc <HAL_DMA_IRQHandler+0x1508>)
 800768a:	4293      	cmp	r3, r2
 800768c:	d02a      	beq.n	80076e4 <HAL_DMA_IRQHandler+0x13f0>
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	4a5b      	ldr	r2, [pc, #364]	; (8007800 <HAL_DMA_IRQHandler+0x150c>)
 8007694:	4293      	cmp	r3, r2
 8007696:	d022      	beq.n	80076de <HAL_DMA_IRQHandler+0x13ea>
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	4a59      	ldr	r2, [pc, #356]	; (8007804 <HAL_DMA_IRQHandler+0x1510>)
 800769e:	4293      	cmp	r3, r2
 80076a0:	d01a      	beq.n	80076d8 <HAL_DMA_IRQHandler+0x13e4>
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	4a58      	ldr	r2, [pc, #352]	; (8007808 <HAL_DMA_IRQHandler+0x1514>)
 80076a8:	4293      	cmp	r3, r2
 80076aa:	d012      	beq.n	80076d2 <HAL_DMA_IRQHandler+0x13de>
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	4a56      	ldr	r2, [pc, #344]	; (800780c <HAL_DMA_IRQHandler+0x1518>)
 80076b2:	4293      	cmp	r3, r2
 80076b4:	d00a      	beq.n	80076cc <HAL_DMA_IRQHandler+0x13d8>
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	4a55      	ldr	r2, [pc, #340]	; (8007810 <HAL_DMA_IRQHandler+0x151c>)
 80076bc:	4293      	cmp	r3, r2
 80076be:	d102      	bne.n	80076c6 <HAL_DMA_IRQHandler+0x13d2>
 80076c0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80076c4:	e01e      	b.n	8007704 <HAL_DMA_IRQHandler+0x1410>
 80076c6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80076ca:	e01b      	b.n	8007704 <HAL_DMA_IRQHandler+0x1410>
 80076cc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80076d0:	e018      	b.n	8007704 <HAL_DMA_IRQHandler+0x1410>
 80076d2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80076d6:	e015      	b.n	8007704 <HAL_DMA_IRQHandler+0x1410>
 80076d8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80076dc:	e012      	b.n	8007704 <HAL_DMA_IRQHandler+0x1410>
 80076de:	f44f 7380 	mov.w	r3, #256	; 0x100
 80076e2:	e00f      	b.n	8007704 <HAL_DMA_IRQHandler+0x1410>
 80076e4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80076e8:	e00c      	b.n	8007704 <HAL_DMA_IRQHandler+0x1410>
 80076ea:	f44f 7380 	mov.w	r3, #256	; 0x100
 80076ee:	e009      	b.n	8007704 <HAL_DMA_IRQHandler+0x1410>
 80076f0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80076f4:	e006      	b.n	8007704 <HAL_DMA_IRQHandler+0x1410>
 80076f6:	4b39      	ldr	r3, [pc, #228]	; (80077dc <HAL_DMA_IRQHandler+0x14e8>)
 80076f8:	e004      	b.n	8007704 <HAL_DMA_IRQHandler+0x1410>
 80076fa:	4b38      	ldr	r3, [pc, #224]	; (80077dc <HAL_DMA_IRQHandler+0x14e8>)
 80076fc:	e002      	b.n	8007704 <HAL_DMA_IRQHandler+0x1410>
 80076fe:	4b37      	ldr	r3, [pc, #220]	; (80077dc <HAL_DMA_IRQHandler+0x14e8>)
 8007700:	e000      	b.n	8007704 <HAL_DMA_IRQHandler+0x1410>
 8007702:	4b36      	ldr	r3, [pc, #216]	; (80077dc <HAL_DMA_IRQHandler+0x14e8>)
 8007704:	4a43      	ldr	r2, [pc, #268]	; (8007814 <HAL_DMA_IRQHandler+0x1520>)
 8007706:	60d3      	str	r3, [r2, #12]
 8007708:	e16d      	b.n	80079e6 <HAL_DMA_IRQHandler+0x16f2>
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	461a      	mov	r2, r3
 8007710:	4b41      	ldr	r3, [pc, #260]	; (8007818 <HAL_DMA_IRQHandler+0x1524>)
 8007712:	429a      	cmp	r2, r3
 8007714:	f240 8082 	bls.w	800781c <HAL_DMA_IRQHandler+0x1528>
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	4a31      	ldr	r2, [pc, #196]	; (80077e4 <HAL_DMA_IRQHandler+0x14f0>)
 800771e:	4293      	cmp	r3, r2
 8007720:	d057      	beq.n	80077d2 <HAL_DMA_IRQHandler+0x14de>
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	4a30      	ldr	r2, [pc, #192]	; (80077e8 <HAL_DMA_IRQHandler+0x14f4>)
 8007728:	4293      	cmp	r3, r2
 800772a:	d050      	beq.n	80077ce <HAL_DMA_IRQHandler+0x14da>
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	4a2e      	ldr	r2, [pc, #184]	; (80077ec <HAL_DMA_IRQHandler+0x14f8>)
 8007732:	4293      	cmp	r3, r2
 8007734:	d049      	beq.n	80077ca <HAL_DMA_IRQHandler+0x14d6>
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	4a2d      	ldr	r2, [pc, #180]	; (80077f0 <HAL_DMA_IRQHandler+0x14fc>)
 800773c:	4293      	cmp	r3, r2
 800773e:	d042      	beq.n	80077c6 <HAL_DMA_IRQHandler+0x14d2>
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	4a2b      	ldr	r2, [pc, #172]	; (80077f4 <HAL_DMA_IRQHandler+0x1500>)
 8007746:	4293      	cmp	r3, r2
 8007748:	d03a      	beq.n	80077c0 <HAL_DMA_IRQHandler+0x14cc>
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	4a2a      	ldr	r2, [pc, #168]	; (80077f8 <HAL_DMA_IRQHandler+0x1504>)
 8007750:	4293      	cmp	r3, r2
 8007752:	d032      	beq.n	80077ba <HAL_DMA_IRQHandler+0x14c6>
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	4a28      	ldr	r2, [pc, #160]	; (80077fc <HAL_DMA_IRQHandler+0x1508>)
 800775a:	4293      	cmp	r3, r2
 800775c:	d02a      	beq.n	80077b4 <HAL_DMA_IRQHandler+0x14c0>
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	4a27      	ldr	r2, [pc, #156]	; (8007800 <HAL_DMA_IRQHandler+0x150c>)
 8007764:	4293      	cmp	r3, r2
 8007766:	d022      	beq.n	80077ae <HAL_DMA_IRQHandler+0x14ba>
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	4a25      	ldr	r2, [pc, #148]	; (8007804 <HAL_DMA_IRQHandler+0x1510>)
 800776e:	4293      	cmp	r3, r2
 8007770:	d01a      	beq.n	80077a8 <HAL_DMA_IRQHandler+0x14b4>
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	4a24      	ldr	r2, [pc, #144]	; (8007808 <HAL_DMA_IRQHandler+0x1514>)
 8007778:	4293      	cmp	r3, r2
 800777a:	d012      	beq.n	80077a2 <HAL_DMA_IRQHandler+0x14ae>
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	4a22      	ldr	r2, [pc, #136]	; (800780c <HAL_DMA_IRQHandler+0x1518>)
 8007782:	4293      	cmp	r3, r2
 8007784:	d00a      	beq.n	800779c <HAL_DMA_IRQHandler+0x14a8>
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	4a21      	ldr	r2, [pc, #132]	; (8007810 <HAL_DMA_IRQHandler+0x151c>)
 800778c:	4293      	cmp	r3, r2
 800778e:	d102      	bne.n	8007796 <HAL_DMA_IRQHandler+0x14a2>
 8007790:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007794:	e01e      	b.n	80077d4 <HAL_DMA_IRQHandler+0x14e0>
 8007796:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800779a:	e01b      	b.n	80077d4 <HAL_DMA_IRQHandler+0x14e0>
 800779c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80077a0:	e018      	b.n	80077d4 <HAL_DMA_IRQHandler+0x14e0>
 80077a2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80077a6:	e015      	b.n	80077d4 <HAL_DMA_IRQHandler+0x14e0>
 80077a8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80077ac:	e012      	b.n	80077d4 <HAL_DMA_IRQHandler+0x14e0>
 80077ae:	f44f 7380 	mov.w	r3, #256	; 0x100
 80077b2:	e00f      	b.n	80077d4 <HAL_DMA_IRQHandler+0x14e0>
 80077b4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80077b8:	e00c      	b.n	80077d4 <HAL_DMA_IRQHandler+0x14e0>
 80077ba:	f44f 7380 	mov.w	r3, #256	; 0x100
 80077be:	e009      	b.n	80077d4 <HAL_DMA_IRQHandler+0x14e0>
 80077c0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80077c4:	e006      	b.n	80077d4 <HAL_DMA_IRQHandler+0x14e0>
 80077c6:	4b05      	ldr	r3, [pc, #20]	; (80077dc <HAL_DMA_IRQHandler+0x14e8>)
 80077c8:	e004      	b.n	80077d4 <HAL_DMA_IRQHandler+0x14e0>
 80077ca:	4b04      	ldr	r3, [pc, #16]	; (80077dc <HAL_DMA_IRQHandler+0x14e8>)
 80077cc:	e002      	b.n	80077d4 <HAL_DMA_IRQHandler+0x14e0>
 80077ce:	4b03      	ldr	r3, [pc, #12]	; (80077dc <HAL_DMA_IRQHandler+0x14e8>)
 80077d0:	e000      	b.n	80077d4 <HAL_DMA_IRQHandler+0x14e0>
 80077d2:	4b02      	ldr	r3, [pc, #8]	; (80077dc <HAL_DMA_IRQHandler+0x14e8>)
 80077d4:	4a0f      	ldr	r2, [pc, #60]	; (8007814 <HAL_DMA_IRQHandler+0x1520>)
 80077d6:	6093      	str	r3, [r2, #8]
 80077d8:	e105      	b.n	80079e6 <HAL_DMA_IRQHandler+0x16f2>
 80077da:	bf00      	nop
 80077dc:	00800004 	.word	0x00800004
 80077e0:	40026458 	.word	0x40026458
 80077e4:	40026010 	.word	0x40026010
 80077e8:	40026410 	.word	0x40026410
 80077ec:	40026070 	.word	0x40026070
 80077f0:	40026470 	.word	0x40026470
 80077f4:	40026028 	.word	0x40026028
 80077f8:	40026428 	.word	0x40026428
 80077fc:	40026088 	.word	0x40026088
 8007800:	40026488 	.word	0x40026488
 8007804:	40026040 	.word	0x40026040
 8007808:	40026440 	.word	0x40026440
 800780c:	400260a0 	.word	0x400260a0
 8007810:	400264a0 	.word	0x400264a0
 8007814:	40026400 	.word	0x40026400
 8007818:	400260b8 	.word	0x400260b8
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	461a      	mov	r2, r3
 8007822:	4b60      	ldr	r3, [pc, #384]	; (80079a4 <HAL_DMA_IRQHandler+0x16b0>)
 8007824:	429a      	cmp	r2, r3
 8007826:	d960      	bls.n	80078ea <HAL_DMA_IRQHandler+0x15f6>
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	4a5e      	ldr	r2, [pc, #376]	; (80079a8 <HAL_DMA_IRQHandler+0x16b4>)
 800782e:	4293      	cmp	r3, r2
 8007830:	d057      	beq.n	80078e2 <HAL_DMA_IRQHandler+0x15ee>
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	4a5d      	ldr	r2, [pc, #372]	; (80079ac <HAL_DMA_IRQHandler+0x16b8>)
 8007838:	4293      	cmp	r3, r2
 800783a:	d050      	beq.n	80078de <HAL_DMA_IRQHandler+0x15ea>
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	4a5b      	ldr	r2, [pc, #364]	; (80079b0 <HAL_DMA_IRQHandler+0x16bc>)
 8007842:	4293      	cmp	r3, r2
 8007844:	d049      	beq.n	80078da <HAL_DMA_IRQHandler+0x15e6>
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	4a5a      	ldr	r2, [pc, #360]	; (80079b4 <HAL_DMA_IRQHandler+0x16c0>)
 800784c:	4293      	cmp	r3, r2
 800784e:	d042      	beq.n	80078d6 <HAL_DMA_IRQHandler+0x15e2>
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	4a58      	ldr	r2, [pc, #352]	; (80079b8 <HAL_DMA_IRQHandler+0x16c4>)
 8007856:	4293      	cmp	r3, r2
 8007858:	d03a      	beq.n	80078d0 <HAL_DMA_IRQHandler+0x15dc>
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	4a57      	ldr	r2, [pc, #348]	; (80079bc <HAL_DMA_IRQHandler+0x16c8>)
 8007860:	4293      	cmp	r3, r2
 8007862:	d032      	beq.n	80078ca <HAL_DMA_IRQHandler+0x15d6>
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	4a55      	ldr	r2, [pc, #340]	; (80079c0 <HAL_DMA_IRQHandler+0x16cc>)
 800786a:	4293      	cmp	r3, r2
 800786c:	d02a      	beq.n	80078c4 <HAL_DMA_IRQHandler+0x15d0>
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	4a54      	ldr	r2, [pc, #336]	; (80079c4 <HAL_DMA_IRQHandler+0x16d0>)
 8007874:	4293      	cmp	r3, r2
 8007876:	d022      	beq.n	80078be <HAL_DMA_IRQHandler+0x15ca>
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	4a52      	ldr	r2, [pc, #328]	; (80079c8 <HAL_DMA_IRQHandler+0x16d4>)
 800787e:	4293      	cmp	r3, r2
 8007880:	d01a      	beq.n	80078b8 <HAL_DMA_IRQHandler+0x15c4>
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	4a51      	ldr	r2, [pc, #324]	; (80079cc <HAL_DMA_IRQHandler+0x16d8>)
 8007888:	4293      	cmp	r3, r2
 800788a:	d012      	beq.n	80078b2 <HAL_DMA_IRQHandler+0x15be>
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	4a4f      	ldr	r2, [pc, #316]	; (80079d0 <HAL_DMA_IRQHandler+0x16dc>)
 8007892:	4293      	cmp	r3, r2
 8007894:	d00a      	beq.n	80078ac <HAL_DMA_IRQHandler+0x15b8>
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	4a4e      	ldr	r2, [pc, #312]	; (80079d4 <HAL_DMA_IRQHandler+0x16e0>)
 800789c:	4293      	cmp	r3, r2
 800789e:	d102      	bne.n	80078a6 <HAL_DMA_IRQHandler+0x15b2>
 80078a0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80078a4:	e01e      	b.n	80078e4 <HAL_DMA_IRQHandler+0x15f0>
 80078a6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80078aa:	e01b      	b.n	80078e4 <HAL_DMA_IRQHandler+0x15f0>
 80078ac:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80078b0:	e018      	b.n	80078e4 <HAL_DMA_IRQHandler+0x15f0>
 80078b2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80078b6:	e015      	b.n	80078e4 <HAL_DMA_IRQHandler+0x15f0>
 80078b8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80078bc:	e012      	b.n	80078e4 <HAL_DMA_IRQHandler+0x15f0>
 80078be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80078c2:	e00f      	b.n	80078e4 <HAL_DMA_IRQHandler+0x15f0>
 80078c4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80078c8:	e00c      	b.n	80078e4 <HAL_DMA_IRQHandler+0x15f0>
 80078ca:	f44f 7380 	mov.w	r3, #256	; 0x100
 80078ce:	e009      	b.n	80078e4 <HAL_DMA_IRQHandler+0x15f0>
 80078d0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80078d4:	e006      	b.n	80078e4 <HAL_DMA_IRQHandler+0x15f0>
 80078d6:	4b40      	ldr	r3, [pc, #256]	; (80079d8 <HAL_DMA_IRQHandler+0x16e4>)
 80078d8:	e004      	b.n	80078e4 <HAL_DMA_IRQHandler+0x15f0>
 80078da:	4b3f      	ldr	r3, [pc, #252]	; (80079d8 <HAL_DMA_IRQHandler+0x16e4>)
 80078dc:	e002      	b.n	80078e4 <HAL_DMA_IRQHandler+0x15f0>
 80078de:	4b3e      	ldr	r3, [pc, #248]	; (80079d8 <HAL_DMA_IRQHandler+0x16e4>)
 80078e0:	e000      	b.n	80078e4 <HAL_DMA_IRQHandler+0x15f0>
 80078e2:	4b3d      	ldr	r3, [pc, #244]	; (80079d8 <HAL_DMA_IRQHandler+0x16e4>)
 80078e4:	4a3d      	ldr	r2, [pc, #244]	; (80079dc <HAL_DMA_IRQHandler+0x16e8>)
 80078e6:	60d3      	str	r3, [r2, #12]
 80078e8:	e07d      	b.n	80079e6 <HAL_DMA_IRQHandler+0x16f2>
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	4a2e      	ldr	r2, [pc, #184]	; (80079a8 <HAL_DMA_IRQHandler+0x16b4>)
 80078f0:	4293      	cmp	r3, r2
 80078f2:	d075      	beq.n	80079e0 <HAL_DMA_IRQHandler+0x16ec>
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	4a2c      	ldr	r2, [pc, #176]	; (80079ac <HAL_DMA_IRQHandler+0x16b8>)
 80078fa:	4293      	cmp	r3, r2
 80078fc:	d050      	beq.n	80079a0 <HAL_DMA_IRQHandler+0x16ac>
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	4a2b      	ldr	r2, [pc, #172]	; (80079b0 <HAL_DMA_IRQHandler+0x16bc>)
 8007904:	4293      	cmp	r3, r2
 8007906:	d049      	beq.n	800799c <HAL_DMA_IRQHandler+0x16a8>
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	4a29      	ldr	r2, [pc, #164]	; (80079b4 <HAL_DMA_IRQHandler+0x16c0>)
 800790e:	4293      	cmp	r3, r2
 8007910:	d042      	beq.n	8007998 <HAL_DMA_IRQHandler+0x16a4>
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	4a28      	ldr	r2, [pc, #160]	; (80079b8 <HAL_DMA_IRQHandler+0x16c4>)
 8007918:	4293      	cmp	r3, r2
 800791a:	d03a      	beq.n	8007992 <HAL_DMA_IRQHandler+0x169e>
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	4a26      	ldr	r2, [pc, #152]	; (80079bc <HAL_DMA_IRQHandler+0x16c8>)
 8007922:	4293      	cmp	r3, r2
 8007924:	d032      	beq.n	800798c <HAL_DMA_IRQHandler+0x1698>
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	4a25      	ldr	r2, [pc, #148]	; (80079c0 <HAL_DMA_IRQHandler+0x16cc>)
 800792c:	4293      	cmp	r3, r2
 800792e:	d02a      	beq.n	8007986 <HAL_DMA_IRQHandler+0x1692>
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	4a23      	ldr	r2, [pc, #140]	; (80079c4 <HAL_DMA_IRQHandler+0x16d0>)
 8007936:	4293      	cmp	r3, r2
 8007938:	d022      	beq.n	8007980 <HAL_DMA_IRQHandler+0x168c>
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	4a22      	ldr	r2, [pc, #136]	; (80079c8 <HAL_DMA_IRQHandler+0x16d4>)
 8007940:	4293      	cmp	r3, r2
 8007942:	d01a      	beq.n	800797a <HAL_DMA_IRQHandler+0x1686>
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	4a20      	ldr	r2, [pc, #128]	; (80079cc <HAL_DMA_IRQHandler+0x16d8>)
 800794a:	4293      	cmp	r3, r2
 800794c:	d012      	beq.n	8007974 <HAL_DMA_IRQHandler+0x1680>
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	4a1f      	ldr	r2, [pc, #124]	; (80079d0 <HAL_DMA_IRQHandler+0x16dc>)
 8007954:	4293      	cmp	r3, r2
 8007956:	d00a      	beq.n	800796e <HAL_DMA_IRQHandler+0x167a>
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	4a1d      	ldr	r2, [pc, #116]	; (80079d4 <HAL_DMA_IRQHandler+0x16e0>)
 800795e:	4293      	cmp	r3, r2
 8007960:	d102      	bne.n	8007968 <HAL_DMA_IRQHandler+0x1674>
 8007962:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007966:	e03c      	b.n	80079e2 <HAL_DMA_IRQHandler+0x16ee>
 8007968:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800796c:	e039      	b.n	80079e2 <HAL_DMA_IRQHandler+0x16ee>
 800796e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007972:	e036      	b.n	80079e2 <HAL_DMA_IRQHandler+0x16ee>
 8007974:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007978:	e033      	b.n	80079e2 <HAL_DMA_IRQHandler+0x16ee>
 800797a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800797e:	e030      	b.n	80079e2 <HAL_DMA_IRQHandler+0x16ee>
 8007980:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007984:	e02d      	b.n	80079e2 <HAL_DMA_IRQHandler+0x16ee>
 8007986:	f44f 7380 	mov.w	r3, #256	; 0x100
 800798a:	e02a      	b.n	80079e2 <HAL_DMA_IRQHandler+0x16ee>
 800798c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007990:	e027      	b.n	80079e2 <HAL_DMA_IRQHandler+0x16ee>
 8007992:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007996:	e024      	b.n	80079e2 <HAL_DMA_IRQHandler+0x16ee>
 8007998:	4b0f      	ldr	r3, [pc, #60]	; (80079d8 <HAL_DMA_IRQHandler+0x16e4>)
 800799a:	e022      	b.n	80079e2 <HAL_DMA_IRQHandler+0x16ee>
 800799c:	4b0e      	ldr	r3, [pc, #56]	; (80079d8 <HAL_DMA_IRQHandler+0x16e4>)
 800799e:	e020      	b.n	80079e2 <HAL_DMA_IRQHandler+0x16ee>
 80079a0:	4b0d      	ldr	r3, [pc, #52]	; (80079d8 <HAL_DMA_IRQHandler+0x16e4>)
 80079a2:	e01e      	b.n	80079e2 <HAL_DMA_IRQHandler+0x16ee>
 80079a4:	40026058 	.word	0x40026058
 80079a8:	40026010 	.word	0x40026010
 80079ac:	40026410 	.word	0x40026410
 80079b0:	40026070 	.word	0x40026070
 80079b4:	40026470 	.word	0x40026470
 80079b8:	40026028 	.word	0x40026028
 80079bc:	40026428 	.word	0x40026428
 80079c0:	40026088 	.word	0x40026088
 80079c4:	40026488 	.word	0x40026488
 80079c8:	40026040 	.word	0x40026040
 80079cc:	40026440 	.word	0x40026440
 80079d0:	400260a0 	.word	0x400260a0
 80079d4:	400264a0 	.word	0x400264a0
 80079d8:	00800004 	.word	0x00800004
 80079dc:	40026000 	.word	0x40026000
 80079e0:	4b79      	ldr	r3, [pc, #484]	; (8007bc8 <HAL_DMA_IRQHandler+0x18d4>)
 80079e2:	4a7a      	ldr	r2, [pc, #488]	; (8007bcc <HAL_DMA_IRQHandler+0x18d8>)
 80079e4:	6093      	str	r3, [r2, #8]

			/* Update error code */
			hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80079ea:	f043 0204 	orr.w	r2, r3, #4
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	64da      	str	r2, [r3, #76]	; 0x4c

			/* Change the DMA state */
			hdma->State = HAL_DMA_STATE_ERROR;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	2204      	movs	r2, #4
 80079f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

			/* Process Unlocked */
			__HAL_UNLOCK(hdma);
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	2200      	movs	r2, #0
 80079fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

			if (hdma->XferErrorCallback != NULL) {
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d003      	beq.n	8007a12 <HAL_DMA_IRQHandler+0x171e>
				/* Transfer error callback */
				hdma->XferErrorCallback(hdma);
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007a0e:	6878      	ldr	r0, [r7, #4]
 8007a10:	4798      	blx	r3
			}
		}
	}
	/* Half Transfer Complete Interrupt management ******************************/
	if (__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma)) != RESET) {
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	461a      	mov	r2, r3
 8007a18:	4b6d      	ldr	r3, [pc, #436]	; (8007bd0 <HAL_DMA_IRQHandler+0x18dc>)
 8007a1a:	429a      	cmp	r2, r3
 8007a1c:	d966      	bls.n	8007aec <HAL_DMA_IRQHandler+0x17f8>
 8007a1e:	4b6d      	ldr	r3, [pc, #436]	; (8007bd4 <HAL_DMA_IRQHandler+0x18e0>)
 8007a20:	685a      	ldr	r2, [r3, #4]
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	496c      	ldr	r1, [pc, #432]	; (8007bd8 <HAL_DMA_IRQHandler+0x18e4>)
 8007a28:	428b      	cmp	r3, r1
 8007a2a:	d057      	beq.n	8007adc <HAL_DMA_IRQHandler+0x17e8>
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	496a      	ldr	r1, [pc, #424]	; (8007bdc <HAL_DMA_IRQHandler+0x18e8>)
 8007a32:	428b      	cmp	r3, r1
 8007a34:	d050      	beq.n	8007ad8 <HAL_DMA_IRQHandler+0x17e4>
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	4969      	ldr	r1, [pc, #420]	; (8007be0 <HAL_DMA_IRQHandler+0x18ec>)
 8007a3c:	428b      	cmp	r3, r1
 8007a3e:	d049      	beq.n	8007ad4 <HAL_DMA_IRQHandler+0x17e0>
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	4967      	ldr	r1, [pc, #412]	; (8007be4 <HAL_DMA_IRQHandler+0x18f0>)
 8007a46:	428b      	cmp	r3, r1
 8007a48:	d042      	beq.n	8007ad0 <HAL_DMA_IRQHandler+0x17dc>
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	4966      	ldr	r1, [pc, #408]	; (8007be8 <HAL_DMA_IRQHandler+0x18f4>)
 8007a50:	428b      	cmp	r3, r1
 8007a52:	d03a      	beq.n	8007aca <HAL_DMA_IRQHandler+0x17d6>
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	4964      	ldr	r1, [pc, #400]	; (8007bec <HAL_DMA_IRQHandler+0x18f8>)
 8007a5a:	428b      	cmp	r3, r1
 8007a5c:	d032      	beq.n	8007ac4 <HAL_DMA_IRQHandler+0x17d0>
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	4963      	ldr	r1, [pc, #396]	; (8007bf0 <HAL_DMA_IRQHandler+0x18fc>)
 8007a64:	428b      	cmp	r3, r1
 8007a66:	d02a      	beq.n	8007abe <HAL_DMA_IRQHandler+0x17ca>
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	4961      	ldr	r1, [pc, #388]	; (8007bf4 <HAL_DMA_IRQHandler+0x1900>)
 8007a6e:	428b      	cmp	r3, r1
 8007a70:	d022      	beq.n	8007ab8 <HAL_DMA_IRQHandler+0x17c4>
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	4960      	ldr	r1, [pc, #384]	; (8007bf8 <HAL_DMA_IRQHandler+0x1904>)
 8007a78:	428b      	cmp	r3, r1
 8007a7a:	d01a      	beq.n	8007ab2 <HAL_DMA_IRQHandler+0x17be>
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	495e      	ldr	r1, [pc, #376]	; (8007bfc <HAL_DMA_IRQHandler+0x1908>)
 8007a82:	428b      	cmp	r3, r1
 8007a84:	d012      	beq.n	8007aac <HAL_DMA_IRQHandler+0x17b8>
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	495d      	ldr	r1, [pc, #372]	; (8007c00 <HAL_DMA_IRQHandler+0x190c>)
 8007a8c:	428b      	cmp	r3, r1
 8007a8e:	d00a      	beq.n	8007aa6 <HAL_DMA_IRQHandler+0x17b2>
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	495b      	ldr	r1, [pc, #364]	; (8007c04 <HAL_DMA_IRQHandler+0x1910>)
 8007a96:	428b      	cmp	r3, r1
 8007a98:	d102      	bne.n	8007aa0 <HAL_DMA_IRQHandler+0x17ac>
 8007a9a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007a9e:	e01e      	b.n	8007ade <HAL_DMA_IRQHandler+0x17ea>
 8007aa0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007aa4:	e01b      	b.n	8007ade <HAL_DMA_IRQHandler+0x17ea>
 8007aa6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007aaa:	e018      	b.n	8007ade <HAL_DMA_IRQHandler+0x17ea>
 8007aac:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007ab0:	e015      	b.n	8007ade <HAL_DMA_IRQHandler+0x17ea>
 8007ab2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007ab6:	e012      	b.n	8007ade <HAL_DMA_IRQHandler+0x17ea>
 8007ab8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007abc:	e00f      	b.n	8007ade <HAL_DMA_IRQHandler+0x17ea>
 8007abe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007ac2:	e00c      	b.n	8007ade <HAL_DMA_IRQHandler+0x17ea>
 8007ac4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007ac8:	e009      	b.n	8007ade <HAL_DMA_IRQHandler+0x17ea>
 8007aca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007ace:	e006      	b.n	8007ade <HAL_DMA_IRQHandler+0x17ea>
 8007ad0:	2310      	movs	r3, #16
 8007ad2:	e004      	b.n	8007ade <HAL_DMA_IRQHandler+0x17ea>
 8007ad4:	2310      	movs	r3, #16
 8007ad6:	e002      	b.n	8007ade <HAL_DMA_IRQHandler+0x17ea>
 8007ad8:	2310      	movs	r3, #16
 8007ada:	e000      	b.n	8007ade <HAL_DMA_IRQHandler+0x17ea>
 8007adc:	2310      	movs	r3, #16
 8007ade:	4013      	ands	r3, r2
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	bf14      	ite	ne
 8007ae4:	2301      	movne	r3, #1
 8007ae6:	2300      	moveq	r3, #0
 8007ae8:	b2db      	uxtb	r3, r3
 8007aea:	e17e      	b.n	8007dea <HAL_DMA_IRQHandler+0x1af6>
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	461a      	mov	r2, r3
 8007af2:	4b45      	ldr	r3, [pc, #276]	; (8007c08 <HAL_DMA_IRQHandler+0x1914>)
 8007af4:	429a      	cmp	r2, r3
 8007af6:	f240 8089 	bls.w	8007c0c <HAL_DMA_IRQHandler+0x1918>
 8007afa:	4b36      	ldr	r3, [pc, #216]	; (8007bd4 <HAL_DMA_IRQHandler+0x18e0>)
 8007afc:	681a      	ldr	r2, [r3, #0]
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	4935      	ldr	r1, [pc, #212]	; (8007bd8 <HAL_DMA_IRQHandler+0x18e4>)
 8007b04:	428b      	cmp	r3, r1
 8007b06:	d057      	beq.n	8007bb8 <HAL_DMA_IRQHandler+0x18c4>
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	4933      	ldr	r1, [pc, #204]	; (8007bdc <HAL_DMA_IRQHandler+0x18e8>)
 8007b0e:	428b      	cmp	r3, r1
 8007b10:	d050      	beq.n	8007bb4 <HAL_DMA_IRQHandler+0x18c0>
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	4932      	ldr	r1, [pc, #200]	; (8007be0 <HAL_DMA_IRQHandler+0x18ec>)
 8007b18:	428b      	cmp	r3, r1
 8007b1a:	d049      	beq.n	8007bb0 <HAL_DMA_IRQHandler+0x18bc>
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	4930      	ldr	r1, [pc, #192]	; (8007be4 <HAL_DMA_IRQHandler+0x18f0>)
 8007b22:	428b      	cmp	r3, r1
 8007b24:	d042      	beq.n	8007bac <HAL_DMA_IRQHandler+0x18b8>
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	492f      	ldr	r1, [pc, #188]	; (8007be8 <HAL_DMA_IRQHandler+0x18f4>)
 8007b2c:	428b      	cmp	r3, r1
 8007b2e:	d03a      	beq.n	8007ba6 <HAL_DMA_IRQHandler+0x18b2>
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	492d      	ldr	r1, [pc, #180]	; (8007bec <HAL_DMA_IRQHandler+0x18f8>)
 8007b36:	428b      	cmp	r3, r1
 8007b38:	d032      	beq.n	8007ba0 <HAL_DMA_IRQHandler+0x18ac>
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	492c      	ldr	r1, [pc, #176]	; (8007bf0 <HAL_DMA_IRQHandler+0x18fc>)
 8007b40:	428b      	cmp	r3, r1
 8007b42:	d02a      	beq.n	8007b9a <HAL_DMA_IRQHandler+0x18a6>
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	492a      	ldr	r1, [pc, #168]	; (8007bf4 <HAL_DMA_IRQHandler+0x1900>)
 8007b4a:	428b      	cmp	r3, r1
 8007b4c:	d022      	beq.n	8007b94 <HAL_DMA_IRQHandler+0x18a0>
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	4929      	ldr	r1, [pc, #164]	; (8007bf8 <HAL_DMA_IRQHandler+0x1904>)
 8007b54:	428b      	cmp	r3, r1
 8007b56:	d01a      	beq.n	8007b8e <HAL_DMA_IRQHandler+0x189a>
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	4927      	ldr	r1, [pc, #156]	; (8007bfc <HAL_DMA_IRQHandler+0x1908>)
 8007b5e:	428b      	cmp	r3, r1
 8007b60:	d012      	beq.n	8007b88 <HAL_DMA_IRQHandler+0x1894>
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	4926      	ldr	r1, [pc, #152]	; (8007c00 <HAL_DMA_IRQHandler+0x190c>)
 8007b68:	428b      	cmp	r3, r1
 8007b6a:	d00a      	beq.n	8007b82 <HAL_DMA_IRQHandler+0x188e>
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	4924      	ldr	r1, [pc, #144]	; (8007c04 <HAL_DMA_IRQHandler+0x1910>)
 8007b72:	428b      	cmp	r3, r1
 8007b74:	d102      	bne.n	8007b7c <HAL_DMA_IRQHandler+0x1888>
 8007b76:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007b7a:	e01e      	b.n	8007bba <HAL_DMA_IRQHandler+0x18c6>
 8007b7c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007b80:	e01b      	b.n	8007bba <HAL_DMA_IRQHandler+0x18c6>
 8007b82:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007b86:	e018      	b.n	8007bba <HAL_DMA_IRQHandler+0x18c6>
 8007b88:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007b8c:	e015      	b.n	8007bba <HAL_DMA_IRQHandler+0x18c6>
 8007b8e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007b92:	e012      	b.n	8007bba <HAL_DMA_IRQHandler+0x18c6>
 8007b94:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007b98:	e00f      	b.n	8007bba <HAL_DMA_IRQHandler+0x18c6>
 8007b9a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007b9e:	e00c      	b.n	8007bba <HAL_DMA_IRQHandler+0x18c6>
 8007ba0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007ba4:	e009      	b.n	8007bba <HAL_DMA_IRQHandler+0x18c6>
 8007ba6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007baa:	e006      	b.n	8007bba <HAL_DMA_IRQHandler+0x18c6>
 8007bac:	2310      	movs	r3, #16
 8007bae:	e004      	b.n	8007bba <HAL_DMA_IRQHandler+0x18c6>
 8007bb0:	2310      	movs	r3, #16
 8007bb2:	e002      	b.n	8007bba <HAL_DMA_IRQHandler+0x18c6>
 8007bb4:	2310      	movs	r3, #16
 8007bb6:	e000      	b.n	8007bba <HAL_DMA_IRQHandler+0x18c6>
 8007bb8:	2310      	movs	r3, #16
 8007bba:	4013      	ands	r3, r2
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	bf14      	ite	ne
 8007bc0:	2301      	movne	r3, #1
 8007bc2:	2300      	moveq	r3, #0
 8007bc4:	b2db      	uxtb	r3, r3
 8007bc6:	e110      	b.n	8007dea <HAL_DMA_IRQHandler+0x1af6>
 8007bc8:	00800004 	.word	0x00800004
 8007bcc:	40026000 	.word	0x40026000
 8007bd0:	40026458 	.word	0x40026458
 8007bd4:	40026400 	.word	0x40026400
 8007bd8:	40026010 	.word	0x40026010
 8007bdc:	40026410 	.word	0x40026410
 8007be0:	40026070 	.word	0x40026070
 8007be4:	40026470 	.word	0x40026470
 8007be8:	40026028 	.word	0x40026028
 8007bec:	40026428 	.word	0x40026428
 8007bf0:	40026088 	.word	0x40026088
 8007bf4:	40026488 	.word	0x40026488
 8007bf8:	40026040 	.word	0x40026040
 8007bfc:	40026440 	.word	0x40026440
 8007c00:	400260a0 	.word	0x400260a0
 8007c04:	400264a0 	.word	0x400264a0
 8007c08:	400260b8 	.word	0x400260b8
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	461a      	mov	r2, r3
 8007c12:	4b64      	ldr	r3, [pc, #400]	; (8007da4 <HAL_DMA_IRQHandler+0x1ab0>)
 8007c14:	429a      	cmp	r2, r3
 8007c16:	d966      	bls.n	8007ce6 <HAL_DMA_IRQHandler+0x19f2>
 8007c18:	4b63      	ldr	r3, [pc, #396]	; (8007da8 <HAL_DMA_IRQHandler+0x1ab4>)
 8007c1a:	685a      	ldr	r2, [r3, #4]
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	4962      	ldr	r1, [pc, #392]	; (8007dac <HAL_DMA_IRQHandler+0x1ab8>)
 8007c22:	428b      	cmp	r3, r1
 8007c24:	d057      	beq.n	8007cd6 <HAL_DMA_IRQHandler+0x19e2>
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	4961      	ldr	r1, [pc, #388]	; (8007db0 <HAL_DMA_IRQHandler+0x1abc>)
 8007c2c:	428b      	cmp	r3, r1
 8007c2e:	d050      	beq.n	8007cd2 <HAL_DMA_IRQHandler+0x19de>
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	495f      	ldr	r1, [pc, #380]	; (8007db4 <HAL_DMA_IRQHandler+0x1ac0>)
 8007c36:	428b      	cmp	r3, r1
 8007c38:	d049      	beq.n	8007cce <HAL_DMA_IRQHandler+0x19da>
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	495e      	ldr	r1, [pc, #376]	; (8007db8 <HAL_DMA_IRQHandler+0x1ac4>)
 8007c40:	428b      	cmp	r3, r1
 8007c42:	d042      	beq.n	8007cca <HAL_DMA_IRQHandler+0x19d6>
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	495c      	ldr	r1, [pc, #368]	; (8007dbc <HAL_DMA_IRQHandler+0x1ac8>)
 8007c4a:	428b      	cmp	r3, r1
 8007c4c:	d03a      	beq.n	8007cc4 <HAL_DMA_IRQHandler+0x19d0>
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	495b      	ldr	r1, [pc, #364]	; (8007dc0 <HAL_DMA_IRQHandler+0x1acc>)
 8007c54:	428b      	cmp	r3, r1
 8007c56:	d032      	beq.n	8007cbe <HAL_DMA_IRQHandler+0x19ca>
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	4959      	ldr	r1, [pc, #356]	; (8007dc4 <HAL_DMA_IRQHandler+0x1ad0>)
 8007c5e:	428b      	cmp	r3, r1
 8007c60:	d02a      	beq.n	8007cb8 <HAL_DMA_IRQHandler+0x19c4>
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	4958      	ldr	r1, [pc, #352]	; (8007dc8 <HAL_DMA_IRQHandler+0x1ad4>)
 8007c68:	428b      	cmp	r3, r1
 8007c6a:	d022      	beq.n	8007cb2 <HAL_DMA_IRQHandler+0x19be>
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	4956      	ldr	r1, [pc, #344]	; (8007dcc <HAL_DMA_IRQHandler+0x1ad8>)
 8007c72:	428b      	cmp	r3, r1
 8007c74:	d01a      	beq.n	8007cac <HAL_DMA_IRQHandler+0x19b8>
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	4955      	ldr	r1, [pc, #340]	; (8007dd0 <HAL_DMA_IRQHandler+0x1adc>)
 8007c7c:	428b      	cmp	r3, r1
 8007c7e:	d012      	beq.n	8007ca6 <HAL_DMA_IRQHandler+0x19b2>
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	4953      	ldr	r1, [pc, #332]	; (8007dd4 <HAL_DMA_IRQHandler+0x1ae0>)
 8007c86:	428b      	cmp	r3, r1
 8007c88:	d00a      	beq.n	8007ca0 <HAL_DMA_IRQHandler+0x19ac>
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	4952      	ldr	r1, [pc, #328]	; (8007dd8 <HAL_DMA_IRQHandler+0x1ae4>)
 8007c90:	428b      	cmp	r3, r1
 8007c92:	d102      	bne.n	8007c9a <HAL_DMA_IRQHandler+0x19a6>
 8007c94:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007c98:	e01e      	b.n	8007cd8 <HAL_DMA_IRQHandler+0x19e4>
 8007c9a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007c9e:	e01b      	b.n	8007cd8 <HAL_DMA_IRQHandler+0x19e4>
 8007ca0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007ca4:	e018      	b.n	8007cd8 <HAL_DMA_IRQHandler+0x19e4>
 8007ca6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007caa:	e015      	b.n	8007cd8 <HAL_DMA_IRQHandler+0x19e4>
 8007cac:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007cb0:	e012      	b.n	8007cd8 <HAL_DMA_IRQHandler+0x19e4>
 8007cb2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007cb6:	e00f      	b.n	8007cd8 <HAL_DMA_IRQHandler+0x19e4>
 8007cb8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007cbc:	e00c      	b.n	8007cd8 <HAL_DMA_IRQHandler+0x19e4>
 8007cbe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007cc2:	e009      	b.n	8007cd8 <HAL_DMA_IRQHandler+0x19e4>
 8007cc4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007cc8:	e006      	b.n	8007cd8 <HAL_DMA_IRQHandler+0x19e4>
 8007cca:	2310      	movs	r3, #16
 8007ccc:	e004      	b.n	8007cd8 <HAL_DMA_IRQHandler+0x19e4>
 8007cce:	2310      	movs	r3, #16
 8007cd0:	e002      	b.n	8007cd8 <HAL_DMA_IRQHandler+0x19e4>
 8007cd2:	2310      	movs	r3, #16
 8007cd4:	e000      	b.n	8007cd8 <HAL_DMA_IRQHandler+0x19e4>
 8007cd6:	2310      	movs	r3, #16
 8007cd8:	4013      	ands	r3, r2
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	bf14      	ite	ne
 8007cde:	2301      	movne	r3, #1
 8007ce0:	2300      	moveq	r3, #0
 8007ce2:	b2db      	uxtb	r3, r3
 8007ce4:	e081      	b.n	8007dea <HAL_DMA_IRQHandler+0x1af6>
 8007ce6:	4b30      	ldr	r3, [pc, #192]	; (8007da8 <HAL_DMA_IRQHandler+0x1ab4>)
 8007ce8:	681a      	ldr	r2, [r3, #0]
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	492f      	ldr	r1, [pc, #188]	; (8007dac <HAL_DMA_IRQHandler+0x1ab8>)
 8007cf0:	428b      	cmp	r3, r1
 8007cf2:	d073      	beq.n	8007ddc <HAL_DMA_IRQHandler+0x1ae8>
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	492d      	ldr	r1, [pc, #180]	; (8007db0 <HAL_DMA_IRQHandler+0x1abc>)
 8007cfa:	428b      	cmp	r3, r1
 8007cfc:	d050      	beq.n	8007da0 <HAL_DMA_IRQHandler+0x1aac>
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	492c      	ldr	r1, [pc, #176]	; (8007db4 <HAL_DMA_IRQHandler+0x1ac0>)
 8007d04:	428b      	cmp	r3, r1
 8007d06:	d049      	beq.n	8007d9c <HAL_DMA_IRQHandler+0x1aa8>
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	492a      	ldr	r1, [pc, #168]	; (8007db8 <HAL_DMA_IRQHandler+0x1ac4>)
 8007d0e:	428b      	cmp	r3, r1
 8007d10:	d042      	beq.n	8007d98 <HAL_DMA_IRQHandler+0x1aa4>
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	4929      	ldr	r1, [pc, #164]	; (8007dbc <HAL_DMA_IRQHandler+0x1ac8>)
 8007d18:	428b      	cmp	r3, r1
 8007d1a:	d03a      	beq.n	8007d92 <HAL_DMA_IRQHandler+0x1a9e>
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	4927      	ldr	r1, [pc, #156]	; (8007dc0 <HAL_DMA_IRQHandler+0x1acc>)
 8007d22:	428b      	cmp	r3, r1
 8007d24:	d032      	beq.n	8007d8c <HAL_DMA_IRQHandler+0x1a98>
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	4926      	ldr	r1, [pc, #152]	; (8007dc4 <HAL_DMA_IRQHandler+0x1ad0>)
 8007d2c:	428b      	cmp	r3, r1
 8007d2e:	d02a      	beq.n	8007d86 <HAL_DMA_IRQHandler+0x1a92>
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	4924      	ldr	r1, [pc, #144]	; (8007dc8 <HAL_DMA_IRQHandler+0x1ad4>)
 8007d36:	428b      	cmp	r3, r1
 8007d38:	d022      	beq.n	8007d80 <HAL_DMA_IRQHandler+0x1a8c>
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	4923      	ldr	r1, [pc, #140]	; (8007dcc <HAL_DMA_IRQHandler+0x1ad8>)
 8007d40:	428b      	cmp	r3, r1
 8007d42:	d01a      	beq.n	8007d7a <HAL_DMA_IRQHandler+0x1a86>
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	4921      	ldr	r1, [pc, #132]	; (8007dd0 <HAL_DMA_IRQHandler+0x1adc>)
 8007d4a:	428b      	cmp	r3, r1
 8007d4c:	d012      	beq.n	8007d74 <HAL_DMA_IRQHandler+0x1a80>
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	4920      	ldr	r1, [pc, #128]	; (8007dd4 <HAL_DMA_IRQHandler+0x1ae0>)
 8007d54:	428b      	cmp	r3, r1
 8007d56:	d00a      	beq.n	8007d6e <HAL_DMA_IRQHandler+0x1a7a>
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	491e      	ldr	r1, [pc, #120]	; (8007dd8 <HAL_DMA_IRQHandler+0x1ae4>)
 8007d5e:	428b      	cmp	r3, r1
 8007d60:	d102      	bne.n	8007d68 <HAL_DMA_IRQHandler+0x1a74>
 8007d62:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007d66:	e03a      	b.n	8007dde <HAL_DMA_IRQHandler+0x1aea>
 8007d68:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007d6c:	e037      	b.n	8007dde <HAL_DMA_IRQHandler+0x1aea>
 8007d6e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007d72:	e034      	b.n	8007dde <HAL_DMA_IRQHandler+0x1aea>
 8007d74:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007d78:	e031      	b.n	8007dde <HAL_DMA_IRQHandler+0x1aea>
 8007d7a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007d7e:	e02e      	b.n	8007dde <HAL_DMA_IRQHandler+0x1aea>
 8007d80:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007d84:	e02b      	b.n	8007dde <HAL_DMA_IRQHandler+0x1aea>
 8007d86:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007d8a:	e028      	b.n	8007dde <HAL_DMA_IRQHandler+0x1aea>
 8007d8c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007d90:	e025      	b.n	8007dde <HAL_DMA_IRQHandler+0x1aea>
 8007d92:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007d96:	e022      	b.n	8007dde <HAL_DMA_IRQHandler+0x1aea>
 8007d98:	2310      	movs	r3, #16
 8007d9a:	e020      	b.n	8007dde <HAL_DMA_IRQHandler+0x1aea>
 8007d9c:	2310      	movs	r3, #16
 8007d9e:	e01e      	b.n	8007dde <HAL_DMA_IRQHandler+0x1aea>
 8007da0:	2310      	movs	r3, #16
 8007da2:	e01c      	b.n	8007dde <HAL_DMA_IRQHandler+0x1aea>
 8007da4:	40026058 	.word	0x40026058
 8007da8:	40026000 	.word	0x40026000
 8007dac:	40026010 	.word	0x40026010
 8007db0:	40026410 	.word	0x40026410
 8007db4:	40026070 	.word	0x40026070
 8007db8:	40026470 	.word	0x40026470
 8007dbc:	40026028 	.word	0x40026028
 8007dc0:	40026428 	.word	0x40026428
 8007dc4:	40026088 	.word	0x40026088
 8007dc8:	40026488 	.word	0x40026488
 8007dcc:	40026040 	.word	0x40026040
 8007dd0:	40026440 	.word	0x40026440
 8007dd4:	400260a0 	.word	0x400260a0
 8007dd8:	400264a0 	.word	0x400264a0
 8007ddc:	2310      	movs	r3, #16
 8007dde:	4013      	ands	r3, r2
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	bf14      	ite	ne
 8007de4:	2301      	movne	r3, #1
 8007de6:	2300      	moveq	r3, #0
 8007de8:	b2db      	uxtb	r3, r3
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	f000 83ce 	beq.w	800858c <HAL_DMA_IRQHandler+0x2298>
		if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET) {
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	f003 0308 	and.w	r3, r3, #8
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	f000 83c6 	beq.w	800858c <HAL_DMA_IRQHandler+0x2298>
			/* Multi_Buffering mode enabled */
			if (((hdma->Instance->CR) & (uint32_t) (DMA_SxCR_DBM)) != 0) {
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	f000 81d0 	beq.w	80081b0 <HAL_DMA_IRQHandler+0x1ebc>
				/* Clear the half transfer complete flag */
				__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	461a      	mov	r2, r3
 8007e16:	4b8d      	ldr	r3, [pc, #564]	; (800804c <HAL_DMA_IRQHandler+0x1d58>)
 8007e18:	429a      	cmp	r2, r3
 8007e1a:	d960      	bls.n	8007ede <HAL_DMA_IRQHandler+0x1bea>
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	4a8b      	ldr	r2, [pc, #556]	; (8008050 <HAL_DMA_IRQHandler+0x1d5c>)
 8007e22:	4293      	cmp	r3, r2
 8007e24:	d057      	beq.n	8007ed6 <HAL_DMA_IRQHandler+0x1be2>
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	4a8a      	ldr	r2, [pc, #552]	; (8008054 <HAL_DMA_IRQHandler+0x1d60>)
 8007e2c:	4293      	cmp	r3, r2
 8007e2e:	d050      	beq.n	8007ed2 <HAL_DMA_IRQHandler+0x1bde>
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	4a88      	ldr	r2, [pc, #544]	; (8008058 <HAL_DMA_IRQHandler+0x1d64>)
 8007e36:	4293      	cmp	r3, r2
 8007e38:	d049      	beq.n	8007ece <HAL_DMA_IRQHandler+0x1bda>
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	4a87      	ldr	r2, [pc, #540]	; (800805c <HAL_DMA_IRQHandler+0x1d68>)
 8007e40:	4293      	cmp	r3, r2
 8007e42:	d042      	beq.n	8007eca <HAL_DMA_IRQHandler+0x1bd6>
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	4a85      	ldr	r2, [pc, #532]	; (8008060 <HAL_DMA_IRQHandler+0x1d6c>)
 8007e4a:	4293      	cmp	r3, r2
 8007e4c:	d03a      	beq.n	8007ec4 <HAL_DMA_IRQHandler+0x1bd0>
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	4a84      	ldr	r2, [pc, #528]	; (8008064 <HAL_DMA_IRQHandler+0x1d70>)
 8007e54:	4293      	cmp	r3, r2
 8007e56:	d032      	beq.n	8007ebe <HAL_DMA_IRQHandler+0x1bca>
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	4a82      	ldr	r2, [pc, #520]	; (8008068 <HAL_DMA_IRQHandler+0x1d74>)
 8007e5e:	4293      	cmp	r3, r2
 8007e60:	d02a      	beq.n	8007eb8 <HAL_DMA_IRQHandler+0x1bc4>
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	4a81      	ldr	r2, [pc, #516]	; (800806c <HAL_DMA_IRQHandler+0x1d78>)
 8007e68:	4293      	cmp	r3, r2
 8007e6a:	d022      	beq.n	8007eb2 <HAL_DMA_IRQHandler+0x1bbe>
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	4a7f      	ldr	r2, [pc, #508]	; (8008070 <HAL_DMA_IRQHandler+0x1d7c>)
 8007e72:	4293      	cmp	r3, r2
 8007e74:	d01a      	beq.n	8007eac <HAL_DMA_IRQHandler+0x1bb8>
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	4a7e      	ldr	r2, [pc, #504]	; (8008074 <HAL_DMA_IRQHandler+0x1d80>)
 8007e7c:	4293      	cmp	r3, r2
 8007e7e:	d012      	beq.n	8007ea6 <HAL_DMA_IRQHandler+0x1bb2>
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	4a7c      	ldr	r2, [pc, #496]	; (8008078 <HAL_DMA_IRQHandler+0x1d84>)
 8007e86:	4293      	cmp	r3, r2
 8007e88:	d00a      	beq.n	8007ea0 <HAL_DMA_IRQHandler+0x1bac>
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	4a7b      	ldr	r2, [pc, #492]	; (800807c <HAL_DMA_IRQHandler+0x1d88>)
 8007e90:	4293      	cmp	r3, r2
 8007e92:	d102      	bne.n	8007e9a <HAL_DMA_IRQHandler+0x1ba6>
 8007e94:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007e98:	e01e      	b.n	8007ed8 <HAL_DMA_IRQHandler+0x1be4>
 8007e9a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007e9e:	e01b      	b.n	8007ed8 <HAL_DMA_IRQHandler+0x1be4>
 8007ea0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007ea4:	e018      	b.n	8007ed8 <HAL_DMA_IRQHandler+0x1be4>
 8007ea6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007eaa:	e015      	b.n	8007ed8 <HAL_DMA_IRQHandler+0x1be4>
 8007eac:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007eb0:	e012      	b.n	8007ed8 <HAL_DMA_IRQHandler+0x1be4>
 8007eb2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007eb6:	e00f      	b.n	8007ed8 <HAL_DMA_IRQHandler+0x1be4>
 8007eb8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007ebc:	e00c      	b.n	8007ed8 <HAL_DMA_IRQHandler+0x1be4>
 8007ebe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007ec2:	e009      	b.n	8007ed8 <HAL_DMA_IRQHandler+0x1be4>
 8007ec4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007ec8:	e006      	b.n	8007ed8 <HAL_DMA_IRQHandler+0x1be4>
 8007eca:	2310      	movs	r3, #16
 8007ecc:	e004      	b.n	8007ed8 <HAL_DMA_IRQHandler+0x1be4>
 8007ece:	2310      	movs	r3, #16
 8007ed0:	e002      	b.n	8007ed8 <HAL_DMA_IRQHandler+0x1be4>
 8007ed2:	2310      	movs	r3, #16
 8007ed4:	e000      	b.n	8007ed8 <HAL_DMA_IRQHandler+0x1be4>
 8007ed6:	2310      	movs	r3, #16
 8007ed8:	4a69      	ldr	r2, [pc, #420]	; (8008080 <HAL_DMA_IRQHandler+0x1d8c>)
 8007eda:	60d3      	str	r3, [r2, #12]
 8007edc:	e14f      	b.n	800817e <HAL_DMA_IRQHandler+0x1e8a>
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	461a      	mov	r2, r3
 8007ee4:	4b67      	ldr	r3, [pc, #412]	; (8008084 <HAL_DMA_IRQHandler+0x1d90>)
 8007ee6:	429a      	cmp	r2, r3
 8007ee8:	d960      	bls.n	8007fac <HAL_DMA_IRQHandler+0x1cb8>
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	4a58      	ldr	r2, [pc, #352]	; (8008050 <HAL_DMA_IRQHandler+0x1d5c>)
 8007ef0:	4293      	cmp	r3, r2
 8007ef2:	d057      	beq.n	8007fa4 <HAL_DMA_IRQHandler+0x1cb0>
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	4a56      	ldr	r2, [pc, #344]	; (8008054 <HAL_DMA_IRQHandler+0x1d60>)
 8007efa:	4293      	cmp	r3, r2
 8007efc:	d050      	beq.n	8007fa0 <HAL_DMA_IRQHandler+0x1cac>
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	4a55      	ldr	r2, [pc, #340]	; (8008058 <HAL_DMA_IRQHandler+0x1d64>)
 8007f04:	4293      	cmp	r3, r2
 8007f06:	d049      	beq.n	8007f9c <HAL_DMA_IRQHandler+0x1ca8>
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	4a53      	ldr	r2, [pc, #332]	; (800805c <HAL_DMA_IRQHandler+0x1d68>)
 8007f0e:	4293      	cmp	r3, r2
 8007f10:	d042      	beq.n	8007f98 <HAL_DMA_IRQHandler+0x1ca4>
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	4a52      	ldr	r2, [pc, #328]	; (8008060 <HAL_DMA_IRQHandler+0x1d6c>)
 8007f18:	4293      	cmp	r3, r2
 8007f1a:	d03a      	beq.n	8007f92 <HAL_DMA_IRQHandler+0x1c9e>
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	4a50      	ldr	r2, [pc, #320]	; (8008064 <HAL_DMA_IRQHandler+0x1d70>)
 8007f22:	4293      	cmp	r3, r2
 8007f24:	d032      	beq.n	8007f8c <HAL_DMA_IRQHandler+0x1c98>
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	4a4f      	ldr	r2, [pc, #316]	; (8008068 <HAL_DMA_IRQHandler+0x1d74>)
 8007f2c:	4293      	cmp	r3, r2
 8007f2e:	d02a      	beq.n	8007f86 <HAL_DMA_IRQHandler+0x1c92>
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	4a4d      	ldr	r2, [pc, #308]	; (800806c <HAL_DMA_IRQHandler+0x1d78>)
 8007f36:	4293      	cmp	r3, r2
 8007f38:	d022      	beq.n	8007f80 <HAL_DMA_IRQHandler+0x1c8c>
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	4a4c      	ldr	r2, [pc, #304]	; (8008070 <HAL_DMA_IRQHandler+0x1d7c>)
 8007f40:	4293      	cmp	r3, r2
 8007f42:	d01a      	beq.n	8007f7a <HAL_DMA_IRQHandler+0x1c86>
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	4a4a      	ldr	r2, [pc, #296]	; (8008074 <HAL_DMA_IRQHandler+0x1d80>)
 8007f4a:	4293      	cmp	r3, r2
 8007f4c:	d012      	beq.n	8007f74 <HAL_DMA_IRQHandler+0x1c80>
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	4a49      	ldr	r2, [pc, #292]	; (8008078 <HAL_DMA_IRQHandler+0x1d84>)
 8007f54:	4293      	cmp	r3, r2
 8007f56:	d00a      	beq.n	8007f6e <HAL_DMA_IRQHandler+0x1c7a>
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	4a47      	ldr	r2, [pc, #284]	; (800807c <HAL_DMA_IRQHandler+0x1d88>)
 8007f5e:	4293      	cmp	r3, r2
 8007f60:	d102      	bne.n	8007f68 <HAL_DMA_IRQHandler+0x1c74>
 8007f62:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007f66:	e01e      	b.n	8007fa6 <HAL_DMA_IRQHandler+0x1cb2>
 8007f68:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007f6c:	e01b      	b.n	8007fa6 <HAL_DMA_IRQHandler+0x1cb2>
 8007f6e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007f72:	e018      	b.n	8007fa6 <HAL_DMA_IRQHandler+0x1cb2>
 8007f74:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007f78:	e015      	b.n	8007fa6 <HAL_DMA_IRQHandler+0x1cb2>
 8007f7a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007f7e:	e012      	b.n	8007fa6 <HAL_DMA_IRQHandler+0x1cb2>
 8007f80:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007f84:	e00f      	b.n	8007fa6 <HAL_DMA_IRQHandler+0x1cb2>
 8007f86:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007f8a:	e00c      	b.n	8007fa6 <HAL_DMA_IRQHandler+0x1cb2>
 8007f8c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007f90:	e009      	b.n	8007fa6 <HAL_DMA_IRQHandler+0x1cb2>
 8007f92:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007f96:	e006      	b.n	8007fa6 <HAL_DMA_IRQHandler+0x1cb2>
 8007f98:	2310      	movs	r3, #16
 8007f9a:	e004      	b.n	8007fa6 <HAL_DMA_IRQHandler+0x1cb2>
 8007f9c:	2310      	movs	r3, #16
 8007f9e:	e002      	b.n	8007fa6 <HAL_DMA_IRQHandler+0x1cb2>
 8007fa0:	2310      	movs	r3, #16
 8007fa2:	e000      	b.n	8007fa6 <HAL_DMA_IRQHandler+0x1cb2>
 8007fa4:	2310      	movs	r3, #16
 8007fa6:	4a36      	ldr	r2, [pc, #216]	; (8008080 <HAL_DMA_IRQHandler+0x1d8c>)
 8007fa8:	6093      	str	r3, [r2, #8]
 8007faa:	e0e8      	b.n	800817e <HAL_DMA_IRQHandler+0x1e8a>
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	461a      	mov	r2, r3
 8007fb2:	4b35      	ldr	r3, [pc, #212]	; (8008088 <HAL_DMA_IRQHandler+0x1d94>)
 8007fb4:	429a      	cmp	r2, r3
 8007fb6:	f240 8082 	bls.w	80080be <HAL_DMA_IRQHandler+0x1dca>
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	4a24      	ldr	r2, [pc, #144]	; (8008050 <HAL_DMA_IRQHandler+0x1d5c>)
 8007fc0:	4293      	cmp	r3, r2
 8007fc2:	d078      	beq.n	80080b6 <HAL_DMA_IRQHandler+0x1dc2>
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	4a22      	ldr	r2, [pc, #136]	; (8008054 <HAL_DMA_IRQHandler+0x1d60>)
 8007fca:	4293      	cmp	r3, r2
 8007fcc:	d071      	beq.n	80080b2 <HAL_DMA_IRQHandler+0x1dbe>
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	4a21      	ldr	r2, [pc, #132]	; (8008058 <HAL_DMA_IRQHandler+0x1d64>)
 8007fd4:	4293      	cmp	r3, r2
 8007fd6:	d06a      	beq.n	80080ae <HAL_DMA_IRQHandler+0x1dba>
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	4a1f      	ldr	r2, [pc, #124]	; (800805c <HAL_DMA_IRQHandler+0x1d68>)
 8007fde:	4293      	cmp	r3, r2
 8007fe0:	d063      	beq.n	80080aa <HAL_DMA_IRQHandler+0x1db6>
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	4a1e      	ldr	r2, [pc, #120]	; (8008060 <HAL_DMA_IRQHandler+0x1d6c>)
 8007fe8:	4293      	cmp	r3, r2
 8007fea:	d05b      	beq.n	80080a4 <HAL_DMA_IRQHandler+0x1db0>
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	4a1c      	ldr	r2, [pc, #112]	; (8008064 <HAL_DMA_IRQHandler+0x1d70>)
 8007ff2:	4293      	cmp	r3, r2
 8007ff4:	d053      	beq.n	800809e <HAL_DMA_IRQHandler+0x1daa>
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	4a1b      	ldr	r2, [pc, #108]	; (8008068 <HAL_DMA_IRQHandler+0x1d74>)
 8007ffc:	4293      	cmp	r3, r2
 8007ffe:	d04b      	beq.n	8008098 <HAL_DMA_IRQHandler+0x1da4>
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	4a19      	ldr	r2, [pc, #100]	; (800806c <HAL_DMA_IRQHandler+0x1d78>)
 8008006:	4293      	cmp	r3, r2
 8008008:	d043      	beq.n	8008092 <HAL_DMA_IRQHandler+0x1d9e>
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	4a18      	ldr	r2, [pc, #96]	; (8008070 <HAL_DMA_IRQHandler+0x1d7c>)
 8008010:	4293      	cmp	r3, r2
 8008012:	d03b      	beq.n	800808c <HAL_DMA_IRQHandler+0x1d98>
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	4a16      	ldr	r2, [pc, #88]	; (8008074 <HAL_DMA_IRQHandler+0x1d80>)
 800801a:	4293      	cmp	r3, r2
 800801c:	d012      	beq.n	8008044 <HAL_DMA_IRQHandler+0x1d50>
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	4a15      	ldr	r2, [pc, #84]	; (8008078 <HAL_DMA_IRQHandler+0x1d84>)
 8008024:	4293      	cmp	r3, r2
 8008026:	d00a      	beq.n	800803e <HAL_DMA_IRQHandler+0x1d4a>
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	4a13      	ldr	r2, [pc, #76]	; (800807c <HAL_DMA_IRQHandler+0x1d88>)
 800802e:	4293      	cmp	r3, r2
 8008030:	d102      	bne.n	8008038 <HAL_DMA_IRQHandler+0x1d44>
 8008032:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008036:	e03f      	b.n	80080b8 <HAL_DMA_IRQHandler+0x1dc4>
 8008038:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800803c:	e03c      	b.n	80080b8 <HAL_DMA_IRQHandler+0x1dc4>
 800803e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008042:	e039      	b.n	80080b8 <HAL_DMA_IRQHandler+0x1dc4>
 8008044:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008048:	e036      	b.n	80080b8 <HAL_DMA_IRQHandler+0x1dc4>
 800804a:	bf00      	nop
 800804c:	40026458 	.word	0x40026458
 8008050:	40026010 	.word	0x40026010
 8008054:	40026410 	.word	0x40026410
 8008058:	40026070 	.word	0x40026070
 800805c:	40026470 	.word	0x40026470
 8008060:	40026028 	.word	0x40026028
 8008064:	40026428 	.word	0x40026428
 8008068:	40026088 	.word	0x40026088
 800806c:	40026488 	.word	0x40026488
 8008070:	40026040 	.word	0x40026040
 8008074:	40026440 	.word	0x40026440
 8008078:	400260a0 	.word	0x400260a0
 800807c:	400264a0 	.word	0x400264a0
 8008080:	40026400 	.word	0x40026400
 8008084:	400260b8 	.word	0x400260b8
 8008088:	40026058 	.word	0x40026058
 800808c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008090:	e012      	b.n	80080b8 <HAL_DMA_IRQHandler+0x1dc4>
 8008092:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008096:	e00f      	b.n	80080b8 <HAL_DMA_IRQHandler+0x1dc4>
 8008098:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800809c:	e00c      	b.n	80080b8 <HAL_DMA_IRQHandler+0x1dc4>
 800809e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80080a2:	e009      	b.n	80080b8 <HAL_DMA_IRQHandler+0x1dc4>
 80080a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80080a8:	e006      	b.n	80080b8 <HAL_DMA_IRQHandler+0x1dc4>
 80080aa:	2310      	movs	r3, #16
 80080ac:	e004      	b.n	80080b8 <HAL_DMA_IRQHandler+0x1dc4>
 80080ae:	2310      	movs	r3, #16
 80080b0:	e002      	b.n	80080b8 <HAL_DMA_IRQHandler+0x1dc4>
 80080b2:	2310      	movs	r3, #16
 80080b4:	e000      	b.n	80080b8 <HAL_DMA_IRQHandler+0x1dc4>
 80080b6:	2310      	movs	r3, #16
 80080b8:	4a78      	ldr	r2, [pc, #480]	; (800829c <HAL_DMA_IRQHandler+0x1fa8>)
 80080ba:	60d3      	str	r3, [r2, #12]
 80080bc:	e05f      	b.n	800817e <HAL_DMA_IRQHandler+0x1e8a>
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	4a77      	ldr	r2, [pc, #476]	; (80082a0 <HAL_DMA_IRQHandler+0x1fac>)
 80080c4:	4293      	cmp	r3, r2
 80080c6:	d057      	beq.n	8008178 <HAL_DMA_IRQHandler+0x1e84>
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	4a75      	ldr	r2, [pc, #468]	; (80082a4 <HAL_DMA_IRQHandler+0x1fb0>)
 80080ce:	4293      	cmp	r3, r2
 80080d0:	d050      	beq.n	8008174 <HAL_DMA_IRQHandler+0x1e80>
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	4a74      	ldr	r2, [pc, #464]	; (80082a8 <HAL_DMA_IRQHandler+0x1fb4>)
 80080d8:	4293      	cmp	r3, r2
 80080da:	d049      	beq.n	8008170 <HAL_DMA_IRQHandler+0x1e7c>
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	4a72      	ldr	r2, [pc, #456]	; (80082ac <HAL_DMA_IRQHandler+0x1fb8>)
 80080e2:	4293      	cmp	r3, r2
 80080e4:	d042      	beq.n	800816c <HAL_DMA_IRQHandler+0x1e78>
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	4a71      	ldr	r2, [pc, #452]	; (80082b0 <HAL_DMA_IRQHandler+0x1fbc>)
 80080ec:	4293      	cmp	r3, r2
 80080ee:	d03a      	beq.n	8008166 <HAL_DMA_IRQHandler+0x1e72>
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	4a6f      	ldr	r2, [pc, #444]	; (80082b4 <HAL_DMA_IRQHandler+0x1fc0>)
 80080f6:	4293      	cmp	r3, r2
 80080f8:	d032      	beq.n	8008160 <HAL_DMA_IRQHandler+0x1e6c>
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	4a6e      	ldr	r2, [pc, #440]	; (80082b8 <HAL_DMA_IRQHandler+0x1fc4>)
 8008100:	4293      	cmp	r3, r2
 8008102:	d02a      	beq.n	800815a <HAL_DMA_IRQHandler+0x1e66>
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	4a6c      	ldr	r2, [pc, #432]	; (80082bc <HAL_DMA_IRQHandler+0x1fc8>)
 800810a:	4293      	cmp	r3, r2
 800810c:	d022      	beq.n	8008154 <HAL_DMA_IRQHandler+0x1e60>
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	4a6b      	ldr	r2, [pc, #428]	; (80082c0 <HAL_DMA_IRQHandler+0x1fcc>)
 8008114:	4293      	cmp	r3, r2
 8008116:	d01a      	beq.n	800814e <HAL_DMA_IRQHandler+0x1e5a>
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	4a69      	ldr	r2, [pc, #420]	; (80082c4 <HAL_DMA_IRQHandler+0x1fd0>)
 800811e:	4293      	cmp	r3, r2
 8008120:	d012      	beq.n	8008148 <HAL_DMA_IRQHandler+0x1e54>
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	4a68      	ldr	r2, [pc, #416]	; (80082c8 <HAL_DMA_IRQHandler+0x1fd4>)
 8008128:	4293      	cmp	r3, r2
 800812a:	d00a      	beq.n	8008142 <HAL_DMA_IRQHandler+0x1e4e>
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	4a66      	ldr	r2, [pc, #408]	; (80082cc <HAL_DMA_IRQHandler+0x1fd8>)
 8008132:	4293      	cmp	r3, r2
 8008134:	d102      	bne.n	800813c <HAL_DMA_IRQHandler+0x1e48>
 8008136:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800813a:	e01e      	b.n	800817a <HAL_DMA_IRQHandler+0x1e86>
 800813c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8008140:	e01b      	b.n	800817a <HAL_DMA_IRQHandler+0x1e86>
 8008142:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008146:	e018      	b.n	800817a <HAL_DMA_IRQHandler+0x1e86>
 8008148:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800814c:	e015      	b.n	800817a <HAL_DMA_IRQHandler+0x1e86>
 800814e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008152:	e012      	b.n	800817a <HAL_DMA_IRQHandler+0x1e86>
 8008154:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008158:	e00f      	b.n	800817a <HAL_DMA_IRQHandler+0x1e86>
 800815a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800815e:	e00c      	b.n	800817a <HAL_DMA_IRQHandler+0x1e86>
 8008160:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008164:	e009      	b.n	800817a <HAL_DMA_IRQHandler+0x1e86>
 8008166:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800816a:	e006      	b.n	800817a <HAL_DMA_IRQHandler+0x1e86>
 800816c:	2310      	movs	r3, #16
 800816e:	e004      	b.n	800817a <HAL_DMA_IRQHandler+0x1e86>
 8008170:	2310      	movs	r3, #16
 8008172:	e002      	b.n	800817a <HAL_DMA_IRQHandler+0x1e86>
 8008174:	2310      	movs	r3, #16
 8008176:	e000      	b.n	800817a <HAL_DMA_IRQHandler+0x1e86>
 8008178:	2310      	movs	r3, #16
 800817a:	4a48      	ldr	r2, [pc, #288]	; (800829c <HAL_DMA_IRQHandler+0x1fa8>)
 800817c:	6093      	str	r3, [r2, #8]

				/* Current memory buffer used is Memory 0 */
				if ((hdma->Instance->CR & DMA_SxCR_CT) == 0) {
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008188:	2b00      	cmp	r3, #0
 800818a:	d104      	bne.n	8008196 <HAL_DMA_IRQHandler+0x1ea2>
					/* Change DMA peripheral state */
					hdma->State = HAL_DMA_STATE_READY_HALF_MEM0;
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	2231      	movs	r2, #49	; 0x31
 8008190:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8008194:	e1f2      	b.n	800857c <HAL_DMA_IRQHandler+0x2288>
				}
				/* Current memory buffer used is Memory 1 */
				else if ((hdma->Instance->CR & DMA_SxCR_CT) != 0) {
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	f000 81eb 	beq.w	800857c <HAL_DMA_IRQHandler+0x2288>
					/* Change DMA peripheral state */
					hdma->State = HAL_DMA_STATE_READY_HALF_MEM1;
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	2241      	movs	r2, #65	; 0x41
 80081aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 80081ae:	e1e5      	b.n	800857c <HAL_DMA_IRQHandler+0x2288>
				}
			} else {
				/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
				if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0) {
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d107      	bne.n	80081ce <HAL_DMA_IRQHandler+0x1eda>
					/* Disable the half transfer interrupt */
					__HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	681a      	ldr	r2, [r3, #0]
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	f022 0208 	bic.w	r2, r2, #8
 80081cc:	601a      	str	r2, [r3, #0]
				}
				/* Clear the half transfer complete flag */
				__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	461a      	mov	r2, r3
 80081d4:	4b3e      	ldr	r3, [pc, #248]	; (80082d0 <HAL_DMA_IRQHandler+0x1fdc>)
 80081d6:	429a      	cmp	r2, r3
 80081d8:	d97e      	bls.n	80082d8 <HAL_DMA_IRQHandler+0x1fe4>
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	4a30      	ldr	r2, [pc, #192]	; (80082a0 <HAL_DMA_IRQHandler+0x1fac>)
 80081e0:	4293      	cmp	r3, r2
 80081e2:	d057      	beq.n	8008294 <HAL_DMA_IRQHandler+0x1fa0>
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	4a2e      	ldr	r2, [pc, #184]	; (80082a4 <HAL_DMA_IRQHandler+0x1fb0>)
 80081ea:	4293      	cmp	r3, r2
 80081ec:	d050      	beq.n	8008290 <HAL_DMA_IRQHandler+0x1f9c>
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	4a2d      	ldr	r2, [pc, #180]	; (80082a8 <HAL_DMA_IRQHandler+0x1fb4>)
 80081f4:	4293      	cmp	r3, r2
 80081f6:	d049      	beq.n	800828c <HAL_DMA_IRQHandler+0x1f98>
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	4a2b      	ldr	r2, [pc, #172]	; (80082ac <HAL_DMA_IRQHandler+0x1fb8>)
 80081fe:	4293      	cmp	r3, r2
 8008200:	d042      	beq.n	8008288 <HAL_DMA_IRQHandler+0x1f94>
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	4a2a      	ldr	r2, [pc, #168]	; (80082b0 <HAL_DMA_IRQHandler+0x1fbc>)
 8008208:	4293      	cmp	r3, r2
 800820a:	d03a      	beq.n	8008282 <HAL_DMA_IRQHandler+0x1f8e>
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	4a28      	ldr	r2, [pc, #160]	; (80082b4 <HAL_DMA_IRQHandler+0x1fc0>)
 8008212:	4293      	cmp	r3, r2
 8008214:	d032      	beq.n	800827c <HAL_DMA_IRQHandler+0x1f88>
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	4a27      	ldr	r2, [pc, #156]	; (80082b8 <HAL_DMA_IRQHandler+0x1fc4>)
 800821c:	4293      	cmp	r3, r2
 800821e:	d02a      	beq.n	8008276 <HAL_DMA_IRQHandler+0x1f82>
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	4a25      	ldr	r2, [pc, #148]	; (80082bc <HAL_DMA_IRQHandler+0x1fc8>)
 8008226:	4293      	cmp	r3, r2
 8008228:	d022      	beq.n	8008270 <HAL_DMA_IRQHandler+0x1f7c>
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	4a24      	ldr	r2, [pc, #144]	; (80082c0 <HAL_DMA_IRQHandler+0x1fcc>)
 8008230:	4293      	cmp	r3, r2
 8008232:	d01a      	beq.n	800826a <HAL_DMA_IRQHandler+0x1f76>
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	4a22      	ldr	r2, [pc, #136]	; (80082c4 <HAL_DMA_IRQHandler+0x1fd0>)
 800823a:	4293      	cmp	r3, r2
 800823c:	d012      	beq.n	8008264 <HAL_DMA_IRQHandler+0x1f70>
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	4a21      	ldr	r2, [pc, #132]	; (80082c8 <HAL_DMA_IRQHandler+0x1fd4>)
 8008244:	4293      	cmp	r3, r2
 8008246:	d00a      	beq.n	800825e <HAL_DMA_IRQHandler+0x1f6a>
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	4a1f      	ldr	r2, [pc, #124]	; (80082cc <HAL_DMA_IRQHandler+0x1fd8>)
 800824e:	4293      	cmp	r3, r2
 8008250:	d102      	bne.n	8008258 <HAL_DMA_IRQHandler+0x1f64>
 8008252:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008256:	e01e      	b.n	8008296 <HAL_DMA_IRQHandler+0x1fa2>
 8008258:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800825c:	e01b      	b.n	8008296 <HAL_DMA_IRQHandler+0x1fa2>
 800825e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008262:	e018      	b.n	8008296 <HAL_DMA_IRQHandler+0x1fa2>
 8008264:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008268:	e015      	b.n	8008296 <HAL_DMA_IRQHandler+0x1fa2>
 800826a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800826e:	e012      	b.n	8008296 <HAL_DMA_IRQHandler+0x1fa2>
 8008270:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008274:	e00f      	b.n	8008296 <HAL_DMA_IRQHandler+0x1fa2>
 8008276:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800827a:	e00c      	b.n	8008296 <HAL_DMA_IRQHandler+0x1fa2>
 800827c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008280:	e009      	b.n	8008296 <HAL_DMA_IRQHandler+0x1fa2>
 8008282:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008286:	e006      	b.n	8008296 <HAL_DMA_IRQHandler+0x1fa2>
 8008288:	2310      	movs	r3, #16
 800828a:	e004      	b.n	8008296 <HAL_DMA_IRQHandler+0x1fa2>
 800828c:	2310      	movs	r3, #16
 800828e:	e002      	b.n	8008296 <HAL_DMA_IRQHandler+0x1fa2>
 8008290:	2310      	movs	r3, #16
 8008292:	e000      	b.n	8008296 <HAL_DMA_IRQHandler+0x1fa2>
 8008294:	2310      	movs	r3, #16
 8008296:	4a0f      	ldr	r2, [pc, #60]	; (80082d4 <HAL_DMA_IRQHandler+0x1fe0>)
 8008298:	60d3      	str	r3, [r2, #12]
 800829a:	e16b      	b.n	8008574 <HAL_DMA_IRQHandler+0x2280>
 800829c:	40026000 	.word	0x40026000
 80082a0:	40026010 	.word	0x40026010
 80082a4:	40026410 	.word	0x40026410
 80082a8:	40026070 	.word	0x40026070
 80082ac:	40026470 	.word	0x40026470
 80082b0:	40026028 	.word	0x40026028
 80082b4:	40026428 	.word	0x40026428
 80082b8:	40026088 	.word	0x40026088
 80082bc:	40026488 	.word	0x40026488
 80082c0:	40026040 	.word	0x40026040
 80082c4:	40026440 	.word	0x40026440
 80082c8:	400260a0 	.word	0x400260a0
 80082cc:	400264a0 	.word	0x400264a0
 80082d0:	40026458 	.word	0x40026458
 80082d4:	40026400 	.word	0x40026400
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	461a      	mov	r2, r3
 80082de:	4b8c      	ldr	r3, [pc, #560]	; (8008510 <HAL_DMA_IRQHandler+0x221c>)
 80082e0:	429a      	cmp	r2, r3
 80082e2:	d960      	bls.n	80083a6 <HAL_DMA_IRQHandler+0x20b2>
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	4a8a      	ldr	r2, [pc, #552]	; (8008514 <HAL_DMA_IRQHandler+0x2220>)
 80082ea:	4293      	cmp	r3, r2
 80082ec:	d057      	beq.n	800839e <HAL_DMA_IRQHandler+0x20aa>
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	4a89      	ldr	r2, [pc, #548]	; (8008518 <HAL_DMA_IRQHandler+0x2224>)
 80082f4:	4293      	cmp	r3, r2
 80082f6:	d050      	beq.n	800839a <HAL_DMA_IRQHandler+0x20a6>
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	4a87      	ldr	r2, [pc, #540]	; (800851c <HAL_DMA_IRQHandler+0x2228>)
 80082fe:	4293      	cmp	r3, r2
 8008300:	d049      	beq.n	8008396 <HAL_DMA_IRQHandler+0x20a2>
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	4a86      	ldr	r2, [pc, #536]	; (8008520 <HAL_DMA_IRQHandler+0x222c>)
 8008308:	4293      	cmp	r3, r2
 800830a:	d042      	beq.n	8008392 <HAL_DMA_IRQHandler+0x209e>
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	4a84      	ldr	r2, [pc, #528]	; (8008524 <HAL_DMA_IRQHandler+0x2230>)
 8008312:	4293      	cmp	r3, r2
 8008314:	d03a      	beq.n	800838c <HAL_DMA_IRQHandler+0x2098>
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	4a83      	ldr	r2, [pc, #524]	; (8008528 <HAL_DMA_IRQHandler+0x2234>)
 800831c:	4293      	cmp	r3, r2
 800831e:	d032      	beq.n	8008386 <HAL_DMA_IRQHandler+0x2092>
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	4a81      	ldr	r2, [pc, #516]	; (800852c <HAL_DMA_IRQHandler+0x2238>)
 8008326:	4293      	cmp	r3, r2
 8008328:	d02a      	beq.n	8008380 <HAL_DMA_IRQHandler+0x208c>
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	4a80      	ldr	r2, [pc, #512]	; (8008530 <HAL_DMA_IRQHandler+0x223c>)
 8008330:	4293      	cmp	r3, r2
 8008332:	d022      	beq.n	800837a <HAL_DMA_IRQHandler+0x2086>
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	4a7e      	ldr	r2, [pc, #504]	; (8008534 <HAL_DMA_IRQHandler+0x2240>)
 800833a:	4293      	cmp	r3, r2
 800833c:	d01a      	beq.n	8008374 <HAL_DMA_IRQHandler+0x2080>
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	4a7d      	ldr	r2, [pc, #500]	; (8008538 <HAL_DMA_IRQHandler+0x2244>)
 8008344:	4293      	cmp	r3, r2
 8008346:	d012      	beq.n	800836e <HAL_DMA_IRQHandler+0x207a>
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	4a7b      	ldr	r2, [pc, #492]	; (800853c <HAL_DMA_IRQHandler+0x2248>)
 800834e:	4293      	cmp	r3, r2
 8008350:	d00a      	beq.n	8008368 <HAL_DMA_IRQHandler+0x2074>
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	4a7a      	ldr	r2, [pc, #488]	; (8008540 <HAL_DMA_IRQHandler+0x224c>)
 8008358:	4293      	cmp	r3, r2
 800835a:	d102      	bne.n	8008362 <HAL_DMA_IRQHandler+0x206e>
 800835c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008360:	e01e      	b.n	80083a0 <HAL_DMA_IRQHandler+0x20ac>
 8008362:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8008366:	e01b      	b.n	80083a0 <HAL_DMA_IRQHandler+0x20ac>
 8008368:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800836c:	e018      	b.n	80083a0 <HAL_DMA_IRQHandler+0x20ac>
 800836e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008372:	e015      	b.n	80083a0 <HAL_DMA_IRQHandler+0x20ac>
 8008374:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008378:	e012      	b.n	80083a0 <HAL_DMA_IRQHandler+0x20ac>
 800837a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800837e:	e00f      	b.n	80083a0 <HAL_DMA_IRQHandler+0x20ac>
 8008380:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008384:	e00c      	b.n	80083a0 <HAL_DMA_IRQHandler+0x20ac>
 8008386:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800838a:	e009      	b.n	80083a0 <HAL_DMA_IRQHandler+0x20ac>
 800838c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008390:	e006      	b.n	80083a0 <HAL_DMA_IRQHandler+0x20ac>
 8008392:	2310      	movs	r3, #16
 8008394:	e004      	b.n	80083a0 <HAL_DMA_IRQHandler+0x20ac>
 8008396:	2310      	movs	r3, #16
 8008398:	e002      	b.n	80083a0 <HAL_DMA_IRQHandler+0x20ac>
 800839a:	2310      	movs	r3, #16
 800839c:	e000      	b.n	80083a0 <HAL_DMA_IRQHandler+0x20ac>
 800839e:	2310      	movs	r3, #16
 80083a0:	4a68      	ldr	r2, [pc, #416]	; (8008544 <HAL_DMA_IRQHandler+0x2250>)
 80083a2:	6093      	str	r3, [r2, #8]
 80083a4:	e0e6      	b.n	8008574 <HAL_DMA_IRQHandler+0x2280>
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	461a      	mov	r2, r3
 80083ac:	4b66      	ldr	r3, [pc, #408]	; (8008548 <HAL_DMA_IRQHandler+0x2254>)
 80083ae:	429a      	cmp	r2, r3
 80083b0:	d960      	bls.n	8008474 <HAL_DMA_IRQHandler+0x2180>
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	4a57      	ldr	r2, [pc, #348]	; (8008514 <HAL_DMA_IRQHandler+0x2220>)
 80083b8:	4293      	cmp	r3, r2
 80083ba:	d057      	beq.n	800846c <HAL_DMA_IRQHandler+0x2178>
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	4a55      	ldr	r2, [pc, #340]	; (8008518 <HAL_DMA_IRQHandler+0x2224>)
 80083c2:	4293      	cmp	r3, r2
 80083c4:	d050      	beq.n	8008468 <HAL_DMA_IRQHandler+0x2174>
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	4a54      	ldr	r2, [pc, #336]	; (800851c <HAL_DMA_IRQHandler+0x2228>)
 80083cc:	4293      	cmp	r3, r2
 80083ce:	d049      	beq.n	8008464 <HAL_DMA_IRQHandler+0x2170>
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	4a52      	ldr	r2, [pc, #328]	; (8008520 <HAL_DMA_IRQHandler+0x222c>)
 80083d6:	4293      	cmp	r3, r2
 80083d8:	d042      	beq.n	8008460 <HAL_DMA_IRQHandler+0x216c>
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	4a51      	ldr	r2, [pc, #324]	; (8008524 <HAL_DMA_IRQHandler+0x2230>)
 80083e0:	4293      	cmp	r3, r2
 80083e2:	d03a      	beq.n	800845a <HAL_DMA_IRQHandler+0x2166>
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	4a4f      	ldr	r2, [pc, #316]	; (8008528 <HAL_DMA_IRQHandler+0x2234>)
 80083ea:	4293      	cmp	r3, r2
 80083ec:	d032      	beq.n	8008454 <HAL_DMA_IRQHandler+0x2160>
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	4a4e      	ldr	r2, [pc, #312]	; (800852c <HAL_DMA_IRQHandler+0x2238>)
 80083f4:	4293      	cmp	r3, r2
 80083f6:	d02a      	beq.n	800844e <HAL_DMA_IRQHandler+0x215a>
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	4a4c      	ldr	r2, [pc, #304]	; (8008530 <HAL_DMA_IRQHandler+0x223c>)
 80083fe:	4293      	cmp	r3, r2
 8008400:	d022      	beq.n	8008448 <HAL_DMA_IRQHandler+0x2154>
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	4a4b      	ldr	r2, [pc, #300]	; (8008534 <HAL_DMA_IRQHandler+0x2240>)
 8008408:	4293      	cmp	r3, r2
 800840a:	d01a      	beq.n	8008442 <HAL_DMA_IRQHandler+0x214e>
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	4a49      	ldr	r2, [pc, #292]	; (8008538 <HAL_DMA_IRQHandler+0x2244>)
 8008412:	4293      	cmp	r3, r2
 8008414:	d012      	beq.n	800843c <HAL_DMA_IRQHandler+0x2148>
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	4a48      	ldr	r2, [pc, #288]	; (800853c <HAL_DMA_IRQHandler+0x2248>)
 800841c:	4293      	cmp	r3, r2
 800841e:	d00a      	beq.n	8008436 <HAL_DMA_IRQHandler+0x2142>
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	4a46      	ldr	r2, [pc, #280]	; (8008540 <HAL_DMA_IRQHandler+0x224c>)
 8008426:	4293      	cmp	r3, r2
 8008428:	d102      	bne.n	8008430 <HAL_DMA_IRQHandler+0x213c>
 800842a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800842e:	e01e      	b.n	800846e <HAL_DMA_IRQHandler+0x217a>
 8008430:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8008434:	e01b      	b.n	800846e <HAL_DMA_IRQHandler+0x217a>
 8008436:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800843a:	e018      	b.n	800846e <HAL_DMA_IRQHandler+0x217a>
 800843c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008440:	e015      	b.n	800846e <HAL_DMA_IRQHandler+0x217a>
 8008442:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008446:	e012      	b.n	800846e <HAL_DMA_IRQHandler+0x217a>
 8008448:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800844c:	e00f      	b.n	800846e <HAL_DMA_IRQHandler+0x217a>
 800844e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008452:	e00c      	b.n	800846e <HAL_DMA_IRQHandler+0x217a>
 8008454:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008458:	e009      	b.n	800846e <HAL_DMA_IRQHandler+0x217a>
 800845a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800845e:	e006      	b.n	800846e <HAL_DMA_IRQHandler+0x217a>
 8008460:	2310      	movs	r3, #16
 8008462:	e004      	b.n	800846e <HAL_DMA_IRQHandler+0x217a>
 8008464:	2310      	movs	r3, #16
 8008466:	e002      	b.n	800846e <HAL_DMA_IRQHandler+0x217a>
 8008468:	2310      	movs	r3, #16
 800846a:	e000      	b.n	800846e <HAL_DMA_IRQHandler+0x217a>
 800846c:	2310      	movs	r3, #16
 800846e:	4a37      	ldr	r2, [pc, #220]	; (800854c <HAL_DMA_IRQHandler+0x2258>)
 8008470:	60d3      	str	r3, [r2, #12]
 8008472:	e07f      	b.n	8008574 <HAL_DMA_IRQHandler+0x2280>
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	4a26      	ldr	r2, [pc, #152]	; (8008514 <HAL_DMA_IRQHandler+0x2220>)
 800847a:	4293      	cmp	r3, r2
 800847c:	d077      	beq.n	800856e <HAL_DMA_IRQHandler+0x227a>
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	4a25      	ldr	r2, [pc, #148]	; (8008518 <HAL_DMA_IRQHandler+0x2224>)
 8008484:	4293      	cmp	r3, r2
 8008486:	d070      	beq.n	800856a <HAL_DMA_IRQHandler+0x2276>
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	4a23      	ldr	r2, [pc, #140]	; (800851c <HAL_DMA_IRQHandler+0x2228>)
 800848e:	4293      	cmp	r3, r2
 8008490:	d069      	beq.n	8008566 <HAL_DMA_IRQHandler+0x2272>
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	4a22      	ldr	r2, [pc, #136]	; (8008520 <HAL_DMA_IRQHandler+0x222c>)
 8008498:	4293      	cmp	r3, r2
 800849a:	d062      	beq.n	8008562 <HAL_DMA_IRQHandler+0x226e>
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	4a20      	ldr	r2, [pc, #128]	; (8008524 <HAL_DMA_IRQHandler+0x2230>)
 80084a2:	4293      	cmp	r3, r2
 80084a4:	d05a      	beq.n	800855c <HAL_DMA_IRQHandler+0x2268>
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	4a1f      	ldr	r2, [pc, #124]	; (8008528 <HAL_DMA_IRQHandler+0x2234>)
 80084ac:	4293      	cmp	r3, r2
 80084ae:	d052      	beq.n	8008556 <HAL_DMA_IRQHandler+0x2262>
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	4a1d      	ldr	r2, [pc, #116]	; (800852c <HAL_DMA_IRQHandler+0x2238>)
 80084b6:	4293      	cmp	r3, r2
 80084b8:	d04a      	beq.n	8008550 <HAL_DMA_IRQHandler+0x225c>
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	4a1c      	ldr	r2, [pc, #112]	; (8008530 <HAL_DMA_IRQHandler+0x223c>)
 80084c0:	4293      	cmp	r3, r2
 80084c2:	d022      	beq.n	800850a <HAL_DMA_IRQHandler+0x2216>
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	4a1a      	ldr	r2, [pc, #104]	; (8008534 <HAL_DMA_IRQHandler+0x2240>)
 80084ca:	4293      	cmp	r3, r2
 80084cc:	d01a      	beq.n	8008504 <HAL_DMA_IRQHandler+0x2210>
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	4a19      	ldr	r2, [pc, #100]	; (8008538 <HAL_DMA_IRQHandler+0x2244>)
 80084d4:	4293      	cmp	r3, r2
 80084d6:	d012      	beq.n	80084fe <HAL_DMA_IRQHandler+0x220a>
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	4a17      	ldr	r2, [pc, #92]	; (800853c <HAL_DMA_IRQHandler+0x2248>)
 80084de:	4293      	cmp	r3, r2
 80084e0:	d00a      	beq.n	80084f8 <HAL_DMA_IRQHandler+0x2204>
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	4a16      	ldr	r2, [pc, #88]	; (8008540 <HAL_DMA_IRQHandler+0x224c>)
 80084e8:	4293      	cmp	r3, r2
 80084ea:	d102      	bne.n	80084f2 <HAL_DMA_IRQHandler+0x21fe>
 80084ec:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80084f0:	e03e      	b.n	8008570 <HAL_DMA_IRQHandler+0x227c>
 80084f2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80084f6:	e03b      	b.n	8008570 <HAL_DMA_IRQHandler+0x227c>
 80084f8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80084fc:	e038      	b.n	8008570 <HAL_DMA_IRQHandler+0x227c>
 80084fe:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008502:	e035      	b.n	8008570 <HAL_DMA_IRQHandler+0x227c>
 8008504:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008508:	e032      	b.n	8008570 <HAL_DMA_IRQHandler+0x227c>
 800850a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800850e:	e02f      	b.n	8008570 <HAL_DMA_IRQHandler+0x227c>
 8008510:	400260b8 	.word	0x400260b8
 8008514:	40026010 	.word	0x40026010
 8008518:	40026410 	.word	0x40026410
 800851c:	40026070 	.word	0x40026070
 8008520:	40026470 	.word	0x40026470
 8008524:	40026028 	.word	0x40026028
 8008528:	40026428 	.word	0x40026428
 800852c:	40026088 	.word	0x40026088
 8008530:	40026488 	.word	0x40026488
 8008534:	40026040 	.word	0x40026040
 8008538:	40026440 	.word	0x40026440
 800853c:	400260a0 	.word	0x400260a0
 8008540:	400264a0 	.word	0x400264a0
 8008544:	40026400 	.word	0x40026400
 8008548:	40026058 	.word	0x40026058
 800854c:	40026000 	.word	0x40026000
 8008550:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008554:	e00c      	b.n	8008570 <HAL_DMA_IRQHandler+0x227c>
 8008556:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800855a:	e009      	b.n	8008570 <HAL_DMA_IRQHandler+0x227c>
 800855c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008560:	e006      	b.n	8008570 <HAL_DMA_IRQHandler+0x227c>
 8008562:	2310      	movs	r3, #16
 8008564:	e004      	b.n	8008570 <HAL_DMA_IRQHandler+0x227c>
 8008566:	2310      	movs	r3, #16
 8008568:	e002      	b.n	8008570 <HAL_DMA_IRQHandler+0x227c>
 800856a:	2310      	movs	r3, #16
 800856c:	e000      	b.n	8008570 <HAL_DMA_IRQHandler+0x227c>
 800856e:	2310      	movs	r3, #16
 8008570:	4a74      	ldr	r2, [pc, #464]	; (8008744 <HAL_DMA_IRQHandler+0x2450>)
 8008572:	6093      	str	r3, [r2, #8]

				/* Change DMA peripheral state */
				hdma->State = HAL_DMA_STATE_READY_HALF_MEM0;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	2231      	movs	r2, #49	; 0x31
 8008578:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
			}

			if (hdma->XferHalfCpltCallback != NULL) {
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008580:	2b00      	cmp	r3, #0
 8008582:	d003      	beq.n	800858c <HAL_DMA_IRQHandler+0x2298>
				/* Half transfer callback */
				hdma->XferHalfCpltCallback(hdma);
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008588:	6878      	ldr	r0, [r7, #4]
 800858a:	4798      	blx	r3
			}
		}
	}
	/* Transfer Complete Interrupt management ***********************************/
	if (__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma)) != RESET) {
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	461a      	mov	r2, r3
 8008592:	4b6d      	ldr	r3, [pc, #436]	; (8008748 <HAL_DMA_IRQHandler+0x2454>)
 8008594:	429a      	cmp	r2, r3
 8008596:	d966      	bls.n	8008666 <HAL_DMA_IRQHandler+0x2372>
 8008598:	4b6c      	ldr	r3, [pc, #432]	; (800874c <HAL_DMA_IRQHandler+0x2458>)
 800859a:	685a      	ldr	r2, [r3, #4]
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	496b      	ldr	r1, [pc, #428]	; (8008750 <HAL_DMA_IRQHandler+0x245c>)
 80085a2:	428b      	cmp	r3, r1
 80085a4:	d057      	beq.n	8008656 <HAL_DMA_IRQHandler+0x2362>
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	496a      	ldr	r1, [pc, #424]	; (8008754 <HAL_DMA_IRQHandler+0x2460>)
 80085ac:	428b      	cmp	r3, r1
 80085ae:	d050      	beq.n	8008652 <HAL_DMA_IRQHandler+0x235e>
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	4968      	ldr	r1, [pc, #416]	; (8008758 <HAL_DMA_IRQHandler+0x2464>)
 80085b6:	428b      	cmp	r3, r1
 80085b8:	d049      	beq.n	800864e <HAL_DMA_IRQHandler+0x235a>
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	4967      	ldr	r1, [pc, #412]	; (800875c <HAL_DMA_IRQHandler+0x2468>)
 80085c0:	428b      	cmp	r3, r1
 80085c2:	d042      	beq.n	800864a <HAL_DMA_IRQHandler+0x2356>
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	4965      	ldr	r1, [pc, #404]	; (8008760 <HAL_DMA_IRQHandler+0x246c>)
 80085ca:	428b      	cmp	r3, r1
 80085cc:	d03a      	beq.n	8008644 <HAL_DMA_IRQHandler+0x2350>
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	4964      	ldr	r1, [pc, #400]	; (8008764 <HAL_DMA_IRQHandler+0x2470>)
 80085d4:	428b      	cmp	r3, r1
 80085d6:	d032      	beq.n	800863e <HAL_DMA_IRQHandler+0x234a>
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	4962      	ldr	r1, [pc, #392]	; (8008768 <HAL_DMA_IRQHandler+0x2474>)
 80085de:	428b      	cmp	r3, r1
 80085e0:	d02a      	beq.n	8008638 <HAL_DMA_IRQHandler+0x2344>
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	4961      	ldr	r1, [pc, #388]	; (800876c <HAL_DMA_IRQHandler+0x2478>)
 80085e8:	428b      	cmp	r3, r1
 80085ea:	d022      	beq.n	8008632 <HAL_DMA_IRQHandler+0x233e>
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	495f      	ldr	r1, [pc, #380]	; (8008770 <HAL_DMA_IRQHandler+0x247c>)
 80085f2:	428b      	cmp	r3, r1
 80085f4:	d01a      	beq.n	800862c <HAL_DMA_IRQHandler+0x2338>
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	495e      	ldr	r1, [pc, #376]	; (8008774 <HAL_DMA_IRQHandler+0x2480>)
 80085fc:	428b      	cmp	r3, r1
 80085fe:	d012      	beq.n	8008626 <HAL_DMA_IRQHandler+0x2332>
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	495c      	ldr	r1, [pc, #368]	; (8008778 <HAL_DMA_IRQHandler+0x2484>)
 8008606:	428b      	cmp	r3, r1
 8008608:	d00a      	beq.n	8008620 <HAL_DMA_IRQHandler+0x232c>
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	495b      	ldr	r1, [pc, #364]	; (800877c <HAL_DMA_IRQHandler+0x2488>)
 8008610:	428b      	cmp	r3, r1
 8008612:	d102      	bne.n	800861a <HAL_DMA_IRQHandler+0x2326>
 8008614:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008618:	e01e      	b.n	8008658 <HAL_DMA_IRQHandler+0x2364>
 800861a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800861e:	e01b      	b.n	8008658 <HAL_DMA_IRQHandler+0x2364>
 8008620:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008624:	e018      	b.n	8008658 <HAL_DMA_IRQHandler+0x2364>
 8008626:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800862a:	e015      	b.n	8008658 <HAL_DMA_IRQHandler+0x2364>
 800862c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008630:	e012      	b.n	8008658 <HAL_DMA_IRQHandler+0x2364>
 8008632:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008636:	e00f      	b.n	8008658 <HAL_DMA_IRQHandler+0x2364>
 8008638:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800863c:	e00c      	b.n	8008658 <HAL_DMA_IRQHandler+0x2364>
 800863e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008642:	e009      	b.n	8008658 <HAL_DMA_IRQHandler+0x2364>
 8008644:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008648:	e006      	b.n	8008658 <HAL_DMA_IRQHandler+0x2364>
 800864a:	2320      	movs	r3, #32
 800864c:	e004      	b.n	8008658 <HAL_DMA_IRQHandler+0x2364>
 800864e:	2320      	movs	r3, #32
 8008650:	e002      	b.n	8008658 <HAL_DMA_IRQHandler+0x2364>
 8008652:	2320      	movs	r3, #32
 8008654:	e000      	b.n	8008658 <HAL_DMA_IRQHandler+0x2364>
 8008656:	2320      	movs	r3, #32
 8008658:	4013      	ands	r3, r2
 800865a:	2b00      	cmp	r3, #0
 800865c:	bf14      	ite	ne
 800865e:	2301      	movne	r3, #1
 8008660:	2300      	moveq	r3, #0
 8008662:	b2db      	uxtb	r3, r3
 8008664:	e17d      	b.n	8008962 <HAL_DMA_IRQHandler+0x266e>
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	461a      	mov	r2, r3
 800866c:	4b44      	ldr	r3, [pc, #272]	; (8008780 <HAL_DMA_IRQHandler+0x248c>)
 800866e:	429a      	cmp	r2, r3
 8008670:	f240 8088 	bls.w	8008784 <HAL_DMA_IRQHandler+0x2490>
 8008674:	4b35      	ldr	r3, [pc, #212]	; (800874c <HAL_DMA_IRQHandler+0x2458>)
 8008676:	681a      	ldr	r2, [r3, #0]
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	4934      	ldr	r1, [pc, #208]	; (8008750 <HAL_DMA_IRQHandler+0x245c>)
 800867e:	428b      	cmp	r3, r1
 8008680:	d057      	beq.n	8008732 <HAL_DMA_IRQHandler+0x243e>
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	4933      	ldr	r1, [pc, #204]	; (8008754 <HAL_DMA_IRQHandler+0x2460>)
 8008688:	428b      	cmp	r3, r1
 800868a:	d050      	beq.n	800872e <HAL_DMA_IRQHandler+0x243a>
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	4931      	ldr	r1, [pc, #196]	; (8008758 <HAL_DMA_IRQHandler+0x2464>)
 8008692:	428b      	cmp	r3, r1
 8008694:	d049      	beq.n	800872a <HAL_DMA_IRQHandler+0x2436>
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	4930      	ldr	r1, [pc, #192]	; (800875c <HAL_DMA_IRQHandler+0x2468>)
 800869c:	428b      	cmp	r3, r1
 800869e:	d042      	beq.n	8008726 <HAL_DMA_IRQHandler+0x2432>
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	492e      	ldr	r1, [pc, #184]	; (8008760 <HAL_DMA_IRQHandler+0x246c>)
 80086a6:	428b      	cmp	r3, r1
 80086a8:	d03a      	beq.n	8008720 <HAL_DMA_IRQHandler+0x242c>
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	492d      	ldr	r1, [pc, #180]	; (8008764 <HAL_DMA_IRQHandler+0x2470>)
 80086b0:	428b      	cmp	r3, r1
 80086b2:	d032      	beq.n	800871a <HAL_DMA_IRQHandler+0x2426>
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	492b      	ldr	r1, [pc, #172]	; (8008768 <HAL_DMA_IRQHandler+0x2474>)
 80086ba:	428b      	cmp	r3, r1
 80086bc:	d02a      	beq.n	8008714 <HAL_DMA_IRQHandler+0x2420>
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	492a      	ldr	r1, [pc, #168]	; (800876c <HAL_DMA_IRQHandler+0x2478>)
 80086c4:	428b      	cmp	r3, r1
 80086c6:	d022      	beq.n	800870e <HAL_DMA_IRQHandler+0x241a>
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	4928      	ldr	r1, [pc, #160]	; (8008770 <HAL_DMA_IRQHandler+0x247c>)
 80086ce:	428b      	cmp	r3, r1
 80086d0:	d01a      	beq.n	8008708 <HAL_DMA_IRQHandler+0x2414>
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	4927      	ldr	r1, [pc, #156]	; (8008774 <HAL_DMA_IRQHandler+0x2480>)
 80086d8:	428b      	cmp	r3, r1
 80086da:	d012      	beq.n	8008702 <HAL_DMA_IRQHandler+0x240e>
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	4925      	ldr	r1, [pc, #148]	; (8008778 <HAL_DMA_IRQHandler+0x2484>)
 80086e2:	428b      	cmp	r3, r1
 80086e4:	d00a      	beq.n	80086fc <HAL_DMA_IRQHandler+0x2408>
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	4924      	ldr	r1, [pc, #144]	; (800877c <HAL_DMA_IRQHandler+0x2488>)
 80086ec:	428b      	cmp	r3, r1
 80086ee:	d102      	bne.n	80086f6 <HAL_DMA_IRQHandler+0x2402>
 80086f0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80086f4:	e01e      	b.n	8008734 <HAL_DMA_IRQHandler+0x2440>
 80086f6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80086fa:	e01b      	b.n	8008734 <HAL_DMA_IRQHandler+0x2440>
 80086fc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008700:	e018      	b.n	8008734 <HAL_DMA_IRQHandler+0x2440>
 8008702:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008706:	e015      	b.n	8008734 <HAL_DMA_IRQHandler+0x2440>
 8008708:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800870c:	e012      	b.n	8008734 <HAL_DMA_IRQHandler+0x2440>
 800870e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008712:	e00f      	b.n	8008734 <HAL_DMA_IRQHandler+0x2440>
 8008714:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008718:	e00c      	b.n	8008734 <HAL_DMA_IRQHandler+0x2440>
 800871a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800871e:	e009      	b.n	8008734 <HAL_DMA_IRQHandler+0x2440>
 8008720:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008724:	e006      	b.n	8008734 <HAL_DMA_IRQHandler+0x2440>
 8008726:	2320      	movs	r3, #32
 8008728:	e004      	b.n	8008734 <HAL_DMA_IRQHandler+0x2440>
 800872a:	2320      	movs	r3, #32
 800872c:	e002      	b.n	8008734 <HAL_DMA_IRQHandler+0x2440>
 800872e:	2320      	movs	r3, #32
 8008730:	e000      	b.n	8008734 <HAL_DMA_IRQHandler+0x2440>
 8008732:	2320      	movs	r3, #32
 8008734:	4013      	ands	r3, r2
 8008736:	2b00      	cmp	r3, #0
 8008738:	bf14      	ite	ne
 800873a:	2301      	movne	r3, #1
 800873c:	2300      	moveq	r3, #0
 800873e:	b2db      	uxtb	r3, r3
 8008740:	e10f      	b.n	8008962 <HAL_DMA_IRQHandler+0x266e>
 8008742:	bf00      	nop
 8008744:	40026000 	.word	0x40026000
 8008748:	40026458 	.word	0x40026458
 800874c:	40026400 	.word	0x40026400
 8008750:	40026010 	.word	0x40026010
 8008754:	40026410 	.word	0x40026410
 8008758:	40026070 	.word	0x40026070
 800875c:	40026470 	.word	0x40026470
 8008760:	40026028 	.word	0x40026028
 8008764:	40026428 	.word	0x40026428
 8008768:	40026088 	.word	0x40026088
 800876c:	40026488 	.word	0x40026488
 8008770:	40026040 	.word	0x40026040
 8008774:	40026440 	.word	0x40026440
 8008778:	400260a0 	.word	0x400260a0
 800877c:	400264a0 	.word	0x400264a0
 8008780:	400260b8 	.word	0x400260b8
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	461a      	mov	r2, r3
 800878a:	4b64      	ldr	r3, [pc, #400]	; (800891c <HAL_DMA_IRQHandler+0x2628>)
 800878c:	429a      	cmp	r2, r3
 800878e:	d966      	bls.n	800885e <HAL_DMA_IRQHandler+0x256a>
 8008790:	4b63      	ldr	r3, [pc, #396]	; (8008920 <HAL_DMA_IRQHandler+0x262c>)
 8008792:	685a      	ldr	r2, [r3, #4]
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	4962      	ldr	r1, [pc, #392]	; (8008924 <HAL_DMA_IRQHandler+0x2630>)
 800879a:	428b      	cmp	r3, r1
 800879c:	d057      	beq.n	800884e <HAL_DMA_IRQHandler+0x255a>
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	4961      	ldr	r1, [pc, #388]	; (8008928 <HAL_DMA_IRQHandler+0x2634>)
 80087a4:	428b      	cmp	r3, r1
 80087a6:	d050      	beq.n	800884a <HAL_DMA_IRQHandler+0x2556>
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	495f      	ldr	r1, [pc, #380]	; (800892c <HAL_DMA_IRQHandler+0x2638>)
 80087ae:	428b      	cmp	r3, r1
 80087b0:	d049      	beq.n	8008846 <HAL_DMA_IRQHandler+0x2552>
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	495e      	ldr	r1, [pc, #376]	; (8008930 <HAL_DMA_IRQHandler+0x263c>)
 80087b8:	428b      	cmp	r3, r1
 80087ba:	d042      	beq.n	8008842 <HAL_DMA_IRQHandler+0x254e>
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	495c      	ldr	r1, [pc, #368]	; (8008934 <HAL_DMA_IRQHandler+0x2640>)
 80087c2:	428b      	cmp	r3, r1
 80087c4:	d03a      	beq.n	800883c <HAL_DMA_IRQHandler+0x2548>
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	495b      	ldr	r1, [pc, #364]	; (8008938 <HAL_DMA_IRQHandler+0x2644>)
 80087cc:	428b      	cmp	r3, r1
 80087ce:	d032      	beq.n	8008836 <HAL_DMA_IRQHandler+0x2542>
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	4959      	ldr	r1, [pc, #356]	; (800893c <HAL_DMA_IRQHandler+0x2648>)
 80087d6:	428b      	cmp	r3, r1
 80087d8:	d02a      	beq.n	8008830 <HAL_DMA_IRQHandler+0x253c>
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	4958      	ldr	r1, [pc, #352]	; (8008940 <HAL_DMA_IRQHandler+0x264c>)
 80087e0:	428b      	cmp	r3, r1
 80087e2:	d022      	beq.n	800882a <HAL_DMA_IRQHandler+0x2536>
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	4956      	ldr	r1, [pc, #344]	; (8008944 <HAL_DMA_IRQHandler+0x2650>)
 80087ea:	428b      	cmp	r3, r1
 80087ec:	d01a      	beq.n	8008824 <HAL_DMA_IRQHandler+0x2530>
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	4955      	ldr	r1, [pc, #340]	; (8008948 <HAL_DMA_IRQHandler+0x2654>)
 80087f4:	428b      	cmp	r3, r1
 80087f6:	d012      	beq.n	800881e <HAL_DMA_IRQHandler+0x252a>
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	4953      	ldr	r1, [pc, #332]	; (800894c <HAL_DMA_IRQHandler+0x2658>)
 80087fe:	428b      	cmp	r3, r1
 8008800:	d00a      	beq.n	8008818 <HAL_DMA_IRQHandler+0x2524>
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	4952      	ldr	r1, [pc, #328]	; (8008950 <HAL_DMA_IRQHandler+0x265c>)
 8008808:	428b      	cmp	r3, r1
 800880a:	d102      	bne.n	8008812 <HAL_DMA_IRQHandler+0x251e>
 800880c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008810:	e01e      	b.n	8008850 <HAL_DMA_IRQHandler+0x255c>
 8008812:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008816:	e01b      	b.n	8008850 <HAL_DMA_IRQHandler+0x255c>
 8008818:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800881c:	e018      	b.n	8008850 <HAL_DMA_IRQHandler+0x255c>
 800881e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008822:	e015      	b.n	8008850 <HAL_DMA_IRQHandler+0x255c>
 8008824:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008828:	e012      	b.n	8008850 <HAL_DMA_IRQHandler+0x255c>
 800882a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800882e:	e00f      	b.n	8008850 <HAL_DMA_IRQHandler+0x255c>
 8008830:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008834:	e00c      	b.n	8008850 <HAL_DMA_IRQHandler+0x255c>
 8008836:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800883a:	e009      	b.n	8008850 <HAL_DMA_IRQHandler+0x255c>
 800883c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008840:	e006      	b.n	8008850 <HAL_DMA_IRQHandler+0x255c>
 8008842:	2320      	movs	r3, #32
 8008844:	e004      	b.n	8008850 <HAL_DMA_IRQHandler+0x255c>
 8008846:	2320      	movs	r3, #32
 8008848:	e002      	b.n	8008850 <HAL_DMA_IRQHandler+0x255c>
 800884a:	2320      	movs	r3, #32
 800884c:	e000      	b.n	8008850 <HAL_DMA_IRQHandler+0x255c>
 800884e:	2320      	movs	r3, #32
 8008850:	4013      	ands	r3, r2
 8008852:	2b00      	cmp	r3, #0
 8008854:	bf14      	ite	ne
 8008856:	2301      	movne	r3, #1
 8008858:	2300      	moveq	r3, #0
 800885a:	b2db      	uxtb	r3, r3
 800885c:	e081      	b.n	8008962 <HAL_DMA_IRQHandler+0x266e>
 800885e:	4b30      	ldr	r3, [pc, #192]	; (8008920 <HAL_DMA_IRQHandler+0x262c>)
 8008860:	681a      	ldr	r2, [r3, #0]
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	492f      	ldr	r1, [pc, #188]	; (8008924 <HAL_DMA_IRQHandler+0x2630>)
 8008868:	428b      	cmp	r3, r1
 800886a:	d073      	beq.n	8008954 <HAL_DMA_IRQHandler+0x2660>
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	492d      	ldr	r1, [pc, #180]	; (8008928 <HAL_DMA_IRQHandler+0x2634>)
 8008872:	428b      	cmp	r3, r1
 8008874:	d050      	beq.n	8008918 <HAL_DMA_IRQHandler+0x2624>
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	492c      	ldr	r1, [pc, #176]	; (800892c <HAL_DMA_IRQHandler+0x2638>)
 800887c:	428b      	cmp	r3, r1
 800887e:	d049      	beq.n	8008914 <HAL_DMA_IRQHandler+0x2620>
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	492a      	ldr	r1, [pc, #168]	; (8008930 <HAL_DMA_IRQHandler+0x263c>)
 8008886:	428b      	cmp	r3, r1
 8008888:	d042      	beq.n	8008910 <HAL_DMA_IRQHandler+0x261c>
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	4929      	ldr	r1, [pc, #164]	; (8008934 <HAL_DMA_IRQHandler+0x2640>)
 8008890:	428b      	cmp	r3, r1
 8008892:	d03a      	beq.n	800890a <HAL_DMA_IRQHandler+0x2616>
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	4927      	ldr	r1, [pc, #156]	; (8008938 <HAL_DMA_IRQHandler+0x2644>)
 800889a:	428b      	cmp	r3, r1
 800889c:	d032      	beq.n	8008904 <HAL_DMA_IRQHandler+0x2610>
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	4926      	ldr	r1, [pc, #152]	; (800893c <HAL_DMA_IRQHandler+0x2648>)
 80088a4:	428b      	cmp	r3, r1
 80088a6:	d02a      	beq.n	80088fe <HAL_DMA_IRQHandler+0x260a>
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	4924      	ldr	r1, [pc, #144]	; (8008940 <HAL_DMA_IRQHandler+0x264c>)
 80088ae:	428b      	cmp	r3, r1
 80088b0:	d022      	beq.n	80088f8 <HAL_DMA_IRQHandler+0x2604>
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	4923      	ldr	r1, [pc, #140]	; (8008944 <HAL_DMA_IRQHandler+0x2650>)
 80088b8:	428b      	cmp	r3, r1
 80088ba:	d01a      	beq.n	80088f2 <HAL_DMA_IRQHandler+0x25fe>
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	4921      	ldr	r1, [pc, #132]	; (8008948 <HAL_DMA_IRQHandler+0x2654>)
 80088c2:	428b      	cmp	r3, r1
 80088c4:	d012      	beq.n	80088ec <HAL_DMA_IRQHandler+0x25f8>
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	4920      	ldr	r1, [pc, #128]	; (800894c <HAL_DMA_IRQHandler+0x2658>)
 80088cc:	428b      	cmp	r3, r1
 80088ce:	d00a      	beq.n	80088e6 <HAL_DMA_IRQHandler+0x25f2>
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	491e      	ldr	r1, [pc, #120]	; (8008950 <HAL_DMA_IRQHandler+0x265c>)
 80088d6:	428b      	cmp	r3, r1
 80088d8:	d102      	bne.n	80088e0 <HAL_DMA_IRQHandler+0x25ec>
 80088da:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80088de:	e03a      	b.n	8008956 <HAL_DMA_IRQHandler+0x2662>
 80088e0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80088e4:	e037      	b.n	8008956 <HAL_DMA_IRQHandler+0x2662>
 80088e6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80088ea:	e034      	b.n	8008956 <HAL_DMA_IRQHandler+0x2662>
 80088ec:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80088f0:	e031      	b.n	8008956 <HAL_DMA_IRQHandler+0x2662>
 80088f2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80088f6:	e02e      	b.n	8008956 <HAL_DMA_IRQHandler+0x2662>
 80088f8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80088fc:	e02b      	b.n	8008956 <HAL_DMA_IRQHandler+0x2662>
 80088fe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008902:	e028      	b.n	8008956 <HAL_DMA_IRQHandler+0x2662>
 8008904:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008908:	e025      	b.n	8008956 <HAL_DMA_IRQHandler+0x2662>
 800890a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800890e:	e022      	b.n	8008956 <HAL_DMA_IRQHandler+0x2662>
 8008910:	2320      	movs	r3, #32
 8008912:	e020      	b.n	8008956 <HAL_DMA_IRQHandler+0x2662>
 8008914:	2320      	movs	r3, #32
 8008916:	e01e      	b.n	8008956 <HAL_DMA_IRQHandler+0x2662>
 8008918:	2320      	movs	r3, #32
 800891a:	e01c      	b.n	8008956 <HAL_DMA_IRQHandler+0x2662>
 800891c:	40026058 	.word	0x40026058
 8008920:	40026000 	.word	0x40026000
 8008924:	40026010 	.word	0x40026010
 8008928:	40026410 	.word	0x40026410
 800892c:	40026070 	.word	0x40026070
 8008930:	40026470 	.word	0x40026470
 8008934:	40026028 	.word	0x40026028
 8008938:	40026428 	.word	0x40026428
 800893c:	40026088 	.word	0x40026088
 8008940:	40026488 	.word	0x40026488
 8008944:	40026040 	.word	0x40026040
 8008948:	40026440 	.word	0x40026440
 800894c:	400260a0 	.word	0x400260a0
 8008950:	400264a0 	.word	0x400264a0
 8008954:	2320      	movs	r3, #32
 8008956:	4013      	ands	r3, r2
 8008958:	2b00      	cmp	r3, #0
 800895a:	bf14      	ite	ne
 800895c:	2301      	movne	r3, #1
 800895e:	2300      	moveq	r3, #0
 8008960:	b2db      	uxtb	r3, r3
 8008962:	2b00      	cmp	r3, #0
 8008964:	f000 83e0 	beq.w	8009128 <HAL_DMA_IRQHandler+0x2e34>
		if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET) {
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	f003 0310 	and.w	r3, r3, #16
 8008972:	2b00      	cmp	r3, #0
 8008974:	f000 83d8 	beq.w	8009128 <HAL_DMA_IRQHandler+0x2e34>
			if (((hdma->Instance->CR) & (uint32_t) (DMA_SxCR_DBM)) != 0) {
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008982:	2b00      	cmp	r3, #0
 8008984:	f000 81da 	beq.w	8008d3c <HAL_DMA_IRQHandler+0x2a48>
				/* Clear the transfer complete flag */
				__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	461a      	mov	r2, r3
 800898e:	4b8d      	ldr	r3, [pc, #564]	; (8008bc4 <HAL_DMA_IRQHandler+0x28d0>)
 8008990:	429a      	cmp	r2, r3
 8008992:	d960      	bls.n	8008a56 <HAL_DMA_IRQHandler+0x2762>
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	4a8b      	ldr	r2, [pc, #556]	; (8008bc8 <HAL_DMA_IRQHandler+0x28d4>)
 800899a:	4293      	cmp	r3, r2
 800899c:	d057      	beq.n	8008a4e <HAL_DMA_IRQHandler+0x275a>
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	4a8a      	ldr	r2, [pc, #552]	; (8008bcc <HAL_DMA_IRQHandler+0x28d8>)
 80089a4:	4293      	cmp	r3, r2
 80089a6:	d050      	beq.n	8008a4a <HAL_DMA_IRQHandler+0x2756>
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	4a88      	ldr	r2, [pc, #544]	; (8008bd0 <HAL_DMA_IRQHandler+0x28dc>)
 80089ae:	4293      	cmp	r3, r2
 80089b0:	d049      	beq.n	8008a46 <HAL_DMA_IRQHandler+0x2752>
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	4a87      	ldr	r2, [pc, #540]	; (8008bd4 <HAL_DMA_IRQHandler+0x28e0>)
 80089b8:	4293      	cmp	r3, r2
 80089ba:	d042      	beq.n	8008a42 <HAL_DMA_IRQHandler+0x274e>
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	4a85      	ldr	r2, [pc, #532]	; (8008bd8 <HAL_DMA_IRQHandler+0x28e4>)
 80089c2:	4293      	cmp	r3, r2
 80089c4:	d03a      	beq.n	8008a3c <HAL_DMA_IRQHandler+0x2748>
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	4a84      	ldr	r2, [pc, #528]	; (8008bdc <HAL_DMA_IRQHandler+0x28e8>)
 80089cc:	4293      	cmp	r3, r2
 80089ce:	d032      	beq.n	8008a36 <HAL_DMA_IRQHandler+0x2742>
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	4a82      	ldr	r2, [pc, #520]	; (8008be0 <HAL_DMA_IRQHandler+0x28ec>)
 80089d6:	4293      	cmp	r3, r2
 80089d8:	d02a      	beq.n	8008a30 <HAL_DMA_IRQHandler+0x273c>
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	4a81      	ldr	r2, [pc, #516]	; (8008be4 <HAL_DMA_IRQHandler+0x28f0>)
 80089e0:	4293      	cmp	r3, r2
 80089e2:	d022      	beq.n	8008a2a <HAL_DMA_IRQHandler+0x2736>
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	4a7f      	ldr	r2, [pc, #508]	; (8008be8 <HAL_DMA_IRQHandler+0x28f4>)
 80089ea:	4293      	cmp	r3, r2
 80089ec:	d01a      	beq.n	8008a24 <HAL_DMA_IRQHandler+0x2730>
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	4a7e      	ldr	r2, [pc, #504]	; (8008bec <HAL_DMA_IRQHandler+0x28f8>)
 80089f4:	4293      	cmp	r3, r2
 80089f6:	d012      	beq.n	8008a1e <HAL_DMA_IRQHandler+0x272a>
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	4a7c      	ldr	r2, [pc, #496]	; (8008bf0 <HAL_DMA_IRQHandler+0x28fc>)
 80089fe:	4293      	cmp	r3, r2
 8008a00:	d00a      	beq.n	8008a18 <HAL_DMA_IRQHandler+0x2724>
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	4a7b      	ldr	r2, [pc, #492]	; (8008bf4 <HAL_DMA_IRQHandler+0x2900>)
 8008a08:	4293      	cmp	r3, r2
 8008a0a:	d102      	bne.n	8008a12 <HAL_DMA_IRQHandler+0x271e>
 8008a0c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008a10:	e01e      	b.n	8008a50 <HAL_DMA_IRQHandler+0x275c>
 8008a12:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008a16:	e01b      	b.n	8008a50 <HAL_DMA_IRQHandler+0x275c>
 8008a18:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008a1c:	e018      	b.n	8008a50 <HAL_DMA_IRQHandler+0x275c>
 8008a1e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008a22:	e015      	b.n	8008a50 <HAL_DMA_IRQHandler+0x275c>
 8008a24:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008a28:	e012      	b.n	8008a50 <HAL_DMA_IRQHandler+0x275c>
 8008a2a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008a2e:	e00f      	b.n	8008a50 <HAL_DMA_IRQHandler+0x275c>
 8008a30:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008a34:	e00c      	b.n	8008a50 <HAL_DMA_IRQHandler+0x275c>
 8008a36:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008a3a:	e009      	b.n	8008a50 <HAL_DMA_IRQHandler+0x275c>
 8008a3c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008a40:	e006      	b.n	8008a50 <HAL_DMA_IRQHandler+0x275c>
 8008a42:	2320      	movs	r3, #32
 8008a44:	e004      	b.n	8008a50 <HAL_DMA_IRQHandler+0x275c>
 8008a46:	2320      	movs	r3, #32
 8008a48:	e002      	b.n	8008a50 <HAL_DMA_IRQHandler+0x275c>
 8008a4a:	2320      	movs	r3, #32
 8008a4c:	e000      	b.n	8008a50 <HAL_DMA_IRQHandler+0x275c>
 8008a4e:	2320      	movs	r3, #32
 8008a50:	4a69      	ldr	r2, [pc, #420]	; (8008bf8 <HAL_DMA_IRQHandler+0x2904>)
 8008a52:	60d3      	str	r3, [r2, #12]
 8008a54:	e14f      	b.n	8008cf6 <HAL_DMA_IRQHandler+0x2a02>
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	461a      	mov	r2, r3
 8008a5c:	4b67      	ldr	r3, [pc, #412]	; (8008bfc <HAL_DMA_IRQHandler+0x2908>)
 8008a5e:	429a      	cmp	r2, r3
 8008a60:	d960      	bls.n	8008b24 <HAL_DMA_IRQHandler+0x2830>
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	4a58      	ldr	r2, [pc, #352]	; (8008bc8 <HAL_DMA_IRQHandler+0x28d4>)
 8008a68:	4293      	cmp	r3, r2
 8008a6a:	d057      	beq.n	8008b1c <HAL_DMA_IRQHandler+0x2828>
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	4a56      	ldr	r2, [pc, #344]	; (8008bcc <HAL_DMA_IRQHandler+0x28d8>)
 8008a72:	4293      	cmp	r3, r2
 8008a74:	d050      	beq.n	8008b18 <HAL_DMA_IRQHandler+0x2824>
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	4a55      	ldr	r2, [pc, #340]	; (8008bd0 <HAL_DMA_IRQHandler+0x28dc>)
 8008a7c:	4293      	cmp	r3, r2
 8008a7e:	d049      	beq.n	8008b14 <HAL_DMA_IRQHandler+0x2820>
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	4a53      	ldr	r2, [pc, #332]	; (8008bd4 <HAL_DMA_IRQHandler+0x28e0>)
 8008a86:	4293      	cmp	r3, r2
 8008a88:	d042      	beq.n	8008b10 <HAL_DMA_IRQHandler+0x281c>
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	4a52      	ldr	r2, [pc, #328]	; (8008bd8 <HAL_DMA_IRQHandler+0x28e4>)
 8008a90:	4293      	cmp	r3, r2
 8008a92:	d03a      	beq.n	8008b0a <HAL_DMA_IRQHandler+0x2816>
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	4a50      	ldr	r2, [pc, #320]	; (8008bdc <HAL_DMA_IRQHandler+0x28e8>)
 8008a9a:	4293      	cmp	r3, r2
 8008a9c:	d032      	beq.n	8008b04 <HAL_DMA_IRQHandler+0x2810>
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	4a4f      	ldr	r2, [pc, #316]	; (8008be0 <HAL_DMA_IRQHandler+0x28ec>)
 8008aa4:	4293      	cmp	r3, r2
 8008aa6:	d02a      	beq.n	8008afe <HAL_DMA_IRQHandler+0x280a>
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	4a4d      	ldr	r2, [pc, #308]	; (8008be4 <HAL_DMA_IRQHandler+0x28f0>)
 8008aae:	4293      	cmp	r3, r2
 8008ab0:	d022      	beq.n	8008af8 <HAL_DMA_IRQHandler+0x2804>
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	4a4c      	ldr	r2, [pc, #304]	; (8008be8 <HAL_DMA_IRQHandler+0x28f4>)
 8008ab8:	4293      	cmp	r3, r2
 8008aba:	d01a      	beq.n	8008af2 <HAL_DMA_IRQHandler+0x27fe>
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	4a4a      	ldr	r2, [pc, #296]	; (8008bec <HAL_DMA_IRQHandler+0x28f8>)
 8008ac2:	4293      	cmp	r3, r2
 8008ac4:	d012      	beq.n	8008aec <HAL_DMA_IRQHandler+0x27f8>
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	4a49      	ldr	r2, [pc, #292]	; (8008bf0 <HAL_DMA_IRQHandler+0x28fc>)
 8008acc:	4293      	cmp	r3, r2
 8008ace:	d00a      	beq.n	8008ae6 <HAL_DMA_IRQHandler+0x27f2>
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	4a47      	ldr	r2, [pc, #284]	; (8008bf4 <HAL_DMA_IRQHandler+0x2900>)
 8008ad6:	4293      	cmp	r3, r2
 8008ad8:	d102      	bne.n	8008ae0 <HAL_DMA_IRQHandler+0x27ec>
 8008ada:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008ade:	e01e      	b.n	8008b1e <HAL_DMA_IRQHandler+0x282a>
 8008ae0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008ae4:	e01b      	b.n	8008b1e <HAL_DMA_IRQHandler+0x282a>
 8008ae6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008aea:	e018      	b.n	8008b1e <HAL_DMA_IRQHandler+0x282a>
 8008aec:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008af0:	e015      	b.n	8008b1e <HAL_DMA_IRQHandler+0x282a>
 8008af2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008af6:	e012      	b.n	8008b1e <HAL_DMA_IRQHandler+0x282a>
 8008af8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008afc:	e00f      	b.n	8008b1e <HAL_DMA_IRQHandler+0x282a>
 8008afe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008b02:	e00c      	b.n	8008b1e <HAL_DMA_IRQHandler+0x282a>
 8008b04:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008b08:	e009      	b.n	8008b1e <HAL_DMA_IRQHandler+0x282a>
 8008b0a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008b0e:	e006      	b.n	8008b1e <HAL_DMA_IRQHandler+0x282a>
 8008b10:	2320      	movs	r3, #32
 8008b12:	e004      	b.n	8008b1e <HAL_DMA_IRQHandler+0x282a>
 8008b14:	2320      	movs	r3, #32
 8008b16:	e002      	b.n	8008b1e <HAL_DMA_IRQHandler+0x282a>
 8008b18:	2320      	movs	r3, #32
 8008b1a:	e000      	b.n	8008b1e <HAL_DMA_IRQHandler+0x282a>
 8008b1c:	2320      	movs	r3, #32
 8008b1e:	4a36      	ldr	r2, [pc, #216]	; (8008bf8 <HAL_DMA_IRQHandler+0x2904>)
 8008b20:	6093      	str	r3, [r2, #8]
 8008b22:	e0e8      	b.n	8008cf6 <HAL_DMA_IRQHandler+0x2a02>
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	461a      	mov	r2, r3
 8008b2a:	4b35      	ldr	r3, [pc, #212]	; (8008c00 <HAL_DMA_IRQHandler+0x290c>)
 8008b2c:	429a      	cmp	r2, r3
 8008b2e:	f240 8082 	bls.w	8008c36 <HAL_DMA_IRQHandler+0x2942>
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	4a24      	ldr	r2, [pc, #144]	; (8008bc8 <HAL_DMA_IRQHandler+0x28d4>)
 8008b38:	4293      	cmp	r3, r2
 8008b3a:	d078      	beq.n	8008c2e <HAL_DMA_IRQHandler+0x293a>
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	4a22      	ldr	r2, [pc, #136]	; (8008bcc <HAL_DMA_IRQHandler+0x28d8>)
 8008b42:	4293      	cmp	r3, r2
 8008b44:	d071      	beq.n	8008c2a <HAL_DMA_IRQHandler+0x2936>
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	4a21      	ldr	r2, [pc, #132]	; (8008bd0 <HAL_DMA_IRQHandler+0x28dc>)
 8008b4c:	4293      	cmp	r3, r2
 8008b4e:	d06a      	beq.n	8008c26 <HAL_DMA_IRQHandler+0x2932>
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	4a1f      	ldr	r2, [pc, #124]	; (8008bd4 <HAL_DMA_IRQHandler+0x28e0>)
 8008b56:	4293      	cmp	r3, r2
 8008b58:	d063      	beq.n	8008c22 <HAL_DMA_IRQHandler+0x292e>
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	4a1e      	ldr	r2, [pc, #120]	; (8008bd8 <HAL_DMA_IRQHandler+0x28e4>)
 8008b60:	4293      	cmp	r3, r2
 8008b62:	d05b      	beq.n	8008c1c <HAL_DMA_IRQHandler+0x2928>
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	4a1c      	ldr	r2, [pc, #112]	; (8008bdc <HAL_DMA_IRQHandler+0x28e8>)
 8008b6a:	4293      	cmp	r3, r2
 8008b6c:	d053      	beq.n	8008c16 <HAL_DMA_IRQHandler+0x2922>
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	4a1b      	ldr	r2, [pc, #108]	; (8008be0 <HAL_DMA_IRQHandler+0x28ec>)
 8008b74:	4293      	cmp	r3, r2
 8008b76:	d04b      	beq.n	8008c10 <HAL_DMA_IRQHandler+0x291c>
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	4a19      	ldr	r2, [pc, #100]	; (8008be4 <HAL_DMA_IRQHandler+0x28f0>)
 8008b7e:	4293      	cmp	r3, r2
 8008b80:	d043      	beq.n	8008c0a <HAL_DMA_IRQHandler+0x2916>
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	4a18      	ldr	r2, [pc, #96]	; (8008be8 <HAL_DMA_IRQHandler+0x28f4>)
 8008b88:	4293      	cmp	r3, r2
 8008b8a:	d03b      	beq.n	8008c04 <HAL_DMA_IRQHandler+0x2910>
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	4a16      	ldr	r2, [pc, #88]	; (8008bec <HAL_DMA_IRQHandler+0x28f8>)
 8008b92:	4293      	cmp	r3, r2
 8008b94:	d012      	beq.n	8008bbc <HAL_DMA_IRQHandler+0x28c8>
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	4a15      	ldr	r2, [pc, #84]	; (8008bf0 <HAL_DMA_IRQHandler+0x28fc>)
 8008b9c:	4293      	cmp	r3, r2
 8008b9e:	d00a      	beq.n	8008bb6 <HAL_DMA_IRQHandler+0x28c2>
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	4a13      	ldr	r2, [pc, #76]	; (8008bf4 <HAL_DMA_IRQHandler+0x2900>)
 8008ba6:	4293      	cmp	r3, r2
 8008ba8:	d102      	bne.n	8008bb0 <HAL_DMA_IRQHandler+0x28bc>
 8008baa:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008bae:	e03f      	b.n	8008c30 <HAL_DMA_IRQHandler+0x293c>
 8008bb0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008bb4:	e03c      	b.n	8008c30 <HAL_DMA_IRQHandler+0x293c>
 8008bb6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008bba:	e039      	b.n	8008c30 <HAL_DMA_IRQHandler+0x293c>
 8008bbc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008bc0:	e036      	b.n	8008c30 <HAL_DMA_IRQHandler+0x293c>
 8008bc2:	bf00      	nop
 8008bc4:	40026458 	.word	0x40026458
 8008bc8:	40026010 	.word	0x40026010
 8008bcc:	40026410 	.word	0x40026410
 8008bd0:	40026070 	.word	0x40026070
 8008bd4:	40026470 	.word	0x40026470
 8008bd8:	40026028 	.word	0x40026028
 8008bdc:	40026428 	.word	0x40026428
 8008be0:	40026088 	.word	0x40026088
 8008be4:	40026488 	.word	0x40026488
 8008be8:	40026040 	.word	0x40026040
 8008bec:	40026440 	.word	0x40026440
 8008bf0:	400260a0 	.word	0x400260a0
 8008bf4:	400264a0 	.word	0x400264a0
 8008bf8:	40026400 	.word	0x40026400
 8008bfc:	400260b8 	.word	0x400260b8
 8008c00:	40026058 	.word	0x40026058
 8008c04:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008c08:	e012      	b.n	8008c30 <HAL_DMA_IRQHandler+0x293c>
 8008c0a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008c0e:	e00f      	b.n	8008c30 <HAL_DMA_IRQHandler+0x293c>
 8008c10:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008c14:	e00c      	b.n	8008c30 <HAL_DMA_IRQHandler+0x293c>
 8008c16:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008c1a:	e009      	b.n	8008c30 <HAL_DMA_IRQHandler+0x293c>
 8008c1c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008c20:	e006      	b.n	8008c30 <HAL_DMA_IRQHandler+0x293c>
 8008c22:	2320      	movs	r3, #32
 8008c24:	e004      	b.n	8008c30 <HAL_DMA_IRQHandler+0x293c>
 8008c26:	2320      	movs	r3, #32
 8008c28:	e002      	b.n	8008c30 <HAL_DMA_IRQHandler+0x293c>
 8008c2a:	2320      	movs	r3, #32
 8008c2c:	e000      	b.n	8008c30 <HAL_DMA_IRQHandler+0x293c>
 8008c2e:	2320      	movs	r3, #32
 8008c30:	4a7d      	ldr	r2, [pc, #500]	; (8008e28 <HAL_DMA_IRQHandler+0x2b34>)
 8008c32:	60d3      	str	r3, [r2, #12]
 8008c34:	e05f      	b.n	8008cf6 <HAL_DMA_IRQHandler+0x2a02>
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	4a7c      	ldr	r2, [pc, #496]	; (8008e2c <HAL_DMA_IRQHandler+0x2b38>)
 8008c3c:	4293      	cmp	r3, r2
 8008c3e:	d057      	beq.n	8008cf0 <HAL_DMA_IRQHandler+0x29fc>
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	4a7a      	ldr	r2, [pc, #488]	; (8008e30 <HAL_DMA_IRQHandler+0x2b3c>)
 8008c46:	4293      	cmp	r3, r2
 8008c48:	d050      	beq.n	8008cec <HAL_DMA_IRQHandler+0x29f8>
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	4a79      	ldr	r2, [pc, #484]	; (8008e34 <HAL_DMA_IRQHandler+0x2b40>)
 8008c50:	4293      	cmp	r3, r2
 8008c52:	d049      	beq.n	8008ce8 <HAL_DMA_IRQHandler+0x29f4>
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	4a77      	ldr	r2, [pc, #476]	; (8008e38 <HAL_DMA_IRQHandler+0x2b44>)
 8008c5a:	4293      	cmp	r3, r2
 8008c5c:	d042      	beq.n	8008ce4 <HAL_DMA_IRQHandler+0x29f0>
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	4a76      	ldr	r2, [pc, #472]	; (8008e3c <HAL_DMA_IRQHandler+0x2b48>)
 8008c64:	4293      	cmp	r3, r2
 8008c66:	d03a      	beq.n	8008cde <HAL_DMA_IRQHandler+0x29ea>
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	4a74      	ldr	r2, [pc, #464]	; (8008e40 <HAL_DMA_IRQHandler+0x2b4c>)
 8008c6e:	4293      	cmp	r3, r2
 8008c70:	d032      	beq.n	8008cd8 <HAL_DMA_IRQHandler+0x29e4>
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	4a73      	ldr	r2, [pc, #460]	; (8008e44 <HAL_DMA_IRQHandler+0x2b50>)
 8008c78:	4293      	cmp	r3, r2
 8008c7a:	d02a      	beq.n	8008cd2 <HAL_DMA_IRQHandler+0x29de>
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	4a71      	ldr	r2, [pc, #452]	; (8008e48 <HAL_DMA_IRQHandler+0x2b54>)
 8008c82:	4293      	cmp	r3, r2
 8008c84:	d022      	beq.n	8008ccc <HAL_DMA_IRQHandler+0x29d8>
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	4a70      	ldr	r2, [pc, #448]	; (8008e4c <HAL_DMA_IRQHandler+0x2b58>)
 8008c8c:	4293      	cmp	r3, r2
 8008c8e:	d01a      	beq.n	8008cc6 <HAL_DMA_IRQHandler+0x29d2>
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	4a6e      	ldr	r2, [pc, #440]	; (8008e50 <HAL_DMA_IRQHandler+0x2b5c>)
 8008c96:	4293      	cmp	r3, r2
 8008c98:	d012      	beq.n	8008cc0 <HAL_DMA_IRQHandler+0x29cc>
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	4a6d      	ldr	r2, [pc, #436]	; (8008e54 <HAL_DMA_IRQHandler+0x2b60>)
 8008ca0:	4293      	cmp	r3, r2
 8008ca2:	d00a      	beq.n	8008cba <HAL_DMA_IRQHandler+0x29c6>
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	4a6b      	ldr	r2, [pc, #428]	; (8008e58 <HAL_DMA_IRQHandler+0x2b64>)
 8008caa:	4293      	cmp	r3, r2
 8008cac:	d102      	bne.n	8008cb4 <HAL_DMA_IRQHandler+0x29c0>
 8008cae:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008cb2:	e01e      	b.n	8008cf2 <HAL_DMA_IRQHandler+0x29fe>
 8008cb4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008cb8:	e01b      	b.n	8008cf2 <HAL_DMA_IRQHandler+0x29fe>
 8008cba:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008cbe:	e018      	b.n	8008cf2 <HAL_DMA_IRQHandler+0x29fe>
 8008cc0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008cc4:	e015      	b.n	8008cf2 <HAL_DMA_IRQHandler+0x29fe>
 8008cc6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008cca:	e012      	b.n	8008cf2 <HAL_DMA_IRQHandler+0x29fe>
 8008ccc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008cd0:	e00f      	b.n	8008cf2 <HAL_DMA_IRQHandler+0x29fe>
 8008cd2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008cd6:	e00c      	b.n	8008cf2 <HAL_DMA_IRQHandler+0x29fe>
 8008cd8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008cdc:	e009      	b.n	8008cf2 <HAL_DMA_IRQHandler+0x29fe>
 8008cde:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008ce2:	e006      	b.n	8008cf2 <HAL_DMA_IRQHandler+0x29fe>
 8008ce4:	2320      	movs	r3, #32
 8008ce6:	e004      	b.n	8008cf2 <HAL_DMA_IRQHandler+0x29fe>
 8008ce8:	2320      	movs	r3, #32
 8008cea:	e002      	b.n	8008cf2 <HAL_DMA_IRQHandler+0x29fe>
 8008cec:	2320      	movs	r3, #32
 8008cee:	e000      	b.n	8008cf2 <HAL_DMA_IRQHandler+0x29fe>
 8008cf0:	2320      	movs	r3, #32
 8008cf2:	4a4d      	ldr	r2, [pc, #308]	; (8008e28 <HAL_DMA_IRQHandler+0x2b34>)
 8008cf4:	6093      	str	r3, [r2, #8]

				/* Current memory buffer used is Memory 1 */
				if ((hdma->Instance->CR & DMA_SxCR_CT) == 0) {
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d109      	bne.n	8008d18 <HAL_DMA_IRQHandler+0x2a24>
					if (hdma->XferM1CpltCallback != NULL) {
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	f000 820d 	beq.w	8009128 <HAL_DMA_IRQHandler+0x2e34>
						/* Transfer complete Callback for memory1 */
						hdma->XferM1CpltCallback(hdma);
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d12:	6878      	ldr	r0, [r7, #4]
 8008d14:	4798      	blx	r3
					hdma->XferCpltCallback(hdma);
				}
			}
		}
	}
}
 8008d16:	e207      	b.n	8009128 <HAL_DMA_IRQHandler+0x2e34>
				else if ((hdma->Instance->CR & DMA_SxCR_CT) != 0) {
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	f000 8200 	beq.w	8009128 <HAL_DMA_IRQHandler+0x2e34>
					if (hdma->XferCpltCallback != NULL) {
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	f000 81fb 	beq.w	8009128 <HAL_DMA_IRQHandler+0x2e34>
						hdma->XferCpltCallback(hdma);
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d36:	6878      	ldr	r0, [r7, #4]
 8008d38:	4798      	blx	r3
}
 8008d3a:	e1f5      	b.n	8009128 <HAL_DMA_IRQHandler+0x2e34>
				if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0) {
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d107      	bne.n	8008d5a <HAL_DMA_IRQHandler+0x2a66>
					__HAL_DMA_DISABLE_IT(hdma, DMA_IT_TC);
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	681a      	ldr	r2, [r3, #0]
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	f022 0210 	bic.w	r2, r2, #16
 8008d58:	601a      	str	r2, [r3, #0]
				__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	461a      	mov	r2, r3
 8008d60:	4b3e      	ldr	r3, [pc, #248]	; (8008e5c <HAL_DMA_IRQHandler+0x2b68>)
 8008d62:	429a      	cmp	r2, r3
 8008d64:	d97e      	bls.n	8008e64 <HAL_DMA_IRQHandler+0x2b70>
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	4a30      	ldr	r2, [pc, #192]	; (8008e2c <HAL_DMA_IRQHandler+0x2b38>)
 8008d6c:	4293      	cmp	r3, r2
 8008d6e:	d057      	beq.n	8008e20 <HAL_DMA_IRQHandler+0x2b2c>
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	4a2e      	ldr	r2, [pc, #184]	; (8008e30 <HAL_DMA_IRQHandler+0x2b3c>)
 8008d76:	4293      	cmp	r3, r2
 8008d78:	d050      	beq.n	8008e1c <HAL_DMA_IRQHandler+0x2b28>
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	4a2d      	ldr	r2, [pc, #180]	; (8008e34 <HAL_DMA_IRQHandler+0x2b40>)
 8008d80:	4293      	cmp	r3, r2
 8008d82:	d049      	beq.n	8008e18 <HAL_DMA_IRQHandler+0x2b24>
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	4a2b      	ldr	r2, [pc, #172]	; (8008e38 <HAL_DMA_IRQHandler+0x2b44>)
 8008d8a:	4293      	cmp	r3, r2
 8008d8c:	d042      	beq.n	8008e14 <HAL_DMA_IRQHandler+0x2b20>
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	4a2a      	ldr	r2, [pc, #168]	; (8008e3c <HAL_DMA_IRQHandler+0x2b48>)
 8008d94:	4293      	cmp	r3, r2
 8008d96:	d03a      	beq.n	8008e0e <HAL_DMA_IRQHandler+0x2b1a>
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	4a28      	ldr	r2, [pc, #160]	; (8008e40 <HAL_DMA_IRQHandler+0x2b4c>)
 8008d9e:	4293      	cmp	r3, r2
 8008da0:	d032      	beq.n	8008e08 <HAL_DMA_IRQHandler+0x2b14>
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	4a27      	ldr	r2, [pc, #156]	; (8008e44 <HAL_DMA_IRQHandler+0x2b50>)
 8008da8:	4293      	cmp	r3, r2
 8008daa:	d02a      	beq.n	8008e02 <HAL_DMA_IRQHandler+0x2b0e>
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	4a25      	ldr	r2, [pc, #148]	; (8008e48 <HAL_DMA_IRQHandler+0x2b54>)
 8008db2:	4293      	cmp	r3, r2
 8008db4:	d022      	beq.n	8008dfc <HAL_DMA_IRQHandler+0x2b08>
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	4a24      	ldr	r2, [pc, #144]	; (8008e4c <HAL_DMA_IRQHandler+0x2b58>)
 8008dbc:	4293      	cmp	r3, r2
 8008dbe:	d01a      	beq.n	8008df6 <HAL_DMA_IRQHandler+0x2b02>
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	4a22      	ldr	r2, [pc, #136]	; (8008e50 <HAL_DMA_IRQHandler+0x2b5c>)
 8008dc6:	4293      	cmp	r3, r2
 8008dc8:	d012      	beq.n	8008df0 <HAL_DMA_IRQHandler+0x2afc>
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	4a21      	ldr	r2, [pc, #132]	; (8008e54 <HAL_DMA_IRQHandler+0x2b60>)
 8008dd0:	4293      	cmp	r3, r2
 8008dd2:	d00a      	beq.n	8008dea <HAL_DMA_IRQHandler+0x2af6>
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	4a1f      	ldr	r2, [pc, #124]	; (8008e58 <HAL_DMA_IRQHandler+0x2b64>)
 8008dda:	4293      	cmp	r3, r2
 8008ddc:	d102      	bne.n	8008de4 <HAL_DMA_IRQHandler+0x2af0>
 8008dde:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008de2:	e01e      	b.n	8008e22 <HAL_DMA_IRQHandler+0x2b2e>
 8008de4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008de8:	e01b      	b.n	8008e22 <HAL_DMA_IRQHandler+0x2b2e>
 8008dea:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008dee:	e018      	b.n	8008e22 <HAL_DMA_IRQHandler+0x2b2e>
 8008df0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008df4:	e015      	b.n	8008e22 <HAL_DMA_IRQHandler+0x2b2e>
 8008df6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008dfa:	e012      	b.n	8008e22 <HAL_DMA_IRQHandler+0x2b2e>
 8008dfc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008e00:	e00f      	b.n	8008e22 <HAL_DMA_IRQHandler+0x2b2e>
 8008e02:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008e06:	e00c      	b.n	8008e22 <HAL_DMA_IRQHandler+0x2b2e>
 8008e08:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008e0c:	e009      	b.n	8008e22 <HAL_DMA_IRQHandler+0x2b2e>
 8008e0e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008e12:	e006      	b.n	8008e22 <HAL_DMA_IRQHandler+0x2b2e>
 8008e14:	2320      	movs	r3, #32
 8008e16:	e004      	b.n	8008e22 <HAL_DMA_IRQHandler+0x2b2e>
 8008e18:	2320      	movs	r3, #32
 8008e1a:	e002      	b.n	8008e22 <HAL_DMA_IRQHandler+0x2b2e>
 8008e1c:	2320      	movs	r3, #32
 8008e1e:	e000      	b.n	8008e22 <HAL_DMA_IRQHandler+0x2b2e>
 8008e20:	2320      	movs	r3, #32
 8008e22:	4a0f      	ldr	r2, [pc, #60]	; (8008e60 <HAL_DMA_IRQHandler+0x2b6c>)
 8008e24:	60d3      	str	r3, [r2, #12]
 8008e26:	e16b      	b.n	8009100 <HAL_DMA_IRQHandler+0x2e0c>
 8008e28:	40026000 	.word	0x40026000
 8008e2c:	40026010 	.word	0x40026010
 8008e30:	40026410 	.word	0x40026410
 8008e34:	40026070 	.word	0x40026070
 8008e38:	40026470 	.word	0x40026470
 8008e3c:	40026028 	.word	0x40026028
 8008e40:	40026428 	.word	0x40026428
 8008e44:	40026088 	.word	0x40026088
 8008e48:	40026488 	.word	0x40026488
 8008e4c:	40026040 	.word	0x40026040
 8008e50:	40026440 	.word	0x40026440
 8008e54:	400260a0 	.word	0x400260a0
 8008e58:	400264a0 	.word	0x400264a0
 8008e5c:	40026458 	.word	0x40026458
 8008e60:	40026400 	.word	0x40026400
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	461a      	mov	r2, r3
 8008e6a:	4b8c      	ldr	r3, [pc, #560]	; (800909c <HAL_DMA_IRQHandler+0x2da8>)
 8008e6c:	429a      	cmp	r2, r3
 8008e6e:	d960      	bls.n	8008f32 <HAL_DMA_IRQHandler+0x2c3e>
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	4a8a      	ldr	r2, [pc, #552]	; (80090a0 <HAL_DMA_IRQHandler+0x2dac>)
 8008e76:	4293      	cmp	r3, r2
 8008e78:	d057      	beq.n	8008f2a <HAL_DMA_IRQHandler+0x2c36>
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	4a89      	ldr	r2, [pc, #548]	; (80090a4 <HAL_DMA_IRQHandler+0x2db0>)
 8008e80:	4293      	cmp	r3, r2
 8008e82:	d050      	beq.n	8008f26 <HAL_DMA_IRQHandler+0x2c32>
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	4a87      	ldr	r2, [pc, #540]	; (80090a8 <HAL_DMA_IRQHandler+0x2db4>)
 8008e8a:	4293      	cmp	r3, r2
 8008e8c:	d049      	beq.n	8008f22 <HAL_DMA_IRQHandler+0x2c2e>
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	4a86      	ldr	r2, [pc, #536]	; (80090ac <HAL_DMA_IRQHandler+0x2db8>)
 8008e94:	4293      	cmp	r3, r2
 8008e96:	d042      	beq.n	8008f1e <HAL_DMA_IRQHandler+0x2c2a>
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	4a84      	ldr	r2, [pc, #528]	; (80090b0 <HAL_DMA_IRQHandler+0x2dbc>)
 8008e9e:	4293      	cmp	r3, r2
 8008ea0:	d03a      	beq.n	8008f18 <HAL_DMA_IRQHandler+0x2c24>
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	4a83      	ldr	r2, [pc, #524]	; (80090b4 <HAL_DMA_IRQHandler+0x2dc0>)
 8008ea8:	4293      	cmp	r3, r2
 8008eaa:	d032      	beq.n	8008f12 <HAL_DMA_IRQHandler+0x2c1e>
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	4a81      	ldr	r2, [pc, #516]	; (80090b8 <HAL_DMA_IRQHandler+0x2dc4>)
 8008eb2:	4293      	cmp	r3, r2
 8008eb4:	d02a      	beq.n	8008f0c <HAL_DMA_IRQHandler+0x2c18>
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	4a80      	ldr	r2, [pc, #512]	; (80090bc <HAL_DMA_IRQHandler+0x2dc8>)
 8008ebc:	4293      	cmp	r3, r2
 8008ebe:	d022      	beq.n	8008f06 <HAL_DMA_IRQHandler+0x2c12>
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	4a7e      	ldr	r2, [pc, #504]	; (80090c0 <HAL_DMA_IRQHandler+0x2dcc>)
 8008ec6:	4293      	cmp	r3, r2
 8008ec8:	d01a      	beq.n	8008f00 <HAL_DMA_IRQHandler+0x2c0c>
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	4a7d      	ldr	r2, [pc, #500]	; (80090c4 <HAL_DMA_IRQHandler+0x2dd0>)
 8008ed0:	4293      	cmp	r3, r2
 8008ed2:	d012      	beq.n	8008efa <HAL_DMA_IRQHandler+0x2c06>
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	4a7b      	ldr	r2, [pc, #492]	; (80090c8 <HAL_DMA_IRQHandler+0x2dd4>)
 8008eda:	4293      	cmp	r3, r2
 8008edc:	d00a      	beq.n	8008ef4 <HAL_DMA_IRQHandler+0x2c00>
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	4a7a      	ldr	r2, [pc, #488]	; (80090cc <HAL_DMA_IRQHandler+0x2dd8>)
 8008ee4:	4293      	cmp	r3, r2
 8008ee6:	d102      	bne.n	8008eee <HAL_DMA_IRQHandler+0x2bfa>
 8008ee8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008eec:	e01e      	b.n	8008f2c <HAL_DMA_IRQHandler+0x2c38>
 8008eee:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008ef2:	e01b      	b.n	8008f2c <HAL_DMA_IRQHandler+0x2c38>
 8008ef4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008ef8:	e018      	b.n	8008f2c <HAL_DMA_IRQHandler+0x2c38>
 8008efa:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008efe:	e015      	b.n	8008f2c <HAL_DMA_IRQHandler+0x2c38>
 8008f00:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008f04:	e012      	b.n	8008f2c <HAL_DMA_IRQHandler+0x2c38>
 8008f06:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008f0a:	e00f      	b.n	8008f2c <HAL_DMA_IRQHandler+0x2c38>
 8008f0c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008f10:	e00c      	b.n	8008f2c <HAL_DMA_IRQHandler+0x2c38>
 8008f12:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008f16:	e009      	b.n	8008f2c <HAL_DMA_IRQHandler+0x2c38>
 8008f18:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008f1c:	e006      	b.n	8008f2c <HAL_DMA_IRQHandler+0x2c38>
 8008f1e:	2320      	movs	r3, #32
 8008f20:	e004      	b.n	8008f2c <HAL_DMA_IRQHandler+0x2c38>
 8008f22:	2320      	movs	r3, #32
 8008f24:	e002      	b.n	8008f2c <HAL_DMA_IRQHandler+0x2c38>
 8008f26:	2320      	movs	r3, #32
 8008f28:	e000      	b.n	8008f2c <HAL_DMA_IRQHandler+0x2c38>
 8008f2a:	2320      	movs	r3, #32
 8008f2c:	4a68      	ldr	r2, [pc, #416]	; (80090d0 <HAL_DMA_IRQHandler+0x2ddc>)
 8008f2e:	6093      	str	r3, [r2, #8]
 8008f30:	e0e6      	b.n	8009100 <HAL_DMA_IRQHandler+0x2e0c>
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	461a      	mov	r2, r3
 8008f38:	4b66      	ldr	r3, [pc, #408]	; (80090d4 <HAL_DMA_IRQHandler+0x2de0>)
 8008f3a:	429a      	cmp	r2, r3
 8008f3c:	d960      	bls.n	8009000 <HAL_DMA_IRQHandler+0x2d0c>
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	4a57      	ldr	r2, [pc, #348]	; (80090a0 <HAL_DMA_IRQHandler+0x2dac>)
 8008f44:	4293      	cmp	r3, r2
 8008f46:	d057      	beq.n	8008ff8 <HAL_DMA_IRQHandler+0x2d04>
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	4a55      	ldr	r2, [pc, #340]	; (80090a4 <HAL_DMA_IRQHandler+0x2db0>)
 8008f4e:	4293      	cmp	r3, r2
 8008f50:	d050      	beq.n	8008ff4 <HAL_DMA_IRQHandler+0x2d00>
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	4a54      	ldr	r2, [pc, #336]	; (80090a8 <HAL_DMA_IRQHandler+0x2db4>)
 8008f58:	4293      	cmp	r3, r2
 8008f5a:	d049      	beq.n	8008ff0 <HAL_DMA_IRQHandler+0x2cfc>
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	4a52      	ldr	r2, [pc, #328]	; (80090ac <HAL_DMA_IRQHandler+0x2db8>)
 8008f62:	4293      	cmp	r3, r2
 8008f64:	d042      	beq.n	8008fec <HAL_DMA_IRQHandler+0x2cf8>
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	4a51      	ldr	r2, [pc, #324]	; (80090b0 <HAL_DMA_IRQHandler+0x2dbc>)
 8008f6c:	4293      	cmp	r3, r2
 8008f6e:	d03a      	beq.n	8008fe6 <HAL_DMA_IRQHandler+0x2cf2>
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	4a4f      	ldr	r2, [pc, #316]	; (80090b4 <HAL_DMA_IRQHandler+0x2dc0>)
 8008f76:	4293      	cmp	r3, r2
 8008f78:	d032      	beq.n	8008fe0 <HAL_DMA_IRQHandler+0x2cec>
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	4a4e      	ldr	r2, [pc, #312]	; (80090b8 <HAL_DMA_IRQHandler+0x2dc4>)
 8008f80:	4293      	cmp	r3, r2
 8008f82:	d02a      	beq.n	8008fda <HAL_DMA_IRQHandler+0x2ce6>
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	4a4c      	ldr	r2, [pc, #304]	; (80090bc <HAL_DMA_IRQHandler+0x2dc8>)
 8008f8a:	4293      	cmp	r3, r2
 8008f8c:	d022      	beq.n	8008fd4 <HAL_DMA_IRQHandler+0x2ce0>
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	4a4b      	ldr	r2, [pc, #300]	; (80090c0 <HAL_DMA_IRQHandler+0x2dcc>)
 8008f94:	4293      	cmp	r3, r2
 8008f96:	d01a      	beq.n	8008fce <HAL_DMA_IRQHandler+0x2cda>
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	4a49      	ldr	r2, [pc, #292]	; (80090c4 <HAL_DMA_IRQHandler+0x2dd0>)
 8008f9e:	4293      	cmp	r3, r2
 8008fa0:	d012      	beq.n	8008fc8 <HAL_DMA_IRQHandler+0x2cd4>
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	4a48      	ldr	r2, [pc, #288]	; (80090c8 <HAL_DMA_IRQHandler+0x2dd4>)
 8008fa8:	4293      	cmp	r3, r2
 8008faa:	d00a      	beq.n	8008fc2 <HAL_DMA_IRQHandler+0x2cce>
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	4a46      	ldr	r2, [pc, #280]	; (80090cc <HAL_DMA_IRQHandler+0x2dd8>)
 8008fb2:	4293      	cmp	r3, r2
 8008fb4:	d102      	bne.n	8008fbc <HAL_DMA_IRQHandler+0x2cc8>
 8008fb6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008fba:	e01e      	b.n	8008ffa <HAL_DMA_IRQHandler+0x2d06>
 8008fbc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008fc0:	e01b      	b.n	8008ffa <HAL_DMA_IRQHandler+0x2d06>
 8008fc2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008fc6:	e018      	b.n	8008ffa <HAL_DMA_IRQHandler+0x2d06>
 8008fc8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008fcc:	e015      	b.n	8008ffa <HAL_DMA_IRQHandler+0x2d06>
 8008fce:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008fd2:	e012      	b.n	8008ffa <HAL_DMA_IRQHandler+0x2d06>
 8008fd4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008fd8:	e00f      	b.n	8008ffa <HAL_DMA_IRQHandler+0x2d06>
 8008fda:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008fde:	e00c      	b.n	8008ffa <HAL_DMA_IRQHandler+0x2d06>
 8008fe0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008fe4:	e009      	b.n	8008ffa <HAL_DMA_IRQHandler+0x2d06>
 8008fe6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008fea:	e006      	b.n	8008ffa <HAL_DMA_IRQHandler+0x2d06>
 8008fec:	2320      	movs	r3, #32
 8008fee:	e004      	b.n	8008ffa <HAL_DMA_IRQHandler+0x2d06>
 8008ff0:	2320      	movs	r3, #32
 8008ff2:	e002      	b.n	8008ffa <HAL_DMA_IRQHandler+0x2d06>
 8008ff4:	2320      	movs	r3, #32
 8008ff6:	e000      	b.n	8008ffa <HAL_DMA_IRQHandler+0x2d06>
 8008ff8:	2320      	movs	r3, #32
 8008ffa:	4a37      	ldr	r2, [pc, #220]	; (80090d8 <HAL_DMA_IRQHandler+0x2de4>)
 8008ffc:	60d3      	str	r3, [r2, #12]
 8008ffe:	e07f      	b.n	8009100 <HAL_DMA_IRQHandler+0x2e0c>
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	4a26      	ldr	r2, [pc, #152]	; (80090a0 <HAL_DMA_IRQHandler+0x2dac>)
 8009006:	4293      	cmp	r3, r2
 8009008:	d077      	beq.n	80090fa <HAL_DMA_IRQHandler+0x2e06>
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	4a25      	ldr	r2, [pc, #148]	; (80090a4 <HAL_DMA_IRQHandler+0x2db0>)
 8009010:	4293      	cmp	r3, r2
 8009012:	d070      	beq.n	80090f6 <HAL_DMA_IRQHandler+0x2e02>
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	4a23      	ldr	r2, [pc, #140]	; (80090a8 <HAL_DMA_IRQHandler+0x2db4>)
 800901a:	4293      	cmp	r3, r2
 800901c:	d069      	beq.n	80090f2 <HAL_DMA_IRQHandler+0x2dfe>
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	4a22      	ldr	r2, [pc, #136]	; (80090ac <HAL_DMA_IRQHandler+0x2db8>)
 8009024:	4293      	cmp	r3, r2
 8009026:	d062      	beq.n	80090ee <HAL_DMA_IRQHandler+0x2dfa>
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	4a20      	ldr	r2, [pc, #128]	; (80090b0 <HAL_DMA_IRQHandler+0x2dbc>)
 800902e:	4293      	cmp	r3, r2
 8009030:	d05a      	beq.n	80090e8 <HAL_DMA_IRQHandler+0x2df4>
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	4a1f      	ldr	r2, [pc, #124]	; (80090b4 <HAL_DMA_IRQHandler+0x2dc0>)
 8009038:	4293      	cmp	r3, r2
 800903a:	d052      	beq.n	80090e2 <HAL_DMA_IRQHandler+0x2dee>
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	4a1d      	ldr	r2, [pc, #116]	; (80090b8 <HAL_DMA_IRQHandler+0x2dc4>)
 8009042:	4293      	cmp	r3, r2
 8009044:	d04a      	beq.n	80090dc <HAL_DMA_IRQHandler+0x2de8>
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	4a1c      	ldr	r2, [pc, #112]	; (80090bc <HAL_DMA_IRQHandler+0x2dc8>)
 800904c:	4293      	cmp	r3, r2
 800904e:	d022      	beq.n	8009096 <HAL_DMA_IRQHandler+0x2da2>
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	4a1a      	ldr	r2, [pc, #104]	; (80090c0 <HAL_DMA_IRQHandler+0x2dcc>)
 8009056:	4293      	cmp	r3, r2
 8009058:	d01a      	beq.n	8009090 <HAL_DMA_IRQHandler+0x2d9c>
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	4a19      	ldr	r2, [pc, #100]	; (80090c4 <HAL_DMA_IRQHandler+0x2dd0>)
 8009060:	4293      	cmp	r3, r2
 8009062:	d012      	beq.n	800908a <HAL_DMA_IRQHandler+0x2d96>
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	4a17      	ldr	r2, [pc, #92]	; (80090c8 <HAL_DMA_IRQHandler+0x2dd4>)
 800906a:	4293      	cmp	r3, r2
 800906c:	d00a      	beq.n	8009084 <HAL_DMA_IRQHandler+0x2d90>
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	4a16      	ldr	r2, [pc, #88]	; (80090cc <HAL_DMA_IRQHandler+0x2dd8>)
 8009074:	4293      	cmp	r3, r2
 8009076:	d102      	bne.n	800907e <HAL_DMA_IRQHandler+0x2d8a>
 8009078:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800907c:	e03e      	b.n	80090fc <HAL_DMA_IRQHandler+0x2e08>
 800907e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009082:	e03b      	b.n	80090fc <HAL_DMA_IRQHandler+0x2e08>
 8009084:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8009088:	e038      	b.n	80090fc <HAL_DMA_IRQHandler+0x2e08>
 800908a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800908e:	e035      	b.n	80090fc <HAL_DMA_IRQHandler+0x2e08>
 8009090:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8009094:	e032      	b.n	80090fc <HAL_DMA_IRQHandler+0x2e08>
 8009096:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800909a:	e02f      	b.n	80090fc <HAL_DMA_IRQHandler+0x2e08>
 800909c:	400260b8 	.word	0x400260b8
 80090a0:	40026010 	.word	0x40026010
 80090a4:	40026410 	.word	0x40026410
 80090a8:	40026070 	.word	0x40026070
 80090ac:	40026470 	.word	0x40026470
 80090b0:	40026028 	.word	0x40026028
 80090b4:	40026428 	.word	0x40026428
 80090b8:	40026088 	.word	0x40026088
 80090bc:	40026488 	.word	0x40026488
 80090c0:	40026040 	.word	0x40026040
 80090c4:	40026440 	.word	0x40026440
 80090c8:	400260a0 	.word	0x400260a0
 80090cc:	400264a0 	.word	0x400264a0
 80090d0:	40026400 	.word	0x40026400
 80090d4:	40026058 	.word	0x40026058
 80090d8:	40026000 	.word	0x40026000
 80090dc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80090e0:	e00c      	b.n	80090fc <HAL_DMA_IRQHandler+0x2e08>
 80090e2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80090e6:	e009      	b.n	80090fc <HAL_DMA_IRQHandler+0x2e08>
 80090e8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80090ec:	e006      	b.n	80090fc <HAL_DMA_IRQHandler+0x2e08>
 80090ee:	2320      	movs	r3, #32
 80090f0:	e004      	b.n	80090fc <HAL_DMA_IRQHandler+0x2e08>
 80090f2:	2320      	movs	r3, #32
 80090f4:	e002      	b.n	80090fc <HAL_DMA_IRQHandler+0x2e08>
 80090f6:	2320      	movs	r3, #32
 80090f8:	e000      	b.n	80090fc <HAL_DMA_IRQHandler+0x2e08>
 80090fa:	2320      	movs	r3, #32
 80090fc:	4a0c      	ldr	r2, [pc, #48]	; (8009130 <HAL_DMA_IRQHandler+0x2e3c>)
 80090fe:	6093      	str	r3, [r2, #8]
				hdma->ErrorCode |= HAL_DMA_ERROR_NONE;
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	64da      	str	r2, [r3, #76]	; 0x4c
				hdma->State = HAL_DMA_STATE_READY_MEM0;
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	2211      	movs	r2, #17
 800910c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
				__HAL_UNLOCK(hdma);
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	2200      	movs	r2, #0
 8009114:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
				if (hdma->XferCpltCallback != NULL) {
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800911c:	2b00      	cmp	r3, #0
 800911e:	d003      	beq.n	8009128 <HAL_DMA_IRQHandler+0x2e34>
					hdma->XferCpltCallback(hdma);
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009124:	6878      	ldr	r0, [r7, #4]
 8009126:	4798      	blx	r3
}
 8009128:	bf00      	nop
 800912a:	3708      	adds	r7, #8
 800912c:	46bd      	mov	sp, r7
 800912e:	bd80      	pop	{r7, pc}
 8009130:	40026000 	.word	0x40026000

08009134 <DMA_SetConfig>:
 * @param  DstAddress: The destination memory Buffer address
 * @param  DataLength: The length of data to be transferred from source to destination
 * @retval HAL status
 */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress,
		uint32_t DstAddress, uint32_t DataLength) {
 8009134:	b480      	push	{r7}
 8009136:	b085      	sub	sp, #20
 8009138:	af00      	add	r7, sp, #0
 800913a:	60f8      	str	r0, [r7, #12]
 800913c:	60b9      	str	r1, [r7, #8]
 800913e:	607a      	str	r2, [r7, #4]
 8009140:	603b      	str	r3, [r7, #0]
	/* Clear DBM bit */
	hdma->Instance->CR &= (uint32_t) (~DMA_SxCR_DBM);
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	681a      	ldr	r2, [r3, #0]
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8009150:	601a      	str	r2, [r3, #0]

	/* Configure DMA Stream data length */
	hdma->Instance->NDTR = DataLength;
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	683a      	ldr	r2, [r7, #0]
 8009158:	605a      	str	r2, [r3, #4]

	/* Peripheral to Memory */
	if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH) {
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	689b      	ldr	r3, [r3, #8]
 800915e:	2b40      	cmp	r3, #64	; 0x40
 8009160:	d108      	bne.n	8009174 <DMA_SetConfig+0x40>
		/* Configure DMA Stream destination address */
		hdma->Instance->PAR = DstAddress;
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	687a      	ldr	r2, [r7, #4]
 8009168:	609a      	str	r2, [r3, #8]

		/* Configure DMA Stream source address */
		hdma->Instance->M0AR = SrcAddress;
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	68ba      	ldr	r2, [r7, #8]
 8009170:	60da      	str	r2, [r3, #12]
		hdma->Instance->PAR = SrcAddress;

		/* Configure DMA Stream destination address */
		hdma->Instance->M0AR = DstAddress;
	}
}
 8009172:	e007      	b.n	8009184 <DMA_SetConfig+0x50>
		hdma->Instance->PAR = SrcAddress;
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	68ba      	ldr	r2, [r7, #8]
 800917a:	609a      	str	r2, [r3, #8]
		hdma->Instance->M0AR = DstAddress;
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	687a      	ldr	r2, [r7, #4]
 8009182:	60da      	str	r2, [r3, #12]
}
 8009184:	bf00      	nop
 8009186:	3714      	adds	r7, #20
 8009188:	46bd      	mov	sp, r7
 800918a:	bc80      	pop	{r7}
 800918c:	4770      	bx	lr

0800918e <HAL_DMAEx_MultiBufferStart_IT>:
 * @param  DataLength: The length of data to be transferred from source to destination
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma,
		uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress,
		uint32_t DataLength) {
 800918e:	b580      	push	{r7, lr}
 8009190:	b084      	sub	sp, #16
 8009192:	af00      	add	r7, sp, #0
 8009194:	60f8      	str	r0, [r7, #12]
 8009196:	60b9      	str	r1, [r7, #8]
 8009198:	607a      	str	r2, [r7, #4]
 800919a:	603b      	str	r3, [r7, #0]
	/* Process Locked */
	__HAL_LOCK(hdma);
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80091a2:	2b01      	cmp	r3, #1
 80091a4:	d101      	bne.n	80091aa <HAL_DMAEx_MultiBufferStart_IT+0x1c>
 80091a6:	2302      	movs	r3, #2
 80091a8:	e065      	b.n	8009276 <HAL_DMAEx_MultiBufferStart_IT+0xe8>
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	2201      	movs	r2, #1
 80091ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

	/* Current memory buffer used is Memory 0 */
	if ((hdma->Instance->CR & DMA_SxCR_CT) == 0) {
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d104      	bne.n	80091ca <HAL_DMAEx_MultiBufferStart_IT+0x3c>
		hdma->State = HAL_DMA_STATE_BUSY_MEM0;
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	2212      	movs	r2, #18
 80091c4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 80091c8:	e00a      	b.n	80091e0 <HAL_DMAEx_MultiBufferStart_IT+0x52>
	}
	/* Current memory buffer used is Memory 1 */
	else if ((hdma->Instance->CR & DMA_SxCR_CT) != 0) {
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d003      	beq.n	80091e0 <HAL_DMAEx_MultiBufferStart_IT+0x52>
		hdma->State = HAL_DMA_STATE_BUSY_MEM1;
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	2222      	movs	r2, #34	; 0x22
 80091dc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	/* Check the parameters */
	assert_param(IS_DMA_BUFFER_SIZE(DataLength));

	/* Disable the peripheral */
	__HAL_DMA_DISABLE(hdma);
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	681a      	ldr	r2, [r3, #0]
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	f022 0201 	bic.w	r2, r2, #1
 80091ee:	601a      	str	r2, [r3, #0]

	/* Enable the Double buffer mode */
	hdma->Instance->CR |= (uint32_t) DMA_SxCR_DBM;
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	681a      	ldr	r2, [r3, #0]
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80091fe:	601a      	str	r2, [r3, #0]

	/* Configure DMA Stream destination address */
	hdma->Instance->M1AR = SecondMemAddress;
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	683a      	ldr	r2, [r7, #0]
 8009206:	611a      	str	r2, [r3, #16]

	/* Configure the source, destination address and the data length */
	DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8009208:	69bb      	ldr	r3, [r7, #24]
 800920a:	687a      	ldr	r2, [r7, #4]
 800920c:	68b9      	ldr	r1, [r7, #8]
 800920e:	68f8      	ldr	r0, [r7, #12]
 8009210:	f000 f84e 	bl	80092b0 <DMA_MultiBufferSetConfig>

	/* Enable the transfer complete interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_TC);
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	681a      	ldr	r2, [r3, #0]
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	f042 0210 	orr.w	r2, r2, #16
 8009222:	601a      	str	r2, [r3, #0]

	/* Enable the Half transfer interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	681a      	ldr	r2, [r3, #0]
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	f042 0208 	orr.w	r2, r2, #8
 8009232:	601a      	str	r2, [r3, #0]

	/* Enable the transfer Error interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_TE);
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	681a      	ldr	r2, [r3, #0]
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	f042 0204 	orr.w	r2, r2, #4
 8009242:	601a      	str	r2, [r3, #0]

	/* Enable the fifo Error interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_FE);
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	695a      	ldr	r2, [r3, #20]
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009252:	615a      	str	r2, [r3, #20]

	/* Enable the direct mode Error interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_DME);
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	681a      	ldr	r2, [r3, #0]
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	f042 0202 	orr.w	r2, r2, #2
 8009262:	601a      	str	r2, [r3, #0]

	/* Enable the peripheral */
	__HAL_DMA_ENABLE(hdma);
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	681a      	ldr	r2, [r3, #0]
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	f042 0201 	orr.w	r2, r2, #1
 8009272:	601a      	str	r2, [r3, #0]

	return HAL_OK;
 8009274:	2300      	movs	r3, #0
}
 8009276:	4618      	mov	r0, r3
 8009278:	3710      	adds	r7, #16
 800927a:	46bd      	mov	sp, r7
 800927c:	bd80      	pop	{r7, pc}

0800927e <HAL_DMAEx_ChangeMemory>:
 *         MEMORY1 and the MEMORY1 address can be changed only when the current 
 *         transfer use MEMORY0.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DMAEx_ChangeMemory(DMA_HandleTypeDef *hdma,
		uint32_t Address, HAL_DMA_MemoryTypeDef memory) {
 800927e:	b480      	push	{r7}
 8009280:	b085      	sub	sp, #20
 8009282:	af00      	add	r7, sp, #0
 8009284:	60f8      	str	r0, [r7, #12]
 8009286:	60b9      	str	r1, [r7, #8]
 8009288:	4613      	mov	r3, r2
 800928a:	71fb      	strb	r3, [r7, #7]
	if (memory == MEMORY0) {
 800928c:	79fb      	ldrb	r3, [r7, #7]
 800928e:	2b00      	cmp	r3, #0
 8009290:	d104      	bne.n	800929c <HAL_DMAEx_ChangeMemory+0x1e>
		/* change the memory0 address */
		hdma->Instance->M0AR = Address;
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	68ba      	ldr	r2, [r7, #8]
 8009298:	60da      	str	r2, [r3, #12]
 800929a:	e003      	b.n	80092a4 <HAL_DMAEx_ChangeMemory+0x26>
	} else {
		/* change the memory1 address */
		hdma->Instance->M1AR = Address;
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	68ba      	ldr	r2, [r7, #8]
 80092a2:	611a      	str	r2, [r3, #16]
	}

	return HAL_OK;
 80092a4:	2300      	movs	r3, #0
}
 80092a6:	4618      	mov	r0, r3
 80092a8:	3714      	adds	r7, #20
 80092aa:	46bd      	mov	sp, r7
 80092ac:	bc80      	pop	{r7}
 80092ae:	4770      	bx	lr

080092b0 <DMA_MultiBufferSetConfig>:
 * @param  DstAddress: The destination memory Buffer address
 * @param  DataLength: The length of data to be transferred from source to destination
 * @retval HAL status
 */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma,
		uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength) {
 80092b0:	b480      	push	{r7}
 80092b2:	b085      	sub	sp, #20
 80092b4:	af00      	add	r7, sp, #0
 80092b6:	60f8      	str	r0, [r7, #12]
 80092b8:	60b9      	str	r1, [r7, #8]
 80092ba:	607a      	str	r2, [r7, #4]
 80092bc:	603b      	str	r3, [r7, #0]
	/* Configure DMA Stream data length */
	hdma->Instance->NDTR = DataLength;
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	683a      	ldr	r2, [r7, #0]
 80092c4:	605a      	str	r2, [r3, #4]

	/* Peripheral to Memory */
	if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH) {
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	689b      	ldr	r3, [r3, #8]
 80092ca:	2b40      	cmp	r3, #64	; 0x40
 80092cc:	d108      	bne.n	80092e0 <DMA_MultiBufferSetConfig+0x30>
		/* Configure DMA Stream destination address */
		hdma->Instance->PAR = DstAddress;
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	687a      	ldr	r2, [r7, #4]
 80092d4:	609a      	str	r2, [r3, #8]

		/* Configure DMA Stream source address */
		hdma->Instance->M0AR = SrcAddress;
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	68ba      	ldr	r2, [r7, #8]
 80092dc:	60da      	str	r2, [r3, #12]
		hdma->Instance->PAR = SrcAddress;

		/* Configure DMA Stream destination address */
		hdma->Instance->M0AR = DstAddress;
	}
}
 80092de:	e007      	b.n	80092f0 <DMA_MultiBufferSetConfig+0x40>
		hdma->Instance->PAR = SrcAddress;
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	68ba      	ldr	r2, [r7, #8]
 80092e6:	609a      	str	r2, [r3, #8]
		hdma->Instance->M0AR = DstAddress;
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	687a      	ldr	r2, [r7, #4]
 80092ee:	60da      	str	r2, [r3, #12]
}
 80092f0:	bf00      	nop
 80092f2:	3714      	adds	r7, #20
 80092f4:	46bd      	mov	sp, r7
 80092f6:	bc80      	pop	{r7}
 80092f8:	4770      	bx	lr
	...

080092fc <HAL_GPIO_Init>:
 *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
 * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
 *         the configuration information for the specified GPIO peripheral.
 * @retval None
 */
void HAL_GPIO_Init(GPIO_TypeDef *GPIOx, GPIO_InitTypeDef *GPIO_Init) {
 80092fc:	b480      	push	{r7}
 80092fe:	b089      	sub	sp, #36	; 0x24
 8009300:	af00      	add	r7, sp, #0
 8009302:	6078      	str	r0, [r7, #4]
 8009304:	6039      	str	r1, [r7, #0]
	uint32_t position;
	uint32_t ioposition = 0x00;
 8009306:	2300      	movs	r3, #0
 8009308:	617b      	str	r3, [r7, #20]
	uint32_t iocurrent = 0x00;
 800930a:	2300      	movs	r3, #0
 800930c:	613b      	str	r3, [r7, #16]
	uint32_t temp = 0x00;
 800930e:	2300      	movs	r3, #0
 8009310:	61bb      	str	r3, [r7, #24]
	assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
	assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
	assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

	/* Configure the port pins */
	for (position = 0; position < GPIO_NUMBER; position++) {
 8009312:	2300      	movs	r3, #0
 8009314:	61fb      	str	r3, [r7, #28]
 8009316:	e16f      	b.n	80095f8 <HAL_GPIO_Init+0x2fc>
		/* Get the IO position */
		ioposition = ((uint32_t) 0x01) << position;
 8009318:	2201      	movs	r2, #1
 800931a:	69fb      	ldr	r3, [r7, #28]
 800931c:	fa02 f303 	lsl.w	r3, r2, r3
 8009320:	617b      	str	r3, [r7, #20]
		/* Get the current IO position */
		iocurrent = (uint32_t) (GPIO_Init->Pin) & ioposition;
 8009322:	683b      	ldr	r3, [r7, #0]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	697a      	ldr	r2, [r7, #20]
 8009328:	4013      	ands	r3, r2
 800932a:	613b      	str	r3, [r7, #16]

		if (iocurrent == ioposition) {
 800932c:	693a      	ldr	r2, [r7, #16]
 800932e:	697b      	ldr	r3, [r7, #20]
 8009330:	429a      	cmp	r2, r3
 8009332:	f040 815e 	bne.w	80095f2 <HAL_GPIO_Init+0x2f6>
			/*--------------------- GPIO Mode Configuration ------------------------*/
			/* In case of Alternate function mode selection */
			if ((GPIO_Init->Mode == GPIO_MODE_AF_PP)
 8009336:	683b      	ldr	r3, [r7, #0]
 8009338:	685b      	ldr	r3, [r3, #4]
 800933a:	2b02      	cmp	r3, #2
 800933c:	d003      	beq.n	8009346 <HAL_GPIO_Init+0x4a>
					|| (GPIO_Init->Mode == GPIO_MODE_AF_OD)) {
 800933e:	683b      	ldr	r3, [r7, #0]
 8009340:	685b      	ldr	r3, [r3, #4]
 8009342:	2b12      	cmp	r3, #18
 8009344:	d123      	bne.n	800938e <HAL_GPIO_Init+0x92>
				/* Check the Alternate function parameter */
				assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
				/* Configure Alternate function mapped with the current IO */
				temp = GPIOx->AFR[position >> 3];
 8009346:	69fb      	ldr	r3, [r7, #28]
 8009348:	08da      	lsrs	r2, r3, #3
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	3208      	adds	r2, #8
 800934e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009352:	61bb      	str	r3, [r7, #24]
				temp &= ~((uint32_t) 0xF
						<< ((uint32_t) (position & (uint32_t) 0x07) * 4));
 8009354:	69fb      	ldr	r3, [r7, #28]
 8009356:	f003 0307 	and.w	r3, r3, #7
 800935a:	009b      	lsls	r3, r3, #2
 800935c:	220f      	movs	r2, #15
 800935e:	fa02 f303 	lsl.w	r3, r2, r3
				temp &= ~((uint32_t) 0xF
 8009362:	43db      	mvns	r3, r3
 8009364:	69ba      	ldr	r2, [r7, #24]
 8009366:	4013      	ands	r3, r2
 8009368:	61bb      	str	r3, [r7, #24]
				temp |= ((uint32_t) (GPIO_Init->Alternate)
 800936a:	683b      	ldr	r3, [r7, #0]
 800936c:	691a      	ldr	r2, [r3, #16]
						<< (((uint32_t) position & (uint32_t) 0x07) * 4));
 800936e:	69fb      	ldr	r3, [r7, #28]
 8009370:	f003 0307 	and.w	r3, r3, #7
 8009374:	009b      	lsls	r3, r3, #2
 8009376:	fa02 f303 	lsl.w	r3, r2, r3
				temp |= ((uint32_t) (GPIO_Init->Alternate)
 800937a:	69ba      	ldr	r2, [r7, #24]
 800937c:	4313      	orrs	r3, r2
 800937e:	61bb      	str	r3, [r7, #24]
				GPIOx->AFR[position >> 3] = temp;
 8009380:	69fb      	ldr	r3, [r7, #28]
 8009382:	08da      	lsrs	r2, r3, #3
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	3208      	adds	r2, #8
 8009388:	69b9      	ldr	r1, [r7, #24]
 800938a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			}

			/* Configure IO Direction mode (Input, Output, Alternate or Analog) */
			temp = GPIOx->MODER;
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	61bb      	str	r3, [r7, #24]
			temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8009394:	69fb      	ldr	r3, [r7, #28]
 8009396:	005b      	lsls	r3, r3, #1
 8009398:	2203      	movs	r2, #3
 800939a:	fa02 f303 	lsl.w	r3, r2, r3
 800939e:	43db      	mvns	r3, r3
 80093a0:	69ba      	ldr	r2, [r7, #24]
 80093a2:	4013      	ands	r3, r2
 80093a4:	61bb      	str	r3, [r7, #24]
			temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80093a6:	683b      	ldr	r3, [r7, #0]
 80093a8:	685b      	ldr	r3, [r3, #4]
 80093aa:	f003 0203 	and.w	r2, r3, #3
 80093ae:	69fb      	ldr	r3, [r7, #28]
 80093b0:	005b      	lsls	r3, r3, #1
 80093b2:	fa02 f303 	lsl.w	r3, r2, r3
 80093b6:	69ba      	ldr	r2, [r7, #24]
 80093b8:	4313      	orrs	r3, r2
 80093ba:	61bb      	str	r3, [r7, #24]
			GPIOx->MODER = temp;
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	69ba      	ldr	r2, [r7, #24]
 80093c0:	601a      	str	r2, [r3, #0]

			/* In case of Output or Alternate function mode selection */
			if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP)
 80093c2:	683b      	ldr	r3, [r7, #0]
 80093c4:	685b      	ldr	r3, [r3, #4]
 80093c6:	2b01      	cmp	r3, #1
 80093c8:	d00b      	beq.n	80093e2 <HAL_GPIO_Init+0xe6>
					|| (GPIO_Init->Mode == GPIO_MODE_AF_PP)
 80093ca:	683b      	ldr	r3, [r7, #0]
 80093cc:	685b      	ldr	r3, [r3, #4]
 80093ce:	2b02      	cmp	r3, #2
 80093d0:	d007      	beq.n	80093e2 <HAL_GPIO_Init+0xe6>
					|| (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD)
 80093d2:	683b      	ldr	r3, [r7, #0]
 80093d4:	685b      	ldr	r3, [r3, #4]
 80093d6:	2b11      	cmp	r3, #17
 80093d8:	d003      	beq.n	80093e2 <HAL_GPIO_Init+0xe6>
					|| (GPIO_Init->Mode == GPIO_MODE_AF_OD)) {
 80093da:	683b      	ldr	r3, [r7, #0]
 80093dc:	685b      	ldr	r3, [r3, #4]
 80093de:	2b12      	cmp	r3, #18
 80093e0:	d130      	bne.n	8009444 <HAL_GPIO_Init+0x148>
				/* Check the Speed parameter */
				assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
				/* Configure the IO Speed */
				temp = GPIOx->OSPEEDR;
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	689b      	ldr	r3, [r3, #8]
 80093e6:	61bb      	str	r3, [r7, #24]
				temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80093e8:	69fb      	ldr	r3, [r7, #28]
 80093ea:	005b      	lsls	r3, r3, #1
 80093ec:	2203      	movs	r2, #3
 80093ee:	fa02 f303 	lsl.w	r3, r2, r3
 80093f2:	43db      	mvns	r3, r3
 80093f4:	69ba      	ldr	r2, [r7, #24]
 80093f6:	4013      	ands	r3, r2
 80093f8:	61bb      	str	r3, [r7, #24]
				temp |= (GPIO_Init->Speed << (position * 2));
 80093fa:	683b      	ldr	r3, [r7, #0]
 80093fc:	68da      	ldr	r2, [r3, #12]
 80093fe:	69fb      	ldr	r3, [r7, #28]
 8009400:	005b      	lsls	r3, r3, #1
 8009402:	fa02 f303 	lsl.w	r3, r2, r3
 8009406:	69ba      	ldr	r2, [r7, #24]
 8009408:	4313      	orrs	r3, r2
 800940a:	61bb      	str	r3, [r7, #24]
				GPIOx->OSPEEDR = temp;
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	69ba      	ldr	r2, [r7, #24]
 8009410:	609a      	str	r2, [r3, #8]

				/* Configure the IO Output Type */
				temp = GPIOx->OTYPER;
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	685b      	ldr	r3, [r3, #4]
 8009416:	61bb      	str	r3, [r7, #24]
				temp &= ~(GPIO_OTYPER_OT_0 << position);
 8009418:	2201      	movs	r2, #1
 800941a:	69fb      	ldr	r3, [r7, #28]
 800941c:	fa02 f303 	lsl.w	r3, r2, r3
 8009420:	43db      	mvns	r3, r3
 8009422:	69ba      	ldr	r2, [r7, #24]
 8009424:	4013      	ands	r3, r2
 8009426:	61bb      	str	r3, [r7, #24]
				temp |=
						(((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8009428:	683b      	ldr	r3, [r7, #0]
 800942a:	685b      	ldr	r3, [r3, #4]
 800942c:	091b      	lsrs	r3, r3, #4
 800942e:	f003 0201 	and.w	r2, r3, #1
 8009432:	69fb      	ldr	r3, [r7, #28]
 8009434:	fa02 f303 	lsl.w	r3, r2, r3
				temp |=
 8009438:	69ba      	ldr	r2, [r7, #24]
 800943a:	4313      	orrs	r3, r2
 800943c:	61bb      	str	r3, [r7, #24]
				GPIOx->OTYPER = temp;
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	69ba      	ldr	r2, [r7, #24]
 8009442:	605a      	str	r2, [r3, #4]
			}

			/* Activate the Pull-up or Pull down resistor for the current IO */
			temp = GPIOx->PUPDR;
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	68db      	ldr	r3, [r3, #12]
 8009448:	61bb      	str	r3, [r7, #24]
			temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800944a:	69fb      	ldr	r3, [r7, #28]
 800944c:	005b      	lsls	r3, r3, #1
 800944e:	2203      	movs	r2, #3
 8009450:	fa02 f303 	lsl.w	r3, r2, r3
 8009454:	43db      	mvns	r3, r3
 8009456:	69ba      	ldr	r2, [r7, #24]
 8009458:	4013      	ands	r3, r2
 800945a:	61bb      	str	r3, [r7, #24]
			temp |= ((GPIO_Init->Pull) << (position * 2));
 800945c:	683b      	ldr	r3, [r7, #0]
 800945e:	689a      	ldr	r2, [r3, #8]
 8009460:	69fb      	ldr	r3, [r7, #28]
 8009462:	005b      	lsls	r3, r3, #1
 8009464:	fa02 f303 	lsl.w	r3, r2, r3
 8009468:	69ba      	ldr	r2, [r7, #24]
 800946a:	4313      	orrs	r3, r2
 800946c:	61bb      	str	r3, [r7, #24]
			GPIOx->PUPDR = temp;
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	69ba      	ldr	r2, [r7, #24]
 8009472:	60da      	str	r2, [r3, #12]

			/*--------------------- EXTI Mode Configuration ------------------------*/
			/* Configure the External Interrupt or event for the current IO */
			if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) {
 8009474:	683b      	ldr	r3, [r7, #0]
 8009476:	685b      	ldr	r3, [r3, #4]
 8009478:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800947c:	2b00      	cmp	r3, #0
 800947e:	f000 80b8 	beq.w	80095f2 <HAL_GPIO_Init+0x2f6>
				/* Enable SYSCFG Clock */
				__HAL_RCC_SYSCFG_CLK_ENABLE();
 8009482:	4b62      	ldr	r3, [pc, #392]	; (800960c <HAL_GPIO_Init+0x310>)
 8009484:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009486:	4a61      	ldr	r2, [pc, #388]	; (800960c <HAL_GPIO_Init+0x310>)
 8009488:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800948c:	6453      	str	r3, [r2, #68]	; 0x44
 800948e:	4b5f      	ldr	r3, [pc, #380]	; (800960c <HAL_GPIO_Init+0x310>)
 8009490:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009492:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009496:	60fb      	str	r3, [r7, #12]
 8009498:	68fb      	ldr	r3, [r7, #12]

				temp = SYSCFG->EXTICR[position >> 2];
 800949a:	4a5d      	ldr	r2, [pc, #372]	; (8009610 <HAL_GPIO_Init+0x314>)
 800949c:	69fb      	ldr	r3, [r7, #28]
 800949e:	089b      	lsrs	r3, r3, #2
 80094a0:	3302      	adds	r3, #2
 80094a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80094a6:	61bb      	str	r3, [r7, #24]
				temp &= ~(((uint32_t) 0x0F) << (4 * (position & 0x03)));
 80094a8:	69fb      	ldr	r3, [r7, #28]
 80094aa:	f003 0303 	and.w	r3, r3, #3
 80094ae:	009b      	lsls	r3, r3, #2
 80094b0:	220f      	movs	r2, #15
 80094b2:	fa02 f303 	lsl.w	r3, r2, r3
 80094b6:	43db      	mvns	r3, r3
 80094b8:	69ba      	ldr	r2, [r7, #24]
 80094ba:	4013      	ands	r3, r2
 80094bc:	61bb      	str	r3, [r7, #24]
				temp |= ((uint32_t) (GPIO_GET_INDEX(GPIOx))
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	4a54      	ldr	r2, [pc, #336]	; (8009614 <HAL_GPIO_Init+0x318>)
 80094c2:	4293      	cmp	r3, r2
 80094c4:	d031      	beq.n	800952a <HAL_GPIO_Init+0x22e>
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	4a53      	ldr	r2, [pc, #332]	; (8009618 <HAL_GPIO_Init+0x31c>)
 80094ca:	4293      	cmp	r3, r2
 80094cc:	d02b      	beq.n	8009526 <HAL_GPIO_Init+0x22a>
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	4a52      	ldr	r2, [pc, #328]	; (800961c <HAL_GPIO_Init+0x320>)
 80094d2:	4293      	cmp	r3, r2
 80094d4:	d025      	beq.n	8009522 <HAL_GPIO_Init+0x226>
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	4a51      	ldr	r2, [pc, #324]	; (8009620 <HAL_GPIO_Init+0x324>)
 80094da:	4293      	cmp	r3, r2
 80094dc:	d01f      	beq.n	800951e <HAL_GPIO_Init+0x222>
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	4a50      	ldr	r2, [pc, #320]	; (8009624 <HAL_GPIO_Init+0x328>)
 80094e2:	4293      	cmp	r3, r2
 80094e4:	d019      	beq.n	800951a <HAL_GPIO_Init+0x21e>
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	4a4f      	ldr	r2, [pc, #316]	; (8009628 <HAL_GPIO_Init+0x32c>)
 80094ea:	4293      	cmp	r3, r2
 80094ec:	d013      	beq.n	8009516 <HAL_GPIO_Init+0x21a>
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	4a4e      	ldr	r2, [pc, #312]	; (800962c <HAL_GPIO_Init+0x330>)
 80094f2:	4293      	cmp	r3, r2
 80094f4:	d00d      	beq.n	8009512 <HAL_GPIO_Init+0x216>
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	4a4d      	ldr	r2, [pc, #308]	; (8009630 <HAL_GPIO_Init+0x334>)
 80094fa:	4293      	cmp	r3, r2
 80094fc:	d007      	beq.n	800950e <HAL_GPIO_Init+0x212>
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	4a4c      	ldr	r2, [pc, #304]	; (8009634 <HAL_GPIO_Init+0x338>)
 8009502:	4293      	cmp	r3, r2
 8009504:	d101      	bne.n	800950a <HAL_GPIO_Init+0x20e>
 8009506:	2308      	movs	r3, #8
 8009508:	e010      	b.n	800952c <HAL_GPIO_Init+0x230>
 800950a:	2309      	movs	r3, #9
 800950c:	e00e      	b.n	800952c <HAL_GPIO_Init+0x230>
 800950e:	2307      	movs	r3, #7
 8009510:	e00c      	b.n	800952c <HAL_GPIO_Init+0x230>
 8009512:	2306      	movs	r3, #6
 8009514:	e00a      	b.n	800952c <HAL_GPIO_Init+0x230>
 8009516:	2305      	movs	r3, #5
 8009518:	e008      	b.n	800952c <HAL_GPIO_Init+0x230>
 800951a:	2304      	movs	r3, #4
 800951c:	e006      	b.n	800952c <HAL_GPIO_Init+0x230>
 800951e:	2303      	movs	r3, #3
 8009520:	e004      	b.n	800952c <HAL_GPIO_Init+0x230>
 8009522:	2302      	movs	r3, #2
 8009524:	e002      	b.n	800952c <HAL_GPIO_Init+0x230>
 8009526:	2301      	movs	r3, #1
 8009528:	e000      	b.n	800952c <HAL_GPIO_Init+0x230>
 800952a:	2300      	movs	r3, #0
						<< (4 * (position & 0x03)));
 800952c:	69fa      	ldr	r2, [r7, #28]
 800952e:	f002 0203 	and.w	r2, r2, #3
 8009532:	0092      	lsls	r2, r2, #2
 8009534:	4093      	lsls	r3, r2
				temp |= ((uint32_t) (GPIO_GET_INDEX(GPIOx))
 8009536:	69ba      	ldr	r2, [r7, #24]
 8009538:	4313      	orrs	r3, r2
 800953a:	61bb      	str	r3, [r7, #24]
				SYSCFG->EXTICR[position >> 2] = temp;
 800953c:	4934      	ldr	r1, [pc, #208]	; (8009610 <HAL_GPIO_Init+0x314>)
 800953e:	69fb      	ldr	r3, [r7, #28]
 8009540:	089b      	lsrs	r3, r3, #2
 8009542:	3302      	adds	r3, #2
 8009544:	69ba      	ldr	r2, [r7, #24]
 8009546:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

				/* Clear EXTI line configuration */
				temp = EXTI->IMR;
 800954a:	4b3b      	ldr	r3, [pc, #236]	; (8009638 <HAL_GPIO_Init+0x33c>)
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	61bb      	str	r3, [r7, #24]
				temp &= ~((uint32_t) iocurrent);
 8009550:	693b      	ldr	r3, [r7, #16]
 8009552:	43db      	mvns	r3, r3
 8009554:	69ba      	ldr	r2, [r7, #24]
 8009556:	4013      	ands	r3, r2
 8009558:	61bb      	str	r3, [r7, #24]
				if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT) {
 800955a:	683b      	ldr	r3, [r7, #0]
 800955c:	685b      	ldr	r3, [r3, #4]
 800955e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009562:	2b00      	cmp	r3, #0
 8009564:	d003      	beq.n	800956e <HAL_GPIO_Init+0x272>
					temp |= iocurrent;
 8009566:	69ba      	ldr	r2, [r7, #24]
 8009568:	693b      	ldr	r3, [r7, #16]
 800956a:	4313      	orrs	r3, r2
 800956c:	61bb      	str	r3, [r7, #24]
				}
				EXTI->IMR = temp;
 800956e:	4a32      	ldr	r2, [pc, #200]	; (8009638 <HAL_GPIO_Init+0x33c>)
 8009570:	69bb      	ldr	r3, [r7, #24]
 8009572:	6013      	str	r3, [r2, #0]

				temp = EXTI->EMR;
 8009574:	4b30      	ldr	r3, [pc, #192]	; (8009638 <HAL_GPIO_Init+0x33c>)
 8009576:	685b      	ldr	r3, [r3, #4]
 8009578:	61bb      	str	r3, [r7, #24]
				temp &= ~((uint32_t) iocurrent);
 800957a:	693b      	ldr	r3, [r7, #16]
 800957c:	43db      	mvns	r3, r3
 800957e:	69ba      	ldr	r2, [r7, #24]
 8009580:	4013      	ands	r3, r2
 8009582:	61bb      	str	r3, [r7, #24]
				if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT) {
 8009584:	683b      	ldr	r3, [r7, #0]
 8009586:	685b      	ldr	r3, [r3, #4]
 8009588:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800958c:	2b00      	cmp	r3, #0
 800958e:	d003      	beq.n	8009598 <HAL_GPIO_Init+0x29c>
					temp |= iocurrent;
 8009590:	69ba      	ldr	r2, [r7, #24]
 8009592:	693b      	ldr	r3, [r7, #16]
 8009594:	4313      	orrs	r3, r2
 8009596:	61bb      	str	r3, [r7, #24]
				}
				EXTI->EMR = temp;
 8009598:	4a27      	ldr	r2, [pc, #156]	; (8009638 <HAL_GPIO_Init+0x33c>)
 800959a:	69bb      	ldr	r3, [r7, #24]
 800959c:	6053      	str	r3, [r2, #4]

				/* Clear Rising Falling edge configuration */
				temp = EXTI->RTSR;
 800959e:	4b26      	ldr	r3, [pc, #152]	; (8009638 <HAL_GPIO_Init+0x33c>)
 80095a0:	689b      	ldr	r3, [r3, #8]
 80095a2:	61bb      	str	r3, [r7, #24]
				temp &= ~((uint32_t) iocurrent);
 80095a4:	693b      	ldr	r3, [r7, #16]
 80095a6:	43db      	mvns	r3, r3
 80095a8:	69ba      	ldr	r2, [r7, #24]
 80095aa:	4013      	ands	r3, r2
 80095ac:	61bb      	str	r3, [r7, #24]
				if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE) {
 80095ae:	683b      	ldr	r3, [r7, #0]
 80095b0:	685b      	ldr	r3, [r3, #4]
 80095b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d003      	beq.n	80095c2 <HAL_GPIO_Init+0x2c6>
					temp |= iocurrent;
 80095ba:	69ba      	ldr	r2, [r7, #24]
 80095bc:	693b      	ldr	r3, [r7, #16]
 80095be:	4313      	orrs	r3, r2
 80095c0:	61bb      	str	r3, [r7, #24]
				}
				EXTI->RTSR = temp;
 80095c2:	4a1d      	ldr	r2, [pc, #116]	; (8009638 <HAL_GPIO_Init+0x33c>)
 80095c4:	69bb      	ldr	r3, [r7, #24]
 80095c6:	6093      	str	r3, [r2, #8]

				temp = EXTI->FTSR;
 80095c8:	4b1b      	ldr	r3, [pc, #108]	; (8009638 <HAL_GPIO_Init+0x33c>)
 80095ca:	68db      	ldr	r3, [r3, #12]
 80095cc:	61bb      	str	r3, [r7, #24]
				temp &= ~((uint32_t) iocurrent);
 80095ce:	693b      	ldr	r3, [r7, #16]
 80095d0:	43db      	mvns	r3, r3
 80095d2:	69ba      	ldr	r2, [r7, #24]
 80095d4:	4013      	ands	r3, r2
 80095d6:	61bb      	str	r3, [r7, #24]
				if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE) {
 80095d8:	683b      	ldr	r3, [r7, #0]
 80095da:	685b      	ldr	r3, [r3, #4]
 80095dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d003      	beq.n	80095ec <HAL_GPIO_Init+0x2f0>
					temp |= iocurrent;
 80095e4:	69ba      	ldr	r2, [r7, #24]
 80095e6:	693b      	ldr	r3, [r7, #16]
 80095e8:	4313      	orrs	r3, r2
 80095ea:	61bb      	str	r3, [r7, #24]
				}
				EXTI->FTSR = temp;
 80095ec:	4a12      	ldr	r2, [pc, #72]	; (8009638 <HAL_GPIO_Init+0x33c>)
 80095ee:	69bb      	ldr	r3, [r7, #24]
 80095f0:	60d3      	str	r3, [r2, #12]
	for (position = 0; position < GPIO_NUMBER; position++) {
 80095f2:	69fb      	ldr	r3, [r7, #28]
 80095f4:	3301      	adds	r3, #1
 80095f6:	61fb      	str	r3, [r7, #28]
 80095f8:	69fb      	ldr	r3, [r7, #28]
 80095fa:	2b0f      	cmp	r3, #15
 80095fc:	f67f ae8c 	bls.w	8009318 <HAL_GPIO_Init+0x1c>
			}
		}
	}
}
 8009600:	bf00      	nop
 8009602:	bf00      	nop
 8009604:	3724      	adds	r7, #36	; 0x24
 8009606:	46bd      	mov	sp, r7
 8009608:	bc80      	pop	{r7}
 800960a:	4770      	bx	lr
 800960c:	40023800 	.word	0x40023800
 8009610:	40013800 	.word	0x40013800
 8009614:	40020000 	.word	0x40020000
 8009618:	40020400 	.word	0x40020400
 800961c:	40020800 	.word	0x40020800
 8009620:	40020c00 	.word	0x40020c00
 8009624:	40021000 	.word	0x40021000
 8009628:	40021400 	.word	0x40021400
 800962c:	40021800 	.word	0x40021800
 8009630:	40021c00 	.word	0x40021c00
 8009634:	40022000 	.word	0x40022000
 8009638:	40013c00 	.word	0x40013c00

0800963c <HAL_GPIO_WritePin>:
 *            @arg GPIO_PIN_RESET: to clear the port pin
 *            @arg GPIO_PIN_SET: to set the port pin
 * @retval None
 */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin,
		GPIO_PinState PinState) {
 800963c:	b480      	push	{r7}
 800963e:	b083      	sub	sp, #12
 8009640:	af00      	add	r7, sp, #0
 8009642:	6078      	str	r0, [r7, #4]
 8009644:	460b      	mov	r3, r1
 8009646:	807b      	strh	r3, [r7, #2]
 8009648:	4613      	mov	r3, r2
 800964a:	707b      	strb	r3, [r7, #1]
	/* Check the parameters */
	assert_param(IS_GPIO_PIN(GPIO_Pin));
	assert_param(IS_GPIO_PIN_ACTION(PinState));

	if (PinState != GPIO_PIN_RESET) {
 800964c:	787b      	ldrb	r3, [r7, #1]
 800964e:	2b00      	cmp	r3, #0
 8009650:	d003      	beq.n	800965a <HAL_GPIO_WritePin+0x1e>
		GPIOx->BSRR = GPIO_Pin;
 8009652:	887a      	ldrh	r2, [r7, #2]
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	619a      	str	r2, [r3, #24]
	} else {
		GPIOx->BSRR = (uint32_t) GPIO_Pin << 16;
	}
}
 8009658:	e003      	b.n	8009662 <HAL_GPIO_WritePin+0x26>
		GPIOx->BSRR = (uint32_t) GPIO_Pin << 16;
 800965a:	887b      	ldrh	r3, [r7, #2]
 800965c:	041a      	lsls	r2, r3, #16
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	619a      	str	r2, [r3, #24]
}
 8009662:	bf00      	nop
 8009664:	370c      	adds	r7, #12
 8009666:	46bd      	mov	sp, r7
 8009668:	bc80      	pop	{r7}
 800966a:	4770      	bx	lr

0800966c <HAL_GPIO_TogglePin>:
 * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral for STM32F429X device or
 *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
 * @param  GPIO_Pin: Specifies the pins to be toggled.
 * @retval None
 */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) {
 800966c:	b480      	push	{r7}
 800966e:	b083      	sub	sp, #12
 8009670:	af00      	add	r7, sp, #0
 8009672:	6078      	str	r0, [r7, #4]
 8009674:	460b      	mov	r3, r1
 8009676:	807b      	strh	r3, [r7, #2]
	/* Check the parameters */
	assert_param(IS_GPIO_PIN(GPIO_Pin));

	GPIOx->ODR ^= GPIO_Pin;
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	695a      	ldr	r2, [r3, #20]
 800967c:	887b      	ldrh	r3, [r7, #2]
 800967e:	405a      	eors	r2, r3
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	615a      	str	r2, [r3, #20]
}
 8009684:	bf00      	nop
 8009686:	370c      	adds	r7, #12
 8009688:	46bd      	mov	sp, r7
 800968a:	bc80      	pop	{r7}
 800968c:	4770      	bx	lr
	...

08009690 <HAL_I2C_Init>:
 *         in the I2C_InitTypeDef and create the associated handle.
 * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
 *         the configuration information for I2C module
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c) {
 8009690:	b580      	push	{r7, lr}
 8009692:	b084      	sub	sp, #16
 8009694:	af00      	add	r7, sp, #0
 8009696:	6078      	str	r0, [r7, #4]
	uint32_t freqrange = 0;
 8009698:	2300      	movs	r3, #0
 800969a:	60fb      	str	r3, [r7, #12]
	uint32_t pclk1 = 0;
 800969c:	2300      	movs	r3, #0
 800969e:	60bb      	str	r3, [r7, #8]

	/* Check the I2C handle allocation */
	if (hi2c == NULL) {
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d101      	bne.n	80096aa <HAL_I2C_Init+0x1a>
		return HAL_ERROR;
 80096a6:	2301      	movs	r3, #1
 80096a8:	e0c2      	b.n	8009830 <HAL_I2C_Init+0x1a0>
	assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
	assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
	assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
	assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

	if (hi2c->State == HAL_I2C_STATE_RESET) {
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80096b0:	b2db      	uxtb	r3, r3
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d106      	bne.n	80096c4 <HAL_I2C_Init+0x34>
		/* Allocate lock resource and initialize it */
		hi2c->Lock = HAL_UNLOCKED;
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	2200      	movs	r2, #0
 80096ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
		/* Init the low level hardware : GPIO, CLOCK, NVIC */
		HAL_I2C_MspInit(hi2c);
 80096be:	6878      	ldr	r0, [r7, #4]
 80096c0:	f000 f8e8 	bl	8009894 <HAL_I2C_MspInit>
	}

	hi2c->State = HAL_I2C_STATE_BUSY;
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	2202      	movs	r2, #2
 80096c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	/* Disable the selected I2C peripheral */
	__HAL_I2C_DISABLE(hi2c);
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	681a      	ldr	r2, [r3, #0]
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	f022 0201 	bic.w	r2, r2, #1
 80096da:	601a      	str	r2, [r3, #0]

	/* Get PCLK1 frequency */
	pclk1 = HAL_RCC_GetPCLK1Freq();
 80096dc:	f000 fffe 	bl	800a6dc <HAL_RCC_GetPCLK1Freq>
 80096e0:	60b8      	str	r0, [r7, #8]

	/* Calculate frequency range */
	freqrange = I2C_FREQRANGE(pclk1);
 80096e2:	68bb      	ldr	r3, [r7, #8]
 80096e4:	4a54      	ldr	r2, [pc, #336]	; (8009838 <HAL_I2C_Init+0x1a8>)
 80096e6:	fba2 2303 	umull	r2, r3, r2, r3
 80096ea:	0c9b      	lsrs	r3, r3, #18
 80096ec:	60fb      	str	r3, [r7, #12]

	/*---------------------------- I2Cx CR2 Configuration ----------------------*/
	/* Configure I2Cx: Frequency range */
	hi2c->Instance->CR2 = freqrange;
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	68fa      	ldr	r2, [r7, #12]
 80096f4:	605a      	str	r2, [r3, #4]

	/*---------------------------- I2Cx TRISE Configuration --------------------*/
	/* Configure I2Cx: Rise Time */
	hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	685b      	ldr	r3, [r3, #4]
 80096fa:	4a50      	ldr	r2, [pc, #320]	; (800983c <HAL_I2C_Init+0x1ac>)
 80096fc:	4293      	cmp	r3, r2
 80096fe:	d802      	bhi.n	8009706 <HAL_I2C_Init+0x76>
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	3301      	adds	r3, #1
 8009704:	e009      	b.n	800971a <HAL_I2C_Init+0x8a>
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800970c:	fb02 f303 	mul.w	r3, r2, r3
 8009710:	4a4b      	ldr	r2, [pc, #300]	; (8009840 <HAL_I2C_Init+0x1b0>)
 8009712:	fba2 2303 	umull	r2, r3, r2, r3
 8009716:	099b      	lsrs	r3, r3, #6
 8009718:	3301      	adds	r3, #1
 800971a:	687a      	ldr	r2, [r7, #4]
 800971c:	6812      	ldr	r2, [r2, #0]
 800971e:	6213      	str	r3, [r2, #32]

	/*---------------------------- I2Cx CCR Configuration ----------------------*/
	/* Configure I2Cx: Speed */
	hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed,
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	685b      	ldr	r3, [r3, #4]
 8009724:	4a45      	ldr	r2, [pc, #276]	; (800983c <HAL_I2C_Init+0x1ac>)
 8009726:	4293      	cmp	r3, r2
 8009728:	d813      	bhi.n	8009752 <HAL_I2C_Init+0xc2>
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	685b      	ldr	r3, [r3, #4]
 800972e:	005b      	lsls	r3, r3, #1
 8009730:	68ba      	ldr	r2, [r7, #8]
 8009732:	fbb2 f2f3 	udiv	r2, r2, r3
 8009736:	f640 73fc 	movw	r3, #4092	; 0xffc
 800973a:	4013      	ands	r3, r2
 800973c:	2b00      	cmp	r3, #0
 800973e:	d006      	beq.n	800974e <HAL_I2C_Init+0xbe>
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	685b      	ldr	r3, [r3, #4]
 8009744:	005b      	lsls	r3, r3, #1
 8009746:	68ba      	ldr	r2, [r7, #8]
 8009748:	fbb2 f3f3 	udiv	r3, r2, r3
 800974c:	e045      	b.n	80097da <HAL_I2C_Init+0x14a>
 800974e:	2304      	movs	r3, #4
 8009750:	e043      	b.n	80097da <HAL_I2C_Init+0x14a>
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	689b      	ldr	r3, [r3, #8]
 8009756:	2b00      	cmp	r3, #0
 8009758:	d10f      	bne.n	800977a <HAL_I2C_Init+0xea>
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	685a      	ldr	r2, [r3, #4]
 800975e:	4613      	mov	r3, r2
 8009760:	005b      	lsls	r3, r3, #1
 8009762:	4413      	add	r3, r2
 8009764:	68ba      	ldr	r2, [r7, #8]
 8009766:	fbb2 f3f3 	udiv	r3, r2, r3
 800976a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800976e:	2b00      	cmp	r3, #0
 8009770:	bf0c      	ite	eq
 8009772:	2301      	moveq	r3, #1
 8009774:	2300      	movne	r3, #0
 8009776:	b2db      	uxtb	r3, r3
 8009778:	e010      	b.n	800979c <HAL_I2C_Init+0x10c>
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	685a      	ldr	r2, [r3, #4]
 800977e:	4613      	mov	r3, r2
 8009780:	009b      	lsls	r3, r3, #2
 8009782:	4413      	add	r3, r2
 8009784:	009a      	lsls	r2, r3, #2
 8009786:	4413      	add	r3, r2
 8009788:	68ba      	ldr	r2, [r7, #8]
 800978a:	fbb2 f3f3 	udiv	r3, r2, r3
 800978e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009792:	2b00      	cmp	r3, #0
 8009794:	bf0c      	ite	eq
 8009796:	2301      	moveq	r3, #1
 8009798:	2300      	movne	r3, #0
 800979a:	b2db      	uxtb	r3, r3
 800979c:	2b00      	cmp	r3, #0
 800979e:	d001      	beq.n	80097a4 <HAL_I2C_Init+0x114>
 80097a0:	2301      	movs	r3, #1
 80097a2:	e01a      	b.n	80097da <HAL_I2C_Init+0x14a>
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	689b      	ldr	r3, [r3, #8]
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d10a      	bne.n	80097c2 <HAL_I2C_Init+0x132>
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	685a      	ldr	r2, [r3, #4]
 80097b0:	4613      	mov	r3, r2
 80097b2:	005b      	lsls	r3, r3, #1
 80097b4:	4413      	add	r3, r2
 80097b6:	68ba      	ldr	r2, [r7, #8]
 80097b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80097bc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80097c0:	e00b      	b.n	80097da <HAL_I2C_Init+0x14a>
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	685a      	ldr	r2, [r3, #4]
 80097c6:	4613      	mov	r3, r2
 80097c8:	009b      	lsls	r3, r3, #2
 80097ca:	4413      	add	r3, r2
 80097cc:	009a      	lsls	r2, r3, #2
 80097ce:	4413      	add	r3, r2
 80097d0:	68ba      	ldr	r2, [r7, #8]
 80097d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80097d6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80097da:	687a      	ldr	r2, [r7, #4]
 80097dc:	6812      	ldr	r2, [r2, #0]
 80097de:	61d3      	str	r3, [r2, #28]
			hi2c->Init.DutyCycle);

	/*---------------------------- I2Cx CR1 Configuration ----------------------*/
	/* Configure I2Cx: Generalcall and NoStretch mode */
	hi2c->Instance->CR1 =
			(hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	69d9      	ldr	r1, [r3, #28]
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	6a1a      	ldr	r2, [r3, #32]
	hi2c->Instance->CR1 =
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
			(hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80097ec:	430a      	orrs	r2, r1
	hi2c->Instance->CR1 =
 80097ee:	601a      	str	r2, [r3, #0]

	/*---------------------------- I2Cx OAR1 Configuration ---------------------*/
	/* Configure I2Cx: Own Address1 and addressing mode */
	hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	6919      	ldr	r1, [r3, #16]
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	68da      	ldr	r2, [r3, #12]
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	430a      	orrs	r2, r1
 80097fe:	609a      	str	r2, [r3, #8]

	/*---------------------------- I2Cx OAR2 Configuration ---------------------*/
	/* Configure I2Cx: Dual mode and Own Address2 */
	hi2c->Instance->OAR2 =
			(hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	6959      	ldr	r1, [r3, #20]
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	699a      	ldr	r2, [r3, #24]
	hi2c->Instance->OAR2 =
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	681b      	ldr	r3, [r3, #0]
			(hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 800980c:	430a      	orrs	r2, r1
	hi2c->Instance->OAR2 =
 800980e:	60da      	str	r2, [r3, #12]

	/* Enable the selected I2C peripheral */
	__HAL_I2C_ENABLE(hi2c);
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	681a      	ldr	r2, [r3, #0]
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	f042 0201 	orr.w	r2, r2, #1
 800981e:	601a      	str	r2, [r3, #0]

	hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	2200      	movs	r2, #0
 8009824:	639a      	str	r2, [r3, #56]	; 0x38
	hi2c->State = HAL_I2C_STATE_READY;
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	2201      	movs	r2, #1
 800982a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	return HAL_OK;
 800982e:	2300      	movs	r3, #0
}
 8009830:	4618      	mov	r0, r3
 8009832:	3710      	adds	r7, #16
 8009834:	46bd      	mov	sp, r7
 8009836:	bd80      	pop	{r7, pc}
 8009838:	431bde83 	.word	0x431bde83
 800983c:	000186a0 	.word	0x000186a0
 8009840:	10624dd3 	.word	0x10624dd3

08009844 <HAL_I2C_DeInit>:
 * @brief  DeInitializes the I2C peripheral.
 * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
 *         the configuration information for I2C module
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c) {
 8009844:	b580      	push	{r7, lr}
 8009846:	b082      	sub	sp, #8
 8009848:	af00      	add	r7, sp, #0
 800984a:	6078      	str	r0, [r7, #4]
	/* Check the I2C handle allocation */
	if (hi2c == NULL) {
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	2b00      	cmp	r3, #0
 8009850:	d101      	bne.n	8009856 <HAL_I2C_DeInit+0x12>
		return HAL_ERROR;
 8009852:	2301      	movs	r3, #1
 8009854:	e01a      	b.n	800988c <HAL_I2C_DeInit+0x48>
	}

	/* Check the parameters */
	assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

	hi2c->State = HAL_I2C_STATE_BUSY;
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	2202      	movs	r2, #2
 800985a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	/* Disable the I2C Peripheral Clock */
	__HAL_I2C_DISABLE(hi2c);
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	681a      	ldr	r2, [r3, #0]
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	f022 0201 	bic.w	r2, r2, #1
 800986c:	601a      	str	r2, [r3, #0]

	/* DeInit the low level hardware: GPIO, CLOCK, NVIC */
	HAL_I2C_MspDeInit(hi2c);
 800986e:	6878      	ldr	r0, [r7, #4]
 8009870:	f000 f819 	bl	80098a6 <HAL_I2C_MspDeInit>

	hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	2200      	movs	r2, #0
 8009878:	639a      	str	r2, [r3, #56]	; 0x38

	hi2c->State = HAL_I2C_STATE_RESET;
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	2200      	movs	r2, #0
 800987e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	/* Release Lock */
	__HAL_UNLOCK(hi2c);
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	2200      	movs	r2, #0
 8009886:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

	return HAL_OK;
 800988a:	2300      	movs	r3, #0
}
 800988c:	4618      	mov	r0, r3
 800988e:	3708      	adds	r7, #8
 8009890:	46bd      	mov	sp, r7
 8009892:	bd80      	pop	{r7, pc}

08009894 <HAL_I2C_MspInit>:
 * @brief I2C MSP Init.
 * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
 *         the configuration information for I2C module
 * @retval None
 */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c) {
 8009894:	b480      	push	{r7}
 8009896:	b083      	sub	sp, #12
 8009898:	af00      	add	r7, sp, #0
 800989a:	6078      	str	r0, [r7, #4]
	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_I2C_MspInit could be implemented in the user file
	 */
}
 800989c:	bf00      	nop
 800989e:	370c      	adds	r7, #12
 80098a0:	46bd      	mov	sp, r7
 80098a2:	bc80      	pop	{r7}
 80098a4:	4770      	bx	lr

080098a6 <HAL_I2C_MspDeInit>:
 * @brief I2C MSP DeInit
 * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
 *         the configuration information for I2C module
 * @retval None
 */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c) {
 80098a6:	b480      	push	{r7}
 80098a8:	b083      	sub	sp, #12
 80098aa:	af00      	add	r7, sp, #0
 80098ac:	6078      	str	r0, [r7, #4]
	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_I2C_MspDeInit could be implemented in the user file
	 */
}
 80098ae:	bf00      	nop
 80098b0:	370c      	adds	r7, #12
 80098b2:	46bd      	mov	sp, r7
 80098b4:	bc80      	pop	{r7}
 80098b6:	4770      	bx	lr

080098b8 <HAL_I2C_Mem_Write>:
 * @param  Timeout: Timeout duration
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c,
		uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize,
		uint8_t *pData, uint16_t Size, uint32_t Timeout) {
 80098b8:	b580      	push	{r7, lr}
 80098ba:	b086      	sub	sp, #24
 80098bc:	af02      	add	r7, sp, #8
 80098be:	60f8      	str	r0, [r7, #12]
 80098c0:	4608      	mov	r0, r1
 80098c2:	4611      	mov	r1, r2
 80098c4:	461a      	mov	r2, r3
 80098c6:	4603      	mov	r3, r0
 80098c8:	817b      	strh	r3, [r7, #10]
 80098ca:	460b      	mov	r3, r1
 80098cc:	813b      	strh	r3, [r7, #8]
 80098ce:	4613      	mov	r3, r2
 80098d0:	80fb      	strh	r3, [r7, #6]
	/* Check the parameters */
	assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

	if (hi2c->State == HAL_I2C_STATE_READY) {
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80098d8:	b2db      	uxtb	r3, r3
 80098da:	2b01      	cmp	r3, #1
 80098dc:	f040 8092 	bne.w	8009a04 <HAL_I2C_Mem_Write+0x14c>
		if ((pData == NULL) || (Size == 0)) {
 80098e0:	69bb      	ldr	r3, [r7, #24]
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d002      	beq.n	80098ec <HAL_I2C_Mem_Write+0x34>
 80098e6:	8bbb      	ldrh	r3, [r7, #28]
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d101      	bne.n	80098f0 <HAL_I2C_Mem_Write+0x38>
			return HAL_ERROR;
 80098ec:	2301      	movs	r3, #1
 80098ee:	e08a      	b.n	8009a06 <HAL_I2C_Mem_Write+0x14e>
		}

		/* Wait until BUSY flag is reset */
		if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET,
 80098f0:	230a      	movs	r3, #10
 80098f2:	2201      	movs	r2, #1
 80098f4:	4946      	ldr	r1, [pc, #280]	; (8009a10 <HAL_I2C_Mem_Write+0x158>)
 80098f6:	68f8      	ldr	r0, [r7, #12]
 80098f8:	f000 f904 	bl	8009b04 <I2C_WaitOnFlagUntilTimeout>
 80098fc:	4603      	mov	r3, r0
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d001      	beq.n	8009906 <HAL_I2C_Mem_Write+0x4e>
				I2C_TIMEOUT_BUSY_FLAG) != HAL_OK) {
			return HAL_BUSY;
 8009902:	2302      	movs	r3, #2
 8009904:	e07f      	b.n	8009a06 <HAL_I2C_Mem_Write+0x14e>
		}

		/* Process Locked */
		__HAL_LOCK(hi2c);
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800990c:	2b01      	cmp	r3, #1
 800990e:	d101      	bne.n	8009914 <HAL_I2C_Mem_Write+0x5c>
 8009910:	2302      	movs	r3, #2
 8009912:	e078      	b.n	8009a06 <HAL_I2C_Mem_Write+0x14e>
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	2201      	movs	r2, #1
 8009918:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

		/* Disable Pos */
		hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	681a      	ldr	r2, [r3, #0]
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800992a:	601a      	str	r2, [r3, #0]

		hi2c->State = HAL_I2C_STATE_MEM_BUSY_TX;
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	2232      	movs	r2, #50	; 0x32
 8009930:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
		hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	2200      	movs	r2, #0
 8009938:	639a      	str	r2, [r3, #56]	; 0x38

		/* Send Slave Address and Memory Address */
		if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize,
 800993a:	88f8      	ldrh	r0, [r7, #6]
 800993c:	893a      	ldrh	r2, [r7, #8]
 800993e:	8979      	ldrh	r1, [r7, #10]
 8009940:	6a3b      	ldr	r3, [r7, #32]
 8009942:	9300      	str	r3, [sp, #0]
 8009944:	4603      	mov	r3, r0
 8009946:	68f8      	ldr	r0, [r7, #12]
 8009948:	f000 f866 	bl	8009a18 <I2C_RequestMemoryWrite>
 800994c:	4603      	mov	r3, r0
 800994e:	2b00      	cmp	r3, #0
 8009950:	d038      	beq.n	80099c4 <HAL_I2C_Mem_Write+0x10c>
				Timeout) != HAL_OK) {
			if (hi2c->ErrorCode == HAL_I2C_ERROR_AF) {
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009956:	2b04      	cmp	r3, #4
 8009958:	d105      	bne.n	8009966 <HAL_I2C_Mem_Write+0xae>
				/* Process Unlocked */
				__HAL_UNLOCK(hi2c);
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	2200      	movs	r2, #0
 800995e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
				return HAL_ERROR;
 8009962:	2301      	movs	r3, #1
 8009964:	e04f      	b.n	8009a06 <HAL_I2C_Mem_Write+0x14e>
			} else {
				/* Process Unlocked */
				__HAL_UNLOCK(hi2c);
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	2200      	movs	r2, #0
 800996a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
				return HAL_TIMEOUT;
 800996e:	2303      	movs	r3, #3
 8009970:	e049      	b.n	8009a06 <HAL_I2C_Mem_Write+0x14e>
			}
		}

		while (Size > 0) {
			/* Wait until TXE flag is set */
			if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TXE, RESET, Timeout)
 8009972:	6a3b      	ldr	r3, [r7, #32]
 8009974:	2200      	movs	r2, #0
 8009976:	4927      	ldr	r1, [pc, #156]	; (8009a14 <HAL_I2C_Mem_Write+0x15c>)
 8009978:	68f8      	ldr	r0, [r7, #12]
 800997a:	f000 f8c3 	bl	8009b04 <I2C_WaitOnFlagUntilTimeout>
 800997e:	4603      	mov	r3, r0
 8009980:	2b00      	cmp	r3, #0
 8009982:	d001      	beq.n	8009988 <HAL_I2C_Mem_Write+0xd0>
					!= HAL_OK) {
				return HAL_TIMEOUT;
 8009984:	2303      	movs	r3, #3
 8009986:	e03e      	b.n	8009a06 <HAL_I2C_Mem_Write+0x14e>
			}

			/* Write data to DR */
			hi2c->Instance->DR = (*pData++);
 8009988:	69bb      	ldr	r3, [r7, #24]
 800998a:	1c5a      	adds	r2, r3, #1
 800998c:	61ba      	str	r2, [r7, #24]
 800998e:	781a      	ldrb	r2, [r3, #0]
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	611a      	str	r2, [r3, #16]
			Size--;
 8009996:	8bbb      	ldrh	r3, [r7, #28]
 8009998:	3b01      	subs	r3, #1
 800999a:	83bb      	strh	r3, [r7, #28]

			if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	695b      	ldr	r3, [r3, #20]
 80099a2:	f003 0304 	and.w	r3, r3, #4
 80099a6:	2b04      	cmp	r3, #4
 80099a8:	d10c      	bne.n	80099c4 <HAL_I2C_Mem_Write+0x10c>
					&& (Size != 0)) {
 80099aa:	8bbb      	ldrh	r3, [r7, #28]
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d009      	beq.n	80099c4 <HAL_I2C_Mem_Write+0x10c>
				/* Write data to DR */
				hi2c->Instance->DR = (*pData++);
 80099b0:	69bb      	ldr	r3, [r7, #24]
 80099b2:	1c5a      	adds	r2, r3, #1
 80099b4:	61ba      	str	r2, [r7, #24]
 80099b6:	781a      	ldrb	r2, [r3, #0]
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	611a      	str	r2, [r3, #16]
				Size--;
 80099be:	8bbb      	ldrh	r3, [r7, #28]
 80099c0:	3b01      	subs	r3, #1
 80099c2:	83bb      	strh	r3, [r7, #28]
		while (Size > 0) {
 80099c4:	8bbb      	ldrh	r3, [r7, #28]
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d1d3      	bne.n	8009972 <HAL_I2C_Mem_Write+0xba>
			}
		}

		/* Wait until TXE flag is set */
		if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TXE, RESET, Timeout)
 80099ca:	6a3b      	ldr	r3, [r7, #32]
 80099cc:	2200      	movs	r2, #0
 80099ce:	4911      	ldr	r1, [pc, #68]	; (8009a14 <HAL_I2C_Mem_Write+0x15c>)
 80099d0:	68f8      	ldr	r0, [r7, #12]
 80099d2:	f000 f897 	bl	8009b04 <I2C_WaitOnFlagUntilTimeout>
 80099d6:	4603      	mov	r3, r0
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d001      	beq.n	80099e0 <HAL_I2C_Mem_Write+0x128>
				!= HAL_OK) {
			return HAL_TIMEOUT;
 80099dc:	2303      	movs	r3, #3
 80099de:	e012      	b.n	8009a06 <HAL_I2C_Mem_Write+0x14e>
		}

		/* Generate Stop */
		hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	681a      	ldr	r2, [r3, #0]
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80099ee:	601a      	str	r2, [r3, #0]

		hi2c->State = HAL_I2C_STATE_READY;
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	2201      	movs	r2, #1
 80099f4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

		/* Process Unlocked */
		__HAL_UNLOCK(hi2c);
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	2200      	movs	r2, #0
 80099fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

		return HAL_OK;
 8009a00:	2300      	movs	r3, #0
 8009a02:	e000      	b.n	8009a06 <HAL_I2C_Mem_Write+0x14e>
	} else {
		return HAL_BUSY;
 8009a04:	2302      	movs	r3, #2
	}
}
 8009a06:	4618      	mov	r0, r3
 8009a08:	3710      	adds	r7, #16
 8009a0a:	46bd      	mov	sp, r7
 8009a0c:	bd80      	pop	{r7, pc}
 8009a0e:	bf00      	nop
 8009a10:	00100002 	.word	0x00100002
 8009a14:	00010080 	.word	0x00010080

08009a18 <I2C_RequestMemoryWrite>:
 * @param  Timeout: Timeout duration
 * @retval HAL status
 */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c,
		uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize,
		uint32_t Timeout) {
 8009a18:	b580      	push	{r7, lr}
 8009a1a:	b086      	sub	sp, #24
 8009a1c:	af00      	add	r7, sp, #0
 8009a1e:	60f8      	str	r0, [r7, #12]
 8009a20:	4608      	mov	r0, r1
 8009a22:	4611      	mov	r1, r2
 8009a24:	461a      	mov	r2, r3
 8009a26:	4603      	mov	r3, r0
 8009a28:	817b      	strh	r3, [r7, #10]
 8009a2a:	460b      	mov	r3, r1
 8009a2c:	813b      	strh	r3, [r7, #8]
 8009a2e:	4613      	mov	r3, r2
 8009a30:	80fb      	strh	r3, [r7, #6]
	/* Generate Start */
	hi2c->Instance->CR1 |= I2C_CR1_START;
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	681a      	ldr	r2, [r3, #0]
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009a40:	601a      	str	r2, [r3, #0]

	/* Wait until SB flag is set */
	if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout)
 8009a42:	6a3b      	ldr	r3, [r7, #32]
 8009a44:	2200      	movs	r2, #0
 8009a46:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009a4a:	68f8      	ldr	r0, [r7, #12]
 8009a4c:	f000 f85a 	bl	8009b04 <I2C_WaitOnFlagUntilTimeout>
 8009a50:	4603      	mov	r3, r0
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d001      	beq.n	8009a5a <I2C_RequestMemoryWrite+0x42>
			!= HAL_OK) {
		return HAL_TIMEOUT;
 8009a56:	2303      	movs	r3, #3
 8009a58:	e04c      	b.n	8009af4 <I2C_RequestMemoryWrite+0xdc>
	}

	/* Send slave address */
	hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8009a5a:	897b      	ldrh	r3, [r7, #10]
 8009a5c:	b2db      	uxtb	r3, r3
 8009a5e:	461a      	mov	r2, r3
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8009a68:	611a      	str	r2, [r3, #16]

	/* Wait until ADDR flag is set */
	if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout)
 8009a6a:	6a3a      	ldr	r2, [r7, #32]
 8009a6c:	4923      	ldr	r1, [pc, #140]	; (8009afc <I2C_RequestMemoryWrite+0xe4>)
 8009a6e:	68f8      	ldr	r0, [r7, #12]
 8009a70:	f000 f8d1 	bl	8009c16 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009a74:	4603      	mov	r3, r0
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d007      	beq.n	8009a8a <I2C_RequestMemoryWrite+0x72>
			!= HAL_OK) {
		if (hi2c->ErrorCode == HAL_I2C_ERROR_AF) {
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a7e:	2b04      	cmp	r3, #4
 8009a80:	d101      	bne.n	8009a86 <I2C_RequestMemoryWrite+0x6e>
			return HAL_ERROR;
 8009a82:	2301      	movs	r3, #1
 8009a84:	e036      	b.n	8009af4 <I2C_RequestMemoryWrite+0xdc>
		} else {
			return HAL_TIMEOUT;
 8009a86:	2303      	movs	r3, #3
 8009a88:	e034      	b.n	8009af4 <I2C_RequestMemoryWrite+0xdc>
		}
	}

	/* Clear ADDR flag */
	__HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	695b      	ldr	r3, [r3, #20]
 8009a90:	617b      	str	r3, [r7, #20]
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	699b      	ldr	r3, [r3, #24]
 8009a98:	617b      	str	r3, [r7, #20]
 8009a9a:	697b      	ldr	r3, [r7, #20]

	/* Wait until TXE flag is set */
	if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TXE, RESET, Timeout)
 8009a9c:	6a3b      	ldr	r3, [r7, #32]
 8009a9e:	2200      	movs	r2, #0
 8009aa0:	4917      	ldr	r1, [pc, #92]	; (8009b00 <I2C_RequestMemoryWrite+0xe8>)
 8009aa2:	68f8      	ldr	r0, [r7, #12]
 8009aa4:	f000 f82e 	bl	8009b04 <I2C_WaitOnFlagUntilTimeout>
 8009aa8:	4603      	mov	r3, r0
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d001      	beq.n	8009ab2 <I2C_RequestMemoryWrite+0x9a>
			!= HAL_OK) {
		return HAL_TIMEOUT;
 8009aae:	2303      	movs	r3, #3
 8009ab0:	e020      	b.n	8009af4 <I2C_RequestMemoryWrite+0xdc>
	}

	/* If Memory address size is 8Bit */
	if (MemAddSize == I2C_MEMADD_SIZE_8BIT) {
 8009ab2:	88fb      	ldrh	r3, [r7, #6]
 8009ab4:	2b01      	cmp	r3, #1
 8009ab6:	d105      	bne.n	8009ac4 <I2C_RequestMemoryWrite+0xac>
		/* Send Memory Address */
		hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009ab8:	893b      	ldrh	r3, [r7, #8]
 8009aba:	b2da      	uxtb	r2, r3
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	611a      	str	r2, [r3, #16]
 8009ac2:	e016      	b.n	8009af2 <I2C_RequestMemoryWrite+0xda>
	}
	/* If Memory address size is 16Bit */
	else {
		/* Send MSB of Memory Address */
		hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8009ac4:	893b      	ldrh	r3, [r7, #8]
 8009ac6:	0a1b      	lsrs	r3, r3, #8
 8009ac8:	b29b      	uxth	r3, r3
 8009aca:	b2da      	uxtb	r2, r3
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	611a      	str	r2, [r3, #16]

		/* Wait until TXE flag is set */
		if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TXE, RESET, Timeout)
 8009ad2:	6a3b      	ldr	r3, [r7, #32]
 8009ad4:	2200      	movs	r2, #0
 8009ad6:	490a      	ldr	r1, [pc, #40]	; (8009b00 <I2C_RequestMemoryWrite+0xe8>)
 8009ad8:	68f8      	ldr	r0, [r7, #12]
 8009ada:	f000 f813 	bl	8009b04 <I2C_WaitOnFlagUntilTimeout>
 8009ade:	4603      	mov	r3, r0
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d001      	beq.n	8009ae8 <I2C_RequestMemoryWrite+0xd0>
				!= HAL_OK) {
			return HAL_TIMEOUT;
 8009ae4:	2303      	movs	r3, #3
 8009ae6:	e005      	b.n	8009af4 <I2C_RequestMemoryWrite+0xdc>
		}

		/* Send LSB of Memory Address */
		hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009ae8:	893b      	ldrh	r3, [r7, #8]
 8009aea:	b2da      	uxtb	r2, r3
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	611a      	str	r2, [r3, #16]
	}

	return HAL_OK;
 8009af2:	2300      	movs	r3, #0
}
 8009af4:	4618      	mov	r0, r3
 8009af6:	3718      	adds	r7, #24
 8009af8:	46bd      	mov	sp, r7
 8009afa:	bd80      	pop	{r7, pc}
 8009afc:	00010002 	.word	0x00010002
 8009b00:	00010080 	.word	0x00010080

08009b04 <I2C_WaitOnFlagUntilTimeout>:
 * @param  Status: The new Flag status (SET or RESET).
 * @param  Timeout: Timeout duration
 * @retval HAL status
 */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c,
		uint32_t Flag, FlagStatus Status, uint32_t Timeout) {
 8009b04:	b580      	push	{r7, lr}
 8009b06:	b086      	sub	sp, #24
 8009b08:	af00      	add	r7, sp, #0
 8009b0a:	60f8      	str	r0, [r7, #12]
 8009b0c:	60b9      	str	r1, [r7, #8]
 8009b0e:	603b      	str	r3, [r7, #0]
 8009b10:	4613      	mov	r3, r2
 8009b12:	71fb      	strb	r3, [r7, #7]
	uint32_t tickstart = 0;
 8009b14:	2300      	movs	r3, #0
 8009b16:	617b      	str	r3, [r7, #20]

	/* Get tick */
	tickstart = HAL_GetTick();
 8009b18:	f7fa fe60 	bl	80047dc <HAL_GetTick>
 8009b1c:	6178      	str	r0, [r7, #20]

	/* Wait until flag is set */
	if (Status == RESET) {
 8009b1e:	79fb      	ldrb	r3, [r7, #7]
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d153      	bne.n	8009bcc <I2C_WaitOnFlagUntilTimeout+0xc8>
		while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET) {
 8009b24:	e018      	b.n	8009b58 <I2C_WaitOnFlagUntilTimeout+0x54>
			/* Check for the Timeout */
			if (Timeout != HAL_MAX_DELAY) {
 8009b26:	683b      	ldr	r3, [r7, #0]
 8009b28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b2c:	d014      	beq.n	8009b58 <I2C_WaitOnFlagUntilTimeout+0x54>
				if ((Timeout == 0) || ((HAL_GetTick() - tickstart) > Timeout)) {
 8009b2e:	683b      	ldr	r3, [r7, #0]
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d007      	beq.n	8009b44 <I2C_WaitOnFlagUntilTimeout+0x40>
 8009b34:	f7fa fe52 	bl	80047dc <HAL_GetTick>
 8009b38:	4602      	mov	r2, r0
 8009b3a:	697b      	ldr	r3, [r7, #20]
 8009b3c:	1ad3      	subs	r3, r2, r3
 8009b3e:	683a      	ldr	r2, [r7, #0]
 8009b40:	429a      	cmp	r2, r3
 8009b42:	d209      	bcs.n	8009b58 <I2C_WaitOnFlagUntilTimeout+0x54>
					hi2c->State = HAL_I2C_STATE_READY;
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	2201      	movs	r2, #1
 8009b48:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

					/* Process Unlocked */
					__HAL_UNLOCK(hi2c);
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	2200      	movs	r2, #0
 8009b50:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

					return HAL_TIMEOUT;
 8009b54:	2303      	movs	r3, #3
 8009b56:	e05a      	b.n	8009c0e <I2C_WaitOnFlagUntilTimeout+0x10a>
		while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET) {
 8009b58:	68bb      	ldr	r3, [r7, #8]
 8009b5a:	0c1b      	lsrs	r3, r3, #16
 8009b5c:	b2db      	uxtb	r3, r3
 8009b5e:	2b01      	cmp	r3, #1
 8009b60:	d10c      	bne.n	8009b7c <I2C_WaitOnFlagUntilTimeout+0x78>
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	695b      	ldr	r3, [r3, #20]
 8009b68:	43da      	mvns	r2, r3
 8009b6a:	68bb      	ldr	r3, [r7, #8]
 8009b6c:	4013      	ands	r3, r2
 8009b6e:	b29b      	uxth	r3, r3
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	bf14      	ite	ne
 8009b74:	2301      	movne	r3, #1
 8009b76:	2300      	moveq	r3, #0
 8009b78:	b2db      	uxtb	r3, r3
 8009b7a:	e00b      	b.n	8009b94 <I2C_WaitOnFlagUntilTimeout+0x90>
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	699b      	ldr	r3, [r3, #24]
 8009b82:	43da      	mvns	r2, r3
 8009b84:	68bb      	ldr	r3, [r7, #8]
 8009b86:	4013      	ands	r3, r2
 8009b88:	b29b      	uxth	r3, r3
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	bf14      	ite	ne
 8009b8e:	2301      	movne	r3, #1
 8009b90:	2300      	moveq	r3, #0
 8009b92:	b2db      	uxtb	r3, r3
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d1c6      	bne.n	8009b26 <I2C_WaitOnFlagUntilTimeout+0x22>
 8009b98:	e038      	b.n	8009c0c <I2C_WaitOnFlagUntilTimeout+0x108>
			}
		}
	} else {
		while (__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET) {
			/* Check for the Timeout */
			if (Timeout != HAL_MAX_DELAY) {
 8009b9a:	683b      	ldr	r3, [r7, #0]
 8009b9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ba0:	d014      	beq.n	8009bcc <I2C_WaitOnFlagUntilTimeout+0xc8>
				if ((Timeout == 0) || ((HAL_GetTick() - tickstart) > Timeout)) {
 8009ba2:	683b      	ldr	r3, [r7, #0]
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d007      	beq.n	8009bb8 <I2C_WaitOnFlagUntilTimeout+0xb4>
 8009ba8:	f7fa fe18 	bl	80047dc <HAL_GetTick>
 8009bac:	4602      	mov	r2, r0
 8009bae:	697b      	ldr	r3, [r7, #20]
 8009bb0:	1ad3      	subs	r3, r2, r3
 8009bb2:	683a      	ldr	r2, [r7, #0]
 8009bb4:	429a      	cmp	r2, r3
 8009bb6:	d209      	bcs.n	8009bcc <I2C_WaitOnFlagUntilTimeout+0xc8>
					hi2c->State = HAL_I2C_STATE_READY;
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	2201      	movs	r2, #1
 8009bbc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

					/* Process Unlocked */
					__HAL_UNLOCK(hi2c);
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	2200      	movs	r2, #0
 8009bc4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

					return HAL_TIMEOUT;
 8009bc8:	2303      	movs	r3, #3
 8009bca:	e020      	b.n	8009c0e <I2C_WaitOnFlagUntilTimeout+0x10a>
		while (__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET) {
 8009bcc:	68bb      	ldr	r3, [r7, #8]
 8009bce:	0c1b      	lsrs	r3, r3, #16
 8009bd0:	b2db      	uxtb	r3, r3
 8009bd2:	2b01      	cmp	r3, #1
 8009bd4:	d10c      	bne.n	8009bf0 <I2C_WaitOnFlagUntilTimeout+0xec>
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	695b      	ldr	r3, [r3, #20]
 8009bdc:	43da      	mvns	r2, r3
 8009bde:	68bb      	ldr	r3, [r7, #8]
 8009be0:	4013      	ands	r3, r2
 8009be2:	b29b      	uxth	r3, r3
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	bf0c      	ite	eq
 8009be8:	2301      	moveq	r3, #1
 8009bea:	2300      	movne	r3, #0
 8009bec:	b2db      	uxtb	r3, r3
 8009bee:	e00b      	b.n	8009c08 <I2C_WaitOnFlagUntilTimeout+0x104>
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	699b      	ldr	r3, [r3, #24]
 8009bf6:	43da      	mvns	r2, r3
 8009bf8:	68bb      	ldr	r3, [r7, #8]
 8009bfa:	4013      	ands	r3, r2
 8009bfc:	b29b      	uxth	r3, r3
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	bf0c      	ite	eq
 8009c02:	2301      	moveq	r3, #1
 8009c04:	2300      	movne	r3, #0
 8009c06:	b2db      	uxtb	r3, r3
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d1c6      	bne.n	8009b9a <I2C_WaitOnFlagUntilTimeout+0x96>
				}
			}
		}
	}
	return HAL_OK;
 8009c0c:	2300      	movs	r3, #0
}
 8009c0e:	4618      	mov	r0, r3
 8009c10:	3718      	adds	r7, #24
 8009c12:	46bd      	mov	sp, r7
 8009c14:	bd80      	pop	{r7, pc}

08009c16 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
 * @param  Flag: specifies the I2C flag to check.
 * @param  Timeout: Timeout duration
 * @retval HAL status
 */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(
		I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout) {
 8009c16:	b580      	push	{r7, lr}
 8009c18:	b086      	sub	sp, #24
 8009c1a:	af00      	add	r7, sp, #0
 8009c1c:	60f8      	str	r0, [r7, #12]
 8009c1e:	60b9      	str	r1, [r7, #8]
 8009c20:	607a      	str	r2, [r7, #4]
	uint32_t tickstart = 0;
 8009c22:	2300      	movs	r3, #0
 8009c24:	617b      	str	r3, [r7, #20]

	/* Get tick */
	tickstart = HAL_GetTick();
 8009c26:	f7fa fdd9 	bl	80047dc <HAL_GetTick>
 8009c2a:	6178      	str	r0, [r7, #20]

	while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET) {
 8009c2c:	e03a      	b.n	8009ca4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x8e>
		if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET) {
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	695b      	ldr	r3, [r3, #20]
 8009c34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009c38:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009c3c:	d119      	bne.n	8009c72 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5c>
			/* Generate Stop */
			hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	681a      	ldr	r2, [r3, #0]
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009c4c:	601a      	str	r2, [r3, #0]

			/* Clear AF Flag */
			__HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009c56:	615a      	str	r2, [r3, #20]

			hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	2204      	movs	r2, #4
 8009c5c:	639a      	str	r2, [r3, #56]	; 0x38
			hi2c->State = HAL_I2C_STATE_READY;
 8009c5e:	68fb      	ldr	r3, [r7, #12]
 8009c60:	2201      	movs	r2, #1
 8009c62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

			/* Process Unlocked */
			__HAL_UNLOCK(hi2c);
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	2200      	movs	r2, #0
 8009c6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

			return HAL_ERROR;
 8009c6e:	2301      	movs	r3, #1
 8009c70:	e039      	b.n	8009ce6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd0>
		}

		/* Check for the Timeout */
		if (Timeout != HAL_MAX_DELAY) {
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c78:	d014      	beq.n	8009ca4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x8e>
			if ((Timeout == 0) || ((HAL_GetTick() - tickstart) > Timeout)) {
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d007      	beq.n	8009c90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x7a>
 8009c80:	f7fa fdac 	bl	80047dc <HAL_GetTick>
 8009c84:	4602      	mov	r2, r0
 8009c86:	697b      	ldr	r3, [r7, #20]
 8009c88:	1ad3      	subs	r3, r2, r3
 8009c8a:	687a      	ldr	r2, [r7, #4]
 8009c8c:	429a      	cmp	r2, r3
 8009c8e:	d209      	bcs.n	8009ca4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x8e>
				hi2c->State = HAL_I2C_STATE_READY;
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	2201      	movs	r2, #1
 8009c94:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

				/* Process Unlocked */
				__HAL_UNLOCK(hi2c);
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	2200      	movs	r2, #0
 8009c9c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

				return HAL_TIMEOUT;
 8009ca0:	2303      	movs	r3, #3
 8009ca2:	e020      	b.n	8009ce6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd0>
	while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET) {
 8009ca4:	68bb      	ldr	r3, [r7, #8]
 8009ca6:	0c1b      	lsrs	r3, r3, #16
 8009ca8:	b2db      	uxtb	r3, r3
 8009caa:	2b01      	cmp	r3, #1
 8009cac:	d10c      	bne.n	8009cc8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb2>
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	695b      	ldr	r3, [r3, #20]
 8009cb4:	43da      	mvns	r2, r3
 8009cb6:	68bb      	ldr	r3, [r7, #8]
 8009cb8:	4013      	ands	r3, r2
 8009cba:	b29b      	uxth	r3, r3
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	bf14      	ite	ne
 8009cc0:	2301      	movne	r3, #1
 8009cc2:	2300      	moveq	r3, #0
 8009cc4:	b2db      	uxtb	r3, r3
 8009cc6:	e00b      	b.n	8009ce0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xca>
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	699b      	ldr	r3, [r3, #24]
 8009cce:	43da      	mvns	r2, r3
 8009cd0:	68bb      	ldr	r3, [r7, #8]
 8009cd2:	4013      	ands	r3, r2
 8009cd4:	b29b      	uxth	r3, r3
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	bf14      	ite	ne
 8009cda:	2301      	movne	r3, #1
 8009cdc:	2300      	moveq	r3, #0
 8009cde:	b2db      	uxtb	r3, r3
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d1a4      	bne.n	8009c2e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x18>
			}
		}
	}
	return HAL_OK;
 8009ce4:	2300      	movs	r3, #0
}
 8009ce6:	4618      	mov	r0, r3
 8009ce8:	3718      	adds	r7, #24
 8009cea:	46bd      	mov	sp, r7
 8009cec:	bd80      	pop	{r7, pc}

08009cee <HAL_MspInit>:
 * @brief  Initializes the Global MSP.
 * @note   This function is called from HAL_Init() function to perform system
 *         level initialization (GPIOs, clock, DMA, interrupt).
 * @retval None
 */
void HAL_MspInit(void) {
 8009cee:	b480      	push	{r7}
 8009cf0:	af00      	add	r7, sp, #0

}
 8009cf2:	bf00      	nop
 8009cf4:	46bd      	mov	sp, r7
 8009cf6:	bc80      	pop	{r7}
 8009cf8:	4770      	bx	lr
	...

08009cfc <HAL_RCC_DeInit>:
 * @note   This function doesn't modify the configuration of the
 *            - Peripheral clocks  
 *            - LSI, LSE and RTC clocks 
 * @retval None
 */
void HAL_RCC_DeInit(void) {
 8009cfc:	b480      	push	{r7}
 8009cfe:	af00      	add	r7, sp, #0
	/* Set HSION bit */
	SET_BIT(RCC->CR, RCC_CR_HSION | RCC_CR_HSITRIM_4);
 8009d00:	4b1a      	ldr	r3, [pc, #104]	; (8009d6c <HAL_RCC_DeInit+0x70>)
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	4a19      	ldr	r2, [pc, #100]	; (8009d6c <HAL_RCC_DeInit+0x70>)
 8009d06:	f043 0381 	orr.w	r3, r3, #129	; 0x81
 8009d0a:	6013      	str	r3, [r2, #0]

	/* Reset CFGR register */
	CLEAR_REG(RCC->CFGR);
 8009d0c:	4b17      	ldr	r3, [pc, #92]	; (8009d6c <HAL_RCC_DeInit+0x70>)
 8009d0e:	2200      	movs	r2, #0
 8009d10:	609a      	str	r2, [r3, #8]

	/* Reset HSEON, CSSON, PLLON, PLLI2S */
	CLEAR_BIT(RCC->CR,
 8009d12:	4b16      	ldr	r3, [pc, #88]	; (8009d6c <HAL_RCC_DeInit+0x70>)
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	4a15      	ldr	r2, [pc, #84]	; (8009d6c <HAL_RCC_DeInit+0x70>)
 8009d18:	f023 63a1 	bic.w	r3, r3, #84410368	; 0x5080000
 8009d1c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009d20:	6013      	str	r3, [r2, #0]
			RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLLON| RCC_CR_PLLI2SON);

	/* Reset PLLCFGR register */
	CLEAR_REG(RCC->PLLCFGR);
 8009d22:	4b12      	ldr	r3, [pc, #72]	; (8009d6c <HAL_RCC_DeInit+0x70>)
 8009d24:	2200      	movs	r2, #0
 8009d26:	605a      	str	r2, [r3, #4]
	SET_BIT(RCC->PLLCFGR,
 8009d28:	4b10      	ldr	r3, [pc, #64]	; (8009d6c <HAL_RCC_DeInit+0x70>)
 8009d2a:	685a      	ldr	r2, [r3, #4]
 8009d2c:	490f      	ldr	r1, [pc, #60]	; (8009d6c <HAL_RCC_DeInit+0x70>)
 8009d2e:	4b10      	ldr	r3, [pc, #64]	; (8009d70 <HAL_RCC_DeInit+0x74>)
 8009d30:	4313      	orrs	r3, r2
 8009d32:	604b      	str	r3, [r1, #4]
			RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2);

	/* Reset PLLI2SCFGR register */
	CLEAR_REG(RCC->PLLI2SCFGR);
 8009d34:	4b0d      	ldr	r3, [pc, #52]	; (8009d6c <HAL_RCC_DeInit+0x70>)
 8009d36:	2200      	movs	r2, #0
 8009d38:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	SET_BIT(RCC->PLLI2SCFGR,
 8009d3c:	4b0b      	ldr	r3, [pc, #44]	; (8009d6c <HAL_RCC_DeInit+0x70>)
 8009d3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009d42:	4a0a      	ldr	r2, [pc, #40]	; (8009d6c <HAL_RCC_DeInit+0x70>)
 8009d44:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009d48:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8009d4c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
			RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1);

	/* Reset HSEBYP bit */
	CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 8009d50:	4b06      	ldr	r3, [pc, #24]	; (8009d6c <HAL_RCC_DeInit+0x70>)
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	4a05      	ldr	r2, [pc, #20]	; (8009d6c <HAL_RCC_DeInit+0x70>)
 8009d56:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009d5a:	6013      	str	r3, [r2, #0]

	/* Disable all interrupts */
	CLEAR_REG(RCC->CIR);
 8009d5c:	4b03      	ldr	r3, [pc, #12]	; (8009d6c <HAL_RCC_DeInit+0x70>)
 8009d5e:	2200      	movs	r2, #0
 8009d60:	60da      	str	r2, [r3, #12]
}
 8009d62:	bf00      	nop
 8009d64:	46bd      	mov	sp, r7
 8009d66:	bc80      	pop	{r7}
 8009d68:	4770      	bx	lr
 8009d6a:	bf00      	nop
 8009d6c:	40023800 	.word	0x40023800
 8009d70:	04003010 	.word	0x04003010

08009d74 <RCC_SetHSEFreq>:

//AjoutÃ© par Alexis Murzeau: HSE_VALUE n'est pas mis en dur => pour compilation en librarie
void RCC_SetHSEFreq(uint32_t HSEFreq) {
 8009d74:	b480      	push	{r7}
 8009d76:	b083      	sub	sp, #12
 8009d78:	af00      	add	r7, sp, #0
 8009d7a:	6078      	str	r0, [r7, #4]
	HSEClockSpeed = HSEFreq;
 8009d7c:	4a03      	ldr	r2, [pc, #12]	; (8009d8c <RCC_SetHSEFreq+0x18>)
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	6013      	str	r3, [r2, #0]
}
 8009d82:	bf00      	nop
 8009d84:	370c      	adds	r7, #12
 8009d86:	46bd      	mov	sp, r7
 8009d88:	bc80      	pop	{r7}
 8009d8a:	4770      	bx	lr
 8009d8c:	200000b4 	.word	0x200000b4

08009d90 <HAL_RCC_OscConfig>:
 *         contains the configuration information for the RCC Oscillators.
 * @note   The PLL is not disabled when used as system clock.
 * @retval HAL status
 */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(
		RCC_OscInitTypeDef *RCC_OscInitStruct) {
 8009d90:	b580      	push	{r7, lr}
 8009d92:	b098      	sub	sp, #96	; 0x60
 8009d94:	af00      	add	r7, sp, #0
 8009d96:	6078      	str	r0, [r7, #4]
	uint32_t tickstart = 0;
 8009d98:	2300      	movs	r3, #0
 8009d9a:	65fb      	str	r3, [r7, #92]	; 0x5c

	/* Check the parameters */
	assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
	/*------------------------------- HSE Configuration ------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE)
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	f003 0301 	and.w	r3, r3, #1
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d06c      	beq.n	8009e82 <HAL_RCC_OscConfig+0xf2>
			== RCC_OSCILLATORTYPE_HSE) {
		/* Check the parameters */
		assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
		/* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
		if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8009da8:	4b91      	ldr	r3, [pc, #580]	; (8009ff0 <HAL_RCC_OscConfig+0x260>)
 8009daa:	689b      	ldr	r3, [r3, #8]
 8009dac:	f003 030c 	and.w	r3, r3, #12
 8009db0:	2b04      	cmp	r3, #4
 8009db2:	d00c      	beq.n	8009dce <HAL_RCC_OscConfig+0x3e>
				|| ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8009db4:	4b8e      	ldr	r3, [pc, #568]	; (8009ff0 <HAL_RCC_OscConfig+0x260>)
 8009db6:	689b      	ldr	r3, [r3, #8]
 8009db8:	f003 030c 	and.w	r3, r3, #12
 8009dbc:	2b08      	cmp	r3, #8
 8009dbe:	d112      	bne.n	8009de6 <HAL_RCC_OscConfig+0x56>
						&& ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC)
 8009dc0:	4b8b      	ldr	r3, [pc, #556]	; (8009ff0 <HAL_RCC_OscConfig+0x260>)
 8009dc2:	685b      	ldr	r3, [r3, #4]
 8009dc4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009dc8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009dcc:	d10b      	bne.n	8009de6 <HAL_RCC_OscConfig+0x56>
								== RCC_PLLCFGR_PLLSRC_HSE))) {
			if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009dce:	4b88      	ldr	r3, [pc, #544]	; (8009ff0 <HAL_RCC_OscConfig+0x260>)
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d052      	beq.n	8009e80 <HAL_RCC_OscConfig+0xf0>
					&& (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)) {
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	685b      	ldr	r3, [r3, #4]
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d14e      	bne.n	8009e80 <HAL_RCC_OscConfig+0xf0>
				return HAL_ERROR;
 8009de2:	2301      	movs	r3, #1
 8009de4:	e222      	b.n	800a22c <HAL_RCC_OscConfig+0x49c>
			}
		} else {
			/* Reset HSEON and HSEBYP bits before configuring the HSE --------------*/
			__HAL_RCC_HSE_CONFIG(RCC_HSE_OFF);
 8009de6:	4b83      	ldr	r3, [pc, #524]	; (8009ff4 <HAL_RCC_OscConfig+0x264>)
 8009de8:	2200      	movs	r2, #0
 8009dea:	701a      	strb	r2, [r3, #0]

			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 8009dec:	f7fa fcf6 	bl	80047dc <HAL_GetTick>
 8009df0:	65f8      	str	r0, [r7, #92]	; 0x5c

			/* Wait till HSE is disabled */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) {
 8009df2:	e00a      	b.n	8009e0a <HAL_RCC_OscConfig+0x7a>
				if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE) {
 8009df4:	f7fa fcf2 	bl	80047dc <HAL_GetTick>
 8009df8:	4602      	mov	r2, r0
 8009dfa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009dfc:	1ad3      	subs	r3, r2, r3
 8009dfe:	f241 3288 	movw	r2, #5000	; 0x1388
 8009e02:	4293      	cmp	r3, r2
 8009e04:	d901      	bls.n	8009e0a <HAL_RCC_OscConfig+0x7a>
					return HAL_TIMEOUT;
 8009e06:	2303      	movs	r3, #3
 8009e08:	e210      	b.n	800a22c <HAL_RCC_OscConfig+0x49c>
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) {
 8009e0a:	4b79      	ldr	r3, [pc, #484]	; (8009ff0 <HAL_RCC_OscConfig+0x260>)
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d1ee      	bne.n	8009df4 <HAL_RCC_OscConfig+0x64>
				}
			}

			/* Set the new HSE configuration ---------------------------------------*/
			__HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	685a      	ldr	r2, [r3, #4]
 8009e1a:	4b76      	ldr	r3, [pc, #472]	; (8009ff4 <HAL_RCC_OscConfig+0x264>)
 8009e1c:	b2d2      	uxtb	r2, r2
 8009e1e:	701a      	strb	r2, [r3, #0]

			/* Check the HSE State */
			if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF) {
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	685b      	ldr	r3, [r3, #4]
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d015      	beq.n	8009e54 <HAL_RCC_OscConfig+0xc4>
				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 8009e28:	f7fa fcd8 	bl	80047dc <HAL_GetTick>
 8009e2c:	65f8      	str	r0, [r7, #92]	; 0x5c

				/* Wait till HSE is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET) {
 8009e2e:	e00a      	b.n	8009e46 <HAL_RCC_OscConfig+0xb6>
					if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE) {
 8009e30:	f7fa fcd4 	bl	80047dc <HAL_GetTick>
 8009e34:	4602      	mov	r2, r0
 8009e36:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009e38:	1ad3      	subs	r3, r2, r3
 8009e3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8009e3e:	4293      	cmp	r3, r2
 8009e40:	d901      	bls.n	8009e46 <HAL_RCC_OscConfig+0xb6>
						return HAL_TIMEOUT;
 8009e42:	2303      	movs	r3, #3
 8009e44:	e1f2      	b.n	800a22c <HAL_RCC_OscConfig+0x49c>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET) {
 8009e46:	4b6a      	ldr	r3, [pc, #424]	; (8009ff0 <HAL_RCC_OscConfig+0x260>)
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d0ee      	beq.n	8009e30 <HAL_RCC_OscConfig+0xa0>
 8009e52:	e016      	b.n	8009e82 <HAL_RCC_OscConfig+0xf2>
					}
				}
			} else {
				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 8009e54:	f7fa fcc2 	bl	80047dc <HAL_GetTick>
 8009e58:	65f8      	str	r0, [r7, #92]	; 0x5c

				/* Wait till HSE is bypassed or disabled */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) {
 8009e5a:	e00a      	b.n	8009e72 <HAL_RCC_OscConfig+0xe2>
					if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE) {
 8009e5c:	f7fa fcbe 	bl	80047dc <HAL_GetTick>
 8009e60:	4602      	mov	r2, r0
 8009e62:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009e64:	1ad3      	subs	r3, r2, r3
 8009e66:	f241 3288 	movw	r2, #5000	; 0x1388
 8009e6a:	4293      	cmp	r3, r2
 8009e6c:	d901      	bls.n	8009e72 <HAL_RCC_OscConfig+0xe2>
						return HAL_TIMEOUT;
 8009e6e:	2303      	movs	r3, #3
 8009e70:	e1dc      	b.n	800a22c <HAL_RCC_OscConfig+0x49c>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) {
 8009e72:	4b5f      	ldr	r3, [pc, #380]	; (8009ff0 <HAL_RCC_OscConfig+0x260>)
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d1ee      	bne.n	8009e5c <HAL_RCC_OscConfig+0xcc>
 8009e7e:	e000      	b.n	8009e82 <HAL_RCC_OscConfig+0xf2>
			if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009e80:	bf00      	nop
				}
			}
		}
	}
	/*----------------------------- HSI Configuration --------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI)
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	f003 0302 	and.w	r3, r3, #2
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d07f      	beq.n	8009f8e <HAL_RCC_OscConfig+0x1fe>
		assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
		assert_param(
				IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

		/* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
		if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8009e8e:	4b58      	ldr	r3, [pc, #352]	; (8009ff0 <HAL_RCC_OscConfig+0x260>)
 8009e90:	689b      	ldr	r3, [r3, #8]
 8009e92:	f003 030c 	and.w	r3, r3, #12
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d00b      	beq.n	8009eb2 <HAL_RCC_OscConfig+0x122>
				|| ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8009e9a:	4b55      	ldr	r3, [pc, #340]	; (8009ff0 <HAL_RCC_OscConfig+0x260>)
 8009e9c:	689b      	ldr	r3, [r3, #8]
 8009e9e:	f003 030c 	and.w	r3, r3, #12
 8009ea2:	2b08      	cmp	r3, #8
 8009ea4:	d12a      	bne.n	8009efc <HAL_RCC_OscConfig+0x16c>
						&& ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC)
 8009ea6:	4b52      	ldr	r3, [pc, #328]	; (8009ff0 <HAL_RCC_OscConfig+0x260>)
 8009ea8:	685b      	ldr	r3, [r3, #4]
 8009eaa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d124      	bne.n	8009efc <HAL_RCC_OscConfig+0x16c>
								== RCC_PLLCFGR_PLLSRC_HSI))) {
			/* When HSI is used as system clock it will not disabled */
			if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009eb2:	4b4f      	ldr	r3, [pc, #316]	; (8009ff0 <HAL_RCC_OscConfig+0x260>)
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	f003 0302 	and.w	r3, r3, #2
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d005      	beq.n	8009eca <HAL_RCC_OscConfig+0x13a>
					&& (RCC_OscInitStruct->HSIState != RCC_HSI_ON)) {
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	68db      	ldr	r3, [r3, #12]
 8009ec2:	2b01      	cmp	r3, #1
 8009ec4:	d001      	beq.n	8009eca <HAL_RCC_OscConfig+0x13a>
				return HAL_ERROR;
 8009ec6:	2301      	movs	r3, #1
 8009ec8:	e1b0      	b.n	800a22c <HAL_RCC_OscConfig+0x49c>
			}
			/* Otherwise, just the calibration is allowed */
			else {
				/* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
				__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(
 8009eca:	4b49      	ldr	r3, [pc, #292]	; (8009ff0 <HAL_RCC_OscConfig+0x260>)
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	691b      	ldr	r3, [r3, #16]
 8009ed6:	21f8      	movs	r1, #248	; 0xf8
 8009ed8:	6539      	str	r1, [r7, #80]	; 0x50
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009eda:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009edc:	fa91 f1a1 	rbit	r1, r1
 8009ee0:	64f9      	str	r1, [r7, #76]	; 0x4c
   return(result);
 8009ee2:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8009ee4:	65b9      	str	r1, [r7, #88]	; 0x58
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8009ee6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009ee8:	fab1 f181 	clz	r1, r1
 8009eec:	6579      	str	r1, [r7, #84]	; 0x54
   return ((uint8_t) result);    /* Add explicit type cast here */
 8009eee:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009ef0:	b2c9      	uxtb	r1, r1
 8009ef2:	408b      	lsls	r3, r1
 8009ef4:	493e      	ldr	r1, [pc, #248]	; (8009ff0 <HAL_RCC_OscConfig+0x260>)
 8009ef6:	4313      	orrs	r3, r2
 8009ef8:	600b      	str	r3, [r1, #0]
			if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009efa:	e048      	b.n	8009f8e <HAL_RCC_OscConfig+0x1fe>
						RCC_OscInitStruct->HSICalibrationValue);
			}
		} else {
			/* Check the HSI State */
			if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF) {
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	68db      	ldr	r3, [r3, #12]
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d02e      	beq.n	8009f62 <HAL_RCC_OscConfig+0x1d2>
				/* Enable the Internal High Speed oscillator (HSI). */
				__HAL_RCC_HSI_ENABLE();
 8009f04:	4b3c      	ldr	r3, [pc, #240]	; (8009ff8 <HAL_RCC_OscConfig+0x268>)
 8009f06:	2201      	movs	r2, #1
 8009f08:	601a      	str	r2, [r3, #0]

				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 8009f0a:	f7fa fc67 	bl	80047dc <HAL_GetTick>
 8009f0e:	65f8      	str	r0, [r7, #92]	; 0x5c

				/* Wait till HSI is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET) {
 8009f10:	e008      	b.n	8009f24 <HAL_RCC_OscConfig+0x194>
					if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE) {
 8009f12:	f7fa fc63 	bl	80047dc <HAL_GetTick>
 8009f16:	4602      	mov	r2, r0
 8009f18:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009f1a:	1ad3      	subs	r3, r2, r3
 8009f1c:	2b64      	cmp	r3, #100	; 0x64
 8009f1e:	d901      	bls.n	8009f24 <HAL_RCC_OscConfig+0x194>
						return HAL_TIMEOUT;
 8009f20:	2303      	movs	r3, #3
 8009f22:	e183      	b.n	800a22c <HAL_RCC_OscConfig+0x49c>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET) {
 8009f24:	4b32      	ldr	r3, [pc, #200]	; (8009ff0 <HAL_RCC_OscConfig+0x260>)
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	f003 0302 	and.w	r3, r3, #2
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d0f0      	beq.n	8009f12 <HAL_RCC_OscConfig+0x182>
					}
				}

				/* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
				__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(
 8009f30:	4b2f      	ldr	r3, [pc, #188]	; (8009ff0 <HAL_RCC_OscConfig+0x260>)
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	691b      	ldr	r3, [r3, #16]
 8009f3c:	21f8      	movs	r1, #248	; 0xf8
 8009f3e:	6439      	str	r1, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009f40:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009f42:	fa91 f1a1 	rbit	r1, r1
 8009f46:	63f9      	str	r1, [r7, #60]	; 0x3c
   return(result);
 8009f48:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009f4a:	64b9      	str	r1, [r7, #72]	; 0x48
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8009f4c:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8009f4e:	fab1 f181 	clz	r1, r1
 8009f52:	6479      	str	r1, [r7, #68]	; 0x44
   return ((uint8_t) result);    /* Add explicit type cast here */
 8009f54:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009f56:	b2c9      	uxtb	r1, r1
 8009f58:	408b      	lsls	r3, r1
 8009f5a:	4925      	ldr	r1, [pc, #148]	; (8009ff0 <HAL_RCC_OscConfig+0x260>)
 8009f5c:	4313      	orrs	r3, r2
 8009f5e:	600b      	str	r3, [r1, #0]
 8009f60:	e015      	b.n	8009f8e <HAL_RCC_OscConfig+0x1fe>
						RCC_OscInitStruct->HSICalibrationValue);
			} else {
				/* Disable the Internal High Speed oscillator (HSI). */
				__HAL_RCC_HSI_DISABLE();
 8009f62:	4b25      	ldr	r3, [pc, #148]	; (8009ff8 <HAL_RCC_OscConfig+0x268>)
 8009f64:	2200      	movs	r2, #0
 8009f66:	601a      	str	r2, [r3, #0]

				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 8009f68:	f7fa fc38 	bl	80047dc <HAL_GetTick>
 8009f6c:	65f8      	str	r0, [r7, #92]	; 0x5c

				/* Wait till HSI is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) {
 8009f6e:	e008      	b.n	8009f82 <HAL_RCC_OscConfig+0x1f2>
					if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE) {
 8009f70:	f7fa fc34 	bl	80047dc <HAL_GetTick>
 8009f74:	4602      	mov	r2, r0
 8009f76:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009f78:	1ad3      	subs	r3, r2, r3
 8009f7a:	2b64      	cmp	r3, #100	; 0x64
 8009f7c:	d901      	bls.n	8009f82 <HAL_RCC_OscConfig+0x1f2>
						return HAL_TIMEOUT;
 8009f7e:	2303      	movs	r3, #3
 8009f80:	e154      	b.n	800a22c <HAL_RCC_OscConfig+0x49c>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) {
 8009f82:	4b1b      	ldr	r3, [pc, #108]	; (8009ff0 <HAL_RCC_OscConfig+0x260>)
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	f003 0302 	and.w	r3, r3, #2
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d1f0      	bne.n	8009f70 <HAL_RCC_OscConfig+0x1e0>
				}
			}
		}
	}
	/*------------------------------ LSI Configuration -------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI)
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	f003 0308 	and.w	r3, r3, #8
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d038      	beq.n	800a00c <HAL_RCC_OscConfig+0x27c>
			== RCC_OSCILLATORTYPE_LSI) {
		/* Check the parameters */
		assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

		/* Check the LSI State */
		if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF) {
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	695b      	ldr	r3, [r3, #20]
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d016      	beq.n	8009fd0 <HAL_RCC_OscConfig+0x240>
			/* Enable the Internal Low Speed oscillator (LSI). */
			__HAL_RCC_LSI_ENABLE();
 8009fa2:	4b16      	ldr	r3, [pc, #88]	; (8009ffc <HAL_RCC_OscConfig+0x26c>)
 8009fa4:	2201      	movs	r2, #1
 8009fa6:	601a      	str	r2, [r3, #0]

			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 8009fa8:	f7fa fc18 	bl	80047dc <HAL_GetTick>
 8009fac:	65f8      	str	r0, [r7, #92]	; 0x5c

			/* Wait till LSI is ready */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET) {
 8009fae:	e008      	b.n	8009fc2 <HAL_RCC_OscConfig+0x232>
				if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE) {
 8009fb0:	f7fa fc14 	bl	80047dc <HAL_GetTick>
 8009fb4:	4602      	mov	r2, r0
 8009fb6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009fb8:	1ad3      	subs	r3, r2, r3
 8009fba:	2b64      	cmp	r3, #100	; 0x64
 8009fbc:	d901      	bls.n	8009fc2 <HAL_RCC_OscConfig+0x232>
					return HAL_TIMEOUT;
 8009fbe:	2303      	movs	r3, #3
 8009fc0:	e134      	b.n	800a22c <HAL_RCC_OscConfig+0x49c>
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET) {
 8009fc2:	4b0b      	ldr	r3, [pc, #44]	; (8009ff0 <HAL_RCC_OscConfig+0x260>)
 8009fc4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009fc6:	f003 0302 	and.w	r3, r3, #2
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d0f0      	beq.n	8009fb0 <HAL_RCC_OscConfig+0x220>
 8009fce:	e01d      	b.n	800a00c <HAL_RCC_OscConfig+0x27c>
				}
			}
		} else {
			/* Disable the Internal Low Speed oscillator (LSI). */
			__HAL_RCC_LSI_DISABLE();
 8009fd0:	4b0a      	ldr	r3, [pc, #40]	; (8009ffc <HAL_RCC_OscConfig+0x26c>)
 8009fd2:	2200      	movs	r2, #0
 8009fd4:	601a      	str	r2, [r3, #0]

			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 8009fd6:	f7fa fc01 	bl	80047dc <HAL_GetTick>
 8009fda:	65f8      	str	r0, [r7, #92]	; 0x5c

			/* Wait till LSI is ready */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET) {
 8009fdc:	e010      	b.n	800a000 <HAL_RCC_OscConfig+0x270>
				if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE) {
 8009fde:	f7fa fbfd 	bl	80047dc <HAL_GetTick>
 8009fe2:	4602      	mov	r2, r0
 8009fe4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009fe6:	1ad3      	subs	r3, r2, r3
 8009fe8:	2b64      	cmp	r3, #100	; 0x64
 8009fea:	d909      	bls.n	800a000 <HAL_RCC_OscConfig+0x270>
					return HAL_TIMEOUT;
 8009fec:	2303      	movs	r3, #3
 8009fee:	e11d      	b.n	800a22c <HAL_RCC_OscConfig+0x49c>
 8009ff0:	40023800 	.word	0x40023800
 8009ff4:	40023802 	.word	0x40023802
 8009ff8:	42470000 	.word	0x42470000
 8009ffc:	42470e80 	.word	0x42470e80
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET) {
 800a000:	4b8c      	ldr	r3, [pc, #560]	; (800a234 <HAL_RCC_OscConfig+0x4a4>)
 800a002:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a004:	f003 0302 	and.w	r3, r3, #2
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d1e8      	bne.n	8009fde <HAL_RCC_OscConfig+0x24e>
				}
			}
		}
	}
	/*------------------------------ LSE Configuration -------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE)
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	f003 0304 	and.w	r3, r3, #4
 800a014:	2b00      	cmp	r3, #0
 800a016:	d070      	beq.n	800a0fa <HAL_RCC_OscConfig+0x36a>
			== RCC_OSCILLATORTYPE_LSE) {
		/* Check the parameters */
		assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

		/* Enable Power Clock*/
		__HAL_RCC_PWR_CLK_ENABLE();
 800a018:	4b86      	ldr	r3, [pc, #536]	; (800a234 <HAL_RCC_OscConfig+0x4a4>)
 800a01a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a01c:	4a85      	ldr	r2, [pc, #532]	; (800a234 <HAL_RCC_OscConfig+0x4a4>)
 800a01e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a022:	6413      	str	r3, [r2, #64]	; 0x40
 800a024:	4b83      	ldr	r3, [pc, #524]	; (800a234 <HAL_RCC_OscConfig+0x4a4>)
 800a026:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a028:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a02c:	60bb      	str	r3, [r7, #8]
 800a02e:	68bb      	ldr	r3, [r7, #8]

		/* Enable write access to Backup domain */
		PWR->CR |= PWR_CR_DBP;
 800a030:	4b81      	ldr	r3, [pc, #516]	; (800a238 <HAL_RCC_OscConfig+0x4a8>)
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	4a80      	ldr	r2, [pc, #512]	; (800a238 <HAL_RCC_OscConfig+0x4a8>)
 800a036:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a03a:	6013      	str	r3, [r2, #0]

		/* Wait for Backup domain Write protection disable */
		tickstart = HAL_GetTick();
 800a03c:	f7fa fbce 	bl	80047dc <HAL_GetTick>
 800a040:	65f8      	str	r0, [r7, #92]	; 0x5c

		while ((PWR->CR & PWR_CR_DBP) == RESET) {
 800a042:	e008      	b.n	800a056 <HAL_RCC_OscConfig+0x2c6>
			if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE) {
 800a044:	f7fa fbca 	bl	80047dc <HAL_GetTick>
 800a048:	4602      	mov	r2, r0
 800a04a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a04c:	1ad3      	subs	r3, r2, r3
 800a04e:	2b64      	cmp	r3, #100	; 0x64
 800a050:	d901      	bls.n	800a056 <HAL_RCC_OscConfig+0x2c6>
				return HAL_TIMEOUT;
 800a052:	2303      	movs	r3, #3
 800a054:	e0ea      	b.n	800a22c <HAL_RCC_OscConfig+0x49c>
		while ((PWR->CR & PWR_CR_DBP) == RESET) {
 800a056:	4b78      	ldr	r3, [pc, #480]	; (800a238 <HAL_RCC_OscConfig+0x4a8>)
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d0f0      	beq.n	800a044 <HAL_RCC_OscConfig+0x2b4>
			}
		}

		/* Reset LSEON and LSEBYP bits before configuring the LSE ----------------*/
		__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF);
 800a062:	4b76      	ldr	r3, [pc, #472]	; (800a23c <HAL_RCC_OscConfig+0x4ac>)
 800a064:	2200      	movs	r2, #0
 800a066:	701a      	strb	r2, [r3, #0]

		/* Get Start Tick*/
		tickstart = HAL_GetTick();
 800a068:	f7fa fbb8 	bl	80047dc <HAL_GetTick>
 800a06c:	65f8      	str	r0, [r7, #92]	; 0x5c

		/* Wait till LSE is ready */
		while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET) {
 800a06e:	e00a      	b.n	800a086 <HAL_RCC_OscConfig+0x2f6>
			if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) {
 800a070:	f7fa fbb4 	bl	80047dc <HAL_GetTick>
 800a074:	4602      	mov	r2, r0
 800a076:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a078:	1ad3      	subs	r3, r2, r3
 800a07a:	f241 3288 	movw	r2, #5000	; 0x1388
 800a07e:	4293      	cmp	r3, r2
 800a080:	d901      	bls.n	800a086 <HAL_RCC_OscConfig+0x2f6>
				return HAL_TIMEOUT;
 800a082:	2303      	movs	r3, #3
 800a084:	e0d2      	b.n	800a22c <HAL_RCC_OscConfig+0x49c>
		while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET) {
 800a086:	4b6b      	ldr	r3, [pc, #428]	; (800a234 <HAL_RCC_OscConfig+0x4a4>)
 800a088:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a08a:	f003 0302 	and.w	r3, r3, #2
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d1ee      	bne.n	800a070 <HAL_RCC_OscConfig+0x2e0>
			}
		}

		/* Set the new LSE configuration -----------------------------------------*/
		__HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	689a      	ldr	r2, [r3, #8]
 800a096:	4b69      	ldr	r3, [pc, #420]	; (800a23c <HAL_RCC_OscConfig+0x4ac>)
 800a098:	b2d2      	uxtb	r2, r2
 800a09a:	701a      	strb	r2, [r3, #0]
		/* Check the LSE State */
		if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF) {
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	689b      	ldr	r3, [r3, #8]
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d015      	beq.n	800a0d0 <HAL_RCC_OscConfig+0x340>
			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 800a0a4:	f7fa fb9a 	bl	80047dc <HAL_GetTick>
 800a0a8:	65f8      	str	r0, [r7, #92]	; 0x5c

			/* Wait till LSE is ready */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET) {
 800a0aa:	e00a      	b.n	800a0c2 <HAL_RCC_OscConfig+0x332>
				if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) {
 800a0ac:	f7fa fb96 	bl	80047dc <HAL_GetTick>
 800a0b0:	4602      	mov	r2, r0
 800a0b2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a0b4:	1ad3      	subs	r3, r2, r3
 800a0b6:	f241 3288 	movw	r2, #5000	; 0x1388
 800a0ba:	4293      	cmp	r3, r2
 800a0bc:	d901      	bls.n	800a0c2 <HAL_RCC_OscConfig+0x332>
					return HAL_TIMEOUT;
 800a0be:	2303      	movs	r3, #3
 800a0c0:	e0b4      	b.n	800a22c <HAL_RCC_OscConfig+0x49c>
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET) {
 800a0c2:	4b5c      	ldr	r3, [pc, #368]	; (800a234 <HAL_RCC_OscConfig+0x4a4>)
 800a0c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a0c6:	f003 0302 	and.w	r3, r3, #2
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d0ee      	beq.n	800a0ac <HAL_RCC_OscConfig+0x31c>
 800a0ce:	e014      	b.n	800a0fa <HAL_RCC_OscConfig+0x36a>
				}
			}
		} else {
			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 800a0d0:	f7fa fb84 	bl	80047dc <HAL_GetTick>
 800a0d4:	65f8      	str	r0, [r7, #92]	; 0x5c

			/* Wait till LSE is ready */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET) {
 800a0d6:	e00a      	b.n	800a0ee <HAL_RCC_OscConfig+0x35e>
				if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) {
 800a0d8:	f7fa fb80 	bl	80047dc <HAL_GetTick>
 800a0dc:	4602      	mov	r2, r0
 800a0de:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a0e0:	1ad3      	subs	r3, r2, r3
 800a0e2:	f241 3288 	movw	r2, #5000	; 0x1388
 800a0e6:	4293      	cmp	r3, r2
 800a0e8:	d901      	bls.n	800a0ee <HAL_RCC_OscConfig+0x35e>
					return HAL_TIMEOUT;
 800a0ea:	2303      	movs	r3, #3
 800a0ec:	e09e      	b.n	800a22c <HAL_RCC_OscConfig+0x49c>
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET) {
 800a0ee:	4b51      	ldr	r3, [pc, #324]	; (800a234 <HAL_RCC_OscConfig+0x4a4>)
 800a0f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a0f2:	f003 0302 	and.w	r3, r3, #2
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d1ee      	bne.n	800a0d8 <HAL_RCC_OscConfig+0x348>
		}
	}
	/*-------------------------------- PLL Configuration -----------------------*/
	/* Check the parameters */
	assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
	if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE) {
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	699b      	ldr	r3, [r3, #24]
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	f000 8093 	beq.w	800a22a <HAL_RCC_OscConfig+0x49a>
		/* Check if the PLL is used as system clock or not */
		if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL) {
 800a104:	4b4b      	ldr	r3, [pc, #300]	; (800a234 <HAL_RCC_OscConfig+0x4a4>)
 800a106:	689b      	ldr	r3, [r3, #8]
 800a108:	f003 030c 	and.w	r3, r3, #12
 800a10c:	2b08      	cmp	r3, #8
 800a10e:	f000 808a 	beq.w	800a226 <HAL_RCC_OscConfig+0x496>
			if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON) {
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	699b      	ldr	r3, [r3, #24]
 800a116:	2b02      	cmp	r3, #2
 800a118:	d16e      	bne.n	800a1f8 <HAL_RCC_OscConfig+0x468>
				assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
				assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
				assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

				/* Disable the main PLL. */
				__HAL_RCC_PLL_DISABLE();
 800a11a:	4b49      	ldr	r3, [pc, #292]	; (800a240 <HAL_RCC_OscConfig+0x4b0>)
 800a11c:	2200      	movs	r2, #0
 800a11e:	601a      	str	r2, [r3, #0]

				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 800a120:	f7fa fb5c 	bl	80047dc <HAL_GetTick>
 800a124:	65f8      	str	r0, [r7, #92]	; 0x5c

				/* Wait till PLL is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET) {
 800a126:	e008      	b.n	800a13a <HAL_RCC_OscConfig+0x3aa>
					if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) {
 800a128:	f7fa fb58 	bl	80047dc <HAL_GetTick>
 800a12c:	4602      	mov	r2, r0
 800a12e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a130:	1ad3      	subs	r3, r2, r3
 800a132:	2b64      	cmp	r3, #100	; 0x64
 800a134:	d901      	bls.n	800a13a <HAL_RCC_OscConfig+0x3aa>
						return HAL_TIMEOUT;
 800a136:	2303      	movs	r3, #3
 800a138:	e078      	b.n	800a22c <HAL_RCC_OscConfig+0x49c>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET) {
 800a13a:	4b3e      	ldr	r3, [pc, #248]	; (800a234 <HAL_RCC_OscConfig+0x4a4>)
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a142:	2b00      	cmp	r3, #0
 800a144:	d1f0      	bne.n	800a128 <HAL_RCC_OscConfig+0x398>
					}
				}

				/* Configure the main PLL clock source, multiplication and division factors. */
				WRITE_REG(RCC->PLLCFGR,
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	69da      	ldr	r2, [r3, #28]
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	6a1b      	ldr	r3, [r3, #32]
 800a14e:	431a      	orrs	r2, r3
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a154:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 800a158:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a15a:	6939      	ldr	r1, [r7, #16]
 800a15c:	fa91 f1a1 	rbit	r1, r1
 800a160:	60f9      	str	r1, [r7, #12]
   return(result);
 800a162:	68f9      	ldr	r1, [r7, #12]
 800a164:	61b9      	str	r1, [r7, #24]
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800a166:	69b9      	ldr	r1, [r7, #24]
 800a168:	fab1 f181 	clz	r1, r1
 800a16c:	6179      	str	r1, [r7, #20]
   return ((uint8_t) result);    /* Add explicit type cast here */
 800a16e:	6979      	ldr	r1, [r7, #20]
 800a170:	b2c9      	uxtb	r1, r1
 800a172:	408b      	lsls	r3, r1
 800a174:	431a      	orrs	r2, r3
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a17a:	085b      	lsrs	r3, r3, #1
 800a17c:	3b01      	subs	r3, #1
 800a17e:	f44f 3140 	mov.w	r1, #196608	; 0x30000
 800a182:	6239      	str	r1, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a184:	6a39      	ldr	r1, [r7, #32]
 800a186:	fa91 f1a1 	rbit	r1, r1
 800a18a:	61f9      	str	r1, [r7, #28]
   return(result);
 800a18c:	69f9      	ldr	r1, [r7, #28]
 800a18e:	62b9      	str	r1, [r7, #40]	; 0x28
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800a190:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a192:	fab1 f181 	clz	r1, r1
 800a196:	6279      	str	r1, [r7, #36]	; 0x24
   return ((uint8_t) result);    /* Add explicit type cast here */
 800a198:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a19a:	b2c9      	uxtb	r1, r1
 800a19c:	408b      	lsls	r3, r1
 800a19e:	431a      	orrs	r2, r3
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a1a4:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 800a1a8:	6339      	str	r1, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a1aa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a1ac:	fa91 f1a1 	rbit	r1, r1
 800a1b0:	62f9      	str	r1, [r7, #44]	; 0x2c
   return(result);
 800a1b2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a1b4:	63b9      	str	r1, [r7, #56]	; 0x38
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800a1b6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a1b8:	fab1 f181 	clz	r1, r1
 800a1bc:	6379      	str	r1, [r7, #52]	; 0x34
   return ((uint8_t) result);    /* Add explicit type cast here */
 800a1be:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800a1c0:	b2c9      	uxtb	r1, r1
 800a1c2:	408b      	lsls	r3, r1
 800a1c4:	491b      	ldr	r1, [pc, #108]	; (800a234 <HAL_RCC_OscConfig+0x4a4>)
 800a1c6:	4313      	orrs	r3, r2
 800a1c8:	604b      	str	r3, [r1, #4]
						(RCC_OscInitStruct->PLL.PLLSource | RCC_OscInitStruct->PLL.PLLM | (RCC_OscInitStruct->PLL.PLLN << POSITION_VAL(RCC_PLLCFGR_PLLN)) | (((RCC_OscInitStruct->PLL.PLLP >> 1) -1) << POSITION_VAL(RCC_PLLCFGR_PLLP)) | (RCC_OscInitStruct->PLL.PLLQ << POSITION_VAL(RCC_PLLCFGR_PLLQ))));
				/* Enable the main PLL. */
				__HAL_RCC_PLL_ENABLE();
 800a1ca:	4b1d      	ldr	r3, [pc, #116]	; (800a240 <HAL_RCC_OscConfig+0x4b0>)
 800a1cc:	2201      	movs	r2, #1
 800a1ce:	601a      	str	r2, [r3, #0]

				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 800a1d0:	f7fa fb04 	bl	80047dc <HAL_GetTick>
 800a1d4:	65f8      	str	r0, [r7, #92]	; 0x5c

				/* Wait till PLL is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET) {
 800a1d6:	e008      	b.n	800a1ea <HAL_RCC_OscConfig+0x45a>
					if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) {
 800a1d8:	f7fa fb00 	bl	80047dc <HAL_GetTick>
 800a1dc:	4602      	mov	r2, r0
 800a1de:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a1e0:	1ad3      	subs	r3, r2, r3
 800a1e2:	2b64      	cmp	r3, #100	; 0x64
 800a1e4:	d901      	bls.n	800a1ea <HAL_RCC_OscConfig+0x45a>
						return HAL_TIMEOUT;
 800a1e6:	2303      	movs	r3, #3
 800a1e8:	e020      	b.n	800a22c <HAL_RCC_OscConfig+0x49c>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET) {
 800a1ea:	4b12      	ldr	r3, [pc, #72]	; (800a234 <HAL_RCC_OscConfig+0x4a4>)
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d0f0      	beq.n	800a1d8 <HAL_RCC_OscConfig+0x448>
 800a1f6:	e018      	b.n	800a22a <HAL_RCC_OscConfig+0x49a>
					}
				}
			} else {
				/* Disable the main PLL. */
				__HAL_RCC_PLL_DISABLE();
 800a1f8:	4b11      	ldr	r3, [pc, #68]	; (800a240 <HAL_RCC_OscConfig+0x4b0>)
 800a1fa:	2200      	movs	r2, #0
 800a1fc:	601a      	str	r2, [r3, #0]

				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 800a1fe:	f7fa faed 	bl	80047dc <HAL_GetTick>
 800a202:	65f8      	str	r0, [r7, #92]	; 0x5c

				/* Wait till PLL is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET) {
 800a204:	e008      	b.n	800a218 <HAL_RCC_OscConfig+0x488>
					if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) {
 800a206:	f7fa fae9 	bl	80047dc <HAL_GetTick>
 800a20a:	4602      	mov	r2, r0
 800a20c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a20e:	1ad3      	subs	r3, r2, r3
 800a210:	2b64      	cmp	r3, #100	; 0x64
 800a212:	d901      	bls.n	800a218 <HAL_RCC_OscConfig+0x488>
						return HAL_TIMEOUT;
 800a214:	2303      	movs	r3, #3
 800a216:	e009      	b.n	800a22c <HAL_RCC_OscConfig+0x49c>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET) {
 800a218:	4b06      	ldr	r3, [pc, #24]	; (800a234 <HAL_RCC_OscConfig+0x4a4>)
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a220:	2b00      	cmp	r3, #0
 800a222:	d1f0      	bne.n	800a206 <HAL_RCC_OscConfig+0x476>
 800a224:	e001      	b.n	800a22a <HAL_RCC_OscConfig+0x49a>
					}
				}
			}
		} else {
			return HAL_ERROR;
 800a226:	2301      	movs	r3, #1
 800a228:	e000      	b.n	800a22c <HAL_RCC_OscConfig+0x49c>
		}
	}
	return HAL_OK;
 800a22a:	2300      	movs	r3, #0
}
 800a22c:	4618      	mov	r0, r3
 800a22e:	3760      	adds	r7, #96	; 0x60
 800a230:	46bd      	mov	sp, r7
 800a232:	bd80      	pop	{r7, pc}
 800a234:	40023800 	.word	0x40023800
 800a238:	40007000 	.word	0x40007000
 800a23c:	40023870 	.word	0x40023870
 800a240:	42470060 	.word	0x42470060

0800a244 <HAL_RCC_ClockConfig>:
 *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
 *         (for more details refer to section above "Initialization/de-initialization functions")
 * @retval None
 */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct,
		uint32_t FLatency) {
 800a244:	b580      	push	{r7, lr}
 800a246:	b084      	sub	sp, #16
 800a248:	af00      	add	r7, sp, #0
 800a24a:	6078      	str	r0, [r7, #4]
 800a24c:	6039      	str	r1, [r7, #0]
	uint32_t tickstart = 0;
 800a24e:	2300      	movs	r3, #0
 800a250:	60fb      	str	r3, [r7, #12]
	/* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
	 must be correctly programmed according to the frequency of the CPU clock 
	 (HCLK) and the supply voltage of the device. */

	/* Increasing the CPU frequency */
	if (FLatency > (FLASH->ACR & FLASH_ACR_LATENCY)) {
 800a252:	4b9b      	ldr	r3, [pc, #620]	; (800a4c0 <HAL_RCC_ClockConfig+0x27c>)
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	f003 030f 	and.w	r3, r3, #15
 800a25a:	683a      	ldr	r2, [r7, #0]
 800a25c:	429a      	cmp	r2, r3
 800a25e:	f240 80aa 	bls.w	800a3b6 <HAL_RCC_ClockConfig+0x172>
		/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
		__HAL_FLASH_SET_LATENCY(FLatency);
 800a262:	4b97      	ldr	r3, [pc, #604]	; (800a4c0 <HAL_RCC_ClockConfig+0x27c>)
 800a264:	683a      	ldr	r2, [r7, #0]
 800a266:	b2d2      	uxtb	r2, r2
 800a268:	701a      	strb	r2, [r3, #0]

		/* Check that the new number of wait states is taken into account to access the Flash
		 memory by reading the FLASH_ACR register */
		if ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency) {
 800a26a:	4b95      	ldr	r3, [pc, #596]	; (800a4c0 <HAL_RCC_ClockConfig+0x27c>)
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	f003 030f 	and.w	r3, r3, #15
 800a272:	683a      	ldr	r2, [r7, #0]
 800a274:	429a      	cmp	r2, r3
 800a276:	d001      	beq.n	800a27c <HAL_RCC_ClockConfig+0x38>
			return HAL_ERROR;
 800a278:	2301      	movs	r3, #1
 800a27a:	e16d      	b.n	800a558 <HAL_RCC_ClockConfig+0x314>
		}

		/*-------------------------- HCLK Configuration --------------------------*/
		if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK)
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	f003 0302 	and.w	r3, r3, #2
 800a284:	2b00      	cmp	r3, #0
 800a286:	d008      	beq.n	800a29a <HAL_RCC_ClockConfig+0x56>
				== RCC_CLOCKTYPE_HCLK) {
			assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
			MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE,
 800a288:	4b8e      	ldr	r3, [pc, #568]	; (800a4c4 <HAL_RCC_ClockConfig+0x280>)
 800a28a:	689b      	ldr	r3, [r3, #8]
 800a28c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	689b      	ldr	r3, [r3, #8]
 800a294:	498b      	ldr	r1, [pc, #556]	; (800a4c4 <HAL_RCC_ClockConfig+0x280>)
 800a296:	4313      	orrs	r3, r2
 800a298:	608b      	str	r3, [r1, #8]
					RCC_ClkInitStruct->AHBCLKDivider);
		}

		/*------------------------- SYSCLK Configuration ---------------------------*/
		if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK)
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	f003 0301 	and.w	r3, r3, #1
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	f000 8135 	beq.w	800a512 <HAL_RCC_ClockConfig+0x2ce>
				== RCC_CLOCKTYPE_SYSCLK) {
			assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

			/* HSE is selected as System Clock Source */
			if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE) {
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	685b      	ldr	r3, [r3, #4]
 800a2ac:	2b01      	cmp	r3, #1
 800a2ae:	d107      	bne.n	800a2c0 <HAL_RCC_ClockConfig+0x7c>
				/* Check the HSE ready flag */
				if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET) {
 800a2b0:	4b84      	ldr	r3, [pc, #528]	; (800a4c4 <HAL_RCC_ClockConfig+0x280>)
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d119      	bne.n	800a2f0 <HAL_RCC_ClockConfig+0xac>
					return HAL_ERROR;
 800a2bc:	2301      	movs	r3, #1
 800a2be:	e14b      	b.n	800a558 <HAL_RCC_ClockConfig+0x314>
				}
			}
			/* PLL is selected as System Clock Source */
			else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	685b      	ldr	r3, [r3, #4]
 800a2c4:	2b02      	cmp	r3, #2
 800a2c6:	d003      	beq.n	800a2d0 <HAL_RCC_ClockConfig+0x8c>
					|| (RCC_ClkInitStruct->SYSCLKSource
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	685b      	ldr	r3, [r3, #4]
 800a2cc:	2b03      	cmp	r3, #3
 800a2ce:	d107      	bne.n	800a2e0 <HAL_RCC_ClockConfig+0x9c>
							== RCC_SYSCLKSOURCE_PLLRCLK)) {
				/* Check the PLL ready flag */
				if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET) {
 800a2d0:	4b7c      	ldr	r3, [pc, #496]	; (800a4c4 <HAL_RCC_ClockConfig+0x280>)
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d109      	bne.n	800a2f0 <HAL_RCC_ClockConfig+0xac>
					return HAL_ERROR;
 800a2dc:	2301      	movs	r3, #1
 800a2de:	e13b      	b.n	800a558 <HAL_RCC_ClockConfig+0x314>
				}
			}
			/* HSI is selected as System Clock Source */
			else {
				/* Check the HSI ready flag */
				if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET) {
 800a2e0:	4b78      	ldr	r3, [pc, #480]	; (800a4c4 <HAL_RCC_ClockConfig+0x280>)
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	f003 0302 	and.w	r3, r3, #2
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d101      	bne.n	800a2f0 <HAL_RCC_ClockConfig+0xac>
					return HAL_ERROR;
 800a2ec:	2301      	movs	r3, #1
 800a2ee:	e133      	b.n	800a558 <HAL_RCC_ClockConfig+0x314>
				}
			}

			__HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a2f0:	4b74      	ldr	r3, [pc, #464]	; (800a4c4 <HAL_RCC_ClockConfig+0x280>)
 800a2f2:	689b      	ldr	r3, [r3, #8]
 800a2f4:	f023 0203 	bic.w	r2, r3, #3
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	685b      	ldr	r3, [r3, #4]
 800a2fc:	4971      	ldr	r1, [pc, #452]	; (800a4c4 <HAL_RCC_ClockConfig+0x280>)
 800a2fe:	4313      	orrs	r3, r2
 800a300:	608b      	str	r3, [r1, #8]
			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 800a302:	f7fa fa6b 	bl	80047dc <HAL_GetTick>
 800a306:	60f8      	str	r0, [r7, #12]

			if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE) {
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	685b      	ldr	r3, [r3, #4]
 800a30c:	2b01      	cmp	r3, #1
 800a30e:	d112      	bne.n	800a336 <HAL_RCC_ClockConfig+0xf2>
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a310:	e00a      	b.n	800a328 <HAL_RCC_ClockConfig+0xe4>
						!= RCC_SYSCLKSOURCE_STATUS_HSE) {
					if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 800a312:	f7fa fa63 	bl	80047dc <HAL_GetTick>
 800a316:	4602      	mov	r2, r0
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	1ad3      	subs	r3, r2, r3
 800a31c:	f241 3288 	movw	r2, #5000	; 0x1388
 800a320:	4293      	cmp	r3, r2
 800a322:	d901      	bls.n	800a328 <HAL_RCC_ClockConfig+0xe4>
						return HAL_TIMEOUT;
 800a324:	2303      	movs	r3, #3
 800a326:	e117      	b.n	800a558 <HAL_RCC_ClockConfig+0x314>
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a328:	4b66      	ldr	r3, [pc, #408]	; (800a4c4 <HAL_RCC_ClockConfig+0x280>)
 800a32a:	689b      	ldr	r3, [r3, #8]
 800a32c:	f003 030c 	and.w	r3, r3, #12
 800a330:	2b04      	cmp	r3, #4
 800a332:	d1ee      	bne.n	800a312 <HAL_RCC_ClockConfig+0xce>
 800a334:	e0ed      	b.n	800a512 <HAL_RCC_ClockConfig+0x2ce>
					}
				}
			} else if (RCC_ClkInitStruct->SYSCLKSource
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	685b      	ldr	r3, [r3, #4]
 800a33a:	2b02      	cmp	r3, #2
 800a33c:	d112      	bne.n	800a364 <HAL_RCC_ClockConfig+0x120>
					== RCC_SYSCLKSOURCE_PLLCLK) {
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a33e:	e00a      	b.n	800a356 <HAL_RCC_ClockConfig+0x112>
						!= RCC_SYSCLKSOURCE_STATUS_PLLCLK) {
					if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 800a340:	f7fa fa4c 	bl	80047dc <HAL_GetTick>
 800a344:	4602      	mov	r2, r0
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	1ad3      	subs	r3, r2, r3
 800a34a:	f241 3288 	movw	r2, #5000	; 0x1388
 800a34e:	4293      	cmp	r3, r2
 800a350:	d901      	bls.n	800a356 <HAL_RCC_ClockConfig+0x112>
						return HAL_TIMEOUT;
 800a352:	2303      	movs	r3, #3
 800a354:	e100      	b.n	800a558 <HAL_RCC_ClockConfig+0x314>
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a356:	4b5b      	ldr	r3, [pc, #364]	; (800a4c4 <HAL_RCC_ClockConfig+0x280>)
 800a358:	689b      	ldr	r3, [r3, #8]
 800a35a:	f003 030c 	and.w	r3, r3, #12
 800a35e:	2b08      	cmp	r3, #8
 800a360:	d1ee      	bne.n	800a340 <HAL_RCC_ClockConfig+0xfc>
 800a362:	e0d6      	b.n	800a512 <HAL_RCC_ClockConfig+0x2ce>
					}
				}
			} else if (RCC_ClkInitStruct->SYSCLKSource
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	685b      	ldr	r3, [r3, #4]
 800a368:	2b03      	cmp	r3, #3
 800a36a:	d11d      	bne.n	800a3a8 <HAL_RCC_ClockConfig+0x164>
					== RCC_SYSCLKSOURCE_PLLRCLK) {
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a36c:	e00a      	b.n	800a384 <HAL_RCC_ClockConfig+0x140>
						!= RCC_SYSCLKSOURCE_STATUS_PLLRCLK) {
					if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 800a36e:	f7fa fa35 	bl	80047dc <HAL_GetTick>
 800a372:	4602      	mov	r2, r0
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	1ad3      	subs	r3, r2, r3
 800a378:	f241 3288 	movw	r2, #5000	; 0x1388
 800a37c:	4293      	cmp	r3, r2
 800a37e:	d901      	bls.n	800a384 <HAL_RCC_ClockConfig+0x140>
						return HAL_TIMEOUT;
 800a380:	2303      	movs	r3, #3
 800a382:	e0e9      	b.n	800a558 <HAL_RCC_ClockConfig+0x314>
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a384:	4b4f      	ldr	r3, [pc, #316]	; (800a4c4 <HAL_RCC_ClockConfig+0x280>)
 800a386:	689b      	ldr	r3, [r3, #8]
 800a388:	f003 030c 	and.w	r3, r3, #12
 800a38c:	2b03      	cmp	r3, #3
 800a38e:	d1ee      	bne.n	800a36e <HAL_RCC_ClockConfig+0x12a>
 800a390:	e0bf      	b.n	800a512 <HAL_RCC_ClockConfig+0x2ce>
					}
				}
			} else {
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
						!= RCC_SYSCLKSOURCE_STATUS_HSI) {
					if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 800a392:	f7fa fa23 	bl	80047dc <HAL_GetTick>
 800a396:	4602      	mov	r2, r0
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	1ad3      	subs	r3, r2, r3
 800a39c:	f241 3288 	movw	r2, #5000	; 0x1388
 800a3a0:	4293      	cmp	r3, r2
 800a3a2:	d901      	bls.n	800a3a8 <HAL_RCC_ClockConfig+0x164>
						return HAL_TIMEOUT;
 800a3a4:	2303      	movs	r3, #3
 800a3a6:	e0d7      	b.n	800a558 <HAL_RCC_ClockConfig+0x314>
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a3a8:	4b46      	ldr	r3, [pc, #280]	; (800a4c4 <HAL_RCC_ClockConfig+0x280>)
 800a3aa:	689b      	ldr	r3, [r3, #8]
 800a3ac:	f003 030c 	and.w	r3, r3, #12
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d1ee      	bne.n	800a392 <HAL_RCC_ClockConfig+0x14e>
 800a3b4:	e0ad      	b.n	800a512 <HAL_RCC_ClockConfig+0x2ce>
		}
	}
	/* Decreasing the CPU frequency */
	else {
		/*-------------------------- HCLK Configuration --------------------------*/
		if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK)
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	f003 0302 	and.w	r3, r3, #2
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d008      	beq.n	800a3d4 <HAL_RCC_ClockConfig+0x190>
				== RCC_CLOCKTYPE_HCLK) {
			assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
			MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE,
 800a3c2:	4b40      	ldr	r3, [pc, #256]	; (800a4c4 <HAL_RCC_ClockConfig+0x280>)
 800a3c4:	689b      	ldr	r3, [r3, #8]
 800a3c6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	689b      	ldr	r3, [r3, #8]
 800a3ce:	493d      	ldr	r1, [pc, #244]	; (800a4c4 <HAL_RCC_ClockConfig+0x280>)
 800a3d0:	4313      	orrs	r3, r2
 800a3d2:	608b      	str	r3, [r1, #8]
					RCC_ClkInitStruct->AHBCLKDivider);
		}

		/*------------------------- SYSCLK Configuration -------------------------*/
		if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK)
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	f003 0301 	and.w	r3, r3, #1
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	f000 808b 	beq.w	800a4f8 <HAL_RCC_ClockConfig+0x2b4>
				== RCC_CLOCKTYPE_SYSCLK) {
			assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

			/* HSE is selected as System Clock Source */
			if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE) {
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	685b      	ldr	r3, [r3, #4]
 800a3e6:	2b01      	cmp	r3, #1
 800a3e8:	d107      	bne.n	800a3fa <HAL_RCC_ClockConfig+0x1b6>
				/* Check the HSE ready flag */
				if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET) {
 800a3ea:	4b36      	ldr	r3, [pc, #216]	; (800a4c4 <HAL_RCC_ClockConfig+0x280>)
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d119      	bne.n	800a42a <HAL_RCC_ClockConfig+0x1e6>
					return HAL_ERROR;
 800a3f6:	2301      	movs	r3, #1
 800a3f8:	e0ae      	b.n	800a558 <HAL_RCC_ClockConfig+0x314>
				}
			}
			/* PLL is selected as System Clock Source */
			else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	685b      	ldr	r3, [r3, #4]
 800a3fe:	2b02      	cmp	r3, #2
 800a400:	d003      	beq.n	800a40a <HAL_RCC_ClockConfig+0x1c6>
					|| (RCC_ClkInitStruct->SYSCLKSource
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	685b      	ldr	r3, [r3, #4]
 800a406:	2b03      	cmp	r3, #3
 800a408:	d107      	bne.n	800a41a <HAL_RCC_ClockConfig+0x1d6>
							== RCC_SYSCLKSOURCE_PLLRCLK)) {
				/* Check the PLL ready flag */
				if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET) {
 800a40a:	4b2e      	ldr	r3, [pc, #184]	; (800a4c4 <HAL_RCC_ClockConfig+0x280>)
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a412:	2b00      	cmp	r3, #0
 800a414:	d109      	bne.n	800a42a <HAL_RCC_ClockConfig+0x1e6>
					return HAL_ERROR;
 800a416:	2301      	movs	r3, #1
 800a418:	e09e      	b.n	800a558 <HAL_RCC_ClockConfig+0x314>
				}
			}
			/* HSI is selected as System Clock Source */
			else {
				/* Check the HSI ready flag */
				if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET) {
 800a41a:	4b2a      	ldr	r3, [pc, #168]	; (800a4c4 <HAL_RCC_ClockConfig+0x280>)
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	f003 0302 	and.w	r3, r3, #2
 800a422:	2b00      	cmp	r3, #0
 800a424:	d101      	bne.n	800a42a <HAL_RCC_ClockConfig+0x1e6>
					return HAL_ERROR;
 800a426:	2301      	movs	r3, #1
 800a428:	e096      	b.n	800a558 <HAL_RCC_ClockConfig+0x314>
				}
			}
			__HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a42a:	4b26      	ldr	r3, [pc, #152]	; (800a4c4 <HAL_RCC_ClockConfig+0x280>)
 800a42c:	689b      	ldr	r3, [r3, #8]
 800a42e:	f023 0203 	bic.w	r2, r3, #3
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	685b      	ldr	r3, [r3, #4]
 800a436:	4923      	ldr	r1, [pc, #140]	; (800a4c4 <HAL_RCC_ClockConfig+0x280>)
 800a438:	4313      	orrs	r3, r2
 800a43a:	608b      	str	r3, [r1, #8]
			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 800a43c:	f7fa f9ce 	bl	80047dc <HAL_GetTick>
 800a440:	60f8      	str	r0, [r7, #12]

			if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE) {
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	685b      	ldr	r3, [r3, #4]
 800a446:	2b01      	cmp	r3, #1
 800a448:	d112      	bne.n	800a470 <HAL_RCC_ClockConfig+0x22c>
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a44a:	e00a      	b.n	800a462 <HAL_RCC_ClockConfig+0x21e>
						!= RCC_SYSCLKSOURCE_STATUS_HSE) {
					if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 800a44c:	f7fa f9c6 	bl	80047dc <HAL_GetTick>
 800a450:	4602      	mov	r2, r0
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	1ad3      	subs	r3, r2, r3
 800a456:	f241 3288 	movw	r2, #5000	; 0x1388
 800a45a:	4293      	cmp	r3, r2
 800a45c:	d901      	bls.n	800a462 <HAL_RCC_ClockConfig+0x21e>
						return HAL_TIMEOUT;
 800a45e:	2303      	movs	r3, #3
 800a460:	e07a      	b.n	800a558 <HAL_RCC_ClockConfig+0x314>
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a462:	4b18      	ldr	r3, [pc, #96]	; (800a4c4 <HAL_RCC_ClockConfig+0x280>)
 800a464:	689b      	ldr	r3, [r3, #8]
 800a466:	f003 030c 	and.w	r3, r3, #12
 800a46a:	2b04      	cmp	r3, #4
 800a46c:	d1ee      	bne.n	800a44c <HAL_RCC_ClockConfig+0x208>
 800a46e:	e043      	b.n	800a4f8 <HAL_RCC_ClockConfig+0x2b4>
					}
				}
			} else if (RCC_ClkInitStruct->SYSCLKSource
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	685b      	ldr	r3, [r3, #4]
 800a474:	2b02      	cmp	r3, #2
 800a476:	d112      	bne.n	800a49e <HAL_RCC_ClockConfig+0x25a>
					== RCC_SYSCLKSOURCE_PLLCLK) {
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a478:	e00a      	b.n	800a490 <HAL_RCC_ClockConfig+0x24c>
						!= RCC_SYSCLKSOURCE_STATUS_PLLCLK) {
					if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 800a47a:	f7fa f9af 	bl	80047dc <HAL_GetTick>
 800a47e:	4602      	mov	r2, r0
 800a480:	68fb      	ldr	r3, [r7, #12]
 800a482:	1ad3      	subs	r3, r2, r3
 800a484:	f241 3288 	movw	r2, #5000	; 0x1388
 800a488:	4293      	cmp	r3, r2
 800a48a:	d901      	bls.n	800a490 <HAL_RCC_ClockConfig+0x24c>
						return HAL_TIMEOUT;
 800a48c:	2303      	movs	r3, #3
 800a48e:	e063      	b.n	800a558 <HAL_RCC_ClockConfig+0x314>
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a490:	4b0c      	ldr	r3, [pc, #48]	; (800a4c4 <HAL_RCC_ClockConfig+0x280>)
 800a492:	689b      	ldr	r3, [r3, #8]
 800a494:	f003 030c 	and.w	r3, r3, #12
 800a498:	2b08      	cmp	r3, #8
 800a49a:	d1ee      	bne.n	800a47a <HAL_RCC_ClockConfig+0x236>
 800a49c:	e02c      	b.n	800a4f8 <HAL_RCC_ClockConfig+0x2b4>
					}
				}
			} else if (RCC_ClkInitStruct->SYSCLKSource
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	685b      	ldr	r3, [r3, #4]
 800a4a2:	2b03      	cmp	r3, #3
 800a4a4:	d122      	bne.n	800a4ec <HAL_RCC_ClockConfig+0x2a8>
					== RCC_SYSCLKSOURCE_PLLRCLK) {
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a4a6:	e00f      	b.n	800a4c8 <HAL_RCC_ClockConfig+0x284>
						!= RCC_SYSCLKSOURCE_STATUS_PLLRCLK) {
					if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 800a4a8:	f7fa f998 	bl	80047dc <HAL_GetTick>
 800a4ac:	4602      	mov	r2, r0
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	1ad3      	subs	r3, r2, r3
 800a4b2:	f241 3288 	movw	r2, #5000	; 0x1388
 800a4b6:	4293      	cmp	r3, r2
 800a4b8:	d906      	bls.n	800a4c8 <HAL_RCC_ClockConfig+0x284>
						return HAL_TIMEOUT;
 800a4ba:	2303      	movs	r3, #3
 800a4bc:	e04c      	b.n	800a558 <HAL_RCC_ClockConfig+0x314>
 800a4be:	bf00      	nop
 800a4c0:	40023c00 	.word	0x40023c00
 800a4c4:	40023800 	.word	0x40023800
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a4c8:	4b25      	ldr	r3, [pc, #148]	; (800a560 <HAL_RCC_ClockConfig+0x31c>)
 800a4ca:	689b      	ldr	r3, [r3, #8]
 800a4cc:	f003 030c 	and.w	r3, r3, #12
 800a4d0:	2b03      	cmp	r3, #3
 800a4d2:	d1e9      	bne.n	800a4a8 <HAL_RCC_ClockConfig+0x264>
 800a4d4:	e010      	b.n	800a4f8 <HAL_RCC_ClockConfig+0x2b4>
					}
				}
			} else {
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
						!= RCC_SYSCLKSOURCE_STATUS_HSI) {
					if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 800a4d6:	f7fa f981 	bl	80047dc <HAL_GetTick>
 800a4da:	4602      	mov	r2, r0
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	1ad3      	subs	r3, r2, r3
 800a4e0:	f241 3288 	movw	r2, #5000	; 0x1388
 800a4e4:	4293      	cmp	r3, r2
 800a4e6:	d901      	bls.n	800a4ec <HAL_RCC_ClockConfig+0x2a8>
						return HAL_TIMEOUT;
 800a4e8:	2303      	movs	r3, #3
 800a4ea:	e035      	b.n	800a558 <HAL_RCC_ClockConfig+0x314>
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a4ec:	4b1c      	ldr	r3, [pc, #112]	; (800a560 <HAL_RCC_ClockConfig+0x31c>)
 800a4ee:	689b      	ldr	r3, [r3, #8]
 800a4f0:	f003 030c 	and.w	r3, r3, #12
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d1ee      	bne.n	800a4d6 <HAL_RCC_ClockConfig+0x292>
				}
			}
		}

		/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
		__HAL_FLASH_SET_LATENCY(FLatency);
 800a4f8:	4b1a      	ldr	r3, [pc, #104]	; (800a564 <HAL_RCC_ClockConfig+0x320>)
 800a4fa:	683a      	ldr	r2, [r7, #0]
 800a4fc:	b2d2      	uxtb	r2, r2
 800a4fe:	701a      	strb	r2, [r3, #0]

		/* Check that the new number of wait states is taken into account to access the Flash
		 memory by reading the FLASH_ACR register */
		if ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency) {
 800a500:	4b18      	ldr	r3, [pc, #96]	; (800a564 <HAL_RCC_ClockConfig+0x320>)
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	f003 030f 	and.w	r3, r3, #15
 800a508:	683a      	ldr	r2, [r7, #0]
 800a50a:	429a      	cmp	r2, r3
 800a50c:	d001      	beq.n	800a512 <HAL_RCC_ClockConfig+0x2ce>
			return HAL_ERROR;
 800a50e:	2301      	movs	r3, #1
 800a510:	e022      	b.n	800a558 <HAL_RCC_ClockConfig+0x314>
		}
	}

	/*-------------------------- PCLK1 Configuration ---------------------------*/
	if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1)
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	f003 0304 	and.w	r3, r3, #4
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d008      	beq.n	800a530 <HAL_RCC_ClockConfig+0x2ec>
			== RCC_CLOCKTYPE_PCLK1) {
		assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
		MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1,
 800a51e:	4b10      	ldr	r3, [pc, #64]	; (800a560 <HAL_RCC_ClockConfig+0x31c>)
 800a520:	689b      	ldr	r3, [r3, #8]
 800a522:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	68db      	ldr	r3, [r3, #12]
 800a52a:	490d      	ldr	r1, [pc, #52]	; (800a560 <HAL_RCC_ClockConfig+0x31c>)
 800a52c:	4313      	orrs	r3, r2
 800a52e:	608b      	str	r3, [r1, #8]
				RCC_ClkInitStruct->APB1CLKDivider);
	}

	/*-------------------------- PCLK2 Configuration ---------------------------*/
	if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2)
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	f003 0308 	and.w	r3, r3, #8
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d009      	beq.n	800a550 <HAL_RCC_ClockConfig+0x30c>
			== RCC_CLOCKTYPE_PCLK2) {
		assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
		MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2,
 800a53c:	4b08      	ldr	r3, [pc, #32]	; (800a560 <HAL_RCC_ClockConfig+0x31c>)
 800a53e:	689b      	ldr	r3, [r3, #8]
 800a540:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	691b      	ldr	r3, [r3, #16]
 800a548:	00db      	lsls	r3, r3, #3
 800a54a:	4905      	ldr	r1, [pc, #20]	; (800a560 <HAL_RCC_ClockConfig+0x31c>)
 800a54c:	4313      	orrs	r3, r2
 800a54e:	608b      	str	r3, [r1, #8]
				((RCC_ClkInitStruct->APB2CLKDivider) << 3));
	}

	/* Configure the source of time base considering new system clocks settings*/
	HAL_InitTick(TICK_INT_PRIORITY);
 800a550:	200f      	movs	r0, #15
 800a552:	f7fa f919 	bl	8004788 <HAL_InitTick>

	return HAL_OK;
 800a556:	2300      	movs	r3, #0
}
 800a558:	4618      	mov	r0, r3
 800a55a:	3710      	adds	r7, #16
 800a55c:	46bd      	mov	sp, r7
 800a55e:	bd80      	pop	{r7, pc}
 800a560:	40023800 	.word	0x40023800
 800a564:	40023c00 	.word	0x40023c00

0800a568 <HAL_RCC_GetSysClockFreq>:
 *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
 *         
 *               
 * @retval SYSCLK frequency
 */
__weak uint32_t HAL_RCC_GetSysClockFreq(void) {
 800a568:	b480      	push	{r7}
 800a56a:	b091      	sub	sp, #68	; 0x44
 800a56c:	af00      	add	r7, sp, #0
	uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800a56e:	2300      	movs	r3, #0
 800a570:	637b      	str	r3, [r7, #52]	; 0x34
 800a572:	2300      	movs	r3, #0
 800a574:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a576:	2300      	movs	r3, #0
 800a578:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t sysclockfreq = 0;
 800a57a:	2300      	movs	r3, #0
 800a57c:	63bb      	str	r3, [r7, #56]	; 0x38

	/* Get SYSCLK source -------------------------------------------------------*/
	switch (RCC->CFGR & RCC_CFGR_SWS) {
 800a57e:	4b3e      	ldr	r3, [pc, #248]	; (800a678 <HAL_RCC_GetSysClockFreq+0x110>)
 800a580:	689b      	ldr	r3, [r3, #8]
 800a582:	f003 030c 	and.w	r3, r3, #12
 800a586:	2b08      	cmp	r3, #8
 800a588:	d00c      	beq.n	800a5a4 <HAL_RCC_GetSysClockFreq+0x3c>
 800a58a:	2b08      	cmp	r3, #8
 800a58c:	d86b      	bhi.n	800a666 <HAL_RCC_GetSysClockFreq+0xfe>
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d002      	beq.n	800a598 <HAL_RCC_GetSysClockFreq+0x30>
 800a592:	2b04      	cmp	r3, #4
 800a594:	d003      	beq.n	800a59e <HAL_RCC_GetSysClockFreq+0x36>
 800a596:	e066      	b.n	800a666 <HAL_RCC_GetSysClockFreq+0xfe>
	case RCC_CFGR_SWS_HSI: /* HSI used as system clock source */
	{
		sysclockfreq = HSI_VALUE;
 800a598:	4b38      	ldr	r3, [pc, #224]	; (800a67c <HAL_RCC_GetSysClockFreq+0x114>)
 800a59a:	63bb      	str	r3, [r7, #56]	; 0x38
		break;
 800a59c:	e066      	b.n	800a66c <HAL_RCC_GetSysClockFreq+0x104>
	}
	case RCC_CFGR_SWS_HSE: /* HSE used as system clock  source */
	{
		sysclockfreq = HSE_VALUE;
 800a59e:	4b38      	ldr	r3, [pc, #224]	; (800a680 <HAL_RCC_GetSysClockFreq+0x118>)
 800a5a0:	63bb      	str	r3, [r7, #56]	; 0x38
		break;
 800a5a2:	e063      	b.n	800a66c <HAL_RCC_GetSysClockFreq+0x104>
	}
	case RCC_CFGR_SWS_PLL: /* PLL used as system clock  source */
	{
		/* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
		 SYSCLK = PLL_VCO / PLLP */
		pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a5a4:	4b34      	ldr	r3, [pc, #208]	; (800a678 <HAL_RCC_GetSysClockFreq+0x110>)
 800a5a6:	685b      	ldr	r3, [r3, #4]
 800a5a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a5ac:	637b      	str	r3, [r7, #52]	; 0x34
		if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI) {
 800a5ae:	4b32      	ldr	r3, [pc, #200]	; (800a678 <HAL_RCC_GetSysClockFreq+0x110>)
 800a5b0:	685b      	ldr	r3, [r3, #4]
 800a5b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d01c      	beq.n	800a5f4 <HAL_RCC_GetSysClockFreq+0x8c>
			/* HSE used as PLL clock source */
			pllvco = ((HSE_VALUE / pllm)
 800a5ba:	4a31      	ldr	r2, [pc, #196]	; (800a680 <HAL_RCC_GetSysClockFreq+0x118>)
 800a5bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a5be:	fbb2 f2f3 	udiv	r2, r2, r3
					* ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN)
 800a5c2:	4b2d      	ldr	r3, [pc, #180]	; (800a678 <HAL_RCC_GetSysClockFreq+0x110>)
 800a5c4:	6859      	ldr	r1, [r3, #4]
 800a5c6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800a5ca:	400b      	ands	r3, r1
 800a5cc:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 800a5d0:	6279      	str	r1, [r7, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a5d2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a5d4:	fa91 f1a1 	rbit	r1, r1
 800a5d8:	6239      	str	r1, [r7, #32]
   return(result);
 800a5da:	6a39      	ldr	r1, [r7, #32]
 800a5dc:	62f9      	str	r1, [r7, #44]	; 0x2c
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800a5de:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a5e0:	fab1 f181 	clz	r1, r1
 800a5e4:	62b9      	str	r1, [r7, #40]	; 0x28
   return ((uint8_t) result);    /* Add explicit type cast here */
 800a5e6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a5e8:	b2c9      	uxtb	r1, r1
							>> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 800a5ea:	40cb      	lsrs	r3, r1
			pllvco = ((HSE_VALUE / pllm)
 800a5ec:	fb02 f303 	mul.w	r3, r2, r3
 800a5f0:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a5f2:	e01b      	b.n	800a62c <HAL_RCC_GetSysClockFreq+0xc4>
		} else {
			/* HSI used as PLL clock source */
			pllvco = ((HSI_VALUE / pllm)
 800a5f4:	4a21      	ldr	r2, [pc, #132]	; (800a67c <HAL_RCC_GetSysClockFreq+0x114>)
 800a5f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a5f8:	fbb2 f2f3 	udiv	r2, r2, r3
					* ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN)
 800a5fc:	4b1e      	ldr	r3, [pc, #120]	; (800a678 <HAL_RCC_GetSysClockFreq+0x110>)
 800a5fe:	6859      	ldr	r1, [r3, #4]
 800a600:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800a604:	400b      	ands	r3, r1
 800a606:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 800a60a:	6179      	str	r1, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a60c:	6979      	ldr	r1, [r7, #20]
 800a60e:	fa91 f1a1 	rbit	r1, r1
 800a612:	6139      	str	r1, [r7, #16]
   return(result);
 800a614:	6939      	ldr	r1, [r7, #16]
 800a616:	61f9      	str	r1, [r7, #28]
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800a618:	69f9      	ldr	r1, [r7, #28]
 800a61a:	fab1 f181 	clz	r1, r1
 800a61e:	61b9      	str	r1, [r7, #24]
   return ((uint8_t) result);    /* Add explicit type cast here */
 800a620:	69b9      	ldr	r1, [r7, #24]
 800a622:	b2c9      	uxtb	r1, r1
							>> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 800a624:	40cb      	lsrs	r3, r1
			pllvco = ((HSI_VALUE / pllm)
 800a626:	fb02 f303 	mul.w	r3, r2, r3
 800a62a:	63fb      	str	r3, [r7, #60]	; 0x3c
		}
		pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP)
 800a62c:	4b12      	ldr	r3, [pc, #72]	; (800a678 <HAL_RCC_GetSysClockFreq+0x110>)
 800a62e:	685b      	ldr	r3, [r3, #4]
 800a630:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800a634:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800a638:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a63a:	687a      	ldr	r2, [r7, #4]
 800a63c:	fa92 f2a2 	rbit	r2, r2
 800a640:	603a      	str	r2, [r7, #0]
   return(result);
 800a642:	683a      	ldr	r2, [r7, #0]
 800a644:	60fa      	str	r2, [r7, #12]
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800a646:	68fa      	ldr	r2, [r7, #12]
 800a648:	fab2 f282 	clz	r2, r2
 800a64c:	60ba      	str	r2, [r7, #8]
   return ((uint8_t) result);    /* Add explicit type cast here */
 800a64e:	68ba      	ldr	r2, [r7, #8]
 800a650:	b2d2      	uxtb	r2, r2
				>> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1) * 2);
 800a652:	40d3      	lsrs	r3, r2
 800a654:	3301      	adds	r3, #1
		pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP)
 800a656:	005b      	lsls	r3, r3, #1
 800a658:	633b      	str	r3, [r7, #48]	; 0x30

		sysclockfreq = pllvco / pllp;
 800a65a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a65c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a65e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a662:	63bb      	str	r3, [r7, #56]	; 0x38
		break;
 800a664:	e002      	b.n	800a66c <HAL_RCC_GetSysClockFreq+0x104>
	}
	default: {
		sysclockfreq = HSI_VALUE;
 800a666:	4b05      	ldr	r3, [pc, #20]	; (800a67c <HAL_RCC_GetSysClockFreq+0x114>)
 800a668:	63bb      	str	r3, [r7, #56]	; 0x38
		break;
 800a66a:	bf00      	nop
	}
	}
	return sysclockfreq;
 800a66c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800a66e:	4618      	mov	r0, r3
 800a670:	3744      	adds	r7, #68	; 0x44
 800a672:	46bd      	mov	sp, r7
 800a674:	bc80      	pop	{r7}
 800a676:	4770      	bx	lr
 800a678:	40023800 	.word	0x40023800
 800a67c:	00f42400 	.word	0x00f42400
 800a680:	007a1200 	.word	0x007a1200

0800a684 <HAL_RCC_GetHCLKFreq>:
 * 
 * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
 *         and updated within this function
 * @retval HCLK frequency
 */
uint32_t HAL_RCC_GetHCLKFreq(void) {
 800a684:	b580      	push	{r7, lr}
 800a686:	b084      	sub	sp, #16
 800a688:	af00      	add	r7, sp, #0
	SystemCoreClock = HAL_RCC_GetSysClockFreq()
 800a68a:	f7ff ff6d 	bl	800a568 <HAL_RCC_GetSysClockFreq>
 800a68e:	4601      	mov	r1, r0
			>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)
 800a690:	4b0f      	ldr	r3, [pc, #60]	; (800a6d0 <HAL_RCC_GetHCLKFreq+0x4c>)
 800a692:	689b      	ldr	r3, [r3, #8]
 800a694:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a698:	22f0      	movs	r2, #240	; 0xf0
 800a69a:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a69c:	687a      	ldr	r2, [r7, #4]
 800a69e:	fa92 f2a2 	rbit	r2, r2
 800a6a2:	603a      	str	r2, [r7, #0]
   return(result);
 800a6a4:	683a      	ldr	r2, [r7, #0]
 800a6a6:	60fa      	str	r2, [r7, #12]
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800a6a8:	68fa      	ldr	r2, [r7, #12]
 800a6aa:	fab2 f282 	clz	r2, r2
 800a6ae:	60ba      	str	r2, [r7, #8]
   return ((uint8_t) result);    /* Add explicit type cast here */
 800a6b0:	68ba      	ldr	r2, [r7, #8]
 800a6b2:	b2d2      	uxtb	r2, r2
					>> POSITION_VAL(RCC_CFGR_HPRE)];
 800a6b4:	40d3      	lsrs	r3, r2
			>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)
 800a6b6:	4a07      	ldr	r2, [pc, #28]	; (800a6d4 <HAL_RCC_GetHCLKFreq+0x50>)
 800a6b8:	5cd3      	ldrb	r3, [r2, r3]
 800a6ba:	fa21 f303 	lsr.w	r3, r1, r3
	SystemCoreClock = HAL_RCC_GetSysClockFreq()
 800a6be:	4a06      	ldr	r2, [pc, #24]	; (800a6d8 <HAL_RCC_GetHCLKFreq+0x54>)
 800a6c0:	6013      	str	r3, [r2, #0]
	return SystemCoreClock;
 800a6c2:	4b05      	ldr	r3, [pc, #20]	; (800a6d8 <HAL_RCC_GetHCLKFreq+0x54>)
 800a6c4:	681b      	ldr	r3, [r3, #0]
}
 800a6c6:	4618      	mov	r0, r3
 800a6c8:	3710      	adds	r7, #16
 800a6ca:	46bd      	mov	sp, r7
 800a6cc:	bd80      	pop	{r7, pc}
 800a6ce:	bf00      	nop
 800a6d0:	40023800 	.word	0x40023800
 800a6d4:	080104dc 	.word	0x080104dc
 800a6d8:	200000b8 	.word	0x200000b8

0800a6dc <HAL_RCC_GetPCLK1Freq>:
 * @brief  Returns the PCLK1 frequency     
 * @note   Each time PCLK1 changes, this function must be called to update the
 *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
 * @retval PCLK1 frequency
 */
uint32_t HAL_RCC_GetPCLK1Freq(void) {
 800a6dc:	b580      	push	{r7, lr}
 800a6de:	b084      	sub	sp, #16
 800a6e0:	af00      	add	r7, sp, #0
	/* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
	return (HAL_RCC_GetHCLKFreq()
 800a6e2:	f7ff ffcf 	bl	800a684 <HAL_RCC_GetHCLKFreq>
 800a6e6:	4601      	mov	r1, r0
			>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)
 800a6e8:	4b0d      	ldr	r3, [pc, #52]	; (800a720 <HAL_RCC_GetPCLK1Freq+0x44>)
 800a6ea:	689b      	ldr	r3, [r3, #8]
 800a6ec:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 800a6f0:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 800a6f4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a6f6:	687a      	ldr	r2, [r7, #4]
 800a6f8:	fa92 f2a2 	rbit	r2, r2
 800a6fc:	603a      	str	r2, [r7, #0]
   return(result);
 800a6fe:	683a      	ldr	r2, [r7, #0]
 800a700:	60fa      	str	r2, [r7, #12]
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800a702:	68fa      	ldr	r2, [r7, #12]
 800a704:	fab2 f282 	clz	r2, r2
 800a708:	60ba      	str	r2, [r7, #8]
   return ((uint8_t) result);    /* Add explicit type cast here */
 800a70a:	68ba      	ldr	r2, [r7, #8]
 800a70c:	b2d2      	uxtb	r2, r2
					>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 800a70e:	40d3      	lsrs	r3, r2
			>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)
 800a710:	4a04      	ldr	r2, [pc, #16]	; (800a724 <HAL_RCC_GetPCLK1Freq+0x48>)
 800a712:	5cd3      	ldrb	r3, [r2, r3]
 800a714:	fa21 f303 	lsr.w	r3, r1, r3
}
 800a718:	4618      	mov	r0, r3
 800a71a:	3710      	adds	r7, #16
 800a71c:	46bd      	mov	sp, r7
 800a71e:	bd80      	pop	{r7, pc}
 800a720:	40023800 	.word	0x40023800
 800a724:	080104dc 	.word	0x080104dc

0800a728 <HAL_RCC_GetPCLK2Freq>:
 * @brief  Returns the PCLK2 frequency     
 * @note   Each time PCLK2 changes, this function must be called to update the
 *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
 * @retval PCLK2 frequency
 */
uint32_t HAL_RCC_GetPCLK2Freq(void) {
 800a728:	b580      	push	{r7, lr}
 800a72a:	b084      	sub	sp, #16
 800a72c:	af00      	add	r7, sp, #0
	/* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
	return (HAL_RCC_GetHCLKFreq()
 800a72e:	f7ff ffa9 	bl	800a684 <HAL_RCC_GetHCLKFreq>
 800a732:	4601      	mov	r1, r0
			>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)
 800a734:	4b0d      	ldr	r3, [pc, #52]	; (800a76c <HAL_RCC_GetPCLK2Freq+0x44>)
 800a736:	689b      	ldr	r3, [r3, #8]
 800a738:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800a73c:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 800a740:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a742:	687a      	ldr	r2, [r7, #4]
 800a744:	fa92 f2a2 	rbit	r2, r2
 800a748:	603a      	str	r2, [r7, #0]
   return(result);
 800a74a:	683a      	ldr	r2, [r7, #0]
 800a74c:	60fa      	str	r2, [r7, #12]
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800a74e:	68fa      	ldr	r2, [r7, #12]
 800a750:	fab2 f282 	clz	r2, r2
 800a754:	60ba      	str	r2, [r7, #8]
   return ((uint8_t) result);    /* Add explicit type cast here */
 800a756:	68ba      	ldr	r2, [r7, #8]
 800a758:	b2d2      	uxtb	r2, r2
					>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 800a75a:	40d3      	lsrs	r3, r2
			>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)
 800a75c:	4a04      	ldr	r2, [pc, #16]	; (800a770 <HAL_RCC_GetPCLK2Freq+0x48>)
 800a75e:	5cd3      	ldrb	r3, [r2, r3]
 800a760:	fa21 f303 	lsr.w	r3, r1, r3
}
 800a764:	4618      	mov	r0, r3
 800a766:	3710      	adds	r7, #16
 800a768:	46bd      	mov	sp, r7
 800a76a:	bd80      	pop	{r7, pc}
 800a76c:	40023800 	.word	0x40023800
 800a770:	080104dc 	.word	0x080104dc

0800a774 <HAL_SPI_Init>:
 *         in the SPI_InitTypeDef and create the associated handle.
 * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
 *                the configuration information for SPI module.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi) {
 800a774:	b580      	push	{r7, lr}
 800a776:	b082      	sub	sp, #8
 800a778:	af00      	add	r7, sp, #0
 800a77a:	6078      	str	r0, [r7, #4]
	/* Check the SPI handle allocation */
	if (hspi == NULL) {
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d101      	bne.n	800a786 <HAL_SPI_Init+0x12>
		return HAL_ERROR;
 800a782:	2301      	movs	r3, #1
 800a784:	e058      	b.n	800a838 <HAL_SPI_Init+0xc4>
	assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
	assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
	assert_param(IS_SPI_CRC_CALCULATION(hspi->Init.CRCCalculation));
	assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));

	if (hspi->State == HAL_SPI_STATE_RESET) {
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a78c:	b2db      	uxtb	r3, r3
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d106      	bne.n	800a7a0 <HAL_SPI_Init+0x2c>
		/* Allocate lock resource and initialize it */
		hspi->Lock = HAL_UNLOCKED;
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	2200      	movs	r2, #0
 800a796:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		/* Init the low level hardware : GPIO, CLOCK, NVIC... */
		HAL_SPI_MspInit(hspi);
 800a79a:	6878      	ldr	r0, [r7, #4]
 800a79c:	f000 f874 	bl	800a888 <HAL_SPI_MspInit>
	}

	hspi->State = HAL_SPI_STATE_BUSY;
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	2202      	movs	r2, #2
 800a7a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

	/* Disable the selected SPI peripheral */
	__HAL_SPI_DISABLE(hspi);
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	681a      	ldr	r2, [r3, #0]
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a7b6:	601a      	str	r2, [r3, #0]

	/*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
	/* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
	 Communication speed, First bit and CRC calculation state */
	hspi->Instance->CR1 = (hspi->Init.Mode | hspi->Init.Direction
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	685a      	ldr	r2, [r3, #4]
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	689b      	ldr	r3, [r3, #8]
 800a7c0:	431a      	orrs	r2, r3
			| hspi->Init.DataSize | hspi->Init.CLKPolarity | hspi->Init.CLKPhase
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	68db      	ldr	r3, [r3, #12]
 800a7c6:	431a      	orrs	r2, r3
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	691b      	ldr	r3, [r3, #16]
 800a7cc:	431a      	orrs	r2, r3
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	695b      	ldr	r3, [r3, #20]
 800a7d2:	431a      	orrs	r2, r3
			| (hspi->Init.NSS & SPI_CR1_SSM) | hspi->Init.BaudRatePrescaler
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	699b      	ldr	r3, [r3, #24]
 800a7d8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a7dc:	431a      	orrs	r2, r3
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	69db      	ldr	r3, [r3, #28]
 800a7e2:	431a      	orrs	r2, r3
			| hspi->Init.FirstBit | hspi->Init.CRCCalculation);
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	6a1b      	ldr	r3, [r3, #32]
 800a7e8:	ea42 0103 	orr.w	r1, r2, r3
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	hspi->Instance->CR1 = (hspi->Init.Mode | hspi->Init.Direction
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	681b      	ldr	r3, [r3, #0]
			| hspi->Init.FirstBit | hspi->Init.CRCCalculation);
 800a7f4:	430a      	orrs	r2, r1
	hspi->Instance->CR1 = (hspi->Init.Mode | hspi->Init.Direction
 800a7f6:	601a      	str	r2, [r3, #0]

	/* Configure : NSS management */
	hspi->Instance->CR2 = (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE)
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	699b      	ldr	r3, [r3, #24]
 800a7fc:	0c1b      	lsrs	r3, r3, #16
 800a7fe:	f003 0104 	and.w	r1, r3, #4
			| hspi->Init.TIMode);
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	hspi->Instance->CR2 = (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE)
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	681b      	ldr	r3, [r3, #0]
			| hspi->Init.TIMode);
 800a80a:	430a      	orrs	r2, r1
	hspi->Instance->CR2 = (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE)
 800a80c:	605a      	str	r2, [r3, #4]

	/*---------------------------- SPIx CRCPOLY Configuration ------------------*/
	/* Configure : CRC Polynomial */
	hspi->Instance->CRCPR = hspi->Init.CRCPolynomial;
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	687a      	ldr	r2, [r7, #4]
 800a814:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800a816:	611a      	str	r2, [r3, #16]

	/* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
	hspi->Instance->I2SCFGR &= (uint32_t) (~SPI_I2SCFGR_I2SMOD);
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	69da      	ldr	r2, [r3, #28]
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a826:	61da      	str	r2, [r3, #28]

	hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	2200      	movs	r2, #0
 800a82c:	655a      	str	r2, [r3, #84]	; 0x54
	hspi->State = HAL_SPI_STATE_READY;
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	2201      	movs	r2, #1
 800a832:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

	return HAL_OK;
 800a836:	2300      	movs	r3, #0
}
 800a838:	4618      	mov	r0, r3
 800a83a:	3708      	adds	r7, #8
 800a83c:	46bd      	mov	sp, r7
 800a83e:	bd80      	pop	{r7, pc}

0800a840 <HAL_SPI_DeInit>:
 * @brief  DeInitializes the SPI peripheral 
 * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
 *                the configuration information for SPI module.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi) {
 800a840:	b580      	push	{r7, lr}
 800a842:	b082      	sub	sp, #8
 800a844:	af00      	add	r7, sp, #0
 800a846:	6078      	str	r0, [r7, #4]
	/* Check the SPI handle allocation */
	if (hspi == NULL) {
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	d101      	bne.n	800a852 <HAL_SPI_DeInit+0x12>
		return HAL_ERROR;
 800a84e:	2301      	movs	r3, #1
 800a850:	e016      	b.n	800a880 <HAL_SPI_DeInit+0x40>
	}

	/* Disable the SPI Peripheral Clock */
	__HAL_SPI_DISABLE(hspi);
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	681a      	ldr	r2, [r3, #0]
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a860:	601a      	str	r2, [r3, #0]

	/* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
	HAL_SPI_MspDeInit(hspi);
 800a862:	6878      	ldr	r0, [r7, #4]
 800a864:	f000 f819 	bl	800a89a <HAL_SPI_MspDeInit>

	hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	2200      	movs	r2, #0
 800a86c:	655a      	str	r2, [r3, #84]	; 0x54
	hspi->State = HAL_SPI_STATE_RESET;
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	2200      	movs	r2, #0
 800a872:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

	/* Release Lock */
	__HAL_UNLOCK(hspi);
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	2200      	movs	r2, #0
 800a87a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

	return HAL_OK;
 800a87e:	2300      	movs	r3, #0
}
 800a880:	4618      	mov	r0, r3
 800a882:	3708      	adds	r7, #8
 800a884:	46bd      	mov	sp, r7
 800a886:	bd80      	pop	{r7, pc}

0800a888 <HAL_SPI_MspInit>:
 * @brief SPI MSP Init
 * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
 *                the configuration information for SPI module.
 * @retval None
 */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi) {
 800a888:	b480      	push	{r7}
 800a88a:	b083      	sub	sp, #12
 800a88c:	af00      	add	r7, sp, #0
 800a88e:	6078      	str	r0, [r7, #4]
	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_SPI_MspInit could be implemented in the user file
	 */
}
 800a890:	bf00      	nop
 800a892:	370c      	adds	r7, #12
 800a894:	46bd      	mov	sp, r7
 800a896:	bc80      	pop	{r7}
 800a898:	4770      	bx	lr

0800a89a <HAL_SPI_MspDeInit>:
 * @brief SPI MSP DeInit
 * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
 *                the configuration information for SPI module.
 * @retval None
 */
__weak void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi) {
 800a89a:	b480      	push	{r7}
 800a89c:	b083      	sub	sp, #12
 800a89e:	af00      	add	r7, sp, #0
 800a8a0:	6078      	str	r0, [r7, #4]
	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_SPI_MspDeInit could be implemented in the user file
	 */
}
 800a8a2:	bf00      	nop
 800a8a4:	370c      	adds	r7, #12
 800a8a6:	46bd      	mov	sp, r7
 800a8a8:	bc80      	pop	{r7}
 800a8aa:	4770      	bx	lr

0800a8ac <HAL_SPI_TransmitReceive>:
 * @param  Size: amount of data to be sent
 * @param  Timeout: Timeout duration
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi,
		uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout) {
 800a8ac:	b580      	push	{r7, lr}
 800a8ae:	b088      	sub	sp, #32
 800a8b0:	af00      	add	r7, sp, #0
 800a8b2:	60f8      	str	r0, [r7, #12]
 800a8b4:	60b9      	str	r1, [r7, #8]
 800a8b6:	607a      	str	r2, [r7, #4]
 800a8b8:	807b      	strh	r3, [r7, #2]
	__IO uint16_t tmpreg;
	uint32_t tmpstate = 0, tmp = 0;
 800a8ba:	2300      	movs	r3, #0
 800a8bc:	61fb      	str	r3, [r7, #28]
 800a8be:	2300      	movs	r3, #0
 800a8c0:	61bb      	str	r3, [r7, #24]

	tmpstate = hspi->State;
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a8c8:	b2db      	uxtb	r3, r3
 800a8ca:	61fb      	str	r3, [r7, #28]
	if ((tmpstate == HAL_SPI_STATE_READY)
 800a8cc:	69fb      	ldr	r3, [r7, #28]
 800a8ce:	2b01      	cmp	r3, #1
 800a8d0:	d003      	beq.n	800a8da <HAL_SPI_TransmitReceive+0x2e>
			|| (tmpstate == HAL_SPI_STATE_BUSY_RX)) {
 800a8d2:	69fb      	ldr	r3, [r7, #28]
 800a8d4:	2b22      	cmp	r3, #34	; 0x22
 800a8d6:	f040 823d 	bne.w	800ad54 <HAL_SPI_TransmitReceive+0x4a8>
		if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0)) {
 800a8da:	68bb      	ldr	r3, [r7, #8]
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d005      	beq.n	800a8ec <HAL_SPI_TransmitReceive+0x40>
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d002      	beq.n	800a8ec <HAL_SPI_TransmitReceive+0x40>
 800a8e6:	887b      	ldrh	r3, [r7, #2]
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d101      	bne.n	800a8f0 <HAL_SPI_TransmitReceive+0x44>
			return HAL_ERROR;
 800a8ec:	2301      	movs	r3, #1
 800a8ee:	e232      	b.n	800ad56 <HAL_SPI_TransmitReceive+0x4aa>

		/* Check the parameters */
		assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

		/* Process Locked */
		__HAL_LOCK(hspi);
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a8f6:	2b01      	cmp	r3, #1
 800a8f8:	d101      	bne.n	800a8fe <HAL_SPI_TransmitReceive+0x52>
 800a8fa:	2302      	movs	r3, #2
 800a8fc:	e22b      	b.n	800ad56 <HAL_SPI_TransmitReceive+0x4aa>
 800a8fe:	68fb      	ldr	r3, [r7, #12]
 800a900:	2201      	movs	r2, #1
 800a902:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

		/* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
		if (hspi->State == HAL_SPI_STATE_READY) {
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a90c:	b2db      	uxtb	r3, r3
 800a90e:	2b01      	cmp	r3, #1
 800a910:	d103      	bne.n	800a91a <HAL_SPI_TransmitReceive+0x6e>
			hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	2232      	movs	r2, #50	; 0x32
 800a916:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
		}

		/* Configure communication */
		hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	2200      	movs	r2, #0
 800a91e:	655a      	str	r2, [r3, #84]	; 0x54

		hspi->pRxBuffPtr = pRxData;
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	687a      	ldr	r2, [r7, #4]
 800a924:	639a      	str	r2, [r3, #56]	; 0x38
		hspi->RxXferSize = Size;
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	887a      	ldrh	r2, [r7, #2]
 800a92a:	879a      	strh	r2, [r3, #60]	; 0x3c
		hspi->RxXferCount = Size;
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	887a      	ldrh	r2, [r7, #2]
 800a930:	87da      	strh	r2, [r3, #62]	; 0x3e

		hspi->pTxBuffPtr = pTxData;
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	68ba      	ldr	r2, [r7, #8]
 800a936:	631a      	str	r2, [r3, #48]	; 0x30
		hspi->TxXferSize = Size;
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	887a      	ldrh	r2, [r7, #2]
 800a93c:	869a      	strh	r2, [r3, #52]	; 0x34
		hspi->TxXferCount = Size;
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	887a      	ldrh	r2, [r7, #2]
 800a942:	86da      	strh	r2, [r3, #54]	; 0x36

		/*Init field not used in handle to zero */
		hspi->RxISR = 0;
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	2200      	movs	r2, #0
 800a948:	649a      	str	r2, [r3, #72]	; 0x48
		hspi->TxISR = 0;
 800a94a:	68fb      	ldr	r3, [r7, #12]
 800a94c:	2200      	movs	r2, #0
 800a94e:	64da      	str	r2, [r3, #76]	; 0x4c

		/* Reset CRC Calculation */
		if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a954:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a958:	d10f      	bne.n	800a97a <HAL_SPI_TransmitReceive+0xce>
			SPI_RESET_CRC(hspi);
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	681a      	ldr	r2, [r3, #0]
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a968:	601a      	str	r2, [r3, #0]
 800a96a:	68fb      	ldr	r3, [r7, #12]
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	681a      	ldr	r2, [r3, #0]
 800a970:	68fb      	ldr	r3, [r7, #12]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a978:	601a      	str	r2, [r3, #0]
		}

		/* Check if the SPI is already enabled */
		if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE) {
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a984:	2b40      	cmp	r3, #64	; 0x40
 800a986:	d007      	beq.n	800a998 <HAL_SPI_TransmitReceive+0xec>
			/* Enable SPI peripheral */
			__HAL_SPI_ENABLE(hspi);
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	681a      	ldr	r2, [r3, #0]
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a996:	601a      	str	r2, [r3, #0]
		}

		/* Transmit and Receive data in 16 Bit mode */
		if (hspi->Init.DataSize == SPI_DATASIZE_16BIT) {
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	68db      	ldr	r3, [r3, #12]
 800a99c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a9a0:	f040 80be 	bne.w	800ab20 <HAL_SPI_TransmitReceive+0x274>
			if ((hspi->Init.Mode == SPI_MODE_SLAVE)
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	685b      	ldr	r3, [r3, #4]
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d008      	beq.n	800a9be <HAL_SPI_TransmitReceive+0x112>
					|| ((hspi->Init.Mode == SPI_MODE_MASTER)
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	685b      	ldr	r3, [r3, #4]
 800a9b0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a9b4:	d114      	bne.n	800a9e0 <HAL_SPI_TransmitReceive+0x134>
							&& (hspi->TxXferCount == 0x01))) {
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a9ba:	2b01      	cmp	r3, #1
 800a9bc:	d110      	bne.n	800a9e0 <HAL_SPI_TransmitReceive+0x134>
				hspi->Instance->DR = *((uint16_t*) hspi->pTxBuffPtr);
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a9c2:	881a      	ldrh	r2, [r3, #0]
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	60da      	str	r2, [r3, #12]
				hspi->pTxBuffPtr += 2;
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a9ce:	1c9a      	adds	r2, r3, #2
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	631a      	str	r2, [r3, #48]	; 0x30
				hspi->TxXferCount--;
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a9d8:	3b01      	subs	r3, #1
 800a9da:	b29a      	uxth	r2, r3
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	86da      	strh	r2, [r3, #54]	; 0x36
			}
			if (hspi->TxXferCount == 0) {
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d174      	bne.n	800aad2 <HAL_SPI_TransmitReceive+0x226>
				/* Enable CRC Transmission */
				if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a9ec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a9f0:	d107      	bne.n	800aa02 <HAL_SPI_TransmitReceive+0x156>
					hspi->Instance->CR1 |= SPI_CR1_CRCNEXT;
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	681a      	ldr	r2, [r3, #0]
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800aa00:	601a      	str	r2, [r3, #0]
				}

				/* Wait until RXNE flag is set */
				if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET,
 800aa02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa04:	2200      	movs	r2, #0
 800aa06:	2101      	movs	r1, #1
 800aa08:	68f8      	ldr	r0, [r7, #12]
 800aa0a:	f000 f9b5 	bl	800ad78 <SPI_WaitOnFlagUntilTimeout>
 800aa0e:	4603      	mov	r3, r0
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d001      	beq.n	800aa18 <HAL_SPI_TransmitReceive+0x16c>
						Timeout) != HAL_OK) {
					return HAL_TIMEOUT;
 800aa14:	2303      	movs	r3, #3
 800aa16:	e19e      	b.n	800ad56 <HAL_SPI_TransmitReceive+0x4aa>
				}

				*((uint16_t*) hspi->pRxBuffPtr) = hspi->Instance->DR;
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	68da      	ldr	r2, [r3, #12]
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa22:	b292      	uxth	r2, r2
 800aa24:	801a      	strh	r2, [r3, #0]
				hspi->pRxBuffPtr += 2;
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa2a:	1c9a      	adds	r2, r3, #2
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	639a      	str	r2, [r3, #56]	; 0x38
				hspi->RxXferCount--;
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aa34:	3b01      	subs	r3, #1
 800aa36:	b29a      	uxth	r2, r3
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800aa3c:	e11f      	b.n	800ac7e <HAL_SPI_TransmitReceive+0x3d2>
			} else {
				while (hspi->TxXferCount > 0) {
					/* Wait until TXE flag is set to send data */
					if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_TXE, RESET,
 800aa3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa40:	2200      	movs	r2, #0
 800aa42:	2102      	movs	r1, #2
 800aa44:	68f8      	ldr	r0, [r7, #12]
 800aa46:	f000 f997 	bl	800ad78 <SPI_WaitOnFlagUntilTimeout>
 800aa4a:	4603      	mov	r3, r0
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d001      	beq.n	800aa54 <HAL_SPI_TransmitReceive+0x1a8>
							Timeout) != HAL_OK) {
						return HAL_TIMEOUT;
 800aa50:	2303      	movs	r3, #3
 800aa52:	e180      	b.n	800ad56 <HAL_SPI_TransmitReceive+0x4aa>
					}

					hspi->Instance->DR = *((uint16_t*) hspi->pTxBuffPtr);
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa58:	881a      	ldrh	r2, [r3, #0]
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	60da      	str	r2, [r3, #12]
					hspi->pTxBuffPtr += 2;
 800aa60:	68fb      	ldr	r3, [r7, #12]
 800aa62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa64:	1c9a      	adds	r2, r3, #2
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	631a      	str	r2, [r3, #48]	; 0x30
					hspi->TxXferCount--;
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800aa6e:	3b01      	subs	r3, #1
 800aa70:	b29a      	uxth	r2, r3
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	86da      	strh	r2, [r3, #54]	; 0x36

					/* Enable CRC Transmission */
					if ((hspi->TxXferCount == 0)
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d10c      	bne.n	800aa98 <HAL_SPI_TransmitReceive+0x1ec>
							&& (hspi->Init.CRCCalculation
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa82:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800aa86:	d107      	bne.n	800aa98 <HAL_SPI_TransmitReceive+0x1ec>
									== SPI_CRCCALCULATION_ENABLE)) {
						hspi->Instance->CR1 |= SPI_CR1_CRCNEXT;
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	681a      	ldr	r2, [r3, #0]
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800aa96:	601a      	str	r2, [r3, #0]
					}

					/* Wait until RXNE flag is set */
					if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET,
 800aa98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa9a:	2200      	movs	r2, #0
 800aa9c:	2101      	movs	r1, #1
 800aa9e:	68f8      	ldr	r0, [r7, #12]
 800aaa0:	f000 f96a 	bl	800ad78 <SPI_WaitOnFlagUntilTimeout>
 800aaa4:	4603      	mov	r3, r0
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d001      	beq.n	800aaae <HAL_SPI_TransmitReceive+0x202>
							Timeout) != HAL_OK) {
						return HAL_TIMEOUT;
 800aaaa:	2303      	movs	r3, #3
 800aaac:	e153      	b.n	800ad56 <HAL_SPI_TransmitReceive+0x4aa>
					}

					*((uint16_t*) hspi->pRxBuffPtr) = hspi->Instance->DR;
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	68da      	ldr	r2, [r3, #12]
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aab8:	b292      	uxth	r2, r2
 800aaba:	801a      	strh	r2, [r3, #0]
					hspi->pRxBuffPtr += 2;
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aac0:	1c9a      	adds	r2, r3, #2
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	639a      	str	r2, [r3, #56]	; 0x38
					hspi->RxXferCount--;
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aaca:	3b01      	subs	r3, #1
 800aacc:	b29a      	uxth	r2, r3
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	87da      	strh	r2, [r3, #62]	; 0x3e
				while (hspi->TxXferCount > 0) {
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d1b1      	bne.n	800aa3e <HAL_SPI_TransmitReceive+0x192>
				}
				/* Receive the last byte */
				if (hspi->Init.Mode == SPI_MODE_SLAVE) {
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	685b      	ldr	r3, [r3, #4]
 800aade:	2b00      	cmp	r3, #0
 800aae0:	f040 80cd 	bne.w	800ac7e <HAL_SPI_TransmitReceive+0x3d2>
					/* Wait until RXNE flag is set */
					if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET,
 800aae4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aae6:	2200      	movs	r2, #0
 800aae8:	2101      	movs	r1, #1
 800aaea:	68f8      	ldr	r0, [r7, #12]
 800aaec:	f000 f944 	bl	800ad78 <SPI_WaitOnFlagUntilTimeout>
 800aaf0:	4603      	mov	r3, r0
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	d001      	beq.n	800aafa <HAL_SPI_TransmitReceive+0x24e>
							Timeout) != HAL_OK) {
						return HAL_TIMEOUT;
 800aaf6:	2303      	movs	r3, #3
 800aaf8:	e12d      	b.n	800ad56 <HAL_SPI_TransmitReceive+0x4aa>
					}

					*((uint16_t*) hspi->pRxBuffPtr) = hspi->Instance->DR;
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	68da      	ldr	r2, [r3, #12]
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab04:	b292      	uxth	r2, r2
 800ab06:	801a      	strh	r2, [r3, #0]
					hspi->pRxBuffPtr += 2;
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab0c:	1c9a      	adds	r2, r3, #2
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	639a      	str	r2, [r3, #56]	; 0x38
					hspi->RxXferCount--;
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ab16:	3b01      	subs	r3, #1
 800ab18:	b29a      	uxth	r2, r3
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800ab1e:	e0ae      	b.n	800ac7e <HAL_SPI_TransmitReceive+0x3d2>
				}
			}
		}
		/* Transmit and Receive data in 8 Bit mode */
		else {
			if ((hspi->Init.Mode == SPI_MODE_SLAVE)
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	685b      	ldr	r3, [r3, #4]
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	d008      	beq.n	800ab3a <HAL_SPI_TransmitReceive+0x28e>
					|| ((hspi->Init.Mode == SPI_MODE_MASTER)
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	685b      	ldr	r3, [r3, #4]
 800ab2c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ab30:	d112      	bne.n	800ab58 <HAL_SPI_TransmitReceive+0x2ac>
							&& (hspi->TxXferCount == 0x01))) {
 800ab32:	68fb      	ldr	r3, [r7, #12]
 800ab34:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ab36:	2b01      	cmp	r3, #1
 800ab38:	d10e      	bne.n	800ab58 <HAL_SPI_TransmitReceive+0x2ac>
				hspi->Instance->DR = (*hspi->pTxBuffPtr++);
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab3e:	1c59      	adds	r1, r3, #1
 800ab40:	68fa      	ldr	r2, [r7, #12]
 800ab42:	6311      	str	r1, [r2, #48]	; 0x30
 800ab44:	781a      	ldrb	r2, [r3, #0]
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	60da      	str	r2, [r3, #12]
				hspi->TxXferCount--;
 800ab4c:	68fb      	ldr	r3, [r7, #12]
 800ab4e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ab50:	3b01      	subs	r3, #1
 800ab52:	b29a      	uxth	r2, r3
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	86da      	strh	r2, [r3, #54]	; 0x36
			}
			if (hspi->TxXferCount == 0) {
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	d16b      	bne.n	800ac38 <HAL_SPI_TransmitReceive+0x38c>
				/* Enable CRC Transmission */
				if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800ab60:	68fb      	ldr	r3, [r7, #12]
 800ab62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab64:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ab68:	d107      	bne.n	800ab7a <HAL_SPI_TransmitReceive+0x2ce>
					hspi->Instance->CR1 |= SPI_CR1_CRCNEXT;
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	681a      	ldr	r2, [r3, #0]
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	681b      	ldr	r3, [r3, #0]
 800ab74:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800ab78:	601a      	str	r2, [r3, #0]
				}

				/* Wait until RXNE flag is set */
				if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET,
 800ab7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab7c:	2200      	movs	r2, #0
 800ab7e:	2101      	movs	r1, #1
 800ab80:	68f8      	ldr	r0, [r7, #12]
 800ab82:	f000 f8f9 	bl	800ad78 <SPI_WaitOnFlagUntilTimeout>
 800ab86:	4603      	mov	r3, r0
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d001      	beq.n	800ab90 <HAL_SPI_TransmitReceive+0x2e4>
						Timeout) != HAL_OK) {
					return HAL_TIMEOUT;
 800ab8c:	2303      	movs	r3, #3
 800ab8e:	e0e2      	b.n	800ad56 <HAL_SPI_TransmitReceive+0x4aa>
				}

				(*hspi->pRxBuffPtr) = hspi->Instance->DR;
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	68da      	ldr	r2, [r3, #12]
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab9a:	b2d2      	uxtb	r2, r2
 800ab9c:	701a      	strb	r2, [r3, #0]
				hspi->RxXferCount--;
 800ab9e:	68fb      	ldr	r3, [r7, #12]
 800aba0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aba2:	3b01      	subs	r3, #1
 800aba4:	b29a      	uxth	r2, r3
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	87da      	strh	r2, [r3, #62]	; 0x3e
 800abaa:	e068      	b.n	800ac7e <HAL_SPI_TransmitReceive+0x3d2>
			} else {
				while (hspi->TxXferCount > 0) {
					/* Wait until TXE flag is set to send data */
					if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_TXE, RESET,
 800abac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abae:	2200      	movs	r2, #0
 800abb0:	2102      	movs	r1, #2
 800abb2:	68f8      	ldr	r0, [r7, #12]
 800abb4:	f000 f8e0 	bl	800ad78 <SPI_WaitOnFlagUntilTimeout>
 800abb8:	4603      	mov	r3, r0
 800abba:	2b00      	cmp	r3, #0
 800abbc:	d001      	beq.n	800abc2 <HAL_SPI_TransmitReceive+0x316>
							Timeout) != HAL_OK) {
						return HAL_TIMEOUT;
 800abbe:	2303      	movs	r3, #3
 800abc0:	e0c9      	b.n	800ad56 <HAL_SPI_TransmitReceive+0x4aa>
					}

					hspi->Instance->DR = (*hspi->pTxBuffPtr++);
 800abc2:	68fb      	ldr	r3, [r7, #12]
 800abc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800abc6:	1c59      	adds	r1, r3, #1
 800abc8:	68fa      	ldr	r2, [r7, #12]
 800abca:	6311      	str	r1, [r2, #48]	; 0x30
 800abcc:	781a      	ldrb	r2, [r3, #0]
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	60da      	str	r2, [r3, #12]
					hspi->TxXferCount--;
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800abd8:	3b01      	subs	r3, #1
 800abda:	b29a      	uxth	r2, r3
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	86da      	strh	r2, [r3, #54]	; 0x36

					/* Enable CRC Transmission */
					if ((hspi->TxXferCount == 0)
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	d10c      	bne.n	800ac02 <HAL_SPI_TransmitReceive+0x356>
							&& (hspi->Init.CRCCalculation
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800abec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800abf0:	d107      	bne.n	800ac02 <HAL_SPI_TransmitReceive+0x356>
									== SPI_CRCCALCULATION_ENABLE)) {
						hspi->Instance->CR1 |= SPI_CR1_CRCNEXT;
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	681a      	ldr	r2, [r3, #0]
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800ac00:	601a      	str	r2, [r3, #0]
					}

					/* Wait until RXNE flag is set */
					if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET,
 800ac02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac04:	2200      	movs	r2, #0
 800ac06:	2101      	movs	r1, #1
 800ac08:	68f8      	ldr	r0, [r7, #12]
 800ac0a:	f000 f8b5 	bl	800ad78 <SPI_WaitOnFlagUntilTimeout>
 800ac0e:	4603      	mov	r3, r0
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d001      	beq.n	800ac18 <HAL_SPI_TransmitReceive+0x36c>
							Timeout) != HAL_OK) {
						return HAL_TIMEOUT;
 800ac14:	2303      	movs	r3, #3
 800ac16:	e09e      	b.n	800ad56 <HAL_SPI_TransmitReceive+0x4aa>
					}

					(*hspi->pRxBuffPtr++) = hspi->Instance->DR;
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	68d8      	ldr	r0, [r3, #12]
 800ac1e:	68fb      	ldr	r3, [r7, #12]
 800ac20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac22:	1c59      	adds	r1, r3, #1
 800ac24:	68fa      	ldr	r2, [r7, #12]
 800ac26:	6391      	str	r1, [r2, #56]	; 0x38
 800ac28:	b2c2      	uxtb	r2, r0
 800ac2a:	701a      	strb	r2, [r3, #0]
					hspi->RxXferCount--;
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ac30:	3b01      	subs	r3, #1
 800ac32:	b29a      	uxth	r2, r3
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	87da      	strh	r2, [r3, #62]	; 0x3e
				while (hspi->TxXferCount > 0) {
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d1b5      	bne.n	800abac <HAL_SPI_TransmitReceive+0x300>
				}
				if (hspi->Init.Mode == SPI_MODE_SLAVE) {
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	685b      	ldr	r3, [r3, #4]
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d11a      	bne.n	800ac7e <HAL_SPI_TransmitReceive+0x3d2>
					/* Wait until RXNE flag is set */
					if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET,
 800ac48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac4a:	2200      	movs	r2, #0
 800ac4c:	2101      	movs	r1, #1
 800ac4e:	68f8      	ldr	r0, [r7, #12]
 800ac50:	f000 f892 	bl	800ad78 <SPI_WaitOnFlagUntilTimeout>
 800ac54:	4603      	mov	r3, r0
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d001      	beq.n	800ac5e <HAL_SPI_TransmitReceive+0x3b2>
							Timeout) != HAL_OK) {
						return HAL_TIMEOUT;
 800ac5a:	2303      	movs	r3, #3
 800ac5c:	e07b      	b.n	800ad56 <HAL_SPI_TransmitReceive+0x4aa>
					}

					(*hspi->pRxBuffPtr++) = hspi->Instance->DR;
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	68d8      	ldr	r0, [r3, #12]
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac68:	1c59      	adds	r1, r3, #1
 800ac6a:	68fa      	ldr	r2, [r7, #12]
 800ac6c:	6391      	str	r1, [r2, #56]	; 0x38
 800ac6e:	b2c2      	uxtb	r2, r0
 800ac70:	701a      	strb	r2, [r3, #0]
					hspi->RxXferCount--;
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ac76:	3b01      	subs	r3, #1
 800ac78:	b29a      	uxth	r2, r3
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	87da      	strh	r2, [r3, #62]	; 0x3e
				}
			}
		}

		/* Read CRC from DR to close CRC calculation process */
		if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac82:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ac86:	d116      	bne.n	800acb6 <HAL_SPI_TransmitReceive+0x40a>
			/* Wait until RXNE flag is set */
			if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout)
 800ac88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac8a:	2200      	movs	r2, #0
 800ac8c:	2101      	movs	r1, #1
 800ac8e:	68f8      	ldr	r0, [r7, #12]
 800ac90:	f000 f872 	bl	800ad78 <SPI_WaitOnFlagUntilTimeout>
 800ac94:	4603      	mov	r3, r0
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d007      	beq.n	800acaa <HAL_SPI_TransmitReceive+0x3fe>
					!= HAL_OK) {
				hspi->ErrorCode |= HAL_SPI_ERROR_CRC;
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ac9e:	f043 0202 	orr.w	r2, r3, #2
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	655a      	str	r2, [r3, #84]	; 0x54
				return HAL_TIMEOUT;
 800aca6:	2303      	movs	r3, #3
 800aca8:	e055      	b.n	800ad56 <HAL_SPI_TransmitReceive+0x4aa>
			}
			/* Read CRC */
			tmpreg = hspi->Instance->DR;
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	68db      	ldr	r3, [r3, #12]
 800acb0:	b29b      	uxth	r3, r3
 800acb2:	82fb      	strh	r3, [r7, #22]
			UNUSED(tmpreg);
 800acb4:	8afb      	ldrh	r3, [r7, #22]
		}

		/* Wait until Busy flag is reset before disabling SPI */
		if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_BSY, SET, Timeout)
 800acb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acb8:	2201      	movs	r2, #1
 800acba:	2180      	movs	r1, #128	; 0x80
 800acbc:	68f8      	ldr	r0, [r7, #12]
 800acbe:	f000 f85b 	bl	800ad78 <SPI_WaitOnFlagUntilTimeout>
 800acc2:	4603      	mov	r3, r0
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d007      	beq.n	800acd8 <HAL_SPI_TransmitReceive+0x42c>
				!= HAL_OK) {
			hspi->ErrorCode |= HAL_SPI_ERROR_FLAG;
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800accc:	f043 0210 	orr.w	r2, r3, #16
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	655a      	str	r2, [r3, #84]	; 0x54
			return HAL_TIMEOUT;
 800acd4:	2303      	movs	r3, #3
 800acd6:	e03e      	b.n	800ad56 <HAL_SPI_TransmitReceive+0x4aa>
		}

		hspi->State = HAL_SPI_STATE_READY;
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	2201      	movs	r2, #1
 800acdc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

		tmp = __HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR);
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	689b      	ldr	r3, [r3, #8]
 800ace6:	f003 0310 	and.w	r3, r3, #16
 800acea:	2b10      	cmp	r3, #16
 800acec:	bf0c      	ite	eq
 800acee:	2301      	moveq	r3, #1
 800acf0:	2300      	movne	r3, #0
 800acf2:	b2db      	uxtb	r3, r3
 800acf4:	61bb      	str	r3, [r7, #24]
		/* Check if CRC error occurred */
		if ((hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800acfa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800acfe:	d123      	bne.n	800ad48 <HAL_SPI_TransmitReceive+0x49c>
				&& (tmp != RESET)) {
 800ad00:	69bb      	ldr	r3, [r7, #24]
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	d020      	beq.n	800ad48 <HAL_SPI_TransmitReceive+0x49c>
			hspi->ErrorCode |= HAL_SPI_ERROR_CRC;
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ad0a:	f043 0202 	orr.w	r2, r3, #2
 800ad0e:	68fb      	ldr	r3, [r7, #12]
 800ad10:	655a      	str	r2, [r3, #84]	; 0x54

			/* Reset CRC Calculation */
			if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad16:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ad1a:	d10f      	bne.n	800ad3c <HAL_SPI_TransmitReceive+0x490>
				SPI_RESET_CRC(hspi);
 800ad1c:	68fb      	ldr	r3, [r7, #12]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	681a      	ldr	r2, [r3, #0]
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ad2a:	601a      	str	r2, [r3, #0]
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	681a      	ldr	r2, [r3, #0]
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ad3a:	601a      	str	r2, [r3, #0]
			}

			/* Process Unlocked */
			__HAL_UNLOCK(hspi);
 800ad3c:	68fb      	ldr	r3, [r7, #12]
 800ad3e:	2200      	movs	r2, #0
 800ad40:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			return HAL_ERROR;
 800ad44:	2301      	movs	r3, #1
 800ad46:	e006      	b.n	800ad56 <HAL_SPI_TransmitReceive+0x4aa>
		}

		/* Process Unlocked */
		__HAL_UNLOCK(hspi);
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	2200      	movs	r2, #0
 800ad4c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

		return HAL_OK;
 800ad50:	2300      	movs	r3, #0
 800ad52:	e000      	b.n	800ad56 <HAL_SPI_TransmitReceive+0x4aa>
	} else {
		return HAL_BUSY;
 800ad54:	2302      	movs	r3, #2
	}
}
 800ad56:	4618      	mov	r0, r3
 800ad58:	3720      	adds	r7, #32
 800ad5a:	46bd      	mov	sp, r7
 800ad5c:	bd80      	pop	{r7, pc}

0800ad5e <HAL_SPI_GetState>:
 * @brief  Return the SPI state
 * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
 *                the configuration information for SPI module.
 * @retval HAL state
 */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi) {
 800ad5e:	b480      	push	{r7}
 800ad60:	b083      	sub	sp, #12
 800ad62:	af00      	add	r7, sp, #0
 800ad64:	6078      	str	r0, [r7, #4]
	return hspi->State;
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ad6c:	b2db      	uxtb	r3, r3
}
 800ad6e:	4618      	mov	r0, r3
 800ad70:	370c      	adds	r7, #12
 800ad72:	46bd      	mov	sp, r7
 800ad74:	bc80      	pop	{r7}
 800ad76:	4770      	bx	lr

0800ad78 <SPI_WaitOnFlagUntilTimeout>:
 * @param  Status: Flag status to check: RESET or set
 * @param  Timeout: Timeout duration
 * @retval HAL status
 */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi,
		uint32_t Flag, FlagStatus Status, uint32_t Timeout) {
 800ad78:	b580      	push	{r7, lr}
 800ad7a:	b086      	sub	sp, #24
 800ad7c:	af00      	add	r7, sp, #0
 800ad7e:	60f8      	str	r0, [r7, #12]
 800ad80:	60b9      	str	r1, [r7, #8]
 800ad82:	603b      	str	r3, [r7, #0]
 800ad84:	4613      	mov	r3, r2
 800ad86:	71fb      	strb	r3, [r7, #7]
	uint32_t tickstart = 0;
 800ad88:	2300      	movs	r3, #0
 800ad8a:	617b      	str	r3, [r7, #20]

	/* Get tick */
	tickstart = HAL_GetTick();
 800ad8c:	f7f9 fd26 	bl	80047dc <HAL_GetTick>
 800ad90:	6178      	str	r0, [r7, #20]

	/* Wait until flag is set */
	if (Status == RESET) {
 800ad92:	79fb      	ldrb	r3, [r7, #7]
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	f040 8086 	bne.w	800aea6 <SPI_WaitOnFlagUntilTimeout+0x12e>
		while (__HAL_SPI_GET_FLAG(hspi, Flag) == RESET) {
 800ad9a:	e03d      	b.n	800ae18 <SPI_WaitOnFlagUntilTimeout+0xa0>
			if (Timeout != HAL_MAX_DELAY) {
 800ad9c:	683b      	ldr	r3, [r7, #0]
 800ad9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ada2:	d039      	beq.n	800ae18 <SPI_WaitOnFlagUntilTimeout+0xa0>
				if ((Timeout == 0) || ((HAL_GetTick() - tickstart) > Timeout)) {
 800ada4:	683b      	ldr	r3, [r7, #0]
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d007      	beq.n	800adba <SPI_WaitOnFlagUntilTimeout+0x42>
 800adaa:	f7f9 fd17 	bl	80047dc <HAL_GetTick>
 800adae:	4602      	mov	r2, r0
 800adb0:	697b      	ldr	r3, [r7, #20]
 800adb2:	1ad3      	subs	r3, r2, r3
 800adb4:	683a      	ldr	r2, [r7, #0]
 800adb6:	429a      	cmp	r2, r3
 800adb8:	d22e      	bcs.n	800ae18 <SPI_WaitOnFlagUntilTimeout+0xa0>
					/* Disable the SPI and reset the CRC: the CRC value should be cleared
					 on both master and slave sides in order to resynchronize the master
					 and slave for their respective CRC calculation */

					/* Disable TXE, RXNE and ERR interrupts for the interrupt process */
					__HAL_SPI_DISABLE_IT(hspi,
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	685a      	ldr	r2, [r3, #4]
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800adc8:	605a      	str	r2, [r3, #4]
							(SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));

					/* Disable SPI peripheral */
					__HAL_SPI_DISABLE(hspi);
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	681a      	ldr	r2, [r3, #0]
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800add8:	601a      	str	r2, [r3, #0]

					/* Reset CRC Calculation */
					if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800adde:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ade2:	d10f      	bne.n	800ae04 <SPI_WaitOnFlagUntilTimeout+0x8c>
						SPI_RESET_CRC(hspi);
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	681b      	ldr	r3, [r3, #0]
 800ade8:	681a      	ldr	r2, [r3, #0]
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800adf2:	601a      	str	r2, [r3, #0]
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	681a      	ldr	r2, [r3, #0]
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ae02:	601a      	str	r2, [r3, #0]
					}

					hspi->State = HAL_SPI_STATE_READY;
 800ae04:	68fb      	ldr	r3, [r7, #12]
 800ae06:	2201      	movs	r2, #1
 800ae08:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

					/* Process Unlocked */
					__HAL_UNLOCK(hspi);
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	2200      	movs	r2, #0
 800ae10:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

					return HAL_TIMEOUT;
 800ae14:	2303      	movs	r3, #3
 800ae16:	e04f      	b.n	800aeb8 <SPI_WaitOnFlagUntilTimeout+0x140>
		while (__HAL_SPI_GET_FLAG(hspi, Flag) == RESET) {
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	689a      	ldr	r2, [r3, #8]
 800ae1e:	68bb      	ldr	r3, [r7, #8]
 800ae20:	4013      	ands	r3, r2
 800ae22:	68ba      	ldr	r2, [r7, #8]
 800ae24:	429a      	cmp	r2, r3
 800ae26:	d1b9      	bne.n	800ad9c <SPI_WaitOnFlagUntilTimeout+0x24>
 800ae28:	e045      	b.n	800aeb6 <SPI_WaitOnFlagUntilTimeout+0x13e>
				}
			}
		}
	} else {
		while (__HAL_SPI_GET_FLAG(hspi, Flag) != RESET) {
			if (Timeout != HAL_MAX_DELAY) {
 800ae2a:	683b      	ldr	r3, [r7, #0]
 800ae2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae30:	d039      	beq.n	800aea6 <SPI_WaitOnFlagUntilTimeout+0x12e>
				if ((Timeout == 0) || ((HAL_GetTick() - tickstart) > Timeout)) {
 800ae32:	683b      	ldr	r3, [r7, #0]
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d007      	beq.n	800ae48 <SPI_WaitOnFlagUntilTimeout+0xd0>
 800ae38:	f7f9 fcd0 	bl	80047dc <HAL_GetTick>
 800ae3c:	4602      	mov	r2, r0
 800ae3e:	697b      	ldr	r3, [r7, #20]
 800ae40:	1ad3      	subs	r3, r2, r3
 800ae42:	683a      	ldr	r2, [r7, #0]
 800ae44:	429a      	cmp	r2, r3
 800ae46:	d22e      	bcs.n	800aea6 <SPI_WaitOnFlagUntilTimeout+0x12e>
					/* Disable the SPI and reset the CRC: the CRC value should be cleared
					 on both master and slave sides in order to resynchronize the master
					 and slave for their respective CRC calculation */

					/* Disable TXE, RXNE and ERR interrupts for the interrupt process */
					__HAL_SPI_DISABLE_IT(hspi,
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	685a      	ldr	r2, [r3, #4]
 800ae4e:	68fb      	ldr	r3, [r7, #12]
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800ae56:	605a      	str	r2, [r3, #4]
							(SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));

					/* Disable SPI peripheral */
					__HAL_SPI_DISABLE(hspi);
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	681a      	ldr	r2, [r3, #0]
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ae66:	601a      	str	r2, [r3, #0]

					/* Reset CRC Calculation */
					if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ae6c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ae70:	d10f      	bne.n	800ae92 <SPI_WaitOnFlagUntilTimeout+0x11a>
						SPI_RESET_CRC(hspi);
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	681a      	ldr	r2, [r3, #0]
 800ae78:	68fb      	ldr	r3, [r7, #12]
 800ae7a:	681b      	ldr	r3, [r3, #0]
 800ae7c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ae80:	601a      	str	r2, [r3, #0]
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	681a      	ldr	r2, [r3, #0]
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ae90:	601a      	str	r2, [r3, #0]
					}

					hspi->State = HAL_SPI_STATE_READY;
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	2201      	movs	r2, #1
 800ae96:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

					/* Process Unlocked */
					__HAL_UNLOCK(hspi);
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	2200      	movs	r2, #0
 800ae9e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

					return HAL_TIMEOUT;
 800aea2:	2303      	movs	r3, #3
 800aea4:	e008      	b.n	800aeb8 <SPI_WaitOnFlagUntilTimeout+0x140>
		while (__HAL_SPI_GET_FLAG(hspi, Flag) != RESET) {
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	689a      	ldr	r2, [r3, #8]
 800aeac:	68bb      	ldr	r3, [r7, #8]
 800aeae:	4013      	ands	r3, r2
 800aeb0:	68ba      	ldr	r2, [r7, #8]
 800aeb2:	429a      	cmp	r2, r3
 800aeb4:	d0b9      	beq.n	800ae2a <SPI_WaitOnFlagUntilTimeout+0xb2>
				}
			}
		}
	}
	return HAL_OK;
 800aeb6:	2300      	movs	r3, #0
}
 800aeb8:	4618      	mov	r0, r3
 800aeba:	3718      	adds	r7, #24
 800aebc:	46bd      	mov	sp, r7
 800aebe:	bd80      	pop	{r7, pc}

0800aec0 <HAL_TIM_Base_Init>:
 *         parameters in the TIM_HandleTypeDef and create the associated handle.
 * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
 *                the configuration information for TIM module.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim) {
 800aec0:	b580      	push	{r7, lr}
 800aec2:	b082      	sub	sp, #8
 800aec4:	af00      	add	r7, sp, #0
 800aec6:	6078      	str	r0, [r7, #4]
	/* Check the TIM handle allocation */
	if (htim == NULL) {
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d101      	bne.n	800aed2 <HAL_TIM_Base_Init+0x12>
		return HAL_ERROR;
 800aece:	2301      	movs	r3, #1
 800aed0:	e01d      	b.n	800af0e <HAL_TIM_Base_Init+0x4e>
	/* Check the parameters */
	assert_param(IS_TIM_INSTANCE(htim->Instance));
	assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
	assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));

	if (htim->State == HAL_TIM_STATE_RESET) {
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800aed8:	b2db      	uxtb	r3, r3
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d106      	bne.n	800aeec <HAL_TIM_Base_Init+0x2c>
		/* Allocate lock resource and initialize it */
		htim->Lock = HAL_UNLOCKED;
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	2200      	movs	r2, #0
 800aee2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		/* Init the low level hardware : GPIO, CLOCK, NVIC */
		HAL_TIM_Base_MspInit(htim);
 800aee6:	6878      	ldr	r0, [r7, #4]
 800aee8:	f000 f815 	bl	800af16 <HAL_TIM_Base_MspInit>
	}

	/* Set the TIM state */
	htim->State = HAL_TIM_STATE_BUSY;
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	2202      	movs	r2, #2
 800aef0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

	/* Set the Time Base configuration */
	TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	681a      	ldr	r2, [r3, #0]
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	3304      	adds	r3, #4
 800aefc:	4619      	mov	r1, r3
 800aefe:	4610      	mov	r0, r2
 800af00:	f000 f82c 	bl	800af5c <TIM_Base_SetConfig>

	/* Initialize the TIM state*/
	htim->State = HAL_TIM_STATE_READY;
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	2201      	movs	r2, #1
 800af08:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

	return HAL_OK;
 800af0c:	2300      	movs	r3, #0
}
 800af0e:	4618      	mov	r0, r3
 800af10:	3708      	adds	r7, #8
 800af12:	46bd      	mov	sp, r7
 800af14:	bd80      	pop	{r7, pc}

0800af16 <HAL_TIM_Base_MspInit>:
 * @brief  Initializes the TIM Base MSP.
 * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
 *                the configuration information for TIM module.
 * @retval None
 */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim) {
 800af16:	b480      	push	{r7}
 800af18:	b083      	sub	sp, #12
 800af1a:	af00      	add	r7, sp, #0
 800af1c:	6078      	str	r0, [r7, #4]
	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_TIM_Base_MspInit could be implemented in the user file
	 */
}
 800af1e:	bf00      	nop
 800af20:	370c      	adds	r7, #12
 800af22:	46bd      	mov	sp, r7
 800af24:	bc80      	pop	{r7}
 800af26:	4770      	bx	lr

0800af28 <HAL_TIM_Base_Start_IT>:
 * @brief  Starts the TIM Base generation in interrupt mode.
 * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
 *                the configuration information for TIM module.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim) {
 800af28:	b480      	push	{r7}
 800af2a:	b083      	sub	sp, #12
 800af2c:	af00      	add	r7, sp, #0
 800af2e:	6078      	str	r0, [r7, #4]
	/* Check the parameters */
	assert_param(IS_TIM_INSTANCE(htim->Instance));

	/* Enable the TIM Update interrupt */
	__HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	68da      	ldr	r2, [r3, #12]
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	f042 0201 	orr.w	r2, r2, #1
 800af3e:	60da      	str	r2, [r3, #12]

	/* Enable the Peripheral */
	__HAL_TIM_ENABLE(htim);
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	681a      	ldr	r2, [r3, #0]
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	f042 0201 	orr.w	r2, r2, #1
 800af4e:	601a      	str	r2, [r3, #0]

	/* Return function status */
	return HAL_OK;
 800af50:	2300      	movs	r3, #0
}
 800af52:	4618      	mov	r0, r3
 800af54:	370c      	adds	r7, #12
 800af56:	46bd      	mov	sp, r7
 800af58:	bc80      	pop	{r7}
 800af5a:	4770      	bx	lr

0800af5c <TIM_Base_SetConfig>:
 * @brief  Time Base configuration
 * @param  TIMx: TIM peripheral
 * @param  Structure: pointer on TIM Time Base required parameters  
 * @retval None
 */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure) {
 800af5c:	b480      	push	{r7}
 800af5e:	b085      	sub	sp, #20
 800af60:	af00      	add	r7, sp, #0
 800af62:	6078      	str	r0, [r7, #4]
 800af64:	6039      	str	r1, [r7, #0]
	uint32_t tmpcr1 = 0;
 800af66:	2300      	movs	r3, #0
 800af68:	60fb      	str	r3, [r7, #12]
	tmpcr1 = TIMx->CR1;
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	60fb      	str	r3, [r7, #12]

	/* Set TIM Time Base Unit parameters ---------------------------------------*/
	if (IS_TIM_CC3_INSTANCE(TIMx) != RESET) {
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	4a43      	ldr	r2, [pc, #268]	; (800b080 <TIM_Base_SetConfig+0x124>)
 800af74:	4293      	cmp	r3, r2
 800af76:	d013      	beq.n	800afa0 <TIM_Base_SetConfig+0x44>
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800af7e:	d00f      	beq.n	800afa0 <TIM_Base_SetConfig+0x44>
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	4a40      	ldr	r2, [pc, #256]	; (800b084 <TIM_Base_SetConfig+0x128>)
 800af84:	4293      	cmp	r3, r2
 800af86:	d00b      	beq.n	800afa0 <TIM_Base_SetConfig+0x44>
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	4a3f      	ldr	r2, [pc, #252]	; (800b088 <TIM_Base_SetConfig+0x12c>)
 800af8c:	4293      	cmp	r3, r2
 800af8e:	d007      	beq.n	800afa0 <TIM_Base_SetConfig+0x44>
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	4a3e      	ldr	r2, [pc, #248]	; (800b08c <TIM_Base_SetConfig+0x130>)
 800af94:	4293      	cmp	r3, r2
 800af96:	d003      	beq.n	800afa0 <TIM_Base_SetConfig+0x44>
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	4a3d      	ldr	r2, [pc, #244]	; (800b090 <TIM_Base_SetConfig+0x134>)
 800af9c:	4293      	cmp	r3, r2
 800af9e:	d101      	bne.n	800afa4 <TIM_Base_SetConfig+0x48>
 800afa0:	2301      	movs	r3, #1
 800afa2:	e000      	b.n	800afa6 <TIM_Base_SetConfig+0x4a>
 800afa4:	2300      	movs	r3, #0
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d008      	beq.n	800afbc <TIM_Base_SetConfig+0x60>
		/* Select the Counter Mode */
		tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800afb0:	60fb      	str	r3, [r7, #12]
		tmpcr1 |= Structure->CounterMode;
 800afb2:	683b      	ldr	r3, [r7, #0]
 800afb4:	685b      	ldr	r3, [r3, #4]
 800afb6:	68fa      	ldr	r2, [r7, #12]
 800afb8:	4313      	orrs	r3, r2
 800afba:	60fb      	str	r3, [r7, #12]
	}

	if (IS_TIM_CC1_INSTANCE(TIMx) != RESET) {
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	4a30      	ldr	r2, [pc, #192]	; (800b080 <TIM_Base_SetConfig+0x124>)
 800afc0:	4293      	cmp	r3, r2
 800afc2:	d02b      	beq.n	800b01c <TIM_Base_SetConfig+0xc0>
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800afca:	d027      	beq.n	800b01c <TIM_Base_SetConfig+0xc0>
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	4a2d      	ldr	r2, [pc, #180]	; (800b084 <TIM_Base_SetConfig+0x128>)
 800afd0:	4293      	cmp	r3, r2
 800afd2:	d023      	beq.n	800b01c <TIM_Base_SetConfig+0xc0>
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	4a2c      	ldr	r2, [pc, #176]	; (800b088 <TIM_Base_SetConfig+0x12c>)
 800afd8:	4293      	cmp	r3, r2
 800afda:	d01f      	beq.n	800b01c <TIM_Base_SetConfig+0xc0>
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	4a2b      	ldr	r2, [pc, #172]	; (800b08c <TIM_Base_SetConfig+0x130>)
 800afe0:	4293      	cmp	r3, r2
 800afe2:	d01b      	beq.n	800b01c <TIM_Base_SetConfig+0xc0>
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	4a2a      	ldr	r2, [pc, #168]	; (800b090 <TIM_Base_SetConfig+0x134>)
 800afe8:	4293      	cmp	r3, r2
 800afea:	d017      	beq.n	800b01c <TIM_Base_SetConfig+0xc0>
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	4a29      	ldr	r2, [pc, #164]	; (800b094 <TIM_Base_SetConfig+0x138>)
 800aff0:	4293      	cmp	r3, r2
 800aff2:	d013      	beq.n	800b01c <TIM_Base_SetConfig+0xc0>
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	4a28      	ldr	r2, [pc, #160]	; (800b098 <TIM_Base_SetConfig+0x13c>)
 800aff8:	4293      	cmp	r3, r2
 800affa:	d00f      	beq.n	800b01c <TIM_Base_SetConfig+0xc0>
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	4a27      	ldr	r2, [pc, #156]	; (800b09c <TIM_Base_SetConfig+0x140>)
 800b000:	4293      	cmp	r3, r2
 800b002:	d00b      	beq.n	800b01c <TIM_Base_SetConfig+0xc0>
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	4a26      	ldr	r2, [pc, #152]	; (800b0a0 <TIM_Base_SetConfig+0x144>)
 800b008:	4293      	cmp	r3, r2
 800b00a:	d007      	beq.n	800b01c <TIM_Base_SetConfig+0xc0>
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	4a25      	ldr	r2, [pc, #148]	; (800b0a4 <TIM_Base_SetConfig+0x148>)
 800b010:	4293      	cmp	r3, r2
 800b012:	d003      	beq.n	800b01c <TIM_Base_SetConfig+0xc0>
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	4a24      	ldr	r2, [pc, #144]	; (800b0a8 <TIM_Base_SetConfig+0x14c>)
 800b018:	4293      	cmp	r3, r2
 800b01a:	d101      	bne.n	800b020 <TIM_Base_SetConfig+0xc4>
 800b01c:	2301      	movs	r3, #1
 800b01e:	e000      	b.n	800b022 <TIM_Base_SetConfig+0xc6>
 800b020:	2300      	movs	r3, #0
 800b022:	2b00      	cmp	r3, #0
 800b024:	d008      	beq.n	800b038 <TIM_Base_SetConfig+0xdc>
		/* Set the clock division */
		tmpcr1 &= ~TIM_CR1_CKD;
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b02c:	60fb      	str	r3, [r7, #12]
		tmpcr1 |= (uint32_t) Structure->ClockDivision;
 800b02e:	683b      	ldr	r3, [r7, #0]
 800b030:	68db      	ldr	r3, [r3, #12]
 800b032:	68fa      	ldr	r2, [r7, #12]
 800b034:	4313      	orrs	r3, r2
 800b036:	60fb      	str	r3, [r7, #12]
	}

	TIMx->CR1 = tmpcr1;
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	68fa      	ldr	r2, [r7, #12]
 800b03c:	601a      	str	r2, [r3, #0]

	/* Set the Auto-reload value */
	TIMx->ARR = (uint32_t) Structure->Period;
 800b03e:	683b      	ldr	r3, [r7, #0]
 800b040:	689a      	ldr	r2, [r3, #8]
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	62da      	str	r2, [r3, #44]	; 0x2c

	/* Set the Prescaler value */
	TIMx->PSC = (uint32_t) Structure->Prescaler;
 800b046:	683b      	ldr	r3, [r7, #0]
 800b048:	681a      	ldr	r2, [r3, #0]
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	629a      	str	r2, [r3, #40]	; 0x28

	if (IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET) {
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	4a0b      	ldr	r2, [pc, #44]	; (800b080 <TIM_Base_SetConfig+0x124>)
 800b052:	4293      	cmp	r3, r2
 800b054:	d003      	beq.n	800b05e <TIM_Base_SetConfig+0x102>
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	4a0d      	ldr	r2, [pc, #52]	; (800b090 <TIM_Base_SetConfig+0x134>)
 800b05a:	4293      	cmp	r3, r2
 800b05c:	d101      	bne.n	800b062 <TIM_Base_SetConfig+0x106>
 800b05e:	2301      	movs	r3, #1
 800b060:	e000      	b.n	800b064 <TIM_Base_SetConfig+0x108>
 800b062:	2300      	movs	r3, #0
 800b064:	2b00      	cmp	r3, #0
 800b066:	d003      	beq.n	800b070 <TIM_Base_SetConfig+0x114>
		/* Set the Repetition Counter value */
		TIMx->RCR = Structure->RepetitionCounter;
 800b068:	683b      	ldr	r3, [r7, #0]
 800b06a:	691a      	ldr	r2, [r3, #16]
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	631a      	str	r2, [r3, #48]	; 0x30
	}

	/* Generate an update event to reload the Prescaler 
	 and the repetition counter(only for TIM1 and TIM8) value immediately */
	TIMx->EGR = TIM_EGR_UG;
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	2201      	movs	r2, #1
 800b074:	615a      	str	r2, [r3, #20]
}
 800b076:	bf00      	nop
 800b078:	3714      	adds	r7, #20
 800b07a:	46bd      	mov	sp, r7
 800b07c:	bc80      	pop	{r7}
 800b07e:	4770      	bx	lr
 800b080:	40010000 	.word	0x40010000
 800b084:	40000400 	.word	0x40000400
 800b088:	40000800 	.word	0x40000800
 800b08c:	40000c00 	.word	0x40000c00
 800b090:	40010400 	.word	0x40010400
 800b094:	40014000 	.word	0x40014000
 800b098:	40014400 	.word	0x40014400
 800b09c:	40014800 	.word	0x40014800
 800b0a0:	40001800 	.word	0x40001800
 800b0a4:	40001c00 	.word	0x40001c00
 800b0a8:	40002000 	.word	0x40002000

0800b0ac <HAL_UART_Init>:
 *         the UART_InitTypeDef and create the associated handle.
 * @param  huart: pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart) {
 800b0ac:	b580      	push	{r7, lr}
 800b0ae:	b082      	sub	sp, #8
 800b0b0:	af00      	add	r7, sp, #0
 800b0b2:	6078      	str	r0, [r7, #4]
	/* Check the UART handle allocation */
	if (huart == NULL) {
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d101      	bne.n	800b0be <HAL_UART_Init+0x12>
		return HAL_ERROR;
 800b0ba:	2301      	movs	r3, #1
 800b0bc:	e03b      	b.n	800b136 <HAL_UART_Init+0x8a>
		assert_param(IS_UART_INSTANCE(huart->Instance));
	}
	assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
	assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

	if (huart->State == HAL_UART_STATE_RESET) {
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b0c4:	b2db      	uxtb	r3, r3
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d106      	bne.n	800b0d8 <HAL_UART_Init+0x2c>
		/* Allocate lock resource and initialize it */
		huart->Lock = HAL_UNLOCKED;
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	2200      	movs	r2, #0
 800b0ce:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		/* Init the low level hardware */
		HAL_UART_MspInit(huart);
 800b0d2:	6878      	ldr	r0, [r7, #4]
 800b0d4:	f7f7 fcc0 	bl	8002a58 <HAL_UART_MspInit>
	}

	huart->State = HAL_UART_STATE_BUSY;
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	2202      	movs	r2, #2
 800b0dc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

	/* Disable the peripheral */
	__HAL_UART_DISABLE(huart);
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	68da      	ldr	r2, [r3, #12]
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b0ee:	60da      	str	r2, [r3, #12]

	/* Set the UART Communication parameters */
	UART_SetConfig(huart);
 800b0f0:	6878      	ldr	r0, [r7, #4]
 800b0f2:	f000 fb21 	bl	800b738 <UART_SetConfig>

	/* In asynchronous mode, the following bits must be kept cleared: 
	 - LINEN and CLKEN bits in the USART_CR2 register,
	 - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
	huart->Instance->CR2 &= ~(USART_CR2_LINEN | USART_CR2_CLKEN);
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	691a      	ldr	r2, [r3, #16]
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	681b      	ldr	r3, [r3, #0]
 800b100:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b104:	611a      	str	r2, [r3, #16]
	huart->Instance->CR3 &=
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	695a      	ldr	r2, [r3, #20]
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	681b      	ldr	r3, [r3, #0]
 800b110:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b114:	615a      	str	r2, [r3, #20]
			~(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN);

	/* Enable the peripheral */
	__HAL_UART_ENABLE(huart);
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	68da      	ldr	r2, [r3, #12]
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b124:	60da      	str	r2, [r3, #12]

	/* Initialize the UART state */
	huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	2200      	movs	r2, #0
 800b12a:	63da      	str	r2, [r3, #60]	; 0x3c
	huart->State = HAL_UART_STATE_READY;
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	2201      	movs	r2, #1
 800b130:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

	return HAL_OK;
 800b134:	2300      	movs	r3, #0
}
 800b136:	4618      	mov	r0, r3
 800b138:	3708      	adds	r7, #8
 800b13a:	46bd      	mov	sp, r7
 800b13c:	bd80      	pop	{r7, pc}

0800b13e <HAL_UART_Transmit_IT>:
 * @param  pData: Pointer to data buffer
 * @param  Size: Amount of data to be sent
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart,
		uint8_t *pData, uint16_t Size) {
 800b13e:	b480      	push	{r7}
 800b140:	b087      	sub	sp, #28
 800b142:	af00      	add	r7, sp, #0
 800b144:	60f8      	str	r0, [r7, #12]
 800b146:	60b9      	str	r1, [r7, #8]
 800b148:	4613      	mov	r3, r2
 800b14a:	80fb      	strh	r3, [r7, #6]
	uint32_t tmp = 0;
 800b14c:	2300      	movs	r3, #0
 800b14e:	617b      	str	r3, [r7, #20]

	tmp = huart->State;
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b156:	b2db      	uxtb	r3, r3
 800b158:	617b      	str	r3, [r7, #20]
	if ((tmp == HAL_UART_STATE_READY) || (tmp == HAL_UART_STATE_BUSY_RX)) {
 800b15a:	697b      	ldr	r3, [r7, #20]
 800b15c:	2b01      	cmp	r3, #1
 800b15e:	d002      	beq.n	800b166 <HAL_UART_Transmit_IT+0x28>
 800b160:	697b      	ldr	r3, [r7, #20]
 800b162:	2b22      	cmp	r3, #34	; 0x22
 800b164:	d14b      	bne.n	800b1fe <HAL_UART_Transmit_IT+0xc0>
		if ((pData == NULL) || (Size == 0)) {
 800b166:	68bb      	ldr	r3, [r7, #8]
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d002      	beq.n	800b172 <HAL_UART_Transmit_IT+0x34>
 800b16c:	88fb      	ldrh	r3, [r7, #6]
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d101      	bne.n	800b176 <HAL_UART_Transmit_IT+0x38>
			return HAL_ERROR;
 800b172:	2301      	movs	r3, #1
 800b174:	e044      	b.n	800b200 <HAL_UART_Transmit_IT+0xc2>
		}

		/* Process Locked */
		__HAL_LOCK(huart);
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b17c:	2b01      	cmp	r3, #1
 800b17e:	d101      	bne.n	800b184 <HAL_UART_Transmit_IT+0x46>
 800b180:	2302      	movs	r3, #2
 800b182:	e03d      	b.n	800b200 <HAL_UART_Transmit_IT+0xc2>
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	2201      	movs	r2, #1
 800b188:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

		huart->pTxBuffPtr = pData;
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	68ba      	ldr	r2, [r7, #8]
 800b190:	621a      	str	r2, [r3, #32]
		huart->TxXferSize = Size;
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	88fa      	ldrh	r2, [r7, #6]
 800b196:	849a      	strh	r2, [r3, #36]	; 0x24
		huart->TxXferCount = Size;
 800b198:	68fb      	ldr	r3, [r7, #12]
 800b19a:	88fa      	ldrh	r2, [r7, #6]
 800b19c:	84da      	strh	r2, [r3, #38]	; 0x26

		huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	2200      	movs	r2, #0
 800b1a2:	63da      	str	r2, [r3, #60]	; 0x3c
		/* Check if a receive process is ongoing or not */
		if (huart->State == HAL_UART_STATE_BUSY_RX) {
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b1aa:	b2db      	uxtb	r3, r3
 800b1ac:	2b22      	cmp	r3, #34	; 0x22
 800b1ae:	d104      	bne.n	800b1ba <HAL_UART_Transmit_IT+0x7c>
			huart->State = HAL_UART_STATE_BUSY_TX_RX;
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	2232      	movs	r2, #50	; 0x32
 800b1b4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800b1b8:	e003      	b.n	800b1c2 <HAL_UART_Transmit_IT+0x84>
		} else {
			huart->State = HAL_UART_STATE_BUSY_TX;
 800b1ba:	68fb      	ldr	r3, [r7, #12]
 800b1bc:	2212      	movs	r2, #18
 800b1be:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
		}

		/* Enable the UART Parity Error Interrupt */
		__HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	681b      	ldr	r3, [r3, #0]
 800b1c6:	68da      	ldr	r2, [r3, #12]
 800b1c8:	68fb      	ldr	r3, [r7, #12]
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b1d0:	60da      	str	r2, [r3, #12]

		/* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
		__HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800b1d2:	68fb      	ldr	r3, [r7, #12]
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	695a      	ldr	r2, [r3, #20]
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	f042 0201 	orr.w	r2, r2, #1
 800b1e0:	615a      	str	r2, [r3, #20]

		/* Process Unlocked */
		__HAL_UNLOCK(huart);
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	2200      	movs	r2, #0
 800b1e6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

		/* Enable the UART Transmit data register empty Interrupt */
		__HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800b1ea:	68fb      	ldr	r3, [r7, #12]
 800b1ec:	681b      	ldr	r3, [r3, #0]
 800b1ee:	68da      	ldr	r2, [r3, #12]
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	681b      	ldr	r3, [r3, #0]
 800b1f4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b1f8:	60da      	str	r2, [r3, #12]

		return HAL_OK;
 800b1fa:	2300      	movs	r3, #0
 800b1fc:	e000      	b.n	800b200 <HAL_UART_Transmit_IT+0xc2>
	} else {
		return HAL_BUSY;
 800b1fe:	2302      	movs	r3, #2
	}
}
 800b200:	4618      	mov	r0, r3
 800b202:	371c      	adds	r7, #28
 800b204:	46bd      	mov	sp, r7
 800b206:	bc80      	pop	{r7}
 800b208:	4770      	bx	lr

0800b20a <HAL_UART_Receive_IT>:
 * @param  pData: Pointer to data buffer
 * @param  Size: Amount of data to be received
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData,
		uint16_t Size) {
 800b20a:	b480      	push	{r7}
 800b20c:	b087      	sub	sp, #28
 800b20e:	af00      	add	r7, sp, #0
 800b210:	60f8      	str	r0, [r7, #12]
 800b212:	60b9      	str	r1, [r7, #8]
 800b214:	4613      	mov	r3, r2
 800b216:	80fb      	strh	r3, [r7, #6]
	uint32_t tmp = 0;
 800b218:	2300      	movs	r3, #0
 800b21a:	617b      	str	r3, [r7, #20]

	tmp = huart->State;
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b222:	b2db      	uxtb	r3, r3
 800b224:	617b      	str	r3, [r7, #20]
	if ((tmp == HAL_UART_STATE_READY) || (tmp == HAL_UART_STATE_BUSY_TX)) {
 800b226:	697b      	ldr	r3, [r7, #20]
 800b228:	2b01      	cmp	r3, #1
 800b22a:	d002      	beq.n	800b232 <HAL_UART_Receive_IT+0x28>
 800b22c:	697b      	ldr	r3, [r7, #20]
 800b22e:	2b12      	cmp	r3, #18
 800b230:	d14b      	bne.n	800b2ca <HAL_UART_Receive_IT+0xc0>
		if ((pData == NULL) || (Size == 0)) {
 800b232:	68bb      	ldr	r3, [r7, #8]
 800b234:	2b00      	cmp	r3, #0
 800b236:	d002      	beq.n	800b23e <HAL_UART_Receive_IT+0x34>
 800b238:	88fb      	ldrh	r3, [r7, #6]
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	d101      	bne.n	800b242 <HAL_UART_Receive_IT+0x38>
			return HAL_ERROR;
 800b23e:	2301      	movs	r3, #1
 800b240:	e044      	b.n	800b2cc <HAL_UART_Receive_IT+0xc2>
		}

		/* Process Locked */
		__HAL_LOCK(huart);
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b248:	2b01      	cmp	r3, #1
 800b24a:	d101      	bne.n	800b250 <HAL_UART_Receive_IT+0x46>
 800b24c:	2302      	movs	r3, #2
 800b24e:	e03d      	b.n	800b2cc <HAL_UART_Receive_IT+0xc2>
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	2201      	movs	r2, #1
 800b254:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

		huart->pRxBuffPtr = pData;
 800b258:	68fb      	ldr	r3, [r7, #12]
 800b25a:	68ba      	ldr	r2, [r7, #8]
 800b25c:	629a      	str	r2, [r3, #40]	; 0x28
		huart->RxXferSize = Size;
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	88fa      	ldrh	r2, [r7, #6]
 800b262:	859a      	strh	r2, [r3, #44]	; 0x2c
		huart->RxXferCount = Size;
 800b264:	68fb      	ldr	r3, [r7, #12]
 800b266:	88fa      	ldrh	r2, [r7, #6]
 800b268:	85da      	strh	r2, [r3, #46]	; 0x2e

		huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b26a:	68fb      	ldr	r3, [r7, #12]
 800b26c:	2200      	movs	r2, #0
 800b26e:	63da      	str	r2, [r3, #60]	; 0x3c
		/* Check if a transmit process is ongoing or not */
		if (huart->State == HAL_UART_STATE_BUSY_TX) {
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b276:	b2db      	uxtb	r3, r3
 800b278:	2b12      	cmp	r3, #18
 800b27a:	d104      	bne.n	800b286 <HAL_UART_Receive_IT+0x7c>
			huart->State = HAL_UART_STATE_BUSY_TX_RX;
 800b27c:	68fb      	ldr	r3, [r7, #12]
 800b27e:	2232      	movs	r2, #50	; 0x32
 800b280:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800b284:	e003      	b.n	800b28e <HAL_UART_Receive_IT+0x84>
		} else {
			huart->State = HAL_UART_STATE_BUSY_RX;
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	2222      	movs	r2, #34	; 0x22
 800b28a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
		}

		/* Enable the UART Parity Error Interrupt */
		__HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800b28e:	68fb      	ldr	r3, [r7, #12]
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	68da      	ldr	r2, [r3, #12]
 800b294:	68fb      	ldr	r3, [r7, #12]
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b29c:	60da      	str	r2, [r3, #12]

		/* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
		__HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800b29e:	68fb      	ldr	r3, [r7, #12]
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	695a      	ldr	r2, [r3, #20]
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	f042 0201 	orr.w	r2, r2, #1
 800b2ac:	615a      	str	r2, [r3, #20]

		/* Process Unlocked */
		__HAL_UNLOCK(huart);
 800b2ae:	68fb      	ldr	r3, [r7, #12]
 800b2b0:	2200      	movs	r2, #0
 800b2b2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

		/* Enable the UART Data Register not empty Interrupt */
		__HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800b2b6:	68fb      	ldr	r3, [r7, #12]
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	68da      	ldr	r2, [r3, #12]
 800b2bc:	68fb      	ldr	r3, [r7, #12]
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	f042 0220 	orr.w	r2, r2, #32
 800b2c4:	60da      	str	r2, [r3, #12]

		return HAL_OK;
 800b2c6:	2300      	movs	r3, #0
 800b2c8:	e000      	b.n	800b2cc <HAL_UART_Receive_IT+0xc2>
	} else {
		return HAL_BUSY;
 800b2ca:	2302      	movs	r3, #2
	}
}
 800b2cc:	4618      	mov	r0, r3
 800b2ce:	371c      	adds	r7, #28
 800b2d0:	46bd      	mov	sp, r7
 800b2d2:	bc80      	pop	{r7}
 800b2d4:	4770      	bx	lr

0800b2d6 <HAL_UART_IRQHandler>:
 * @brief  This function handles UART interrupt request.
 * @param  huart: pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval None
 */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart) {
 800b2d6:	b580      	push	{r7, lr}
 800b2d8:	b088      	sub	sp, #32
 800b2da:	af00      	add	r7, sp, #0
 800b2dc:	6078      	str	r0, [r7, #4]
	uint32_t tmp1 = 0, tmp2 = 0;
 800b2de:	2300      	movs	r3, #0
 800b2e0:	61fb      	str	r3, [r7, #28]
 800b2e2:	2300      	movs	r3, #0
 800b2e4:	61bb      	str	r3, [r7, #24]

	tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_PE);
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	681b      	ldr	r3, [r3, #0]
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	f003 0301 	and.w	r3, r3, #1
 800b2f0:	2b01      	cmp	r3, #1
 800b2f2:	bf0c      	ite	eq
 800b2f4:	2301      	moveq	r3, #1
 800b2f6:	2300      	movne	r3, #0
 800b2f8:	b2db      	uxtb	r3, r3
 800b2fa:	61fb      	str	r3, [r7, #28]
	tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_PE);
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	68db      	ldr	r3, [r3, #12]
 800b302:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b306:	61bb      	str	r3, [r7, #24]
	/* UART parity error interrupt occurred ------------------------------------*/
	if ((tmp1 != RESET) && (tmp2 != RESET)) {
 800b308:	69fb      	ldr	r3, [r7, #28]
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	d011      	beq.n	800b332 <HAL_UART_IRQHandler+0x5c>
 800b30e:	69bb      	ldr	r3, [r7, #24]
 800b310:	2b00      	cmp	r3, #0
 800b312:	d00e      	beq.n	800b332 <HAL_UART_IRQHandler+0x5c>
		__HAL_UART_CLEAR_PEFLAG(huart);
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	617b      	str	r3, [r7, #20]
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	681b      	ldr	r3, [r3, #0]
 800b320:	685b      	ldr	r3, [r3, #4]
 800b322:	617b      	str	r3, [r7, #20]
 800b324:	697b      	ldr	r3, [r7, #20]

		huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b32a:	f043 0201 	orr.w	r2, r3, #1
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	63da      	str	r2, [r3, #60]	; 0x3c
	}

	tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_FE);
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	681b      	ldr	r3, [r3, #0]
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	f003 0302 	and.w	r3, r3, #2
 800b33c:	2b02      	cmp	r3, #2
 800b33e:	bf0c      	ite	eq
 800b340:	2301      	moveq	r3, #1
 800b342:	2300      	movne	r3, #0
 800b344:	b2db      	uxtb	r3, r3
 800b346:	61fb      	str	r3, [r7, #28]
	tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_ERR);
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	695b      	ldr	r3, [r3, #20]
 800b34e:	f003 0301 	and.w	r3, r3, #1
 800b352:	61bb      	str	r3, [r7, #24]
	/* UART frame error interrupt occurred -------------------------------------*/
	if ((tmp1 != RESET) && (tmp2 != RESET)) {
 800b354:	69fb      	ldr	r3, [r7, #28]
 800b356:	2b00      	cmp	r3, #0
 800b358:	d011      	beq.n	800b37e <HAL_UART_IRQHandler+0xa8>
 800b35a:	69bb      	ldr	r3, [r7, #24]
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d00e      	beq.n	800b37e <HAL_UART_IRQHandler+0xa8>
		__HAL_UART_CLEAR_FEFLAG(huart);
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	613b      	str	r3, [r7, #16]
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	685b      	ldr	r3, [r3, #4]
 800b36e:	613b      	str	r3, [r7, #16]
 800b370:	693b      	ldr	r3, [r7, #16]

		huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b376:	f043 0204 	orr.w	r2, r3, #4
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	63da      	str	r2, [r3, #60]	; 0x3c
	}

	tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_NE);
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	681b      	ldr	r3, [r3, #0]
 800b384:	f003 0304 	and.w	r3, r3, #4
 800b388:	2b04      	cmp	r3, #4
 800b38a:	bf0c      	ite	eq
 800b38c:	2301      	moveq	r3, #1
 800b38e:	2300      	movne	r3, #0
 800b390:	b2db      	uxtb	r3, r3
 800b392:	61fb      	str	r3, [r7, #28]
	tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_ERR);
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	695b      	ldr	r3, [r3, #20]
 800b39a:	f003 0301 	and.w	r3, r3, #1
 800b39e:	61bb      	str	r3, [r7, #24]
	/* UART noise error interrupt occurred -------------------------------------*/
	if ((tmp1 != RESET) && (tmp2 != RESET)) {
 800b3a0:	69fb      	ldr	r3, [r7, #28]
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	d011      	beq.n	800b3ca <HAL_UART_IRQHandler+0xf4>
 800b3a6:	69bb      	ldr	r3, [r7, #24]
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d00e      	beq.n	800b3ca <HAL_UART_IRQHandler+0xf4>
		__HAL_UART_CLEAR_NEFLAG(huart);
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	681b      	ldr	r3, [r3, #0]
 800b3b2:	60fb      	str	r3, [r7, #12]
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	685b      	ldr	r3, [r3, #4]
 800b3ba:	60fb      	str	r3, [r7, #12]
 800b3bc:	68fb      	ldr	r3, [r7, #12]

		huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b3c2:	f043 0202 	orr.w	r2, r3, #2
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	63da      	str	r2, [r3, #60]	; 0x3c
	}

	tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_ORE);
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	f003 0308 	and.w	r3, r3, #8
 800b3d4:	2b08      	cmp	r3, #8
 800b3d6:	bf0c      	ite	eq
 800b3d8:	2301      	moveq	r3, #1
 800b3da:	2300      	movne	r3, #0
 800b3dc:	b2db      	uxtb	r3, r3
 800b3de:	61fb      	str	r3, [r7, #28]
	tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_ERR);
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	695b      	ldr	r3, [r3, #20]
 800b3e6:	f003 0301 	and.w	r3, r3, #1
 800b3ea:	61bb      	str	r3, [r7, #24]
	/* UART Over-Run interrupt occurred ----------------------------------------*/
	if ((tmp1 != RESET) && (tmp2 != RESET)) {
 800b3ec:	69fb      	ldr	r3, [r7, #28]
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d011      	beq.n	800b416 <HAL_UART_IRQHandler+0x140>
 800b3f2:	69bb      	ldr	r3, [r7, #24]
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d00e      	beq.n	800b416 <HAL_UART_IRQHandler+0x140>
		__HAL_UART_CLEAR_OREFLAG(huart);
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	60bb      	str	r3, [r7, #8]
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	685b      	ldr	r3, [r3, #4]
 800b406:	60bb      	str	r3, [r7, #8]
 800b408:	68bb      	ldr	r3, [r7, #8]

		huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b40e:	f043 0208 	orr.w	r2, r3, #8
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	63da      	str	r2, [r3, #60]	; 0x3c
	}

	tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE);
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	f003 0320 	and.w	r3, r3, #32
 800b420:	2b20      	cmp	r3, #32
 800b422:	bf0c      	ite	eq
 800b424:	2301      	moveq	r3, #1
 800b426:	2300      	movne	r3, #0
 800b428:	b2db      	uxtb	r3, r3
 800b42a:	61fb      	str	r3, [r7, #28]
	tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_RXNE);
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	68db      	ldr	r3, [r3, #12]
 800b432:	f003 0320 	and.w	r3, r3, #32
 800b436:	61bb      	str	r3, [r7, #24]
	/* UART in mode Receiver ---------------------------------------------------*/
	if ((tmp1 != RESET) && (tmp2 != RESET)) {
 800b438:	69fb      	ldr	r3, [r7, #28]
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d005      	beq.n	800b44a <HAL_UART_IRQHandler+0x174>
 800b43e:	69bb      	ldr	r3, [r7, #24]
 800b440:	2b00      	cmp	r3, #0
 800b442:	d002      	beq.n	800b44a <HAL_UART_IRQHandler+0x174>
		UART_Receive_IT(huart);
 800b444:	6878      	ldr	r0, [r7, #4]
 800b446:	f000 f8e4 	bl	800b612 <UART_Receive_IT>
	}

	tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_TXE);
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	681b      	ldr	r3, [r3, #0]
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b454:	2b80      	cmp	r3, #128	; 0x80
 800b456:	bf0c      	ite	eq
 800b458:	2301      	moveq	r3, #1
 800b45a:	2300      	movne	r3, #0
 800b45c:	b2db      	uxtb	r3, r3
 800b45e:	61fb      	str	r3, [r7, #28]
	tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_TXE);
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	68db      	ldr	r3, [r3, #12]
 800b466:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b46a:	61bb      	str	r3, [r7, #24]
	/* UART in mode Transmitter ------------------------------------------------*/
	if ((tmp1 != RESET) && (tmp2 != RESET)) {
 800b46c:	69fb      	ldr	r3, [r7, #28]
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d005      	beq.n	800b47e <HAL_UART_IRQHandler+0x1a8>
 800b472:	69bb      	ldr	r3, [r7, #24]
 800b474:	2b00      	cmp	r3, #0
 800b476:	d002      	beq.n	800b47e <HAL_UART_IRQHandler+0x1a8>
		UART_Transmit_IT(huart);
 800b478:	6878      	ldr	r0, [r7, #4]
 800b47a:	f000 f83b 	bl	800b4f4 <UART_Transmit_IT>
	}

	tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_TC);
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b488:	2b40      	cmp	r3, #64	; 0x40
 800b48a:	bf0c      	ite	eq
 800b48c:	2301      	moveq	r3, #1
 800b48e:	2300      	movne	r3, #0
 800b490:	b2db      	uxtb	r3, r3
 800b492:	61fb      	str	r3, [r7, #28]
	tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_TC);
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	68db      	ldr	r3, [r3, #12]
 800b49a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b49e:	61bb      	str	r3, [r7, #24]
	/* UART in mode Transmitter end --------------------------------------------*/
	if ((tmp1 != RESET) && (tmp2 != RESET)) {
 800b4a0:	69fb      	ldr	r3, [r7, #28]
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d005      	beq.n	800b4b2 <HAL_UART_IRQHandler+0x1dc>
 800b4a6:	69bb      	ldr	r3, [r7, #24]
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d002      	beq.n	800b4b2 <HAL_UART_IRQHandler+0x1dc>
		UART_EndTransmit_IT(huart);
 800b4ac:	6878      	ldr	r0, [r7, #4]
 800b4ae:	f000 f87d 	bl	800b5ac <UART_EndTransmit_IT>
	}

	if (huart->ErrorCode != HAL_UART_ERROR_NONE) {
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	d006      	beq.n	800b4c8 <HAL_UART_IRQHandler+0x1f2>
		/* Set the UART state ready to be able to start again the process */
		huart->State = HAL_UART_STATE_READY;
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	2201      	movs	r2, #1
 800b4be:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

		HAL_UART_ErrorCallback(huart);
 800b4c2:	6878      	ldr	r0, [r7, #4]
 800b4c4:	f000 f80d 	bl	800b4e2 <HAL_UART_ErrorCallback>
	}
}
 800b4c8:	bf00      	nop
 800b4ca:	3720      	adds	r7, #32
 800b4cc:	46bd      	mov	sp, r7
 800b4ce:	bd80      	pop	{r7, pc}

0800b4d0 <HAL_UART_TxCpltCallback>:
 * @brief  Tx Transfer completed callbacks.
 * @param  huart: pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval None
 */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 800b4d0:	b480      	push	{r7}
 800b4d2:	b083      	sub	sp, #12
 800b4d4:	af00      	add	r7, sp, #0
 800b4d6:	6078      	str	r0, [r7, #4]
	/* NOTE: This function Should not be modified, when the callback is needed,
	 the HAL_UART_TxCpltCallback could be implemented in the user file
	 */
}
 800b4d8:	bf00      	nop
 800b4da:	370c      	adds	r7, #12
 800b4dc:	46bd      	mov	sp, r7
 800b4de:	bc80      	pop	{r7}
 800b4e0:	4770      	bx	lr

0800b4e2 <HAL_UART_ErrorCallback>:
 * @brief  UART error callbacks.
 * @param  huart: pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval None
 */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 800b4e2:	b480      	push	{r7}
 800b4e4:	b083      	sub	sp, #12
 800b4e6:	af00      	add	r7, sp, #0
 800b4e8:	6078      	str	r0, [r7, #4]
	/* NOTE: This function Should not be modified, when the callback is needed,
	 the HAL_UART_ErrorCallback could be implemented in the user file
	 */
}
 800b4ea:	bf00      	nop
 800b4ec:	370c      	adds	r7, #12
 800b4ee:	46bd      	mov	sp, r7
 800b4f0:	bc80      	pop	{r7}
 800b4f2:	4770      	bx	lr

0800b4f4 <UART_Transmit_IT>:
 * @brief  Sends an amount of data in non blocking mode.
 * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval HAL status
 */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart) {
 800b4f4:	b480      	push	{r7}
 800b4f6:	b085      	sub	sp, #20
 800b4f8:	af00      	add	r7, sp, #0
 800b4fa:	6078      	str	r0, [r7, #4]
	uint16_t *tmp;
	uint32_t tmp1 = 0;
 800b4fc:	2300      	movs	r3, #0
 800b4fe:	60fb      	str	r3, [r7, #12]

	tmp1 = huart->State;
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b506:	b2db      	uxtb	r3, r3
 800b508:	60fb      	str	r3, [r7, #12]
	if ((tmp1 == HAL_UART_STATE_BUSY_TX)
 800b50a:	68fb      	ldr	r3, [r7, #12]
 800b50c:	2b12      	cmp	r3, #18
 800b50e:	d002      	beq.n	800b516 <UART_Transmit_IT+0x22>
			|| (tmp1 == HAL_UART_STATE_BUSY_TX_RX)) {
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	2b32      	cmp	r3, #50	; 0x32
 800b514:	d144      	bne.n	800b5a0 <UART_Transmit_IT+0xac>
		if (huart->Init.WordLength == UART_WORDLENGTH_9B) {
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	689b      	ldr	r3, [r3, #8]
 800b51a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b51e:	d11a      	bne.n	800b556 <UART_Transmit_IT+0x62>
			tmp = (uint16_t*) huart->pTxBuffPtr;
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	6a1b      	ldr	r3, [r3, #32]
 800b524:	60bb      	str	r3, [r7, #8]
			huart->Instance->DR = (uint16_t) (*tmp & (uint16_t) 0x01FF);
 800b526:	68bb      	ldr	r3, [r7, #8]
 800b528:	881b      	ldrh	r3, [r3, #0]
 800b52a:	461a      	mov	r2, r3
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b534:	605a      	str	r2, [r3, #4]
			if (huart->Init.Parity == UART_PARITY_NONE) {
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	691b      	ldr	r3, [r3, #16]
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d105      	bne.n	800b54a <UART_Transmit_IT+0x56>
				huart->pTxBuffPtr += 2;
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	6a1b      	ldr	r3, [r3, #32]
 800b542:	1c9a      	adds	r2, r3, #2
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	621a      	str	r2, [r3, #32]
 800b548:	e00e      	b.n	800b568 <UART_Transmit_IT+0x74>
			} else {
				huart->pTxBuffPtr += 1;
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	6a1b      	ldr	r3, [r3, #32]
 800b54e:	1c5a      	adds	r2, r3, #1
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	621a      	str	r2, [r3, #32]
 800b554:	e008      	b.n	800b568 <UART_Transmit_IT+0x74>
			}
		} else {
			huart->Instance->DR = (uint8_t) (*huart->pTxBuffPtr++
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	6a1b      	ldr	r3, [r3, #32]
 800b55a:	1c59      	adds	r1, r3, #1
 800b55c:	687a      	ldr	r2, [r7, #4]
 800b55e:	6211      	str	r1, [r2, #32]
 800b560:	781a      	ldrb	r2, [r3, #0]
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	605a      	str	r2, [r3, #4]
					& (uint8_t) 0x00FF);
		}

		if (--huart->TxXferCount == 0) {
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b56c:	3b01      	subs	r3, #1
 800b56e:	b29a      	uxth	r2, r3
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	84da      	strh	r2, [r3, #38]	; 0x26
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b578:	2b00      	cmp	r3, #0
 800b57a:	d10f      	bne.n	800b59c <UART_Transmit_IT+0xa8>
			/* Disable the UART Transmit Complete Interrupt */
			__HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	68da      	ldr	r2, [r3, #12]
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b58a:	60da      	str	r2, [r3, #12]

			/* Enable the UART Transmit Complete Interrupt */
			__HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	68da      	ldr	r2, [r3, #12]
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b59a:	60da      	str	r2, [r3, #12]
		}
		return HAL_OK;
 800b59c:	2300      	movs	r3, #0
 800b59e:	e000      	b.n	800b5a2 <UART_Transmit_IT+0xae>
	} else {
		return HAL_BUSY;
 800b5a0:	2302      	movs	r3, #2
	}
}
 800b5a2:	4618      	mov	r0, r3
 800b5a4:	3714      	adds	r7, #20
 800b5a6:	46bd      	mov	sp, r7
 800b5a8:	bc80      	pop	{r7}
 800b5aa:	4770      	bx	lr

0800b5ac <UART_EndTransmit_IT>:
 * @brief  Wraps up transmission in non blocking mode.
 * @param  huart: pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval HAL status
 */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart) {
 800b5ac:	b580      	push	{r7, lr}
 800b5ae:	b082      	sub	sp, #8
 800b5b0:	af00      	add	r7, sp, #0
 800b5b2:	6078      	str	r0, [r7, #4]
	/* Disable the UART Transmit Complete Interrupt */
	__HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	681b      	ldr	r3, [r3, #0]
 800b5b8:	68da      	ldr	r2, [r3, #12]
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b5c2:	60da      	str	r2, [r3, #12]

	/* Check if a receive process is ongoing or not */
	if (huart->State == HAL_UART_STATE_BUSY_TX_RX) {
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b5ca:	b2db      	uxtb	r3, r3
 800b5cc:	2b32      	cmp	r3, #50	; 0x32
 800b5ce:	d104      	bne.n	800b5da <UART_EndTransmit_IT+0x2e>
		huart->State = HAL_UART_STATE_BUSY_RX;
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	2222      	movs	r2, #34	; 0x22
 800b5d4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800b5d8:	e013      	b.n	800b602 <UART_EndTransmit_IT+0x56>
	} else {
		/* Disable the UART Parity Error Interrupt */
		__HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	68da      	ldr	r2, [r3, #12]
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b5e8:	60da      	str	r2, [r3, #12]

		/* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
		__HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	695a      	ldr	r2, [r3, #20]
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	f022 0201 	bic.w	r2, r2, #1
 800b5f8:	615a      	str	r2, [r3, #20]

		huart->State = HAL_UART_STATE_READY;
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	2201      	movs	r2, #1
 800b5fe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	}

	HAL_UART_TxCpltCallback(huart);
 800b602:	6878      	ldr	r0, [r7, #4]
 800b604:	f7ff ff64 	bl	800b4d0 <HAL_UART_TxCpltCallback>

	return HAL_OK;
 800b608:	2300      	movs	r3, #0
}
 800b60a:	4618      	mov	r0, r3
 800b60c:	3708      	adds	r7, #8
 800b60e:	46bd      	mov	sp, r7
 800b610:	bd80      	pop	{r7, pc}

0800b612 <UART_Receive_IT>:
 * @brief  Receives an amount of data in non blocking mode 
 * @param  huart: pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval HAL status
 */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart) {
 800b612:	b580      	push	{r7, lr}
 800b614:	b084      	sub	sp, #16
 800b616:	af00      	add	r7, sp, #0
 800b618:	6078      	str	r0, [r7, #4]
	uint16_t *tmp;
	uint32_t tmp1 = 0;
 800b61a:	2300      	movs	r3, #0
 800b61c:	60fb      	str	r3, [r7, #12]

	tmp1 = huart->State;
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b624:	b2db      	uxtb	r3, r3
 800b626:	60fb      	str	r3, [r7, #12]
	if ((tmp1 == HAL_UART_STATE_BUSY_RX)
 800b628:	68fb      	ldr	r3, [r7, #12]
 800b62a:	2b22      	cmp	r3, #34	; 0x22
 800b62c:	d002      	beq.n	800b634 <UART_Receive_IT+0x22>
			|| (tmp1 == HAL_UART_STATE_BUSY_TX_RX)) {
 800b62e:	68fb      	ldr	r3, [r7, #12]
 800b630:	2b32      	cmp	r3, #50	; 0x32
 800b632:	d17c      	bne.n	800b72e <UART_Receive_IT+0x11c>
		if (huart->Init.WordLength == UART_WORDLENGTH_9B) {
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	689b      	ldr	r3, [r3, #8]
 800b638:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b63c:	d123      	bne.n	800b686 <UART_Receive_IT+0x74>
			tmp = (uint16_t*) huart->pRxBuffPtr;
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b642:	60bb      	str	r3, [r7, #8]
			if (huart->Init.Parity == UART_PARITY_NONE) {
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	691b      	ldr	r3, [r3, #16]
 800b648:	2b00      	cmp	r3, #0
 800b64a:	d10e      	bne.n	800b66a <UART_Receive_IT+0x58>
				*tmp = (uint16_t) (huart->Instance->DR & (uint16_t) 0x01FF);
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	685b      	ldr	r3, [r3, #4]
 800b652:	b29b      	uxth	r3, r3
 800b654:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b658:	b29a      	uxth	r2, r3
 800b65a:	68bb      	ldr	r3, [r7, #8]
 800b65c:	801a      	strh	r2, [r3, #0]
				huart->pRxBuffPtr += 2;
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b662:	1c9a      	adds	r2, r3, #2
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	629a      	str	r2, [r3, #40]	; 0x28
 800b668:	e029      	b.n	800b6be <UART_Receive_IT+0xac>
			} else {
				*tmp = (uint16_t) (huart->Instance->DR & (uint16_t) 0x00FF);
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	685b      	ldr	r3, [r3, #4]
 800b670:	b29b      	uxth	r3, r3
 800b672:	b2db      	uxtb	r3, r3
 800b674:	b29a      	uxth	r2, r3
 800b676:	68bb      	ldr	r3, [r7, #8]
 800b678:	801a      	strh	r2, [r3, #0]
				huart->pRxBuffPtr += 1;
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b67e:	1c5a      	adds	r2, r3, #1
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	629a      	str	r2, [r3, #40]	; 0x28
 800b684:	e01b      	b.n	800b6be <UART_Receive_IT+0xac>
			}
		} else {
			if (huart->Init.Parity == UART_PARITY_NONE) {
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	691b      	ldr	r3, [r3, #16]
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d10a      	bne.n	800b6a4 <UART_Receive_IT+0x92>
				*huart->pRxBuffPtr++ = (uint8_t) (huart->Instance->DR
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	681b      	ldr	r3, [r3, #0]
 800b692:	6858      	ldr	r0, [r3, #4]
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b698:	1c59      	adds	r1, r3, #1
 800b69a:	687a      	ldr	r2, [r7, #4]
 800b69c:	6291      	str	r1, [r2, #40]	; 0x28
 800b69e:	b2c2      	uxtb	r2, r0
 800b6a0:	701a      	strb	r2, [r3, #0]
 800b6a2:	e00c      	b.n	800b6be <UART_Receive_IT+0xac>
						& (uint8_t) 0x00FF);
			} else {
				*huart->pRxBuffPtr++ = (uint8_t) (huart->Instance->DR
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	685b      	ldr	r3, [r3, #4]
 800b6aa:	b2da      	uxtb	r2, r3
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b6b0:	1c58      	adds	r0, r3, #1
 800b6b2:	6879      	ldr	r1, [r7, #4]
 800b6b4:	6288      	str	r0, [r1, #40]	; 0x28
 800b6b6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b6ba:	b2d2      	uxtb	r2, r2
 800b6bc:	701a      	strb	r2, [r3, #0]
						& (uint8_t) 0x007F);
			}
		}

		if (--huart->RxXferCount == 0) {
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b6c2:	3b01      	subs	r3, #1
 800b6c4:	b29a      	uxth	r2, r3
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	85da      	strh	r2, [r3, #46]	; 0x2e
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	d12b      	bne.n	800b72a <UART_Receive_IT+0x118>
			__HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	68da      	ldr	r2, [r3, #12]
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	f022 0220 	bic.w	r2, r2, #32
 800b6e0:	60da      	str	r2, [r3, #12]

			/* Check if a transmit process is ongoing or not */
			if (huart->State == HAL_UART_STATE_BUSY_TX_RX) {
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b6e8:	b2db      	uxtb	r3, r3
 800b6ea:	2b32      	cmp	r3, #50	; 0x32
 800b6ec:	d104      	bne.n	800b6f8 <UART_Receive_IT+0xe6>
				huart->State = HAL_UART_STATE_BUSY_TX;
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	2212      	movs	r2, #18
 800b6f2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800b6f6:	e013      	b.n	800b720 <UART_Receive_IT+0x10e>
			} else {
				/* Disable the UART Parity Error Interrupt */
				__HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	68da      	ldr	r2, [r3, #12]
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	681b      	ldr	r3, [r3, #0]
 800b702:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b706:	60da      	str	r2, [r3, #12]

				/* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
				__HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	695a      	ldr	r2, [r3, #20]
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	f022 0201 	bic.w	r2, r2, #1
 800b716:	615a      	str	r2, [r3, #20]

				huart->State = HAL_UART_STATE_READY;
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	2201      	movs	r2, #1
 800b71c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
			}
			HAL_UART_RxCpltCallback(huart);
 800b720:	6878      	ldr	r0, [r7, #4]
 800b722:	f7f7 f929 	bl	8002978 <HAL_UART_RxCpltCallback>

			return HAL_OK;
 800b726:	2300      	movs	r3, #0
 800b728:	e002      	b.n	800b730 <UART_Receive_IT+0x11e>
		}
		return HAL_OK;
 800b72a:	2300      	movs	r3, #0
 800b72c:	e000      	b.n	800b730 <UART_Receive_IT+0x11e>
	} else {
		return HAL_BUSY;
 800b72e:	2302      	movs	r3, #2
	}
}
 800b730:	4618      	mov	r0, r3
 800b732:	3710      	adds	r7, #16
 800b734:	46bd      	mov	sp, r7
 800b736:	bd80      	pop	{r7, pc}

0800b738 <UART_SetConfig>:
 * @brief  Configures the UART peripheral. 
 * @param  huart: pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval None
 */
static void UART_SetConfig(UART_HandleTypeDef *huart) {
 800b738:	b5b0      	push	{r4, r5, r7, lr}
 800b73a:	b084      	sub	sp, #16
 800b73c:	af00      	add	r7, sp, #0
 800b73e:	6078      	str	r0, [r7, #4]
	uint32_t tmpreg = 0x00;
 800b740:	2300      	movs	r3, #0
 800b742:	60fb      	str	r3, [r7, #12]
	assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
	assert_param(IS_UART_PARITY(huart->Init.Parity));
	assert_param(IS_UART_MODE(huart->Init.Mode));

	/*-------------------------- USART CR2 Configuration -----------------------*/
	tmpreg = huart->Instance->CR2;
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	691b      	ldr	r3, [r3, #16]
 800b74a:	60fb      	str	r3, [r7, #12]

	/* Clear STOP[13:12] bits */
	tmpreg &= (uint32_t) ~((uint32_t) USART_CR2_STOP);
 800b74c:	68fb      	ldr	r3, [r7, #12]
 800b74e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800b752:	60fb      	str	r3, [r7, #12]

	/* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
	tmpreg |= (uint32_t) huart->Init.StopBits;
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	68db      	ldr	r3, [r3, #12]
 800b758:	68fa      	ldr	r2, [r7, #12]
 800b75a:	4313      	orrs	r3, r2
 800b75c:	60fb      	str	r3, [r7, #12]

	/* Write to USART CR2 */
	huart->Instance->CR2 = (uint32_t) tmpreg;
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	68fa      	ldr	r2, [r7, #12]
 800b764:	611a      	str	r2, [r3, #16]

	/*-------------------------- USART CR1 Configuration -----------------------*/
	tmpreg = huart->Instance->CR1;
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	681b      	ldr	r3, [r3, #0]
 800b76a:	68db      	ldr	r3, [r3, #12]
 800b76c:	60fb      	str	r3, [r7, #12]

	/* Clear M, PCE, PS, TE and RE bits */
	tmpreg &= (uint32_t) ~((uint32_t) (USART_CR1_M | USART_CR1_PCE
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800b774:	f023 030c 	bic.w	r3, r3, #12
 800b778:	60fb      	str	r3, [r7, #12]
	/* Configure the UART Word Length, Parity and mode: 
	 Set the M bits according to huart->Init.WordLength value 
	 Set PCE and PS bits according to huart->Init.Parity value
	 Set TE and RE bits according to huart->Init.Mode value
	 Set OVER8 bit according to huart->Init.OverSampling value */
	tmpreg |= (uint32_t) huart->Init.WordLength | huart->Init.Parity
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	689a      	ldr	r2, [r3, #8]
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	691b      	ldr	r3, [r3, #16]
 800b782:	431a      	orrs	r2, r3
			| huart->Init.Mode | huart->Init.OverSampling;
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	695b      	ldr	r3, [r3, #20]
 800b788:	431a      	orrs	r2, r3
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	69db      	ldr	r3, [r3, #28]
 800b78e:	4313      	orrs	r3, r2
	tmpreg |= (uint32_t) huart->Init.WordLength | huart->Init.Parity
 800b790:	68fa      	ldr	r2, [r7, #12]
 800b792:	4313      	orrs	r3, r2
 800b794:	60fb      	str	r3, [r7, #12]

	/* Write to USART CR1 */
	huart->Instance->CR1 = (uint32_t) tmpreg;
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	68fa      	ldr	r2, [r7, #12]
 800b79c:	60da      	str	r2, [r3, #12]

	/*-------------------------- USART CR3 Configuration -----------------------*/
	tmpreg = huart->Instance->CR3;
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	695b      	ldr	r3, [r3, #20]
 800b7a4:	60fb      	str	r3, [r7, #12]

	/* Clear CTSE and RTSE bits */
	tmpreg &= (uint32_t) ~((uint32_t) (USART_CR3_RTSE | USART_CR3_CTSE));
 800b7a6:	68fb      	ldr	r3, [r7, #12]
 800b7a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b7ac:	60fb      	str	r3, [r7, #12]

	/* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
	tmpreg |= huart->Init.HwFlowCtl;
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	699b      	ldr	r3, [r3, #24]
 800b7b2:	68fa      	ldr	r2, [r7, #12]
 800b7b4:	4313      	orrs	r3, r2
 800b7b6:	60fb      	str	r3, [r7, #12]

	/* Write to USART CR3 */
	huart->Instance->CR3 = (uint32_t) tmpreg;
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	681b      	ldr	r3, [r3, #0]
 800b7bc:	68fa      	ldr	r2, [r7, #12]
 800b7be:	615a      	str	r2, [r3, #20]

	/* Check the Over Sampling */
	if (huart->Init.OverSampling == UART_OVERSAMPLING_8) {
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	69db      	ldr	r3, [r3, #28]
 800b7c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b7c8:	f040 808c 	bne.w	800b8e4 <UART_SetConfig+0x1ac>
		/*-------------------------- USART BRR Configuration ---------------------*/
		if ((huart->Instance == USART1) || (huart->Instance == USART6)) {
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	681b      	ldr	r3, [r3, #0]
 800b7d0:	4a8c      	ldr	r2, [pc, #560]	; (800ba04 <UART_SetConfig+0x2cc>)
 800b7d2:	4293      	cmp	r3, r2
 800b7d4:	d004      	beq.n	800b7e0 <UART_SetConfig+0xa8>
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	681b      	ldr	r3, [r3, #0]
 800b7da:	4a8b      	ldr	r2, [pc, #556]	; (800ba08 <UART_SetConfig+0x2d0>)
 800b7dc:	4293      	cmp	r3, r2
 800b7de:	d140      	bne.n	800b862 <UART_SetConfig+0x12a>
			huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(),
 800b7e0:	f7fe ffa2 	bl	800a728 <HAL_RCC_GetPCLK2Freq>
 800b7e4:	4602      	mov	r2, r0
 800b7e6:	4613      	mov	r3, r2
 800b7e8:	009b      	lsls	r3, r3, #2
 800b7ea:	4413      	add	r3, r2
 800b7ec:	009a      	lsls	r2, r3, #2
 800b7ee:	441a      	add	r2, r3
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	685b      	ldr	r3, [r3, #4]
 800b7f4:	005b      	lsls	r3, r3, #1
 800b7f6:	fbb2 f3f3 	udiv	r3, r2, r3
 800b7fa:	4a84      	ldr	r2, [pc, #528]	; (800ba0c <UART_SetConfig+0x2d4>)
 800b7fc:	fba2 2303 	umull	r2, r3, r2, r3
 800b800:	095b      	lsrs	r3, r3, #5
 800b802:	011c      	lsls	r4, r3, #4
 800b804:	f7fe ff90 	bl	800a728 <HAL_RCC_GetPCLK2Freq>
 800b808:	4602      	mov	r2, r0
 800b80a:	4613      	mov	r3, r2
 800b80c:	009b      	lsls	r3, r3, #2
 800b80e:	4413      	add	r3, r2
 800b810:	009a      	lsls	r2, r3, #2
 800b812:	441a      	add	r2, r3
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	685b      	ldr	r3, [r3, #4]
 800b818:	005b      	lsls	r3, r3, #1
 800b81a:	fbb2 f5f3 	udiv	r5, r2, r3
 800b81e:	f7fe ff83 	bl	800a728 <HAL_RCC_GetPCLK2Freq>
 800b822:	4602      	mov	r2, r0
 800b824:	4613      	mov	r3, r2
 800b826:	009b      	lsls	r3, r3, #2
 800b828:	4413      	add	r3, r2
 800b82a:	009a      	lsls	r2, r3, #2
 800b82c:	441a      	add	r2, r3
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	685b      	ldr	r3, [r3, #4]
 800b832:	005b      	lsls	r3, r3, #1
 800b834:	fbb2 f3f3 	udiv	r3, r2, r3
 800b838:	4a74      	ldr	r2, [pc, #464]	; (800ba0c <UART_SetConfig+0x2d4>)
 800b83a:	fba2 2303 	umull	r2, r3, r2, r3
 800b83e:	095b      	lsrs	r3, r3, #5
 800b840:	2264      	movs	r2, #100	; 0x64
 800b842:	fb02 f303 	mul.w	r3, r2, r3
 800b846:	1aeb      	subs	r3, r5, r3
 800b848:	011b      	lsls	r3, r3, #4
 800b84a:	3332      	adds	r3, #50	; 0x32
 800b84c:	4a6f      	ldr	r2, [pc, #444]	; (800ba0c <UART_SetConfig+0x2d4>)
 800b84e:	fba2 2303 	umull	r2, r3, r2, r3
 800b852:	095b      	lsrs	r3, r3, #5
 800b854:	f003 020f 	and.w	r2, r3, #15
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	4322      	orrs	r2, r4
 800b85e:	609a      	str	r2, [r3, #8]
 800b860:	e0cc      	b.n	800b9fc <UART_SetConfig+0x2c4>
					huart->Init.BaudRate);
		} else {
			huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(),
 800b862:	f7fe ff3b 	bl	800a6dc <HAL_RCC_GetPCLK1Freq>
 800b866:	4602      	mov	r2, r0
 800b868:	4613      	mov	r3, r2
 800b86a:	009b      	lsls	r3, r3, #2
 800b86c:	4413      	add	r3, r2
 800b86e:	009a      	lsls	r2, r3, #2
 800b870:	441a      	add	r2, r3
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	685b      	ldr	r3, [r3, #4]
 800b876:	005b      	lsls	r3, r3, #1
 800b878:	fbb2 f3f3 	udiv	r3, r2, r3
 800b87c:	4a63      	ldr	r2, [pc, #396]	; (800ba0c <UART_SetConfig+0x2d4>)
 800b87e:	fba2 2303 	umull	r2, r3, r2, r3
 800b882:	095b      	lsrs	r3, r3, #5
 800b884:	011c      	lsls	r4, r3, #4
 800b886:	f7fe ff29 	bl	800a6dc <HAL_RCC_GetPCLK1Freq>
 800b88a:	4602      	mov	r2, r0
 800b88c:	4613      	mov	r3, r2
 800b88e:	009b      	lsls	r3, r3, #2
 800b890:	4413      	add	r3, r2
 800b892:	009a      	lsls	r2, r3, #2
 800b894:	441a      	add	r2, r3
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	685b      	ldr	r3, [r3, #4]
 800b89a:	005b      	lsls	r3, r3, #1
 800b89c:	fbb2 f5f3 	udiv	r5, r2, r3
 800b8a0:	f7fe ff1c 	bl	800a6dc <HAL_RCC_GetPCLK1Freq>
 800b8a4:	4602      	mov	r2, r0
 800b8a6:	4613      	mov	r3, r2
 800b8a8:	009b      	lsls	r3, r3, #2
 800b8aa:	4413      	add	r3, r2
 800b8ac:	009a      	lsls	r2, r3, #2
 800b8ae:	441a      	add	r2, r3
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	685b      	ldr	r3, [r3, #4]
 800b8b4:	005b      	lsls	r3, r3, #1
 800b8b6:	fbb2 f3f3 	udiv	r3, r2, r3
 800b8ba:	4a54      	ldr	r2, [pc, #336]	; (800ba0c <UART_SetConfig+0x2d4>)
 800b8bc:	fba2 2303 	umull	r2, r3, r2, r3
 800b8c0:	095b      	lsrs	r3, r3, #5
 800b8c2:	2264      	movs	r2, #100	; 0x64
 800b8c4:	fb02 f303 	mul.w	r3, r2, r3
 800b8c8:	1aeb      	subs	r3, r5, r3
 800b8ca:	011b      	lsls	r3, r3, #4
 800b8cc:	3332      	adds	r3, #50	; 0x32
 800b8ce:	4a4f      	ldr	r2, [pc, #316]	; (800ba0c <UART_SetConfig+0x2d4>)
 800b8d0:	fba2 2303 	umull	r2, r3, r2, r3
 800b8d4:	095b      	lsrs	r3, r3, #5
 800b8d6:	f003 020f 	and.w	r2, r3, #15
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	4322      	orrs	r2, r4
 800b8e0:	609a      	str	r2, [r3, #8]
		} else {
			huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(),
					huart->Init.BaudRate);
		}
	}
}
 800b8e2:	e08b      	b.n	800b9fc <UART_SetConfig+0x2c4>
		if ((huart->Instance == USART1) || (huart->Instance == USART6)) {
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	681b      	ldr	r3, [r3, #0]
 800b8e8:	4a46      	ldr	r2, [pc, #280]	; (800ba04 <UART_SetConfig+0x2cc>)
 800b8ea:	4293      	cmp	r3, r2
 800b8ec:	d004      	beq.n	800b8f8 <UART_SetConfig+0x1c0>
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	4a45      	ldr	r2, [pc, #276]	; (800ba08 <UART_SetConfig+0x2d0>)
 800b8f4:	4293      	cmp	r3, r2
 800b8f6:	d140      	bne.n	800b97a <UART_SetConfig+0x242>
			huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(),
 800b8f8:	f7fe ff16 	bl	800a728 <HAL_RCC_GetPCLK2Freq>
 800b8fc:	4602      	mov	r2, r0
 800b8fe:	4613      	mov	r3, r2
 800b900:	009b      	lsls	r3, r3, #2
 800b902:	4413      	add	r3, r2
 800b904:	009a      	lsls	r2, r3, #2
 800b906:	441a      	add	r2, r3
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	685b      	ldr	r3, [r3, #4]
 800b90c:	009b      	lsls	r3, r3, #2
 800b90e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b912:	4a3e      	ldr	r2, [pc, #248]	; (800ba0c <UART_SetConfig+0x2d4>)
 800b914:	fba2 2303 	umull	r2, r3, r2, r3
 800b918:	095b      	lsrs	r3, r3, #5
 800b91a:	011c      	lsls	r4, r3, #4
 800b91c:	f7fe ff04 	bl	800a728 <HAL_RCC_GetPCLK2Freq>
 800b920:	4602      	mov	r2, r0
 800b922:	4613      	mov	r3, r2
 800b924:	009b      	lsls	r3, r3, #2
 800b926:	4413      	add	r3, r2
 800b928:	009a      	lsls	r2, r3, #2
 800b92a:	441a      	add	r2, r3
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	685b      	ldr	r3, [r3, #4]
 800b930:	009b      	lsls	r3, r3, #2
 800b932:	fbb2 f5f3 	udiv	r5, r2, r3
 800b936:	f7fe fef7 	bl	800a728 <HAL_RCC_GetPCLK2Freq>
 800b93a:	4602      	mov	r2, r0
 800b93c:	4613      	mov	r3, r2
 800b93e:	009b      	lsls	r3, r3, #2
 800b940:	4413      	add	r3, r2
 800b942:	009a      	lsls	r2, r3, #2
 800b944:	441a      	add	r2, r3
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	685b      	ldr	r3, [r3, #4]
 800b94a:	009b      	lsls	r3, r3, #2
 800b94c:	fbb2 f3f3 	udiv	r3, r2, r3
 800b950:	4a2e      	ldr	r2, [pc, #184]	; (800ba0c <UART_SetConfig+0x2d4>)
 800b952:	fba2 2303 	umull	r2, r3, r2, r3
 800b956:	095b      	lsrs	r3, r3, #5
 800b958:	2264      	movs	r2, #100	; 0x64
 800b95a:	fb02 f303 	mul.w	r3, r2, r3
 800b95e:	1aeb      	subs	r3, r5, r3
 800b960:	011b      	lsls	r3, r3, #4
 800b962:	3332      	adds	r3, #50	; 0x32
 800b964:	4a29      	ldr	r2, [pc, #164]	; (800ba0c <UART_SetConfig+0x2d4>)
 800b966:	fba2 2303 	umull	r2, r3, r2, r3
 800b96a:	095b      	lsrs	r3, r3, #5
 800b96c:	f003 020f 	and.w	r2, r3, #15
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	681b      	ldr	r3, [r3, #0]
 800b974:	4322      	orrs	r2, r4
 800b976:	609a      	str	r2, [r3, #8]
 800b978:	e040      	b.n	800b9fc <UART_SetConfig+0x2c4>
			huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(),
 800b97a:	f7fe feaf 	bl	800a6dc <HAL_RCC_GetPCLK1Freq>
 800b97e:	4602      	mov	r2, r0
 800b980:	4613      	mov	r3, r2
 800b982:	009b      	lsls	r3, r3, #2
 800b984:	4413      	add	r3, r2
 800b986:	009a      	lsls	r2, r3, #2
 800b988:	441a      	add	r2, r3
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	685b      	ldr	r3, [r3, #4]
 800b98e:	009b      	lsls	r3, r3, #2
 800b990:	fbb2 f3f3 	udiv	r3, r2, r3
 800b994:	4a1d      	ldr	r2, [pc, #116]	; (800ba0c <UART_SetConfig+0x2d4>)
 800b996:	fba2 2303 	umull	r2, r3, r2, r3
 800b99a:	095b      	lsrs	r3, r3, #5
 800b99c:	011c      	lsls	r4, r3, #4
 800b99e:	f7fe fe9d 	bl	800a6dc <HAL_RCC_GetPCLK1Freq>
 800b9a2:	4602      	mov	r2, r0
 800b9a4:	4613      	mov	r3, r2
 800b9a6:	009b      	lsls	r3, r3, #2
 800b9a8:	4413      	add	r3, r2
 800b9aa:	009a      	lsls	r2, r3, #2
 800b9ac:	441a      	add	r2, r3
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	685b      	ldr	r3, [r3, #4]
 800b9b2:	009b      	lsls	r3, r3, #2
 800b9b4:	fbb2 f5f3 	udiv	r5, r2, r3
 800b9b8:	f7fe fe90 	bl	800a6dc <HAL_RCC_GetPCLK1Freq>
 800b9bc:	4602      	mov	r2, r0
 800b9be:	4613      	mov	r3, r2
 800b9c0:	009b      	lsls	r3, r3, #2
 800b9c2:	4413      	add	r3, r2
 800b9c4:	009a      	lsls	r2, r3, #2
 800b9c6:	441a      	add	r2, r3
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	685b      	ldr	r3, [r3, #4]
 800b9cc:	009b      	lsls	r3, r3, #2
 800b9ce:	fbb2 f3f3 	udiv	r3, r2, r3
 800b9d2:	4a0e      	ldr	r2, [pc, #56]	; (800ba0c <UART_SetConfig+0x2d4>)
 800b9d4:	fba2 2303 	umull	r2, r3, r2, r3
 800b9d8:	095b      	lsrs	r3, r3, #5
 800b9da:	2264      	movs	r2, #100	; 0x64
 800b9dc:	fb02 f303 	mul.w	r3, r2, r3
 800b9e0:	1aeb      	subs	r3, r5, r3
 800b9e2:	011b      	lsls	r3, r3, #4
 800b9e4:	3332      	adds	r3, #50	; 0x32
 800b9e6:	4a09      	ldr	r2, [pc, #36]	; (800ba0c <UART_SetConfig+0x2d4>)
 800b9e8:	fba2 2303 	umull	r2, r3, r2, r3
 800b9ec:	095b      	lsrs	r3, r3, #5
 800b9ee:	f003 020f 	and.w	r2, r3, #15
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	681b      	ldr	r3, [r3, #0]
 800b9f6:	4322      	orrs	r2, r4
 800b9f8:	609a      	str	r2, [r3, #8]
}
 800b9fa:	e7ff      	b.n	800b9fc <UART_SetConfig+0x2c4>
 800b9fc:	bf00      	nop
 800b9fe:	3710      	adds	r7, #16
 800ba00:	46bd      	mov	sp, r7
 800ba02:	bdb0      	pop	{r4, r5, r7, pc}
 800ba04:	40011000 	.word	0x40011000
 800ba08:	40011400 	.word	0x40011400
 800ba0c:	51eb851f 	.word	0x51eb851f

0800ba10 <FSMC_NORSRAM_Init>:
 * @param  Device: Pointer to NORSRAM device instance
 * @param  Init: Pointer to NORSRAM Initialization structure   
 * @retval HAL status
 */
HAL_StatusTypeDef FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
		FSMC_NORSRAM_InitTypeDef *Init) {
 800ba10:	b480      	push	{r7}
 800ba12:	b085      	sub	sp, #20
 800ba14:	af00      	add	r7, sp, #0
 800ba16:	6078      	str	r0, [r7, #4]
 800ba18:	6039      	str	r1, [r7, #0]
	uint32_t tmpr = 0;
 800ba1a:	2300      	movs	r3, #0
 800ba1c:	60fb      	str	r3, [r7, #12]
	assert_param(IS_FSMC_EXTENDED_MODE(Init->ExtendedMode));
	assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
	assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));

	/* Get the BTCR register value */
	tmpr = Device->BTCR[Init->NSBank];
 800ba1e:	683b      	ldr	r3, [r7, #0]
 800ba20:	681a      	ldr	r2, [r3, #0]
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba28:	60fb      	str	r3, [r7, #12]

	/* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
	 WAITEN, EXTMOD, ASYNCWAIT, CBURSTRW and CCLKEN bits */
	tmpr &= ((uint32_t) ~(FSMC_BCR1_MBKEN | FSMC_BCR1_MUXEN | FSMC_BCR1_MTYP |
 800ba2a:	68fa      	ldr	r2, [r7, #12]
 800ba2c:	4b1e      	ldr	r3, [pc, #120]	; (800baa8 <FSMC_NORSRAM_Init+0x98>)
 800ba2e:	4013      	ands	r3, r2
 800ba30:	60fb      	str	r3, [r7, #12]
	FSMC_BCR1_MWID | FSMC_BCR1_FACCEN | FSMC_BCR1_BURSTEN |
	FSMC_BCR1_WAITPOL | FSMC_BCR1_WRAPMOD | FSMC_BCR1_WAITCFG |
	FSMC_BCR1_WREN | FSMC_BCR1_WAITEN | FSMC_BCR1_EXTMOD |
	FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CBURSTRW));
	/* Set NORSRAM device control parameters */
	tmpr |= (uint32_t) (Init->DataAddressMux |\
 800ba32:	683b      	ldr	r3, [r7, #0]
 800ba34:	685a      	ldr	r2, [r3, #4]
 Init->MemoryType
 800ba36:	683b      	ldr	r3, [r7, #0]
 800ba38:	689b      	ldr	r3, [r3, #8]
	tmpr |= (uint32_t) (Init->DataAddressMux |\
 800ba3a:	431a      	orrs	r2, r3
			|\
 Init->MemoryDataWidth |\
 800ba3c:	683b      	ldr	r3, [r7, #0]
 800ba3e:	68db      	ldr	r3, [r3, #12]
			|\
 800ba40:	431a      	orrs	r2, r3
 Init->BurstAccessMode
 800ba42:	683b      	ldr	r3, [r7, #0]
 800ba44:	691b      	ldr	r3, [r3, #16]
 Init->MemoryDataWidth |\
 800ba46:	431a      	orrs	r2, r3
			|\
 Init->WaitSignalPolarity |\
 800ba48:	683b      	ldr	r3, [r7, #0]
 800ba4a:	695b      	ldr	r3, [r3, #20]
			|\
 800ba4c:	431a      	orrs	r2, r3
 Init->WrapMode
 800ba4e:	683b      	ldr	r3, [r7, #0]
 800ba50:	699b      	ldr	r3, [r3, #24]
 Init->WaitSignalPolarity |\
 800ba52:	431a      	orrs	r2, r3
			|\
 Init->WaitSignalActive |\
 800ba54:	683b      	ldr	r3, [r7, #0]
 800ba56:	69db      	ldr	r3, [r3, #28]
			|\
 800ba58:	431a      	orrs	r2, r3
 Init->WriteOperation
 800ba5a:	683b      	ldr	r3, [r7, #0]
 800ba5c:	6a1b      	ldr	r3, [r3, #32]
 Init->WaitSignalActive |\
 800ba5e:	431a      	orrs	r2, r3
			|\
 Init->WaitSignal |\
 800ba60:	683b      	ldr	r3, [r7, #0]
 800ba62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
			|\
 800ba64:	431a      	orrs	r2, r3
 Init->ExtendedMode
 800ba66:	683b      	ldr	r3, [r7, #0]
 800ba68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 Init->WaitSignal |\
 800ba6a:	431a      	orrs	r2, r3
			|\
 Init->AsynchronousWait |\
 800ba6c:	683b      	ldr	r3, [r7, #0]
 800ba6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
			|\
 800ba70:	431a      	orrs	r2, r3
 Init->WriteBurst);
 800ba72:	683b      	ldr	r3, [r7, #0]
 800ba74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 Init->AsynchronousWait |\
 800ba76:	4313      	orrs	r3, r2
	tmpr |= (uint32_t) (Init->DataAddressMux |\
 800ba78:	68fa      	ldr	r2, [r7, #12]
 800ba7a:	4313      	orrs	r3, r2
 800ba7c:	60fb      	str	r3, [r7, #12]

	if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR) {
 800ba7e:	683b      	ldr	r3, [r7, #0]
 800ba80:	689b      	ldr	r3, [r3, #8]
 800ba82:	2b08      	cmp	r3, #8
 800ba84:	d103      	bne.n	800ba8e <FSMC_NORSRAM_Init+0x7e>
		tmpr |= (uint32_t) FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800ba86:	68fb      	ldr	r3, [r7, #12]
 800ba88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ba8c:	60fb      	str	r3, [r7, #12]
	}

	Device->BTCR[Init->NSBank] = tmpr;
 800ba8e:	683b      	ldr	r3, [r7, #0]
 800ba90:	681a      	ldr	r2, [r3, #0]
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	68f9      	ldr	r1, [r7, #12]
 800ba96:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	return HAL_OK;
 800ba9a:	2300      	movs	r3, #0
}
 800ba9c:	4618      	mov	r0, r3
 800ba9e:	3714      	adds	r7, #20
 800baa0:	46bd      	mov	sp, r7
 800baa2:	bc80      	pop	{r7}
 800baa4:	4770      	bx	lr
 800baa6:	bf00      	nop
 800baa8:	fff70080 	.word	0xfff70080

0800baac <FSMC_NORSRAM_Timing_Init>:
 * @param  Timing: Pointer to NORSRAM Timing structure
 * @param  Bank: NORSRAM bank number  
 * @retval HAL status
 */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
		FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank) {
 800baac:	b480      	push	{r7}
 800baae:	b087      	sub	sp, #28
 800bab0:	af00      	add	r7, sp, #0
 800bab2:	60f8      	str	r0, [r7, #12]
 800bab4:	60b9      	str	r1, [r7, #8]
 800bab6:	607a      	str	r2, [r7, #4]
	uint32_t tmpr = 0;
 800bab8:	2300      	movs	r3, #0
 800baba:	617b      	str	r3, [r7, #20]
	assert_param(IS_FSMC_CLK_DIV(Timing->CLKDivision));
	assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
	assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));

	/* Get the BTCR register value */
	tmpr = Device->BTCR[Bank + 1];
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	1c5a      	adds	r2, r3, #1
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bac6:	617b      	str	r3, [r7, #20]

	/* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
	tmpr &= ((uint32_t) ~(FSMC_BTR1_ADDSET | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST
 800bac8:	697b      	ldr	r3, [r7, #20]
 800baca:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 800bace:	617b      	str	r3, [r7, #20]
			|
			FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT |
			FSMC_BTR1_ACCMOD));

	/* Set FSMC_NORSRAM device timing parameters */
	tmpr |= (uint32_t) (Timing->AddressSetupTime
 800bad0:	68bb      	ldr	r3, [r7, #8]
 800bad2:	681a      	ldr	r2, [r3, #0]
			|\
 ((Timing->AddressHoldTime) << 4)
 800bad4:	68bb      	ldr	r3, [r7, #8]
 800bad6:	685b      	ldr	r3, [r3, #4]
 800bad8:	011b      	lsls	r3, r3, #4
			|\
 800bada:	431a      	orrs	r2, r3
			|\
 ((Timing->DataSetupTime) << 8)
 800badc:	68bb      	ldr	r3, [r7, #8]
 800bade:	689b      	ldr	r3, [r3, #8]
 800bae0:	021b      	lsls	r3, r3, #8
			|\
 800bae2:	431a      	orrs	r2, r3
			|\
 ((Timing->BusTurnAroundDuration) << 16)
 800bae4:	68bb      	ldr	r3, [r7, #8]
 800bae6:	68db      	ldr	r3, [r3, #12]
 800bae8:	041b      	lsls	r3, r3, #16
			|\
 800baea:	431a      	orrs	r2, r3
			|\
 (((Timing->CLKDivision) - 1) << 20)
 800baec:	68bb      	ldr	r3, [r7, #8]
 800baee:	691b      	ldr	r3, [r3, #16]
 800baf0:	3b01      	subs	r3, #1
 800baf2:	051b      	lsls	r3, r3, #20
			|\
 800baf4:	431a      	orrs	r2, r3
			|\
 (((Timing->DataLatency) - 2) << 24) |\
 800baf6:	68bb      	ldr	r3, [r7, #8]
 800baf8:	695b      	ldr	r3, [r3, #20]
 800bafa:	3b02      	subs	r3, #2
 800bafc:	061b      	lsls	r3, r3, #24
			|\
 800bafe:	431a      	orrs	r2, r3
 (Timing->AccessMode));
 800bb00:	68bb      	ldr	r3, [r7, #8]
 800bb02:	699b      	ldr	r3, [r3, #24]
	tmpr |= (uint32_t) (Timing->AddressSetupTime
 800bb04:	4313      	orrs	r3, r2
 800bb06:	697a      	ldr	r2, [r7, #20]
 800bb08:	4313      	orrs	r3, r2
 800bb0a:	617b      	str	r3, [r7, #20]

	Device->BTCR[Bank + 1] = tmpr;
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	1c5a      	adds	r2, r3, #1
 800bb10:	68fb      	ldr	r3, [r7, #12]
 800bb12:	6979      	ldr	r1, [r7, #20]
 800bb14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	return HAL_OK;
 800bb18:	2300      	movs	r3, #0
}
 800bb1a:	4618      	mov	r0, r3
 800bb1c:	371c      	adds	r7, #28
 800bb1e:	46bd      	mov	sp, r7
 800bb20:	bc80      	pop	{r7}
 800bb22:	4770      	bx	lr

0800bb24 <SystemInit>:
 *         Initialize the FPU setting, vector table location and External memory 
 *         configuration.
 * @param  None
 * @retval None
 */
void SystemInit(void) {
 800bb24:	b480      	push	{r7}
 800bb26:	af00      	add	r7, sp, #0
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
	/* Reset the RCC clock configuration to the default reset state ------------*/
	/* Set HSION bit */
	RCC->CR |= (uint32_t) 0x00000001;
 800bb28:	4b12      	ldr	r3, [pc, #72]	; (800bb74 <SystemInit+0x50>)
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	4a11      	ldr	r2, [pc, #68]	; (800bb74 <SystemInit+0x50>)
 800bb2e:	f043 0301 	orr.w	r3, r3, #1
 800bb32:	6013      	str	r3, [r2, #0]

	/* Reset CFGR register */
	RCC->CFGR = 0x00000000;
 800bb34:	4b0f      	ldr	r3, [pc, #60]	; (800bb74 <SystemInit+0x50>)
 800bb36:	2200      	movs	r2, #0
 800bb38:	609a      	str	r2, [r3, #8]

	/* Reset HSEON, CSSON and PLLON bits */
	RCC->CR &= (uint32_t) 0xFEF6FFFF;
 800bb3a:	4b0e      	ldr	r3, [pc, #56]	; (800bb74 <SystemInit+0x50>)
 800bb3c:	681b      	ldr	r3, [r3, #0]
 800bb3e:	4a0d      	ldr	r2, [pc, #52]	; (800bb74 <SystemInit+0x50>)
 800bb40:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800bb44:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800bb48:	6013      	str	r3, [r2, #0]

	/* Reset PLLCFGR register */
	RCC->PLLCFGR = 0x24003010;
 800bb4a:	4b0a      	ldr	r3, [pc, #40]	; (800bb74 <SystemInit+0x50>)
 800bb4c:	4a0a      	ldr	r2, [pc, #40]	; (800bb78 <SystemInit+0x54>)
 800bb4e:	605a      	str	r2, [r3, #4]

	/* Reset HSEBYP bit */
	RCC->CR &= (uint32_t) 0xFFFBFFFF;
 800bb50:	4b08      	ldr	r3, [pc, #32]	; (800bb74 <SystemInit+0x50>)
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	4a07      	ldr	r2, [pc, #28]	; (800bb74 <SystemInit+0x50>)
 800bb56:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800bb5a:	6013      	str	r3, [r2, #0]

	/* Disable all interrupts */
	RCC->CIR = 0x00000000;
 800bb5c:	4b05      	ldr	r3, [pc, #20]	; (800bb74 <SystemInit+0x50>)
 800bb5e:	2200      	movs	r2, #0
 800bb60:	60da      	str	r2, [r3, #12]

	/* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
	SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800bb62:	4b06      	ldr	r3, [pc, #24]	; (800bb7c <SystemInit+0x58>)
 800bb64:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800bb68:	609a      	str	r2, [r3, #8]
#endif
}
 800bb6a:	bf00      	nop
 800bb6c:	46bd      	mov	sp, r7
 800bb6e:	bc80      	pop	{r7}
 800bb70:	4770      	bx	lr
 800bb72:	bf00      	nop
 800bb74:	40023800 	.word	0x40023800
 800bb78:	24003010 	.word	0x24003010
 800bb7c:	e000ed00 	.word	0xe000ed00

0800bb80 <SystemCoreClockUpdate>:
 *           value for HSE crystal.
 *     
 * @param  None
 * @retval None
 */
void SystemCoreClockUpdate(void) {
 800bb80:	b480      	push	{r7}
 800bb82:	b087      	sub	sp, #28
 800bb84:	af00      	add	r7, sp, #0
	uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 800bb86:	2300      	movs	r3, #0
 800bb88:	613b      	str	r3, [r7, #16]
 800bb8a:	2300      	movs	r3, #0
 800bb8c:	617b      	str	r3, [r7, #20]
 800bb8e:	2302      	movs	r3, #2
 800bb90:	60fb      	str	r3, [r7, #12]
 800bb92:	2300      	movs	r3, #0
 800bb94:	60bb      	str	r3, [r7, #8]
 800bb96:	2302      	movs	r3, #2
 800bb98:	607b      	str	r3, [r7, #4]

	/* Get SYSCLK source -------------------------------------------------------*/
	tmp = RCC->CFGR & RCC_CFGR_SWS;
 800bb9a:	4b35      	ldr	r3, [pc, #212]	; (800bc70 <SystemCoreClockUpdate+0xf0>)
 800bb9c:	689b      	ldr	r3, [r3, #8]
 800bb9e:	f003 030c 	and.w	r3, r3, #12
 800bba2:	613b      	str	r3, [r7, #16]

	switch (tmp) {
 800bba4:	693b      	ldr	r3, [r7, #16]
 800bba6:	2b08      	cmp	r3, #8
 800bba8:	d012      	beq.n	800bbd0 <SystemCoreClockUpdate+0x50>
 800bbaa:	693b      	ldr	r3, [r7, #16]
 800bbac:	2b08      	cmp	r3, #8
 800bbae:	d846      	bhi.n	800bc3e <SystemCoreClockUpdate+0xbe>
 800bbb0:	693b      	ldr	r3, [r7, #16]
 800bbb2:	2b00      	cmp	r3, #0
 800bbb4:	d003      	beq.n	800bbbe <SystemCoreClockUpdate+0x3e>
 800bbb6:	693b      	ldr	r3, [r7, #16]
 800bbb8:	2b04      	cmp	r3, #4
 800bbba:	d004      	beq.n	800bbc6 <SystemCoreClockUpdate+0x46>
 800bbbc:	e03f      	b.n	800bc3e <SystemCoreClockUpdate+0xbe>
	case 0x00: /* HSI used as system clock source */
		SystemCoreClock = HSI_VALUE;
 800bbbe:	4b2d      	ldr	r3, [pc, #180]	; (800bc74 <SystemCoreClockUpdate+0xf4>)
 800bbc0:	4a2d      	ldr	r2, [pc, #180]	; (800bc78 <SystemCoreClockUpdate+0xf8>)
 800bbc2:	601a      	str	r2, [r3, #0]
		break;
 800bbc4:	e03f      	b.n	800bc46 <SystemCoreClockUpdate+0xc6>
	case 0x04: /* HSE used as system clock source */
		SystemCoreClock = HSE_VALUE;
 800bbc6:	4b2d      	ldr	r3, [pc, #180]	; (800bc7c <SystemCoreClockUpdate+0xfc>)
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	4a2a      	ldr	r2, [pc, #168]	; (800bc74 <SystemCoreClockUpdate+0xf4>)
 800bbcc:	6013      	str	r3, [r2, #0]
		break;
 800bbce:	e03a      	b.n	800bc46 <SystemCoreClockUpdate+0xc6>
	case 0x08: /* PLL used as system clock source */

		/* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
		 SYSCLK = PLL_VCO / PLL_P
		 */
		pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800bbd0:	4b27      	ldr	r3, [pc, #156]	; (800bc70 <SystemCoreClockUpdate+0xf0>)
 800bbd2:	685b      	ldr	r3, [r3, #4]
 800bbd4:	0d9b      	lsrs	r3, r3, #22
 800bbd6:	f003 0301 	and.w	r3, r3, #1
 800bbda:	60bb      	str	r3, [r7, #8]
		pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800bbdc:	4b24      	ldr	r3, [pc, #144]	; (800bc70 <SystemCoreClockUpdate+0xf0>)
 800bbde:	685b      	ldr	r3, [r3, #4]
 800bbe0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800bbe4:	607b      	str	r3, [r7, #4]

		if (pllsource != 0) {
 800bbe6:	68bb      	ldr	r3, [r7, #8]
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	d00d      	beq.n	800bc08 <SystemCoreClockUpdate+0x88>
			/* HSE used as PLL clock source */
			pllvco = (HSE_VALUE / pllm)
 800bbec:	4b23      	ldr	r3, [pc, #140]	; (800bc7c <SystemCoreClockUpdate+0xfc>)
 800bbee:	681a      	ldr	r2, [r3, #0]
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	fbb2 f3f3 	udiv	r3, r2, r3
					* ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800bbf6:	4a1e      	ldr	r2, [pc, #120]	; (800bc70 <SystemCoreClockUpdate+0xf0>)
 800bbf8:	6852      	ldr	r2, [r2, #4]
 800bbfa:	0992      	lsrs	r2, r2, #6
 800bbfc:	f3c2 0208 	ubfx	r2, r2, #0, #9
			pllvco = (HSE_VALUE / pllm)
 800bc00:	fb02 f303 	mul.w	r3, r2, r3
 800bc04:	617b      	str	r3, [r7, #20]
 800bc06:	e00b      	b.n	800bc20 <SystemCoreClockUpdate+0xa0>
		} else {
			/* HSI used as PLL clock source */
			pllvco = (HSI_VALUE / pllm)
 800bc08:	4a1b      	ldr	r2, [pc, #108]	; (800bc78 <SystemCoreClockUpdate+0xf8>)
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	fbb2 f3f3 	udiv	r3, r2, r3
					* ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800bc10:	4a17      	ldr	r2, [pc, #92]	; (800bc70 <SystemCoreClockUpdate+0xf0>)
 800bc12:	6852      	ldr	r2, [r2, #4]
 800bc14:	0992      	lsrs	r2, r2, #6
 800bc16:	f3c2 0208 	ubfx	r2, r2, #0, #9
			pllvco = (HSI_VALUE / pllm)
 800bc1a:	fb02 f303 	mul.w	r3, r2, r3
 800bc1e:	617b      	str	r3, [r7, #20]
		}

		pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> 16) + 1) * 2;
 800bc20:	4b13      	ldr	r3, [pc, #76]	; (800bc70 <SystemCoreClockUpdate+0xf0>)
 800bc22:	685b      	ldr	r3, [r3, #4]
 800bc24:	0c1b      	lsrs	r3, r3, #16
 800bc26:	f003 0303 	and.w	r3, r3, #3
 800bc2a:	3301      	adds	r3, #1
 800bc2c:	005b      	lsls	r3, r3, #1
 800bc2e:	60fb      	str	r3, [r7, #12]
		SystemCoreClock = pllvco / pllp;
 800bc30:	697a      	ldr	r2, [r7, #20]
 800bc32:	68fb      	ldr	r3, [r7, #12]
 800bc34:	fbb2 f3f3 	udiv	r3, r2, r3
 800bc38:	4a0e      	ldr	r2, [pc, #56]	; (800bc74 <SystemCoreClockUpdate+0xf4>)
 800bc3a:	6013      	str	r3, [r2, #0]
		break;
 800bc3c:	e003      	b.n	800bc46 <SystemCoreClockUpdate+0xc6>
	default:
		SystemCoreClock = HSI_VALUE;
 800bc3e:	4b0d      	ldr	r3, [pc, #52]	; (800bc74 <SystemCoreClockUpdate+0xf4>)
 800bc40:	4a0d      	ldr	r2, [pc, #52]	; (800bc78 <SystemCoreClockUpdate+0xf8>)
 800bc42:	601a      	str	r2, [r3, #0]
		break;
 800bc44:	bf00      	nop
	}
	/* Compute HCLK frequency --------------------------------------------------*/
	/* Get HCLK prescaler */
	tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800bc46:	4b0a      	ldr	r3, [pc, #40]	; (800bc70 <SystemCoreClockUpdate+0xf0>)
 800bc48:	689b      	ldr	r3, [r3, #8]
 800bc4a:	091b      	lsrs	r3, r3, #4
 800bc4c:	f003 030f 	and.w	r3, r3, #15
 800bc50:	4a0b      	ldr	r2, [pc, #44]	; (800bc80 <SystemCoreClockUpdate+0x100>)
 800bc52:	5cd3      	ldrb	r3, [r2, r3]
 800bc54:	b2db      	uxtb	r3, r3
 800bc56:	613b      	str	r3, [r7, #16]
	/* HCLK frequency */
	SystemCoreClock >>= tmp;
 800bc58:	4b06      	ldr	r3, [pc, #24]	; (800bc74 <SystemCoreClockUpdate+0xf4>)
 800bc5a:	681a      	ldr	r2, [r3, #0]
 800bc5c:	693b      	ldr	r3, [r7, #16]
 800bc5e:	fa22 f303 	lsr.w	r3, r2, r3
 800bc62:	4a04      	ldr	r2, [pc, #16]	; (800bc74 <SystemCoreClockUpdate+0xf4>)
 800bc64:	6013      	str	r3, [r2, #0]
}
 800bc66:	bf00      	nop
 800bc68:	371c      	adds	r7, #28
 800bc6a:	46bd      	mov	sp, r7
 800bc6c:	bc80      	pop	{r7}
 800bc6e:	4770      	bx	lr
 800bc70:	40023800 	.word	0x40023800
 800bc74:	200000b8 	.word	0x200000b8
 800bc78:	00f42400 	.word	0x00f42400
 800bc7c:	200000b4 	.word	0x200000b4
 800bc80:	200000bc 	.word	0x200000bc

0800bc84 <Reset_Handler>:
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 800bc84:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800bc86:	e003      	b.n	800bc90 <LoopCopyDataInit>

0800bc88 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800bc88:	4b0a      	ldr	r3, [pc, #40]	; (800bcb4 <LoopFillZerobss+0x10>)
  ldr  r3, [r3, r1]
 800bc8a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800bc8c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800bc8e:	3104      	adds	r1, #4

0800bc90 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 800bc90:	4809      	ldr	r0, [pc, #36]	; (800bcb8 <LoopFillZerobss+0x14>)
  ldr  r3, =_edata
 800bc92:	4b0a      	ldr	r3, [pc, #40]	; (800bcbc <LoopFillZerobss+0x18>)
  adds  r2, r0, r1
 800bc94:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800bc96:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800bc98:	d3f6      	bcc.n	800bc88 <CopyDataInit>
  ldr  r2, =_sbss
 800bc9a:	4a09      	ldr	r2, [pc, #36]	; (800bcc0 <LoopFillZerobss+0x1c>)
  b  LoopFillZerobss
 800bc9c:	e002      	b.n	800bca4 <LoopFillZerobss>

0800bc9e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 800bc9e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800bca0:	f842 3b04 	str.w	r3, [r2], #4

0800bca4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr  r3, = _ebss
 800bca4:	4b07      	ldr	r3, [pc, #28]	; (800bcc4 <LoopFillZerobss+0x20>)
  cmp  r2, r3
 800bca6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800bca8:	d3f9      	bcc.n	800bc9e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800bcaa:	f7ff ff3b 	bl	800bb24 <SystemInit>
/* Call the application's entry point.*/
 	bl main
 800bcae:	f7f5 f94a 	bl	8000f46 <main>
  bx  lr
 800bcb2:	4770      	bx	lr
  ldr  r3, =_sidata
 800bcb4:	080105c8 	.word	0x080105c8
  ldr  r0, =_sdata
 800bcb8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800bcbc:	20000130 	.word	0x20000130
  ldr  r2, =_sbss
 800bcc0:	20000130 	.word	0x20000130
  ldr  r3, = _ebss
 800bcc4:	20009e2c 	.word	0x20009e2c

0800bcc8 <ADC_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800bcc8:	e7fe      	b.n	800bcc8 <ADC_IRQHandler>
	...

0800bccc <__assert_func>:
 800bccc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bcce:	4614      	mov	r4, r2
 800bcd0:	461a      	mov	r2, r3
 800bcd2:	4b09      	ldr	r3, [pc, #36]	; (800bcf8 <__assert_func+0x2c>)
 800bcd4:	681b      	ldr	r3, [r3, #0]
 800bcd6:	4605      	mov	r5, r0
 800bcd8:	68d8      	ldr	r0, [r3, #12]
 800bcda:	b14c      	cbz	r4, 800bcf0 <__assert_func+0x24>
 800bcdc:	4b07      	ldr	r3, [pc, #28]	; (800bcfc <__assert_func+0x30>)
 800bcde:	9100      	str	r1, [sp, #0]
 800bce0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bce4:	4906      	ldr	r1, [pc, #24]	; (800bd00 <__assert_func+0x34>)
 800bce6:	462b      	mov	r3, r5
 800bce8:	f000 f814 	bl	800bd14 <fiprintf>
 800bcec:	f000 fe46 	bl	800c97c <abort>
 800bcf0:	4b04      	ldr	r3, [pc, #16]	; (800bd04 <__assert_func+0x38>)
 800bcf2:	461c      	mov	r4, r3
 800bcf4:	e7f3      	b.n	800bcde <__assert_func+0x12>
 800bcf6:	bf00      	nop
 800bcf8:	200000cc 	.word	0x200000cc
 800bcfc:	080104ec 	.word	0x080104ec
 800bd00:	080104f9 	.word	0x080104f9
 800bd04:	08010527 	.word	0x08010527

0800bd08 <__errno>:
 800bd08:	4b01      	ldr	r3, [pc, #4]	; (800bd10 <__errno+0x8>)
 800bd0a:	6818      	ldr	r0, [r3, #0]
 800bd0c:	4770      	bx	lr
 800bd0e:	bf00      	nop
 800bd10:	200000cc 	.word	0x200000cc

0800bd14 <fiprintf>:
 800bd14:	b40e      	push	{r1, r2, r3}
 800bd16:	b503      	push	{r0, r1, lr}
 800bd18:	4601      	mov	r1, r0
 800bd1a:	ab03      	add	r3, sp, #12
 800bd1c:	4805      	ldr	r0, [pc, #20]	; (800bd34 <fiprintf+0x20>)
 800bd1e:	f853 2b04 	ldr.w	r2, [r3], #4
 800bd22:	6800      	ldr	r0, [r0, #0]
 800bd24:	9301      	str	r3, [sp, #4]
 800bd26:	f000 f91d 	bl	800bf64 <_vfiprintf_r>
 800bd2a:	b002      	add	sp, #8
 800bd2c:	f85d eb04 	ldr.w	lr, [sp], #4
 800bd30:	b003      	add	sp, #12
 800bd32:	4770      	bx	lr
 800bd34:	200000cc 	.word	0x200000cc

0800bd38 <malloc>:
 800bd38:	4b02      	ldr	r3, [pc, #8]	; (800bd44 <malloc+0xc>)
 800bd3a:	4601      	mov	r1, r0
 800bd3c:	6818      	ldr	r0, [r3, #0]
 800bd3e:	f000 b875 	b.w	800be2c <_malloc_r>
 800bd42:	bf00      	nop
 800bd44:	200000cc 	.word	0x200000cc

0800bd48 <memset>:
 800bd48:	4402      	add	r2, r0
 800bd4a:	4603      	mov	r3, r0
 800bd4c:	4293      	cmp	r3, r2
 800bd4e:	d100      	bne.n	800bd52 <memset+0xa>
 800bd50:	4770      	bx	lr
 800bd52:	f803 1b01 	strb.w	r1, [r3], #1
 800bd56:	e7f9      	b.n	800bd4c <memset+0x4>

0800bd58 <_free_r>:
 800bd58:	b538      	push	{r3, r4, r5, lr}
 800bd5a:	4605      	mov	r5, r0
 800bd5c:	2900      	cmp	r1, #0
 800bd5e:	d041      	beq.n	800bde4 <_free_r+0x8c>
 800bd60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bd64:	1f0c      	subs	r4, r1, #4
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	bfb8      	it	lt
 800bd6a:	18e4      	addlt	r4, r4, r3
 800bd6c:	f001 f852 	bl	800ce14 <__malloc_lock>
 800bd70:	4a1d      	ldr	r2, [pc, #116]	; (800bde8 <_free_r+0x90>)
 800bd72:	6813      	ldr	r3, [r2, #0]
 800bd74:	b933      	cbnz	r3, 800bd84 <_free_r+0x2c>
 800bd76:	6063      	str	r3, [r4, #4]
 800bd78:	6014      	str	r4, [r2, #0]
 800bd7a:	4628      	mov	r0, r5
 800bd7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bd80:	f001 b84e 	b.w	800ce20 <__malloc_unlock>
 800bd84:	42a3      	cmp	r3, r4
 800bd86:	d908      	bls.n	800bd9a <_free_r+0x42>
 800bd88:	6820      	ldr	r0, [r4, #0]
 800bd8a:	1821      	adds	r1, r4, r0
 800bd8c:	428b      	cmp	r3, r1
 800bd8e:	bf01      	itttt	eq
 800bd90:	6819      	ldreq	r1, [r3, #0]
 800bd92:	685b      	ldreq	r3, [r3, #4]
 800bd94:	1809      	addeq	r1, r1, r0
 800bd96:	6021      	streq	r1, [r4, #0]
 800bd98:	e7ed      	b.n	800bd76 <_free_r+0x1e>
 800bd9a:	461a      	mov	r2, r3
 800bd9c:	685b      	ldr	r3, [r3, #4]
 800bd9e:	b10b      	cbz	r3, 800bda4 <_free_r+0x4c>
 800bda0:	42a3      	cmp	r3, r4
 800bda2:	d9fa      	bls.n	800bd9a <_free_r+0x42>
 800bda4:	6811      	ldr	r1, [r2, #0]
 800bda6:	1850      	adds	r0, r2, r1
 800bda8:	42a0      	cmp	r0, r4
 800bdaa:	d10b      	bne.n	800bdc4 <_free_r+0x6c>
 800bdac:	6820      	ldr	r0, [r4, #0]
 800bdae:	4401      	add	r1, r0
 800bdb0:	1850      	adds	r0, r2, r1
 800bdb2:	4283      	cmp	r3, r0
 800bdb4:	6011      	str	r1, [r2, #0]
 800bdb6:	d1e0      	bne.n	800bd7a <_free_r+0x22>
 800bdb8:	6818      	ldr	r0, [r3, #0]
 800bdba:	685b      	ldr	r3, [r3, #4]
 800bdbc:	6053      	str	r3, [r2, #4]
 800bdbe:	4401      	add	r1, r0
 800bdc0:	6011      	str	r1, [r2, #0]
 800bdc2:	e7da      	b.n	800bd7a <_free_r+0x22>
 800bdc4:	d902      	bls.n	800bdcc <_free_r+0x74>
 800bdc6:	230c      	movs	r3, #12
 800bdc8:	602b      	str	r3, [r5, #0]
 800bdca:	e7d6      	b.n	800bd7a <_free_r+0x22>
 800bdcc:	6820      	ldr	r0, [r4, #0]
 800bdce:	1821      	adds	r1, r4, r0
 800bdd0:	428b      	cmp	r3, r1
 800bdd2:	bf04      	itt	eq
 800bdd4:	6819      	ldreq	r1, [r3, #0]
 800bdd6:	685b      	ldreq	r3, [r3, #4]
 800bdd8:	6063      	str	r3, [r4, #4]
 800bdda:	bf04      	itt	eq
 800bddc:	1809      	addeq	r1, r1, r0
 800bdde:	6021      	streq	r1, [r4, #0]
 800bde0:	6054      	str	r4, [r2, #4]
 800bde2:	e7ca      	b.n	800bd7a <_free_r+0x22>
 800bde4:	bd38      	pop	{r3, r4, r5, pc}
 800bde6:	bf00      	nop
 800bde8:	20009e1c 	.word	0x20009e1c

0800bdec <sbrk_aligned>:
 800bdec:	b570      	push	{r4, r5, r6, lr}
 800bdee:	4e0e      	ldr	r6, [pc, #56]	; (800be28 <sbrk_aligned+0x3c>)
 800bdf0:	460c      	mov	r4, r1
 800bdf2:	6831      	ldr	r1, [r6, #0]
 800bdf4:	4605      	mov	r5, r0
 800bdf6:	b911      	cbnz	r1, 800bdfe <sbrk_aligned+0x12>
 800bdf8:	f7f6 f80e 	bl	8001e18 <_sbrk_r>
 800bdfc:	6030      	str	r0, [r6, #0]
 800bdfe:	4621      	mov	r1, r4
 800be00:	4628      	mov	r0, r5
 800be02:	f7f6 f809 	bl	8001e18 <_sbrk_r>
 800be06:	1c43      	adds	r3, r0, #1
 800be08:	d00a      	beq.n	800be20 <sbrk_aligned+0x34>
 800be0a:	1cc4      	adds	r4, r0, #3
 800be0c:	f024 0403 	bic.w	r4, r4, #3
 800be10:	42a0      	cmp	r0, r4
 800be12:	d007      	beq.n	800be24 <sbrk_aligned+0x38>
 800be14:	1a21      	subs	r1, r4, r0
 800be16:	4628      	mov	r0, r5
 800be18:	f7f5 fffe 	bl	8001e18 <_sbrk_r>
 800be1c:	3001      	adds	r0, #1
 800be1e:	d101      	bne.n	800be24 <sbrk_aligned+0x38>
 800be20:	f04f 34ff 	mov.w	r4, #4294967295
 800be24:	4620      	mov	r0, r4
 800be26:	bd70      	pop	{r4, r5, r6, pc}
 800be28:	20009e20 	.word	0x20009e20

0800be2c <_malloc_r>:
 800be2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be30:	1ccd      	adds	r5, r1, #3
 800be32:	f025 0503 	bic.w	r5, r5, #3
 800be36:	3508      	adds	r5, #8
 800be38:	2d0c      	cmp	r5, #12
 800be3a:	bf38      	it	cc
 800be3c:	250c      	movcc	r5, #12
 800be3e:	2d00      	cmp	r5, #0
 800be40:	4607      	mov	r7, r0
 800be42:	db01      	blt.n	800be48 <_malloc_r+0x1c>
 800be44:	42a9      	cmp	r1, r5
 800be46:	d905      	bls.n	800be54 <_malloc_r+0x28>
 800be48:	230c      	movs	r3, #12
 800be4a:	603b      	str	r3, [r7, #0]
 800be4c:	2600      	movs	r6, #0
 800be4e:	4630      	mov	r0, r6
 800be50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be54:	4e2e      	ldr	r6, [pc, #184]	; (800bf10 <_malloc_r+0xe4>)
 800be56:	f000 ffdd 	bl	800ce14 <__malloc_lock>
 800be5a:	6833      	ldr	r3, [r6, #0]
 800be5c:	461c      	mov	r4, r3
 800be5e:	bb34      	cbnz	r4, 800beae <_malloc_r+0x82>
 800be60:	4629      	mov	r1, r5
 800be62:	4638      	mov	r0, r7
 800be64:	f7ff ffc2 	bl	800bdec <sbrk_aligned>
 800be68:	1c43      	adds	r3, r0, #1
 800be6a:	4604      	mov	r4, r0
 800be6c:	d14d      	bne.n	800bf0a <_malloc_r+0xde>
 800be6e:	6834      	ldr	r4, [r6, #0]
 800be70:	4626      	mov	r6, r4
 800be72:	2e00      	cmp	r6, #0
 800be74:	d140      	bne.n	800bef8 <_malloc_r+0xcc>
 800be76:	6823      	ldr	r3, [r4, #0]
 800be78:	4631      	mov	r1, r6
 800be7a:	4638      	mov	r0, r7
 800be7c:	eb04 0803 	add.w	r8, r4, r3
 800be80:	f7f5 ffca 	bl	8001e18 <_sbrk_r>
 800be84:	4580      	cmp	r8, r0
 800be86:	d13a      	bne.n	800befe <_malloc_r+0xd2>
 800be88:	6821      	ldr	r1, [r4, #0]
 800be8a:	3503      	adds	r5, #3
 800be8c:	1a6d      	subs	r5, r5, r1
 800be8e:	f025 0503 	bic.w	r5, r5, #3
 800be92:	3508      	adds	r5, #8
 800be94:	2d0c      	cmp	r5, #12
 800be96:	bf38      	it	cc
 800be98:	250c      	movcc	r5, #12
 800be9a:	4629      	mov	r1, r5
 800be9c:	4638      	mov	r0, r7
 800be9e:	f7ff ffa5 	bl	800bdec <sbrk_aligned>
 800bea2:	3001      	adds	r0, #1
 800bea4:	d02b      	beq.n	800befe <_malloc_r+0xd2>
 800bea6:	6823      	ldr	r3, [r4, #0]
 800bea8:	442b      	add	r3, r5
 800beaa:	6023      	str	r3, [r4, #0]
 800beac:	e00e      	b.n	800becc <_malloc_r+0xa0>
 800beae:	6822      	ldr	r2, [r4, #0]
 800beb0:	1b52      	subs	r2, r2, r5
 800beb2:	d41e      	bmi.n	800bef2 <_malloc_r+0xc6>
 800beb4:	2a0b      	cmp	r2, #11
 800beb6:	d916      	bls.n	800bee6 <_malloc_r+0xba>
 800beb8:	1961      	adds	r1, r4, r5
 800beba:	42a3      	cmp	r3, r4
 800bebc:	6025      	str	r5, [r4, #0]
 800bebe:	bf18      	it	ne
 800bec0:	6059      	strne	r1, [r3, #4]
 800bec2:	6863      	ldr	r3, [r4, #4]
 800bec4:	bf08      	it	eq
 800bec6:	6031      	streq	r1, [r6, #0]
 800bec8:	5162      	str	r2, [r4, r5]
 800beca:	604b      	str	r3, [r1, #4]
 800becc:	4638      	mov	r0, r7
 800bece:	f104 060b 	add.w	r6, r4, #11
 800bed2:	f000 ffa5 	bl	800ce20 <__malloc_unlock>
 800bed6:	f026 0607 	bic.w	r6, r6, #7
 800beda:	1d23      	adds	r3, r4, #4
 800bedc:	1af2      	subs	r2, r6, r3
 800bede:	d0b6      	beq.n	800be4e <_malloc_r+0x22>
 800bee0:	1b9b      	subs	r3, r3, r6
 800bee2:	50a3      	str	r3, [r4, r2]
 800bee4:	e7b3      	b.n	800be4e <_malloc_r+0x22>
 800bee6:	6862      	ldr	r2, [r4, #4]
 800bee8:	42a3      	cmp	r3, r4
 800beea:	bf0c      	ite	eq
 800beec:	6032      	streq	r2, [r6, #0]
 800beee:	605a      	strne	r2, [r3, #4]
 800bef0:	e7ec      	b.n	800becc <_malloc_r+0xa0>
 800bef2:	4623      	mov	r3, r4
 800bef4:	6864      	ldr	r4, [r4, #4]
 800bef6:	e7b2      	b.n	800be5e <_malloc_r+0x32>
 800bef8:	4634      	mov	r4, r6
 800befa:	6876      	ldr	r6, [r6, #4]
 800befc:	e7b9      	b.n	800be72 <_malloc_r+0x46>
 800befe:	230c      	movs	r3, #12
 800bf00:	603b      	str	r3, [r7, #0]
 800bf02:	4638      	mov	r0, r7
 800bf04:	f000 ff8c 	bl	800ce20 <__malloc_unlock>
 800bf08:	e7a1      	b.n	800be4e <_malloc_r+0x22>
 800bf0a:	6025      	str	r5, [r4, #0]
 800bf0c:	e7de      	b.n	800becc <_malloc_r+0xa0>
 800bf0e:	bf00      	nop
 800bf10:	20009e1c 	.word	0x20009e1c

0800bf14 <__sfputc_r>:
 800bf14:	6893      	ldr	r3, [r2, #8]
 800bf16:	3b01      	subs	r3, #1
 800bf18:	2b00      	cmp	r3, #0
 800bf1a:	b410      	push	{r4}
 800bf1c:	6093      	str	r3, [r2, #8]
 800bf1e:	da07      	bge.n	800bf30 <__sfputc_r+0x1c>
 800bf20:	6994      	ldr	r4, [r2, #24]
 800bf22:	42a3      	cmp	r3, r4
 800bf24:	db01      	blt.n	800bf2a <__sfputc_r+0x16>
 800bf26:	290a      	cmp	r1, #10
 800bf28:	d102      	bne.n	800bf30 <__sfputc_r+0x1c>
 800bf2a:	bc10      	pop	{r4}
 800bf2c:	f000 bc66 	b.w	800c7fc <__swbuf_r>
 800bf30:	6813      	ldr	r3, [r2, #0]
 800bf32:	1c58      	adds	r0, r3, #1
 800bf34:	6010      	str	r0, [r2, #0]
 800bf36:	7019      	strb	r1, [r3, #0]
 800bf38:	4608      	mov	r0, r1
 800bf3a:	bc10      	pop	{r4}
 800bf3c:	4770      	bx	lr

0800bf3e <__sfputs_r>:
 800bf3e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf40:	4606      	mov	r6, r0
 800bf42:	460f      	mov	r7, r1
 800bf44:	4614      	mov	r4, r2
 800bf46:	18d5      	adds	r5, r2, r3
 800bf48:	42ac      	cmp	r4, r5
 800bf4a:	d101      	bne.n	800bf50 <__sfputs_r+0x12>
 800bf4c:	2000      	movs	r0, #0
 800bf4e:	e007      	b.n	800bf60 <__sfputs_r+0x22>
 800bf50:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf54:	463a      	mov	r2, r7
 800bf56:	4630      	mov	r0, r6
 800bf58:	f7ff ffdc 	bl	800bf14 <__sfputc_r>
 800bf5c:	1c43      	adds	r3, r0, #1
 800bf5e:	d1f3      	bne.n	800bf48 <__sfputs_r+0xa>
 800bf60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bf64 <_vfiprintf_r>:
 800bf64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf68:	460d      	mov	r5, r1
 800bf6a:	b09d      	sub	sp, #116	; 0x74
 800bf6c:	4614      	mov	r4, r2
 800bf6e:	4698      	mov	r8, r3
 800bf70:	4606      	mov	r6, r0
 800bf72:	b118      	cbz	r0, 800bf7c <_vfiprintf_r+0x18>
 800bf74:	6983      	ldr	r3, [r0, #24]
 800bf76:	b90b      	cbnz	r3, 800bf7c <_vfiprintf_r+0x18>
 800bf78:	f000 fe1e 	bl	800cbb8 <__sinit>
 800bf7c:	4b89      	ldr	r3, [pc, #548]	; (800c1a4 <_vfiprintf_r+0x240>)
 800bf7e:	429d      	cmp	r5, r3
 800bf80:	d11b      	bne.n	800bfba <_vfiprintf_r+0x56>
 800bf82:	6875      	ldr	r5, [r6, #4]
 800bf84:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bf86:	07d9      	lsls	r1, r3, #31
 800bf88:	d405      	bmi.n	800bf96 <_vfiprintf_r+0x32>
 800bf8a:	89ab      	ldrh	r3, [r5, #12]
 800bf8c:	059a      	lsls	r2, r3, #22
 800bf8e:	d402      	bmi.n	800bf96 <_vfiprintf_r+0x32>
 800bf90:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bf92:	f000 feaf 	bl	800ccf4 <__retarget_lock_acquire_recursive>
 800bf96:	89ab      	ldrh	r3, [r5, #12]
 800bf98:	071b      	lsls	r3, r3, #28
 800bf9a:	d501      	bpl.n	800bfa0 <_vfiprintf_r+0x3c>
 800bf9c:	692b      	ldr	r3, [r5, #16]
 800bf9e:	b9eb      	cbnz	r3, 800bfdc <_vfiprintf_r+0x78>
 800bfa0:	4629      	mov	r1, r5
 800bfa2:	4630      	mov	r0, r6
 800bfa4:	f000 fc7c 	bl	800c8a0 <__swsetup_r>
 800bfa8:	b1c0      	cbz	r0, 800bfdc <_vfiprintf_r+0x78>
 800bfaa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bfac:	07dc      	lsls	r4, r3, #31
 800bfae:	d50e      	bpl.n	800bfce <_vfiprintf_r+0x6a>
 800bfb0:	f04f 30ff 	mov.w	r0, #4294967295
 800bfb4:	b01d      	add	sp, #116	; 0x74
 800bfb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfba:	4b7b      	ldr	r3, [pc, #492]	; (800c1a8 <_vfiprintf_r+0x244>)
 800bfbc:	429d      	cmp	r5, r3
 800bfbe:	d101      	bne.n	800bfc4 <_vfiprintf_r+0x60>
 800bfc0:	68b5      	ldr	r5, [r6, #8]
 800bfc2:	e7df      	b.n	800bf84 <_vfiprintf_r+0x20>
 800bfc4:	4b79      	ldr	r3, [pc, #484]	; (800c1ac <_vfiprintf_r+0x248>)
 800bfc6:	429d      	cmp	r5, r3
 800bfc8:	bf08      	it	eq
 800bfca:	68f5      	ldreq	r5, [r6, #12]
 800bfcc:	e7da      	b.n	800bf84 <_vfiprintf_r+0x20>
 800bfce:	89ab      	ldrh	r3, [r5, #12]
 800bfd0:	0598      	lsls	r0, r3, #22
 800bfd2:	d4ed      	bmi.n	800bfb0 <_vfiprintf_r+0x4c>
 800bfd4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bfd6:	f000 fe8e 	bl	800ccf6 <__retarget_lock_release_recursive>
 800bfda:	e7e9      	b.n	800bfb0 <_vfiprintf_r+0x4c>
 800bfdc:	2300      	movs	r3, #0
 800bfde:	9309      	str	r3, [sp, #36]	; 0x24
 800bfe0:	2320      	movs	r3, #32
 800bfe2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bfe6:	f8cd 800c 	str.w	r8, [sp, #12]
 800bfea:	2330      	movs	r3, #48	; 0x30
 800bfec:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800c1b0 <_vfiprintf_r+0x24c>
 800bff0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bff4:	f04f 0901 	mov.w	r9, #1
 800bff8:	4623      	mov	r3, r4
 800bffa:	469a      	mov	sl, r3
 800bffc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c000:	b10a      	cbz	r2, 800c006 <_vfiprintf_r+0xa2>
 800c002:	2a25      	cmp	r2, #37	; 0x25
 800c004:	d1f9      	bne.n	800bffa <_vfiprintf_r+0x96>
 800c006:	ebba 0b04 	subs.w	fp, sl, r4
 800c00a:	d00b      	beq.n	800c024 <_vfiprintf_r+0xc0>
 800c00c:	465b      	mov	r3, fp
 800c00e:	4622      	mov	r2, r4
 800c010:	4629      	mov	r1, r5
 800c012:	4630      	mov	r0, r6
 800c014:	f7ff ff93 	bl	800bf3e <__sfputs_r>
 800c018:	3001      	adds	r0, #1
 800c01a:	f000 80aa 	beq.w	800c172 <_vfiprintf_r+0x20e>
 800c01e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c020:	445a      	add	r2, fp
 800c022:	9209      	str	r2, [sp, #36]	; 0x24
 800c024:	f89a 3000 	ldrb.w	r3, [sl]
 800c028:	2b00      	cmp	r3, #0
 800c02a:	f000 80a2 	beq.w	800c172 <_vfiprintf_r+0x20e>
 800c02e:	2300      	movs	r3, #0
 800c030:	f04f 32ff 	mov.w	r2, #4294967295
 800c034:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c038:	f10a 0a01 	add.w	sl, sl, #1
 800c03c:	9304      	str	r3, [sp, #16]
 800c03e:	9307      	str	r3, [sp, #28]
 800c040:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c044:	931a      	str	r3, [sp, #104]	; 0x68
 800c046:	4654      	mov	r4, sl
 800c048:	2205      	movs	r2, #5
 800c04a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c04e:	4858      	ldr	r0, [pc, #352]	; (800c1b0 <_vfiprintf_r+0x24c>)
 800c050:	f7f4 f8be 	bl	80001d0 <memchr>
 800c054:	9a04      	ldr	r2, [sp, #16]
 800c056:	b9d8      	cbnz	r0, 800c090 <_vfiprintf_r+0x12c>
 800c058:	06d1      	lsls	r1, r2, #27
 800c05a:	bf44      	itt	mi
 800c05c:	2320      	movmi	r3, #32
 800c05e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c062:	0713      	lsls	r3, r2, #28
 800c064:	bf44      	itt	mi
 800c066:	232b      	movmi	r3, #43	; 0x2b
 800c068:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c06c:	f89a 3000 	ldrb.w	r3, [sl]
 800c070:	2b2a      	cmp	r3, #42	; 0x2a
 800c072:	d015      	beq.n	800c0a0 <_vfiprintf_r+0x13c>
 800c074:	9a07      	ldr	r2, [sp, #28]
 800c076:	4654      	mov	r4, sl
 800c078:	2000      	movs	r0, #0
 800c07a:	f04f 0c0a 	mov.w	ip, #10
 800c07e:	4621      	mov	r1, r4
 800c080:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c084:	3b30      	subs	r3, #48	; 0x30
 800c086:	2b09      	cmp	r3, #9
 800c088:	d94e      	bls.n	800c128 <_vfiprintf_r+0x1c4>
 800c08a:	b1b0      	cbz	r0, 800c0ba <_vfiprintf_r+0x156>
 800c08c:	9207      	str	r2, [sp, #28]
 800c08e:	e014      	b.n	800c0ba <_vfiprintf_r+0x156>
 800c090:	eba0 0308 	sub.w	r3, r0, r8
 800c094:	fa09 f303 	lsl.w	r3, r9, r3
 800c098:	4313      	orrs	r3, r2
 800c09a:	9304      	str	r3, [sp, #16]
 800c09c:	46a2      	mov	sl, r4
 800c09e:	e7d2      	b.n	800c046 <_vfiprintf_r+0xe2>
 800c0a0:	9b03      	ldr	r3, [sp, #12]
 800c0a2:	1d19      	adds	r1, r3, #4
 800c0a4:	681b      	ldr	r3, [r3, #0]
 800c0a6:	9103      	str	r1, [sp, #12]
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	bfbb      	ittet	lt
 800c0ac:	425b      	neglt	r3, r3
 800c0ae:	f042 0202 	orrlt.w	r2, r2, #2
 800c0b2:	9307      	strge	r3, [sp, #28]
 800c0b4:	9307      	strlt	r3, [sp, #28]
 800c0b6:	bfb8      	it	lt
 800c0b8:	9204      	strlt	r2, [sp, #16]
 800c0ba:	7823      	ldrb	r3, [r4, #0]
 800c0bc:	2b2e      	cmp	r3, #46	; 0x2e
 800c0be:	d10c      	bne.n	800c0da <_vfiprintf_r+0x176>
 800c0c0:	7863      	ldrb	r3, [r4, #1]
 800c0c2:	2b2a      	cmp	r3, #42	; 0x2a
 800c0c4:	d135      	bne.n	800c132 <_vfiprintf_r+0x1ce>
 800c0c6:	9b03      	ldr	r3, [sp, #12]
 800c0c8:	1d1a      	adds	r2, r3, #4
 800c0ca:	681b      	ldr	r3, [r3, #0]
 800c0cc:	9203      	str	r2, [sp, #12]
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	bfb8      	it	lt
 800c0d2:	f04f 33ff 	movlt.w	r3, #4294967295
 800c0d6:	3402      	adds	r4, #2
 800c0d8:	9305      	str	r3, [sp, #20]
 800c0da:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800c1b4 <_vfiprintf_r+0x250>
 800c0de:	7821      	ldrb	r1, [r4, #0]
 800c0e0:	2203      	movs	r2, #3
 800c0e2:	4650      	mov	r0, sl
 800c0e4:	f7f4 f874 	bl	80001d0 <memchr>
 800c0e8:	b140      	cbz	r0, 800c0fc <_vfiprintf_r+0x198>
 800c0ea:	2340      	movs	r3, #64	; 0x40
 800c0ec:	eba0 000a 	sub.w	r0, r0, sl
 800c0f0:	fa03 f000 	lsl.w	r0, r3, r0
 800c0f4:	9b04      	ldr	r3, [sp, #16]
 800c0f6:	4303      	orrs	r3, r0
 800c0f8:	3401      	adds	r4, #1
 800c0fa:	9304      	str	r3, [sp, #16]
 800c0fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c100:	482d      	ldr	r0, [pc, #180]	; (800c1b8 <_vfiprintf_r+0x254>)
 800c102:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c106:	2206      	movs	r2, #6
 800c108:	f7f4 f862 	bl	80001d0 <memchr>
 800c10c:	2800      	cmp	r0, #0
 800c10e:	d03f      	beq.n	800c190 <_vfiprintf_r+0x22c>
 800c110:	4b2a      	ldr	r3, [pc, #168]	; (800c1bc <_vfiprintf_r+0x258>)
 800c112:	bb1b      	cbnz	r3, 800c15c <_vfiprintf_r+0x1f8>
 800c114:	9b03      	ldr	r3, [sp, #12]
 800c116:	3307      	adds	r3, #7
 800c118:	f023 0307 	bic.w	r3, r3, #7
 800c11c:	3308      	adds	r3, #8
 800c11e:	9303      	str	r3, [sp, #12]
 800c120:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c122:	443b      	add	r3, r7
 800c124:	9309      	str	r3, [sp, #36]	; 0x24
 800c126:	e767      	b.n	800bff8 <_vfiprintf_r+0x94>
 800c128:	fb0c 3202 	mla	r2, ip, r2, r3
 800c12c:	460c      	mov	r4, r1
 800c12e:	2001      	movs	r0, #1
 800c130:	e7a5      	b.n	800c07e <_vfiprintf_r+0x11a>
 800c132:	2300      	movs	r3, #0
 800c134:	3401      	adds	r4, #1
 800c136:	9305      	str	r3, [sp, #20]
 800c138:	4619      	mov	r1, r3
 800c13a:	f04f 0c0a 	mov.w	ip, #10
 800c13e:	4620      	mov	r0, r4
 800c140:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c144:	3a30      	subs	r2, #48	; 0x30
 800c146:	2a09      	cmp	r2, #9
 800c148:	d903      	bls.n	800c152 <_vfiprintf_r+0x1ee>
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	d0c5      	beq.n	800c0da <_vfiprintf_r+0x176>
 800c14e:	9105      	str	r1, [sp, #20]
 800c150:	e7c3      	b.n	800c0da <_vfiprintf_r+0x176>
 800c152:	fb0c 2101 	mla	r1, ip, r1, r2
 800c156:	4604      	mov	r4, r0
 800c158:	2301      	movs	r3, #1
 800c15a:	e7f0      	b.n	800c13e <_vfiprintf_r+0x1da>
 800c15c:	ab03      	add	r3, sp, #12
 800c15e:	9300      	str	r3, [sp, #0]
 800c160:	462a      	mov	r2, r5
 800c162:	4b17      	ldr	r3, [pc, #92]	; (800c1c0 <_vfiprintf_r+0x25c>)
 800c164:	a904      	add	r1, sp, #16
 800c166:	4630      	mov	r0, r6
 800c168:	f3af 8000 	nop.w
 800c16c:	4607      	mov	r7, r0
 800c16e:	1c78      	adds	r0, r7, #1
 800c170:	d1d6      	bne.n	800c120 <_vfiprintf_r+0x1bc>
 800c172:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c174:	07d9      	lsls	r1, r3, #31
 800c176:	d405      	bmi.n	800c184 <_vfiprintf_r+0x220>
 800c178:	89ab      	ldrh	r3, [r5, #12]
 800c17a:	059a      	lsls	r2, r3, #22
 800c17c:	d402      	bmi.n	800c184 <_vfiprintf_r+0x220>
 800c17e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c180:	f000 fdb9 	bl	800ccf6 <__retarget_lock_release_recursive>
 800c184:	89ab      	ldrh	r3, [r5, #12]
 800c186:	065b      	lsls	r3, r3, #25
 800c188:	f53f af12 	bmi.w	800bfb0 <_vfiprintf_r+0x4c>
 800c18c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c18e:	e711      	b.n	800bfb4 <_vfiprintf_r+0x50>
 800c190:	ab03      	add	r3, sp, #12
 800c192:	9300      	str	r3, [sp, #0]
 800c194:	462a      	mov	r2, r5
 800c196:	4b0a      	ldr	r3, [pc, #40]	; (800c1c0 <_vfiprintf_r+0x25c>)
 800c198:	a904      	add	r1, sp, #16
 800c19a:	4630      	mov	r0, r6
 800c19c:	f000 f880 	bl	800c2a0 <_printf_i>
 800c1a0:	e7e4      	b.n	800c16c <_vfiprintf_r+0x208>
 800c1a2:	bf00      	nop
 800c1a4:	08010580 	.word	0x08010580
 800c1a8:	080105a0 	.word	0x080105a0
 800c1ac:	08010560 	.word	0x08010560
 800c1b0:	0801052c 	.word	0x0801052c
 800c1b4:	08010532 	.word	0x08010532
 800c1b8:	08010536 	.word	0x08010536
 800c1bc:	00000000 	.word	0x00000000
 800c1c0:	0800bf3f 	.word	0x0800bf3f

0800c1c4 <_printf_common>:
 800c1c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c1c8:	4616      	mov	r6, r2
 800c1ca:	4699      	mov	r9, r3
 800c1cc:	688a      	ldr	r2, [r1, #8]
 800c1ce:	690b      	ldr	r3, [r1, #16]
 800c1d0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c1d4:	4293      	cmp	r3, r2
 800c1d6:	bfb8      	it	lt
 800c1d8:	4613      	movlt	r3, r2
 800c1da:	6033      	str	r3, [r6, #0]
 800c1dc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c1e0:	4607      	mov	r7, r0
 800c1e2:	460c      	mov	r4, r1
 800c1e4:	b10a      	cbz	r2, 800c1ea <_printf_common+0x26>
 800c1e6:	3301      	adds	r3, #1
 800c1e8:	6033      	str	r3, [r6, #0]
 800c1ea:	6823      	ldr	r3, [r4, #0]
 800c1ec:	0699      	lsls	r1, r3, #26
 800c1ee:	bf42      	ittt	mi
 800c1f0:	6833      	ldrmi	r3, [r6, #0]
 800c1f2:	3302      	addmi	r3, #2
 800c1f4:	6033      	strmi	r3, [r6, #0]
 800c1f6:	6825      	ldr	r5, [r4, #0]
 800c1f8:	f015 0506 	ands.w	r5, r5, #6
 800c1fc:	d106      	bne.n	800c20c <_printf_common+0x48>
 800c1fe:	f104 0a19 	add.w	sl, r4, #25
 800c202:	68e3      	ldr	r3, [r4, #12]
 800c204:	6832      	ldr	r2, [r6, #0]
 800c206:	1a9b      	subs	r3, r3, r2
 800c208:	42ab      	cmp	r3, r5
 800c20a:	dc26      	bgt.n	800c25a <_printf_common+0x96>
 800c20c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c210:	1e13      	subs	r3, r2, #0
 800c212:	6822      	ldr	r2, [r4, #0]
 800c214:	bf18      	it	ne
 800c216:	2301      	movne	r3, #1
 800c218:	0692      	lsls	r2, r2, #26
 800c21a:	d42b      	bmi.n	800c274 <_printf_common+0xb0>
 800c21c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c220:	4649      	mov	r1, r9
 800c222:	4638      	mov	r0, r7
 800c224:	47c0      	blx	r8
 800c226:	3001      	adds	r0, #1
 800c228:	d01e      	beq.n	800c268 <_printf_common+0xa4>
 800c22a:	6823      	ldr	r3, [r4, #0]
 800c22c:	68e5      	ldr	r5, [r4, #12]
 800c22e:	6832      	ldr	r2, [r6, #0]
 800c230:	f003 0306 	and.w	r3, r3, #6
 800c234:	2b04      	cmp	r3, #4
 800c236:	bf08      	it	eq
 800c238:	1aad      	subeq	r5, r5, r2
 800c23a:	68a3      	ldr	r3, [r4, #8]
 800c23c:	6922      	ldr	r2, [r4, #16]
 800c23e:	bf0c      	ite	eq
 800c240:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c244:	2500      	movne	r5, #0
 800c246:	4293      	cmp	r3, r2
 800c248:	bfc4      	itt	gt
 800c24a:	1a9b      	subgt	r3, r3, r2
 800c24c:	18ed      	addgt	r5, r5, r3
 800c24e:	2600      	movs	r6, #0
 800c250:	341a      	adds	r4, #26
 800c252:	42b5      	cmp	r5, r6
 800c254:	d11a      	bne.n	800c28c <_printf_common+0xc8>
 800c256:	2000      	movs	r0, #0
 800c258:	e008      	b.n	800c26c <_printf_common+0xa8>
 800c25a:	2301      	movs	r3, #1
 800c25c:	4652      	mov	r2, sl
 800c25e:	4649      	mov	r1, r9
 800c260:	4638      	mov	r0, r7
 800c262:	47c0      	blx	r8
 800c264:	3001      	adds	r0, #1
 800c266:	d103      	bne.n	800c270 <_printf_common+0xac>
 800c268:	f04f 30ff 	mov.w	r0, #4294967295
 800c26c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c270:	3501      	adds	r5, #1
 800c272:	e7c6      	b.n	800c202 <_printf_common+0x3e>
 800c274:	18e1      	adds	r1, r4, r3
 800c276:	1c5a      	adds	r2, r3, #1
 800c278:	2030      	movs	r0, #48	; 0x30
 800c27a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c27e:	4422      	add	r2, r4
 800c280:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c284:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c288:	3302      	adds	r3, #2
 800c28a:	e7c7      	b.n	800c21c <_printf_common+0x58>
 800c28c:	2301      	movs	r3, #1
 800c28e:	4622      	mov	r2, r4
 800c290:	4649      	mov	r1, r9
 800c292:	4638      	mov	r0, r7
 800c294:	47c0      	blx	r8
 800c296:	3001      	adds	r0, #1
 800c298:	d0e6      	beq.n	800c268 <_printf_common+0xa4>
 800c29a:	3601      	adds	r6, #1
 800c29c:	e7d9      	b.n	800c252 <_printf_common+0x8e>
	...

0800c2a0 <_printf_i>:
 800c2a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c2a4:	7e0f      	ldrb	r7, [r1, #24]
 800c2a6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c2a8:	2f78      	cmp	r7, #120	; 0x78
 800c2aa:	4691      	mov	r9, r2
 800c2ac:	4680      	mov	r8, r0
 800c2ae:	460c      	mov	r4, r1
 800c2b0:	469a      	mov	sl, r3
 800c2b2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800c2b6:	d807      	bhi.n	800c2c8 <_printf_i+0x28>
 800c2b8:	2f62      	cmp	r7, #98	; 0x62
 800c2ba:	d80a      	bhi.n	800c2d2 <_printf_i+0x32>
 800c2bc:	2f00      	cmp	r7, #0
 800c2be:	f000 80d8 	beq.w	800c472 <_printf_i+0x1d2>
 800c2c2:	2f58      	cmp	r7, #88	; 0x58
 800c2c4:	f000 80a3 	beq.w	800c40e <_printf_i+0x16e>
 800c2c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c2cc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c2d0:	e03a      	b.n	800c348 <_printf_i+0xa8>
 800c2d2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c2d6:	2b15      	cmp	r3, #21
 800c2d8:	d8f6      	bhi.n	800c2c8 <_printf_i+0x28>
 800c2da:	a101      	add	r1, pc, #4	; (adr r1, 800c2e0 <_printf_i+0x40>)
 800c2dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c2e0:	0800c339 	.word	0x0800c339
 800c2e4:	0800c34d 	.word	0x0800c34d
 800c2e8:	0800c2c9 	.word	0x0800c2c9
 800c2ec:	0800c2c9 	.word	0x0800c2c9
 800c2f0:	0800c2c9 	.word	0x0800c2c9
 800c2f4:	0800c2c9 	.word	0x0800c2c9
 800c2f8:	0800c34d 	.word	0x0800c34d
 800c2fc:	0800c2c9 	.word	0x0800c2c9
 800c300:	0800c2c9 	.word	0x0800c2c9
 800c304:	0800c2c9 	.word	0x0800c2c9
 800c308:	0800c2c9 	.word	0x0800c2c9
 800c30c:	0800c459 	.word	0x0800c459
 800c310:	0800c37d 	.word	0x0800c37d
 800c314:	0800c43b 	.word	0x0800c43b
 800c318:	0800c2c9 	.word	0x0800c2c9
 800c31c:	0800c2c9 	.word	0x0800c2c9
 800c320:	0800c47b 	.word	0x0800c47b
 800c324:	0800c2c9 	.word	0x0800c2c9
 800c328:	0800c37d 	.word	0x0800c37d
 800c32c:	0800c2c9 	.word	0x0800c2c9
 800c330:	0800c2c9 	.word	0x0800c2c9
 800c334:	0800c443 	.word	0x0800c443
 800c338:	682b      	ldr	r3, [r5, #0]
 800c33a:	1d1a      	adds	r2, r3, #4
 800c33c:	681b      	ldr	r3, [r3, #0]
 800c33e:	602a      	str	r2, [r5, #0]
 800c340:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c344:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c348:	2301      	movs	r3, #1
 800c34a:	e0a3      	b.n	800c494 <_printf_i+0x1f4>
 800c34c:	6820      	ldr	r0, [r4, #0]
 800c34e:	6829      	ldr	r1, [r5, #0]
 800c350:	0606      	lsls	r6, r0, #24
 800c352:	f101 0304 	add.w	r3, r1, #4
 800c356:	d50a      	bpl.n	800c36e <_printf_i+0xce>
 800c358:	680e      	ldr	r6, [r1, #0]
 800c35a:	602b      	str	r3, [r5, #0]
 800c35c:	2e00      	cmp	r6, #0
 800c35e:	da03      	bge.n	800c368 <_printf_i+0xc8>
 800c360:	232d      	movs	r3, #45	; 0x2d
 800c362:	4276      	negs	r6, r6
 800c364:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c368:	485e      	ldr	r0, [pc, #376]	; (800c4e4 <_printf_i+0x244>)
 800c36a:	230a      	movs	r3, #10
 800c36c:	e019      	b.n	800c3a2 <_printf_i+0x102>
 800c36e:	680e      	ldr	r6, [r1, #0]
 800c370:	602b      	str	r3, [r5, #0]
 800c372:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c376:	bf18      	it	ne
 800c378:	b236      	sxthne	r6, r6
 800c37a:	e7ef      	b.n	800c35c <_printf_i+0xbc>
 800c37c:	682b      	ldr	r3, [r5, #0]
 800c37e:	6820      	ldr	r0, [r4, #0]
 800c380:	1d19      	adds	r1, r3, #4
 800c382:	6029      	str	r1, [r5, #0]
 800c384:	0601      	lsls	r1, r0, #24
 800c386:	d501      	bpl.n	800c38c <_printf_i+0xec>
 800c388:	681e      	ldr	r6, [r3, #0]
 800c38a:	e002      	b.n	800c392 <_printf_i+0xf2>
 800c38c:	0646      	lsls	r6, r0, #25
 800c38e:	d5fb      	bpl.n	800c388 <_printf_i+0xe8>
 800c390:	881e      	ldrh	r6, [r3, #0]
 800c392:	4854      	ldr	r0, [pc, #336]	; (800c4e4 <_printf_i+0x244>)
 800c394:	2f6f      	cmp	r7, #111	; 0x6f
 800c396:	bf0c      	ite	eq
 800c398:	2308      	moveq	r3, #8
 800c39a:	230a      	movne	r3, #10
 800c39c:	2100      	movs	r1, #0
 800c39e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c3a2:	6865      	ldr	r5, [r4, #4]
 800c3a4:	60a5      	str	r5, [r4, #8]
 800c3a6:	2d00      	cmp	r5, #0
 800c3a8:	bfa2      	ittt	ge
 800c3aa:	6821      	ldrge	r1, [r4, #0]
 800c3ac:	f021 0104 	bicge.w	r1, r1, #4
 800c3b0:	6021      	strge	r1, [r4, #0]
 800c3b2:	b90e      	cbnz	r6, 800c3b8 <_printf_i+0x118>
 800c3b4:	2d00      	cmp	r5, #0
 800c3b6:	d04d      	beq.n	800c454 <_printf_i+0x1b4>
 800c3b8:	4615      	mov	r5, r2
 800c3ba:	fbb6 f1f3 	udiv	r1, r6, r3
 800c3be:	fb03 6711 	mls	r7, r3, r1, r6
 800c3c2:	5dc7      	ldrb	r7, [r0, r7]
 800c3c4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c3c8:	4637      	mov	r7, r6
 800c3ca:	42bb      	cmp	r3, r7
 800c3cc:	460e      	mov	r6, r1
 800c3ce:	d9f4      	bls.n	800c3ba <_printf_i+0x11a>
 800c3d0:	2b08      	cmp	r3, #8
 800c3d2:	d10b      	bne.n	800c3ec <_printf_i+0x14c>
 800c3d4:	6823      	ldr	r3, [r4, #0]
 800c3d6:	07de      	lsls	r6, r3, #31
 800c3d8:	d508      	bpl.n	800c3ec <_printf_i+0x14c>
 800c3da:	6923      	ldr	r3, [r4, #16]
 800c3dc:	6861      	ldr	r1, [r4, #4]
 800c3de:	4299      	cmp	r1, r3
 800c3e0:	bfde      	ittt	le
 800c3e2:	2330      	movle	r3, #48	; 0x30
 800c3e4:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c3e8:	f105 35ff 	addle.w	r5, r5, #4294967295
 800c3ec:	1b52      	subs	r2, r2, r5
 800c3ee:	6122      	str	r2, [r4, #16]
 800c3f0:	f8cd a000 	str.w	sl, [sp]
 800c3f4:	464b      	mov	r3, r9
 800c3f6:	aa03      	add	r2, sp, #12
 800c3f8:	4621      	mov	r1, r4
 800c3fa:	4640      	mov	r0, r8
 800c3fc:	f7ff fee2 	bl	800c1c4 <_printf_common>
 800c400:	3001      	adds	r0, #1
 800c402:	d14c      	bne.n	800c49e <_printf_i+0x1fe>
 800c404:	f04f 30ff 	mov.w	r0, #4294967295
 800c408:	b004      	add	sp, #16
 800c40a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c40e:	4835      	ldr	r0, [pc, #212]	; (800c4e4 <_printf_i+0x244>)
 800c410:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800c414:	6829      	ldr	r1, [r5, #0]
 800c416:	6823      	ldr	r3, [r4, #0]
 800c418:	f851 6b04 	ldr.w	r6, [r1], #4
 800c41c:	6029      	str	r1, [r5, #0]
 800c41e:	061d      	lsls	r5, r3, #24
 800c420:	d514      	bpl.n	800c44c <_printf_i+0x1ac>
 800c422:	07df      	lsls	r7, r3, #31
 800c424:	bf44      	itt	mi
 800c426:	f043 0320 	orrmi.w	r3, r3, #32
 800c42a:	6023      	strmi	r3, [r4, #0]
 800c42c:	b91e      	cbnz	r6, 800c436 <_printf_i+0x196>
 800c42e:	6823      	ldr	r3, [r4, #0]
 800c430:	f023 0320 	bic.w	r3, r3, #32
 800c434:	6023      	str	r3, [r4, #0]
 800c436:	2310      	movs	r3, #16
 800c438:	e7b0      	b.n	800c39c <_printf_i+0xfc>
 800c43a:	6823      	ldr	r3, [r4, #0]
 800c43c:	f043 0320 	orr.w	r3, r3, #32
 800c440:	6023      	str	r3, [r4, #0]
 800c442:	2378      	movs	r3, #120	; 0x78
 800c444:	4828      	ldr	r0, [pc, #160]	; (800c4e8 <_printf_i+0x248>)
 800c446:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c44a:	e7e3      	b.n	800c414 <_printf_i+0x174>
 800c44c:	0659      	lsls	r1, r3, #25
 800c44e:	bf48      	it	mi
 800c450:	b2b6      	uxthmi	r6, r6
 800c452:	e7e6      	b.n	800c422 <_printf_i+0x182>
 800c454:	4615      	mov	r5, r2
 800c456:	e7bb      	b.n	800c3d0 <_printf_i+0x130>
 800c458:	682b      	ldr	r3, [r5, #0]
 800c45a:	6826      	ldr	r6, [r4, #0]
 800c45c:	6961      	ldr	r1, [r4, #20]
 800c45e:	1d18      	adds	r0, r3, #4
 800c460:	6028      	str	r0, [r5, #0]
 800c462:	0635      	lsls	r5, r6, #24
 800c464:	681b      	ldr	r3, [r3, #0]
 800c466:	d501      	bpl.n	800c46c <_printf_i+0x1cc>
 800c468:	6019      	str	r1, [r3, #0]
 800c46a:	e002      	b.n	800c472 <_printf_i+0x1d2>
 800c46c:	0670      	lsls	r0, r6, #25
 800c46e:	d5fb      	bpl.n	800c468 <_printf_i+0x1c8>
 800c470:	8019      	strh	r1, [r3, #0]
 800c472:	2300      	movs	r3, #0
 800c474:	6123      	str	r3, [r4, #16]
 800c476:	4615      	mov	r5, r2
 800c478:	e7ba      	b.n	800c3f0 <_printf_i+0x150>
 800c47a:	682b      	ldr	r3, [r5, #0]
 800c47c:	1d1a      	adds	r2, r3, #4
 800c47e:	602a      	str	r2, [r5, #0]
 800c480:	681d      	ldr	r5, [r3, #0]
 800c482:	6862      	ldr	r2, [r4, #4]
 800c484:	2100      	movs	r1, #0
 800c486:	4628      	mov	r0, r5
 800c488:	f7f3 fea2 	bl	80001d0 <memchr>
 800c48c:	b108      	cbz	r0, 800c492 <_printf_i+0x1f2>
 800c48e:	1b40      	subs	r0, r0, r5
 800c490:	6060      	str	r0, [r4, #4]
 800c492:	6863      	ldr	r3, [r4, #4]
 800c494:	6123      	str	r3, [r4, #16]
 800c496:	2300      	movs	r3, #0
 800c498:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c49c:	e7a8      	b.n	800c3f0 <_printf_i+0x150>
 800c49e:	6923      	ldr	r3, [r4, #16]
 800c4a0:	462a      	mov	r2, r5
 800c4a2:	4649      	mov	r1, r9
 800c4a4:	4640      	mov	r0, r8
 800c4a6:	47d0      	blx	sl
 800c4a8:	3001      	adds	r0, #1
 800c4aa:	d0ab      	beq.n	800c404 <_printf_i+0x164>
 800c4ac:	6823      	ldr	r3, [r4, #0]
 800c4ae:	079b      	lsls	r3, r3, #30
 800c4b0:	d413      	bmi.n	800c4da <_printf_i+0x23a>
 800c4b2:	68e0      	ldr	r0, [r4, #12]
 800c4b4:	9b03      	ldr	r3, [sp, #12]
 800c4b6:	4298      	cmp	r0, r3
 800c4b8:	bfb8      	it	lt
 800c4ba:	4618      	movlt	r0, r3
 800c4bc:	e7a4      	b.n	800c408 <_printf_i+0x168>
 800c4be:	2301      	movs	r3, #1
 800c4c0:	4632      	mov	r2, r6
 800c4c2:	4649      	mov	r1, r9
 800c4c4:	4640      	mov	r0, r8
 800c4c6:	47d0      	blx	sl
 800c4c8:	3001      	adds	r0, #1
 800c4ca:	d09b      	beq.n	800c404 <_printf_i+0x164>
 800c4cc:	3501      	adds	r5, #1
 800c4ce:	68e3      	ldr	r3, [r4, #12]
 800c4d0:	9903      	ldr	r1, [sp, #12]
 800c4d2:	1a5b      	subs	r3, r3, r1
 800c4d4:	42ab      	cmp	r3, r5
 800c4d6:	dcf2      	bgt.n	800c4be <_printf_i+0x21e>
 800c4d8:	e7eb      	b.n	800c4b2 <_printf_i+0x212>
 800c4da:	2500      	movs	r5, #0
 800c4dc:	f104 0619 	add.w	r6, r4, #25
 800c4e0:	e7f5      	b.n	800c4ce <_printf_i+0x22e>
 800c4e2:	bf00      	nop
 800c4e4:	0801053d 	.word	0x0801053d
 800c4e8:	0801054e 	.word	0x0801054e

0800c4ec <iprintf>:
 800c4ec:	b40f      	push	{r0, r1, r2, r3}
 800c4ee:	4b0a      	ldr	r3, [pc, #40]	; (800c518 <iprintf+0x2c>)
 800c4f0:	b513      	push	{r0, r1, r4, lr}
 800c4f2:	681c      	ldr	r4, [r3, #0]
 800c4f4:	b124      	cbz	r4, 800c500 <iprintf+0x14>
 800c4f6:	69a3      	ldr	r3, [r4, #24]
 800c4f8:	b913      	cbnz	r3, 800c500 <iprintf+0x14>
 800c4fa:	4620      	mov	r0, r4
 800c4fc:	f000 fb5c 	bl	800cbb8 <__sinit>
 800c500:	ab05      	add	r3, sp, #20
 800c502:	9a04      	ldr	r2, [sp, #16]
 800c504:	68a1      	ldr	r1, [r4, #8]
 800c506:	9301      	str	r3, [sp, #4]
 800c508:	4620      	mov	r0, r4
 800c50a:	f7ff fd2b 	bl	800bf64 <_vfiprintf_r>
 800c50e:	b002      	add	sp, #8
 800c510:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c514:	b004      	add	sp, #16
 800c516:	4770      	bx	lr
 800c518:	200000cc 	.word	0x200000cc

0800c51c <putchar>:
 800c51c:	b538      	push	{r3, r4, r5, lr}
 800c51e:	4b08      	ldr	r3, [pc, #32]	; (800c540 <putchar+0x24>)
 800c520:	681c      	ldr	r4, [r3, #0]
 800c522:	4605      	mov	r5, r0
 800c524:	b124      	cbz	r4, 800c530 <putchar+0x14>
 800c526:	69a3      	ldr	r3, [r4, #24]
 800c528:	b913      	cbnz	r3, 800c530 <putchar+0x14>
 800c52a:	4620      	mov	r0, r4
 800c52c:	f000 fb44 	bl	800cbb8 <__sinit>
 800c530:	68a2      	ldr	r2, [r4, #8]
 800c532:	4629      	mov	r1, r5
 800c534:	4620      	mov	r0, r4
 800c536:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c53a:	f000 be01 	b.w	800d140 <_putc_r>
 800c53e:	bf00      	nop
 800c540:	200000cc 	.word	0x200000cc

0800c544 <_puts_r>:
 800c544:	b570      	push	{r4, r5, r6, lr}
 800c546:	460e      	mov	r6, r1
 800c548:	4605      	mov	r5, r0
 800c54a:	b118      	cbz	r0, 800c554 <_puts_r+0x10>
 800c54c:	6983      	ldr	r3, [r0, #24]
 800c54e:	b90b      	cbnz	r3, 800c554 <_puts_r+0x10>
 800c550:	f000 fb32 	bl	800cbb8 <__sinit>
 800c554:	69ab      	ldr	r3, [r5, #24]
 800c556:	68ac      	ldr	r4, [r5, #8]
 800c558:	b913      	cbnz	r3, 800c560 <_puts_r+0x1c>
 800c55a:	4628      	mov	r0, r5
 800c55c:	f000 fb2c 	bl	800cbb8 <__sinit>
 800c560:	4b2c      	ldr	r3, [pc, #176]	; (800c614 <_puts_r+0xd0>)
 800c562:	429c      	cmp	r4, r3
 800c564:	d120      	bne.n	800c5a8 <_puts_r+0x64>
 800c566:	686c      	ldr	r4, [r5, #4]
 800c568:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c56a:	07db      	lsls	r3, r3, #31
 800c56c:	d405      	bmi.n	800c57a <_puts_r+0x36>
 800c56e:	89a3      	ldrh	r3, [r4, #12]
 800c570:	0598      	lsls	r0, r3, #22
 800c572:	d402      	bmi.n	800c57a <_puts_r+0x36>
 800c574:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c576:	f000 fbbd 	bl	800ccf4 <__retarget_lock_acquire_recursive>
 800c57a:	89a3      	ldrh	r3, [r4, #12]
 800c57c:	0719      	lsls	r1, r3, #28
 800c57e:	d51d      	bpl.n	800c5bc <_puts_r+0x78>
 800c580:	6923      	ldr	r3, [r4, #16]
 800c582:	b1db      	cbz	r3, 800c5bc <_puts_r+0x78>
 800c584:	3e01      	subs	r6, #1
 800c586:	68a3      	ldr	r3, [r4, #8]
 800c588:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c58c:	3b01      	subs	r3, #1
 800c58e:	60a3      	str	r3, [r4, #8]
 800c590:	bb39      	cbnz	r1, 800c5e2 <_puts_r+0x9e>
 800c592:	2b00      	cmp	r3, #0
 800c594:	da38      	bge.n	800c608 <_puts_r+0xc4>
 800c596:	4622      	mov	r2, r4
 800c598:	210a      	movs	r1, #10
 800c59a:	4628      	mov	r0, r5
 800c59c:	f000 f92e 	bl	800c7fc <__swbuf_r>
 800c5a0:	3001      	adds	r0, #1
 800c5a2:	d011      	beq.n	800c5c8 <_puts_r+0x84>
 800c5a4:	250a      	movs	r5, #10
 800c5a6:	e011      	b.n	800c5cc <_puts_r+0x88>
 800c5a8:	4b1b      	ldr	r3, [pc, #108]	; (800c618 <_puts_r+0xd4>)
 800c5aa:	429c      	cmp	r4, r3
 800c5ac:	d101      	bne.n	800c5b2 <_puts_r+0x6e>
 800c5ae:	68ac      	ldr	r4, [r5, #8]
 800c5b0:	e7da      	b.n	800c568 <_puts_r+0x24>
 800c5b2:	4b1a      	ldr	r3, [pc, #104]	; (800c61c <_puts_r+0xd8>)
 800c5b4:	429c      	cmp	r4, r3
 800c5b6:	bf08      	it	eq
 800c5b8:	68ec      	ldreq	r4, [r5, #12]
 800c5ba:	e7d5      	b.n	800c568 <_puts_r+0x24>
 800c5bc:	4621      	mov	r1, r4
 800c5be:	4628      	mov	r0, r5
 800c5c0:	f000 f96e 	bl	800c8a0 <__swsetup_r>
 800c5c4:	2800      	cmp	r0, #0
 800c5c6:	d0dd      	beq.n	800c584 <_puts_r+0x40>
 800c5c8:	f04f 35ff 	mov.w	r5, #4294967295
 800c5cc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c5ce:	07da      	lsls	r2, r3, #31
 800c5d0:	d405      	bmi.n	800c5de <_puts_r+0x9a>
 800c5d2:	89a3      	ldrh	r3, [r4, #12]
 800c5d4:	059b      	lsls	r3, r3, #22
 800c5d6:	d402      	bmi.n	800c5de <_puts_r+0x9a>
 800c5d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c5da:	f000 fb8c 	bl	800ccf6 <__retarget_lock_release_recursive>
 800c5de:	4628      	mov	r0, r5
 800c5e0:	bd70      	pop	{r4, r5, r6, pc}
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	da04      	bge.n	800c5f0 <_puts_r+0xac>
 800c5e6:	69a2      	ldr	r2, [r4, #24]
 800c5e8:	429a      	cmp	r2, r3
 800c5ea:	dc06      	bgt.n	800c5fa <_puts_r+0xb6>
 800c5ec:	290a      	cmp	r1, #10
 800c5ee:	d004      	beq.n	800c5fa <_puts_r+0xb6>
 800c5f0:	6823      	ldr	r3, [r4, #0]
 800c5f2:	1c5a      	adds	r2, r3, #1
 800c5f4:	6022      	str	r2, [r4, #0]
 800c5f6:	7019      	strb	r1, [r3, #0]
 800c5f8:	e7c5      	b.n	800c586 <_puts_r+0x42>
 800c5fa:	4622      	mov	r2, r4
 800c5fc:	4628      	mov	r0, r5
 800c5fe:	f000 f8fd 	bl	800c7fc <__swbuf_r>
 800c602:	3001      	adds	r0, #1
 800c604:	d1bf      	bne.n	800c586 <_puts_r+0x42>
 800c606:	e7df      	b.n	800c5c8 <_puts_r+0x84>
 800c608:	6823      	ldr	r3, [r4, #0]
 800c60a:	250a      	movs	r5, #10
 800c60c:	1c5a      	adds	r2, r3, #1
 800c60e:	6022      	str	r2, [r4, #0]
 800c610:	701d      	strb	r5, [r3, #0]
 800c612:	e7db      	b.n	800c5cc <_puts_r+0x88>
 800c614:	08010580 	.word	0x08010580
 800c618:	080105a0 	.word	0x080105a0
 800c61c:	08010560 	.word	0x08010560

0800c620 <puts>:
 800c620:	4b02      	ldr	r3, [pc, #8]	; (800c62c <puts+0xc>)
 800c622:	4601      	mov	r1, r0
 800c624:	6818      	ldr	r0, [r3, #0]
 800c626:	f7ff bf8d 	b.w	800c544 <_puts_r>
 800c62a:	bf00      	nop
 800c62c:	200000cc 	.word	0x200000cc

0800c630 <setvbuf>:
 800c630:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c634:	461d      	mov	r5, r3
 800c636:	4b5d      	ldr	r3, [pc, #372]	; (800c7ac <setvbuf+0x17c>)
 800c638:	681f      	ldr	r7, [r3, #0]
 800c63a:	4604      	mov	r4, r0
 800c63c:	460e      	mov	r6, r1
 800c63e:	4690      	mov	r8, r2
 800c640:	b127      	cbz	r7, 800c64c <setvbuf+0x1c>
 800c642:	69bb      	ldr	r3, [r7, #24]
 800c644:	b913      	cbnz	r3, 800c64c <setvbuf+0x1c>
 800c646:	4638      	mov	r0, r7
 800c648:	f000 fab6 	bl	800cbb8 <__sinit>
 800c64c:	4b58      	ldr	r3, [pc, #352]	; (800c7b0 <setvbuf+0x180>)
 800c64e:	429c      	cmp	r4, r3
 800c650:	d167      	bne.n	800c722 <setvbuf+0xf2>
 800c652:	687c      	ldr	r4, [r7, #4]
 800c654:	f1b8 0f02 	cmp.w	r8, #2
 800c658:	d006      	beq.n	800c668 <setvbuf+0x38>
 800c65a:	f1b8 0f01 	cmp.w	r8, #1
 800c65e:	f200 809f 	bhi.w	800c7a0 <setvbuf+0x170>
 800c662:	2d00      	cmp	r5, #0
 800c664:	f2c0 809c 	blt.w	800c7a0 <setvbuf+0x170>
 800c668:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c66a:	07db      	lsls	r3, r3, #31
 800c66c:	d405      	bmi.n	800c67a <setvbuf+0x4a>
 800c66e:	89a3      	ldrh	r3, [r4, #12]
 800c670:	0598      	lsls	r0, r3, #22
 800c672:	d402      	bmi.n	800c67a <setvbuf+0x4a>
 800c674:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c676:	f000 fb3d 	bl	800ccf4 <__retarget_lock_acquire_recursive>
 800c67a:	4621      	mov	r1, r4
 800c67c:	4638      	mov	r0, r7
 800c67e:	f000 fa07 	bl	800ca90 <_fflush_r>
 800c682:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c684:	b141      	cbz	r1, 800c698 <setvbuf+0x68>
 800c686:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c68a:	4299      	cmp	r1, r3
 800c68c:	d002      	beq.n	800c694 <setvbuf+0x64>
 800c68e:	4638      	mov	r0, r7
 800c690:	f7ff fb62 	bl	800bd58 <_free_r>
 800c694:	2300      	movs	r3, #0
 800c696:	6363      	str	r3, [r4, #52]	; 0x34
 800c698:	2300      	movs	r3, #0
 800c69a:	61a3      	str	r3, [r4, #24]
 800c69c:	6063      	str	r3, [r4, #4]
 800c69e:	89a3      	ldrh	r3, [r4, #12]
 800c6a0:	0619      	lsls	r1, r3, #24
 800c6a2:	d503      	bpl.n	800c6ac <setvbuf+0x7c>
 800c6a4:	6921      	ldr	r1, [r4, #16]
 800c6a6:	4638      	mov	r0, r7
 800c6a8:	f7ff fb56 	bl	800bd58 <_free_r>
 800c6ac:	89a3      	ldrh	r3, [r4, #12]
 800c6ae:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800c6b2:	f023 0303 	bic.w	r3, r3, #3
 800c6b6:	f1b8 0f02 	cmp.w	r8, #2
 800c6ba:	81a3      	strh	r3, [r4, #12]
 800c6bc:	d06c      	beq.n	800c798 <setvbuf+0x168>
 800c6be:	ab01      	add	r3, sp, #4
 800c6c0:	466a      	mov	r2, sp
 800c6c2:	4621      	mov	r1, r4
 800c6c4:	4638      	mov	r0, r7
 800c6c6:	f000 fb17 	bl	800ccf8 <__swhatbuf_r>
 800c6ca:	89a3      	ldrh	r3, [r4, #12]
 800c6cc:	4318      	orrs	r0, r3
 800c6ce:	81a0      	strh	r0, [r4, #12]
 800c6d0:	2d00      	cmp	r5, #0
 800c6d2:	d130      	bne.n	800c736 <setvbuf+0x106>
 800c6d4:	9d00      	ldr	r5, [sp, #0]
 800c6d6:	4628      	mov	r0, r5
 800c6d8:	f7ff fb2e 	bl	800bd38 <malloc>
 800c6dc:	4606      	mov	r6, r0
 800c6de:	2800      	cmp	r0, #0
 800c6e0:	d155      	bne.n	800c78e <setvbuf+0x15e>
 800c6e2:	f8dd 9000 	ldr.w	r9, [sp]
 800c6e6:	45a9      	cmp	r9, r5
 800c6e8:	d14a      	bne.n	800c780 <setvbuf+0x150>
 800c6ea:	f04f 35ff 	mov.w	r5, #4294967295
 800c6ee:	2200      	movs	r2, #0
 800c6f0:	60a2      	str	r2, [r4, #8]
 800c6f2:	f104 0247 	add.w	r2, r4, #71	; 0x47
 800c6f6:	6022      	str	r2, [r4, #0]
 800c6f8:	6122      	str	r2, [r4, #16]
 800c6fa:	2201      	movs	r2, #1
 800c6fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c700:	6162      	str	r2, [r4, #20]
 800c702:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c704:	f043 0302 	orr.w	r3, r3, #2
 800c708:	07d2      	lsls	r2, r2, #31
 800c70a:	81a3      	strh	r3, [r4, #12]
 800c70c:	d405      	bmi.n	800c71a <setvbuf+0xea>
 800c70e:	f413 7f00 	tst.w	r3, #512	; 0x200
 800c712:	d102      	bne.n	800c71a <setvbuf+0xea>
 800c714:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c716:	f000 faee 	bl	800ccf6 <__retarget_lock_release_recursive>
 800c71a:	4628      	mov	r0, r5
 800c71c:	b003      	add	sp, #12
 800c71e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c722:	4b24      	ldr	r3, [pc, #144]	; (800c7b4 <setvbuf+0x184>)
 800c724:	429c      	cmp	r4, r3
 800c726:	d101      	bne.n	800c72c <setvbuf+0xfc>
 800c728:	68bc      	ldr	r4, [r7, #8]
 800c72a:	e793      	b.n	800c654 <setvbuf+0x24>
 800c72c:	4b22      	ldr	r3, [pc, #136]	; (800c7b8 <setvbuf+0x188>)
 800c72e:	429c      	cmp	r4, r3
 800c730:	bf08      	it	eq
 800c732:	68fc      	ldreq	r4, [r7, #12]
 800c734:	e78e      	b.n	800c654 <setvbuf+0x24>
 800c736:	2e00      	cmp	r6, #0
 800c738:	d0cd      	beq.n	800c6d6 <setvbuf+0xa6>
 800c73a:	69bb      	ldr	r3, [r7, #24]
 800c73c:	b913      	cbnz	r3, 800c744 <setvbuf+0x114>
 800c73e:	4638      	mov	r0, r7
 800c740:	f000 fa3a 	bl	800cbb8 <__sinit>
 800c744:	f1b8 0f01 	cmp.w	r8, #1
 800c748:	bf08      	it	eq
 800c74a:	89a3      	ldrheq	r3, [r4, #12]
 800c74c:	6026      	str	r6, [r4, #0]
 800c74e:	bf04      	itt	eq
 800c750:	f043 0301 	orreq.w	r3, r3, #1
 800c754:	81a3      	strheq	r3, [r4, #12]
 800c756:	89a2      	ldrh	r2, [r4, #12]
 800c758:	f012 0308 	ands.w	r3, r2, #8
 800c75c:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800c760:	d01c      	beq.n	800c79c <setvbuf+0x16c>
 800c762:	07d3      	lsls	r3, r2, #31
 800c764:	bf41      	itttt	mi
 800c766:	2300      	movmi	r3, #0
 800c768:	426d      	negmi	r5, r5
 800c76a:	60a3      	strmi	r3, [r4, #8]
 800c76c:	61a5      	strmi	r5, [r4, #24]
 800c76e:	bf58      	it	pl
 800c770:	60a5      	strpl	r5, [r4, #8]
 800c772:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800c774:	f015 0501 	ands.w	r5, r5, #1
 800c778:	d115      	bne.n	800c7a6 <setvbuf+0x176>
 800c77a:	f412 7f00 	tst.w	r2, #512	; 0x200
 800c77e:	e7c8      	b.n	800c712 <setvbuf+0xe2>
 800c780:	4648      	mov	r0, r9
 800c782:	f7ff fad9 	bl	800bd38 <malloc>
 800c786:	4606      	mov	r6, r0
 800c788:	2800      	cmp	r0, #0
 800c78a:	d0ae      	beq.n	800c6ea <setvbuf+0xba>
 800c78c:	464d      	mov	r5, r9
 800c78e:	89a3      	ldrh	r3, [r4, #12]
 800c790:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c794:	81a3      	strh	r3, [r4, #12]
 800c796:	e7d0      	b.n	800c73a <setvbuf+0x10a>
 800c798:	2500      	movs	r5, #0
 800c79a:	e7a8      	b.n	800c6ee <setvbuf+0xbe>
 800c79c:	60a3      	str	r3, [r4, #8]
 800c79e:	e7e8      	b.n	800c772 <setvbuf+0x142>
 800c7a0:	f04f 35ff 	mov.w	r5, #4294967295
 800c7a4:	e7b9      	b.n	800c71a <setvbuf+0xea>
 800c7a6:	2500      	movs	r5, #0
 800c7a8:	e7b7      	b.n	800c71a <setvbuf+0xea>
 800c7aa:	bf00      	nop
 800c7ac:	200000cc 	.word	0x200000cc
 800c7b0:	08010580 	.word	0x08010580
 800c7b4:	080105a0 	.word	0x080105a0
 800c7b8:	08010560 	.word	0x08010560

0800c7bc <siprintf>:
 800c7bc:	b40e      	push	{r1, r2, r3}
 800c7be:	b500      	push	{lr}
 800c7c0:	b09c      	sub	sp, #112	; 0x70
 800c7c2:	ab1d      	add	r3, sp, #116	; 0x74
 800c7c4:	9002      	str	r0, [sp, #8]
 800c7c6:	9006      	str	r0, [sp, #24]
 800c7c8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800c7cc:	4809      	ldr	r0, [pc, #36]	; (800c7f4 <siprintf+0x38>)
 800c7ce:	9107      	str	r1, [sp, #28]
 800c7d0:	9104      	str	r1, [sp, #16]
 800c7d2:	4909      	ldr	r1, [pc, #36]	; (800c7f8 <siprintf+0x3c>)
 800c7d4:	f853 2b04 	ldr.w	r2, [r3], #4
 800c7d8:	9105      	str	r1, [sp, #20]
 800c7da:	6800      	ldr	r0, [r0, #0]
 800c7dc:	9301      	str	r3, [sp, #4]
 800c7de:	a902      	add	r1, sp, #8
 800c7e0:	f000 fbae 	bl	800cf40 <_svfiprintf_r>
 800c7e4:	9b02      	ldr	r3, [sp, #8]
 800c7e6:	2200      	movs	r2, #0
 800c7e8:	701a      	strb	r2, [r3, #0]
 800c7ea:	b01c      	add	sp, #112	; 0x70
 800c7ec:	f85d eb04 	ldr.w	lr, [sp], #4
 800c7f0:	b003      	add	sp, #12
 800c7f2:	4770      	bx	lr
 800c7f4:	200000cc 	.word	0x200000cc
 800c7f8:	ffff0208 	.word	0xffff0208

0800c7fc <__swbuf_r>:
 800c7fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7fe:	460e      	mov	r6, r1
 800c800:	4614      	mov	r4, r2
 800c802:	4605      	mov	r5, r0
 800c804:	b118      	cbz	r0, 800c80e <__swbuf_r+0x12>
 800c806:	6983      	ldr	r3, [r0, #24]
 800c808:	b90b      	cbnz	r3, 800c80e <__swbuf_r+0x12>
 800c80a:	f000 f9d5 	bl	800cbb8 <__sinit>
 800c80e:	4b21      	ldr	r3, [pc, #132]	; (800c894 <__swbuf_r+0x98>)
 800c810:	429c      	cmp	r4, r3
 800c812:	d12b      	bne.n	800c86c <__swbuf_r+0x70>
 800c814:	686c      	ldr	r4, [r5, #4]
 800c816:	69a3      	ldr	r3, [r4, #24]
 800c818:	60a3      	str	r3, [r4, #8]
 800c81a:	89a3      	ldrh	r3, [r4, #12]
 800c81c:	071a      	lsls	r2, r3, #28
 800c81e:	d52f      	bpl.n	800c880 <__swbuf_r+0x84>
 800c820:	6923      	ldr	r3, [r4, #16]
 800c822:	b36b      	cbz	r3, 800c880 <__swbuf_r+0x84>
 800c824:	6923      	ldr	r3, [r4, #16]
 800c826:	6820      	ldr	r0, [r4, #0]
 800c828:	1ac0      	subs	r0, r0, r3
 800c82a:	6963      	ldr	r3, [r4, #20]
 800c82c:	b2f6      	uxtb	r6, r6
 800c82e:	4283      	cmp	r3, r0
 800c830:	4637      	mov	r7, r6
 800c832:	dc04      	bgt.n	800c83e <__swbuf_r+0x42>
 800c834:	4621      	mov	r1, r4
 800c836:	4628      	mov	r0, r5
 800c838:	f000 f92a 	bl	800ca90 <_fflush_r>
 800c83c:	bb30      	cbnz	r0, 800c88c <__swbuf_r+0x90>
 800c83e:	68a3      	ldr	r3, [r4, #8]
 800c840:	3b01      	subs	r3, #1
 800c842:	60a3      	str	r3, [r4, #8]
 800c844:	6823      	ldr	r3, [r4, #0]
 800c846:	1c5a      	adds	r2, r3, #1
 800c848:	6022      	str	r2, [r4, #0]
 800c84a:	701e      	strb	r6, [r3, #0]
 800c84c:	6963      	ldr	r3, [r4, #20]
 800c84e:	3001      	adds	r0, #1
 800c850:	4283      	cmp	r3, r0
 800c852:	d004      	beq.n	800c85e <__swbuf_r+0x62>
 800c854:	89a3      	ldrh	r3, [r4, #12]
 800c856:	07db      	lsls	r3, r3, #31
 800c858:	d506      	bpl.n	800c868 <__swbuf_r+0x6c>
 800c85a:	2e0a      	cmp	r6, #10
 800c85c:	d104      	bne.n	800c868 <__swbuf_r+0x6c>
 800c85e:	4621      	mov	r1, r4
 800c860:	4628      	mov	r0, r5
 800c862:	f000 f915 	bl	800ca90 <_fflush_r>
 800c866:	b988      	cbnz	r0, 800c88c <__swbuf_r+0x90>
 800c868:	4638      	mov	r0, r7
 800c86a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c86c:	4b0a      	ldr	r3, [pc, #40]	; (800c898 <__swbuf_r+0x9c>)
 800c86e:	429c      	cmp	r4, r3
 800c870:	d101      	bne.n	800c876 <__swbuf_r+0x7a>
 800c872:	68ac      	ldr	r4, [r5, #8]
 800c874:	e7cf      	b.n	800c816 <__swbuf_r+0x1a>
 800c876:	4b09      	ldr	r3, [pc, #36]	; (800c89c <__swbuf_r+0xa0>)
 800c878:	429c      	cmp	r4, r3
 800c87a:	bf08      	it	eq
 800c87c:	68ec      	ldreq	r4, [r5, #12]
 800c87e:	e7ca      	b.n	800c816 <__swbuf_r+0x1a>
 800c880:	4621      	mov	r1, r4
 800c882:	4628      	mov	r0, r5
 800c884:	f000 f80c 	bl	800c8a0 <__swsetup_r>
 800c888:	2800      	cmp	r0, #0
 800c88a:	d0cb      	beq.n	800c824 <__swbuf_r+0x28>
 800c88c:	f04f 37ff 	mov.w	r7, #4294967295
 800c890:	e7ea      	b.n	800c868 <__swbuf_r+0x6c>
 800c892:	bf00      	nop
 800c894:	08010580 	.word	0x08010580
 800c898:	080105a0 	.word	0x080105a0
 800c89c:	08010560 	.word	0x08010560

0800c8a0 <__swsetup_r>:
 800c8a0:	4b32      	ldr	r3, [pc, #200]	; (800c96c <__swsetup_r+0xcc>)
 800c8a2:	b570      	push	{r4, r5, r6, lr}
 800c8a4:	681d      	ldr	r5, [r3, #0]
 800c8a6:	4606      	mov	r6, r0
 800c8a8:	460c      	mov	r4, r1
 800c8aa:	b125      	cbz	r5, 800c8b6 <__swsetup_r+0x16>
 800c8ac:	69ab      	ldr	r3, [r5, #24]
 800c8ae:	b913      	cbnz	r3, 800c8b6 <__swsetup_r+0x16>
 800c8b0:	4628      	mov	r0, r5
 800c8b2:	f000 f981 	bl	800cbb8 <__sinit>
 800c8b6:	4b2e      	ldr	r3, [pc, #184]	; (800c970 <__swsetup_r+0xd0>)
 800c8b8:	429c      	cmp	r4, r3
 800c8ba:	d10f      	bne.n	800c8dc <__swsetup_r+0x3c>
 800c8bc:	686c      	ldr	r4, [r5, #4]
 800c8be:	89a3      	ldrh	r3, [r4, #12]
 800c8c0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c8c4:	0719      	lsls	r1, r3, #28
 800c8c6:	d42c      	bmi.n	800c922 <__swsetup_r+0x82>
 800c8c8:	06dd      	lsls	r5, r3, #27
 800c8ca:	d411      	bmi.n	800c8f0 <__swsetup_r+0x50>
 800c8cc:	2309      	movs	r3, #9
 800c8ce:	6033      	str	r3, [r6, #0]
 800c8d0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c8d4:	81a3      	strh	r3, [r4, #12]
 800c8d6:	f04f 30ff 	mov.w	r0, #4294967295
 800c8da:	e03e      	b.n	800c95a <__swsetup_r+0xba>
 800c8dc:	4b25      	ldr	r3, [pc, #148]	; (800c974 <__swsetup_r+0xd4>)
 800c8de:	429c      	cmp	r4, r3
 800c8e0:	d101      	bne.n	800c8e6 <__swsetup_r+0x46>
 800c8e2:	68ac      	ldr	r4, [r5, #8]
 800c8e4:	e7eb      	b.n	800c8be <__swsetup_r+0x1e>
 800c8e6:	4b24      	ldr	r3, [pc, #144]	; (800c978 <__swsetup_r+0xd8>)
 800c8e8:	429c      	cmp	r4, r3
 800c8ea:	bf08      	it	eq
 800c8ec:	68ec      	ldreq	r4, [r5, #12]
 800c8ee:	e7e6      	b.n	800c8be <__swsetup_r+0x1e>
 800c8f0:	0758      	lsls	r0, r3, #29
 800c8f2:	d512      	bpl.n	800c91a <__swsetup_r+0x7a>
 800c8f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c8f6:	b141      	cbz	r1, 800c90a <__swsetup_r+0x6a>
 800c8f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c8fc:	4299      	cmp	r1, r3
 800c8fe:	d002      	beq.n	800c906 <__swsetup_r+0x66>
 800c900:	4630      	mov	r0, r6
 800c902:	f7ff fa29 	bl	800bd58 <_free_r>
 800c906:	2300      	movs	r3, #0
 800c908:	6363      	str	r3, [r4, #52]	; 0x34
 800c90a:	89a3      	ldrh	r3, [r4, #12]
 800c90c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c910:	81a3      	strh	r3, [r4, #12]
 800c912:	2300      	movs	r3, #0
 800c914:	6063      	str	r3, [r4, #4]
 800c916:	6923      	ldr	r3, [r4, #16]
 800c918:	6023      	str	r3, [r4, #0]
 800c91a:	89a3      	ldrh	r3, [r4, #12]
 800c91c:	f043 0308 	orr.w	r3, r3, #8
 800c920:	81a3      	strh	r3, [r4, #12]
 800c922:	6923      	ldr	r3, [r4, #16]
 800c924:	b94b      	cbnz	r3, 800c93a <__swsetup_r+0x9a>
 800c926:	89a3      	ldrh	r3, [r4, #12]
 800c928:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c92c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c930:	d003      	beq.n	800c93a <__swsetup_r+0x9a>
 800c932:	4621      	mov	r1, r4
 800c934:	4630      	mov	r0, r6
 800c936:	f000 fa05 	bl	800cd44 <__smakebuf_r>
 800c93a:	89a0      	ldrh	r0, [r4, #12]
 800c93c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c940:	f010 0301 	ands.w	r3, r0, #1
 800c944:	d00a      	beq.n	800c95c <__swsetup_r+0xbc>
 800c946:	2300      	movs	r3, #0
 800c948:	60a3      	str	r3, [r4, #8]
 800c94a:	6963      	ldr	r3, [r4, #20]
 800c94c:	425b      	negs	r3, r3
 800c94e:	61a3      	str	r3, [r4, #24]
 800c950:	6923      	ldr	r3, [r4, #16]
 800c952:	b943      	cbnz	r3, 800c966 <__swsetup_r+0xc6>
 800c954:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c958:	d1ba      	bne.n	800c8d0 <__swsetup_r+0x30>
 800c95a:	bd70      	pop	{r4, r5, r6, pc}
 800c95c:	0781      	lsls	r1, r0, #30
 800c95e:	bf58      	it	pl
 800c960:	6963      	ldrpl	r3, [r4, #20]
 800c962:	60a3      	str	r3, [r4, #8]
 800c964:	e7f4      	b.n	800c950 <__swsetup_r+0xb0>
 800c966:	2000      	movs	r0, #0
 800c968:	e7f7      	b.n	800c95a <__swsetup_r+0xba>
 800c96a:	bf00      	nop
 800c96c:	200000cc 	.word	0x200000cc
 800c970:	08010580 	.word	0x08010580
 800c974:	080105a0 	.word	0x080105a0
 800c978:	08010560 	.word	0x08010560

0800c97c <abort>:
 800c97c:	b508      	push	{r3, lr}
 800c97e:	2006      	movs	r0, #6
 800c980:	f000 fc4e 	bl	800d220 <raise>
 800c984:	2001      	movs	r0, #1
 800c986:	f7f5 f9a9 	bl	8001cdc <_exit>
	...

0800c98c <__sflush_r>:
 800c98c:	898a      	ldrh	r2, [r1, #12]
 800c98e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c990:	4605      	mov	r5, r0
 800c992:	0710      	lsls	r0, r2, #28
 800c994:	460c      	mov	r4, r1
 800c996:	d457      	bmi.n	800ca48 <__sflush_r+0xbc>
 800c998:	684b      	ldr	r3, [r1, #4]
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	dc04      	bgt.n	800c9a8 <__sflush_r+0x1c>
 800c99e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c9a0:	2b00      	cmp	r3, #0
 800c9a2:	dc01      	bgt.n	800c9a8 <__sflush_r+0x1c>
 800c9a4:	2000      	movs	r0, #0
 800c9a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c9a8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c9aa:	2e00      	cmp	r6, #0
 800c9ac:	d0fa      	beq.n	800c9a4 <__sflush_r+0x18>
 800c9ae:	2300      	movs	r3, #0
 800c9b0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c9b4:	682f      	ldr	r7, [r5, #0]
 800c9b6:	602b      	str	r3, [r5, #0]
 800c9b8:	d032      	beq.n	800ca20 <__sflush_r+0x94>
 800c9ba:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c9bc:	89a3      	ldrh	r3, [r4, #12]
 800c9be:	075a      	lsls	r2, r3, #29
 800c9c0:	d505      	bpl.n	800c9ce <__sflush_r+0x42>
 800c9c2:	6863      	ldr	r3, [r4, #4]
 800c9c4:	1ac0      	subs	r0, r0, r3
 800c9c6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c9c8:	b10b      	cbz	r3, 800c9ce <__sflush_r+0x42>
 800c9ca:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c9cc:	1ac0      	subs	r0, r0, r3
 800c9ce:	2300      	movs	r3, #0
 800c9d0:	4602      	mov	r2, r0
 800c9d2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c9d4:	6a21      	ldr	r1, [r4, #32]
 800c9d6:	4628      	mov	r0, r5
 800c9d8:	47b0      	blx	r6
 800c9da:	1c43      	adds	r3, r0, #1
 800c9dc:	89a3      	ldrh	r3, [r4, #12]
 800c9de:	d106      	bne.n	800c9ee <__sflush_r+0x62>
 800c9e0:	6829      	ldr	r1, [r5, #0]
 800c9e2:	291d      	cmp	r1, #29
 800c9e4:	d82c      	bhi.n	800ca40 <__sflush_r+0xb4>
 800c9e6:	4a29      	ldr	r2, [pc, #164]	; (800ca8c <__sflush_r+0x100>)
 800c9e8:	40ca      	lsrs	r2, r1
 800c9ea:	07d6      	lsls	r6, r2, #31
 800c9ec:	d528      	bpl.n	800ca40 <__sflush_r+0xb4>
 800c9ee:	2200      	movs	r2, #0
 800c9f0:	6062      	str	r2, [r4, #4]
 800c9f2:	04d9      	lsls	r1, r3, #19
 800c9f4:	6922      	ldr	r2, [r4, #16]
 800c9f6:	6022      	str	r2, [r4, #0]
 800c9f8:	d504      	bpl.n	800ca04 <__sflush_r+0x78>
 800c9fa:	1c42      	adds	r2, r0, #1
 800c9fc:	d101      	bne.n	800ca02 <__sflush_r+0x76>
 800c9fe:	682b      	ldr	r3, [r5, #0]
 800ca00:	b903      	cbnz	r3, 800ca04 <__sflush_r+0x78>
 800ca02:	6560      	str	r0, [r4, #84]	; 0x54
 800ca04:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ca06:	602f      	str	r7, [r5, #0]
 800ca08:	2900      	cmp	r1, #0
 800ca0a:	d0cb      	beq.n	800c9a4 <__sflush_r+0x18>
 800ca0c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ca10:	4299      	cmp	r1, r3
 800ca12:	d002      	beq.n	800ca1a <__sflush_r+0x8e>
 800ca14:	4628      	mov	r0, r5
 800ca16:	f7ff f99f 	bl	800bd58 <_free_r>
 800ca1a:	2000      	movs	r0, #0
 800ca1c:	6360      	str	r0, [r4, #52]	; 0x34
 800ca1e:	e7c2      	b.n	800c9a6 <__sflush_r+0x1a>
 800ca20:	6a21      	ldr	r1, [r4, #32]
 800ca22:	2301      	movs	r3, #1
 800ca24:	4628      	mov	r0, r5
 800ca26:	47b0      	blx	r6
 800ca28:	1c41      	adds	r1, r0, #1
 800ca2a:	d1c7      	bne.n	800c9bc <__sflush_r+0x30>
 800ca2c:	682b      	ldr	r3, [r5, #0]
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	d0c4      	beq.n	800c9bc <__sflush_r+0x30>
 800ca32:	2b1d      	cmp	r3, #29
 800ca34:	d001      	beq.n	800ca3a <__sflush_r+0xae>
 800ca36:	2b16      	cmp	r3, #22
 800ca38:	d101      	bne.n	800ca3e <__sflush_r+0xb2>
 800ca3a:	602f      	str	r7, [r5, #0]
 800ca3c:	e7b2      	b.n	800c9a4 <__sflush_r+0x18>
 800ca3e:	89a3      	ldrh	r3, [r4, #12]
 800ca40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ca44:	81a3      	strh	r3, [r4, #12]
 800ca46:	e7ae      	b.n	800c9a6 <__sflush_r+0x1a>
 800ca48:	690f      	ldr	r7, [r1, #16]
 800ca4a:	2f00      	cmp	r7, #0
 800ca4c:	d0aa      	beq.n	800c9a4 <__sflush_r+0x18>
 800ca4e:	0793      	lsls	r3, r2, #30
 800ca50:	680e      	ldr	r6, [r1, #0]
 800ca52:	bf08      	it	eq
 800ca54:	694b      	ldreq	r3, [r1, #20]
 800ca56:	600f      	str	r7, [r1, #0]
 800ca58:	bf18      	it	ne
 800ca5a:	2300      	movne	r3, #0
 800ca5c:	1bf6      	subs	r6, r6, r7
 800ca5e:	608b      	str	r3, [r1, #8]
 800ca60:	2e00      	cmp	r6, #0
 800ca62:	dd9f      	ble.n	800c9a4 <__sflush_r+0x18>
 800ca64:	6a21      	ldr	r1, [r4, #32]
 800ca66:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800ca6a:	4633      	mov	r3, r6
 800ca6c:	463a      	mov	r2, r7
 800ca6e:	4628      	mov	r0, r5
 800ca70:	47e0      	blx	ip
 800ca72:	2800      	cmp	r0, #0
 800ca74:	dc06      	bgt.n	800ca84 <__sflush_r+0xf8>
 800ca76:	89a3      	ldrh	r3, [r4, #12]
 800ca78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ca7c:	81a3      	strh	r3, [r4, #12]
 800ca7e:	f04f 30ff 	mov.w	r0, #4294967295
 800ca82:	e790      	b.n	800c9a6 <__sflush_r+0x1a>
 800ca84:	4407      	add	r7, r0
 800ca86:	1a36      	subs	r6, r6, r0
 800ca88:	e7ea      	b.n	800ca60 <__sflush_r+0xd4>
 800ca8a:	bf00      	nop
 800ca8c:	20400001 	.word	0x20400001

0800ca90 <_fflush_r>:
 800ca90:	b538      	push	{r3, r4, r5, lr}
 800ca92:	690b      	ldr	r3, [r1, #16]
 800ca94:	4605      	mov	r5, r0
 800ca96:	460c      	mov	r4, r1
 800ca98:	b913      	cbnz	r3, 800caa0 <_fflush_r+0x10>
 800ca9a:	2500      	movs	r5, #0
 800ca9c:	4628      	mov	r0, r5
 800ca9e:	bd38      	pop	{r3, r4, r5, pc}
 800caa0:	b118      	cbz	r0, 800caaa <_fflush_r+0x1a>
 800caa2:	6983      	ldr	r3, [r0, #24]
 800caa4:	b90b      	cbnz	r3, 800caaa <_fflush_r+0x1a>
 800caa6:	f000 f887 	bl	800cbb8 <__sinit>
 800caaa:	4b14      	ldr	r3, [pc, #80]	; (800cafc <_fflush_r+0x6c>)
 800caac:	429c      	cmp	r4, r3
 800caae:	d11b      	bne.n	800cae8 <_fflush_r+0x58>
 800cab0:	686c      	ldr	r4, [r5, #4]
 800cab2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cab6:	2b00      	cmp	r3, #0
 800cab8:	d0ef      	beq.n	800ca9a <_fflush_r+0xa>
 800caba:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800cabc:	07d0      	lsls	r0, r2, #31
 800cabe:	d404      	bmi.n	800caca <_fflush_r+0x3a>
 800cac0:	0599      	lsls	r1, r3, #22
 800cac2:	d402      	bmi.n	800caca <_fflush_r+0x3a>
 800cac4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cac6:	f000 f915 	bl	800ccf4 <__retarget_lock_acquire_recursive>
 800caca:	4628      	mov	r0, r5
 800cacc:	4621      	mov	r1, r4
 800cace:	f7ff ff5d 	bl	800c98c <__sflush_r>
 800cad2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cad4:	07da      	lsls	r2, r3, #31
 800cad6:	4605      	mov	r5, r0
 800cad8:	d4e0      	bmi.n	800ca9c <_fflush_r+0xc>
 800cada:	89a3      	ldrh	r3, [r4, #12]
 800cadc:	059b      	lsls	r3, r3, #22
 800cade:	d4dd      	bmi.n	800ca9c <_fflush_r+0xc>
 800cae0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cae2:	f000 f908 	bl	800ccf6 <__retarget_lock_release_recursive>
 800cae6:	e7d9      	b.n	800ca9c <_fflush_r+0xc>
 800cae8:	4b05      	ldr	r3, [pc, #20]	; (800cb00 <_fflush_r+0x70>)
 800caea:	429c      	cmp	r4, r3
 800caec:	d101      	bne.n	800caf2 <_fflush_r+0x62>
 800caee:	68ac      	ldr	r4, [r5, #8]
 800caf0:	e7df      	b.n	800cab2 <_fflush_r+0x22>
 800caf2:	4b04      	ldr	r3, [pc, #16]	; (800cb04 <_fflush_r+0x74>)
 800caf4:	429c      	cmp	r4, r3
 800caf6:	bf08      	it	eq
 800caf8:	68ec      	ldreq	r4, [r5, #12]
 800cafa:	e7da      	b.n	800cab2 <_fflush_r+0x22>
 800cafc:	08010580 	.word	0x08010580
 800cb00:	080105a0 	.word	0x080105a0
 800cb04:	08010560 	.word	0x08010560

0800cb08 <std>:
 800cb08:	2300      	movs	r3, #0
 800cb0a:	b510      	push	{r4, lr}
 800cb0c:	4604      	mov	r4, r0
 800cb0e:	e9c0 3300 	strd	r3, r3, [r0]
 800cb12:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cb16:	6083      	str	r3, [r0, #8]
 800cb18:	8181      	strh	r1, [r0, #12]
 800cb1a:	6643      	str	r3, [r0, #100]	; 0x64
 800cb1c:	81c2      	strh	r2, [r0, #14]
 800cb1e:	6183      	str	r3, [r0, #24]
 800cb20:	4619      	mov	r1, r3
 800cb22:	2208      	movs	r2, #8
 800cb24:	305c      	adds	r0, #92	; 0x5c
 800cb26:	f7ff f90f 	bl	800bd48 <memset>
 800cb2a:	4b05      	ldr	r3, [pc, #20]	; (800cb40 <std+0x38>)
 800cb2c:	6263      	str	r3, [r4, #36]	; 0x24
 800cb2e:	4b05      	ldr	r3, [pc, #20]	; (800cb44 <std+0x3c>)
 800cb30:	62a3      	str	r3, [r4, #40]	; 0x28
 800cb32:	4b05      	ldr	r3, [pc, #20]	; (800cb48 <std+0x40>)
 800cb34:	62e3      	str	r3, [r4, #44]	; 0x2c
 800cb36:	4b05      	ldr	r3, [pc, #20]	; (800cb4c <std+0x44>)
 800cb38:	6224      	str	r4, [r4, #32]
 800cb3a:	6323      	str	r3, [r4, #48]	; 0x30
 800cb3c:	bd10      	pop	{r4, pc}
 800cb3e:	bf00      	nop
 800cb40:	0800d259 	.word	0x0800d259
 800cb44:	0800d27b 	.word	0x0800d27b
 800cb48:	0800d2b3 	.word	0x0800d2b3
 800cb4c:	0800d2d7 	.word	0x0800d2d7

0800cb50 <_cleanup_r>:
 800cb50:	4901      	ldr	r1, [pc, #4]	; (800cb58 <_cleanup_r+0x8>)
 800cb52:	f000 b8af 	b.w	800ccb4 <_fwalk_reent>
 800cb56:	bf00      	nop
 800cb58:	0800ca91 	.word	0x0800ca91

0800cb5c <__sfmoreglue>:
 800cb5c:	b570      	push	{r4, r5, r6, lr}
 800cb5e:	2268      	movs	r2, #104	; 0x68
 800cb60:	1e4d      	subs	r5, r1, #1
 800cb62:	4355      	muls	r5, r2
 800cb64:	460e      	mov	r6, r1
 800cb66:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800cb6a:	f7ff f95f 	bl	800be2c <_malloc_r>
 800cb6e:	4604      	mov	r4, r0
 800cb70:	b140      	cbz	r0, 800cb84 <__sfmoreglue+0x28>
 800cb72:	2100      	movs	r1, #0
 800cb74:	e9c0 1600 	strd	r1, r6, [r0]
 800cb78:	300c      	adds	r0, #12
 800cb7a:	60a0      	str	r0, [r4, #8]
 800cb7c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800cb80:	f7ff f8e2 	bl	800bd48 <memset>
 800cb84:	4620      	mov	r0, r4
 800cb86:	bd70      	pop	{r4, r5, r6, pc}

0800cb88 <__sfp_lock_acquire>:
 800cb88:	4801      	ldr	r0, [pc, #4]	; (800cb90 <__sfp_lock_acquire+0x8>)
 800cb8a:	f000 b8b3 	b.w	800ccf4 <__retarget_lock_acquire_recursive>
 800cb8e:	bf00      	nop
 800cb90:	20009e25 	.word	0x20009e25

0800cb94 <__sfp_lock_release>:
 800cb94:	4801      	ldr	r0, [pc, #4]	; (800cb9c <__sfp_lock_release+0x8>)
 800cb96:	f000 b8ae 	b.w	800ccf6 <__retarget_lock_release_recursive>
 800cb9a:	bf00      	nop
 800cb9c:	20009e25 	.word	0x20009e25

0800cba0 <__sinit_lock_acquire>:
 800cba0:	4801      	ldr	r0, [pc, #4]	; (800cba8 <__sinit_lock_acquire+0x8>)
 800cba2:	f000 b8a7 	b.w	800ccf4 <__retarget_lock_acquire_recursive>
 800cba6:	bf00      	nop
 800cba8:	20009e26 	.word	0x20009e26

0800cbac <__sinit_lock_release>:
 800cbac:	4801      	ldr	r0, [pc, #4]	; (800cbb4 <__sinit_lock_release+0x8>)
 800cbae:	f000 b8a2 	b.w	800ccf6 <__retarget_lock_release_recursive>
 800cbb2:	bf00      	nop
 800cbb4:	20009e26 	.word	0x20009e26

0800cbb8 <__sinit>:
 800cbb8:	b510      	push	{r4, lr}
 800cbba:	4604      	mov	r4, r0
 800cbbc:	f7ff fff0 	bl	800cba0 <__sinit_lock_acquire>
 800cbc0:	69a3      	ldr	r3, [r4, #24]
 800cbc2:	b11b      	cbz	r3, 800cbcc <__sinit+0x14>
 800cbc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cbc8:	f7ff bff0 	b.w	800cbac <__sinit_lock_release>
 800cbcc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800cbd0:	6523      	str	r3, [r4, #80]	; 0x50
 800cbd2:	4b13      	ldr	r3, [pc, #76]	; (800cc20 <__sinit+0x68>)
 800cbd4:	4a13      	ldr	r2, [pc, #76]	; (800cc24 <__sinit+0x6c>)
 800cbd6:	681b      	ldr	r3, [r3, #0]
 800cbd8:	62a2      	str	r2, [r4, #40]	; 0x28
 800cbda:	42a3      	cmp	r3, r4
 800cbdc:	bf04      	itt	eq
 800cbde:	2301      	moveq	r3, #1
 800cbe0:	61a3      	streq	r3, [r4, #24]
 800cbe2:	4620      	mov	r0, r4
 800cbe4:	f000 f820 	bl	800cc28 <__sfp>
 800cbe8:	6060      	str	r0, [r4, #4]
 800cbea:	4620      	mov	r0, r4
 800cbec:	f000 f81c 	bl	800cc28 <__sfp>
 800cbf0:	60a0      	str	r0, [r4, #8]
 800cbf2:	4620      	mov	r0, r4
 800cbf4:	f000 f818 	bl	800cc28 <__sfp>
 800cbf8:	2200      	movs	r2, #0
 800cbfa:	60e0      	str	r0, [r4, #12]
 800cbfc:	2104      	movs	r1, #4
 800cbfe:	6860      	ldr	r0, [r4, #4]
 800cc00:	f7ff ff82 	bl	800cb08 <std>
 800cc04:	68a0      	ldr	r0, [r4, #8]
 800cc06:	2201      	movs	r2, #1
 800cc08:	2109      	movs	r1, #9
 800cc0a:	f7ff ff7d 	bl	800cb08 <std>
 800cc0e:	68e0      	ldr	r0, [r4, #12]
 800cc10:	2202      	movs	r2, #2
 800cc12:	2112      	movs	r1, #18
 800cc14:	f7ff ff78 	bl	800cb08 <std>
 800cc18:	2301      	movs	r3, #1
 800cc1a:	61a3      	str	r3, [r4, #24]
 800cc1c:	e7d2      	b.n	800cbc4 <__sinit+0xc>
 800cc1e:	bf00      	nop
 800cc20:	08010528 	.word	0x08010528
 800cc24:	0800cb51 	.word	0x0800cb51

0800cc28 <__sfp>:
 800cc28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc2a:	4607      	mov	r7, r0
 800cc2c:	f7ff ffac 	bl	800cb88 <__sfp_lock_acquire>
 800cc30:	4b1e      	ldr	r3, [pc, #120]	; (800ccac <__sfp+0x84>)
 800cc32:	681e      	ldr	r6, [r3, #0]
 800cc34:	69b3      	ldr	r3, [r6, #24]
 800cc36:	b913      	cbnz	r3, 800cc3e <__sfp+0x16>
 800cc38:	4630      	mov	r0, r6
 800cc3a:	f7ff ffbd 	bl	800cbb8 <__sinit>
 800cc3e:	3648      	adds	r6, #72	; 0x48
 800cc40:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800cc44:	3b01      	subs	r3, #1
 800cc46:	d503      	bpl.n	800cc50 <__sfp+0x28>
 800cc48:	6833      	ldr	r3, [r6, #0]
 800cc4a:	b30b      	cbz	r3, 800cc90 <__sfp+0x68>
 800cc4c:	6836      	ldr	r6, [r6, #0]
 800cc4e:	e7f7      	b.n	800cc40 <__sfp+0x18>
 800cc50:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800cc54:	b9d5      	cbnz	r5, 800cc8c <__sfp+0x64>
 800cc56:	4b16      	ldr	r3, [pc, #88]	; (800ccb0 <__sfp+0x88>)
 800cc58:	60e3      	str	r3, [r4, #12]
 800cc5a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800cc5e:	6665      	str	r5, [r4, #100]	; 0x64
 800cc60:	f000 f847 	bl	800ccf2 <__retarget_lock_init_recursive>
 800cc64:	f7ff ff96 	bl	800cb94 <__sfp_lock_release>
 800cc68:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800cc6c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800cc70:	6025      	str	r5, [r4, #0]
 800cc72:	61a5      	str	r5, [r4, #24]
 800cc74:	2208      	movs	r2, #8
 800cc76:	4629      	mov	r1, r5
 800cc78:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800cc7c:	f7ff f864 	bl	800bd48 <memset>
 800cc80:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800cc84:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800cc88:	4620      	mov	r0, r4
 800cc8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cc8c:	3468      	adds	r4, #104	; 0x68
 800cc8e:	e7d9      	b.n	800cc44 <__sfp+0x1c>
 800cc90:	2104      	movs	r1, #4
 800cc92:	4638      	mov	r0, r7
 800cc94:	f7ff ff62 	bl	800cb5c <__sfmoreglue>
 800cc98:	4604      	mov	r4, r0
 800cc9a:	6030      	str	r0, [r6, #0]
 800cc9c:	2800      	cmp	r0, #0
 800cc9e:	d1d5      	bne.n	800cc4c <__sfp+0x24>
 800cca0:	f7ff ff78 	bl	800cb94 <__sfp_lock_release>
 800cca4:	230c      	movs	r3, #12
 800cca6:	603b      	str	r3, [r7, #0]
 800cca8:	e7ee      	b.n	800cc88 <__sfp+0x60>
 800ccaa:	bf00      	nop
 800ccac:	08010528 	.word	0x08010528
 800ccb0:	ffff0001 	.word	0xffff0001

0800ccb4 <_fwalk_reent>:
 800ccb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ccb8:	4606      	mov	r6, r0
 800ccba:	4688      	mov	r8, r1
 800ccbc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ccc0:	2700      	movs	r7, #0
 800ccc2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ccc6:	f1b9 0901 	subs.w	r9, r9, #1
 800ccca:	d505      	bpl.n	800ccd8 <_fwalk_reent+0x24>
 800cccc:	6824      	ldr	r4, [r4, #0]
 800ccce:	2c00      	cmp	r4, #0
 800ccd0:	d1f7      	bne.n	800ccc2 <_fwalk_reent+0xe>
 800ccd2:	4638      	mov	r0, r7
 800ccd4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ccd8:	89ab      	ldrh	r3, [r5, #12]
 800ccda:	2b01      	cmp	r3, #1
 800ccdc:	d907      	bls.n	800ccee <_fwalk_reent+0x3a>
 800ccde:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cce2:	3301      	adds	r3, #1
 800cce4:	d003      	beq.n	800ccee <_fwalk_reent+0x3a>
 800cce6:	4629      	mov	r1, r5
 800cce8:	4630      	mov	r0, r6
 800ccea:	47c0      	blx	r8
 800ccec:	4307      	orrs	r7, r0
 800ccee:	3568      	adds	r5, #104	; 0x68
 800ccf0:	e7e9      	b.n	800ccc6 <_fwalk_reent+0x12>

0800ccf2 <__retarget_lock_init_recursive>:
 800ccf2:	4770      	bx	lr

0800ccf4 <__retarget_lock_acquire_recursive>:
 800ccf4:	4770      	bx	lr

0800ccf6 <__retarget_lock_release_recursive>:
 800ccf6:	4770      	bx	lr

0800ccf8 <__swhatbuf_r>:
 800ccf8:	b570      	push	{r4, r5, r6, lr}
 800ccfa:	460e      	mov	r6, r1
 800ccfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cd00:	2900      	cmp	r1, #0
 800cd02:	b096      	sub	sp, #88	; 0x58
 800cd04:	4614      	mov	r4, r2
 800cd06:	461d      	mov	r5, r3
 800cd08:	da08      	bge.n	800cd1c <__swhatbuf_r+0x24>
 800cd0a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800cd0e:	2200      	movs	r2, #0
 800cd10:	602a      	str	r2, [r5, #0]
 800cd12:	061a      	lsls	r2, r3, #24
 800cd14:	d410      	bmi.n	800cd38 <__swhatbuf_r+0x40>
 800cd16:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cd1a:	e00e      	b.n	800cd3a <__swhatbuf_r+0x42>
 800cd1c:	466a      	mov	r2, sp
 800cd1e:	f000 fb01 	bl	800d324 <_fstat_r>
 800cd22:	2800      	cmp	r0, #0
 800cd24:	dbf1      	blt.n	800cd0a <__swhatbuf_r+0x12>
 800cd26:	9a01      	ldr	r2, [sp, #4]
 800cd28:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800cd2c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800cd30:	425a      	negs	r2, r3
 800cd32:	415a      	adcs	r2, r3
 800cd34:	602a      	str	r2, [r5, #0]
 800cd36:	e7ee      	b.n	800cd16 <__swhatbuf_r+0x1e>
 800cd38:	2340      	movs	r3, #64	; 0x40
 800cd3a:	2000      	movs	r0, #0
 800cd3c:	6023      	str	r3, [r4, #0]
 800cd3e:	b016      	add	sp, #88	; 0x58
 800cd40:	bd70      	pop	{r4, r5, r6, pc}
	...

0800cd44 <__smakebuf_r>:
 800cd44:	898b      	ldrh	r3, [r1, #12]
 800cd46:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800cd48:	079d      	lsls	r5, r3, #30
 800cd4a:	4606      	mov	r6, r0
 800cd4c:	460c      	mov	r4, r1
 800cd4e:	d507      	bpl.n	800cd60 <__smakebuf_r+0x1c>
 800cd50:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800cd54:	6023      	str	r3, [r4, #0]
 800cd56:	6123      	str	r3, [r4, #16]
 800cd58:	2301      	movs	r3, #1
 800cd5a:	6163      	str	r3, [r4, #20]
 800cd5c:	b002      	add	sp, #8
 800cd5e:	bd70      	pop	{r4, r5, r6, pc}
 800cd60:	ab01      	add	r3, sp, #4
 800cd62:	466a      	mov	r2, sp
 800cd64:	f7ff ffc8 	bl	800ccf8 <__swhatbuf_r>
 800cd68:	9900      	ldr	r1, [sp, #0]
 800cd6a:	4605      	mov	r5, r0
 800cd6c:	4630      	mov	r0, r6
 800cd6e:	f7ff f85d 	bl	800be2c <_malloc_r>
 800cd72:	b948      	cbnz	r0, 800cd88 <__smakebuf_r+0x44>
 800cd74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cd78:	059a      	lsls	r2, r3, #22
 800cd7a:	d4ef      	bmi.n	800cd5c <__smakebuf_r+0x18>
 800cd7c:	f023 0303 	bic.w	r3, r3, #3
 800cd80:	f043 0302 	orr.w	r3, r3, #2
 800cd84:	81a3      	strh	r3, [r4, #12]
 800cd86:	e7e3      	b.n	800cd50 <__smakebuf_r+0xc>
 800cd88:	4b0d      	ldr	r3, [pc, #52]	; (800cdc0 <__smakebuf_r+0x7c>)
 800cd8a:	62b3      	str	r3, [r6, #40]	; 0x28
 800cd8c:	89a3      	ldrh	r3, [r4, #12]
 800cd8e:	6020      	str	r0, [r4, #0]
 800cd90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cd94:	81a3      	strh	r3, [r4, #12]
 800cd96:	9b00      	ldr	r3, [sp, #0]
 800cd98:	6163      	str	r3, [r4, #20]
 800cd9a:	9b01      	ldr	r3, [sp, #4]
 800cd9c:	6120      	str	r0, [r4, #16]
 800cd9e:	b15b      	cbz	r3, 800cdb8 <__smakebuf_r+0x74>
 800cda0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cda4:	4630      	mov	r0, r6
 800cda6:	f000 facf 	bl	800d348 <_isatty_r>
 800cdaa:	b128      	cbz	r0, 800cdb8 <__smakebuf_r+0x74>
 800cdac:	89a3      	ldrh	r3, [r4, #12]
 800cdae:	f023 0303 	bic.w	r3, r3, #3
 800cdb2:	f043 0301 	orr.w	r3, r3, #1
 800cdb6:	81a3      	strh	r3, [r4, #12]
 800cdb8:	89a0      	ldrh	r0, [r4, #12]
 800cdba:	4305      	orrs	r5, r0
 800cdbc:	81a5      	strh	r5, [r4, #12]
 800cdbe:	e7cd      	b.n	800cd5c <__smakebuf_r+0x18>
 800cdc0:	0800cb51 	.word	0x0800cb51

0800cdc4 <memcpy>:
 800cdc4:	440a      	add	r2, r1
 800cdc6:	4291      	cmp	r1, r2
 800cdc8:	f100 33ff 	add.w	r3, r0, #4294967295
 800cdcc:	d100      	bne.n	800cdd0 <memcpy+0xc>
 800cdce:	4770      	bx	lr
 800cdd0:	b510      	push	{r4, lr}
 800cdd2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cdd6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cdda:	4291      	cmp	r1, r2
 800cddc:	d1f9      	bne.n	800cdd2 <memcpy+0xe>
 800cdde:	bd10      	pop	{r4, pc}

0800cde0 <memmove>:
 800cde0:	4288      	cmp	r0, r1
 800cde2:	b510      	push	{r4, lr}
 800cde4:	eb01 0402 	add.w	r4, r1, r2
 800cde8:	d902      	bls.n	800cdf0 <memmove+0x10>
 800cdea:	4284      	cmp	r4, r0
 800cdec:	4623      	mov	r3, r4
 800cdee:	d807      	bhi.n	800ce00 <memmove+0x20>
 800cdf0:	1e43      	subs	r3, r0, #1
 800cdf2:	42a1      	cmp	r1, r4
 800cdf4:	d008      	beq.n	800ce08 <memmove+0x28>
 800cdf6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cdfa:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cdfe:	e7f8      	b.n	800cdf2 <memmove+0x12>
 800ce00:	4402      	add	r2, r0
 800ce02:	4601      	mov	r1, r0
 800ce04:	428a      	cmp	r2, r1
 800ce06:	d100      	bne.n	800ce0a <memmove+0x2a>
 800ce08:	bd10      	pop	{r4, pc}
 800ce0a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ce0e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ce12:	e7f7      	b.n	800ce04 <memmove+0x24>

0800ce14 <__malloc_lock>:
 800ce14:	4801      	ldr	r0, [pc, #4]	; (800ce1c <__malloc_lock+0x8>)
 800ce16:	f7ff bf6d 	b.w	800ccf4 <__retarget_lock_acquire_recursive>
 800ce1a:	bf00      	nop
 800ce1c:	20009e24 	.word	0x20009e24

0800ce20 <__malloc_unlock>:
 800ce20:	4801      	ldr	r0, [pc, #4]	; (800ce28 <__malloc_unlock+0x8>)
 800ce22:	f7ff bf68 	b.w	800ccf6 <__retarget_lock_release_recursive>
 800ce26:	bf00      	nop
 800ce28:	20009e24 	.word	0x20009e24

0800ce2c <_realloc_r>:
 800ce2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce30:	4680      	mov	r8, r0
 800ce32:	4614      	mov	r4, r2
 800ce34:	460e      	mov	r6, r1
 800ce36:	b921      	cbnz	r1, 800ce42 <_realloc_r+0x16>
 800ce38:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ce3c:	4611      	mov	r1, r2
 800ce3e:	f7fe bff5 	b.w	800be2c <_malloc_r>
 800ce42:	b92a      	cbnz	r2, 800ce50 <_realloc_r+0x24>
 800ce44:	f7fe ff88 	bl	800bd58 <_free_r>
 800ce48:	4625      	mov	r5, r4
 800ce4a:	4628      	mov	r0, r5
 800ce4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ce50:	f000 fa9c 	bl	800d38c <_malloc_usable_size_r>
 800ce54:	4284      	cmp	r4, r0
 800ce56:	4607      	mov	r7, r0
 800ce58:	d802      	bhi.n	800ce60 <_realloc_r+0x34>
 800ce5a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ce5e:	d812      	bhi.n	800ce86 <_realloc_r+0x5a>
 800ce60:	4621      	mov	r1, r4
 800ce62:	4640      	mov	r0, r8
 800ce64:	f7fe ffe2 	bl	800be2c <_malloc_r>
 800ce68:	4605      	mov	r5, r0
 800ce6a:	2800      	cmp	r0, #0
 800ce6c:	d0ed      	beq.n	800ce4a <_realloc_r+0x1e>
 800ce6e:	42bc      	cmp	r4, r7
 800ce70:	4622      	mov	r2, r4
 800ce72:	4631      	mov	r1, r6
 800ce74:	bf28      	it	cs
 800ce76:	463a      	movcs	r2, r7
 800ce78:	f7ff ffa4 	bl	800cdc4 <memcpy>
 800ce7c:	4631      	mov	r1, r6
 800ce7e:	4640      	mov	r0, r8
 800ce80:	f7fe ff6a 	bl	800bd58 <_free_r>
 800ce84:	e7e1      	b.n	800ce4a <_realloc_r+0x1e>
 800ce86:	4635      	mov	r5, r6
 800ce88:	e7df      	b.n	800ce4a <_realloc_r+0x1e>

0800ce8a <__ssputs_r>:
 800ce8a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ce8e:	688e      	ldr	r6, [r1, #8]
 800ce90:	429e      	cmp	r6, r3
 800ce92:	4682      	mov	sl, r0
 800ce94:	460c      	mov	r4, r1
 800ce96:	4690      	mov	r8, r2
 800ce98:	461f      	mov	r7, r3
 800ce9a:	d838      	bhi.n	800cf0e <__ssputs_r+0x84>
 800ce9c:	898a      	ldrh	r2, [r1, #12]
 800ce9e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800cea2:	d032      	beq.n	800cf0a <__ssputs_r+0x80>
 800cea4:	6825      	ldr	r5, [r4, #0]
 800cea6:	6909      	ldr	r1, [r1, #16]
 800cea8:	eba5 0901 	sub.w	r9, r5, r1
 800ceac:	6965      	ldr	r5, [r4, #20]
 800ceae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ceb2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ceb6:	3301      	adds	r3, #1
 800ceb8:	444b      	add	r3, r9
 800ceba:	106d      	asrs	r5, r5, #1
 800cebc:	429d      	cmp	r5, r3
 800cebe:	bf38      	it	cc
 800cec0:	461d      	movcc	r5, r3
 800cec2:	0553      	lsls	r3, r2, #21
 800cec4:	d531      	bpl.n	800cf2a <__ssputs_r+0xa0>
 800cec6:	4629      	mov	r1, r5
 800cec8:	f7fe ffb0 	bl	800be2c <_malloc_r>
 800cecc:	4606      	mov	r6, r0
 800cece:	b950      	cbnz	r0, 800cee6 <__ssputs_r+0x5c>
 800ced0:	230c      	movs	r3, #12
 800ced2:	f8ca 3000 	str.w	r3, [sl]
 800ced6:	89a3      	ldrh	r3, [r4, #12]
 800ced8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cedc:	81a3      	strh	r3, [r4, #12]
 800cede:	f04f 30ff 	mov.w	r0, #4294967295
 800cee2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cee6:	6921      	ldr	r1, [r4, #16]
 800cee8:	464a      	mov	r2, r9
 800ceea:	f7ff ff6b 	bl	800cdc4 <memcpy>
 800ceee:	89a3      	ldrh	r3, [r4, #12]
 800cef0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800cef4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cef8:	81a3      	strh	r3, [r4, #12]
 800cefa:	6126      	str	r6, [r4, #16]
 800cefc:	6165      	str	r5, [r4, #20]
 800cefe:	444e      	add	r6, r9
 800cf00:	eba5 0509 	sub.w	r5, r5, r9
 800cf04:	6026      	str	r6, [r4, #0]
 800cf06:	60a5      	str	r5, [r4, #8]
 800cf08:	463e      	mov	r6, r7
 800cf0a:	42be      	cmp	r6, r7
 800cf0c:	d900      	bls.n	800cf10 <__ssputs_r+0x86>
 800cf0e:	463e      	mov	r6, r7
 800cf10:	6820      	ldr	r0, [r4, #0]
 800cf12:	4632      	mov	r2, r6
 800cf14:	4641      	mov	r1, r8
 800cf16:	f7ff ff63 	bl	800cde0 <memmove>
 800cf1a:	68a3      	ldr	r3, [r4, #8]
 800cf1c:	1b9b      	subs	r3, r3, r6
 800cf1e:	60a3      	str	r3, [r4, #8]
 800cf20:	6823      	ldr	r3, [r4, #0]
 800cf22:	4433      	add	r3, r6
 800cf24:	6023      	str	r3, [r4, #0]
 800cf26:	2000      	movs	r0, #0
 800cf28:	e7db      	b.n	800cee2 <__ssputs_r+0x58>
 800cf2a:	462a      	mov	r2, r5
 800cf2c:	f7ff ff7e 	bl	800ce2c <_realloc_r>
 800cf30:	4606      	mov	r6, r0
 800cf32:	2800      	cmp	r0, #0
 800cf34:	d1e1      	bne.n	800cefa <__ssputs_r+0x70>
 800cf36:	6921      	ldr	r1, [r4, #16]
 800cf38:	4650      	mov	r0, sl
 800cf3a:	f7fe ff0d 	bl	800bd58 <_free_r>
 800cf3e:	e7c7      	b.n	800ced0 <__ssputs_r+0x46>

0800cf40 <_svfiprintf_r>:
 800cf40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf44:	4698      	mov	r8, r3
 800cf46:	898b      	ldrh	r3, [r1, #12]
 800cf48:	061b      	lsls	r3, r3, #24
 800cf4a:	b09d      	sub	sp, #116	; 0x74
 800cf4c:	4607      	mov	r7, r0
 800cf4e:	460d      	mov	r5, r1
 800cf50:	4614      	mov	r4, r2
 800cf52:	d50e      	bpl.n	800cf72 <_svfiprintf_r+0x32>
 800cf54:	690b      	ldr	r3, [r1, #16]
 800cf56:	b963      	cbnz	r3, 800cf72 <_svfiprintf_r+0x32>
 800cf58:	2140      	movs	r1, #64	; 0x40
 800cf5a:	f7fe ff67 	bl	800be2c <_malloc_r>
 800cf5e:	6028      	str	r0, [r5, #0]
 800cf60:	6128      	str	r0, [r5, #16]
 800cf62:	b920      	cbnz	r0, 800cf6e <_svfiprintf_r+0x2e>
 800cf64:	230c      	movs	r3, #12
 800cf66:	603b      	str	r3, [r7, #0]
 800cf68:	f04f 30ff 	mov.w	r0, #4294967295
 800cf6c:	e0d1      	b.n	800d112 <_svfiprintf_r+0x1d2>
 800cf6e:	2340      	movs	r3, #64	; 0x40
 800cf70:	616b      	str	r3, [r5, #20]
 800cf72:	2300      	movs	r3, #0
 800cf74:	9309      	str	r3, [sp, #36]	; 0x24
 800cf76:	2320      	movs	r3, #32
 800cf78:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cf7c:	f8cd 800c 	str.w	r8, [sp, #12]
 800cf80:	2330      	movs	r3, #48	; 0x30
 800cf82:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800d12c <_svfiprintf_r+0x1ec>
 800cf86:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cf8a:	f04f 0901 	mov.w	r9, #1
 800cf8e:	4623      	mov	r3, r4
 800cf90:	469a      	mov	sl, r3
 800cf92:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cf96:	b10a      	cbz	r2, 800cf9c <_svfiprintf_r+0x5c>
 800cf98:	2a25      	cmp	r2, #37	; 0x25
 800cf9a:	d1f9      	bne.n	800cf90 <_svfiprintf_r+0x50>
 800cf9c:	ebba 0b04 	subs.w	fp, sl, r4
 800cfa0:	d00b      	beq.n	800cfba <_svfiprintf_r+0x7a>
 800cfa2:	465b      	mov	r3, fp
 800cfa4:	4622      	mov	r2, r4
 800cfa6:	4629      	mov	r1, r5
 800cfa8:	4638      	mov	r0, r7
 800cfaa:	f7ff ff6e 	bl	800ce8a <__ssputs_r>
 800cfae:	3001      	adds	r0, #1
 800cfb0:	f000 80aa 	beq.w	800d108 <_svfiprintf_r+0x1c8>
 800cfb4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cfb6:	445a      	add	r2, fp
 800cfb8:	9209      	str	r2, [sp, #36]	; 0x24
 800cfba:	f89a 3000 	ldrb.w	r3, [sl]
 800cfbe:	2b00      	cmp	r3, #0
 800cfc0:	f000 80a2 	beq.w	800d108 <_svfiprintf_r+0x1c8>
 800cfc4:	2300      	movs	r3, #0
 800cfc6:	f04f 32ff 	mov.w	r2, #4294967295
 800cfca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cfce:	f10a 0a01 	add.w	sl, sl, #1
 800cfd2:	9304      	str	r3, [sp, #16]
 800cfd4:	9307      	str	r3, [sp, #28]
 800cfd6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cfda:	931a      	str	r3, [sp, #104]	; 0x68
 800cfdc:	4654      	mov	r4, sl
 800cfde:	2205      	movs	r2, #5
 800cfe0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cfe4:	4851      	ldr	r0, [pc, #324]	; (800d12c <_svfiprintf_r+0x1ec>)
 800cfe6:	f7f3 f8f3 	bl	80001d0 <memchr>
 800cfea:	9a04      	ldr	r2, [sp, #16]
 800cfec:	b9d8      	cbnz	r0, 800d026 <_svfiprintf_r+0xe6>
 800cfee:	06d0      	lsls	r0, r2, #27
 800cff0:	bf44      	itt	mi
 800cff2:	2320      	movmi	r3, #32
 800cff4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cff8:	0711      	lsls	r1, r2, #28
 800cffa:	bf44      	itt	mi
 800cffc:	232b      	movmi	r3, #43	; 0x2b
 800cffe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d002:	f89a 3000 	ldrb.w	r3, [sl]
 800d006:	2b2a      	cmp	r3, #42	; 0x2a
 800d008:	d015      	beq.n	800d036 <_svfiprintf_r+0xf6>
 800d00a:	9a07      	ldr	r2, [sp, #28]
 800d00c:	4654      	mov	r4, sl
 800d00e:	2000      	movs	r0, #0
 800d010:	f04f 0c0a 	mov.w	ip, #10
 800d014:	4621      	mov	r1, r4
 800d016:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d01a:	3b30      	subs	r3, #48	; 0x30
 800d01c:	2b09      	cmp	r3, #9
 800d01e:	d94e      	bls.n	800d0be <_svfiprintf_r+0x17e>
 800d020:	b1b0      	cbz	r0, 800d050 <_svfiprintf_r+0x110>
 800d022:	9207      	str	r2, [sp, #28]
 800d024:	e014      	b.n	800d050 <_svfiprintf_r+0x110>
 800d026:	eba0 0308 	sub.w	r3, r0, r8
 800d02a:	fa09 f303 	lsl.w	r3, r9, r3
 800d02e:	4313      	orrs	r3, r2
 800d030:	9304      	str	r3, [sp, #16]
 800d032:	46a2      	mov	sl, r4
 800d034:	e7d2      	b.n	800cfdc <_svfiprintf_r+0x9c>
 800d036:	9b03      	ldr	r3, [sp, #12]
 800d038:	1d19      	adds	r1, r3, #4
 800d03a:	681b      	ldr	r3, [r3, #0]
 800d03c:	9103      	str	r1, [sp, #12]
 800d03e:	2b00      	cmp	r3, #0
 800d040:	bfbb      	ittet	lt
 800d042:	425b      	neglt	r3, r3
 800d044:	f042 0202 	orrlt.w	r2, r2, #2
 800d048:	9307      	strge	r3, [sp, #28]
 800d04a:	9307      	strlt	r3, [sp, #28]
 800d04c:	bfb8      	it	lt
 800d04e:	9204      	strlt	r2, [sp, #16]
 800d050:	7823      	ldrb	r3, [r4, #0]
 800d052:	2b2e      	cmp	r3, #46	; 0x2e
 800d054:	d10c      	bne.n	800d070 <_svfiprintf_r+0x130>
 800d056:	7863      	ldrb	r3, [r4, #1]
 800d058:	2b2a      	cmp	r3, #42	; 0x2a
 800d05a:	d135      	bne.n	800d0c8 <_svfiprintf_r+0x188>
 800d05c:	9b03      	ldr	r3, [sp, #12]
 800d05e:	1d1a      	adds	r2, r3, #4
 800d060:	681b      	ldr	r3, [r3, #0]
 800d062:	9203      	str	r2, [sp, #12]
 800d064:	2b00      	cmp	r3, #0
 800d066:	bfb8      	it	lt
 800d068:	f04f 33ff 	movlt.w	r3, #4294967295
 800d06c:	3402      	adds	r4, #2
 800d06e:	9305      	str	r3, [sp, #20]
 800d070:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800d130 <_svfiprintf_r+0x1f0>
 800d074:	7821      	ldrb	r1, [r4, #0]
 800d076:	2203      	movs	r2, #3
 800d078:	4650      	mov	r0, sl
 800d07a:	f7f3 f8a9 	bl	80001d0 <memchr>
 800d07e:	b140      	cbz	r0, 800d092 <_svfiprintf_r+0x152>
 800d080:	2340      	movs	r3, #64	; 0x40
 800d082:	eba0 000a 	sub.w	r0, r0, sl
 800d086:	fa03 f000 	lsl.w	r0, r3, r0
 800d08a:	9b04      	ldr	r3, [sp, #16]
 800d08c:	4303      	orrs	r3, r0
 800d08e:	3401      	adds	r4, #1
 800d090:	9304      	str	r3, [sp, #16]
 800d092:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d096:	4827      	ldr	r0, [pc, #156]	; (800d134 <_svfiprintf_r+0x1f4>)
 800d098:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d09c:	2206      	movs	r2, #6
 800d09e:	f7f3 f897 	bl	80001d0 <memchr>
 800d0a2:	2800      	cmp	r0, #0
 800d0a4:	d038      	beq.n	800d118 <_svfiprintf_r+0x1d8>
 800d0a6:	4b24      	ldr	r3, [pc, #144]	; (800d138 <_svfiprintf_r+0x1f8>)
 800d0a8:	bb1b      	cbnz	r3, 800d0f2 <_svfiprintf_r+0x1b2>
 800d0aa:	9b03      	ldr	r3, [sp, #12]
 800d0ac:	3307      	adds	r3, #7
 800d0ae:	f023 0307 	bic.w	r3, r3, #7
 800d0b2:	3308      	adds	r3, #8
 800d0b4:	9303      	str	r3, [sp, #12]
 800d0b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d0b8:	4433      	add	r3, r6
 800d0ba:	9309      	str	r3, [sp, #36]	; 0x24
 800d0bc:	e767      	b.n	800cf8e <_svfiprintf_r+0x4e>
 800d0be:	fb0c 3202 	mla	r2, ip, r2, r3
 800d0c2:	460c      	mov	r4, r1
 800d0c4:	2001      	movs	r0, #1
 800d0c6:	e7a5      	b.n	800d014 <_svfiprintf_r+0xd4>
 800d0c8:	2300      	movs	r3, #0
 800d0ca:	3401      	adds	r4, #1
 800d0cc:	9305      	str	r3, [sp, #20]
 800d0ce:	4619      	mov	r1, r3
 800d0d0:	f04f 0c0a 	mov.w	ip, #10
 800d0d4:	4620      	mov	r0, r4
 800d0d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d0da:	3a30      	subs	r2, #48	; 0x30
 800d0dc:	2a09      	cmp	r2, #9
 800d0de:	d903      	bls.n	800d0e8 <_svfiprintf_r+0x1a8>
 800d0e0:	2b00      	cmp	r3, #0
 800d0e2:	d0c5      	beq.n	800d070 <_svfiprintf_r+0x130>
 800d0e4:	9105      	str	r1, [sp, #20]
 800d0e6:	e7c3      	b.n	800d070 <_svfiprintf_r+0x130>
 800d0e8:	fb0c 2101 	mla	r1, ip, r1, r2
 800d0ec:	4604      	mov	r4, r0
 800d0ee:	2301      	movs	r3, #1
 800d0f0:	e7f0      	b.n	800d0d4 <_svfiprintf_r+0x194>
 800d0f2:	ab03      	add	r3, sp, #12
 800d0f4:	9300      	str	r3, [sp, #0]
 800d0f6:	462a      	mov	r2, r5
 800d0f8:	4b10      	ldr	r3, [pc, #64]	; (800d13c <_svfiprintf_r+0x1fc>)
 800d0fa:	a904      	add	r1, sp, #16
 800d0fc:	4638      	mov	r0, r7
 800d0fe:	f3af 8000 	nop.w
 800d102:	1c42      	adds	r2, r0, #1
 800d104:	4606      	mov	r6, r0
 800d106:	d1d6      	bne.n	800d0b6 <_svfiprintf_r+0x176>
 800d108:	89ab      	ldrh	r3, [r5, #12]
 800d10a:	065b      	lsls	r3, r3, #25
 800d10c:	f53f af2c 	bmi.w	800cf68 <_svfiprintf_r+0x28>
 800d110:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d112:	b01d      	add	sp, #116	; 0x74
 800d114:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d118:	ab03      	add	r3, sp, #12
 800d11a:	9300      	str	r3, [sp, #0]
 800d11c:	462a      	mov	r2, r5
 800d11e:	4b07      	ldr	r3, [pc, #28]	; (800d13c <_svfiprintf_r+0x1fc>)
 800d120:	a904      	add	r1, sp, #16
 800d122:	4638      	mov	r0, r7
 800d124:	f7ff f8bc 	bl	800c2a0 <_printf_i>
 800d128:	e7eb      	b.n	800d102 <_svfiprintf_r+0x1c2>
 800d12a:	bf00      	nop
 800d12c:	0801052c 	.word	0x0801052c
 800d130:	08010532 	.word	0x08010532
 800d134:	08010536 	.word	0x08010536
 800d138:	00000000 	.word	0x00000000
 800d13c:	0800ce8b 	.word	0x0800ce8b

0800d140 <_putc_r>:
 800d140:	b570      	push	{r4, r5, r6, lr}
 800d142:	460d      	mov	r5, r1
 800d144:	4614      	mov	r4, r2
 800d146:	4606      	mov	r6, r0
 800d148:	b118      	cbz	r0, 800d152 <_putc_r+0x12>
 800d14a:	6983      	ldr	r3, [r0, #24]
 800d14c:	b90b      	cbnz	r3, 800d152 <_putc_r+0x12>
 800d14e:	f7ff fd33 	bl	800cbb8 <__sinit>
 800d152:	4b1c      	ldr	r3, [pc, #112]	; (800d1c4 <_putc_r+0x84>)
 800d154:	429c      	cmp	r4, r3
 800d156:	d124      	bne.n	800d1a2 <_putc_r+0x62>
 800d158:	6874      	ldr	r4, [r6, #4]
 800d15a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d15c:	07d8      	lsls	r0, r3, #31
 800d15e:	d405      	bmi.n	800d16c <_putc_r+0x2c>
 800d160:	89a3      	ldrh	r3, [r4, #12]
 800d162:	0599      	lsls	r1, r3, #22
 800d164:	d402      	bmi.n	800d16c <_putc_r+0x2c>
 800d166:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d168:	f7ff fdc4 	bl	800ccf4 <__retarget_lock_acquire_recursive>
 800d16c:	68a3      	ldr	r3, [r4, #8]
 800d16e:	3b01      	subs	r3, #1
 800d170:	2b00      	cmp	r3, #0
 800d172:	60a3      	str	r3, [r4, #8]
 800d174:	da05      	bge.n	800d182 <_putc_r+0x42>
 800d176:	69a2      	ldr	r2, [r4, #24]
 800d178:	4293      	cmp	r3, r2
 800d17a:	db1c      	blt.n	800d1b6 <_putc_r+0x76>
 800d17c:	b2eb      	uxtb	r3, r5
 800d17e:	2b0a      	cmp	r3, #10
 800d180:	d019      	beq.n	800d1b6 <_putc_r+0x76>
 800d182:	6823      	ldr	r3, [r4, #0]
 800d184:	1c5a      	adds	r2, r3, #1
 800d186:	6022      	str	r2, [r4, #0]
 800d188:	701d      	strb	r5, [r3, #0]
 800d18a:	b2ed      	uxtb	r5, r5
 800d18c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d18e:	07da      	lsls	r2, r3, #31
 800d190:	d405      	bmi.n	800d19e <_putc_r+0x5e>
 800d192:	89a3      	ldrh	r3, [r4, #12]
 800d194:	059b      	lsls	r3, r3, #22
 800d196:	d402      	bmi.n	800d19e <_putc_r+0x5e>
 800d198:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d19a:	f7ff fdac 	bl	800ccf6 <__retarget_lock_release_recursive>
 800d19e:	4628      	mov	r0, r5
 800d1a0:	bd70      	pop	{r4, r5, r6, pc}
 800d1a2:	4b09      	ldr	r3, [pc, #36]	; (800d1c8 <_putc_r+0x88>)
 800d1a4:	429c      	cmp	r4, r3
 800d1a6:	d101      	bne.n	800d1ac <_putc_r+0x6c>
 800d1a8:	68b4      	ldr	r4, [r6, #8]
 800d1aa:	e7d6      	b.n	800d15a <_putc_r+0x1a>
 800d1ac:	4b07      	ldr	r3, [pc, #28]	; (800d1cc <_putc_r+0x8c>)
 800d1ae:	429c      	cmp	r4, r3
 800d1b0:	bf08      	it	eq
 800d1b2:	68f4      	ldreq	r4, [r6, #12]
 800d1b4:	e7d1      	b.n	800d15a <_putc_r+0x1a>
 800d1b6:	4629      	mov	r1, r5
 800d1b8:	4622      	mov	r2, r4
 800d1ba:	4630      	mov	r0, r6
 800d1bc:	f7ff fb1e 	bl	800c7fc <__swbuf_r>
 800d1c0:	4605      	mov	r5, r0
 800d1c2:	e7e3      	b.n	800d18c <_putc_r+0x4c>
 800d1c4:	08010580 	.word	0x08010580
 800d1c8:	080105a0 	.word	0x080105a0
 800d1cc:	08010560 	.word	0x08010560

0800d1d0 <_raise_r>:
 800d1d0:	291f      	cmp	r1, #31
 800d1d2:	b538      	push	{r3, r4, r5, lr}
 800d1d4:	4604      	mov	r4, r0
 800d1d6:	460d      	mov	r5, r1
 800d1d8:	d904      	bls.n	800d1e4 <_raise_r+0x14>
 800d1da:	2316      	movs	r3, #22
 800d1dc:	6003      	str	r3, [r0, #0]
 800d1de:	f04f 30ff 	mov.w	r0, #4294967295
 800d1e2:	bd38      	pop	{r3, r4, r5, pc}
 800d1e4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d1e6:	b112      	cbz	r2, 800d1ee <_raise_r+0x1e>
 800d1e8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d1ec:	b94b      	cbnz	r3, 800d202 <_raise_r+0x32>
 800d1ee:	4620      	mov	r0, r4
 800d1f0:	f000 f830 	bl	800d254 <_getpid_r>
 800d1f4:	462a      	mov	r2, r5
 800d1f6:	4601      	mov	r1, r0
 800d1f8:	4620      	mov	r0, r4
 800d1fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d1fe:	f000 b817 	b.w	800d230 <_kill_r>
 800d202:	2b01      	cmp	r3, #1
 800d204:	d00a      	beq.n	800d21c <_raise_r+0x4c>
 800d206:	1c59      	adds	r1, r3, #1
 800d208:	d103      	bne.n	800d212 <_raise_r+0x42>
 800d20a:	2316      	movs	r3, #22
 800d20c:	6003      	str	r3, [r0, #0]
 800d20e:	2001      	movs	r0, #1
 800d210:	e7e7      	b.n	800d1e2 <_raise_r+0x12>
 800d212:	2400      	movs	r4, #0
 800d214:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d218:	4628      	mov	r0, r5
 800d21a:	4798      	blx	r3
 800d21c:	2000      	movs	r0, #0
 800d21e:	e7e0      	b.n	800d1e2 <_raise_r+0x12>

0800d220 <raise>:
 800d220:	4b02      	ldr	r3, [pc, #8]	; (800d22c <raise+0xc>)
 800d222:	4601      	mov	r1, r0
 800d224:	6818      	ldr	r0, [r3, #0]
 800d226:	f7ff bfd3 	b.w	800d1d0 <_raise_r>
 800d22a:	bf00      	nop
 800d22c:	200000cc 	.word	0x200000cc

0800d230 <_kill_r>:
 800d230:	b538      	push	{r3, r4, r5, lr}
 800d232:	4d07      	ldr	r5, [pc, #28]	; (800d250 <_kill_r+0x20>)
 800d234:	2300      	movs	r3, #0
 800d236:	4604      	mov	r4, r0
 800d238:	4608      	mov	r0, r1
 800d23a:	4611      	mov	r1, r2
 800d23c:	602b      	str	r3, [r5, #0]
 800d23e:	f7f4 fd8d 	bl	8001d5c <_kill>
 800d242:	1c43      	adds	r3, r0, #1
 800d244:	d102      	bne.n	800d24c <_kill_r+0x1c>
 800d246:	682b      	ldr	r3, [r5, #0]
 800d248:	b103      	cbz	r3, 800d24c <_kill_r+0x1c>
 800d24a:	6023      	str	r3, [r4, #0]
 800d24c:	bd38      	pop	{r3, r4, r5, pc}
 800d24e:	bf00      	nop
 800d250:	20009e28 	.word	0x20009e28

0800d254 <_getpid_r>:
 800d254:	f7f4 bd68 	b.w	8001d28 <_getpid>

0800d258 <__sread>:
 800d258:	b510      	push	{r4, lr}
 800d25a:	460c      	mov	r4, r1
 800d25c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d260:	f000 f89c 	bl	800d39c <_read_r>
 800d264:	2800      	cmp	r0, #0
 800d266:	bfab      	itete	ge
 800d268:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d26a:	89a3      	ldrhlt	r3, [r4, #12]
 800d26c:	181b      	addge	r3, r3, r0
 800d26e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d272:	bfac      	ite	ge
 800d274:	6563      	strge	r3, [r4, #84]	; 0x54
 800d276:	81a3      	strhlt	r3, [r4, #12]
 800d278:	bd10      	pop	{r4, pc}

0800d27a <__swrite>:
 800d27a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d27e:	461f      	mov	r7, r3
 800d280:	898b      	ldrh	r3, [r1, #12]
 800d282:	05db      	lsls	r3, r3, #23
 800d284:	4605      	mov	r5, r0
 800d286:	460c      	mov	r4, r1
 800d288:	4616      	mov	r6, r2
 800d28a:	d505      	bpl.n	800d298 <__swrite+0x1e>
 800d28c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d290:	2302      	movs	r3, #2
 800d292:	2200      	movs	r2, #0
 800d294:	f000 f868 	bl	800d368 <_lseek_r>
 800d298:	89a3      	ldrh	r3, [r4, #12]
 800d29a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d29e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d2a2:	81a3      	strh	r3, [r4, #12]
 800d2a4:	4632      	mov	r2, r6
 800d2a6:	463b      	mov	r3, r7
 800d2a8:	4628      	mov	r0, r5
 800d2aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d2ae:	f000 b817 	b.w	800d2e0 <_write_r>

0800d2b2 <__sseek>:
 800d2b2:	b510      	push	{r4, lr}
 800d2b4:	460c      	mov	r4, r1
 800d2b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d2ba:	f000 f855 	bl	800d368 <_lseek_r>
 800d2be:	1c43      	adds	r3, r0, #1
 800d2c0:	89a3      	ldrh	r3, [r4, #12]
 800d2c2:	bf15      	itete	ne
 800d2c4:	6560      	strne	r0, [r4, #84]	; 0x54
 800d2c6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d2ca:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d2ce:	81a3      	strheq	r3, [r4, #12]
 800d2d0:	bf18      	it	ne
 800d2d2:	81a3      	strhne	r3, [r4, #12]
 800d2d4:	bd10      	pop	{r4, pc}

0800d2d6 <__sclose>:
 800d2d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d2da:	f000 b813 	b.w	800d304 <_close_r>
	...

0800d2e0 <_write_r>:
 800d2e0:	b538      	push	{r3, r4, r5, lr}
 800d2e2:	4d07      	ldr	r5, [pc, #28]	; (800d300 <_write_r+0x20>)
 800d2e4:	4604      	mov	r4, r0
 800d2e6:	4608      	mov	r0, r1
 800d2e8:	4611      	mov	r1, r2
 800d2ea:	2200      	movs	r2, #0
 800d2ec:	602a      	str	r2, [r5, #0]
 800d2ee:	461a      	mov	r2, r3
 800d2f0:	f7f4 fe12 	bl	8001f18 <_write>
 800d2f4:	1c43      	adds	r3, r0, #1
 800d2f6:	d102      	bne.n	800d2fe <_write_r+0x1e>
 800d2f8:	682b      	ldr	r3, [r5, #0]
 800d2fa:	b103      	cbz	r3, 800d2fe <_write_r+0x1e>
 800d2fc:	6023      	str	r3, [r4, #0]
 800d2fe:	bd38      	pop	{r3, r4, r5, pc}
 800d300:	20009e28 	.word	0x20009e28

0800d304 <_close_r>:
 800d304:	b538      	push	{r3, r4, r5, lr}
 800d306:	4d06      	ldr	r5, [pc, #24]	; (800d320 <_close_r+0x1c>)
 800d308:	2300      	movs	r3, #0
 800d30a:	4604      	mov	r4, r0
 800d30c:	4608      	mov	r0, r1
 800d30e:	602b      	str	r3, [r5, #0]
 800d310:	f7f4 fcf0 	bl	8001cf4 <_close>
 800d314:	1c43      	adds	r3, r0, #1
 800d316:	d102      	bne.n	800d31e <_close_r+0x1a>
 800d318:	682b      	ldr	r3, [r5, #0]
 800d31a:	b103      	cbz	r3, 800d31e <_close_r+0x1a>
 800d31c:	6023      	str	r3, [r4, #0]
 800d31e:	bd38      	pop	{r3, r4, r5, pc}
 800d320:	20009e28 	.word	0x20009e28

0800d324 <_fstat_r>:
 800d324:	b538      	push	{r3, r4, r5, lr}
 800d326:	4d07      	ldr	r5, [pc, #28]	; (800d344 <_fstat_r+0x20>)
 800d328:	2300      	movs	r3, #0
 800d32a:	4604      	mov	r4, r0
 800d32c:	4608      	mov	r0, r1
 800d32e:	4611      	mov	r1, r2
 800d330:	602b      	str	r3, [r5, #0]
 800d332:	f7f4 fcea 	bl	8001d0a <_fstat>
 800d336:	1c43      	adds	r3, r0, #1
 800d338:	d102      	bne.n	800d340 <_fstat_r+0x1c>
 800d33a:	682b      	ldr	r3, [r5, #0]
 800d33c:	b103      	cbz	r3, 800d340 <_fstat_r+0x1c>
 800d33e:	6023      	str	r3, [r4, #0]
 800d340:	bd38      	pop	{r3, r4, r5, pc}
 800d342:	bf00      	nop
 800d344:	20009e28 	.word	0x20009e28

0800d348 <_isatty_r>:
 800d348:	b538      	push	{r3, r4, r5, lr}
 800d34a:	4d06      	ldr	r5, [pc, #24]	; (800d364 <_isatty_r+0x1c>)
 800d34c:	2300      	movs	r3, #0
 800d34e:	4604      	mov	r4, r0
 800d350:	4608      	mov	r0, r1
 800d352:	602b      	str	r3, [r5, #0]
 800d354:	f7f4 fcef 	bl	8001d36 <_isatty>
 800d358:	1c43      	adds	r3, r0, #1
 800d35a:	d102      	bne.n	800d362 <_isatty_r+0x1a>
 800d35c:	682b      	ldr	r3, [r5, #0]
 800d35e:	b103      	cbz	r3, 800d362 <_isatty_r+0x1a>
 800d360:	6023      	str	r3, [r4, #0]
 800d362:	bd38      	pop	{r3, r4, r5, pc}
 800d364:	20009e28 	.word	0x20009e28

0800d368 <_lseek_r>:
 800d368:	b538      	push	{r3, r4, r5, lr}
 800d36a:	4d07      	ldr	r5, [pc, #28]	; (800d388 <_lseek_r+0x20>)
 800d36c:	4604      	mov	r4, r0
 800d36e:	4608      	mov	r0, r1
 800d370:	4611      	mov	r1, r2
 800d372:	2200      	movs	r2, #0
 800d374:	602a      	str	r2, [r5, #0]
 800d376:	461a      	mov	r2, r3
 800d378:	f7f4 fd00 	bl	8001d7c <_lseek>
 800d37c:	1c43      	adds	r3, r0, #1
 800d37e:	d102      	bne.n	800d386 <_lseek_r+0x1e>
 800d380:	682b      	ldr	r3, [r5, #0]
 800d382:	b103      	cbz	r3, 800d386 <_lseek_r+0x1e>
 800d384:	6023      	str	r3, [r4, #0]
 800d386:	bd38      	pop	{r3, r4, r5, pc}
 800d388:	20009e28 	.word	0x20009e28

0800d38c <_malloc_usable_size_r>:
 800d38c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d390:	1f18      	subs	r0, r3, #4
 800d392:	2b00      	cmp	r3, #0
 800d394:	bfbc      	itt	lt
 800d396:	580b      	ldrlt	r3, [r1, r0]
 800d398:	18c0      	addlt	r0, r0, r3
 800d39a:	4770      	bx	lr

0800d39c <_read_r>:
 800d39c:	b538      	push	{r3, r4, r5, lr}
 800d39e:	4d07      	ldr	r5, [pc, #28]	; (800d3bc <_read_r+0x20>)
 800d3a0:	4604      	mov	r4, r0
 800d3a2:	4608      	mov	r0, r1
 800d3a4:	4611      	mov	r1, r2
 800d3a6:	2200      	movs	r2, #0
 800d3a8:	602a      	str	r2, [r5, #0]
 800d3aa:	461a      	mov	r2, r3
 800d3ac:	f7f4 fd76 	bl	8001e9c <_read>
 800d3b0:	1c43      	adds	r3, r0, #1
 800d3b2:	d102      	bne.n	800d3ba <_read_r+0x1e>
 800d3b4:	682b      	ldr	r3, [r5, #0]
 800d3b6:	b103      	cbz	r3, 800d3ba <_read_r+0x1e>
 800d3b8:	6023      	str	r3, [r4, #0]
 800d3ba:	bd38      	pop	{r3, r4, r5, pc}
 800d3bc:	20009e28 	.word	0x20009e28

0800d3c0 <_init>:
 800d3c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3c2:	bf00      	nop
 800d3c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d3c6:	bc08      	pop	{r3}
 800d3c8:	469e      	mov	lr, r3
 800d3ca:	4770      	bx	lr

0800d3cc <_fini>:
 800d3cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3ce:	bf00      	nop
 800d3d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d3d2:	bc08      	pop	{r3}
 800d3d4:	469e      	mov	lr, r3
 800d3d6:	4770      	bx	lr
