$date
	Mon Jul 12 22:20:10 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tbtop $end
$var wire 1 ! valid $end
$var wire 1 " reset_L $end
$var wire 24 # nonce [23:0] $end
$var wire 1 $ clk $end
$scope module noncegen $end
$var wire 1 ! valid $end
$var wire 1 " reset_L $end
$var wire 1 $ clk $end
$var reg 24 % nonce [23:0] $end
$upscope $end
$scope module reloj $end
$var reg 1 $ clk $end
$upscope $end
$scope module tb $end
$var wire 1 $ clk $end
$var wire 8 & nonce [7:0] $end
$var reg 1 " reset_L $end
$var reg 1 ! valid $end
$scope task drv_init $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
0$
bx #
x"
x!
$end
#100000
0"
1$
#200000
0$
#300000
b0 &
1"
b0 #
b0 %
0!
1$
#400000
0$
#500000
b100100 &
b101010011010100100100 #
b101010011010100100100 %
1$
#600000
0$
#700000
b10000001 &
b100010010101111010000001 #
b100010010101111010000001 %
1$
#800000
0$
#900000
b1001 &
b100001001101011000001001 #
b100001001101011000001001 %
1$
#1000000
0$
#1100000
b1100011 &
b111100000101011001100011 #
b111100000101011001100011 %
1$
#1200000
0$
#1300000
b1101 &
b101110010111101100001101 #
b101110010111101100001101 %
1$
#1400000
0$
#1500000
b10001101 &
b110111111001100110001101 #
b110111111001100110001101 %
1!
1$
#1600000
0$
#1700000
1$
#1800000
0$
#1900000
0!
1$
#2000000
0$
#2100000
b1100101 &
b110000101000010001100101 #
b110000101000010001100101 %
1$
#2200000
0$
#2300000
b10010 &
b1101110101001000010010 #
b1101110101001000010010 %
1$
#2400000
0$
#2500000
b1 &
b111100111110001100000001 #
b111100111110001100000001 %
1$
#2600000
0$
#2700000
b1101 &
b110101111100110100001101 #
b110101111100110100001101 %
1$
#2800000
0$
#2900000
1$
