{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1692861862474 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1692861862474 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 24 16:24:22 2023 " "Processing started: Thu Aug 24 16:24:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1692861862474 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1692861862474 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1692861862474 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "10 10 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 10 of the 10 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1692861862715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/summer_bootcamp_2023/uart_cal/src/rtl/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /summer_bootcamp_2023/uart_cal/src/rtl/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../src/rtl/uart.v" "" { Text "C:/summer_bootcamp_2023/UART_CAL/src/rtl/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1692861862747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1692861862747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/summer_bootcamp_2023/uart_cal/src/rtl/tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /summer_bootcamp_2023/uart_cal/src/rtl/tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx " "Found entity 1: tx" {  } { { "../src/rtl/tx.v" "" { Text "C:/summer_bootcamp_2023/UART_CAL/src/rtl/tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1692861862747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1692861862747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/summer_bootcamp_2023/uart_cal/src/rtl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /summer_bootcamp_2023/uart_cal/src/rtl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../src/rtl/top.v" "" { Text "C:/summer_bootcamp_2023/UART_CAL/src/rtl/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1692861862747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1692861862747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/summer_bootcamp_2023/uart_cal/src/rtl/substraction.v 1 1 " "Found 1 design units, including 1 entities, in source file /summer_bootcamp_2023/uart_cal/src/rtl/substraction.v" { { "Info" "ISGN_ENTITY_NAME" "1 substraction " "Found entity 1: substraction" {  } { { "../src/rtl/substraction.v" "" { Text "C:/summer_bootcamp_2023/UART_CAL/src/rtl/substraction.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1692861862747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1692861862747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/summer_bootcamp_2023/uart_cal/src/rtl/shift_add_multi.v 1 1 " "Found 1 design units, including 1 entities, in source file /summer_bootcamp_2023/uart_cal/src/rtl/shift_add_multi.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_add_multi " "Found entity 1: shift_add_multi" {  } { { "../src/rtl/shift_add_multi.v" "" { Text "C:/summer_bootcamp_2023/UART_CAL/src/rtl/shift_add_multi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1692861862747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1692861862747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/summer_bootcamp_2023/uart_cal/src/rtl/rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /summer_bootcamp_2023/uart_cal/src/rtl/rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx " "Found entity 1: rx" {  } { { "../src/rtl/rx.v" "" { Text "C:/summer_bootcamp_2023/UART_CAL/src/rtl/rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1692861862763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1692861862763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/summer_bootcamp_2023/uart_cal/src/rtl/encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /summer_bootcamp_2023/uart_cal/src/rtl/encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "../src/rtl/encoder.v" "" { Text "C:/summer_bootcamp_2023/UART_CAL/src/rtl/encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1692861862763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1692861862763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/summer_bootcamp_2023/uart_cal/src/rtl/divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /summer_bootcamp_2023/uart_cal/src/rtl/divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "../src/rtl/divider.v" "" { Text "C:/summer_bootcamp_2023/UART_CAL/src/rtl/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1692861862763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1692861862763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/summer_bootcamp_2023/uart_cal/src/rtl/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /summer_bootcamp_2023/uart_cal/src/rtl/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../src/rtl/decoder.v" "" { Text "C:/summer_bootcamp_2023/UART_CAL/src/rtl/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1692861862763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1692861862763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/summer_bootcamp_2023/uart_cal/src/rtl/booth.v 1 1 " "Found 1 design units, including 1 entities, in source file /summer_bootcamp_2023/uart_cal/src/rtl/booth.v" { { "Info" "ISGN_ENTITY_NAME" "1 booth " "Found entity 1: booth" {  } { { "../src/rtl/booth.v" "" { Text "C:/summer_bootcamp_2023/UART_CAL/src/rtl/booth.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1692861862763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1692861862763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/summer_bootcamp_2023/uart_cal/src/rtl/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /summer_bootcamp_2023/uart_cal/src/rtl/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/rtl/alu.v" "" { Text "C:/summer_bootcamp_2023/UART_CAL/src/rtl/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1692861862763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1692861862763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/summer_bootcamp_2023/uart_cal/src/rtl/add.v 1 1 " "Found 1 design units, including 1 entities, in source file /summer_bootcamp_2023/uart_cal/src/rtl/add.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "../src/rtl/add.v" "" { Text "C:/summer_bootcamp_2023/UART_CAL/src/rtl/add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1692861862763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1692861862763 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1692861862795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:u_uart " "Elaborating entity \"uart\" for hierarchy \"uart:u_uart\"" {  } { { "../src/rtl/top.v" "u_uart" { Text "C:/summer_bootcamp_2023/UART_CAL/src/rtl/top.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692861862795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx uart:u_uart\|rx:u_rx " "Elaborating entity \"rx\" for hierarchy \"uart:u_uart\|rx:u_rx\"" {  } { { "../src/rtl/uart.v" "u_rx" { Text "C:/summer_bootcamp_2023/UART_CAL/src/rtl/uart.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692861862795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx uart:u_uart\|tx:u_tx " "Elaborating entity \"tx\" for hierarchy \"uart:u_uart\|tx:u_tx\"" {  } { { "../src/rtl/uart.v" "u_tx" { Text "C:/summer_bootcamp_2023/UART_CAL/src/rtl/uart.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692861862795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:u_decoder " "Elaborating entity \"decoder\" for hierarchy \"decoder:u_decoder\"" {  } { { "../src/rtl/top.v" "u_decoder" { Text "C:/summer_bootcamp_2023/UART_CAL/src/rtl/top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692861862795 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "END_PROTOCOL_q decoder.v(291) " "Verilog HDL or VHDL warning at decoder.v(291): object \"END_PROTOCOL_q\" assigned a value but never read" {  } { { "../src/rtl/decoder.v" "" { Text "C:/summer_bootcamp_2023/UART_CAL/src/rtl/decoder.v" 291 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1692861862795 "|top|decoder:u_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:u_alu " "Elaborating entity \"alu\" for hierarchy \"alu:u_alu\"" {  } { { "../src/rtl/top.v" "u_alu" { Text "C:/summer_bootcamp_2023/UART_CAL/src/rtl/top.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692861862795 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "add_done_q alu.v(27) " "Verilog HDL or VHDL warning at alu.v(27): object \"add_done_q\" assigned a value but never read" {  } { { "../src/rtl/alu.v" "" { Text "C:/summer_bootcamp_2023/UART_CAL/src/rtl/alu.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1692861862795 "|top|alu:u_alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "substraction_done_q alu.v(28) " "Verilog HDL or VHDL warning at alu.v(28): object \"substraction_done_q\" assigned a value but never read" {  } { { "../src/rtl/alu.v" "" { Text "C:/summer_bootcamp_2023/UART_CAL/src/rtl/alu.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1692861862795 "|top|alu:u_alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "multi_done_q alu.v(29) " "Verilog HDL or VHDL warning at alu.v(29): object \"multi_done_q\" assigned a value but never read" {  } { { "../src/rtl/alu.v" "" { Text "C:/summer_bootcamp_2023/UART_CAL/src/rtl/alu.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1692861862795 "|top|alu:u_alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "booth_done_q alu.v(30) " "Verilog HDL or VHDL warning at alu.v(30): object \"booth_done_q\" assigned a value but never read" {  } { { "../src/rtl/alu.v" "" { Text "C:/summer_bootcamp_2023/UART_CAL/src/rtl/alu.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1692861862795 "|top|alu:u_alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "divider_done_q alu.v(31) " "Verilog HDL or VHDL warning at alu.v(31): object \"divider_done_q\" assigned a value but never read" {  } { { "../src/rtl/alu.v" "" { Text "C:/summer_bootcamp_2023/UART_CAL/src/rtl/alu.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1692861862795 "|top|alu:u_alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "signdivider_done_q alu.v(32) " "Verilog HDL or VHDL warning at alu.v(32): object \"signdivider_done_q\" assigned a value but never read" {  } { { "../src/rtl/alu.v" "" { Text "C:/summer_bootcamp_2023/UART_CAL/src/rtl/alu.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1692861862795 "|top|alu:u_alu"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "signdivider_done alu.v(39) " "Verilog HDL warning at alu.v(39): object signdivider_done used but never assigned" {  } { { "../src/rtl/alu.v" "" { Text "C:/summer_bootcamp_2023/UART_CAL/src/rtl/alu.v" 39 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1692861862795 "|top|alu:u_alu"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "calc_res_signdivider alu.v(213) " "Verilog HDL warning at alu.v(213): object calc_res_signdivider used but never assigned" {  } { { "../src/rtl/alu.v" "" { Text "C:/summer_bootcamp_2023/UART_CAL/src/rtl/alu.v" 213 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1692861862795 "|top|alu:u_alu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "calc_res_signdivider 0 alu.v(213) " "Net \"calc_res_signdivider\" at alu.v(213) has no driver or initial value, using a default initial value '0'" {  } { { "../src/rtl/alu.v" "" { Text "C:/summer_bootcamp_2023/UART_CAL/src/rtl/alu.v" 213 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1692861862795 "|top|alu:u_alu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "signdivider_done 0 alu.v(39) " "Net \"signdivider_done\" at alu.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "../src/rtl/alu.v" "" { Text "C:/summer_bootcamp_2023/UART_CAL/src/rtl/alu.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1692861862795 "|top|alu:u_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add alu:u_alu\|add:u_add " "Elaborating entity \"add\" for hierarchy \"alu:u_alu\|add:u_add\"" {  } { { "../src/rtl/alu.v" "u_add" { Text "C:/summer_bootcamp_2023/UART_CAL/src/rtl/alu.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692861862795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "substraction alu:u_alu\|substraction:u_substraction " "Elaborating entity \"substraction\" for hierarchy \"alu:u_alu\|substraction:u_substraction\"" {  } { { "../src/rtl/alu.v" "u_substraction" { Text "C:/summer_bootcamp_2023/UART_CAL/src/rtl/alu.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692861862795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_add_multi alu:u_alu\|shift_add_multi:u_shift_add_multi " "Elaborating entity \"shift_add_multi\" for hierarchy \"alu:u_alu\|shift_add_multi:u_shift_add_multi\"" {  } { { "../src/rtl/alu.v" "u_shift_add_multi" { Text "C:/summer_bootcamp_2023/UART_CAL/src/rtl/alu.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692861862795 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 shift_add_multi.v(85) " "Verilog HDL assignment warning at shift_add_multi.v(85): truncated value with size 33 to match size of target (32)" {  } { { "../src/rtl/shift_add_multi.v" "" { Text "C:/summer_bootcamp_2023/UART_CAL/src/rtl/shift_add_multi.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1692861862811 "|top|alu:u_alu|shift_add_multi:u_shift_add_multi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booth alu:u_alu\|booth:u_booth " "Elaborating entity \"booth\" for hierarchy \"alu:u_alu\|booth:u_booth\"" {  } { { "../src/rtl/alu.v" "u_booth" { Text "C:/summer_bootcamp_2023/UART_CAL/src/rtl/alu.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692861862811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider alu:u_alu\|divider:u_divider " "Elaborating entity \"divider\" for hierarchy \"alu:u_alu\|divider:u_divider\"" {  } { { "../src/rtl/alu.v" "u_divider" { Text "C:/summer_bootcamp_2023/UART_CAL/src/rtl/alu.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692861862811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder encoder:u_encoder " "Elaborating entity \"encoder\" for hierarchy \"encoder:u_encoder\"" {  } { { "../src/rtl/top.v" "u_encoder" { Text "C:/summer_bootcamp_2023/UART_CAL/src/rtl/top.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1692861862811 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1692861863538 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/rtl/tx.v" "" { Text "C:/summer_bootcamp_2023/UART_CAL/src/rtl/tx.v" 19 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1692861863553 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1692861863553 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1692861863867 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1692861864140 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1692861864324 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1692861864324 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "747 " "Implemented 747 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1692861864435 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1692861864435 ""} { "Info" "ICUT_CUT_TM_LCELLS" "743 " "Implemented 743 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1692861864435 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1692861864435 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4672 " "Peak virtual memory: 4672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1692861864483 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 24 16:24:24 2023 " "Processing ended: Thu Aug 24 16:24:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1692861864483 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1692861864483 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1692861864483 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1692861864483 ""}
