
OPTIGA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d0a8  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000064c  0800d248  0800d248  0000e248  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d894  0800d894  0000f5b8  2**0
                  CONTENTS
  4 .ARM          00000008  0800d894  0800d894  0000e894  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d89c  0800d89c  0000f5b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d89c  0800d89c  0000e89c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d8a0  0800d8a0  0000e8a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000005b8  20000000  0800d8a4  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000960  200005b8  0800de5c  0000f5b8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000f18  0800de5c  0000ff18  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f5b8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c6c8  00000000  00000000  0000f5e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000048b8  00000000  00000000  0002bcb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001848  00000000  00000000  00030568  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000129b  00000000  00000000  00031db0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019e1a  00000000  00000000  0003304b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021486  00000000  00000000  0004ce65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b917  00000000  00000000  0006e2eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00109c02  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006b44  00000000  00000000  00109c48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  0011078c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200005b8 	.word	0x200005b8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800d230 	.word	0x0800d230

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200005bc 	.word	0x200005bc
 80001dc:	0800d230 	.word	0x0800d230

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <optiga_util_callback>:
/**
 * Callback when optiga_util_xxxx operation is completed asynchronously
 */
static volatile optiga_lib_status_t optiga_lib_status;
// lint --e{818} suppress "argument "context" is not used in the sample provided"
static void optiga_util_callback(void *context, optiga_lib_status_t return_status) {
 8000570:	b480      	push	{r7}
 8000572:	b083      	sub	sp, #12
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
 8000578:	460b      	mov	r3, r1
 800057a:	807b      	strh	r3, [r7, #2]
    optiga_lib_status = return_status;
 800057c:	4a04      	ldr	r2, [pc, #16]	@ (8000590 <optiga_util_callback+0x20>)
 800057e:	887b      	ldrh	r3, [r7, #2]
 8000580:	8013      	strh	r3, [r2, #0]
    if (NULL != context) {
        // callback to upper layer here
    }
}
 8000582:	bf00      	nop
 8000584:	370c      	adds	r7, #12
 8000586:	46bd      	mov	sp, r7
 8000588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop
 8000590:	200005d4 	.word	0x200005d4

08000594 <example_optiga_util_read_data>:
    if (length % 16 != 0) printf("\n");
}


void example_optiga_util_read_data(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	f5ad 6d83 	sub.w	sp, sp, #1048	@ 0x418
 800059a:	af02      	add	r7, sp, #8
    optiga_util_t *me = NULL;
 800059c:	2300      	movs	r3, #0
 800059e:	f8c7 3408 	str.w	r3, [r7, #1032]	@ 0x408
    optiga_lib_status_t return_status;
    uint16_t optiga_oid = 0xE0E8;  // Same OID used for trust anchor
 80005a2:	f24e 03e8 	movw	r3, #57576	@ 0xe0e8
 80005a6:	f8a7 3406 	strh.w	r3, [r7, #1030]	@ 0x406
    uint16_t offset = 0x00;
 80005aa:	2300      	movs	r3, #0
 80005ac:	f8a7 3404 	strh.w	r3, [r7, #1028]	@ 0x404
    uint16_t bytes_to_read = 1024;
 80005b0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80005b4:	f8a7 3400 	strh.w	r3, [r7, #1024]	@ 0x400
    uint8_t read_data_buffer[1024];

    printf("Creating OPTIGA Util instance...\r\n");
 80005b8:	4841      	ldr	r0, [pc, #260]	@ (80006c0 <example_optiga_util_read_data+0x12c>)
 80005ba:	f00c f865 	bl	800c688 <puts>
    me = optiga_util_create(0, optiga_util_callback, NULL);
 80005be:	2200      	movs	r2, #0
 80005c0:	4940      	ldr	r1, [pc, #256]	@ (80006c4 <example_optiga_util_read_data+0x130>)
 80005c2:	2000      	movs	r0, #0
 80005c4:	f005 fbe8 	bl	8005d98 <optiga_util_create>
 80005c8:	f8c7 0408 	str.w	r0, [r7, #1032]	@ 0x408
    if (me == NULL)
 80005cc:	f8d7 3408 	ldr.w	r3, [r7, #1032]	@ 0x408
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d103      	bne.n	80005dc <example_optiga_util_read_data+0x48>
    {
        printf("Failed to create OPTIGA Util instance.\r\n");
 80005d4:	483c      	ldr	r0, [pc, #240]	@ (80006c8 <example_optiga_util_read_data+0x134>)
 80005d6:	f00c f857 	bl	800c688 <puts>
 80005da:	e06d      	b.n	80006b8 <example_optiga_util_read_data+0x124>
        return;
    }

    // Use unprotected communication (same as write)
    OPTIGA_UTIL_SET_COMMS_PROTECTION_LEVEL(me, OPTIGA_COMMS_NO_PROTECTION);
 80005dc:	2200      	movs	r2, #0
 80005de:	2101      	movs	r1, #1
 80005e0:	f8d7 0408 	ldr.w	r0, [r7, #1032]	@ 0x408
 80005e4:	f005 fbba 	bl	8005d5c <optiga_util_set_comms_params>

    // Read data
    optiga_lib_status = OPTIGA_LIB_BUSY;
 80005e8:	4b38      	ldr	r3, [pc, #224]	@ (80006cc <example_optiga_util_read_data+0x138>)
 80005ea:	2201      	movs	r2, #1
 80005ec:	801a      	strh	r2, [r3, #0]
    printf("Reading data from OID 0x%04X...\r\n", optiga_oid);
 80005ee:	f8b7 3406 	ldrh.w	r3, [r7, #1030]	@ 0x406
 80005f2:	4619      	mov	r1, r3
 80005f4:	4836      	ldr	r0, [pc, #216]	@ (80006d0 <example_optiga_util_read_data+0x13c>)
 80005f6:	f00b ffdf 	bl	800c5b8 <iprintf>
    return_status = optiga_util_read_data(
 80005fa:	4638      	mov	r0, r7
 80005fc:	f8b7 2404 	ldrh.w	r2, [r7, #1028]	@ 0x404
 8000600:	f8b7 1406 	ldrh.w	r1, [r7, #1030]	@ 0x406
 8000604:	f507 6380 	add.w	r3, r7, #1024	@ 0x400
 8000608:	9300      	str	r3, [sp, #0]
 800060a:	4603      	mov	r3, r0
 800060c:	f8d7 0408 	ldr.w	r0, [r7, #1032]	@ 0x408
 8000610:	f005 fc80 	bl	8005f14 <optiga_util_read_data>
 8000614:	4603      	mov	r3, r0
 8000616:	f8a7 3402 	strh.w	r3, [r7, #1026]	@ 0x402
        offset,
        read_data_buffer,
        &bytes_to_read
    );

    while (optiga_lib_status == OPTIGA_LIB_BUSY)
 800061a:	e001      	b.n	8000620 <example_optiga_util_read_data+0x8c>
    {
        pal_os_event_trigger_registered_callback();
 800061c:	f006 f872 	bl	8006704 <pal_os_event_trigger_registered_callback>
    while (optiga_lib_status == OPTIGA_LIB_BUSY)
 8000620:	4b2a      	ldr	r3, [pc, #168]	@ (80006cc <example_optiga_util_read_data+0x138>)
 8000622:	881b      	ldrh	r3, [r3, #0]
 8000624:	b29b      	uxth	r3, r3
 8000626:	2b01      	cmp	r3, #1
 8000628:	d0f8      	beq.n	800061c <example_optiga_util_read_data+0x88>
    }

    if (optiga_lib_status != OPTIGA_LIB_SUCCESS)
 800062a:	4b28      	ldr	r3, [pc, #160]	@ (80006cc <example_optiga_util_read_data+0x138>)
 800062c:	881b      	ldrh	r3, [r3, #0]
 800062e:	b29b      	uxth	r3, r3
 8000630:	2b00      	cmp	r3, #0
 8000632:	d007      	beq.n	8000644 <example_optiga_util_read_data+0xb0>
    {
        printf("Data read failed: 0x%04X\r\n", optiga_lib_status);
 8000634:	4b25      	ldr	r3, [pc, #148]	@ (80006cc <example_optiga_util_read_data+0x138>)
 8000636:	881b      	ldrh	r3, [r3, #0]
 8000638:	b29b      	uxth	r3, r3
 800063a:	4619      	mov	r1, r3
 800063c:	4825      	ldr	r0, [pc, #148]	@ (80006d4 <example_optiga_util_read_data+0x140>)
 800063e:	f00b ffbb 	bl	800c5b8 <iprintf>
 8000642:	e031      	b.n	80006a8 <example_optiga_util_read_data+0x114>
    }
    else
    {
        printf("Data read successful. Bytes read: %d\r\n", bytes_to_read);
 8000644:	f8b7 3400 	ldrh.w	r3, [r7, #1024]	@ 0x400
 8000648:	4619      	mov	r1, r3
 800064a:	4823      	ldr	r0, [pc, #140]	@ (80006d8 <example_optiga_util_read_data+0x144>)
 800064c:	f00b ffb4 	bl	800c5b8 <iprintf>
        printf("Data (hex):\r\n");
 8000650:	4822      	ldr	r0, [pc, #136]	@ (80006dc <example_optiga_util_read_data+0x148>)
 8000652:	f00c f819 	bl	800c688 <puts>
        for (int i = 0; i < bytes_to_read; ++i)
 8000656:	2300      	movs	r3, #0
 8000658:	f8c7 340c 	str.w	r3, [r7, #1036]	@ 0x40c
 800065c:	e01a      	b.n	8000694 <example_optiga_util_read_data+0x100>
        {
            printf("%02X ", read_data_buffer[i]);
 800065e:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8000662:	f5a3 6282 	sub.w	r2, r3, #1040	@ 0x410
 8000666:	f8d7 340c 	ldr.w	r3, [r7, #1036]	@ 0x40c
 800066a:	4413      	add	r3, r2
 800066c:	781b      	ldrb	r3, [r3, #0]
 800066e:	4619      	mov	r1, r3
 8000670:	481b      	ldr	r0, [pc, #108]	@ (80006e0 <example_optiga_util_read_data+0x14c>)
 8000672:	f00b ffa1 	bl	800c5b8 <iprintf>
            if ((i + 1) % 16 == 0)
 8000676:	f8d7 340c 	ldr.w	r3, [r7, #1036]	@ 0x40c
 800067a:	3301      	adds	r3, #1
 800067c:	f003 030f 	and.w	r3, r3, #15
 8000680:	2b00      	cmp	r3, #0
 8000682:	d102      	bne.n	800068a <example_optiga_util_read_data+0xf6>
                printf("\r\n");
 8000684:	4817      	ldr	r0, [pc, #92]	@ (80006e4 <example_optiga_util_read_data+0x150>)
 8000686:	f00b ffff 	bl	800c688 <puts>
        for (int i = 0; i < bytes_to_read; ++i)
 800068a:	f8d7 340c 	ldr.w	r3, [r7, #1036]	@ 0x40c
 800068e:	3301      	adds	r3, #1
 8000690:	f8c7 340c 	str.w	r3, [r7, #1036]	@ 0x40c
 8000694:	f8b7 3400 	ldrh.w	r3, [r7, #1024]	@ 0x400
 8000698:	461a      	mov	r2, r3
 800069a:	f8d7 340c 	ldr.w	r3, [r7, #1036]	@ 0x40c
 800069e:	4293      	cmp	r3, r2
 80006a0:	dbdd      	blt.n	800065e <example_optiga_util_read_data+0xca>
        }
        printf("\r\n");
 80006a2:	4810      	ldr	r0, [pc, #64]	@ (80006e4 <example_optiga_util_read_data+0x150>)
 80006a4:	f00b fff0 	bl	800c688 <puts>
    }

    // Clean up
    if (me)
 80006a8:	f8d7 3408 	ldr.w	r3, [r7, #1032]	@ 0x408
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d003      	beq.n	80006b8 <example_optiga_util_read_data+0x124>
    {
        optiga_util_destroy(me);
 80006b0:	f8d7 0408 	ldr.w	r0, [r7, #1032]	@ 0x408
 80006b4:	f005 fbb2 	bl	8005e1c <optiga_util_destroy>
    }
}
 80006b8:	f507 6782 	add.w	r7, r7, #1040	@ 0x410
 80006bc:	46bd      	mov	sp, r7
 80006be:	bd80      	pop	{r7, pc}
 80006c0:	0800d250 	.word	0x0800d250
 80006c4:	08000571 	.word	0x08000571
 80006c8:	0800d274 	.word	0x0800d274
 80006cc:	200005d4 	.word	0x200005d4
 80006d0:	0800d29c 	.word	0x0800d29c
 80006d4:	0800d2c0 	.word	0x0800d2c0
 80006d8:	0800d2dc 	.word	0x0800d2dc
 80006dc:	0800d304 	.word	0x0800d304
 80006e0:	0800d248 	.word	0x0800d248
 80006e4:	0800d314 	.word	0x0800d314

080006e8 <optiga_util_callback>:
/**
 * Callback when optiga_util_xxxx operation is completed asynchronously
 */
static volatile optiga_lib_status_t optiga_lib_status;
// lint --e{818} suppress "argument "context" is not used in the sample provided"
static void optiga_util_callback(void *context, optiga_lib_status_t return_status) {
 80006e8:	b480      	push	{r7}
 80006ea:	b083      	sub	sp, #12
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
 80006f0:	460b      	mov	r3, r1
 80006f2:	807b      	strh	r3, [r7, #2]
    optiga_lib_status = return_status;
 80006f4:	4a04      	ldr	r2, [pc, #16]	@ (8000708 <optiga_util_callback+0x20>)
 80006f6:	887b      	ldrh	r3, [r7, #2]
 80006f8:	8013      	strh	r3, [r2, #0]
    if (NULL != context) {
        // callback to upper layer here
    }
}
 80006fa:	bf00      	nop
 80006fc:	370c      	adds	r7, #12
 80006fe:	46bd      	mov	sp, r7
 8000700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000704:	4770      	bx	lr
 8000706:	bf00      	nop
 8000708:	200005d6 	.word	0x200005d6

0800070c <example_optiga_util_write_data>:
 *
 * Example for #optiga_util_write_data and #optiga_util_write_metadata
 *
 */
void example_optiga_util_write_data(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b086      	sub	sp, #24
 8000710:	af02      	add	r7, sp, #8
    optiga_lib_status_t return_status = OPTIGA_UTIL_ERROR;
 8000712:	f240 3302 	movw	r3, #770	@ 0x302
 8000716:	81fb      	strh	r3, [r7, #14]
    optiga_util_t *me = NULL;
 8000718:	2300      	movs	r3, #0
 800071a:	60bb      	str	r3, [r7, #8]
    uint16_t optiga_oid = 0xE0E8;
 800071c:	f24e 03e8 	movw	r3, #57576	@ 0xe0e8
 8000720:	80fb      	strh	r3, [r7, #6]
    uint16_t offset = 0;
 8000722:	2300      	movs	r3, #0
 8000724:	80bb      	strh	r3, [r7, #4]

    printf("Creating OPTIGA Util instance...\r\n");
 8000726:	4837      	ldr	r0, [pc, #220]	@ (8000804 <example_optiga_util_write_data+0xf8>)
 8000728:	f00b ffae 	bl	800c688 <puts>
    me = optiga_util_create(0, optiga_util_callback, NULL);
 800072c:	2200      	movs	r2, #0
 800072e:	4936      	ldr	r1, [pc, #216]	@ (8000808 <example_optiga_util_write_data+0xfc>)
 8000730:	2000      	movs	r0, #0
 8000732:	f005 fb31 	bl	8005d98 <optiga_util_create>
 8000736:	60b8      	str	r0, [r7, #8]
    if (me == NULL)
 8000738:	68bb      	ldr	r3, [r7, #8]
 800073a:	2b00      	cmp	r3, #0
 800073c:	d103      	bne.n	8000746 <example_optiga_util_write_data+0x3a>
    {
        printf("Failed to create OPTIGA Util instance.\r\n");
 800073e:	4833      	ldr	r0, [pc, #204]	@ (800080c <example_optiga_util_write_data+0x100>)
 8000740:	f00b ffa2 	bl	800c688 <puts>
        return;
 8000744:	e05b      	b.n	80007fe <example_optiga_util_write_data+0xf2>
    }

    OPTIGA_UTIL_SET_COMMS_PROTECTION_LEVEL(me, OPTIGA_COMMS_NO_PROTECTION);
 8000746:	2200      	movs	r2, #0
 8000748:	2101      	movs	r1, #1
 800074a:	68b8      	ldr	r0, [r7, #8]
 800074c:	f005 fb06 	bl	8005d5c <optiga_util_set_comms_params>

    // Write trust anchor
    optiga_lib_status = OPTIGA_LIB_BUSY;
 8000750:	4b2f      	ldr	r3, [pc, #188]	@ (8000810 <example_optiga_util_write_data+0x104>)
 8000752:	2201      	movs	r2, #1
 8000754:	801a      	strh	r2, [r3, #0]
    printf("Writing trust anchor to 0xE0E8...\r\n");
 8000756:	482f      	ldr	r0, [pc, #188]	@ (8000814 <example_optiga_util_write_data+0x108>)
 8000758:	f00b ff96 	bl	800c688 <puts>
    return_status = optiga_util_write_data(
 800075c:	88bb      	ldrh	r3, [r7, #4]
 800075e:	88f9      	ldrh	r1, [r7, #6]
 8000760:	f240 2282 	movw	r2, #642	@ 0x282
 8000764:	9201      	str	r2, [sp, #4]
 8000766:	4a2c      	ldr	r2, [pc, #176]	@ (8000818 <example_optiga_util_write_data+0x10c>)
 8000768:	9200      	str	r2, [sp, #0]
 800076a:	2240      	movs	r2, #64	@ 0x40
 800076c:	68b8      	ldr	r0, [r7, #8]
 800076e:	f005 fc44 	bl	8005ffa <optiga_util_write_data>
 8000772:	4603      	mov	r3, r0
 8000774:	81fb      	strh	r3, [r7, #14]
        offset,
        trust_anchor,
        sizeof(trust_anchor)
    );

    while (optiga_lib_status == OPTIGA_LIB_BUSY)
 8000776:	e001      	b.n	800077c <example_optiga_util_write_data+0x70>
    {
        pal_os_event_trigger_registered_callback();
 8000778:	f005 ffc4 	bl	8006704 <pal_os_event_trigger_registered_callback>
    while (optiga_lib_status == OPTIGA_LIB_BUSY)
 800077c:	4b24      	ldr	r3, [pc, #144]	@ (8000810 <example_optiga_util_write_data+0x104>)
 800077e:	881b      	ldrh	r3, [r3, #0]
 8000780:	b29b      	uxth	r3, r3
 8000782:	2b01      	cmp	r3, #1
 8000784:	d0f8      	beq.n	8000778 <example_optiga_util_write_data+0x6c>
    }

    if (optiga_lib_status != OPTIGA_LIB_SUCCESS)
 8000786:	4b22      	ldr	r3, [pc, #136]	@ (8000810 <example_optiga_util_write_data+0x104>)
 8000788:	881b      	ldrh	r3, [r3, #0]
 800078a:	b29b      	uxth	r3, r3
 800078c:	2b00      	cmp	r3, #0
 800078e:	d007      	beq.n	80007a0 <example_optiga_util_write_data+0x94>
    {
        printf("Writing trust anchor failed: 0x%04X\r\n", optiga_lib_status);
 8000790:	4b1f      	ldr	r3, [pc, #124]	@ (8000810 <example_optiga_util_write_data+0x104>)
 8000792:	881b      	ldrh	r3, [r3, #0]
 8000794:	b29b      	uxth	r3, r3
 8000796:	4619      	mov	r1, r3
 8000798:	4820      	ldr	r0, [pc, #128]	@ (800081c <example_optiga_util_write_data+0x110>)
 800079a:	f00b ff0d 	bl	800c5b8 <iprintf>
 800079e:	e002      	b.n	80007a6 <example_optiga_util_write_data+0x9a>
    }
    else
    {
        printf("Trust anchor written successfully.\r\n");
 80007a0:	481f      	ldr	r0, [pc, #124]	@ (8000820 <example_optiga_util_write_data+0x114>)
 80007a2:	f00b ff71 	bl	800c688 <puts>
    }

    // Write metadata
    optiga_lib_status = OPTIGA_LIB_BUSY;
 80007a6:	4b1a      	ldr	r3, [pc, #104]	@ (8000810 <example_optiga_util_write_data+0x104>)
 80007a8:	2201      	movs	r2, #1
 80007aa:	801a      	strh	r2, [r3, #0]
    printf("Writing metadata to 0xE0E8...\r\n");
 80007ac:	481d      	ldr	r0, [pc, #116]	@ (8000824 <example_optiga_util_write_data+0x118>)
 80007ae:	f00b ff6b 	bl	800c688 <puts>
    return_status = optiga_util_write_metadata(
 80007b2:	88f9      	ldrh	r1, [r7, #6]
 80007b4:	2307      	movs	r3, #7
 80007b6:	4a1c      	ldr	r2, [pc, #112]	@ (8000828 <example_optiga_util_write_data+0x11c>)
 80007b8:	68b8      	ldr	r0, [r7, #8]
 80007ba:	f005 fc48 	bl	800604e <optiga_util_write_metadata>
 80007be:	4603      	mov	r3, r0
 80007c0:	81fb      	strh	r3, [r7, #14]
        optiga_oid,
        metadata,
        sizeof(metadata)
    );

    while (optiga_lib_status == OPTIGA_LIB_BUSY)
 80007c2:	e001      	b.n	80007c8 <example_optiga_util_write_data+0xbc>
    {
        pal_os_event_trigger_registered_callback();
 80007c4:	f005 ff9e 	bl	8006704 <pal_os_event_trigger_registered_callback>
    while (optiga_lib_status == OPTIGA_LIB_BUSY)
 80007c8:	4b11      	ldr	r3, [pc, #68]	@ (8000810 <example_optiga_util_write_data+0x104>)
 80007ca:	881b      	ldrh	r3, [r3, #0]
 80007cc:	b29b      	uxth	r3, r3
 80007ce:	2b01      	cmp	r3, #1
 80007d0:	d0f8      	beq.n	80007c4 <example_optiga_util_write_data+0xb8>
    }

    if (optiga_lib_status != OPTIGA_LIB_SUCCESS)
 80007d2:	4b0f      	ldr	r3, [pc, #60]	@ (8000810 <example_optiga_util_write_data+0x104>)
 80007d4:	881b      	ldrh	r3, [r3, #0]
 80007d6:	b29b      	uxth	r3, r3
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d007      	beq.n	80007ec <example_optiga_util_write_data+0xe0>
    {
        printf("Writing metadata failed: 0x%04X\r\n", optiga_lib_status);
 80007dc:	4b0c      	ldr	r3, [pc, #48]	@ (8000810 <example_optiga_util_write_data+0x104>)
 80007de:	881b      	ldrh	r3, [r3, #0]
 80007e0:	b29b      	uxth	r3, r3
 80007e2:	4619      	mov	r1, r3
 80007e4:	4811      	ldr	r0, [pc, #68]	@ (800082c <example_optiga_util_write_data+0x120>)
 80007e6:	f00b fee7 	bl	800c5b8 <iprintf>
 80007ea:	e002      	b.n	80007f2 <example_optiga_util_write_data+0xe6>
    }
    else
    {
        printf("Metadata written successfully.\r\n");
 80007ec:	4810      	ldr	r0, [pc, #64]	@ (8000830 <example_optiga_util_write_data+0x124>)
 80007ee:	f00b ff4b 	bl	800c688 <puts>
    }

    // Clean up
    if (me)
 80007f2:	68bb      	ldr	r3, [r7, #8]
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d002      	beq.n	80007fe <example_optiga_util_write_data+0xf2>
    {
        optiga_util_destroy(me);
 80007f8:	68b8      	ldr	r0, [r7, #8]
 80007fa:	f005 fb0f 	bl	8005e1c <optiga_util_destroy>
    }
}
 80007fe:	3710      	adds	r7, #16
 8000800:	46bd      	mov	sp, r7
 8000802:	bd80      	pop	{r7, pc}
 8000804:	0800d318 	.word	0x0800d318
 8000808:	080006e9 	.word	0x080006e9
 800080c:	0800d33c 	.word	0x0800d33c
 8000810:	200005d6 	.word	0x200005d6
 8000814:	0800d364 	.word	0x0800d364
 8000818:	0800d59c 	.word	0x0800d59c
 800081c:	0800d388 	.word	0x0800d388
 8000820:	0800d3b0 	.word	0x0800d3b0
 8000824:	0800d3d4 	.word	0x0800d3d4
 8000828:	0800d820 	.word	0x0800d820
 800082c:	0800d3f4 	.word	0x0800d3f4
 8000830:	0800d418 	.word	0x0800d418

08000834 <ifx_i2c_open>:
                                                          uint8_t slave_address,
                                                          uint8_t storage_type);
/// @endcond

optiga_lib_status_t ifx_i2c_open(ifx_i2c_context_t * p_ctx)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b084      	sub	sp, #16
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
    optiga_lib_status_t api_status = (int32_t)IFX_I2C_STACK_ERROR;
 800083c:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8000840:	81fb      	strh	r3, [r7, #14]

    //If api status is not busy, proceed
    if ((IFX_I2C_STATUS_BUSY != p_ctx->status))
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8000848:	2b03      	cmp	r3, #3
 800084a:	d027      	beq.n	800089c <ifx_i2c_open+0x68>
    {
        do
        {
            p_ctx->p_pal_i2c_ctx->p_upper_layer_ctx = p_ctx;
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8000852:	687a      	ldr	r2, [r7, #4]
 8000854:	605a      	str	r2, [r3, #4]
            p_ctx->reset_type = OPTIGA_COMMS_DEFAULT_RESET_TYPE;
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	2200      	movs	r2, #0
 800085a:	f883 24be 	strb.w	r2, [r3, #1214]	@ 0x4be
            if(p_ctx->reset_type > (uint8_t)IFX_I2C_WARM_RESET)
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	f893 34be 	ldrb.w	r3, [r3, #1214]	@ 0x4be
 8000864:	2b02      	cmp	r3, #2
 8000866:	d818      	bhi.n	800089a <ifx_i2c_open+0x66>
            {
                break;
            }
            p_ctx->reset_state = IFX_I2C_STATE_RESET_PIN_LOW;
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	22b1      	movs	r2, #177	@ 0xb1
 800086c:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
            p_ctx->do_pal_init = TRUE;
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	2201      	movs	r2, #1
 8000874:	f883 24bf 	strb.w	r2, [r3, #1215]	@ 0x4bf
            p_ctx->state = IFX_I2C_STATE_UNINIT;
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	2201      	movs	r2, #1
 800087c:	f883 24bb 	strb.w	r2, [r3, #1211]	@ 0x4bb

            api_status = ifx_i2c_init(p_ctx);
 8000880:	6878      	ldr	r0, [r7, #4]
 8000882:	f000 f8f5 	bl	8000a70 <ifx_i2c_init>
 8000886:	4603      	mov	r3, r0
 8000888:	81fb      	strh	r3, [r7, #14]
            if (IFX_I2C_STACK_SUCCESS == api_status)
 800088a:	89fb      	ldrh	r3, [r7, #14]
 800088c:	2b00      	cmp	r3, #0
 800088e:	d105      	bne.n	800089c <ifx_i2c_open+0x68>
            {
                p_ctx->status = IFX_I2C_STATUS_BUSY;
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	2203      	movs	r2, #3
 8000894:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
 8000898:	e000      	b.n	800089c <ifx_i2c_open+0x68>
                break;
 800089a:	bf00      	nop
            }
        }while(FALSE);
    }
    return (api_status);
 800089c:	89fb      	ldrh	r3, [r7, #14]
}
 800089e:	4618      	mov	r0, r3
 80008a0:	3710      	adds	r7, #16
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}

080008a6 <ifx_i2c_transceive>:
optiga_lib_status_t ifx_i2c_transceive(ifx_i2c_context_t * p_ctx,
                                       const uint8_t * p_tx_data,
                                       uint16_t tx_data_length,
                                       uint8_t * p_rx_buffer,
                                       uint16_t * p_rx_buffer_len)
{
 80008a6:	b580      	push	{r7, lr}
 80008a8:	b088      	sub	sp, #32
 80008aa:	af02      	add	r7, sp, #8
 80008ac:	60f8      	str	r0, [r7, #12]
 80008ae:	60b9      	str	r1, [r7, #8]
 80008b0:	603b      	str	r3, [r7, #0]
 80008b2:	4613      	mov	r3, r2
 80008b4:	80fb      	strh	r3, [r7, #6]
    optiga_lib_status_t api_status = (int32_t)IFX_I2C_STACK_ERROR;
 80008b6:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80008ba:	82fb      	strh	r3, [r7, #22]
    // Proceed, if not busy and in idle state
    if ((IFX_I2C_STATE_IDLE == p_ctx->state) && (IFX_I2C_STATUS_BUSY != p_ctx->status))
 80008bc:	68fb      	ldr	r3, [r7, #12]
 80008be:	f893 34bb 	ldrb.w	r3, [r3, #1211]	@ 0x4bb
 80008c2:	2b02      	cmp	r3, #2
 80008c4:	d122      	bne.n	800090c <ifx_i2c_transceive+0x66>
 80008c6:	68fb      	ldr	r3, [r7, #12]
 80008c8:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 80008cc:	2b03      	cmp	r3, #3
 80008ce:	d01d      	beq.n	800090c <ifx_i2c_transceive+0x66>
    {
        p_ctx->p_upper_layer_rx_buffer = p_rx_buffer;
 80008d0:	68fb      	ldr	r3, [r7, #12]
 80008d2:	683a      	ldr	r2, [r7, #0]
 80008d4:	f8c3 227c 	str.w	r2, [r3, #636]	@ 0x27c
        p_ctx->p_upper_layer_rx_buffer_len = p_rx_buffer_len;
 80008d8:	68fb      	ldr	r3, [r7, #12]
 80008da:	6a3a      	ldr	r2, [r7, #32]
 80008dc:	f8c3 2280 	str.w	r2, [r3, #640]	@ 0x280
        if (IFX_I2C_STACK_SUCCESS == api_status)
        {
            p_ctx->status = IFX_I2C_STATUS_BUSY;
        }
#else
        api_status = ifx_i2c_prl_transceive(p_ctx,
 80008e0:	88fa      	ldrh	r2, [r7, #6]
 80008e2:	6a3b      	ldr	r3, [r7, #32]
 80008e4:	9300      	str	r3, [sp, #0]
 80008e6:	683b      	ldr	r3, [r7, #0]
 80008e8:	68b9      	ldr	r1, [r7, #8]
 80008ea:	68f8      	ldr	r0, [r7, #12]
 80008ec:	f001 fb00 	bl	8001ef0 <ifx_i2c_prl_transceive>
 80008f0:	4603      	mov	r3, r0
 80008f2:	82fb      	strh	r3, [r7, #22]
                                         (uint8_t * )p_tx_data,
                                         tx_data_length,
                                         (uint8_t * )p_rx_buffer,
                                         p_rx_buffer_len);
#endif
        if ((IFX_I2C_STACK_SUCCESS == api_status) && (IFX_I2C_STACK_SUCCESS == p_ctx->close_state))
 80008f4:	8afb      	ldrh	r3, [r7, #22]
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d108      	bne.n	800090c <ifx_i2c_transceive+0x66>
 80008fa:	68fb      	ldr	r3, [r7, #12]
 80008fc:	f8b3 328c 	ldrh.w	r3, [r3, #652]	@ 0x28c
 8000900:	2b00      	cmp	r3, #0
 8000902:	d103      	bne.n	800090c <ifx_i2c_transceive+0x66>
        {
            p_ctx->status = IFX_I2C_STATUS_BUSY;
 8000904:	68fb      	ldr	r3, [r7, #12]
 8000906:	2203      	movs	r2, #3
 8000908:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
        }
    }
    return (api_status);
 800090c:	8afb      	ldrh	r3, [r7, #22]
}
 800090e:	4618      	mov	r0, r3
 8000910:	3718      	adds	r7, #24
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}
	...

08000918 <ifx_i2c_close>:


optiga_lib_status_t ifx_i2c_close(ifx_i2c_context_t * p_ctx)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b084      	sub	sp, #16
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
    optiga_lib_status_t api_status = (int32_t)IFX_I2C_STACK_ERROR;
 8000920:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8000924:	81fb      	strh	r3, [r7, #14]
    // Proceed, if not busy and in idle state
    if (IFX_I2C_STATUS_BUSY != p_ctx->status)
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 800092c:	2b03      	cmp	r3, #3
 800092e:	d02a      	beq.n	8000986 <ifx_i2c_close+0x6e>
    {
        api_status = IFX_I2C_STACK_SUCCESS;
 8000930:	2300      	movs	r3, #0
 8000932:	81fb      	strh	r3, [r7, #14]

#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        p_ctx->close_state = IFX_I2C_STACK_ERROR;
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	f44f 7281 	mov.w	r2, #258	@ 0x102
 800093a:	f8a3 228c 	strh.w	r2, [r3, #652]	@ 0x28c
        p_ctx->state = IFX_I2C_STATE_UNINIT;
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	2201      	movs	r2, #1
 8000942:	f883 24bb 	strb.w	r2, [r3, #1211]	@ 0x4bb
        //lint --e{838} suppress "Previous value of api_status is needed for scenario when shielded connection is disabled"
        api_status = ifx_i2c_prl_close(p_ctx, ifx_i2c_prl_close_event_handler);
 8000946:	4912      	ldr	r1, [pc, #72]	@ (8000990 <ifx_i2c_close+0x78>)
 8000948:	6878      	ldr	r0, [r7, #4]
 800094a:	f001 fa8f 	bl	8001e6c <ifx_i2c_prl_close>
 800094e:	4603      	mov	r3, r0
 8000950:	81fb      	strh	r3, [r7, #14]
        if (IFX_I2C_STACK_ERROR == api_status)
 8000952:	89fb      	ldrh	r3, [r7, #14]
 8000954:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8000958:	d115      	bne.n	8000986 <ifx_i2c_close+0x6e>
        {
            //lint --e{534} suppress "Error handling is not required so return value is not checked"
            pal_i2c_deinit(p_ctx->p_pal_i2c_ctx);
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8000960:	4618      	mov	r0, r3
 8000962:	f005 fcca 	bl	80062fa <pal_i2c_deinit>
            // Also power off the device
            pal_gpio_set_low(p_ctx->p_slave_vdd_pin);
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 800096c:	4618      	mov	r0, r3
 800096e:	f005 fc64 	bl	800623a <pal_gpio_set_low>
            pal_gpio_set_low(p_ctx->p_slave_reset_pin);
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	f8d3 326c 	ldr.w	r3, [r3, #620]	@ 0x26c
 8000978:	4618      	mov	r0, r3
 800097a:	f005 fc5e 	bl	800623a <pal_gpio_set_low>
            p_ctx->status = IFX_I2C_STATUS_NOT_BUSY;
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	2204      	movs	r2, #4
 8000982:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
        p_ctx->state = IFX_I2C_STATE_UNINIT;
        p_ctx->status = IFX_I2C_STATUS_NOT_BUSY;
#endif

    }
    return (api_status);
 8000986:	89fb      	ldrh	r3, [r7, #14]
}
 8000988:	4618      	mov	r0, r3
 800098a:	3710      	adds	r7, #16
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}
 8000990:	080009fd 	.word	0x080009fd

08000994 <ifx_i2c_tl_event_handler>:
//                        but as per the function signature those 2 parameter should be passed"
void ifx_i2c_tl_event_handler(ifx_i2c_context_t * p_ctx,
                              optiga_lib_status_t event,
                              const uint8_t * p_data,
                              uint16_t data_len)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b084      	sub	sp, #16
 8000998:	af00      	add	r7, sp, #0
 800099a:	60f8      	str	r0, [r7, #12]
 800099c:	607a      	str	r2, [r7, #4]
 800099e:	461a      	mov	r2, r3
 80009a0:	460b      	mov	r3, r1
 80009a2:	817b      	strh	r3, [r7, #10]
 80009a4:	4613      	mov	r3, r2
 80009a6:	813b      	strh	r3, [r7, #8]
    // If there is no upper layer handler, don't do anything and return
    if (NULL != p_ctx->upper_layer_event_handler)
 80009a8:	68fb      	ldr	r3, [r7, #12]
 80009aa:	f8d3 3274 	ldr.w	r3, [r3, #628]	@ 0x274
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d008      	beq.n	80009c4 <ifx_i2c_tl_event_handler+0x30>
    {
        p_ctx->upper_layer_event_handler(p_ctx->p_upper_layer_ctx, event);
 80009b2:	68fb      	ldr	r3, [r7, #12]
 80009b4:	f8d3 3274 	ldr.w	r3, [r3, #628]	@ 0x274
 80009b8:	68fa      	ldr	r2, [r7, #12]
 80009ba:	f8d2 2278 	ldr.w	r2, [r2, #632]	@ 0x278
 80009be:	8979      	ldrh	r1, [r7, #10]
 80009c0:	4610      	mov	r0, r2
 80009c2:	4798      	blx	r3
    }
    p_ctx->close_state = event;
 80009c4:	68fb      	ldr	r3, [r7, #12]
 80009c6:	897a      	ldrh	r2, [r7, #10]
 80009c8:	f8a3 228c 	strh.w	r2, [r3, #652]	@ 0x28c
    p_ctx->status = IFX_I2C_STATUS_NOT_BUSY;
 80009cc:	68fb      	ldr	r3, [r7, #12]
 80009ce:	2204      	movs	r2, #4
 80009d0:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
    switch (p_ctx->state)
 80009d4:	68fb      	ldr	r3, [r7, #12]
 80009d6:	f893 34bb 	ldrb.w	r3, [r3, #1211]	@ 0x4bb
 80009da:	2b01      	cmp	r3, #1
 80009dc:	d107      	bne.n	80009ee <ifx_i2c_tl_event_handler+0x5a>
    {
        case IFX_I2C_STATE_UNINIT:
        {
            if (IFX_I2C_STACK_SUCCESS == event)
 80009de:	897b      	ldrh	r3, [r7, #10]
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d106      	bne.n	80009f2 <ifx_i2c_tl_event_handler+0x5e>
            {
                p_ctx->state = IFX_I2C_STATE_IDLE;
 80009e4:	68fb      	ldr	r3, [r7, #12]
 80009e6:	2202      	movs	r2, #2
 80009e8:	f883 24bb 	strb.w	r2, [r3, #1211]	@ 0x4bb
            }
            break;
 80009ec:	e001      	b.n	80009f2 <ifx_i2c_tl_event_handler+0x5e>
        }
        default:
            break;
 80009ee:	bf00      	nop
 80009f0:	e000      	b.n	80009f4 <ifx_i2c_tl_event_handler+0x60>
            break;
 80009f2:	bf00      	nop
    }
}
 80009f4:	bf00      	nop
 80009f6:	3710      	adds	r7, #16
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bd80      	pop	{r7, pc}

080009fc <ifx_i2c_prl_close_event_handler>:
//                        but as per the function signature those 2 parameter should be passed"
_STATIC_H void ifx_i2c_prl_close_event_handler(ifx_i2c_context_t * p_ctx,
                                               optiga_lib_status_t event,
                                               const uint8_t * p_data,
                                               uint16_t data_len)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b084      	sub	sp, #16
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	60f8      	str	r0, [r7, #12]
 8000a04:	607a      	str	r2, [r7, #4]
 8000a06:	461a      	mov	r2, r3
 8000a08:	460b      	mov	r3, r1
 8000a0a:	817b      	strh	r3, [r7, #10]
 8000a0c:	4613      	mov	r3, r2
 8000a0e:	813b      	strh	r3, [r7, #8]
    p_ctx->status = IFX_I2C_STATUS_NOT_BUSY;
 8000a10:	68fb      	ldr	r3, [r7, #12]
 8000a12:	2204      	movs	r2, #4
 8000a14:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
    switch (p_ctx->state)
 8000a18:	68fb      	ldr	r3, [r7, #12]
 8000a1a:	f893 34bb 	ldrb.w	r3, [r3, #1211]	@ 0x4bb
 8000a1e:	2b01      	cmp	r3, #1
 8000a20:	d112      	bne.n	8000a48 <ifx_i2c_prl_close_event_handler+0x4c>
    {
        case IFX_I2C_STATE_UNINIT:
        {
            //lint --e{534} suppress "Error handling is not required so return value is not checked"
            pal_i2c_deinit(p_ctx->p_pal_i2c_ctx);
 8000a22:	68fb      	ldr	r3, [r7, #12]
 8000a24:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8000a28:	4618      	mov	r0, r3
 8000a2a:	f005 fc66 	bl	80062fa <pal_i2c_deinit>
            // Also power off the device
            pal_gpio_set_low(p_ctx->p_slave_vdd_pin);
 8000a2e:	68fb      	ldr	r3, [r7, #12]
 8000a30:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 8000a34:	4618      	mov	r0, r3
 8000a36:	f005 fc00 	bl	800623a <pal_gpio_set_low>
            pal_gpio_set_low(p_ctx->p_slave_reset_pin);
 8000a3a:	68fb      	ldr	r3, [r7, #12]
 8000a3c:	f8d3 326c 	ldr.w	r3, [r3, #620]	@ 0x26c
 8000a40:	4618      	mov	r0, r3
 8000a42:	f005 fbfa 	bl	800623a <pal_gpio_set_low>
            break;
 8000a46:	e000      	b.n	8000a4a <ifx_i2c_prl_close_event_handler+0x4e>
        }
        default:
            break;
 8000a48:	bf00      	nop
    }
    // If there is no upper layer handler, don't do anything and return
    if (NULL != p_ctx->upper_layer_event_handler)
 8000a4a:	68fb      	ldr	r3, [r7, #12]
 8000a4c:	f8d3 3274 	ldr.w	r3, [r3, #628]	@ 0x274
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d008      	beq.n	8000a66 <ifx_i2c_prl_close_event_handler+0x6a>
    {
        p_ctx->upper_layer_event_handler(p_ctx->p_upper_layer_ctx, event);
 8000a54:	68fb      	ldr	r3, [r7, #12]
 8000a56:	f8d3 3274 	ldr.w	r3, [r3, #628]	@ 0x274
 8000a5a:	68fa      	ldr	r2, [r7, #12]
 8000a5c:	f8d2 2278 	ldr.w	r2, [r2, #632]	@ 0x278
 8000a60:	8979      	ldrh	r1, [r7, #10]
 8000a62:	4610      	mov	r0, r2
 8000a64:	4798      	blx	r3
    }
}
 8000a66:	bf00      	nop
 8000a68:	3710      	adds	r7, #16
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}
	...

08000a70 <ifx_i2c_init>:
#endif
_STATIC_H optiga_lib_status_t ifx_i2c_init(ifx_i2c_context_t * p_ifx_i2c_context)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b084      	sub	sp, #16
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
    optiga_lib_status_t api_status = IFX_I2C_STACK_ERROR;
 8000a78:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8000a7c:	81fb      	strh	r3, [r7, #14]

    if (((uint8_t)IFX_I2C_WARM_RESET == p_ifx_i2c_context->reset_type) ||
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	f893 34be 	ldrb.w	r3, [r3, #1214]	@ 0x4be
 8000a84:	2b02      	cmp	r3, #2
 8000a86:	d004      	beq.n	8000a92 <ifx_i2c_init+0x22>
        ((uint8_t)IFX_I2C_COLD_RESET == p_ifx_i2c_context->reset_type))
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	f893 34be 	ldrb.w	r3, [r3, #1214]	@ 0x4be
    if (((uint8_t)IFX_I2C_WARM_RESET == p_ifx_i2c_context->reset_type) ||
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d156      	bne.n	8000b40 <ifx_i2c_init+0xd0>
    {
        switch (p_ifx_i2c_context->reset_state)
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	f893 34bd 	ldrb.w	r3, [r3, #1213]	@ 0x4bd
 8000a98:	2bb3      	cmp	r3, #179	@ 0xb3
 8000a9a:	d048      	beq.n	8000b2e <ifx_i2c_init+0xbe>
 8000a9c:	2bb3      	cmp	r3, #179	@ 0xb3
 8000a9e:	dc4d      	bgt.n	8000b3c <ifx_i2c_init+0xcc>
 8000aa0:	2bb1      	cmp	r3, #177	@ 0xb1
 8000aa2:	d002      	beq.n	8000aaa <ifx_i2c_init+0x3a>
 8000aa4:	2bb2      	cmp	r3, #178	@ 0xb2
 8000aa6:	d021      	beq.n	8000aec <ifx_i2c_init+0x7c>
                api_status = ifx_i2c_prl_init(p_ifx_i2c_context, ifx_i2c_tl_event_handler);
#endif
                break;
            }
            default:
                break;
 8000aa8:	e048      	b.n	8000b3c <ifx_i2c_init+0xcc>
                if ((uint8_t)IFX_I2C_COLD_RESET == p_ifx_i2c_context->reset_type)
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	f893 34be 	ldrb.w	r3, [r3, #1214]	@ 0x4be
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d105      	bne.n	8000ac0 <ifx_i2c_init+0x50>
                    pal_gpio_set_low(p_ifx_i2c_context->p_slave_vdd_pin);
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 8000aba:	4618      	mov	r0, r3
 8000abc:	f005 fbbd 	bl	800623a <pal_gpio_set_low>
                pal_gpio_set_low(p_ifx_i2c_context->p_slave_reset_pin);
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	f8d3 326c 	ldr.w	r3, [r3, #620]	@ 0x26c
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	f005 fbb7 	bl	800623a <pal_gpio_set_low>
                p_ifx_i2c_context->reset_state = IFX_I2C_STATE_RESET_PIN_HIGH;
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	22b2      	movs	r2, #178	@ 0xb2
 8000ad0:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
                pal_os_event_register_callback_oneshot(p_ifx_i2c_context->pal_os_event_ctx,
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	f8d3 0284 	ldr.w	r0, [r3, #644]	@ 0x284
 8000ada:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000ade:	687a      	ldr	r2, [r7, #4]
 8000ae0:	4923      	ldr	r1, [pc, #140]	@ (8000b70 <ifx_i2c_init+0x100>)
 8000ae2:	f005 fde3 	bl	80066ac <pal_os_event_register_callback_oneshot>
                api_status = IFX_I2C_STACK_SUCCESS;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	81fb      	strh	r3, [r7, #14]
                break;
 8000aea:	e028      	b.n	8000b3e <ifx_i2c_init+0xce>
                if ((uint8_t)IFX_I2C_COLD_RESET == p_ifx_i2c_context->reset_type)
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	f893 34be 	ldrb.w	r3, [r3, #1214]	@ 0x4be
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d105      	bne.n	8000b02 <ifx_i2c_init+0x92>
                    pal_gpio_set_high(p_ifx_i2c_context->p_slave_vdd_pin);
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 8000afc:	4618      	mov	r0, r3
 8000afe:	f005 fb8c 	bl	800621a <pal_gpio_set_high>
                pal_gpio_set_high(p_ifx_i2c_context->p_slave_reset_pin);
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	f8d3 326c 	ldr.w	r3, [r3, #620]	@ 0x26c
 8000b08:	4618      	mov	r0, r3
 8000b0a:	f005 fb86 	bl	800621a <pal_gpio_set_high>
                p_ifx_i2c_context->reset_state = IFX_I2C_STATE_RESET_INIT;
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	22b3      	movs	r2, #179	@ 0xb3
 8000b12:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
                pal_os_event_register_callback_oneshot(p_ifx_i2c_context->pal_os_event_ctx,
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	f8d3 0284 	ldr.w	r0, [r3, #644]	@ 0x284
 8000b1c:	f642 63e0 	movw	r3, #12000	@ 0x2ee0
 8000b20:	687a      	ldr	r2, [r7, #4]
 8000b22:	4913      	ldr	r1, [pc, #76]	@ (8000b70 <ifx_i2c_init+0x100>)
 8000b24:	f005 fdc2 	bl	80066ac <pal_os_event_register_callback_oneshot>
                api_status = IFX_I2C_STACK_SUCCESS;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	81fb      	strh	r3, [r7, #14]
                break;
 8000b2c:	e007      	b.n	8000b3e <ifx_i2c_init+0xce>
                api_status = ifx_i2c_prl_init(p_ifx_i2c_context, ifx_i2c_tl_event_handler);
 8000b2e:	4911      	ldr	r1, [pc, #68]	@ (8000b74 <ifx_i2c_init+0x104>)
 8000b30:	6878      	ldr	r0, [r7, #4]
 8000b32:	f001 f953 	bl	8001ddc <ifx_i2c_prl_init>
 8000b36:	4603      	mov	r3, r0
 8000b38:	81fb      	strh	r3, [r7, #14]
                break;
 8000b3a:	e000      	b.n	8000b3e <ifx_i2c_init+0xce>
                break;
 8000b3c:	bf00      	nop
        switch (p_ifx_i2c_context->reset_state)
 8000b3e:	e009      	b.n	8000b54 <ifx_i2c_init+0xe4>
        }
    }
    //soft reset
    else
    {
        p_ifx_i2c_context->pl.request_soft_reset = (uint8_t)TRUE;    //Soft reset
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	2201      	movs	r2, #1
 8000b44:	f883 2263 	strb.w	r2, [r3, #611]	@ 0x263
#ifndef OPTIGA_COMMS_SHIELDED_CONNECTION
        api_status = ifx_i2c_tl_init(p_ifx_i2c_context, ifx_i2c_tl_event_handler);
#else
        api_status = ifx_i2c_prl_init(p_ifx_i2c_context, ifx_i2c_tl_event_handler);
 8000b48:	490a      	ldr	r1, [pc, #40]	@ (8000b74 <ifx_i2c_init+0x104>)
 8000b4a:	6878      	ldr	r0, [r7, #4]
 8000b4c:	f001 f946 	bl	8001ddc <ifx_i2c_prl_init>
 8000b50:	4603      	mov	r3, r0
 8000b52:	81fb      	strh	r3, [r7, #14]
#endif
    }
    if (api_status != IFX_I2C_STACK_SUCCESS)
 8000b54:	89fb      	ldrh	r3, [r7, #14]
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d005      	beq.n	8000b66 <ifx_i2c_init+0xf6>
    {
        ifx_i2c_tl_event_handler(p_ifx_i2c_context, api_status, 0, 0);
 8000b5a:	89f9      	ldrh	r1, [r7, #14]
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	2200      	movs	r2, #0
 8000b60:	6878      	ldr	r0, [r7, #4]
 8000b62:	f7ff ff17 	bl	8000994 <ifx_i2c_tl_event_handler>
    }
    return (api_status);
 8000b66:	89fb      	ldrh	r3, [r7, #14]
}
 8000b68:	4618      	mov	r0, r3
 8000b6a:	3710      	adds	r7, #16
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bd80      	pop	{r7, pc}
 8000b70:	08000a71 	.word	0x08000a71
 8000b74:	08000995 	.word	0x08000995

08000b78 <ifx_i2c_dl_init>:
                                        uint16_t data_len);

/// @endcond

optiga_lib_status_t ifx_i2c_dl_init(ifx_i2c_context_t * p_ctx, ifx_i2c_event_handler_t handler)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b082      	sub	sp, #8
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
 8000b80:	6039      	str	r1, [r7, #0]
    LOG_DL("[IFX-DL]: Init\n");

    p_ctx->dl.state = DL_STATE_UNINIT;
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	2200      	movs	r2, #0
 8000b86:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    // Initialize Physical Layer (and register event handler)
    if (IFX_I2C_STACK_SUCCESS != ifx_i2c_pl_init(p_ctx, ifx_i2c_pl_event_handler))
 8000b8a:	4919      	ldr	r1, [pc, #100]	@ (8000bf0 <ifx_i2c_dl_init+0x78>)
 8000b8c:	6878      	ldr	r0, [r7, #4]
 8000b8e:	f000 fc37 	bl	8001400 <ifx_i2c_pl_init>
 8000b92:	4603      	mov	r3, r0
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d002      	beq.n	8000b9e <ifx_i2c_dl_init+0x26>
    {
        return (IFX_I2C_STACK_ERROR);
 8000b98:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8000b9c:	e024      	b.n	8000be8 <ifx_i2c_dl_init+0x70>
    }

    // Initialize internal variables
    p_ctx->dl.upper_layer_event_handler = handler;
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	683a      	ldr	r2, [r7, #0]
 8000ba2:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124
    p_ctx->dl.state = DL_STATE_IDLE;
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	2201      	movs	r2, #1
 8000baa:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    p_ctx->dl.tx_seq_nr = DL_MAX_FRAME_NUM;
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	2203      	movs	r2, #3
 8000bb2:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
    p_ctx->dl.rx_seq_nr = DL_MAX_FRAME_NUM;
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	2203      	movs	r2, #3
 8000bba:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
    p_ctx->dl.resynced = 0;
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	f883 2136 	strb.w	r2, [r3, #310]	@ 0x136
    p_ctx->dl.error = 0;
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	2200      	movs	r2, #0
 8000bca:	f883 2135 	strb.w	r2, [r3, #309]	@ 0x135
    p_ctx->dl.p_tx_frame_buffer = p_ctx->tx_frame_buffer;
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	f203 228e 	addw	r2, r3, #654	@ 0x28e
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
    p_ctx->dl.p_rx_frame_buffer = p_ctx->rx_frame_buffer;
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	f503 7269 	add.w	r2, r3, #932	@ 0x3a4
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

    return IFX_I2C_STACK_SUCCESS;
 8000be6:	2300      	movs	r3, #0
}
 8000be8:	4618      	mov	r0, r3
 8000bea:	3708      	adds	r7, #8
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	08000f95 	.word	0x08000f95

08000bf4 <ifx_i2c_dl_send_frame>:

optiga_lib_status_t ifx_i2c_dl_send_frame(ifx_i2c_context_t * p_ctx, uint16_t frame_len)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b082      	sub	sp, #8
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
 8000bfc:	460b      	mov	r3, r1
 8000bfe:	807b      	strh	r3, [r7, #2]
    LOG_DL("[IFX-DL]: Start TX Frame\n");
    // State must be idle and payload available
    if (p_ctx->dl.state != DL_STATE_IDLE || (0 == frame_len))
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8000c06:	2b01      	cmp	r3, #1
 8000c08:	d102      	bne.n	8000c10 <ifx_i2c_dl_send_frame+0x1c>
 8000c0a:	887b      	ldrh	r3, [r7, #2]
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d102      	bne.n	8000c16 <ifx_i2c_dl_send_frame+0x22>
    {
        return (IFX_I2C_STACK_ERROR);
 8000c10:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8000c14:	e01a      	b.n	8000c4c <ifx_i2c_dl_send_frame+0x58>
    }

    p_ctx->dl.state = DL_STATE_TX;
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	2202      	movs	r2, #2
 8000c1a:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    p_ctx->dl.retransmit_counter = 0;
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	2200      	movs	r2, #0
 8000c22:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
    p_ctx->dl.action_rx_only = 0;
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	2200      	movs	r2, #0
 8000c2a:	f883 2133 	strb.w	r2, [r3, #307]	@ 0x133
    p_ctx->dl.tx_buffer_size = frame_len;
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	887a      	ldrh	r2, [r7, #2]
 8000c32:	f8a3 212c 	strh.w	r2, [r3, #300]	@ 0x12c
    p_ctx->dl.data_poll_timeout = PL_TRANS_TIMEOUT_MS;
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	220a      	movs	r2, #10
 8000c3a:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128

    return (ifx_i2c_dl_send_frame_internal(p_ctx, frame_len, DL_FCTR_SEQCTR_VALUE_ACK, 0));
 8000c3e:	8879      	ldrh	r1, [r7, #2]
 8000c40:	2300      	movs	r3, #0
 8000c42:	2200      	movs	r2, #0
 8000c44:	6878      	ldr	r0, [r7, #4]
 8000c46:	f000 f88a 	bl	8000d5e <ifx_i2c_dl_send_frame_internal>
 8000c4a:	4603      	mov	r3, r0
}
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	3708      	adds	r7, #8
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}

08000c54 <ifx_i2c_dl_receive_frame>:

optiga_lib_status_t ifx_i2c_dl_receive_frame(ifx_i2c_context_t * p_ctx)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b082      	sub	sp, #8
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
    LOG_DL("[IFX-DL]: Start RX Frame\n");

    if (DL_STATE_IDLE != p_ctx->dl.state)
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8000c62:	2b01      	cmp	r3, #1
 8000c64:	d002      	beq.n	8000c6c <ifx_i2c_dl_receive_frame+0x18>
    {
        return (IFX_I2C_STACK_ERROR);
 8000c66:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8000c6a:	e019      	b.n	8000ca0 <ifx_i2c_dl_receive_frame+0x4c>
    }

    // Set internal state
    p_ctx->dl.state = DL_STATE_RX;
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	2203      	movs	r2, #3
 8000c70:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    p_ctx->dl.retransmit_counter = 0;
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	2200      	movs	r2, #0
 8000c78:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
    p_ctx->dl.action_rx_only = 1;
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	2201      	movs	r2, #1
 8000c80:	f883 2133 	strb.w	r2, [r3, #307]	@ 0x133
    p_ctx->dl.frame_start_time = pal_os_timer_get_time_in_milliseconds();
 8000c84:	f005 fdc7 	bl	8006816 <pal_os_timer_get_time_in_milliseconds>
 8000c88:	4602      	mov	r2, r0
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
    p_ctx->dl.data_poll_timeout = TL_MAX_EXIT_TIMEOUT * DL_SEC_TO_MSECS;
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	4a05      	ldr	r2, [pc, #20]	@ (8000ca8 <ifx_i2c_dl_receive_frame+0x54>)
 8000c94:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128

    return (ifx_i2c_pl_receive_frame(p_ctx));
 8000c98:	6878      	ldr	r0, [r7, #4]
 8000c9a:	f000 fc2a 	bl	80014f2 <ifx_i2c_pl_receive_frame>
 8000c9e:	4603      	mov	r3, r0
}
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	3708      	adds	r7, #8
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bd80      	pop	{r7, pc}
 8000ca8:	0002bf20 	.word	0x0002bf20

08000cac <ifx_i2c_dl_calc_crc_byte>:

_STATIC_H uint16_t ifx_i2c_dl_calc_crc_byte(uint16_t seed, uint8_t byte)
{
 8000cac:	b480      	push	{r7}
 8000cae:	b085      	sub	sp, #20
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	460a      	mov	r2, r1
 8000cb6:	80fb      	strh	r3, [r7, #6]
 8000cb8:	4613      	mov	r3, r2
 8000cba:	717b      	strb	r3, [r7, #5]
    uint16_t h1;
    uint16_t h2;
    uint16_t h3;
    uint16_t h4;

    h1 = (seed ^ byte) & 0xFF;
 8000cbc:	797b      	ldrb	r3, [r7, #5]
 8000cbe:	b29a      	uxth	r2, r3
 8000cc0:	88fb      	ldrh	r3, [r7, #6]
 8000cc2:	4053      	eors	r3, r2
 8000cc4:	b29b      	uxth	r3, r3
 8000cc6:	b2db      	uxtb	r3, r3
 8000cc8:	81fb      	strh	r3, [r7, #14]
    h2 = h1 & 0x0F;
 8000cca:	89fb      	ldrh	r3, [r7, #14]
 8000ccc:	f003 030f 	and.w	r3, r3, #15
 8000cd0:	81bb      	strh	r3, [r7, #12]
    h3 = ((uint16_t)(h2 << 4)) ^ h1;
 8000cd2:	89bb      	ldrh	r3, [r7, #12]
 8000cd4:	011b      	lsls	r3, r3, #4
 8000cd6:	b29a      	uxth	r2, r3
 8000cd8:	89fb      	ldrh	r3, [r7, #14]
 8000cda:	4053      	eors	r3, r2
 8000cdc:	817b      	strh	r3, [r7, #10]
    h4 = h3 >> 4;
 8000cde:	897b      	ldrh	r3, [r7, #10]
 8000ce0:	091b      	lsrs	r3, r3, #4
 8000ce2:	813b      	strh	r3, [r7, #8]

    return ((uint16_t)((((uint16_t)((((uint16_t)(h3 << 1)) ^ h4) << 4)) ^ h2) << 3)) ^ h4 ^ (seed >> 8);
 8000ce4:	897b      	ldrh	r3, [r7, #10]
 8000ce6:	005b      	lsls	r3, r3, #1
 8000ce8:	b29a      	uxth	r2, r3
 8000cea:	893b      	ldrh	r3, [r7, #8]
 8000cec:	4053      	eors	r3, r2
 8000cee:	b29b      	uxth	r3, r3
 8000cf0:	011b      	lsls	r3, r3, #4
 8000cf2:	b29a      	uxth	r2, r3
 8000cf4:	89bb      	ldrh	r3, [r7, #12]
 8000cf6:	4053      	eors	r3, r2
 8000cf8:	b29b      	uxth	r3, r3
 8000cfa:	00db      	lsls	r3, r3, #3
 8000cfc:	b29a      	uxth	r2, r3
 8000cfe:	893b      	ldrh	r3, [r7, #8]
 8000d00:	4053      	eors	r3, r2
 8000d02:	b29a      	uxth	r2, r3
 8000d04:	88fb      	ldrh	r3, [r7, #6]
 8000d06:	0a1b      	lsrs	r3, r3, #8
 8000d08:	b29b      	uxth	r3, r3
 8000d0a:	4053      	eors	r3, r2
 8000d0c:	b29b      	uxth	r3, r3
}
 8000d0e:	4618      	mov	r0, r3
 8000d10:	3714      	adds	r7, #20
 8000d12:	46bd      	mov	sp, r7
 8000d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d18:	4770      	bx	lr

08000d1a <ifx_i2c_dl_calc_crc>:

_STATIC_H uint16_t ifx_i2c_dl_calc_crc(const uint8_t * p_data, uint16_t data_len)
{
 8000d1a:	b580      	push	{r7, lr}
 8000d1c:	b084      	sub	sp, #16
 8000d1e:	af00      	add	r7, sp, #0
 8000d20:	6078      	str	r0, [r7, #4]
 8000d22:	460b      	mov	r3, r1
 8000d24:	807b      	strh	r3, [r7, #2]
    uint16_t i;
    uint16_t crc = 0;
 8000d26:	2300      	movs	r3, #0
 8000d28:	81bb      	strh	r3, [r7, #12]

    for (i = 0; i < data_len; i++)
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	81fb      	strh	r3, [r7, #14]
 8000d2e:	e00d      	b.n	8000d4c <ifx_i2c_dl_calc_crc+0x32>
    {
        crc = ifx_i2c_dl_calc_crc_byte(crc, p_data[i]);
 8000d30:	89fb      	ldrh	r3, [r7, #14]
 8000d32:	687a      	ldr	r2, [r7, #4]
 8000d34:	4413      	add	r3, r2
 8000d36:	781a      	ldrb	r2, [r3, #0]
 8000d38:	89bb      	ldrh	r3, [r7, #12]
 8000d3a:	4611      	mov	r1, r2
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	f7ff ffb5 	bl	8000cac <ifx_i2c_dl_calc_crc_byte>
 8000d42:	4603      	mov	r3, r0
 8000d44:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < data_len; i++)
 8000d46:	89fb      	ldrh	r3, [r7, #14]
 8000d48:	3301      	adds	r3, #1
 8000d4a:	81fb      	strh	r3, [r7, #14]
 8000d4c:	89fa      	ldrh	r2, [r7, #14]
 8000d4e:	887b      	ldrh	r3, [r7, #2]
 8000d50:	429a      	cmp	r2, r3
 8000d52:	d3ed      	bcc.n	8000d30 <ifx_i2c_dl_calc_crc+0x16>
    }

    return (crc);
 8000d54:	89bb      	ldrh	r3, [r7, #12]
}
 8000d56:	4618      	mov	r0, r3
 8000d58:	3710      	adds	r7, #16
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}

08000d5e <ifx_i2c_dl_send_frame_internal>:

_STATIC_H optiga_lib_status_t ifx_i2c_dl_send_frame_internal(ifx_i2c_context_t * p_ctx,
                                                             uint16_t frame_len,
                                                             uint8_t seqctr_value,
                                                             uint8_t resend)
{
 8000d5e:	b580      	push	{r7, lr}
 8000d60:	b086      	sub	sp, #24
 8000d62:	af00      	add	r7, sp, #0
 8000d64:	6078      	str	r0, [r7, #4]
 8000d66:	4608      	mov	r0, r1
 8000d68:	4611      	mov	r1, r2
 8000d6a:	461a      	mov	r2, r3
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	807b      	strh	r3, [r7, #2]
 8000d70:	460b      	mov	r3, r1
 8000d72:	707b      	strb	r3, [r7, #1]
 8000d74:	4613      	mov	r3, r2
 8000d76:	703b      	strb	r3, [r7, #0]
    uint16_t crc;
    uint16_t ack_nr = p_ctx->dl.rx_seq_nr;
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 8000d7e:	82fb      	strh	r3, [r7, #22]
    uint8_t * p_buffer;

    LOG_DL("[IFX-DL]: TX Frame len %d\n", frame_len);
    // In case of sending a NACK the next frame is referenced
    if (DL_FCTR_SEQCTR_VALUE_NACK == seqctr_value)
 8000d80:	787b      	ldrb	r3, [r7, #1]
 8000d82:	2b01      	cmp	r3, #1
 8000d84:	d107      	bne.n	8000d96 <ifx_i2c_dl_send_frame_internal+0x38>
    {
        ack_nr = (p_ctx->dl.rx_seq_nr + 1) & DL_MAX_FRAME_NUM;
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 8000d8c:	3301      	adds	r3, #1
 8000d8e:	b29b      	uxth	r3, r3
 8000d90:	f003 0303 	and.w	r3, r3, #3
 8000d94:	82fb      	strh	r3, [r7, #22]
    }
    p_buffer = p_ctx->dl.p_tx_frame_buffer;
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 8000d9c:	613b      	str	r3, [r7, #16]
    if (DL_FCTR_SEQCTR_VALUE_RESYNC == seqctr_value)
 8000d9e:	787b      	ldrb	r3, [r7, #1]
 8000da0:	2b02      	cmp	r3, #2
 8000da2:	d105      	bne.n	8000db0 <ifx_i2c_dl_send_frame_internal+0x52>
    {
        ack_nr = 0;
 8000da4:	2300      	movs	r3, #0
 8000da6:	82fb      	strh	r3, [r7, #22]
        // Use rx buffer to send resync
        p_buffer = p_ctx->dl.p_rx_frame_buffer;
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8000dae:	613b      	str	r3, [r7, #16]
    }
    // Use tx buffer when discarding a frame and send nakc for later received frame
    if ((DL_FCTR_SEQCTR_VALUE_ACK == seqctr_value) && (DL_STATE_DISCARD == p_ctx->dl.state))
 8000db0:	787b      	ldrb	r3, [r7, #1]
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d108      	bne.n	8000dc8 <ifx_i2c_dl_send_frame_internal+0x6a>
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8000dbc:	2b09      	cmp	r3, #9
 8000dbe:	d103      	bne.n	8000dc8 <ifx_i2c_dl_send_frame_internal+0x6a>
    {
        p_buffer = p_ctx->dl.p_rx_frame_buffer;
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8000dc6:	613b      	str	r3, [r7, #16]
    }

    // Set sequence control value (ACK or NACK) and referenced frame number
    //lint --e{835} suppress "DL_FCTR_ACKNR_OFFSET macro is defined as 0x00 and is kept for future enhancements"
    p_buffer[0] = (uint8_t)(ack_nr << DL_FCTR_ACKNR_OFFSET);
 8000dc8:	8afb      	ldrh	r3, [r7, #22]
 8000dca:	b2da      	uxtb	r2, r3
 8000dcc:	693b      	ldr	r3, [r7, #16]
 8000dce:	701a      	strb	r2, [r3, #0]
    p_buffer[0] |= (uint8_t)(seqctr_value << DL_FCTR_SEQCTR_OFFSET);
 8000dd0:	693b      	ldr	r3, [r7, #16]
 8000dd2:	781a      	ldrb	r2, [r3, #0]
 8000dd4:	787b      	ldrb	r3, [r7, #1]
 8000dd6:	015b      	lsls	r3, r3, #5
 8000dd8:	b2db      	uxtb	r3, r3
 8000dda:	4313      	orrs	r3, r2
 8000ddc:	b2da      	uxtb	r2, r3
 8000dde:	693b      	ldr	r3, [r7, #16]
 8000de0:	701a      	strb	r2, [r3, #0]

    if (0 != frame_len) // Data frame
 8000de2:	887b      	ldrh	r3, [r7, #2]
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d022      	beq.n	8000e2e <ifx_i2c_dl_send_frame_internal+0xd0>
    {
        // Increment and set frame transmit sequence number
        if ((0 == resend) || (0 != p_ctx->dl.resynced))
 8000de8:	783b      	ldrb	r3, [r7, #0]
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d004      	beq.n	8000df8 <ifx_i2c_dl_send_frame_internal+0x9a>
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	f893 3136 	ldrb.w	r3, [r3, #310]	@ 0x136
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d00a      	beq.n	8000e0e <ifx_i2c_dl_send_frame_internal+0xb0>
        {
            p_ctx->dl.tx_seq_nr = (p_ctx->dl.tx_seq_nr + 1) & DL_MAX_FRAME_NUM;
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 8000dfe:	3301      	adds	r3, #1
 8000e00:	b2db      	uxtb	r3, r3
 8000e02:	f003 0303 	and.w	r3, r3, #3
 8000e06:	b2da      	uxtb	r2, r3
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
        }
        p_buffer[0] |= (uint8_t)(p_ctx->dl.tx_seq_nr << DL_FCTR_FRNR_OFFSET);
 8000e0e:	693b      	ldr	r3, [r7, #16]
 8000e10:	781a      	ldrb	r2, [r3, #0]
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 8000e18:	009b      	lsls	r3, r3, #2
 8000e1a:	b2db      	uxtb	r3, r3
 8000e1c:	4313      	orrs	r3, r2
 8000e1e:	b2da      	uxtb	r2, r3
 8000e20:	693b      	ldr	r3, [r7, #16]
 8000e22:	701a      	strb	r2, [r3, #0]
        // Reset resync received
        p_ctx->dl.resynced = 0;
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	2200      	movs	r2, #0
 8000e28:	f883 2136 	strb.w	r2, [r3, #310]	@ 0x136
 8000e2c:	e006      	b.n	8000e3c <ifx_i2c_dl_send_frame_internal+0xde>
        OPTIGA_COMMS_LOG_MESSAGE(">>>>");
    }
    else // Control frame
    {
        p_buffer[0] |= DL_FCTR_FTYPE_MASK;
 8000e2e:	693b      	ldr	r3, [r7, #16]
 8000e30:	781b      	ldrb	r3, [r3, #0]
 8000e32:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000e36:	b2da      	uxtb	r2, r3
 8000e38:	693b      	ldr	r3, [r7, #16]
 8000e3a:	701a      	strb	r2, [r3, #0]
    }

    // Set frame length
    p_buffer[1] = (uint8_t)(frame_len >> 8);
 8000e3c:	887b      	ldrh	r3, [r7, #2]
 8000e3e:	0a1b      	lsrs	r3, r3, #8
 8000e40:	b29a      	uxth	r2, r3
 8000e42:	693b      	ldr	r3, [r7, #16]
 8000e44:	3301      	adds	r3, #1
 8000e46:	b2d2      	uxtb	r2, r2
 8000e48:	701a      	strb	r2, [r3, #0]
    p_buffer[2] = (uint8_t)frame_len;
 8000e4a:	693b      	ldr	r3, [r7, #16]
 8000e4c:	3302      	adds	r3, #2
 8000e4e:	887a      	ldrh	r2, [r7, #2]
 8000e50:	b2d2      	uxtb	r2, r2
 8000e52:	701a      	strb	r2, [r3, #0]

    // Calculate frame CRC
    crc = ifx_i2c_dl_calc_crc(p_buffer, 3 + frame_len);
 8000e54:	887b      	ldrh	r3, [r7, #2]
 8000e56:	3303      	adds	r3, #3
 8000e58:	b29b      	uxth	r3, r3
 8000e5a:	4619      	mov	r1, r3
 8000e5c:	6938      	ldr	r0, [r7, #16]
 8000e5e:	f7ff ff5c 	bl	8000d1a <ifx_i2c_dl_calc_crc>
 8000e62:	4603      	mov	r3, r0
 8000e64:	81fb      	strh	r3, [r7, #14]
    p_buffer[3 + frame_len] = (uint8_t) (crc >> 8);
 8000e66:	89fb      	ldrh	r3, [r7, #14]
 8000e68:	0a1b      	lsrs	r3, r3, #8
 8000e6a:	b29a      	uxth	r2, r3
 8000e6c:	887b      	ldrh	r3, [r7, #2]
 8000e6e:	3303      	adds	r3, #3
 8000e70:	4619      	mov	r1, r3
 8000e72:	693b      	ldr	r3, [r7, #16]
 8000e74:	440b      	add	r3, r1
 8000e76:	b2d2      	uxtb	r2, r2
 8000e78:	701a      	strb	r2, [r3, #0]
    p_buffer[4 + frame_len] = (uint8_t)crc;
 8000e7a:	887b      	ldrh	r3, [r7, #2]
 8000e7c:	3304      	adds	r3, #4
 8000e7e:	461a      	mov	r2, r3
 8000e80:	693b      	ldr	r3, [r7, #16]
 8000e82:	4413      	add	r3, r2
 8000e84:	89fa      	ldrh	r2, [r7, #14]
 8000e86:	b2d2      	uxtb	r2, r2
 8000e88:	701a      	strb	r2, [r3, #0]

    // Transmit frame
    OPTIGA_IFXI2C_LOG_TRANSMIT_HEX_DATA(p_buffer,DL_HEADER_SIZE + frame_len,p_ctx)
    return (ifx_i2c_pl_send_frame(p_ctx, p_buffer, DL_HEADER_SIZE + frame_len));
 8000e8a:	887b      	ldrh	r3, [r7, #2]
 8000e8c:	3305      	adds	r3, #5
 8000e8e:	b29b      	uxth	r3, r3
 8000e90:	461a      	mov	r2, r3
 8000e92:	6939      	ldr	r1, [r7, #16]
 8000e94:	6878      	ldr	r0, [r7, #4]
 8000e96:	f000 fb03 	bl	80014a0 <ifx_i2c_pl_send_frame>
 8000e9a:	4603      	mov	r3, r0
}
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	3718      	adds	r7, #24
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}

08000ea4 <ifx_i2c_dl_resync>:

_STATIC_H optiga_lib_status_t ifx_i2c_dl_resync(ifx_i2c_context_t * p_ctx)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b084      	sub	sp, #16
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
    optiga_lib_status_t api_status;
    // Reset tx and rx counters
    p_ctx->dl.tx_seq_nr = DL_MAX_FRAME_NUM;
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	2203      	movs	r2, #3
 8000eb0:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
    p_ctx->dl.rx_seq_nr = DL_MAX_FRAME_NUM;
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	2203      	movs	r2, #3
 8000eb8:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
    p_ctx->dl.resynced = 1;
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	2201      	movs	r2, #1
 8000ec0:	f883 2136 	strb.w	r2, [r3, #310]	@ 0x136
    LOG_DL("[IFX-DL]: Send Re-Sync Frame\n");
    p_ctx->dl.state = DL_STATE_RESEND;
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	2205      	movs	r2, #5
 8000ec8:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    api_status = ifx_i2c_dl_send_frame_internal(p_ctx, 0, DL_FCTR_SEQCTR_VALUE_RESYNC, 0);
 8000ecc:	2300      	movs	r3, #0
 8000ece:	2202      	movs	r2, #2
 8000ed0:	2100      	movs	r1, #0
 8000ed2:	6878      	ldr	r0, [r7, #4]
 8000ed4:	f7ff ff43 	bl	8000d5e <ifx_i2c_dl_send_frame_internal>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	81fb      	strh	r3, [r7, #14]
    return (api_status);
 8000edc:	89fb      	ldrh	r3, [r7, #14]
}
 8000ede:	4618      	mov	r0, r3
 8000ee0:	3710      	adds	r7, #16
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}
	...

08000ee8 <ifx_i2c_dl_resend_frame>:

_STATIC_H void ifx_i2c_dl_resend_frame(ifx_i2c_context_t * p_ctx, uint8_t seqctr_value)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b086      	sub	sp, #24
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
 8000ef0:	460b      	mov	r3, r1
 8000ef2:	70fb      	strb	r3, [r7, #3]
    optiga_lib_status_t status;
    // If exit timeout not violated
    uint32_t current_time_stamp = pal_os_timer_get_time_in_milliseconds();
 8000ef4:	f005 fc8f 	bl	8006816 <pal_os_timer_get_time_in_milliseconds>
 8000ef8:	60f8      	str	r0, [r7, #12]
    uint32_t time_stamp_diff = current_time_stamp - p_ctx->tl.api_start_time;
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8000f00:	68fa      	ldr	r2, [r7, #12]
 8000f02:	1ad3      	subs	r3, r2, r3
 8000f04:	613b      	str	r3, [r7, #16]

    if (p_ctx->tl.api_start_time > current_time_stamp)
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8000f0c:	68fa      	ldr	r2, [r7, #12]
 8000f0e:	429a      	cmp	r2, r3
 8000f10:	d205      	bcs.n	8000f1e <ifx_i2c_dl_resend_frame+0x36>
    {
        time_stamp_diff = (0xFFFFFFFF + (current_time_stamp - p_ctx->tl.api_start_time)) + 0x01;
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8000f18:	68fa      	ldr	r2, [r7, #12]
 8000f1a:	1ad3      	subs	r3, r2, r3
 8000f1c:	613b      	str	r3, [r7, #16]
    }
    if (time_stamp_diff < (TL_MAX_EXIT_TIMEOUT * DL_SEC_TO_MSECS))
 8000f1e:	693b      	ldr	r3, [r7, #16]
 8000f20:	4a1b      	ldr	r2, [pc, #108]	@ (8000f90 <ifx_i2c_dl_resend_frame+0xa8>)
 8000f22:	4293      	cmp	r3, r2
 8000f24:	d82c      	bhi.n	8000f80 <ifx_i2c_dl_resend_frame+0x98>
    {
        if (DL_TRANS_REPEAT == p_ctx->dl.retransmit_counter)
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 8000f2c:	2b03      	cmp	r3, #3
 8000f2e:	d109      	bne.n	8000f44 <ifx_i2c_dl_resend_frame+0x5c>
        {
            LOG_DL("[IFX-DL]: Re-Sync counters\n");
            p_ctx->dl.retransmit_counter = 0;
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	2200      	movs	r2, #0
 8000f34:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
            status = ifx_i2c_dl_resync(p_ctx);
 8000f38:	6878      	ldr	r0, [r7, #4]
 8000f3a:	f7ff ffb3 	bl	8000ea4 <ifx_i2c_dl_resync>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	82fb      	strh	r3, [r7, #22]
 8000f42:	e015      	b.n	8000f70 <ifx_i2c_dl_resend_frame+0x88>
        }
        else
        {
            LOG_DL("[IFX-DL]: Re-TX Frame\n");
            p_ctx->dl.retransmit_counter++;
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 8000f4a:	3301      	adds	r3, #1
 8000f4c:	b2da      	uxtb	r2, r3
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
            p_ctx->dl.state = DL_STATE_TX;
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	2202      	movs	r2, #2
 8000f58:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            status = ifx_i2c_dl_send_frame_internal(p_ctx, p_ctx->dl.tx_buffer_size, seqctr_value, 1);
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	f8b3 112c 	ldrh.w	r1, [r3, #300]	@ 0x12c
 8000f62:	78fa      	ldrb	r2, [r7, #3]
 8000f64:	2301      	movs	r3, #1
 8000f66:	6878      	ldr	r0, [r7, #4]
 8000f68:	f7ff fef9 	bl	8000d5e <ifx_i2c_dl_send_frame_internal>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	82fb      	strh	r3, [r7, #22]
        }
        // Handle error in above case by sending NACK
        if (IFX_I2C_STACK_SUCCESS != status)
 8000f70:	8afb      	ldrh	r3, [r7, #22]
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d008      	beq.n	8000f88 <ifx_i2c_dl_resend_frame+0xa0>
        {
            p_ctx->dl.state  = DL_STATE_NACK;
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	2206      	movs	r2, #6
 8000f7a:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    }
    else
    {
        p_ctx->dl.state = DL_STATE_ERROR;
    }
}
 8000f7e:	e003      	b.n	8000f88 <ifx_i2c_dl_resend_frame+0xa0>
        p_ctx->dl.state = DL_STATE_ERROR;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	2208      	movs	r2, #8
 8000f84:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
}
 8000f88:	bf00      	nop
 8000f8a:	3718      	adds	r7, #24
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	0002bf1f 	.word	0x0002bf1f

08000f94 <ifx_i2c_pl_event_handler>:

_STATIC_H void ifx_i2c_pl_event_handler(ifx_i2c_context_t * p_ctx,
                                        optiga_lib_status_t event,
                                        const uint8_t * p_data,
                                        uint16_t data_len)
{
 8000f94:	b590      	push	{r4, r7, lr}
 8000f96:	b089      	sub	sp, #36	@ 0x24
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	60f8      	str	r0, [r7, #12]
 8000f9c:	607a      	str	r2, [r7, #4]
 8000f9e:	461a      	mov	r2, r3
 8000fa0:	460b      	mov	r3, r1
 8000fa2:	817b      	strh	r3, [r7, #10]
 8000fa4:	4613      	mov	r3, r2
 8000fa6:	813b      	strh	r3, [r7, #8]
    uint8_t fctr = 0;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	757b      	strb	r3, [r7, #21]
    uint8_t fr_nr = 0;
 8000fac:	2300      	movs	r3, #0
 8000fae:	77fb      	strb	r3, [r7, #31]
    uint8_t ack_nr = 0;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	77bb      	strb	r3, [r7, #30]
    uint8_t seqctr = 0;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	777b      	strb	r3, [r7, #29]
    uint8_t current_event;
    uint8_t ftype = 0;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	753b      	strb	r3, [r7, #20]
    uint8_t continue_state_machine = TRUE;
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	773b      	strb	r3, [r7, #28]
    uint16_t packet_len = 0;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	837b      	strh	r3, [r7, #26]
    uint16_t crc_received = 0;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	833b      	strh	r3, [r7, #24]
    uint16_t crc_calculated = 0;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	82fb      	strh	r3, [r7, #22]
    LOG_DL("[IFX-DL]: #Enter DL Handler\n");
    do
    {
        if ((IFX_I2C_FATAL_ERROR == event) && (DL_STATE_IDLE != p_ctx->dl.state))
 8000fcc:	897b      	ldrh	r3, [r7, #10]
 8000fce:	f5b3 7f83 	cmp.w	r3, #262	@ 0x106
 8000fd2:	d108      	bne.n	8000fe6 <ifx_i2c_pl_event_handler+0x52>
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8000fda:	2b01      	cmp	r3, #1
 8000fdc:	d003      	beq.n	8000fe6 <ifx_i2c_pl_event_handler+0x52>
        {    // Exit in case of fatal error
            LOG_DL("[IFX-DL]: Fatal error received\n");
            p_ctx->dl.state = DL_STATE_ERROR;
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	2208      	movs	r2, #8
 8000fe2:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
        }
        switch (p_ctx->dl.state)
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8000fec:	3b01      	subs	r3, #1
 8000fee:	2b0a      	cmp	r3, #10
 8000ff0:	f200 81ed 	bhi.w	80013ce <ifx_i2c_pl_event_handler+0x43a>
 8000ff4:	a201      	add	r2, pc, #4	@ (adr r2, 8000ffc <ifx_i2c_pl_event_handler+0x68>)
 8000ff6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ffa:	bf00      	nop
 8000ffc:	08001029 	.word	0x08001029
 8001000:	0800104f 	.word	0x0800104f
 8001004:	08001091 	.word	0x08001091
 8001008:	080012e3 	.word	0x080012e3
 800100c:	08001365 	.word	0x08001365
 8001010:	0800134b 	.word	0x0800134b
 8001014:	080013cf 	.word	0x080013cf
 8001018:	0800137d 	.word	0x0800137d
 800101c:	080012cf 	.word	0x080012cf
 8001020:	0800113d 	.word	0x0800113d
 8001024:	0800120d 	.word	0x0800120d
        {
            case DL_STATE_IDLE:
            {
                current_event = (event != IFX_I2C_STACK_SUCCESS) ? IFX_I2C_DL_EVENT_ERROR : IFX_I2C_DL_EVENT_TX_SUCCESS;
 8001028:	897b      	ldrh	r3, [r7, #10]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d001      	beq.n	8001032 <ifx_i2c_pl_event_handler+0x9e>
 800102e:	2301      	movs	r3, #1
 8001030:	e000      	b.n	8001034 <ifx_i2c_pl_event_handler+0xa0>
 8001032:	2302      	movs	r3, #2
 8001034:	74fb      	strb	r3, [r7, #19]
                continue_state_machine = FALSE;
 8001036:	2300      	movs	r3, #0
 8001038:	773b      	strb	r3, [r7, #28]
                p_ctx->dl.upper_layer_event_handler(p_ctx,current_event, 0, 0);
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	f8d3 4124 	ldr.w	r4, [r3, #292]	@ 0x124
 8001040:	7cfb      	ldrb	r3, [r7, #19]
 8001042:	b299      	uxth	r1, r3
 8001044:	2300      	movs	r3, #0
 8001046:	2200      	movs	r2, #0
 8001048:	68f8      	ldr	r0, [r7, #12]
 800104a:	47a0      	blx	r4
            }
            break;
 800104c:	e1cf      	b.n	80013ee <ifx_i2c_pl_event_handler+0x45a>
            case DL_STATE_TX:
            {
                // If writing a frame failed retry sending
                if (IFX_I2C_STACK_ERROR == event)
 800104e:	897b      	ldrh	r3, [r7, #10]
 8001050:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8001054:	d104      	bne.n	8001060 <ifx_i2c_pl_event_handler+0xcc>
                {
                    p_ctx->dl.state = DL_STATE_RESEND;
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	2205      	movs	r2, #5
 800105a:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 800105e:	e1c6      	b.n	80013ee <ifx_i2c_pl_event_handler+0x45a>
                }
                LOG_DL("[IFX-DL]: Frame Sent\n");
                // Transmission successful, start receiving frame
                p_ctx->dl.frame_start_time = pal_os_timer_get_time_in_milliseconds();
 8001060:	f005 fbd9 	bl	8006816 <pal_os_timer_get_time_in_milliseconds>
 8001064:	4602      	mov	r2, r0
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
                p_ctx->dl.state = DL_STATE_RX;
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	2203      	movs	r2, #3
 8001070:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                if (0 != ifx_i2c_pl_receive_frame(p_ctx))
 8001074:	68f8      	ldr	r0, [r7, #12]
 8001076:	f000 fa3c 	bl	80014f2 <ifx_i2c_pl_receive_frame>
 800107a:	4603      	mov	r3, r0
 800107c:	2b00      	cmp	r3, #0
 800107e:	d004      	beq.n	800108a <ifx_i2c_pl_event_handler+0xf6>
                {
                    p_ctx->dl.state  = DL_STATE_NACK;
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	2206      	movs	r2, #6
 8001084:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                else
                {
                    continue_state_machine = FALSE;
                }
            }
            break;
 8001088:	e1b1      	b.n	80013ee <ifx_i2c_pl_event_handler+0x45a>
                    continue_state_machine = FALSE;
 800108a:	2300      	movs	r3, #0
 800108c:	773b      	strb	r3, [r7, #28]
            break;
 800108e:	e1ae      	b.n	80013ee <ifx_i2c_pl_event_handler+0x45a>
            case DL_STATE_RX:
            {
                if (IFX_I2C_STACK_ERROR == event)
 8001090:	897b      	ldrh	r3, [r7, #10]
 8001092:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8001096:	d104      	bne.n	80010a2 <ifx_i2c_pl_event_handler+0x10e>
                {    // If no frame was received retry sending
                    p_ctx->dl.state = DL_STATE_RESEND;
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	2205      	movs	r2, #5
 800109c:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 80010a0:	e1a5      	b.n	80013ee <ifx_i2c_pl_event_handler+0x45a>
                }
                // Received frame from device, start analyzing
                LOG_DL("[IFX-DL]: Received Frame of length %d\n",data_len);

                if (data_len < DL_HEADER_SIZE)
 80010a2:	893b      	ldrh	r3, [r7, #8]
 80010a4:	2b04      	cmp	r3, #4
 80010a6:	d804      	bhi.n	80010b2 <ifx_i2c_pl_event_handler+0x11e>
                {    // Received length is less than minimum size
                    LOG_DL("[IFX-DL]: received data_len < DL_HEADER_SIZE\n");
                    p_ctx->dl.state  = DL_STATE_NACK;
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	2206      	movs	r2, #6
 80010ac:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 80010b0:	e19d      	b.n	80013ee <ifx_i2c_pl_event_handler+0x45a>
                }
                // Check transmit frame sequence number
                fctr = p_data[0];
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	781b      	ldrb	r3, [r3, #0]
 80010b6:	757b      	strb	r3, [r7, #21]
                ftype = (fctr & DL_FCTR_FTYPE_MASK) >> DL_FCTR_FTYPE_OFFSET;
 80010b8:	7d7b      	ldrb	r3, [r7, #21]
 80010ba:	09db      	lsrs	r3, r3, #7
 80010bc:	753b      	strb	r3, [r7, #20]
                seqctr = (fctr & DL_FCTR_SEQCTR_MASK) >> DL_FCTR_SEQCTR_OFFSET;
 80010be:	7d7b      	ldrb	r3, [r7, #21]
 80010c0:	115b      	asrs	r3, r3, #5
 80010c2:	b2db      	uxtb	r3, r3
 80010c4:	f003 0303 	and.w	r3, r3, #3
 80010c8:	777b      	strb	r3, [r7, #29]
                //lint --e{835} suppress "DL_FCTR_ACKNR_OFFSET is defined as 0x00 and is kept for future enhancements"
                ack_nr = (fctr & DL_FCTR_ACKNR_MASK) >> DL_FCTR_ACKNR_OFFSET;
 80010ca:	7d7b      	ldrb	r3, [r7, #21]
 80010cc:	f003 0303 	and.w	r3, r3, #3
 80010d0:	77bb      	strb	r3, [r7, #30]
                fr_nr = (fctr & DL_FCTR_FRNR_MASK) >> DL_FCTR_FRNR_OFFSET;
 80010d2:	7d7b      	ldrb	r3, [r7, #21]
 80010d4:	109b      	asrs	r3, r3, #2
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	f003 0303 	and.w	r3, r3, #3
 80010dc:	77fb      	strb	r3, [r7, #31]
                packet_len = (p_data[1] << 8) | p_data[2];
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	3301      	adds	r3, #1
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	021b      	lsls	r3, r3, #8
 80010e6:	b21a      	sxth	r2, r3
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	3302      	adds	r3, #2
 80010ec:	781b      	ldrb	r3, [r3, #0]
 80010ee:	b21b      	sxth	r3, r3
 80010f0:	4313      	orrs	r3, r2
 80010f2:	b21b      	sxth	r3, r3
 80010f4:	837b      	strh	r3, [r7, #26]

                // Check frame CRC value
                crc_received = (p_data[data_len - 2] << 8) | p_data[data_len - 1];
 80010f6:	893b      	ldrh	r3, [r7, #8]
 80010f8:	3b02      	subs	r3, #2
 80010fa:	687a      	ldr	r2, [r7, #4]
 80010fc:	4413      	add	r3, r2
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	021b      	lsls	r3, r3, #8
 8001102:	b21a      	sxth	r2, r3
 8001104:	893b      	ldrh	r3, [r7, #8]
 8001106:	3b01      	subs	r3, #1
 8001108:	6879      	ldr	r1, [r7, #4]
 800110a:	440b      	add	r3, r1
 800110c:	781b      	ldrb	r3, [r3, #0]
 800110e:	b21b      	sxth	r3, r3
 8001110:	4313      	orrs	r3, r2
 8001112:	b21b      	sxth	r3, r3
 8001114:	833b      	strh	r3, [r7, #24]
                crc_calculated = ifx_i2c_dl_calc_crc(p_data, data_len - 2);
 8001116:	893b      	ldrh	r3, [r7, #8]
 8001118:	3b02      	subs	r3, #2
 800111a:	b29b      	uxth	r3, r3
 800111c:	4619      	mov	r1, r3
 800111e:	6878      	ldr	r0, [r7, #4]
 8001120:	f7ff fdfb 	bl	8000d1a <ifx_i2c_dl_calc_crc>
 8001124:	4603      	mov	r3, r0
 8001126:	82fb      	strh	r3, [r7, #22]
                p_ctx->dl.state = (ftype == DL_FCTR_VALUE_CONTROL_FRAME) ? DL_STATE_RX_CF : DL_STATE_RX_DF;
 8001128:	7d3b      	ldrb	r3, [r7, #20]
 800112a:	2b01      	cmp	r3, #1
 800112c:	d101      	bne.n	8001132 <ifx_i2c_pl_event_handler+0x19e>
 800112e:	220b      	movs	r2, #11
 8001130:	e000      	b.n	8001134 <ifx_i2c_pl_event_handler+0x1a0>
 8001132:	220a      	movs	r2, #10
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            }
            break;
 800113a:	e158      	b.n	80013ee <ifx_i2c_pl_event_handler+0x45a>
            case DL_STATE_RX_DF:
            {
                LOG_DL("[IFX-DL]: Data Frame Received\n");
                if ((crc_received != crc_calculated) || (0 == packet_len) ||
 800113c:	8b3a      	ldrh	r2, [r7, #24]
 800113e:	8afb      	ldrh	r3, [r7, #22]
 8001140:	429a      	cmp	r2, r3
 8001142:	d10d      	bne.n	8001160 <ifx_i2c_pl_event_handler+0x1cc>
 8001144:	8b7b      	ldrh	r3, [r7, #26]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d00a      	beq.n	8001160 <ifx_i2c_pl_event_handler+0x1cc>
                    (data_len != (DL_HEADER_SIZE + packet_len)) || (DL_FCTR_SEQCTR_VALUE_RFU == seqctr) ||
 800114a:	893a      	ldrh	r2, [r7, #8]
 800114c:	8b7b      	ldrh	r3, [r7, #26]
 800114e:	3305      	adds	r3, #5
                if ((crc_received != crc_calculated) || (0 == packet_len) ||
 8001150:	429a      	cmp	r2, r3
 8001152:	d105      	bne.n	8001160 <ifx_i2c_pl_event_handler+0x1cc>
                    (data_len != (DL_HEADER_SIZE + packet_len)) || (DL_FCTR_SEQCTR_VALUE_RFU == seqctr) ||
 8001154:	7f7b      	ldrb	r3, [r7, #29]
 8001156:	2b03      	cmp	r3, #3
 8001158:	d002      	beq.n	8001160 <ifx_i2c_pl_event_handler+0x1cc>
 800115a:	7f7b      	ldrb	r3, [r7, #29]
 800115c:	2b02      	cmp	r3, #2
 800115e:	d104      	bne.n	800116a <ifx_i2c_pl_event_handler+0x1d6>
                    (DL_FCTR_SEQCTR_VALUE_RESYNC == seqctr))
                {
                    // CRC,Length of data frame is 0/ SEQCTR has RFU/Re-sync in Data frame
                    LOG_DL("[IFX-DL]: NACK for CRC error,Data frame length is not correct,RFU in SEQCTR\n");
                    p_ctx->dl.state  = DL_STATE_NACK;
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	2206      	movs	r2, #6
 8001164:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 8001168:	e141      	b.n	80013ee <ifx_i2c_pl_event_handler+0x45a>
                }
                if (fr_nr != ((p_ctx->dl.rx_seq_nr + 1) & DL_MAX_FRAME_NUM))
 800116a:	7ffa      	ldrb	r2, [r7, #31]
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 8001172:	3301      	adds	r3, #1
 8001174:	f003 0303 	and.w	r3, r3, #3
 8001178:	429a      	cmp	r2, r3
 800117a:	d00c      	beq.n	8001196 <ifx_i2c_pl_event_handler+0x202>
                {
                    LOG_DL("[IFX-DL]: Data frame number not expected\n");
                    p_ctx->dl.state  = DL_STATE_DISCARD;
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	2209      	movs	r2, #9
 8001180:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    continue_state_machine = FALSE;
 8001184:	2300      	movs	r3, #0
 8001186:	773b      	strb	r3, [r7, #28]
                    //lint --e{534} suppress "Error handling is not required so return value is not checked"
                    ifx_i2c_dl_send_frame_internal(p_ctx, 0, DL_FCTR_SEQCTR_VALUE_ACK, 0);
 8001188:	2300      	movs	r3, #0
 800118a:	2200      	movs	r2, #0
 800118c:	2100      	movs	r1, #0
 800118e:	68f8      	ldr	r0, [r7, #12]
 8001190:	f7ff fde5 	bl	8000d5e <ifx_i2c_dl_send_frame_internal>
                    break;
 8001194:	e12b      	b.n	80013ee <ifx_i2c_pl_event_handler+0x45a>
                }
                if (ack_nr != p_ctx->dl.tx_seq_nr)
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 800119c:	7fba      	ldrb	r2, [r7, #30]
 800119e:	429a      	cmp	r2, r3
 80011a0:	d004      	beq.n	80011ac <ifx_i2c_pl_event_handler+0x218>
                {
                    // ack number error
                    LOG_DL("[IFX-DL]: Error in ack number\n");
                    //lint --e{534} suppress "Error handling is not required so return value is not checked"
                    p_ctx->dl.state = DL_STATE_DISCARD;
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	2209      	movs	r2, #9
 80011a6:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 80011aa:	e120      	b.n	80013ee <ifx_i2c_pl_event_handler+0x45a>
                }
                if (DL_FCTR_SEQCTR_VALUE_NACK == seqctr)
 80011ac:	7f7b      	ldrb	r3, [r7, #29]
 80011ae:	2b01      	cmp	r3, #1
 80011b0:	d104      	bne.n	80011bc <ifx_i2c_pl_event_handler+0x228>
                {
                    // NACK for transmitted frame
                    LOG_DL("[IFX-DL]: NACK received in data frame\n");
                    p_ctx->dl.state = DL_STATE_RESEND;
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	2205      	movs	r2, #5
 80011b6:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 80011ba:	e118      	b.n	80013ee <ifx_i2c_pl_event_handler+0x45a>
                }
                p_ctx->dl.rx_seq_nr = (p_ctx->dl.rx_seq_nr + 1) & DL_MAX_FRAME_NUM;
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 80011c2:	3301      	adds	r3, #1
 80011c4:	b2db      	uxtb	r3, r3
 80011c6:	f003 0303 	and.w	r3, r3, #3
 80011ca:	b2da      	uxtb	r2, r3
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
                memcpy(p_ctx->dl.p_rx_frame_buffer, p_data, data_len);
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 80011d8:	893a      	ldrh	r2, [r7, #8]
 80011da:	6879      	ldr	r1, [r7, #4]
 80011dc:	4618      	mov	r0, r3
 80011de:	f00b fab0 	bl	800c742 <memcpy>
                p_ctx->dl.rx_buffer_size = data_len;
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	893a      	ldrh	r2, [r7, #8]
 80011e6:	f8a3 212e 	strh.w	r2, [r3, #302]	@ 0x12e

                // Send control frame to acknowledge reception of this data frame
                LOG_DL("[IFX-DL]: Read Data Frame -> Send ACK\n");
                p_ctx->dl.retransmit_counter = 0;
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	2200      	movs	r2, #0
 80011ee:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
                p_ctx->dl.state = DL_STATE_ACK;
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	2204      	movs	r2, #4
 80011f6:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                continue_state_machine = FALSE;
 80011fa:	2300      	movs	r3, #0
 80011fc:	773b      	strb	r3, [r7, #28]

                OPTIGA_COMMS_LOG_MESSAGE("<<<<");\
                OPTIGA_IFXI2C_LOG_RECEIVE_HEX_DATA(p_data,data_len,p_ctx);
                //lint --e{534} suppress "Error handling is not required so return value is not checked"
                ifx_i2c_dl_send_frame_internal(p_ctx, 0, DL_FCTR_SEQCTR_VALUE_ACK, 0);
 80011fe:	2300      	movs	r3, #0
 8001200:	2200      	movs	r2, #0
 8001202:	2100      	movs	r1, #0
 8001204:	68f8      	ldr	r0, [r7, #12]
 8001206:	f7ff fdaa 	bl	8000d5e <ifx_i2c_dl_send_frame_internal>
            }
            break;
 800120a:	e0f0      	b.n	80013ee <ifx_i2c_pl_event_handler+0x45a>
            {
                LOG_DL("[IFX-DL]: Control Frame Received\n");
                // Except Re-Sync, Discard Control frame when in receiver mode
                // Discard Re-Sync in transmission mode
                //lint --e{514} suppress "Refer the above comment for the explaination of this check"
                if ((p_ctx->dl.action_rx_only) ^ (DL_FCTR_SEQCTR_VALUE_RESYNC == seqctr))
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	f893 3133 	ldrb.w	r3, [r3, #307]	@ 0x133
 8001212:	461a      	mov	r2, r3
 8001214:	7f7b      	ldrb	r3, [r7, #29]
 8001216:	2b02      	cmp	r3, #2
 8001218:	bf0c      	ite	eq
 800121a:	2301      	moveq	r3, #1
 800121c:	2300      	movne	r3, #0
 800121e:	b2db      	uxtb	r3, r3
 8001220:	429a      	cmp	r2, r3
 8001222:	d004      	beq.n	800122e <ifx_i2c_pl_event_handler+0x29a>
                {
                    //If control frame already received for data frame, ignore any received control frame
                    LOG_DL("[IFX-DL]: CF in receiver mode,Discard\n");
                    p_ctx->dl.state = DL_STATE_DISCARD;
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	2209      	movs	r2, #9
 8001228:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 800122c:	e0df      	b.n	80013ee <ifx_i2c_pl_event_handler+0x45a>
                }
                if (crc_received != crc_calculated)
 800122e:	8b3a      	ldrh	r2, [r7, #24]
 8001230:	8afb      	ldrh	r3, [r7, #22]
 8001232:	429a      	cmp	r2, r3
 8001234:	d004      	beq.n	8001240 <ifx_i2c_pl_event_handler+0x2ac>
                {
                    // Re-Transmit frame in case of CF CRC error
                    LOG_DL("[IFX-DL]: Retransmit frame for CF CRC error\n");
                    p_ctx->dl.state = DL_STATE_RESEND;
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	2205      	movs	r2, #5
 800123a:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 800123e:	e0d6      	b.n	80013ee <ifx_i2c_pl_event_handler+0x45a>
                }
                if ((data_len > DL_CONTROL_FRAME_LENGTH) || (0 != packet_len))
 8001240:	893b      	ldrh	r3, [r7, #8]
 8001242:	2b05      	cmp	r3, #5
 8001244:	d802      	bhi.n	800124c <ifx_i2c_pl_event_handler+0x2b8>
 8001246:	8b7b      	ldrh	r3, [r7, #26]
 8001248:	2b00      	cmp	r3, #0
 800124a:	d004      	beq.n	8001256 <ifx_i2c_pl_event_handler+0x2c2>
                {
                    // Control frame is more than 5/Control frame with non-zero FRNR/packet len is not 0
                    LOG_DL("[IFX-DL]: Errors in control frame\n");
                    p_ctx->dl.state = DL_STATE_DISCARD;
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	2209      	movs	r2, #9
 8001250:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 8001254:	e0cb      	b.n	80013ee <ifx_i2c_pl_event_handler+0x45a>
                }
                if (DL_FCTR_SEQCTR_VALUE_RESYNC == seqctr)
 8001256:	7f7b      	ldrb	r3, [r7, #29]
 8001258:	2b02      	cmp	r3, #2
 800125a:	d110      	bne.n	800127e <ifx_i2c_pl_event_handler+0x2ea>
                {    // Re-sync received
                    LOG_DL("[IFX-DL]: Re-Sync received\n");
                    p_ctx->dl.state = DL_STATE_DISCARD;
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	2209      	movs	r2, #9
 8001260:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    p_ctx->dl.resynced = 1;
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	2201      	movs	r2, #1
 8001268:	f883 2136 	strb.w	r2, [r3, #310]	@ 0x136
                    p_ctx->dl.tx_seq_nr = DL_MAX_FRAME_NUM;
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	2203      	movs	r2, #3
 8001270:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
                    p_ctx->dl.rx_seq_nr = DL_MAX_FRAME_NUM;
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	2203      	movs	r2, #3
 8001278:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
                    break;
 800127c:	e0b7      	b.n	80013ee <ifx_i2c_pl_event_handler+0x45a>
                }
                if ((0 != fr_nr) || (DL_FCTR_SEQCTR_VALUE_RFU == seqctr) || (ack_nr != p_ctx->dl.tx_seq_nr))
 800127e:	7ffb      	ldrb	r3, [r7, #31]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d108      	bne.n	8001296 <ifx_i2c_pl_event_handler+0x302>
 8001284:	7f7b      	ldrb	r3, [r7, #29]
 8001286:	2b03      	cmp	r3, #3
 8001288:	d005      	beq.n	8001296 <ifx_i2c_pl_event_handler+0x302>
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 8001290:	7fba      	ldrb	r2, [r7, #30]
 8001292:	429a      	cmp	r2, r3
 8001294:	d004      	beq.n	80012a0 <ifx_i2c_pl_event_handler+0x30c>
                {
                    // Control frame with non-zero FRNR/ ACK not received/ ack number != tx number
                    LOG_DL("[IFX-DL]: Errors in control frame\n");
                    p_ctx->dl.state = DL_STATE_DISCARD;
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	2209      	movs	r2, #9
 800129a:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 800129e:	e0a6      	b.n	80013ee <ifx_i2c_pl_event_handler+0x45a>
                }
                if (DL_FCTR_SEQCTR_VALUE_NACK == seqctr)
 80012a0:	7f7b      	ldrb	r3, [r7, #29]
 80012a2:	2b01      	cmp	r3, #1
 80012a4:	d104      	bne.n	80012b0 <ifx_i2c_pl_event_handler+0x31c>
                {
                    // NACK for transmitted frame
                    LOG_DL("[IFX-DL]: NACK received\n");
                    p_ctx->dl.state = DL_STATE_RESEND;
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	2205      	movs	r2, #5
 80012aa:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 80012ae:	e09e      	b.n	80013ee <ifx_i2c_pl_event_handler+0x45a>
                }

                LOG_DL("[IFX-DL]: ACK received\n");
                // Report frame reception to upper layer and go in idle state
                p_ctx->dl.state = DL_STATE_IDLE;
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	2201      	movs	r2, #1
 80012b4:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                continue_state_machine = FALSE;
 80012b8:	2300      	movs	r3, #0
 80012ba:	773b      	strb	r3, [r7, #28]
                p_ctx->dl.upper_layer_event_handler(p_ctx, IFX_I2C_DL_EVENT_TX_SUCCESS, 0, 0);
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	f8d3 4124 	ldr.w	r4, [r3, #292]	@ 0x124
 80012c2:	2300      	movs	r3, #0
 80012c4:	2200      	movs	r2, #0
 80012c6:	2102      	movs	r1, #2
 80012c8:	68f8      	ldr	r0, [r7, #12]
 80012ca:	47a0      	blx	r4
            }
            break;
 80012cc:	e08f      	b.n	80013ee <ifx_i2c_pl_event_handler+0x45a>
            case DL_STATE_DISCARD:
            {
                LOG_DL("[IFX-DL]: Discard frame\n");
                p_ctx->dl.state = DL_STATE_RX;
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	2203      	movs	r2, #3
 80012d2:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                continue_state_machine = FALSE;
 80012d6:	2300      	movs	r3, #0
 80012d8:	773b      	strb	r3, [r7, #28]
                //lint --e{534} suppress "Error handling is not required so return value is not checked"
                ifx_i2c_pl_receive_frame(p_ctx);
 80012da:	68f8      	ldr	r0, [r7, #12]
 80012dc:	f000 f909 	bl	80014f2 <ifx_i2c_pl_receive_frame>
            }
            break;
 80012e0:	e085      	b.n	80013ee <ifx_i2c_pl_event_handler+0x45a>
            case DL_STATE_ACK:
            {
                LOG_DL("[IFX-DL]: ACK sent\n");
                if (IFX_I2C_STACK_ERROR == event)
 80012e2:	897b      	ldrh	r3, [r7, #10]
 80012e4:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 80012e8:	d104      	bne.n	80012f4 <ifx_i2c_pl_event_handler+0x360>
                {
                    // If writing the ACK frame failed, Re-Send
                    LOG_DL("[IFX-DL]: Physical Layer error -> Resend ACK\n");
                    p_ctx->dl.state = DL_STATE_RESEND;
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	2205      	movs	r2, #5
 80012ee:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    break;
 80012f2:	e07c      	b.n	80013ee <ifx_i2c_pl_event_handler+0x45a>
                }
                // Control frame successful transmitted
                p_ctx->dl.state = DL_STATE_IDLE;
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	2201      	movs	r2, #1
 80012f8:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                continue_state_machine = FALSE;
 80012fc:	2300      	movs	r3, #0
 80012fe:	773b      	strb	r3, [r7, #28]
                if (0 != p_ctx->dl.action_rx_only)
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	f893 3133 	ldrb.w	r3, [r3, #307]	@ 0x133
 8001306:	2b00      	cmp	r3, #0
 8001308:	d00f      	beq.n	800132a <ifx_i2c_pl_event_handler+0x396>
                {
                    p_ctx->dl.upper_layer_event_handler(p_ctx,
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	f8d3 4124 	ldr.w	r4, [r3, #292]	@ 0x124
                                                        IFX_I2C_DL_EVENT_RX_SUCCESS,
                                                        p_ctx->dl.p_rx_frame_buffer + 3,
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8001316:	1cda      	adds	r2, r3, #3
                                                        p_ctx->dl.rx_buffer_size - DL_HEADER_SIZE);
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	f8b3 312e 	ldrh.w	r3, [r3, #302]	@ 0x12e
                    p_ctx->dl.upper_layer_event_handler(p_ctx,
 800131e:	3b05      	subs	r3, #5
 8001320:	b29b      	uxth	r3, r3
 8001322:	2104      	movs	r1, #4
 8001324:	68f8      	ldr	r0, [r7, #12]
 8001326:	47a0      	blx	r4
                                                        IFX_I2C_DL_EVENT_TX_SUCCESS | IFX_I2C_DL_EVENT_RX_SUCCESS,
                                                        p_ctx->dl.p_rx_frame_buffer + 3,
                                                        p_ctx->dl.rx_buffer_size - DL_HEADER_SIZE);
                }
            }
            break;
 8001328:	e061      	b.n	80013ee <ifx_i2c_pl_event_handler+0x45a>
                    p_ctx->dl.upper_layer_event_handler(p_ctx,
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	f8d3 4124 	ldr.w	r4, [r3, #292]	@ 0x124
                                                        p_ctx->dl.p_rx_frame_buffer + 3,
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8001336:	1cda      	adds	r2, r3, #3
                                                        p_ctx->dl.rx_buffer_size - DL_HEADER_SIZE);
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	f8b3 312e 	ldrh.w	r3, [r3, #302]	@ 0x12e
                    p_ctx->dl.upper_layer_event_handler(p_ctx,
 800133e:	3b05      	subs	r3, #5
 8001340:	b29b      	uxth	r3, r3
 8001342:	2106      	movs	r1, #6
 8001344:	68f8      	ldr	r0, [r7, #12]
 8001346:	47a0      	blx	r4
            break;
 8001348:	e051      	b.n	80013ee <ifx_i2c_pl_event_handler+0x45a>
            case DL_STATE_NACK:
            {
                // Sending NACK
                LOG_DL("[IFX-DL]: Sending NACK\n");
                p_ctx->dl.state = DL_STATE_TX;
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	2202      	movs	r2, #2
 800134e:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                continue_state_machine = FALSE;
 8001352:	2300      	movs	r3, #0
 8001354:	773b      	strb	r3, [r7, #28]
                //lint --e{534} suppress "Error handling is not required so return value is not checked"
                ifx_i2c_dl_send_frame_internal(p_ctx, 0, DL_FCTR_SEQCTR_VALUE_NACK, 0);
 8001356:	2300      	movs	r3, #0
 8001358:	2201      	movs	r2, #1
 800135a:	2100      	movs	r1, #0
 800135c:	68f8      	ldr	r0, [r7, #12]
 800135e:	f7ff fcfe 	bl	8000d5e <ifx_i2c_dl_send_frame_internal>
            }
            break;
 8001362:	e044      	b.n	80013ee <ifx_i2c_pl_event_handler+0x45a>
            case DL_STATE_RESEND:
            {
                //Resend frame
                ifx_i2c_dl_resend_frame(p_ctx, DL_FCTR_SEQCTR_VALUE_ACK);
 8001364:	2100      	movs	r1, #0
 8001366:	68f8      	ldr	r0, [r7, #12]
 8001368:	f7ff fdbe 	bl	8000ee8 <ifx_i2c_dl_resend_frame>
                if (DL_STATE_ERROR != p_ctx->dl.state)
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8001372:	2b08      	cmp	r3, #8
 8001374:	d03a      	beq.n	80013ec <ifx_i2c_pl_event_handler+0x458>
                {
                    continue_state_machine = FALSE;
 8001376:	2300      	movs	r3, #0
 8001378:	773b      	strb	r3, [r7, #28]
                }
            }
            break;
 800137a:	e037      	b.n	80013ec <ifx_i2c_pl_event_handler+0x458>
            case DL_STATE_ERROR:
            {
                if (0 == p_ctx->dl.resynced)
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	f893 3136 	ldrb.w	r3, [r3, #310]	@ 0x136
 8001382:	2b00      	cmp	r3, #0
 8001384:	d103      	bne.n	800138e <ifx_i2c_pl_event_handler+0x3fa>
                {
                    p_ctx->dl.error = 1;
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	2201      	movs	r2, #1
 800138a:	f883 2135 	strb.w	r2, [r3, #309]	@ 0x135
                }
                if (0 == p_ctx->dl.error)
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	f893 3135 	ldrb.w	r3, [r3, #309]	@ 0x135
 8001394:	2b00      	cmp	r3, #0
 8001396:	d10c      	bne.n	80013b2 <ifx_i2c_pl_event_handler+0x41e>
                {
                    LOG_DL("[IFX-DL]: Exit error after fatal error\n");
                    //After sending resync, inform upper layer
                    p_ctx->dl.state = DL_STATE_IDLE;
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	2201      	movs	r2, #1
 800139c:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    p_ctx->dl.upper_layer_event_handler(p_ctx, IFX_I2C_DL_EVENT_ERROR, 0, 0);
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	f8d3 4124 	ldr.w	r4, [r3, #292]	@ 0x124
 80013a6:	2300      	movs	r3, #0
 80013a8:	2200      	movs	r2, #0
 80013aa:	2101      	movs	r1, #1
 80013ac:	68f8      	ldr	r0, [r7, #12]
 80013ae:	47a0      	blx	r4
 80013b0:	e00a      	b.n	80013c8 <ifx_i2c_pl_event_handler+0x434>
                else
                {
                    LOG_DL("[IFX-DL]: Sending re-sync after fatal error\n");
                    // Send re-sync to slave on error
                    //lint --e{534} suppress "As this is last step, no effect of checking return code"
                    ifx_i2c_dl_resync(p_ctx);
 80013b2:	68f8      	ldr	r0, [r7, #12]
 80013b4:	f7ff fd76 	bl	8000ea4 <ifx_i2c_dl_resync>
                    p_ctx->dl.state = DL_STATE_ERROR;
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	2208      	movs	r2, #8
 80013bc:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    p_ctx->dl.error = 0;
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	2200      	movs	r2, #0
 80013c4:	f883 2135 	strb.w	r2, [r3, #309]	@ 0x135
                }
                continue_state_machine = FALSE;
 80013c8:	2300      	movs	r3, #0
 80013ca:	773b      	strb	r3, [r7, #28]
            }
            break;
 80013cc:	e00f      	b.n	80013ee <ifx_i2c_pl_event_handler+0x45a>
            default:
                LOG_DL("[IFX-DL]: Default condition occurred. Exiting with error\n");
                p_ctx->dl.state = DL_STATE_IDLE;
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	2201      	movs	r2, #1
 80013d2:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                p_ctx->dl.upper_layer_event_handler(p_ctx, IFX_I2C_DL_EVENT_ERROR, 0, 0);
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	f8d3 4124 	ldr.w	r4, [r3, #292]	@ 0x124
 80013dc:	2300      	movs	r3, #0
 80013de:	2200      	movs	r2, #0
 80013e0:	2101      	movs	r1, #1
 80013e2:	68f8      	ldr	r0, [r7, #12]
 80013e4:	47a0      	blx	r4
                continue_state_machine = FALSE;
 80013e6:	2300      	movs	r3, #0
 80013e8:	773b      	strb	r3, [r7, #28]
                break;
 80013ea:	e000      	b.n	80013ee <ifx_i2c_pl_event_handler+0x45a>
            break;
 80013ec:	bf00      	nop
        }
    } while (TRUE == continue_state_machine);
 80013ee:	7f3b      	ldrb	r3, [r7, #28]
 80013f0:	2b01      	cmp	r3, #1
 80013f2:	f43f adeb 	beq.w	8000fcc <ifx_i2c_pl_event_handler+0x38>
    LOG_DL("[IFX-DL]: #Exiting DL Handler\n");
}
 80013f6:	bf00      	nop
 80013f8:	bf00      	nop
 80013fa:	3724      	adds	r7, #36	@ 0x24
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd90      	pop	{r4, r7, pc}

08001400 <ifx_i2c_pl_init>:
_STATIC_H void ifx_i2c_pl_pal_slave_addr_event_handler(void * p_input_ctx, optiga_lib_status_t event);

/// @endcond

optiga_lib_status_t ifx_i2c_pl_init(ifx_i2c_context_t * p_ctx, ifx_i2c_event_handler_t handler)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b082      	sub	sp, #8
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
 8001408:	6039      	str	r1, [r7, #0]
    LOG_PL("[IFX-PL]: Init\n");

    p_ctx->pl.upper_layer_event_handler = handler;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	683a      	ldr	r2, [r7, #0]
 800140e:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c
    p_ctx->pl.frame_state = PL_STATE_UNINIT;
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	2200      	movs	r2, #0
 8001416:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
    p_ctx->pl.negotiate_state = PL_INIT_SET_FREQ_DEFAULT;
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	22bb      	movs	r2, #187	@ 0xbb
 800141e:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
    p_ctx->p_pal_i2c_ctx->slave_address = p_ctx->slave_address;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8001428:	687a      	ldr	r2, [r7, #4]
 800142a:	f892 24ba 	ldrb.w	r2, [r2, #1210]	@ 0x4ba
 800142e:	731a      	strb	r2, [r3, #12]
    p_ctx->p_pal_i2c_ctx->upper_layer_event_handler = (void *)ifx_i2c_pl_pal_event_handler;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8001436:	4a19      	ldr	r2, [pc, #100]	@ (800149c <ifx_i2c_pl_init+0x9c>)
 8001438:	609a      	str	r2, [r3, #8]
    p_ctx->pl.retry_counter = PL_POLLING_MAX_CNT;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	22c8      	movs	r2, #200	@ 0xc8
 800143e:	f8a3 2140 	strh.w	r2, [r3, #320]	@ 0x140
    if (TRUE == p_ctx->do_pal_init)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	f893 34bf 	ldrb.w	r3, [r3, #1215]	@ 0x4bf
 8001448:	2b01      	cmp	r3, #1
 800144a:	d10b      	bne.n	8001464 <ifx_i2c_pl_init+0x64>
    {
        // Initialize I2C driver
        if (PAL_STATUS_SUCCESS != pal_i2c_init(p_ctx->p_pal_i2c_ctx))
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8001452:	4618      	mov	r0, r3
 8001454:	f004 ff46 	bl	80062e4 <pal_i2c_init>
 8001458:	4603      	mov	r3, r0
 800145a:	2b00      	cmp	r3, #0
 800145c:	d002      	beq.n	8001464 <ifx_i2c_pl_init+0x64>
        {
            return (IFX_I2C_STACK_ERROR);
 800145e:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8001462:	e016      	b.n	8001492 <ifx_i2c_pl_init+0x92>
        }
    }
    // Set Physical Layer internal state
    if ((uint8_t)TRUE == p_ctx->pl.request_soft_reset)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	f893 3263 	ldrb.w	r3, [r3, #611]	@ 0x263
 800146a:	2b01      	cmp	r3, #1
 800146c:	d108      	bne.n	8001480 <ifx_i2c_pl_init+0x80>
    {
        //Set the soft reset request to initial state to read register
        p_ctx->pl.request_soft_reset = PL_INIT_GET_STATUS_REG;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	2299      	movs	r2, #153	@ 0x99
 8001472:	f883 2263 	strb.w	r2, [r3, #611]	@ 0x263
        p_ctx->pl.frame_state = PL_STATE_SOFT_RESET;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	2205      	movs	r2, #5
 800147a:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
 800147e:	e003      	b.n	8001488 <ifx_i2c_pl_init+0x88>
    }
    else
    {
        p_ctx->pl.frame_state = PL_STATE_INIT;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2201      	movs	r2, #1
 8001484:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
    }

    ifx_i2c_pl_frame_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS);
 8001488:	2100      	movs	r1, #0
 800148a:	6878      	ldr	r0, [r7, #4]
 800148c:	f000 fa84 	bl	8001998 <ifx_i2c_pl_frame_event_handler>

    return (IFX_I2C_STACK_SUCCESS);
 8001490:	2300      	movs	r3, #0
}
 8001492:	4618      	mov	r0, r3
 8001494:	3708      	adds	r7, #8
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	08001c81 	.word	0x08001c81

080014a0 <ifx_i2c_pl_send_frame>:

optiga_lib_status_t ifx_i2c_pl_send_frame(ifx_i2c_context_t * p_ctx, uint8_t * p_frame, uint16_t frame_len)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b084      	sub	sp, #16
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	60f8      	str	r0, [r7, #12]
 80014a8:	60b9      	str	r1, [r7, #8]
 80014aa:	4613      	mov	r3, r2
 80014ac:	80fb      	strh	r3, [r7, #6]
    // Physical Layer must be idle, set requested action
    if ((PL_STATE_INIT != p_ctx->pl.frame_state) && (PL_STATE_READY != p_ctx->pl.frame_state))
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 80014b4:	2b01      	cmp	r3, #1
 80014b6:	d007      	beq.n	80014c8 <ifx_i2c_pl_send_frame+0x28>
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 80014be:	2b02      	cmp	r3, #2
 80014c0:	d002      	beq.n	80014c8 <ifx_i2c_pl_send_frame+0x28>
    {
        return (IFX_I2C_STACK_ERROR);
 80014c2:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80014c6:	e010      	b.n	80014ea <ifx_i2c_pl_send_frame+0x4a>
    }
    p_ctx->pl.frame_action = PL_ACTION_WRITE_FRAME;
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	2201      	movs	r2, #1
 80014cc:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260

    // Store reference to frame for sending it later
    p_ctx->pl.p_tx_frame   = p_frame;
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	68ba      	ldr	r2, [r7, #8]
 80014d4:	f8c3 2138 	str.w	r2, [r3, #312]	@ 0x138
    p_ctx->pl.tx_frame_len = frame_len;
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	88fa      	ldrh	r2, [r7, #6]
 80014dc:	f8a3 2146 	strh.w	r2, [r3, #326]	@ 0x146

    ifx_i2c_pl_frame_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS);
 80014e0:	2100      	movs	r1, #0
 80014e2:	68f8      	ldr	r0, [r7, #12]
 80014e4:	f000 fa58 	bl	8001998 <ifx_i2c_pl_frame_event_handler>
    return (IFX_I2C_STACK_SUCCESS);
 80014e8:	2300      	movs	r3, #0
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	3710      	adds	r7, #16
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}

080014f2 <ifx_i2c_pl_receive_frame>:

optiga_lib_status_t ifx_i2c_pl_receive_frame(ifx_i2c_context_t * p_ctx)
{
 80014f2:	b580      	push	{r7, lr}
 80014f4:	b082      	sub	sp, #8
 80014f6:	af00      	add	r7, sp, #0
 80014f8:	6078      	str	r0, [r7, #4]
    // Physical Layer must be idle, set requested action
    if ((PL_STATE_INIT != p_ctx->pl.frame_state) && (PL_STATE_READY != p_ctx->pl.frame_state))
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8001500:	2b01      	cmp	r3, #1
 8001502:	d007      	beq.n	8001514 <ifx_i2c_pl_receive_frame+0x22>
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 800150a:	2b02      	cmp	r3, #2
 800150c:	d002      	beq.n	8001514 <ifx_i2c_pl_receive_frame+0x22>
    {
        return (IFX_I2C_STACK_ERROR);
 800150e:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8001512:	e008      	b.n	8001526 <ifx_i2c_pl_receive_frame+0x34>
    }
    p_ctx->pl.frame_action = PL_ACTION_READ_FRAME;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	2202      	movs	r2, #2
 8001518:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260

    ifx_i2c_pl_frame_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS);
 800151c:	2100      	movs	r1, #0
 800151e:	6878      	ldr	r0, [r7, #4]
 8001520:	f000 fa3a 	bl	8001998 <ifx_i2c_pl_frame_event_handler>
    return (IFX_I2C_STACK_SUCCESS);
 8001524:	2300      	movs	r3, #0
}
 8001526:	4618      	mov	r0, r3
 8001528:	3708      	adds	r7, #8
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}

0800152e <ifx_i2c_pl_read_register>:

    return (status);
}

_STATIC_H void ifx_i2c_pl_read_register(ifx_i2c_context_t * p_ctx, uint8_t reg_addr, uint16_t reg_len)
{
 800152e:	b580      	push	{r7, lr}
 8001530:	b082      	sub	sp, #8
 8001532:	af00      	add	r7, sp, #0
 8001534:	6078      	str	r0, [r7, #4]
 8001536:	460b      	mov	r3, r1
 8001538:	70fb      	strb	r3, [r7, #3]
 800153a:	4613      	mov	r3, r2
 800153c:	803b      	strh	r3, [r7, #0]
    LOG_PL("[IFX-PL]: Read register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address
    p_ctx->pl.buffer[0]     = reg_addr;
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	78fa      	ldrb	r2, [r7, #3]
 8001542:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
    p_ctx->pl.buffer_tx_len = 1;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	2201      	movs	r2, #1
 800154a:	f8a3 2142 	strh.w	r2, [r3, #322]	@ 0x142

    // Set low level interface variables and start transmission
    p_ctx->pl.buffer_rx_len   = reg_len;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	883a      	ldrh	r2, [r7, #0]
 8001552:	f8a3 2144 	strh.w	r2, [r3, #324]	@ 0x144
    p_ctx->pl.register_action = PL_ACTION_READ_REGISTER;
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	2201      	movs	r2, #1
 800155a:	f883 225e 	strb.w	r2, [r3, #606]	@ 0x25e
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	22c8      	movs	r2, #200	@ 0xc8
 8001562:	f8a3 2140 	strh.w	r2, [r3, #320]	@ 0x140
    p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	2201      	movs	r2, #1
 800156a:	f883 225f 	strb.w	r2, [r3, #607]	@ 0x25f

    //lint --e{534} suppress "This is the last statement of asynchronous function hence return value is not checked"
    pal_i2c_write(p_ctx->p_pal_i2c_ctx, p_ctx->pl.buffer, p_ctx->pl.buffer_tx_len);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	f8d3 0270 	ldr.w	r0, [r3, #624]	@ 0x270
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	f503 71a4 	add.w	r1, r3, #328	@ 0x148
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	f8b3 3142 	ldrh.w	r3, [r3, #322]	@ 0x142
 8001580:	461a      	mov	r2, r3
 8001582:	f004 fec5 	bl	8006310 <pal_i2c_write>
}
 8001586:	bf00      	nop
 8001588:	3708      	adds	r7, #8
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}

0800158e <ifx_i2c_pl_write_register>:

_STATIC_H void ifx_i2c_pl_write_register(ifx_i2c_context_t * p_ctx,
                                         uint8_t reg_addr,
                                         uint16_t reg_len,
                                         const uint8_t * p_content)
{
 800158e:	b580      	push	{r7, lr}
 8001590:	b084      	sub	sp, #16
 8001592:	af00      	add	r7, sp, #0
 8001594:	60f8      	str	r0, [r7, #12]
 8001596:	607b      	str	r3, [r7, #4]
 8001598:	460b      	mov	r3, r1
 800159a:	72fb      	strb	r3, [r7, #11]
 800159c:	4613      	mov	r3, r2
 800159e:	813b      	strh	r3, [r7, #8]
    LOG_PL("[IFX-PL]: Write register %x len %d\n", reg_addr, reg_len);

    // Prepare transmit buffer to write register address and content
    p_ctx->pl.buffer[0] = reg_addr;
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	7afa      	ldrb	r2, [r7, #11]
 80015a4:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
    memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 80015ae:	3301      	adds	r3, #1
 80015b0:	893a      	ldrh	r2, [r7, #8]
 80015b2:	6879      	ldr	r1, [r7, #4]
 80015b4:	4618      	mov	r0, r3
 80015b6:	f00b f8c4 	bl	800c742 <memcpy>
    p_ctx->pl.buffer_tx_len = 1 + reg_len;
 80015ba:	893b      	ldrh	r3, [r7, #8]
 80015bc:	3301      	adds	r3, #1
 80015be:	b29a      	uxth	r2, r3
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	f8a3 2142 	strh.w	r2, [r3, #322]	@ 0x142

    // Set Physical Layer low level interface variables and start transmission
    p_ctx->pl.register_action = PL_ACTION_WRITE_REGISTER;
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	2202      	movs	r2, #2
 80015ca:	f883 225e 	strb.w	r2, [r3, #606]	@ 0x25e
    p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	22c8      	movs	r2, #200	@ 0xc8
 80015d2:	f8a3 2140 	strh.w	r2, [r3, #320]	@ 0x140
    p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	2201      	movs	r2, #1
 80015da:	f883 225f 	strb.w	r2, [r3, #607]	@ 0x25f
    //lint --e{534} suppress "This is the last statement of asynchronous function hence return value is not checked"
    pal_i2c_write(p_ctx->p_pal_i2c_ctx, p_ctx->pl.buffer, p_ctx->pl.buffer_tx_len);
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	f8d3 0270 	ldr.w	r0, [r3, #624]	@ 0x270
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	f503 71a4 	add.w	r1, r3, #328	@ 0x148
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	f8b3 3142 	ldrh.w	r3, [r3, #322]	@ 0x142
 80015f0:	461a      	mov	r2, r3
 80015f2:	f004 fe8d 	bl	8006310 <pal_i2c_write>
}
 80015f6:	bf00      	nop
 80015f8:	3710      	adds	r7, #16
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}

080015fe <ifx_i2c_pl_status_poll_callback>:


_STATIC_H void ifx_i2c_pl_status_poll_callback(void * p_ctx)
{
 80015fe:	b580      	push	{r7, lr}
 8001600:	b082      	sub	sp, #8
 8001602:	af00      	add	r7, sp, #0
 8001604:	6078      	str	r0, [r7, #4]
    LOG_PL("[IFX-PL]: Status poll Timer elapsed  -> Read STATUS register\n");
    ifx_i2c_pl_read_register((ifx_i2c_context_t * )p_ctx, PL_REG_I2C_STATE, PL_REG_LEN_I2C_STATE);
 8001606:	2204      	movs	r2, #4
 8001608:	2182      	movs	r1, #130	@ 0x82
 800160a:	6878      	ldr	r0, [r7, #4]
 800160c:	f7ff ff8f 	bl	800152e <ifx_i2c_pl_read_register>
}
 8001610:	bf00      	nop
 8001612:	3708      	adds	r7, #8
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}

08001618 <ifx_i2c_pl_set_bit_rate>:

_STATIC_H optiga_lib_status_t ifx_i2c_pl_set_bit_rate(ifx_i2c_context_t * p_ctx, uint16_t bitrate)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b084      	sub	sp, #16
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
 8001620:	460b      	mov	r3, r1
 8001622:	807b      	strh	r3, [r7, #2]
    optiga_lib_status_t status;
    void* p_pal_ctx_upper_layer_handler;
    // Save upper layer context in pal
    p_pal_ctx_upper_layer_handler = p_ctx->p_pal_i2c_ctx->upper_layer_event_handler;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800162a:	689b      	ldr	r3, [r3, #8]
 800162c:	60bb      	str	r3, [r7, #8]
    // Pass context as NULL to avoid callback invocation
    p_ctx->p_pal_i2c_ctx->upper_layer_event_handler  = NULL;
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8001634:	2200      	movs	r2, #0
 8001636:	609a      	str	r2, [r3, #8]
    status = pal_i2c_set_bitrate(p_ctx->p_pal_i2c_ctx , bitrate);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800163e:	887a      	ldrh	r2, [r7, #2]
 8001640:	4611      	mov	r1, r2
 8001642:	4618      	mov	r0, r3
 8001644:	f004 fee0 	bl	8006408 <pal_i2c_set_bitrate>
 8001648:	4603      	mov	r3, r0
 800164a:	81fb      	strh	r3, [r7, #14]
    // Restore callback
    p_ctx->p_pal_i2c_ctx->upper_layer_event_handler  = p_pal_ctx_upper_layer_handler;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8001652:	68ba      	ldr	r2, [r7, #8]
 8001654:	609a      	str	r2, [r3, #8]
    if (PAL_I2C_EVENT_SUCCESS != status)
 8001656:	89fb      	ldrh	r3, [r7, #14]
 8001658:	2b00      	cmp	r3, #0
 800165a:	d019      	beq.n	8001690 <ifx_i2c_pl_set_bit_rate+0x78>
    {
        if (0 != (p_ctx->pl.retry_counter--))
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	f8b3 3140 	ldrh.w	r3, [r3, #320]	@ 0x140
 8001662:	1e5a      	subs	r2, r3, #1
 8001664:	b291      	uxth	r1, r2
 8001666:	687a      	ldr	r2, [r7, #4]
 8001668:	f8a2 1140 	strh.w	r1, [r2, #320]	@ 0x140
 800166c:	2b00      	cmp	r3, #0
 800166e:	d00b      	beq.n	8001688 <ifx_i2c_pl_set_bit_rate+0x70>
        {
            LOG_PL("[IFX-PL]: Set bit rate failed, Retry setting.\n");
            pal_os_event_register_callback_oneshot( p_ctx->pal_os_event_ctx,
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	f8d3 0284 	ldr.w	r0, [r3, #644]	@ 0x284
 8001676:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800167a:	687a      	ldr	r2, [r7, #4]
 800167c:	4908      	ldr	r1, [pc, #32]	@ (80016a0 <ifx_i2c_pl_set_bit_rate+0x88>)
 800167e:	f005 f815 	bl	80066ac <pal_os_event_register_callback_oneshot>
                                                    ifx_i2c_pl_negotiation_event_handler,
                                                   ((void * )p_ctx),
                                                   PL_POLLING_INVERVAL_US);
            status = IFX_I2C_STACK_BUSY;
 8001682:	2301      	movs	r3, #1
 8001684:	81fb      	strh	r3, [r7, #14]
 8001686:	e005      	b.n	8001694 <ifx_i2c_pl_set_bit_rate+0x7c>
        }
        else
        {
           status = IFX_I2C_STACK_ERROR;
 8001688:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800168c:	81fb      	strh	r3, [r7, #14]
 800168e:	e001      	b.n	8001694 <ifx_i2c_pl_set_bit_rate+0x7c>
        }
    }
    else
    {
        status = IFX_I2C_STACK_SUCCESS;
 8001690:	2300      	movs	r3, #0
 8001692:	81fb      	strh	r3, [r7, #14]
    }

    return (status);
 8001694:	89fb      	ldrh	r3, [r7, #14]

}
 8001696:	4618      	mov	r0, r3
 8001698:	3710      	adds	r7, #16
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	080016a5 	.word	0x080016a5

080016a4 <ifx_i2c_pl_negotiation_event_handler>:
_STATIC_H void ifx_i2c_pl_negotiation_event_handler(void * p_input_ctx)
{
 80016a4:	b590      	push	{r4, r7, lr}
 80016a6:	b08b      	sub	sp, #44	@ 0x2c
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
    optiga_lib_status_t event = (optiga_lib_status_t)IFX_I2C_STACK_ERROR;
 80016ac:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80016b0:	84fb      	strh	r3, [r7, #38]	@ 0x26
    uint8_t continue_negotiation;
    ifx_i2c_context_t * p_ctx = (ifx_i2c_context_t * )p_input_ctx;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	61bb      	str	r3, [r7, #24]
    uint8_t i2c_mode_value[2];
    uint8_t max_frame_size[2] = { (uint8_t)(p_ctx->frame_size >> 8), (uint8_t)(p_ctx->frame_size) };
 80016b6:	69bb      	ldr	r3, [r7, #24]
 80016b8:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 80016bc:	0a1b      	lsrs	r3, r3, #8
 80016be:	b29b      	uxth	r3, r3
 80016c0:	b2db      	uxtb	r3, r3
 80016c2:	733b      	strb	r3, [r7, #12]
 80016c4:	69bb      	ldr	r3, [r7, #24]
 80016c6:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 80016ca:	b2db      	uxtb	r3, r3
 80016cc:	737b      	strb	r3, [r7, #13]
    uint16_t buffer_len = 0;
 80016ce:	2300      	movs	r3, #0
 80016d0:	847b      	strh	r3, [r7, #34]	@ 0x22
    uint16_t slave_frequency;
    uint16_t slave_frame_len;
    uint8_t* p_buffer = NULL;
 80016d2:	2300      	movs	r3, #0
 80016d4:	61fb      	str	r3, [r7, #28]

    do
    {
        continue_negotiation = FALSE;
 80016d6:	2300      	movs	r3, #0
 80016d8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        LOG_PL("[IFX-PL]: Negotiation started\n");
        switch (p_ctx->pl.negotiate_state)
 80016dc:	69bb      	ldr	r3, [r7, #24]
 80016de:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 80016e2:	2bbb      	cmp	r3, #187	@ 0xbb
 80016e4:	d031      	beq.n	800174a <ifx_i2c_pl_negotiation_event_handler+0xa6>
 80016e6:	2bbb      	cmp	r3, #187	@ 0xbb
 80016e8:	f300 8145 	bgt.w	8001976 <ifx_i2c_pl_negotiation_event_handler+0x2d2>
 80016ec:	2baa      	cmp	r3, #170	@ 0xaa
 80016ee:	f000 812d 	beq.w	800194c <ifx_i2c_pl_negotiation_event_handler+0x2a8>
 80016f2:	2baa      	cmp	r3, #170	@ 0xaa
 80016f4:	f300 813f 	bgt.w	8001976 <ifx_i2c_pl_negotiation_event_handler+0x2d2>
 80016f8:	2b88      	cmp	r3, #136	@ 0x88
 80016fa:	f000 8103 	beq.w	8001904 <ifx_i2c_pl_negotiation_event_handler+0x260>
 80016fe:	2b88      	cmp	r3, #136	@ 0x88
 8001700:	f300 8139 	bgt.w	8001976 <ifx_i2c_pl_negotiation_event_handler+0x2d2>
 8001704:	2b77      	cmp	r3, #119	@ 0x77
 8001706:	f000 80c6 	beq.w	8001896 <ifx_i2c_pl_negotiation_event_handler+0x1f2>
 800170a:	2b77      	cmp	r3, #119	@ 0x77
 800170c:	f300 8133 	bgt.w	8001976 <ifx_i2c_pl_negotiation_event_handler+0x2d2>
 8001710:	2b66      	cmp	r3, #102	@ 0x66
 8001712:	f000 809d 	beq.w	8001850 <ifx_i2c_pl_negotiation_event_handler+0x1ac>
 8001716:	2b66      	cmp	r3, #102	@ 0x66
 8001718:	f300 812d 	bgt.w	8001976 <ifx_i2c_pl_negotiation_event_handler+0x2d2>
 800171c:	2b55      	cmp	r3, #85	@ 0x55
 800171e:	f000 808d 	beq.w	800183c <ifx_i2c_pl_negotiation_event_handler+0x198>
 8001722:	2b55      	cmp	r3, #85	@ 0x55
 8001724:	f300 8127 	bgt.w	8001976 <ifx_i2c_pl_negotiation_event_handler+0x2d2>
 8001728:	2b44      	cmp	r3, #68	@ 0x44
 800172a:	d040      	beq.n	80017ae <ifx_i2c_pl_negotiation_event_handler+0x10a>
 800172c:	2b44      	cmp	r3, #68	@ 0x44
 800172e:	f300 8122 	bgt.w	8001976 <ifx_i2c_pl_negotiation_event_handler+0x2d2>
 8001732:	2b33      	cmp	r3, #51	@ 0x33
 8001734:	d031      	beq.n	800179a <ifx_i2c_pl_negotiation_event_handler+0xf6>
 8001736:	2b33      	cmp	r3, #51	@ 0x33
 8001738:	f300 811d 	bgt.w	8001976 <ifx_i2c_pl_negotiation_event_handler+0x2d2>
 800173c:	2b11      	cmp	r3, #17
 800173e:	f000 80cb 	beq.w	80018d8 <ifx_i2c_pl_negotiation_event_handler+0x234>
 8001742:	2b22      	cmp	r3, #34	@ 0x22
 8001744:	f000 80d4 	beq.w	80018f0 <ifx_i2c_pl_negotiation_event_handler+0x24c>
                // Negotiation between master and slave is complete
                p_ctx->pl.upper_layer_event_handler(p_ctx,event, p_buffer, buffer_len);
            }
            break;
            default:
                break;
 8001748:	e115      	b.n	8001976 <ifx_i2c_pl_negotiation_event_handler+0x2d2>
                event = ifx_i2c_pl_set_bit_rate(p_input_ctx, PL_DEFAULT_FREQUENCY);
 800174a:	2164      	movs	r1, #100	@ 0x64
 800174c:	6878      	ldr	r0, [r7, #4]
 800174e:	f7ff ff63 	bl	8001618 <ifx_i2c_pl_set_bit_rate>
 8001752:	4603      	mov	r3, r0
 8001754:	84fb      	strh	r3, [r7, #38]	@ 0x26
                if (IFX_I2C_STACK_SUCCESS == event)
 8001756:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001758:	2b00      	cmp	r3, #0
 800175a:	d107      	bne.n	800176c <ifx_i2c_pl_negotiation_event_handler+0xc8>
                    p_ctx->pl.negotiate_state = PL_INIT_GET_FREQ_REG;
 800175c:	69bb      	ldr	r3, [r7, #24]
 800175e:	2233      	movs	r2, #51	@ 0x33
 8001760:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                    continue_negotiation = TRUE;
 8001764:	2301      	movs	r3, #1
 8001766:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
            break;
 800176a:	e106      	b.n	800197a <ifx_i2c_pl_negotiation_event_handler+0x2d6>
                else if (IFX_I2C_STACK_ERROR == event)
 800176c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800176e:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8001772:	f040 8102 	bne.w	800197a <ifx_i2c_pl_negotiation_event_handler+0x2d6>
                    p_ctx->pl.negotiate_state = PL_INIT_DONE;
 8001776:	69bb      	ldr	r3, [r7, #24]
 8001778:	22aa      	movs	r2, #170	@ 0xaa
 800177a:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                    p_buffer = NULL;
 800177e:	2300      	movs	r3, #0
 8001780:	61fb      	str	r3, [r7, #28]
                    buffer_len = 0;
 8001782:	2300      	movs	r3, #0
 8001784:	847b      	strh	r3, [r7, #34]	@ 0x22
                    pal_os_event_register_callback_oneshot(p_ctx->pal_os_event_ctx,(register_callback)ifx_i2c_pl_negotiation_event_handler,
 8001786:	69bb      	ldr	r3, [r7, #24]
 8001788:	f8d3 0284 	ldr.w	r0, [r3, #644]	@ 0x284
 800178c:	f642 63e0 	movw	r3, #12000	@ 0x2ee0
 8001790:	69ba      	ldr	r2, [r7, #24]
 8001792:	4980      	ldr	r1, [pc, #512]	@ (8001994 <ifx_i2c_pl_negotiation_event_handler+0x2f0>)
 8001794:	f004 ff8a 	bl	80066ac <pal_os_event_register_callback_oneshot>
            break;
 8001798:	e0ef      	b.n	800197a <ifx_i2c_pl_negotiation_event_handler+0x2d6>
                p_ctx->pl.negotiate_state = PL_INIT_SET_FREQ_REG;
 800179a:	69bb      	ldr	r3, [r7, #24]
 800179c:	2244      	movs	r2, #68	@ 0x44
 800179e:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                ifx_i2c_pl_read_register(p_ctx, PL_REG_MAX_SCL_FREQU, PL_REG_LEN_MAX_SCL_FREQU);
 80017a2:	2204      	movs	r2, #4
 80017a4:	2184      	movs	r1, #132	@ 0x84
 80017a6:	69b8      	ldr	r0, [r7, #24]
 80017a8:	f7ff fec1 	bl	800152e <ifx_i2c_pl_read_register>
            break;
 80017ac:	e0e8      	b.n	8001980 <ifx_i2c_pl_negotiation_event_handler+0x2dc>
                slave_frequency = (p_ctx->pl.buffer[2] << 8) | p_ctx->pl.buffer[3];
 80017ae:	69bb      	ldr	r3, [r7, #24]
 80017b0:	f893 314a 	ldrb.w	r3, [r3, #330]	@ 0x14a
 80017b4:	021b      	lsls	r3, r3, #8
 80017b6:	b21a      	sxth	r2, r3
 80017b8:	69bb      	ldr	r3, [r7, #24]
 80017ba:	f893 314b 	ldrb.w	r3, [r3, #331]	@ 0x14b
 80017be:	b21b      	sxth	r3, r3
 80017c0:	4313      	orrs	r3, r2
 80017c2:	b21b      	sxth	r3, r3
 80017c4:	82bb      	strh	r3, [r7, #20]
                i2c_mode_value[0] = PL_REG_I2C_MODE_PERSISTANT;
 80017c6:	2380      	movs	r3, #128	@ 0x80
 80017c8:	743b      	strb	r3, [r7, #16]
                if ((p_ctx->frequency > PL_SM_FM_MAX_FREQUENCY) && (slave_frequency <= PL_SM_FM_MAX_FREQUENCY))
 80017ca:	69bb      	ldr	r3, [r7, #24]
 80017cc:	f8b3 3288 	ldrh.w	r3, [r3, #648]	@ 0x288
 80017d0:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 80017d4:	d911      	bls.n	80017fa <ifx_i2c_pl_negotiation_event_handler+0x156>
 80017d6:	8abb      	ldrh	r3, [r7, #20]
 80017d8:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 80017dc:	d80d      	bhi.n	80017fa <ifx_i2c_pl_negotiation_event_handler+0x156>
                    i2c_mode_value[1] = PL_REG_I2C_MODE_FM_PLUS;
 80017de:	2304      	movs	r3, #4
 80017e0:	747b      	strb	r3, [r7, #17]
                    p_ctx->pl.negotiate_state = PL_INIT_READ_FREQ;
 80017e2:	69bb      	ldr	r3, [r7, #24]
 80017e4:	2255      	movs	r2, #85	@ 0x55
 80017e6:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                    ifx_i2c_pl_write_register(p_ctx, PL_REG_I2C_MODE, PL_REG_LEN_I2C_MODE, i2c_mode_value);
 80017ea:	f107 0310 	add.w	r3, r7, #16
 80017ee:	2202      	movs	r2, #2
 80017f0:	2189      	movs	r1, #137	@ 0x89
 80017f2:	69b8      	ldr	r0, [r7, #24]
 80017f4:	f7ff fecb 	bl	800158e <ifx_i2c_pl_write_register>
 80017f8:	e01f      	b.n	800183a <ifx_i2c_pl_negotiation_event_handler+0x196>
                else if ((p_ctx->frequency <= PL_SM_FM_MAX_FREQUENCY) && (slave_frequency > PL_SM_FM_MAX_FREQUENCY))
 80017fa:	69bb      	ldr	r3, [r7, #24]
 80017fc:	f8b3 3288 	ldrh.w	r3, [r3, #648]	@ 0x288
 8001800:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8001804:	d811      	bhi.n	800182a <ifx_i2c_pl_negotiation_event_handler+0x186>
 8001806:	8abb      	ldrh	r3, [r7, #20]
 8001808:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 800180c:	d90d      	bls.n	800182a <ifx_i2c_pl_negotiation_event_handler+0x186>
                    i2c_mode_value[1] = PL_REG_I2C_MODE_SM_FM;
 800180e:	2303      	movs	r3, #3
 8001810:	747b      	strb	r3, [r7, #17]
                    p_ctx->pl.negotiate_state = PL_INIT_READ_FREQ;
 8001812:	69bb      	ldr	r3, [r7, #24]
 8001814:	2255      	movs	r2, #85	@ 0x55
 8001816:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                    ifx_i2c_pl_write_register(p_ctx, PL_REG_I2C_MODE, PL_REG_LEN_I2C_MODE, i2c_mode_value);
 800181a:	f107 0310 	add.w	r3, r7, #16
 800181e:	2202      	movs	r2, #2
 8001820:	2189      	movs	r1, #137	@ 0x89
 8001822:	69b8      	ldr	r0, [r7, #24]
 8001824:	f7ff feb3 	bl	800158e <ifx_i2c_pl_write_register>
 8001828:	e007      	b.n	800183a <ifx_i2c_pl_negotiation_event_handler+0x196>
                    p_ctx->pl.negotiate_state = PL_INIT_VERIFY_FREQ;
 800182a:	69bb      	ldr	r3, [r7, #24]
 800182c:	2266      	movs	r2, #102	@ 0x66
 800182e:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                    continue_negotiation = TRUE;
 8001832:	2301      	movs	r3, #1
 8001834:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
            break;
 8001838:	e0a2      	b.n	8001980 <ifx_i2c_pl_negotiation_event_handler+0x2dc>
 800183a:	e0a1      	b.n	8001980 <ifx_i2c_pl_negotiation_event_handler+0x2dc>
                p_ctx->pl.negotiate_state = PL_INIT_VERIFY_FREQ;
 800183c:	69bb      	ldr	r3, [r7, #24]
 800183e:	2266      	movs	r2, #102	@ 0x66
 8001840:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                ifx_i2c_pl_read_register(p_ctx, PL_REG_MAX_SCL_FREQU, PL_REG_LEN_MAX_SCL_FREQU);
 8001844:	2204      	movs	r2, #4
 8001846:	2184      	movs	r1, #132	@ 0x84
 8001848:	69b8      	ldr	r0, [r7, #24]
 800184a:	f7ff fe70 	bl	800152e <ifx_i2c_pl_read_register>
            break;
 800184e:	e097      	b.n	8001980 <ifx_i2c_pl_negotiation_event_handler+0x2dc>
                slave_frequency = (p_ctx->pl.buffer[2] << 8) | p_ctx->pl.buffer[3];
 8001850:	69bb      	ldr	r3, [r7, #24]
 8001852:	f893 314a 	ldrb.w	r3, [r3, #330]	@ 0x14a
 8001856:	021b      	lsls	r3, r3, #8
 8001858:	b21a      	sxth	r2, r3
 800185a:	69bb      	ldr	r3, [r7, #24]
 800185c:	f893 314b 	ldrb.w	r3, [r3, #331]	@ 0x14b
 8001860:	b21b      	sxth	r3, r3
 8001862:	4313      	orrs	r3, r2
 8001864:	b21b      	sxth	r3, r3
 8001866:	82bb      	strh	r3, [r7, #20]
                if (p_ctx->frequency > slave_frequency)
 8001868:	69bb      	ldr	r3, [r7, #24]
 800186a:	f8b3 3288 	ldrh.w	r3, [r3, #648]	@ 0x288
 800186e:	8aba      	ldrh	r2, [r7, #20]
 8001870:	429a      	cmp	r2, r3
 8001872:	d208      	bcs.n	8001886 <ifx_i2c_pl_negotiation_event_handler+0x1e2>
                    p_buffer = NULL;
 8001874:	2300      	movs	r3, #0
 8001876:	61fb      	str	r3, [r7, #28]
                    buffer_len = 0;
 8001878:	2300      	movs	r3, #0
 800187a:	847b      	strh	r3, [r7, #34]	@ 0x22
                    p_ctx->pl.negotiate_state = PL_INIT_DONE;
 800187c:	69bb      	ldr	r3, [r7, #24]
 800187e:	22aa      	movs	r2, #170	@ 0xaa
 8001880:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 8001884:	e003      	b.n	800188e <ifx_i2c_pl_negotiation_event_handler+0x1ea>
                    p_ctx->pl.negotiate_state = PL_INIT_AGREE_FREQ;
 8001886:	69bb      	ldr	r3, [r7, #24]
 8001888:	2277      	movs	r2, #119	@ 0x77
 800188a:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                continue_negotiation = TRUE;
 800188e:	2301      	movs	r3, #1
 8001890:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
            break;
 8001894:	e074      	b.n	8001980 <ifx_i2c_pl_negotiation_event_handler+0x2dc>
                event = ifx_i2c_pl_set_bit_rate(p_input_ctx, p_ctx->frequency);
 8001896:	69bb      	ldr	r3, [r7, #24]
 8001898:	f8b3 3288 	ldrh.w	r3, [r3, #648]	@ 0x288
 800189c:	4619      	mov	r1, r3
 800189e:	6878      	ldr	r0, [r7, #4]
 80018a0:	f7ff feba 	bl	8001618 <ifx_i2c_pl_set_bit_rate>
 80018a4:	4603      	mov	r3, r0
 80018a6:	84fb      	strh	r3, [r7, #38]	@ 0x26
                if (IFX_I2C_STACK_SUCCESS == event)
 80018a8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d107      	bne.n	80018be <ifx_i2c_pl_negotiation_event_handler+0x21a>
                    p_ctx->pl.negotiate_state = PL_INIT_SET_DATA_REG_LEN;
 80018ae:	69bb      	ldr	r3, [r7, #24]
 80018b0:	2211      	movs	r2, #17
 80018b2:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                    continue_negotiation = TRUE;
 80018b6:	2301      	movs	r3, #1
 80018b8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
            break;
 80018bc:	e05f      	b.n	800197e <ifx_i2c_pl_negotiation_event_handler+0x2da>
                else if (IFX_I2C_STACK_ERROR == event)
 80018be:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80018c0:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 80018c4:	d15b      	bne.n	800197e <ifx_i2c_pl_negotiation_event_handler+0x2da>
                    p_ctx->pl.negotiate_state = PL_INIT_DONE;
 80018c6:	69bb      	ldr	r3, [r7, #24]
 80018c8:	22aa      	movs	r2, #170	@ 0xaa
 80018ca:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                    p_buffer = NULL;
 80018ce:	2300      	movs	r3, #0
 80018d0:	61fb      	str	r3, [r7, #28]
                    buffer_len = 0;
 80018d2:	2300      	movs	r3, #0
 80018d4:	847b      	strh	r3, [r7, #34]	@ 0x22
            break;
 80018d6:	e052      	b.n	800197e <ifx_i2c_pl_negotiation_event_handler+0x2da>
                p_ctx->pl.negotiate_state = PL_INIT_GET_DATA_REG_LEN;
 80018d8:	69bb      	ldr	r3, [r7, #24]
 80018da:	2222      	movs	r2, #34	@ 0x22
 80018dc:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                ifx_i2c_pl_write_register(p_ctx, PL_REG_DATA_REG_LEN, sizeof(max_frame_size), max_frame_size);
 80018e0:	f107 030c 	add.w	r3, r7, #12
 80018e4:	2202      	movs	r2, #2
 80018e6:	2181      	movs	r1, #129	@ 0x81
 80018e8:	69b8      	ldr	r0, [r7, #24]
 80018ea:	f7ff fe50 	bl	800158e <ifx_i2c_pl_write_register>
            break;
 80018ee:	e047      	b.n	8001980 <ifx_i2c_pl_negotiation_event_handler+0x2dc>
                p_ctx->pl.negotiate_state = PL_INIT_VERIFY_DATA_REG;
 80018f0:	69bb      	ldr	r3, [r7, #24]
 80018f2:	2288      	movs	r2, #136	@ 0x88
 80018f4:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                ifx_i2c_pl_read_register(p_ctx, PL_REG_DATA_REG_LEN, PL_REG_LEN_DATA_REG_LEN);
 80018f8:	2202      	movs	r2, #2
 80018fa:	2181      	movs	r1, #129	@ 0x81
 80018fc:	69b8      	ldr	r0, [r7, #24]
 80018fe:	f7ff fe16 	bl	800152e <ifx_i2c_pl_read_register>
            break;
 8001902:	e03d      	b.n	8001980 <ifx_i2c_pl_negotiation_event_handler+0x2dc>
                p_ctx->pl.negotiate_state = PL_INIT_DONE;
 8001904:	69bb      	ldr	r3, [r7, #24]
 8001906:	22aa      	movs	r2, #170	@ 0xaa
 8001908:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
                slave_frame_len = (p_ctx->pl.buffer[0] << 8) | p_ctx->pl.buffer[1];
 800190c:	69bb      	ldr	r3, [r7, #24]
 800190e:	f893 3148 	ldrb.w	r3, [r3, #328]	@ 0x148
 8001912:	021b      	lsls	r3, r3, #8
 8001914:	b21a      	sxth	r2, r3
 8001916:	69bb      	ldr	r3, [r7, #24]
 8001918:	f893 3149 	ldrb.w	r3, [r3, #329]	@ 0x149
 800191c:	b21b      	sxth	r3, r3
 800191e:	4313      	orrs	r3, r2
 8001920:	b21b      	sxth	r3, r3
 8001922:	82fb      	strh	r3, [r7, #22]
                if (p_ctx->frame_size >= slave_frame_len)
 8001924:	69bb      	ldr	r3, [r7, #24]
 8001926:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 800192a:	8afa      	ldrh	r2, [r7, #22]
 800192c:	429a      	cmp	r2, r3
 800192e:	d805      	bhi.n	800193c <ifx_i2c_pl_negotiation_event_handler+0x298>
                    p_ctx->frame_size = slave_frame_len;
 8001930:	69bb      	ldr	r3, [r7, #24]
 8001932:	8afa      	ldrh	r2, [r7, #22]
 8001934:	f8a3 228a 	strh.w	r2, [r3, #650]	@ 0x28a
                    event = IFX_I2C_STACK_SUCCESS;
 8001938:	2300      	movs	r3, #0
 800193a:	84fb      	strh	r3, [r7, #38]	@ 0x26
                p_buffer = NULL;
 800193c:	2300      	movs	r3, #0
 800193e:	61fb      	str	r3, [r7, #28]
                buffer_len = 0;
 8001940:	2300      	movs	r3, #0
 8001942:	847b      	strh	r3, [r7, #34]	@ 0x22
                continue_negotiation = TRUE;
 8001944:	2301      	movs	r3, #1
 8001946:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
            break;
 800194a:	e019      	b.n	8001980 <ifx_i2c_pl_negotiation_event_handler+0x2dc>
                if (IFX_I2C_STACK_SUCCESS == event)
 800194c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800194e:	2b00      	cmp	r3, #0
 8001950:	d104      	bne.n	800195c <ifx_i2c_pl_negotiation_event_handler+0x2b8>
                    p_ctx->pl.frame_state = PL_STATE_READY;
 8001952:	69bb      	ldr	r3, [r7, #24]
 8001954:	2202      	movs	r2, #2
 8001956:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
 800195a:	e003      	b.n	8001964 <ifx_i2c_pl_negotiation_event_handler+0x2c0>
                    p_ctx->pl.frame_state = PL_STATE_UNINIT;
 800195c:	69bb      	ldr	r3, [r7, #24]
 800195e:	2200      	movs	r2, #0
 8001960:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
                p_ctx->pl.upper_layer_event_handler(p_ctx,event, p_buffer, buffer_len);
 8001964:	69bb      	ldr	r3, [r7, #24]
 8001966:	f8d3 413c 	ldr.w	r4, [r3, #316]	@ 0x13c
 800196a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800196c:	8cf9      	ldrh	r1, [r7, #38]	@ 0x26
 800196e:	69fa      	ldr	r2, [r7, #28]
 8001970:	69b8      	ldr	r0, [r7, #24]
 8001972:	47a0      	blx	r4
            break;
 8001974:	e004      	b.n	8001980 <ifx_i2c_pl_negotiation_event_handler+0x2dc>
                break;
 8001976:	bf00      	nop
 8001978:	e002      	b.n	8001980 <ifx_i2c_pl_negotiation_event_handler+0x2dc>
            break;
 800197a:	bf00      	nop
 800197c:	e000      	b.n	8001980 <ifx_i2c_pl_negotiation_event_handler+0x2dc>
            break;
 800197e:	bf00      	nop
        }
    } while (FALSE != continue_negotiation);
 8001980:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001984:	2b00      	cmp	r3, #0
 8001986:	f47f aea6 	bne.w	80016d6 <ifx_i2c_pl_negotiation_event_handler+0x32>
}
 800198a:	bf00      	nop
 800198c:	bf00      	nop
 800198e:	372c      	adds	r7, #44	@ 0x2c
 8001990:	46bd      	mov	sp, r7
 8001992:	bd90      	pop	{r4, r7, pc}
 8001994:	080016a5 	.word	0x080016a5

08001998 <ifx_i2c_pl_frame_event_handler>:


_STATIC_H void ifx_i2c_pl_frame_event_handler(ifx_i2c_context_t * p_ctx, optiga_lib_status_t event)
{
 8001998:	b590      	push	{r4, r7, lr}
 800199a:	b087      	sub	sp, #28
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
 80019a0:	460b      	mov	r3, r1
 80019a2:	807b      	strh	r3, [r7, #2]
    uint32_t time_stamp_diff;
    uint32_t current_time;
    uint16_t frame_size;
    if (IFX_I2C_STACK_SUCCESS != event)
 80019a4:	887b      	ldrh	r3, [r7, #2]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d00c      	beq.n	80019c4 <ifx_i2c_pl_frame_event_handler+0x2c>
    {
        p_ctx->pl.frame_state = PL_STATE_READY;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	2202      	movs	r2, #2
 80019ae:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
        // I2C read or write failed, report to upper layer
        p_ctx->pl.upper_layer_event_handler(p_ctx, event, 0, 0);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	f8d3 413c 	ldr.w	r4, [r3, #316]	@ 0x13c
 80019b8:	8879      	ldrh	r1, [r7, #2]
 80019ba:	2300      	movs	r3, #0
 80019bc:	2200      	movs	r2, #0
 80019be:	6878      	ldr	r0, [r7, #4]
 80019c0:	47a0      	blx	r4
                p_ctx->pl.upper_layer_event_handler(p_ctx, IFX_I2C_STACK_ERROR, 0, 0);
            }
            break;
        }
    }
}
 80019c2:	e0f0      	b.n	8001ba6 <ifx_i2c_pl_frame_event_handler+0x20e>
        switch (p_ctx->pl.frame_state)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 80019ca:	3b01      	subs	r3, #1
 80019cc:	2b04      	cmp	r3, #4
 80019ce:	f200 80dc 	bhi.w	8001b8a <ifx_i2c_pl_frame_event_handler+0x1f2>
 80019d2:	a201      	add	r2, pc, #4	@ (adr r2, 80019d8 <ifx_i2c_pl_frame_event_handler+0x40>)
 80019d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019d8:	080019f5 	.word	0x080019f5
 80019dc:	080019fd 	.word	0x080019fd
 80019e0:	08001a1b 	.word	0x08001a1b
 80019e4:	08001b69 	.word	0x08001b69
 80019e8:	080019ed 	.word	0x080019ed
                ifx_i2c_pl_soft_reset(p_ctx);
 80019ec:	6878      	ldr	r0, [r7, #4]
 80019ee:	f000 f983 	bl	8001cf8 <ifx_i2c_pl_soft_reset>
            break;
 80019f2:	e0d8      	b.n	8001ba6 <ifx_i2c_pl_frame_event_handler+0x20e>
                ifx_i2c_pl_negotiation_event_handler(p_ctx);
 80019f4:	6878      	ldr	r0, [r7, #4]
 80019f6:	f7ff fe55 	bl	80016a4 <ifx_i2c_pl_negotiation_event_handler>
            break;
 80019fa:	e0d4      	b.n	8001ba6 <ifx_i2c_pl_frame_event_handler+0x20e>
                p_ctx->pl.frame_state            = PL_STATE_DATA_AVAILABLE;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	2203      	movs	r2, #3
 8001a00:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
                if (PL_ACTION_READ_FRAME == p_ctx->pl.frame_action)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 8001a0a:	2b02      	cmp	r3, #2
 8001a0c:	d105      	bne.n	8001a1a <ifx_i2c_pl_frame_event_handler+0x82>
                    ifx_i2c_pl_read_register(p_ctx, PL_REG_I2C_STATE, PL_REG_LEN_I2C_STATE);
 8001a0e:	2204      	movs	r2, #4
 8001a10:	2182      	movs	r1, #130	@ 0x82
 8001a12:	6878      	ldr	r0, [r7, #4]
 8001a14:	f7ff fd8b 	bl	800152e <ifx_i2c_pl_read_register>
                    break;
 8001a18:	e0c5      	b.n	8001ba6 <ifx_i2c_pl_frame_event_handler+0x20e>
                if ((PL_ACTION_READ_FRAME == p_ctx->pl.frame_action)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 8001a20:	2b02      	cmp	r3, #2
 8001a22:	d159      	bne.n	8001ad8 <ifx_i2c_pl_frame_event_handler+0x140>
                && (0 != (p_ctx->pl.buffer[0] & PL_REG_I2C_STATE_RESPONSE_READY)))
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	f893 3148 	ldrb.w	r3, [r3, #328]	@ 0x148
 8001a2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d052      	beq.n	8001ad8 <ifx_i2c_pl_frame_event_handler+0x140>
                    frame_size = (p_ctx->pl.buffer[2] << 8) | p_ctx->pl.buffer[3];
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	f893 314a 	ldrb.w	r3, [r3, #330]	@ 0x14a
 8001a38:	021b      	lsls	r3, r3, #8
 8001a3a:	b21a      	sxth	r2, r3
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	f893 314b 	ldrb.w	r3, [r3, #331]	@ 0x14b
 8001a42:	b21b      	sxth	r3, r3
 8001a44:	4313      	orrs	r3, r2
 8001a46:	b21b      	sxth	r3, r3
 8001a48:	827b      	strh	r3, [r7, #18]
                    if ((frame_size > 0) && (frame_size <= p_ctx->frame_size))
 8001a4a:	8a7b      	ldrh	r3, [r7, #18]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d010      	beq.n	8001a72 <ifx_i2c_pl_frame_event_handler+0xda>
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 8001a56:	8a7a      	ldrh	r2, [r7, #18]
 8001a58:	429a      	cmp	r2, r3
 8001a5a:	d80a      	bhi.n	8001a72 <ifx_i2c_pl_frame_event_handler+0xda>
                        p_ctx->pl.frame_state = PL_STATE_RXTX;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	2204      	movs	r2, #4
 8001a60:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
                        ifx_i2c_pl_read_register(p_ctx,PL_REG_DATA, frame_size);
 8001a64:	8a7b      	ldrh	r3, [r7, #18]
 8001a66:	461a      	mov	r2, r3
 8001a68:	2180      	movs	r1, #128	@ 0x80
 8001a6a:	6878      	ldr	r0, [r7, #4]
 8001a6c:	f7ff fd5f 	bl	800152e <ifx_i2c_pl_read_register>
                    if ((frame_size > 0) && (frame_size <= p_ctx->frame_size))
 8001a70:	e079      	b.n	8001b66 <ifx_i2c_pl_frame_event_handler+0x1ce>
                        current_time = pal_os_timer_get_time_in_milliseconds();
 8001a72:	f004 fed0 	bl	8006816 <pal_os_timer_get_time_in_milliseconds>
 8001a76:	60f8      	str	r0, [r7, #12]
                        time_stamp_diff = (current_time - p_ctx->dl.frame_start_time);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8001a7e:	68fa      	ldr	r2, [r7, #12]
 8001a80:	1ad3      	subs	r3, r2, r3
 8001a82:	617b      	str	r3, [r7, #20]
                        if (p_ctx->dl.frame_start_time > current_time)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8001a8a:	68fa      	ldr	r2, [r7, #12]
 8001a8c:	429a      	cmp	r2, r3
 8001a8e:	d205      	bcs.n	8001a9c <ifx_i2c_pl_frame_event_handler+0x104>
                                               p_ctx->dl.frame_start_time)) + 0x01;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
                            time_stamp_diff = (0xFFFFFFFF + (current_time -
 8001a96:	68fa      	ldr	r2, [r7, #12]
 8001a98:	1ad3      	subs	r3, r2, r3
 8001a9a:	617b      	str	r3, [r7, #20]
                        if (time_stamp_diff < p_ctx->dl.data_poll_timeout)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	f8d3 3128 	ldr.w	r3, [r3, #296]	@ 0x128
 8001aa2:	697a      	ldr	r2, [r7, #20]
 8001aa4:	429a      	cmp	r2, r3
 8001aa6:	d209      	bcs.n	8001abc <ifx_i2c_pl_frame_event_handler+0x124>
                            pal_os_event_register_callback_oneshot(p_ctx->pal_os_event_ctx,
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	f8d3 0284 	ldr.w	r0, [r3, #644]	@ 0x284
 8001aae:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001ab2:	687a      	ldr	r2, [r7, #4]
 8001ab4:	493e      	ldr	r1, [pc, #248]	@ (8001bb0 <ifx_i2c_pl_frame_event_handler+0x218>)
 8001ab6:	f004 fdf9 	bl	80066ac <pal_os_event_register_callback_oneshot>
                    if ((frame_size > 0) && (frame_size <= p_ctx->frame_size))
 8001aba:	e054      	b.n	8001b66 <ifx_i2c_pl_frame_event_handler+0x1ce>
                            p_ctx->pl.frame_state = PL_STATE_READY;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	2202      	movs	r2, #2
 8001ac0:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
                            p_ctx->pl.upper_layer_event_handler(p_ctx, IFX_I2C_STACK_ERROR, 0, 0);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	f8d3 413c 	ldr.w	r4, [r3, #316]	@ 0x13c
 8001aca:	2300      	movs	r3, #0
 8001acc:	2200      	movs	r2, #0
 8001ace:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8001ad2:	6878      	ldr	r0, [r7, #4]
 8001ad4:	47a0      	blx	r4
                    if ((frame_size > 0) && (frame_size <= p_ctx->frame_size))
 8001ad6:	e046      	b.n	8001b66 <ifx_i2c_pl_frame_event_handler+0x1ce>
                else if (PL_ACTION_WRITE_FRAME == p_ctx->pl.frame_action)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 8001ade:	2b01      	cmp	r3, #1
 8001ae0:	d10e      	bne.n	8001b00 <ifx_i2c_pl_frame_event_handler+0x168>
                    p_ctx->pl.frame_state = PL_STATE_RXTX;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	2204      	movs	r2, #4
 8001ae6:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
                    ifx_i2c_pl_write_register(p_ctx,
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	f8b3 2146 	ldrh.w	r2, [r3, #326]	@ 0x146
                                              (uint8_t * )p_ctx->pl.p_tx_frame);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
                    ifx_i2c_pl_write_register(p_ctx,
 8001af6:	2180      	movs	r1, #128	@ 0x80
 8001af8:	6878      	ldr	r0, [r7, #4]
 8001afa:	f7ff fd48 	bl	800158e <ifx_i2c_pl_write_register>
            break;
 8001afe:	e052      	b.n	8001ba6 <ifx_i2c_pl_frame_event_handler+0x20e>
                    current_time = pal_os_timer_get_time_in_milliseconds();
 8001b00:	f004 fe89 	bl	8006816 <pal_os_timer_get_time_in_milliseconds>
 8001b04:	60f8      	str	r0, [r7, #12]
                    time_stamp_diff = (current_time - p_ctx->dl.frame_start_time);
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8001b0c:	68fa      	ldr	r2, [r7, #12]
 8001b0e:	1ad3      	subs	r3, r2, r3
 8001b10:	617b      	str	r3, [r7, #20]
                    if (p_ctx->dl.frame_start_time > current_time)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8001b18:	68fa      	ldr	r2, [r7, #12]
 8001b1a:	429a      	cmp	r2, r3
 8001b1c:	d205      	bcs.n	8001b2a <ifx_i2c_pl_frame_event_handler+0x192>
                                           p_ctx->dl.frame_start_time)) + 0x01;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
                        time_stamp_diff = (0xFFFFFFFF + (current_time -
 8001b24:	68fa      	ldr	r2, [r7, #12]
 8001b26:	1ad3      	subs	r3, r2, r3
 8001b28:	617b      	str	r3, [r7, #20]
                    if (time_stamp_diff < p_ctx->dl.data_poll_timeout)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	f8d3 3128 	ldr.w	r3, [r3, #296]	@ 0x128
 8001b30:	697a      	ldr	r2, [r7, #20]
 8001b32:	429a      	cmp	r2, r3
 8001b34:	d209      	bcs.n	8001b4a <ifx_i2c_pl_frame_event_handler+0x1b2>
                        pal_os_event_register_callback_oneshot(p_ctx->pal_os_event_ctx,
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	f8d3 0284 	ldr.w	r0, [r3, #644]	@ 0x284
 8001b3c:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001b40:	687a      	ldr	r2, [r7, #4]
 8001b42:	491b      	ldr	r1, [pc, #108]	@ (8001bb0 <ifx_i2c_pl_frame_event_handler+0x218>)
 8001b44:	f004 fdb2 	bl	80066ac <pal_os_event_register_callback_oneshot>
            break;
 8001b48:	e02d      	b.n	8001ba6 <ifx_i2c_pl_frame_event_handler+0x20e>
                        p_ctx->pl.frame_state = PL_STATE_READY;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	2202      	movs	r2, #2
 8001b4e:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
                        p_ctx->pl.upper_layer_event_handler(p_ctx, IFX_I2C_STACK_ERROR, 0, 0);
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	f8d3 413c 	ldr.w	r4, [r3, #316]	@ 0x13c
 8001b58:	2300      	movs	r3, #0
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8001b60:	6878      	ldr	r0, [r7, #4]
 8001b62:	47a0      	blx	r4
            break;
 8001b64:	e01f      	b.n	8001ba6 <ifx_i2c_pl_frame_event_handler+0x20e>
 8001b66:	e01e      	b.n	8001ba6 <ifx_i2c_pl_frame_event_handler+0x20e>
                p_ctx->pl.frame_state = PL_STATE_READY;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2202      	movs	r2, #2
 8001b6c:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
                p_ctx->pl.upper_layer_event_handler(p_ctx,IFX_I2C_STACK_SUCCESS,
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	f8d3 413c 	ldr.w	r4, [r3, #316]	@ 0x13c
                                                    p_ctx->pl.buffer,
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	f503 72a4 	add.w	r2, r3, #328	@ 0x148
                p_ctx->pl.upper_layer_event_handler(p_ctx,IFX_I2C_STACK_SUCCESS,
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	f8b3 3144 	ldrh.w	r3, [r3, #324]	@ 0x144
 8001b82:	2100      	movs	r1, #0
 8001b84:	6878      	ldr	r0, [r7, #4]
 8001b86:	47a0      	blx	r4
            break;
 8001b88:	e00d      	b.n	8001ba6 <ifx_i2c_pl_frame_event_handler+0x20e>
                p_ctx->pl.frame_state = PL_STATE_INIT;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
                p_ctx->pl.upper_layer_event_handler(p_ctx, IFX_I2C_STACK_ERROR, 0, 0);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	f8d3 413c 	ldr.w	r4, [r3, #316]	@ 0x13c
 8001b98:	2300      	movs	r3, #0
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8001ba0:	6878      	ldr	r0, [r7, #4]
 8001ba2:	47a0      	blx	r4
            break;
 8001ba4:	bf00      	nop
}
 8001ba6:	bf00      	nop
 8001ba8:	371c      	adds	r7, #28
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd90      	pop	{r4, r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	080015ff 	.word	0x080015ff

08001bb4 <ifx_i2c_pal_poll_callback>:

_STATIC_H void ifx_i2c_pal_poll_callback(void * p_ctx)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b084      	sub	sp, #16
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
    ifx_i2c_context_t * p_local_ctx = (ifx_i2c_context_t * )p_ctx;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	60fb      	str	r3, [r7, #12]
    if (PL_I2C_CMD_WRITE == p_local_ctx->pl.i2c_cmd)
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	f893 325f 	ldrb.w	r3, [r3, #607]	@ 0x25f
 8001bc6:	2b01      	cmp	r3, #1
 8001bc8:	d10c      	bne.n	8001be4 <ifx_i2c_pal_poll_callback+0x30>
    {
        LOG_PL("[IFX-PL]: Poll Timer elapsed -> Restart TX\n");
        //lint --e{534} suppress "This is the last statement of asynchronous function hence return value is not checked"
        pal_i2c_write(p_local_ctx->p_pal_i2c_ctx, p_local_ctx->pl.buffer, p_local_ctx->pl.buffer_tx_len);
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	f8d3 0270 	ldr.w	r0, [r3, #624]	@ 0x270
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	f503 71a4 	add.w	r1, r3, #328	@ 0x148
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	f8b3 3142 	ldrh.w	r3, [r3, #322]	@ 0x142
 8001bdc:	461a      	mov	r2, r3
 8001bde:	f004 fb97 	bl	8006310 <pal_i2c_write>
    {
        LOG_PL("[IFX-PL]: Poll Timer elapsed  -> Restart Read Register -> Start TX\n");
        //lint --e{534} suppress "This is the last statement of asynchronous function hence return value is not checked"
        pal_i2c_read(p_local_ctx->p_pal_i2c_ctx, p_local_ctx->pl.buffer, p_local_ctx->pl.buffer_rx_len);
    }
}
 8001be2:	e010      	b.n	8001c06 <ifx_i2c_pal_poll_callback+0x52>
    else if (PL_I2C_CMD_READ == p_local_ctx->pl.i2c_cmd)
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	f893 325f 	ldrb.w	r3, [r3, #607]	@ 0x25f
 8001bea:	2b02      	cmp	r3, #2
 8001bec:	d10b      	bne.n	8001c06 <ifx_i2c_pal_poll_callback+0x52>
        pal_i2c_read(p_local_ctx->p_pal_i2c_ctx, p_local_ctx->pl.buffer, p_local_ctx->pl.buffer_rx_len);
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	f8d3 0270 	ldr.w	r0, [r3, #624]	@ 0x270
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	f503 71a4 	add.w	r1, r3, #328	@ 0x148
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	f8b3 3144 	ldrh.w	r3, [r3, #324]	@ 0x144
 8001c00:	461a      	mov	r2, r3
 8001c02:	f004 fbc3 	bl	800638c <pal_i2c_read>
}
 8001c06:	bf00      	nop
 8001c08:	3710      	adds	r7, #16
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}

08001c0e <ifx_i2c_pl_guard_time_callback>:


_STATIC_H void ifx_i2c_pl_guard_time_callback(void * p_ctx)
{
 8001c0e:	b580      	push	{r7, lr}
 8001c10:	b084      	sub	sp, #16
 8001c12:	af00      	add	r7, sp, #0
 8001c14:	6078      	str	r0, [r7, #4]
    ifx_i2c_context_t * p_local_ctx = (ifx_i2c_context_t * )p_ctx;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	60fb      	str	r3, [r7, #12]
    if (PL_ACTION_READ_REGISTER == p_local_ctx->pl.register_action)
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	f893 325e 	ldrb.w	r3, [r3, #606]	@ 0x25e
 8001c20:	2b01      	cmp	r3, #1
 8001c22:	d11f      	bne.n	8001c64 <ifx_i2c_pl_guard_time_callback+0x56>
    {
        if (PL_I2C_CMD_WRITE == p_local_ctx->pl.i2c_cmd)
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	f893 325f 	ldrb.w	r3, [r3, #607]	@ 0x25f
 8001c2a:	2b01      	cmp	r3, #1
 8001c2c:	d110      	bne.n	8001c50 <ifx_i2c_pl_guard_time_callback+0x42>
        {
            LOG_PL("[IFX-PL]: GT done-> Start RX\n");
            p_local_ctx->pl.i2c_cmd = PL_I2C_CMD_READ;
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	2202      	movs	r2, #2
 8001c32:	f883 225f 	strb.w	r2, [r3, #607]	@ 0x25f
            //lint --e{534} suppress "This is the last statement of asynchronous function hence return value is not checked"
            pal_i2c_read(p_local_ctx->p_pal_i2c_ctx, p_local_ctx->pl.buffer, p_local_ctx->pl.buffer_rx_len);
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	f8d3 0270 	ldr.w	r0, [r3, #624]	@ 0x270
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	f503 71a4 	add.w	r1, r3, #328	@ 0x148
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	f8b3 3144 	ldrh.w	r3, [r3, #324]	@ 0x144
 8001c48:	461a      	mov	r2, r3
 8001c4a:	f004 fb9f 	bl	800638c <pal_i2c_read>
    else if (PL_ACTION_WRITE_REGISTER == p_local_ctx->pl.register_action)
    {
        LOG_PL("[IFX-PL]: GT done -> REG written\n");
        ifx_i2c_pl_frame_event_handler(p_local_ctx,IFX_I2C_STACK_SUCCESS);
    }
}
 8001c4e:	e012      	b.n	8001c76 <ifx_i2c_pl_guard_time_callback+0x68>
        else if (PL_I2C_CMD_READ == p_local_ctx->pl.i2c_cmd)
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	f893 325f 	ldrb.w	r3, [r3, #607]	@ 0x25f
 8001c56:	2b02      	cmp	r3, #2
 8001c58:	d10d      	bne.n	8001c76 <ifx_i2c_pl_guard_time_callback+0x68>
            ifx_i2c_pl_frame_event_handler(p_local_ctx,IFX_I2C_STACK_SUCCESS);
 8001c5a:	2100      	movs	r1, #0
 8001c5c:	68f8      	ldr	r0, [r7, #12]
 8001c5e:	f7ff fe9b 	bl	8001998 <ifx_i2c_pl_frame_event_handler>
}
 8001c62:	e008      	b.n	8001c76 <ifx_i2c_pl_guard_time_callback+0x68>
    else if (PL_ACTION_WRITE_REGISTER == p_local_ctx->pl.register_action)
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	f893 325e 	ldrb.w	r3, [r3, #606]	@ 0x25e
 8001c6a:	2b02      	cmp	r3, #2
 8001c6c:	d103      	bne.n	8001c76 <ifx_i2c_pl_guard_time_callback+0x68>
        ifx_i2c_pl_frame_event_handler(p_local_ctx,IFX_I2C_STACK_SUCCESS);
 8001c6e:	2100      	movs	r1, #0
 8001c70:	68f8      	ldr	r0, [r7, #12]
 8001c72:	f7ff fe91 	bl	8001998 <ifx_i2c_pl_frame_event_handler>
}
 8001c76:	bf00      	nop
 8001c78:	3710      	adds	r7, #16
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
	...

08001c80 <ifx_i2c_pl_pal_event_handler>:

_STATIC_H void ifx_i2c_pl_pal_event_handler(void * p_ctx, optiga_lib_status_t event)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b084      	sub	sp, #16
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
 8001c88:	460b      	mov	r3, r1
 8001c8a:	807b      	strh	r3, [r7, #2]
    ifx_i2c_context_t * p_local_ctx = (ifx_i2c_context_t * )p_ctx;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	60fb      	str	r3, [r7, #12]
    switch (event)
 8001c90:	887b      	ldrh	r3, [r7, #2]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d01e      	beq.n	8001cd4 <ifx_i2c_pl_pal_event_handler+0x54>
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	db25      	blt.n	8001ce6 <ifx_i2c_pl_pal_event_handler+0x66>
 8001c9a:	3b01      	subs	r3, #1
 8001c9c:	2b01      	cmp	r3, #1
 8001c9e:	d822      	bhi.n	8001ce6 <ifx_i2c_pl_pal_event_handler+0x66>
    {
        case PAL_I2C_EVENT_ERROR:
        case PAL_I2C_EVENT_BUSY:
            // Error event usually occurs when the device is in sleep mode and needs time to wake up
            if (p_local_ctx->pl.retry_counter--)
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	f8b3 3140 	ldrh.w	r3, [r3, #320]	@ 0x140
 8001ca6:	1e5a      	subs	r2, r3, #1
 8001ca8:	b291      	uxth	r1, r2
 8001caa:	68fa      	ldr	r2, [r7, #12]
 8001cac:	f8a2 1140 	strh.w	r1, [r2, #320]	@ 0x140
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d009      	beq.n	8001cc8 <ifx_i2c_pl_pal_event_handler+0x48>
            {
                LOG_PL("[IFX-PL]: PAL Error -> Continue polling\n");
                pal_os_event_register_callback_oneshot(p_local_ctx->pal_os_event_ctx,
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	f8d3 0284 	ldr.w	r0, [r3, #644]	@ 0x284
 8001cba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001cbe:	68fa      	ldr	r2, [r7, #12]
 8001cc0:	490b      	ldr	r1, [pc, #44]	@ (8001cf0 <ifx_i2c_pl_pal_event_handler+0x70>)
 8001cc2:	f004 fcf3 	bl	80066ac <pal_os_event_register_callback_oneshot>
            else
            {
                LOG_PL("[IFX-PL]: PAL Error -> Stop\n");
                ifx_i2c_pl_frame_event_handler(p_local_ctx, IFX_I2C_FATAL_ERROR);
            }
            break;
 8001cc6:	e00f      	b.n	8001ce8 <ifx_i2c_pl_pal_event_handler+0x68>
                ifx_i2c_pl_frame_event_handler(p_local_ctx, IFX_I2C_FATAL_ERROR);
 8001cc8:	f44f 7183 	mov.w	r1, #262	@ 0x106
 8001ccc:	68f8      	ldr	r0, [r7, #12]
 8001cce:	f7ff fe63 	bl	8001998 <ifx_i2c_pl_frame_event_handler>
            break;
 8001cd2:	e009      	b.n	8001ce8 <ifx_i2c_pl_pal_event_handler+0x68>

        case PAL_I2C_EVENT_SUCCESS:
            LOG_PL("[IFX-PL]: PAL Success -> Wait Guard Time\n");
            pal_os_event_register_callback_oneshot(p_local_ctx->pal_os_event_ctx, ifx_i2c_pl_guard_time_callback,
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	f8d3 0284 	ldr.w	r0, [r3, #644]	@ 0x284
 8001cda:	2332      	movs	r3, #50	@ 0x32
 8001cdc:	68fa      	ldr	r2, [r7, #12]
 8001cde:	4905      	ldr	r1, [pc, #20]	@ (8001cf4 <ifx_i2c_pl_pal_event_handler+0x74>)
 8001ce0:	f004 fce4 	bl	80066ac <pal_os_event_register_callback_oneshot>
                                                    p_local_ctx,PL_GUARD_TIME_INTERVAL_US);
            break;
 8001ce4:	e000      	b.n	8001ce8 <ifx_i2c_pl_pal_event_handler+0x68>
        default:
            break;
 8001ce6:	bf00      	nop
    }
}
 8001ce8:	bf00      	nop
 8001cea:	3710      	adds	r7, #16
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	08001bb5 	.word	0x08001bb5
 8001cf4:	08001c0f 	.word	0x08001c0f

08001cf8 <ifx_i2c_pl_soft_reset>:


_STATIC_H void ifx_i2c_pl_soft_reset(ifx_i2c_context_t * p_ctx)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b084      	sub	sp, #16
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
    uint8_t i2c_mode_value[2] = {0};
 8001d00:	2300      	movs	r3, #0
 8001d02:	81bb      	strh	r3, [r7, #12]
    switch (p_ctx->pl.request_soft_reset)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	f893 3263 	ldrb.w	r3, [r3, #611]	@ 0x263
 8001d0a:	3b99      	subs	r3, #153	@ 0x99
 8001d0c:	2b0a      	cmp	r3, #10
 8001d0e:	d85e      	bhi.n	8001dce <ifx_i2c_pl_soft_reset+0xd6>
 8001d10:	a201      	add	r2, pc, #4	@ (adr r2, 8001d18 <ifx_i2c_pl_soft_reset+0x20>)
 8001d12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d16:	bf00      	nop
 8001d18:	08001d45 	.word	0x08001d45
 8001d1c:	08001dcf 	.word	0x08001dcf
 8001d20:	08001dcf 	.word	0x08001dcf
 8001d24:	08001dcf 	.word	0x08001dcf
 8001d28:	08001dcf 	.word	0x08001dcf
 8001d2c:	08001dcf 	.word	0x08001dcf
 8001d30:	08001dcf 	.word	0x08001dcf
 8001d34:	08001dcf 	.word	0x08001dcf
 8001d38:	08001dbd 	.word	0x08001dbd
 8001d3c:	08001d59 	.word	0x08001d59
 8001d40:	08001da1 	.word	0x08001da1
    {
        case PL_INIT_GET_STATUS_REG:
        {
            p_ctx->pl.request_soft_reset = PL_RESET_WRITE;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	22a2      	movs	r2, #162	@ 0xa2
 8001d48:	f883 2263 	strb.w	r2, [r3, #611]	@ 0x263
            //Read the status register to check if soft reset is supported
            ifx_i2c_pl_read_register(p_ctx, PL_REG_I2C_STATE, PL_REG_LEN_I2C_STATE);
 8001d4c:	2204      	movs	r2, #4
 8001d4e:	2182      	movs	r1, #130	@ 0x82
 8001d50:	6878      	ldr	r0, [r7, #4]
 8001d52:	f7ff fbec 	bl	800152e <ifx_i2c_pl_read_register>
            break;
 8001d56:	e03b      	b.n	8001dd0 <ifx_i2c_pl_soft_reset+0xd8>
        }
        case PL_RESET_WRITE:
        {
            //Mask for soft reset bit(5th bit) from the 1st byte of status register
            p_ctx->pl.buffer[0] &= PL_REG_I2C_STATE_SOFT_RESET;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	f893 3148 	ldrb.w	r3, [r3, #328]	@ 0x148
 8001d5e:	f003 0308 	and.w	r3, r3, #8
 8001d62:	b2da      	uxtb	r2, r3
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
            if (PL_REG_I2C_STATE_SOFT_RESET == p_ctx->pl.buffer[0])
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	f893 3148 	ldrb.w	r3, [r3, #328]	@ 0x148
 8001d70:	2b08      	cmp	r3, #8
 8001d72:	d10b      	bne.n	8001d8c <ifx_i2c_pl_soft_reset+0x94>
            {
                p_ctx->pl.request_soft_reset = PL_RESET_STARTUP;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	22a3      	movs	r2, #163	@ 0xa3
 8001d78:	f883 2263 	strb.w	r2, [r3, #611]	@ 0x263
                //Write 88 register with 0 value
                ifx_i2c_pl_write_register(p_ctx, PL_REG_SOFT_RESET, PL_REG_LEN_SOFT_RESET, i2c_mode_value);
 8001d7c:	f107 030c 	add.w	r3, r7, #12
 8001d80:	2202      	movs	r2, #2
 8001d82:	2188      	movs	r1, #136	@ 0x88
 8001d84:	6878      	ldr	r0, [r7, #4]
 8001d86:	f7ff fc02 	bl	800158e <ifx_i2c_pl_write_register>
            {
                //Soft reset is not supported by the slave
                p_ctx->pl.frame_state = PL_STATE_UNINIT;
                ifx_i2c_pl_frame_event_handler(p_ctx, IFX_I2C_STACK_ERROR);
            }
            break;
 8001d8a:	e021      	b.n	8001dd0 <ifx_i2c_pl_soft_reset+0xd8>
                p_ctx->pl.frame_state = PL_STATE_UNINIT;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2200      	movs	r2, #0
 8001d90:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
                ifx_i2c_pl_frame_event_handler(p_ctx, IFX_I2C_STACK_ERROR);
 8001d94:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8001d98:	6878      	ldr	r0, [r7, #4]
 8001d9a:	f7ff fdfd 	bl	8001998 <ifx_i2c_pl_frame_event_handler>
            break;
 8001d9e:	e017      	b.n	8001dd0 <ifx_i2c_pl_soft_reset+0xd8>
        }
        case PL_RESET_STARTUP:
        {
            p_ctx->pl.request_soft_reset= PL_RESET_INIT;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	22a1      	movs	r2, #161	@ 0xa1
 8001da4:	f883 2263 	strb.w	r2, [r3, #611]	@ 0x263
            pal_os_event_register_callback_oneshot(p_ctx->pal_os_event_ctx,(register_callback)ifx_i2c_pl_soft_reset,
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	f8d3 0284 	ldr.w	r0, [r3, #644]	@ 0x284
 8001dae:	f642 63e0 	movw	r3, #12000	@ 0x2ee0
 8001db2:	687a      	ldr	r2, [r7, #4]
 8001db4:	4908      	ldr	r1, [pc, #32]	@ (8001dd8 <ifx_i2c_pl_soft_reset+0xe0>)
 8001db6:	f004 fc79 	bl	80066ac <pal_os_event_register_callback_oneshot>
                                                   (void * )p_ctx,
                                                   STARTUP_TIME_MSEC);
            break;
 8001dba:	e009      	b.n	8001dd0 <ifx_i2c_pl_soft_reset+0xd8>
        }
        case PL_RESET_INIT:
        {
            p_ctx->pl.frame_state = PL_STATE_INIT;
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	2201      	movs	r2, #1
 8001dc0:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
            ifx_i2c_pl_frame_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS);
 8001dc4:	2100      	movs	r1, #0
 8001dc6:	6878      	ldr	r0, [r7, #4]
 8001dc8:	f7ff fde6 	bl	8001998 <ifx_i2c_pl_frame_event_handler>
            break;
 8001dcc:	e000      	b.n	8001dd0 <ifx_i2c_pl_soft_reset+0xd8>
        }
        default:
            break;
 8001dce:	bf00      	nop
    }
}
 8001dd0:	bf00      	nop
 8001dd2:	3710      	adds	r7, #16
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	08001cf9 	.word	0x08001cf9

08001ddc <ifx_i2c_prl_init>:
_STATIC_H optiga_lib_status_t ifx_i2c_prl_send_alert(ifx_i2c_context_t * p_ctx);
/// @endcond

optiga_lib_status_t ifx_i2c_prl_init(ifx_i2c_context_t * p_ctx,
                                     ifx_i2c_event_handler_t handler)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b084      	sub	sp, #16
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
 8001de4:	6039      	str	r1, [r7, #0]
    optiga_lib_status_t return_status = IFX_I2C_STACK_ERROR;
 8001de6:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8001dea:	81fb      	strh	r3, [r7, #14]
    LOG_PRL("[IFX-PRL]: Init\n");

    p_ctx->tl.state = PRL_STATE_UNINIT;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2200      	movs	r2, #0
 8001df0:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e

    do
    {
        // Initialize transport layer (and register event handler)
        if (IFX_I2C_STACK_SUCCESS != ifx_i2c_tl_init(p_ctx, ifx_i2c_prl_event_handler))
 8001df4:	491c      	ldr	r1, [pc, #112]	@ (8001e68 <ifx_i2c_prl_init+0x8c>)
 8001df6:	6878      	ldr	r0, [r7, #4]
 8001df8:	f001 faa0 	bl	800333c <ifx_i2c_tl_init>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d12b      	bne.n	8001e5a <ifx_i2c_prl_init+0x7e>
        {
            break;
        }

        p_ctx->prl.upper_layer_event_handler = handler;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	683a      	ldr	r2, [r7, #0]
 8001e06:	641a      	str	r2, [r3, #64]	@ 0x40
        if (IFX_I2C_SESSION_CONTEXT_RESTORE == p_ctx->manage_context_operation)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	f893 34c2 	ldrb.w	r3, [r3, #1218]	@ 0x4c2
 8001e0e:	2b11      	cmp	r3, #17
 8001e10:	d104      	bne.n	8001e1c <ifx_i2c_prl_init+0x40>
        {
            p_ctx->prl.restore_context_flag = PRL_RESTORE_NOT_DONE;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	2200      	movs	r2, #0
 8001e16:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
 8001e1a:	e003      	b.n	8001e24 <ifx_i2c_prl_init+0x48>
        }
        else
        {
            p_ctx->prl.restore_context_flag = PRL_RESTORE_DONE;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2201      	movs	r2, #1
 8001e20:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
        }
        p_ctx->prl.state = PRL_STATE_IDLE;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2201      	movs	r2, #1
 8001e28:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2

        p_ctx->protocol_version = PROTOCOL_VERSION_PRE_SHARED_SECRET;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2201      	movs	r2, #1
 8001e30:	f883 24c1 	strb.w	r2, [r3, #1217]	@ 0x4c1
        p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2200      	movs	r2, #0
 8001e38:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
        p_ctx->prl.return_status = IFX_I2C_STACK_SUCCESS;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2200      	movs	r2, #0
 8001e40:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
        p_ctx->prl.hs_state = PRL_HS_SEND_HELLO;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2211      	movs	r2, #17
 8001e48:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
        p_ctx->prl.alert_type = PRL_DEFAULT_ALERT;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2211      	movs	r2, #17
 8001e50:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
        return_status = IFX_I2C_STACK_SUCCESS;
 8001e54:	2300      	movs	r3, #0
 8001e56:	81fb      	strh	r3, [r7, #14]
 8001e58:	e000      	b.n	8001e5c <ifx_i2c_prl_init+0x80>
            break;
 8001e5a:	bf00      	nop
    } while (FALSE);
    
    return (return_status);
 8001e5c:	89fb      	ldrh	r3, [r7, #14]
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	3710      	adds	r7, #16
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	080029e5 	.word	0x080029e5

08001e6c <ifx_i2c_prl_close>:

optiga_lib_status_t ifx_i2c_prl_close(ifx_i2c_context_t * p_ctx, ifx_i2c_event_handler_t handler)
{
 8001e6c:	b590      	push	{r4, r7, lr}
 8001e6e:	b085      	sub	sp, #20
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
 8001e74:	6039      	str	r1, [r7, #0]
    optiga_lib_status_t return_status = IFX_I2C_STACK_ERROR;
 8001e76:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8001e7a:	81fb      	strh	r3, [r7, #14]
    LOG_PRL("[IFX-PRL]: Close\n");
    do
    {
        // Presentation Layer must be idle
        if (PRL_STATE_IDLE != p_ctx->prl.state)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	f893 30e2 	ldrb.w	r3, [r3, #226]	@ 0xe2
 8001e82:	2b01      	cmp	r3, #1
 8001e84:	d12e      	bne.n	8001ee4 <ifx_i2c_prl_close+0x78>
        {
            break;
        }
        p_ctx->prl.upper_layer_event_handler = handler;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	683a      	ldr	r2, [r7, #0]
 8001e8a:	641a      	str	r2, [r3, #64]	@ 0x40
        if (IFX_I2C_SESSION_CONTEXT_NONE == p_ctx->manage_context_operation)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	f893 34c2 	ldrb.w	r3, [r3, #1218]	@ 0x4c2
 8001e92:	2b33      	cmp	r3, #51	@ 0x33
 8001e94:	d109      	bne.n	8001eaa <ifx_i2c_prl_close+0x3e>
        {
            p_ctx->prl.upper_layer_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS, 0, 0);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	2100      	movs	r1, #0
 8001ea0:	6878      	ldr	r0, [r7, #4]
 8001ea2:	47a0      	blx	r4
            return_status = IFX_I2C_STACK_SUCCESS;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	81fb      	strh	r3, [r7, #14]
            break;
 8001ea8:	e01d      	b.n	8001ee6 <ifx_i2c_prl_close+0x7a>
        }

        if ((PRL_NEGOTIATION_DONE == p_ctx->prl.negotiation_state) &&
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 8001eb0:	2b01      	cmp	r3, #1
 8001eb2:	d118      	bne.n	8001ee6 <ifx_i2c_prl_close+0x7a>
            (IFX_I2C_SESSION_CONTEXT_SAVE == p_ctx->manage_context_operation))
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	f893 34c2 	ldrb.w	r3, [r3, #1218]	@ 0x4c2
        if ((PRL_NEGOTIATION_DONE == p_ctx->prl.negotiation_state) &&
 8001eba:	2b22      	cmp	r3, #34	@ 0x22
 8001ebc:	d113      	bne.n	8001ee6 <ifx_i2c_prl_close+0x7a>
        {
            p_ctx->prl.state = PRL_STATE_MANAGE_CONTEXT;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2208      	movs	r2, #8
 8001ec2:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
            p_ctx->prl.mc_state = PRL_MANAGE_CONTEXT_TX_STATE;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2201      	movs	r2, #1
 8001eca:	f883 20e5 	strb.w	r2, [r3, #229]	@ 0xe5
            ifx_i2c_prl_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS, p_ctx->prl.prl_txrx_buffer, 1);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	f103 02a8 	add.w	r2, r3, #168	@ 0xa8
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	2100      	movs	r1, #0
 8001ed8:	6878      	ldr	r0, [r7, #4]
 8001eda:	f000 fd83 	bl	80029e4 <ifx_i2c_prl_event_handler>
            return_status = IFX_I2C_STACK_SUCCESS;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	81fb      	strh	r3, [r7, #14]
            break;
 8001ee2:	e000      	b.n	8001ee6 <ifx_i2c_prl_close+0x7a>
            break;
 8001ee4:	bf00      	nop
        }
    } while (FALSE);
    return (return_status);
 8001ee6:	89fb      	ldrh	r3, [r7, #14]
}
 8001ee8:	4618      	mov	r0, r3
 8001eea:	3714      	adds	r7, #20
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd90      	pop	{r4, r7, pc}

08001ef0 <ifx_i2c_prl_transceive>:
optiga_lib_status_t ifx_i2c_prl_transceive(ifx_i2c_context_t * p_ctx,
                                           uint8_t * p_tx_data,
                                           uint16_t tx_data_len,
                                           uint8_t * p_rx_data,
                                           uint16_t * p_rx_data_len)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b086      	sub	sp, #24
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	60f8      	str	r0, [r7, #12]
 8001ef8:	60b9      	str	r1, [r7, #8]
 8001efa:	603b      	str	r3, [r7, #0]
 8001efc:	4613      	mov	r3, r2
 8001efe:	80fb      	strh	r3, [r7, #6]
    optiga_lib_status_t return_status = IFX_I2C_STACK_ERROR;
 8001f00:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8001f04:	82fb      	strh	r3, [r7, #22]
    LOG_PRL("[IFX-PRL]: Transceive txlen %d\n", tx_data_len);

    do
    {
        // Check function arguments and presentation Layer must be idle
        if ((NULL == p_tx_data) || (0 == tx_data_len) || (PRL_STATE_IDLE != p_ctx->prl.state))
 8001f06:	68bb      	ldr	r3, [r7, #8]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d05a      	beq.n	8001fc2 <ifx_i2c_prl_transceive+0xd2>
 8001f0c:	88fb      	ldrh	r3, [r7, #6]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d057      	beq.n	8001fc2 <ifx_i2c_prl_transceive+0xd2>
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	f893 30e2 	ldrb.w	r3, [r3, #226]	@ 0xe2
 8001f18:	2b01      	cmp	r3, #1
 8001f1a:	d152      	bne.n	8001fc2 <ifx_i2c_prl_transceive+0xd2>
        {
            break;
        }

        if ((IFX_I2C_SESSION_CONTEXT_RESTORE == p_ctx->manage_context_operation) && 
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	f893 34c2 	ldrb.w	r3, [r3, #1218]	@ 0x4c2
 8001f22:	2b11      	cmp	r3, #17
 8001f24:	d10d      	bne.n	8001f42 <ifx_i2c_prl_transceive+0x52>
            (PRL_RESTORE_NOT_DONE == p_ctx->prl.restore_context_flag))
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	f893 30ec 	ldrb.w	r3, [r3, #236]	@ 0xec
        if ((IFX_I2C_SESSION_CONTEXT_RESTORE == p_ctx->manage_context_operation) && 
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d108      	bne.n	8001f42 <ifx_i2c_prl_transceive+0x52>
        {
            p_ctx->prl.state = PRL_STATE_MANAGE_CONTEXT;
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	2208      	movs	r2, #8
 8001f34:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
            p_ctx->prl.mc_state = PRL_MANAGE_CONTEXT_TX_STATE;
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	f883 20e5 	strb.w	r2, [r3, #229]	@ 0xe5
 8001f40:	e003      	b.n	8001f4a <ifx_i2c_prl_transceive+0x5a>
        }
        else
        {
            p_ctx->prl.state = PRL_STATE_START;
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	2202      	movs	r2, #2
 8001f46:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
        }
        p_ctx->prl.p_actual_payload = p_tx_data;
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	68ba      	ldr	r2, [r7, #8]
 8001f4e:	635a      	str	r2, [r3, #52]	@ 0x34
        p_ctx->prl.actual_payload_length = tx_data_len;
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	88fa      	ldrh	r2, [r7, #6]
 8001f54:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

        if ((SLAVE_PROTECTION == (p_ctx->protection_level & PRL_PROTECTION_MASK)) ||
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
 8001f5e:	f003 0303 	and.w	r3, r3, #3
 8001f62:	2b02      	cmp	r3, #2
 8001f64:	d006      	beq.n	8001f74 <ifx_i2c_prl_transceive+0x84>
            (FULL_PROTECTION == (p_ctx->protection_level & PRL_PROTECTION_MASK)))
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
 8001f6c:	f003 0303 	and.w	r3, r3, #3
        if ((SLAVE_PROTECTION == (p_ctx->protection_level & PRL_PROTECTION_MASK)) ||
 8001f70:	2b03      	cmp	r3, #3
 8001f72:	d103      	bne.n	8001f7c <ifx_i2c_prl_transceive+0x8c>
        {
            p_ctx->prl.p_recv_payload_buffer = p_rx_data;
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	683a      	ldr	r2, [r7, #0]
 8001f78:	639a      	str	r2, [r3, #56]	@ 0x38
 8001f7a:	e003      	b.n	8001f84 <ifx_i2c_prl_transceive+0x94>
        }
        else
        {
            p_ctx->prl.p_recv_payload_buffer = &p_rx_data[PRL_PLAIN_TEST_OFFSET];
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	1d1a      	adds	r2, r3, #4
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	639a      	str	r2, [r3, #56]	@ 0x38
        }
        p_ctx->prl.p_recv_payload_buffer_length = p_rx_data_len;
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	6a3a      	ldr	r2, [r7, #32]
 8001f88:	63da      	str	r2, [r3, #60]	@ 0x3c
        p_ctx->prl.data_retransmit_counter = 0;
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	f883 20eb 	strb.w	r2, [r3, #235]	@ 0xeb
        p_ctx->prl.trans_repeat_status = FALSE;
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	2200      	movs	r2, #0
 8001f96:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
        p_ctx->prl.decryption_failure_counter = 0;
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	f883 20ea 	strb.w	r2, [r3, #234]	@ 0xea
        p_ctx->prl.return_status = IFX_I2C_STACK_SUCCESS;
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
        p_ctx->prl.alert_type = PRL_DEFAULT_ALERT;
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	2211      	movs	r2, #17
 8001fae:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8

        ifx_i2c_prl_event_handler(p_ctx,
 8001fb2:	88fb      	ldrh	r3, [r7, #6]
 8001fb4:	68ba      	ldr	r2, [r7, #8]
 8001fb6:	2100      	movs	r1, #0
 8001fb8:	68f8      	ldr	r0, [r7, #12]
 8001fba:	f000 fd13 	bl	80029e4 <ifx_i2c_prl_event_handler>
                                  IFX_I2C_STACK_SUCCESS,
                                  p_tx_data, tx_data_len);
        return_status = IFX_I2C_STACK_SUCCESS;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	82fb      	strh	r3, [r7, #22]

    } while (FALSE);
    return (return_status);
 8001fc2:	8afb      	ldrh	r3, [r7, #22]
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	3718      	adds	r7, #24
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bd80      	pop	{r7, pc}

08001fcc <ifx_i2c_prl_prf>:

_STATIC_H optiga_lib_status_t ifx_i2c_prl_prf(ifx_i2c_context_t * p_ctx)
{
 8001fcc:	b5b0      	push	{r4, r5, r7, lr}
 8001fce:	b09e      	sub	sp, #120	@ 0x78
 8001fd0:	af06      	add	r7, sp, #24
 8001fd2:	6078      	str	r0, [r7, #4]
    optiga_lib_status_t return_status = IFX_I2C_HANDSHAKE_ERROR;
 8001fd4:	f240 1307 	movw	r3, #263	@ 0x107
 8001fd8:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
    uint8_t label_input[] = PRL_LABEL;
 8001fdc:	4b24      	ldr	r3, [pc, #144]	@ (8002070 <ifx_i2c_prl_prf+0xa4>)
 8001fde:	f107 044c 	add.w	r4, r7, #76	@ 0x4c
 8001fe2:	461d      	mov	r5, r3
 8001fe4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001fe6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001fe8:	682b      	ldr	r3, [r5, #0]
 8001fea:	7023      	strb	r3, [r4, #0]
    uint8_t secret_input[OPTIGA_SHARED_SECRET_MAX_LENGTH];
    uint16_t shared_secret_length;
    do
    {
        //Reading pre-shared secret from datastore
        return_status = pal_os_datastore_read(p_ctx->ifx_i2c_datastore_config->datastore_shared_secret_id,
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8001ff2:	881b      	ldrh	r3, [r3, #0]
 8001ff4:	f107 020a 	add.w	r2, r7, #10
 8001ff8:	f107 010c 	add.w	r1, r7, #12
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f004 fa8f 	bl	8006520 <pal_os_datastore_read>
 8002002:	4603      	mov	r3, r0
 8002004:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
                                              secret_input,
                                              &shared_secret_length);
        if (PAL_STATUS_SUCCESS != return_status)
 8002008:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800200c:	2b00      	cmp	r3, #0
 800200e:	d004      	beq.n	800201a <ifx_i2c_prl_prf+0x4e>
        {
            return_status = IFX_I2C_HANDSHAKE_ERROR;
 8002010:	f240 1307 	movw	r3, #263	@ 0x107
 8002014:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
            break;
 8002018:	e024      	b.n	8002064 <ifx_i2c_prl_prf+0x98>
        }
        if (PAL_STATUS_SUCCESS != pal_crypt_tls_prf_sha256(NULL, secret_input,
 800201a:	8978      	ldrh	r0, [r7, #10]
                                                           shared_secret_length,
                                                           label_input,
                                                           sizeof(label_input) - 1,
                                                           p_ctx->prl.random,
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	3380      	adds	r3, #128	@ 0x80
                                                           sizeof(p_ctx->prl.random),
                                                           p_ctx->prl.session_key,
 8002020:	687a      	ldr	r2, [r7, #4]
 8002022:	3258      	adds	r2, #88	@ 0x58
        if (PAL_STATUS_SUCCESS != pal_crypt_tls_prf_sha256(NULL, secret_input,
 8002024:	f107 044c 	add.w	r4, r7, #76	@ 0x4c
 8002028:	f107 010c 	add.w	r1, r7, #12
 800202c:	2528      	movs	r5, #40	@ 0x28
 800202e:	9504      	str	r5, [sp, #16]
 8002030:	9203      	str	r2, [sp, #12]
 8002032:	2220      	movs	r2, #32
 8002034:	9202      	str	r2, [sp, #8]
 8002036:	9301      	str	r3, [sp, #4]
 8002038:	2310      	movs	r3, #16
 800203a:	9300      	str	r3, [sp, #0]
 800203c:	4623      	mov	r3, r4
 800203e:	4602      	mov	r2, r0
 8002040:	2000      	movs	r0, #0
 8002042:	f004 f882 	bl	800614a <pal_crypt_tls_prf_sha256>
 8002046:	4603      	mov	r3, r0
 8002048:	2b00      	cmp	r3, #0
 800204a:	d003      	beq.n	8002054 <ifx_i2c_prl_prf+0x88>
                                                           sizeof(p_ctx->prl.session_key)))
        {
            return_status = IFX_I2C_HANDSHAKE_ERROR;
 800204c:	f240 1307 	movw	r3, #263	@ 0x107
 8002050:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
        }
        memset(secret_input, 0, shared_secret_length);
 8002054:	897b      	ldrh	r3, [r7, #10]
 8002056:	461a      	mov	r2, r3
 8002058:	f107 030c 	add.w	r3, r7, #12
 800205c:	2100      	movs	r1, #0
 800205e:	4618      	mov	r0, r3
 8002060:	f00a fb2a 	bl	800c6b8 <memset>

    } while (FALSE);
    return (return_status);
 8002064:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
}
 8002068:	4618      	mov	r0, r3
 800206a:	3760      	adds	r7, #96	@ 0x60
 800206c:	46bd      	mov	sp, r7
 800206e:	bdb0      	pop	{r4, r5, r7, pc}
 8002070:	0800d438 	.word	0x0800d438

08002074 <ifx_i2c_prl_form_associated_data>:

_STATIC_H void ifx_i2c_prl_form_associated_data(ifx_i2c_context_t * p_ctx,
                                                uint16_t data_len,
                                                uint32_t seq_number,
                                                uint8_t sctr)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b084      	sub	sp, #16
 8002078:	af00      	add	r7, sp, #0
 800207a:	60f8      	str	r0, [r7, #12]
 800207c:	607a      	str	r2, [r7, #4]
 800207e:	461a      	mov	r2, r3
 8002080:	460b      	mov	r3, r1
 8002082:	817b      	strh	r3, [r7, #10]
 8002084:	4613      	mov	r3, r2
 8002086:	727b      	strb	r3, [r7, #9]
    p_ctx->prl.associate_data[0] = sctr;
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	7a7a      	ldrb	r2, [r7, #9]
 800208c:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    optiga_common_set_uint32(&p_ctx->prl.associate_data[1], seq_number);
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	33a1      	adds	r3, #161	@ 0xa1
 8002094:	6879      	ldr	r1, [r7, #4]
 8002096:	4618      	mov	r0, r3
 8002098:	f003 fd7f 	bl	8005b9a <optiga_common_set_uint32>
    p_ctx->prl.associate_data[5] = p_ctx->protocol_version;
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	f893 24c1 	ldrb.w	r2, [r3, #1217]	@ 0x4c1
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
    optiga_common_set_uint16(&p_ctx->prl.associate_data[6], data_len);
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	33a6      	adds	r3, #166	@ 0xa6
 80020ac:	897a      	ldrh	r2, [r7, #10]
 80020ae:	4611      	mov	r1, r2
 80020b0:	4618      	mov	r0, r3
 80020b2:	f003 fd5b 	bl	8005b6c <optiga_common_set_uint16>
}
 80020b6:	bf00      	nop
 80020b8:	3710      	adds	r7, #16
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}

080020be <ifx_i2c_prl_encrypt_msg>:
_STATIC_H optiga_lib_status_t ifx_i2c_prl_encrypt_msg(ifx_i2c_context_t * p_ctx,
                                                      uint8_t * p_data,
                                                      uint16_t data_len,
                                                      uint32_t seq_number,
                                                      uint8_t sctr)
{
 80020be:	b580      	push	{r7, lr}
 80020c0:	b08e      	sub	sp, #56	@ 0x38
 80020c2:	af06      	add	r7, sp, #24
 80020c4:	60f8      	str	r0, [r7, #12]
 80020c6:	60b9      	str	r1, [r7, #8]
 80020c8:	603b      	str	r3, [r7, #0]
 80020ca:	4613      	mov	r3, r2
 80020cc:	80fb      	strh	r3, [r7, #6]
    optiga_lib_status_t return_status = IFX_I2C_STACK_ERROR;
 80020ce:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80020d2:	83fb      	strh	r3, [r7, #30]
    uint8_t nonce_data[PRL_NONCE_LENGTH];
    do
    {
        //Form associated data
        ifx_i2c_prl_form_associated_data(p_ctx, data_len,seq_number,sctr);
 80020d4:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80020d8:	88f9      	ldrh	r1, [r7, #6]
 80020da:	683a      	ldr	r2, [r7, #0]
 80020dc:	68f8      	ldr	r0, [r7, #12]
 80020de:	f7ff ffc9 	bl	8002074 <ifx_i2c_prl_form_associated_data>
        //Prepare nonce data
        memcpy(nonce_data, &p_ctx->prl.session_key[PRL_MASTER_ENCRYPTION_NONCE_OFFSET], PRL_MASTER_NONCE_LENGTH);
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	3378      	adds	r3, #120	@ 0x78
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	617b      	str	r3, [r7, #20]
        optiga_common_set_uint32(&nonce_data[PRL_MASTER_NONCE_LENGTH], seq_number);
 80020ea:	f107 0314 	add.w	r3, r7, #20
 80020ee:	3304      	adds	r3, #4
 80020f0:	6839      	ldr	r1, [r7, #0]
 80020f2:	4618      	mov	r0, r3
 80020f4:	f003 fd51 	bl	8005b9a <optiga_common_set_uint32>

        if (PAL_STATUS_SUCCESS != (pal_crypt_encrypt_aes128_ccm(NULL,
                                                                p_data,
                                                                data_len,
                                                                &p_ctx->prl.
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	f103 0058 	add.w	r0, r3, #88	@ 0x58
                                                                session_key[PRL_MASTER_ENCRYPTION_KEY_OFFSET],
                                                                nonce_data, PRL_MASTER_NONCE_LENGTH + 
                                                                PRL_SEQ_NUMBER_LENGTH,
                                                                p_ctx->prl.associate_data,
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	33a0      	adds	r3, #160	@ 0xa0
        if (PAL_STATUS_SUCCESS != (pal_crypt_encrypt_aes128_ccm(NULL,
 8002102:	88f9      	ldrh	r1, [r7, #6]
 8002104:	68ba      	ldr	r2, [r7, #8]
 8002106:	9205      	str	r2, [sp, #20]
 8002108:	2208      	movs	r2, #8
 800210a:	9204      	str	r2, [sp, #16]
 800210c:	2208      	movs	r2, #8
 800210e:	9203      	str	r2, [sp, #12]
 8002110:	9302      	str	r3, [sp, #8]
 8002112:	2308      	movs	r3, #8
 8002114:	9301      	str	r3, [sp, #4]
 8002116:	f107 0314 	add.w	r3, r7, #20
 800211a:	9300      	str	r3, [sp, #0]
 800211c:	4603      	mov	r3, r0
 800211e:	460a      	mov	r2, r1
 8002120:	68b9      	ldr	r1, [r7, #8]
 8002122:	2000      	movs	r0, #0
 8002124:	f004 f837 	bl	8006196 <pal_crypt_encrypt_aes128_ccm>
 8002128:	4603      	mov	r3, r0
 800212a:	2b00      	cmp	r3, #0
 800212c:	d102      	bne.n	8002134 <ifx_i2c_prl_encrypt_msg+0x76>
                                                                IFX_I2C_PRL_MAC_SIZE,
                                                                p_data)))
        {
            break;
        }
        return_status = IFX_I2C_STACK_SUCCESS;
 800212e:	2300      	movs	r3, #0
 8002130:	83fb      	strh	r3, [r7, #30]
 8002132:	e000      	b.n	8002136 <ifx_i2c_prl_encrypt_msg+0x78>
            break;
 8002134:	bf00      	nop
    } while (FALSE);
    return (return_status);
 8002136:	8bfb      	ldrh	r3, [r7, #30]
}
 8002138:	4618      	mov	r0, r3
 800213a:	3720      	adds	r7, #32
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}

08002140 <ifx_i2c_prl_decrypt_msg>:
                                                      uint32_t seq_number,
                                                      uint8_t * out_data,
                                                      uint8_t decrypt_key_offset,
                                                      uint8_t decrypt_nonce_offset,
                                                      uint8_t sctr)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b08e      	sub	sp, #56	@ 0x38
 8002144:	af06      	add	r7, sp, #24
 8002146:	60f8      	str	r0, [r7, #12]
 8002148:	60b9      	str	r1, [r7, #8]
 800214a:	603b      	str	r3, [r7, #0]
 800214c:	4613      	mov	r3, r2
 800214e:	80fb      	strh	r3, [r7, #6]
    optiga_lib_status_t return_status = IFX_I2C_STACK_ERROR;
 8002150:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8002154:	83fb      	strh	r3, [r7, #30]
    uint8_t nonce_data[PRL_NONCE_LENGTH];
    do
    {
        //Form associated data
        ifx_i2c_prl_form_associated_data(p_ctx, data_len, seq_number, sctr);
 8002156:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800215a:	88f9      	ldrh	r1, [r7, #6]
 800215c:	683a      	ldr	r2, [r7, #0]
 800215e:	68f8      	ldr	r0, [r7, #12]
 8002160:	f7ff ff88 	bl	8002074 <ifx_i2c_prl_form_associated_data>
        //Prepare nonce data
        memcpy(nonce_data, &p_ctx->prl.session_key[decrypt_nonce_offset], PRL_MASTER_NONCE_LENGTH);
 8002164:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002168:	3358      	adds	r3, #88	@ 0x58
 800216a:	68fa      	ldr	r2, [r7, #12]
 800216c:	4413      	add	r3, r2
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	617b      	str	r3, [r7, #20]
        optiga_common_set_uint32(&nonce_data[PRL_MASTER_NONCE_LENGTH], seq_number);
 8002172:	f107 0314 	add.w	r3, r7, #20
 8002176:	3304      	adds	r3, #4
 8002178:	6839      	ldr	r1, [r7, #0]
 800217a:	4618      	mov	r0, r3
 800217c:	f003 fd0d 	bl	8005b9a <optiga_common_set_uint32>

        if (PAL_STATUS_SUCCESS != (pal_crypt_decrypt_aes128_ccm(NULL,
 8002180:	88fb      	ldrh	r3, [r7, #6]
 8002182:	3308      	adds	r3, #8
 8002184:	b299      	uxth	r1, r3
                                                                p_data,
                                                                (data_len + IFX_I2C_PRL_MAC_SIZE),
                                                                &p_ctx->prl.session_key[decrypt_key_offset],
 8002186:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800218a:	3358      	adds	r3, #88	@ 0x58
 800218c:	68fa      	ldr	r2, [r7, #12]
 800218e:	18d0      	adds	r0, r2, r3
                                                                nonce_data,
                                                                PRL_MASTER_NONCE_LENGTH + PRL_SEQ_NUMBER_LENGTH,
                                                                p_ctx->prl.associate_data,
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	33a0      	adds	r3, #160	@ 0xa0
        if (PAL_STATUS_SUCCESS != (pal_crypt_decrypt_aes128_ccm(NULL,
 8002194:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002196:	9205      	str	r2, [sp, #20]
 8002198:	2208      	movs	r2, #8
 800219a:	9204      	str	r2, [sp, #16]
 800219c:	2208      	movs	r2, #8
 800219e:	9203      	str	r2, [sp, #12]
 80021a0:	9302      	str	r3, [sp, #8]
 80021a2:	2308      	movs	r3, #8
 80021a4:	9301      	str	r3, [sp, #4]
 80021a6:	f107 0314 	add.w	r3, r7, #20
 80021aa:	9300      	str	r3, [sp, #0]
 80021ac:	4603      	mov	r3, r0
 80021ae:	460a      	mov	r2, r1
 80021b0:	68b9      	ldr	r1, [r7, #8]
 80021b2:	2000      	movs	r0, #0
 80021b4:	f004 f810 	bl	80061d8 <pal_crypt_decrypt_aes128_ccm>
 80021b8:	4603      	mov	r3, r0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d102      	bne.n	80021c4 <ifx_i2c_prl_decrypt_msg+0x84>
                                                                IFX_I2C_PRL_MAC_SIZE,
                                                                out_data)))
        {
            break;
        }
        return_status = IFX_I2C_STACK_SUCCESS;
 80021be:	2300      	movs	r3, #0
 80021c0:	83fb      	strh	r3, [r7, #30]
 80021c2:	e000      	b.n	80021c6 <ifx_i2c_prl_decrypt_msg+0x86>
            break;
 80021c4:	bf00      	nop
    } while (FALSE);
    return (return_status);
 80021c6:	8bfb      	ldrh	r3, [r7, #30]
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	3720      	adds	r7, #32
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}

080021d0 <ifx_i2c_prl_send_alert>:

_STATIC_H optiga_lib_status_t ifx_i2c_prl_send_alert(ifx_i2c_context_t * p_ctx)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b086      	sub	sp, #24
 80021d4:	af02      	add	r7, sp, #8
 80021d6:	6078      	str	r0, [r7, #4]
    optiga_lib_status_t return_status = IFX_I2C_STACK_SUCCESS;
 80021d8:	2300      	movs	r3, #0
 80021da:	81fb      	strh	r3, [r7, #14]
    do
    {
        p_ctx->prl.state = PRL_STATE_IDLE;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2201      	movs	r2, #1
 80021e0:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
        if (PRL_INTEGRITY_VIOLATED_ALERT_MSG == p_ctx->prl.alert_type)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 80021ea:	2b04      	cmp	r3, #4
 80021ec:	d134      	bne.n	8002258 <ifx_i2c_prl_send_alert+0x88>
        {
            p_ctx->prl.decryption_failure_counter++;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	f893 30ea 	ldrb.w	r3, [r3, #234]	@ 0xea
 80021f4:	3301      	adds	r3, #1
 80021f6:	b2da      	uxtb	r2, r3
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	f883 20ea 	strb.w	r2, [r3, #234]	@ 0xea
            p_ctx->prl.state = PRL_STATE_VERIFY;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2203      	movs	r2, #3
 8002202:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
            p_ctx->prl.return_status = IFX_I2C_STACK_SUCCESS;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2200      	movs	r2, #0
 800220a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
            //lint --e{835} suppress "Protection bits in SCTR is set to 0 for alert message"
            FORM_SCTR_HEADER(p_ctx, PRL_ALERT_PROTOCOL, p_ctx->prl.alert_type, 0);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 8002214:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002218:	b2da      	uxtb	r2, r3
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	f883 20e6 	strb.w	r2, [r3, #230]	@ 0xe6
            p_ctx->prl.prl_txrx_buffer[0] = p_ctx->prl.sctr;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	f893 20e6 	ldrb.w	r2, [r3, #230]	@ 0xe6
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
            return_status = ifx_i2c_tl_transceive(p_ctx,
                                                  p_ctx->prl.prl_txrx_buffer,
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	f103 01a8 	add.w	r1, r3, #168	@ 0xa8
            return_status = ifx_i2c_tl_transceive(p_ctx,
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	3354      	adds	r3, #84	@ 0x54
 800223a:	9300      	str	r3, [sp, #0]
 800223c:	4613      	mov	r3, r2
 800223e:	2201      	movs	r2, #1
 8002240:	6878      	ldr	r0, [r7, #4]
 8002242:	f001 f8a9 	bl	8003398 <ifx_i2c_tl_transceive>
 8002246:	4603      	mov	r3, r0
 8002248:	81fb      	strh	r3, [r7, #14]
                                                  1,
                                                  p_ctx->prl.p_recv_payload_buffer,
                                                  &p_ctx->prl.prl_receive_length);
            *p_ctx->prl.p_recv_payload_buffer_length = p_ctx->prl.prl_receive_length;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800224e:	687a      	ldr	r2, [r7, #4]
 8002250:	f8b2 2054 	ldrh.w	r2, [r2, #84]	@ 0x54
 8002254:	801a      	strh	r2, [r3, #0]
 8002256:	e00d      	b.n	8002274 <ifx_i2c_prl_send_alert+0xa4>
        }
        else
        {
            p_ctx->prl.return_status = IFX_I2C_SESSION_ERROR;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	f44f 7284 	mov.w	r2, #264	@ 0x108
 800225e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
            p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2200      	movs	r2, #0
 8002266:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
            p_ctx->prl.alert_type = PRL_INVALID_ALERT;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	22ff      	movs	r2, #255	@ 0xff
 800226e:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
            break;
 8002272:	bf00      	nop
        }

    } while (FALSE);
    return (return_status);
 8002274:	89fb      	ldrh	r3, [r7, #14]
}
 8002276:	4618      	mov	r0, r3
 8002278:	3710      	adds	r7, #16
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}

0800227e <ifx_i2c_prl_do_handshake>:

_STATIC_H optiga_lib_status_t ifx_i2c_prl_do_handshake(ifx_i2c_context_t * p_ctx, const uint8_t * p_data)
{
 800227e:	b580      	push	{r7, lr}
 8002280:	b08a      	sub	sp, #40	@ 0x28
 8002282:	af04      	add	r7, sp, #16
 8002284:	6078      	str	r0, [r7, #4]
 8002286:	6039      	str	r1, [r7, #0]
    uint8_t sseq[4];
    optiga_lib_status_t return_status = IFX_I2C_STACK_ERROR;
 8002288:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800228c:	82fb      	strh	r3, [r7, #22]
    uint32_t exit_machine = FALSE;
 800228e:	2300      	movs	r3, #0
 8002290:	613b      	str	r3, [r7, #16]
    LOG_PRL("[IFX-PRL]: Do Handshake \n");

    do
    {
        switch (p_ctx->prl.hs_state)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	f893 30e3 	ldrb.w	r3, [r3, #227]	@ 0xe3
 8002298:	2b55      	cmp	r3, #85	@ 0x55
 800229a:	f000 8178 	beq.w	800258e <ifx_i2c_prl_do_handshake+0x310>
 800229e:	2b55      	cmp	r3, #85	@ 0x55
 80022a0:	f300 817f 	bgt.w	80025a2 <ifx_i2c_prl_do_handshake+0x324>
 80022a4:	2b44      	cmp	r3, #68	@ 0x44
 80022a6:	f000 8100 	beq.w	80024aa <ifx_i2c_prl_do_handshake+0x22c>
 80022aa:	2b44      	cmp	r3, #68	@ 0x44
 80022ac:	f300 8179 	bgt.w	80025a2 <ifx_i2c_prl_do_handshake+0x324>
 80022b0:	2b33      	cmp	r3, #51	@ 0x33
 80022b2:	f000 8095 	beq.w	80023e0 <ifx_i2c_prl_do_handshake+0x162>
 80022b6:	2b33      	cmp	r3, #51	@ 0x33
 80022b8:	f300 8173 	bgt.w	80025a2 <ifx_i2c_prl_do_handshake+0x324>
 80022bc:	2b11      	cmp	r3, #17
 80022be:	d002      	beq.n	80022c6 <ifx_i2c_prl_do_handshake+0x48>
 80022c0:	2b22      	cmp	r3, #34	@ 0x22
 80022c2:	d034      	beq.n	800232e <ifx_i2c_prl_do_handshake+0xb0>
                p_ctx->prl.alert_type = PRL_INVALID_ALERT;
                exit_machine = FALSE;
            }
            break;
            default:
            break;
 80022c4:	e16d      	b.n	80025a2 <ifx_i2c_prl_do_handshake+0x324>
                FORM_SCTR_HEADER(p_ctx,PRL_HANDSHAKE_PROTOCOL, PRL_MASTER_HELLO_MSG, 0);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2200      	movs	r2, #0
 80022ca:	f883 20e6 	strb.w	r2, [r3, #230]	@ 0xe6
                p_ctx->prl.prl_txrx_buffer[PRL_SCTR_OFFSET] = p_ctx->prl.sctr;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	f893 20e6 	ldrb.w	r2, [r3, #230]	@ 0xe6
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
                p_ctx->prl.prl_txrx_buffer[PRL_PROTOCOL_VERSION_OFFSET] = p_ctx->protocol_version;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	f893 24c1 	ldrb.w	r2, [r3, #1217]	@ 0x4c1
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
                p_ctx->prl.prl_receive_length = PRL_SLAVE_HELLO_LENGTH;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2226      	movs	r2, #38	@ 0x26
 80022ea:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
                                                      p_ctx->prl.prl_txrx_buffer,
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	f103 01a8 	add.w	r1, r3, #168	@ 0xa8
                                                      p_ctx->prl.prl_txrx_buffer,
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	f103 02a8 	add.w	r2, r3, #168	@ 0xa8
                return_status = ifx_i2c_tl_transceive(p_ctx,
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	3354      	adds	r3, #84	@ 0x54
 80022fe:	9300      	str	r3, [sp, #0]
 8002300:	4613      	mov	r3, r2
 8002302:	2202      	movs	r2, #2
 8002304:	6878      	ldr	r0, [r7, #4]
 8002306:	f001 f847 	bl	8003398 <ifx_i2c_tl_transceive>
 800230a:	4603      	mov	r3, r0
 800230c:	82fb      	strh	r3, [r7, #22]
                if (IFX_I2C_STACK_ERROR == return_status)
 800230e:	8afb      	ldrh	r3, [r7, #22]
 8002310:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8002314:	d106      	bne.n	8002324 <ifx_i2c_prl_do_handshake+0xa6>
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2255      	movs	r2, #85	@ 0x55
 800231a:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                    exit_machine = TRUE;
 800231e:	2301      	movs	r3, #1
 8002320:	613b      	str	r3, [r7, #16]
                    break;
 8002322:	e13f      	b.n	80025a4 <ifx_i2c_prl_do_handshake+0x326>
                p_ctx->prl.hs_state = PRL_HS_VERIFY_HELLO;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2222      	movs	r2, #34	@ 0x22
 8002328:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
            break;
 800232c:	e13a      	b.n	80025a4 <ifx_i2c_prl_do_handshake+0x326>
                exit_machine = TRUE;
 800232e:	2301      	movs	r3, #1
 8002330:	613b      	str	r3, [r7, #16]
                if ((((p_data[PRL_SCTR_OFFSET] & (PRL_ALERT_PROTOCOL | PRL_FATAL_ALERT_MSG)) ||
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	781b      	ldrb	r3, [r3, #0]
 8002336:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800233a:	2b00      	cmp	r3, #0
 800233c:	d105      	bne.n	800234a <ifx_i2c_prl_do_handshake+0xcc>
                    (p_data[PRL_SCTR_OFFSET] & (PRL_ALERT_PROTOCOL | PRL_INTEGRITY_VIOLATED_ALERT_MSG))) &&
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	781b      	ldrb	r3, [r3, #0]
 8002342:	f003 0344 	and.w	r3, r3, #68	@ 0x44
                if ((((p_data[PRL_SCTR_OFFSET] & (PRL_ALERT_PROTOCOL | PRL_FATAL_ALERT_MSG)) ||
 8002346:	2b00      	cmp	r3, #0
 8002348:	d00e      	beq.n	8002368 <ifx_i2c_prl_do_handshake+0xea>
                    (1 == p_ctx->prl.prl_receive_length)))
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
                    (p_data[PRL_SCTR_OFFSET] & (PRL_ALERT_PROTOCOL | PRL_INTEGRITY_VIOLATED_ALERT_MSG))) &&
 8002350:	2b01      	cmp	r3, #1
 8002352:	d109      	bne.n	8002368 <ifx_i2c_prl_do_handshake+0xea>
                    return_status = IFX_I2C_HANDSHAKE_ERROR;
 8002354:	f240 1307 	movw	r3, #263	@ 0x107
 8002358:	82fb      	strh	r3, [r7, #22]
                    p_ctx->prl.alert_type = PRL_INVALID_ALERT;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	22ff      	movs	r2, #255	@ 0xff
 800235e:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
                    exit_machine = FALSE;
 8002362:	2300      	movs	r3, #0
 8002364:	613b      	str	r3, [r7, #16]
                    break;
 8002366:	e11d      	b.n	80025a4 <ifx_i2c_prl_do_handshake+0x326>
                if ((PRL_SLAVE_HELLO_LENGTH != p_ctx->prl.prl_receive_length) || (0 != p_data[PRL_SCTR_OFFSET]) ||
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800236e:	2b26      	cmp	r3, #38	@ 0x26
 8002370:	d108      	bne.n	8002384 <ifx_i2c_prl_do_handshake+0x106>
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	781b      	ldrb	r3, [r3, #0]
 8002376:	2b00      	cmp	r3, #0
 8002378:	d104      	bne.n	8002384 <ifx_i2c_prl_do_handshake+0x106>
                    (PROTOCOL_VERSION_PRE_SHARED_SECRET != p_data[PRL_PROTOCOL_VERSION_OFFSET]))
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	3301      	adds	r3, #1
 800237e:	781b      	ldrb	r3, [r3, #0]
                if ((PRL_SLAVE_HELLO_LENGTH != p_ctx->prl.prl_receive_length) || (0 != p_data[PRL_SCTR_OFFSET]) ||
 8002380:	2b01      	cmp	r3, #1
 8002382:	d004      	beq.n	800238e <ifx_i2c_prl_do_handshake+0x110>
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2255      	movs	r2, #85	@ 0x55
 8002388:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                    break;
 800238c:	e10a      	b.n	80025a4 <ifx_i2c_prl_do_handshake+0x326>
                p_ctx->prl.slave_sequence_number = optiga_common_get_uint32(&p_data[PRL_SLAVE_HELLO_SEQ_NUMBER_OFFSET]);
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	3322      	adds	r3, #34	@ 0x22
 8002392:	4618      	mov	r0, r3
 8002394:	f003 fc22 	bl	8005bdc <optiga_common_get_uint32>
 8002398:	4602      	mov	r2, r0
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	649a      	str	r2, [r3, #72]	@ 0x48
                p_ctx->prl.save_slave_sequence_number = p_ctx->prl.slave_sequence_number;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	64da      	str	r2, [r3, #76]	@ 0x4c
                memcpy(p_ctx->prl.random, &p_data[PRL_RANDOM_DATAOFFSET], PRL_RANDOM_DATA_LENGTH);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	f103 0080 	add.w	r0, r3, #128	@ 0x80
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	3302      	adds	r3, #2
 80023b0:	2220      	movs	r2, #32
 80023b2:	4619      	mov	r1, r3
 80023b4:	f00a f9c5 	bl	800c742 <memcpy>
                return_status = ifx_i2c_prl_prf(p_ctx);
 80023b8:	6878      	ldr	r0, [r7, #4]
 80023ba:	f7ff fe07 	bl	8001fcc <ifx_i2c_prl_prf>
 80023be:	4603      	mov	r3, r0
 80023c0:	82fb      	strh	r3, [r7, #22]
                if (IFX_I2C_HANDSHAKE_ERROR == return_status)
 80023c2:	8afb      	ldrh	r3, [r7, #22]
 80023c4:	f240 1207 	movw	r2, #263	@ 0x107
 80023c8:	4293      	cmp	r3, r2
 80023ca:	d104      	bne.n	80023d6 <ifx_i2c_prl_do_handshake+0x158>
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2255      	movs	r2, #85	@ 0x55
 80023d0:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                    break;
 80023d4:	e0e6      	b.n	80025a4 <ifx_i2c_prl_do_handshake+0x326>
                p_ctx->prl.hs_state = PRL_HS_SEND_FINISHED;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2233      	movs	r2, #51	@ 0x33
 80023da:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
            break;
 80023de:	e0e1      	b.n	80025a4 <ifx_i2c_prl_do_handshake+0x326>
                FORM_SCTR_HEADER(p_ctx, PRL_HANDSHAKE_PROTOCOL, PRL_MASTER_FINISHED_MSG,0);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2208      	movs	r2, #8
 80023e4:	f883 20e6 	strb.w	r2, [r3, #230]	@ 0xe6
                exit_machine = FALSE;
 80023e8:	2300      	movs	r3, #0
 80023ea:	613b      	str	r3, [r7, #16]
                memcpy(&p_ctx->prl.prl_txrx_buffer[IFX_I2C_PRL_HEADER_SIZE] ,p_ctx->prl.random, PRL_RANDOM_DATA_LENGTH);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	f103 00ad 	add.w	r0, r3, #173	@ 0xad
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	3380      	adds	r3, #128	@ 0x80
 80023f6:	2220      	movs	r2, #32
 80023f8:	4619      	mov	r1, r3
 80023fa:	f00a f9a2 	bl	800c742 <memcpy>
                optiga_common_set_uint32(&p_ctx->prl.prl_txrx_buffer[PRL_RANDOM_DATA_LENGTH + IFX_I2C_PRL_HEADER_SIZE],
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	f103 02cd 	add.w	r2, r3, #205	@ 0xcd
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002408:	4619      	mov	r1, r3
 800240a:	4610      	mov	r0, r2
 800240c:	f003 fbc5 	bl	8005b9a <optiga_common_set_uint32>
                return_status = ifx_i2c_prl_encrypt_msg(p_ctx,
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	f103 01ad 	add.w	r1, r3, #173	@ 0xad
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	f893 30e6 	ldrb.w	r3, [r3, #230]	@ 0xe6
 8002420:	9300      	str	r3, [sp, #0]
 8002422:	4613      	mov	r3, r2
 8002424:	2224      	movs	r2, #36	@ 0x24
 8002426:	6878      	ldr	r0, [r7, #4]
 8002428:	f7ff fe49 	bl	80020be <ifx_i2c_prl_encrypt_msg>
 800242c:	4603      	mov	r3, r0
 800242e:	82fb      	strh	r3, [r7, #22]
                if (IFX_I2C_STACK_ERROR == return_status)
 8002430:	8afb      	ldrh	r3, [r7, #22]
 8002432:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8002436:	d106      	bne.n	8002446 <ifx_i2c_prl_do_handshake+0x1c8>
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2255      	movs	r2, #85	@ 0x55
 800243c:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                    exit_machine = TRUE;
 8002440:	2301      	movs	r3, #1
 8002442:	613b      	str	r3, [r7, #16]
                    break;
 8002444:	e0ae      	b.n	80025a4 <ifx_i2c_prl_do_handshake+0x326>
                p_ctx->prl.prl_txrx_buffer[PRL_SCTR_OFFSET] = p_ctx->prl.sctr;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	f893 20e6 	ldrb.w	r2, [r3, #230]	@ 0xe6
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
                optiga_common_set_uint32(&p_ctx->prl.prl_txrx_buffer[1], p_ctx->prl.slave_sequence_number);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	f103 02a9 	add.w	r2, r3, #169	@ 0xa9
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800245c:	4619      	mov	r1, r3
 800245e:	4610      	mov	r0, r2
 8002460:	f003 fb9b 	bl	8005b9a <optiga_common_set_uint32>
                p_ctx->prl.prl_receive_length = PRL_FINISHED_DATA_LENGTH + 1;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2231      	movs	r2, #49	@ 0x31
 8002468:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
                                                      p_ctx->prl.prl_txrx_buffer,
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	f103 01a8 	add.w	r1, r3, #168	@ 0xa8
                                                      p_ctx->prl.prl_txrx_buffer,
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	f103 02a8 	add.w	r2, r3, #168	@ 0xa8
                return_status = ifx_i2c_tl_transceive(p_ctx,
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	3354      	adds	r3, #84	@ 0x54
 800247c:	9300      	str	r3, [sp, #0]
 800247e:	4613      	mov	r3, r2
 8002480:	2231      	movs	r2, #49	@ 0x31
 8002482:	6878      	ldr	r0, [r7, #4]
 8002484:	f000 ff88 	bl	8003398 <ifx_i2c_tl_transceive>
 8002488:	4603      	mov	r3, r0
 800248a:	82fb      	strh	r3, [r7, #22]
                if (IFX_I2C_STACK_SUCCESS != return_status)
 800248c:	8afb      	ldrh	r3, [r7, #22]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d006      	beq.n	80024a0 <ifx_i2c_prl_do_handshake+0x222>
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2255      	movs	r2, #85	@ 0x55
 8002496:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                    exit_machine = TRUE;
 800249a:	2301      	movs	r3, #1
 800249c:	613b      	str	r3, [r7, #16]
                    break;
 800249e:	e081      	b.n	80025a4 <ifx_i2c_prl_do_handshake+0x326>
                p_ctx->prl.hs_state = PRL_HS_VERIFY_FINISHED;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2244      	movs	r2, #68	@ 0x44
 80024a4:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
            break;
 80024a8:	e07c      	b.n	80025a4 <ifx_i2c_prl_do_handshake+0x326>
                if ((PRL_MASTER_FINISHED_MSG != p_data[PRL_SCTR_OFFSET]) ||
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	781b      	ldrb	r3, [r3, #0]
 80024ae:	2b08      	cmp	r3, #8
 80024b0:	d104      	bne.n	80024bc <ifx_i2c_prl_do_handshake+0x23e>
                    ((PRL_FINISHED_DATA_LENGTH + 1) != p_ctx->prl.prl_receive_length))
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
                if ((PRL_MASTER_FINISHED_MSG != p_data[PRL_SCTR_OFFSET]) ||
 80024b8:	2b31      	cmp	r3, #49	@ 0x31
 80024ba:	d006      	beq.n	80024ca <ifx_i2c_prl_do_handshake+0x24c>
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2255      	movs	r2, #85	@ 0x55
 80024c0:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                    exit_machine = TRUE;
 80024c4:	2301      	movs	r3, #1
 80024c6:	613b      	str	r3, [r7, #16]
                    break;
 80024c8:	e06c      	b.n	80025a4 <ifx_i2c_prl_do_handshake+0x326>
                p_ctx->prl.master_sequence_number = optiga_common_get_uint32(&p_data[1]);
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	3301      	adds	r3, #1
 80024ce:	4618      	mov	r0, r3
 80024d0:	f003 fb84 	bl	8005bdc <optiga_common_get_uint32>
 80024d4:	4602      	mov	r2, r0
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	645a      	str	r2, [r3, #68]	@ 0x44
                return_status = ifx_i2c_prl_decrypt_msg(p_ctx,
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	1d59      	adds	r1, r3, #5
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6c58      	ldr	r0, [r3, #68]	@ 0x44
                                                        p_ctx->prl.prl_txrx_buffer,
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	33a8      	adds	r3, #168	@ 0xa8
                return_status = ifx_i2c_prl_decrypt_msg(p_ctx,
 80024e6:	687a      	ldr	r2, [r7, #4]
 80024e8:	f892 20e6 	ldrb.w	r2, [r2, #230]	@ 0xe6
 80024ec:	9203      	str	r2, [sp, #12]
 80024ee:	2224      	movs	r2, #36	@ 0x24
 80024f0:	9202      	str	r2, [sp, #8]
 80024f2:	2210      	movs	r2, #16
 80024f4:	9201      	str	r2, [sp, #4]
 80024f6:	9300      	str	r3, [sp, #0]
 80024f8:	4603      	mov	r3, r0
 80024fa:	2224      	movs	r2, #36	@ 0x24
 80024fc:	6878      	ldr	r0, [r7, #4]
 80024fe:	f7ff fe1f 	bl	8002140 <ifx_i2c_prl_decrypt_msg>
 8002502:	4603      	mov	r3, r0
 8002504:	82fb      	strh	r3, [r7, #22]
                if (IFX_I2C_STACK_ERROR == return_status)
 8002506:	8afb      	ldrh	r3, [r7, #22]
 8002508:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 800250c:	d106      	bne.n	800251c <ifx_i2c_prl_do_handshake+0x29e>
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2255      	movs	r2, #85	@ 0x55
 8002512:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                    exit_machine = TRUE;
 8002516:	2301      	movs	r3, #1
 8002518:	613b      	str	r3, [r7, #16]
                    break;
 800251a:	e043      	b.n	80025a4 <ifx_i2c_prl_do_handshake+0x326>
                optiga_common_set_uint32(sseq, p_ctx->prl.master_sequence_number);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002520:	f107 030c 	add.w	r3, r7, #12
 8002524:	4611      	mov	r1, r2
 8002526:	4618      	mov	r0, r3
 8002528:	f003 fb37 	bl	8005b9a <optiga_common_set_uint32>
                if (0 != (memcmp(p_ctx->prl.random, p_ctx->prl.prl_txrx_buffer, PRL_RANDOM_DATA_LENGTH)))
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	f103 0080 	add.w	r0, r3, #128	@ 0x80
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	33a8      	adds	r3, #168	@ 0xa8
 8002536:	2220      	movs	r2, #32
 8002538:	4619      	mov	r1, r3
 800253a:	f00a f8ad 	bl	800c698 <memcmp>
 800253e:	4603      	mov	r3, r0
 8002540:	2b00      	cmp	r3, #0
 8002542:	d009      	beq.n	8002558 <ifx_i2c_prl_do_handshake+0x2da>
                    return_status = IFX_I2C_HANDSHAKE_ERROR;
 8002544:	f240 1307 	movw	r3, #263	@ 0x107
 8002548:	82fb      	strh	r3, [r7, #22]
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	2255      	movs	r2, #85	@ 0x55
 800254e:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                    exit_machine = TRUE;
 8002552:	2301      	movs	r3, #1
 8002554:	613b      	str	r3, [r7, #16]
                    break;
 8002556:	e025      	b.n	80025a4 <ifx_i2c_prl_do_handshake+0x326>
                if (0 != (memcmp(sseq, &p_ctx->prl.prl_txrx_buffer[PRL_RANDOM_DATA_LENGTH], PRL_SEQ_NUMBER_LENGTH)))
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	f103 01c8 	add.w	r1, r3, #200	@ 0xc8
 800255e:	f107 030c 	add.w	r3, r7, #12
 8002562:	2204      	movs	r2, #4
 8002564:	4618      	mov	r0, r3
 8002566:	f00a f897 	bl	800c698 <memcmp>
 800256a:	4603      	mov	r3, r0
 800256c:	2b00      	cmp	r3, #0
 800256e:	d009      	beq.n	8002584 <ifx_i2c_prl_do_handshake+0x306>
                    return_status = IFX_I2C_HANDSHAKE_ERROR;
 8002570:	f240 1307 	movw	r3, #263	@ 0x107
 8002574:	82fb      	strh	r3, [r7, #22]
                    p_ctx->prl.hs_state = PRL_HS_ERROR;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2255      	movs	r2, #85	@ 0x55
 800257a:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                    exit_machine = TRUE;
 800257e:	2301      	movs	r3, #1
 8002580:	613b      	str	r3, [r7, #16]
                    break;
 8002582:	e00f      	b.n	80025a4 <ifx_i2c_prl_do_handshake+0x326>
                p_ctx->prl.negotiation_state = PRL_NEGOTIATION_DONE;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2201      	movs	r2, #1
 8002588:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
            break;
 800258c:	e00a      	b.n	80025a4 <ifx_i2c_prl_do_handshake+0x326>
                return_status = IFX_I2C_HANDSHAKE_ERROR;
 800258e:	f240 1307 	movw	r3, #263	@ 0x107
 8002592:	82fb      	strh	r3, [r7, #22]
                p_ctx->prl.alert_type = PRL_INVALID_ALERT;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	22ff      	movs	r2, #255	@ 0xff
 8002598:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
                exit_machine = FALSE;
 800259c:	2300      	movs	r3, #0
 800259e:	613b      	str	r3, [r7, #16]
            break;
 80025a0:	e000      	b.n	80025a4 <ifx_i2c_prl_do_handshake+0x326>
            break;
 80025a2:	bf00      	nop
        }

    } while (TRUE == exit_machine);
 80025a4:	693b      	ldr	r3, [r7, #16]
 80025a6:	2b01      	cmp	r3, #1
 80025a8:	f43f ae73 	beq.w	8002292 <ifx_i2c_prl_do_handshake+0x14>

    return (return_status);
 80025ac:	8afb      	ldrh	r3, [r7, #22]
}
 80025ae:	4618      	mov	r0, r3
 80025b0:	3718      	adds	r7, #24
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}

080025b6 <ifx_i2c_prl_do_manage_context>:

_STATIC_H optiga_lib_status_t ifx_i2c_prl_do_manage_context(ifx_i2c_context_t * p_ctx,
                                                            const uint8_t * p_data,
                                                            uint16_t data_len,
                                                            uint8_t * exit_machine)
{
 80025b6:	b580      	push	{r7, lr}
 80025b8:	b094      	sub	sp, #80	@ 0x50
 80025ba:	af02      	add	r7, sp, #8
 80025bc:	60f8      	str	r0, [r7, #12]
 80025be:	60b9      	str	r1, [r7, #8]
 80025c0:	603b      	str	r3, [r7, #0]
 80025c2:	4613      	mov	r3, r2
 80025c4:	80fb      	strh	r3, [r7, #6]
    ifx_i2c_prl_manage_context_t prl_saved_ctx;
    optiga_lib_status_t return_status = IFX_I2C_STACK_ERROR;
 80025c6:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80025ca:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    uint8_t sctr;

    switch (p_ctx->prl.mc_state)
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	f893 30e5 	ldrb.w	r3, [r3, #229]	@ 0xe5
 80025d4:	2b01      	cmp	r3, #1
 80025d6:	d003      	beq.n	80025e0 <ifx_i2c_prl_do_manage_context+0x2a>
 80025d8:	2b02      	cmp	r3, #2
 80025da:	f000 80eb 	beq.w	80027b4 <ifx_i2c_prl_do_manage_context+0x1fe>
 80025de:	e1df      	b.n	80029a0 <ifx_i2c_prl_do_manage_context+0x3ea>
    {
        case PRL_MANAGE_CONTEXT_TX_STATE:
        {
            LOG_PRL("[IFX-PRL]: PRL_STATE_MANAGE_CONTEXT \n");
            if (0 != (p_ctx->protection_level & RE_ESTABLISH))
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
 80025e6:	b25b      	sxtb	r3, r3
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	da07      	bge.n	80025fc <ifx_i2c_prl_do_manage_context+0x46>
            {
                p_ctx->prl.state = PRL_STATE_START;
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	2202      	movs	r2, #2
 80025f0:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                return_status = IFX_I2C_STACK_SUCCESS;
 80025f4:	2300      	movs	r3, #0
 80025f6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                break;
 80025fa:	e1ed      	b.n	80029d8 <ifx_i2c_prl_do_manage_context+0x422>
            }

            if (IFX_I2C_SESSION_CONTEXT_SAVE == p_ctx->manage_context_operation)
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	f893 34c2 	ldrb.w	r3, [r3, #1218]	@ 0x4c2
 8002602:	2b22      	cmp	r3, #34	@ 0x22
 8002604:	d10c      	bne.n	8002620 <ifx_i2c_prl_do_manage_context+0x6a>
            {
                p_ctx->prl.prl_txrx_buffer[0] = PRL_SAVE_CONTEXT_MSG;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	2260      	movs	r2, #96	@ 0x60
 800260a:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
                p_ctx->prl.prl_receive_length = 1;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	2201      	movs	r2, #1
 8002612:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
                p_ctx->prl.prl_txrx_receive_length = 1;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	2201      	movs	r2, #1
 800261a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
 800261e:	e0a6      	b.n	800276e <ifx_i2c_prl_do_manage_context+0x1b8>
            }
            else if (IFX_I2C_SESSION_CONTEXT_RESTORE == p_ctx->manage_context_operation)
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	f893 34c2 	ldrb.w	r3, [r3, #1218]	@ 0x4c2
 8002626:	2b11      	cmp	r3, #17
 8002628:	f040 8093 	bne.w	8002752 <ifx_i2c_prl_do_manage_context+0x19c>
            {
                /// Restoring saved context from data store
                if (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id)
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8002632:	885b      	ldrh	r3, [r3, #2]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d033      	beq.n	80026a0 <ifx_i2c_prl_do_manage_context+0xea>
                {
                    p_ctx->prl.prl_receive_length = sizeof(p_ctx->prl.prl_saved_ctx);
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	2234      	movs	r2, #52	@ 0x34
 800263c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
                    return_status = pal_os_datastore_read(p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id,
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8002646:	8858      	ldrh	r0, [r3, #2]
                                                          (uint8_t * )&p_ctx->prl.prl_saved_ctx,
 8002648:	68f9      	ldr	r1, [r7, #12]
                    return_status = pal_os_datastore_read(p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id,
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	3354      	adds	r3, #84	@ 0x54
 800264e:	461a      	mov	r2, r3
 8002650:	f003 ff66 	bl	8006520 <pal_os_datastore_read>
 8002654:	4603      	mov	r3, r0
 8002656:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                                                          &p_ctx->prl.prl_receive_length);
                    if (PAL_STATUS_FAILURE == return_status)
 800265a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800265e:	2b01      	cmp	r3, #1
 8002660:	f000 81b7 	beq.w	80029d2 <ifx_i2c_prl_do_manage_context+0x41c>
                    {
                        break;
                    }
                    p_ctx->prl.negotiation_state = p_ctx->prl.prl_saved_ctx.negotiation_state;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
                    if (p_ctx->prl.prl_saved_ctx.stored_context_flag == FALSE)
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8002676:	2b00      	cmp	r3, #0
 8002678:	d130      	bne.n	80026dc <ifx_i2c_prl_do_manage_context+0x126>
                    {
                        p_ctx->prl.state = PRL_STATE_START;
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	2202      	movs	r2, #2
 800267e:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                        p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	2200      	movs	r2, #0
 8002686:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
                        p_ctx->prl.restore_context_flag = PRL_RESTORE_DONE;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	2201      	movs	r2, #1
 800268e:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
                        *exit_machine = TRUE;
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	2201      	movs	r2, #1
 8002696:	701a      	strb	r2, [r3, #0]
                        return_status = IFX_I2C_STACK_SUCCESS;
 8002698:	2300      	movs	r3, #0
 800269a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                        break;
 800269e:	e19b      	b.n	80029d8 <ifx_i2c_prl_do_manage_context+0x422>
                    }
                }
                else
                {
                    if (p_ctx->prl.prl_saved_ctx.stored_context_flag == FALSE)
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d112      	bne.n	80026d0 <ifx_i2c_prl_do_manage_context+0x11a>
                    {
                        p_ctx->prl.state = PRL_STATE_START;
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	2202      	movs	r2, #2
 80026ae:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                        p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	2200      	movs	r2, #0
 80026b6:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
                        p_ctx->prl.restore_context_flag = PRL_RESTORE_DONE;
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	2201      	movs	r2, #1
 80026be:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
                        *exit_machine = TRUE;
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	2201      	movs	r2, #1
 80026c6:	701a      	strb	r2, [r3, #0]
                        return_status = IFX_I2C_STACK_SUCCESS;
 80026c8:	2300      	movs	r3, #0
 80026ca:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                        break;
 80026ce:	e183      	b.n	80029d8 <ifx_i2c_prl_do_manage_context+0x422>
                    }
                    else
                    {
                        p_ctx->prl.negotiation_state = p_ctx->prl.prl_saved_ctx.negotiation_state;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
                    }
                }
                ///Prepare restore message
                p_ctx->prl.prl_txrx_buffer[PRL_SCTR_OFFSET] = PRL_RESTORE_CONTEXT_MSG;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	2268      	movs	r2, #104	@ 0x68
 80026e0:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
                optiga_common_set_uint32(&p_ctx->prl.prl_txrx_buffer[1], 
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	f103 02a9 	add.w	r2, r3, #169	@ 0xa9
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	4619      	mov	r1, r3
 80026f0:	4610      	mov	r0, r2
 80026f2:	f003 fa52 	bl	8005b9a <optiga_common_set_uint32>
                                         p_ctx->prl.prl_saved_ctx.save_slave_sequence_number);
                p_ctx->prl.prl_txrx_receive_length = 5;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	2205      	movs	r2, #5
 80026fa:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
                prl_saved_ctx.stored_context_flag = FALSE;
 80026fe:	2300      	movs	r3, #0
 8002700:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
                p_ctx->prl.prl_receive_length = 5;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	2205      	movs	r2, #5
 8002708:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
                p_ctx->prl.prl_saved_ctx.stored_context_flag = FALSE;
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	2200      	movs	r2, #0
 8002710:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
                ///Clearing the saved context in data store
                if (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id)
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 800271a:	885b      	ldrh	r3, [r3, #2]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d026      	beq.n	800276e <ifx_i2c_prl_do_manage_context+0x1b8>
                {
                    memset((uint8_t * )&prl_saved_ctx,0,sizeof(prl_saved_ctx));
 8002720:	f107 0310 	add.w	r3, r7, #16
 8002724:	2234      	movs	r2, #52	@ 0x34
 8002726:	2100      	movs	r1, #0
 8002728:	4618      	mov	r0, r3
 800272a:	f009 ffc5 	bl	800c6b8 <memset>
                    return_status = pal_os_datastore_write(p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id,
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8002734:	885b      	ldrh	r3, [r3, #2]
 8002736:	f107 0110 	add.w	r1, r7, #16
 800273a:	2234      	movs	r2, #52	@ 0x34
 800273c:	4618      	mov	r0, r3
 800273e:	f003 fe71 	bl	8006424 <pal_os_datastore_write>
 8002742:	4603      	mov	r3, r0
 8002744:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                                                           (uint8_t * )&prl_saved_ctx,
                                                           sizeof(prl_saved_ctx));
                    if (PAL_STATUS_FAILURE == return_status)
 8002748:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800274c:	2b01      	cmp	r3, #1
 800274e:	d10e      	bne.n	800276e <ifx_i2c_prl_do_manage_context+0x1b8>
                    {
                        break;
 8002750:	e142      	b.n	80029d8 <ifx_i2c_prl_do_manage_context+0x422>
                }
            }
            else
            {
                /// Message type invalid
                p_ctx->prl.alert_type = PRL_INVALID_ALERT;
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	22ff      	movs	r2, #255	@ 0xff
 8002756:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
                p_ctx->prl.state = PRL_STATE_ERROR;
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	2207      	movs	r2, #7
 800275e:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                p_ctx->prl.return_status = IFX_I2C_STACK_ERROR;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8002768:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
                break;
 800276c:	e134      	b.n	80029d8 <ifx_i2c_prl_do_manage_context+0x422>
            }
            return_status = ifx_i2c_tl_transceive(p_ctx,
                                                  p_ctx->prl.prl_txrx_buffer,
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	f103 01a8 	add.w	r1, r3, #168	@ 0xa8
            return_status = ifx_i2c_tl_transceive(p_ctx,
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	f8b3 2052 	ldrh.w	r2, [r3, #82]	@ 0x52
                                                  p_ctx->prl.prl_txrx_receive_length,
                                                  p_ctx->prl.prl_txrx_buffer,
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	f103 00a8 	add.w	r0, r3, #168	@ 0xa8
            return_status = ifx_i2c_tl_transceive(p_ctx,
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	3354      	adds	r3, #84	@ 0x54
 8002784:	9300      	str	r3, [sp, #0]
 8002786:	4603      	mov	r3, r0
 8002788:	68f8      	ldr	r0, [r7, #12]
 800278a:	f000 fe05 	bl	8003398 <ifx_i2c_tl_transceive>
 800278e:	4603      	mov	r3, r0
 8002790:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                                                  &p_ctx->prl.prl_receive_length);
            if (IFX_I2C_STACK_SUCCESS != return_status)
 8002794:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002798:	2b00      	cmp	r3, #0
 800279a:	f040 811c 	bne.w	80029d6 <ifx_i2c_prl_do_manage_context+0x420>
            {
                break;
            }
            p_ctx->prl.mc_state = PRL_MANAGE_CONTEXT_RX_STATE;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	2202      	movs	r2, #2
 80027a2:	f883 20e5 	strb.w	r2, [r3, #229]	@ 0xe5
            return_status = IFX_I2C_STACK_SUCCESS;
 80027a6:	2300      	movs	r3, #0
 80027a8:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
            *exit_machine = FALSE;
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	2200      	movs	r2, #0
 80027b0:	701a      	strb	r2, [r3, #0]
        }
        break;
 80027b2:	e111      	b.n	80029d8 <ifx_i2c_prl_do_manage_context+0x422>
        case PRL_MANAGE_CONTEXT_RX_STATE:
        {
            *exit_machine = TRUE;
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	2201      	movs	r2, #1
 80027b8:	701a      	strb	r2, [r3, #0]
            sctr = p_data[PRL_SCTR_OFFSET] & PRL_MANAGE_CONTEXT_MASK;
 80027ba:	68bb      	ldr	r3, [r7, #8]
 80027bc:	781b      	ldrb	r3, [r3, #0]
 80027be:	f023 0303 	bic.w	r3, r3, #3
 80027c2:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
            if ((PRL_CONTEXT_RESTORED_MSG == sctr) &&
 80027c6:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 80027ca:	2b6c      	cmp	r3, #108	@ 0x6c
 80027cc:	d133      	bne.n	8002836 <ifx_i2c_prl_do_manage_context+0x280>
                (IFX_I2C_SESSION_CONTEXT_RESTORE == p_ctx->manage_context_operation) && (5 == data_len))
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	f893 34c2 	ldrb.w	r3, [r3, #1218]	@ 0x4c2
            if ((PRL_CONTEXT_RESTORED_MSG == sctr) &&
 80027d4:	2b11      	cmp	r3, #17
 80027d6:	d12e      	bne.n	8002836 <ifx_i2c_prl_do_manage_context+0x280>
                (IFX_I2C_SESSION_CONTEXT_RESTORE == p_ctx->manage_context_operation) && (5 == data_len))
 80027d8:	88fb      	ldrh	r3, [r7, #6]
 80027da:	2b05      	cmp	r3, #5
 80027dc:	d12b      	bne.n	8002836 <ifx_i2c_prl_do_manage_context+0x280>
            {
                ///Restore the saved context to active context structure
                COPY_MANAGE_CONTEXT_DATA(p_ctx->prl.prl_saved_ctx,p_ctx->prl);
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	f103 0058 	add.w	r0, r3, #88	@ 0x58
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	3308      	adds	r3, #8
 80027e8:	2228      	movs	r2, #40	@ 0x28
 80027ea:	4619      	mov	r1, r3
 80027ec:	f009 ffa9 	bl	800c742 <memcpy>
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	681a      	ldr	r2, [r3, #0]
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	645a      	str	r2, [r3, #68]	@ 0x44
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	685a      	ldr	r2, [r3, #4]
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	f883 20ea 	strb.w	r2, [r3, #234]	@ 0xea
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	f893 2031 	ldrb.w	r2, [r3, #49]	@ 0x31
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	f883 20eb 	strb.w	r2, [r3, #235]	@ 0xeb
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
                p_ctx->prl.restore_context_flag = PRL_RESTORE_DONE;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	2201      	movs	r2, #1
 8002828:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
                p_ctx->prl.state = PRL_STATE_TXRX;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	2204      	movs	r2, #4
 8002830:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 8002834:	e0ac      	b.n	8002990 <ifx_i2c_prl_do_manage_context+0x3da>
            }
            else if ((PRL_CONTEXT_SAVED_MSG == sctr) &&
 8002836:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800283a:	2b64      	cmp	r3, #100	@ 0x64
 800283c:	f040 808b 	bne.w	8002956 <ifx_i2c_prl_do_manage_context+0x3a0>
                     (IFX_I2C_SESSION_CONTEXT_SAVE == p_ctx->manage_context_operation) && (1 == data_len))
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	f893 34c2 	ldrb.w	r3, [r3, #1218]	@ 0x4c2
            else if ((PRL_CONTEXT_SAVED_MSG == sctr) &&
 8002846:	2b22      	cmp	r3, #34	@ 0x22
 8002848:	f040 8085 	bne.w	8002956 <ifx_i2c_prl_do_manage_context+0x3a0>
                     (IFX_I2C_SESSION_CONTEXT_SAVE == p_ctx->manage_context_operation) && (1 == data_len))
 800284c:	88fb      	ldrh	r3, [r7, #6]
 800284e:	2b01      	cmp	r3, #1
 8002850:	f040 8081 	bne.w	8002956 <ifx_i2c_prl_do_manage_context+0x3a0>
            {
                p_ctx->prl.prl_saved_ctx.stored_context_flag = TRUE;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	2201      	movs	r2, #1
 8002858:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
                COPY_MANAGE_CONTEXT_DATA(p_ctx->prl, p_ctx->prl.prl_saved_ctx);
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	f103 0008 	add.w	r0, r3, #8
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	3358      	adds	r3, #88	@ 0x58
 8002866:	2228      	movs	r2, #40	@ 0x28
 8002868:	4619      	mov	r1, r3
 800286a:	f009 ff6a 	bl	800c742 <memcpy>
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	601a      	str	r2, [r3, #0]
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	605a      	str	r2, [r3, #4]
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	f893 20ea 	ldrb.w	r2, [r3, #234]	@ 0xea
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	f893 20eb 	ldrb.w	r2, [r3, #235]	@ 0xeb
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	f893 20e4 	ldrb.w	r2, [r3, #228]	@ 0xe4
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
                
                if (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id)
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 80028a8:	885b      	ldrh	r3, [r3, #2]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d02e      	beq.n	800290c <ifx_i2c_prl_do_manage_context+0x356>
                {
                    ///Store active session to data store
                    p_ctx->prl.prl_receive_length = sizeof(p_ctx->prl.prl_saved_ctx);
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	2234      	movs	r2, #52	@ 0x34
 80028b2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
                    return_status = pal_os_datastore_write(p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id,
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 80028bc:	8858      	ldrh	r0, [r3, #2]
                                                           (uint8_t * )&p_ctx->prl.prl_saved_ctx,
 80028be:	68f9      	ldr	r1, [r7, #12]
                    return_status = pal_os_datastore_write(p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id,
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80028c6:	461a      	mov	r2, r3
 80028c8:	f003 fdac 	bl	8006424 <pal_os_datastore_write>
 80028cc:	4603      	mov	r3, r0
 80028ce:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                                                           p_ctx->prl.prl_receive_length);
                    if (PAL_STATUS_SUCCESS != return_status)
 80028d2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d018      	beq.n	800290c <ifx_i2c_prl_do_manage_context+0x356>
                    {
                        ERROR_STATE_PREPARATION(p_ctx,*exit_machine);
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	22ff      	movs	r2, #255	@ 0xff
 80028de:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	2207      	movs	r2, #7
 80028e6:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	2200      	movs	r2, #0
 80028ee:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	f44f 7284 	mov.w	r2, #264	@ 0x108
 80028f8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	2200      	movs	r2, #0
 8002900:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	2201      	movs	r2, #1
 8002908:	701a      	strb	r2, [r3, #0]
                        break;
 800290a:	e065      	b.n	80029d8 <ifx_i2c_prl_do_manage_context+0x422>
                    }
                }
                ///Clearing the active session
                CLEAR_SESSION_CONTEXT(p_ctx);
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	3358      	adds	r3, #88	@ 0x58
 8002910:	2228      	movs	r2, #40	@ 0x28
 8002912:	2100      	movs	r1, #0
 8002914:	4618      	mov	r0, r3
 8002916:	f009 fecf 	bl	800c6b8 <memset>
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	2200      	movs	r2, #0
 800291e:	645a      	str	r2, [r3, #68]	@ 0x44
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	2200      	movs	r2, #0
 8002924:	649a      	str	r2, [r3, #72]	@ 0x48
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	2200      	movs	r2, #0
 800292a:	64da      	str	r2, [r3, #76]	@ 0x4c
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	2200      	movs	r2, #0
 8002930:	f883 20ea 	strb.w	r2, [r3, #234]	@ 0xea
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	2200      	movs	r2, #0
 8002938:	f883 20eb 	strb.w	r2, [r3, #235]	@ 0xeb
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	2200      	movs	r2, #0
 8002940:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	2201      	movs	r2, #1
 8002948:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                p_ctx->prl.state = PRL_STATE_IDLE;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	2201      	movs	r2, #1
 8002950:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 8002954:	e01c      	b.n	8002990 <ifx_i2c_prl_do_manage_context+0x3da>
            }
            else
            {
                memset((uint8_t * )&p_ctx->prl.prl_saved_ctx,0,sizeof(p_ctx->prl.prl_saved_ctx));
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	2234      	movs	r2, #52	@ 0x34
 800295a:	2100      	movs	r1, #0
 800295c:	4618      	mov	r0, r3
 800295e:	f009 feab 	bl	800c6b8 <memset>
                if (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id)
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8002968:	885b      	ldrh	r3, [r3, #2]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d00b      	beq.n	8002986 <ifx_i2c_prl_do_manage_context+0x3d0>
                {
                    return_status = pal_os_datastore_write(p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id,
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8002974:	885b      	ldrh	r3, [r3, #2]
                                                           (uint8_t * )&p_ctx->prl.prl_saved_ctx,
 8002976:	68f9      	ldr	r1, [r7, #12]
                    return_status = pal_os_datastore_write(p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id,
 8002978:	2234      	movs	r2, #52	@ 0x34
 800297a:	4618      	mov	r0, r3
 800297c:	f003 fd52 	bl	8006424 <pal_os_datastore_write>
 8002980:	4603      	mov	r3, r0
 8002982:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                                                           sizeof(p_ctx->prl.prl_saved_ctx));
                }
                //lint --e{838} suppress "return_status is ignored for pal_os_datastore_write as it's an error scenario"
                return_status = IFX_I2C_STACK_ERROR;
 8002986:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800298a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                break;
 800298e:	e023      	b.n	80029d8 <ifx_i2c_prl_do_manage_context+0x422>
            }
            p_ctx->prl.return_status = IFX_I2C_STACK_SUCCESS;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	2200      	movs	r2, #0
 8002994:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
            return_status = IFX_I2C_STACK_SUCCESS;
 8002998:	2300      	movs	r3, #0
 800299a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
        }
        break;
 800299e:	e01b      	b.n	80029d8 <ifx_i2c_prl_do_manage_context+0x422>
        default:
        {
            ERROR_STATE_PREPARATION(p_ctx,*exit_machine);
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	22ff      	movs	r2, #255	@ 0xff
 80029a4:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	2207      	movs	r2, #7
 80029ac:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2200      	movs	r2, #0
 80029b4:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	f44f 7284 	mov.w	r2, #264	@ 0x108
 80029be:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	2200      	movs	r2, #0
 80029c6:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	2201      	movs	r2, #1
 80029ce:	701a      	strb	r2, [r3, #0]
        }
        break;
 80029d0:	e002      	b.n	80029d8 <ifx_i2c_prl_do_manage_context+0x422>
                        break;
 80029d2:	bf00      	nop
 80029d4:	e000      	b.n	80029d8 <ifx_i2c_prl_do_manage_context+0x422>
                break;
 80029d6:	bf00      	nop
    }
  return (return_status);
 80029d8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
}
 80029dc:	4618      	mov	r0, r3
 80029de:	3748      	adds	r7, #72	@ 0x48
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bd80      	pop	{r7, pc}

080029e4 <ifx_i2c_prl_event_handler>:

_STATIC_H void ifx_i2c_prl_event_handler(ifx_i2c_context_t * p_ctx,
                                         optiga_lib_status_t event,
                                         const uint8_t * p_data,
                                         uint16_t data_len)
{
 80029e4:	b590      	push	{r4, r7, lr}
 80029e6:	b097      	sub	sp, #92	@ 0x5c
 80029e8:	af04      	add	r7, sp, #16
 80029ea:	60f8      	str	r0, [r7, #12]
 80029ec:	607a      	str	r2, [r7, #4]
 80029ee:	461a      	mov	r2, r3
 80029f0:	460b      	mov	r3, r1
 80029f2:	817b      	strh	r3, [r7, #10]
 80029f4:	4613      	mov	r3, r2
 80029f6:	813b      	strh	r3, [r7, #8]
    //if handshake
    uint8_t exit_machine = TRUE;
 80029f8:	2301      	movs	r3, #1
 80029fa:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
    ifx_i2c_prl_manage_context_t prl_saved_ctx;
    optiga_lib_status_t return_status = IFX_I2C_STACK_ERROR;
 80029fe:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8002a02:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

    LOG_PRL("[IFX-PRL]: ifx_i2c_prl_event_handler %d\n", data_len);
    if ((0 != (event & IFX_I2C_STACK_MEM_ERROR)) || (0 != (event & IFX_I2C_STACK_ERROR)))
 8002a06:	897b      	ldrh	r3, [r7, #10]
 8002a08:	f403 7382 	and.w	r3, r3, #260	@ 0x104
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d104      	bne.n	8002a1a <ifx_i2c_prl_event_handler+0x36>
 8002a10:	897b      	ldrh	r3, [r7, #10]
 8002a12:	f403 7381 	and.w	r3, r3, #258	@ 0x102
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d029      	beq.n	8002a6e <ifx_i2c_prl_event_handler+0x8a>
    {
        p_ctx->prl.alert_type = PRL_INVALID_ALERT;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	22ff      	movs	r2, #255	@ 0xff
 8002a1e:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
        if (PRL_STATE_HANDSHAKE == p_ctx->prl.state)
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	f893 30e2 	ldrb.w	r3, [r3, #226]	@ 0xe2
 8002a28:	2b05      	cmp	r3, #5
 8002a2a:	d105      	bne.n	8002a38 <ifx_i2c_prl_event_handler+0x54>
        {
            p_ctx->prl.return_status = IFX_I2C_HANDSHAKE_ERROR;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	f240 1207 	movw	r2, #263	@ 0x107
 8002a32:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8002a36:	e016      	b.n	8002a66 <ifx_i2c_prl_event_handler+0x82>
        }
        else if ((PRL_NEGOTIATION_DONE == p_ctx->prl.negotiation_state) && (IFX_I2C_STACK_MEM_ERROR != event))
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d10d      	bne.n	8002a5e <ifx_i2c_prl_event_handler+0x7a>
 8002a42:	897b      	ldrh	r3, [r7, #10]
 8002a44:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002a48:	d009      	beq.n	8002a5e <ifx_i2c_prl_event_handler+0x7a>
        {
            p_ctx->prl.return_status = IFX_I2C_SESSION_ERROR;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8002a50:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
            p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	2200      	movs	r2, #0
 8002a58:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8002a5c:	e003      	b.n	8002a66 <ifx_i2c_prl_event_handler+0x82>
        }
        else
        {
            p_ctx->prl.return_status = event;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	897a      	ldrh	r2, [r7, #10]
 8002a62:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
        }
        p_ctx->prl.state = PRL_STATE_ERROR;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	2207      	movs	r2, #7
 8002a6a:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
    }

    do
    {
        //exit_machine = FALSE;
        switch (p_ctx->prl.state)
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	f893 30e2 	ldrb.w	r3, [r3, #226]	@ 0xe2
 8002a74:	3b01      	subs	r3, #1
 8002a76:	2b07      	cmp	r3, #7
 8002a78:	f200 8445 	bhi.w	8003306 <ifx_i2c_prl_event_handler+0x922>
 8002a7c:	a201      	add	r2, pc, #4	@ (adr r2, 8002a84 <ifx_i2c_prl_event_handler+0xa0>)
 8002a7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a82:	bf00      	nop
 8002a84:	08002aa5 	.word	0x08002aa5
 8002a88:	08002b13 	.word	0x08002b13
 8002a8c:	08002f25 	.word	0x08002f25
 8002a90:	08002c53 	.word	0x08002c53
 8002a94:	08002b57 	.word	0x08002b57
 8002a98:	080031bd 	.word	0x080031bd
 8002a9c:	080032d7 	.word	0x080032d7
 8002aa0:	08002ac1 	.word	0x08002ac1
        {
            case PRL_STATE_IDLE:
            {
                LOG_PRL("[IFX-PRL]: PRL_STATE_IDLE %d\n", p_ctx->prl.return_status);
                p_ctx->prl.upper_layer_event_handler(p_ctx, p_ctx->prl.return_status, 0, 0);
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	f8b3 1056 	ldrh.w	r1, [r3, #86]	@ 0x56
 8002aae:	2300      	movs	r3, #0
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	68f8      	ldr	r0, [r7, #12]
 8002ab4:	47a0      	blx	r4
                exit_machine = FALSE;
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
            }
            break;
 8002abc:	f000 bc34 	b.w	8003328 <ifx_i2c_prl_event_handler+0x944>
            case PRL_STATE_MANAGE_CONTEXT:
            {
                LOG_PRL("[IFX-PRL]: PRL_STATE_MANAGE_CONTEXT \n");
                return_status = ifx_i2c_prl_do_manage_context(p_ctx, p_data,data_len,&exit_machine);
 8002ac0:	f107 0345 	add.w	r3, r7, #69	@ 0x45
 8002ac4:	893a      	ldrh	r2, [r7, #8]
 8002ac6:	6879      	ldr	r1, [r7, #4]
 8002ac8:	68f8      	ldr	r0, [r7, #12]
 8002aca:	f7ff fd74 	bl	80025b6 <ifx_i2c_prl_do_manage_context>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                if (IFX_I2C_STACK_SUCCESS != return_status)
 8002ad4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	f000 8424 	beq.w	8003326 <ifx_i2c_prl_event_handler+0x942>
                {
                  ERROR_STATE_PREPARATION(p_ctx,exit_machine);
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	22ff      	movs	r2, #255	@ 0xff
 8002ae2:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	2207      	movs	r2, #7
 8002aea:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	2200      	movs	r2, #0
 8002af2:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8002afc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	2200      	movs	r2, #0
 8002b04:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 8002b08:	2301      	movs	r3, #1
 8002b0a:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                }
            }
            break;
 8002b0e:	f000 bc0a 	b.w	8003326 <ifx_i2c_prl_event_handler+0x942>
            case PRL_STATE_START:
            {
                if (((p_ctx->protection_level & RE_ESTABLISH) ||
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
 8002b18:	b25b      	sxtb	r3, r3
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	db09      	blt.n	8002b32 <ifx_i2c_prl_event_handler+0x14e>
                    ((p_ctx->protection_level != NO_PROTECTION ) &&
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
                if (((p_ctx->protection_level & RE_ESTABLISH) ||
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d011      	beq.n	8002b4c <ifx_i2c_prl_event_handler+0x168>
                    (PRL_NEGOTIATION_NOT_DONE == p_ctx->prl.negotiation_state))))
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
                    ((p_ctx->protection_level != NO_PROTECTION ) &&
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d10c      	bne.n	8002b4c <ifx_i2c_prl_event_handler+0x168>
                {
                    p_ctx->prl.state =  PRL_STATE_HANDSHAKE;
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	2205      	movs	r2, #5
 8002b36:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                    p_ctx->prl.hs_state = PRL_HS_SEND_HELLO;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	2211      	movs	r2, #17
 8002b3e:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                    p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	2200      	movs	r2, #0
 8002b46:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
                else
                {
                    p_ctx->prl.state =  PRL_STATE_TXRX;
                }
            }
            break;
 8002b4a:	e3ed      	b.n	8003328 <ifx_i2c_prl_event_handler+0x944>
                    p_ctx->prl.state =  PRL_STATE_TXRX;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	2204      	movs	r2, #4
 8002b50:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
            break;
 8002b54:	e3e8      	b.n	8003328 <ifx_i2c_prl_event_handler+0x944>
            case PRL_STATE_HANDSHAKE:
            {
                ///Clearing the saved context in data store
                CLEAR_SAVED_SESSION_CONTEXT(p_ctx->prl.prl_saved_ctx);
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	3308      	adds	r3, #8
 8002b5a:	2228      	movs	r2, #40	@ 0x28
 8002b5c:	2100      	movs	r1, #0
 8002b5e:	4618      	mov	r0, r3
 8002b60:	f009 fdaa 	bl	800c6b8 <memset>
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	2200      	movs	r2, #0
 8002b68:	601a      	str	r2, [r3, #0]
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	2200      	movs	r2, #0
 8002b76:	605a      	str	r2, [r3, #4]
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	2200      	movs	r2, #0
 8002b84:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
                memset((uint8_t * )&prl_saved_ctx,0,sizeof(prl_saved_ctx));
 8002b90:	f107 0310 	add.w	r3, r7, #16
 8002b94:	2234      	movs	r2, #52	@ 0x34
 8002b96:	2100      	movs	r1, #0
 8002b98:	4618      	mov	r0, r3
 8002b9a:	f009 fd8d 	bl	800c6b8 <memset>
                if (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id)
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8002ba4:	885b      	ldrh	r3, [r3, #2]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d02e      	beq.n	8002c08 <ifx_i2c_prl_event_handler+0x224>
                {
                    return_status = pal_os_datastore_write(p_ctx->ifx_i2c_datastore_config->datastore_manage_context_id,
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8002bb0:	885b      	ldrh	r3, [r3, #2]
 8002bb2:	f107 0110 	add.w	r1, r7, #16
 8002bb6:	2234      	movs	r2, #52	@ 0x34
 8002bb8:	4618      	mov	r0, r3
 8002bba:	f003 fc33 	bl	8006424 <pal_os_datastore_write>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                                                           (uint8_t * )&prl_saved_ctx,
                                                           sizeof(prl_saved_ctx));
                    if (PAL_STATUS_SUCCESS != return_status)
 8002bc4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d01d      	beq.n	8002c08 <ifx_i2c_prl_event_handler+0x224>
                    {
                        ERROR_STATE_PREPARATION(p_ctx,exit_machine);
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	22ff      	movs	r2, #255	@ 0xff
 8002bd0:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	2207      	movs	r2, #7
 8002bd8:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	2200      	movs	r2, #0
 8002be0:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8002bea:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                        p_ctx->prl.return_status = IFX_I2C_HANDSHAKE_ERROR;
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	f240 1207 	movw	r2, #263	@ 0x107
 8002c02:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
                        break;
 8002c06:	e38f      	b.n	8003328 <ifx_i2c_prl_event_handler+0x944>
                    }
                }
                return_status = ifx_i2c_prl_do_handshake(p_ctx,p_data);
 8002c08:	6879      	ldr	r1, [r7, #4]
 8002c0a:	68f8      	ldr	r0, [r7, #12]
 8002c0c:	f7ff fb37 	bl	800227e <ifx_i2c_prl_do_handshake>
 8002c10:	4603      	mov	r3, r0
 8002c12:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                if (IFX_I2C_HANDSHAKE_ERROR == return_status)
 8002c16:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002c1a:	f240 1207 	movw	r2, #263	@ 0x107
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d109      	bne.n	8002c36 <ifx_i2c_prl_event_handler+0x252>
                {
                    p_ctx->prl.return_status = return_status;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8002c28:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
                    p_ctx->prl.state = PRL_STATE_ERROR;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	2207      	movs	r2, #7
 8002c30:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                    break;
 8002c34:	e378      	b.n	8003328 <ifx_i2c_prl_event_handler+0x944>
                }

                if (PRL_NEGOTIATION_DONE == p_ctx->prl.negotiation_state)
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 8002c3c:	2b01      	cmp	r3, #1
 8002c3e:	d104      	bne.n	8002c4a <ifx_i2c_prl_event_handler+0x266>
                {
                    p_ctx->prl.state = PRL_STATE_TXRX;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	2204      	movs	r2, #4
 8002c44:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                else
                {
                    exit_machine = FALSE;
                }
            }
            break;
 8002c48:	e36e      	b.n	8003328 <ifx_i2c_prl_event_handler+0x944>
                    exit_machine = FALSE;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
            break;
 8002c50:	e36a      	b.n	8003328 <ifx_i2c_prl_event_handler+0x944>
            case PRL_STATE_TXRX:
            {
                //lint --e{835} suppress "Message bits in SCTR is set to 0 for record transaction"
                FORM_SCTR_HEADER(p_ctx,
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
 8002c58:	b25b      	sxtb	r3, r3
 8002c5a:	f003 0303 	and.w	r3, r3, #3
 8002c5e:	b25b      	sxtb	r3, r3
 8002c60:	f043 0320 	orr.w	r3, r3, #32
 8002c64:	b25b      	sxtb	r3, r3
 8002c66:	b2da      	uxtb	r2, r3
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	f883 20e6 	strb.w	r2, [r3, #230]	@ 0xe6
                                 PRL_RECORD_EXCHANGE_PROTOCOL,
                                 0,
                                 (p_ctx->protection_level & PRL_PROTECTION_MASK));
                ///Preparing receive length based on the protection level
                if ((SLAVE_PROTECTION == (p_ctx->protection_level & PRL_PROTECTION_MASK)) ||
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
 8002c74:	f003 0303 	and.w	r3, r3, #3
 8002c78:	2b02      	cmp	r3, #2
 8002c7a:	d006      	beq.n	8002c8a <ifx_i2c_prl_event_handler+0x2a6>
                    (FULL_PROTECTION == (p_ctx->protection_level & PRL_PROTECTION_MASK)))
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
 8002c82:	f003 0303 	and.w	r3, r3, #3
                if ((SLAVE_PROTECTION == (p_ctx->protection_level & PRL_PROTECTION_MASK)) ||
 8002c86:	2b03      	cmp	r3, #3
 8002c88:	d122      	bne.n	8002cd0 <ifx_i2c_prl_event_handler+0x2ec>
                {
                    if ((PRL_SEQUENCE_THRESHOLD < (p_ctx->prl.save_slave_sequence_number + 1)) &&
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c8e:	3301      	adds	r3, #1
 8002c90:	f113 0f10 	cmn.w	r3, #16
 8002c94:	d914      	bls.n	8002cc0 <ifx_i2c_prl_event_handler+0x2dc>
                        (FALSE == p_ctx->prl.trans_repeat_status))
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	f893 30ed 	ldrb.w	r3, [r3, #237]	@ 0xed
                    if ((PRL_SEQUENCE_THRESHOLD < (p_ctx->prl.save_slave_sequence_number + 1)) &&
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d10f      	bne.n	8002cc0 <ifx_i2c_prl_event_handler+0x2dc>
                    {
                        DO_NEGOTIATION(p_ctx,exit_machine);
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	2205      	movs	r2, #5
 8002cac:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	2211      	movs	r2, #17
 8002cba:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                        break;
 8002cbe:	e333      	b.n	8003328 <ifx_i2c_prl_event_handler+0x944>
                    }
                    *p_ctx->prl.p_recv_payload_buffer_length += (IFX_I2C_PRL_MAC_SIZE + IFX_I2C_PRL_HEADER_SIZE);
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cc4:	881a      	ldrh	r2, [r3, #0]
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cca:	320d      	adds	r2, #13
 8002ccc:	b292      	uxth	r2, r2
 8002cce:	801a      	strh	r2, [r3, #0]
                }
                p_ctx->prl.saved_sctr = p_ctx->prl.sctr;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	f893 20e6 	ldrb.w	r2, [r3, #230]	@ 0xe6
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	f883 20e7 	strb.w	r2, [r3, #231]	@ 0xe7

                if ((MASTER_PROTECTION == (p_ctx->protection_level & PRL_PROTECTION_MASK)) ||
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
 8002ce2:	f003 0303 	and.w	r3, r3, #3
 8002ce6:	2b01      	cmp	r3, #1
 8002ce8:	d007      	beq.n	8002cfa <ifx_i2c_prl_event_handler+0x316>
                    (FULL_PROTECTION == (p_ctx->protection_level & PRL_PROTECTION_MASK)))
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
 8002cf0:	f003 0303 	and.w	r3, r3, #3
                if ((MASTER_PROTECTION == (p_ctx->protection_level & PRL_PROTECTION_MASK)) ||
 8002cf4:	2b03      	cmp	r3, #3
 8002cf6:	f040 80c2 	bne.w	8002e7e <ifx_i2c_prl_event_handler+0x49a>
                {
                    if ((PRL_SEQUENCE_THRESHOLD < (p_ctx->prl.master_sequence_number + 1)) &&
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cfe:	3301      	adds	r3, #1
 8002d00:	f113 0f10 	cmn.w	r3, #16
 8002d04:	d914      	bls.n	8002d30 <ifx_i2c_prl_event_handler+0x34c>
                        (FALSE == p_ctx->prl.trans_repeat_status))
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	f893 30ed 	ldrb.w	r3, [r3, #237]	@ 0xed
                    if ((PRL_SEQUENCE_THRESHOLD < (p_ctx->prl.master_sequence_number + 1)) &&
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d10f      	bne.n	8002d30 <ifx_i2c_prl_event_handler+0x34c>
                    {
                        DO_NEGOTIATION(p_ctx,exit_machine);
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	2200      	movs	r2, #0
 8002d14:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	2205      	movs	r2, #5
 8002d1c:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 8002d20:	2301      	movs	r3, #1
 8002d22:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	2211      	movs	r2, #17
 8002d2a:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
                        break;
 8002d2e:	e2fb      	b.n	8003328 <ifx_i2c_prl_event_handler+0x944>
                    }
                    ///Decrypt messag to use for retansmit
                    if (PRL_INTEGRITY_VIOLATED_ALERT_MSG == p_ctx->prl.alert_type)
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 8002d36:	2b04      	cmp	r3, #4
 8002d38:	d13f      	bne.n	8002dba <ifx_i2c_prl_event_handler+0x3d6>
                    {
                        return_status = ifx_i2c_prl_decrypt_msg(p_ctx,
                                                                &p_ctx->prl.p_actual_payload[IFX_I2C_PRL_HEADER_SIZE],
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d3e:	1d59      	adds	r1, r3, #5
                        return_status = ifx_i2c_prl_decrypt_msg(p_ctx,
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	f8b3 0050 	ldrh.w	r0, [r3, #80]	@ 0x50
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	6c5c      	ldr	r4, [r3, #68]	@ 0x44
                                                                p_ctx->prl.actual_payload_length,
                                                                p_ctx->prl.master_sequence_number,
                                                                &p_ctx->prl.p_actual_payload[IFX_I2C_PRL_HEADER_SIZE],
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
                        return_status = ifx_i2c_prl_decrypt_msg(p_ctx,
 8002d4e:	3305      	adds	r3, #5
 8002d50:	68fa      	ldr	r2, [r7, #12]
 8002d52:	f892 20e7 	ldrb.w	r2, [r2, #231]	@ 0xe7
 8002d56:	9203      	str	r2, [sp, #12]
 8002d58:	2220      	movs	r2, #32
 8002d5a:	9202      	str	r2, [sp, #8]
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	9201      	str	r2, [sp, #4]
 8002d60:	9300      	str	r3, [sp, #0]
 8002d62:	4623      	mov	r3, r4
 8002d64:	4602      	mov	r2, r0
 8002d66:	68f8      	ldr	r0, [r7, #12]
 8002d68:	f7ff f9ea 	bl	8002140 <ifx_i2c_prl_decrypt_msg>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                                                                PRL_MASTER_ENCRYPTION_KEY_OFFSET,
                                                                PRL_MASTER_ENCRYPTION_NONCE_OFFSET,
                                                                p_ctx->prl.saved_sctr);
                        if (IFX_I2C_STACK_ERROR == return_status)
 8002d72:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002d76:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8002d7a:	d118      	bne.n	8002dae <ifx_i2c_prl_event_handler+0x3ca>
                        {
                            ERROR_STATE_PREPARATION(p_ctx,exit_machine);
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	22ff      	movs	r2, #255	@ 0xff
 8002d80:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	2207      	movs	r2, #7
 8002d88:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	2200      	movs	r2, #0
 8002d90:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8002d9a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	2200      	movs	r2, #0
 8002da2:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 8002da6:	2301      	movs	r3, #1
 8002da8:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                            break;
 8002dac:	e2bc      	b.n	8003328 <ifx_i2c_prl_event_handler+0x944>
                        }
                        *p_ctx->prl.p_recv_payload_buffer_length = p_ctx->prl.prl_receive_length;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002db2:	68fa      	ldr	r2, [r7, #12]
 8002db4:	f8b2 2054 	ldrh.w	r2, [r2, #84]	@ 0x54
 8002db8:	801a      	strh	r2, [r3, #0]
                    }

                    p_ctx->prl.master_sequence_number += 1;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dbe:	1c5a      	adds	r2, r3, #1
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	645a      	str	r2, [r3, #68]	@ 0x44
                    p_ctx->prl.prl_header_offset = IFX_I2C_PRL_HEADER_SIZE;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	2205      	movs	r2, #5
 8002dc8:	f883 20e9 	strb.w	r2, [r3, #233]	@ 0xe9
                    optiga_common_set_uint32(&p_ctx->prl.p_actual_payload[1], p_ctx->prl.master_sequence_number);
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002dd0:	1c5a      	adds	r2, r3, #1
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dd6:	4619      	mov	r1, r3
 8002dd8:	4610      	mov	r0, r2
 8002dda:	f002 fede 	bl	8005b9a <optiga_common_set_uint32>
                    //Preparing encription data
                    return_status = ifx_i2c_prl_encrypt_msg(p_ctx,
                                                            &p_ctx->prl.p_actual_payload[IFX_I2C_PRL_HEADER_SIZE],
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
                    return_status = ifx_i2c_prl_encrypt_msg(p_ctx,
 8002de2:	1d59      	adds	r1, r3, #5
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	f893 30e7 	ldrb.w	r3, [r3, #231]	@ 0xe7
 8002df4:	9300      	str	r3, [sp, #0]
 8002df6:	4603      	mov	r3, r0
 8002df8:	68f8      	ldr	r0, [r7, #12]
 8002dfa:	f7ff f960 	bl	80020be <ifx_i2c_prl_encrypt_msg>
 8002dfe:	4603      	mov	r3, r0
 8002e00:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                                                            p_ctx->prl.actual_payload_length,
                                                            p_ctx->prl.master_sequence_number,
                                                            p_ctx->prl.saved_sctr);
                    if (IFX_I2C_STACK_ERROR == return_status)
 8002e04:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002e08:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8002e0c:	d118      	bne.n	8002e40 <ifx_i2c_prl_event_handler+0x45c>
                    {
                        ERROR_STATE_PREPARATION(p_ctx,exit_machine);
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	22ff      	movs	r2, #255	@ 0xff
 8002e12:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	2207      	movs	r2, #7
 8002e1a:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	2200      	movs	r2, #0
 8002e22:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8002e2c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	2200      	movs	r2, #0
 8002e34:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 8002e38:	2301      	movs	r3, #1
 8002e3a:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                        break;
 8002e3e:	e273      	b.n	8003328 <ifx_i2c_prl_event_handler+0x944>
                    }
                    p_ctx->prl.p_actual_payload[PRL_SCTR_OFFSET] = p_ctx->prl.sctr;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e44:	68fa      	ldr	r2, [r7, #12]
 8002e46:	f892 20e6 	ldrb.w	r2, [r2, #230]	@ 0xe6
 8002e4a:	701a      	strb	r2, [r3, #0]
                    return_status = ifx_i2c_tl_transceive(p_ctx,
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
                                                          p_ctx->prl.p_actual_payload,
                                                          p_ctx->prl.actual_payload_length + 
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
                                                          p_ctx->prl.prl_header_offset + IFX_I2C_PRL_MAC_SIZE,
 8002e56:	68fa      	ldr	r2, [r7, #12]
 8002e58:	f892 20e9 	ldrb.w	r2, [r2, #233]	@ 0xe9
                                                          p_ctx->prl.actual_payload_length + 
 8002e5c:	4413      	add	r3, r2
 8002e5e:	b29b      	uxth	r3, r3
                    return_status = ifx_i2c_tl_transceive(p_ctx,
 8002e60:	3308      	adds	r3, #8
 8002e62:	b29a      	uxth	r2, r3
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e6c:	9300      	str	r3, [sp, #0]
 8002e6e:	4603      	mov	r3, r0
 8002e70:	68f8      	ldr	r0, [r7, #12]
 8002e72:	f000 fa91 	bl	8003398 <ifx_i2c_tl_transceive>
 8002e76:	4603      	mov	r3, r0
 8002e78:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8002e7c:	e021      	b.n	8002ec2 <ifx_i2c_prl_event_handler+0x4de>
                                                          p_ctx->prl.p_recv_payload_buffer_length);
                }
                else
                {
                    ///Sending plan data
                    p_ctx->prl.prl_header_offset = 1;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	2201      	movs	r2, #1
 8002e82:	f883 20e9 	strb.w	r2, [r3, #233]	@ 0xe9
                    p_ctx->prl.p_actual_payload[4] = p_ctx->prl.sctr;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e8a:	3304      	adds	r3, #4
 8002e8c:	68fa      	ldr	r2, [r7, #12]
 8002e8e:	f892 20e6 	ldrb.w	r2, [r2, #230]	@ 0xe6
 8002e92:	701a      	strb	r2, [r3, #0]
                    return_status = ifx_i2c_tl_transceive(p_ctx,
                                                          &p_ctx->prl.p_actual_payload[4],
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
                    return_status = ifx_i2c_tl_transceive(p_ctx,
 8002e98:	1d19      	adds	r1, r3, #4
                                                          p_ctx->prl.actual_payload_length + 
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
                                                          p_ctx->prl.prl_header_offset,
 8002ea0:	68fa      	ldr	r2, [r7, #12]
 8002ea2:	f892 20e9 	ldrb.w	r2, [r2, #233]	@ 0xe9
                    return_status = ifx_i2c_tl_transceive(p_ctx,
 8002ea6:	4413      	add	r3, r2
 8002ea8:	b29a      	uxth	r2, r3
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002eb2:	9300      	str	r3, [sp, #0]
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	68f8      	ldr	r0, [r7, #12]
 8002eb8:	f000 fa6e 	bl	8003398 <ifx_i2c_tl_transceive>
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                                                          p_ctx->prl.p_recv_payload_buffer,
                                                          p_ctx->prl.p_recv_payload_buffer_length);
                }
                if (IFX_I2C_STACK_ERROR == return_status)
 8002ec2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002ec6:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8002eca:	d11d      	bne.n	8002f08 <ifx_i2c_prl_event_handler+0x524>
                {
                    ERROR_STATE_PREPARATION(p_ctx,  exit_machine);
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	22ff      	movs	r2, #255	@ 0xff
 8002ed0:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	2207      	movs	r2, #7
 8002ed8:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	2200      	movs	r2, #0
 8002ee0:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8002eea:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                    p_ctx->prl.return_status = IFX_I2C_STACK_ERROR;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8002f02:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
                    break;
 8002f06:	e20f      	b.n	8003328 <ifx_i2c_prl_event_handler+0x944>
                }
                p_ctx->prl.prl_receive_length = *p_ctx->prl.p_recv_payload_buffer_length;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f0c:	881a      	ldrh	r2, [r3, #0]
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
                p_ctx->prl.state = PRL_STATE_VERIFY;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	2203      	movs	r2, #3
 8002f18:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                exit_machine = FALSE;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
            }
            break;
 8002f22:	e201      	b.n	8003328 <ifx_i2c_prl_event_handler+0x944>
            case PRL_STATE_VERIFY:
            {
                p_ctx->prl.slave_sequence_number = optiga_common_get_uint32(&p_ctx->prl.p_recv_payload_buffer[1]);
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f28:	3301      	adds	r3, #1
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	f002 fe56 	bl	8005bdc <optiga_common_get_uint32>
 8002f30:	4602      	mov	r2, r0
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	649a      	str	r2, [r3, #72]	@ 0x48
                if (0 == data_len)
 8002f36:	893b      	ldrh	r3, [r7, #8]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d118      	bne.n	8002f6e <ifx_i2c_prl_event_handler+0x58a>
                {
                    ERROR_STATE_PREPARATION(p_ctx,exit_machine);
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	22ff      	movs	r2, #255	@ 0xff
 8002f40:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	2207      	movs	r2, #7
 8002f48:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	2200      	movs	r2, #0
 8002f50:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8002f5a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	2200      	movs	r2, #0
 8002f62:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 8002f66:	2301      	movs	r3, #1
 8002f68:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                    break;
 8002f6c:	e1dc      	b.n	8003328 <ifx_i2c_prl_event_handler+0x944>
                }
                else if (0 != (p_data[PRL_SCTR_OFFSET] & PRL_ALERT_PROTOCOL))
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	781b      	ldrb	r3, [r3, #0]
 8002f72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d040      	beq.n	8002ffc <ifx_i2c_prl_event_handler+0x618>
                {
                    //Check invalid message
                    //lint --e{835} suppress "Macros are defined as 0x00 and is kept for future enhancements"
                    if (((p_data[PRL_SCTR_OFFSET] != (PRL_ALERT_PROTOCOL | PRL_FATAL_ALERT_MSG)) &&
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	781b      	ldrb	r3, [r3, #0]
 8002f7e:	2b40      	cmp	r3, #64	@ 0x40
 8002f80:	d003      	beq.n	8002f8a <ifx_i2c_prl_event_handler+0x5a6>
                        (p_data[PRL_SCTR_OFFSET] != (PRL_ALERT_PROTOCOL | PRL_INTEGRITY_VIOLATED_ALERT_MSG))) ||
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	781b      	ldrb	r3, [r3, #0]
                    if (((p_data[PRL_SCTR_OFFSET] != (PRL_ALERT_PROTOCOL | PRL_FATAL_ALERT_MSG)) &&
 8002f86:	2b44      	cmp	r3, #68	@ 0x44
 8002f88:	d10c      	bne.n	8002fa4 <ifx_i2c_prl_event_handler+0x5c0>
                        (p_data[PRL_SCTR_OFFSET] != (PRL_ALERT_PROTOCOL | PRL_INTEGRITY_VIOLATED_ALERT_MSG))) ||
 8002f8a:	893b      	ldrh	r3, [r7, #8]
 8002f8c:	2b01      	cmp	r3, #1
 8002f8e:	d004      	beq.n	8002f9a <ifx_i2c_prl_event_handler+0x5b6>
                        ((1 != data_len) && (PRL_NEGOTIATION_DONE == p_ctx->prl.negotiation_state)) ||
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	d004      	beq.n	8002fa4 <ifx_i2c_prl_event_handler+0x5c0>
                        (PRL_TRANS_REPEAT == p_ctx->prl.data_retransmit_counter))
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	f893 30eb 	ldrb.w	r3, [r3, #235]	@ 0xeb
                        ((1 != data_len) && (PRL_NEGOTIATION_DONE == p_ctx->prl.negotiation_state)) ||
 8002fa0:	2b03      	cmp	r3, #3
 8002fa2:	d109      	bne.n	8002fb8 <ifx_i2c_prl_event_handler+0x5d4>
                    {
                        p_ctx->prl.return_status = IFX_I2C_SESSION_ERROR;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8002faa:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
                        p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8002fb6:	e018      	b.n	8002fea <ifx_i2c_prl_event_handler+0x606>
                    }
                    //After restore operation if invalid message received
                    else if ((PRL_RESTORE_DONE == p_ctx->prl.restore_context_flag) &&
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	f893 30ec 	ldrb.w	r3, [r3, #236]	@ 0xec
 8002fbe:	2b01      	cmp	r3, #1
 8002fc0:	d10e      	bne.n	8002fe0 <ifx_i2c_prl_event_handler+0x5fc>
                             (IFX_I2C_SESSION_CONTEXT_RESTORE == p_ctx->manage_context_operation))
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	f893 34c2 	ldrb.w	r3, [r3, #1218]	@ 0x4c2
                    else if ((PRL_RESTORE_DONE == p_ctx->prl.restore_context_flag) &&
 8002fc8:	2b11      	cmp	r3, #17
 8002fca:	d109      	bne.n	8002fe0 <ifx_i2c_prl_event_handler+0x5fc>
                    {
                        p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	2200      	movs	r2, #0
 8002fd0:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
                        p_ctx->prl.return_status = IFX_I2C_SESSION_ERROR;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8002fda:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8002fde:	e004      	b.n	8002fea <ifx_i2c_prl_event_handler+0x606>
                    }
                    else
                    {
                        p_ctx->prl.return_status = IFX_I2C_STACK_ERROR;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8002fe6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
                    }
                    p_ctx->prl.state = PRL_STATE_ALERT;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	2206      	movs	r2, #6
 8002fee:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                    p_ctx->prl.alert_type = PRL_INVALID_ALERT;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	22ff      	movs	r2, #255	@ 0xff
 8002ff6:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
                    *p_ctx->prl.p_recv_payload_buffer_length -= 1;
                    p_ctx->prl.return_status = IFX_I2C_STACK_SUCCESS;
                    p_ctx->prl.state = PRL_STATE_IDLE;
                }
            }
            break;
 8002ffa:	e195      	b.n	8003328 <ifx_i2c_prl_event_handler+0x944>
                else if (p_data[PRL_SCTR_OFFSET] != p_ctx->prl.saved_sctr)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	781a      	ldrb	r2, [r3, #0]
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	f893 30e7 	ldrb.w	r3, [r3, #231]	@ 0xe7
 8003006:	429a      	cmp	r2, r3
 8003008:	d018      	beq.n	800303c <ifx_i2c_prl_event_handler+0x658>
                    ERROR_STATE_PREPARATION(p_ctx, exit_machine);
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	22ff      	movs	r2, #255	@ 0xff
 800300e:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	2207      	movs	r2, #7
 8003016:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	2200      	movs	r2, #0
 800301e:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8003028:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	2200      	movs	r2, #0
 8003030:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 8003034:	2301      	movs	r3, #1
 8003036:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                    break;
 800303a:	e175      	b.n	8003328 <ifx_i2c_prl_event_handler+0x944>
                else if (((uint8_t)SLAVE_PROTECTION == (p_data[PRL_SCTR_OFFSET] & PRL_PROTECTION_MASK)) ||
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	781b      	ldrb	r3, [r3, #0]
 8003040:	f003 0303 	and.w	r3, r3, #3
 8003044:	2b02      	cmp	r3, #2
 8003046:	d006      	beq.n	8003056 <ifx_i2c_prl_event_handler+0x672>
                         ((uint8_t)FULL_PROTECTION == (p_data[PRL_SCTR_OFFSET] & PRL_PROTECTION_MASK)))
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	781b      	ldrb	r3, [r3, #0]
 800304c:	f003 0303 	and.w	r3, r3, #3
                else if (((uint8_t)SLAVE_PROTECTION == (p_data[PRL_SCTR_OFFSET] & PRL_PROTECTION_MASK)) ||
 8003050:	2b03      	cmp	r3, #3
 8003052:	f040 8082 	bne.w	800315a <ifx_i2c_prl_event_handler+0x776>
                    if (data_len <= (IFX_I2C_PRL_HEADER_SIZE + IFX_I2C_PRL_MAC_SIZE))
 8003056:	893b      	ldrh	r3, [r7, #8]
 8003058:	2b0d      	cmp	r3, #13
 800305a:	d818      	bhi.n	800308e <ifx_i2c_prl_event_handler+0x6aa>
                        ERROR_STATE_PREPARATION(p_ctx, exit_machine);
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	22ff      	movs	r2, #255	@ 0xff
 8003060:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	2207      	movs	r2, #7
 8003068:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	2200      	movs	r2, #0
 8003070:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	f44f 7284 	mov.w	r2, #264	@ 0x108
 800307a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	2200      	movs	r2, #0
 8003082:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 8003086:	2301      	movs	r3, #1
 8003088:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                        break;
 800308c:	e14c      	b.n	8003328 <ifx_i2c_prl_event_handler+0x944>
                    else if ((p_ctx->prl.slave_sequence_number > (p_ctx->prl.save_slave_sequence_number + PRL_TRANS_REPEAT))
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003096:	3303      	adds	r3, #3
 8003098:	429a      	cmp	r2, r3
 800309a:	d805      	bhi.n	80030a8 <ifx_i2c_prl_event_handler+0x6c4>
                             || (p_ctx->prl.slave_sequence_number <= p_ctx->prl.save_slave_sequence_number ))
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030a4:	429a      	cmp	r2, r3
 80030a6:	d818      	bhi.n	80030da <ifx_i2c_prl_event_handler+0x6f6>
                        ERROR_STATE_PREPARATION(p_ctx,exit_machine);
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	22ff      	movs	r2, #255	@ 0xff
 80030ac:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	2207      	movs	r2, #7
 80030b4:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	2200      	movs	r2, #0
 80030bc:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	f44f 7284 	mov.w	r2, #264	@ 0x108
 80030c6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	2200      	movs	r2, #0
 80030ce:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 80030d2:	2301      	movs	r3, #1
 80030d4:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                        break;
 80030d8:	e126      	b.n	8003328 <ifx_i2c_prl_event_handler+0x944>
                    p_ctx->prl.save_slave_sequence_number = p_ctx->prl.slave_sequence_number;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	64da      	str	r2, [r3, #76]	@ 0x4c
                    *p_ctx->prl.p_recv_payload_buffer_length = *p_ctx->prl.p_recv_payload_buffer_length -
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030e6:	881a      	ldrh	r2, [r3, #0]
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030ec:	3a0d      	subs	r2, #13
 80030ee:	b292      	uxth	r2, r2
 80030f0:	801a      	strh	r2, [r3, #0]
                                                            &p_ctx->prl.p_recv_payload_buffer[IFX_I2C_PRL_HEADER_SIZE],
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030f6:	1d59      	adds	r1, r3, #5
                                                            (*p_ctx->prl.p_recv_payload_buffer_length),
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
                    return_status = ifx_i2c_prl_decrypt_msg(p_ctx,
 80030fc:	8818      	ldrh	r0, [r3, #0]
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	6c9c      	ldr	r4, [r3, #72]	@ 0x48
                                                            &p_ctx->prl.p_recv_payload_buffer[IFX_I2C_PRL_HEADER_SIZE],
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                    return_status = ifx_i2c_prl_decrypt_msg(p_ctx,
 8003106:	3305      	adds	r3, #5
 8003108:	68fa      	ldr	r2, [r7, #12]
 800310a:	f892 20e7 	ldrb.w	r2, [r2, #231]	@ 0xe7
 800310e:	9203      	str	r2, [sp, #12]
 8003110:	2224      	movs	r2, #36	@ 0x24
 8003112:	9202      	str	r2, [sp, #8]
 8003114:	2210      	movs	r2, #16
 8003116:	9201      	str	r2, [sp, #4]
 8003118:	9300      	str	r3, [sp, #0]
 800311a:	4623      	mov	r3, r4
 800311c:	4602      	mov	r2, r0
 800311e:	68f8      	ldr	r0, [r7, #12]
 8003120:	f7ff f80e 	bl	8002140 <ifx_i2c_prl_decrypt_msg>
 8003124:	4603      	mov	r3, r0
 8003126:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                    if (IFX_I2C_STACK_ERROR == return_status)
 800312a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800312e:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8003132:	d108      	bne.n	8003146 <ifx_i2c_prl_event_handler+0x762>
                        p_ctx->prl.state = PRL_STATE_ALERT;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	2206      	movs	r2, #6
 8003138:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                        p_ctx->prl.alert_type = PRL_INTEGRITY_VIOLATED_ALERT_MSG;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	2204      	movs	r2, #4
 8003140:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
                        break;
 8003144:	e0f0      	b.n	8003328 <ifx_i2c_prl_event_handler+0x944>
                        p_ctx->prl.return_status = IFX_I2C_STACK_SUCCESS;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	2200      	movs	r2, #0
 800314a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
                        p_ctx->prl.state = PRL_STATE_IDLE;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	2201      	movs	r2, #1
 8003152:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                    if (IFX_I2C_STACK_ERROR == return_status)
 8003156:	bf00      	nop
            break;
 8003158:	e0e6      	b.n	8003328 <ifx_i2c_prl_event_handler+0x944>
                else if (data_len <= 1)
 800315a:	893b      	ldrh	r3, [r7, #8]
 800315c:	2b01      	cmp	r3, #1
 800315e:	d81c      	bhi.n	800319a <ifx_i2c_prl_event_handler+0x7b6>
                    p_ctx->prl.state = PRL_STATE_ERROR;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	2207      	movs	r2, #7
 8003164:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                    p_ctx->prl.alert_type = PRL_INVALID_ALERT;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	22ff      	movs	r2, #255	@ 0xff
 800316c:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
                    if (PRL_NEGOTIATION_NOT_DONE == p_ctx->prl.negotiation_state)
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 8003176:	2b00      	cmp	r3, #0
 8003178:	d105      	bne.n	8003186 <ifx_i2c_prl_event_handler+0x7a2>
                        p_ctx->prl.return_status = IFX_I2C_STACK_ERROR;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8003180:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
            break;
 8003184:	e0d0      	b.n	8003328 <ifx_i2c_prl_event_handler+0x944>
                        p_ctx->prl.return_status = IFX_I2C_SESSION_ERROR;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	f44f 7284 	mov.w	r2, #264	@ 0x108
 800318c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
                        p_ctx->prl.negotiation_state = PRL_NEGOTIATION_NOT_DONE;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	2200      	movs	r2, #0
 8003194:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
            break;
 8003198:	e0c6      	b.n	8003328 <ifx_i2c_prl_event_handler+0x944>
                    *p_ctx->prl.p_recv_payload_buffer_length -= 1;
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800319e:	881a      	ldrh	r2, [r3, #0]
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031a4:	3a01      	subs	r2, #1
 80031a6:	b292      	uxth	r2, r2
 80031a8:	801a      	strh	r2, [r3, #0]
                    p_ctx->prl.return_status = IFX_I2C_STACK_SUCCESS;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	2200      	movs	r2, #0
 80031ae:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
                    p_ctx->prl.state = PRL_STATE_IDLE;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	2201      	movs	r2, #1
 80031b6:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
            break;
 80031ba:	e0b5      	b.n	8003328 <ifx_i2c_prl_event_handler+0x944>
            case PRL_STATE_ALERT:
            {
                if ((PRL_INTEGRITY_VIOLATED_ALERT_MSG | PRL_ALERT_PROTOCOL) == p_data[PRL_SCTR_OFFSET])
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	781b      	ldrb	r3, [r3, #0]
 80031c0:	2b44      	cmp	r3, #68	@ 0x44
 80031c2:	d166      	bne.n	8003292 <ifx_i2c_prl_event_handler+0x8ae>
                {
                    if ((1 !=  data_len) || (p_ctx->prl.data_retransmit_counter >= PRL_TRANS_REPEAT))
 80031c4:	893b      	ldrh	r3, [r7, #8]
 80031c6:	2b01      	cmp	r3, #1
 80031c8:	d104      	bne.n	80031d4 <ifx_i2c_prl_event_handler+0x7f0>
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	f893 30eb 	ldrb.w	r3, [r3, #235]	@ 0xeb
 80031d0:	2b02      	cmp	r3, #2
 80031d2:	d918      	bls.n	8003206 <ifx_i2c_prl_event_handler+0x822>
                    {
                        ERROR_STATE_PREPARATION(p_ctx,exit_machine);
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	22ff      	movs	r2, #255	@ 0xff
 80031d8:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	2207      	movs	r2, #7
 80031e0:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	2200      	movs	r2, #0
 80031e8:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	f44f 7284 	mov.w	r2, #264	@ 0x108
 80031f2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	2200      	movs	r2, #0
 80031fa:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 80031fe:	2301      	movs	r3, #1
 8003200:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                        break;
 8003204:	e090      	b.n	8003328 <ifx_i2c_prl_event_handler+0x944>
                    }
                    else if ((MASTER_PROTECTION == p_ctx->protection_level) ||
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
 800320c:	2b01      	cmp	r3, #1
 800320e:	d004      	beq.n	800321a <ifx_i2c_prl_event_handler+0x836>
                             (FULL_PROTECTION == p_ctx->protection_level))
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	f893 34c0 	ldrb.w	r3, [r3, #1216]	@ 0x4c0
                    else if ((MASTER_PROTECTION == p_ctx->protection_level) ||
 8003216:	2b03      	cmp	r3, #3
 8003218:	d136      	bne.n	8003288 <ifx_i2c_prl_event_handler+0x8a4>
                    {
                        p_ctx->prl.data_retransmit_counter++;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	f893 30eb 	ldrb.w	r3, [r3, #235]	@ 0xeb
 8003220:	3301      	adds	r3, #1
 8003222:	b2da      	uxtb	r2, r3
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	f883 20eb 	strb.w	r2, [r3, #235]	@ 0xeb
                        p_ctx->prl.trans_repeat_status = TRUE;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	2201      	movs	r2, #1
 800322e:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
                        if (p_ctx->prl.data_retransmit_counter > PRL_TRANS_REPEAT)
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	f893 30eb 	ldrb.w	r3, [r3, #235]	@ 0xeb
 8003238:	2b03      	cmp	r3, #3
 800323a:	d91c      	bls.n	8003276 <ifx_i2c_prl_event_handler+0x892>
                        {
                            ERROR_STATE_PREPARATION(p_ctx, exit_machine);
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	22ff      	movs	r2, #255	@ 0xff
 8003240:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	2207      	movs	r2, #7
 8003248:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	2200      	movs	r2, #0
 8003250:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	f44f 7284 	mov.w	r2, #264	@ 0x108
 800325a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	2200      	movs	r2, #0
 8003262:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 8003266:	2301      	movs	r3, #1
 8003268:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                            p_ctx->prl.state = PRL_STATE_IDLE;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	2201      	movs	r2, #1
 8003270:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                            break;
 8003274:	e058      	b.n	8003328 <ifx_i2c_prl_event_handler+0x944>
                        }
                        p_ctx->prl.alert_type = PRL_INTEGRITY_VIOLATED_ALERT_MSG;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	2204      	movs	r2, #4
 800327a:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
                        p_ctx->prl.state = PRL_STATE_TXRX;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	2204      	movs	r2, #4
 8003282:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                      ERROR_STATE_PREPARATION(p_ctx, exit_machine);
                    }
                    p_ctx->prl.state = PRL_STATE_ERROR;
                }
            }
            break;
 8003286:	e04f      	b.n	8003328 <ifx_i2c_prl_event_handler+0x944>
                      p_ctx->prl.state = PRL_STATE_ERROR;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	2207      	movs	r2, #7
 800328c:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
            break;
 8003290:	e04a      	b.n	8003328 <ifx_i2c_prl_event_handler+0x944>
                    if (PRL_TRANS_REPEAT == p_ctx->prl.decryption_failure_counter)
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	f893 30ea 	ldrb.w	r3, [r3, #234]	@ 0xea
 8003298:	2b03      	cmp	r3, #3
 800329a:	d117      	bne.n	80032cc <ifx_i2c_prl_event_handler+0x8e8>
                      ERROR_STATE_PREPARATION(p_ctx, exit_machine);
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	22ff      	movs	r2, #255	@ 0xff
 80032a0:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	2207      	movs	r2, #7
 80032a8:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	2200      	movs	r2, #0
 80032b0:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	f44f 7284 	mov.w	r2, #264	@ 0x108
 80032ba:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	2200      	movs	r2, #0
 80032c2:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 80032c6:	2301      	movs	r3, #1
 80032c8:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                    p_ctx->prl.state = PRL_STATE_ERROR;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	2207      	movs	r2, #7
 80032d0:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
            break;
 80032d4:	e028      	b.n	8003328 <ifx_i2c_prl_event_handler+0x944>
            case PRL_STATE_ERROR:
            {
                if (PRL_INVALID_ALERT != p_ctx->prl.alert_type)
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 80032dc:	2bff      	cmp	r3, #255	@ 0xff
 80032de:	d00d      	beq.n	80032fc <ifx_i2c_prl_event_handler+0x918>
                {
                    return_status = ifx_i2c_prl_send_alert(p_ctx);
 80032e0:	68f8      	ldr	r0, [r7, #12]
 80032e2:	f7fe ff75 	bl	80021d0 <ifx_i2c_prl_send_alert>
 80032e6:	4603      	mov	r3, r0
 80032e8:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                    p_ctx->prl.alert_type = (uint8_t)PRL_INVALID_ALERT;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	22ff      	movs	r2, #255	@ 0xff
 80032f0:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
                    exit_machine = FALSE;
 80032f4:	2300      	movs	r3, #0
 80032f6:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                else
                {
                    p_ctx->prl.state = PRL_STATE_IDLE;
                }
            }
            break;
 80032fa:	e015      	b.n	8003328 <ifx_i2c_prl_event_handler+0x944>
                    p_ctx->prl.state = PRL_STATE_IDLE;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	2201      	movs	r2, #1
 8003300:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
            break;
 8003304:	e010      	b.n	8003328 <ifx_i2c_prl_event_handler+0x944>
            default:
            {
                p_ctx->prl.state = PRL_STATE_IDLE;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	2201      	movs	r2, #1
 800330a:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
                p_ctx->prl.upper_layer_event_handler(p_ctx, IFX_I2C_STACK_ERROR, 0, 0);
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 8003312:	2300      	movs	r3, #0
 8003314:	2200      	movs	r2, #0
 8003316:	f44f 7181 	mov.w	r1, #258	@ 0x102
 800331a:	68f8      	ldr	r0, [r7, #12]
 800331c:	47a0      	blx	r4
                exit_machine = FALSE;
 800331e:	2300      	movs	r3, #0
 8003320:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
            }
            break;
 8003324:	e000      	b.n	8003328 <ifx_i2c_prl_event_handler+0x944>
            break;
 8003326:	bf00      	nop
        }
    } while (TRUE == exit_machine);
 8003328:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800332c:	2b01      	cmp	r3, #1
 800332e:	f43f ab9e 	beq.w	8002a6e <ifx_i2c_prl_event_handler+0x8a>
}
 8003332:	bf00      	nop
 8003334:	bf00      	nop
 8003336:	374c      	adds	r7, #76	@ 0x4c
 8003338:	46bd      	mov	sp, r7
 800333a:	bd90      	pop	{r4, r7, pc}

0800333c <ifx_i2c_tl_init>:
_STATIC_H uint8_t ifx_i2c_tl_calculate_pctr(const ifx_i2c_context_t * p_ctx);
_STATIC_H optiga_lib_status_t ifx_i2c_tl_check_chaining_error(uint8_t current_chaning, uint8_t previous_chaining);
/// @endcond

optiga_lib_status_t ifx_i2c_tl_init(ifx_i2c_context_t * p_ctx, ifx_i2c_event_handler_t handler)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b082      	sub	sp, #8
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
 8003344:	6039      	str	r1, [r7, #0]
    LOG_TL("[IFX-TL]: Init\n");

    p_ctx->tl.state = TL_STATE_UNINIT;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2200      	movs	r2, #0
 800334a:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e

    // Initialize Data Link layer (and register event handler)
    if (IFX_I2C_STACK_SUCCESS != ifx_i2c_dl_init(p_ctx, ifx_i2c_dl_event_handler))
 800334e:	4911      	ldr	r1, [pc, #68]	@ (8003394 <ifx_i2c_tl_init+0x58>)
 8003350:	6878      	ldr	r0, [r7, #4]
 8003352:	f7fd fc11 	bl	8000b78 <ifx_i2c_dl_init>
 8003356:	4603      	mov	r3, r0
 8003358:	2b00      	cmp	r3, #0
 800335a:	d002      	beq.n	8003362 <ifx_i2c_tl_init+0x26>
    {
        return (IFX_I2C_STACK_ERROR);
 800335c:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8003360:	e014      	b.n	800338c <ifx_i2c_tl_init+0x50>
    }
    p_ctx->tl.initialization_state = TRUE;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2201      	movs	r2, #1
 8003366:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
    p_ctx->tl.upper_layer_event_handler = handler;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	683a      	ldr	r2, [r7, #0]
 800336e:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
    p_ctx->tl.state = TL_STATE_IDLE;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2201      	movs	r2, #1
 8003376:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
    p_ctx->tl.max_packet_length = p_ctx->frame_size - (DL_HEADER_SIZE + TL_HEADER_SIZE);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 8003380:	3b06      	subs	r3, #6
 8003382:	b29a      	uxth	r2, r3
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	f8a3 210a 	strh.w	r2, [r3, #266]	@ 0x10a

    return (IFX_I2C_STACK_SUCCESS);
 800338a:	2300      	movs	r3, #0
}
 800338c:	4618      	mov	r0, r3
 800338e:	3708      	adds	r7, #8
 8003390:	46bd      	mov	sp, r7
 8003392:	bd80      	pop	{r7, pc}
 8003394:	0800367d 	.word	0x0800367d

08003398 <ifx_i2c_tl_transceive>:
optiga_lib_status_t ifx_i2c_tl_transceive(ifx_i2c_context_t * p_ctx,
                                          uint8_t * p_packet,
                                          uint16_t packet_len,
                                          uint8_t * p_recv_packet,
                                          uint16_t * p_recv_packet_len)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b086      	sub	sp, #24
 800339c:	af00      	add	r7, sp, #0
 800339e:	60f8      	str	r0, [r7, #12]
 80033a0:	60b9      	str	r1, [r7, #8]
 80033a2:	603b      	str	r3, [r7, #0]
 80033a4:	4613      	mov	r3, r2
 80033a6:	80fb      	strh	r3, [r7, #6]
    optiga_lib_status_t status = IFX_I2C_STACK_ERROR;
 80033a8:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80033ac:	82fb      	strh	r3, [r7, #22]
    LOG_TL("[IFX-TL]: Transceive txlen %d\n", packet_len);

    do
    {
        // Check function arguments
        if ((NULL == p_packet) || (0 == packet_len))
 80033ae:	68bb      	ldr	r3, [r7, #8]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d041      	beq.n	8003438 <ifx_i2c_tl_transceive+0xa0>
 80033b4:	88fb      	ldrh	r3, [r7, #6]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d03e      	beq.n	8003438 <ifx_i2c_tl_transceive+0xa0>
        {
            break;
        }
        // Transport Layer must be idle
        if (TL_STATE_IDLE != p_ctx->tl.state)
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	f893 310e 	ldrb.w	r3, [r3, #270]	@ 0x10e
 80033c0:	2b01      	cmp	r3, #1
 80033c2:	d138      	bne.n	8003436 <ifx_i2c_tl_transceive+0x9e>
        {
            break;
        }
        p_ctx->tl.state = TL_STATE_TX;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	2202      	movs	r2, #2
 80033c8:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
        p_ctx->tl.api_start_time = pal_os_timer_get_time_in_milliseconds();
 80033cc:	f003 fa23 	bl	8006816 <pal_os_timer_get_time_in_milliseconds>
 80033d0:	4602      	mov	r2, r0
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
        p_ctx->tl.p_actual_packet = p_packet;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	68ba      	ldr	r2, [r7, #8]
 80033dc:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
        p_ctx->tl.actual_packet_length = packet_len;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	88fa      	ldrh	r2, [r7, #6]
 80033e4:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
        p_ctx->tl.packet_offset = 0;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	2200      	movs	r2, #0
 80033ec:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
        p_ctx->tl.p_recv_packet_buffer = p_recv_packet;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	683a      	ldr	r2, [r7, #0]
 80033f4:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
        p_ctx->tl.p_recv_packet_buffer_length = p_recv_packet_len;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	6a3a      	ldr	r2, [r7, #32]
 80033fc:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8
        p_ctx->tl.total_recv_length = 0;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	2200      	movs	r2, #0
 8003404:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
        p_ctx->tl.chaining_error_count = 0;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	2200      	movs	r2, #0
 800340c:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
        p_ctx->tl.master_chaining_error_count = 0;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	2200      	movs	r2, #0
 8003414:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
        p_ctx->tl.transmission_completed = 0;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	2200      	movs	r2, #0
 800341c:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
        p_ctx->tl.error_event = IFX_I2C_STACK_ERROR;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8003426:	f8a3 210c 	strh.w	r2, [r3, #268]	@ 0x10c
        status = ifx_i2c_tl_send_next_fragment(p_ctx);
 800342a:	68f8      	ldr	r0, [r7, #12]
 800342c:	f000 f866 	bl	80034fc <ifx_i2c_tl_send_next_fragment>
 8003430:	4603      	mov	r3, r0
 8003432:	82fb      	strh	r3, [r7, #22]
 8003434:	e000      	b.n	8003438 <ifx_i2c_tl_transceive+0xa0>
            break;
 8003436:	bf00      	nop
    } while (FALSE);
    return (status);
 8003438:	8afb      	ldrh	r3, [r7, #22]
}
 800343a:	4618      	mov	r0, r3
 800343c:	3718      	adds	r7, #24
 800343e:	46bd      	mov	sp, r7
 8003440:	bd80      	pop	{r7, pc}

08003442 <ifx_i2c_tl_resend_packets>:


_STATIC_H optiga_lib_status_t ifx_i2c_tl_resend_packets(ifx_i2c_context_t * p_ctx)
{
 8003442:	b580      	push	{r7, lr}
 8003444:	b082      	sub	sp, #8
 8003446:	af00      	add	r7, sp, #0
 8003448:	6078      	str	r0, [r7, #4]
    // Transport Layer must be idle
    if (TL_STATE_IDLE != p_ctx->tl.state)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	f893 310e 	ldrb.w	r3, [r3, #270]	@ 0x10e
 8003450:	2b01      	cmp	r3, #1
 8003452:	d002      	beq.n	800345a <ifx_i2c_tl_resend_packets+0x18>
    {
        return (IFX_I2C_STACK_ERROR);
 8003454:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8003458:	e00f      	b.n	800347a <ifx_i2c_tl_resend_packets+0x38>
    }

    p_ctx->tl.packet_offset = 0;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2200      	movs	r2, #0
 800345e:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
    p_ctx->tl.total_recv_length = 0;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2200      	movs	r2, #0
 8003466:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
    p_ctx->tl.state = TL_STATE_TX;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2202      	movs	r2, #2
 800346e:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
    return (ifx_i2c_tl_send_next_fragment(p_ctx));
 8003472:	6878      	ldr	r0, [r7, #4]
 8003474:	f000 f842 	bl	80034fc <ifx_i2c_tl_send_next_fragment>
 8003478:	4603      	mov	r3, r0
}
 800347a:	4618      	mov	r0, r3
 800347c:	3708      	adds	r7, #8
 800347e:	46bd      	mov	sp, r7
 8003480:	bd80      	pop	{r7, pc}

08003482 <ifx_i2c_tl_calculate_pctr>:

_STATIC_H uint8_t ifx_i2c_tl_calculate_pctr(const ifx_i2c_context_t * p_ctx)
{
 8003482:	b480      	push	{r7}
 8003484:	b085      	sub	sp, #20
 8003486:	af00      	add	r7, sp, #0
 8003488:	6078      	str	r0, [r7, #4]
    uint8_t pctr;
    uint16_t fragment_size = p_ctx->tl.max_packet_length;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	f8b3 310a 	ldrh.w	r3, [r3, #266]	@ 0x10a
 8003490:	81bb      	strh	r3, [r7, #12]
    uint16_t remaining_data = p_ctx->tl.actual_packet_length - p_ctx->tl.packet_offset;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	f8b3 2106 	ldrh.w	r2, [r3, #262]	@ 0x106
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 800349e:	1ad3      	subs	r3, r2, r3
 80034a0:	817b      	strh	r3, [r7, #10]
    // No chain
    if ((0 == p_ctx->tl.packet_offset) && (remaining_data <= fragment_size))
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d106      	bne.n	80034ba <ifx_i2c_tl_calculate_pctr+0x38>
 80034ac:	897a      	ldrh	r2, [r7, #10]
 80034ae:	89bb      	ldrh	r3, [r7, #12]
 80034b0:	429a      	cmp	r2, r3
 80034b2:	d802      	bhi.n	80034ba <ifx_i2c_tl_calculate_pctr+0x38>
    {
        pctr = TL_CHAINING_NO;
 80034b4:	2300      	movs	r3, #0
 80034b6:	73fb      	strb	r3, [r7, #15]
 80034b8:	e019      	b.n	80034ee <ifx_i2c_tl_calculate_pctr+0x6c>
    }
    // First chain
    else if ((0 == p_ctx->tl.packet_offset) && (remaining_data > fragment_size))
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d106      	bne.n	80034d2 <ifx_i2c_tl_calculate_pctr+0x50>
 80034c4:	897a      	ldrh	r2, [r7, #10]
 80034c6:	89bb      	ldrh	r3, [r7, #12]
 80034c8:	429a      	cmp	r2, r3
 80034ca:	d902      	bls.n	80034d2 <ifx_i2c_tl_calculate_pctr+0x50>
    {
        pctr = TL_CHAINING_FIRST;
 80034cc:	2301      	movs	r3, #1
 80034ce:	73fb      	strb	r3, [r7, #15]
 80034d0:	e00d      	b.n	80034ee <ifx_i2c_tl_calculate_pctr+0x6c>
    }
    // Intermediate chain
    else if ((0 != p_ctx->tl.packet_offset) && (remaining_data > fragment_size))
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d006      	beq.n	80034ea <ifx_i2c_tl_calculate_pctr+0x68>
 80034dc:	897a      	ldrh	r2, [r7, #10]
 80034de:	89bb      	ldrh	r3, [r7, #12]
 80034e0:	429a      	cmp	r2, r3
 80034e2:	d902      	bls.n	80034ea <ifx_i2c_tl_calculate_pctr+0x68>
    {
        pctr = TL_CHAINING_INTERMEDIATE;
 80034e4:	2302      	movs	r3, #2
 80034e6:	73fb      	strb	r3, [r7, #15]
 80034e8:	e001      	b.n	80034ee <ifx_i2c_tl_calculate_pctr+0x6c>
    }
    // Last chain
    else
    {
        pctr = TL_CHAINING_LAST;
 80034ea:	2304      	movs	r3, #4
 80034ec:	73fb      	strb	r3, [r7, #15]
    }

    return (pctr);
 80034ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80034f0:	4618      	mov	r0, r3
 80034f2:	3714      	adds	r7, #20
 80034f4:	46bd      	mov	sp, r7
 80034f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fa:	4770      	bx	lr

080034fc <ifx_i2c_tl_send_next_fragment>:
_STATIC_H optiga_lib_status_t ifx_i2c_tl_send_next_fragment(ifx_i2c_context_t * p_ctx)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b084      	sub	sp, #16
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
    uint8_t pctr;
    // Calculate size of fragment (last one might be shorter)
    uint16_t tl_fragment_size = p_ctx->tl.max_packet_length;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	f8b3 310a 	ldrh.w	r3, [r3, #266]	@ 0x10a
 800350a:	81fb      	strh	r3, [r7, #14]
    pctr = ifx_i2c_tl_calculate_pctr(p_ctx);
 800350c:	6878      	ldr	r0, [r7, #4]
 800350e:	f7ff ffb8 	bl	8003482 <ifx_i2c_tl_calculate_pctr>
 8003512:	4603      	mov	r3, r0
 8003514:	737b      	strb	r3, [r7, #13]
    if ((p_ctx->tl.actual_packet_length - p_ctx->tl.packet_offset) < tl_fragment_size)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	f8b3 3106 	ldrh.w	r3, [r3, #262]	@ 0x106
 800351c:	461a      	mov	r2, r3
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 8003524:	1ad2      	subs	r2, r2, r3
 8003526:	89fb      	ldrh	r3, [r7, #14]
 8003528:	429a      	cmp	r2, r3
 800352a:	da07      	bge.n	800353c <ifx_i2c_tl_send_next_fragment+0x40>
    {
        tl_fragment_size = p_ctx->tl.actual_packet_length - p_ctx->tl.packet_offset;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	f8b3 2106 	ldrh.w	r2, [r3, #262]	@ 0x106
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 8003538:	1ad3      	subs	r3, r2, r3
 800353a:	81fb      	strh	r3, [r7, #14]
    }
    // Assign the pctr
    //lint --e{835} suppress "IFX_I2C_DL_HEADER_OFFSET macro is defined as 0x00 and is kept for future enhancements"
    p_ctx->tx_frame_buffer[IFX_I2C_TL_HEADER_OFFSET] = (pctr | IFX_I2C_PRESENCE_BIT);
 800353c:	7b7b      	ldrb	r3, [r7, #13]
 800353e:	f043 0308 	orr.w	r3, r3, #8
 8003542:	b2da      	uxtb	r2, r3
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    //copy the data
    //lint --e{835} suppress "IFX_I2C_DL_HEADER_OFFSET macro is defined as 0x00 and is kept for future enhancements"
    memcpy(p_ctx->tx_frame_buffer+IFX_I2C_TL_HEADER_OFFSET + 1,
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	f203 238e 	addw	r3, r3, #654	@ 0x28e
 8003550:	1d18      	adds	r0, r3, #4
           p_ctx->tl.p_actual_packet + p_ctx->tl.packet_offset,
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003558:	687a      	ldr	r2, [r7, #4]
 800355a:	f8b2 2108 	ldrh.w	r2, [r2, #264]	@ 0x108
 800355e:	4413      	add	r3, r2
    memcpy(p_ctx->tx_frame_buffer+IFX_I2C_TL_HEADER_OFFSET + 1,
 8003560:	89fa      	ldrh	r2, [r7, #14]
 8003562:	4619      	mov	r1, r3
 8003564:	f009 f8ed 	bl	800c742 <memcpy>
           tl_fragment_size);
    p_ctx->tl.packet_offset += tl_fragment_size;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	f8b3 2108 	ldrh.w	r2, [r3, #264]	@ 0x108
 800356e:	89fb      	ldrh	r3, [r7, #14]
 8003570:	4413      	add	r3, r2
 8003572:	b29a      	uxth	r2, r3
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
    //send the fragment to dl layer
    return (ifx_i2c_dl_send_frame(p_ctx,tl_fragment_size + 1));
 800357a:	89fb      	ldrh	r3, [r7, #14]
 800357c:	3301      	adds	r3, #1
 800357e:	b29b      	uxth	r3, r3
 8003580:	4619      	mov	r1, r3
 8003582:	6878      	ldr	r0, [r7, #4]
 8003584:	f7fd fb36 	bl	8000bf4 <ifx_i2c_dl_send_frame>
 8003588:	4603      	mov	r3, r0
}
 800358a:	4618      	mov	r0, r3
 800358c:	3710      	adds	r7, #16
 800358e:	46bd      	mov	sp, r7
 8003590:	bd80      	pop	{r7, pc}

08003592 <ifx_i2c_tl_send_chaining_error>:

_STATIC_H optiga_lib_status_t ifx_i2c_tl_send_chaining_error(ifx_i2c_context_t * p_ctx)
{
 8003592:	b580      	push	{r7, lr}
 8003594:	b084      	sub	sp, #16
 8003596:	af00      	add	r7, sp, #0
 8003598:	6078      	str	r0, [r7, #4]
    uint16_t tl_fragment_size = 1;
 800359a:	2301      	movs	r3, #1
 800359c:	81fb      	strh	r3, [r7, #14]
    //lint --e{835} suppress "IFX_I2C_DL_HEADER_OFFSET macro is defined as 0x00 and is kept for future enhancements"
    p_ctx->tx_frame_buffer[IFX_I2C_TL_HEADER_OFFSET] = 0x07;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2207      	movs	r2, #7
 80035a2:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    p_ctx->tl.total_recv_length = 0;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2200      	movs	r2, #0
 80035aa:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
    //send the fragment to dl layer
    return (ifx_i2c_dl_send_frame(p_ctx,tl_fragment_size));
 80035ae:	89fb      	ldrh	r3, [r7, #14]
 80035b0:	4619      	mov	r1, r3
 80035b2:	6878      	ldr	r0, [r7, #4]
 80035b4:	f7fd fb1e 	bl	8000bf4 <ifx_i2c_dl_send_frame>
 80035b8:	4603      	mov	r3, r0
}
 80035ba:	4618      	mov	r0, r3
 80035bc:	3710      	adds	r7, #16
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd80      	pop	{r7, pc}
	...

080035c4 <ifx_i2c_tl_check_chaining_error>:

_STATIC_H optiga_lib_status_t ifx_i2c_tl_check_chaining_error(uint8_t current_chaning,
                                                              uint8_t previous_chaining)
{
 80035c4:	b480      	push	{r7}
 80035c6:	b085      	sub	sp, #20
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	4603      	mov	r3, r0
 80035cc:	460a      	mov	r2, r1
 80035ce:	71fb      	strb	r3, [r7, #7]
 80035d0:	4613      	mov	r3, r2
 80035d2:	71bb      	strb	r3, [r7, #6]
    optiga_lib_status_t status = IFX_I2C_STACK_ERROR;
 80035d4:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80035d8:	81fb      	strh	r3, [r7, #14]
    if (((TL_CHAINING_ERROR == current_chaning) || (TL_CHAINING_NO == current_chaning) ||
 80035da:	79fb      	ldrb	r3, [r7, #7]
 80035dc:	2b07      	cmp	r3, #7
 80035de:	d00b      	beq.n	80035f8 <ifx_i2c_tl_check_chaining_error+0x34>
 80035e0:	79fb      	ldrb	r3, [r7, #7]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d008      	beq.n	80035f8 <ifx_i2c_tl_check_chaining_error+0x34>
 80035e6:	79fb      	ldrb	r3, [r7, #7]
 80035e8:	2b04      	cmp	r3, #4
 80035ea:	d005      	beq.n	80035f8 <ifx_i2c_tl_check_chaining_error+0x34>
        (TL_CHAINING_LAST == current_chaning) || (TL_CHAINING_INTERMEDIATE == current_chaning) ||
 80035ec:	79fb      	ldrb	r3, [r7, #7]
 80035ee:	2b02      	cmp	r3, #2
 80035f0:	d002      	beq.n	80035f8 <ifx_i2c_tl_check_chaining_error+0x34>
 80035f2:	79fb      	ldrb	r3, [r7, #7]
 80035f4:	2b01      	cmp	r3, #1
 80035f6:	d110      	bne.n	800361a <ifx_i2c_tl_check_chaining_error+0x56>
        (TL_CHAINING_FIRST == current_chaning)))
    {
        if ((g_pctr_states_table[current_chaning][0] == previous_chaining) ||
 80035f8:	79fb      	ldrb	r3, [r7, #7]
 80035fa:	4a0b      	ldr	r2, [pc, #44]	@ (8003628 <ifx_i2c_tl_check_chaining_error+0x64>)
 80035fc:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8003600:	79ba      	ldrb	r2, [r7, #6]
 8003602:	429a      	cmp	r2, r3
 8003604:	d007      	beq.n	8003616 <ifx_i2c_tl_check_chaining_error+0x52>
            (g_pctr_states_table[current_chaning][1] == previous_chaining))
 8003606:	79fb      	ldrb	r3, [r7, #7]
 8003608:	4a07      	ldr	r2, [pc, #28]	@ (8003628 <ifx_i2c_tl_check_chaining_error+0x64>)
 800360a:	005b      	lsls	r3, r3, #1
 800360c:	4413      	add	r3, r2
 800360e:	785b      	ldrb	r3, [r3, #1]
        if ((g_pctr_states_table[current_chaning][0] == previous_chaining) ||
 8003610:	79ba      	ldrb	r2, [r7, #6]
 8003612:	429a      	cmp	r2, r3
 8003614:	d101      	bne.n	800361a <ifx_i2c_tl_check_chaining_error+0x56>
        {
            status =  IFX_I2C_STACK_SUCCESS;
 8003616:	2300      	movs	r3, #0
 8003618:	81fb      	strh	r3, [r7, #14]
        }
    }

    return (status);
 800361a:	89fb      	ldrh	r3, [r7, #14]
}
 800361c:	4618      	mov	r0, r3
 800361e:	3714      	adds	r7, #20
 8003620:	46bd      	mov	sp, r7
 8003622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003626:	4770      	bx	lr
 8003628:	0800d828 	.word	0x0800d828

0800362c <presence_bit_check>:
// This functionality checks for the present bit in the pctr register
_STATIC_H  optiga_lib_status_t presence_bit_check(const ifx_i2c_context_t * p_ctx,
                                                  uint8_t pctr)
{
 800362c:	b480      	push	{r7}
 800362e:	b085      	sub	sp, #20
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
 8003634:	460b      	mov	r3, r1
 8003636:	70fb      	strb	r3, [r7, #3]
    optiga_lib_status_t return_status= IFX_I2C_STACK_SUCCESS;
 8003638:	2300      	movs	r3, #0
 800363a:	81fb      	strh	r3, [r7, #14]
    uint8_t pctr_value;

    pctr_value = (pctr & TL_PCTR_CHANNEL_MASK);
 800363c:	78fb      	ldrb	r3, [r7, #3]
 800363e:	f023 0307 	bic.w	r3, r3, #7
 8003642:	737b      	strb	r3, [r7, #13]
    //lint --e{774} suppress "This value changes based on presentation layer macro"
    if (0 != IFX_I2C_PRESENCE_BIT_CHECK)
    {
        if ((FALSE == p_ctx->tl.initialization_state) && ((TL_CHAINING_NO == (pctr & TL_PCTR_CHAIN_MASK))
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	f893 3115 	ldrb.w	r3, [r3, #277]	@ 0x115
 800364a:	2b00      	cmp	r3, #0
 800364c:	d10f      	bne.n	800366e <presence_bit_check+0x42>
 800364e:	78fb      	ldrb	r3, [r7, #3]
 8003650:	f003 0307 	and.w	r3, r3, #7
 8003654:	2b00      	cmp	r3, #0
 8003656:	d004      	beq.n	8003662 <presence_bit_check+0x36>
            || (TL_CHAINING_FIRST == (pctr & TL_PCTR_CHAIN_MASK))))
 8003658:	78fb      	ldrb	r3, [r7, #3]
 800365a:	f003 0307 	and.w	r3, r3, #7
 800365e:	2b01      	cmp	r3, #1
 8003660:	d105      	bne.n	800366e <presence_bit_check+0x42>
        {
            if (IFX_I2C_PRESENCE_BIT_CHECK != pctr_value)
 8003662:	7b7b      	ldrb	r3, [r7, #13]
 8003664:	2b08      	cmp	r3, #8
 8003666:	d002      	beq.n	800366e <presence_bit_check+0x42>
            {
                return_status = IFX_I2C_STACK_ERROR;
 8003668:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800366c:	81fb      	strh	r3, [r7, #14]
            {
                return_status = IFX_I2C_STACK_ERROR;
            }
        }
    }
    return (return_status);
 800366e:	89fb      	ldrh	r3, [r7, #14]
}
 8003670:	4618      	mov	r0, r3
 8003672:	3714      	adds	r7, #20
 8003674:	46bd      	mov	sp, r7
 8003676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367a:	4770      	bx	lr

0800367c <ifx_i2c_dl_event_handler>:
_STATIC_H void ifx_i2c_dl_event_handler(ifx_i2c_context_t * p_ctx,
                                        optiga_lib_status_t event,
                                        const uint8_t * p_data,
                                        uint16_t data_len)
{
 800367c:	b590      	push	{r4, r7, lr}
 800367e:	b087      	sub	sp, #28
 8003680:	af00      	add	r7, sp, #0
 8003682:	60f8      	str	r0, [r7, #12]
 8003684:	607a      	str	r2, [r7, #4]
 8003686:	461a      	mov	r2, r3
 8003688:	460b      	mov	r3, r1
 800368a:	817b      	strh	r3, [r7, #10]
 800368c:	4613      	mov	r3, r2
 800368e:	813b      	strh	r3, [r7, #8]
    uint8_t pctr = 0;
 8003690:	2300      	movs	r3, #0
 8003692:	75fb      	strb	r3, [r7, #23]
    uint8_t chaining = 0;
 8003694:	2300      	movs	r3, #0
 8003696:	75bb      	strb	r3, [r7, #22]
    uint8_t exit_machine = TRUE;
 8003698:	2301      	movs	r3, #1
 800369a:	757b      	strb	r3, [r7, #21]
    do
    {
        if (NULL != p_data)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d006      	beq.n	80036b0 <ifx_i2c_dl_event_handler+0x34>
        {
            pctr = p_data[0];
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	781b      	ldrb	r3, [r3, #0]
 80036a6:	75fb      	strb	r3, [r7, #23]
            chaining = pctr & TL_PCTR_CHAIN_MASK;
 80036a8:	7dfb      	ldrb	r3, [r7, #23]
 80036aa:	f003 0307 	and.w	r3, r3, #7
 80036ae:	75bb      	strb	r3, [r7, #22]
        }
        // Propagate errors to upper layer
        if (0 != (event & IFX_I2C_DL_EVENT_ERROR))
 80036b0:	897b      	ldrh	r3, [r7, #10]
 80036b2:	f003 0301 	and.w	r3, r3, #1
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d008      	beq.n	80036cc <ifx_i2c_dl_event_handler+0x50>
        {
            p_ctx->tl.state = TL_STATE_ERROR;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	2206      	movs	r2, #6
 80036be:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
            p_ctx->tl.error_event = IFX_I2C_STACK_ERROR;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	f44f 7281 	mov.w	r2, #258	@ 0x102
 80036c8:	f8a3 210c 	strh.w	r2, [r3, #268]	@ 0x10c
        }
        if (0 != data_len)
 80036cc:	893b      	ldrh	r3, [r7, #8]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d010      	beq.n	80036f4 <ifx_i2c_dl_event_handler+0x78>
        {
            if (0 != (presence_bit_check(p_ctx,pctr)))
 80036d2:	7dfb      	ldrb	r3, [r7, #23]
 80036d4:	4619      	mov	r1, r3
 80036d6:	68f8      	ldr	r0, [r7, #12]
 80036d8:	f7ff ffa8 	bl	800362c <presence_bit_check>
 80036dc:	4603      	mov	r3, r0
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d008      	beq.n	80036f4 <ifx_i2c_dl_event_handler+0x78>
            {
                p_ctx->tl.state = TL_STATE_ERROR;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	2206      	movs	r2, #6
 80036e6:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                p_ctx->tl.error_event = IFX_I2C_STACK_ERROR;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	f44f 7281 	mov.w	r2, #258	@ 0x102
 80036f0:	f8a3 210c 	strh.w	r2, [r3, #268]	@ 0x10c
            }
        }
        p_ctx->tl.initialization_state = FALSE;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	2200      	movs	r2, #0
 80036f8:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
        switch (p_ctx->tl.state)
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	f893 310e 	ldrb.w	r3, [r3, #270]	@ 0x10e
 8003702:	3b01      	subs	r3, #1
 8003704:	2b07      	cmp	r3, #7
 8003706:	f200 81d0 	bhi.w	8003aaa <ifx_i2c_dl_event_handler+0x42e>
 800370a:	a201      	add	r2, pc, #4	@ (adr r2, 8003710 <ifx_i2c_dl_event_handler+0x94>)
 800370c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003710:	08003731 	.word	0x08003731
 8003714:	08003747 	.word	0x08003747
 8003718:	08003aab 	.word	0x08003aab
 800371c:	080037dd 	.word	0x080037dd
 8003720:	08003923 	.word	0x08003923
 8003724:	08003a79 	.word	0x08003a79
 8003728:	08003a37 	.word	0x08003a37
 800372c:	080039db 	.word	0x080039db
        {
            case TL_STATE_IDLE:
            {
                exit_machine = FALSE;
 8003730:	2300      	movs	r3, #0
 8003732:	757b      	strb	r3, [r7, #21]
                p_ctx->tl.upper_layer_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS, 0, 0);
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	f8d3 40fc 	ldr.w	r4, [r3, #252]	@ 0xfc
 800373a:	2300      	movs	r3, #0
 800373c:	2200      	movs	r2, #0
 800373e:	2100      	movs	r1, #0
 8003740:	68f8      	ldr	r0, [r7, #12]
 8003742:	47a0      	blx	r4
            }
            break;
 8003744:	e1c3      	b.n	8003ace <ifx_i2c_dl_event_handler+0x452>
            case TL_STATE_TX:
            {
                // Frame transmission in Data Link layer complete, start receiving frames
                if (0 != (event & IFX_I2C_DL_EVENT_TX_SUCCESS))
 8003746:	897b      	ldrh	r3, [r7, #10]
 8003748:	f003 0302 	and.w	r3, r3, #2
 800374c:	2b00      	cmp	r3, #0
 800374e:	d040      	beq.n	80037d2 <ifx_i2c_dl_event_handler+0x156>
                {
                    if (p_ctx->tl.packet_offset < p_ctx->tl.actual_packet_length)
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	f8b3 2108 	ldrh.w	r2, [r3, #264]	@ 0x108
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	f8b3 3106 	ldrh.w	r3, [r3, #262]	@ 0x106
 800375c:	429a      	cmp	r2, r3
 800375e:	d215      	bcs.n	800378c <ifx_i2c_dl_event_handler+0x110>
                    {
                        // Transmission of one fragment complete, send next fragment
                        LOG_TL("[IFX-TL]: Tx:Fragment sent,now send next\n");
                        // Chaining error from slave
                        if (TL_CHAINING_ERROR == chaining)
 8003760:	7dbb      	ldrb	r3, [r7, #22]
 8003762:	2b07      	cmp	r3, #7
 8003764:	d104      	bne.n	8003770 <ifx_i2c_dl_event_handler+0xf4>
                        {
                            LOG_TL("[IFX-TL]: Tx:Chaining error received while Tx\n");
                            p_ctx->tl.state = TL_STATE_RESEND;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	2208      	movs	r2, #8
 800376a:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                            break;
 800376e:	e1ae      	b.n	8003ace <ifx_i2c_dl_event_handler+0x452>
                        }
                        // Any fragment received before complete transmission is error
                        if (0 != data_len)
 8003770:	893b      	ldrh	r3, [r7, #8]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d004      	beq.n	8003780 <ifx_i2c_dl_event_handler+0x104>
                        {
                            LOG_TL("[IFX-TL]: Tx:Data received while Tx\n");
                            p_ctx->tl.state = TL_STATE_ERROR;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	2206      	movs	r2, #6
 800377a:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                            break;
 800377e:	e1a6      	b.n	8003ace <ifx_i2c_dl_event_handler+0x452>
                        }
                        exit_machine = FALSE;
 8003780:	2300      	movs	r3, #0
 8003782:	757b      	strb	r3, [r7, #21]
                        //lint --e{534} suppress "Error handling is not required so return value is not checked"
                        ifx_i2c_tl_send_next_fragment(p_ctx);
 8003784:	68f8      	ldr	r0, [r7, #12]
 8003786:	f7ff feb9 	bl	80034fc <ifx_i2c_tl_send_next_fragment>
                    LOG_TL("[IFX-TL]: Tx:IFX_I2C_DL_EVENT_TX_SUCCESS is not satisfied Tx\n");
                    p_ctx->tl.state = TL_STATE_ERROR;
                    break;
                }
            }
            break;
 800378a:	e19f      	b.n	8003acc <ifx_i2c_dl_event_handler+0x450>
                        p_ctx->tl.state = TL_STATE_RX;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	2204      	movs	r2, #4
 8003790:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                        p_ctx->tl.total_recv_length = 0;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	2200      	movs	r2, #0
 8003798:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
                        p_ctx->tl.previous_chaining = TL_CHAINING_NO;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	2200      	movs	r2, #0
 80037a0:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
                        p_ctx->tl.transmission_completed = 1;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	2201      	movs	r2, #1
 80037a8:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
                        if (!(event & IFX_I2C_DL_EVENT_RX_SUCCESS))
 80037ac:	897b      	ldrh	r3, [r7, #10]
 80037ae:	f003 0304 	and.w	r3, r3, #4
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	f040 818a 	bne.w	8003acc <ifx_i2c_dl_event_handler+0x450>
                            if (0 != ifx_i2c_dl_receive_frame(p_ctx))
 80037b8:	68f8      	ldr	r0, [r7, #12]
 80037ba:	f7fd fa4b 	bl	8000c54 <ifx_i2c_dl_receive_frame>
 80037be:	4603      	mov	r3, r0
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d003      	beq.n	80037cc <ifx_i2c_dl_event_handler+0x150>
                                p_ctx->tl.state = TL_STATE_ERROR;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	2206      	movs	r2, #6
 80037c8:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                            exit_machine = FALSE;
 80037cc:	2300      	movs	r3, #0
 80037ce:	757b      	strb	r3, [r7, #21]
            break;
 80037d0:	e17c      	b.n	8003acc <ifx_i2c_dl_event_handler+0x450>
                    p_ctx->tl.state = TL_STATE_ERROR;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	2206      	movs	r2, #6
 80037d6:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                    break;
 80037da:	e178      	b.n	8003ace <ifx_i2c_dl_event_handler+0x452>
            case TL_STATE_RX:
            {
                // Reception of frame from Data Link layer
                if (0 != (event & IFX_I2C_DL_EVENT_RX_SUCCESS))
 80037dc:	897b      	ldrh	r3, [r7, #10]
 80037de:	f003 0304 	and.w	r3, r3, #4
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	f000 8098 	beq.w	8003918 <ifx_i2c_dl_event_handler+0x29c>
                {
                    // Message must contain at least the transport layer header
                    if (data_len < TL_HEADER_SIZE)
 80037e8:	893b      	ldrh	r3, [r7, #8]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d104      	bne.n	80037f8 <ifx_i2c_dl_event_handler+0x17c>
                    {
                        LOG_TL("[IFX-TL]: Rx : Data received is more than header len\n");
                        p_ctx->tl.state = TL_STATE_ERROR;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	2206      	movs	r2, #6
 80037f2:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                        break;
 80037f6:	e16a      	b.n	8003ace <ifx_i2c_dl_event_handler+0x452>
                    }

                    if (IFX_I2C_STACK_MEM_ERROR == p_ctx->tl.error_event)
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	f8b3 310c 	ldrh.w	r3, [r3, #268]	@ 0x10c
 80037fe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003802:	d114      	bne.n	800382e <ifx_i2c_dl_event_handler+0x1b2>
                    {
                        if ((TL_CHAINING_LAST == chaining) || (0 != ifx_i2c_dl_receive_frame(p_ctx)))
 8003804:	7dbb      	ldrb	r3, [r7, #22]
 8003806:	2b04      	cmp	r3, #4
 8003808:	d005      	beq.n	8003816 <ifx_i2c_dl_event_handler+0x19a>
 800380a:	68f8      	ldr	r0, [r7, #12]
 800380c:	f7fd fa22 	bl	8000c54 <ifx_i2c_dl_receive_frame>
 8003810:	4603      	mov	r3, r0
 8003812:	2b00      	cmp	r3, #0
 8003814:	d004      	beq.n	8003820 <ifx_i2c_dl_event_handler+0x1a4>
                        {
                            p_ctx->tl.state = TL_STATE_ERROR;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	2206      	movs	r2, #6
 800381a:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                            break;
 800381e:	e156      	b.n	8003ace <ifx_i2c_dl_event_handler+0x452>
                        }
                        p_ctx->tl.state = TL_STATE_RX;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	2204      	movs	r2, #4
 8003824:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                        exit_machine = FALSE;
 8003828:	2300      	movs	r3, #0
 800382a:	757b      	strb	r3, [r7, #21]
                        break;
 800382c:	e14f      	b.n	8003ace <ifx_i2c_dl_event_handler+0x452>
                    }

                    // If chaining error detected
                    if (IFX_I2C_STACK_SUCCESS != ifx_i2c_tl_check_chaining_error(chaining,p_ctx->tl.previous_chaining))
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	f893 2111 	ldrb.w	r2, [r3, #273]	@ 0x111
 8003834:	7dbb      	ldrb	r3, [r7, #22]
 8003836:	4611      	mov	r1, r2
 8003838:	4618      	mov	r0, r3
 800383a:	f7ff fec3 	bl	80035c4 <ifx_i2c_tl_check_chaining_error>
 800383e:	4603      	mov	r3, r0
 8003840:	2b00      	cmp	r3, #0
 8003842:	d004      	beq.n	800384e <ifx_i2c_dl_event_handler+0x1d2>
                    {
                        LOG_TL("[IFX-TL]: Rx : Chaining state is not correct\n");
                        p_ctx->tl.state = TL_STATE_RESEND;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	2208      	movs	r2, #8
 8003848:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                        break;
 800384c:	e13f      	b.n	8003ace <ifx_i2c_dl_event_handler+0x452>
                    }

                    p_ctx->tl.previous_chaining = chaining & 0x07;
 800384e:	7dbb      	ldrb	r3, [r7, #22]
 8003850:	f003 0307 	and.w	r3, r3, #7
 8003854:	b2da      	uxtb	r2, r3
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
                    if (NULL == p_data)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d104      	bne.n	800386c <ifx_i2c_dl_event_handler+0x1f0>
                    {
                        p_ctx->tl.state = TL_STATE_ERROR;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	2206      	movs	r2, #6
 8003866:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                        break;
 800386a:	e130      	b.n	8003ace <ifx_i2c_dl_event_handler+0x452>
                    }

                    // No chaining and Last
                    if ((TL_CHAINING_NO == chaining) || (TL_CHAINING_LAST == chaining))
 800386c:	7dbb      	ldrb	r3, [r7, #22]
 800386e:	2b00      	cmp	r3, #0
 8003870:	d002      	beq.n	8003878 <ifx_i2c_dl_event_handler+0x1fc>
 8003872:	7dbb      	ldrb	r3, [r7, #22]
 8003874:	2b04      	cmp	r3, #4
 8003876:	d14a      	bne.n	800390e <ifx_i2c_dl_event_handler+0x292>
                    {
                        LOG_TL("[IFX-TL]: Rx : No chain/Last chain received, Inform UL\n");
                        // Check for possible receive buffer overflow
                        if ((p_ctx->tl.total_recv_length + data_len - 1) > (*p_ctx->tl.p_recv_packet_buffer_length))
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 800387e:	461a      	mov	r2, r3
 8003880:	893b      	ldrh	r3, [r7, #8]
 8003882:	4413      	add	r3, r2
 8003884:	3b01      	subs	r3, #1
 8003886:	68fa      	ldr	r2, [r7, #12]
 8003888:	f8d2 20f8 	ldr.w	r2, [r2, #248]	@ 0xf8
 800388c:	8812      	ldrh	r2, [r2, #0]
 800388e:	4293      	cmp	r3, r2
 8003890:	dd09      	ble.n	80038a6 <ifx_i2c_dl_event_handler+0x22a>
                        {
                            LOG_TL("[IFX-TL]: Chain : Buffer overflow\n");
                            p_ctx->tl.error_event = IFX_I2C_STACK_MEM_ERROR;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003898:	f8a3 210c 	strh.w	r2, [r3, #268]	@ 0x10c
                            p_ctx->tl.state = TL_STATE_ERROR;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	2206      	movs	r2, #6
 80038a0:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                            break;
 80038a4:	e113      	b.n	8003ace <ifx_i2c_dl_event_handler+0x452>
                        }
                        exit_machine = FALSE;
 80038a6:	2300      	movs	r3, #0
 80038a8:	757b      	strb	r3, [r7, #21]
                        // Copy frame payload to transport layer receive buffer
                        memcpy(p_ctx->tl.p_recv_packet_buffer + p_ctx->tl.total_recv_length, p_data + 1, data_len - 1);
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80038b0:	68fa      	ldr	r2, [r7, #12]
 80038b2:	f8b2 2104 	ldrh.w	r2, [r2, #260]	@ 0x104
 80038b6:	1898      	adds	r0, r3, r2
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	1c59      	adds	r1, r3, #1
 80038bc:	893b      	ldrh	r3, [r7, #8]
 80038be:	3b01      	subs	r3, #1
 80038c0:	461a      	mov	r2, r3
 80038c2:	f008 ff3e 	bl	800c742 <memcpy>
                        p_ctx->tl.total_recv_length += (data_len - 1);
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	f8b3 2104 	ldrh.w	r2, [r3, #260]	@ 0x104
 80038cc:	893b      	ldrh	r3, [r7, #8]
 80038ce:	4413      	add	r3, r2
 80038d0:	b29b      	uxth	r3, r3
 80038d2:	3b01      	subs	r3, #1
 80038d4:	b29a      	uxth	r2, r3
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
                        // Inform upper layer that a packet has arrived
                        p_ctx->tl.state = TL_STATE_IDLE;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2201      	movs	r2, #1
 80038e0:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                        *p_ctx->tl.p_recv_packet_buffer_length = p_ctx->tl.total_recv_length;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 80038ea:	68fa      	ldr	r2, [r7, #12]
 80038ec:	f8b2 2104 	ldrh.w	r2, [r2, #260]	@ 0x104
 80038f0:	801a      	strh	r2, [r3, #0]
                        p_ctx->tl.upper_layer_event_handler(p_ctx,IFX_I2C_STACK_SUCCESS,
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	f8d3 40fc 	ldr.w	r4, [r3, #252]	@ 0xfc
                                                            p_ctx->tl.p_recv_packet_buffer,
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
                                                            *p_ctx->tl.p_recv_packet_buffer_length);
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
                        p_ctx->tl.upper_layer_event_handler(p_ctx,IFX_I2C_STACK_SUCCESS,
 8003904:	881b      	ldrh	r3, [r3, #0]
 8003906:	2100      	movs	r1, #0
 8003908:	68f8      	ldr	r0, [r7, #12]
 800390a:	47a0      	blx	r4
                    LOG_TL("[IFX-TL]: Tx:IFX_I2C_DL_EVENT_TX_SUCCESS is not satisfied Tx\n");
                    p_ctx->tl.state = TL_STATE_ERROR;
                    break;
                }
            }
            break;
 800390c:	e0df      	b.n	8003ace <ifx_i2c_dl_event_handler+0x452>
                        p_ctx->tl.state = TL_STATE_CHAINING;
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	2205      	movs	r2, #5
 8003912:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
            break;
 8003916:	e0da      	b.n	8003ace <ifx_i2c_dl_event_handler+0x452>
                    p_ctx->tl.state = TL_STATE_ERROR;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	2206      	movs	r2, #6
 800391c:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                    break;
 8003920:	e0d5      	b.n	8003ace <ifx_i2c_dl_event_handler+0x452>
            case TL_STATE_CHAINING:
            {
                LOG_TL("[IFX-TL]: Chain : Chaining mode entered\n");
                // When receiving a starting fragment, fragment length must be max frame size for intermediate and last 
                // frame the buffer should not be empty
                if (data_len != (p_ctx->tl.max_packet_length + 1))
 8003922:	893a      	ldrh	r2, [r7, #8]
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	f8b3 310a 	ldrh.w	r3, [r3, #266]	@ 0x10a
 800392a:	3301      	adds	r3, #1
 800392c:	429a      	cmp	r2, r3
 800392e:	d004      	beq.n	800393a <ifx_i2c_dl_event_handler+0x2be>
                {
                    LOG_TL("[IFX-TL]: Chain : Data len not equal to max frame size\n");
                    p_ctx->tl.state = TL_STATE_CHAINING_ERROR;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	2207      	movs	r2, #7
 8003934:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                    break;
 8003938:	e0c9      	b.n	8003ace <ifx_i2c_dl_event_handler+0x452>
                }
                // Check for possible receive buffer overflow
                if ((p_ctx->tl.total_recv_length + data_len - 1) > (*p_ctx->tl.p_recv_packet_buffer_length))
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8003940:	461a      	mov	r2, r3
 8003942:	893b      	ldrh	r3, [r7, #8]
 8003944:	4413      	add	r3, r2
 8003946:	3b01      	subs	r3, #1
 8003948:	68fa      	ldr	r2, [r7, #12]
 800394a:	f8d2 20f8 	ldr.w	r2, [r2, #248]	@ 0xf8
 800394e:	8812      	ldrh	r2, [r2, #0]
 8003950:	4293      	cmp	r3, r2
 8003952:	dd09      	ble.n	8003968 <ifx_i2c_dl_event_handler+0x2ec>
                {
                    LOG_TL("[IFX-TL]: Chain : Buffer overflow\n");
                    p_ctx->tl.error_event = IFX_I2C_STACK_MEM_ERROR;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800395a:	f8a3 210c 	strh.w	r2, [r3, #268]	@ 0x10c
                    p_ctx->tl.state = TL_STATE_RX;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	2204      	movs	r2, #4
 8003962:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                    break;
 8003966:	e0b2      	b.n	8003ace <ifx_i2c_dl_event_handler+0x452>
                }
                if (NULL == p_data)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d104      	bne.n	8003978 <ifx_i2c_dl_event_handler+0x2fc>
                {
                    p_ctx->tl.state = TL_STATE_ERROR;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	2206      	movs	r2, #6
 8003972:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                    break;
 8003976:	e0aa      	b.n	8003ace <ifx_i2c_dl_event_handler+0x452>
                }
                // Copy frame payload to transport layer receive buffer
                memcpy(p_ctx->tl.p_recv_packet_buffer + p_ctx->tl.total_recv_length, p_data + 1, data_len - 1);
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800397e:	68fa      	ldr	r2, [r7, #12]
 8003980:	f8b2 2104 	ldrh.w	r2, [r2, #260]	@ 0x104
 8003984:	1898      	adds	r0, r3, r2
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	1c59      	adds	r1, r3, #1
 800398a:	893b      	ldrh	r3, [r7, #8]
 800398c:	3b01      	subs	r3, #1
 800398e:	461a      	mov	r2, r3
 8003990:	f008 fed7 	bl	800c742 <memcpy>
                p_ctx->tl.total_recv_length += (data_len - 1);
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	f8b3 2104 	ldrh.w	r2, [r3, #260]	@ 0x104
 800399a:	893b      	ldrh	r3, [r7, #8]
 800399c:	4413      	add	r3, r2
 800399e:	b29b      	uxth	r3, r3
 80039a0:	3b01      	subs	r3, #1
 80039a2:	b29a      	uxth	r2, r3
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104

                p_ctx->tl.previous_chaining = pctr & 0x07;
 80039aa:	7dfb      	ldrb	r3, [r7, #23]
 80039ac:	f003 0307 	and.w	r3, r3, #7
 80039b0:	b2da      	uxtb	r2, r3
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
                LOG_TL("[IFX-TL]: Chain : Continue  in receive mode\n");
                p_ctx->tl.state = TL_STATE_RX;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	2204      	movs	r2, #4
 80039bc:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                // Continue receiving frames until packet is complete
                if (0 != ifx_i2c_dl_receive_frame(p_ctx))
 80039c0:	68f8      	ldr	r0, [r7, #12]
 80039c2:	f7fd f947 	bl	8000c54 <ifx_i2c_dl_receive_frame>
 80039c6:	4603      	mov	r3, r0
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d003      	beq.n	80039d4 <ifx_i2c_dl_event_handler+0x358>
                {
                    p_ctx->tl.state = TL_STATE_ERROR;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	2206      	movs	r2, #6
 80039d0:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                }
                exit_machine = FALSE;
 80039d4:	2300      	movs	r3, #0
 80039d6:	757b      	strb	r3, [r7, #21]
            }
            break;
 80039d8:	e079      	b.n	8003ace <ifx_i2c_dl_event_handler+0x452>
            case TL_STATE_RESEND:
            {
                LOG_TL("[IFX-TL]: Resend Enter\n");
                // In received mode , for wrong pctr with data
                if ((data_len > 1) && (p_ctx->tl.transmission_completed == 1))
 80039da:	893b      	ldrh	r3, [r7, #8]
 80039dc:	2b01      	cmp	r3, #1
 80039de:	d909      	bls.n	80039f4 <ifx_i2c_dl_event_handler+0x378>
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	f893 3112 	ldrb.w	r3, [r3, #274]	@ 0x112
 80039e6:	2b01      	cmp	r3, #1
 80039e8:	d104      	bne.n	80039f4 <ifx_i2c_dl_event_handler+0x378>
                {
                    LOG_TL("[IFX-TL]: Resend : Send chaining error\n");
                    p_ctx->tl.state = TL_STATE_CHAINING_ERROR;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	2207      	movs	r2, #7
 80039ee:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                    break;
 80039f2:	e06c      	b.n	8003ace <ifx_i2c_dl_event_handler+0x452>
                }
                // Master Resend the packets,Resend only once, otherwise exit with error
                if (0 == (p_ctx->tl.chaining_error_count++))
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	f893 310f 	ldrb.w	r3, [r3, #271]	@ 0x10f
 80039fa:	1c5a      	adds	r2, r3, #1
 80039fc:	b2d1      	uxtb	r1, r2
 80039fe:	68fa      	ldr	r2, [r7, #12]
 8003a00:	f882 110f 	strb.w	r1, [r2, #271]	@ 0x10f
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d111      	bne.n	8003a2c <ifx_i2c_dl_event_handler+0x3b0>
                {
                    LOG_TL("[IFX-TL]: Resend : Resending\n");
                    p_ctx->tl.state = TL_STATE_IDLE;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                    if (0 != ifx_i2c_tl_resend_packets(p_ctx))
 8003a10:	68f8      	ldr	r0, [r7, #12]
 8003a12:	f7ff fd16 	bl	8003442 <ifx_i2c_tl_resend_packets>
 8003a16:	4603      	mov	r3, r0
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d004      	beq.n	8003a26 <ifx_i2c_dl_event_handler+0x3aa>
                    {
                        p_ctx->tl.state = TL_STATE_ERROR;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	2206      	movs	r2, #6
 8003a20:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                {
                    LOG_TL("[IFX-TL]: Resend : chaining_error_count exceeded\n");
                    p_ctx->tl.state = TL_STATE_ERROR;
                }
            }
            break;
 8003a24:	e053      	b.n	8003ace <ifx_i2c_dl_event_handler+0x452>
                        exit_machine = FALSE;
 8003a26:	2300      	movs	r3, #0
 8003a28:	757b      	strb	r3, [r7, #21]
            break;
 8003a2a:	e050      	b.n	8003ace <ifx_i2c_dl_event_handler+0x452>
                    p_ctx->tl.state = TL_STATE_ERROR;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	2206      	movs	r2, #6
 8003a30:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
            break;
 8003a34:	e04b      	b.n	8003ace <ifx_i2c_dl_event_handler+0x452>
            case TL_STATE_CHAINING_ERROR:
            {
                // Send chaining error to slave
                p_ctx->tl.state = TL_STATE_TX;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	2202      	movs	r2, #2
 8003a3a:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                if (0 == (p_ctx->tl.master_chaining_error_count++))
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	f893 3110 	ldrb.w	r3, [r3, #272]	@ 0x110
 8003a44:	1c5a      	adds	r2, r3, #1
 8003a46:	b2d1      	uxtb	r1, r2
 8003a48:	68fa      	ldr	r2, [r7, #12]
 8003a4a:	f882 1110 	strb.w	r1, [r2, #272]	@ 0x110
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d10d      	bne.n	8003a6e <ifx_i2c_dl_event_handler+0x3f2>
                {
                    LOG_TL("[IFX-TL]: Chain error : Sending chain error\n");
                    // Send chaining error only once
                    if (0 != ifx_i2c_tl_send_chaining_error(p_ctx))
 8003a52:	68f8      	ldr	r0, [r7, #12]
 8003a54:	f7ff fd9d 	bl	8003592 <ifx_i2c_tl_send_chaining_error>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d004      	beq.n	8003a68 <ifx_i2c_dl_event_handler+0x3ec>
                    {
                        p_ctx->tl.state = TL_STATE_ERROR;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	2206      	movs	r2, #6
 8003a62:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                {
                    LOG_TL("[IFX-TL]: Chain error : master_chaining_error_count exceeded\n");
                    p_ctx->tl.state = TL_STATE_ERROR;
                }
            }
            break;
 8003a66:	e032      	b.n	8003ace <ifx_i2c_dl_event_handler+0x452>
                        exit_machine = FALSE;
 8003a68:	2300      	movs	r3, #0
 8003a6a:	757b      	strb	r3, [r7, #21]
            break;
 8003a6c:	e02f      	b.n	8003ace <ifx_i2c_dl_event_handler+0x452>
                    p_ctx->tl.state = TL_STATE_ERROR;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	2206      	movs	r2, #6
 8003a72:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
            break;
 8003a76:	e02a      	b.n	8003ace <ifx_i2c_dl_event_handler+0x452>
            case TL_STATE_ERROR:
            {
                LOG_TL("[IFX-TL]: Error\n");
                exit_machine = FALSE;
 8003a78:	2300      	movs	r3, #0
 8003a7a:	757b      	strb	r3, [r7, #21]
                if ((0 != (event & IFX_I2C_DL_EVENT_ERROR)) || (0 != data_len))
 8003a7c:	897b      	ldrh	r3, [r7, #10]
 8003a7e:	f003 0301 	and.w	r3, r3, #1
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d102      	bne.n	8003a8c <ifx_i2c_dl_event_handler+0x410>
 8003a86:	893b      	ldrh	r3, [r7, #8]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d003      	beq.n	8003a94 <ifx_i2c_dl_event_handler+0x418>
                {
                    p_ctx->tl.state = TL_STATE_IDLE;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	2201      	movs	r2, #1
 8003a90:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                }
                p_ctx->tl.upper_layer_event_handler(p_ctx, p_ctx->tl.error_event, 0u, 0u);
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	f8d3 40fc 	ldr.w	r4, [r3, #252]	@ 0xfc
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	f8b3 110c 	ldrh.w	r1, [r3, #268]	@ 0x10c
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	68f8      	ldr	r0, [r7, #12]
 8003aa6:	47a0      	blx	r4
            }
            break;
 8003aa8:	e011      	b.n	8003ace <ifx_i2c_dl_event_handler+0x452>
            default:
            {
                LOG_TL("[IFX-TL]: Exit from default case\n");
                p_ctx->tl.state = TL_STATE_IDLE;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	2201      	movs	r2, #1
 8003aae:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
                exit_machine = FALSE;
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	757b      	strb	r3, [r7, #21]
                p_ctx->tl.upper_layer_event_handler(p_ctx, p_ctx->tl.error_event, 0u, 0u);
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	f8d3 40fc 	ldr.w	r4, [r3, #252]	@ 0xfc
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	f8b3 110c 	ldrh.w	r1, [r3, #268]	@ 0x10c
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	68f8      	ldr	r0, [r7, #12]
 8003ac8:	47a0      	blx	r4
            }
            break;
 8003aca:	e000      	b.n	8003ace <ifx_i2c_dl_event_handler+0x452>
            break;
 8003acc:	bf00      	nop
        }
    } while (TRUE == exit_machine);
 8003ace:	7d7b      	ldrb	r3, [r7, #21]
 8003ad0:	2b01      	cmp	r3, #1
 8003ad2:	f43f ade3 	beq.w	800369c <ifx_i2c_dl_event_handler+0x20>
}
 8003ad6:	bf00      	nop
 8003ad8:	bf00      	nop
 8003ada:	371c      	adds	r7, #28
 8003adc:	46bd      	mov	sp, r7
 8003ade:	bd90      	pop	{r4, r7, pc}

08003ae0 <__io_putchar>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
#ifdef __GNUC__
int __io_putchar(int ch)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b082      	sub	sp, #8
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8003ae8:	1d39      	adds	r1, r7, #4
 8003aea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003aee:	2201      	movs	r2, #1
 8003af0:	4803      	ldr	r0, [pc, #12]	@ (8003b00 <__io_putchar+0x20>)
 8003af2:	f007 fc05 	bl	800b300 <HAL_UART_Transmit>
    return ch;
 8003af6:	687b      	ldr	r3, [r7, #4]
}
 8003af8:	4618      	mov	r0, r3
 8003afa:	3708      	adds	r7, #8
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bd80      	pop	{r7, pc}
 8003b00:	20000674 	.word	0x20000674

08003b04 <optiga_util_callback>:
extern pal_i2c_t optiga_pal_i2c_context_0;
static volatile optiga_lib_status_t optiga_lib_status = OPTIGA_LIB_SUCCESS;

// Async callback
static void optiga_util_callback(void *context, optiga_lib_status_t return_status)
{
 8003b04:	b480      	push	{r7}
 8003b06:	b083      	sub	sp, #12
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
 8003b0c:	460b      	mov	r3, r1
 8003b0e:	807b      	strh	r3, [r7, #2]
    optiga_lib_status = return_status;
 8003b10:	4a04      	ldr	r2, [pc, #16]	@ (8003b24 <optiga_util_callback+0x20>)
 8003b12:	887b      	ldrh	r3, [r7, #2]
 8003b14:	8013      	strh	r3, [r2, #0]
}
 8003b16:	bf00      	nop
 8003b18:	370c      	adds	r7, #12
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b20:	4770      	bx	lr
 8003b22:	bf00      	nop
 8003b24:	200006bc 	.word	0x200006bc

08003b28 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b082      	sub	sp, #8
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b38:	d101      	bne.n	8003b3e <HAL_TIM_PeriodElapsedCallback+0x16>
    {
        pal_os_event_timer_tick();
 8003b3a:	f002 fe05 	bl	8006748 <pal_os_event_timer_tick>
    }
}
 8003b3e:	bf00      	nop
 8003b40:	3708      	adds	r7, #8
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bd80      	pop	{r7, pc}
	...

08003b48 <optiga_main_logic>:
void optiga_main_logic(void)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b082      	sub	sp, #8
 8003b4c:	af00      	add	r7, sp, #0
    optiga_util_t *me_util = NULL;
 8003b4e:	2300      	movs	r3, #0
 8003b50:	607b      	str	r3, [r7, #4]
    optiga_lib_status_t return_status = OPTIGA_UTIL_ERROR;
 8003b52:	f240 3302 	movw	r3, #770	@ 0x302
 8003b56:	807b      	strh	r3, [r7, #2]

    me_util = optiga_util_create(0, optiga_util_callback, NULL);
 8003b58:	2200      	movs	r2, #0
 8003b5a:	4928      	ldr	r1, [pc, #160]	@ (8003bfc <optiga_main_logic+0xb4>)
 8003b5c:	2000      	movs	r0, #0
 8003b5e:	f002 f91b 	bl	8005d98 <optiga_util_create>
 8003b62:	6078      	str	r0, [r7, #4]
    if (!me_util)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d103      	bne.n	8003b72 <optiga_main_logic+0x2a>
    {
        printf("Failed to create OPTIGA util instance.\r\n");
 8003b6a:	4825      	ldr	r0, [pc, #148]	@ (8003c00 <optiga_main_logic+0xb8>)
 8003b6c:	f008 fd8c 	bl	800c688 <puts>
        return;
 8003b70:	e040      	b.n	8003bf4 <optiga_main_logic+0xac>
    }

    // Retry loop to initialize OPTIGA
    while (1)
    {
        optiga_lib_status = OPTIGA_LIB_BUSY;
 8003b72:	4b24      	ldr	r3, [pc, #144]	@ (8003c04 <optiga_main_logic+0xbc>)
 8003b74:	2201      	movs	r2, #1
 8003b76:	801a      	strh	r2, [r3, #0]
        return_status = optiga_util_open_application(me_util, 0);
 8003b78:	2100      	movs	r1, #0
 8003b7a:	6878      	ldr	r0, [r7, #4]
 8003b7c:	f002 f970 	bl	8005e60 <optiga_util_open_application>
 8003b80:	4603      	mov	r3, r0
 8003b82:	807b      	strh	r3, [r7, #2]
        if (return_status != OPTIGA_LIB_SUCCESS)
 8003b84:	887b      	ldrh	r3, [r7, #2]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d003      	beq.n	8003b92 <optiga_main_logic+0x4a>
        {
            printf("optiga_util_open_application() failed immediately. Retrying...\r\n");
 8003b8a:	481f      	ldr	r0, [pc, #124]	@ (8003c08 <optiga_main_logic+0xc0>)
 8003b8c:	f008 fd7c 	bl	800c688 <puts>
            continue;
 8003b90:	e02f      	b.n	8003bf2 <optiga_main_logic+0xaa>
        }
        HAL_Delay(100);
 8003b92:	2064      	movs	r0, #100	@ 0x64
 8003b94:	f003 f8f2 	bl	8006d7c <HAL_Delay>
        while (optiga_lib_status == OPTIGA_LIB_BUSY)
 8003b98:	e001      	b.n	8003b9e <optiga_main_logic+0x56>
        {
            pal_os_event_trigger_registered_callback(); // CRUCIAL for bare metal
 8003b9a:	f002 fdb3 	bl	8006704 <pal_os_event_trigger_registered_callback>
        while (optiga_lib_status == OPTIGA_LIB_BUSY)
 8003b9e:	4b19      	ldr	r3, [pc, #100]	@ (8003c04 <optiga_main_logic+0xbc>)
 8003ba0:	881b      	ldrh	r3, [r3, #0]
 8003ba2:	b29b      	uxth	r3, r3
 8003ba4:	2b01      	cmp	r3, #1
 8003ba6:	d0f8      	beq.n	8003b9a <optiga_main_logic+0x52>
        }
        HAL_Delay(100);
 8003ba8:	2064      	movs	r0, #100	@ 0x64
 8003baa:	f003 f8e7 	bl	8006d7c <HAL_Delay>
        if (optiga_lib_status == OPTIGA_LIB_SUCCESS)
 8003bae:	4b15      	ldr	r3, [pc, #84]	@ (8003c04 <optiga_main_logic+0xbc>)
 8003bb0:	881b      	ldrh	r3, [r3, #0]
 8003bb2:	b29b      	uxth	r3, r3
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d111      	bne.n	8003bdc <optiga_main_logic+0x94>
        {
            printf("OPTIGA Trust M initialized successfully.\r\n");
 8003bb8:	4814      	ldr	r0, [pc, #80]	@ (8003c0c <optiga_main_logic+0xc4>)
 8003bba:	f008 fd65 	bl	800c688 <puts>
            break;
 8003bbe:	bf00      	nop
            printf("OPTIGA init async failed: 0x%04X. Retrying...\r\n", optiga_lib_status);
            HAL_Delay(2000);
        }
    }

    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);  // Turn ON LED if you want
 8003bc0:	2201      	movs	r2, #1
 8003bc2:	2120      	movs	r1, #32
 8003bc4:	4812      	ldr	r0, [pc, #72]	@ (8003c10 <optiga_main_logic+0xc8>)
 8003bc6:	f003 fc33 	bl	8007430 <HAL_GPIO_WritePin>

    example_optiga_util_write_data();
 8003bca:	f7fc fd9f 	bl	800070c <example_optiga_util_write_data>

    HAL_Delay(3000);
 8003bce:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8003bd2:	f003 f8d3 	bl	8006d7c <HAL_Delay>
    example_optiga_util_read_data();
 8003bd6:	f7fc fcdd 	bl	8000594 <example_optiga_util_read_data>
 8003bda:	e00b      	b.n	8003bf4 <optiga_main_logic+0xac>
            printf("OPTIGA init async failed: 0x%04X. Retrying...\r\n", optiga_lib_status);
 8003bdc:	4b09      	ldr	r3, [pc, #36]	@ (8003c04 <optiga_main_logic+0xbc>)
 8003bde:	881b      	ldrh	r3, [r3, #0]
 8003be0:	b29b      	uxth	r3, r3
 8003be2:	4619      	mov	r1, r3
 8003be4:	480b      	ldr	r0, [pc, #44]	@ (8003c14 <optiga_main_logic+0xcc>)
 8003be6:	f008 fce7 	bl	800c5b8 <iprintf>
            HAL_Delay(2000);
 8003bea:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8003bee:	f003 f8c5 	bl	8006d7c <HAL_Delay>
        optiga_lib_status = OPTIGA_LIB_BUSY;
 8003bf2:	e7be      	b.n	8003b72 <optiga_main_logic+0x2a>
//    {
//        pal_os_event_trigger_registered_callback();
//    }
//
//    optiga_util_destroy(me_util);
}
 8003bf4:	3708      	adds	r7, #8
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	bd80      	pop	{r7, pc}
 8003bfa:	bf00      	nop
 8003bfc:	08003b05 	.word	0x08003b05
 8003c00:	0800d44c 	.word	0x0800d44c
 8003c04:	200006bc 	.word	0x200006bc
 8003c08:	0800d474 	.word	0x0800d474
 8003c0c:	0800d4b4 	.word	0x0800d4b4
 8003c10:	40020000 	.word	0x40020000
 8003c14:	0800d4e0 	.word	0x0800d4e0

08003c18 <I2C_Scan>:


void I2C_Scan(I2C_HandleTypeDef *hi2c) {
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b084      	sub	sp, #16
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
    printf("Scanning I2C...\r\n");
 8003c20:	4811      	ldr	r0, [pc, #68]	@ (8003c68 <I2C_Scan+0x50>)
 8003c22:	f008 fd31 	bl	800c688 <puts>
    for (uint8_t addr = 1; addr < 128; addr++) {
 8003c26:	2301      	movs	r3, #1
 8003c28:	73fb      	strb	r3, [r7, #15]
 8003c2a:	e013      	b.n	8003c54 <I2C_Scan+0x3c>
        if (HAL_I2C_IsDeviceReady(hi2c, addr << 1, 1, 10) == HAL_OK) {
 8003c2c:	7bfb      	ldrb	r3, [r7, #15]
 8003c2e:	b29b      	uxth	r3, r3
 8003c30:	005b      	lsls	r3, r3, #1
 8003c32:	b299      	uxth	r1, r3
 8003c34:	230a      	movs	r3, #10
 8003c36:	2201      	movs	r2, #1
 8003c38:	6878      	ldr	r0, [r7, #4]
 8003c3a:	f004 f8c1 	bl	8007dc0 <HAL_I2C_IsDeviceReady>
 8003c3e:	4603      	mov	r3, r0
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d104      	bne.n	8003c4e <I2C_Scan+0x36>
            printf("Device found at 0x%02X\r\n", addr);
 8003c44:	7bfb      	ldrb	r3, [r7, #15]
 8003c46:	4619      	mov	r1, r3
 8003c48:	4808      	ldr	r0, [pc, #32]	@ (8003c6c <I2C_Scan+0x54>)
 8003c4a:	f008 fcb5 	bl	800c5b8 <iprintf>
    for (uint8_t addr = 1; addr < 128; addr++) {
 8003c4e:	7bfb      	ldrb	r3, [r7, #15]
 8003c50:	3301      	adds	r3, #1
 8003c52:	73fb      	strb	r3, [r7, #15]
 8003c54:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	dae7      	bge.n	8003c2c <I2C_Scan+0x14>
        }
    }
}
 8003c5c:	bf00      	nop
 8003c5e:	bf00      	nop
 8003c60:	3710      	adds	r7, #16
 8003c62:	46bd      	mov	sp, r7
 8003c64:	bd80      	pop	{r7, pc}
 8003c66:	bf00      	nop
 8003c68:	0800d510 	.word	0x0800d510
 8003c6c:	0800d524 	.word	0x0800d524

08003c70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003c74:	f003 f810 	bl	8006c98 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003c78:	f000 f84c 	bl	8003d14 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003c7c:	f000 f966 	bl	8003f4c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8003c80:	f000 f93a 	bl	8003ef8 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8003c84:	f000 f8be 	bl	8003e04 <MX_I2C1_Init>
  MX_TIM2_Init();
 8003c88:	f000 f8ea 	bl	8003e60 <MX_TIM2_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8003c8c:	f000 f8ae 	bl	8003dec <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8003c90:	4819      	ldr	r0, [pc, #100]	@ (8003cf8 <main+0x88>)
 8003c92:	f006 ff01 	bl	800aa98 <HAL_TIM_Base_Start_IT>
  HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003c96:	2200      	movs	r2, #0
 8003c98:	2100      	movs	r1, #0
 8003c9a:	201c      	movs	r0, #28
 8003c9c:	f003 f96d 	bl	8006f7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003ca0:	201c      	movs	r0, #28
 8003ca2:	f003 f986 	bl	8006fb2 <HAL_NVIC_EnableIRQ>

  HAL_Delay(1000);
 8003ca6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003caa:	f003 f867 	bl	8006d7c <HAL_Delay>
      printf("Powering ON OPTIGA Trust M...\r\n");
 8003cae:	4813      	ldr	r0, [pc, #76]	@ (8003cfc <main+0x8c>)
 8003cb0:	f008 fcea 	bl	800c688 <puts>

      /* Power ON the OPTIGA Trust M chip */
      pal_gpio_set_high(&optiga_vdd_0);
 8003cb4:	4812      	ldr	r0, [pc, #72]	@ (8003d00 <main+0x90>)
 8003cb6:	f002 fab0 	bl	800621a <pal_gpio_set_high>
      printf("Resetting OPTIGA...\r\n");
 8003cba:	4812      	ldr	r0, [pc, #72]	@ (8003d04 <main+0x94>)
 8003cbc:	f008 fce4 	bl	800c688 <puts>
      pal_gpio_set_low(&optiga_reset_0);
 8003cc0:	4811      	ldr	r0, [pc, #68]	@ (8003d08 <main+0x98>)
 8003cc2:	f002 faba 	bl	800623a <pal_gpio_set_low>
      HAL_Delay(10);
 8003cc6:	200a      	movs	r0, #10
 8003cc8:	f003 f858 	bl	8006d7c <HAL_Delay>
      pal_gpio_set_high(&optiga_reset_0);
 8003ccc:	480e      	ldr	r0, [pc, #56]	@ (8003d08 <main+0x98>)
 8003cce:	f002 faa4 	bl	800621a <pal_gpio_set_high>
      HAL_Delay(10);
 8003cd2:	200a      	movs	r0, #10
 8003cd4:	f003 f852 	bl	8006d7c <HAL_Delay>

      /* Optional: Scan I2C to check if device responds */
      I2C_Scan(&hi2c1);
 8003cd8:	480c      	ldr	r0, [pc, #48]	@ (8003d0c <main+0x9c>)
 8003cda:	f7ff ff9d 	bl	8003c18 <I2C_Scan>

      printf("Starting OPTIGA Trust M logic...\r\n");
 8003cde:	480c      	ldr	r0, [pc, #48]	@ (8003d10 <main+0xa0>)
 8003ce0:	f008 fcd2 	bl	800c688 <puts>

      /* Execute main OPTIGA logic (write, read, LED control) */
      HAL_Delay(100);
 8003ce4:	2064      	movs	r0, #100	@ 0x64
 8003ce6:	f003 f849 	bl	8006d7c <HAL_Delay>
      optiga_main_logic();
 8003cea:	f7ff ff2d 	bl	8003b48 <optiga_main_logic>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_Delay(1000);
 8003cee:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003cf2:	f003 f843 	bl	8006d7c <HAL_Delay>
 8003cf6:	e7fa      	b.n	8003cee <main+0x7e>
 8003cf8:	2000062c 	.word	0x2000062c
 8003cfc:	0800d540 	.word	0x0800d540
 8003d00:	200004fc 	.word	0x200004fc
 8003d04:	0800d560 	.word	0x0800d560
 8003d08:	20000504 	.word	0x20000504
 8003d0c:	200005d8 	.word	0x200005d8
 8003d10:	0800d578 	.word	0x0800d578

08003d14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b094      	sub	sp, #80	@ 0x50
 8003d18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003d1a:	f107 0320 	add.w	r3, r7, #32
 8003d1e:	2230      	movs	r2, #48	@ 0x30
 8003d20:	2100      	movs	r1, #0
 8003d22:	4618      	mov	r0, r3
 8003d24:	f008 fcc8 	bl	800c6b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003d28:	f107 030c 	add.w	r3, r7, #12
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	601a      	str	r2, [r3, #0]
 8003d30:	605a      	str	r2, [r3, #4]
 8003d32:	609a      	str	r2, [r3, #8]
 8003d34:	60da      	str	r2, [r3, #12]
 8003d36:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003d38:	2300      	movs	r3, #0
 8003d3a:	60bb      	str	r3, [r7, #8]
 8003d3c:	4b29      	ldr	r3, [pc, #164]	@ (8003de4 <SystemClock_Config+0xd0>)
 8003d3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d40:	4a28      	ldr	r2, [pc, #160]	@ (8003de4 <SystemClock_Config+0xd0>)
 8003d42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d46:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d48:	4b26      	ldr	r3, [pc, #152]	@ (8003de4 <SystemClock_Config+0xd0>)
 8003d4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d50:	60bb      	str	r3, [r7, #8]
 8003d52:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8003d54:	2300      	movs	r3, #0
 8003d56:	607b      	str	r3, [r7, #4]
 8003d58:	4b23      	ldr	r3, [pc, #140]	@ (8003de8 <SystemClock_Config+0xd4>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8003d60:	4a21      	ldr	r2, [pc, #132]	@ (8003de8 <SystemClock_Config+0xd4>)
 8003d62:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003d66:	6013      	str	r3, [r2, #0]
 8003d68:	4b1f      	ldr	r3, [pc, #124]	@ (8003de8 <SystemClock_Config+0xd4>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003d70:	607b      	str	r3, [r7, #4]
 8003d72:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003d74:	2302      	movs	r3, #2
 8003d76:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003d78:	2301      	movs	r3, #1
 8003d7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003d7c:	2310      	movs	r3, #16
 8003d7e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003d80:	2302      	movs	r3, #2
 8003d82:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003d84:	2300      	movs	r3, #0
 8003d86:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8003d88:	2310      	movs	r3, #16
 8003d8a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8003d8c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8003d90:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8003d92:	2304      	movs	r3, #4
 8003d94:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8003d96:	2307      	movs	r3, #7
 8003d98:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003d9a:	f107 0320 	add.w	r3, r7, #32
 8003d9e:	4618      	mov	r0, r3
 8003da0:	f006 f992 	bl	800a0c8 <HAL_RCC_OscConfig>
 8003da4:	4603      	mov	r3, r0
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d001      	beq.n	8003dae <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8003daa:	f000 f947 	bl	800403c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003dae:	230f      	movs	r3, #15
 8003db0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003db2:	2302      	movs	r3, #2
 8003db4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003db6:	2300      	movs	r3, #0
 8003db8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003dba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003dbe:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003dc4:	f107 030c 	add.w	r3, r7, #12
 8003dc8:	2102      	movs	r1, #2
 8003dca:	4618      	mov	r0, r3
 8003dcc:	f006 fbf4 	bl	800a5b8 <HAL_RCC_ClockConfig>
 8003dd0:	4603      	mov	r3, r0
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d001      	beq.n	8003dda <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8003dd6:	f000 f931 	bl	800403c <Error_Handler>
  }
}
 8003dda:	bf00      	nop
 8003ddc:	3750      	adds	r7, #80	@ 0x50
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bd80      	pop	{r7, pc}
 8003de2:	bf00      	nop
 8003de4:	40023800 	.word	0x40023800
 8003de8:	40007000 	.word	0x40007000

08003dec <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	af00      	add	r7, sp, #0
  /* I2C1_EV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8003df0:	2200      	movs	r2, #0
 8003df2:	2100      	movs	r1, #0
 8003df4:	201f      	movs	r0, #31
 8003df6:	f003 f8c0 	bl	8006f7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8003dfa:	201f      	movs	r0, #31
 8003dfc:	f003 f8d9 	bl	8006fb2 <HAL_NVIC_EnableIRQ>
}
 8003e00:	bf00      	nop
 8003e02:	bd80      	pop	{r7, pc}

08003e04 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003e08:	4b12      	ldr	r3, [pc, #72]	@ (8003e54 <MX_I2C1_Init+0x50>)
 8003e0a:	4a13      	ldr	r2, [pc, #76]	@ (8003e58 <MX_I2C1_Init+0x54>)
 8003e0c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8003e0e:	4b11      	ldr	r3, [pc, #68]	@ (8003e54 <MX_I2C1_Init+0x50>)
 8003e10:	4a12      	ldr	r2, [pc, #72]	@ (8003e5c <MX_I2C1_Init+0x58>)
 8003e12:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003e14:	4b0f      	ldr	r3, [pc, #60]	@ (8003e54 <MX_I2C1_Init+0x50>)
 8003e16:	2200      	movs	r2, #0
 8003e18:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003e1a:	4b0e      	ldr	r3, [pc, #56]	@ (8003e54 <MX_I2C1_Init+0x50>)
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003e20:	4b0c      	ldr	r3, [pc, #48]	@ (8003e54 <MX_I2C1_Init+0x50>)
 8003e22:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003e26:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003e28:	4b0a      	ldr	r3, [pc, #40]	@ (8003e54 <MX_I2C1_Init+0x50>)
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003e2e:	4b09      	ldr	r3, [pc, #36]	@ (8003e54 <MX_I2C1_Init+0x50>)
 8003e30:	2200      	movs	r2, #0
 8003e32:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003e34:	4b07      	ldr	r3, [pc, #28]	@ (8003e54 <MX_I2C1_Init+0x50>)
 8003e36:	2200      	movs	r2, #0
 8003e38:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003e3a:	4b06      	ldr	r3, [pc, #24]	@ (8003e54 <MX_I2C1_Init+0x50>)
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003e40:	4804      	ldr	r0, [pc, #16]	@ (8003e54 <MX_I2C1_Init+0x50>)
 8003e42:	f003 fb33 	bl	80074ac <HAL_I2C_Init>
 8003e46:	4603      	mov	r3, r0
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d001      	beq.n	8003e50 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003e4c:	f000 f8f6 	bl	800403c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003e50:	bf00      	nop
 8003e52:	bd80      	pop	{r7, pc}
 8003e54:	200005d8 	.word	0x200005d8
 8003e58:	40005400 	.word	0x40005400
 8003e5c:	00061a80 	.word	0x00061a80

08003e60 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b086      	sub	sp, #24
 8003e64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003e66:	f107 0308 	add.w	r3, r7, #8
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	601a      	str	r2, [r3, #0]
 8003e6e:	605a      	str	r2, [r3, #4]
 8003e70:	609a      	str	r2, [r3, #8]
 8003e72:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003e74:	463b      	mov	r3, r7
 8003e76:	2200      	movs	r2, #0
 8003e78:	601a      	str	r2, [r3, #0]
 8003e7a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003e7c:	4b1d      	ldr	r3, [pc, #116]	@ (8003ef4 <MX_TIM2_Init+0x94>)
 8003e7e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003e82:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8399;
 8003e84:	4b1b      	ldr	r3, [pc, #108]	@ (8003ef4 <MX_TIM2_Init+0x94>)
 8003e86:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8003e8a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003e8c:	4b19      	ldr	r3, [pc, #100]	@ (8003ef4 <MX_TIM2_Init+0x94>)
 8003e8e:	2200      	movs	r2, #0
 8003e90:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8003e92:	4b18      	ldr	r3, [pc, #96]	@ (8003ef4 <MX_TIM2_Init+0x94>)
 8003e94:	2209      	movs	r2, #9
 8003e96:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003e98:	4b16      	ldr	r3, [pc, #88]	@ (8003ef4 <MX_TIM2_Init+0x94>)
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003e9e:	4b15      	ldr	r3, [pc, #84]	@ (8003ef4 <MX_TIM2_Init+0x94>)
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003ea4:	4813      	ldr	r0, [pc, #76]	@ (8003ef4 <MX_TIM2_Init+0x94>)
 8003ea6:	f006 fda7 	bl	800a9f8 <HAL_TIM_Base_Init>
 8003eaa:	4603      	mov	r3, r0
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d001      	beq.n	8003eb4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8003eb0:	f000 f8c4 	bl	800403c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003eb4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003eb8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003eba:	f107 0308 	add.w	r3, r7, #8
 8003ebe:	4619      	mov	r1, r3
 8003ec0:	480c      	ldr	r0, [pc, #48]	@ (8003ef4 <MX_TIM2_Init+0x94>)
 8003ec2:	f006 ff3b 	bl	800ad3c <HAL_TIM_ConfigClockSource>
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d001      	beq.n	8003ed0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8003ecc:	f000 f8b6 	bl	800403c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003ed8:	463b      	mov	r3, r7
 8003eda:	4619      	mov	r1, r3
 8003edc:	4805      	ldr	r0, [pc, #20]	@ (8003ef4 <MX_TIM2_Init+0x94>)
 8003ede:	f007 f93d 	bl	800b15c <HAL_TIMEx_MasterConfigSynchronization>
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d001      	beq.n	8003eec <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8003ee8:	f000 f8a8 	bl	800403c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003eec:	bf00      	nop
 8003eee:	3718      	adds	r7, #24
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bd80      	pop	{r7, pc}
 8003ef4:	2000062c 	.word	0x2000062c

08003ef8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003efc:	4b11      	ldr	r3, [pc, #68]	@ (8003f44 <MX_USART2_UART_Init+0x4c>)
 8003efe:	4a12      	ldr	r2, [pc, #72]	@ (8003f48 <MX_USART2_UART_Init+0x50>)
 8003f00:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003f02:	4b10      	ldr	r3, [pc, #64]	@ (8003f44 <MX_USART2_UART_Init+0x4c>)
 8003f04:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003f08:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003f0a:	4b0e      	ldr	r3, [pc, #56]	@ (8003f44 <MX_USART2_UART_Init+0x4c>)
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003f10:	4b0c      	ldr	r3, [pc, #48]	@ (8003f44 <MX_USART2_UART_Init+0x4c>)
 8003f12:	2200      	movs	r2, #0
 8003f14:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003f16:	4b0b      	ldr	r3, [pc, #44]	@ (8003f44 <MX_USART2_UART_Init+0x4c>)
 8003f18:	2200      	movs	r2, #0
 8003f1a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003f1c:	4b09      	ldr	r3, [pc, #36]	@ (8003f44 <MX_USART2_UART_Init+0x4c>)
 8003f1e:	220c      	movs	r2, #12
 8003f20:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003f22:	4b08      	ldr	r3, [pc, #32]	@ (8003f44 <MX_USART2_UART_Init+0x4c>)
 8003f24:	2200      	movs	r2, #0
 8003f26:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003f28:	4b06      	ldr	r3, [pc, #24]	@ (8003f44 <MX_USART2_UART_Init+0x4c>)
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003f2e:	4805      	ldr	r0, [pc, #20]	@ (8003f44 <MX_USART2_UART_Init+0x4c>)
 8003f30:	f007 f996 	bl	800b260 <HAL_UART_Init>
 8003f34:	4603      	mov	r3, r0
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d001      	beq.n	8003f3e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003f3a:	f000 f87f 	bl	800403c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003f3e:	bf00      	nop
 8003f40:	bd80      	pop	{r7, pc}
 8003f42:	bf00      	nop
 8003f44:	20000674 	.word	0x20000674
 8003f48:	40004400 	.word	0x40004400

08003f4c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b08a      	sub	sp, #40	@ 0x28
 8003f50:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f52:	f107 0314 	add.w	r3, r7, #20
 8003f56:	2200      	movs	r2, #0
 8003f58:	601a      	str	r2, [r3, #0]
 8003f5a:	605a      	str	r2, [r3, #4]
 8003f5c:	609a      	str	r2, [r3, #8]
 8003f5e:	60da      	str	r2, [r3, #12]
 8003f60:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f62:	2300      	movs	r3, #0
 8003f64:	613b      	str	r3, [r7, #16]
 8003f66:	4b32      	ldr	r3, [pc, #200]	@ (8004030 <MX_GPIO_Init+0xe4>)
 8003f68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f6a:	4a31      	ldr	r2, [pc, #196]	@ (8004030 <MX_GPIO_Init+0xe4>)
 8003f6c:	f043 0304 	orr.w	r3, r3, #4
 8003f70:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f72:	4b2f      	ldr	r3, [pc, #188]	@ (8004030 <MX_GPIO_Init+0xe4>)
 8003f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f76:	f003 0304 	and.w	r3, r3, #4
 8003f7a:	613b      	str	r3, [r7, #16]
 8003f7c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003f7e:	2300      	movs	r3, #0
 8003f80:	60fb      	str	r3, [r7, #12]
 8003f82:	4b2b      	ldr	r3, [pc, #172]	@ (8004030 <MX_GPIO_Init+0xe4>)
 8003f84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f86:	4a2a      	ldr	r2, [pc, #168]	@ (8004030 <MX_GPIO_Init+0xe4>)
 8003f88:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f8e:	4b28      	ldr	r3, [pc, #160]	@ (8004030 <MX_GPIO_Init+0xe4>)
 8003f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f96:	60fb      	str	r3, [r7, #12]
 8003f98:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	60bb      	str	r3, [r7, #8]
 8003f9e:	4b24      	ldr	r3, [pc, #144]	@ (8004030 <MX_GPIO_Init+0xe4>)
 8003fa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fa2:	4a23      	ldr	r2, [pc, #140]	@ (8004030 <MX_GPIO_Init+0xe4>)
 8003fa4:	f043 0301 	orr.w	r3, r3, #1
 8003fa8:	6313      	str	r3, [r2, #48]	@ 0x30
 8003faa:	4b21      	ldr	r3, [pc, #132]	@ (8004030 <MX_GPIO_Init+0xe4>)
 8003fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fae:	f003 0301 	and.w	r3, r3, #1
 8003fb2:	60bb      	str	r3, [r7, #8]
 8003fb4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	607b      	str	r3, [r7, #4]
 8003fba:	4b1d      	ldr	r3, [pc, #116]	@ (8004030 <MX_GPIO_Init+0xe4>)
 8003fbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fbe:	4a1c      	ldr	r2, [pc, #112]	@ (8004030 <MX_GPIO_Init+0xe4>)
 8003fc0:	f043 0302 	orr.w	r3, r3, #2
 8003fc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8003fc6:	4b1a      	ldr	r3, [pc, #104]	@ (8004030 <MX_GPIO_Init+0xe4>)
 8003fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fca:	f003 0302 	and.w	r3, r3, #2
 8003fce:	607b      	str	r3, [r7, #4]
 8003fd0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|LD2_Pin|GPIO_PIN_8, GPIO_PIN_RESET);
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	f44f 7198 	mov.w	r1, #304	@ 0x130
 8003fd8:	4816      	ldr	r0, [pc, #88]	@ (8004034 <MX_GPIO_Init+0xe8>)
 8003fda:	f003 fa29 	bl	8007430 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003fde:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003fe2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003fe4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8003fe8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fea:	2300      	movs	r3, #0
 8003fec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003fee:	f107 0314 	add.w	r3, r7, #20
 8003ff2:	4619      	mov	r1, r3
 8003ff4:	4810      	ldr	r0, [pc, #64]	@ (8004038 <MX_GPIO_Init+0xec>)
 8003ff6:	f003 f897 	bl	8007128 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 LD2_Pin PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|LD2_Pin|GPIO_PIN_8;
 8003ffa:	f44f 7398 	mov.w	r3, #304	@ 0x130
 8003ffe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004000:	2301      	movs	r3, #1
 8004002:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004004:	2300      	movs	r3, #0
 8004006:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004008:	2300      	movs	r3, #0
 800400a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800400c:	f107 0314 	add.w	r3, r7, #20
 8004010:	4619      	mov	r1, r3
 8004012:	4808      	ldr	r0, [pc, #32]	@ (8004034 <MX_GPIO_Init+0xe8>)
 8004014:	f003 f888 	bl	8007128 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8004018:	2200      	movs	r2, #0
 800401a:	2100      	movs	r1, #0
 800401c:	2028      	movs	r0, #40	@ 0x28
 800401e:	f002 ffac 	bl	8006f7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004022:	2028      	movs	r0, #40	@ 0x28
 8004024:	f002 ffc5 	bl	8006fb2 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8004028:	bf00      	nop
 800402a:	3728      	adds	r7, #40	@ 0x28
 800402c:	46bd      	mov	sp, r7
 800402e:	bd80      	pop	{r7, pc}
 8004030:	40023800 	.word	0x40023800
 8004034:	40020000 	.word	0x40020000
 8004038:	40020800 	.word	0x40020800

0800403c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800403c:	b480      	push	{r7}
 800403e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004040:	b672      	cpsid	i
}
 8004042:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004044:	bf00      	nop
 8004046:	e7fd      	b.n	8004044 <Error_Handler+0x8>

08004048 <optiga_cmd_set_shielded_connection_option>:
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
//lint --e{714} suppress "This function is defined here but referred from other modules"
void optiga_cmd_set_shielded_connection_option(optiga_cmd_t * me,
                                               uint8_t value,
                                               uint8_t shielded_connection_option)
{
 8004048:	b480      	push	{r7}
 800404a:	b083      	sub	sp, #12
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
 8004050:	460b      	mov	r3, r1
 8004052:	70fb      	strb	r3, [r7, #3]
 8004054:	4613      	mov	r3, r2
 8004056:	70bb      	strb	r3, [r7, #2]
    switch (shielded_connection_option)
 8004058:	78bb      	ldrb	r3, [r7, #2]
 800405a:	2b02      	cmp	r3, #2
 800405c:	d00e      	beq.n	800407c <optiga_cmd_set_shielded_connection_option+0x34>
 800405e:	2b02      	cmp	r3, #2
 8004060:	dc10      	bgt.n	8004084 <optiga_cmd_set_shielded_connection_option+0x3c>
 8004062:	2b00      	cmp	r3, #0
 8004064:	d002      	beq.n	800406c <optiga_cmd_set_shielded_connection_option+0x24>
 8004066:	2b01      	cmp	r3, #1
 8004068:	d004      	beq.n	8004074 <optiga_cmd_set_shielded_connection_option+0x2c>
        {
            me->manage_context_operation = value;
        }
        break;
        default:
        break;
 800406a:	e00b      	b.n	8004084 <optiga_cmd_set_shielded_connection_option+0x3c>
            me->protection_level = value;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	78fa      	ldrb	r2, [r7, #3]
 8004070:	769a      	strb	r2, [r3, #26]
        break;
 8004072:	e008      	b.n	8004086 <optiga_cmd_set_shielded_connection_option+0x3e>
            me->protocol_version = value;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	78fa      	ldrb	r2, [r7, #3]
 8004078:	76da      	strb	r2, [r3, #27]
        break;
 800407a:	e004      	b.n	8004086 <optiga_cmd_set_shielded_connection_option+0x3e>
            me->manage_context_operation = value;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	78fa      	ldrb	r2, [r7, #3]
 8004080:	771a      	strb	r2, [r3, #28]
        break;
 8004082:	e000      	b.n	8004086 <optiga_cmd_set_shielded_connection_option+0x3e>
        break;
 8004084:	bf00      	nop
    }
}
 8004086:	bf00      	nop
 8004088:	370c      	adds	r7, #12
 800408a:	46bd      	mov	sp, r7
 800408c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004090:	4770      	bx	lr

08004092 <optiga_cmd_prepare_apdu_header>:

//
_STATIC_H void optiga_cmd_prepare_apdu_header(uint8_t cmd, uint8_t param,
                                              uint16_t in_data_length,
                                              uint8_t * p_apdu_buffer)
{
 8004092:	b480      	push	{r7}
 8004094:	b083      	sub	sp, #12
 8004096:	af00      	add	r7, sp, #0
 8004098:	603b      	str	r3, [r7, #0]
 800409a:	4603      	mov	r3, r0
 800409c:	71fb      	strb	r3, [r7, #7]
 800409e:	460b      	mov	r3, r1
 80040a0:	71bb      	strb	r3, [r7, #6]
 80040a2:	4613      	mov	r3, r2
 80040a4:	80bb      	strh	r3, [r7, #4]
    p_apdu_buffer [0] = cmd;
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	79fa      	ldrb	r2, [r7, #7]
 80040aa:	701a      	strb	r2, [r3, #0]
    p_apdu_buffer [1] = param;
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	3301      	adds	r3, #1
 80040b0:	79ba      	ldrb	r2, [r7, #6]
 80040b2:	701a      	strb	r2, [r3, #0]
    p_apdu_buffer [2] = (uint8_t)((in_data_length & 0xFF00) >> 8);
 80040b4:	88bb      	ldrh	r3, [r7, #4]
 80040b6:	0a1b      	lsrs	r3, r3, #8
 80040b8:	b29a      	uxth	r2, r3
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	3302      	adds	r3, #2
 80040be:	b2d2      	uxtb	r2, r2
 80040c0:	701a      	strb	r2, [r3, #0]
    p_apdu_buffer [3] = (uint8_t)(in_data_length & 0x00FF);
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	3303      	adds	r3, #3
 80040c6:	88ba      	ldrh	r2, [r7, #4]
 80040c8:	b2d2      	uxtb	r2, r2
 80040ca:	701a      	strb	r2, [r3, #0]
}
 80040cc:	bf00      	nop
 80040ce:	370c      	adds	r7, #12
 80040d0:	46bd      	mov	sp, r7
 80040d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d6:	4770      	bx	lr

080040d8 <optiga_cmd_event_trigger_execute>:
    *position = start_position;
}


_STATIC_H void optiga_cmd_event_trigger_execute(void * p_ctx)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b082      	sub	sp, #8
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
    optiga_cmd_execute_handler(p_ctx, OPTIGA_LIB_SUCCESS);
 80040e0:	2100      	movs	r1, #0
 80040e2:	6878      	ldr	r0, [r7, #4]
 80040e4:	f000 ff6e 	bl	8004fc4 <optiga_cmd_execute_handler>
}
 80040e8:	bf00      	nop
 80040ea:	3708      	adds	r7, #8
 80040ec:	46bd      	mov	sp, r7
 80040ee:	bd80      	pop	{r7, pc}

080040f0 <optiga_cmd_execute>:
                                  optiga_cmd_handler_t cmd_hdlrs,
                                  optiga_cmd_state_t start_state,
                                  optiga_cmd_sub_state_t sub_state,
                                  void * input,
                                  uint16_t apdu_data)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b084      	sub	sp, #16
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	60f8      	str	r0, [r7, #12]
 80040f8:	607a      	str	r2, [r7, #4]
 80040fa:	461a      	mov	r2, r3
 80040fc:	460b      	mov	r3, r1
 80040fe:	72fb      	strb	r3, [r7, #11]
 8004100:	4613      	mov	r3, r2
 8004102:	72bb      	strb	r3, [r7, #10]
    me->p_input = input;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	69fa      	ldr	r2, [r7, #28]
 8004108:	609a      	str	r2, [r3, #8]
    me->cmd_next_execution_state = start_state;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	7aba      	ldrb	r2, [r7, #10]
 800410e:	759a      	strb	r2, [r3, #22]
    me->cmd_sub_execution_state = sub_state;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	7e3a      	ldrb	r2, [r7, #24]
 8004114:	75da      	strb	r2, [r3, #23]
    me->cmd_hdlrs = cmd_hdlrs;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	687a      	ldr	r2, [r7, #4]
 800411a:	605a      	str	r2, [r3, #4]
    me->chaining_ongoing = FALSE;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	2200      	movs	r2, #0
 8004120:	761a      	strb	r2, [r3, #24]
    me->cmd_param = cmd_param;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	7afa      	ldrb	r2, [r7, #11]
 8004126:	765a      	strb	r2, [r3, #25]
    me->apdu_data = apdu_data;
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	8c3a      	ldrh	r2, [r7, #32]
 800412c:	849a      	strh	r2, [r3, #36]	@ 0x24
    optiga_cmd_execute_handler(me, OPTIGA_LIB_SUCCESS);
 800412e:	2100      	movs	r1, #0
 8004130:	68f8      	ldr	r0, [r7, #12]
 8004132:	f000 ff47 	bl	8004fc4 <optiga_cmd_execute_handler>
}
 8004136:	bf00      	nop
 8004138:	3710      	adds	r7, #16
 800413a:	46bd      	mov	sp, r7
 800413c:	bd80      	pop	{r7, pc}

0800413e <optiga_cmd_session_available>:
* Checks if optiga session is available or not
* Returns TRUE, if slot is available
* Returns FALSE, if slot is not available
*/
_STATIC_H bool_t optiga_cmd_session_available(const optiga_context_t * p_optiga)
{
 800413e:	b580      	push	{r7, lr}
 8004140:	b084      	sub	sp, #16
 8004142:	af00      	add	r7, sp, #0
 8004144:	6078      	str	r0, [r7, #4]
    uint32_t status_check;
    // Consider the array as uin32_t value and check against 0x10101010
    // where 0x10 is value of OPTIGA_CMD_SESSION_ASSIGNED
    status_check = optiga_common_get_uint32(p_optiga->sessions);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	3308      	adds	r3, #8
 800414a:	4618      	mov	r0, r3
 800414c:	f001 fd46 	bl	8005bdc <optiga_common_get_uint32>
 8004150:	60f8      	str	r0, [r7, #12]
    return ((status_check < OPTIGA_CMD_ALL_SESSION_ASSIGNED)? (TRUE):(FALSE));
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	f1b3 3f10 	cmp.w	r3, #269488144	@ 0x10101010
 8004158:	d201      	bcs.n	800415e <optiga_cmd_session_available+0x20>
 800415a:	2301      	movs	r3, #1
 800415c:	e000      	b.n	8004160 <optiga_cmd_session_available+0x22>
 800415e:	2300      	movs	r3, #0
}
 8004160:	4618      	mov	r0, r3
 8004162:	3710      	adds	r7, #16
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}

08004168 <optiga_cmd_session_assign>:

/*
* 1. If a optiga cmd instance does not have session, assigns an available session
*/
_STATIC_H void optiga_cmd_session_assign(optiga_cmd_t * me)
{
 8004168:	b480      	push	{r7}
 800416a:	b085      	sub	sp, #20
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
    uint8_t * p_optiga_sessions = me->p_optiga->sessions;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	3308      	adds	r3, #8
 8004176:	60bb      	str	r3, [r7, #8]
    uint8_t count;
    if (OPTIGA_CMD_NO_SESSION_OID == me->session_oid)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	8a9b      	ldrh	r3, [r3, #20]
 800417c:	2b00      	cmp	r3, #0
 800417e:	d11d      	bne.n	80041bc <optiga_cmd_session_assign+0x54>
    {
        for (count = 0; count < OPTIGA_CMD_MAX_NUMBER_OF_SESSIONS; count++)
 8004180:	2300      	movs	r3, #0
 8004182:	73fb      	strb	r3, [r7, #15]
 8004184:	e017      	b.n	80041b6 <optiga_cmd_session_assign+0x4e>
        {
            if (OPTIGA_CMD_SESSION_ASSIGNED != p_optiga_sessions[count])
 8004186:	7bfb      	ldrb	r3, [r7, #15]
 8004188:	68ba      	ldr	r2, [r7, #8]
 800418a:	4413      	add	r3, r2
 800418c:	781b      	ldrb	r3, [r3, #0]
 800418e:	2b10      	cmp	r3, #16
 8004190:	d00e      	beq.n	80041b0 <optiga_cmd_session_assign+0x48>
            {
                me->session_oid = (OPTIGA_CMD_START_SESSION_OID | count);
 8004192:	7bfb      	ldrb	r3, [r7, #15]
 8004194:	b21a      	sxth	r2, r3
 8004196:	4b0c      	ldr	r3, [pc, #48]	@ (80041c8 <optiga_cmd_session_assign+0x60>)
 8004198:	4313      	orrs	r3, r2
 800419a:	b21b      	sxth	r3, r3
 800419c:	b29a      	uxth	r2, r3
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	829a      	strh	r2, [r3, #20]
                p_optiga_sessions[count] = OPTIGA_CMD_SESSION_ASSIGNED;
 80041a2:	7bfb      	ldrb	r3, [r7, #15]
 80041a4:	68ba      	ldr	r2, [r7, #8]
 80041a6:	4413      	add	r3, r2
 80041a8:	2210      	movs	r2, #16
 80041aa:	701a      	strb	r2, [r3, #0]
                break;
 80041ac:	bf00      	nop
            }
        }
    }
}
 80041ae:	e005      	b.n	80041bc <optiga_cmd_session_assign+0x54>
        for (count = 0; count < OPTIGA_CMD_MAX_NUMBER_OF_SESSIONS; count++)
 80041b0:	7bfb      	ldrb	r3, [r7, #15]
 80041b2:	3301      	adds	r3, #1
 80041b4:	73fb      	strb	r3, [r7, #15]
 80041b6:	7bfb      	ldrb	r3, [r7, #15]
 80041b8:	2b03      	cmp	r3, #3
 80041ba:	d9e4      	bls.n	8004186 <optiga_cmd_session_assign+0x1e>
}
 80041bc:	bf00      	nop
 80041be:	3714      	adds	r7, #20
 80041c0:	46bd      	mov	sp, r7
 80041c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c6:	4770      	bx	lr
 80041c8:	ffffe100 	.word	0xffffe100

080041cc <optiga_cmd_session_free>:

/*
* Frees a session
*/
_STATIC_H void optiga_cmd_session_free(optiga_cmd_t * me)
{
 80041cc:	b480      	push	{r7}
 80041ce:	b085      	sub	sp, #20
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
    uint8_t * p_optiga_sessions = me->p_optiga->sessions;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	3308      	adds	r3, #8
 80041da:	60fb      	str	r3, [r7, #12]
    uint8_t count;
    if (OPTIGA_CMD_NO_SESSION_OID != me->session_oid)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	8a9b      	ldrh	r3, [r3, #20]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d00d      	beq.n	8004200 <optiga_cmd_session_free+0x34>
    {
        count = me->session_oid & 0x0F;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	8a9b      	ldrh	r3, [r3, #20]
 80041e8:	b2db      	uxtb	r3, r3
 80041ea:	f003 030f 	and.w	r3, r3, #15
 80041ee:	72fb      	strb	r3, [r7, #11]
        me->session_oid = OPTIGA_CMD_NO_SESSION_OID;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2200      	movs	r2, #0
 80041f4:	829a      	strh	r2, [r3, #20]
        p_optiga_sessions[count] = OPTIGA_CMD_SESSION_NOT_ASSIGNED;
 80041f6:	7afb      	ldrb	r3, [r7, #11]
 80041f8:	68fa      	ldr	r2, [r7, #12]
 80041fa:	4413      	add	r3, r2
 80041fc:	2200      	movs	r2, #0
 80041fe:	701a      	strb	r2, [r3, #0]
    }
}
 8004200:	bf00      	nop
 8004202:	3714      	adds	r7, #20
 8004204:	46bd      	mov	sp, r7
 8004206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420a:	4770      	bx	lr

0800420c <optiga_cmd_queue_get_count_of>:
* Returns the count of number of slots with requested state
*/
_STATIC_H  uint8_t optiga_cmd_queue_get_count_of(const optiga_context_t * p_optiga,
                                                 uint8_t slot_member,
                                                 uint8_t state_to_check)
{
 800420c:	b480      	push	{r7}
 800420e:	b085      	sub	sp, #20
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
 8004214:	460b      	mov	r3, r1
 8004216:	70fb      	strb	r3, [r7, #3]
 8004218:	4613      	mov	r3, r2
 800421a:	70bb      	strb	r3, [r7, #2]
    uint8_t index;
    uint8_t count = 0;
 800421c:	2300      	movs	r3, #0
 800421e:	73bb      	strb	r3, [r7, #14]
    uint8_t slot_value = 0;
 8004220:	2300      	movs	r3, #0
 8004222:	737b      	strb	r3, [r7, #13]
    for (index = 0; index < OPTIGA_CMD_MAX_REGISTRATIONS ; index++)
 8004224:	2300      	movs	r3, #0
 8004226:	73fb      	strb	r3, [r7, #15]
 8004228:	e027      	b.n	800427a <optiga_cmd_queue_get_count_of+0x6e>
    {
        switch (slot_member)
 800422a:	78fb      	ldrb	r3, [r7, #3]
 800422c:	2b08      	cmp	r3, #8
 800422e:	d002      	beq.n	8004236 <optiga_cmd_queue_get_count_of+0x2a>
 8004230:	2b09      	cmp	r3, #9
 8004232:	d00c      	beq.n	800424e <optiga_cmd_queue_get_count_of+0x42>
            {
                slot_value = p_optiga->optiga_cmd_execution_queue[index].state_of_entry;
            }
            break;
            default:
                break;
 8004234:	e017      	b.n	8004266 <optiga_cmd_queue_get_count_of+0x5a>
                slot_value = p_optiga->optiga_cmd_execution_queue[index].request_type;
 8004236:	7bfa      	ldrb	r2, [r7, #15]
 8004238:	6879      	ldr	r1, [r7, #4]
 800423a:	4613      	mov	r3, r2
 800423c:	005b      	lsls	r3, r3, #1
 800423e:	4413      	add	r3, r2
 8004240:	009b      	lsls	r3, r3, #2
 8004242:	440b      	add	r3, r1
 8004244:	f503 63c7 	add.w	r3, r3, #1592	@ 0x638
 8004248:	781b      	ldrb	r3, [r3, #0]
 800424a:	737b      	strb	r3, [r7, #13]
            break;
 800424c:	e00b      	b.n	8004266 <optiga_cmd_queue_get_count_of+0x5a>
                slot_value = p_optiga->optiga_cmd_execution_queue[index].state_of_entry;
 800424e:	7bfa      	ldrb	r2, [r7, #15]
 8004250:	6879      	ldr	r1, [r7, #4]
 8004252:	4613      	mov	r3, r2
 8004254:	005b      	lsls	r3, r3, #1
 8004256:	4413      	add	r3, r2
 8004258:	009b      	lsls	r3, r3, #2
 800425a:	440b      	add	r3, r1
 800425c:	f203 6339 	addw	r3, r3, #1593	@ 0x639
 8004260:	781b      	ldrb	r3, [r3, #0]
 8004262:	737b      	strb	r3, [r7, #13]
            break;
 8004264:	bf00      	nop
        }
        if (state_to_check == slot_value)
 8004266:	78ba      	ldrb	r2, [r7, #2]
 8004268:	7b7b      	ldrb	r3, [r7, #13]
 800426a:	429a      	cmp	r2, r3
 800426c:	d102      	bne.n	8004274 <optiga_cmd_queue_get_count_of+0x68>
        {
            count++;
 800426e:	7bbb      	ldrb	r3, [r7, #14]
 8004270:	3301      	adds	r3, #1
 8004272:	73bb      	strb	r3, [r7, #14]
    for (index = 0; index < OPTIGA_CMD_MAX_REGISTRATIONS ; index++)
 8004274:	7bfb      	ldrb	r3, [r7, #15]
 8004276:	3301      	adds	r3, #1
 8004278:	73fb      	strb	r3, [r7, #15]
 800427a:	7bfb      	ldrb	r3, [r7, #15]
 800427c:	2b05      	cmp	r3, #5
 800427e:	d9d4      	bls.n	800422a <optiga_cmd_queue_get_count_of+0x1e>
        }
    }
    return (count);
 8004280:	7bbb      	ldrb	r3, [r7, #14]
}
 8004282:	4618      	mov	r0, r3
 8004284:	3714      	adds	r7, #20
 8004286:	46bd      	mov	sp, r7
 8004288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428c:	4770      	bx	lr

0800428e <optiga_cmd_queue_assign_slot>:

/*
* Assigns an available slot to a optiga cmd instance and marks the slot as not available for another optiga cmd instance
*/
_STATIC_H void optiga_cmd_queue_assign_slot(const optiga_cmd_t * me, uint8_t * queue_index_store)
{
 800428e:	b480      	push	{r7}
 8004290:	b085      	sub	sp, #20
 8004292:	af00      	add	r7, sp, #0
 8004294:	6078      	str	r0, [r7, #4]
 8004296:	6039      	str	r1, [r7, #0]
    uint8_t index;
    for (index = 0; index < OPTIGA_CMD_MAX_REGISTRATIONS ; index++)
 8004298:	2300      	movs	r3, #0
 800429a:	73fb      	strb	r3, [r7, #15]
 800429c:	e01f      	b.n	80042de <optiga_cmd_queue_assign_slot+0x50>
    {
        if (OPTIGA_CMD_QUEUE_NOT_ASSIGNED == me->p_optiga->optiga_cmd_execution_queue[index].state_of_entry)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6819      	ldr	r1, [r3, #0]
 80042a2:	7bfa      	ldrb	r2, [r7, #15]
 80042a4:	4613      	mov	r3, r2
 80042a6:	005b      	lsls	r3, r3, #1
 80042a8:	4413      	add	r3, r2
 80042aa:	009b      	lsls	r3, r3, #2
 80042ac:	440b      	add	r3, r1
 80042ae:	f203 6339 	addw	r3, r3, #1593	@ 0x639
 80042b2:	781b      	ldrb	r3, [r3, #0]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d10f      	bne.n	80042d8 <optiga_cmd_queue_assign_slot+0x4a>
        {
            * queue_index_store =  index;
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	7bfa      	ldrb	r2, [r7, #15]
 80042bc:	701a      	strb	r2, [r3, #0]
            me->p_optiga->optiga_cmd_execution_queue[index].state_of_entry = OPTIGA_CMD_QUEUE_ASSIGNED;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6819      	ldr	r1, [r3, #0]
 80042c2:	7bfa      	ldrb	r2, [r7, #15]
 80042c4:	4613      	mov	r3, r2
 80042c6:	005b      	lsls	r3, r3, #1
 80042c8:	4413      	add	r3, r2
 80042ca:	009b      	lsls	r3, r3, #2
 80042cc:	440b      	add	r3, r1
 80042ce:	f203 6339 	addw	r3, r3, #1593	@ 0x639
 80042d2:	2201      	movs	r2, #1
 80042d4:	701a      	strb	r2, [r3, #0]
           break;
 80042d6:	e006      	b.n	80042e6 <optiga_cmd_queue_assign_slot+0x58>
    for (index = 0; index < OPTIGA_CMD_MAX_REGISTRATIONS ; index++)
 80042d8:	7bfb      	ldrb	r3, [r7, #15]
 80042da:	3301      	adds	r3, #1
 80042dc:	73fb      	strb	r3, [r7, #15]
 80042de:	7bfb      	ldrb	r3, [r7, #15]
 80042e0:	2b05      	cmp	r3, #5
 80042e2:	d9dc      	bls.n	800429e <optiga_cmd_queue_assign_slot+0x10>
        }
    }
}
 80042e4:	bf00      	nop
 80042e6:	bf00      	nop
 80042e8:	3714      	adds	r7, #20
 80042ea:	46bd      	mov	sp, r7
 80042ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f0:	4770      	bx	lr

080042f2 <optiga_cmd_queue_deassign_slot>:

/*
* De-assigns a slot from a optiga cmd instance and makes the slot available for next optiga cmd instance
*/
_STATIC_H void optiga_cmd_queue_deassign_slot(optiga_cmd_t * me)
{
 80042f2:	b480      	push	{r7}
 80042f4:	b083      	sub	sp, #12
 80042f6:	af00      	add	r7, sp, #0
 80042f8:	6078      	str	r0, [r7, #4]
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_NOT_ASSIGNED;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681a      	ldr	r2, [r3, #0]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	7f9b      	ldrb	r3, [r3, #30]
 8004302:	4619      	mov	r1, r3
 8004304:	460b      	mov	r3, r1
 8004306:	005b      	lsls	r3, r3, #1
 8004308:	440b      	add	r3, r1
 800430a:	009b      	lsls	r3, r3, #2
 800430c:	4413      	add	r3, r2
 800430e:	f203 6339 	addw	r3, r3, #1593	@ 0x639
 8004312:	2200      	movs	r2, #0
 8004314:	701a      	strb	r2, [r3, #0]
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type = OPTIGA_CMD_QUEUE_NO_REQUEST;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681a      	ldr	r2, [r3, #0]
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	7f9b      	ldrb	r3, [r3, #30]
 800431e:	4619      	mov	r1, r3
 8004320:	460b      	mov	r3, r1
 8004322:	005b      	lsls	r3, r3, #1
 8004324:	440b      	add	r3, r1
 8004326:	009b      	lsls	r3, r3, #2
 8004328:	4413      	add	r3, r2
 800432a:	f503 63c7 	add.w	r3, r3, #1592	@ 0x638
 800432e:	2200      	movs	r2, #0
 8004330:	701a      	strb	r2, [r3, #0]
    me->queue_id = 0;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	2200      	movs	r2, #0
 8004336:	779a      	strb	r2, [r3, #30]
}
 8004338:	bf00      	nop
 800433a:	370c      	adds	r7, #12
 800433c:	46bd      	mov	sp, r7
 800433e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004342:	4770      	bx	lr

08004344 <optiga_cmd_queue_scheduler>:
* 4. The arrival time must be the earliest provided
*     a. The request type is lock
*     b. If request type is session, either session is already assigned or atleast session is available for assignment
*/
_STATIC_H void optiga_cmd_queue_scheduler(void * p_optiga)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b088      	sub	sp, #32
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
    uint32_t reference_time_stamp = 0xFFFFFFFF;
 800434c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004350:	61fb      	str	r3, [r7, #28]
    optiga_cmd_queue_slot_t * p_queue_entry;
    uint8_t index;
    uint8_t prefered_index = 0xFF;
 8004352:	23ff      	movs	r3, #255	@ 0xff
 8004354:	76bb      	strb	r3, [r7, #26]
    uint8_t overflow_detected = FALSE;
 8004356:	2300      	movs	r3, #0
 8004358:	767b      	strb	r3, [r7, #25]

    optiga_context_t * p_optiga_ctx = (optiga_context_t * )p_optiga;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	617b      	str	r3, [r7, #20]

    pal_os_event_t * my_os_event = p_optiga_ctx->p_pal_os_event_ctx;
 800435e:	697b      	ldr	r3, [r7, #20]
 8004360:	f8d3 3678 	ldr.w	r3, [r3, #1656]	@ 0x678
 8004364:	613b      	str	r3, [r7, #16]


    if (((0 == optiga_cmd_queue_get_count_of(p_optiga_ctx, OPTIGA_CMD_QUEUE_SLOT_STATE, OPTIGA_CMD_QUEUE_REQUEST)) &&
 8004366:	2202      	movs	r2, #2
 8004368:	2109      	movs	r1, #9
 800436a:	6978      	ldr	r0, [r7, #20]
 800436c:	f7ff ff4e 	bl	800420c <optiga_cmd_queue_get_count_of>
 8004370:	4603      	mov	r3, r0
 8004372:	2b00      	cmp	r3, #0
 8004374:	d107      	bne.n	8004386 <optiga_cmd_queue_scheduler+0x42>
         (0 == optiga_cmd_queue_get_count_of(p_optiga_ctx, OPTIGA_CMD_QUEUE_SLOT_STATE, OPTIGA_CMD_QUEUE_RESUME))) ||
 8004376:	2208      	movs	r2, #8
 8004378:	2109      	movs	r1, #9
 800437a:	6978      	ldr	r0, [r7, #20]
 800437c:	f7ff ff46 	bl	800420c <optiga_cmd_queue_get_count_of>
 8004380:	4603      	mov	r3, r0
    if (((0 == optiga_cmd_queue_get_count_of(p_optiga_ctx, OPTIGA_CMD_QUEUE_SLOT_STATE, OPTIGA_CMD_QUEUE_REQUEST)) &&
 8004382:	2b00      	cmp	r3, #0
 8004384:	d00f      	beq.n	80043a6 <optiga_cmd_queue_scheduler+0x62>
         ((1 == optiga_cmd_queue_get_count_of(p_optiga_ctx, OPTIGA_CMD_QUEUE_SLOT_STATE , OPTIGA_CMD_QUEUE_PROCESSING)) &&
 8004386:	2204      	movs	r2, #4
 8004388:	2109      	movs	r1, #9
 800438a:	6978      	ldr	r0, [r7, #20]
 800438c:	f7ff ff3e 	bl	800420c <optiga_cmd_queue_get_count_of>
 8004390:	4603      	mov	r3, r0
         (0 == optiga_cmd_queue_get_count_of(p_optiga_ctx, OPTIGA_CMD_QUEUE_SLOT_STATE, OPTIGA_CMD_QUEUE_RESUME))) ||
 8004392:	2b01      	cmp	r3, #1
 8004394:	d10f      	bne.n	80043b6 <optiga_cmd_queue_scheduler+0x72>
         (0 < optiga_cmd_queue_get_count_of(p_optiga_ctx, OPTIGA_CMD_QUEUE_SLOT_LOCK_TYPE, OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK))))
 8004396:	2223      	movs	r2, #35	@ 0x23
 8004398:	2108      	movs	r1, #8
 800439a:	6978      	ldr	r0, [r7, #20]
 800439c:	f7ff ff36 	bl	800420c <optiga_cmd_queue_get_count_of>
 80043a0:	4603      	mov	r3, r0
         ((1 == optiga_cmd_queue_get_count_of(p_optiga_ctx, OPTIGA_CMD_QUEUE_SLOT_STATE , OPTIGA_CMD_QUEUE_PROCESSING)) &&
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d007      	beq.n	80043b6 <optiga_cmd_queue_scheduler+0x72>
    {
        // call self
        pal_os_event_register_callback_oneshot(my_os_event, optiga_cmd_queue_scheduler,
 80043a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80043aa:	697a      	ldr	r2, [r7, #20]
 80043ac:	496d      	ldr	r1, [pc, #436]	@ (8004564 <optiga_cmd_queue_scheduler+0x220>)
 80043ae:	6938      	ldr	r0, [r7, #16]
 80043b0:	f002 f97c 	bl	80066ac <pal_os_event_register_callback_oneshot>
        {
            pal_os_event_register_callback_oneshot( my_os_event, optiga_cmd_queue_scheduler,
                                                    p_optiga_ctx,OPTIGA_CMD_SCHEDULER_IDLING_TIME_MS);
        }
    }
}
 80043b4:	e0d2      	b.n	800455c <optiga_cmd_queue_scheduler+0x218>
        pal_os_event_stop(my_os_event);
 80043b6:	6938      	ldr	r0, [r7, #16]
 80043b8:	f002 f952 	bl	8006660 <pal_os_event_stop>
            if(overflow_detected == TRUE)
 80043bc:	7e7b      	ldrb	r3, [r7, #25]
 80043be:	2b01      	cmp	r3, #1
 80043c0:	d105      	bne.n	80043ce <optiga_cmd_queue_scheduler+0x8a>
                p_optiga_ctx->last_time_stamp = 0;
 80043c2:	697b      	ldr	r3, [r7, #20]
 80043c4:	2200      	movs	r2, #0
 80043c6:	f8c3 267c 	str.w	r2, [r3, #1660]	@ 0x67c
                overflow_detected = FALSE;
 80043ca:	2300      	movs	r3, #0
 80043cc:	767b      	strb	r3, [r7, #25]
            for (index = 0; index < OPTIGA_CMD_MAX_REGISTRATIONS; index++)
 80043ce:	2300      	movs	r3, #0
 80043d0:	76fb      	strb	r3, [r7, #27]
 80043d2:	e05b      	b.n	800448c <optiga_cmd_queue_scheduler+0x148>
                p_queue_entry = &(p_optiga_ctx->optiga_cmd_execution_queue[index]);
 80043d4:	7efa      	ldrb	r2, [r7, #27]
 80043d6:	4613      	mov	r3, r2
 80043d8:	005b      	lsls	r3, r3, #1
 80043da:	4413      	add	r3, r2
 80043dc:	009b      	lsls	r3, r3, #2
 80043de:	f503 63c6 	add.w	r3, r3, #1584	@ 0x630
 80043e2:	697a      	ldr	r2, [r7, #20]
 80043e4:	4413      	add	r3, r2
 80043e6:	60fb      	str	r3, [r7, #12]
                if (1 == optiga_cmd_queue_get_count_of(p_optiga_ctx, OPTIGA_CMD_QUEUE_SLOT_STATE , OPTIGA_CMD_QUEUE_RESUME))
 80043e8:	2208      	movs	r2, #8
 80043ea:	2109      	movs	r1, #9
 80043ec:	6978      	ldr	r0, [r7, #20]
 80043ee:	f7ff ff0d 	bl	800420c <optiga_cmd_queue_get_count_of>
 80043f2:	4603      	mov	r3, r0
 80043f4:	2b01      	cmp	r3, #1
 80043f6:	d10d      	bne.n	8004414 <optiga_cmd_queue_scheduler+0xd0>
                    if ((OPTIGA_CMD_QUEUE_RESUME == p_queue_entry->state_of_entry) &&
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	7a5b      	ldrb	r3, [r3, #9]
 80043fc:	2b08      	cmp	r3, #8
 80043fe:	d142      	bne.n	8004486 <optiga_cmd_queue_scheduler+0x142>
                        (OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK == p_queue_entry->request_type))
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	7a1b      	ldrb	r3, [r3, #8]
                    if ((OPTIGA_CMD_QUEUE_RESUME == p_queue_entry->state_of_entry) &&
 8004404:	2b23      	cmp	r3, #35	@ 0x23
 8004406:	d13e      	bne.n	8004486 <optiga_cmd_queue_scheduler+0x142>
                        reference_time_stamp = p_queue_entry->arrival_time;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	685b      	ldr	r3, [r3, #4]
 800440c:	61fb      	str	r3, [r7, #28]
                        prefered_index = index;
 800440e:	7efb      	ldrb	r3, [r7, #27]
 8004410:	76bb      	strb	r3, [r7, #26]
 8004412:	e038      	b.n	8004486 <optiga_cmd_queue_scheduler+0x142>
                    if (p_queue_entry->state_of_entry == OPTIGA_CMD_QUEUE_REQUEST)
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	7a5b      	ldrb	r3, [r3, #9]
 8004418:	2b02      	cmp	r3, #2
 800441a:	d134      	bne.n	8004486 <optiga_cmd_queue_scheduler+0x142>
                        if (p_queue_entry->arrival_time < p_optiga_ctx->last_time_stamp)
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	685a      	ldr	r2, [r3, #4]
 8004420:	697b      	ldr	r3, [r7, #20]
 8004422:	f8d3 367c 	ldr.w	r3, [r3, #1660]	@ 0x67c
 8004426:	429a      	cmp	r2, r3
 8004428:	d201      	bcs.n	800442e <optiga_cmd_queue_scheduler+0xea>
                            overflow_detected = TRUE;
 800442a:	2301      	movs	r3, #1
 800442c:	767b      	strb	r3, [r7, #25]
                        if (((p_queue_entry->arrival_time <= reference_time_stamp) && (p_queue_entry->arrival_time >= p_optiga_ctx->last_time_stamp)) &&
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	685b      	ldr	r3, [r3, #4]
 8004432:	69fa      	ldr	r2, [r7, #28]
 8004434:	429a      	cmp	r2, r3
 8004436:	d326      	bcc.n	8004486 <optiga_cmd_queue_scheduler+0x142>
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	685a      	ldr	r2, [r3, #4]
 800443c:	697b      	ldr	r3, [r7, #20]
 800443e:	f8d3 367c 	ldr.w	r3, [r3, #1660]	@ 0x67c
 8004442:	429a      	cmp	r2, r3
 8004444:	d31f      	bcc.n	8004486 <optiga_cmd_queue_scheduler+0x142>
                            (((OPTIGA_CMD_QUEUE_REQUEST_SESSION == p_queue_entry->request_type) && (TRUE == optiga_cmd_session_available(p_optiga_ctx))) ||
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	7a1b      	ldrb	r3, [r3, #8]
                        if (((p_queue_entry->arrival_time <= reference_time_stamp) && (p_queue_entry->arrival_time >= p_optiga_ctx->last_time_stamp)) &&
 800444a:	2b22      	cmp	r3, #34	@ 0x22
 800444c:	d105      	bne.n	800445a <optiga_cmd_queue_scheduler+0x116>
                            (((OPTIGA_CMD_QUEUE_REQUEST_SESSION == p_queue_entry->request_type) && (TRUE == optiga_cmd_session_available(p_optiga_ctx))) ||
 800444e:	6978      	ldr	r0, [r7, #20]
 8004450:	f7ff fe75 	bl	800413e <optiga_cmd_session_available>
 8004454:	4603      	mov	r3, r0
 8004456:	2b01      	cmp	r3, #1
 8004458:	d010      	beq.n	800447c <optiga_cmd_queue_scheduler+0x138>
                            ((OPTIGA_CMD_QUEUE_REQUEST_SESSION == p_queue_entry->request_type) && (OPTIGA_CMD_NO_SESSION_OID != ((optiga_cmd_t *)p_queue_entry->registered_ctx)->session_oid)) ||
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	7a1b      	ldrb	r3, [r3, #8]
                            (((OPTIGA_CMD_QUEUE_REQUEST_SESSION == p_queue_entry->request_type) && (TRUE == optiga_cmd_session_available(p_optiga_ctx))) ||
 800445e:	2b22      	cmp	r3, #34	@ 0x22
 8004460:	d104      	bne.n	800446c <optiga_cmd_queue_scheduler+0x128>
                            ((OPTIGA_CMD_QUEUE_REQUEST_SESSION == p_queue_entry->request_type) && (OPTIGA_CMD_NO_SESSION_OID != ((optiga_cmd_t *)p_queue_entry->registered_ctx)->session_oid)) ||
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	8a9b      	ldrh	r3, [r3, #20]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d107      	bne.n	800447c <optiga_cmd_queue_scheduler+0x138>
                            (OPTIGA_CMD_QUEUE_REQUEST_LOCK == p_queue_entry->request_type) ||
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	7a1b      	ldrb	r3, [r3, #8]
                            ((OPTIGA_CMD_QUEUE_REQUEST_SESSION == p_queue_entry->request_type) && (OPTIGA_CMD_NO_SESSION_OID != ((optiga_cmd_t *)p_queue_entry->registered_ctx)->session_oid)) ||
 8004470:	2b21      	cmp	r3, #33	@ 0x21
 8004472:	d003      	beq.n	800447c <optiga_cmd_queue_scheduler+0x138>
                            (OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK == p_queue_entry->request_type)))
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	7a1b      	ldrb	r3, [r3, #8]
                            (OPTIGA_CMD_QUEUE_REQUEST_LOCK == p_queue_entry->request_type) ||
 8004478:	2b23      	cmp	r3, #35	@ 0x23
 800447a:	d104      	bne.n	8004486 <optiga_cmd_queue_scheduler+0x142>
                            reference_time_stamp = p_queue_entry->arrival_time;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	685b      	ldr	r3, [r3, #4]
 8004480:	61fb      	str	r3, [r7, #28]
                            prefered_index = index;
 8004482:	7efb      	ldrb	r3, [r7, #27]
 8004484:	76bb      	strb	r3, [r7, #26]
            for (index = 0; index < OPTIGA_CMD_MAX_REGISTRATIONS; index++)
 8004486:	7efb      	ldrb	r3, [r7, #27]
 8004488:	3301      	adds	r3, #1
 800448a:	76fb      	strb	r3, [r7, #27]
 800448c:	7efb      	ldrb	r3, [r7, #27]
 800448e:	2b05      	cmp	r3, #5
 8004490:	d9a0      	bls.n	80043d4 <optiga_cmd_queue_scheduler+0x90>
        } while((0xFF == prefered_index) && (TRUE == overflow_detected));
 8004492:	7ebb      	ldrb	r3, [r7, #26]
 8004494:	2bff      	cmp	r3, #255	@ 0xff
 8004496:	d102      	bne.n	800449e <optiga_cmd_queue_scheduler+0x15a>
 8004498:	7e7b      	ldrb	r3, [r7, #25]
 800449a:	2b01      	cmp	r3, #1
 800449c:	d08e      	beq.n	80043bc <optiga_cmd_queue_scheduler+0x78>
        if (0xFF != prefered_index)
 800449e:	7ebb      	ldrb	r3, [r7, #26]
 80044a0:	2bff      	cmp	r3, #255	@ 0xff
 80044a2:	d054      	beq.n	800454e <optiga_cmd_queue_scheduler+0x20a>
            p_queue_entry = &(p_optiga_ctx->optiga_cmd_execution_queue[prefered_index]);
 80044a4:	7eba      	ldrb	r2, [r7, #26]
 80044a6:	4613      	mov	r3, r2
 80044a8:	005b      	lsls	r3, r3, #1
 80044aa:	4413      	add	r3, r2
 80044ac:	009b      	lsls	r3, r3, #2
 80044ae:	f503 63c6 	add.w	r3, r3, #1584	@ 0x630
 80044b2:	697a      	ldr	r2, [r7, #20]
 80044b4:	4413      	add	r3, r2
 80044b6:	60fb      	str	r3, [r7, #12]
            if ((OPTIGA_CMD_QUEUE_REQUEST_SESSION == p_optiga_ctx->optiga_cmd_execution_queue[prefered_index].request_type) &&
 80044b8:	7eba      	ldrb	r2, [r7, #26]
 80044ba:	6979      	ldr	r1, [r7, #20]
 80044bc:	4613      	mov	r3, r2
 80044be:	005b      	lsls	r3, r3, #1
 80044c0:	4413      	add	r3, r2
 80044c2:	009b      	lsls	r3, r3, #2
 80044c4:	440b      	add	r3, r1
 80044c6:	f503 63c7 	add.w	r3, r3, #1592	@ 0x638
 80044ca:	781b      	ldrb	r3, [r3, #0]
 80044cc:	2b22      	cmp	r3, #34	@ 0x22
 80044ce:	d111      	bne.n	80044f4 <optiga_cmd_queue_scheduler+0x1b0>
                (OPTIGA_CMD_NO_SESSION_OID == ((optiga_cmd_t *)p_queue_entry->registered_ctx)->session_oid))
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	8a9b      	ldrh	r3, [r3, #20]
            if ((OPTIGA_CMD_QUEUE_REQUEST_SESSION == p_optiga_ctx->optiga_cmd_execution_queue[prefered_index].request_type) &&
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d10c      	bne.n	80044f4 <optiga_cmd_queue_scheduler+0x1b0>
                optiga_cmd_session_assign((optiga_cmd_t *)(p_optiga_ctx->optiga_cmd_execution_queue[prefered_index].registered_ctx));
 80044da:	7eba      	ldrb	r2, [r7, #26]
 80044dc:	6979      	ldr	r1, [r7, #20]
 80044de:	4613      	mov	r3, r2
 80044e0:	005b      	lsls	r3, r3, #1
 80044e2:	4413      	add	r3, r2
 80044e4:	009b      	lsls	r3, r3, #2
 80044e6:	440b      	add	r3, r1
 80044e8:	f503 63c6 	add.w	r3, r3, #1584	@ 0x630
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4618      	mov	r0, r3
 80044f0:	f7ff fe3a 	bl	8004168 <optiga_cmd_session_assign>
            my_os_event = ((optiga_cmd_t *)(p_optiga_ctx->optiga_cmd_execution_queue[prefered_index].registered_ctx))->p_optiga->p_pal_os_event_ctx;
 80044f4:	7eba      	ldrb	r2, [r7, #26]
 80044f6:	6979      	ldr	r1, [r7, #20]
 80044f8:	4613      	mov	r3, r2
 80044fa:	005b      	lsls	r3, r3, #1
 80044fc:	4413      	add	r3, r2
 80044fe:	009b      	lsls	r3, r3, #2
 8004500:	440b      	add	r3, r1
 8004502:	f503 63c6 	add.w	r3, r3, #1584	@ 0x630
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f8d3 3678 	ldr.w	r3, [r3, #1656]	@ 0x678
 800450e:	613b      	str	r3, [r7, #16]
            pal_os_event_register_callback_oneshot(my_os_event,
 8004510:	7eba      	ldrb	r2, [r7, #26]
 8004512:	6979      	ldr	r1, [r7, #20]
 8004514:	4613      	mov	r3, r2
 8004516:	005b      	lsls	r3, r3, #1
 8004518:	4413      	add	r3, r2
 800451a:	009b      	lsls	r3, r3, #2
 800451c:	440b      	add	r3, r1
 800451e:	f503 63c6 	add.w	r3, r3, #1584	@ 0x630
 8004522:	681a      	ldr	r2, [r3, #0]
 8004524:	2332      	movs	r3, #50	@ 0x32
 8004526:	4910      	ldr	r1, [pc, #64]	@ (8004568 <optiga_cmd_queue_scheduler+0x224>)
 8004528:	6938      	ldr	r0, [r7, #16]
 800452a:	f002 f8bf 	bl	80066ac <pal_os_event_register_callback_oneshot>
            p_optiga_ctx->optiga_cmd_execution_queue[prefered_index].state_of_entry = OPTIGA_CMD_QUEUE_PROCESSING;
 800452e:	7eba      	ldrb	r2, [r7, #26]
 8004530:	6979      	ldr	r1, [r7, #20]
 8004532:	4613      	mov	r3, r2
 8004534:	005b      	lsls	r3, r3, #1
 8004536:	4413      	add	r3, r2
 8004538:	009b      	lsls	r3, r3, #2
 800453a:	440b      	add	r3, r1
 800453c:	f203 6339 	addw	r3, r3, #1593	@ 0x639
 8004540:	2204      	movs	r2, #4
 8004542:	701a      	strb	r2, [r3, #0]
            p_optiga_ctx->last_time_stamp = reference_time_stamp;
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	69fa      	ldr	r2, [r7, #28]
 8004548:	f8c3 267c 	str.w	r2, [r3, #1660]	@ 0x67c
}
 800454c:	e006      	b.n	800455c <optiga_cmd_queue_scheduler+0x218>
            pal_os_event_register_callback_oneshot( my_os_event, optiga_cmd_queue_scheduler,
 800454e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004552:	697a      	ldr	r2, [r7, #20]
 8004554:	4903      	ldr	r1, [pc, #12]	@ (8004564 <optiga_cmd_queue_scheduler+0x220>)
 8004556:	6938      	ldr	r0, [r7, #16]
 8004558:	f002 f8a8 	bl	80066ac <pal_os_event_register_callback_oneshot>
}
 800455c:	bf00      	nop
 800455e:	3720      	adds	r7, #32
 8004560:	46bd      	mov	sp, r7
 8004562:	bd80      	pop	{r7, pc}
 8004564:	08004345 	.word	0x08004345
 8004568:	080040d9 	.word	0x080040d9

0800456c <optiga_cmd_queue_update_slot>:

/*
* Updates a execution queue slot
*/
_STATIC_H void optiga_cmd_queue_update_slot(optiga_cmd_t * me, uint8_t request_type)
{
 800456c:	b5b0      	push	{r4, r5, r7, lr}
 800456e:	b082      	sub	sp, #8
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
 8004574:	460b      	mov	r3, r1
 8004576:	70fb      	strb	r3, [r7, #3]
    if ((OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK != me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type) ||
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681a      	ldr	r2, [r3, #0]
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	7f9b      	ldrb	r3, [r3, #30]
 8004580:	4619      	mov	r1, r3
 8004582:	460b      	mov	r3, r1
 8004584:	005b      	lsls	r3, r3, #1
 8004586:	440b      	add	r3, r1
 8004588:	009b      	lsls	r3, r3, #2
 800458a:	4413      	add	r3, r2
 800458c:	f503 63c7 	add.w	r3, r3, #1592	@ 0x638
 8004590:	781b      	ldrb	r3, [r3, #0]
 8004592:	2b23      	cmp	r3, #35	@ 0x23
 8004594:	d111      	bne.n	80045ba <optiga_cmd_queue_update_slot+0x4e>
       ((OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK == me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type) &&
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681a      	ldr	r2, [r3, #0]
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	7f9b      	ldrb	r3, [r3, #30]
 800459e:	4619      	mov	r1, r3
 80045a0:	460b      	mov	r3, r1
 80045a2:	005b      	lsls	r3, r3, #1
 80045a4:	440b      	add	r3, r1
 80045a6:	009b      	lsls	r3, r3, #2
 80045a8:	4413      	add	r3, r2
 80045aa:	f503 63c7 	add.w	r3, r3, #1592	@ 0x638
 80045ae:	781b      	ldrb	r3, [r3, #0]
    if ((OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK != me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type) ||
 80045b0:	2b23      	cmp	r3, #35	@ 0x23
 80045b2:	d112      	bne.n	80045da <optiga_cmd_queue_update_slot+0x6e>
       ((OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK == me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type) &&
 80045b4:	78fb      	ldrb	r3, [r7, #3]
 80045b6:	2b23      	cmp	r3, #35	@ 0x23
 80045b8:	d00f      	beq.n	80045da <optiga_cmd_queue_update_slot+0x6e>
       (OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK != request_type)))
    {
        //add time stamp
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].arrival_time = pal_os_timer_get_time_in_microseconds();
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681c      	ldr	r4, [r3, #0]
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	7f9b      	ldrb	r3, [r3, #30]
 80045c2:	461d      	mov	r5, r3
 80045c4:	f002 f92e 	bl	8006824 <pal_os_timer_get_time_in_microseconds>
 80045c8:	4602      	mov	r2, r0
 80045ca:	462b      	mov	r3, r5
 80045cc:	005b      	lsls	r3, r3, #1
 80045ce:	442b      	add	r3, r5
 80045d0:	009b      	lsls	r3, r3, #2
 80045d2:	4423      	add	r3, r4
 80045d4:	f203 6334 	addw	r3, r3, #1588	@ 0x634
 80045d8:	601a      	str	r2, [r3, #0]
    }

    //add optiga_cmd ctx
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].registered_ctx = (void * )me;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681a      	ldr	r2, [r3, #0]
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	7f9b      	ldrb	r3, [r3, #30]
 80045e2:	4619      	mov	r1, r3
 80045e4:	460b      	mov	r3, r1
 80045e6:	005b      	lsls	r3, r3, #1
 80045e8:	440b      	add	r3, r1
 80045ea:	009b      	lsls	r3, r3, #2
 80045ec:	4413      	add	r3, r2
 80045ee:	f503 63c6 	add.w	r3, r3, #1584	@ 0x630
 80045f2:	687a      	ldr	r2, [r7, #4]
 80045f4:	601a      	str	r2, [r3, #0]
    // set the state of slot to Requested state
    if ((OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK == me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type) &&
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681a      	ldr	r2, [r3, #0]
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	7f9b      	ldrb	r3, [r3, #30]
 80045fe:	4619      	mov	r1, r3
 8004600:	460b      	mov	r3, r1
 8004602:	005b      	lsls	r3, r3, #1
 8004604:	440b      	add	r3, r1
 8004606:	009b      	lsls	r3, r3, #2
 8004608:	4413      	add	r3, r2
 800460a:	f503 63c7 	add.w	r3, r3, #1592	@ 0x638
 800460e:	781b      	ldrb	r3, [r3, #0]
 8004610:	2b23      	cmp	r3, #35	@ 0x23
 8004612:	d111      	bne.n	8004638 <optiga_cmd_queue_update_slot+0xcc>
 8004614:	78fb      	ldrb	r3, [r7, #3]
 8004616:	2b23      	cmp	r3, #35	@ 0x23
 8004618:	d10e      	bne.n	8004638 <optiga_cmd_queue_update_slot+0xcc>
        (OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK == request_type))
    {
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_RESUME;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681a      	ldr	r2, [r3, #0]
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	7f9b      	ldrb	r3, [r3, #30]
 8004622:	4619      	mov	r1, r3
 8004624:	460b      	mov	r3, r1
 8004626:	005b      	lsls	r3, r3, #1
 8004628:	440b      	add	r3, r1
 800462a:	009b      	lsls	r3, r3, #2
 800462c:	4413      	add	r3, r2
 800462e:	f203 6339 	addw	r3, r3, #1593	@ 0x639
 8004632:	2208      	movs	r2, #8
 8004634:	701a      	strb	r2, [r3, #0]
 8004636:	e00d      	b.n	8004654 <optiga_cmd_queue_update_slot+0xe8>
    }
    else
    {
        me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_REQUEST;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681a      	ldr	r2, [r3, #0]
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	7f9b      	ldrb	r3, [r3, #30]
 8004640:	4619      	mov	r1, r3
 8004642:	460b      	mov	r3, r1
 8004644:	005b      	lsls	r3, r3, #1
 8004646:	440b      	add	r3, r1
 8004648:	009b      	lsls	r3, r3, #2
 800464a:	4413      	add	r3, r2
 800464c:	f203 6339 	addw	r3, r3, #1593	@ 0x639
 8004650:	2202      	movs	r2, #2
 8004652:	701a      	strb	r2, [r3, #0]
    }
    //add request type
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type = request_type;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681a      	ldr	r2, [r3, #0]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	7f9b      	ldrb	r3, [r3, #30]
 800465c:	4619      	mov	r1, r3
 800465e:	460b      	mov	r3, r1
 8004660:	005b      	lsls	r3, r3, #1
 8004662:	440b      	add	r3, r1
 8004664:	009b      	lsls	r3, r3, #2
 8004666:	4413      	add	r3, r2
 8004668:	f503 63c7 	add.w	r3, r3, #1592	@ 0x638
 800466c:	78fa      	ldrb	r2, [r7, #3]
 800466e:	701a      	strb	r2, [r3, #0]
}
 8004670:	bf00      	nop
 8004672:	3708      	adds	r7, #8
 8004674:	46bd      	mov	sp, r7
 8004676:	bdb0      	pop	{r4, r5, r7, pc}

08004678 <optiga_cmd_queue_reset_slot>:

/*
* Resets a execution slot
*/
_STATIC_H void optiga_cmd_queue_reset_slot(const optiga_cmd_t * me)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b082      	sub	sp, #8
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
    // Reset the arrival time
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].arrival_time = 0xFFFFFFFF;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681a      	ldr	r2, [r3, #0]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	7f9b      	ldrb	r3, [r3, #30]
 8004688:	4619      	mov	r1, r3
 800468a:	460b      	mov	r3, r1
 800468c:	005b      	lsls	r3, r3, #1
 800468e:	440b      	add	r3, r1
 8004690:	009b      	lsls	r3, r3, #2
 8004692:	4413      	add	r3, r2
 8004694:	f203 6334 	addw	r3, r3, #1588	@ 0x634
 8004698:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800469c:	601a      	str	r2, [r3, #0]
    //add optiga_cmd ctx
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].registered_ctx = NULL;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681a      	ldr	r2, [r3, #0]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	7f9b      	ldrb	r3, [r3, #30]
 80046a6:	4619      	mov	r1, r3
 80046a8:	460b      	mov	r3, r1
 80046aa:	005b      	lsls	r3, r3, #1
 80046ac:	440b      	add	r3, r1
 80046ae:	009b      	lsls	r3, r3, #2
 80046b0:	4413      	add	r3, r2
 80046b2:	f503 63c6 	add.w	r3, r3, #1584	@ 0x630
 80046b6:	2200      	movs	r2, #0
 80046b8:	601a      	str	r2, [r3, #0]
    //add request type
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type = 0;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681a      	ldr	r2, [r3, #0]
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	7f9b      	ldrb	r3, [r3, #30]
 80046c2:	4619      	mov	r1, r3
 80046c4:	460b      	mov	r3, r1
 80046c6:	005b      	lsls	r3, r3, #1
 80046c8:	440b      	add	r3, r1
 80046ca:	009b      	lsls	r3, r3, #2
 80046cc:	4413      	add	r3, r2
 80046ce:	f503 63c7 	add.w	r3, r3, #1592	@ 0x638
 80046d2:	2200      	movs	r2, #0
 80046d4:	701a      	strb	r2, [r3, #0]
    // set the slot state to assigned
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_ASSIGNED;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681a      	ldr	r2, [r3, #0]
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	7f9b      	ldrb	r3, [r3, #30]
 80046de:	4619      	mov	r1, r3
 80046e0:	460b      	mov	r3, r1
 80046e2:	005b      	lsls	r3, r3, #1
 80046e4:	440b      	add	r3, r1
 80046e6:	009b      	lsls	r3, r3, #2
 80046e8:	4413      	add	r3, r2
 80046ea:	f203 6339 	addw	r3, r3, #1593	@ 0x639
 80046ee:	2201      	movs	r2, #1
 80046f0:	701a      	strb	r2, [r3, #0]
    // start the event scheduler
    pal_os_event_start(me->p_optiga->p_pal_os_event_ctx, optiga_cmd_queue_scheduler, me->p_optiga);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f8d3 0678 	ldr.w	r0, [r3, #1656]	@ 0x678
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	461a      	mov	r2, r3
 8004700:	4903      	ldr	r1, [pc, #12]	@ (8004710 <optiga_cmd_queue_reset_slot+0x98>)
 8004702:	f001 ff95 	bl	8006630 <pal_os_event_start>
}
 8004706:	bf00      	nop
 8004708:	3708      	adds	r7, #8
 800470a:	46bd      	mov	sp, r7
 800470c:	bd80      	pop	{r7, pc}
 800470e:	bf00      	nop
 8004710:	08004345 	.word	0x08004345

08004714 <optiga_cmd_release_strict_lock>:

/*
* Release the strict lock associated with instance
*/
_STATIC_H void optiga_cmd_release_strict_lock(const optiga_cmd_t * me)
{
 8004714:	b480      	push	{r7}
 8004716:	b083      	sub	sp, #12
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].state_of_entry = OPTIGA_CMD_QUEUE_ASSIGNED;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681a      	ldr	r2, [r3, #0]
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	7f9b      	ldrb	r3, [r3, #30]
 8004724:	4619      	mov	r1, r3
 8004726:	460b      	mov	r3, r1
 8004728:	005b      	lsls	r3, r3, #1
 800472a:	440b      	add	r3, r1
 800472c:	009b      	lsls	r3, r3, #2
 800472e:	4413      	add	r3, r2
 8004730:	f203 6339 	addw	r3, r3, #1593	@ 0x639
 8004734:	2201      	movs	r2, #1
 8004736:	701a      	strb	r2, [r3, #0]
    me->p_optiga->optiga_cmd_execution_queue[me->queue_id].request_type = OPTIGA_CMD_QUEUE_NO_REQUEST;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681a      	ldr	r2, [r3, #0]
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	7f9b      	ldrb	r3, [r3, #30]
 8004740:	4619      	mov	r1, r3
 8004742:	460b      	mov	r3, r1
 8004744:	005b      	lsls	r3, r3, #1
 8004746:	440b      	add	r3, r1
 8004748:	009b      	lsls	r3, r3, #2
 800474a:	4413      	add	r3, r2
 800474c:	f503 63c7 	add.w	r3, r3, #1592	@ 0x638
 8004750:	2200      	movs	r2, #0
 8004752:	701a      	strb	r2, [r3, #0]
}
 8004754:	bf00      	nop
 8004756:	370c      	adds	r7, #12
 8004758:	46bd      	mov	sp, r7
 800475a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475e:	4770      	bx	lr

08004760 <optiga_cmd_request_session>:

optiga_lib_status_t optiga_cmd_request_session(optiga_cmd_t * me)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b082      	sub	sp, #8
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
    optiga_cmd_queue_update_slot(me , OPTIGA_CMD_QUEUE_REQUEST_SESSION);
 8004768:	2122      	movs	r1, #34	@ 0x22
 800476a:	6878      	ldr	r0, [r7, #4]
 800476c:	f7ff fefe 	bl	800456c <optiga_cmd_queue_update_slot>
    return (OPTIGA_CMD_SUCCESS);
 8004770:	2300      	movs	r3, #0
}
 8004772:	4618      	mov	r0, r3
 8004774:	3708      	adds	r7, #8
 8004776:	46bd      	mov	sp, r7
 8004778:	bd80      	pop	{r7, pc}

0800477a <optiga_cmd_release_session>:

optiga_lib_status_t optiga_cmd_release_session(optiga_cmd_t * me)
{
 800477a:	b580      	push	{r7, lr}
 800477c:	b082      	sub	sp, #8
 800477e:	af00      	add	r7, sp, #0
 8004780:	6078      	str	r0, [r7, #4]
    optiga_cmd_session_free(me);
 8004782:	6878      	ldr	r0, [r7, #4]
 8004784:	f7ff fd22 	bl	80041cc <optiga_cmd_session_free>
    return (OPTIGA_CMD_SUCCESS);
 8004788:	2300      	movs	r3, #0
}
 800478a:	4618      	mov	r0, r3
 800478c:	3708      	adds	r7, #8
 800478e:	46bd      	mov	sp, r7
 8004790:	bd80      	pop	{r7, pc}

08004792 <optiga_cmd_request_lock>:

optiga_lib_status_t optiga_cmd_request_lock(optiga_cmd_t * me, uint8_t lock_type)
{
 8004792:	b580      	push	{r7, lr}
 8004794:	b082      	sub	sp, #8
 8004796:	af00      	add	r7, sp, #0
 8004798:	6078      	str	r0, [r7, #4]
 800479a:	460b      	mov	r3, r1
 800479c:	70fb      	strb	r3, [r7, #3]
    optiga_cmd_queue_update_slot(me , lock_type);
 800479e:	78fb      	ldrb	r3, [r7, #3]
 80047a0:	4619      	mov	r1, r3
 80047a2:	6878      	ldr	r0, [r7, #4]
 80047a4:	f7ff fee2 	bl	800456c <optiga_cmd_queue_update_slot>
    return (OPTIGA_CMD_SUCCESS);
 80047a8:	2300      	movs	r3, #0
}
 80047aa:	4618      	mov	r0, r3
 80047ac:	3708      	adds	r7, #8
 80047ae:	46bd      	mov	sp, r7
 80047b0:	bd80      	pop	{r7, pc}

080047b2 <optiga_cmd_release_lock>:

optiga_lib_status_t optiga_cmd_release_lock(const optiga_cmd_t * me)
{
 80047b2:	b580      	push	{r7, lr}
 80047b4:	b082      	sub	sp, #8
 80047b6:	af00      	add	r7, sp, #0
 80047b8:	6078      	str	r0, [r7, #4]
    optiga_cmd_queue_reset_slot(me);
 80047ba:	6878      	ldr	r0, [r7, #4]
 80047bc:	f7ff ff5c 	bl	8004678 <optiga_cmd_queue_reset_slot>
    return (OPTIGA_CMD_SUCCESS);
 80047c0:	2300      	movs	r3, #0
}
 80047c2:	4618      	mov	r0, r3
 80047c4:	3708      	adds	r7, #8
 80047c6:	46bd      	mov	sp, r7
 80047c8:	bd80      	pop	{r7, pc}

080047ca <optiga_cmd_restore_context>:

_STATIC_H optiga_lib_status_t optiga_cmd_restore_context(const optiga_cmd_t * me)
{
 80047ca:	b580      	push	{r7, lr}
 80047cc:	b084      	sub	sp, #16
 80047ce:	af00      	add	r7, sp, #0
 80047d0:	6078      	str	r0, [r7, #4]
#define OPTIGA_CMD_OF_CONTEXT_HANDLE_4TH_BYTE         (0x04)
    uint16_t context_handle_length;
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;
 80047d2:	f240 2302 	movw	r3, #514	@ 0x202
 80047d6:	81fb      	strh	r3, [r7, #14]
    do
    {
        if (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != me->optiga_context_datastore_id)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d011      	beq.n	8004804 <optiga_cmd_restore_context+0x3a>
        {
            context_handle_length = sizeof(me->p_optiga->optiga_context_handle_buffer);
 80047e0:	2308      	movs	r3, #8
 80047e2:	81bb      	strh	r3, [r7, #12]
            //Reading context handle secret from datastore
            return_status = pal_os_datastore_read(me->optiga_context_datastore_id,
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	8c58      	ldrh	r0, [r3, #34]	@ 0x22
                                                  me->p_optiga->optiga_context_handle_buffer,
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f503 63d0 	add.w	r3, r3, #1664	@ 0x680
            return_status = pal_os_datastore_read(me->optiga_context_datastore_id,
 80047f0:	f107 020c 	add.w	r2, r7, #12
 80047f4:	4619      	mov	r1, r3
 80047f6:	f001 fe93 	bl	8006520 <pal_os_datastore_read>
 80047fa:	4603      	mov	r3, r0
 80047fc:	81fb      	strh	r3, [r7, #14]
                                                  &context_handle_length);
            if (PAL_STATUS_SUCCESS != return_status)
 80047fe:	89fb      	ldrh	r3, [r7, #14]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d11a      	bne.n	800483a <optiga_cmd_restore_context+0x70>
            {
                break;
            }
        }
        // Check for valid context value
        if (0 == optiga_common_get_uint32(me->p_optiga->optiga_context_handle_buffer) &&
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f503 63d0 	add.w	r3, r3, #1664	@ 0x680
 800480c:	4618      	mov	r0, r3
 800480e:	f001 f9e5 	bl	8005bdc <optiga_common_get_uint32>
 8004812:	4603      	mov	r3, r0
 8004814:	2b00      	cmp	r3, #0
 8004816:	d10d      	bne.n	8004834 <optiga_cmd_restore_context+0x6a>
            0 == optiga_common_get_uint32(&me->p_optiga->optiga_context_handle_buffer[OPTIGA_CMD_OF_CONTEXT_HANDLE_4TH_BYTE]))
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f203 6384 	addw	r3, r3, #1668	@ 0x684
 8004820:	4618      	mov	r0, r3
 8004822:	f001 f9db 	bl	8005bdc <optiga_common_get_uint32>
 8004826:	4603      	mov	r3, r0
        if (0 == optiga_common_get_uint32(me->p_optiga->optiga_context_handle_buffer) &&
 8004828:	2b00      	cmp	r3, #0
 800482a:	d103      	bne.n	8004834 <optiga_cmd_restore_context+0x6a>
        {
            return_status = OPTIGA_CMD_ERROR;
 800482c:	f240 2302 	movw	r3, #514	@ 0x202
 8004830:	81fb      	strh	r3, [r7, #14]
            break;
 8004832:	e003      	b.n	800483c <optiga_cmd_restore_context+0x72>
        }

        return_status = OPTIGA_LIB_SUCCESS;
 8004834:	2300      	movs	r3, #0
 8004836:	81fb      	strh	r3, [r7, #14]
 8004838:	e000      	b.n	800483c <optiga_cmd_restore_context+0x72>
                break;
 800483a:	bf00      	nop
    } while (FALSE);
#undef OPTIGA_CMD_OFFSET_OF_NEXT_BYTE
    return (return_status);
 800483c:	89fb      	ldrh	r3, [r7, #14]
}
 800483e:	4618      	mov	r0, r3
 8004840:	3710      	adds	r7, #16
 8004842:	46bd      	mov	sp, r7
 8004844:	bd80      	pop	{r7, pc}

08004846 <optiga_cmd_clear_app_ctx>:
    return (return_status);
}

#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
_STATIC_H void optiga_cmd_clear_app_ctx(void * p_ctx)
{
 8004846:	b580      	push	{r7, lr}
 8004848:	b084      	sub	sp, #16
 800484a:	af00      	add	r7, sp, #0
 800484c:	6078      	str	r0, [r7, #4]
    optiga_cmd_t * me = (optiga_cmd_t *)p_ctx;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	60fb      	str	r3, [r7, #12]
    /*In the case of hibernate if any low level error occurs while performing
      close application this section clears the saved application context.*/
    if ((OPTIGA_CMD_PARAM_INITIALIZE_APP_CONTEXT != me->cmd_param) &&
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	7e5b      	ldrb	r3, [r3, #25]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d029      	beq.n	80048ae <optiga_cmd_clear_app_ctx+0x68>
        (OPTIGA_COMMS_SESSION_CONTEXT_SAVE == me->manage_context_operation))
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	7f1b      	ldrb	r3, [r3, #28]
    if ((OPTIGA_CMD_PARAM_INITIALIZE_APP_CONTEXT != me->cmd_param) &&
 800485e:	2b22      	cmp	r3, #34	@ 0x22
 8004860:	d125      	bne.n	80048ae <optiga_cmd_clear_app_ctx+0x68>
    {
        pal_os_memset(me->p_optiga->optiga_context_handle_buffer,0,
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f503 63d0 	add.w	r3, r3, #1664	@ 0x680
 800486a:	2208      	movs	r2, #8
 800486c:	2100      	movs	r1, #0
 800486e:	4618      	mov	r0, r3
 8004870:	f001 ffc0 	bl	80067f4 <pal_os_memset>
                        sizeof(me->p_optiga->optiga_context_handle_buffer));
        if ((OPTIGA_HIBERNATE_CONTEXT_ID == me->optiga_context_datastore_id) &&
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8004878:	2b33      	cmp	r3, #51	@ 0x33
 800487a:	d118      	bne.n	80048ae <optiga_cmd_clear_app_ctx+0x68>
            (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != me->optiga_context_datastore_id))
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
        if ((OPTIGA_HIBERNATE_CONTEXT_ID == me->optiga_context_datastore_id) &&
 8004880:	2b00      	cmp	r3, #0
 8004882:	d014      	beq.n	80048ae <optiga_cmd_clear_app_ctx+0x68>
        {
            //Clearing context handle secret from datastore
            me->exit_status = pal_os_datastore_write(me->optiga_context_datastore_id,
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	8c58      	ldrh	r0, [r3, #34]	@ 0x22
                                                     me->p_optiga->optiga_context_handle_buffer,
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f503 63d0 	add.w	r3, r3, #1664	@ 0x680
            me->exit_status = pal_os_datastore_write(me->optiga_context_datastore_id,
 8004890:	2208      	movs	r2, #8
 8004892:	4619      	mov	r1, r3
 8004894:	f001 fdc6 	bl	8006424 <pal_os_datastore_write>
 8004898:	4603      	mov	r3, r0
 800489a:	461a      	mov	r2, r3
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	841a      	strh	r2, [r3, #32]
                                                     sizeof(me->p_optiga->optiga_context_handle_buffer));
            if (PAL_STATUS_SUCCESS != me->exit_status)
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	8c1b      	ldrh	r3, [r3, #32]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d002      	beq.n	80048ae <optiga_cmd_clear_app_ctx+0x68>
            {
                me->cmd_next_execution_state = OPTIGA_CMD_EXEC_ERROR_HANDLER;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	2204      	movs	r2, #4
 80048ac:	759a      	strb	r2, [r3, #22]
            }
        }
    }
}
 80048ae:	bf00      	nop
 80048b0:	3710      	adds	r7, #16
 80048b2:	46bd      	mov	sp, r7
 80048b4:	bd80      	pop	{r7, pc}
	...

080048b8 <optiga_cmd_execute_comms_open>:
#endif

_STATIC_H void optiga_cmd_execute_comms_open(optiga_cmd_t * me, uint8_t * exit_loop)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b082      	sub	sp, #8
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
 80048c0:	6039      	str	r1, [r7, #0]
    do
    {
        *exit_loop = TRUE;
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	2201      	movs	r2, #1
 80048c6:	701a      	strb	r2, [r3, #0]
        switch (me->cmd_sub_execution_state)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	7ddb      	ldrb	r3, [r3, #23]
 80048cc:	2b02      	cmp	r3, #2
 80048ce:	d05f      	beq.n	8004990 <optiga_cmd_execute_comms_open+0xd8>
 80048d0:	2b02      	cmp	r3, #2
 80048d2:	dc6d      	bgt.n	80049b0 <optiga_cmd_execute_comms_open+0xf8>
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d002      	beq.n	80048de <optiga_cmd_execute_comms_open+0x26>
 80048d8:	2b01      	cmp	r3, #1
 80048da:	d01b      	beq.n	8004914 <optiga_cmd_execute_comms_open+0x5c>
 80048dc:	e068      	b.n	80049b0 <optiga_cmd_execute_comms_open+0xf8>
        {
            case OPTIGA_CMD_EXEC_COMMS_OPEN_ACQUIRE_LOCK:
            {

                // add to queue and exit
                me->exit_status = optiga_cmd_request_lock(me, OPTIGA_CMD_QUEUE_REQUEST_LOCK);
 80048de:	2121      	movs	r1, #33	@ 0x21
 80048e0:	6878      	ldr	r0, [r7, #4]
 80048e2:	f7ff ff56 	bl	8004792 <optiga_cmd_request_lock>
 80048e6:	4603      	mov	r3, r0
 80048e8:	461a      	mov	r2, r3
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	841a      	strh	r2, [r3, #32]
                if (OPTIGA_LIB_SUCCESS != me->exit_status)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	8c1b      	ldrh	r3, [r3, #32]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d00a      	beq.n	800490c <optiga_cmd_execute_comms_open+0x54>
                {
                    EXIT_STATE_WITH_ERROR(me,*exit_loop);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2204      	movs	r2, #4
 80048fa:	759a      	strb	r2, [r3, #22]
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	f240 2202 	movw	r2, #514	@ 0x202
 8004902:	841a      	strh	r2, [r3, #32]
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	2200      	movs	r2, #0
 8004908:	701a      	strb	r2, [r3, #0]
                    break;
 800490a:	e05c      	b.n	80049c6 <optiga_cmd_execute_comms_open+0x10e>
                }
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_COMMS_OPEN_START;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2201      	movs	r2, #1
 8004910:	75da      	strb	r2, [r3, #23]
                break;
 8004912:	e058      	b.n	80049c6 <optiga_cmd_execute_comms_open+0x10e>
            }
            case OPTIGA_CMD_EXEC_COMMS_OPEN_START:
            {
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
                me->p_optiga->p_optiga_comms->protection_level =  me->protection_level;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	687a      	ldr	r2, [r7, #4]
 800491c:	7e92      	ldrb	r2, [r2, #26]
 800491e:	749a      	strb	r2, [r3, #18]
                me->p_optiga->p_optiga_comms->protocol_version = me->protocol_version;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	687a      	ldr	r2, [r7, #4]
 8004928:	7ed2      	ldrb	r2, [r2, #27]
 800492a:	74da      	strb	r2, [r3, #19]
                me->p_optiga->p_optiga_comms->manage_context_operation = me->manage_context_operation;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	687a      	ldr	r2, [r7, #4]
 8004934:	7f12      	ldrb	r2, [r2, #28]
 8004936:	751a      	strb	r2, [r3, #20]
                me->p_optiga->p_optiga_comms->p_pal_os_event_ctx = me->p_optiga->p_pal_os_event_ctx;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681a      	ldr	r2, [r3, #0]
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f8d2 2678 	ldr.w	r2, [r2, #1656]	@ 0x678
 8004946:	601a      	str	r2, [r3, #0]
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION

                (void)optiga_comms_set_callback_context(me->p_optiga->p_optiga_comms, me);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	6879      	ldr	r1, [r7, #4]
 8004950:	4618      	mov	r0, r3
 8004952:	f001 f81c 	bl	800598e <optiga_comms_set_callback_context>
                me->exit_status = optiga_comms_open(me->p_optiga->p_optiga_comms);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	4618      	mov	r0, r3
 800495e:	f001 f825 	bl	80059ac <optiga_comms_open>
 8004962:	4603      	mov	r3, r0
 8004964:	461a      	mov	r2, r3
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	841a      	strh	r2, [r3, #32]

                if (OPTIGA_LIB_SUCCESS != me->exit_status)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	8c1b      	ldrh	r3, [r3, #32]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d00a      	beq.n	8004988 <optiga_cmd_execute_comms_open+0xd0>
                {
                    EXIT_STATE_WITH_ERROR(me,*exit_loop);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2204      	movs	r2, #4
 8004976:	759a      	strb	r2, [r3, #22]
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	f240 2202 	movw	r2, #514	@ 0x202
 800497e:	841a      	strh	r2, [r3, #32]
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	2200      	movs	r2, #0
 8004984:	701a      	strb	r2, [r3, #0]
                    break;
 8004986:	e01e      	b.n	80049c6 <optiga_cmd_execute_comms_open+0x10e>
                }
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_COMMS_OPEN_DONE;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2202      	movs	r2, #2
 800498c:	75da      	strb	r2, [r3, #23]
                break;
 800498e:	e01a      	b.n	80049c6 <optiga_cmd_execute_comms_open+0x10e>
            }
            case OPTIGA_CMD_EXEC_COMMS_OPEN_DONE:
            {
                pal_os_event_register_callback_oneshot(me->p_optiga->p_pal_os_event_ctx,
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f8d3 0678 	ldr.w	r0, [r3, #1656]	@ 0x678
 8004998:	2332      	movs	r3, #50	@ 0x32
 800499a:	687a      	ldr	r2, [r7, #4]
 800499c:	4910      	ldr	r1, [pc, #64]	@ (80049e0 <optiga_cmd_execute_comms_open+0x128>)
 800499e:	f001 fe85 	bl	80066ac <pal_os_event_register_callback_oneshot>
                                                       (register_callback)optiga_cmd_event_trigger_execute,
                                                       me, OPTIGA_CMD_SCHEDULER_RUNNING_TIME_MS);
                me->cmd_next_execution_state = OPTIGA_CMD_EXEC_PREPARE_COMMAND;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2202      	movs	r2, #2
 80049a6:	759a      	strb	r2, [r3, #22]
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_PREPARE_APDU;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2209      	movs	r2, #9
 80049ac:	75da      	strb	r2, [r3, #23]
                break;
 80049ae:	e00a      	b.n	80049c6 <optiga_cmd_execute_comms_open+0x10e>
            }
            default:
                EXIT_STATE_WITH_ERROR(me,*exit_loop);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2204      	movs	r2, #4
 80049b4:	759a      	strb	r2, [r3, #22]
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	f240 2202 	movw	r2, #514	@ 0x202
 80049bc:	841a      	strh	r2, [r3, #32]
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	2200      	movs	r2, #0
 80049c2:	701a      	strb	r2, [r3, #0]
            break;
 80049c4:	bf00      	nop
            //lint --e{788} suppress "Not all states are used as same enum is used for both main and sub state machine."
        }

    } while ((FALSE == *exit_loop) && (OPTIGA_CMD_EXEC_COMMS_OPEN == me->cmd_next_execution_state));
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	781b      	ldrb	r3, [r3, #0]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d104      	bne.n	80049d8 <optiga_cmd_execute_comms_open+0x120>
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	7d9b      	ldrb	r3, [r3, #22]
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	f43f af75 	beq.w	80048c2 <optiga_cmd_execute_comms_open+0xa>
}
 80049d8:	bf00      	nop
 80049da:	3708      	adds	r7, #8
 80049dc:	46bd      	mov	sp, r7
 80049de:	bd80      	pop	{r7, pc}
 80049e0:	080040d9 	.word	0x080040d9

080049e4 <optiga_cmd_execute_comms_close>:

_STATIC_H void optiga_cmd_execute_comms_close(optiga_cmd_t * me, uint8_t * exit_loop)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b082      	sub	sp, #8
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
 80049ec:	6039      	str	r1, [r7, #0]
    do
    {
        *exit_loop = TRUE;
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	2201      	movs	r2, #1
 80049f2:	701a      	strb	r2, [r3, #0]
        switch (me->cmd_sub_execution_state)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	7ddb      	ldrb	r3, [r3, #23]
 80049f8:	2b03      	cmp	r3, #3
 80049fa:	d002      	beq.n	8004a02 <optiga_cmd_execute_comms_close+0x1e>
 80049fc:	2b04      	cmp	r3, #4
 80049fe:	d068      	beq.n	8004ad2 <optiga_cmd_execute_comms_close+0xee>
 8004a00:	e07a      	b.n	8004af8 <optiga_cmd_execute_comms_close+0x114>
            case OPTIGA_CMD_EXEC_COMMS_CLOSE_START:
            {
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
                // In case PRL is enabled and save context is not invoked or is PRL is not enabled,
                //change state to OPTIGA_CMD_EXEC_COMMS_CLOSE_DONE, since it synchronous in nature
                if (OPTIGA_COMMS_SESSION_CONTEXT_SAVE != me->manage_context_operation)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	7f1b      	ldrb	r3, [r3, #28]
 8004a06:	2b22      	cmp	r3, #34	@ 0x22
 8004a08:	d002      	beq.n	8004a10 <optiga_cmd_execute_comms_close+0x2c>
                {
                    me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_COMMS_CLOSE_DONE;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2204      	movs	r2, #4
 8004a0e:	75da      	strb	r2, [r3, #23]
                }
                me->p_optiga->p_optiga_comms->protection_level =  me->protection_level;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	687a      	ldr	r2, [r7, #4]
 8004a18:	7e92      	ldrb	r2, [r2, #26]
 8004a1a:	749a      	strb	r2, [r3, #18]
                me->p_optiga->p_optiga_comms->protocol_version = me->protocol_version;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	687a      	ldr	r2, [r7, #4]
 8004a24:	7ed2      	ldrb	r2, [r2, #27]
 8004a26:	74da      	strb	r2, [r3, #19]
                if (0 != me->p_optiga->protection_level_state)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f893 3688 	ldrb.w	r3, [r3, #1672]	@ 0x688
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d006      	beq.n	8004a42 <optiga_cmd_execute_comms_close+0x5e>
                {
                    me->p_optiga->p_optiga_comms->manage_context_operation = me->manage_context_operation;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	687a      	ldr	r2, [r7, #4]
 8004a3c:	7f12      	ldrb	r2, [r2, #28]
 8004a3e:	751a      	strb	r2, [r3, #20]
 8004a40:	e004      	b.n	8004a4c <optiga_cmd_execute_comms_close+0x68>
                }
                else
                {
                    me->p_optiga->p_optiga_comms->manage_context_operation = OPTIGA_COMMS_SESSION_CONTEXT_NONE;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	2233      	movs	r2, #51	@ 0x33
 8004a4a:	751a      	strb	r2, [r3, #20]
                }
                me->p_optiga->protection_level_state = 0;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	2200      	movs	r2, #0
 8004a52:	f883 2688 	strb.w	r2, [r3, #1672]	@ 0x688
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_COMMS_CLOSE_DONE;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2204      	movs	r2, #4
 8004a5a:	75da      	strb	r2, [r3, #23]

                me->p_optiga->p_optiga_comms->p_pal_os_event_ctx = me->p_optiga->p_pal_os_event_ctx;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681a      	ldr	r2, [r3, #0]
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f8d2 2678 	ldr.w	r2, [r2, #1656]	@ 0x678
 8004a6a:	601a      	str	r2, [r3, #0]

                (void)optiga_comms_set_callback_context(me->p_optiga->p_optiga_comms, me);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	6879      	ldr	r1, [r7, #4]
 8004a74:	4618      	mov	r0, r3
 8004a76:	f000 ff8a 	bl	800598e <optiga_comms_set_callback_context>
                me->exit_status = optiga_comms_close(me->p_optiga->p_optiga_comms);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	4618      	mov	r0, r3
 8004a82:	f001 f811 	bl	8005aa8 <optiga_comms_close>
 8004a86:	4603      	mov	r3, r0
 8004a88:	461a      	mov	r2, r3
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	841a      	strh	r2, [r3, #32]

                if (OPTIGA_LIB_SUCCESS != me->exit_status)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	8c1b      	ldrh	r3, [r3, #32]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d00a      	beq.n	8004aac <optiga_cmd_execute_comms_close+0xc8>
                {
                    EXIT_STATE_WITH_ERROR(me,*exit_loop);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2204      	movs	r2, #4
 8004a9a:	759a      	strb	r2, [r3, #22]
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	f240 2202 	movw	r2, #514	@ 0x202
 8004aa2:	841a      	strh	r2, [r3, #32]
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	701a      	strb	r2, [r3, #0]
                    break;
 8004aaa:	e031      	b.n	8004b10 <optiga_cmd_execute_comms_close+0x12c>
                }

#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
                // In case PRL is enabled and save context is requested,
                //change state to OPTIGA_CMD_EXEC_COMMS_CLOSE_DONE, since it asynchronous in nature
                if (OPTIGA_COMMS_SESSION_CONTEXT_SAVE == me->manage_context_operation)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	7f1b      	ldrb	r3, [r3, #28]
 8004ab0:	2b22      	cmp	r3, #34	@ 0x22
 8004ab2:	d106      	bne.n	8004ac2 <optiga_cmd_execute_comms_close+0xde>
                {
                    me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_COMMS_CLOSE_DONE;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2204      	movs	r2, #4
 8004ab8:	75da      	strb	r2, [r3, #23]
                    *exit_loop = TRUE;
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	2201      	movs	r2, #1
 8004abe:	701a      	strb	r2, [r3, #0]
                    me->exit_status = optiga_cmd_release_lock(me);
                }
#else
                me->exit_status = optiga_cmd_release_lock(me);
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION
                break;
 8004ac0:	e026      	b.n	8004b10 <optiga_cmd_execute_comms_close+0x12c>
                    me->exit_status = optiga_cmd_release_lock(me);
 8004ac2:	6878      	ldr	r0, [r7, #4]
 8004ac4:	f7ff fe75 	bl	80047b2 <optiga_cmd_release_lock>
 8004ac8:	4603      	mov	r3, r0
 8004aca:	461a      	mov	r2, r3
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	841a      	strh	r2, [r3, #32]
                break;
 8004ad0:	e01e      	b.n	8004b10 <optiga_cmd_execute_comms_close+0x12c>
            }
            case OPTIGA_CMD_EXEC_COMMS_CLOSE_DONE:
            {
                me->handler(me->caller_context, OPTIGA_LIB_SUCCESS);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	691b      	ldr	r3, [r3, #16]
 8004ad6:	687a      	ldr	r2, [r7, #4]
 8004ad8:	68d2      	ldr	r2, [r2, #12]
 8004ada:	2100      	movs	r1, #0
 8004adc:	4610      	mov	r0, r2
 8004ade:	4798      	blx	r3
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
                // For asynchronous behavior, change state to release the lock
                if (OPTIGA_COMMS_SESSION_CONTEXT_SAVE == me->manage_context_operation)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	7f1b      	ldrb	r3, [r3, #28]
 8004ae4:	2b22      	cmp	r3, #34	@ 0x22
 8004ae6:	d112      	bne.n	8004b0e <optiga_cmd_execute_comms_close+0x12a>
                {
                    me->exit_status = optiga_cmd_release_lock(me);
 8004ae8:	6878      	ldr	r0, [r7, #4]
 8004aea:	f7ff fe62 	bl	80047b2 <optiga_cmd_release_lock>
 8004aee:	4603      	mov	r3, r0
 8004af0:	461a      	mov	r2, r3
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	841a      	strh	r2, [r3, #32]
                }
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION
                break;
 8004af6:	e00a      	b.n	8004b0e <optiga_cmd_execute_comms_close+0x12a>
            }
            default:
                EXIT_STATE_WITH_ERROR(me,*exit_loop);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2204      	movs	r2, #4
 8004afc:	759a      	strb	r2, [r3, #22]
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	f240 2202 	movw	r2, #514	@ 0x202
 8004b04:	841a      	strh	r2, [r3, #32]
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	2200      	movs	r2, #0
 8004b0a:	701a      	strb	r2, [r3, #0]
            break;
 8004b0c:	e000      	b.n	8004b10 <optiga_cmd_execute_comms_close+0x12c>
                break;
 8004b0e:	bf00      	nop
            //lint --e{788} suppress "Not all states are used as same enum is used for both main and sub state machine."
        }
    } while ((FALSE == *exit_loop) && (OPTIGA_CMD_EXEC_COMMS_CLOSE == me->cmd_next_execution_state));
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	781b      	ldrb	r3, [r3, #0]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d104      	bne.n	8004b22 <optiga_cmd_execute_comms_close+0x13e>
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	7d9b      	ldrb	r3, [r3, #22]
 8004b1c:	2b01      	cmp	r3, #1
 8004b1e:	f43f af66 	beq.w	80049ee <optiga_cmd_execute_comms_close+0xa>
}
 8004b22:	bf00      	nop
 8004b24:	3708      	adds	r7, #8
 8004b26:	46bd      	mov	sp, r7
 8004b28:	bd80      	pop	{r7, pc}
	...

08004b2c <optiga_cmd_execute_prepare_command>:

_STATIC_H void optiga_cmd_execute_prepare_command(optiga_cmd_t * me, uint8_t * exit_loop)
{
 8004b2c:	b590      	push	{r4, r7, lr}
 8004b2e:	b087      	sub	sp, #28
 8004b30:	af02      	add	r7, sp, #8
 8004b32:	6078      	str	r0, [r7, #4]
 8004b34:	6039      	str	r1, [r7, #0]
    optiga_cmd_handler_t optiga_cmd_handler = me->cmd_hdlrs;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	685b      	ldr	r3, [r3, #4]
 8004b3a:	60fb      	str	r3, [r7, #12]
    do
    {
        switch (me->cmd_sub_execution_state)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	7ddb      	ldrb	r3, [r3, #23]
 8004b40:	3b05      	subs	r3, #5
 8004b42:	2b04      	cmp	r3, #4
 8004b44:	f200 80d6 	bhi.w	8004cf4 <optiga_cmd_execute_prepare_command+0x1c8>
 8004b48:	a201      	add	r2, pc, #4	@ (adr r2, 8004b50 <optiga_cmd_execute_prepare_command+0x24>)
 8004b4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b4e:	bf00      	nop
 8004b50:	08004b65 	.word	0x08004b65
 8004b54:	08004b65 	.word	0x08004b65
 8004b58:	08004bb9 	.word	0x08004bb9
 8004b5c:	08004bcd 	.word	0x08004bcd
 8004b60:	08004c09 	.word	0x08004c09
        {
            case OPTIGA_CMD_EXEC_REQUEST_LOCK:
            case OPTIGA_CMD_EXEC_REQUEST_SESSION:
            {
                *exit_loop = TRUE;
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	2201      	movs	r2, #1
 8004b68:	701a      	strb	r2, [r3, #0]
                if (me->cmd_sub_execution_state == OPTIGA_CMD_EXEC_REQUEST_SESSION)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	7ddb      	ldrb	r3, [r3, #23]
 8004b6e:	2b05      	cmp	r3, #5
 8004b70:	d107      	bne.n	8004b82 <optiga_cmd_execute_prepare_command+0x56>
                {
                    me->exit_status = optiga_cmd_request_session(me);
 8004b72:	6878      	ldr	r0, [r7, #4]
 8004b74:	f7ff fdf4 	bl	8004760 <optiga_cmd_request_session>
 8004b78:	4603      	mov	r3, r0
 8004b7a:	461a      	mov	r2, r3
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	841a      	strh	r2, [r3, #32]
 8004b80:	e007      	b.n	8004b92 <optiga_cmd_execute_prepare_command+0x66>
                }
                else
                {
                    me->exit_status = optiga_cmd_request_lock(me, OPTIGA_CMD_QUEUE_REQUEST_LOCK);
 8004b82:	2121      	movs	r1, #33	@ 0x21
 8004b84:	6878      	ldr	r0, [r7, #4]
 8004b86:	f7ff fe04 	bl	8004792 <optiga_cmd_request_lock>
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	461a      	mov	r2, r3
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	841a      	strh	r2, [r3, #32]
                }
                if (OPTIGA_LIB_SUCCESS != me->exit_status)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	8c1b      	ldrh	r3, [r3, #32]
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d00a      	beq.n	8004bb0 <optiga_cmd_execute_prepare_command+0x84>
                {
                    EXIT_STATE_WITH_ERROR(me,*exit_loop);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2204      	movs	r2, #4
 8004b9e:	759a      	strb	r2, [r3, #22]
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	f240 2202 	movw	r2, #514	@ 0x202
 8004ba6:	841a      	strh	r2, [r3, #32]
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	2200      	movs	r2, #0
 8004bac:	701a      	strb	r2, [r3, #0]
                    break;
 8004bae:	e0ac      	b.n	8004d0a <optiga_cmd_execute_prepare_command+0x1de>
                }

                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_PREPARE_APDU;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2209      	movs	r2, #9
 8004bb4:	75da      	strb	r2, [r3, #23]
                break;
 8004bb6:	e0a8      	b.n	8004d0a <optiga_cmd_execute_prepare_command+0x1de>
            }
            case OPTIGA_CMD_EXEC_RESET_STRICT_LOCK:
            {
                optiga_cmd_release_strict_lock(me);
 8004bb8:	6878      	ldr	r0, [r7, #4]
 8004bba:	f7ff fdab 	bl	8004714 <optiga_cmd_release_strict_lock>
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_REQUEST_STRICT_LOCK;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2208      	movs	r2, #8
 8004bc2:	75da      	strb	r2, [r3, #23]
                *exit_loop = FALSE;
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	701a      	strb	r2, [r3, #0]
                break;
 8004bca:	e09e      	b.n	8004d0a <optiga_cmd_execute_prepare_command+0x1de>
            }
            case OPTIGA_CMD_EXEC_REQUEST_STRICT_LOCK:
            {
                me->exit_status = optiga_cmd_request_lock(me, OPTIGA_CMD_QUEUE_REQUEST_STRICT_LOCK);
 8004bcc:	2123      	movs	r1, #35	@ 0x23
 8004bce:	6878      	ldr	r0, [r7, #4]
 8004bd0:	f7ff fddf 	bl	8004792 <optiga_cmd_request_lock>
 8004bd4:	4603      	mov	r3, r0
 8004bd6:	461a      	mov	r2, r3
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	841a      	strh	r2, [r3, #32]
                if (OPTIGA_LIB_SUCCESS != me->exit_status)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	8c1b      	ldrh	r3, [r3, #32]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d00a      	beq.n	8004bfa <optiga_cmd_execute_prepare_command+0xce>
                {
                    EXIT_STATE_WITH_ERROR(me,*exit_loop);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2204      	movs	r2, #4
 8004be8:	759a      	strb	r2, [r3, #22]
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	f240 2202 	movw	r2, #514	@ 0x202
 8004bf0:	841a      	strh	r2, [r3, #32]
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	701a      	strb	r2, [r3, #0]
                    break;
 8004bf8:	e087      	b.n	8004d0a <optiga_cmd_execute_prepare_command+0x1de>
                }
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_PREPARE_APDU;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2209      	movs	r2, #9
 8004bfe:	75da      	strb	r2, [r3, #23]
                *exit_loop = TRUE;
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	2201      	movs	r2, #1
 8004c04:	701a      	strb	r2, [r3, #0]
                break;
 8004c06:	e080      	b.n	8004d0a <optiga_cmd_execute_prepare_command+0x1de>
            }
            case OPTIGA_CMD_EXEC_PREPARE_APDU:
            {
                *exit_loop = TRUE;
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	2201      	movs	r2, #1
 8004c0c:	701a      	strb	r2, [r3, #0]
                me->exit_status = optiga_cmd_handler(me);
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	6878      	ldr	r0, [r7, #4]
 8004c12:	4798      	blx	r3
 8004c14:	4603      	mov	r3, r0
 8004c16:	461a      	mov	r2, r3
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	841a      	strh	r2, [r3, #32]
                if (OPTIGA_LIB_SUCCESS != me->exit_status)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	8c1b      	ldrh	r3, [r3, #32]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d006      	beq.n	8004c32 <optiga_cmd_execute_prepare_command+0x106>
                {
                    me->cmd_next_execution_state = OPTIGA_CMD_EXEC_ERROR_HANDLER;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2204      	movs	r2, #4
 8004c28:	759a      	strb	r2, [r3, #22]
                    *exit_loop = FALSE;
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	701a      	strb	r2, [r3, #0]
                    break;
 8004c30:	e06b      	b.n	8004d0a <optiga_cmd_execute_prepare_command+0x1de>
                }
                me->p_optiga->comms_rx_size = OPTIGA_CMD_TOTAL_COMMS_BUFFER_SIZE;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f240 6222 	movw	r2, #1570	@ 0x622
 8004c3a:	80da      	strh	r2, [r3, #6]
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
                me->p_optiga->p_optiga_comms->protection_level = me->protection_level;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	687a      	ldr	r2, [r7, #4]
 8004c44:	7e92      	ldrb	r2, [r2, #26]
 8004c46:	749a      	strb	r2, [r3, #18]
                me->p_optiga->p_optiga_comms->protocol_version = me->protocol_version;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	687a      	ldr	r2, [r7, #4]
 8004c50:	7ed2      	ldrb	r2, [r2, #27]
 8004c52:	74da      	strb	r2, [r3, #19]
                me->p_optiga->protection_level_state |= me->protection_level;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f893 1688 	ldrb.w	r1, [r3, #1672]	@ 0x688
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	7e9a      	ldrb	r2, [r3, #26]
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	430a      	orrs	r2, r1
 8004c66:	b2d2      	uxtb	r2, r2
 8004c68:	f883 2688 	strb.w	r2, [r3, #1672]	@ 0x688
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION
                (void)optiga_comms_set_callback_context(me->p_optiga->p_optiga_comms, me);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	6879      	ldr	r1, [r7, #4]
 8004c74:	4618      	mov	r0, r3
 8004c76:	f000 fe8a 	bl	800598e <optiga_comms_set_callback_context>
                me->exit_status = optiga_comms_transceive(me->p_optiga->p_optiga_comms,
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	6818      	ldr	r0, [r3, #0]
                                                          me->p_optiga->optiga_comms_buffer,
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f103 010d 	add.w	r1, r3, #13
                                                          me->p_optiga->comms_tx_size,
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
                me->exit_status = optiga_comms_transceive(me->p_optiga->p_optiga_comms,
 8004c8c:	889a      	ldrh	r2, [r3, #4]
                                                          me->p_optiga->optiga_comms_buffer,
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f103 040d 	add.w	r4, r3, #13
                                                          &(me->p_optiga->comms_rx_size));
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
                me->exit_status = optiga_comms_transceive(me->p_optiga->p_optiga_comms,
 8004c9a:	3306      	adds	r3, #6
 8004c9c:	9300      	str	r3, [sp, #0]
 8004c9e:	4623      	mov	r3, r4
 8004ca0:	f000 febc 	bl	8005a1c <optiga_comms_transceive>
 8004ca4:	4603      	mov	r3, r0
 8004ca6:	461a      	mov	r2, r3
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	841a      	strh	r2, [r3, #32]

                if (OPTIGA_LIB_SUCCESS != me->exit_status)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	8c1b      	ldrh	r3, [r3, #32]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d00a      	beq.n	8004cca <optiga_cmd_execute_prepare_command+0x19e>
                {
                    EXIT_STATE_WITH_ERROR(me,*exit_loop);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2204      	movs	r2, #4
 8004cb8:	759a      	strb	r2, [r3, #22]
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	f240 2202 	movw	r2, #514	@ 0x202
 8004cc0:	841a      	strh	r2, [r3, #32]
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	701a      	strb	r2, [r3, #0]
                    break;
 8004cc8:	e01f      	b.n	8004d0a <optiga_cmd_execute_prepare_command+0x1de>
                }

                me->cmd_next_execution_state = OPTIGA_CMD_EXEC_PROCESS_RESPONSE;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	2203      	movs	r2, #3
 8004cce:	759a      	strb	r2, [r3, #22]
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_PROCESS_OPTIGA_RESPONSE;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	220a      	movs	r2, #10
 8004cd4:	75da      	strb	r2, [r3, #23]
                SET_DEV_ERROR_NOTIFICATION(OPTIGA_CMD_ENTER_HANDLER_CALL);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	7f5b      	ldrb	r3, [r3, #29]
 8004cda:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004cde:	b2da      	uxtb	r2, r3
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	775a      	strb	r2, [r3, #29]
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	7f5b      	ldrb	r3, [r3, #29]
 8004ce8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004cec:	b2da      	uxtb	r2, r3
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	775a      	strb	r2, [r3, #29]
                break;
 8004cf2:	e00a      	b.n	8004d0a <optiga_cmd_execute_prepare_command+0x1de>
            }
            default:
                EXIT_STATE_WITH_ERROR(me,*exit_loop);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2204      	movs	r2, #4
 8004cf8:	759a      	strb	r2, [r3, #22]
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	f240 2202 	movw	r2, #514	@ 0x202
 8004d00:	841a      	strh	r2, [r3, #32]
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	2200      	movs	r2, #0
 8004d06:	701a      	strb	r2, [r3, #0]
            break;
 8004d08:	bf00      	nop
            //lint --e{788} suppress "Not all states are used as same enum is used for both main and sub state machine."
        }
    } while ((FALSE == *exit_loop) && (OPTIGA_CMD_EXEC_PREPARE_COMMAND == me->cmd_next_execution_state));
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	781b      	ldrb	r3, [r3, #0]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d104      	bne.n	8004d1c <optiga_cmd_execute_prepare_command+0x1f0>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	7d9b      	ldrb	r3, [r3, #22]
 8004d16:	2b02      	cmp	r3, #2
 8004d18:	f43f af10 	beq.w	8004b3c <optiga_cmd_execute_prepare_command+0x10>
}
 8004d1c:	bf00      	nop
 8004d1e:	3714      	adds	r7, #20
 8004d20:	46bd      	mov	sp, r7
 8004d22:	bd90      	pop	{r4, r7, pc}

08004d24 <optiga_cmd_execute_get_device_error>:

_STATIC_H void optiga_cmd_execute_get_device_error(optiga_cmd_t * me, uint8_t * exit_loop)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b082      	sub	sp, #8
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
 8004d2c:	6039      	str	r1, [r7, #0]
    do
    {
        *exit_loop = TRUE;
 8004d2e:	683b      	ldr	r3, [r7, #0]
 8004d30:	2201      	movs	r2, #1
 8004d32:	701a      	strb	r2, [r3, #0]
        me->exit_status = optiga_cmd_get_error_code_handler(me);
 8004d34:	6878      	ldr	r0, [r7, #4]
 8004d36:	f000 fa69 	bl	800520c <optiga_cmd_get_error_code_handler>
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	461a      	mov	r2, r3
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	841a      	strh	r2, [r3, #32]
        if (((OPTIGA_LIB_SUCCESS != me->exit_status) && !(OPTIGA_DEVICE_ERROR & me->exit_status)) ||
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	8c1b      	ldrh	r3, [r3, #32]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d004      	beq.n	8004d54 <optiga_cmd_execute_get_device_error+0x30>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	8c1b      	ldrh	r3, [r3, #32]
 8004d4e:	b21b      	sxth	r3, r3
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	da0a      	bge.n	8004d6a <optiga_cmd_execute_get_device_error+0x46>
            ((OPTIGA_DEVICE_ERROR == me->exit_status) &&
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	8c1b      	ldrh	r3, [r3, #32]
        if (((OPTIGA_LIB_SUCCESS != me->exit_status) && !(OPTIGA_DEVICE_ERROR & me->exit_status)) ||
 8004d58:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d5c:	d10c      	bne.n	8004d78 <optiga_cmd_execute_get_device_error+0x54>
            ((me->device_error_status & OPTIGA_CMD_ERROR_CODE_STATE_MASK) == OPTIGA_CMD_ERROR_CODE_RX)))
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	7f5b      	ldrb	r3, [r3, #29]
 8004d62:	f003 0303 	and.w	r3, r3, #3
            ((OPTIGA_DEVICE_ERROR == me->exit_status) &&
 8004d66:	2b03      	cmp	r3, #3
 8004d68:	d106      	bne.n	8004d78 <optiga_cmd_execute_get_device_error+0x54>
        {
            me->cmd_next_execution_state = OPTIGA_CMD_EXEC_ERROR_HANDLER;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2204      	movs	r2, #4
 8004d6e:	759a      	strb	r2, [r3, #22]
            *exit_loop = FALSE;
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	2200      	movs	r2, #0
 8004d74:	701a      	strb	r2, [r3, #0]
            break;
 8004d76:	bf00      	nop
        }
    } while (FALSE);
}
 8004d78:	bf00      	nop
 8004d7a:	3708      	adds	r7, #8
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	bd80      	pop	{r7, pc}

08004d80 <optiga_cmd_execute_process_optiga_response>:

_STATIC_H void optiga_cmd_execute_process_optiga_response(optiga_cmd_t * me, uint8_t * exit_loop)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b084      	sub	sp, #16
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
 8004d88:	6039      	str	r1, [r7, #0]
    optiga_cmd_handler_t optiga_cmd_handler = me->cmd_hdlrs;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	60fb      	str	r3, [r7, #12]
    do
    {
        *exit_loop = TRUE;
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	2201      	movs	r2, #1
 8004d94:	701a      	strb	r2, [r3, #0]
        if (OPTIGA_CMD_ZERO_LENGTH_OR_VALUE != (me->device_error_status & OPTIGA_CMD_ENTER_HANDLER_CALL_MASK))
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	7f5b      	ldrb	r3, [r3, #29]
 8004d9a:	b25b      	sxtb	r3, r3
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	da0b      	bge.n	8004db8 <optiga_cmd_execute_process_optiga_response+0x38>
        {
            me->exit_status = optiga_cmd_handler(me);
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	6878      	ldr	r0, [r7, #4]
 8004da4:	4798      	blx	r3
 8004da6:	4603      	mov	r3, r0
 8004da8:	461a      	mov	r2, r3
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	841a      	strh	r2, [r3, #32]
        {
            me->cmd_next_execution_state = OPTIGA_CMD_EXEC_ERROR_HANDLER;
            *exit_loop = FALSE;
            break;
        }
        if (OPTIGA_LIB_SUCCESS == me->exit_status)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	8c1b      	ldrh	r3, [r3, #32]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d14e      	bne.n	8004e54 <optiga_cmd_execute_process_optiga_response+0xd4>
 8004db6:	e006      	b.n	8004dc6 <optiga_cmd_execute_process_optiga_response+0x46>
            me->cmd_next_execution_state = OPTIGA_CMD_EXEC_ERROR_HANDLER;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2204      	movs	r2, #4
 8004dbc:	759a      	strb	r2, [r3, #22]
            *exit_loop = FALSE;
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	701a      	strb	r2, [r3, #0]
            break;
 8004dc4:	e06f      	b.n	8004ea6 <optiga_cmd_execute_process_optiga_response+0x126>
        {
            // After successful Close Application, change state to invoke optiga_comms_close
            if (OPTIGA_CMD_CLOSE_APPLICATION == OPTIGA_CMD_GET_APDU_CMD(me->apdu_data))
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8004dca:	b2db      	uxtb	r3, r3
 8004dcc:	2bf1      	cmp	r3, #241	@ 0xf1
 8004dce:	d113      	bne.n	8004df8 <optiga_cmd_execute_process_optiga_response+0x78>
            {
                pal_os_event_register_callback_oneshot(me->p_optiga->p_pal_os_event_ctx,
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f8d3 0678 	ldr.w	r0, [r3, #1656]	@ 0x678
 8004dd8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004ddc:	687a      	ldr	r2, [r7, #4]
 8004dde:	4934      	ldr	r1, [pc, #208]	@ (8004eb0 <optiga_cmd_execute_process_optiga_response+0x130>)
 8004de0:	f001 fc64 	bl	80066ac <pal_os_event_register_callback_oneshot>
                                                       (register_callback)optiga_cmd_event_trigger_execute,
                                                       me,
                                                       OPTIGA_CMD_SCHEDULER_IDLING_TIME_MS);
                *exit_loop = TRUE;
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	2201      	movs	r2, #1
 8004de8:	701a      	strb	r2, [r3, #0]
                me->cmd_next_execution_state = OPTIGA_CMD_EXEC_COMMS_CLOSE;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2201      	movs	r2, #1
 8004dee:	759a      	strb	r2, [r3, #22]
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_COMMS_CLOSE_START;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2203      	movs	r2, #3
 8004df4:	75da      	strb	r2, [r3, #23]
                SET_DEV_ERROR_HANDLER_STATE(OPTIGA_CMD_ERROR_CODE_PREPARE);
                *exit_loop = FALSE;
            }
        }
    } while (FALSE);
}
 8004df6:	e056      	b.n	8004ea6 <optiga_cmd_execute_process_optiga_response+0x126>
                if (FALSE == me->chaining_ongoing)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	7e1b      	ldrb	r3, [r3, #24]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d10e      	bne.n	8004e1e <optiga_cmd_execute_process_optiga_response+0x9e>
                    if ((OPTIGA_CMD_STATE_EXIT != me->cmd_sub_execution_state) && (OPTIGA_CMD_EXEC_RELEASE_SESSION != me->cmd_sub_execution_state))
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	7ddb      	ldrb	r3, [r3, #23]
 8004e04:	2b0e      	cmp	r3, #14
 8004e06:	d006      	beq.n	8004e16 <optiga_cmd_execute_process_optiga_response+0x96>
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	7ddb      	ldrb	r3, [r3, #23]
 8004e0c:	2b0d      	cmp	r3, #13
 8004e0e:	d002      	beq.n	8004e16 <optiga_cmd_execute_process_optiga_response+0x96>
                        me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_RELEASE_LOCK;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	220c      	movs	r2, #12
 8004e14:	75da      	strb	r2, [r3, #23]
                    *exit_loop = FALSE;
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	2200      	movs	r2, #0
 8004e1a:	701a      	strb	r2, [r3, #0]
                    break;
 8004e1c:	e043      	b.n	8004ea6 <optiga_cmd_execute_process_optiga_response+0x126>
                    pal_os_event_register_callback_oneshot(me->p_optiga->p_pal_os_event_ctx,
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f8d3 0678 	ldr.w	r0, [r3, #1656]	@ 0x678
 8004e26:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004e2a:	687a      	ldr	r2, [r7, #4]
 8004e2c:	4920      	ldr	r1, [pc, #128]	@ (8004eb0 <optiga_cmd_execute_process_optiga_response+0x130>)
 8004e2e:	f001 fc3d 	bl	80066ac <pal_os_event_register_callback_oneshot>
                    *exit_loop = TRUE;
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	2201      	movs	r2, #1
 8004e36:	701a      	strb	r2, [r3, #0]
                    me->protection_level &= OPTIGA_PROTECTION_LEVEL_MASK;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	7e9b      	ldrb	r3, [r3, #26]
 8004e3c:	f003 0303 	and.w	r3, r3, #3
 8004e40:	b2da      	uxtb	r2, r3
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	769a      	strb	r2, [r3, #26]
                    me->cmd_next_execution_state = OPTIGA_CMD_EXEC_PREPARE_COMMAND;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2202      	movs	r2, #2
 8004e4a:	759a      	strb	r2, [r3, #22]
                    me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_PREPARE_APDU;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2209      	movs	r2, #9
 8004e50:	75da      	strb	r2, [r3, #23]
}
 8004e52:	e028      	b.n	8004ea6 <optiga_cmd_execute_process_optiga_response+0x126>
            if (OPTIGA_CMD_ERROR_MEMORY_INSUFFICIENT == me->exit_status)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	8c1b      	ldrh	r3, [r3, #32]
 8004e58:	f5b3 7f01 	cmp.w	r3, #516	@ 0x204
 8004e5c:	d106      	bne.n	8004e6c <optiga_cmd_execute_process_optiga_response+0xec>
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_RELEASE_LOCK;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	220c      	movs	r2, #12
 8004e62:	75da      	strb	r2, [r3, #23]
                *exit_loop = FALSE;
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	2200      	movs	r2, #0
 8004e68:	701a      	strb	r2, [r3, #0]
                break;
 8004e6a:	e01c      	b.n	8004ea6 <optiga_cmd_execute_process_optiga_response+0x126>
            else if (OPTIGA_CMD_EXEC_RELEASE_SESSION == me->cmd_sub_execution_state)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	7ddb      	ldrb	r3, [r3, #23]
 8004e70:	2b0d      	cmp	r3, #13
 8004e72:	d103      	bne.n	8004e7c <optiga_cmd_execute_process_optiga_response+0xfc>
                *exit_loop = FALSE;
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	2200      	movs	r2, #0
 8004e78:	701a      	strb	r2, [r3, #0]
}
 8004e7a:	e014      	b.n	8004ea6 <optiga_cmd_execute_process_optiga_response+0x126>
                me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_GET_DEVICE_ERROR;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	220b      	movs	r2, #11
 8004e80:	75da      	strb	r2, [r3, #23]
                SET_DEV_ERROR_HANDLER_STATE(OPTIGA_CMD_ERROR_CODE_PREPARE);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	7f5b      	ldrb	r3, [r3, #29]
 8004e86:	f023 0303 	bic.w	r3, r3, #3
 8004e8a:	b2da      	uxtb	r2, r3
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	775a      	strb	r2, [r3, #29]
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	7f5b      	ldrb	r3, [r3, #29]
 8004e94:	f043 0301 	orr.w	r3, r3, #1
 8004e98:	b2da      	uxtb	r2, r3
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	775a      	strb	r2, [r3, #29]
                *exit_loop = FALSE;
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	701a      	strb	r2, [r3, #0]
}
 8004ea4:	e7ff      	b.n	8004ea6 <optiga_cmd_execute_process_optiga_response+0x126>
 8004ea6:	bf00      	nop
 8004ea8:	3710      	adds	r7, #16
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bd80      	pop	{r7, pc}
 8004eae:	bf00      	nop
 8004eb0:	080040d9 	.word	0x080040d9

08004eb4 <optiga_cmd_execute_process_response>:

_STATIC_H void optiga_cmd_execute_process_response(optiga_cmd_t * me, uint8_t * exit_loop)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	b082      	sub	sp, #8
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
 8004ebc:	6039      	str	r1, [r7, #0]
    do
    {
        switch (me->cmd_sub_execution_state)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	7ddb      	ldrb	r3, [r3, #23]
 8004ec2:	3b0a      	subs	r3, #10
 8004ec4:	2b04      	cmp	r3, #4
 8004ec6:	d84d      	bhi.n	8004f64 <optiga_cmd_execute_process_response+0xb0>
 8004ec8:	a201      	add	r2, pc, #4	@ (adr r2, 8004ed0 <optiga_cmd_execute_process_response+0x1c>)
 8004eca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ece:	bf00      	nop
 8004ed0:	08004ee5 	.word	0x08004ee5
 8004ed4:	08004eef 	.word	0x08004eef
 8004ed8:	08004f39 	.word	0x08004f39
 8004edc:	08004ef9 	.word	0x08004ef9
 8004ee0:	08004f4d 	.word	0x08004f4d
        {
            case OPTIGA_CMD_EXEC_PROCESS_OPTIGA_RESPONSE:
            {
                optiga_cmd_execute_process_optiga_response(me, exit_loop);
 8004ee4:	6839      	ldr	r1, [r7, #0]
 8004ee6:	6878      	ldr	r0, [r7, #4]
 8004ee8:	f7ff ff4a 	bl	8004d80 <optiga_cmd_execute_process_optiga_response>
                break;
 8004eec:	e045      	b.n	8004f7a <optiga_cmd_execute_process_response+0xc6>
            }
            case OPTIGA_CMD_EXEC_GET_DEVICE_ERROR:
            {
                optiga_cmd_execute_get_device_error(me, exit_loop);
 8004eee:	6839      	ldr	r1, [r7, #0]
 8004ef0:	6878      	ldr	r0, [r7, #4]
 8004ef2:	f7ff ff17 	bl	8004d24 <optiga_cmd_execute_get_device_error>
                break;
 8004ef6:	e040      	b.n	8004f7a <optiga_cmd_execute_process_response+0xc6>
            }
            case OPTIGA_CMD_EXEC_RELEASE_SESSION:
            {
                //lint --e{534} suppress "The return code is not checked because this is exit state."
                optiga_cmd_release_session(me);
 8004ef8:	6878      	ldr	r0, [r7, #4]
 8004efa:	f7ff fc3e 	bl	800477a <optiga_cmd_release_session>
                if (OPTIGA_LIB_SUCCESS == me->exit_status)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	8c1b      	ldrh	r3, [r3, #32]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d103      	bne.n	8004f0e <optiga_cmd_execute_process_response+0x5a>
                {
                    me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_RELEASE_LOCK;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	220c      	movs	r2, #12
 8004f0a:	75da      	strb	r2, [r3, #23]
 8004f0c:	e010      	b.n	8004f30 <optiga_cmd_execute_process_response+0x7c>
                }
                else
                {
                    me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_GET_DEVICE_ERROR;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	220b      	movs	r2, #11
 8004f12:	75da      	strb	r2, [r3, #23]
                    SET_DEV_ERROR_HANDLER_STATE(OPTIGA_CMD_ERROR_CODE_PREPARE);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	7f5b      	ldrb	r3, [r3, #29]
 8004f18:	f023 0303 	bic.w	r3, r3, #3
 8004f1c:	b2da      	uxtb	r2, r3
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	775a      	strb	r2, [r3, #29]
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	7f5b      	ldrb	r3, [r3, #29]
 8004f26:	f043 0301 	orr.w	r3, r3, #1
 8004f2a:	b2da      	uxtb	r2, r3
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	775a      	strb	r2, [r3, #29]
                }
                *exit_loop = FALSE;
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	2200      	movs	r2, #0
 8004f34:	701a      	strb	r2, [r3, #0]
                break;
 8004f36:	e020      	b.n	8004f7a <optiga_cmd_execute_process_response+0xc6>
            }
            case OPTIGA_CMD_EXEC_RELEASE_LOCK:
            {
                //lint --e{534} suppress "The return code is not checked because this is exit state."
                optiga_cmd_release_lock(me);
 8004f38:	6878      	ldr	r0, [r7, #4]
 8004f3a:	f7ff fc3a 	bl	80047b2 <optiga_cmd_release_lock>
                me->cmd_sub_execution_state = OPTIGA_CMD_STATE_EXIT;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	220e      	movs	r2, #14
 8004f42:	75da      	strb	r2, [r3, #23]
                *exit_loop = FALSE;
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	2200      	movs	r2, #0
 8004f48:	701a      	strb	r2, [r3, #0]
                break;
 8004f4a:	e016      	b.n	8004f7a <optiga_cmd_execute_process_response+0xc6>
            }
            case OPTIGA_CMD_STATE_EXIT:
            {
                me->handler(me->caller_context, me->exit_status);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	691b      	ldr	r3, [r3, #16]
 8004f50:	687a      	ldr	r2, [r7, #4]
 8004f52:	68d0      	ldr	r0, [r2, #12]
 8004f54:	687a      	ldr	r2, [r7, #4]
 8004f56:	8c12      	ldrh	r2, [r2, #32]
 8004f58:	4611      	mov	r1, r2
 8004f5a:	4798      	blx	r3
                *exit_loop = TRUE;
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	2201      	movs	r2, #1
 8004f60:	701a      	strb	r2, [r3, #0]
                break;
 8004f62:	e00a      	b.n	8004f7a <optiga_cmd_execute_process_response+0xc6>
            }
            default:
                EXIT_STATE_WITH_ERROR(me,*exit_loop);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2204      	movs	r2, #4
 8004f68:	759a      	strb	r2, [r3, #22]
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	f240 2202 	movw	r2, #514	@ 0x202
 8004f70:	841a      	strh	r2, [r3, #32]
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	2200      	movs	r2, #0
 8004f76:	701a      	strb	r2, [r3, #0]
            break;
 8004f78:	bf00      	nop
            //lint --e{788} suppress "Not all states are used as same enum is used for both main and sub state machine."
        }
    } while ((FALSE == *exit_loop) && (OPTIGA_CMD_EXEC_PROCESS_RESPONSE == me->cmd_next_execution_state));
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	781b      	ldrb	r3, [r3, #0]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d103      	bne.n	8004f8a <optiga_cmd_execute_process_response+0xd6>
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	7d9b      	ldrb	r3, [r3, #22]
 8004f86:	2b03      	cmp	r3, #3
 8004f88:	d099      	beq.n	8004ebe <optiga_cmd_execute_process_response+0xa>
}
 8004f8a:	bf00      	nop
 8004f8c:	3708      	adds	r7, #8
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	bd80      	pop	{r7, pc}
 8004f92:	bf00      	nop

08004f94 <optiga_cmd_execute_error_handler>:

_STATIC_H void optiga_cmd_execute_error_handler(const optiga_cmd_t * me, uint8_t * exit_loop)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b082      	sub	sp, #8
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
 8004f9c:	6039      	str	r1, [r7, #0]
    do
    {
        //lint --e{534} suppress "The return code is not checked because this is exit state."
        optiga_cmd_release_lock(me);
 8004f9e:	6878      	ldr	r0, [r7, #4]
 8004fa0:	f7ff fc07 	bl	80047b2 <optiga_cmd_release_lock>
        me->handler(me->caller_context, me->exit_status);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	691b      	ldr	r3, [r3, #16]
 8004fa8:	687a      	ldr	r2, [r7, #4]
 8004faa:	68d0      	ldr	r0, [r2, #12]
 8004fac:	687a      	ldr	r2, [r7, #4]
 8004fae:	8c12      	ldrh	r2, [r2, #32]
 8004fb0:	4611      	mov	r1, r2
 8004fb2:	4798      	blx	r3
        *exit_loop = TRUE;
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	701a      	strb	r2, [r3, #0]
    } while (FALSE);
}
 8004fba:	bf00      	nop
 8004fbc:	3708      	adds	r7, #8
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	bd80      	pop	{r7, pc}
	...

08004fc4 <optiga_cmd_execute_handler>:

_STATIC_H void optiga_cmd_execute_handler(void * p_ctx, optiga_lib_status_t event)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b084      	sub	sp, #16
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
 8004fcc:	460b      	mov	r3, r1
 8004fce:	807b      	strh	r3, [r7, #2]
    uint8_t exit_loop = TRUE;
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	72fb      	strb	r3, [r7, #11]
    optiga_cmd_t * me = (optiga_cmd_t *)p_ctx;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	60fb      	str	r3, [r7, #12]

    // in event of no success, release lock and exit
    if (OPTIGA_LIB_SUCCESS != event)
 8004fd8:	887b      	ldrh	r3, [r7, #2]
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d008      	beq.n	8004ff0 <optiga_cmd_execute_handler+0x2c>
    {
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        optiga_cmd_clear_app_ctx(p_ctx);
 8004fde:	6878      	ldr	r0, [r7, #4]
 8004fe0:	f7ff fc31 	bl	8004846 <optiga_cmd_clear_app_ctx>
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION
        me->cmd_next_execution_state = OPTIGA_CMD_EXEC_ERROR_HANDLER;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	2204      	movs	r2, #4
 8004fe8:	759a      	strb	r2, [r3, #22]
        me->exit_status = event;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	887a      	ldrh	r2, [r7, #2]
 8004fee:	841a      	strh	r2, [r3, #32]
    }

    do
    {
        switch (me->cmd_next_execution_state)
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	7d9b      	ldrb	r3, [r3, #22]
 8004ff4:	2b04      	cmp	r3, #4
 8004ff6:	d830      	bhi.n	800505a <optiga_cmd_execute_handler+0x96>
 8004ff8:	a201      	add	r2, pc, #4	@ (adr r2, 8005000 <optiga_cmd_execute_handler+0x3c>)
 8004ffa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ffe:	bf00      	nop
 8005000:	08005015 	.word	0x08005015
 8005004:	08005023 	.word	0x08005023
 8005008:	08005031 	.word	0x08005031
 800500c:	0800503f 	.word	0x0800503f
 8005010:	0800504d 	.word	0x0800504d
        {
            case OPTIGA_CMD_EXEC_COMMS_OPEN:
            {
                optiga_cmd_execute_comms_open(me, &exit_loop);
 8005014:	f107 030b 	add.w	r3, r7, #11
 8005018:	4619      	mov	r1, r3
 800501a:	68f8      	ldr	r0, [r7, #12]
 800501c:	f7ff fc4c 	bl	80048b8 <optiga_cmd_execute_comms_open>
                break;
 8005020:	e01c      	b.n	800505c <optiga_cmd_execute_handler+0x98>
            }
            case OPTIGA_CMD_EXEC_COMMS_CLOSE:
            {
                optiga_cmd_execute_comms_close(me, &exit_loop);
 8005022:	f107 030b 	add.w	r3, r7, #11
 8005026:	4619      	mov	r1, r3
 8005028:	68f8      	ldr	r0, [r7, #12]
 800502a:	f7ff fcdb 	bl	80049e4 <optiga_cmd_execute_comms_close>
                break;
 800502e:	e015      	b.n	800505c <optiga_cmd_execute_handler+0x98>
            }
            case OPTIGA_CMD_EXEC_PREPARE_COMMAND:
            {
                optiga_cmd_execute_prepare_command(me, &exit_loop);
 8005030:	f107 030b 	add.w	r3, r7, #11
 8005034:	4619      	mov	r1, r3
 8005036:	68f8      	ldr	r0, [r7, #12]
 8005038:	f7ff fd78 	bl	8004b2c <optiga_cmd_execute_prepare_command>
                break;
 800503c:	e00e      	b.n	800505c <optiga_cmd_execute_handler+0x98>
            }
            case OPTIGA_CMD_EXEC_PROCESS_RESPONSE:
            {
                optiga_cmd_execute_process_response(me, &exit_loop);
 800503e:	f107 030b 	add.w	r3, r7, #11
 8005042:	4619      	mov	r1, r3
 8005044:	68f8      	ldr	r0, [r7, #12]
 8005046:	f7ff ff35 	bl	8004eb4 <optiga_cmd_execute_process_response>
                break;
 800504a:	e007      	b.n	800505c <optiga_cmd_execute_handler+0x98>
            }
            case OPTIGA_CMD_EXEC_ERROR_HANDLER:
            {
                optiga_cmd_execute_error_handler(me, &exit_loop);
 800504c:	f107 030b 	add.w	r3, r7, #11
 8005050:	4619      	mov	r1, r3
 8005052:	68f8      	ldr	r0, [r7, #12]
 8005054:	f7ff ff9e 	bl	8004f94 <optiga_cmd_execute_error_handler>
                break;
 8005058:	e000      	b.n	800505c <optiga_cmd_execute_handler+0x98>
            }
            default :
                break;
 800505a:	bf00      	nop
            //lint --e{788} suppress "Not all states are used as same enum is used for both main and sub state machine."
        }
    } while (FALSE == exit_loop);
 800505c:	7afb      	ldrb	r3, [r7, #11]
 800505e:	2b00      	cmp	r3, #0
 8005060:	d0c6      	beq.n	8004ff0 <optiga_cmd_execute_handler+0x2c>
}
 8005062:	bf00      	nop
 8005064:	bf00      	nop
 8005066:	3710      	adds	r7, #16
 8005068:	46bd      	mov	sp, r7
 800506a:	bd80      	pop	{r7, pc}

0800506c <optiga_cmd_create>:

optiga_cmd_t * optiga_cmd_create(uint8_t optiga_instance_id, callback_handler_t handler, void * caller_context)
{
 800506c:	b590      	push	{r4, r7, lr}
 800506e:	b087      	sub	sp, #28
 8005070:	af00      	add	r7, sp, #0
 8005072:	4603      	mov	r3, r0
 8005074:	60b9      	str	r1, [r7, #8]
 8005076:	607a      	str	r2, [r7, #4]
 8005078:	73fb      	strb	r3, [r7, #15]
    optiga_cmd_t * me = NULL;
 800507a:	2300      	movs	r3, #0
 800507c:	617b      	str	r3, [r7, #20]

    pal_os_lock_enter_critical_section();
 800507e:	f001 fb83 	bl	8006788 <pal_os_lock_enter_critical_section>
    do
    {
        //lint --e{778} suppress "There is no chance of g_optiga_list become 0."
        if ( optiga_instance_id > (uint8_t)((sizeof(g_optiga_list)/sizeof(optiga_context_t *)) - 1 ) )
 8005082:	7bfb      	ldrb	r3, [r7, #15]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d15b      	bne.n	8005140 <optiga_cmd_create+0xd4>
        {
            break;
        }
        // Get number of free slots
        if (0 == optiga_cmd_queue_get_count_of(g_optiga_list[optiga_instance_id],
 8005088:	7bfb      	ldrb	r3, [r7, #15]
 800508a:	4a33      	ldr	r2, [pc, #204]	@ (8005158 <optiga_cmd_create+0xec>)
 800508c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005090:	2200      	movs	r2, #0
 8005092:	2109      	movs	r1, #9
 8005094:	4618      	mov	r0, r3
 8005096:	f7ff f8b9 	bl	800420c <optiga_cmd_queue_get_count_of>
 800509a:	4603      	mov	r3, r0
 800509c:	2b00      	cmp	r3, #0
 800509e:	d051      	beq.n	8005144 <optiga_cmd_create+0xd8>
                                               OPTIGA_CMD_QUEUE_NOT_ASSIGNED))
        {
            break;
        }

        me = (optiga_cmd_t *)pal_os_calloc(1, sizeof(optiga_cmd_t));
 80050a0:	2128      	movs	r1, #40	@ 0x28
 80050a2:	2001      	movs	r0, #1
 80050a4:	f001 fb7e 	bl	80067a4 <pal_os_calloc>
 80050a8:	6178      	str	r0, [r7, #20]
        if (NULL == me)
 80050aa:	697b      	ldr	r3, [r7, #20]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d04b      	beq.n	8005148 <optiga_cmd_create+0xdc>
        {
            break;
        }

        me->handler = handler;
 80050b0:	697b      	ldr	r3, [r7, #20]
 80050b2:	68ba      	ldr	r2, [r7, #8]
 80050b4:	611a      	str	r2, [r3, #16]
        me->caller_context = caller_context;
 80050b6:	697b      	ldr	r3, [r7, #20]
 80050b8:	687a      	ldr	r2, [r7, #4]
 80050ba:	60da      	str	r2, [r3, #12]

        me->p_optiga = g_optiga_list[optiga_instance_id];
 80050bc:	7bfb      	ldrb	r3, [r7, #15]
 80050be:	4a26      	ldr	r2, [pc, #152]	@ (8005158 <optiga_cmd_create+0xec>)
 80050c0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80050c4:	697b      	ldr	r3, [r7, #20]
 80050c6:	601a      	str	r2, [r3, #0]
        me->optiga_context_datastore_id = g_hibernate_datastore_id_list[optiga_instance_id];
 80050c8:	7bfb      	ldrb	r3, [r7, #15]
 80050ca:	4a24      	ldr	r2, [pc, #144]	@ (800515c <optiga_cmd_create+0xf0>)
 80050cc:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80050d0:	697b      	ldr	r3, [r7, #20]
 80050d2:	845a      	strh	r2, [r3, #34]	@ 0x22

        if (FALSE == me->p_optiga->instance_init_state)
 80050d4:	697b      	ldr	r3, [r7, #20]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	7b1b      	ldrb	r3, [r3, #12]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d129      	bne.n	8005132 <optiga_cmd_create+0xc6>
        {
            //create pal os event
            me->p_optiga->p_pal_os_event_ctx = pal_os_event_create(optiga_cmd_queue_scheduler, me->p_optiga);
 80050de:	697b      	ldr	r3, [r7, #20]
 80050e0:	681a      	ldr	r2, [r3, #0]
 80050e2:	697b      	ldr	r3, [r7, #20]
 80050e4:	681c      	ldr	r4, [r3, #0]
 80050e6:	4611      	mov	r1, r2
 80050e8:	481d      	ldr	r0, [pc, #116]	@ (8005160 <optiga_cmd_create+0xf4>)
 80050ea:	f001 fac7 	bl	800667c <pal_os_event_create>
 80050ee:	4603      	mov	r3, r0
 80050f0:	f8c4 3678 	str.w	r3, [r4, #1656]	@ 0x678
            me->p_optiga->p_optiga_comms = optiga_comms_create(optiga_cmd_execute_handler, me);
 80050f4:	697b      	ldr	r3, [r7, #20]
 80050f6:	681c      	ldr	r4, [r3, #0]
 80050f8:	6979      	ldr	r1, [r7, #20]
 80050fa:	481a      	ldr	r0, [pc, #104]	@ (8005164 <optiga_cmd_create+0xf8>)
 80050fc:	f000 fc0a 	bl	8005914 <optiga_comms_create>
 8005100:	4603      	mov	r3, r0
 8005102:	6023      	str	r3, [r4, #0]
            if (NULL == me->p_optiga->p_optiga_comms)
 8005104:	697b      	ldr	r3, [r7, #20]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	2b00      	cmp	r3, #0
 800510c:	d105      	bne.n	800511a <optiga_cmd_create+0xae>
            {
                pal_os_free(me);
 800510e:	6978      	ldr	r0, [r7, #20]
 8005110:	f001 fb56 	bl	80067c0 <pal_os_free>
                me = NULL;
 8005114:	2300      	movs	r3, #0
 8005116:	617b      	str	r3, [r7, #20]
                break;
 8005118:	e017      	b.n	800514a <optiga_cmd_create+0xde>
            }
            me->p_optiga->instance_init_state = TRUE;
 800511a:	697b      	ldr	r3, [r7, #20]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	2201      	movs	r2, #1
 8005120:	731a      	strb	r2, [r3, #12]
            me->p_optiga->p_optiga_comms->p_pal_os_event_ctx = me->p_optiga->p_pal_os_event_ctx;
 8005122:	697b      	ldr	r3, [r7, #20]
 8005124:	681a      	ldr	r2, [r3, #0]
 8005126:	697b      	ldr	r3, [r7, #20]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f8d2 2678 	ldr.w	r2, [r2, #1656]	@ 0x678
 8005130:	601a      	str	r2, [r3, #0]
        }
        // attach optiga cmd queue entry
        optiga_cmd_queue_assign_slot(me, &(me->queue_id));
 8005132:	697b      	ldr	r3, [r7, #20]
 8005134:	331e      	adds	r3, #30
 8005136:	4619      	mov	r1, r3
 8005138:	6978      	ldr	r0, [r7, #20]
 800513a:	f7ff f8a8 	bl	800428e <optiga_cmd_queue_assign_slot>
 800513e:	e004      	b.n	800514a <optiga_cmd_create+0xde>
            break;
 8005140:	bf00      	nop
 8005142:	e002      	b.n	800514a <optiga_cmd_create+0xde>
            break;
 8005144:	bf00      	nop
 8005146:	e000      	b.n	800514a <optiga_cmd_create+0xde>
            break;
 8005148:	bf00      	nop
    } while (FALSE);

    pal_os_lock_exit_critical_section();
 800514a:	f001 fb24 	bl	8006796 <pal_os_lock_exit_critical_section>
    return (me);
 800514e:	697b      	ldr	r3, [r7, #20]
}
 8005150:	4618      	mov	r0, r3
 8005152:	371c      	adds	r7, #28
 8005154:	46bd      	mov	sp, r7
 8005156:	bd90      	pop	{r4, r7, pc}
 8005158:	200004cc 	.word	0x200004cc
 800515c:	200004d0 	.word	0x200004d0
 8005160:	08004345 	.word	0x08004345
 8005164:	08004fc5 	.word	0x08004fc5

08005168 <optiga_cmd_destroy>:

optiga_lib_status_t optiga_cmd_destroy(optiga_cmd_t * me)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b084      	sub	sp, #16
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;
 8005170:	f240 2302 	movw	r3, #514	@ 0x202
 8005174:	81fb      	strh	r3, [r7, #14]

    pal_os_lock_enter_critical_section();
 8005176:	f001 fb07 	bl	8006788 <pal_os_lock_enter_critical_section>
    do
    {
        if (NULL != me)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2b00      	cmp	r3, #0
 800517e:	d03c      	beq.n	80051fa <optiga_cmd_destroy+0x92>
        {
            return_status = optiga_cmd_release_session(me);
 8005180:	6878      	ldr	r0, [r7, #4]
 8005182:	f7ff fafa 	bl	800477a <optiga_cmd_release_session>
 8005186:	4603      	mov	r3, r0
 8005188:	81fb      	strh	r3, [r7, #14]
            // attach optiga cmd queue entry
            optiga_cmd_queue_deassign_slot(me);
 800518a:	6878      	ldr	r0, [r7, #4]
 800518c:	f7ff f8b1 	bl	80042f2 <optiga_cmd_queue_deassign_slot>
            // If all the slots are free, then destroy optiga comms and pal_os_event resources
            if (OPTIGA_CMD_MAX_REGISTRATIONS == 
               optiga_cmd_queue_get_count_of(g_optiga_list[0],
 8005190:	4b1d      	ldr	r3, [pc, #116]	@ (8005208 <optiga_cmd_destroy+0xa0>)
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	2200      	movs	r2, #0
 8005196:	2109      	movs	r1, #9
 8005198:	4618      	mov	r0, r3
 800519a:	f7ff f837 	bl	800420c <optiga_cmd_queue_get_count_of>
 800519e:	4603      	mov	r3, r0
            if (OPTIGA_CMD_MAX_REGISTRATIONS == 
 80051a0:	2b06      	cmp	r3, #6
 80051a2:	d125      	bne.n	80051f0 <optiga_cmd_destroy+0x88>
                                             OPTIGA_CMD_QUEUE_SLOT_STATE,
                                             OPTIGA_CMD_QUEUE_NOT_ASSIGNED))
            {
                if (TRUE == me->p_optiga->instance_init_state)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	7b1b      	ldrb	r3, [r3, #12]
 80051aa:	2b01      	cmp	r3, #1
 80051ac:	d120      	bne.n	80051f0 <optiga_cmd_destroy+0x88>
                {
                    pal_os_event_stop(me->p_optiga->p_optiga_comms->p_pal_os_event_ctx);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4618      	mov	r0, r3
 80051b8:	f001 fa52 	bl	8006660 <pal_os_event_stop>
                    me->p_optiga->instance_init_state = FALSE;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	2200      	movs	r2, #0
 80051c2:	731a      	strb	r2, [r3, #12]
                    me->p_optiga->p_optiga_comms->p_pal_os_event_ctx = NULL;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	2200      	movs	r2, #0
 80051cc:	601a      	str	r2, [r3, #0]
                    optiga_comms_destroy(me->p_optiga->p_optiga_comms);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	4618      	mov	r0, r3
 80051d6:	f000 fbc3 	bl	8005960 <optiga_comms_destroy>
                    me->p_optiga->p_optiga_comms = NULL;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	2200      	movs	r2, #0
 80051e0:	601a      	str	r2, [r3, #0]
                    pal_os_event_destroy(me->p_optiga->p_pal_os_event_ctx);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f8d3 3678 	ldr.w	r3, [r3, #1656]	@ 0x678
 80051ea:	4618      	mov	r0, r3
 80051ec:	f001 fac2 	bl	8006774 <pal_os_event_destroy>
                }
            }
            
            pal_os_free(me);
 80051f0:	6878      	ldr	r0, [r7, #4]
 80051f2:	f001 fae5 	bl	80067c0 <pal_os_free>
            //lint --e{838} suppress "Release session API returns success. Status is checked for future enhancements"
            return_status = OPTIGA_LIB_SUCCESS;
 80051f6:	2300      	movs	r3, #0
 80051f8:	81fb      	strh	r3, [r7, #14]
        }
    } while (FALSE);
    pal_os_lock_exit_critical_section();
 80051fa:	f001 facc 	bl	8006796 <pal_os_lock_exit_critical_section>

    return (return_status);
 80051fe:	89fb      	ldrh	r3, [r7, #14]
}
 8005200:	4618      	mov	r0, r3
 8005202:	3710      	adds	r7, #16
 8005204:	46bd      	mov	sp, r7
 8005206:	bd80      	pop	{r7, pc}
 8005208:	200004cc 	.word	0x200004cc

0800520c <optiga_cmd_get_error_code_handler>:

/*
* Last error code handler
*/
_STATIC_H optiga_lib_status_t optiga_cmd_get_error_code_handler(optiga_cmd_t * me)
{
 800520c:	b590      	push	{r4, r7, lr}
 800520e:	b087      	sub	sp, #28
 8005210:	af02      	add	r7, sp, #8
 8005212:	6078      	str	r0, [r7, #4]
    optiga_context_t * p_optiga;
    optiga_lib_status_t return_status = OPTIGA_DEVICE_ERROR;
 8005214:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005218:	81fb      	strh	r3, [r7, #14]
    uint16_t index_for_data = OPTIGA_CMD_APDU_INDATA_OFFSET;
 800521a:	2309      	movs	r3, #9
 800521c:	81bb      	strh	r3, [r7, #12]
#define OPTIGA_CMD_OFFSET                     (0x0000)
#define OPTIGA_CMD_BYTES_TO_READ              (0x0001)
#define OPTIGA_CMD_GET_DATA_OBJECT_CMD        (0x01)
#define OPTIGA_CMD_PARAM                      (0x00)

    p_optiga = me->p_optiga;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	60bb      	str	r3, [r7, #8]

    switch (me->device_error_status & OPTIGA_CMD_ERROR_CODE_STATE_MASK)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	7f5b      	ldrb	r3, [r3, #29]
 8005228:	f003 0303 	and.w	r3, r3, #3
 800522c:	2b03      	cmp	r3, #3
 800522e:	f000 8099 	beq.w	8005364 <optiga_cmd_get_error_code_handler+0x158>
 8005232:	2b03      	cmp	r3, #3
 8005234:	f300 80b6 	bgt.w	80053a4 <optiga_cmd_get_error_code_handler+0x198>
 8005238:	2b01      	cmp	r3, #1
 800523a:	d002      	beq.n	8005242 <optiga_cmd_get_error_code_handler+0x36>
 800523c:	2b02      	cmp	r3, #2
 800523e:	d052      	beq.n	80052e6 <optiga_cmd_get_error_code_handler+0xda>
                                                   (register_callback)optiga_cmd_event_trigger_execute,
                                                   me, OPTIGA_CMD_SCHEDULER_IDLING_TIME_MS);
        }
        break;
        default:
            break;
 8005240:	e0b0      	b.n	80053a4 <optiga_cmd_get_error_code_handler+0x198>
            optiga_common_set_uint16((me->p_optiga->optiga_comms_buffer + index_for_data), OPTIGA_CMD_LAST_ERROR_CODE);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f103 020d 	add.w	r2, r3, #13
 800524a:	89bb      	ldrh	r3, [r7, #12]
 800524c:	4413      	add	r3, r2
 800524e:	f24f 11c2 	movw	r1, #61890	@ 0xf1c2
 8005252:	4618      	mov	r0, r3
 8005254:	f000 fc8a 	bl	8005b6c <optiga_common_set_uint16>
            index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;
 8005258:	89bb      	ldrh	r3, [r7, #12]
 800525a:	3302      	adds	r3, #2
 800525c:	81bb      	strh	r3, [r7, #12]
            optiga_common_set_uint16((me->p_optiga->optiga_comms_buffer + index_for_data), OPTIGA_CMD_OFFSET);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f103 020d 	add.w	r2, r3, #13
 8005266:	89bb      	ldrh	r3, [r7, #12]
 8005268:	4413      	add	r3, r2
 800526a:	2100      	movs	r1, #0
 800526c:	4618      	mov	r0, r3
 800526e:	f000 fc7d 	bl	8005b6c <optiga_common_set_uint16>
            index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;
 8005272:	89bb      	ldrh	r3, [r7, #12]
 8005274:	3302      	adds	r3, #2
 8005276:	81bb      	strh	r3, [r7, #12]
            optiga_common_set_uint16((me->p_optiga->optiga_comms_buffer + index_for_data), OPTIGA_CMD_BYTES_TO_READ);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f103 020d 	add.w	r2, r3, #13
 8005280:	89bb      	ldrh	r3, [r7, #12]
 8005282:	4413      	add	r3, r2
 8005284:	2101      	movs	r1, #1
 8005286:	4618      	mov	r0, r3
 8005288:	f000 fc70 	bl	8005b6c <optiga_common_set_uint16>
            index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;
 800528c:	89bb      	ldrh	r3, [r7, #12]
 800528e:	3302      	adds	r3, #2
 8005290:	81bb      	strh	r3, [r7, #12]
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_GET_DATA_OBJECT_CMD,
 8005292:	89bb      	ldrh	r3, [r7, #12]
 8005294:	3b09      	subs	r3, #9
 8005296:	b29a      	uxth	r2, r3
                                           me->p_optiga->optiga_comms_buffer + OPTIGA_COMMS_DATA_OFFSET);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	330d      	adds	r3, #13
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_GET_DATA_OBJECT_CMD,
 800529e:	3305      	adds	r3, #5
 80052a0:	2100      	movs	r1, #0
 80052a2:	2001      	movs	r0, #1
 80052a4:	f7fe fef5 	bl	8004092 <optiga_cmd_prepare_apdu_header>
            me->p_optiga->comms_tx_size = (uint16_t)(index_for_data - OPTIGA_COMMS_DATA_OFFSET);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	89ba      	ldrh	r2, [r7, #12]
 80052ae:	3a05      	subs	r2, #5
 80052b0:	b292      	uxth	r2, r2
 80052b2:	809a      	strh	r2, [r3, #4]
            SET_DEV_ERROR_HANDLER_STATE(OPTIGA_CMD_ERROR_CODE_TX);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	7f5b      	ldrb	r3, [r3, #29]
 80052b8:	f023 0303 	bic.w	r3, r3, #3
 80052bc:	b2da      	uxtb	r2, r3
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	775a      	strb	r2, [r3, #29]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	7f5b      	ldrb	r3, [r3, #29]
 80052c6:	f043 0302 	orr.w	r3, r3, #2
 80052ca:	b2da      	uxtb	r2, r3
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	775a      	strb	r2, [r3, #29]
            pal_os_event_register_callback_oneshot(me->p_optiga->p_pal_os_event_ctx,
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f8d3 0678 	ldr.w	r0, [r3, #1656]	@ 0x678
 80052d8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80052dc:	687a      	ldr	r2, [r7, #4]
 80052de:	4935      	ldr	r1, [pc, #212]	@ (80053b4 <optiga_cmd_get_error_code_handler+0x1a8>)
 80052e0:	f001 f9e4 	bl	80066ac <pal_os_event_register_callback_oneshot>
        break;
 80052e4:	e061      	b.n	80053aa <optiga_cmd_get_error_code_handler+0x19e>
            me->p_optiga->comms_rx_size = OPTIGA_CMD_TOTAL_COMMS_BUFFER_SIZE;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f240 6222 	movw	r2, #1570	@ 0x622
 80052ee:	80da      	strh	r2, [r3, #6]
            me->p_optiga->p_optiga_comms->protection_level = me->protection_level;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	687a      	ldr	r2, [r7, #4]
 80052f8:	7e92      	ldrb	r2, [r2, #26]
 80052fa:	749a      	strb	r2, [r3, #18]
            me->p_optiga->p_optiga_comms->protocol_version = me->protocol_version;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	687a      	ldr	r2, [r7, #4]
 8005304:	7ed2      	ldrb	r2, [r2, #27]
 8005306:	74da      	strb	r2, [r3, #19]
            (void)optiga_comms_set_callback_context(p_optiga->p_optiga_comms, (void*)me);
 8005308:	68bb      	ldr	r3, [r7, #8]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	6879      	ldr	r1, [r7, #4]
 800530e:	4618      	mov	r0, r3
 8005310:	f000 fb3d 	bl	800598e <optiga_comms_set_callback_context>
            return_status = optiga_comms_transceive(p_optiga->p_optiga_comms,
 8005314:	68bb      	ldr	r3, [r7, #8]
 8005316:	6818      	ldr	r0, [r3, #0]
                                                    p_optiga->optiga_comms_buffer,
 8005318:	68bb      	ldr	r3, [r7, #8]
 800531a:	f103 010d 	add.w	r1, r3, #13
            return_status = optiga_comms_transceive(p_optiga->p_optiga_comms,
 800531e:	68bb      	ldr	r3, [r7, #8]
 8005320:	889a      	ldrh	r2, [r3, #4]
                                                    p_optiga->optiga_comms_buffer,
 8005322:	68bb      	ldr	r3, [r7, #8]
 8005324:	f103 040d 	add.w	r4, r3, #13
            return_status = optiga_comms_transceive(p_optiga->p_optiga_comms,
 8005328:	68bb      	ldr	r3, [r7, #8]
 800532a:	3306      	adds	r3, #6
 800532c:	9300      	str	r3, [sp, #0]
 800532e:	4623      	mov	r3, r4
 8005330:	f000 fb74 	bl	8005a1c <optiga_comms_transceive>
 8005334:	4603      	mov	r3, r0
 8005336:	81fb      	strh	r3, [r7, #14]
            if (OPTIGA_COMMS_SUCCESS != return_status)
 8005338:	89fb      	ldrh	r3, [r7, #14]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d003      	beq.n	8005346 <optiga_cmd_get_error_code_handler+0x13a>
                return_status = OPTIGA_CMD_ERROR;
 800533e:	f240 2302 	movw	r3, #514	@ 0x202
 8005342:	81fb      	strh	r3, [r7, #14]
                break;
 8005344:	e031      	b.n	80053aa <optiga_cmd_get_error_code_handler+0x19e>
            SET_DEV_ERROR_HANDLER_STATE(OPTIGA_CMD_ERROR_CODE_RX);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	7f5b      	ldrb	r3, [r3, #29]
 800534a:	f023 0303 	bic.w	r3, r3, #3
 800534e:	b2da      	uxtb	r2, r3
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	775a      	strb	r2, [r3, #29]
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	7f5b      	ldrb	r3, [r3, #29]
 8005358:	f043 0303 	orr.w	r3, r3, #3
 800535c:	b2da      	uxtb	r2, r3
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	775a      	strb	r2, [r3, #29]
        break;
 8005362:	e022      	b.n	80053aa <optiga_cmd_get_error_code_handler+0x19e>
            if (OPTIGA_CMD_APDU_FAILURE == me->p_optiga->optiga_comms_buffer[OPTIGA_COMMS_DATA_OFFSET])
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	7c9b      	ldrb	r3, [r3, #18]
 800536a:	2bff      	cmp	r3, #255	@ 0xff
 800536c:	d01c      	beq.n	80053a8 <optiga_cmd_get_error_code_handler+0x19c>
            return_status = me->p_optiga->optiga_comms_buffer[OPTIGA_CMD_APDU_INDATA_OFFSET];
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	7d9b      	ldrb	r3, [r3, #22]
 8005374:	81fb      	strh	r3, [r7, #14]
            return_status = return_status | OPTIGA_DEVICE_ERROR;
 8005376:	89fb      	ldrh	r3, [r7, #14]
 8005378:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800537c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005380:	81fb      	strh	r3, [r7, #14]
            me->cmd_next_execution_state = OPTIGA_CMD_EXEC_PROCESS_RESPONSE;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2203      	movs	r2, #3
 8005386:	759a      	strb	r2, [r3, #22]
            me->cmd_sub_execution_state = OPTIGA_CMD_EXEC_PROCESS_OPTIGA_RESPONSE;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	220a      	movs	r2, #10
 800538c:	75da      	strb	r2, [r3, #23]
            pal_os_event_register_callback_oneshot(me->p_optiga->p_pal_os_event_ctx,
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f8d3 0678 	ldr.w	r0, [r3, #1656]	@ 0x678
 8005396:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800539a:	687a      	ldr	r2, [r7, #4]
 800539c:	4905      	ldr	r1, [pc, #20]	@ (80053b4 <optiga_cmd_get_error_code_handler+0x1a8>)
 800539e:	f001 f985 	bl	80066ac <pal_os_event_register_callback_oneshot>
        break;
 80053a2:	e002      	b.n	80053aa <optiga_cmd_get_error_code_handler+0x19e>
            break;
 80053a4:	bf00      	nop
 80053a6:	e000      	b.n	80053aa <optiga_cmd_get_error_code_handler+0x19e>
                break;
 80053a8:	bf00      	nop

#undef OPTIGA_CMD_OFFSET
#undef OPTIGA_CMD_BYTES_TO_READ
#undef OPTIGA_CMD_GET_DATA_OBJECT_CMD
#undef OPTIGA_CMD_PARAM
    return (return_status);
 80053aa:	89fb      	ldrh	r3, [r7, #14]
}
 80053ac:	4618      	mov	r0, r3
 80053ae:	3714      	adds	r7, #20
 80053b0:	46bd      	mov	sp, r7
 80053b2:	bd90      	pop	{r4, r7, pc}
 80053b4:	080040d9 	.word	0x080040d9

080053b8 <optiga_cmd_open_application_handler>:

/*
* Open Application handler
*/
_STATIC_H optiga_lib_status_t optiga_cmd_open_application_handler(optiga_cmd_t * me)
{
 80053b8:	b580      	push	{r7, lr}
 80053ba:	b084      	sub	sp, #16
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
    uint16_t total_apdu_length;
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;
 80053c0:	f240 2302 	movw	r3, #514	@ 0x202
 80053c4:	81fb      	strh	r3, [r7, #14]

    switch ((uint8_t)me->cmd_next_execution_state)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	7d9b      	ldrb	r3, [r3, #22]
 80053ca:	2b02      	cmp	r3, #2
 80053cc:	d002      	beq.n	80053d4 <optiga_cmd_open_application_handler+0x1c>
 80053ce:	2b03      	cmp	r3, #3
 80053d0:	d075      	beq.n	80054be <optiga_cmd_open_application_handler+0x106>
            return_status = OPTIGA_LIB_SUCCESS;

        }
        break;
        default:
            break;
 80053d2:	e08e      	b.n	80054f2 <optiga_cmd_open_application_handler+0x13a>
            total_apdu_length = OPTIGA_CMD_APDU_HEADER_SIZE + sizeof(g_optiga_unique_application_identifier);
 80053d4:	2314      	movs	r3, #20
 80053d6:	81bb      	strh	r3, [r7, #12]
            total_apdu_length += ((OPTIGA_CMD_PARAM_INITIALIZE_APP_CONTEXT == me->cmd_param) ? (0) :
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	7e5b      	ldrb	r3, [r3, #25]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d101      	bne.n	80053e4 <optiga_cmd_open_application_handler+0x2c>
 80053e0:	2200      	movs	r2, #0
 80053e2:	e000      	b.n	80053e6 <optiga_cmd_open_application_handler+0x2e>
 80053e4:	2208      	movs	r2, #8
 80053e6:	89bb      	ldrh	r3, [r7, #12]
 80053e8:	4413      	add	r3, r2
 80053ea:	81bb      	strh	r3, [r7, #12]
            if (OPTIGA_MAX_COMMS_BUFFER_SIZE < total_apdu_length)
 80053ec:	89bb      	ldrh	r3, [r7, #12]
 80053ee:	f240 6215 	movw	r2, #1557	@ 0x615
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d903      	bls.n	80053fe <optiga_cmd_open_application_handler+0x46>
                return_status = OPTIGA_CMD_ERROR_MEMORY_INSUFFICIENT;
 80053f6:	f44f 7301 	mov.w	r3, #516	@ 0x204
 80053fa:	81fb      	strh	r3, [r7, #14]
                break;
 80053fc:	e079      	b.n	80054f2 <optiga_cmd_open_application_handler+0x13a>
            if (OPTIGA_CMD_PARAM_INITIALIZE_APP_CONTEXT != me->cmd_param)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	7e5b      	ldrb	r3, [r3, #25]
 8005402:	2b00      	cmp	r3, #0
 8005404:	d005      	beq.n	8005412 <optiga_cmd_open_application_handler+0x5a>
                if (OPTIGA_LIB_SUCCESS != optiga_cmd_restore_context(me))
 8005406:	6878      	ldr	r0, [r7, #4]
 8005408:	f7ff f9df 	bl	80047ca <optiga_cmd_restore_context>
 800540c:	4603      	mov	r3, r0
 800540e:	2b00      	cmp	r3, #0
 8005410:	d16e      	bne.n	80054f0 <optiga_cmd_open_application_handler+0x138>
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_OPEN_APPLICATION,
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	7e59      	ldrb	r1, [r3, #25]
                                           ((OPTIGA_CMD_PARAM_INITIALIZE_APP_CONTEXT == me->cmd_param) ?
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	7e5b      	ldrb	r3, [r3, #25]
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_OPEN_APPLICATION,
 800541a:	2b00      	cmp	r3, #0
 800541c:	d101      	bne.n	8005422 <optiga_cmd_open_application_handler+0x6a>
 800541e:	2210      	movs	r2, #16
 8005420:	e000      	b.n	8005424 <optiga_cmd_open_application_handler+0x6c>
 8005422:	2218      	movs	r2, #24
                                           me->p_optiga->optiga_comms_buffer + OPTIGA_COMMS_DATA_OFFSET);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	330d      	adds	r3, #13
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_OPEN_APPLICATION,
 800542a:	3305      	adds	r3, #5
 800542c:	20f0      	movs	r0, #240	@ 0xf0
 800542e:	f7fe fe30 	bl	8004092 <optiga_cmd_prepare_apdu_header>
            pal_os_memcpy(me->p_optiga->optiga_comms_buffer + OPTIGA_CMD_APDU_INDATA_OFFSET,
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	330d      	adds	r3, #13
 8005438:	3309      	adds	r3, #9
 800543a:	2210      	movs	r2, #16
 800543c:	492f      	ldr	r1, [pc, #188]	@ (80054fc <optiga_cmd_open_application_handler+0x144>)
 800543e:	4618      	mov	r0, r3
 8005440:	f001 f9c9 	bl	80067d6 <pal_os_memcpy>
            if (OPTIGA_CMD_PARAM_INITIALIZE_APP_CONTEXT != me->cmd_param)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	7e5b      	ldrb	r3, [r3, #25]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d00b      	beq.n	8005464 <optiga_cmd_open_application_handler+0xac>
                pal_os_memcpy(&me->p_optiga->optiga_comms_buffer[OPTIGA_CMD_APDU_INDATA_OFFSET +
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f103 0026 	add.w	r0, r3, #38	@ 0x26
                              me->p_optiga->optiga_context_handle_buffer,
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f503 63d0 	add.w	r3, r3, #1664	@ 0x680
                pal_os_memcpy(&me->p_optiga->optiga_comms_buffer[OPTIGA_CMD_APDU_INDATA_OFFSET +
 800545c:	2208      	movs	r2, #8
 800545e:	4619      	mov	r1, r3
 8005460:	f001 f9b9 	bl	80067d6 <pal_os_memcpy>
                                           ((OPTIGA_CMD_PARAM_INITIALIZE_APP_CONTEXT == me->cmd_param) ?
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	7e5b      	ldrb	r3, [r3, #25]
            me->p_optiga->comms_tx_size = (OPTIGA_CMD_APDU_HEADER_SIZE +
 8005468:	2b00      	cmp	r3, #0
 800546a:	d101      	bne.n	8005470 <optiga_cmd_open_application_handler+0xb8>
 800546c:	2214      	movs	r2, #20
 800546e:	e000      	b.n	8005472 <optiga_cmd_open_application_handler+0xba>
 8005470:	221c      	movs	r2, #28
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	809a      	strh	r2, [r3, #4]
            pal_os_memset(me->p_optiga->optiga_context_handle_buffer,
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f503 63d0 	add.w	r3, r3, #1664	@ 0x680
 8005480:	2208      	movs	r2, #8
 8005482:	2100      	movs	r1, #0
 8005484:	4618      	mov	r0, r3
 8005486:	f001 f9b5 	bl	80067f4 <pal_os_memset>
            if (OPTIGA_LIB_PAL_DATA_STORE_NOT_CONFIGURED != me->optiga_context_datastore_id)
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 800548e:	2b00      	cmp	r3, #0
 8005490:	d012      	beq.n	80054b8 <optiga_cmd_open_application_handler+0x100>
                return_status = pal_os_datastore_write(me->optiga_context_datastore_id,
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	8c58      	ldrh	r0, [r3, #34]	@ 0x22
                                                       me->p_optiga->optiga_context_handle_buffer,
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f503 63d0 	add.w	r3, r3, #1664	@ 0x680
                return_status = pal_os_datastore_write(me->optiga_context_datastore_id,
 800549e:	2208      	movs	r2, #8
 80054a0:	4619      	mov	r1, r3
 80054a2:	f000 ffbf 	bl	8006424 <pal_os_datastore_write>
 80054a6:	4603      	mov	r3, r0
 80054a8:	81fb      	strh	r3, [r7, #14]
                if (PAL_STATUS_SUCCESS != return_status)
 80054aa:	89fb      	ldrh	r3, [r7, #14]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d003      	beq.n	80054b8 <optiga_cmd_open_application_handler+0x100>
                    return_status = OPTIGA_CMD_ERROR;
 80054b0:	f240 2302 	movw	r3, #514	@ 0x202
 80054b4:	81fb      	strh	r3, [r7, #14]
                    break;
 80054b6:	e01c      	b.n	80054f2 <optiga_cmd_open_application_handler+0x13a>
            return_status = OPTIGA_LIB_SUCCESS;
 80054b8:	2300      	movs	r3, #0
 80054ba:	81fb      	strh	r3, [r7, #14]
        break;
 80054bc:	e019      	b.n	80054f2 <optiga_cmd_open_application_handler+0x13a>
            if (OPTIGA_CMD_APDU_SUCCESS != me->p_optiga->optiga_comms_buffer[OPTIGA_COMMS_DATA_OFFSET])
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	7c9b      	ldrb	r3, [r3, #18]
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d00b      	beq.n	80054e0 <optiga_cmd_open_application_handler+0x128>
                SET_DEV_ERROR_NOTIFICATION(OPTIGA_CMD_EXIT_HANDLER_CALL);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	7f5b      	ldrb	r3, [r3, #29]
 80054cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80054d0:	b2da      	uxtb	r2, r3
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	775a      	strb	r2, [r3, #29]
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	7f5a      	ldrb	r2, [r3, #29]
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	775a      	strb	r2, [r3, #29]
                break;
 80054de:	e008      	b.n	80054f2 <optiga_cmd_open_application_handler+0x13a>
            me->p_optiga->p_optiga_comms->manage_context_operation = OPTIGA_COMMS_SESSION_CONTEXT_NONE;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	2233      	movs	r2, #51	@ 0x33
 80054e8:	751a      	strb	r2, [r3, #20]
            return_status = OPTIGA_LIB_SUCCESS;
 80054ea:	2300      	movs	r3, #0
 80054ec:	81fb      	strh	r3, [r7, #14]
        break;
 80054ee:	e000      	b.n	80054f2 <optiga_cmd_open_application_handler+0x13a>
                    break;
 80054f0:	bf00      	nop
    }

    return (return_status);
 80054f2:	89fb      	ldrh	r3, [r7, #14]
}
 80054f4:	4618      	mov	r0, r3
 80054f6:	3710      	adds	r7, #16
 80054f8:	46bd      	mov	sp, r7
 80054fa:	bd80      	pop	{r7, pc}
 80054fc:	0800d838 	.word	0x0800d838

08005500 <optiga_cmd_open_application>:


optiga_lib_status_t optiga_cmd_open_application(optiga_cmd_t * me, uint8_t cmd_param, void * params)
{
 8005500:	b580      	push	{r7, lr}
 8005502:	b088      	sub	sp, #32
 8005504:	af04      	add	r7, sp, #16
 8005506:	60f8      	str	r0, [r7, #12]
 8005508:	460b      	mov	r3, r1
 800550a:	607a      	str	r2, [r7, #4]
 800550c:	72fb      	strb	r3, [r7, #11]
    OPTIGA_CMD_LOG_MESSAGE(__FUNCTION__);
    optiga_cmd_execute(me,
 800550e:	7af9      	ldrb	r1, [r7, #11]
 8005510:	23f0      	movs	r3, #240	@ 0xf0
 8005512:	9302      	str	r3, [sp, #8]
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	9301      	str	r3, [sp, #4]
 8005518:	2300      	movs	r3, #0
 800551a:	9300      	str	r3, [sp, #0]
 800551c:	2300      	movs	r3, #0
 800551e:	4a04      	ldr	r2, [pc, #16]	@ (8005530 <optiga_cmd_open_application+0x30>)
 8005520:	68f8      	ldr	r0, [r7, #12]
 8005522:	f7fe fde5 	bl	80040f0 <optiga_cmd_execute>
                       OPTIGA_CMD_EXEC_COMMS_OPEN_ACQUIRE_LOCK,
                       params,
                       //lint --e{835} suppress "Upper 8 bits of apdu_data is kept as zero and is reserved for future enhancements"
                       OPTIGA_CMD_SET_APDU_DATA(OPTIGA_CMD_OPEN_APPLICATION, OPTIGA_CMD_ZERO_LENGTH_OR_VALUE));

    return (OPTIGA_LIB_SUCCESS);
 8005526:	2300      	movs	r3, #0
}
 8005528:	4618      	mov	r0, r3
 800552a:	3710      	adds	r7, #16
 800552c:	46bd      	mov	sp, r7
 800552e:	bd80      	pop	{r7, pc}
 8005530:	080053b9 	.word	0x080053b9

08005534 <optiga_cmd_get_data_object_handler>:

/*
* Get Data Object handler
*/
_STATIC_H optiga_lib_status_t optiga_cmd_get_data_object_handler(optiga_cmd_t * me)
{
 8005534:	b580      	push	{r7, lr}
 8005536:	b088      	sub	sp, #32
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
    uint16_t total_apdu_length;
    optiga_get_data_object_params_t * p_optiga_read_data = (optiga_get_data_object_params_t *)me->p_input;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	689b      	ldr	r3, [r3, #8]
 8005540:	617b      	str	r3, [r7, #20]
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;
 8005542:	f240 2302 	movw	r3, #514	@ 0x202
 8005546:	83fb      	strh	r3, [r7, #30]
    uint16_t index_for_data = OPTIGA_CMD_APDU_INDATA_OFFSET;
 8005548:	2309      	movs	r3, #9
 800554a:	83bb      	strh	r3, [r7, #28]
    uint16_t size_to_read, data_read;
    uint8_t cmd = OPTIGA_CMD_GET_DATA_OBJECT;
 800554c:	2381      	movs	r3, #129	@ 0x81
 800554e:	76fb      	strb	r3, [r7, #27]
    switch ((uint8_t)me->cmd_next_execution_state)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	7d9b      	ldrb	r3, [r3, #22]
 8005554:	2b02      	cmp	r3, #2
 8005556:	d002      	beq.n	800555e <optiga_cmd_get_data_object_handler+0x2a>
 8005558:	2b03      	cmp	r3, #3
 800555a:	d06e      	beq.n	800563a <optiga_cmd_get_data_object_handler+0x106>
                return_status = OPTIGA_LIB_SUCCESS;
            }
        }
        break;
        default:
            break;
 800555c:	e0ec      	b.n	8005738 <optiga_cmd_get_data_object_handler+0x204>
            total_apdu_length = OPTIGA_CMD_APDU_HEADER_SIZE + OPTIGA_CMD_UINT16_SIZE_IN_BYTES +
 800555e:	230a      	movs	r3, #10
 8005560:	823b      	strh	r3, [r7, #16]
            if (OPTIGA_MAX_COMMS_BUFFER_SIZE < total_apdu_length)
 8005562:	8a3b      	ldrh	r3, [r7, #16]
 8005564:	f240 6215 	movw	r2, #1557	@ 0x615
 8005568:	4293      	cmp	r3, r2
 800556a:	d907      	bls.n	800557c <optiga_cmd_get_data_object_handler+0x48>
                return_status = OPTIGA_CMD_ERROR_MEMORY_INSUFFICIENT;
 800556c:	f44f 7301 	mov.w	r3, #516	@ 0x204
 8005570:	83fb      	strh	r3, [r7, #30]
                *(p_optiga_read_data->ref_bytes_to_read) = 0x00;
 8005572:	697b      	ldr	r3, [r7, #20]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	2200      	movs	r2, #0
 8005578:	801a      	strh	r2, [r3, #0]
                break;
 800557a:	e0dd      	b.n	8005738 <optiga_cmd_get_data_object_handler+0x204>
            optiga_common_set_uint16(&me->p_optiga->optiga_comms_buffer[index_for_data],
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681a      	ldr	r2, [r3, #0]
 8005580:	8bbb      	ldrh	r3, [r7, #28]
 8005582:	3308      	adds	r3, #8
 8005584:	4413      	add	r3, r2
 8005586:	1d5a      	adds	r2, r3, #5
 8005588:	697b      	ldr	r3, [r7, #20]
 800558a:	891b      	ldrh	r3, [r3, #8]
 800558c:	4619      	mov	r1, r3
 800558e:	4610      	mov	r0, r2
 8005590:	f000 faec 	bl	8005b6c <optiga_common_set_uint16>
            index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;
 8005594:	8bbb      	ldrh	r3, [r7, #28]
 8005596:	3302      	adds	r3, #2
 8005598:	83bb      	strh	r3, [r7, #28]
            size_to_read = MIN((OPTIGA_MAX_COMMS_BUFFER_SIZE - OPTIGA_CMD_APDU_HEADER_SIZE),
 800559a:	697b      	ldr	r3, [r7, #20]
 800559c:	899b      	ldrh	r3, [r3, #12]
 800559e:	461a      	mov	r2, r3
 80055a0:	697b      	ldr	r3, [r7, #20]
 80055a2:	89db      	ldrh	r3, [r3, #14]
 80055a4:	1ad3      	subs	r3, r2, r3
 80055a6:	f240 6211 	movw	r2, #1553	@ 0x611
 80055aa:	4293      	cmp	r3, r2
 80055ac:	bfa8      	it	ge
 80055ae:	4613      	movge	r3, r2
 80055b0:	81fb      	strh	r3, [r7, #14]
            if (OPTIGA_CMD_READ_DATA == p_optiga_read_data->data_or_metadata)
 80055b2:	697b      	ldr	r3, [r7, #20]
 80055b4:	7c9b      	ldrb	r3, [r3, #18]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d11f      	bne.n	80055fa <optiga_cmd_get_data_object_handler+0xc6>
                optiga_common_set_uint16(&me->p_optiga->optiga_comms_buffer[index_for_data],
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681a      	ldr	r2, [r3, #0]
 80055be:	8bbb      	ldrh	r3, [r7, #28]
 80055c0:	3308      	adds	r3, #8
 80055c2:	4413      	add	r3, r2
 80055c4:	1d58      	adds	r0, r3, #5
                           (p_optiga_read_data->offset + p_optiga_read_data->accumulated_size));
 80055c6:	697b      	ldr	r3, [r7, #20]
 80055c8:	895a      	ldrh	r2, [r3, #10]
 80055ca:	697b      	ldr	r3, [r7, #20]
 80055cc:	89db      	ldrh	r3, [r3, #14]
                optiga_common_set_uint16(&me->p_optiga->optiga_comms_buffer[index_for_data],
 80055ce:	4413      	add	r3, r2
 80055d0:	b29b      	uxth	r3, r3
 80055d2:	4619      	mov	r1, r3
 80055d4:	f000 faca 	bl	8005b6c <optiga_common_set_uint16>
                index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;
 80055d8:	8bbb      	ldrh	r3, [r7, #28]
 80055da:	3302      	adds	r3, #2
 80055dc:	83bb      	strh	r3, [r7, #28]
                optiga_common_set_uint16(&me->p_optiga->optiga_comms_buffer[index_for_data],
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681a      	ldr	r2, [r3, #0]
 80055e2:	8bbb      	ldrh	r3, [r7, #28]
 80055e4:	3308      	adds	r3, #8
 80055e6:	4413      	add	r3, r2
 80055e8:	3305      	adds	r3, #5
 80055ea:	89fa      	ldrh	r2, [r7, #14]
 80055ec:	4611      	mov	r1, r2
 80055ee:	4618      	mov	r0, r3
 80055f0:	f000 fabc 	bl	8005b6c <optiga_common_set_uint16>
                index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;
 80055f4:	8bbb      	ldrh	r3, [r7, #28]
 80055f6:	3302      	adds	r3, #2
 80055f8:	83bb      	strh	r3, [r7, #28]
            if (OPTIGA_CMD_LAST_ERROR_CODE == p_optiga_read_data->oid)
 80055fa:	697b      	ldr	r3, [r7, #20]
 80055fc:	891b      	ldrh	r3, [r3, #8]
 80055fe:	f24f 12c2 	movw	r2, #61890	@ 0xf1c2
 8005602:	4293      	cmp	r3, r2
 8005604:	d101      	bne.n	800560a <optiga_cmd_get_data_object_handler+0xd6>
                cmd = OPTIGA_CMD_GET_DATA_OBJECT_NO_ERROR_CLEAR;
 8005606:	2301      	movs	r3, #1
 8005608:	76fb      	strb	r3, [r7, #27]
            optiga_cmd_prepare_apdu_header(cmd,
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	7e59      	ldrb	r1, [r3, #25]
 800560e:	8bbb      	ldrh	r3, [r7, #28]
 8005610:	3b09      	subs	r3, #9
 8005612:	b29a      	uxth	r2, r3
                                           (me->p_optiga->optiga_comms_buffer + OPTIGA_COMMS_DATA_OFFSET));
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	330d      	adds	r3, #13
            optiga_cmd_prepare_apdu_header(cmd,
 800561a:	3305      	adds	r3, #5
 800561c:	7ef8      	ldrb	r0, [r7, #27]
 800561e:	f7fe fd38 	bl	8004092 <optiga_cmd_prepare_apdu_header>
            me->p_optiga->comms_tx_size = index_for_data - OPTIGA_COMMS_DATA_OFFSET;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	8bba      	ldrh	r2, [r7, #28]
 8005628:	3a05      	subs	r2, #5
 800562a:	b292      	uxth	r2, r2
 800562c:	809a      	strh	r2, [r3, #4]
            p_optiga_read_data->last_read_size = size_to_read;
 800562e:	697b      	ldr	r3, [r7, #20]
 8005630:	89fa      	ldrh	r2, [r7, #14]
 8005632:	821a      	strh	r2, [r3, #16]
            return_status = OPTIGA_LIB_SUCCESS;
 8005634:	2300      	movs	r3, #0
 8005636:	83fb      	strh	r3, [r7, #30]
        break;
 8005638:	e07e      	b.n	8005738 <optiga_cmd_get_data_object_handler+0x204>
            me->chaining_ongoing = FALSE;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	2200      	movs	r2, #0
 800563e:	761a      	strb	r2, [r3, #24]
            if (OPTIGA_CMD_APDU_SUCCESS != me->p_optiga->optiga_comms_buffer[OPTIGA_COMMS_DATA_OFFSET])
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	7c9b      	ldrb	r3, [r3, #18]
 8005646:	2b00      	cmp	r3, #0
 8005648:	d025      	beq.n	8005696 <optiga_cmd_get_data_object_handler+0x162>
                if (OPTIGA_CMD_ZERO_LENGTH_OR_VALUE != p_optiga_read_data->accumulated_size)
 800564a:	697b      	ldr	r3, [r7, #20]
 800564c:	89db      	ldrh	r3, [r3, #14]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d00e      	beq.n	8005670 <optiga_cmd_get_data_object_handler+0x13c>
                    SET_DEV_ERROR_NOTIFICATION(OPTIGA_CMD_ENTER_HANDLER_CALL);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	7f5b      	ldrb	r3, [r3, #29]
 8005656:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800565a:	b2da      	uxtb	r2, r3
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	775a      	strb	r2, [r3, #29]
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	7f5b      	ldrb	r3, [r3, #29]
 8005664:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005668:	b2da      	uxtb	r2, r3
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	775a      	strb	r2, [r3, #29]
 800566e:	e00e      	b.n	800568e <optiga_cmd_get_data_object_handler+0x15a>
                    SET_DEV_ERROR_NOTIFICATION(OPTIGA_CMD_EXIT_HANDLER_CALL);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	7f5b      	ldrb	r3, [r3, #29]
 8005674:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005678:	b2da      	uxtb	r2, r3
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	775a      	strb	r2, [r3, #29]
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	7f5a      	ldrb	r2, [r3, #29]
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	775a      	strb	r2, [r3, #29]
                    *(p_optiga_read_data->ref_bytes_to_read) = 0x00;
 8005686:	697b      	ldr	r3, [r7, #20]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	2200      	movs	r2, #0
 800568c:	801a      	strh	r2, [r3, #0]
                return_status = OPTIGA_CMD_ERROR;
 800568e:	f240 2302 	movw	r3, #514	@ 0x202
 8005692:	83fb      	strh	r3, [r7, #30]
        break;
 8005694:	e04f      	b.n	8005736 <optiga_cmd_get_data_object_handler+0x202>
            else if (me->exit_status == (optiga_lib_status_t)(OPTIGA_CMD_OUT_OF_BOUNDARY_ERROR | OPTIGA_DEVICE_ERROR))
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	8c1b      	ldrh	r3, [r3, #32]
 800569a:	f248 0208 	movw	r2, #32776	@ 0x8008
 800569e:	4293      	cmp	r3, r2
 80056a0:	d107      	bne.n	80056b2 <optiga_cmd_get_data_object_handler+0x17e>
                *(p_optiga_read_data->ref_bytes_to_read) = p_optiga_read_data->accumulated_size;
 80056a2:	697b      	ldr	r3, [r7, #20]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	697a      	ldr	r2, [r7, #20]
 80056a8:	89d2      	ldrh	r2, [r2, #14]
 80056aa:	801a      	strh	r2, [r3, #0]
                return_status = OPTIGA_LIB_SUCCESS;
 80056ac:	2300      	movs	r3, #0
 80056ae:	83fb      	strh	r3, [r7, #30]
        break;
 80056b0:	e041      	b.n	8005736 <optiga_cmd_get_data_object_handler+0x202>
                data_read = me->p_optiga->comms_rx_size - OPTIGA_CMD_APDU_HEADER_SIZE;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	88db      	ldrh	r3, [r3, #6]
 80056b8:	3b04      	subs	r3, #4
 80056ba:	827b      	strh	r3, [r7, #18]
                if (p_optiga_read_data->bytes_to_read < data_read)
 80056bc:	697b      	ldr	r3, [r7, #20]
 80056be:	899b      	ldrh	r3, [r3, #12]
 80056c0:	8a7a      	ldrh	r2, [r7, #18]
 80056c2:	429a      	cmp	r2, r3
 80056c4:	d907      	bls.n	80056d6 <optiga_cmd_get_data_object_handler+0x1a2>
                    return_status = OPTIGA_CMD_ERROR_MEMORY_INSUFFICIENT;
 80056c6:	f44f 7301 	mov.w	r3, #516	@ 0x204
 80056ca:	83fb      	strh	r3, [r7, #30]
                    *(p_optiga_read_data->ref_bytes_to_read) = 0x00;
 80056cc:	697b      	ldr	r3, [r7, #20]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	2200      	movs	r2, #0
 80056d2:	801a      	strh	r2, [r3, #0]
                    break;
 80056d4:	e030      	b.n	8005738 <optiga_cmd_get_data_object_handler+0x204>
                pal_os_memcpy(p_optiga_read_data->buffer + p_optiga_read_data->accumulated_size,
 80056d6:	697b      	ldr	r3, [r7, #20]
 80056d8:	685b      	ldr	r3, [r3, #4]
 80056da:	697a      	ldr	r2, [r7, #20]
 80056dc:	89d2      	ldrh	r2, [r2, #14]
 80056de:	1898      	adds	r0, r3, r2
                              me->p_optiga->optiga_comms_buffer + OPTIGA_CMD_APDU_INDATA_OFFSET,
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	330d      	adds	r3, #13
                pal_os_memcpy(p_optiga_read_data->buffer + p_optiga_read_data->accumulated_size,
 80056e6:	3309      	adds	r3, #9
 80056e8:	8a7a      	ldrh	r2, [r7, #18]
 80056ea:	4619      	mov	r1, r3
 80056ec:	f001 f873 	bl	80067d6 <pal_os_memcpy>
                p_optiga_read_data->accumulated_size += data_read;
 80056f0:	697b      	ldr	r3, [r7, #20]
 80056f2:	89da      	ldrh	r2, [r3, #14]
 80056f4:	8a7b      	ldrh	r3, [r7, #18]
 80056f6:	4413      	add	r3, r2
 80056f8:	b29a      	uxth	r2, r3
 80056fa:	697b      	ldr	r3, [r7, #20]
 80056fc:	81da      	strh	r2, [r3, #14]
                if ((p_optiga_read_data->last_read_size > data_read) ||
 80056fe:	697b      	ldr	r3, [r7, #20]
 8005700:	8a1b      	ldrh	r3, [r3, #16]
 8005702:	8a7a      	ldrh	r2, [r7, #18]
 8005704:	429a      	cmp	r2, r3
 8005706:	d305      	bcc.n	8005714 <optiga_cmd_get_data_object_handler+0x1e0>
                    (p_optiga_read_data->accumulated_size == p_optiga_read_data->bytes_to_read))
 8005708:	697b      	ldr	r3, [r7, #20]
 800570a:	89da      	ldrh	r2, [r3, #14]
 800570c:	697b      	ldr	r3, [r7, #20]
 800570e:	899b      	ldrh	r3, [r3, #12]
                if ((p_optiga_read_data->last_read_size > data_read) ||
 8005710:	429a      	cmp	r2, r3
 8005712:	d10b      	bne.n	800572c <optiga_cmd_get_data_object_handler+0x1f8>
                    *(p_optiga_read_data->ref_bytes_to_read) = p_optiga_read_data->accumulated_size;
 8005714:	697b      	ldr	r3, [r7, #20]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	697a      	ldr	r2, [r7, #20]
 800571a:	89d2      	ldrh	r2, [r2, #14]
 800571c:	801a      	strh	r2, [r3, #0]
                    p_optiga_read_data->accumulated_size = 0;
 800571e:	697b      	ldr	r3, [r7, #20]
 8005720:	2200      	movs	r2, #0
 8005722:	81da      	strh	r2, [r3, #14]
                    p_optiga_read_data->last_read_size = 0;
 8005724:	697b      	ldr	r3, [r7, #20]
 8005726:	2200      	movs	r2, #0
 8005728:	821a      	strh	r2, [r3, #16]
 800572a:	e002      	b.n	8005732 <optiga_cmd_get_data_object_handler+0x1fe>
                    me->chaining_ongoing = TRUE;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2201      	movs	r2, #1
 8005730:	761a      	strb	r2, [r3, #24]
                return_status = OPTIGA_LIB_SUCCESS;
 8005732:	2300      	movs	r3, #0
 8005734:	83fb      	strh	r3, [r7, #30]
        break;
 8005736:	bf00      	nop
    }

    return (return_status);
 8005738:	8bfb      	ldrh	r3, [r7, #30]
}
 800573a:	4618      	mov	r0, r3
 800573c:	3720      	adds	r7, #32
 800573e:	46bd      	mov	sp, r7
 8005740:	bd80      	pop	{r7, pc}
	...

08005744 <optiga_cmd_get_data_object>:

optiga_lib_status_t optiga_cmd_get_data_object(optiga_cmd_t * me, uint8_t cmd_param,
                                               optiga_get_data_object_params_t * params)
{
 8005744:	b580      	push	{r7, lr}
 8005746:	b088      	sub	sp, #32
 8005748:	af04      	add	r7, sp, #16
 800574a:	60f8      	str	r0, [r7, #12]
 800574c:	460b      	mov	r3, r1
 800574e:	607a      	str	r2, [r7, #4]
 8005750:	72fb      	strb	r3, [r7, #11]
    OPTIGA_CMD_LOG_MESSAGE(__FUNCTION__);
    optiga_cmd_execute(me,
 8005752:	7af9      	ldrb	r1, [r7, #11]
 8005754:	2381      	movs	r3, #129	@ 0x81
 8005756:	9302      	str	r3, [sp, #8]
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	9301      	str	r3, [sp, #4]
 800575c:	2306      	movs	r3, #6
 800575e:	9300      	str	r3, [sp, #0]
 8005760:	2302      	movs	r3, #2
 8005762:	4a04      	ldr	r2, [pc, #16]	@ (8005774 <optiga_cmd_get_data_object+0x30>)
 8005764:	68f8      	ldr	r0, [r7, #12]
 8005766:	f7fe fcc3 	bl	80040f0 <optiga_cmd_execute>
                       OPTIGA_CMD_EXEC_REQUEST_LOCK,
                       params,
                       //lint --e{835} suppress "Upper 8 bits of apdu_data is kept as zero and is reserved for future enhancements"
                       OPTIGA_CMD_SET_APDU_DATA(OPTIGA_CMD_GET_DATA_OBJECT, OPTIGA_CMD_ZERO_LENGTH_OR_VALUE));

    return (OPTIGA_LIB_SUCCESS);
 800576a:	2300      	movs	r3, #0
}
 800576c:	4618      	mov	r0, r3
 800576e:	3710      	adds	r7, #16
 8005770:	46bd      	mov	sp, r7
 8005772:	bd80      	pop	{r7, pc}
 8005774:	08005535 	.word	0x08005535

08005778 <optiga_cmd_set_data_object_handler>:

/*
* Set Data Object handler
*/
_STATIC_H optiga_lib_status_t optiga_cmd_set_data_object_handler(optiga_cmd_t * me)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b086      	sub	sp, #24
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
    uint16_t total_apdu_length;
    optiga_set_data_object_params_t * p_optiga_write_data = (optiga_set_data_object_params_t *)me->p_input;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	689b      	ldr	r3, [r3, #8]
 8005784:	613b      	str	r3, [r7, #16]
    optiga_lib_status_t return_status = OPTIGA_CMD_ERROR;
 8005786:	f240 2302 	movw	r3, #514	@ 0x202
 800578a:	82fb      	strh	r3, [r7, #22]
    uint16_t size_to_send;
    uint16_t index_for_data = OPTIGA_CMD_APDU_INDATA_OFFSET;
 800578c:	2309      	movs	r3, #9
 800578e:	81fb      	strh	r3, [r7, #14]

    switch ((uint8_t)me->cmd_next_execution_state)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	7d9b      	ldrb	r3, [r3, #22]
 8005794:	2b02      	cmp	r3, #2
 8005796:	d003      	beq.n	80057a0 <optiga_cmd_set_data_object_handler+0x28>
 8005798:	2b03      	cmp	r3, #3
 800579a:	f000 8087 	beq.w	80058ac <optiga_cmd_set_data_object_handler+0x134>
            OPTIGA_CMD_LOG_MESSAGE("Response of set data command is processed...");
            return_status = OPTIGA_LIB_SUCCESS;
        }
        break;
        default:
            break;
 800579e:	e099      	b.n	80058d4 <optiga_cmd_set_data_object_handler+0x15c>
            me->chaining_ongoing = FALSE;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2200      	movs	r2, #0
 80057a4:	761a      	strb	r2, [r3, #24]
            optiga_common_set_uint16(&me->p_optiga->optiga_comms_buffer[index_for_data],
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681a      	ldr	r2, [r3, #0]
 80057aa:	89fb      	ldrh	r3, [r7, #14]
 80057ac:	3308      	adds	r3, #8
 80057ae:	4413      	add	r3, r2
 80057b0:	1d5a      	adds	r2, r3, #5
 80057b2:	693b      	ldr	r3, [r7, #16]
 80057b4:	889b      	ldrh	r3, [r3, #4]
 80057b6:	4619      	mov	r1, r3
 80057b8:	4610      	mov	r0, r2
 80057ba:	f000 f9d7 	bl	8005b6c <optiga_common_set_uint16>
            index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;
 80057be:	89fb      	ldrh	r3, [r7, #14]
 80057c0:	3302      	adds	r3, #2
 80057c2:	81fb      	strh	r3, [r7, #14]
            optiga_common_set_uint16(&me->p_optiga->optiga_comms_buffer[index_for_data],
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681a      	ldr	r2, [r3, #0]
 80057c8:	89fb      	ldrh	r3, [r7, #14]
 80057ca:	3308      	adds	r3, #8
 80057cc:	4413      	add	r3, r2
 80057ce:	1d58      	adds	r0, r3, #5
                                     (p_optiga_write_data->offset + p_optiga_write_data->written_size));
 80057d0:	693b      	ldr	r3, [r7, #16]
 80057d2:	88da      	ldrh	r2, [r3, #6]
 80057d4:	693b      	ldr	r3, [r7, #16]
 80057d6:	895b      	ldrh	r3, [r3, #10]
            optiga_common_set_uint16(&me->p_optiga->optiga_comms_buffer[index_for_data],
 80057d8:	4413      	add	r3, r2
 80057da:	b29b      	uxth	r3, r3
 80057dc:	4619      	mov	r1, r3
 80057de:	f000 f9c5 	bl	8005b6c <optiga_common_set_uint16>
            index_for_data += OPTIGA_CMD_UINT16_SIZE_IN_BYTES;
 80057e2:	89fb      	ldrh	r3, [r7, #14]
 80057e4:	3302      	adds	r3, #2
 80057e6:	81fb      	strh	r3, [r7, #14]
            size_to_send = MIN((OPTIGA_MAX_COMMS_BUFFER_SIZE + OPTIGA_COMMS_DATA_OFFSET - index_for_data),
 80057e8:	693b      	ldr	r3, [r7, #16]
 80057ea:	891b      	ldrh	r3, [r3, #8]
 80057ec:	461a      	mov	r2, r3
 80057ee:	693b      	ldr	r3, [r7, #16]
 80057f0:	895b      	ldrh	r3, [r3, #10]
 80057f2:	1ad2      	subs	r2, r2, r3
 80057f4:	89fb      	ldrh	r3, [r7, #14]
 80057f6:	f5c3 63c3 	rsb	r3, r3, #1560	@ 0x618
 80057fa:	3302      	adds	r3, #2
 80057fc:	4293      	cmp	r3, r2
 80057fe:	bfa8      	it	ge
 8005800:	4613      	movge	r3, r2
 8005802:	81bb      	strh	r3, [r7, #12]
            total_apdu_length = OPTIGA_CMD_APDU_HEADER_SIZE + OPTIGA_CMD_UINT16_SIZE_IN_BYTES +
 8005804:	89bb      	ldrh	r3, [r7, #12]
 8005806:	3308      	adds	r3, #8
 8005808:	817b      	strh	r3, [r7, #10]
            if (OPTIGA_MAX_COMMS_BUFFER_SIZE < total_apdu_length)
 800580a:	897b      	ldrh	r3, [r7, #10]
 800580c:	f240 6215 	movw	r2, #1557	@ 0x615
 8005810:	4293      	cmp	r3, r2
 8005812:	d903      	bls.n	800581c <optiga_cmd_set_data_object_handler+0xa4>
                return_status = OPTIGA_CMD_ERROR_MEMORY_INSUFFICIENT;
 8005814:	f44f 7301 	mov.w	r3, #516	@ 0x204
 8005818:	82fb      	strh	r3, [r7, #22]
                break;
 800581a:	e05b      	b.n	80058d4 <optiga_cmd_set_data_object_handler+0x15c>
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_SET_DATA_OBJECT,
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	7e59      	ldrb	r1, [r3, #25]
 8005820:	89bb      	ldrh	r3, [r7, #12]
 8005822:	3304      	adds	r3, #4
 8005824:	b29a      	uxth	r2, r3
                                           me->p_optiga->optiga_comms_buffer + OPTIGA_COMMS_DATA_OFFSET);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	330d      	adds	r3, #13
            optiga_cmd_prepare_apdu_header(OPTIGA_CMD_SET_DATA_OBJECT,
 800582c:	3305      	adds	r3, #5
 800582e:	2082      	movs	r0, #130	@ 0x82
 8005830:	f7fe fc2f 	bl	8004092 <optiga_cmd_prepare_apdu_header>
            if (OPTIGA_UTIL_COUNT_DATA_OBJECT == me->cmd_param)
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	7e5b      	ldrb	r3, [r3, #25]
 8005838:	2b02      	cmp	r3, #2
 800583a:	d109      	bne.n	8005850 <optiga_cmd_set_data_object_handler+0xd8>
                *(me->p_optiga->optiga_comms_buffer + index_for_data) = p_optiga_write_data->count;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f103 020d 	add.w	r2, r3, #13
 8005844:	89fb      	ldrh	r3, [r7, #14]
 8005846:	4413      	add	r3, r2
 8005848:	693a      	ldr	r2, [r7, #16]
 800584a:	7b92      	ldrb	r2, [r2, #14]
 800584c:	701a      	strb	r2, [r3, #0]
 800584e:	e00e      	b.n	800586e <optiga_cmd_set_data_object_handler+0xf6>
                pal_os_memcpy(me->p_optiga->optiga_comms_buffer + index_for_data,
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f103 020d 	add.w	r2, r3, #13
 8005858:	89fb      	ldrh	r3, [r7, #14]
 800585a:	18d0      	adds	r0, r2, r3
                              p_optiga_write_data->buffer + p_optiga_write_data->written_size,
 800585c:	693b      	ldr	r3, [r7, #16]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	693a      	ldr	r2, [r7, #16]
 8005862:	8952      	ldrh	r2, [r2, #10]
 8005864:	4413      	add	r3, r2
                pal_os_memcpy(me->p_optiga->optiga_comms_buffer + index_for_data,
 8005866:	89ba      	ldrh	r2, [r7, #12]
 8005868:	4619      	mov	r1, r3
 800586a:	f000 ffb4 	bl	80067d6 <pal_os_memcpy>
            p_optiga_write_data->written_size += size_to_send;
 800586e:	693b      	ldr	r3, [r7, #16]
 8005870:	895a      	ldrh	r2, [r3, #10]
 8005872:	89bb      	ldrh	r3, [r7, #12]
 8005874:	4413      	add	r3, r2
 8005876:	b29a      	uxth	r2, r3
 8005878:	693b      	ldr	r3, [r7, #16]
 800587a:	815a      	strh	r2, [r3, #10]
            me->p_optiga->comms_tx_size = (index_for_data + size_to_send - OPTIGA_COMMS_DATA_OFFSET);
 800587c:	89fa      	ldrh	r2, [r7, #14]
 800587e:	89bb      	ldrh	r3, [r7, #12]
 8005880:	4413      	add	r3, r2
 8005882:	b29a      	uxth	r2, r3
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	3a05      	subs	r2, #5
 800588a:	b292      	uxth	r2, r2
 800588c:	809a      	strh	r2, [r3, #4]
            if (p_optiga_write_data->written_size != p_optiga_write_data->size)
 800588e:	693b      	ldr	r3, [r7, #16]
 8005890:	895a      	ldrh	r2, [r3, #10]
 8005892:	693b      	ldr	r3, [r7, #16]
 8005894:	891b      	ldrh	r3, [r3, #8]
 8005896:	429a      	cmp	r2, r3
 8005898:	d005      	beq.n	80058a6 <optiga_cmd_set_data_object_handler+0x12e>
                me->chaining_ongoing = TRUE;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2201      	movs	r2, #1
 800589e:	761a      	strb	r2, [r3, #24]
                me->cmd_param = OPTIGA_CMD_WRITE_ONLY;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2200      	movs	r2, #0
 80058a4:	765a      	strb	r2, [r3, #25]
            return_status = OPTIGA_LIB_SUCCESS;
 80058a6:	2300      	movs	r3, #0
 80058a8:	82fb      	strh	r3, [r7, #22]
        break;
 80058aa:	e013      	b.n	80058d4 <optiga_cmd_set_data_object_handler+0x15c>
            if (OPTIGA_CMD_APDU_SUCCESS != me->p_optiga->optiga_comms_buffer[OPTIGA_COMMS_DATA_OFFSET])
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	7c9b      	ldrb	r3, [r3, #18]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d00b      	beq.n	80058ce <optiga_cmd_set_data_object_handler+0x156>
                SET_DEV_ERROR_NOTIFICATION(OPTIGA_CMD_EXIT_HANDLER_CALL);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	7f5b      	ldrb	r3, [r3, #29]
 80058ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80058be:	b2da      	uxtb	r2, r3
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	775a      	strb	r2, [r3, #29]
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	7f5a      	ldrb	r2, [r3, #29]
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	775a      	strb	r2, [r3, #29]
                break;
 80058cc:	e002      	b.n	80058d4 <optiga_cmd_set_data_object_handler+0x15c>
            return_status = OPTIGA_LIB_SUCCESS;
 80058ce:	2300      	movs	r3, #0
 80058d0:	82fb      	strh	r3, [r7, #22]
        break;
 80058d2:	bf00      	nop
    }
    return (return_status);
 80058d4:	8afb      	ldrh	r3, [r7, #22]
}
 80058d6:	4618      	mov	r0, r3
 80058d8:	3718      	adds	r7, #24
 80058da:	46bd      	mov	sp, r7
 80058dc:	bd80      	pop	{r7, pc}
	...

080058e0 <optiga_cmd_set_data_object>:


optiga_lib_status_t optiga_cmd_set_data_object(optiga_cmd_t * me, uint8_t cmd_param,
                                               optiga_set_data_object_params_t * params)
{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b088      	sub	sp, #32
 80058e4:	af04      	add	r7, sp, #16
 80058e6:	60f8      	str	r0, [r7, #12]
 80058e8:	460b      	mov	r3, r1
 80058ea:	607a      	str	r2, [r7, #4]
 80058ec:	72fb      	strb	r3, [r7, #11]
    OPTIGA_CMD_LOG_MESSAGE(__FUNCTION__);
    optiga_cmd_execute(me,
 80058ee:	7af9      	ldrb	r1, [r7, #11]
 80058f0:	2382      	movs	r3, #130	@ 0x82
 80058f2:	9302      	str	r3, [sp, #8]
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	9301      	str	r3, [sp, #4]
 80058f8:	2306      	movs	r3, #6
 80058fa:	9300      	str	r3, [sp, #0]
 80058fc:	2302      	movs	r3, #2
 80058fe:	4a04      	ldr	r2, [pc, #16]	@ (8005910 <optiga_cmd_set_data_object+0x30>)
 8005900:	68f8      	ldr	r0, [r7, #12]
 8005902:	f7fe fbf5 	bl	80040f0 <optiga_cmd_execute>
                       OPTIGA_CMD_EXEC_REQUEST_LOCK,
                       params,
                       //lint --e{835} suppress "Upper 8 bits of apdu_data is kept as zero and is reserved for future enhancements"
                       OPTIGA_CMD_SET_APDU_DATA(OPTIGA_CMD_SET_DATA_OBJECT, OPTIGA_CMD_ZERO_LENGTH_OR_VALUE));

    return (OPTIGA_LIB_SUCCESS);
 8005906:	2300      	movs	r3, #0
}
 8005908:	4618      	mov	r0, r3
 800590a:	3710      	adds	r7, #16
 800590c:	46bd      	mov	sp, r7
 800590e:	bd80      	pop	{r7, pc}
 8005910:	08005779 	.word	0x08005779

08005914 <optiga_comms_create>:

_STATIC_H optiga_lib_status_t check_optiga_comms_state(optiga_comms_t *p_ctx);
_STATIC_H void ifx_i2c_event_handler(void* p_ctx, optiga_lib_status_t event);

optiga_comms_t * optiga_comms_create(callback_handler_t callback, void * context)
{
 8005914:	b580      	push	{r7, lr}
 8005916:	b084      	sub	sp, #16
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
 800591c:	6039      	str	r1, [r7, #0]
    optiga_comms_t * p_optiga_comms = NULL;
 800591e:	2300      	movs	r3, #0
 8005920:	60fb      	str	r3, [r7, #12]

    do
    {
        p_optiga_comms = &optiga_comms;
 8005922:	4b0e      	ldr	r3, [pc, #56]	@ (800595c <optiga_comms_create+0x48>)
 8005924:	60fb      	str	r3, [r7, #12]

        if (FALSE == p_optiga_comms->instance_init_state)
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	7c1b      	ldrb	r3, [r3, #16]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d110      	bne.n	8005950 <optiga_comms_create+0x3c>
        {
#ifdef OPTIGA_PAL_INIT_ENABLED
            if (PAL_STATUS_SUCCESS != pal_init())
 800592e:	f000 fbfc 	bl	800612a <pal_init>
 8005932:	4603      	mov	r3, r0
 8005934:	2b00      	cmp	r3, #0
 8005936:	d002      	beq.n	800593e <optiga_comms_create+0x2a>
            {
                p_optiga_comms = NULL;
 8005938:	2300      	movs	r3, #0
 800593a:	60fb      	str	r3, [r7, #12]
                break;
 800593c:	e008      	b.n	8005950 <optiga_comms_create+0x3c>
            }
#endif
            p_optiga_comms->upper_layer_handler = callback;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	687a      	ldr	r2, [r7, #4]
 8005942:	60da      	str	r2, [r3, #12]
            p_optiga_comms->p_upper_layer_ctx = context;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	683a      	ldr	r2, [r7, #0]
 8005948:	609a      	str	r2, [r3, #8]
            p_optiga_comms->instance_init_state = TRUE;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	2201      	movs	r2, #1
 800594e:	741a      	strb	r2, [r3, #16]
        }
    } while (FALSE);
    return (p_optiga_comms);
 8005950:	68fb      	ldr	r3, [r7, #12]
}
 8005952:	4618      	mov	r0, r3
 8005954:	3710      	adds	r7, #16
 8005956:	46bd      	mov	sp, r7
 8005958:	bd80      	pop	{r7, pc}
 800595a:	bf00      	nop
 800595c:	200004d4 	.word	0x200004d4

08005960 <optiga_comms_destroy>:

//lint --e{715} suppress "p_optiga_cmd is not used here as it is placeholder for future."
//lint --e{818} suppress "Not declared as pointer as nothing needs to be updated in the pointer."
void optiga_comms_destroy(optiga_comms_t * p_optiga_cmd)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b082      	sub	sp, #8
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
    do
    {
        if (TRUE == p_optiga_cmd->instance_init_state)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	7c1b      	ldrb	r3, [r3, #16]
 800596c:	2b01      	cmp	r3, #1
 800596e:	d10a      	bne.n	8005986 <optiga_comms_destroy+0x26>
        {
            p_optiga_cmd->instance_init_state = FALSE;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2200      	movs	r2, #0
 8005974:	741a      	strb	r2, [r3, #16]
            p_optiga_cmd->p_upper_layer_ctx = NULL;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	2200      	movs	r2, #0
 800597a:	609a      	str	r2, [r3, #8]
            p_optiga_cmd->upper_layer_handler = NULL;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2200      	movs	r2, #0
 8005980:	60da      	str	r2, [r3, #12]
#ifdef OPTIGA_PAL_INIT_ENABLED
            (void)pal_deinit();
 8005982:	f000 fbda 	bl	800613a <pal_deinit>
#endif
        }
    } while (FALSE);
}
 8005986:	bf00      	nop
 8005988:	3708      	adds	r7, #8
 800598a:	46bd      	mov	sp, r7
 800598c:	bd80      	pop	{r7, pc}

0800598e <optiga_comms_set_callback_context>:
    p_optiga_comms->upper_layer_handler = handler;
    return (0);
}

optiga_lib_status_t optiga_comms_set_callback_context(optiga_comms_t * p_optiga_comms, void * context)
{
 800598e:	b480      	push	{r7}
 8005990:	b083      	sub	sp, #12
 8005992:	af00      	add	r7, sp, #0
 8005994:	6078      	str	r0, [r7, #4]
 8005996:	6039      	str	r1, [r7, #0]
    p_optiga_comms->p_upper_layer_ctx = context;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	683a      	ldr	r2, [r7, #0]
 800599c:	609a      	str	r2, [r3, #8]
    return (0);
 800599e:	2300      	movs	r3, #0
}
 80059a0:	4618      	mov	r0, r3
 80059a2:	370c      	adds	r7, #12
 80059a4:	46bd      	mov	sp, r7
 80059a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059aa:	4770      	bx	lr

080059ac <optiga_comms_open>:


/// @endcond

optiga_lib_status_t optiga_comms_open(optiga_comms_t * p_ctx)
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b084      	sub	sp, #16
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
    optiga_lib_status_t status = OPTIGA_COMMS_ERROR;
 80059b4:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80059b8:	81fb      	strh	r3, [r7, #14]
    if (OPTIGA_COMMS_SUCCESS == check_optiga_comms_state(p_ctx))
 80059ba:	6878      	ldr	r0, [r7, #4]
 80059bc:	f000 f8a6 	bl	8005b0c <check_optiga_comms_state>
 80059c0:	4603      	mov	r3, r0
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d122      	bne.n	8005a0c <optiga_comms_open+0x60>
    {
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->p_upper_layer_ctx = (void * )p_ctx;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	685b      	ldr	r3, [r3, #4]
 80059ca:	687a      	ldr	r2, [r7, #4]
 80059cc:	f8c3 2278 	str.w	r2, [r3, #632]	@ 0x278
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->upper_layer_event_handler = ifx_i2c_event_handler;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	685b      	ldr	r3, [r3, #4]
 80059d4:	4a10      	ldr	r2, [pc, #64]	@ (8005a18 <optiga_comms_open+0x6c>)
 80059d6:	f8c3 2274 	str.w	r2, [r3, #628]	@ 0x274
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->manage_context_operation = p_ctx->manage_context_operation;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	685b      	ldr	r3, [r3, #4]
 80059de:	687a      	ldr	r2, [r7, #4]
 80059e0:	7d12      	ldrb	r2, [r2, #20]
 80059e2:	f883 24c2 	strb.w	r2, [r3, #1218]	@ 0x4c2
#endif
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->pal_os_event_ctx = p_ctx->p_pal_os_event_ctx;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	685b      	ldr	r3, [r3, #4]
 80059ea:	687a      	ldr	r2, [r7, #4]
 80059ec:	6812      	ldr	r2, [r2, #0]
 80059ee:	f8c3 2284 	str.w	r2, [r3, #644]	@ 0x284

        status = ifx_i2c_open((ifx_i2c_context_t * )(p_ctx->p_comms_ctx));
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	685b      	ldr	r3, [r3, #4]
 80059f6:	4618      	mov	r0, r3
 80059f8:	f7fa ff1c 	bl	8000834 <ifx_i2c_open>
 80059fc:	4603      	mov	r3, r0
 80059fe:	81fb      	strh	r3, [r7, #14]
        if (IFX_I2C_STACK_SUCCESS != status)
 8005a00:	89fb      	ldrh	r3, [r7, #14]
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d002      	beq.n	8005a0c <optiga_comms_open+0x60>
        {
            p_ctx->state = OPTIGA_COMMS_FREE;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	2200      	movs	r2, #0
 8005a0a:	745a      	strb	r2, [r3, #17]
        }
    }
    return (status);
 8005a0c:	89fb      	ldrh	r3, [r7, #14]
}
 8005a0e:	4618      	mov	r0, r3
 8005a10:	3710      	adds	r7, #16
 8005a12:	46bd      	mov	sp, r7
 8005a14:	bd80      	pop	{r7, pc}
 8005a16:	bf00      	nop
 8005a18:	08005b41 	.word	0x08005b41

08005a1c <optiga_comms_transceive>:
optiga_lib_status_t optiga_comms_transceive(optiga_comms_t * p_ctx,
                                            const uint8_t * p_tx_data,
                                            uint16_t tx_data_length,
                                            uint8_t * p_rx_data,
                                            uint16_t * p_rx_data_len)
{
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	b088      	sub	sp, #32
 8005a20:	af02      	add	r7, sp, #8
 8005a22:	60f8      	str	r0, [r7, #12]
 8005a24:	60b9      	str	r1, [r7, #8]
 8005a26:	603b      	str	r3, [r7, #0]
 8005a28:	4613      	mov	r3, r2
 8005a2a:	80fb      	strh	r3, [r7, #6]
    optiga_lib_status_t status = OPTIGA_COMMS_ERROR;
 8005a2c:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8005a30:	82fb      	strh	r3, [r7, #22]
    if (OPTIGA_COMMS_SUCCESS == check_optiga_comms_state(p_ctx))
 8005a32:	68f8      	ldr	r0, [r7, #12]
 8005a34:	f000 f86a 	bl	8005b0c <check_optiga_comms_state>
 8005a38:	4603      	mov	r3, r0
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d12c      	bne.n	8005a98 <optiga_comms_transceive+0x7c>
    {
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->p_upper_layer_ctx = (void * )p_ctx;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	685b      	ldr	r3, [r3, #4]
 8005a42:	68fa      	ldr	r2, [r7, #12]
 8005a44:	f8c3 2278 	str.w	r2, [r3, #632]	@ 0x278
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->upper_layer_event_handler = ifx_i2c_event_handler;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	685b      	ldr	r3, [r3, #4]
 8005a4c:	4a15      	ldr	r2, [pc, #84]	@ (8005aa4 <optiga_comms_transceive+0x88>)
 8005a4e:	f8c3 2274 	str.w	r2, [r3, #628]	@ 0x274
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->protection_level = p_ctx->protection_level;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	685b      	ldr	r3, [r3, #4]
 8005a56:	68fa      	ldr	r2, [r7, #12]
 8005a58:	7c92      	ldrb	r2, [r2, #18]
 8005a5a:	f883 24c0 	strb.w	r2, [r3, #1216]	@ 0x4c0
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->protocol_version = p_ctx->protocol_version;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	685b      	ldr	r3, [r3, #4]
 8005a62:	68fa      	ldr	r2, [r7, #12]
 8005a64:	7cd2      	ldrb	r2, [r2, #19]
 8005a66:	f883 24c1 	strb.w	r2, [r3, #1217]	@ 0x4c1
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->manage_context_operation = p_ctx->manage_context_operation;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	685b      	ldr	r3, [r3, #4]
 8005a6e:	68fa      	ldr	r2, [r7, #12]
 8005a70:	7d12      	ldrb	r2, [r2, #20]
 8005a72:	f883 24c2 	strb.w	r2, [r3, #1218]	@ 0x4c2
#endif
        status = (ifx_i2c_transceive((ifx_i2c_context_t * )(p_ctx->p_comms_ctx),
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	6858      	ldr	r0, [r3, #4]
 8005a7a:	88fa      	ldrh	r2, [r7, #6]
 8005a7c:	6a3b      	ldr	r3, [r7, #32]
 8005a7e:	9300      	str	r3, [sp, #0]
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	68b9      	ldr	r1, [r7, #8]
 8005a84:	f7fa ff0f 	bl	80008a6 <ifx_i2c_transceive>
 8005a88:	4603      	mov	r3, r0
 8005a8a:	82fb      	strh	r3, [r7, #22]
                                     p_tx_data,
                                     tx_data_length,
                                     p_rx_data,
                                     p_rx_data_len));
        if (IFX_I2C_STACK_SUCCESS != status)
 8005a8c:	8afb      	ldrh	r3, [r7, #22]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d002      	beq.n	8005a98 <optiga_comms_transceive+0x7c>
        {
            p_ctx->state = OPTIGA_COMMS_FREE;
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	2200      	movs	r2, #0
 8005a96:	745a      	strb	r2, [r3, #17]
        }
    }
    return (status);
 8005a98:	8afb      	ldrh	r3, [r7, #22]
}
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	3718      	adds	r7, #24
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	bd80      	pop	{r7, pc}
 8005aa2:	bf00      	nop
 8005aa4:	08005b41 	.word	0x08005b41

08005aa8 <optiga_comms_close>:


optiga_lib_status_t optiga_comms_close(optiga_comms_t * p_ctx)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b084      	sub	sp, #16
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
    optiga_lib_status_t status = OPTIGA_COMMS_ERROR;
 8005ab0:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8005ab4:	81fb      	strh	r3, [r7, #14]
    if (OPTIGA_COMMS_SUCCESS == check_optiga_comms_state(p_ctx))
 8005ab6:	6878      	ldr	r0, [r7, #4]
 8005ab8:	f000 f828 	bl	8005b0c <check_optiga_comms_state>
 8005abc:	4603      	mov	r3, r0
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d11c      	bne.n	8005afc <optiga_comms_close+0x54>
    {
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->p_upper_layer_ctx = (void * )p_ctx;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	685b      	ldr	r3, [r3, #4]
 8005ac6:	687a      	ldr	r2, [r7, #4]
 8005ac8:	f8c3 2278 	str.w	r2, [r3, #632]	@ 0x278
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->upper_layer_event_handler = ifx_i2c_event_handler;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	685b      	ldr	r3, [r3, #4]
 8005ad0:	4a0d      	ldr	r2, [pc, #52]	@ (8005b08 <optiga_comms_close+0x60>)
 8005ad2:	f8c3 2274 	str.w	r2, [r3, #628]	@ 0x274
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        ((ifx_i2c_context_t * )(p_ctx->p_comms_ctx))->manage_context_operation = p_ctx->manage_context_operation;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	685b      	ldr	r3, [r3, #4]
 8005ada:	687a      	ldr	r2, [r7, #4]
 8005adc:	7d12      	ldrb	r2, [r2, #20]
 8005ade:	f883 24c2 	strb.w	r2, [r3, #1218]	@ 0x4c2
#endif
        status = ifx_i2c_close((ifx_i2c_context_t * )(p_ctx->p_comms_ctx));
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	685b      	ldr	r3, [r3, #4]
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	f7fa ff16 	bl	8000918 <ifx_i2c_close>
 8005aec:	4603      	mov	r3, r0
 8005aee:	81fb      	strh	r3, [r7, #14]
        if (IFX_I2C_STACK_SUCCESS != status)
 8005af0:	89fb      	ldrh	r3, [r7, #14]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d002      	beq.n	8005afc <optiga_comms_close+0x54>
        {
            p_ctx->state = OPTIGA_COMMS_FREE;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2200      	movs	r2, #0
 8005afa:	745a      	strb	r2, [r3, #17]
        }
    }
    return (status);
 8005afc:	89fb      	ldrh	r3, [r7, #14]
}
 8005afe:	4618      	mov	r0, r3
 8005b00:	3710      	adds	r7, #16
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bd80      	pop	{r7, pc}
 8005b06:	bf00      	nop
 8005b08:	08005b41 	.word	0x08005b41

08005b0c <check_optiga_comms_state>:

/// @cond hidden
_STATIC_H optiga_lib_status_t check_optiga_comms_state(optiga_comms_t * p_ctx)
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	b085      	sub	sp, #20
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
    optiga_lib_status_t status = OPTIGA_COMMS_ERROR;
 8005b14:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8005b18:	81fb      	strh	r3, [r7, #14]
    if ((NULL != p_ctx) && (OPTIGA_COMMS_INUSE != p_ctx->state))
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d008      	beq.n	8005b32 <check_optiga_comms_state+0x26>
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	7c5b      	ldrb	r3, [r3, #17]
 8005b24:	2b01      	cmp	r3, #1
 8005b26:	d004      	beq.n	8005b32 <check_optiga_comms_state+0x26>
    {
        p_ctx->state = OPTIGA_COMMS_INUSE;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2201      	movs	r2, #1
 8005b2c:	745a      	strb	r2, [r3, #17]
        status = OPTIGA_COMMS_SUCCESS;
 8005b2e:	2300      	movs	r3, #0
 8005b30:	81fb      	strh	r3, [r7, #14]
    }
    return (status);
 8005b32:	89fb      	ldrh	r3, [r7, #14]
}
 8005b34:	4618      	mov	r0, r3
 8005b36:	3714      	adds	r7, #20
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3e:	4770      	bx	lr

08005b40 <ifx_i2c_event_handler>:

//lint --e{818} suppress "This is ignored as upper layer handler function prototype requires this argument"
_STATIC_H void ifx_i2c_event_handler(void * p_upper_layer_ctx, optiga_lib_status_t event)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b084      	sub	sp, #16
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
 8005b48:	460b      	mov	r3, r1
 8005b4a:	807b      	strh	r3, [r7, #2]
    void * ctx = ((optiga_comms_t * )p_upper_layer_ctx)->p_upper_layer_ctx;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	689b      	ldr	r3, [r3, #8]
 8005b50:	60fb      	str	r3, [r7, #12]
    ((optiga_comms_t * )p_upper_layer_ctx)->upper_layer_handler(ctx, event);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	68db      	ldr	r3, [r3, #12]
 8005b56:	887a      	ldrh	r2, [r7, #2]
 8005b58:	4611      	mov	r1, r2
 8005b5a:	68f8      	ldr	r0, [r7, #12]
 8005b5c:	4798      	blx	r3
    ((optiga_comms_t * )p_upper_layer_ctx)->state = OPTIGA_COMMS_FREE;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2200      	movs	r2, #0
 8005b62:	745a      	strb	r2, [r3, #17]
}
 8005b64:	bf00      	nop
 8005b66:	3710      	adds	r7, #16
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	bd80      	pop	{r7, pc}

08005b6c <optiga_common_set_uint16>:

#include "optiga/common/optiga_lib_types.h"
#include "optiga/common/optiga_lib_common.h"

void optiga_common_set_uint16 (uint8_t * p_output_buffer,uint16_t two_byte_value)
{
 8005b6c:	b480      	push	{r7}
 8005b6e:	b083      	sub	sp, #12
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
 8005b74:	460b      	mov	r3, r1
 8005b76:	807b      	strh	r3, [r7, #2]
    *p_output_buffer = (uint8_t)(two_byte_value>>8);
 8005b78:	887b      	ldrh	r3, [r7, #2]
 8005b7a:	0a1b      	lsrs	r3, r3, #8
 8005b7c:	b29b      	uxth	r3, r3
 8005b7e:	b2da      	uxtb	r2, r3
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	701a      	strb	r2, [r3, #0]
    *(p_output_buffer + 1) = (uint8_t)(two_byte_value);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	3301      	adds	r3, #1
 8005b88:	887a      	ldrh	r2, [r7, #2]
 8005b8a:	b2d2      	uxtb	r2, r2
 8005b8c:	701a      	strb	r2, [r3, #0]
}
 8005b8e:	bf00      	nop
 8005b90:	370c      	adds	r7, #12
 8005b92:	46bd      	mov	sp, r7
 8005b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b98:	4770      	bx	lr

08005b9a <optiga_common_set_uint32>:

void optiga_common_set_uint32 (uint8_t* p_output_buffer,uint32_t four_byte_value)
{
 8005b9a:	b480      	push	{r7}
 8005b9c:	b083      	sub	sp, #12
 8005b9e:	af00      	add	r7, sp, #0
 8005ba0:	6078      	str	r0, [r7, #4]
 8005ba2:	6039      	str	r1, [r7, #0]
    *(p_output_buffer) = (uint8_t)(four_byte_value>>24);
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	0e1b      	lsrs	r3, r3, #24
 8005ba8:	b2da      	uxtb	r2, r3
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	701a      	strb	r2, [r3, #0]
    *(p_output_buffer + 1) = (uint8_t)(four_byte_value>>16);
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	0c1a      	lsrs	r2, r3, #16
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	3301      	adds	r3, #1
 8005bb6:	b2d2      	uxtb	r2, r2
 8005bb8:	701a      	strb	r2, [r3, #0]
    *(p_output_buffer + 2) = (uint8_t)(four_byte_value>>8);
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	0a1a      	lsrs	r2, r3, #8
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	3302      	adds	r3, #2
 8005bc2:	b2d2      	uxtb	r2, r2
 8005bc4:	701a      	strb	r2, [r3, #0]
    *(p_output_buffer + 3) = (uint8_t)(four_byte_value);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	3303      	adds	r3, #3
 8005bca:	683a      	ldr	r2, [r7, #0]
 8005bcc:	b2d2      	uxtb	r2, r2
 8005bce:	701a      	strb	r2, [r3, #0]
}
 8005bd0:	bf00      	nop
 8005bd2:	370c      	adds	r7, #12
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bda:	4770      	bx	lr

08005bdc <optiga_common_get_uint32>:

uint32_t optiga_common_get_uint32 (const uint8_t* p_input_buffer)
{
 8005bdc:	b480      	push	{r7}
 8005bde:	b085      	sub	sp, #20
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
    uint32_t four_byte_value;
    four_byte_value = ((uint32_t)(*p_input_buffer))<< 24 | ((uint32_t)(*(p_input_buffer + 1))<< 16 |
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	781b      	ldrb	r3, [r3, #0]
 8005be8:	061a      	lsls	r2, r3, #24
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	3301      	adds	r3, #1
 8005bee:	781b      	ldrb	r3, [r3, #0]
 8005bf0:	0419      	lsls	r1, r3, #16
                      ((uint32_t)(*(p_input_buffer + 2)))<< 8 | (uint32_t)(*(p_input_buffer + 3)));
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	3302      	adds	r3, #2
 8005bf6:	781b      	ldrb	r3, [r3, #0]
 8005bf8:	021b      	lsls	r3, r3, #8
    four_byte_value = ((uint32_t)(*p_input_buffer))<< 24 | ((uint32_t)(*(p_input_buffer + 1))<< 16 |
 8005bfa:	430b      	orrs	r3, r1
                      ((uint32_t)(*(p_input_buffer + 2)))<< 8 | (uint32_t)(*(p_input_buffer + 3)));
 8005bfc:	6879      	ldr	r1, [r7, #4]
 8005bfe:	3103      	adds	r1, #3
 8005c00:	7809      	ldrb	r1, [r1, #0]
 8005c02:	430b      	orrs	r3, r1
    four_byte_value = ((uint32_t)(*p_input_buffer))<< 24 | ((uint32_t)(*(p_input_buffer + 1))<< 16 |
 8005c04:	4313      	orrs	r3, r2
 8005c06:	60fb      	str	r3, [r7, #12]

    return (four_byte_value);
 8005c08:	68fb      	ldr	r3, [r7, #12]
}
 8005c0a:	4618      	mov	r0, r3
 8005c0c:	3714      	adds	r7, #20
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c14:	4770      	bx	lr

08005c16 <optiga_util_generic_event_handler>:



_STATIC_H void optiga_util_generic_event_handler(void * me,
                                                 optiga_lib_status_t event)
{
 8005c16:	b580      	push	{r7, lr}
 8005c18:	b084      	sub	sp, #16
 8005c1a:	af00      	add	r7, sp, #0
 8005c1c:	6078      	str	r0, [r7, #4]
 8005c1e:	460b      	mov	r3, r1
 8005c20:	807b      	strh	r3, [r7, #2]
    optiga_util_t * p_optiga_util = (optiga_util_t *)me;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	60fb      	str	r3, [r7, #12]

    p_optiga_util->instance_state = OPTIGA_LIB_INSTANCE_FREE;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	2200      	movs	r2, #0
 8005c2a:	841a      	strh	r2, [r3, #32]
    p_optiga_util->handler(p_optiga_util->caller_context, event);
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	69db      	ldr	r3, [r3, #28]
 8005c30:	68fa      	ldr	r2, [r7, #12]
 8005c32:	6992      	ldr	r2, [r2, #24]
 8005c34:	8879      	ldrh	r1, [r7, #2]
 8005c36:	4610      	mov	r0, r2
 8005c38:	4798      	blx	r3
}
 8005c3a:	bf00      	nop
 8005c3c:	3710      	adds	r7, #16
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	bd80      	pop	{r7, pc}

08005c42 <optiga_util_reset_protection_level>:

_STATIC_H void optiga_util_reset_protection_level(optiga_util_t * me)
{
 8005c42:	b580      	push	{r7, lr}
 8005c44:	b082      	sub	sp, #8
 8005c46:	af00      	add	r7, sp, #0
 8005c48:	6078      	str	r0, [r7, #4]
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
    if (NULL != me)
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d004      	beq.n	8005c5a <optiga_util_reset_protection_level+0x18>
#endif
    {
        OPTIGA_UTIL_SET_COMMS_PROTECTION_LEVEL(me, OPTIGA_COMMS_DEFAULT_PROTECTION_LEVEL);
 8005c50:	2200      	movs	r2, #0
 8005c52:	2101      	movs	r1, #1
 8005c54:	6878      	ldr	r0, [r7, #4]
 8005c56:	f000 f881 	bl	8005d5c <optiga_util_set_comms_params>
    }
}
 8005c5a:	bf00      	nop
 8005c5c:	3708      	adds	r7, #8
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	bd80      	pop	{r7, pc}

08005c62 <optiga_util_write_data_wrapper>:
                                                             uint16_t optiga_oid,
                                                             uint8_t write_type,
                                                             uint16_t offset,
                                                             const uint8_t * p_buffer,
                                                             uint16_t length)
{
 8005c62:	b580      	push	{r7, lr}
 8005c64:	b086      	sub	sp, #24
 8005c66:	af00      	add	r7, sp, #0
 8005c68:	60f8      	str	r0, [r7, #12]
 8005c6a:	4608      	mov	r0, r1
 8005c6c:	4611      	mov	r1, r2
 8005c6e:	461a      	mov	r2, r3
 8005c70:	4603      	mov	r3, r0
 8005c72:	817b      	strh	r3, [r7, #10]
 8005c74:	460b      	mov	r3, r1
 8005c76:	727b      	strb	r3, [r7, #9]
 8005c78:	4613      	mov	r3, r2
 8005c7a:	80fb      	strh	r3, [r7, #6]
    optiga_lib_status_t return_value = OPTIGA_UTIL_ERROR;
 8005c7c:	f240 3302 	movw	r3, #770	@ 0x302
 8005c80:	82fb      	strh	r3, [r7, #22]
    optiga_set_data_object_params_t * p_params;

    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == me) || (NULL == me->my_cmd) || (NULL == p_buffer))
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d006      	beq.n	8005c96 <optiga_util_write_data_wrapper+0x34>
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	695b      	ldr	r3, [r3, #20]
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d002      	beq.n	8005c96 <optiga_util_write_data_wrapper+0x34>
 8005c90:	6a3b      	ldr	r3, [r7, #32]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d103      	bne.n	8005c9e <optiga_util_write_data_wrapper+0x3c>
        {
            return_value = OPTIGA_UTIL_ERROR_INVALID_INPUT;
 8005c96:	f240 3303 	movw	r3, #771	@ 0x303
 8005c9a:	82fb      	strh	r3, [r7, #22]
            break;
 8005c9c:	e056      	b.n	8005d4c <optiga_util_write_data_wrapper+0xea>
        }
#endif

        if (OPTIGA_LIB_INSTANCE_BUSY == me->instance_state)
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	8c1b      	ldrh	r3, [r3, #32]
 8005ca2:	2b01      	cmp	r3, #1
 8005ca4:	d103      	bne.n	8005cae <optiga_util_write_data_wrapper+0x4c>
        {
            return_value = OPTIGA_UTIL_ERROR_INSTANCE_IN_USE;
 8005ca6:	f240 3305 	movw	r3, #773	@ 0x305
 8005caa:	82fb      	strh	r3, [r7, #22]
            break;
 8005cac:	e04e      	b.n	8005d4c <optiga_util_write_data_wrapper+0xea>
        }

        me->instance_state = OPTIGA_LIB_INSTANCE_BUSY;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	2201      	movs	r2, #1
 8005cb2:	841a      	strh	r2, [r3, #32]
        p_params = (optiga_set_data_object_params_t *)&(me->params.optiga_set_data_object_params);
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	613b      	str	r3, [r7, #16]
        pal_os_memset(&me->params,0x00,sizeof(optiga_util_params_t));
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	2214      	movs	r2, #20
 8005cbc:	2100      	movs	r1, #0
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	f000 fd98 	bl	80067f4 <pal_os_memset>

        if (OPTIGA_UTIL_COUNT_DATA_OBJECT == write_type)
 8005cc4:	7a7b      	ldrb	r3, [r7, #9]
 8005cc6:	2b02      	cmp	r3, #2
 8005cc8:	d107      	bne.n	8005cda <optiga_util_write_data_wrapper+0x78>
        {
            p_params->count = p_buffer[0];
 8005cca:	6a3b      	ldr	r3, [r7, #32]
 8005ccc:	781a      	ldrb	r2, [r3, #0]
 8005cce:	693b      	ldr	r3, [r7, #16]
 8005cd0:	739a      	strb	r2, [r3, #14]
            p_params->buffer = NULL;
 8005cd2:	693b      	ldr	r3, [r7, #16]
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	601a      	str	r2, [r3, #0]
 8005cd8:	e005      	b.n	8005ce6 <optiga_util_write_data_wrapper+0x84>
        }
        else
        {
            p_params->count = 0;
 8005cda:	693b      	ldr	r3, [r7, #16]
 8005cdc:	2200      	movs	r2, #0
 8005cde:	739a      	strb	r2, [r3, #14]
            p_params->buffer = p_buffer;
 8005ce0:	693b      	ldr	r3, [r7, #16]
 8005ce2:	6a3a      	ldr	r2, [r7, #32]
 8005ce4:	601a      	str	r2, [r3, #0]
        }
        p_params->oid = optiga_oid;
 8005ce6:	693b      	ldr	r3, [r7, #16]
 8005ce8:	897a      	ldrh	r2, [r7, #10]
 8005cea:	809a      	strh	r2, [r3, #4]
        p_params->offset = offset;
 8005cec:	693b      	ldr	r3, [r7, #16]
 8005cee:	88fa      	ldrh	r2, [r7, #6]
 8005cf0:	80da      	strh	r2, [r3, #6]
        p_params->data_or_metadata = 0;//for Data
 8005cf2:	693b      	ldr	r3, [r7, #16]
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	731a      	strb	r2, [r3, #12]
        p_params->size = length;
 8005cf8:	693b      	ldr	r3, [r7, #16]
 8005cfa:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005cfc:	811a      	strh	r2, [r3, #8]
        p_params->written_size = 0;
 8005cfe:	693b      	ldr	r3, [r7, #16]
 8005d00:	2200      	movs	r2, #0
 8005d02:	815a      	strh	r2, [r3, #10]
        p_params->write_type = write_type;
 8005d04:	693b      	ldr	r3, [r7, #16]
 8005d06:	7a7a      	ldrb	r2, [r7, #9]
 8005d08:	735a      	strb	r2, [r3, #13]

        OPTIGA_PROTECTION_ENABLE(me->my_cmd, me);
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	6958      	ldr	r0, [r3, #20]
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8005d14:	2200      	movs	r2, #0
 8005d16:	4619      	mov	r1, r3
 8005d18:	f7fe f996 	bl	8004048 <optiga_cmd_set_shielded_connection_option>
        OPTIGA_PROTECTION_SET_VERSION(me->my_cmd, me);
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	6958      	ldr	r0, [r3, #20]
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8005d26:	2201      	movs	r2, #1
 8005d28:	4619      	mov	r1, r3
 8005d2a:	f7fe f98d 	bl	8004048 <optiga_cmd_set_shielded_connection_option>

        return_value = optiga_cmd_set_data_object(me->my_cmd, write_type, (optiga_set_data_object_params_t *)p_params);
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	695b      	ldr	r3, [r3, #20]
 8005d32:	7a79      	ldrb	r1, [r7, #9]
 8005d34:	693a      	ldr	r2, [r7, #16]
 8005d36:	4618      	mov	r0, r3
 8005d38:	f7ff fdd2 	bl	80058e0 <optiga_cmd_set_data_object>
 8005d3c:	4603      	mov	r3, r0
 8005d3e:	82fb      	strh	r3, [r7, #22]
        if (OPTIGA_LIB_SUCCESS != return_value)
 8005d40:	8afb      	ldrh	r3, [r7, #22]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d002      	beq.n	8005d4c <optiga_util_write_data_wrapper+0xea>
        {
            me->instance_state = OPTIGA_LIB_INSTANCE_FREE;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	2200      	movs	r2, #0
 8005d4a:	841a      	strh	r2, [r3, #32]
        }
    } while (FALSE);
    optiga_util_reset_protection_level(me);
 8005d4c:	68f8      	ldr	r0, [r7, #12]
 8005d4e:	f7ff ff78 	bl	8005c42 <optiga_util_reset_protection_level>

    return (return_value);
 8005d52:	8afb      	ldrh	r3, [r7, #22]
}
 8005d54:	4618      	mov	r0, r3
 8005d56:	3718      	adds	r7, #24
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	bd80      	pop	{r7, pc}

08005d5c <optiga_util_set_comms_params>:

#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
void optiga_util_set_comms_params(optiga_util_t * me,
                                  uint8_t parameter_type,
                                  uint8_t value)
{
 8005d5c:	b480      	push	{r7}
 8005d5e:	b083      	sub	sp, #12
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
 8005d64:	460b      	mov	r3, r1
 8005d66:	70fb      	strb	r3, [r7, #3]
 8005d68:	4613      	mov	r3, r2
 8005d6a:	70bb      	strb	r3, [r7, #2]
    switch (parameter_type)
 8005d6c:	78fb      	ldrb	r3, [r7, #3]
 8005d6e:	2b01      	cmp	r3, #1
 8005d70:	d002      	beq.n	8005d78 <optiga_util_set_comms_params+0x1c>
 8005d72:	2b02      	cmp	r3, #2
 8005d74:	d005      	beq.n	8005d82 <optiga_util_set_comms_params+0x26>
            me->protocol_version = value;
            break;
        }
        default:
        {
            break;
 8005d76:	e009      	b.n	8005d8c <optiga_util_set_comms_params+0x30>
            me->protection_level = value;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	78ba      	ldrb	r2, [r7, #2]
 8005d7c:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
            break;
 8005d80:	e004      	b.n	8005d8c <optiga_util_set_comms_params+0x30>
            me->protocol_version = value;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	78ba      	ldrb	r2, [r7, #2]
 8005d86:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
            break;
 8005d8a:	bf00      	nop
        }
    }
}
 8005d8c:	bf00      	nop
 8005d8e:	370c      	adds	r7, #12
 8005d90:	46bd      	mov	sp, r7
 8005d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d96:	4770      	bx	lr

08005d98 <optiga_util_create>:
#endif

optiga_util_t * optiga_util_create(uint8_t optiga_instance_id,
                                   callback_handler_t handler,
                                   void * caller_context)
{
 8005d98:	b580      	push	{r7, lr}
 8005d9a:	b086      	sub	sp, #24
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	4603      	mov	r3, r0
 8005da0:	60b9      	str	r1, [r7, #8]
 8005da2:	607a      	str	r2, [r7, #4]
 8005da4:	73fb      	strb	r3, [r7, #15]
    optiga_util_t * me = NULL;
 8005da6:	2300      	movs	r3, #0
 8005da8:	617b      	str	r3, [r7, #20]

    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if (NULL == handler)
 8005daa:	68bb      	ldr	r3, [r7, #8]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d02b      	beq.n	8005e08 <optiga_util_create+0x70>
        {
            break;
        }
#endif
        me = (optiga_util_t *)pal_os_calloc(1, sizeof(optiga_util_t));
 8005db0:	2124      	movs	r1, #36	@ 0x24
 8005db2:	2001      	movs	r0, #1
 8005db4:	f000 fcf6 	bl	80067a4 <pal_os_calloc>
 8005db8:	6178      	str	r0, [r7, #20]
        if (NULL == me)
 8005dba:	697b      	ldr	r3, [r7, #20]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d025      	beq.n	8005e0c <optiga_util_create+0x74>
        {
            break;
        }

        me->handler = handler;
 8005dc0:	697b      	ldr	r3, [r7, #20]
 8005dc2:	68ba      	ldr	r2, [r7, #8]
 8005dc4:	61da      	str	r2, [r3, #28]
        me->caller_context = caller_context;
 8005dc6:	697b      	ldr	r3, [r7, #20]
 8005dc8:	687a      	ldr	r2, [r7, #4]
 8005dca:	619a      	str	r2, [r3, #24]
        me->instance_state = OPTIGA_LIB_SUCCESS;
 8005dcc:	697b      	ldr	r3, [r7, #20]
 8005dce:	2200      	movs	r2, #0
 8005dd0:	841a      	strh	r2, [r3, #32]
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        me->protocol_version = OPTIGA_COMMS_PROTOCOL_VERSION_PRE_SHARED_SECRET;
 8005dd2:	697b      	ldr	r3, [r7, #20]
 8005dd4:	2201      	movs	r2, #1
 8005dd6:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
        me->protection_level = OPTIGA_COMMS_DEFAULT_PROTECTION_LEVEL;
 8005dda:	697b      	ldr	r3, [r7, #20]
 8005ddc:	2200      	movs	r2, #0
 8005dde:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
#endif
        me->my_cmd = optiga_cmd_create(optiga_instance_id, optiga_util_generic_event_handler, me);
 8005de2:	7bfb      	ldrb	r3, [r7, #15]
 8005de4:	697a      	ldr	r2, [r7, #20]
 8005de6:	490c      	ldr	r1, [pc, #48]	@ (8005e18 <optiga_util_create+0x80>)
 8005de8:	4618      	mov	r0, r3
 8005dea:	f7ff f93f 	bl	800506c <optiga_cmd_create>
 8005dee:	4602      	mov	r2, r0
 8005df0:	697b      	ldr	r3, [r7, #20]
 8005df2:	615a      	str	r2, [r3, #20]
        if (NULL == me->my_cmd)
 8005df4:	697b      	ldr	r3, [r7, #20]
 8005df6:	695b      	ldr	r3, [r3, #20]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d108      	bne.n	8005e0e <optiga_util_create+0x76>
        {
            pal_os_free(me);
 8005dfc:	6978      	ldr	r0, [r7, #20]
 8005dfe:	f000 fcdf 	bl	80067c0 <pal_os_free>
            me = NULL;
 8005e02:	2300      	movs	r3, #0
 8005e04:	617b      	str	r3, [r7, #20]
 8005e06:	e002      	b.n	8005e0e <optiga_util_create+0x76>
            break;
 8005e08:	bf00      	nop
 8005e0a:	e000      	b.n	8005e0e <optiga_util_create+0x76>
            break;
 8005e0c:	bf00      	nop
        }
    } while (FALSE);

    return (me);
 8005e0e:	697b      	ldr	r3, [r7, #20]
}
 8005e10:	4618      	mov	r0, r3
 8005e12:	3718      	adds	r7, #24
 8005e14:	46bd      	mov	sp, r7
 8005e16:	bd80      	pop	{r7, pc}
 8005e18:	08005c17 	.word	0x08005c17

08005e1c <optiga_util_destroy>:

optiga_lib_status_t optiga_util_destroy(optiga_util_t * me)
{
 8005e1c:	b580      	push	{r7, lr}
 8005e1e:	b084      	sub	sp, #16
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
    optiga_lib_status_t return_value;

    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if (NULL == me)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d103      	bne.n	8005e32 <optiga_util_destroy+0x16>
        {
            return_value = OPTIGA_UTIL_ERROR_INVALID_INPUT;
 8005e2a:	f240 3303 	movw	r3, #771	@ 0x303
 8005e2e:	81fb      	strh	r3, [r7, #14]
            break;
 8005e30:	e011      	b.n	8005e56 <optiga_util_destroy+0x3a>
        }
#endif
        if (OPTIGA_LIB_INSTANCE_BUSY == me->instance_state)
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	8c1b      	ldrh	r3, [r3, #32]
 8005e36:	2b01      	cmp	r3, #1
 8005e38:	d103      	bne.n	8005e42 <optiga_util_destroy+0x26>
        {
            return_value = OPTIGA_UTIL_ERROR_INSTANCE_IN_USE;
 8005e3a:	f240 3305 	movw	r3, #773	@ 0x305
 8005e3e:	81fb      	strh	r3, [r7, #14]
            break;
 8005e40:	e009      	b.n	8005e56 <optiga_util_destroy+0x3a>
        }
        return_value = optiga_cmd_destroy(me->my_cmd);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	695b      	ldr	r3, [r3, #20]
 8005e46:	4618      	mov	r0, r3
 8005e48:	f7ff f98e 	bl	8005168 <optiga_cmd_destroy>
 8005e4c:	4603      	mov	r3, r0
 8005e4e:	81fb      	strh	r3, [r7, #14]
        pal_os_free(me);
 8005e50:	6878      	ldr	r0, [r7, #4]
 8005e52:	f000 fcb5 	bl	80067c0 <pal_os_free>
    } while (FALSE);
    return (return_value);
 8005e56:	89fb      	ldrh	r3, [r7, #14]
}
 8005e58:	4618      	mov	r0, r3
 8005e5a:	3710      	adds	r7, #16
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	bd80      	pop	{r7, pc}

08005e60 <optiga_util_open_application>:

optiga_lib_status_t optiga_util_open_application(optiga_util_t * me,
                                                 bool_t perform_restore)
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b084      	sub	sp, #16
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
 8005e68:	460b      	mov	r3, r1
 8005e6a:	70fb      	strb	r3, [r7, #3]
    optiga_lib_status_t return_value = OPTIGA_UTIL_ERROR;
 8005e6c:	f240 3302 	movw	r3, #770	@ 0x302
 8005e70:	81fb      	strh	r3, [r7, #14]

    OPTIGA_UTIL_LOG_MESSAGE(__FUNCTION__);
    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == me) || (NULL == me->my_cmd))
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d003      	beq.n	8005e80 <optiga_util_open_application+0x20>
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	695b      	ldr	r3, [r3, #20]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d103      	bne.n	8005e88 <optiga_util_open_application+0x28>
        {
            return_value = OPTIGA_UTIL_ERROR_INVALID_INPUT;
 8005e80:	f240 3303 	movw	r3, #771	@ 0x303
 8005e84:	81fb      	strh	r3, [r7, #14]
            break;
 8005e86:	e03d      	b.n	8005f04 <optiga_util_open_application+0xa4>
        }
#endif

        if (OPTIGA_LIB_INSTANCE_BUSY == me->instance_state)
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	8c1b      	ldrh	r3, [r3, #32]
 8005e8c:	2b01      	cmp	r3, #1
 8005e8e:	d103      	bne.n	8005e98 <optiga_util_open_application+0x38>
        {
            return_value = OPTIGA_UTIL_ERROR_INSTANCE_IN_USE;
 8005e90:	f240 3305 	movw	r3, #773	@ 0x305
 8005e94:	81fb      	strh	r3, [r7, #14]
            break;
 8005e96:	e035      	b.n	8005f04 <optiga_util_open_application+0xa4>
        }

        me->instance_state = OPTIGA_LIB_INSTANCE_BUSY;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2201      	movs	r2, #1
 8005e9c:	841a      	strh	r2, [r3, #32]
        OPTIGA_PROTECTION_ENABLE(me->my_cmd, me);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6958      	ldr	r0, [r3, #20]
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	4619      	mov	r1, r3
 8005eac:	f7fe f8cc 	bl	8004048 <optiga_cmd_set_shielded_connection_option>
        OPTIGA_PROTECTION_SET_VERSION(me->my_cmd, me);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	6958      	ldr	r0, [r3, #20]
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8005eba:	2201      	movs	r2, #1
 8005ebc:	4619      	mov	r1, r3
 8005ebe:	f7fe f8c3 	bl	8004048 <optiga_cmd_set_shielded_connection_option>
#ifdef OPTIGA_COMMS_SHIELDED_CONNECTION
        if (FALSE == perform_restore)
 8005ec2:	78fb      	ldrb	r3, [r7, #3]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d107      	bne.n	8005ed8 <optiga_util_open_application+0x78>
        {
            OPTIGA_PROTECTION_MANAGE_CONTEXT(me->my_cmd, OPTIGA_COMMS_SESSION_CONTEXT_NONE);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	695b      	ldr	r3, [r3, #20]
 8005ecc:	2202      	movs	r2, #2
 8005ece:	2133      	movs	r1, #51	@ 0x33
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	f7fe f8b9 	bl	8004048 <optiga_cmd_set_shielded_connection_option>
 8005ed6:	e006      	b.n	8005ee6 <optiga_util_open_application+0x86>
        }
        else
        {
             OPTIGA_PROTECTION_MANAGE_CONTEXT(me->my_cmd, OPTIGA_COMMS_SESSION_CONTEXT_RESTORE);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	695b      	ldr	r3, [r3, #20]
 8005edc:	2202      	movs	r2, #2
 8005ede:	2111      	movs	r1, #17
 8005ee0:	4618      	mov	r0, r3
 8005ee2:	f7fe f8b1 	bl	8004048 <optiga_cmd_set_shielded_connection_option>
        }
#endif //OPTIGA_COMMS_SHIELDED_CONNECTION

        return_value = optiga_cmd_open_application(me->my_cmd, perform_restore, NULL);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	695b      	ldr	r3, [r3, #20]
 8005eea:	78f9      	ldrb	r1, [r7, #3]
 8005eec:	2200      	movs	r2, #0
 8005eee:	4618      	mov	r0, r3
 8005ef0:	f7ff fb06 	bl	8005500 <optiga_cmd_open_application>
 8005ef4:	4603      	mov	r3, r0
 8005ef6:	81fb      	strh	r3, [r7, #14]
        if (OPTIGA_LIB_SUCCESS != return_value)
 8005ef8:	89fb      	ldrh	r3, [r7, #14]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d002      	beq.n	8005f04 <optiga_util_open_application+0xa4>
        {
            me->instance_state = OPTIGA_LIB_INSTANCE_FREE;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2200      	movs	r2, #0
 8005f02:	841a      	strh	r2, [r3, #32]
        }

    } while (FALSE);
    optiga_util_reset_protection_level(me);
 8005f04:	6878      	ldr	r0, [r7, #4]
 8005f06:	f7ff fe9c 	bl	8005c42 <optiga_util_reset_protection_level>

    return (return_value);
 8005f0a:	89fb      	ldrh	r3, [r7, #14]
}
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	3710      	adds	r7, #16
 8005f10:	46bd      	mov	sp, r7
 8005f12:	bd80      	pop	{r7, pc}

08005f14 <optiga_util_read_data>:
optiga_lib_status_t optiga_util_read_data(optiga_util_t * me,
                                          uint16_t optiga_oid,
                                          uint16_t offset,
                                          uint8_t * buffer,
                                          uint16_t * length)
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	b086      	sub	sp, #24
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	60f8      	str	r0, [r7, #12]
 8005f1c:	607b      	str	r3, [r7, #4]
 8005f1e:	460b      	mov	r3, r1
 8005f20:	817b      	strh	r3, [r7, #10]
 8005f22:	4613      	mov	r3, r2
 8005f24:	813b      	strh	r3, [r7, #8]
    optiga_lib_status_t return_value = OPTIGA_UTIL_ERROR;
 8005f26:	f240 3302 	movw	r3, #770	@ 0x302
 8005f2a:	82fb      	strh	r3, [r7, #22]
    optiga_get_data_object_params_t * p_params;
    OPTIGA_UTIL_LOG_MESSAGE(__FUNCTION__);
    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == me) || (NULL == me->my_cmd) ||
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d009      	beq.n	8005f46 <optiga_util_read_data+0x32>
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	695b      	ldr	r3, [r3, #20]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d005      	beq.n	8005f46 <optiga_util_read_data+0x32>
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d002      	beq.n	8005f46 <optiga_util_read_data+0x32>
            (NULL == buffer) || (NULL == length))
 8005f40:	6a3b      	ldr	r3, [r7, #32]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d103      	bne.n	8005f4e <optiga_util_read_data+0x3a>
        {
            return_value = OPTIGA_UTIL_ERROR_INVALID_INPUT;
 8005f46:	f240 3303 	movw	r3, #771	@ 0x303
 8005f4a:	82fb      	strh	r3, [r7, #22]
            break;
 8005f4c:	e04d      	b.n	8005fea <optiga_util_read_data+0xd6>
        }
#endif

        if (OPTIGA_LIB_INSTANCE_BUSY == me->instance_state)
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	8c1b      	ldrh	r3, [r3, #32]
 8005f52:	2b01      	cmp	r3, #1
 8005f54:	d103      	bne.n	8005f5e <optiga_util_read_data+0x4a>
        {
            return_value = OPTIGA_UTIL_ERROR_INSTANCE_IN_USE;
 8005f56:	f240 3305 	movw	r3, #773	@ 0x305
 8005f5a:	82fb      	strh	r3, [r7, #22]
            break;
 8005f5c:	e045      	b.n	8005fea <optiga_util_read_data+0xd6>
        }

        me->instance_state = OPTIGA_LIB_INSTANCE_BUSY;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	2201      	movs	r2, #1
 8005f62:	841a      	strh	r2, [r3, #32]
        p_params = (optiga_get_data_object_params_t *)&(me->params.optiga_get_data_object_params);
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	613b      	str	r3, [r7, #16]
        pal_os_memset(&me->params,0x00,sizeof(optiga_util_params_t));
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	2214      	movs	r2, #20
 8005f6c:	2100      	movs	r1, #0
 8005f6e:	4618      	mov	r0, r3
 8005f70:	f000 fc40 	bl	80067f4 <pal_os_memset>

        p_params->oid = optiga_oid;
 8005f74:	693b      	ldr	r3, [r7, #16]
 8005f76:	897a      	ldrh	r2, [r7, #10]
 8005f78:	811a      	strh	r2, [r3, #8]
        p_params->offset = offset;
 8005f7a:	693b      	ldr	r3, [r7, #16]
 8005f7c:	893a      	ldrh	r2, [r7, #8]
 8005f7e:	815a      	strh	r2, [r3, #10]
        // set option to read data
        p_params->data_or_metadata = 0;
 8005f80:	693b      	ldr	r3, [r7, #16]
 8005f82:	2200      	movs	r2, #0
 8005f84:	749a      	strb	r2, [r3, #18]
        p_params->buffer = buffer;
 8005f86:	693b      	ldr	r3, [r7, #16]
 8005f88:	687a      	ldr	r2, [r7, #4]
 8005f8a:	605a      	str	r2, [r3, #4]
        p_params->bytes_to_read = *length;
 8005f8c:	6a3b      	ldr	r3, [r7, #32]
 8005f8e:	881a      	ldrh	r2, [r3, #0]
 8005f90:	693b      	ldr	r3, [r7, #16]
 8005f92:	819a      	strh	r2, [r3, #12]
        p_params->ref_bytes_to_read = length;
 8005f94:	693b      	ldr	r3, [r7, #16]
 8005f96:	6a3a      	ldr	r2, [r7, #32]
 8005f98:	601a      	str	r2, [r3, #0]
        p_params->accumulated_size = 0;
 8005f9a:	693b      	ldr	r3, [r7, #16]
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	81da      	strh	r2, [r3, #14]
        p_params->last_read_size = 0;
 8005fa0:	693b      	ldr	r3, [r7, #16]
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	821a      	strh	r2, [r3, #16]

        OPTIGA_PROTECTION_ENABLE(me->my_cmd, me);
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	6958      	ldr	r0, [r3, #20]
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	4619      	mov	r1, r3
 8005fb4:	f7fe f848 	bl	8004048 <optiga_cmd_set_shielded_connection_option>
        OPTIGA_PROTECTION_SET_VERSION(me->my_cmd, me);
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	6958      	ldr	r0, [r3, #20]
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8005fc2:	2201      	movs	r2, #1
 8005fc4:	4619      	mov	r1, r3
 8005fc6:	f7fe f83f 	bl	8004048 <optiga_cmd_set_shielded_connection_option>

        return_value = optiga_cmd_get_data_object(me->my_cmd, p_params->data_or_metadata, p_params);
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	6958      	ldr	r0, [r3, #20]
 8005fce:	693b      	ldr	r3, [r7, #16]
 8005fd0:	7c9b      	ldrb	r3, [r3, #18]
 8005fd2:	693a      	ldr	r2, [r7, #16]
 8005fd4:	4619      	mov	r1, r3
 8005fd6:	f7ff fbb5 	bl	8005744 <optiga_cmd_get_data_object>
 8005fda:	4603      	mov	r3, r0
 8005fdc:	82fb      	strh	r3, [r7, #22]
        if (OPTIGA_LIB_SUCCESS != return_value)
 8005fde:	8afb      	ldrh	r3, [r7, #22]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d002      	beq.n	8005fea <optiga_util_read_data+0xd6>
        {
            me->instance_state = OPTIGA_LIB_INSTANCE_FREE;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	841a      	strh	r2, [r3, #32]
        }

    } while (FALSE);
    optiga_util_reset_protection_level(me);
 8005fea:	68f8      	ldr	r0, [r7, #12]
 8005fec:	f7ff fe29 	bl	8005c42 <optiga_util_reset_protection_level>

    return (return_value);
 8005ff0:	8afb      	ldrh	r3, [r7, #22]
}
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	3718      	adds	r7, #24
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	bd80      	pop	{r7, pc}

08005ffa <optiga_util_write_data>:
                                           uint16_t optiga_oid,
                                           uint8_t write_type,
                                           uint16_t offset,
                                           const uint8_t * buffer,
                                           uint16_t length)
{
 8005ffa:	b580      	push	{r7, lr}
 8005ffc:	b088      	sub	sp, #32
 8005ffe:	af02      	add	r7, sp, #8
 8006000:	60f8      	str	r0, [r7, #12]
 8006002:	4608      	mov	r0, r1
 8006004:	4611      	mov	r1, r2
 8006006:	461a      	mov	r2, r3
 8006008:	4603      	mov	r3, r0
 800600a:	817b      	strh	r3, [r7, #10]
 800600c:	460b      	mov	r3, r1
 800600e:	727b      	strb	r3, [r7, #9]
 8006010:	4613      	mov	r3, r2
 8006012:	80fb      	strh	r3, [r7, #6]
    optiga_lib_status_t return_value = OPTIGA_UTIL_ERROR_INVALID_INPUT;
 8006014:	f240 3303 	movw	r3, #771	@ 0x303
 8006018:	82fb      	strh	r3, [r7, #22]
    OPTIGA_UTIL_LOG_MESSAGE(__FUNCTION__);
    do
    {
        if ((OPTIGA_UTIL_WRITE_ONLY != write_type) && (OPTIGA_UTIL_ERASE_AND_WRITE != write_type))
 800601a:	7a7b      	ldrb	r3, [r7, #9]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d002      	beq.n	8006026 <optiga_util_write_data+0x2c>
 8006020:	7a7b      	ldrb	r3, [r7, #9]
 8006022:	2b40      	cmp	r3, #64	@ 0x40
 8006024:	d10d      	bne.n	8006042 <optiga_util_write_data+0x48>
        {
            break;
        }
        return_value =  optiga_util_write_data_wrapper(me,
 8006026:	88f8      	ldrh	r0, [r7, #6]
 8006028:	7a7a      	ldrb	r2, [r7, #9]
 800602a:	8979      	ldrh	r1, [r7, #10]
 800602c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800602e:	9301      	str	r3, [sp, #4]
 8006030:	6a3b      	ldr	r3, [r7, #32]
 8006032:	9300      	str	r3, [sp, #0]
 8006034:	4603      	mov	r3, r0
 8006036:	68f8      	ldr	r0, [r7, #12]
 8006038:	f7ff fe13 	bl	8005c62 <optiga_util_write_data_wrapper>
 800603c:	4603      	mov	r3, r0
 800603e:	82fb      	strh	r3, [r7, #22]
 8006040:	e000      	b.n	8006044 <optiga_util_write_data+0x4a>
            break;
 8006042:	bf00      	nop
                                                       write_type,
                                                       offset,
                                                       buffer,
                                                       length);
    } while (FALSE);
    return (return_value);
 8006044:	8afb      	ldrh	r3, [r7, #22]
}
 8006046:	4618      	mov	r0, r3
 8006048:	3718      	adds	r7, #24
 800604a:	46bd      	mov	sp, r7
 800604c:	bd80      	pop	{r7, pc}

0800604e <optiga_util_write_metadata>:

optiga_lib_status_t optiga_util_write_metadata(optiga_util_t * me,
                                               uint16_t optiga_oid,
                                               const uint8_t * buffer,
                                               uint8_t length)
{
 800604e:	b580      	push	{r7, lr}
 8006050:	b086      	sub	sp, #24
 8006052:	af00      	add	r7, sp, #0
 8006054:	60f8      	str	r0, [r7, #12]
 8006056:	607a      	str	r2, [r7, #4]
 8006058:	461a      	mov	r2, r3
 800605a:	460b      	mov	r3, r1
 800605c:	817b      	strh	r3, [r7, #10]
 800605e:	4613      	mov	r3, r2
 8006060:	727b      	strb	r3, [r7, #9]
    optiga_lib_status_t return_value = OPTIGA_UTIL_ERROR;
 8006062:	f240 3302 	movw	r3, #770	@ 0x302
 8006066:	82fb      	strh	r3, [r7, #22]
    optiga_set_data_object_params_t * p_params;
    OPTIGA_UTIL_LOG_MESSAGE(__FUNCTION__);
    do
    {
#ifdef OPTIGA_LIB_DEBUG_NULL_CHECK
        if ((NULL == me) || (NULL == me->my_cmd) || (NULL == buffer))
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d006      	beq.n	800607c <optiga_util_write_metadata+0x2e>
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	695b      	ldr	r3, [r3, #20]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d002      	beq.n	800607c <optiga_util_write_metadata+0x2e>
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	2b00      	cmp	r3, #0
 800607a:	d103      	bne.n	8006084 <optiga_util_write_metadata+0x36>
        {
            return_value = OPTIGA_UTIL_ERROR_INVALID_INPUT;
 800607c:	f240 3303 	movw	r3, #771	@ 0x303
 8006080:	82fb      	strh	r3, [r7, #22]
            break;
 8006082:	e04a      	b.n	800611a <optiga_util_write_metadata+0xcc>
        }
#endif

        if (OPTIGA_LIB_INSTANCE_BUSY == me->instance_state)
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	8c1b      	ldrh	r3, [r3, #32]
 8006088:	2b01      	cmp	r3, #1
 800608a:	d103      	bne.n	8006094 <optiga_util_write_metadata+0x46>
        {
            return_value = OPTIGA_UTIL_ERROR_INSTANCE_IN_USE;
 800608c:	f240 3305 	movw	r3, #773	@ 0x305
 8006090:	82fb      	strh	r3, [r7, #22]
            break;
 8006092:	e042      	b.n	800611a <optiga_util_write_metadata+0xcc>
        }

        me->instance_state = OPTIGA_LIB_INSTANCE_BUSY;
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	2201      	movs	r2, #1
 8006098:	841a      	strh	r2, [r3, #32]
        p_params = (optiga_set_data_object_params_t *)&(me->params.optiga_set_data_object_params);
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	613b      	str	r3, [r7, #16]
        pal_os_memset(&me->params,0x00,sizeof(optiga_util_params_t));
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	2214      	movs	r2, #20
 80060a2:	2100      	movs	r1, #0
 80060a4:	4618      	mov	r0, r3
 80060a6:	f000 fba5 	bl	80067f4 <pal_os_memset>

        p_params->oid = optiga_oid;
 80060aa:	693b      	ldr	r3, [r7, #16]
 80060ac:	897a      	ldrh	r2, [r7, #10]
 80060ae:	809a      	strh	r2, [r3, #4]
        p_params->offset = 0;
 80060b0:	693b      	ldr	r3, [r7, #16]
 80060b2:	2200      	movs	r2, #0
 80060b4:	80da      	strh	r2, [r3, #6]
        //for Metadata
        p_params->data_or_metadata = 1;
 80060b6:	693b      	ldr	r3, [r7, #16]
 80060b8:	2201      	movs	r2, #1
 80060ba:	731a      	strb	r2, [r3, #12]
        p_params->buffer = buffer;
 80060bc:	693b      	ldr	r3, [r7, #16]
 80060be:	687a      	ldr	r2, [r7, #4]
 80060c0:	601a      	str	r2, [r3, #0]
        p_params->size = length;
 80060c2:	7a7b      	ldrb	r3, [r7, #9]
 80060c4:	b29a      	uxth	r2, r3
 80060c6:	693b      	ldr	r3, [r7, #16]
 80060c8:	811a      	strh	r2, [r3, #8]
        p_params->write_type = 1;
 80060ca:	693b      	ldr	r3, [r7, #16]
 80060cc:	2201      	movs	r2, #1
 80060ce:	735a      	strb	r2, [r3, #13]
        p_params->written_size = 0;
 80060d0:	693b      	ldr	r3, [r7, #16]
 80060d2:	2200      	movs	r2, #0
 80060d4:	815a      	strh	r2, [r3, #10]
        OPTIGA_PROTECTION_ENABLE(me->my_cmd, me);
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	6958      	ldr	r0, [r3, #20]
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80060e0:	2200      	movs	r2, #0
 80060e2:	4619      	mov	r1, r3
 80060e4:	f7fd ffb0 	bl	8004048 <optiga_cmd_set_shielded_connection_option>
        OPTIGA_PROTECTION_SET_VERSION(me->my_cmd, me);
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	6958      	ldr	r0, [r3, #20]
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80060f2:	2201      	movs	r2, #1
 80060f4:	4619      	mov	r1, r3
 80060f6:	f7fd ffa7 	bl	8004048 <optiga_cmd_set_shielded_connection_option>

        return_value = optiga_cmd_set_data_object(me->my_cmd, p_params->write_type,
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	6958      	ldr	r0, [r3, #20]
 80060fe:	693b      	ldr	r3, [r7, #16]
 8006100:	7b5b      	ldrb	r3, [r3, #13]
 8006102:	693a      	ldr	r2, [r7, #16]
 8006104:	4619      	mov	r1, r3
 8006106:	f7ff fbeb 	bl	80058e0 <optiga_cmd_set_data_object>
 800610a:	4603      	mov	r3, r0
 800610c:	82fb      	strh	r3, [r7, #22]
                                                  (optiga_set_data_object_params_t *)p_params);
        if (OPTIGA_LIB_SUCCESS != return_value)
 800610e:	8afb      	ldrh	r3, [r7, #22]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d002      	beq.n	800611a <optiga_util_write_metadata+0xcc>
        {
            me->instance_state = OPTIGA_LIB_INSTANCE_FREE;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	2200      	movs	r2, #0
 8006118:	841a      	strh	r2, [r3, #32]
        }
    } while (FALSE);
    optiga_util_reset_protection_level(me);
 800611a:	68f8      	ldr	r0, [r7, #12]
 800611c:	f7ff fd91 	bl	8005c42 <optiga_util_reset_protection_level>

    return (return_value);
 8006120:	8afb      	ldrh	r3, [r7, #22]
}
 8006122:	4618      	mov	r0, r3
 8006124:	3718      	adds	r7, #24
 8006126:	46bd      	mov	sp, r7
 8006128:	bd80      	pop	{r7, pc}

0800612a <pal_init>:

#include "optiga/pal/pal.h"


pal_status_t pal_init(void)
{
 800612a:	b480      	push	{r7}
 800612c:	af00      	add	r7, sp, #0
    return PAL_STATUS_SUCCESS;
 800612e:	2300      	movs	r3, #0
}
 8006130:	4618      	mov	r0, r3
 8006132:	46bd      	mov	sp, r7
 8006134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006138:	4770      	bx	lr

0800613a <pal_deinit>:


pal_status_t pal_deinit(void)
{
 800613a:	b480      	push	{r7}
 800613c:	af00      	add	r7, sp, #0
    return PAL_STATUS_SUCCESS;
 800613e:	2300      	movs	r3, #0
}
 8006140:	4618      	mov	r0, r3
 8006142:	46bd      	mov	sp, r7
 8006144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006148:	4770      	bx	lr

0800614a <pal_crypt_tls_prf_sha256>:

void pal_crypt_tls_prf_sha256(const uint8_t* secret, uint16_t secret_length,
                               const uint8_t* label, uint16_t label_length,
                               const uint8_t* seed, uint16_t seed_length,
                               uint8_t* derived_key, uint16_t* derived_key_length)
{
 800614a:	b480      	push	{r7}
 800614c:	b087      	sub	sp, #28
 800614e:	af00      	add	r7, sp, #0
 8006150:	60f8      	str	r0, [r7, #12]
 8006152:	607a      	str	r2, [r7, #4]
 8006154:	461a      	mov	r2, r3
 8006156:	460b      	mov	r3, r1
 8006158:	817b      	strh	r3, [r7, #10]
 800615a:	4613      	mov	r3, r2
 800615c:	813b      	strh	r3, [r7, #8]
    if (derived_key && derived_key_length)
 800615e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006160:	2b00      	cmp	r3, #0
 8006162:	d012      	beq.n	800618a <pal_crypt_tls_prf_sha256+0x40>
 8006164:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006166:	2b00      	cmp	r3, #0
 8006168:	d00f      	beq.n	800618a <pal_crypt_tls_prf_sha256+0x40>
    {
        for (uint16_t i = 0; i < *derived_key_length; i++)
 800616a:	2300      	movs	r3, #0
 800616c:	82fb      	strh	r3, [r7, #22]
 800616e:	e007      	b.n	8006180 <pal_crypt_tls_prf_sha256+0x36>
        {
            derived_key[i] = 0x00;  // Dummy output
 8006170:	8afb      	ldrh	r3, [r7, #22]
 8006172:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006174:	4413      	add	r3, r2
 8006176:	2200      	movs	r2, #0
 8006178:	701a      	strb	r2, [r3, #0]
        for (uint16_t i = 0; i < *derived_key_length; i++)
 800617a:	8afb      	ldrh	r3, [r7, #22]
 800617c:	3301      	adds	r3, #1
 800617e:	82fb      	strh	r3, [r7, #22]
 8006180:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006182:	881b      	ldrh	r3, [r3, #0]
 8006184:	8afa      	ldrh	r2, [r7, #22]
 8006186:	429a      	cmp	r2, r3
 8006188:	d3f2      	bcc.n	8006170 <pal_crypt_tls_prf_sha256+0x26>
        }
    }
}
 800618a:	bf00      	nop
 800618c:	371c      	adds	r7, #28
 800618e:	46bd      	mov	sp, r7
 8006190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006194:	4770      	bx	lr

08006196 <pal_crypt_encrypt_aes128_ccm>:

int pal_crypt_encrypt_aes128_ccm(const uint8_t* key, const uint8_t* nonce, uint16_t nonce_length,
                                  const uint8_t* input, uint16_t input_length,
                                  const uint8_t* aad, uint16_t aad_length,
                                  uint8_t* output, uint8_t* tag, uint16_t tag_length)
{
 8006196:	b480      	push	{r7}
 8006198:	b087      	sub	sp, #28
 800619a:	af00      	add	r7, sp, #0
 800619c:	60f8      	str	r0, [r7, #12]
 800619e:	60b9      	str	r1, [r7, #8]
 80061a0:	603b      	str	r3, [r7, #0]
 80061a2:	4613      	mov	r3, r2
 80061a4:	80fb      	strh	r3, [r7, #6]
    for (uint16_t i = 0; i < input_length; i++)
 80061a6:	2300      	movs	r3, #0
 80061a8:	82fb      	strh	r3, [r7, #22]
 80061aa:	e00a      	b.n	80061c2 <pal_crypt_encrypt_aes128_ccm+0x2c>
    {
        output[i] = input[i];  // No real encryption
 80061ac:	8afb      	ldrh	r3, [r7, #22]
 80061ae:	683a      	ldr	r2, [r7, #0]
 80061b0:	441a      	add	r2, r3
 80061b2:	8afb      	ldrh	r3, [r7, #22]
 80061b4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80061b6:	440b      	add	r3, r1
 80061b8:	7812      	ldrb	r2, [r2, #0]
 80061ba:	701a      	strb	r2, [r3, #0]
    for (uint16_t i = 0; i < input_length; i++)
 80061bc:	8afb      	ldrh	r3, [r7, #22]
 80061be:	3301      	adds	r3, #1
 80061c0:	82fb      	strh	r3, [r7, #22]
 80061c2:	8afa      	ldrh	r2, [r7, #22]
 80061c4:	8c3b      	ldrh	r3, [r7, #32]
 80061c6:	429a      	cmp	r2, r3
 80061c8:	d3f0      	bcc.n	80061ac <pal_crypt_encrypt_aes128_ccm+0x16>
    }
    return 0;  // Success
 80061ca:	2300      	movs	r3, #0
}
 80061cc:	4618      	mov	r0, r3
 80061ce:	371c      	adds	r7, #28
 80061d0:	46bd      	mov	sp, r7
 80061d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d6:	4770      	bx	lr

080061d8 <pal_crypt_decrypt_aes128_ccm>:
int pal_crypt_decrypt_aes128_ccm(const uint8_t* key, const uint8_t* nonce, uint16_t nonce_length,
                                  const uint8_t* input, uint16_t input_length,
                                  const uint8_t* aad, uint16_t aad_length,
                                  const uint8_t* tag, uint16_t tag_length,
                                  uint8_t* output)
{
 80061d8:	b480      	push	{r7}
 80061da:	b087      	sub	sp, #28
 80061dc:	af00      	add	r7, sp, #0
 80061de:	60f8      	str	r0, [r7, #12]
 80061e0:	60b9      	str	r1, [r7, #8]
 80061e2:	603b      	str	r3, [r7, #0]
 80061e4:	4613      	mov	r3, r2
 80061e6:	80fb      	strh	r3, [r7, #6]
    for (uint16_t i = 0; i < input_length; i++)
 80061e8:	2300      	movs	r3, #0
 80061ea:	82fb      	strh	r3, [r7, #22]
 80061ec:	e00a      	b.n	8006204 <pal_crypt_decrypt_aes128_ccm+0x2c>
    {
        output[i] = input[i];  // No real decryption
 80061ee:	8afb      	ldrh	r3, [r7, #22]
 80061f0:	683a      	ldr	r2, [r7, #0]
 80061f2:	441a      	add	r2, r3
 80061f4:	8afb      	ldrh	r3, [r7, #22]
 80061f6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80061f8:	440b      	add	r3, r1
 80061fa:	7812      	ldrb	r2, [r2, #0]
 80061fc:	701a      	strb	r2, [r3, #0]
    for (uint16_t i = 0; i < input_length; i++)
 80061fe:	8afb      	ldrh	r3, [r7, #22]
 8006200:	3301      	adds	r3, #1
 8006202:	82fb      	strh	r3, [r7, #22]
 8006204:	8afa      	ldrh	r2, [r7, #22]
 8006206:	8c3b      	ldrh	r3, [r7, #32]
 8006208:	429a      	cmp	r2, r3
 800620a:	d3f0      	bcc.n	80061ee <pal_crypt_decrypt_aes128_ccm+0x16>
    }
    return 0;  // Success
 800620c:	2300      	movs	r3, #0
}
 800620e:	4618      	mov	r0, r3
 8006210:	371c      	adds	r7, #28
 8006212:	46bd      	mov	sp, r7
 8006214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006218:	4770      	bx	lr

0800621a <pal_gpio_set_high>:
#include "stm32f4xx_hal.h" // <-- change based on your STM32 series



void pal_gpio_set_high(const pal_gpio_t * p_gpio_context)
{
 800621a:	b580      	push	{r7, lr}
 800621c:	b082      	sub	sp, #8
 800621e:	af00      	add	r7, sp, #0
 8006220:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin((GPIO_TypeDef *)p_gpio_context->p_gpio_hw,
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6818      	ldr	r0, [r3, #0]
                      p_gpio_context->pin,
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	889b      	ldrh	r3, [r3, #4]
    HAL_GPIO_WritePin((GPIO_TypeDef *)p_gpio_context->p_gpio_hw,
 800622a:	2201      	movs	r2, #1
 800622c:	4619      	mov	r1, r3
 800622e:	f001 f8ff 	bl	8007430 <HAL_GPIO_WritePin>
                      GPIO_PIN_SET);
}
 8006232:	bf00      	nop
 8006234:	3708      	adds	r7, #8
 8006236:	46bd      	mov	sp, r7
 8006238:	bd80      	pop	{r7, pc}

0800623a <pal_gpio_set_low>:

void pal_gpio_set_low(const pal_gpio_t * p_gpio_context)
{
 800623a:	b580      	push	{r7, lr}
 800623c:	b082      	sub	sp, #8
 800623e:	af00      	add	r7, sp, #0
 8006240:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin((GPIO_TypeDef *)p_gpio_context->p_gpio_hw,
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6818      	ldr	r0, [r3, #0]
                      p_gpio_context->pin,
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	889b      	ldrh	r3, [r3, #4]
    HAL_GPIO_WritePin((GPIO_TypeDef *)p_gpio_context->p_gpio_hw,
 800624a:	2200      	movs	r2, #0
 800624c:	4619      	mov	r1, r3
 800624e:	f001 f8ef 	bl	8007430 <HAL_GPIO_WritePin>
                      GPIO_PIN_RESET);
}
 8006252:	bf00      	nop
 8006254:	3708      	adds	r7, #8
 8006256:	46bd      	mov	sp, r7
 8006258:	bd80      	pop	{r7, pc}
	...

0800625c <pal_i2c_acquire>:

static volatile uint32_t g_entry_count = 0;
static pal_i2c_t * gp_pal_i2c_current_ctx;

static pal_status_t pal_i2c_acquire(const void * p_i2c_context)
{
 800625c:	b480      	push	{r7}
 800625e:	b083      	sub	sp, #12
 8006260:	af00      	add	r7, sp, #0
 8006262:	6078      	str	r0, [r7, #4]
    (void)p_i2c_context;
    if (0 == g_entry_count)
 8006264:	4b08      	ldr	r3, [pc, #32]	@ (8006288 <pal_i2c_acquire+0x2c>)
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d106      	bne.n	800627a <pal_i2c_acquire+0x1e>
    {
        g_entry_count++;
 800626c:	4b06      	ldr	r3, [pc, #24]	@ (8006288 <pal_i2c_acquire+0x2c>)
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	3301      	adds	r3, #1
 8006272:	4a05      	ldr	r2, [pc, #20]	@ (8006288 <pal_i2c_acquire+0x2c>)
 8006274:	6013      	str	r3, [r2, #0]
        return PAL_STATUS_SUCCESS;
 8006276:	2300      	movs	r3, #0
 8006278:	e000      	b.n	800627c <pal_i2c_acquire+0x20>
    }
    return PAL_STATUS_FAILURE;
 800627a:	2301      	movs	r3, #1
}
 800627c:	4618      	mov	r0, r3
 800627e:	370c      	adds	r7, #12
 8006280:	46bd      	mov	sp, r7
 8006282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006286:	4770      	bx	lr
 8006288:	20000d4c 	.word	0x20000d4c

0800628c <pal_i2c_release>:

static void pal_i2c_release(const void * p_i2c_context)
{
 800628c:	b480      	push	{r7}
 800628e:	b083      	sub	sp, #12
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]
    (void)p_i2c_context;
    g_entry_count = 0;
 8006294:	4b04      	ldr	r3, [pc, #16]	@ (80062a8 <pal_i2c_release+0x1c>)
 8006296:	2200      	movs	r2, #0
 8006298:	601a      	str	r2, [r3, #0]
}
 800629a:	bf00      	nop
 800629c:	370c      	adds	r7, #12
 800629e:	46bd      	mov	sp, r7
 80062a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a4:	4770      	bx	lr
 80062a6:	bf00      	nop
 80062a8:	20000d4c 	.word	0x20000d4c

080062ac <invoke_upper_layer_callback>:

static void invoke_upper_layer_callback(const pal_i2c_t * p_pal_i2c_ctx, optiga_lib_status_t event)
{
 80062ac:	b590      	push	{r4, r7, lr}
 80062ae:	b083      	sub	sp, #12
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
 80062b4:	460b      	mov	r3, r1
 80062b6:	807b      	strh	r3, [r7, #2]
    if (p_pal_i2c_ctx->upper_layer_event_handler != NULL)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	689b      	ldr	r3, [r3, #8]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d008      	beq.n	80062d2 <invoke_upper_layer_callback+0x26>
    {
        ((upper_layer_callback_t)(p_pal_i2c_ctx->upper_layer_event_handler))(
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	689b      	ldr	r3, [r3, #8]
 80062c4:	461c      	mov	r4, r3
            p_pal_i2c_ctx->p_upper_layer_ctx, event);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	685b      	ldr	r3, [r3, #4]
        ((upper_layer_callback_t)(p_pal_i2c_ctx->upper_layer_event_handler))(
 80062ca:	887a      	ldrh	r2, [r7, #2]
 80062cc:	4611      	mov	r1, r2
 80062ce:	4618      	mov	r0, r3
 80062d0:	47a0      	blx	r4
    }
    pal_i2c_release(p_pal_i2c_ctx->p_upper_layer_ctx);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	685b      	ldr	r3, [r3, #4]
 80062d6:	4618      	mov	r0, r3
 80062d8:	f7ff ffd8 	bl	800628c <pal_i2c_release>
}
 80062dc:	bf00      	nop
 80062de:	370c      	adds	r7, #12
 80062e0:	46bd      	mov	sp, r7
 80062e2:	bd90      	pop	{r4, r7, pc}

080062e4 <pal_i2c_init>:

pal_status_t pal_i2c_init(const pal_i2c_t * p_i2c_context)
{
 80062e4:	b480      	push	{r7}
 80062e6:	b083      	sub	sp, #12
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
    // Typically handled by MX or HAL init elsewhere
    (void)p_i2c_context;
    return PAL_STATUS_SUCCESS;
 80062ec:	2300      	movs	r3, #0
}
 80062ee:	4618      	mov	r0, r3
 80062f0:	370c      	adds	r7, #12
 80062f2:	46bd      	mov	sp, r7
 80062f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f8:	4770      	bx	lr

080062fa <pal_i2c_deinit>:

pal_status_t pal_i2c_deinit(const pal_i2c_t * p_i2c_context)
{
 80062fa:	b480      	push	{r7}
 80062fc:	b083      	sub	sp, #12
 80062fe:	af00      	add	r7, sp, #0
 8006300:	6078      	str	r0, [r7, #4]
    (void)p_i2c_context;
    return PAL_STATUS_SUCCESS;
 8006302:	2300      	movs	r3, #0
}
 8006304:	4618      	mov	r0, r3
 8006306:	370c      	adds	r7, #12
 8006308:	46bd      	mov	sp, r7
 800630a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630e:	4770      	bx	lr

08006310 <pal_i2c_write>:

pal_status_t pal_i2c_write(const pal_i2c_t * p_i2c_context, uint8_t * p_data, uint16_t length) {
 8006310:	b580      	push	{r7, lr}
 8006312:	b088      	sub	sp, #32
 8006314:	af02      	add	r7, sp, #8
 8006316:	60f8      	str	r0, [r7, #12]
 8006318:	60b9      	str	r1, [r7, #8]
 800631a:	4613      	mov	r3, r2
 800631c:	80fb      	strh	r3, [r7, #6]
    pal_status_t status = PAL_STATUS_FAILURE;
 800631e:	2301      	movs	r3, #1
 8006320:	82fb      	strh	r3, [r7, #22]

    if (PAL_STATUS_SUCCESS == pal_i2c_acquire(p_i2c_context))
 8006322:	68f8      	ldr	r0, [r7, #12]
 8006324:	f7ff ff9a 	bl	800625c <pal_i2c_acquire>
 8006328:	4603      	mov	r3, r0
 800632a:	2b00      	cmp	r3, #0
 800632c:	d120      	bne.n	8006370 <pal_i2c_write+0x60>
    {
    	gp_pal_i2c_current_ctx = (pal_i2c_t *)p_i2c_context;
 800632e:	4a16      	ldr	r2, [pc, #88]	@ (8006388 <pal_i2c_write+0x78>)
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	6013      	str	r3, [r2, #0]
        HAL_StatusTypeDef hal_status = HAL_I2C_Master_Transmit(
            (I2C_HandleTypeDef *)(p_i2c_context->p_i2c_hw_config),
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	6818      	ldr	r0, [r3, #0]
            (uint16_t)(p_i2c_context->slave_address << 1),
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	7b1b      	ldrb	r3, [r3, #12]
        HAL_StatusTypeDef hal_status = HAL_I2C_Master_Transmit(
 800633c:	005b      	lsls	r3, r3, #1
 800633e:	b299      	uxth	r1, r3
 8006340:	88fb      	ldrh	r3, [r7, #6]
 8006342:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006346:	9200      	str	r2, [sp, #0]
 8006348:	68ba      	ldr	r2, [r7, #8]
 800634a:	f001 fa09 	bl	8007760 <HAL_I2C_Master_Transmit>
 800634e:	4603      	mov	r3, r0
 8006350:	757b      	strb	r3, [r7, #21]
            p_data,
            length,
            HAL_MAX_DELAY);

        if (hal_status == HAL_OK)
 8006352:	7d7b      	ldrb	r3, [r7, #21]
 8006354:	2b00      	cmp	r3, #0
 8006356:	d106      	bne.n	8006366 <pal_i2c_write+0x56>
        {
            invoke_upper_layer_callback(p_i2c_context, PAL_I2C_EVENT_SUCCESS);
 8006358:	2100      	movs	r1, #0
 800635a:	68f8      	ldr	r0, [r7, #12]
 800635c:	f7ff ffa6 	bl	80062ac <invoke_upper_layer_callback>
            status = PAL_STATUS_SUCCESS;
 8006360:	2300      	movs	r3, #0
 8006362:	82fb      	strh	r3, [r7, #22]
 8006364:	e00a      	b.n	800637c <pal_i2c_write+0x6c>
        }
        else
        {
            invoke_upper_layer_callback(p_i2c_context, PAL_I2C_EVENT_ERROR);
 8006366:	2101      	movs	r1, #1
 8006368:	68f8      	ldr	r0, [r7, #12]
 800636a:	f7ff ff9f 	bl	80062ac <invoke_upper_layer_callback>
 800636e:	e005      	b.n	800637c <pal_i2c_write+0x6c>
        }
    }
    else
    {
        status = PAL_STATUS_I2C_BUSY;
 8006370:	2302      	movs	r3, #2
 8006372:	82fb      	strh	r3, [r7, #22]
        invoke_upper_layer_callback(p_i2c_context, PAL_I2C_EVENT_BUSY);
 8006374:	2102      	movs	r1, #2
 8006376:	68f8      	ldr	r0, [r7, #12]
 8006378:	f7ff ff98 	bl	80062ac <invoke_upper_layer_callback>
    }

    return status;
 800637c:	8afb      	ldrh	r3, [r7, #22]
}
 800637e:	4618      	mov	r0, r3
 8006380:	3718      	adds	r7, #24
 8006382:	46bd      	mov	sp, r7
 8006384:	bd80      	pop	{r7, pc}
 8006386:	bf00      	nop
 8006388:	20000d50 	.word	0x20000d50

0800638c <pal_i2c_read>:

pal_status_t pal_i2c_read(const pal_i2c_t * p_i2c_context, uint8_t * p_data, uint16_t length)
{
 800638c:	b580      	push	{r7, lr}
 800638e:	b088      	sub	sp, #32
 8006390:	af02      	add	r7, sp, #8
 8006392:	60f8      	str	r0, [r7, #12]
 8006394:	60b9      	str	r1, [r7, #8]
 8006396:	4613      	mov	r3, r2
 8006398:	80fb      	strh	r3, [r7, #6]
    pal_status_t status = PAL_STATUS_FAILURE;
 800639a:	2301      	movs	r3, #1
 800639c:	82fb      	strh	r3, [r7, #22]

    if (PAL_STATUS_SUCCESS == pal_i2c_acquire(p_i2c_context))
 800639e:	68f8      	ldr	r0, [r7, #12]
 80063a0:	f7ff ff5c 	bl	800625c <pal_i2c_acquire>
 80063a4:	4603      	mov	r3, r0
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d120      	bne.n	80063ec <pal_i2c_read+0x60>
    {
    	gp_pal_i2c_current_ctx = (pal_i2c_t *)p_i2c_context;
 80063aa:	4a16      	ldr	r2, [pc, #88]	@ (8006404 <pal_i2c_read+0x78>)
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	6013      	str	r3, [r2, #0]
        HAL_StatusTypeDef hal_status = HAL_I2C_Master_Receive(
            (I2C_HandleTypeDef *)(p_i2c_context->p_i2c_hw_config),
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	6818      	ldr	r0, [r3, #0]
            (uint16_t)(p_i2c_context->slave_address << 1),
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	7b1b      	ldrb	r3, [r3, #12]
        HAL_StatusTypeDef hal_status = HAL_I2C_Master_Receive(
 80063b8:	005b      	lsls	r3, r3, #1
 80063ba:	b299      	uxth	r1, r3
 80063bc:	88fb      	ldrh	r3, [r7, #6]
 80063be:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80063c2:	9200      	str	r2, [sp, #0]
 80063c4:	68ba      	ldr	r2, [r7, #8]
 80063c6:	f001 fac9 	bl	800795c <HAL_I2C_Master_Receive>
 80063ca:	4603      	mov	r3, r0
 80063cc:	757b      	strb	r3, [r7, #21]
            p_data,
            length,
            HAL_MAX_DELAY);

        if (hal_status == HAL_OK)
 80063ce:	7d7b      	ldrb	r3, [r7, #21]
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d106      	bne.n	80063e2 <pal_i2c_read+0x56>
        {
            invoke_upper_layer_callback(p_i2c_context, PAL_I2C_EVENT_SUCCESS);
 80063d4:	2100      	movs	r1, #0
 80063d6:	68f8      	ldr	r0, [r7, #12]
 80063d8:	f7ff ff68 	bl	80062ac <invoke_upper_layer_callback>
            status = PAL_STATUS_SUCCESS;
 80063dc:	2300      	movs	r3, #0
 80063de:	82fb      	strh	r3, [r7, #22]
 80063e0:	e00a      	b.n	80063f8 <pal_i2c_read+0x6c>
        }
        else
        {
            invoke_upper_layer_callback(p_i2c_context, PAL_I2C_EVENT_ERROR);
 80063e2:	2101      	movs	r1, #1
 80063e4:	68f8      	ldr	r0, [r7, #12]
 80063e6:	f7ff ff61 	bl	80062ac <invoke_upper_layer_callback>
 80063ea:	e005      	b.n	80063f8 <pal_i2c_read+0x6c>
        }
    }
    else
    {
        status = PAL_STATUS_I2C_BUSY;
 80063ec:	2302      	movs	r3, #2
 80063ee:	82fb      	strh	r3, [r7, #22]
        invoke_upper_layer_callback(p_i2c_context, PAL_I2C_EVENT_BUSY);
 80063f0:	2102      	movs	r1, #2
 80063f2:	68f8      	ldr	r0, [r7, #12]
 80063f4:	f7ff ff5a 	bl	80062ac <invoke_upper_layer_callback>
    }

    return status;
 80063f8:	8afb      	ldrh	r3, [r7, #22]
}
 80063fa:	4618      	mov	r0, r3
 80063fc:	3718      	adds	r7, #24
 80063fe:	46bd      	mov	sp, r7
 8006400:	bd80      	pop	{r7, pc}
 8006402:	bf00      	nop
 8006404:	20000d50 	.word	0x20000d50

08006408 <pal_i2c_set_bitrate>:

pal_status_t pal_i2c_set_bitrate(const pal_i2c_t * p_i2c_context, uint16_t bitrate)
{
 8006408:	b480      	push	{r7}
 800640a:	b083      	sub	sp, #12
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
 8006410:	460b      	mov	r3, r1
 8006412:	807b      	strh	r3, [r7, #2]
    // Not applicable for STM32 HAL  config is done via CubeMX
    (void)p_i2c_context;
    (void)bitrate;
    return PAL_STATUS_SUCCESS;
 8006414:	2300      	movs	r3, #0
}
 8006416:	4618      	mov	r0, r3
 8006418:	370c      	adds	r7, #12
 800641a:	46bd      	mov	sp, r7
 800641c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006420:	4770      	bx	lr
	...

08006424 <pal_os_datastore_write>:


pal_status_t pal_os_datastore_write(uint16_t datastore_id,
                                    const uint8_t * p_buffer,
                                    uint16_t length)
{
 8006424:	b580      	push	{r7, lr}
 8006426:	b084      	sub	sp, #16
 8006428:	af00      	add	r7, sp, #0
 800642a:	4603      	mov	r3, r0
 800642c:	6039      	str	r1, [r7, #0]
 800642e:	80fb      	strh	r3, [r7, #6]
 8006430:	4613      	mov	r3, r2
 8006432:	80bb      	strh	r3, [r7, #4]
    pal_status_t return_status = PAL_STATUS_FAILURE;
 8006434:	2301      	movs	r3, #1
 8006436:	81fb      	strh	r3, [r7, #14]
    uint8_t offset = 0;
 8006438:	2300      	movs	r3, #0
 800643a:	737b      	strb	r3, [r7, #13]

    switch(datastore_id)
 800643c:	88fb      	ldrh	r3, [r7, #6]
 800643e:	2b33      	cmp	r3, #51	@ 0x33
 8006440:	d043      	beq.n	80064ca <pal_os_datastore_write+0xa6>
 8006442:	2b33      	cmp	r3, #51	@ 0x33
 8006444:	dc5e      	bgt.n	8006504 <pal_os_datastore_write+0xe0>
 8006446:	2b11      	cmp	r3, #17
 8006448:	d002      	beq.n	8006450 <pal_os_datastore_write+0x2c>
 800644a:	2b22      	cmp	r3, #34	@ 0x22
 800644c:	d020      	beq.n	8006490 <pal_os_datastore_write+0x6c>
            return_status = PAL_STATUS_SUCCESS;
            break;
        }
        default:
        {
            break;
 800644e:	e059      	b.n	8006504 <pal_os_datastore_write+0xe0>
            if (length <= OPTIGA_SHARED_SECRET_MAX_LENGTH)
 8006450:	88bb      	ldrh	r3, [r7, #4]
 8006452:	2b40      	cmp	r3, #64	@ 0x40
 8006454:	d858      	bhi.n	8006508 <pal_os_datastore_write+0xe4>
                optiga_platform_binding_shared_secret[offset++] = (uint8_t)(length>>8);
 8006456:	88bb      	ldrh	r3, [r7, #4]
 8006458:	0a1b      	lsrs	r3, r3, #8
 800645a:	b299      	uxth	r1, r3
 800645c:	7b7b      	ldrb	r3, [r7, #13]
 800645e:	1c5a      	adds	r2, r3, #1
 8006460:	737a      	strb	r2, [r7, #13]
 8006462:	461a      	mov	r2, r3
 8006464:	b2c9      	uxtb	r1, r1
 8006466:	4b2b      	ldr	r3, [pc, #172]	@ (8006514 <pal_os_datastore_write+0xf0>)
 8006468:	5499      	strb	r1, [r3, r2]
                optiga_platform_binding_shared_secret[offset++] = (uint8_t)(length);
 800646a:	7b7b      	ldrb	r3, [r7, #13]
 800646c:	1c5a      	adds	r2, r3, #1
 800646e:	737a      	strb	r2, [r7, #13]
 8006470:	461a      	mov	r2, r3
 8006472:	88bb      	ldrh	r3, [r7, #4]
 8006474:	b2d9      	uxtb	r1, r3
 8006476:	4b27      	ldr	r3, [pc, #156]	@ (8006514 <pal_os_datastore_write+0xf0>)
 8006478:	5499      	strb	r1, [r3, r2]
                memcpy(&optiga_platform_binding_shared_secret[offset], p_buffer, length);
 800647a:	7b7b      	ldrb	r3, [r7, #13]
 800647c:	4a25      	ldr	r2, [pc, #148]	@ (8006514 <pal_os_datastore_write+0xf0>)
 800647e:	4413      	add	r3, r2
 8006480:	88ba      	ldrh	r2, [r7, #4]
 8006482:	6839      	ldr	r1, [r7, #0]
 8006484:	4618      	mov	r0, r3
 8006486:	f006 f95c 	bl	800c742 <memcpy>
                return_status = PAL_STATUS_SUCCESS;
 800648a:	2300      	movs	r3, #0
 800648c:	81fb      	strh	r3, [r7, #14]
            break;
 800648e:	e03b      	b.n	8006508 <pal_os_datastore_write+0xe4>
            data_store_manage_context_buffer[offset++] = (uint8_t)(length>>8);
 8006490:	88bb      	ldrh	r3, [r7, #4]
 8006492:	0a1b      	lsrs	r3, r3, #8
 8006494:	b299      	uxth	r1, r3
 8006496:	7b7b      	ldrb	r3, [r7, #13]
 8006498:	1c5a      	adds	r2, r3, #1
 800649a:	737a      	strb	r2, [r7, #13]
 800649c:	461a      	mov	r2, r3
 800649e:	b2c9      	uxtb	r1, r1
 80064a0:	4b1d      	ldr	r3, [pc, #116]	@ (8006518 <pal_os_datastore_write+0xf4>)
 80064a2:	5499      	strb	r1, [r3, r2]
            data_store_manage_context_buffer[offset++] = (uint8_t)(length);
 80064a4:	7b7b      	ldrb	r3, [r7, #13]
 80064a6:	1c5a      	adds	r2, r3, #1
 80064a8:	737a      	strb	r2, [r7, #13]
 80064aa:	461a      	mov	r2, r3
 80064ac:	88bb      	ldrh	r3, [r7, #4]
 80064ae:	b2d9      	uxtb	r1, r3
 80064b0:	4b19      	ldr	r3, [pc, #100]	@ (8006518 <pal_os_datastore_write+0xf4>)
 80064b2:	5499      	strb	r1, [r3, r2]
            memcpy(&data_store_manage_context_buffer[offset],p_buffer,length);
 80064b4:	7b7b      	ldrb	r3, [r7, #13]
 80064b6:	4a18      	ldr	r2, [pc, #96]	@ (8006518 <pal_os_datastore_write+0xf4>)
 80064b8:	4413      	add	r3, r2
 80064ba:	88ba      	ldrh	r2, [r7, #4]
 80064bc:	6839      	ldr	r1, [r7, #0]
 80064be:	4618      	mov	r0, r3
 80064c0:	f006 f93f 	bl	800c742 <memcpy>
            return_status = PAL_STATUS_SUCCESS;
 80064c4:	2300      	movs	r3, #0
 80064c6:	81fb      	strh	r3, [r7, #14]
            break;
 80064c8:	e01f      	b.n	800650a <pal_os_datastore_write+0xe6>
            data_store_app_context_buffer[offset++] = (uint8_t)(length>>8);
 80064ca:	88bb      	ldrh	r3, [r7, #4]
 80064cc:	0a1b      	lsrs	r3, r3, #8
 80064ce:	b299      	uxth	r1, r3
 80064d0:	7b7b      	ldrb	r3, [r7, #13]
 80064d2:	1c5a      	adds	r2, r3, #1
 80064d4:	737a      	strb	r2, [r7, #13]
 80064d6:	461a      	mov	r2, r3
 80064d8:	b2c9      	uxtb	r1, r1
 80064da:	4b10      	ldr	r3, [pc, #64]	@ (800651c <pal_os_datastore_write+0xf8>)
 80064dc:	5499      	strb	r1, [r3, r2]
            data_store_app_context_buffer[offset++] = (uint8_t)(length);
 80064de:	7b7b      	ldrb	r3, [r7, #13]
 80064e0:	1c5a      	adds	r2, r3, #1
 80064e2:	737a      	strb	r2, [r7, #13]
 80064e4:	461a      	mov	r2, r3
 80064e6:	88bb      	ldrh	r3, [r7, #4]
 80064e8:	b2d9      	uxtb	r1, r3
 80064ea:	4b0c      	ldr	r3, [pc, #48]	@ (800651c <pal_os_datastore_write+0xf8>)
 80064ec:	5499      	strb	r1, [r3, r2]
            memcpy(&data_store_app_context_buffer[offset],p_buffer,length);
 80064ee:	7b7b      	ldrb	r3, [r7, #13]
 80064f0:	4a0a      	ldr	r2, [pc, #40]	@ (800651c <pal_os_datastore_write+0xf8>)
 80064f2:	4413      	add	r3, r2
 80064f4:	88ba      	ldrh	r2, [r7, #4]
 80064f6:	6839      	ldr	r1, [r7, #0]
 80064f8:	4618      	mov	r0, r3
 80064fa:	f006 f922 	bl	800c742 <memcpy>
            return_status = PAL_STATUS_SUCCESS;
 80064fe:	2300      	movs	r3, #0
 8006500:	81fb      	strh	r3, [r7, #14]
            break;
 8006502:	e002      	b.n	800650a <pal_os_datastore_write+0xe6>
            break;
 8006504:	bf00      	nop
 8006506:	e000      	b.n	800650a <pal_os_datastore_write+0xe6>
            break;
 8006508:	bf00      	nop
        }
    }
    return return_status;
 800650a:	89fb      	ldrh	r3, [r7, #14]
}
 800650c:	4618      	mov	r0, r3
 800650e:	3710      	adds	r7, #16
 8006510:	46bd      	mov	sp, r7
 8006512:	bd80      	pop	{r7, pc}
 8006514:	2000050c 	.word	0x2000050c
 8006518:	20000d54 	.word	0x20000d54
 800651c:	20000d98 	.word	0x20000d98

08006520 <pal_os_datastore_read>:


pal_status_t pal_os_datastore_read(uint16_t datastore_id, 
                                   uint8_t * p_buffer, 
                                   uint16_t * p_buffer_length)
{
 8006520:	b580      	push	{r7, lr}
 8006522:	b086      	sub	sp, #24
 8006524:	af00      	add	r7, sp, #0
 8006526:	4603      	mov	r3, r0
 8006528:	60b9      	str	r1, [r7, #8]
 800652a:	607a      	str	r2, [r7, #4]
 800652c:	81fb      	strh	r3, [r7, #14]
    pal_status_t return_status = PAL_STATUS_FAILURE;
 800652e:	2301      	movs	r3, #1
 8006530:	82fb      	strh	r3, [r7, #22]
    uint16_t data_length;
    uint8_t offset = 0;
 8006532:	2300      	movs	r3, #0
 8006534:	757b      	strb	r3, [r7, #21]

    switch(datastore_id)
 8006536:	89fb      	ldrh	r3, [r7, #14]
 8006538:	2b33      	cmp	r3, #51	@ 0x33
 800653a:	d049      	beq.n	80065d0 <pal_os_datastore_read+0xb0>
 800653c:	2b33      	cmp	r3, #51	@ 0x33
 800653e:	dc67      	bgt.n	8006610 <pal_os_datastore_read+0xf0>
 8006540:	2b11      	cmp	r3, #17
 8006542:	d002      	beq.n	800654a <pal_os_datastore_read+0x2a>
 8006544:	2b22      	cmp	r3, #34	@ 0x22
 8006546:	d023      	beq.n	8006590 <pal_os_datastore_read+0x70>
 8006548:	e062      	b.n	8006610 <pal_os_datastore_read+0xf0>
            // This has to be enhanced by user only,
            // if the platform binding shared secret is stored in non-volatile 
            // memory with a specific location and not as a context segment 
            // else updating the share secret content is good enough.

            data_length = (uint16_t) (optiga_platform_binding_shared_secret[offset++] << 8);
 800654a:	7d7b      	ldrb	r3, [r7, #21]
 800654c:	1c5a      	adds	r2, r3, #1
 800654e:	757a      	strb	r2, [r7, #21]
 8006550:	461a      	mov	r2, r3
 8006552:	4b34      	ldr	r3, [pc, #208]	@ (8006624 <pal_os_datastore_read+0x104>)
 8006554:	5c9b      	ldrb	r3, [r3, r2]
 8006556:	021b      	lsls	r3, r3, #8
 8006558:	827b      	strh	r3, [r7, #18]
            data_length |= (uint16_t)(optiga_platform_binding_shared_secret[offset++]);
 800655a:	7d7b      	ldrb	r3, [r7, #21]
 800655c:	1c5a      	adds	r2, r3, #1
 800655e:	757a      	strb	r2, [r7, #21]
 8006560:	461a      	mov	r2, r3
 8006562:	4b30      	ldr	r3, [pc, #192]	@ (8006624 <pal_os_datastore_read+0x104>)
 8006564:	5c9b      	ldrb	r3, [r3, r2]
 8006566:	461a      	mov	r2, r3
 8006568:	8a7b      	ldrh	r3, [r7, #18]
 800656a:	4313      	orrs	r3, r2
 800656c:	827b      	strh	r3, [r7, #18]
            if (data_length <= OPTIGA_SHARED_SECRET_MAX_LENGTH)
 800656e:	8a7b      	ldrh	r3, [r7, #18]
 8006570:	2b40      	cmp	r3, #64	@ 0x40
 8006572:	d851      	bhi.n	8006618 <pal_os_datastore_read+0xf8>
            {
                memcpy(p_buffer,&optiga_platform_binding_shared_secret[offset], data_length);
 8006574:	7d7b      	ldrb	r3, [r7, #21]
 8006576:	4a2b      	ldr	r2, [pc, #172]	@ (8006624 <pal_os_datastore_read+0x104>)
 8006578:	4413      	add	r3, r2
 800657a:	8a7a      	ldrh	r2, [r7, #18]
 800657c:	4619      	mov	r1, r3
 800657e:	68b8      	ldr	r0, [r7, #8]
 8006580:	f006 f8df 	bl	800c742 <memcpy>
                *p_buffer_length = data_length;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	8a7a      	ldrh	r2, [r7, #18]
 8006588:	801a      	strh	r2, [r3, #0]
                return_status = PAL_STATUS_SUCCESS;
 800658a:	2300      	movs	r3, #0
 800658c:	82fb      	strh	r3, [r7, #22]
            }
            break;
 800658e:	e043      	b.n	8006618 <pal_os_datastore_read+0xf8>
        {
            // !!!OPTIGA_LIB_PORTING_REQUIRED
            // This has to be enhanced by user only,
            // if manage context information is stored in NVM during the hibernate, 
            // else this is not required to be enhanced.
            data_length = (uint16_t) (data_store_manage_context_buffer[offset++] << 8);
 8006590:	7d7b      	ldrb	r3, [r7, #21]
 8006592:	1c5a      	adds	r2, r3, #1
 8006594:	757a      	strb	r2, [r7, #21]
 8006596:	461a      	mov	r2, r3
 8006598:	4b23      	ldr	r3, [pc, #140]	@ (8006628 <pal_os_datastore_read+0x108>)
 800659a:	5c9b      	ldrb	r3, [r3, r2]
 800659c:	021b      	lsls	r3, r3, #8
 800659e:	827b      	strh	r3, [r7, #18]
            data_length |= (uint16_t)(data_store_manage_context_buffer[offset++]);
 80065a0:	7d7b      	ldrb	r3, [r7, #21]
 80065a2:	1c5a      	adds	r2, r3, #1
 80065a4:	757a      	strb	r2, [r7, #21]
 80065a6:	461a      	mov	r2, r3
 80065a8:	4b1f      	ldr	r3, [pc, #124]	@ (8006628 <pal_os_datastore_read+0x108>)
 80065aa:	5c9b      	ldrb	r3, [r3, r2]
 80065ac:	461a      	mov	r2, r3
 80065ae:	8a7b      	ldrh	r3, [r7, #18]
 80065b0:	4313      	orrs	r3, r2
 80065b2:	827b      	strh	r3, [r7, #18]
            memcpy(p_buffer, &data_store_manage_context_buffer[offset], data_length);
 80065b4:	7d7b      	ldrb	r3, [r7, #21]
 80065b6:	4a1c      	ldr	r2, [pc, #112]	@ (8006628 <pal_os_datastore_read+0x108>)
 80065b8:	4413      	add	r3, r2
 80065ba:	8a7a      	ldrh	r2, [r7, #18]
 80065bc:	4619      	mov	r1, r3
 80065be:	68b8      	ldr	r0, [r7, #8]
 80065c0:	f006 f8bf 	bl	800c742 <memcpy>
            *p_buffer_length = data_length;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	8a7a      	ldrh	r2, [r7, #18]
 80065c8:	801a      	strh	r2, [r3, #0]
            return_status = PAL_STATUS_SUCCESS;
 80065ca:	2300      	movs	r3, #0
 80065cc:	82fb      	strh	r3, [r7, #22]
            break;
 80065ce:	e024      	b.n	800661a <pal_os_datastore_read+0xfa>
        {
            // !!!OPTIGA_LIB_PORTING_REQUIRED
            // This has to be enhanced by user only,
            // if application context information is stored in NVM during the hibernate, 
            // else this is not required to be enhanced.
            data_length = (uint16_t) (data_store_app_context_buffer[offset++] << 8);
 80065d0:	7d7b      	ldrb	r3, [r7, #21]
 80065d2:	1c5a      	adds	r2, r3, #1
 80065d4:	757a      	strb	r2, [r7, #21]
 80065d6:	461a      	mov	r2, r3
 80065d8:	4b14      	ldr	r3, [pc, #80]	@ (800662c <pal_os_datastore_read+0x10c>)
 80065da:	5c9b      	ldrb	r3, [r3, r2]
 80065dc:	021b      	lsls	r3, r3, #8
 80065de:	827b      	strh	r3, [r7, #18]
            data_length |= (uint16_t)(data_store_app_context_buffer[offset++]);
 80065e0:	7d7b      	ldrb	r3, [r7, #21]
 80065e2:	1c5a      	adds	r2, r3, #1
 80065e4:	757a      	strb	r2, [r7, #21]
 80065e6:	461a      	mov	r2, r3
 80065e8:	4b10      	ldr	r3, [pc, #64]	@ (800662c <pal_os_datastore_read+0x10c>)
 80065ea:	5c9b      	ldrb	r3, [r3, r2]
 80065ec:	461a      	mov	r2, r3
 80065ee:	8a7b      	ldrh	r3, [r7, #18]
 80065f0:	4313      	orrs	r3, r2
 80065f2:	827b      	strh	r3, [r7, #18]
            memcpy(p_buffer, &data_store_app_context_buffer[offset], data_length);
 80065f4:	7d7b      	ldrb	r3, [r7, #21]
 80065f6:	4a0d      	ldr	r2, [pc, #52]	@ (800662c <pal_os_datastore_read+0x10c>)
 80065f8:	4413      	add	r3, r2
 80065fa:	8a7a      	ldrh	r2, [r7, #18]
 80065fc:	4619      	mov	r1, r3
 80065fe:	68b8      	ldr	r0, [r7, #8]
 8006600:	f006 f89f 	bl	800c742 <memcpy>
            *p_buffer_length = data_length;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	8a7a      	ldrh	r2, [r7, #18]
 8006608:	801a      	strh	r2, [r3, #0]
            return_status = PAL_STATUS_SUCCESS;
 800660a:	2300      	movs	r3, #0
 800660c:	82fb      	strh	r3, [r7, #22]
            break;
 800660e:	e004      	b.n	800661a <pal_os_datastore_read+0xfa>
        }
        default:
        {
            *p_buffer_length = 0;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2200      	movs	r2, #0
 8006614:	801a      	strh	r2, [r3, #0]
            break;
 8006616:	e000      	b.n	800661a <pal_os_datastore_read+0xfa>
            break;
 8006618:	bf00      	nop
        }
    }

    return return_status;
 800661a:	8afb      	ldrh	r3, [r7, #22]
}
 800661c:	4618      	mov	r0, r3
 800661e:	3718      	adds	r7, #24
 8006620:	46bd      	mov	sp, r7
 8006622:	bd80      	pop	{r7, pc}
 8006624:	2000050c 	.word	0x2000050c
 8006628:	20000d54 	.word	0x20000d54
 800662c:	20000d98 	.word	0x20000d98

08006630 <pal_os_event_start>:
static pal_os_event_t pal_os_event_0 = {0};
static uint32_t timer_expiry = 0;
static uint8_t timer_running = 0;

void pal_os_event_start(pal_os_event_t * p_pal_os_event, register_callback callback, void * callback_args)
{
 8006630:	b580      	push	{r7, lr}
 8006632:	b084      	sub	sp, #16
 8006634:	af00      	add	r7, sp, #0
 8006636:	60f8      	str	r0, [r7, #12]
 8006638:	60b9      	str	r1, [r7, #8]
 800663a:	607a      	str	r2, [r7, #4]
    if (0 == p_pal_os_event->is_event_triggered)
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	7a1b      	ldrb	r3, [r3, #8]
 8006640:	2b00      	cmp	r3, #0
 8006642:	d109      	bne.n	8006658 <pal_os_event_start+0x28>
    {
        p_pal_os_event->is_event_triggered = TRUE;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	2201      	movs	r2, #1
 8006648:	721a      	strb	r2, [r3, #8]
        pal_os_event_register_callback_oneshot(p_pal_os_event,callback,callback_args,1000);
 800664a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800664e:	687a      	ldr	r2, [r7, #4]
 8006650:	68b9      	ldr	r1, [r7, #8]
 8006652:	68f8      	ldr	r0, [r7, #12]
 8006654:	f000 f82a 	bl	80066ac <pal_os_event_register_callback_oneshot>
    }
}
 8006658:	bf00      	nop
 800665a:	3710      	adds	r7, #16
 800665c:	46bd      	mov	sp, r7
 800665e:	bd80      	pop	{r7, pc}

08006660 <pal_os_event_stop>:

void pal_os_event_stop(pal_os_event_t * p_pal_os_event)
{
 8006660:	b480      	push	{r7}
 8006662:	b083      	sub	sp, #12
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
    p_pal_os_event->is_event_triggered = 0;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	2200      	movs	r2, #0
 800666c:	721a      	strb	r2, [r3, #8]
}
 800666e:	bf00      	nop
 8006670:	370c      	adds	r7, #12
 8006672:	46bd      	mov	sp, r7
 8006674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006678:	4770      	bx	lr
	...

0800667c <pal_os_event_create>:

pal_os_event_t * pal_os_event_create(register_callback callback, void * callback_args)
{
 800667c:	b580      	push	{r7, lr}
 800667e:	b082      	sub	sp, #8
 8006680:	af00      	add	r7, sp, #0
 8006682:	6078      	str	r0, [r7, #4]
 8006684:	6039      	str	r1, [r7, #0]
    if (( NULL != callback )&&( NULL != callback_args ))
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	2b00      	cmp	r3, #0
 800668a:	d007      	beq.n	800669c <pal_os_event_create+0x20>
 800668c:	683b      	ldr	r3, [r7, #0]
 800668e:	2b00      	cmp	r3, #0
 8006690:	d004      	beq.n	800669c <pal_os_event_create+0x20>
    {
        pal_os_event_start(&pal_os_event_0,callback,callback_args);
 8006692:	683a      	ldr	r2, [r7, #0]
 8006694:	6879      	ldr	r1, [r7, #4]
 8006696:	4804      	ldr	r0, [pc, #16]	@ (80066a8 <pal_os_event_create+0x2c>)
 8006698:	f7ff ffca 	bl	8006630 <pal_os_event_start>
    }
    return (&pal_os_event_0);
 800669c:	4b02      	ldr	r3, [pc, #8]	@ (80066a8 <pal_os_event_create+0x2c>)
}
 800669e:	4618      	mov	r0, r3
 80066a0:	3708      	adds	r7, #8
 80066a2:	46bd      	mov	sp, r7
 80066a4:	bd80      	pop	{r7, pc}
 80066a6:	bf00      	nop
 80066a8:	20000da4 	.word	0x20000da4

080066ac <pal_os_event_register_callback_oneshot>:

void pal_os_event_register_callback_oneshot(pal_os_event_t * p_pal_os_event,
                                            register_callback callback,
                                            void* callback_args,
                                            uint32_t time_us)
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b086      	sub	sp, #24
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	60f8      	str	r0, [r7, #12]
 80066b4:	60b9      	str	r1, [r7, #8]
 80066b6:	607a      	str	r2, [r7, #4]
 80066b8:	603b      	str	r3, [r7, #0]
    // Convert microseconds to milliseconds
    uint32_t time_ms = time_us / 1000;
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	4a0d      	ldr	r2, [pc, #52]	@ (80066f4 <pal_os_event_register_callback_oneshot+0x48>)
 80066be:	fba2 2303 	umull	r2, r3, r2, r3
 80066c2:	099b      	lsrs	r3, r3, #6
 80066c4:	617b      	str	r3, [r7, #20]

    p_pal_os_event->callback_registered = callback;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	68ba      	ldr	r2, [r7, #8]
 80066ca:	615a      	str	r2, [r3, #20]
    p_pal_os_event->callback_ctx = callback_args;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	687a      	ldr	r2, [r7, #4]
 80066d0:	601a      	str	r2, [r3, #0]

    timer_expiry = HAL_GetTick() + time_ms;
 80066d2:	f000 fb47 	bl	8006d64 <HAL_GetTick>
 80066d6:	4602      	mov	r2, r0
 80066d8:	697b      	ldr	r3, [r7, #20]
 80066da:	4413      	add	r3, r2
 80066dc:	4a06      	ldr	r2, [pc, #24]	@ (80066f8 <pal_os_event_register_callback_oneshot+0x4c>)
 80066de:	6013      	str	r3, [r2, #0]
    timer_running = 1;
 80066e0:	4b06      	ldr	r3, [pc, #24]	@ (80066fc <pal_os_event_register_callback_oneshot+0x50>)
 80066e2:	2201      	movs	r2, #1
 80066e4:	701a      	strb	r2, [r3, #0]

    // Start TIM2 interrupt if not already started
    HAL_TIM_Base_Start_IT(&htim2);
 80066e6:	4806      	ldr	r0, [pc, #24]	@ (8006700 <pal_os_event_register_callback_oneshot+0x54>)
 80066e8:	f004 f9d6 	bl	800aa98 <HAL_TIM_Base_Start_IT>
}
 80066ec:	bf00      	nop
 80066ee:	3718      	adds	r7, #24
 80066f0:	46bd      	mov	sp, r7
 80066f2:	bd80      	pop	{r7, pc}
 80066f4:	10624dd3 	.word	0x10624dd3
 80066f8:	20000dbc 	.word	0x20000dbc
 80066fc:	20000dc0 	.word	0x20000dc0
 8006700:	2000062c 	.word	0x2000062c

08006704 <pal_os_event_trigger_registered_callback>:

void pal_os_event_trigger_registered_callback(void)
{
 8006704:	b580      	push	{r7, lr}
 8006706:	b082      	sub	sp, #8
 8006708:	af00      	add	r7, sp, #0
    if (pal_os_event_0.callback_registered)
 800670a:	4b0d      	ldr	r3, [pc, #52]	@ (8006740 <pal_os_event_trigger_registered_callback+0x3c>)
 800670c:	695b      	ldr	r3, [r3, #20]
 800670e:	2b00      	cmp	r3, #0
 8006710:	d011      	beq.n	8006736 <pal_os_event_trigger_registered_callback+0x32>
    {
        register_callback cb = pal_os_event_0.callback_registered;
 8006712:	4b0b      	ldr	r3, [pc, #44]	@ (8006740 <pal_os_event_trigger_registered_callback+0x3c>)
 8006714:	695b      	ldr	r3, [r3, #20]
 8006716:	607b      	str	r3, [r7, #4]
        void* ctx = pal_os_event_0.callback_ctx;
 8006718:	4b09      	ldr	r3, [pc, #36]	@ (8006740 <pal_os_event_trigger_registered_callback+0x3c>)
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	603b      	str	r3, [r7, #0]

        // Clear timer and reset state
        pal_os_event_0.callback_registered = NULL;
 800671e:	4b08      	ldr	r3, [pc, #32]	@ (8006740 <pal_os_event_trigger_registered_callback+0x3c>)
 8006720:	2200      	movs	r2, #0
 8006722:	615a      	str	r2, [r3, #20]
        pal_os_event_0.callback_ctx = NULL;
 8006724:	4b06      	ldr	r3, [pc, #24]	@ (8006740 <pal_os_event_trigger_registered_callback+0x3c>)
 8006726:	2200      	movs	r2, #0
 8006728:	601a      	str	r2, [r3, #0]
        timer_running = 0;
 800672a:	4b06      	ldr	r3, [pc, #24]	@ (8006744 <pal_os_event_trigger_registered_callback+0x40>)
 800672c:	2200      	movs	r2, #0
 800672e:	701a      	strb	r2, [r3, #0]

        cb(ctx);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	6838      	ldr	r0, [r7, #0]
 8006734:	4798      	blx	r3
    }
}
 8006736:	bf00      	nop
 8006738:	3708      	adds	r7, #8
 800673a:	46bd      	mov	sp, r7
 800673c:	bd80      	pop	{r7, pc}
 800673e:	bf00      	nop
 8006740:	20000da4 	.word	0x20000da4
 8006744:	20000dc0 	.word	0x20000dc0

08006748 <pal_os_event_timer_tick>:

// This function should be called periodically from TIM2 ISR
void pal_os_event_timer_tick(void)
{
 8006748:	b580      	push	{r7, lr}
 800674a:	af00      	add	r7, sp, #0
    if (timer_running && (HAL_GetTick() >= timer_expiry))
 800674c:	4b07      	ldr	r3, [pc, #28]	@ (800676c <pal_os_event_timer_tick+0x24>)
 800674e:	781b      	ldrb	r3, [r3, #0]
 8006750:	2b00      	cmp	r3, #0
 8006752:	d008      	beq.n	8006766 <pal_os_event_timer_tick+0x1e>
 8006754:	f000 fb06 	bl	8006d64 <HAL_GetTick>
 8006758:	4602      	mov	r2, r0
 800675a:	4b05      	ldr	r3, [pc, #20]	@ (8006770 <pal_os_event_timer_tick+0x28>)
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	429a      	cmp	r2, r3
 8006760:	d301      	bcc.n	8006766 <pal_os_event_timer_tick+0x1e>
    {
        pal_os_event_trigger_registered_callback();
 8006762:	f7ff ffcf 	bl	8006704 <pal_os_event_trigger_registered_callback>
    }
}
 8006766:	bf00      	nop
 8006768:	bd80      	pop	{r7, pc}
 800676a:	bf00      	nop
 800676c:	20000dc0 	.word	0x20000dc0
 8006770:	20000dbc 	.word	0x20000dbc

08006774 <pal_os_event_destroy>:

void pal_os_event_destroy(pal_os_event_t * pal_os_event)
{
 8006774:	b480      	push	{r7}
 8006776:	b083      	sub	sp, #12
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
    (void)pal_os_event;
    // User should take care to destroy the event if it's not required
}
 800677c:	bf00      	nop
 800677e:	370c      	adds	r7, #12
 8006780:	46bd      	mov	sp, r7
 8006782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006786:	4770      	bx	lr

08006788 <pal_os_lock_enter_critical_section>:
        p_lock->lock--;
    }
}

void pal_os_lock_enter_critical_section()
{
 8006788:	b480      	push	{r7}
 800678a:	af00      	add	r7, sp, #0
    // For safety critical systems it is recommended to implement a critical section entry
}
 800678c:	bf00      	nop
 800678e:	46bd      	mov	sp, r7
 8006790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006794:	4770      	bx	lr

08006796 <pal_os_lock_exit_critical_section>:

void pal_os_lock_exit_critical_section()
{
 8006796:	b480      	push	{r7}
 8006798:	af00      	add	r7, sp, #0
    // For safety critical systems it is recommended to implement a critical section exit
}
 800679a:	bf00      	nop
 800679c:	46bd      	mov	sp, r7
 800679e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a2:	4770      	bx	lr

080067a4 <pal_os_calloc>:
{
    return malloc(block_size);
}

void * pal_os_calloc(uint32_t number_of_blocks , uint32_t block_size)
{
 80067a4:	b580      	push	{r7, lr}
 80067a6:	b082      	sub	sp, #8
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	6078      	str	r0, [r7, #4]
 80067ac:	6039      	str	r1, [r7, #0]
    return calloc(number_of_blocks, block_size);
 80067ae:	6839      	ldr	r1, [r7, #0]
 80067b0:	6878      	ldr	r0, [r7, #4]
 80067b2:	f005 fd6d 	bl	800c290 <calloc>
 80067b6:	4603      	mov	r3, r0
}
 80067b8:	4618      	mov	r0, r3
 80067ba:	3708      	adds	r7, #8
 80067bc:	46bd      	mov	sp, r7
 80067be:	bd80      	pop	{r7, pc}

080067c0 <pal_os_free>:

void pal_os_free(void * block)
{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b082      	sub	sp, #8
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]
    free(block);
 80067c8:	6878      	ldr	r0, [r7, #4]
 80067ca:	f005 fd7d 	bl	800c2c8 <free>
}
 80067ce:	bf00      	nop
 80067d0:	3708      	adds	r7, #8
 80067d2:	46bd      	mov	sp, r7
 80067d4:	bd80      	pop	{r7, pc}

080067d6 <pal_os_memcpy>:

void pal_os_memcpy(void * p_destination, const void * p_source, uint32_t size)
{
 80067d6:	b580      	push	{r7, lr}
 80067d8:	b084      	sub	sp, #16
 80067da:	af00      	add	r7, sp, #0
 80067dc:	60f8      	str	r0, [r7, #12]
 80067de:	60b9      	str	r1, [r7, #8]
 80067e0:	607a      	str	r2, [r7, #4]
    memcpy(p_destination, p_source, size);
 80067e2:	687a      	ldr	r2, [r7, #4]
 80067e4:	68b9      	ldr	r1, [r7, #8]
 80067e6:	68f8      	ldr	r0, [r7, #12]
 80067e8:	f005 ffab 	bl	800c742 <memcpy>
}
 80067ec:	bf00      	nop
 80067ee:	3710      	adds	r7, #16
 80067f0:	46bd      	mov	sp, r7
 80067f2:	bd80      	pop	{r7, pc}

080067f4 <pal_os_memset>:

void pal_os_memset(void * p_buffer, uint32_t value, uint32_t size)
{
 80067f4:	b580      	push	{r7, lr}
 80067f6:	b084      	sub	sp, #16
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	60f8      	str	r0, [r7, #12]
 80067fc:	60b9      	str	r1, [r7, #8]
 80067fe:	607a      	str	r2, [r7, #4]
    // Since memset takes int for value and sets byte-wise, cast to unsigned char
    memset(p_buffer, (unsigned char)value, size);
 8006800:	68bb      	ldr	r3, [r7, #8]
 8006802:	b2db      	uxtb	r3, r3
 8006804:	687a      	ldr	r2, [r7, #4]
 8006806:	4619      	mov	r1, r3
 8006808:	68f8      	ldr	r0, [r7, #12]
 800680a:	f005 ff55 	bl	800c6b8 <memset>
}
 800680e:	bf00      	nop
 8006810:	3710      	adds	r7, #16
 8006812:	46bd      	mov	sp, r7
 8006814:	bd80      	pop	{r7, pc}

08006816 <pal_os_timer_get_time_in_milliseconds>:
#include "optiga/pal/pal_os_timer.h"
#include "stm32f4xx_hal.h"

// Uses HAL_GetTick() (1ms resolution based on SysTick)
uint32_t pal_os_timer_get_time_in_milliseconds(void)
{
 8006816:	b580      	push	{r7, lr}
 8006818:	af00      	add	r7, sp, #0
    return HAL_GetTick();  // SysTick provides time since HAL_Init()
 800681a:	f000 faa3 	bl	8006d64 <HAL_GetTick>
 800681e:	4603      	mov	r3, r0
}
 8006820:	4618      	mov	r0, r3
 8006822:	bd80      	pop	{r7, pc}

08006824 <pal_os_timer_get_time_in_microseconds>:
{
    HAL_Delay(milliseconds);  // Blocking delay
}

uint32_t pal_os_timer_get_time_in_microseconds(void)
{
 8006824:	b580      	push	{r7, lr}
 8006826:	af00      	add	r7, sp, #0
    // HAL tick is in ms, convert to s (multiply by 1000)
    return ((uint64_t)HAL_GetTick()) * 1000;
 8006828:	f000 fa9c 	bl	8006d64 <HAL_GetTick>
 800682c:	4603      	mov	r3, r0
 800682e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006832:	fb02 f303 	mul.w	r3, r2, r3
}
 8006836:	4618      	mov	r0, r3
 8006838:	bd80      	pop	{r7, pc}
	...

0800683c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800683c:	b480      	push	{r7}
 800683e:	b083      	sub	sp, #12
 8006840:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006842:	2300      	movs	r3, #0
 8006844:	607b      	str	r3, [r7, #4]
 8006846:	4b10      	ldr	r3, [pc, #64]	@ (8006888 <HAL_MspInit+0x4c>)
 8006848:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800684a:	4a0f      	ldr	r2, [pc, #60]	@ (8006888 <HAL_MspInit+0x4c>)
 800684c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006850:	6453      	str	r3, [r2, #68]	@ 0x44
 8006852:	4b0d      	ldr	r3, [pc, #52]	@ (8006888 <HAL_MspInit+0x4c>)
 8006854:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006856:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800685a:	607b      	str	r3, [r7, #4]
 800685c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800685e:	2300      	movs	r3, #0
 8006860:	603b      	str	r3, [r7, #0]
 8006862:	4b09      	ldr	r3, [pc, #36]	@ (8006888 <HAL_MspInit+0x4c>)
 8006864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006866:	4a08      	ldr	r2, [pc, #32]	@ (8006888 <HAL_MspInit+0x4c>)
 8006868:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800686c:	6413      	str	r3, [r2, #64]	@ 0x40
 800686e:	4b06      	ldr	r3, [pc, #24]	@ (8006888 <HAL_MspInit+0x4c>)
 8006870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006872:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006876:	603b      	str	r3, [r7, #0]
 8006878:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800687a:	bf00      	nop
 800687c:	370c      	adds	r7, #12
 800687e:	46bd      	mov	sp, r7
 8006880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006884:	4770      	bx	lr
 8006886:	bf00      	nop
 8006888:	40023800 	.word	0x40023800

0800688c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800688c:	b580      	push	{r7, lr}
 800688e:	b08a      	sub	sp, #40	@ 0x28
 8006890:	af00      	add	r7, sp, #0
 8006892:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006894:	f107 0314 	add.w	r3, r7, #20
 8006898:	2200      	movs	r2, #0
 800689a:	601a      	str	r2, [r3, #0]
 800689c:	605a      	str	r2, [r3, #4]
 800689e:	609a      	str	r2, [r3, #8]
 80068a0:	60da      	str	r2, [r3, #12]
 80068a2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	4a1d      	ldr	r2, [pc, #116]	@ (8006920 <HAL_I2C_MspInit+0x94>)
 80068aa:	4293      	cmp	r3, r2
 80068ac:	d134      	bne.n	8006918 <HAL_I2C_MspInit+0x8c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80068ae:	2300      	movs	r3, #0
 80068b0:	613b      	str	r3, [r7, #16]
 80068b2:	4b1c      	ldr	r3, [pc, #112]	@ (8006924 <HAL_I2C_MspInit+0x98>)
 80068b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068b6:	4a1b      	ldr	r2, [pc, #108]	@ (8006924 <HAL_I2C_MspInit+0x98>)
 80068b8:	f043 0302 	orr.w	r3, r3, #2
 80068bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80068be:	4b19      	ldr	r3, [pc, #100]	@ (8006924 <HAL_I2C_MspInit+0x98>)
 80068c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068c2:	f003 0302 	and.w	r3, r3, #2
 80068c6:	613b      	str	r3, [r7, #16]
 80068c8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80068ca:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80068ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80068d0:	2312      	movs	r3, #18
 80068d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80068d4:	2300      	movs	r3, #0
 80068d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80068d8:	2303      	movs	r3, #3
 80068da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80068dc:	2304      	movs	r3, #4
 80068de:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80068e0:	f107 0314 	add.w	r3, r7, #20
 80068e4:	4619      	mov	r1, r3
 80068e6:	4810      	ldr	r0, [pc, #64]	@ (8006928 <HAL_I2C_MspInit+0x9c>)
 80068e8:	f000 fc1e 	bl	8007128 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80068ec:	2300      	movs	r3, #0
 80068ee:	60fb      	str	r3, [r7, #12]
 80068f0:	4b0c      	ldr	r3, [pc, #48]	@ (8006924 <HAL_I2C_MspInit+0x98>)
 80068f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068f4:	4a0b      	ldr	r2, [pc, #44]	@ (8006924 <HAL_I2C_MspInit+0x98>)
 80068f6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80068fa:	6413      	str	r3, [r2, #64]	@ 0x40
 80068fc:	4b09      	ldr	r3, [pc, #36]	@ (8006924 <HAL_I2C_MspInit+0x98>)
 80068fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006900:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006904:	60fb      	str	r3, [r7, #12]
 8006906:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8006908:	2200      	movs	r2, #0
 800690a:	2100      	movs	r1, #0
 800690c:	2020      	movs	r0, #32
 800690e:	f000 fb34 	bl	8006f7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8006912:	2020      	movs	r0, #32
 8006914:	f000 fb4d 	bl	8006fb2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8006918:	bf00      	nop
 800691a:	3728      	adds	r7, #40	@ 0x28
 800691c:	46bd      	mov	sp, r7
 800691e:	bd80      	pop	{r7, pc}
 8006920:	40005400 	.word	0x40005400
 8006924:	40023800 	.word	0x40023800
 8006928:	40020400 	.word	0x40020400

0800692c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b084      	sub	sp, #16
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800693c:	d115      	bne.n	800696a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800693e:	2300      	movs	r3, #0
 8006940:	60fb      	str	r3, [r7, #12]
 8006942:	4b0c      	ldr	r3, [pc, #48]	@ (8006974 <HAL_TIM_Base_MspInit+0x48>)
 8006944:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006946:	4a0b      	ldr	r2, [pc, #44]	@ (8006974 <HAL_TIM_Base_MspInit+0x48>)
 8006948:	f043 0301 	orr.w	r3, r3, #1
 800694c:	6413      	str	r3, [r2, #64]	@ 0x40
 800694e:	4b09      	ldr	r3, [pc, #36]	@ (8006974 <HAL_TIM_Base_MspInit+0x48>)
 8006950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006952:	f003 0301 	and.w	r3, r3, #1
 8006956:	60fb      	str	r3, [r7, #12]
 8006958:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800695a:	2200      	movs	r2, #0
 800695c:	2100      	movs	r1, #0
 800695e:	201c      	movs	r0, #28
 8006960:	f000 fb0b 	bl	8006f7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8006964:	201c      	movs	r0, #28
 8006966:	f000 fb24 	bl	8006fb2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 800696a:	bf00      	nop
 800696c:	3710      	adds	r7, #16
 800696e:	46bd      	mov	sp, r7
 8006970:	bd80      	pop	{r7, pc}
 8006972:	bf00      	nop
 8006974:	40023800 	.word	0x40023800

08006978 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8006978:	b580      	push	{r7, lr}
 800697a:	b08a      	sub	sp, #40	@ 0x28
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006980:	f107 0314 	add.w	r3, r7, #20
 8006984:	2200      	movs	r2, #0
 8006986:	601a      	str	r2, [r3, #0]
 8006988:	605a      	str	r2, [r3, #4]
 800698a:	609a      	str	r2, [r3, #8]
 800698c:	60da      	str	r2, [r3, #12]
 800698e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	4a1d      	ldr	r2, [pc, #116]	@ (8006a0c <HAL_UART_MspInit+0x94>)
 8006996:	4293      	cmp	r3, r2
 8006998:	d133      	bne.n	8006a02 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800699a:	2300      	movs	r3, #0
 800699c:	613b      	str	r3, [r7, #16]
 800699e:	4b1c      	ldr	r3, [pc, #112]	@ (8006a10 <HAL_UART_MspInit+0x98>)
 80069a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069a2:	4a1b      	ldr	r2, [pc, #108]	@ (8006a10 <HAL_UART_MspInit+0x98>)
 80069a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80069a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80069aa:	4b19      	ldr	r3, [pc, #100]	@ (8006a10 <HAL_UART_MspInit+0x98>)
 80069ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80069b2:	613b      	str	r3, [r7, #16]
 80069b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80069b6:	2300      	movs	r3, #0
 80069b8:	60fb      	str	r3, [r7, #12]
 80069ba:	4b15      	ldr	r3, [pc, #84]	@ (8006a10 <HAL_UART_MspInit+0x98>)
 80069bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069be:	4a14      	ldr	r2, [pc, #80]	@ (8006a10 <HAL_UART_MspInit+0x98>)
 80069c0:	f043 0301 	orr.w	r3, r3, #1
 80069c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80069c6:	4b12      	ldr	r3, [pc, #72]	@ (8006a10 <HAL_UART_MspInit+0x98>)
 80069c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069ca:	f003 0301 	and.w	r3, r3, #1
 80069ce:	60fb      	str	r3, [r7, #12]
 80069d0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80069d2:	230c      	movs	r3, #12
 80069d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80069d6:	2302      	movs	r3, #2
 80069d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80069da:	2300      	movs	r3, #0
 80069dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80069de:	2300      	movs	r3, #0
 80069e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80069e2:	2307      	movs	r3, #7
 80069e4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80069e6:	f107 0314 	add.w	r3, r7, #20
 80069ea:	4619      	mov	r1, r3
 80069ec:	4809      	ldr	r0, [pc, #36]	@ (8006a14 <HAL_UART_MspInit+0x9c>)
 80069ee:	f000 fb9b 	bl	8007128 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80069f2:	2200      	movs	r2, #0
 80069f4:	2100      	movs	r1, #0
 80069f6:	2026      	movs	r0, #38	@ 0x26
 80069f8:	f000 fabf 	bl	8006f7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80069fc:	2026      	movs	r0, #38	@ 0x26
 80069fe:	f000 fad8 	bl	8006fb2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8006a02:	bf00      	nop
 8006a04:	3728      	adds	r7, #40	@ 0x28
 8006a06:	46bd      	mov	sp, r7
 8006a08:	bd80      	pop	{r7, pc}
 8006a0a:	bf00      	nop
 8006a0c:	40004400 	.word	0x40004400
 8006a10:	40023800 	.word	0x40023800
 8006a14:	40020000 	.word	0x40020000

08006a18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006a18:	b480      	push	{r7}
 8006a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8006a1c:	bf00      	nop
 8006a1e:	e7fd      	b.n	8006a1c <NMI_Handler+0x4>

08006a20 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006a20:	b480      	push	{r7}
 8006a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006a24:	bf00      	nop
 8006a26:	e7fd      	b.n	8006a24 <HardFault_Handler+0x4>

08006a28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006a28:	b480      	push	{r7}
 8006a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006a2c:	bf00      	nop
 8006a2e:	e7fd      	b.n	8006a2c <MemManage_Handler+0x4>

08006a30 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006a30:	b480      	push	{r7}
 8006a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006a34:	bf00      	nop
 8006a36:	e7fd      	b.n	8006a34 <BusFault_Handler+0x4>

08006a38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006a38:	b480      	push	{r7}
 8006a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006a3c:	bf00      	nop
 8006a3e:	e7fd      	b.n	8006a3c <UsageFault_Handler+0x4>

08006a40 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006a40:	b480      	push	{r7}
 8006a42:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006a44:	bf00      	nop
 8006a46:	46bd      	mov	sp, r7
 8006a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4c:	4770      	bx	lr

08006a4e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006a4e:	b480      	push	{r7}
 8006a50:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006a52:	bf00      	nop
 8006a54:	46bd      	mov	sp, r7
 8006a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5a:	4770      	bx	lr

08006a5c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006a5c:	b480      	push	{r7}
 8006a5e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006a60:	bf00      	nop
 8006a62:	46bd      	mov	sp, r7
 8006a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a68:	4770      	bx	lr

08006a6a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006a6a:	b580      	push	{r7, lr}
 8006a6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006a6e:	f000 f965 	bl	8006d3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006a72:	bf00      	nop
 8006a74:	bd80      	pop	{r7, pc}
	...

08006a78 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8006a7c:	4802      	ldr	r0, [pc, #8]	@ (8006a88 <TIM2_IRQHandler+0x10>)
 8006a7e:	f004 f86d 	bl	800ab5c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8006a82:	bf00      	nop
 8006a84:	bd80      	pop	{r7, pc}
 8006a86:	bf00      	nop
 8006a88:	2000062c 	.word	0x2000062c

08006a8c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8006a8c:	b580      	push	{r7, lr}
 8006a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8006a90:	4802      	ldr	r0, [pc, #8]	@ (8006a9c <I2C1_EV_IRQHandler+0x10>)
 8006a92:	f001 fac3 	bl	800801c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8006a96:	bf00      	nop
 8006a98:	bd80      	pop	{r7, pc}
 8006a9a:	bf00      	nop
 8006a9c:	200005d8 	.word	0x200005d8

08006aa0 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8006aa0:	b580      	push	{r7, lr}
 8006aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8006aa4:	4802      	ldr	r0, [pc, #8]	@ (8006ab0 <I2C1_ER_IRQHandler+0x10>)
 8006aa6:	f001 fc0c 	bl	80082c2 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8006aaa:	bf00      	nop
 8006aac:	bd80      	pop	{r7, pc}
 8006aae:	bf00      	nop
 8006ab0:	200005d8 	.word	0x200005d8

08006ab4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8006ab4:	b580      	push	{r7, lr}
 8006ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8006ab8:	4802      	ldr	r0, [pc, #8]	@ (8006ac4 <USART2_IRQHandler+0x10>)
 8006aba:	f004 fcad 	bl	800b418 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8006abe:	bf00      	nop
 8006ac0:	bd80      	pop	{r7, pc}
 8006ac2:	bf00      	nop
 8006ac4:	20000674 	.word	0x20000674

08006ac8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8006acc:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8006ad0:	f000 fcc8 	bl	8007464 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8006ad4:	bf00      	nop
 8006ad6:	bd80      	pop	{r7, pc}

08006ad8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006ad8:	b580      	push	{r7, lr}
 8006ada:	b086      	sub	sp, #24
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	60f8      	str	r0, [r7, #12]
 8006ae0:	60b9      	str	r1, [r7, #8]
 8006ae2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	617b      	str	r3, [r7, #20]
 8006ae8:	e00a      	b.n	8006b00 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8006aea:	f3af 8000 	nop.w
 8006aee:	4601      	mov	r1, r0
 8006af0:	68bb      	ldr	r3, [r7, #8]
 8006af2:	1c5a      	adds	r2, r3, #1
 8006af4:	60ba      	str	r2, [r7, #8]
 8006af6:	b2ca      	uxtb	r2, r1
 8006af8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006afa:	697b      	ldr	r3, [r7, #20]
 8006afc:	3301      	adds	r3, #1
 8006afe:	617b      	str	r3, [r7, #20]
 8006b00:	697a      	ldr	r2, [r7, #20]
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	429a      	cmp	r2, r3
 8006b06:	dbf0      	blt.n	8006aea <_read+0x12>
  }

  return len;
 8006b08:	687b      	ldr	r3, [r7, #4]
}
 8006b0a:	4618      	mov	r0, r3
 8006b0c:	3718      	adds	r7, #24
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	bd80      	pop	{r7, pc}

08006b12 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8006b12:	b580      	push	{r7, lr}
 8006b14:	b086      	sub	sp, #24
 8006b16:	af00      	add	r7, sp, #0
 8006b18:	60f8      	str	r0, [r7, #12]
 8006b1a:	60b9      	str	r1, [r7, #8]
 8006b1c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006b1e:	2300      	movs	r3, #0
 8006b20:	617b      	str	r3, [r7, #20]
 8006b22:	e009      	b.n	8006b38 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8006b24:	68bb      	ldr	r3, [r7, #8]
 8006b26:	1c5a      	adds	r2, r3, #1
 8006b28:	60ba      	str	r2, [r7, #8]
 8006b2a:	781b      	ldrb	r3, [r3, #0]
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	f7fc ffd7 	bl	8003ae0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006b32:	697b      	ldr	r3, [r7, #20]
 8006b34:	3301      	adds	r3, #1
 8006b36:	617b      	str	r3, [r7, #20]
 8006b38:	697a      	ldr	r2, [r7, #20]
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	429a      	cmp	r2, r3
 8006b3e:	dbf1      	blt.n	8006b24 <_write+0x12>
  }
  return len;
 8006b40:	687b      	ldr	r3, [r7, #4]
}
 8006b42:	4618      	mov	r0, r3
 8006b44:	3718      	adds	r7, #24
 8006b46:	46bd      	mov	sp, r7
 8006b48:	bd80      	pop	{r7, pc}

08006b4a <_close>:

int _close(int file)
{
 8006b4a:	b480      	push	{r7}
 8006b4c:	b083      	sub	sp, #12
 8006b4e:	af00      	add	r7, sp, #0
 8006b50:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8006b52:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8006b56:	4618      	mov	r0, r3
 8006b58:	370c      	adds	r7, #12
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b60:	4770      	bx	lr

08006b62 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8006b62:	b480      	push	{r7}
 8006b64:	b083      	sub	sp, #12
 8006b66:	af00      	add	r7, sp, #0
 8006b68:	6078      	str	r0, [r7, #4]
 8006b6a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006b72:	605a      	str	r2, [r3, #4]
  return 0;
 8006b74:	2300      	movs	r3, #0
}
 8006b76:	4618      	mov	r0, r3
 8006b78:	370c      	adds	r7, #12
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b80:	4770      	bx	lr

08006b82 <_isatty>:

int _isatty(int file)
{
 8006b82:	b480      	push	{r7}
 8006b84:	b083      	sub	sp, #12
 8006b86:	af00      	add	r7, sp, #0
 8006b88:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8006b8a:	2301      	movs	r3, #1
}
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	370c      	adds	r7, #12
 8006b90:	46bd      	mov	sp, r7
 8006b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b96:	4770      	bx	lr

08006b98 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8006b98:	b480      	push	{r7}
 8006b9a:	b085      	sub	sp, #20
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	60f8      	str	r0, [r7, #12]
 8006ba0:	60b9      	str	r1, [r7, #8]
 8006ba2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8006ba4:	2300      	movs	r3, #0
}
 8006ba6:	4618      	mov	r0, r3
 8006ba8:	3714      	adds	r7, #20
 8006baa:	46bd      	mov	sp, r7
 8006bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb0:	4770      	bx	lr
	...

08006bb4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006bb4:	b580      	push	{r7, lr}
 8006bb6:	b086      	sub	sp, #24
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006bbc:	4a14      	ldr	r2, [pc, #80]	@ (8006c10 <_sbrk+0x5c>)
 8006bbe:	4b15      	ldr	r3, [pc, #84]	@ (8006c14 <_sbrk+0x60>)
 8006bc0:	1ad3      	subs	r3, r2, r3
 8006bc2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006bc4:	697b      	ldr	r3, [r7, #20]
 8006bc6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006bc8:	4b13      	ldr	r3, [pc, #76]	@ (8006c18 <_sbrk+0x64>)
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d102      	bne.n	8006bd6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006bd0:	4b11      	ldr	r3, [pc, #68]	@ (8006c18 <_sbrk+0x64>)
 8006bd2:	4a12      	ldr	r2, [pc, #72]	@ (8006c1c <_sbrk+0x68>)
 8006bd4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8006bd6:	4b10      	ldr	r3, [pc, #64]	@ (8006c18 <_sbrk+0x64>)
 8006bd8:	681a      	ldr	r2, [r3, #0]
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	4413      	add	r3, r2
 8006bde:	693a      	ldr	r2, [r7, #16]
 8006be0:	429a      	cmp	r2, r3
 8006be2:	d207      	bcs.n	8006bf4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006be4:	f005 fd80 	bl	800c6e8 <__errno>
 8006be8:	4603      	mov	r3, r0
 8006bea:	220c      	movs	r2, #12
 8006bec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8006bee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006bf2:	e009      	b.n	8006c08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006bf4:	4b08      	ldr	r3, [pc, #32]	@ (8006c18 <_sbrk+0x64>)
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8006bfa:	4b07      	ldr	r3, [pc, #28]	@ (8006c18 <_sbrk+0x64>)
 8006bfc:	681a      	ldr	r2, [r3, #0]
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	4413      	add	r3, r2
 8006c02:	4a05      	ldr	r2, [pc, #20]	@ (8006c18 <_sbrk+0x64>)
 8006c04:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8006c06:	68fb      	ldr	r3, [r7, #12]
}
 8006c08:	4618      	mov	r0, r3
 8006c0a:	3718      	adds	r7, #24
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	bd80      	pop	{r7, pc}
 8006c10:	20018000 	.word	0x20018000
 8006c14:	00000400 	.word	0x00000400
 8006c18:	20000dc4 	.word	0x20000dc4
 8006c1c:	20000f18 	.word	0x20000f18

08006c20 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006c20:	b480      	push	{r7}
 8006c22:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006c24:	4b06      	ldr	r3, [pc, #24]	@ (8006c40 <SystemInit+0x20>)
 8006c26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c2a:	4a05      	ldr	r2, [pc, #20]	@ (8006c40 <SystemInit+0x20>)
 8006c2c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006c30:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8006c34:	bf00      	nop
 8006c36:	46bd      	mov	sp, r7
 8006c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3c:	4770      	bx	lr
 8006c3e:	bf00      	nop
 8006c40:	e000ed00 	.word	0xe000ed00

08006c44 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8006c44:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8006c7c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8006c48:	f7ff ffea 	bl	8006c20 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8006c4c:	480c      	ldr	r0, [pc, #48]	@ (8006c80 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8006c4e:	490d      	ldr	r1, [pc, #52]	@ (8006c84 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8006c50:	4a0d      	ldr	r2, [pc, #52]	@ (8006c88 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8006c52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006c54:	e002      	b.n	8006c5c <LoopCopyDataInit>

08006c56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006c56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006c58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006c5a:	3304      	adds	r3, #4

08006c5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006c5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006c5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006c60:	d3f9      	bcc.n	8006c56 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006c62:	4a0a      	ldr	r2, [pc, #40]	@ (8006c8c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8006c64:	4c0a      	ldr	r4, [pc, #40]	@ (8006c90 <LoopFillZerobss+0x22>)
  movs r3, #0
 8006c66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006c68:	e001      	b.n	8006c6e <LoopFillZerobss>

08006c6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006c6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006c6c:	3204      	adds	r2, #4

08006c6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006c6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006c70:	d3fb      	bcc.n	8006c6a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8006c72:	f005 fd3f 	bl	800c6f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006c76:	f7fc fffb 	bl	8003c70 <main>
  bx  lr    
 8006c7a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8006c7c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8006c80:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006c84:	200005b8 	.word	0x200005b8
  ldr r2, =_sidata
 8006c88:	0800d8a4 	.word	0x0800d8a4
  ldr r2, =_sbss
 8006c8c:	200005b8 	.word	0x200005b8
  ldr r4, =_ebss
 8006c90:	20000f18 	.word	0x20000f18

08006c94 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006c94:	e7fe      	b.n	8006c94 <ADC_IRQHandler>
	...

08006c98 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006c98:	b580      	push	{r7, lr}
 8006c9a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006c9c:	4b0e      	ldr	r3, [pc, #56]	@ (8006cd8 <HAL_Init+0x40>)
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	4a0d      	ldr	r2, [pc, #52]	@ (8006cd8 <HAL_Init+0x40>)
 8006ca2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006ca6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8006ca8:	4b0b      	ldr	r3, [pc, #44]	@ (8006cd8 <HAL_Init+0x40>)
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	4a0a      	ldr	r2, [pc, #40]	@ (8006cd8 <HAL_Init+0x40>)
 8006cae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006cb2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006cb4:	4b08      	ldr	r3, [pc, #32]	@ (8006cd8 <HAL_Init+0x40>)
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	4a07      	ldr	r2, [pc, #28]	@ (8006cd8 <HAL_Init+0x40>)
 8006cba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006cbe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006cc0:	2003      	movs	r0, #3
 8006cc2:	f000 f94f 	bl	8006f64 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006cc6:	2000      	movs	r0, #0
 8006cc8:	f000 f808 	bl	8006cdc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006ccc:	f7ff fdb6 	bl	800683c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006cd0:	2300      	movs	r3, #0
}
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	bd80      	pop	{r7, pc}
 8006cd6:	bf00      	nop
 8006cd8:	40023c00 	.word	0x40023c00

08006cdc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006cdc:	b580      	push	{r7, lr}
 8006cde:	b082      	sub	sp, #8
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006ce4:	4b12      	ldr	r3, [pc, #72]	@ (8006d30 <HAL_InitTick+0x54>)
 8006ce6:	681a      	ldr	r2, [r3, #0]
 8006ce8:	4b12      	ldr	r3, [pc, #72]	@ (8006d34 <HAL_InitTick+0x58>)
 8006cea:	781b      	ldrb	r3, [r3, #0]
 8006cec:	4619      	mov	r1, r3
 8006cee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8006cf2:	fbb3 f3f1 	udiv	r3, r3, r1
 8006cf6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cfa:	4618      	mov	r0, r3
 8006cfc:	f000 f967 	bl	8006fce <HAL_SYSTICK_Config>
 8006d00:	4603      	mov	r3, r0
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d001      	beq.n	8006d0a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006d06:	2301      	movs	r3, #1
 8006d08:	e00e      	b.n	8006d28 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	2b0f      	cmp	r3, #15
 8006d0e:	d80a      	bhi.n	8006d26 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006d10:	2200      	movs	r2, #0
 8006d12:	6879      	ldr	r1, [r7, #4]
 8006d14:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006d18:	f000 f92f 	bl	8006f7a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006d1c:	4a06      	ldr	r2, [pc, #24]	@ (8006d38 <HAL_InitTick+0x5c>)
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006d22:	2300      	movs	r3, #0
 8006d24:	e000      	b.n	8006d28 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006d26:	2301      	movs	r3, #1
}
 8006d28:	4618      	mov	r0, r3
 8006d2a:	3708      	adds	r7, #8
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	bd80      	pop	{r7, pc}
 8006d30:	20000550 	.word	0x20000550
 8006d34:	20000558 	.word	0x20000558
 8006d38:	20000554 	.word	0x20000554

08006d3c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006d3c:	b480      	push	{r7}
 8006d3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006d40:	4b06      	ldr	r3, [pc, #24]	@ (8006d5c <HAL_IncTick+0x20>)
 8006d42:	781b      	ldrb	r3, [r3, #0]
 8006d44:	461a      	mov	r2, r3
 8006d46:	4b06      	ldr	r3, [pc, #24]	@ (8006d60 <HAL_IncTick+0x24>)
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	4413      	add	r3, r2
 8006d4c:	4a04      	ldr	r2, [pc, #16]	@ (8006d60 <HAL_IncTick+0x24>)
 8006d4e:	6013      	str	r3, [r2, #0]
}
 8006d50:	bf00      	nop
 8006d52:	46bd      	mov	sp, r7
 8006d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d58:	4770      	bx	lr
 8006d5a:	bf00      	nop
 8006d5c:	20000558 	.word	0x20000558
 8006d60:	20000dc8 	.word	0x20000dc8

08006d64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006d64:	b480      	push	{r7}
 8006d66:	af00      	add	r7, sp, #0
  return uwTick;
 8006d68:	4b03      	ldr	r3, [pc, #12]	@ (8006d78 <HAL_GetTick+0x14>)
 8006d6a:	681b      	ldr	r3, [r3, #0]
}
 8006d6c:	4618      	mov	r0, r3
 8006d6e:	46bd      	mov	sp, r7
 8006d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d74:	4770      	bx	lr
 8006d76:	bf00      	nop
 8006d78:	20000dc8 	.word	0x20000dc8

08006d7c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	b084      	sub	sp, #16
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006d84:	f7ff ffee 	bl	8006d64 <HAL_GetTick>
 8006d88:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006d94:	d005      	beq.n	8006da2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006d96:	4b0a      	ldr	r3, [pc, #40]	@ (8006dc0 <HAL_Delay+0x44>)
 8006d98:	781b      	ldrb	r3, [r3, #0]
 8006d9a:	461a      	mov	r2, r3
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	4413      	add	r3, r2
 8006da0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8006da2:	bf00      	nop
 8006da4:	f7ff ffde 	bl	8006d64 <HAL_GetTick>
 8006da8:	4602      	mov	r2, r0
 8006daa:	68bb      	ldr	r3, [r7, #8]
 8006dac:	1ad3      	subs	r3, r2, r3
 8006dae:	68fa      	ldr	r2, [r7, #12]
 8006db0:	429a      	cmp	r2, r3
 8006db2:	d8f7      	bhi.n	8006da4 <HAL_Delay+0x28>
  {
  }
}
 8006db4:	bf00      	nop
 8006db6:	bf00      	nop
 8006db8:	3710      	adds	r7, #16
 8006dba:	46bd      	mov	sp, r7
 8006dbc:	bd80      	pop	{r7, pc}
 8006dbe:	bf00      	nop
 8006dc0:	20000558 	.word	0x20000558

08006dc4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006dc4:	b480      	push	{r7}
 8006dc6:	b085      	sub	sp, #20
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	f003 0307 	and.w	r3, r3, #7
 8006dd2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006dd4:	4b0c      	ldr	r3, [pc, #48]	@ (8006e08 <__NVIC_SetPriorityGrouping+0x44>)
 8006dd6:	68db      	ldr	r3, [r3, #12]
 8006dd8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006dda:	68ba      	ldr	r2, [r7, #8]
 8006ddc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006de0:	4013      	ands	r3, r2
 8006de2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006de8:	68bb      	ldr	r3, [r7, #8]
 8006dea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006dec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006df0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006df4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006df6:	4a04      	ldr	r2, [pc, #16]	@ (8006e08 <__NVIC_SetPriorityGrouping+0x44>)
 8006df8:	68bb      	ldr	r3, [r7, #8]
 8006dfa:	60d3      	str	r3, [r2, #12]
}
 8006dfc:	bf00      	nop
 8006dfe:	3714      	adds	r7, #20
 8006e00:	46bd      	mov	sp, r7
 8006e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e06:	4770      	bx	lr
 8006e08:	e000ed00 	.word	0xe000ed00

08006e0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006e0c:	b480      	push	{r7}
 8006e0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006e10:	4b04      	ldr	r3, [pc, #16]	@ (8006e24 <__NVIC_GetPriorityGrouping+0x18>)
 8006e12:	68db      	ldr	r3, [r3, #12]
 8006e14:	0a1b      	lsrs	r3, r3, #8
 8006e16:	f003 0307 	and.w	r3, r3, #7
}
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e22:	4770      	bx	lr
 8006e24:	e000ed00 	.word	0xe000ed00

08006e28 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006e28:	b480      	push	{r7}
 8006e2a:	b083      	sub	sp, #12
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	4603      	mov	r3, r0
 8006e30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006e32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	db0b      	blt.n	8006e52 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006e3a:	79fb      	ldrb	r3, [r7, #7]
 8006e3c:	f003 021f 	and.w	r2, r3, #31
 8006e40:	4907      	ldr	r1, [pc, #28]	@ (8006e60 <__NVIC_EnableIRQ+0x38>)
 8006e42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e46:	095b      	lsrs	r3, r3, #5
 8006e48:	2001      	movs	r0, #1
 8006e4a:	fa00 f202 	lsl.w	r2, r0, r2
 8006e4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006e52:	bf00      	nop
 8006e54:	370c      	adds	r7, #12
 8006e56:	46bd      	mov	sp, r7
 8006e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5c:	4770      	bx	lr
 8006e5e:	bf00      	nop
 8006e60:	e000e100 	.word	0xe000e100

08006e64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006e64:	b480      	push	{r7}
 8006e66:	b083      	sub	sp, #12
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	4603      	mov	r3, r0
 8006e6c:	6039      	str	r1, [r7, #0]
 8006e6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006e70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	db0a      	blt.n	8006e8e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006e78:	683b      	ldr	r3, [r7, #0]
 8006e7a:	b2da      	uxtb	r2, r3
 8006e7c:	490c      	ldr	r1, [pc, #48]	@ (8006eb0 <__NVIC_SetPriority+0x4c>)
 8006e7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e82:	0112      	lsls	r2, r2, #4
 8006e84:	b2d2      	uxtb	r2, r2
 8006e86:	440b      	add	r3, r1
 8006e88:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006e8c:	e00a      	b.n	8006ea4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006e8e:	683b      	ldr	r3, [r7, #0]
 8006e90:	b2da      	uxtb	r2, r3
 8006e92:	4908      	ldr	r1, [pc, #32]	@ (8006eb4 <__NVIC_SetPriority+0x50>)
 8006e94:	79fb      	ldrb	r3, [r7, #7]
 8006e96:	f003 030f 	and.w	r3, r3, #15
 8006e9a:	3b04      	subs	r3, #4
 8006e9c:	0112      	lsls	r2, r2, #4
 8006e9e:	b2d2      	uxtb	r2, r2
 8006ea0:	440b      	add	r3, r1
 8006ea2:	761a      	strb	r2, [r3, #24]
}
 8006ea4:	bf00      	nop
 8006ea6:	370c      	adds	r7, #12
 8006ea8:	46bd      	mov	sp, r7
 8006eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eae:	4770      	bx	lr
 8006eb0:	e000e100 	.word	0xe000e100
 8006eb4:	e000ed00 	.word	0xe000ed00

08006eb8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006eb8:	b480      	push	{r7}
 8006eba:	b089      	sub	sp, #36	@ 0x24
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	60f8      	str	r0, [r7, #12]
 8006ec0:	60b9      	str	r1, [r7, #8]
 8006ec2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	f003 0307 	and.w	r3, r3, #7
 8006eca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006ecc:	69fb      	ldr	r3, [r7, #28]
 8006ece:	f1c3 0307 	rsb	r3, r3, #7
 8006ed2:	2b04      	cmp	r3, #4
 8006ed4:	bf28      	it	cs
 8006ed6:	2304      	movcs	r3, #4
 8006ed8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006eda:	69fb      	ldr	r3, [r7, #28]
 8006edc:	3304      	adds	r3, #4
 8006ede:	2b06      	cmp	r3, #6
 8006ee0:	d902      	bls.n	8006ee8 <NVIC_EncodePriority+0x30>
 8006ee2:	69fb      	ldr	r3, [r7, #28]
 8006ee4:	3b03      	subs	r3, #3
 8006ee6:	e000      	b.n	8006eea <NVIC_EncodePriority+0x32>
 8006ee8:	2300      	movs	r3, #0
 8006eea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006eec:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006ef0:	69bb      	ldr	r3, [r7, #24]
 8006ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8006ef6:	43da      	mvns	r2, r3
 8006ef8:	68bb      	ldr	r3, [r7, #8]
 8006efa:	401a      	ands	r2, r3
 8006efc:	697b      	ldr	r3, [r7, #20]
 8006efe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006f00:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8006f04:	697b      	ldr	r3, [r7, #20]
 8006f06:	fa01 f303 	lsl.w	r3, r1, r3
 8006f0a:	43d9      	mvns	r1, r3
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006f10:	4313      	orrs	r3, r2
         );
}
 8006f12:	4618      	mov	r0, r3
 8006f14:	3724      	adds	r7, #36	@ 0x24
 8006f16:	46bd      	mov	sp, r7
 8006f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f1c:	4770      	bx	lr
	...

08006f20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b082      	sub	sp, #8
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	3b01      	subs	r3, #1
 8006f2c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006f30:	d301      	bcc.n	8006f36 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006f32:	2301      	movs	r3, #1
 8006f34:	e00f      	b.n	8006f56 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006f36:	4a0a      	ldr	r2, [pc, #40]	@ (8006f60 <SysTick_Config+0x40>)
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	3b01      	subs	r3, #1
 8006f3c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006f3e:	210f      	movs	r1, #15
 8006f40:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006f44:	f7ff ff8e 	bl	8006e64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006f48:	4b05      	ldr	r3, [pc, #20]	@ (8006f60 <SysTick_Config+0x40>)
 8006f4a:	2200      	movs	r2, #0
 8006f4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006f4e:	4b04      	ldr	r3, [pc, #16]	@ (8006f60 <SysTick_Config+0x40>)
 8006f50:	2207      	movs	r2, #7
 8006f52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006f54:	2300      	movs	r3, #0
}
 8006f56:	4618      	mov	r0, r3
 8006f58:	3708      	adds	r7, #8
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	bd80      	pop	{r7, pc}
 8006f5e:	bf00      	nop
 8006f60:	e000e010 	.word	0xe000e010

08006f64 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006f64:	b580      	push	{r7, lr}
 8006f66:	b082      	sub	sp, #8
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006f6c:	6878      	ldr	r0, [r7, #4]
 8006f6e:	f7ff ff29 	bl	8006dc4 <__NVIC_SetPriorityGrouping>
}
 8006f72:	bf00      	nop
 8006f74:	3708      	adds	r7, #8
 8006f76:	46bd      	mov	sp, r7
 8006f78:	bd80      	pop	{r7, pc}

08006f7a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006f7a:	b580      	push	{r7, lr}
 8006f7c:	b086      	sub	sp, #24
 8006f7e:	af00      	add	r7, sp, #0
 8006f80:	4603      	mov	r3, r0
 8006f82:	60b9      	str	r1, [r7, #8]
 8006f84:	607a      	str	r2, [r7, #4]
 8006f86:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006f88:	2300      	movs	r3, #0
 8006f8a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006f8c:	f7ff ff3e 	bl	8006e0c <__NVIC_GetPriorityGrouping>
 8006f90:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006f92:	687a      	ldr	r2, [r7, #4]
 8006f94:	68b9      	ldr	r1, [r7, #8]
 8006f96:	6978      	ldr	r0, [r7, #20]
 8006f98:	f7ff ff8e 	bl	8006eb8 <NVIC_EncodePriority>
 8006f9c:	4602      	mov	r2, r0
 8006f9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006fa2:	4611      	mov	r1, r2
 8006fa4:	4618      	mov	r0, r3
 8006fa6:	f7ff ff5d 	bl	8006e64 <__NVIC_SetPriority>
}
 8006faa:	bf00      	nop
 8006fac:	3718      	adds	r7, #24
 8006fae:	46bd      	mov	sp, r7
 8006fb0:	bd80      	pop	{r7, pc}

08006fb2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006fb2:	b580      	push	{r7, lr}
 8006fb4:	b082      	sub	sp, #8
 8006fb6:	af00      	add	r7, sp, #0
 8006fb8:	4603      	mov	r3, r0
 8006fba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006fbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	f7ff ff31 	bl	8006e28 <__NVIC_EnableIRQ>
}
 8006fc6:	bf00      	nop
 8006fc8:	3708      	adds	r7, #8
 8006fca:	46bd      	mov	sp, r7
 8006fcc:	bd80      	pop	{r7, pc}

08006fce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006fce:	b580      	push	{r7, lr}
 8006fd0:	b082      	sub	sp, #8
 8006fd2:	af00      	add	r7, sp, #0
 8006fd4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006fd6:	6878      	ldr	r0, [r7, #4]
 8006fd8:	f7ff ffa2 	bl	8006f20 <SysTick_Config>
 8006fdc:	4603      	mov	r3, r0
}
 8006fde:	4618      	mov	r0, r3
 8006fe0:	3708      	adds	r7, #8
 8006fe2:	46bd      	mov	sp, r7
 8006fe4:	bd80      	pop	{r7, pc}

08006fe6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006fe6:	b580      	push	{r7, lr}
 8006fe8:	b084      	sub	sp, #16
 8006fea:	af00      	add	r7, sp, #0
 8006fec:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ff2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8006ff4:	f7ff feb6 	bl	8006d64 <HAL_GetTick>
 8006ff8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007000:	b2db      	uxtb	r3, r3
 8007002:	2b02      	cmp	r3, #2
 8007004:	d008      	beq.n	8007018 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	2280      	movs	r2, #128	@ 0x80
 800700a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	2200      	movs	r2, #0
 8007010:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8007014:	2301      	movs	r3, #1
 8007016:	e052      	b.n	80070be <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	681a      	ldr	r2, [r3, #0]
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	f022 0216 	bic.w	r2, r2, #22
 8007026:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	695a      	ldr	r2, [r3, #20]
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007036:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800703c:	2b00      	cmp	r3, #0
 800703e:	d103      	bne.n	8007048 <HAL_DMA_Abort+0x62>
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007044:	2b00      	cmp	r3, #0
 8007046:	d007      	beq.n	8007058 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	681a      	ldr	r2, [r3, #0]
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	f022 0208 	bic.w	r2, r2, #8
 8007056:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	681a      	ldr	r2, [r3, #0]
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f022 0201 	bic.w	r2, r2, #1
 8007066:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007068:	e013      	b.n	8007092 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800706a:	f7ff fe7b 	bl	8006d64 <HAL_GetTick>
 800706e:	4602      	mov	r2, r0
 8007070:	68bb      	ldr	r3, [r7, #8]
 8007072:	1ad3      	subs	r3, r2, r3
 8007074:	2b05      	cmp	r3, #5
 8007076:	d90c      	bls.n	8007092 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2220      	movs	r2, #32
 800707c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	2203      	movs	r2, #3
 8007082:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	2200      	movs	r2, #0
 800708a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800708e:	2303      	movs	r3, #3
 8007090:	e015      	b.n	80070be <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f003 0301 	and.w	r3, r3, #1
 800709c:	2b00      	cmp	r3, #0
 800709e:	d1e4      	bne.n	800706a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80070a4:	223f      	movs	r2, #63	@ 0x3f
 80070a6:	409a      	lsls	r2, r3
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	2201      	movs	r2, #1
 80070b0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2200      	movs	r2, #0
 80070b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80070bc:	2300      	movs	r3, #0
}
 80070be:	4618      	mov	r0, r3
 80070c0:	3710      	adds	r7, #16
 80070c2:	46bd      	mov	sp, r7
 80070c4:	bd80      	pop	{r7, pc}

080070c6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80070c6:	b480      	push	{r7}
 80070c8:	b083      	sub	sp, #12
 80070ca:	af00      	add	r7, sp, #0
 80070cc:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80070d4:	b2db      	uxtb	r3, r3
 80070d6:	2b02      	cmp	r3, #2
 80070d8:	d004      	beq.n	80070e4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	2280      	movs	r2, #128	@ 0x80
 80070de:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80070e0:	2301      	movs	r3, #1
 80070e2:	e00c      	b.n	80070fe <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2205      	movs	r2, #5
 80070e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	681a      	ldr	r2, [r3, #0]
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f022 0201 	bic.w	r2, r2, #1
 80070fa:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80070fc:	2300      	movs	r3, #0
}
 80070fe:	4618      	mov	r0, r3
 8007100:	370c      	adds	r7, #12
 8007102:	46bd      	mov	sp, r7
 8007104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007108:	4770      	bx	lr

0800710a <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800710a:	b480      	push	{r7}
 800710c:	b083      	sub	sp, #12
 800710e:	af00      	add	r7, sp, #0
 8007110:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007118:	b2db      	uxtb	r3, r3
}
 800711a:	4618      	mov	r0, r3
 800711c:	370c      	adds	r7, #12
 800711e:	46bd      	mov	sp, r7
 8007120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007124:	4770      	bx	lr
	...

08007128 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007128:	b480      	push	{r7}
 800712a:	b089      	sub	sp, #36	@ 0x24
 800712c:	af00      	add	r7, sp, #0
 800712e:	6078      	str	r0, [r7, #4]
 8007130:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8007132:	2300      	movs	r3, #0
 8007134:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8007136:	2300      	movs	r3, #0
 8007138:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800713a:	2300      	movs	r3, #0
 800713c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800713e:	2300      	movs	r3, #0
 8007140:	61fb      	str	r3, [r7, #28]
 8007142:	e159      	b.n	80073f8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007144:	2201      	movs	r2, #1
 8007146:	69fb      	ldr	r3, [r7, #28]
 8007148:	fa02 f303 	lsl.w	r3, r2, r3
 800714c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800714e:	683b      	ldr	r3, [r7, #0]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	697a      	ldr	r2, [r7, #20]
 8007154:	4013      	ands	r3, r2
 8007156:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8007158:	693a      	ldr	r2, [r7, #16]
 800715a:	697b      	ldr	r3, [r7, #20]
 800715c:	429a      	cmp	r2, r3
 800715e:	f040 8148 	bne.w	80073f2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007162:	683b      	ldr	r3, [r7, #0]
 8007164:	685b      	ldr	r3, [r3, #4]
 8007166:	f003 0303 	and.w	r3, r3, #3
 800716a:	2b01      	cmp	r3, #1
 800716c:	d005      	beq.n	800717a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800716e:	683b      	ldr	r3, [r7, #0]
 8007170:	685b      	ldr	r3, [r3, #4]
 8007172:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007176:	2b02      	cmp	r3, #2
 8007178:	d130      	bne.n	80071dc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	689b      	ldr	r3, [r3, #8]
 800717e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007180:	69fb      	ldr	r3, [r7, #28]
 8007182:	005b      	lsls	r3, r3, #1
 8007184:	2203      	movs	r2, #3
 8007186:	fa02 f303 	lsl.w	r3, r2, r3
 800718a:	43db      	mvns	r3, r3
 800718c:	69ba      	ldr	r2, [r7, #24]
 800718e:	4013      	ands	r3, r2
 8007190:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007192:	683b      	ldr	r3, [r7, #0]
 8007194:	68da      	ldr	r2, [r3, #12]
 8007196:	69fb      	ldr	r3, [r7, #28]
 8007198:	005b      	lsls	r3, r3, #1
 800719a:	fa02 f303 	lsl.w	r3, r2, r3
 800719e:	69ba      	ldr	r2, [r7, #24]
 80071a0:	4313      	orrs	r3, r2
 80071a2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	69ba      	ldr	r2, [r7, #24]
 80071a8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	685b      	ldr	r3, [r3, #4]
 80071ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80071b0:	2201      	movs	r2, #1
 80071b2:	69fb      	ldr	r3, [r7, #28]
 80071b4:	fa02 f303 	lsl.w	r3, r2, r3
 80071b8:	43db      	mvns	r3, r3
 80071ba:	69ba      	ldr	r2, [r7, #24]
 80071bc:	4013      	ands	r3, r2
 80071be:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	685b      	ldr	r3, [r3, #4]
 80071c4:	091b      	lsrs	r3, r3, #4
 80071c6:	f003 0201 	and.w	r2, r3, #1
 80071ca:	69fb      	ldr	r3, [r7, #28]
 80071cc:	fa02 f303 	lsl.w	r3, r2, r3
 80071d0:	69ba      	ldr	r2, [r7, #24]
 80071d2:	4313      	orrs	r3, r2
 80071d4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	69ba      	ldr	r2, [r7, #24]
 80071da:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80071dc:	683b      	ldr	r3, [r7, #0]
 80071de:	685b      	ldr	r3, [r3, #4]
 80071e0:	f003 0303 	and.w	r3, r3, #3
 80071e4:	2b03      	cmp	r3, #3
 80071e6:	d017      	beq.n	8007218 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	68db      	ldr	r3, [r3, #12]
 80071ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80071ee:	69fb      	ldr	r3, [r7, #28]
 80071f0:	005b      	lsls	r3, r3, #1
 80071f2:	2203      	movs	r2, #3
 80071f4:	fa02 f303 	lsl.w	r3, r2, r3
 80071f8:	43db      	mvns	r3, r3
 80071fa:	69ba      	ldr	r2, [r7, #24]
 80071fc:	4013      	ands	r3, r2
 80071fe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	689a      	ldr	r2, [r3, #8]
 8007204:	69fb      	ldr	r3, [r7, #28]
 8007206:	005b      	lsls	r3, r3, #1
 8007208:	fa02 f303 	lsl.w	r3, r2, r3
 800720c:	69ba      	ldr	r2, [r7, #24]
 800720e:	4313      	orrs	r3, r2
 8007210:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	69ba      	ldr	r2, [r7, #24]
 8007216:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	685b      	ldr	r3, [r3, #4]
 800721c:	f003 0303 	and.w	r3, r3, #3
 8007220:	2b02      	cmp	r3, #2
 8007222:	d123      	bne.n	800726c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007224:	69fb      	ldr	r3, [r7, #28]
 8007226:	08da      	lsrs	r2, r3, #3
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	3208      	adds	r2, #8
 800722c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007230:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007232:	69fb      	ldr	r3, [r7, #28]
 8007234:	f003 0307 	and.w	r3, r3, #7
 8007238:	009b      	lsls	r3, r3, #2
 800723a:	220f      	movs	r2, #15
 800723c:	fa02 f303 	lsl.w	r3, r2, r3
 8007240:	43db      	mvns	r3, r3
 8007242:	69ba      	ldr	r2, [r7, #24]
 8007244:	4013      	ands	r3, r2
 8007246:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8007248:	683b      	ldr	r3, [r7, #0]
 800724a:	691a      	ldr	r2, [r3, #16]
 800724c:	69fb      	ldr	r3, [r7, #28]
 800724e:	f003 0307 	and.w	r3, r3, #7
 8007252:	009b      	lsls	r3, r3, #2
 8007254:	fa02 f303 	lsl.w	r3, r2, r3
 8007258:	69ba      	ldr	r2, [r7, #24]
 800725a:	4313      	orrs	r3, r2
 800725c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800725e:	69fb      	ldr	r3, [r7, #28]
 8007260:	08da      	lsrs	r2, r3, #3
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	3208      	adds	r2, #8
 8007266:	69b9      	ldr	r1, [r7, #24]
 8007268:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007272:	69fb      	ldr	r3, [r7, #28]
 8007274:	005b      	lsls	r3, r3, #1
 8007276:	2203      	movs	r2, #3
 8007278:	fa02 f303 	lsl.w	r3, r2, r3
 800727c:	43db      	mvns	r3, r3
 800727e:	69ba      	ldr	r2, [r7, #24]
 8007280:	4013      	ands	r3, r2
 8007282:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007284:	683b      	ldr	r3, [r7, #0]
 8007286:	685b      	ldr	r3, [r3, #4]
 8007288:	f003 0203 	and.w	r2, r3, #3
 800728c:	69fb      	ldr	r3, [r7, #28]
 800728e:	005b      	lsls	r3, r3, #1
 8007290:	fa02 f303 	lsl.w	r3, r2, r3
 8007294:	69ba      	ldr	r2, [r7, #24]
 8007296:	4313      	orrs	r3, r2
 8007298:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	69ba      	ldr	r2, [r7, #24]
 800729e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80072a0:	683b      	ldr	r3, [r7, #0]
 80072a2:	685b      	ldr	r3, [r3, #4]
 80072a4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	f000 80a2 	beq.w	80073f2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80072ae:	2300      	movs	r3, #0
 80072b0:	60fb      	str	r3, [r7, #12]
 80072b2:	4b57      	ldr	r3, [pc, #348]	@ (8007410 <HAL_GPIO_Init+0x2e8>)
 80072b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072b6:	4a56      	ldr	r2, [pc, #344]	@ (8007410 <HAL_GPIO_Init+0x2e8>)
 80072b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80072bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80072be:	4b54      	ldr	r3, [pc, #336]	@ (8007410 <HAL_GPIO_Init+0x2e8>)
 80072c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80072c6:	60fb      	str	r3, [r7, #12]
 80072c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80072ca:	4a52      	ldr	r2, [pc, #328]	@ (8007414 <HAL_GPIO_Init+0x2ec>)
 80072cc:	69fb      	ldr	r3, [r7, #28]
 80072ce:	089b      	lsrs	r3, r3, #2
 80072d0:	3302      	adds	r3, #2
 80072d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80072d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80072d8:	69fb      	ldr	r3, [r7, #28]
 80072da:	f003 0303 	and.w	r3, r3, #3
 80072de:	009b      	lsls	r3, r3, #2
 80072e0:	220f      	movs	r2, #15
 80072e2:	fa02 f303 	lsl.w	r3, r2, r3
 80072e6:	43db      	mvns	r3, r3
 80072e8:	69ba      	ldr	r2, [r7, #24]
 80072ea:	4013      	ands	r3, r2
 80072ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	4a49      	ldr	r2, [pc, #292]	@ (8007418 <HAL_GPIO_Init+0x2f0>)
 80072f2:	4293      	cmp	r3, r2
 80072f4:	d019      	beq.n	800732a <HAL_GPIO_Init+0x202>
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	4a48      	ldr	r2, [pc, #288]	@ (800741c <HAL_GPIO_Init+0x2f4>)
 80072fa:	4293      	cmp	r3, r2
 80072fc:	d013      	beq.n	8007326 <HAL_GPIO_Init+0x1fe>
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	4a47      	ldr	r2, [pc, #284]	@ (8007420 <HAL_GPIO_Init+0x2f8>)
 8007302:	4293      	cmp	r3, r2
 8007304:	d00d      	beq.n	8007322 <HAL_GPIO_Init+0x1fa>
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	4a46      	ldr	r2, [pc, #280]	@ (8007424 <HAL_GPIO_Init+0x2fc>)
 800730a:	4293      	cmp	r3, r2
 800730c:	d007      	beq.n	800731e <HAL_GPIO_Init+0x1f6>
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	4a45      	ldr	r2, [pc, #276]	@ (8007428 <HAL_GPIO_Init+0x300>)
 8007312:	4293      	cmp	r3, r2
 8007314:	d101      	bne.n	800731a <HAL_GPIO_Init+0x1f2>
 8007316:	2304      	movs	r3, #4
 8007318:	e008      	b.n	800732c <HAL_GPIO_Init+0x204>
 800731a:	2307      	movs	r3, #7
 800731c:	e006      	b.n	800732c <HAL_GPIO_Init+0x204>
 800731e:	2303      	movs	r3, #3
 8007320:	e004      	b.n	800732c <HAL_GPIO_Init+0x204>
 8007322:	2302      	movs	r3, #2
 8007324:	e002      	b.n	800732c <HAL_GPIO_Init+0x204>
 8007326:	2301      	movs	r3, #1
 8007328:	e000      	b.n	800732c <HAL_GPIO_Init+0x204>
 800732a:	2300      	movs	r3, #0
 800732c:	69fa      	ldr	r2, [r7, #28]
 800732e:	f002 0203 	and.w	r2, r2, #3
 8007332:	0092      	lsls	r2, r2, #2
 8007334:	4093      	lsls	r3, r2
 8007336:	69ba      	ldr	r2, [r7, #24]
 8007338:	4313      	orrs	r3, r2
 800733a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800733c:	4935      	ldr	r1, [pc, #212]	@ (8007414 <HAL_GPIO_Init+0x2ec>)
 800733e:	69fb      	ldr	r3, [r7, #28]
 8007340:	089b      	lsrs	r3, r3, #2
 8007342:	3302      	adds	r3, #2
 8007344:	69ba      	ldr	r2, [r7, #24]
 8007346:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800734a:	4b38      	ldr	r3, [pc, #224]	@ (800742c <HAL_GPIO_Init+0x304>)
 800734c:	689b      	ldr	r3, [r3, #8]
 800734e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007350:	693b      	ldr	r3, [r7, #16]
 8007352:	43db      	mvns	r3, r3
 8007354:	69ba      	ldr	r2, [r7, #24]
 8007356:	4013      	ands	r3, r2
 8007358:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800735a:	683b      	ldr	r3, [r7, #0]
 800735c:	685b      	ldr	r3, [r3, #4]
 800735e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007362:	2b00      	cmp	r3, #0
 8007364:	d003      	beq.n	800736e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8007366:	69ba      	ldr	r2, [r7, #24]
 8007368:	693b      	ldr	r3, [r7, #16]
 800736a:	4313      	orrs	r3, r2
 800736c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800736e:	4a2f      	ldr	r2, [pc, #188]	@ (800742c <HAL_GPIO_Init+0x304>)
 8007370:	69bb      	ldr	r3, [r7, #24]
 8007372:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007374:	4b2d      	ldr	r3, [pc, #180]	@ (800742c <HAL_GPIO_Init+0x304>)
 8007376:	68db      	ldr	r3, [r3, #12]
 8007378:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800737a:	693b      	ldr	r3, [r7, #16]
 800737c:	43db      	mvns	r3, r3
 800737e:	69ba      	ldr	r2, [r7, #24]
 8007380:	4013      	ands	r3, r2
 8007382:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	685b      	ldr	r3, [r3, #4]
 8007388:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800738c:	2b00      	cmp	r3, #0
 800738e:	d003      	beq.n	8007398 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8007390:	69ba      	ldr	r2, [r7, #24]
 8007392:	693b      	ldr	r3, [r7, #16]
 8007394:	4313      	orrs	r3, r2
 8007396:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007398:	4a24      	ldr	r2, [pc, #144]	@ (800742c <HAL_GPIO_Init+0x304>)
 800739a:	69bb      	ldr	r3, [r7, #24]
 800739c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800739e:	4b23      	ldr	r3, [pc, #140]	@ (800742c <HAL_GPIO_Init+0x304>)
 80073a0:	685b      	ldr	r3, [r3, #4]
 80073a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80073a4:	693b      	ldr	r3, [r7, #16]
 80073a6:	43db      	mvns	r3, r3
 80073a8:	69ba      	ldr	r2, [r7, #24]
 80073aa:	4013      	ands	r3, r2
 80073ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80073ae:	683b      	ldr	r3, [r7, #0]
 80073b0:	685b      	ldr	r3, [r3, #4]
 80073b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d003      	beq.n	80073c2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80073ba:	69ba      	ldr	r2, [r7, #24]
 80073bc:	693b      	ldr	r3, [r7, #16]
 80073be:	4313      	orrs	r3, r2
 80073c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80073c2:	4a1a      	ldr	r2, [pc, #104]	@ (800742c <HAL_GPIO_Init+0x304>)
 80073c4:	69bb      	ldr	r3, [r7, #24]
 80073c6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80073c8:	4b18      	ldr	r3, [pc, #96]	@ (800742c <HAL_GPIO_Init+0x304>)
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80073ce:	693b      	ldr	r3, [r7, #16]
 80073d0:	43db      	mvns	r3, r3
 80073d2:	69ba      	ldr	r2, [r7, #24]
 80073d4:	4013      	ands	r3, r2
 80073d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80073d8:	683b      	ldr	r3, [r7, #0]
 80073da:	685b      	ldr	r3, [r3, #4]
 80073dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d003      	beq.n	80073ec <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80073e4:	69ba      	ldr	r2, [r7, #24]
 80073e6:	693b      	ldr	r3, [r7, #16]
 80073e8:	4313      	orrs	r3, r2
 80073ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80073ec:	4a0f      	ldr	r2, [pc, #60]	@ (800742c <HAL_GPIO_Init+0x304>)
 80073ee:	69bb      	ldr	r3, [r7, #24]
 80073f0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80073f2:	69fb      	ldr	r3, [r7, #28]
 80073f4:	3301      	adds	r3, #1
 80073f6:	61fb      	str	r3, [r7, #28]
 80073f8:	69fb      	ldr	r3, [r7, #28]
 80073fa:	2b0f      	cmp	r3, #15
 80073fc:	f67f aea2 	bls.w	8007144 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8007400:	bf00      	nop
 8007402:	bf00      	nop
 8007404:	3724      	adds	r7, #36	@ 0x24
 8007406:	46bd      	mov	sp, r7
 8007408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800740c:	4770      	bx	lr
 800740e:	bf00      	nop
 8007410:	40023800 	.word	0x40023800
 8007414:	40013800 	.word	0x40013800
 8007418:	40020000 	.word	0x40020000
 800741c:	40020400 	.word	0x40020400
 8007420:	40020800 	.word	0x40020800
 8007424:	40020c00 	.word	0x40020c00
 8007428:	40021000 	.word	0x40021000
 800742c:	40013c00 	.word	0x40013c00

08007430 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007430:	b480      	push	{r7}
 8007432:	b083      	sub	sp, #12
 8007434:	af00      	add	r7, sp, #0
 8007436:	6078      	str	r0, [r7, #4]
 8007438:	460b      	mov	r3, r1
 800743a:	807b      	strh	r3, [r7, #2]
 800743c:	4613      	mov	r3, r2
 800743e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007440:	787b      	ldrb	r3, [r7, #1]
 8007442:	2b00      	cmp	r3, #0
 8007444:	d003      	beq.n	800744e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007446:	887a      	ldrh	r2, [r7, #2]
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800744c:	e003      	b.n	8007456 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800744e:	887b      	ldrh	r3, [r7, #2]
 8007450:	041a      	lsls	r2, r3, #16
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	619a      	str	r2, [r3, #24]
}
 8007456:	bf00      	nop
 8007458:	370c      	adds	r7, #12
 800745a:	46bd      	mov	sp, r7
 800745c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007460:	4770      	bx	lr
	...

08007464 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007464:	b580      	push	{r7, lr}
 8007466:	b082      	sub	sp, #8
 8007468:	af00      	add	r7, sp, #0
 800746a:	4603      	mov	r3, r0
 800746c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800746e:	4b08      	ldr	r3, [pc, #32]	@ (8007490 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007470:	695a      	ldr	r2, [r3, #20]
 8007472:	88fb      	ldrh	r3, [r7, #6]
 8007474:	4013      	ands	r3, r2
 8007476:	2b00      	cmp	r3, #0
 8007478:	d006      	beq.n	8007488 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800747a:	4a05      	ldr	r2, [pc, #20]	@ (8007490 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800747c:	88fb      	ldrh	r3, [r7, #6]
 800747e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007480:	88fb      	ldrh	r3, [r7, #6]
 8007482:	4618      	mov	r0, r3
 8007484:	f000 f806 	bl	8007494 <HAL_GPIO_EXTI_Callback>
  }
}
 8007488:	bf00      	nop
 800748a:	3708      	adds	r7, #8
 800748c:	46bd      	mov	sp, r7
 800748e:	bd80      	pop	{r7, pc}
 8007490:	40013c00 	.word	0x40013c00

08007494 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8007494:	b480      	push	{r7}
 8007496:	b083      	sub	sp, #12
 8007498:	af00      	add	r7, sp, #0
 800749a:	4603      	mov	r3, r0
 800749c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800749e:	bf00      	nop
 80074a0:	370c      	adds	r7, #12
 80074a2:	46bd      	mov	sp, r7
 80074a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a8:	4770      	bx	lr
	...

080074ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80074ac:	b580      	push	{r7, lr}
 80074ae:	b084      	sub	sp, #16
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d101      	bne.n	80074be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80074ba:	2301      	movs	r3, #1
 80074bc:	e12b      	b.n	8007716 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80074c4:	b2db      	uxtb	r3, r3
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d106      	bne.n	80074d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	2200      	movs	r2, #0
 80074ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80074d2:	6878      	ldr	r0, [r7, #4]
 80074d4:	f7ff f9da 	bl	800688c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2224      	movs	r2, #36	@ 0x24
 80074dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	681a      	ldr	r2, [r3, #0]
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	f022 0201 	bic.w	r2, r2, #1
 80074ee:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	681a      	ldr	r2, [r3, #0]
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80074fe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	681a      	ldr	r2, [r3, #0]
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800750e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8007510:	f003 fa4a 	bl	800a9a8 <HAL_RCC_GetPCLK1Freq>
 8007514:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	685b      	ldr	r3, [r3, #4]
 800751a:	4a81      	ldr	r2, [pc, #516]	@ (8007720 <HAL_I2C_Init+0x274>)
 800751c:	4293      	cmp	r3, r2
 800751e:	d807      	bhi.n	8007530 <HAL_I2C_Init+0x84>
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	4a80      	ldr	r2, [pc, #512]	@ (8007724 <HAL_I2C_Init+0x278>)
 8007524:	4293      	cmp	r3, r2
 8007526:	bf94      	ite	ls
 8007528:	2301      	movls	r3, #1
 800752a:	2300      	movhi	r3, #0
 800752c:	b2db      	uxtb	r3, r3
 800752e:	e006      	b.n	800753e <HAL_I2C_Init+0x92>
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	4a7d      	ldr	r2, [pc, #500]	@ (8007728 <HAL_I2C_Init+0x27c>)
 8007534:	4293      	cmp	r3, r2
 8007536:	bf94      	ite	ls
 8007538:	2301      	movls	r3, #1
 800753a:	2300      	movhi	r3, #0
 800753c:	b2db      	uxtb	r3, r3
 800753e:	2b00      	cmp	r3, #0
 8007540:	d001      	beq.n	8007546 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8007542:	2301      	movs	r3, #1
 8007544:	e0e7      	b.n	8007716 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	4a78      	ldr	r2, [pc, #480]	@ (800772c <HAL_I2C_Init+0x280>)
 800754a:	fba2 2303 	umull	r2, r3, r2, r3
 800754e:	0c9b      	lsrs	r3, r3, #18
 8007550:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	685b      	ldr	r3, [r3, #4]
 8007558:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	68ba      	ldr	r2, [r7, #8]
 8007562:	430a      	orrs	r2, r1
 8007564:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	6a1b      	ldr	r3, [r3, #32]
 800756c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	685b      	ldr	r3, [r3, #4]
 8007574:	4a6a      	ldr	r2, [pc, #424]	@ (8007720 <HAL_I2C_Init+0x274>)
 8007576:	4293      	cmp	r3, r2
 8007578:	d802      	bhi.n	8007580 <HAL_I2C_Init+0xd4>
 800757a:	68bb      	ldr	r3, [r7, #8]
 800757c:	3301      	adds	r3, #1
 800757e:	e009      	b.n	8007594 <HAL_I2C_Init+0xe8>
 8007580:	68bb      	ldr	r3, [r7, #8]
 8007582:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8007586:	fb02 f303 	mul.w	r3, r2, r3
 800758a:	4a69      	ldr	r2, [pc, #420]	@ (8007730 <HAL_I2C_Init+0x284>)
 800758c:	fba2 2303 	umull	r2, r3, r2, r3
 8007590:	099b      	lsrs	r3, r3, #6
 8007592:	3301      	adds	r3, #1
 8007594:	687a      	ldr	r2, [r7, #4]
 8007596:	6812      	ldr	r2, [r2, #0]
 8007598:	430b      	orrs	r3, r1
 800759a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	69db      	ldr	r3, [r3, #28]
 80075a2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80075a6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	685b      	ldr	r3, [r3, #4]
 80075ae:	495c      	ldr	r1, [pc, #368]	@ (8007720 <HAL_I2C_Init+0x274>)
 80075b0:	428b      	cmp	r3, r1
 80075b2:	d819      	bhi.n	80075e8 <HAL_I2C_Init+0x13c>
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	1e59      	subs	r1, r3, #1
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	685b      	ldr	r3, [r3, #4]
 80075bc:	005b      	lsls	r3, r3, #1
 80075be:	fbb1 f3f3 	udiv	r3, r1, r3
 80075c2:	1c59      	adds	r1, r3, #1
 80075c4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80075c8:	400b      	ands	r3, r1
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d00a      	beq.n	80075e4 <HAL_I2C_Init+0x138>
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	1e59      	subs	r1, r3, #1
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	685b      	ldr	r3, [r3, #4]
 80075d6:	005b      	lsls	r3, r3, #1
 80075d8:	fbb1 f3f3 	udiv	r3, r1, r3
 80075dc:	3301      	adds	r3, #1
 80075de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80075e2:	e051      	b.n	8007688 <HAL_I2C_Init+0x1dc>
 80075e4:	2304      	movs	r3, #4
 80075e6:	e04f      	b.n	8007688 <HAL_I2C_Init+0x1dc>
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	689b      	ldr	r3, [r3, #8]
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d111      	bne.n	8007614 <HAL_I2C_Init+0x168>
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	1e58      	subs	r0, r3, #1
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	6859      	ldr	r1, [r3, #4]
 80075f8:	460b      	mov	r3, r1
 80075fa:	005b      	lsls	r3, r3, #1
 80075fc:	440b      	add	r3, r1
 80075fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8007602:	3301      	adds	r3, #1
 8007604:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007608:	2b00      	cmp	r3, #0
 800760a:	bf0c      	ite	eq
 800760c:	2301      	moveq	r3, #1
 800760e:	2300      	movne	r3, #0
 8007610:	b2db      	uxtb	r3, r3
 8007612:	e012      	b.n	800763a <HAL_I2C_Init+0x18e>
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	1e58      	subs	r0, r3, #1
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	6859      	ldr	r1, [r3, #4]
 800761c:	460b      	mov	r3, r1
 800761e:	009b      	lsls	r3, r3, #2
 8007620:	440b      	add	r3, r1
 8007622:	0099      	lsls	r1, r3, #2
 8007624:	440b      	add	r3, r1
 8007626:	fbb0 f3f3 	udiv	r3, r0, r3
 800762a:	3301      	adds	r3, #1
 800762c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007630:	2b00      	cmp	r3, #0
 8007632:	bf0c      	ite	eq
 8007634:	2301      	moveq	r3, #1
 8007636:	2300      	movne	r3, #0
 8007638:	b2db      	uxtb	r3, r3
 800763a:	2b00      	cmp	r3, #0
 800763c:	d001      	beq.n	8007642 <HAL_I2C_Init+0x196>
 800763e:	2301      	movs	r3, #1
 8007640:	e022      	b.n	8007688 <HAL_I2C_Init+0x1dc>
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	689b      	ldr	r3, [r3, #8]
 8007646:	2b00      	cmp	r3, #0
 8007648:	d10e      	bne.n	8007668 <HAL_I2C_Init+0x1bc>
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	1e58      	subs	r0, r3, #1
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	6859      	ldr	r1, [r3, #4]
 8007652:	460b      	mov	r3, r1
 8007654:	005b      	lsls	r3, r3, #1
 8007656:	440b      	add	r3, r1
 8007658:	fbb0 f3f3 	udiv	r3, r0, r3
 800765c:	3301      	adds	r3, #1
 800765e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007662:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007666:	e00f      	b.n	8007688 <HAL_I2C_Init+0x1dc>
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	1e58      	subs	r0, r3, #1
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	6859      	ldr	r1, [r3, #4]
 8007670:	460b      	mov	r3, r1
 8007672:	009b      	lsls	r3, r3, #2
 8007674:	440b      	add	r3, r1
 8007676:	0099      	lsls	r1, r3, #2
 8007678:	440b      	add	r3, r1
 800767a:	fbb0 f3f3 	udiv	r3, r0, r3
 800767e:	3301      	adds	r3, #1
 8007680:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007684:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007688:	6879      	ldr	r1, [r7, #4]
 800768a:	6809      	ldr	r1, [r1, #0]
 800768c:	4313      	orrs	r3, r2
 800768e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	69da      	ldr	r2, [r3, #28]
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	6a1b      	ldr	r3, [r3, #32]
 80076a2:	431a      	orrs	r2, r3
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	430a      	orrs	r2, r1
 80076aa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	689b      	ldr	r3, [r3, #8]
 80076b2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80076b6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80076ba:	687a      	ldr	r2, [r7, #4]
 80076bc:	6911      	ldr	r1, [r2, #16]
 80076be:	687a      	ldr	r2, [r7, #4]
 80076c0:	68d2      	ldr	r2, [r2, #12]
 80076c2:	4311      	orrs	r1, r2
 80076c4:	687a      	ldr	r2, [r7, #4]
 80076c6:	6812      	ldr	r2, [r2, #0]
 80076c8:	430b      	orrs	r3, r1
 80076ca:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	68db      	ldr	r3, [r3, #12]
 80076d2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	695a      	ldr	r2, [r3, #20]
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	699b      	ldr	r3, [r3, #24]
 80076de:	431a      	orrs	r2, r3
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	430a      	orrs	r2, r1
 80076e6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	681a      	ldr	r2, [r3, #0]
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	f042 0201 	orr.w	r2, r2, #1
 80076f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	2200      	movs	r2, #0
 80076fc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	2220      	movs	r2, #32
 8007702:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	2200      	movs	r2, #0
 800770a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	2200      	movs	r2, #0
 8007710:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8007714:	2300      	movs	r3, #0
}
 8007716:	4618      	mov	r0, r3
 8007718:	3710      	adds	r7, #16
 800771a:	46bd      	mov	sp, r7
 800771c:	bd80      	pop	{r7, pc}
 800771e:	bf00      	nop
 8007720:	000186a0 	.word	0x000186a0
 8007724:	001e847f 	.word	0x001e847f
 8007728:	003d08ff 	.word	0x003d08ff
 800772c:	431bde83 	.word	0x431bde83
 8007730:	10624dd3 	.word	0x10624dd3

08007734 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8007734:	b480      	push	{r7}
 8007736:	b083      	sub	sp, #12
 8007738:	af00      	add	r7, sp, #0
 800773a:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	695b      	ldr	r3, [r3, #20]
 8007742:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007746:	2b80      	cmp	r3, #128	@ 0x80
 8007748:	d103      	bne.n	8007752 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	2200      	movs	r2, #0
 8007750:	611a      	str	r2, [r3, #16]
  }
}
 8007752:	bf00      	nop
 8007754:	370c      	adds	r7, #12
 8007756:	46bd      	mov	sp, r7
 8007758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775c:	4770      	bx	lr
	...

08007760 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007760:	b580      	push	{r7, lr}
 8007762:	b088      	sub	sp, #32
 8007764:	af02      	add	r7, sp, #8
 8007766:	60f8      	str	r0, [r7, #12]
 8007768:	607a      	str	r2, [r7, #4]
 800776a:	461a      	mov	r2, r3
 800776c:	460b      	mov	r3, r1
 800776e:	817b      	strh	r3, [r7, #10]
 8007770:	4613      	mov	r3, r2
 8007772:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007774:	f7ff faf6 	bl	8006d64 <HAL_GetTick>
 8007778:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007780:	b2db      	uxtb	r3, r3
 8007782:	2b20      	cmp	r3, #32
 8007784:	f040 80e0 	bne.w	8007948 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007788:	697b      	ldr	r3, [r7, #20]
 800778a:	9300      	str	r3, [sp, #0]
 800778c:	2319      	movs	r3, #25
 800778e:	2201      	movs	r2, #1
 8007790:	4970      	ldr	r1, [pc, #448]	@ (8007954 <HAL_I2C_Master_Transmit+0x1f4>)
 8007792:	68f8      	ldr	r0, [r7, #12]
 8007794:	f002 fa14 	bl	8009bc0 <I2C_WaitOnFlagUntilTimeout>
 8007798:	4603      	mov	r3, r0
 800779a:	2b00      	cmp	r3, #0
 800779c:	d001      	beq.n	80077a2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800779e:	2302      	movs	r3, #2
 80077a0:	e0d3      	b.n	800794a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80077a8:	2b01      	cmp	r3, #1
 80077aa:	d101      	bne.n	80077b0 <HAL_I2C_Master_Transmit+0x50>
 80077ac:	2302      	movs	r3, #2
 80077ae:	e0cc      	b.n	800794a <HAL_I2C_Master_Transmit+0x1ea>
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	2201      	movs	r2, #1
 80077b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	f003 0301 	and.w	r3, r3, #1
 80077c2:	2b01      	cmp	r3, #1
 80077c4:	d007      	beq.n	80077d6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	681a      	ldr	r2, [r3, #0]
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	f042 0201 	orr.w	r2, r2, #1
 80077d4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	681a      	ldr	r2, [r3, #0]
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80077e4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	2221      	movs	r2, #33	@ 0x21
 80077ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	2210      	movs	r2, #16
 80077f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	2200      	movs	r2, #0
 80077fa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	687a      	ldr	r2, [r7, #4]
 8007800:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	893a      	ldrh	r2, [r7, #8]
 8007806:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800780c:	b29a      	uxth	r2, r3
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	4a50      	ldr	r2, [pc, #320]	@ (8007958 <HAL_I2C_Master_Transmit+0x1f8>)
 8007816:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8007818:	8979      	ldrh	r1, [r7, #10]
 800781a:	697b      	ldr	r3, [r7, #20]
 800781c:	6a3a      	ldr	r2, [r7, #32]
 800781e:	68f8      	ldr	r0, [r7, #12]
 8007820:	f001 ffd6 	bl	80097d0 <I2C_MasterRequestWrite>
 8007824:	4603      	mov	r3, r0
 8007826:	2b00      	cmp	r3, #0
 8007828:	d001      	beq.n	800782e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800782a:	2301      	movs	r3, #1
 800782c:	e08d      	b.n	800794a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800782e:	2300      	movs	r3, #0
 8007830:	613b      	str	r3, [r7, #16]
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	695b      	ldr	r3, [r3, #20]
 8007838:	613b      	str	r3, [r7, #16]
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	699b      	ldr	r3, [r3, #24]
 8007840:	613b      	str	r3, [r7, #16]
 8007842:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8007844:	e066      	b.n	8007914 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007846:	697a      	ldr	r2, [r7, #20]
 8007848:	6a39      	ldr	r1, [r7, #32]
 800784a:	68f8      	ldr	r0, [r7, #12]
 800784c:	f002 fad2 	bl	8009df4 <I2C_WaitOnTXEFlagUntilTimeout>
 8007850:	4603      	mov	r3, r0
 8007852:	2b00      	cmp	r3, #0
 8007854:	d00d      	beq.n	8007872 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800785a:	2b04      	cmp	r3, #4
 800785c:	d107      	bne.n	800786e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	681a      	ldr	r2, [r3, #0]
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800786c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800786e:	2301      	movs	r3, #1
 8007870:	e06b      	b.n	800794a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007876:	781a      	ldrb	r2, [r3, #0]
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007882:	1c5a      	adds	r2, r3, #1
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800788c:	b29b      	uxth	r3, r3
 800788e:	3b01      	subs	r3, #1
 8007890:	b29a      	uxth	r2, r3
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800789a:	3b01      	subs	r3, #1
 800789c:	b29a      	uxth	r2, r3
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	695b      	ldr	r3, [r3, #20]
 80078a8:	f003 0304 	and.w	r3, r3, #4
 80078ac:	2b04      	cmp	r3, #4
 80078ae:	d11b      	bne.n	80078e8 <HAL_I2C_Master_Transmit+0x188>
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d017      	beq.n	80078e8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078bc:	781a      	ldrb	r2, [r3, #0]
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078c8:	1c5a      	adds	r2, r3, #1
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80078d2:	b29b      	uxth	r3, r3
 80078d4:	3b01      	subs	r3, #1
 80078d6:	b29a      	uxth	r2, r3
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80078e0:	3b01      	subs	r3, #1
 80078e2:	b29a      	uxth	r2, r3
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80078e8:	697a      	ldr	r2, [r7, #20]
 80078ea:	6a39      	ldr	r1, [r7, #32]
 80078ec:	68f8      	ldr	r0, [r7, #12]
 80078ee:	f002 fac9 	bl	8009e84 <I2C_WaitOnBTFFlagUntilTimeout>
 80078f2:	4603      	mov	r3, r0
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d00d      	beq.n	8007914 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078fc:	2b04      	cmp	r3, #4
 80078fe:	d107      	bne.n	8007910 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	681a      	ldr	r2, [r3, #0]
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800790e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007910:	2301      	movs	r3, #1
 8007912:	e01a      	b.n	800794a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007918:	2b00      	cmp	r3, #0
 800791a:	d194      	bne.n	8007846 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	681a      	ldr	r2, [r3, #0]
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800792a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	2220      	movs	r2, #32
 8007930:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	2200      	movs	r2, #0
 8007938:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	2200      	movs	r2, #0
 8007940:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8007944:	2300      	movs	r3, #0
 8007946:	e000      	b.n	800794a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8007948:	2302      	movs	r3, #2
  }
}
 800794a:	4618      	mov	r0, r3
 800794c:	3718      	adds	r7, #24
 800794e:	46bd      	mov	sp, r7
 8007950:	bd80      	pop	{r7, pc}
 8007952:	bf00      	nop
 8007954:	00100002 	.word	0x00100002
 8007958:	ffff0000 	.word	0xffff0000

0800795c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800795c:	b580      	push	{r7, lr}
 800795e:	b08c      	sub	sp, #48	@ 0x30
 8007960:	af02      	add	r7, sp, #8
 8007962:	60f8      	str	r0, [r7, #12]
 8007964:	607a      	str	r2, [r7, #4]
 8007966:	461a      	mov	r2, r3
 8007968:	460b      	mov	r3, r1
 800796a:	817b      	strh	r3, [r7, #10]
 800796c:	4613      	mov	r3, r2
 800796e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007970:	f7ff f9f8 	bl	8006d64 <HAL_GetTick>
 8007974:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800797c:	b2db      	uxtb	r3, r3
 800797e:	2b20      	cmp	r3, #32
 8007980:	f040 8217 	bne.w	8007db2 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007986:	9300      	str	r3, [sp, #0]
 8007988:	2319      	movs	r3, #25
 800798a:	2201      	movs	r2, #1
 800798c:	497c      	ldr	r1, [pc, #496]	@ (8007b80 <HAL_I2C_Master_Receive+0x224>)
 800798e:	68f8      	ldr	r0, [r7, #12]
 8007990:	f002 f916 	bl	8009bc0 <I2C_WaitOnFlagUntilTimeout>
 8007994:	4603      	mov	r3, r0
 8007996:	2b00      	cmp	r3, #0
 8007998:	d001      	beq.n	800799e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800799a:	2302      	movs	r3, #2
 800799c:	e20a      	b.n	8007db4 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80079a4:	2b01      	cmp	r3, #1
 80079a6:	d101      	bne.n	80079ac <HAL_I2C_Master_Receive+0x50>
 80079a8:	2302      	movs	r3, #2
 80079aa:	e203      	b.n	8007db4 <HAL_I2C_Master_Receive+0x458>
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	2201      	movs	r2, #1
 80079b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	f003 0301 	and.w	r3, r3, #1
 80079be:	2b01      	cmp	r3, #1
 80079c0:	d007      	beq.n	80079d2 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	681a      	ldr	r2, [r3, #0]
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f042 0201 	orr.w	r2, r2, #1
 80079d0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	681a      	ldr	r2, [r3, #0]
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80079e0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	2222      	movs	r2, #34	@ 0x22
 80079e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	2210      	movs	r2, #16
 80079ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	2200      	movs	r2, #0
 80079f6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	687a      	ldr	r2, [r7, #4]
 80079fc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	893a      	ldrh	r2, [r7, #8]
 8007a02:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007a08:	b29a      	uxth	r2, r3
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	4a5c      	ldr	r2, [pc, #368]	@ (8007b84 <HAL_I2C_Master_Receive+0x228>)
 8007a12:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8007a14:	8979      	ldrh	r1, [r7, #10]
 8007a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a18:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007a1a:	68f8      	ldr	r0, [r7, #12]
 8007a1c:	f001 ff5a 	bl	80098d4 <I2C_MasterRequestRead>
 8007a20:	4603      	mov	r3, r0
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d001      	beq.n	8007a2a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8007a26:	2301      	movs	r3, #1
 8007a28:	e1c4      	b.n	8007db4 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d113      	bne.n	8007a5a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007a32:	2300      	movs	r3, #0
 8007a34:	623b      	str	r3, [r7, #32]
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	695b      	ldr	r3, [r3, #20]
 8007a3c:	623b      	str	r3, [r7, #32]
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	699b      	ldr	r3, [r3, #24]
 8007a44:	623b      	str	r3, [r7, #32]
 8007a46:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	681a      	ldr	r2, [r3, #0]
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007a56:	601a      	str	r2, [r3, #0]
 8007a58:	e198      	b.n	8007d8c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007a5e:	2b01      	cmp	r3, #1
 8007a60:	d11b      	bne.n	8007a9a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	681a      	ldr	r2, [r3, #0]
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007a70:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007a72:	2300      	movs	r3, #0
 8007a74:	61fb      	str	r3, [r7, #28]
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	695b      	ldr	r3, [r3, #20]
 8007a7c:	61fb      	str	r3, [r7, #28]
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	699b      	ldr	r3, [r3, #24]
 8007a84:	61fb      	str	r3, [r7, #28]
 8007a86:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	681a      	ldr	r2, [r3, #0]
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007a96:	601a      	str	r2, [r3, #0]
 8007a98:	e178      	b.n	8007d8c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007a9e:	2b02      	cmp	r3, #2
 8007aa0:	d11b      	bne.n	8007ada <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	681a      	ldr	r2, [r3, #0]
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007ab0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	681a      	ldr	r2, [r3, #0]
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007ac0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	61bb      	str	r3, [r7, #24]
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	695b      	ldr	r3, [r3, #20]
 8007acc:	61bb      	str	r3, [r7, #24]
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	699b      	ldr	r3, [r3, #24]
 8007ad4:	61bb      	str	r3, [r7, #24]
 8007ad6:	69bb      	ldr	r3, [r7, #24]
 8007ad8:	e158      	b.n	8007d8c <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	681a      	ldr	r2, [r3, #0]
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007ae8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007aea:	2300      	movs	r3, #0
 8007aec:	617b      	str	r3, [r7, #20]
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	695b      	ldr	r3, [r3, #20]
 8007af4:	617b      	str	r3, [r7, #20]
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	699b      	ldr	r3, [r3, #24]
 8007afc:	617b      	str	r3, [r7, #20]
 8007afe:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8007b00:	e144      	b.n	8007d8c <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b06:	2b03      	cmp	r3, #3
 8007b08:	f200 80f1 	bhi.w	8007cee <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b10:	2b01      	cmp	r3, #1
 8007b12:	d123      	bne.n	8007b5c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007b14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b16:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007b18:	68f8      	ldr	r0, [r7, #12]
 8007b1a:	f002 fa2d 	bl	8009f78 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007b1e:	4603      	mov	r3, r0
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d001      	beq.n	8007b28 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8007b24:	2301      	movs	r3, #1
 8007b26:	e145      	b.n	8007db4 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	691a      	ldr	r2, [r3, #16]
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b32:	b2d2      	uxtb	r2, r2
 8007b34:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b3a:	1c5a      	adds	r2, r3, #1
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b44:	3b01      	subs	r3, #1
 8007b46:	b29a      	uxth	r2, r3
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b50:	b29b      	uxth	r3, r3
 8007b52:	3b01      	subs	r3, #1
 8007b54:	b29a      	uxth	r2, r3
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007b5a:	e117      	b.n	8007d8c <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b60:	2b02      	cmp	r3, #2
 8007b62:	d14e      	bne.n	8007c02 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007b64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b66:	9300      	str	r3, [sp, #0]
 8007b68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b6a:	2200      	movs	r2, #0
 8007b6c:	4906      	ldr	r1, [pc, #24]	@ (8007b88 <HAL_I2C_Master_Receive+0x22c>)
 8007b6e:	68f8      	ldr	r0, [r7, #12]
 8007b70:	f002 f826 	bl	8009bc0 <I2C_WaitOnFlagUntilTimeout>
 8007b74:	4603      	mov	r3, r0
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d008      	beq.n	8007b8c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8007b7a:	2301      	movs	r3, #1
 8007b7c:	e11a      	b.n	8007db4 <HAL_I2C_Master_Receive+0x458>
 8007b7e:	bf00      	nop
 8007b80:	00100002 	.word	0x00100002
 8007b84:	ffff0000 	.word	0xffff0000
 8007b88:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	681a      	ldr	r2, [r3, #0]
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007b9a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	691a      	ldr	r2, [r3, #16]
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ba6:	b2d2      	uxtb	r2, r2
 8007ba8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bae:	1c5a      	adds	r2, r3, #1
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007bb8:	3b01      	subs	r3, #1
 8007bba:	b29a      	uxth	r2, r3
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007bc4:	b29b      	uxth	r3, r3
 8007bc6:	3b01      	subs	r3, #1
 8007bc8:	b29a      	uxth	r2, r3
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	691a      	ldr	r2, [r3, #16]
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bd8:	b2d2      	uxtb	r2, r2
 8007bda:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007be0:	1c5a      	adds	r2, r3, #1
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007bea:	3b01      	subs	r3, #1
 8007bec:	b29a      	uxth	r2, r3
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007bf6:	b29b      	uxth	r3, r3
 8007bf8:	3b01      	subs	r3, #1
 8007bfa:	b29a      	uxth	r2, r3
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007c00:	e0c4      	b.n	8007d8c <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c04:	9300      	str	r3, [sp, #0]
 8007c06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c08:	2200      	movs	r2, #0
 8007c0a:	496c      	ldr	r1, [pc, #432]	@ (8007dbc <HAL_I2C_Master_Receive+0x460>)
 8007c0c:	68f8      	ldr	r0, [r7, #12]
 8007c0e:	f001 ffd7 	bl	8009bc0 <I2C_WaitOnFlagUntilTimeout>
 8007c12:	4603      	mov	r3, r0
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d001      	beq.n	8007c1c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8007c18:	2301      	movs	r3, #1
 8007c1a:	e0cb      	b.n	8007db4 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	681a      	ldr	r2, [r3, #0]
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007c2a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	691a      	ldr	r2, [r3, #16]
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c36:	b2d2      	uxtb	r2, r2
 8007c38:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c3e:	1c5a      	adds	r2, r3, #1
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c48:	3b01      	subs	r3, #1
 8007c4a:	b29a      	uxth	r2, r3
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007c54:	b29b      	uxth	r3, r3
 8007c56:	3b01      	subs	r3, #1
 8007c58:	b29a      	uxth	r2, r3
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c60:	9300      	str	r3, [sp, #0]
 8007c62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c64:	2200      	movs	r2, #0
 8007c66:	4955      	ldr	r1, [pc, #340]	@ (8007dbc <HAL_I2C_Master_Receive+0x460>)
 8007c68:	68f8      	ldr	r0, [r7, #12]
 8007c6a:	f001 ffa9 	bl	8009bc0 <I2C_WaitOnFlagUntilTimeout>
 8007c6e:	4603      	mov	r3, r0
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d001      	beq.n	8007c78 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8007c74:	2301      	movs	r3, #1
 8007c76:	e09d      	b.n	8007db4 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	681a      	ldr	r2, [r3, #0]
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007c86:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	691a      	ldr	r2, [r3, #16]
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c92:	b2d2      	uxtb	r2, r2
 8007c94:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c9a:	1c5a      	adds	r2, r3, #1
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ca4:	3b01      	subs	r3, #1
 8007ca6:	b29a      	uxth	r2, r3
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007cb0:	b29b      	uxth	r3, r3
 8007cb2:	3b01      	subs	r3, #1
 8007cb4:	b29a      	uxth	r2, r3
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	691a      	ldr	r2, [r3, #16]
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cc4:	b2d2      	uxtb	r2, r2
 8007cc6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ccc:	1c5a      	adds	r2, r3, #1
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007cd6:	3b01      	subs	r3, #1
 8007cd8:	b29a      	uxth	r2, r3
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ce2:	b29b      	uxth	r3, r3
 8007ce4:	3b01      	subs	r3, #1
 8007ce6:	b29a      	uxth	r2, r3
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007cec:	e04e      	b.n	8007d8c <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007cee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007cf0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007cf2:	68f8      	ldr	r0, [r7, #12]
 8007cf4:	f002 f940 	bl	8009f78 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007cf8:	4603      	mov	r3, r0
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d001      	beq.n	8007d02 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8007cfe:	2301      	movs	r3, #1
 8007d00:	e058      	b.n	8007db4 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	691a      	ldr	r2, [r3, #16]
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d0c:	b2d2      	uxtb	r2, r2
 8007d0e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d14:	1c5a      	adds	r2, r3, #1
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007d1e:	3b01      	subs	r3, #1
 8007d20:	b29a      	uxth	r2, r3
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d2a:	b29b      	uxth	r3, r3
 8007d2c:	3b01      	subs	r3, #1
 8007d2e:	b29a      	uxth	r2, r3
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	695b      	ldr	r3, [r3, #20]
 8007d3a:	f003 0304 	and.w	r3, r3, #4
 8007d3e:	2b04      	cmp	r3, #4
 8007d40:	d124      	bne.n	8007d8c <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007d46:	2b03      	cmp	r3, #3
 8007d48:	d107      	bne.n	8007d5a <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	681a      	ldr	r2, [r3, #0]
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007d58:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	691a      	ldr	r2, [r3, #16]
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d64:	b2d2      	uxtb	r2, r2
 8007d66:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d6c:	1c5a      	adds	r2, r3, #1
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007d76:	3b01      	subs	r3, #1
 8007d78:	b29a      	uxth	r2, r3
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d82:	b29b      	uxth	r3, r3
 8007d84:	3b01      	subs	r3, #1
 8007d86:	b29a      	uxth	r2, r3
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	f47f aeb6 	bne.w	8007b02 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	2220      	movs	r2, #32
 8007d9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	2200      	movs	r2, #0
 8007da2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	2200      	movs	r2, #0
 8007daa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8007dae:	2300      	movs	r3, #0
 8007db0:	e000      	b.n	8007db4 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8007db2:	2302      	movs	r3, #2
  }
}
 8007db4:	4618      	mov	r0, r3
 8007db6:	3728      	adds	r7, #40	@ 0x28
 8007db8:	46bd      	mov	sp, r7
 8007dba:	bd80      	pop	{r7, pc}
 8007dbc:	00010004 	.word	0x00010004

08007dc0 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8007dc0:	b580      	push	{r7, lr}
 8007dc2:	b08a      	sub	sp, #40	@ 0x28
 8007dc4:	af02      	add	r7, sp, #8
 8007dc6:	60f8      	str	r0, [r7, #12]
 8007dc8:	607a      	str	r2, [r7, #4]
 8007dca:	603b      	str	r3, [r7, #0]
 8007dcc:	460b      	mov	r3, r1
 8007dce:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8007dd0:	f7fe ffc8 	bl	8006d64 <HAL_GetTick>
 8007dd4:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8007dd6:	2300      	movs	r3, #0
 8007dd8:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007de0:	b2db      	uxtb	r3, r3
 8007de2:	2b20      	cmp	r3, #32
 8007de4:	f040 8111 	bne.w	800800a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007de8:	69fb      	ldr	r3, [r7, #28]
 8007dea:	9300      	str	r3, [sp, #0]
 8007dec:	2319      	movs	r3, #25
 8007dee:	2201      	movs	r2, #1
 8007df0:	4988      	ldr	r1, [pc, #544]	@ (8008014 <HAL_I2C_IsDeviceReady+0x254>)
 8007df2:	68f8      	ldr	r0, [r7, #12]
 8007df4:	f001 fee4 	bl	8009bc0 <I2C_WaitOnFlagUntilTimeout>
 8007df8:	4603      	mov	r3, r0
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d001      	beq.n	8007e02 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8007dfe:	2302      	movs	r3, #2
 8007e00:	e104      	b.n	800800c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007e08:	2b01      	cmp	r3, #1
 8007e0a:	d101      	bne.n	8007e10 <HAL_I2C_IsDeviceReady+0x50>
 8007e0c:	2302      	movs	r3, #2
 8007e0e:	e0fd      	b.n	800800c <HAL_I2C_IsDeviceReady+0x24c>
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	2201      	movs	r2, #1
 8007e14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	f003 0301 	and.w	r3, r3, #1
 8007e22:	2b01      	cmp	r3, #1
 8007e24:	d007      	beq.n	8007e36 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	681a      	ldr	r2, [r3, #0]
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	f042 0201 	orr.w	r2, r2, #1
 8007e34:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	681a      	ldr	r2, [r3, #0]
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007e44:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	2224      	movs	r2, #36	@ 0x24
 8007e4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	2200      	movs	r2, #0
 8007e52:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	4a70      	ldr	r2, [pc, #448]	@ (8008018 <HAL_I2C_IsDeviceReady+0x258>)
 8007e58:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	681a      	ldr	r2, [r3, #0]
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007e68:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8007e6a:	69fb      	ldr	r3, [r7, #28]
 8007e6c:	9300      	str	r3, [sp, #0]
 8007e6e:	683b      	ldr	r3, [r7, #0]
 8007e70:	2200      	movs	r2, #0
 8007e72:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007e76:	68f8      	ldr	r0, [r7, #12]
 8007e78:	f001 fea2 	bl	8009bc0 <I2C_WaitOnFlagUntilTimeout>
 8007e7c:	4603      	mov	r3, r0
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d00d      	beq.n	8007e9e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e8c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007e90:	d103      	bne.n	8007e9a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007e98:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8007e9a:	2303      	movs	r3, #3
 8007e9c:	e0b6      	b.n	800800c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007e9e:	897b      	ldrh	r3, [r7, #10]
 8007ea0:	b2db      	uxtb	r3, r3
 8007ea2:	461a      	mov	r2, r3
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007eac:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8007eae:	f7fe ff59 	bl	8006d64 <HAL_GetTick>
 8007eb2:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	695b      	ldr	r3, [r3, #20]
 8007eba:	f003 0302 	and.w	r3, r3, #2
 8007ebe:	2b02      	cmp	r3, #2
 8007ec0:	bf0c      	ite	eq
 8007ec2:	2301      	moveq	r3, #1
 8007ec4:	2300      	movne	r3, #0
 8007ec6:	b2db      	uxtb	r3, r3
 8007ec8:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	695b      	ldr	r3, [r3, #20]
 8007ed0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007ed4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ed8:	bf0c      	ite	eq
 8007eda:	2301      	moveq	r3, #1
 8007edc:	2300      	movne	r3, #0
 8007ede:	b2db      	uxtb	r3, r3
 8007ee0:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8007ee2:	e025      	b.n	8007f30 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007ee4:	f7fe ff3e 	bl	8006d64 <HAL_GetTick>
 8007ee8:	4602      	mov	r2, r0
 8007eea:	69fb      	ldr	r3, [r7, #28]
 8007eec:	1ad3      	subs	r3, r2, r3
 8007eee:	683a      	ldr	r2, [r7, #0]
 8007ef0:	429a      	cmp	r2, r3
 8007ef2:	d302      	bcc.n	8007efa <HAL_I2C_IsDeviceReady+0x13a>
 8007ef4:	683b      	ldr	r3, [r7, #0]
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d103      	bne.n	8007f02 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	22a0      	movs	r2, #160	@ 0xa0
 8007efe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	695b      	ldr	r3, [r3, #20]
 8007f08:	f003 0302 	and.w	r3, r3, #2
 8007f0c:	2b02      	cmp	r3, #2
 8007f0e:	bf0c      	ite	eq
 8007f10:	2301      	moveq	r3, #1
 8007f12:	2300      	movne	r3, #0
 8007f14:	b2db      	uxtb	r3, r3
 8007f16:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	695b      	ldr	r3, [r3, #20]
 8007f1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007f22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007f26:	bf0c      	ite	eq
 8007f28:	2301      	moveq	r3, #1
 8007f2a:	2300      	movne	r3, #0
 8007f2c:	b2db      	uxtb	r3, r3
 8007f2e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007f36:	b2db      	uxtb	r3, r3
 8007f38:	2ba0      	cmp	r3, #160	@ 0xa0
 8007f3a:	d005      	beq.n	8007f48 <HAL_I2C_IsDeviceReady+0x188>
 8007f3c:	7dfb      	ldrb	r3, [r7, #23]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d102      	bne.n	8007f48 <HAL_I2C_IsDeviceReady+0x188>
 8007f42:	7dbb      	ldrb	r3, [r7, #22]
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d0cd      	beq.n	8007ee4 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	2220      	movs	r2, #32
 8007f4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	695b      	ldr	r3, [r3, #20]
 8007f56:	f003 0302 	and.w	r3, r3, #2
 8007f5a:	2b02      	cmp	r3, #2
 8007f5c:	d129      	bne.n	8007fb2 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	681a      	ldr	r2, [r3, #0]
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007f6c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007f6e:	2300      	movs	r3, #0
 8007f70:	613b      	str	r3, [r7, #16]
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	695b      	ldr	r3, [r3, #20]
 8007f78:	613b      	str	r3, [r7, #16]
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	699b      	ldr	r3, [r3, #24]
 8007f80:	613b      	str	r3, [r7, #16]
 8007f82:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007f84:	69fb      	ldr	r3, [r7, #28]
 8007f86:	9300      	str	r3, [sp, #0]
 8007f88:	2319      	movs	r3, #25
 8007f8a:	2201      	movs	r2, #1
 8007f8c:	4921      	ldr	r1, [pc, #132]	@ (8008014 <HAL_I2C_IsDeviceReady+0x254>)
 8007f8e:	68f8      	ldr	r0, [r7, #12]
 8007f90:	f001 fe16 	bl	8009bc0 <I2C_WaitOnFlagUntilTimeout>
 8007f94:	4603      	mov	r3, r0
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d001      	beq.n	8007f9e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8007f9a:	2301      	movs	r3, #1
 8007f9c:	e036      	b.n	800800c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	2220      	movs	r2, #32
 8007fa2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	2200      	movs	r2, #0
 8007faa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8007fae:	2300      	movs	r3, #0
 8007fb0:	e02c      	b.n	800800c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	681a      	ldr	r2, [r3, #0]
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007fc0:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007fca:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007fcc:	69fb      	ldr	r3, [r7, #28]
 8007fce:	9300      	str	r3, [sp, #0]
 8007fd0:	2319      	movs	r3, #25
 8007fd2:	2201      	movs	r2, #1
 8007fd4:	490f      	ldr	r1, [pc, #60]	@ (8008014 <HAL_I2C_IsDeviceReady+0x254>)
 8007fd6:	68f8      	ldr	r0, [r7, #12]
 8007fd8:	f001 fdf2 	bl	8009bc0 <I2C_WaitOnFlagUntilTimeout>
 8007fdc:	4603      	mov	r3, r0
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d001      	beq.n	8007fe6 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8007fe2:	2301      	movs	r3, #1
 8007fe4:	e012      	b.n	800800c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8007fe6:	69bb      	ldr	r3, [r7, #24]
 8007fe8:	3301      	adds	r3, #1
 8007fea:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8007fec:	69ba      	ldr	r2, [r7, #24]
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	429a      	cmp	r2, r3
 8007ff2:	f4ff af32 	bcc.w	8007e5a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	2220      	movs	r2, #32
 8007ffa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	2200      	movs	r2, #0
 8008002:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8008006:	2301      	movs	r3, #1
 8008008:	e000      	b.n	800800c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800800a:	2302      	movs	r3, #2
  }
}
 800800c:	4618      	mov	r0, r3
 800800e:	3720      	adds	r7, #32
 8008010:	46bd      	mov	sp, r7
 8008012:	bd80      	pop	{r7, pc}
 8008014:	00100002 	.word	0x00100002
 8008018:	ffff0000 	.word	0xffff0000

0800801c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800801c:	b580      	push	{r7, lr}
 800801e:	b088      	sub	sp, #32
 8008020:	af00      	add	r7, sp, #0
 8008022:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8008024:	2300      	movs	r3, #0
 8008026:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	685b      	ldr	r3, [r3, #4]
 800802e:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008034:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800803c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008044:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8008046:	7bfb      	ldrb	r3, [r7, #15]
 8008048:	2b10      	cmp	r3, #16
 800804a:	d003      	beq.n	8008054 <HAL_I2C_EV_IRQHandler+0x38>
 800804c:	7bfb      	ldrb	r3, [r7, #15]
 800804e:	2b40      	cmp	r3, #64	@ 0x40
 8008050:	f040 80b1 	bne.w	80081b6 <HAL_I2C_EV_IRQHandler+0x19a>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	699b      	ldr	r3, [r3, #24]
 800805a:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	695b      	ldr	r3, [r3, #20]
 8008062:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8008064:	69fb      	ldr	r3, [r7, #28]
 8008066:	f003 0301 	and.w	r3, r3, #1
 800806a:	2b00      	cmp	r3, #0
 800806c:	d10d      	bne.n	800808a <HAL_I2C_EV_IRQHandler+0x6e>
 800806e:	693b      	ldr	r3, [r7, #16]
 8008070:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8008074:	d003      	beq.n	800807e <HAL_I2C_EV_IRQHandler+0x62>
 8008076:	693b      	ldr	r3, [r7, #16]
 8008078:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800807c:	d101      	bne.n	8008082 <HAL_I2C_EV_IRQHandler+0x66>
 800807e:	2301      	movs	r3, #1
 8008080:	e000      	b.n	8008084 <HAL_I2C_EV_IRQHandler+0x68>
 8008082:	2300      	movs	r3, #0
 8008084:	2b01      	cmp	r3, #1
 8008086:	f000 8114 	beq.w	80082b2 <HAL_I2C_EV_IRQHandler+0x296>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800808a:	69fb      	ldr	r3, [r7, #28]
 800808c:	f003 0301 	and.w	r3, r3, #1
 8008090:	2b00      	cmp	r3, #0
 8008092:	d00b      	beq.n	80080ac <HAL_I2C_EV_IRQHandler+0x90>
 8008094:	697b      	ldr	r3, [r7, #20]
 8008096:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800809a:	2b00      	cmp	r3, #0
 800809c:	d006      	beq.n	80080ac <HAL_I2C_EV_IRQHandler+0x90>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800809e:	6878      	ldr	r0, [r7, #4]
 80080a0:	f001 fff6 	bl	800a090 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80080a4:	6878      	ldr	r0, [r7, #4]
 80080a6:	f000 fd76 	bl	8008b96 <I2C_Master_SB>
 80080aa:	e083      	b.n	80081b4 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80080ac:	69fb      	ldr	r3, [r7, #28]
 80080ae:	f003 0308 	and.w	r3, r3, #8
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d008      	beq.n	80080c8 <HAL_I2C_EV_IRQHandler+0xac>
 80080b6:	697b      	ldr	r3, [r7, #20]
 80080b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d003      	beq.n	80080c8 <HAL_I2C_EV_IRQHandler+0xac>
    {
      I2C_Master_ADD10(hi2c);
 80080c0:	6878      	ldr	r0, [r7, #4]
 80080c2:	f000 fdee 	bl	8008ca2 <I2C_Master_ADD10>
 80080c6:	e075      	b.n	80081b4 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80080c8:	69fb      	ldr	r3, [r7, #28]
 80080ca:	f003 0302 	and.w	r3, r3, #2
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d008      	beq.n	80080e4 <HAL_I2C_EV_IRQHandler+0xc8>
 80080d2:	697b      	ldr	r3, [r7, #20]
 80080d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d003      	beq.n	80080e4 <HAL_I2C_EV_IRQHandler+0xc8>
    {
      I2C_Master_ADDR(hi2c);
 80080dc:	6878      	ldr	r0, [r7, #4]
 80080de:	f000 fe0a 	bl	8008cf6 <I2C_Master_ADDR>
 80080e2:	e067      	b.n	80081b4 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80080e4:	69bb      	ldr	r3, [r7, #24]
 80080e6:	f003 0304 	and.w	r3, r3, #4
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d036      	beq.n	800815c <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	685b      	ldr	r3, [r3, #4]
 80080f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80080f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80080fc:	f000 80db 	beq.w	80082b6 <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8008100:	69fb      	ldr	r3, [r7, #28]
 8008102:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008106:	2b00      	cmp	r3, #0
 8008108:	d00d      	beq.n	8008126 <HAL_I2C_EV_IRQHandler+0x10a>
 800810a:	697b      	ldr	r3, [r7, #20]
 800810c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008110:	2b00      	cmp	r3, #0
 8008112:	d008      	beq.n	8008126 <HAL_I2C_EV_IRQHandler+0x10a>
 8008114:	69fb      	ldr	r3, [r7, #28]
 8008116:	f003 0304 	and.w	r3, r3, #4
 800811a:	2b00      	cmp	r3, #0
 800811c:	d103      	bne.n	8008126 <HAL_I2C_EV_IRQHandler+0x10a>
        {
          I2C_MasterTransmit_TXE(hi2c);
 800811e:	6878      	ldr	r0, [r7, #4]
 8008120:	f000 f9d6 	bl	80084d0 <I2C_MasterTransmit_TXE>
 8008124:	e046      	b.n	80081b4 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008126:	69fb      	ldr	r3, [r7, #28]
 8008128:	f003 0304 	and.w	r3, r3, #4
 800812c:	2b00      	cmp	r3, #0
 800812e:	f000 80c2 	beq.w	80082b6 <HAL_I2C_EV_IRQHandler+0x29a>
 8008132:	697b      	ldr	r3, [r7, #20]
 8008134:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008138:	2b00      	cmp	r3, #0
 800813a:	f000 80bc 	beq.w	80082b6 <HAL_I2C_EV_IRQHandler+0x29a>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800813e:	7bbb      	ldrb	r3, [r7, #14]
 8008140:	2b21      	cmp	r3, #33	@ 0x21
 8008142:	d103      	bne.n	800814c <HAL_I2C_EV_IRQHandler+0x130>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8008144:	6878      	ldr	r0, [r7, #4]
 8008146:	f000 fa5f 	bl	8008608 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800814a:	e0b4      	b.n	80082b6 <HAL_I2C_EV_IRQHandler+0x29a>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800814c:	7bfb      	ldrb	r3, [r7, #15]
 800814e:	2b40      	cmp	r3, #64	@ 0x40
 8008150:	f040 80b1 	bne.w	80082b6 <HAL_I2C_EV_IRQHandler+0x29a>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8008154:	6878      	ldr	r0, [r7, #4]
 8008156:	f000 facd 	bl	80086f4 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800815a:	e0ac      	b.n	80082b6 <HAL_I2C_EV_IRQHandler+0x29a>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	685b      	ldr	r3, [r3, #4]
 8008162:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008166:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800816a:	f000 80a4 	beq.w	80082b6 <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800816e:	69fb      	ldr	r3, [r7, #28]
 8008170:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008174:	2b00      	cmp	r3, #0
 8008176:	d00d      	beq.n	8008194 <HAL_I2C_EV_IRQHandler+0x178>
 8008178:	697b      	ldr	r3, [r7, #20]
 800817a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800817e:	2b00      	cmp	r3, #0
 8008180:	d008      	beq.n	8008194 <HAL_I2C_EV_IRQHandler+0x178>
 8008182:	69fb      	ldr	r3, [r7, #28]
 8008184:	f003 0304 	and.w	r3, r3, #4
 8008188:	2b00      	cmp	r3, #0
 800818a:	d103      	bne.n	8008194 <HAL_I2C_EV_IRQHandler+0x178>
        {
          I2C_MasterReceive_RXNE(hi2c);
 800818c:	6878      	ldr	r0, [r7, #4]
 800818e:	f000 fb49 	bl	8008824 <I2C_MasterReceive_RXNE>
 8008192:	e00f      	b.n	80081b4 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008194:	69fb      	ldr	r3, [r7, #28]
 8008196:	f003 0304 	and.w	r3, r3, #4
 800819a:	2b00      	cmp	r3, #0
 800819c:	f000 808b 	beq.w	80082b6 <HAL_I2C_EV_IRQHandler+0x29a>
 80081a0:	697b      	ldr	r3, [r7, #20]
 80081a2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	f000 8085 	beq.w	80082b6 <HAL_I2C_EV_IRQHandler+0x29a>
        {
          I2C_MasterReceive_BTF(hi2c);
 80081ac:	6878      	ldr	r0, [r7, #4]
 80081ae:	f000 fc01 	bl	80089b4 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80081b2:	e080      	b.n	80082b6 <HAL_I2C_EV_IRQHandler+0x29a>
 80081b4:	e07f      	b.n	80082b6 <HAL_I2C_EV_IRQHandler+0x29a>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d004      	beq.n	80081c8 <HAL_I2C_EV_IRQHandler+0x1ac>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	695b      	ldr	r3, [r3, #20]
 80081c4:	61fb      	str	r3, [r7, #28]
 80081c6:	e007      	b.n	80081d8 <HAL_I2C_EV_IRQHandler+0x1bc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	699b      	ldr	r3, [r3, #24]
 80081ce:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	695b      	ldr	r3, [r3, #20]
 80081d6:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80081d8:	69fb      	ldr	r3, [r7, #28]
 80081da:	f003 0302 	and.w	r3, r3, #2
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d011      	beq.n	8008206 <HAL_I2C_EV_IRQHandler+0x1ea>
 80081e2:	697b      	ldr	r3, [r7, #20]
 80081e4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d00c      	beq.n	8008206 <HAL_I2C_EV_IRQHandler+0x1ea>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d003      	beq.n	80081fc <HAL_I2C_EV_IRQHandler+0x1e0>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	699b      	ldr	r3, [r3, #24]
 80081fa:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80081fc:	69b9      	ldr	r1, [r7, #24]
 80081fe:	6878      	ldr	r0, [r7, #4]
 8008200:	f000 ffc8 	bl	8009194 <I2C_Slave_ADDR>
 8008204:	e05a      	b.n	80082bc <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008206:	69fb      	ldr	r3, [r7, #28]
 8008208:	f003 0310 	and.w	r3, r3, #16
 800820c:	2b00      	cmp	r3, #0
 800820e:	d008      	beq.n	8008222 <HAL_I2C_EV_IRQHandler+0x206>
 8008210:	697b      	ldr	r3, [r7, #20]
 8008212:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008216:	2b00      	cmp	r3, #0
 8008218:	d003      	beq.n	8008222 <HAL_I2C_EV_IRQHandler+0x206>
    {
      I2C_Slave_STOPF(hi2c);
 800821a:	6878      	ldr	r0, [r7, #4]
 800821c:	f001 f802 	bl	8009224 <I2C_Slave_STOPF>
 8008220:	e04c      	b.n	80082bc <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8008222:	7bbb      	ldrb	r3, [r7, #14]
 8008224:	2b21      	cmp	r3, #33	@ 0x21
 8008226:	d002      	beq.n	800822e <HAL_I2C_EV_IRQHandler+0x212>
 8008228:	7bbb      	ldrb	r3, [r7, #14]
 800822a:	2b29      	cmp	r3, #41	@ 0x29
 800822c:	d120      	bne.n	8008270 <HAL_I2C_EV_IRQHandler+0x254>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800822e:	69fb      	ldr	r3, [r7, #28]
 8008230:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008234:	2b00      	cmp	r3, #0
 8008236:	d00d      	beq.n	8008254 <HAL_I2C_EV_IRQHandler+0x238>
 8008238:	697b      	ldr	r3, [r7, #20]
 800823a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800823e:	2b00      	cmp	r3, #0
 8008240:	d008      	beq.n	8008254 <HAL_I2C_EV_IRQHandler+0x238>
 8008242:	69fb      	ldr	r3, [r7, #28]
 8008244:	f003 0304 	and.w	r3, r3, #4
 8008248:	2b00      	cmp	r3, #0
 800824a:	d103      	bne.n	8008254 <HAL_I2C_EV_IRQHandler+0x238>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800824c:	6878      	ldr	r0, [r7, #4]
 800824e:	f000 fee3 	bl	8009018 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8008252:	e032      	b.n	80082ba <HAL_I2C_EV_IRQHandler+0x29e>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008254:	69fb      	ldr	r3, [r7, #28]
 8008256:	f003 0304 	and.w	r3, r3, #4
 800825a:	2b00      	cmp	r3, #0
 800825c:	d02d      	beq.n	80082ba <HAL_I2C_EV_IRQHandler+0x29e>
 800825e:	697b      	ldr	r3, [r7, #20]
 8008260:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008264:	2b00      	cmp	r3, #0
 8008266:	d028      	beq.n	80082ba <HAL_I2C_EV_IRQHandler+0x29e>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8008268:	6878      	ldr	r0, [r7, #4]
 800826a:	f000 ff12 	bl	8009092 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800826e:	e024      	b.n	80082ba <HAL_I2C_EV_IRQHandler+0x29e>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8008270:	69fb      	ldr	r3, [r7, #28]
 8008272:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008276:	2b00      	cmp	r3, #0
 8008278:	d00d      	beq.n	8008296 <HAL_I2C_EV_IRQHandler+0x27a>
 800827a:	697b      	ldr	r3, [r7, #20]
 800827c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008280:	2b00      	cmp	r3, #0
 8008282:	d008      	beq.n	8008296 <HAL_I2C_EV_IRQHandler+0x27a>
 8008284:	69fb      	ldr	r3, [r7, #28]
 8008286:	f003 0304 	and.w	r3, r3, #4
 800828a:	2b00      	cmp	r3, #0
 800828c:	d103      	bne.n	8008296 <HAL_I2C_EV_IRQHandler+0x27a>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800828e:	6878      	ldr	r0, [r7, #4]
 8008290:	f000 ff20 	bl	80090d4 <I2C_SlaveReceive_RXNE>
 8008294:	e012      	b.n	80082bc <HAL_I2C_EV_IRQHandler+0x2a0>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008296:	69fb      	ldr	r3, [r7, #28]
 8008298:	f003 0304 	and.w	r3, r3, #4
 800829c:	2b00      	cmp	r3, #0
 800829e:	d00d      	beq.n	80082bc <HAL_I2C_EV_IRQHandler+0x2a0>
 80082a0:	697b      	ldr	r3, [r7, #20]
 80082a2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d008      	beq.n	80082bc <HAL_I2C_EV_IRQHandler+0x2a0>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80082aa:	6878      	ldr	r0, [r7, #4]
 80082ac:	f000 ff50 	bl	8009150 <I2C_SlaveReceive_BTF>
 80082b0:	e004      	b.n	80082bc <HAL_I2C_EV_IRQHandler+0x2a0>
      return;
 80082b2:	bf00      	nop
 80082b4:	e002      	b.n	80082bc <HAL_I2C_EV_IRQHandler+0x2a0>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80082b6:	bf00      	nop
 80082b8:	e000      	b.n	80082bc <HAL_I2C_EV_IRQHandler+0x2a0>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80082ba:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80082bc:	3720      	adds	r7, #32
 80082be:	46bd      	mov	sp, r7
 80082c0:	bd80      	pop	{r7, pc}

080082c2 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80082c2:	b580      	push	{r7, lr}
 80082c4:	b08a      	sub	sp, #40	@ 0x28
 80082c6:	af00      	add	r7, sp, #0
 80082c8:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	695b      	ldr	r3, [r3, #20]
 80082d0:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	685b      	ldr	r3, [r3, #4]
 80082d8:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80082da:	2300      	movs	r3, #0
 80082dc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80082e4:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80082e6:	6a3b      	ldr	r3, [r7, #32]
 80082e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d00d      	beq.n	800830c <HAL_I2C_ER_IRQHandler+0x4a>
 80082f0:	69fb      	ldr	r3, [r7, #28]
 80082f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d008      	beq.n	800830c <HAL_I2C_ER_IRQHandler+0x4a>
  {
    error |= HAL_I2C_ERROR_BERR;
 80082fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082fc:	f043 0301 	orr.w	r3, r3, #1
 8008300:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800830a:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800830c:	6a3b      	ldr	r3, [r7, #32]
 800830e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008312:	2b00      	cmp	r3, #0
 8008314:	d00d      	beq.n	8008332 <HAL_I2C_ER_IRQHandler+0x70>
 8008316:	69fb      	ldr	r3, [r7, #28]
 8008318:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800831c:	2b00      	cmp	r3, #0
 800831e:	d008      	beq.n	8008332 <HAL_I2C_ER_IRQHandler+0x70>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8008320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008322:	f043 0302 	orr.w	r3, r3, #2
 8008326:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8008330:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8008332:	6a3b      	ldr	r3, [r7, #32]
 8008334:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008338:	2b00      	cmp	r3, #0
 800833a:	d03e      	beq.n	80083ba <HAL_I2C_ER_IRQHandler+0xf8>
 800833c:	69fb      	ldr	r3, [r7, #28]
 800833e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008342:	2b00      	cmp	r3, #0
 8008344:	d039      	beq.n	80083ba <HAL_I2C_ER_IRQHandler+0xf8>
  {
    tmp1 = CurrentMode;
 8008346:	7efb      	ldrb	r3, [r7, #27]
 8008348:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800834e:	b29b      	uxth	r3, r3
 8008350:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008358:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800835e:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8008360:	7ebb      	ldrb	r3, [r7, #26]
 8008362:	2b20      	cmp	r3, #32
 8008364:	d112      	bne.n	800838c <HAL_I2C_ER_IRQHandler+0xca>
 8008366:	697b      	ldr	r3, [r7, #20]
 8008368:	2b00      	cmp	r3, #0
 800836a:	d10f      	bne.n	800838c <HAL_I2C_ER_IRQHandler+0xca>
 800836c:	7cfb      	ldrb	r3, [r7, #19]
 800836e:	2b21      	cmp	r3, #33	@ 0x21
 8008370:	d008      	beq.n	8008384 <HAL_I2C_ER_IRQHandler+0xc2>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8008372:	7cfb      	ldrb	r3, [r7, #19]
 8008374:	2b29      	cmp	r3, #41	@ 0x29
 8008376:	d005      	beq.n	8008384 <HAL_I2C_ER_IRQHandler+0xc2>
 8008378:	7cfb      	ldrb	r3, [r7, #19]
 800837a:	2b28      	cmp	r3, #40	@ 0x28
 800837c:	d106      	bne.n	800838c <HAL_I2C_ER_IRQHandler+0xca>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	2b21      	cmp	r3, #33	@ 0x21
 8008382:	d103      	bne.n	800838c <HAL_I2C_ER_IRQHandler+0xca>
    {
      I2C_Slave_AF(hi2c);
 8008384:	6878      	ldr	r0, [r7, #4]
 8008386:	f001 f87d 	bl	8009484 <I2C_Slave_AF>
 800838a:	e016      	b.n	80083ba <HAL_I2C_ER_IRQHandler+0xf8>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8008394:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8008396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008398:	f043 0304 	orr.w	r3, r3, #4
 800839c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800839e:	7efb      	ldrb	r3, [r7, #27]
 80083a0:	2b10      	cmp	r3, #16
 80083a2:	d002      	beq.n	80083aa <HAL_I2C_ER_IRQHandler+0xe8>
 80083a4:	7efb      	ldrb	r3, [r7, #27]
 80083a6:	2b40      	cmp	r3, #64	@ 0x40
 80083a8:	d107      	bne.n	80083ba <HAL_I2C_ER_IRQHandler+0xf8>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	681a      	ldr	r2, [r3, #0]
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80083b8:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80083ba:	6a3b      	ldr	r3, [r7, #32]
 80083bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d00d      	beq.n	80083e0 <HAL_I2C_ER_IRQHandler+0x11e>
 80083c4:	69fb      	ldr	r3, [r7, #28]
 80083c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d008      	beq.n	80083e0 <HAL_I2C_ER_IRQHandler+0x11e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80083ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083d0:	f043 0308 	orr.w	r3, r3, #8
 80083d4:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 80083de:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80083e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d008      	beq.n	80083f8 <HAL_I2C_ER_IRQHandler+0x136>
  {
    hi2c->ErrorCode |= error;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80083ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083ec:	431a      	orrs	r2, r3
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 80083f2:	6878      	ldr	r0, [r7, #4]
 80083f4:	f001 f8ba 	bl	800956c <I2C_ITError>
  }
}
 80083f8:	bf00      	nop
 80083fa:	3728      	adds	r7, #40	@ 0x28
 80083fc:	46bd      	mov	sp, r7
 80083fe:	bd80      	pop	{r7, pc}

08008400 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008400:	b480      	push	{r7}
 8008402:	b083      	sub	sp, #12
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8008408:	bf00      	nop
 800840a:	370c      	adds	r7, #12
 800840c:	46bd      	mov	sp, r7
 800840e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008412:	4770      	bx	lr

08008414 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008414:	b480      	push	{r7}
 8008416:	b083      	sub	sp, #12
 8008418:	af00      	add	r7, sp, #0
 800841a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800841c:	bf00      	nop
 800841e:	370c      	adds	r7, #12
 8008420:	46bd      	mov	sp, r7
 8008422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008426:	4770      	bx	lr

08008428 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008428:	b480      	push	{r7}
 800842a:	b083      	sub	sp, #12
 800842c:	af00      	add	r7, sp, #0
 800842e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8008430:	bf00      	nop
 8008432:	370c      	adds	r7, #12
 8008434:	46bd      	mov	sp, r7
 8008436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843a:	4770      	bx	lr

0800843c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800843c:	b480      	push	{r7}
 800843e:	b083      	sub	sp, #12
 8008440:	af00      	add	r7, sp, #0
 8008442:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8008444:	bf00      	nop
 8008446:	370c      	adds	r7, #12
 8008448:	46bd      	mov	sp, r7
 800844a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844e:	4770      	bx	lr

08008450 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8008450:	b480      	push	{r7}
 8008452:	b083      	sub	sp, #12
 8008454:	af00      	add	r7, sp, #0
 8008456:	6078      	str	r0, [r7, #4]
 8008458:	460b      	mov	r3, r1
 800845a:	70fb      	strb	r3, [r7, #3]
 800845c:	4613      	mov	r3, r2
 800845e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8008460:	bf00      	nop
 8008462:	370c      	adds	r7, #12
 8008464:	46bd      	mov	sp, r7
 8008466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800846a:	4770      	bx	lr

0800846c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800846c:	b480      	push	{r7}
 800846e:	b083      	sub	sp, #12
 8008470:	af00      	add	r7, sp, #0
 8008472:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8008474:	bf00      	nop
 8008476:	370c      	adds	r7, #12
 8008478:	46bd      	mov	sp, r7
 800847a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800847e:	4770      	bx	lr

08008480 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008480:	b480      	push	{r7}
 8008482:	b083      	sub	sp, #12
 8008484:	af00      	add	r7, sp, #0
 8008486:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8008488:	bf00      	nop
 800848a:	370c      	adds	r7, #12
 800848c:	46bd      	mov	sp, r7
 800848e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008492:	4770      	bx	lr

08008494 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008494:	b480      	push	{r7}
 8008496:	b083      	sub	sp, #12
 8008498:	af00      	add	r7, sp, #0
 800849a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800849c:	bf00      	nop
 800849e:	370c      	adds	r7, #12
 80084a0:	46bd      	mov	sp, r7
 80084a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a6:	4770      	bx	lr

080084a8 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80084a8:	b480      	push	{r7}
 80084aa:	b083      	sub	sp, #12
 80084ac:	af00      	add	r7, sp, #0
 80084ae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80084b0:	bf00      	nop
 80084b2:	370c      	adds	r7, #12
 80084b4:	46bd      	mov	sp, r7
 80084b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ba:	4770      	bx	lr

080084bc <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80084bc:	b480      	push	{r7}
 80084be:	b083      	sub	sp, #12
 80084c0:	af00      	add	r7, sp, #0
 80084c2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80084c4:	bf00      	nop
 80084c6:	370c      	adds	r7, #12
 80084c8:	46bd      	mov	sp, r7
 80084ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ce:	4770      	bx	lr

080084d0 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80084d0:	b580      	push	{r7, lr}
 80084d2:	b084      	sub	sp, #16
 80084d4:	af00      	add	r7, sp, #0
 80084d6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80084de:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80084e6:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084ec:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d150      	bne.n	8008598 <I2C_MasterTransmit_TXE+0xc8>
 80084f6:	7bfb      	ldrb	r3, [r7, #15]
 80084f8:	2b21      	cmp	r3, #33	@ 0x21
 80084fa:	d14d      	bne.n	8008598 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80084fc:	68bb      	ldr	r3, [r7, #8]
 80084fe:	2b08      	cmp	r3, #8
 8008500:	d01d      	beq.n	800853e <I2C_MasterTransmit_TXE+0x6e>
 8008502:	68bb      	ldr	r3, [r7, #8]
 8008504:	2b20      	cmp	r3, #32
 8008506:	d01a      	beq.n	800853e <I2C_MasterTransmit_TXE+0x6e>
 8008508:	68bb      	ldr	r3, [r7, #8]
 800850a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800850e:	d016      	beq.n	800853e <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	685a      	ldr	r2, [r3, #4]
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800851e:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	2211      	movs	r2, #17
 8008524:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	2200      	movs	r2, #0
 800852a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	2220      	movs	r2, #32
 8008532:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8008536:	6878      	ldr	r0, [r7, #4]
 8008538:	f7ff ff62 	bl	8008400 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800853c:	e060      	b.n	8008600 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	685a      	ldr	r2, [r3, #4]
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800854c:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	681a      	ldr	r2, [r3, #0]
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800855c:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	2200      	movs	r2, #0
 8008562:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	2220      	movs	r2, #32
 8008568:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008572:	b2db      	uxtb	r3, r3
 8008574:	2b40      	cmp	r3, #64	@ 0x40
 8008576:	d107      	bne.n	8008588 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	2200      	movs	r2, #0
 800857c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8008580:	6878      	ldr	r0, [r7, #4]
 8008582:	f7ff ff7d 	bl	8008480 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8008586:	e03b      	b.n	8008600 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	2200      	movs	r2, #0
 800858c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8008590:	6878      	ldr	r0, [r7, #4]
 8008592:	f7ff ff35 	bl	8008400 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8008596:	e033      	b.n	8008600 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8008598:	7bfb      	ldrb	r3, [r7, #15]
 800859a:	2b21      	cmp	r3, #33	@ 0x21
 800859c:	d005      	beq.n	80085aa <I2C_MasterTransmit_TXE+0xda>
 800859e:	7bbb      	ldrb	r3, [r7, #14]
 80085a0:	2b40      	cmp	r3, #64	@ 0x40
 80085a2:	d12d      	bne.n	8008600 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80085a4:	7bfb      	ldrb	r3, [r7, #15]
 80085a6:	2b22      	cmp	r3, #34	@ 0x22
 80085a8:	d12a      	bne.n	8008600 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80085ae:	b29b      	uxth	r3, r3
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d108      	bne.n	80085c6 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	685a      	ldr	r2, [r3, #4]
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80085c2:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80085c4:	e01c      	b.n	8008600 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80085cc:	b2db      	uxtb	r3, r3
 80085ce:	2b40      	cmp	r3, #64	@ 0x40
 80085d0:	d103      	bne.n	80085da <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80085d2:	6878      	ldr	r0, [r7, #4]
 80085d4:	f000 f88e 	bl	80086f4 <I2C_MemoryTransmit_TXE_BTF>
}
 80085d8:	e012      	b.n	8008600 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085de:	781a      	ldrb	r2, [r3, #0]
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085ea:	1c5a      	adds	r2, r3, #1
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80085f4:	b29b      	uxth	r3, r3
 80085f6:	3b01      	subs	r3, #1
 80085f8:	b29a      	uxth	r2, r3
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80085fe:	e7ff      	b.n	8008600 <I2C_MasterTransmit_TXE+0x130>
 8008600:	bf00      	nop
 8008602:	3710      	adds	r7, #16
 8008604:	46bd      	mov	sp, r7
 8008606:	bd80      	pop	{r7, pc}

08008608 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8008608:	b580      	push	{r7, lr}
 800860a:	b084      	sub	sp, #16
 800860c:	af00      	add	r7, sp, #0
 800860e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008614:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800861c:	b2db      	uxtb	r3, r3
 800861e:	2b21      	cmp	r3, #33	@ 0x21
 8008620:	d164      	bne.n	80086ec <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008626:	b29b      	uxth	r3, r3
 8008628:	2b00      	cmp	r3, #0
 800862a:	d012      	beq.n	8008652 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008630:	781a      	ldrb	r2, [r3, #0]
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800863c:	1c5a      	adds	r2, r3, #1
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008646:	b29b      	uxth	r3, r3
 8008648:	3b01      	subs	r3, #1
 800864a:	b29a      	uxth	r2, r3
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8008650:	e04c      	b.n	80086ec <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	2b08      	cmp	r3, #8
 8008656:	d01d      	beq.n	8008694 <I2C_MasterTransmit_BTF+0x8c>
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	2b20      	cmp	r3, #32
 800865c:	d01a      	beq.n	8008694 <I2C_MasterTransmit_BTF+0x8c>
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008664:	d016      	beq.n	8008694 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	685a      	ldr	r2, [r3, #4]
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8008674:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	2211      	movs	r2, #17
 800867a:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	2200      	movs	r2, #0
 8008680:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	2220      	movs	r2, #32
 8008688:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800868c:	6878      	ldr	r0, [r7, #4]
 800868e:	f7ff feb7 	bl	8008400 <HAL_I2C_MasterTxCpltCallback>
}
 8008692:	e02b      	b.n	80086ec <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	685a      	ldr	r2, [r3, #4]
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80086a2:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	681a      	ldr	r2, [r3, #0]
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80086b2:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	2200      	movs	r2, #0
 80086b8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	2220      	movs	r2, #32
 80086be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80086c8:	b2db      	uxtb	r3, r3
 80086ca:	2b40      	cmp	r3, #64	@ 0x40
 80086cc:	d107      	bne.n	80086de <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	2200      	movs	r2, #0
 80086d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80086d6:	6878      	ldr	r0, [r7, #4]
 80086d8:	f7ff fed2 	bl	8008480 <HAL_I2C_MemTxCpltCallback>
}
 80086dc:	e006      	b.n	80086ec <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	2200      	movs	r2, #0
 80086e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80086e6:	6878      	ldr	r0, [r7, #4]
 80086e8:	f7ff fe8a 	bl	8008400 <HAL_I2C_MasterTxCpltCallback>
}
 80086ec:	bf00      	nop
 80086ee:	3710      	adds	r7, #16
 80086f0:	46bd      	mov	sp, r7
 80086f2:	bd80      	pop	{r7, pc}

080086f4 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80086f4:	b580      	push	{r7, lr}
 80086f6:	b084      	sub	sp, #16
 80086f8:	af00      	add	r7, sp, #0
 80086fa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008702:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008708:	2b00      	cmp	r3, #0
 800870a:	d11d      	bne.n	8008748 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008710:	2b01      	cmp	r3, #1
 8008712:	d10b      	bne.n	800872c <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008718:	b2da      	uxtb	r2, r3
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008724:	1c9a      	adds	r2, r3, #2
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 800872a:	e077      	b.n	800881c <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008730:	b29b      	uxth	r3, r3
 8008732:	121b      	asrs	r3, r3, #8
 8008734:	b2da      	uxtb	r2, r3
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008740:	1c5a      	adds	r2, r3, #1
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8008746:	e069      	b.n	800881c <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800874c:	2b01      	cmp	r3, #1
 800874e:	d10b      	bne.n	8008768 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008754:	b2da      	uxtb	r2, r3
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008760:	1c5a      	adds	r2, r3, #1
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8008766:	e059      	b.n	800881c <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800876c:	2b02      	cmp	r3, #2
 800876e:	d152      	bne.n	8008816 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8008770:	7bfb      	ldrb	r3, [r7, #15]
 8008772:	2b22      	cmp	r3, #34	@ 0x22
 8008774:	d10d      	bne.n	8008792 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	681a      	ldr	r2, [r3, #0]
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008784:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800878a:	1c5a      	adds	r2, r3, #1
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8008790:	e044      	b.n	800881c <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008796:	b29b      	uxth	r3, r3
 8008798:	2b00      	cmp	r3, #0
 800879a:	d015      	beq.n	80087c8 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 800879c:	7bfb      	ldrb	r3, [r7, #15]
 800879e:	2b21      	cmp	r3, #33	@ 0x21
 80087a0:	d112      	bne.n	80087c8 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087a6:	781a      	ldrb	r2, [r3, #0]
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087b2:	1c5a      	adds	r2, r3, #1
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80087bc:	b29b      	uxth	r3, r3
 80087be:	3b01      	subs	r3, #1
 80087c0:	b29a      	uxth	r2, r3
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80087c6:	e029      	b.n	800881c <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80087cc:	b29b      	uxth	r3, r3
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d124      	bne.n	800881c <I2C_MemoryTransmit_TXE_BTF+0x128>
 80087d2:	7bfb      	ldrb	r3, [r7, #15]
 80087d4:	2b21      	cmp	r3, #33	@ 0x21
 80087d6:	d121      	bne.n	800881c <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	685a      	ldr	r2, [r3, #4]
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80087e6:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	681a      	ldr	r2, [r3, #0]
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80087f6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	2200      	movs	r2, #0
 80087fc:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	2220      	movs	r2, #32
 8008802:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	2200      	movs	r2, #0
 800880a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800880e:	6878      	ldr	r0, [r7, #4]
 8008810:	f7ff fe36 	bl	8008480 <HAL_I2C_MemTxCpltCallback>
}
 8008814:	e002      	b.n	800881c <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8008816:	6878      	ldr	r0, [r7, #4]
 8008818:	f7fe ff8c 	bl	8007734 <I2C_Flush_DR>
}
 800881c:	bf00      	nop
 800881e:	3710      	adds	r7, #16
 8008820:	46bd      	mov	sp, r7
 8008822:	bd80      	pop	{r7, pc}

08008824 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8008824:	b580      	push	{r7, lr}
 8008826:	b084      	sub	sp, #16
 8008828:	af00      	add	r7, sp, #0
 800882a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008832:	b2db      	uxtb	r3, r3
 8008834:	2b22      	cmp	r3, #34	@ 0x22
 8008836:	f040 80b9 	bne.w	80089ac <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800883e:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008844:	b29b      	uxth	r3, r3
 8008846:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8008848:	68bb      	ldr	r3, [r7, #8]
 800884a:	2b03      	cmp	r3, #3
 800884c:	d921      	bls.n	8008892 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	691a      	ldr	r2, [r3, #16]
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008858:	b2d2      	uxtb	r2, r2
 800885a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008860:	1c5a      	adds	r2, r3, #1
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800886a:	b29b      	uxth	r3, r3
 800886c:	3b01      	subs	r3, #1
 800886e:	b29a      	uxth	r2, r3
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008878:	b29b      	uxth	r3, r3
 800887a:	2b03      	cmp	r3, #3
 800887c:	f040 8096 	bne.w	80089ac <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	685a      	ldr	r2, [r3, #4]
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800888e:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8008890:	e08c      	b.n	80089ac <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008896:	2b02      	cmp	r3, #2
 8008898:	d07f      	beq.n	800899a <I2C_MasterReceive_RXNE+0x176>
 800889a:	68bb      	ldr	r3, [r7, #8]
 800889c:	2b01      	cmp	r3, #1
 800889e:	d002      	beq.n	80088a6 <I2C_MasterReceive_RXNE+0x82>
 80088a0:	68bb      	ldr	r3, [r7, #8]
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d179      	bne.n	800899a <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80088a6:	6878      	ldr	r0, [r7, #4]
 80088a8:	f001 fb34 	bl	8009f14 <I2C_WaitOnSTOPRequestThroughIT>
 80088ac:	4603      	mov	r3, r0
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d14c      	bne.n	800894c <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	681a      	ldr	r2, [r3, #0]
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80088c0:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	685a      	ldr	r2, [r3, #4]
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80088d0:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	691a      	ldr	r2, [r3, #16]
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088dc:	b2d2      	uxtb	r2, r2
 80088de:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088e4:	1c5a      	adds	r2, r3, #1
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80088ee:	b29b      	uxth	r3, r3
 80088f0:	3b01      	subs	r3, #1
 80088f2:	b29a      	uxth	r2, r3
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	2220      	movs	r2, #32
 80088fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008906:	b2db      	uxtb	r3, r3
 8008908:	2b40      	cmp	r3, #64	@ 0x40
 800890a:	d10a      	bne.n	8008922 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	2200      	movs	r2, #0
 8008910:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	2200      	movs	r2, #0
 8008918:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800891a:	6878      	ldr	r0, [r7, #4]
 800891c:	f7ff fdba 	bl	8008494 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8008920:	e044      	b.n	80089ac <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	2200      	movs	r2, #0
 8008926:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	2b08      	cmp	r3, #8
 800892e:	d002      	beq.n	8008936 <I2C_MasterReceive_RXNE+0x112>
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	2b20      	cmp	r3, #32
 8008934:	d103      	bne.n	800893e <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	2200      	movs	r2, #0
 800893a:	631a      	str	r2, [r3, #48]	@ 0x30
 800893c:	e002      	b.n	8008944 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	2212      	movs	r2, #18
 8008942:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8008944:	6878      	ldr	r0, [r7, #4]
 8008946:	f7ff fd65 	bl	8008414 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800894a:	e02f      	b.n	80089ac <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	685a      	ldr	r2, [r3, #4]
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800895a:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	691a      	ldr	r2, [r3, #16]
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008966:	b2d2      	uxtb	r2, r2
 8008968:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800896e:	1c5a      	adds	r2, r3, #1
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008978:	b29b      	uxth	r3, r3
 800897a:	3b01      	subs	r3, #1
 800897c:	b29a      	uxth	r2, r3
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	2220      	movs	r2, #32
 8008986:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	2200      	movs	r2, #0
 800898e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8008992:	6878      	ldr	r0, [r7, #4]
 8008994:	f7ff fd88 	bl	80084a8 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8008998:	e008      	b.n	80089ac <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	685a      	ldr	r2, [r3, #4]
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80089a8:	605a      	str	r2, [r3, #4]
}
 80089aa:	e7ff      	b.n	80089ac <I2C_MasterReceive_RXNE+0x188>
 80089ac:	bf00      	nop
 80089ae:	3710      	adds	r7, #16
 80089b0:	46bd      	mov	sp, r7
 80089b2:	bd80      	pop	{r7, pc}

080089b4 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80089b4:	b580      	push	{r7, lr}
 80089b6:	b084      	sub	sp, #16
 80089b8:	af00      	add	r7, sp, #0
 80089ba:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089c0:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80089c6:	b29b      	uxth	r3, r3
 80089c8:	2b04      	cmp	r3, #4
 80089ca:	d11b      	bne.n	8008a04 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	685a      	ldr	r2, [r3, #4]
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80089da:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	691a      	ldr	r2, [r3, #16]
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089e6:	b2d2      	uxtb	r2, r2
 80089e8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089ee:	1c5a      	adds	r2, r3, #1
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80089f8:	b29b      	uxth	r3, r3
 80089fa:	3b01      	subs	r3, #1
 80089fc:	b29a      	uxth	r2, r3
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8008a02:	e0c4      	b.n	8008b8e <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008a08:	b29b      	uxth	r3, r3
 8008a0a:	2b03      	cmp	r3, #3
 8008a0c:	d129      	bne.n	8008a62 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	685a      	ldr	r2, [r3, #4]
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008a1c:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	2b04      	cmp	r3, #4
 8008a22:	d00a      	beq.n	8008a3a <I2C_MasterReceive_BTF+0x86>
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	2b02      	cmp	r3, #2
 8008a28:	d007      	beq.n	8008a3a <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	681a      	ldr	r2, [r3, #0]
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008a38:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	691a      	ldr	r2, [r3, #16]
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a44:	b2d2      	uxtb	r2, r2
 8008a46:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a4c:	1c5a      	adds	r2, r3, #1
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008a56:	b29b      	uxth	r3, r3
 8008a58:	3b01      	subs	r3, #1
 8008a5a:	b29a      	uxth	r2, r3
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8008a60:	e095      	b.n	8008b8e <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008a66:	b29b      	uxth	r3, r3
 8008a68:	2b02      	cmp	r3, #2
 8008a6a:	d17d      	bne.n	8008b68 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	2b01      	cmp	r3, #1
 8008a70:	d002      	beq.n	8008a78 <I2C_MasterReceive_BTF+0xc4>
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	2b10      	cmp	r3, #16
 8008a76:	d108      	bne.n	8008a8a <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	681a      	ldr	r2, [r3, #0]
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008a86:	601a      	str	r2, [r3, #0]
 8008a88:	e016      	b.n	8008ab8 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	2b04      	cmp	r3, #4
 8008a8e:	d002      	beq.n	8008a96 <I2C_MasterReceive_BTF+0xe2>
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	2b02      	cmp	r3, #2
 8008a94:	d108      	bne.n	8008aa8 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	681a      	ldr	r2, [r3, #0]
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008aa4:	601a      	str	r2, [r3, #0]
 8008aa6:	e007      	b.n	8008ab8 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	681a      	ldr	r2, [r3, #0]
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008ab6:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	691a      	ldr	r2, [r3, #16]
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ac2:	b2d2      	uxtb	r2, r2
 8008ac4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008aca:	1c5a      	adds	r2, r3, #1
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ad4:	b29b      	uxth	r3, r3
 8008ad6:	3b01      	subs	r3, #1
 8008ad8:	b29a      	uxth	r2, r3
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	691a      	ldr	r2, [r3, #16]
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ae8:	b2d2      	uxtb	r2, r2
 8008aea:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008af0:	1c5a      	adds	r2, r3, #1
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008afa:	b29b      	uxth	r3, r3
 8008afc:	3b01      	subs	r3, #1
 8008afe:	b29a      	uxth	r2, r3
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	685a      	ldr	r2, [r3, #4]
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8008b12:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	2220      	movs	r2, #32
 8008b18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008b22:	b2db      	uxtb	r3, r3
 8008b24:	2b40      	cmp	r3, #64	@ 0x40
 8008b26:	d10a      	bne.n	8008b3e <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	2200      	movs	r2, #0
 8008b2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	2200      	movs	r2, #0
 8008b34:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8008b36:	6878      	ldr	r0, [r7, #4]
 8008b38:	f7ff fcac 	bl	8008494 <HAL_I2C_MemRxCpltCallback>
}
 8008b3c:	e027      	b.n	8008b8e <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	2200      	movs	r2, #0
 8008b42:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	2b08      	cmp	r3, #8
 8008b4a:	d002      	beq.n	8008b52 <I2C_MasterReceive_BTF+0x19e>
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	2b20      	cmp	r3, #32
 8008b50:	d103      	bne.n	8008b5a <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	2200      	movs	r2, #0
 8008b56:	631a      	str	r2, [r3, #48]	@ 0x30
 8008b58:	e002      	b.n	8008b60 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	2212      	movs	r2, #18
 8008b5e:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8008b60:	6878      	ldr	r0, [r7, #4]
 8008b62:	f7ff fc57 	bl	8008414 <HAL_I2C_MasterRxCpltCallback>
}
 8008b66:	e012      	b.n	8008b8e <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	691a      	ldr	r2, [r3, #16]
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b72:	b2d2      	uxtb	r2, r2
 8008b74:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b7a:	1c5a      	adds	r2, r3, #1
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008b84:	b29b      	uxth	r3, r3
 8008b86:	3b01      	subs	r3, #1
 8008b88:	b29a      	uxth	r2, r3
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8008b8e:	bf00      	nop
 8008b90:	3710      	adds	r7, #16
 8008b92:	46bd      	mov	sp, r7
 8008b94:	bd80      	pop	{r7, pc}

08008b96 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8008b96:	b480      	push	{r7}
 8008b98:	b083      	sub	sp, #12
 8008b9a:	af00      	add	r7, sp, #0
 8008b9c:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008ba4:	b2db      	uxtb	r3, r3
 8008ba6:	2b40      	cmp	r3, #64	@ 0x40
 8008ba8:	d117      	bne.n	8008bda <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d109      	bne.n	8008bc6 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008bb6:	b2db      	uxtb	r3, r3
 8008bb8:	461a      	mov	r2, r3
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8008bc2:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8008bc4:	e067      	b.n	8008c96 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008bca:	b2db      	uxtb	r3, r3
 8008bcc:	f043 0301 	orr.w	r3, r3, #1
 8008bd0:	b2da      	uxtb	r2, r3
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	611a      	str	r2, [r3, #16]
}
 8008bd8:	e05d      	b.n	8008c96 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	691b      	ldr	r3, [r3, #16]
 8008bde:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008be2:	d133      	bne.n	8008c4c <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008bea:	b2db      	uxtb	r3, r3
 8008bec:	2b21      	cmp	r3, #33	@ 0x21
 8008bee:	d109      	bne.n	8008c04 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008bf4:	b2db      	uxtb	r3, r3
 8008bf6:	461a      	mov	r2, r3
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8008c00:	611a      	str	r2, [r3, #16]
 8008c02:	e008      	b.n	8008c16 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c08:	b2db      	uxtb	r3, r3
 8008c0a:	f043 0301 	orr.w	r3, r3, #1
 8008c0e:	b2da      	uxtb	r2, r3
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d004      	beq.n	8008c28 <I2C_Master_SB+0x92>
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008c22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d108      	bne.n	8008c3a <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d032      	beq.n	8008c96 <I2C_Master_SB+0x100>
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d02d      	beq.n	8008c96 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	685a      	ldr	r2, [r3, #4]
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008c48:	605a      	str	r2, [r3, #4]
}
 8008c4a:	e024      	b.n	8008c96 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d10e      	bne.n	8008c72 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c58:	b29b      	uxth	r3, r3
 8008c5a:	11db      	asrs	r3, r3, #7
 8008c5c:	b2db      	uxtb	r3, r3
 8008c5e:	f003 0306 	and.w	r3, r3, #6
 8008c62:	b2db      	uxtb	r3, r3
 8008c64:	f063 030f 	orn	r3, r3, #15
 8008c68:	b2da      	uxtb	r2, r3
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	611a      	str	r2, [r3, #16]
}
 8008c70:	e011      	b.n	8008c96 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008c76:	2b01      	cmp	r3, #1
 8008c78:	d10d      	bne.n	8008c96 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c7e:	b29b      	uxth	r3, r3
 8008c80:	11db      	asrs	r3, r3, #7
 8008c82:	b2db      	uxtb	r3, r3
 8008c84:	f003 0306 	and.w	r3, r3, #6
 8008c88:	b2db      	uxtb	r3, r3
 8008c8a:	f063 030e 	orn	r3, r3, #14
 8008c8e:	b2da      	uxtb	r2, r3
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	611a      	str	r2, [r3, #16]
}
 8008c96:	bf00      	nop
 8008c98:	370c      	adds	r7, #12
 8008c9a:	46bd      	mov	sp, r7
 8008c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca0:	4770      	bx	lr

08008ca2 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8008ca2:	b480      	push	{r7}
 8008ca4:	b083      	sub	sp, #12
 8008ca6:	af00      	add	r7, sp, #0
 8008ca8:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008cae:	b2da      	uxtb	r2, r3
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d004      	beq.n	8008cc8 <I2C_Master_ADD10+0x26>
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008cc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d108      	bne.n	8008cda <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d00c      	beq.n	8008cea <I2C_Master_ADD10+0x48>
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d007      	beq.n	8008cea <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	685a      	ldr	r2, [r3, #4]
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008ce8:	605a      	str	r2, [r3, #4]
  }
}
 8008cea:	bf00      	nop
 8008cec:	370c      	adds	r7, #12
 8008cee:	46bd      	mov	sp, r7
 8008cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf4:	4770      	bx	lr

08008cf6 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8008cf6:	b480      	push	{r7}
 8008cf8:	b091      	sub	sp, #68	@ 0x44
 8008cfa:	af00      	add	r7, sp, #0
 8008cfc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008d04:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d0c:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d12:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008d1a:	b2db      	uxtb	r3, r3
 8008d1c:	2b22      	cmp	r3, #34	@ 0x22
 8008d1e:	f040 8169 	bne.w	8008ff4 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d10f      	bne.n	8008d4a <I2C_Master_ADDR+0x54>
 8008d2a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008d2e:	2b40      	cmp	r3, #64	@ 0x40
 8008d30:	d10b      	bne.n	8008d4a <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008d32:	2300      	movs	r3, #0
 8008d34:	633b      	str	r3, [r7, #48]	@ 0x30
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	695b      	ldr	r3, [r3, #20]
 8008d3c:	633b      	str	r3, [r7, #48]	@ 0x30
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	699b      	ldr	r3, [r3, #24]
 8008d44:	633b      	str	r3, [r7, #48]	@ 0x30
 8008d46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d48:	e160      	b.n	800900c <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d11d      	bne.n	8008d8e <I2C_Master_ADDR+0x98>
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	691b      	ldr	r3, [r3, #16]
 8008d56:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8008d5a:	d118      	bne.n	8008d8e <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008d5c:	2300      	movs	r3, #0
 8008d5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	695b      	ldr	r3, [r3, #20]
 8008d66:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	699b      	ldr	r3, [r3, #24]
 8008d6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008d70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	681a      	ldr	r2, [r3, #0]
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008d80:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008d86:	1c5a      	adds	r2, r3, #1
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	651a      	str	r2, [r3, #80]	@ 0x50
 8008d8c:	e13e      	b.n	800900c <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d92:	b29b      	uxth	r3, r3
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d113      	bne.n	8008dc0 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008d98:	2300      	movs	r3, #0
 8008d9a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	695b      	ldr	r3, [r3, #20]
 8008da2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	699b      	ldr	r3, [r3, #24]
 8008daa:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008dac:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	681a      	ldr	r2, [r3, #0]
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008dbc:	601a      	str	r2, [r3, #0]
 8008dbe:	e115      	b.n	8008fec <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008dc4:	b29b      	uxth	r3, r3
 8008dc6:	2b01      	cmp	r3, #1
 8008dc8:	f040 808a 	bne.w	8008ee0 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8008dcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dce:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008dd2:	d137      	bne.n	8008e44 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	681a      	ldr	r2, [r3, #0]
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008de2:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	685b      	ldr	r3, [r3, #4]
 8008dea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008dee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008df2:	d113      	bne.n	8008e1c <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	681a      	ldr	r2, [r3, #0]
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008e02:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008e04:	2300      	movs	r3, #0
 8008e06:	627b      	str	r3, [r7, #36]	@ 0x24
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	695b      	ldr	r3, [r3, #20]
 8008e0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	699b      	ldr	r3, [r3, #24]
 8008e16:	627b      	str	r3, [r7, #36]	@ 0x24
 8008e18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e1a:	e0e7      	b.n	8008fec <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008e1c:	2300      	movs	r3, #0
 8008e1e:	623b      	str	r3, [r7, #32]
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	695b      	ldr	r3, [r3, #20]
 8008e26:	623b      	str	r3, [r7, #32]
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	699b      	ldr	r3, [r3, #24]
 8008e2e:	623b      	str	r3, [r7, #32]
 8008e30:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	681a      	ldr	r2, [r3, #0]
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008e40:	601a      	str	r2, [r3, #0]
 8008e42:	e0d3      	b.n	8008fec <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8008e44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e46:	2b08      	cmp	r3, #8
 8008e48:	d02e      	beq.n	8008ea8 <I2C_Master_ADDR+0x1b2>
 8008e4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e4c:	2b20      	cmp	r3, #32
 8008e4e:	d02b      	beq.n	8008ea8 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8008e50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e52:	2b12      	cmp	r3, #18
 8008e54:	d102      	bne.n	8008e5c <I2C_Master_ADDR+0x166>
 8008e56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e58:	2b01      	cmp	r3, #1
 8008e5a:	d125      	bne.n	8008ea8 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8008e5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e5e:	2b04      	cmp	r3, #4
 8008e60:	d00e      	beq.n	8008e80 <I2C_Master_ADDR+0x18a>
 8008e62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e64:	2b02      	cmp	r3, #2
 8008e66:	d00b      	beq.n	8008e80 <I2C_Master_ADDR+0x18a>
 8008e68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e6a:	2b10      	cmp	r3, #16
 8008e6c:	d008      	beq.n	8008e80 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	681a      	ldr	r2, [r3, #0]
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008e7c:	601a      	str	r2, [r3, #0]
 8008e7e:	e007      	b.n	8008e90 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	681a      	ldr	r2, [r3, #0]
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008e8e:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008e90:	2300      	movs	r3, #0
 8008e92:	61fb      	str	r3, [r7, #28]
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	695b      	ldr	r3, [r3, #20]
 8008e9a:	61fb      	str	r3, [r7, #28]
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	699b      	ldr	r3, [r3, #24]
 8008ea2:	61fb      	str	r3, [r7, #28]
 8008ea4:	69fb      	ldr	r3, [r7, #28]
 8008ea6:	e0a1      	b.n	8008fec <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	681a      	ldr	r2, [r3, #0]
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008eb6:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008eb8:	2300      	movs	r3, #0
 8008eba:	61bb      	str	r3, [r7, #24]
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	695b      	ldr	r3, [r3, #20]
 8008ec2:	61bb      	str	r3, [r7, #24]
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	699b      	ldr	r3, [r3, #24]
 8008eca:	61bb      	str	r3, [r7, #24]
 8008ecc:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	681a      	ldr	r2, [r3, #0]
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008edc:	601a      	str	r2, [r3, #0]
 8008ede:	e085      	b.n	8008fec <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ee4:	b29b      	uxth	r3, r3
 8008ee6:	2b02      	cmp	r3, #2
 8008ee8:	d14d      	bne.n	8008f86 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8008eea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008eec:	2b04      	cmp	r3, #4
 8008eee:	d016      	beq.n	8008f1e <I2C_Master_ADDR+0x228>
 8008ef0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ef2:	2b02      	cmp	r3, #2
 8008ef4:	d013      	beq.n	8008f1e <I2C_Master_ADDR+0x228>
 8008ef6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ef8:	2b10      	cmp	r3, #16
 8008efa:	d010      	beq.n	8008f1e <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	681a      	ldr	r2, [r3, #0]
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008f0a:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	681a      	ldr	r2, [r3, #0]
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008f1a:	601a      	str	r2, [r3, #0]
 8008f1c:	e007      	b.n	8008f2e <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	681a      	ldr	r2, [r3, #0]
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008f2c:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	685b      	ldr	r3, [r3, #4]
 8008f34:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008f38:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008f3c:	d117      	bne.n	8008f6e <I2C_Master_ADDR+0x278>
 8008f3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f40:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008f44:	d00b      	beq.n	8008f5e <I2C_Master_ADDR+0x268>
 8008f46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f48:	2b01      	cmp	r3, #1
 8008f4a:	d008      	beq.n	8008f5e <I2C_Master_ADDR+0x268>
 8008f4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f4e:	2b08      	cmp	r3, #8
 8008f50:	d005      	beq.n	8008f5e <I2C_Master_ADDR+0x268>
 8008f52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f54:	2b10      	cmp	r3, #16
 8008f56:	d002      	beq.n	8008f5e <I2C_Master_ADDR+0x268>
 8008f58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f5a:	2b20      	cmp	r3, #32
 8008f5c:	d107      	bne.n	8008f6e <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	685a      	ldr	r2, [r3, #4]
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008f6c:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008f6e:	2300      	movs	r3, #0
 8008f70:	617b      	str	r3, [r7, #20]
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	695b      	ldr	r3, [r3, #20]
 8008f78:	617b      	str	r3, [r7, #20]
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	699b      	ldr	r3, [r3, #24]
 8008f80:	617b      	str	r3, [r7, #20]
 8008f82:	697b      	ldr	r3, [r7, #20]
 8008f84:	e032      	b.n	8008fec <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	681a      	ldr	r2, [r3, #0]
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008f94:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	685b      	ldr	r3, [r3, #4]
 8008f9c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008fa0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008fa4:	d117      	bne.n	8008fd6 <I2C_Master_ADDR+0x2e0>
 8008fa6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fa8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008fac:	d00b      	beq.n	8008fc6 <I2C_Master_ADDR+0x2d0>
 8008fae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fb0:	2b01      	cmp	r3, #1
 8008fb2:	d008      	beq.n	8008fc6 <I2C_Master_ADDR+0x2d0>
 8008fb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fb6:	2b08      	cmp	r3, #8
 8008fb8:	d005      	beq.n	8008fc6 <I2C_Master_ADDR+0x2d0>
 8008fba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fbc:	2b10      	cmp	r3, #16
 8008fbe:	d002      	beq.n	8008fc6 <I2C_Master_ADDR+0x2d0>
 8008fc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fc2:	2b20      	cmp	r3, #32
 8008fc4:	d107      	bne.n	8008fd6 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	685a      	ldr	r2, [r3, #4]
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008fd4:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008fd6:	2300      	movs	r3, #0
 8008fd8:	613b      	str	r3, [r7, #16]
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	695b      	ldr	r3, [r3, #20]
 8008fe0:	613b      	str	r3, [r7, #16]
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	699b      	ldr	r3, [r3, #24]
 8008fe8:	613b      	str	r3, [r7, #16]
 8008fea:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	2200      	movs	r2, #0
 8008ff0:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8008ff2:	e00b      	b.n	800900c <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008ff4:	2300      	movs	r3, #0
 8008ff6:	60fb      	str	r3, [r7, #12]
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	695b      	ldr	r3, [r3, #20]
 8008ffe:	60fb      	str	r3, [r7, #12]
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	699b      	ldr	r3, [r3, #24]
 8009006:	60fb      	str	r3, [r7, #12]
 8009008:	68fb      	ldr	r3, [r7, #12]
}
 800900a:	e7ff      	b.n	800900c <I2C_Master_ADDR+0x316>
 800900c:	bf00      	nop
 800900e:	3744      	adds	r7, #68	@ 0x44
 8009010:	46bd      	mov	sp, r7
 8009012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009016:	4770      	bx	lr

08009018 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8009018:	b580      	push	{r7, lr}
 800901a:	b084      	sub	sp, #16
 800901c:	af00      	add	r7, sp, #0
 800901e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009026:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800902c:	b29b      	uxth	r3, r3
 800902e:	2b00      	cmp	r3, #0
 8009030:	d02b      	beq.n	800908a <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009036:	781a      	ldrb	r2, [r3, #0]
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009042:	1c5a      	adds	r2, r3, #1
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800904c:	b29b      	uxth	r3, r3
 800904e:	3b01      	subs	r3, #1
 8009050:	b29a      	uxth	r2, r3
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800905a:	b29b      	uxth	r3, r3
 800905c:	2b00      	cmp	r3, #0
 800905e:	d114      	bne.n	800908a <I2C_SlaveTransmit_TXE+0x72>
 8009060:	7bfb      	ldrb	r3, [r7, #15]
 8009062:	2b29      	cmp	r3, #41	@ 0x29
 8009064:	d111      	bne.n	800908a <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	685a      	ldr	r2, [r3, #4]
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009074:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	2221      	movs	r2, #33	@ 0x21
 800907a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	2228      	movs	r2, #40	@ 0x28
 8009080:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8009084:	6878      	ldr	r0, [r7, #4]
 8009086:	f7ff f9cf 	bl	8008428 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800908a:	bf00      	nop
 800908c:	3710      	adds	r7, #16
 800908e:	46bd      	mov	sp, r7
 8009090:	bd80      	pop	{r7, pc}

08009092 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8009092:	b480      	push	{r7}
 8009094:	b083      	sub	sp, #12
 8009096:	af00      	add	r7, sp, #0
 8009098:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800909e:	b29b      	uxth	r3, r3
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d011      	beq.n	80090c8 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090a8:	781a      	ldrb	r2, [r3, #0]
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090b4:	1c5a      	adds	r2, r3, #1
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80090be:	b29b      	uxth	r3, r3
 80090c0:	3b01      	subs	r3, #1
 80090c2:	b29a      	uxth	r2, r3
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80090c8:	bf00      	nop
 80090ca:	370c      	adds	r7, #12
 80090cc:	46bd      	mov	sp, r7
 80090ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d2:	4770      	bx	lr

080090d4 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80090d4:	b580      	push	{r7, lr}
 80090d6:	b084      	sub	sp, #16
 80090d8:	af00      	add	r7, sp, #0
 80090da:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80090e2:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80090e8:	b29b      	uxth	r3, r3
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d02c      	beq.n	8009148 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	691a      	ldr	r2, [r3, #16]
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090f8:	b2d2      	uxtb	r2, r2
 80090fa:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009100:	1c5a      	adds	r2, r3, #1
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800910a:	b29b      	uxth	r3, r3
 800910c:	3b01      	subs	r3, #1
 800910e:	b29a      	uxth	r2, r3
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009118:	b29b      	uxth	r3, r3
 800911a:	2b00      	cmp	r3, #0
 800911c:	d114      	bne.n	8009148 <I2C_SlaveReceive_RXNE+0x74>
 800911e:	7bfb      	ldrb	r3, [r7, #15]
 8009120:	2b2a      	cmp	r3, #42	@ 0x2a
 8009122:	d111      	bne.n	8009148 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	685a      	ldr	r2, [r3, #4]
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009132:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	2222      	movs	r2, #34	@ 0x22
 8009138:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	2228      	movs	r2, #40	@ 0x28
 800913e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8009142:	6878      	ldr	r0, [r7, #4]
 8009144:	f7ff f97a 	bl	800843c <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8009148:	bf00      	nop
 800914a:	3710      	adds	r7, #16
 800914c:	46bd      	mov	sp, r7
 800914e:	bd80      	pop	{r7, pc}

08009150 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8009150:	b480      	push	{r7}
 8009152:	b083      	sub	sp, #12
 8009154:	af00      	add	r7, sp, #0
 8009156:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800915c:	b29b      	uxth	r3, r3
 800915e:	2b00      	cmp	r3, #0
 8009160:	d012      	beq.n	8009188 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	691a      	ldr	r2, [r3, #16]
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800916c:	b2d2      	uxtb	r2, r2
 800916e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009174:	1c5a      	adds	r2, r3, #1
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800917e:	b29b      	uxth	r3, r3
 8009180:	3b01      	subs	r3, #1
 8009182:	b29a      	uxth	r2, r3
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8009188:	bf00      	nop
 800918a:	370c      	adds	r7, #12
 800918c:	46bd      	mov	sp, r7
 800918e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009192:	4770      	bx	lr

08009194 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8009194:	b580      	push	{r7, lr}
 8009196:	b084      	sub	sp, #16
 8009198:	af00      	add	r7, sp, #0
 800919a:	6078      	str	r0, [r7, #4]
 800919c:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800919e:	2300      	movs	r3, #0
 80091a0:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80091a8:	b2db      	uxtb	r3, r3
 80091aa:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80091ae:	2b28      	cmp	r3, #40	@ 0x28
 80091b0:	d125      	bne.n	80091fe <I2C_Slave_ADDR+0x6a>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	685a      	ldr	r2, [r3, #4]
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80091c0:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80091c2:	683b      	ldr	r3, [r7, #0]
 80091c4:	f003 0304 	and.w	r3, r3, #4
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d101      	bne.n	80091d0 <I2C_Slave_ADDR+0x3c>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80091cc:	2301      	movs	r3, #1
 80091ce:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80091d0:	683b      	ldr	r3, [r7, #0]
 80091d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d103      	bne.n	80091e2 <I2C_Slave_ADDR+0x4e>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	68db      	ldr	r3, [r3, #12]
 80091de:	81bb      	strh	r3, [r7, #12]
 80091e0:	e002      	b.n	80091e8 <I2C_Slave_ADDR+0x54>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	699b      	ldr	r3, [r3, #24]
 80091e6:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	2200      	movs	r2, #0
 80091ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80091f0:	89ba      	ldrh	r2, [r7, #12]
 80091f2:	7bfb      	ldrb	r3, [r7, #15]
 80091f4:	4619      	mov	r1, r3
 80091f6:	6878      	ldr	r0, [r7, #4]
 80091f8:	f7ff f92a 	bl	8008450 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80091fc:	e00e      	b.n	800921c <I2C_Slave_ADDR+0x88>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80091fe:	2300      	movs	r3, #0
 8009200:	60bb      	str	r3, [r7, #8]
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	695b      	ldr	r3, [r3, #20]
 8009208:	60bb      	str	r3, [r7, #8]
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	699b      	ldr	r3, [r3, #24]
 8009210:	60bb      	str	r3, [r7, #8]
 8009212:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	2200      	movs	r2, #0
 8009218:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 800921c:	bf00      	nop
 800921e:	3710      	adds	r7, #16
 8009220:	46bd      	mov	sp, r7
 8009222:	bd80      	pop	{r7, pc}

08009224 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8009224:	b580      	push	{r7, lr}
 8009226:	b084      	sub	sp, #16
 8009228:	af00      	add	r7, sp, #0
 800922a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009232:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	685a      	ldr	r2, [r3, #4]
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8009242:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8009244:	2300      	movs	r3, #0
 8009246:	60bb      	str	r3, [r7, #8]
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	695b      	ldr	r3, [r3, #20]
 800924e:	60bb      	str	r3, [r7, #8]
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	681a      	ldr	r2, [r3, #0]
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	f042 0201 	orr.w	r2, r2, #1
 800925e:	601a      	str	r2, [r3, #0]
 8009260:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	681a      	ldr	r2, [r3, #0]
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009270:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	685b      	ldr	r3, [r3, #4]
 8009278:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800927c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009280:	d172      	bne.n	8009368 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8009282:	7bfb      	ldrb	r3, [r7, #15]
 8009284:	2b22      	cmp	r3, #34	@ 0x22
 8009286:	d002      	beq.n	800928e <I2C_Slave_STOPF+0x6a>
 8009288:	7bfb      	ldrb	r3, [r7, #15]
 800928a:	2b2a      	cmp	r3, #42	@ 0x2a
 800928c:	d135      	bne.n	80092fa <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	685b      	ldr	r3, [r3, #4]
 8009296:	b29a      	uxth	r2, r3
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80092a0:	b29b      	uxth	r3, r3
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d005      	beq.n	80092b2 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092aa:	f043 0204 	orr.w	r2, r3, #4
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	685a      	ldr	r2, [r3, #4]
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80092c0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092c6:	4618      	mov	r0, r3
 80092c8:	f7fd ff1f 	bl	800710a <HAL_DMA_GetState>
 80092cc:	4603      	mov	r3, r0
 80092ce:	2b01      	cmp	r3, #1
 80092d0:	d049      	beq.n	8009366 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092d6:	4a69      	ldr	r2, [pc, #420]	@ (800947c <I2C_Slave_STOPF+0x258>)
 80092d8:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092de:	4618      	mov	r0, r3
 80092e0:	f7fd fef1 	bl	80070c6 <HAL_DMA_Abort_IT>
 80092e4:	4603      	mov	r3, r0
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d03d      	beq.n	8009366 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80092f0:	687a      	ldr	r2, [r7, #4]
 80092f2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80092f4:	4610      	mov	r0, r2
 80092f6:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80092f8:	e035      	b.n	8009366 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	685b      	ldr	r3, [r3, #4]
 8009302:	b29a      	uxth	r2, r3
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800930c:	b29b      	uxth	r3, r3
 800930e:	2b00      	cmp	r3, #0
 8009310:	d005      	beq.n	800931e <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009316:	f043 0204 	orr.w	r2, r3, #4
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	685a      	ldr	r2, [r3, #4]
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800932c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009332:	4618      	mov	r0, r3
 8009334:	f7fd fee9 	bl	800710a <HAL_DMA_GetState>
 8009338:	4603      	mov	r3, r0
 800933a:	2b01      	cmp	r3, #1
 800933c:	d014      	beq.n	8009368 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009342:	4a4e      	ldr	r2, [pc, #312]	@ (800947c <I2C_Slave_STOPF+0x258>)
 8009344:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800934a:	4618      	mov	r0, r3
 800934c:	f7fd febb 	bl	80070c6 <HAL_DMA_Abort_IT>
 8009350:	4603      	mov	r3, r0
 8009352:	2b00      	cmp	r3, #0
 8009354:	d008      	beq.n	8009368 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800935a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800935c:	687a      	ldr	r2, [r7, #4]
 800935e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8009360:	4610      	mov	r0, r2
 8009362:	4798      	blx	r3
 8009364:	e000      	b.n	8009368 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009366:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800936c:	b29b      	uxth	r3, r3
 800936e:	2b00      	cmp	r3, #0
 8009370:	d03e      	beq.n	80093f0 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	695b      	ldr	r3, [r3, #20]
 8009378:	f003 0304 	and.w	r3, r3, #4
 800937c:	2b04      	cmp	r3, #4
 800937e:	d112      	bne.n	80093a6 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	691a      	ldr	r2, [r3, #16]
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800938a:	b2d2      	uxtb	r2, r2
 800938c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009392:	1c5a      	adds	r2, r3, #1
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800939c:	b29b      	uxth	r3, r3
 800939e:	3b01      	subs	r3, #1
 80093a0:	b29a      	uxth	r2, r3
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	695b      	ldr	r3, [r3, #20]
 80093ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80093b0:	2b40      	cmp	r3, #64	@ 0x40
 80093b2:	d112      	bne.n	80093da <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	691a      	ldr	r2, [r3, #16]
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093be:	b2d2      	uxtb	r2, r2
 80093c0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093c6:	1c5a      	adds	r2, r3, #1
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80093d0:	b29b      	uxth	r3, r3
 80093d2:	3b01      	subs	r3, #1
 80093d4:	b29a      	uxth	r2, r3
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80093de:	b29b      	uxth	r3, r3
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d005      	beq.n	80093f0 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093e8:	f043 0204 	orr.w	r2, r3, #4
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d003      	beq.n	8009400 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80093f8:	6878      	ldr	r0, [r7, #4]
 80093fa:	f000 f8b7 	bl	800956c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80093fe:	e039      	b.n	8009474 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8009400:	7bfb      	ldrb	r3, [r7, #15]
 8009402:	2b2a      	cmp	r3, #42	@ 0x2a
 8009404:	d109      	bne.n	800941a <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	2200      	movs	r2, #0
 800940a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	2228      	movs	r2, #40	@ 0x28
 8009410:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8009414:	6878      	ldr	r0, [r7, #4]
 8009416:	f7ff f811 	bl	800843c <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009420:	b2db      	uxtb	r3, r3
 8009422:	2b28      	cmp	r3, #40	@ 0x28
 8009424:	d111      	bne.n	800944a <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	4a15      	ldr	r2, [pc, #84]	@ (8009480 <I2C_Slave_STOPF+0x25c>)
 800942a:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	2200      	movs	r2, #0
 8009430:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	2220      	movs	r2, #32
 8009436:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	2200      	movs	r2, #0
 800943e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8009442:	6878      	ldr	r0, [r7, #4]
 8009444:	f7ff f812 	bl	800846c <HAL_I2C_ListenCpltCallback>
}
 8009448:	e014      	b.n	8009474 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800944e:	2b22      	cmp	r3, #34	@ 0x22
 8009450:	d002      	beq.n	8009458 <I2C_Slave_STOPF+0x234>
 8009452:	7bfb      	ldrb	r3, [r7, #15]
 8009454:	2b22      	cmp	r3, #34	@ 0x22
 8009456:	d10d      	bne.n	8009474 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	2200      	movs	r2, #0
 800945c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	2220      	movs	r2, #32
 8009462:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	2200      	movs	r2, #0
 800946a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800946e:	6878      	ldr	r0, [r7, #4]
 8009470:	f7fe ffe4 	bl	800843c <HAL_I2C_SlaveRxCpltCallback>
}
 8009474:	bf00      	nop
 8009476:	3710      	adds	r7, #16
 8009478:	46bd      	mov	sp, r7
 800947a:	bd80      	pop	{r7, pc}
 800947c:	08009a71 	.word	0x08009a71
 8009480:	ffff0000 	.word	0xffff0000

08009484 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8009484:	b580      	push	{r7, lr}
 8009486:	b084      	sub	sp, #16
 8009488:	af00      	add	r7, sp, #0
 800948a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009492:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009498:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800949a:	68bb      	ldr	r3, [r7, #8]
 800949c:	2b08      	cmp	r3, #8
 800949e:	d002      	beq.n	80094a6 <I2C_Slave_AF+0x22>
 80094a0:	68bb      	ldr	r3, [r7, #8]
 80094a2:	2b20      	cmp	r3, #32
 80094a4:	d129      	bne.n	80094fa <I2C_Slave_AF+0x76>
 80094a6:	7bfb      	ldrb	r3, [r7, #15]
 80094a8:	2b28      	cmp	r3, #40	@ 0x28
 80094aa:	d126      	bne.n	80094fa <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	4a2e      	ldr	r2, [pc, #184]	@ (8009568 <I2C_Slave_AF+0xe4>)
 80094b0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	685a      	ldr	r2, [r3, #4]
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80094c0:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80094ca:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	681a      	ldr	r2, [r3, #0]
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80094da:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	2200      	movs	r2, #0
 80094e0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	2220      	movs	r2, #32
 80094e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	2200      	movs	r2, #0
 80094ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80094f2:	6878      	ldr	r0, [r7, #4]
 80094f4:	f7fe ffba 	bl	800846c <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80094f8:	e031      	b.n	800955e <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80094fa:	7bfb      	ldrb	r3, [r7, #15]
 80094fc:	2b21      	cmp	r3, #33	@ 0x21
 80094fe:	d129      	bne.n	8009554 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	4a19      	ldr	r2, [pc, #100]	@ (8009568 <I2C_Slave_AF+0xe4>)
 8009504:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	2221      	movs	r2, #33	@ 0x21
 800950a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	2220      	movs	r2, #32
 8009510:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	2200      	movs	r2, #0
 8009518:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	685a      	ldr	r2, [r3, #4]
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800952a:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8009534:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	681a      	ldr	r2, [r3, #0]
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009544:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8009546:	6878      	ldr	r0, [r7, #4]
 8009548:	f7fe f8f4 	bl	8007734 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800954c:	6878      	ldr	r0, [r7, #4]
 800954e:	f7fe ff6b 	bl	8008428 <HAL_I2C_SlaveTxCpltCallback>
}
 8009552:	e004      	b.n	800955e <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800955c:	615a      	str	r2, [r3, #20]
}
 800955e:	bf00      	nop
 8009560:	3710      	adds	r7, #16
 8009562:	46bd      	mov	sp, r7
 8009564:	bd80      	pop	{r7, pc}
 8009566:	bf00      	nop
 8009568:	ffff0000 	.word	0xffff0000

0800956c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 800956c:	b580      	push	{r7, lr}
 800956e:	b084      	sub	sp, #16
 8009570:	af00      	add	r7, sp, #0
 8009572:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800957a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009582:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8009584:	7bbb      	ldrb	r3, [r7, #14]
 8009586:	2b10      	cmp	r3, #16
 8009588:	d002      	beq.n	8009590 <I2C_ITError+0x24>
 800958a:	7bbb      	ldrb	r3, [r7, #14]
 800958c:	2b40      	cmp	r3, #64	@ 0x40
 800958e:	d10a      	bne.n	80095a6 <I2C_ITError+0x3a>
 8009590:	7bfb      	ldrb	r3, [r7, #15]
 8009592:	2b22      	cmp	r3, #34	@ 0x22
 8009594:	d107      	bne.n	80095a6 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	681a      	ldr	r2, [r3, #0]
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80095a4:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80095a6:	7bfb      	ldrb	r3, [r7, #15]
 80095a8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80095ac:	2b28      	cmp	r3, #40	@ 0x28
 80095ae:	d107      	bne.n	80095c0 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	2200      	movs	r2, #0
 80095b4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	2228      	movs	r2, #40	@ 0x28
 80095ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80095be:	e015      	b.n	80095ec <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	685b      	ldr	r3, [r3, #4]
 80095c6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80095ca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80095ce:	d00a      	beq.n	80095e6 <I2C_ITError+0x7a>
 80095d0:	7bfb      	ldrb	r3, [r7, #15]
 80095d2:	2b60      	cmp	r3, #96	@ 0x60
 80095d4:	d007      	beq.n	80095e6 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	2220      	movs	r2, #32
 80095da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	2200      	movs	r2, #0
 80095e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	2200      	movs	r2, #0
 80095ea:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	685b      	ldr	r3, [r3, #4]
 80095f2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80095f6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80095fa:	d162      	bne.n	80096c2 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	685a      	ldr	r2, [r3, #4]
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800960a:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009610:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009614:	b2db      	uxtb	r3, r3
 8009616:	2b01      	cmp	r3, #1
 8009618:	d020      	beq.n	800965c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800961e:	4a6a      	ldr	r2, [pc, #424]	@ (80097c8 <I2C_ITError+0x25c>)
 8009620:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009626:	4618      	mov	r0, r3
 8009628:	f7fd fd4d 	bl	80070c6 <HAL_DMA_Abort_IT>
 800962c:	4603      	mov	r3, r0
 800962e:	2b00      	cmp	r3, #0
 8009630:	f000 8089 	beq.w	8009746 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	681a      	ldr	r2, [r3, #0]
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	f022 0201 	bic.w	r2, r2, #1
 8009642:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	2220      	movs	r2, #32
 8009648:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009650:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009652:	687a      	ldr	r2, [r7, #4]
 8009654:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8009656:	4610      	mov	r0, r2
 8009658:	4798      	blx	r3
 800965a:	e074      	b.n	8009746 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009660:	4a59      	ldr	r2, [pc, #356]	@ (80097c8 <I2C_ITError+0x25c>)
 8009662:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009668:	4618      	mov	r0, r3
 800966a:	f7fd fd2c 	bl	80070c6 <HAL_DMA_Abort_IT>
 800966e:	4603      	mov	r3, r0
 8009670:	2b00      	cmp	r3, #0
 8009672:	d068      	beq.n	8009746 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	695b      	ldr	r3, [r3, #20]
 800967a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800967e:	2b40      	cmp	r3, #64	@ 0x40
 8009680:	d10b      	bne.n	800969a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	691a      	ldr	r2, [r3, #16]
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800968c:	b2d2      	uxtb	r2, r2
 800968e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009694:	1c5a      	adds	r2, r3, #1
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	681a      	ldr	r2, [r3, #0]
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	f022 0201 	bic.w	r2, r2, #1
 80096a8:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	2220      	movs	r2, #32
 80096ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80096b8:	687a      	ldr	r2, [r7, #4]
 80096ba:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80096bc:	4610      	mov	r0, r2
 80096be:	4798      	blx	r3
 80096c0:	e041      	b.n	8009746 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80096c8:	b2db      	uxtb	r3, r3
 80096ca:	2b60      	cmp	r3, #96	@ 0x60
 80096cc:	d125      	bne.n	800971a <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	2220      	movs	r2, #32
 80096d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	2200      	movs	r2, #0
 80096da:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	695b      	ldr	r3, [r3, #20]
 80096e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80096e6:	2b40      	cmp	r3, #64	@ 0x40
 80096e8:	d10b      	bne.n	8009702 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	691a      	ldr	r2, [r3, #16]
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096f4:	b2d2      	uxtb	r2, r2
 80096f6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096fc:	1c5a      	adds	r2, r3, #1
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	681a      	ldr	r2, [r3, #0]
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	f022 0201 	bic.w	r2, r2, #1
 8009710:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8009712:	6878      	ldr	r0, [r7, #4]
 8009714:	f7fe fed2 	bl	80084bc <HAL_I2C_AbortCpltCallback>
 8009718:	e015      	b.n	8009746 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	695b      	ldr	r3, [r3, #20]
 8009720:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009724:	2b40      	cmp	r3, #64	@ 0x40
 8009726:	d10b      	bne.n	8009740 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	691a      	ldr	r2, [r3, #16]
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009732:	b2d2      	uxtb	r2, r2
 8009734:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800973a:	1c5a      	adds	r2, r3, #1
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8009740:	6878      	ldr	r0, [r7, #4]
 8009742:	f7fe feb1 	bl	80084a8 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800974a:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800974c:	68bb      	ldr	r3, [r7, #8]
 800974e:	f003 0301 	and.w	r3, r3, #1
 8009752:	2b00      	cmp	r3, #0
 8009754:	d10e      	bne.n	8009774 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8009756:	68bb      	ldr	r3, [r7, #8]
 8009758:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800975c:	2b00      	cmp	r3, #0
 800975e:	d109      	bne.n	8009774 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8009760:	68bb      	ldr	r3, [r7, #8]
 8009762:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8009766:	2b00      	cmp	r3, #0
 8009768:	d104      	bne.n	8009774 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800976a:	68bb      	ldr	r3, [r7, #8]
 800976c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8009770:	2b00      	cmp	r3, #0
 8009772:	d007      	beq.n	8009784 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	685a      	ldr	r2, [r3, #4]
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8009782:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800978a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009790:	f003 0304 	and.w	r3, r3, #4
 8009794:	2b04      	cmp	r3, #4
 8009796:	d113      	bne.n	80097c0 <I2C_ITError+0x254>
 8009798:	7bfb      	ldrb	r3, [r7, #15]
 800979a:	2b28      	cmp	r3, #40	@ 0x28
 800979c:	d110      	bne.n	80097c0 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	4a0a      	ldr	r2, [pc, #40]	@ (80097cc <I2C_ITError+0x260>)
 80097a2:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	2200      	movs	r2, #0
 80097a8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	2220      	movs	r2, #32
 80097ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	2200      	movs	r2, #0
 80097b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80097ba:	6878      	ldr	r0, [r7, #4]
 80097bc:	f7fe fe56 	bl	800846c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80097c0:	bf00      	nop
 80097c2:	3710      	adds	r7, #16
 80097c4:	46bd      	mov	sp, r7
 80097c6:	bd80      	pop	{r7, pc}
 80097c8:	08009a71 	.word	0x08009a71
 80097cc:	ffff0000 	.word	0xffff0000

080097d0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80097d0:	b580      	push	{r7, lr}
 80097d2:	b088      	sub	sp, #32
 80097d4:	af02      	add	r7, sp, #8
 80097d6:	60f8      	str	r0, [r7, #12]
 80097d8:	607a      	str	r2, [r7, #4]
 80097da:	603b      	str	r3, [r7, #0]
 80097dc:	460b      	mov	r3, r1
 80097de:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097e4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80097e6:	697b      	ldr	r3, [r7, #20]
 80097e8:	2b08      	cmp	r3, #8
 80097ea:	d006      	beq.n	80097fa <I2C_MasterRequestWrite+0x2a>
 80097ec:	697b      	ldr	r3, [r7, #20]
 80097ee:	2b01      	cmp	r3, #1
 80097f0:	d003      	beq.n	80097fa <I2C_MasterRequestWrite+0x2a>
 80097f2:	697b      	ldr	r3, [r7, #20]
 80097f4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80097f8:	d108      	bne.n	800980c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	681a      	ldr	r2, [r3, #0]
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009808:	601a      	str	r2, [r3, #0]
 800980a:	e00b      	b.n	8009824 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009810:	2b12      	cmp	r3, #18
 8009812:	d107      	bne.n	8009824 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	681a      	ldr	r2, [r3, #0]
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009822:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009824:	683b      	ldr	r3, [r7, #0]
 8009826:	9300      	str	r3, [sp, #0]
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	2200      	movs	r2, #0
 800982c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8009830:	68f8      	ldr	r0, [r7, #12]
 8009832:	f000 f9c5 	bl	8009bc0 <I2C_WaitOnFlagUntilTimeout>
 8009836:	4603      	mov	r3, r0
 8009838:	2b00      	cmp	r3, #0
 800983a:	d00d      	beq.n	8009858 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009846:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800984a:	d103      	bne.n	8009854 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009852:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8009854:	2303      	movs	r3, #3
 8009856:	e035      	b.n	80098c4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	691b      	ldr	r3, [r3, #16]
 800985c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009860:	d108      	bne.n	8009874 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8009862:	897b      	ldrh	r3, [r7, #10]
 8009864:	b2db      	uxtb	r3, r3
 8009866:	461a      	mov	r2, r3
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8009870:	611a      	str	r2, [r3, #16]
 8009872:	e01b      	b.n	80098ac <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8009874:	897b      	ldrh	r3, [r7, #10]
 8009876:	11db      	asrs	r3, r3, #7
 8009878:	b2db      	uxtb	r3, r3
 800987a:	f003 0306 	and.w	r3, r3, #6
 800987e:	b2db      	uxtb	r3, r3
 8009880:	f063 030f 	orn	r3, r3, #15
 8009884:	b2da      	uxtb	r2, r3
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800988c:	683b      	ldr	r3, [r7, #0]
 800988e:	687a      	ldr	r2, [r7, #4]
 8009890:	490e      	ldr	r1, [pc, #56]	@ (80098cc <I2C_MasterRequestWrite+0xfc>)
 8009892:	68f8      	ldr	r0, [r7, #12]
 8009894:	f000 fa0e 	bl	8009cb4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009898:	4603      	mov	r3, r0
 800989a:	2b00      	cmp	r3, #0
 800989c:	d001      	beq.n	80098a2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800989e:	2301      	movs	r3, #1
 80098a0:	e010      	b.n	80098c4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80098a2:	897b      	ldrh	r3, [r7, #10]
 80098a4:	b2da      	uxtb	r2, r3
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80098ac:	683b      	ldr	r3, [r7, #0]
 80098ae:	687a      	ldr	r2, [r7, #4]
 80098b0:	4907      	ldr	r1, [pc, #28]	@ (80098d0 <I2C_MasterRequestWrite+0x100>)
 80098b2:	68f8      	ldr	r0, [r7, #12]
 80098b4:	f000 f9fe 	bl	8009cb4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80098b8:	4603      	mov	r3, r0
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d001      	beq.n	80098c2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80098be:	2301      	movs	r3, #1
 80098c0:	e000      	b.n	80098c4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80098c2:	2300      	movs	r3, #0
}
 80098c4:	4618      	mov	r0, r3
 80098c6:	3718      	adds	r7, #24
 80098c8:	46bd      	mov	sp, r7
 80098ca:	bd80      	pop	{r7, pc}
 80098cc:	00010008 	.word	0x00010008
 80098d0:	00010002 	.word	0x00010002

080098d4 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80098d4:	b580      	push	{r7, lr}
 80098d6:	b088      	sub	sp, #32
 80098d8:	af02      	add	r7, sp, #8
 80098da:	60f8      	str	r0, [r7, #12]
 80098dc:	607a      	str	r2, [r7, #4]
 80098de:	603b      	str	r3, [r7, #0]
 80098e0:	460b      	mov	r3, r1
 80098e2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098e8:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	681a      	ldr	r2, [r3, #0]
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80098f8:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80098fa:	697b      	ldr	r3, [r7, #20]
 80098fc:	2b08      	cmp	r3, #8
 80098fe:	d006      	beq.n	800990e <I2C_MasterRequestRead+0x3a>
 8009900:	697b      	ldr	r3, [r7, #20]
 8009902:	2b01      	cmp	r3, #1
 8009904:	d003      	beq.n	800990e <I2C_MasterRequestRead+0x3a>
 8009906:	697b      	ldr	r3, [r7, #20]
 8009908:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800990c:	d108      	bne.n	8009920 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	681a      	ldr	r2, [r3, #0]
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800991c:	601a      	str	r2, [r3, #0]
 800991e:	e00b      	b.n	8009938 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009924:	2b11      	cmp	r3, #17
 8009926:	d107      	bne.n	8009938 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	681a      	ldr	r2, [r3, #0]
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009936:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009938:	683b      	ldr	r3, [r7, #0]
 800993a:	9300      	str	r3, [sp, #0]
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	2200      	movs	r2, #0
 8009940:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8009944:	68f8      	ldr	r0, [r7, #12]
 8009946:	f000 f93b 	bl	8009bc0 <I2C_WaitOnFlagUntilTimeout>
 800994a:	4603      	mov	r3, r0
 800994c:	2b00      	cmp	r3, #0
 800994e:	d00d      	beq.n	800996c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800995a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800995e:	d103      	bne.n	8009968 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009966:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8009968:	2303      	movs	r3, #3
 800996a:	e079      	b.n	8009a60 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	691b      	ldr	r3, [r3, #16]
 8009970:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009974:	d108      	bne.n	8009988 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8009976:	897b      	ldrh	r3, [r7, #10]
 8009978:	b2db      	uxtb	r3, r3
 800997a:	f043 0301 	orr.w	r3, r3, #1
 800997e:	b2da      	uxtb	r2, r3
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	611a      	str	r2, [r3, #16]
 8009986:	e05f      	b.n	8009a48 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8009988:	897b      	ldrh	r3, [r7, #10]
 800998a:	11db      	asrs	r3, r3, #7
 800998c:	b2db      	uxtb	r3, r3
 800998e:	f003 0306 	and.w	r3, r3, #6
 8009992:	b2db      	uxtb	r3, r3
 8009994:	f063 030f 	orn	r3, r3, #15
 8009998:	b2da      	uxtb	r2, r3
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80099a0:	683b      	ldr	r3, [r7, #0]
 80099a2:	687a      	ldr	r2, [r7, #4]
 80099a4:	4930      	ldr	r1, [pc, #192]	@ (8009a68 <I2C_MasterRequestRead+0x194>)
 80099a6:	68f8      	ldr	r0, [r7, #12]
 80099a8:	f000 f984 	bl	8009cb4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80099ac:	4603      	mov	r3, r0
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d001      	beq.n	80099b6 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80099b2:	2301      	movs	r3, #1
 80099b4:	e054      	b.n	8009a60 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80099b6:	897b      	ldrh	r3, [r7, #10]
 80099b8:	b2da      	uxtb	r2, r3
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80099c0:	683b      	ldr	r3, [r7, #0]
 80099c2:	687a      	ldr	r2, [r7, #4]
 80099c4:	4929      	ldr	r1, [pc, #164]	@ (8009a6c <I2C_MasterRequestRead+0x198>)
 80099c6:	68f8      	ldr	r0, [r7, #12]
 80099c8:	f000 f974 	bl	8009cb4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80099cc:	4603      	mov	r3, r0
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d001      	beq.n	80099d6 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80099d2:	2301      	movs	r3, #1
 80099d4:	e044      	b.n	8009a60 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80099d6:	2300      	movs	r3, #0
 80099d8:	613b      	str	r3, [r7, #16]
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	695b      	ldr	r3, [r3, #20]
 80099e0:	613b      	str	r3, [r7, #16]
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	699b      	ldr	r3, [r3, #24]
 80099e8:	613b      	str	r3, [r7, #16]
 80099ea:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	681a      	ldr	r2, [r3, #0]
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80099fa:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80099fc:	683b      	ldr	r3, [r7, #0]
 80099fe:	9300      	str	r3, [sp, #0]
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	2200      	movs	r2, #0
 8009a04:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8009a08:	68f8      	ldr	r0, [r7, #12]
 8009a0a:	f000 f8d9 	bl	8009bc0 <I2C_WaitOnFlagUntilTimeout>
 8009a0e:	4603      	mov	r3, r0
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d00d      	beq.n	8009a30 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009a1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009a22:	d103      	bne.n	8009a2c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009a2a:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8009a2c:	2303      	movs	r3, #3
 8009a2e:	e017      	b.n	8009a60 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8009a30:	897b      	ldrh	r3, [r7, #10]
 8009a32:	11db      	asrs	r3, r3, #7
 8009a34:	b2db      	uxtb	r3, r3
 8009a36:	f003 0306 	and.w	r3, r3, #6
 8009a3a:	b2db      	uxtb	r3, r3
 8009a3c:	f063 030e 	orn	r3, r3, #14
 8009a40:	b2da      	uxtb	r2, r3
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009a48:	683b      	ldr	r3, [r7, #0]
 8009a4a:	687a      	ldr	r2, [r7, #4]
 8009a4c:	4907      	ldr	r1, [pc, #28]	@ (8009a6c <I2C_MasterRequestRead+0x198>)
 8009a4e:	68f8      	ldr	r0, [r7, #12]
 8009a50:	f000 f930 	bl	8009cb4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009a54:	4603      	mov	r3, r0
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d001      	beq.n	8009a5e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8009a5a:	2301      	movs	r3, #1
 8009a5c:	e000      	b.n	8009a60 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8009a5e:	2300      	movs	r3, #0
}
 8009a60:	4618      	mov	r0, r3
 8009a62:	3718      	adds	r7, #24
 8009a64:	46bd      	mov	sp, r7
 8009a66:	bd80      	pop	{r7, pc}
 8009a68:	00010008 	.word	0x00010008
 8009a6c:	00010002 	.word	0x00010002

08009a70 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8009a70:	b580      	push	{r7, lr}
 8009a72:	b086      	sub	sp, #24
 8009a74:	af00      	add	r7, sp, #0
 8009a76:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009a78:	2300      	movs	r3, #0
 8009a7a:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a80:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8009a82:	697b      	ldr	r3, [r7, #20]
 8009a84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009a88:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8009a8a:	4b4b      	ldr	r3, [pc, #300]	@ (8009bb8 <I2C_DMAAbort+0x148>)
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	08db      	lsrs	r3, r3, #3
 8009a90:	4a4a      	ldr	r2, [pc, #296]	@ (8009bbc <I2C_DMAAbort+0x14c>)
 8009a92:	fba2 2303 	umull	r2, r3, r2, r3
 8009a96:	0a1a      	lsrs	r2, r3, #8
 8009a98:	4613      	mov	r3, r2
 8009a9a:	009b      	lsls	r3, r3, #2
 8009a9c:	4413      	add	r3, r2
 8009a9e:	00da      	lsls	r2, r3, #3
 8009aa0:	1ad3      	subs	r3, r2, r3
 8009aa2:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d106      	bne.n	8009ab8 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009aaa:	697b      	ldr	r3, [r7, #20]
 8009aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009aae:	f043 0220 	orr.w	r2, r3, #32
 8009ab2:	697b      	ldr	r3, [r7, #20]
 8009ab4:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8009ab6:	e00a      	b.n	8009ace <I2C_DMAAbort+0x5e>
    }
    count--;
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	3b01      	subs	r3, #1
 8009abc:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8009abe:	697b      	ldr	r3, [r7, #20]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009ac8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009acc:	d0ea      	beq.n	8009aa4 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8009ace:	697b      	ldr	r3, [r7, #20]
 8009ad0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d003      	beq.n	8009ade <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8009ad6:	697b      	ldr	r3, [r7, #20]
 8009ad8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ada:	2200      	movs	r2, #0
 8009adc:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8009ade:	697b      	ldr	r3, [r7, #20]
 8009ae0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d003      	beq.n	8009aee <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8009ae6:	697b      	ldr	r3, [r7, #20]
 8009ae8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009aea:	2200      	movs	r2, #0
 8009aec:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009aee:	697b      	ldr	r3, [r7, #20]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	681a      	ldr	r2, [r3, #0]
 8009af4:	697b      	ldr	r3, [r7, #20]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009afc:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8009afe:	697b      	ldr	r3, [r7, #20]
 8009b00:	2200      	movs	r2, #0
 8009b02:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8009b04:	697b      	ldr	r3, [r7, #20]
 8009b06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d003      	beq.n	8009b14 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8009b0c:	697b      	ldr	r3, [r7, #20]
 8009b0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b10:	2200      	movs	r2, #0
 8009b12:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8009b14:	697b      	ldr	r3, [r7, #20]
 8009b16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d003      	beq.n	8009b24 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8009b1c:	697b      	ldr	r3, [r7, #20]
 8009b1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b20:	2200      	movs	r2, #0
 8009b22:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8009b24:	697b      	ldr	r3, [r7, #20]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	681a      	ldr	r2, [r3, #0]
 8009b2a:	697b      	ldr	r3, [r7, #20]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	f022 0201 	bic.w	r2, r2, #1
 8009b32:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8009b34:	697b      	ldr	r3, [r7, #20]
 8009b36:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009b3a:	b2db      	uxtb	r3, r3
 8009b3c:	2b60      	cmp	r3, #96	@ 0x60
 8009b3e:	d10e      	bne.n	8009b5e <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8009b40:	697b      	ldr	r3, [r7, #20]
 8009b42:	2220      	movs	r2, #32
 8009b44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8009b48:	697b      	ldr	r3, [r7, #20]
 8009b4a:	2200      	movs	r2, #0
 8009b4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8009b50:	697b      	ldr	r3, [r7, #20]
 8009b52:	2200      	movs	r2, #0
 8009b54:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8009b56:	6978      	ldr	r0, [r7, #20]
 8009b58:	f7fe fcb0 	bl	80084bc <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8009b5c:	e027      	b.n	8009bae <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8009b5e:	7cfb      	ldrb	r3, [r7, #19]
 8009b60:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8009b64:	2b28      	cmp	r3, #40	@ 0x28
 8009b66:	d117      	bne.n	8009b98 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8009b68:	697b      	ldr	r3, [r7, #20]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	681a      	ldr	r2, [r3, #0]
 8009b6e:	697b      	ldr	r3, [r7, #20]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	f042 0201 	orr.w	r2, r2, #1
 8009b76:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009b78:	697b      	ldr	r3, [r7, #20]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	681a      	ldr	r2, [r3, #0]
 8009b7e:	697b      	ldr	r3, [r7, #20]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009b86:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8009b88:	697b      	ldr	r3, [r7, #20]
 8009b8a:	2200      	movs	r2, #0
 8009b8c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8009b8e:	697b      	ldr	r3, [r7, #20]
 8009b90:	2228      	movs	r2, #40	@ 0x28
 8009b92:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8009b96:	e007      	b.n	8009ba8 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8009b98:	697b      	ldr	r3, [r7, #20]
 8009b9a:	2220      	movs	r2, #32
 8009b9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009ba0:	697b      	ldr	r3, [r7, #20]
 8009ba2:	2200      	movs	r2, #0
 8009ba4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8009ba8:	6978      	ldr	r0, [r7, #20]
 8009baa:	f7fe fc7d 	bl	80084a8 <HAL_I2C_ErrorCallback>
}
 8009bae:	bf00      	nop
 8009bb0:	3718      	adds	r7, #24
 8009bb2:	46bd      	mov	sp, r7
 8009bb4:	bd80      	pop	{r7, pc}
 8009bb6:	bf00      	nop
 8009bb8:	20000550 	.word	0x20000550
 8009bbc:	14f8b589 	.word	0x14f8b589

08009bc0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8009bc0:	b580      	push	{r7, lr}
 8009bc2:	b084      	sub	sp, #16
 8009bc4:	af00      	add	r7, sp, #0
 8009bc6:	60f8      	str	r0, [r7, #12]
 8009bc8:	60b9      	str	r1, [r7, #8]
 8009bca:	603b      	str	r3, [r7, #0]
 8009bcc:	4613      	mov	r3, r2
 8009bce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009bd0:	e048      	b.n	8009c64 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009bd2:	683b      	ldr	r3, [r7, #0]
 8009bd4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009bd8:	d044      	beq.n	8009c64 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009bda:	f7fd f8c3 	bl	8006d64 <HAL_GetTick>
 8009bde:	4602      	mov	r2, r0
 8009be0:	69bb      	ldr	r3, [r7, #24]
 8009be2:	1ad3      	subs	r3, r2, r3
 8009be4:	683a      	ldr	r2, [r7, #0]
 8009be6:	429a      	cmp	r2, r3
 8009be8:	d302      	bcc.n	8009bf0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8009bea:	683b      	ldr	r3, [r7, #0]
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d139      	bne.n	8009c64 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8009bf0:	68bb      	ldr	r3, [r7, #8]
 8009bf2:	0c1b      	lsrs	r3, r3, #16
 8009bf4:	b2db      	uxtb	r3, r3
 8009bf6:	2b01      	cmp	r3, #1
 8009bf8:	d10d      	bne.n	8009c16 <I2C_WaitOnFlagUntilTimeout+0x56>
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	695b      	ldr	r3, [r3, #20]
 8009c00:	43da      	mvns	r2, r3
 8009c02:	68bb      	ldr	r3, [r7, #8]
 8009c04:	4013      	ands	r3, r2
 8009c06:	b29b      	uxth	r3, r3
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	bf0c      	ite	eq
 8009c0c:	2301      	moveq	r3, #1
 8009c0e:	2300      	movne	r3, #0
 8009c10:	b2db      	uxtb	r3, r3
 8009c12:	461a      	mov	r2, r3
 8009c14:	e00c      	b.n	8009c30 <I2C_WaitOnFlagUntilTimeout+0x70>
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	699b      	ldr	r3, [r3, #24]
 8009c1c:	43da      	mvns	r2, r3
 8009c1e:	68bb      	ldr	r3, [r7, #8]
 8009c20:	4013      	ands	r3, r2
 8009c22:	b29b      	uxth	r3, r3
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	bf0c      	ite	eq
 8009c28:	2301      	moveq	r3, #1
 8009c2a:	2300      	movne	r3, #0
 8009c2c:	b2db      	uxtb	r3, r3
 8009c2e:	461a      	mov	r2, r3
 8009c30:	79fb      	ldrb	r3, [r7, #7]
 8009c32:	429a      	cmp	r2, r3
 8009c34:	d116      	bne.n	8009c64 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	2200      	movs	r2, #0
 8009c3a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	2220      	movs	r2, #32
 8009c40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	2200      	movs	r2, #0
 8009c48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c50:	f043 0220 	orr.w	r2, r3, #32
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	2200      	movs	r2, #0
 8009c5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8009c60:	2301      	movs	r3, #1
 8009c62:	e023      	b.n	8009cac <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009c64:	68bb      	ldr	r3, [r7, #8]
 8009c66:	0c1b      	lsrs	r3, r3, #16
 8009c68:	b2db      	uxtb	r3, r3
 8009c6a:	2b01      	cmp	r3, #1
 8009c6c:	d10d      	bne.n	8009c8a <I2C_WaitOnFlagUntilTimeout+0xca>
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	695b      	ldr	r3, [r3, #20]
 8009c74:	43da      	mvns	r2, r3
 8009c76:	68bb      	ldr	r3, [r7, #8]
 8009c78:	4013      	ands	r3, r2
 8009c7a:	b29b      	uxth	r3, r3
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	bf0c      	ite	eq
 8009c80:	2301      	moveq	r3, #1
 8009c82:	2300      	movne	r3, #0
 8009c84:	b2db      	uxtb	r3, r3
 8009c86:	461a      	mov	r2, r3
 8009c88:	e00c      	b.n	8009ca4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	699b      	ldr	r3, [r3, #24]
 8009c90:	43da      	mvns	r2, r3
 8009c92:	68bb      	ldr	r3, [r7, #8]
 8009c94:	4013      	ands	r3, r2
 8009c96:	b29b      	uxth	r3, r3
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	bf0c      	ite	eq
 8009c9c:	2301      	moveq	r3, #1
 8009c9e:	2300      	movne	r3, #0
 8009ca0:	b2db      	uxtb	r3, r3
 8009ca2:	461a      	mov	r2, r3
 8009ca4:	79fb      	ldrb	r3, [r7, #7]
 8009ca6:	429a      	cmp	r2, r3
 8009ca8:	d093      	beq.n	8009bd2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009caa:	2300      	movs	r3, #0
}
 8009cac:	4618      	mov	r0, r3
 8009cae:	3710      	adds	r7, #16
 8009cb0:	46bd      	mov	sp, r7
 8009cb2:	bd80      	pop	{r7, pc}

08009cb4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8009cb4:	b580      	push	{r7, lr}
 8009cb6:	b084      	sub	sp, #16
 8009cb8:	af00      	add	r7, sp, #0
 8009cba:	60f8      	str	r0, [r7, #12]
 8009cbc:	60b9      	str	r1, [r7, #8]
 8009cbe:	607a      	str	r2, [r7, #4]
 8009cc0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009cc2:	e071      	b.n	8009da8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	695b      	ldr	r3, [r3, #20]
 8009cca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009cce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009cd2:	d123      	bne.n	8009d1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	681a      	ldr	r2, [r3, #0]
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009ce2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8009cec:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	2200      	movs	r2, #0
 8009cf2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	2220      	movs	r2, #32
 8009cf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	2200      	movs	r2, #0
 8009d00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d08:	f043 0204 	orr.w	r2, r3, #4
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	2200      	movs	r2, #0
 8009d14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8009d18:	2301      	movs	r3, #1
 8009d1a:	e067      	b.n	8009dec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009d22:	d041      	beq.n	8009da8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009d24:	f7fd f81e 	bl	8006d64 <HAL_GetTick>
 8009d28:	4602      	mov	r2, r0
 8009d2a:	683b      	ldr	r3, [r7, #0]
 8009d2c:	1ad3      	subs	r3, r2, r3
 8009d2e:	687a      	ldr	r2, [r7, #4]
 8009d30:	429a      	cmp	r2, r3
 8009d32:	d302      	bcc.n	8009d3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d136      	bne.n	8009da8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8009d3a:	68bb      	ldr	r3, [r7, #8]
 8009d3c:	0c1b      	lsrs	r3, r3, #16
 8009d3e:	b2db      	uxtb	r3, r3
 8009d40:	2b01      	cmp	r3, #1
 8009d42:	d10c      	bne.n	8009d5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	695b      	ldr	r3, [r3, #20]
 8009d4a:	43da      	mvns	r2, r3
 8009d4c:	68bb      	ldr	r3, [r7, #8]
 8009d4e:	4013      	ands	r3, r2
 8009d50:	b29b      	uxth	r3, r3
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	bf14      	ite	ne
 8009d56:	2301      	movne	r3, #1
 8009d58:	2300      	moveq	r3, #0
 8009d5a:	b2db      	uxtb	r3, r3
 8009d5c:	e00b      	b.n	8009d76 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	699b      	ldr	r3, [r3, #24]
 8009d64:	43da      	mvns	r2, r3
 8009d66:	68bb      	ldr	r3, [r7, #8]
 8009d68:	4013      	ands	r3, r2
 8009d6a:	b29b      	uxth	r3, r3
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	bf14      	ite	ne
 8009d70:	2301      	movne	r3, #1
 8009d72:	2300      	moveq	r3, #0
 8009d74:	b2db      	uxtb	r3, r3
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d016      	beq.n	8009da8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	2200      	movs	r2, #0
 8009d7e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	2220      	movs	r2, #32
 8009d84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	2200      	movs	r2, #0
 8009d8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d94:	f043 0220 	orr.w	r2, r3, #32
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	2200      	movs	r2, #0
 8009da0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8009da4:	2301      	movs	r3, #1
 8009da6:	e021      	b.n	8009dec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009da8:	68bb      	ldr	r3, [r7, #8]
 8009daa:	0c1b      	lsrs	r3, r3, #16
 8009dac:	b2db      	uxtb	r3, r3
 8009dae:	2b01      	cmp	r3, #1
 8009db0:	d10c      	bne.n	8009dcc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	695b      	ldr	r3, [r3, #20]
 8009db8:	43da      	mvns	r2, r3
 8009dba:	68bb      	ldr	r3, [r7, #8]
 8009dbc:	4013      	ands	r3, r2
 8009dbe:	b29b      	uxth	r3, r3
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	bf14      	ite	ne
 8009dc4:	2301      	movne	r3, #1
 8009dc6:	2300      	moveq	r3, #0
 8009dc8:	b2db      	uxtb	r3, r3
 8009dca:	e00b      	b.n	8009de4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	699b      	ldr	r3, [r3, #24]
 8009dd2:	43da      	mvns	r2, r3
 8009dd4:	68bb      	ldr	r3, [r7, #8]
 8009dd6:	4013      	ands	r3, r2
 8009dd8:	b29b      	uxth	r3, r3
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	bf14      	ite	ne
 8009dde:	2301      	movne	r3, #1
 8009de0:	2300      	moveq	r3, #0
 8009de2:	b2db      	uxtb	r3, r3
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	f47f af6d 	bne.w	8009cc4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8009dea:	2300      	movs	r3, #0
}
 8009dec:	4618      	mov	r0, r3
 8009dee:	3710      	adds	r7, #16
 8009df0:	46bd      	mov	sp, r7
 8009df2:	bd80      	pop	{r7, pc}

08009df4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009df4:	b580      	push	{r7, lr}
 8009df6:	b084      	sub	sp, #16
 8009df8:	af00      	add	r7, sp, #0
 8009dfa:	60f8      	str	r0, [r7, #12]
 8009dfc:	60b9      	str	r1, [r7, #8]
 8009dfe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009e00:	e034      	b.n	8009e6c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009e02:	68f8      	ldr	r0, [r7, #12]
 8009e04:	f000 f915 	bl	800a032 <I2C_IsAcknowledgeFailed>
 8009e08:	4603      	mov	r3, r0
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d001      	beq.n	8009e12 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009e0e:	2301      	movs	r3, #1
 8009e10:	e034      	b.n	8009e7c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009e12:	68bb      	ldr	r3, [r7, #8]
 8009e14:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009e18:	d028      	beq.n	8009e6c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009e1a:	f7fc ffa3 	bl	8006d64 <HAL_GetTick>
 8009e1e:	4602      	mov	r2, r0
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	1ad3      	subs	r3, r2, r3
 8009e24:	68ba      	ldr	r2, [r7, #8]
 8009e26:	429a      	cmp	r2, r3
 8009e28:	d302      	bcc.n	8009e30 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8009e2a:	68bb      	ldr	r3, [r7, #8]
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d11d      	bne.n	8009e6c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	695b      	ldr	r3, [r3, #20]
 8009e36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009e3a:	2b80      	cmp	r3, #128	@ 0x80
 8009e3c:	d016      	beq.n	8009e6c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	2200      	movs	r2, #0
 8009e42:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	2220      	movs	r2, #32
 8009e48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	2200      	movs	r2, #0
 8009e50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e58:	f043 0220 	orr.w	r2, r3, #32
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	2200      	movs	r2, #0
 8009e64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8009e68:	2301      	movs	r3, #1
 8009e6a:	e007      	b.n	8009e7c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	695b      	ldr	r3, [r3, #20]
 8009e72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009e76:	2b80      	cmp	r3, #128	@ 0x80
 8009e78:	d1c3      	bne.n	8009e02 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8009e7a:	2300      	movs	r3, #0
}
 8009e7c:	4618      	mov	r0, r3
 8009e7e:	3710      	adds	r7, #16
 8009e80:	46bd      	mov	sp, r7
 8009e82:	bd80      	pop	{r7, pc}

08009e84 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009e84:	b580      	push	{r7, lr}
 8009e86:	b084      	sub	sp, #16
 8009e88:	af00      	add	r7, sp, #0
 8009e8a:	60f8      	str	r0, [r7, #12]
 8009e8c:	60b9      	str	r1, [r7, #8]
 8009e8e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009e90:	e034      	b.n	8009efc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009e92:	68f8      	ldr	r0, [r7, #12]
 8009e94:	f000 f8cd 	bl	800a032 <I2C_IsAcknowledgeFailed>
 8009e98:	4603      	mov	r3, r0
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d001      	beq.n	8009ea2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009e9e:	2301      	movs	r3, #1
 8009ea0:	e034      	b.n	8009f0c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009ea2:	68bb      	ldr	r3, [r7, #8]
 8009ea4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009ea8:	d028      	beq.n	8009efc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009eaa:	f7fc ff5b 	bl	8006d64 <HAL_GetTick>
 8009eae:	4602      	mov	r2, r0
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	1ad3      	subs	r3, r2, r3
 8009eb4:	68ba      	ldr	r2, [r7, #8]
 8009eb6:	429a      	cmp	r2, r3
 8009eb8:	d302      	bcc.n	8009ec0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8009eba:	68bb      	ldr	r3, [r7, #8]
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d11d      	bne.n	8009efc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	695b      	ldr	r3, [r3, #20]
 8009ec6:	f003 0304 	and.w	r3, r3, #4
 8009eca:	2b04      	cmp	r3, #4
 8009ecc:	d016      	beq.n	8009efc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	2200      	movs	r2, #0
 8009ed2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	2220      	movs	r2, #32
 8009ed8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	2200      	movs	r2, #0
 8009ee0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ee8:	f043 0220 	orr.w	r2, r3, #32
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	2200      	movs	r2, #0
 8009ef4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8009ef8:	2301      	movs	r3, #1
 8009efa:	e007      	b.n	8009f0c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	695b      	ldr	r3, [r3, #20]
 8009f02:	f003 0304 	and.w	r3, r3, #4
 8009f06:	2b04      	cmp	r3, #4
 8009f08:	d1c3      	bne.n	8009e92 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8009f0a:	2300      	movs	r3, #0
}
 8009f0c:	4618      	mov	r0, r3
 8009f0e:	3710      	adds	r7, #16
 8009f10:	46bd      	mov	sp, r7
 8009f12:	bd80      	pop	{r7, pc}

08009f14 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8009f14:	b480      	push	{r7}
 8009f16:	b085      	sub	sp, #20
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009f1c:	2300      	movs	r3, #0
 8009f1e:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8009f20:	4b13      	ldr	r3, [pc, #76]	@ (8009f70 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	08db      	lsrs	r3, r3, #3
 8009f26:	4a13      	ldr	r2, [pc, #76]	@ (8009f74 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8009f28:	fba2 2303 	umull	r2, r3, r2, r3
 8009f2c:	0a1a      	lsrs	r2, r3, #8
 8009f2e:	4613      	mov	r3, r2
 8009f30:	009b      	lsls	r3, r3, #2
 8009f32:	4413      	add	r3, r2
 8009f34:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	3b01      	subs	r3, #1
 8009f3a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d107      	bne.n	8009f52 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f46:	f043 0220 	orr.w	r2, r3, #32
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8009f4e:	2301      	movs	r3, #1
 8009f50:	e008      	b.n	8009f64 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009f5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009f60:	d0e9      	beq.n	8009f36 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8009f62:	2300      	movs	r3, #0
}
 8009f64:	4618      	mov	r0, r3
 8009f66:	3714      	adds	r7, #20
 8009f68:	46bd      	mov	sp, r7
 8009f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f6e:	4770      	bx	lr
 8009f70:	20000550 	.word	0x20000550
 8009f74:	14f8b589 	.word	0x14f8b589

08009f78 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009f78:	b580      	push	{r7, lr}
 8009f7a:	b084      	sub	sp, #16
 8009f7c:	af00      	add	r7, sp, #0
 8009f7e:	60f8      	str	r0, [r7, #12]
 8009f80:	60b9      	str	r1, [r7, #8]
 8009f82:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009f84:	e049      	b.n	800a01a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	695b      	ldr	r3, [r3, #20]
 8009f8c:	f003 0310 	and.w	r3, r3, #16
 8009f90:	2b10      	cmp	r3, #16
 8009f92:	d119      	bne.n	8009fc8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	f06f 0210 	mvn.w	r2, #16
 8009f9c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	2200      	movs	r2, #0
 8009fa2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	2220      	movs	r2, #32
 8009fa8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	2200      	movs	r2, #0
 8009fb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	2200      	movs	r2, #0
 8009fc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8009fc4:	2301      	movs	r3, #1
 8009fc6:	e030      	b.n	800a02a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009fc8:	f7fc fecc 	bl	8006d64 <HAL_GetTick>
 8009fcc:	4602      	mov	r2, r0
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	1ad3      	subs	r3, r2, r3
 8009fd2:	68ba      	ldr	r2, [r7, #8]
 8009fd4:	429a      	cmp	r2, r3
 8009fd6:	d302      	bcc.n	8009fde <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8009fd8:	68bb      	ldr	r3, [r7, #8]
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d11d      	bne.n	800a01a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	695b      	ldr	r3, [r3, #20]
 8009fe4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009fe8:	2b40      	cmp	r3, #64	@ 0x40
 8009fea:	d016      	beq.n	800a01a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	2200      	movs	r2, #0
 8009ff0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	2220      	movs	r2, #32
 8009ff6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	2200      	movs	r2, #0
 8009ffe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a006:	f043 0220 	orr.w	r2, r3, #32
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	2200      	movs	r2, #0
 800a012:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800a016:	2301      	movs	r3, #1
 800a018:	e007      	b.n	800a02a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	695b      	ldr	r3, [r3, #20]
 800a020:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a024:	2b40      	cmp	r3, #64	@ 0x40
 800a026:	d1ae      	bne.n	8009f86 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a028:	2300      	movs	r3, #0
}
 800a02a:	4618      	mov	r0, r3
 800a02c:	3710      	adds	r7, #16
 800a02e:	46bd      	mov	sp, r7
 800a030:	bd80      	pop	{r7, pc}

0800a032 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800a032:	b480      	push	{r7}
 800a034:	b083      	sub	sp, #12
 800a036:	af00      	add	r7, sp, #0
 800a038:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	695b      	ldr	r3, [r3, #20]
 800a040:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a044:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a048:	d11b      	bne.n	800a082 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800a052:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	2200      	movs	r2, #0
 800a058:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	2220      	movs	r2, #32
 800a05e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	2200      	movs	r2, #0
 800a066:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a06e:	f043 0204 	orr.w	r2, r3, #4
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	2200      	movs	r2, #0
 800a07a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800a07e:	2301      	movs	r3, #1
 800a080:	e000      	b.n	800a084 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800a082:	2300      	movs	r3, #0
}
 800a084:	4618      	mov	r0, r3
 800a086:	370c      	adds	r7, #12
 800a088:	46bd      	mov	sp, r7
 800a08a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a08e:	4770      	bx	lr

0800a090 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800a090:	b480      	push	{r7}
 800a092:	b083      	sub	sp, #12
 800a094:	af00      	add	r7, sp, #0
 800a096:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a09c:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800a0a0:	d103      	bne.n	800a0aa <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	2201      	movs	r2, #1
 800a0a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800a0a8:	e007      	b.n	800a0ba <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0ae:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800a0b2:	d102      	bne.n	800a0ba <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	2208      	movs	r2, #8
 800a0b8:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 800a0ba:	bf00      	nop
 800a0bc:	370c      	adds	r7, #12
 800a0be:	46bd      	mov	sp, r7
 800a0c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0c4:	4770      	bx	lr
	...

0800a0c8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a0c8:	b580      	push	{r7, lr}
 800a0ca:	b086      	sub	sp, #24
 800a0cc:	af00      	add	r7, sp, #0
 800a0ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d101      	bne.n	800a0da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a0d6:	2301      	movs	r3, #1
 800a0d8:	e267      	b.n	800a5aa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	f003 0301 	and.w	r3, r3, #1
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d075      	beq.n	800a1d2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800a0e6:	4b88      	ldr	r3, [pc, #544]	@ (800a308 <HAL_RCC_OscConfig+0x240>)
 800a0e8:	689b      	ldr	r3, [r3, #8]
 800a0ea:	f003 030c 	and.w	r3, r3, #12
 800a0ee:	2b04      	cmp	r3, #4
 800a0f0:	d00c      	beq.n	800a10c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a0f2:	4b85      	ldr	r3, [pc, #532]	@ (800a308 <HAL_RCC_OscConfig+0x240>)
 800a0f4:	689b      	ldr	r3, [r3, #8]
 800a0f6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800a0fa:	2b08      	cmp	r3, #8
 800a0fc:	d112      	bne.n	800a124 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a0fe:	4b82      	ldr	r3, [pc, #520]	@ (800a308 <HAL_RCC_OscConfig+0x240>)
 800a100:	685b      	ldr	r3, [r3, #4]
 800a102:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a106:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a10a:	d10b      	bne.n	800a124 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a10c:	4b7e      	ldr	r3, [pc, #504]	@ (800a308 <HAL_RCC_OscConfig+0x240>)
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a114:	2b00      	cmp	r3, #0
 800a116:	d05b      	beq.n	800a1d0 <HAL_RCC_OscConfig+0x108>
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	685b      	ldr	r3, [r3, #4]
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d157      	bne.n	800a1d0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800a120:	2301      	movs	r3, #1
 800a122:	e242      	b.n	800a5aa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	685b      	ldr	r3, [r3, #4]
 800a128:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a12c:	d106      	bne.n	800a13c <HAL_RCC_OscConfig+0x74>
 800a12e:	4b76      	ldr	r3, [pc, #472]	@ (800a308 <HAL_RCC_OscConfig+0x240>)
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	4a75      	ldr	r2, [pc, #468]	@ (800a308 <HAL_RCC_OscConfig+0x240>)
 800a134:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a138:	6013      	str	r3, [r2, #0]
 800a13a:	e01d      	b.n	800a178 <HAL_RCC_OscConfig+0xb0>
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	685b      	ldr	r3, [r3, #4]
 800a140:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a144:	d10c      	bne.n	800a160 <HAL_RCC_OscConfig+0x98>
 800a146:	4b70      	ldr	r3, [pc, #448]	@ (800a308 <HAL_RCC_OscConfig+0x240>)
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	4a6f      	ldr	r2, [pc, #444]	@ (800a308 <HAL_RCC_OscConfig+0x240>)
 800a14c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a150:	6013      	str	r3, [r2, #0]
 800a152:	4b6d      	ldr	r3, [pc, #436]	@ (800a308 <HAL_RCC_OscConfig+0x240>)
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	4a6c      	ldr	r2, [pc, #432]	@ (800a308 <HAL_RCC_OscConfig+0x240>)
 800a158:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a15c:	6013      	str	r3, [r2, #0]
 800a15e:	e00b      	b.n	800a178 <HAL_RCC_OscConfig+0xb0>
 800a160:	4b69      	ldr	r3, [pc, #420]	@ (800a308 <HAL_RCC_OscConfig+0x240>)
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	4a68      	ldr	r2, [pc, #416]	@ (800a308 <HAL_RCC_OscConfig+0x240>)
 800a166:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a16a:	6013      	str	r3, [r2, #0]
 800a16c:	4b66      	ldr	r3, [pc, #408]	@ (800a308 <HAL_RCC_OscConfig+0x240>)
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	4a65      	ldr	r2, [pc, #404]	@ (800a308 <HAL_RCC_OscConfig+0x240>)
 800a172:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a176:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	685b      	ldr	r3, [r3, #4]
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d013      	beq.n	800a1a8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a180:	f7fc fdf0 	bl	8006d64 <HAL_GetTick>
 800a184:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a186:	e008      	b.n	800a19a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a188:	f7fc fdec 	bl	8006d64 <HAL_GetTick>
 800a18c:	4602      	mov	r2, r0
 800a18e:	693b      	ldr	r3, [r7, #16]
 800a190:	1ad3      	subs	r3, r2, r3
 800a192:	2b64      	cmp	r3, #100	@ 0x64
 800a194:	d901      	bls.n	800a19a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800a196:	2303      	movs	r3, #3
 800a198:	e207      	b.n	800a5aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a19a:	4b5b      	ldr	r3, [pc, #364]	@ (800a308 <HAL_RCC_OscConfig+0x240>)
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d0f0      	beq.n	800a188 <HAL_RCC_OscConfig+0xc0>
 800a1a6:	e014      	b.n	800a1d2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a1a8:	f7fc fddc 	bl	8006d64 <HAL_GetTick>
 800a1ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a1ae:	e008      	b.n	800a1c2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a1b0:	f7fc fdd8 	bl	8006d64 <HAL_GetTick>
 800a1b4:	4602      	mov	r2, r0
 800a1b6:	693b      	ldr	r3, [r7, #16]
 800a1b8:	1ad3      	subs	r3, r2, r3
 800a1ba:	2b64      	cmp	r3, #100	@ 0x64
 800a1bc:	d901      	bls.n	800a1c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a1be:	2303      	movs	r3, #3
 800a1c0:	e1f3      	b.n	800a5aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a1c2:	4b51      	ldr	r3, [pc, #324]	@ (800a308 <HAL_RCC_OscConfig+0x240>)
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d1f0      	bne.n	800a1b0 <HAL_RCC_OscConfig+0xe8>
 800a1ce:	e000      	b.n	800a1d2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a1d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	f003 0302 	and.w	r3, r3, #2
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d063      	beq.n	800a2a6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800a1de:	4b4a      	ldr	r3, [pc, #296]	@ (800a308 <HAL_RCC_OscConfig+0x240>)
 800a1e0:	689b      	ldr	r3, [r3, #8]
 800a1e2:	f003 030c 	and.w	r3, r3, #12
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d00b      	beq.n	800a202 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a1ea:	4b47      	ldr	r3, [pc, #284]	@ (800a308 <HAL_RCC_OscConfig+0x240>)
 800a1ec:	689b      	ldr	r3, [r3, #8]
 800a1ee:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800a1f2:	2b08      	cmp	r3, #8
 800a1f4:	d11c      	bne.n	800a230 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a1f6:	4b44      	ldr	r3, [pc, #272]	@ (800a308 <HAL_RCC_OscConfig+0x240>)
 800a1f8:	685b      	ldr	r3, [r3, #4]
 800a1fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d116      	bne.n	800a230 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a202:	4b41      	ldr	r3, [pc, #260]	@ (800a308 <HAL_RCC_OscConfig+0x240>)
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	f003 0302 	and.w	r3, r3, #2
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d005      	beq.n	800a21a <HAL_RCC_OscConfig+0x152>
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	68db      	ldr	r3, [r3, #12]
 800a212:	2b01      	cmp	r3, #1
 800a214:	d001      	beq.n	800a21a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800a216:	2301      	movs	r3, #1
 800a218:	e1c7      	b.n	800a5aa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a21a:	4b3b      	ldr	r3, [pc, #236]	@ (800a308 <HAL_RCC_OscConfig+0x240>)
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	691b      	ldr	r3, [r3, #16]
 800a226:	00db      	lsls	r3, r3, #3
 800a228:	4937      	ldr	r1, [pc, #220]	@ (800a308 <HAL_RCC_OscConfig+0x240>)
 800a22a:	4313      	orrs	r3, r2
 800a22c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a22e:	e03a      	b.n	800a2a6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	68db      	ldr	r3, [r3, #12]
 800a234:	2b00      	cmp	r3, #0
 800a236:	d020      	beq.n	800a27a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a238:	4b34      	ldr	r3, [pc, #208]	@ (800a30c <HAL_RCC_OscConfig+0x244>)
 800a23a:	2201      	movs	r2, #1
 800a23c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a23e:	f7fc fd91 	bl	8006d64 <HAL_GetTick>
 800a242:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a244:	e008      	b.n	800a258 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a246:	f7fc fd8d 	bl	8006d64 <HAL_GetTick>
 800a24a:	4602      	mov	r2, r0
 800a24c:	693b      	ldr	r3, [r7, #16]
 800a24e:	1ad3      	subs	r3, r2, r3
 800a250:	2b02      	cmp	r3, #2
 800a252:	d901      	bls.n	800a258 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800a254:	2303      	movs	r3, #3
 800a256:	e1a8      	b.n	800a5aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a258:	4b2b      	ldr	r3, [pc, #172]	@ (800a308 <HAL_RCC_OscConfig+0x240>)
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	f003 0302 	and.w	r3, r3, #2
 800a260:	2b00      	cmp	r3, #0
 800a262:	d0f0      	beq.n	800a246 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a264:	4b28      	ldr	r3, [pc, #160]	@ (800a308 <HAL_RCC_OscConfig+0x240>)
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	691b      	ldr	r3, [r3, #16]
 800a270:	00db      	lsls	r3, r3, #3
 800a272:	4925      	ldr	r1, [pc, #148]	@ (800a308 <HAL_RCC_OscConfig+0x240>)
 800a274:	4313      	orrs	r3, r2
 800a276:	600b      	str	r3, [r1, #0]
 800a278:	e015      	b.n	800a2a6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a27a:	4b24      	ldr	r3, [pc, #144]	@ (800a30c <HAL_RCC_OscConfig+0x244>)
 800a27c:	2200      	movs	r2, #0
 800a27e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a280:	f7fc fd70 	bl	8006d64 <HAL_GetTick>
 800a284:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a286:	e008      	b.n	800a29a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a288:	f7fc fd6c 	bl	8006d64 <HAL_GetTick>
 800a28c:	4602      	mov	r2, r0
 800a28e:	693b      	ldr	r3, [r7, #16]
 800a290:	1ad3      	subs	r3, r2, r3
 800a292:	2b02      	cmp	r3, #2
 800a294:	d901      	bls.n	800a29a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800a296:	2303      	movs	r3, #3
 800a298:	e187      	b.n	800a5aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a29a:	4b1b      	ldr	r3, [pc, #108]	@ (800a308 <HAL_RCC_OscConfig+0x240>)
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	f003 0302 	and.w	r3, r3, #2
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d1f0      	bne.n	800a288 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	f003 0308 	and.w	r3, r3, #8
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d036      	beq.n	800a320 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	695b      	ldr	r3, [r3, #20]
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d016      	beq.n	800a2e8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a2ba:	4b15      	ldr	r3, [pc, #84]	@ (800a310 <HAL_RCC_OscConfig+0x248>)
 800a2bc:	2201      	movs	r2, #1
 800a2be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a2c0:	f7fc fd50 	bl	8006d64 <HAL_GetTick>
 800a2c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a2c6:	e008      	b.n	800a2da <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a2c8:	f7fc fd4c 	bl	8006d64 <HAL_GetTick>
 800a2cc:	4602      	mov	r2, r0
 800a2ce:	693b      	ldr	r3, [r7, #16]
 800a2d0:	1ad3      	subs	r3, r2, r3
 800a2d2:	2b02      	cmp	r3, #2
 800a2d4:	d901      	bls.n	800a2da <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800a2d6:	2303      	movs	r3, #3
 800a2d8:	e167      	b.n	800a5aa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a2da:	4b0b      	ldr	r3, [pc, #44]	@ (800a308 <HAL_RCC_OscConfig+0x240>)
 800a2dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a2de:	f003 0302 	and.w	r3, r3, #2
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d0f0      	beq.n	800a2c8 <HAL_RCC_OscConfig+0x200>
 800a2e6:	e01b      	b.n	800a320 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a2e8:	4b09      	ldr	r3, [pc, #36]	@ (800a310 <HAL_RCC_OscConfig+0x248>)
 800a2ea:	2200      	movs	r2, #0
 800a2ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a2ee:	f7fc fd39 	bl	8006d64 <HAL_GetTick>
 800a2f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a2f4:	e00e      	b.n	800a314 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a2f6:	f7fc fd35 	bl	8006d64 <HAL_GetTick>
 800a2fa:	4602      	mov	r2, r0
 800a2fc:	693b      	ldr	r3, [r7, #16]
 800a2fe:	1ad3      	subs	r3, r2, r3
 800a300:	2b02      	cmp	r3, #2
 800a302:	d907      	bls.n	800a314 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800a304:	2303      	movs	r3, #3
 800a306:	e150      	b.n	800a5aa <HAL_RCC_OscConfig+0x4e2>
 800a308:	40023800 	.word	0x40023800
 800a30c:	42470000 	.word	0x42470000
 800a310:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a314:	4b88      	ldr	r3, [pc, #544]	@ (800a538 <HAL_RCC_OscConfig+0x470>)
 800a316:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a318:	f003 0302 	and.w	r3, r3, #2
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d1ea      	bne.n	800a2f6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	f003 0304 	and.w	r3, r3, #4
 800a328:	2b00      	cmp	r3, #0
 800a32a:	f000 8097 	beq.w	800a45c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a32e:	2300      	movs	r3, #0
 800a330:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a332:	4b81      	ldr	r3, [pc, #516]	@ (800a538 <HAL_RCC_OscConfig+0x470>)
 800a334:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a336:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d10f      	bne.n	800a35e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a33e:	2300      	movs	r3, #0
 800a340:	60bb      	str	r3, [r7, #8]
 800a342:	4b7d      	ldr	r3, [pc, #500]	@ (800a538 <HAL_RCC_OscConfig+0x470>)
 800a344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a346:	4a7c      	ldr	r2, [pc, #496]	@ (800a538 <HAL_RCC_OscConfig+0x470>)
 800a348:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a34c:	6413      	str	r3, [r2, #64]	@ 0x40
 800a34e:	4b7a      	ldr	r3, [pc, #488]	@ (800a538 <HAL_RCC_OscConfig+0x470>)
 800a350:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a352:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a356:	60bb      	str	r3, [r7, #8]
 800a358:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a35a:	2301      	movs	r3, #1
 800a35c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a35e:	4b77      	ldr	r3, [pc, #476]	@ (800a53c <HAL_RCC_OscConfig+0x474>)
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a366:	2b00      	cmp	r3, #0
 800a368:	d118      	bne.n	800a39c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800a36a:	4b74      	ldr	r3, [pc, #464]	@ (800a53c <HAL_RCC_OscConfig+0x474>)
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	4a73      	ldr	r2, [pc, #460]	@ (800a53c <HAL_RCC_OscConfig+0x474>)
 800a370:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a374:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a376:	f7fc fcf5 	bl	8006d64 <HAL_GetTick>
 800a37a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a37c:	e008      	b.n	800a390 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a37e:	f7fc fcf1 	bl	8006d64 <HAL_GetTick>
 800a382:	4602      	mov	r2, r0
 800a384:	693b      	ldr	r3, [r7, #16]
 800a386:	1ad3      	subs	r3, r2, r3
 800a388:	2b02      	cmp	r3, #2
 800a38a:	d901      	bls.n	800a390 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800a38c:	2303      	movs	r3, #3
 800a38e:	e10c      	b.n	800a5aa <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a390:	4b6a      	ldr	r3, [pc, #424]	@ (800a53c <HAL_RCC_OscConfig+0x474>)
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d0f0      	beq.n	800a37e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	689b      	ldr	r3, [r3, #8]
 800a3a0:	2b01      	cmp	r3, #1
 800a3a2:	d106      	bne.n	800a3b2 <HAL_RCC_OscConfig+0x2ea>
 800a3a4:	4b64      	ldr	r3, [pc, #400]	@ (800a538 <HAL_RCC_OscConfig+0x470>)
 800a3a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a3a8:	4a63      	ldr	r2, [pc, #396]	@ (800a538 <HAL_RCC_OscConfig+0x470>)
 800a3aa:	f043 0301 	orr.w	r3, r3, #1
 800a3ae:	6713      	str	r3, [r2, #112]	@ 0x70
 800a3b0:	e01c      	b.n	800a3ec <HAL_RCC_OscConfig+0x324>
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	689b      	ldr	r3, [r3, #8]
 800a3b6:	2b05      	cmp	r3, #5
 800a3b8:	d10c      	bne.n	800a3d4 <HAL_RCC_OscConfig+0x30c>
 800a3ba:	4b5f      	ldr	r3, [pc, #380]	@ (800a538 <HAL_RCC_OscConfig+0x470>)
 800a3bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a3be:	4a5e      	ldr	r2, [pc, #376]	@ (800a538 <HAL_RCC_OscConfig+0x470>)
 800a3c0:	f043 0304 	orr.w	r3, r3, #4
 800a3c4:	6713      	str	r3, [r2, #112]	@ 0x70
 800a3c6:	4b5c      	ldr	r3, [pc, #368]	@ (800a538 <HAL_RCC_OscConfig+0x470>)
 800a3c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a3ca:	4a5b      	ldr	r2, [pc, #364]	@ (800a538 <HAL_RCC_OscConfig+0x470>)
 800a3cc:	f043 0301 	orr.w	r3, r3, #1
 800a3d0:	6713      	str	r3, [r2, #112]	@ 0x70
 800a3d2:	e00b      	b.n	800a3ec <HAL_RCC_OscConfig+0x324>
 800a3d4:	4b58      	ldr	r3, [pc, #352]	@ (800a538 <HAL_RCC_OscConfig+0x470>)
 800a3d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a3d8:	4a57      	ldr	r2, [pc, #348]	@ (800a538 <HAL_RCC_OscConfig+0x470>)
 800a3da:	f023 0301 	bic.w	r3, r3, #1
 800a3de:	6713      	str	r3, [r2, #112]	@ 0x70
 800a3e0:	4b55      	ldr	r3, [pc, #340]	@ (800a538 <HAL_RCC_OscConfig+0x470>)
 800a3e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a3e4:	4a54      	ldr	r2, [pc, #336]	@ (800a538 <HAL_RCC_OscConfig+0x470>)
 800a3e6:	f023 0304 	bic.w	r3, r3, #4
 800a3ea:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	689b      	ldr	r3, [r3, #8]
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d015      	beq.n	800a420 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a3f4:	f7fc fcb6 	bl	8006d64 <HAL_GetTick>
 800a3f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a3fa:	e00a      	b.n	800a412 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a3fc:	f7fc fcb2 	bl	8006d64 <HAL_GetTick>
 800a400:	4602      	mov	r2, r0
 800a402:	693b      	ldr	r3, [r7, #16]
 800a404:	1ad3      	subs	r3, r2, r3
 800a406:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a40a:	4293      	cmp	r3, r2
 800a40c:	d901      	bls.n	800a412 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800a40e:	2303      	movs	r3, #3
 800a410:	e0cb      	b.n	800a5aa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a412:	4b49      	ldr	r3, [pc, #292]	@ (800a538 <HAL_RCC_OscConfig+0x470>)
 800a414:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a416:	f003 0302 	and.w	r3, r3, #2
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d0ee      	beq.n	800a3fc <HAL_RCC_OscConfig+0x334>
 800a41e:	e014      	b.n	800a44a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a420:	f7fc fca0 	bl	8006d64 <HAL_GetTick>
 800a424:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a426:	e00a      	b.n	800a43e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a428:	f7fc fc9c 	bl	8006d64 <HAL_GetTick>
 800a42c:	4602      	mov	r2, r0
 800a42e:	693b      	ldr	r3, [r7, #16]
 800a430:	1ad3      	subs	r3, r2, r3
 800a432:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a436:	4293      	cmp	r3, r2
 800a438:	d901      	bls.n	800a43e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800a43a:	2303      	movs	r3, #3
 800a43c:	e0b5      	b.n	800a5aa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a43e:	4b3e      	ldr	r3, [pc, #248]	@ (800a538 <HAL_RCC_OscConfig+0x470>)
 800a440:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a442:	f003 0302 	and.w	r3, r3, #2
 800a446:	2b00      	cmp	r3, #0
 800a448:	d1ee      	bne.n	800a428 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800a44a:	7dfb      	ldrb	r3, [r7, #23]
 800a44c:	2b01      	cmp	r3, #1
 800a44e:	d105      	bne.n	800a45c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a450:	4b39      	ldr	r3, [pc, #228]	@ (800a538 <HAL_RCC_OscConfig+0x470>)
 800a452:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a454:	4a38      	ldr	r2, [pc, #224]	@ (800a538 <HAL_RCC_OscConfig+0x470>)
 800a456:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a45a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	699b      	ldr	r3, [r3, #24]
 800a460:	2b00      	cmp	r3, #0
 800a462:	f000 80a1 	beq.w	800a5a8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a466:	4b34      	ldr	r3, [pc, #208]	@ (800a538 <HAL_RCC_OscConfig+0x470>)
 800a468:	689b      	ldr	r3, [r3, #8]
 800a46a:	f003 030c 	and.w	r3, r3, #12
 800a46e:	2b08      	cmp	r3, #8
 800a470:	d05c      	beq.n	800a52c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	699b      	ldr	r3, [r3, #24]
 800a476:	2b02      	cmp	r3, #2
 800a478:	d141      	bne.n	800a4fe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a47a:	4b31      	ldr	r3, [pc, #196]	@ (800a540 <HAL_RCC_OscConfig+0x478>)
 800a47c:	2200      	movs	r2, #0
 800a47e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a480:	f7fc fc70 	bl	8006d64 <HAL_GetTick>
 800a484:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a486:	e008      	b.n	800a49a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a488:	f7fc fc6c 	bl	8006d64 <HAL_GetTick>
 800a48c:	4602      	mov	r2, r0
 800a48e:	693b      	ldr	r3, [r7, #16]
 800a490:	1ad3      	subs	r3, r2, r3
 800a492:	2b02      	cmp	r3, #2
 800a494:	d901      	bls.n	800a49a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800a496:	2303      	movs	r3, #3
 800a498:	e087      	b.n	800a5aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a49a:	4b27      	ldr	r3, [pc, #156]	@ (800a538 <HAL_RCC_OscConfig+0x470>)
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d1f0      	bne.n	800a488 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	69da      	ldr	r2, [r3, #28]
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	6a1b      	ldr	r3, [r3, #32]
 800a4ae:	431a      	orrs	r2, r3
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4b4:	019b      	lsls	r3, r3, #6
 800a4b6:	431a      	orrs	r2, r3
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4bc:	085b      	lsrs	r3, r3, #1
 800a4be:	3b01      	subs	r3, #1
 800a4c0:	041b      	lsls	r3, r3, #16
 800a4c2:	431a      	orrs	r2, r3
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4c8:	061b      	lsls	r3, r3, #24
 800a4ca:	491b      	ldr	r1, [pc, #108]	@ (800a538 <HAL_RCC_OscConfig+0x470>)
 800a4cc:	4313      	orrs	r3, r2
 800a4ce:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a4d0:	4b1b      	ldr	r3, [pc, #108]	@ (800a540 <HAL_RCC_OscConfig+0x478>)
 800a4d2:	2201      	movs	r2, #1
 800a4d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a4d6:	f7fc fc45 	bl	8006d64 <HAL_GetTick>
 800a4da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a4dc:	e008      	b.n	800a4f0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a4de:	f7fc fc41 	bl	8006d64 <HAL_GetTick>
 800a4e2:	4602      	mov	r2, r0
 800a4e4:	693b      	ldr	r3, [r7, #16]
 800a4e6:	1ad3      	subs	r3, r2, r3
 800a4e8:	2b02      	cmp	r3, #2
 800a4ea:	d901      	bls.n	800a4f0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800a4ec:	2303      	movs	r3, #3
 800a4ee:	e05c      	b.n	800a5aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a4f0:	4b11      	ldr	r3, [pc, #68]	@ (800a538 <HAL_RCC_OscConfig+0x470>)
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d0f0      	beq.n	800a4de <HAL_RCC_OscConfig+0x416>
 800a4fc:	e054      	b.n	800a5a8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a4fe:	4b10      	ldr	r3, [pc, #64]	@ (800a540 <HAL_RCC_OscConfig+0x478>)
 800a500:	2200      	movs	r2, #0
 800a502:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a504:	f7fc fc2e 	bl	8006d64 <HAL_GetTick>
 800a508:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a50a:	e008      	b.n	800a51e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a50c:	f7fc fc2a 	bl	8006d64 <HAL_GetTick>
 800a510:	4602      	mov	r2, r0
 800a512:	693b      	ldr	r3, [r7, #16]
 800a514:	1ad3      	subs	r3, r2, r3
 800a516:	2b02      	cmp	r3, #2
 800a518:	d901      	bls.n	800a51e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800a51a:	2303      	movs	r3, #3
 800a51c:	e045      	b.n	800a5aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a51e:	4b06      	ldr	r3, [pc, #24]	@ (800a538 <HAL_RCC_OscConfig+0x470>)
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a526:	2b00      	cmp	r3, #0
 800a528:	d1f0      	bne.n	800a50c <HAL_RCC_OscConfig+0x444>
 800a52a:	e03d      	b.n	800a5a8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	699b      	ldr	r3, [r3, #24]
 800a530:	2b01      	cmp	r3, #1
 800a532:	d107      	bne.n	800a544 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800a534:	2301      	movs	r3, #1
 800a536:	e038      	b.n	800a5aa <HAL_RCC_OscConfig+0x4e2>
 800a538:	40023800 	.word	0x40023800
 800a53c:	40007000 	.word	0x40007000
 800a540:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800a544:	4b1b      	ldr	r3, [pc, #108]	@ (800a5b4 <HAL_RCC_OscConfig+0x4ec>)
 800a546:	685b      	ldr	r3, [r3, #4]
 800a548:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	699b      	ldr	r3, [r3, #24]
 800a54e:	2b01      	cmp	r3, #1
 800a550:	d028      	beq.n	800a5a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a55c:	429a      	cmp	r2, r3
 800a55e:	d121      	bne.n	800a5a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800a560:	68fb      	ldr	r3, [r7, #12]
 800a562:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a56a:	429a      	cmp	r2, r3
 800a56c:	d11a      	bne.n	800a5a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800a56e:	68fa      	ldr	r2, [r7, #12]
 800a570:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800a574:	4013      	ands	r3, r2
 800a576:	687a      	ldr	r2, [r7, #4]
 800a578:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800a57a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800a57c:	4293      	cmp	r3, r2
 800a57e:	d111      	bne.n	800a5a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a58a:	085b      	lsrs	r3, r3, #1
 800a58c:	3b01      	subs	r3, #1
 800a58e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800a590:	429a      	cmp	r2, r3
 800a592:	d107      	bne.n	800a5a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a59e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800a5a0:	429a      	cmp	r2, r3
 800a5a2:	d001      	beq.n	800a5a8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800a5a4:	2301      	movs	r3, #1
 800a5a6:	e000      	b.n	800a5aa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800a5a8:	2300      	movs	r3, #0
}
 800a5aa:	4618      	mov	r0, r3
 800a5ac:	3718      	adds	r7, #24
 800a5ae:	46bd      	mov	sp, r7
 800a5b0:	bd80      	pop	{r7, pc}
 800a5b2:	bf00      	nop
 800a5b4:	40023800 	.word	0x40023800

0800a5b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a5b8:	b580      	push	{r7, lr}
 800a5ba:	b084      	sub	sp, #16
 800a5bc:	af00      	add	r7, sp, #0
 800a5be:	6078      	str	r0, [r7, #4]
 800a5c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d101      	bne.n	800a5cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a5c8:	2301      	movs	r3, #1
 800a5ca:	e0cc      	b.n	800a766 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a5cc:	4b68      	ldr	r3, [pc, #416]	@ (800a770 <HAL_RCC_ClockConfig+0x1b8>)
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	f003 0307 	and.w	r3, r3, #7
 800a5d4:	683a      	ldr	r2, [r7, #0]
 800a5d6:	429a      	cmp	r2, r3
 800a5d8:	d90c      	bls.n	800a5f4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a5da:	4b65      	ldr	r3, [pc, #404]	@ (800a770 <HAL_RCC_ClockConfig+0x1b8>)
 800a5dc:	683a      	ldr	r2, [r7, #0]
 800a5de:	b2d2      	uxtb	r2, r2
 800a5e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a5e2:	4b63      	ldr	r3, [pc, #396]	@ (800a770 <HAL_RCC_ClockConfig+0x1b8>)
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	f003 0307 	and.w	r3, r3, #7
 800a5ea:	683a      	ldr	r2, [r7, #0]
 800a5ec:	429a      	cmp	r2, r3
 800a5ee:	d001      	beq.n	800a5f4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800a5f0:	2301      	movs	r3, #1
 800a5f2:	e0b8      	b.n	800a766 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	f003 0302 	and.w	r3, r3, #2
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d020      	beq.n	800a642 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	f003 0304 	and.w	r3, r3, #4
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d005      	beq.n	800a618 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a60c:	4b59      	ldr	r3, [pc, #356]	@ (800a774 <HAL_RCC_ClockConfig+0x1bc>)
 800a60e:	689b      	ldr	r3, [r3, #8]
 800a610:	4a58      	ldr	r2, [pc, #352]	@ (800a774 <HAL_RCC_ClockConfig+0x1bc>)
 800a612:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800a616:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	f003 0308 	and.w	r3, r3, #8
 800a620:	2b00      	cmp	r3, #0
 800a622:	d005      	beq.n	800a630 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800a624:	4b53      	ldr	r3, [pc, #332]	@ (800a774 <HAL_RCC_ClockConfig+0x1bc>)
 800a626:	689b      	ldr	r3, [r3, #8]
 800a628:	4a52      	ldr	r2, [pc, #328]	@ (800a774 <HAL_RCC_ClockConfig+0x1bc>)
 800a62a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800a62e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a630:	4b50      	ldr	r3, [pc, #320]	@ (800a774 <HAL_RCC_ClockConfig+0x1bc>)
 800a632:	689b      	ldr	r3, [r3, #8]
 800a634:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	689b      	ldr	r3, [r3, #8]
 800a63c:	494d      	ldr	r1, [pc, #308]	@ (800a774 <HAL_RCC_ClockConfig+0x1bc>)
 800a63e:	4313      	orrs	r3, r2
 800a640:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	f003 0301 	and.w	r3, r3, #1
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	d044      	beq.n	800a6d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	685b      	ldr	r3, [r3, #4]
 800a652:	2b01      	cmp	r3, #1
 800a654:	d107      	bne.n	800a666 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a656:	4b47      	ldr	r3, [pc, #284]	@ (800a774 <HAL_RCC_ClockConfig+0x1bc>)
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d119      	bne.n	800a696 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a662:	2301      	movs	r3, #1
 800a664:	e07f      	b.n	800a766 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	685b      	ldr	r3, [r3, #4]
 800a66a:	2b02      	cmp	r3, #2
 800a66c:	d003      	beq.n	800a676 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a672:	2b03      	cmp	r3, #3
 800a674:	d107      	bne.n	800a686 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a676:	4b3f      	ldr	r3, [pc, #252]	@ (800a774 <HAL_RCC_ClockConfig+0x1bc>)
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a67e:	2b00      	cmp	r3, #0
 800a680:	d109      	bne.n	800a696 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a682:	2301      	movs	r3, #1
 800a684:	e06f      	b.n	800a766 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a686:	4b3b      	ldr	r3, [pc, #236]	@ (800a774 <HAL_RCC_ClockConfig+0x1bc>)
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	f003 0302 	and.w	r3, r3, #2
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d101      	bne.n	800a696 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a692:	2301      	movs	r3, #1
 800a694:	e067      	b.n	800a766 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a696:	4b37      	ldr	r3, [pc, #220]	@ (800a774 <HAL_RCC_ClockConfig+0x1bc>)
 800a698:	689b      	ldr	r3, [r3, #8]
 800a69a:	f023 0203 	bic.w	r2, r3, #3
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	685b      	ldr	r3, [r3, #4]
 800a6a2:	4934      	ldr	r1, [pc, #208]	@ (800a774 <HAL_RCC_ClockConfig+0x1bc>)
 800a6a4:	4313      	orrs	r3, r2
 800a6a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800a6a8:	f7fc fb5c 	bl	8006d64 <HAL_GetTick>
 800a6ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a6ae:	e00a      	b.n	800a6c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a6b0:	f7fc fb58 	bl	8006d64 <HAL_GetTick>
 800a6b4:	4602      	mov	r2, r0
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	1ad3      	subs	r3, r2, r3
 800a6ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a6be:	4293      	cmp	r3, r2
 800a6c0:	d901      	bls.n	800a6c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800a6c2:	2303      	movs	r3, #3
 800a6c4:	e04f      	b.n	800a766 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a6c6:	4b2b      	ldr	r3, [pc, #172]	@ (800a774 <HAL_RCC_ClockConfig+0x1bc>)
 800a6c8:	689b      	ldr	r3, [r3, #8]
 800a6ca:	f003 020c 	and.w	r2, r3, #12
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	685b      	ldr	r3, [r3, #4]
 800a6d2:	009b      	lsls	r3, r3, #2
 800a6d4:	429a      	cmp	r2, r3
 800a6d6:	d1eb      	bne.n	800a6b0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a6d8:	4b25      	ldr	r3, [pc, #148]	@ (800a770 <HAL_RCC_ClockConfig+0x1b8>)
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	f003 0307 	and.w	r3, r3, #7
 800a6e0:	683a      	ldr	r2, [r7, #0]
 800a6e2:	429a      	cmp	r2, r3
 800a6e4:	d20c      	bcs.n	800a700 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a6e6:	4b22      	ldr	r3, [pc, #136]	@ (800a770 <HAL_RCC_ClockConfig+0x1b8>)
 800a6e8:	683a      	ldr	r2, [r7, #0]
 800a6ea:	b2d2      	uxtb	r2, r2
 800a6ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a6ee:	4b20      	ldr	r3, [pc, #128]	@ (800a770 <HAL_RCC_ClockConfig+0x1b8>)
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	f003 0307 	and.w	r3, r3, #7
 800a6f6:	683a      	ldr	r2, [r7, #0]
 800a6f8:	429a      	cmp	r2, r3
 800a6fa:	d001      	beq.n	800a700 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800a6fc:	2301      	movs	r3, #1
 800a6fe:	e032      	b.n	800a766 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	f003 0304 	and.w	r3, r3, #4
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d008      	beq.n	800a71e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a70c:	4b19      	ldr	r3, [pc, #100]	@ (800a774 <HAL_RCC_ClockConfig+0x1bc>)
 800a70e:	689b      	ldr	r3, [r3, #8]
 800a710:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	68db      	ldr	r3, [r3, #12]
 800a718:	4916      	ldr	r1, [pc, #88]	@ (800a774 <HAL_RCC_ClockConfig+0x1bc>)
 800a71a:	4313      	orrs	r3, r2
 800a71c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	f003 0308 	and.w	r3, r3, #8
 800a726:	2b00      	cmp	r3, #0
 800a728:	d009      	beq.n	800a73e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a72a:	4b12      	ldr	r3, [pc, #72]	@ (800a774 <HAL_RCC_ClockConfig+0x1bc>)
 800a72c:	689b      	ldr	r3, [r3, #8]
 800a72e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	691b      	ldr	r3, [r3, #16]
 800a736:	00db      	lsls	r3, r3, #3
 800a738:	490e      	ldr	r1, [pc, #56]	@ (800a774 <HAL_RCC_ClockConfig+0x1bc>)
 800a73a:	4313      	orrs	r3, r2
 800a73c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800a73e:	f000 f821 	bl	800a784 <HAL_RCC_GetSysClockFreq>
 800a742:	4602      	mov	r2, r0
 800a744:	4b0b      	ldr	r3, [pc, #44]	@ (800a774 <HAL_RCC_ClockConfig+0x1bc>)
 800a746:	689b      	ldr	r3, [r3, #8]
 800a748:	091b      	lsrs	r3, r3, #4
 800a74a:	f003 030f 	and.w	r3, r3, #15
 800a74e:	490a      	ldr	r1, [pc, #40]	@ (800a778 <HAL_RCC_ClockConfig+0x1c0>)
 800a750:	5ccb      	ldrb	r3, [r1, r3]
 800a752:	fa22 f303 	lsr.w	r3, r2, r3
 800a756:	4a09      	ldr	r2, [pc, #36]	@ (800a77c <HAL_RCC_ClockConfig+0x1c4>)
 800a758:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800a75a:	4b09      	ldr	r3, [pc, #36]	@ (800a780 <HAL_RCC_ClockConfig+0x1c8>)
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	4618      	mov	r0, r3
 800a760:	f7fc fabc 	bl	8006cdc <HAL_InitTick>

  return HAL_OK;
 800a764:	2300      	movs	r3, #0
}
 800a766:	4618      	mov	r0, r3
 800a768:	3710      	adds	r7, #16
 800a76a:	46bd      	mov	sp, r7
 800a76c:	bd80      	pop	{r7, pc}
 800a76e:	bf00      	nop
 800a770:	40023c00 	.word	0x40023c00
 800a774:	40023800 	.word	0x40023800
 800a778:	0800d848 	.word	0x0800d848
 800a77c:	20000550 	.word	0x20000550
 800a780:	20000554 	.word	0x20000554

0800a784 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a784:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a788:	b094      	sub	sp, #80	@ 0x50
 800a78a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800a78c:	2300      	movs	r3, #0
 800a78e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800a790:	2300      	movs	r3, #0
 800a792:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800a794:	2300      	movs	r3, #0
 800a796:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800a798:	2300      	movs	r3, #0
 800a79a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a79c:	4b79      	ldr	r3, [pc, #484]	@ (800a984 <HAL_RCC_GetSysClockFreq+0x200>)
 800a79e:	689b      	ldr	r3, [r3, #8]
 800a7a0:	f003 030c 	and.w	r3, r3, #12
 800a7a4:	2b08      	cmp	r3, #8
 800a7a6:	d00d      	beq.n	800a7c4 <HAL_RCC_GetSysClockFreq+0x40>
 800a7a8:	2b08      	cmp	r3, #8
 800a7aa:	f200 80e1 	bhi.w	800a970 <HAL_RCC_GetSysClockFreq+0x1ec>
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d002      	beq.n	800a7b8 <HAL_RCC_GetSysClockFreq+0x34>
 800a7b2:	2b04      	cmp	r3, #4
 800a7b4:	d003      	beq.n	800a7be <HAL_RCC_GetSysClockFreq+0x3a>
 800a7b6:	e0db      	b.n	800a970 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800a7b8:	4b73      	ldr	r3, [pc, #460]	@ (800a988 <HAL_RCC_GetSysClockFreq+0x204>)
 800a7ba:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800a7bc:	e0db      	b.n	800a976 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800a7be:	4b73      	ldr	r3, [pc, #460]	@ (800a98c <HAL_RCC_GetSysClockFreq+0x208>)
 800a7c0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800a7c2:	e0d8      	b.n	800a976 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a7c4:	4b6f      	ldr	r3, [pc, #444]	@ (800a984 <HAL_RCC_GetSysClockFreq+0x200>)
 800a7c6:	685b      	ldr	r3, [r3, #4]
 800a7c8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a7cc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800a7ce:	4b6d      	ldr	r3, [pc, #436]	@ (800a984 <HAL_RCC_GetSysClockFreq+0x200>)
 800a7d0:	685b      	ldr	r3, [r3, #4]
 800a7d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d063      	beq.n	800a8a2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a7da:	4b6a      	ldr	r3, [pc, #424]	@ (800a984 <HAL_RCC_GetSysClockFreq+0x200>)
 800a7dc:	685b      	ldr	r3, [r3, #4]
 800a7de:	099b      	lsrs	r3, r3, #6
 800a7e0:	2200      	movs	r2, #0
 800a7e2:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a7e4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800a7e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a7ec:	633b      	str	r3, [r7, #48]	@ 0x30
 800a7ee:	2300      	movs	r3, #0
 800a7f0:	637b      	str	r3, [r7, #52]	@ 0x34
 800a7f2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800a7f6:	4622      	mov	r2, r4
 800a7f8:	462b      	mov	r3, r5
 800a7fa:	f04f 0000 	mov.w	r0, #0
 800a7fe:	f04f 0100 	mov.w	r1, #0
 800a802:	0159      	lsls	r1, r3, #5
 800a804:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800a808:	0150      	lsls	r0, r2, #5
 800a80a:	4602      	mov	r2, r0
 800a80c:	460b      	mov	r3, r1
 800a80e:	4621      	mov	r1, r4
 800a810:	1a51      	subs	r1, r2, r1
 800a812:	6139      	str	r1, [r7, #16]
 800a814:	4629      	mov	r1, r5
 800a816:	eb63 0301 	sbc.w	r3, r3, r1
 800a81a:	617b      	str	r3, [r7, #20]
 800a81c:	f04f 0200 	mov.w	r2, #0
 800a820:	f04f 0300 	mov.w	r3, #0
 800a824:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a828:	4659      	mov	r1, fp
 800a82a:	018b      	lsls	r3, r1, #6
 800a82c:	4651      	mov	r1, sl
 800a82e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800a832:	4651      	mov	r1, sl
 800a834:	018a      	lsls	r2, r1, #6
 800a836:	4651      	mov	r1, sl
 800a838:	ebb2 0801 	subs.w	r8, r2, r1
 800a83c:	4659      	mov	r1, fp
 800a83e:	eb63 0901 	sbc.w	r9, r3, r1
 800a842:	f04f 0200 	mov.w	r2, #0
 800a846:	f04f 0300 	mov.w	r3, #0
 800a84a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a84e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a852:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a856:	4690      	mov	r8, r2
 800a858:	4699      	mov	r9, r3
 800a85a:	4623      	mov	r3, r4
 800a85c:	eb18 0303 	adds.w	r3, r8, r3
 800a860:	60bb      	str	r3, [r7, #8]
 800a862:	462b      	mov	r3, r5
 800a864:	eb49 0303 	adc.w	r3, r9, r3
 800a868:	60fb      	str	r3, [r7, #12]
 800a86a:	f04f 0200 	mov.w	r2, #0
 800a86e:	f04f 0300 	mov.w	r3, #0
 800a872:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800a876:	4629      	mov	r1, r5
 800a878:	024b      	lsls	r3, r1, #9
 800a87a:	4621      	mov	r1, r4
 800a87c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800a880:	4621      	mov	r1, r4
 800a882:	024a      	lsls	r2, r1, #9
 800a884:	4610      	mov	r0, r2
 800a886:	4619      	mov	r1, r3
 800a888:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a88a:	2200      	movs	r2, #0
 800a88c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a88e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a890:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800a894:	f7f5 fcf4 	bl	8000280 <__aeabi_uldivmod>
 800a898:	4602      	mov	r2, r0
 800a89a:	460b      	mov	r3, r1
 800a89c:	4613      	mov	r3, r2
 800a89e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a8a0:	e058      	b.n	800a954 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a8a2:	4b38      	ldr	r3, [pc, #224]	@ (800a984 <HAL_RCC_GetSysClockFreq+0x200>)
 800a8a4:	685b      	ldr	r3, [r3, #4]
 800a8a6:	099b      	lsrs	r3, r3, #6
 800a8a8:	2200      	movs	r2, #0
 800a8aa:	4618      	mov	r0, r3
 800a8ac:	4611      	mov	r1, r2
 800a8ae:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800a8b2:	623b      	str	r3, [r7, #32]
 800a8b4:	2300      	movs	r3, #0
 800a8b6:	627b      	str	r3, [r7, #36]	@ 0x24
 800a8b8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800a8bc:	4642      	mov	r2, r8
 800a8be:	464b      	mov	r3, r9
 800a8c0:	f04f 0000 	mov.w	r0, #0
 800a8c4:	f04f 0100 	mov.w	r1, #0
 800a8c8:	0159      	lsls	r1, r3, #5
 800a8ca:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800a8ce:	0150      	lsls	r0, r2, #5
 800a8d0:	4602      	mov	r2, r0
 800a8d2:	460b      	mov	r3, r1
 800a8d4:	4641      	mov	r1, r8
 800a8d6:	ebb2 0a01 	subs.w	sl, r2, r1
 800a8da:	4649      	mov	r1, r9
 800a8dc:	eb63 0b01 	sbc.w	fp, r3, r1
 800a8e0:	f04f 0200 	mov.w	r2, #0
 800a8e4:	f04f 0300 	mov.w	r3, #0
 800a8e8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800a8ec:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800a8f0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800a8f4:	ebb2 040a 	subs.w	r4, r2, sl
 800a8f8:	eb63 050b 	sbc.w	r5, r3, fp
 800a8fc:	f04f 0200 	mov.w	r2, #0
 800a900:	f04f 0300 	mov.w	r3, #0
 800a904:	00eb      	lsls	r3, r5, #3
 800a906:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a90a:	00e2      	lsls	r2, r4, #3
 800a90c:	4614      	mov	r4, r2
 800a90e:	461d      	mov	r5, r3
 800a910:	4643      	mov	r3, r8
 800a912:	18e3      	adds	r3, r4, r3
 800a914:	603b      	str	r3, [r7, #0]
 800a916:	464b      	mov	r3, r9
 800a918:	eb45 0303 	adc.w	r3, r5, r3
 800a91c:	607b      	str	r3, [r7, #4]
 800a91e:	f04f 0200 	mov.w	r2, #0
 800a922:	f04f 0300 	mov.w	r3, #0
 800a926:	e9d7 4500 	ldrd	r4, r5, [r7]
 800a92a:	4629      	mov	r1, r5
 800a92c:	028b      	lsls	r3, r1, #10
 800a92e:	4621      	mov	r1, r4
 800a930:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800a934:	4621      	mov	r1, r4
 800a936:	028a      	lsls	r2, r1, #10
 800a938:	4610      	mov	r0, r2
 800a93a:	4619      	mov	r1, r3
 800a93c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a93e:	2200      	movs	r2, #0
 800a940:	61bb      	str	r3, [r7, #24]
 800a942:	61fa      	str	r2, [r7, #28]
 800a944:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a948:	f7f5 fc9a 	bl	8000280 <__aeabi_uldivmod>
 800a94c:	4602      	mov	r2, r0
 800a94e:	460b      	mov	r3, r1
 800a950:	4613      	mov	r3, r2
 800a952:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800a954:	4b0b      	ldr	r3, [pc, #44]	@ (800a984 <HAL_RCC_GetSysClockFreq+0x200>)
 800a956:	685b      	ldr	r3, [r3, #4]
 800a958:	0c1b      	lsrs	r3, r3, #16
 800a95a:	f003 0303 	and.w	r3, r3, #3
 800a95e:	3301      	adds	r3, #1
 800a960:	005b      	lsls	r3, r3, #1
 800a962:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800a964:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a966:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a968:	fbb2 f3f3 	udiv	r3, r2, r3
 800a96c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800a96e:	e002      	b.n	800a976 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800a970:	4b05      	ldr	r3, [pc, #20]	@ (800a988 <HAL_RCC_GetSysClockFreq+0x204>)
 800a972:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800a974:	bf00      	nop
    }
  }
  return sysclockfreq;
 800a976:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800a978:	4618      	mov	r0, r3
 800a97a:	3750      	adds	r7, #80	@ 0x50
 800a97c:	46bd      	mov	sp, r7
 800a97e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a982:	bf00      	nop
 800a984:	40023800 	.word	0x40023800
 800a988:	00f42400 	.word	0x00f42400
 800a98c:	007a1200 	.word	0x007a1200

0800a990 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a990:	b480      	push	{r7}
 800a992:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a994:	4b03      	ldr	r3, [pc, #12]	@ (800a9a4 <HAL_RCC_GetHCLKFreq+0x14>)
 800a996:	681b      	ldr	r3, [r3, #0]
}
 800a998:	4618      	mov	r0, r3
 800a99a:	46bd      	mov	sp, r7
 800a99c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9a0:	4770      	bx	lr
 800a9a2:	bf00      	nop
 800a9a4:	20000550 	.word	0x20000550

0800a9a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a9a8:	b580      	push	{r7, lr}
 800a9aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800a9ac:	f7ff fff0 	bl	800a990 <HAL_RCC_GetHCLKFreq>
 800a9b0:	4602      	mov	r2, r0
 800a9b2:	4b05      	ldr	r3, [pc, #20]	@ (800a9c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 800a9b4:	689b      	ldr	r3, [r3, #8]
 800a9b6:	0a9b      	lsrs	r3, r3, #10
 800a9b8:	f003 0307 	and.w	r3, r3, #7
 800a9bc:	4903      	ldr	r1, [pc, #12]	@ (800a9cc <HAL_RCC_GetPCLK1Freq+0x24>)
 800a9be:	5ccb      	ldrb	r3, [r1, r3]
 800a9c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a9c4:	4618      	mov	r0, r3
 800a9c6:	bd80      	pop	{r7, pc}
 800a9c8:	40023800 	.word	0x40023800
 800a9cc:	0800d858 	.word	0x0800d858

0800a9d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a9d0:	b580      	push	{r7, lr}
 800a9d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800a9d4:	f7ff ffdc 	bl	800a990 <HAL_RCC_GetHCLKFreq>
 800a9d8:	4602      	mov	r2, r0
 800a9da:	4b05      	ldr	r3, [pc, #20]	@ (800a9f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800a9dc:	689b      	ldr	r3, [r3, #8]
 800a9de:	0b5b      	lsrs	r3, r3, #13
 800a9e0:	f003 0307 	and.w	r3, r3, #7
 800a9e4:	4903      	ldr	r1, [pc, #12]	@ (800a9f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a9e6:	5ccb      	ldrb	r3, [r1, r3]
 800a9e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a9ec:	4618      	mov	r0, r3
 800a9ee:	bd80      	pop	{r7, pc}
 800a9f0:	40023800 	.word	0x40023800
 800a9f4:	0800d858 	.word	0x0800d858

0800a9f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a9f8:	b580      	push	{r7, lr}
 800a9fa:	b082      	sub	sp, #8
 800a9fc:	af00      	add	r7, sp, #0
 800a9fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d101      	bne.n	800aa0a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800aa06:	2301      	movs	r3, #1
 800aa08:	e041      	b.n	800aa8e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800aa10:	b2db      	uxtb	r3, r3
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d106      	bne.n	800aa24 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	2200      	movs	r2, #0
 800aa1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800aa1e:	6878      	ldr	r0, [r7, #4]
 800aa20:	f7fb ff84 	bl	800692c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	2202      	movs	r2, #2
 800aa28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	681a      	ldr	r2, [r3, #0]
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	3304      	adds	r3, #4
 800aa34:	4619      	mov	r1, r3
 800aa36:	4610      	mov	r0, r2
 800aa38:	f000 fa70 	bl	800af1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	2201      	movs	r2, #1
 800aa40:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	2201      	movs	r2, #1
 800aa48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	2201      	movs	r2, #1
 800aa50:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	2201      	movs	r2, #1
 800aa58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	2201      	movs	r2, #1
 800aa60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	2201      	movs	r2, #1
 800aa68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	2201      	movs	r2, #1
 800aa70:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	2201      	movs	r2, #1
 800aa78:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	2201      	movs	r2, #1
 800aa80:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	2201      	movs	r2, #1
 800aa88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800aa8c:	2300      	movs	r3, #0
}
 800aa8e:	4618      	mov	r0, r3
 800aa90:	3708      	adds	r7, #8
 800aa92:	46bd      	mov	sp, r7
 800aa94:	bd80      	pop	{r7, pc}
	...

0800aa98 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800aa98:	b480      	push	{r7}
 800aa9a:	b085      	sub	sp, #20
 800aa9c:	af00      	add	r7, sp, #0
 800aa9e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800aaa6:	b2db      	uxtb	r3, r3
 800aaa8:	2b01      	cmp	r3, #1
 800aaaa:	d001      	beq.n	800aab0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800aaac:	2301      	movs	r3, #1
 800aaae:	e044      	b.n	800ab3a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	2202      	movs	r2, #2
 800aab4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	68da      	ldr	r2, [r3, #12]
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	f042 0201 	orr.w	r2, r2, #1
 800aac6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	4a1e      	ldr	r2, [pc, #120]	@ (800ab48 <HAL_TIM_Base_Start_IT+0xb0>)
 800aace:	4293      	cmp	r3, r2
 800aad0:	d018      	beq.n	800ab04 <HAL_TIM_Base_Start_IT+0x6c>
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aada:	d013      	beq.n	800ab04 <HAL_TIM_Base_Start_IT+0x6c>
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	4a1a      	ldr	r2, [pc, #104]	@ (800ab4c <HAL_TIM_Base_Start_IT+0xb4>)
 800aae2:	4293      	cmp	r3, r2
 800aae4:	d00e      	beq.n	800ab04 <HAL_TIM_Base_Start_IT+0x6c>
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	4a19      	ldr	r2, [pc, #100]	@ (800ab50 <HAL_TIM_Base_Start_IT+0xb8>)
 800aaec:	4293      	cmp	r3, r2
 800aaee:	d009      	beq.n	800ab04 <HAL_TIM_Base_Start_IT+0x6c>
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	4a17      	ldr	r2, [pc, #92]	@ (800ab54 <HAL_TIM_Base_Start_IT+0xbc>)
 800aaf6:	4293      	cmp	r3, r2
 800aaf8:	d004      	beq.n	800ab04 <HAL_TIM_Base_Start_IT+0x6c>
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	4a16      	ldr	r2, [pc, #88]	@ (800ab58 <HAL_TIM_Base_Start_IT+0xc0>)
 800ab00:	4293      	cmp	r3, r2
 800ab02:	d111      	bne.n	800ab28 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	689b      	ldr	r3, [r3, #8]
 800ab0a:	f003 0307 	and.w	r3, r3, #7
 800ab0e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	2b06      	cmp	r3, #6
 800ab14:	d010      	beq.n	800ab38 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	681a      	ldr	r2, [r3, #0]
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	f042 0201 	orr.w	r2, r2, #1
 800ab24:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ab26:	e007      	b.n	800ab38 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	681a      	ldr	r2, [r3, #0]
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	f042 0201 	orr.w	r2, r2, #1
 800ab36:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800ab38:	2300      	movs	r3, #0
}
 800ab3a:	4618      	mov	r0, r3
 800ab3c:	3714      	adds	r7, #20
 800ab3e:	46bd      	mov	sp, r7
 800ab40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab44:	4770      	bx	lr
 800ab46:	bf00      	nop
 800ab48:	40010000 	.word	0x40010000
 800ab4c:	40000400 	.word	0x40000400
 800ab50:	40000800 	.word	0x40000800
 800ab54:	40000c00 	.word	0x40000c00
 800ab58:	40014000 	.word	0x40014000

0800ab5c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ab5c:	b580      	push	{r7, lr}
 800ab5e:	b084      	sub	sp, #16
 800ab60:	af00      	add	r7, sp, #0
 800ab62:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	68db      	ldr	r3, [r3, #12]
 800ab6a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	691b      	ldr	r3, [r3, #16]
 800ab72:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800ab74:	68bb      	ldr	r3, [r7, #8]
 800ab76:	f003 0302 	and.w	r3, r3, #2
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d020      	beq.n	800abc0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	f003 0302 	and.w	r3, r3, #2
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d01b      	beq.n	800abc0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	f06f 0202 	mvn.w	r2, #2
 800ab90:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	2201      	movs	r2, #1
 800ab96:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	699b      	ldr	r3, [r3, #24]
 800ab9e:	f003 0303 	and.w	r3, r3, #3
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d003      	beq.n	800abae <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800aba6:	6878      	ldr	r0, [r7, #4]
 800aba8:	f000 f999 	bl	800aede <HAL_TIM_IC_CaptureCallback>
 800abac:	e005      	b.n	800abba <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800abae:	6878      	ldr	r0, [r7, #4]
 800abb0:	f000 f98b 	bl	800aeca <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800abb4:	6878      	ldr	r0, [r7, #4]
 800abb6:	f000 f99c 	bl	800aef2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	2200      	movs	r2, #0
 800abbe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800abc0:	68bb      	ldr	r3, [r7, #8]
 800abc2:	f003 0304 	and.w	r3, r3, #4
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	d020      	beq.n	800ac0c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	f003 0304 	and.w	r3, r3, #4
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d01b      	beq.n	800ac0c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	f06f 0204 	mvn.w	r2, #4
 800abdc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	2202      	movs	r2, #2
 800abe2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	699b      	ldr	r3, [r3, #24]
 800abea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d003      	beq.n	800abfa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800abf2:	6878      	ldr	r0, [r7, #4]
 800abf4:	f000 f973 	bl	800aede <HAL_TIM_IC_CaptureCallback>
 800abf8:	e005      	b.n	800ac06 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800abfa:	6878      	ldr	r0, [r7, #4]
 800abfc:	f000 f965 	bl	800aeca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ac00:	6878      	ldr	r0, [r7, #4]
 800ac02:	f000 f976 	bl	800aef2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	2200      	movs	r2, #0
 800ac0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800ac0c:	68bb      	ldr	r3, [r7, #8]
 800ac0e:	f003 0308 	and.w	r3, r3, #8
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d020      	beq.n	800ac58 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	f003 0308 	and.w	r3, r3, #8
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d01b      	beq.n	800ac58 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	f06f 0208 	mvn.w	r2, #8
 800ac28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	2204      	movs	r2, #4
 800ac2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	69db      	ldr	r3, [r3, #28]
 800ac36:	f003 0303 	and.w	r3, r3, #3
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d003      	beq.n	800ac46 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ac3e:	6878      	ldr	r0, [r7, #4]
 800ac40:	f000 f94d 	bl	800aede <HAL_TIM_IC_CaptureCallback>
 800ac44:	e005      	b.n	800ac52 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ac46:	6878      	ldr	r0, [r7, #4]
 800ac48:	f000 f93f 	bl	800aeca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ac4c:	6878      	ldr	r0, [r7, #4]
 800ac4e:	f000 f950 	bl	800aef2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	2200      	movs	r2, #0
 800ac56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800ac58:	68bb      	ldr	r3, [r7, #8]
 800ac5a:	f003 0310 	and.w	r3, r3, #16
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d020      	beq.n	800aca4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	f003 0310 	and.w	r3, r3, #16
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	d01b      	beq.n	800aca4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	f06f 0210 	mvn.w	r2, #16
 800ac74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	2208      	movs	r2, #8
 800ac7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	69db      	ldr	r3, [r3, #28]
 800ac82:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d003      	beq.n	800ac92 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ac8a:	6878      	ldr	r0, [r7, #4]
 800ac8c:	f000 f927 	bl	800aede <HAL_TIM_IC_CaptureCallback>
 800ac90:	e005      	b.n	800ac9e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ac92:	6878      	ldr	r0, [r7, #4]
 800ac94:	f000 f919 	bl	800aeca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ac98:	6878      	ldr	r0, [r7, #4]
 800ac9a:	f000 f92a 	bl	800aef2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	2200      	movs	r2, #0
 800aca2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800aca4:	68bb      	ldr	r3, [r7, #8]
 800aca6:	f003 0301 	and.w	r3, r3, #1
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d00c      	beq.n	800acc8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	f003 0301 	and.w	r3, r3, #1
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	d007      	beq.n	800acc8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	f06f 0201 	mvn.w	r2, #1
 800acc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800acc2:	6878      	ldr	r0, [r7, #4]
 800acc4:	f7f8 ff30 	bl	8003b28 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800acc8:	68bb      	ldr	r3, [r7, #8]
 800acca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800acce:	2b00      	cmp	r3, #0
 800acd0:	d00c      	beq.n	800acec <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d007      	beq.n	800acec <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800ace4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800ace6:	6878      	ldr	r0, [r7, #4]
 800ace8:	f000 fab0 	bl	800b24c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800acec:	68bb      	ldr	r3, [r7, #8]
 800acee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	d00c      	beq.n	800ad10 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d007      	beq.n	800ad10 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800ad08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800ad0a:	6878      	ldr	r0, [r7, #4]
 800ad0c:	f000 f8fb 	bl	800af06 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800ad10:	68bb      	ldr	r3, [r7, #8]
 800ad12:	f003 0320 	and.w	r3, r3, #32
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	d00c      	beq.n	800ad34 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	f003 0320 	and.w	r3, r3, #32
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	d007      	beq.n	800ad34 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	f06f 0220 	mvn.w	r2, #32
 800ad2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ad2e:	6878      	ldr	r0, [r7, #4]
 800ad30:	f000 fa82 	bl	800b238 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ad34:	bf00      	nop
 800ad36:	3710      	adds	r7, #16
 800ad38:	46bd      	mov	sp, r7
 800ad3a:	bd80      	pop	{r7, pc}

0800ad3c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ad3c:	b580      	push	{r7, lr}
 800ad3e:	b084      	sub	sp, #16
 800ad40:	af00      	add	r7, sp, #0
 800ad42:	6078      	str	r0, [r7, #4]
 800ad44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ad46:	2300      	movs	r3, #0
 800ad48:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ad50:	2b01      	cmp	r3, #1
 800ad52:	d101      	bne.n	800ad58 <HAL_TIM_ConfigClockSource+0x1c>
 800ad54:	2302      	movs	r3, #2
 800ad56:	e0b4      	b.n	800aec2 <HAL_TIM_ConfigClockSource+0x186>
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	2201      	movs	r2, #1
 800ad5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	2202      	movs	r2, #2
 800ad64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	689b      	ldr	r3, [r3, #8]
 800ad6e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ad70:	68bb      	ldr	r3, [r7, #8]
 800ad72:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800ad76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ad78:	68bb      	ldr	r3, [r7, #8]
 800ad7a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ad7e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	68ba      	ldr	r2, [r7, #8]
 800ad86:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ad88:	683b      	ldr	r3, [r7, #0]
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ad90:	d03e      	beq.n	800ae10 <HAL_TIM_ConfigClockSource+0xd4>
 800ad92:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ad96:	f200 8087 	bhi.w	800aea8 <HAL_TIM_ConfigClockSource+0x16c>
 800ad9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ad9e:	f000 8086 	beq.w	800aeae <HAL_TIM_ConfigClockSource+0x172>
 800ada2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ada6:	d87f      	bhi.n	800aea8 <HAL_TIM_ConfigClockSource+0x16c>
 800ada8:	2b70      	cmp	r3, #112	@ 0x70
 800adaa:	d01a      	beq.n	800ade2 <HAL_TIM_ConfigClockSource+0xa6>
 800adac:	2b70      	cmp	r3, #112	@ 0x70
 800adae:	d87b      	bhi.n	800aea8 <HAL_TIM_ConfigClockSource+0x16c>
 800adb0:	2b60      	cmp	r3, #96	@ 0x60
 800adb2:	d050      	beq.n	800ae56 <HAL_TIM_ConfigClockSource+0x11a>
 800adb4:	2b60      	cmp	r3, #96	@ 0x60
 800adb6:	d877      	bhi.n	800aea8 <HAL_TIM_ConfigClockSource+0x16c>
 800adb8:	2b50      	cmp	r3, #80	@ 0x50
 800adba:	d03c      	beq.n	800ae36 <HAL_TIM_ConfigClockSource+0xfa>
 800adbc:	2b50      	cmp	r3, #80	@ 0x50
 800adbe:	d873      	bhi.n	800aea8 <HAL_TIM_ConfigClockSource+0x16c>
 800adc0:	2b40      	cmp	r3, #64	@ 0x40
 800adc2:	d058      	beq.n	800ae76 <HAL_TIM_ConfigClockSource+0x13a>
 800adc4:	2b40      	cmp	r3, #64	@ 0x40
 800adc6:	d86f      	bhi.n	800aea8 <HAL_TIM_ConfigClockSource+0x16c>
 800adc8:	2b30      	cmp	r3, #48	@ 0x30
 800adca:	d064      	beq.n	800ae96 <HAL_TIM_ConfigClockSource+0x15a>
 800adcc:	2b30      	cmp	r3, #48	@ 0x30
 800adce:	d86b      	bhi.n	800aea8 <HAL_TIM_ConfigClockSource+0x16c>
 800add0:	2b20      	cmp	r3, #32
 800add2:	d060      	beq.n	800ae96 <HAL_TIM_ConfigClockSource+0x15a>
 800add4:	2b20      	cmp	r3, #32
 800add6:	d867      	bhi.n	800aea8 <HAL_TIM_ConfigClockSource+0x16c>
 800add8:	2b00      	cmp	r3, #0
 800adda:	d05c      	beq.n	800ae96 <HAL_TIM_ConfigClockSource+0x15a>
 800addc:	2b10      	cmp	r3, #16
 800adde:	d05a      	beq.n	800ae96 <HAL_TIM_ConfigClockSource+0x15a>
 800ade0:	e062      	b.n	800aea8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ade6:	683b      	ldr	r3, [r7, #0]
 800ade8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800adea:	683b      	ldr	r3, [r7, #0]
 800adec:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800adee:	683b      	ldr	r3, [r7, #0]
 800adf0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800adf2:	f000 f993 	bl	800b11c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	689b      	ldr	r3, [r3, #8]
 800adfc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800adfe:	68bb      	ldr	r3, [r7, #8]
 800ae00:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800ae04:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	68ba      	ldr	r2, [r7, #8]
 800ae0c:	609a      	str	r2, [r3, #8]
      break;
 800ae0e:	e04f      	b.n	800aeb0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ae14:	683b      	ldr	r3, [r7, #0]
 800ae16:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ae18:	683b      	ldr	r3, [r7, #0]
 800ae1a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ae1c:	683b      	ldr	r3, [r7, #0]
 800ae1e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ae20:	f000 f97c 	bl	800b11c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	689a      	ldr	r2, [r3, #8]
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ae32:	609a      	str	r2, [r3, #8]
      break;
 800ae34:	e03c      	b.n	800aeb0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ae3a:	683b      	ldr	r3, [r7, #0]
 800ae3c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ae3e:	683b      	ldr	r3, [r7, #0]
 800ae40:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ae42:	461a      	mov	r2, r3
 800ae44:	f000 f8f0 	bl	800b028 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	2150      	movs	r1, #80	@ 0x50
 800ae4e:	4618      	mov	r0, r3
 800ae50:	f000 f949 	bl	800b0e6 <TIM_ITRx_SetConfig>
      break;
 800ae54:	e02c      	b.n	800aeb0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ae5a:	683b      	ldr	r3, [r7, #0]
 800ae5c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ae5e:	683b      	ldr	r3, [r7, #0]
 800ae60:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800ae62:	461a      	mov	r2, r3
 800ae64:	f000 f90f 	bl	800b086 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	2160      	movs	r1, #96	@ 0x60
 800ae6e:	4618      	mov	r0, r3
 800ae70:	f000 f939 	bl	800b0e6 <TIM_ITRx_SetConfig>
      break;
 800ae74:	e01c      	b.n	800aeb0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ae7a:	683b      	ldr	r3, [r7, #0]
 800ae7c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ae7e:	683b      	ldr	r3, [r7, #0]
 800ae80:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ae82:	461a      	mov	r2, r3
 800ae84:	f000 f8d0 	bl	800b028 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	2140      	movs	r1, #64	@ 0x40
 800ae8e:	4618      	mov	r0, r3
 800ae90:	f000 f929 	bl	800b0e6 <TIM_ITRx_SetConfig>
      break;
 800ae94:	e00c      	b.n	800aeb0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	681a      	ldr	r2, [r3, #0]
 800ae9a:	683b      	ldr	r3, [r7, #0]
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	4619      	mov	r1, r3
 800aea0:	4610      	mov	r0, r2
 800aea2:	f000 f920 	bl	800b0e6 <TIM_ITRx_SetConfig>
      break;
 800aea6:	e003      	b.n	800aeb0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800aea8:	2301      	movs	r3, #1
 800aeaa:	73fb      	strb	r3, [r7, #15]
      break;
 800aeac:	e000      	b.n	800aeb0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800aeae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	2201      	movs	r2, #1
 800aeb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	2200      	movs	r2, #0
 800aebc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800aec0:	7bfb      	ldrb	r3, [r7, #15]
}
 800aec2:	4618      	mov	r0, r3
 800aec4:	3710      	adds	r7, #16
 800aec6:	46bd      	mov	sp, r7
 800aec8:	bd80      	pop	{r7, pc}

0800aeca <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800aeca:	b480      	push	{r7}
 800aecc:	b083      	sub	sp, #12
 800aece:	af00      	add	r7, sp, #0
 800aed0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800aed2:	bf00      	nop
 800aed4:	370c      	adds	r7, #12
 800aed6:	46bd      	mov	sp, r7
 800aed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aedc:	4770      	bx	lr

0800aede <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800aede:	b480      	push	{r7}
 800aee0:	b083      	sub	sp, #12
 800aee2:	af00      	add	r7, sp, #0
 800aee4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800aee6:	bf00      	nop
 800aee8:	370c      	adds	r7, #12
 800aeea:	46bd      	mov	sp, r7
 800aeec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aef0:	4770      	bx	lr

0800aef2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800aef2:	b480      	push	{r7}
 800aef4:	b083      	sub	sp, #12
 800aef6:	af00      	add	r7, sp, #0
 800aef8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800aefa:	bf00      	nop
 800aefc:	370c      	adds	r7, #12
 800aefe:	46bd      	mov	sp, r7
 800af00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af04:	4770      	bx	lr

0800af06 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800af06:	b480      	push	{r7}
 800af08:	b083      	sub	sp, #12
 800af0a:	af00      	add	r7, sp, #0
 800af0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800af0e:	bf00      	nop
 800af10:	370c      	adds	r7, #12
 800af12:	46bd      	mov	sp, r7
 800af14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af18:	4770      	bx	lr
	...

0800af1c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800af1c:	b480      	push	{r7}
 800af1e:	b085      	sub	sp, #20
 800af20:	af00      	add	r7, sp, #0
 800af22:	6078      	str	r0, [r7, #4]
 800af24:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	4a37      	ldr	r2, [pc, #220]	@ (800b00c <TIM_Base_SetConfig+0xf0>)
 800af30:	4293      	cmp	r3, r2
 800af32:	d00f      	beq.n	800af54 <TIM_Base_SetConfig+0x38>
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800af3a:	d00b      	beq.n	800af54 <TIM_Base_SetConfig+0x38>
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	4a34      	ldr	r2, [pc, #208]	@ (800b010 <TIM_Base_SetConfig+0xf4>)
 800af40:	4293      	cmp	r3, r2
 800af42:	d007      	beq.n	800af54 <TIM_Base_SetConfig+0x38>
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	4a33      	ldr	r2, [pc, #204]	@ (800b014 <TIM_Base_SetConfig+0xf8>)
 800af48:	4293      	cmp	r3, r2
 800af4a:	d003      	beq.n	800af54 <TIM_Base_SetConfig+0x38>
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	4a32      	ldr	r2, [pc, #200]	@ (800b018 <TIM_Base_SetConfig+0xfc>)
 800af50:	4293      	cmp	r3, r2
 800af52:	d108      	bne.n	800af66 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800af5a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800af5c:	683b      	ldr	r3, [r7, #0]
 800af5e:	685b      	ldr	r3, [r3, #4]
 800af60:	68fa      	ldr	r2, [r7, #12]
 800af62:	4313      	orrs	r3, r2
 800af64:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	4a28      	ldr	r2, [pc, #160]	@ (800b00c <TIM_Base_SetConfig+0xf0>)
 800af6a:	4293      	cmp	r3, r2
 800af6c:	d01b      	beq.n	800afa6 <TIM_Base_SetConfig+0x8a>
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800af74:	d017      	beq.n	800afa6 <TIM_Base_SetConfig+0x8a>
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	4a25      	ldr	r2, [pc, #148]	@ (800b010 <TIM_Base_SetConfig+0xf4>)
 800af7a:	4293      	cmp	r3, r2
 800af7c:	d013      	beq.n	800afa6 <TIM_Base_SetConfig+0x8a>
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	4a24      	ldr	r2, [pc, #144]	@ (800b014 <TIM_Base_SetConfig+0xf8>)
 800af82:	4293      	cmp	r3, r2
 800af84:	d00f      	beq.n	800afa6 <TIM_Base_SetConfig+0x8a>
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	4a23      	ldr	r2, [pc, #140]	@ (800b018 <TIM_Base_SetConfig+0xfc>)
 800af8a:	4293      	cmp	r3, r2
 800af8c:	d00b      	beq.n	800afa6 <TIM_Base_SetConfig+0x8a>
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	4a22      	ldr	r2, [pc, #136]	@ (800b01c <TIM_Base_SetConfig+0x100>)
 800af92:	4293      	cmp	r3, r2
 800af94:	d007      	beq.n	800afa6 <TIM_Base_SetConfig+0x8a>
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	4a21      	ldr	r2, [pc, #132]	@ (800b020 <TIM_Base_SetConfig+0x104>)
 800af9a:	4293      	cmp	r3, r2
 800af9c:	d003      	beq.n	800afa6 <TIM_Base_SetConfig+0x8a>
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	4a20      	ldr	r2, [pc, #128]	@ (800b024 <TIM_Base_SetConfig+0x108>)
 800afa2:	4293      	cmp	r3, r2
 800afa4:	d108      	bne.n	800afb8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800afa6:	68fb      	ldr	r3, [r7, #12]
 800afa8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800afac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800afae:	683b      	ldr	r3, [r7, #0]
 800afb0:	68db      	ldr	r3, [r3, #12]
 800afb2:	68fa      	ldr	r2, [r7, #12]
 800afb4:	4313      	orrs	r3, r2
 800afb6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800afbe:	683b      	ldr	r3, [r7, #0]
 800afc0:	695b      	ldr	r3, [r3, #20]
 800afc2:	4313      	orrs	r3, r2
 800afc4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800afc6:	683b      	ldr	r3, [r7, #0]
 800afc8:	689a      	ldr	r2, [r3, #8]
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800afce:	683b      	ldr	r3, [r7, #0]
 800afd0:	681a      	ldr	r2, [r3, #0]
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	4a0c      	ldr	r2, [pc, #48]	@ (800b00c <TIM_Base_SetConfig+0xf0>)
 800afda:	4293      	cmp	r3, r2
 800afdc:	d103      	bne.n	800afe6 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800afde:	683b      	ldr	r3, [r7, #0]
 800afe0:	691a      	ldr	r2, [r3, #16]
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	f043 0204 	orr.w	r2, r3, #4
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	2201      	movs	r2, #1
 800aff6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	68fa      	ldr	r2, [r7, #12]
 800affc:	601a      	str	r2, [r3, #0]
}
 800affe:	bf00      	nop
 800b000:	3714      	adds	r7, #20
 800b002:	46bd      	mov	sp, r7
 800b004:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b008:	4770      	bx	lr
 800b00a:	bf00      	nop
 800b00c:	40010000 	.word	0x40010000
 800b010:	40000400 	.word	0x40000400
 800b014:	40000800 	.word	0x40000800
 800b018:	40000c00 	.word	0x40000c00
 800b01c:	40014000 	.word	0x40014000
 800b020:	40014400 	.word	0x40014400
 800b024:	40014800 	.word	0x40014800

0800b028 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b028:	b480      	push	{r7}
 800b02a:	b087      	sub	sp, #28
 800b02c:	af00      	add	r7, sp, #0
 800b02e:	60f8      	str	r0, [r7, #12]
 800b030:	60b9      	str	r1, [r7, #8]
 800b032:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	6a1b      	ldr	r3, [r3, #32]
 800b038:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b03a:	68fb      	ldr	r3, [r7, #12]
 800b03c:	6a1b      	ldr	r3, [r3, #32]
 800b03e:	f023 0201 	bic.w	r2, r3, #1
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b046:	68fb      	ldr	r3, [r7, #12]
 800b048:	699b      	ldr	r3, [r3, #24]
 800b04a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b04c:	693b      	ldr	r3, [r7, #16]
 800b04e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b052:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	011b      	lsls	r3, r3, #4
 800b058:	693a      	ldr	r2, [r7, #16]
 800b05a:	4313      	orrs	r3, r2
 800b05c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b05e:	697b      	ldr	r3, [r7, #20]
 800b060:	f023 030a 	bic.w	r3, r3, #10
 800b064:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b066:	697a      	ldr	r2, [r7, #20]
 800b068:	68bb      	ldr	r3, [r7, #8]
 800b06a:	4313      	orrs	r3, r2
 800b06c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b06e:	68fb      	ldr	r3, [r7, #12]
 800b070:	693a      	ldr	r2, [r7, #16]
 800b072:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b074:	68fb      	ldr	r3, [r7, #12]
 800b076:	697a      	ldr	r2, [r7, #20]
 800b078:	621a      	str	r2, [r3, #32]
}
 800b07a:	bf00      	nop
 800b07c:	371c      	adds	r7, #28
 800b07e:	46bd      	mov	sp, r7
 800b080:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b084:	4770      	bx	lr

0800b086 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b086:	b480      	push	{r7}
 800b088:	b087      	sub	sp, #28
 800b08a:	af00      	add	r7, sp, #0
 800b08c:	60f8      	str	r0, [r7, #12]
 800b08e:	60b9      	str	r1, [r7, #8]
 800b090:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	6a1b      	ldr	r3, [r3, #32]
 800b096:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	6a1b      	ldr	r3, [r3, #32]
 800b09c:	f023 0210 	bic.w	r2, r3, #16
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	699b      	ldr	r3, [r3, #24]
 800b0a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b0aa:	693b      	ldr	r3, [r7, #16]
 800b0ac:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b0b0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	031b      	lsls	r3, r3, #12
 800b0b6:	693a      	ldr	r2, [r7, #16]
 800b0b8:	4313      	orrs	r3, r2
 800b0ba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b0bc:	697b      	ldr	r3, [r7, #20]
 800b0be:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b0c2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b0c4:	68bb      	ldr	r3, [r7, #8]
 800b0c6:	011b      	lsls	r3, r3, #4
 800b0c8:	697a      	ldr	r2, [r7, #20]
 800b0ca:	4313      	orrs	r3, r2
 800b0cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	693a      	ldr	r2, [r7, #16]
 800b0d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b0d4:	68fb      	ldr	r3, [r7, #12]
 800b0d6:	697a      	ldr	r2, [r7, #20]
 800b0d8:	621a      	str	r2, [r3, #32]
}
 800b0da:	bf00      	nop
 800b0dc:	371c      	adds	r7, #28
 800b0de:	46bd      	mov	sp, r7
 800b0e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0e4:	4770      	bx	lr

0800b0e6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b0e6:	b480      	push	{r7}
 800b0e8:	b085      	sub	sp, #20
 800b0ea:	af00      	add	r7, sp, #0
 800b0ec:	6078      	str	r0, [r7, #4]
 800b0ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	689b      	ldr	r3, [r3, #8]
 800b0f4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b0fc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b0fe:	683a      	ldr	r2, [r7, #0]
 800b100:	68fb      	ldr	r3, [r7, #12]
 800b102:	4313      	orrs	r3, r2
 800b104:	f043 0307 	orr.w	r3, r3, #7
 800b108:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	68fa      	ldr	r2, [r7, #12]
 800b10e:	609a      	str	r2, [r3, #8]
}
 800b110:	bf00      	nop
 800b112:	3714      	adds	r7, #20
 800b114:	46bd      	mov	sp, r7
 800b116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b11a:	4770      	bx	lr

0800b11c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b11c:	b480      	push	{r7}
 800b11e:	b087      	sub	sp, #28
 800b120:	af00      	add	r7, sp, #0
 800b122:	60f8      	str	r0, [r7, #12]
 800b124:	60b9      	str	r1, [r7, #8]
 800b126:	607a      	str	r2, [r7, #4]
 800b128:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	689b      	ldr	r3, [r3, #8]
 800b12e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b130:	697b      	ldr	r3, [r7, #20]
 800b132:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b136:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b138:	683b      	ldr	r3, [r7, #0]
 800b13a:	021a      	lsls	r2, r3, #8
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	431a      	orrs	r2, r3
 800b140:	68bb      	ldr	r3, [r7, #8]
 800b142:	4313      	orrs	r3, r2
 800b144:	697a      	ldr	r2, [r7, #20]
 800b146:	4313      	orrs	r3, r2
 800b148:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	697a      	ldr	r2, [r7, #20]
 800b14e:	609a      	str	r2, [r3, #8]
}
 800b150:	bf00      	nop
 800b152:	371c      	adds	r7, #28
 800b154:	46bd      	mov	sp, r7
 800b156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b15a:	4770      	bx	lr

0800b15c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b15c:	b480      	push	{r7}
 800b15e:	b085      	sub	sp, #20
 800b160:	af00      	add	r7, sp, #0
 800b162:	6078      	str	r0, [r7, #4]
 800b164:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b16c:	2b01      	cmp	r3, #1
 800b16e:	d101      	bne.n	800b174 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b170:	2302      	movs	r3, #2
 800b172:	e050      	b.n	800b216 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	2201      	movs	r2, #1
 800b178:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	2202      	movs	r2, #2
 800b180:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	685b      	ldr	r3, [r3, #4]
 800b18a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	689b      	ldr	r3, [r3, #8]
 800b192:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b194:	68fb      	ldr	r3, [r7, #12]
 800b196:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b19a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b19c:	683b      	ldr	r3, [r7, #0]
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	68fa      	ldr	r2, [r7, #12]
 800b1a2:	4313      	orrs	r3, r2
 800b1a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	68fa      	ldr	r2, [r7, #12]
 800b1ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	4a1c      	ldr	r2, [pc, #112]	@ (800b224 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800b1b4:	4293      	cmp	r3, r2
 800b1b6:	d018      	beq.n	800b1ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b1c0:	d013      	beq.n	800b1ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	681b      	ldr	r3, [r3, #0]
 800b1c6:	4a18      	ldr	r2, [pc, #96]	@ (800b228 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800b1c8:	4293      	cmp	r3, r2
 800b1ca:	d00e      	beq.n	800b1ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	4a16      	ldr	r2, [pc, #88]	@ (800b22c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800b1d2:	4293      	cmp	r3, r2
 800b1d4:	d009      	beq.n	800b1ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	4a15      	ldr	r2, [pc, #84]	@ (800b230 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800b1dc:	4293      	cmp	r3, r2
 800b1de:	d004      	beq.n	800b1ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	4a13      	ldr	r2, [pc, #76]	@ (800b234 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800b1e6:	4293      	cmp	r3, r2
 800b1e8:	d10c      	bne.n	800b204 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b1ea:	68bb      	ldr	r3, [r7, #8]
 800b1ec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b1f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b1f2:	683b      	ldr	r3, [r7, #0]
 800b1f4:	685b      	ldr	r3, [r3, #4]
 800b1f6:	68ba      	ldr	r2, [r7, #8]
 800b1f8:	4313      	orrs	r3, r2
 800b1fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	68ba      	ldr	r2, [r7, #8]
 800b202:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	2201      	movs	r2, #1
 800b208:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	2200      	movs	r2, #0
 800b210:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b214:	2300      	movs	r3, #0
}
 800b216:	4618      	mov	r0, r3
 800b218:	3714      	adds	r7, #20
 800b21a:	46bd      	mov	sp, r7
 800b21c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b220:	4770      	bx	lr
 800b222:	bf00      	nop
 800b224:	40010000 	.word	0x40010000
 800b228:	40000400 	.word	0x40000400
 800b22c:	40000800 	.word	0x40000800
 800b230:	40000c00 	.word	0x40000c00
 800b234:	40014000 	.word	0x40014000

0800b238 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b238:	b480      	push	{r7}
 800b23a:	b083      	sub	sp, #12
 800b23c:	af00      	add	r7, sp, #0
 800b23e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b240:	bf00      	nop
 800b242:	370c      	adds	r7, #12
 800b244:	46bd      	mov	sp, r7
 800b246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b24a:	4770      	bx	lr

0800b24c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b24c:	b480      	push	{r7}
 800b24e:	b083      	sub	sp, #12
 800b250:	af00      	add	r7, sp, #0
 800b252:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b254:	bf00      	nop
 800b256:	370c      	adds	r7, #12
 800b258:	46bd      	mov	sp, r7
 800b25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b25e:	4770      	bx	lr

0800b260 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b260:	b580      	push	{r7, lr}
 800b262:	b082      	sub	sp, #8
 800b264:	af00      	add	r7, sp, #0
 800b266:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d101      	bne.n	800b272 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b26e:	2301      	movs	r3, #1
 800b270:	e042      	b.n	800b2f8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b278:	b2db      	uxtb	r3, r3
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d106      	bne.n	800b28c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	2200      	movs	r2, #0
 800b282:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b286:	6878      	ldr	r0, [r7, #4]
 800b288:	f7fb fb76 	bl	8006978 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	2224      	movs	r2, #36	@ 0x24
 800b290:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	68da      	ldr	r2, [r3, #12]
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b2a2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800b2a4:	6878      	ldr	r0, [r7, #4]
 800b2a6:	f000 fd7f 	bl	800bda8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	691a      	ldr	r2, [r3, #16]
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b2b8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	695a      	ldr	r2, [r3, #20]
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b2c8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	68da      	ldr	r2, [r3, #12]
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b2d8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	2200      	movs	r2, #0
 800b2de:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	2220      	movs	r2, #32
 800b2e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	2220      	movs	r2, #32
 800b2ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	2200      	movs	r2, #0
 800b2f4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800b2f6:	2300      	movs	r3, #0
}
 800b2f8:	4618      	mov	r0, r3
 800b2fa:	3708      	adds	r7, #8
 800b2fc:	46bd      	mov	sp, r7
 800b2fe:	bd80      	pop	{r7, pc}

0800b300 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b300:	b580      	push	{r7, lr}
 800b302:	b08a      	sub	sp, #40	@ 0x28
 800b304:	af02      	add	r7, sp, #8
 800b306:	60f8      	str	r0, [r7, #12]
 800b308:	60b9      	str	r1, [r7, #8]
 800b30a:	603b      	str	r3, [r7, #0]
 800b30c:	4613      	mov	r3, r2
 800b30e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800b310:	2300      	movs	r3, #0
 800b312:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b31a:	b2db      	uxtb	r3, r3
 800b31c:	2b20      	cmp	r3, #32
 800b31e:	d175      	bne.n	800b40c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800b320:	68bb      	ldr	r3, [r7, #8]
 800b322:	2b00      	cmp	r3, #0
 800b324:	d002      	beq.n	800b32c <HAL_UART_Transmit+0x2c>
 800b326:	88fb      	ldrh	r3, [r7, #6]
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d101      	bne.n	800b330 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800b32c:	2301      	movs	r3, #1
 800b32e:	e06e      	b.n	800b40e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b330:	68fb      	ldr	r3, [r7, #12]
 800b332:	2200      	movs	r2, #0
 800b334:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b336:	68fb      	ldr	r3, [r7, #12]
 800b338:	2221      	movs	r2, #33	@ 0x21
 800b33a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800b33e:	f7fb fd11 	bl	8006d64 <HAL_GetTick>
 800b342:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800b344:	68fb      	ldr	r3, [r7, #12]
 800b346:	88fa      	ldrh	r2, [r7, #6]
 800b348:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	88fa      	ldrh	r2, [r7, #6]
 800b34e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	689b      	ldr	r3, [r3, #8]
 800b354:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b358:	d108      	bne.n	800b36c <HAL_UART_Transmit+0x6c>
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	691b      	ldr	r3, [r3, #16]
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d104      	bne.n	800b36c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800b362:	2300      	movs	r3, #0
 800b364:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800b366:	68bb      	ldr	r3, [r7, #8]
 800b368:	61bb      	str	r3, [r7, #24]
 800b36a:	e003      	b.n	800b374 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800b36c:	68bb      	ldr	r3, [r7, #8]
 800b36e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800b370:	2300      	movs	r3, #0
 800b372:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800b374:	e02e      	b.n	800b3d4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b376:	683b      	ldr	r3, [r7, #0]
 800b378:	9300      	str	r3, [sp, #0]
 800b37a:	697b      	ldr	r3, [r7, #20]
 800b37c:	2200      	movs	r2, #0
 800b37e:	2180      	movs	r1, #128	@ 0x80
 800b380:	68f8      	ldr	r0, [r7, #12]
 800b382:	f000 fb1d 	bl	800b9c0 <UART_WaitOnFlagUntilTimeout>
 800b386:	4603      	mov	r3, r0
 800b388:	2b00      	cmp	r3, #0
 800b38a:	d005      	beq.n	800b398 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	2220      	movs	r2, #32
 800b390:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800b394:	2303      	movs	r3, #3
 800b396:	e03a      	b.n	800b40e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800b398:	69fb      	ldr	r3, [r7, #28]
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	d10b      	bne.n	800b3b6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800b39e:	69bb      	ldr	r3, [r7, #24]
 800b3a0:	881b      	ldrh	r3, [r3, #0]
 800b3a2:	461a      	mov	r2, r3
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b3ac:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800b3ae:	69bb      	ldr	r3, [r7, #24]
 800b3b0:	3302      	adds	r3, #2
 800b3b2:	61bb      	str	r3, [r7, #24]
 800b3b4:	e007      	b.n	800b3c6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800b3b6:	69fb      	ldr	r3, [r7, #28]
 800b3b8:	781a      	ldrb	r2, [r3, #0]
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800b3c0:	69fb      	ldr	r3, [r7, #28]
 800b3c2:	3301      	adds	r3, #1
 800b3c4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800b3ca:	b29b      	uxth	r3, r3
 800b3cc:	3b01      	subs	r3, #1
 800b3ce:	b29a      	uxth	r2, r3
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800b3d8:	b29b      	uxth	r3, r3
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d1cb      	bne.n	800b376 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b3de:	683b      	ldr	r3, [r7, #0]
 800b3e0:	9300      	str	r3, [sp, #0]
 800b3e2:	697b      	ldr	r3, [r7, #20]
 800b3e4:	2200      	movs	r2, #0
 800b3e6:	2140      	movs	r1, #64	@ 0x40
 800b3e8:	68f8      	ldr	r0, [r7, #12]
 800b3ea:	f000 fae9 	bl	800b9c0 <UART_WaitOnFlagUntilTimeout>
 800b3ee:	4603      	mov	r3, r0
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	d005      	beq.n	800b400 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	2220      	movs	r2, #32
 800b3f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800b3fc:	2303      	movs	r3, #3
 800b3fe:	e006      	b.n	800b40e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	2220      	movs	r2, #32
 800b404:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800b408:	2300      	movs	r3, #0
 800b40a:	e000      	b.n	800b40e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800b40c:	2302      	movs	r3, #2
  }
}
 800b40e:	4618      	mov	r0, r3
 800b410:	3720      	adds	r7, #32
 800b412:	46bd      	mov	sp, r7
 800b414:	bd80      	pop	{r7, pc}
	...

0800b418 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b418:	b580      	push	{r7, lr}
 800b41a:	b0ba      	sub	sp, #232	@ 0xe8
 800b41c:	af00      	add	r7, sp, #0
 800b41e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	68db      	ldr	r3, [r3, #12]
 800b430:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	681b      	ldr	r3, [r3, #0]
 800b438:	695b      	ldr	r3, [r3, #20]
 800b43a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800b43e:	2300      	movs	r3, #0
 800b440:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800b444:	2300      	movs	r3, #0
 800b446:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800b44a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b44e:	f003 030f 	and.w	r3, r3, #15
 800b452:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800b456:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d10f      	bne.n	800b47e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b45e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b462:	f003 0320 	and.w	r3, r3, #32
 800b466:	2b00      	cmp	r3, #0
 800b468:	d009      	beq.n	800b47e <HAL_UART_IRQHandler+0x66>
 800b46a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b46e:	f003 0320 	and.w	r3, r3, #32
 800b472:	2b00      	cmp	r3, #0
 800b474:	d003      	beq.n	800b47e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800b476:	6878      	ldr	r0, [r7, #4]
 800b478:	f000 fbd7 	bl	800bc2a <UART_Receive_IT>
      return;
 800b47c:	e273      	b.n	800b966 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800b47e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b482:	2b00      	cmp	r3, #0
 800b484:	f000 80de 	beq.w	800b644 <HAL_UART_IRQHandler+0x22c>
 800b488:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b48c:	f003 0301 	and.w	r3, r3, #1
 800b490:	2b00      	cmp	r3, #0
 800b492:	d106      	bne.n	800b4a2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800b494:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b498:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	f000 80d1 	beq.w	800b644 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800b4a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b4a6:	f003 0301 	and.w	r3, r3, #1
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	d00b      	beq.n	800b4c6 <HAL_UART_IRQHandler+0xae>
 800b4ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b4b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	d005      	beq.n	800b4c6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b4be:	f043 0201 	orr.w	r2, r3, #1
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b4c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b4ca:	f003 0304 	and.w	r3, r3, #4
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d00b      	beq.n	800b4ea <HAL_UART_IRQHandler+0xd2>
 800b4d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b4d6:	f003 0301 	and.w	r3, r3, #1
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d005      	beq.n	800b4ea <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b4e2:	f043 0202 	orr.w	r2, r3, #2
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b4ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b4ee:	f003 0302 	and.w	r3, r3, #2
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d00b      	beq.n	800b50e <HAL_UART_IRQHandler+0xf6>
 800b4f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b4fa:	f003 0301 	and.w	r3, r3, #1
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d005      	beq.n	800b50e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b506:	f043 0204 	orr.w	r2, r3, #4
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800b50e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b512:	f003 0308 	and.w	r3, r3, #8
 800b516:	2b00      	cmp	r3, #0
 800b518:	d011      	beq.n	800b53e <HAL_UART_IRQHandler+0x126>
 800b51a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b51e:	f003 0320 	and.w	r3, r3, #32
 800b522:	2b00      	cmp	r3, #0
 800b524:	d105      	bne.n	800b532 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800b526:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b52a:	f003 0301 	and.w	r3, r3, #1
 800b52e:	2b00      	cmp	r3, #0
 800b530:	d005      	beq.n	800b53e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b536:	f043 0208 	orr.w	r2, r3, #8
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b542:	2b00      	cmp	r3, #0
 800b544:	f000 820a 	beq.w	800b95c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b548:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b54c:	f003 0320 	and.w	r3, r3, #32
 800b550:	2b00      	cmp	r3, #0
 800b552:	d008      	beq.n	800b566 <HAL_UART_IRQHandler+0x14e>
 800b554:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b558:	f003 0320 	and.w	r3, r3, #32
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d002      	beq.n	800b566 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800b560:	6878      	ldr	r0, [r7, #4]
 800b562:	f000 fb62 	bl	800bc2a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	695b      	ldr	r3, [r3, #20]
 800b56c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b570:	2b40      	cmp	r3, #64	@ 0x40
 800b572:	bf0c      	ite	eq
 800b574:	2301      	moveq	r3, #1
 800b576:	2300      	movne	r3, #0
 800b578:	b2db      	uxtb	r3, r3
 800b57a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b582:	f003 0308 	and.w	r3, r3, #8
 800b586:	2b00      	cmp	r3, #0
 800b588:	d103      	bne.n	800b592 <HAL_UART_IRQHandler+0x17a>
 800b58a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b58e:	2b00      	cmp	r3, #0
 800b590:	d04f      	beq.n	800b632 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b592:	6878      	ldr	r0, [r7, #4]
 800b594:	f000 fa6d 	bl	800ba72 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	695b      	ldr	r3, [r3, #20]
 800b59e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b5a2:	2b40      	cmp	r3, #64	@ 0x40
 800b5a4:	d141      	bne.n	800b62a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	3314      	adds	r3, #20
 800b5ac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b5b4:	e853 3f00 	ldrex	r3, [r3]
 800b5b8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800b5bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b5c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b5c4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	3314      	adds	r3, #20
 800b5ce:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800b5d2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800b5d6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5da:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800b5de:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800b5e2:	e841 2300 	strex	r3, r2, [r1]
 800b5e6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800b5ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d1d9      	bne.n	800b5a6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d013      	beq.n	800b622 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b5fe:	4a8a      	ldr	r2, [pc, #552]	@ (800b828 <HAL_UART_IRQHandler+0x410>)
 800b600:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b606:	4618      	mov	r0, r3
 800b608:	f7fb fd5d 	bl	80070c6 <HAL_DMA_Abort_IT>
 800b60c:	4603      	mov	r3, r0
 800b60e:	2b00      	cmp	r3, #0
 800b610:	d016      	beq.n	800b640 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b616:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b618:	687a      	ldr	r2, [r7, #4]
 800b61a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800b61c:	4610      	mov	r0, r2
 800b61e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b620:	e00e      	b.n	800b640 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b622:	6878      	ldr	r0, [r7, #4]
 800b624:	f000 f9b6 	bl	800b994 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b628:	e00a      	b.n	800b640 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b62a:	6878      	ldr	r0, [r7, #4]
 800b62c:	f000 f9b2 	bl	800b994 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b630:	e006      	b.n	800b640 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b632:	6878      	ldr	r0, [r7, #4]
 800b634:	f000 f9ae 	bl	800b994 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	2200      	movs	r2, #0
 800b63c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800b63e:	e18d      	b.n	800b95c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b640:	bf00      	nop
    return;
 800b642:	e18b      	b.n	800b95c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b648:	2b01      	cmp	r3, #1
 800b64a:	f040 8167 	bne.w	800b91c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800b64e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b652:	f003 0310 	and.w	r3, r3, #16
 800b656:	2b00      	cmp	r3, #0
 800b658:	f000 8160 	beq.w	800b91c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800b65c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b660:	f003 0310 	and.w	r3, r3, #16
 800b664:	2b00      	cmp	r3, #0
 800b666:	f000 8159 	beq.w	800b91c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b66a:	2300      	movs	r3, #0
 800b66c:	60bb      	str	r3, [r7, #8]
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	60bb      	str	r3, [r7, #8]
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	685b      	ldr	r3, [r3, #4]
 800b67c:	60bb      	str	r3, [r7, #8]
 800b67e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	695b      	ldr	r3, [r3, #20]
 800b686:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b68a:	2b40      	cmp	r3, #64	@ 0x40
 800b68c:	f040 80ce 	bne.w	800b82c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	685b      	ldr	r3, [r3, #4]
 800b698:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800b69c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	f000 80a9 	beq.w	800b7f8 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800b6aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b6ae:	429a      	cmp	r2, r3
 800b6b0:	f080 80a2 	bcs.w	800b7f8 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b6ba:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b6c0:	69db      	ldr	r3, [r3, #28]
 800b6c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b6c6:	f000 8088 	beq.w	800b7da <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	681b      	ldr	r3, [r3, #0]
 800b6ce:	330c      	adds	r3, #12
 800b6d0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b6d8:	e853 3f00 	ldrex	r3, [r3]
 800b6dc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800b6e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b6e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b6e8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	330c      	adds	r3, #12
 800b6f2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800b6f6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800b6fa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6fe:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800b702:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800b706:	e841 2300 	strex	r3, r2, [r1]
 800b70a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800b70e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b712:	2b00      	cmp	r3, #0
 800b714:	d1d9      	bne.n	800b6ca <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	3314      	adds	r3, #20
 800b71c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b71e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b720:	e853 3f00 	ldrex	r3, [r3]
 800b724:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800b726:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b728:	f023 0301 	bic.w	r3, r3, #1
 800b72c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	3314      	adds	r3, #20
 800b736:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800b73a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800b73e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b740:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800b742:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b746:	e841 2300 	strex	r3, r2, [r1]
 800b74a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800b74c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d1e1      	bne.n	800b716 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	681b      	ldr	r3, [r3, #0]
 800b756:	3314      	adds	r3, #20
 800b758:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b75a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b75c:	e853 3f00 	ldrex	r3, [r3]
 800b760:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800b762:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b764:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b768:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	3314      	adds	r3, #20
 800b772:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800b776:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800b778:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b77a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b77c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b77e:	e841 2300 	strex	r3, r2, [r1]
 800b782:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800b784:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b786:	2b00      	cmp	r3, #0
 800b788:	d1e3      	bne.n	800b752 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	2220      	movs	r2, #32
 800b78e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	2200      	movs	r2, #0
 800b796:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	330c      	adds	r3, #12
 800b79e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b7a2:	e853 3f00 	ldrex	r3, [r3]
 800b7a6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b7a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b7aa:	f023 0310 	bic.w	r3, r3, #16
 800b7ae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	681b      	ldr	r3, [r3, #0]
 800b7b6:	330c      	adds	r3, #12
 800b7b8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800b7bc:	65ba      	str	r2, [r7, #88]	@ 0x58
 800b7be:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7c0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b7c2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b7c4:	e841 2300 	strex	r3, r2, [r1]
 800b7c8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b7ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d1e3      	bne.n	800b798 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b7d4:	4618      	mov	r0, r3
 800b7d6:	f7fb fc06 	bl	8006fe6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	2202      	movs	r2, #2
 800b7de:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b7e8:	b29b      	uxth	r3, r3
 800b7ea:	1ad3      	subs	r3, r2, r3
 800b7ec:	b29b      	uxth	r3, r3
 800b7ee:	4619      	mov	r1, r3
 800b7f0:	6878      	ldr	r0, [r7, #4]
 800b7f2:	f000 f8d9 	bl	800b9a8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800b7f6:	e0b3      	b.n	800b960 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800b7fc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b800:	429a      	cmp	r2, r3
 800b802:	f040 80ad 	bne.w	800b960 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b80a:	69db      	ldr	r3, [r3, #28]
 800b80c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b810:	f040 80a6 	bne.w	800b960 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	2202      	movs	r2, #2
 800b818:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800b81e:	4619      	mov	r1, r3
 800b820:	6878      	ldr	r0, [r7, #4]
 800b822:	f000 f8c1 	bl	800b9a8 <HAL_UARTEx_RxEventCallback>
      return;
 800b826:	e09b      	b.n	800b960 <HAL_UART_IRQHandler+0x548>
 800b828:	0800bb39 	.word	0x0800bb39
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b834:	b29b      	uxth	r3, r3
 800b836:	1ad3      	subs	r3, r2, r3
 800b838:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b840:	b29b      	uxth	r3, r3
 800b842:	2b00      	cmp	r3, #0
 800b844:	f000 808e 	beq.w	800b964 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800b848:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	f000 8089 	beq.w	800b964 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	330c      	adds	r3, #12
 800b858:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b85a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b85c:	e853 3f00 	ldrex	r3, [r3]
 800b860:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b862:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b864:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b868:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	681b      	ldr	r3, [r3, #0]
 800b870:	330c      	adds	r3, #12
 800b872:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800b876:	647a      	str	r2, [r7, #68]	@ 0x44
 800b878:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b87a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b87c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b87e:	e841 2300 	strex	r3, r2, [r1]
 800b882:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b884:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b886:	2b00      	cmp	r3, #0
 800b888:	d1e3      	bne.n	800b852 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	681b      	ldr	r3, [r3, #0]
 800b88e:	3314      	adds	r3, #20
 800b890:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b894:	e853 3f00 	ldrex	r3, [r3]
 800b898:	623b      	str	r3, [r7, #32]
   return(result);
 800b89a:	6a3b      	ldr	r3, [r7, #32]
 800b89c:	f023 0301 	bic.w	r3, r3, #1
 800b8a0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	3314      	adds	r3, #20
 800b8aa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800b8ae:	633a      	str	r2, [r7, #48]	@ 0x30
 800b8b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8b2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b8b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b8b6:	e841 2300 	strex	r3, r2, [r1]
 800b8ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b8bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	d1e3      	bne.n	800b88a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	2220      	movs	r2, #32
 800b8c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	2200      	movs	r2, #0
 800b8ce:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	681b      	ldr	r3, [r3, #0]
 800b8d4:	330c      	adds	r3, #12
 800b8d6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8d8:	693b      	ldr	r3, [r7, #16]
 800b8da:	e853 3f00 	ldrex	r3, [r3]
 800b8de:	60fb      	str	r3, [r7, #12]
   return(result);
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	f023 0310 	bic.w	r3, r3, #16
 800b8e6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	330c      	adds	r3, #12
 800b8f0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800b8f4:	61fa      	str	r2, [r7, #28]
 800b8f6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8f8:	69b9      	ldr	r1, [r7, #24]
 800b8fa:	69fa      	ldr	r2, [r7, #28]
 800b8fc:	e841 2300 	strex	r3, r2, [r1]
 800b900:	617b      	str	r3, [r7, #20]
   return(result);
 800b902:	697b      	ldr	r3, [r7, #20]
 800b904:	2b00      	cmp	r3, #0
 800b906:	d1e3      	bne.n	800b8d0 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	2202      	movs	r2, #2
 800b90c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b90e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b912:	4619      	mov	r1, r3
 800b914:	6878      	ldr	r0, [r7, #4]
 800b916:	f000 f847 	bl	800b9a8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800b91a:	e023      	b.n	800b964 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800b91c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b920:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b924:	2b00      	cmp	r3, #0
 800b926:	d009      	beq.n	800b93c <HAL_UART_IRQHandler+0x524>
 800b928:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b92c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b930:	2b00      	cmp	r3, #0
 800b932:	d003      	beq.n	800b93c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800b934:	6878      	ldr	r0, [r7, #4]
 800b936:	f000 f910 	bl	800bb5a <UART_Transmit_IT>
    return;
 800b93a:	e014      	b.n	800b966 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800b93c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b940:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b944:	2b00      	cmp	r3, #0
 800b946:	d00e      	beq.n	800b966 <HAL_UART_IRQHandler+0x54e>
 800b948:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b94c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b950:	2b00      	cmp	r3, #0
 800b952:	d008      	beq.n	800b966 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800b954:	6878      	ldr	r0, [r7, #4]
 800b956:	f000 f950 	bl	800bbfa <UART_EndTransmit_IT>
    return;
 800b95a:	e004      	b.n	800b966 <HAL_UART_IRQHandler+0x54e>
    return;
 800b95c:	bf00      	nop
 800b95e:	e002      	b.n	800b966 <HAL_UART_IRQHandler+0x54e>
      return;
 800b960:	bf00      	nop
 800b962:	e000      	b.n	800b966 <HAL_UART_IRQHandler+0x54e>
      return;
 800b964:	bf00      	nop
  }
}
 800b966:	37e8      	adds	r7, #232	@ 0xe8
 800b968:	46bd      	mov	sp, r7
 800b96a:	bd80      	pop	{r7, pc}

0800b96c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b96c:	b480      	push	{r7}
 800b96e:	b083      	sub	sp, #12
 800b970:	af00      	add	r7, sp, #0
 800b972:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800b974:	bf00      	nop
 800b976:	370c      	adds	r7, #12
 800b978:	46bd      	mov	sp, r7
 800b97a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b97e:	4770      	bx	lr

0800b980 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800b980:	b480      	push	{r7}
 800b982:	b083      	sub	sp, #12
 800b984:	af00      	add	r7, sp, #0
 800b986:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800b988:	bf00      	nop
 800b98a:	370c      	adds	r7, #12
 800b98c:	46bd      	mov	sp, r7
 800b98e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b992:	4770      	bx	lr

0800b994 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b994:	b480      	push	{r7}
 800b996:	b083      	sub	sp, #12
 800b998:	af00      	add	r7, sp, #0
 800b99a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800b99c:	bf00      	nop
 800b99e:	370c      	adds	r7, #12
 800b9a0:	46bd      	mov	sp, r7
 800b9a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9a6:	4770      	bx	lr

0800b9a8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b9a8:	b480      	push	{r7}
 800b9aa:	b083      	sub	sp, #12
 800b9ac:	af00      	add	r7, sp, #0
 800b9ae:	6078      	str	r0, [r7, #4]
 800b9b0:	460b      	mov	r3, r1
 800b9b2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b9b4:	bf00      	nop
 800b9b6:	370c      	adds	r7, #12
 800b9b8:	46bd      	mov	sp, r7
 800b9ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9be:	4770      	bx	lr

0800b9c0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800b9c0:	b580      	push	{r7, lr}
 800b9c2:	b086      	sub	sp, #24
 800b9c4:	af00      	add	r7, sp, #0
 800b9c6:	60f8      	str	r0, [r7, #12]
 800b9c8:	60b9      	str	r1, [r7, #8]
 800b9ca:	603b      	str	r3, [r7, #0]
 800b9cc:	4613      	mov	r3, r2
 800b9ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b9d0:	e03b      	b.n	800ba4a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b9d2:	6a3b      	ldr	r3, [r7, #32]
 800b9d4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b9d8:	d037      	beq.n	800ba4a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b9da:	f7fb f9c3 	bl	8006d64 <HAL_GetTick>
 800b9de:	4602      	mov	r2, r0
 800b9e0:	683b      	ldr	r3, [r7, #0]
 800b9e2:	1ad3      	subs	r3, r2, r3
 800b9e4:	6a3a      	ldr	r2, [r7, #32]
 800b9e6:	429a      	cmp	r2, r3
 800b9e8:	d302      	bcc.n	800b9f0 <UART_WaitOnFlagUntilTimeout+0x30>
 800b9ea:	6a3b      	ldr	r3, [r7, #32]
 800b9ec:	2b00      	cmp	r3, #0
 800b9ee:	d101      	bne.n	800b9f4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b9f0:	2303      	movs	r3, #3
 800b9f2:	e03a      	b.n	800ba6a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b9f4:	68fb      	ldr	r3, [r7, #12]
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	68db      	ldr	r3, [r3, #12]
 800b9fa:	f003 0304 	and.w	r3, r3, #4
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d023      	beq.n	800ba4a <UART_WaitOnFlagUntilTimeout+0x8a>
 800ba02:	68bb      	ldr	r3, [r7, #8]
 800ba04:	2b80      	cmp	r3, #128	@ 0x80
 800ba06:	d020      	beq.n	800ba4a <UART_WaitOnFlagUntilTimeout+0x8a>
 800ba08:	68bb      	ldr	r3, [r7, #8]
 800ba0a:	2b40      	cmp	r3, #64	@ 0x40
 800ba0c:	d01d      	beq.n	800ba4a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800ba0e:	68fb      	ldr	r3, [r7, #12]
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	f003 0308 	and.w	r3, r3, #8
 800ba18:	2b08      	cmp	r3, #8
 800ba1a:	d116      	bne.n	800ba4a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800ba1c:	2300      	movs	r3, #0
 800ba1e:	617b      	str	r3, [r7, #20]
 800ba20:	68fb      	ldr	r3, [r7, #12]
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	617b      	str	r3, [r7, #20]
 800ba28:	68fb      	ldr	r3, [r7, #12]
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	685b      	ldr	r3, [r3, #4]
 800ba2e:	617b      	str	r3, [r7, #20]
 800ba30:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ba32:	68f8      	ldr	r0, [r7, #12]
 800ba34:	f000 f81d 	bl	800ba72 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800ba38:	68fb      	ldr	r3, [r7, #12]
 800ba3a:	2208      	movs	r2, #8
 800ba3c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	2200      	movs	r2, #0
 800ba42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800ba46:	2301      	movs	r3, #1
 800ba48:	e00f      	b.n	800ba6a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	681a      	ldr	r2, [r3, #0]
 800ba50:	68bb      	ldr	r3, [r7, #8]
 800ba52:	4013      	ands	r3, r2
 800ba54:	68ba      	ldr	r2, [r7, #8]
 800ba56:	429a      	cmp	r2, r3
 800ba58:	bf0c      	ite	eq
 800ba5a:	2301      	moveq	r3, #1
 800ba5c:	2300      	movne	r3, #0
 800ba5e:	b2db      	uxtb	r3, r3
 800ba60:	461a      	mov	r2, r3
 800ba62:	79fb      	ldrb	r3, [r7, #7]
 800ba64:	429a      	cmp	r2, r3
 800ba66:	d0b4      	beq.n	800b9d2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ba68:	2300      	movs	r3, #0
}
 800ba6a:	4618      	mov	r0, r3
 800ba6c:	3718      	adds	r7, #24
 800ba6e:	46bd      	mov	sp, r7
 800ba70:	bd80      	pop	{r7, pc}

0800ba72 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ba72:	b480      	push	{r7}
 800ba74:	b095      	sub	sp, #84	@ 0x54
 800ba76:	af00      	add	r7, sp, #0
 800ba78:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	681b      	ldr	r3, [r3, #0]
 800ba7e:	330c      	adds	r3, #12
 800ba80:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba84:	e853 3f00 	ldrex	r3, [r3]
 800ba88:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ba8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba8c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ba90:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	330c      	adds	r3, #12
 800ba98:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ba9a:	643a      	str	r2, [r7, #64]	@ 0x40
 800ba9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba9e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800baa0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800baa2:	e841 2300 	strex	r3, r2, [r1]
 800baa6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800baa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d1e5      	bne.n	800ba7a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	681b      	ldr	r3, [r3, #0]
 800bab2:	3314      	adds	r3, #20
 800bab4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bab6:	6a3b      	ldr	r3, [r7, #32]
 800bab8:	e853 3f00 	ldrex	r3, [r3]
 800babc:	61fb      	str	r3, [r7, #28]
   return(result);
 800babe:	69fb      	ldr	r3, [r7, #28]
 800bac0:	f023 0301 	bic.w	r3, r3, #1
 800bac4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	681b      	ldr	r3, [r3, #0]
 800baca:	3314      	adds	r3, #20
 800bacc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bace:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800bad0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bad2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bad4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bad6:	e841 2300 	strex	r3, r2, [r1]
 800bada:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800badc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bade:	2b00      	cmp	r3, #0
 800bae0:	d1e5      	bne.n	800baae <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bae6:	2b01      	cmp	r3, #1
 800bae8:	d119      	bne.n	800bb1e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	681b      	ldr	r3, [r3, #0]
 800baee:	330c      	adds	r3, #12
 800baf0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800baf2:	68fb      	ldr	r3, [r7, #12]
 800baf4:	e853 3f00 	ldrex	r3, [r3]
 800baf8:	60bb      	str	r3, [r7, #8]
   return(result);
 800bafa:	68bb      	ldr	r3, [r7, #8]
 800bafc:	f023 0310 	bic.w	r3, r3, #16
 800bb00:	647b      	str	r3, [r7, #68]	@ 0x44
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	681b      	ldr	r3, [r3, #0]
 800bb06:	330c      	adds	r3, #12
 800bb08:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bb0a:	61ba      	str	r2, [r7, #24]
 800bb0c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb0e:	6979      	ldr	r1, [r7, #20]
 800bb10:	69ba      	ldr	r2, [r7, #24]
 800bb12:	e841 2300 	strex	r3, r2, [r1]
 800bb16:	613b      	str	r3, [r7, #16]
   return(result);
 800bb18:	693b      	ldr	r3, [r7, #16]
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d1e5      	bne.n	800baea <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	2220      	movs	r2, #32
 800bb22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	2200      	movs	r2, #0
 800bb2a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800bb2c:	bf00      	nop
 800bb2e:	3754      	adds	r7, #84	@ 0x54
 800bb30:	46bd      	mov	sp, r7
 800bb32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb36:	4770      	bx	lr

0800bb38 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800bb38:	b580      	push	{r7, lr}
 800bb3a:	b084      	sub	sp, #16
 800bb3c:	af00      	add	r7, sp, #0
 800bb3e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bb44:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800bb46:	68fb      	ldr	r3, [r7, #12]
 800bb48:	2200      	movs	r2, #0
 800bb4a:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800bb4c:	68f8      	ldr	r0, [r7, #12]
 800bb4e:	f7ff ff21 	bl	800b994 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bb52:	bf00      	nop
 800bb54:	3710      	adds	r7, #16
 800bb56:	46bd      	mov	sp, r7
 800bb58:	bd80      	pop	{r7, pc}

0800bb5a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800bb5a:	b480      	push	{r7}
 800bb5c:	b085      	sub	sp, #20
 800bb5e:	af00      	add	r7, sp, #0
 800bb60:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bb68:	b2db      	uxtb	r3, r3
 800bb6a:	2b21      	cmp	r3, #33	@ 0x21
 800bb6c:	d13e      	bne.n	800bbec <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	689b      	ldr	r3, [r3, #8]
 800bb72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bb76:	d114      	bne.n	800bba2 <UART_Transmit_IT+0x48>
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	691b      	ldr	r3, [r3, #16]
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	d110      	bne.n	800bba2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	6a1b      	ldr	r3, [r3, #32]
 800bb84:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800bb86:	68fb      	ldr	r3, [r7, #12]
 800bb88:	881b      	ldrh	r3, [r3, #0]
 800bb8a:	461a      	mov	r2, r3
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800bb94:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	6a1b      	ldr	r3, [r3, #32]
 800bb9a:	1c9a      	adds	r2, r3, #2
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	621a      	str	r2, [r3, #32]
 800bba0:	e008      	b.n	800bbb4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	6a1b      	ldr	r3, [r3, #32]
 800bba6:	1c59      	adds	r1, r3, #1
 800bba8:	687a      	ldr	r2, [r7, #4]
 800bbaa:	6211      	str	r1, [r2, #32]
 800bbac:	781a      	ldrb	r2, [r3, #0]
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	681b      	ldr	r3, [r3, #0]
 800bbb2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800bbb8:	b29b      	uxth	r3, r3
 800bbba:	3b01      	subs	r3, #1
 800bbbc:	b29b      	uxth	r3, r3
 800bbbe:	687a      	ldr	r2, [r7, #4]
 800bbc0:	4619      	mov	r1, r3
 800bbc2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d10f      	bne.n	800bbe8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	68da      	ldr	r2, [r3, #12]
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	681b      	ldr	r3, [r3, #0]
 800bbd2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800bbd6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	681b      	ldr	r3, [r3, #0]
 800bbdc:	68da      	ldr	r2, [r3, #12]
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	681b      	ldr	r3, [r3, #0]
 800bbe2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800bbe6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800bbe8:	2300      	movs	r3, #0
 800bbea:	e000      	b.n	800bbee <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800bbec:	2302      	movs	r3, #2
  }
}
 800bbee:	4618      	mov	r0, r3
 800bbf0:	3714      	adds	r7, #20
 800bbf2:	46bd      	mov	sp, r7
 800bbf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbf8:	4770      	bx	lr

0800bbfa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800bbfa:	b580      	push	{r7, lr}
 800bbfc:	b082      	sub	sp, #8
 800bbfe:	af00      	add	r7, sp, #0
 800bc00:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	681b      	ldr	r3, [r3, #0]
 800bc06:	68da      	ldr	r2, [r3, #12]
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	681b      	ldr	r3, [r3, #0]
 800bc0c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800bc10:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	2220      	movs	r2, #32
 800bc16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800bc1a:	6878      	ldr	r0, [r7, #4]
 800bc1c:	f7ff fea6 	bl	800b96c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800bc20:	2300      	movs	r3, #0
}
 800bc22:	4618      	mov	r0, r3
 800bc24:	3708      	adds	r7, #8
 800bc26:	46bd      	mov	sp, r7
 800bc28:	bd80      	pop	{r7, pc}

0800bc2a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800bc2a:	b580      	push	{r7, lr}
 800bc2c:	b08c      	sub	sp, #48	@ 0x30
 800bc2e:	af00      	add	r7, sp, #0
 800bc30:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800bc32:	2300      	movs	r3, #0
 800bc34:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800bc36:	2300      	movs	r3, #0
 800bc38:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800bc40:	b2db      	uxtb	r3, r3
 800bc42:	2b22      	cmp	r3, #34	@ 0x22
 800bc44:	f040 80aa 	bne.w	800bd9c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	689b      	ldr	r3, [r3, #8]
 800bc4c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bc50:	d115      	bne.n	800bc7e <UART_Receive_IT+0x54>
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	691b      	ldr	r3, [r3, #16]
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d111      	bne.n	800bc7e <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc5e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	681b      	ldr	r3, [r3, #0]
 800bc64:	685b      	ldr	r3, [r3, #4]
 800bc66:	b29b      	uxth	r3, r3
 800bc68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bc6c:	b29a      	uxth	r2, r3
 800bc6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc70:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc76:	1c9a      	adds	r2, r3, #2
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	629a      	str	r2, [r3, #40]	@ 0x28
 800bc7c:	e024      	b.n	800bcc8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc82:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	689b      	ldr	r3, [r3, #8]
 800bc88:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bc8c:	d007      	beq.n	800bc9e <UART_Receive_IT+0x74>
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	689b      	ldr	r3, [r3, #8]
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d10a      	bne.n	800bcac <UART_Receive_IT+0x82>
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	691b      	ldr	r3, [r3, #16]
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	d106      	bne.n	800bcac <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	681b      	ldr	r3, [r3, #0]
 800bca2:	685b      	ldr	r3, [r3, #4]
 800bca4:	b2da      	uxtb	r2, r3
 800bca6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bca8:	701a      	strb	r2, [r3, #0]
 800bcaa:	e008      	b.n	800bcbe <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	681b      	ldr	r3, [r3, #0]
 800bcb0:	685b      	ldr	r3, [r3, #4]
 800bcb2:	b2db      	uxtb	r3, r3
 800bcb4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bcb8:	b2da      	uxtb	r2, r3
 800bcba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bcbc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bcc2:	1c5a      	adds	r2, r3, #1
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800bccc:	b29b      	uxth	r3, r3
 800bcce:	3b01      	subs	r3, #1
 800bcd0:	b29b      	uxth	r3, r3
 800bcd2:	687a      	ldr	r2, [r7, #4]
 800bcd4:	4619      	mov	r1, r3
 800bcd6:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d15d      	bne.n	800bd98 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	68da      	ldr	r2, [r3, #12]
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	f022 0220 	bic.w	r2, r2, #32
 800bcea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	68da      	ldr	r2, [r3, #12]
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	681b      	ldr	r3, [r3, #0]
 800bcf6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800bcfa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	681b      	ldr	r3, [r3, #0]
 800bd00:	695a      	ldr	r2, [r3, #20]
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	681b      	ldr	r3, [r3, #0]
 800bd06:	f022 0201 	bic.w	r2, r2, #1
 800bd0a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	2220      	movs	r2, #32
 800bd10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	2200      	movs	r2, #0
 800bd18:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bd1e:	2b01      	cmp	r3, #1
 800bd20:	d135      	bne.n	800bd8e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	2200      	movs	r2, #0
 800bd26:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	681b      	ldr	r3, [r3, #0]
 800bd2c:	330c      	adds	r3, #12
 800bd2e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd30:	697b      	ldr	r3, [r7, #20]
 800bd32:	e853 3f00 	ldrex	r3, [r3]
 800bd36:	613b      	str	r3, [r7, #16]
   return(result);
 800bd38:	693b      	ldr	r3, [r7, #16]
 800bd3a:	f023 0310 	bic.w	r3, r3, #16
 800bd3e:	627b      	str	r3, [r7, #36]	@ 0x24
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	681b      	ldr	r3, [r3, #0]
 800bd44:	330c      	adds	r3, #12
 800bd46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bd48:	623a      	str	r2, [r7, #32]
 800bd4a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd4c:	69f9      	ldr	r1, [r7, #28]
 800bd4e:	6a3a      	ldr	r2, [r7, #32]
 800bd50:	e841 2300 	strex	r3, r2, [r1]
 800bd54:	61bb      	str	r3, [r7, #24]
   return(result);
 800bd56:	69bb      	ldr	r3, [r7, #24]
 800bd58:	2b00      	cmp	r3, #0
 800bd5a:	d1e5      	bne.n	800bd28 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	681b      	ldr	r3, [r3, #0]
 800bd62:	f003 0310 	and.w	r3, r3, #16
 800bd66:	2b10      	cmp	r3, #16
 800bd68:	d10a      	bne.n	800bd80 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800bd6a:	2300      	movs	r3, #0
 800bd6c:	60fb      	str	r3, [r7, #12]
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	681b      	ldr	r3, [r3, #0]
 800bd74:	60fb      	str	r3, [r7, #12]
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	681b      	ldr	r3, [r3, #0]
 800bd7a:	685b      	ldr	r3, [r3, #4]
 800bd7c:	60fb      	str	r3, [r7, #12]
 800bd7e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800bd84:	4619      	mov	r1, r3
 800bd86:	6878      	ldr	r0, [r7, #4]
 800bd88:	f7ff fe0e 	bl	800b9a8 <HAL_UARTEx_RxEventCallback>
 800bd8c:	e002      	b.n	800bd94 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800bd8e:	6878      	ldr	r0, [r7, #4]
 800bd90:	f7ff fdf6 	bl	800b980 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800bd94:	2300      	movs	r3, #0
 800bd96:	e002      	b.n	800bd9e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800bd98:	2300      	movs	r3, #0
 800bd9a:	e000      	b.n	800bd9e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800bd9c:	2302      	movs	r3, #2
  }
}
 800bd9e:	4618      	mov	r0, r3
 800bda0:	3730      	adds	r7, #48	@ 0x30
 800bda2:	46bd      	mov	sp, r7
 800bda4:	bd80      	pop	{r7, pc}
	...

0800bda8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800bda8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800bdac:	b0c0      	sub	sp, #256	@ 0x100
 800bdae:	af00      	add	r7, sp, #0
 800bdb0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bdb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bdb8:	681b      	ldr	r3, [r3, #0]
 800bdba:	691b      	ldr	r3, [r3, #16]
 800bdbc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800bdc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bdc4:	68d9      	ldr	r1, [r3, #12]
 800bdc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bdca:	681a      	ldr	r2, [r3, #0]
 800bdcc:	ea40 0301 	orr.w	r3, r0, r1
 800bdd0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800bdd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bdd6:	689a      	ldr	r2, [r3, #8]
 800bdd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bddc:	691b      	ldr	r3, [r3, #16]
 800bdde:	431a      	orrs	r2, r3
 800bde0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bde4:	695b      	ldr	r3, [r3, #20]
 800bde6:	431a      	orrs	r2, r3
 800bde8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bdec:	69db      	ldr	r3, [r3, #28]
 800bdee:	4313      	orrs	r3, r2
 800bdf0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800bdf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bdf8:	681b      	ldr	r3, [r3, #0]
 800bdfa:	68db      	ldr	r3, [r3, #12]
 800bdfc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800be00:	f021 010c 	bic.w	r1, r1, #12
 800be04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800be08:	681a      	ldr	r2, [r3, #0]
 800be0a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800be0e:	430b      	orrs	r3, r1
 800be10:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800be12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800be16:	681b      	ldr	r3, [r3, #0]
 800be18:	695b      	ldr	r3, [r3, #20]
 800be1a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800be1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800be22:	6999      	ldr	r1, [r3, #24]
 800be24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800be28:	681a      	ldr	r2, [r3, #0]
 800be2a:	ea40 0301 	orr.w	r3, r0, r1
 800be2e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800be30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800be34:	681a      	ldr	r2, [r3, #0]
 800be36:	4b8f      	ldr	r3, [pc, #572]	@ (800c074 <UART_SetConfig+0x2cc>)
 800be38:	429a      	cmp	r2, r3
 800be3a:	d005      	beq.n	800be48 <UART_SetConfig+0xa0>
 800be3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800be40:	681a      	ldr	r2, [r3, #0]
 800be42:	4b8d      	ldr	r3, [pc, #564]	@ (800c078 <UART_SetConfig+0x2d0>)
 800be44:	429a      	cmp	r2, r3
 800be46:	d104      	bne.n	800be52 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800be48:	f7fe fdc2 	bl	800a9d0 <HAL_RCC_GetPCLK2Freq>
 800be4c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800be50:	e003      	b.n	800be5a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800be52:	f7fe fda9 	bl	800a9a8 <HAL_RCC_GetPCLK1Freq>
 800be56:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800be5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800be5e:	69db      	ldr	r3, [r3, #28]
 800be60:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800be64:	f040 810c 	bne.w	800c080 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800be68:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800be6c:	2200      	movs	r2, #0
 800be6e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800be72:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800be76:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800be7a:	4622      	mov	r2, r4
 800be7c:	462b      	mov	r3, r5
 800be7e:	1891      	adds	r1, r2, r2
 800be80:	65b9      	str	r1, [r7, #88]	@ 0x58
 800be82:	415b      	adcs	r3, r3
 800be84:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800be86:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800be8a:	4621      	mov	r1, r4
 800be8c:	eb12 0801 	adds.w	r8, r2, r1
 800be90:	4629      	mov	r1, r5
 800be92:	eb43 0901 	adc.w	r9, r3, r1
 800be96:	f04f 0200 	mov.w	r2, #0
 800be9a:	f04f 0300 	mov.w	r3, #0
 800be9e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800bea2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800bea6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800beaa:	4690      	mov	r8, r2
 800beac:	4699      	mov	r9, r3
 800beae:	4623      	mov	r3, r4
 800beb0:	eb18 0303 	adds.w	r3, r8, r3
 800beb4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800beb8:	462b      	mov	r3, r5
 800beba:	eb49 0303 	adc.w	r3, r9, r3
 800bebe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800bec2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bec6:	685b      	ldr	r3, [r3, #4]
 800bec8:	2200      	movs	r2, #0
 800beca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800bece:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800bed2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800bed6:	460b      	mov	r3, r1
 800bed8:	18db      	adds	r3, r3, r3
 800beda:	653b      	str	r3, [r7, #80]	@ 0x50
 800bedc:	4613      	mov	r3, r2
 800bede:	eb42 0303 	adc.w	r3, r2, r3
 800bee2:	657b      	str	r3, [r7, #84]	@ 0x54
 800bee4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800bee8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800beec:	f7f4 f9c8 	bl	8000280 <__aeabi_uldivmod>
 800bef0:	4602      	mov	r2, r0
 800bef2:	460b      	mov	r3, r1
 800bef4:	4b61      	ldr	r3, [pc, #388]	@ (800c07c <UART_SetConfig+0x2d4>)
 800bef6:	fba3 2302 	umull	r2, r3, r3, r2
 800befa:	095b      	lsrs	r3, r3, #5
 800befc:	011c      	lsls	r4, r3, #4
 800befe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800bf02:	2200      	movs	r2, #0
 800bf04:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800bf08:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800bf0c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800bf10:	4642      	mov	r2, r8
 800bf12:	464b      	mov	r3, r9
 800bf14:	1891      	adds	r1, r2, r2
 800bf16:	64b9      	str	r1, [r7, #72]	@ 0x48
 800bf18:	415b      	adcs	r3, r3
 800bf1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bf1c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800bf20:	4641      	mov	r1, r8
 800bf22:	eb12 0a01 	adds.w	sl, r2, r1
 800bf26:	4649      	mov	r1, r9
 800bf28:	eb43 0b01 	adc.w	fp, r3, r1
 800bf2c:	f04f 0200 	mov.w	r2, #0
 800bf30:	f04f 0300 	mov.w	r3, #0
 800bf34:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800bf38:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800bf3c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800bf40:	4692      	mov	sl, r2
 800bf42:	469b      	mov	fp, r3
 800bf44:	4643      	mov	r3, r8
 800bf46:	eb1a 0303 	adds.w	r3, sl, r3
 800bf4a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800bf4e:	464b      	mov	r3, r9
 800bf50:	eb4b 0303 	adc.w	r3, fp, r3
 800bf54:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800bf58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bf5c:	685b      	ldr	r3, [r3, #4]
 800bf5e:	2200      	movs	r2, #0
 800bf60:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800bf64:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800bf68:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800bf6c:	460b      	mov	r3, r1
 800bf6e:	18db      	adds	r3, r3, r3
 800bf70:	643b      	str	r3, [r7, #64]	@ 0x40
 800bf72:	4613      	mov	r3, r2
 800bf74:	eb42 0303 	adc.w	r3, r2, r3
 800bf78:	647b      	str	r3, [r7, #68]	@ 0x44
 800bf7a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800bf7e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800bf82:	f7f4 f97d 	bl	8000280 <__aeabi_uldivmod>
 800bf86:	4602      	mov	r2, r0
 800bf88:	460b      	mov	r3, r1
 800bf8a:	4611      	mov	r1, r2
 800bf8c:	4b3b      	ldr	r3, [pc, #236]	@ (800c07c <UART_SetConfig+0x2d4>)
 800bf8e:	fba3 2301 	umull	r2, r3, r3, r1
 800bf92:	095b      	lsrs	r3, r3, #5
 800bf94:	2264      	movs	r2, #100	@ 0x64
 800bf96:	fb02 f303 	mul.w	r3, r2, r3
 800bf9a:	1acb      	subs	r3, r1, r3
 800bf9c:	00db      	lsls	r3, r3, #3
 800bf9e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800bfa2:	4b36      	ldr	r3, [pc, #216]	@ (800c07c <UART_SetConfig+0x2d4>)
 800bfa4:	fba3 2302 	umull	r2, r3, r3, r2
 800bfa8:	095b      	lsrs	r3, r3, #5
 800bfaa:	005b      	lsls	r3, r3, #1
 800bfac:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800bfb0:	441c      	add	r4, r3
 800bfb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800bfb6:	2200      	movs	r2, #0
 800bfb8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800bfbc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800bfc0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800bfc4:	4642      	mov	r2, r8
 800bfc6:	464b      	mov	r3, r9
 800bfc8:	1891      	adds	r1, r2, r2
 800bfca:	63b9      	str	r1, [r7, #56]	@ 0x38
 800bfcc:	415b      	adcs	r3, r3
 800bfce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bfd0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800bfd4:	4641      	mov	r1, r8
 800bfd6:	1851      	adds	r1, r2, r1
 800bfd8:	6339      	str	r1, [r7, #48]	@ 0x30
 800bfda:	4649      	mov	r1, r9
 800bfdc:	414b      	adcs	r3, r1
 800bfde:	637b      	str	r3, [r7, #52]	@ 0x34
 800bfe0:	f04f 0200 	mov.w	r2, #0
 800bfe4:	f04f 0300 	mov.w	r3, #0
 800bfe8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800bfec:	4659      	mov	r1, fp
 800bfee:	00cb      	lsls	r3, r1, #3
 800bff0:	4651      	mov	r1, sl
 800bff2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800bff6:	4651      	mov	r1, sl
 800bff8:	00ca      	lsls	r2, r1, #3
 800bffa:	4610      	mov	r0, r2
 800bffc:	4619      	mov	r1, r3
 800bffe:	4603      	mov	r3, r0
 800c000:	4642      	mov	r2, r8
 800c002:	189b      	adds	r3, r3, r2
 800c004:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800c008:	464b      	mov	r3, r9
 800c00a:	460a      	mov	r2, r1
 800c00c:	eb42 0303 	adc.w	r3, r2, r3
 800c010:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800c014:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c018:	685b      	ldr	r3, [r3, #4]
 800c01a:	2200      	movs	r2, #0
 800c01c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800c020:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800c024:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800c028:	460b      	mov	r3, r1
 800c02a:	18db      	adds	r3, r3, r3
 800c02c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c02e:	4613      	mov	r3, r2
 800c030:	eb42 0303 	adc.w	r3, r2, r3
 800c034:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c036:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800c03a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800c03e:	f7f4 f91f 	bl	8000280 <__aeabi_uldivmod>
 800c042:	4602      	mov	r2, r0
 800c044:	460b      	mov	r3, r1
 800c046:	4b0d      	ldr	r3, [pc, #52]	@ (800c07c <UART_SetConfig+0x2d4>)
 800c048:	fba3 1302 	umull	r1, r3, r3, r2
 800c04c:	095b      	lsrs	r3, r3, #5
 800c04e:	2164      	movs	r1, #100	@ 0x64
 800c050:	fb01 f303 	mul.w	r3, r1, r3
 800c054:	1ad3      	subs	r3, r2, r3
 800c056:	00db      	lsls	r3, r3, #3
 800c058:	3332      	adds	r3, #50	@ 0x32
 800c05a:	4a08      	ldr	r2, [pc, #32]	@ (800c07c <UART_SetConfig+0x2d4>)
 800c05c:	fba2 2303 	umull	r2, r3, r2, r3
 800c060:	095b      	lsrs	r3, r3, #5
 800c062:	f003 0207 	and.w	r2, r3, #7
 800c066:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	4422      	add	r2, r4
 800c06e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800c070:	e106      	b.n	800c280 <UART_SetConfig+0x4d8>
 800c072:	bf00      	nop
 800c074:	40011000 	.word	0x40011000
 800c078:	40011400 	.word	0x40011400
 800c07c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800c080:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c084:	2200      	movs	r2, #0
 800c086:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800c08a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800c08e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800c092:	4642      	mov	r2, r8
 800c094:	464b      	mov	r3, r9
 800c096:	1891      	adds	r1, r2, r2
 800c098:	6239      	str	r1, [r7, #32]
 800c09a:	415b      	adcs	r3, r3
 800c09c:	627b      	str	r3, [r7, #36]	@ 0x24
 800c09e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800c0a2:	4641      	mov	r1, r8
 800c0a4:	1854      	adds	r4, r2, r1
 800c0a6:	4649      	mov	r1, r9
 800c0a8:	eb43 0501 	adc.w	r5, r3, r1
 800c0ac:	f04f 0200 	mov.w	r2, #0
 800c0b0:	f04f 0300 	mov.w	r3, #0
 800c0b4:	00eb      	lsls	r3, r5, #3
 800c0b6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800c0ba:	00e2      	lsls	r2, r4, #3
 800c0bc:	4614      	mov	r4, r2
 800c0be:	461d      	mov	r5, r3
 800c0c0:	4643      	mov	r3, r8
 800c0c2:	18e3      	adds	r3, r4, r3
 800c0c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c0c8:	464b      	mov	r3, r9
 800c0ca:	eb45 0303 	adc.w	r3, r5, r3
 800c0ce:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800c0d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c0d6:	685b      	ldr	r3, [r3, #4]
 800c0d8:	2200      	movs	r2, #0
 800c0da:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c0de:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800c0e2:	f04f 0200 	mov.w	r2, #0
 800c0e6:	f04f 0300 	mov.w	r3, #0
 800c0ea:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800c0ee:	4629      	mov	r1, r5
 800c0f0:	008b      	lsls	r3, r1, #2
 800c0f2:	4621      	mov	r1, r4
 800c0f4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c0f8:	4621      	mov	r1, r4
 800c0fa:	008a      	lsls	r2, r1, #2
 800c0fc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800c100:	f7f4 f8be 	bl	8000280 <__aeabi_uldivmod>
 800c104:	4602      	mov	r2, r0
 800c106:	460b      	mov	r3, r1
 800c108:	4b60      	ldr	r3, [pc, #384]	@ (800c28c <UART_SetConfig+0x4e4>)
 800c10a:	fba3 2302 	umull	r2, r3, r3, r2
 800c10e:	095b      	lsrs	r3, r3, #5
 800c110:	011c      	lsls	r4, r3, #4
 800c112:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c116:	2200      	movs	r2, #0
 800c118:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c11c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800c120:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800c124:	4642      	mov	r2, r8
 800c126:	464b      	mov	r3, r9
 800c128:	1891      	adds	r1, r2, r2
 800c12a:	61b9      	str	r1, [r7, #24]
 800c12c:	415b      	adcs	r3, r3
 800c12e:	61fb      	str	r3, [r7, #28]
 800c130:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800c134:	4641      	mov	r1, r8
 800c136:	1851      	adds	r1, r2, r1
 800c138:	6139      	str	r1, [r7, #16]
 800c13a:	4649      	mov	r1, r9
 800c13c:	414b      	adcs	r3, r1
 800c13e:	617b      	str	r3, [r7, #20]
 800c140:	f04f 0200 	mov.w	r2, #0
 800c144:	f04f 0300 	mov.w	r3, #0
 800c148:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800c14c:	4659      	mov	r1, fp
 800c14e:	00cb      	lsls	r3, r1, #3
 800c150:	4651      	mov	r1, sl
 800c152:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c156:	4651      	mov	r1, sl
 800c158:	00ca      	lsls	r2, r1, #3
 800c15a:	4610      	mov	r0, r2
 800c15c:	4619      	mov	r1, r3
 800c15e:	4603      	mov	r3, r0
 800c160:	4642      	mov	r2, r8
 800c162:	189b      	adds	r3, r3, r2
 800c164:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c168:	464b      	mov	r3, r9
 800c16a:	460a      	mov	r2, r1
 800c16c:	eb42 0303 	adc.w	r3, r2, r3
 800c170:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c174:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c178:	685b      	ldr	r3, [r3, #4]
 800c17a:	2200      	movs	r2, #0
 800c17c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c17e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800c180:	f04f 0200 	mov.w	r2, #0
 800c184:	f04f 0300 	mov.w	r3, #0
 800c188:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800c18c:	4649      	mov	r1, r9
 800c18e:	008b      	lsls	r3, r1, #2
 800c190:	4641      	mov	r1, r8
 800c192:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c196:	4641      	mov	r1, r8
 800c198:	008a      	lsls	r2, r1, #2
 800c19a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800c19e:	f7f4 f86f 	bl	8000280 <__aeabi_uldivmod>
 800c1a2:	4602      	mov	r2, r0
 800c1a4:	460b      	mov	r3, r1
 800c1a6:	4611      	mov	r1, r2
 800c1a8:	4b38      	ldr	r3, [pc, #224]	@ (800c28c <UART_SetConfig+0x4e4>)
 800c1aa:	fba3 2301 	umull	r2, r3, r3, r1
 800c1ae:	095b      	lsrs	r3, r3, #5
 800c1b0:	2264      	movs	r2, #100	@ 0x64
 800c1b2:	fb02 f303 	mul.w	r3, r2, r3
 800c1b6:	1acb      	subs	r3, r1, r3
 800c1b8:	011b      	lsls	r3, r3, #4
 800c1ba:	3332      	adds	r3, #50	@ 0x32
 800c1bc:	4a33      	ldr	r2, [pc, #204]	@ (800c28c <UART_SetConfig+0x4e4>)
 800c1be:	fba2 2303 	umull	r2, r3, r2, r3
 800c1c2:	095b      	lsrs	r3, r3, #5
 800c1c4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800c1c8:	441c      	add	r4, r3
 800c1ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c1ce:	2200      	movs	r2, #0
 800c1d0:	673b      	str	r3, [r7, #112]	@ 0x70
 800c1d2:	677a      	str	r2, [r7, #116]	@ 0x74
 800c1d4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800c1d8:	4642      	mov	r2, r8
 800c1da:	464b      	mov	r3, r9
 800c1dc:	1891      	adds	r1, r2, r2
 800c1de:	60b9      	str	r1, [r7, #8]
 800c1e0:	415b      	adcs	r3, r3
 800c1e2:	60fb      	str	r3, [r7, #12]
 800c1e4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c1e8:	4641      	mov	r1, r8
 800c1ea:	1851      	adds	r1, r2, r1
 800c1ec:	6039      	str	r1, [r7, #0]
 800c1ee:	4649      	mov	r1, r9
 800c1f0:	414b      	adcs	r3, r1
 800c1f2:	607b      	str	r3, [r7, #4]
 800c1f4:	f04f 0200 	mov.w	r2, #0
 800c1f8:	f04f 0300 	mov.w	r3, #0
 800c1fc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800c200:	4659      	mov	r1, fp
 800c202:	00cb      	lsls	r3, r1, #3
 800c204:	4651      	mov	r1, sl
 800c206:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c20a:	4651      	mov	r1, sl
 800c20c:	00ca      	lsls	r2, r1, #3
 800c20e:	4610      	mov	r0, r2
 800c210:	4619      	mov	r1, r3
 800c212:	4603      	mov	r3, r0
 800c214:	4642      	mov	r2, r8
 800c216:	189b      	adds	r3, r3, r2
 800c218:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c21a:	464b      	mov	r3, r9
 800c21c:	460a      	mov	r2, r1
 800c21e:	eb42 0303 	adc.w	r3, r2, r3
 800c222:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c224:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c228:	685b      	ldr	r3, [r3, #4]
 800c22a:	2200      	movs	r2, #0
 800c22c:	663b      	str	r3, [r7, #96]	@ 0x60
 800c22e:	667a      	str	r2, [r7, #100]	@ 0x64
 800c230:	f04f 0200 	mov.w	r2, #0
 800c234:	f04f 0300 	mov.w	r3, #0
 800c238:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800c23c:	4649      	mov	r1, r9
 800c23e:	008b      	lsls	r3, r1, #2
 800c240:	4641      	mov	r1, r8
 800c242:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c246:	4641      	mov	r1, r8
 800c248:	008a      	lsls	r2, r1, #2
 800c24a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800c24e:	f7f4 f817 	bl	8000280 <__aeabi_uldivmod>
 800c252:	4602      	mov	r2, r0
 800c254:	460b      	mov	r3, r1
 800c256:	4b0d      	ldr	r3, [pc, #52]	@ (800c28c <UART_SetConfig+0x4e4>)
 800c258:	fba3 1302 	umull	r1, r3, r3, r2
 800c25c:	095b      	lsrs	r3, r3, #5
 800c25e:	2164      	movs	r1, #100	@ 0x64
 800c260:	fb01 f303 	mul.w	r3, r1, r3
 800c264:	1ad3      	subs	r3, r2, r3
 800c266:	011b      	lsls	r3, r3, #4
 800c268:	3332      	adds	r3, #50	@ 0x32
 800c26a:	4a08      	ldr	r2, [pc, #32]	@ (800c28c <UART_SetConfig+0x4e4>)
 800c26c:	fba2 2303 	umull	r2, r3, r2, r3
 800c270:	095b      	lsrs	r3, r3, #5
 800c272:	f003 020f 	and.w	r2, r3, #15
 800c276:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	4422      	add	r2, r4
 800c27e:	609a      	str	r2, [r3, #8]
}
 800c280:	bf00      	nop
 800c282:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800c286:	46bd      	mov	sp, r7
 800c288:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c28c:	51eb851f 	.word	0x51eb851f

0800c290 <calloc>:
 800c290:	4b02      	ldr	r3, [pc, #8]	@ (800c29c <calloc+0xc>)
 800c292:	460a      	mov	r2, r1
 800c294:	4601      	mov	r1, r0
 800c296:	6818      	ldr	r0, [r3, #0]
 800c298:	f000 b802 	b.w	800c2a0 <_calloc_r>
 800c29c:	20000568 	.word	0x20000568

0800c2a0 <_calloc_r>:
 800c2a0:	b570      	push	{r4, r5, r6, lr}
 800c2a2:	fba1 5402 	umull	r5, r4, r1, r2
 800c2a6:	b93c      	cbnz	r4, 800c2b8 <_calloc_r+0x18>
 800c2a8:	4629      	mov	r1, r5
 800c2aa:	f000 f837 	bl	800c31c <_malloc_r>
 800c2ae:	4606      	mov	r6, r0
 800c2b0:	b928      	cbnz	r0, 800c2be <_calloc_r+0x1e>
 800c2b2:	2600      	movs	r6, #0
 800c2b4:	4630      	mov	r0, r6
 800c2b6:	bd70      	pop	{r4, r5, r6, pc}
 800c2b8:	220c      	movs	r2, #12
 800c2ba:	6002      	str	r2, [r0, #0]
 800c2bc:	e7f9      	b.n	800c2b2 <_calloc_r+0x12>
 800c2be:	462a      	mov	r2, r5
 800c2c0:	4621      	mov	r1, r4
 800c2c2:	f000 f9f9 	bl	800c6b8 <memset>
 800c2c6:	e7f5      	b.n	800c2b4 <_calloc_r+0x14>

0800c2c8 <free>:
 800c2c8:	4b02      	ldr	r3, [pc, #8]	@ (800c2d4 <free+0xc>)
 800c2ca:	4601      	mov	r1, r0
 800c2cc:	6818      	ldr	r0, [r3, #0]
 800c2ce:	f000 ba47 	b.w	800c760 <_free_r>
 800c2d2:	bf00      	nop
 800c2d4:	20000568 	.word	0x20000568

0800c2d8 <sbrk_aligned>:
 800c2d8:	b570      	push	{r4, r5, r6, lr}
 800c2da:	4e0f      	ldr	r6, [pc, #60]	@ (800c318 <sbrk_aligned+0x40>)
 800c2dc:	460c      	mov	r4, r1
 800c2de:	6831      	ldr	r1, [r6, #0]
 800c2e0:	4605      	mov	r5, r0
 800c2e2:	b911      	cbnz	r1, 800c2ea <sbrk_aligned+0x12>
 800c2e4:	f000 f9f0 	bl	800c6c8 <_sbrk_r>
 800c2e8:	6030      	str	r0, [r6, #0]
 800c2ea:	4621      	mov	r1, r4
 800c2ec:	4628      	mov	r0, r5
 800c2ee:	f000 f9eb 	bl	800c6c8 <_sbrk_r>
 800c2f2:	1c43      	adds	r3, r0, #1
 800c2f4:	d103      	bne.n	800c2fe <sbrk_aligned+0x26>
 800c2f6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800c2fa:	4620      	mov	r0, r4
 800c2fc:	bd70      	pop	{r4, r5, r6, pc}
 800c2fe:	1cc4      	adds	r4, r0, #3
 800c300:	f024 0403 	bic.w	r4, r4, #3
 800c304:	42a0      	cmp	r0, r4
 800c306:	d0f8      	beq.n	800c2fa <sbrk_aligned+0x22>
 800c308:	1a21      	subs	r1, r4, r0
 800c30a:	4628      	mov	r0, r5
 800c30c:	f000 f9dc 	bl	800c6c8 <_sbrk_r>
 800c310:	3001      	adds	r0, #1
 800c312:	d1f2      	bne.n	800c2fa <sbrk_aligned+0x22>
 800c314:	e7ef      	b.n	800c2f6 <sbrk_aligned+0x1e>
 800c316:	bf00      	nop
 800c318:	20000dcc 	.word	0x20000dcc

0800c31c <_malloc_r>:
 800c31c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c320:	1ccd      	adds	r5, r1, #3
 800c322:	f025 0503 	bic.w	r5, r5, #3
 800c326:	3508      	adds	r5, #8
 800c328:	2d0c      	cmp	r5, #12
 800c32a:	bf38      	it	cc
 800c32c:	250c      	movcc	r5, #12
 800c32e:	2d00      	cmp	r5, #0
 800c330:	4606      	mov	r6, r0
 800c332:	db01      	blt.n	800c338 <_malloc_r+0x1c>
 800c334:	42a9      	cmp	r1, r5
 800c336:	d904      	bls.n	800c342 <_malloc_r+0x26>
 800c338:	230c      	movs	r3, #12
 800c33a:	6033      	str	r3, [r6, #0]
 800c33c:	2000      	movs	r0, #0
 800c33e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c342:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c418 <_malloc_r+0xfc>
 800c346:	f000 f869 	bl	800c41c <__malloc_lock>
 800c34a:	f8d8 3000 	ldr.w	r3, [r8]
 800c34e:	461c      	mov	r4, r3
 800c350:	bb44      	cbnz	r4, 800c3a4 <_malloc_r+0x88>
 800c352:	4629      	mov	r1, r5
 800c354:	4630      	mov	r0, r6
 800c356:	f7ff ffbf 	bl	800c2d8 <sbrk_aligned>
 800c35a:	1c43      	adds	r3, r0, #1
 800c35c:	4604      	mov	r4, r0
 800c35e:	d158      	bne.n	800c412 <_malloc_r+0xf6>
 800c360:	f8d8 4000 	ldr.w	r4, [r8]
 800c364:	4627      	mov	r7, r4
 800c366:	2f00      	cmp	r7, #0
 800c368:	d143      	bne.n	800c3f2 <_malloc_r+0xd6>
 800c36a:	2c00      	cmp	r4, #0
 800c36c:	d04b      	beq.n	800c406 <_malloc_r+0xea>
 800c36e:	6823      	ldr	r3, [r4, #0]
 800c370:	4639      	mov	r1, r7
 800c372:	4630      	mov	r0, r6
 800c374:	eb04 0903 	add.w	r9, r4, r3
 800c378:	f000 f9a6 	bl	800c6c8 <_sbrk_r>
 800c37c:	4581      	cmp	r9, r0
 800c37e:	d142      	bne.n	800c406 <_malloc_r+0xea>
 800c380:	6821      	ldr	r1, [r4, #0]
 800c382:	1a6d      	subs	r5, r5, r1
 800c384:	4629      	mov	r1, r5
 800c386:	4630      	mov	r0, r6
 800c388:	f7ff ffa6 	bl	800c2d8 <sbrk_aligned>
 800c38c:	3001      	adds	r0, #1
 800c38e:	d03a      	beq.n	800c406 <_malloc_r+0xea>
 800c390:	6823      	ldr	r3, [r4, #0]
 800c392:	442b      	add	r3, r5
 800c394:	6023      	str	r3, [r4, #0]
 800c396:	f8d8 3000 	ldr.w	r3, [r8]
 800c39a:	685a      	ldr	r2, [r3, #4]
 800c39c:	bb62      	cbnz	r2, 800c3f8 <_malloc_r+0xdc>
 800c39e:	f8c8 7000 	str.w	r7, [r8]
 800c3a2:	e00f      	b.n	800c3c4 <_malloc_r+0xa8>
 800c3a4:	6822      	ldr	r2, [r4, #0]
 800c3a6:	1b52      	subs	r2, r2, r5
 800c3a8:	d420      	bmi.n	800c3ec <_malloc_r+0xd0>
 800c3aa:	2a0b      	cmp	r2, #11
 800c3ac:	d917      	bls.n	800c3de <_malloc_r+0xc2>
 800c3ae:	1961      	adds	r1, r4, r5
 800c3b0:	42a3      	cmp	r3, r4
 800c3b2:	6025      	str	r5, [r4, #0]
 800c3b4:	bf18      	it	ne
 800c3b6:	6059      	strne	r1, [r3, #4]
 800c3b8:	6863      	ldr	r3, [r4, #4]
 800c3ba:	bf08      	it	eq
 800c3bc:	f8c8 1000 	streq.w	r1, [r8]
 800c3c0:	5162      	str	r2, [r4, r5]
 800c3c2:	604b      	str	r3, [r1, #4]
 800c3c4:	4630      	mov	r0, r6
 800c3c6:	f000 f82f 	bl	800c428 <__malloc_unlock>
 800c3ca:	f104 000b 	add.w	r0, r4, #11
 800c3ce:	1d23      	adds	r3, r4, #4
 800c3d0:	f020 0007 	bic.w	r0, r0, #7
 800c3d4:	1ac2      	subs	r2, r0, r3
 800c3d6:	bf1c      	itt	ne
 800c3d8:	1a1b      	subne	r3, r3, r0
 800c3da:	50a3      	strne	r3, [r4, r2]
 800c3dc:	e7af      	b.n	800c33e <_malloc_r+0x22>
 800c3de:	6862      	ldr	r2, [r4, #4]
 800c3e0:	42a3      	cmp	r3, r4
 800c3e2:	bf0c      	ite	eq
 800c3e4:	f8c8 2000 	streq.w	r2, [r8]
 800c3e8:	605a      	strne	r2, [r3, #4]
 800c3ea:	e7eb      	b.n	800c3c4 <_malloc_r+0xa8>
 800c3ec:	4623      	mov	r3, r4
 800c3ee:	6864      	ldr	r4, [r4, #4]
 800c3f0:	e7ae      	b.n	800c350 <_malloc_r+0x34>
 800c3f2:	463c      	mov	r4, r7
 800c3f4:	687f      	ldr	r7, [r7, #4]
 800c3f6:	e7b6      	b.n	800c366 <_malloc_r+0x4a>
 800c3f8:	461a      	mov	r2, r3
 800c3fa:	685b      	ldr	r3, [r3, #4]
 800c3fc:	42a3      	cmp	r3, r4
 800c3fe:	d1fb      	bne.n	800c3f8 <_malloc_r+0xdc>
 800c400:	2300      	movs	r3, #0
 800c402:	6053      	str	r3, [r2, #4]
 800c404:	e7de      	b.n	800c3c4 <_malloc_r+0xa8>
 800c406:	230c      	movs	r3, #12
 800c408:	6033      	str	r3, [r6, #0]
 800c40a:	4630      	mov	r0, r6
 800c40c:	f000 f80c 	bl	800c428 <__malloc_unlock>
 800c410:	e794      	b.n	800c33c <_malloc_r+0x20>
 800c412:	6005      	str	r5, [r0, #0]
 800c414:	e7d6      	b.n	800c3c4 <_malloc_r+0xa8>
 800c416:	bf00      	nop
 800c418:	20000dd0 	.word	0x20000dd0

0800c41c <__malloc_lock>:
 800c41c:	4801      	ldr	r0, [pc, #4]	@ (800c424 <__malloc_lock+0x8>)
 800c41e:	f000 b98e 	b.w	800c73e <__retarget_lock_acquire_recursive>
 800c422:	bf00      	nop
 800c424:	20000f10 	.word	0x20000f10

0800c428 <__malloc_unlock>:
 800c428:	4801      	ldr	r0, [pc, #4]	@ (800c430 <__malloc_unlock+0x8>)
 800c42a:	f000 b989 	b.w	800c740 <__retarget_lock_release_recursive>
 800c42e:	bf00      	nop
 800c430:	20000f10 	.word	0x20000f10

0800c434 <std>:
 800c434:	2300      	movs	r3, #0
 800c436:	b510      	push	{r4, lr}
 800c438:	4604      	mov	r4, r0
 800c43a:	e9c0 3300 	strd	r3, r3, [r0]
 800c43e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c442:	6083      	str	r3, [r0, #8]
 800c444:	8181      	strh	r1, [r0, #12]
 800c446:	6643      	str	r3, [r0, #100]	@ 0x64
 800c448:	81c2      	strh	r2, [r0, #14]
 800c44a:	6183      	str	r3, [r0, #24]
 800c44c:	4619      	mov	r1, r3
 800c44e:	2208      	movs	r2, #8
 800c450:	305c      	adds	r0, #92	@ 0x5c
 800c452:	f000 f931 	bl	800c6b8 <memset>
 800c456:	4b0d      	ldr	r3, [pc, #52]	@ (800c48c <std+0x58>)
 800c458:	6263      	str	r3, [r4, #36]	@ 0x24
 800c45a:	4b0d      	ldr	r3, [pc, #52]	@ (800c490 <std+0x5c>)
 800c45c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c45e:	4b0d      	ldr	r3, [pc, #52]	@ (800c494 <std+0x60>)
 800c460:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c462:	4b0d      	ldr	r3, [pc, #52]	@ (800c498 <std+0x64>)
 800c464:	6323      	str	r3, [r4, #48]	@ 0x30
 800c466:	4b0d      	ldr	r3, [pc, #52]	@ (800c49c <std+0x68>)
 800c468:	6224      	str	r4, [r4, #32]
 800c46a:	429c      	cmp	r4, r3
 800c46c:	d006      	beq.n	800c47c <std+0x48>
 800c46e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c472:	4294      	cmp	r4, r2
 800c474:	d002      	beq.n	800c47c <std+0x48>
 800c476:	33d0      	adds	r3, #208	@ 0xd0
 800c478:	429c      	cmp	r4, r3
 800c47a:	d105      	bne.n	800c488 <std+0x54>
 800c47c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c480:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c484:	f000 b95a 	b.w	800c73c <__retarget_lock_init_recursive>
 800c488:	bd10      	pop	{r4, pc}
 800c48a:	bf00      	nop
 800c48c:	0800ceed 	.word	0x0800ceed
 800c490:	0800cf0f 	.word	0x0800cf0f
 800c494:	0800cf47 	.word	0x0800cf47
 800c498:	0800cf6b 	.word	0x0800cf6b
 800c49c:	20000dd4 	.word	0x20000dd4

0800c4a0 <stdio_exit_handler>:
 800c4a0:	4a02      	ldr	r2, [pc, #8]	@ (800c4ac <stdio_exit_handler+0xc>)
 800c4a2:	4903      	ldr	r1, [pc, #12]	@ (800c4b0 <stdio_exit_handler+0x10>)
 800c4a4:	4803      	ldr	r0, [pc, #12]	@ (800c4b4 <stdio_exit_handler+0x14>)
 800c4a6:	f000 b869 	b.w	800c57c <_fwalk_sglue>
 800c4aa:	bf00      	nop
 800c4ac:	2000055c 	.word	0x2000055c
 800c4b0:	0800ce9d 	.word	0x0800ce9d
 800c4b4:	2000056c 	.word	0x2000056c

0800c4b8 <cleanup_stdio>:
 800c4b8:	6841      	ldr	r1, [r0, #4]
 800c4ba:	4b0c      	ldr	r3, [pc, #48]	@ (800c4ec <cleanup_stdio+0x34>)
 800c4bc:	4299      	cmp	r1, r3
 800c4be:	b510      	push	{r4, lr}
 800c4c0:	4604      	mov	r4, r0
 800c4c2:	d001      	beq.n	800c4c8 <cleanup_stdio+0x10>
 800c4c4:	f000 fcea 	bl	800ce9c <_fflush_r>
 800c4c8:	68a1      	ldr	r1, [r4, #8]
 800c4ca:	4b09      	ldr	r3, [pc, #36]	@ (800c4f0 <cleanup_stdio+0x38>)
 800c4cc:	4299      	cmp	r1, r3
 800c4ce:	d002      	beq.n	800c4d6 <cleanup_stdio+0x1e>
 800c4d0:	4620      	mov	r0, r4
 800c4d2:	f000 fce3 	bl	800ce9c <_fflush_r>
 800c4d6:	68e1      	ldr	r1, [r4, #12]
 800c4d8:	4b06      	ldr	r3, [pc, #24]	@ (800c4f4 <cleanup_stdio+0x3c>)
 800c4da:	4299      	cmp	r1, r3
 800c4dc:	d004      	beq.n	800c4e8 <cleanup_stdio+0x30>
 800c4de:	4620      	mov	r0, r4
 800c4e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c4e4:	f000 bcda 	b.w	800ce9c <_fflush_r>
 800c4e8:	bd10      	pop	{r4, pc}
 800c4ea:	bf00      	nop
 800c4ec:	20000dd4 	.word	0x20000dd4
 800c4f0:	20000e3c 	.word	0x20000e3c
 800c4f4:	20000ea4 	.word	0x20000ea4

0800c4f8 <global_stdio_init.part.0>:
 800c4f8:	b510      	push	{r4, lr}
 800c4fa:	4b0b      	ldr	r3, [pc, #44]	@ (800c528 <global_stdio_init.part.0+0x30>)
 800c4fc:	4c0b      	ldr	r4, [pc, #44]	@ (800c52c <global_stdio_init.part.0+0x34>)
 800c4fe:	4a0c      	ldr	r2, [pc, #48]	@ (800c530 <global_stdio_init.part.0+0x38>)
 800c500:	601a      	str	r2, [r3, #0]
 800c502:	4620      	mov	r0, r4
 800c504:	2200      	movs	r2, #0
 800c506:	2104      	movs	r1, #4
 800c508:	f7ff ff94 	bl	800c434 <std>
 800c50c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c510:	2201      	movs	r2, #1
 800c512:	2109      	movs	r1, #9
 800c514:	f7ff ff8e 	bl	800c434 <std>
 800c518:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c51c:	2202      	movs	r2, #2
 800c51e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c522:	2112      	movs	r1, #18
 800c524:	f7ff bf86 	b.w	800c434 <std>
 800c528:	20000f0c 	.word	0x20000f0c
 800c52c:	20000dd4 	.word	0x20000dd4
 800c530:	0800c4a1 	.word	0x0800c4a1

0800c534 <__sfp_lock_acquire>:
 800c534:	4801      	ldr	r0, [pc, #4]	@ (800c53c <__sfp_lock_acquire+0x8>)
 800c536:	f000 b902 	b.w	800c73e <__retarget_lock_acquire_recursive>
 800c53a:	bf00      	nop
 800c53c:	20000f11 	.word	0x20000f11

0800c540 <__sfp_lock_release>:
 800c540:	4801      	ldr	r0, [pc, #4]	@ (800c548 <__sfp_lock_release+0x8>)
 800c542:	f000 b8fd 	b.w	800c740 <__retarget_lock_release_recursive>
 800c546:	bf00      	nop
 800c548:	20000f11 	.word	0x20000f11

0800c54c <__sinit>:
 800c54c:	b510      	push	{r4, lr}
 800c54e:	4604      	mov	r4, r0
 800c550:	f7ff fff0 	bl	800c534 <__sfp_lock_acquire>
 800c554:	6a23      	ldr	r3, [r4, #32]
 800c556:	b11b      	cbz	r3, 800c560 <__sinit+0x14>
 800c558:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c55c:	f7ff bff0 	b.w	800c540 <__sfp_lock_release>
 800c560:	4b04      	ldr	r3, [pc, #16]	@ (800c574 <__sinit+0x28>)
 800c562:	6223      	str	r3, [r4, #32]
 800c564:	4b04      	ldr	r3, [pc, #16]	@ (800c578 <__sinit+0x2c>)
 800c566:	681b      	ldr	r3, [r3, #0]
 800c568:	2b00      	cmp	r3, #0
 800c56a:	d1f5      	bne.n	800c558 <__sinit+0xc>
 800c56c:	f7ff ffc4 	bl	800c4f8 <global_stdio_init.part.0>
 800c570:	e7f2      	b.n	800c558 <__sinit+0xc>
 800c572:	bf00      	nop
 800c574:	0800c4b9 	.word	0x0800c4b9
 800c578:	20000f0c 	.word	0x20000f0c

0800c57c <_fwalk_sglue>:
 800c57c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c580:	4607      	mov	r7, r0
 800c582:	4688      	mov	r8, r1
 800c584:	4614      	mov	r4, r2
 800c586:	2600      	movs	r6, #0
 800c588:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c58c:	f1b9 0901 	subs.w	r9, r9, #1
 800c590:	d505      	bpl.n	800c59e <_fwalk_sglue+0x22>
 800c592:	6824      	ldr	r4, [r4, #0]
 800c594:	2c00      	cmp	r4, #0
 800c596:	d1f7      	bne.n	800c588 <_fwalk_sglue+0xc>
 800c598:	4630      	mov	r0, r6
 800c59a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c59e:	89ab      	ldrh	r3, [r5, #12]
 800c5a0:	2b01      	cmp	r3, #1
 800c5a2:	d907      	bls.n	800c5b4 <_fwalk_sglue+0x38>
 800c5a4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c5a8:	3301      	adds	r3, #1
 800c5aa:	d003      	beq.n	800c5b4 <_fwalk_sglue+0x38>
 800c5ac:	4629      	mov	r1, r5
 800c5ae:	4638      	mov	r0, r7
 800c5b0:	47c0      	blx	r8
 800c5b2:	4306      	orrs	r6, r0
 800c5b4:	3568      	adds	r5, #104	@ 0x68
 800c5b6:	e7e9      	b.n	800c58c <_fwalk_sglue+0x10>

0800c5b8 <iprintf>:
 800c5b8:	b40f      	push	{r0, r1, r2, r3}
 800c5ba:	b507      	push	{r0, r1, r2, lr}
 800c5bc:	4906      	ldr	r1, [pc, #24]	@ (800c5d8 <iprintf+0x20>)
 800c5be:	ab04      	add	r3, sp, #16
 800c5c0:	6808      	ldr	r0, [r1, #0]
 800c5c2:	f853 2b04 	ldr.w	r2, [r3], #4
 800c5c6:	6881      	ldr	r1, [r0, #8]
 800c5c8:	9301      	str	r3, [sp, #4]
 800c5ca:	f000 f93d 	bl	800c848 <_vfiprintf_r>
 800c5ce:	b003      	add	sp, #12
 800c5d0:	f85d eb04 	ldr.w	lr, [sp], #4
 800c5d4:	b004      	add	sp, #16
 800c5d6:	4770      	bx	lr
 800c5d8:	20000568 	.word	0x20000568

0800c5dc <_puts_r>:
 800c5dc:	6a03      	ldr	r3, [r0, #32]
 800c5de:	b570      	push	{r4, r5, r6, lr}
 800c5e0:	6884      	ldr	r4, [r0, #8]
 800c5e2:	4605      	mov	r5, r0
 800c5e4:	460e      	mov	r6, r1
 800c5e6:	b90b      	cbnz	r3, 800c5ec <_puts_r+0x10>
 800c5e8:	f7ff ffb0 	bl	800c54c <__sinit>
 800c5ec:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c5ee:	07db      	lsls	r3, r3, #31
 800c5f0:	d405      	bmi.n	800c5fe <_puts_r+0x22>
 800c5f2:	89a3      	ldrh	r3, [r4, #12]
 800c5f4:	0598      	lsls	r0, r3, #22
 800c5f6:	d402      	bmi.n	800c5fe <_puts_r+0x22>
 800c5f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c5fa:	f000 f8a0 	bl	800c73e <__retarget_lock_acquire_recursive>
 800c5fe:	89a3      	ldrh	r3, [r4, #12]
 800c600:	0719      	lsls	r1, r3, #28
 800c602:	d502      	bpl.n	800c60a <_puts_r+0x2e>
 800c604:	6923      	ldr	r3, [r4, #16]
 800c606:	2b00      	cmp	r3, #0
 800c608:	d135      	bne.n	800c676 <_puts_r+0x9a>
 800c60a:	4621      	mov	r1, r4
 800c60c:	4628      	mov	r0, r5
 800c60e:	f000 fcef 	bl	800cff0 <__swsetup_r>
 800c612:	b380      	cbz	r0, 800c676 <_puts_r+0x9a>
 800c614:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800c618:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c61a:	07da      	lsls	r2, r3, #31
 800c61c:	d405      	bmi.n	800c62a <_puts_r+0x4e>
 800c61e:	89a3      	ldrh	r3, [r4, #12]
 800c620:	059b      	lsls	r3, r3, #22
 800c622:	d402      	bmi.n	800c62a <_puts_r+0x4e>
 800c624:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c626:	f000 f88b 	bl	800c740 <__retarget_lock_release_recursive>
 800c62a:	4628      	mov	r0, r5
 800c62c:	bd70      	pop	{r4, r5, r6, pc}
 800c62e:	2b00      	cmp	r3, #0
 800c630:	da04      	bge.n	800c63c <_puts_r+0x60>
 800c632:	69a2      	ldr	r2, [r4, #24]
 800c634:	429a      	cmp	r2, r3
 800c636:	dc17      	bgt.n	800c668 <_puts_r+0x8c>
 800c638:	290a      	cmp	r1, #10
 800c63a:	d015      	beq.n	800c668 <_puts_r+0x8c>
 800c63c:	6823      	ldr	r3, [r4, #0]
 800c63e:	1c5a      	adds	r2, r3, #1
 800c640:	6022      	str	r2, [r4, #0]
 800c642:	7019      	strb	r1, [r3, #0]
 800c644:	68a3      	ldr	r3, [r4, #8]
 800c646:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c64a:	3b01      	subs	r3, #1
 800c64c:	60a3      	str	r3, [r4, #8]
 800c64e:	2900      	cmp	r1, #0
 800c650:	d1ed      	bne.n	800c62e <_puts_r+0x52>
 800c652:	2b00      	cmp	r3, #0
 800c654:	da11      	bge.n	800c67a <_puts_r+0x9e>
 800c656:	4622      	mov	r2, r4
 800c658:	210a      	movs	r1, #10
 800c65a:	4628      	mov	r0, r5
 800c65c:	f000 fc89 	bl	800cf72 <__swbuf_r>
 800c660:	3001      	adds	r0, #1
 800c662:	d0d7      	beq.n	800c614 <_puts_r+0x38>
 800c664:	250a      	movs	r5, #10
 800c666:	e7d7      	b.n	800c618 <_puts_r+0x3c>
 800c668:	4622      	mov	r2, r4
 800c66a:	4628      	mov	r0, r5
 800c66c:	f000 fc81 	bl	800cf72 <__swbuf_r>
 800c670:	3001      	adds	r0, #1
 800c672:	d1e7      	bne.n	800c644 <_puts_r+0x68>
 800c674:	e7ce      	b.n	800c614 <_puts_r+0x38>
 800c676:	3e01      	subs	r6, #1
 800c678:	e7e4      	b.n	800c644 <_puts_r+0x68>
 800c67a:	6823      	ldr	r3, [r4, #0]
 800c67c:	1c5a      	adds	r2, r3, #1
 800c67e:	6022      	str	r2, [r4, #0]
 800c680:	220a      	movs	r2, #10
 800c682:	701a      	strb	r2, [r3, #0]
 800c684:	e7ee      	b.n	800c664 <_puts_r+0x88>
	...

0800c688 <puts>:
 800c688:	4b02      	ldr	r3, [pc, #8]	@ (800c694 <puts+0xc>)
 800c68a:	4601      	mov	r1, r0
 800c68c:	6818      	ldr	r0, [r3, #0]
 800c68e:	f7ff bfa5 	b.w	800c5dc <_puts_r>
 800c692:	bf00      	nop
 800c694:	20000568 	.word	0x20000568

0800c698 <memcmp>:
 800c698:	b510      	push	{r4, lr}
 800c69a:	3901      	subs	r1, #1
 800c69c:	4402      	add	r2, r0
 800c69e:	4290      	cmp	r0, r2
 800c6a0:	d101      	bne.n	800c6a6 <memcmp+0xe>
 800c6a2:	2000      	movs	r0, #0
 800c6a4:	e005      	b.n	800c6b2 <memcmp+0x1a>
 800c6a6:	7803      	ldrb	r3, [r0, #0]
 800c6a8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800c6ac:	42a3      	cmp	r3, r4
 800c6ae:	d001      	beq.n	800c6b4 <memcmp+0x1c>
 800c6b0:	1b18      	subs	r0, r3, r4
 800c6b2:	bd10      	pop	{r4, pc}
 800c6b4:	3001      	adds	r0, #1
 800c6b6:	e7f2      	b.n	800c69e <memcmp+0x6>

0800c6b8 <memset>:
 800c6b8:	4402      	add	r2, r0
 800c6ba:	4603      	mov	r3, r0
 800c6bc:	4293      	cmp	r3, r2
 800c6be:	d100      	bne.n	800c6c2 <memset+0xa>
 800c6c0:	4770      	bx	lr
 800c6c2:	f803 1b01 	strb.w	r1, [r3], #1
 800c6c6:	e7f9      	b.n	800c6bc <memset+0x4>

0800c6c8 <_sbrk_r>:
 800c6c8:	b538      	push	{r3, r4, r5, lr}
 800c6ca:	4d06      	ldr	r5, [pc, #24]	@ (800c6e4 <_sbrk_r+0x1c>)
 800c6cc:	2300      	movs	r3, #0
 800c6ce:	4604      	mov	r4, r0
 800c6d0:	4608      	mov	r0, r1
 800c6d2:	602b      	str	r3, [r5, #0]
 800c6d4:	f7fa fa6e 	bl	8006bb4 <_sbrk>
 800c6d8:	1c43      	adds	r3, r0, #1
 800c6da:	d102      	bne.n	800c6e2 <_sbrk_r+0x1a>
 800c6dc:	682b      	ldr	r3, [r5, #0]
 800c6de:	b103      	cbz	r3, 800c6e2 <_sbrk_r+0x1a>
 800c6e0:	6023      	str	r3, [r4, #0]
 800c6e2:	bd38      	pop	{r3, r4, r5, pc}
 800c6e4:	20000f14 	.word	0x20000f14

0800c6e8 <__errno>:
 800c6e8:	4b01      	ldr	r3, [pc, #4]	@ (800c6f0 <__errno+0x8>)
 800c6ea:	6818      	ldr	r0, [r3, #0]
 800c6ec:	4770      	bx	lr
 800c6ee:	bf00      	nop
 800c6f0:	20000568 	.word	0x20000568

0800c6f4 <__libc_init_array>:
 800c6f4:	b570      	push	{r4, r5, r6, lr}
 800c6f6:	4d0d      	ldr	r5, [pc, #52]	@ (800c72c <__libc_init_array+0x38>)
 800c6f8:	4c0d      	ldr	r4, [pc, #52]	@ (800c730 <__libc_init_array+0x3c>)
 800c6fa:	1b64      	subs	r4, r4, r5
 800c6fc:	10a4      	asrs	r4, r4, #2
 800c6fe:	2600      	movs	r6, #0
 800c700:	42a6      	cmp	r6, r4
 800c702:	d109      	bne.n	800c718 <__libc_init_array+0x24>
 800c704:	4d0b      	ldr	r5, [pc, #44]	@ (800c734 <__libc_init_array+0x40>)
 800c706:	4c0c      	ldr	r4, [pc, #48]	@ (800c738 <__libc_init_array+0x44>)
 800c708:	f000 fd92 	bl	800d230 <_init>
 800c70c:	1b64      	subs	r4, r4, r5
 800c70e:	10a4      	asrs	r4, r4, #2
 800c710:	2600      	movs	r6, #0
 800c712:	42a6      	cmp	r6, r4
 800c714:	d105      	bne.n	800c722 <__libc_init_array+0x2e>
 800c716:	bd70      	pop	{r4, r5, r6, pc}
 800c718:	f855 3b04 	ldr.w	r3, [r5], #4
 800c71c:	4798      	blx	r3
 800c71e:	3601      	adds	r6, #1
 800c720:	e7ee      	b.n	800c700 <__libc_init_array+0xc>
 800c722:	f855 3b04 	ldr.w	r3, [r5], #4
 800c726:	4798      	blx	r3
 800c728:	3601      	adds	r6, #1
 800c72a:	e7f2      	b.n	800c712 <__libc_init_array+0x1e>
 800c72c:	0800d89c 	.word	0x0800d89c
 800c730:	0800d89c 	.word	0x0800d89c
 800c734:	0800d89c 	.word	0x0800d89c
 800c738:	0800d8a0 	.word	0x0800d8a0

0800c73c <__retarget_lock_init_recursive>:
 800c73c:	4770      	bx	lr

0800c73e <__retarget_lock_acquire_recursive>:
 800c73e:	4770      	bx	lr

0800c740 <__retarget_lock_release_recursive>:
 800c740:	4770      	bx	lr

0800c742 <memcpy>:
 800c742:	440a      	add	r2, r1
 800c744:	4291      	cmp	r1, r2
 800c746:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800c74a:	d100      	bne.n	800c74e <memcpy+0xc>
 800c74c:	4770      	bx	lr
 800c74e:	b510      	push	{r4, lr}
 800c750:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c754:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c758:	4291      	cmp	r1, r2
 800c75a:	d1f9      	bne.n	800c750 <memcpy+0xe>
 800c75c:	bd10      	pop	{r4, pc}
	...

0800c760 <_free_r>:
 800c760:	b538      	push	{r3, r4, r5, lr}
 800c762:	4605      	mov	r5, r0
 800c764:	2900      	cmp	r1, #0
 800c766:	d041      	beq.n	800c7ec <_free_r+0x8c>
 800c768:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c76c:	1f0c      	subs	r4, r1, #4
 800c76e:	2b00      	cmp	r3, #0
 800c770:	bfb8      	it	lt
 800c772:	18e4      	addlt	r4, r4, r3
 800c774:	f7ff fe52 	bl	800c41c <__malloc_lock>
 800c778:	4a1d      	ldr	r2, [pc, #116]	@ (800c7f0 <_free_r+0x90>)
 800c77a:	6813      	ldr	r3, [r2, #0]
 800c77c:	b933      	cbnz	r3, 800c78c <_free_r+0x2c>
 800c77e:	6063      	str	r3, [r4, #4]
 800c780:	6014      	str	r4, [r2, #0]
 800c782:	4628      	mov	r0, r5
 800c784:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c788:	f7ff be4e 	b.w	800c428 <__malloc_unlock>
 800c78c:	42a3      	cmp	r3, r4
 800c78e:	d908      	bls.n	800c7a2 <_free_r+0x42>
 800c790:	6820      	ldr	r0, [r4, #0]
 800c792:	1821      	adds	r1, r4, r0
 800c794:	428b      	cmp	r3, r1
 800c796:	bf01      	itttt	eq
 800c798:	6819      	ldreq	r1, [r3, #0]
 800c79a:	685b      	ldreq	r3, [r3, #4]
 800c79c:	1809      	addeq	r1, r1, r0
 800c79e:	6021      	streq	r1, [r4, #0]
 800c7a0:	e7ed      	b.n	800c77e <_free_r+0x1e>
 800c7a2:	461a      	mov	r2, r3
 800c7a4:	685b      	ldr	r3, [r3, #4]
 800c7a6:	b10b      	cbz	r3, 800c7ac <_free_r+0x4c>
 800c7a8:	42a3      	cmp	r3, r4
 800c7aa:	d9fa      	bls.n	800c7a2 <_free_r+0x42>
 800c7ac:	6811      	ldr	r1, [r2, #0]
 800c7ae:	1850      	adds	r0, r2, r1
 800c7b0:	42a0      	cmp	r0, r4
 800c7b2:	d10b      	bne.n	800c7cc <_free_r+0x6c>
 800c7b4:	6820      	ldr	r0, [r4, #0]
 800c7b6:	4401      	add	r1, r0
 800c7b8:	1850      	adds	r0, r2, r1
 800c7ba:	4283      	cmp	r3, r0
 800c7bc:	6011      	str	r1, [r2, #0]
 800c7be:	d1e0      	bne.n	800c782 <_free_r+0x22>
 800c7c0:	6818      	ldr	r0, [r3, #0]
 800c7c2:	685b      	ldr	r3, [r3, #4]
 800c7c4:	6053      	str	r3, [r2, #4]
 800c7c6:	4408      	add	r0, r1
 800c7c8:	6010      	str	r0, [r2, #0]
 800c7ca:	e7da      	b.n	800c782 <_free_r+0x22>
 800c7cc:	d902      	bls.n	800c7d4 <_free_r+0x74>
 800c7ce:	230c      	movs	r3, #12
 800c7d0:	602b      	str	r3, [r5, #0]
 800c7d2:	e7d6      	b.n	800c782 <_free_r+0x22>
 800c7d4:	6820      	ldr	r0, [r4, #0]
 800c7d6:	1821      	adds	r1, r4, r0
 800c7d8:	428b      	cmp	r3, r1
 800c7da:	bf04      	itt	eq
 800c7dc:	6819      	ldreq	r1, [r3, #0]
 800c7de:	685b      	ldreq	r3, [r3, #4]
 800c7e0:	6063      	str	r3, [r4, #4]
 800c7e2:	bf04      	itt	eq
 800c7e4:	1809      	addeq	r1, r1, r0
 800c7e6:	6021      	streq	r1, [r4, #0]
 800c7e8:	6054      	str	r4, [r2, #4]
 800c7ea:	e7ca      	b.n	800c782 <_free_r+0x22>
 800c7ec:	bd38      	pop	{r3, r4, r5, pc}
 800c7ee:	bf00      	nop
 800c7f0:	20000dd0 	.word	0x20000dd0

0800c7f4 <__sfputc_r>:
 800c7f4:	6893      	ldr	r3, [r2, #8]
 800c7f6:	3b01      	subs	r3, #1
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	b410      	push	{r4}
 800c7fc:	6093      	str	r3, [r2, #8]
 800c7fe:	da08      	bge.n	800c812 <__sfputc_r+0x1e>
 800c800:	6994      	ldr	r4, [r2, #24]
 800c802:	42a3      	cmp	r3, r4
 800c804:	db01      	blt.n	800c80a <__sfputc_r+0x16>
 800c806:	290a      	cmp	r1, #10
 800c808:	d103      	bne.n	800c812 <__sfputc_r+0x1e>
 800c80a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c80e:	f000 bbb0 	b.w	800cf72 <__swbuf_r>
 800c812:	6813      	ldr	r3, [r2, #0]
 800c814:	1c58      	adds	r0, r3, #1
 800c816:	6010      	str	r0, [r2, #0]
 800c818:	7019      	strb	r1, [r3, #0]
 800c81a:	4608      	mov	r0, r1
 800c81c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c820:	4770      	bx	lr

0800c822 <__sfputs_r>:
 800c822:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c824:	4606      	mov	r6, r0
 800c826:	460f      	mov	r7, r1
 800c828:	4614      	mov	r4, r2
 800c82a:	18d5      	adds	r5, r2, r3
 800c82c:	42ac      	cmp	r4, r5
 800c82e:	d101      	bne.n	800c834 <__sfputs_r+0x12>
 800c830:	2000      	movs	r0, #0
 800c832:	e007      	b.n	800c844 <__sfputs_r+0x22>
 800c834:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c838:	463a      	mov	r2, r7
 800c83a:	4630      	mov	r0, r6
 800c83c:	f7ff ffda 	bl	800c7f4 <__sfputc_r>
 800c840:	1c43      	adds	r3, r0, #1
 800c842:	d1f3      	bne.n	800c82c <__sfputs_r+0xa>
 800c844:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c848 <_vfiprintf_r>:
 800c848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c84c:	460d      	mov	r5, r1
 800c84e:	b09d      	sub	sp, #116	@ 0x74
 800c850:	4614      	mov	r4, r2
 800c852:	4698      	mov	r8, r3
 800c854:	4606      	mov	r6, r0
 800c856:	b118      	cbz	r0, 800c860 <_vfiprintf_r+0x18>
 800c858:	6a03      	ldr	r3, [r0, #32]
 800c85a:	b90b      	cbnz	r3, 800c860 <_vfiprintf_r+0x18>
 800c85c:	f7ff fe76 	bl	800c54c <__sinit>
 800c860:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c862:	07d9      	lsls	r1, r3, #31
 800c864:	d405      	bmi.n	800c872 <_vfiprintf_r+0x2a>
 800c866:	89ab      	ldrh	r3, [r5, #12]
 800c868:	059a      	lsls	r2, r3, #22
 800c86a:	d402      	bmi.n	800c872 <_vfiprintf_r+0x2a>
 800c86c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c86e:	f7ff ff66 	bl	800c73e <__retarget_lock_acquire_recursive>
 800c872:	89ab      	ldrh	r3, [r5, #12]
 800c874:	071b      	lsls	r3, r3, #28
 800c876:	d501      	bpl.n	800c87c <_vfiprintf_r+0x34>
 800c878:	692b      	ldr	r3, [r5, #16]
 800c87a:	b99b      	cbnz	r3, 800c8a4 <_vfiprintf_r+0x5c>
 800c87c:	4629      	mov	r1, r5
 800c87e:	4630      	mov	r0, r6
 800c880:	f000 fbb6 	bl	800cff0 <__swsetup_r>
 800c884:	b170      	cbz	r0, 800c8a4 <_vfiprintf_r+0x5c>
 800c886:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c888:	07dc      	lsls	r4, r3, #31
 800c88a:	d504      	bpl.n	800c896 <_vfiprintf_r+0x4e>
 800c88c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c890:	b01d      	add	sp, #116	@ 0x74
 800c892:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c896:	89ab      	ldrh	r3, [r5, #12]
 800c898:	0598      	lsls	r0, r3, #22
 800c89a:	d4f7      	bmi.n	800c88c <_vfiprintf_r+0x44>
 800c89c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c89e:	f7ff ff4f 	bl	800c740 <__retarget_lock_release_recursive>
 800c8a2:	e7f3      	b.n	800c88c <_vfiprintf_r+0x44>
 800c8a4:	2300      	movs	r3, #0
 800c8a6:	9309      	str	r3, [sp, #36]	@ 0x24
 800c8a8:	2320      	movs	r3, #32
 800c8aa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c8ae:	f8cd 800c 	str.w	r8, [sp, #12]
 800c8b2:	2330      	movs	r3, #48	@ 0x30
 800c8b4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ca64 <_vfiprintf_r+0x21c>
 800c8b8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c8bc:	f04f 0901 	mov.w	r9, #1
 800c8c0:	4623      	mov	r3, r4
 800c8c2:	469a      	mov	sl, r3
 800c8c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c8c8:	b10a      	cbz	r2, 800c8ce <_vfiprintf_r+0x86>
 800c8ca:	2a25      	cmp	r2, #37	@ 0x25
 800c8cc:	d1f9      	bne.n	800c8c2 <_vfiprintf_r+0x7a>
 800c8ce:	ebba 0b04 	subs.w	fp, sl, r4
 800c8d2:	d00b      	beq.n	800c8ec <_vfiprintf_r+0xa4>
 800c8d4:	465b      	mov	r3, fp
 800c8d6:	4622      	mov	r2, r4
 800c8d8:	4629      	mov	r1, r5
 800c8da:	4630      	mov	r0, r6
 800c8dc:	f7ff ffa1 	bl	800c822 <__sfputs_r>
 800c8e0:	3001      	adds	r0, #1
 800c8e2:	f000 80a7 	beq.w	800ca34 <_vfiprintf_r+0x1ec>
 800c8e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c8e8:	445a      	add	r2, fp
 800c8ea:	9209      	str	r2, [sp, #36]	@ 0x24
 800c8ec:	f89a 3000 	ldrb.w	r3, [sl]
 800c8f0:	2b00      	cmp	r3, #0
 800c8f2:	f000 809f 	beq.w	800ca34 <_vfiprintf_r+0x1ec>
 800c8f6:	2300      	movs	r3, #0
 800c8f8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c8fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c900:	f10a 0a01 	add.w	sl, sl, #1
 800c904:	9304      	str	r3, [sp, #16]
 800c906:	9307      	str	r3, [sp, #28]
 800c908:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c90c:	931a      	str	r3, [sp, #104]	@ 0x68
 800c90e:	4654      	mov	r4, sl
 800c910:	2205      	movs	r2, #5
 800c912:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c916:	4853      	ldr	r0, [pc, #332]	@ (800ca64 <_vfiprintf_r+0x21c>)
 800c918:	f7f3 fc62 	bl	80001e0 <memchr>
 800c91c:	9a04      	ldr	r2, [sp, #16]
 800c91e:	b9d8      	cbnz	r0, 800c958 <_vfiprintf_r+0x110>
 800c920:	06d1      	lsls	r1, r2, #27
 800c922:	bf44      	itt	mi
 800c924:	2320      	movmi	r3, #32
 800c926:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c92a:	0713      	lsls	r3, r2, #28
 800c92c:	bf44      	itt	mi
 800c92e:	232b      	movmi	r3, #43	@ 0x2b
 800c930:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c934:	f89a 3000 	ldrb.w	r3, [sl]
 800c938:	2b2a      	cmp	r3, #42	@ 0x2a
 800c93a:	d015      	beq.n	800c968 <_vfiprintf_r+0x120>
 800c93c:	9a07      	ldr	r2, [sp, #28]
 800c93e:	4654      	mov	r4, sl
 800c940:	2000      	movs	r0, #0
 800c942:	f04f 0c0a 	mov.w	ip, #10
 800c946:	4621      	mov	r1, r4
 800c948:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c94c:	3b30      	subs	r3, #48	@ 0x30
 800c94e:	2b09      	cmp	r3, #9
 800c950:	d94b      	bls.n	800c9ea <_vfiprintf_r+0x1a2>
 800c952:	b1b0      	cbz	r0, 800c982 <_vfiprintf_r+0x13a>
 800c954:	9207      	str	r2, [sp, #28]
 800c956:	e014      	b.n	800c982 <_vfiprintf_r+0x13a>
 800c958:	eba0 0308 	sub.w	r3, r0, r8
 800c95c:	fa09 f303 	lsl.w	r3, r9, r3
 800c960:	4313      	orrs	r3, r2
 800c962:	9304      	str	r3, [sp, #16]
 800c964:	46a2      	mov	sl, r4
 800c966:	e7d2      	b.n	800c90e <_vfiprintf_r+0xc6>
 800c968:	9b03      	ldr	r3, [sp, #12]
 800c96a:	1d19      	adds	r1, r3, #4
 800c96c:	681b      	ldr	r3, [r3, #0]
 800c96e:	9103      	str	r1, [sp, #12]
 800c970:	2b00      	cmp	r3, #0
 800c972:	bfbb      	ittet	lt
 800c974:	425b      	neglt	r3, r3
 800c976:	f042 0202 	orrlt.w	r2, r2, #2
 800c97a:	9307      	strge	r3, [sp, #28]
 800c97c:	9307      	strlt	r3, [sp, #28]
 800c97e:	bfb8      	it	lt
 800c980:	9204      	strlt	r2, [sp, #16]
 800c982:	7823      	ldrb	r3, [r4, #0]
 800c984:	2b2e      	cmp	r3, #46	@ 0x2e
 800c986:	d10a      	bne.n	800c99e <_vfiprintf_r+0x156>
 800c988:	7863      	ldrb	r3, [r4, #1]
 800c98a:	2b2a      	cmp	r3, #42	@ 0x2a
 800c98c:	d132      	bne.n	800c9f4 <_vfiprintf_r+0x1ac>
 800c98e:	9b03      	ldr	r3, [sp, #12]
 800c990:	1d1a      	adds	r2, r3, #4
 800c992:	681b      	ldr	r3, [r3, #0]
 800c994:	9203      	str	r2, [sp, #12]
 800c996:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c99a:	3402      	adds	r4, #2
 800c99c:	9305      	str	r3, [sp, #20]
 800c99e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ca74 <_vfiprintf_r+0x22c>
 800c9a2:	7821      	ldrb	r1, [r4, #0]
 800c9a4:	2203      	movs	r2, #3
 800c9a6:	4650      	mov	r0, sl
 800c9a8:	f7f3 fc1a 	bl	80001e0 <memchr>
 800c9ac:	b138      	cbz	r0, 800c9be <_vfiprintf_r+0x176>
 800c9ae:	9b04      	ldr	r3, [sp, #16]
 800c9b0:	eba0 000a 	sub.w	r0, r0, sl
 800c9b4:	2240      	movs	r2, #64	@ 0x40
 800c9b6:	4082      	lsls	r2, r0
 800c9b8:	4313      	orrs	r3, r2
 800c9ba:	3401      	adds	r4, #1
 800c9bc:	9304      	str	r3, [sp, #16]
 800c9be:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c9c2:	4829      	ldr	r0, [pc, #164]	@ (800ca68 <_vfiprintf_r+0x220>)
 800c9c4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c9c8:	2206      	movs	r2, #6
 800c9ca:	f7f3 fc09 	bl	80001e0 <memchr>
 800c9ce:	2800      	cmp	r0, #0
 800c9d0:	d03f      	beq.n	800ca52 <_vfiprintf_r+0x20a>
 800c9d2:	4b26      	ldr	r3, [pc, #152]	@ (800ca6c <_vfiprintf_r+0x224>)
 800c9d4:	bb1b      	cbnz	r3, 800ca1e <_vfiprintf_r+0x1d6>
 800c9d6:	9b03      	ldr	r3, [sp, #12]
 800c9d8:	3307      	adds	r3, #7
 800c9da:	f023 0307 	bic.w	r3, r3, #7
 800c9de:	3308      	adds	r3, #8
 800c9e0:	9303      	str	r3, [sp, #12]
 800c9e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c9e4:	443b      	add	r3, r7
 800c9e6:	9309      	str	r3, [sp, #36]	@ 0x24
 800c9e8:	e76a      	b.n	800c8c0 <_vfiprintf_r+0x78>
 800c9ea:	fb0c 3202 	mla	r2, ip, r2, r3
 800c9ee:	460c      	mov	r4, r1
 800c9f0:	2001      	movs	r0, #1
 800c9f2:	e7a8      	b.n	800c946 <_vfiprintf_r+0xfe>
 800c9f4:	2300      	movs	r3, #0
 800c9f6:	3401      	adds	r4, #1
 800c9f8:	9305      	str	r3, [sp, #20]
 800c9fa:	4619      	mov	r1, r3
 800c9fc:	f04f 0c0a 	mov.w	ip, #10
 800ca00:	4620      	mov	r0, r4
 800ca02:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ca06:	3a30      	subs	r2, #48	@ 0x30
 800ca08:	2a09      	cmp	r2, #9
 800ca0a:	d903      	bls.n	800ca14 <_vfiprintf_r+0x1cc>
 800ca0c:	2b00      	cmp	r3, #0
 800ca0e:	d0c6      	beq.n	800c99e <_vfiprintf_r+0x156>
 800ca10:	9105      	str	r1, [sp, #20]
 800ca12:	e7c4      	b.n	800c99e <_vfiprintf_r+0x156>
 800ca14:	fb0c 2101 	mla	r1, ip, r1, r2
 800ca18:	4604      	mov	r4, r0
 800ca1a:	2301      	movs	r3, #1
 800ca1c:	e7f0      	b.n	800ca00 <_vfiprintf_r+0x1b8>
 800ca1e:	ab03      	add	r3, sp, #12
 800ca20:	9300      	str	r3, [sp, #0]
 800ca22:	462a      	mov	r2, r5
 800ca24:	4b12      	ldr	r3, [pc, #72]	@ (800ca70 <_vfiprintf_r+0x228>)
 800ca26:	a904      	add	r1, sp, #16
 800ca28:	4630      	mov	r0, r6
 800ca2a:	f3af 8000 	nop.w
 800ca2e:	4607      	mov	r7, r0
 800ca30:	1c78      	adds	r0, r7, #1
 800ca32:	d1d6      	bne.n	800c9e2 <_vfiprintf_r+0x19a>
 800ca34:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ca36:	07d9      	lsls	r1, r3, #31
 800ca38:	d405      	bmi.n	800ca46 <_vfiprintf_r+0x1fe>
 800ca3a:	89ab      	ldrh	r3, [r5, #12]
 800ca3c:	059a      	lsls	r2, r3, #22
 800ca3e:	d402      	bmi.n	800ca46 <_vfiprintf_r+0x1fe>
 800ca40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ca42:	f7ff fe7d 	bl	800c740 <__retarget_lock_release_recursive>
 800ca46:	89ab      	ldrh	r3, [r5, #12]
 800ca48:	065b      	lsls	r3, r3, #25
 800ca4a:	f53f af1f 	bmi.w	800c88c <_vfiprintf_r+0x44>
 800ca4e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ca50:	e71e      	b.n	800c890 <_vfiprintf_r+0x48>
 800ca52:	ab03      	add	r3, sp, #12
 800ca54:	9300      	str	r3, [sp, #0]
 800ca56:	462a      	mov	r2, r5
 800ca58:	4b05      	ldr	r3, [pc, #20]	@ (800ca70 <_vfiprintf_r+0x228>)
 800ca5a:	a904      	add	r1, sp, #16
 800ca5c:	4630      	mov	r0, r6
 800ca5e:	f000 f879 	bl	800cb54 <_printf_i>
 800ca62:	e7e4      	b.n	800ca2e <_vfiprintf_r+0x1e6>
 800ca64:	0800d860 	.word	0x0800d860
 800ca68:	0800d86a 	.word	0x0800d86a
 800ca6c:	00000000 	.word	0x00000000
 800ca70:	0800c823 	.word	0x0800c823
 800ca74:	0800d866 	.word	0x0800d866

0800ca78 <_printf_common>:
 800ca78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ca7c:	4616      	mov	r6, r2
 800ca7e:	4698      	mov	r8, r3
 800ca80:	688a      	ldr	r2, [r1, #8]
 800ca82:	690b      	ldr	r3, [r1, #16]
 800ca84:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ca88:	4293      	cmp	r3, r2
 800ca8a:	bfb8      	it	lt
 800ca8c:	4613      	movlt	r3, r2
 800ca8e:	6033      	str	r3, [r6, #0]
 800ca90:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ca94:	4607      	mov	r7, r0
 800ca96:	460c      	mov	r4, r1
 800ca98:	b10a      	cbz	r2, 800ca9e <_printf_common+0x26>
 800ca9a:	3301      	adds	r3, #1
 800ca9c:	6033      	str	r3, [r6, #0]
 800ca9e:	6823      	ldr	r3, [r4, #0]
 800caa0:	0699      	lsls	r1, r3, #26
 800caa2:	bf42      	ittt	mi
 800caa4:	6833      	ldrmi	r3, [r6, #0]
 800caa6:	3302      	addmi	r3, #2
 800caa8:	6033      	strmi	r3, [r6, #0]
 800caaa:	6825      	ldr	r5, [r4, #0]
 800caac:	f015 0506 	ands.w	r5, r5, #6
 800cab0:	d106      	bne.n	800cac0 <_printf_common+0x48>
 800cab2:	f104 0a19 	add.w	sl, r4, #25
 800cab6:	68e3      	ldr	r3, [r4, #12]
 800cab8:	6832      	ldr	r2, [r6, #0]
 800caba:	1a9b      	subs	r3, r3, r2
 800cabc:	42ab      	cmp	r3, r5
 800cabe:	dc26      	bgt.n	800cb0e <_printf_common+0x96>
 800cac0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800cac4:	6822      	ldr	r2, [r4, #0]
 800cac6:	3b00      	subs	r3, #0
 800cac8:	bf18      	it	ne
 800caca:	2301      	movne	r3, #1
 800cacc:	0692      	lsls	r2, r2, #26
 800cace:	d42b      	bmi.n	800cb28 <_printf_common+0xb0>
 800cad0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800cad4:	4641      	mov	r1, r8
 800cad6:	4638      	mov	r0, r7
 800cad8:	47c8      	blx	r9
 800cada:	3001      	adds	r0, #1
 800cadc:	d01e      	beq.n	800cb1c <_printf_common+0xa4>
 800cade:	6823      	ldr	r3, [r4, #0]
 800cae0:	6922      	ldr	r2, [r4, #16]
 800cae2:	f003 0306 	and.w	r3, r3, #6
 800cae6:	2b04      	cmp	r3, #4
 800cae8:	bf02      	ittt	eq
 800caea:	68e5      	ldreq	r5, [r4, #12]
 800caec:	6833      	ldreq	r3, [r6, #0]
 800caee:	1aed      	subeq	r5, r5, r3
 800caf0:	68a3      	ldr	r3, [r4, #8]
 800caf2:	bf0c      	ite	eq
 800caf4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800caf8:	2500      	movne	r5, #0
 800cafa:	4293      	cmp	r3, r2
 800cafc:	bfc4      	itt	gt
 800cafe:	1a9b      	subgt	r3, r3, r2
 800cb00:	18ed      	addgt	r5, r5, r3
 800cb02:	2600      	movs	r6, #0
 800cb04:	341a      	adds	r4, #26
 800cb06:	42b5      	cmp	r5, r6
 800cb08:	d11a      	bne.n	800cb40 <_printf_common+0xc8>
 800cb0a:	2000      	movs	r0, #0
 800cb0c:	e008      	b.n	800cb20 <_printf_common+0xa8>
 800cb0e:	2301      	movs	r3, #1
 800cb10:	4652      	mov	r2, sl
 800cb12:	4641      	mov	r1, r8
 800cb14:	4638      	mov	r0, r7
 800cb16:	47c8      	blx	r9
 800cb18:	3001      	adds	r0, #1
 800cb1a:	d103      	bne.n	800cb24 <_printf_common+0xac>
 800cb1c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cb20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb24:	3501      	adds	r5, #1
 800cb26:	e7c6      	b.n	800cab6 <_printf_common+0x3e>
 800cb28:	18e1      	adds	r1, r4, r3
 800cb2a:	1c5a      	adds	r2, r3, #1
 800cb2c:	2030      	movs	r0, #48	@ 0x30
 800cb2e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800cb32:	4422      	add	r2, r4
 800cb34:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800cb38:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800cb3c:	3302      	adds	r3, #2
 800cb3e:	e7c7      	b.n	800cad0 <_printf_common+0x58>
 800cb40:	2301      	movs	r3, #1
 800cb42:	4622      	mov	r2, r4
 800cb44:	4641      	mov	r1, r8
 800cb46:	4638      	mov	r0, r7
 800cb48:	47c8      	blx	r9
 800cb4a:	3001      	adds	r0, #1
 800cb4c:	d0e6      	beq.n	800cb1c <_printf_common+0xa4>
 800cb4e:	3601      	adds	r6, #1
 800cb50:	e7d9      	b.n	800cb06 <_printf_common+0x8e>
	...

0800cb54 <_printf_i>:
 800cb54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cb58:	7e0f      	ldrb	r7, [r1, #24]
 800cb5a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800cb5c:	2f78      	cmp	r7, #120	@ 0x78
 800cb5e:	4691      	mov	r9, r2
 800cb60:	4680      	mov	r8, r0
 800cb62:	460c      	mov	r4, r1
 800cb64:	469a      	mov	sl, r3
 800cb66:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800cb6a:	d807      	bhi.n	800cb7c <_printf_i+0x28>
 800cb6c:	2f62      	cmp	r7, #98	@ 0x62
 800cb6e:	d80a      	bhi.n	800cb86 <_printf_i+0x32>
 800cb70:	2f00      	cmp	r7, #0
 800cb72:	f000 80d2 	beq.w	800cd1a <_printf_i+0x1c6>
 800cb76:	2f58      	cmp	r7, #88	@ 0x58
 800cb78:	f000 80b9 	beq.w	800ccee <_printf_i+0x19a>
 800cb7c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cb80:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800cb84:	e03a      	b.n	800cbfc <_printf_i+0xa8>
 800cb86:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800cb8a:	2b15      	cmp	r3, #21
 800cb8c:	d8f6      	bhi.n	800cb7c <_printf_i+0x28>
 800cb8e:	a101      	add	r1, pc, #4	@ (adr r1, 800cb94 <_printf_i+0x40>)
 800cb90:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800cb94:	0800cbed 	.word	0x0800cbed
 800cb98:	0800cc01 	.word	0x0800cc01
 800cb9c:	0800cb7d 	.word	0x0800cb7d
 800cba0:	0800cb7d 	.word	0x0800cb7d
 800cba4:	0800cb7d 	.word	0x0800cb7d
 800cba8:	0800cb7d 	.word	0x0800cb7d
 800cbac:	0800cc01 	.word	0x0800cc01
 800cbb0:	0800cb7d 	.word	0x0800cb7d
 800cbb4:	0800cb7d 	.word	0x0800cb7d
 800cbb8:	0800cb7d 	.word	0x0800cb7d
 800cbbc:	0800cb7d 	.word	0x0800cb7d
 800cbc0:	0800cd01 	.word	0x0800cd01
 800cbc4:	0800cc2b 	.word	0x0800cc2b
 800cbc8:	0800ccbb 	.word	0x0800ccbb
 800cbcc:	0800cb7d 	.word	0x0800cb7d
 800cbd0:	0800cb7d 	.word	0x0800cb7d
 800cbd4:	0800cd23 	.word	0x0800cd23
 800cbd8:	0800cb7d 	.word	0x0800cb7d
 800cbdc:	0800cc2b 	.word	0x0800cc2b
 800cbe0:	0800cb7d 	.word	0x0800cb7d
 800cbe4:	0800cb7d 	.word	0x0800cb7d
 800cbe8:	0800ccc3 	.word	0x0800ccc3
 800cbec:	6833      	ldr	r3, [r6, #0]
 800cbee:	1d1a      	adds	r2, r3, #4
 800cbf0:	681b      	ldr	r3, [r3, #0]
 800cbf2:	6032      	str	r2, [r6, #0]
 800cbf4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cbf8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800cbfc:	2301      	movs	r3, #1
 800cbfe:	e09d      	b.n	800cd3c <_printf_i+0x1e8>
 800cc00:	6833      	ldr	r3, [r6, #0]
 800cc02:	6820      	ldr	r0, [r4, #0]
 800cc04:	1d19      	adds	r1, r3, #4
 800cc06:	6031      	str	r1, [r6, #0]
 800cc08:	0606      	lsls	r6, r0, #24
 800cc0a:	d501      	bpl.n	800cc10 <_printf_i+0xbc>
 800cc0c:	681d      	ldr	r5, [r3, #0]
 800cc0e:	e003      	b.n	800cc18 <_printf_i+0xc4>
 800cc10:	0645      	lsls	r5, r0, #25
 800cc12:	d5fb      	bpl.n	800cc0c <_printf_i+0xb8>
 800cc14:	f9b3 5000 	ldrsh.w	r5, [r3]
 800cc18:	2d00      	cmp	r5, #0
 800cc1a:	da03      	bge.n	800cc24 <_printf_i+0xd0>
 800cc1c:	232d      	movs	r3, #45	@ 0x2d
 800cc1e:	426d      	negs	r5, r5
 800cc20:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cc24:	4859      	ldr	r0, [pc, #356]	@ (800cd8c <_printf_i+0x238>)
 800cc26:	230a      	movs	r3, #10
 800cc28:	e011      	b.n	800cc4e <_printf_i+0xfa>
 800cc2a:	6821      	ldr	r1, [r4, #0]
 800cc2c:	6833      	ldr	r3, [r6, #0]
 800cc2e:	0608      	lsls	r0, r1, #24
 800cc30:	f853 5b04 	ldr.w	r5, [r3], #4
 800cc34:	d402      	bmi.n	800cc3c <_printf_i+0xe8>
 800cc36:	0649      	lsls	r1, r1, #25
 800cc38:	bf48      	it	mi
 800cc3a:	b2ad      	uxthmi	r5, r5
 800cc3c:	2f6f      	cmp	r7, #111	@ 0x6f
 800cc3e:	4853      	ldr	r0, [pc, #332]	@ (800cd8c <_printf_i+0x238>)
 800cc40:	6033      	str	r3, [r6, #0]
 800cc42:	bf14      	ite	ne
 800cc44:	230a      	movne	r3, #10
 800cc46:	2308      	moveq	r3, #8
 800cc48:	2100      	movs	r1, #0
 800cc4a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800cc4e:	6866      	ldr	r6, [r4, #4]
 800cc50:	60a6      	str	r6, [r4, #8]
 800cc52:	2e00      	cmp	r6, #0
 800cc54:	bfa2      	ittt	ge
 800cc56:	6821      	ldrge	r1, [r4, #0]
 800cc58:	f021 0104 	bicge.w	r1, r1, #4
 800cc5c:	6021      	strge	r1, [r4, #0]
 800cc5e:	b90d      	cbnz	r5, 800cc64 <_printf_i+0x110>
 800cc60:	2e00      	cmp	r6, #0
 800cc62:	d04b      	beq.n	800ccfc <_printf_i+0x1a8>
 800cc64:	4616      	mov	r6, r2
 800cc66:	fbb5 f1f3 	udiv	r1, r5, r3
 800cc6a:	fb03 5711 	mls	r7, r3, r1, r5
 800cc6e:	5dc7      	ldrb	r7, [r0, r7]
 800cc70:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800cc74:	462f      	mov	r7, r5
 800cc76:	42bb      	cmp	r3, r7
 800cc78:	460d      	mov	r5, r1
 800cc7a:	d9f4      	bls.n	800cc66 <_printf_i+0x112>
 800cc7c:	2b08      	cmp	r3, #8
 800cc7e:	d10b      	bne.n	800cc98 <_printf_i+0x144>
 800cc80:	6823      	ldr	r3, [r4, #0]
 800cc82:	07df      	lsls	r7, r3, #31
 800cc84:	d508      	bpl.n	800cc98 <_printf_i+0x144>
 800cc86:	6923      	ldr	r3, [r4, #16]
 800cc88:	6861      	ldr	r1, [r4, #4]
 800cc8a:	4299      	cmp	r1, r3
 800cc8c:	bfde      	ittt	le
 800cc8e:	2330      	movle	r3, #48	@ 0x30
 800cc90:	f806 3c01 	strble.w	r3, [r6, #-1]
 800cc94:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800cc98:	1b92      	subs	r2, r2, r6
 800cc9a:	6122      	str	r2, [r4, #16]
 800cc9c:	f8cd a000 	str.w	sl, [sp]
 800cca0:	464b      	mov	r3, r9
 800cca2:	aa03      	add	r2, sp, #12
 800cca4:	4621      	mov	r1, r4
 800cca6:	4640      	mov	r0, r8
 800cca8:	f7ff fee6 	bl	800ca78 <_printf_common>
 800ccac:	3001      	adds	r0, #1
 800ccae:	d14a      	bne.n	800cd46 <_printf_i+0x1f2>
 800ccb0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ccb4:	b004      	add	sp, #16
 800ccb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ccba:	6823      	ldr	r3, [r4, #0]
 800ccbc:	f043 0320 	orr.w	r3, r3, #32
 800ccc0:	6023      	str	r3, [r4, #0]
 800ccc2:	4833      	ldr	r0, [pc, #204]	@ (800cd90 <_printf_i+0x23c>)
 800ccc4:	2778      	movs	r7, #120	@ 0x78
 800ccc6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ccca:	6823      	ldr	r3, [r4, #0]
 800cccc:	6831      	ldr	r1, [r6, #0]
 800ccce:	061f      	lsls	r7, r3, #24
 800ccd0:	f851 5b04 	ldr.w	r5, [r1], #4
 800ccd4:	d402      	bmi.n	800ccdc <_printf_i+0x188>
 800ccd6:	065f      	lsls	r7, r3, #25
 800ccd8:	bf48      	it	mi
 800ccda:	b2ad      	uxthmi	r5, r5
 800ccdc:	6031      	str	r1, [r6, #0]
 800ccde:	07d9      	lsls	r1, r3, #31
 800cce0:	bf44      	itt	mi
 800cce2:	f043 0320 	orrmi.w	r3, r3, #32
 800cce6:	6023      	strmi	r3, [r4, #0]
 800cce8:	b11d      	cbz	r5, 800ccf2 <_printf_i+0x19e>
 800ccea:	2310      	movs	r3, #16
 800ccec:	e7ac      	b.n	800cc48 <_printf_i+0xf4>
 800ccee:	4827      	ldr	r0, [pc, #156]	@ (800cd8c <_printf_i+0x238>)
 800ccf0:	e7e9      	b.n	800ccc6 <_printf_i+0x172>
 800ccf2:	6823      	ldr	r3, [r4, #0]
 800ccf4:	f023 0320 	bic.w	r3, r3, #32
 800ccf8:	6023      	str	r3, [r4, #0]
 800ccfa:	e7f6      	b.n	800ccea <_printf_i+0x196>
 800ccfc:	4616      	mov	r6, r2
 800ccfe:	e7bd      	b.n	800cc7c <_printf_i+0x128>
 800cd00:	6833      	ldr	r3, [r6, #0]
 800cd02:	6825      	ldr	r5, [r4, #0]
 800cd04:	6961      	ldr	r1, [r4, #20]
 800cd06:	1d18      	adds	r0, r3, #4
 800cd08:	6030      	str	r0, [r6, #0]
 800cd0a:	062e      	lsls	r6, r5, #24
 800cd0c:	681b      	ldr	r3, [r3, #0]
 800cd0e:	d501      	bpl.n	800cd14 <_printf_i+0x1c0>
 800cd10:	6019      	str	r1, [r3, #0]
 800cd12:	e002      	b.n	800cd1a <_printf_i+0x1c6>
 800cd14:	0668      	lsls	r0, r5, #25
 800cd16:	d5fb      	bpl.n	800cd10 <_printf_i+0x1bc>
 800cd18:	8019      	strh	r1, [r3, #0]
 800cd1a:	2300      	movs	r3, #0
 800cd1c:	6123      	str	r3, [r4, #16]
 800cd1e:	4616      	mov	r6, r2
 800cd20:	e7bc      	b.n	800cc9c <_printf_i+0x148>
 800cd22:	6833      	ldr	r3, [r6, #0]
 800cd24:	1d1a      	adds	r2, r3, #4
 800cd26:	6032      	str	r2, [r6, #0]
 800cd28:	681e      	ldr	r6, [r3, #0]
 800cd2a:	6862      	ldr	r2, [r4, #4]
 800cd2c:	2100      	movs	r1, #0
 800cd2e:	4630      	mov	r0, r6
 800cd30:	f7f3 fa56 	bl	80001e0 <memchr>
 800cd34:	b108      	cbz	r0, 800cd3a <_printf_i+0x1e6>
 800cd36:	1b80      	subs	r0, r0, r6
 800cd38:	6060      	str	r0, [r4, #4]
 800cd3a:	6863      	ldr	r3, [r4, #4]
 800cd3c:	6123      	str	r3, [r4, #16]
 800cd3e:	2300      	movs	r3, #0
 800cd40:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cd44:	e7aa      	b.n	800cc9c <_printf_i+0x148>
 800cd46:	6923      	ldr	r3, [r4, #16]
 800cd48:	4632      	mov	r2, r6
 800cd4a:	4649      	mov	r1, r9
 800cd4c:	4640      	mov	r0, r8
 800cd4e:	47d0      	blx	sl
 800cd50:	3001      	adds	r0, #1
 800cd52:	d0ad      	beq.n	800ccb0 <_printf_i+0x15c>
 800cd54:	6823      	ldr	r3, [r4, #0]
 800cd56:	079b      	lsls	r3, r3, #30
 800cd58:	d413      	bmi.n	800cd82 <_printf_i+0x22e>
 800cd5a:	68e0      	ldr	r0, [r4, #12]
 800cd5c:	9b03      	ldr	r3, [sp, #12]
 800cd5e:	4298      	cmp	r0, r3
 800cd60:	bfb8      	it	lt
 800cd62:	4618      	movlt	r0, r3
 800cd64:	e7a6      	b.n	800ccb4 <_printf_i+0x160>
 800cd66:	2301      	movs	r3, #1
 800cd68:	4632      	mov	r2, r6
 800cd6a:	4649      	mov	r1, r9
 800cd6c:	4640      	mov	r0, r8
 800cd6e:	47d0      	blx	sl
 800cd70:	3001      	adds	r0, #1
 800cd72:	d09d      	beq.n	800ccb0 <_printf_i+0x15c>
 800cd74:	3501      	adds	r5, #1
 800cd76:	68e3      	ldr	r3, [r4, #12]
 800cd78:	9903      	ldr	r1, [sp, #12]
 800cd7a:	1a5b      	subs	r3, r3, r1
 800cd7c:	42ab      	cmp	r3, r5
 800cd7e:	dcf2      	bgt.n	800cd66 <_printf_i+0x212>
 800cd80:	e7eb      	b.n	800cd5a <_printf_i+0x206>
 800cd82:	2500      	movs	r5, #0
 800cd84:	f104 0619 	add.w	r6, r4, #25
 800cd88:	e7f5      	b.n	800cd76 <_printf_i+0x222>
 800cd8a:	bf00      	nop
 800cd8c:	0800d871 	.word	0x0800d871
 800cd90:	0800d882 	.word	0x0800d882

0800cd94 <__sflush_r>:
 800cd94:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cd98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cd9c:	0716      	lsls	r6, r2, #28
 800cd9e:	4605      	mov	r5, r0
 800cda0:	460c      	mov	r4, r1
 800cda2:	d454      	bmi.n	800ce4e <__sflush_r+0xba>
 800cda4:	684b      	ldr	r3, [r1, #4]
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	dc02      	bgt.n	800cdb0 <__sflush_r+0x1c>
 800cdaa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800cdac:	2b00      	cmp	r3, #0
 800cdae:	dd48      	ble.n	800ce42 <__sflush_r+0xae>
 800cdb0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800cdb2:	2e00      	cmp	r6, #0
 800cdb4:	d045      	beq.n	800ce42 <__sflush_r+0xae>
 800cdb6:	2300      	movs	r3, #0
 800cdb8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800cdbc:	682f      	ldr	r7, [r5, #0]
 800cdbe:	6a21      	ldr	r1, [r4, #32]
 800cdc0:	602b      	str	r3, [r5, #0]
 800cdc2:	d030      	beq.n	800ce26 <__sflush_r+0x92>
 800cdc4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800cdc6:	89a3      	ldrh	r3, [r4, #12]
 800cdc8:	0759      	lsls	r1, r3, #29
 800cdca:	d505      	bpl.n	800cdd8 <__sflush_r+0x44>
 800cdcc:	6863      	ldr	r3, [r4, #4]
 800cdce:	1ad2      	subs	r2, r2, r3
 800cdd0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800cdd2:	b10b      	cbz	r3, 800cdd8 <__sflush_r+0x44>
 800cdd4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800cdd6:	1ad2      	subs	r2, r2, r3
 800cdd8:	2300      	movs	r3, #0
 800cdda:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800cddc:	6a21      	ldr	r1, [r4, #32]
 800cdde:	4628      	mov	r0, r5
 800cde0:	47b0      	blx	r6
 800cde2:	1c43      	adds	r3, r0, #1
 800cde4:	89a3      	ldrh	r3, [r4, #12]
 800cde6:	d106      	bne.n	800cdf6 <__sflush_r+0x62>
 800cde8:	6829      	ldr	r1, [r5, #0]
 800cdea:	291d      	cmp	r1, #29
 800cdec:	d82b      	bhi.n	800ce46 <__sflush_r+0xb2>
 800cdee:	4a2a      	ldr	r2, [pc, #168]	@ (800ce98 <__sflush_r+0x104>)
 800cdf0:	410a      	asrs	r2, r1
 800cdf2:	07d6      	lsls	r6, r2, #31
 800cdf4:	d427      	bmi.n	800ce46 <__sflush_r+0xb2>
 800cdf6:	2200      	movs	r2, #0
 800cdf8:	6062      	str	r2, [r4, #4]
 800cdfa:	04d9      	lsls	r1, r3, #19
 800cdfc:	6922      	ldr	r2, [r4, #16]
 800cdfe:	6022      	str	r2, [r4, #0]
 800ce00:	d504      	bpl.n	800ce0c <__sflush_r+0x78>
 800ce02:	1c42      	adds	r2, r0, #1
 800ce04:	d101      	bne.n	800ce0a <__sflush_r+0x76>
 800ce06:	682b      	ldr	r3, [r5, #0]
 800ce08:	b903      	cbnz	r3, 800ce0c <__sflush_r+0x78>
 800ce0a:	6560      	str	r0, [r4, #84]	@ 0x54
 800ce0c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ce0e:	602f      	str	r7, [r5, #0]
 800ce10:	b1b9      	cbz	r1, 800ce42 <__sflush_r+0xae>
 800ce12:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ce16:	4299      	cmp	r1, r3
 800ce18:	d002      	beq.n	800ce20 <__sflush_r+0x8c>
 800ce1a:	4628      	mov	r0, r5
 800ce1c:	f7ff fca0 	bl	800c760 <_free_r>
 800ce20:	2300      	movs	r3, #0
 800ce22:	6363      	str	r3, [r4, #52]	@ 0x34
 800ce24:	e00d      	b.n	800ce42 <__sflush_r+0xae>
 800ce26:	2301      	movs	r3, #1
 800ce28:	4628      	mov	r0, r5
 800ce2a:	47b0      	blx	r6
 800ce2c:	4602      	mov	r2, r0
 800ce2e:	1c50      	adds	r0, r2, #1
 800ce30:	d1c9      	bne.n	800cdc6 <__sflush_r+0x32>
 800ce32:	682b      	ldr	r3, [r5, #0]
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	d0c6      	beq.n	800cdc6 <__sflush_r+0x32>
 800ce38:	2b1d      	cmp	r3, #29
 800ce3a:	d001      	beq.n	800ce40 <__sflush_r+0xac>
 800ce3c:	2b16      	cmp	r3, #22
 800ce3e:	d11e      	bne.n	800ce7e <__sflush_r+0xea>
 800ce40:	602f      	str	r7, [r5, #0]
 800ce42:	2000      	movs	r0, #0
 800ce44:	e022      	b.n	800ce8c <__sflush_r+0xf8>
 800ce46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ce4a:	b21b      	sxth	r3, r3
 800ce4c:	e01b      	b.n	800ce86 <__sflush_r+0xf2>
 800ce4e:	690f      	ldr	r7, [r1, #16]
 800ce50:	2f00      	cmp	r7, #0
 800ce52:	d0f6      	beq.n	800ce42 <__sflush_r+0xae>
 800ce54:	0793      	lsls	r3, r2, #30
 800ce56:	680e      	ldr	r6, [r1, #0]
 800ce58:	bf08      	it	eq
 800ce5a:	694b      	ldreq	r3, [r1, #20]
 800ce5c:	600f      	str	r7, [r1, #0]
 800ce5e:	bf18      	it	ne
 800ce60:	2300      	movne	r3, #0
 800ce62:	eba6 0807 	sub.w	r8, r6, r7
 800ce66:	608b      	str	r3, [r1, #8]
 800ce68:	f1b8 0f00 	cmp.w	r8, #0
 800ce6c:	dde9      	ble.n	800ce42 <__sflush_r+0xae>
 800ce6e:	6a21      	ldr	r1, [r4, #32]
 800ce70:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ce72:	4643      	mov	r3, r8
 800ce74:	463a      	mov	r2, r7
 800ce76:	4628      	mov	r0, r5
 800ce78:	47b0      	blx	r6
 800ce7a:	2800      	cmp	r0, #0
 800ce7c:	dc08      	bgt.n	800ce90 <__sflush_r+0xfc>
 800ce7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ce82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ce86:	81a3      	strh	r3, [r4, #12]
 800ce88:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ce8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ce90:	4407      	add	r7, r0
 800ce92:	eba8 0800 	sub.w	r8, r8, r0
 800ce96:	e7e7      	b.n	800ce68 <__sflush_r+0xd4>
 800ce98:	dfbffffe 	.word	0xdfbffffe

0800ce9c <_fflush_r>:
 800ce9c:	b538      	push	{r3, r4, r5, lr}
 800ce9e:	690b      	ldr	r3, [r1, #16]
 800cea0:	4605      	mov	r5, r0
 800cea2:	460c      	mov	r4, r1
 800cea4:	b913      	cbnz	r3, 800ceac <_fflush_r+0x10>
 800cea6:	2500      	movs	r5, #0
 800cea8:	4628      	mov	r0, r5
 800ceaa:	bd38      	pop	{r3, r4, r5, pc}
 800ceac:	b118      	cbz	r0, 800ceb6 <_fflush_r+0x1a>
 800ceae:	6a03      	ldr	r3, [r0, #32]
 800ceb0:	b90b      	cbnz	r3, 800ceb6 <_fflush_r+0x1a>
 800ceb2:	f7ff fb4b 	bl	800c54c <__sinit>
 800ceb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ceba:	2b00      	cmp	r3, #0
 800cebc:	d0f3      	beq.n	800cea6 <_fflush_r+0xa>
 800cebe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800cec0:	07d0      	lsls	r0, r2, #31
 800cec2:	d404      	bmi.n	800cece <_fflush_r+0x32>
 800cec4:	0599      	lsls	r1, r3, #22
 800cec6:	d402      	bmi.n	800cece <_fflush_r+0x32>
 800cec8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ceca:	f7ff fc38 	bl	800c73e <__retarget_lock_acquire_recursive>
 800cece:	4628      	mov	r0, r5
 800ced0:	4621      	mov	r1, r4
 800ced2:	f7ff ff5f 	bl	800cd94 <__sflush_r>
 800ced6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ced8:	07da      	lsls	r2, r3, #31
 800ceda:	4605      	mov	r5, r0
 800cedc:	d4e4      	bmi.n	800cea8 <_fflush_r+0xc>
 800cede:	89a3      	ldrh	r3, [r4, #12]
 800cee0:	059b      	lsls	r3, r3, #22
 800cee2:	d4e1      	bmi.n	800cea8 <_fflush_r+0xc>
 800cee4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cee6:	f7ff fc2b 	bl	800c740 <__retarget_lock_release_recursive>
 800ceea:	e7dd      	b.n	800cea8 <_fflush_r+0xc>

0800ceec <__sread>:
 800ceec:	b510      	push	{r4, lr}
 800ceee:	460c      	mov	r4, r1
 800cef0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cef4:	f000 f978 	bl	800d1e8 <_read_r>
 800cef8:	2800      	cmp	r0, #0
 800cefa:	bfab      	itete	ge
 800cefc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800cefe:	89a3      	ldrhlt	r3, [r4, #12]
 800cf00:	181b      	addge	r3, r3, r0
 800cf02:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800cf06:	bfac      	ite	ge
 800cf08:	6563      	strge	r3, [r4, #84]	@ 0x54
 800cf0a:	81a3      	strhlt	r3, [r4, #12]
 800cf0c:	bd10      	pop	{r4, pc}

0800cf0e <__swrite>:
 800cf0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf12:	461f      	mov	r7, r3
 800cf14:	898b      	ldrh	r3, [r1, #12]
 800cf16:	05db      	lsls	r3, r3, #23
 800cf18:	4605      	mov	r5, r0
 800cf1a:	460c      	mov	r4, r1
 800cf1c:	4616      	mov	r6, r2
 800cf1e:	d505      	bpl.n	800cf2c <__swrite+0x1e>
 800cf20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cf24:	2302      	movs	r3, #2
 800cf26:	2200      	movs	r2, #0
 800cf28:	f000 f94c 	bl	800d1c4 <_lseek_r>
 800cf2c:	89a3      	ldrh	r3, [r4, #12]
 800cf2e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cf32:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800cf36:	81a3      	strh	r3, [r4, #12]
 800cf38:	4632      	mov	r2, r6
 800cf3a:	463b      	mov	r3, r7
 800cf3c:	4628      	mov	r0, r5
 800cf3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cf42:	f000 b963 	b.w	800d20c <_write_r>

0800cf46 <__sseek>:
 800cf46:	b510      	push	{r4, lr}
 800cf48:	460c      	mov	r4, r1
 800cf4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cf4e:	f000 f939 	bl	800d1c4 <_lseek_r>
 800cf52:	1c43      	adds	r3, r0, #1
 800cf54:	89a3      	ldrh	r3, [r4, #12]
 800cf56:	bf15      	itete	ne
 800cf58:	6560      	strne	r0, [r4, #84]	@ 0x54
 800cf5a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800cf5e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800cf62:	81a3      	strheq	r3, [r4, #12]
 800cf64:	bf18      	it	ne
 800cf66:	81a3      	strhne	r3, [r4, #12]
 800cf68:	bd10      	pop	{r4, pc}

0800cf6a <__sclose>:
 800cf6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cf6e:	f000 b8f7 	b.w	800d160 <_close_r>

0800cf72 <__swbuf_r>:
 800cf72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf74:	460e      	mov	r6, r1
 800cf76:	4614      	mov	r4, r2
 800cf78:	4605      	mov	r5, r0
 800cf7a:	b118      	cbz	r0, 800cf84 <__swbuf_r+0x12>
 800cf7c:	6a03      	ldr	r3, [r0, #32]
 800cf7e:	b90b      	cbnz	r3, 800cf84 <__swbuf_r+0x12>
 800cf80:	f7ff fae4 	bl	800c54c <__sinit>
 800cf84:	69a3      	ldr	r3, [r4, #24]
 800cf86:	60a3      	str	r3, [r4, #8]
 800cf88:	89a3      	ldrh	r3, [r4, #12]
 800cf8a:	071a      	lsls	r2, r3, #28
 800cf8c:	d501      	bpl.n	800cf92 <__swbuf_r+0x20>
 800cf8e:	6923      	ldr	r3, [r4, #16]
 800cf90:	b943      	cbnz	r3, 800cfa4 <__swbuf_r+0x32>
 800cf92:	4621      	mov	r1, r4
 800cf94:	4628      	mov	r0, r5
 800cf96:	f000 f82b 	bl	800cff0 <__swsetup_r>
 800cf9a:	b118      	cbz	r0, 800cfa4 <__swbuf_r+0x32>
 800cf9c:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800cfa0:	4638      	mov	r0, r7
 800cfa2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cfa4:	6823      	ldr	r3, [r4, #0]
 800cfa6:	6922      	ldr	r2, [r4, #16]
 800cfa8:	1a98      	subs	r0, r3, r2
 800cfaa:	6963      	ldr	r3, [r4, #20]
 800cfac:	b2f6      	uxtb	r6, r6
 800cfae:	4283      	cmp	r3, r0
 800cfb0:	4637      	mov	r7, r6
 800cfb2:	dc05      	bgt.n	800cfc0 <__swbuf_r+0x4e>
 800cfb4:	4621      	mov	r1, r4
 800cfb6:	4628      	mov	r0, r5
 800cfb8:	f7ff ff70 	bl	800ce9c <_fflush_r>
 800cfbc:	2800      	cmp	r0, #0
 800cfbe:	d1ed      	bne.n	800cf9c <__swbuf_r+0x2a>
 800cfc0:	68a3      	ldr	r3, [r4, #8]
 800cfc2:	3b01      	subs	r3, #1
 800cfc4:	60a3      	str	r3, [r4, #8]
 800cfc6:	6823      	ldr	r3, [r4, #0]
 800cfc8:	1c5a      	adds	r2, r3, #1
 800cfca:	6022      	str	r2, [r4, #0]
 800cfcc:	701e      	strb	r6, [r3, #0]
 800cfce:	6962      	ldr	r2, [r4, #20]
 800cfd0:	1c43      	adds	r3, r0, #1
 800cfd2:	429a      	cmp	r2, r3
 800cfd4:	d004      	beq.n	800cfe0 <__swbuf_r+0x6e>
 800cfd6:	89a3      	ldrh	r3, [r4, #12]
 800cfd8:	07db      	lsls	r3, r3, #31
 800cfda:	d5e1      	bpl.n	800cfa0 <__swbuf_r+0x2e>
 800cfdc:	2e0a      	cmp	r6, #10
 800cfde:	d1df      	bne.n	800cfa0 <__swbuf_r+0x2e>
 800cfe0:	4621      	mov	r1, r4
 800cfe2:	4628      	mov	r0, r5
 800cfe4:	f7ff ff5a 	bl	800ce9c <_fflush_r>
 800cfe8:	2800      	cmp	r0, #0
 800cfea:	d0d9      	beq.n	800cfa0 <__swbuf_r+0x2e>
 800cfec:	e7d6      	b.n	800cf9c <__swbuf_r+0x2a>
	...

0800cff0 <__swsetup_r>:
 800cff0:	b538      	push	{r3, r4, r5, lr}
 800cff2:	4b29      	ldr	r3, [pc, #164]	@ (800d098 <__swsetup_r+0xa8>)
 800cff4:	4605      	mov	r5, r0
 800cff6:	6818      	ldr	r0, [r3, #0]
 800cff8:	460c      	mov	r4, r1
 800cffa:	b118      	cbz	r0, 800d004 <__swsetup_r+0x14>
 800cffc:	6a03      	ldr	r3, [r0, #32]
 800cffe:	b90b      	cbnz	r3, 800d004 <__swsetup_r+0x14>
 800d000:	f7ff faa4 	bl	800c54c <__sinit>
 800d004:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d008:	0719      	lsls	r1, r3, #28
 800d00a:	d422      	bmi.n	800d052 <__swsetup_r+0x62>
 800d00c:	06da      	lsls	r2, r3, #27
 800d00e:	d407      	bmi.n	800d020 <__swsetup_r+0x30>
 800d010:	2209      	movs	r2, #9
 800d012:	602a      	str	r2, [r5, #0]
 800d014:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d018:	81a3      	strh	r3, [r4, #12]
 800d01a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d01e:	e033      	b.n	800d088 <__swsetup_r+0x98>
 800d020:	0758      	lsls	r0, r3, #29
 800d022:	d512      	bpl.n	800d04a <__swsetup_r+0x5a>
 800d024:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d026:	b141      	cbz	r1, 800d03a <__swsetup_r+0x4a>
 800d028:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d02c:	4299      	cmp	r1, r3
 800d02e:	d002      	beq.n	800d036 <__swsetup_r+0x46>
 800d030:	4628      	mov	r0, r5
 800d032:	f7ff fb95 	bl	800c760 <_free_r>
 800d036:	2300      	movs	r3, #0
 800d038:	6363      	str	r3, [r4, #52]	@ 0x34
 800d03a:	89a3      	ldrh	r3, [r4, #12]
 800d03c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d040:	81a3      	strh	r3, [r4, #12]
 800d042:	2300      	movs	r3, #0
 800d044:	6063      	str	r3, [r4, #4]
 800d046:	6923      	ldr	r3, [r4, #16]
 800d048:	6023      	str	r3, [r4, #0]
 800d04a:	89a3      	ldrh	r3, [r4, #12]
 800d04c:	f043 0308 	orr.w	r3, r3, #8
 800d050:	81a3      	strh	r3, [r4, #12]
 800d052:	6923      	ldr	r3, [r4, #16]
 800d054:	b94b      	cbnz	r3, 800d06a <__swsetup_r+0x7a>
 800d056:	89a3      	ldrh	r3, [r4, #12]
 800d058:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d05c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d060:	d003      	beq.n	800d06a <__swsetup_r+0x7a>
 800d062:	4621      	mov	r1, r4
 800d064:	4628      	mov	r0, r5
 800d066:	f000 f83f 	bl	800d0e8 <__smakebuf_r>
 800d06a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d06e:	f013 0201 	ands.w	r2, r3, #1
 800d072:	d00a      	beq.n	800d08a <__swsetup_r+0x9a>
 800d074:	2200      	movs	r2, #0
 800d076:	60a2      	str	r2, [r4, #8]
 800d078:	6962      	ldr	r2, [r4, #20]
 800d07a:	4252      	negs	r2, r2
 800d07c:	61a2      	str	r2, [r4, #24]
 800d07e:	6922      	ldr	r2, [r4, #16]
 800d080:	b942      	cbnz	r2, 800d094 <__swsetup_r+0xa4>
 800d082:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d086:	d1c5      	bne.n	800d014 <__swsetup_r+0x24>
 800d088:	bd38      	pop	{r3, r4, r5, pc}
 800d08a:	0799      	lsls	r1, r3, #30
 800d08c:	bf58      	it	pl
 800d08e:	6962      	ldrpl	r2, [r4, #20]
 800d090:	60a2      	str	r2, [r4, #8]
 800d092:	e7f4      	b.n	800d07e <__swsetup_r+0x8e>
 800d094:	2000      	movs	r0, #0
 800d096:	e7f7      	b.n	800d088 <__swsetup_r+0x98>
 800d098:	20000568 	.word	0x20000568

0800d09c <__swhatbuf_r>:
 800d09c:	b570      	push	{r4, r5, r6, lr}
 800d09e:	460c      	mov	r4, r1
 800d0a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d0a4:	2900      	cmp	r1, #0
 800d0a6:	b096      	sub	sp, #88	@ 0x58
 800d0a8:	4615      	mov	r5, r2
 800d0aa:	461e      	mov	r6, r3
 800d0ac:	da0d      	bge.n	800d0ca <__swhatbuf_r+0x2e>
 800d0ae:	89a3      	ldrh	r3, [r4, #12]
 800d0b0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d0b4:	f04f 0100 	mov.w	r1, #0
 800d0b8:	bf14      	ite	ne
 800d0ba:	2340      	movne	r3, #64	@ 0x40
 800d0bc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d0c0:	2000      	movs	r0, #0
 800d0c2:	6031      	str	r1, [r6, #0]
 800d0c4:	602b      	str	r3, [r5, #0]
 800d0c6:	b016      	add	sp, #88	@ 0x58
 800d0c8:	bd70      	pop	{r4, r5, r6, pc}
 800d0ca:	466a      	mov	r2, sp
 800d0cc:	f000 f858 	bl	800d180 <_fstat_r>
 800d0d0:	2800      	cmp	r0, #0
 800d0d2:	dbec      	blt.n	800d0ae <__swhatbuf_r+0x12>
 800d0d4:	9901      	ldr	r1, [sp, #4]
 800d0d6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d0da:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d0de:	4259      	negs	r1, r3
 800d0e0:	4159      	adcs	r1, r3
 800d0e2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d0e6:	e7eb      	b.n	800d0c0 <__swhatbuf_r+0x24>

0800d0e8 <__smakebuf_r>:
 800d0e8:	898b      	ldrh	r3, [r1, #12]
 800d0ea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d0ec:	079d      	lsls	r5, r3, #30
 800d0ee:	4606      	mov	r6, r0
 800d0f0:	460c      	mov	r4, r1
 800d0f2:	d507      	bpl.n	800d104 <__smakebuf_r+0x1c>
 800d0f4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d0f8:	6023      	str	r3, [r4, #0]
 800d0fa:	6123      	str	r3, [r4, #16]
 800d0fc:	2301      	movs	r3, #1
 800d0fe:	6163      	str	r3, [r4, #20]
 800d100:	b003      	add	sp, #12
 800d102:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d104:	ab01      	add	r3, sp, #4
 800d106:	466a      	mov	r2, sp
 800d108:	f7ff ffc8 	bl	800d09c <__swhatbuf_r>
 800d10c:	9f00      	ldr	r7, [sp, #0]
 800d10e:	4605      	mov	r5, r0
 800d110:	4639      	mov	r1, r7
 800d112:	4630      	mov	r0, r6
 800d114:	f7ff f902 	bl	800c31c <_malloc_r>
 800d118:	b948      	cbnz	r0, 800d12e <__smakebuf_r+0x46>
 800d11a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d11e:	059a      	lsls	r2, r3, #22
 800d120:	d4ee      	bmi.n	800d100 <__smakebuf_r+0x18>
 800d122:	f023 0303 	bic.w	r3, r3, #3
 800d126:	f043 0302 	orr.w	r3, r3, #2
 800d12a:	81a3      	strh	r3, [r4, #12]
 800d12c:	e7e2      	b.n	800d0f4 <__smakebuf_r+0xc>
 800d12e:	89a3      	ldrh	r3, [r4, #12]
 800d130:	6020      	str	r0, [r4, #0]
 800d132:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d136:	81a3      	strh	r3, [r4, #12]
 800d138:	9b01      	ldr	r3, [sp, #4]
 800d13a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d13e:	b15b      	cbz	r3, 800d158 <__smakebuf_r+0x70>
 800d140:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d144:	4630      	mov	r0, r6
 800d146:	f000 f82d 	bl	800d1a4 <_isatty_r>
 800d14a:	b128      	cbz	r0, 800d158 <__smakebuf_r+0x70>
 800d14c:	89a3      	ldrh	r3, [r4, #12]
 800d14e:	f023 0303 	bic.w	r3, r3, #3
 800d152:	f043 0301 	orr.w	r3, r3, #1
 800d156:	81a3      	strh	r3, [r4, #12]
 800d158:	89a3      	ldrh	r3, [r4, #12]
 800d15a:	431d      	orrs	r5, r3
 800d15c:	81a5      	strh	r5, [r4, #12]
 800d15e:	e7cf      	b.n	800d100 <__smakebuf_r+0x18>

0800d160 <_close_r>:
 800d160:	b538      	push	{r3, r4, r5, lr}
 800d162:	4d06      	ldr	r5, [pc, #24]	@ (800d17c <_close_r+0x1c>)
 800d164:	2300      	movs	r3, #0
 800d166:	4604      	mov	r4, r0
 800d168:	4608      	mov	r0, r1
 800d16a:	602b      	str	r3, [r5, #0]
 800d16c:	f7f9 fced 	bl	8006b4a <_close>
 800d170:	1c43      	adds	r3, r0, #1
 800d172:	d102      	bne.n	800d17a <_close_r+0x1a>
 800d174:	682b      	ldr	r3, [r5, #0]
 800d176:	b103      	cbz	r3, 800d17a <_close_r+0x1a>
 800d178:	6023      	str	r3, [r4, #0]
 800d17a:	bd38      	pop	{r3, r4, r5, pc}
 800d17c:	20000f14 	.word	0x20000f14

0800d180 <_fstat_r>:
 800d180:	b538      	push	{r3, r4, r5, lr}
 800d182:	4d07      	ldr	r5, [pc, #28]	@ (800d1a0 <_fstat_r+0x20>)
 800d184:	2300      	movs	r3, #0
 800d186:	4604      	mov	r4, r0
 800d188:	4608      	mov	r0, r1
 800d18a:	4611      	mov	r1, r2
 800d18c:	602b      	str	r3, [r5, #0]
 800d18e:	f7f9 fce8 	bl	8006b62 <_fstat>
 800d192:	1c43      	adds	r3, r0, #1
 800d194:	d102      	bne.n	800d19c <_fstat_r+0x1c>
 800d196:	682b      	ldr	r3, [r5, #0]
 800d198:	b103      	cbz	r3, 800d19c <_fstat_r+0x1c>
 800d19a:	6023      	str	r3, [r4, #0]
 800d19c:	bd38      	pop	{r3, r4, r5, pc}
 800d19e:	bf00      	nop
 800d1a0:	20000f14 	.word	0x20000f14

0800d1a4 <_isatty_r>:
 800d1a4:	b538      	push	{r3, r4, r5, lr}
 800d1a6:	4d06      	ldr	r5, [pc, #24]	@ (800d1c0 <_isatty_r+0x1c>)
 800d1a8:	2300      	movs	r3, #0
 800d1aa:	4604      	mov	r4, r0
 800d1ac:	4608      	mov	r0, r1
 800d1ae:	602b      	str	r3, [r5, #0]
 800d1b0:	f7f9 fce7 	bl	8006b82 <_isatty>
 800d1b4:	1c43      	adds	r3, r0, #1
 800d1b6:	d102      	bne.n	800d1be <_isatty_r+0x1a>
 800d1b8:	682b      	ldr	r3, [r5, #0]
 800d1ba:	b103      	cbz	r3, 800d1be <_isatty_r+0x1a>
 800d1bc:	6023      	str	r3, [r4, #0]
 800d1be:	bd38      	pop	{r3, r4, r5, pc}
 800d1c0:	20000f14 	.word	0x20000f14

0800d1c4 <_lseek_r>:
 800d1c4:	b538      	push	{r3, r4, r5, lr}
 800d1c6:	4d07      	ldr	r5, [pc, #28]	@ (800d1e4 <_lseek_r+0x20>)
 800d1c8:	4604      	mov	r4, r0
 800d1ca:	4608      	mov	r0, r1
 800d1cc:	4611      	mov	r1, r2
 800d1ce:	2200      	movs	r2, #0
 800d1d0:	602a      	str	r2, [r5, #0]
 800d1d2:	461a      	mov	r2, r3
 800d1d4:	f7f9 fce0 	bl	8006b98 <_lseek>
 800d1d8:	1c43      	adds	r3, r0, #1
 800d1da:	d102      	bne.n	800d1e2 <_lseek_r+0x1e>
 800d1dc:	682b      	ldr	r3, [r5, #0]
 800d1de:	b103      	cbz	r3, 800d1e2 <_lseek_r+0x1e>
 800d1e0:	6023      	str	r3, [r4, #0]
 800d1e2:	bd38      	pop	{r3, r4, r5, pc}
 800d1e4:	20000f14 	.word	0x20000f14

0800d1e8 <_read_r>:
 800d1e8:	b538      	push	{r3, r4, r5, lr}
 800d1ea:	4d07      	ldr	r5, [pc, #28]	@ (800d208 <_read_r+0x20>)
 800d1ec:	4604      	mov	r4, r0
 800d1ee:	4608      	mov	r0, r1
 800d1f0:	4611      	mov	r1, r2
 800d1f2:	2200      	movs	r2, #0
 800d1f4:	602a      	str	r2, [r5, #0]
 800d1f6:	461a      	mov	r2, r3
 800d1f8:	f7f9 fc6e 	bl	8006ad8 <_read>
 800d1fc:	1c43      	adds	r3, r0, #1
 800d1fe:	d102      	bne.n	800d206 <_read_r+0x1e>
 800d200:	682b      	ldr	r3, [r5, #0]
 800d202:	b103      	cbz	r3, 800d206 <_read_r+0x1e>
 800d204:	6023      	str	r3, [r4, #0]
 800d206:	bd38      	pop	{r3, r4, r5, pc}
 800d208:	20000f14 	.word	0x20000f14

0800d20c <_write_r>:
 800d20c:	b538      	push	{r3, r4, r5, lr}
 800d20e:	4d07      	ldr	r5, [pc, #28]	@ (800d22c <_write_r+0x20>)
 800d210:	4604      	mov	r4, r0
 800d212:	4608      	mov	r0, r1
 800d214:	4611      	mov	r1, r2
 800d216:	2200      	movs	r2, #0
 800d218:	602a      	str	r2, [r5, #0]
 800d21a:	461a      	mov	r2, r3
 800d21c:	f7f9 fc79 	bl	8006b12 <_write>
 800d220:	1c43      	adds	r3, r0, #1
 800d222:	d102      	bne.n	800d22a <_write_r+0x1e>
 800d224:	682b      	ldr	r3, [r5, #0]
 800d226:	b103      	cbz	r3, 800d22a <_write_r+0x1e>
 800d228:	6023      	str	r3, [r4, #0]
 800d22a:	bd38      	pop	{r3, r4, r5, pc}
 800d22c:	20000f14 	.word	0x20000f14

0800d230 <_init>:
 800d230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d232:	bf00      	nop
 800d234:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d236:	bc08      	pop	{r3}
 800d238:	469e      	mov	lr, r3
 800d23a:	4770      	bx	lr

0800d23c <_fini>:
 800d23c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d23e:	bf00      	nop
 800d240:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d242:	bc08      	pop	{r3}
 800d244:	469e      	mov	lr, r3
 800d246:	4770      	bx	lr
