#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Dec 21 04:09:56 2021
# Process ID: 345304
# Current directory: /home/yi/Workspace/Vivado/lab8/lab8.runs/synth_1
# Command line: vivado -log lab8.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab8.tcl
# Log file: /home/yi/Workspace/Vivado/lab8/lab8.runs/synth_1/lab8.vds
# Journal file: /home/yi/Workspace/Vivado/lab8/lab8.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source lab8.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yi/Workspace/Vivado/lab8_template/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top lab8 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 345322
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2322.008 ; gain = 0.000 ; free physical = 2696 ; free virtual = 31575
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab8' [/home/yi/Workspace/Vivado/lab8/lab8.srcs/sources_1/new/lab8.v:955]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [/home/yi/Workspace/Vivado/lab8/lab8.srcs/sources_1/new/lab8.v:44]
	Parameter n bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [/home/yi/Workspace/Vivado/lab8/lab8.srcs/sources_1/new/lab8.v:44]
INFO: [Synth 8-6157] synthesizing module 'clock_divider__parameterized0' [/home/yi/Workspace/Vivado/lab8/lab8.srcs/sources_1/new/lab8.v:44]
	Parameter n bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider__parameterized0' (1#1) [/home/yi/Workspace/Vivado/lab8/lab8.srcs/sources_1/new/lab8.v:44]
INFO: [Synth 8-6157] synthesizing module 'player_control' [/home/yi/Workspace/Vivado/lab8/lab8.srcs/sources_1/new/lab8.v:62]
	Parameter LEN bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'player_control' (2#1) [/home/yi/Workspace/Vivado/lab8/lab8.srcs/sources_1/new/lab8.v:62]
INFO: [Synth 8-6157] synthesizing module 'music_example' [/home/yi/Workspace/Vivado/lab8/lab8.srcs/sources_1/new/lab8.v:274]
INFO: [Synth 8-6155] done synthesizing module 'music_example' (3#1) [/home/yi/Workspace/Vivado/lab8/lab8.srcs/sources_1/new/lab8.v:274]
INFO: [Synth 8-6157] synthesizing module 'keypress_controller' [/home/yi/Workspace/Vivado/lab8/lab8.srcs/sources_1/new/lab8.v:224]
INFO: [Synth 8-6157] synthesizing module 'KeyboardDecoder' [/home/yi/Workspace/Vivado/lab8/lab8.srcs/sources_1/imports/lab8_template/keyboard_decoder.v:1]
	Parameter INIT bound to: 2'b00 
	Parameter WAIT_FOR_SIGNAL bound to: 2'b01 
	Parameter GET_SIGNAL_DOWN bound to: 2'b10 
	Parameter WAIT_RELEASE bound to: 2'b11 
	Parameter IS_INIT bound to: 8'b10101010 
	Parameter IS_EXTEND bound to: 8'b11100000 
	Parameter IS_BREAK bound to: 8'b11110000 
INFO: [Synth 8-6157] synthesizing module 'KeyboardCtrl_0' [/home/yi/Workspace/Vivado/lab8/lab8.runs/synth_1/.Xil/Vivado-345304-YNB/realtime/KeyboardCtrl_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardCtrl_0' (4#1) [/home/yi/Workspace/Vivado/lab8/lab8.runs/synth_1/.Xil/Vivado-345304-YNB/realtime/KeyboardCtrl_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'onepulse' [/home/yi/Workspace/Vivado/lab8/lab8.srcs/sources_1/imports/lab8_template/onepulse.v:1]
INFO: [Synth 8-6155] done synthesizing module 'onepulse' (5#1) [/home/yi/Workspace/Vivado/lab8/lab8.srcs/sources_1/imports/lab8_template/onepulse.v:1]
INFO: [Synth 8-226] default block is never used [/home/yi/Workspace/Vivado/lab8/lab8.srcs/sources_1/imports/lab8_template/keyboard_decoder.v:64]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardDecoder' (6#1) [/home/yi/Workspace/Vivado/lab8/lab8.srcs/sources_1/imports/lab8_template/keyboard_decoder.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yi/Workspace/Vivado/lab8/lab8.srcs/sources_1/new/lab8.v:251]
INFO: [Synth 8-6155] done synthesizing module 'keypress_controller' (7#1) [/home/yi/Workspace/Vivado/lab8/lab8.srcs/sources_1/new/lab8.v:224]
INFO: [Synth 8-6157] synthesizing module 'play_mode_controller' [/home/yi/Workspace/Vivado/lab8/lab8.srcs/sources_1/new/lab8.v:839]
INFO: [Synth 8-6155] done synthesizing module 'play_mode_controller' (8#1) [/home/yi/Workspace/Vivado/lab8/lab8.srcs/sources_1/new/lab8.v:839]
INFO: [Synth 8-6157] synthesizing module 'debounce' [/home/yi/Workspace/Vivado/lab8/lab8.srcs/sources_1/imports/lab8_template/debounce.v:1]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (9#1) [/home/yi/Workspace/Vivado/lab8/lab8.srcs/sources_1/imports/lab8_template/debounce.v:1]
INFO: [Synth 8-6157] synthesizing module 'note_gen' [/home/yi/Workspace/Vivado/lab8/lab8.srcs/sources_1/new/lab8.v:107]
INFO: [Synth 8-6155] done synthesizing module 'note_gen' (10#1) [/home/yi/Workspace/Vivado/lab8/lab8.srcs/sources_1/new/lab8.v:107]
INFO: [Synth 8-6157] synthesizing module 'speaker_control' [/home/yi/Workspace/Vivado/lab8/lab8.srcs/sources_1/imports/lab8_template/speaker_control.v:1]
INFO: [Synth 8-226] default block is never used [/home/yi/Workspace/Vivado/lab8/lab8.srcs/sources_1/imports/lab8_template/speaker_control.v:56]
INFO: [Synth 8-6155] done synthesizing module 'speaker_control' (11#1) [/home/yi/Workspace/Vivado/lab8/lab8.srcs/sources_1/imports/lab8_template/speaker_control.v:1]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_controller' [/home/yi/Workspace/Vivado/lab8/lab8.srcs/sources_1/new/lab8.v:865]
	Parameter sharp bound to: 7 - type: integer 
	Parameter flat bound to: 8 - type: integer 
	Parameter c bound to: 0 - type: integer 
	Parameter d bound to: 1 - type: integer 
	Parameter e bound to: 2 - type: integer 
	Parameter f bound to: 3 - type: integer 
	Parameter g bound to: 4 - type: integer 
	Parameter a bound to: 5 - type: integer 
	Parameter b bound to: 6 - type: integer 
	Parameter nothing bound to: 10 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yi/Workspace/Vivado/lab8/lab8.srcs/sources_1/new/lab8.v:889]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yi/Workspace/Vivado/lab8/lab8.srcs/sources_1/new/lab8.v:905]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_controller' (12#1) [/home/yi/Workspace/Vivado/lab8/lab8.srcs/sources_1/new/lab8.v:865]
INFO: [Synth 8-6155] done synthesizing module 'lab8' (13#1) [/home/yi/Workspace/Vivado/lab8/lab8.srcs/sources_1/new/lab8.v:955]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2322.008 ; gain = 0.000 ; free physical = 2675 ; free virtual = 31317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2322.008 ; gain = 0.000 ; free physical = 3352 ; free virtual = 31997
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2322.008 ; gain = 0.000 ; free physical = 3352 ; free virtual = 31997
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2322.008 ; gain = 0.000 ; free physical = 3409 ; free virtual = 32056
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yi/Workspace/Vivado/lab8/lab8.gen/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc] for cell 'kp/key_de/inst'
Finished Parsing XDC File [/home/yi/Workspace/Vivado/lab8/lab8.gen/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc] for cell 'kp/key_de/inst'
Parsing XDC File [/home/yi/Workspace/Vivado/lab8/lab8.srcs/constrs_1/new/lab8.xdc]
Finished Parsing XDC File [/home/yi/Workspace/Vivado/lab8/lab8.srcs/constrs_1/new/lab8.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/yi/Workspace/Vivado/lab8/lab8.srcs/constrs_1/new/lab8.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab8_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab8_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2385.871 ; gain = 0.000 ; free physical = 3196 ; free virtual = 31874
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2385.871 ; gain = 0.000 ; free physical = 3196 ; free virtual = 31874
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2385.871 ; gain = 63.863 ; free physical = 3342 ; free virtual = 32022
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2385.871 ; gain = 63.863 ; free physical = 3342 ; free virtual = 32022
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for PS2_CLK. (constraint file  /home/yi/Workspace/Vivado/lab8/lab8.gen/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PS2_CLK. (constraint file  /home/yi/Workspace/Vivado/lab8/lab8.gen/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for PS2_DATA. (constraint file  /home/yi/Workspace/Vivado/lab8/lab8.gen/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PS2_DATA. (constraint file  /home/yi/Workspace/Vivado/lab8/lab8.gen/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for kp/key_de/inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2385.871 ; gain = 63.863 ; free physical = 3342 ; free virtual = 32023
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'KeyboardDecoder'
INFO: [Synth 8-802] inferred FSM for state register 'DIGIT_reg' in module 'seven_seg_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                               00 |                               00
         WAIT_FOR_SIGNAL |                               01 |                               01
         GET_SIGNAL_DOWN |                               10 |                               10
            WAIT_RELEASE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'KeyboardDecoder'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2385.871 ; gain = 63.863 ; free physical = 3327 ; free virtual = 32009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input  512 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 4     
	   3 Input   32 Bit        Muxes := 2     
	 514 Input   26 Bit        Muxes := 2     
	 515 Input   26 Bit        Muxes := 2     
	   8 Input   26 Bit        Muxes := 1     
	   5 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 5     
	   5 Input   15 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 2     
	   4 Input   10 Bit        Muxes := 1     
	   9 Input    7 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   8 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 15    
	   4 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2385.871 ; gain = 63.863 ; free physical = 3301 ; free virtual = 31989
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2385.871 ; gain = 63.863 ; free physical = 3184 ; free virtual = 31879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2385.871 ; gain = 63.863 ; free physical = 3184 ; free virtual = 31879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2385.871 ; gain = 63.863 ; free physical = 3176 ; free virtual = 31870
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2385.871 ; gain = 63.863 ; free physical = 3175 ; free virtual = 31870
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2385.871 ; gain = 63.863 ; free physical = 3175 ; free virtual = 31870
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2385.871 ; gain = 63.863 ; free physical = 3174 ; free virtual = 31869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2385.871 ; gain = 63.863 ; free physical = 3174 ; free virtual = 31869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2385.871 ; gain = 63.863 ; free physical = 3173 ; free virtual = 31868
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2385.871 ; gain = 63.863 ; free physical = 3173 ; free virtual = 31868
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |KeyboardCtrl_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |KeyboardCtrl |     1|
|2     |BUFG         |     2|
|3     |CARRY4       |   492|
|4     |LUT1         |    89|
|5     |LUT2         |   713|
|6     |LUT3         |  1059|
|7     |LUT4         |    82|
|8     |LUT5         |    62|
|9     |LUT6         |   156|
|10    |MUXF7        |     2|
|11    |FDCE         |   146|
|12    |FDPE         |    12|
|13    |FDRE         |    81|
|14    |IBUF         |    11|
|15    |OBUF         |    31|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2385.871 ; gain = 63.863 ; free physical = 3172 ; free virtual = 31867
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2385.871 ; gain = 0.000 ; free physical = 3214 ; free virtual = 31909
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2385.871 ; gain = 63.863 ; free physical = 3214 ; free virtual = 31909
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2385.871 ; gain = 0.000 ; free physical = 3296 ; free virtual = 31991
INFO: [Netlist 29-17] Analyzing 494 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2385.871 ; gain = 0.000 ; free physical = 3251 ; free virtual = 31947
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2385.871 ; gain = 64.031 ; free physical = 3312 ; free virtual = 32007
INFO: [Common 17-1381] The checkpoint '/home/yi/Workspace/Vivado/lab8/lab8.runs/synth_1/lab8.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab8_utilization_synth.rpt -pb lab8_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 21 04:10:21 2021...
