
Application1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08010000  08010000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003cd8  080101d0  080101d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  08013ea8  08013ea8  00004ea8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013f34  08013f34  00005068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08013f34  08013f34  00004f34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013f3c  08013f3c  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013f3c  08013f3c  00004f3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08013f40  08013f40  00004f40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08013f44  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000218  20000068  08013fac  00005068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000280  08013fac  00005280  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a933  00000000  00000000  00005098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000199e  00000000  00000000  0000f9cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000878  00000000  00000000  00011370  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000672  00000000  00000000  00011be8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002662c  00000000  00000000  0001225a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b264  00000000  00000000  00038886  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ede7f  00000000  00000000  00043aea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00131969  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002964  00000000  00000000  001319ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009a  00000000  00000000  00134310  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080101d0 <__do_global_dtors_aux>:
 80101d0:	b510      	push	{r4, lr}
 80101d2:	4c05      	ldr	r4, [pc, #20]	@ (80101e8 <__do_global_dtors_aux+0x18>)
 80101d4:	7823      	ldrb	r3, [r4, #0]
 80101d6:	b933      	cbnz	r3, 80101e6 <__do_global_dtors_aux+0x16>
 80101d8:	4b04      	ldr	r3, [pc, #16]	@ (80101ec <__do_global_dtors_aux+0x1c>)
 80101da:	b113      	cbz	r3, 80101e2 <__do_global_dtors_aux+0x12>
 80101dc:	4804      	ldr	r0, [pc, #16]	@ (80101f0 <__do_global_dtors_aux+0x20>)
 80101de:	f3af 8000 	nop.w
 80101e2:	2301      	movs	r3, #1
 80101e4:	7023      	strb	r3, [r4, #0]
 80101e6:	bd10      	pop	{r4, pc}
 80101e8:	20000068 	.word	0x20000068
 80101ec:	00000000 	.word	0x00000000
 80101f0:	08013e90 	.word	0x08013e90

080101f4 <frame_dummy>:
 80101f4:	b508      	push	{r3, lr}
 80101f6:	4b03      	ldr	r3, [pc, #12]	@ (8010204 <frame_dummy+0x10>)
 80101f8:	b11b      	cbz	r3, 8010202 <frame_dummy+0xe>
 80101fa:	4903      	ldr	r1, [pc, #12]	@ (8010208 <frame_dummy+0x14>)
 80101fc:	4803      	ldr	r0, [pc, #12]	@ (801020c <frame_dummy+0x18>)
 80101fe:	f3af 8000 	nop.w
 8010202:	bd08      	pop	{r3, pc}
 8010204:	00000000 	.word	0x00000000
 8010208:	2000006c 	.word	0x2000006c
 801020c:	08013e90 	.word	0x08013e90

08010210 <memchr>:
 8010210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8010214:	2a10      	cmp	r2, #16
 8010216:	db2b      	blt.n	8010270 <memchr+0x60>
 8010218:	f010 0f07 	tst.w	r0, #7
 801021c:	d008      	beq.n	8010230 <memchr+0x20>
 801021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8010222:	3a01      	subs	r2, #1
 8010224:	428b      	cmp	r3, r1
 8010226:	d02d      	beq.n	8010284 <memchr+0x74>
 8010228:	f010 0f07 	tst.w	r0, #7
 801022c:	b342      	cbz	r2, 8010280 <memchr+0x70>
 801022e:	d1f6      	bne.n	801021e <memchr+0xe>
 8010230:	b4f0      	push	{r4, r5, r6, r7}
 8010232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8010236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 801023a:	f022 0407 	bic.w	r4, r2, #7
 801023e:	f07f 0700 	mvns.w	r7, #0
 8010242:	2300      	movs	r3, #0
 8010244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8010248:	3c08      	subs	r4, #8
 801024a:	ea85 0501 	eor.w	r5, r5, r1
 801024e:	ea86 0601 	eor.w	r6, r6, r1
 8010252:	fa85 f547 	uadd8	r5, r5, r7
 8010256:	faa3 f587 	sel	r5, r3, r7
 801025a:	fa86 f647 	uadd8	r6, r6, r7
 801025e:	faa5 f687 	sel	r6, r5, r7
 8010262:	b98e      	cbnz	r6, 8010288 <memchr+0x78>
 8010264:	d1ee      	bne.n	8010244 <memchr+0x34>
 8010266:	bcf0      	pop	{r4, r5, r6, r7}
 8010268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 801026c:	f002 0207 	and.w	r2, r2, #7
 8010270:	b132      	cbz	r2, 8010280 <memchr+0x70>
 8010272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8010276:	3a01      	subs	r2, #1
 8010278:	ea83 0301 	eor.w	r3, r3, r1
 801027c:	b113      	cbz	r3, 8010284 <memchr+0x74>
 801027e:	d1f8      	bne.n	8010272 <memchr+0x62>
 8010280:	2000      	movs	r0, #0
 8010282:	4770      	bx	lr
 8010284:	3801      	subs	r0, #1
 8010286:	4770      	bx	lr
 8010288:	2d00      	cmp	r5, #0
 801028a:	bf06      	itte	eq
 801028c:	4635      	moveq	r5, r6
 801028e:	3803      	subeq	r0, #3
 8010290:	3807      	subne	r0, #7
 8010292:	f015 0f01 	tst.w	r5, #1
 8010296:	d107      	bne.n	80102a8 <memchr+0x98>
 8010298:	3001      	adds	r0, #1
 801029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 801029e:	bf02      	ittt	eq
 80102a0:	3001      	addeq	r0, #1
 80102a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80102a6:	3001      	addeq	r0, #1
 80102a8:	bcf0      	pop	{r4, r5, r6, r7}
 80102aa:	3801      	subs	r0, #1
 80102ac:	4770      	bx	lr
 80102ae:	bf00      	nop

080102b0 <__aeabi_uldivmod>:
 80102b0:	b953      	cbnz	r3, 80102c8 <__aeabi_uldivmod+0x18>
 80102b2:	b94a      	cbnz	r2, 80102c8 <__aeabi_uldivmod+0x18>
 80102b4:	2900      	cmp	r1, #0
 80102b6:	bf08      	it	eq
 80102b8:	2800      	cmpeq	r0, #0
 80102ba:	bf1c      	itt	ne
 80102bc:	f04f 31ff 	movne.w	r1, #4294967295
 80102c0:	f04f 30ff 	movne.w	r0, #4294967295
 80102c4:	f000 b988 	b.w	80105d8 <__aeabi_idiv0>
 80102c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80102cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80102d0:	f000 f806 	bl	80102e0 <__udivmoddi4>
 80102d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80102d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80102dc:	b004      	add	sp, #16
 80102de:	4770      	bx	lr

080102e0 <__udivmoddi4>:
 80102e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80102e4:	9d08      	ldr	r5, [sp, #32]
 80102e6:	468e      	mov	lr, r1
 80102e8:	4604      	mov	r4, r0
 80102ea:	4688      	mov	r8, r1
 80102ec:	2b00      	cmp	r3, #0
 80102ee:	d14a      	bne.n	8010386 <__udivmoddi4+0xa6>
 80102f0:	428a      	cmp	r2, r1
 80102f2:	4617      	mov	r7, r2
 80102f4:	d962      	bls.n	80103bc <__udivmoddi4+0xdc>
 80102f6:	fab2 f682 	clz	r6, r2
 80102fa:	b14e      	cbz	r6, 8010310 <__udivmoddi4+0x30>
 80102fc:	f1c6 0320 	rsb	r3, r6, #32
 8010300:	fa01 f806 	lsl.w	r8, r1, r6
 8010304:	fa20 f303 	lsr.w	r3, r0, r3
 8010308:	40b7      	lsls	r7, r6
 801030a:	ea43 0808 	orr.w	r8, r3, r8
 801030e:	40b4      	lsls	r4, r6
 8010310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8010314:	fa1f fc87 	uxth.w	ip, r7
 8010318:	fbb8 f1fe 	udiv	r1, r8, lr
 801031c:	0c23      	lsrs	r3, r4, #16
 801031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8010322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8010326:	fb01 f20c 	mul.w	r2, r1, ip
 801032a:	429a      	cmp	r2, r3
 801032c:	d909      	bls.n	8010342 <__udivmoddi4+0x62>
 801032e:	18fb      	adds	r3, r7, r3
 8010330:	f101 30ff 	add.w	r0, r1, #4294967295
 8010334:	f080 80ea 	bcs.w	801050c <__udivmoddi4+0x22c>
 8010338:	429a      	cmp	r2, r3
 801033a:	f240 80e7 	bls.w	801050c <__udivmoddi4+0x22c>
 801033e:	3902      	subs	r1, #2
 8010340:	443b      	add	r3, r7
 8010342:	1a9a      	subs	r2, r3, r2
 8010344:	b2a3      	uxth	r3, r4
 8010346:	fbb2 f0fe 	udiv	r0, r2, lr
 801034a:	fb0e 2210 	mls	r2, lr, r0, r2
 801034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010352:	fb00 fc0c 	mul.w	ip, r0, ip
 8010356:	459c      	cmp	ip, r3
 8010358:	d909      	bls.n	801036e <__udivmoddi4+0x8e>
 801035a:	18fb      	adds	r3, r7, r3
 801035c:	f100 32ff 	add.w	r2, r0, #4294967295
 8010360:	f080 80d6 	bcs.w	8010510 <__udivmoddi4+0x230>
 8010364:	459c      	cmp	ip, r3
 8010366:	f240 80d3 	bls.w	8010510 <__udivmoddi4+0x230>
 801036a:	443b      	add	r3, r7
 801036c:	3802      	subs	r0, #2
 801036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8010372:	eba3 030c 	sub.w	r3, r3, ip
 8010376:	2100      	movs	r1, #0
 8010378:	b11d      	cbz	r5, 8010382 <__udivmoddi4+0xa2>
 801037a:	40f3      	lsrs	r3, r6
 801037c:	2200      	movs	r2, #0
 801037e:	e9c5 3200 	strd	r3, r2, [r5]
 8010382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010386:	428b      	cmp	r3, r1
 8010388:	d905      	bls.n	8010396 <__udivmoddi4+0xb6>
 801038a:	b10d      	cbz	r5, 8010390 <__udivmoddi4+0xb0>
 801038c:	e9c5 0100 	strd	r0, r1, [r5]
 8010390:	2100      	movs	r1, #0
 8010392:	4608      	mov	r0, r1
 8010394:	e7f5      	b.n	8010382 <__udivmoddi4+0xa2>
 8010396:	fab3 f183 	clz	r1, r3
 801039a:	2900      	cmp	r1, #0
 801039c:	d146      	bne.n	801042c <__udivmoddi4+0x14c>
 801039e:	4573      	cmp	r3, lr
 80103a0:	d302      	bcc.n	80103a8 <__udivmoddi4+0xc8>
 80103a2:	4282      	cmp	r2, r0
 80103a4:	f200 8105 	bhi.w	80105b2 <__udivmoddi4+0x2d2>
 80103a8:	1a84      	subs	r4, r0, r2
 80103aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80103ae:	2001      	movs	r0, #1
 80103b0:	4690      	mov	r8, r2
 80103b2:	2d00      	cmp	r5, #0
 80103b4:	d0e5      	beq.n	8010382 <__udivmoddi4+0xa2>
 80103b6:	e9c5 4800 	strd	r4, r8, [r5]
 80103ba:	e7e2      	b.n	8010382 <__udivmoddi4+0xa2>
 80103bc:	2a00      	cmp	r2, #0
 80103be:	f000 8090 	beq.w	80104e2 <__udivmoddi4+0x202>
 80103c2:	fab2 f682 	clz	r6, r2
 80103c6:	2e00      	cmp	r6, #0
 80103c8:	f040 80a4 	bne.w	8010514 <__udivmoddi4+0x234>
 80103cc:	1a8a      	subs	r2, r1, r2
 80103ce:	0c03      	lsrs	r3, r0, #16
 80103d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80103d4:	b280      	uxth	r0, r0
 80103d6:	b2bc      	uxth	r4, r7
 80103d8:	2101      	movs	r1, #1
 80103da:	fbb2 fcfe 	udiv	ip, r2, lr
 80103de:	fb0e 221c 	mls	r2, lr, ip, r2
 80103e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80103e6:	fb04 f20c 	mul.w	r2, r4, ip
 80103ea:	429a      	cmp	r2, r3
 80103ec:	d907      	bls.n	80103fe <__udivmoddi4+0x11e>
 80103ee:	18fb      	adds	r3, r7, r3
 80103f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80103f4:	d202      	bcs.n	80103fc <__udivmoddi4+0x11c>
 80103f6:	429a      	cmp	r2, r3
 80103f8:	f200 80e0 	bhi.w	80105bc <__udivmoddi4+0x2dc>
 80103fc:	46c4      	mov	ip, r8
 80103fe:	1a9b      	subs	r3, r3, r2
 8010400:	fbb3 f2fe 	udiv	r2, r3, lr
 8010404:	fb0e 3312 	mls	r3, lr, r2, r3
 8010408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 801040c:	fb02 f404 	mul.w	r4, r2, r4
 8010410:	429c      	cmp	r4, r3
 8010412:	d907      	bls.n	8010424 <__udivmoddi4+0x144>
 8010414:	18fb      	adds	r3, r7, r3
 8010416:	f102 30ff 	add.w	r0, r2, #4294967295
 801041a:	d202      	bcs.n	8010422 <__udivmoddi4+0x142>
 801041c:	429c      	cmp	r4, r3
 801041e:	f200 80ca 	bhi.w	80105b6 <__udivmoddi4+0x2d6>
 8010422:	4602      	mov	r2, r0
 8010424:	1b1b      	subs	r3, r3, r4
 8010426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 801042a:	e7a5      	b.n	8010378 <__udivmoddi4+0x98>
 801042c:	f1c1 0620 	rsb	r6, r1, #32
 8010430:	408b      	lsls	r3, r1
 8010432:	fa22 f706 	lsr.w	r7, r2, r6
 8010436:	431f      	orrs	r7, r3
 8010438:	fa0e f401 	lsl.w	r4, lr, r1
 801043c:	fa20 f306 	lsr.w	r3, r0, r6
 8010440:	fa2e fe06 	lsr.w	lr, lr, r6
 8010444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8010448:	4323      	orrs	r3, r4
 801044a:	fa00 f801 	lsl.w	r8, r0, r1
 801044e:	fa1f fc87 	uxth.w	ip, r7
 8010452:	fbbe f0f9 	udiv	r0, lr, r9
 8010456:	0c1c      	lsrs	r4, r3, #16
 8010458:	fb09 ee10 	mls	lr, r9, r0, lr
 801045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8010460:	fb00 fe0c 	mul.w	lr, r0, ip
 8010464:	45a6      	cmp	lr, r4
 8010466:	fa02 f201 	lsl.w	r2, r2, r1
 801046a:	d909      	bls.n	8010480 <__udivmoddi4+0x1a0>
 801046c:	193c      	adds	r4, r7, r4
 801046e:	f100 3aff 	add.w	sl, r0, #4294967295
 8010472:	f080 809c 	bcs.w	80105ae <__udivmoddi4+0x2ce>
 8010476:	45a6      	cmp	lr, r4
 8010478:	f240 8099 	bls.w	80105ae <__udivmoddi4+0x2ce>
 801047c:	3802      	subs	r0, #2
 801047e:	443c      	add	r4, r7
 8010480:	eba4 040e 	sub.w	r4, r4, lr
 8010484:	fa1f fe83 	uxth.w	lr, r3
 8010488:	fbb4 f3f9 	udiv	r3, r4, r9
 801048c:	fb09 4413 	mls	r4, r9, r3, r4
 8010490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8010494:	fb03 fc0c 	mul.w	ip, r3, ip
 8010498:	45a4      	cmp	ip, r4
 801049a:	d908      	bls.n	80104ae <__udivmoddi4+0x1ce>
 801049c:	193c      	adds	r4, r7, r4
 801049e:	f103 3eff 	add.w	lr, r3, #4294967295
 80104a2:	f080 8082 	bcs.w	80105aa <__udivmoddi4+0x2ca>
 80104a6:	45a4      	cmp	ip, r4
 80104a8:	d97f      	bls.n	80105aa <__udivmoddi4+0x2ca>
 80104aa:	3b02      	subs	r3, #2
 80104ac:	443c      	add	r4, r7
 80104ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80104b2:	eba4 040c 	sub.w	r4, r4, ip
 80104b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80104ba:	4564      	cmp	r4, ip
 80104bc:	4673      	mov	r3, lr
 80104be:	46e1      	mov	r9, ip
 80104c0:	d362      	bcc.n	8010588 <__udivmoddi4+0x2a8>
 80104c2:	d05f      	beq.n	8010584 <__udivmoddi4+0x2a4>
 80104c4:	b15d      	cbz	r5, 80104de <__udivmoddi4+0x1fe>
 80104c6:	ebb8 0203 	subs.w	r2, r8, r3
 80104ca:	eb64 0409 	sbc.w	r4, r4, r9
 80104ce:	fa04 f606 	lsl.w	r6, r4, r6
 80104d2:	fa22 f301 	lsr.w	r3, r2, r1
 80104d6:	431e      	orrs	r6, r3
 80104d8:	40cc      	lsrs	r4, r1
 80104da:	e9c5 6400 	strd	r6, r4, [r5]
 80104de:	2100      	movs	r1, #0
 80104e0:	e74f      	b.n	8010382 <__udivmoddi4+0xa2>
 80104e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80104e6:	0c01      	lsrs	r1, r0, #16
 80104e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80104ec:	b280      	uxth	r0, r0
 80104ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80104f2:	463b      	mov	r3, r7
 80104f4:	4638      	mov	r0, r7
 80104f6:	463c      	mov	r4, r7
 80104f8:	46b8      	mov	r8, r7
 80104fa:	46be      	mov	lr, r7
 80104fc:	2620      	movs	r6, #32
 80104fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8010502:	eba2 0208 	sub.w	r2, r2, r8
 8010506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 801050a:	e766      	b.n	80103da <__udivmoddi4+0xfa>
 801050c:	4601      	mov	r1, r0
 801050e:	e718      	b.n	8010342 <__udivmoddi4+0x62>
 8010510:	4610      	mov	r0, r2
 8010512:	e72c      	b.n	801036e <__udivmoddi4+0x8e>
 8010514:	f1c6 0220 	rsb	r2, r6, #32
 8010518:	fa2e f302 	lsr.w	r3, lr, r2
 801051c:	40b7      	lsls	r7, r6
 801051e:	40b1      	lsls	r1, r6
 8010520:	fa20 f202 	lsr.w	r2, r0, r2
 8010524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8010528:	430a      	orrs	r2, r1
 801052a:	fbb3 f8fe 	udiv	r8, r3, lr
 801052e:	b2bc      	uxth	r4, r7
 8010530:	fb0e 3318 	mls	r3, lr, r8, r3
 8010534:	0c11      	lsrs	r1, r2, #16
 8010536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 801053a:	fb08 f904 	mul.w	r9, r8, r4
 801053e:	40b0      	lsls	r0, r6
 8010540:	4589      	cmp	r9, r1
 8010542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8010546:	b280      	uxth	r0, r0
 8010548:	d93e      	bls.n	80105c8 <__udivmoddi4+0x2e8>
 801054a:	1879      	adds	r1, r7, r1
 801054c:	f108 3cff 	add.w	ip, r8, #4294967295
 8010550:	d201      	bcs.n	8010556 <__udivmoddi4+0x276>
 8010552:	4589      	cmp	r9, r1
 8010554:	d81f      	bhi.n	8010596 <__udivmoddi4+0x2b6>
 8010556:	eba1 0109 	sub.w	r1, r1, r9
 801055a:	fbb1 f9fe 	udiv	r9, r1, lr
 801055e:	fb09 f804 	mul.w	r8, r9, r4
 8010562:	fb0e 1119 	mls	r1, lr, r9, r1
 8010566:	b292      	uxth	r2, r2
 8010568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 801056c:	4542      	cmp	r2, r8
 801056e:	d229      	bcs.n	80105c4 <__udivmoddi4+0x2e4>
 8010570:	18ba      	adds	r2, r7, r2
 8010572:	f109 31ff 	add.w	r1, r9, #4294967295
 8010576:	d2c4      	bcs.n	8010502 <__udivmoddi4+0x222>
 8010578:	4542      	cmp	r2, r8
 801057a:	d2c2      	bcs.n	8010502 <__udivmoddi4+0x222>
 801057c:	f1a9 0102 	sub.w	r1, r9, #2
 8010580:	443a      	add	r2, r7
 8010582:	e7be      	b.n	8010502 <__udivmoddi4+0x222>
 8010584:	45f0      	cmp	r8, lr
 8010586:	d29d      	bcs.n	80104c4 <__udivmoddi4+0x1e4>
 8010588:	ebbe 0302 	subs.w	r3, lr, r2
 801058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8010590:	3801      	subs	r0, #1
 8010592:	46e1      	mov	r9, ip
 8010594:	e796      	b.n	80104c4 <__udivmoddi4+0x1e4>
 8010596:	eba7 0909 	sub.w	r9, r7, r9
 801059a:	4449      	add	r1, r9
 801059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80105a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80105a4:	fb09 f804 	mul.w	r8, r9, r4
 80105a8:	e7db      	b.n	8010562 <__udivmoddi4+0x282>
 80105aa:	4673      	mov	r3, lr
 80105ac:	e77f      	b.n	80104ae <__udivmoddi4+0x1ce>
 80105ae:	4650      	mov	r0, sl
 80105b0:	e766      	b.n	8010480 <__udivmoddi4+0x1a0>
 80105b2:	4608      	mov	r0, r1
 80105b4:	e6fd      	b.n	80103b2 <__udivmoddi4+0xd2>
 80105b6:	443b      	add	r3, r7
 80105b8:	3a02      	subs	r2, #2
 80105ba:	e733      	b.n	8010424 <__udivmoddi4+0x144>
 80105bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80105c0:	443b      	add	r3, r7
 80105c2:	e71c      	b.n	80103fe <__udivmoddi4+0x11e>
 80105c4:	4649      	mov	r1, r9
 80105c6:	e79c      	b.n	8010502 <__udivmoddi4+0x222>
 80105c8:	eba1 0109 	sub.w	r1, r1, r9
 80105cc:	46c4      	mov	ip, r8
 80105ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80105d2:	fb09 f804 	mul.w	r8, r9, r4
 80105d6:	e7c4      	b.n	8010562 <__udivmoddi4+0x282>

080105d8 <__aeabi_idiv0>:
 80105d8:	4770      	bx	lr
 80105da:	bf00      	nop

080105dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80105dc:	b580      	push	{r7, lr}
 80105de:	b082      	sub	sp, #8
 80105e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80105e2:	f000 f953 	bl	801088c <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80105e6:	f000 fb4c 	bl	8010c82 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80105ea:	f000 f81b 	bl	8010624 <SystemClock_Config>
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 80105ee:	b662      	cpsie	i
}
 80105f0:	bf00      	nop
  /* RE-ENABLE INTERRUPTS HERE */
    __enable_irq();
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80105f2:	f000 f8cb 	bl	801078c <MX_GPIO_Init>
  MX_RTC_Init();
 80105f6:	f000 f873 	bl	80106e0 <MX_RTC_Init>
  MX_USART1_UART_Init();
 80105fa:	f000 f897 	bl	801072c <MX_USART1_UART_Init>
 */
__STATIC_FORCEINLINE uint32_t __get_MSP(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, msp" : "=r" (result) );
 80105fe:	f3ef 8308 	mrs	r3, MSP
 8010602:	603b      	str	r3, [r7, #0]
  return(result);
 8010604:	683b      	ldr	r3, [r7, #0]
  /* USER CODE BEGIN 2 */
  uint32_t current_sp = __get_MSP();
 8010606:	607b      	str	r3, [r7, #4]
  printf("Application1'den selam\r\n");
 8010608:	4804      	ldr	r0, [pc, #16]	@ (801061c <main+0x40>)
 801060a:	f002 fddf 	bl	80131cc <puts>
  printf("Current Stack Pointer (MSP): 0x%08lX\r\n", current_sp);
 801060e:	6879      	ldr	r1, [r7, #4]
 8010610:	4803      	ldr	r0, [pc, #12]	@ (8010620 <main+0x44>)
 8010612:	f002 fd73 	bl	80130fc <iprintf>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8010616:	bf00      	nop
 8010618:	e7fd      	b.n	8010616 <main+0x3a>
 801061a:	bf00      	nop
 801061c:	08013ea8 	.word	0x08013ea8
 8010620:	08013ec0 	.word	0x08013ec0

08010624 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8010624:	b580      	push	{r7, lr}
 8010626:	b094      	sub	sp, #80	@ 0x50
 8010628:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 801062a:	f107 0320 	add.w	r3, r7, #32
 801062e:	2230      	movs	r2, #48	@ 0x30
 8010630:	2100      	movs	r1, #0
 8010632:	4618      	mov	r0, r3
 8010634:	f002 feaa 	bl	801338c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8010638:	f107 030c 	add.w	r3, r7, #12
 801063c:	2200      	movs	r2, #0
 801063e:	601a      	str	r2, [r3, #0]
 8010640:	605a      	str	r2, [r3, #4]
 8010642:	609a      	str	r2, [r3, #8]
 8010644:	60da      	str	r2, [r3, #12]
 8010646:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8010648:	4b23      	ldr	r3, [pc, #140]	@ (80106d8 <SystemClock_Config+0xb4>)
 801064a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801064c:	4a22      	ldr	r2, [pc, #136]	@ (80106d8 <SystemClock_Config+0xb4>)
 801064e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8010652:	6413      	str	r3, [r2, #64]	@ 0x40
 8010654:	4b20      	ldr	r3, [pc, #128]	@ (80106d8 <SystemClock_Config+0xb4>)
 8010656:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010658:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801065c:	60bb      	str	r3, [r7, #8]
 801065e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8010660:	4b1e      	ldr	r3, [pc, #120]	@ (80106dc <SystemClock_Config+0xb8>)
 8010662:	681b      	ldr	r3, [r3, #0]
 8010664:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8010668:	4a1c      	ldr	r2, [pc, #112]	@ (80106dc <SystemClock_Config+0xb8>)
 801066a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 801066e:	6013      	str	r3, [r2, #0]
 8010670:	4b1a      	ldr	r3, [pc, #104]	@ (80106dc <SystemClock_Config+0xb8>)
 8010672:	681b      	ldr	r3, [r3, #0]
 8010674:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8010678:	607b      	str	r3, [r7, #4]
 801067a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 801067c:	230a      	movs	r3, #10
 801067e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8010680:	2301      	movs	r3, #1
 8010682:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8010684:	2310      	movs	r3, #16
 8010686:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8010688:	2301      	movs	r3, #1
 801068a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 801068c:	2300      	movs	r3, #0
 801068e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8010690:	f107 0320 	add.w	r3, r7, #32
 8010694:	4618      	mov	r0, r3
 8010696:	f000 fe75 	bl	8011384 <HAL_RCC_OscConfig>
 801069a:	4603      	mov	r3, r0
 801069c:	2b00      	cmp	r3, #0
 801069e:	d001      	beq.n	80106a4 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80106a0:	f000 f920 	bl	80108e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80106a4:	230f      	movs	r3, #15
 80106a6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80106a8:	2300      	movs	r3, #0
 80106aa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80106ac:	2300      	movs	r3, #0
 80106ae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80106b0:	2300      	movs	r3, #0
 80106b2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80106b4:	2300      	movs	r3, #0
 80106b6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80106b8:	f107 030c 	add.w	r3, r7, #12
 80106bc:	2100      	movs	r1, #0
 80106be:	4618      	mov	r0, r3
 80106c0:	f001 f904 	bl	80118cc <HAL_RCC_ClockConfig>
 80106c4:	4603      	mov	r3, r0
 80106c6:	2b00      	cmp	r3, #0
 80106c8:	d001      	beq.n	80106ce <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80106ca:	f000 f90b 	bl	80108e4 <Error_Handler>
  }
}
 80106ce:	bf00      	nop
 80106d0:	3750      	adds	r7, #80	@ 0x50
 80106d2:	46bd      	mov	sp, r7
 80106d4:	bd80      	pop	{r7, pc}
 80106d6:	bf00      	nop
 80106d8:	40023800 	.word	0x40023800
 80106dc:	40007000 	.word	0x40007000

080106e0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80106e0:	b580      	push	{r7, lr}
 80106e2:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80106e4:	4b0f      	ldr	r3, [pc, #60]	@ (8010724 <MX_RTC_Init+0x44>)
 80106e6:	4a10      	ldr	r2, [pc, #64]	@ (8010728 <MX_RTC_Init+0x48>)
 80106e8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80106ea:	4b0e      	ldr	r3, [pc, #56]	@ (8010724 <MX_RTC_Init+0x44>)
 80106ec:	2200      	movs	r2, #0
 80106ee:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80106f0:	4b0c      	ldr	r3, [pc, #48]	@ (8010724 <MX_RTC_Init+0x44>)
 80106f2:	227f      	movs	r2, #127	@ 0x7f
 80106f4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80106f6:	4b0b      	ldr	r3, [pc, #44]	@ (8010724 <MX_RTC_Init+0x44>)
 80106f8:	22ff      	movs	r2, #255	@ 0xff
 80106fa:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80106fc:	4b09      	ldr	r3, [pc, #36]	@ (8010724 <MX_RTC_Init+0x44>)
 80106fe:	2200      	movs	r2, #0
 8010700:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8010702:	4b08      	ldr	r3, [pc, #32]	@ (8010724 <MX_RTC_Init+0x44>)
 8010704:	2200      	movs	r2, #0
 8010706:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8010708:	4b06      	ldr	r3, [pc, #24]	@ (8010724 <MX_RTC_Init+0x44>)
 801070a:	2200      	movs	r2, #0
 801070c:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 801070e:	4805      	ldr	r0, [pc, #20]	@ (8010724 <MX_RTC_Init+0x44>)
 8010710:	f001 feb2 	bl	8012478 <HAL_RTC_Init>
 8010714:	4603      	mov	r3, r0
 8010716:	2b00      	cmp	r3, #0
 8010718:	d001      	beq.n	801071e <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 801071a:	f000 f8e3 	bl	80108e4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 801071e:	bf00      	nop
 8010720:	bd80      	pop	{r7, pc}
 8010722:	bf00      	nop
 8010724:	20000084 	.word	0x20000084
 8010728:	40002800 	.word	0x40002800

0801072c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 801072c:	b580      	push	{r7, lr}
 801072e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8010730:	4b14      	ldr	r3, [pc, #80]	@ (8010784 <MX_USART1_UART_Init+0x58>)
 8010732:	4a15      	ldr	r2, [pc, #84]	@ (8010788 <MX_USART1_UART_Init+0x5c>)
 8010734:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8010736:	4b13      	ldr	r3, [pc, #76]	@ (8010784 <MX_USART1_UART_Init+0x58>)
 8010738:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 801073c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 801073e:	4b11      	ldr	r3, [pc, #68]	@ (8010784 <MX_USART1_UART_Init+0x58>)
 8010740:	2200      	movs	r2, #0
 8010742:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8010744:	4b0f      	ldr	r3, [pc, #60]	@ (8010784 <MX_USART1_UART_Init+0x58>)
 8010746:	2200      	movs	r2, #0
 8010748:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 801074a:	4b0e      	ldr	r3, [pc, #56]	@ (8010784 <MX_USART1_UART_Init+0x58>)
 801074c:	2200      	movs	r2, #0
 801074e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8010750:	4b0c      	ldr	r3, [pc, #48]	@ (8010784 <MX_USART1_UART_Init+0x58>)
 8010752:	220c      	movs	r2, #12
 8010754:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8010756:	4b0b      	ldr	r3, [pc, #44]	@ (8010784 <MX_USART1_UART_Init+0x58>)
 8010758:	2200      	movs	r2, #0
 801075a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 801075c:	4b09      	ldr	r3, [pc, #36]	@ (8010784 <MX_USART1_UART_Init+0x58>)
 801075e:	2200      	movs	r2, #0
 8010760:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8010762:	4b08      	ldr	r3, [pc, #32]	@ (8010784 <MX_USART1_UART_Init+0x58>)
 8010764:	2200      	movs	r2, #0
 8010766:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8010768:	4b06      	ldr	r3, [pc, #24]	@ (8010784 <MX_USART1_UART_Init+0x58>)
 801076a:	2200      	movs	r2, #0
 801076c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 801076e:	4805      	ldr	r0, [pc, #20]	@ (8010784 <MX_USART1_UART_Init+0x58>)
 8010770:	f001 ff86 	bl	8012680 <HAL_UART_Init>
 8010774:	4603      	mov	r3, r0
 8010776:	2b00      	cmp	r3, #0
 8010778:	d001      	beq.n	801077e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 801077a:	f000 f8b3 	bl	80108e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 801077e:	bf00      	nop
 8010780:	bd80      	pop	{r7, pc}
 8010782:	bf00      	nop
 8010784:	200000a4 	.word	0x200000a4
 8010788:	40011000 	.word	0x40011000

0801078c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 801078c:	b580      	push	{r7, lr}
 801078e:	b088      	sub	sp, #32
 8010790:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010792:	f107 030c 	add.w	r3, r7, #12
 8010796:	2200      	movs	r2, #0
 8010798:	601a      	str	r2, [r3, #0]
 801079a:	605a      	str	r2, [r3, #4]
 801079c:	609a      	str	r2, [r3, #8]
 801079e:	60da      	str	r2, [r3, #12]
 80107a0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80107a2:	4b1d      	ldr	r3, [pc, #116]	@ (8010818 <MX_GPIO_Init+0x8c>)
 80107a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80107a6:	4a1c      	ldr	r2, [pc, #112]	@ (8010818 <MX_GPIO_Init+0x8c>)
 80107a8:	f043 0301 	orr.w	r3, r3, #1
 80107ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80107ae:	4b1a      	ldr	r3, [pc, #104]	@ (8010818 <MX_GPIO_Init+0x8c>)
 80107b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80107b2:	f003 0301 	and.w	r3, r3, #1
 80107b6:	60bb      	str	r3, [r7, #8]
 80107b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80107ba:	4b17      	ldr	r3, [pc, #92]	@ (8010818 <MX_GPIO_Init+0x8c>)
 80107bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80107be:	4a16      	ldr	r2, [pc, #88]	@ (8010818 <MX_GPIO_Init+0x8c>)
 80107c0:	f043 0302 	orr.w	r3, r3, #2
 80107c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80107c6:	4b14      	ldr	r3, [pc, #80]	@ (8010818 <MX_GPIO_Init+0x8c>)
 80107c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80107ca:	f003 0302 	and.w	r3, r3, #2
 80107ce:	607b      	str	r3, [r7, #4]
 80107d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80107d2:	4b11      	ldr	r3, [pc, #68]	@ (8010818 <MX_GPIO_Init+0x8c>)
 80107d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80107d6:	4a10      	ldr	r2, [pc, #64]	@ (8010818 <MX_GPIO_Init+0x8c>)
 80107d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80107dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80107de:	4b0e      	ldr	r3, [pc, #56]	@ (8010818 <MX_GPIO_Init+0x8c>)
 80107e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80107e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80107e6:	603b      	str	r3, [r7, #0]
 80107e8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_RESET);
 80107ea:	2200      	movs	r2, #0
 80107ec:	2102      	movs	r1, #2
 80107ee:	480b      	ldr	r0, [pc, #44]	@ (801081c <MX_GPIO_Init+0x90>)
 80107f0:	f000 fdae 	bl	8011350 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_LED_Pin */
  GPIO_InitStruct.Pin = USER_LED_Pin;
 80107f4:	2302      	movs	r3, #2
 80107f6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80107f8:	2301      	movs	r3, #1
 80107fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80107fc:	2300      	movs	r3, #0
 80107fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010800:	2300      	movs	r3, #0
 8010802:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(USER_LED_GPIO_Port, &GPIO_InitStruct);
 8010804:	f107 030c 	add.w	r3, r7, #12
 8010808:	4619      	mov	r1, r3
 801080a:	4804      	ldr	r0, [pc, #16]	@ (801081c <MX_GPIO_Init+0x90>)
 801080c:	f000 fbf4 	bl	8010ff8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8010810:	bf00      	nop
 8010812:	3720      	adds	r7, #32
 8010814:	46bd      	mov	sp, r7
 8010816:	bd80      	pop	{r7, pc}
 8010818:	40023800 	.word	0x40023800
 801081c:	40022000 	.word	0x40022000

08010820 <_write>:
 * @return Number of bytes written
 *
 * @author Omert2004
 */
int _write(int file, char *ptr, int len)
{
 8010820:	b480      	push	{r7}
 8010822:	b087      	sub	sp, #28
 8010824:	af00      	add	r7, sp, #0
 8010826:	60f8      	str	r0, [r7, #12]
 8010828:	60b9      	str	r1, [r7, #8]
 801082a:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < len; i++)
 801082c:	2300      	movs	r3, #0
 801082e:	617b      	str	r3, [r7, #20]
 8010830:	e01f      	b.n	8010872 <_write+0x52>
    {
        // Check for new line character to fix terminal formatting
        if (ptr[i] == '\n')
 8010832:	697b      	ldr	r3, [r7, #20]
 8010834:	68ba      	ldr	r2, [r7, #8]
 8010836:	4413      	add	r3, r2
 8010838:	781b      	ldrb	r3, [r3, #0]
 801083a:	2b0a      	cmp	r3, #10
 801083c:	d109      	bne.n	8010852 <_write+0x32>
        {
            while (!(USART1->ISR & USART_ISR_TXE));
 801083e:	bf00      	nop
 8010840:	4b11      	ldr	r3, [pc, #68]	@ (8010888 <_write+0x68>)
 8010842:	69db      	ldr	r3, [r3, #28]
 8010844:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010848:	2b00      	cmp	r3, #0
 801084a:	d0f9      	beq.n	8010840 <_write+0x20>
            USART1->TDR = '\r'; // Send Carriage Return
 801084c:	4b0e      	ldr	r3, [pc, #56]	@ (8010888 <_write+0x68>)
 801084e:	220d      	movs	r2, #13
 8010850:	629a      	str	r2, [r3, #40]	@ 0x28
        }
        // 1. Wait for the Transmit Data Register Empty (TXE) flag
        while (!(USART1->ISR & USART_ISR_TXE));
 8010852:	bf00      	nop
 8010854:	4b0c      	ldr	r3, [pc, #48]	@ (8010888 <_write+0x68>)
 8010856:	69db      	ldr	r3, [r3, #28]
 8010858:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801085c:	2b00      	cmp	r3, #0
 801085e:	d0f9      	beq.n	8010854 <_write+0x34>

        // 2. Write the character to the Transmit Data Register (TDR)
        USART1->TDR = (uint8_t)ptr[i];
 8010860:	697b      	ldr	r3, [r7, #20]
 8010862:	68ba      	ldr	r2, [r7, #8]
 8010864:	4413      	add	r3, r2
 8010866:	781a      	ldrb	r2, [r3, #0]
 8010868:	4b07      	ldr	r3, [pc, #28]	@ (8010888 <_write+0x68>)
 801086a:	629a      	str	r2, [r3, #40]	@ 0x28
    for (int i = 0; i < len; i++)
 801086c:	697b      	ldr	r3, [r7, #20]
 801086e:	3301      	adds	r3, #1
 8010870:	617b      	str	r3, [r7, #20]
 8010872:	697a      	ldr	r2, [r7, #20]
 8010874:	687b      	ldr	r3, [r7, #4]
 8010876:	429a      	cmp	r2, r3
 8010878:	dbdb      	blt.n	8010832 <_write+0x12>
    }
    return len;
 801087a:	687b      	ldr	r3, [r7, #4]
}
 801087c:	4618      	mov	r0, r3
 801087e:	371c      	adds	r7, #28
 8010880:	46bd      	mov	sp, r7
 8010882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010886:	4770      	bx	lr
 8010888:	40011000 	.word	0x40011000

0801088c <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 801088c:	b580      	push	{r7, lr}
 801088e:	b084      	sub	sp, #16
 8010890:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8010892:	463b      	mov	r3, r7
 8010894:	2200      	movs	r2, #0
 8010896:	601a      	str	r2, [r3, #0]
 8010898:	605a      	str	r2, [r3, #4]
 801089a:	609a      	str	r2, [r3, #8]
 801089c:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 801089e:	f000 fb33 	bl	8010f08 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80108a2:	2301      	movs	r3, #1
 80108a4:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80108a6:	2300      	movs	r3, #0
 80108a8:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80108aa:	2300      	movs	r3, #0
 80108ac:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80108ae:	231f      	movs	r3, #31
 80108b0:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80108b2:	2387      	movs	r3, #135	@ 0x87
 80108b4:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80108b6:	2300      	movs	r3, #0
 80108b8:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80108ba:	2300      	movs	r3, #0
 80108bc:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80108be:	2301      	movs	r3, #1
 80108c0:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80108c2:	2301      	movs	r3, #1
 80108c4:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80108c6:	2300      	movs	r3, #0
 80108c8:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80108ca:	2300      	movs	r3, #0
 80108cc:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80108ce:	463b      	mov	r3, r7
 80108d0:	4618      	mov	r0, r3
 80108d2:	f000 fb51 	bl	8010f78 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80108d6:	2004      	movs	r0, #4
 80108d8:	f000 fb2e 	bl	8010f38 <HAL_MPU_Enable>

}
 80108dc:	bf00      	nop
 80108de:	3710      	adds	r7, #16
 80108e0:	46bd      	mov	sp, r7
 80108e2:	bd80      	pop	{r7, pc}

080108e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80108e4:	b480      	push	{r7}
 80108e6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80108e8:	b672      	cpsid	i
}
 80108ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80108ec:	bf00      	nop
 80108ee:	e7fd      	b.n	80108ec <Error_Handler+0x8>

080108f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80108f0:	b480      	push	{r7}
 80108f2:	b083      	sub	sp, #12
 80108f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80108f6:	4b0f      	ldr	r3, [pc, #60]	@ (8010934 <HAL_MspInit+0x44>)
 80108f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80108fa:	4a0e      	ldr	r2, [pc, #56]	@ (8010934 <HAL_MspInit+0x44>)
 80108fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8010900:	6413      	str	r3, [r2, #64]	@ 0x40
 8010902:	4b0c      	ldr	r3, [pc, #48]	@ (8010934 <HAL_MspInit+0x44>)
 8010904:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010906:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801090a:	607b      	str	r3, [r7, #4]
 801090c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 801090e:	4b09      	ldr	r3, [pc, #36]	@ (8010934 <HAL_MspInit+0x44>)
 8010910:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010912:	4a08      	ldr	r2, [pc, #32]	@ (8010934 <HAL_MspInit+0x44>)
 8010914:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8010918:	6453      	str	r3, [r2, #68]	@ 0x44
 801091a:	4b06      	ldr	r3, [pc, #24]	@ (8010934 <HAL_MspInit+0x44>)
 801091c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801091e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8010922:	603b      	str	r3, [r7, #0]
 8010924:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8010926:	bf00      	nop
 8010928:	370c      	adds	r7, #12
 801092a:	46bd      	mov	sp, r7
 801092c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010930:	4770      	bx	lr
 8010932:	bf00      	nop
 8010934:	40023800 	.word	0x40023800

08010938 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8010938:	b580      	push	{r7, lr}
 801093a:	b0a4      	sub	sp, #144	@ 0x90
 801093c:	af00      	add	r7, sp, #0
 801093e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8010940:	f107 030c 	add.w	r3, r7, #12
 8010944:	2284      	movs	r2, #132	@ 0x84
 8010946:	2100      	movs	r1, #0
 8010948:	4618      	mov	r0, r3
 801094a:	f002 fd1f 	bl	801338c <memset>
  if(hrtc->Instance==RTC)
 801094e:	687b      	ldr	r3, [r7, #4]
 8010950:	681b      	ldr	r3, [r3, #0]
 8010952:	4a0e      	ldr	r2, [pc, #56]	@ (801098c <HAL_RTC_MspInit+0x54>)
 8010954:	4293      	cmp	r3, r2
 8010956:	d114      	bne.n	8010982 <HAL_RTC_MspInit+0x4a>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8010958:	2320      	movs	r3, #32
 801095a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 801095c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8010960:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8010962:	f107 030c 	add.w	r3, r7, #12
 8010966:	4618      	mov	r0, r3
 8010968:	f001 f996 	bl	8011c98 <HAL_RCCEx_PeriphCLKConfig>
 801096c:	4603      	mov	r3, r0
 801096e:	2b00      	cmp	r3, #0
 8010970:	d001      	beq.n	8010976 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8010972:	f7ff ffb7 	bl	80108e4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8010976:	4b06      	ldr	r3, [pc, #24]	@ (8010990 <HAL_RTC_MspInit+0x58>)
 8010978:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801097a:	4a05      	ldr	r2, [pc, #20]	@ (8010990 <HAL_RTC_MspInit+0x58>)
 801097c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010980:	6713      	str	r3, [r2, #112]	@ 0x70

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8010982:	bf00      	nop
 8010984:	3790      	adds	r7, #144	@ 0x90
 8010986:	46bd      	mov	sp, r7
 8010988:	bd80      	pop	{r7, pc}
 801098a:	bf00      	nop
 801098c:	40002800 	.word	0x40002800
 8010990:	40023800 	.word	0x40023800

08010994 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8010994:	b580      	push	{r7, lr}
 8010996:	b0ac      	sub	sp, #176	@ 0xb0
 8010998:	af00      	add	r7, sp, #0
 801099a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801099c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80109a0:	2200      	movs	r2, #0
 80109a2:	601a      	str	r2, [r3, #0]
 80109a4:	605a      	str	r2, [r3, #4]
 80109a6:	609a      	str	r2, [r3, #8]
 80109a8:	60da      	str	r2, [r3, #12]
 80109aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80109ac:	f107 0318 	add.w	r3, r7, #24
 80109b0:	2284      	movs	r2, #132	@ 0x84
 80109b2:	2100      	movs	r1, #0
 80109b4:	4618      	mov	r0, r3
 80109b6:	f002 fce9 	bl	801338c <memset>
  if(huart->Instance==USART1)
 80109ba:	687b      	ldr	r3, [r7, #4]
 80109bc:	681b      	ldr	r3, [r3, #0]
 80109be:	4a32      	ldr	r2, [pc, #200]	@ (8010a88 <HAL_UART_MspInit+0xf4>)
 80109c0:	4293      	cmp	r3, r2
 80109c2:	d15c      	bne.n	8010a7e <HAL_UART_MspInit+0xea>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80109c4:	2340      	movs	r3, #64	@ 0x40
 80109c6:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80109c8:	2300      	movs	r3, #0
 80109ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80109cc:	f107 0318 	add.w	r3, r7, #24
 80109d0:	4618      	mov	r0, r3
 80109d2:	f001 f961 	bl	8011c98 <HAL_RCCEx_PeriphCLKConfig>
 80109d6:	4603      	mov	r3, r0
 80109d8:	2b00      	cmp	r3, #0
 80109da:	d001      	beq.n	80109e0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80109dc:	f7ff ff82 	bl	80108e4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80109e0:	4b2a      	ldr	r3, [pc, #168]	@ (8010a8c <HAL_UART_MspInit+0xf8>)
 80109e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80109e4:	4a29      	ldr	r2, [pc, #164]	@ (8010a8c <HAL_UART_MspInit+0xf8>)
 80109e6:	f043 0310 	orr.w	r3, r3, #16
 80109ea:	6453      	str	r3, [r2, #68]	@ 0x44
 80109ec:	4b27      	ldr	r3, [pc, #156]	@ (8010a8c <HAL_UART_MspInit+0xf8>)
 80109ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80109f0:	f003 0310 	and.w	r3, r3, #16
 80109f4:	617b      	str	r3, [r7, #20]
 80109f6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80109f8:	4b24      	ldr	r3, [pc, #144]	@ (8010a8c <HAL_UART_MspInit+0xf8>)
 80109fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80109fc:	4a23      	ldr	r2, [pc, #140]	@ (8010a8c <HAL_UART_MspInit+0xf8>)
 80109fe:	f043 0302 	orr.w	r3, r3, #2
 8010a02:	6313      	str	r3, [r2, #48]	@ 0x30
 8010a04:	4b21      	ldr	r3, [pc, #132]	@ (8010a8c <HAL_UART_MspInit+0xf8>)
 8010a06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010a08:	f003 0302 	and.w	r3, r3, #2
 8010a0c:	613b      	str	r3, [r7, #16]
 8010a0e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8010a10:	4b1e      	ldr	r3, [pc, #120]	@ (8010a8c <HAL_UART_MspInit+0xf8>)
 8010a12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010a14:	4a1d      	ldr	r2, [pc, #116]	@ (8010a8c <HAL_UART_MspInit+0xf8>)
 8010a16:	f043 0301 	orr.w	r3, r3, #1
 8010a1a:	6313      	str	r3, [r2, #48]	@ 0x30
 8010a1c:	4b1b      	ldr	r3, [pc, #108]	@ (8010a8c <HAL_UART_MspInit+0xf8>)
 8010a1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010a20:	f003 0301 	and.w	r3, r3, #1
 8010a24:	60fb      	str	r3, [r7, #12]
 8010a26:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8010a28:	2380      	movs	r3, #128	@ 0x80
 8010a2a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010a2e:	2302      	movs	r3, #2
 8010a30:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010a34:	2300      	movs	r3, #0
 8010a36:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010a3a:	2303      	movs	r3, #3
 8010a3c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8010a40:	2307      	movs	r3, #7
 8010a42:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8010a46:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8010a4a:	4619      	mov	r1, r3
 8010a4c:	4810      	ldr	r0, [pc, #64]	@ (8010a90 <HAL_UART_MspInit+0xfc>)
 8010a4e:	f000 fad3 	bl	8010ff8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8010a52:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8010a56:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010a5a:	2302      	movs	r3, #2
 8010a5c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010a60:	2300      	movs	r3, #0
 8010a62:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010a66:	2303      	movs	r3, #3
 8010a68:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8010a6c:	2307      	movs	r3, #7
 8010a6e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010a72:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8010a76:	4619      	mov	r1, r3
 8010a78:	4806      	ldr	r0, [pc, #24]	@ (8010a94 <HAL_UART_MspInit+0x100>)
 8010a7a:	f000 fabd 	bl	8010ff8 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8010a7e:	bf00      	nop
 8010a80:	37b0      	adds	r7, #176	@ 0xb0
 8010a82:	46bd      	mov	sp, r7
 8010a84:	bd80      	pop	{r7, pc}
 8010a86:	bf00      	nop
 8010a88:	40011000 	.word	0x40011000
 8010a8c:	40023800 	.word	0x40023800
 8010a90:	40020400 	.word	0x40020400
 8010a94:	40020000 	.word	0x40020000

08010a98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8010a98:	b480      	push	{r7}
 8010a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8010a9c:	bf00      	nop
 8010a9e:	e7fd      	b.n	8010a9c <NMI_Handler+0x4>

08010aa0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8010aa0:	b480      	push	{r7}
 8010aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8010aa4:	bf00      	nop
 8010aa6:	e7fd      	b.n	8010aa4 <HardFault_Handler+0x4>

08010aa8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8010aa8:	b480      	push	{r7}
 8010aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8010aac:	bf00      	nop
 8010aae:	e7fd      	b.n	8010aac <MemManage_Handler+0x4>

08010ab0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8010ab0:	b480      	push	{r7}
 8010ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8010ab4:	bf00      	nop
 8010ab6:	e7fd      	b.n	8010ab4 <BusFault_Handler+0x4>

08010ab8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8010ab8:	b480      	push	{r7}
 8010aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8010abc:	bf00      	nop
 8010abe:	e7fd      	b.n	8010abc <UsageFault_Handler+0x4>

08010ac0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8010ac0:	b480      	push	{r7}
 8010ac2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8010ac4:	bf00      	nop
 8010ac6:	46bd      	mov	sp, r7
 8010ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010acc:	4770      	bx	lr

08010ace <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8010ace:	b480      	push	{r7}
 8010ad0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8010ad2:	bf00      	nop
 8010ad4:	46bd      	mov	sp, r7
 8010ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ada:	4770      	bx	lr

08010adc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8010adc:	b480      	push	{r7}
 8010ade:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8010ae0:	bf00      	nop
 8010ae2:	46bd      	mov	sp, r7
 8010ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ae8:	4770      	bx	lr

08010aea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8010aea:	b580      	push	{r7, lr}
 8010aec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8010aee:	f000 f905 	bl	8010cfc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8010af2:	bf00      	nop
 8010af4:	bd80      	pop	{r7, pc}

08010af6 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8010af6:	b580      	push	{r7, lr}
 8010af8:	b086      	sub	sp, #24
 8010afa:	af00      	add	r7, sp, #0
 8010afc:	60f8      	str	r0, [r7, #12]
 8010afe:	60b9      	str	r1, [r7, #8]
 8010b00:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8010b02:	2300      	movs	r3, #0
 8010b04:	617b      	str	r3, [r7, #20]
 8010b06:	e00a      	b.n	8010b1e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8010b08:	f3af 8000 	nop.w
 8010b0c:	4601      	mov	r1, r0
 8010b0e:	68bb      	ldr	r3, [r7, #8]
 8010b10:	1c5a      	adds	r2, r3, #1
 8010b12:	60ba      	str	r2, [r7, #8]
 8010b14:	b2ca      	uxtb	r2, r1
 8010b16:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8010b18:	697b      	ldr	r3, [r7, #20]
 8010b1a:	3301      	adds	r3, #1
 8010b1c:	617b      	str	r3, [r7, #20]
 8010b1e:	697a      	ldr	r2, [r7, #20]
 8010b20:	687b      	ldr	r3, [r7, #4]
 8010b22:	429a      	cmp	r2, r3
 8010b24:	dbf0      	blt.n	8010b08 <_read+0x12>
  }

  return len;
 8010b26:	687b      	ldr	r3, [r7, #4]
}
 8010b28:	4618      	mov	r0, r3
 8010b2a:	3718      	adds	r7, #24
 8010b2c:	46bd      	mov	sp, r7
 8010b2e:	bd80      	pop	{r7, pc}

08010b30 <_close>:
  }
  return len;
}

int _close(int file)
{
 8010b30:	b480      	push	{r7}
 8010b32:	b083      	sub	sp, #12
 8010b34:	af00      	add	r7, sp, #0
 8010b36:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8010b38:	f04f 33ff 	mov.w	r3, #4294967295
}
 8010b3c:	4618      	mov	r0, r3
 8010b3e:	370c      	adds	r7, #12
 8010b40:	46bd      	mov	sp, r7
 8010b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b46:	4770      	bx	lr

08010b48 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8010b48:	b480      	push	{r7}
 8010b4a:	b083      	sub	sp, #12
 8010b4c:	af00      	add	r7, sp, #0
 8010b4e:	6078      	str	r0, [r7, #4]
 8010b50:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8010b52:	683b      	ldr	r3, [r7, #0]
 8010b54:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8010b58:	605a      	str	r2, [r3, #4]
  return 0;
 8010b5a:	2300      	movs	r3, #0
}
 8010b5c:	4618      	mov	r0, r3
 8010b5e:	370c      	adds	r7, #12
 8010b60:	46bd      	mov	sp, r7
 8010b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b66:	4770      	bx	lr

08010b68 <_isatty>:

int _isatty(int file)
{
 8010b68:	b480      	push	{r7}
 8010b6a:	b083      	sub	sp, #12
 8010b6c:	af00      	add	r7, sp, #0
 8010b6e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8010b70:	2301      	movs	r3, #1
}
 8010b72:	4618      	mov	r0, r3
 8010b74:	370c      	adds	r7, #12
 8010b76:	46bd      	mov	sp, r7
 8010b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b7c:	4770      	bx	lr

08010b7e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8010b7e:	b480      	push	{r7}
 8010b80:	b085      	sub	sp, #20
 8010b82:	af00      	add	r7, sp, #0
 8010b84:	60f8      	str	r0, [r7, #12]
 8010b86:	60b9      	str	r1, [r7, #8]
 8010b88:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8010b8a:	2300      	movs	r3, #0
}
 8010b8c:	4618      	mov	r0, r3
 8010b8e:	3714      	adds	r7, #20
 8010b90:	46bd      	mov	sp, r7
 8010b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b96:	4770      	bx	lr

08010b98 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8010b98:	b580      	push	{r7, lr}
 8010b9a:	b086      	sub	sp, #24
 8010b9c:	af00      	add	r7, sp, #0
 8010b9e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8010ba0:	4a14      	ldr	r2, [pc, #80]	@ (8010bf4 <_sbrk+0x5c>)
 8010ba2:	4b15      	ldr	r3, [pc, #84]	@ (8010bf8 <_sbrk+0x60>)
 8010ba4:	1ad3      	subs	r3, r2, r3
 8010ba6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8010ba8:	697b      	ldr	r3, [r7, #20]
 8010baa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8010bac:	4b13      	ldr	r3, [pc, #76]	@ (8010bfc <_sbrk+0x64>)
 8010bae:	681b      	ldr	r3, [r3, #0]
 8010bb0:	2b00      	cmp	r3, #0
 8010bb2:	d102      	bne.n	8010bba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8010bb4:	4b11      	ldr	r3, [pc, #68]	@ (8010bfc <_sbrk+0x64>)
 8010bb6:	4a12      	ldr	r2, [pc, #72]	@ (8010c00 <_sbrk+0x68>)
 8010bb8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8010bba:	4b10      	ldr	r3, [pc, #64]	@ (8010bfc <_sbrk+0x64>)
 8010bbc:	681a      	ldr	r2, [r3, #0]
 8010bbe:	687b      	ldr	r3, [r7, #4]
 8010bc0:	4413      	add	r3, r2
 8010bc2:	693a      	ldr	r2, [r7, #16]
 8010bc4:	429a      	cmp	r2, r3
 8010bc6:	d207      	bcs.n	8010bd8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8010bc8:	f002 fc2e 	bl	8013428 <__errno>
 8010bcc:	4603      	mov	r3, r0
 8010bce:	220c      	movs	r2, #12
 8010bd0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8010bd2:	f04f 33ff 	mov.w	r3, #4294967295
 8010bd6:	e009      	b.n	8010bec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8010bd8:	4b08      	ldr	r3, [pc, #32]	@ (8010bfc <_sbrk+0x64>)
 8010bda:	681b      	ldr	r3, [r3, #0]
 8010bdc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8010bde:	4b07      	ldr	r3, [pc, #28]	@ (8010bfc <_sbrk+0x64>)
 8010be0:	681a      	ldr	r2, [r3, #0]
 8010be2:	687b      	ldr	r3, [r7, #4]
 8010be4:	4413      	add	r3, r2
 8010be6:	4a05      	ldr	r2, [pc, #20]	@ (8010bfc <_sbrk+0x64>)
 8010be8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8010bea:	68fb      	ldr	r3, [r7, #12]
}
 8010bec:	4618      	mov	r0, r3
 8010bee:	3718      	adds	r7, #24
 8010bf0:	46bd      	mov	sp, r7
 8010bf2:	bd80      	pop	{r7, pc}
 8010bf4:	20050000 	.word	0x20050000
 8010bf8:	00000400 	.word	0x00000400
 8010bfc:	2000012c 	.word	0x2000012c
 8010c00:	20000280 	.word	0x20000280

08010c04 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8010c04:	b480      	push	{r7}
 8010c06:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8010c08:	4b07      	ldr	r3, [pc, #28]	@ (8010c28 <SystemInit+0x24>)
 8010c0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010c0e:	4a06      	ldr	r2, [pc, #24]	@ (8010c28 <SystemInit+0x24>)
 8010c10:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8010c14:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 8010c18:	4b03      	ldr	r3, [pc, #12]	@ (8010c28 <SystemInit+0x24>)
 8010c1a:	4a04      	ldr	r2, [pc, #16]	@ (8010c2c <SystemInit+0x28>)
 8010c1c:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 8010c1e:	bf00      	nop
 8010c20:	46bd      	mov	sp, r7
 8010c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c26:	4770      	bx	lr
 8010c28:	e000ed00 	.word	0xe000ed00
 8010c2c:	08010000 	.word	0x08010000

08010c30 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8010c30:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8010c68 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8010c34:	f7ff ffe6 	bl	8010c04 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8010c38:	480c      	ldr	r0, [pc, #48]	@ (8010c6c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8010c3a:	490d      	ldr	r1, [pc, #52]	@ (8010c70 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8010c3c:	4a0d      	ldr	r2, [pc, #52]	@ (8010c74 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8010c3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8010c40:	e002      	b.n	8010c48 <LoopCopyDataInit>

08010c42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8010c42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8010c44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8010c46:	3304      	adds	r3, #4

08010c48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8010c48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8010c4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8010c4c:	d3f9      	bcc.n	8010c42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8010c4e:	4a0a      	ldr	r2, [pc, #40]	@ (8010c78 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8010c50:	4c0a      	ldr	r4, [pc, #40]	@ (8010c7c <LoopFillZerobss+0x22>)
  movs r3, #0
 8010c52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8010c54:	e001      	b.n	8010c5a <LoopFillZerobss>

08010c56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8010c56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8010c58:	3204      	adds	r2, #4

08010c5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8010c5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8010c5c:	d3fb      	bcc.n	8010c56 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8010c5e:	f002 fbe9 	bl	8013434 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8010c62:	f7ff fcbb 	bl	80105dc <main>
  bx  lr    
 8010c66:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8010c68:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8010c6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8010c70:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8010c74:	08013f44 	.word	0x08013f44
  ldr r2, =_sbss
 8010c78:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8010c7c:	20000280 	.word	0x20000280

08010c80 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8010c80:	e7fe      	b.n	8010c80 <ADC_IRQHandler>

08010c82 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8010c82:	b580      	push	{r7, lr}
 8010c84:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8010c86:	2003      	movs	r0, #3
 8010c88:	f000 f90a 	bl	8010ea0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8010c8c:	200f      	movs	r0, #15
 8010c8e:	f000 f805 	bl	8010c9c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8010c92:	f7ff fe2d 	bl	80108f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8010c96:	2300      	movs	r3, #0
}
 8010c98:	4618      	mov	r0, r3
 8010c9a:	bd80      	pop	{r7, pc}

08010c9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8010c9c:	b580      	push	{r7, lr}
 8010c9e:	b082      	sub	sp, #8
 8010ca0:	af00      	add	r7, sp, #0
 8010ca2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8010ca4:	4b12      	ldr	r3, [pc, #72]	@ (8010cf0 <HAL_InitTick+0x54>)
 8010ca6:	681a      	ldr	r2, [r3, #0]
 8010ca8:	4b12      	ldr	r3, [pc, #72]	@ (8010cf4 <HAL_InitTick+0x58>)
 8010caa:	781b      	ldrb	r3, [r3, #0]
 8010cac:	4619      	mov	r1, r3
 8010cae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8010cb2:	fbb3 f3f1 	udiv	r3, r3, r1
 8010cb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8010cba:	4618      	mov	r0, r3
 8010cbc:	f000 f917 	bl	8010eee <HAL_SYSTICK_Config>
 8010cc0:	4603      	mov	r3, r0
 8010cc2:	2b00      	cmp	r3, #0
 8010cc4:	d001      	beq.n	8010cca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8010cc6:	2301      	movs	r3, #1
 8010cc8:	e00e      	b.n	8010ce8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8010cca:	687b      	ldr	r3, [r7, #4]
 8010ccc:	2b0f      	cmp	r3, #15
 8010cce:	d80a      	bhi.n	8010ce6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8010cd0:	2200      	movs	r2, #0
 8010cd2:	6879      	ldr	r1, [r7, #4]
 8010cd4:	f04f 30ff 	mov.w	r0, #4294967295
 8010cd8:	f000 f8ed 	bl	8010eb6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8010cdc:	4a06      	ldr	r2, [pc, #24]	@ (8010cf8 <HAL_InitTick+0x5c>)
 8010cde:	687b      	ldr	r3, [r7, #4]
 8010ce0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8010ce2:	2300      	movs	r3, #0
 8010ce4:	e000      	b.n	8010ce8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8010ce6:	2301      	movs	r3, #1
}
 8010ce8:	4618      	mov	r0, r3
 8010cea:	3708      	adds	r7, #8
 8010cec:	46bd      	mov	sp, r7
 8010cee:	bd80      	pop	{r7, pc}
 8010cf0:	20000000 	.word	0x20000000
 8010cf4:	20000008 	.word	0x20000008
 8010cf8:	20000004 	.word	0x20000004

08010cfc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8010cfc:	b480      	push	{r7}
 8010cfe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8010d00:	4b06      	ldr	r3, [pc, #24]	@ (8010d1c <HAL_IncTick+0x20>)
 8010d02:	781b      	ldrb	r3, [r3, #0]
 8010d04:	461a      	mov	r2, r3
 8010d06:	4b06      	ldr	r3, [pc, #24]	@ (8010d20 <HAL_IncTick+0x24>)
 8010d08:	681b      	ldr	r3, [r3, #0]
 8010d0a:	4413      	add	r3, r2
 8010d0c:	4a04      	ldr	r2, [pc, #16]	@ (8010d20 <HAL_IncTick+0x24>)
 8010d0e:	6013      	str	r3, [r2, #0]
}
 8010d10:	bf00      	nop
 8010d12:	46bd      	mov	sp, r7
 8010d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d18:	4770      	bx	lr
 8010d1a:	bf00      	nop
 8010d1c:	20000008 	.word	0x20000008
 8010d20:	20000130 	.word	0x20000130

08010d24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8010d24:	b480      	push	{r7}
 8010d26:	af00      	add	r7, sp, #0
  return uwTick;
 8010d28:	4b03      	ldr	r3, [pc, #12]	@ (8010d38 <HAL_GetTick+0x14>)
 8010d2a:	681b      	ldr	r3, [r3, #0]
}
 8010d2c:	4618      	mov	r0, r3
 8010d2e:	46bd      	mov	sp, r7
 8010d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d34:	4770      	bx	lr
 8010d36:	bf00      	nop
 8010d38:	20000130 	.word	0x20000130

08010d3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8010d3c:	b480      	push	{r7}
 8010d3e:	b085      	sub	sp, #20
 8010d40:	af00      	add	r7, sp, #0
 8010d42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8010d44:	687b      	ldr	r3, [r7, #4]
 8010d46:	f003 0307 	and.w	r3, r3, #7
 8010d4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8010d4c:	4b0b      	ldr	r3, [pc, #44]	@ (8010d7c <__NVIC_SetPriorityGrouping+0x40>)
 8010d4e:	68db      	ldr	r3, [r3, #12]
 8010d50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8010d52:	68ba      	ldr	r2, [r7, #8]
 8010d54:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8010d58:	4013      	ands	r3, r2
 8010d5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8010d5c:	68fb      	ldr	r3, [r7, #12]
 8010d5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8010d60:	68bb      	ldr	r3, [r7, #8]
 8010d62:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8010d64:	4b06      	ldr	r3, [pc, #24]	@ (8010d80 <__NVIC_SetPriorityGrouping+0x44>)
 8010d66:	4313      	orrs	r3, r2
 8010d68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8010d6a:	4a04      	ldr	r2, [pc, #16]	@ (8010d7c <__NVIC_SetPriorityGrouping+0x40>)
 8010d6c:	68bb      	ldr	r3, [r7, #8]
 8010d6e:	60d3      	str	r3, [r2, #12]
}
 8010d70:	bf00      	nop
 8010d72:	3714      	adds	r7, #20
 8010d74:	46bd      	mov	sp, r7
 8010d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d7a:	4770      	bx	lr
 8010d7c:	e000ed00 	.word	0xe000ed00
 8010d80:	05fa0000 	.word	0x05fa0000

08010d84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8010d84:	b480      	push	{r7}
 8010d86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8010d88:	4b04      	ldr	r3, [pc, #16]	@ (8010d9c <__NVIC_GetPriorityGrouping+0x18>)
 8010d8a:	68db      	ldr	r3, [r3, #12]
 8010d8c:	0a1b      	lsrs	r3, r3, #8
 8010d8e:	f003 0307 	and.w	r3, r3, #7
}
 8010d92:	4618      	mov	r0, r3
 8010d94:	46bd      	mov	sp, r7
 8010d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d9a:	4770      	bx	lr
 8010d9c:	e000ed00 	.word	0xe000ed00

08010da0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8010da0:	b480      	push	{r7}
 8010da2:	b083      	sub	sp, #12
 8010da4:	af00      	add	r7, sp, #0
 8010da6:	4603      	mov	r3, r0
 8010da8:	6039      	str	r1, [r7, #0]
 8010daa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8010dac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010db0:	2b00      	cmp	r3, #0
 8010db2:	db0a      	blt.n	8010dca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010db4:	683b      	ldr	r3, [r7, #0]
 8010db6:	b2da      	uxtb	r2, r3
 8010db8:	490c      	ldr	r1, [pc, #48]	@ (8010dec <__NVIC_SetPriority+0x4c>)
 8010dba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010dbe:	0112      	lsls	r2, r2, #4
 8010dc0:	b2d2      	uxtb	r2, r2
 8010dc2:	440b      	add	r3, r1
 8010dc4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8010dc8:	e00a      	b.n	8010de0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010dca:	683b      	ldr	r3, [r7, #0]
 8010dcc:	b2da      	uxtb	r2, r3
 8010dce:	4908      	ldr	r1, [pc, #32]	@ (8010df0 <__NVIC_SetPriority+0x50>)
 8010dd0:	79fb      	ldrb	r3, [r7, #7]
 8010dd2:	f003 030f 	and.w	r3, r3, #15
 8010dd6:	3b04      	subs	r3, #4
 8010dd8:	0112      	lsls	r2, r2, #4
 8010dda:	b2d2      	uxtb	r2, r2
 8010ddc:	440b      	add	r3, r1
 8010dde:	761a      	strb	r2, [r3, #24]
}
 8010de0:	bf00      	nop
 8010de2:	370c      	adds	r7, #12
 8010de4:	46bd      	mov	sp, r7
 8010de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dea:	4770      	bx	lr
 8010dec:	e000e100 	.word	0xe000e100
 8010df0:	e000ed00 	.word	0xe000ed00

08010df4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8010df4:	b480      	push	{r7}
 8010df6:	b089      	sub	sp, #36	@ 0x24
 8010df8:	af00      	add	r7, sp, #0
 8010dfa:	60f8      	str	r0, [r7, #12]
 8010dfc:	60b9      	str	r1, [r7, #8]
 8010dfe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8010e00:	68fb      	ldr	r3, [r7, #12]
 8010e02:	f003 0307 	and.w	r3, r3, #7
 8010e06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8010e08:	69fb      	ldr	r3, [r7, #28]
 8010e0a:	f1c3 0307 	rsb	r3, r3, #7
 8010e0e:	2b04      	cmp	r3, #4
 8010e10:	bf28      	it	cs
 8010e12:	2304      	movcs	r3, #4
 8010e14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8010e16:	69fb      	ldr	r3, [r7, #28]
 8010e18:	3304      	adds	r3, #4
 8010e1a:	2b06      	cmp	r3, #6
 8010e1c:	d902      	bls.n	8010e24 <NVIC_EncodePriority+0x30>
 8010e1e:	69fb      	ldr	r3, [r7, #28]
 8010e20:	3b03      	subs	r3, #3
 8010e22:	e000      	b.n	8010e26 <NVIC_EncodePriority+0x32>
 8010e24:	2300      	movs	r3, #0
 8010e26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8010e28:	f04f 32ff 	mov.w	r2, #4294967295
 8010e2c:	69bb      	ldr	r3, [r7, #24]
 8010e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8010e32:	43da      	mvns	r2, r3
 8010e34:	68bb      	ldr	r3, [r7, #8]
 8010e36:	401a      	ands	r2, r3
 8010e38:	697b      	ldr	r3, [r7, #20]
 8010e3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8010e3c:	f04f 31ff 	mov.w	r1, #4294967295
 8010e40:	697b      	ldr	r3, [r7, #20]
 8010e42:	fa01 f303 	lsl.w	r3, r1, r3
 8010e46:	43d9      	mvns	r1, r3
 8010e48:	687b      	ldr	r3, [r7, #4]
 8010e4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8010e4c:	4313      	orrs	r3, r2
         );
}
 8010e4e:	4618      	mov	r0, r3
 8010e50:	3724      	adds	r7, #36	@ 0x24
 8010e52:	46bd      	mov	sp, r7
 8010e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e58:	4770      	bx	lr
	...

08010e5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8010e5c:	b580      	push	{r7, lr}
 8010e5e:	b082      	sub	sp, #8
 8010e60:	af00      	add	r7, sp, #0
 8010e62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8010e64:	687b      	ldr	r3, [r7, #4]
 8010e66:	3b01      	subs	r3, #1
 8010e68:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8010e6c:	d301      	bcc.n	8010e72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8010e6e:	2301      	movs	r3, #1
 8010e70:	e00f      	b.n	8010e92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8010e72:	4a0a      	ldr	r2, [pc, #40]	@ (8010e9c <SysTick_Config+0x40>)
 8010e74:	687b      	ldr	r3, [r7, #4]
 8010e76:	3b01      	subs	r3, #1
 8010e78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8010e7a:	210f      	movs	r1, #15
 8010e7c:	f04f 30ff 	mov.w	r0, #4294967295
 8010e80:	f7ff ff8e 	bl	8010da0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8010e84:	4b05      	ldr	r3, [pc, #20]	@ (8010e9c <SysTick_Config+0x40>)
 8010e86:	2200      	movs	r2, #0
 8010e88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8010e8a:	4b04      	ldr	r3, [pc, #16]	@ (8010e9c <SysTick_Config+0x40>)
 8010e8c:	2207      	movs	r2, #7
 8010e8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8010e90:	2300      	movs	r3, #0
}
 8010e92:	4618      	mov	r0, r3
 8010e94:	3708      	adds	r7, #8
 8010e96:	46bd      	mov	sp, r7
 8010e98:	bd80      	pop	{r7, pc}
 8010e9a:	bf00      	nop
 8010e9c:	e000e010 	.word	0xe000e010

08010ea0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8010ea0:	b580      	push	{r7, lr}
 8010ea2:	b082      	sub	sp, #8
 8010ea4:	af00      	add	r7, sp, #0
 8010ea6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8010ea8:	6878      	ldr	r0, [r7, #4]
 8010eaa:	f7ff ff47 	bl	8010d3c <__NVIC_SetPriorityGrouping>
}
 8010eae:	bf00      	nop
 8010eb0:	3708      	adds	r7, #8
 8010eb2:	46bd      	mov	sp, r7
 8010eb4:	bd80      	pop	{r7, pc}

08010eb6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8010eb6:	b580      	push	{r7, lr}
 8010eb8:	b086      	sub	sp, #24
 8010eba:	af00      	add	r7, sp, #0
 8010ebc:	4603      	mov	r3, r0
 8010ebe:	60b9      	str	r1, [r7, #8]
 8010ec0:	607a      	str	r2, [r7, #4]
 8010ec2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8010ec4:	2300      	movs	r3, #0
 8010ec6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8010ec8:	f7ff ff5c 	bl	8010d84 <__NVIC_GetPriorityGrouping>
 8010ecc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8010ece:	687a      	ldr	r2, [r7, #4]
 8010ed0:	68b9      	ldr	r1, [r7, #8]
 8010ed2:	6978      	ldr	r0, [r7, #20]
 8010ed4:	f7ff ff8e 	bl	8010df4 <NVIC_EncodePriority>
 8010ed8:	4602      	mov	r2, r0
 8010eda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010ede:	4611      	mov	r1, r2
 8010ee0:	4618      	mov	r0, r3
 8010ee2:	f7ff ff5d 	bl	8010da0 <__NVIC_SetPriority>
}
 8010ee6:	bf00      	nop
 8010ee8:	3718      	adds	r7, #24
 8010eea:	46bd      	mov	sp, r7
 8010eec:	bd80      	pop	{r7, pc}

08010eee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8010eee:	b580      	push	{r7, lr}
 8010ef0:	b082      	sub	sp, #8
 8010ef2:	af00      	add	r7, sp, #0
 8010ef4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8010ef6:	6878      	ldr	r0, [r7, #4]
 8010ef8:	f7ff ffb0 	bl	8010e5c <SysTick_Config>
 8010efc:	4603      	mov	r3, r0
}
 8010efe:	4618      	mov	r0, r3
 8010f00:	3708      	adds	r7, #8
 8010f02:	46bd      	mov	sp, r7
 8010f04:	bd80      	pop	{r7, pc}
	...

08010f08 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8010f08:	b480      	push	{r7}
 8010f0a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8010f0c:	f3bf 8f5f 	dmb	sy
}
 8010f10:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8010f12:	4b07      	ldr	r3, [pc, #28]	@ (8010f30 <HAL_MPU_Disable+0x28>)
 8010f14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010f16:	4a06      	ldr	r2, [pc, #24]	@ (8010f30 <HAL_MPU_Disable+0x28>)
 8010f18:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8010f1c:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8010f1e:	4b05      	ldr	r3, [pc, #20]	@ (8010f34 <HAL_MPU_Disable+0x2c>)
 8010f20:	2200      	movs	r2, #0
 8010f22:	605a      	str	r2, [r3, #4]
}
 8010f24:	bf00      	nop
 8010f26:	46bd      	mov	sp, r7
 8010f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f2c:	4770      	bx	lr
 8010f2e:	bf00      	nop
 8010f30:	e000ed00 	.word	0xe000ed00
 8010f34:	e000ed90 	.word	0xe000ed90

08010f38 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8010f38:	b480      	push	{r7}
 8010f3a:	b083      	sub	sp, #12
 8010f3c:	af00      	add	r7, sp, #0
 8010f3e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8010f40:	4a0b      	ldr	r2, [pc, #44]	@ (8010f70 <HAL_MPU_Enable+0x38>)
 8010f42:	687b      	ldr	r3, [r7, #4]
 8010f44:	f043 0301 	orr.w	r3, r3, #1
 8010f48:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8010f4a:	4b0a      	ldr	r3, [pc, #40]	@ (8010f74 <HAL_MPU_Enable+0x3c>)
 8010f4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010f4e:	4a09      	ldr	r2, [pc, #36]	@ (8010f74 <HAL_MPU_Enable+0x3c>)
 8010f50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8010f54:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8010f56:	f3bf 8f4f 	dsb	sy
}
 8010f5a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8010f5c:	f3bf 8f6f 	isb	sy
}
 8010f60:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8010f62:	bf00      	nop
 8010f64:	370c      	adds	r7, #12
 8010f66:	46bd      	mov	sp, r7
 8010f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f6c:	4770      	bx	lr
 8010f6e:	bf00      	nop
 8010f70:	e000ed90 	.word	0xe000ed90
 8010f74:	e000ed00 	.word	0xe000ed00

08010f78 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8010f78:	b480      	push	{r7}
 8010f7a:	b083      	sub	sp, #12
 8010f7c:	af00      	add	r7, sp, #0
 8010f7e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8010f80:	687b      	ldr	r3, [r7, #4]
 8010f82:	785a      	ldrb	r2, [r3, #1]
 8010f84:	4b1b      	ldr	r3, [pc, #108]	@ (8010ff4 <HAL_MPU_ConfigRegion+0x7c>)
 8010f86:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8010f88:	4b1a      	ldr	r3, [pc, #104]	@ (8010ff4 <HAL_MPU_ConfigRegion+0x7c>)
 8010f8a:	691b      	ldr	r3, [r3, #16]
 8010f8c:	4a19      	ldr	r2, [pc, #100]	@ (8010ff4 <HAL_MPU_ConfigRegion+0x7c>)
 8010f8e:	f023 0301 	bic.w	r3, r3, #1
 8010f92:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8010f94:	4a17      	ldr	r2, [pc, #92]	@ (8010ff4 <HAL_MPU_ConfigRegion+0x7c>)
 8010f96:	687b      	ldr	r3, [r7, #4]
 8010f98:	685b      	ldr	r3, [r3, #4]
 8010f9a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8010f9c:	687b      	ldr	r3, [r7, #4]
 8010f9e:	7b1b      	ldrb	r3, [r3, #12]
 8010fa0:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8010fa2:	687b      	ldr	r3, [r7, #4]
 8010fa4:	7adb      	ldrb	r3, [r3, #11]
 8010fa6:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8010fa8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8010faa:	687b      	ldr	r3, [r7, #4]
 8010fac:	7a9b      	ldrb	r3, [r3, #10]
 8010fae:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8010fb0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8010fb2:	687b      	ldr	r3, [r7, #4]
 8010fb4:	7b5b      	ldrb	r3, [r3, #13]
 8010fb6:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8010fb8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8010fba:	687b      	ldr	r3, [r7, #4]
 8010fbc:	7b9b      	ldrb	r3, [r3, #14]
 8010fbe:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8010fc0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8010fc2:	687b      	ldr	r3, [r7, #4]
 8010fc4:	7bdb      	ldrb	r3, [r3, #15]
 8010fc6:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8010fc8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8010fca:	687b      	ldr	r3, [r7, #4]
 8010fcc:	7a5b      	ldrb	r3, [r3, #9]
 8010fce:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8010fd0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8010fd2:	687b      	ldr	r3, [r7, #4]
 8010fd4:	7a1b      	ldrb	r3, [r3, #8]
 8010fd6:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8010fd8:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8010fda:	687a      	ldr	r2, [r7, #4]
 8010fdc:	7812      	ldrb	r2, [r2, #0]
 8010fde:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8010fe0:	4a04      	ldr	r2, [pc, #16]	@ (8010ff4 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8010fe2:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8010fe4:	6113      	str	r3, [r2, #16]
}
 8010fe6:	bf00      	nop
 8010fe8:	370c      	adds	r7, #12
 8010fea:	46bd      	mov	sp, r7
 8010fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ff0:	4770      	bx	lr
 8010ff2:	bf00      	nop
 8010ff4:	e000ed90 	.word	0xe000ed90

08010ff8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8010ff8:	b480      	push	{r7}
 8010ffa:	b089      	sub	sp, #36	@ 0x24
 8010ffc:	af00      	add	r7, sp, #0
 8010ffe:	6078      	str	r0, [r7, #4]
 8011000:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8011002:	2300      	movs	r3, #0
 8011004:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8011006:	2300      	movs	r3, #0
 8011008:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 801100a:	2300      	movs	r3, #0
 801100c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 801100e:	2300      	movs	r3, #0
 8011010:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8011012:	2300      	movs	r3, #0
 8011014:	61fb      	str	r3, [r7, #28]
 8011016:	e175      	b.n	8011304 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8011018:	2201      	movs	r2, #1
 801101a:	69fb      	ldr	r3, [r7, #28]
 801101c:	fa02 f303 	lsl.w	r3, r2, r3
 8011020:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8011022:	683b      	ldr	r3, [r7, #0]
 8011024:	681b      	ldr	r3, [r3, #0]
 8011026:	697a      	ldr	r2, [r7, #20]
 8011028:	4013      	ands	r3, r2
 801102a:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 801102c:	693a      	ldr	r2, [r7, #16]
 801102e:	697b      	ldr	r3, [r7, #20]
 8011030:	429a      	cmp	r2, r3
 8011032:	f040 8164 	bne.w	80112fe <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8011036:	683b      	ldr	r3, [r7, #0]
 8011038:	685b      	ldr	r3, [r3, #4]
 801103a:	f003 0303 	and.w	r3, r3, #3
 801103e:	2b01      	cmp	r3, #1
 8011040:	d005      	beq.n	801104e <HAL_GPIO_Init+0x56>
 8011042:	683b      	ldr	r3, [r7, #0]
 8011044:	685b      	ldr	r3, [r3, #4]
 8011046:	f003 0303 	and.w	r3, r3, #3
 801104a:	2b02      	cmp	r3, #2
 801104c:	d130      	bne.n	80110b0 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 801104e:	687b      	ldr	r3, [r7, #4]
 8011050:	689b      	ldr	r3, [r3, #8]
 8011052:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8011054:	69fb      	ldr	r3, [r7, #28]
 8011056:	005b      	lsls	r3, r3, #1
 8011058:	2203      	movs	r2, #3
 801105a:	fa02 f303 	lsl.w	r3, r2, r3
 801105e:	43db      	mvns	r3, r3
 8011060:	69ba      	ldr	r2, [r7, #24]
 8011062:	4013      	ands	r3, r2
 8011064:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8011066:	683b      	ldr	r3, [r7, #0]
 8011068:	68da      	ldr	r2, [r3, #12]
 801106a:	69fb      	ldr	r3, [r7, #28]
 801106c:	005b      	lsls	r3, r3, #1
 801106e:	fa02 f303 	lsl.w	r3, r2, r3
 8011072:	69ba      	ldr	r2, [r7, #24]
 8011074:	4313      	orrs	r3, r2
 8011076:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8011078:	687b      	ldr	r3, [r7, #4]
 801107a:	69ba      	ldr	r2, [r7, #24]
 801107c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 801107e:	687b      	ldr	r3, [r7, #4]
 8011080:	685b      	ldr	r3, [r3, #4]
 8011082:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8011084:	2201      	movs	r2, #1
 8011086:	69fb      	ldr	r3, [r7, #28]
 8011088:	fa02 f303 	lsl.w	r3, r2, r3
 801108c:	43db      	mvns	r3, r3
 801108e:	69ba      	ldr	r2, [r7, #24]
 8011090:	4013      	ands	r3, r2
 8011092:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8011094:	683b      	ldr	r3, [r7, #0]
 8011096:	685b      	ldr	r3, [r3, #4]
 8011098:	091b      	lsrs	r3, r3, #4
 801109a:	f003 0201 	and.w	r2, r3, #1
 801109e:	69fb      	ldr	r3, [r7, #28]
 80110a0:	fa02 f303 	lsl.w	r3, r2, r3
 80110a4:	69ba      	ldr	r2, [r7, #24]
 80110a6:	4313      	orrs	r3, r2
 80110a8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80110aa:	687b      	ldr	r3, [r7, #4]
 80110ac:	69ba      	ldr	r2, [r7, #24]
 80110ae:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80110b0:	683b      	ldr	r3, [r7, #0]
 80110b2:	685b      	ldr	r3, [r3, #4]
 80110b4:	f003 0303 	and.w	r3, r3, #3
 80110b8:	2b03      	cmp	r3, #3
 80110ba:	d017      	beq.n	80110ec <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80110bc:	687b      	ldr	r3, [r7, #4]
 80110be:	68db      	ldr	r3, [r3, #12]
 80110c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80110c2:	69fb      	ldr	r3, [r7, #28]
 80110c4:	005b      	lsls	r3, r3, #1
 80110c6:	2203      	movs	r2, #3
 80110c8:	fa02 f303 	lsl.w	r3, r2, r3
 80110cc:	43db      	mvns	r3, r3
 80110ce:	69ba      	ldr	r2, [r7, #24]
 80110d0:	4013      	ands	r3, r2
 80110d2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80110d4:	683b      	ldr	r3, [r7, #0]
 80110d6:	689a      	ldr	r2, [r3, #8]
 80110d8:	69fb      	ldr	r3, [r7, #28]
 80110da:	005b      	lsls	r3, r3, #1
 80110dc:	fa02 f303 	lsl.w	r3, r2, r3
 80110e0:	69ba      	ldr	r2, [r7, #24]
 80110e2:	4313      	orrs	r3, r2
 80110e4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80110e6:	687b      	ldr	r3, [r7, #4]
 80110e8:	69ba      	ldr	r2, [r7, #24]
 80110ea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80110ec:	683b      	ldr	r3, [r7, #0]
 80110ee:	685b      	ldr	r3, [r3, #4]
 80110f0:	f003 0303 	and.w	r3, r3, #3
 80110f4:	2b02      	cmp	r3, #2
 80110f6:	d123      	bne.n	8011140 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80110f8:	69fb      	ldr	r3, [r7, #28]
 80110fa:	08da      	lsrs	r2, r3, #3
 80110fc:	687b      	ldr	r3, [r7, #4]
 80110fe:	3208      	adds	r2, #8
 8011100:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011104:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8011106:	69fb      	ldr	r3, [r7, #28]
 8011108:	f003 0307 	and.w	r3, r3, #7
 801110c:	009b      	lsls	r3, r3, #2
 801110e:	220f      	movs	r2, #15
 8011110:	fa02 f303 	lsl.w	r3, r2, r3
 8011114:	43db      	mvns	r3, r3
 8011116:	69ba      	ldr	r2, [r7, #24]
 8011118:	4013      	ands	r3, r2
 801111a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 801111c:	683b      	ldr	r3, [r7, #0]
 801111e:	691a      	ldr	r2, [r3, #16]
 8011120:	69fb      	ldr	r3, [r7, #28]
 8011122:	f003 0307 	and.w	r3, r3, #7
 8011126:	009b      	lsls	r3, r3, #2
 8011128:	fa02 f303 	lsl.w	r3, r2, r3
 801112c:	69ba      	ldr	r2, [r7, #24]
 801112e:	4313      	orrs	r3, r2
 8011130:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8011132:	69fb      	ldr	r3, [r7, #28]
 8011134:	08da      	lsrs	r2, r3, #3
 8011136:	687b      	ldr	r3, [r7, #4]
 8011138:	3208      	adds	r2, #8
 801113a:	69b9      	ldr	r1, [r7, #24]
 801113c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8011140:	687b      	ldr	r3, [r7, #4]
 8011142:	681b      	ldr	r3, [r3, #0]
 8011144:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8011146:	69fb      	ldr	r3, [r7, #28]
 8011148:	005b      	lsls	r3, r3, #1
 801114a:	2203      	movs	r2, #3
 801114c:	fa02 f303 	lsl.w	r3, r2, r3
 8011150:	43db      	mvns	r3, r3
 8011152:	69ba      	ldr	r2, [r7, #24]
 8011154:	4013      	ands	r3, r2
 8011156:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8011158:	683b      	ldr	r3, [r7, #0]
 801115a:	685b      	ldr	r3, [r3, #4]
 801115c:	f003 0203 	and.w	r2, r3, #3
 8011160:	69fb      	ldr	r3, [r7, #28]
 8011162:	005b      	lsls	r3, r3, #1
 8011164:	fa02 f303 	lsl.w	r3, r2, r3
 8011168:	69ba      	ldr	r2, [r7, #24]
 801116a:	4313      	orrs	r3, r2
 801116c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 801116e:	687b      	ldr	r3, [r7, #4]
 8011170:	69ba      	ldr	r2, [r7, #24]
 8011172:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8011174:	683b      	ldr	r3, [r7, #0]
 8011176:	685b      	ldr	r3, [r3, #4]
 8011178:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 801117c:	2b00      	cmp	r3, #0
 801117e:	f000 80be 	beq.w	80112fe <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8011182:	4b66      	ldr	r3, [pc, #408]	@ (801131c <HAL_GPIO_Init+0x324>)
 8011184:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011186:	4a65      	ldr	r2, [pc, #404]	@ (801131c <HAL_GPIO_Init+0x324>)
 8011188:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 801118c:	6453      	str	r3, [r2, #68]	@ 0x44
 801118e:	4b63      	ldr	r3, [pc, #396]	@ (801131c <HAL_GPIO_Init+0x324>)
 8011190:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011192:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011196:	60fb      	str	r3, [r7, #12]
 8011198:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 801119a:	4a61      	ldr	r2, [pc, #388]	@ (8011320 <HAL_GPIO_Init+0x328>)
 801119c:	69fb      	ldr	r3, [r7, #28]
 801119e:	089b      	lsrs	r3, r3, #2
 80111a0:	3302      	adds	r3, #2
 80111a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80111a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80111a8:	69fb      	ldr	r3, [r7, #28]
 80111aa:	f003 0303 	and.w	r3, r3, #3
 80111ae:	009b      	lsls	r3, r3, #2
 80111b0:	220f      	movs	r2, #15
 80111b2:	fa02 f303 	lsl.w	r3, r2, r3
 80111b6:	43db      	mvns	r3, r3
 80111b8:	69ba      	ldr	r2, [r7, #24]
 80111ba:	4013      	ands	r3, r2
 80111bc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80111be:	687b      	ldr	r3, [r7, #4]
 80111c0:	4a58      	ldr	r2, [pc, #352]	@ (8011324 <HAL_GPIO_Init+0x32c>)
 80111c2:	4293      	cmp	r3, r2
 80111c4:	d037      	beq.n	8011236 <HAL_GPIO_Init+0x23e>
 80111c6:	687b      	ldr	r3, [r7, #4]
 80111c8:	4a57      	ldr	r2, [pc, #348]	@ (8011328 <HAL_GPIO_Init+0x330>)
 80111ca:	4293      	cmp	r3, r2
 80111cc:	d031      	beq.n	8011232 <HAL_GPIO_Init+0x23a>
 80111ce:	687b      	ldr	r3, [r7, #4]
 80111d0:	4a56      	ldr	r2, [pc, #344]	@ (801132c <HAL_GPIO_Init+0x334>)
 80111d2:	4293      	cmp	r3, r2
 80111d4:	d02b      	beq.n	801122e <HAL_GPIO_Init+0x236>
 80111d6:	687b      	ldr	r3, [r7, #4]
 80111d8:	4a55      	ldr	r2, [pc, #340]	@ (8011330 <HAL_GPIO_Init+0x338>)
 80111da:	4293      	cmp	r3, r2
 80111dc:	d025      	beq.n	801122a <HAL_GPIO_Init+0x232>
 80111de:	687b      	ldr	r3, [r7, #4]
 80111e0:	4a54      	ldr	r2, [pc, #336]	@ (8011334 <HAL_GPIO_Init+0x33c>)
 80111e2:	4293      	cmp	r3, r2
 80111e4:	d01f      	beq.n	8011226 <HAL_GPIO_Init+0x22e>
 80111e6:	687b      	ldr	r3, [r7, #4]
 80111e8:	4a53      	ldr	r2, [pc, #332]	@ (8011338 <HAL_GPIO_Init+0x340>)
 80111ea:	4293      	cmp	r3, r2
 80111ec:	d019      	beq.n	8011222 <HAL_GPIO_Init+0x22a>
 80111ee:	687b      	ldr	r3, [r7, #4]
 80111f0:	4a52      	ldr	r2, [pc, #328]	@ (801133c <HAL_GPIO_Init+0x344>)
 80111f2:	4293      	cmp	r3, r2
 80111f4:	d013      	beq.n	801121e <HAL_GPIO_Init+0x226>
 80111f6:	687b      	ldr	r3, [r7, #4]
 80111f8:	4a51      	ldr	r2, [pc, #324]	@ (8011340 <HAL_GPIO_Init+0x348>)
 80111fa:	4293      	cmp	r3, r2
 80111fc:	d00d      	beq.n	801121a <HAL_GPIO_Init+0x222>
 80111fe:	687b      	ldr	r3, [r7, #4]
 8011200:	4a50      	ldr	r2, [pc, #320]	@ (8011344 <HAL_GPIO_Init+0x34c>)
 8011202:	4293      	cmp	r3, r2
 8011204:	d007      	beq.n	8011216 <HAL_GPIO_Init+0x21e>
 8011206:	687b      	ldr	r3, [r7, #4]
 8011208:	4a4f      	ldr	r2, [pc, #316]	@ (8011348 <HAL_GPIO_Init+0x350>)
 801120a:	4293      	cmp	r3, r2
 801120c:	d101      	bne.n	8011212 <HAL_GPIO_Init+0x21a>
 801120e:	2309      	movs	r3, #9
 8011210:	e012      	b.n	8011238 <HAL_GPIO_Init+0x240>
 8011212:	230a      	movs	r3, #10
 8011214:	e010      	b.n	8011238 <HAL_GPIO_Init+0x240>
 8011216:	2308      	movs	r3, #8
 8011218:	e00e      	b.n	8011238 <HAL_GPIO_Init+0x240>
 801121a:	2307      	movs	r3, #7
 801121c:	e00c      	b.n	8011238 <HAL_GPIO_Init+0x240>
 801121e:	2306      	movs	r3, #6
 8011220:	e00a      	b.n	8011238 <HAL_GPIO_Init+0x240>
 8011222:	2305      	movs	r3, #5
 8011224:	e008      	b.n	8011238 <HAL_GPIO_Init+0x240>
 8011226:	2304      	movs	r3, #4
 8011228:	e006      	b.n	8011238 <HAL_GPIO_Init+0x240>
 801122a:	2303      	movs	r3, #3
 801122c:	e004      	b.n	8011238 <HAL_GPIO_Init+0x240>
 801122e:	2302      	movs	r3, #2
 8011230:	e002      	b.n	8011238 <HAL_GPIO_Init+0x240>
 8011232:	2301      	movs	r3, #1
 8011234:	e000      	b.n	8011238 <HAL_GPIO_Init+0x240>
 8011236:	2300      	movs	r3, #0
 8011238:	69fa      	ldr	r2, [r7, #28]
 801123a:	f002 0203 	and.w	r2, r2, #3
 801123e:	0092      	lsls	r2, r2, #2
 8011240:	4093      	lsls	r3, r2
 8011242:	69ba      	ldr	r2, [r7, #24]
 8011244:	4313      	orrs	r3, r2
 8011246:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8011248:	4935      	ldr	r1, [pc, #212]	@ (8011320 <HAL_GPIO_Init+0x328>)
 801124a:	69fb      	ldr	r3, [r7, #28]
 801124c:	089b      	lsrs	r3, r3, #2
 801124e:	3302      	adds	r3, #2
 8011250:	69ba      	ldr	r2, [r7, #24]
 8011252:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8011256:	4b3d      	ldr	r3, [pc, #244]	@ (801134c <HAL_GPIO_Init+0x354>)
 8011258:	689b      	ldr	r3, [r3, #8]
 801125a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 801125c:	693b      	ldr	r3, [r7, #16]
 801125e:	43db      	mvns	r3, r3
 8011260:	69ba      	ldr	r2, [r7, #24]
 8011262:	4013      	ands	r3, r2
 8011264:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8011266:	683b      	ldr	r3, [r7, #0]
 8011268:	685b      	ldr	r3, [r3, #4]
 801126a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 801126e:	2b00      	cmp	r3, #0
 8011270:	d003      	beq.n	801127a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8011272:	69ba      	ldr	r2, [r7, #24]
 8011274:	693b      	ldr	r3, [r7, #16]
 8011276:	4313      	orrs	r3, r2
 8011278:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 801127a:	4a34      	ldr	r2, [pc, #208]	@ (801134c <HAL_GPIO_Init+0x354>)
 801127c:	69bb      	ldr	r3, [r7, #24]
 801127e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8011280:	4b32      	ldr	r3, [pc, #200]	@ (801134c <HAL_GPIO_Init+0x354>)
 8011282:	68db      	ldr	r3, [r3, #12]
 8011284:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8011286:	693b      	ldr	r3, [r7, #16]
 8011288:	43db      	mvns	r3, r3
 801128a:	69ba      	ldr	r2, [r7, #24]
 801128c:	4013      	ands	r3, r2
 801128e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8011290:	683b      	ldr	r3, [r7, #0]
 8011292:	685b      	ldr	r3, [r3, #4]
 8011294:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8011298:	2b00      	cmp	r3, #0
 801129a:	d003      	beq.n	80112a4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 801129c:	69ba      	ldr	r2, [r7, #24]
 801129e:	693b      	ldr	r3, [r7, #16]
 80112a0:	4313      	orrs	r3, r2
 80112a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80112a4:	4a29      	ldr	r2, [pc, #164]	@ (801134c <HAL_GPIO_Init+0x354>)
 80112a6:	69bb      	ldr	r3, [r7, #24]
 80112a8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80112aa:	4b28      	ldr	r3, [pc, #160]	@ (801134c <HAL_GPIO_Init+0x354>)
 80112ac:	685b      	ldr	r3, [r3, #4]
 80112ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80112b0:	693b      	ldr	r3, [r7, #16]
 80112b2:	43db      	mvns	r3, r3
 80112b4:	69ba      	ldr	r2, [r7, #24]
 80112b6:	4013      	ands	r3, r2
 80112b8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80112ba:	683b      	ldr	r3, [r7, #0]
 80112bc:	685b      	ldr	r3, [r3, #4]
 80112be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80112c2:	2b00      	cmp	r3, #0
 80112c4:	d003      	beq.n	80112ce <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80112c6:	69ba      	ldr	r2, [r7, #24]
 80112c8:	693b      	ldr	r3, [r7, #16]
 80112ca:	4313      	orrs	r3, r2
 80112cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80112ce:	4a1f      	ldr	r2, [pc, #124]	@ (801134c <HAL_GPIO_Init+0x354>)
 80112d0:	69bb      	ldr	r3, [r7, #24]
 80112d2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80112d4:	4b1d      	ldr	r3, [pc, #116]	@ (801134c <HAL_GPIO_Init+0x354>)
 80112d6:	681b      	ldr	r3, [r3, #0]
 80112d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80112da:	693b      	ldr	r3, [r7, #16]
 80112dc:	43db      	mvns	r3, r3
 80112de:	69ba      	ldr	r2, [r7, #24]
 80112e0:	4013      	ands	r3, r2
 80112e2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80112e4:	683b      	ldr	r3, [r7, #0]
 80112e6:	685b      	ldr	r3, [r3, #4]
 80112e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80112ec:	2b00      	cmp	r3, #0
 80112ee:	d003      	beq.n	80112f8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80112f0:	69ba      	ldr	r2, [r7, #24]
 80112f2:	693b      	ldr	r3, [r7, #16]
 80112f4:	4313      	orrs	r3, r2
 80112f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80112f8:	4a14      	ldr	r2, [pc, #80]	@ (801134c <HAL_GPIO_Init+0x354>)
 80112fa:	69bb      	ldr	r3, [r7, #24]
 80112fc:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 80112fe:	69fb      	ldr	r3, [r7, #28]
 8011300:	3301      	adds	r3, #1
 8011302:	61fb      	str	r3, [r7, #28]
 8011304:	69fb      	ldr	r3, [r7, #28]
 8011306:	2b0f      	cmp	r3, #15
 8011308:	f67f ae86 	bls.w	8011018 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 801130c:	bf00      	nop
 801130e:	bf00      	nop
 8011310:	3724      	adds	r7, #36	@ 0x24
 8011312:	46bd      	mov	sp, r7
 8011314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011318:	4770      	bx	lr
 801131a:	bf00      	nop
 801131c:	40023800 	.word	0x40023800
 8011320:	40013800 	.word	0x40013800
 8011324:	40020000 	.word	0x40020000
 8011328:	40020400 	.word	0x40020400
 801132c:	40020800 	.word	0x40020800
 8011330:	40020c00 	.word	0x40020c00
 8011334:	40021000 	.word	0x40021000
 8011338:	40021400 	.word	0x40021400
 801133c:	40021800 	.word	0x40021800
 8011340:	40021c00 	.word	0x40021c00
 8011344:	40022000 	.word	0x40022000
 8011348:	40022400 	.word	0x40022400
 801134c:	40013c00 	.word	0x40013c00

08011350 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8011350:	b480      	push	{r7}
 8011352:	b083      	sub	sp, #12
 8011354:	af00      	add	r7, sp, #0
 8011356:	6078      	str	r0, [r7, #4]
 8011358:	460b      	mov	r3, r1
 801135a:	807b      	strh	r3, [r7, #2]
 801135c:	4613      	mov	r3, r2
 801135e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8011360:	787b      	ldrb	r3, [r7, #1]
 8011362:	2b00      	cmp	r3, #0
 8011364:	d003      	beq.n	801136e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8011366:	887a      	ldrh	r2, [r7, #2]
 8011368:	687b      	ldr	r3, [r7, #4]
 801136a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 801136c:	e003      	b.n	8011376 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 801136e:	887b      	ldrh	r3, [r7, #2]
 8011370:	041a      	lsls	r2, r3, #16
 8011372:	687b      	ldr	r3, [r7, #4]
 8011374:	619a      	str	r2, [r3, #24]
}
 8011376:	bf00      	nop
 8011378:	370c      	adds	r7, #12
 801137a:	46bd      	mov	sp, r7
 801137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011380:	4770      	bx	lr
	...

08011384 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8011384:	b580      	push	{r7, lr}
 8011386:	b086      	sub	sp, #24
 8011388:	af00      	add	r7, sp, #0
 801138a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 801138c:	2300      	movs	r3, #0
 801138e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8011390:	687b      	ldr	r3, [r7, #4]
 8011392:	2b00      	cmp	r3, #0
 8011394:	d101      	bne.n	801139a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8011396:	2301      	movs	r3, #1
 8011398:	e291      	b.n	80118be <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 801139a:	687b      	ldr	r3, [r7, #4]
 801139c:	681b      	ldr	r3, [r3, #0]
 801139e:	f003 0301 	and.w	r3, r3, #1
 80113a2:	2b00      	cmp	r3, #0
 80113a4:	f000 8087 	beq.w	80114b6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80113a8:	4b96      	ldr	r3, [pc, #600]	@ (8011604 <HAL_RCC_OscConfig+0x280>)
 80113aa:	689b      	ldr	r3, [r3, #8]
 80113ac:	f003 030c 	and.w	r3, r3, #12
 80113b0:	2b04      	cmp	r3, #4
 80113b2:	d00c      	beq.n	80113ce <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80113b4:	4b93      	ldr	r3, [pc, #588]	@ (8011604 <HAL_RCC_OscConfig+0x280>)
 80113b6:	689b      	ldr	r3, [r3, #8]
 80113b8:	f003 030c 	and.w	r3, r3, #12
 80113bc:	2b08      	cmp	r3, #8
 80113be:	d112      	bne.n	80113e6 <HAL_RCC_OscConfig+0x62>
 80113c0:	4b90      	ldr	r3, [pc, #576]	@ (8011604 <HAL_RCC_OscConfig+0x280>)
 80113c2:	685b      	ldr	r3, [r3, #4]
 80113c4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80113c8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80113cc:	d10b      	bne.n	80113e6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80113ce:	4b8d      	ldr	r3, [pc, #564]	@ (8011604 <HAL_RCC_OscConfig+0x280>)
 80113d0:	681b      	ldr	r3, [r3, #0]
 80113d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80113d6:	2b00      	cmp	r3, #0
 80113d8:	d06c      	beq.n	80114b4 <HAL_RCC_OscConfig+0x130>
 80113da:	687b      	ldr	r3, [r7, #4]
 80113dc:	685b      	ldr	r3, [r3, #4]
 80113de:	2b00      	cmp	r3, #0
 80113e0:	d168      	bne.n	80114b4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80113e2:	2301      	movs	r3, #1
 80113e4:	e26b      	b.n	80118be <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80113e6:	687b      	ldr	r3, [r7, #4]
 80113e8:	685b      	ldr	r3, [r3, #4]
 80113ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80113ee:	d106      	bne.n	80113fe <HAL_RCC_OscConfig+0x7a>
 80113f0:	4b84      	ldr	r3, [pc, #528]	@ (8011604 <HAL_RCC_OscConfig+0x280>)
 80113f2:	681b      	ldr	r3, [r3, #0]
 80113f4:	4a83      	ldr	r2, [pc, #524]	@ (8011604 <HAL_RCC_OscConfig+0x280>)
 80113f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80113fa:	6013      	str	r3, [r2, #0]
 80113fc:	e02e      	b.n	801145c <HAL_RCC_OscConfig+0xd8>
 80113fe:	687b      	ldr	r3, [r7, #4]
 8011400:	685b      	ldr	r3, [r3, #4]
 8011402:	2b00      	cmp	r3, #0
 8011404:	d10c      	bne.n	8011420 <HAL_RCC_OscConfig+0x9c>
 8011406:	4b7f      	ldr	r3, [pc, #508]	@ (8011604 <HAL_RCC_OscConfig+0x280>)
 8011408:	681b      	ldr	r3, [r3, #0]
 801140a:	4a7e      	ldr	r2, [pc, #504]	@ (8011604 <HAL_RCC_OscConfig+0x280>)
 801140c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8011410:	6013      	str	r3, [r2, #0]
 8011412:	4b7c      	ldr	r3, [pc, #496]	@ (8011604 <HAL_RCC_OscConfig+0x280>)
 8011414:	681b      	ldr	r3, [r3, #0]
 8011416:	4a7b      	ldr	r2, [pc, #492]	@ (8011604 <HAL_RCC_OscConfig+0x280>)
 8011418:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 801141c:	6013      	str	r3, [r2, #0]
 801141e:	e01d      	b.n	801145c <HAL_RCC_OscConfig+0xd8>
 8011420:	687b      	ldr	r3, [r7, #4]
 8011422:	685b      	ldr	r3, [r3, #4]
 8011424:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8011428:	d10c      	bne.n	8011444 <HAL_RCC_OscConfig+0xc0>
 801142a:	4b76      	ldr	r3, [pc, #472]	@ (8011604 <HAL_RCC_OscConfig+0x280>)
 801142c:	681b      	ldr	r3, [r3, #0]
 801142e:	4a75      	ldr	r2, [pc, #468]	@ (8011604 <HAL_RCC_OscConfig+0x280>)
 8011430:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8011434:	6013      	str	r3, [r2, #0]
 8011436:	4b73      	ldr	r3, [pc, #460]	@ (8011604 <HAL_RCC_OscConfig+0x280>)
 8011438:	681b      	ldr	r3, [r3, #0]
 801143a:	4a72      	ldr	r2, [pc, #456]	@ (8011604 <HAL_RCC_OscConfig+0x280>)
 801143c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8011440:	6013      	str	r3, [r2, #0]
 8011442:	e00b      	b.n	801145c <HAL_RCC_OscConfig+0xd8>
 8011444:	4b6f      	ldr	r3, [pc, #444]	@ (8011604 <HAL_RCC_OscConfig+0x280>)
 8011446:	681b      	ldr	r3, [r3, #0]
 8011448:	4a6e      	ldr	r2, [pc, #440]	@ (8011604 <HAL_RCC_OscConfig+0x280>)
 801144a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 801144e:	6013      	str	r3, [r2, #0]
 8011450:	4b6c      	ldr	r3, [pc, #432]	@ (8011604 <HAL_RCC_OscConfig+0x280>)
 8011452:	681b      	ldr	r3, [r3, #0]
 8011454:	4a6b      	ldr	r2, [pc, #428]	@ (8011604 <HAL_RCC_OscConfig+0x280>)
 8011456:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 801145a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 801145c:	687b      	ldr	r3, [r7, #4]
 801145e:	685b      	ldr	r3, [r3, #4]
 8011460:	2b00      	cmp	r3, #0
 8011462:	d013      	beq.n	801148c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8011464:	f7ff fc5e 	bl	8010d24 <HAL_GetTick>
 8011468:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 801146a:	e008      	b.n	801147e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 801146c:	f7ff fc5a 	bl	8010d24 <HAL_GetTick>
 8011470:	4602      	mov	r2, r0
 8011472:	693b      	ldr	r3, [r7, #16]
 8011474:	1ad3      	subs	r3, r2, r3
 8011476:	2b64      	cmp	r3, #100	@ 0x64
 8011478:	d901      	bls.n	801147e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 801147a:	2303      	movs	r3, #3
 801147c:	e21f      	b.n	80118be <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 801147e:	4b61      	ldr	r3, [pc, #388]	@ (8011604 <HAL_RCC_OscConfig+0x280>)
 8011480:	681b      	ldr	r3, [r3, #0]
 8011482:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8011486:	2b00      	cmp	r3, #0
 8011488:	d0f0      	beq.n	801146c <HAL_RCC_OscConfig+0xe8>
 801148a:	e014      	b.n	80114b6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801148c:	f7ff fc4a 	bl	8010d24 <HAL_GetTick>
 8011490:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8011492:	e008      	b.n	80114a6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8011494:	f7ff fc46 	bl	8010d24 <HAL_GetTick>
 8011498:	4602      	mov	r2, r0
 801149a:	693b      	ldr	r3, [r7, #16]
 801149c:	1ad3      	subs	r3, r2, r3
 801149e:	2b64      	cmp	r3, #100	@ 0x64
 80114a0:	d901      	bls.n	80114a6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80114a2:	2303      	movs	r3, #3
 80114a4:	e20b      	b.n	80118be <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80114a6:	4b57      	ldr	r3, [pc, #348]	@ (8011604 <HAL_RCC_OscConfig+0x280>)
 80114a8:	681b      	ldr	r3, [r3, #0]
 80114aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80114ae:	2b00      	cmp	r3, #0
 80114b0:	d1f0      	bne.n	8011494 <HAL_RCC_OscConfig+0x110>
 80114b2:	e000      	b.n	80114b6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80114b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80114b6:	687b      	ldr	r3, [r7, #4]
 80114b8:	681b      	ldr	r3, [r3, #0]
 80114ba:	f003 0302 	and.w	r3, r3, #2
 80114be:	2b00      	cmp	r3, #0
 80114c0:	d069      	beq.n	8011596 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80114c2:	4b50      	ldr	r3, [pc, #320]	@ (8011604 <HAL_RCC_OscConfig+0x280>)
 80114c4:	689b      	ldr	r3, [r3, #8]
 80114c6:	f003 030c 	and.w	r3, r3, #12
 80114ca:	2b00      	cmp	r3, #0
 80114cc:	d00b      	beq.n	80114e6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80114ce:	4b4d      	ldr	r3, [pc, #308]	@ (8011604 <HAL_RCC_OscConfig+0x280>)
 80114d0:	689b      	ldr	r3, [r3, #8]
 80114d2:	f003 030c 	and.w	r3, r3, #12
 80114d6:	2b08      	cmp	r3, #8
 80114d8:	d11c      	bne.n	8011514 <HAL_RCC_OscConfig+0x190>
 80114da:	4b4a      	ldr	r3, [pc, #296]	@ (8011604 <HAL_RCC_OscConfig+0x280>)
 80114dc:	685b      	ldr	r3, [r3, #4]
 80114de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80114e2:	2b00      	cmp	r3, #0
 80114e4:	d116      	bne.n	8011514 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80114e6:	4b47      	ldr	r3, [pc, #284]	@ (8011604 <HAL_RCC_OscConfig+0x280>)
 80114e8:	681b      	ldr	r3, [r3, #0]
 80114ea:	f003 0302 	and.w	r3, r3, #2
 80114ee:	2b00      	cmp	r3, #0
 80114f0:	d005      	beq.n	80114fe <HAL_RCC_OscConfig+0x17a>
 80114f2:	687b      	ldr	r3, [r7, #4]
 80114f4:	68db      	ldr	r3, [r3, #12]
 80114f6:	2b01      	cmp	r3, #1
 80114f8:	d001      	beq.n	80114fe <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80114fa:	2301      	movs	r3, #1
 80114fc:	e1df      	b.n	80118be <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80114fe:	4b41      	ldr	r3, [pc, #260]	@ (8011604 <HAL_RCC_OscConfig+0x280>)
 8011500:	681b      	ldr	r3, [r3, #0]
 8011502:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8011506:	687b      	ldr	r3, [r7, #4]
 8011508:	691b      	ldr	r3, [r3, #16]
 801150a:	00db      	lsls	r3, r3, #3
 801150c:	493d      	ldr	r1, [pc, #244]	@ (8011604 <HAL_RCC_OscConfig+0x280>)
 801150e:	4313      	orrs	r3, r2
 8011510:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8011512:	e040      	b.n	8011596 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8011514:	687b      	ldr	r3, [r7, #4]
 8011516:	68db      	ldr	r3, [r3, #12]
 8011518:	2b00      	cmp	r3, #0
 801151a:	d023      	beq.n	8011564 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 801151c:	4b39      	ldr	r3, [pc, #228]	@ (8011604 <HAL_RCC_OscConfig+0x280>)
 801151e:	681b      	ldr	r3, [r3, #0]
 8011520:	4a38      	ldr	r2, [pc, #224]	@ (8011604 <HAL_RCC_OscConfig+0x280>)
 8011522:	f043 0301 	orr.w	r3, r3, #1
 8011526:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8011528:	f7ff fbfc 	bl	8010d24 <HAL_GetTick>
 801152c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 801152e:	e008      	b.n	8011542 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8011530:	f7ff fbf8 	bl	8010d24 <HAL_GetTick>
 8011534:	4602      	mov	r2, r0
 8011536:	693b      	ldr	r3, [r7, #16]
 8011538:	1ad3      	subs	r3, r2, r3
 801153a:	2b02      	cmp	r3, #2
 801153c:	d901      	bls.n	8011542 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 801153e:	2303      	movs	r3, #3
 8011540:	e1bd      	b.n	80118be <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8011542:	4b30      	ldr	r3, [pc, #192]	@ (8011604 <HAL_RCC_OscConfig+0x280>)
 8011544:	681b      	ldr	r3, [r3, #0]
 8011546:	f003 0302 	and.w	r3, r3, #2
 801154a:	2b00      	cmp	r3, #0
 801154c:	d0f0      	beq.n	8011530 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 801154e:	4b2d      	ldr	r3, [pc, #180]	@ (8011604 <HAL_RCC_OscConfig+0x280>)
 8011550:	681b      	ldr	r3, [r3, #0]
 8011552:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8011556:	687b      	ldr	r3, [r7, #4]
 8011558:	691b      	ldr	r3, [r3, #16]
 801155a:	00db      	lsls	r3, r3, #3
 801155c:	4929      	ldr	r1, [pc, #164]	@ (8011604 <HAL_RCC_OscConfig+0x280>)
 801155e:	4313      	orrs	r3, r2
 8011560:	600b      	str	r3, [r1, #0]
 8011562:	e018      	b.n	8011596 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8011564:	4b27      	ldr	r3, [pc, #156]	@ (8011604 <HAL_RCC_OscConfig+0x280>)
 8011566:	681b      	ldr	r3, [r3, #0]
 8011568:	4a26      	ldr	r2, [pc, #152]	@ (8011604 <HAL_RCC_OscConfig+0x280>)
 801156a:	f023 0301 	bic.w	r3, r3, #1
 801156e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8011570:	f7ff fbd8 	bl	8010d24 <HAL_GetTick>
 8011574:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8011576:	e008      	b.n	801158a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8011578:	f7ff fbd4 	bl	8010d24 <HAL_GetTick>
 801157c:	4602      	mov	r2, r0
 801157e:	693b      	ldr	r3, [r7, #16]
 8011580:	1ad3      	subs	r3, r2, r3
 8011582:	2b02      	cmp	r3, #2
 8011584:	d901      	bls.n	801158a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8011586:	2303      	movs	r3, #3
 8011588:	e199      	b.n	80118be <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 801158a:	4b1e      	ldr	r3, [pc, #120]	@ (8011604 <HAL_RCC_OscConfig+0x280>)
 801158c:	681b      	ldr	r3, [r3, #0]
 801158e:	f003 0302 	and.w	r3, r3, #2
 8011592:	2b00      	cmp	r3, #0
 8011594:	d1f0      	bne.n	8011578 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8011596:	687b      	ldr	r3, [r7, #4]
 8011598:	681b      	ldr	r3, [r3, #0]
 801159a:	f003 0308 	and.w	r3, r3, #8
 801159e:	2b00      	cmp	r3, #0
 80115a0:	d038      	beq.n	8011614 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80115a2:	687b      	ldr	r3, [r7, #4]
 80115a4:	695b      	ldr	r3, [r3, #20]
 80115a6:	2b00      	cmp	r3, #0
 80115a8:	d019      	beq.n	80115de <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80115aa:	4b16      	ldr	r3, [pc, #88]	@ (8011604 <HAL_RCC_OscConfig+0x280>)
 80115ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80115ae:	4a15      	ldr	r2, [pc, #84]	@ (8011604 <HAL_RCC_OscConfig+0x280>)
 80115b0:	f043 0301 	orr.w	r3, r3, #1
 80115b4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80115b6:	f7ff fbb5 	bl	8010d24 <HAL_GetTick>
 80115ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80115bc:	e008      	b.n	80115d0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80115be:	f7ff fbb1 	bl	8010d24 <HAL_GetTick>
 80115c2:	4602      	mov	r2, r0
 80115c4:	693b      	ldr	r3, [r7, #16]
 80115c6:	1ad3      	subs	r3, r2, r3
 80115c8:	2b02      	cmp	r3, #2
 80115ca:	d901      	bls.n	80115d0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80115cc:	2303      	movs	r3, #3
 80115ce:	e176      	b.n	80118be <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80115d0:	4b0c      	ldr	r3, [pc, #48]	@ (8011604 <HAL_RCC_OscConfig+0x280>)
 80115d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80115d4:	f003 0302 	and.w	r3, r3, #2
 80115d8:	2b00      	cmp	r3, #0
 80115da:	d0f0      	beq.n	80115be <HAL_RCC_OscConfig+0x23a>
 80115dc:	e01a      	b.n	8011614 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80115de:	4b09      	ldr	r3, [pc, #36]	@ (8011604 <HAL_RCC_OscConfig+0x280>)
 80115e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80115e2:	4a08      	ldr	r2, [pc, #32]	@ (8011604 <HAL_RCC_OscConfig+0x280>)
 80115e4:	f023 0301 	bic.w	r3, r3, #1
 80115e8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80115ea:	f7ff fb9b 	bl	8010d24 <HAL_GetTick>
 80115ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80115f0:	e00a      	b.n	8011608 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80115f2:	f7ff fb97 	bl	8010d24 <HAL_GetTick>
 80115f6:	4602      	mov	r2, r0
 80115f8:	693b      	ldr	r3, [r7, #16]
 80115fa:	1ad3      	subs	r3, r2, r3
 80115fc:	2b02      	cmp	r3, #2
 80115fe:	d903      	bls.n	8011608 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8011600:	2303      	movs	r3, #3
 8011602:	e15c      	b.n	80118be <HAL_RCC_OscConfig+0x53a>
 8011604:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8011608:	4b91      	ldr	r3, [pc, #580]	@ (8011850 <HAL_RCC_OscConfig+0x4cc>)
 801160a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801160c:	f003 0302 	and.w	r3, r3, #2
 8011610:	2b00      	cmp	r3, #0
 8011612:	d1ee      	bne.n	80115f2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8011614:	687b      	ldr	r3, [r7, #4]
 8011616:	681b      	ldr	r3, [r3, #0]
 8011618:	f003 0304 	and.w	r3, r3, #4
 801161c:	2b00      	cmp	r3, #0
 801161e:	f000 80a4 	beq.w	801176a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8011622:	4b8b      	ldr	r3, [pc, #556]	@ (8011850 <HAL_RCC_OscConfig+0x4cc>)
 8011624:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011626:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801162a:	2b00      	cmp	r3, #0
 801162c:	d10d      	bne.n	801164a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 801162e:	4b88      	ldr	r3, [pc, #544]	@ (8011850 <HAL_RCC_OscConfig+0x4cc>)
 8011630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011632:	4a87      	ldr	r2, [pc, #540]	@ (8011850 <HAL_RCC_OscConfig+0x4cc>)
 8011634:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8011638:	6413      	str	r3, [r2, #64]	@ 0x40
 801163a:	4b85      	ldr	r3, [pc, #532]	@ (8011850 <HAL_RCC_OscConfig+0x4cc>)
 801163c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801163e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8011642:	60bb      	str	r3, [r7, #8]
 8011644:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8011646:	2301      	movs	r3, #1
 8011648:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 801164a:	4b82      	ldr	r3, [pc, #520]	@ (8011854 <HAL_RCC_OscConfig+0x4d0>)
 801164c:	681b      	ldr	r3, [r3, #0]
 801164e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011652:	2b00      	cmp	r3, #0
 8011654:	d118      	bne.n	8011688 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8011656:	4b7f      	ldr	r3, [pc, #508]	@ (8011854 <HAL_RCC_OscConfig+0x4d0>)
 8011658:	681b      	ldr	r3, [r3, #0]
 801165a:	4a7e      	ldr	r2, [pc, #504]	@ (8011854 <HAL_RCC_OscConfig+0x4d0>)
 801165c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8011660:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8011662:	f7ff fb5f 	bl	8010d24 <HAL_GetTick>
 8011666:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8011668:	e008      	b.n	801167c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 801166a:	f7ff fb5b 	bl	8010d24 <HAL_GetTick>
 801166e:	4602      	mov	r2, r0
 8011670:	693b      	ldr	r3, [r7, #16]
 8011672:	1ad3      	subs	r3, r2, r3
 8011674:	2b64      	cmp	r3, #100	@ 0x64
 8011676:	d901      	bls.n	801167c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8011678:	2303      	movs	r3, #3
 801167a:	e120      	b.n	80118be <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 801167c:	4b75      	ldr	r3, [pc, #468]	@ (8011854 <HAL_RCC_OscConfig+0x4d0>)
 801167e:	681b      	ldr	r3, [r3, #0]
 8011680:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011684:	2b00      	cmp	r3, #0
 8011686:	d0f0      	beq.n	801166a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8011688:	687b      	ldr	r3, [r7, #4]
 801168a:	689b      	ldr	r3, [r3, #8]
 801168c:	2b01      	cmp	r3, #1
 801168e:	d106      	bne.n	801169e <HAL_RCC_OscConfig+0x31a>
 8011690:	4b6f      	ldr	r3, [pc, #444]	@ (8011850 <HAL_RCC_OscConfig+0x4cc>)
 8011692:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011694:	4a6e      	ldr	r2, [pc, #440]	@ (8011850 <HAL_RCC_OscConfig+0x4cc>)
 8011696:	f043 0301 	orr.w	r3, r3, #1
 801169a:	6713      	str	r3, [r2, #112]	@ 0x70
 801169c:	e02d      	b.n	80116fa <HAL_RCC_OscConfig+0x376>
 801169e:	687b      	ldr	r3, [r7, #4]
 80116a0:	689b      	ldr	r3, [r3, #8]
 80116a2:	2b00      	cmp	r3, #0
 80116a4:	d10c      	bne.n	80116c0 <HAL_RCC_OscConfig+0x33c>
 80116a6:	4b6a      	ldr	r3, [pc, #424]	@ (8011850 <HAL_RCC_OscConfig+0x4cc>)
 80116a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80116aa:	4a69      	ldr	r2, [pc, #420]	@ (8011850 <HAL_RCC_OscConfig+0x4cc>)
 80116ac:	f023 0301 	bic.w	r3, r3, #1
 80116b0:	6713      	str	r3, [r2, #112]	@ 0x70
 80116b2:	4b67      	ldr	r3, [pc, #412]	@ (8011850 <HAL_RCC_OscConfig+0x4cc>)
 80116b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80116b6:	4a66      	ldr	r2, [pc, #408]	@ (8011850 <HAL_RCC_OscConfig+0x4cc>)
 80116b8:	f023 0304 	bic.w	r3, r3, #4
 80116bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80116be:	e01c      	b.n	80116fa <HAL_RCC_OscConfig+0x376>
 80116c0:	687b      	ldr	r3, [r7, #4]
 80116c2:	689b      	ldr	r3, [r3, #8]
 80116c4:	2b05      	cmp	r3, #5
 80116c6:	d10c      	bne.n	80116e2 <HAL_RCC_OscConfig+0x35e>
 80116c8:	4b61      	ldr	r3, [pc, #388]	@ (8011850 <HAL_RCC_OscConfig+0x4cc>)
 80116ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80116cc:	4a60      	ldr	r2, [pc, #384]	@ (8011850 <HAL_RCC_OscConfig+0x4cc>)
 80116ce:	f043 0304 	orr.w	r3, r3, #4
 80116d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80116d4:	4b5e      	ldr	r3, [pc, #376]	@ (8011850 <HAL_RCC_OscConfig+0x4cc>)
 80116d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80116d8:	4a5d      	ldr	r2, [pc, #372]	@ (8011850 <HAL_RCC_OscConfig+0x4cc>)
 80116da:	f043 0301 	orr.w	r3, r3, #1
 80116de:	6713      	str	r3, [r2, #112]	@ 0x70
 80116e0:	e00b      	b.n	80116fa <HAL_RCC_OscConfig+0x376>
 80116e2:	4b5b      	ldr	r3, [pc, #364]	@ (8011850 <HAL_RCC_OscConfig+0x4cc>)
 80116e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80116e6:	4a5a      	ldr	r2, [pc, #360]	@ (8011850 <HAL_RCC_OscConfig+0x4cc>)
 80116e8:	f023 0301 	bic.w	r3, r3, #1
 80116ec:	6713      	str	r3, [r2, #112]	@ 0x70
 80116ee:	4b58      	ldr	r3, [pc, #352]	@ (8011850 <HAL_RCC_OscConfig+0x4cc>)
 80116f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80116f2:	4a57      	ldr	r2, [pc, #348]	@ (8011850 <HAL_RCC_OscConfig+0x4cc>)
 80116f4:	f023 0304 	bic.w	r3, r3, #4
 80116f8:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80116fa:	687b      	ldr	r3, [r7, #4]
 80116fc:	689b      	ldr	r3, [r3, #8]
 80116fe:	2b00      	cmp	r3, #0
 8011700:	d015      	beq.n	801172e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8011702:	f7ff fb0f 	bl	8010d24 <HAL_GetTick>
 8011706:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8011708:	e00a      	b.n	8011720 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801170a:	f7ff fb0b 	bl	8010d24 <HAL_GetTick>
 801170e:	4602      	mov	r2, r0
 8011710:	693b      	ldr	r3, [r7, #16]
 8011712:	1ad3      	subs	r3, r2, r3
 8011714:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011718:	4293      	cmp	r3, r2
 801171a:	d901      	bls.n	8011720 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 801171c:	2303      	movs	r3, #3
 801171e:	e0ce      	b.n	80118be <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8011720:	4b4b      	ldr	r3, [pc, #300]	@ (8011850 <HAL_RCC_OscConfig+0x4cc>)
 8011722:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011724:	f003 0302 	and.w	r3, r3, #2
 8011728:	2b00      	cmp	r3, #0
 801172a:	d0ee      	beq.n	801170a <HAL_RCC_OscConfig+0x386>
 801172c:	e014      	b.n	8011758 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801172e:	f7ff faf9 	bl	8010d24 <HAL_GetTick>
 8011732:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8011734:	e00a      	b.n	801174c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8011736:	f7ff faf5 	bl	8010d24 <HAL_GetTick>
 801173a:	4602      	mov	r2, r0
 801173c:	693b      	ldr	r3, [r7, #16]
 801173e:	1ad3      	subs	r3, r2, r3
 8011740:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011744:	4293      	cmp	r3, r2
 8011746:	d901      	bls.n	801174c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8011748:	2303      	movs	r3, #3
 801174a:	e0b8      	b.n	80118be <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 801174c:	4b40      	ldr	r3, [pc, #256]	@ (8011850 <HAL_RCC_OscConfig+0x4cc>)
 801174e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011750:	f003 0302 	and.w	r3, r3, #2
 8011754:	2b00      	cmp	r3, #0
 8011756:	d1ee      	bne.n	8011736 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8011758:	7dfb      	ldrb	r3, [r7, #23]
 801175a:	2b01      	cmp	r3, #1
 801175c:	d105      	bne.n	801176a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 801175e:	4b3c      	ldr	r3, [pc, #240]	@ (8011850 <HAL_RCC_OscConfig+0x4cc>)
 8011760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011762:	4a3b      	ldr	r2, [pc, #236]	@ (8011850 <HAL_RCC_OscConfig+0x4cc>)
 8011764:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8011768:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 801176a:	687b      	ldr	r3, [r7, #4]
 801176c:	699b      	ldr	r3, [r3, #24]
 801176e:	2b00      	cmp	r3, #0
 8011770:	f000 80a4 	beq.w	80118bc <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8011774:	4b36      	ldr	r3, [pc, #216]	@ (8011850 <HAL_RCC_OscConfig+0x4cc>)
 8011776:	689b      	ldr	r3, [r3, #8]
 8011778:	f003 030c 	and.w	r3, r3, #12
 801177c:	2b08      	cmp	r3, #8
 801177e:	d06b      	beq.n	8011858 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8011780:	687b      	ldr	r3, [r7, #4]
 8011782:	699b      	ldr	r3, [r3, #24]
 8011784:	2b02      	cmp	r3, #2
 8011786:	d149      	bne.n	801181c <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8011788:	4b31      	ldr	r3, [pc, #196]	@ (8011850 <HAL_RCC_OscConfig+0x4cc>)
 801178a:	681b      	ldr	r3, [r3, #0]
 801178c:	4a30      	ldr	r2, [pc, #192]	@ (8011850 <HAL_RCC_OscConfig+0x4cc>)
 801178e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8011792:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8011794:	f7ff fac6 	bl	8010d24 <HAL_GetTick>
 8011798:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 801179a:	e008      	b.n	80117ae <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 801179c:	f7ff fac2 	bl	8010d24 <HAL_GetTick>
 80117a0:	4602      	mov	r2, r0
 80117a2:	693b      	ldr	r3, [r7, #16]
 80117a4:	1ad3      	subs	r3, r2, r3
 80117a6:	2b02      	cmp	r3, #2
 80117a8:	d901      	bls.n	80117ae <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80117aa:	2303      	movs	r3, #3
 80117ac:	e087      	b.n	80118be <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80117ae:	4b28      	ldr	r3, [pc, #160]	@ (8011850 <HAL_RCC_OscConfig+0x4cc>)
 80117b0:	681b      	ldr	r3, [r3, #0]
 80117b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80117b6:	2b00      	cmp	r3, #0
 80117b8:	d1f0      	bne.n	801179c <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80117ba:	687b      	ldr	r3, [r7, #4]
 80117bc:	69da      	ldr	r2, [r3, #28]
 80117be:	687b      	ldr	r3, [r7, #4]
 80117c0:	6a1b      	ldr	r3, [r3, #32]
 80117c2:	431a      	orrs	r2, r3
 80117c4:	687b      	ldr	r3, [r7, #4]
 80117c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80117c8:	019b      	lsls	r3, r3, #6
 80117ca:	431a      	orrs	r2, r3
 80117cc:	687b      	ldr	r3, [r7, #4]
 80117ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80117d0:	085b      	lsrs	r3, r3, #1
 80117d2:	3b01      	subs	r3, #1
 80117d4:	041b      	lsls	r3, r3, #16
 80117d6:	431a      	orrs	r2, r3
 80117d8:	687b      	ldr	r3, [r7, #4]
 80117da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80117dc:	061b      	lsls	r3, r3, #24
 80117de:	4313      	orrs	r3, r2
 80117e0:	4a1b      	ldr	r2, [pc, #108]	@ (8011850 <HAL_RCC_OscConfig+0x4cc>)
 80117e2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80117e6:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80117e8:	4b19      	ldr	r3, [pc, #100]	@ (8011850 <HAL_RCC_OscConfig+0x4cc>)
 80117ea:	681b      	ldr	r3, [r3, #0]
 80117ec:	4a18      	ldr	r2, [pc, #96]	@ (8011850 <HAL_RCC_OscConfig+0x4cc>)
 80117ee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80117f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80117f4:	f7ff fa96 	bl	8010d24 <HAL_GetTick>
 80117f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80117fa:	e008      	b.n	801180e <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80117fc:	f7ff fa92 	bl	8010d24 <HAL_GetTick>
 8011800:	4602      	mov	r2, r0
 8011802:	693b      	ldr	r3, [r7, #16]
 8011804:	1ad3      	subs	r3, r2, r3
 8011806:	2b02      	cmp	r3, #2
 8011808:	d901      	bls.n	801180e <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 801180a:	2303      	movs	r3, #3
 801180c:	e057      	b.n	80118be <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 801180e:	4b10      	ldr	r3, [pc, #64]	@ (8011850 <HAL_RCC_OscConfig+0x4cc>)
 8011810:	681b      	ldr	r3, [r3, #0]
 8011812:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8011816:	2b00      	cmp	r3, #0
 8011818:	d0f0      	beq.n	80117fc <HAL_RCC_OscConfig+0x478>
 801181a:	e04f      	b.n	80118bc <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 801181c:	4b0c      	ldr	r3, [pc, #48]	@ (8011850 <HAL_RCC_OscConfig+0x4cc>)
 801181e:	681b      	ldr	r3, [r3, #0]
 8011820:	4a0b      	ldr	r2, [pc, #44]	@ (8011850 <HAL_RCC_OscConfig+0x4cc>)
 8011822:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8011826:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8011828:	f7ff fa7c 	bl	8010d24 <HAL_GetTick>
 801182c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 801182e:	e008      	b.n	8011842 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8011830:	f7ff fa78 	bl	8010d24 <HAL_GetTick>
 8011834:	4602      	mov	r2, r0
 8011836:	693b      	ldr	r3, [r7, #16]
 8011838:	1ad3      	subs	r3, r2, r3
 801183a:	2b02      	cmp	r3, #2
 801183c:	d901      	bls.n	8011842 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 801183e:	2303      	movs	r3, #3
 8011840:	e03d      	b.n	80118be <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8011842:	4b03      	ldr	r3, [pc, #12]	@ (8011850 <HAL_RCC_OscConfig+0x4cc>)
 8011844:	681b      	ldr	r3, [r3, #0]
 8011846:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801184a:	2b00      	cmp	r3, #0
 801184c:	d1f0      	bne.n	8011830 <HAL_RCC_OscConfig+0x4ac>
 801184e:	e035      	b.n	80118bc <HAL_RCC_OscConfig+0x538>
 8011850:	40023800 	.word	0x40023800
 8011854:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8011858:	4b1b      	ldr	r3, [pc, #108]	@ (80118c8 <HAL_RCC_OscConfig+0x544>)
 801185a:	685b      	ldr	r3, [r3, #4]
 801185c:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 801185e:	687b      	ldr	r3, [r7, #4]
 8011860:	699b      	ldr	r3, [r3, #24]
 8011862:	2b01      	cmp	r3, #1
 8011864:	d028      	beq.n	80118b8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8011866:	68fb      	ldr	r3, [r7, #12]
 8011868:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 801186c:	687b      	ldr	r3, [r7, #4]
 801186e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8011870:	429a      	cmp	r2, r3
 8011872:	d121      	bne.n	80118b8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8011874:	68fb      	ldr	r3, [r7, #12]
 8011876:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 801187a:	687b      	ldr	r3, [r7, #4]
 801187c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 801187e:	429a      	cmp	r2, r3
 8011880:	d11a      	bne.n	80118b8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8011882:	68fa      	ldr	r2, [r7, #12]
 8011884:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8011888:	4013      	ands	r3, r2
 801188a:	687a      	ldr	r2, [r7, #4]
 801188c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 801188e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8011890:	4293      	cmp	r3, r2
 8011892:	d111      	bne.n	80118b8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8011894:	68fb      	ldr	r3, [r7, #12]
 8011896:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 801189a:	687b      	ldr	r3, [r7, #4]
 801189c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801189e:	085b      	lsrs	r3, r3, #1
 80118a0:	3b01      	subs	r3, #1
 80118a2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80118a4:	429a      	cmp	r2, r3
 80118a6:	d107      	bne.n	80118b8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80118a8:	68fb      	ldr	r3, [r7, #12]
 80118aa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80118ae:	687b      	ldr	r3, [r7, #4]
 80118b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80118b2:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80118b4:	429a      	cmp	r2, r3
 80118b6:	d001      	beq.n	80118bc <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80118b8:	2301      	movs	r3, #1
 80118ba:	e000      	b.n	80118be <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80118bc:	2300      	movs	r3, #0
}
 80118be:	4618      	mov	r0, r3
 80118c0:	3718      	adds	r7, #24
 80118c2:	46bd      	mov	sp, r7
 80118c4:	bd80      	pop	{r7, pc}
 80118c6:	bf00      	nop
 80118c8:	40023800 	.word	0x40023800

080118cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80118cc:	b580      	push	{r7, lr}
 80118ce:	b084      	sub	sp, #16
 80118d0:	af00      	add	r7, sp, #0
 80118d2:	6078      	str	r0, [r7, #4]
 80118d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80118d6:	2300      	movs	r3, #0
 80118d8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80118da:	687b      	ldr	r3, [r7, #4]
 80118dc:	2b00      	cmp	r3, #0
 80118de:	d101      	bne.n	80118e4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80118e0:	2301      	movs	r3, #1
 80118e2:	e0d0      	b.n	8011a86 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80118e4:	4b6a      	ldr	r3, [pc, #424]	@ (8011a90 <HAL_RCC_ClockConfig+0x1c4>)
 80118e6:	681b      	ldr	r3, [r3, #0]
 80118e8:	f003 030f 	and.w	r3, r3, #15
 80118ec:	683a      	ldr	r2, [r7, #0]
 80118ee:	429a      	cmp	r2, r3
 80118f0:	d910      	bls.n	8011914 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80118f2:	4b67      	ldr	r3, [pc, #412]	@ (8011a90 <HAL_RCC_ClockConfig+0x1c4>)
 80118f4:	681b      	ldr	r3, [r3, #0]
 80118f6:	f023 020f 	bic.w	r2, r3, #15
 80118fa:	4965      	ldr	r1, [pc, #404]	@ (8011a90 <HAL_RCC_ClockConfig+0x1c4>)
 80118fc:	683b      	ldr	r3, [r7, #0]
 80118fe:	4313      	orrs	r3, r2
 8011900:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8011902:	4b63      	ldr	r3, [pc, #396]	@ (8011a90 <HAL_RCC_ClockConfig+0x1c4>)
 8011904:	681b      	ldr	r3, [r3, #0]
 8011906:	f003 030f 	and.w	r3, r3, #15
 801190a:	683a      	ldr	r2, [r7, #0]
 801190c:	429a      	cmp	r2, r3
 801190e:	d001      	beq.n	8011914 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8011910:	2301      	movs	r3, #1
 8011912:	e0b8      	b.n	8011a86 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8011914:	687b      	ldr	r3, [r7, #4]
 8011916:	681b      	ldr	r3, [r3, #0]
 8011918:	f003 0302 	and.w	r3, r3, #2
 801191c:	2b00      	cmp	r3, #0
 801191e:	d020      	beq.n	8011962 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8011920:	687b      	ldr	r3, [r7, #4]
 8011922:	681b      	ldr	r3, [r3, #0]
 8011924:	f003 0304 	and.w	r3, r3, #4
 8011928:	2b00      	cmp	r3, #0
 801192a:	d005      	beq.n	8011938 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 801192c:	4b59      	ldr	r3, [pc, #356]	@ (8011a94 <HAL_RCC_ClockConfig+0x1c8>)
 801192e:	689b      	ldr	r3, [r3, #8]
 8011930:	4a58      	ldr	r2, [pc, #352]	@ (8011a94 <HAL_RCC_ClockConfig+0x1c8>)
 8011932:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8011936:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8011938:	687b      	ldr	r3, [r7, #4]
 801193a:	681b      	ldr	r3, [r3, #0]
 801193c:	f003 0308 	and.w	r3, r3, #8
 8011940:	2b00      	cmp	r3, #0
 8011942:	d005      	beq.n	8011950 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8011944:	4b53      	ldr	r3, [pc, #332]	@ (8011a94 <HAL_RCC_ClockConfig+0x1c8>)
 8011946:	689b      	ldr	r3, [r3, #8]
 8011948:	4a52      	ldr	r2, [pc, #328]	@ (8011a94 <HAL_RCC_ClockConfig+0x1c8>)
 801194a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 801194e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8011950:	4b50      	ldr	r3, [pc, #320]	@ (8011a94 <HAL_RCC_ClockConfig+0x1c8>)
 8011952:	689b      	ldr	r3, [r3, #8]
 8011954:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8011958:	687b      	ldr	r3, [r7, #4]
 801195a:	689b      	ldr	r3, [r3, #8]
 801195c:	494d      	ldr	r1, [pc, #308]	@ (8011a94 <HAL_RCC_ClockConfig+0x1c8>)
 801195e:	4313      	orrs	r3, r2
 8011960:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8011962:	687b      	ldr	r3, [r7, #4]
 8011964:	681b      	ldr	r3, [r3, #0]
 8011966:	f003 0301 	and.w	r3, r3, #1
 801196a:	2b00      	cmp	r3, #0
 801196c:	d040      	beq.n	80119f0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 801196e:	687b      	ldr	r3, [r7, #4]
 8011970:	685b      	ldr	r3, [r3, #4]
 8011972:	2b01      	cmp	r3, #1
 8011974:	d107      	bne.n	8011986 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8011976:	4b47      	ldr	r3, [pc, #284]	@ (8011a94 <HAL_RCC_ClockConfig+0x1c8>)
 8011978:	681b      	ldr	r3, [r3, #0]
 801197a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801197e:	2b00      	cmp	r3, #0
 8011980:	d115      	bne.n	80119ae <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8011982:	2301      	movs	r3, #1
 8011984:	e07f      	b.n	8011a86 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8011986:	687b      	ldr	r3, [r7, #4]
 8011988:	685b      	ldr	r3, [r3, #4]
 801198a:	2b02      	cmp	r3, #2
 801198c:	d107      	bne.n	801199e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 801198e:	4b41      	ldr	r3, [pc, #260]	@ (8011a94 <HAL_RCC_ClockConfig+0x1c8>)
 8011990:	681b      	ldr	r3, [r3, #0]
 8011992:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8011996:	2b00      	cmp	r3, #0
 8011998:	d109      	bne.n	80119ae <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 801199a:	2301      	movs	r3, #1
 801199c:	e073      	b.n	8011a86 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 801199e:	4b3d      	ldr	r3, [pc, #244]	@ (8011a94 <HAL_RCC_ClockConfig+0x1c8>)
 80119a0:	681b      	ldr	r3, [r3, #0]
 80119a2:	f003 0302 	and.w	r3, r3, #2
 80119a6:	2b00      	cmp	r3, #0
 80119a8:	d101      	bne.n	80119ae <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80119aa:	2301      	movs	r3, #1
 80119ac:	e06b      	b.n	8011a86 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80119ae:	4b39      	ldr	r3, [pc, #228]	@ (8011a94 <HAL_RCC_ClockConfig+0x1c8>)
 80119b0:	689b      	ldr	r3, [r3, #8]
 80119b2:	f023 0203 	bic.w	r2, r3, #3
 80119b6:	687b      	ldr	r3, [r7, #4]
 80119b8:	685b      	ldr	r3, [r3, #4]
 80119ba:	4936      	ldr	r1, [pc, #216]	@ (8011a94 <HAL_RCC_ClockConfig+0x1c8>)
 80119bc:	4313      	orrs	r3, r2
 80119be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80119c0:	f7ff f9b0 	bl	8010d24 <HAL_GetTick>
 80119c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80119c6:	e00a      	b.n	80119de <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80119c8:	f7ff f9ac 	bl	8010d24 <HAL_GetTick>
 80119cc:	4602      	mov	r2, r0
 80119ce:	68fb      	ldr	r3, [r7, #12]
 80119d0:	1ad3      	subs	r3, r2, r3
 80119d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80119d6:	4293      	cmp	r3, r2
 80119d8:	d901      	bls.n	80119de <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80119da:	2303      	movs	r3, #3
 80119dc:	e053      	b.n	8011a86 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80119de:	4b2d      	ldr	r3, [pc, #180]	@ (8011a94 <HAL_RCC_ClockConfig+0x1c8>)
 80119e0:	689b      	ldr	r3, [r3, #8]
 80119e2:	f003 020c 	and.w	r2, r3, #12
 80119e6:	687b      	ldr	r3, [r7, #4]
 80119e8:	685b      	ldr	r3, [r3, #4]
 80119ea:	009b      	lsls	r3, r3, #2
 80119ec:	429a      	cmp	r2, r3
 80119ee:	d1eb      	bne.n	80119c8 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80119f0:	4b27      	ldr	r3, [pc, #156]	@ (8011a90 <HAL_RCC_ClockConfig+0x1c4>)
 80119f2:	681b      	ldr	r3, [r3, #0]
 80119f4:	f003 030f 	and.w	r3, r3, #15
 80119f8:	683a      	ldr	r2, [r7, #0]
 80119fa:	429a      	cmp	r2, r3
 80119fc:	d210      	bcs.n	8011a20 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80119fe:	4b24      	ldr	r3, [pc, #144]	@ (8011a90 <HAL_RCC_ClockConfig+0x1c4>)
 8011a00:	681b      	ldr	r3, [r3, #0]
 8011a02:	f023 020f 	bic.w	r2, r3, #15
 8011a06:	4922      	ldr	r1, [pc, #136]	@ (8011a90 <HAL_RCC_ClockConfig+0x1c4>)
 8011a08:	683b      	ldr	r3, [r7, #0]
 8011a0a:	4313      	orrs	r3, r2
 8011a0c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8011a0e:	4b20      	ldr	r3, [pc, #128]	@ (8011a90 <HAL_RCC_ClockConfig+0x1c4>)
 8011a10:	681b      	ldr	r3, [r3, #0]
 8011a12:	f003 030f 	and.w	r3, r3, #15
 8011a16:	683a      	ldr	r2, [r7, #0]
 8011a18:	429a      	cmp	r2, r3
 8011a1a:	d001      	beq.n	8011a20 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8011a1c:	2301      	movs	r3, #1
 8011a1e:	e032      	b.n	8011a86 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8011a20:	687b      	ldr	r3, [r7, #4]
 8011a22:	681b      	ldr	r3, [r3, #0]
 8011a24:	f003 0304 	and.w	r3, r3, #4
 8011a28:	2b00      	cmp	r3, #0
 8011a2a:	d008      	beq.n	8011a3e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8011a2c:	4b19      	ldr	r3, [pc, #100]	@ (8011a94 <HAL_RCC_ClockConfig+0x1c8>)
 8011a2e:	689b      	ldr	r3, [r3, #8]
 8011a30:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8011a34:	687b      	ldr	r3, [r7, #4]
 8011a36:	68db      	ldr	r3, [r3, #12]
 8011a38:	4916      	ldr	r1, [pc, #88]	@ (8011a94 <HAL_RCC_ClockConfig+0x1c8>)
 8011a3a:	4313      	orrs	r3, r2
 8011a3c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8011a3e:	687b      	ldr	r3, [r7, #4]
 8011a40:	681b      	ldr	r3, [r3, #0]
 8011a42:	f003 0308 	and.w	r3, r3, #8
 8011a46:	2b00      	cmp	r3, #0
 8011a48:	d009      	beq.n	8011a5e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8011a4a:	4b12      	ldr	r3, [pc, #72]	@ (8011a94 <HAL_RCC_ClockConfig+0x1c8>)
 8011a4c:	689b      	ldr	r3, [r3, #8]
 8011a4e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8011a52:	687b      	ldr	r3, [r7, #4]
 8011a54:	691b      	ldr	r3, [r3, #16]
 8011a56:	00db      	lsls	r3, r3, #3
 8011a58:	490e      	ldr	r1, [pc, #56]	@ (8011a94 <HAL_RCC_ClockConfig+0x1c8>)
 8011a5a:	4313      	orrs	r3, r2
 8011a5c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8011a5e:	f000 f821 	bl	8011aa4 <HAL_RCC_GetSysClockFreq>
 8011a62:	4602      	mov	r2, r0
 8011a64:	4b0b      	ldr	r3, [pc, #44]	@ (8011a94 <HAL_RCC_ClockConfig+0x1c8>)
 8011a66:	689b      	ldr	r3, [r3, #8]
 8011a68:	091b      	lsrs	r3, r3, #4
 8011a6a:	f003 030f 	and.w	r3, r3, #15
 8011a6e:	490a      	ldr	r1, [pc, #40]	@ (8011a98 <HAL_RCC_ClockConfig+0x1cc>)
 8011a70:	5ccb      	ldrb	r3, [r1, r3]
 8011a72:	fa22 f303 	lsr.w	r3, r2, r3
 8011a76:	4a09      	ldr	r2, [pc, #36]	@ (8011a9c <HAL_RCC_ClockConfig+0x1d0>)
 8011a78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8011a7a:	4b09      	ldr	r3, [pc, #36]	@ (8011aa0 <HAL_RCC_ClockConfig+0x1d4>)
 8011a7c:	681b      	ldr	r3, [r3, #0]
 8011a7e:	4618      	mov	r0, r3
 8011a80:	f7ff f90c 	bl	8010c9c <HAL_InitTick>

  return HAL_OK;
 8011a84:	2300      	movs	r3, #0
}
 8011a86:	4618      	mov	r0, r3
 8011a88:	3710      	adds	r7, #16
 8011a8a:	46bd      	mov	sp, r7
 8011a8c:	bd80      	pop	{r7, pc}
 8011a8e:	bf00      	nop
 8011a90:	40023c00 	.word	0x40023c00
 8011a94:	40023800 	.word	0x40023800
 8011a98:	08013ee8 	.word	0x08013ee8
 8011a9c:	20000000 	.word	0x20000000
 8011aa0:	20000004 	.word	0x20000004

08011aa4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8011aa4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8011aa8:	b090      	sub	sp, #64	@ 0x40
 8011aaa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8011aac:	2300      	movs	r3, #0
 8011aae:	637b      	str	r3, [r7, #52]	@ 0x34
 8011ab0:	2300      	movs	r3, #0
 8011ab2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011ab4:	2300      	movs	r3, #0
 8011ab6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8011ab8:	2300      	movs	r3, #0
 8011aba:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8011abc:	4b59      	ldr	r3, [pc, #356]	@ (8011c24 <HAL_RCC_GetSysClockFreq+0x180>)
 8011abe:	689b      	ldr	r3, [r3, #8]
 8011ac0:	f003 030c 	and.w	r3, r3, #12
 8011ac4:	2b08      	cmp	r3, #8
 8011ac6:	d00d      	beq.n	8011ae4 <HAL_RCC_GetSysClockFreq+0x40>
 8011ac8:	2b08      	cmp	r3, #8
 8011aca:	f200 80a1 	bhi.w	8011c10 <HAL_RCC_GetSysClockFreq+0x16c>
 8011ace:	2b00      	cmp	r3, #0
 8011ad0:	d002      	beq.n	8011ad8 <HAL_RCC_GetSysClockFreq+0x34>
 8011ad2:	2b04      	cmp	r3, #4
 8011ad4:	d003      	beq.n	8011ade <HAL_RCC_GetSysClockFreq+0x3a>
 8011ad6:	e09b      	b.n	8011c10 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8011ad8:	4b53      	ldr	r3, [pc, #332]	@ (8011c28 <HAL_RCC_GetSysClockFreq+0x184>)
 8011ada:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8011adc:	e09b      	b.n	8011c16 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8011ade:	4b53      	ldr	r3, [pc, #332]	@ (8011c2c <HAL_RCC_GetSysClockFreq+0x188>)
 8011ae0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8011ae2:	e098      	b.n	8011c16 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8011ae4:	4b4f      	ldr	r3, [pc, #316]	@ (8011c24 <HAL_RCC_GetSysClockFreq+0x180>)
 8011ae6:	685b      	ldr	r3, [r3, #4]
 8011ae8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8011aec:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8011aee:	4b4d      	ldr	r3, [pc, #308]	@ (8011c24 <HAL_RCC_GetSysClockFreq+0x180>)
 8011af0:	685b      	ldr	r3, [r3, #4]
 8011af2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8011af6:	2b00      	cmp	r3, #0
 8011af8:	d028      	beq.n	8011b4c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8011afa:	4b4a      	ldr	r3, [pc, #296]	@ (8011c24 <HAL_RCC_GetSysClockFreq+0x180>)
 8011afc:	685b      	ldr	r3, [r3, #4]
 8011afe:	099b      	lsrs	r3, r3, #6
 8011b00:	2200      	movs	r2, #0
 8011b02:	623b      	str	r3, [r7, #32]
 8011b04:	627a      	str	r2, [r7, #36]	@ 0x24
 8011b06:	6a3b      	ldr	r3, [r7, #32]
 8011b08:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8011b0c:	2100      	movs	r1, #0
 8011b0e:	4b47      	ldr	r3, [pc, #284]	@ (8011c2c <HAL_RCC_GetSysClockFreq+0x188>)
 8011b10:	fb03 f201 	mul.w	r2, r3, r1
 8011b14:	2300      	movs	r3, #0
 8011b16:	fb00 f303 	mul.w	r3, r0, r3
 8011b1a:	4413      	add	r3, r2
 8011b1c:	4a43      	ldr	r2, [pc, #268]	@ (8011c2c <HAL_RCC_GetSysClockFreq+0x188>)
 8011b1e:	fba0 1202 	umull	r1, r2, r0, r2
 8011b22:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8011b24:	460a      	mov	r2, r1
 8011b26:	62ba      	str	r2, [r7, #40]	@ 0x28
 8011b28:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011b2a:	4413      	add	r3, r2
 8011b2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011b2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011b30:	2200      	movs	r2, #0
 8011b32:	61bb      	str	r3, [r7, #24]
 8011b34:	61fa      	str	r2, [r7, #28]
 8011b36:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8011b3a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8011b3e:	f7fe fbb7 	bl	80102b0 <__aeabi_uldivmod>
 8011b42:	4602      	mov	r2, r0
 8011b44:	460b      	mov	r3, r1
 8011b46:	4613      	mov	r3, r2
 8011b48:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011b4a:	e053      	b.n	8011bf4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8011b4c:	4b35      	ldr	r3, [pc, #212]	@ (8011c24 <HAL_RCC_GetSysClockFreq+0x180>)
 8011b4e:	685b      	ldr	r3, [r3, #4]
 8011b50:	099b      	lsrs	r3, r3, #6
 8011b52:	2200      	movs	r2, #0
 8011b54:	613b      	str	r3, [r7, #16]
 8011b56:	617a      	str	r2, [r7, #20]
 8011b58:	693b      	ldr	r3, [r7, #16]
 8011b5a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8011b5e:	f04f 0b00 	mov.w	fp, #0
 8011b62:	4652      	mov	r2, sl
 8011b64:	465b      	mov	r3, fp
 8011b66:	f04f 0000 	mov.w	r0, #0
 8011b6a:	f04f 0100 	mov.w	r1, #0
 8011b6e:	0159      	lsls	r1, r3, #5
 8011b70:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8011b74:	0150      	lsls	r0, r2, #5
 8011b76:	4602      	mov	r2, r0
 8011b78:	460b      	mov	r3, r1
 8011b7a:	ebb2 080a 	subs.w	r8, r2, sl
 8011b7e:	eb63 090b 	sbc.w	r9, r3, fp
 8011b82:	f04f 0200 	mov.w	r2, #0
 8011b86:	f04f 0300 	mov.w	r3, #0
 8011b8a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8011b8e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8011b92:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8011b96:	ebb2 0408 	subs.w	r4, r2, r8
 8011b9a:	eb63 0509 	sbc.w	r5, r3, r9
 8011b9e:	f04f 0200 	mov.w	r2, #0
 8011ba2:	f04f 0300 	mov.w	r3, #0
 8011ba6:	00eb      	lsls	r3, r5, #3
 8011ba8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8011bac:	00e2      	lsls	r2, r4, #3
 8011bae:	4614      	mov	r4, r2
 8011bb0:	461d      	mov	r5, r3
 8011bb2:	eb14 030a 	adds.w	r3, r4, sl
 8011bb6:	603b      	str	r3, [r7, #0]
 8011bb8:	eb45 030b 	adc.w	r3, r5, fp
 8011bbc:	607b      	str	r3, [r7, #4]
 8011bbe:	f04f 0200 	mov.w	r2, #0
 8011bc2:	f04f 0300 	mov.w	r3, #0
 8011bc6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8011bca:	4629      	mov	r1, r5
 8011bcc:	028b      	lsls	r3, r1, #10
 8011bce:	4621      	mov	r1, r4
 8011bd0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8011bd4:	4621      	mov	r1, r4
 8011bd6:	028a      	lsls	r2, r1, #10
 8011bd8:	4610      	mov	r0, r2
 8011bda:	4619      	mov	r1, r3
 8011bdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011bde:	2200      	movs	r2, #0
 8011be0:	60bb      	str	r3, [r7, #8]
 8011be2:	60fa      	str	r2, [r7, #12]
 8011be4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8011be8:	f7fe fb62 	bl	80102b0 <__aeabi_uldivmod>
 8011bec:	4602      	mov	r2, r0
 8011bee:	460b      	mov	r3, r1
 8011bf0:	4613      	mov	r3, r2
 8011bf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8011bf4:	4b0b      	ldr	r3, [pc, #44]	@ (8011c24 <HAL_RCC_GetSysClockFreq+0x180>)
 8011bf6:	685b      	ldr	r3, [r3, #4]
 8011bf8:	0c1b      	lsrs	r3, r3, #16
 8011bfa:	f003 0303 	and.w	r3, r3, #3
 8011bfe:	3301      	adds	r3, #1
 8011c00:	005b      	lsls	r3, r3, #1
 8011c02:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8011c04:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8011c06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c08:	fbb2 f3f3 	udiv	r3, r2, r3
 8011c0c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8011c0e:	e002      	b.n	8011c16 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8011c10:	4b05      	ldr	r3, [pc, #20]	@ (8011c28 <HAL_RCC_GetSysClockFreq+0x184>)
 8011c12:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8011c14:	bf00      	nop
    }
  }
  return sysclockfreq;
 8011c16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8011c18:	4618      	mov	r0, r3
 8011c1a:	3740      	adds	r7, #64	@ 0x40
 8011c1c:	46bd      	mov	sp, r7
 8011c1e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8011c22:	bf00      	nop
 8011c24:	40023800 	.word	0x40023800
 8011c28:	00f42400 	.word	0x00f42400
 8011c2c:	017d7840 	.word	0x017d7840

08011c30 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8011c30:	b480      	push	{r7}
 8011c32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8011c34:	4b03      	ldr	r3, [pc, #12]	@ (8011c44 <HAL_RCC_GetHCLKFreq+0x14>)
 8011c36:	681b      	ldr	r3, [r3, #0]
}
 8011c38:	4618      	mov	r0, r3
 8011c3a:	46bd      	mov	sp, r7
 8011c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c40:	4770      	bx	lr
 8011c42:	bf00      	nop
 8011c44:	20000000 	.word	0x20000000

08011c48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8011c48:	b580      	push	{r7, lr}
 8011c4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8011c4c:	f7ff fff0 	bl	8011c30 <HAL_RCC_GetHCLKFreq>
 8011c50:	4602      	mov	r2, r0
 8011c52:	4b05      	ldr	r3, [pc, #20]	@ (8011c68 <HAL_RCC_GetPCLK1Freq+0x20>)
 8011c54:	689b      	ldr	r3, [r3, #8]
 8011c56:	0a9b      	lsrs	r3, r3, #10
 8011c58:	f003 0307 	and.w	r3, r3, #7
 8011c5c:	4903      	ldr	r1, [pc, #12]	@ (8011c6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8011c5e:	5ccb      	ldrb	r3, [r1, r3]
 8011c60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8011c64:	4618      	mov	r0, r3
 8011c66:	bd80      	pop	{r7, pc}
 8011c68:	40023800 	.word	0x40023800
 8011c6c:	08013ef8 	.word	0x08013ef8

08011c70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8011c70:	b580      	push	{r7, lr}
 8011c72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8011c74:	f7ff ffdc 	bl	8011c30 <HAL_RCC_GetHCLKFreq>
 8011c78:	4602      	mov	r2, r0
 8011c7a:	4b05      	ldr	r3, [pc, #20]	@ (8011c90 <HAL_RCC_GetPCLK2Freq+0x20>)
 8011c7c:	689b      	ldr	r3, [r3, #8]
 8011c7e:	0b5b      	lsrs	r3, r3, #13
 8011c80:	f003 0307 	and.w	r3, r3, #7
 8011c84:	4903      	ldr	r1, [pc, #12]	@ (8011c94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8011c86:	5ccb      	ldrb	r3, [r1, r3]
 8011c88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8011c8c:	4618      	mov	r0, r3
 8011c8e:	bd80      	pop	{r7, pc}
 8011c90:	40023800 	.word	0x40023800
 8011c94:	08013ef8 	.word	0x08013ef8

08011c98 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8011c98:	b580      	push	{r7, lr}
 8011c9a:	b088      	sub	sp, #32
 8011c9c:	af00      	add	r7, sp, #0
 8011c9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8011ca0:	2300      	movs	r3, #0
 8011ca2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8011ca4:	2300      	movs	r3, #0
 8011ca6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8011ca8:	2300      	movs	r3, #0
 8011caa:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8011cac:	2300      	movs	r3, #0
 8011cae:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8011cb0:	2300      	movs	r3, #0
 8011cb2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8011cb4:	687b      	ldr	r3, [r7, #4]
 8011cb6:	681b      	ldr	r3, [r3, #0]
 8011cb8:	f003 0301 	and.w	r3, r3, #1
 8011cbc:	2b00      	cmp	r3, #0
 8011cbe:	d012      	beq.n	8011ce6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8011cc0:	4b69      	ldr	r3, [pc, #420]	@ (8011e68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8011cc2:	689b      	ldr	r3, [r3, #8]
 8011cc4:	4a68      	ldr	r2, [pc, #416]	@ (8011e68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8011cc6:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8011cca:	6093      	str	r3, [r2, #8]
 8011ccc:	4b66      	ldr	r3, [pc, #408]	@ (8011e68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8011cce:	689a      	ldr	r2, [r3, #8]
 8011cd0:	687b      	ldr	r3, [r7, #4]
 8011cd2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011cd4:	4964      	ldr	r1, [pc, #400]	@ (8011e68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8011cd6:	4313      	orrs	r3, r2
 8011cd8:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8011cda:	687b      	ldr	r3, [r7, #4]
 8011cdc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011cde:	2b00      	cmp	r3, #0
 8011ce0:	d101      	bne.n	8011ce6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8011ce2:	2301      	movs	r3, #1
 8011ce4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8011ce6:	687b      	ldr	r3, [r7, #4]
 8011ce8:	681b      	ldr	r3, [r3, #0]
 8011cea:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8011cee:	2b00      	cmp	r3, #0
 8011cf0:	d017      	beq.n	8011d22 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8011cf2:	4b5d      	ldr	r3, [pc, #372]	@ (8011e68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8011cf4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011cf8:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8011cfc:	687b      	ldr	r3, [r7, #4]
 8011cfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011d00:	4959      	ldr	r1, [pc, #356]	@ (8011e68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8011d02:	4313      	orrs	r3, r2
 8011d04:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8011d08:	687b      	ldr	r3, [r7, #4]
 8011d0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011d0c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8011d10:	d101      	bne.n	8011d16 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8011d12:	2301      	movs	r3, #1
 8011d14:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8011d16:	687b      	ldr	r3, [r7, #4]
 8011d18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011d1a:	2b00      	cmp	r3, #0
 8011d1c:	d101      	bne.n	8011d22 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8011d1e:	2301      	movs	r3, #1
 8011d20:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8011d22:	687b      	ldr	r3, [r7, #4]
 8011d24:	681b      	ldr	r3, [r3, #0]
 8011d26:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8011d2a:	2b00      	cmp	r3, #0
 8011d2c:	d017      	beq.n	8011d5e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8011d2e:	4b4e      	ldr	r3, [pc, #312]	@ (8011e68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8011d30:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011d34:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8011d38:	687b      	ldr	r3, [r7, #4]
 8011d3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011d3c:	494a      	ldr	r1, [pc, #296]	@ (8011e68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8011d3e:	4313      	orrs	r3, r2
 8011d40:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8011d44:	687b      	ldr	r3, [r7, #4]
 8011d46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011d48:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8011d4c:	d101      	bne.n	8011d52 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8011d4e:	2301      	movs	r3, #1
 8011d50:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8011d52:	687b      	ldr	r3, [r7, #4]
 8011d54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011d56:	2b00      	cmp	r3, #0
 8011d58:	d101      	bne.n	8011d5e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8011d5a:	2301      	movs	r3, #1
 8011d5c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8011d5e:	687b      	ldr	r3, [r7, #4]
 8011d60:	681b      	ldr	r3, [r3, #0]
 8011d62:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8011d66:	2b00      	cmp	r3, #0
 8011d68:	d001      	beq.n	8011d6e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8011d6a:	2301      	movs	r3, #1
 8011d6c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8011d6e:	687b      	ldr	r3, [r7, #4]
 8011d70:	681b      	ldr	r3, [r3, #0]
 8011d72:	f003 0320 	and.w	r3, r3, #32
 8011d76:	2b00      	cmp	r3, #0
 8011d78:	f000 808b 	beq.w	8011e92 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8011d7c:	4b3a      	ldr	r3, [pc, #232]	@ (8011e68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8011d7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011d80:	4a39      	ldr	r2, [pc, #228]	@ (8011e68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8011d82:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8011d86:	6413      	str	r3, [r2, #64]	@ 0x40
 8011d88:	4b37      	ldr	r3, [pc, #220]	@ (8011e68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8011d8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011d8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8011d90:	60bb      	str	r3, [r7, #8]
 8011d92:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8011d94:	4b35      	ldr	r3, [pc, #212]	@ (8011e6c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8011d96:	681b      	ldr	r3, [r3, #0]
 8011d98:	4a34      	ldr	r2, [pc, #208]	@ (8011e6c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8011d9a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8011d9e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011da0:	f7fe ffc0 	bl	8010d24 <HAL_GetTick>
 8011da4:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8011da6:	e008      	b.n	8011dba <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8011da8:	f7fe ffbc 	bl	8010d24 <HAL_GetTick>
 8011dac:	4602      	mov	r2, r0
 8011dae:	697b      	ldr	r3, [r7, #20]
 8011db0:	1ad3      	subs	r3, r2, r3
 8011db2:	2b64      	cmp	r3, #100	@ 0x64
 8011db4:	d901      	bls.n	8011dba <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8011db6:	2303      	movs	r3, #3
 8011db8:	e357      	b.n	801246a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8011dba:	4b2c      	ldr	r3, [pc, #176]	@ (8011e6c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8011dbc:	681b      	ldr	r3, [r3, #0]
 8011dbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011dc2:	2b00      	cmp	r3, #0
 8011dc4:	d0f0      	beq.n	8011da8 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8011dc6:	4b28      	ldr	r3, [pc, #160]	@ (8011e68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8011dc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011dca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8011dce:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8011dd0:	693b      	ldr	r3, [r7, #16]
 8011dd2:	2b00      	cmp	r3, #0
 8011dd4:	d035      	beq.n	8011e42 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8011dd6:	687b      	ldr	r3, [r7, #4]
 8011dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011dda:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8011dde:	693a      	ldr	r2, [r7, #16]
 8011de0:	429a      	cmp	r2, r3
 8011de2:	d02e      	beq.n	8011e42 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8011de4:	4b20      	ldr	r3, [pc, #128]	@ (8011e68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8011de6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011de8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8011dec:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8011dee:	4b1e      	ldr	r3, [pc, #120]	@ (8011e68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8011df0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011df2:	4a1d      	ldr	r2, [pc, #116]	@ (8011e68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8011df4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8011df8:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8011dfa:	4b1b      	ldr	r3, [pc, #108]	@ (8011e68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8011dfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011dfe:	4a1a      	ldr	r2, [pc, #104]	@ (8011e68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8011e00:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8011e04:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8011e06:	4a18      	ldr	r2, [pc, #96]	@ (8011e68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8011e08:	693b      	ldr	r3, [r7, #16]
 8011e0a:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8011e0c:	4b16      	ldr	r3, [pc, #88]	@ (8011e68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8011e0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011e10:	f003 0301 	and.w	r3, r3, #1
 8011e14:	2b01      	cmp	r3, #1
 8011e16:	d114      	bne.n	8011e42 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8011e18:	f7fe ff84 	bl	8010d24 <HAL_GetTick>
 8011e1c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8011e1e:	e00a      	b.n	8011e36 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8011e20:	f7fe ff80 	bl	8010d24 <HAL_GetTick>
 8011e24:	4602      	mov	r2, r0
 8011e26:	697b      	ldr	r3, [r7, #20]
 8011e28:	1ad3      	subs	r3, r2, r3
 8011e2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011e2e:	4293      	cmp	r3, r2
 8011e30:	d901      	bls.n	8011e36 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8011e32:	2303      	movs	r3, #3
 8011e34:	e319      	b.n	801246a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8011e36:	4b0c      	ldr	r3, [pc, #48]	@ (8011e68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8011e38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011e3a:	f003 0302 	and.w	r3, r3, #2
 8011e3e:	2b00      	cmp	r3, #0
 8011e40:	d0ee      	beq.n	8011e20 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8011e42:	687b      	ldr	r3, [r7, #4]
 8011e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011e46:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8011e4a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8011e4e:	d111      	bne.n	8011e74 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8011e50:	4b05      	ldr	r3, [pc, #20]	@ (8011e68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8011e52:	689b      	ldr	r3, [r3, #8]
 8011e54:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8011e58:	687b      	ldr	r3, [r7, #4]
 8011e5a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8011e5c:	4b04      	ldr	r3, [pc, #16]	@ (8011e70 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8011e5e:	400b      	ands	r3, r1
 8011e60:	4901      	ldr	r1, [pc, #4]	@ (8011e68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8011e62:	4313      	orrs	r3, r2
 8011e64:	608b      	str	r3, [r1, #8]
 8011e66:	e00b      	b.n	8011e80 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8011e68:	40023800 	.word	0x40023800
 8011e6c:	40007000 	.word	0x40007000
 8011e70:	0ffffcff 	.word	0x0ffffcff
 8011e74:	4baa      	ldr	r3, [pc, #680]	@ (8012120 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8011e76:	689b      	ldr	r3, [r3, #8]
 8011e78:	4aa9      	ldr	r2, [pc, #676]	@ (8012120 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8011e7a:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8011e7e:	6093      	str	r3, [r2, #8]
 8011e80:	4ba7      	ldr	r3, [pc, #668]	@ (8012120 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8011e82:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8011e84:	687b      	ldr	r3, [r7, #4]
 8011e86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011e88:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8011e8c:	49a4      	ldr	r1, [pc, #656]	@ (8012120 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8011e8e:	4313      	orrs	r3, r2
 8011e90:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8011e92:	687b      	ldr	r3, [r7, #4]
 8011e94:	681b      	ldr	r3, [r3, #0]
 8011e96:	f003 0310 	and.w	r3, r3, #16
 8011e9a:	2b00      	cmp	r3, #0
 8011e9c:	d010      	beq.n	8011ec0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8011e9e:	4ba0      	ldr	r3, [pc, #640]	@ (8012120 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8011ea0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011ea4:	4a9e      	ldr	r2, [pc, #632]	@ (8012120 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8011ea6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8011eaa:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8011eae:	4b9c      	ldr	r3, [pc, #624]	@ (8012120 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8011eb0:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8011eb4:	687b      	ldr	r3, [r7, #4]
 8011eb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011eb8:	4999      	ldr	r1, [pc, #612]	@ (8012120 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8011eba:	4313      	orrs	r3, r2
 8011ebc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8011ec0:	687b      	ldr	r3, [r7, #4]
 8011ec2:	681b      	ldr	r3, [r3, #0]
 8011ec4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011ec8:	2b00      	cmp	r3, #0
 8011eca:	d00a      	beq.n	8011ee2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8011ecc:	4b94      	ldr	r3, [pc, #592]	@ (8012120 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8011ece:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011ed2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8011ed6:	687b      	ldr	r3, [r7, #4]
 8011ed8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011eda:	4991      	ldr	r1, [pc, #580]	@ (8012120 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8011edc:	4313      	orrs	r3, r2
 8011ede:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8011ee2:	687b      	ldr	r3, [r7, #4]
 8011ee4:	681b      	ldr	r3, [r3, #0]
 8011ee6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8011eea:	2b00      	cmp	r3, #0
 8011eec:	d00a      	beq.n	8011f04 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8011eee:	4b8c      	ldr	r3, [pc, #560]	@ (8012120 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8011ef0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011ef4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8011ef8:	687b      	ldr	r3, [r7, #4]
 8011efa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8011efc:	4988      	ldr	r1, [pc, #544]	@ (8012120 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8011efe:	4313      	orrs	r3, r2
 8011f00:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8011f04:	687b      	ldr	r3, [r7, #4]
 8011f06:	681b      	ldr	r3, [r3, #0]
 8011f08:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8011f0c:	2b00      	cmp	r3, #0
 8011f0e:	d00a      	beq.n	8011f26 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8011f10:	4b83      	ldr	r3, [pc, #524]	@ (8012120 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8011f12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011f16:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8011f1a:	687b      	ldr	r3, [r7, #4]
 8011f1c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011f1e:	4980      	ldr	r1, [pc, #512]	@ (8012120 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8011f20:	4313      	orrs	r3, r2
 8011f22:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8011f26:	687b      	ldr	r3, [r7, #4]
 8011f28:	681b      	ldr	r3, [r3, #0]
 8011f2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8011f2e:	2b00      	cmp	r3, #0
 8011f30:	d00a      	beq.n	8011f48 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8011f32:	4b7b      	ldr	r3, [pc, #492]	@ (8012120 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8011f34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011f38:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8011f3c:	687b      	ldr	r3, [r7, #4]
 8011f3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011f40:	4977      	ldr	r1, [pc, #476]	@ (8012120 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8011f42:	4313      	orrs	r3, r2
 8011f44:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8011f48:	687b      	ldr	r3, [r7, #4]
 8011f4a:	681b      	ldr	r3, [r3, #0]
 8011f4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011f50:	2b00      	cmp	r3, #0
 8011f52:	d00a      	beq.n	8011f6a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8011f54:	4b72      	ldr	r3, [pc, #456]	@ (8012120 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8011f56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011f5a:	f023 0203 	bic.w	r2, r3, #3
 8011f5e:	687b      	ldr	r3, [r7, #4]
 8011f60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011f62:	496f      	ldr	r1, [pc, #444]	@ (8012120 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8011f64:	4313      	orrs	r3, r2
 8011f66:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8011f6a:	687b      	ldr	r3, [r7, #4]
 8011f6c:	681b      	ldr	r3, [r3, #0]
 8011f6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011f72:	2b00      	cmp	r3, #0
 8011f74:	d00a      	beq.n	8011f8c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8011f76:	4b6a      	ldr	r3, [pc, #424]	@ (8012120 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8011f78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011f7c:	f023 020c 	bic.w	r2, r3, #12
 8011f80:	687b      	ldr	r3, [r7, #4]
 8011f82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011f84:	4966      	ldr	r1, [pc, #408]	@ (8012120 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8011f86:	4313      	orrs	r3, r2
 8011f88:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8011f8c:	687b      	ldr	r3, [r7, #4]
 8011f8e:	681b      	ldr	r3, [r3, #0]
 8011f90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011f94:	2b00      	cmp	r3, #0
 8011f96:	d00a      	beq.n	8011fae <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8011f98:	4b61      	ldr	r3, [pc, #388]	@ (8012120 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8011f9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011f9e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8011fa2:	687b      	ldr	r3, [r7, #4]
 8011fa4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011fa6:	495e      	ldr	r1, [pc, #376]	@ (8012120 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8011fa8:	4313      	orrs	r3, r2
 8011faa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8011fae:	687b      	ldr	r3, [r7, #4]
 8011fb0:	681b      	ldr	r3, [r3, #0]
 8011fb2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8011fb6:	2b00      	cmp	r3, #0
 8011fb8:	d00a      	beq.n	8011fd0 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8011fba:	4b59      	ldr	r3, [pc, #356]	@ (8012120 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8011fbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011fc0:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8011fc4:	687b      	ldr	r3, [r7, #4]
 8011fc6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011fc8:	4955      	ldr	r1, [pc, #340]	@ (8012120 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8011fca:	4313      	orrs	r3, r2
 8011fcc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8011fd0:	687b      	ldr	r3, [r7, #4]
 8011fd2:	681b      	ldr	r3, [r3, #0]
 8011fd4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8011fd8:	2b00      	cmp	r3, #0
 8011fda:	d00a      	beq.n	8011ff2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8011fdc:	4b50      	ldr	r3, [pc, #320]	@ (8012120 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8011fde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011fe2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8011fe6:	687b      	ldr	r3, [r7, #4]
 8011fe8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011fea:	494d      	ldr	r1, [pc, #308]	@ (8012120 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8011fec:	4313      	orrs	r3, r2
 8011fee:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8011ff2:	687b      	ldr	r3, [r7, #4]
 8011ff4:	681b      	ldr	r3, [r3, #0]
 8011ff6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8011ffa:	2b00      	cmp	r3, #0
 8011ffc:	d00a      	beq.n	8012014 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8011ffe:	4b48      	ldr	r3, [pc, #288]	@ (8012120 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8012000:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012004:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8012008:	687b      	ldr	r3, [r7, #4]
 801200a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801200c:	4944      	ldr	r1, [pc, #272]	@ (8012120 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 801200e:	4313      	orrs	r3, r2
 8012010:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8012014:	687b      	ldr	r3, [r7, #4]
 8012016:	681b      	ldr	r3, [r3, #0]
 8012018:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 801201c:	2b00      	cmp	r3, #0
 801201e:	d00a      	beq.n	8012036 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8012020:	4b3f      	ldr	r3, [pc, #252]	@ (8012120 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8012022:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012026:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 801202a:	687b      	ldr	r3, [r7, #4]
 801202c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801202e:	493c      	ldr	r1, [pc, #240]	@ (8012120 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8012030:	4313      	orrs	r3, r2
 8012032:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8012036:	687b      	ldr	r3, [r7, #4]
 8012038:	681b      	ldr	r3, [r3, #0]
 801203a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801203e:	2b00      	cmp	r3, #0
 8012040:	d00a      	beq.n	8012058 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8012042:	4b37      	ldr	r3, [pc, #220]	@ (8012120 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8012044:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012048:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 801204c:	687b      	ldr	r3, [r7, #4]
 801204e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8012050:	4933      	ldr	r1, [pc, #204]	@ (8012120 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8012052:	4313      	orrs	r3, r2
 8012054:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8012058:	687b      	ldr	r3, [r7, #4]
 801205a:	681b      	ldr	r3, [r3, #0]
 801205c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8012060:	2b00      	cmp	r3, #0
 8012062:	d00a      	beq.n	801207a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8012064:	4b2e      	ldr	r3, [pc, #184]	@ (8012120 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8012066:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801206a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 801206e:	687b      	ldr	r3, [r7, #4]
 8012070:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012072:	492b      	ldr	r1, [pc, #172]	@ (8012120 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8012074:	4313      	orrs	r3, r2
 8012076:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 801207a:	687b      	ldr	r3, [r7, #4]
 801207c:	681b      	ldr	r3, [r3, #0]
 801207e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8012082:	2b00      	cmp	r3, #0
 8012084:	d011      	beq.n	80120aa <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8012086:	4b26      	ldr	r3, [pc, #152]	@ (8012120 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8012088:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801208c:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8012090:	687b      	ldr	r3, [r7, #4]
 8012092:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8012094:	4922      	ldr	r1, [pc, #136]	@ (8012120 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8012096:	4313      	orrs	r3, r2
 8012098:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 801209c:	687b      	ldr	r3, [r7, #4]
 801209e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80120a0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80120a4:	d101      	bne.n	80120aa <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80120a6:	2301      	movs	r3, #1
 80120a8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80120aa:	687b      	ldr	r3, [r7, #4]
 80120ac:	681b      	ldr	r3, [r3, #0]
 80120ae:	f003 0308 	and.w	r3, r3, #8
 80120b2:	2b00      	cmp	r3, #0
 80120b4:	d001      	beq.n	80120ba <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80120b6:	2301      	movs	r3, #1
 80120b8:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80120ba:	687b      	ldr	r3, [r7, #4]
 80120bc:	681b      	ldr	r3, [r3, #0]
 80120be:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80120c2:	2b00      	cmp	r3, #0
 80120c4:	d00a      	beq.n	80120dc <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80120c6:	4b16      	ldr	r3, [pc, #88]	@ (8012120 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80120c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80120cc:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80120d0:	687b      	ldr	r3, [r7, #4]
 80120d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80120d4:	4912      	ldr	r1, [pc, #72]	@ (8012120 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80120d6:	4313      	orrs	r3, r2
 80120d8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80120dc:	687b      	ldr	r3, [r7, #4]
 80120de:	681b      	ldr	r3, [r3, #0]
 80120e0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80120e4:	2b00      	cmp	r3, #0
 80120e6:	d00b      	beq.n	8012100 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80120e8:	4b0d      	ldr	r3, [pc, #52]	@ (8012120 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80120ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80120ee:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80120f2:	687b      	ldr	r3, [r7, #4]
 80120f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80120f8:	4909      	ldr	r1, [pc, #36]	@ (8012120 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80120fa:	4313      	orrs	r3, r2
 80120fc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8012100:	69fb      	ldr	r3, [r7, #28]
 8012102:	2b01      	cmp	r3, #1
 8012104:	d006      	beq.n	8012114 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8012106:	687b      	ldr	r3, [r7, #4]
 8012108:	681b      	ldr	r3, [r3, #0]
 801210a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801210e:	2b00      	cmp	r3, #0
 8012110:	f000 80d9 	beq.w	80122c6 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8012114:	4b02      	ldr	r3, [pc, #8]	@ (8012120 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8012116:	681b      	ldr	r3, [r3, #0]
 8012118:	4a01      	ldr	r2, [pc, #4]	@ (8012120 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 801211a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 801211e:	e001      	b.n	8012124 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8012120:	40023800 	.word	0x40023800
 8012124:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8012126:	f7fe fdfd 	bl	8010d24 <HAL_GetTick>
 801212a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 801212c:	e008      	b.n	8012140 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 801212e:	f7fe fdf9 	bl	8010d24 <HAL_GetTick>
 8012132:	4602      	mov	r2, r0
 8012134:	697b      	ldr	r3, [r7, #20]
 8012136:	1ad3      	subs	r3, r2, r3
 8012138:	2b64      	cmp	r3, #100	@ 0x64
 801213a:	d901      	bls.n	8012140 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 801213c:	2303      	movs	r3, #3
 801213e:	e194      	b.n	801246a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8012140:	4b6c      	ldr	r3, [pc, #432]	@ (80122f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8012142:	681b      	ldr	r3, [r3, #0]
 8012144:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8012148:	2b00      	cmp	r3, #0
 801214a:	d1f0      	bne.n	801212e <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 801214c:	687b      	ldr	r3, [r7, #4]
 801214e:	681b      	ldr	r3, [r3, #0]
 8012150:	f003 0301 	and.w	r3, r3, #1
 8012154:	2b00      	cmp	r3, #0
 8012156:	d021      	beq.n	801219c <HAL_RCCEx_PeriphCLKConfig+0x504>
 8012158:	687b      	ldr	r3, [r7, #4]
 801215a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801215c:	2b00      	cmp	r3, #0
 801215e:	d11d      	bne.n	801219c <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8012160:	4b64      	ldr	r3, [pc, #400]	@ (80122f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8012162:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012166:	0c1b      	lsrs	r3, r3, #16
 8012168:	f003 0303 	and.w	r3, r3, #3
 801216c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 801216e:	4b61      	ldr	r3, [pc, #388]	@ (80122f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8012170:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012174:	0e1b      	lsrs	r3, r3, #24
 8012176:	f003 030f 	and.w	r3, r3, #15
 801217a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 801217c:	687b      	ldr	r3, [r7, #4]
 801217e:	685b      	ldr	r3, [r3, #4]
 8012180:	019a      	lsls	r2, r3, #6
 8012182:	693b      	ldr	r3, [r7, #16]
 8012184:	041b      	lsls	r3, r3, #16
 8012186:	431a      	orrs	r2, r3
 8012188:	68fb      	ldr	r3, [r7, #12]
 801218a:	061b      	lsls	r3, r3, #24
 801218c:	431a      	orrs	r2, r3
 801218e:	687b      	ldr	r3, [r7, #4]
 8012190:	689b      	ldr	r3, [r3, #8]
 8012192:	071b      	lsls	r3, r3, #28
 8012194:	4957      	ldr	r1, [pc, #348]	@ (80122f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8012196:	4313      	orrs	r3, r2
 8012198:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 801219c:	687b      	ldr	r3, [r7, #4]
 801219e:	681b      	ldr	r3, [r3, #0]
 80121a0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80121a4:	2b00      	cmp	r3, #0
 80121a6:	d004      	beq.n	80121b2 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80121a8:	687b      	ldr	r3, [r7, #4]
 80121aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80121ac:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80121b0:	d00a      	beq.n	80121c8 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80121b2:	687b      	ldr	r3, [r7, #4]
 80121b4:	681b      	ldr	r3, [r3, #0]
 80121b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80121ba:	2b00      	cmp	r3, #0
 80121bc:	d02e      	beq.n	801221c <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80121be:	687b      	ldr	r3, [r7, #4]
 80121c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80121c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80121c6:	d129      	bne.n	801221c <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80121c8:	4b4a      	ldr	r3, [pc, #296]	@ (80122f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80121ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80121ce:	0c1b      	lsrs	r3, r3, #16
 80121d0:	f003 0303 	and.w	r3, r3, #3
 80121d4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80121d6:	4b47      	ldr	r3, [pc, #284]	@ (80122f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80121d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80121dc:	0f1b      	lsrs	r3, r3, #28
 80121de:	f003 0307 	and.w	r3, r3, #7
 80121e2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80121e4:	687b      	ldr	r3, [r7, #4]
 80121e6:	685b      	ldr	r3, [r3, #4]
 80121e8:	019a      	lsls	r2, r3, #6
 80121ea:	693b      	ldr	r3, [r7, #16]
 80121ec:	041b      	lsls	r3, r3, #16
 80121ee:	431a      	orrs	r2, r3
 80121f0:	687b      	ldr	r3, [r7, #4]
 80121f2:	68db      	ldr	r3, [r3, #12]
 80121f4:	061b      	lsls	r3, r3, #24
 80121f6:	431a      	orrs	r2, r3
 80121f8:	68fb      	ldr	r3, [r7, #12]
 80121fa:	071b      	lsls	r3, r3, #28
 80121fc:	493d      	ldr	r1, [pc, #244]	@ (80122f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80121fe:	4313      	orrs	r3, r2
 8012200:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8012204:	4b3b      	ldr	r3, [pc, #236]	@ (80122f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8012206:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801220a:	f023 021f 	bic.w	r2, r3, #31
 801220e:	687b      	ldr	r3, [r7, #4]
 8012210:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012212:	3b01      	subs	r3, #1
 8012214:	4937      	ldr	r1, [pc, #220]	@ (80122f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8012216:	4313      	orrs	r3, r2
 8012218:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 801221c:	687b      	ldr	r3, [r7, #4]
 801221e:	681b      	ldr	r3, [r3, #0]
 8012220:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8012224:	2b00      	cmp	r3, #0
 8012226:	d01d      	beq.n	8012264 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8012228:	4b32      	ldr	r3, [pc, #200]	@ (80122f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 801222a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801222e:	0e1b      	lsrs	r3, r3, #24
 8012230:	f003 030f 	and.w	r3, r3, #15
 8012234:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8012236:	4b2f      	ldr	r3, [pc, #188]	@ (80122f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8012238:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801223c:	0f1b      	lsrs	r3, r3, #28
 801223e:	f003 0307 	and.w	r3, r3, #7
 8012242:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8012244:	687b      	ldr	r3, [r7, #4]
 8012246:	685b      	ldr	r3, [r3, #4]
 8012248:	019a      	lsls	r2, r3, #6
 801224a:	687b      	ldr	r3, [r7, #4]
 801224c:	691b      	ldr	r3, [r3, #16]
 801224e:	041b      	lsls	r3, r3, #16
 8012250:	431a      	orrs	r2, r3
 8012252:	693b      	ldr	r3, [r7, #16]
 8012254:	061b      	lsls	r3, r3, #24
 8012256:	431a      	orrs	r2, r3
 8012258:	68fb      	ldr	r3, [r7, #12]
 801225a:	071b      	lsls	r3, r3, #28
 801225c:	4925      	ldr	r1, [pc, #148]	@ (80122f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 801225e:	4313      	orrs	r3, r2
 8012260:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8012264:	687b      	ldr	r3, [r7, #4]
 8012266:	681b      	ldr	r3, [r3, #0]
 8012268:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801226c:	2b00      	cmp	r3, #0
 801226e:	d011      	beq.n	8012294 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8012270:	687b      	ldr	r3, [r7, #4]
 8012272:	685b      	ldr	r3, [r3, #4]
 8012274:	019a      	lsls	r2, r3, #6
 8012276:	687b      	ldr	r3, [r7, #4]
 8012278:	691b      	ldr	r3, [r3, #16]
 801227a:	041b      	lsls	r3, r3, #16
 801227c:	431a      	orrs	r2, r3
 801227e:	687b      	ldr	r3, [r7, #4]
 8012280:	68db      	ldr	r3, [r3, #12]
 8012282:	061b      	lsls	r3, r3, #24
 8012284:	431a      	orrs	r2, r3
 8012286:	687b      	ldr	r3, [r7, #4]
 8012288:	689b      	ldr	r3, [r3, #8]
 801228a:	071b      	lsls	r3, r3, #28
 801228c:	4919      	ldr	r1, [pc, #100]	@ (80122f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 801228e:	4313      	orrs	r3, r2
 8012290:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8012294:	4b17      	ldr	r3, [pc, #92]	@ (80122f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8012296:	681b      	ldr	r3, [r3, #0]
 8012298:	4a16      	ldr	r2, [pc, #88]	@ (80122f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 801229a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 801229e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80122a0:	f7fe fd40 	bl	8010d24 <HAL_GetTick>
 80122a4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80122a6:	e008      	b.n	80122ba <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80122a8:	f7fe fd3c 	bl	8010d24 <HAL_GetTick>
 80122ac:	4602      	mov	r2, r0
 80122ae:	697b      	ldr	r3, [r7, #20]
 80122b0:	1ad3      	subs	r3, r2, r3
 80122b2:	2b64      	cmp	r3, #100	@ 0x64
 80122b4:	d901      	bls.n	80122ba <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80122b6:	2303      	movs	r3, #3
 80122b8:	e0d7      	b.n	801246a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80122ba:	4b0e      	ldr	r3, [pc, #56]	@ (80122f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80122bc:	681b      	ldr	r3, [r3, #0]
 80122be:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80122c2:	2b00      	cmp	r3, #0
 80122c4:	d0f0      	beq.n	80122a8 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80122c6:	69bb      	ldr	r3, [r7, #24]
 80122c8:	2b01      	cmp	r3, #1
 80122ca:	f040 80cd 	bne.w	8012468 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80122ce:	4b09      	ldr	r3, [pc, #36]	@ (80122f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80122d0:	681b      	ldr	r3, [r3, #0]
 80122d2:	4a08      	ldr	r2, [pc, #32]	@ (80122f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80122d4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80122d8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80122da:	f7fe fd23 	bl	8010d24 <HAL_GetTick>
 80122de:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80122e0:	e00a      	b.n	80122f8 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80122e2:	f7fe fd1f 	bl	8010d24 <HAL_GetTick>
 80122e6:	4602      	mov	r2, r0
 80122e8:	697b      	ldr	r3, [r7, #20]
 80122ea:	1ad3      	subs	r3, r2, r3
 80122ec:	2b64      	cmp	r3, #100	@ 0x64
 80122ee:	d903      	bls.n	80122f8 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80122f0:	2303      	movs	r3, #3
 80122f2:	e0ba      	b.n	801246a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 80122f4:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80122f8:	4b5e      	ldr	r3, [pc, #376]	@ (8012474 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80122fa:	681b      	ldr	r3, [r3, #0]
 80122fc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8012300:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8012304:	d0ed      	beq.n	80122e2 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8012306:	687b      	ldr	r3, [r7, #4]
 8012308:	681b      	ldr	r3, [r3, #0]
 801230a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 801230e:	2b00      	cmp	r3, #0
 8012310:	d003      	beq.n	801231a <HAL_RCCEx_PeriphCLKConfig+0x682>
 8012312:	687b      	ldr	r3, [r7, #4]
 8012314:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012316:	2b00      	cmp	r3, #0
 8012318:	d009      	beq.n	801232e <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 801231a:	687b      	ldr	r3, [r7, #4]
 801231c:	681b      	ldr	r3, [r3, #0]
 801231e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8012322:	2b00      	cmp	r3, #0
 8012324:	d02e      	beq.n	8012384 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8012326:	687b      	ldr	r3, [r7, #4]
 8012328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801232a:	2b00      	cmp	r3, #0
 801232c:	d12a      	bne.n	8012384 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 801232e:	4b51      	ldr	r3, [pc, #324]	@ (8012474 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8012330:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8012334:	0c1b      	lsrs	r3, r3, #16
 8012336:	f003 0303 	and.w	r3, r3, #3
 801233a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 801233c:	4b4d      	ldr	r3, [pc, #308]	@ (8012474 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 801233e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8012342:	0f1b      	lsrs	r3, r3, #28
 8012344:	f003 0307 	and.w	r3, r3, #7
 8012348:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 801234a:	687b      	ldr	r3, [r7, #4]
 801234c:	695b      	ldr	r3, [r3, #20]
 801234e:	019a      	lsls	r2, r3, #6
 8012350:	693b      	ldr	r3, [r7, #16]
 8012352:	041b      	lsls	r3, r3, #16
 8012354:	431a      	orrs	r2, r3
 8012356:	687b      	ldr	r3, [r7, #4]
 8012358:	699b      	ldr	r3, [r3, #24]
 801235a:	061b      	lsls	r3, r3, #24
 801235c:	431a      	orrs	r2, r3
 801235e:	68fb      	ldr	r3, [r7, #12]
 8012360:	071b      	lsls	r3, r3, #28
 8012362:	4944      	ldr	r1, [pc, #272]	@ (8012474 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8012364:	4313      	orrs	r3, r2
 8012366:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 801236a:	4b42      	ldr	r3, [pc, #264]	@ (8012474 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 801236c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8012370:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8012374:	687b      	ldr	r3, [r7, #4]
 8012376:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012378:	3b01      	subs	r3, #1
 801237a:	021b      	lsls	r3, r3, #8
 801237c:	493d      	ldr	r1, [pc, #244]	@ (8012474 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 801237e:	4313      	orrs	r3, r2
 8012380:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8012384:	687b      	ldr	r3, [r7, #4]
 8012386:	681b      	ldr	r3, [r3, #0]
 8012388:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 801238c:	2b00      	cmp	r3, #0
 801238e:	d022      	beq.n	80123d6 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8012390:	687b      	ldr	r3, [r7, #4]
 8012392:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8012394:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8012398:	d11d      	bne.n	80123d6 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 801239a:	4b36      	ldr	r3, [pc, #216]	@ (8012474 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 801239c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80123a0:	0e1b      	lsrs	r3, r3, #24
 80123a2:	f003 030f 	and.w	r3, r3, #15
 80123a6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80123a8:	4b32      	ldr	r3, [pc, #200]	@ (8012474 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80123aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80123ae:	0f1b      	lsrs	r3, r3, #28
 80123b0:	f003 0307 	and.w	r3, r3, #7
 80123b4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80123b6:	687b      	ldr	r3, [r7, #4]
 80123b8:	695b      	ldr	r3, [r3, #20]
 80123ba:	019a      	lsls	r2, r3, #6
 80123bc:	687b      	ldr	r3, [r7, #4]
 80123be:	6a1b      	ldr	r3, [r3, #32]
 80123c0:	041b      	lsls	r3, r3, #16
 80123c2:	431a      	orrs	r2, r3
 80123c4:	693b      	ldr	r3, [r7, #16]
 80123c6:	061b      	lsls	r3, r3, #24
 80123c8:	431a      	orrs	r2, r3
 80123ca:	68fb      	ldr	r3, [r7, #12]
 80123cc:	071b      	lsls	r3, r3, #28
 80123ce:	4929      	ldr	r1, [pc, #164]	@ (8012474 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80123d0:	4313      	orrs	r3, r2
 80123d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80123d6:	687b      	ldr	r3, [r7, #4]
 80123d8:	681b      	ldr	r3, [r3, #0]
 80123da:	f003 0308 	and.w	r3, r3, #8
 80123de:	2b00      	cmp	r3, #0
 80123e0:	d028      	beq.n	8012434 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80123e2:	4b24      	ldr	r3, [pc, #144]	@ (8012474 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80123e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80123e8:	0e1b      	lsrs	r3, r3, #24
 80123ea:	f003 030f 	and.w	r3, r3, #15
 80123ee:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80123f0:	4b20      	ldr	r3, [pc, #128]	@ (8012474 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80123f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80123f6:	0c1b      	lsrs	r3, r3, #16
 80123f8:	f003 0303 	and.w	r3, r3, #3
 80123fc:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80123fe:	687b      	ldr	r3, [r7, #4]
 8012400:	695b      	ldr	r3, [r3, #20]
 8012402:	019a      	lsls	r2, r3, #6
 8012404:	68fb      	ldr	r3, [r7, #12]
 8012406:	041b      	lsls	r3, r3, #16
 8012408:	431a      	orrs	r2, r3
 801240a:	693b      	ldr	r3, [r7, #16]
 801240c:	061b      	lsls	r3, r3, #24
 801240e:	431a      	orrs	r2, r3
 8012410:	687b      	ldr	r3, [r7, #4]
 8012412:	69db      	ldr	r3, [r3, #28]
 8012414:	071b      	lsls	r3, r3, #28
 8012416:	4917      	ldr	r1, [pc, #92]	@ (8012474 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8012418:	4313      	orrs	r3, r2
 801241a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 801241e:	4b15      	ldr	r3, [pc, #84]	@ (8012474 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8012420:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8012424:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8012428:	687b      	ldr	r3, [r7, #4]
 801242a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801242c:	4911      	ldr	r1, [pc, #68]	@ (8012474 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 801242e:	4313      	orrs	r3, r2
 8012430:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8012434:	4b0f      	ldr	r3, [pc, #60]	@ (8012474 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8012436:	681b      	ldr	r3, [r3, #0]
 8012438:	4a0e      	ldr	r2, [pc, #56]	@ (8012474 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 801243a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801243e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8012440:	f7fe fc70 	bl	8010d24 <HAL_GetTick>
 8012444:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8012446:	e008      	b.n	801245a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8012448:	f7fe fc6c 	bl	8010d24 <HAL_GetTick>
 801244c:	4602      	mov	r2, r0
 801244e:	697b      	ldr	r3, [r7, #20]
 8012450:	1ad3      	subs	r3, r2, r3
 8012452:	2b64      	cmp	r3, #100	@ 0x64
 8012454:	d901      	bls.n	801245a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8012456:	2303      	movs	r3, #3
 8012458:	e007      	b.n	801246a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 801245a:	4b06      	ldr	r3, [pc, #24]	@ (8012474 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 801245c:	681b      	ldr	r3, [r3, #0]
 801245e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8012462:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8012466:	d1ef      	bne.n	8012448 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8012468:	2300      	movs	r3, #0
}
 801246a:	4618      	mov	r0, r3
 801246c:	3720      	adds	r7, #32
 801246e:	46bd      	mov	sp, r7
 8012470:	bd80      	pop	{r7, pc}
 8012472:	bf00      	nop
 8012474:	40023800 	.word	0x40023800

08012478 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8012478:	b580      	push	{r7, lr}
 801247a:	b084      	sub	sp, #16
 801247c:	af00      	add	r7, sp, #0
 801247e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8012480:	687b      	ldr	r3, [r7, #4]
 8012482:	2b00      	cmp	r3, #0
 8012484:	d101      	bne.n	801248a <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8012486:	2301      	movs	r3, #1
 8012488:	e071      	b.n	801256e <HAL_RTC_Init+0xf6>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 801248a:	687b      	ldr	r3, [r7, #4]
 801248c:	7f5b      	ldrb	r3, [r3, #29]
 801248e:	b2db      	uxtb	r3, r3
 8012490:	2b00      	cmp	r3, #0
 8012492:	d105      	bne.n	80124a0 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8012494:	687b      	ldr	r3, [r7, #4]
 8012496:	2200      	movs	r2, #0
 8012498:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 801249a:	6878      	ldr	r0, [r7, #4]
 801249c:	f7fe fa4c 	bl	8010938 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80124a0:	687b      	ldr	r3, [r7, #4]
 80124a2:	2202      	movs	r2, #2
 80124a4:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80124a6:	687b      	ldr	r3, [r7, #4]
 80124a8:	681b      	ldr	r3, [r3, #0]
 80124aa:	68db      	ldr	r3, [r3, #12]
 80124ac:	f003 0310 	and.w	r3, r3, #16
 80124b0:	2b10      	cmp	r3, #16
 80124b2:	d053      	beq.n	801255c <HAL_RTC_Init+0xe4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80124b4:	687b      	ldr	r3, [r7, #4]
 80124b6:	681b      	ldr	r3, [r3, #0]
 80124b8:	22ca      	movs	r2, #202	@ 0xca
 80124ba:	625a      	str	r2, [r3, #36]	@ 0x24
 80124bc:	687b      	ldr	r3, [r7, #4]
 80124be:	681b      	ldr	r3, [r3, #0]
 80124c0:	2253      	movs	r2, #83	@ 0x53
 80124c2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80124c4:	6878      	ldr	r0, [r7, #4]
 80124c6:	f000 f87f 	bl	80125c8 <RTC_EnterInitMode>
 80124ca:	4603      	mov	r3, r0
 80124cc:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80124ce:	7bfb      	ldrb	r3, [r7, #15]
 80124d0:	2b00      	cmp	r3, #0
 80124d2:	d12a      	bne.n	801252a <HAL_RTC_Init+0xb2>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80124d4:	687b      	ldr	r3, [r7, #4]
 80124d6:	681b      	ldr	r3, [r3, #0]
 80124d8:	6899      	ldr	r1, [r3, #8]
 80124da:	687b      	ldr	r3, [r7, #4]
 80124dc:	681a      	ldr	r2, [r3, #0]
 80124de:	4b26      	ldr	r3, [pc, #152]	@ (8012578 <HAL_RTC_Init+0x100>)
 80124e0:	400b      	ands	r3, r1
 80124e2:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80124e4:	687b      	ldr	r3, [r7, #4]
 80124e6:	681b      	ldr	r3, [r3, #0]
 80124e8:	6899      	ldr	r1, [r3, #8]
 80124ea:	687b      	ldr	r3, [r7, #4]
 80124ec:	685a      	ldr	r2, [r3, #4]
 80124ee:	687b      	ldr	r3, [r7, #4]
 80124f0:	691b      	ldr	r3, [r3, #16]
 80124f2:	431a      	orrs	r2, r3
 80124f4:	687b      	ldr	r3, [r7, #4]
 80124f6:	695b      	ldr	r3, [r3, #20]
 80124f8:	431a      	orrs	r2, r3
 80124fa:	687b      	ldr	r3, [r7, #4]
 80124fc:	681b      	ldr	r3, [r3, #0]
 80124fe:	430a      	orrs	r2, r1
 8012500:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8012502:	687b      	ldr	r3, [r7, #4]
 8012504:	681b      	ldr	r3, [r3, #0]
 8012506:	687a      	ldr	r2, [r7, #4]
 8012508:	68d2      	ldr	r2, [r2, #12]
 801250a:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 801250c:	687b      	ldr	r3, [r7, #4]
 801250e:	681b      	ldr	r3, [r3, #0]
 8012510:	6919      	ldr	r1, [r3, #16]
 8012512:	687b      	ldr	r3, [r7, #4]
 8012514:	689b      	ldr	r3, [r3, #8]
 8012516:	041a      	lsls	r2, r3, #16
 8012518:	687b      	ldr	r3, [r7, #4]
 801251a:	681b      	ldr	r3, [r3, #0]
 801251c:	430a      	orrs	r2, r1
 801251e:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8012520:	6878      	ldr	r0, [r7, #4]
 8012522:	f000 f888 	bl	8012636 <RTC_ExitInitMode>
 8012526:	4603      	mov	r3, r0
 8012528:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 801252a:	7bfb      	ldrb	r3, [r7, #15]
 801252c:	2b00      	cmp	r3, #0
 801252e:	d110      	bne.n	8012552 <HAL_RTC_Init+0xda>
    {
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8012530:	687b      	ldr	r3, [r7, #4]
 8012532:	681b      	ldr	r3, [r3, #0]
 8012534:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8012536:	687b      	ldr	r3, [r7, #4]
 8012538:	681b      	ldr	r3, [r3, #0]
 801253a:	f022 0208 	bic.w	r2, r2, #8
 801253e:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 8012540:	687b      	ldr	r3, [r7, #4]
 8012542:	681b      	ldr	r3, [r3, #0]
 8012544:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8012546:	687b      	ldr	r3, [r7, #4]
 8012548:	699a      	ldr	r2, [r3, #24]
 801254a:	687b      	ldr	r3, [r7, #4]
 801254c:	681b      	ldr	r3, [r3, #0]
 801254e:	430a      	orrs	r2, r1
 8012550:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8012552:	687b      	ldr	r3, [r7, #4]
 8012554:	681b      	ldr	r3, [r3, #0]
 8012556:	22ff      	movs	r2, #255	@ 0xff
 8012558:	625a      	str	r2, [r3, #36]	@ 0x24
 801255a:	e001      	b.n	8012560 <HAL_RTC_Init+0xe8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 801255c:	2300      	movs	r3, #0
 801255e:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8012560:	7bfb      	ldrb	r3, [r7, #15]
 8012562:	2b00      	cmp	r3, #0
 8012564:	d102      	bne.n	801256c <HAL_RTC_Init+0xf4>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8012566:	687b      	ldr	r3, [r7, #4]
 8012568:	2201      	movs	r2, #1
 801256a:	775a      	strb	r2, [r3, #29]
  }

  return status;
 801256c:	7bfb      	ldrb	r3, [r7, #15]
}
 801256e:	4618      	mov	r0, r3
 8012570:	3710      	adds	r7, #16
 8012572:	46bd      	mov	sp, r7
 8012574:	bd80      	pop	{r7, pc}
 8012576:	bf00      	nop
 8012578:	ff8fffbf 	.word	0xff8fffbf

0801257c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 801257c:	b580      	push	{r7, lr}
 801257e:	b084      	sub	sp, #16
 8012580:	af00      	add	r7, sp, #0
 8012582:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8012584:	2300      	movs	r3, #0
 8012586:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8012588:	687b      	ldr	r3, [r7, #4]
 801258a:	681b      	ldr	r3, [r3, #0]
 801258c:	4a0d      	ldr	r2, [pc, #52]	@ (80125c4 <HAL_RTC_WaitForSynchro+0x48>)
 801258e:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8012590:	f7fe fbc8 	bl	8010d24 <HAL_GetTick>
 8012594:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8012596:	e009      	b.n	80125ac <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8012598:	f7fe fbc4 	bl	8010d24 <HAL_GetTick>
 801259c:	4602      	mov	r2, r0
 801259e:	68fb      	ldr	r3, [r7, #12]
 80125a0:	1ad3      	subs	r3, r2, r3
 80125a2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80125a6:	d901      	bls.n	80125ac <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80125a8:	2303      	movs	r3, #3
 80125aa:	e007      	b.n	80125bc <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80125ac:	687b      	ldr	r3, [r7, #4]
 80125ae:	681b      	ldr	r3, [r3, #0]
 80125b0:	68db      	ldr	r3, [r3, #12]
 80125b2:	f003 0320 	and.w	r3, r3, #32
 80125b6:	2b00      	cmp	r3, #0
 80125b8:	d0ee      	beq.n	8012598 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 80125ba:	2300      	movs	r3, #0
}
 80125bc:	4618      	mov	r0, r3
 80125be:	3710      	adds	r7, #16
 80125c0:	46bd      	mov	sp, r7
 80125c2:	bd80      	pop	{r7, pc}
 80125c4:	0001ff5f 	.word	0x0001ff5f

080125c8 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80125c8:	b580      	push	{r7, lr}
 80125ca:	b084      	sub	sp, #16
 80125cc:	af00      	add	r7, sp, #0
 80125ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80125d0:	2300      	movs	r3, #0
 80125d2:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80125d4:	2300      	movs	r3, #0
 80125d6:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80125d8:	687b      	ldr	r3, [r7, #4]
 80125da:	681b      	ldr	r3, [r3, #0]
 80125dc:	68db      	ldr	r3, [r3, #12]
 80125de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80125e2:	2b00      	cmp	r3, #0
 80125e4:	d122      	bne.n	801262c <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80125e6:	687b      	ldr	r3, [r7, #4]
 80125e8:	681b      	ldr	r3, [r3, #0]
 80125ea:	68da      	ldr	r2, [r3, #12]
 80125ec:	687b      	ldr	r3, [r7, #4]
 80125ee:	681b      	ldr	r3, [r3, #0]
 80125f0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80125f4:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80125f6:	f7fe fb95 	bl	8010d24 <HAL_GetTick>
 80125fa:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80125fc:	e00c      	b.n	8012618 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80125fe:	f7fe fb91 	bl	8010d24 <HAL_GetTick>
 8012602:	4602      	mov	r2, r0
 8012604:	68bb      	ldr	r3, [r7, #8]
 8012606:	1ad3      	subs	r3, r2, r3
 8012608:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801260c:	d904      	bls.n	8012618 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 801260e:	687b      	ldr	r3, [r7, #4]
 8012610:	2204      	movs	r2, #4
 8012612:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8012614:	2301      	movs	r3, #1
 8012616:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8012618:	687b      	ldr	r3, [r7, #4]
 801261a:	681b      	ldr	r3, [r3, #0]
 801261c:	68db      	ldr	r3, [r3, #12]
 801261e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012622:	2b00      	cmp	r3, #0
 8012624:	d102      	bne.n	801262c <RTC_EnterInitMode+0x64>
 8012626:	7bfb      	ldrb	r3, [r7, #15]
 8012628:	2b01      	cmp	r3, #1
 801262a:	d1e8      	bne.n	80125fe <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 801262c:	7bfb      	ldrb	r3, [r7, #15]
}
 801262e:	4618      	mov	r0, r3
 8012630:	3710      	adds	r7, #16
 8012632:	46bd      	mov	sp, r7
 8012634:	bd80      	pop	{r7, pc}

08012636 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8012636:	b580      	push	{r7, lr}
 8012638:	b084      	sub	sp, #16
 801263a:	af00      	add	r7, sp, #0
 801263c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 801263e:	2300      	movs	r3, #0
 8012640:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8012642:	687b      	ldr	r3, [r7, #4]
 8012644:	681b      	ldr	r3, [r3, #0]
 8012646:	68da      	ldr	r2, [r3, #12]
 8012648:	687b      	ldr	r3, [r7, #4]
 801264a:	681b      	ldr	r3, [r3, #0]
 801264c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8012650:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8012652:	687b      	ldr	r3, [r7, #4]
 8012654:	681b      	ldr	r3, [r3, #0]
 8012656:	689b      	ldr	r3, [r3, #8]
 8012658:	f003 0320 	and.w	r3, r3, #32
 801265c:	2b00      	cmp	r3, #0
 801265e:	d10a      	bne.n	8012676 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8012660:	6878      	ldr	r0, [r7, #4]
 8012662:	f7ff ff8b 	bl	801257c <HAL_RTC_WaitForSynchro>
 8012666:	4603      	mov	r3, r0
 8012668:	2b00      	cmp	r3, #0
 801266a:	d004      	beq.n	8012676 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 801266c:	687b      	ldr	r3, [r7, #4]
 801266e:	2204      	movs	r2, #4
 8012670:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8012672:	2301      	movs	r3, #1
 8012674:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8012676:	7bfb      	ldrb	r3, [r7, #15]
}
 8012678:	4618      	mov	r0, r3
 801267a:	3710      	adds	r7, #16
 801267c:	46bd      	mov	sp, r7
 801267e:	bd80      	pop	{r7, pc}

08012680 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8012680:	b580      	push	{r7, lr}
 8012682:	b082      	sub	sp, #8
 8012684:	af00      	add	r7, sp, #0
 8012686:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8012688:	687b      	ldr	r3, [r7, #4]
 801268a:	2b00      	cmp	r3, #0
 801268c:	d101      	bne.n	8012692 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 801268e:	2301      	movs	r3, #1
 8012690:	e040      	b.n	8012714 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8012692:	687b      	ldr	r3, [r7, #4]
 8012694:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8012696:	2b00      	cmp	r3, #0
 8012698:	d106      	bne.n	80126a8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 801269a:	687b      	ldr	r3, [r7, #4]
 801269c:	2200      	movs	r2, #0
 801269e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80126a2:	6878      	ldr	r0, [r7, #4]
 80126a4:	f7fe f976 	bl	8010994 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80126a8:	687b      	ldr	r3, [r7, #4]
 80126aa:	2224      	movs	r2, #36	@ 0x24
 80126ac:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80126ae:	687b      	ldr	r3, [r7, #4]
 80126b0:	681b      	ldr	r3, [r3, #0]
 80126b2:	681a      	ldr	r2, [r3, #0]
 80126b4:	687b      	ldr	r3, [r7, #4]
 80126b6:	681b      	ldr	r3, [r3, #0]
 80126b8:	f022 0201 	bic.w	r2, r2, #1
 80126bc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80126be:	687b      	ldr	r3, [r7, #4]
 80126c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80126c2:	2b00      	cmp	r3, #0
 80126c4:	d002      	beq.n	80126cc <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80126c6:	6878      	ldr	r0, [r7, #4]
 80126c8:	f000 fa8c 	bl	8012be4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80126cc:	6878      	ldr	r0, [r7, #4]
 80126ce:	f000 f825 	bl	801271c <UART_SetConfig>
 80126d2:	4603      	mov	r3, r0
 80126d4:	2b01      	cmp	r3, #1
 80126d6:	d101      	bne.n	80126dc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80126d8:	2301      	movs	r3, #1
 80126da:	e01b      	b.n	8012714 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80126dc:	687b      	ldr	r3, [r7, #4]
 80126de:	681b      	ldr	r3, [r3, #0]
 80126e0:	685a      	ldr	r2, [r3, #4]
 80126e2:	687b      	ldr	r3, [r7, #4]
 80126e4:	681b      	ldr	r3, [r3, #0]
 80126e6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80126ea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80126ec:	687b      	ldr	r3, [r7, #4]
 80126ee:	681b      	ldr	r3, [r3, #0]
 80126f0:	689a      	ldr	r2, [r3, #8]
 80126f2:	687b      	ldr	r3, [r7, #4]
 80126f4:	681b      	ldr	r3, [r3, #0]
 80126f6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80126fa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80126fc:	687b      	ldr	r3, [r7, #4]
 80126fe:	681b      	ldr	r3, [r3, #0]
 8012700:	681a      	ldr	r2, [r3, #0]
 8012702:	687b      	ldr	r3, [r7, #4]
 8012704:	681b      	ldr	r3, [r3, #0]
 8012706:	f042 0201 	orr.w	r2, r2, #1
 801270a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 801270c:	6878      	ldr	r0, [r7, #4]
 801270e:	f000 fb0b 	bl	8012d28 <UART_CheckIdleState>
 8012712:	4603      	mov	r3, r0
}
 8012714:	4618      	mov	r0, r3
 8012716:	3708      	adds	r7, #8
 8012718:	46bd      	mov	sp, r7
 801271a:	bd80      	pop	{r7, pc}

0801271c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 801271c:	b580      	push	{r7, lr}
 801271e:	b088      	sub	sp, #32
 8012720:	af00      	add	r7, sp, #0
 8012722:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8012724:	2300      	movs	r3, #0
 8012726:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8012728:	687b      	ldr	r3, [r7, #4]
 801272a:	689a      	ldr	r2, [r3, #8]
 801272c:	687b      	ldr	r3, [r7, #4]
 801272e:	691b      	ldr	r3, [r3, #16]
 8012730:	431a      	orrs	r2, r3
 8012732:	687b      	ldr	r3, [r7, #4]
 8012734:	695b      	ldr	r3, [r3, #20]
 8012736:	431a      	orrs	r2, r3
 8012738:	687b      	ldr	r3, [r7, #4]
 801273a:	69db      	ldr	r3, [r3, #28]
 801273c:	4313      	orrs	r3, r2
 801273e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8012740:	687b      	ldr	r3, [r7, #4]
 8012742:	681b      	ldr	r3, [r3, #0]
 8012744:	681a      	ldr	r2, [r3, #0]
 8012746:	4ba6      	ldr	r3, [pc, #664]	@ (80129e0 <UART_SetConfig+0x2c4>)
 8012748:	4013      	ands	r3, r2
 801274a:	687a      	ldr	r2, [r7, #4]
 801274c:	6812      	ldr	r2, [r2, #0]
 801274e:	6979      	ldr	r1, [r7, #20]
 8012750:	430b      	orrs	r3, r1
 8012752:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8012754:	687b      	ldr	r3, [r7, #4]
 8012756:	681b      	ldr	r3, [r3, #0]
 8012758:	685b      	ldr	r3, [r3, #4]
 801275a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 801275e:	687b      	ldr	r3, [r7, #4]
 8012760:	68da      	ldr	r2, [r3, #12]
 8012762:	687b      	ldr	r3, [r7, #4]
 8012764:	681b      	ldr	r3, [r3, #0]
 8012766:	430a      	orrs	r2, r1
 8012768:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 801276a:	687b      	ldr	r3, [r7, #4]
 801276c:	699b      	ldr	r3, [r3, #24]
 801276e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8012770:	687b      	ldr	r3, [r7, #4]
 8012772:	6a1b      	ldr	r3, [r3, #32]
 8012774:	697a      	ldr	r2, [r7, #20]
 8012776:	4313      	orrs	r3, r2
 8012778:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 801277a:	687b      	ldr	r3, [r7, #4]
 801277c:	681b      	ldr	r3, [r3, #0]
 801277e:	689b      	ldr	r3, [r3, #8]
 8012780:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8012784:	687b      	ldr	r3, [r7, #4]
 8012786:	681b      	ldr	r3, [r3, #0]
 8012788:	697a      	ldr	r2, [r7, #20]
 801278a:	430a      	orrs	r2, r1
 801278c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 801278e:	687b      	ldr	r3, [r7, #4]
 8012790:	681b      	ldr	r3, [r3, #0]
 8012792:	4a94      	ldr	r2, [pc, #592]	@ (80129e4 <UART_SetConfig+0x2c8>)
 8012794:	4293      	cmp	r3, r2
 8012796:	d120      	bne.n	80127da <UART_SetConfig+0xbe>
 8012798:	4b93      	ldr	r3, [pc, #588]	@ (80129e8 <UART_SetConfig+0x2cc>)
 801279a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801279e:	f003 0303 	and.w	r3, r3, #3
 80127a2:	2b03      	cmp	r3, #3
 80127a4:	d816      	bhi.n	80127d4 <UART_SetConfig+0xb8>
 80127a6:	a201      	add	r2, pc, #4	@ (adr r2, 80127ac <UART_SetConfig+0x90>)
 80127a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80127ac:	080127bd 	.word	0x080127bd
 80127b0:	080127c9 	.word	0x080127c9
 80127b4:	080127c3 	.word	0x080127c3
 80127b8:	080127cf 	.word	0x080127cf
 80127bc:	2301      	movs	r3, #1
 80127be:	77fb      	strb	r3, [r7, #31]
 80127c0:	e150      	b.n	8012a64 <UART_SetConfig+0x348>
 80127c2:	2302      	movs	r3, #2
 80127c4:	77fb      	strb	r3, [r7, #31]
 80127c6:	e14d      	b.n	8012a64 <UART_SetConfig+0x348>
 80127c8:	2304      	movs	r3, #4
 80127ca:	77fb      	strb	r3, [r7, #31]
 80127cc:	e14a      	b.n	8012a64 <UART_SetConfig+0x348>
 80127ce:	2308      	movs	r3, #8
 80127d0:	77fb      	strb	r3, [r7, #31]
 80127d2:	e147      	b.n	8012a64 <UART_SetConfig+0x348>
 80127d4:	2310      	movs	r3, #16
 80127d6:	77fb      	strb	r3, [r7, #31]
 80127d8:	e144      	b.n	8012a64 <UART_SetConfig+0x348>
 80127da:	687b      	ldr	r3, [r7, #4]
 80127dc:	681b      	ldr	r3, [r3, #0]
 80127de:	4a83      	ldr	r2, [pc, #524]	@ (80129ec <UART_SetConfig+0x2d0>)
 80127e0:	4293      	cmp	r3, r2
 80127e2:	d132      	bne.n	801284a <UART_SetConfig+0x12e>
 80127e4:	4b80      	ldr	r3, [pc, #512]	@ (80129e8 <UART_SetConfig+0x2cc>)
 80127e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80127ea:	f003 030c 	and.w	r3, r3, #12
 80127ee:	2b0c      	cmp	r3, #12
 80127f0:	d828      	bhi.n	8012844 <UART_SetConfig+0x128>
 80127f2:	a201      	add	r2, pc, #4	@ (adr r2, 80127f8 <UART_SetConfig+0xdc>)
 80127f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80127f8:	0801282d 	.word	0x0801282d
 80127fc:	08012845 	.word	0x08012845
 8012800:	08012845 	.word	0x08012845
 8012804:	08012845 	.word	0x08012845
 8012808:	08012839 	.word	0x08012839
 801280c:	08012845 	.word	0x08012845
 8012810:	08012845 	.word	0x08012845
 8012814:	08012845 	.word	0x08012845
 8012818:	08012833 	.word	0x08012833
 801281c:	08012845 	.word	0x08012845
 8012820:	08012845 	.word	0x08012845
 8012824:	08012845 	.word	0x08012845
 8012828:	0801283f 	.word	0x0801283f
 801282c:	2300      	movs	r3, #0
 801282e:	77fb      	strb	r3, [r7, #31]
 8012830:	e118      	b.n	8012a64 <UART_SetConfig+0x348>
 8012832:	2302      	movs	r3, #2
 8012834:	77fb      	strb	r3, [r7, #31]
 8012836:	e115      	b.n	8012a64 <UART_SetConfig+0x348>
 8012838:	2304      	movs	r3, #4
 801283a:	77fb      	strb	r3, [r7, #31]
 801283c:	e112      	b.n	8012a64 <UART_SetConfig+0x348>
 801283e:	2308      	movs	r3, #8
 8012840:	77fb      	strb	r3, [r7, #31]
 8012842:	e10f      	b.n	8012a64 <UART_SetConfig+0x348>
 8012844:	2310      	movs	r3, #16
 8012846:	77fb      	strb	r3, [r7, #31]
 8012848:	e10c      	b.n	8012a64 <UART_SetConfig+0x348>
 801284a:	687b      	ldr	r3, [r7, #4]
 801284c:	681b      	ldr	r3, [r3, #0]
 801284e:	4a68      	ldr	r2, [pc, #416]	@ (80129f0 <UART_SetConfig+0x2d4>)
 8012850:	4293      	cmp	r3, r2
 8012852:	d120      	bne.n	8012896 <UART_SetConfig+0x17a>
 8012854:	4b64      	ldr	r3, [pc, #400]	@ (80129e8 <UART_SetConfig+0x2cc>)
 8012856:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801285a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 801285e:	2b30      	cmp	r3, #48	@ 0x30
 8012860:	d013      	beq.n	801288a <UART_SetConfig+0x16e>
 8012862:	2b30      	cmp	r3, #48	@ 0x30
 8012864:	d814      	bhi.n	8012890 <UART_SetConfig+0x174>
 8012866:	2b20      	cmp	r3, #32
 8012868:	d009      	beq.n	801287e <UART_SetConfig+0x162>
 801286a:	2b20      	cmp	r3, #32
 801286c:	d810      	bhi.n	8012890 <UART_SetConfig+0x174>
 801286e:	2b00      	cmp	r3, #0
 8012870:	d002      	beq.n	8012878 <UART_SetConfig+0x15c>
 8012872:	2b10      	cmp	r3, #16
 8012874:	d006      	beq.n	8012884 <UART_SetConfig+0x168>
 8012876:	e00b      	b.n	8012890 <UART_SetConfig+0x174>
 8012878:	2300      	movs	r3, #0
 801287a:	77fb      	strb	r3, [r7, #31]
 801287c:	e0f2      	b.n	8012a64 <UART_SetConfig+0x348>
 801287e:	2302      	movs	r3, #2
 8012880:	77fb      	strb	r3, [r7, #31]
 8012882:	e0ef      	b.n	8012a64 <UART_SetConfig+0x348>
 8012884:	2304      	movs	r3, #4
 8012886:	77fb      	strb	r3, [r7, #31]
 8012888:	e0ec      	b.n	8012a64 <UART_SetConfig+0x348>
 801288a:	2308      	movs	r3, #8
 801288c:	77fb      	strb	r3, [r7, #31]
 801288e:	e0e9      	b.n	8012a64 <UART_SetConfig+0x348>
 8012890:	2310      	movs	r3, #16
 8012892:	77fb      	strb	r3, [r7, #31]
 8012894:	e0e6      	b.n	8012a64 <UART_SetConfig+0x348>
 8012896:	687b      	ldr	r3, [r7, #4]
 8012898:	681b      	ldr	r3, [r3, #0]
 801289a:	4a56      	ldr	r2, [pc, #344]	@ (80129f4 <UART_SetConfig+0x2d8>)
 801289c:	4293      	cmp	r3, r2
 801289e:	d120      	bne.n	80128e2 <UART_SetConfig+0x1c6>
 80128a0:	4b51      	ldr	r3, [pc, #324]	@ (80129e8 <UART_SetConfig+0x2cc>)
 80128a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80128a6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80128aa:	2bc0      	cmp	r3, #192	@ 0xc0
 80128ac:	d013      	beq.n	80128d6 <UART_SetConfig+0x1ba>
 80128ae:	2bc0      	cmp	r3, #192	@ 0xc0
 80128b0:	d814      	bhi.n	80128dc <UART_SetConfig+0x1c0>
 80128b2:	2b80      	cmp	r3, #128	@ 0x80
 80128b4:	d009      	beq.n	80128ca <UART_SetConfig+0x1ae>
 80128b6:	2b80      	cmp	r3, #128	@ 0x80
 80128b8:	d810      	bhi.n	80128dc <UART_SetConfig+0x1c0>
 80128ba:	2b00      	cmp	r3, #0
 80128bc:	d002      	beq.n	80128c4 <UART_SetConfig+0x1a8>
 80128be:	2b40      	cmp	r3, #64	@ 0x40
 80128c0:	d006      	beq.n	80128d0 <UART_SetConfig+0x1b4>
 80128c2:	e00b      	b.n	80128dc <UART_SetConfig+0x1c0>
 80128c4:	2300      	movs	r3, #0
 80128c6:	77fb      	strb	r3, [r7, #31]
 80128c8:	e0cc      	b.n	8012a64 <UART_SetConfig+0x348>
 80128ca:	2302      	movs	r3, #2
 80128cc:	77fb      	strb	r3, [r7, #31]
 80128ce:	e0c9      	b.n	8012a64 <UART_SetConfig+0x348>
 80128d0:	2304      	movs	r3, #4
 80128d2:	77fb      	strb	r3, [r7, #31]
 80128d4:	e0c6      	b.n	8012a64 <UART_SetConfig+0x348>
 80128d6:	2308      	movs	r3, #8
 80128d8:	77fb      	strb	r3, [r7, #31]
 80128da:	e0c3      	b.n	8012a64 <UART_SetConfig+0x348>
 80128dc:	2310      	movs	r3, #16
 80128de:	77fb      	strb	r3, [r7, #31]
 80128e0:	e0c0      	b.n	8012a64 <UART_SetConfig+0x348>
 80128e2:	687b      	ldr	r3, [r7, #4]
 80128e4:	681b      	ldr	r3, [r3, #0]
 80128e6:	4a44      	ldr	r2, [pc, #272]	@ (80129f8 <UART_SetConfig+0x2dc>)
 80128e8:	4293      	cmp	r3, r2
 80128ea:	d125      	bne.n	8012938 <UART_SetConfig+0x21c>
 80128ec:	4b3e      	ldr	r3, [pc, #248]	@ (80129e8 <UART_SetConfig+0x2cc>)
 80128ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80128f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80128f6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80128fa:	d017      	beq.n	801292c <UART_SetConfig+0x210>
 80128fc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8012900:	d817      	bhi.n	8012932 <UART_SetConfig+0x216>
 8012902:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012906:	d00b      	beq.n	8012920 <UART_SetConfig+0x204>
 8012908:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801290c:	d811      	bhi.n	8012932 <UART_SetConfig+0x216>
 801290e:	2b00      	cmp	r3, #0
 8012910:	d003      	beq.n	801291a <UART_SetConfig+0x1fe>
 8012912:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8012916:	d006      	beq.n	8012926 <UART_SetConfig+0x20a>
 8012918:	e00b      	b.n	8012932 <UART_SetConfig+0x216>
 801291a:	2300      	movs	r3, #0
 801291c:	77fb      	strb	r3, [r7, #31]
 801291e:	e0a1      	b.n	8012a64 <UART_SetConfig+0x348>
 8012920:	2302      	movs	r3, #2
 8012922:	77fb      	strb	r3, [r7, #31]
 8012924:	e09e      	b.n	8012a64 <UART_SetConfig+0x348>
 8012926:	2304      	movs	r3, #4
 8012928:	77fb      	strb	r3, [r7, #31]
 801292a:	e09b      	b.n	8012a64 <UART_SetConfig+0x348>
 801292c:	2308      	movs	r3, #8
 801292e:	77fb      	strb	r3, [r7, #31]
 8012930:	e098      	b.n	8012a64 <UART_SetConfig+0x348>
 8012932:	2310      	movs	r3, #16
 8012934:	77fb      	strb	r3, [r7, #31]
 8012936:	e095      	b.n	8012a64 <UART_SetConfig+0x348>
 8012938:	687b      	ldr	r3, [r7, #4]
 801293a:	681b      	ldr	r3, [r3, #0]
 801293c:	4a2f      	ldr	r2, [pc, #188]	@ (80129fc <UART_SetConfig+0x2e0>)
 801293e:	4293      	cmp	r3, r2
 8012940:	d125      	bne.n	801298e <UART_SetConfig+0x272>
 8012942:	4b29      	ldr	r3, [pc, #164]	@ (80129e8 <UART_SetConfig+0x2cc>)
 8012944:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012948:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 801294c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8012950:	d017      	beq.n	8012982 <UART_SetConfig+0x266>
 8012952:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8012956:	d817      	bhi.n	8012988 <UART_SetConfig+0x26c>
 8012958:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801295c:	d00b      	beq.n	8012976 <UART_SetConfig+0x25a>
 801295e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8012962:	d811      	bhi.n	8012988 <UART_SetConfig+0x26c>
 8012964:	2b00      	cmp	r3, #0
 8012966:	d003      	beq.n	8012970 <UART_SetConfig+0x254>
 8012968:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801296c:	d006      	beq.n	801297c <UART_SetConfig+0x260>
 801296e:	e00b      	b.n	8012988 <UART_SetConfig+0x26c>
 8012970:	2301      	movs	r3, #1
 8012972:	77fb      	strb	r3, [r7, #31]
 8012974:	e076      	b.n	8012a64 <UART_SetConfig+0x348>
 8012976:	2302      	movs	r3, #2
 8012978:	77fb      	strb	r3, [r7, #31]
 801297a:	e073      	b.n	8012a64 <UART_SetConfig+0x348>
 801297c:	2304      	movs	r3, #4
 801297e:	77fb      	strb	r3, [r7, #31]
 8012980:	e070      	b.n	8012a64 <UART_SetConfig+0x348>
 8012982:	2308      	movs	r3, #8
 8012984:	77fb      	strb	r3, [r7, #31]
 8012986:	e06d      	b.n	8012a64 <UART_SetConfig+0x348>
 8012988:	2310      	movs	r3, #16
 801298a:	77fb      	strb	r3, [r7, #31]
 801298c:	e06a      	b.n	8012a64 <UART_SetConfig+0x348>
 801298e:	687b      	ldr	r3, [r7, #4]
 8012990:	681b      	ldr	r3, [r3, #0]
 8012992:	4a1b      	ldr	r2, [pc, #108]	@ (8012a00 <UART_SetConfig+0x2e4>)
 8012994:	4293      	cmp	r3, r2
 8012996:	d138      	bne.n	8012a0a <UART_SetConfig+0x2ee>
 8012998:	4b13      	ldr	r3, [pc, #76]	@ (80129e8 <UART_SetConfig+0x2cc>)
 801299a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801299e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80129a2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80129a6:	d017      	beq.n	80129d8 <UART_SetConfig+0x2bc>
 80129a8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80129ac:	d82a      	bhi.n	8012a04 <UART_SetConfig+0x2e8>
 80129ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80129b2:	d00b      	beq.n	80129cc <UART_SetConfig+0x2b0>
 80129b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80129b8:	d824      	bhi.n	8012a04 <UART_SetConfig+0x2e8>
 80129ba:	2b00      	cmp	r3, #0
 80129bc:	d003      	beq.n	80129c6 <UART_SetConfig+0x2aa>
 80129be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80129c2:	d006      	beq.n	80129d2 <UART_SetConfig+0x2b6>
 80129c4:	e01e      	b.n	8012a04 <UART_SetConfig+0x2e8>
 80129c6:	2300      	movs	r3, #0
 80129c8:	77fb      	strb	r3, [r7, #31]
 80129ca:	e04b      	b.n	8012a64 <UART_SetConfig+0x348>
 80129cc:	2302      	movs	r3, #2
 80129ce:	77fb      	strb	r3, [r7, #31]
 80129d0:	e048      	b.n	8012a64 <UART_SetConfig+0x348>
 80129d2:	2304      	movs	r3, #4
 80129d4:	77fb      	strb	r3, [r7, #31]
 80129d6:	e045      	b.n	8012a64 <UART_SetConfig+0x348>
 80129d8:	2308      	movs	r3, #8
 80129da:	77fb      	strb	r3, [r7, #31]
 80129dc:	e042      	b.n	8012a64 <UART_SetConfig+0x348>
 80129de:	bf00      	nop
 80129e0:	efff69f3 	.word	0xefff69f3
 80129e4:	40011000 	.word	0x40011000
 80129e8:	40023800 	.word	0x40023800
 80129ec:	40004400 	.word	0x40004400
 80129f0:	40004800 	.word	0x40004800
 80129f4:	40004c00 	.word	0x40004c00
 80129f8:	40005000 	.word	0x40005000
 80129fc:	40011400 	.word	0x40011400
 8012a00:	40007800 	.word	0x40007800
 8012a04:	2310      	movs	r3, #16
 8012a06:	77fb      	strb	r3, [r7, #31]
 8012a08:	e02c      	b.n	8012a64 <UART_SetConfig+0x348>
 8012a0a:	687b      	ldr	r3, [r7, #4]
 8012a0c:	681b      	ldr	r3, [r3, #0]
 8012a0e:	4a72      	ldr	r2, [pc, #456]	@ (8012bd8 <UART_SetConfig+0x4bc>)
 8012a10:	4293      	cmp	r3, r2
 8012a12:	d125      	bne.n	8012a60 <UART_SetConfig+0x344>
 8012a14:	4b71      	ldr	r3, [pc, #452]	@ (8012bdc <UART_SetConfig+0x4c0>)
 8012a16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012a1a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8012a1e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8012a22:	d017      	beq.n	8012a54 <UART_SetConfig+0x338>
 8012a24:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8012a28:	d817      	bhi.n	8012a5a <UART_SetConfig+0x33e>
 8012a2a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8012a2e:	d00b      	beq.n	8012a48 <UART_SetConfig+0x32c>
 8012a30:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8012a34:	d811      	bhi.n	8012a5a <UART_SetConfig+0x33e>
 8012a36:	2b00      	cmp	r3, #0
 8012a38:	d003      	beq.n	8012a42 <UART_SetConfig+0x326>
 8012a3a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8012a3e:	d006      	beq.n	8012a4e <UART_SetConfig+0x332>
 8012a40:	e00b      	b.n	8012a5a <UART_SetConfig+0x33e>
 8012a42:	2300      	movs	r3, #0
 8012a44:	77fb      	strb	r3, [r7, #31]
 8012a46:	e00d      	b.n	8012a64 <UART_SetConfig+0x348>
 8012a48:	2302      	movs	r3, #2
 8012a4a:	77fb      	strb	r3, [r7, #31]
 8012a4c:	e00a      	b.n	8012a64 <UART_SetConfig+0x348>
 8012a4e:	2304      	movs	r3, #4
 8012a50:	77fb      	strb	r3, [r7, #31]
 8012a52:	e007      	b.n	8012a64 <UART_SetConfig+0x348>
 8012a54:	2308      	movs	r3, #8
 8012a56:	77fb      	strb	r3, [r7, #31]
 8012a58:	e004      	b.n	8012a64 <UART_SetConfig+0x348>
 8012a5a:	2310      	movs	r3, #16
 8012a5c:	77fb      	strb	r3, [r7, #31]
 8012a5e:	e001      	b.n	8012a64 <UART_SetConfig+0x348>
 8012a60:	2310      	movs	r3, #16
 8012a62:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8012a64:	687b      	ldr	r3, [r7, #4]
 8012a66:	69db      	ldr	r3, [r3, #28]
 8012a68:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8012a6c:	d15b      	bne.n	8012b26 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8012a6e:	7ffb      	ldrb	r3, [r7, #31]
 8012a70:	2b08      	cmp	r3, #8
 8012a72:	d828      	bhi.n	8012ac6 <UART_SetConfig+0x3aa>
 8012a74:	a201      	add	r2, pc, #4	@ (adr r2, 8012a7c <UART_SetConfig+0x360>)
 8012a76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012a7a:	bf00      	nop
 8012a7c:	08012aa1 	.word	0x08012aa1
 8012a80:	08012aa9 	.word	0x08012aa9
 8012a84:	08012ab1 	.word	0x08012ab1
 8012a88:	08012ac7 	.word	0x08012ac7
 8012a8c:	08012ab7 	.word	0x08012ab7
 8012a90:	08012ac7 	.word	0x08012ac7
 8012a94:	08012ac7 	.word	0x08012ac7
 8012a98:	08012ac7 	.word	0x08012ac7
 8012a9c:	08012abf 	.word	0x08012abf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8012aa0:	f7ff f8d2 	bl	8011c48 <HAL_RCC_GetPCLK1Freq>
 8012aa4:	61b8      	str	r0, [r7, #24]
        break;
 8012aa6:	e013      	b.n	8012ad0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8012aa8:	f7ff f8e2 	bl	8011c70 <HAL_RCC_GetPCLK2Freq>
 8012aac:	61b8      	str	r0, [r7, #24]
        break;
 8012aae:	e00f      	b.n	8012ad0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8012ab0:	4b4b      	ldr	r3, [pc, #300]	@ (8012be0 <UART_SetConfig+0x4c4>)
 8012ab2:	61bb      	str	r3, [r7, #24]
        break;
 8012ab4:	e00c      	b.n	8012ad0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8012ab6:	f7fe fff5 	bl	8011aa4 <HAL_RCC_GetSysClockFreq>
 8012aba:	61b8      	str	r0, [r7, #24]
        break;
 8012abc:	e008      	b.n	8012ad0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8012abe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8012ac2:	61bb      	str	r3, [r7, #24]
        break;
 8012ac4:	e004      	b.n	8012ad0 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8012ac6:	2300      	movs	r3, #0
 8012ac8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8012aca:	2301      	movs	r3, #1
 8012acc:	77bb      	strb	r3, [r7, #30]
        break;
 8012ace:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8012ad0:	69bb      	ldr	r3, [r7, #24]
 8012ad2:	2b00      	cmp	r3, #0
 8012ad4:	d074      	beq.n	8012bc0 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8012ad6:	69bb      	ldr	r3, [r7, #24]
 8012ad8:	005a      	lsls	r2, r3, #1
 8012ada:	687b      	ldr	r3, [r7, #4]
 8012adc:	685b      	ldr	r3, [r3, #4]
 8012ade:	085b      	lsrs	r3, r3, #1
 8012ae0:	441a      	add	r2, r3
 8012ae2:	687b      	ldr	r3, [r7, #4]
 8012ae4:	685b      	ldr	r3, [r3, #4]
 8012ae6:	fbb2 f3f3 	udiv	r3, r2, r3
 8012aea:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8012aec:	693b      	ldr	r3, [r7, #16]
 8012aee:	2b0f      	cmp	r3, #15
 8012af0:	d916      	bls.n	8012b20 <UART_SetConfig+0x404>
 8012af2:	693b      	ldr	r3, [r7, #16]
 8012af4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012af8:	d212      	bcs.n	8012b20 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8012afa:	693b      	ldr	r3, [r7, #16]
 8012afc:	b29b      	uxth	r3, r3
 8012afe:	f023 030f 	bic.w	r3, r3, #15
 8012b02:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8012b04:	693b      	ldr	r3, [r7, #16]
 8012b06:	085b      	lsrs	r3, r3, #1
 8012b08:	b29b      	uxth	r3, r3
 8012b0a:	f003 0307 	and.w	r3, r3, #7
 8012b0e:	b29a      	uxth	r2, r3
 8012b10:	89fb      	ldrh	r3, [r7, #14]
 8012b12:	4313      	orrs	r3, r2
 8012b14:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8012b16:	687b      	ldr	r3, [r7, #4]
 8012b18:	681b      	ldr	r3, [r3, #0]
 8012b1a:	89fa      	ldrh	r2, [r7, #14]
 8012b1c:	60da      	str	r2, [r3, #12]
 8012b1e:	e04f      	b.n	8012bc0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8012b20:	2301      	movs	r3, #1
 8012b22:	77bb      	strb	r3, [r7, #30]
 8012b24:	e04c      	b.n	8012bc0 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8012b26:	7ffb      	ldrb	r3, [r7, #31]
 8012b28:	2b08      	cmp	r3, #8
 8012b2a:	d828      	bhi.n	8012b7e <UART_SetConfig+0x462>
 8012b2c:	a201      	add	r2, pc, #4	@ (adr r2, 8012b34 <UART_SetConfig+0x418>)
 8012b2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012b32:	bf00      	nop
 8012b34:	08012b59 	.word	0x08012b59
 8012b38:	08012b61 	.word	0x08012b61
 8012b3c:	08012b69 	.word	0x08012b69
 8012b40:	08012b7f 	.word	0x08012b7f
 8012b44:	08012b6f 	.word	0x08012b6f
 8012b48:	08012b7f 	.word	0x08012b7f
 8012b4c:	08012b7f 	.word	0x08012b7f
 8012b50:	08012b7f 	.word	0x08012b7f
 8012b54:	08012b77 	.word	0x08012b77
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8012b58:	f7ff f876 	bl	8011c48 <HAL_RCC_GetPCLK1Freq>
 8012b5c:	61b8      	str	r0, [r7, #24]
        break;
 8012b5e:	e013      	b.n	8012b88 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8012b60:	f7ff f886 	bl	8011c70 <HAL_RCC_GetPCLK2Freq>
 8012b64:	61b8      	str	r0, [r7, #24]
        break;
 8012b66:	e00f      	b.n	8012b88 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8012b68:	4b1d      	ldr	r3, [pc, #116]	@ (8012be0 <UART_SetConfig+0x4c4>)
 8012b6a:	61bb      	str	r3, [r7, #24]
        break;
 8012b6c:	e00c      	b.n	8012b88 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8012b6e:	f7fe ff99 	bl	8011aa4 <HAL_RCC_GetSysClockFreq>
 8012b72:	61b8      	str	r0, [r7, #24]
        break;
 8012b74:	e008      	b.n	8012b88 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8012b76:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8012b7a:	61bb      	str	r3, [r7, #24]
        break;
 8012b7c:	e004      	b.n	8012b88 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8012b7e:	2300      	movs	r3, #0
 8012b80:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8012b82:	2301      	movs	r3, #1
 8012b84:	77bb      	strb	r3, [r7, #30]
        break;
 8012b86:	bf00      	nop
    }

    if (pclk != 0U)
 8012b88:	69bb      	ldr	r3, [r7, #24]
 8012b8a:	2b00      	cmp	r3, #0
 8012b8c:	d018      	beq.n	8012bc0 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8012b8e:	687b      	ldr	r3, [r7, #4]
 8012b90:	685b      	ldr	r3, [r3, #4]
 8012b92:	085a      	lsrs	r2, r3, #1
 8012b94:	69bb      	ldr	r3, [r7, #24]
 8012b96:	441a      	add	r2, r3
 8012b98:	687b      	ldr	r3, [r7, #4]
 8012b9a:	685b      	ldr	r3, [r3, #4]
 8012b9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8012ba0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8012ba2:	693b      	ldr	r3, [r7, #16]
 8012ba4:	2b0f      	cmp	r3, #15
 8012ba6:	d909      	bls.n	8012bbc <UART_SetConfig+0x4a0>
 8012ba8:	693b      	ldr	r3, [r7, #16]
 8012baa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012bae:	d205      	bcs.n	8012bbc <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8012bb0:	693b      	ldr	r3, [r7, #16]
 8012bb2:	b29a      	uxth	r2, r3
 8012bb4:	687b      	ldr	r3, [r7, #4]
 8012bb6:	681b      	ldr	r3, [r3, #0]
 8012bb8:	60da      	str	r2, [r3, #12]
 8012bba:	e001      	b.n	8012bc0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8012bbc:	2301      	movs	r3, #1
 8012bbe:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8012bc0:	687b      	ldr	r3, [r7, #4]
 8012bc2:	2200      	movs	r2, #0
 8012bc4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8012bc6:	687b      	ldr	r3, [r7, #4]
 8012bc8:	2200      	movs	r2, #0
 8012bca:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8012bcc:	7fbb      	ldrb	r3, [r7, #30]
}
 8012bce:	4618      	mov	r0, r3
 8012bd0:	3720      	adds	r7, #32
 8012bd2:	46bd      	mov	sp, r7
 8012bd4:	bd80      	pop	{r7, pc}
 8012bd6:	bf00      	nop
 8012bd8:	40007c00 	.word	0x40007c00
 8012bdc:	40023800 	.word	0x40023800
 8012be0:	00f42400 	.word	0x00f42400

08012be4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8012be4:	b480      	push	{r7}
 8012be6:	b083      	sub	sp, #12
 8012be8:	af00      	add	r7, sp, #0
 8012bea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8012bec:	687b      	ldr	r3, [r7, #4]
 8012bee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012bf0:	f003 0308 	and.w	r3, r3, #8
 8012bf4:	2b00      	cmp	r3, #0
 8012bf6:	d00a      	beq.n	8012c0e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8012bf8:	687b      	ldr	r3, [r7, #4]
 8012bfa:	681b      	ldr	r3, [r3, #0]
 8012bfc:	685b      	ldr	r3, [r3, #4]
 8012bfe:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8012c02:	687b      	ldr	r3, [r7, #4]
 8012c04:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8012c06:	687b      	ldr	r3, [r7, #4]
 8012c08:	681b      	ldr	r3, [r3, #0]
 8012c0a:	430a      	orrs	r2, r1
 8012c0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8012c0e:	687b      	ldr	r3, [r7, #4]
 8012c10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012c12:	f003 0301 	and.w	r3, r3, #1
 8012c16:	2b00      	cmp	r3, #0
 8012c18:	d00a      	beq.n	8012c30 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8012c1a:	687b      	ldr	r3, [r7, #4]
 8012c1c:	681b      	ldr	r3, [r3, #0]
 8012c1e:	685b      	ldr	r3, [r3, #4]
 8012c20:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8012c24:	687b      	ldr	r3, [r7, #4]
 8012c26:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8012c28:	687b      	ldr	r3, [r7, #4]
 8012c2a:	681b      	ldr	r3, [r3, #0]
 8012c2c:	430a      	orrs	r2, r1
 8012c2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8012c30:	687b      	ldr	r3, [r7, #4]
 8012c32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012c34:	f003 0302 	and.w	r3, r3, #2
 8012c38:	2b00      	cmp	r3, #0
 8012c3a:	d00a      	beq.n	8012c52 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8012c3c:	687b      	ldr	r3, [r7, #4]
 8012c3e:	681b      	ldr	r3, [r3, #0]
 8012c40:	685b      	ldr	r3, [r3, #4]
 8012c42:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8012c46:	687b      	ldr	r3, [r7, #4]
 8012c48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012c4a:	687b      	ldr	r3, [r7, #4]
 8012c4c:	681b      	ldr	r3, [r3, #0]
 8012c4e:	430a      	orrs	r2, r1
 8012c50:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8012c52:	687b      	ldr	r3, [r7, #4]
 8012c54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012c56:	f003 0304 	and.w	r3, r3, #4
 8012c5a:	2b00      	cmp	r3, #0
 8012c5c:	d00a      	beq.n	8012c74 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8012c5e:	687b      	ldr	r3, [r7, #4]
 8012c60:	681b      	ldr	r3, [r3, #0]
 8012c62:	685b      	ldr	r3, [r3, #4]
 8012c64:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8012c68:	687b      	ldr	r3, [r7, #4]
 8012c6a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8012c6c:	687b      	ldr	r3, [r7, #4]
 8012c6e:	681b      	ldr	r3, [r3, #0]
 8012c70:	430a      	orrs	r2, r1
 8012c72:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8012c74:	687b      	ldr	r3, [r7, #4]
 8012c76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012c78:	f003 0310 	and.w	r3, r3, #16
 8012c7c:	2b00      	cmp	r3, #0
 8012c7e:	d00a      	beq.n	8012c96 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8012c80:	687b      	ldr	r3, [r7, #4]
 8012c82:	681b      	ldr	r3, [r3, #0]
 8012c84:	689b      	ldr	r3, [r3, #8]
 8012c86:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8012c8a:	687b      	ldr	r3, [r7, #4]
 8012c8c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8012c8e:	687b      	ldr	r3, [r7, #4]
 8012c90:	681b      	ldr	r3, [r3, #0]
 8012c92:	430a      	orrs	r2, r1
 8012c94:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8012c96:	687b      	ldr	r3, [r7, #4]
 8012c98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012c9a:	f003 0320 	and.w	r3, r3, #32
 8012c9e:	2b00      	cmp	r3, #0
 8012ca0:	d00a      	beq.n	8012cb8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8012ca2:	687b      	ldr	r3, [r7, #4]
 8012ca4:	681b      	ldr	r3, [r3, #0]
 8012ca6:	689b      	ldr	r3, [r3, #8]
 8012ca8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8012cac:	687b      	ldr	r3, [r7, #4]
 8012cae:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8012cb0:	687b      	ldr	r3, [r7, #4]
 8012cb2:	681b      	ldr	r3, [r3, #0]
 8012cb4:	430a      	orrs	r2, r1
 8012cb6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8012cb8:	687b      	ldr	r3, [r7, #4]
 8012cba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012cbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012cc0:	2b00      	cmp	r3, #0
 8012cc2:	d01a      	beq.n	8012cfa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8012cc4:	687b      	ldr	r3, [r7, #4]
 8012cc6:	681b      	ldr	r3, [r3, #0]
 8012cc8:	685b      	ldr	r3, [r3, #4]
 8012cca:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8012cce:	687b      	ldr	r3, [r7, #4]
 8012cd0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8012cd2:	687b      	ldr	r3, [r7, #4]
 8012cd4:	681b      	ldr	r3, [r3, #0]
 8012cd6:	430a      	orrs	r2, r1
 8012cd8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8012cda:	687b      	ldr	r3, [r7, #4]
 8012cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012cde:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8012ce2:	d10a      	bne.n	8012cfa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8012ce4:	687b      	ldr	r3, [r7, #4]
 8012ce6:	681b      	ldr	r3, [r3, #0]
 8012ce8:	685b      	ldr	r3, [r3, #4]
 8012cea:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8012cee:	687b      	ldr	r3, [r7, #4]
 8012cf0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8012cf2:	687b      	ldr	r3, [r7, #4]
 8012cf4:	681b      	ldr	r3, [r3, #0]
 8012cf6:	430a      	orrs	r2, r1
 8012cf8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8012cfa:	687b      	ldr	r3, [r7, #4]
 8012cfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012cfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012d02:	2b00      	cmp	r3, #0
 8012d04:	d00a      	beq.n	8012d1c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8012d06:	687b      	ldr	r3, [r7, #4]
 8012d08:	681b      	ldr	r3, [r3, #0]
 8012d0a:	685b      	ldr	r3, [r3, #4]
 8012d0c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8012d10:	687b      	ldr	r3, [r7, #4]
 8012d12:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8012d14:	687b      	ldr	r3, [r7, #4]
 8012d16:	681b      	ldr	r3, [r3, #0]
 8012d18:	430a      	orrs	r2, r1
 8012d1a:	605a      	str	r2, [r3, #4]
  }
}
 8012d1c:	bf00      	nop
 8012d1e:	370c      	adds	r7, #12
 8012d20:	46bd      	mov	sp, r7
 8012d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d26:	4770      	bx	lr

08012d28 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8012d28:	b580      	push	{r7, lr}
 8012d2a:	b08c      	sub	sp, #48	@ 0x30
 8012d2c:	af02      	add	r7, sp, #8
 8012d2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012d30:	687b      	ldr	r3, [r7, #4]
 8012d32:	2200      	movs	r2, #0
 8012d34:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8012d38:	f7fd fff4 	bl	8010d24 <HAL_GetTick>
 8012d3c:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8012d3e:	687b      	ldr	r3, [r7, #4]
 8012d40:	681b      	ldr	r3, [r3, #0]
 8012d42:	681b      	ldr	r3, [r3, #0]
 8012d44:	f003 0308 	and.w	r3, r3, #8
 8012d48:	2b08      	cmp	r3, #8
 8012d4a:	d12e      	bne.n	8012daa <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8012d4c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8012d50:	9300      	str	r3, [sp, #0]
 8012d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d54:	2200      	movs	r2, #0
 8012d56:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8012d5a:	6878      	ldr	r0, [r7, #4]
 8012d5c:	f000 f83b 	bl	8012dd6 <UART_WaitOnFlagUntilTimeout>
 8012d60:	4603      	mov	r3, r0
 8012d62:	2b00      	cmp	r3, #0
 8012d64:	d021      	beq.n	8012daa <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8012d66:	687b      	ldr	r3, [r7, #4]
 8012d68:	681b      	ldr	r3, [r3, #0]
 8012d6a:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012d6c:	693b      	ldr	r3, [r7, #16]
 8012d6e:	e853 3f00 	ldrex	r3, [r3]
 8012d72:	60fb      	str	r3, [r7, #12]
   return(result);
 8012d74:	68fb      	ldr	r3, [r7, #12]
 8012d76:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8012d7a:	623b      	str	r3, [r7, #32]
 8012d7c:	687b      	ldr	r3, [r7, #4]
 8012d7e:	681b      	ldr	r3, [r3, #0]
 8012d80:	461a      	mov	r2, r3
 8012d82:	6a3b      	ldr	r3, [r7, #32]
 8012d84:	61fb      	str	r3, [r7, #28]
 8012d86:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012d88:	69b9      	ldr	r1, [r7, #24]
 8012d8a:	69fa      	ldr	r2, [r7, #28]
 8012d8c:	e841 2300 	strex	r3, r2, [r1]
 8012d90:	617b      	str	r3, [r7, #20]
   return(result);
 8012d92:	697b      	ldr	r3, [r7, #20]
 8012d94:	2b00      	cmp	r3, #0
 8012d96:	d1e6      	bne.n	8012d66 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8012d98:	687b      	ldr	r3, [r7, #4]
 8012d9a:	2220      	movs	r2, #32
 8012d9c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8012d9e:	687b      	ldr	r3, [r7, #4]
 8012da0:	2200      	movs	r2, #0
 8012da2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8012da6:	2303      	movs	r3, #3
 8012da8:	e011      	b.n	8012dce <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8012daa:	687b      	ldr	r3, [r7, #4]
 8012dac:	2220      	movs	r2, #32
 8012dae:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8012db0:	687b      	ldr	r3, [r7, #4]
 8012db2:	2220      	movs	r2, #32
 8012db4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012db8:	687b      	ldr	r3, [r7, #4]
 8012dba:	2200      	movs	r2, #0
 8012dbc:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8012dbe:	687b      	ldr	r3, [r7, #4]
 8012dc0:	2200      	movs	r2, #0
 8012dc2:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8012dc4:	687b      	ldr	r3, [r7, #4]
 8012dc6:	2200      	movs	r2, #0
 8012dc8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8012dcc:	2300      	movs	r3, #0
}
 8012dce:	4618      	mov	r0, r3
 8012dd0:	3728      	adds	r7, #40	@ 0x28
 8012dd2:	46bd      	mov	sp, r7
 8012dd4:	bd80      	pop	{r7, pc}

08012dd6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8012dd6:	b580      	push	{r7, lr}
 8012dd8:	b084      	sub	sp, #16
 8012dda:	af00      	add	r7, sp, #0
 8012ddc:	60f8      	str	r0, [r7, #12]
 8012dde:	60b9      	str	r1, [r7, #8]
 8012de0:	603b      	str	r3, [r7, #0]
 8012de2:	4613      	mov	r3, r2
 8012de4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8012de6:	e04f      	b.n	8012e88 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8012de8:	69bb      	ldr	r3, [r7, #24]
 8012dea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012dee:	d04b      	beq.n	8012e88 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8012df0:	f7fd ff98 	bl	8010d24 <HAL_GetTick>
 8012df4:	4602      	mov	r2, r0
 8012df6:	683b      	ldr	r3, [r7, #0]
 8012df8:	1ad3      	subs	r3, r2, r3
 8012dfa:	69ba      	ldr	r2, [r7, #24]
 8012dfc:	429a      	cmp	r2, r3
 8012dfe:	d302      	bcc.n	8012e06 <UART_WaitOnFlagUntilTimeout+0x30>
 8012e00:	69bb      	ldr	r3, [r7, #24]
 8012e02:	2b00      	cmp	r3, #0
 8012e04:	d101      	bne.n	8012e0a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8012e06:	2303      	movs	r3, #3
 8012e08:	e04e      	b.n	8012ea8 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8012e0a:	68fb      	ldr	r3, [r7, #12]
 8012e0c:	681b      	ldr	r3, [r3, #0]
 8012e0e:	681b      	ldr	r3, [r3, #0]
 8012e10:	f003 0304 	and.w	r3, r3, #4
 8012e14:	2b00      	cmp	r3, #0
 8012e16:	d037      	beq.n	8012e88 <UART_WaitOnFlagUntilTimeout+0xb2>
 8012e18:	68bb      	ldr	r3, [r7, #8]
 8012e1a:	2b80      	cmp	r3, #128	@ 0x80
 8012e1c:	d034      	beq.n	8012e88 <UART_WaitOnFlagUntilTimeout+0xb2>
 8012e1e:	68bb      	ldr	r3, [r7, #8]
 8012e20:	2b40      	cmp	r3, #64	@ 0x40
 8012e22:	d031      	beq.n	8012e88 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8012e24:	68fb      	ldr	r3, [r7, #12]
 8012e26:	681b      	ldr	r3, [r3, #0]
 8012e28:	69db      	ldr	r3, [r3, #28]
 8012e2a:	f003 0308 	and.w	r3, r3, #8
 8012e2e:	2b08      	cmp	r3, #8
 8012e30:	d110      	bne.n	8012e54 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8012e32:	68fb      	ldr	r3, [r7, #12]
 8012e34:	681b      	ldr	r3, [r3, #0]
 8012e36:	2208      	movs	r2, #8
 8012e38:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8012e3a:	68f8      	ldr	r0, [r7, #12]
 8012e3c:	f000 f838 	bl	8012eb0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8012e40:	68fb      	ldr	r3, [r7, #12]
 8012e42:	2208      	movs	r2, #8
 8012e44:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8012e48:	68fb      	ldr	r3, [r7, #12]
 8012e4a:	2200      	movs	r2, #0
 8012e4c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8012e50:	2301      	movs	r3, #1
 8012e52:	e029      	b.n	8012ea8 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8012e54:	68fb      	ldr	r3, [r7, #12]
 8012e56:	681b      	ldr	r3, [r3, #0]
 8012e58:	69db      	ldr	r3, [r3, #28]
 8012e5a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8012e5e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8012e62:	d111      	bne.n	8012e88 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8012e64:	68fb      	ldr	r3, [r7, #12]
 8012e66:	681b      	ldr	r3, [r3, #0]
 8012e68:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8012e6c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8012e6e:	68f8      	ldr	r0, [r7, #12]
 8012e70:	f000 f81e 	bl	8012eb0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8012e74:	68fb      	ldr	r3, [r7, #12]
 8012e76:	2220      	movs	r2, #32
 8012e78:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8012e7c:	68fb      	ldr	r3, [r7, #12]
 8012e7e:	2200      	movs	r2, #0
 8012e80:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8012e84:	2303      	movs	r3, #3
 8012e86:	e00f      	b.n	8012ea8 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8012e88:	68fb      	ldr	r3, [r7, #12]
 8012e8a:	681b      	ldr	r3, [r3, #0]
 8012e8c:	69da      	ldr	r2, [r3, #28]
 8012e8e:	68bb      	ldr	r3, [r7, #8]
 8012e90:	4013      	ands	r3, r2
 8012e92:	68ba      	ldr	r2, [r7, #8]
 8012e94:	429a      	cmp	r2, r3
 8012e96:	bf0c      	ite	eq
 8012e98:	2301      	moveq	r3, #1
 8012e9a:	2300      	movne	r3, #0
 8012e9c:	b2db      	uxtb	r3, r3
 8012e9e:	461a      	mov	r2, r3
 8012ea0:	79fb      	ldrb	r3, [r7, #7]
 8012ea2:	429a      	cmp	r2, r3
 8012ea4:	d0a0      	beq.n	8012de8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8012ea6:	2300      	movs	r3, #0
}
 8012ea8:	4618      	mov	r0, r3
 8012eaa:	3710      	adds	r7, #16
 8012eac:	46bd      	mov	sp, r7
 8012eae:	bd80      	pop	{r7, pc}

08012eb0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8012eb0:	b480      	push	{r7}
 8012eb2:	b095      	sub	sp, #84	@ 0x54
 8012eb4:	af00      	add	r7, sp, #0
 8012eb6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8012eb8:	687b      	ldr	r3, [r7, #4]
 8012eba:	681b      	ldr	r3, [r3, #0]
 8012ebc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012ebe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012ec0:	e853 3f00 	ldrex	r3, [r3]
 8012ec4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8012ec6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012ec8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8012ecc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8012ece:	687b      	ldr	r3, [r7, #4]
 8012ed0:	681b      	ldr	r3, [r3, #0]
 8012ed2:	461a      	mov	r2, r3
 8012ed4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012ed6:	643b      	str	r3, [r7, #64]	@ 0x40
 8012ed8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012eda:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8012edc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8012ede:	e841 2300 	strex	r3, r2, [r1]
 8012ee2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8012ee4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012ee6:	2b00      	cmp	r3, #0
 8012ee8:	d1e6      	bne.n	8012eb8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8012eea:	687b      	ldr	r3, [r7, #4]
 8012eec:	681b      	ldr	r3, [r3, #0]
 8012eee:	3308      	adds	r3, #8
 8012ef0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012ef2:	6a3b      	ldr	r3, [r7, #32]
 8012ef4:	e853 3f00 	ldrex	r3, [r3]
 8012ef8:	61fb      	str	r3, [r7, #28]
   return(result);
 8012efa:	69fb      	ldr	r3, [r7, #28]
 8012efc:	f023 0301 	bic.w	r3, r3, #1
 8012f00:	64bb      	str	r3, [r7, #72]	@ 0x48
 8012f02:	687b      	ldr	r3, [r7, #4]
 8012f04:	681b      	ldr	r3, [r3, #0]
 8012f06:	3308      	adds	r3, #8
 8012f08:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8012f0a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8012f0c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012f0e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8012f10:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012f12:	e841 2300 	strex	r3, r2, [r1]
 8012f16:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8012f18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012f1a:	2b00      	cmp	r3, #0
 8012f1c:	d1e5      	bne.n	8012eea <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8012f1e:	687b      	ldr	r3, [r7, #4]
 8012f20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8012f22:	2b01      	cmp	r3, #1
 8012f24:	d118      	bne.n	8012f58 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8012f26:	687b      	ldr	r3, [r7, #4]
 8012f28:	681b      	ldr	r3, [r3, #0]
 8012f2a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012f2c:	68fb      	ldr	r3, [r7, #12]
 8012f2e:	e853 3f00 	ldrex	r3, [r3]
 8012f32:	60bb      	str	r3, [r7, #8]
   return(result);
 8012f34:	68bb      	ldr	r3, [r7, #8]
 8012f36:	f023 0310 	bic.w	r3, r3, #16
 8012f3a:	647b      	str	r3, [r7, #68]	@ 0x44
 8012f3c:	687b      	ldr	r3, [r7, #4]
 8012f3e:	681b      	ldr	r3, [r3, #0]
 8012f40:	461a      	mov	r2, r3
 8012f42:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012f44:	61bb      	str	r3, [r7, #24]
 8012f46:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012f48:	6979      	ldr	r1, [r7, #20]
 8012f4a:	69ba      	ldr	r2, [r7, #24]
 8012f4c:	e841 2300 	strex	r3, r2, [r1]
 8012f50:	613b      	str	r3, [r7, #16]
   return(result);
 8012f52:	693b      	ldr	r3, [r7, #16]
 8012f54:	2b00      	cmp	r3, #0
 8012f56:	d1e6      	bne.n	8012f26 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8012f58:	687b      	ldr	r3, [r7, #4]
 8012f5a:	2220      	movs	r2, #32
 8012f5c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012f60:	687b      	ldr	r3, [r7, #4]
 8012f62:	2200      	movs	r2, #0
 8012f64:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8012f66:	687b      	ldr	r3, [r7, #4]
 8012f68:	2200      	movs	r2, #0
 8012f6a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8012f6c:	bf00      	nop
 8012f6e:	3754      	adds	r7, #84	@ 0x54
 8012f70:	46bd      	mov	sp, r7
 8012f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f76:	4770      	bx	lr

08012f78 <std>:
 8012f78:	2300      	movs	r3, #0
 8012f7a:	b510      	push	{r4, lr}
 8012f7c:	4604      	mov	r4, r0
 8012f7e:	e9c0 3300 	strd	r3, r3, [r0]
 8012f82:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012f86:	6083      	str	r3, [r0, #8]
 8012f88:	8181      	strh	r1, [r0, #12]
 8012f8a:	6643      	str	r3, [r0, #100]	@ 0x64
 8012f8c:	81c2      	strh	r2, [r0, #14]
 8012f8e:	6183      	str	r3, [r0, #24]
 8012f90:	4619      	mov	r1, r3
 8012f92:	2208      	movs	r2, #8
 8012f94:	305c      	adds	r0, #92	@ 0x5c
 8012f96:	f000 f9f9 	bl	801338c <memset>
 8012f9a:	4b0d      	ldr	r3, [pc, #52]	@ (8012fd0 <std+0x58>)
 8012f9c:	6263      	str	r3, [r4, #36]	@ 0x24
 8012f9e:	4b0d      	ldr	r3, [pc, #52]	@ (8012fd4 <std+0x5c>)
 8012fa0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8012fa2:	4b0d      	ldr	r3, [pc, #52]	@ (8012fd8 <std+0x60>)
 8012fa4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8012fa6:	4b0d      	ldr	r3, [pc, #52]	@ (8012fdc <std+0x64>)
 8012fa8:	6323      	str	r3, [r4, #48]	@ 0x30
 8012faa:	4b0d      	ldr	r3, [pc, #52]	@ (8012fe0 <std+0x68>)
 8012fac:	6224      	str	r4, [r4, #32]
 8012fae:	429c      	cmp	r4, r3
 8012fb0:	d006      	beq.n	8012fc0 <std+0x48>
 8012fb2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8012fb6:	4294      	cmp	r4, r2
 8012fb8:	d002      	beq.n	8012fc0 <std+0x48>
 8012fba:	33d0      	adds	r3, #208	@ 0xd0
 8012fbc:	429c      	cmp	r4, r3
 8012fbe:	d105      	bne.n	8012fcc <std+0x54>
 8012fc0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8012fc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012fc8:	f000 ba58 	b.w	801347c <__retarget_lock_init_recursive>
 8012fcc:	bd10      	pop	{r4, pc}
 8012fce:	bf00      	nop
 8012fd0:	080131dd 	.word	0x080131dd
 8012fd4:	080131ff 	.word	0x080131ff
 8012fd8:	08013237 	.word	0x08013237
 8012fdc:	0801325b 	.word	0x0801325b
 8012fe0:	20000134 	.word	0x20000134

08012fe4 <stdio_exit_handler>:
 8012fe4:	4a02      	ldr	r2, [pc, #8]	@ (8012ff0 <stdio_exit_handler+0xc>)
 8012fe6:	4903      	ldr	r1, [pc, #12]	@ (8012ff4 <stdio_exit_handler+0x10>)
 8012fe8:	4803      	ldr	r0, [pc, #12]	@ (8012ff8 <stdio_exit_handler+0x14>)
 8012fea:	f000 b869 	b.w	80130c0 <_fwalk_sglue>
 8012fee:	bf00      	nop
 8012ff0:	2000000c 	.word	0x2000000c
 8012ff4:	08013d19 	.word	0x08013d19
 8012ff8:	2000001c 	.word	0x2000001c

08012ffc <cleanup_stdio>:
 8012ffc:	6841      	ldr	r1, [r0, #4]
 8012ffe:	4b0c      	ldr	r3, [pc, #48]	@ (8013030 <cleanup_stdio+0x34>)
 8013000:	4299      	cmp	r1, r3
 8013002:	b510      	push	{r4, lr}
 8013004:	4604      	mov	r4, r0
 8013006:	d001      	beq.n	801300c <cleanup_stdio+0x10>
 8013008:	f000 fe86 	bl	8013d18 <_fflush_r>
 801300c:	68a1      	ldr	r1, [r4, #8]
 801300e:	4b09      	ldr	r3, [pc, #36]	@ (8013034 <cleanup_stdio+0x38>)
 8013010:	4299      	cmp	r1, r3
 8013012:	d002      	beq.n	801301a <cleanup_stdio+0x1e>
 8013014:	4620      	mov	r0, r4
 8013016:	f000 fe7f 	bl	8013d18 <_fflush_r>
 801301a:	68e1      	ldr	r1, [r4, #12]
 801301c:	4b06      	ldr	r3, [pc, #24]	@ (8013038 <cleanup_stdio+0x3c>)
 801301e:	4299      	cmp	r1, r3
 8013020:	d004      	beq.n	801302c <cleanup_stdio+0x30>
 8013022:	4620      	mov	r0, r4
 8013024:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013028:	f000 be76 	b.w	8013d18 <_fflush_r>
 801302c:	bd10      	pop	{r4, pc}
 801302e:	bf00      	nop
 8013030:	20000134 	.word	0x20000134
 8013034:	2000019c 	.word	0x2000019c
 8013038:	20000204 	.word	0x20000204

0801303c <global_stdio_init.part.0>:
 801303c:	b510      	push	{r4, lr}
 801303e:	4b0b      	ldr	r3, [pc, #44]	@ (801306c <global_stdio_init.part.0+0x30>)
 8013040:	4c0b      	ldr	r4, [pc, #44]	@ (8013070 <global_stdio_init.part.0+0x34>)
 8013042:	4a0c      	ldr	r2, [pc, #48]	@ (8013074 <global_stdio_init.part.0+0x38>)
 8013044:	601a      	str	r2, [r3, #0]
 8013046:	4620      	mov	r0, r4
 8013048:	2200      	movs	r2, #0
 801304a:	2104      	movs	r1, #4
 801304c:	f7ff ff94 	bl	8012f78 <std>
 8013050:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8013054:	2201      	movs	r2, #1
 8013056:	2109      	movs	r1, #9
 8013058:	f7ff ff8e 	bl	8012f78 <std>
 801305c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8013060:	2202      	movs	r2, #2
 8013062:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013066:	2112      	movs	r1, #18
 8013068:	f7ff bf86 	b.w	8012f78 <std>
 801306c:	2000026c 	.word	0x2000026c
 8013070:	20000134 	.word	0x20000134
 8013074:	08012fe5 	.word	0x08012fe5

08013078 <__sfp_lock_acquire>:
 8013078:	4801      	ldr	r0, [pc, #4]	@ (8013080 <__sfp_lock_acquire+0x8>)
 801307a:	f000 ba00 	b.w	801347e <__retarget_lock_acquire_recursive>
 801307e:	bf00      	nop
 8013080:	20000275 	.word	0x20000275

08013084 <__sfp_lock_release>:
 8013084:	4801      	ldr	r0, [pc, #4]	@ (801308c <__sfp_lock_release+0x8>)
 8013086:	f000 b9fb 	b.w	8013480 <__retarget_lock_release_recursive>
 801308a:	bf00      	nop
 801308c:	20000275 	.word	0x20000275

08013090 <__sinit>:
 8013090:	b510      	push	{r4, lr}
 8013092:	4604      	mov	r4, r0
 8013094:	f7ff fff0 	bl	8013078 <__sfp_lock_acquire>
 8013098:	6a23      	ldr	r3, [r4, #32]
 801309a:	b11b      	cbz	r3, 80130a4 <__sinit+0x14>
 801309c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80130a0:	f7ff bff0 	b.w	8013084 <__sfp_lock_release>
 80130a4:	4b04      	ldr	r3, [pc, #16]	@ (80130b8 <__sinit+0x28>)
 80130a6:	6223      	str	r3, [r4, #32]
 80130a8:	4b04      	ldr	r3, [pc, #16]	@ (80130bc <__sinit+0x2c>)
 80130aa:	681b      	ldr	r3, [r3, #0]
 80130ac:	2b00      	cmp	r3, #0
 80130ae:	d1f5      	bne.n	801309c <__sinit+0xc>
 80130b0:	f7ff ffc4 	bl	801303c <global_stdio_init.part.0>
 80130b4:	e7f2      	b.n	801309c <__sinit+0xc>
 80130b6:	bf00      	nop
 80130b8:	08012ffd 	.word	0x08012ffd
 80130bc:	2000026c 	.word	0x2000026c

080130c0 <_fwalk_sglue>:
 80130c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80130c4:	4607      	mov	r7, r0
 80130c6:	4688      	mov	r8, r1
 80130c8:	4614      	mov	r4, r2
 80130ca:	2600      	movs	r6, #0
 80130cc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80130d0:	f1b9 0901 	subs.w	r9, r9, #1
 80130d4:	d505      	bpl.n	80130e2 <_fwalk_sglue+0x22>
 80130d6:	6824      	ldr	r4, [r4, #0]
 80130d8:	2c00      	cmp	r4, #0
 80130da:	d1f7      	bne.n	80130cc <_fwalk_sglue+0xc>
 80130dc:	4630      	mov	r0, r6
 80130de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80130e2:	89ab      	ldrh	r3, [r5, #12]
 80130e4:	2b01      	cmp	r3, #1
 80130e6:	d907      	bls.n	80130f8 <_fwalk_sglue+0x38>
 80130e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80130ec:	3301      	adds	r3, #1
 80130ee:	d003      	beq.n	80130f8 <_fwalk_sglue+0x38>
 80130f0:	4629      	mov	r1, r5
 80130f2:	4638      	mov	r0, r7
 80130f4:	47c0      	blx	r8
 80130f6:	4306      	orrs	r6, r0
 80130f8:	3568      	adds	r5, #104	@ 0x68
 80130fa:	e7e9      	b.n	80130d0 <_fwalk_sglue+0x10>

080130fc <iprintf>:
 80130fc:	b40f      	push	{r0, r1, r2, r3}
 80130fe:	b507      	push	{r0, r1, r2, lr}
 8013100:	4906      	ldr	r1, [pc, #24]	@ (801311c <iprintf+0x20>)
 8013102:	ab04      	add	r3, sp, #16
 8013104:	6808      	ldr	r0, [r1, #0]
 8013106:	f853 2b04 	ldr.w	r2, [r3], #4
 801310a:	6881      	ldr	r1, [r0, #8]
 801310c:	9301      	str	r3, [sp, #4]
 801310e:	f000 fadb 	bl	80136c8 <_vfiprintf_r>
 8013112:	b003      	add	sp, #12
 8013114:	f85d eb04 	ldr.w	lr, [sp], #4
 8013118:	b004      	add	sp, #16
 801311a:	4770      	bx	lr
 801311c:	20000018 	.word	0x20000018

08013120 <_puts_r>:
 8013120:	6a03      	ldr	r3, [r0, #32]
 8013122:	b570      	push	{r4, r5, r6, lr}
 8013124:	6884      	ldr	r4, [r0, #8]
 8013126:	4605      	mov	r5, r0
 8013128:	460e      	mov	r6, r1
 801312a:	b90b      	cbnz	r3, 8013130 <_puts_r+0x10>
 801312c:	f7ff ffb0 	bl	8013090 <__sinit>
 8013130:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013132:	07db      	lsls	r3, r3, #31
 8013134:	d405      	bmi.n	8013142 <_puts_r+0x22>
 8013136:	89a3      	ldrh	r3, [r4, #12]
 8013138:	0598      	lsls	r0, r3, #22
 801313a:	d402      	bmi.n	8013142 <_puts_r+0x22>
 801313c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801313e:	f000 f99e 	bl	801347e <__retarget_lock_acquire_recursive>
 8013142:	89a3      	ldrh	r3, [r4, #12]
 8013144:	0719      	lsls	r1, r3, #28
 8013146:	d502      	bpl.n	801314e <_puts_r+0x2e>
 8013148:	6923      	ldr	r3, [r4, #16]
 801314a:	2b00      	cmp	r3, #0
 801314c:	d135      	bne.n	80131ba <_puts_r+0x9a>
 801314e:	4621      	mov	r1, r4
 8013150:	4628      	mov	r0, r5
 8013152:	f000 f8c5 	bl	80132e0 <__swsetup_r>
 8013156:	b380      	cbz	r0, 80131ba <_puts_r+0x9a>
 8013158:	f04f 35ff 	mov.w	r5, #4294967295
 801315c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801315e:	07da      	lsls	r2, r3, #31
 8013160:	d405      	bmi.n	801316e <_puts_r+0x4e>
 8013162:	89a3      	ldrh	r3, [r4, #12]
 8013164:	059b      	lsls	r3, r3, #22
 8013166:	d402      	bmi.n	801316e <_puts_r+0x4e>
 8013168:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801316a:	f000 f989 	bl	8013480 <__retarget_lock_release_recursive>
 801316e:	4628      	mov	r0, r5
 8013170:	bd70      	pop	{r4, r5, r6, pc}
 8013172:	2b00      	cmp	r3, #0
 8013174:	da04      	bge.n	8013180 <_puts_r+0x60>
 8013176:	69a2      	ldr	r2, [r4, #24]
 8013178:	429a      	cmp	r2, r3
 801317a:	dc17      	bgt.n	80131ac <_puts_r+0x8c>
 801317c:	290a      	cmp	r1, #10
 801317e:	d015      	beq.n	80131ac <_puts_r+0x8c>
 8013180:	6823      	ldr	r3, [r4, #0]
 8013182:	1c5a      	adds	r2, r3, #1
 8013184:	6022      	str	r2, [r4, #0]
 8013186:	7019      	strb	r1, [r3, #0]
 8013188:	68a3      	ldr	r3, [r4, #8]
 801318a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801318e:	3b01      	subs	r3, #1
 8013190:	60a3      	str	r3, [r4, #8]
 8013192:	2900      	cmp	r1, #0
 8013194:	d1ed      	bne.n	8013172 <_puts_r+0x52>
 8013196:	2b00      	cmp	r3, #0
 8013198:	da11      	bge.n	80131be <_puts_r+0x9e>
 801319a:	4622      	mov	r2, r4
 801319c:	210a      	movs	r1, #10
 801319e:	4628      	mov	r0, r5
 80131a0:	f000 f85f 	bl	8013262 <__swbuf_r>
 80131a4:	3001      	adds	r0, #1
 80131a6:	d0d7      	beq.n	8013158 <_puts_r+0x38>
 80131a8:	250a      	movs	r5, #10
 80131aa:	e7d7      	b.n	801315c <_puts_r+0x3c>
 80131ac:	4622      	mov	r2, r4
 80131ae:	4628      	mov	r0, r5
 80131b0:	f000 f857 	bl	8013262 <__swbuf_r>
 80131b4:	3001      	adds	r0, #1
 80131b6:	d1e7      	bne.n	8013188 <_puts_r+0x68>
 80131b8:	e7ce      	b.n	8013158 <_puts_r+0x38>
 80131ba:	3e01      	subs	r6, #1
 80131bc:	e7e4      	b.n	8013188 <_puts_r+0x68>
 80131be:	6823      	ldr	r3, [r4, #0]
 80131c0:	1c5a      	adds	r2, r3, #1
 80131c2:	6022      	str	r2, [r4, #0]
 80131c4:	220a      	movs	r2, #10
 80131c6:	701a      	strb	r2, [r3, #0]
 80131c8:	e7ee      	b.n	80131a8 <_puts_r+0x88>
	...

080131cc <puts>:
 80131cc:	4b02      	ldr	r3, [pc, #8]	@ (80131d8 <puts+0xc>)
 80131ce:	4601      	mov	r1, r0
 80131d0:	6818      	ldr	r0, [r3, #0]
 80131d2:	f7ff bfa5 	b.w	8013120 <_puts_r>
 80131d6:	bf00      	nop
 80131d8:	20000018 	.word	0x20000018

080131dc <__sread>:
 80131dc:	b510      	push	{r4, lr}
 80131de:	460c      	mov	r4, r1
 80131e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80131e4:	f000 f8fc 	bl	80133e0 <_read_r>
 80131e8:	2800      	cmp	r0, #0
 80131ea:	bfab      	itete	ge
 80131ec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80131ee:	89a3      	ldrhlt	r3, [r4, #12]
 80131f0:	181b      	addge	r3, r3, r0
 80131f2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80131f6:	bfac      	ite	ge
 80131f8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80131fa:	81a3      	strhlt	r3, [r4, #12]
 80131fc:	bd10      	pop	{r4, pc}

080131fe <__swrite>:
 80131fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013202:	461f      	mov	r7, r3
 8013204:	898b      	ldrh	r3, [r1, #12]
 8013206:	05db      	lsls	r3, r3, #23
 8013208:	4605      	mov	r5, r0
 801320a:	460c      	mov	r4, r1
 801320c:	4616      	mov	r6, r2
 801320e:	d505      	bpl.n	801321c <__swrite+0x1e>
 8013210:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013214:	2302      	movs	r3, #2
 8013216:	2200      	movs	r2, #0
 8013218:	f000 f8d0 	bl	80133bc <_lseek_r>
 801321c:	89a3      	ldrh	r3, [r4, #12]
 801321e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013222:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8013226:	81a3      	strh	r3, [r4, #12]
 8013228:	4632      	mov	r2, r6
 801322a:	463b      	mov	r3, r7
 801322c:	4628      	mov	r0, r5
 801322e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013232:	f000 b8e7 	b.w	8013404 <_write_r>

08013236 <__sseek>:
 8013236:	b510      	push	{r4, lr}
 8013238:	460c      	mov	r4, r1
 801323a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801323e:	f000 f8bd 	bl	80133bc <_lseek_r>
 8013242:	1c43      	adds	r3, r0, #1
 8013244:	89a3      	ldrh	r3, [r4, #12]
 8013246:	bf15      	itete	ne
 8013248:	6560      	strne	r0, [r4, #84]	@ 0x54
 801324a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801324e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8013252:	81a3      	strheq	r3, [r4, #12]
 8013254:	bf18      	it	ne
 8013256:	81a3      	strhne	r3, [r4, #12]
 8013258:	bd10      	pop	{r4, pc}

0801325a <__sclose>:
 801325a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801325e:	f000 b89d 	b.w	801339c <_close_r>

08013262 <__swbuf_r>:
 8013262:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013264:	460e      	mov	r6, r1
 8013266:	4614      	mov	r4, r2
 8013268:	4605      	mov	r5, r0
 801326a:	b118      	cbz	r0, 8013274 <__swbuf_r+0x12>
 801326c:	6a03      	ldr	r3, [r0, #32]
 801326e:	b90b      	cbnz	r3, 8013274 <__swbuf_r+0x12>
 8013270:	f7ff ff0e 	bl	8013090 <__sinit>
 8013274:	69a3      	ldr	r3, [r4, #24]
 8013276:	60a3      	str	r3, [r4, #8]
 8013278:	89a3      	ldrh	r3, [r4, #12]
 801327a:	071a      	lsls	r2, r3, #28
 801327c:	d501      	bpl.n	8013282 <__swbuf_r+0x20>
 801327e:	6923      	ldr	r3, [r4, #16]
 8013280:	b943      	cbnz	r3, 8013294 <__swbuf_r+0x32>
 8013282:	4621      	mov	r1, r4
 8013284:	4628      	mov	r0, r5
 8013286:	f000 f82b 	bl	80132e0 <__swsetup_r>
 801328a:	b118      	cbz	r0, 8013294 <__swbuf_r+0x32>
 801328c:	f04f 37ff 	mov.w	r7, #4294967295
 8013290:	4638      	mov	r0, r7
 8013292:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013294:	6823      	ldr	r3, [r4, #0]
 8013296:	6922      	ldr	r2, [r4, #16]
 8013298:	1a98      	subs	r0, r3, r2
 801329a:	6963      	ldr	r3, [r4, #20]
 801329c:	b2f6      	uxtb	r6, r6
 801329e:	4283      	cmp	r3, r0
 80132a0:	4637      	mov	r7, r6
 80132a2:	dc05      	bgt.n	80132b0 <__swbuf_r+0x4e>
 80132a4:	4621      	mov	r1, r4
 80132a6:	4628      	mov	r0, r5
 80132a8:	f000 fd36 	bl	8013d18 <_fflush_r>
 80132ac:	2800      	cmp	r0, #0
 80132ae:	d1ed      	bne.n	801328c <__swbuf_r+0x2a>
 80132b0:	68a3      	ldr	r3, [r4, #8]
 80132b2:	3b01      	subs	r3, #1
 80132b4:	60a3      	str	r3, [r4, #8]
 80132b6:	6823      	ldr	r3, [r4, #0]
 80132b8:	1c5a      	adds	r2, r3, #1
 80132ba:	6022      	str	r2, [r4, #0]
 80132bc:	701e      	strb	r6, [r3, #0]
 80132be:	6962      	ldr	r2, [r4, #20]
 80132c0:	1c43      	adds	r3, r0, #1
 80132c2:	429a      	cmp	r2, r3
 80132c4:	d004      	beq.n	80132d0 <__swbuf_r+0x6e>
 80132c6:	89a3      	ldrh	r3, [r4, #12]
 80132c8:	07db      	lsls	r3, r3, #31
 80132ca:	d5e1      	bpl.n	8013290 <__swbuf_r+0x2e>
 80132cc:	2e0a      	cmp	r6, #10
 80132ce:	d1df      	bne.n	8013290 <__swbuf_r+0x2e>
 80132d0:	4621      	mov	r1, r4
 80132d2:	4628      	mov	r0, r5
 80132d4:	f000 fd20 	bl	8013d18 <_fflush_r>
 80132d8:	2800      	cmp	r0, #0
 80132da:	d0d9      	beq.n	8013290 <__swbuf_r+0x2e>
 80132dc:	e7d6      	b.n	801328c <__swbuf_r+0x2a>
	...

080132e0 <__swsetup_r>:
 80132e0:	b538      	push	{r3, r4, r5, lr}
 80132e2:	4b29      	ldr	r3, [pc, #164]	@ (8013388 <__swsetup_r+0xa8>)
 80132e4:	4605      	mov	r5, r0
 80132e6:	6818      	ldr	r0, [r3, #0]
 80132e8:	460c      	mov	r4, r1
 80132ea:	b118      	cbz	r0, 80132f4 <__swsetup_r+0x14>
 80132ec:	6a03      	ldr	r3, [r0, #32]
 80132ee:	b90b      	cbnz	r3, 80132f4 <__swsetup_r+0x14>
 80132f0:	f7ff fece 	bl	8013090 <__sinit>
 80132f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80132f8:	0719      	lsls	r1, r3, #28
 80132fa:	d422      	bmi.n	8013342 <__swsetup_r+0x62>
 80132fc:	06da      	lsls	r2, r3, #27
 80132fe:	d407      	bmi.n	8013310 <__swsetup_r+0x30>
 8013300:	2209      	movs	r2, #9
 8013302:	602a      	str	r2, [r5, #0]
 8013304:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013308:	81a3      	strh	r3, [r4, #12]
 801330a:	f04f 30ff 	mov.w	r0, #4294967295
 801330e:	e033      	b.n	8013378 <__swsetup_r+0x98>
 8013310:	0758      	lsls	r0, r3, #29
 8013312:	d512      	bpl.n	801333a <__swsetup_r+0x5a>
 8013314:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013316:	b141      	cbz	r1, 801332a <__swsetup_r+0x4a>
 8013318:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801331c:	4299      	cmp	r1, r3
 801331e:	d002      	beq.n	8013326 <__swsetup_r+0x46>
 8013320:	4628      	mov	r0, r5
 8013322:	f000 f8af 	bl	8013484 <_free_r>
 8013326:	2300      	movs	r3, #0
 8013328:	6363      	str	r3, [r4, #52]	@ 0x34
 801332a:	89a3      	ldrh	r3, [r4, #12]
 801332c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8013330:	81a3      	strh	r3, [r4, #12]
 8013332:	2300      	movs	r3, #0
 8013334:	6063      	str	r3, [r4, #4]
 8013336:	6923      	ldr	r3, [r4, #16]
 8013338:	6023      	str	r3, [r4, #0]
 801333a:	89a3      	ldrh	r3, [r4, #12]
 801333c:	f043 0308 	orr.w	r3, r3, #8
 8013340:	81a3      	strh	r3, [r4, #12]
 8013342:	6923      	ldr	r3, [r4, #16]
 8013344:	b94b      	cbnz	r3, 801335a <__swsetup_r+0x7a>
 8013346:	89a3      	ldrh	r3, [r4, #12]
 8013348:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801334c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013350:	d003      	beq.n	801335a <__swsetup_r+0x7a>
 8013352:	4621      	mov	r1, r4
 8013354:	4628      	mov	r0, r5
 8013356:	f000 fd2d 	bl	8013db4 <__smakebuf_r>
 801335a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801335e:	f013 0201 	ands.w	r2, r3, #1
 8013362:	d00a      	beq.n	801337a <__swsetup_r+0x9a>
 8013364:	2200      	movs	r2, #0
 8013366:	60a2      	str	r2, [r4, #8]
 8013368:	6962      	ldr	r2, [r4, #20]
 801336a:	4252      	negs	r2, r2
 801336c:	61a2      	str	r2, [r4, #24]
 801336e:	6922      	ldr	r2, [r4, #16]
 8013370:	b942      	cbnz	r2, 8013384 <__swsetup_r+0xa4>
 8013372:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8013376:	d1c5      	bne.n	8013304 <__swsetup_r+0x24>
 8013378:	bd38      	pop	{r3, r4, r5, pc}
 801337a:	0799      	lsls	r1, r3, #30
 801337c:	bf58      	it	pl
 801337e:	6962      	ldrpl	r2, [r4, #20]
 8013380:	60a2      	str	r2, [r4, #8]
 8013382:	e7f4      	b.n	801336e <__swsetup_r+0x8e>
 8013384:	2000      	movs	r0, #0
 8013386:	e7f7      	b.n	8013378 <__swsetup_r+0x98>
 8013388:	20000018 	.word	0x20000018

0801338c <memset>:
 801338c:	4402      	add	r2, r0
 801338e:	4603      	mov	r3, r0
 8013390:	4293      	cmp	r3, r2
 8013392:	d100      	bne.n	8013396 <memset+0xa>
 8013394:	4770      	bx	lr
 8013396:	f803 1b01 	strb.w	r1, [r3], #1
 801339a:	e7f9      	b.n	8013390 <memset+0x4>

0801339c <_close_r>:
 801339c:	b538      	push	{r3, r4, r5, lr}
 801339e:	4d06      	ldr	r5, [pc, #24]	@ (80133b8 <_close_r+0x1c>)
 80133a0:	2300      	movs	r3, #0
 80133a2:	4604      	mov	r4, r0
 80133a4:	4608      	mov	r0, r1
 80133a6:	602b      	str	r3, [r5, #0]
 80133a8:	f7fd fbc2 	bl	8010b30 <_close>
 80133ac:	1c43      	adds	r3, r0, #1
 80133ae:	d102      	bne.n	80133b6 <_close_r+0x1a>
 80133b0:	682b      	ldr	r3, [r5, #0]
 80133b2:	b103      	cbz	r3, 80133b6 <_close_r+0x1a>
 80133b4:	6023      	str	r3, [r4, #0]
 80133b6:	bd38      	pop	{r3, r4, r5, pc}
 80133b8:	20000270 	.word	0x20000270

080133bc <_lseek_r>:
 80133bc:	b538      	push	{r3, r4, r5, lr}
 80133be:	4d07      	ldr	r5, [pc, #28]	@ (80133dc <_lseek_r+0x20>)
 80133c0:	4604      	mov	r4, r0
 80133c2:	4608      	mov	r0, r1
 80133c4:	4611      	mov	r1, r2
 80133c6:	2200      	movs	r2, #0
 80133c8:	602a      	str	r2, [r5, #0]
 80133ca:	461a      	mov	r2, r3
 80133cc:	f7fd fbd7 	bl	8010b7e <_lseek>
 80133d0:	1c43      	adds	r3, r0, #1
 80133d2:	d102      	bne.n	80133da <_lseek_r+0x1e>
 80133d4:	682b      	ldr	r3, [r5, #0]
 80133d6:	b103      	cbz	r3, 80133da <_lseek_r+0x1e>
 80133d8:	6023      	str	r3, [r4, #0]
 80133da:	bd38      	pop	{r3, r4, r5, pc}
 80133dc:	20000270 	.word	0x20000270

080133e0 <_read_r>:
 80133e0:	b538      	push	{r3, r4, r5, lr}
 80133e2:	4d07      	ldr	r5, [pc, #28]	@ (8013400 <_read_r+0x20>)
 80133e4:	4604      	mov	r4, r0
 80133e6:	4608      	mov	r0, r1
 80133e8:	4611      	mov	r1, r2
 80133ea:	2200      	movs	r2, #0
 80133ec:	602a      	str	r2, [r5, #0]
 80133ee:	461a      	mov	r2, r3
 80133f0:	f7fd fb81 	bl	8010af6 <_read>
 80133f4:	1c43      	adds	r3, r0, #1
 80133f6:	d102      	bne.n	80133fe <_read_r+0x1e>
 80133f8:	682b      	ldr	r3, [r5, #0]
 80133fa:	b103      	cbz	r3, 80133fe <_read_r+0x1e>
 80133fc:	6023      	str	r3, [r4, #0]
 80133fe:	bd38      	pop	{r3, r4, r5, pc}
 8013400:	20000270 	.word	0x20000270

08013404 <_write_r>:
 8013404:	b538      	push	{r3, r4, r5, lr}
 8013406:	4d07      	ldr	r5, [pc, #28]	@ (8013424 <_write_r+0x20>)
 8013408:	4604      	mov	r4, r0
 801340a:	4608      	mov	r0, r1
 801340c:	4611      	mov	r1, r2
 801340e:	2200      	movs	r2, #0
 8013410:	602a      	str	r2, [r5, #0]
 8013412:	461a      	mov	r2, r3
 8013414:	f7fd fa04 	bl	8010820 <_write>
 8013418:	1c43      	adds	r3, r0, #1
 801341a:	d102      	bne.n	8013422 <_write_r+0x1e>
 801341c:	682b      	ldr	r3, [r5, #0]
 801341e:	b103      	cbz	r3, 8013422 <_write_r+0x1e>
 8013420:	6023      	str	r3, [r4, #0]
 8013422:	bd38      	pop	{r3, r4, r5, pc}
 8013424:	20000270 	.word	0x20000270

08013428 <__errno>:
 8013428:	4b01      	ldr	r3, [pc, #4]	@ (8013430 <__errno+0x8>)
 801342a:	6818      	ldr	r0, [r3, #0]
 801342c:	4770      	bx	lr
 801342e:	bf00      	nop
 8013430:	20000018 	.word	0x20000018

08013434 <__libc_init_array>:
 8013434:	b570      	push	{r4, r5, r6, lr}
 8013436:	4d0d      	ldr	r5, [pc, #52]	@ (801346c <__libc_init_array+0x38>)
 8013438:	4c0d      	ldr	r4, [pc, #52]	@ (8013470 <__libc_init_array+0x3c>)
 801343a:	1b64      	subs	r4, r4, r5
 801343c:	10a4      	asrs	r4, r4, #2
 801343e:	2600      	movs	r6, #0
 8013440:	42a6      	cmp	r6, r4
 8013442:	d109      	bne.n	8013458 <__libc_init_array+0x24>
 8013444:	4d0b      	ldr	r5, [pc, #44]	@ (8013474 <__libc_init_array+0x40>)
 8013446:	4c0c      	ldr	r4, [pc, #48]	@ (8013478 <__libc_init_array+0x44>)
 8013448:	f000 fd22 	bl	8013e90 <_init>
 801344c:	1b64      	subs	r4, r4, r5
 801344e:	10a4      	asrs	r4, r4, #2
 8013450:	2600      	movs	r6, #0
 8013452:	42a6      	cmp	r6, r4
 8013454:	d105      	bne.n	8013462 <__libc_init_array+0x2e>
 8013456:	bd70      	pop	{r4, r5, r6, pc}
 8013458:	f855 3b04 	ldr.w	r3, [r5], #4
 801345c:	4798      	blx	r3
 801345e:	3601      	adds	r6, #1
 8013460:	e7ee      	b.n	8013440 <__libc_init_array+0xc>
 8013462:	f855 3b04 	ldr.w	r3, [r5], #4
 8013466:	4798      	blx	r3
 8013468:	3601      	adds	r6, #1
 801346a:	e7f2      	b.n	8013452 <__libc_init_array+0x1e>
 801346c:	08013f3c 	.word	0x08013f3c
 8013470:	08013f3c 	.word	0x08013f3c
 8013474:	08013f3c 	.word	0x08013f3c
 8013478:	08013f40 	.word	0x08013f40

0801347c <__retarget_lock_init_recursive>:
 801347c:	4770      	bx	lr

0801347e <__retarget_lock_acquire_recursive>:
 801347e:	4770      	bx	lr

08013480 <__retarget_lock_release_recursive>:
 8013480:	4770      	bx	lr
	...

08013484 <_free_r>:
 8013484:	b538      	push	{r3, r4, r5, lr}
 8013486:	4605      	mov	r5, r0
 8013488:	2900      	cmp	r1, #0
 801348a:	d041      	beq.n	8013510 <_free_r+0x8c>
 801348c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013490:	1f0c      	subs	r4, r1, #4
 8013492:	2b00      	cmp	r3, #0
 8013494:	bfb8      	it	lt
 8013496:	18e4      	addlt	r4, r4, r3
 8013498:	f000 f8e0 	bl	801365c <__malloc_lock>
 801349c:	4a1d      	ldr	r2, [pc, #116]	@ (8013514 <_free_r+0x90>)
 801349e:	6813      	ldr	r3, [r2, #0]
 80134a0:	b933      	cbnz	r3, 80134b0 <_free_r+0x2c>
 80134a2:	6063      	str	r3, [r4, #4]
 80134a4:	6014      	str	r4, [r2, #0]
 80134a6:	4628      	mov	r0, r5
 80134a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80134ac:	f000 b8dc 	b.w	8013668 <__malloc_unlock>
 80134b0:	42a3      	cmp	r3, r4
 80134b2:	d908      	bls.n	80134c6 <_free_r+0x42>
 80134b4:	6820      	ldr	r0, [r4, #0]
 80134b6:	1821      	adds	r1, r4, r0
 80134b8:	428b      	cmp	r3, r1
 80134ba:	bf01      	itttt	eq
 80134bc:	6819      	ldreq	r1, [r3, #0]
 80134be:	685b      	ldreq	r3, [r3, #4]
 80134c0:	1809      	addeq	r1, r1, r0
 80134c2:	6021      	streq	r1, [r4, #0]
 80134c4:	e7ed      	b.n	80134a2 <_free_r+0x1e>
 80134c6:	461a      	mov	r2, r3
 80134c8:	685b      	ldr	r3, [r3, #4]
 80134ca:	b10b      	cbz	r3, 80134d0 <_free_r+0x4c>
 80134cc:	42a3      	cmp	r3, r4
 80134ce:	d9fa      	bls.n	80134c6 <_free_r+0x42>
 80134d0:	6811      	ldr	r1, [r2, #0]
 80134d2:	1850      	adds	r0, r2, r1
 80134d4:	42a0      	cmp	r0, r4
 80134d6:	d10b      	bne.n	80134f0 <_free_r+0x6c>
 80134d8:	6820      	ldr	r0, [r4, #0]
 80134da:	4401      	add	r1, r0
 80134dc:	1850      	adds	r0, r2, r1
 80134de:	4283      	cmp	r3, r0
 80134e0:	6011      	str	r1, [r2, #0]
 80134e2:	d1e0      	bne.n	80134a6 <_free_r+0x22>
 80134e4:	6818      	ldr	r0, [r3, #0]
 80134e6:	685b      	ldr	r3, [r3, #4]
 80134e8:	6053      	str	r3, [r2, #4]
 80134ea:	4408      	add	r0, r1
 80134ec:	6010      	str	r0, [r2, #0]
 80134ee:	e7da      	b.n	80134a6 <_free_r+0x22>
 80134f0:	d902      	bls.n	80134f8 <_free_r+0x74>
 80134f2:	230c      	movs	r3, #12
 80134f4:	602b      	str	r3, [r5, #0]
 80134f6:	e7d6      	b.n	80134a6 <_free_r+0x22>
 80134f8:	6820      	ldr	r0, [r4, #0]
 80134fa:	1821      	adds	r1, r4, r0
 80134fc:	428b      	cmp	r3, r1
 80134fe:	bf04      	itt	eq
 8013500:	6819      	ldreq	r1, [r3, #0]
 8013502:	685b      	ldreq	r3, [r3, #4]
 8013504:	6063      	str	r3, [r4, #4]
 8013506:	bf04      	itt	eq
 8013508:	1809      	addeq	r1, r1, r0
 801350a:	6021      	streq	r1, [r4, #0]
 801350c:	6054      	str	r4, [r2, #4]
 801350e:	e7ca      	b.n	80134a6 <_free_r+0x22>
 8013510:	bd38      	pop	{r3, r4, r5, pc}
 8013512:	bf00      	nop
 8013514:	2000027c 	.word	0x2000027c

08013518 <sbrk_aligned>:
 8013518:	b570      	push	{r4, r5, r6, lr}
 801351a:	4e0f      	ldr	r6, [pc, #60]	@ (8013558 <sbrk_aligned+0x40>)
 801351c:	460c      	mov	r4, r1
 801351e:	6831      	ldr	r1, [r6, #0]
 8013520:	4605      	mov	r5, r0
 8013522:	b911      	cbnz	r1, 801352a <sbrk_aligned+0x12>
 8013524:	f000 fca4 	bl	8013e70 <_sbrk_r>
 8013528:	6030      	str	r0, [r6, #0]
 801352a:	4621      	mov	r1, r4
 801352c:	4628      	mov	r0, r5
 801352e:	f000 fc9f 	bl	8013e70 <_sbrk_r>
 8013532:	1c43      	adds	r3, r0, #1
 8013534:	d103      	bne.n	801353e <sbrk_aligned+0x26>
 8013536:	f04f 34ff 	mov.w	r4, #4294967295
 801353a:	4620      	mov	r0, r4
 801353c:	bd70      	pop	{r4, r5, r6, pc}
 801353e:	1cc4      	adds	r4, r0, #3
 8013540:	f024 0403 	bic.w	r4, r4, #3
 8013544:	42a0      	cmp	r0, r4
 8013546:	d0f8      	beq.n	801353a <sbrk_aligned+0x22>
 8013548:	1a21      	subs	r1, r4, r0
 801354a:	4628      	mov	r0, r5
 801354c:	f000 fc90 	bl	8013e70 <_sbrk_r>
 8013550:	3001      	adds	r0, #1
 8013552:	d1f2      	bne.n	801353a <sbrk_aligned+0x22>
 8013554:	e7ef      	b.n	8013536 <sbrk_aligned+0x1e>
 8013556:	bf00      	nop
 8013558:	20000278 	.word	0x20000278

0801355c <_malloc_r>:
 801355c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013560:	1ccd      	adds	r5, r1, #3
 8013562:	f025 0503 	bic.w	r5, r5, #3
 8013566:	3508      	adds	r5, #8
 8013568:	2d0c      	cmp	r5, #12
 801356a:	bf38      	it	cc
 801356c:	250c      	movcc	r5, #12
 801356e:	2d00      	cmp	r5, #0
 8013570:	4606      	mov	r6, r0
 8013572:	db01      	blt.n	8013578 <_malloc_r+0x1c>
 8013574:	42a9      	cmp	r1, r5
 8013576:	d904      	bls.n	8013582 <_malloc_r+0x26>
 8013578:	230c      	movs	r3, #12
 801357a:	6033      	str	r3, [r6, #0]
 801357c:	2000      	movs	r0, #0
 801357e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013582:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8013658 <_malloc_r+0xfc>
 8013586:	f000 f869 	bl	801365c <__malloc_lock>
 801358a:	f8d8 3000 	ldr.w	r3, [r8]
 801358e:	461c      	mov	r4, r3
 8013590:	bb44      	cbnz	r4, 80135e4 <_malloc_r+0x88>
 8013592:	4629      	mov	r1, r5
 8013594:	4630      	mov	r0, r6
 8013596:	f7ff ffbf 	bl	8013518 <sbrk_aligned>
 801359a:	1c43      	adds	r3, r0, #1
 801359c:	4604      	mov	r4, r0
 801359e:	d158      	bne.n	8013652 <_malloc_r+0xf6>
 80135a0:	f8d8 4000 	ldr.w	r4, [r8]
 80135a4:	4627      	mov	r7, r4
 80135a6:	2f00      	cmp	r7, #0
 80135a8:	d143      	bne.n	8013632 <_malloc_r+0xd6>
 80135aa:	2c00      	cmp	r4, #0
 80135ac:	d04b      	beq.n	8013646 <_malloc_r+0xea>
 80135ae:	6823      	ldr	r3, [r4, #0]
 80135b0:	4639      	mov	r1, r7
 80135b2:	4630      	mov	r0, r6
 80135b4:	eb04 0903 	add.w	r9, r4, r3
 80135b8:	f000 fc5a 	bl	8013e70 <_sbrk_r>
 80135bc:	4581      	cmp	r9, r0
 80135be:	d142      	bne.n	8013646 <_malloc_r+0xea>
 80135c0:	6821      	ldr	r1, [r4, #0]
 80135c2:	1a6d      	subs	r5, r5, r1
 80135c4:	4629      	mov	r1, r5
 80135c6:	4630      	mov	r0, r6
 80135c8:	f7ff ffa6 	bl	8013518 <sbrk_aligned>
 80135cc:	3001      	adds	r0, #1
 80135ce:	d03a      	beq.n	8013646 <_malloc_r+0xea>
 80135d0:	6823      	ldr	r3, [r4, #0]
 80135d2:	442b      	add	r3, r5
 80135d4:	6023      	str	r3, [r4, #0]
 80135d6:	f8d8 3000 	ldr.w	r3, [r8]
 80135da:	685a      	ldr	r2, [r3, #4]
 80135dc:	bb62      	cbnz	r2, 8013638 <_malloc_r+0xdc>
 80135de:	f8c8 7000 	str.w	r7, [r8]
 80135e2:	e00f      	b.n	8013604 <_malloc_r+0xa8>
 80135e4:	6822      	ldr	r2, [r4, #0]
 80135e6:	1b52      	subs	r2, r2, r5
 80135e8:	d420      	bmi.n	801362c <_malloc_r+0xd0>
 80135ea:	2a0b      	cmp	r2, #11
 80135ec:	d917      	bls.n	801361e <_malloc_r+0xc2>
 80135ee:	1961      	adds	r1, r4, r5
 80135f0:	42a3      	cmp	r3, r4
 80135f2:	6025      	str	r5, [r4, #0]
 80135f4:	bf18      	it	ne
 80135f6:	6059      	strne	r1, [r3, #4]
 80135f8:	6863      	ldr	r3, [r4, #4]
 80135fa:	bf08      	it	eq
 80135fc:	f8c8 1000 	streq.w	r1, [r8]
 8013600:	5162      	str	r2, [r4, r5]
 8013602:	604b      	str	r3, [r1, #4]
 8013604:	4630      	mov	r0, r6
 8013606:	f000 f82f 	bl	8013668 <__malloc_unlock>
 801360a:	f104 000b 	add.w	r0, r4, #11
 801360e:	1d23      	adds	r3, r4, #4
 8013610:	f020 0007 	bic.w	r0, r0, #7
 8013614:	1ac2      	subs	r2, r0, r3
 8013616:	bf1c      	itt	ne
 8013618:	1a1b      	subne	r3, r3, r0
 801361a:	50a3      	strne	r3, [r4, r2]
 801361c:	e7af      	b.n	801357e <_malloc_r+0x22>
 801361e:	6862      	ldr	r2, [r4, #4]
 8013620:	42a3      	cmp	r3, r4
 8013622:	bf0c      	ite	eq
 8013624:	f8c8 2000 	streq.w	r2, [r8]
 8013628:	605a      	strne	r2, [r3, #4]
 801362a:	e7eb      	b.n	8013604 <_malloc_r+0xa8>
 801362c:	4623      	mov	r3, r4
 801362e:	6864      	ldr	r4, [r4, #4]
 8013630:	e7ae      	b.n	8013590 <_malloc_r+0x34>
 8013632:	463c      	mov	r4, r7
 8013634:	687f      	ldr	r7, [r7, #4]
 8013636:	e7b6      	b.n	80135a6 <_malloc_r+0x4a>
 8013638:	461a      	mov	r2, r3
 801363a:	685b      	ldr	r3, [r3, #4]
 801363c:	42a3      	cmp	r3, r4
 801363e:	d1fb      	bne.n	8013638 <_malloc_r+0xdc>
 8013640:	2300      	movs	r3, #0
 8013642:	6053      	str	r3, [r2, #4]
 8013644:	e7de      	b.n	8013604 <_malloc_r+0xa8>
 8013646:	230c      	movs	r3, #12
 8013648:	6033      	str	r3, [r6, #0]
 801364a:	4630      	mov	r0, r6
 801364c:	f000 f80c 	bl	8013668 <__malloc_unlock>
 8013650:	e794      	b.n	801357c <_malloc_r+0x20>
 8013652:	6005      	str	r5, [r0, #0]
 8013654:	e7d6      	b.n	8013604 <_malloc_r+0xa8>
 8013656:	bf00      	nop
 8013658:	2000027c 	.word	0x2000027c

0801365c <__malloc_lock>:
 801365c:	4801      	ldr	r0, [pc, #4]	@ (8013664 <__malloc_lock+0x8>)
 801365e:	f7ff bf0e 	b.w	801347e <__retarget_lock_acquire_recursive>
 8013662:	bf00      	nop
 8013664:	20000274 	.word	0x20000274

08013668 <__malloc_unlock>:
 8013668:	4801      	ldr	r0, [pc, #4]	@ (8013670 <__malloc_unlock+0x8>)
 801366a:	f7ff bf09 	b.w	8013480 <__retarget_lock_release_recursive>
 801366e:	bf00      	nop
 8013670:	20000274 	.word	0x20000274

08013674 <__sfputc_r>:
 8013674:	6893      	ldr	r3, [r2, #8]
 8013676:	3b01      	subs	r3, #1
 8013678:	2b00      	cmp	r3, #0
 801367a:	b410      	push	{r4}
 801367c:	6093      	str	r3, [r2, #8]
 801367e:	da08      	bge.n	8013692 <__sfputc_r+0x1e>
 8013680:	6994      	ldr	r4, [r2, #24]
 8013682:	42a3      	cmp	r3, r4
 8013684:	db01      	blt.n	801368a <__sfputc_r+0x16>
 8013686:	290a      	cmp	r1, #10
 8013688:	d103      	bne.n	8013692 <__sfputc_r+0x1e>
 801368a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801368e:	f7ff bde8 	b.w	8013262 <__swbuf_r>
 8013692:	6813      	ldr	r3, [r2, #0]
 8013694:	1c58      	adds	r0, r3, #1
 8013696:	6010      	str	r0, [r2, #0]
 8013698:	7019      	strb	r1, [r3, #0]
 801369a:	4608      	mov	r0, r1
 801369c:	f85d 4b04 	ldr.w	r4, [sp], #4
 80136a0:	4770      	bx	lr

080136a2 <__sfputs_r>:
 80136a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80136a4:	4606      	mov	r6, r0
 80136a6:	460f      	mov	r7, r1
 80136a8:	4614      	mov	r4, r2
 80136aa:	18d5      	adds	r5, r2, r3
 80136ac:	42ac      	cmp	r4, r5
 80136ae:	d101      	bne.n	80136b4 <__sfputs_r+0x12>
 80136b0:	2000      	movs	r0, #0
 80136b2:	e007      	b.n	80136c4 <__sfputs_r+0x22>
 80136b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80136b8:	463a      	mov	r2, r7
 80136ba:	4630      	mov	r0, r6
 80136bc:	f7ff ffda 	bl	8013674 <__sfputc_r>
 80136c0:	1c43      	adds	r3, r0, #1
 80136c2:	d1f3      	bne.n	80136ac <__sfputs_r+0xa>
 80136c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080136c8 <_vfiprintf_r>:
 80136c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80136cc:	460d      	mov	r5, r1
 80136ce:	b09d      	sub	sp, #116	@ 0x74
 80136d0:	4614      	mov	r4, r2
 80136d2:	4698      	mov	r8, r3
 80136d4:	4606      	mov	r6, r0
 80136d6:	b118      	cbz	r0, 80136e0 <_vfiprintf_r+0x18>
 80136d8:	6a03      	ldr	r3, [r0, #32]
 80136da:	b90b      	cbnz	r3, 80136e0 <_vfiprintf_r+0x18>
 80136dc:	f7ff fcd8 	bl	8013090 <__sinit>
 80136e0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80136e2:	07d9      	lsls	r1, r3, #31
 80136e4:	d405      	bmi.n	80136f2 <_vfiprintf_r+0x2a>
 80136e6:	89ab      	ldrh	r3, [r5, #12]
 80136e8:	059a      	lsls	r2, r3, #22
 80136ea:	d402      	bmi.n	80136f2 <_vfiprintf_r+0x2a>
 80136ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80136ee:	f7ff fec6 	bl	801347e <__retarget_lock_acquire_recursive>
 80136f2:	89ab      	ldrh	r3, [r5, #12]
 80136f4:	071b      	lsls	r3, r3, #28
 80136f6:	d501      	bpl.n	80136fc <_vfiprintf_r+0x34>
 80136f8:	692b      	ldr	r3, [r5, #16]
 80136fa:	b99b      	cbnz	r3, 8013724 <_vfiprintf_r+0x5c>
 80136fc:	4629      	mov	r1, r5
 80136fe:	4630      	mov	r0, r6
 8013700:	f7ff fdee 	bl	80132e0 <__swsetup_r>
 8013704:	b170      	cbz	r0, 8013724 <_vfiprintf_r+0x5c>
 8013706:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013708:	07dc      	lsls	r4, r3, #31
 801370a:	d504      	bpl.n	8013716 <_vfiprintf_r+0x4e>
 801370c:	f04f 30ff 	mov.w	r0, #4294967295
 8013710:	b01d      	add	sp, #116	@ 0x74
 8013712:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013716:	89ab      	ldrh	r3, [r5, #12]
 8013718:	0598      	lsls	r0, r3, #22
 801371a:	d4f7      	bmi.n	801370c <_vfiprintf_r+0x44>
 801371c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801371e:	f7ff feaf 	bl	8013480 <__retarget_lock_release_recursive>
 8013722:	e7f3      	b.n	801370c <_vfiprintf_r+0x44>
 8013724:	2300      	movs	r3, #0
 8013726:	9309      	str	r3, [sp, #36]	@ 0x24
 8013728:	2320      	movs	r3, #32
 801372a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801372e:	f8cd 800c 	str.w	r8, [sp, #12]
 8013732:	2330      	movs	r3, #48	@ 0x30
 8013734:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80138e4 <_vfiprintf_r+0x21c>
 8013738:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801373c:	f04f 0901 	mov.w	r9, #1
 8013740:	4623      	mov	r3, r4
 8013742:	469a      	mov	sl, r3
 8013744:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013748:	b10a      	cbz	r2, 801374e <_vfiprintf_r+0x86>
 801374a:	2a25      	cmp	r2, #37	@ 0x25
 801374c:	d1f9      	bne.n	8013742 <_vfiprintf_r+0x7a>
 801374e:	ebba 0b04 	subs.w	fp, sl, r4
 8013752:	d00b      	beq.n	801376c <_vfiprintf_r+0xa4>
 8013754:	465b      	mov	r3, fp
 8013756:	4622      	mov	r2, r4
 8013758:	4629      	mov	r1, r5
 801375a:	4630      	mov	r0, r6
 801375c:	f7ff ffa1 	bl	80136a2 <__sfputs_r>
 8013760:	3001      	adds	r0, #1
 8013762:	f000 80a7 	beq.w	80138b4 <_vfiprintf_r+0x1ec>
 8013766:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013768:	445a      	add	r2, fp
 801376a:	9209      	str	r2, [sp, #36]	@ 0x24
 801376c:	f89a 3000 	ldrb.w	r3, [sl]
 8013770:	2b00      	cmp	r3, #0
 8013772:	f000 809f 	beq.w	80138b4 <_vfiprintf_r+0x1ec>
 8013776:	2300      	movs	r3, #0
 8013778:	f04f 32ff 	mov.w	r2, #4294967295
 801377c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013780:	f10a 0a01 	add.w	sl, sl, #1
 8013784:	9304      	str	r3, [sp, #16]
 8013786:	9307      	str	r3, [sp, #28]
 8013788:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801378c:	931a      	str	r3, [sp, #104]	@ 0x68
 801378e:	4654      	mov	r4, sl
 8013790:	2205      	movs	r2, #5
 8013792:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013796:	4853      	ldr	r0, [pc, #332]	@ (80138e4 <_vfiprintf_r+0x21c>)
 8013798:	f7fc fd3a 	bl	8010210 <memchr>
 801379c:	9a04      	ldr	r2, [sp, #16]
 801379e:	b9d8      	cbnz	r0, 80137d8 <_vfiprintf_r+0x110>
 80137a0:	06d1      	lsls	r1, r2, #27
 80137a2:	bf44      	itt	mi
 80137a4:	2320      	movmi	r3, #32
 80137a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80137aa:	0713      	lsls	r3, r2, #28
 80137ac:	bf44      	itt	mi
 80137ae:	232b      	movmi	r3, #43	@ 0x2b
 80137b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80137b4:	f89a 3000 	ldrb.w	r3, [sl]
 80137b8:	2b2a      	cmp	r3, #42	@ 0x2a
 80137ba:	d015      	beq.n	80137e8 <_vfiprintf_r+0x120>
 80137bc:	9a07      	ldr	r2, [sp, #28]
 80137be:	4654      	mov	r4, sl
 80137c0:	2000      	movs	r0, #0
 80137c2:	f04f 0c0a 	mov.w	ip, #10
 80137c6:	4621      	mov	r1, r4
 80137c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80137cc:	3b30      	subs	r3, #48	@ 0x30
 80137ce:	2b09      	cmp	r3, #9
 80137d0:	d94b      	bls.n	801386a <_vfiprintf_r+0x1a2>
 80137d2:	b1b0      	cbz	r0, 8013802 <_vfiprintf_r+0x13a>
 80137d4:	9207      	str	r2, [sp, #28]
 80137d6:	e014      	b.n	8013802 <_vfiprintf_r+0x13a>
 80137d8:	eba0 0308 	sub.w	r3, r0, r8
 80137dc:	fa09 f303 	lsl.w	r3, r9, r3
 80137e0:	4313      	orrs	r3, r2
 80137e2:	9304      	str	r3, [sp, #16]
 80137e4:	46a2      	mov	sl, r4
 80137e6:	e7d2      	b.n	801378e <_vfiprintf_r+0xc6>
 80137e8:	9b03      	ldr	r3, [sp, #12]
 80137ea:	1d19      	adds	r1, r3, #4
 80137ec:	681b      	ldr	r3, [r3, #0]
 80137ee:	9103      	str	r1, [sp, #12]
 80137f0:	2b00      	cmp	r3, #0
 80137f2:	bfbb      	ittet	lt
 80137f4:	425b      	neglt	r3, r3
 80137f6:	f042 0202 	orrlt.w	r2, r2, #2
 80137fa:	9307      	strge	r3, [sp, #28]
 80137fc:	9307      	strlt	r3, [sp, #28]
 80137fe:	bfb8      	it	lt
 8013800:	9204      	strlt	r2, [sp, #16]
 8013802:	7823      	ldrb	r3, [r4, #0]
 8013804:	2b2e      	cmp	r3, #46	@ 0x2e
 8013806:	d10a      	bne.n	801381e <_vfiprintf_r+0x156>
 8013808:	7863      	ldrb	r3, [r4, #1]
 801380a:	2b2a      	cmp	r3, #42	@ 0x2a
 801380c:	d132      	bne.n	8013874 <_vfiprintf_r+0x1ac>
 801380e:	9b03      	ldr	r3, [sp, #12]
 8013810:	1d1a      	adds	r2, r3, #4
 8013812:	681b      	ldr	r3, [r3, #0]
 8013814:	9203      	str	r2, [sp, #12]
 8013816:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801381a:	3402      	adds	r4, #2
 801381c:	9305      	str	r3, [sp, #20]
 801381e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80138f4 <_vfiprintf_r+0x22c>
 8013822:	7821      	ldrb	r1, [r4, #0]
 8013824:	2203      	movs	r2, #3
 8013826:	4650      	mov	r0, sl
 8013828:	f7fc fcf2 	bl	8010210 <memchr>
 801382c:	b138      	cbz	r0, 801383e <_vfiprintf_r+0x176>
 801382e:	9b04      	ldr	r3, [sp, #16]
 8013830:	eba0 000a 	sub.w	r0, r0, sl
 8013834:	2240      	movs	r2, #64	@ 0x40
 8013836:	4082      	lsls	r2, r0
 8013838:	4313      	orrs	r3, r2
 801383a:	3401      	adds	r4, #1
 801383c:	9304      	str	r3, [sp, #16]
 801383e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013842:	4829      	ldr	r0, [pc, #164]	@ (80138e8 <_vfiprintf_r+0x220>)
 8013844:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8013848:	2206      	movs	r2, #6
 801384a:	f7fc fce1 	bl	8010210 <memchr>
 801384e:	2800      	cmp	r0, #0
 8013850:	d03f      	beq.n	80138d2 <_vfiprintf_r+0x20a>
 8013852:	4b26      	ldr	r3, [pc, #152]	@ (80138ec <_vfiprintf_r+0x224>)
 8013854:	bb1b      	cbnz	r3, 801389e <_vfiprintf_r+0x1d6>
 8013856:	9b03      	ldr	r3, [sp, #12]
 8013858:	3307      	adds	r3, #7
 801385a:	f023 0307 	bic.w	r3, r3, #7
 801385e:	3308      	adds	r3, #8
 8013860:	9303      	str	r3, [sp, #12]
 8013862:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013864:	443b      	add	r3, r7
 8013866:	9309      	str	r3, [sp, #36]	@ 0x24
 8013868:	e76a      	b.n	8013740 <_vfiprintf_r+0x78>
 801386a:	fb0c 3202 	mla	r2, ip, r2, r3
 801386e:	460c      	mov	r4, r1
 8013870:	2001      	movs	r0, #1
 8013872:	e7a8      	b.n	80137c6 <_vfiprintf_r+0xfe>
 8013874:	2300      	movs	r3, #0
 8013876:	3401      	adds	r4, #1
 8013878:	9305      	str	r3, [sp, #20]
 801387a:	4619      	mov	r1, r3
 801387c:	f04f 0c0a 	mov.w	ip, #10
 8013880:	4620      	mov	r0, r4
 8013882:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013886:	3a30      	subs	r2, #48	@ 0x30
 8013888:	2a09      	cmp	r2, #9
 801388a:	d903      	bls.n	8013894 <_vfiprintf_r+0x1cc>
 801388c:	2b00      	cmp	r3, #0
 801388e:	d0c6      	beq.n	801381e <_vfiprintf_r+0x156>
 8013890:	9105      	str	r1, [sp, #20]
 8013892:	e7c4      	b.n	801381e <_vfiprintf_r+0x156>
 8013894:	fb0c 2101 	mla	r1, ip, r1, r2
 8013898:	4604      	mov	r4, r0
 801389a:	2301      	movs	r3, #1
 801389c:	e7f0      	b.n	8013880 <_vfiprintf_r+0x1b8>
 801389e:	ab03      	add	r3, sp, #12
 80138a0:	9300      	str	r3, [sp, #0]
 80138a2:	462a      	mov	r2, r5
 80138a4:	4b12      	ldr	r3, [pc, #72]	@ (80138f0 <_vfiprintf_r+0x228>)
 80138a6:	a904      	add	r1, sp, #16
 80138a8:	4630      	mov	r0, r6
 80138aa:	f3af 8000 	nop.w
 80138ae:	4607      	mov	r7, r0
 80138b0:	1c78      	adds	r0, r7, #1
 80138b2:	d1d6      	bne.n	8013862 <_vfiprintf_r+0x19a>
 80138b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80138b6:	07d9      	lsls	r1, r3, #31
 80138b8:	d405      	bmi.n	80138c6 <_vfiprintf_r+0x1fe>
 80138ba:	89ab      	ldrh	r3, [r5, #12]
 80138bc:	059a      	lsls	r2, r3, #22
 80138be:	d402      	bmi.n	80138c6 <_vfiprintf_r+0x1fe>
 80138c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80138c2:	f7ff fddd 	bl	8013480 <__retarget_lock_release_recursive>
 80138c6:	89ab      	ldrh	r3, [r5, #12]
 80138c8:	065b      	lsls	r3, r3, #25
 80138ca:	f53f af1f 	bmi.w	801370c <_vfiprintf_r+0x44>
 80138ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80138d0:	e71e      	b.n	8013710 <_vfiprintf_r+0x48>
 80138d2:	ab03      	add	r3, sp, #12
 80138d4:	9300      	str	r3, [sp, #0]
 80138d6:	462a      	mov	r2, r5
 80138d8:	4b05      	ldr	r3, [pc, #20]	@ (80138f0 <_vfiprintf_r+0x228>)
 80138da:	a904      	add	r1, sp, #16
 80138dc:	4630      	mov	r0, r6
 80138de:	f000 f879 	bl	80139d4 <_printf_i>
 80138e2:	e7e4      	b.n	80138ae <_vfiprintf_r+0x1e6>
 80138e4:	08013f00 	.word	0x08013f00
 80138e8:	08013f0a 	.word	0x08013f0a
 80138ec:	00000000 	.word	0x00000000
 80138f0:	080136a3 	.word	0x080136a3
 80138f4:	08013f06 	.word	0x08013f06

080138f8 <_printf_common>:
 80138f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80138fc:	4616      	mov	r6, r2
 80138fe:	4698      	mov	r8, r3
 8013900:	688a      	ldr	r2, [r1, #8]
 8013902:	690b      	ldr	r3, [r1, #16]
 8013904:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8013908:	4293      	cmp	r3, r2
 801390a:	bfb8      	it	lt
 801390c:	4613      	movlt	r3, r2
 801390e:	6033      	str	r3, [r6, #0]
 8013910:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8013914:	4607      	mov	r7, r0
 8013916:	460c      	mov	r4, r1
 8013918:	b10a      	cbz	r2, 801391e <_printf_common+0x26>
 801391a:	3301      	adds	r3, #1
 801391c:	6033      	str	r3, [r6, #0]
 801391e:	6823      	ldr	r3, [r4, #0]
 8013920:	0699      	lsls	r1, r3, #26
 8013922:	bf42      	ittt	mi
 8013924:	6833      	ldrmi	r3, [r6, #0]
 8013926:	3302      	addmi	r3, #2
 8013928:	6033      	strmi	r3, [r6, #0]
 801392a:	6825      	ldr	r5, [r4, #0]
 801392c:	f015 0506 	ands.w	r5, r5, #6
 8013930:	d106      	bne.n	8013940 <_printf_common+0x48>
 8013932:	f104 0a19 	add.w	sl, r4, #25
 8013936:	68e3      	ldr	r3, [r4, #12]
 8013938:	6832      	ldr	r2, [r6, #0]
 801393a:	1a9b      	subs	r3, r3, r2
 801393c:	42ab      	cmp	r3, r5
 801393e:	dc26      	bgt.n	801398e <_printf_common+0x96>
 8013940:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8013944:	6822      	ldr	r2, [r4, #0]
 8013946:	3b00      	subs	r3, #0
 8013948:	bf18      	it	ne
 801394a:	2301      	movne	r3, #1
 801394c:	0692      	lsls	r2, r2, #26
 801394e:	d42b      	bmi.n	80139a8 <_printf_common+0xb0>
 8013950:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8013954:	4641      	mov	r1, r8
 8013956:	4638      	mov	r0, r7
 8013958:	47c8      	blx	r9
 801395a:	3001      	adds	r0, #1
 801395c:	d01e      	beq.n	801399c <_printf_common+0xa4>
 801395e:	6823      	ldr	r3, [r4, #0]
 8013960:	6922      	ldr	r2, [r4, #16]
 8013962:	f003 0306 	and.w	r3, r3, #6
 8013966:	2b04      	cmp	r3, #4
 8013968:	bf02      	ittt	eq
 801396a:	68e5      	ldreq	r5, [r4, #12]
 801396c:	6833      	ldreq	r3, [r6, #0]
 801396e:	1aed      	subeq	r5, r5, r3
 8013970:	68a3      	ldr	r3, [r4, #8]
 8013972:	bf0c      	ite	eq
 8013974:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8013978:	2500      	movne	r5, #0
 801397a:	4293      	cmp	r3, r2
 801397c:	bfc4      	itt	gt
 801397e:	1a9b      	subgt	r3, r3, r2
 8013980:	18ed      	addgt	r5, r5, r3
 8013982:	2600      	movs	r6, #0
 8013984:	341a      	adds	r4, #26
 8013986:	42b5      	cmp	r5, r6
 8013988:	d11a      	bne.n	80139c0 <_printf_common+0xc8>
 801398a:	2000      	movs	r0, #0
 801398c:	e008      	b.n	80139a0 <_printf_common+0xa8>
 801398e:	2301      	movs	r3, #1
 8013990:	4652      	mov	r2, sl
 8013992:	4641      	mov	r1, r8
 8013994:	4638      	mov	r0, r7
 8013996:	47c8      	blx	r9
 8013998:	3001      	adds	r0, #1
 801399a:	d103      	bne.n	80139a4 <_printf_common+0xac>
 801399c:	f04f 30ff 	mov.w	r0, #4294967295
 80139a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80139a4:	3501      	adds	r5, #1
 80139a6:	e7c6      	b.n	8013936 <_printf_common+0x3e>
 80139a8:	18e1      	adds	r1, r4, r3
 80139aa:	1c5a      	adds	r2, r3, #1
 80139ac:	2030      	movs	r0, #48	@ 0x30
 80139ae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80139b2:	4422      	add	r2, r4
 80139b4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80139b8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80139bc:	3302      	adds	r3, #2
 80139be:	e7c7      	b.n	8013950 <_printf_common+0x58>
 80139c0:	2301      	movs	r3, #1
 80139c2:	4622      	mov	r2, r4
 80139c4:	4641      	mov	r1, r8
 80139c6:	4638      	mov	r0, r7
 80139c8:	47c8      	blx	r9
 80139ca:	3001      	adds	r0, #1
 80139cc:	d0e6      	beq.n	801399c <_printf_common+0xa4>
 80139ce:	3601      	adds	r6, #1
 80139d0:	e7d9      	b.n	8013986 <_printf_common+0x8e>
	...

080139d4 <_printf_i>:
 80139d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80139d8:	7e0f      	ldrb	r7, [r1, #24]
 80139da:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80139dc:	2f78      	cmp	r7, #120	@ 0x78
 80139de:	4691      	mov	r9, r2
 80139e0:	4680      	mov	r8, r0
 80139e2:	460c      	mov	r4, r1
 80139e4:	469a      	mov	sl, r3
 80139e6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80139ea:	d807      	bhi.n	80139fc <_printf_i+0x28>
 80139ec:	2f62      	cmp	r7, #98	@ 0x62
 80139ee:	d80a      	bhi.n	8013a06 <_printf_i+0x32>
 80139f0:	2f00      	cmp	r7, #0
 80139f2:	f000 80d1 	beq.w	8013b98 <_printf_i+0x1c4>
 80139f6:	2f58      	cmp	r7, #88	@ 0x58
 80139f8:	f000 80b8 	beq.w	8013b6c <_printf_i+0x198>
 80139fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8013a00:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8013a04:	e03a      	b.n	8013a7c <_printf_i+0xa8>
 8013a06:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8013a0a:	2b15      	cmp	r3, #21
 8013a0c:	d8f6      	bhi.n	80139fc <_printf_i+0x28>
 8013a0e:	a101      	add	r1, pc, #4	@ (adr r1, 8013a14 <_printf_i+0x40>)
 8013a10:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8013a14:	08013a6d 	.word	0x08013a6d
 8013a18:	08013a81 	.word	0x08013a81
 8013a1c:	080139fd 	.word	0x080139fd
 8013a20:	080139fd 	.word	0x080139fd
 8013a24:	080139fd 	.word	0x080139fd
 8013a28:	080139fd 	.word	0x080139fd
 8013a2c:	08013a81 	.word	0x08013a81
 8013a30:	080139fd 	.word	0x080139fd
 8013a34:	080139fd 	.word	0x080139fd
 8013a38:	080139fd 	.word	0x080139fd
 8013a3c:	080139fd 	.word	0x080139fd
 8013a40:	08013b7f 	.word	0x08013b7f
 8013a44:	08013aab 	.word	0x08013aab
 8013a48:	08013b39 	.word	0x08013b39
 8013a4c:	080139fd 	.word	0x080139fd
 8013a50:	080139fd 	.word	0x080139fd
 8013a54:	08013ba1 	.word	0x08013ba1
 8013a58:	080139fd 	.word	0x080139fd
 8013a5c:	08013aab 	.word	0x08013aab
 8013a60:	080139fd 	.word	0x080139fd
 8013a64:	080139fd 	.word	0x080139fd
 8013a68:	08013b41 	.word	0x08013b41
 8013a6c:	6833      	ldr	r3, [r6, #0]
 8013a6e:	1d1a      	adds	r2, r3, #4
 8013a70:	681b      	ldr	r3, [r3, #0]
 8013a72:	6032      	str	r2, [r6, #0]
 8013a74:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8013a78:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8013a7c:	2301      	movs	r3, #1
 8013a7e:	e09c      	b.n	8013bba <_printf_i+0x1e6>
 8013a80:	6833      	ldr	r3, [r6, #0]
 8013a82:	6820      	ldr	r0, [r4, #0]
 8013a84:	1d19      	adds	r1, r3, #4
 8013a86:	6031      	str	r1, [r6, #0]
 8013a88:	0606      	lsls	r6, r0, #24
 8013a8a:	d501      	bpl.n	8013a90 <_printf_i+0xbc>
 8013a8c:	681d      	ldr	r5, [r3, #0]
 8013a8e:	e003      	b.n	8013a98 <_printf_i+0xc4>
 8013a90:	0645      	lsls	r5, r0, #25
 8013a92:	d5fb      	bpl.n	8013a8c <_printf_i+0xb8>
 8013a94:	f9b3 5000 	ldrsh.w	r5, [r3]
 8013a98:	2d00      	cmp	r5, #0
 8013a9a:	da03      	bge.n	8013aa4 <_printf_i+0xd0>
 8013a9c:	232d      	movs	r3, #45	@ 0x2d
 8013a9e:	426d      	negs	r5, r5
 8013aa0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013aa4:	4858      	ldr	r0, [pc, #352]	@ (8013c08 <_printf_i+0x234>)
 8013aa6:	230a      	movs	r3, #10
 8013aa8:	e011      	b.n	8013ace <_printf_i+0xfa>
 8013aaa:	6821      	ldr	r1, [r4, #0]
 8013aac:	6833      	ldr	r3, [r6, #0]
 8013aae:	0608      	lsls	r0, r1, #24
 8013ab0:	f853 5b04 	ldr.w	r5, [r3], #4
 8013ab4:	d402      	bmi.n	8013abc <_printf_i+0xe8>
 8013ab6:	0649      	lsls	r1, r1, #25
 8013ab8:	bf48      	it	mi
 8013aba:	b2ad      	uxthmi	r5, r5
 8013abc:	2f6f      	cmp	r7, #111	@ 0x6f
 8013abe:	4852      	ldr	r0, [pc, #328]	@ (8013c08 <_printf_i+0x234>)
 8013ac0:	6033      	str	r3, [r6, #0]
 8013ac2:	bf14      	ite	ne
 8013ac4:	230a      	movne	r3, #10
 8013ac6:	2308      	moveq	r3, #8
 8013ac8:	2100      	movs	r1, #0
 8013aca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8013ace:	6866      	ldr	r6, [r4, #4]
 8013ad0:	60a6      	str	r6, [r4, #8]
 8013ad2:	2e00      	cmp	r6, #0
 8013ad4:	db05      	blt.n	8013ae2 <_printf_i+0x10e>
 8013ad6:	6821      	ldr	r1, [r4, #0]
 8013ad8:	432e      	orrs	r6, r5
 8013ada:	f021 0104 	bic.w	r1, r1, #4
 8013ade:	6021      	str	r1, [r4, #0]
 8013ae0:	d04b      	beq.n	8013b7a <_printf_i+0x1a6>
 8013ae2:	4616      	mov	r6, r2
 8013ae4:	fbb5 f1f3 	udiv	r1, r5, r3
 8013ae8:	fb03 5711 	mls	r7, r3, r1, r5
 8013aec:	5dc7      	ldrb	r7, [r0, r7]
 8013aee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8013af2:	462f      	mov	r7, r5
 8013af4:	42bb      	cmp	r3, r7
 8013af6:	460d      	mov	r5, r1
 8013af8:	d9f4      	bls.n	8013ae4 <_printf_i+0x110>
 8013afa:	2b08      	cmp	r3, #8
 8013afc:	d10b      	bne.n	8013b16 <_printf_i+0x142>
 8013afe:	6823      	ldr	r3, [r4, #0]
 8013b00:	07df      	lsls	r7, r3, #31
 8013b02:	d508      	bpl.n	8013b16 <_printf_i+0x142>
 8013b04:	6923      	ldr	r3, [r4, #16]
 8013b06:	6861      	ldr	r1, [r4, #4]
 8013b08:	4299      	cmp	r1, r3
 8013b0a:	bfde      	ittt	le
 8013b0c:	2330      	movle	r3, #48	@ 0x30
 8013b0e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8013b12:	f106 36ff 	addle.w	r6, r6, #4294967295
 8013b16:	1b92      	subs	r2, r2, r6
 8013b18:	6122      	str	r2, [r4, #16]
 8013b1a:	f8cd a000 	str.w	sl, [sp]
 8013b1e:	464b      	mov	r3, r9
 8013b20:	aa03      	add	r2, sp, #12
 8013b22:	4621      	mov	r1, r4
 8013b24:	4640      	mov	r0, r8
 8013b26:	f7ff fee7 	bl	80138f8 <_printf_common>
 8013b2a:	3001      	adds	r0, #1
 8013b2c:	d14a      	bne.n	8013bc4 <_printf_i+0x1f0>
 8013b2e:	f04f 30ff 	mov.w	r0, #4294967295
 8013b32:	b004      	add	sp, #16
 8013b34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013b38:	6823      	ldr	r3, [r4, #0]
 8013b3a:	f043 0320 	orr.w	r3, r3, #32
 8013b3e:	6023      	str	r3, [r4, #0]
 8013b40:	4832      	ldr	r0, [pc, #200]	@ (8013c0c <_printf_i+0x238>)
 8013b42:	2778      	movs	r7, #120	@ 0x78
 8013b44:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8013b48:	6823      	ldr	r3, [r4, #0]
 8013b4a:	6831      	ldr	r1, [r6, #0]
 8013b4c:	061f      	lsls	r7, r3, #24
 8013b4e:	f851 5b04 	ldr.w	r5, [r1], #4
 8013b52:	d402      	bmi.n	8013b5a <_printf_i+0x186>
 8013b54:	065f      	lsls	r7, r3, #25
 8013b56:	bf48      	it	mi
 8013b58:	b2ad      	uxthmi	r5, r5
 8013b5a:	6031      	str	r1, [r6, #0]
 8013b5c:	07d9      	lsls	r1, r3, #31
 8013b5e:	bf44      	itt	mi
 8013b60:	f043 0320 	orrmi.w	r3, r3, #32
 8013b64:	6023      	strmi	r3, [r4, #0]
 8013b66:	b11d      	cbz	r5, 8013b70 <_printf_i+0x19c>
 8013b68:	2310      	movs	r3, #16
 8013b6a:	e7ad      	b.n	8013ac8 <_printf_i+0xf4>
 8013b6c:	4826      	ldr	r0, [pc, #152]	@ (8013c08 <_printf_i+0x234>)
 8013b6e:	e7e9      	b.n	8013b44 <_printf_i+0x170>
 8013b70:	6823      	ldr	r3, [r4, #0]
 8013b72:	f023 0320 	bic.w	r3, r3, #32
 8013b76:	6023      	str	r3, [r4, #0]
 8013b78:	e7f6      	b.n	8013b68 <_printf_i+0x194>
 8013b7a:	4616      	mov	r6, r2
 8013b7c:	e7bd      	b.n	8013afa <_printf_i+0x126>
 8013b7e:	6833      	ldr	r3, [r6, #0]
 8013b80:	6825      	ldr	r5, [r4, #0]
 8013b82:	6961      	ldr	r1, [r4, #20]
 8013b84:	1d18      	adds	r0, r3, #4
 8013b86:	6030      	str	r0, [r6, #0]
 8013b88:	062e      	lsls	r6, r5, #24
 8013b8a:	681b      	ldr	r3, [r3, #0]
 8013b8c:	d501      	bpl.n	8013b92 <_printf_i+0x1be>
 8013b8e:	6019      	str	r1, [r3, #0]
 8013b90:	e002      	b.n	8013b98 <_printf_i+0x1c4>
 8013b92:	0668      	lsls	r0, r5, #25
 8013b94:	d5fb      	bpl.n	8013b8e <_printf_i+0x1ba>
 8013b96:	8019      	strh	r1, [r3, #0]
 8013b98:	2300      	movs	r3, #0
 8013b9a:	6123      	str	r3, [r4, #16]
 8013b9c:	4616      	mov	r6, r2
 8013b9e:	e7bc      	b.n	8013b1a <_printf_i+0x146>
 8013ba0:	6833      	ldr	r3, [r6, #0]
 8013ba2:	1d1a      	adds	r2, r3, #4
 8013ba4:	6032      	str	r2, [r6, #0]
 8013ba6:	681e      	ldr	r6, [r3, #0]
 8013ba8:	6862      	ldr	r2, [r4, #4]
 8013baa:	2100      	movs	r1, #0
 8013bac:	4630      	mov	r0, r6
 8013bae:	f7fc fb2f 	bl	8010210 <memchr>
 8013bb2:	b108      	cbz	r0, 8013bb8 <_printf_i+0x1e4>
 8013bb4:	1b80      	subs	r0, r0, r6
 8013bb6:	6060      	str	r0, [r4, #4]
 8013bb8:	6863      	ldr	r3, [r4, #4]
 8013bba:	6123      	str	r3, [r4, #16]
 8013bbc:	2300      	movs	r3, #0
 8013bbe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013bc2:	e7aa      	b.n	8013b1a <_printf_i+0x146>
 8013bc4:	6923      	ldr	r3, [r4, #16]
 8013bc6:	4632      	mov	r2, r6
 8013bc8:	4649      	mov	r1, r9
 8013bca:	4640      	mov	r0, r8
 8013bcc:	47d0      	blx	sl
 8013bce:	3001      	adds	r0, #1
 8013bd0:	d0ad      	beq.n	8013b2e <_printf_i+0x15a>
 8013bd2:	6823      	ldr	r3, [r4, #0]
 8013bd4:	079b      	lsls	r3, r3, #30
 8013bd6:	d413      	bmi.n	8013c00 <_printf_i+0x22c>
 8013bd8:	68e0      	ldr	r0, [r4, #12]
 8013bda:	9b03      	ldr	r3, [sp, #12]
 8013bdc:	4298      	cmp	r0, r3
 8013bde:	bfb8      	it	lt
 8013be0:	4618      	movlt	r0, r3
 8013be2:	e7a6      	b.n	8013b32 <_printf_i+0x15e>
 8013be4:	2301      	movs	r3, #1
 8013be6:	4632      	mov	r2, r6
 8013be8:	4649      	mov	r1, r9
 8013bea:	4640      	mov	r0, r8
 8013bec:	47d0      	blx	sl
 8013bee:	3001      	adds	r0, #1
 8013bf0:	d09d      	beq.n	8013b2e <_printf_i+0x15a>
 8013bf2:	3501      	adds	r5, #1
 8013bf4:	68e3      	ldr	r3, [r4, #12]
 8013bf6:	9903      	ldr	r1, [sp, #12]
 8013bf8:	1a5b      	subs	r3, r3, r1
 8013bfa:	42ab      	cmp	r3, r5
 8013bfc:	dcf2      	bgt.n	8013be4 <_printf_i+0x210>
 8013bfe:	e7eb      	b.n	8013bd8 <_printf_i+0x204>
 8013c00:	2500      	movs	r5, #0
 8013c02:	f104 0619 	add.w	r6, r4, #25
 8013c06:	e7f5      	b.n	8013bf4 <_printf_i+0x220>
 8013c08:	08013f11 	.word	0x08013f11
 8013c0c:	08013f22 	.word	0x08013f22

08013c10 <__sflush_r>:
 8013c10:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8013c14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013c18:	0716      	lsls	r6, r2, #28
 8013c1a:	4605      	mov	r5, r0
 8013c1c:	460c      	mov	r4, r1
 8013c1e:	d454      	bmi.n	8013cca <__sflush_r+0xba>
 8013c20:	684b      	ldr	r3, [r1, #4]
 8013c22:	2b00      	cmp	r3, #0
 8013c24:	dc02      	bgt.n	8013c2c <__sflush_r+0x1c>
 8013c26:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8013c28:	2b00      	cmp	r3, #0
 8013c2a:	dd48      	ble.n	8013cbe <__sflush_r+0xae>
 8013c2c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8013c2e:	2e00      	cmp	r6, #0
 8013c30:	d045      	beq.n	8013cbe <__sflush_r+0xae>
 8013c32:	2300      	movs	r3, #0
 8013c34:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8013c38:	682f      	ldr	r7, [r5, #0]
 8013c3a:	6a21      	ldr	r1, [r4, #32]
 8013c3c:	602b      	str	r3, [r5, #0]
 8013c3e:	d030      	beq.n	8013ca2 <__sflush_r+0x92>
 8013c40:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8013c42:	89a3      	ldrh	r3, [r4, #12]
 8013c44:	0759      	lsls	r1, r3, #29
 8013c46:	d505      	bpl.n	8013c54 <__sflush_r+0x44>
 8013c48:	6863      	ldr	r3, [r4, #4]
 8013c4a:	1ad2      	subs	r2, r2, r3
 8013c4c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8013c4e:	b10b      	cbz	r3, 8013c54 <__sflush_r+0x44>
 8013c50:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8013c52:	1ad2      	subs	r2, r2, r3
 8013c54:	2300      	movs	r3, #0
 8013c56:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8013c58:	6a21      	ldr	r1, [r4, #32]
 8013c5a:	4628      	mov	r0, r5
 8013c5c:	47b0      	blx	r6
 8013c5e:	1c43      	adds	r3, r0, #1
 8013c60:	89a3      	ldrh	r3, [r4, #12]
 8013c62:	d106      	bne.n	8013c72 <__sflush_r+0x62>
 8013c64:	6829      	ldr	r1, [r5, #0]
 8013c66:	291d      	cmp	r1, #29
 8013c68:	d82b      	bhi.n	8013cc2 <__sflush_r+0xb2>
 8013c6a:	4a2a      	ldr	r2, [pc, #168]	@ (8013d14 <__sflush_r+0x104>)
 8013c6c:	40ca      	lsrs	r2, r1
 8013c6e:	07d6      	lsls	r6, r2, #31
 8013c70:	d527      	bpl.n	8013cc2 <__sflush_r+0xb2>
 8013c72:	2200      	movs	r2, #0
 8013c74:	6062      	str	r2, [r4, #4]
 8013c76:	04d9      	lsls	r1, r3, #19
 8013c78:	6922      	ldr	r2, [r4, #16]
 8013c7a:	6022      	str	r2, [r4, #0]
 8013c7c:	d504      	bpl.n	8013c88 <__sflush_r+0x78>
 8013c7e:	1c42      	adds	r2, r0, #1
 8013c80:	d101      	bne.n	8013c86 <__sflush_r+0x76>
 8013c82:	682b      	ldr	r3, [r5, #0]
 8013c84:	b903      	cbnz	r3, 8013c88 <__sflush_r+0x78>
 8013c86:	6560      	str	r0, [r4, #84]	@ 0x54
 8013c88:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013c8a:	602f      	str	r7, [r5, #0]
 8013c8c:	b1b9      	cbz	r1, 8013cbe <__sflush_r+0xae>
 8013c8e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013c92:	4299      	cmp	r1, r3
 8013c94:	d002      	beq.n	8013c9c <__sflush_r+0x8c>
 8013c96:	4628      	mov	r0, r5
 8013c98:	f7ff fbf4 	bl	8013484 <_free_r>
 8013c9c:	2300      	movs	r3, #0
 8013c9e:	6363      	str	r3, [r4, #52]	@ 0x34
 8013ca0:	e00d      	b.n	8013cbe <__sflush_r+0xae>
 8013ca2:	2301      	movs	r3, #1
 8013ca4:	4628      	mov	r0, r5
 8013ca6:	47b0      	blx	r6
 8013ca8:	4602      	mov	r2, r0
 8013caa:	1c50      	adds	r0, r2, #1
 8013cac:	d1c9      	bne.n	8013c42 <__sflush_r+0x32>
 8013cae:	682b      	ldr	r3, [r5, #0]
 8013cb0:	2b00      	cmp	r3, #0
 8013cb2:	d0c6      	beq.n	8013c42 <__sflush_r+0x32>
 8013cb4:	2b1d      	cmp	r3, #29
 8013cb6:	d001      	beq.n	8013cbc <__sflush_r+0xac>
 8013cb8:	2b16      	cmp	r3, #22
 8013cba:	d11e      	bne.n	8013cfa <__sflush_r+0xea>
 8013cbc:	602f      	str	r7, [r5, #0]
 8013cbe:	2000      	movs	r0, #0
 8013cc0:	e022      	b.n	8013d08 <__sflush_r+0xf8>
 8013cc2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013cc6:	b21b      	sxth	r3, r3
 8013cc8:	e01b      	b.n	8013d02 <__sflush_r+0xf2>
 8013cca:	690f      	ldr	r7, [r1, #16]
 8013ccc:	2f00      	cmp	r7, #0
 8013cce:	d0f6      	beq.n	8013cbe <__sflush_r+0xae>
 8013cd0:	0793      	lsls	r3, r2, #30
 8013cd2:	680e      	ldr	r6, [r1, #0]
 8013cd4:	bf08      	it	eq
 8013cd6:	694b      	ldreq	r3, [r1, #20]
 8013cd8:	600f      	str	r7, [r1, #0]
 8013cda:	bf18      	it	ne
 8013cdc:	2300      	movne	r3, #0
 8013cde:	eba6 0807 	sub.w	r8, r6, r7
 8013ce2:	608b      	str	r3, [r1, #8]
 8013ce4:	f1b8 0f00 	cmp.w	r8, #0
 8013ce8:	dde9      	ble.n	8013cbe <__sflush_r+0xae>
 8013cea:	6a21      	ldr	r1, [r4, #32]
 8013cec:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8013cee:	4643      	mov	r3, r8
 8013cf0:	463a      	mov	r2, r7
 8013cf2:	4628      	mov	r0, r5
 8013cf4:	47b0      	blx	r6
 8013cf6:	2800      	cmp	r0, #0
 8013cf8:	dc08      	bgt.n	8013d0c <__sflush_r+0xfc>
 8013cfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013cfe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013d02:	81a3      	strh	r3, [r4, #12]
 8013d04:	f04f 30ff 	mov.w	r0, #4294967295
 8013d08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013d0c:	4407      	add	r7, r0
 8013d0e:	eba8 0800 	sub.w	r8, r8, r0
 8013d12:	e7e7      	b.n	8013ce4 <__sflush_r+0xd4>
 8013d14:	20400001 	.word	0x20400001

08013d18 <_fflush_r>:
 8013d18:	b538      	push	{r3, r4, r5, lr}
 8013d1a:	690b      	ldr	r3, [r1, #16]
 8013d1c:	4605      	mov	r5, r0
 8013d1e:	460c      	mov	r4, r1
 8013d20:	b913      	cbnz	r3, 8013d28 <_fflush_r+0x10>
 8013d22:	2500      	movs	r5, #0
 8013d24:	4628      	mov	r0, r5
 8013d26:	bd38      	pop	{r3, r4, r5, pc}
 8013d28:	b118      	cbz	r0, 8013d32 <_fflush_r+0x1a>
 8013d2a:	6a03      	ldr	r3, [r0, #32]
 8013d2c:	b90b      	cbnz	r3, 8013d32 <_fflush_r+0x1a>
 8013d2e:	f7ff f9af 	bl	8013090 <__sinit>
 8013d32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013d36:	2b00      	cmp	r3, #0
 8013d38:	d0f3      	beq.n	8013d22 <_fflush_r+0xa>
 8013d3a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8013d3c:	07d0      	lsls	r0, r2, #31
 8013d3e:	d404      	bmi.n	8013d4a <_fflush_r+0x32>
 8013d40:	0599      	lsls	r1, r3, #22
 8013d42:	d402      	bmi.n	8013d4a <_fflush_r+0x32>
 8013d44:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013d46:	f7ff fb9a 	bl	801347e <__retarget_lock_acquire_recursive>
 8013d4a:	4628      	mov	r0, r5
 8013d4c:	4621      	mov	r1, r4
 8013d4e:	f7ff ff5f 	bl	8013c10 <__sflush_r>
 8013d52:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013d54:	07da      	lsls	r2, r3, #31
 8013d56:	4605      	mov	r5, r0
 8013d58:	d4e4      	bmi.n	8013d24 <_fflush_r+0xc>
 8013d5a:	89a3      	ldrh	r3, [r4, #12]
 8013d5c:	059b      	lsls	r3, r3, #22
 8013d5e:	d4e1      	bmi.n	8013d24 <_fflush_r+0xc>
 8013d60:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013d62:	f7ff fb8d 	bl	8013480 <__retarget_lock_release_recursive>
 8013d66:	e7dd      	b.n	8013d24 <_fflush_r+0xc>

08013d68 <__swhatbuf_r>:
 8013d68:	b570      	push	{r4, r5, r6, lr}
 8013d6a:	460c      	mov	r4, r1
 8013d6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013d70:	2900      	cmp	r1, #0
 8013d72:	b096      	sub	sp, #88	@ 0x58
 8013d74:	4615      	mov	r5, r2
 8013d76:	461e      	mov	r6, r3
 8013d78:	da0d      	bge.n	8013d96 <__swhatbuf_r+0x2e>
 8013d7a:	89a3      	ldrh	r3, [r4, #12]
 8013d7c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8013d80:	f04f 0100 	mov.w	r1, #0
 8013d84:	bf14      	ite	ne
 8013d86:	2340      	movne	r3, #64	@ 0x40
 8013d88:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8013d8c:	2000      	movs	r0, #0
 8013d8e:	6031      	str	r1, [r6, #0]
 8013d90:	602b      	str	r3, [r5, #0]
 8013d92:	b016      	add	sp, #88	@ 0x58
 8013d94:	bd70      	pop	{r4, r5, r6, pc}
 8013d96:	466a      	mov	r2, sp
 8013d98:	f000 f848 	bl	8013e2c <_fstat_r>
 8013d9c:	2800      	cmp	r0, #0
 8013d9e:	dbec      	blt.n	8013d7a <__swhatbuf_r+0x12>
 8013da0:	9901      	ldr	r1, [sp, #4]
 8013da2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8013da6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8013daa:	4259      	negs	r1, r3
 8013dac:	4159      	adcs	r1, r3
 8013dae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8013db2:	e7eb      	b.n	8013d8c <__swhatbuf_r+0x24>

08013db4 <__smakebuf_r>:
 8013db4:	898b      	ldrh	r3, [r1, #12]
 8013db6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013db8:	079d      	lsls	r5, r3, #30
 8013dba:	4606      	mov	r6, r0
 8013dbc:	460c      	mov	r4, r1
 8013dbe:	d507      	bpl.n	8013dd0 <__smakebuf_r+0x1c>
 8013dc0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8013dc4:	6023      	str	r3, [r4, #0]
 8013dc6:	6123      	str	r3, [r4, #16]
 8013dc8:	2301      	movs	r3, #1
 8013dca:	6163      	str	r3, [r4, #20]
 8013dcc:	b003      	add	sp, #12
 8013dce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013dd0:	ab01      	add	r3, sp, #4
 8013dd2:	466a      	mov	r2, sp
 8013dd4:	f7ff ffc8 	bl	8013d68 <__swhatbuf_r>
 8013dd8:	9f00      	ldr	r7, [sp, #0]
 8013dda:	4605      	mov	r5, r0
 8013ddc:	4639      	mov	r1, r7
 8013dde:	4630      	mov	r0, r6
 8013de0:	f7ff fbbc 	bl	801355c <_malloc_r>
 8013de4:	b948      	cbnz	r0, 8013dfa <__smakebuf_r+0x46>
 8013de6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013dea:	059a      	lsls	r2, r3, #22
 8013dec:	d4ee      	bmi.n	8013dcc <__smakebuf_r+0x18>
 8013dee:	f023 0303 	bic.w	r3, r3, #3
 8013df2:	f043 0302 	orr.w	r3, r3, #2
 8013df6:	81a3      	strh	r3, [r4, #12]
 8013df8:	e7e2      	b.n	8013dc0 <__smakebuf_r+0xc>
 8013dfa:	89a3      	ldrh	r3, [r4, #12]
 8013dfc:	6020      	str	r0, [r4, #0]
 8013dfe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013e02:	81a3      	strh	r3, [r4, #12]
 8013e04:	9b01      	ldr	r3, [sp, #4]
 8013e06:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8013e0a:	b15b      	cbz	r3, 8013e24 <__smakebuf_r+0x70>
 8013e0c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013e10:	4630      	mov	r0, r6
 8013e12:	f000 f81d 	bl	8013e50 <_isatty_r>
 8013e16:	b128      	cbz	r0, 8013e24 <__smakebuf_r+0x70>
 8013e18:	89a3      	ldrh	r3, [r4, #12]
 8013e1a:	f023 0303 	bic.w	r3, r3, #3
 8013e1e:	f043 0301 	orr.w	r3, r3, #1
 8013e22:	81a3      	strh	r3, [r4, #12]
 8013e24:	89a3      	ldrh	r3, [r4, #12]
 8013e26:	431d      	orrs	r5, r3
 8013e28:	81a5      	strh	r5, [r4, #12]
 8013e2a:	e7cf      	b.n	8013dcc <__smakebuf_r+0x18>

08013e2c <_fstat_r>:
 8013e2c:	b538      	push	{r3, r4, r5, lr}
 8013e2e:	4d07      	ldr	r5, [pc, #28]	@ (8013e4c <_fstat_r+0x20>)
 8013e30:	2300      	movs	r3, #0
 8013e32:	4604      	mov	r4, r0
 8013e34:	4608      	mov	r0, r1
 8013e36:	4611      	mov	r1, r2
 8013e38:	602b      	str	r3, [r5, #0]
 8013e3a:	f7fc fe85 	bl	8010b48 <_fstat>
 8013e3e:	1c43      	adds	r3, r0, #1
 8013e40:	d102      	bne.n	8013e48 <_fstat_r+0x1c>
 8013e42:	682b      	ldr	r3, [r5, #0]
 8013e44:	b103      	cbz	r3, 8013e48 <_fstat_r+0x1c>
 8013e46:	6023      	str	r3, [r4, #0]
 8013e48:	bd38      	pop	{r3, r4, r5, pc}
 8013e4a:	bf00      	nop
 8013e4c:	20000270 	.word	0x20000270

08013e50 <_isatty_r>:
 8013e50:	b538      	push	{r3, r4, r5, lr}
 8013e52:	4d06      	ldr	r5, [pc, #24]	@ (8013e6c <_isatty_r+0x1c>)
 8013e54:	2300      	movs	r3, #0
 8013e56:	4604      	mov	r4, r0
 8013e58:	4608      	mov	r0, r1
 8013e5a:	602b      	str	r3, [r5, #0]
 8013e5c:	f7fc fe84 	bl	8010b68 <_isatty>
 8013e60:	1c43      	adds	r3, r0, #1
 8013e62:	d102      	bne.n	8013e6a <_isatty_r+0x1a>
 8013e64:	682b      	ldr	r3, [r5, #0]
 8013e66:	b103      	cbz	r3, 8013e6a <_isatty_r+0x1a>
 8013e68:	6023      	str	r3, [r4, #0]
 8013e6a:	bd38      	pop	{r3, r4, r5, pc}
 8013e6c:	20000270 	.word	0x20000270

08013e70 <_sbrk_r>:
 8013e70:	b538      	push	{r3, r4, r5, lr}
 8013e72:	4d06      	ldr	r5, [pc, #24]	@ (8013e8c <_sbrk_r+0x1c>)
 8013e74:	2300      	movs	r3, #0
 8013e76:	4604      	mov	r4, r0
 8013e78:	4608      	mov	r0, r1
 8013e7a:	602b      	str	r3, [r5, #0]
 8013e7c:	f7fc fe8c 	bl	8010b98 <_sbrk>
 8013e80:	1c43      	adds	r3, r0, #1
 8013e82:	d102      	bne.n	8013e8a <_sbrk_r+0x1a>
 8013e84:	682b      	ldr	r3, [r5, #0]
 8013e86:	b103      	cbz	r3, 8013e8a <_sbrk_r+0x1a>
 8013e88:	6023      	str	r3, [r4, #0]
 8013e8a:	bd38      	pop	{r3, r4, r5, pc}
 8013e8c:	20000270 	.word	0x20000270

08013e90 <_init>:
 8013e90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013e92:	bf00      	nop
 8013e94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013e96:	bc08      	pop	{r3}
 8013e98:	469e      	mov	lr, r3
 8013e9a:	4770      	bx	lr

08013e9c <_fini>:
 8013e9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013e9e:	bf00      	nop
 8013ea0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013ea2:	bc08      	pop	{r3}
 8013ea4:	469e      	mov	lr, r3
 8013ea6:	4770      	bx	lr
