// Seed: 3061304627
module module_0 (
    output wor id_0,
    output uwire id_1,
    input supply1 id_2,
    input uwire id_3,
    input supply0 id_4,
    input wire id_5,
    input wand id_6,
    input supply0 id_7,
    input wire id_8
);
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    input tri0 id_2,
    output supply1 id_3,
    output tri0 id_4,
    input wor id_5,
    input wire id_6,
    input wand id_7,
    input tri1 id_8,
    input tri id_9,
    input wire id_10,
    input tri0 id_11
);
  wire id_13;
  wire id_14;
  wire id_15;
  module_0(
      id_4, id_3, id_11, id_6, id_9, id_2, id_7, id_5, id_11
  );
endmodule
