/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Jun 18 03:42:12 2010
 *                 MD5 Checksum         f68c8d1869eaf4c070ec2a58d018b385
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

#ifndef BCHP_CLKGEN_H__
#define BCHP_CLKGEN_H__

/***************************************************************************
 *CLKGEN - clkgen registers
 ***************************************************************************/
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_RESET         0x00470000 /* Resets */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_PWRDN         0x00470004 /* Powerdowns */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_CONTROL       0x00470008 /* Miscellaneous Controls */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_DIV           0x0047000c /* Pre multiplier */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_GAIN          0x00470010 /* PLL GAIN */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_SSC_MODE_CONTROL_LOW 0x00470014 /* Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_SSC_MODE_CONTROL_HIGH 0x00470018 /* Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_LOCK_STATUS   0x0047001c /* Lock Status */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_STATUS        0x00470020 /* Test Status */
#define BCHP_CLKGEN_PLL_SYS1_PLL_RESET           0x00470024 /* Resets */
#define BCHP_CLKGEN_PLL_SYS1_PLL_PWRDN           0x00470028 /* Powerdowns */
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL         0x0047002c /* Miscellaneous Controls */
#define BCHP_CLKGEN_PLL_SYS1_PLL_DIV             0x00470030 /* Pre multiplier */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MDIV0_2         0x00470034 /* Post divider Channels 0 to 2 */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MDIV3_5         0x00470038 /* Post divider Channels 3 to 5 */
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL 0x0047003c /* PLL Post Divider Control */
#define BCHP_CLKGEN_PLL_SYS1_PLL_GAIN            0x00470040 /* PLL GAIN */
#define BCHP_CLKGEN_PLL_SYS1_PLL_SSC_MODE_CONTROL_LOW 0x00470044 /* Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_SYS1_PLL_SSC_MODE_CONTROL_HIGH 0x00470048 /* Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC            0x0047004c /* Mscellaneous control bus. */
#define BCHP_CLKGEN_PLL_SYS1_PLL_LOCK_STATUS     0x00470050 /* Lock Status */
#define BCHP_CLKGEN_PLL_SYS1_PLL_STATUS          0x00470054 /* Test Status */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_PWRDN           0x00470058 /* Powerdowns */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_CONTROL         0x0047005c /* Miscellaneous Controls */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_DIV             0x00470060 /* Pre multiplier */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_MDIV0_2         0x00470064 /* Post divider Channels 0 to 2 */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_POSTDIVIDER_CTRL 0x00470068 /* PLL Post Divider Control */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_GAIN            0x0047006c /* PLL GAIN */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_SSC_MODE_CONTROL_LOW 0x00470070 /* Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_SSC_MODE_CONTROL_HIGH 0x00470074 /* Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_MISC            0x00470078 /* Miscellaneous control bus. */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_MISC2           0x0047007c /* Miscellaneous control bus continued. */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_LOCK_STATUS     0x00470080 /* Lock Status */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_STATUS          0x00470084 /* Test Status */
#define BCHP_CLKGEN_PLL_MOCA_PLL_RESET           0x00470088 /* Resets */
#define BCHP_CLKGEN_PLL_MOCA_PLL_PWRDN           0x0047008c /* Powerdowns */
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL         0x00470090 /* Miscellaneous Controls */
#define BCHP_CLKGEN_PLL_MOCA_PLL_DIV             0x00470094 /* Pre multiplier */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MDIV0_2         0x00470098 /* Post divider Channels 0 to 2 */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MDIV3_5         0x0047009c /* Post divider Channels 3 to 5 */
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL 0x004700a0 /* PLL Post Divider Control */
#define BCHP_CLKGEN_PLL_MOCA_PLL_GAIN            0x004700a4 /* PLL GAIN */
#define BCHP_CLKGEN_PLL_MOCA_PLL_SSC_MODE_CONTROL_LOW 0x004700a8 /* Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_MOCA_PLL_SSC_MODE_CONTROL_HIGH 0x004700ac /* Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC            0x004700b0 /* Miscellaneous control bus. */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC2           0x004700b4 /* Miscellaneous control bus continued. */
#define BCHP_CLKGEN_PLL_MOCA_PLL_LOCK_STATUS     0x004700b8 /* Lock Status */
#define BCHP_CLKGEN_PLL_MOCA_PLL_STATUS          0x004700bc /* Test Status */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_RESET          0x004700c0 /* Resets */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_PWRDN          0x004700c4 /* Powerdowns */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CONTROL        0x004700c8 /* Miscellaneous Controls */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_DIV            0x004700cc /* Pre multiplier */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MDIV0_2        0x004700d0 /* Post divider Channels 0 to 2 */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_POSTDIVIDER_CTRL 0x004700d4 /* PLL Post Divider Control */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN           0x004700d8 /* PLL GAIN */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_LOW 0x004700dc /* Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_HIGH 0x004700e0 /* Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC           0x004700e4 /* Mscellaneous control bus. */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_LOCK_STATUS    0x004700e8 /* Lock Status */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_STATUS         0x004700ec /* Status */
#define BCHP_CLKGEN_PLL_SYS0_PLL_PWRDN           0x004700f0 /* Powerdowns */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL         0x004700f4 /* Miscellaneous Controls */
#define BCHP_CLKGEN_PLL_SYS0_PLL_DIV             0x004700f8 /* Pre multiplier */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV0_2         0x004700fc /* Post divider Channels 0 to 2 */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV3_5         0x00470100 /* Post divider Channels 3 to 5 */
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL 0x00470104 /* PLL Post Divider Control */
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN            0x00470108 /* PLL GAIN */
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_LOW 0x0047010c /* Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_HIGH 0x00470110 /* Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC            0x00470114 /* Miscellaneous control bus. */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC2           0x00470118 /* Miscellaneous control bus continued. */
#define BCHP_CLKGEN_PLL_SYS0_PLL_LOCK_STATUS     0x0047011c /* Lock Status */
#define BCHP_CLKGEN_PLL_SYS0_PLL_STATUS          0x00470120 /* Test Status */
#define BCHP_CLKGEN_PLL_SC_PLL_RESET             0x00470124 /* Resets */
#define BCHP_CLKGEN_PLL_SC_PLL_PWRDN             0x00470128 /* Powerdowns */
#define BCHP_CLKGEN_PLL_SC_PLL_CONTROL           0x0047012c /* Miscellaneous Controls */
#define BCHP_CLKGEN_PLL_SC_PLL_DIV               0x00470130 /* Pre multiplier */
#define BCHP_CLKGEN_PLL_SC_PLL_MDIV0_2           0x00470134 /* Post divider Channels 0 to 2 */
#define BCHP_CLKGEN_PLL_SC_PLL_POSTDIVIDER_CTRL  0x00470138 /* PLL Post Divider Control */
#define BCHP_CLKGEN_PLL_SC_PLL_GAIN              0x0047013c /* PLL GAIN */
#define BCHP_CLKGEN_PLL_SC_PLL_SSC_MODE_CONTROL_LOW 0x00470140 /* Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_SC_PLL_SSC_MODE_CONTROL_HIGH 0x00470144 /* Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC              0x00470148 /* Mscellaneous control bus. */
#define BCHP_CLKGEN_PLL_SC_PLL_LOCK_STATUS       0x0047014c /* Lock Status */
#define BCHP_CLKGEN_PLL_SC_PLL_STATUS            0x00470150 /* Test Status */
#define BCHP_CLKGEN_PLL_VCXO_PLL_RESET           0x00470154 /* Resets */
#define BCHP_CLKGEN_PLL_VCXO_PLL_PWRDN           0x00470158 /* Powerdowns */
#define BCHP_CLKGEN_PLL_VCXO_PLL_CONTROL         0x0047015c /* Miscellaneous Controls */
#define BCHP_CLKGEN_PLL_VCXO_PLL_DIV             0x00470160 /* Pre multiplier */
#define BCHP_CLKGEN_PLL_VCXO_PLL_MDIV0_2         0x00470164 /* Post divider Channels 0 to 2 */
#define BCHP_CLKGEN_PLL_VCXO_PLL_FRAC            0x00470168 /* Fractional */
#define BCHP_CLKGEN_PLL_VCXO_PLL_POSTDIVIDER_CTRL 0x0047016c /* PLL Post Divider Control */
#define BCHP_CLKGEN_PLL_VCXO_PLL_GAIN            0x00470170 /* PLL GAIN */
#define BCHP_CLKGEN_PLL_VCXO_PLL_SSC_MODE_CONTROL_LOW 0x00470174 /* Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_VCXO_PLL_SSC_MODE_CONTROL_HIGH 0x00470178 /* Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC            0x0047017c /* Mscellaneous control bus. */
#define BCHP_CLKGEN_PLL_VCXO_PLL_LOCK_STATUS     0x00470180 /* Lock Status */
#define BCHP_CLKGEN_PLL_VCXO_PLL_STATUS          0x00470184 /* Status */
#define BCHP_CLKGEN_PLL_SVD_PLL_RESET            0x00470188 /* Resets */
#define BCHP_CLKGEN_PLL_SVD_PLL_PWRDN            0x0047018c /* Powerdowns */
#define BCHP_CLKGEN_PLL_SVD_PLL_CONTROL          0x00470190 /* Miscellaneous Controls */
#define BCHP_CLKGEN_PLL_SVD_PLL_DIV              0x00470194 /* Pre multiplier */
#define BCHP_CLKGEN_PLL_SVD_PLL_MDIV0_2          0x00470198 /* Post divider Channels 0 to 2 */
#define BCHP_CLKGEN_PLL_SVD_PLL_POSTDIVIDER_CTRL 0x0047019c /* PLL Post Divider Control */
#define BCHP_CLKGEN_PLL_SVD_PLL_GAIN             0x004701a0 /* PLL GAIN */
#define BCHP_CLKGEN_PLL_SVD_PLL_SSC_MODE_CONTROL_LOW 0x004701a4 /* Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_SVD_PLL_SSC_MODE_CONTROL_HIGH 0x004701a8 /* Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_SVD_PLL_MISC             0x004701ac /* Mscellaneous control bus. */
#define BCHP_CLKGEN_PLL_SVD_PLL_LOCK_STATUS      0x004701b0 /* Lock Status */
#define BCHP_CLKGEN_PLL_SVD_PLL_STATUS           0x004701b4 /* Status */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_RESET         0x004701b8 /* Resets */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_PWRDN         0x004701bc /* Powerdowns */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_CONTROL       0x004701c0 /* Miscellaneous Controls */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_DIV           0x004701c4 /* Pre multiplier */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MDIV0_2       0x004701c8 /* Post divider Channels 0 to 2 */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MDIV3_5       0x004701cc /* Post divider Channels 3 to 5 */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_POSTDIVIDER_CTRL 0x004701d0 /* PLL Post Divider Control */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_GAIN          0x004701d4 /* PLL GAIN */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_SSC_MODE_CONTROL_LOW 0x004701d8 /* Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_SSC_MODE_CONTROL_HIGH 0x004701dc /* Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MISC          0x004701e0 /* Mscellaneous control bus. */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_LOCK_STATUS   0x004701e4 /* Lock Status */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_STATUS        0x004701e8 /* Status */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_RESET         0x004701ec /* Resets */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_PWRDN         0x004701f0 /* Powerdowns */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_CONTROL       0x004701f4 /* Miscellaneous Controls */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_DIV           0x004701f8 /* Pre multiplier */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_GAIN          0x004701fc /* PLL GAIN */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_SSC_MODE_CONTROL_LOW 0x00470200 /* Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_SSC_MODE_CONTROL_HIGH 0x00470204 /* Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_LOCK_STATUS   0x00470208 /* Lock Status */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_STATUS        0x0047020c /* Test Status */
#define BCHP_CLKGEN_SYS_AON_CLOCK_DISABLE        0x00470210 /* Disable SYS_AON's clocks */
#define BCHP_CLKGEN_DS_WFE_TOP_MEMORY_STANDBY_ENABLE 0x00470214 /* Ds wfe top memory standby enable */
#define BCHP_CLKGEN_PERIPH_UNIMAC_ARB_POWER_SWITCH_MEMORY 0x00470218 /* Periph unimac arb power switch memory */
#define BCHP_CLKGEN_HIF_CLOCK_DISABLE            0x0047021c /* Disable HIF's clocks */
#define BCHP_CLKGEN_RFM_TOP_POWER_SWITCH_MEMORY  0x00470220 /* Rfm top power switch memory */
#define BCHP_CLKGEN_CORE_XPT_CLOCK_ENABLE        0x00470224 /* Core xpt clock enable */
#define BCHP_CLKGEN_SATA3_TOP_POWER_SWITCH_MEMORY 0x00470228 /* Sata3 top power switch memory */
#define BCHP_CLKGEN_SVD0_TOP_CLOCK_ENABLE        0x0047022c /* Svd0 top clock enable */
#define BCHP_CLKGEN_GRAPHICS_CLOCK_DISABLE       0x00470230 /* Disable GRAPHICS's clocks */
#define BCHP_CLKGEN_DS_TOPA_MEMORY_STANDBY_ENABLE 0x00470234 /* Ds topa memory standby enable */
#define BCHP_CLKGEN_DS_WFE_TOP_POWER_SWITCH_MEMORY 0x00470238 /* Ds wfe top power switch memory */
#define BCHP_CLKGEN_INTERNAL_MUX_SELECT          0x0047023c /* Mux selects for Internal clocks */
#define BCHP_CLKGEN_USB_OBSERVE_CLOCK            0x00470240 /* Usb observe clock */
#define BCHP_CLKGEN_PERIPH_UNIMAC_ARB_CLOCK_ENABLE 0x00470244 /* Periph unimac arb clock enable */
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_CLOCK_DISABLE 0x00470248 /* Disable GENET_NO_PHY_TOP_RGMII's clocks */
#define BCHP_CLKGEN_USMAC_TC_TOP_MEMORY_STANDBY_ENABLE 0x0047024c /* Usmac tc top memory standby enable */
#define BCHP_CLKGEN_USMAC_TC_TOP_POWER_SWITCH_MEMORY 0x00470250 /* Usmac tc top power switch memory */
#define BCHP_CLKGEN_SYS_CTRL_CLOCK_ENABLE        0x00470254 /* Sys ctrl clock enable */
#define BCHP_CLKGEN_ZCPU_TOP_CLOCK_DISABLE       0x00470258 /* Disable ZCPU_TOP's clocks */
#define BCHP_CLKGEN_PAD_MUX_SELECT               0x0047025c /* Mux selects for Pad clocks */
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_MEMORY_STANDBY_ENABLE_A 0x00470260 /* Genet no phy top rgmii memory standby enable a */
#define BCHP_CLKGEN_PERIPH_UNIMAC_ARB_MEMORY_STANDBY_ENABLE 0x00470264 /* Periph unimac arb memory standby enable */
#define BCHP_CLKGEN_ZCPU_TOP_OBSERVE_CLOCK       0x00470268 /* Zcpu top observe clock */
#define BCHP_CLKGEN_SVD0_TOP_MEMORY_STANDBY_ENABLE 0x0047026c /* Svd0 top memory standby enable */
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_ENABLE     0x00470270 /* Vec aio top clock enable */
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE            0x00470274 /* Disable PAD's clocks */
#define BCHP_CLKGEN_SYS_CTRL_CLOCK_DISABLE       0x00470278 /* Disable SYS_CTRL's clocks */
#define BCHP_CLKGEN_MOCA_TOP_POWER_SWITCH_MEMORY 0x0047027c /* Moca top power switch memory */
#define BCHP_CLKGEN_CORE_XPT_CLOCK_DISABLE       0x00470280 /* Disable CORE_XPT's clocks */
#define BCHP_CLKGEN_CORE_XPT_POWER_SWITCH_MEMORY 0x00470284 /* Core xpt power switch memory */
#define BCHP_CLKGEN_BVN_TOP_CLOCK_ENABLE         0x00470288 /* Bvn top clock enable */
#define BCHP_CLKGEN_RAAGA_DSP_TOP_CLOCK_ENABLE   0x0047028c /* Raaga dsp top clock enable */
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_DISABLE    0x00470290 /* Disable VEC_AIO_TOP's clocks */
#define BCHP_CLKGEN_SMARTCARD_MUX_SELECT         0x00470294 /* Mux selects for Smartcard clocks */
#define BCHP_CLKGEN_HIF_POWER_SWITCH_MEMORY_A    0x00470298 /* Hif power switch memory a */
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_CLOCK_ENABLE 0x0047029c /* Genet no phy top rgmii clock enable */
#define BCHP_CLKGEN_VEC_AIO_TOP_POWER_SWITCH_MEMORY_B 0x004702a0 /* Vec aio top power switch memory b */
#define BCHP_CLKGEN_DS_WFE_TOP_OBSERVE_CLOCK     0x004702a4 /* Ds wfe top observe clock */
#define BCHP_CLKGEN_SYS_CTRL_OBSERVE_CLOCK       0x004702a8 /* Sys ctrl observe clock */
#define BCHP_CLKGEN_MEMSYS_32_CLOCK_ENABLE       0x004702ac /* Memsys 32 clock enable */
#define BCHP_CLKGEN_DS_TOPB_MEMORY_STANDBY_ENABLE 0x004702b0 /* Ds topb memory standby enable */
#define BCHP_CLKGEN_PM_CLOCK_216_ALIVE_SEL       0x004702b4 /* Select clocks that can stay alive during power management standby mode. */
#define BCHP_CLKGEN_SVD0_TOP_POWER_SWITCH_MEMORY 0x004702b8 /* Svd0 top power switch memory */
#define BCHP_CLKGEN_GRAPHICS_CLOCK_ENABLE        0x004702bc /* Graphics clock enable */
#define BCHP_CLKGEN_DVP_HT_OBSERVE_CLOCK         0x004702c0 /* Dvp ht observe clock */
#define BCHP_CLKGEN_DS_TOPB_OBSERVE_CLOCK        0x004702c4 /* Ds topb observe clock */
#define BCHP_CLKGEN_CLKGEN_CLOCK_ENABLE          0x004702c8 /* Clkgen clock enable */
#define BCHP_CLKGEN_TOP1394_POWER_SWITCH_MEMORY  0x004702cc /* Top1394 power switch memory */
#define BCHP_CLKGEN_ZCPU_TOP_CLOCK_ENABLE        0x004702d0 /* Zcpu top clock enable */
#define BCHP_CLKGEN_USB_CLOCK_ENABLE             0x004702d4 /* Usb clock enable */
#define BCHP_CLKGEN_PAD_CLK27_OBSERVATION        0x004702d8 /* Select observation clk */
#define BCHP_CLKGEN_DSMAC_FPM_TOP_MEMORY_STANDBY_ENABLE 0x004702dc /* Dsmac fpm top memory standby enable */
#define BCHP_CLKGEN_MEMSYS_32_OBSERVE_CLOCK      0x004702e0 /* Memsys 32 observe clock */
#define BCHP_CLKGEN_GRAPHICS_OBSERVE_CLOCK       0x004702e4 /* Graphics observe clock */
#define BCHP_CLKGEN_SECTOP_OBSERVE_CLOCK         0x004702e8 /* Sectop observe clock */
#define BCHP_CLKGEN_DVP_HT_CLOCK_ENABLE          0x004702ec /* Dvp ht clock enable */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE         0x004702f0 /* Disable CLKGEN's clocks */
#define BCHP_CLKGEN_DVP_HT_CLOCK_DISABLE         0x004702f4 /* Disable DVP_HT's clocks */
#define BCHP_CLKGEN_SATA3_TOP_OBSERVE_CLOCK      0x004702f8 /* Sata3 top observe clock */
#define BCHP_CLKGEN_USB_MEMORY_STANDBY_ENABLE    0x004702fc /* Usb memory standby enable */
#define BCHP_CLKGEN_PAD_CLK_ACC_OBSERVATION      0x00470300 /* Select observation clk */
#define BCHP_CLKGEN_HIF_MEMORY_STANDBY_ENABLE_A  0x00470304 /* Hif memory standby enable a */
#define BCHP_CLKGEN_VEC_AIO_TOP_MEMORY_STANDBY_ENABLE_B 0x00470308 /* Vec aio top memory standby enable b */
#define BCHP_CLKGEN_BVN_TOP_MEMORY_STANDBY_ENABLE 0x0047030c /* Bvn top memory standby enable */
#define BCHP_CLKGEN_RAAGA_DSP_TOP_POWER_SWITCH_MEMORY 0x00470310 /* Raaga dsp top power switch memory */
#define BCHP_CLKGEN_SECTOP_CLOCK_ENABLE          0x00470314 /* Sectop clock enable */
#define BCHP_CLKGEN_USMAC_TC_TOP_CLOCK_ENABLE    0x00470318 /* Usmac tc top clock enable */
#define BCHP_CLKGEN_MEMSYS_32_MEMORY_STANDBY_ENABLE 0x0047031c /* Memsys 32 memory standby enable */
#define BCHP_CLKGEN_MEMSYS_32_POWER_MANAGEMENT   0x00470320 /* Memsys 32 power management */
#define BCHP_CLKGEN_RAAGA_DSP_TOP_MEMORY_STANDBY_ENABLE 0x00470324 /* Raaga dsp top memory standby enable */
#define BCHP_CLKGEN_MOCA_TOP_CLOCK_ENABLE        0x00470328 /* Moca top clock enable */
#define BCHP_CLKGEN_SYS_CTRL_POWER_SWITCH_MEMORY 0x0047032c /* Sys ctrl power switch memory */
#define BCHP_CLKGEN_BVN_TOP_POWER_SWITCH_MEMORY  0x00470330 /* Bvn top power switch memory */
#define BCHP_CLKGEN_SYS_CTRL_MEMORY_STANDBY_ENABLE 0x00470334 /* Sys ctrl memory standby enable */
#define BCHP_CLKGEN_DSMAC_FPM_TOP_CLOCK_ENABLE   0x00470338 /* Dsmac fpm top clock enable */
#define BCHP_CLKGEN_RFM_TOP_MEMORY_STANDBY_ENABLE 0x0047033c /* Rfm top memory standby enable */
#define BCHP_CLKGEN_USB_POWER_SWITCH_MEMORY      0x00470340 /* Usb power switch memory */
#define BCHP_CLKGEN_SYS_AON_OBSERVE_CLOCK        0x00470344 /* Sys aon observe clock */
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_CLOCK_SELECT 0x00470348 /* Genet no phy top rgmii clock select */
#define BCHP_CLKGEN_HIF_CLOCK_ENABLE             0x0047034c /* Hif clock enable */
#define BCHP_CLKGEN_MEMSYS_32_POWER_SWITCH_MEMORY 0x00470350 /* Memsys 32 power switch memory */
#define BCHP_CLKGEN_DS_TOPA_OBSERVE_CLOCK        0x00470354 /* Ds topa observe clock */
#define BCHP_CLKGEN_GRAPHICS_MEMORY_STANDBY_ENABLE 0x00470358 /* Graphics memory standby enable */
#define BCHP_CLKGEN_DVP_HT_ENABLE                0x0047035c /* Dvp ht enable */
#define BCHP_CLKGEN_CORE_XPT_MEMORY_STANDBY_ENABLE 0x00470360 /* Core xpt memory standby enable */
#define BCHP_CLKGEN_GRAPHICS_POWER_SWITCH_MEMORY 0x00470364 /* Graphics power switch memory */
#define BCHP_CLKGEN_VEC_AIO_TOP_MEMORY_STANDBY_ENABLE_A 0x00470368 /* Vec aio top memory standby enable a */
#define BCHP_CLKGEN_MOCA_TOP_MEMORY_STANDBY_ENABLE 0x0047036c /* Moca top memory standby enable */
#define BCHP_CLKGEN_DS_TOPA_POWER_SWITCH_MEMORY  0x00470370 /* Ds topa power switch memory */
#define BCHP_CLKGEN_MOCA_TOP_OBSERVE_CLOCK       0x00470374 /* Moca top observe clock */
#define BCHP_CLKGEN_DS_WFE_TOP_CLOCK_ENABLE      0x00470378 /* Ds wfe top clock enable */
#define BCHP_CLKGEN_DVP_HT_POWER_SWITCH_MEMORY   0x0047037c /* Dvp ht power switch memory */
#define BCHP_CLKGEN_RFM_TOP_OBSERVE_CLOCK        0x00470380 /* Rfm top observe clock */
#define BCHP_CLKGEN_ANA_XTAL_LOW_CUR_40G_M7FC_GISB_CONTROL 0x00470384 /* Ana xtal low cur 40g m7fc gisb control */
#define BCHP_CLKGEN_DSMAC_FPM_TOP_POWER_SWITCH_MEMORY 0x00470388 /* Dsmac fpm top power switch memory */
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_OBSERVE_CLOCK 0x0047038c /* Genet no phy top rgmii observe clock */
#define BCHP_CLKGEN_TOP1394_CLOCK_ENABLE         0x00470390 /* Top1394 clock enable */
#define BCHP_CLKGEN_DS_TOPB_POWER_SWITCH_MEMORY  0x00470394 /* Ds topb power switch memory */
#define BCHP_CLKGEN_SATA3_TOP_CLOCK_ENABLE       0x00470398 /* Sata3 top clock enable */
#define BCHP_CLKGEN_RFM_TOP_CLOCK_ENABLE         0x0047039c /* Rfm top clock enable */
#define BCHP_CLKGEN_VEC_AIO_TOP_OBSERVE_CLOCK    0x004703a0 /* Vec aio top observe clock */
#define BCHP_CLKGEN_VEC_AIO_TOP_POWER_SWITCH_MEMORY_A 0x004703a4 /* Vec aio top power switch memory a */
#define BCHP_CLKGEN_SATA3_TOP_MEMORY_STANDBY_ENABLE 0x004703a8 /* Sata3 top memory standby enable */
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_POWER_SWITCH_MEMORY_A 0x004703ac /* Genet no phy top rgmii power switch memory a */
#define BCHP_CLKGEN_BNM_CLKRST_CLOCK_ENABLE      0x004703b0 /* Bnm clkrst clock enable */
#define BCHP_CLKGEN_TOP1394_MEMORY_STANDBY_ENABLE 0x004703b4 /* Top1394 memory standby enable */
#define BCHP_CLKGEN_SECTOP_MEMORY_STANDBY_ENABLE 0x004703b8 /* Sectop memory standby enable */
#define BCHP_CLKGEN_TOP1394_OBSERVE_CLOCK        0x004703bc /* Top1394 observe clock */
#define BCHP_CLKGEN_DVP_HT_MEMORY_STANDBY_ENABLE 0x004703c0 /* Dvp ht memory standby enable */
#define BCHP_CLKGEN_CORE_XPT_OBSERVE_CLOCK       0x004703c4 /* Core xpt observe clock */

/***************************************************************************
 *PLL_AUDIO1_PLL_RESET - Resets
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO1_PLL_RESET :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_RESET_reserved0_MASK            0xfffffffc
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_RESET_reserved0_SHIFT           2

/* CLKGEN :: PLL_AUDIO1_PLL_RESET :: RESETD [01:01] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_RESET_RESETD_MASK               0x00000002
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_RESET_RESETD_SHIFT              1

/* CLKGEN :: PLL_AUDIO1_PLL_RESET :: RESETA [00:00] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_RESET_RESETA_MASK               0x00000001
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_RESET_RESETA_SHIFT              0

/***************************************************************************
 *PLL_AUDIO1_PLL_PWRDN - Powerdowns
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO1_PLL_PWRDN :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_PWRDN_reserved0_MASK            0xfffffffe
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_PWRDN_reserved0_SHIFT           1

/* CLKGEN :: PLL_AUDIO1_PLL_PWRDN :: PWRDN_PLL [00:00] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_PWRDN_PWRDN_PLL_MASK            0x00000001
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_PWRDN_PWRDN_PLL_SHIFT           0

/***************************************************************************
 *PLL_AUDIO1_PLL_CONTROL - Miscellaneous Controls
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO1_PLL_CONTROL :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_CONTROL_reserved0_MASK          0xfffffffe
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_CONTROL_reserved0_SHIFT         1

/* CLKGEN :: PLL_AUDIO1_PLL_CONTROL :: REF_SEL [00:00] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_CONTROL_REF_SEL_MASK            0x00000001
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_CONTROL_REF_SEL_SHIFT           0

/***************************************************************************
 *PLL_AUDIO1_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO1_PLL_DIV :: reserved0 [31:03] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_DIV_reserved0_MASK              0xfffffff8
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_DIV_reserved0_SHIFT             3

/* CLKGEN :: PLL_AUDIO1_PLL_DIV :: PDIV [02:00] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_DIV_PDIV_MASK                   0x00000007
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_DIV_PDIV_SHIFT                  0

/***************************************************************************
 *PLL_AUDIO1_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO1_PLL_GAIN :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_GAIN_reserved0_MASK             0xff000000
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_GAIN_reserved0_SHIFT            24

/* CLKGEN :: PLL_AUDIO1_PLL_GAIN :: EIGHT_PHASE_OUTPUT_ENABLE [23:23] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_MASK 0x00800000
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_SHIFT 23

/* CLKGEN :: PLL_AUDIO1_PLL_GAIN :: PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK [22:11] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_MASK 0x007ff800
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_SHIFT 11

/* CLKGEN :: PLL_AUDIO1_PLL_GAIN :: ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK [10:10] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_MASK 0x00000400
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_SHIFT 10

/* CLKGEN :: PLL_AUDIO1_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6

/* CLKGEN :: PLL_AUDIO1_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [05:03] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000038
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 3

/* CLKGEN :: PLL_AUDIO1_PLL_GAIN :: LOOP_GAIN_IN_FREQ [02:00] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK     0x00000007
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT    0

/***************************************************************************
 *PLL_AUDIO1_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO1_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL_AUDIO1_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [22:01] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x007ffffe
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 1

/* CLKGEN :: PLL_AUDIO1_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [00:00] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK 0x00000001
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 0

/***************************************************************************
 *PLL_AUDIO1_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO1_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL_AUDIO1_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0

/***************************************************************************
 *PLL_AUDIO1_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO1_PLL_LOCK_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_LOCK_STATUS_reserved0_MASK      0xfffffffe
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_LOCK_STATUS_reserved0_SHIFT     1

/* CLKGEN :: PLL_AUDIO1_PLL_LOCK_STATUS :: LOCK [00:00] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_LOCK_STATUS_LOCK_MASK           0x00000001
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_LOCK_STATUS_LOCK_SHIFT          0

/***************************************************************************
 *PLL_AUDIO1_PLL_STATUS - Test Status
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO1_PLL_STATUS :: reserved0 [31:12] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_STATUS_reserved0_MASK           0xfffff000
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_STATUS_reserved0_SHIFT          12

/* CLKGEN :: PLL_AUDIO1_PLL_STATUS :: LOCK [11:00] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_STATUS_LOCK_MASK                0x00000fff
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_STATUS_LOCK_SHIFT               0

/***************************************************************************
 *PLL_SYS1_PLL_RESET - Resets
 ***************************************************************************/
/* CLKGEN :: PLL_SYS1_PLL_RESET :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_RESET_reserved0_MASK              0xfffffffc
#define BCHP_CLKGEN_PLL_SYS1_PLL_RESET_reserved0_SHIFT             2

/* CLKGEN :: PLL_SYS1_PLL_RESET :: RESETD [01:01] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_RESET_RESETD_MASK                 0x00000002
#define BCHP_CLKGEN_PLL_SYS1_PLL_RESET_RESETD_SHIFT                1

/* CLKGEN :: PLL_SYS1_PLL_RESET :: RESETA [00:00] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_RESET_RESETA_MASK                 0x00000001
#define BCHP_CLKGEN_PLL_SYS1_PLL_RESET_RESETA_SHIFT                0

/***************************************************************************
 *PLL_SYS1_PLL_PWRDN - Powerdowns
 ***************************************************************************/
/* CLKGEN :: PLL_SYS1_PLL_PWRDN :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_PWRDN_reserved0_MASK              0xfffffffe
#define BCHP_CLKGEN_PLL_SYS1_PLL_PWRDN_reserved0_SHIFT             1

/* CLKGEN :: PLL_SYS1_PLL_PWRDN :: PWRDN_PLL [00:00] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_PWRDN_PWRDN_PLL_MASK              0x00000001
#define BCHP_CLKGEN_PLL_SYS1_PLL_PWRDN_PWRDN_PLL_SHIFT             0

/***************************************************************************
 *PLL_SYS1_PLL_CONTROL - Miscellaneous Controls
 ***************************************************************************/
/* CLKGEN :: PLL_SYS1_PLL_CONTROL :: reserved0 [31:21] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_reserved0_MASK            0xffe00000
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_reserved0_SHIFT           21

/* CLKGEN :: PLL_SYS1_PLL_CONTROL :: PHASE_OFFSET_CH4 [20:18] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_PHASE_OFFSET_CH4_MASK     0x001c0000
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_PHASE_OFFSET_CH4_SHIFT    18

/* CLKGEN :: PLL_SYS1_PLL_CONTROL :: PHASE_OFFSET_CH3 [17:15] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_PHASE_OFFSET_CH3_MASK     0x00038000
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_PHASE_OFFSET_CH3_SHIFT    15

/* CLKGEN :: PLL_SYS1_PLL_CONTROL :: PHASE_OFFSET_CH2 [14:12] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_PHASE_OFFSET_CH2_MASK     0x00007000
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_PHASE_OFFSET_CH2_SHIFT    12

/* CLKGEN :: PLL_SYS1_PLL_CONTROL :: PHASE_OFFSET_CH1 [11:09] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_PHASE_OFFSET_CH1_MASK     0x00000e00
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_PHASE_OFFSET_CH1_SHIFT    9

/* CLKGEN :: PLL_SYS1_PLL_CONTROL :: PHASE_OFFSET_CH0 [08:06] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_PHASE_OFFSET_CH0_MASK     0x000001c0
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_PHASE_OFFSET_CH0_SHIFT    6

/* CLKGEN :: PLL_SYS1_PLL_CONTROL :: CLOCK_DIS_CH4 [05:05] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_CLOCK_DIS_CH4_MASK        0x00000020
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_CLOCK_DIS_CH4_SHIFT       5

/* CLKGEN :: PLL_SYS1_PLL_CONTROL :: CLOCK_DIS_CH3 [04:04] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_CLOCK_DIS_CH3_MASK        0x00000010
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_CLOCK_DIS_CH3_SHIFT       4

/* CLKGEN :: PLL_SYS1_PLL_CONTROL :: CLOCK_DIS_CH2 [03:03] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_CLOCK_DIS_CH2_MASK        0x00000008
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_CLOCK_DIS_CH2_SHIFT       3

/* CLKGEN :: PLL_SYS1_PLL_CONTROL :: CLOCK_DIS_CH1 [02:02] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_CLOCK_DIS_CH1_MASK        0x00000004
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_CLOCK_DIS_CH1_SHIFT       2

/* CLKGEN :: PLL_SYS1_PLL_CONTROL :: CLOCK_DIS_CH0 [01:01] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_CLOCK_DIS_CH0_MASK        0x00000002
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_CLOCK_DIS_CH0_SHIFT       1

/* CLKGEN :: PLL_SYS1_PLL_CONTROL :: REF_SEL [00:00] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_REF_SEL_MASK              0x00000001
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_REF_SEL_SHIFT             0

/***************************************************************************
 *PLL_SYS1_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL_SYS1_PLL_DIV :: reserved0 [31:13] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_DIV_reserved0_MASK                0xffffe000
#define BCHP_CLKGEN_PLL_SYS1_PLL_DIV_reserved0_SHIFT               13

/* CLKGEN :: PLL_SYS1_PLL_DIV :: NDIV_INT [12:03] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_DIV_NDIV_INT_MASK                 0x00001ff8
#define BCHP_CLKGEN_PLL_SYS1_PLL_DIV_NDIV_INT_SHIFT                3

/* CLKGEN :: PLL_SYS1_PLL_DIV :: PDIV [02:00] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_DIV_PDIV_MASK                     0x00000007
#define BCHP_CLKGEN_PLL_SYS1_PLL_DIV_PDIV_SHIFT                    0

/***************************************************************************
 *PLL_SYS1_PLL_MDIV0_2 - Post divider Channels 0 to 2
 ***************************************************************************/
/* CLKGEN :: PLL_SYS1_PLL_MDIV0_2 :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MDIV0_2_reserved0_MASK            0xff000000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MDIV0_2_reserved0_SHIFT           24

/* CLKGEN :: PLL_SYS1_PLL_MDIV0_2 :: MDIV_CH2 [23:16] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MDIV0_2_MDIV_CH2_MASK             0x00ff0000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MDIV0_2_MDIV_CH2_SHIFT            16

/* CLKGEN :: PLL_SYS1_PLL_MDIV0_2 :: MDIV_CH1 [15:08] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MDIV0_2_MDIV_CH1_MASK             0x0000ff00
#define BCHP_CLKGEN_PLL_SYS1_PLL_MDIV0_2_MDIV_CH1_SHIFT            8

/* CLKGEN :: PLL_SYS1_PLL_MDIV0_2 :: MDIV_CH0 [07:00] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MDIV0_2_MDIV_CH0_MASK             0x000000ff
#define BCHP_CLKGEN_PLL_SYS1_PLL_MDIV0_2_MDIV_CH0_SHIFT            0

/***************************************************************************
 *PLL_SYS1_PLL_MDIV3_5 - Post divider Channels 3 to 5
 ***************************************************************************/
/* CLKGEN :: PLL_SYS1_PLL_MDIV3_5 :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MDIV3_5_reserved0_MASK            0xffff0000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MDIV3_5_reserved0_SHIFT           16

/* CLKGEN :: PLL_SYS1_PLL_MDIV3_5 :: MDIV_CH4 [15:08] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MDIV3_5_MDIV_CH4_MASK             0x0000ff00
#define BCHP_CLKGEN_PLL_SYS1_PLL_MDIV3_5_MDIV_CH4_SHIFT            8

/* CLKGEN :: PLL_SYS1_PLL_MDIV3_5 :: MDIV_CH3 [07:00] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MDIV3_5_MDIV_CH3_MASK             0x000000ff
#define BCHP_CLKGEN_PLL_SYS1_PLL_MDIV3_5_MDIV_CH3_SHIFT            0

/***************************************************************************
 *PLL_SYS1_PLL_POSTDIVIDER_CTRL - PLL Post Divider Control
 ***************************************************************************/
/* CLKGEN :: PLL_SYS1_PLL_POSTDIVIDER_CTRL :: reserved0 [31:10] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_reserved0_MASK   0xfffffc00
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_reserved0_SHIFT  10

/* CLKGEN :: PLL_SYS1_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH4 [09:09] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH4_MASK 0x00000200
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH4_SHIFT 9

/* CLKGEN :: PLL_SYS1_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH3 [08:08] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH3_MASK 0x00000100
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH3_SHIFT 8

/* CLKGEN :: PLL_SYS1_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH2 [07:07] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH2_MASK 0x00000080
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH2_SHIFT 7

/* CLKGEN :: PLL_SYS1_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH1 [06:06] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH1_MASK 0x00000040
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH1_SHIFT 6

/* CLKGEN :: PLL_SYS1_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH0 [05:05] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_MASK 0x00000020
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_SHIFT 5

/* CLKGEN :: PLL_SYS1_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH4 [04:04] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH4_MASK 0x00000010
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH4_SHIFT 4

/* CLKGEN :: PLL_SYS1_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH3 [03:03] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH3_MASK 0x00000008
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH3_SHIFT 3

/* CLKGEN :: PLL_SYS1_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH2 [02:02] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH2_MASK 0x00000004
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH2_SHIFT 2

/* CLKGEN :: PLL_SYS1_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH1 [01:01] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH1_MASK 0x00000002
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH1_SHIFT 1

/* CLKGEN :: PLL_SYS1_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH0 [00:00] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_MASK 0x00000001
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_SHIFT 0

/***************************************************************************
 *PLL_SYS1_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL_SYS1_PLL_GAIN :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_GAIN_reserved0_MASK               0xff000000
#define BCHP_CLKGEN_PLL_SYS1_PLL_GAIN_reserved0_SHIFT              24

/* CLKGEN :: PLL_SYS1_PLL_GAIN :: EIGHT_PHASE_OUTPUT_ENABLE [23:23] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_MASK 0x00800000
#define BCHP_CLKGEN_PLL_SYS1_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_SHIFT 23

/* CLKGEN :: PLL_SYS1_PLL_GAIN :: PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK [22:11] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_MASK 0x007ff800
#define BCHP_CLKGEN_PLL_SYS1_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_SHIFT 11

/* CLKGEN :: PLL_SYS1_PLL_GAIN :: ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK [10:10] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_MASK 0x00000400
#define BCHP_CLKGEN_PLL_SYS1_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_SHIFT 10

/* CLKGEN :: PLL_SYS1_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL_SYS1_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6

/* CLKGEN :: PLL_SYS1_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [05:03] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000038
#define BCHP_CLKGEN_PLL_SYS1_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 3

/* CLKGEN :: PLL_SYS1_PLL_GAIN :: LOOP_GAIN_IN_FREQ [02:00] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK       0x00000007
#define BCHP_CLKGEN_PLL_SYS1_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT      0

/***************************************************************************
 *PLL_SYS1_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_SYS1_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL_SYS1_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL_SYS1_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [22:01] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x007ffffe
#define BCHP_CLKGEN_PLL_SYS1_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 1

/* CLKGEN :: PLL_SYS1_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [00:00] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK 0x00000001
#define BCHP_CLKGEN_PLL_SYS1_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 0

/***************************************************************************
 *PLL_SYS1_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_SYS1_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL_SYS1_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL_SYS1_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL_SYS1_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0

/***************************************************************************
 *PLL_SYS1_PLL_MISC - Mscellaneous control bus.
 ***************************************************************************/
/* CLKGEN :: PLL_SYS1_PLL_MISC :: reserved0 [31:30] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_reserved0_MASK               0xc0000000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_reserved0_SHIFT              30

/* CLKGEN :: PLL_SYS1_PLL_MISC :: MDIV_RELOCK [29:29] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_MDIV_RELOCK_MASK             0x20000000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_MDIV_RELOCK_SHIFT            29

/* CLKGEN :: PLL_SYS1_PLL_MISC :: FAST_LOCK [28:28] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_FAST_LOCK_MASK               0x10000000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_FAST_LOCK_SHIFT              28

/* CLKGEN :: PLL_SYS1_PLL_MISC :: VCODIV2 [27:27] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_VCODIV2_MASK                 0x08000000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_VCODIV2_SHIFT                27

/* CLKGEN :: PLL_SYS1_PLL_MISC :: VCO_DLY [26:25] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_VCO_DLY_MASK                 0x06000000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_VCO_DLY_SHIFT                25

/* CLKGEN :: PLL_SYS1_PLL_MISC :: PWM_RATE [24:23] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_PWM_RATE_MASK                0x01800000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_PWM_RATE_SHIFT               23

/* CLKGEN :: PLL_SYS1_PLL_MISC :: STAT_MODE [22:21] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_STAT_MODE_MASK               0x00600000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_STAT_MODE_SHIFT              21

/* CLKGEN :: PLL_SYS1_PLL_MISC :: VCODIV2_POST [20:20] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_VCODIV2_POST_MASK            0x00100000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_VCODIV2_POST_SHIFT           20

/* CLKGEN :: PLL_SYS1_PLL_MISC :: AUX_CTRL [19:19] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_AUX_CTRL_MASK                0x00080000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_AUX_CTRL_SHIFT               19

/* CLKGEN :: PLL_SYS1_PLL_MISC :: REFCLKOUT [18:18] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_REFCLKOUT_MASK               0x00040000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_REFCLKOUT_SHIFT              18

/* CLKGEN :: PLL_SYS1_PLL_MISC :: STAT_UPDATE [17:17] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_STAT_UPDATE_MASK             0x00020000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_STAT_UPDATE_SHIFT            17

/* CLKGEN :: PLL_SYS1_PLL_MISC :: STAT_SELECT [16:14] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_STAT_SELECT_MASK             0x0001c000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_STAT_SELECT_SHIFT            14

/* CLKGEN :: PLL_SYS1_PLL_MISC :: STAT_RESET_ [13:13] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_STAT_RESET__MASK             0x00002000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_STAT_RESET__SHIFT            13

/* CLKGEN :: PLL_SYS1_PLL_MISC :: DCO_CTRL_BYPASS_ENABLE [12:12] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_MASK  0x00001000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_SHIFT 12

/* CLKGEN :: PLL_SYS1_PLL_MISC :: DCO_CTRL_BYPASS [11:00] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_DCO_CTRL_BYPASS_MASK         0x00000fff
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_DCO_CTRL_BYPASS_SHIFT        0

/***************************************************************************
 *PLL_SYS1_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL_SYS1_PLL_LOCK_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_LOCK_STATUS_reserved0_MASK        0xfffffffe
#define BCHP_CLKGEN_PLL_SYS1_PLL_LOCK_STATUS_reserved0_SHIFT       1

/* CLKGEN :: PLL_SYS1_PLL_LOCK_STATUS :: LOCK [00:00] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_LOCK_STATUS_LOCK_MASK             0x00000001
#define BCHP_CLKGEN_PLL_SYS1_PLL_LOCK_STATUS_LOCK_SHIFT            0

/***************************************************************************
 *PLL_SYS1_PLL_STATUS - Test Status
 ***************************************************************************/
/* CLKGEN :: PLL_SYS1_PLL_STATUS :: reserved0 [31:12] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_STATUS_reserved0_MASK             0xfffff000
#define BCHP_CLKGEN_PLL_SYS1_PLL_STATUS_reserved0_SHIFT            12

/* CLKGEN :: PLL_SYS1_PLL_STATUS :: LOCK [11:00] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_STATUS_LOCK_MASK                  0x00000fff
#define BCHP_CLKGEN_PLL_SYS1_PLL_STATUS_LOCK_SHIFT                 0

/***************************************************************************
 *PLL_ZCPU_PLL_PWRDN - Powerdowns
 ***************************************************************************/
/* CLKGEN :: PLL_ZCPU_PLL_PWRDN :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_PWRDN_reserved0_MASK              0xfffffffe
#define BCHP_CLKGEN_PLL_ZCPU_PLL_PWRDN_reserved0_SHIFT             1

/* CLKGEN :: PLL_ZCPU_PLL_PWRDN :: PWRDN_PLL [00:00] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_PWRDN_PWRDN_PLL_MASK              0x00000001
#define BCHP_CLKGEN_PLL_ZCPU_PLL_PWRDN_PWRDN_PLL_SHIFT             0

/***************************************************************************
 *PLL_ZCPU_PLL_CONTROL - Miscellaneous Controls
 ***************************************************************************/
/* CLKGEN :: PLL_ZCPU_PLL_CONTROL :: reserved0 [31:09] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_CONTROL_reserved0_MASK            0xfffffe00
#define BCHP_CLKGEN_PLL_ZCPU_PLL_CONTROL_reserved0_SHIFT           9

/* CLKGEN :: PLL_ZCPU_PLL_CONTROL :: PHASE_OFFSET_CH1 [08:06] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_CONTROL_PHASE_OFFSET_CH1_MASK     0x000001c0
#define BCHP_CLKGEN_PLL_ZCPU_PLL_CONTROL_PHASE_OFFSET_CH1_SHIFT    6

/* CLKGEN :: PLL_ZCPU_PLL_CONTROL :: PHASE_OFFSET_CH0 [05:03] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_CONTROL_PHASE_OFFSET_CH0_MASK     0x00000038
#define BCHP_CLKGEN_PLL_ZCPU_PLL_CONTROL_PHASE_OFFSET_CH0_SHIFT    3

/* CLKGEN :: PLL_ZCPU_PLL_CONTROL :: CLOCK_DIS_CH1 [02:02] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_CONTROL_CLOCK_DIS_CH1_MASK        0x00000004
#define BCHP_CLKGEN_PLL_ZCPU_PLL_CONTROL_CLOCK_DIS_CH1_SHIFT       2

/* CLKGEN :: PLL_ZCPU_PLL_CONTROL :: CLOCK_DIS_CH0 [01:01] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_CONTROL_CLOCK_DIS_CH0_MASK        0x00000002
#define BCHP_CLKGEN_PLL_ZCPU_PLL_CONTROL_CLOCK_DIS_CH0_SHIFT       1

/* CLKGEN :: PLL_ZCPU_PLL_CONTROL :: REF_SEL [00:00] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_CONTROL_REF_SEL_MASK              0x00000001
#define BCHP_CLKGEN_PLL_ZCPU_PLL_CONTROL_REF_SEL_SHIFT             0

/***************************************************************************
 *PLL_ZCPU_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL_ZCPU_PLL_DIV :: reserved0 [31:13] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_DIV_reserved0_MASK                0xffffe000
#define BCHP_CLKGEN_PLL_ZCPU_PLL_DIV_reserved0_SHIFT               13

/* CLKGEN :: PLL_ZCPU_PLL_DIV :: NDIV_INT [12:03] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_DIV_NDIV_INT_MASK                 0x00001ff8
#define BCHP_CLKGEN_PLL_ZCPU_PLL_DIV_NDIV_INT_SHIFT                3

/* CLKGEN :: PLL_ZCPU_PLL_DIV :: PDIV [02:00] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_DIV_PDIV_MASK                     0x00000007
#define BCHP_CLKGEN_PLL_ZCPU_PLL_DIV_PDIV_SHIFT                    0

/***************************************************************************
 *PLL_ZCPU_PLL_MDIV0_2 - Post divider Channels 0 to 2
 ***************************************************************************/
/* CLKGEN :: PLL_ZCPU_PLL_MDIV0_2 :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_MDIV0_2_reserved0_MASK            0xffff0000
#define BCHP_CLKGEN_PLL_ZCPU_PLL_MDIV0_2_reserved0_SHIFT           16

/* CLKGEN :: PLL_ZCPU_PLL_MDIV0_2 :: MDIV_CH1 [15:08] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_MDIV0_2_MDIV_CH1_MASK             0x0000ff00
#define BCHP_CLKGEN_PLL_ZCPU_PLL_MDIV0_2_MDIV_CH1_SHIFT            8

/* CLKGEN :: PLL_ZCPU_PLL_MDIV0_2 :: MDIV_CH0 [07:00] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_MDIV0_2_MDIV_CH0_MASK             0x000000ff
#define BCHP_CLKGEN_PLL_ZCPU_PLL_MDIV0_2_MDIV_CH0_SHIFT            0

/***************************************************************************
 *PLL_ZCPU_PLL_POSTDIVIDER_CTRL - PLL Post Divider Control
 ***************************************************************************/
/* CLKGEN :: PLL_ZCPU_PLL_POSTDIVIDER_CTRL :: reserved0 [31:04] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_POSTDIVIDER_CTRL_reserved0_MASK   0xfffffff0
#define BCHP_CLKGEN_PLL_ZCPU_PLL_POSTDIVIDER_CTRL_reserved0_SHIFT  4

/* CLKGEN :: PLL_ZCPU_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH1 [03:03] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH1_MASK 0x00000008
#define BCHP_CLKGEN_PLL_ZCPU_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH1_SHIFT 3

/* CLKGEN :: PLL_ZCPU_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH0 [02:02] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_MASK 0x00000004
#define BCHP_CLKGEN_PLL_ZCPU_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_SHIFT 2

/* CLKGEN :: PLL_ZCPU_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH1 [01:01] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH1_MASK 0x00000002
#define BCHP_CLKGEN_PLL_ZCPU_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH1_SHIFT 1

/* CLKGEN :: PLL_ZCPU_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH0 [00:00] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_MASK 0x00000001
#define BCHP_CLKGEN_PLL_ZCPU_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_SHIFT 0

/***************************************************************************
 *PLL_ZCPU_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL_ZCPU_PLL_GAIN :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_GAIN_reserved0_MASK               0xff000000
#define BCHP_CLKGEN_PLL_ZCPU_PLL_GAIN_reserved0_SHIFT              24

/* CLKGEN :: PLL_ZCPU_PLL_GAIN :: EIGHT_PHASE_OUTPUT_ENABLE [23:23] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_MASK 0x00800000
#define BCHP_CLKGEN_PLL_ZCPU_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_SHIFT 23

/* CLKGEN :: PLL_ZCPU_PLL_GAIN :: PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK [22:11] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_MASK 0x007ff800
#define BCHP_CLKGEN_PLL_ZCPU_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_SHIFT 11

/* CLKGEN :: PLL_ZCPU_PLL_GAIN :: ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK [10:10] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_MASK 0x00000400
#define BCHP_CLKGEN_PLL_ZCPU_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_SHIFT 10

/* CLKGEN :: PLL_ZCPU_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL_ZCPU_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6

/* CLKGEN :: PLL_ZCPU_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [05:03] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000038
#define BCHP_CLKGEN_PLL_ZCPU_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 3

/* CLKGEN :: PLL_ZCPU_PLL_GAIN :: LOOP_GAIN_IN_FREQ [02:00] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK       0x00000007
#define BCHP_CLKGEN_PLL_ZCPU_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT      0

/***************************************************************************
 *PLL_ZCPU_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_ZCPU_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL_ZCPU_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL_ZCPU_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [22:01] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x007ffffe
#define BCHP_CLKGEN_PLL_ZCPU_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 1

/* CLKGEN :: PLL_ZCPU_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [00:00] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK 0x00000001
#define BCHP_CLKGEN_PLL_ZCPU_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 0

/***************************************************************************
 *PLL_ZCPU_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_ZCPU_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL_ZCPU_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL_ZCPU_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL_ZCPU_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0

/***************************************************************************
 *PLL_ZCPU_PLL_MISC - Miscellaneous control bus.
 ***************************************************************************/
/* CLKGEN :: PLL_ZCPU_PLL_MISC :: reserved0 [31:31] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_MISC_reserved0_MASK               0x80000000
#define BCHP_CLKGEN_PLL_ZCPU_PLL_MISC_reserved0_SHIFT              31

/* CLKGEN :: PLL_ZCPU_PLL_MISC :: LDO_REF_SEL [30:30] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_MISC_LDO_REF_SEL_MASK             0x40000000
#define BCHP_CLKGEN_PLL_ZCPU_PLL_MISC_LDO_REF_SEL_SHIFT            30

/* CLKGEN :: PLL_ZCPU_PLL_MISC :: POR_BYPASS [29:29] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_MISC_POR_BYPASS_MASK              0x20000000
#define BCHP_CLKGEN_PLL_ZCPU_PLL_MISC_POR_BYPASS_SHIFT             29

/* CLKGEN :: PLL_ZCPU_PLL_MISC :: NDIV_RELOCK [28:28] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_MISC_NDIV_RELOCK_MASK             0x10000000
#define BCHP_CLKGEN_PLL_ZCPU_PLL_MISC_NDIV_RELOCK_SHIFT            28

/* CLKGEN :: PLL_ZCPU_PLL_MISC :: FAST_LOCK [27:27] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_MISC_FAST_LOCK_MASK               0x08000000
#define BCHP_CLKGEN_PLL_ZCPU_PLL_MISC_FAST_LOCK_SHIFT              27

/* CLKGEN :: PLL_ZCPU_PLL_MISC :: VCODIV2 [26:26] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_MISC_VCODIV2_MASK                 0x04000000
#define BCHP_CLKGEN_PLL_ZCPU_PLL_MISC_VCODIV2_SHIFT                26

/* CLKGEN :: PLL_ZCPU_PLL_MISC :: VCO_DLY [25:24] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_MISC_VCO_DLY_MASK                 0x03000000
#define BCHP_CLKGEN_PLL_ZCPU_PLL_MISC_VCO_DLY_SHIFT                24

/* CLKGEN :: PLL_ZCPU_PLL_MISC :: PWM_RATE [23:22] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_MISC_PWM_RATE_MASK                0x00c00000
#define BCHP_CLKGEN_PLL_ZCPU_PLL_MISC_PWM_RATE_SHIFT               22

/* CLKGEN :: PLL_ZCPU_PLL_MISC :: STAT_MODE [21:20] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_MISC_STAT_MODE_MASK               0x00300000
#define BCHP_CLKGEN_PLL_ZCPU_PLL_MISC_STAT_MODE_SHIFT              20

/* CLKGEN :: PLL_ZCPU_PLL_MISC :: AUX_CTRL [19:19] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_MISC_AUX_CTRL_MASK                0x00080000
#define BCHP_CLKGEN_PLL_ZCPU_PLL_MISC_AUX_CTRL_SHIFT               19

/* CLKGEN :: PLL_ZCPU_PLL_MISC :: REFCLKOUT [18:18] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_MISC_REFCLKOUT_MASK               0x00040000
#define BCHP_CLKGEN_PLL_ZCPU_PLL_MISC_REFCLKOUT_SHIFT              18

/* CLKGEN :: PLL_ZCPU_PLL_MISC :: STAT_UPDATE [17:17] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_MISC_STAT_UPDATE_MASK             0x00020000
#define BCHP_CLKGEN_PLL_ZCPU_PLL_MISC_STAT_UPDATE_SHIFT            17

/* CLKGEN :: PLL_ZCPU_PLL_MISC :: STAT_SELECT [16:14] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_MISC_STAT_SELECT_MASK             0x0001c000
#define BCHP_CLKGEN_PLL_ZCPU_PLL_MISC_STAT_SELECT_SHIFT            14

/* CLKGEN :: PLL_ZCPU_PLL_MISC :: STAT_RESET_ [13:13] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_MISC_STAT_RESET__MASK             0x00002000
#define BCHP_CLKGEN_PLL_ZCPU_PLL_MISC_STAT_RESET__SHIFT            13

/* CLKGEN :: PLL_ZCPU_PLL_MISC :: DCO_CTRL_BYPASS_ENABLE [12:12] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_MASK  0x00001000
#define BCHP_CLKGEN_PLL_ZCPU_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_SHIFT 12

/* CLKGEN :: PLL_ZCPU_PLL_MISC :: DCO_CTRL_BYPASS [11:00] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_MISC_DCO_CTRL_BYPASS_MASK         0x00000fff
#define BCHP_CLKGEN_PLL_ZCPU_PLL_MISC_DCO_CTRL_BYPASS_SHIFT        0

/***************************************************************************
 *PLL_ZCPU_PLL_MISC2 - Miscellaneous control bus continued.
 ***************************************************************************/
/* CLKGEN :: PLL_ZCPU_PLL_MISC2 :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_MISC2_reserved0_MASK              0xfffffffe
#define BCHP_CLKGEN_PLL_ZCPU_PLL_MISC2_reserved0_SHIFT             1

/* CLKGEN :: PLL_ZCPU_PLL_MISC2 :: SPARE [00:00] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_MISC2_SPARE_MASK                  0x00000001
#define BCHP_CLKGEN_PLL_ZCPU_PLL_MISC2_SPARE_SHIFT                 0

/***************************************************************************
 *PLL_ZCPU_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL_ZCPU_PLL_LOCK_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_LOCK_STATUS_reserved0_MASK        0xfffffffc
#define BCHP_CLKGEN_PLL_ZCPU_PLL_LOCK_STATUS_reserved0_SHIFT       2

/* CLKGEN :: PLL_ZCPU_PLL_LOCK_STATUS :: LOCK [01:01] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_LOCK_STATUS_LOCK_MASK             0x00000002
#define BCHP_CLKGEN_PLL_ZCPU_PLL_LOCK_STATUS_LOCK_SHIFT            1

/* CLKGEN :: PLL_ZCPU_PLL_LOCK_STATUS :: LOCK_LOST [00:00] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_LOCK_STATUS_LOCK_LOST_MASK        0x00000001
#define BCHP_CLKGEN_PLL_ZCPU_PLL_LOCK_STATUS_LOCK_LOST_SHIFT       0

/***************************************************************************
 *PLL_ZCPU_PLL_STATUS - Test Status
 ***************************************************************************/
/* CLKGEN :: PLL_ZCPU_PLL_STATUS :: reserved0 [31:12] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_STATUS_reserved0_MASK             0xfffff000
#define BCHP_CLKGEN_PLL_ZCPU_PLL_STATUS_reserved0_SHIFT            12

/* CLKGEN :: PLL_ZCPU_PLL_STATUS :: LOCK_LOST [11:00] */
#define BCHP_CLKGEN_PLL_ZCPU_PLL_STATUS_LOCK_LOST_MASK             0x00000fff
#define BCHP_CLKGEN_PLL_ZCPU_PLL_STATUS_LOCK_LOST_SHIFT            0

/***************************************************************************
 *PLL_MOCA_PLL_RESET - Resets
 ***************************************************************************/
/* CLKGEN :: PLL_MOCA_PLL_RESET :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_RESET_reserved0_MASK              0xfffffffc
#define BCHP_CLKGEN_PLL_MOCA_PLL_RESET_reserved0_SHIFT             2

/* CLKGEN :: PLL_MOCA_PLL_RESET :: RESETD [01:01] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_RESET_RESETD_MASK                 0x00000002
#define BCHP_CLKGEN_PLL_MOCA_PLL_RESET_RESETD_SHIFT                1

/* CLKGEN :: PLL_MOCA_PLL_RESET :: RESETA [00:00] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_RESET_RESETA_MASK                 0x00000001
#define BCHP_CLKGEN_PLL_MOCA_PLL_RESET_RESETA_SHIFT                0

/***************************************************************************
 *PLL_MOCA_PLL_PWRDN - Powerdowns
 ***************************************************************************/
/* CLKGEN :: PLL_MOCA_PLL_PWRDN :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_PWRDN_reserved0_MASK              0xfffffffe
#define BCHP_CLKGEN_PLL_MOCA_PLL_PWRDN_reserved0_SHIFT             1

/* CLKGEN :: PLL_MOCA_PLL_PWRDN :: PWRDN_PLL [00:00] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_PWRDN_PWRDN_PLL_MASK              0x00000001
#define BCHP_CLKGEN_PLL_MOCA_PLL_PWRDN_PWRDN_PLL_SHIFT             0

/***************************************************************************
 *PLL_MOCA_PLL_CONTROL - Miscellaneous Controls
 ***************************************************************************/
/* CLKGEN :: PLL_MOCA_PLL_CONTROL :: reserved0 [31:21] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_reserved0_MASK            0xffe00000
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_reserved0_SHIFT           21

/* CLKGEN :: PLL_MOCA_PLL_CONTROL :: PHASE_OFFSET_CH4 [20:18] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_PHASE_OFFSET_CH4_MASK     0x001c0000
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_PHASE_OFFSET_CH4_SHIFT    18

/* CLKGEN :: PLL_MOCA_PLL_CONTROL :: PHASE_OFFSET_CH3 [17:15] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_PHASE_OFFSET_CH3_MASK     0x00038000
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_PHASE_OFFSET_CH3_SHIFT    15

/* CLKGEN :: PLL_MOCA_PLL_CONTROL :: PHASE_OFFSET_CH2 [14:12] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_PHASE_OFFSET_CH2_MASK     0x00007000
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_PHASE_OFFSET_CH2_SHIFT    12

/* CLKGEN :: PLL_MOCA_PLL_CONTROL :: PHASE_OFFSET_CH1 [11:09] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_PHASE_OFFSET_CH1_MASK     0x00000e00
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_PHASE_OFFSET_CH1_SHIFT    9

/* CLKGEN :: PLL_MOCA_PLL_CONTROL :: PHASE_OFFSET_CH0 [08:06] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_PHASE_OFFSET_CH0_MASK     0x000001c0
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_PHASE_OFFSET_CH0_SHIFT    6

/* CLKGEN :: PLL_MOCA_PLL_CONTROL :: CLOCK_DIS_CH4 [05:05] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_CLOCK_DIS_CH4_MASK        0x00000020
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_CLOCK_DIS_CH4_SHIFT       5

/* CLKGEN :: PLL_MOCA_PLL_CONTROL :: CLOCK_DIS_CH3 [04:04] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_CLOCK_DIS_CH3_MASK        0x00000010
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_CLOCK_DIS_CH3_SHIFT       4

/* CLKGEN :: PLL_MOCA_PLL_CONTROL :: CLOCK_DIS_CH2 [03:03] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_CLOCK_DIS_CH2_MASK        0x00000008
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_CLOCK_DIS_CH2_SHIFT       3

/* CLKGEN :: PLL_MOCA_PLL_CONTROL :: CLOCK_DIS_CH1 [02:02] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_CLOCK_DIS_CH1_MASK        0x00000004
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_CLOCK_DIS_CH1_SHIFT       2

/* CLKGEN :: PLL_MOCA_PLL_CONTROL :: CLOCK_DIS_CH0 [01:01] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_CLOCK_DIS_CH0_MASK        0x00000002
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_CLOCK_DIS_CH0_SHIFT       1

/* CLKGEN :: PLL_MOCA_PLL_CONTROL :: REF_SEL [00:00] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_REF_SEL_MASK              0x00000001
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_REF_SEL_SHIFT             0

/***************************************************************************
 *PLL_MOCA_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL_MOCA_PLL_DIV :: reserved0 [31:13] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_DIV_reserved0_MASK                0xffffe000
#define BCHP_CLKGEN_PLL_MOCA_PLL_DIV_reserved0_SHIFT               13

/* CLKGEN :: PLL_MOCA_PLL_DIV :: NDIV_INT [12:03] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_DIV_NDIV_INT_MASK                 0x00001ff8
#define BCHP_CLKGEN_PLL_MOCA_PLL_DIV_NDIV_INT_SHIFT                3

/* CLKGEN :: PLL_MOCA_PLL_DIV :: PDIV [02:00] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_DIV_PDIV_MASK                     0x00000007
#define BCHP_CLKGEN_PLL_MOCA_PLL_DIV_PDIV_SHIFT                    0

/***************************************************************************
 *PLL_MOCA_PLL_MDIV0_2 - Post divider Channels 0 to 2
 ***************************************************************************/
/* CLKGEN :: PLL_MOCA_PLL_MDIV0_2 :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MDIV0_2_reserved0_MASK            0xff000000
#define BCHP_CLKGEN_PLL_MOCA_PLL_MDIV0_2_reserved0_SHIFT           24

/* CLKGEN :: PLL_MOCA_PLL_MDIV0_2 :: MDIV_CH2 [23:16] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MDIV0_2_MDIV_CH2_MASK             0x00ff0000
#define BCHP_CLKGEN_PLL_MOCA_PLL_MDIV0_2_MDIV_CH2_SHIFT            16

/* CLKGEN :: PLL_MOCA_PLL_MDIV0_2 :: MDIV_CH1 [15:08] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MDIV0_2_MDIV_CH1_MASK             0x0000ff00
#define BCHP_CLKGEN_PLL_MOCA_PLL_MDIV0_2_MDIV_CH1_SHIFT            8

/* CLKGEN :: PLL_MOCA_PLL_MDIV0_2 :: MDIV_CH0 [07:00] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MDIV0_2_MDIV_CH0_MASK             0x000000ff
#define BCHP_CLKGEN_PLL_MOCA_PLL_MDIV0_2_MDIV_CH0_SHIFT            0

/***************************************************************************
 *PLL_MOCA_PLL_MDIV3_5 - Post divider Channels 3 to 5
 ***************************************************************************/
/* CLKGEN :: PLL_MOCA_PLL_MDIV3_5 :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MDIV3_5_reserved0_MASK            0xffff0000
#define BCHP_CLKGEN_PLL_MOCA_PLL_MDIV3_5_reserved0_SHIFT           16

/* CLKGEN :: PLL_MOCA_PLL_MDIV3_5 :: MDIV_CH4 [15:08] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MDIV3_5_MDIV_CH4_MASK             0x0000ff00
#define BCHP_CLKGEN_PLL_MOCA_PLL_MDIV3_5_MDIV_CH4_SHIFT            8

/* CLKGEN :: PLL_MOCA_PLL_MDIV3_5 :: MDIV_CH3 [07:00] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MDIV3_5_MDIV_CH3_MASK             0x000000ff
#define BCHP_CLKGEN_PLL_MOCA_PLL_MDIV3_5_MDIV_CH3_SHIFT            0

/***************************************************************************
 *PLL_MOCA_PLL_POSTDIVIDER_CTRL - PLL Post Divider Control
 ***************************************************************************/
/* CLKGEN :: PLL_MOCA_PLL_POSTDIVIDER_CTRL :: reserved0 [31:10] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_reserved0_MASK   0xfffffc00
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_reserved0_SHIFT  10

/* CLKGEN :: PLL_MOCA_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH4 [09:09] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH4_MASK 0x00000200
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH4_SHIFT 9

/* CLKGEN :: PLL_MOCA_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH3 [08:08] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH3_MASK 0x00000100
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH3_SHIFT 8

/* CLKGEN :: PLL_MOCA_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH2 [07:07] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH2_MASK 0x00000080
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH2_SHIFT 7

/* CLKGEN :: PLL_MOCA_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH1 [06:06] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH1_MASK 0x00000040
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH1_SHIFT 6

/* CLKGEN :: PLL_MOCA_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH0 [05:05] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_MASK 0x00000020
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_SHIFT 5

/* CLKGEN :: PLL_MOCA_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH4 [04:04] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH4_MASK 0x00000010
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH4_SHIFT 4

/* CLKGEN :: PLL_MOCA_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH3 [03:03] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH3_MASK 0x00000008
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH3_SHIFT 3

/* CLKGEN :: PLL_MOCA_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH2 [02:02] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH2_MASK 0x00000004
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH2_SHIFT 2

/* CLKGEN :: PLL_MOCA_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH1 [01:01] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH1_MASK 0x00000002
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH1_SHIFT 1

/* CLKGEN :: PLL_MOCA_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH0 [00:00] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_MASK 0x00000001
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_SHIFT 0

/***************************************************************************
 *PLL_MOCA_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL_MOCA_PLL_GAIN :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_GAIN_reserved0_MASK               0xff000000
#define BCHP_CLKGEN_PLL_MOCA_PLL_GAIN_reserved0_SHIFT              24

/* CLKGEN :: PLL_MOCA_PLL_GAIN :: EIGHT_PHASE_OUTPUT_ENABLE [23:23] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_MASK 0x00800000
#define BCHP_CLKGEN_PLL_MOCA_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_SHIFT 23

/* CLKGEN :: PLL_MOCA_PLL_GAIN :: PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK [22:11] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_MASK 0x007ff800
#define BCHP_CLKGEN_PLL_MOCA_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_SHIFT 11

/* CLKGEN :: PLL_MOCA_PLL_GAIN :: ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK [10:10] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_MASK 0x00000400
#define BCHP_CLKGEN_PLL_MOCA_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_SHIFT 10

/* CLKGEN :: PLL_MOCA_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL_MOCA_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6

/* CLKGEN :: PLL_MOCA_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [05:03] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000038
#define BCHP_CLKGEN_PLL_MOCA_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 3

/* CLKGEN :: PLL_MOCA_PLL_GAIN :: LOOP_GAIN_IN_FREQ [02:00] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK       0x00000007
#define BCHP_CLKGEN_PLL_MOCA_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT      0

/***************************************************************************
 *PLL_MOCA_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_MOCA_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL_MOCA_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL_MOCA_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [22:01] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x007ffffe
#define BCHP_CLKGEN_PLL_MOCA_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 1

/* CLKGEN :: PLL_MOCA_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [00:00] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK 0x00000001
#define BCHP_CLKGEN_PLL_MOCA_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 0

/***************************************************************************
 *PLL_MOCA_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_MOCA_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL_MOCA_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL_MOCA_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL_MOCA_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0

/***************************************************************************
 *PLL_MOCA_PLL_MISC - Miscellaneous control bus.
 ***************************************************************************/
/* CLKGEN :: PLL_MOCA_PLL_MISC :: reserved0 [31:31] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_reserved0_MASK               0x80000000
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_reserved0_SHIFT              31

/* CLKGEN :: PLL_MOCA_PLL_MISC :: LDO_REF_SEL [30:30] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_LDO_REF_SEL_MASK             0x40000000
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_LDO_REF_SEL_SHIFT            30

/* CLKGEN :: PLL_MOCA_PLL_MISC :: POR_BYPASS [29:29] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_POR_BYPASS_MASK              0x20000000
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_POR_BYPASS_SHIFT             29

/* CLKGEN :: PLL_MOCA_PLL_MISC :: NDIV_RELOCK [28:28] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_NDIV_RELOCK_MASK             0x10000000
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_NDIV_RELOCK_SHIFT            28

/* CLKGEN :: PLL_MOCA_PLL_MISC :: FAST_LOCK [27:27] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_FAST_LOCK_MASK               0x08000000
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_FAST_LOCK_SHIFT              27

/* CLKGEN :: PLL_MOCA_PLL_MISC :: VCODIV2 [26:26] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_VCODIV2_MASK                 0x04000000
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_VCODIV2_SHIFT                26

/* CLKGEN :: PLL_MOCA_PLL_MISC :: VCO_DLY [25:24] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_VCO_DLY_MASK                 0x03000000
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_VCO_DLY_SHIFT                24

/* CLKGEN :: PLL_MOCA_PLL_MISC :: PWM_RATE [23:22] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_PWM_RATE_MASK                0x00c00000
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_PWM_RATE_SHIFT               22

/* CLKGEN :: PLL_MOCA_PLL_MISC :: STAT_MODE [21:20] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_STAT_MODE_MASK               0x00300000
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_STAT_MODE_SHIFT              20

/* CLKGEN :: PLL_MOCA_PLL_MISC :: AUX_CTRL [19:19] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_AUX_CTRL_MASK                0x00080000
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_AUX_CTRL_SHIFT               19

/* CLKGEN :: PLL_MOCA_PLL_MISC :: REFCLKOUT [18:18] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_REFCLKOUT_MASK               0x00040000
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_REFCLKOUT_SHIFT              18

/* CLKGEN :: PLL_MOCA_PLL_MISC :: STAT_UPDATE [17:17] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_STAT_UPDATE_MASK             0x00020000
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_STAT_UPDATE_SHIFT            17

/* CLKGEN :: PLL_MOCA_PLL_MISC :: STAT_SELECT [16:14] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_STAT_SELECT_MASK             0x0001c000
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_STAT_SELECT_SHIFT            14

/* CLKGEN :: PLL_MOCA_PLL_MISC :: STAT_RESET_ [13:13] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_STAT_RESET__MASK             0x00002000
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_STAT_RESET__SHIFT            13

/* CLKGEN :: PLL_MOCA_PLL_MISC :: DCO_CTRL_BYPASS_ENABLE [12:12] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_MASK  0x00001000
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_SHIFT 12

/* CLKGEN :: PLL_MOCA_PLL_MISC :: DCO_CTRL_BYPASS [11:00] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_DCO_CTRL_BYPASS_MASK         0x00000fff
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_DCO_CTRL_BYPASS_SHIFT        0

/***************************************************************************
 *PLL_MOCA_PLL_MISC2 - Miscellaneous control bus continued.
 ***************************************************************************/
/* CLKGEN :: PLL_MOCA_PLL_MISC2 :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC2_reserved0_MASK              0xfffffffe
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC2_reserved0_SHIFT             1

/* CLKGEN :: PLL_MOCA_PLL_MISC2 :: SPARE [00:00] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC2_SPARE_MASK                  0x00000001
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC2_SPARE_SHIFT                 0

/***************************************************************************
 *PLL_MOCA_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL_MOCA_PLL_LOCK_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_LOCK_STATUS_reserved0_MASK        0xfffffffc
#define BCHP_CLKGEN_PLL_MOCA_PLL_LOCK_STATUS_reserved0_SHIFT       2

/* CLKGEN :: PLL_MOCA_PLL_LOCK_STATUS :: LOCK [01:01] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_LOCK_STATUS_LOCK_MASK             0x00000002
#define BCHP_CLKGEN_PLL_MOCA_PLL_LOCK_STATUS_LOCK_SHIFT            1

/* CLKGEN :: PLL_MOCA_PLL_LOCK_STATUS :: LOCK_LOST [00:00] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_LOCK_STATUS_LOCK_LOST_MASK        0x00000001
#define BCHP_CLKGEN_PLL_MOCA_PLL_LOCK_STATUS_LOCK_LOST_SHIFT       0

/***************************************************************************
 *PLL_MOCA_PLL_STATUS - Test Status
 ***************************************************************************/
/* CLKGEN :: PLL_MOCA_PLL_STATUS :: reserved0 [31:12] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_STATUS_reserved0_MASK             0xfffff000
#define BCHP_CLKGEN_PLL_MOCA_PLL_STATUS_reserved0_SHIFT            12

/* CLKGEN :: PLL_MOCA_PLL_STATUS :: LOCK_LOST [11:00] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_STATUS_LOCK_LOST_MASK             0x00000fff
#define BCHP_CLKGEN_PLL_MOCA_PLL_STATUS_LOCK_LOST_SHIFT            0

/***************************************************************************
 *PLL_RAAGA_PLL_RESET - Resets
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_RESET :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_RESET_reserved0_MASK             0xfffffffc
#define BCHP_CLKGEN_PLL_RAAGA_PLL_RESET_reserved0_SHIFT            2

/* CLKGEN :: PLL_RAAGA_PLL_RESET :: RESETD [01:01] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_RESET_RESETD_MASK                0x00000002
#define BCHP_CLKGEN_PLL_RAAGA_PLL_RESET_RESETD_SHIFT               1

/* CLKGEN :: PLL_RAAGA_PLL_RESET :: RESETA [00:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_RESET_RESETA_MASK                0x00000001
#define BCHP_CLKGEN_PLL_RAAGA_PLL_RESET_RESETA_SHIFT               0

/***************************************************************************
 *PLL_RAAGA_PLL_PWRDN - Powerdowns
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_PWRDN :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_PWRDN_reserved0_MASK             0xfffffffe
#define BCHP_CLKGEN_PLL_RAAGA_PLL_PWRDN_reserved0_SHIFT            1

/* CLKGEN :: PLL_RAAGA_PLL_PWRDN :: PWRDN_PLL [00:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_PWRDN_PWRDN_PLL_MASK             0x00000001
#define BCHP_CLKGEN_PLL_RAAGA_PLL_PWRDN_PWRDN_PLL_SHIFT            0

/***************************************************************************
 *PLL_RAAGA_PLL_CONTROL - Miscellaneous Controls
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_CONTROL :: reserved0 [31:05] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CONTROL_reserved0_MASK           0xffffffe0
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CONTROL_reserved0_SHIFT          5

/* CLKGEN :: PLL_RAAGA_PLL_CONTROL :: PHASE_OFFSET_CH0 [04:02] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CONTROL_PHASE_OFFSET_CH0_MASK    0x0000001c
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CONTROL_PHASE_OFFSET_CH0_SHIFT   2

/* CLKGEN :: PLL_RAAGA_PLL_CONTROL :: CLOCK_DIS_CH0 [01:01] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CONTROL_CLOCK_DIS_CH0_MASK       0x00000002
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CONTROL_CLOCK_DIS_CH0_SHIFT      1

/* CLKGEN :: PLL_RAAGA_PLL_CONTROL :: REF_SEL [00:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CONTROL_REF_SEL_MASK             0x00000001
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CONTROL_REF_SEL_SHIFT            0

/***************************************************************************
 *PLL_RAAGA_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_DIV :: reserved0 [31:13] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_DIV_reserved0_MASK               0xffffe000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_DIV_reserved0_SHIFT              13

/* CLKGEN :: PLL_RAAGA_PLL_DIV :: NDIV_INT [12:03] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_DIV_NDIV_INT_MASK                0x00001ff8
#define BCHP_CLKGEN_PLL_RAAGA_PLL_DIV_NDIV_INT_SHIFT               3

/* CLKGEN :: PLL_RAAGA_PLL_DIV :: PDIV [02:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_DIV_PDIV_MASK                    0x00000007
#define BCHP_CLKGEN_PLL_RAAGA_PLL_DIV_PDIV_SHIFT                   0

/***************************************************************************
 *PLL_RAAGA_PLL_MDIV0_2 - Post divider Channels 0 to 2
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_MDIV0_2 :: reserved0 [31:08] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MDIV0_2_reserved0_MASK           0xffffff00
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MDIV0_2_reserved0_SHIFT          8

/* CLKGEN :: PLL_RAAGA_PLL_MDIV0_2 :: MDIV_CH0 [07:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MDIV0_2_MDIV_CH0_MASK            0x000000ff
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MDIV0_2_MDIV_CH0_SHIFT           0

/***************************************************************************
 *PLL_RAAGA_PLL_POSTDIVIDER_CTRL - PLL Post Divider Control
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_POSTDIVIDER_CTRL :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_POSTDIVIDER_CTRL_reserved0_MASK  0xfffffffc
#define BCHP_CLKGEN_PLL_RAAGA_PLL_POSTDIVIDER_CTRL_reserved0_SHIFT 2

/* CLKGEN :: PLL_RAAGA_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH0 [01:01] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_MASK 0x00000002
#define BCHP_CLKGEN_PLL_RAAGA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_SHIFT 1

/* CLKGEN :: PLL_RAAGA_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH0 [00:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_MASK 0x00000001
#define BCHP_CLKGEN_PLL_RAAGA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_SHIFT 0

/***************************************************************************
 *PLL_RAAGA_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_GAIN :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_reserved0_MASK              0xff000000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_reserved0_SHIFT             24

/* CLKGEN :: PLL_RAAGA_PLL_GAIN :: EIGHT_PHASE_OUTPUT_ENABLE [23:23] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_MASK 0x00800000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_SHIFT 23

/* CLKGEN :: PLL_RAAGA_PLL_GAIN :: PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK [22:11] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_MASK 0x007ff800
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_SHIFT 11

/* CLKGEN :: PLL_RAAGA_PLL_GAIN :: ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK [10:10] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_MASK 0x00000400
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_SHIFT 10

/* CLKGEN :: PLL_RAAGA_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6

/* CLKGEN :: PLL_RAAGA_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [05:03] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000038
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 3

/* CLKGEN :: PLL_RAAGA_PLL_GAIN :: LOOP_GAIN_IN_FREQ [02:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK      0x00000007
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT     0

/***************************************************************************
 *PLL_RAAGA_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL_RAAGA_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [22:01] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x007ffffe
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 1

/* CLKGEN :: PLL_RAAGA_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [00:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK 0x00000001
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 0

/***************************************************************************
 *PLL_RAAGA_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL_RAAGA_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0

/***************************************************************************
 *PLL_RAAGA_PLL_MISC - Mscellaneous control bus.
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_MISC :: reserved0 [31:30] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_reserved0_MASK              0xc0000000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_reserved0_SHIFT             30

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: MDIV_RELOCK [29:29] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_MDIV_RELOCK_MASK            0x20000000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_MDIV_RELOCK_SHIFT           29

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: FAST_LOCK [28:28] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_FAST_LOCK_MASK              0x10000000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_FAST_LOCK_SHIFT             28

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: VCODIV2 [27:27] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_VCODIV2_MASK                0x08000000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_VCODIV2_SHIFT               27

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: VCO_DLY [26:25] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_VCO_DLY_MASK                0x06000000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_VCO_DLY_SHIFT               25

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: PWM_RATE [24:23] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_PWM_RATE_MASK               0x01800000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_PWM_RATE_SHIFT              23

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: STAT_MODE [22:21] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_STAT_MODE_MASK              0x00600000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_STAT_MODE_SHIFT             21

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: VCODIV2_POST [20:20] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_VCODIV2_POST_MASK           0x00100000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_VCODIV2_POST_SHIFT          20

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: AUX_CTRL [19:19] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_AUX_CTRL_MASK               0x00080000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_AUX_CTRL_SHIFT              19

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: REFCLKOUT [18:18] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_REFCLKOUT_MASK              0x00040000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_REFCLKOUT_SHIFT             18

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: STAT_UPDATE [17:17] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_STAT_UPDATE_MASK            0x00020000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_STAT_UPDATE_SHIFT           17

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: STAT_SELECT [16:14] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_STAT_SELECT_MASK            0x0001c000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_STAT_SELECT_SHIFT           14

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: STAT_RESET_ [13:13] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_STAT_RESET__MASK            0x00002000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_STAT_RESET__SHIFT           13

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: DCO_CTRL_BYPASS_ENABLE [12:12] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_MASK 0x00001000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_SHIFT 12

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: DCO_CTRL_BYPASS [11:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_DCO_CTRL_BYPASS_MASK        0x00000fff
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_DCO_CTRL_BYPASS_SHIFT       0

/***************************************************************************
 *PLL_RAAGA_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_LOCK_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_LOCK_STATUS_reserved0_MASK       0xfffffffe
#define BCHP_CLKGEN_PLL_RAAGA_PLL_LOCK_STATUS_reserved0_SHIFT      1

/* CLKGEN :: PLL_RAAGA_PLL_LOCK_STATUS :: LOCK [00:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_LOCK_STATUS_LOCK_MASK            0x00000001
#define BCHP_CLKGEN_PLL_RAAGA_PLL_LOCK_STATUS_LOCK_SHIFT           0

/***************************************************************************
 *PLL_RAAGA_PLL_STATUS - Status
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_STATUS :: reserved0 [31:12] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_STATUS_reserved0_MASK            0xfffff000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_STATUS_reserved0_SHIFT           12

/* CLKGEN :: PLL_RAAGA_PLL_STATUS :: LOCK [11:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_STATUS_LOCK_MASK                 0x00000fff
#define BCHP_CLKGEN_PLL_RAAGA_PLL_STATUS_LOCK_SHIFT                0

/***************************************************************************
 *PLL_SYS0_PLL_PWRDN - Powerdowns
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_PWRDN :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_PWRDN_reserved0_MASK              0xfffffffe
#define BCHP_CLKGEN_PLL_SYS0_PLL_PWRDN_reserved0_SHIFT             1

/* CLKGEN :: PLL_SYS0_PLL_PWRDN :: PWRDN_PLL [00:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_PWRDN_PWRDN_PLL_MASK              0x00000001
#define BCHP_CLKGEN_PLL_SYS0_PLL_PWRDN_PWRDN_PLL_SHIFT             0

/***************************************************************************
 *PLL_SYS0_PLL_CONTROL - Miscellaneous Controls
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_CONTROL :: reserved0 [31:25] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_reserved0_MASK            0xfe000000
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_reserved0_SHIFT           25

/* CLKGEN :: PLL_SYS0_PLL_CONTROL :: PHASE_OFFSET_CH5 [24:22] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_PHASE_OFFSET_CH5_MASK     0x01c00000
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_PHASE_OFFSET_CH5_SHIFT    22

/* CLKGEN :: PLL_SYS0_PLL_CONTROL :: PHASE_OFFSET_CH4 [21:19] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_PHASE_OFFSET_CH4_MASK     0x00380000
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_PHASE_OFFSET_CH4_SHIFT    19

/* CLKGEN :: PLL_SYS0_PLL_CONTROL :: PHASE_OFFSET_CH3 [18:16] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_PHASE_OFFSET_CH3_MASK     0x00070000
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_PHASE_OFFSET_CH3_SHIFT    16

/* CLKGEN :: PLL_SYS0_PLL_CONTROL :: PHASE_OFFSET_CH2 [15:13] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_PHASE_OFFSET_CH2_MASK     0x0000e000
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_PHASE_OFFSET_CH2_SHIFT    13

/* CLKGEN :: PLL_SYS0_PLL_CONTROL :: PHASE_OFFSET_CH1 [12:10] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_PHASE_OFFSET_CH1_MASK     0x00001c00
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_PHASE_OFFSET_CH1_SHIFT    10

/* CLKGEN :: PLL_SYS0_PLL_CONTROL :: PHASE_OFFSET_CH0 [09:07] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_PHASE_OFFSET_CH0_MASK     0x00000380
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_PHASE_OFFSET_CH0_SHIFT    7

/* CLKGEN :: PLL_SYS0_PLL_CONTROL :: CLOCK_DIS_CH5 [06:06] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_CLOCK_DIS_CH5_MASK        0x00000040
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_CLOCK_DIS_CH5_SHIFT       6

/* CLKGEN :: PLL_SYS0_PLL_CONTROL :: CLOCK_DIS_CH4 [05:05] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_CLOCK_DIS_CH4_MASK        0x00000020
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_CLOCK_DIS_CH4_SHIFT       5

/* CLKGEN :: PLL_SYS0_PLL_CONTROL :: CLOCK_DIS_CH3 [04:04] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_CLOCK_DIS_CH3_MASK        0x00000010
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_CLOCK_DIS_CH3_SHIFT       4

/* CLKGEN :: PLL_SYS0_PLL_CONTROL :: CLOCK_DIS_CH2 [03:03] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_CLOCK_DIS_CH2_MASK        0x00000008
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_CLOCK_DIS_CH2_SHIFT       3

/* CLKGEN :: PLL_SYS0_PLL_CONTROL :: CLOCK_DIS_CH1 [02:02] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_CLOCK_DIS_CH1_MASK        0x00000004
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_CLOCK_DIS_CH1_SHIFT       2

/* CLKGEN :: PLL_SYS0_PLL_CONTROL :: CLOCK_DIS_CH0 [01:01] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_CLOCK_DIS_CH0_MASK        0x00000002
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_CLOCK_DIS_CH0_SHIFT       1

/* CLKGEN :: PLL_SYS0_PLL_CONTROL :: REF_SEL [00:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_REF_SEL_MASK              0x00000001
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_REF_SEL_SHIFT             0

/***************************************************************************
 *PLL_SYS0_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_DIV :: reserved0 [31:13] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_DIV_reserved0_MASK                0xffffe000
#define BCHP_CLKGEN_PLL_SYS0_PLL_DIV_reserved0_SHIFT               13

/* CLKGEN :: PLL_SYS0_PLL_DIV :: NDIV_INT [12:03] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_DIV_NDIV_INT_MASK                 0x00001ff8
#define BCHP_CLKGEN_PLL_SYS0_PLL_DIV_NDIV_INT_SHIFT                3

/* CLKGEN :: PLL_SYS0_PLL_DIV :: PDIV [02:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_DIV_PDIV_MASK                     0x00000007
#define BCHP_CLKGEN_PLL_SYS0_PLL_DIV_PDIV_SHIFT                    0

/***************************************************************************
 *PLL_SYS0_PLL_MDIV0_2 - Post divider Channels 0 to 2
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_MDIV0_2 :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV0_2_reserved0_MASK            0xff000000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV0_2_reserved0_SHIFT           24

/* CLKGEN :: PLL_SYS0_PLL_MDIV0_2 :: MDIV_CH2 [23:16] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV0_2_MDIV_CH2_MASK             0x00ff0000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV0_2_MDIV_CH2_SHIFT            16

/* CLKGEN :: PLL_SYS0_PLL_MDIV0_2 :: MDIV_CH1 [15:08] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV0_2_MDIV_CH1_MASK             0x0000ff00
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV0_2_MDIV_CH1_SHIFT            8

/* CLKGEN :: PLL_SYS0_PLL_MDIV0_2 :: MDIV_CH0 [07:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV0_2_MDIV_CH0_MASK             0x000000ff
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV0_2_MDIV_CH0_SHIFT            0

/***************************************************************************
 *PLL_SYS0_PLL_MDIV3_5 - Post divider Channels 3 to 5
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_MDIV3_5 :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV3_5_reserved0_MASK            0xff000000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV3_5_reserved0_SHIFT           24

/* CLKGEN :: PLL_SYS0_PLL_MDIV3_5 :: MDIV_CH5 [23:16] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV3_5_MDIV_CH5_MASK             0x00ff0000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV3_5_MDIV_CH5_SHIFT            16

/* CLKGEN :: PLL_SYS0_PLL_MDIV3_5 :: MDIV_CH4 [15:08] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV3_5_MDIV_CH4_MASK             0x0000ff00
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV3_5_MDIV_CH4_SHIFT            8

/* CLKGEN :: PLL_SYS0_PLL_MDIV3_5 :: MDIV_CH3 [07:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV3_5_MDIV_CH3_MASK             0x000000ff
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV3_5_MDIV_CH3_SHIFT            0

/***************************************************************************
 *PLL_SYS0_PLL_POSTDIVIDER_CTRL - PLL Post Divider Control
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_POSTDIVIDER_CTRL :: reserved0 [31:12] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_reserved0_MASK   0xfffff000
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_reserved0_SHIFT  12

/* CLKGEN :: PLL_SYS0_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH5 [11:11] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH5_MASK 0x00000800
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH5_SHIFT 11

/* CLKGEN :: PLL_SYS0_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH4 [10:10] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH4_MASK 0x00000400
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH4_SHIFT 10

/* CLKGEN :: PLL_SYS0_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH3 [09:09] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH3_MASK 0x00000200
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH3_SHIFT 9

/* CLKGEN :: PLL_SYS0_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH2 [08:08] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH2_MASK 0x00000100
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH2_SHIFT 8

/* CLKGEN :: PLL_SYS0_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH1 [07:07] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH1_MASK 0x00000080
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH1_SHIFT 7

/* CLKGEN :: PLL_SYS0_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH0 [06:06] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_MASK 0x00000040
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_SHIFT 6

/* CLKGEN :: PLL_SYS0_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH5 [05:05] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH5_MASK 0x00000020
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH5_SHIFT 5

/* CLKGEN :: PLL_SYS0_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH4 [04:04] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH4_MASK 0x00000010
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH4_SHIFT 4

/* CLKGEN :: PLL_SYS0_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH3 [03:03] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH3_MASK 0x00000008
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH3_SHIFT 3

/* CLKGEN :: PLL_SYS0_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH2 [02:02] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH2_MASK 0x00000004
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH2_SHIFT 2

/* CLKGEN :: PLL_SYS0_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH1 [01:01] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH1_MASK 0x00000002
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH1_SHIFT 1

/* CLKGEN :: PLL_SYS0_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH0 [00:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_MASK 0x00000001
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_SHIFT 0

/***************************************************************************
 *PLL_SYS0_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_GAIN :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_reserved0_MASK               0xff000000
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_reserved0_SHIFT              24

/* CLKGEN :: PLL_SYS0_PLL_GAIN :: EIGHT_PHASE_OUTPUT_ENABLE [23:23] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_MASK 0x00800000
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_SHIFT 23

/* CLKGEN :: PLL_SYS0_PLL_GAIN :: PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK [22:11] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_MASK 0x007ff800
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_SHIFT 11

/* CLKGEN :: PLL_SYS0_PLL_GAIN :: ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK [10:10] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_MASK 0x00000400
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_SHIFT 10

/* CLKGEN :: PLL_SYS0_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6

/* CLKGEN :: PLL_SYS0_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [05:03] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000038
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 3

/* CLKGEN :: PLL_SYS0_PLL_GAIN :: LOOP_GAIN_IN_FREQ [02:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK       0x00000007
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT      0

/***************************************************************************
 *PLL_SYS0_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL_SYS0_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [22:01] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x007ffffe
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 1

/* CLKGEN :: PLL_SYS0_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [00:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK 0x00000001
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 0

/***************************************************************************
 *PLL_SYS0_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL_SYS0_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0

/***************************************************************************
 *PLL_SYS0_PLL_MISC - Miscellaneous control bus.
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_MISC :: reserved0 [31:31] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_reserved0_MASK               0x80000000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_reserved0_SHIFT              31

/* CLKGEN :: PLL_SYS0_PLL_MISC :: LDO_REF_SEL [30:30] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_LDO_REF_SEL_MASK             0x40000000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_LDO_REF_SEL_SHIFT            30

/* CLKGEN :: PLL_SYS0_PLL_MISC :: POR_BYPASS [29:29] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_POR_BYPASS_MASK              0x20000000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_POR_BYPASS_SHIFT             29

/* CLKGEN :: PLL_SYS0_PLL_MISC :: NDIV_RELOCK [28:28] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_NDIV_RELOCK_MASK             0x10000000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_NDIV_RELOCK_SHIFT            28

/* CLKGEN :: PLL_SYS0_PLL_MISC :: FAST_LOCK [27:27] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_FAST_LOCK_MASK               0x08000000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_FAST_LOCK_SHIFT              27

/* CLKGEN :: PLL_SYS0_PLL_MISC :: VCODIV2 [26:26] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_VCODIV2_MASK                 0x04000000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_VCODIV2_SHIFT                26

/* CLKGEN :: PLL_SYS0_PLL_MISC :: VCO_DLY [25:24] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_VCO_DLY_MASK                 0x03000000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_VCO_DLY_SHIFT                24

/* CLKGEN :: PLL_SYS0_PLL_MISC :: PWM_RATE [23:22] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_PWM_RATE_MASK                0x00c00000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_PWM_RATE_SHIFT               22

/* CLKGEN :: PLL_SYS0_PLL_MISC :: STAT_MODE [21:20] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_STAT_MODE_MASK               0x00300000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_STAT_MODE_SHIFT              20

/* CLKGEN :: PLL_SYS0_PLL_MISC :: AUX_CTRL [19:19] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_AUX_CTRL_MASK                0x00080000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_AUX_CTRL_SHIFT               19

/* CLKGEN :: PLL_SYS0_PLL_MISC :: REFCLKOUT [18:18] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_REFCLKOUT_MASK               0x00040000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_REFCLKOUT_SHIFT              18

/* CLKGEN :: PLL_SYS0_PLL_MISC :: STAT_UPDATE [17:17] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_STAT_UPDATE_MASK             0x00020000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_STAT_UPDATE_SHIFT            17

/* CLKGEN :: PLL_SYS0_PLL_MISC :: STAT_SELECT [16:14] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_STAT_SELECT_MASK             0x0001c000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_STAT_SELECT_SHIFT            14

/* CLKGEN :: PLL_SYS0_PLL_MISC :: STAT_RESET_ [13:13] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_STAT_RESET__MASK             0x00002000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_STAT_RESET__SHIFT            13

/* CLKGEN :: PLL_SYS0_PLL_MISC :: DCO_CTRL_BYPASS_ENABLE [12:12] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_MASK  0x00001000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_SHIFT 12

/* CLKGEN :: PLL_SYS0_PLL_MISC :: DCO_CTRL_BYPASS [11:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_DCO_CTRL_BYPASS_MASK         0x00000fff
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_DCO_CTRL_BYPASS_SHIFT        0

/***************************************************************************
 *PLL_SYS0_PLL_MISC2 - Miscellaneous control bus continued.
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_MISC2 :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC2_reserved0_MASK              0xfffffffe
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC2_reserved0_SHIFT             1

/* CLKGEN :: PLL_SYS0_PLL_MISC2 :: SPARE [00:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC2_SPARE_MASK                  0x00000001
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC2_SPARE_SHIFT                 0

/***************************************************************************
 *PLL_SYS0_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_LOCK_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_LOCK_STATUS_reserved0_MASK        0xfffffffc
#define BCHP_CLKGEN_PLL_SYS0_PLL_LOCK_STATUS_reserved0_SHIFT       2

/* CLKGEN :: PLL_SYS0_PLL_LOCK_STATUS :: LOCK [01:01] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_LOCK_STATUS_LOCK_MASK             0x00000002
#define BCHP_CLKGEN_PLL_SYS0_PLL_LOCK_STATUS_LOCK_SHIFT            1

/* CLKGEN :: PLL_SYS0_PLL_LOCK_STATUS :: LOCK_LOST [00:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_LOCK_STATUS_LOCK_LOST_MASK        0x00000001
#define BCHP_CLKGEN_PLL_SYS0_PLL_LOCK_STATUS_LOCK_LOST_SHIFT       0

/***************************************************************************
 *PLL_SYS0_PLL_STATUS - Test Status
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_STATUS :: reserved0 [31:12] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_STATUS_reserved0_MASK             0xfffff000
#define BCHP_CLKGEN_PLL_SYS0_PLL_STATUS_reserved0_SHIFT            12

/* CLKGEN :: PLL_SYS0_PLL_STATUS :: LOCK_LOST [11:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_STATUS_LOCK_LOST_MASK             0x00000fff
#define BCHP_CLKGEN_PLL_SYS0_PLL_STATUS_LOCK_LOST_SHIFT            0

/***************************************************************************
 *PLL_SC_PLL_RESET - Resets
 ***************************************************************************/
/* CLKGEN :: PLL_SC_PLL_RESET :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_SC_PLL_RESET_reserved0_MASK                0xfffffffc
#define BCHP_CLKGEN_PLL_SC_PLL_RESET_reserved0_SHIFT               2

/* CLKGEN :: PLL_SC_PLL_RESET :: RESETD [01:01] */
#define BCHP_CLKGEN_PLL_SC_PLL_RESET_RESETD_MASK                   0x00000002
#define BCHP_CLKGEN_PLL_SC_PLL_RESET_RESETD_SHIFT                  1

/* CLKGEN :: PLL_SC_PLL_RESET :: RESETA [00:00] */
#define BCHP_CLKGEN_PLL_SC_PLL_RESET_RESETA_MASK                   0x00000001
#define BCHP_CLKGEN_PLL_SC_PLL_RESET_RESETA_SHIFT                  0

/***************************************************************************
 *PLL_SC_PLL_PWRDN - Powerdowns
 ***************************************************************************/
/* CLKGEN :: PLL_SC_PLL_PWRDN :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_SC_PLL_PWRDN_reserved0_MASK                0xfffffffe
#define BCHP_CLKGEN_PLL_SC_PLL_PWRDN_reserved0_SHIFT               1

/* CLKGEN :: PLL_SC_PLL_PWRDN :: PWRDN_PLL [00:00] */
#define BCHP_CLKGEN_PLL_SC_PLL_PWRDN_PWRDN_PLL_MASK                0x00000001
#define BCHP_CLKGEN_PLL_SC_PLL_PWRDN_PWRDN_PLL_SHIFT               0

/***************************************************************************
 *PLL_SC_PLL_CONTROL - Miscellaneous Controls
 ***************************************************************************/
/* CLKGEN :: PLL_SC_PLL_CONTROL :: reserved0 [31:13] */
#define BCHP_CLKGEN_PLL_SC_PLL_CONTROL_reserved0_MASK              0xffffe000
#define BCHP_CLKGEN_PLL_SC_PLL_CONTROL_reserved0_SHIFT             13

/* CLKGEN :: PLL_SC_PLL_CONTROL :: PHASE_OFFSET_CH2 [12:10] */
#define BCHP_CLKGEN_PLL_SC_PLL_CONTROL_PHASE_OFFSET_CH2_MASK       0x00001c00
#define BCHP_CLKGEN_PLL_SC_PLL_CONTROL_PHASE_OFFSET_CH2_SHIFT      10

/* CLKGEN :: PLL_SC_PLL_CONTROL :: PHASE_OFFSET_CH1 [09:07] */
#define BCHP_CLKGEN_PLL_SC_PLL_CONTROL_PHASE_OFFSET_CH1_MASK       0x00000380
#define BCHP_CLKGEN_PLL_SC_PLL_CONTROL_PHASE_OFFSET_CH1_SHIFT      7

/* CLKGEN :: PLL_SC_PLL_CONTROL :: PHASE_OFFSET_CH0 [06:04] */
#define BCHP_CLKGEN_PLL_SC_PLL_CONTROL_PHASE_OFFSET_CH0_MASK       0x00000070
#define BCHP_CLKGEN_PLL_SC_PLL_CONTROL_PHASE_OFFSET_CH0_SHIFT      4

/* CLKGEN :: PLL_SC_PLL_CONTROL :: CLOCK_DIS_CH2 [03:03] */
#define BCHP_CLKGEN_PLL_SC_PLL_CONTROL_CLOCK_DIS_CH2_MASK          0x00000008
#define BCHP_CLKGEN_PLL_SC_PLL_CONTROL_CLOCK_DIS_CH2_SHIFT         3

/* CLKGEN :: PLL_SC_PLL_CONTROL :: CLOCK_DIS_CH1 [02:02] */
#define BCHP_CLKGEN_PLL_SC_PLL_CONTROL_CLOCK_DIS_CH1_MASK          0x00000004
#define BCHP_CLKGEN_PLL_SC_PLL_CONTROL_CLOCK_DIS_CH1_SHIFT         2

/* CLKGEN :: PLL_SC_PLL_CONTROL :: CLOCK_DIS_CH0 [01:01] */
#define BCHP_CLKGEN_PLL_SC_PLL_CONTROL_CLOCK_DIS_CH0_MASK          0x00000002
#define BCHP_CLKGEN_PLL_SC_PLL_CONTROL_CLOCK_DIS_CH0_SHIFT         1

/* CLKGEN :: PLL_SC_PLL_CONTROL :: REF_SEL [00:00] */
#define BCHP_CLKGEN_PLL_SC_PLL_CONTROL_REF_SEL_MASK                0x00000001
#define BCHP_CLKGEN_PLL_SC_PLL_CONTROL_REF_SEL_SHIFT               0

/***************************************************************************
 *PLL_SC_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL_SC_PLL_DIV :: reserved0 [31:13] */
#define BCHP_CLKGEN_PLL_SC_PLL_DIV_reserved0_MASK                  0xffffe000
#define BCHP_CLKGEN_PLL_SC_PLL_DIV_reserved0_SHIFT                 13

/* CLKGEN :: PLL_SC_PLL_DIV :: NDIV_INT [12:03] */
#define BCHP_CLKGEN_PLL_SC_PLL_DIV_NDIV_INT_MASK                   0x00001ff8
#define BCHP_CLKGEN_PLL_SC_PLL_DIV_NDIV_INT_SHIFT                  3

/* CLKGEN :: PLL_SC_PLL_DIV :: PDIV [02:00] */
#define BCHP_CLKGEN_PLL_SC_PLL_DIV_PDIV_MASK                       0x00000007
#define BCHP_CLKGEN_PLL_SC_PLL_DIV_PDIV_SHIFT                      0

/***************************************************************************
 *PLL_SC_PLL_MDIV0_2 - Post divider Channels 0 to 2
 ***************************************************************************/
/* CLKGEN :: PLL_SC_PLL_MDIV0_2 :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_SC_PLL_MDIV0_2_reserved0_MASK              0xff000000
#define BCHP_CLKGEN_PLL_SC_PLL_MDIV0_2_reserved0_SHIFT             24

/* CLKGEN :: PLL_SC_PLL_MDIV0_2 :: MDIV_CH2 [23:16] */
#define BCHP_CLKGEN_PLL_SC_PLL_MDIV0_2_MDIV_CH2_MASK               0x00ff0000
#define BCHP_CLKGEN_PLL_SC_PLL_MDIV0_2_MDIV_CH2_SHIFT              16

/* CLKGEN :: PLL_SC_PLL_MDIV0_2 :: MDIV_CH1 [15:08] */
#define BCHP_CLKGEN_PLL_SC_PLL_MDIV0_2_MDIV_CH1_MASK               0x0000ff00
#define BCHP_CLKGEN_PLL_SC_PLL_MDIV0_2_MDIV_CH1_SHIFT              8

/* CLKGEN :: PLL_SC_PLL_MDIV0_2 :: MDIV_CH0 [07:00] */
#define BCHP_CLKGEN_PLL_SC_PLL_MDIV0_2_MDIV_CH0_MASK               0x000000ff
#define BCHP_CLKGEN_PLL_SC_PLL_MDIV0_2_MDIV_CH0_SHIFT              0

/***************************************************************************
 *PLL_SC_PLL_POSTDIVIDER_CTRL - PLL Post Divider Control
 ***************************************************************************/
/* CLKGEN :: PLL_SC_PLL_POSTDIVIDER_CTRL :: reserved0 [31:06] */
#define BCHP_CLKGEN_PLL_SC_PLL_POSTDIVIDER_CTRL_reserved0_MASK     0xffffffc0
#define BCHP_CLKGEN_PLL_SC_PLL_POSTDIVIDER_CTRL_reserved0_SHIFT    6

/* CLKGEN :: PLL_SC_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH2 [05:05] */
#define BCHP_CLKGEN_PLL_SC_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH2_MASK 0x00000020
#define BCHP_CLKGEN_PLL_SC_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH2_SHIFT 5

/* CLKGEN :: PLL_SC_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH1 [04:04] */
#define BCHP_CLKGEN_PLL_SC_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH1_MASK 0x00000010
#define BCHP_CLKGEN_PLL_SC_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH1_SHIFT 4

/* CLKGEN :: PLL_SC_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH0 [03:03] */
#define BCHP_CLKGEN_PLL_SC_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_MASK 0x00000008
#define BCHP_CLKGEN_PLL_SC_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_SHIFT 3

/* CLKGEN :: PLL_SC_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH2 [02:02] */
#define BCHP_CLKGEN_PLL_SC_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH2_MASK 0x00000004
#define BCHP_CLKGEN_PLL_SC_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH2_SHIFT 2

/* CLKGEN :: PLL_SC_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH1 [01:01] */
#define BCHP_CLKGEN_PLL_SC_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH1_MASK 0x00000002
#define BCHP_CLKGEN_PLL_SC_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH1_SHIFT 1

/* CLKGEN :: PLL_SC_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH0 [00:00] */
#define BCHP_CLKGEN_PLL_SC_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_MASK 0x00000001
#define BCHP_CLKGEN_PLL_SC_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_SHIFT 0

/***************************************************************************
 *PLL_SC_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL_SC_PLL_GAIN :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_SC_PLL_GAIN_reserved0_MASK                 0xff000000
#define BCHP_CLKGEN_PLL_SC_PLL_GAIN_reserved0_SHIFT                24

/* CLKGEN :: PLL_SC_PLL_GAIN :: EIGHT_PHASE_OUTPUT_ENABLE [23:23] */
#define BCHP_CLKGEN_PLL_SC_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_MASK 0x00800000
#define BCHP_CLKGEN_PLL_SC_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_SHIFT 23

/* CLKGEN :: PLL_SC_PLL_GAIN :: PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK [22:11] */
#define BCHP_CLKGEN_PLL_SC_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_MASK 0x007ff800
#define BCHP_CLKGEN_PLL_SC_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_SHIFT 11

/* CLKGEN :: PLL_SC_PLL_GAIN :: ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK [10:10] */
#define BCHP_CLKGEN_PLL_SC_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_MASK 0x00000400
#define BCHP_CLKGEN_PLL_SC_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_SHIFT 10

/* CLKGEN :: PLL_SC_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL_SC_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL_SC_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6

/* CLKGEN :: PLL_SC_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [05:03] */
#define BCHP_CLKGEN_PLL_SC_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000038
#define BCHP_CLKGEN_PLL_SC_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 3

/* CLKGEN :: PLL_SC_PLL_GAIN :: LOOP_GAIN_IN_FREQ [02:00] */
#define BCHP_CLKGEN_PLL_SC_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK         0x00000007
#define BCHP_CLKGEN_PLL_SC_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT        0

/***************************************************************************
 *PLL_SC_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_SC_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL_SC_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL_SC_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL_SC_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [22:01] */
#define BCHP_CLKGEN_PLL_SC_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x007ffffe
#define BCHP_CLKGEN_PLL_SC_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 1

/* CLKGEN :: PLL_SC_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [00:00] */
#define BCHP_CLKGEN_PLL_SC_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK  0x00000001
#define BCHP_CLKGEN_PLL_SC_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 0

/***************************************************************************
 *PLL_SC_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_SC_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_SC_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL_SC_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL_SC_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL_SC_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL_SC_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0

/***************************************************************************
 *PLL_SC_PLL_MISC - Mscellaneous control bus.
 ***************************************************************************/
/* CLKGEN :: PLL_SC_PLL_MISC :: reserved0 [31:30] */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_reserved0_MASK                 0xc0000000
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_reserved0_SHIFT                30

/* CLKGEN :: PLL_SC_PLL_MISC :: MDIV_RELOCK [29:29] */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_MDIV_RELOCK_MASK               0x20000000
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_MDIV_RELOCK_SHIFT              29

/* CLKGEN :: PLL_SC_PLL_MISC :: FAST_LOCK [28:28] */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_FAST_LOCK_MASK                 0x10000000
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_FAST_LOCK_SHIFT                28

/* CLKGEN :: PLL_SC_PLL_MISC :: VCODIV2 [27:27] */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_VCODIV2_MASK                   0x08000000
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_VCODIV2_SHIFT                  27

/* CLKGEN :: PLL_SC_PLL_MISC :: VCO_DLY [26:25] */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_VCO_DLY_MASK                   0x06000000
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_VCO_DLY_SHIFT                  25

/* CLKGEN :: PLL_SC_PLL_MISC :: PWM_RATE [24:23] */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_PWM_RATE_MASK                  0x01800000
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_PWM_RATE_SHIFT                 23

/* CLKGEN :: PLL_SC_PLL_MISC :: STAT_MODE [22:21] */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_STAT_MODE_MASK                 0x00600000
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_STAT_MODE_SHIFT                21

/* CLKGEN :: PLL_SC_PLL_MISC :: VCODIV2_POST [20:20] */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_VCODIV2_POST_MASK              0x00100000
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_VCODIV2_POST_SHIFT             20

/* CLKGEN :: PLL_SC_PLL_MISC :: AUX_CTRL [19:19] */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_AUX_CTRL_MASK                  0x00080000
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_AUX_CTRL_SHIFT                 19

/* CLKGEN :: PLL_SC_PLL_MISC :: REFCLKOUT [18:18] */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_REFCLKOUT_MASK                 0x00040000
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_REFCLKOUT_SHIFT                18

/* CLKGEN :: PLL_SC_PLL_MISC :: STAT_UPDATE [17:17] */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_STAT_UPDATE_MASK               0x00020000
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_STAT_UPDATE_SHIFT              17

/* CLKGEN :: PLL_SC_PLL_MISC :: STAT_SELECT [16:14] */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_STAT_SELECT_MASK               0x0001c000
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_STAT_SELECT_SHIFT              14

/* CLKGEN :: PLL_SC_PLL_MISC :: STAT_RESET_ [13:13] */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_STAT_RESET__MASK               0x00002000
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_STAT_RESET__SHIFT              13

/* CLKGEN :: PLL_SC_PLL_MISC :: DCO_CTRL_BYPASS_ENABLE [12:12] */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_MASK    0x00001000
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_SHIFT   12

/* CLKGEN :: PLL_SC_PLL_MISC :: DCO_CTRL_BYPASS [11:00] */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_DCO_CTRL_BYPASS_MASK           0x00000fff
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_DCO_CTRL_BYPASS_SHIFT          0

/***************************************************************************
 *PLL_SC_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL_SC_PLL_LOCK_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_SC_PLL_LOCK_STATUS_reserved0_MASK          0xfffffffe
#define BCHP_CLKGEN_PLL_SC_PLL_LOCK_STATUS_reserved0_SHIFT         1

/* CLKGEN :: PLL_SC_PLL_LOCK_STATUS :: LOCK [00:00] */
#define BCHP_CLKGEN_PLL_SC_PLL_LOCK_STATUS_LOCK_MASK               0x00000001
#define BCHP_CLKGEN_PLL_SC_PLL_LOCK_STATUS_LOCK_SHIFT              0

/***************************************************************************
 *PLL_SC_PLL_STATUS - Test Status
 ***************************************************************************/
/* CLKGEN :: PLL_SC_PLL_STATUS :: reserved0 [31:12] */
#define BCHP_CLKGEN_PLL_SC_PLL_STATUS_reserved0_MASK               0xfffff000
#define BCHP_CLKGEN_PLL_SC_PLL_STATUS_reserved0_SHIFT              12

/* CLKGEN :: PLL_SC_PLL_STATUS :: LOCK [11:00] */
#define BCHP_CLKGEN_PLL_SC_PLL_STATUS_LOCK_MASK                    0x00000fff
#define BCHP_CLKGEN_PLL_SC_PLL_STATUS_LOCK_SHIFT                   0

/***************************************************************************
 *PLL_VCXO_PLL_RESET - Resets
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO_PLL_RESET :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_RESET_reserved0_MASK              0xfffffffc
#define BCHP_CLKGEN_PLL_VCXO_PLL_RESET_reserved0_SHIFT             2

/* CLKGEN :: PLL_VCXO_PLL_RESET :: RESETD [01:01] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_RESET_RESETD_MASK                 0x00000002
#define BCHP_CLKGEN_PLL_VCXO_PLL_RESET_RESETD_SHIFT                1

/* CLKGEN :: PLL_VCXO_PLL_RESET :: RESETA [00:00] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_RESET_RESETA_MASK                 0x00000001
#define BCHP_CLKGEN_PLL_VCXO_PLL_RESET_RESETA_SHIFT                0

/***************************************************************************
 *PLL_VCXO_PLL_PWRDN - Powerdowns
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO_PLL_PWRDN :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_PWRDN_reserved0_MASK              0xfffffffe
#define BCHP_CLKGEN_PLL_VCXO_PLL_PWRDN_reserved0_SHIFT             1

/* CLKGEN :: PLL_VCXO_PLL_PWRDN :: PWRDN_PLL [00:00] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_PWRDN_PWRDN_PLL_MASK              0x00000001
#define BCHP_CLKGEN_PLL_VCXO_PLL_PWRDN_PWRDN_PLL_SHIFT             0

/***************************************************************************
 *PLL_VCXO_PLL_CONTROL - Miscellaneous Controls
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO_PLL_CONTROL :: reserved0 [31:13] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_CONTROL_reserved0_MASK            0xffffe000
#define BCHP_CLKGEN_PLL_VCXO_PLL_CONTROL_reserved0_SHIFT           13

/* CLKGEN :: PLL_VCXO_PLL_CONTROL :: PHASE_OFFSET_CH2 [12:10] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_CONTROL_PHASE_OFFSET_CH2_MASK     0x00001c00
#define BCHP_CLKGEN_PLL_VCXO_PLL_CONTROL_PHASE_OFFSET_CH2_SHIFT    10

/* CLKGEN :: PLL_VCXO_PLL_CONTROL :: PHASE_OFFSET_CH1 [09:07] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_CONTROL_PHASE_OFFSET_CH1_MASK     0x00000380
#define BCHP_CLKGEN_PLL_VCXO_PLL_CONTROL_PHASE_OFFSET_CH1_SHIFT    7

/* CLKGEN :: PLL_VCXO_PLL_CONTROL :: PHASE_OFFSET_CH0 [06:04] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_CONTROL_PHASE_OFFSET_CH0_MASK     0x00000070
#define BCHP_CLKGEN_PLL_VCXO_PLL_CONTROL_PHASE_OFFSET_CH0_SHIFT    4

/* CLKGEN :: PLL_VCXO_PLL_CONTROL :: CLOCK_DIS_CH2 [03:03] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_CONTROL_CLOCK_DIS_CH2_MASK        0x00000008
#define BCHP_CLKGEN_PLL_VCXO_PLL_CONTROL_CLOCK_DIS_CH2_SHIFT       3

/* CLKGEN :: PLL_VCXO_PLL_CONTROL :: CLOCK_DIS_CH1 [02:02] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_CONTROL_CLOCK_DIS_CH1_MASK        0x00000004
#define BCHP_CLKGEN_PLL_VCXO_PLL_CONTROL_CLOCK_DIS_CH1_SHIFT       2

/* CLKGEN :: PLL_VCXO_PLL_CONTROL :: CLOCK_DIS_CH0 [01:01] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_CONTROL_CLOCK_DIS_CH0_MASK        0x00000002
#define BCHP_CLKGEN_PLL_VCXO_PLL_CONTROL_CLOCK_DIS_CH0_SHIFT       1

/* CLKGEN :: PLL_VCXO_PLL_CONTROL :: REF_SEL [00:00] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_CONTROL_REF_SEL_MASK              0x00000001
#define BCHP_CLKGEN_PLL_VCXO_PLL_CONTROL_REF_SEL_SHIFT             0

/***************************************************************************
 *PLL_VCXO_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO_PLL_DIV :: reserved0 [31:13] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_DIV_reserved0_MASK                0xffffe000
#define BCHP_CLKGEN_PLL_VCXO_PLL_DIV_reserved0_SHIFT               13

/* CLKGEN :: PLL_VCXO_PLL_DIV :: NDIV_INT [12:03] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_DIV_NDIV_INT_MASK                 0x00001ff8
#define BCHP_CLKGEN_PLL_VCXO_PLL_DIV_NDIV_INT_SHIFT                3

/* CLKGEN :: PLL_VCXO_PLL_DIV :: PDIV [02:00] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_DIV_PDIV_MASK                     0x00000007
#define BCHP_CLKGEN_PLL_VCXO_PLL_DIV_PDIV_SHIFT                    0

/***************************************************************************
 *PLL_VCXO_PLL_MDIV0_2 - Post divider Channels 0 to 2
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO_PLL_MDIV0_2 :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_MDIV0_2_reserved0_MASK            0xff000000
#define BCHP_CLKGEN_PLL_VCXO_PLL_MDIV0_2_reserved0_SHIFT           24

/* CLKGEN :: PLL_VCXO_PLL_MDIV0_2 :: MDIV_CH2 [23:16] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_MDIV0_2_MDIV_CH2_MASK             0x00ff0000
#define BCHP_CLKGEN_PLL_VCXO_PLL_MDIV0_2_MDIV_CH2_SHIFT            16

/* CLKGEN :: PLL_VCXO_PLL_MDIV0_2 :: MDIV_CH1 [15:08] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_MDIV0_2_MDIV_CH1_MASK             0x0000ff00
#define BCHP_CLKGEN_PLL_VCXO_PLL_MDIV0_2_MDIV_CH1_SHIFT            8

/* CLKGEN :: PLL_VCXO_PLL_MDIV0_2 :: MDIV_CH0 [07:00] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_MDIV0_2_MDIV_CH0_MASK             0x000000ff
#define BCHP_CLKGEN_PLL_VCXO_PLL_MDIV0_2_MDIV_CH0_SHIFT            0

/***************************************************************************
 *PLL_VCXO_PLL_FRAC - Fractional
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO_PLL_FRAC :: reserved0 [31:20] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_FRAC_reserved0_MASK               0xfff00000
#define BCHP_CLKGEN_PLL_VCXO_PLL_FRAC_reserved0_SHIFT              20

/* CLKGEN :: PLL_VCXO_PLL_FRAC :: FRAC_CONTROL [19:00] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_FRAC_FRAC_CONTROL_MASK            0x000fffff
#define BCHP_CLKGEN_PLL_VCXO_PLL_FRAC_FRAC_CONTROL_SHIFT           0

/***************************************************************************
 *PLL_VCXO_PLL_POSTDIVIDER_CTRL - PLL Post Divider Control
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO_PLL_POSTDIVIDER_CTRL :: reserved0 [31:06] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_POSTDIVIDER_CTRL_reserved0_MASK   0xffffffc0
#define BCHP_CLKGEN_PLL_VCXO_PLL_POSTDIVIDER_CTRL_reserved0_SHIFT  6

/* CLKGEN :: PLL_VCXO_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH2 [05:05] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH2_MASK 0x00000020
#define BCHP_CLKGEN_PLL_VCXO_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH2_SHIFT 5

/* CLKGEN :: PLL_VCXO_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH1 [04:04] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH1_MASK 0x00000010
#define BCHP_CLKGEN_PLL_VCXO_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH1_SHIFT 4

/* CLKGEN :: PLL_VCXO_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH0 [03:03] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_MASK 0x00000008
#define BCHP_CLKGEN_PLL_VCXO_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_SHIFT 3

/* CLKGEN :: PLL_VCXO_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH2 [02:02] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH2_MASK 0x00000004
#define BCHP_CLKGEN_PLL_VCXO_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH2_SHIFT 2

/* CLKGEN :: PLL_VCXO_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH1 [01:01] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH1_MASK 0x00000002
#define BCHP_CLKGEN_PLL_VCXO_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH1_SHIFT 1

/* CLKGEN :: PLL_VCXO_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH0 [00:00] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_MASK 0x00000001
#define BCHP_CLKGEN_PLL_VCXO_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_SHIFT 0

/***************************************************************************
 *PLL_VCXO_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO_PLL_GAIN :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_GAIN_reserved0_MASK               0xff000000
#define BCHP_CLKGEN_PLL_VCXO_PLL_GAIN_reserved0_SHIFT              24

/* CLKGEN :: PLL_VCXO_PLL_GAIN :: EIGHT_PHASE_OUTPUT_ENABLE [23:23] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_MASK 0x00800000
#define BCHP_CLKGEN_PLL_VCXO_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_SHIFT 23

/* CLKGEN :: PLL_VCXO_PLL_GAIN :: PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK [22:11] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_MASK 0x007ff800
#define BCHP_CLKGEN_PLL_VCXO_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_SHIFT 11

/* CLKGEN :: PLL_VCXO_PLL_GAIN :: ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK [10:10] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_MASK 0x00000400
#define BCHP_CLKGEN_PLL_VCXO_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_SHIFT 10

/* CLKGEN :: PLL_VCXO_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL_VCXO_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6

/* CLKGEN :: PLL_VCXO_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [05:03] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000038
#define BCHP_CLKGEN_PLL_VCXO_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 3

/* CLKGEN :: PLL_VCXO_PLL_GAIN :: LOOP_GAIN_IN_FREQ [02:00] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK       0x00000007
#define BCHP_CLKGEN_PLL_VCXO_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT      0

/***************************************************************************
 *PLL_VCXO_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL_VCXO_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL_VCXO_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [22:01] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x007ffffe
#define BCHP_CLKGEN_PLL_VCXO_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 1

/* CLKGEN :: PLL_VCXO_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [00:00] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK 0x00000001
#define BCHP_CLKGEN_PLL_VCXO_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 0

/***************************************************************************
 *PLL_VCXO_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL_VCXO_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL_VCXO_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL_VCXO_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0

/***************************************************************************
 *PLL_VCXO_PLL_MISC - Mscellaneous control bus.
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO_PLL_MISC :: reserved0 [31:30] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_reserved0_MASK               0xc0000000
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_reserved0_SHIFT              30

/* CLKGEN :: PLL_VCXO_PLL_MISC :: MDIV_RELOCK [29:29] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_MDIV_RELOCK_MASK             0x20000000
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_MDIV_RELOCK_SHIFT            29

/* CLKGEN :: PLL_VCXO_PLL_MISC :: FAST_LOCK [28:28] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_FAST_LOCK_MASK               0x10000000
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_FAST_LOCK_SHIFT              28

/* CLKGEN :: PLL_VCXO_PLL_MISC :: VCODIV2 [27:27] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_VCODIV2_MASK                 0x08000000
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_VCODIV2_SHIFT                27

/* CLKGEN :: PLL_VCXO_PLL_MISC :: VCO_DLY [26:25] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_VCO_DLY_MASK                 0x06000000
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_VCO_DLY_SHIFT                25

/* CLKGEN :: PLL_VCXO_PLL_MISC :: PWM_RATE [24:23] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_PWM_RATE_MASK                0x01800000
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_PWM_RATE_SHIFT               23

/* CLKGEN :: PLL_VCXO_PLL_MISC :: STAT_MODE [22:21] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_STAT_MODE_MASK               0x00600000
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_STAT_MODE_SHIFT              21

/* CLKGEN :: PLL_VCXO_PLL_MISC :: VCODIV2_POST [20:20] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_VCODIV2_POST_MASK            0x00100000
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_VCODIV2_POST_SHIFT           20

/* CLKGEN :: PLL_VCXO_PLL_MISC :: AUX_CTRL [19:19] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_AUX_CTRL_MASK                0x00080000
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_AUX_CTRL_SHIFT               19

/* CLKGEN :: PLL_VCXO_PLL_MISC :: REFCLKOUT [18:18] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_REFCLKOUT_MASK               0x00040000
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_REFCLKOUT_SHIFT              18

/* CLKGEN :: PLL_VCXO_PLL_MISC :: STAT_UPDATE [17:17] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_STAT_UPDATE_MASK             0x00020000
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_STAT_UPDATE_SHIFT            17

/* CLKGEN :: PLL_VCXO_PLL_MISC :: STAT_SELECT [16:14] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_STAT_SELECT_MASK             0x0001c000
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_STAT_SELECT_SHIFT            14

/* CLKGEN :: PLL_VCXO_PLL_MISC :: STAT_RESET_ [13:13] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_STAT_RESET__MASK             0x00002000
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_STAT_RESET__SHIFT            13

/* CLKGEN :: PLL_VCXO_PLL_MISC :: DCO_CTRL_BYPASS_ENABLE [12:12] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_MASK  0x00001000
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_SHIFT 12

/* CLKGEN :: PLL_VCXO_PLL_MISC :: DCO_CTRL_BYPASS [11:00] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_DCO_CTRL_BYPASS_MASK         0x00000fff
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_DCO_CTRL_BYPASS_SHIFT        0

/***************************************************************************
 *PLL_VCXO_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO_PLL_LOCK_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_LOCK_STATUS_reserved0_MASK        0xfffffffe
#define BCHP_CLKGEN_PLL_VCXO_PLL_LOCK_STATUS_reserved0_SHIFT       1

/* CLKGEN :: PLL_VCXO_PLL_LOCK_STATUS :: LOCK [00:00] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_LOCK_STATUS_LOCK_MASK             0x00000001
#define BCHP_CLKGEN_PLL_VCXO_PLL_LOCK_STATUS_LOCK_SHIFT            0

/***************************************************************************
 *PLL_VCXO_PLL_STATUS - Status
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO_PLL_STATUS :: reserved0 [31:12] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_STATUS_reserved0_MASK             0xfffff000
#define BCHP_CLKGEN_PLL_VCXO_PLL_STATUS_reserved0_SHIFT            12

/* CLKGEN :: PLL_VCXO_PLL_STATUS :: LOCK [11:00] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_STATUS_LOCK_MASK                  0x00000fff
#define BCHP_CLKGEN_PLL_VCXO_PLL_STATUS_LOCK_SHIFT                 0

/***************************************************************************
 *PLL_SVD_PLL_RESET - Resets
 ***************************************************************************/
/* CLKGEN :: PLL_SVD_PLL_RESET :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_SVD_PLL_RESET_reserved0_MASK               0xfffffffc
#define BCHP_CLKGEN_PLL_SVD_PLL_RESET_reserved0_SHIFT              2

/* CLKGEN :: PLL_SVD_PLL_RESET :: RESETD [01:01] */
#define BCHP_CLKGEN_PLL_SVD_PLL_RESET_RESETD_MASK                  0x00000002
#define BCHP_CLKGEN_PLL_SVD_PLL_RESET_RESETD_SHIFT                 1

/* CLKGEN :: PLL_SVD_PLL_RESET :: RESETA [00:00] */
#define BCHP_CLKGEN_PLL_SVD_PLL_RESET_RESETA_MASK                  0x00000001
#define BCHP_CLKGEN_PLL_SVD_PLL_RESET_RESETA_SHIFT                 0

/***************************************************************************
 *PLL_SVD_PLL_PWRDN - Powerdowns
 ***************************************************************************/
/* CLKGEN :: PLL_SVD_PLL_PWRDN :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_SVD_PLL_PWRDN_reserved0_MASK               0xfffffffe
#define BCHP_CLKGEN_PLL_SVD_PLL_PWRDN_reserved0_SHIFT              1

/* CLKGEN :: PLL_SVD_PLL_PWRDN :: PWRDN_PLL [00:00] */
#define BCHP_CLKGEN_PLL_SVD_PLL_PWRDN_PWRDN_PLL_MASK               0x00000001
#define BCHP_CLKGEN_PLL_SVD_PLL_PWRDN_PWRDN_PLL_SHIFT              0

/***************************************************************************
 *PLL_SVD_PLL_CONTROL - Miscellaneous Controls
 ***************************************************************************/
/* CLKGEN :: PLL_SVD_PLL_CONTROL :: reserved0 [31:09] */
#define BCHP_CLKGEN_PLL_SVD_PLL_CONTROL_reserved0_MASK             0xfffffe00
#define BCHP_CLKGEN_PLL_SVD_PLL_CONTROL_reserved0_SHIFT            9

/* CLKGEN :: PLL_SVD_PLL_CONTROL :: PHASE_OFFSET_CH1 [08:06] */
#define BCHP_CLKGEN_PLL_SVD_PLL_CONTROL_PHASE_OFFSET_CH1_MASK      0x000001c0
#define BCHP_CLKGEN_PLL_SVD_PLL_CONTROL_PHASE_OFFSET_CH1_SHIFT     6

/* CLKGEN :: PLL_SVD_PLL_CONTROL :: PHASE_OFFSET_CH0 [05:03] */
#define BCHP_CLKGEN_PLL_SVD_PLL_CONTROL_PHASE_OFFSET_CH0_MASK      0x00000038
#define BCHP_CLKGEN_PLL_SVD_PLL_CONTROL_PHASE_OFFSET_CH0_SHIFT     3

/* CLKGEN :: PLL_SVD_PLL_CONTROL :: CLOCK_DIS_CH1 [02:02] */
#define BCHP_CLKGEN_PLL_SVD_PLL_CONTROL_CLOCK_DIS_CH1_MASK         0x00000004
#define BCHP_CLKGEN_PLL_SVD_PLL_CONTROL_CLOCK_DIS_CH1_SHIFT        2

/* CLKGEN :: PLL_SVD_PLL_CONTROL :: CLOCK_DIS_CH0 [01:01] */
#define BCHP_CLKGEN_PLL_SVD_PLL_CONTROL_CLOCK_DIS_CH0_MASK         0x00000002
#define BCHP_CLKGEN_PLL_SVD_PLL_CONTROL_CLOCK_DIS_CH0_SHIFT        1

/* CLKGEN :: PLL_SVD_PLL_CONTROL :: REF_SEL [00:00] */
#define BCHP_CLKGEN_PLL_SVD_PLL_CONTROL_REF_SEL_MASK               0x00000001
#define BCHP_CLKGEN_PLL_SVD_PLL_CONTROL_REF_SEL_SHIFT              0

/***************************************************************************
 *PLL_SVD_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL_SVD_PLL_DIV :: reserved0 [31:13] */
#define BCHP_CLKGEN_PLL_SVD_PLL_DIV_reserved0_MASK                 0xffffe000
#define BCHP_CLKGEN_PLL_SVD_PLL_DIV_reserved0_SHIFT                13

/* CLKGEN :: PLL_SVD_PLL_DIV :: NDIV_INT [12:03] */
#define BCHP_CLKGEN_PLL_SVD_PLL_DIV_NDIV_INT_MASK                  0x00001ff8
#define BCHP_CLKGEN_PLL_SVD_PLL_DIV_NDIV_INT_SHIFT                 3

/* CLKGEN :: PLL_SVD_PLL_DIV :: PDIV [02:00] */
#define BCHP_CLKGEN_PLL_SVD_PLL_DIV_PDIV_MASK                      0x00000007
#define BCHP_CLKGEN_PLL_SVD_PLL_DIV_PDIV_SHIFT                     0

/***************************************************************************
 *PLL_SVD_PLL_MDIV0_2 - Post divider Channels 0 to 2
 ***************************************************************************/
/* CLKGEN :: PLL_SVD_PLL_MDIV0_2 :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_SVD_PLL_MDIV0_2_reserved0_MASK             0xffff0000
#define BCHP_CLKGEN_PLL_SVD_PLL_MDIV0_2_reserved0_SHIFT            16

/* CLKGEN :: PLL_SVD_PLL_MDIV0_2 :: MDIV_CH1 [15:08] */
#define BCHP_CLKGEN_PLL_SVD_PLL_MDIV0_2_MDIV_CH1_MASK              0x0000ff00
#define BCHP_CLKGEN_PLL_SVD_PLL_MDIV0_2_MDIV_CH1_SHIFT             8

/* CLKGEN :: PLL_SVD_PLL_MDIV0_2 :: MDIV_CH0 [07:00] */
#define BCHP_CLKGEN_PLL_SVD_PLL_MDIV0_2_MDIV_CH0_MASK              0x000000ff
#define BCHP_CLKGEN_PLL_SVD_PLL_MDIV0_2_MDIV_CH0_SHIFT             0

/***************************************************************************
 *PLL_SVD_PLL_POSTDIVIDER_CTRL - PLL Post Divider Control
 ***************************************************************************/
/* CLKGEN :: PLL_SVD_PLL_POSTDIVIDER_CTRL :: reserved0 [31:04] */
#define BCHP_CLKGEN_PLL_SVD_PLL_POSTDIVIDER_CTRL_reserved0_MASK    0xfffffff0
#define BCHP_CLKGEN_PLL_SVD_PLL_POSTDIVIDER_CTRL_reserved0_SHIFT   4

/* CLKGEN :: PLL_SVD_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH1 [03:03] */
#define BCHP_CLKGEN_PLL_SVD_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH1_MASK 0x00000008
#define BCHP_CLKGEN_PLL_SVD_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH1_SHIFT 3

/* CLKGEN :: PLL_SVD_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH0 [02:02] */
#define BCHP_CLKGEN_PLL_SVD_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_MASK 0x00000004
#define BCHP_CLKGEN_PLL_SVD_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_SHIFT 2

/* CLKGEN :: PLL_SVD_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH1 [01:01] */
#define BCHP_CLKGEN_PLL_SVD_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH1_MASK 0x00000002
#define BCHP_CLKGEN_PLL_SVD_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH1_SHIFT 1

/* CLKGEN :: PLL_SVD_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH0 [00:00] */
#define BCHP_CLKGEN_PLL_SVD_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_MASK 0x00000001
#define BCHP_CLKGEN_PLL_SVD_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_SHIFT 0

/***************************************************************************
 *PLL_SVD_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL_SVD_PLL_GAIN :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_SVD_PLL_GAIN_reserved0_MASK                0xff000000
#define BCHP_CLKGEN_PLL_SVD_PLL_GAIN_reserved0_SHIFT               24

/* CLKGEN :: PLL_SVD_PLL_GAIN :: EIGHT_PHASE_OUTPUT_ENABLE [23:23] */
#define BCHP_CLKGEN_PLL_SVD_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_MASK 0x00800000
#define BCHP_CLKGEN_PLL_SVD_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_SHIFT 23

/* CLKGEN :: PLL_SVD_PLL_GAIN :: PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK [22:11] */
#define BCHP_CLKGEN_PLL_SVD_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_MASK 0x007ff800
#define BCHP_CLKGEN_PLL_SVD_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_SHIFT 11

/* CLKGEN :: PLL_SVD_PLL_GAIN :: ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK [10:10] */
#define BCHP_CLKGEN_PLL_SVD_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_MASK 0x00000400
#define BCHP_CLKGEN_PLL_SVD_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_SHIFT 10

/* CLKGEN :: PLL_SVD_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL_SVD_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL_SVD_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6

/* CLKGEN :: PLL_SVD_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [05:03] */
#define BCHP_CLKGEN_PLL_SVD_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000038
#define BCHP_CLKGEN_PLL_SVD_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 3

/* CLKGEN :: PLL_SVD_PLL_GAIN :: LOOP_GAIN_IN_FREQ [02:00] */
#define BCHP_CLKGEN_PLL_SVD_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK        0x00000007
#define BCHP_CLKGEN_PLL_SVD_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT       0

/***************************************************************************
 *PLL_SVD_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_SVD_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL_SVD_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL_SVD_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL_SVD_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [22:01] */
#define BCHP_CLKGEN_PLL_SVD_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x007ffffe
#define BCHP_CLKGEN_PLL_SVD_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 1

/* CLKGEN :: PLL_SVD_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [00:00] */
#define BCHP_CLKGEN_PLL_SVD_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK 0x00000001
#define BCHP_CLKGEN_PLL_SVD_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 0

/***************************************************************************
 *PLL_SVD_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_SVD_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_SVD_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL_SVD_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL_SVD_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL_SVD_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL_SVD_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0

/***************************************************************************
 *PLL_SVD_PLL_MISC - Mscellaneous control bus.
 ***************************************************************************/
/* CLKGEN :: PLL_SVD_PLL_MISC :: reserved0 [31:30] */
#define BCHP_CLKGEN_PLL_SVD_PLL_MISC_reserved0_MASK                0xc0000000
#define BCHP_CLKGEN_PLL_SVD_PLL_MISC_reserved0_SHIFT               30

/* CLKGEN :: PLL_SVD_PLL_MISC :: MDIV_RELOCK [29:29] */
#define BCHP_CLKGEN_PLL_SVD_PLL_MISC_MDIV_RELOCK_MASK              0x20000000
#define BCHP_CLKGEN_PLL_SVD_PLL_MISC_MDIV_RELOCK_SHIFT             29

/* CLKGEN :: PLL_SVD_PLL_MISC :: FAST_LOCK [28:28] */
#define BCHP_CLKGEN_PLL_SVD_PLL_MISC_FAST_LOCK_MASK                0x10000000
#define BCHP_CLKGEN_PLL_SVD_PLL_MISC_FAST_LOCK_SHIFT               28

/* CLKGEN :: PLL_SVD_PLL_MISC :: VCODIV2 [27:27] */
#define BCHP_CLKGEN_PLL_SVD_PLL_MISC_VCODIV2_MASK                  0x08000000
#define BCHP_CLKGEN_PLL_SVD_PLL_MISC_VCODIV2_SHIFT                 27

/* CLKGEN :: PLL_SVD_PLL_MISC :: VCO_DLY [26:25] */
#define BCHP_CLKGEN_PLL_SVD_PLL_MISC_VCO_DLY_MASK                  0x06000000
#define BCHP_CLKGEN_PLL_SVD_PLL_MISC_VCO_DLY_SHIFT                 25

/* CLKGEN :: PLL_SVD_PLL_MISC :: PWM_RATE [24:23] */
#define BCHP_CLKGEN_PLL_SVD_PLL_MISC_PWM_RATE_MASK                 0x01800000
#define BCHP_CLKGEN_PLL_SVD_PLL_MISC_PWM_RATE_SHIFT                23

/* CLKGEN :: PLL_SVD_PLL_MISC :: STAT_MODE [22:21] */
#define BCHP_CLKGEN_PLL_SVD_PLL_MISC_STAT_MODE_MASK                0x00600000
#define BCHP_CLKGEN_PLL_SVD_PLL_MISC_STAT_MODE_SHIFT               21

/* CLKGEN :: PLL_SVD_PLL_MISC :: VCODIV2_POST [20:20] */
#define BCHP_CLKGEN_PLL_SVD_PLL_MISC_VCODIV2_POST_MASK             0x00100000
#define BCHP_CLKGEN_PLL_SVD_PLL_MISC_VCODIV2_POST_SHIFT            20

/* CLKGEN :: PLL_SVD_PLL_MISC :: AUX_CTRL [19:19] */
#define BCHP_CLKGEN_PLL_SVD_PLL_MISC_AUX_CTRL_MASK                 0x00080000
#define BCHP_CLKGEN_PLL_SVD_PLL_MISC_AUX_CTRL_SHIFT                19

/* CLKGEN :: PLL_SVD_PLL_MISC :: REFCLKOUT [18:18] */
#define BCHP_CLKGEN_PLL_SVD_PLL_MISC_REFCLKOUT_MASK                0x00040000
#define BCHP_CLKGEN_PLL_SVD_PLL_MISC_REFCLKOUT_SHIFT               18

/* CLKGEN :: PLL_SVD_PLL_MISC :: STAT_UPDATE [17:17] */
#define BCHP_CLKGEN_PLL_SVD_PLL_MISC_STAT_UPDATE_MASK              0x00020000
#define BCHP_CLKGEN_PLL_SVD_PLL_MISC_STAT_UPDATE_SHIFT             17

/* CLKGEN :: PLL_SVD_PLL_MISC :: STAT_SELECT [16:14] */
#define BCHP_CLKGEN_PLL_SVD_PLL_MISC_STAT_SELECT_MASK              0x0001c000
#define BCHP_CLKGEN_PLL_SVD_PLL_MISC_STAT_SELECT_SHIFT             14

/* CLKGEN :: PLL_SVD_PLL_MISC :: STAT_RESET_ [13:13] */
#define BCHP_CLKGEN_PLL_SVD_PLL_MISC_STAT_RESET__MASK              0x00002000
#define BCHP_CLKGEN_PLL_SVD_PLL_MISC_STAT_RESET__SHIFT             13

/* CLKGEN :: PLL_SVD_PLL_MISC :: DCO_CTRL_BYPASS_ENABLE [12:12] */
#define BCHP_CLKGEN_PLL_SVD_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_MASK   0x00001000
#define BCHP_CLKGEN_PLL_SVD_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_SHIFT  12

/* CLKGEN :: PLL_SVD_PLL_MISC :: DCO_CTRL_BYPASS [11:00] */
#define BCHP_CLKGEN_PLL_SVD_PLL_MISC_DCO_CTRL_BYPASS_MASK          0x00000fff
#define BCHP_CLKGEN_PLL_SVD_PLL_MISC_DCO_CTRL_BYPASS_SHIFT         0

/***************************************************************************
 *PLL_SVD_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL_SVD_PLL_LOCK_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_SVD_PLL_LOCK_STATUS_reserved0_MASK         0xfffffffe
#define BCHP_CLKGEN_PLL_SVD_PLL_LOCK_STATUS_reserved0_SHIFT        1

/* CLKGEN :: PLL_SVD_PLL_LOCK_STATUS :: LOCK [00:00] */
#define BCHP_CLKGEN_PLL_SVD_PLL_LOCK_STATUS_LOCK_MASK              0x00000001
#define BCHP_CLKGEN_PLL_SVD_PLL_LOCK_STATUS_LOCK_SHIFT             0

/***************************************************************************
 *PLL_SVD_PLL_STATUS - Status
 ***************************************************************************/
/* CLKGEN :: PLL_SVD_PLL_STATUS :: reserved0 [31:12] */
#define BCHP_CLKGEN_PLL_SVD_PLL_STATUS_reserved0_MASK              0xfffff000
#define BCHP_CLKGEN_PLL_SVD_PLL_STATUS_reserved0_SHIFT             12

/* CLKGEN :: PLL_SVD_PLL_STATUS :: LOCK [11:00] */
#define BCHP_CLKGEN_PLL_SVD_PLL_STATUS_LOCK_MASK                   0x00000fff
#define BCHP_CLKGEN_PLL_SVD_PLL_STATUS_LOCK_SHIFT                  0

/***************************************************************************
 *PLL_DOCSIS_PLL_RESET - Resets
 ***************************************************************************/
/* CLKGEN :: PLL_DOCSIS_PLL_RESET :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_RESET_reserved0_MASK            0xfffffffc
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_RESET_reserved0_SHIFT           2

/* CLKGEN :: PLL_DOCSIS_PLL_RESET :: RESETD [01:01] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_RESET_RESETD_MASK               0x00000002
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_RESET_RESETD_SHIFT              1

/* CLKGEN :: PLL_DOCSIS_PLL_RESET :: RESETA [00:00] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_RESET_RESETA_MASK               0x00000001
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_RESET_RESETA_SHIFT              0

/***************************************************************************
 *PLL_DOCSIS_PLL_PWRDN - Powerdowns
 ***************************************************************************/
/* CLKGEN :: PLL_DOCSIS_PLL_PWRDN :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_PWRDN_reserved0_MASK            0xfffffffe
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_PWRDN_reserved0_SHIFT           1

/* CLKGEN :: PLL_DOCSIS_PLL_PWRDN :: PWRDN_PLL [00:00] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_PWRDN_PWRDN_PLL_MASK            0x00000001
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_PWRDN_PWRDN_PLL_SHIFT           0

/***************************************************************************
 *PLL_DOCSIS_PLL_CONTROL - Miscellaneous Controls
 ***************************************************************************/
/* CLKGEN :: PLL_DOCSIS_PLL_CONTROL :: reserved0 [31:21] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_CONTROL_reserved0_MASK          0xffe00000
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_CONTROL_reserved0_SHIFT         21

/* CLKGEN :: PLL_DOCSIS_PLL_CONTROL :: PHASE_OFFSET_CH4 [20:18] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_CONTROL_PHASE_OFFSET_CH4_MASK   0x001c0000
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_CONTROL_PHASE_OFFSET_CH4_SHIFT  18

/* CLKGEN :: PLL_DOCSIS_PLL_CONTROL :: PHASE_OFFSET_CH3 [17:15] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_CONTROL_PHASE_OFFSET_CH3_MASK   0x00038000
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_CONTROL_PHASE_OFFSET_CH3_SHIFT  15

/* CLKGEN :: PLL_DOCSIS_PLL_CONTROL :: PHASE_OFFSET_CH2 [14:12] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_CONTROL_PHASE_OFFSET_CH2_MASK   0x00007000
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_CONTROL_PHASE_OFFSET_CH2_SHIFT  12

/* CLKGEN :: PLL_DOCSIS_PLL_CONTROL :: PHASE_OFFSET_CH1 [11:09] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_CONTROL_PHASE_OFFSET_CH1_MASK   0x00000e00
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_CONTROL_PHASE_OFFSET_CH1_SHIFT  9

/* CLKGEN :: PLL_DOCSIS_PLL_CONTROL :: PHASE_OFFSET_CH0 [08:06] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_CONTROL_PHASE_OFFSET_CH0_MASK   0x000001c0
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_CONTROL_PHASE_OFFSET_CH0_SHIFT  6

/* CLKGEN :: PLL_DOCSIS_PLL_CONTROL :: CLOCK_DIS_CH4 [05:05] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_CONTROL_CLOCK_DIS_CH4_MASK      0x00000020
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_CONTROL_CLOCK_DIS_CH4_SHIFT     5

/* CLKGEN :: PLL_DOCSIS_PLL_CONTROL :: CLOCK_DIS_CH3 [04:04] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_CONTROL_CLOCK_DIS_CH3_MASK      0x00000010
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_CONTROL_CLOCK_DIS_CH3_SHIFT     4

/* CLKGEN :: PLL_DOCSIS_PLL_CONTROL :: CLOCK_DIS_CH2 [03:03] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_CONTROL_CLOCK_DIS_CH2_MASK      0x00000008
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_CONTROL_CLOCK_DIS_CH2_SHIFT     3

/* CLKGEN :: PLL_DOCSIS_PLL_CONTROL :: CLOCK_DIS_CH1 [02:02] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_CONTROL_CLOCK_DIS_CH1_MASK      0x00000004
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_CONTROL_CLOCK_DIS_CH1_SHIFT     2

/* CLKGEN :: PLL_DOCSIS_PLL_CONTROL :: CLOCK_DIS_CH0 [01:01] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_CONTROL_CLOCK_DIS_CH0_MASK      0x00000002
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_CONTROL_CLOCK_DIS_CH0_SHIFT     1

/* CLKGEN :: PLL_DOCSIS_PLL_CONTROL :: REF_SEL [00:00] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_CONTROL_REF_SEL_MASK            0x00000001
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_CONTROL_REF_SEL_SHIFT           0

/***************************************************************************
 *PLL_DOCSIS_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL_DOCSIS_PLL_DIV :: reserved0 [31:13] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_DIV_reserved0_MASK              0xffffe000
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_DIV_reserved0_SHIFT             13

/* CLKGEN :: PLL_DOCSIS_PLL_DIV :: NDIV_INT [12:03] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_DIV_NDIV_INT_MASK               0x00001ff8
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_DIV_NDIV_INT_SHIFT              3

/* CLKGEN :: PLL_DOCSIS_PLL_DIV :: PDIV [02:00] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_DIV_PDIV_MASK                   0x00000007
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_DIV_PDIV_SHIFT                  0

/***************************************************************************
 *PLL_DOCSIS_PLL_MDIV0_2 - Post divider Channels 0 to 2
 ***************************************************************************/
/* CLKGEN :: PLL_DOCSIS_PLL_MDIV0_2 :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MDIV0_2_reserved0_MASK          0xff000000
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MDIV0_2_reserved0_SHIFT         24

/* CLKGEN :: PLL_DOCSIS_PLL_MDIV0_2 :: MDIV_CH2 [23:16] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MDIV0_2_MDIV_CH2_MASK           0x00ff0000
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MDIV0_2_MDIV_CH2_SHIFT          16

/* CLKGEN :: PLL_DOCSIS_PLL_MDIV0_2 :: MDIV_CH1 [15:08] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MDIV0_2_MDIV_CH1_MASK           0x0000ff00
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MDIV0_2_MDIV_CH1_SHIFT          8

/* CLKGEN :: PLL_DOCSIS_PLL_MDIV0_2 :: MDIV_CH0 [07:00] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MDIV0_2_MDIV_CH0_MASK           0x000000ff
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MDIV0_2_MDIV_CH0_SHIFT          0

/***************************************************************************
 *PLL_DOCSIS_PLL_MDIV3_5 - Post divider Channels 3 to 5
 ***************************************************************************/
/* CLKGEN :: PLL_DOCSIS_PLL_MDIV3_5 :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MDIV3_5_reserved0_MASK          0xffff0000
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MDIV3_5_reserved0_SHIFT         16

/* CLKGEN :: PLL_DOCSIS_PLL_MDIV3_5 :: MDIV_CH4 [15:08] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MDIV3_5_MDIV_CH4_MASK           0x0000ff00
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MDIV3_5_MDIV_CH4_SHIFT          8

/* CLKGEN :: PLL_DOCSIS_PLL_MDIV3_5 :: MDIV_CH3 [07:00] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MDIV3_5_MDIV_CH3_MASK           0x000000ff
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MDIV3_5_MDIV_CH3_SHIFT          0

/***************************************************************************
 *PLL_DOCSIS_PLL_POSTDIVIDER_CTRL - PLL Post Divider Control
 ***************************************************************************/
/* CLKGEN :: PLL_DOCSIS_PLL_POSTDIVIDER_CTRL :: reserved0 [31:10] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_POSTDIVIDER_CTRL_reserved0_MASK 0xfffffc00
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_POSTDIVIDER_CTRL_reserved0_SHIFT 10

/* CLKGEN :: PLL_DOCSIS_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH4 [09:09] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH4_MASK 0x00000200
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH4_SHIFT 9

/* CLKGEN :: PLL_DOCSIS_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH3 [08:08] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH3_MASK 0x00000100
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH3_SHIFT 8

/* CLKGEN :: PLL_DOCSIS_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH2 [07:07] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH2_MASK 0x00000080
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH2_SHIFT 7

/* CLKGEN :: PLL_DOCSIS_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH1 [06:06] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH1_MASK 0x00000040
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH1_SHIFT 6

/* CLKGEN :: PLL_DOCSIS_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH0 [05:05] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_MASK 0x00000020
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_SHIFT 5

/* CLKGEN :: PLL_DOCSIS_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH4 [04:04] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH4_MASK 0x00000010
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH4_SHIFT 4

/* CLKGEN :: PLL_DOCSIS_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH3 [03:03] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH3_MASK 0x00000008
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH3_SHIFT 3

/* CLKGEN :: PLL_DOCSIS_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH2 [02:02] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH2_MASK 0x00000004
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH2_SHIFT 2

/* CLKGEN :: PLL_DOCSIS_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH1 [01:01] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH1_MASK 0x00000002
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH1_SHIFT 1

/* CLKGEN :: PLL_DOCSIS_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH0 [00:00] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_MASK 0x00000001
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_SHIFT 0

/***************************************************************************
 *PLL_DOCSIS_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL_DOCSIS_PLL_GAIN :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_GAIN_reserved0_MASK             0xff000000
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_GAIN_reserved0_SHIFT            24

/* CLKGEN :: PLL_DOCSIS_PLL_GAIN :: EIGHT_PHASE_OUTPUT_ENABLE [23:23] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_MASK 0x00800000
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_SHIFT 23

/* CLKGEN :: PLL_DOCSIS_PLL_GAIN :: PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK [22:11] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_MASK 0x007ff800
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_SHIFT 11

/* CLKGEN :: PLL_DOCSIS_PLL_GAIN :: ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK [10:10] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_MASK 0x00000400
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_SHIFT 10

/* CLKGEN :: PLL_DOCSIS_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6

/* CLKGEN :: PLL_DOCSIS_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [05:03] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000038
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 3

/* CLKGEN :: PLL_DOCSIS_PLL_GAIN :: LOOP_GAIN_IN_FREQ [02:00] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK     0x00000007
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT    0

/***************************************************************************
 *PLL_DOCSIS_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_DOCSIS_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL_DOCSIS_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [22:01] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x007ffffe
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 1

/* CLKGEN :: PLL_DOCSIS_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [00:00] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK 0x00000001
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 0

/***************************************************************************
 *PLL_DOCSIS_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_DOCSIS_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL_DOCSIS_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0

/***************************************************************************
 *PLL_DOCSIS_PLL_MISC - Mscellaneous control bus.
 ***************************************************************************/
/* CLKGEN :: PLL_DOCSIS_PLL_MISC :: reserved0 [31:30] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MISC_reserved0_MASK             0xc0000000
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MISC_reserved0_SHIFT            30

/* CLKGEN :: PLL_DOCSIS_PLL_MISC :: MDIV_RELOCK [29:29] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MISC_MDIV_RELOCK_MASK           0x20000000
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MISC_MDIV_RELOCK_SHIFT          29

/* CLKGEN :: PLL_DOCSIS_PLL_MISC :: FAST_LOCK [28:28] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MISC_FAST_LOCK_MASK             0x10000000
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MISC_FAST_LOCK_SHIFT            28

/* CLKGEN :: PLL_DOCSIS_PLL_MISC :: VCODIV2 [27:27] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MISC_VCODIV2_MASK               0x08000000
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MISC_VCODIV2_SHIFT              27

/* CLKGEN :: PLL_DOCSIS_PLL_MISC :: VCO_DLY [26:25] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MISC_VCO_DLY_MASK               0x06000000
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MISC_VCO_DLY_SHIFT              25

/* CLKGEN :: PLL_DOCSIS_PLL_MISC :: PWM_RATE [24:23] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MISC_PWM_RATE_MASK              0x01800000
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MISC_PWM_RATE_SHIFT             23

/* CLKGEN :: PLL_DOCSIS_PLL_MISC :: STAT_MODE [22:21] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MISC_STAT_MODE_MASK             0x00600000
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MISC_STAT_MODE_SHIFT            21

/* CLKGEN :: PLL_DOCSIS_PLL_MISC :: VCODIV2_POST [20:20] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MISC_VCODIV2_POST_MASK          0x00100000
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MISC_VCODIV2_POST_SHIFT         20

/* CLKGEN :: PLL_DOCSIS_PLL_MISC :: AUX_CTRL [19:19] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MISC_AUX_CTRL_MASK              0x00080000
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MISC_AUX_CTRL_SHIFT             19

/* CLKGEN :: PLL_DOCSIS_PLL_MISC :: REFCLKOUT [18:18] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MISC_REFCLKOUT_MASK             0x00040000
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MISC_REFCLKOUT_SHIFT            18

/* CLKGEN :: PLL_DOCSIS_PLL_MISC :: STAT_UPDATE [17:17] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MISC_STAT_UPDATE_MASK           0x00020000
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MISC_STAT_UPDATE_SHIFT          17

/* CLKGEN :: PLL_DOCSIS_PLL_MISC :: STAT_SELECT [16:14] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MISC_STAT_SELECT_MASK           0x0001c000
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MISC_STAT_SELECT_SHIFT          14

/* CLKGEN :: PLL_DOCSIS_PLL_MISC :: STAT_RESET_ [13:13] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MISC_STAT_RESET__MASK           0x00002000
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MISC_STAT_RESET__SHIFT          13

/* CLKGEN :: PLL_DOCSIS_PLL_MISC :: DCO_CTRL_BYPASS_ENABLE [12:12] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_MASK 0x00001000
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_SHIFT 12

/* CLKGEN :: PLL_DOCSIS_PLL_MISC :: DCO_CTRL_BYPASS [11:00] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MISC_DCO_CTRL_BYPASS_MASK       0x00000fff
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_MISC_DCO_CTRL_BYPASS_SHIFT      0

/***************************************************************************
 *PLL_DOCSIS_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL_DOCSIS_PLL_LOCK_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_LOCK_STATUS_reserved0_MASK      0xfffffffe
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_LOCK_STATUS_reserved0_SHIFT     1

/* CLKGEN :: PLL_DOCSIS_PLL_LOCK_STATUS :: LOCK [00:00] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_LOCK_STATUS_LOCK_MASK           0x00000001
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_LOCK_STATUS_LOCK_SHIFT          0

/***************************************************************************
 *PLL_DOCSIS_PLL_STATUS - Status
 ***************************************************************************/
/* CLKGEN :: PLL_DOCSIS_PLL_STATUS :: reserved0 [31:12] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_STATUS_reserved0_MASK           0xfffff000
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_STATUS_reserved0_SHIFT          12

/* CLKGEN :: PLL_DOCSIS_PLL_STATUS :: LOCK [11:00] */
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_STATUS_LOCK_MASK                0x00000fff
#define BCHP_CLKGEN_PLL_DOCSIS_PLL_STATUS_LOCK_SHIFT               0

/***************************************************************************
 *PLL_AUDIO0_PLL_RESET - Resets
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO0_PLL_RESET :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_RESET_reserved0_MASK            0xfffffffc
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_RESET_reserved0_SHIFT           2

/* CLKGEN :: PLL_AUDIO0_PLL_RESET :: RESETD [01:01] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_RESET_RESETD_MASK               0x00000002
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_RESET_RESETD_SHIFT              1

/* CLKGEN :: PLL_AUDIO0_PLL_RESET :: RESETA [00:00] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_RESET_RESETA_MASK               0x00000001
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_RESET_RESETA_SHIFT              0

/***************************************************************************
 *PLL_AUDIO0_PLL_PWRDN - Powerdowns
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO0_PLL_PWRDN :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_PWRDN_reserved0_MASK            0xfffffffe
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_PWRDN_reserved0_SHIFT           1

/* CLKGEN :: PLL_AUDIO0_PLL_PWRDN :: PWRDN_PLL [00:00] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_PWRDN_PWRDN_PLL_MASK            0x00000001
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_PWRDN_PWRDN_PLL_SHIFT           0

/***************************************************************************
 *PLL_AUDIO0_PLL_CONTROL - Miscellaneous Controls
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO0_PLL_CONTROL :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_CONTROL_reserved0_MASK          0xfffffffe
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_CONTROL_reserved0_SHIFT         1

/* CLKGEN :: PLL_AUDIO0_PLL_CONTROL :: REF_SEL [00:00] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_CONTROL_REF_SEL_MASK            0x00000001
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_CONTROL_REF_SEL_SHIFT           0

/***************************************************************************
 *PLL_AUDIO0_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO0_PLL_DIV :: reserved0 [31:03] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_DIV_reserved0_MASK              0xfffffff8
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_DIV_reserved0_SHIFT             3

/* CLKGEN :: PLL_AUDIO0_PLL_DIV :: PDIV [02:00] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_DIV_PDIV_MASK                   0x00000007
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_DIV_PDIV_SHIFT                  0

/***************************************************************************
 *PLL_AUDIO0_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO0_PLL_GAIN :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_GAIN_reserved0_MASK             0xff000000
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_GAIN_reserved0_SHIFT            24

/* CLKGEN :: PLL_AUDIO0_PLL_GAIN :: EIGHT_PHASE_OUTPUT_ENABLE [23:23] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_MASK 0x00800000
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_SHIFT 23

/* CLKGEN :: PLL_AUDIO0_PLL_GAIN :: PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK [22:11] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_MASK 0x007ff800
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_SHIFT 11

/* CLKGEN :: PLL_AUDIO0_PLL_GAIN :: ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK [10:10] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_MASK 0x00000400
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_SHIFT 10

/* CLKGEN :: PLL_AUDIO0_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6

/* CLKGEN :: PLL_AUDIO0_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [05:03] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000038
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 3

/* CLKGEN :: PLL_AUDIO0_PLL_GAIN :: LOOP_GAIN_IN_FREQ [02:00] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK     0x00000007
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT    0

/***************************************************************************
 *PLL_AUDIO0_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO0_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL_AUDIO0_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [22:01] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x007ffffe
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 1

/* CLKGEN :: PLL_AUDIO0_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [00:00] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK 0x00000001
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 0

/***************************************************************************
 *PLL_AUDIO0_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO0_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL_AUDIO0_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0

/***************************************************************************
 *PLL_AUDIO0_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO0_PLL_LOCK_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_LOCK_STATUS_reserved0_MASK      0xfffffffe
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_LOCK_STATUS_reserved0_SHIFT     1

/* CLKGEN :: PLL_AUDIO0_PLL_LOCK_STATUS :: LOCK [00:00] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_LOCK_STATUS_LOCK_MASK           0x00000001
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_LOCK_STATUS_LOCK_SHIFT          0

/***************************************************************************
 *PLL_AUDIO0_PLL_STATUS - Test Status
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO0_PLL_STATUS :: reserved0 [31:12] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_STATUS_reserved0_MASK           0xfffff000
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_STATUS_reserved0_SHIFT          12

/* CLKGEN :: PLL_AUDIO0_PLL_STATUS :: LOCK [11:00] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_STATUS_LOCK_MASK                0x00000fff
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_STATUS_LOCK_SHIFT               0

/***************************************************************************
 *SYS_AON_CLOCK_DISABLE - Disable SYS_AON's clocks
 ***************************************************************************/
/* CLKGEN :: SYS_AON_CLOCK_DISABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_SYS_AON_CLOCK_DISABLE_reserved0_MASK           0xfffffffe
#define BCHP_CLKGEN_SYS_AON_CLOCK_DISABLE_reserved0_SHIFT          1

/* CLKGEN :: SYS_AON_CLOCK_DISABLE :: DISABLE_AON_27_SCANCLOCK [00:00] */
#define BCHP_CLKGEN_SYS_AON_CLOCK_DISABLE_DISABLE_AON_27_SCANCLOCK_MASK 0x00000001
#define BCHP_CLKGEN_SYS_AON_CLOCK_DISABLE_DISABLE_AON_27_SCANCLOCK_SHIFT 0

/***************************************************************************
 *DS_WFE_TOP_MEMORY_STANDBY_ENABLE - Ds wfe top memory standby enable
 ***************************************************************************/
/* CLKGEN :: DS_WFE_TOP_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_DS_WFE_TOP_MEMORY_STANDBY_ENABLE_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_DS_WFE_TOP_MEMORY_STANDBY_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: DS_WFE_TOP_MEMORY_STANDBY_ENABLE :: WFE_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_DS_WFE_TOP_MEMORY_STANDBY_ENABLE_WFE_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_DS_WFE_TOP_MEMORY_STANDBY_ENABLE_WFE_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *PERIPH_UNIMAC_ARB_POWER_SWITCH_MEMORY - Periph unimac arb power switch memory
 ***************************************************************************/
/* CLKGEN :: PERIPH_UNIMAC_ARB_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_PERIPH_UNIMAC_ARB_POWER_SWITCH_MEMORY_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_PERIPH_UNIMAC_ARB_POWER_SWITCH_MEMORY_reserved0_SHIFT 2

/* CLKGEN :: PERIPH_UNIMAC_ARB_POWER_SWITCH_MEMORY :: PERU_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_PERIPH_UNIMAC_ARB_POWER_SWITCH_MEMORY_PERU_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_PERIPH_UNIMAC_ARB_POWER_SWITCH_MEMORY_PERU_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *HIF_CLOCK_DISABLE - Disable HIF's clocks
 ***************************************************************************/
/* CLKGEN :: HIF_CLOCK_DISABLE :: reserved0 [31:02] */
#define BCHP_CLKGEN_HIF_CLOCK_DISABLE_reserved0_MASK               0xfffffffc
#define BCHP_CLKGEN_HIF_CLOCK_DISABLE_reserved0_SHIFT              2

/* CLKGEN :: HIF_CLOCK_DISABLE :: DISABLE_HIF_SPI_CLOCK [01:01] */
#define BCHP_CLKGEN_HIF_CLOCK_DISABLE_DISABLE_HIF_SPI_CLOCK_MASK   0x00000002
#define BCHP_CLKGEN_HIF_CLOCK_DISABLE_DISABLE_HIF_SPI_CLOCK_SHIFT  1

/* CLKGEN :: HIF_CLOCK_DISABLE :: DISABLE_HIF_54_CLOCK [00:00] */
#define BCHP_CLKGEN_HIF_CLOCK_DISABLE_DISABLE_HIF_54_CLOCK_MASK    0x00000001
#define BCHP_CLKGEN_HIF_CLOCK_DISABLE_DISABLE_HIF_54_CLOCK_SHIFT   0

/***************************************************************************
 *RFM_TOP_POWER_SWITCH_MEMORY - Rfm top power switch memory
 ***************************************************************************/
/* CLKGEN :: RFM_TOP_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_RFM_TOP_POWER_SWITCH_MEMORY_reserved0_MASK     0xfffffffc
#define BCHP_CLKGEN_RFM_TOP_POWER_SWITCH_MEMORY_reserved0_SHIFT    2

/* CLKGEN :: RFM_TOP_POWER_SWITCH_MEMORY :: RFM_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_RFM_TOP_POWER_SWITCH_MEMORY_RFM_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_RFM_TOP_POWER_SWITCH_MEMORY_RFM_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *CORE_XPT_CLOCK_ENABLE - Core xpt clock enable
 ***************************************************************************/
/* CLKGEN :: CORE_XPT_CLOCK_ENABLE :: reserved0 [31:03] */
#define BCHP_CLKGEN_CORE_XPT_CLOCK_ENABLE_reserved0_MASK           0xfffffff8
#define BCHP_CLKGEN_CORE_XPT_CLOCK_ENABLE_reserved0_SHIFT          3

/* CLKGEN :: CORE_XPT_CLOCK_ENABLE :: XPT_SCB_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_CORE_XPT_CLOCK_ENABLE_XPT_SCB_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_CORE_XPT_CLOCK_ENABLE_XPT_SCB_CLOCK_ENABLE_SHIFT 2

/* CLKGEN :: CORE_XPT_CLOCK_ENABLE :: XPT_216_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_CORE_XPT_CLOCK_ENABLE_XPT_216_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_CORE_XPT_CLOCK_ENABLE_XPT_216_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: CORE_XPT_CLOCK_ENABLE :: XPT_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_CORE_XPT_CLOCK_ENABLE_XPT_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_CORE_XPT_CLOCK_ENABLE_XPT_108_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *SATA3_TOP_POWER_SWITCH_MEMORY - Sata3 top power switch memory
 ***************************************************************************/
/* CLKGEN :: SATA3_TOP_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_SATA3_TOP_POWER_SWITCH_MEMORY_reserved0_MASK   0xfffffffc
#define BCHP_CLKGEN_SATA3_TOP_POWER_SWITCH_MEMORY_reserved0_SHIFT  2

/* CLKGEN :: SATA3_TOP_POWER_SWITCH_MEMORY :: SATA3_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_SATA3_TOP_POWER_SWITCH_MEMORY_SATA3_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_SATA3_TOP_POWER_SWITCH_MEMORY_SATA3_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *SVD0_TOP_CLOCK_ENABLE - Svd0 top clock enable
 ***************************************************************************/
/* CLKGEN :: SVD0_TOP_CLOCK_ENABLE :: reserved0 [31:05] */
#define BCHP_CLKGEN_SVD0_TOP_CLOCK_ENABLE_reserved0_MASK           0xffffffe0
#define BCHP_CLKGEN_SVD0_TOP_CLOCK_ENABLE_reserved0_SHIFT          5

/* CLKGEN :: SVD0_TOP_CLOCK_ENABLE :: SVD_SCB_CLOCK_ENABLE [04:04] */
#define BCHP_CLKGEN_SVD0_TOP_CLOCK_ENABLE_SVD_SCB_CLOCK_ENABLE_MASK 0x00000010
#define BCHP_CLKGEN_SVD0_TOP_CLOCK_ENABLE_SVD_SCB_CLOCK_ENABLE_SHIFT 4

/* CLKGEN :: SVD0_TOP_CLOCK_ENABLE :: SVD_CPU_CLOCK_ENABLE [03:03] */
#define BCHP_CLKGEN_SVD0_TOP_CLOCK_ENABLE_SVD_CPU_CLOCK_ENABLE_MASK 0x00000008
#define BCHP_CLKGEN_SVD0_TOP_CLOCK_ENABLE_SVD_CPU_CLOCK_ENABLE_SHIFT 3

/* CLKGEN :: SVD0_TOP_CLOCK_ENABLE :: SVD_CORE_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_SVD0_TOP_CLOCK_ENABLE_SVD_CORE_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_SVD0_TOP_CLOCK_ENABLE_SVD_CORE_CLOCK_ENABLE_SHIFT 2

/* CLKGEN :: SVD0_TOP_CLOCK_ENABLE :: SVD_ALTERNATE_SCB_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_SVD0_TOP_CLOCK_ENABLE_SVD_ALTERNATE_SCB_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_SVD0_TOP_CLOCK_ENABLE_SVD_ALTERNATE_SCB_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: SVD0_TOP_CLOCK_ENABLE :: SVD_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_SVD0_TOP_CLOCK_ENABLE_SVD_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SVD0_TOP_CLOCK_ENABLE_SVD_108_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *GRAPHICS_CLOCK_DISABLE - Disable GRAPHICS's clocks
 ***************************************************************************/
/* CLKGEN :: GRAPHICS_CLOCK_DISABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_GRAPHICS_CLOCK_DISABLE_reserved0_MASK          0xfffffffe
#define BCHP_CLKGEN_GRAPHICS_CLOCK_DISABLE_reserved0_SHIFT         1

/* CLKGEN :: GRAPHICS_CLOCK_DISABLE :: DISABLE_GFX_M2MC_CORE_CLOCK [00:00] */
#define BCHP_CLKGEN_GRAPHICS_CLOCK_DISABLE_DISABLE_GFX_M2MC_CORE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_GRAPHICS_CLOCK_DISABLE_DISABLE_GFX_M2MC_CORE_CLOCK_SHIFT 0

/***************************************************************************
 *DS_TOPA_MEMORY_STANDBY_ENABLE - Ds topa memory standby enable
 ***************************************************************************/
/* CLKGEN :: DS_TOPA_MEMORY_STANDBY_ENABLE :: reserved0 [31:04] */
#define BCHP_CLKGEN_DS_TOPA_MEMORY_STANDBY_ENABLE_reserved0_MASK   0xfffffff0
#define BCHP_CLKGEN_DS_TOPA_MEMORY_STANDBY_ENABLE_reserved0_SHIFT  4

/* CLKGEN :: DS_TOPA_MEMORY_STANDBY_ENABLE :: DS_A3_MEMORY_STANDBY_ENABLE [03:03] */
#define BCHP_CLKGEN_DS_TOPA_MEMORY_STANDBY_ENABLE_DS_A3_MEMORY_STANDBY_ENABLE_MASK 0x00000008
#define BCHP_CLKGEN_DS_TOPA_MEMORY_STANDBY_ENABLE_DS_A3_MEMORY_STANDBY_ENABLE_SHIFT 3

/* CLKGEN :: DS_TOPA_MEMORY_STANDBY_ENABLE :: DS_A2_MEMORY_STANDBY_ENABLE [02:02] */
#define BCHP_CLKGEN_DS_TOPA_MEMORY_STANDBY_ENABLE_DS_A2_MEMORY_STANDBY_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_DS_TOPA_MEMORY_STANDBY_ENABLE_DS_A2_MEMORY_STANDBY_ENABLE_SHIFT 2

/* CLKGEN :: DS_TOPA_MEMORY_STANDBY_ENABLE :: DS_A1_MEMORY_STANDBY_ENABLE [01:01] */
#define BCHP_CLKGEN_DS_TOPA_MEMORY_STANDBY_ENABLE_DS_A1_MEMORY_STANDBY_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_DS_TOPA_MEMORY_STANDBY_ENABLE_DS_A1_MEMORY_STANDBY_ENABLE_SHIFT 1

/* CLKGEN :: DS_TOPA_MEMORY_STANDBY_ENABLE :: DS_A0_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_DS_TOPA_MEMORY_STANDBY_ENABLE_DS_A0_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_DS_TOPA_MEMORY_STANDBY_ENABLE_DS_A0_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *DS_WFE_TOP_POWER_SWITCH_MEMORY - Ds wfe top power switch memory
 ***************************************************************************/
/* CLKGEN :: DS_WFE_TOP_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_DS_WFE_TOP_POWER_SWITCH_MEMORY_reserved0_MASK  0xfffffffc
#define BCHP_CLKGEN_DS_WFE_TOP_POWER_SWITCH_MEMORY_reserved0_SHIFT 2

/* CLKGEN :: DS_WFE_TOP_POWER_SWITCH_MEMORY :: WFE_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_DS_WFE_TOP_POWER_SWITCH_MEMORY_WFE_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_DS_WFE_TOP_POWER_SWITCH_MEMORY_WFE_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *INTERNAL_MUX_SELECT - Mux selects for Internal clocks
 ***************************************************************************/
/* CLKGEN :: INTERNAL_MUX_SELECT :: reserved0 [31:04] */
#define BCHP_CLKGEN_INTERNAL_MUX_SELECT_reserved0_MASK             0xfffffff0
#define BCHP_CLKGEN_INTERNAL_MUX_SELECT_reserved0_SHIFT            4

/* CLKGEN :: INTERNAL_MUX_SELECT :: PLLSC_REFERENCE_CLOCK [03:02] */
#define BCHP_CLKGEN_INTERNAL_MUX_SELECT_PLLSC_REFERENCE_CLOCK_MASK 0x0000000c
#define BCHP_CLKGEN_INTERNAL_MUX_SELECT_PLLSC_REFERENCE_CLOCK_SHIFT 2

/* CLKGEN :: INTERNAL_MUX_SELECT :: PLLAUDIO1_REFERENCE_CLOCK [01:01] */
#define BCHP_CLKGEN_INTERNAL_MUX_SELECT_PLLAUDIO1_REFERENCE_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_INTERNAL_MUX_SELECT_PLLAUDIO1_REFERENCE_CLOCK_SHIFT 1

/* CLKGEN :: INTERNAL_MUX_SELECT :: PLLAUDIO0_REFERENCE_CLOCK [00:00] */
#define BCHP_CLKGEN_INTERNAL_MUX_SELECT_PLLAUDIO0_REFERENCE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_INTERNAL_MUX_SELECT_PLLAUDIO0_REFERENCE_CLOCK_SHIFT 0

/***************************************************************************
 *USB_OBSERVE_CLOCK - Usb observe clock
 ***************************************************************************/
/* CLKGEN :: USB_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_USB_OBSERVE_CLOCK_reserved0_MASK               0xffffffc0
#define BCHP_CLKGEN_USB_OBSERVE_CLOCK_reserved0_SHIFT              6

/* CLKGEN :: USB_OBSERVE_CLOCK :: USB_ENABLE_OBSERVE_CLOCK [05:05] */
#define BCHP_CLKGEN_USB_OBSERVE_CLOCK_USB_ENABLE_OBSERVE_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_USB_OBSERVE_CLOCK_USB_ENABLE_OBSERVE_CLOCK_SHIFT 5

/* CLKGEN :: USB_OBSERVE_CLOCK :: USB_ENABLE_DIVIDER_OBSERVE_CLOCK [04:04] */
#define BCHP_CLKGEN_USB_OBSERVE_CLOCK_USB_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_USB_OBSERVE_CLOCK_USB_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 4

/* CLKGEN :: USB_OBSERVE_CLOCK :: USB_CONTROL_OBSERVE_CLOCK [03:00] */
#define BCHP_CLKGEN_USB_OBSERVE_CLOCK_USB_CONTROL_OBSERVE_CLOCK_MASK 0x0000000f
#define BCHP_CLKGEN_USB_OBSERVE_CLOCK_USB_CONTROL_OBSERVE_CLOCK_SHIFT 0

/***************************************************************************
 *PERIPH_UNIMAC_ARB_CLOCK_ENABLE - Periph unimac arb clock enable
 ***************************************************************************/
/* CLKGEN :: PERIPH_UNIMAC_ARB_CLOCK_ENABLE :: reserved0 [31:06] */
#define BCHP_CLKGEN_PERIPH_UNIMAC_ARB_CLOCK_ENABLE_reserved0_MASK  0xffffffc0
#define BCHP_CLKGEN_PERIPH_UNIMAC_ARB_CLOCK_ENABLE_reserved0_SHIFT 6

/* CLKGEN :: PERIPH_UNIMAC_ARB_CLOCK_ENABLE :: PERU_UNIMAC_CORE_CLOCK_ENABLE [05:05] */
#define BCHP_CLKGEN_PERIPH_UNIMAC_ARB_CLOCK_ENABLE_PERU_UNIMAC_CORE_CLOCK_ENABLE_MASK 0x00000020
#define BCHP_CLKGEN_PERIPH_UNIMAC_ARB_CLOCK_ENABLE_PERU_UNIMAC_CORE_CLOCK_ENABLE_SHIFT 5

/* CLKGEN :: PERIPH_UNIMAC_ARB_CLOCK_ENABLE :: PERU_SCB_CLOCK_ENABLE [04:04] */
#define BCHP_CLKGEN_PERIPH_UNIMAC_ARB_CLOCK_ENABLE_PERU_SCB_CLOCK_ENABLE_MASK 0x00000010
#define BCHP_CLKGEN_PERIPH_UNIMAC_ARB_CLOCK_ENABLE_PERU_SCB_CLOCK_ENABLE_SHIFT 4

/* CLKGEN :: PERIPH_UNIMAC_ARB_CLOCK_ENABLE :: PERU_PCM_DEV_CLOCK_ENABLE [03:03] */
#define BCHP_CLKGEN_PERIPH_UNIMAC_ARB_CLOCK_ENABLE_PERU_PCM_DEV_CLOCK_ENABLE_MASK 0x00000008
#define BCHP_CLKGEN_PERIPH_UNIMAC_ARB_CLOCK_ENABLE_PERU_PCM_DEV_CLOCK_ENABLE_SHIFT 3

/* CLKGEN :: PERIPH_UNIMAC_ARB_CLOCK_ENABLE :: PERU_MIPS_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_PERIPH_UNIMAC_ARB_CLOCK_ENABLE_PERU_MIPS_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_PERIPH_UNIMAC_ARB_CLOCK_ENABLE_PERU_MIPS_CLOCK_ENABLE_SHIFT 2

/* CLKGEN :: PERIPH_UNIMAC_ARB_CLOCK_ENABLE :: PERU_ENET_25_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_PERIPH_UNIMAC_ARB_CLOCK_ENABLE_PERU_ENET_25_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_PERIPH_UNIMAC_ARB_CLOCK_ENABLE_PERU_ENET_25_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: PERIPH_UNIMAC_ARB_CLOCK_ENABLE :: PERU_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_PERIPH_UNIMAC_ARB_CLOCK_ENABLE_PERU_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_PERIPH_UNIMAC_ARB_CLOCK_ENABLE_PERU_108_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *GENET_NO_PHY_TOP_RGMII_CLOCK_DISABLE - Disable GENET_NO_PHY_TOP_RGMII's clocks
 ***************************************************************************/
/* CLKGEN :: GENET_NO_PHY_TOP_RGMII_CLOCK_DISABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_CLOCK_DISABLE_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_CLOCK_DISABLE_reserved0_SHIFT 1

/* CLKGEN :: GENET_NO_PHY_TOP_RGMII_CLOCK_DISABLE :: DISABLE_GENET_SYSTEM_SLOW_CLOCK [00:00] */
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_CLOCK_DISABLE_DISABLE_GENET_SYSTEM_SLOW_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_CLOCK_DISABLE_DISABLE_GENET_SYSTEM_SLOW_CLOCK_SHIFT 0

/***************************************************************************
 *USMAC_TC_TOP_MEMORY_STANDBY_ENABLE - Usmac tc top memory standby enable
 ***************************************************************************/
/* CLKGEN :: USMAC_TC_TOP_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_USMAC_TC_TOP_MEMORY_STANDBY_ENABLE_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_USMAC_TC_TOP_MEMORY_STANDBY_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: USMAC_TC_TOP_MEMORY_STANDBY_ENABLE :: USMT_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_USMAC_TC_TOP_MEMORY_STANDBY_ENABLE_USMT_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_USMAC_TC_TOP_MEMORY_STANDBY_ENABLE_USMT_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *USMAC_TC_TOP_POWER_SWITCH_MEMORY - Usmac tc top power switch memory
 ***************************************************************************/
/* CLKGEN :: USMAC_TC_TOP_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_USMAC_TC_TOP_POWER_SWITCH_MEMORY_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_USMAC_TC_TOP_POWER_SWITCH_MEMORY_reserved0_SHIFT 2

/* CLKGEN :: USMAC_TC_TOP_POWER_SWITCH_MEMORY :: USMT_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_USMAC_TC_TOP_POWER_SWITCH_MEMORY_USMT_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_USMAC_TC_TOP_POWER_SWITCH_MEMORY_USMT_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *SYS_CTRL_CLOCK_ENABLE - Sys ctrl clock enable
 ***************************************************************************/
/* CLKGEN :: SYS_CTRL_CLOCK_ENABLE :: reserved0 [31:02] */
#define BCHP_CLKGEN_SYS_CTRL_CLOCK_ENABLE_reserved0_MASK           0xfffffffc
#define BCHP_CLKGEN_SYS_CTRL_CLOCK_ENABLE_reserved0_SHIFT          2

/* CLKGEN :: SYS_CTRL_CLOCK_ENABLE :: SYS_CTRL_SCB_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_SYS_CTRL_CLOCK_ENABLE_SYS_CTRL_SCB_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_SYS_CTRL_CLOCK_ENABLE_SYS_CTRL_SCB_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: SYS_CTRL_CLOCK_ENABLE :: SYS_CTRL_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_SYS_CTRL_CLOCK_ENABLE_SYS_CTRL_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SYS_CTRL_CLOCK_ENABLE_SYS_CTRL_108_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *ZCPU_TOP_CLOCK_DISABLE - Disable ZCPU_TOP's clocks
 ***************************************************************************/
/* CLKGEN :: ZCPU_TOP_CLOCK_DISABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_ZCPU_TOP_CLOCK_DISABLE_reserved0_MASK          0xfffffffe
#define BCHP_CLKGEN_ZCPU_TOP_CLOCK_DISABLE_reserved0_SHIFT         1

/* CLKGEN :: ZCPU_TOP_CLOCK_DISABLE :: DISABLE_ZCPU_FUNC_BYP_CLOCK [00:00] */
#define BCHP_CLKGEN_ZCPU_TOP_CLOCK_DISABLE_DISABLE_ZCPU_FUNC_BYP_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_ZCPU_TOP_CLOCK_DISABLE_DISABLE_ZCPU_FUNC_BYP_CLOCK_SHIFT 0

/***************************************************************************
 *PAD_MUX_SELECT - Mux selects for Pad clocks
 ***************************************************************************/
/* CLKGEN :: PAD_MUX_SELECT :: reserved0 [31:02] */
#define BCHP_CLKGEN_PAD_MUX_SELECT_reserved0_MASK                  0xfffffffc
#define BCHP_CLKGEN_PAD_MUX_SELECT_reserved0_SHIFT                 2

/* CLKGEN :: PAD_MUX_SELECT :: PAD_OUTPUT_CLKACC_CLOCK [01:01] */
#define BCHP_CLKGEN_PAD_MUX_SELECT_PAD_OUTPUT_CLKACC_CLOCK_MASK    0x00000002
#define BCHP_CLKGEN_PAD_MUX_SELECT_PAD_OUTPUT_CLKACC_CLOCK_SHIFT   1

/* CLKGEN :: PAD_MUX_SELECT :: PAD_OUTPUT_CLK27_CLOCK [00:00] */
#define BCHP_CLKGEN_PAD_MUX_SELECT_PAD_OUTPUT_CLK27_CLOCK_MASK     0x00000001
#define BCHP_CLKGEN_PAD_MUX_SELECT_PAD_OUTPUT_CLK27_CLOCK_SHIFT    0

/***************************************************************************
 *GENET_NO_PHY_TOP_RGMII_MEMORY_STANDBY_ENABLE_A - Genet no phy top rgmii memory standby enable a
 ***************************************************************************/
/* CLKGEN :: GENET_NO_PHY_TOP_RGMII_MEMORY_STANDBY_ENABLE_A :: reserved0 [31:01] */
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_MEMORY_STANDBY_ENABLE_A_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_MEMORY_STANDBY_ENABLE_A_reserved0_SHIFT 1

/* CLKGEN :: GENET_NO_PHY_TOP_RGMII_MEMORY_STANDBY_ENABLE_A :: GENET_MEMORY_STANDBY_ENABLE_A [00:00] */
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_MEMORY_STANDBY_ENABLE_A_GENET_MEMORY_STANDBY_ENABLE_A_MASK 0x00000001
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_MEMORY_STANDBY_ENABLE_A_GENET_MEMORY_STANDBY_ENABLE_A_SHIFT 0

/***************************************************************************
 *PERIPH_UNIMAC_ARB_MEMORY_STANDBY_ENABLE - Periph unimac arb memory standby enable
 ***************************************************************************/
/* CLKGEN :: PERIPH_UNIMAC_ARB_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_PERIPH_UNIMAC_ARB_MEMORY_STANDBY_ENABLE_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_PERIPH_UNIMAC_ARB_MEMORY_STANDBY_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: PERIPH_UNIMAC_ARB_MEMORY_STANDBY_ENABLE :: PERU_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_PERIPH_UNIMAC_ARB_MEMORY_STANDBY_ENABLE_PERU_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_PERIPH_UNIMAC_ARB_MEMORY_STANDBY_ENABLE_PERU_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *ZCPU_TOP_OBSERVE_CLOCK - Zcpu top observe clock
 ***************************************************************************/
/* CLKGEN :: ZCPU_TOP_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_ZCPU_TOP_OBSERVE_CLOCK_reserved0_MASK          0xffffffc0
#define BCHP_CLKGEN_ZCPU_TOP_OBSERVE_CLOCK_reserved0_SHIFT         6

/* CLKGEN :: ZCPU_TOP_OBSERVE_CLOCK :: ZCPU_ENABLE_OBSERVE_CLOCK [05:05] */
#define BCHP_CLKGEN_ZCPU_TOP_OBSERVE_CLOCK_ZCPU_ENABLE_OBSERVE_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_ZCPU_TOP_OBSERVE_CLOCK_ZCPU_ENABLE_OBSERVE_CLOCK_SHIFT 5

/* CLKGEN :: ZCPU_TOP_OBSERVE_CLOCK :: ZCPU_ENABLE_DIVIDER_OBSERVE_CLOCK [04:04] */
#define BCHP_CLKGEN_ZCPU_TOP_OBSERVE_CLOCK_ZCPU_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_ZCPU_TOP_OBSERVE_CLOCK_ZCPU_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 4

/* CLKGEN :: ZCPU_TOP_OBSERVE_CLOCK :: ZCPU_CONTROL_OBSERVE_CLOCK [03:00] */
#define BCHP_CLKGEN_ZCPU_TOP_OBSERVE_CLOCK_ZCPU_CONTROL_OBSERVE_CLOCK_MASK 0x0000000f
#define BCHP_CLKGEN_ZCPU_TOP_OBSERVE_CLOCK_ZCPU_CONTROL_OBSERVE_CLOCK_SHIFT 0

/***************************************************************************
 *SVD0_TOP_MEMORY_STANDBY_ENABLE - Svd0 top memory standby enable
 ***************************************************************************/
/* CLKGEN :: SVD0_TOP_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_SVD0_TOP_MEMORY_STANDBY_ENABLE_reserved0_MASK  0xfffffffe
#define BCHP_CLKGEN_SVD0_TOP_MEMORY_STANDBY_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: SVD0_TOP_MEMORY_STANDBY_ENABLE :: SVD_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_SVD0_TOP_MEMORY_STANDBY_ENABLE_SVD_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SVD0_TOP_MEMORY_STANDBY_ENABLE_SVD_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *VEC_AIO_TOP_CLOCK_ENABLE - Vec aio top clock enable
 ***************************************************************************/
/* CLKGEN :: VEC_AIO_TOP_CLOCK_ENABLE :: reserved0 [31:07] */
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_ENABLE_reserved0_MASK        0xffffff80
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_ENABLE_reserved0_SHIFT       7

/* CLKGEN :: VEC_AIO_TOP_CLOCK_ENABLE :: VEC_AIO_SCB_CLOCK_ENABLE [06:06] */
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_ENABLE_VEC_AIO_SCB_CLOCK_ENABLE_MASK 0x00000040
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_ENABLE_VEC_AIO_SCB_CLOCK_ENABLE_SHIFT 6

/* CLKGEN :: VEC_AIO_TOP_CLOCK_ENABLE :: VEC_AIO_ALTERNATE_SCB_CLOCK_ENABLE [05:05] */
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_ENABLE_VEC_AIO_ALTERNATE_SCB_CLOCK_ENABLE_MASK 0x00000020
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_ENABLE_VEC_AIO_ALTERNATE_SCB_CLOCK_ENABLE_SHIFT 5

/* CLKGEN :: VEC_AIO_TOP_CLOCK_ENABLE :: VEC_AIO_ALTERNATE_216_CLOCK_ENABLE [04:04] */
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_ENABLE_VEC_AIO_ALTERNATE_216_CLOCK_ENABLE_MASK 0x00000010
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_ENABLE_VEC_AIO_ALTERNATE_216_CLOCK_ENABLE_SHIFT 4

/* CLKGEN :: VEC_AIO_TOP_CLOCK_ENABLE :: VEC_AIO_ALTERNATE_108_CLOCK_ENABLE [03:03] */
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_ENABLE_VEC_AIO_ALTERNATE_108_CLOCK_ENABLE_MASK 0x00000008
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_ENABLE_VEC_AIO_ALTERNATE_108_CLOCK_ENABLE_SHIFT 3

/* CLKGEN :: VEC_AIO_TOP_CLOCK_ENABLE :: VEC_AIO_ALTERNATE2_108_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_ENABLE_VEC_AIO_ALTERNATE2_108_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_ENABLE_VEC_AIO_ALTERNATE2_108_CLOCK_ENABLE_SHIFT 2

/* CLKGEN :: VEC_AIO_TOP_CLOCK_ENABLE :: VEC_AIO_216_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_ENABLE_VEC_AIO_216_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_ENABLE_VEC_AIO_216_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: VEC_AIO_TOP_CLOCK_ENABLE :: VEC_AIO_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_ENABLE_VEC_AIO_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_ENABLE_VEC_AIO_108_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *PAD_CLOCK_DISABLE - Disable PAD's clocks
 ***************************************************************************/
/* CLKGEN :: PAD_CLOCK_DISABLE :: reserved0 [31:02] */
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_reserved0_MASK               0xfffffffc
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_reserved0_SHIFT              2

/* CLKGEN :: PAD_CLOCK_DISABLE :: DISABLE_PAD_OUTPUT_CLKACC_CLOCK [01:01] */
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_DISABLE_PAD_OUTPUT_CLKACC_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_DISABLE_PAD_OUTPUT_CLKACC_CLOCK_SHIFT 1

/* CLKGEN :: PAD_CLOCK_DISABLE :: DISABLE_PAD_OUTPUT_CLK27_CLOCK [00:00] */
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_DISABLE_PAD_OUTPUT_CLK27_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_DISABLE_PAD_OUTPUT_CLK27_CLOCK_SHIFT 0

/***************************************************************************
 *SYS_CTRL_CLOCK_DISABLE - Disable SYS_CTRL's clocks
 ***************************************************************************/
/* CLKGEN :: SYS_CTRL_CLOCK_DISABLE :: reserved0 [31:05] */
#define BCHP_CLKGEN_SYS_CTRL_CLOCK_DISABLE_reserved0_MASK          0xffffffe0
#define BCHP_CLKGEN_SYS_CTRL_CLOCK_DISABLE_reserved0_SHIFT         5

/* CLKGEN :: SYS_CTRL_CLOCK_DISABLE :: DISABLE_SYSCTRL_UPG_CLOCK [04:04] */
#define BCHP_CLKGEN_SYS_CTRL_CLOCK_DISABLE_DISABLE_SYSCTRL_UPG_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_SYS_CTRL_CLOCK_DISABLE_DISABLE_SYSCTRL_UPG_CLOCK_SHIFT 4

/* CLKGEN :: SYS_CTRL_CLOCK_DISABLE :: DISABLE_SYSCTRL_SOFTMODEM_CLOCK [03:03] */
#define BCHP_CLKGEN_SYS_CTRL_CLOCK_DISABLE_DISABLE_SYSCTRL_SOFTMODEM_CLOCK_MASK 0x00000008
#define BCHP_CLKGEN_SYS_CTRL_CLOCK_DISABLE_DISABLE_SYSCTRL_SOFTMODEM_CLOCK_SHIFT 3

/* CLKGEN :: SYS_CTRL_CLOCK_DISABLE :: DISABLE_SYSCTRL_54_UNDIVIDED_SCANCLOCK [02:02] */
#define BCHP_CLKGEN_SYS_CTRL_CLOCK_DISABLE_DISABLE_SYSCTRL_54_UNDIVIDED_SCANCLOCK_MASK 0x00000004
#define BCHP_CLKGEN_SYS_CTRL_CLOCK_DISABLE_DISABLE_SYSCTRL_54_UNDIVIDED_SCANCLOCK_SHIFT 2

/* CLKGEN :: SYS_CTRL_CLOCK_DISABLE :: DISABLE_SC1_CLOCK [01:01] */
#define BCHP_CLKGEN_SYS_CTRL_CLOCK_DISABLE_DISABLE_SC1_CLOCK_MASK  0x00000002
#define BCHP_CLKGEN_SYS_CTRL_CLOCK_DISABLE_DISABLE_SC1_CLOCK_SHIFT 1

/* CLKGEN :: SYS_CTRL_CLOCK_DISABLE :: DISABLE_SC0_CLOCK [00:00] */
#define BCHP_CLKGEN_SYS_CTRL_CLOCK_DISABLE_DISABLE_SC0_CLOCK_MASK  0x00000001
#define BCHP_CLKGEN_SYS_CTRL_CLOCK_DISABLE_DISABLE_SC0_CLOCK_SHIFT 0

/***************************************************************************
 *MOCA_TOP_POWER_SWITCH_MEMORY - Moca top power switch memory
 ***************************************************************************/
/* CLKGEN :: MOCA_TOP_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_MOCA_TOP_POWER_SWITCH_MEMORY_reserved0_MASK    0xfffffffc
#define BCHP_CLKGEN_MOCA_TOP_POWER_SWITCH_MEMORY_reserved0_SHIFT   2

/* CLKGEN :: MOCA_TOP_POWER_SWITCH_MEMORY :: MOCA_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_MOCA_TOP_POWER_SWITCH_MEMORY_MOCA_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_MOCA_TOP_POWER_SWITCH_MEMORY_MOCA_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *CORE_XPT_CLOCK_DISABLE - Disable CORE_XPT's clocks
 ***************************************************************************/
/* CLKGEN :: CORE_XPT_CLOCK_DISABLE :: reserved0 [31:05] */
#define BCHP_CLKGEN_CORE_XPT_CLOCK_DISABLE_reserved0_MASK          0xffffffe0
#define BCHP_CLKGEN_CORE_XPT_CLOCK_DISABLE_reserved0_SHIFT         5

/* CLKGEN :: CORE_XPT_CLOCK_DISABLE :: DISABLE_XPT_81_CLOCK [04:04] */
#define BCHP_CLKGEN_CORE_XPT_CLOCK_DISABLE_DISABLE_XPT_81_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_CORE_XPT_CLOCK_DISABLE_DISABLE_XPT_81_CLOCK_SHIFT 4

/* CLKGEN :: CORE_XPT_CLOCK_DISABLE :: DISABLE_XPT_54_CLOCK [03:03] */
#define BCHP_CLKGEN_CORE_XPT_CLOCK_DISABLE_DISABLE_XPT_54_CLOCK_MASK 0x00000008
#define BCHP_CLKGEN_CORE_XPT_CLOCK_DISABLE_DISABLE_XPT_54_CLOCK_SHIFT 3

/* CLKGEN :: CORE_XPT_CLOCK_DISABLE :: DISABLE_XPT_40P5_CLOCK [02:02] */
#define BCHP_CLKGEN_CORE_XPT_CLOCK_DISABLE_DISABLE_XPT_40P5_CLOCK_MASK 0x00000004
#define BCHP_CLKGEN_CORE_XPT_CLOCK_DISABLE_DISABLE_XPT_40P5_CLOCK_SHIFT 2

/* CLKGEN :: CORE_XPT_CLOCK_DISABLE :: DISABLE_XPT_27_CLOCK [01:01] */
#define BCHP_CLKGEN_CORE_XPT_CLOCK_DISABLE_DISABLE_XPT_27_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_CORE_XPT_CLOCK_DISABLE_DISABLE_XPT_27_CLOCK_SHIFT 1

/* CLKGEN :: CORE_XPT_CLOCK_DISABLE :: DISABLE_XPT_20P25_CLOCK [00:00] */
#define BCHP_CLKGEN_CORE_XPT_CLOCK_DISABLE_DISABLE_XPT_20P25_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_CORE_XPT_CLOCK_DISABLE_DISABLE_XPT_20P25_CLOCK_SHIFT 0

/***************************************************************************
 *CORE_XPT_POWER_SWITCH_MEMORY - Core xpt power switch memory
 ***************************************************************************/
/* CLKGEN :: CORE_XPT_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_CORE_XPT_POWER_SWITCH_MEMORY_reserved0_MASK    0xfffffffc
#define BCHP_CLKGEN_CORE_XPT_POWER_SWITCH_MEMORY_reserved0_SHIFT   2

/* CLKGEN :: CORE_XPT_POWER_SWITCH_MEMORY :: XPT_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_CORE_XPT_POWER_SWITCH_MEMORY_XPT_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_CORE_XPT_POWER_SWITCH_MEMORY_XPT_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *BVN_TOP_CLOCK_ENABLE - Bvn top clock enable
 ***************************************************************************/
/* CLKGEN :: BVN_TOP_CLOCK_ENABLE :: reserved0 [31:03] */
#define BCHP_CLKGEN_BVN_TOP_CLOCK_ENABLE_reserved0_MASK            0xfffffff8
#define BCHP_CLKGEN_BVN_TOP_CLOCK_ENABLE_reserved0_SHIFT           3

/* CLKGEN :: BVN_TOP_CLOCK_ENABLE :: BVN_SCB_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_BVN_TOP_CLOCK_ENABLE_BVN_SCB_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_BVN_TOP_CLOCK_ENABLE_BVN_SCB_CLOCK_ENABLE_SHIFT 2

/* CLKGEN :: BVN_TOP_CLOCK_ENABLE :: BVN_216_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_BVN_TOP_CLOCK_ENABLE_BVN_216_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_BVN_TOP_CLOCK_ENABLE_BVN_216_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: BVN_TOP_CLOCK_ENABLE :: BVN_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_BVN_TOP_CLOCK_ENABLE_BVN_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_BVN_TOP_CLOCK_ENABLE_BVN_108_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *RAAGA_DSP_TOP_CLOCK_ENABLE - Raaga dsp top clock enable
 ***************************************************************************/
/* CLKGEN :: RAAGA_DSP_TOP_CLOCK_ENABLE :: reserved0 [31:03] */
#define BCHP_CLKGEN_RAAGA_DSP_TOP_CLOCK_ENABLE_reserved0_MASK      0xfffffff8
#define BCHP_CLKGEN_RAAGA_DSP_TOP_CLOCK_ENABLE_reserved0_SHIFT     3

/* CLKGEN :: RAAGA_DSP_TOP_CLOCK_ENABLE :: RAAGA_SCB_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_RAAGA_DSP_TOP_CLOCK_ENABLE_RAAGA_SCB_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_RAAGA_DSP_TOP_CLOCK_ENABLE_RAAGA_SCB_CLOCK_ENABLE_SHIFT 2

/* CLKGEN :: RAAGA_DSP_TOP_CLOCK_ENABLE :: RAAGA_DSP_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_RAAGA_DSP_TOP_CLOCK_ENABLE_RAAGA_DSP_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_RAAGA_DSP_TOP_CLOCK_ENABLE_RAAGA_DSP_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: RAAGA_DSP_TOP_CLOCK_ENABLE :: RAAGA_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_RAAGA_DSP_TOP_CLOCK_ENABLE_RAAGA_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_RAAGA_DSP_TOP_CLOCK_ENABLE_RAAGA_108_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *VEC_AIO_TOP_CLOCK_DISABLE - Disable VEC_AIO_TOP's clocks
 ***************************************************************************/
/* CLKGEN :: VEC_AIO_TOP_CLOCK_DISABLE :: reserved0 [31:02] */
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_DISABLE_reserved0_MASK       0xfffffffc
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_DISABLE_reserved0_SHIFT      2

/* CLKGEN :: VEC_AIO_TOP_CLOCK_DISABLE :: DISABLE_VEC_ITU656_CLOCK [01:01] */
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_DISABLE_DISABLE_VEC_ITU656_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_DISABLE_DISABLE_VEC_ITU656_CLOCK_SHIFT 1

/* CLKGEN :: VEC_AIO_TOP_CLOCK_DISABLE :: DISABLE_VEC_DACADC_CLOCK [00:00] */
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_DISABLE_DISABLE_VEC_DACADC_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_DISABLE_DISABLE_VEC_DACADC_CLOCK_SHIFT 0

/***************************************************************************
 *SMARTCARD_MUX_SELECT - Mux selects for Smartcard clocks
 ***************************************************************************/
/* CLKGEN :: SMARTCARD_MUX_SELECT :: reserved0 [31:06] */
#define BCHP_CLKGEN_SMARTCARD_MUX_SELECT_reserved0_MASK            0xffffffc0
#define BCHP_CLKGEN_SMARTCARD_MUX_SELECT_reserved0_SHIFT           6

/* CLKGEN :: SMARTCARD_MUX_SELECT :: SC1_CLOCK [05:03] */
#define BCHP_CLKGEN_SMARTCARD_MUX_SELECT_SC1_CLOCK_MASK            0x00000038
#define BCHP_CLKGEN_SMARTCARD_MUX_SELECT_SC1_CLOCK_SHIFT           3

/* CLKGEN :: SMARTCARD_MUX_SELECT :: SC0_CLOCK [02:00] */
#define BCHP_CLKGEN_SMARTCARD_MUX_SELECT_SC0_CLOCK_MASK            0x00000007
#define BCHP_CLKGEN_SMARTCARD_MUX_SELECT_SC0_CLOCK_SHIFT           0

/***************************************************************************
 *HIF_POWER_SWITCH_MEMORY_A - Hif power switch memory a
 ***************************************************************************/
/* CLKGEN :: HIF_POWER_SWITCH_MEMORY_A :: reserved0 [31:02] */
#define BCHP_CLKGEN_HIF_POWER_SWITCH_MEMORY_A_reserved0_MASK       0xfffffffc
#define BCHP_CLKGEN_HIF_POWER_SWITCH_MEMORY_A_reserved0_SHIFT      2

/* CLKGEN :: HIF_POWER_SWITCH_MEMORY_A :: HIF_POWER_SWITCH_MEMORY_A [01:00] */
#define BCHP_CLKGEN_HIF_POWER_SWITCH_MEMORY_A_HIF_POWER_SWITCH_MEMORY_A_MASK 0x00000003
#define BCHP_CLKGEN_HIF_POWER_SWITCH_MEMORY_A_HIF_POWER_SWITCH_MEMORY_A_SHIFT 0

/***************************************************************************
 *GENET_NO_PHY_TOP_RGMII_CLOCK_ENABLE - Genet no phy top rgmii clock enable
 ***************************************************************************/
/* CLKGEN :: GENET_NO_PHY_TOP_RGMII_CLOCK_ENABLE :: reserved0 [31:09] */
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_CLOCK_ENABLE_reserved0_MASK 0xfffffe00
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_CLOCK_ENABLE_reserved0_SHIFT 9

/* CLKGEN :: GENET_NO_PHY_TOP_RGMII_CLOCK_ENABLE :: GENET_UNIMAC_SYS_TX_CLOCK_ENABLE [08:08] */
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_CLOCK_ENABLE_GENET_UNIMAC_SYS_TX_CLOCK_ENABLE_MASK 0x00000100
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_CLOCK_ENABLE_GENET_UNIMAC_SYS_TX_CLOCK_ENABLE_SHIFT 8

/* CLKGEN :: GENET_NO_PHY_TOP_RGMII_CLOCK_ENABLE :: GENET_UNIMAC_SYS_RX_CLOCK_ENABLE [07:07] */
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_CLOCK_ENABLE_GENET_UNIMAC_SYS_RX_CLOCK_ENABLE_MASK 0x00000080
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_CLOCK_ENABLE_GENET_UNIMAC_SYS_RX_CLOCK_ENABLE_SHIFT 7

/* CLKGEN :: GENET_NO_PHY_TOP_RGMII_CLOCK_ENABLE :: GENET_SCB_CLOCK_ENABLE [06:06] */
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_CLOCK_ENABLE_GENET_SCB_CLOCK_ENABLE_MASK 0x00000040
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_CLOCK_ENABLE_GENET_SCB_CLOCK_ENABLE_SHIFT 6

/* CLKGEN :: GENET_NO_PHY_TOP_RGMII_CLOCK_ENABLE :: GENET_L2INTR_CLOCK_ENABLE [05:05] */
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_CLOCK_ENABLE_GENET_L2INTR_CLOCK_ENABLE_MASK 0x00000020
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_CLOCK_ENABLE_GENET_L2INTR_CLOCK_ENABLE_SHIFT 5

/* CLKGEN :: GENET_NO_PHY_TOP_RGMII_CLOCK_ENABLE :: GENET_HFB_CLOCK_ENABLE [04:04] */
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_CLOCK_ENABLE_GENET_HFB_CLOCK_ENABLE_MASK 0x00000010
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_CLOCK_ENABLE_GENET_HFB_CLOCK_ENABLE_SHIFT 4

/* CLKGEN :: GENET_NO_PHY_TOP_RGMII_CLOCK_ENABLE :: GENET_GMII_CLOCK_ENABLE [03:03] */
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_CLOCK_ENABLE_GENET_GMII_CLOCK_ENABLE_MASK 0x00000008
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_CLOCK_ENABLE_GENET_GMII_CLOCK_ENABLE_SHIFT 3

/* CLKGEN :: GENET_NO_PHY_TOP_RGMII_CLOCK_ENABLE :: GENET_EEE_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_CLOCK_ENABLE_GENET_EEE_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_CLOCK_ENABLE_GENET_EEE_CLOCK_ENABLE_SHIFT 2

/* CLKGEN :: GENET_NO_PHY_TOP_RGMII_CLOCK_ENABLE :: GENET_CLK_250_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_CLOCK_ENABLE_GENET_CLK_250_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_CLOCK_ENABLE_GENET_CLK_250_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: GENET_NO_PHY_TOP_RGMII_CLOCK_ENABLE :: GENET_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_CLOCK_ENABLE_GENET_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_CLOCK_ENABLE_GENET_108_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *VEC_AIO_TOP_POWER_SWITCH_MEMORY_B - Vec aio top power switch memory b
 ***************************************************************************/
/* CLKGEN :: VEC_AIO_TOP_POWER_SWITCH_MEMORY_B :: reserved0 [31:02] */
#define BCHP_CLKGEN_VEC_AIO_TOP_POWER_SWITCH_MEMORY_B_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_VEC_AIO_TOP_POWER_SWITCH_MEMORY_B_reserved0_SHIFT 2

/* CLKGEN :: VEC_AIO_TOP_POWER_SWITCH_MEMORY_B :: AIO_POWER_SWITCH_MEMORY_B [01:00] */
#define BCHP_CLKGEN_VEC_AIO_TOP_POWER_SWITCH_MEMORY_B_AIO_POWER_SWITCH_MEMORY_B_MASK 0x00000003
#define BCHP_CLKGEN_VEC_AIO_TOP_POWER_SWITCH_MEMORY_B_AIO_POWER_SWITCH_MEMORY_B_SHIFT 0

/***************************************************************************
 *DS_WFE_TOP_OBSERVE_CLOCK - Ds wfe top observe clock
 ***************************************************************************/
/* CLKGEN :: DS_WFE_TOP_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_DS_WFE_TOP_OBSERVE_CLOCK_reserved0_MASK        0xffffffc0
#define BCHP_CLKGEN_DS_WFE_TOP_OBSERVE_CLOCK_reserved0_SHIFT       6

/* CLKGEN :: DS_WFE_TOP_OBSERVE_CLOCK :: WFE_ENABLE_OBSERVE_CLOCK [05:05] */
#define BCHP_CLKGEN_DS_WFE_TOP_OBSERVE_CLOCK_WFE_ENABLE_OBSERVE_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_DS_WFE_TOP_OBSERVE_CLOCK_WFE_ENABLE_OBSERVE_CLOCK_SHIFT 5

/* CLKGEN :: DS_WFE_TOP_OBSERVE_CLOCK :: WFE_ENABLE_DIVIDER_OBSERVE_CLOCK [04:04] */
#define BCHP_CLKGEN_DS_WFE_TOP_OBSERVE_CLOCK_WFE_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_DS_WFE_TOP_OBSERVE_CLOCK_WFE_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 4

/* CLKGEN :: DS_WFE_TOP_OBSERVE_CLOCK :: WFE_CONTROL_OBSERVE_CLOCK [03:00] */
#define BCHP_CLKGEN_DS_WFE_TOP_OBSERVE_CLOCK_WFE_CONTROL_OBSERVE_CLOCK_MASK 0x0000000f
#define BCHP_CLKGEN_DS_WFE_TOP_OBSERVE_CLOCK_WFE_CONTROL_OBSERVE_CLOCK_SHIFT 0

/***************************************************************************
 *SYS_CTRL_OBSERVE_CLOCK - Sys ctrl observe clock
 ***************************************************************************/
/* CLKGEN :: SYS_CTRL_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_SYS_CTRL_OBSERVE_CLOCK_reserved0_MASK          0xffffffc0
#define BCHP_CLKGEN_SYS_CTRL_OBSERVE_CLOCK_reserved0_SHIFT         6

/* CLKGEN :: SYS_CTRL_OBSERVE_CLOCK :: UPG_ENABLE_OBSERVE_CLOCK [05:05] */
#define BCHP_CLKGEN_SYS_CTRL_OBSERVE_CLOCK_UPG_ENABLE_OBSERVE_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_SYS_CTRL_OBSERVE_CLOCK_UPG_ENABLE_OBSERVE_CLOCK_SHIFT 5

/* CLKGEN :: SYS_CTRL_OBSERVE_CLOCK :: UPG_ENABLE_DIVIDER_OBSERVE_CLOCK [04:04] */
#define BCHP_CLKGEN_SYS_CTRL_OBSERVE_CLOCK_UPG_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_SYS_CTRL_OBSERVE_CLOCK_UPG_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 4

/* CLKGEN :: SYS_CTRL_OBSERVE_CLOCK :: UPG_CONTROL_OBSERVE_CLOCK [03:00] */
#define BCHP_CLKGEN_SYS_CTRL_OBSERVE_CLOCK_UPG_CONTROL_OBSERVE_CLOCK_MASK 0x0000000f
#define BCHP_CLKGEN_SYS_CTRL_OBSERVE_CLOCK_UPG_CONTROL_OBSERVE_CLOCK_SHIFT 0

/***************************************************************************
 *MEMSYS_32_CLOCK_ENABLE - Memsys 32 clock enable
 ***************************************************************************/
/* CLKGEN :: MEMSYS_32_CLOCK_ENABLE :: reserved0 [31:02] */
#define BCHP_CLKGEN_MEMSYS_32_CLOCK_ENABLE_reserved0_MASK          0xfffffffc
#define BCHP_CLKGEN_MEMSYS_32_CLOCK_ENABLE_reserved0_SHIFT         2

/* CLKGEN :: MEMSYS_32_CLOCK_ENABLE :: DDR_SCB_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_MEMSYS_32_CLOCK_ENABLE_DDR_SCB_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_MEMSYS_32_CLOCK_ENABLE_DDR_SCB_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: MEMSYS_32_CLOCK_ENABLE :: DDR_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_MEMSYS_32_CLOCK_ENABLE_DDR_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_MEMSYS_32_CLOCK_ENABLE_DDR_108_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *DS_TOPB_MEMORY_STANDBY_ENABLE - Ds topb memory standby enable
 ***************************************************************************/
/* CLKGEN :: DS_TOPB_MEMORY_STANDBY_ENABLE :: reserved0 [31:04] */
#define BCHP_CLKGEN_DS_TOPB_MEMORY_STANDBY_ENABLE_reserved0_MASK   0xfffffff0
#define BCHP_CLKGEN_DS_TOPB_MEMORY_STANDBY_ENABLE_reserved0_SHIFT  4

/* CLKGEN :: DS_TOPB_MEMORY_STANDBY_ENABLE :: DS_B3_MEMORY_STANDBY_ENABLE [03:03] */
#define BCHP_CLKGEN_DS_TOPB_MEMORY_STANDBY_ENABLE_DS_B3_MEMORY_STANDBY_ENABLE_MASK 0x00000008
#define BCHP_CLKGEN_DS_TOPB_MEMORY_STANDBY_ENABLE_DS_B3_MEMORY_STANDBY_ENABLE_SHIFT 3

/* CLKGEN :: DS_TOPB_MEMORY_STANDBY_ENABLE :: DS_B2_MEMORY_STANDBY_ENABLE [02:02] */
#define BCHP_CLKGEN_DS_TOPB_MEMORY_STANDBY_ENABLE_DS_B2_MEMORY_STANDBY_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_DS_TOPB_MEMORY_STANDBY_ENABLE_DS_B2_MEMORY_STANDBY_ENABLE_SHIFT 2

/* CLKGEN :: DS_TOPB_MEMORY_STANDBY_ENABLE :: DS_B1_MEMORY_STANDBY_ENABLE [01:01] */
#define BCHP_CLKGEN_DS_TOPB_MEMORY_STANDBY_ENABLE_DS_B1_MEMORY_STANDBY_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_DS_TOPB_MEMORY_STANDBY_ENABLE_DS_B1_MEMORY_STANDBY_ENABLE_SHIFT 1

/* CLKGEN :: DS_TOPB_MEMORY_STANDBY_ENABLE :: DS_B0_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_DS_TOPB_MEMORY_STANDBY_ENABLE_DS_B0_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_DS_TOPB_MEMORY_STANDBY_ENABLE_DS_B0_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *PM_CLOCK_216_ALIVE_SEL - Select clocks that can stay alive during power management standby mode.
 ***************************************************************************/
/* CLKGEN :: PM_CLOCK_216_ALIVE_SEL :: reserved0 [31:01] */
#define BCHP_CLKGEN_PM_CLOCK_216_ALIVE_SEL_reserved0_MASK          0xfffffffe
#define BCHP_CLKGEN_PM_CLOCK_216_ALIVE_SEL_reserved0_SHIFT         1

/* CLKGEN :: PM_CLOCK_216_ALIVE_SEL :: CLOCK_216_CG_XPT [00:00] */
#define BCHP_CLKGEN_PM_CLOCK_216_ALIVE_SEL_CLOCK_216_CG_XPT_MASK   0x00000001
#define BCHP_CLKGEN_PM_CLOCK_216_ALIVE_SEL_CLOCK_216_CG_XPT_SHIFT  0

/***************************************************************************
 *SVD0_TOP_POWER_SWITCH_MEMORY - Svd0 top power switch memory
 ***************************************************************************/
/* CLKGEN :: SVD0_TOP_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_SVD0_TOP_POWER_SWITCH_MEMORY_reserved0_MASK    0xfffffffc
#define BCHP_CLKGEN_SVD0_TOP_POWER_SWITCH_MEMORY_reserved0_SHIFT   2

/* CLKGEN :: SVD0_TOP_POWER_SWITCH_MEMORY :: SVD_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_SVD0_TOP_POWER_SWITCH_MEMORY_SVD_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_SVD0_TOP_POWER_SWITCH_MEMORY_SVD_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *GRAPHICS_CLOCK_ENABLE - Graphics clock enable
 ***************************************************************************/
/* CLKGEN :: GRAPHICS_CLOCK_ENABLE :: reserved0 [31:04] */
#define BCHP_CLKGEN_GRAPHICS_CLOCK_ENABLE_reserved0_MASK           0xfffffff0
#define BCHP_CLKGEN_GRAPHICS_CLOCK_ENABLE_reserved0_SHIFT          4

/* CLKGEN :: GRAPHICS_CLOCK_ENABLE :: GFX_V3D_CLOCK_ENABLE [03:03] */
#define BCHP_CLKGEN_GRAPHICS_CLOCK_ENABLE_GFX_V3D_CLOCK_ENABLE_MASK 0x00000008
#define BCHP_CLKGEN_GRAPHICS_CLOCK_ENABLE_GFX_V3D_CLOCK_ENABLE_SHIFT 3

/* CLKGEN :: GRAPHICS_CLOCK_ENABLE :: GFX_SCB_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_GRAPHICS_CLOCK_ENABLE_GFX_SCB_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_GRAPHICS_CLOCK_ENABLE_GFX_SCB_CLOCK_ENABLE_SHIFT 2

/* CLKGEN :: GRAPHICS_CLOCK_ENABLE :: GFX_M2MC_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_GRAPHICS_CLOCK_ENABLE_GFX_M2MC_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_GRAPHICS_CLOCK_ENABLE_GFX_M2MC_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: GRAPHICS_CLOCK_ENABLE :: GFX_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_GRAPHICS_CLOCK_ENABLE_GFX_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_GRAPHICS_CLOCK_ENABLE_GFX_108_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *DVP_HT_OBSERVE_CLOCK - Dvp ht observe clock
 ***************************************************************************/
/* CLKGEN :: DVP_HT_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_DVP_HT_OBSERVE_CLOCK_reserved0_MASK            0xffffffc0
#define BCHP_CLKGEN_DVP_HT_OBSERVE_CLOCK_reserved0_SHIFT           6

/* CLKGEN :: DVP_HT_OBSERVE_CLOCK :: DVPHT_ENABLE_OBSERVE_CLOCK [05:05] */
#define BCHP_CLKGEN_DVP_HT_OBSERVE_CLOCK_DVPHT_ENABLE_OBSERVE_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_DVP_HT_OBSERVE_CLOCK_DVPHT_ENABLE_OBSERVE_CLOCK_SHIFT 5

/* CLKGEN :: DVP_HT_OBSERVE_CLOCK :: DVPHT_ENABLE_DIVIDER_OBSERVE_CLOCK [04:04] */
#define BCHP_CLKGEN_DVP_HT_OBSERVE_CLOCK_DVPHT_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_DVP_HT_OBSERVE_CLOCK_DVPHT_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 4

/* CLKGEN :: DVP_HT_OBSERVE_CLOCK :: DVPHT_CONTROL_OBSERVE_CLOCK [03:00] */
#define BCHP_CLKGEN_DVP_HT_OBSERVE_CLOCK_DVPHT_CONTROL_OBSERVE_CLOCK_MASK 0x0000000f
#define BCHP_CLKGEN_DVP_HT_OBSERVE_CLOCK_DVPHT_CONTROL_OBSERVE_CLOCK_SHIFT 0

/***************************************************************************
 *DS_TOPB_OBSERVE_CLOCK - Ds topb observe clock
 ***************************************************************************/
/* CLKGEN :: DS_TOPB_OBSERVE_CLOCK :: reserved0 [31:01] */
#define BCHP_CLKGEN_DS_TOPB_OBSERVE_CLOCK_reserved0_MASK           0xfffffffe
#define BCHP_CLKGEN_DS_TOPB_OBSERVE_CLOCK_reserved0_SHIFT          1

/* CLKGEN :: DS_TOPB_OBSERVE_CLOCK :: DS_B_ENABLE_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_DS_TOPB_OBSERVE_CLOCK_DS_B_ENABLE_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_DS_TOPB_OBSERVE_CLOCK_DS_B_ENABLE_OBSERVE_CLOCK_SHIFT 0

/***************************************************************************
 *CLKGEN_CLOCK_ENABLE - Clkgen clock enable
 ***************************************************************************/
/* CLKGEN :: CLKGEN_CLOCK_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_CLKGEN_CLOCK_ENABLE_reserved0_MASK             0xfffffffe
#define BCHP_CLKGEN_CLKGEN_CLOCK_ENABLE_reserved0_SHIFT            1

/* CLKGEN :: CLKGEN_CLOCK_ENABLE :: CG_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_CLKGEN_CLOCK_ENABLE_CG_108_CLOCK_ENABLE_MASK   0x00000001
#define BCHP_CLKGEN_CLKGEN_CLOCK_ENABLE_CG_108_CLOCK_ENABLE_SHIFT  0

/***************************************************************************
 *TOP1394_POWER_SWITCH_MEMORY - Top1394 power switch memory
 ***************************************************************************/
/* CLKGEN :: TOP1394_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_TOP1394_POWER_SWITCH_MEMORY_reserved0_MASK     0xfffffffc
#define BCHP_CLKGEN_TOP1394_POWER_SWITCH_MEMORY_reserved0_SHIFT    2

/* CLKGEN :: TOP1394_POWER_SWITCH_MEMORY :: SYS_CTRL_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_TOP1394_POWER_SWITCH_MEMORY_SYS_CTRL_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_TOP1394_POWER_SWITCH_MEMORY_SYS_CTRL_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *ZCPU_TOP_CLOCK_ENABLE - Zcpu top clock enable
 ***************************************************************************/
/* CLKGEN :: ZCPU_TOP_CLOCK_ENABLE :: reserved0 [31:05] */
#define BCHP_CLKGEN_ZCPU_TOP_CLOCK_ENABLE_reserved0_MASK           0xffffffe0
#define BCHP_CLKGEN_ZCPU_TOP_CLOCK_ENABLE_reserved0_SHIFT          5

/* CLKGEN :: ZCPU_TOP_CLOCK_ENABLE :: ZCPU_SCB_CLOCK_ENABLE [04:04] */
#define BCHP_CLKGEN_ZCPU_TOP_CLOCK_ENABLE_ZCPU_SCB_CLOCK_ENABLE_MASK 0x00000010
#define BCHP_CLKGEN_ZCPU_TOP_CLOCK_ENABLE_ZCPU_SCB_CLOCK_ENABLE_SHIFT 4

/* CLKGEN :: ZCPU_TOP_CLOCK_ENABLE :: ZCPU_PLL_CLOCK_ENABLE [03:03] */
#define BCHP_CLKGEN_ZCPU_TOP_CLOCK_ENABLE_ZCPU_PLL_CLOCK_ENABLE_MASK 0x00000008
#define BCHP_CLKGEN_ZCPU_TOP_CLOCK_ENABLE_ZCPU_PLL_CLOCK_ENABLE_SHIFT 3

/* CLKGEN :: ZCPU_TOP_CLOCK_ENABLE :: ZCPU_MIPS_SYS_216_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_ZCPU_TOP_CLOCK_ENABLE_ZCPU_MIPS_SYS_216_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_ZCPU_TOP_CLOCK_ENABLE_ZCPU_MIPS_SYS_216_CLOCK_ENABLE_SHIFT 2

/* CLKGEN :: ZCPU_TOP_CLOCK_ENABLE :: ZCPU_216_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_ZCPU_TOP_CLOCK_ENABLE_ZCPU_216_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_ZCPU_TOP_CLOCK_ENABLE_ZCPU_216_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: ZCPU_TOP_CLOCK_ENABLE :: ZCPU_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_ZCPU_TOP_CLOCK_ENABLE_ZCPU_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_ZCPU_TOP_CLOCK_ENABLE_ZCPU_108_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *USB_CLOCK_ENABLE - Usb clock enable
 ***************************************************************************/
/* CLKGEN :: USB_CLOCK_ENABLE :: reserved0 [31:02] */
#define BCHP_CLKGEN_USB_CLOCK_ENABLE_reserved0_MASK                0xfffffffc
#define BCHP_CLKGEN_USB_CLOCK_ENABLE_reserved0_SHIFT               2

/* CLKGEN :: USB_CLOCK_ENABLE :: USB_SCB_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_USB_CLOCK_ENABLE_USB_SCB_CLOCK_ENABLE_MASK     0x00000002
#define BCHP_CLKGEN_USB_CLOCK_ENABLE_USB_SCB_CLOCK_ENABLE_SHIFT    1

/* CLKGEN :: USB_CLOCK_ENABLE :: USB_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_USB_CLOCK_ENABLE_USB_108_CLOCK_ENABLE_MASK     0x00000001
#define BCHP_CLKGEN_USB_CLOCK_ENABLE_USB_108_CLOCK_ENABLE_SHIFT    0

/***************************************************************************
 *PAD_CLK27_OBSERVATION - Select observation clk
 ***************************************************************************/
/* CLKGEN :: PAD_CLK27_OBSERVATION :: reserved0 [31:08] */
#define BCHP_CLKGEN_PAD_CLK27_OBSERVATION_reserved0_MASK           0xffffff00
#define BCHP_CLKGEN_PAD_CLK27_OBSERVATION_reserved0_SHIFT          8

/* CLKGEN :: PAD_CLK27_OBSERVATION :: SELECT_OBSERVE_CLK [07:07] */
#define BCHP_CLKGEN_PAD_CLK27_OBSERVATION_SELECT_OBSERVE_CLK_MASK  0x00000080
#define BCHP_CLKGEN_PAD_CLK27_OBSERVATION_SELECT_OBSERVE_CLK_SHIFT 7

/* CLKGEN :: PAD_CLK27_OBSERVATION :: OBSERVE_MUX_SELECT [06:01] */
#define BCHP_CLKGEN_PAD_CLK27_OBSERVATION_OBSERVE_MUX_SELECT_MASK  0x0000007e
#define BCHP_CLKGEN_PAD_CLK27_OBSERVATION_OBSERVE_MUX_SELECT_SHIFT 1

/* CLKGEN :: PAD_CLK27_OBSERVATION :: OBSERVE_DIV_ENABLE [00:00] */
#define BCHP_CLKGEN_PAD_CLK27_OBSERVATION_OBSERVE_DIV_ENABLE_MASK  0x00000001
#define BCHP_CLKGEN_PAD_CLK27_OBSERVATION_OBSERVE_DIV_ENABLE_SHIFT 0

/***************************************************************************
 *DSMAC_FPM_TOP_MEMORY_STANDBY_ENABLE - Dsmac fpm top memory standby enable
 ***************************************************************************/
/* CLKGEN :: DSMAC_FPM_TOP_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_DSMAC_FPM_TOP_MEMORY_STANDBY_ENABLE_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_DSMAC_FPM_TOP_MEMORY_STANDBY_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: DSMAC_FPM_TOP_MEMORY_STANDBY_ENABLE :: DFP_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_DSMAC_FPM_TOP_MEMORY_STANDBY_ENABLE_DFP_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_DSMAC_FPM_TOP_MEMORY_STANDBY_ENABLE_DFP_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *MEMSYS_32_OBSERVE_CLOCK - Memsys 32 observe clock
 ***************************************************************************/
/* CLKGEN :: MEMSYS_32_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_MEMSYS_32_OBSERVE_CLOCK_reserved0_MASK         0xffffffc0
#define BCHP_CLKGEN_MEMSYS_32_OBSERVE_CLOCK_reserved0_SHIFT        6

/* CLKGEN :: MEMSYS_32_OBSERVE_CLOCK :: DDR_ENABLE_OBSERVE_CLOCK [05:05] */
#define BCHP_CLKGEN_MEMSYS_32_OBSERVE_CLOCK_DDR_ENABLE_OBSERVE_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_MEMSYS_32_OBSERVE_CLOCK_DDR_ENABLE_OBSERVE_CLOCK_SHIFT 5

/* CLKGEN :: MEMSYS_32_OBSERVE_CLOCK :: DDR_ENABLE_DIVIDER_OBSERVE_CLOCK [04:04] */
#define BCHP_CLKGEN_MEMSYS_32_OBSERVE_CLOCK_DDR_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_MEMSYS_32_OBSERVE_CLOCK_DDR_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 4

/* CLKGEN :: MEMSYS_32_OBSERVE_CLOCK :: DDR_CONTROL_OBSERVE_CLOCK [03:00] */
#define BCHP_CLKGEN_MEMSYS_32_OBSERVE_CLOCK_DDR_CONTROL_OBSERVE_CLOCK_MASK 0x0000000f
#define BCHP_CLKGEN_MEMSYS_32_OBSERVE_CLOCK_DDR_CONTROL_OBSERVE_CLOCK_SHIFT 0

/***************************************************************************
 *GRAPHICS_OBSERVE_CLOCK - Graphics observe clock
 ***************************************************************************/
/* CLKGEN :: GRAPHICS_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_GRAPHICS_OBSERVE_CLOCK_reserved0_MASK          0xffffffc0
#define BCHP_CLKGEN_GRAPHICS_OBSERVE_CLOCK_reserved0_SHIFT         6

/* CLKGEN :: GRAPHICS_OBSERVE_CLOCK :: GFX_ENABLE_OBSERVE_CLOCK [05:05] */
#define BCHP_CLKGEN_GRAPHICS_OBSERVE_CLOCK_GFX_ENABLE_OBSERVE_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_GRAPHICS_OBSERVE_CLOCK_GFX_ENABLE_OBSERVE_CLOCK_SHIFT 5

/* CLKGEN :: GRAPHICS_OBSERVE_CLOCK :: GFX_ENABLE_DIVIDER_OBSERVE_CLOCK [04:04] */
#define BCHP_CLKGEN_GRAPHICS_OBSERVE_CLOCK_GFX_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_GRAPHICS_OBSERVE_CLOCK_GFX_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 4

/* CLKGEN :: GRAPHICS_OBSERVE_CLOCK :: GFX_CONTROL_OBSERVE_CLOCK [03:00] */
#define BCHP_CLKGEN_GRAPHICS_OBSERVE_CLOCK_GFX_CONTROL_OBSERVE_CLOCK_MASK 0x0000000f
#define BCHP_CLKGEN_GRAPHICS_OBSERVE_CLOCK_GFX_CONTROL_OBSERVE_CLOCK_SHIFT 0

/***************************************************************************
 *SECTOP_OBSERVE_CLOCK - Sectop observe clock
 ***************************************************************************/
/* CLKGEN :: SECTOP_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_SECTOP_OBSERVE_CLOCK_reserved0_MASK            0xffffffc0
#define BCHP_CLKGEN_SECTOP_OBSERVE_CLOCK_reserved0_SHIFT           6

/* CLKGEN :: SECTOP_OBSERVE_CLOCK :: SECTOP_ENABLE_OBSERVE_CLOCK [05:05] */
#define BCHP_CLKGEN_SECTOP_OBSERVE_CLOCK_SECTOP_ENABLE_OBSERVE_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_SECTOP_OBSERVE_CLOCK_SECTOP_ENABLE_OBSERVE_CLOCK_SHIFT 5

/* CLKGEN :: SECTOP_OBSERVE_CLOCK :: SECTOP_ENABLE_DIVIDER_OBSERVE_CLOCK [04:04] */
#define BCHP_CLKGEN_SECTOP_OBSERVE_CLOCK_SECTOP_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_SECTOP_OBSERVE_CLOCK_SECTOP_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 4

/* CLKGEN :: SECTOP_OBSERVE_CLOCK :: SECTOP_CONTROL_OBSERVE_CLOCK [03:00] */
#define BCHP_CLKGEN_SECTOP_OBSERVE_CLOCK_SECTOP_CONTROL_OBSERVE_CLOCK_MASK 0x0000000f
#define BCHP_CLKGEN_SECTOP_OBSERVE_CLOCK_SECTOP_CONTROL_OBSERVE_CLOCK_SHIFT 0

/***************************************************************************
 *DVP_HT_CLOCK_ENABLE - Dvp ht clock enable
 ***************************************************************************/
/* CLKGEN :: DVP_HT_CLOCK_ENABLE :: reserved0 [31:04] */
#define BCHP_CLKGEN_DVP_HT_CLOCK_ENABLE_reserved0_MASK             0xfffffff0
#define BCHP_CLKGEN_DVP_HT_CLOCK_ENABLE_reserved0_SHIFT            4

/* CLKGEN :: DVP_HT_CLOCK_ENABLE :: DVPHT_ALTERNATE_216_CLOCK_ENABLE [03:03] */
#define BCHP_CLKGEN_DVP_HT_CLOCK_ENABLE_DVPHT_ALTERNATE_216_CLOCK_ENABLE_MASK 0x00000008
#define BCHP_CLKGEN_DVP_HT_CLOCK_ENABLE_DVPHT_ALTERNATE_216_CLOCK_ENABLE_SHIFT 3

/* CLKGEN :: DVP_HT_CLOCK_ENABLE :: DVPHT_ALTERNATE_108_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_DVP_HT_CLOCK_ENABLE_DVPHT_ALTERNATE_108_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_DVP_HT_CLOCK_ENABLE_DVPHT_ALTERNATE_108_CLOCK_ENABLE_SHIFT 2

/* CLKGEN :: DVP_HT_CLOCK_ENABLE :: DVPHT_216_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_DVP_HT_CLOCK_ENABLE_DVPHT_216_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_DVP_HT_CLOCK_ENABLE_DVPHT_216_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: DVP_HT_CLOCK_ENABLE :: DVPHT_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_DVP_HT_CLOCK_ENABLE_DVPHT_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_DVP_HT_CLOCK_ENABLE_DVPHT_108_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *CLKGEN_CLOCK_DISABLE - Disable CLKGEN's clocks
 ***************************************************************************/
/* CLKGEN :: CLKGEN_CLOCK_DISABLE :: reserved0 [31:10] */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_reserved0_MASK            0xfffffc00
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_reserved0_SHIFT           10

/* CLKGEN :: CLKGEN_CLOCK_DISABLE :: DISABLE_VCXO_PLL0_CHANNEL0_CLOCK [09:09] */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_VCXO_PLL0_CHANNEL0_CLOCK_MASK 0x00000200
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_VCXO_PLL0_CHANNEL0_CLOCK_SHIFT 9

/* CLKGEN :: CLKGEN_CLOCK_DISABLE :: DISABLE_SMARTCARD_OSC_CLOCK [08:08] */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_SMARTCARD_OSC_CLOCK_MASK 0x00000100
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_SMARTCARD_OSC_CLOCK_SHIFT 8

/* CLKGEN :: CLKGEN_CLOCK_DISABLE :: DISABLE_SC_36_CLOCK [07:07] */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_SC_36_CLOCK_MASK  0x00000080
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_SC_36_CLOCK_SHIFT 7

/* CLKGEN :: CLKGEN_CLOCK_DISABLE :: DISABLE_SC_24_CLOCK [06:06] */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_SC_24_CLOCK_MASK  0x00000040
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_SC_24_CLOCK_SHIFT 6

/* CLKGEN :: CLKGEN_CLOCK_DISABLE :: DISABLE_SC1_PREMUX_CLOCK [05:05] */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_SC1_PREMUX_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_SC1_PREMUX_CLOCK_SHIFT 5

/* CLKGEN :: CLKGEN_CLOCK_DISABLE :: DISABLE_SC0_PREMUX_CLOCK [04:04] */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_SC0_PREMUX_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_SC0_PREMUX_CLOCK_SHIFT 4

/* CLKGEN :: CLKGEN_CLOCK_DISABLE :: DISABLE_PAD_INPUT_EXTERNAL_SMARTCARD_CLOCK [03:03] */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_PAD_INPUT_EXTERNAL_SMARTCARD_CLOCK_MASK 0x00000008
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_PAD_INPUT_EXTERNAL_SMARTCARD_CLOCK_SHIFT 3

/* CLKGEN :: CLKGEN_CLOCK_DISABLE :: DISABLE_OSC_DIGITAL_CLOCK [02:02] */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_OSC_DIGITAL_CLOCK_MASK 0x00000004
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_OSC_DIGITAL_CLOCK_SHIFT 2

/* CLKGEN :: CLKGEN_CLOCK_DISABLE :: DISABLE_MAIN_PLL_40P5_CLOCK [01:01] */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_MAIN_PLL_40P5_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_MAIN_PLL_40P5_CLOCK_SHIFT 1

/* CLKGEN :: CLKGEN_CLOCK_DISABLE :: DISABLE_AVS_CLOCK [00:00] */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_AVS_CLOCK_MASK    0x00000001
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_AVS_CLOCK_SHIFT   0

/***************************************************************************
 *DVP_HT_CLOCK_DISABLE - Disable DVP_HT's clocks
 ***************************************************************************/
/* CLKGEN :: DVP_HT_CLOCK_DISABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_DVP_HT_CLOCK_DISABLE_reserved0_MASK            0xfffffffe
#define BCHP_CLKGEN_DVP_HT_CLOCK_DISABLE_reserved0_SHIFT           1

/* CLKGEN :: DVP_HT_CLOCK_DISABLE :: DISABLE_DVPHT_IIC_MASTER_CLOCK [00:00] */
#define BCHP_CLKGEN_DVP_HT_CLOCK_DISABLE_DISABLE_DVPHT_IIC_MASTER_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_DVP_HT_CLOCK_DISABLE_DISABLE_DVPHT_IIC_MASTER_CLOCK_SHIFT 0

/***************************************************************************
 *SATA3_TOP_OBSERVE_CLOCK - Sata3 top observe clock
 ***************************************************************************/
/* CLKGEN :: SATA3_TOP_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_SATA3_TOP_OBSERVE_CLOCK_reserved0_MASK         0xffffffc0
#define BCHP_CLKGEN_SATA3_TOP_OBSERVE_CLOCK_reserved0_SHIFT        6

/* CLKGEN :: SATA3_TOP_OBSERVE_CLOCK :: SATA3_ENABLE_OBSERVE_CLOCK [05:05] */
#define BCHP_CLKGEN_SATA3_TOP_OBSERVE_CLOCK_SATA3_ENABLE_OBSERVE_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_SATA3_TOP_OBSERVE_CLOCK_SATA3_ENABLE_OBSERVE_CLOCK_SHIFT 5

/* CLKGEN :: SATA3_TOP_OBSERVE_CLOCK :: SATA3_ENABLE_DIVIDER_OBSERVE_CLOCK [04:04] */
#define BCHP_CLKGEN_SATA3_TOP_OBSERVE_CLOCK_SATA3_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_SATA3_TOP_OBSERVE_CLOCK_SATA3_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 4

/* CLKGEN :: SATA3_TOP_OBSERVE_CLOCK :: SATA3_CONTROL_OBSERVE_CLOCK [03:00] */
#define BCHP_CLKGEN_SATA3_TOP_OBSERVE_CLOCK_SATA3_CONTROL_OBSERVE_CLOCK_MASK 0x0000000f
#define BCHP_CLKGEN_SATA3_TOP_OBSERVE_CLOCK_SATA3_CONTROL_OBSERVE_CLOCK_SHIFT 0

/***************************************************************************
 *USB_MEMORY_STANDBY_ENABLE - Usb memory standby enable
 ***************************************************************************/
/* CLKGEN :: USB_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_USB_MEMORY_STANDBY_ENABLE_reserved0_MASK       0xfffffffe
#define BCHP_CLKGEN_USB_MEMORY_STANDBY_ENABLE_reserved0_SHIFT      1

/* CLKGEN :: USB_MEMORY_STANDBY_ENABLE :: USB_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_USB_MEMORY_STANDBY_ENABLE_USB_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_USB_MEMORY_STANDBY_ENABLE_USB_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *PAD_CLK_ACC_OBSERVATION - Select observation clk
 ***************************************************************************/
/* CLKGEN :: PAD_CLK_ACC_OBSERVATION :: reserved0 [31:08] */
#define BCHP_CLKGEN_PAD_CLK_ACC_OBSERVATION_reserved0_MASK         0xffffff00
#define BCHP_CLKGEN_PAD_CLK_ACC_OBSERVATION_reserved0_SHIFT        8

/* CLKGEN :: PAD_CLK_ACC_OBSERVATION :: SELECT_OBSERVE_CLK [07:07] */
#define BCHP_CLKGEN_PAD_CLK_ACC_OBSERVATION_SELECT_OBSERVE_CLK_MASK 0x00000080
#define BCHP_CLKGEN_PAD_CLK_ACC_OBSERVATION_SELECT_OBSERVE_CLK_SHIFT 7

/* CLKGEN :: PAD_CLK_ACC_OBSERVATION :: OBSERVE_MUX_SELECT [06:01] */
#define BCHP_CLKGEN_PAD_CLK_ACC_OBSERVATION_OBSERVE_MUX_SELECT_MASK 0x0000007e
#define BCHP_CLKGEN_PAD_CLK_ACC_OBSERVATION_OBSERVE_MUX_SELECT_SHIFT 1

/* CLKGEN :: PAD_CLK_ACC_OBSERVATION :: OBSERVE_DIV_ENABLE [00:00] */
#define BCHP_CLKGEN_PAD_CLK_ACC_OBSERVATION_OBSERVE_DIV_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_PAD_CLK_ACC_OBSERVATION_OBSERVE_DIV_ENABLE_SHIFT 0

/***************************************************************************
 *HIF_MEMORY_STANDBY_ENABLE_A - Hif memory standby enable a
 ***************************************************************************/
/* CLKGEN :: HIF_MEMORY_STANDBY_ENABLE_A :: reserved0 [31:01] */
#define BCHP_CLKGEN_HIF_MEMORY_STANDBY_ENABLE_A_reserved0_MASK     0xfffffffe
#define BCHP_CLKGEN_HIF_MEMORY_STANDBY_ENABLE_A_reserved0_SHIFT    1

/* CLKGEN :: HIF_MEMORY_STANDBY_ENABLE_A :: HIF_MEMORY_STANDBY_ENABLE_A [00:00] */
#define BCHP_CLKGEN_HIF_MEMORY_STANDBY_ENABLE_A_HIF_MEMORY_STANDBY_ENABLE_A_MASK 0x00000001
#define BCHP_CLKGEN_HIF_MEMORY_STANDBY_ENABLE_A_HIF_MEMORY_STANDBY_ENABLE_A_SHIFT 0

/***************************************************************************
 *VEC_AIO_TOP_MEMORY_STANDBY_ENABLE_B - Vec aio top memory standby enable b
 ***************************************************************************/
/* CLKGEN :: VEC_AIO_TOP_MEMORY_STANDBY_ENABLE_B :: reserved0 [31:01] */
#define BCHP_CLKGEN_VEC_AIO_TOP_MEMORY_STANDBY_ENABLE_B_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_VEC_AIO_TOP_MEMORY_STANDBY_ENABLE_B_reserved0_SHIFT 1

/* CLKGEN :: VEC_AIO_TOP_MEMORY_STANDBY_ENABLE_B :: AIO_MEMORY_STANDBY_ENABLE_B [00:00] */
#define BCHP_CLKGEN_VEC_AIO_TOP_MEMORY_STANDBY_ENABLE_B_AIO_MEMORY_STANDBY_ENABLE_B_MASK 0x00000001
#define BCHP_CLKGEN_VEC_AIO_TOP_MEMORY_STANDBY_ENABLE_B_AIO_MEMORY_STANDBY_ENABLE_B_SHIFT 0

/***************************************************************************
 *BVN_TOP_MEMORY_STANDBY_ENABLE - Bvn top memory standby enable
 ***************************************************************************/
/* CLKGEN :: BVN_TOP_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_BVN_TOP_MEMORY_STANDBY_ENABLE_reserved0_MASK   0xfffffffe
#define BCHP_CLKGEN_BVN_TOP_MEMORY_STANDBY_ENABLE_reserved0_SHIFT  1

/* CLKGEN :: BVN_TOP_MEMORY_STANDBY_ENABLE :: BVN_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_BVN_TOP_MEMORY_STANDBY_ENABLE_BVN_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_BVN_TOP_MEMORY_STANDBY_ENABLE_BVN_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *RAAGA_DSP_TOP_POWER_SWITCH_MEMORY - Raaga dsp top power switch memory
 ***************************************************************************/
/* CLKGEN :: RAAGA_DSP_TOP_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_RAAGA_DSP_TOP_POWER_SWITCH_MEMORY_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_RAAGA_DSP_TOP_POWER_SWITCH_MEMORY_reserved0_SHIFT 2

/* CLKGEN :: RAAGA_DSP_TOP_POWER_SWITCH_MEMORY :: RAAGA_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_RAAGA_DSP_TOP_POWER_SWITCH_MEMORY_RAAGA_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_RAAGA_DSP_TOP_POWER_SWITCH_MEMORY_RAAGA_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *SECTOP_CLOCK_ENABLE - Sectop clock enable
 ***************************************************************************/
/* CLKGEN :: SECTOP_CLOCK_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_SECTOP_CLOCK_ENABLE_reserved0_MASK             0xfffffffe
#define BCHP_CLKGEN_SECTOP_CLOCK_ENABLE_reserved0_SHIFT            1

/* CLKGEN :: SECTOP_CLOCK_ENABLE :: SECTOP_ALTERNATE_SCB_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_SECTOP_CLOCK_ENABLE_SECTOP_ALTERNATE_SCB_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SECTOP_CLOCK_ENABLE_SECTOP_ALTERNATE_SCB_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *USMAC_TC_TOP_CLOCK_ENABLE - Usmac tc top clock enable
 ***************************************************************************/
/* CLKGEN :: USMAC_TC_TOP_CLOCK_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_USMAC_TC_TOP_CLOCK_ENABLE_reserved0_MASK       0xfffffffe
#define BCHP_CLKGEN_USMAC_TC_TOP_CLOCK_ENABLE_reserved0_SHIFT      1

/* CLKGEN :: USMAC_TC_TOP_CLOCK_ENABLE :: USMT_MAC_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_USMAC_TC_TOP_CLOCK_ENABLE_USMT_MAC_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_USMAC_TC_TOP_CLOCK_ENABLE_USMT_MAC_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *MEMSYS_32_MEMORY_STANDBY_ENABLE - Memsys 32 memory standby enable
 ***************************************************************************/
/* CLKGEN :: MEMSYS_32_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_MEMSYS_32_MEMORY_STANDBY_ENABLE_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_MEMSYS_32_MEMORY_STANDBY_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: MEMSYS_32_MEMORY_STANDBY_ENABLE :: DDR_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_MEMSYS_32_MEMORY_STANDBY_ENABLE_DDR_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_MEMSYS_32_MEMORY_STANDBY_ENABLE_DDR_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *MEMSYS_32_POWER_MANAGEMENT - Memsys 32 power management
 ***************************************************************************/
/* CLKGEN :: MEMSYS_32_POWER_MANAGEMENT :: reserved0 [31:01] */
#define BCHP_CLKGEN_MEMSYS_32_POWER_MANAGEMENT_reserved0_MASK      0xfffffffe
#define BCHP_CLKGEN_MEMSYS_32_POWER_MANAGEMENT_reserved0_SHIFT     1

/* CLKGEN :: MEMSYS_32_POWER_MANAGEMENT :: MEMSYS_PLL_PWRDN_POWER_MANAGEMENT [00:00] */
#define BCHP_CLKGEN_MEMSYS_32_POWER_MANAGEMENT_MEMSYS_PLL_PWRDN_POWER_MANAGEMENT_MASK 0x00000001
#define BCHP_CLKGEN_MEMSYS_32_POWER_MANAGEMENT_MEMSYS_PLL_PWRDN_POWER_MANAGEMENT_SHIFT 0

/***************************************************************************
 *RAAGA_DSP_TOP_MEMORY_STANDBY_ENABLE - Raaga dsp top memory standby enable
 ***************************************************************************/
/* CLKGEN :: RAAGA_DSP_TOP_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_RAAGA_DSP_TOP_MEMORY_STANDBY_ENABLE_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_RAAGA_DSP_TOP_MEMORY_STANDBY_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: RAAGA_DSP_TOP_MEMORY_STANDBY_ENABLE :: RAAGA_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_RAAGA_DSP_TOP_MEMORY_STANDBY_ENABLE_RAAGA_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_RAAGA_DSP_TOP_MEMORY_STANDBY_ENABLE_RAAGA_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *MOCA_TOP_CLOCK_ENABLE - Moca top clock enable
 ***************************************************************************/
/* CLKGEN :: MOCA_TOP_CLOCK_ENABLE :: reserved0 [31:02] */
#define BCHP_CLKGEN_MOCA_TOP_CLOCK_ENABLE_reserved0_MASK           0xfffffffc
#define BCHP_CLKGEN_MOCA_TOP_CLOCK_ENABLE_reserved0_SHIFT          2

/* CLKGEN :: MOCA_TOP_CLOCK_ENABLE :: MOCA_SCB_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_MOCA_TOP_CLOCK_ENABLE_MOCA_SCB_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_MOCA_TOP_CLOCK_ENABLE_MOCA_SCB_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: MOCA_TOP_CLOCK_ENABLE :: MOCA_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_MOCA_TOP_CLOCK_ENABLE_MOCA_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_MOCA_TOP_CLOCK_ENABLE_MOCA_108_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *SYS_CTRL_POWER_SWITCH_MEMORY - Sys ctrl power switch memory
 ***************************************************************************/
/* CLKGEN :: SYS_CTRL_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_SYS_CTRL_POWER_SWITCH_MEMORY_reserved0_MASK    0xfffffffc
#define BCHP_CLKGEN_SYS_CTRL_POWER_SWITCH_MEMORY_reserved0_SHIFT   2

/* CLKGEN :: SYS_CTRL_POWER_SWITCH_MEMORY :: SYS_CTRL_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_SYS_CTRL_POWER_SWITCH_MEMORY_SYS_CTRL_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_SYS_CTRL_POWER_SWITCH_MEMORY_SYS_CTRL_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *BVN_TOP_POWER_SWITCH_MEMORY - Bvn top power switch memory
 ***************************************************************************/
/* CLKGEN :: BVN_TOP_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_BVN_TOP_POWER_SWITCH_MEMORY_reserved0_MASK     0xfffffffc
#define BCHP_CLKGEN_BVN_TOP_POWER_SWITCH_MEMORY_reserved0_SHIFT    2

/* CLKGEN :: BVN_TOP_POWER_SWITCH_MEMORY :: BVN_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_BVN_TOP_POWER_SWITCH_MEMORY_BVN_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_BVN_TOP_POWER_SWITCH_MEMORY_BVN_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *SYS_CTRL_MEMORY_STANDBY_ENABLE - Sys ctrl memory standby enable
 ***************************************************************************/
/* CLKGEN :: SYS_CTRL_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_SYS_CTRL_MEMORY_STANDBY_ENABLE_reserved0_MASK  0xfffffffe
#define BCHP_CLKGEN_SYS_CTRL_MEMORY_STANDBY_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: SYS_CTRL_MEMORY_STANDBY_ENABLE :: SYS_CTRL_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_SYS_CTRL_MEMORY_STANDBY_ENABLE_SYS_CTRL_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SYS_CTRL_MEMORY_STANDBY_ENABLE_SYS_CTRL_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *DSMAC_FPM_TOP_CLOCK_ENABLE - Dsmac fpm top clock enable
 ***************************************************************************/
/* CLKGEN :: DSMAC_FPM_TOP_CLOCK_ENABLE :: reserved0 [31:04] */
#define BCHP_CLKGEN_DSMAC_FPM_TOP_CLOCK_ENABLE_reserved0_MASK      0xfffffff0
#define BCHP_CLKGEN_DSMAC_FPM_TOP_CLOCK_ENABLE_reserved0_SHIFT     4

/* CLKGEN :: DSMAC_FPM_TOP_CLOCK_ENABLE :: DFP_DTP_CLOCK_ENABLE [03:03] */
#define BCHP_CLKGEN_DSMAC_FPM_TOP_CLOCK_ENABLE_DFP_DTP_CLOCK_ENABLE_MASK 0x00000008
#define BCHP_CLKGEN_DSMAC_FPM_TOP_CLOCK_ENABLE_DFP_DTP_CLOCK_ENABLE_SHIFT 3

/* CLKGEN :: DSMAC_FPM_TOP_CLOCK_ENABLE :: DFP_DSMAC_UBUS_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_DSMAC_FPM_TOP_CLOCK_ENABLE_DFP_DSMAC_UBUS_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_DSMAC_FPM_TOP_CLOCK_ENABLE_DFP_DSMAC_UBUS_CLOCK_ENABLE_SHIFT 2

/* CLKGEN :: DSMAC_FPM_TOP_CLOCK_ENABLE :: DFP_DSMAC_MAC_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_DSMAC_FPM_TOP_CLOCK_ENABLE_DFP_DSMAC_MAC_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_DSMAC_FPM_TOP_CLOCK_ENABLE_DFP_DSMAC_MAC_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: DSMAC_FPM_TOP_CLOCK_ENABLE :: DFP_DSMAC_FMP_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_DSMAC_FPM_TOP_CLOCK_ENABLE_DFP_DSMAC_FMP_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_DSMAC_FPM_TOP_CLOCK_ENABLE_DFP_DSMAC_FMP_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *RFM_TOP_MEMORY_STANDBY_ENABLE - Rfm top memory standby enable
 ***************************************************************************/
/* CLKGEN :: RFM_TOP_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_RFM_TOP_MEMORY_STANDBY_ENABLE_reserved0_MASK   0xfffffffe
#define BCHP_CLKGEN_RFM_TOP_MEMORY_STANDBY_ENABLE_reserved0_SHIFT  1

/* CLKGEN :: RFM_TOP_MEMORY_STANDBY_ENABLE :: RFMA_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_RFM_TOP_MEMORY_STANDBY_ENABLE_RFMA_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_RFM_TOP_MEMORY_STANDBY_ENABLE_RFMA_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *USB_POWER_SWITCH_MEMORY - Usb power switch memory
 ***************************************************************************/
/* CLKGEN :: USB_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_USB_POWER_SWITCH_MEMORY_reserved0_MASK         0xfffffffc
#define BCHP_CLKGEN_USB_POWER_SWITCH_MEMORY_reserved0_SHIFT        2

/* CLKGEN :: USB_POWER_SWITCH_MEMORY :: USB_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_USB_POWER_SWITCH_MEMORY_USB_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_USB_POWER_SWITCH_MEMORY_USB_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *SYS_AON_OBSERVE_CLOCK - Sys aon observe clock
 ***************************************************************************/
/* CLKGEN :: SYS_AON_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_SYS_AON_OBSERVE_CLOCK_reserved0_MASK           0xffffffc0
#define BCHP_CLKGEN_SYS_AON_OBSERVE_CLOCK_reserved0_SHIFT          6

/* CLKGEN :: SYS_AON_OBSERVE_CLOCK :: UPG_AON_ENABLE_OBSERVE_CLOCK [05:05] */
#define BCHP_CLKGEN_SYS_AON_OBSERVE_CLOCK_UPG_AON_ENABLE_OBSERVE_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_SYS_AON_OBSERVE_CLOCK_UPG_AON_ENABLE_OBSERVE_CLOCK_SHIFT 5

/* CLKGEN :: SYS_AON_OBSERVE_CLOCK :: UPG_AON_ENABLE_DIVIDER_OBSERVE_CLOCK [04:04] */
#define BCHP_CLKGEN_SYS_AON_OBSERVE_CLOCK_UPG_AON_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_SYS_AON_OBSERVE_CLOCK_UPG_AON_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 4

/* CLKGEN :: SYS_AON_OBSERVE_CLOCK :: UPG_AON_CONTROL_OBSERVE_CLOCK [03:00] */
#define BCHP_CLKGEN_SYS_AON_OBSERVE_CLOCK_UPG_AON_CONTROL_OBSERVE_CLOCK_MASK 0x0000000f
#define BCHP_CLKGEN_SYS_AON_OBSERVE_CLOCK_UPG_AON_CONTROL_OBSERVE_CLOCK_SHIFT 0

/***************************************************************************
 *GENET_NO_PHY_TOP_RGMII_CLOCK_SELECT - Genet no phy top rgmii clock select
 ***************************************************************************/
/* CLKGEN :: GENET_NO_PHY_TOP_RGMII_CLOCK_SELECT :: reserved0 [31:02] */
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_CLOCK_SELECT_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_CLOCK_SELECT_reserved0_SHIFT 2

/* CLKGEN :: GENET_NO_PHY_TOP_RGMII_CLOCK_SELECT :: GENET_GMII_CLOCK_SELECT [01:01] */
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_CLOCK_SELECT_GENET_GMII_CLOCK_SELECT_MASK 0x00000002
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_CLOCK_SELECT_GENET_GMII_CLOCK_SELECT_SHIFT 1

/* CLKGEN :: GENET_NO_PHY_TOP_RGMII_CLOCK_SELECT :: GENET_CLOCK_SELECT [00:00] */
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_CLOCK_SELECT_GENET_CLOCK_SELECT_MASK 0x00000001
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_CLOCK_SELECT_GENET_CLOCK_SELECT_SHIFT 0

/***************************************************************************
 *HIF_CLOCK_ENABLE - Hif clock enable
 ***************************************************************************/
/* CLKGEN :: HIF_CLOCK_ENABLE :: reserved0 [31:03] */
#define BCHP_CLKGEN_HIF_CLOCK_ENABLE_reserved0_MASK                0xfffffff8
#define BCHP_CLKGEN_HIF_CLOCK_ENABLE_reserved0_SHIFT               3

/* CLKGEN :: HIF_CLOCK_ENABLE :: HIF_SCB_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_HIF_CLOCK_ENABLE_HIF_SCB_CLOCK_ENABLE_MASK     0x00000004
#define BCHP_CLKGEN_HIF_CLOCK_ENABLE_HIF_SCB_CLOCK_ENABLE_SHIFT    2

/* CLKGEN :: HIF_CLOCK_ENABLE :: HIF_216_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_HIF_CLOCK_ENABLE_HIF_216_CLOCK_ENABLE_MASK     0x00000002
#define BCHP_CLKGEN_HIF_CLOCK_ENABLE_HIF_216_CLOCK_ENABLE_SHIFT    1

/* CLKGEN :: HIF_CLOCK_ENABLE :: HIF_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_HIF_CLOCK_ENABLE_HIF_108_CLOCK_ENABLE_MASK     0x00000001
#define BCHP_CLKGEN_HIF_CLOCK_ENABLE_HIF_108_CLOCK_ENABLE_SHIFT    0

/***************************************************************************
 *MEMSYS_32_POWER_SWITCH_MEMORY - Memsys 32 power switch memory
 ***************************************************************************/
/* CLKGEN :: MEMSYS_32_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_MEMSYS_32_POWER_SWITCH_MEMORY_reserved0_MASK   0xfffffffc
#define BCHP_CLKGEN_MEMSYS_32_POWER_SWITCH_MEMORY_reserved0_SHIFT  2

/* CLKGEN :: MEMSYS_32_POWER_SWITCH_MEMORY :: DDR_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_MEMSYS_32_POWER_SWITCH_MEMORY_DDR_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_MEMSYS_32_POWER_SWITCH_MEMORY_DDR_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *DS_TOPA_OBSERVE_CLOCK - Ds topa observe clock
 ***************************************************************************/
/* CLKGEN :: DS_TOPA_OBSERVE_CLOCK :: reserved0 [31:01] */
#define BCHP_CLKGEN_DS_TOPA_OBSERVE_CLOCK_reserved0_MASK           0xfffffffe
#define BCHP_CLKGEN_DS_TOPA_OBSERVE_CLOCK_reserved0_SHIFT          1

/* CLKGEN :: DS_TOPA_OBSERVE_CLOCK :: DS_A_ENABLE_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_DS_TOPA_OBSERVE_CLOCK_DS_A_ENABLE_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_DS_TOPA_OBSERVE_CLOCK_DS_A_ENABLE_OBSERVE_CLOCK_SHIFT 0

/***************************************************************************
 *GRAPHICS_MEMORY_STANDBY_ENABLE - Graphics memory standby enable
 ***************************************************************************/
/* CLKGEN :: GRAPHICS_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_GRAPHICS_MEMORY_STANDBY_ENABLE_reserved0_MASK  0xfffffffe
#define BCHP_CLKGEN_GRAPHICS_MEMORY_STANDBY_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: GRAPHICS_MEMORY_STANDBY_ENABLE :: GFX_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_GRAPHICS_MEMORY_STANDBY_ENABLE_GFX_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_GRAPHICS_MEMORY_STANDBY_ENABLE_GFX_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *DVP_HT_ENABLE - Dvp ht enable
 ***************************************************************************/
/* CLKGEN :: DVP_HT_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_DVP_HT_ENABLE_reserved0_MASK                   0xfffffffe
#define BCHP_CLKGEN_DVP_HT_ENABLE_reserved0_SHIFT                  1

/* CLKGEN :: DVP_HT_ENABLE :: DVPHT_CLK_MAX_ENABLE [00:00] */
#define BCHP_CLKGEN_DVP_HT_ENABLE_DVPHT_CLK_MAX_ENABLE_MASK        0x00000001
#define BCHP_CLKGEN_DVP_HT_ENABLE_DVPHT_CLK_MAX_ENABLE_SHIFT       0

/***************************************************************************
 *CORE_XPT_MEMORY_STANDBY_ENABLE - Core xpt memory standby enable
 ***************************************************************************/
/* CLKGEN :: CORE_XPT_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_CORE_XPT_MEMORY_STANDBY_ENABLE_reserved0_MASK  0xfffffffe
#define BCHP_CLKGEN_CORE_XPT_MEMORY_STANDBY_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: CORE_XPT_MEMORY_STANDBY_ENABLE :: XPT_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_CORE_XPT_MEMORY_STANDBY_ENABLE_XPT_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_CORE_XPT_MEMORY_STANDBY_ENABLE_XPT_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *GRAPHICS_POWER_SWITCH_MEMORY - Graphics power switch memory
 ***************************************************************************/
/* CLKGEN :: GRAPHICS_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_GRAPHICS_POWER_SWITCH_MEMORY_reserved0_MASK    0xfffffffc
#define BCHP_CLKGEN_GRAPHICS_POWER_SWITCH_MEMORY_reserved0_SHIFT   2

/* CLKGEN :: GRAPHICS_POWER_SWITCH_MEMORY :: GFX_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_GRAPHICS_POWER_SWITCH_MEMORY_GFX_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_GRAPHICS_POWER_SWITCH_MEMORY_GFX_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *VEC_AIO_TOP_MEMORY_STANDBY_ENABLE_A - Vec aio top memory standby enable a
 ***************************************************************************/
/* CLKGEN :: VEC_AIO_TOP_MEMORY_STANDBY_ENABLE_A :: reserved0 [31:01] */
#define BCHP_CLKGEN_VEC_AIO_TOP_MEMORY_STANDBY_ENABLE_A_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_VEC_AIO_TOP_MEMORY_STANDBY_ENABLE_A_reserved0_SHIFT 1

/* CLKGEN :: VEC_AIO_TOP_MEMORY_STANDBY_ENABLE_A :: VEC_MEMORY_STANDBY_ENABLE_A [00:00] */
#define BCHP_CLKGEN_VEC_AIO_TOP_MEMORY_STANDBY_ENABLE_A_VEC_MEMORY_STANDBY_ENABLE_A_MASK 0x00000001
#define BCHP_CLKGEN_VEC_AIO_TOP_MEMORY_STANDBY_ENABLE_A_VEC_MEMORY_STANDBY_ENABLE_A_SHIFT 0

/***************************************************************************
 *MOCA_TOP_MEMORY_STANDBY_ENABLE - Moca top memory standby enable
 ***************************************************************************/
/* CLKGEN :: MOCA_TOP_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_MOCA_TOP_MEMORY_STANDBY_ENABLE_reserved0_MASK  0xfffffffe
#define BCHP_CLKGEN_MOCA_TOP_MEMORY_STANDBY_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: MOCA_TOP_MEMORY_STANDBY_ENABLE :: MOCA_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_MOCA_TOP_MEMORY_STANDBY_ENABLE_MOCA_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_MOCA_TOP_MEMORY_STANDBY_ENABLE_MOCA_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *DS_TOPA_POWER_SWITCH_MEMORY - Ds topa power switch memory
 ***************************************************************************/
/* CLKGEN :: DS_TOPA_POWER_SWITCH_MEMORY :: reserved0 [31:08] */
#define BCHP_CLKGEN_DS_TOPA_POWER_SWITCH_MEMORY_reserved0_MASK     0xffffff00
#define BCHP_CLKGEN_DS_TOPA_POWER_SWITCH_MEMORY_reserved0_SHIFT    8

/* CLKGEN :: DS_TOPA_POWER_SWITCH_MEMORY :: DS_A3_POWER_SWITCH_MEMORY [07:06] */
#define BCHP_CLKGEN_DS_TOPA_POWER_SWITCH_MEMORY_DS_A3_POWER_SWITCH_MEMORY_MASK 0x000000c0
#define BCHP_CLKGEN_DS_TOPA_POWER_SWITCH_MEMORY_DS_A3_POWER_SWITCH_MEMORY_SHIFT 6

/* CLKGEN :: DS_TOPA_POWER_SWITCH_MEMORY :: DS_A2_POWER_SWITCH_MEMORY [05:04] */
#define BCHP_CLKGEN_DS_TOPA_POWER_SWITCH_MEMORY_DS_A2_POWER_SWITCH_MEMORY_MASK 0x00000030
#define BCHP_CLKGEN_DS_TOPA_POWER_SWITCH_MEMORY_DS_A2_POWER_SWITCH_MEMORY_SHIFT 4

/* CLKGEN :: DS_TOPA_POWER_SWITCH_MEMORY :: DS_A1_POWER_SWITCH_MEMORY [03:02] */
#define BCHP_CLKGEN_DS_TOPA_POWER_SWITCH_MEMORY_DS_A1_POWER_SWITCH_MEMORY_MASK 0x0000000c
#define BCHP_CLKGEN_DS_TOPA_POWER_SWITCH_MEMORY_DS_A1_POWER_SWITCH_MEMORY_SHIFT 2

/* CLKGEN :: DS_TOPA_POWER_SWITCH_MEMORY :: DS_A0_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_DS_TOPA_POWER_SWITCH_MEMORY_DS_A0_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_DS_TOPA_POWER_SWITCH_MEMORY_DS_A0_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *MOCA_TOP_OBSERVE_CLOCK - Moca top observe clock
 ***************************************************************************/
/* CLKGEN :: MOCA_TOP_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_MOCA_TOP_OBSERVE_CLOCK_reserved0_MASK          0xffffffc0
#define BCHP_CLKGEN_MOCA_TOP_OBSERVE_CLOCK_reserved0_SHIFT         6

/* CLKGEN :: MOCA_TOP_OBSERVE_CLOCK :: MOCA_ENABLE_OBSERVE_CLOCK [05:05] */
#define BCHP_CLKGEN_MOCA_TOP_OBSERVE_CLOCK_MOCA_ENABLE_OBSERVE_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_MOCA_TOP_OBSERVE_CLOCK_MOCA_ENABLE_OBSERVE_CLOCK_SHIFT 5

/* CLKGEN :: MOCA_TOP_OBSERVE_CLOCK :: MOCA_ENABLE_DIVIDER_OBSERVE_CLOCK [04:04] */
#define BCHP_CLKGEN_MOCA_TOP_OBSERVE_CLOCK_MOCA_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_MOCA_TOP_OBSERVE_CLOCK_MOCA_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 4

/* CLKGEN :: MOCA_TOP_OBSERVE_CLOCK :: MOCA_CONTROL_OBSERVE_CLOCK [03:00] */
#define BCHP_CLKGEN_MOCA_TOP_OBSERVE_CLOCK_MOCA_CONTROL_OBSERVE_CLOCK_MASK 0x0000000f
#define BCHP_CLKGEN_MOCA_TOP_OBSERVE_CLOCK_MOCA_CONTROL_OBSERVE_CLOCK_SHIFT 0

/***************************************************************************
 *DS_WFE_TOP_CLOCK_ENABLE - Ds wfe top clock enable
 ***************************************************************************/
/* CLKGEN :: DS_WFE_TOP_CLOCK_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_DS_WFE_TOP_CLOCK_ENABLE_reserved0_MASK         0xfffffffe
#define BCHP_CLKGEN_DS_WFE_TOP_CLOCK_ENABLE_reserved0_SHIFT        1

/* CLKGEN :: DS_WFE_TOP_CLOCK_ENABLE :: WFE_SCB_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_DS_WFE_TOP_CLOCK_ENABLE_WFE_SCB_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_DS_WFE_TOP_CLOCK_ENABLE_WFE_SCB_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *DVP_HT_POWER_SWITCH_MEMORY - Dvp ht power switch memory
 ***************************************************************************/
/* CLKGEN :: DVP_HT_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_DVP_HT_POWER_SWITCH_MEMORY_reserved0_MASK      0xfffffffc
#define BCHP_CLKGEN_DVP_HT_POWER_SWITCH_MEMORY_reserved0_SHIFT     2

/* CLKGEN :: DVP_HT_POWER_SWITCH_MEMORY :: DVPHT_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_DVP_HT_POWER_SWITCH_MEMORY_DVPHT_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_DVP_HT_POWER_SWITCH_MEMORY_DVPHT_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *RFM_TOP_OBSERVE_CLOCK - Rfm top observe clock
 ***************************************************************************/
/* CLKGEN :: RFM_TOP_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_RFM_TOP_OBSERVE_CLOCK_reserved0_MASK           0xffffffc0
#define BCHP_CLKGEN_RFM_TOP_OBSERVE_CLOCK_reserved0_SHIFT          6

/* CLKGEN :: RFM_TOP_OBSERVE_CLOCK :: RFM_ENABLE_OBSERVE_CLOCK [05:05] */
#define BCHP_CLKGEN_RFM_TOP_OBSERVE_CLOCK_RFM_ENABLE_OBSERVE_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_RFM_TOP_OBSERVE_CLOCK_RFM_ENABLE_OBSERVE_CLOCK_SHIFT 5

/* CLKGEN :: RFM_TOP_OBSERVE_CLOCK :: RFM_ENABLE_DIVIDER_OBSERVE_CLOCK [04:04] */
#define BCHP_CLKGEN_RFM_TOP_OBSERVE_CLOCK_RFM_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_RFM_TOP_OBSERVE_CLOCK_RFM_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 4

/* CLKGEN :: RFM_TOP_OBSERVE_CLOCK :: RFM_CONTROL_OBSERVE_CLOCK [03:00] */
#define BCHP_CLKGEN_RFM_TOP_OBSERVE_CLOCK_RFM_CONTROL_OBSERVE_CLOCK_MASK 0x0000000f
#define BCHP_CLKGEN_RFM_TOP_OBSERVE_CLOCK_RFM_CONTROL_OBSERVE_CLOCK_SHIFT 0

/***************************************************************************
 *ANA_XTAL_LOW_CUR_40G_M7FC_GISB_CONTROL - Ana xtal low cur 40g m7fc gisb control
 ***************************************************************************/
/* CLKGEN :: ANA_XTAL_LOW_CUR_40G_M7FC_GISB_CONTROL :: reserved0 [31:05] */
#define BCHP_CLKGEN_ANA_XTAL_LOW_CUR_40G_M7FC_GISB_CONTROL_reserved0_MASK 0xffffffe0
#define BCHP_CLKGEN_ANA_XTAL_LOW_CUR_40G_M7FC_GISB_CONTROL_reserved0_SHIFT 5

/* CLKGEN :: ANA_XTAL_LOW_CUR_40G_M7FC_GISB_CONTROL :: OSC_TEST_SELECT_GISB_CONTROL [04:04] */
#define BCHP_CLKGEN_ANA_XTAL_LOW_CUR_40G_M7FC_GISB_CONTROL_OSC_TEST_SELECT_GISB_CONTROL_MASK 0x00000010
#define BCHP_CLKGEN_ANA_XTAL_LOW_CUR_40G_M7FC_GISB_CONTROL_OSC_TEST_SELECT_GISB_CONTROL_SHIFT 4

/* CLKGEN :: ANA_XTAL_LOW_CUR_40G_M7FC_GISB_CONTROL :: OSC_SELECT_CURRENT_GISB_CONTROL [03:03] */
#define BCHP_CLKGEN_ANA_XTAL_LOW_CUR_40G_M7FC_GISB_CONTROL_OSC_SELECT_CURRENT_GISB_CONTROL_MASK 0x00000008
#define BCHP_CLKGEN_ANA_XTAL_LOW_CUR_40G_M7FC_GISB_CONTROL_OSC_SELECT_CURRENT_GISB_CONTROL_SHIFT 3

/* CLKGEN :: ANA_XTAL_LOW_CUR_40G_M7FC_GISB_CONTROL :: OSC_D2CBIAS_GISB_CONTROL [02:00] */
#define BCHP_CLKGEN_ANA_XTAL_LOW_CUR_40G_M7FC_GISB_CONTROL_OSC_D2CBIAS_GISB_CONTROL_MASK 0x00000007
#define BCHP_CLKGEN_ANA_XTAL_LOW_CUR_40G_M7FC_GISB_CONTROL_OSC_D2CBIAS_GISB_CONTROL_SHIFT 0

/***************************************************************************
 *DSMAC_FPM_TOP_POWER_SWITCH_MEMORY - Dsmac fpm top power switch memory
 ***************************************************************************/
/* CLKGEN :: DSMAC_FPM_TOP_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_DSMAC_FPM_TOP_POWER_SWITCH_MEMORY_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_DSMAC_FPM_TOP_POWER_SWITCH_MEMORY_reserved0_SHIFT 2

/* CLKGEN :: DSMAC_FPM_TOP_POWER_SWITCH_MEMORY :: DFP_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_DSMAC_FPM_TOP_POWER_SWITCH_MEMORY_DFP_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_DSMAC_FPM_TOP_POWER_SWITCH_MEMORY_DFP_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *GENET_NO_PHY_TOP_RGMII_OBSERVE_CLOCK - Genet no phy top rgmii observe clock
 ***************************************************************************/
/* CLKGEN :: GENET_NO_PHY_TOP_RGMII_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_OBSERVE_CLOCK_reserved0_MASK 0xffffffc0
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_OBSERVE_CLOCK_reserved0_SHIFT 6

/* CLKGEN :: GENET_NO_PHY_TOP_RGMII_OBSERVE_CLOCK :: GENET_ENABLE_OBSERVE_CLOCK [05:05] */
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_OBSERVE_CLOCK_GENET_ENABLE_OBSERVE_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_OBSERVE_CLOCK_GENET_ENABLE_OBSERVE_CLOCK_SHIFT 5

/* CLKGEN :: GENET_NO_PHY_TOP_RGMII_OBSERVE_CLOCK :: GENET_ENABLE_DIVIDER_OBSERVE_CLOCK [04:04] */
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_OBSERVE_CLOCK_GENET_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_OBSERVE_CLOCK_GENET_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 4

/* CLKGEN :: GENET_NO_PHY_TOP_RGMII_OBSERVE_CLOCK :: GENET_CONTROL_OBSERVE_CLOCK [03:00] */
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_OBSERVE_CLOCK_GENET_CONTROL_OBSERVE_CLOCK_MASK 0x0000000f
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_OBSERVE_CLOCK_GENET_CONTROL_OBSERVE_CLOCK_SHIFT 0

/***************************************************************************
 *TOP1394_CLOCK_ENABLE - Top1394 clock enable
 ***************************************************************************/
/* CLKGEN :: TOP1394_CLOCK_ENABLE :: reserved0 [31:02] */
#define BCHP_CLKGEN_TOP1394_CLOCK_ENABLE_reserved0_MASK            0xfffffffc
#define BCHP_CLKGEN_TOP1394_CLOCK_ENABLE_reserved0_SHIFT           2

/* CLKGEN :: TOP1394_CLOCK_ENABLE :: TOP1394_SCB_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_TOP1394_CLOCK_ENABLE_TOP1394_SCB_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_TOP1394_CLOCK_ENABLE_TOP1394_SCB_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: TOP1394_CLOCK_ENABLE :: TOP1394_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_TOP1394_CLOCK_ENABLE_TOP1394_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_TOP1394_CLOCK_ENABLE_TOP1394_108_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *DS_TOPB_POWER_SWITCH_MEMORY - Ds topb power switch memory
 ***************************************************************************/
/* CLKGEN :: DS_TOPB_POWER_SWITCH_MEMORY :: reserved0 [31:08] */
#define BCHP_CLKGEN_DS_TOPB_POWER_SWITCH_MEMORY_reserved0_MASK     0xffffff00
#define BCHP_CLKGEN_DS_TOPB_POWER_SWITCH_MEMORY_reserved0_SHIFT    8

/* CLKGEN :: DS_TOPB_POWER_SWITCH_MEMORY :: DS_B3_POWER_SWITCH_MEMORY [07:06] */
#define BCHP_CLKGEN_DS_TOPB_POWER_SWITCH_MEMORY_DS_B3_POWER_SWITCH_MEMORY_MASK 0x000000c0
#define BCHP_CLKGEN_DS_TOPB_POWER_SWITCH_MEMORY_DS_B3_POWER_SWITCH_MEMORY_SHIFT 6

/* CLKGEN :: DS_TOPB_POWER_SWITCH_MEMORY :: DS_B2_POWER_SWITCH_MEMORY [05:04] */
#define BCHP_CLKGEN_DS_TOPB_POWER_SWITCH_MEMORY_DS_B2_POWER_SWITCH_MEMORY_MASK 0x00000030
#define BCHP_CLKGEN_DS_TOPB_POWER_SWITCH_MEMORY_DS_B2_POWER_SWITCH_MEMORY_SHIFT 4

/* CLKGEN :: DS_TOPB_POWER_SWITCH_MEMORY :: DS_B1_POWER_SWITCH_MEMORY [03:02] */
#define BCHP_CLKGEN_DS_TOPB_POWER_SWITCH_MEMORY_DS_B1_POWER_SWITCH_MEMORY_MASK 0x0000000c
#define BCHP_CLKGEN_DS_TOPB_POWER_SWITCH_MEMORY_DS_B1_POWER_SWITCH_MEMORY_SHIFT 2

/* CLKGEN :: DS_TOPB_POWER_SWITCH_MEMORY :: DS_B0_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_DS_TOPB_POWER_SWITCH_MEMORY_DS_B0_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_DS_TOPB_POWER_SWITCH_MEMORY_DS_B0_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *SATA3_TOP_CLOCK_ENABLE - Sata3 top clock enable
 ***************************************************************************/
/* CLKGEN :: SATA3_TOP_CLOCK_ENABLE :: reserved0 [31:02] */
#define BCHP_CLKGEN_SATA3_TOP_CLOCK_ENABLE_reserved0_MASK          0xfffffffc
#define BCHP_CLKGEN_SATA3_TOP_CLOCK_ENABLE_reserved0_SHIFT         2

/* CLKGEN :: SATA3_TOP_CLOCK_ENABLE :: SATA3_SCB_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_SATA3_TOP_CLOCK_ENABLE_SATA3_SCB_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_SATA3_TOP_CLOCK_ENABLE_SATA3_SCB_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: SATA3_TOP_CLOCK_ENABLE :: SATA3_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_SATA3_TOP_CLOCK_ENABLE_SATA3_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SATA3_TOP_CLOCK_ENABLE_SATA3_108_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *RFM_TOP_CLOCK_ENABLE - Rfm top clock enable
 ***************************************************************************/
/* CLKGEN :: RFM_TOP_CLOCK_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_RFM_TOP_CLOCK_ENABLE_reserved0_MASK            0xfffffffe
#define BCHP_CLKGEN_RFM_TOP_CLOCK_ENABLE_reserved0_SHIFT           1

/* CLKGEN :: RFM_TOP_CLOCK_ENABLE :: RFM_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_RFM_TOP_CLOCK_ENABLE_RFM_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_RFM_TOP_CLOCK_ENABLE_RFM_108_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *VEC_AIO_TOP_OBSERVE_CLOCK - Vec aio top observe clock
 ***************************************************************************/
/* CLKGEN :: VEC_AIO_TOP_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_VEC_AIO_TOP_OBSERVE_CLOCK_reserved0_MASK       0xffffffc0
#define BCHP_CLKGEN_VEC_AIO_TOP_OBSERVE_CLOCK_reserved0_SHIFT      6

/* CLKGEN :: VEC_AIO_TOP_OBSERVE_CLOCK :: VEC_AIO_ENABLE_OBSERVE_CLOCK [05:05] */
#define BCHP_CLKGEN_VEC_AIO_TOP_OBSERVE_CLOCK_VEC_AIO_ENABLE_OBSERVE_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_VEC_AIO_TOP_OBSERVE_CLOCK_VEC_AIO_ENABLE_OBSERVE_CLOCK_SHIFT 5

/* CLKGEN :: VEC_AIO_TOP_OBSERVE_CLOCK :: VEC_AIO_ENABLE_DIVIDER_OBSERVE_CLOCK [04:04] */
#define BCHP_CLKGEN_VEC_AIO_TOP_OBSERVE_CLOCK_VEC_AIO_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_VEC_AIO_TOP_OBSERVE_CLOCK_VEC_AIO_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 4

/* CLKGEN :: VEC_AIO_TOP_OBSERVE_CLOCK :: VEC_AIO_CONTROL_OBSERVE_CLOCK [03:00] */
#define BCHP_CLKGEN_VEC_AIO_TOP_OBSERVE_CLOCK_VEC_AIO_CONTROL_OBSERVE_CLOCK_MASK 0x0000000f
#define BCHP_CLKGEN_VEC_AIO_TOP_OBSERVE_CLOCK_VEC_AIO_CONTROL_OBSERVE_CLOCK_SHIFT 0

/***************************************************************************
 *VEC_AIO_TOP_POWER_SWITCH_MEMORY_A - Vec aio top power switch memory a
 ***************************************************************************/
/* CLKGEN :: VEC_AIO_TOP_POWER_SWITCH_MEMORY_A :: reserved0 [31:02] */
#define BCHP_CLKGEN_VEC_AIO_TOP_POWER_SWITCH_MEMORY_A_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_VEC_AIO_TOP_POWER_SWITCH_MEMORY_A_reserved0_SHIFT 2

/* CLKGEN :: VEC_AIO_TOP_POWER_SWITCH_MEMORY_A :: VEC_POWER_SWITCH_MEMORY_A [01:00] */
#define BCHP_CLKGEN_VEC_AIO_TOP_POWER_SWITCH_MEMORY_A_VEC_POWER_SWITCH_MEMORY_A_MASK 0x00000003
#define BCHP_CLKGEN_VEC_AIO_TOP_POWER_SWITCH_MEMORY_A_VEC_POWER_SWITCH_MEMORY_A_SHIFT 0

/***************************************************************************
 *SATA3_TOP_MEMORY_STANDBY_ENABLE - Sata3 top memory standby enable
 ***************************************************************************/
/* CLKGEN :: SATA3_TOP_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_SATA3_TOP_MEMORY_STANDBY_ENABLE_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_SATA3_TOP_MEMORY_STANDBY_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: SATA3_TOP_MEMORY_STANDBY_ENABLE :: SATA3_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_SATA3_TOP_MEMORY_STANDBY_ENABLE_SATA3_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SATA3_TOP_MEMORY_STANDBY_ENABLE_SATA3_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *GENET_NO_PHY_TOP_RGMII_POWER_SWITCH_MEMORY_A - Genet no phy top rgmii power switch memory a
 ***************************************************************************/
/* CLKGEN :: GENET_NO_PHY_TOP_RGMII_POWER_SWITCH_MEMORY_A :: reserved0 [31:02] */
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_POWER_SWITCH_MEMORY_A_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_POWER_SWITCH_MEMORY_A_reserved0_SHIFT 2

/* CLKGEN :: GENET_NO_PHY_TOP_RGMII_POWER_SWITCH_MEMORY_A :: GENET_POWER_SWITCH_MEMORY_A [01:00] */
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_POWER_SWITCH_MEMORY_A_GENET_POWER_SWITCH_MEMORY_A_MASK 0x00000003
#define BCHP_CLKGEN_GENET_NO_PHY_TOP_RGMII_POWER_SWITCH_MEMORY_A_GENET_POWER_SWITCH_MEMORY_A_SHIFT 0

/***************************************************************************
 *BNM_CLKRST_CLOCK_ENABLE - Bnm clkrst clock enable
 ***************************************************************************/
/* CLKGEN :: BNM_CLKRST_CLOCK_ENABLE :: reserved0 [31:06] */
#define BCHP_CLKGEN_BNM_CLKRST_CLOCK_ENABLE_reserved0_MASK         0xffffffc0
#define BCHP_CLKGEN_BNM_CLKRST_CLOCK_ENABLE_reserved0_SHIFT        6

/* CLKGEN :: BNM_CLKRST_CLOCK_ENABLE :: CRP_US_CLOCK_ENABLE [05:05] */
#define BCHP_CLKGEN_BNM_CLKRST_CLOCK_ENABLE_CRP_US_CLOCK_ENABLE_MASK 0x00000020
#define BCHP_CLKGEN_BNM_CLKRST_CLOCK_ENABLE_CRP_US_CLOCK_ENABLE_SHIFT 5

/* CLKGEN :: BNM_CLKRST_CLOCK_ENABLE :: CRP_OB_RBUS_CLOCK_ENABLE [04:04] */
#define BCHP_CLKGEN_BNM_CLKRST_CLOCK_ENABLE_CRP_OB_RBUS_CLOCK_ENABLE_MASK 0x00000010
#define BCHP_CLKGEN_BNM_CLKRST_CLOCK_ENABLE_CRP_OB_RBUS_CLOCK_ENABLE_SHIFT 4

/* CLKGEN :: BNM_CLKRST_CLOCK_ENABLE :: CRP_MIPS_UBUS_CLOCK_ENABLE [03:03] */
#define BCHP_CLKGEN_BNM_CLKRST_CLOCK_ENABLE_CRP_MIPS_UBUS_CLOCK_ENABLE_MASK 0x00000008
#define BCHP_CLKGEN_BNM_CLKRST_CLOCK_ENABLE_CRP_MIPS_UBUS_CLOCK_ENABLE_SHIFT 3

/* CLKGEN :: BNM_CLKRST_CLOCK_ENABLE :: CRP_DS_WFE_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_BNM_CLKRST_CLOCK_ENABLE_CRP_DS_WFE_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_BNM_CLKRST_CLOCK_ENABLE_CRP_DS_WFE_CLOCK_ENABLE_SHIFT 2

/* CLKGEN :: BNM_CLKRST_CLOCK_ENABLE :: CRP_DS1_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_BNM_CLKRST_CLOCK_ENABLE_CRP_DS1_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_BNM_CLKRST_CLOCK_ENABLE_CRP_DS1_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: BNM_CLKRST_CLOCK_ENABLE :: CRP_DS0_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_BNM_CLKRST_CLOCK_ENABLE_CRP_DS0_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_BNM_CLKRST_CLOCK_ENABLE_CRP_DS0_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *TOP1394_MEMORY_STANDBY_ENABLE - Top1394 memory standby enable
 ***************************************************************************/
/* CLKGEN :: TOP1394_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_TOP1394_MEMORY_STANDBY_ENABLE_reserved0_MASK   0xfffffffe
#define BCHP_CLKGEN_TOP1394_MEMORY_STANDBY_ENABLE_reserved0_SHIFT  1

/* CLKGEN :: TOP1394_MEMORY_STANDBY_ENABLE :: SYS_CTRL_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_TOP1394_MEMORY_STANDBY_ENABLE_SYS_CTRL_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_TOP1394_MEMORY_STANDBY_ENABLE_SYS_CTRL_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *SECTOP_MEMORY_STANDBY_ENABLE - Sectop memory standby enable
 ***************************************************************************/
/* CLKGEN :: SECTOP_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_SECTOP_MEMORY_STANDBY_ENABLE_reserved0_MASK    0xfffffffe
#define BCHP_CLKGEN_SECTOP_MEMORY_STANDBY_ENABLE_reserved0_SHIFT   1

/* CLKGEN :: SECTOP_MEMORY_STANDBY_ENABLE :: SECTOP_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_SECTOP_MEMORY_STANDBY_ENABLE_SECTOP_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SECTOP_MEMORY_STANDBY_ENABLE_SECTOP_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *TOP1394_OBSERVE_CLOCK - Top1394 observe clock
 ***************************************************************************/
/* CLKGEN :: TOP1394_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_TOP1394_OBSERVE_CLOCK_reserved0_MASK           0xffffffc0
#define BCHP_CLKGEN_TOP1394_OBSERVE_CLOCK_reserved0_SHIFT          6

/* CLKGEN :: TOP1394_OBSERVE_CLOCK :: TOP1394_ENABLE_OBSERVE_CLOCK [05:05] */
#define BCHP_CLKGEN_TOP1394_OBSERVE_CLOCK_TOP1394_ENABLE_OBSERVE_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_TOP1394_OBSERVE_CLOCK_TOP1394_ENABLE_OBSERVE_CLOCK_SHIFT 5

/* CLKGEN :: TOP1394_OBSERVE_CLOCK :: TOP1394_ENABLE_DIVIDER_OBSERVE_CLOCK [04:04] */
#define BCHP_CLKGEN_TOP1394_OBSERVE_CLOCK_TOP1394_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_TOP1394_OBSERVE_CLOCK_TOP1394_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 4

/* CLKGEN :: TOP1394_OBSERVE_CLOCK :: TOP1394_CONTROL_OBSERVE_CLOCK [03:00] */
#define BCHP_CLKGEN_TOP1394_OBSERVE_CLOCK_TOP1394_CONTROL_OBSERVE_CLOCK_MASK 0x0000000f
#define BCHP_CLKGEN_TOP1394_OBSERVE_CLOCK_TOP1394_CONTROL_OBSERVE_CLOCK_SHIFT 0

/***************************************************************************
 *DVP_HT_MEMORY_STANDBY_ENABLE - Dvp ht memory standby enable
 ***************************************************************************/
/* CLKGEN :: DVP_HT_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_DVP_HT_MEMORY_STANDBY_ENABLE_reserved0_MASK    0xfffffffe
#define BCHP_CLKGEN_DVP_HT_MEMORY_STANDBY_ENABLE_reserved0_SHIFT   1

/* CLKGEN :: DVP_HT_MEMORY_STANDBY_ENABLE :: DVPHT_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_DVP_HT_MEMORY_STANDBY_ENABLE_DVPHT_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_DVP_HT_MEMORY_STANDBY_ENABLE_DVPHT_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *CORE_XPT_OBSERVE_CLOCK - Core xpt observe clock
 ***************************************************************************/
/* CLKGEN :: CORE_XPT_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_CORE_XPT_OBSERVE_CLOCK_reserved0_MASK          0xffffffc0
#define BCHP_CLKGEN_CORE_XPT_OBSERVE_CLOCK_reserved0_SHIFT         6

/* CLKGEN :: CORE_XPT_OBSERVE_CLOCK :: XPT_ENABLE_OBSERVE_CLOCK [05:05] */
#define BCHP_CLKGEN_CORE_XPT_OBSERVE_CLOCK_XPT_ENABLE_OBSERVE_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_CORE_XPT_OBSERVE_CLOCK_XPT_ENABLE_OBSERVE_CLOCK_SHIFT 5

/* CLKGEN :: CORE_XPT_OBSERVE_CLOCK :: XPT_ENABLE_DIVIDER_OBSERVE_CLOCK [04:04] */
#define BCHP_CLKGEN_CORE_XPT_OBSERVE_CLOCK_XPT_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_CORE_XPT_OBSERVE_CLOCK_XPT_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 4

/* CLKGEN :: CORE_XPT_OBSERVE_CLOCK :: XPT_CONTROL_OBSERVE_CLOCK [03:00] */
#define BCHP_CLKGEN_CORE_XPT_OBSERVE_CLOCK_XPT_CONTROL_OBSERVE_CLOCK_MASK 0x0000000f
#define BCHP_CLKGEN_CORE_XPT_OBSERVE_CLOCK_XPT_CONTROL_OBSERVE_CLOCK_SHIFT 0

#endif /* #ifndef BCHP_CLKGEN_H__ */

/* End of File */
