INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/240163/Documents/digital-electronics-1/digital-electronics-1/labs/05-ffs/counter/counter.sim/sim_1/synth/timing/xsim/tb_cnt_up_down_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt_up_down
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/240163/Documents/digital-electronics-1/digital-electronics-1/labs/05-ffs/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_cnt_up_down'
