--
--	Conversion of 00_Basic_Tx.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Wed Jan 16 12:39:38 2019
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__MISO_net_0 : bit;
SIGNAL zero : bit;
SIGNAL Net_19 : bit;
SIGNAL tmpIO_0__MISO_net_0 : bit;
TERMINAL tmpSIOVREF__MISO_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__MISO_net_0 : bit;
SIGNAL tmpOE__SS_net_0 : bit;
SIGNAL tmpFB_0__SS_net_0 : bit;
SIGNAL tmpIO_0__SS_net_0 : bit;
TERMINAL tmpSIOVREF__SS_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SS_net_0 : bit;
SIGNAL tmpOE__IRQ_net_0 : bit;
SIGNAL tmpFB_0__IRQ_net_0 : bit;
SIGNAL tmpIO_0__IRQ_net_0 : bit;
TERMINAL tmpSIOVREF__IRQ_net_0 : bit;
SIGNAL Net_23 : bit;
SIGNAL tmpOE__CE_net_0 : bit;
SIGNAL tmpFB_0__CE_net_0 : bit;
SIGNAL tmpIO_0__CE_net_0 : bit;
TERMINAL tmpSIOVREF__CE_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CE_net_0 : bit;
SIGNAL Net_31 : bit;
SIGNAL \UART:Net_9\ : bit;
SIGNAL Net_32 : bit;
SIGNAL \UART:Net_61\ : bit;
SIGNAL \UART:BUART:clock_op\ : bit;
SIGNAL \UART:BUART:reset_reg\ : bit;
SIGNAL Net_29 : bit;
SIGNAL \UART:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART:BUART:FinalParityType_1\ : bit;
SIGNAL \UART:BUART:FinalParityType_0\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART:BUART:reset_sr\ : bit;
SIGNAL \UART:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_25 : bit;
SIGNAL \UART:BUART:txn\ : bit;
SIGNAL \UART:BUART:tx_interrupt_out\ : bit;
SIGNAL \UART:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART:BUART:tx_state_1\ : bit;
SIGNAL \UART:BUART:tx_state_0\ : bit;
SIGNAL \UART:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART:BUART:tx_shift_out\ : bit;
SIGNAL \UART:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:counter_load_not\ : bit;
SIGNAL \UART:BUART:tx_state_2\ : bit;
SIGNAL \UART:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART:BUART:tx_counter_dp\ : bit;
SIGNAL \UART:BUART:sc_out_7\ : bit;
SIGNAL \UART:BUART:sc_out_6\ : bit;
SIGNAL \UART:BUART:sc_out_5\ : bit;
SIGNAL \UART:BUART:sc_out_4\ : bit;
SIGNAL \UART:BUART:sc_out_3\ : bit;
SIGNAL \UART:BUART:sc_out_2\ : bit;
SIGNAL \UART:BUART:sc_out_1\ : bit;
SIGNAL \UART:BUART:sc_out_0\ : bit;
SIGNAL \UART:BUART:tx_counter_tc\ : bit;
SIGNAL \UART:BUART:tx_status_6\ : bit;
SIGNAL \UART:BUART:tx_status_5\ : bit;
SIGNAL \UART:BUART:tx_status_4\ : bit;
SIGNAL \UART:BUART:tx_status_0\ : bit;
SIGNAL \UART:BUART:tx_status_1\ : bit;
SIGNAL \UART:BUART:tx_status_2\ : bit;
SIGNAL \UART:BUART:tx_status_3\ : bit;
SIGNAL Net_27 : bit;
SIGNAL \UART:BUART:tx_bitclk\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART:BUART:tx_mark\ : bit;
SIGNAL \UART:BUART:tx_parity_bit\ : bit;
SIGNAL \UART:BUART:rx_addressmatch\ : bit;
SIGNAL \UART:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART:BUART:rx_state_1\ : bit;
SIGNAL \UART:BUART:rx_state_0\ : bit;
SIGNAL \UART:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART:BUART:rx_postpoll\ : bit;
SIGNAL \UART:BUART:rx_load_fifo\ : bit;
SIGNAL \UART:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART:BUART:hd_shift_out\ : bit;
SIGNAL \UART:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART:BUART:rx_fifofull\ : bit;
SIGNAL \UART:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:rx_counter_load\ : bit;
SIGNAL \UART:BUART:rx_state_3\ : bit;
SIGNAL \UART:BUART:rx_state_2\ : bit;
SIGNAL \UART:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART:BUART:rx_count_2\ : bit;
SIGNAL \UART:BUART:rx_count_1\ : bit;
SIGNAL \UART:BUART:rx_count_0\ : bit;
SIGNAL \UART:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART:BUART:rx_count_6\ : bit;
SIGNAL \UART:BUART:rx_count_5\ : bit;
SIGNAL \UART:BUART:rx_count_4\ : bit;
SIGNAL \UART:BUART:rx_count_3\ : bit;
SIGNAL \UART:BUART:rx_count7_tc\ : bit;
SIGNAL \UART:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART:BUART:rx_bitclk\ : bit;
SIGNAL \UART:BUART:rx_state_stop1_reg\ : bit;
SIGNAL Net_30 : bit;
SIGNAL \UART:BUART:rx_status_0\ : bit;
SIGNAL \UART:BUART:rx_markspace_status\ : bit;
SIGNAL \UART:BUART:rx_status_1\ : bit;
SIGNAL \UART:BUART:rx_status_2\ : bit;
SIGNAL \UART:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART:BUART:rx_status_3\ : bit;
SIGNAL \UART:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART:BUART:rx_status_4\ : bit;
SIGNAL \UART:BUART:rx_status_5\ : bit;
SIGNAL \UART:BUART:rx_status_6\ : bit;
SIGNAL \UART:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_26 : bit;
SIGNAL \UART:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART:BUART:rx_break_status\ : bit;
SIGNAL \UART:BUART:sRX:cmp_vv_vv_MODGEN_1\ : bit;
SIGNAL \UART:BUART:rx_address_detected\ : bit;
SIGNAL \UART:BUART:rx_last\ : bit;
SIGNAL \UART:BUART:rx_parity_bit\ : bit;
SIGNAL \UART:BUART:sRX:cmp_vv_vv_MODGEN_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_1:g2:a0:newa_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_1:g2:a0:newa_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_1:g2:a0:newa_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_1:g2:a0:newa_3\ : bit;
SIGNAL \UART:BUART:sRX:MODIN1_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_1:g2:a0:newa_2\ : bit;
SIGNAL \UART:BUART:sRX:MODIN1_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_1:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:MODIN1_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_1:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODIN1_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_1:g2:a0:newb_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_1:g2:a0:newb_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_1:g2:a0:newb_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_1:g2:a0:newb_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_1:g2:a0:newb_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_1:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_1:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_1:g2:a0:dataa_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_1:g2:a0:dataa_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_1:g2:a0:dataa_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_1:g2:a0:dataa_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_1:g2:a0:dataa_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_1:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_1:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_1:g2:a0:datab_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_1:g2:a0:datab_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_1:g2:a0:datab_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_1:g2:a0:datab_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_1:g2:a0:datab_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_1:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_1:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_1:g2:a0:lta_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_1:g2:a0:gta_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_1:g2:a0:lta_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_1:g2:a0:gta_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_1:g2:a0:lta_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_1:g2:a0:gta_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_1:g2:a0:lta_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_1:g2:a0:gta_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_1:g2:a0:lta_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_1:g2:a0:gta_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_1:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_1:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_1:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_1:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_2:g1:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_2:g1:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_2:g1:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_2:g1:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_2:g1:a0:xeq\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_2:g1:a0:xneq\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_2:g1:a0:xlt\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_2:g1:a0:xlte\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_2:g1:a0:xgt\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_2:g1:a0:xgte\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_2:lt\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_2:lt\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_2:eq\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_2:eq\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_2:gt\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_2:gt\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_2:gte\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_2:gte\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_2:lte\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_2:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_net_0 : bit;
SIGNAL tmpIO_0__Rx_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_net_0 : bit;
SIGNAL tmpOE__Tx_net_0 : bit;
SIGNAL tmpFB_0__Tx_net_0 : bit;
SIGNAL tmpIO_0__Tx_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_net_0 : bit;
SIGNAL tmpOE__LED_net_0 : bit;
SIGNAL tmpFB_0__LED_net_0 : bit;
SIGNAL tmpIO_0__LED_net_0 : bit;
TERMINAL tmpSIOVREF__LED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_net_0 : bit;
SIGNAL tmpOE__MOSI_net_0 : bit;
SIGNAL Net_139 : bit;
SIGNAL tmpFB_0__MOSI_net_0 : bit;
SIGNAL tmpIO_0__MOSI_net_0 : bit;
TERMINAL tmpSIOVREF__MOSI_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MOSI_net_0 : bit;
SIGNAL tmpOE__SCLK_net_0 : bit;
SIGNAL Net_140 : bit;
SIGNAL tmpFB_0__SCLK_net_0 : bit;
SIGNAL tmpIO_0__SCLK_net_0 : bit;
TERMINAL tmpSIOVREF__SCLK_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCLK_net_0 : bit;
SIGNAL \SPI:Net_276\ : bit;
SIGNAL \SPI:Net_288\ : bit;
SIGNAL \SPI:BSPIM:clk_fin\ : bit;
SIGNAL \SPI:BSPIM:load_rx_data\ : bit;
SIGNAL \SPI:BSPIM:dpcounter_one\ : bit;
SIGNAL \SPI:BSPIM:pol_supprt\ : bit;
SIGNAL \SPI:BSPIM:miso_to_dp\ : bit;
SIGNAL \SPI:Net_244\ : bit;
SIGNAL \SPI:BSPIM:mosi_after_ld\ : bit;
SIGNAL \SPI:BSPIM:so_send\ : bit;
SIGNAL \SPI:BSPIM:so_send_reg\ : bit;
SIGNAL \SPI:BSPIM:mosi_reg\ : bit;
SIGNAL \SPI:BSPIM:mosi_fin\ : bit;
SIGNAL \SPI:BSPIM:mosi_cpha_0\ : bit;
SIGNAL \SPI:BSPIM:state_2\ : bit;
SIGNAL \SPI:BSPIM:state_1\ : bit;
SIGNAL \SPI:BSPIM:state_0\ : bit;
SIGNAL \SPI:BSPIM:mosi_from_dp\ : bit;
SIGNAL Net_141 : bit;
SIGNAL \SPI:BSPIM:mosi_hs_reg\ : bit;
SIGNAL \SPI:BSPIM:mosi_cpha_1\ : bit;
SIGNAL \SPI:BSPIM:pre_mosi\ : bit;
SIGNAL \SPI:BSPIM:count_4\ : bit;
SIGNAL \SPI:BSPIM:count_3\ : bit;
SIGNAL \SPI:BSPIM:count_2\ : bit;
SIGNAL \SPI:BSPIM:count_1\ : bit;
SIGNAL \SPI:BSPIM:count_0\ : bit;
SIGNAL \SPI:BSPIM:mosi_pre_reg\ : bit;
SIGNAL \SPI:BSPIM:dpcounter_zero\ : bit;
SIGNAL \SPI:BSPIM:load_cond\ : bit;
SIGNAL \SPI:BSPIM:dpcounter_one_reg\ : bit;
SIGNAL \SPI:BSPIM:mosi_from_dp_reg\ : bit;
SIGNAL \SPI:BSPIM:tx_status_0\ : bit;
SIGNAL \SPI:BSPIM:tx_status_1\ : bit;
SIGNAL \SPI:BSPIM:dpMOSI_fifo_empty\ : bit;
SIGNAL \SPI:BSPIM:tx_status_2\ : bit;
SIGNAL \SPI:BSPIM:dpMOSI_fifo_not_full\ : bit;
SIGNAL \SPI:BSPIM:tx_status_3\ : bit;
SIGNAL \SPI:BSPIM:tx_status_4\ : bit;
SIGNAL \SPI:BSPIM:rx_status_4\ : bit;
SIGNAL \SPI:BSPIM:dpMISO_fifo_full\ : bit;
SIGNAL \SPI:BSPIM:rx_status_5\ : bit;
SIGNAL \SPI:BSPIM:dpMISO_fifo_not_empty\ : bit;
SIGNAL \SPI:BSPIM:rx_status_6\ : bit;
SIGNAL \SPI:BSPIM:tx_status_6\ : bit;
SIGNAL \SPI:BSPIM:tx_status_5\ : bit;
SIGNAL \SPI:BSPIM:rx_status_3\ : bit;
SIGNAL \SPI:BSPIM:rx_status_2\ : bit;
SIGNAL \SPI:BSPIM:rx_status_1\ : bit;
SIGNAL \SPI:BSPIM:rx_status_0\ : bit;
SIGNAL \SPI:BSPIM:control_7\ : bit;
SIGNAL \SPI:BSPIM:control_6\ : bit;
SIGNAL \SPI:BSPIM:control_5\ : bit;
SIGNAL \SPI:BSPIM:control_4\ : bit;
SIGNAL \SPI:BSPIM:control_3\ : bit;
SIGNAL \SPI:BSPIM:control_2\ : bit;
SIGNAL \SPI:BSPIM:control_1\ : bit;
SIGNAL \SPI:BSPIM:control_0\ : bit;
SIGNAL \SPI:Net_294\ : bit;
SIGNAL \SPI:Net_273\ : bit;
SIGNAL \SPI:BSPIM:ld_ident\ : bit;
SIGNAL \SPI:BSPIM:cnt_enable\ : bit;
SIGNAL \SPI:BSPIM:count_6\ : bit;
SIGNAL \SPI:BSPIM:count_5\ : bit;
SIGNAL \SPI:BSPIM:cnt_tc\ : bit;
SIGNAL Net_146 : bit;
SIGNAL Net_144 : bit;
SIGNAL \SPI:BSPIM:sR8:Dp:ce0\ : bit;
ATTRIBUTE port_state_att of \SPI:BSPIM:sR8:Dp:ce0\:SIGNAL IS 2;
SIGNAL \SPI:BSPIM:sR8:Dp:cl0\ : bit;
ATTRIBUTE port_state_att of \SPI:BSPIM:sR8:Dp:cl0\:SIGNAL IS 2;
SIGNAL \SPI:BSPIM:sR8:Dp:z0\ : bit;
ATTRIBUTE port_state_att of \SPI:BSPIM:sR8:Dp:z0\:SIGNAL IS 2;
SIGNAL \SPI:BSPIM:sR8:Dp:ff0\ : bit;
ATTRIBUTE port_state_att of \SPI:BSPIM:sR8:Dp:ff0\:SIGNAL IS 2;
SIGNAL \SPI:BSPIM:sR8:Dp:ce1\ : bit;
ATTRIBUTE port_state_att of \SPI:BSPIM:sR8:Dp:ce1\:SIGNAL IS 2;
SIGNAL \SPI:BSPIM:sR8:Dp:cl1\ : bit;
ATTRIBUTE port_state_att of \SPI:BSPIM:sR8:Dp:cl1\:SIGNAL IS 2;
SIGNAL \SPI:BSPIM:sR8:Dp:z1\ : bit;
ATTRIBUTE port_state_att of \SPI:BSPIM:sR8:Dp:z1\:SIGNAL IS 2;
SIGNAL \SPI:BSPIM:sR8:Dp:ff1\ : bit;
ATTRIBUTE port_state_att of \SPI:BSPIM:sR8:Dp:ff1\:SIGNAL IS 2;
SIGNAL \SPI:BSPIM:sR8:Dp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \SPI:BSPIM:sR8:Dp:ov_msb\:SIGNAL IS 2;
SIGNAL \SPI:BSPIM:sR8:Dp:co_msb\ : bit;
ATTRIBUTE port_state_att of \SPI:BSPIM:sR8:Dp:co_msb\:SIGNAL IS 2;
SIGNAL \SPI:BSPIM:sR8:Dp:cmsb\ : bit;
ATTRIBUTE port_state_att of \SPI:BSPIM:sR8:Dp:cmsb\:SIGNAL IS 2;
SIGNAL \SPI:BSPIM:sR8:Dp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \SPI:BSPIM:sR8:Dp:ce0_reg\:SIGNAL IS 2;
SIGNAL \SPI:BSPIM:sR8:Dp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \SPI:BSPIM:sR8:Dp:cl0_reg\:SIGNAL IS 2;
SIGNAL \SPI:BSPIM:sR8:Dp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \SPI:BSPIM:sR8:Dp:z0_reg\:SIGNAL IS 2;
SIGNAL \SPI:BSPIM:sR8:Dp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \SPI:BSPIM:sR8:Dp:ff0_reg\:SIGNAL IS 2;
SIGNAL \SPI:BSPIM:sR8:Dp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \SPI:BSPIM:sR8:Dp:ce1_reg\:SIGNAL IS 2;
SIGNAL \SPI:BSPIM:sR8:Dp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \SPI:BSPIM:sR8:Dp:cl1_reg\:SIGNAL IS 2;
SIGNAL \SPI:BSPIM:sR8:Dp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \SPI:BSPIM:sR8:Dp:z1_reg\:SIGNAL IS 2;
SIGNAL \SPI:BSPIM:sR8:Dp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \SPI:BSPIM:sR8:Dp:ff1_reg\:SIGNAL IS 2;
SIGNAL \SPI:BSPIM:sR8:Dp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPI:BSPIM:sR8:Dp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \SPI:BSPIM:sR8:Dp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPI:BSPIM:sR8:Dp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \SPI:BSPIM:sR8:Dp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \SPI:BSPIM:sR8:Dp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \SPI:BSPIM:sR8:Dp:so_reg\ : bit;
ATTRIBUTE port_state_att of \SPI:BSPIM:sR8:Dp:so_reg\:SIGNAL IS 2;
SIGNAL \SPI:BSPIM:sR8:Dp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPI:BSPIM:sR8:Dp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPI:BSPIM:sR8:Dp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPI:BSPIM:sR8:Dp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPI:BSPIM:sR8:Dp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPI:BSPIM:sR8:Dp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPI:BSPIM:sR8:Dp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPI:BSPIM:sR8:Dp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPI:Net_289\ : bit;
SIGNAL tmpOE__ThrottlePin_net_0 : bit;
SIGNAL Net_444 : bit;
SIGNAL tmpIO_0__ThrottlePin_net_0 : bit;
TERMINAL tmpSIOVREF__ThrottlePin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ThrottlePin_net_0 : bit;
SIGNAL Net_932 : bit;
SIGNAL \throttleTimer:Net_260\ : bit;
SIGNAL Net_1811 : bit;
SIGNAL \throttleTimer:Net_55\ : bit;
SIGNAL Net_1814 : bit;
SIGNAL \throttleTimer:Net_53\ : bit;
SIGNAL Net_757 : bit;
SIGNAL \throttleTimer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \throttleTimer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \throttleTimer:TimerUDB:control_7\ : bit;
SIGNAL \throttleTimer:TimerUDB:control_6\ : bit;
SIGNAL \throttleTimer:TimerUDB:control_5\ : bit;
SIGNAL \throttleTimer:TimerUDB:control_4\ : bit;
SIGNAL \throttleTimer:TimerUDB:control_3\ : bit;
SIGNAL \throttleTimer:TimerUDB:control_2\ : bit;
SIGNAL \throttleTimer:TimerUDB:control_1\ : bit;
SIGNAL \throttleTimer:TimerUDB:control_0\ : bit;
SIGNAL \throttleTimer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \throttleTimer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \throttleTimer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \throttleTimer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \throttleTimer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \throttleTimer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \throttleTimer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \throttleTimer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \throttleTimer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \throttleTimer:TimerUDB:capture_last\ : bit;
SIGNAL \throttleTimer:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \throttleTimer:TimerUDB:timer_enable\ : bit;
SIGNAL \throttleTimer:TimerUDB:run_mode\ : bit;
SIGNAL \throttleTimer:TimerUDB:hwEnable\ : bit;
SIGNAL \throttleTimer:TimerUDB:status_tc\ : bit;
SIGNAL \throttleTimer:TimerUDB:trigger_enable\ : bit;
SIGNAL \throttleTimer:TimerUDB:per_zero\ : bit;
SIGNAL \throttleTimer:TimerUDB:tc_i\ : bit;
SIGNAL \throttleTimer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \throttleTimer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \throttleTimer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_1813 : bit;
SIGNAL \throttleTimer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \throttleTimer:TimerUDB:runmode_enable\ : bit;
SIGNAL \throttleTimer:TimerUDB:trig_last\ : bit;
SIGNAL \throttleTimer:TimerUDB:trig_rise_detected\ : bit;
SIGNAL Net_706 : bit;
SIGNAL \throttleTimer:TimerUDB:trig_fall_detected\ : bit;
SIGNAL \throttleTimer:TimerUDB:trigger_polarized\ : bit;
SIGNAL \throttleTimer:TimerUDB:trig_reg\ : bit;
SIGNAL \throttleTimer:TimerUDB:status_6\ : bit;
SIGNAL \throttleTimer:TimerUDB:status_5\ : bit;
SIGNAL \throttleTimer:TimerUDB:status_4\ : bit;
SIGNAL \throttleTimer:TimerUDB:status_0\ : bit;
SIGNAL \throttleTimer:TimerUDB:status_1\ : bit;
SIGNAL \throttleTimer:TimerUDB:status_2\ : bit;
SIGNAL \throttleTimer:TimerUDB:fifo_full\ : bit;
SIGNAL \throttleTimer:TimerUDB:status_3\ : bit;
SIGNAL \throttleTimer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \throttleTimer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \throttleTimer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \throttleTimer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \throttleTimer:TimerUDB:zeros_3\ : bit;
SIGNAL \throttleTimer:TimerUDB:zeros_2\ : bit;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:nc0\ : bit;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:nc3\ : bit;
SIGNAL \throttleTimer:TimerUDB:nc4\ : bit;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \throttleTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \throttleTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \throttleTimer:Net_102\ : bit;
SIGNAL \throttleTimer:Net_266\ : bit;
SIGNAL Net_594 : bit;
SIGNAL \PWMHBro:PWMUDB:km_run\ : bit;
SIGNAL \PWMHBro:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_612 : bit;
SIGNAL \PWMHBro:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWMHBro:PWMUDB:control_7\ : bit;
SIGNAL \PWMHBro:PWMUDB:control_6\ : bit;
SIGNAL \PWMHBro:PWMUDB:control_5\ : bit;
SIGNAL \PWMHBro:PWMUDB:control_4\ : bit;
SIGNAL \PWMHBro:PWMUDB:control_3\ : bit;
SIGNAL \PWMHBro:PWMUDB:control_2\ : bit;
SIGNAL \PWMHBro:PWMUDB:control_1\ : bit;
SIGNAL \PWMHBro:PWMUDB:control_0\ : bit;
SIGNAL \PWMHBro:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWMHBro:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWMHBro:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWMHBro:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWMHBro:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWMHBro:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWMHBro:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWMHBro:PWMUDB:prevCapture\ : bit;
SIGNAL \PWMHBro:PWMUDB:capt_rising\ : bit;
SIGNAL \PWMHBro:PWMUDB:capt_falling\ : bit;
SIGNAL \PWMHBro:PWMUDB:hwCapture\ : bit;
SIGNAL \PWMHBro:PWMUDB:hwEnable\ : bit;
SIGNAL \PWMHBro:PWMUDB:trig_last\ : bit;
SIGNAL \PWMHBro:PWMUDB:trig_rise\ : bit;
SIGNAL \PWMHBro:PWMUDB:trig_fall\ : bit;
SIGNAL \PWMHBro:PWMUDB:trig_out\ : bit;
SIGNAL \PWMHBro:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWMHBro:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWMHBro:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWMHBro:PWMUDB:final_enable\ : bit;
SIGNAL \PWMHBro:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWMHBro:PWMUDB:tc_i\ : bit;
SIGNAL \PWMHBro:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWMHBro:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWMHBro:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWMHBro:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWMHBro:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWMHBro:PWMUDB:sc_kill\ : bit;
SIGNAL \PWMHBro:PWMUDB:min_kill\ : bit;
SIGNAL \PWMHBro:PWMUDB:final_kill\ : bit;
SIGNAL \PWMHBro:PWMUDB:km_tc\ : bit;
SIGNAL \PWMHBro:PWMUDB:db_tc\ : bit;
SIGNAL \PWMHBro:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_1\ : bit;
SIGNAL \PWMHBro:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_0\ : bit;
SIGNAL \PWMHBro:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWMHBro:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWMHBro:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWMHBro:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWMHBro:PWMUDB:dith_sel\ : bit;
SIGNAL \PWMHBro:PWMUDB:status_6\ : bit;
SIGNAL \PWMHBro:PWMUDB:status_5\ : bit;
SIGNAL \PWMHBro:PWMUDB:status_4\ : bit;
SIGNAL \PWMHBro:PWMUDB:status_3\ : bit;
SIGNAL \PWMHBro:PWMUDB:status_2\ : bit;
SIGNAL \PWMHBro:PWMUDB:status_1\ : bit;
SIGNAL \PWMHBro:PWMUDB:status_0\ : bit;
SIGNAL \PWMHBro:Net_55\ : bit;
SIGNAL \PWMHBro:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWMHBro:PWMUDB:cmp1\ : bit;
SIGNAL \PWMHBro:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWMHBro:PWMUDB:prevCompare2\ : bit;
SIGNAL \PWMHBro:PWMUDB:cmp2\ : bit;
SIGNAL \PWMHBro:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWMHBro:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWMHBro:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWMHBro:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWMHBro:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWMHBro:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWMHBro:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWMHBro:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWMHBro:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWMHBro:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWMHBro:PWMUDB:fifo_full\ : bit;
SIGNAL \PWMHBro:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWMHBro:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWMHBro:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWMHBro:PWMUDB:final_capture\ : bit;
SIGNAL \PWMHBro:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWMHBro:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWMHBro:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWMHBro:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWMHBro:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWMHBro:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWMHBro:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWMHBro:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWMHBro:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWMHBro:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWMHBro:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWMHBro:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWMHBro:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWMHBro:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWMHBro:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWMHBro:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWMHBro:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWMHBro:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWMHBro:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWMHBro:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWMHBro:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWMHBro:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWMHBro:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWMHBro:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWMHBro:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWMHBro:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWMHBro:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWMHBro:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWMHBro:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWMHBro:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWMHBro:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWMHBro:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWMHBro:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWMHBro:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWMHBro:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWMHBro:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWMHBro:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWMHBro:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWMHBro:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWMHBro:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWMHBro:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWMHBro:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWMHBro:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWMHBro:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWMHBro:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWMHBro:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWMHBro:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWMHBro:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWMHBro:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWMHBro:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWMHBro:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWMHBro:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWMHBro:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWMHBro:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWMHBro:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWMHBro:PWMUDB:compare1\ : bit;
SIGNAL \PWMHBro:PWMUDB:compare2\ : bit;
SIGNAL \PWMHBro:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWMHBro:PWMUDB:pwm_i\ : bit;
SIGNAL \PWMHBro:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWMHBro:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWMHBro:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWMHBro:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWMHBro:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWMHBro:Net_101\ : bit;
SIGNAL \PWMHBro:Net_96\ : bit;
SIGNAL Net_518 : bit;
SIGNAL Net_597 : bit;
SIGNAL \PWMHBro:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:b_31\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:b_30\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:b_29\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:b_28\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:b_27\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:b_26\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:b_25\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:b_24\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:b_23\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:b_22\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:b_21\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:b_20\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:b_19\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:b_18\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:b_17\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:b_16\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:b_15\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:b_14\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:b_13\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:b_12\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:b_11\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:b_10\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:b_9\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:b_8\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:b_7\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:b_6\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:b_5\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:b_4\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:b_3\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:b_2\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:b_1\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:b_0\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_31\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_30\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_29\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_28\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_27\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_26\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_25\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_24\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_23\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_22\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_21\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_20\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_19\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_18\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_17\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_16\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_15\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_14\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_13\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_12\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_11\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_10\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_9\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_8\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_7\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_6\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_5\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_4\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_3\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_2\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODIN2_1\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODIN2_0\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:b_31\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:b_30\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:b_29\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:b_28\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:b_27\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:b_26\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:b_25\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:b_24\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:b_23\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:b_22\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:b_21\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:b_20\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:b_19\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:b_18\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:b_17\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:b_16\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:b_15\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:b_14\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:b_13\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:b_12\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:b_11\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:b_10\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:b_9\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:b_8\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:b_7\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:b_6\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:b_5\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:b_4\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:b_3\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:b_2\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_31\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:s_31\ : bit;
SIGNAL \PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_30\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:s_30\ : bit;
SIGNAL \PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_29\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:s_29\ : bit;
SIGNAL \PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_28\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:s_28\ : bit;
SIGNAL \PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_27\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:s_27\ : bit;
SIGNAL \PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_26\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:s_26\ : bit;
SIGNAL \PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_25\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:s_25\ : bit;
SIGNAL \PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_24\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:s_24\ : bit;
SIGNAL \PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_23\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:s_23\ : bit;
SIGNAL \PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_22\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:s_22\ : bit;
SIGNAL \PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_21\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:s_21\ : bit;
SIGNAL \PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_20\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:s_20\ : bit;
SIGNAL \PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_19\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:s_19\ : bit;
SIGNAL \PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_18\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:s_18\ : bit;
SIGNAL \PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_17\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:s_17\ : bit;
SIGNAL \PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_16\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:s_16\ : bit;
SIGNAL \PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_15\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:s_15\ : bit;
SIGNAL \PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_14\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:s_14\ : bit;
SIGNAL \PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_13\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:s_13\ : bit;
SIGNAL \PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_12\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:s_12\ : bit;
SIGNAL \PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_11\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:s_11\ : bit;
SIGNAL \PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_10\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:s_10\ : bit;
SIGNAL \PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_9\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:s_9\ : bit;
SIGNAL \PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_8\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:s_8\ : bit;
SIGNAL \PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_7\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:s_7\ : bit;
SIGNAL \PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_6\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:s_6\ : bit;
SIGNAL \PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_5\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:s_5\ : bit;
SIGNAL \PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_4\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:s_4\ : bit;
SIGNAL \PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_3\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:s_3\ : bit;
SIGNAL \PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_2\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:s_2\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_604 : bit;
SIGNAL Net_598 : bit;
SIGNAL Net_596 : bit;
SIGNAL \PWMHBro:Net_113\ : bit;
SIGNAL \PWMHBro:Net_107\ : bit;
SIGNAL \PWMHBro:Net_114\ : bit;
SIGNAL tmpOE__N1_net_0 : bit;
SIGNAL tmpFB_0__N1_net_0 : bit;
SIGNAL tmpIO_0__N1_net_0 : bit;
TERMINAL tmpSIOVREF__N1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__N1_net_0 : bit;
SIGNAL tmpOE__N2_net_0 : bit;
SIGNAL tmpFB_0__N2_net_0 : bit;
SIGNAL tmpIO_0__N2_net_0 : bit;
TERMINAL tmpSIOVREF__N2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__N2_net_0 : bit;
SIGNAL tmpOE__P1_net_0 : bit;
SIGNAL tmpFB_0__P1_net_0 : bit;
SIGNAL tmpIO_0__P1_net_0 : bit;
TERMINAL tmpSIOVREF__P1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_net_0 : bit;
SIGNAL tmpOE__P2_net_0 : bit;
SIGNAL tmpFB_0__P2_net_0 : bit;
SIGNAL tmpIO_0__P2_net_0 : bit;
TERMINAL tmpSIOVREF__P2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P2_net_0 : bit;
SIGNAL tmpOE__speaker_net_0 : bit;
SIGNAL tmpFB_0__speaker_net_0 : bit;
SIGNAL tmpIO_0__speaker_net_0 : bit;
TERMINAL tmpSIOVREF__speaker_net_0 : bit;
SIGNAL tmpINTERRUPT_0__speaker_net_0 : bit;
SIGNAL \PWMSend:PWMUDB:km_run\ : bit;
SIGNAL \PWMSend:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWMSend:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWMSend:PWMUDB:control_7\ : bit;
SIGNAL \PWMSend:PWMUDB:control_6\ : bit;
SIGNAL \PWMSend:PWMUDB:control_5\ : bit;
SIGNAL \PWMSend:PWMUDB:control_4\ : bit;
SIGNAL \PWMSend:PWMUDB:control_3\ : bit;
SIGNAL \PWMSend:PWMUDB:control_2\ : bit;
SIGNAL \PWMSend:PWMUDB:control_1\ : bit;
SIGNAL \PWMSend:PWMUDB:control_0\ : bit;
SIGNAL \PWMSend:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWMSend:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWMSend:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWMSend:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWMSend:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWMSend:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWMSend:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWMSend:PWMUDB:prevCapture\ : bit;
SIGNAL \PWMSend:PWMUDB:capt_rising\ : bit;
SIGNAL \PWMSend:PWMUDB:capt_falling\ : bit;
SIGNAL \PWMSend:PWMUDB:hwCapture\ : bit;
SIGNAL \PWMSend:PWMUDB:hwEnable\ : bit;
SIGNAL \PWMSend:PWMUDB:trig_last\ : bit;
SIGNAL \PWMSend:PWMUDB:trig_rise\ : bit;
SIGNAL \PWMSend:PWMUDB:trig_fall\ : bit;
SIGNAL \PWMSend:PWMUDB:trig_out\ : bit;
SIGNAL \PWMSend:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWMSend:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_758 : bit;
SIGNAL \PWMSend:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWMSend:PWMUDB:final_enable\ : bit;
SIGNAL \PWMSend:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWMSend:PWMUDB:tc_i\ : bit;
SIGNAL \PWMSend:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWMSend:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWMSend:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWMSend:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWMSend:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWMSend:PWMUDB:sc_kill\ : bit;
SIGNAL \PWMSend:PWMUDB:min_kill\ : bit;
SIGNAL \PWMSend:PWMUDB:final_kill\ : bit;
SIGNAL \PWMSend:PWMUDB:km_tc\ : bit;
SIGNAL \PWMSend:PWMUDB:db_tc\ : bit;
SIGNAL \PWMSend:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWMSend:PWMUDB:add_vi_vv_MODGEN_4_1\ : bit;
SIGNAL \PWMSend:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWMSend:PWMUDB:add_vi_vv_MODGEN_4_0\ : bit;
SIGNAL \PWMSend:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWMSend:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWMSend:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWMSend:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWMSend:PWMUDB:dith_sel\ : bit;
SIGNAL \PWMSend:PWMUDB:status_6\ : bit;
SIGNAL \PWMSend:PWMUDB:status_5\ : bit;
SIGNAL \PWMSend:PWMUDB:status_4\ : bit;
SIGNAL \PWMSend:PWMUDB:status_3\ : bit;
SIGNAL \PWMSend:PWMUDB:status_2\ : bit;
SIGNAL \PWMSend:PWMUDB:status_1\ : bit;
SIGNAL \PWMSend:PWMUDB:status_0\ : bit;
SIGNAL \PWMSend:Net_55\ : bit;
SIGNAL \PWMSend:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWMSend:PWMUDB:cmp1\ : bit;
SIGNAL \PWMSend:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWMSend:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWMSend:PWMUDB:cmp2\ : bit;
SIGNAL \PWMSend:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWMSend:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWMSend:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWMSend:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWMSend:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWMSend:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWMSend:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWMSend:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWMSend:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWMSend:PWMUDB:fifo_full\ : bit;
SIGNAL \PWMSend:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWMSend:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWMSend:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWMSend:PWMUDB:final_capture\ : bit;
SIGNAL \PWMSend:PWMUDB:nc2\ : bit;
SIGNAL \PWMSend:PWMUDB:nc3\ : bit;
SIGNAL \PWMSend:PWMUDB:nc1\ : bit;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:nc4\ : bit;
SIGNAL \PWMSend:PWMUDB:nc5\ : bit;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:nc6\ : bit;
SIGNAL \PWMSend:PWMUDB:nc7\ : bit;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWMSend:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWMSend:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWMSend:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMSend:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWMSend:PWMUDB:compare1\ : bit;
SIGNAL \PWMSend:PWMUDB:compare2\ : bit;
SIGNAL \PWMSend:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWMSend:PWMUDB:pwm_i\ : bit;
SIGNAL \PWMSend:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWMSend:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWMSend:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWMSend:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWMSend:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWMSend:Net_101\ : bit;
SIGNAL \PWMSend:Net_96\ : bit;
SIGNAL Net_1792 : bit;
SIGNAL Net_1793 : bit;
SIGNAL \PWMSend:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:b_31\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:b_30\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:b_29\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:b_28\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:b_27\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:b_26\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:b_25\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:b_24\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:b_23\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:b_22\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:b_21\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:b_20\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:b_19\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:b_18\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:b_17\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:b_16\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:b_15\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:b_14\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:b_13\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:b_12\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:b_11\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:b_10\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:b_9\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:b_8\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:b_7\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:b_6\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:b_5\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:b_4\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:b_3\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:b_2\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:b_1\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:b_0\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:a_31\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:a_30\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:a_29\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:a_28\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:a_27\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:a_26\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:a_25\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:a_24\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:a_23\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:a_22\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:a_21\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:a_20\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:a_19\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:a_18\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:a_17\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:a_16\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:a_15\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:a_14\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:a_13\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:a_12\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:a_11\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:a_10\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:a_9\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:a_8\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:a_7\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:a_6\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:a_5\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:a_4\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:a_3\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:a_2\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:a_1\ : bit;
SIGNAL \PWMSend:PWMUDB:MODIN3_1\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:a_0\ : bit;
SIGNAL \PWMSend:PWMUDB:MODIN3_0\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:b_31\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:b_30\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:b_29\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:b_28\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:b_27\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:b_26\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:b_25\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:b_24\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:b_23\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:b_22\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:b_21\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:b_20\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:b_19\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:b_18\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:b_17\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:b_16\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:b_15\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:b_14\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:b_13\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:b_12\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:b_11\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:b_10\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:b_9\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:b_8\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:b_7\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:b_6\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:b_5\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:b_4\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:b_3\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:b_2\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:b_1\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:b_0\ : bit;
SIGNAL \PWMSend:PWMUDB:add_vi_vv_MODGEN_4_31\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:s_31\ : bit;
SIGNAL \PWMSend:PWMUDB:add_vi_vv_MODGEN_4_30\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:s_30\ : bit;
SIGNAL \PWMSend:PWMUDB:add_vi_vv_MODGEN_4_29\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:s_29\ : bit;
SIGNAL \PWMSend:PWMUDB:add_vi_vv_MODGEN_4_28\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:s_28\ : bit;
SIGNAL \PWMSend:PWMUDB:add_vi_vv_MODGEN_4_27\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:s_27\ : bit;
SIGNAL \PWMSend:PWMUDB:add_vi_vv_MODGEN_4_26\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:s_26\ : bit;
SIGNAL \PWMSend:PWMUDB:add_vi_vv_MODGEN_4_25\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:s_25\ : bit;
SIGNAL \PWMSend:PWMUDB:add_vi_vv_MODGEN_4_24\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:s_24\ : bit;
SIGNAL \PWMSend:PWMUDB:add_vi_vv_MODGEN_4_23\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:s_23\ : bit;
SIGNAL \PWMSend:PWMUDB:add_vi_vv_MODGEN_4_22\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:s_22\ : bit;
SIGNAL \PWMSend:PWMUDB:add_vi_vv_MODGEN_4_21\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:s_21\ : bit;
SIGNAL \PWMSend:PWMUDB:add_vi_vv_MODGEN_4_20\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:s_20\ : bit;
SIGNAL \PWMSend:PWMUDB:add_vi_vv_MODGEN_4_19\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:s_19\ : bit;
SIGNAL \PWMSend:PWMUDB:add_vi_vv_MODGEN_4_18\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:s_18\ : bit;
SIGNAL \PWMSend:PWMUDB:add_vi_vv_MODGEN_4_17\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:s_17\ : bit;
SIGNAL \PWMSend:PWMUDB:add_vi_vv_MODGEN_4_16\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:s_16\ : bit;
SIGNAL \PWMSend:PWMUDB:add_vi_vv_MODGEN_4_15\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:s_15\ : bit;
SIGNAL \PWMSend:PWMUDB:add_vi_vv_MODGEN_4_14\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:s_14\ : bit;
SIGNAL \PWMSend:PWMUDB:add_vi_vv_MODGEN_4_13\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:s_13\ : bit;
SIGNAL \PWMSend:PWMUDB:add_vi_vv_MODGEN_4_12\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:s_12\ : bit;
SIGNAL \PWMSend:PWMUDB:add_vi_vv_MODGEN_4_11\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:s_11\ : bit;
SIGNAL \PWMSend:PWMUDB:add_vi_vv_MODGEN_4_10\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:s_10\ : bit;
SIGNAL \PWMSend:PWMUDB:add_vi_vv_MODGEN_4_9\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:s_9\ : bit;
SIGNAL \PWMSend:PWMUDB:add_vi_vv_MODGEN_4_8\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:s_8\ : bit;
SIGNAL \PWMSend:PWMUDB:add_vi_vv_MODGEN_4_7\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:s_7\ : bit;
SIGNAL \PWMSend:PWMUDB:add_vi_vv_MODGEN_4_6\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:s_6\ : bit;
SIGNAL \PWMSend:PWMUDB:add_vi_vv_MODGEN_4_5\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:s_5\ : bit;
SIGNAL \PWMSend:PWMUDB:add_vi_vv_MODGEN_4_4\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:s_4\ : bit;
SIGNAL \PWMSend:PWMUDB:add_vi_vv_MODGEN_4_3\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:s_3\ : bit;
SIGNAL \PWMSend:PWMUDB:add_vi_vv_MODGEN_4_2\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:s_2\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:s_1\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:s_0\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1794 : bit;
SIGNAL Net_1791 : bit;
SIGNAL \PWMSend:Net_113\ : bit;
SIGNAL \PWMSend:Net_107\ : bit;
SIGNAL \PWMSend:Net_114\ : bit;
SIGNAL Net_1367 : bit;
SIGNAL Net_1368 : bit;
SIGNAL tmpOE__ServoPWM_net_0 : bit;
SIGNAL Net_1401 : bit;
SIGNAL tmpFB_0__ServoPWM_net_0 : bit;
SIGNAL tmpIO_0__ServoPWM_net_0 : bit;
TERMINAL tmpSIOVREF__ServoPWM_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ServoPWM_net_0 : bit;
SIGNAL tmpOE__SteeringPin_net_0 : bit;
SIGNAL Net_1529 : bit;
SIGNAL tmpIO_0__SteeringPin_net_0 : bit;
TERMINAL tmpSIOVREF__SteeringPin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SteeringPin_net_0 : bit;
SIGNAL Net_1530 : bit;
SIGNAL \PWMServo:PWMUDB:km_run\ : bit;
SIGNAL \PWMServo:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWMServo:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWMServo:PWMUDB:control_7\ : bit;
SIGNAL \PWMServo:PWMUDB:control_6\ : bit;
SIGNAL \PWMServo:PWMUDB:control_5\ : bit;
SIGNAL \PWMServo:PWMUDB:control_4\ : bit;
SIGNAL \PWMServo:PWMUDB:control_3\ : bit;
SIGNAL \PWMServo:PWMUDB:control_2\ : bit;
SIGNAL \PWMServo:PWMUDB:control_1\ : bit;
SIGNAL \PWMServo:PWMUDB:control_0\ : bit;
SIGNAL \PWMServo:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWMServo:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWMServo:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWMServo:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWMServo:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWMServo:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWMServo:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWMServo:PWMUDB:prevCapture\ : bit;
SIGNAL \PWMServo:PWMUDB:capt_rising\ : bit;
SIGNAL \PWMServo:PWMUDB:capt_falling\ : bit;
SIGNAL \PWMServo:PWMUDB:hwCapture\ : bit;
SIGNAL \PWMServo:PWMUDB:hwEnable\ : bit;
SIGNAL \PWMServo:PWMUDB:trig_last\ : bit;
SIGNAL \PWMServo:PWMUDB:trig_rise\ : bit;
SIGNAL \PWMServo:PWMUDB:trig_fall\ : bit;
SIGNAL \PWMServo:PWMUDB:trig_out\ : bit;
SIGNAL \PWMServo:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWMServo:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWMServo:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWMServo:PWMUDB:final_enable\ : bit;
SIGNAL \PWMServo:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWMServo:PWMUDB:tc_i\ : bit;
SIGNAL \PWMServo:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWMServo:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWMServo:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWMServo:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWMServo:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWMServo:PWMUDB:sc_kill\ : bit;
SIGNAL \PWMServo:PWMUDB:min_kill\ : bit;
SIGNAL \PWMServo:PWMUDB:final_kill\ : bit;
SIGNAL \PWMServo:PWMUDB:km_tc\ : bit;
SIGNAL \PWMServo:PWMUDB:db_tc\ : bit;
SIGNAL \PWMServo:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWMServo:PWMUDB:add_vi_vv_MODGEN_5_1\ : bit;
SIGNAL \PWMServo:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWMServo:PWMUDB:add_vi_vv_MODGEN_5_0\ : bit;
SIGNAL \PWMServo:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWMServo:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWMServo:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWMServo:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWMServo:PWMUDB:dith_sel\ : bit;
SIGNAL \PWMServo:PWMUDB:status_6\ : bit;
SIGNAL \PWMServo:PWMUDB:status_5\ : bit;
SIGNAL \PWMServo:PWMUDB:status_4\ : bit;
SIGNAL \PWMServo:PWMUDB:status_3\ : bit;
SIGNAL \PWMServo:PWMUDB:status_2\ : bit;
SIGNAL \PWMServo:PWMUDB:status_1\ : bit;
SIGNAL \PWMServo:PWMUDB:status_0\ : bit;
SIGNAL \PWMServo:Net_55\ : bit;
SIGNAL \PWMServo:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWMServo:PWMUDB:cmp1\ : bit;
SIGNAL \PWMServo:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWMServo:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWMServo:PWMUDB:cmp2\ : bit;
SIGNAL \PWMServo:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWMServo:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWMServo:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWMServo:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWMServo:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWMServo:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWMServo:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWMServo:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWMServo:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWMServo:PWMUDB:fifo_full\ : bit;
SIGNAL \PWMServo:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWMServo:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWMServo:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWMServo:PWMUDB:final_capture\ : bit;
SIGNAL \PWMServo:PWMUDB:nc2\ : bit;
SIGNAL \PWMServo:PWMUDB:nc3\ : bit;
SIGNAL \PWMServo:PWMUDB:nc1\ : bit;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:nc4\ : bit;
SIGNAL \PWMServo:PWMUDB:nc5\ : bit;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:nc6\ : bit;
SIGNAL \PWMServo:PWMUDB:nc7\ : bit;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWMServo:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWMServo:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWMServo:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWMServo:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWMServo:PWMUDB:compare1\ : bit;
SIGNAL \PWMServo:PWMUDB:compare2\ : bit;
SIGNAL \PWMServo:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWMServo:PWMUDB:pwm_i\ : bit;
SIGNAL \PWMServo:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWMServo:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWMServo:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWMServo:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWMServo:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWMServo:Net_101\ : bit;
SIGNAL \PWMServo:Net_96\ : bit;
SIGNAL Net_1370 : bit;
SIGNAL Net_1495 : bit;
SIGNAL \PWMServo:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:b_31\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:b_30\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:b_29\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:b_28\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:b_27\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:b_26\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:b_25\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:b_24\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:b_23\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:b_22\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:b_21\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:b_20\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:b_19\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:b_18\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:b_17\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:b_16\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:b_15\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:b_14\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:b_13\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:b_12\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:b_11\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:b_10\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:b_9\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:b_8\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:b_7\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:b_6\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:b_5\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:b_4\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:b_3\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:b_2\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:b_1\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:b_0\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:a_31\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:a_30\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:a_29\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:a_28\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:a_27\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:a_26\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:a_25\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:a_24\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:a_23\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:a_22\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:a_21\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:a_20\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:a_19\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:a_18\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:a_17\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:a_16\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:a_15\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:a_14\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:a_13\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:a_12\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:a_11\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:a_10\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:a_9\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:a_8\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:a_7\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:a_6\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:a_5\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:a_4\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:a_3\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:a_2\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:a_1\ : bit;
SIGNAL \PWMServo:PWMUDB:MODIN4_1\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:a_0\ : bit;
SIGNAL \PWMServo:PWMUDB:MODIN4_0\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:b_31\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:b_30\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:b_29\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:b_28\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:b_27\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:b_26\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:b_25\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:b_24\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:b_23\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:b_22\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:b_21\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:b_20\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:b_19\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:b_18\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:b_17\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:b_16\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:b_15\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:b_14\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:b_13\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:b_12\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:b_11\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:b_10\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:b_9\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:b_8\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:b_7\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:b_6\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:b_5\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:b_4\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:b_3\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:b_2\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:b_1\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:b_0\ : bit;
SIGNAL \PWMServo:PWMUDB:add_vi_vv_MODGEN_5_31\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:s_31\ : bit;
SIGNAL \PWMServo:PWMUDB:add_vi_vv_MODGEN_5_30\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:s_30\ : bit;
SIGNAL \PWMServo:PWMUDB:add_vi_vv_MODGEN_5_29\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:s_29\ : bit;
SIGNAL \PWMServo:PWMUDB:add_vi_vv_MODGEN_5_28\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:s_28\ : bit;
SIGNAL \PWMServo:PWMUDB:add_vi_vv_MODGEN_5_27\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:s_27\ : bit;
SIGNAL \PWMServo:PWMUDB:add_vi_vv_MODGEN_5_26\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:s_26\ : bit;
SIGNAL \PWMServo:PWMUDB:add_vi_vv_MODGEN_5_25\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:s_25\ : bit;
SIGNAL \PWMServo:PWMUDB:add_vi_vv_MODGEN_5_24\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:s_24\ : bit;
SIGNAL \PWMServo:PWMUDB:add_vi_vv_MODGEN_5_23\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:s_23\ : bit;
SIGNAL \PWMServo:PWMUDB:add_vi_vv_MODGEN_5_22\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:s_22\ : bit;
SIGNAL \PWMServo:PWMUDB:add_vi_vv_MODGEN_5_21\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:s_21\ : bit;
SIGNAL \PWMServo:PWMUDB:add_vi_vv_MODGEN_5_20\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:s_20\ : bit;
SIGNAL \PWMServo:PWMUDB:add_vi_vv_MODGEN_5_19\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:s_19\ : bit;
SIGNAL \PWMServo:PWMUDB:add_vi_vv_MODGEN_5_18\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:s_18\ : bit;
SIGNAL \PWMServo:PWMUDB:add_vi_vv_MODGEN_5_17\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:s_17\ : bit;
SIGNAL \PWMServo:PWMUDB:add_vi_vv_MODGEN_5_16\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:s_16\ : bit;
SIGNAL \PWMServo:PWMUDB:add_vi_vv_MODGEN_5_15\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:s_15\ : bit;
SIGNAL \PWMServo:PWMUDB:add_vi_vv_MODGEN_5_14\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:s_14\ : bit;
SIGNAL \PWMServo:PWMUDB:add_vi_vv_MODGEN_5_13\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:s_13\ : bit;
SIGNAL \PWMServo:PWMUDB:add_vi_vv_MODGEN_5_12\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:s_12\ : bit;
SIGNAL \PWMServo:PWMUDB:add_vi_vv_MODGEN_5_11\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:s_11\ : bit;
SIGNAL \PWMServo:PWMUDB:add_vi_vv_MODGEN_5_10\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:s_10\ : bit;
SIGNAL \PWMServo:PWMUDB:add_vi_vv_MODGEN_5_9\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:s_9\ : bit;
SIGNAL \PWMServo:PWMUDB:add_vi_vv_MODGEN_5_8\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:s_8\ : bit;
SIGNAL \PWMServo:PWMUDB:add_vi_vv_MODGEN_5_7\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:s_7\ : bit;
SIGNAL \PWMServo:PWMUDB:add_vi_vv_MODGEN_5_6\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:s_6\ : bit;
SIGNAL \PWMServo:PWMUDB:add_vi_vv_MODGEN_5_5\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:s_5\ : bit;
SIGNAL \PWMServo:PWMUDB:add_vi_vv_MODGEN_5_4\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:s_4\ : bit;
SIGNAL \PWMServo:PWMUDB:add_vi_vv_MODGEN_5_3\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:s_3\ : bit;
SIGNAL \PWMServo:PWMUDB:add_vi_vv_MODGEN_5_2\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:s_2\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:s_1\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:s_0\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1395 : bit;
SIGNAL Net_1394 : bit;
SIGNAL \PWMServo:Net_113\ : bit;
SIGNAL \PWMServo:Net_107\ : bit;
SIGNAL \PWMServo:Net_114\ : bit;
SIGNAL \steeringTimer:Net_260\ : bit;
SIGNAL Net_1815 : bit;
SIGNAL \steeringTimer:Net_55\ : bit;
SIGNAL Net_1818 : bit;
SIGNAL \steeringTimer:Net_53\ : bit;
SIGNAL \steeringTimer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \steeringTimer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \steeringTimer:TimerUDB:control_7\ : bit;
SIGNAL \steeringTimer:TimerUDB:control_6\ : bit;
SIGNAL \steeringTimer:TimerUDB:control_5\ : bit;
SIGNAL \steeringTimer:TimerUDB:control_4\ : bit;
SIGNAL \steeringTimer:TimerUDB:control_3\ : bit;
SIGNAL \steeringTimer:TimerUDB:control_2\ : bit;
SIGNAL \steeringTimer:TimerUDB:control_1\ : bit;
SIGNAL \steeringTimer:TimerUDB:control_0\ : bit;
SIGNAL \steeringTimer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \steeringTimer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \steeringTimer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \steeringTimer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \steeringTimer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \steeringTimer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \steeringTimer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \steeringTimer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \steeringTimer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \steeringTimer:TimerUDB:capture_last\ : bit;
SIGNAL \steeringTimer:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \steeringTimer:TimerUDB:timer_enable\ : bit;
SIGNAL \steeringTimer:TimerUDB:run_mode\ : bit;
SIGNAL \steeringTimer:TimerUDB:hwEnable\ : bit;
SIGNAL \steeringTimer:TimerUDB:status_tc\ : bit;
SIGNAL \steeringTimer:TimerUDB:trigger_enable\ : bit;
SIGNAL \steeringTimer:TimerUDB:per_zero\ : bit;
SIGNAL \steeringTimer:TimerUDB:tc_i\ : bit;
SIGNAL \steeringTimer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \steeringTimer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \steeringTimer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_1817 : bit;
SIGNAL \steeringTimer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \steeringTimer:TimerUDB:runmode_enable\ : bit;
SIGNAL \steeringTimer:TimerUDB:trig_last\ : bit;
SIGNAL \steeringTimer:TimerUDB:trig_rise_detected\ : bit;
SIGNAL \steeringTimer:TimerUDB:trig_fall_detected\ : bit;
SIGNAL \steeringTimer:TimerUDB:trigger_polarized\ : bit;
SIGNAL \steeringTimer:TimerUDB:trig_reg\ : bit;
SIGNAL \steeringTimer:TimerUDB:status_6\ : bit;
SIGNAL \steeringTimer:TimerUDB:status_5\ : bit;
SIGNAL \steeringTimer:TimerUDB:status_4\ : bit;
SIGNAL \steeringTimer:TimerUDB:status_0\ : bit;
SIGNAL \steeringTimer:TimerUDB:status_1\ : bit;
SIGNAL \steeringTimer:TimerUDB:status_2\ : bit;
SIGNAL \steeringTimer:TimerUDB:fifo_full\ : bit;
SIGNAL \steeringTimer:TimerUDB:status_3\ : bit;
SIGNAL \steeringTimer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \steeringTimer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \steeringTimer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \steeringTimer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \steeringTimer:TimerUDB:zeros_3\ : bit;
SIGNAL \steeringTimer:TimerUDB:zeros_2\ : bit;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:nc0\ : bit;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:nc3\ : bit;
SIGNAL \steeringTimer:TimerUDB:nc4\ : bit;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \steeringTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \steeringTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \steeringTimer:Net_102\ : bit;
SIGNAL \steeringTimer:Net_266\ : bit;
SIGNAL \UART:BUART:reset_reg\\D\ : bit;
SIGNAL \UART:BUART:txn\\D\ : bit;
SIGNAL \UART:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_27D : bit;
SIGNAL \UART:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART:BUART:tx_mark\\D\ : bit;
SIGNAL \UART:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART:BUART:rx_last\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_bit\\D\ : bit;
SIGNAL Net_140D : bit;
SIGNAL \SPI:BSPIM:so_send_reg\\D\ : bit;
SIGNAL \SPI:BSPIM:mosi_reg\\D\ : bit;
SIGNAL \SPI:BSPIM:state_2\\D\ : bit;
SIGNAL \SPI:BSPIM:state_1\\D\ : bit;
SIGNAL \SPI:BSPIM:state_0\\D\ : bit;
SIGNAL Net_141D : bit;
SIGNAL \SPI:BSPIM:mosi_pre_reg\\D\ : bit;
SIGNAL \SPI:BSPIM:load_cond\\D\ : bit;
SIGNAL \SPI:BSPIM:dpcounter_one_reg\\D\ : bit;
SIGNAL \SPI:BSPIM:mosi_from_dp_reg\\D\ : bit;
SIGNAL \SPI:BSPIM:ld_ident\\D\ : bit;
SIGNAL \SPI:BSPIM:cnt_enable\\D\ : bit;
SIGNAL \throttleTimer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \throttleTimer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \throttleTimer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \throttleTimer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \throttleTimer:TimerUDB:trig_last\\D\ : bit;
SIGNAL \throttleTimer:TimerUDB:trig_rise_detected\\D\ : bit;
SIGNAL \throttleTimer:TimerUDB:trig_fall_detected\\D\ : bit;
SIGNAL \PWMHBro:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWMHBro:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWMHBro:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWMHBro:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWMHBro:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWMHBro:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWMHBro:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWMHBro:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWMHBro:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWMHBro:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \PWMHBro:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWMHBro:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWMHBro:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWMHBro:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWMHBro:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWMHBro:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWMHBro:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \PWMSend:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWMSend:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWMSend:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWMSend:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWMSend:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWMSend:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWMSend:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWMSend:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWMSend:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWMSend:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWMSend:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWMSend:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWMSend:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWMSend:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWMSend:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWMSend:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \PWMServo:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWMServo:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWMServo:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWMServo:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWMServo:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWMServo:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWMServo:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWMServo:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWMServo:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWMServo:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWMServo:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWMServo:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWMServo:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWMServo:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWMServo:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWMServo:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \steeringTimer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \steeringTimer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \steeringTimer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \steeringTimer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \steeringTimer:TimerUDB:trig_last\\D\ : bit;
SIGNAL \steeringTimer:TimerUDB:trig_rise_detected\\D\ : bit;
SIGNAL \steeringTimer:TimerUDB:trig_fall_detected\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__MISO_net_0 <=  ('1') ;

Net_25 <= (not \UART:BUART:txn\);

\UART:BUART:counter_load_not\ <= ((not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\)
	OR \UART:BUART:tx_state_0\
	OR \UART:BUART:tx_state_1\);

\UART:BUART:tx_status_0\ <= ((not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_status_2\ <= (not \UART:BUART:tx_fifo_notfull\);

\UART:BUART:tx_bitclk\\D\ <= ((not \UART:BUART:tx_state_2\ and \UART:BUART:tx_bitclk_enable_pre\)
	OR (\UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk_enable_pre\)
	OR (\UART:BUART:tx_state_1\ and \UART:BUART:tx_bitclk_enable_pre\));

\UART:BUART:tx_mark\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:tx_mark\));

\UART:BUART:tx_state_2\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_state_1\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_state_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_fifo_empty\ and not \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\));

\UART:BUART:txn\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_shift_out\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_shift_out\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:txn\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:txn\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_parity_bit\\D\ <= ((not \UART:BUART:tx_state_0\ and \UART:BUART:txn\ and \UART:BUART:tx_parity_bit\)
	OR (not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_parity_bit\)
	OR \UART:BUART:tx_parity_bit\);

\UART:BUART:rx_counter_load\ <= ((not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\));

\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

\UART:BUART:rx_state_stop1_reg\\D\ <= (not \UART:BUART:rx_state_2\
	OR not \UART:BUART:rx_state_3\
	OR \UART:BUART:rx_state_0\
	OR \UART:BUART:rx_state_1\);

\UART:BUART:rx_status_4\ <= ((\UART:BUART:rx_load_fifo\ and \UART:BUART:rx_fifofull\));

\UART:BUART:rx_status_5\ <= ((\UART:BUART:rx_fifonotempty\ and \UART:BUART:rx_state_stop1_reg\));

\UART:BUART:rx_stop_bit_error\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not Net_30 and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_load_fifo\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\));

\UART:BUART:rx_state_3\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_3\));

\UART:BUART:rx_state_2\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not Net_30 and \UART:BUART:rx_last\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_state_1\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\));

\UART:BUART:rx_state_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not Net_30 and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_count_5\ and \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_count_6\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_last\\D\ <= ((not \UART:BUART:reset_reg\ and Net_30));

\UART:BUART:rx_address_detected\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:rx_address_detected\));

\UART:BUART:rx_parity_bit\\D\ <= ((not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:rx_state_2\ and Net_30 and \UART:BUART:rx_parity_bit\)
	OR \UART:BUART:rx_parity_bit\);

\SPI:BSPIM:load_rx_data\ <= ((not \SPI:BSPIM:count_4\ and not \SPI:BSPIM:count_3\ and not \SPI:BSPIM:count_2\ and not \SPI:BSPIM:count_1\ and \SPI:BSPIM:count_0\));

\SPI:BSPIM:load_cond\\D\ <= ((not \SPI:BSPIM:state_1\ and not \SPI:BSPIM:state_0\ and \SPI:BSPIM:state_2\)
	OR (\SPI:BSPIM:count_0\ and \SPI:BSPIM:load_cond\)
	OR (\SPI:BSPIM:count_1\ and \SPI:BSPIM:load_cond\)
	OR (\SPI:BSPIM:count_2\ and \SPI:BSPIM:load_cond\)
	OR (\SPI:BSPIM:count_3\ and \SPI:BSPIM:load_cond\)
	OR (\SPI:BSPIM:count_4\ and \SPI:BSPIM:load_cond\));

\SPI:BSPIM:tx_status_0\ <= ((not \SPI:BSPIM:state_1\ and \SPI:BSPIM:state_2\ and \SPI:BSPIM:state_0\));

\SPI:BSPIM:tx_status_4\ <= ((not \SPI:BSPIM:state_2\ and not \SPI:BSPIM:state_1\ and not \SPI:BSPIM:state_0\));

\SPI:BSPIM:rx_status_6\ <= ((not \SPI:BSPIM:count_4\ and not \SPI:BSPIM:count_3\ and not \SPI:BSPIM:count_2\ and not \SPI:BSPIM:count_1\ and \SPI:BSPIM:count_0\ and \SPI:BSPIM:rx_status_4\));

\SPI:BSPIM:state_2\\D\ <= ((not \SPI:BSPIM:state_2\ and not \SPI:BSPIM:state_0\ and not \SPI:BSPIM:count_4\ and not \SPI:BSPIM:count_3\ and not \SPI:BSPIM:count_2\ and not \SPI:BSPIM:count_0\ and not \SPI:BSPIM:ld_ident\ and \SPI:BSPIM:state_1\ and \SPI:BSPIM:count_1\)
	OR (not \SPI:BSPIM:state_2\ and not \SPI:BSPIM:count_4\ and not \SPI:BSPIM:count_3\ and not \SPI:BSPIM:count_1\ and not \SPI:BSPIM:tx_status_1\ and \SPI:BSPIM:state_0\ and \SPI:BSPIM:count_2\ and \SPI:BSPIM:count_0\)
	OR (not \SPI:BSPIM:state_2\ and not \SPI:BSPIM:state_1\ and \SPI:BSPIM:state_0\));

\SPI:BSPIM:state_1\\D\ <= ((not \SPI:BSPIM:state_2\ and not \SPI:BSPIM:state_0\ and \SPI:BSPIM:state_1\ and \SPI:BSPIM:count_0\)
	OR (not \SPI:BSPIM:count_2\ and \SPI:BSPIM:state_1\ and \SPI:BSPIM:state_0\)
	OR (not \SPI:BSPIM:state_2\ and not \SPI:BSPIM:count_1\ and not \SPI:BSPIM:count_0\ and \SPI:BSPIM:state_1\)
	OR (not \SPI:BSPIM:state_2\ and \SPI:BSPIM:state_1\ and \SPI:BSPIM:count_2\ and \SPI:BSPIM:count_1\)
	OR (not \SPI:BSPIM:state_2\ and not \SPI:BSPIM:state_0\ and \SPI:BSPIM:state_1\ and \SPI:BSPIM:ld_ident\)
	OR (\SPI:BSPIM:state_1\ and \SPI:BSPIM:state_0\ and \SPI:BSPIM:tx_status_1\)
	OR (not \SPI:BSPIM:state_1\ and not \SPI:BSPIM:state_0\ and \SPI:BSPIM:state_2\)
	OR (not \SPI:BSPIM:state_2\ and not \SPI:BSPIM:state_1\ and \SPI:BSPIM:state_0\)
	OR (\SPI:BSPIM:state_2\ and \SPI:BSPIM:state_1\ and \SPI:BSPIM:state_0\)
	OR (not \SPI:BSPIM:state_2\ and \SPI:BSPIM:state_1\ and \SPI:BSPIM:count_3\)
	OR (not \SPI:BSPIM:state_2\ and \SPI:BSPIM:state_1\ and \SPI:BSPIM:count_4\));

\SPI:BSPIM:state_0\\D\ <= ((not \SPI:BSPIM:state_2\ and not \SPI:BSPIM:state_0\ and not \SPI:BSPIM:tx_status_1\)
	OR (\SPI:BSPIM:state_2\ and \SPI:BSPIM:state_1\ and \SPI:BSPIM:state_0\)
	OR (not \SPI:BSPIM:state_1\ and not \SPI:BSPIM:state_0\ and \SPI:BSPIM:state_2\)
	OR (not \SPI:BSPIM:state_2\ and not \SPI:BSPIM:state_1\ and \SPI:BSPIM:state_0\)
	OR (not \SPI:BSPIM:state_2\ and not \SPI:BSPIM:state_0\ and \SPI:BSPIM:state_1\));

Net_141D <= ((not \SPI:BSPIM:state_0\ and Net_141)
	OR (not \SPI:BSPIM:state_1\ and \SPI:BSPIM:state_2\ and \SPI:BSPIM:state_0\)
	OR (not \SPI:BSPIM:state_2\ and not \SPI:BSPIM:state_1\ and not \SPI:BSPIM:state_0\)
	OR (not \SPI:BSPIM:state_0\ and \SPI:BSPIM:state_2\ and \SPI:BSPIM:state_1\)
	OR (\SPI:BSPIM:state_1\ and Net_141));

\SPI:BSPIM:cnt_enable\\D\ <= ((not \SPI:BSPIM:state_1\ and not \SPI:BSPIM:state_0\ and \SPI:BSPIM:state_2\ and \SPI:BSPIM:cnt_enable\)
	OR (not \SPI:BSPIM:state_2\ and \SPI:BSPIM:state_1\ and \SPI:BSPIM:state_0\)
	OR (\SPI:BSPIM:state_1\ and \SPI:BSPIM:state_0\ and \SPI:BSPIM:cnt_enable\)
	OR (not \SPI:BSPIM:state_2\ and \SPI:BSPIM:state_0\ and \SPI:BSPIM:cnt_enable\)
	OR (not \SPI:BSPIM:state_2\ and \SPI:BSPIM:state_1\ and \SPI:BSPIM:cnt_enable\));

\SPI:BSPIM:mosi_reg\\D\ <= ((not \SPI:BSPIM:state_1\ and not \SPI:BSPIM:state_0\ and \SPI:BSPIM:state_2\ and \SPI:BSPIM:mosi_from_dp\)
	OR (\SPI:BSPIM:state_2\ and \SPI:BSPIM:state_1\ and \SPI:BSPIM:state_0\ and \SPI:BSPIM:mosi_from_dp\)
	OR (not \SPI:BSPIM:state_2\ and Net_139 and \SPI:BSPIM:state_0\)
	OR (not \SPI:BSPIM:state_2\ and not \SPI:BSPIM:state_0\ and \SPI:BSPIM:state_1\ and \SPI:BSPIM:mosi_from_dp\ and \SPI:BSPIM:ld_ident\)
	OR (not \SPI:BSPIM:state_2\ and not \SPI:BSPIM:state_0\ and \SPI:BSPIM:state_1\ and \SPI:BSPIM:mosi_from_dp\ and \SPI:BSPIM:count_0\)
	OR (not \SPI:BSPIM:state_2\ and not \SPI:BSPIM:state_0\ and not \SPI:BSPIM:count_1\ and \SPI:BSPIM:state_1\ and \SPI:BSPIM:mosi_from_dp\)
	OR (not \SPI:BSPIM:state_2\ and not \SPI:BSPIM:state_0\ and \SPI:BSPIM:state_1\ and \SPI:BSPIM:mosi_from_dp\ and \SPI:BSPIM:count_2\)
	OR (not \SPI:BSPIM:state_2\ and not \SPI:BSPIM:state_0\ and \SPI:BSPIM:state_1\ and \SPI:BSPIM:mosi_from_dp\ and \SPI:BSPIM:count_3\)
	OR (not \SPI:BSPIM:state_2\ and not \SPI:BSPIM:state_0\ and \SPI:BSPIM:state_1\ and \SPI:BSPIM:mosi_from_dp\ and \SPI:BSPIM:count_4\));

Net_140D <= ((not \SPI:BSPIM:state_2\ and \SPI:BSPIM:state_1\ and \SPI:BSPIM:state_0\)
	OR (Net_140 and \SPI:BSPIM:state_1\ and \SPI:BSPIM:state_0\));

\SPI:BSPIM:ld_ident\\D\ <= ((not \SPI:BSPIM:state_1\ and not \SPI:BSPIM:state_0\ and \SPI:BSPIM:state_2\)
	OR (not \SPI:BSPIM:state_2\ and \SPI:BSPIM:count_0\ and \SPI:BSPIM:ld_ident\)
	OR (not \SPI:BSPIM:state_2\ and not \SPI:BSPIM:count_1\ and \SPI:BSPIM:ld_ident\)
	OR (not \SPI:BSPIM:state_2\ and \SPI:BSPIM:count_2\ and \SPI:BSPIM:ld_ident\)
	OR (not \SPI:BSPIM:state_2\ and \SPI:BSPIM:count_3\ and \SPI:BSPIM:ld_ident\)
	OR (not \SPI:BSPIM:state_2\ and \SPI:BSPIM:count_4\ and \SPI:BSPIM:ld_ident\)
	OR (\SPI:BSPIM:state_0\ and \SPI:BSPIM:ld_ident\)
	OR (not \SPI:BSPIM:state_1\ and \SPI:BSPIM:ld_ident\));

\throttleTimer:TimerUDB:capt_fifo_load\ <= ((not Net_444 and \throttleTimer:TimerUDB:control_7\ and \throttleTimer:TimerUDB:control_4\ and \throttleTimer:TimerUDB:capture_last\ and \throttleTimer:TimerUDB:trig_rise_detected\));

\throttleTimer:TimerUDB:status_tc\ <= ((\throttleTimer:TimerUDB:control_7\ and \throttleTimer:TimerUDB:control_4\ and \throttleTimer:TimerUDB:per_zero\ and \throttleTimer:TimerUDB:trig_rise_detected\));

\throttleTimer:TimerUDB:trig_rise_detected\\D\ <= ((Net_444 and \throttleTimer:TimerUDB:control_7\ and \throttleTimer:TimerUDB:control_4\ and \throttleTimer:TimerUDB:trig_rise_detected\)
	OR (not \throttleTimer:TimerUDB:trig_last\ and Net_444 and \throttleTimer:TimerUDB:control_7\ and \throttleTimer:TimerUDB:control_4\));

\throttleTimer:TimerUDB:trig_fall_detected\\D\ <= ((Net_444 and \throttleTimer:TimerUDB:control_7\ and \throttleTimer:TimerUDB:control_4\ and \throttleTimer:TimerUDB:trig_fall_detected\));

\throttleTimer:TimerUDB:trig_reg\ <= ((\throttleTimer:TimerUDB:control_7\ and \throttleTimer:TimerUDB:control_4\ and \throttleTimer:TimerUDB:trig_rise_detected\));

Net_706 <= (not Net_444);

\PWMHBro:PWMUDB:sc_kill_tmp\\D\ <= (not \PWMHBro:PWMUDB:tc_i\);

\PWMHBro:PWMUDB:dith_count_1\\D\ <= ((not \PWMHBro:PWMUDB:dith_count_1\ and \PWMHBro:PWMUDB:tc_i\ and \PWMHBro:PWMUDB:dith_count_0\)
	OR (not \PWMHBro:PWMUDB:dith_count_0\ and \PWMHBro:PWMUDB:dith_count_1\)
	OR (not \PWMHBro:PWMUDB:tc_i\ and \PWMHBro:PWMUDB:dith_count_1\));

\PWMHBro:PWMUDB:dith_count_0\\D\ <= ((not \PWMHBro:PWMUDB:dith_count_0\ and \PWMHBro:PWMUDB:tc_i\)
	OR (not \PWMHBro:PWMUDB:tc_i\ and \PWMHBro:PWMUDB:dith_count_0\));

\PWMHBro:PWMUDB:cmp1_status\ <= ((not \PWMHBro:PWMUDB:prevCompare1\ and \PWMHBro:PWMUDB:cmp1_less\));

\PWMHBro:PWMUDB:cmp2_status\ <= ((not \PWMHBro:PWMUDB:prevCompare2\ and \PWMHBro:PWMUDB:cmp2_less\));

\PWMHBro:PWMUDB:status_2\ <= ((\PWMHBro:PWMUDB:runmode_enable\ and \PWMHBro:PWMUDB:tc_i\));

\PWMHBro:PWMUDB:pwm1_i\ <= ((\PWMHBro:PWMUDB:runmode_enable\ and \PWMHBro:PWMUDB:cmp1_less\));

\PWMHBro:PWMUDB:pwm2_i\ <= ((\PWMHBro:PWMUDB:runmode_enable\ and \PWMHBro:PWMUDB:cmp2_less\));

\PWMSend:PWMUDB:sc_kill_tmp\\D\ <= (not \PWMSend:PWMUDB:tc_i\);

\PWMSend:PWMUDB:dith_count_1\\D\ <= ((not \PWMSend:PWMUDB:dith_count_1\ and \PWMSend:PWMUDB:tc_i\ and \PWMSend:PWMUDB:dith_count_0\)
	OR (not \PWMSend:PWMUDB:dith_count_0\ and \PWMSend:PWMUDB:dith_count_1\)
	OR (not \PWMSend:PWMUDB:tc_i\ and \PWMSend:PWMUDB:dith_count_1\));

\PWMSend:PWMUDB:dith_count_0\\D\ <= ((not \PWMSend:PWMUDB:dith_count_0\ and \PWMSend:PWMUDB:tc_i\)
	OR (not \PWMSend:PWMUDB:tc_i\ and \PWMSend:PWMUDB:dith_count_0\));

\PWMSend:PWMUDB:cmp1_status\ <= ((not \PWMSend:PWMUDB:prevCompare1\ and \PWMSend:PWMUDB:cmp1_less\));

\PWMSend:PWMUDB:status_2\ <= ((\PWMSend:PWMUDB:runmode_enable\ and \PWMSend:PWMUDB:tc_i\));

\PWMSend:PWMUDB:pwm_i\ <= ((\PWMSend:PWMUDB:runmode_enable\ and \PWMSend:PWMUDB:cmp1_less\));

Net_1530 <= (not Net_1529);

\PWMServo:PWMUDB:sc_kill_tmp\\D\ <= (not \PWMServo:PWMUDB:tc_i\);

\PWMServo:PWMUDB:dith_count_1\\D\ <= ((not \PWMServo:PWMUDB:dith_count_1\ and \PWMServo:PWMUDB:tc_i\ and \PWMServo:PWMUDB:dith_count_0\)
	OR (not \PWMServo:PWMUDB:dith_count_0\ and \PWMServo:PWMUDB:dith_count_1\)
	OR (not \PWMServo:PWMUDB:tc_i\ and \PWMServo:PWMUDB:dith_count_1\));

\PWMServo:PWMUDB:dith_count_0\\D\ <= ((not \PWMServo:PWMUDB:dith_count_0\ and \PWMServo:PWMUDB:tc_i\)
	OR (not \PWMServo:PWMUDB:tc_i\ and \PWMServo:PWMUDB:dith_count_0\));

\PWMServo:PWMUDB:cmp1_status\ <= ((not \PWMServo:PWMUDB:prevCompare1\ and \PWMServo:PWMUDB:cmp1_less\));

\PWMServo:PWMUDB:status_2\ <= ((\PWMServo:PWMUDB:runmode_enable\ and \PWMServo:PWMUDB:tc_i\));

\PWMServo:PWMUDB:pwm_i\ <= ((\PWMServo:PWMUDB:runmode_enable\ and \PWMServo:PWMUDB:cmp1_less\));

\steeringTimer:TimerUDB:capt_fifo_load\ <= ((not Net_1529 and \steeringTimer:TimerUDB:control_7\ and \steeringTimer:TimerUDB:control_4\ and \steeringTimer:TimerUDB:capture_last\ and \steeringTimer:TimerUDB:trig_rise_detected\));

\steeringTimer:TimerUDB:status_tc\ <= ((\steeringTimer:TimerUDB:control_7\ and \steeringTimer:TimerUDB:control_4\ and \steeringTimer:TimerUDB:per_zero\ and \steeringTimer:TimerUDB:trig_rise_detected\));

\steeringTimer:TimerUDB:trig_rise_detected\\D\ <= ((Net_1529 and \steeringTimer:TimerUDB:control_7\ and \steeringTimer:TimerUDB:control_4\ and \steeringTimer:TimerUDB:trig_rise_detected\)
	OR (not \steeringTimer:TimerUDB:trig_last\ and Net_1529 and \steeringTimer:TimerUDB:control_7\ and \steeringTimer:TimerUDB:control_4\));

\steeringTimer:TimerUDB:trig_fall_detected\\D\ <= ((Net_1529 and \steeringTimer:TimerUDB:control_7\ and \steeringTimer:TimerUDB:control_4\ and \steeringTimer:TimerUDB:trig_fall_detected\));

\steeringTimer:TimerUDB:trig_reg\ <= ((\steeringTimer:TimerUDB:control_7\ and \steeringTimer:TimerUDB:control_4\ and \steeringTimer:TimerUDB:trig_rise_detected\));

MISO:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cee3f137-d7cb-4a2c-b350-2556339c903e",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_net_0),
		y=>(zero),
		fb=>Net_19,
		analog=>(open),
		io=>(tmpIO_0__MISO_net_0),
		siovref=>(tmpSIOVREF__MISO_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MISO_net_0);
SS:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SS_net_0),
		analog=>(open),
		io=>(tmpIO_0__SS_net_0),
		siovref=>(tmpSIOVREF__SS_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SS_net_0);
IRQ:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_net_0),
		y=>(zero),
		fb=>(tmpFB_0__IRQ_net_0),
		analog=>(open),
		io=>(tmpIO_0__IRQ_net_0),
		siovref=>(tmpSIOVREF__IRQ_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_net_0,
		out_reset=>zero,
		interrupt=>Net_23);
isr_IRQ:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_23);
CE:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"068bbdfe-7810-44e8-b50c-8626e0a0245f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_net_0),
		y=>(zero),
		fb=>(tmpFB_0__CE_net_0),
		analog=>(open),
		io=>(tmpIO_0__CE_net_0),
		siovref=>(tmpSIOVREF__CE_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CE_net_0);
\UART:TXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_31);
\UART:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART:Net_9\,
		dig_domain_out=>open);
\UART:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_32);
\UART:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART:Net_9\,
		enable=>tmpOE__MISO_net_0,
		clock_out=>\UART:BUART:clock_op\);
\UART:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(\UART:BUART:tx_state_1\, \UART:BUART:tx_state_0\, \UART:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART:BUART:tx_shift_out\,
		f0_bus_stat=>\UART:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART:BUART:sc_out_7\, \UART:BUART:sc_out_6\, \UART:BUART:sc_out_5\, \UART:BUART:sc_out_4\,
			\UART:BUART:sc_out_3\, \UART:BUART:sc_out_2\, \UART:BUART:sc_out_1\, \UART:BUART:sc_out_0\));
\UART:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clock=>\UART:BUART:clock_op\,
		status=>(zero, zero, zero, \UART:BUART:tx_fifo_notfull\,
			\UART:BUART:tx_status_2\, \UART:BUART:tx_fifo_empty\, \UART:BUART:tx_status_0\),
		interrupt=>Net_31);
\UART:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(\UART:BUART:rx_state_1\, \UART:BUART:rx_state_0\, \UART:BUART:rx_bitclk_enable\),
		route_si=>Net_30,
		route_ci=>zero,
		f0_load=>\UART:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART:BUART:hd_shift_out\,
		f0_bus_stat=>\UART:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART:BUART:rx_fifofull\,
		f1_bus_stat=>\UART:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110001",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART:BUART:clock_op\,
		reset=>\UART:BUART:reset_reg\,
		load=>\UART:BUART:rx_counter_load\,
		enable=>tmpOE__MISO_net_0,
		count=>(\UART:BUART:rx_count_6\, \UART:BUART:rx_count_5\, \UART:BUART:rx_count_4\, \UART:BUART:rx_count_3\,
			\UART:BUART:rx_count_2\, \UART:BUART:rx_count_1\, \UART:BUART:rx_count_0\),
		tc=>\UART:BUART:rx_count7_tc\);
\UART:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clock=>\UART:BUART:clock_op\,
		status=>(zero, \UART:BUART:rx_status_5\, \UART:BUART:rx_status_4\, \UART:BUART:rx_status_3\,
			\UART:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_32);
Rx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_net_0),
		y=>(zero),
		fb=>Net_30,
		analog=>(open),
		io=>(tmpIO_0__Rx_net_0),
		siovref=>(tmpSIOVREF__Rx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_net_0);
Tx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_net_0),
		y=>Net_25,
		fb=>(tmpFB_0__Tx_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_net_0),
		siovref=>(tmpSIOVREF__Tx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_net_0);
LED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"61204427-8c23-47e4-a83c-4b6119d67621",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LED_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_net_0),
		siovref=>(tmpSIOVREF__LED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_net_0);
MOSI:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0de3f6a4-673b-4089-8013-df66374753c9",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_net_0),
		y=>Net_139,
		fb=>(tmpFB_0__MOSI_net_0),
		analog=>(open),
		io=>(tmpIO_0__MOSI_net_0),
		siovref=>(tmpSIOVREF__MOSI_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOSI_net_0);
SCLK:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"83b2fde2-60ad-45b6-9e5c-cb3baa6e3f9a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_net_0),
		y=>Net_140,
		fb=>(tmpFB_0__SCLK_net_0),
		analog=>(open),
		io=>(tmpIO_0__SCLK_net_0),
		siovref=>(tmpSIOVREF__SCLK_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCLK_net_0);
\SPI:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"15cb15b3-05f2-49b1-a67e-9f121bc62871/426fcbe0-714d-4404-8fa8-581ff40c30f1",
		source_clock_id=>"",
		divisor=>0,
		period=>"500000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\SPI:Net_276\,
		dig_domain_out=>open);
\SPI:BSPIM:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\SPI:Net_276\,
		enable=>tmpOE__MISO_net_0,
		clock_out=>\SPI:BSPIM:clk_fin\);
\SPI:BSPIM:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0001111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\SPI:BSPIM:clk_fin\,
		reset=>zero,
		load=>zero,
		enable=>\SPI:BSPIM:cnt_enable\,
		count=>(\SPI:BSPIM:count_6\, \SPI:BSPIM:count_5\, \SPI:BSPIM:count_4\, \SPI:BSPIM:count_3\,
			\SPI:BSPIM:count_2\, \SPI:BSPIM:count_1\, \SPI:BSPIM:count_0\),
		tc=>\SPI:BSPIM:cnt_tc\);
\SPI:BSPIM:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPI:BSPIM:clk_fin\,
		status=>(zero, zero, \SPI:BSPIM:tx_status_4\, \SPI:BSPIM:load_rx_data\,
			\SPI:BSPIM:tx_status_2\, \SPI:BSPIM:tx_status_1\, \SPI:BSPIM:tx_status_0\),
		interrupt=>Net_146);
\SPI:BSPIM:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPI:BSPIM:clk_fin\,
		status=>(\SPI:BSPIM:rx_status_6\, \SPI:BSPIM:rx_status_5\, \SPI:BSPIM:rx_status_4\, zero,
			zero, zero, zero),
		interrupt=>Net_144);
\SPI:BSPIM:sR8:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SPI:BSPIM:clk_fin\,
		cs_addr=>(\SPI:BSPIM:state_2\, \SPI:BSPIM:state_1\, \SPI:BSPIM:state_0\),
		route_si=>Net_19,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\SPI:BSPIM:load_rx_data\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SPI:BSPIM:mosi_from_dp\,
		f0_bus_stat=>\SPI:BSPIM:tx_status_2\,
		f0_blk_stat=>\SPI:BSPIM:tx_status_1\,
		f1_bus_stat=>\SPI:BSPIM:rx_status_5\,
		f1_blk_stat=>\SPI:BSPIM:rx_status_4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
ThrottlePin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8dd6b24e-496a-4e8d-817d-cc518f0ab4e1",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_net_0),
		y=>(zero),
		fb=>Net_444,
		analog=>(open),
		io=>(tmpIO_0__ThrottlePin_net_0),
		siovref=>(tmpSIOVREF__ThrottlePin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ThrottlePin_net_0);
isr_send:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_932);
\throttleTimer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_757,
		enable=>tmpOE__MISO_net_0,
		clock_out=>\throttleTimer:TimerUDB:ClockOutFromEnBlock\);
\throttleTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_757,
		enable=>tmpOE__MISO_net_0,
		clock_out=>\throttleTimer:TimerUDB:Clk_Ctl_i\);
\throttleTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\throttleTimer:TimerUDB:Clk_Ctl_i\,
		control=>(\throttleTimer:TimerUDB:control_7\, \throttleTimer:TimerUDB:control_6\, \throttleTimer:TimerUDB:control_5\, \throttleTimer:TimerUDB:control_4\,
			\throttleTimer:TimerUDB:control_3\, \throttleTimer:TimerUDB:control_2\, \throttleTimer:TimerUDB:control_1\, \throttleTimer:TimerUDB:control_0\));
\throttleTimer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_706,
		clock=>\throttleTimer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \throttleTimer:TimerUDB:status_3\,
			\throttleTimer:TimerUDB:status_2\, \throttleTimer:TimerUDB:capt_fifo_load\, \throttleTimer:TimerUDB:status_tc\),
		interrupt=>\throttleTimer:Net_55\);
\throttleTimer:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\throttleTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_706, \throttleTimer:TimerUDB:trig_reg\, \throttleTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\throttleTimer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\throttleTimer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\throttleTimer:TimerUDB:nc3\,
		f0_blk_stat=>\throttleTimer:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\throttleTimer:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\throttleTimer:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\throttleTimer:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\throttleTimer:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\throttleTimer:TimerUDB:sT16:timerdp:cmp_eq_1\, \throttleTimer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\throttleTimer:TimerUDB:sT16:timerdp:cmp_lt_1\, \throttleTimer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\throttleTimer:TimerUDB:sT16:timerdp:cmp_zero_1\, \throttleTimer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\throttleTimer:TimerUDB:sT16:timerdp:cmp_ff_1\, \throttleTimer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\throttleTimer:TimerUDB:sT16:timerdp:cap_1\, \throttleTimer:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\throttleTimer:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\throttleTimer:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\throttleTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_706, \throttleTimer:TimerUDB:trig_reg\, \throttleTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\throttleTimer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\throttleTimer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\throttleTimer:TimerUDB:status_3\,
		f0_blk_stat=>\throttleTimer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\throttleTimer:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\throttleTimer:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\throttleTimer:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\throttleTimer:TimerUDB:sT16:timerdp:msb\,
		cei=>(\throttleTimer:TimerUDB:sT16:timerdp:cmp_eq_1\, \throttleTimer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\throttleTimer:TimerUDB:sT16:timerdp:cmp_lt_1\, \throttleTimer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\throttleTimer:TimerUDB:sT16:timerdp:cmp_zero_1\, \throttleTimer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\throttleTimer:TimerUDB:sT16:timerdp:cmp_ff_1\, \throttleTimer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\throttleTimer:TimerUDB:sT16:timerdp:cap_1\, \throttleTimer:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\throttleTimer:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
Clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"f00b0225-6566-4e73-b39c-384af497d603",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_757,
		dig_domain_out=>open);
isr_throttle_Fall:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_706);
\PWMHBro:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_612,
		enable=>tmpOE__MISO_net_0,
		clock_out=>\PWMHBro:PWMUDB:ClockOutFromEnBlock\);
\PWMHBro:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWMHBro:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWMHBro:PWMUDB:control_7\, \PWMHBro:PWMUDB:control_6\, \PWMHBro:PWMUDB:control_5\, \PWMHBro:PWMUDB:control_4\,
			\PWMHBro:PWMUDB:control_3\, \PWMHBro:PWMUDB:control_2\, \PWMHBro:PWMUDB:control_1\, \PWMHBro:PWMUDB:control_0\));
\PWMHBro:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWMHBro:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWMHBro:PWMUDB:status_5\, zero, \PWMHBro:PWMUDB:status_3\,
			\PWMHBro:PWMUDB:status_2\, \PWMHBro:PWMUDB:status_1\, \PWMHBro:PWMUDB:status_0\),
		interrupt=>\PWMHBro:Net_55\);
\PWMHBro:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWMHBro:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWMHBro:PWMUDB:tc_i\, \PWMHBro:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWMHBro:PWMUDB:cmp1_eq\,
		cl0=>\PWMHBro:PWMUDB:cmp1_less\,
		z0=>\PWMHBro:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWMHBro:PWMUDB:cmp2_eq\,
		cl1=>\PWMHBro:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWMHBro:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWMHBro:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);
HBroClock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b044d79c-6cf3-45cf-b177-09ca93fc87b4",
		source_clock_id=>"",
		divisor=>0,
		period=>"500000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_612,
		dig_domain_out=>open);
N1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6426dc8c-cb6f-462b-86ee-b86a494f7519",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_net_0),
		y=>Net_518,
		fb=>(tmpFB_0__N1_net_0),
		analog=>(open),
		io=>(tmpIO_0__N1_net_0),
		siovref=>(tmpSIOVREF__N1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__N1_net_0);
N2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d751f21a-1aab-449d-a0ee-2fd073d4a0c0",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_net_0),
		y=>Net_597,
		fb=>(tmpFB_0__N2_net_0),
		analog=>(open),
		io=>(tmpIO_0__N2_net_0),
		siovref=>(tmpSIOVREF__N2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__N2_net_0);
P1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d98dbf16-2ee7-47d3-baab-e93cf5ee3b2f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_net_0),
		y=>(zero),
		fb=>(tmpFB_0__P1_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_net_0),
		siovref=>(tmpSIOVREF__P1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_net_0);
P2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f67bb6c2-f8df-44ec-bd50-ca321d49eda8",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_net_0),
		y=>(zero),
		fb=>(tmpFB_0__P2_net_0),
		analog=>(open),
		io=>(tmpIO_0__P2_net_0),
		siovref=>(tmpSIOVREF__P2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P2_net_0);
speaker:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"be47011a-2264-4c4a-9a14-0b77ba86d880",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_net_0),
		y=>(zero),
		fb=>(tmpFB_0__speaker_net_0),
		analog=>(open),
		io=>(tmpIO_0__speaker_net_0),
		siovref=>(tmpSIOVREF__speaker_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__speaker_net_0);
\PWMSend:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_757,
		enable=>tmpOE__MISO_net_0,
		clock_out=>\PWMSend:PWMUDB:ClockOutFromEnBlock\);
\PWMSend:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWMSend:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWMSend:PWMUDB:control_7\, \PWMSend:PWMUDB:control_6\, \PWMSend:PWMUDB:control_5\, \PWMSend:PWMUDB:control_4\,
			\PWMSend:PWMUDB:control_3\, \PWMSend:PWMUDB:control_2\, \PWMSend:PWMUDB:control_1\, \PWMSend:PWMUDB:control_0\));
\PWMSend:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWMSend:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWMSend:PWMUDB:status_5\, zero, \PWMSend:PWMUDB:status_3\,
			\PWMSend:PWMUDB:status_2\, \PWMSend:PWMUDB:status_1\, \PWMSend:PWMUDB:status_0\),
		interrupt=>\PWMSend:Net_55\);
\PWMSend:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWMSend:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWMSend:PWMUDB:tc_i\, \PWMSend:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWMSend:PWMUDB:nc2\,
		cl0=>\PWMSend:PWMUDB:nc3\,
		z0=>\PWMSend:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWMSend:PWMUDB:nc4\,
		cl1=>\PWMSend:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWMSend:PWMUDB:nc6\,
		f1_blk_stat=>\PWMSend:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWMSend:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWMSend:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWMSend:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWMSend:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWMSend:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWMSend:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWMSend:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWMSend:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWMSend:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWMSend:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWMSend:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWMSend:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWMSend:PWMUDB:sP16:pwmdp:cap_1\, \PWMSend:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWMSend:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWMSend:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWMSend:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWMSend:PWMUDB:tc_i\, \PWMSend:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWMSend:PWMUDB:cmp1_eq\,
		cl0=>\PWMSend:PWMUDB:cmp1_less\,
		z0=>\PWMSend:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWMSend:PWMUDB:cmp2_eq\,
		cl1=>\PWMSend:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWMSend:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWMSend:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWMSend:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWMSend:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWMSend:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWMSend:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWMSend:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWMSend:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWMSend:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWMSend:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWMSend:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWMSend:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWMSend:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWMSend:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWMSend:PWMUDB:sP16:pwmdp:cap_1\, \PWMSend:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWMSend:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\);
ServoClock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"ec048dae-7643-4659-8898-8291388d1f43",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1368,
		dig_domain_out=>open);
ServoPWM:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d785b4d0-be6e-47ea-96a8-ca82b8b33ddd",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_net_0),
		y=>Net_1401,
		fb=>(tmpFB_0__ServoPWM_net_0),
		analog=>(open),
		io=>(tmpIO_0__ServoPWM_net_0),
		siovref=>(tmpSIOVREF__ServoPWM_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ServoPWM_net_0);
SteeringPin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"40eb39f4-bfeb-4727-81aa-e9a4ed79485d",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_net_0),
		y=>(zero),
		fb=>Net_1529,
		analog=>(open),
		io=>(tmpIO_0__SteeringPin_net_0),
		siovref=>(tmpSIOVREF__SteeringPin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SteeringPin_net_0);
isr_steering_Fall:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1530);
\PWMServo:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1368,
		enable=>tmpOE__MISO_net_0,
		clock_out=>\PWMServo:PWMUDB:ClockOutFromEnBlock\);
\PWMServo:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWMServo:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWMServo:PWMUDB:control_7\, \PWMServo:PWMUDB:control_6\, \PWMServo:PWMUDB:control_5\, \PWMServo:PWMUDB:control_4\,
			\PWMServo:PWMUDB:control_3\, \PWMServo:PWMUDB:control_2\, \PWMServo:PWMUDB:control_1\, \PWMServo:PWMUDB:control_0\));
\PWMServo:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWMServo:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWMServo:PWMUDB:status_5\, zero, \PWMServo:PWMUDB:status_3\,
			\PWMServo:PWMUDB:status_2\, \PWMServo:PWMUDB:status_1\, \PWMServo:PWMUDB:status_0\),
		interrupt=>\PWMServo:Net_55\);
\PWMServo:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWMServo:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWMServo:PWMUDB:tc_i\, \PWMServo:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWMServo:PWMUDB:nc2\,
		cl0=>\PWMServo:PWMUDB:nc3\,
		z0=>\PWMServo:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWMServo:PWMUDB:nc4\,
		cl1=>\PWMServo:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWMServo:PWMUDB:nc6\,
		f1_blk_stat=>\PWMServo:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWMServo:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWMServo:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWMServo:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWMServo:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWMServo:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWMServo:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWMServo:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWMServo:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWMServo:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWMServo:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWMServo:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWMServo:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWMServo:PWMUDB:sP16:pwmdp:cap_1\, \PWMServo:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWMServo:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWMServo:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWMServo:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWMServo:PWMUDB:tc_i\, \PWMServo:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWMServo:PWMUDB:cmp1_eq\,
		cl0=>\PWMServo:PWMUDB:cmp1_less\,
		z0=>\PWMServo:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWMServo:PWMUDB:cmp2_eq\,
		cl1=>\PWMServo:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWMServo:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWMServo:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWMServo:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWMServo:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWMServo:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWMServo:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWMServo:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWMServo:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWMServo:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWMServo:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWMServo:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWMServo:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWMServo:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWMServo:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWMServo:PWMUDB:sP16:pwmdp:cap_1\, \PWMServo:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWMServo:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\);
\steeringTimer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_757,
		enable=>tmpOE__MISO_net_0,
		clock_out=>\steeringTimer:TimerUDB:ClockOutFromEnBlock\);
\steeringTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_757,
		enable=>tmpOE__MISO_net_0,
		clock_out=>\steeringTimer:TimerUDB:Clk_Ctl_i\);
\steeringTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\steeringTimer:TimerUDB:Clk_Ctl_i\,
		control=>(\steeringTimer:TimerUDB:control_7\, \steeringTimer:TimerUDB:control_6\, \steeringTimer:TimerUDB:control_5\, \steeringTimer:TimerUDB:control_4\,
			\steeringTimer:TimerUDB:control_3\, \steeringTimer:TimerUDB:control_2\, \steeringTimer:TimerUDB:control_1\, \steeringTimer:TimerUDB:control_0\));
\steeringTimer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_1530,
		clock=>\steeringTimer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \steeringTimer:TimerUDB:status_3\,
			\steeringTimer:TimerUDB:status_2\, \steeringTimer:TimerUDB:capt_fifo_load\, \steeringTimer:TimerUDB:status_tc\),
		interrupt=>\steeringTimer:Net_55\);
\steeringTimer:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\steeringTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_1530, \steeringTimer:TimerUDB:trig_reg\, \steeringTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\steeringTimer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\steeringTimer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\steeringTimer:TimerUDB:nc3\,
		f0_blk_stat=>\steeringTimer:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\steeringTimer:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\steeringTimer:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\steeringTimer:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\steeringTimer:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\steeringTimer:TimerUDB:sT16:timerdp:cmp_eq_1\, \steeringTimer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\steeringTimer:TimerUDB:sT16:timerdp:cmp_lt_1\, \steeringTimer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\steeringTimer:TimerUDB:sT16:timerdp:cmp_zero_1\, \steeringTimer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\steeringTimer:TimerUDB:sT16:timerdp:cmp_ff_1\, \steeringTimer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\steeringTimer:TimerUDB:sT16:timerdp:cap_1\, \steeringTimer:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\steeringTimer:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\steeringTimer:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\steeringTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_1530, \steeringTimer:TimerUDB:trig_reg\, \steeringTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\steeringTimer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\steeringTimer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\steeringTimer:TimerUDB:status_3\,
		f0_blk_stat=>\steeringTimer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\steeringTimer:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\steeringTimer:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\steeringTimer:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\steeringTimer:TimerUDB:sT16:timerdp:msb\,
		cei=>(\steeringTimer:TimerUDB:sT16:timerdp:cmp_eq_1\, \steeringTimer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\steeringTimer:TimerUDB:sT16:timerdp:cmp_lt_1\, \steeringTimer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\steeringTimer:TimerUDB:sT16:timerdp:cmp_zero_1\, \steeringTimer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\steeringTimer:TimerUDB:sT16:timerdp:cmp_ff_1\, \steeringTimer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\steeringTimer:TimerUDB:sT16:timerdp:cap_1\, \steeringTimer:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\steeringTimer:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:reset_reg\);
\UART:BUART:txn\:cy_dff
	PORT MAP(d=>\UART:BUART:txn\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:txn\);
\UART:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_1\);
\UART:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_0\);
\UART:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_2\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_2\);
Net_27:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>Net_27);
\UART:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_bitclk\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_bitclk\);
\UART:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_ctrl_mark_last\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_ctrl_mark_last\);
\UART:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_mark\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_mark\);
\UART:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_parity_bit\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_parity_bit\);
\UART:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_1\);
\UART:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_0\);
\UART:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_load_fifo\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_load_fifo\);
\UART:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_3\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_3\);
\UART:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_2\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_2\);
\UART:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_bitclk_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_bitclk_enable\);
\UART:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_stop1_reg\);
\UART:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_markspace_status\);
\UART:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_status_2\);
\UART:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_stop_bit_error\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_status_3\);
\UART:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_addr_match_status\);
\UART:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_markspace_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_markspace_pre\);
\UART:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_parity_error_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_parity_error_pre\);
\UART:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_break_status\);
\UART:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_address_detected\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_address_detected\);
\UART:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_last\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_last\);
\UART:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_parity_bit\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_parity_bit\);
Net_140:cy_dff
	PORT MAP(d=>Net_140D,
		clk=>\SPI:BSPIM:clk_fin\,
		q=>Net_140);
\SPI:BSPIM:so_send_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPI:BSPIM:clk_fin\,
		q=>\SPI:BSPIM:so_send_reg\);
\SPI:BSPIM:mosi_reg\:cy_dff
	PORT MAP(d=>\SPI:BSPIM:mosi_reg\\D\,
		clk=>\SPI:BSPIM:clk_fin\,
		q=>Net_139);
\SPI:BSPIM:state_2\:cy_dff
	PORT MAP(d=>\SPI:BSPIM:state_2\\D\,
		clk=>\SPI:BSPIM:clk_fin\,
		q=>\SPI:BSPIM:state_2\);
\SPI:BSPIM:state_1\:cy_dff
	PORT MAP(d=>\SPI:BSPIM:state_1\\D\,
		clk=>\SPI:BSPIM:clk_fin\,
		q=>\SPI:BSPIM:state_1\);
\SPI:BSPIM:state_0\:cy_dff
	PORT MAP(d=>\SPI:BSPIM:state_0\\D\,
		clk=>\SPI:BSPIM:clk_fin\,
		q=>\SPI:BSPIM:state_0\);
Net_141:cy_dff
	PORT MAP(d=>Net_141D,
		clk=>\SPI:BSPIM:clk_fin\,
		q=>Net_141);
\SPI:BSPIM:mosi_pre_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPI:BSPIM:clk_fin\,
		q=>\SPI:BSPIM:mosi_pre_reg\);
\SPI:BSPIM:load_cond\:cy_dff
	PORT MAP(d=>\SPI:BSPIM:load_cond\\D\,
		clk=>\SPI:BSPIM:clk_fin\,
		q=>\SPI:BSPIM:load_cond\);
\SPI:BSPIM:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\SPI:BSPIM:load_rx_data\,
		clk=>\SPI:BSPIM:clk_fin\,
		q=>\SPI:BSPIM:dpcounter_one_reg\);
\SPI:BSPIM:mosi_from_dp_reg\:cy_dff
	PORT MAP(d=>\SPI:BSPIM:mosi_from_dp\,
		clk=>\SPI:BSPIM:clk_fin\,
		q=>\SPI:BSPIM:mosi_from_dp_reg\);
\SPI:BSPIM:ld_ident\:cy_dff
	PORT MAP(d=>\SPI:BSPIM:ld_ident\\D\,
		clk=>\SPI:BSPIM:clk_fin\,
		q=>\SPI:BSPIM:ld_ident\);
\SPI:BSPIM:cnt_enable\:cy_dff
	PORT MAP(d=>\SPI:BSPIM:cnt_enable\\D\,
		clk=>\SPI:BSPIM:clk_fin\,
		q=>\SPI:BSPIM:cnt_enable\);
\throttleTimer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_444,
		clk=>\throttleTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\throttleTimer:TimerUDB:capture_last\);
\throttleTimer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\throttleTimer:TimerUDB:status_tc\,
		clk=>\throttleTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\throttleTimer:TimerUDB:tc_reg_i\);
\throttleTimer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\throttleTimer:TimerUDB:control_7\,
		clk=>\throttleTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\throttleTimer:TimerUDB:hwEnable_reg\);
\throttleTimer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\throttleTimer:TimerUDB:capt_fifo_load\,
		clk=>\throttleTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\throttleTimer:TimerUDB:capture_out_reg_i\);
\throttleTimer:TimerUDB:trig_last\:cy_dff
	PORT MAP(d=>Net_444,
		clk=>\throttleTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\throttleTimer:TimerUDB:trig_last\);
\throttleTimer:TimerUDB:trig_rise_detected\:cy_dff
	PORT MAP(d=>\throttleTimer:TimerUDB:trig_rise_detected\\D\,
		clk=>\throttleTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\throttleTimer:TimerUDB:trig_rise_detected\);
\throttleTimer:TimerUDB:trig_fall_detected\:cy_dff
	PORT MAP(d=>\throttleTimer:TimerUDB:trig_fall_detected\\D\,
		clk=>\throttleTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\throttleTimer:TimerUDB:trig_fall_detected\);
\PWMHBro:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__MISO_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWMHBro:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMHBro:PWMUDB:min_kill_reg\);
\PWMHBro:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWMHBro:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMHBro:PWMUDB:prevCapture\);
\PWMHBro:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWMHBro:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMHBro:PWMUDB:trig_last\);
\PWMHBro:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWMHBro:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWMHBro:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMHBro:PWMUDB:runmode_enable\);
\PWMHBro:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWMHBro:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWMHBro:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMHBro:PWMUDB:sc_kill_tmp\);
\PWMHBro:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__MISO_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWMHBro:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMHBro:PWMUDB:ltch_kill_reg\);
\PWMHBro:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWMHBro:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWMHBro:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMHBro:PWMUDB:dith_count_1\);
\PWMHBro:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWMHBro:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWMHBro:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMHBro:PWMUDB:dith_count_0\);
\PWMHBro:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWMHBro:PWMUDB:cmp1_less\,
		clk=>\PWMHBro:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMHBro:PWMUDB:prevCompare1\);
\PWMHBro:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\PWMHBro:PWMUDB:cmp2_less\,
		clk=>\PWMHBro:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMHBro:PWMUDB:prevCompare2\);
\PWMHBro:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWMHBro:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWMHBro:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMHBro:PWMUDB:status_0\);
\PWMHBro:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\PWMHBro:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\PWMHBro:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMHBro:PWMUDB:status_1\);
\PWMHBro:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWMHBro:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMHBro:PWMUDB:status_5\);
\PWMHBro:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWMHBro:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMHBro:PWMUDB:pwm_i_reg\);
\PWMHBro:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\PWMHBro:PWMUDB:pwm1_i\,
		clk=>\PWMHBro:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_518);
\PWMHBro:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\PWMHBro:PWMUDB:pwm2_i\,
		clk=>\PWMHBro:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_597);
\PWMHBro:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWMHBro:PWMUDB:status_2\,
		clk=>\PWMHBro:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMHBro:PWMUDB:tc_i_reg\);
\PWMSend:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__MISO_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWMSend:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMSend:PWMUDB:min_kill_reg\);
\PWMSend:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWMSend:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMSend:PWMUDB:prevCapture\);
\PWMSend:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWMSend:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMSend:PWMUDB:trig_last\);
\PWMSend:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWMSend:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWMSend:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMSend:PWMUDB:runmode_enable\);
\PWMSend:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWMSend:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWMSend:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMSend:PWMUDB:sc_kill_tmp\);
\PWMSend:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__MISO_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWMSend:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMSend:PWMUDB:ltch_kill_reg\);
\PWMSend:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWMSend:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWMSend:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMSend:PWMUDB:dith_count_1\);
\PWMSend:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWMSend:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWMSend:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMSend:PWMUDB:dith_count_0\);
\PWMSend:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWMSend:PWMUDB:cmp1_less\,
		clk=>\PWMSend:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMSend:PWMUDB:prevCompare1\);
\PWMSend:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWMSend:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWMSend:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMSend:PWMUDB:status_0\);
\PWMSend:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWMSend:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMSend:PWMUDB:status_1\);
\PWMSend:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWMSend:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMSend:PWMUDB:status_5\);
\PWMSend:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWMSend:PWMUDB:pwm_i\,
		clk=>\PWMSend:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_932);
\PWMSend:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWMSend:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMSend:PWMUDB:pwm1_i_reg\);
\PWMSend:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWMSend:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMSend:PWMUDB:pwm2_i_reg\);
\PWMSend:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWMSend:PWMUDB:status_2\,
		clk=>\PWMSend:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMSend:PWMUDB:tc_i_reg\);
\PWMServo:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__MISO_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWMServo:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMServo:PWMUDB:min_kill_reg\);
\PWMServo:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWMServo:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMServo:PWMUDB:prevCapture\);
\PWMServo:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWMServo:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMServo:PWMUDB:trig_last\);
\PWMServo:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWMServo:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWMServo:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMServo:PWMUDB:runmode_enable\);
\PWMServo:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWMServo:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWMServo:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMServo:PWMUDB:sc_kill_tmp\);
\PWMServo:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__MISO_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWMServo:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMServo:PWMUDB:ltch_kill_reg\);
\PWMServo:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWMServo:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWMServo:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMServo:PWMUDB:dith_count_1\);
\PWMServo:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWMServo:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWMServo:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMServo:PWMUDB:dith_count_0\);
\PWMServo:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWMServo:PWMUDB:cmp1_less\,
		clk=>\PWMServo:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMServo:PWMUDB:prevCompare1\);
\PWMServo:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWMServo:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWMServo:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMServo:PWMUDB:status_0\);
\PWMServo:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWMServo:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMServo:PWMUDB:status_1\);
\PWMServo:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWMServo:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMServo:PWMUDB:status_5\);
\PWMServo:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWMServo:PWMUDB:pwm_i\,
		clk=>\PWMServo:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1401);
\PWMServo:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWMServo:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMServo:PWMUDB:pwm1_i_reg\);
\PWMServo:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWMServo:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMServo:PWMUDB:pwm2_i_reg\);
\PWMServo:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWMServo:PWMUDB:status_2\,
		clk=>\PWMServo:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWMServo:PWMUDB:tc_i_reg\);
\steeringTimer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_1529,
		clk=>\steeringTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\steeringTimer:TimerUDB:capture_last\);
\steeringTimer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\steeringTimer:TimerUDB:status_tc\,
		clk=>\steeringTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\steeringTimer:TimerUDB:tc_reg_i\);
\steeringTimer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\steeringTimer:TimerUDB:control_7\,
		clk=>\steeringTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\steeringTimer:TimerUDB:hwEnable_reg\);
\steeringTimer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\steeringTimer:TimerUDB:capt_fifo_load\,
		clk=>\steeringTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\steeringTimer:TimerUDB:capture_out_reg_i\);
\steeringTimer:TimerUDB:trig_last\:cy_dff
	PORT MAP(d=>Net_1529,
		clk=>\steeringTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\steeringTimer:TimerUDB:trig_last\);
\steeringTimer:TimerUDB:trig_rise_detected\:cy_dff
	PORT MAP(d=>\steeringTimer:TimerUDB:trig_rise_detected\\D\,
		clk=>\steeringTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\steeringTimer:TimerUDB:trig_rise_detected\);
\steeringTimer:TimerUDB:trig_fall_detected\:cy_dff
	PORT MAP(d=>\steeringTimer:TimerUDB:trig_fall_detected\\D\,
		clk=>\steeringTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\steeringTimer:TimerUDB:trig_fall_detected\);

END R_T_L;
