{
  "Top": "top_kernel",
  "RtlTop": "top_kernel",
  "RtlPrefix": "",
  "RtlSubPrefix": "top_kernel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A_DRAM": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<24, 10, AP_RND, AP_SAT, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_A",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A_DRAM_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A_DRAM_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "C_DRAM": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<24, 10, AP_RND, AP_SAT, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_C",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "C_DRAM_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "C_DRAM_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_unroll -tripcount_threshold=0",
      "config_compile -pipeline_loops=0",
      "config_compile -complex-mul-dsp=0",
      "config_export -flow=impl",
      "config_export -format=ip_catalog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "top_kernel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "54427",
    "Latency": "54426"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "top_kernel",
    "Version": "1.0",
    "DisplayName": "Top_kernel",
    "Revision": "2114462024",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_top_kernel_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/top.cpp"],
    "TestBench": ["..\/..\/host.cpp"],
    "Vhdl": [
      "impl\/vhdl\/top_kernel_A_1_46_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_A_1_48_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_A_1_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_A_m_axi.vhd",
      "impl\/vhdl\/top_kernel_C_m_axi.vhd",
      "impl\/vhdl\/top_kernel_control_s_axi.vhd",
      "impl\/vhdl\/top_kernel_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/top_kernel_mul_24s_17s_41_1_1.vhd",
      "impl\/vhdl\/top_kernel_sdiv_38ns_24s_38_42_1.vhd",
      "impl\/vhdl\/top_kernel_sdiv_38ns_24s_38_42_seq_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_9_2_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_17_3_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_129_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_tmp_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_32_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_33_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_42_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_43_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_54_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_55_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_64_8.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_65_8.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10.vhd",
      "impl\/vhdl\/top_kernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/top_kernel_A_1_46_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_A_1_48_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_A_1_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_A_m_axi.v",
      "impl\/verilog\/top_kernel_C_m_axi.v",
      "impl\/verilog\/top_kernel_control_s_axi.v",
      "impl\/verilog\/top_kernel_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/top_kernel_mul_24s_17s_41_1_1.v",
      "impl\/verilog\/top_kernel_power.xpe",
      "impl\/verilog\/top_kernel_sdiv_38ns_24s_38_42_1.v",
      "impl\/verilog\/top_kernel_sdiv_38ns_24s_38_42_seq_1.v",
      "impl\/verilog\/top_kernel_sparsemux_9_2_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_17_3_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_129_6_24_1_1.v",
      "impl\/verilog\/top_kernel_tmp_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_32_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_33_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_42_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_43_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_54_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_55_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_64_8.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_65_8.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10.v",
      "impl\/verilog\/top_kernel.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/top_kernel_v1_0\/data\/top_kernel.mdd",
      "impl\/misc\/drivers\/top_kernel_v1_0\/data\/top_kernel.tcl",
      "impl\/misc\/drivers\/top_kernel_v1_0\/data\/top_kernel.yaml",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel.c",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel.h",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel_hw.h",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel_linux.c",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/top_kernel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_C",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "A_DRAM_1",
          "access": "W",
          "description": "Data signal of A_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A_DRAM",
              "access": "W",
              "description": "Bit 31 to 0 of A_DRAM"
            }]
        },
        {
          "offset": "0x14",
          "name": "A_DRAM_2",
          "access": "W",
          "description": "Data signal of A_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A_DRAM",
              "access": "W",
              "description": "Bit 63 to 32 of A_DRAM"
            }]
        },
        {
          "offset": "0x1c",
          "name": "C_DRAM_1",
          "access": "W",
          "description": "Data signal of C_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "C_DRAM",
              "access": "W",
              "description": "Bit 31 to 0 of C_DRAM"
            }]
        },
        {
          "offset": "0x20",
          "name": "C_DRAM_2",
          "access": "W",
          "description": "Data signal of C_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "C_DRAM",
              "access": "W",
              "description": "Bit 63 to 32 of C_DRAM"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "A_DRAM"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "C_DRAM"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_A:m_axi_C",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_A": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_A_",
      "paramPrefix": "C_M_AXI_A_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_A_ARADDR",
        "m_axi_A_ARBURST",
        "m_axi_A_ARCACHE",
        "m_axi_A_ARID",
        "m_axi_A_ARLEN",
        "m_axi_A_ARLOCK",
        "m_axi_A_ARPROT",
        "m_axi_A_ARQOS",
        "m_axi_A_ARREADY",
        "m_axi_A_ARREGION",
        "m_axi_A_ARSIZE",
        "m_axi_A_ARUSER",
        "m_axi_A_ARVALID",
        "m_axi_A_AWADDR",
        "m_axi_A_AWBURST",
        "m_axi_A_AWCACHE",
        "m_axi_A_AWID",
        "m_axi_A_AWLEN",
        "m_axi_A_AWLOCK",
        "m_axi_A_AWPROT",
        "m_axi_A_AWQOS",
        "m_axi_A_AWREADY",
        "m_axi_A_AWREGION",
        "m_axi_A_AWSIZE",
        "m_axi_A_AWUSER",
        "m_axi_A_AWVALID",
        "m_axi_A_BID",
        "m_axi_A_BREADY",
        "m_axi_A_BRESP",
        "m_axi_A_BUSER",
        "m_axi_A_BVALID",
        "m_axi_A_RDATA",
        "m_axi_A_RID",
        "m_axi_A_RLAST",
        "m_axi_A_RREADY",
        "m_axi_A_RRESP",
        "m_axi_A_RUSER",
        "m_axi_A_RVALID",
        "m_axi_A_WDATA",
        "m_axi_A_WID",
        "m_axi_A_WLAST",
        "m_axi_A_WREADY",
        "m_axi_A_WSTRB",
        "m_axi_A_WUSER",
        "m_axi_A_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "A_DRAM"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "A_DRAM"
        }
      ]
    },
    "m_axi_C": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_C_",
      "paramPrefix": "C_M_AXI_C_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_C_ARADDR",
        "m_axi_C_ARBURST",
        "m_axi_C_ARCACHE",
        "m_axi_C_ARID",
        "m_axi_C_ARLEN",
        "m_axi_C_ARLOCK",
        "m_axi_C_ARPROT",
        "m_axi_C_ARQOS",
        "m_axi_C_ARREADY",
        "m_axi_C_ARREGION",
        "m_axi_C_ARSIZE",
        "m_axi_C_ARUSER",
        "m_axi_C_ARVALID",
        "m_axi_C_AWADDR",
        "m_axi_C_AWBURST",
        "m_axi_C_AWCACHE",
        "m_axi_C_AWID",
        "m_axi_C_AWLEN",
        "m_axi_C_AWLOCK",
        "m_axi_C_AWPROT",
        "m_axi_C_AWQOS",
        "m_axi_C_AWREADY",
        "m_axi_C_AWREGION",
        "m_axi_C_AWSIZE",
        "m_axi_C_AWUSER",
        "m_axi_C_AWVALID",
        "m_axi_C_BID",
        "m_axi_C_BREADY",
        "m_axi_C_BRESP",
        "m_axi_C_BUSER",
        "m_axi_C_BVALID",
        "m_axi_C_RDATA",
        "m_axi_C_RID",
        "m_axi_C_RLAST",
        "m_axi_C_RREADY",
        "m_axi_C_RRESP",
        "m_axi_C_RUSER",
        "m_axi_C_RVALID",
        "m_axi_C_WDATA",
        "m_axi_C_WID",
        "m_axi_C_WLAST",
        "m_axi_C_WREADY",
        "m_axi_C_WSTRB",
        "m_axi_C_WUSER",
        "m_axi_C_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "C_DRAM"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "C_DRAM"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_A_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_A_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_A_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_A_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_A_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_A_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_A_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_A_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_A_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_A_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_A_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_A_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_A_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_A_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_A_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_A_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_C_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_C_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_C_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_C_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_C_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_C_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_C_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_C_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_C_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_C_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_C_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_C_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_C_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_C_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_C_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_C_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "top_kernel",
      "BindInstances": "A_1_48_U A_1_U A_2_U A_3_U A_4_U A_5_U A_6_U A_7_U C_1_49_U C_1_U C_2_U C_3_U C_4_U C_5_U C_6_U C_7_U tmp_U tmp_1_U tmp_2_U tmp_3_U tmp_4_U tmp_5_U tmp_6_U tmp_7_U tmp_8_U tmp_9_U tmp_10_U tmp_11_U tmp_12_U tmp_13_U tmp_14_U tmp_15_U tmp_16_U tmp_17_U tmp_18_U tmp_19_U tmp_20_U tmp_21_U tmp_22_U tmp_23_U tmp_24_U tmp_25_U tmp_26_U tmp_27_U tmp_28_U tmp_29_U tmp_30_U tmp_31_U tmp_32_U tmp_33_U tmp_34_U tmp_35_U tmp_36_U tmp_37_U tmp_38_U tmp_39_U tmp_40_U tmp_41_U tmp_42_U tmp_43_U tmp_44_U tmp_45_U tmp_46_U tmp_47_U tmp_48_U tmp_49_U tmp_50_U tmp_51_U tmp_52_U tmp_53_U tmp_54_U tmp_55_U tmp_56_U tmp_57_U tmp_58_U tmp_59_U tmp_60_U tmp_61_U tmp_62_U tmp_63_U icmp_ln29_fu_809_p2 add_ln29_fu_815_p2 add_ln40_fu_847_p2 xor_ln40_fu_873_p2 and_ln40_fu_879_p2 xor_ln40_1_fu_885_p2 select_ln40_fu_891_p3 denom_1_fu_899_p3 icmp_ln51_fu_911_p2 add_ln51_fu_917_p2 sub_ln62_fu_976_p2 sub_ln62_1_fu_996_p2 scale_fu_1016_p3 control_s_axi_U A_m_axi_U C_m_axi_U",
      "Instances": [
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_507",
          "BindInstances": "icmp_ln21_fu_243_p2 add_ln21_1_fu_249_p2 add_ln21_fu_276_p2 icmp_ln22_fu_282_p2 select_ln21_fu_288_p3 select_ln21_1_fu_296_p3 add_ln22_fu_360_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_33_4",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_33_4_fu_522",
          "BindInstances": "add_ln36_fu_264_p2 add_ln36_1_fu_269_p2 xor_ln36_fu_291_p2 and_ln36_fu_297_p2 xor_ln36_1_fu_303_p2 select_ln36_fu_309_p3 select_ln36_1_fu_317_p3 add_ln36_2_fu_333_p2 add_ln36_3_fu_339_p2 xor_ln36_2_fu_361_p2 and_ln36_1_fu_367_p2 xor_ln36_3_fu_373_p2 select_ln36_2_fu_379_p3 select_ln36_3_fu_387_p3 add_ln36_4_fu_403_p2 add_ln36_5_fu_409_p2 xor_ln36_4_fu_431_p2 and_ln36_2_fu_437_p2 xor_ln36_5_fu_443_p2 select_ln36_4_fu_449_p3 select_ln36_5_fu_457_p3 add_ln36_6_fu_473_p2 add_ln36_7_fu_479_p2 xor_ln36_6_fu_501_p2 and_ln36_3_fu_507_p2 xor_ln36_7_fu_513_p2 select_ln36_6_fu_519_p3 select_ln36_7_fu_527_p3 add_ln36_8_fu_543_p2 add_ln36_9_fu_549_p2 xor_ln36_8_fu_571_p2 and_ln36_4_fu_577_p2 xor_ln36_9_fu_583_p2 select_ln36_8_fu_589_p3 select_ln36_9_fu_597_p3 add_ln36_10_fu_613_p2 add_ln36_11_fu_619_p2 xor_ln36_10_fu_641_p2 and_ln36_5_fu_647_p2 xor_ln36_11_fu_653_p2 select_ln36_10_fu_659_p3 select_ln36_11_fu_667_p3 add_ln36_12_fu_683_p2 add_ln36_13_fu_689_p2 xor_ln36_12_fu_711_p2 and_ln36_6_fu_717_p2 xor_ln36_13_fu_723_p2 select_ln36_12_fu_729_p3 select_ln36_13_fu_737_p3 add_ln36_14_fu_753_p2 add_ln36_15_fu_759_p2 xor_ln36_14_fu_781_p2 and_ln36_7_fu_787_p2 xor_ln36_15_fu_793_p2 select_ln36_14_fu_799_p3 select_ln36_15_fu_807_p3 add_ln33_fu_243_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_43_5",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_43_5_fu_536",
          "BindInstances": "sdiv_38ns_24s_38_42_1_U21 icmp_ln46_fu_1487_p2 icmp_ln46_1_fu_1493_p2 or_ln46_fu_1499_p2 xor_ln46_fu_1505_p2 and_ln46_fu_1511_p2 xor_ln46_1_fu_1517_p2 or_ln46_1_fu_1523_p2 and_ln46_1_fu_1529_p2 select_ln46_fu_1535_p3 or_ln46_2_fu_1543_p2 select_ln46_1_fu_1549_p3 sdiv_38ns_24s_38_42_1_U22 icmp_ln46_2_fu_1595_p2 icmp_ln46_3_fu_1601_p2 or_ln46_3_fu_1607_p2 xor_ln46_2_fu_1613_p2 and_ln46_2_fu_1619_p2 xor_ln46_3_fu_1625_p2 or_ln46_4_fu_1631_p2 and_ln46_3_fu_1637_p2 select_ln46_2_fu_1643_p3 or_ln46_5_fu_1651_p2 select_ln46_3_fu_1657_p3 sdiv_38ns_24s_38_42_1_U23 icmp_ln46_4_fu_1703_p2 icmp_ln46_5_fu_1709_p2 or_ln46_6_fu_1715_p2 xor_ln46_4_fu_1721_p2 and_ln46_4_fu_1727_p2 xor_ln46_5_fu_1733_p2 or_ln46_7_fu_1739_p2 and_ln46_5_fu_1745_p2 select_ln46_4_fu_1751_p3 or_ln46_8_fu_1759_p2 select_ln46_5_fu_1765_p3 sdiv_38ns_24s_38_42_1_U24 icmp_ln46_6_fu_1811_p2 icmp_ln46_7_fu_1817_p2 or_ln46_9_fu_1823_p2 xor_ln46_6_fu_1829_p2 and_ln46_6_fu_1835_p2 xor_ln46_7_fu_1841_p2 or_ln46_10_fu_1847_p2 and_ln46_7_fu_1853_p2 select_ln46_6_fu_1859_p3 or_ln46_11_fu_1867_p2 select_ln46_7_fu_1873_p3 sdiv_38ns_24s_38_42_1_U25 icmp_ln46_8_fu_1919_p2 icmp_ln46_9_fu_1925_p2 or_ln46_12_fu_1931_p2 xor_ln46_8_fu_1937_p2 and_ln46_8_fu_1943_p2 xor_ln46_9_fu_1949_p2 or_ln46_13_fu_1955_p2 and_ln46_9_fu_1961_p2 select_ln46_8_fu_1967_p3 or_ln46_14_fu_1975_p2 select_ln46_9_fu_1981_p3 sdiv_38ns_24s_38_42_1_U26 icmp_ln46_10_fu_2027_p2 icmp_ln46_11_fu_2033_p2 or_ln46_15_fu_2039_p2 xor_ln46_10_fu_2045_p2 and_ln46_10_fu_2051_p2 xor_ln46_11_fu_2057_p2 or_ln46_16_fu_2063_p2 and_ln46_11_fu_2069_p2 select_ln46_10_fu_2075_p3 or_ln46_17_fu_2083_p2 select_ln46_11_fu_2089_p3 sdiv_38ns_24s_38_42_1_U27 icmp_ln46_12_fu_2135_p2 icmp_ln46_13_fu_2141_p2 or_ln46_18_fu_2147_p2 xor_ln46_12_fu_2153_p2 and_ln46_12_fu_2159_p2 xor_ln46_13_fu_2165_p2 or_ln46_19_fu_2171_p2 and_ln46_13_fu_2177_p2 select_ln46_12_fu_2183_p3 or_ln46_20_fu_2191_p2 select_ln46_13_fu_2197_p3 sdiv_38ns_24s_38_42_1_U28 icmp_ln46_14_fu_2243_p2 icmp_ln46_15_fu_2249_p2 or_ln46_21_fu_2255_p2 xor_ln46_14_fu_2261_p2 and_ln46_14_fu_2267_p2 xor_ln46_15_fu_2273_p2 or_ln46_22_fu_2279_p2 and_ln46_15_fu_2285_p2 select_ln46_14_fu_2291_p3 or_ln46_23_fu_2299_p2 select_ln46_15_fu_2305_p3 add_ln43_fu_1258_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_55_7",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_55_7_fu_615",
          "BindInstances": "sparsemux_17_3_24_1_1_U105 add_ln58_fu_1225_p2 add_ln58_1_fu_1230_p2 xor_ln58_fu_1252_p2 and_ln58_fu_1258_p2 xor_ln58_1_fu_1264_p2 select_ln58_fu_1270_p3 select_ln58_1_fu_1278_p3 sparsemux_17_3_24_1_1_U106 add_ln58_2_fu_1293_p2 add_ln58_3_fu_1298_p2 xor_ln58_2_fu_1320_p2 and_ln58_1_fu_1326_p2 xor_ln58_3_fu_1332_p2 select_ln58_2_fu_1338_p3 select_ln58_3_fu_1346_p3 sparsemux_17_3_24_1_1_U107 add_ln58_4_fu_1401_p2 add_ln58_5_fu_1407_p2 xor_ln58_4_fu_1429_p2 and_ln58_2_fu_1435_p2 xor_ln58_5_fu_1441_p2 select_ln58_4_fu_1447_p3 select_ln58_5_fu_1455_p3 sparsemux_17_3_24_1_1_U108 add_ln58_6_fu_1510_p2 add_ln58_7_fu_1516_p2 xor_ln58_6_fu_1538_p2 and_ln58_3_fu_1544_p2 xor_ln58_7_fu_1550_p2 select_ln58_6_fu_1556_p3 select_ln58_7_fu_1564_p3 sparsemux_17_3_24_1_1_U109 add_ln58_8_fu_1619_p2 add_ln58_9_fu_1625_p2 xor_ln58_8_fu_1647_p2 and_ln58_4_fu_1653_p2 xor_ln58_9_fu_1659_p2 select_ln58_8_fu_1665_p3 select_ln58_9_fu_1673_p3 sparsemux_17_3_24_1_1_U110 add_ln58_10_fu_1728_p2 add_ln58_11_fu_1734_p2 xor_ln58_10_fu_1756_p2 and_ln58_5_fu_1762_p2 xor_ln58_11_fu_1768_p2 select_ln58_10_fu_1774_p3 select_ln58_11_fu_1782_p3 sparsemux_17_3_24_1_1_U111 add_ln58_12_fu_1837_p2 add_ln58_13_fu_1843_p2 xor_ln58_12_fu_1865_p2 and_ln58_6_fu_1871_p2 xor_ln58_13_fu_1877_p2 select_ln58_12_fu_1883_p3 select_ln58_13_fu_1891_p3 sparsemux_17_3_24_1_1_U112 add_ln58_14_fu_1946_p2 add_ln58_15_fu_1952_p2 xor_ln58_14_fu_1974_p2 and_ln58_7_fu_1980_p2 xor_ln58_15_fu_1986_p2 select_ln58_14_fu_1992_p3 select_ln58_15_fu_2000_p3 add_ln55_fu_1126_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_65_8",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_65_8_fu_686",
          "BindInstances": "sparsemux_17_3_24_1_1_U181 mul_24s_17s_41_1_1_U189 add_ln68_fu_1709_p2 xor_ln68_fu_1723_p2 and_ln68_fu_1729_p2 icmp_ln68_fu_1753_p2 icmp_ln68_1_fu_1769_p2 icmp_ln68_2_fu_1775_p2 select_ln68_fu_1781_p3 xor_ln68_1_fu_1789_p2 and_ln68_1_fu_1795_p2 select_ln68_1_fu_1801_p3 and_ln68_2_fu_1809_p2 xor_ln68_2_fu_1815_p2 or_ln68_fu_1821_p2 xor_ln68_3_fu_1827_p2 and_ln68_3_fu_1833_p2 and_ln68_4_fu_1839_p2 or_ln68_16_fu_1845_p2 xor_ln68_4_fu_1851_p2 and_ln68_5_fu_1857_p2 select_ln68_2_fu_1863_p3 or_ln68_1_fu_1871_p2 select_ln68_3_fu_1877_p3 sparsemux_17_3_24_1_1_U182 mul_24s_17s_41_1_1_U190 add_ln68_1_fu_1936_p2 xor_ln68_5_fu_1950_p2 and_ln68_6_fu_1956_p2 icmp_ln68_3_fu_1980_p2 icmp_ln68_4_fu_1996_p2 icmp_ln68_5_fu_2002_p2 select_ln68_4_fu_2008_p3 xor_ln68_6_fu_2016_p2 and_ln68_7_fu_2022_p2 select_ln68_5_fu_2028_p3 and_ln68_8_fu_2036_p2 xor_ln68_7_fu_2042_p2 or_ln68_2_fu_2048_p2 xor_ln68_8_fu_2054_p2 and_ln68_9_fu_2060_p2 and_ln68_10_fu_2066_p2 or_ln68_17_fu_2072_p2 xor_ln68_9_fu_2078_p2 and_ln68_11_fu_2084_p2 select_ln68_6_fu_2090_p3 or_ln68_3_fu_2098_p2 select_ln68_7_fu_2104_p3 sparsemux_17_3_24_1_1_U183 mul_24s_17s_41_1_1_U191 add_ln68_2_fu_2163_p2 xor_ln68_10_fu_2177_p2 and_ln68_12_fu_2183_p2 icmp_ln68_6_fu_2207_p2 icmp_ln68_7_fu_2223_p2 icmp_ln68_8_fu_2229_p2 select_ln68_8_fu_2235_p3 xor_ln68_11_fu_2243_p2 and_ln68_13_fu_2249_p2 select_ln68_9_fu_2255_p3 and_ln68_14_fu_2263_p2 xor_ln68_12_fu_2269_p2 or_ln68_4_fu_2275_p2 xor_ln68_13_fu_2281_p2 and_ln68_15_fu_2287_p2 and_ln68_16_fu_2293_p2 or_ln68_18_fu_2299_p2 xor_ln68_14_fu_2305_p2 and_ln68_17_fu_2311_p2 select_ln68_10_fu_2317_p3 or_ln68_5_fu_2325_p2 select_ln68_11_fu_2331_p3 sparsemux_17_3_24_1_1_U184 mul_24s_17s_41_1_1_U192 add_ln68_3_fu_2390_p2 xor_ln68_15_fu_2404_p2 and_ln68_18_fu_2410_p2 icmp_ln68_9_fu_2434_p2 icmp_ln68_10_fu_2450_p2 icmp_ln68_11_fu_2456_p2 select_ln68_12_fu_2462_p3 xor_ln68_16_fu_2470_p2 and_ln68_19_fu_2476_p2 select_ln68_13_fu_2482_p3 and_ln68_20_fu_2490_p2 xor_ln68_17_fu_2496_p2 or_ln68_6_fu_2502_p2 xor_ln68_18_fu_2508_p2 and_ln68_21_fu_2514_p2 and_ln68_22_fu_2520_p2 or_ln68_19_fu_2526_p2 xor_ln68_19_fu_2532_p2 and_ln68_23_fu_2538_p2 select_ln68_14_fu_2544_p3 or_ln68_7_fu_2552_p2 select_ln68_15_fu_2558_p3 sparsemux_17_3_24_1_1_U185 mul_24s_17s_41_1_1_U193 add_ln68_4_fu_2617_p2 xor_ln68_20_fu_2631_p2 and_ln68_24_fu_2637_p2 icmp_ln68_12_fu_2661_p2 icmp_ln68_13_fu_2677_p2 icmp_ln68_14_fu_2683_p2 select_ln68_16_fu_2689_p3 xor_ln68_21_fu_2697_p2 and_ln68_25_fu_2703_p2 select_ln68_17_fu_2709_p3 and_ln68_26_fu_2717_p2 xor_ln68_22_fu_2723_p2 or_ln68_8_fu_2729_p2 xor_ln68_23_fu_2735_p2 and_ln68_27_fu_2741_p2 and_ln68_28_fu_2747_p2 or_ln68_20_fu_2753_p2 xor_ln68_24_fu_2759_p2 and_ln68_29_fu_2765_p2 select_ln68_18_fu_2771_p3 or_ln68_9_fu_2779_p2 select_ln68_19_fu_2785_p3 sparsemux_17_3_24_1_1_U186 mul_24s_17s_41_1_1_U194 add_ln68_5_fu_2844_p2 xor_ln68_25_fu_2858_p2 and_ln68_30_fu_2864_p2 icmp_ln68_15_fu_2888_p2 icmp_ln68_16_fu_2904_p2 icmp_ln68_17_fu_2910_p2 select_ln68_20_fu_2916_p3 xor_ln68_26_fu_2924_p2 and_ln68_31_fu_2930_p2 select_ln68_21_fu_2936_p3 and_ln68_32_fu_2944_p2 xor_ln68_27_fu_2950_p2 or_ln68_10_fu_2956_p2 xor_ln68_28_fu_2962_p2 and_ln68_33_fu_2968_p2 and_ln68_34_fu_2974_p2 or_ln68_21_fu_2980_p2 xor_ln68_29_fu_2986_p2 and_ln68_35_fu_2992_p2 select_ln68_22_fu_2998_p3 or_ln68_11_fu_3006_p2 select_ln68_23_fu_3012_p3 sparsemux_17_3_24_1_1_U187 mul_24s_17s_41_1_1_U195 add_ln68_6_fu_3071_p2 xor_ln68_30_fu_3085_p2 and_ln68_36_fu_3091_p2 icmp_ln68_18_fu_3115_p2 icmp_ln68_19_fu_3131_p2 icmp_ln68_20_fu_3137_p2 select_ln68_24_fu_3143_p3 xor_ln68_31_fu_3151_p2 and_ln68_37_fu_3157_p2 select_ln68_25_fu_3163_p3 and_ln68_38_fu_3171_p2 xor_ln68_32_fu_3177_p2 or_ln68_12_fu_3183_p2 xor_ln68_33_fu_3189_p2 and_ln68_39_fu_3195_p2 and_ln68_40_fu_3201_p2 or_ln68_22_fu_3207_p2 xor_ln68_34_fu_3213_p2 and_ln68_41_fu_3219_p2 select_ln68_26_fu_3225_p3 or_ln68_13_fu_3233_p2 select_ln68_27_fu_3239_p3 sparsemux_17_3_24_1_1_U188 mul_24s_17s_41_1_1_U196 add_ln68_7_fu_3298_p2 xor_ln68_35_fu_3312_p2 and_ln68_42_fu_3318_p2 icmp_ln68_21_fu_3342_p2 icmp_ln68_22_fu_3358_p2 icmp_ln68_23_fu_3364_p2 select_ln68_28_fu_3370_p3 xor_ln68_36_fu_3378_p2 and_ln68_43_fu_3384_p2 select_ln68_29_fu_3390_p3 and_ln68_44_fu_3398_p2 xor_ln68_37_fu_3404_p2 or_ln68_14_fu_3410_p2 xor_ln68_38_fu_3416_p2 and_ln68_45_fu_3422_p2 and_ln68_46_fu_3428_p2 or_ln68_23_fu_3434_p2 xor_ln68_39_fu_3440_p2 and_ln68_47_fu_3446_p2 select_ln68_30_fu_3452_p3 or_ln68_15_fu_3460_p2 select_ln68_31_fu_3466_p3 add_ln65_fu_1318_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10_fu_766",
          "BindInstances": "icmp_ln72_fu_256_p2 add_ln72_1_fu_262_p2 add_ln72_fu_274_p2 icmp_ln73_fu_280_p2 select_ln72_fu_286_p3 select_ln72_1_fu_294_p3 add_ln75_fu_328_p2 sparsemux_17_3_24_1_1_U274 add_ln73_fu_346_p2"
        }
      ]
    },
    "Info": {
      "top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_33_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_43_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_55_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_65_8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2": {
        "Latency": {
          "LatencyBest": "16387",
          "LatencyAvg": "16387",
          "LatencyWorst": "16387",
          "PipelineII": "16385",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_21_1_VITIS_LOOP_22_2",
            "TripCount": "16384",
            "Latency": "16385",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "61",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "172",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_33_4": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "11",
          "LatencyWorst": "11",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "12.845"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_33_4",
            "TripCount": "8",
            "Latency": "9",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "72",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "997",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_43_5": {
        "Latency": {
          "LatencyBest": "51",
          "LatencyAvg": "51",
          "LatencyWorst": "51",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.823"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_43_5",
            "TripCount": "8",
            "Latency": "49",
            "PipelineII": "1",
            "PipelineDepth": "43"
          }],
        "Area": {
          "FF": "25709",
          "AVAIL_FF": "141120",
          "UTIL_FF": "18",
          "LUT": "20388",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "28",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_55_7": {
        "Latency": {
          "LatencyBest": "35",
          "LatencyAvg": "35",
          "LatencyWorst": "35",
          "PipelineII": "33",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "12.845"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_55_7",
            "TripCount": "32",
            "Latency": "33",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "95",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1343",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_65_8": {
        "Latency": {
          "LatencyBest": "35",
          "LatencyAvg": "35",
          "LatencyWorst": "35",
          "PipelineII": "33",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.277"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_65_8",
            "TripCount": "32",
            "Latency": "33",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "8",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "2",
          "FF": "257",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1830",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10": {
        "Latency": {
          "LatencyBest": "16387",
          "LatencyAvg": "16387",
          "LatencyWorst": "16387",
          "PipelineII": "16385",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_72_9_VITIS_LOOP_73_10",
            "TripCount": "16384",
            "Latency": "16385",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "63",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "251",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel": {
        "Latency": {
          "LatencyBest": "54426",
          "LatencyAvg": "54426",
          "LatencyWorst": "54426",
          "PipelineII": "54427",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "12.845"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_29_3",
            "TripCount": "256",
            "Latency": "16896",
            "PipelineII": "",
            "PipelineDepth": "66"
          },
          {
            "Name": "VITIS_LOOP_51_6",
            "TripCount": "64",
            "Latency": "4736",
            "PipelineII": "",
            "PipelineDepth": "74"
          }
        ],
        "Area": {
          "BRAM_18K": "114",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "26",
          "DSP": "8",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "2",
          "FF": "28016",
          "AVAIL_FF": "141120",
          "UTIL_FF": "19",
          "LUT": "30933",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "43",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-02-01 19:44:43 EST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1.1"
  }
}
