{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 21 18:11:40 2021 " "Info: Processing started: Wed Apr 21 18:11:40 2021" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off par_reg -c par_reg --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off par_reg -c par_reg --timing_analysis_only" {  } {  } 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "par_reg.v" "" { Text "V:/lab_3/par_reg/par_reg.v" 4 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0}  } {  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLOCK register register DTrigger:dtrig_gen\[2\].Dtrig\|Result res\[2\] 422.12 MHz Internal " "Info: Clock \"CLOCK\" Internal fmax is restricted to 422.12 MHz between source register \"DTrigger:dtrig_gen\[2\].Dtrig\|Result\" and destination register \"res\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.369 ns " "Info: fmax restricted to clock pin edge rate 2.369 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.616 ns + Longest register register " "Info: + Longest register to register delay is 0.616 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DTrigger:dtrig_gen\[2\].Dtrig\|Result 1 REG LC_X52_Y30_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X52_Y30_N0; Fanout = 1; REG Node = 'DTrigger:dtrig_gen\[2\].Dtrig\|Result'" {  } { { "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" "" { Report "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" Compiler "par_reg" "UNKNOWN" "V1" "V:/lab_3/par_reg/db/par_reg.quartus_db" { Floorplan "V:/lab_3/par_reg/" "" "" { DTrigger:dtrig_gen[2].Dtrig|Result } "NODE_NAME" } "" } } { "dtrigger.v" "" { Text "V:/lab_3/par_reg/dtrigger.v" 2 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.223 ns) 0.616 ns res\[2\] 2 REG LC_X52_Y30_N8 1 " "Info: 2: + IC(0.393 ns) + CELL(0.223 ns) = 0.616 ns; Loc. = LC_X52_Y30_N8; Fanout = 1; REG Node = 'res\[2\]'" {  } { { "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" "" { Report "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" Compiler "par_reg" "UNKNOWN" "V1" "V:/lab_3/par_reg/db/par_reg.quartus_db" { Floorplan "V:/lab_3/par_reg/" "" "0.616 ns" { DTrigger:dtrig_gen[2].Dtrig|Result res[2] } "NODE_NAME" } "" } } { "par_reg.v" "" { Text "V:/lab_3/par_reg/par_reg.v" 11 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.223 ns 36.20 % " "Info: Total cell delay = 0.223 ns ( 36.20 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.393 ns 63.80 % " "Info: Total interconnect delay = 0.393 ns ( 63.80 % )" {  } {  } 0}  } { { "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" "" { Report "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" Compiler "par_reg" "UNKNOWN" "V1" "V:/lab_3/par_reg/db/par_reg.quartus_db" { Floorplan "V:/lab_3/par_reg/" "" "0.616 ns" { DTrigger:dtrig_gen[2].Dtrig|Result res[2] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "0.616 ns" { DTrigger:dtrig_gen[2].Dtrig|Result res[2] } { 0.000ns 0.393ns } { 0.000ns 0.223ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.790 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 2.790 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns CLOCK 1 CLK PIN_L2 17 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 17; CLK Node = 'CLOCK'" {  } { { "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" "" { Report "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" Compiler "par_reg" "UNKNOWN" "V1" "V:/lab_3/par_reg/db/par_reg.quartus_db" { Floorplan "V:/lab_3/par_reg/" "" "" { CLOCK } "NODE_NAME" } "" } } { "par_reg.v" "" { Text "V:/lab_3/par_reg/par_reg.v" 4 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.523 ns) + CELL(0.542 ns) 2.790 ns res\[2\] 2 REG LC_X52_Y30_N8 1 " "Info: 2: + IC(1.523 ns) + CELL(0.542 ns) = 2.790 ns; Loc. = LC_X52_Y30_N8; Fanout = 1; REG Node = 'res\[2\]'" {  } { { "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" "" { Report "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" Compiler "par_reg" "UNKNOWN" "V1" "V:/lab_3/par_reg/db/par_reg.quartus_db" { Floorplan "V:/lab_3/par_reg/" "" "2.065 ns" { CLOCK res[2] } "NODE_NAME" } "" } } { "par_reg.v" "" { Text "V:/lab_3/par_reg/par_reg.v" 11 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 45.41 % " "Info: Total cell delay = 1.267 ns ( 45.41 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.523 ns 54.59 % " "Info: Total interconnect delay = 1.523 ns ( 54.59 % )" {  } {  } 0}  } { { "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" "" { Report "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" Compiler "par_reg" "UNKNOWN" "V1" "V:/lab_3/par_reg/db/par_reg.quartus_db" { Floorplan "V:/lab_3/par_reg/" "" "2.790 ns" { CLOCK res[2] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.790 ns" { CLOCK CLOCK~out0 res[2] } { 0.000ns 0.000ns 1.523ns } { 0.000ns 0.725ns 0.542ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.790 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK\" to source register is 2.790 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns CLOCK 1 CLK PIN_L2 17 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 17; CLK Node = 'CLOCK'" {  } { { "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" "" { Report "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" Compiler "par_reg" "UNKNOWN" "V1" "V:/lab_3/par_reg/db/par_reg.quartus_db" { Floorplan "V:/lab_3/par_reg/" "" "" { CLOCK } "NODE_NAME" } "" } } { "par_reg.v" "" { Text "V:/lab_3/par_reg/par_reg.v" 4 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.523 ns) + CELL(0.542 ns) 2.790 ns DTrigger:dtrig_gen\[2\].Dtrig\|Result 2 REG LC_X52_Y30_N0 1 " "Info: 2: + IC(1.523 ns) + CELL(0.542 ns) = 2.790 ns; Loc. = LC_X52_Y30_N0; Fanout = 1; REG Node = 'DTrigger:dtrig_gen\[2\].Dtrig\|Result'" {  } { { "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" "" { Report "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" Compiler "par_reg" "UNKNOWN" "V1" "V:/lab_3/par_reg/db/par_reg.quartus_db" { Floorplan "V:/lab_3/par_reg/" "" "2.065 ns" { CLOCK DTrigger:dtrig_gen[2].Dtrig|Result } "NODE_NAME" } "" } } { "dtrigger.v" "" { Text "V:/lab_3/par_reg/dtrigger.v" 2 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 45.41 % " "Info: Total cell delay = 1.267 ns ( 45.41 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.523 ns 54.59 % " "Info: Total interconnect delay = 1.523 ns ( 54.59 % )" {  } {  } 0}  } { { "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" "" { Report "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" Compiler "par_reg" "UNKNOWN" "V1" "V:/lab_3/par_reg/db/par_reg.quartus_db" { Floorplan "V:/lab_3/par_reg/" "" "2.790 ns" { CLOCK DTrigger:dtrig_gen[2].Dtrig|Result } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.790 ns" { CLOCK CLOCK~out0 DTrigger:dtrig_gen[2].Dtrig|Result } { 0.000ns 0.000ns 1.523ns } { 0.000ns 0.725ns 0.542ns } } }  } 0}  } { { "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" "" { Report "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" Compiler "par_reg" "UNKNOWN" "V1" "V:/lab_3/par_reg/db/par_reg.quartus_db" { Floorplan "V:/lab_3/par_reg/" "" "2.790 ns" { CLOCK res[2] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.790 ns" { CLOCK CLOCK~out0 res[2] } { 0.000ns 0.000ns 1.523ns } { 0.000ns 0.725ns 0.542ns } } } { "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" "" { Report "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" Compiler "par_reg" "UNKNOWN" "V1" "V:/lab_3/par_reg/db/par_reg.quartus_db" { Floorplan "V:/lab_3/par_reg/" "" "2.790 ns" { CLOCK DTrigger:dtrig_gen[2].Dtrig|Result } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.790 ns" { CLOCK CLOCK~out0 DTrigger:dtrig_gen[2].Dtrig|Result } { 0.000ns 0.000ns 1.523ns } { 0.000ns 0.725ns 0.542ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "dtrigger.v" "" { Text "V:/lab_3/par_reg/dtrigger.v" 2 -1 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "par_reg.v" "" { Text "V:/lab_3/par_reg/par_reg.v" 11 -1 0 } }  } 0}  } { { "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" "" { Report "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" Compiler "par_reg" "UNKNOWN" "V1" "V:/lab_3/par_reg/db/par_reg.quartus_db" { Floorplan "V:/lab_3/par_reg/" "" "0.616 ns" { DTrigger:dtrig_gen[2].Dtrig|Result res[2] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "0.616 ns" { DTrigger:dtrig_gen[2].Dtrig|Result res[2] } { 0.000ns 0.393ns } { 0.000ns 0.223ns } } } { "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" "" { Report "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" Compiler "par_reg" "UNKNOWN" "V1" "V:/lab_3/par_reg/db/par_reg.quartus_db" { Floorplan "V:/lab_3/par_reg/" "" "2.790 ns" { CLOCK res[2] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.790 ns" { CLOCK CLOCK~out0 res[2] } { 0.000ns 0.000ns 1.523ns } { 0.000ns 0.725ns 0.542ns } } } { "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" "" { Report "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" Compiler "par_reg" "UNKNOWN" "V1" "V:/lab_3/par_reg/db/par_reg.quartus_db" { Floorplan "V:/lab_3/par_reg/" "" "2.790 ns" { CLOCK DTrigger:dtrig_gen[2].Dtrig|Result } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.790 ns" { CLOCK CLOCK~out0 DTrigger:dtrig_gen[2].Dtrig|Result } { 0.000ns 0.000ns 1.523ns } { 0.000ns 0.725ns 0.542ns } } }  } 0}  } { { "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" "" { Report "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" Compiler "par_reg" "UNKNOWN" "V1" "V:/lab_3/par_reg/db/par_reg.quartus_db" { Floorplan "V:/lab_3/par_reg/" "" "" { res[2] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { res[2] } {  } {  } } } { "par_reg.v" "" { Text "V:/lab_3/par_reg/par_reg.v" 11 -1 0 } }  } 0}
{ "Info" "ITDB_TSU_RESULT" "DTrigger:dtrig_gen\[5\].Dtrig\|Result EWR CLOCK 2.862 ns register " "Info: tsu for register \"DTrigger:dtrig_gen\[5\].Dtrig\|Result\" (data pin = \"EWR\", clock pin = \"CLOCK\") is 2.862 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.642 ns + Longest pin register " "Info: + Longest pin to register delay is 5.642 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns EWR 1 PIN PIN_B4 8 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_B4; Fanout = 8; PIN Node = 'EWR'" {  } { { "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" "" { Report "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" Compiler "par_reg" "UNKNOWN" "V1" "V:/lab_3/par_reg/db/par_reg.quartus_db" { Floorplan "V:/lab_3/par_reg/" "" "" { EWR } "NODE_NAME" } "" } } { "par_reg.v" "" { Text "V:/lab_3/par_reg/par_reg.v" 3 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.850 ns) + CELL(0.705 ns) 5.642 ns DTrigger:dtrig_gen\[5\].Dtrig\|Result 2 REG LC_X50_Y30_N5 1 " "Info: 2: + IC(3.850 ns) + CELL(0.705 ns) = 5.642 ns; Loc. = LC_X50_Y30_N5; Fanout = 1; REG Node = 'DTrigger:dtrig_gen\[5\].Dtrig\|Result'" {  } { { "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" "" { Report "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" Compiler "par_reg" "UNKNOWN" "V1" "V:/lab_3/par_reg/db/par_reg.quartus_db" { Floorplan "V:/lab_3/par_reg/" "" "4.555 ns" { EWR DTrigger:dtrig_gen[5].Dtrig|Result } "NODE_NAME" } "" } } { "dtrigger.v" "" { Text "V:/lab_3/par_reg/dtrigger.v" 2 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.792 ns 31.76 % " "Info: Total cell delay = 1.792 ns ( 31.76 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.850 ns 68.24 % " "Info: Total interconnect delay = 3.850 ns ( 68.24 % )" {  } {  } 0}  } { { "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" "" { Report "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" Compiler "par_reg" "UNKNOWN" "V1" "V:/lab_3/par_reg/db/par_reg.quartus_db" { Floorplan "V:/lab_3/par_reg/" "" "5.642 ns" { EWR DTrigger:dtrig_gen[5].Dtrig|Result } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "5.642 ns" { EWR EWR~out0 DTrigger:dtrig_gen[5].Dtrig|Result } { 0.000ns 0.000ns 3.850ns } { 0.000ns 1.087ns 0.705ns } } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "dtrigger.v" "" { Text "V:/lab_3/par_reg/dtrigger.v" 2 -1 0 } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.790 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK\" to destination register is 2.790 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns CLOCK 1 CLK PIN_L2 17 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 17; CLK Node = 'CLOCK'" {  } { { "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" "" { Report "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" Compiler "par_reg" "UNKNOWN" "V1" "V:/lab_3/par_reg/db/par_reg.quartus_db" { Floorplan "V:/lab_3/par_reg/" "" "" { CLOCK } "NODE_NAME" } "" } } { "par_reg.v" "" { Text "V:/lab_3/par_reg/par_reg.v" 4 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.523 ns) + CELL(0.542 ns) 2.790 ns DTrigger:dtrig_gen\[5\].Dtrig\|Result 2 REG LC_X50_Y30_N5 1 " "Info: 2: + IC(1.523 ns) + CELL(0.542 ns) = 2.790 ns; Loc. = LC_X50_Y30_N5; Fanout = 1; REG Node = 'DTrigger:dtrig_gen\[5\].Dtrig\|Result'" {  } { { "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" "" { Report "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" Compiler "par_reg" "UNKNOWN" "V1" "V:/lab_3/par_reg/db/par_reg.quartus_db" { Floorplan "V:/lab_3/par_reg/" "" "2.065 ns" { CLOCK DTrigger:dtrig_gen[5].Dtrig|Result } "NODE_NAME" } "" } } { "dtrigger.v" "" { Text "V:/lab_3/par_reg/dtrigger.v" 2 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 45.41 % " "Info: Total cell delay = 1.267 ns ( 45.41 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.523 ns 54.59 % " "Info: Total interconnect delay = 1.523 ns ( 54.59 % )" {  } {  } 0}  } { { "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" "" { Report "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" Compiler "par_reg" "UNKNOWN" "V1" "V:/lab_3/par_reg/db/par_reg.quartus_db" { Floorplan "V:/lab_3/par_reg/" "" "2.790 ns" { CLOCK DTrigger:dtrig_gen[5].Dtrig|Result } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.790 ns" { CLOCK CLOCK~out0 DTrigger:dtrig_gen[5].Dtrig|Result } { 0.000ns 0.000ns 1.523ns } { 0.000ns 0.725ns 0.542ns } } }  } 0}  } { { "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" "" { Report "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" Compiler "par_reg" "UNKNOWN" "V1" "V:/lab_3/par_reg/db/par_reg.quartus_db" { Floorplan "V:/lab_3/par_reg/" "" "5.642 ns" { EWR DTrigger:dtrig_gen[5].Dtrig|Result } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "5.642 ns" { EWR EWR~out0 DTrigger:dtrig_gen[5].Dtrig|Result } { 0.000ns 0.000ns 3.850ns } { 0.000ns 1.087ns 0.705ns } } } { "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" "" { Report "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" Compiler "par_reg" "UNKNOWN" "V1" "V:/lab_3/par_reg/db/par_reg.quartus_db" { Floorplan "V:/lab_3/par_reg/" "" "2.790 ns" { CLOCK DTrigger:dtrig_gen[5].Dtrig|Result } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.790 ns" { CLOCK CLOCK~out0 DTrigger:dtrig_gen[5].Dtrig|Result } { 0.000ns 0.000ns 1.523ns } { 0.000ns 0.725ns 0.542ns } } }  } 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK OUTRESULT\[6\] res\[6\] 6.530 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"OUTRESULT\[6\]\" through register \"res\[6\]\" is 6.530 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.790 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 2.790 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns CLOCK 1 CLK PIN_L2 17 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 17; CLK Node = 'CLOCK'" {  } { { "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" "" { Report "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" Compiler "par_reg" "UNKNOWN" "V1" "V:/lab_3/par_reg/db/par_reg.quartus_db" { Floorplan "V:/lab_3/par_reg/" "" "" { CLOCK } "NODE_NAME" } "" } } { "par_reg.v" "" { Text "V:/lab_3/par_reg/par_reg.v" 4 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.523 ns) + CELL(0.542 ns) 2.790 ns res\[6\] 2 REG LC_X50_Y30_N9 1 " "Info: 2: + IC(1.523 ns) + CELL(0.542 ns) = 2.790 ns; Loc. = LC_X50_Y30_N9; Fanout = 1; REG Node = 'res\[6\]'" {  } { { "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" "" { Report "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" Compiler "par_reg" "UNKNOWN" "V1" "V:/lab_3/par_reg/db/par_reg.quartus_db" { Floorplan "V:/lab_3/par_reg/" "" "2.065 ns" { CLOCK res[6] } "NODE_NAME" } "" } } { "par_reg.v" "" { Text "V:/lab_3/par_reg/par_reg.v" 11 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 45.41 % " "Info: Total cell delay = 1.267 ns ( 45.41 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.523 ns 54.59 % " "Info: Total interconnect delay = 1.523 ns ( 54.59 % )" {  } {  } 0}  } { { "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" "" { Report "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" Compiler "par_reg" "UNKNOWN" "V1" "V:/lab_3/par_reg/db/par_reg.quartus_db" { Floorplan "V:/lab_3/par_reg/" "" "2.790 ns" { CLOCK res[6] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.790 ns" { CLOCK CLOCK~out0 res[6] } { 0.000ns 0.000ns 1.523ns } { 0.000ns 0.725ns 0.542ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "par_reg.v" "" { Text "V:/lab_3/par_reg/par_reg.v" 11 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.584 ns + Longest register pin " "Info: + Longest register to pin delay is 3.584 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns res\[6\] 1 REG LC_X50_Y30_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X50_Y30_N9; Fanout = 1; REG Node = 'res\[6\]'" {  } { { "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" "" { Report "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" Compiler "par_reg" "UNKNOWN" "V1" "V:/lab_3/par_reg/db/par_reg.quartus_db" { Floorplan "V:/lab_3/par_reg/" "" "" { res[6] } "NODE_NAME" } "" } } { "par_reg.v" "" { Text "V:/lab_3/par_reg/par_reg.v" 11 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(2.404 ns) 3.584 ns OUTRESULT\[6\] 2 PIN PIN_C3 0 " "Info: 2: + IC(1.180 ns) + CELL(2.404 ns) = 3.584 ns; Loc. = PIN_C3; Fanout = 0; PIN Node = 'OUTRESULT\[6\]'" {  } { { "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" "" { Report "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" Compiler "par_reg" "UNKNOWN" "V1" "V:/lab_3/par_reg/db/par_reg.quartus_db" { Floorplan "V:/lab_3/par_reg/" "" "3.584 ns" { res[6] OUTRESULT[6] } "NODE_NAME" } "" } } { "par_reg.v" "" { Text "V:/lab_3/par_reg/par_reg.v" 2 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.404 ns 67.08 % " "Info: Total cell delay = 2.404 ns ( 67.08 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.180 ns 32.92 % " "Info: Total interconnect delay = 1.180 ns ( 32.92 % )" {  } {  } 0}  } { { "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" "" { Report "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" Compiler "par_reg" "UNKNOWN" "V1" "V:/lab_3/par_reg/db/par_reg.quartus_db" { Floorplan "V:/lab_3/par_reg/" "" "3.584 ns" { res[6] OUTRESULT[6] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "3.584 ns" { res[6] OUTRESULT[6] } { 0.000ns 1.180ns } { 0.000ns 2.404ns } } }  } 0}  } { { "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" "" { Report "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" Compiler "par_reg" "UNKNOWN" "V1" "V:/lab_3/par_reg/db/par_reg.quartus_db" { Floorplan "V:/lab_3/par_reg/" "" "2.790 ns" { CLOCK res[6] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.790 ns" { CLOCK CLOCK~out0 res[6] } { 0.000ns 0.000ns 1.523ns } { 0.000ns 0.725ns 0.542ns } } } { "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" "" { Report "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" Compiler "par_reg" "UNKNOWN" "V1" "V:/lab_3/par_reg/db/par_reg.quartus_db" { Floorplan "V:/lab_3/par_reg/" "" "3.584 ns" { res[6] OUTRESULT[6] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "3.584 ns" { res[6] OUTRESULT[6] } { 0.000ns 1.180ns } { 0.000ns 2.404ns } } }  } 0}
{ "Info" "ITDB_TH_RESULT" "DTrigger:dtrig_gen\[1\].Dtrig\|Result DATA\[1\] CLOCK -1.603 ns register " "Info: th for register \"DTrigger:dtrig_gen\[1\].Dtrig\|Result\" (data pin = \"DATA\[1\]\", clock pin = \"CLOCK\") is -1.603 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.790 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to destination register is 2.790 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns CLOCK 1 CLK PIN_L2 17 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 17; CLK Node = 'CLOCK'" {  } { { "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" "" { Report "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" Compiler "par_reg" "UNKNOWN" "V1" "V:/lab_3/par_reg/db/par_reg.quartus_db" { Floorplan "V:/lab_3/par_reg/" "" "" { CLOCK } "NODE_NAME" } "" } } { "par_reg.v" "" { Text "V:/lab_3/par_reg/par_reg.v" 4 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.523 ns) + CELL(0.542 ns) 2.790 ns DTrigger:dtrig_gen\[1\].Dtrig\|Result 2 REG LC_X52_Y30_N9 1 " "Info: 2: + IC(1.523 ns) + CELL(0.542 ns) = 2.790 ns; Loc. = LC_X52_Y30_N9; Fanout = 1; REG Node = 'DTrigger:dtrig_gen\[1\].Dtrig\|Result'" {  } { { "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" "" { Report "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" Compiler "par_reg" "UNKNOWN" "V1" "V:/lab_3/par_reg/db/par_reg.quartus_db" { Floorplan "V:/lab_3/par_reg/" "" "2.065 ns" { CLOCK DTrigger:dtrig_gen[1].Dtrig|Result } "NODE_NAME" } "" } } { "dtrigger.v" "" { Text "V:/lab_3/par_reg/dtrigger.v" 2 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 45.41 % " "Info: Total cell delay = 1.267 ns ( 45.41 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.523 ns 54.59 % " "Info: Total interconnect delay = 1.523 ns ( 54.59 % )" {  } {  } 0}  } { { "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" "" { Report "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" Compiler "par_reg" "UNKNOWN" "V1" "V:/lab_3/par_reg/db/par_reg.quartus_db" { Floorplan "V:/lab_3/par_reg/" "" "2.790 ns" { CLOCK DTrigger:dtrig_gen[1].Dtrig|Result } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.790 ns" { CLOCK CLOCK~out0 DTrigger:dtrig_gen[1].Dtrig|Result } { 0.000ns 0.000ns 1.523ns } { 0.000ns 0.725ns 0.542ns } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "dtrigger.v" "" { Text "V:/lab_3/par_reg/dtrigger.v" 2 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.493 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns DATA\[1\] 1 PIN PIN_F3 1 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_F3; Fanout = 1; PIN Node = 'DATA\[1\]'" {  } { { "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" "" { Report "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" Compiler "par_reg" "UNKNOWN" "V1" "V:/lab_3/par_reg/db/par_reg.quartus_db" { Floorplan "V:/lab_3/par_reg/" "" "" { DATA[1] } "NODE_NAME" } "" } } { "par_reg.v" "" { Text "V:/lab_3/par_reg/par_reg.v" 6 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.174 ns) + CELL(0.085 ns) 4.493 ns DTrigger:dtrig_gen\[1\].Dtrig\|Result 2 REG LC_X52_Y30_N9 1 " "Info: 2: + IC(3.174 ns) + CELL(0.085 ns) = 4.493 ns; Loc. = LC_X52_Y30_N9; Fanout = 1; REG Node = 'DTrigger:dtrig_gen\[1\].Dtrig\|Result'" {  } { { "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" "" { Report "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" Compiler "par_reg" "UNKNOWN" "V1" "V:/lab_3/par_reg/db/par_reg.quartus_db" { Floorplan "V:/lab_3/par_reg/" "" "3.259 ns" { DATA[1] DTrigger:dtrig_gen[1].Dtrig|Result } "NODE_NAME" } "" } } { "dtrigger.v" "" { Text "V:/lab_3/par_reg/dtrigger.v" 2 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.319 ns 29.36 % " "Info: Total cell delay = 1.319 ns ( 29.36 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.174 ns 70.64 % " "Info: Total interconnect delay = 3.174 ns ( 70.64 % )" {  } {  } 0}  } { { "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" "" { Report "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" Compiler "par_reg" "UNKNOWN" "V1" "V:/lab_3/par_reg/db/par_reg.quartus_db" { Floorplan "V:/lab_3/par_reg/" "" "4.493 ns" { DATA[1] DTrigger:dtrig_gen[1].Dtrig|Result } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "4.493 ns" { DATA[1] DATA[1]~out0 DTrigger:dtrig_gen[1].Dtrig|Result } { 0.000ns 0.000ns 3.174ns } { 0.000ns 1.234ns 0.085ns } } }  } 0}  } { { "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" "" { Report "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" Compiler "par_reg" "UNKNOWN" "V1" "V:/lab_3/par_reg/db/par_reg.quartus_db" { Floorplan "V:/lab_3/par_reg/" "" "2.790 ns" { CLOCK DTrigger:dtrig_gen[1].Dtrig|Result } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.790 ns" { CLOCK CLOCK~out0 DTrigger:dtrig_gen[1].Dtrig|Result } { 0.000ns 0.000ns 1.523ns } { 0.000ns 0.725ns 0.542ns } } } { "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" "" { Report "V:/lab_3/par_reg/db/par_reg_cmp.qrpt" Compiler "par_reg" "UNKNOWN" "V1" "V:/lab_3/par_reg/db/par_reg.quartus_db" { Floorplan "V:/lab_3/par_reg/" "" "4.493 ns" { DATA[1] DTrigger:dtrig_gen[1].Dtrig|Result } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "4.493 ns" { DATA[1] DATA[1]~out0 DTrigger:dtrig_gen[1].Dtrig|Result } { 0.000ns 0.000ns 3.174ns } { 0.000ns 1.234ns 0.085ns } } }  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 21 18:11:42 2021 " "Info: Processing ended: Wed Apr 21 18:11:42 2021" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0}  } {  } 0}
