<profile>

<section name = "Vitis HLS Report for 'maxpool2_layer'" level="0">
<item name = "Date">Mon Apr  7 23:45:05 2025
</item>
<item name = "Version">2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)</item>
<item name = "Project">lenet_proj</item>
<item name = "Solution">lenet (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">12.60 ns, 9.198 ns, 3.40 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1622, 1622, 20.437 us, 20.437 us, 1622, 1622, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3">1620, 1620, 25, 4, 1, 400, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1986, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 251, -</column>
<column name="Register">-, -, 1261, 64, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 4, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U90">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln112_1_fu_426_p2">+, 0, 0, 15, 1, 9</column>
<column name="add_ln112_fu_283_p2">+, 0, 0, 15, 1, 5</column>
<column name="add_ln113_1_fu_789_p2">+, 0, 0, 15, 1, 6</column>
<column name="add_ln113_fu_473_p2">+, 0, 0, 13, 2, 4</column>
<column name="add_ln114_fu_812_p2">+, 0, 0, 13, 2, 4</column>
<column name="add_ln116_1_fu_367_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln116_2_fu_627_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln116_3_fu_362_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln116_4_fu_327_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln116_5_fu_508_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln116_6_fu_514_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln116_fu_272_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln117_fu_662_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln118_1_fu_402_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln118_2_fu_687_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln118_3_fu_443_p2">+, 0, 0, 71, 10, 64</column>
<column name="add_ln118_4_fu_552_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln118_5_fu_558_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln118_fu_397_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln119_fu_712_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln125_1_fu_758_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln125_2_fu_763_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln125_3_fu_584_p2">+, 0, 0, 13, 11, 11</column>
<column name="add_ln125_fu_420_p2">+, 0, 0, 13, 11, 11</column>
<column name="and_ln121_1_fu_905_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln121_fu_899_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln122_1_fu_969_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln122_fu_963_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln123_1_fu_1057_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln123_fu_1051_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_00001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_00001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state12_pp0_stage2_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state15_pp0_stage1_iter3">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state20_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state21_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state26_pp0_stage0_iter6">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln112_fu_277_p2">icmp, 0, 0, 13, 9, 8</column>
<column name="icmp_ln113_fu_289_p2">icmp, 0, 0, 11, 6, 5</column>
<column name="icmp_ln114_fu_462_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln121_1_fu_854_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="icmp_ln121_2_fu_863_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln121_3_fu_868_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="icmp_ln121_fu_849_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln122_1_fu_936_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="icmp_ln122_2_fu_945_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln122_3_fu_950_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="icmp_ln122_fu_931_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln123_1_fu_1021_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="icmp_ln123_2_fu_1033_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln123_3_fu_1039_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="icmp_ln123_fu_1015_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="ap_block_pp0_stage0_00001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001">or, 0, 0, 2, 1, 1</column>
<column name="empty_fu_332_p2">or, 0, 0, 4, 4, 1</column>
<column name="or_ln112_fu_468_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln117_fu_652_p2">or, 0, 0, 10, 10, 7</column>
<column name="or_ln121_1_fu_895_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln121_fu_891_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln122_1_fu_959_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln122_fu_955_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln123_1_fu_1045_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln123_fu_1027_p2">or, 0, 0, 2, 1, 1</column>
<column name="p_mid1_fu_478_p2">or, 0, 0, 4, 1, 4</column>
<column name="max1_fu_911_p3">select, 0, 0, 32, 1, 32</column>
<column name="max2_fu_975_p3">select, 0, 0, 32, 1, 32</column>
<column name="max_final_fu_1063_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln112_1_fu_598_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln112_2_fu_315_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln112_3_fu_432_p3">select, 0, 0, 64, 1, 64</column>
<column name="select_ln112_4_fu_437_p3">select, 0, 0, 64, 1, 64</column>
<column name="select_ln112_5_fu_448_p3">select, 0, 0, 64, 1, 64</column>
<column name="select_ln112_6_fu_455_p3">select, 0, 0, 11, 1, 1</column>
<column name="select_ln112_7_fu_795_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln112_fu_295_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln113_1_fu_520_p3">select, 0, 0, 64, 1, 64</column>
<column name="select_ln113_2_fu_564_p3">select, 0, 0, 64, 1, 64</column>
<column name="select_ln113_3_fu_590_p3">select, 0, 0, 11, 1, 11</column>
<column name="select_ln113_4_fu_801_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln113_5_fu_806_p3">select, 0, 0, 6, 1, 1</column>
<column name="select_ln113_fu_605_p3">select, 0, 0, 4, 1, 4</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">38, 7, 1, 7</column>
<column name="ap_enable_reg_pp0_iter6">9, 2, 1, 2</column>
<column name="ap_phi_mux_c_phi_fu_208_p4">9, 2, 5, 10</column>
<column name="ap_phi_mux_i_phi_fu_232_p4">9, 2, 4, 8</column>
<column name="ap_phi_mux_indvar_flatten59_phi_fu_196_p4">9, 2, 9, 18</column>
<column name="ap_phi_mux_indvar_flatten_phi_fu_220_p4">9, 2, 6, 12</column>
<column name="ap_phi_mux_j_phi_fu_244_p4">9, 2, 4, 8</column>
<column name="c_reg_204">9, 2, 5, 10</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="grp_fu_252_p0">21, 4, 32, 128</column>
<column name="grp_fu_252_p1">21, 4, 32, 128</column>
<column name="i_reg_228">9, 2, 4, 8</column>
<column name="indvar_flatten59_reg_192">9, 2, 9, 18</column>
<column name="indvar_flatten_reg_216">9, 2, 6, 12</column>
<column name="j_reg_240">9, 2, 4, 8</column>
<column name="m_axi_gmem_ARADDR">27, 5, 64, 320</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln112_1_reg_1130">9, 0, 9, 0</column>
<column name="add_ln112_reg_1095">5, 0, 5, 0</column>
<column name="add_ln113_1_reg_1198">6, 0, 6, 0</column>
<column name="add_ln113_reg_1141">4, 0, 4, 0</column>
<column name="add_ln114_reg_1218">4, 0, 4, 0</column>
<column name="add_ln116_4_reg_1123">64, 0, 64, 0</column>
<column name="add_ln116_reg_1084">64, 0, 64, 0</column>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="c_reg_204">5, 0, 5, 0</column>
<column name="gmem_addr_5_reg_1174">64, 0, 64, 0</column>
<column name="gmem_addr_6_read_reg_1270">32, 0, 32, 0</column>
<column name="gmem_addr_6_reg_1180">64, 0, 64, 0</column>
<column name="gmem_addr_7_reg_1186">64, 0, 64, 0</column>
<column name="gmem_addr_8_reg_1192">64, 0, 64, 0</column>
<column name="gmem_addr_read_reg_1223">32, 0, 32, 0</column>
<column name="gmem_addr_reg_1168">64, 0, 64, 0</column>
<column name="i_reg_228">4, 0, 4, 0</column>
<column name="icmp_ln112_reg_1091">1, 0, 1, 0</column>
<column name="icmp_ln113_reg_1100">1, 0, 1, 0</column>
<column name="icmp_ln121_1_reg_1259">1, 0, 1, 0</column>
<column name="icmp_ln121_2_reg_1275">1, 0, 1, 0</column>
<column name="icmp_ln121_3_reg_1280">1, 0, 1, 0</column>
<column name="icmp_ln121_reg_1254">1, 0, 1, 0</column>
<column name="icmp_ln122_1_reg_1323">1, 0, 1, 0</column>
<column name="icmp_ln122_2_reg_1334">1, 0, 1, 0</column>
<column name="icmp_ln122_3_reg_1339">1, 0, 1, 0</column>
<column name="icmp_ln122_reg_1318">1, 0, 1, 0</column>
<column name="indvar_flatten59_reg_192">9, 0, 9, 0</column>
<column name="indvar_flatten_reg_216">6, 0, 6, 0</column>
<column name="j_reg_240">4, 0, 4, 0</column>
<column name="max1_reg_1301">32, 0, 32, 0</column>
<column name="max1_reg_1301_pp0_iter4_reg">32, 0, 32, 0</column>
<column name="max2_reg_1344">32, 0, 32, 0</column>
<column name="max_final_reg_1351">32, 0, 32, 0</column>
<column name="or_ln112_reg_1135">1, 0, 1, 0</column>
<column name="select_ln112_2_reg_1118">4, 0, 6, 2</column>
<column name="select_ln112_7_reg_1203">5, 0, 5, 0</column>
<column name="select_ln112_reg_1112">4, 0, 4, 0</column>
<column name="select_ln113_1_reg_1146">64, 0, 64, 0</column>
<column name="select_ln113_2_reg_1152">64, 0, 64, 0</column>
<column name="select_ln113_3_reg_1158">6, 0, 11, 5</column>
<column name="select_ln113_4_reg_1208">4, 0, 4, 0</column>
<column name="select_ln113_5_reg_1213">6, 0, 6, 0</column>
<column name="select_ln113_reg_1163">4, 0, 4, 0</column>
<column name="tmp_4_reg_1285">8, 0, 8, 0</column>
<column name="tmp_5_reg_1308">8, 0, 8, 0</column>
<column name="tmp_reg_1228">8, 0, 8, 0</column>
<column name="tmp_s_reg_1244">8, 0, 8, 0</column>
<column name="trunc_ln121_1_reg_1249">23, 0, 23, 0</column>
<column name="trunc_ln121_reg_1233">23, 0, 23, 0</column>
<column name="trunc_ln122_1_reg_1313">23, 0, 23, 0</column>
<column name="trunc_ln122_reg_1290">23, 0, 23, 0</column>
<column name="v0_reg_1264">32, 0, 32, 0</column>
<column name="v1_reg_1238">32, 0, 32, 0</column>
<column name="v2_reg_1328">32, 0, 32, 0</column>
<column name="v3_reg_1295">32, 0, 32, 0</column>
<column name="gmem_addr_8_reg_1192">64, 32, 64, 0</column>
<column name="icmp_ln112_reg_1091">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, maxpool2_layer, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, maxpool2_layer, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, maxpool2_layer, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, maxpool2_layer, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, maxpool2_layer, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, maxpool2_layer, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="input_r">in, 64, ap_none, input_r, scalar</column>
<column name="output_r">in, 64, ap_none, output_r, scalar</column>
</table>
</item>
</section>
</profile>
