

================================================================
== Vitis HLS Report for 'node4'
================================================================
* Date:           Tue Sep 24 20:57:35 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_Autoencoder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.480 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1036|     1036|  3.450 us|  3.450 us|  1036|  1036|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop18_loop19  |     1034|     1034|        12|          1|          1|  1024|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      338|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    16|     2544|     1584|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      198|    -|
|Register             |        -|     -|     1320|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    16|     3864|     2120|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U1610  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1611  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1612  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1613  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1614  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1615  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1616  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1617  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U1618     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U1619     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U1620     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U1621     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U1622     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U1623     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U1624     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U1625     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                                |        0|  16| 2544| 1584|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln147_fu_399_p2                 |         +|   0|  0|  18|          11|           1|
    |add_ln148_fu_434_p2                 |         +|   0|  0|  13|           6|           1|
    |ap_condition_531                    |       and|   0|  0|   2|           1|           1|
    |icmp_ln147_fu_393_p2                |      icmp|   0|  0|  19|          11|          12|
    |icmp_ln148_fu_408_p2                |      icmp|   0|  0|  14|           6|           7|
    |ap_block_pp0_stage0_00001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage0_iter11  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1    |        or|   0|  0|   2|           1|           1|
    |select_ln147_fu_414_p3              |    select|   0|  0|   6|           1|           1|
    |select_ln157_1_fu_528_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln157_2_fu_539_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln157_3_fu_550_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln157_4_fu_561_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln157_5_fu_572_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln157_6_fu_583_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln157_7_fu_594_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln157_fu_517_p3              |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 338|          49|         285|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_v55_load             |   9|          2|    6|         12|
    |indvar_flatten_fu_96                  |   9|          2|   11|         22|
    |v267_0_blk_n                          |   9|          2|    1|          2|
    |v267_1_blk_n                          |   9|          2|    1|          2|
    |v267_2_blk_n                          |   9|          2|    1|          2|
    |v267_3_blk_n                          |   9|          2|    1|          2|
    |v267_4_blk_n                          |   9|          2|    1|          2|
    |v267_5_blk_n                          |   9|          2|    1|          2|
    |v267_6_blk_n                          |   9|          2|    1|          2|
    |v267_7_blk_n                          |   9|          2|    1|          2|
    |v268_0_blk_n                          |   9|          2|    1|          2|
    |v268_1_blk_n                          |   9|          2|    1|          2|
    |v268_2_blk_n                          |   9|          2|    1|          2|
    |v268_3_blk_n                          |   9|          2|    1|          2|
    |v268_4_blk_n                          |   9|          2|    1|          2|
    |v268_5_blk_n                          |   9|          2|    1|          2|
    |v268_6_blk_n                          |   9|          2|    1|          2|
    |v268_7_blk_n                          |   9|          2|    1|          2|
    |v55_fu_92                             |   9|          2|    6|         12|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 198|         44|   52|        104|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |indvar_flatten_fu_96               |  11|   0|   11|          0|
    |select_ln157_1_reg_873             |  32|   0|   32|          0|
    |select_ln157_2_reg_878             |  32|   0|   32|          0|
    |select_ln157_3_reg_883             |  32|   0|   32|          0|
    |select_ln157_4_reg_888             |  32|   0|   32|          0|
    |select_ln157_5_reg_893             |  32|   0|   32|          0|
    |select_ln157_6_reg_898             |  32|   0|   32|          0|
    |select_ln157_7_reg_903             |  32|   0|   32|          0|
    |select_ln157_reg_868               |  32|   0|   32|          0|
    |v259_0_load_reg_665                |  32|   0|   32|          0|
    |v259_1_load_reg_675                |  32|   0|   32|          0|
    |v259_2_load_reg_685                |  32|   0|   32|          0|
    |v259_3_load_reg_695                |  32|   0|   32|          0|
    |v259_4_load_reg_705                |  32|   0|   32|          0|
    |v259_5_load_reg_715                |  32|   0|   32|          0|
    |v259_6_load_reg_725                |  32|   0|   32|          0|
    |v259_7_load_reg_735                |  32|   0|   32|          0|
    |v268_0_read_reg_660                |  32|   0|   32|          0|
    |v268_1_read_reg_670                |  32|   0|   32|          0|
    |v268_2_read_reg_680                |  32|   0|   32|          0|
    |v268_3_read_reg_690                |  32|   0|   32|          0|
    |v268_4_read_reg_700                |  32|   0|   32|          0|
    |v268_5_read_reg_710                |  32|   0|   32|          0|
    |v268_6_read_reg_720                |  32|   0|   32|          0|
    |v268_7_read_reg_730                |  32|   0|   32|          0|
    |v55_fu_92                          |   6|   0|    6|          0|
    |v60_1_reg_826                      |  32|   0|   32|          0|
    |v60_1_reg_826_pp0_iter9_reg        |  32|   0|   32|          0|
    |v60_2_reg_832                      |  32|   0|   32|          0|
    |v60_2_reg_832_pp0_iter9_reg        |  32|   0|   32|          0|
    |v60_3_reg_838                      |  32|   0|   32|          0|
    |v60_3_reg_838_pp0_iter9_reg        |  32|   0|   32|          0|
    |v60_4_reg_844                      |  32|   0|   32|          0|
    |v60_4_reg_844_pp0_iter9_reg        |  32|   0|   32|          0|
    |v60_5_reg_850                      |  32|   0|   32|          0|
    |v60_5_reg_850_pp0_iter9_reg        |  32|   0|   32|          0|
    |v60_6_reg_856                      |  32|   0|   32|          0|
    |v60_6_reg_856_pp0_iter9_reg        |  32|   0|   32|          0|
    |v60_7_reg_862                      |  32|   0|   32|          0|
    |v60_7_reg_862_pp0_iter9_reg        |  32|   0|   32|          0|
    |v60_reg_820                        |  32|   0|   32|          0|
    |v60_reg_820_pp0_iter9_reg          |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1320|   0| 1320|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|         node4|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|         node4|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|         node4|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|         node4|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|         node4|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|         node4|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|         node4|  return value|
|v268_0_dout            |   in|   32|     ap_fifo|        v268_0|       pointer|
|v268_0_num_data_valid  |   in|   11|     ap_fifo|        v268_0|       pointer|
|v268_0_fifo_cap        |   in|   11|     ap_fifo|        v268_0|       pointer|
|v268_0_empty_n         |   in|    1|     ap_fifo|        v268_0|       pointer|
|v268_0_read            |  out|    1|     ap_fifo|        v268_0|       pointer|
|v268_1_dout            |   in|   32|     ap_fifo|        v268_1|       pointer|
|v268_1_num_data_valid  |   in|   11|     ap_fifo|        v268_1|       pointer|
|v268_1_fifo_cap        |   in|   11|     ap_fifo|        v268_1|       pointer|
|v268_1_empty_n         |   in|    1|     ap_fifo|        v268_1|       pointer|
|v268_1_read            |  out|    1|     ap_fifo|        v268_1|       pointer|
|v268_2_dout            |   in|   32|     ap_fifo|        v268_2|       pointer|
|v268_2_num_data_valid  |   in|   11|     ap_fifo|        v268_2|       pointer|
|v268_2_fifo_cap        |   in|   11|     ap_fifo|        v268_2|       pointer|
|v268_2_empty_n         |   in|    1|     ap_fifo|        v268_2|       pointer|
|v268_2_read            |  out|    1|     ap_fifo|        v268_2|       pointer|
|v268_3_dout            |   in|   32|     ap_fifo|        v268_3|       pointer|
|v268_3_num_data_valid  |   in|   11|     ap_fifo|        v268_3|       pointer|
|v268_3_fifo_cap        |   in|   11|     ap_fifo|        v268_3|       pointer|
|v268_3_empty_n         |   in|    1|     ap_fifo|        v268_3|       pointer|
|v268_3_read            |  out|    1|     ap_fifo|        v268_3|       pointer|
|v268_4_dout            |   in|   32|     ap_fifo|        v268_4|       pointer|
|v268_4_num_data_valid  |   in|   11|     ap_fifo|        v268_4|       pointer|
|v268_4_fifo_cap        |   in|   11|     ap_fifo|        v268_4|       pointer|
|v268_4_empty_n         |   in|    1|     ap_fifo|        v268_4|       pointer|
|v268_4_read            |  out|    1|     ap_fifo|        v268_4|       pointer|
|v268_5_dout            |   in|   32|     ap_fifo|        v268_5|       pointer|
|v268_5_num_data_valid  |   in|   11|     ap_fifo|        v268_5|       pointer|
|v268_5_fifo_cap        |   in|   11|     ap_fifo|        v268_5|       pointer|
|v268_5_empty_n         |   in|    1|     ap_fifo|        v268_5|       pointer|
|v268_5_read            |  out|    1|     ap_fifo|        v268_5|       pointer|
|v268_6_dout            |   in|   32|     ap_fifo|        v268_6|       pointer|
|v268_6_num_data_valid  |   in|   11|     ap_fifo|        v268_6|       pointer|
|v268_6_fifo_cap        |   in|   11|     ap_fifo|        v268_6|       pointer|
|v268_6_empty_n         |   in|    1|     ap_fifo|        v268_6|       pointer|
|v268_6_read            |  out|    1|     ap_fifo|        v268_6|       pointer|
|v268_7_dout            |   in|   32|     ap_fifo|        v268_7|       pointer|
|v268_7_num_data_valid  |   in|   11|     ap_fifo|        v268_7|       pointer|
|v268_7_fifo_cap        |   in|   11|     ap_fifo|        v268_7|       pointer|
|v268_7_empty_n         |   in|    1|     ap_fifo|        v268_7|       pointer|
|v268_7_read            |  out|    1|     ap_fifo|        v268_7|       pointer|
|v267_0_din             |  out|   32|     ap_fifo|        v267_0|       pointer|
|v267_0_num_data_valid  |   in|   11|     ap_fifo|        v267_0|       pointer|
|v267_0_fifo_cap        |   in|   11|     ap_fifo|        v267_0|       pointer|
|v267_0_full_n          |   in|    1|     ap_fifo|        v267_0|       pointer|
|v267_0_write           |  out|    1|     ap_fifo|        v267_0|       pointer|
|v267_1_din             |  out|   32|     ap_fifo|        v267_1|       pointer|
|v267_1_num_data_valid  |   in|   11|     ap_fifo|        v267_1|       pointer|
|v267_1_fifo_cap        |   in|   11|     ap_fifo|        v267_1|       pointer|
|v267_1_full_n          |   in|    1|     ap_fifo|        v267_1|       pointer|
|v267_1_write           |  out|    1|     ap_fifo|        v267_1|       pointer|
|v267_2_din             |  out|   32|     ap_fifo|        v267_2|       pointer|
|v267_2_num_data_valid  |   in|   11|     ap_fifo|        v267_2|       pointer|
|v267_2_fifo_cap        |   in|   11|     ap_fifo|        v267_2|       pointer|
|v267_2_full_n          |   in|    1|     ap_fifo|        v267_2|       pointer|
|v267_2_write           |  out|    1|     ap_fifo|        v267_2|       pointer|
|v267_3_din             |  out|   32|     ap_fifo|        v267_3|       pointer|
|v267_3_num_data_valid  |   in|   11|     ap_fifo|        v267_3|       pointer|
|v267_3_fifo_cap        |   in|   11|     ap_fifo|        v267_3|       pointer|
|v267_3_full_n          |   in|    1|     ap_fifo|        v267_3|       pointer|
|v267_3_write           |  out|    1|     ap_fifo|        v267_3|       pointer|
|v267_4_din             |  out|   32|     ap_fifo|        v267_4|       pointer|
|v267_4_num_data_valid  |   in|   11|     ap_fifo|        v267_4|       pointer|
|v267_4_fifo_cap        |   in|   11|     ap_fifo|        v267_4|       pointer|
|v267_4_full_n          |   in|    1|     ap_fifo|        v267_4|       pointer|
|v267_4_write           |  out|    1|     ap_fifo|        v267_4|       pointer|
|v267_5_din             |  out|   32|     ap_fifo|        v267_5|       pointer|
|v267_5_num_data_valid  |   in|   11|     ap_fifo|        v267_5|       pointer|
|v267_5_fifo_cap        |   in|   11|     ap_fifo|        v267_5|       pointer|
|v267_5_full_n          |   in|    1|     ap_fifo|        v267_5|       pointer|
|v267_5_write           |  out|    1|     ap_fifo|        v267_5|       pointer|
|v267_6_din             |  out|   32|     ap_fifo|        v267_6|       pointer|
|v267_6_num_data_valid  |   in|   11|     ap_fifo|        v267_6|       pointer|
|v267_6_fifo_cap        |   in|   11|     ap_fifo|        v267_6|       pointer|
|v267_6_full_n          |   in|    1|     ap_fifo|        v267_6|       pointer|
|v267_6_write           |  out|    1|     ap_fifo|        v267_6|       pointer|
|v267_7_din             |  out|   32|     ap_fifo|        v267_7|       pointer|
|v267_7_num_data_valid  |   in|   11|     ap_fifo|        v267_7|       pointer|
|v267_7_fifo_cap        |   in|   11|     ap_fifo|        v267_7|       pointer|
|v267_7_full_n          |   in|    1|     ap_fifo|        v267_7|       pointer|
|v267_7_write           |  out|    1|     ap_fifo|        v267_7|       pointer|
|v259_0_address0        |  out|    5|   ap_memory|        v259_0|         array|
|v259_0_ce0             |  out|    1|   ap_memory|        v259_0|         array|
|v259_0_q0              |   in|   32|   ap_memory|        v259_0|         array|
|v259_1_address0        |  out|    5|   ap_memory|        v259_1|         array|
|v259_1_ce0             |  out|    1|   ap_memory|        v259_1|         array|
|v259_1_q0              |   in|   32|   ap_memory|        v259_1|         array|
|v259_2_address0        |  out|    5|   ap_memory|        v259_2|         array|
|v259_2_ce0             |  out|    1|   ap_memory|        v259_2|         array|
|v259_2_q0              |   in|   32|   ap_memory|        v259_2|         array|
|v259_3_address0        |  out|    5|   ap_memory|        v259_3|         array|
|v259_3_ce0             |  out|    1|   ap_memory|        v259_3|         array|
|v259_3_q0              |   in|   32|   ap_memory|        v259_3|         array|
|v259_4_address0        |  out|    5|   ap_memory|        v259_4|         array|
|v259_4_ce0             |  out|    1|   ap_memory|        v259_4|         array|
|v259_4_q0              |   in|   32|   ap_memory|        v259_4|         array|
|v259_5_address0        |  out|    5|   ap_memory|        v259_5|         array|
|v259_5_ce0             |  out|    1|   ap_memory|        v259_5|         array|
|v259_5_q0              |   in|   32|   ap_memory|        v259_5|         array|
|v259_6_address0        |  out|    5|   ap_memory|        v259_6|         array|
|v259_6_ce0             |  out|    1|   ap_memory|        v259_6|         array|
|v259_6_q0              |   in|   32|   ap_memory|        v259_6|         array|
|v259_7_address0        |  out|    5|   ap_memory|        v259_7|         array|
|v259_7_ce0             |  out|    1|   ap_memory|        v259_7|         array|
|v259_7_q0              |   in|   32|   ap_memory|        v259_7|         array|
+-----------------------+-----+-----+------------+--------------+--------------+

