Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Nov 28 15:31:59 2020
| Host         : DESKTOP-RLIVKHG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    31 |
|    Minimum number of control sets                        |    31 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   107 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    31 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |    17 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            6312 |         1175 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              63 |           18 |
| Yes          | No                    | No                     |             127 |           34 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             295 |           81 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+------------------------------------------------------------+----------------------------------------------+------------------+----------------+
|            Clock Signal           |                        Enable Signal                       |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+-----------------------------------+------------------------------------------------------------+----------------------------------------------+------------------+----------------+
|  clkdivider/inst/clk_out1         | db1/new_input_i_1_n_0                                      |                                              |                1 |              1 |
|  pclk_in                          |                                                            | color_blobs/my_camera/h_idx_out[7]_i_1_n_0   |                2 |              6 |
|  pclk_in                          | color_blobs/my_camera/h_idx_out[7]_i_2_n_0                 | color_blobs/my_camera/h_idx_out[7]_i_1_n_0   |                2 |              6 |
|  clk_100mhz_IBUF_BUFG             | synth2/lpfilter/filtered_out[7]_i_1__0_n_0                 |                                              |                2 |              7 |
|  clk_100mhz_IBUF_BUFG             | synth1/lpfilter/filtered_out[7]_i_1_n_0                    |                                              |                1 |              7 |
|  clkdivider/inst/clk_out1         |                                                            | color_blobs/converter/s_bottom[7]_i_1_n_0    |                1 |              7 |
|  pclk_in                          |                                                            |                                              |                4 |              8 |
|  pclk_in                          | color_blobs/my_camera/pixel_data_out[15]_i_1_n_0           |                                              |                3 |              8 |
|  pclk_in                          | color_blobs/my_camera/pixel_data_out[7]_i_1_n_0            |                                              |                3 |              8 |
|  clkdivider/inst/clk_out1         |                                                            | color_blobs/converter/h_bottom[10]_i_1_n_0   |                4 |             10 |
|  clkdivider/inst/clk_out1         | xvga1/hreset                                               | xvga1/SR[0]                                  |                5 |             10 |
|  clkdivider/inst/clk_out1         |                                                            | xvga1/hreset                                 |                3 |             11 |
|  clk_100mhz_IBUF_BUFG             |                                                            | db1/reset                                    |                4 |             14 |
|  clk_100mhz_IBUF_BUFG             |                                                            | sample_counter[15]_i_1_n_0                   |                4 |             15 |
| ~xvga1/vcount_out_reg[6]_0        |                                                            |                                              |                5 |             17 |
| ~xvga1/vga_r_OBUF[3]_inst_i_2_n_0 |                                                            |                                              |                5 |             17 |
|  xvga1/sw[2][0]                   |                                                            |                                              |                5 |             17 |
|  pclk_in                          | color_blobs/my_camera/pixel_data_out[7]_i_1_n_0            | color_blobs/my_camera/h_idx_out[7]_i_1_n_0   |                5 |             17 |
|  clkdivider/inst/clk_out1         | color_blobs/red_cf/h_index_in_prev                         |                                              |                4 |             17 |
|  clkdivider/inst/clk_out1         | color_blobs/blue_cf/h_index_in_prev[8]_i_1__0_n_0          |                                              |                5 |             17 |
|  clkdivider/inst/clk_out1         | db1/count                                                  | db1/new_input_i_1_n_0                        |                5 |             20 |
|  clk_100mhz_IBUF_BUFG             | synth2/lpfilter/previous_output[15]_i_1__0_n_0             | db1/reset                                    |                7 |             24 |
|  clk_100mhz_IBUF_BUFG             | synth1/lpfilter/previous_output[15]_i_1_n_0                | db1/reset                                    |                7 |             24 |
|  clkdivider/inst/clk_out1         | color_blobs/my_camera/E[0]                                 |                                              |                8 |             31 |
|  clkdivider/inst/clk_out1         | color_blobs/my_camera/FSM_sequential_frame_state_reg[1][0] |                                              |                7 |             31 |
|  clk_100mhz_IBUF_BUFG             | synth1/lpfilter/sum[31]_i_2__0_n_0                         | synth1/lpfilter/sum[31]_i_1__0_n_0           |                8 |             32 |
|  clk_100mhz_IBUF_BUFG             | synth2/lpfilter/sum[31]_i_2_n_0                            | synth2/lpfilter/sum[31]_i_1_n_0              |                8 |             32 |
|  clk_100mhz_IBUF_BUFG             |                                                            |                                              |               12 |             44 |
|  clkdivider/inst/clk_out1         | color_blobs/red_cf/sel                                     | color_blobs/red_cf/clear                     |               17 |             65 |
|  clkdivider/inst/clk_out1         | color_blobs/blue_cf/num_pixels[0]_i_2__0_n_0               | color_blobs/blue_cf/num_pixels[0]_i_1__0_n_0 |               17 |             65 |
|  clkdivider/inst/clk_out1         |                                                            |                                              |             1144 |           6220 |
+-----------------------------------+------------------------------------------------------------+----------------------------------------------+------------------+----------------+


