lib_name: bag_serdes_ec
cell_name: qdr_sampler_column
pins: [ "VDD", "VSS", "inp_data<3:0>", "inn_data<3:0>", "inp_dlev<3:0>", "inn_dlev<3:0>", "clkp", "clkn", "data<3:0>", "scan_div<3:2>", "en_div<3:2>", "dlev<3:0>", "des_clk" ]
instances:
  XDATA<3:0>:
    lib_name: bag_serdes_ec
    cell_name: sense_amp_strongarm
    instpins:
      out:
        direction: output
        net_name: "sa_data<3:0>"
        num_bits: 4
      qp:
        direction: output
        net_name: "net01<0:3>"
        num_bits: 4
      qn:
        direction: output
        net_name: "net02<0:3>"
        num_bits: 4
      midn:
        direction: output
        net_name: "net03<0:3>"
        num_bits: 4
      VSS:
        direction: inputOutput
        net_name: "<*4>VSS"
        num_bits: 4
      VDD:
        direction: inputOutput
        net_name: "<*4>VDD"
        num_bits: 4
      inp:
        direction: input
        net_name: "inp_data<0>,inp_data<3:1>"
        num_bits: 4
      inn:
        direction: input
        net_name: "inn_data<0>,inn_data<3:1>"
        num_bits: 4
      clk:
        direction: input
        net_name: "en<3:0>"
        num_bits: 4
      midp:
        direction: output
        net_name: "net04<0:3>"
        num_bits: 4
  XDLEV<3:0>:
    lib_name: bag_serdes_ec
    cell_name: sense_amp_strongarm
    instpins:
      out:
        direction: output
        net_name: "sa_dlev<3:0>"
        num_bits: 4
      qp:
        direction: output
        net_name: "net05<0:3>"
        num_bits: 4
      qn:
        direction: output
        net_name: "net06<0:3>"
        num_bits: 4
      midn:
        direction: output
        net_name: "net07<0:3>"
        num_bits: 4
      VSS:
        direction: inputOutput
        net_name: "<*4>VSS"
        num_bits: 4
      VDD:
        direction: inputOutput
        net_name: "<*4>VDD"
        num_bits: 4
      inp:
        direction: input
        net_name: "inp_dlev<0>,inp_dlev<3:1>"
        num_bits: 4
      inn:
        direction: input
        net_name: "inn_dlev<0>,inn_dlev<3:1>"
        num_bits: 4
      clk:
        direction: input
        net_name: "en<3:0>"
        num_bits: 4
      midp:
        direction: output
        net_name: "net08<0:3>"
        num_bits: 4
  XDIV2:
    lib_name: bag_serdes_ec
    cell_name: div2_sin_clk
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      q:
        direction: output
        net_name: "en<2>"
        num_bits: 1
      qb:
        direction: output
        net_name: "en<0>"
        num_bits: 1
      clk:
        direction: input
        net_name: "clkn"
        num_bits: 1
      en:
        direction: input
        net_name: "en_div<2>"
        num_bits: 1
      scan_s:
        direction: input
        net_name: "scan_div<2>"
        num_bits: 1
  XDIV3:
    lib_name: bag_serdes_ec
    cell_name: div2_sin_clk
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      q:
        direction: output
        net_name: "en<3>"
        num_bits: 1
      qb:
        direction: output
        net_name: "en<1>"
        num_bits: 1
      clk:
        direction: input
        net_name: "clkp"
        num_bits: 1
      en:
        direction: input
        net_name: "en_div<3>"
        num_bits: 1
      scan_s:
        direction: input
        net_name: "scan_div<3>"
        num_bits: 1
  PIN1:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN0:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN9:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN8:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN7:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN6:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN5:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN4:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN3:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN12:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN11:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN10:
    lib_name: basic
    cell_name: opin
    instpins: {}
  XRTD:
    lib_name: bag_serdes_ec
    cell_name: qdr_retimer
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      out<3:0>:
        direction: output
        net_name: "data<0>,data<3:1>"
        num_bits: 4
      in<3:0>:
        direction: input
        net_name: "sa_data<3:0>"
        num_bits: 4
      clk<3:0>:
        direction: input
        net_name: "en<3:0>"
        num_bits: 4
  XRTL:
    lib_name: bag_serdes_ec
    cell_name: qdr_retimer
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      out<3:0>:
        direction: output
        net_name: "dlev<3:0>"
        num_bits: 4
      in<3:0>:
        direction: input
        net_name: "sa_dlev<3:0>"
        num_bits: 4
      clk<3:0>:
        direction: input
        net_name: "en<3:0>"
        num_bits: 4
  XINV1:
    lib_name: bag_digital_ec
    cell_name: inv
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      out:
        direction: output
        net_name: "des_clk"
        num_bits: 1
      in:
        direction: input
        net_name: "des_clkb"
        num_bits: 1
  XINV0:
    lib_name: bag_digital_ec
    cell_name: inv
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      out:
        direction: output
        net_name: "des_clkb"
        num_bits: 1
      in:
        direction: input
        net_name: "en<3>"
        num_bits: 1
