martin: ~/git-repos/esdk2/resource/ramtest > ./build.sh
.DS_Store                                                                                                                                                                                          100% 6148     6.0KB/s   00:00
build.prj                                                                                                                                                                                          100%  128     0.1KB/s   00:00
build.sh                                                                                                                                                                                           100%  120     0.1KB/s   00:00
build.ucf                                                                                                                                                                                          100% 3162     3.1KB/s   00:00
build.xst                                                                                                                                                                                          100%  149     0.2KB/s   00:00
clk_reset.v                                                                                                                                                                                        100% 3221     3.2KB/s   00:00
ddr_sdram.v                                                                                                                                                                                        100%   19KB  18.6KB/s   00:00
environment.sh                                                                                                                                                                                     100%   67     0.1KB/s   00:00
kcpsm3.v                                                                                                                                                                                           100%   93KB  92.9KB/s   00:00
mem0.mif                                                                                                                                                                                           100% 6144     6.0KB/s   00:00
RamTest.v                                                                                                                                                                                          100% 2410     2.4KB/s   00:00
RamTestController.v                                                                                                                                                                                100% 3655     3.6KB/s   00:00
upload.sh                                                                                                                                                                                          100%   36     0.0KB/s   00:00
XST script file: build.xst
constraints: build.ucf
Release 9.2i - xst J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
-->
Parameter TMPDIR set to build/xst_temp
CPU : 0.00 / 0.08 s | Elapsed : 0.00 / 0.00 s

-->

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "src/build.prj"

---- Target Parameters
Output Format                      : NGC
Output File Name                   : "build/synthesized.ngc"
Target Device                      : XC3S500E-FG320-4

---- Source Options
Top Module Name                    : RamTest

---- General Options
Optimization Effort                : 1
Optimization Goal                  : SPEED

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "src/RamTest.v" in library work
Compiling verilog file "src/RamTestController.v" in library work
Module <RamTest> compiled
Compiling verilog file "src/kcpsm3.v" in library work
Module <RamTestController> compiled
Compiling verilog file "src/clk_reset.v" in library work
Module <kcpsm3> compiled
Compiling verilog file "src/ddr_sdram.v" in library work
Module <clk_reset> compiled
Module <ddr_sdram> compiled
No errors in compilation
Analysis of file <"src/build.prj"> succeeded.


=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <RamTest> in library <work>.

Analyzing hierarchy for module <clk_reset> in library <work>.

Analyzing hierarchy for module <ddr_sdram> in library <work> with parameters.
	ACCESS_WAIT = "011111"
	AVG_REFRESH_DUR = "1010111100"
	CAS_WAIT = "011101"
	INIT_CLK_EN_WAIT = "000000000010000"
	INIT_WAIT = "011000000000000"
	REFRESH_WAIT = "011001"
	SD_AUTO_REF = "00000000000000000000000000000101"
	SD_AUTO_REF1 = "00000000000000000000000000000110"
	SD_AUTO_REF_ACK = "00000000000000000000000000000111"
	SD_IDLE = "00000000000000000000000000000000"
	SD_INIT = "00000000000000000000000000000001"
	SD_INIT_WAIT = "00000000000000000000000000000010"
	SD_LD_MODE = "00000000000000000000000000001000"
	SD_LD_MODE1 = "00000000000000000000000000001001"
	SD_PRECHG_ALL = "00000000000000000000000000000011"
	SD_PRECHG_ALL1 = "00000000000000000000000000000100"
	SD_RD_CAS_WAIT = "00000000000000000000000000001100"
	SD_RD_COL = "00000000000000000000000000001011"
	SD_RD_DONE = "00000000000000000000000000001111"
	SD_RD_DONE_1 = "00000000000000000000000000010110"
	SD_RD_LATCH = "00000000000000000000000000001101"
	SD_RD_LATCH1 = "00000000000000000000000000001110"
	SD_RD_START = "00000000000000000000000000001010"
	SD_WR_CAS_WAIT = "00000000000000000000000000010010"
	SD_WR_COL = "00000000000000000000000000010001"
	SD_WR_DONE = "00000000000000000000000000010101"
	SD_WR_DONE_1 = "00000000000000000000000000010111"
	SD_WR_LATCH = "00000000000000000000000000010011"
	SD_WR_LATCH1 = "00000000000000000000000000010100"
	SD_WR_START = "00000000000000000000000000010000"
	SI_AUTO_REF = "00000000000000000000000000000110"
	SI_AUTO_REF2 = "00000000000000000000000000000111"
	SI_DONE = "00000000000000000000000000001000"
	SI_LOAD_EX_MODE = "00000000000000000000000000000010"
	SI_LOAD_MODE = "00000000000000000000000000000011"
	SI_LOAD_MODE2 = "00000000000000000000000000000100"
	SI_PRECHG = "00000000000000000000000000000001"
	SI_PRECHG2 = "00000000000000000000000000000101"
	SI_START = "00000000000000000000000000000000"
	WAIT_CMD_MAX = "100000"
	WAIT_TIME = "00101"

Analyzing hierarchy for module <RamTestController> in library <work>.

Analyzing hierarchy for module <kcpsm3> in library <work>.

WARNING:Xst:2591 - "src/kcpsm3.v" line 402: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2268: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 564: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 595: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 718: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 726: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1285: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 493: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 535: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 637: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 709: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 785: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 794: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 833: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 842: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 881: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 890: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 929: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 938: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 977: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 986: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1025: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1034: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1073: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1082: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1121: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1130: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1169: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1178: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1217: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1226: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1313: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1340: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1367: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1394: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1421: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1448: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1475: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1502: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1877: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1886: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1903: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1919: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1934: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1949: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1964: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1979: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1994: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2009: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2024: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2049: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2060: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2086: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2112: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2138: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2164: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2190: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2216: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2242: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2280: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2324: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2333: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2348: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2357: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2372: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2381: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2396: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2405: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2420: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2429: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2444: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2453: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2468: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2477: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2492: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2501: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 444: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 483: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 515: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 525: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 544: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 554: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 580: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 605: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 615: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 666: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 676: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 699: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1270: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1525: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1540: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1722: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1734: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1750: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1766: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1782: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1798: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1814: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1830: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1846: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2307: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2522: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2532: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2548: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2779: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2807: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2835: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2863: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2891: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1295: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1322: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1349: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1376: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1403: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1430: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1457: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1484: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2581: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2600: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2619: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2638: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2657: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2676: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2695: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2714: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2733: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 2752: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1552: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1572: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1592: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1612: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1632: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1652: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1672: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "src/kcpsm3.v" line 1692: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <RamTest>.
Module <RamTest> is correct for synthesis.

Analyzing module <clk_reset> in library <work>.
Module <clk_reset> is correct for synthesis.

    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <clk_in_buffer> in unit <clk_reset>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <clk_in_buffer> in unit <clk_reset>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <clk_in_buffer> in unit <clk_reset>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <dcm50> in unit <clk_reset>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <dcm50> in unit <clk_reset>.
    Set user-defined property "FACTORY_JF =  C080" for instance <dcm50> in unit <clk_reset>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <dcm50> in unit <clk_reset>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <dcm50> in unit <clk_reset>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <dcm50> in unit <clk_reset>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <dcm50> in unit <clk_reset>.
    Set user-defined property "DSS_MODE =  NONE" for instance <dcm50> in unit <clk_reset>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <dcm50> in unit <clk_reset>.
    Set user-defined property "CLKIN_PERIOD =  20.0000000000000000" for instance <dcm50> in unit <clk_reset>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <dcm50> in unit <clk_reset>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <dcm50> in unit <clk_reset>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <dcm50> in unit <clk_reset>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <dcm50> in unit <clk_reset>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <dcm50> in unit <clk_reset>.
    Set user-defined property "FACTORY_JF =  C080" for instance <dcm100> in unit <clk_reset>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <dcm100> in unit <clk_reset>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <dcm100> in unit <clk_reset>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <dcm100> in unit <clk_reset>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <dcm100> in unit <clk_reset>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <dcm100> in unit <clk_reset>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <dcm100> in unit <clk_reset>.
    Set user-defined property "DSS_MODE =  NONE" for instance <dcm100> in unit <clk_reset>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <dcm100> in unit <clk_reset>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <dcm100> in unit <clk_reset>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <dcm100> in unit <clk_reset>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <dcm100> in unit <clk_reset>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <dcm100> in unit <clk_reset>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <dcm100> in unit <clk_reset>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <dcm100> in unit <clk_reset>.
Analyzing module <ddr_sdram> in library <work>.
	ACCESS_WAIT = 6'b011111
	AVG_REFRESH_DUR = 10'b1010111100
	CAS_WAIT = 6'b011101
	INIT_CLK_EN_WAIT = 15'b000000000010000
	INIT_WAIT = 15'b011000000000000
	REFRESH_WAIT = 6'b011001
	SD_AUTO_REF = 32'sb00000000000000000000000000000101
	SD_AUTO_REF1 = 32'sb00000000000000000000000000000110
	SD_AUTO_REF_ACK = 32'sb00000000000000000000000000000111
	SD_IDLE = 32'sb00000000000000000000000000000000
	SD_INIT = 32'sb00000000000000000000000000000001
	SD_INIT_WAIT = 32'sb00000000000000000000000000000010
	SD_LD_MODE = 32'sb00000000000000000000000000001000
	SD_LD_MODE1 = 32'sb00000000000000000000000000001001
	SD_PRECHG_ALL = 32'sb00000000000000000000000000000011
	SD_PRECHG_ALL1 = 32'sb00000000000000000000000000000100
	SD_RD_CAS_WAIT = 32'sb00000000000000000000000000001100
	SD_RD_COL = 32'sb00000000000000000000000000001011
	SD_RD_DONE = 32'sb00000000000000000000000000001111
	SD_RD_DONE_1 = 32'sb00000000000000000000000000010110
	SD_RD_LATCH = 32'sb00000000000000000000000000001101
	SD_RD_LATCH1 = 32'sb00000000000000000000000000001110
	SD_RD_START = 32'sb00000000000000000000000000001010
	SD_WR_CAS_WAIT = 32'sb00000000000000000000000000010010
	SD_WR_COL = 32'sb00000000000000000000000000010001
	SD_WR_DONE = 32'sb00000000000000000000000000010101
	SD_WR_DONE_1 = 32'sb00000000000000000000000000010111
	SD_WR_LATCH = 32'sb00000000000000000000000000010011
	SD_WR_LATCH1 = 32'sb00000000000000000000000000010100
	SD_WR_START = 32'sb00000000000000000000000000010000
	SI_AUTO_REF = 32'sb00000000000000000000000000000110
	SI_AUTO_REF2 = 32'sb00000000000000000000000000000111
	SI_DONE = 32'sb00000000000000000000000000001000
	SI_LOAD_EX_MODE = 32'sb00000000000000000000000000000010
	SI_LOAD_MODE = 32'sb00000000000000000000000000000011
	SI_LOAD_MODE2 = 32'sb00000000000000000000000000000100
	SI_PRECHG = 32'sb00000000000000000000000000000001
	SI_PRECHG2 = 32'sb00000000000000000000000000000101
	SI_START = 32'sb00000000000000000000000000000000
	WAIT_CMD_MAX = 6'b100000
	WAIT_TIME = 5'b00101
Module <ddr_sdram> is correct for synthesis.

    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <ODDR2_inst_CK_P> in unit <ddr_sdram>.
    Set user-defined property "INIT =  0" for instance <ODDR2_inst_CK_P> in unit <ddr_sdram>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR2_inst_CK_P> in unit <ddr_sdram>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <ODDR2_inst_CK_N> in unit <ddr_sdram>.
    Set user-defined property "INIT =  0" for instance <ODDR2_inst_CK_N> in unit <ddr_sdram>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR2_inst_CK_N> in unit <ddr_sdram>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <ODDR2_inst_UDQS> in unit <ddr_sdram>.
    Set user-defined property "INIT =  0" for instance <ODDR2_inst_UDQS> in unit <ddr_sdram>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR2_inst_UDQS> in unit <ddr_sdram>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <ODDR2_inst_LDQS> in unit <ddr_sdram>.
    Set user-defined property "INIT =  0" for instance <ODDR2_inst_LDQS> in unit <ddr_sdram>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR2_inst_LDQS> in unit <ddr_sdram>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IOBUF_inst_UDQS> in unit <ddr_sdram>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IOBUF_inst_UDQS> in unit <ddr_sdram>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IOBUF_inst_UDQS> in unit <ddr_sdram>.
    Set user-defined property "DRIVE =  4" for instance <IOBUF_inst_UDQS> in unit <ddr_sdram>.
    Set user-defined property "SLEW =  SLOW" for instance <IOBUF_inst_UDQS> in unit <ddr_sdram>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IOBUF_inst_UDQS> in unit <ddr_sdram>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IOBUF_inst_LDQS> in unit <ddr_sdram>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IOBUF_inst_LDQS> in unit <ddr_sdram>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IOBUF_inst_LDQS> in unit <ddr_sdram>.
    Set user-defined property "DRIVE =  4" for instance <IOBUF_inst_LDQS> in unit <ddr_sdram>.
    Set user-defined property "SLEW =  SLOW" for instance <IOBUF_inst_LDQS> in unit <ddr_sdram>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IOBUF_inst_LDQS> in unit <ddr_sdram>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <ODDR2_inst_UDM> in unit <ddr_sdram>.
    Set user-defined property "INIT =  0" for instance <ODDR2_inst_UDM> in unit <ddr_sdram>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR2_inst_UDM> in unit <ddr_sdram>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <ODDR2_inst_LDM> in unit <ddr_sdram>.
    Set user-defined property "INIT =  0" for instance <ODDR2_inst_LDM> in unit <ddr_sdram>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR2_inst_LDM> in unit <ddr_sdram>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IOBUF_inst_UDM> in unit <ddr_sdram>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IOBUF_inst_UDM> in unit <ddr_sdram>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IOBUF_inst_UDM> in unit <ddr_sdram>.
    Set user-defined property "DRIVE =  4" for instance <IOBUF_inst_UDM> in unit <ddr_sdram>.
    Set user-defined property "SLEW =  SLOW" for instance <IOBUF_inst_UDM> in unit <ddr_sdram>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IOBUF_inst_UDM> in unit <ddr_sdram>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IOBUF_inst_LDM> in unit <ddr_sdram>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IOBUF_inst_LDM> in unit <ddr_sdram>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IOBUF_inst_LDM> in unit <ddr_sdram>.
    Set user-defined property "DRIVE =  4" for instance <IOBUF_inst_LDM> in unit <ddr_sdram>.
    Set user-defined property "SLEW =  SLOW" for instance <IOBUF_inst_LDM> in unit <ddr_sdram>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IOBUF_inst_LDM> in unit <ddr_sdram>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <iou[0].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT_Q0 =  0" for instance <iou[0].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "SRTYPE =  SYNC" for instance <iou[0].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT_Q1 =  0" for instance <iou[0].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <iou[0].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT =  0" for instance <iou[0].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "SRTYPE =  SYNC" for instance <iou[0].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iou[0].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iou[0].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iou[0].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "DRIVE =  4" for instance <iou[0].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "SLEW =  SLOW" for instance <iou[0].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iou[0].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <iou[1].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT_Q0 =  0" for instance <iou[1].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "SRTYPE =  SYNC" for instance <iou[1].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT_Q1 =  0" for instance <iou[1].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <iou[1].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT =  0" for instance <iou[1].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "SRTYPE =  SYNC" for instance <iou[1].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iou[1].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iou[1].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iou[1].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "DRIVE =  4" for instance <iou[1].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "SLEW =  SLOW" for instance <iou[1].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iou[1].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <iou[2].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT_Q0 =  0" for instance <iou[2].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "SRTYPE =  SYNC" for instance <iou[2].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT_Q1 =  0" for instance <iou[2].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <iou[2].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT =  0" for instance <iou[2].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "SRTYPE =  SYNC" for instance <iou[2].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iou[2].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iou[2].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iou[2].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "DRIVE =  4" for instance <iou[2].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "SLEW =  SLOW" for instance <iou[2].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iou[2].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <iou[3].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT_Q0 =  0" for instance <iou[3].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "SRTYPE =  SYNC" for instance <iou[3].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT_Q1 =  0" for instance <iou[3].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <iou[3].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT =  0" for instance <iou[3].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "SRTYPE =  SYNC" for instance <iou[3].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iou[3].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iou[3].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iou[3].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "DRIVE =  4" for instance <iou[3].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "SLEW =  SLOW" for instance <iou[3].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iou[3].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <iou[4].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT_Q0 =  0" for instance <iou[4].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "SRTYPE =  SYNC" for instance <iou[4].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT_Q1 =  0" for instance <iou[4].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <iou[4].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT =  0" for instance <iou[4].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "SRTYPE =  SYNC" for instance <iou[4].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iou[4].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iou[4].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iou[4].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "DRIVE =  4" for instance <iou[4].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "SLEW =  SLOW" for instance <iou[4].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iou[4].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <iou[5].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT_Q0 =  0" for instance <iou[5].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "SRTYPE =  SYNC" for instance <iou[5].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT_Q1 =  0" for instance <iou[5].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <iou[5].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT =  0" for instance <iou[5].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "SRTYPE =  SYNC" for instance <iou[5].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iou[5].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iou[5].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iou[5].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "DRIVE =  4" for instance <iou[5].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "SLEW =  SLOW" for instance <iou[5].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iou[5].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <iou[6].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT_Q0 =  0" for instance <iou[6].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "SRTYPE =  SYNC" for instance <iou[6].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT_Q1 =  0" for instance <iou[6].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <iou[6].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT =  0" for instance <iou[6].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "SRTYPE =  SYNC" for instance <iou[6].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iou[6].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iou[6].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iou[6].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "DRIVE =  4" for instance <iou[6].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "SLEW =  SLOW" for instance <iou[6].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iou[6].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <iou[7].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT_Q0 =  0" for instance <iou[7].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "SRTYPE =  SYNC" for instance <iou[7].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT_Q1 =  0" for instance <iou[7].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <iou[7].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT =  0" for instance <iou[7].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "SRTYPE =  SYNC" for instance <iou[7].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iou[7].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iou[7].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iou[7].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "DRIVE =  4" for instance <iou[7].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "SLEW =  SLOW" for instance <iou[7].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iou[7].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <iou[8].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT_Q0 =  0" for instance <iou[8].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "SRTYPE =  SYNC" for instance <iou[8].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT_Q1 =  0" for instance <iou[8].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <iou[8].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT =  0" for instance <iou[8].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "SRTYPE =  SYNC" for instance <iou[8].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iou[8].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iou[8].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iou[8].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "DRIVE =  4" for instance <iou[8].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "SLEW =  SLOW" for instance <iou[8].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iou[8].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <iou[9].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT_Q0 =  0" for instance <iou[9].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "SRTYPE =  SYNC" for instance <iou[9].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT_Q1 =  0" for instance <iou[9].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <iou[9].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT =  0" for instance <iou[9].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "SRTYPE =  SYNC" for instance <iou[9].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iou[9].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iou[9].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iou[9].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "DRIVE =  4" for instance <iou[9].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "SLEW =  SLOW" for instance <iou[9].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iou[9].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <iou[10].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT_Q0 =  0" for instance <iou[10].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "SRTYPE =  SYNC" for instance <iou[10].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT_Q1 =  0" for instance <iou[10].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <iou[10].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT =  0" for instance <iou[10].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "SRTYPE =  SYNC" for instance <iou[10].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iou[10].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iou[10].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iou[10].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "DRIVE =  4" for instance <iou[10].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "SLEW =  SLOW" for instance <iou[10].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iou[10].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <iou[11].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT_Q0 =  0" for instance <iou[11].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "SRTYPE =  SYNC" for instance <iou[11].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT_Q1 =  0" for instance <iou[11].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <iou[11].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT =  0" for instance <iou[11].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "SRTYPE =  SYNC" for instance <iou[11].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iou[11].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iou[11].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iou[11].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "DRIVE =  4" for instance <iou[11].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "SLEW =  SLOW" for instance <iou[11].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iou[11].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <iou[12].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT_Q0 =  0" for instance <iou[12].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "SRTYPE =  SYNC" for instance <iou[12].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT_Q1 =  0" for instance <iou[12].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <iou[12].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT =  0" for instance <iou[12].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "SRTYPE =  SYNC" for instance <iou[12].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iou[12].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iou[12].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iou[12].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "DRIVE =  4" for instance <iou[12].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "SLEW =  SLOW" for instance <iou[12].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iou[12].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <iou[13].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT_Q0 =  0" for instance <iou[13].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "SRTYPE =  SYNC" for instance <iou[13].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT_Q1 =  0" for instance <iou[13].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <iou[13].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT =  0" for instance <iou[13].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "SRTYPE =  SYNC" for instance <iou[13].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iou[13].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iou[13].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iou[13].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "DRIVE =  4" for instance <iou[13].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "SLEW =  SLOW" for instance <iou[13].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iou[13].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <iou[14].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT_Q0 =  0" for instance <iou[14].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "SRTYPE =  SYNC" for instance <iou[14].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT_Q1 =  0" for instance <iou[14].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <iou[14].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT =  0" for instance <iou[14].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "SRTYPE =  SYNC" for instance <iou[14].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iou[14].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iou[14].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iou[14].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "DRIVE =  4" for instance <iou[14].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "SLEW =  SLOW" for instance <iou[14].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iou[14].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <iou[15].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT_Q0 =  0" for instance <iou[15].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "SRTYPE =  SYNC" for instance <iou[15].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT_Q1 =  0" for instance <iou[15].IDDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <iou[15].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "INIT =  0" for instance <iou[15].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "SRTYPE =  SYNC" for instance <iou[15].ODDR2_inst> in unit <ddr_sdram>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iou[15].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iou[15].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iou[15].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "DRIVE =  4" for instance <iou[15].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "SLEW =  SLOW" for instance <iou[15].IOBUF_inst> in unit <ddr_sdram>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iou[15].IOBUF_inst> in unit <ddr_sdram>.
Analyzing module <RamTestController> in library <work>.
INFO:Xst:2546 - "src/RamTestController.v" line 133: reading initialization file "mem0.mif".
Module <RamTestController> is correct for synthesis.

Analyzing module <kcpsm3> in library <work>.
Module <kcpsm3> is correct for synthesis.

    Set user-defined property "INIT =  1" for instance <t_state_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <t_state_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <toggle_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  1" for instance <reset_flop1> in unit <kcpsm3>.
    Set user-defined property "INIT =  1" for instance <reset_flop2> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <int_capture_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0080" for instance <int_pulse_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <int_pulse_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <int_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <ack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shadow_carry_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shadow_zero_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  EAAA" for instance <int_update_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <int_update_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <int_value_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  04" for instance <int_value_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <int_enable_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  7400" for instance <move_group_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <move_group_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <condition_met_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  5A3C" for instance <condition_met_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <normal_count_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  2F" for instance <normal_count_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  1000" for instance <call_type_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <call_type_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  5400" for instance <push_pop_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <push_pop_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <valid_move_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  D" for instance <valid_move_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <flag_type_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  41FC" for instance <flag_type_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <flag_write_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  8" for instance <flag_enable_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <flag_enable_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0001" for instance <low_zero_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <low_zero_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <high_zero_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0001" for instance <high_zero_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  3F" for instance <sel_shadow_zero_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <sel_shadow_zero_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <zero_flag_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6996" for instance <low_parity_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <low_parity_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <high_parity_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  6996" for instance <high_parity_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  F3FF" for instance <sel_parity_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <sel_parity_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <sel_arith_carry_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  F3" for instance <sel_arith_carry_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <sel_shift_carry_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  C" for instance <sel_shift_carry_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <sel_shadow_carry_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  3" for instance <sel_shadow_carry_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <carry_flag_flop> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <vector_select_mux_0> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <vector_select_mux_0> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <value_select_mux_0> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <value_select_mux_0> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop_register_bit_0> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <vector_select_mux_1> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <vector_select_mux_1> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <value_select_mux_1> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <value_select_mux_1> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop_register_bit_1> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <vector_select_mux_2> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <vector_select_mux_2> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <value_select_mux_2> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <value_select_mux_2> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop_register_bit_2> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <vector_select_mux_3> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <vector_select_mux_3> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <value_select_mux_3> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <value_select_mux_3> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop_register_bit_3> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <vector_select_mux_4> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <vector_select_mux_4> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <value_select_mux_4> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <value_select_mux_4> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop_register_bit_4> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <vector_select_mux_5> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <vector_select_mux_5> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <value_select_mux_5> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <value_select_mux_5> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop_register_bit_5> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <vector_select_mux_6> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <vector_select_mux_6> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <value_select_mux_6> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <value_select_mux_6> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop_register_bit_6> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <vector_select_mux_7> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <vector_select_mux_7> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <value_select_mux_7> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <value_select_mux_7> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop_register_bit_7> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <vector_select_mux_8> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <vector_select_mux_8> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <value_select_mux_8> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <value_select_mux_8> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop_register_bit_8> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <vector_select_mux_9> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <vector_select_mux_9> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <value_select_mux_9> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <value_select_mux_9> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop_register_bit_9> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <register_type_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0145" for instance <register_type_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <register_write_flop> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <register_enable_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  8" for instance <register_enable_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop_register_bit_0> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <reg_loop_register_bit_0> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <operand_select_mux_0> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <operand_select_mux_0> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop_register_bit_1> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <reg_loop_register_bit_1> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <operand_select_mux_1> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <operand_select_mux_1> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop_register_bit_2> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <reg_loop_register_bit_2> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <operand_select_mux_2> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <operand_select_mux_2> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop_register_bit_3> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <reg_loop_register_bit_3> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <operand_select_mux_3> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <operand_select_mux_3> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop_register_bit_4> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <reg_loop_register_bit_4> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <operand_select_mux_4> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <operand_select_mux_4> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop_register_bit_5> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <reg_loop_register_bit_5> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <operand_select_mux_5> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <operand_select_mux_5> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop_register_bit_6> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <reg_loop_register_bit_6> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <operand_select_mux_6> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <operand_select_mux_6> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop_register_bit_7> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <reg_loop_register_bit_7> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <operand_select_mux_7> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <operand_select_mux_7> in unit <kcpsm3>.
    Set user-defined property "INIT =  0400" for instance <memory_type_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <memory_type_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <memory_write_flop> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <memory_enable_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  8000" for instance <memory_enable_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <memory_bit_0> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <memory_bit_0> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_flop_0> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <memory_bit_1> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <memory_bit_1> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_flop_1> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <memory_bit_2> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <memory_bit_2> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_flop_2> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <memory_bit_3> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <memory_bit_3> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_flop_3> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <memory_bit_4> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <memory_bit_4> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_flop_4> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <memory_bit_5> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <memory_bit_5> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_flop_5> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <memory_bit_6> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <memory_bit_6> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_flop_6> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <memory_bit_7> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <memory_bit_7> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_flop_7> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <sel_logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  FFE2" for instance <sel_logical_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <logical_lut_0> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_lut_0> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_flop_0> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_lut_1> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <logical_lut_1> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_flop_1> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_lut_2> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <logical_lut_2> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_flop_2> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <logical_lut_3> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_lut_3> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_flop_3> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <logical_lut_4> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_lut_4> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_flop_4> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_lut_5> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <logical_lut_5> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_flop_5> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_lut_6> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <logical_lut_6> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_flop_6> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_lut_7> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <logical_lut_7> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_flop_7> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <high_shift_in_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <high_shift_in_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <low_shift_in_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <low_shift_in_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_carry_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <shift_carry_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pipeline_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_mux_lut_0> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <shift_mux_lut_0> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_flop_0> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <shift_mux_lut_1> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_mux_lut_1> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_flop_1> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <shift_mux_lut_2> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_mux_lut_2> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_flop_2> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_mux_lut_3> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <shift_mux_lut_3> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_flop_3> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <shift_mux_lut_4> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_mux_lut_4> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_flop_4> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <shift_mux_lut_5> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_mux_lut_5> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_flop_5> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <shift_mux_lut_6> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_mux_lut_6> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_flop_6> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <shift_mux_lut_7> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_mux_lut_7> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_flop_7> in unit <kcpsm3>.
    Set user-defined property "INIT =  1F" for instance <sel_arith_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <sel_arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  6C" for instance <arith_carry_in_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <arith_carry_in_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_lut_0> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <arith_lut_0> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_flop_0> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_lut_1> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <arith_lut_1> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_flop_1> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <arith_lut_2> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_lut_2> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_flop_2> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_lut_3> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <arith_lut_3> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_flop_3> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_lut_4> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <arith_lut_4> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_flop_4> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_lut_5> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <arith_lut_5> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_flop_5> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <arith_lut_6> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_lut_6> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_flop_6> in unit <kcpsm3>.
    Set user-defined property "INIT =  2" for instance <arith_carry_out_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <arith_carry_out_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_lut_7> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <arith_lut_7> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_flop_7> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_carry_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0002" for instance <input_fetch_type_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <input_fetch_type_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <sel_group_flop> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <or_lut_0> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <or_lut_0> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <mux_lut_0> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <mux_lut_0> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <or_lut_1> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <or_lut_1> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <mux_lut_1> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <mux_lut_1> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <or_lut_2> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <or_lut_2> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <mux_lut_2> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <mux_lut_2> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <or_lut_3> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <or_lut_3> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <mux_lut_3> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <mux_lut_3> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <or_lut_4> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <or_lut_4> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <mux_lut_4> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <mux_lut_4> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <or_lut_5> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <or_lut_5> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <mux_lut_5> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <mux_lut_5> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <or_lut_6> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <or_lut_6> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <mux_lut_6> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <mux_lut_6> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <or_lut_7> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <or_lut_7> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <mux_lut_7> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <mux_lut_7> in unit <kcpsm3>.
    Set user-defined property "INIT =  0010" for instance <io_decode_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <io_decode_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  4000" for instance <write_active_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <write_active_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <write_strobe_flop> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <read_active_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0100" for instance <read_active_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <read_strobe_flop> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <stack_bit_0> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_bit_0> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_flop_0> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <stack_bit_1> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_bit_1> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_flop_1> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <stack_bit_2> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_bit_2> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_flop_2> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_bit_3> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <stack_bit_3> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_flop_3> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <stack_bit_4> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_bit_4> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_flop_4> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <stack_bit_5> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_bit_5> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_flop_5> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <stack_bit_6> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_bit_6> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_flop_6> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <stack_bit_7> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_bit_7> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_flop_7> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_bit_8> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <stack_bit_8> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_flop_8> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_bit_9> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <stack_bit_9> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_flop_9> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <count_lut_0> in unit <kcpsm3>.
    Set user-defined property "INIT =  6555" for instance <count_lut_0> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_count_loop_register_bit_0> in unit <kcpsm3>.
    Set user-defined property "INIT =  A999" for instance <count_lut_1> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <count_lut_1> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_count_loop_register_bit_1> in unit <kcpsm3>.
    Set user-defined property "INIT =  A999" for instance <count_lut_2> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <count_lut_2> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_count_loop_register_bit_2> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <count_lut_3> in unit <kcpsm3>.
    Set user-defined property "INIT =  A999" for instance <count_lut_3> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_count_loop_register_bit_3> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <count_lut_4> in unit <kcpsm3>.
    Set user-defined property "INIT =  A999" for instance <count_lut_4> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_count_loop_register_bit_4> in unit <kcpsm3>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clk_reset>.
    Related source file is "src/clk_reset.v".
    Found 24-bit up counter for signal <reset_counter>.
    Found 1-bit register for signal <reset_p>.
    Found 1-bit register for signal <reset_s>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <clk_reset> synthesized.


Synthesizing Unit <ddr_sdram>.
    Related source file is "src/ddr_sdram.v".
    Found finite state machine <FSM_0> for signal <sd_state>.
    -----------------------------------------------------------------------
    | States             | 23                                             |
    | Transitions        | 41                                             |
    | Inputs             | 15                                             |
    | Outputs            | 26                                             |
    | Clock              | clk0 (rising_edge)                             |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000001                                         |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 1-bit register for signal <wACK_O>.
    Found 1-bit register for signal <sd_CS_O>.
    Found 2-bit register for signal <sd_BA_O>.
    Found 1-bit register for signal <sd_WE_O>.
    Found 1-bit register for signal <sd_RAS_O>.
    Found 1-bit register for signal <sd_CKE_O>.
    Found 1-bit register for signal <sd_CAS_O>.
    Found 13-bit register for signal <sd_A_O>.
    Found 4-bit register for signal <D_mask_reg>.
    Found 1-bit register for signal <D_oe>.
    Found 32-bit register for signal <D_rd_reg>.
    Found 32-bit register for signal <D_wr_reg>.
    Found 32-bit register for signal <data_mux_latch>.
    Found 1-bit register for signal <DQS_oe>.
    Found 1-bit register for signal <DQS_state>.
    Found 4-bit register for signal <init_state>.
    Found 15-bit register for signal <init_wait_count>.
    Found 15-bit adder for signal <init_wait_count$addsub0000> created at line 493.
    Found 13-bit register for signal <mode_reg>.
    Found 1-bit register for signal <refresh_ack>.
    Found 10-bit up counter for signal <refresh_counter>.
    Found 1-bit register for signal <refresh_now>.
    Found 4-bit updown counter for signal <refresh_queue>.
    Found 6-bit register for signal <wait_count>.
    Found 6-bit adder for signal <wait_count$share0000> created at line 422.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred 164 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <ddr_sdram> synthesized.


Synthesizing Unit <kcpsm3>.
    Related source file is "src/kcpsm3.v".
Unit <kcpsm3> synthesized.


Synthesizing Unit <RamTestController>.
    Related source file is "src/RamTestController.v".
WARNING:Xst:1781 - Signal <mem0> is used but never assigned. Tied to default value.
WARNING:Xst:646 - Signal <s11<31:8>> is assigned but never used.
WARNING:Xst:646 - Signal <mp0> is assigned but never used.
WARNING:Xst:646 - Signal <mp3<2>> is assigned but never used.
WARNING:Xst:646 - Signal <mp4> is assigned but never used.
WARNING:Xst:646 - Signal <s3<31:8>> is assigned but never used.
WARNING:Xst:646 - Signal <s7<31:8>> is assigned but never used.
    Found 1024x18-bit ROM for signal <$varindex0000> created at line 136.
    Found 8-bit register for signal <r0>.
    Found 1-bit register for signal <r1>.
    Found 8-bit register for signal <r10>.
    Found 32-bit register for signal <r11>.
    Found 1-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 8-bit register for signal <r8>.
    Found 8-bit register for signal <r9>.
    Found 18-bit register for signal <s0>.
    Found 32-bit shifter logical right for signal <s11>.
    Found 32-bit shifter logical right for signal <s3>.
    Found 32-bit shifter logical right for signal <s7>.
    Summary:
	inferred   1 ROM(s).
	inferred 124 D-type flip-flop(s).
	inferred   3 Combinational logic shifter(s).
Unit <RamTestController> synthesized.


Synthesizing Unit <RamTest>.
    Related source file is "src/RamTest.v".
WARNING:Xst:646 - Signal <wbAddress<31:26>> is assigned but never used.
WARNING:Xst:646 - Signal <wbAddress<1:0>> is assigned but never used.
Unit <RamTest> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 1024x18-bit ROM                                       : 1
# Adders/Subtractors                                   : 2
 15-bit adder                                          : 1
 6-bit adder                                           : 1
# Counters                                             : 3
 10-bit up counter                                     : 1
 24-bit up counter                                     : 1
 4-bit updown counter                                  : 1
# Registers                                            : 48
 1-bit register                                        : 28
 13-bit register                                       : 1
 15-bit register                                       : 1
 18-bit register                                       : 1
 2-bit register                                        : 1
 32-bit register                                       : 4
 4-bit register                                        : 2
 6-bit register                                        : 1
 8-bit register                                        : 9
# Logic shifters                                       : 3
 32-bit shifter logical right                          : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <ddr_sdram1/sd_state> on signal <sd_state[1:23]> with one-hot encoding.
-----------------------------------
 State  | Encoding
-----------------------------------
 000000 | 00000000000000000100000
 000001 | 00000000000000000000001
 000010 | 00000000000000000000010
 000011 | 00000000000000000000100
 000100 | 00000000000000001000000
 000101 | 00000000000000000010000
 000110 | 00000000000000100000000
 000111 | 00000000000001000000000
 001000 | 00000000000000000001000
 001001 | 00000000000000010000000
 001010 | 00000000000100000000000
 001011 | 00000000000010000000000
 001100 | 00000000001000000000000
 001101 | 00000000010000000000000
 001111 | 00000000100000000000000
 010000 | 00000100000000000000000
 010001 | 00000010000000000000000
 010010 | 00001000000000000000000
 010011 | 00010000000000000000000
 010100 | 00100000000000000000000
 010101 | 01000000000000000000000
 010110 | 00000001000000000000000
 010111 | 10000000000000000000000
-----------------------------------
Loading device for application Rf_Device from file '3s500e.nph' in environment /home/martin/Xilinx92i.
INFO:Xst:2694 - Unit <RamTestController> : The ROM <Mrom__varindex0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <s0>.
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 18-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <pinClock>      | rise     |
    |     weA            | connected to signal <s1>            | high     |
    |     addrA          | connected to signal <mp1>           |          |
    |     diA            | connected to signal <s1>            |          |
    |     doA            | connected to signal <s0>            |          |
    -----------------------------------------------------------------------
    | optimisation       | speed                               |          |
    -----------------------------------------------------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# RAMs                                                 : 1
 1024x18-bit single-port block RAM                     : 1
# Adders/Subtractors                                   : 2
 15-bit adder                                          : 1
 6-bit adder                                           : 1
# Counters                                             : 3
 10-bit up counter                                     : 1
 24-bit up counter                                     : 1
 4-bit updown counter                                  : 1
# Registers                                            : 371
 Flip-Flops                                            : 371
# Logic shifters                                       : 3
 32-bit shifter logical right                          : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <mode_reg_1> (without init value) has a constant value of 0 in block <ddr_sdram>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <mode_reg_2> (without init value) has a constant value of 0 in block <ddr_sdram>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <mode_reg_3> (without init value) has a constant value of 0 in block <ddr_sdram>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <mode_reg_4> (without init value) has a constant value of 0 in block <ddr_sdram>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <mode_reg_6> (without init value) has a constant value of 0 in block <ddr_sdram>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <mode_reg_7> (without init value) has a constant value of 0 in block <ddr_sdram>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <mode_reg_9> (without init value) has a constant value of 0 in block <ddr_sdram>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <mode_reg_10> (without init value) has a constant value of 0 in block <ddr_sdram>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <mode_reg_11> (without init value) has a constant value of 0 in block <ddr_sdram>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <mode_reg_12> (without init value) has a constant value of 0 in block <ddr_sdram>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <D_mask_reg_0> (without init value) has a constant value of 1 in block <ddr_sdram>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <D_mask_reg_1> (without init value) has a constant value of 1 in block <ddr_sdram>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <D_mask_reg_2> (without init value) has a constant value of 1 in block <ddr_sdram>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <D_mask_reg_3> (without init value) has a constant value of 1 in block <ddr_sdram>.

Optimizing unit <RamTest> ...

Optimizing unit <ddr_sdram> ...

Optimizing unit <kcpsm3> ...

Optimizing unit <RamTestController> ...

Mapping all equations...
Building and optimizing final netlist ...

Final Macro Processing ...

Processing Unit <RamTest> :
	Found 2-bit shift register for signal <clk_reset1/reset_s>.
Unit <RamTest> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 393
 Flip-Flops                                            : 393
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : build/synthesized.ngc
Output Format                      : NGC
Optimization Goal                  : SPEED
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 52

Cell Usage :
# BELS                             : 607
#      GND                         : 1
#      INV                         : 13
#      LUT1                        : 48
#      LUT2                        : 23
#      LUT2_L                      : 1
#      LUT3                        : 91
#      LUT4                        : 214
#      LUT4_L                      : 14
#      MUXCY                       : 91
#      MUXF5                       : 27
#      VCC                         : 1
#      XORCY                       : 83
# FlipFlops/Latches                : 432
#      FD                          : 57
#      FDE                         : 220
#      FDR                         : 47
#      FDRE                        : 52
#      FDRS                        : 1
#      FDRSE                       : 13
#      FDS                         : 3
#      FDSE                        : 1
#      IDDR2                       : 16
#      ODDR2                       : 22
# RAMS                             : 27
#      RAM16X1D                    : 8
#      RAM32X1S                    : 10
#      RAM64X1S                    : 8
#      RAMB16_S18                  : 1
# Shift Registers                  : 1
#      SRL16                       : 1
# Clock Buffers                    : 6
#      BUFG                        : 6
# IO Buffers                       : 52
#      IBUF                        : 1
#      IBUFG                       : 1
#      IOBUF                       : 20
#      OBUF                        : 30
# DCMs                             : 2
#      DCM_SP                      : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4

 Number of Slices:                     316  out of   4656     6%
 Number of Slice Flip Flops:           432  out of   9312     4%
 Number of 4 input LUTs:               473  out of   9312     5%
    Number used as logic:              404
    Number used as Shift registers:      1
    Number used as RAMs:                68
 Number of IOs:                         52
 Number of bonded IOBs:                 52  out of    232    22%
 Number of BRAMs:                        1  out of     20     5%
 Number of GCLKs:                        6  out of     24    25%
 Number of DCMs:                         2  out of      4    50%

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_reset1/clk50_out               | BUFG                   | 26    |
clk_reset1/clk100_0                | BUFG                   | 383   |
clk_reset1/clk100_90               | BUFG                   | 18    |
clk_reset1/clk100_270              | BUFG                   | 18    |
clk_reset1/clk100_180              | BUFG                   | 52    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 12.480ns (Maximum Frequency: 80.128MHz)
   Minimum input arrival time before clock: 4.215ns
   Maximum output required time after clock: 6.048ns
   Maximum combinational path delay: 3.244ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_reset1/clk50_out'
  Clock period: 4.763ns (frequency: 209.938MHz)
  Total number of paths / destination ports: 901 / 73
-------------------------------------------------------------------------
Delay:               4.763ns (Levels of Logic = 7)
  Source:            clk_reset1/reset_counter_10 (FF)
  Destination:       clk_reset1/reset_counter_0 (FF)
  Source Clock:      clk_reset1/clk50_out rising
  Destination Clock: clk_reset1/clk50_out rising

  Data Path: clk_reset1/reset_counter_10 to clk_reset1/reset_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.591   0.622  clk_reset1/reset_counter_10 (clk_reset1/reset_counter_10)
     LUT4:I0->O            1   0.704   0.000  clk_reset1/reset_counting_wg_lut<0> (N01)
     MUXCY:S->O            1   0.464   0.000  clk_reset1/reset_counting_wg_cy<0> (clk_reset1/reset_counting_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  clk_reset1/reset_counting_wg_cy<1> (clk_reset1/reset_counting_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  clk_reset1/reset_counting_wg_cy<2> (clk_reset1/reset_counting_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  clk_reset1/reset_counting_wg_cy<3> (clk_reset1/reset_counting_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  clk_reset1/reset_counting_wg_cy<4> (clk_reset1/reset_counting_wg_cy<4>)
     MUXCY:CI->O          26   0.331   1.260  clk_reset1/reset_counting_wg_cy<5> (reset)
     FDRE:CE                   0.555          clk_reset1/reset_counter_0
    ----------------------------------------
    Total                      4.763ns (2.881ns logic, 1.882ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_reset1/clk100_0'
  Clock period: 12.480ns (frequency: 80.128MHz)
  Total number of paths / destination ports: 3268 / 715
-------------------------------------------------------------------------
Delay:               12.480ns (Levels of Logic = 13)
  Source:            ramTestController1/m0/reg_loop_register_bit_7 (RAM)
  Destination:       ramTestController1/m0/zero_flag_flop (FF)
  Source Clock:      clk_reset1/clk100_0 rising
  Destination Clock: clk_reset1/clk100_0 rising

  Data Path: ramTestController1/m0/reg_loop_register_bit_7 to ramTestController1/m0/zero_flag_flop
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM16X1D:WCLK->DPO    1   1.901   0.455  ramTestController1/m0/reg_loop_register_bit_7 (ramTestController1/m0/sy<7>)
     LUT3:I2->O            7   0.704   0.787  ramTestController1/m0/operand_select_mux_7 (ramTestController1/mp3<7>)
     LUT2_L:I1->LO         1   0.704   0.104  ramTestController1/s2<0>41 (ramTestController1/s2<0>_bdd5)
     LUT4:I3->O            1   0.704   0.424  ramTestController1/s2<0>1167 (ramTestController1/s2<0>1_map40)
     LUT4:I3->O            1   0.704   0.000  ramTestController1/s2<0>1239_G (N1617)
     MUXF5:I1->O           1   0.321   0.424  ramTestController1/s2<0>1239 (ramTestController1/s2<0>1_map55)
     LUT4:I3->O            1   0.704   0.499  ramTestController1/s2<0>1286 (ramTestController1/s2<0>)
     LUT3:I1->O            1   0.704   0.000  ramTestController1/m0/mux_lut_0 (ramTestController1/m0/input_group<0>)
     MUXF5:I1->O           2   0.321   0.622  ramTestController1/m0/shift_in_muxf5_0 (ramTestController1/m0/alu_result<0>)
     LUT4:I0->O            1   0.704   0.000  ramTestController1/m0/low_zero_lut (ramTestController1/m0/low_zero)
     MUXCY:S->O            1   0.464   0.000  ramTestController1/m0/low_zero_muxcy (ramTestController1/m0/low_zero_carry)
     MUXCY:CI->O           1   0.059   0.000  ramTestController1/m0/high_zero_cymux (ramTestController1/m0/high_zero_carry)
     MUXCY:CI->O           0   0.059   0.000  ramTestController1/m0/zero_cymux (ramTestController1/m0/zero_carry)
     XORCY:CI->O           1   0.804   0.000  ramTestController1/m0/zero_xor (ramTestController1/m0/zero_fast_route)
     FDRE:D                    0.308          ramTestController1/m0/zero_flag_flop
    ----------------------------------------
    Total                     12.480ns (9.165ns logic, 3.315ns route)
                                       (73.4% logic, 26.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_reset1/clk100_180'
  Clock period: 1.236ns (frequency: 809.062MHz)
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               1.236ns (Levels of Logic = 0)
  Source:            ddr_sdram1/iou[15].IDDR2_inst (FF)
  Destination:       ddr_sdram1/data_mux_latch_15 (FF)
  Source Clock:      clk_reset1/clk100_180 rising
  Destination Clock: clk_reset1/clk100_180 rising

  Data Path: ddr_sdram1/iou[15].IDDR2_inst to ddr_sdram1/data_mux_latch_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IDDR2:C0->Q0          1   0.508   0.420  ddr_sdram1/iou[15].IDDR2_inst (ddr_sdram1/data_mux_out<15>)
     FD:D                      0.308          ddr_sdram1/data_mux_latch_15
    ----------------------------------------
    Total                      1.236ns (0.816ns logic, 0.420ns route)
                                       (66.0% logic, 34.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_reset1/clk50_out'
  Total number of paths / destination ports: 49 / 25
-------------------------------------------------------------------------
Offset:              4.215ns (Levels of Logic = 1)
  Source:            clk_reset1/dcm100:LOCKED (PAD)
  Destination:       clk_reset1/reset_counter_0 (FF)
  Destination Clock: clk_reset1/clk50_out rising

  Data Path: clk_reset1/dcm100:LOCKED to clk_reset1/reset_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_SP:LOCKED         55   0.000   1.348  clk_reset1/dcm100 (clockOk)
     LUT3:I1->O           24   0.704   1.252  clk_reset1/reset_counter_or00001 (clk_reset1/reset_counter_or0000)
     FDRE:R                    0.911          clk_reset1/reset_counter_0
    ----------------------------------------
    Total                      4.215ns (1.615ns logic, 2.600ns route)
                                       (38.3% logic, 61.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_reset1/clk100_0'
  Total number of paths / destination ports: 156 / 155
-------------------------------------------------------------------------
Offset:              4.145ns (Levels of Logic = 1)
  Source:            clk_reset1/dcm100:LOCKED (PAD)
  Destination:       ddr_sdram1/sd_state_FFd6 (FF)
  Destination Clock: clk_reset1/clk100_0 rising

  Data Path: clk_reset1/dcm100:LOCKED to ddr_sdram1/sd_state_FFd6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_SP:LOCKED         55   0.000   1.269  clk_reset1/dcm100 (clockOk)
     INV:I->O             27   0.704   1.261  ddr_sdram1_not00001_INV_0 (ddr_sdram1_not0000)
     FDRE:R                    0.911          ddr_sdram1/init_state_0
    ----------------------------------------
    Total                      4.145ns (1.615ns logic, 2.530ns route)
                                       (39.0% logic, 61.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_reset1/clk100_180'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              3.752ns (Levels of Logic = 1)
  Source:            sdram_dq<15> (PAD)
  Destination:       ddr_sdram1/iou[15].IDDR2_inst (FF)
  Destination Clock: clk_reset1/clk100_180 rising

  Data Path: sdram_dq<15> to ddr_sdram1/iou[15].IDDR2_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   1.218   0.420  ddr_sdram1/iou[15].IOBUF_inst (ddr_sdram1/iddr_conn<15>)
     IDDR2:D                   2.114          ddr_sdram1/iou[15].IDDR2_inst
    ----------------------------------------
    Total                      3.752ns (3.332ns logic, 0.420ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_reset1/clk100_0'
  Total number of paths / destination ports: 46 / 46
-------------------------------------------------------------------------
Offset:              6.048ns (Levels of Logic = 2)
  Source:            ddr_sdram1/D_oe (FF)
  Destination:       sdram_dq<15> (PAD)
  Source Clock:      clk_reset1/clk100_0 rising

  Data Path: ddr_sdram1/D_oe to sdram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.447  ddr_sdram1/D_oe (ddr_sdram1/D_oe)
     INV:I->O             16   0.704   1.034  ddr_sdram1/iou[0]_IOBUF_inst_not00001_INV_0 (ddr_sdram1/iou[0]_IOBUF_inst_not0000)
     IOBUF:T->IO               3.272          ddr_sdram1/iou[15].IOBUF_inst (sdram_dq<15>)
    ----------------------------------------
    Total                      6.048ns (4.567ns logic, 1.481ns route)
                                       (75.5% logic, 24.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Delay:               3.244ns (Levels of Logic = 1)
  Source:            clk_reset1/dcm100:CLK0 (PAD)
  Destination:       clk_reset1/dcm100:CLKFB (PAD)

  Data Path: clk_reset1/dcm100:CLK0 to clk_reset1/dcm100:CLKFB
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_SP:CLK0            1   0.000   0.420  clk_reset1/dcm100 (clk_reset1/clk100_0)
     BUFG:I->O           364   1.457   1.367  clk_reset1/clk100_0_buffer (clock)
    DCM_SP:CLKFB               0.000          clk_reset1/dcm100
    ----------------------------------------
    Total                      3.244ns (1.457ns logic, 1.787ns route)
                                       (44.9% logic, 55.1% route)

=========================================================================
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/t_state_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/int_pulse_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/int_update_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/int_value_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/move_group_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/condition_met_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/normal_count_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/call_type_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/push_pop_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/valid_move_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/flag_type_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/flag_enable_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/low_zero_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/high_zero_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/sel_shadow_zero_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/low_parity_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/high_parity_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/sel_parity_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/sel_arith_carry_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/sel_shift_carry_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/sel_shadow_carry_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/vector_select_mux_0.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/value_select_mux_0.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/vector_select_mux_1.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/value_select_mux_1.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/vector_select_mux_2.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/value_select_mux_2.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/vector_select_mux_3.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/value_select_mux_3.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/vector_select_mux_4.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/value_select_mux_4.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/vector_select_mux_5.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/value_select_mux_5.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/vector_select_mux_6.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/value_select_mux_6.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/vector_select_mux_7.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/value_select_mux_7.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/vector_select_mux_8.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/value_select_mux_8.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/vector_select_mux_9.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/value_select_mux_9.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/register_type_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/register_enable_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/reg_loop_register_bit_0.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/operand_select_mux_0.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/reg_loop_register_bit_1.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/operand_select_mux_1.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/reg_loop_register_bit_2.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/operand_select_mux_2.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/reg_loop_register_bit_3.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/operand_select_mux_3.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/reg_loop_register_bit_4.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/operand_select_mux_4.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/reg_loop_register_bit_5.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/operand_select_mux_5.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/reg_loop_register_bit_6.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/operand_select_mux_6.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/reg_loop_register_bit_7.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/operand_select_mux_7.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/memory_type_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/memory_enable_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/memory_bit_0.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/memory_bit_1.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/memory_bit_2.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/memory_bit_3.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/memory_bit_4.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/memory_bit_5.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/memory_bit_6.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/memory_bit_7.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/sel_logical_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/logical_lut_0.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/logical_lut_1.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/logical_lut_2.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/logical_lut_3.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/logical_lut_4.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/logical_lut_5.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/logical_lut_6.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/logical_lut_7.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/high_shift_in_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/low_shift_in_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/shift_carry_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/shift_mux_lut_0.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/shift_mux_lut_1.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/shift_mux_lut_2.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/shift_mux_lut_3.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/shift_mux_lut_4.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/shift_mux_lut_5.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/shift_mux_lut_6.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/shift_mux_lut_7.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/sel_arith_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/arith_carry_in_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/arith_lut_0.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/arith_lut_1.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/arith_lut_2.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/arith_lut_3.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/arith_lut_4.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/arith_lut_5.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/arith_lut_6.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/arith_carry_out_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/arith_lut_7.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/input_fetch_type_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/or_lut_0.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/mux_lut_0.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/or_lut_1.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/mux_lut_1.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/or_lut_2.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/mux_lut_2.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/or_lut_3.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/mux_lut_3.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/or_lut_4.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/mux_lut_4.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/or_lut_5.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/mux_lut_5.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/or_lut_6.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/mux_lut_6.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/or_lut_7.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/mux_lut_7.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/io_decode_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/write_active_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/read_active_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/stack_bit_0.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/stack_bit_1.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/stack_bit_2.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/stack_bit_3.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/stack_bit_4.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/stack_bit_5.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/stack_bit_6.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/stack_bit_7.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/stack_bit_8.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/stack_bit_9.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/count_lut_0.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/count_lut_1.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/count_lut_2.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/count_lut_3.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to ramTestController1/m0/count_lut_4.
CPU : 14.12 / 14.21 s | Elapsed : 15.00 / 15.00 s

-->


Total memory usage is 353516 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  295 (   0 filtered)
Number of infos    :    3 (   0 filtered)

*** Error in `xst': double free or corruption (fasttop): 0x0000000001888c60 ***
======= Backtrace: =========
/lib/x86_64-linux-gnu/libc.so.6(+0x7908b)[0x7f01601b008b]
/lib/x86_64-linux-gnu/libc.so.6(+0x82c3a)[0x7f01601b9c3a]
/lib/x86_64-linux-gnu/libc.so.6(cfree+0x4c)[0x7f01601bdd2c]
/usr/lib/x86_64-linux-gnu/libstdc++.so.5(_ZdlPv+0xe)[0x7f0160abbc7e]
/home/martin/Xilinx92i/bin/lin64/libxercesc.so(_ZN11xercesc_2_717MemoryManagerImpl10deallocateEPv+0xc)[0x7f015fd8108c]
/home/martin/Xilinx92i/bin/lin64/libxalanc.so(_ZN11xalanc_1_1014XSLTEngineImpl9terminateEv+0x410)[0x7f0154ccca10]
/home/martin/Xilinx92i/bin/lin64/libxalanc.so(_ZN11xalanc_1_108XSLTInitD1Ev+0x51)[0x7f0154cce281]
/home/martin/Xilinx92i/bin/lin64/libxalanc.so(_ZN11xalanc_1_1016XalanTransformer9terminateEv+0x84)[0x7f0154c392c4]
/home/martin/Xilinx92i/bin/lin64/libTw_Report.so(+0x110e9)[0x7f01595af0e9]
/home/martin/Xilinx92i/bin/lin64/libTw_Report.so(+0xf473)[0x7f01595ad473]
======= Memory map: ========
00400000-00403000 r-xp 00000000 08:01 535221                             /home/martin/Xilinx92i/bin/lin64/xst
00502000-00503000 rw-p 00002000 08:01 535221                             /home/martin/Xilinx92i/bin/lin64/xst
017d8000-06db8000 rw-p 00000000 00:00 0                                  [heap]
7f014c000000-7f014c021000 rw-p 00000000 00:00 0
7f014c021000-7f0150000000 ---p 00000000 00:00 0
7f01516dc000-7f01516e1000 r-xp 00000000 08:01 531557                     /home/martin/Xilinx92i/spartan3e/bin/lin64/libRfSpar3e_Facade.so
7f01516e1000-7f01517e1000 ---p 00005000 08:01 531557                     /home/martin/Xilinx92i/spartan3e/bin/lin64/libRfSpar3e_Facade.so
7f01517e1000-7f01517e2000 rw-p 00005000 08:01 531557                     /home/martin/Xilinx92i/spartan3e/bin/lin64/libRfSpar3e_Facade.so
7f01517e2000-7f0151cac000 rw-p 00000000 00:00 0
7f01520df000-7f015211e000 r-xp 00000000 08:01 531542                     /home/martin/Xilinx92i/spartan3e/bin/lin64/libDlySpar3e_DelayCalculator.so
7f015211e000-7f015221e000 ---p 0003f000 08:01 531542                     /home/martin/Xilinx92i/spartan3e/bin/lin64/libDlySpar3e_DelayCalculator.so
7f015221e000-7f015222a000 rw-p 0003f000 08:01 531542                     /home/martin/Xilinx92i/spartan3e/bin/lin64/libDlySpar3e_DelayCalculator.so
7f015222a000-7f0152278000 r-xp 00000000 08:01 531541                     /home/martin/Xilinx92i/spartan3e/bin/lin64/libPdsSpar3e_PdlBels.so
7f0152278000-7f0152378000 ---p 0004e000 08:01 531541                     /home/martin/Xilinx92i/spartan3e/bin/lin64/libPdsSpar3e_PdlBels.so
7f0152378000-7f015237c000 rw-p 0004e000 08:01 531541                     /home/martin/Xilinx92i/spartan3e/bin/lin64/libPdsSpar3e_PdlBels.so
7f015237c000-7f0152381000 rw-p 00000000 00:00 0
7f0152381000-7f01523a8000 r-xp 00000000 08:01 531546                     /home/martin/Xilinx92i/spartan3e/bin/lin64/libPdsSpar3e_PdlComps.so
7f01523a8000-7f01524a8000 ---p 00027000 08:01 531546                     /home/martin/Xilinx92i/spartan3e/bin/lin64/libPdsSpar3e_PdlComps.so
7f01524a8000-7f01524aa000 rw-p 00027000 08:01 531546                     /home/martin/Xilinx92i/spartan3e/bin/lin64/libPdsSpar3e_PdlComps.so
7f01524aa000-7f01524ad000 rw-p 00000000 00:00 0
7f015252e000-7f0152676000 rw-p 00000000 00:00 0
7f0152676000-7f0152693000 r-xp 00000000 08:01 537331                     /home/martin/Xilinx92i/bin/lin64/libNgd_Util.so
7f0152693000-7f0152792000 ---p 0001d000 08:01 537331                     /home/martin/Xilinx92i/bin/lin64/libNgd_Util.so
7f0152792000-7f0152794000 rw-p 0001c000 08:01 537331                     /home/martin/Xilinx92i/bin/lin64/libNgd_Util.so
7f0152794000-7f01527ae000 rw-p 00000000 00:00 0
7f01527ae000-7f01527be000 r-xp 00000000 08:01 537400                     /home/martin/Xilinx92i/bin/lin64/libXdh_Time.so
7f01527be000-7f01528bd000 ---p 00010000 08:01 537400                     /home/martin/Xilinx92i/bin/lin64/libXdh_Time.so
7f01528bd000-7f01528be000 rw-p 0000f000 08:01 537400                     /home/martin/Xilinx92i/bin/lin64/libXdh_Time.so
7f01528be000-7f015290c000 r-xp 00000000 08:01 537212                     /home/martin/Xilinx92i/bin/lin64/libNgd.so
7f015290c000-7f0152a0b000 ---p 0004e000 08:01 537212                     /home/martin/Xilinx92i/bin/lin64/libNgd.so
7f0152a0b000-7f0152a10000 rw-p 0004d000 08:01 537212                     /home/martin/Xilinx92i/bin/lin64/libNgd.so
7f0152a10000-7f0152a13000 rw-p 00000000 00:00 0
7f0152a13000-7f0152a41000 r-xp 00000000 08:01 537269                     /home/martin/Xilinx92i/bin/lin64/libXdh_NgdConv.so
7f0152a41000-7f0152b40000 ---p 0002e000 08:01 537269                     /home/martin/Xilinx92i/bin/lin64/libXdh_NgdConv.so
7f0152b40000-7f0152b44000 rw-p 0002d000 08:01 537269                     /home/martin/Xilinx92i/bin/lin64/libXdh_NgdConv.so
7f0152b44000-7f0152b49000 r-xp 00000000 08:01 537476                     /home/martin/Xilinx92i/bin/lin64/libXdh_FileConv.so
7f0152b49000-7f0152c48000 ---p 00005000 08:01 537476                     /home/martin/Xilinx92i/bin/lin64/libXdh_FileConv.so
7f0152c48000-7f0152c49000 rw-p 00004000 08:01 537476                     /home/martin/Xilinx92i/bin/lin64/libXdh_FileConv.so
7f0152c49000-7f0152c7f000 r-xp 00000000 08:01 537251                     /home/martin/Xilinx92i/bin/lin64/libHdcC_NTRC.so
7f0152c7f000-7f0152d7f000 ---p 00036000 08:01 537251                     /home/martin/Xilinx92i/bin/lin64/libHdcC_NTRC.so
7f0152d7f000-7f0152d81000 rw-p 00036000 08:01 537251                     /home/martin/Xilinx92i/bin/lin64/libHdcC_NTRC.so
7f0152d81000-7f0152d82000 rw-p 00000000 00:00 0
7f0152d82000-7f0152da4000 r-xp 00000000 08:01 537312                     /home/martin/Xilinx92i/bin/lin64/libHdcC_Container.so
7f0152da4000-7f0152ea3000 ---p 00022000 08:01 537312                     /home/martin/Xilinx92i/bin/lin64/libHdcC_Container.so
7f0152ea3000-7f0152ea5000 rw-p 00021000 08:01 537312                     /home/martin/Xilinx92i/bin/lin64/libHdcC_Container.so
7f0152ea5000-7f0152f28000 r-xp 00000000 08:01 537163                     /home/martin/Xilinx92i/bin/lin64/libHdcC_HDProject.so
7f0152f28000-7f0153027000 ---p 00083000 08:01 537163                     /home/martin/Xilinx92i/bin/lin64/libHdcC_HDProject.so
7f0153027000-7f015302c000 rw-p 00082000 08:01 537163                     /home/martin/Xilinx92i/bin/lin64/libHdcC_HDProject.so
7f015302c000-7f0153076000 rw-p 00000000 00:00 0
7f0153076000-7f015307b000 r-xp 00000000 08:01 537473                     /home/martin/Xilinx92i/bin/lin64/libUtilC_Utilities.so
7f015307b000-7f015317b000 ---p 00005000 08:01 537473                     /home/martin/Xilinx92i/bin/lin64/libUtilC_Utilities.so
7f015317b000-7f015317c000 rw-p 00005000 08:01 537473                     /home/martin/Xilinx92i/bin/lin64/libUtilC_Utilities.so
7f015317c000-7f01531bd000 rw-p 00000000 00:00 0
7f01531bd000-7f015324a000 r-xp 00000000 08:01 537155                     /home/martin/Xilinx92i/bin/lin64/libNCD_Pref.so
7f015324a000-7f015334a000 ---p 0008d000 08:01 537155                     /home/martin/Xilinx92i/bin/lin64/libNCD_Pref.so
7f015334a000-7f0153352000 rw-p 0008d000 08:01 537155                     /home/martin/Xilinx92i/bin/lin64/libNCD_Pref.so
7f0153352000-7f0153355000 r-xp 00000000 08:01 537489                     /home/martin/Xilinx92i/bin/lin64/libXdh_PartAnno.so
7f0153355000-7f0153454000 ---p 00003000 08:01 537489                     /home/martin/Xilinx92i/bin/lin64/libXdh_PartAnno.so
7f0153454000-7f0153455000 rw-p 00002000 08:01 537489                     /home/martin/Xilinx92i/bin/lin64/libXdh_PartAnno.so
7f0153455000-7f01534d8000 r-xp 00000000 08:01 537160                     /home/martin/Xilinx92i/bin/lin64/libPdrBas_Rules.so
7f01534d8000-7f01535d7000 ---p 00083000 08:01 537160                     /home/martin/Xilinx92i/bin/lin64/libPdrBas_Rules.so
7f01535d7000-7f01535df000 rw-p 00082000 08:01 537160                     /home/martin/Xilinx92i/bin/lin64/libPdrBas_Rules.so
7f01535df000-7f01535f7000 r-xp 00000000 08:01 537362                     /home/martin/Xilinx92i/bin/lin64/libNCD_DesignHelpers.so
7f01535f7000-7f01536f7000 ---p 00018000 08:01 537362                     /home/martin/Xilinx92i/bin/lin64/libNCD_DesignHelpers.so
7f01536f7000-7f01536f8000 rw-p 00018000 08:01 537362                     /home/martin/Xilinx92i/bin/lin64/libNCD_DesignHelpers.so
7f01536f8000-7f015378d000 r-xp 00000000 08:01 537145                     /home/martin/Xilinx92i/bin/lin64/libNCD_Design.so
7f015378d000-7f015388d000 ---p 00095000 08:01 537145                     /home/martin/Xilinx92i/bin/lin64/libNCD_Design.so
7f015388d000-7f015389b000 rw-p 00095000 08:01 537145                     /home/martin/Xilinx92i/bin/lin64/libNCD_Design.so
7f015389b000-7f015389c000 rw-p 00000000 00:00 0
7f015389c000-7f01538a8000 r-xp 00000000 08:01 537423                     /home/martin/Xilinx92i/bin/lin64/libXdh_Lib.so
7f01538a8000-7f01539a7000 ---p 0000c000 08:01 537423                     /home/martin/Xilinx92i/bin/lin64/libXdh_Lib.so
7f01539a7000-7f01539a8000 rw-p 0000b000 08:01 537423                     /home/martin/Xilinx92i/bin/lin64/libXdh_Lib.so
7f01539a8000-7f01539b7000 r-xp 00000000 08:01 537404                     /home/martin/Xilinx92i/bin/lin64/libXdh_MapCorr.so
7f01539b7000-7f0153ab7000 ---p 0000f000 08:01 537404                     /home/martin/Xilinx92i/bin/lin64/libXdh_MapCorr.so
7f0153ab7000-7f0153ab8000 rw-p 0000f000 08:01 537404                     /home/martin/Xilinx92i/bin/lin64/libXdh_MapCorr.so
7f0153ab8000-7f0153ad0000 r-xp 00000000 08:01 537360                     /home/martin/Xilinx92i/bin/lin64/libParh_Utilities.so
7f0153ad0000-7f0153bd0000 ---p 00018000 08:01 537360                     /home/martin/Xilinx92i/bin/lin64/libParh_Utilities.so
7f0153bd0000-7f0153bd1000 rw-p 00018000 08:01 537360                     /home/martin/Xilinx92i/bin/lin64/libParh_Utilities.so
7f0153bd1000-7f0153bf0000 r-xp 00000000 08:01 537319                     /home/martin/Xilinx92i/bin/lin64/libSpd.so
7f0153bf0000-7f0153cef000 ---p 0001f000 08:01 537319                     /home/martin/Xilinx92i/bin/lin64/libSpd.so
7f0153cef000-7f0153cf1000 rw-p 0001e000 08:01 537319                     /home/martin/Xilinx92i/bin/lin64/libSpd.so
7f0153cf1000-7f0153d28000 r-xp 00000000 08:01 537246                     /home/martin/Xilinx92i/bin/lin64/libXml.so
7f0153d28000-7f0153e27000 ---p 00037000 08:01 537246                     /home/martin/Xilinx92i/bin/lin64/libXml.so
7f0153e27000-7f0153e2a000 rw-p 00036000 08:01 537246                     /home/martin/Xilinx92i/bin/lin64/libXml.so
7f0153e2a000-7f0153eb5000 r-xp 00000000 08:01 537158                     /home/martin/Xilinx92i/bin/lin64/libPrjrep_Repository.so
7f0153eb5000-7f0153fb4000 ---p 0008b000 08:01 537158                     /home/martin/Xilinx92i/bin/lin64/libPrjrep_Repository.so
7f0153fb4000-7f0153fb9000 rw-p 0008a000 08:01 537158                     /home/martin/Xilinx92i/bin/lin64/libPrjrep_Repository.so
7f0153fb9000-7f0153fba000 rw-p 00000000 00:00 0
7f0153fba000-7f0153fd2000 r-xp 00000000 08:01 537365                     /home/martin/Xilinx92i/bin/lin64/libXdh_Dump.so
7f0153fd2000-7f01540d1000 ---p 00018000 08:01 537365                     /home/martin/Xilinx92i/bin/lin64/libXdh_Dump.so
7f01540d1000-7f01540d3000 rw-p 00017000 08:01 537365                     /home/martin/Xilinx92i/bin/lin64/libXdh_Dump.so
7f01540d3000-7f01540dd000 r-xp 00000000 08:01 537444                     /home/martin/Xilinx92i/bin/lin64/libXdh_Modular.so
7f01540dd000-7f01541dc000 ---p 0000a000 08:01 537444                     /home/martin/Xilinx92i/bin/lin64/libXdh_Modular.so
7f01541dc000-7f01541dd000 rw-p 00009000 08:01 537444                     /home/martin/Xilinx92i/bin/lin64/libXdh_Modular.so
7f01541dd000-7f0154219000 r-xp 00000000 08:01 537234                     /home/martin/Xilinx92i/bin/lin64/libXdh_Tsd.so
7f0154219000-7f0154319000 ---p 0003c000 08:01 537234                     /home/martin/Xilinx92i/bin/lin64/libXdh_Tsd.so
7f0154319000-7f015431c000 rw-p 0003c000 08:01 537234                     /home/martin/Xilinx92i/bin/lin64/libXdh_Tsd.so
7f015431c000-7f015434a000 r-xp 00000000 08:01 537272                     /home/martin/Xilinx92i/bin/lin64/libTsd.so
7f015434a000-7f0154449000 ---p 0002e000 08:01 537272                     /home/martin/Xilinx92i/bin/lin64/libTsd.so
7f0154449000-7f015444c000 rw-p 0002d000 08:01 537272                     /home/martin/Xilinx92i/bin/lin64/libTsd.so
7f015444c000-7f0154522000 r-xp 00000000 08:01 537121                     /home/martin/Xilinx92i/bin/lin64/libSecurity.so
7f0154522000-7f0154621000 ---p 000d6000 08:01 537121                     /home/martin/Xilinx92i/bin/lin64/libSecurity.so
7f0154621000-7f015462c000 rw-p 000d5000 08:01 537121                     /home/martin/Xilinx92i/bin/lin64/libSecurity.so
7f015462c000-7f015462d000 rw-p 00000000 00:00 0
7f015462d000-7f0154639000 r-xp 00000000 08:01 537431                     /home/martin/Xilinx92i/bin/lin64/libCoreu_Utilities.so
7f0154639000-7f0154738000 ---p 0000c000 08:01 537431                     /home/martin/Xilinx92i/bin/lin64/libCoreu_Utilities.so
7f0154738000-7f0154739000 rw-p 0000b000 08:01 537431                     /home/martin/Xilinx92i/bin/lin64/libCoreu_Utilities.so
7f0154739000-7f0154762000 r-xp 00000000 08:01 537284                     /home/martin/Xilinx92i/bin/lin64/libCs_UcfReader.so
7f0154762000-7f0154861000 ---p 00029000 08:01 537284                     /home/martin/Xilinx92i/bin/lin64/libCs_UcfReader.so
7f0154861000-7f0154863000 rw-p 00028000 08:01 537284                     /home/martin/Xilinx92i/bin/lin64/libCs_UcfReader.so
7f0154863000-7f0154879000 r-xp 00000000 08:01 537375                     /home/martin/Xilinx92i/bin/lin64/libCs_Util.so
7f0154879000-7f0154979000 ---p 00016000 08:01 537375                     /home/martin/Xilinx92i/bin/lin64/libCs_Util.so
7f0154979000-7f015497a000 rw-p 00016000 08:01 537375                     /home/martin/Xilinx92i/bin/lin64/libCs_Util.so
7f015497a000-7f0154982000 rw-p 00000000 00:00 0
7f0154982000-7f0154d78000 r-xp 00000000 08:01 537067                     /home/martin/Xilinx92i/bin/lin64/libxalanc.so
7f0154d78000-7f0154e78000 ---p 003f6000 08:01 537067                     /home/martin/Xilinx92i/bin/lin64/libxalanc.so
7f0154e78000-7f0154e96000 rw-p 003f6000 08:01 537067                     /home/martin/Xilinx92i/bin/lin64/libxalanc.so
7f0154e96000-7f0154e9a000 rw-p 00000000 00:00 0
7f0154e9a000-7f0154ea7000 r-xp 00000000 08:01 537418                     /home/martin/Xilinx92i/bin/lin64/libCs_ResolutionHelper.so
7f0154ea7000-7f0154fa6000 ---p 0000d000 08:01 537418                     /home/martin/Xilinx92i/bin/lin64/libCs_ResolutionHelper.so
7f0154fa6000-7f0154fa7000 rw-p 0000c000 08:01 537418                     /home/martin/Xilinx92i/bin/lin64/libCs_ResolutionHelper.so
7f0154fa7000-7f0154fc1000 r-xp 00000000 08:01 537343                     /home/martin/Xilinx92i/bin/lin64/libTw_TimingModel.so
7f0154fc1000-7f01550c0000 ---p 0001a000 08:01 537343                     /home/martin/Xilinx92i/bin/lin64/libTw_TimingModel.so
7f01550c0000-7f01550c2000 rw-p 00019000 08:01 537343                     /home/martin/Xilinx92i/bin/lin64/libTw_TimingModel.so
7f01550c2000-7f01550c9000 r-xp 00000000 08:01 537461                     /home/martin/Xilinx92i/bin/lin64/libDrm_Tilemap.so
7f01550c9000-7f01551c9000 ---p 00007000 08:01 537461                     /home/martin/Xilinx92i/bin/lin64/libDrm_Tilemap.so
7f01551c9000-7f01551ca000 rw-p 00007000 08:01 537461                     /home/martin/Xilinx92i/bin/lin64/libDrm_Tilemap.so
7f01551ca000-7f01551ea000 r-xp 00000000 08:01 537317                     /home/martin/Xilinx92i/bin/lin64/libRf_BoolEquation.so
7f01551ea000-7f01552e9000 ---p 00020000 08:01 537317                     /home/martin/Xilinx92i/bin/lin64/libRf_BoolEquation.so
7f01552e9000-7f01552eb000 rw-p 0001f000 08:01 537317                     /home/martin/Xilinx92i/bin/lin64/libRf_BoolEquation.so
7f01552eb000-7f01552fb000 rw-p 00000000 00:00 0
7f01552fb000-7f0155301000 r-xp 00000000 08:01 537466                     /home/martin/Xilinx92i/bin/lin64/libParh_Clevo.so
7f0155301000-7f0155401000 ---p 00006000 08:01 537466                     /home/martin/Xilinx92i/bin/lin64/libParh_Clevo.so
7f0155401000-7f0155402000 rw-p 00006000 08:01 537466                     /home/martin/Xilinx92i/bin/lin64/libParh_Clevo.so
7f0155402000-7f0155428000 r-xp 00000000 08:01 537297                     /home/martin/Xilinx92i/bin/lin64/libPower_ManagerNC.so
7f0155428000-7f0155527000 ---p 00026000 08:01 537297                     /home/martin/Xilinx92i/bin/lin64/libPower_ManagerNC.so
7f0155527000-7f015552a000 rw-p 00025000 08:01 537297                     /home/martin/Xilinx92i/bin/lin64/libPower_ManagerNC.so
7f015552a000-7f01555c3000 r-xp 00000000 08:01 537149                     /home/martin/Xilinx92i/bin/lin64/libPower_Manager.so
7f01555c3000-7f01556c2000 ---p 00099000 08:01 537149                     /home/martin/Xilinx92i/bin/lin64/libPower_Manager.so
7f01556c2000-7f01556c9000 rw-p 00098000 08:01 537149                     /home/martin/Xilinx92i/bin/lin64/libPower_Manager.so
7f01556c9000-7f01556d9000 rw-p 00000000 00:00 0
7f01556d9000-7f01556f0000 r-xp 00000000 08:01 537368                     /home/martin/Xilinx92i/bin/lin64/libRf_TilePinHelpersBase.so
7f01556f0000-7f01557f0000 ---p 00017000 08:01 537368                     /home/martin/Xilinx92i/bin/lin64/libRf_TilePinHelpersBase.so
7f01557f0000-7f01557f1000 rw-p 00017000 08:01 537368                     /home/martin/Xilinx92i/bin/lin64/libRf_TilePinHelpersBase.so
7f01557f1000-7f0155819000 r-xp 00000000 08:01 537287                     /home/martin/Xilinx92i/bin/lin64/libCs_PcfReader.so
7f0155819000-7f0155919000 ---p 00028000 08:01 537287                     /home/martin/Xilinx92i/bin/lin64/libCs_PcfReader.so
7f0155919000-7f015591b000 rw-p 00028000 08:01 537287                     /home/martin/Xilinx92i/bin/lin64/libCs_PcfReader.so
7f015591b000-7f0155932000 r-xp 00000000 08:01 537370                     /home/martin/Xilinx92i/bin/lin64/libCs_DeviceHelpers.so
7f0155932000-7f0155a31000 ---p 00017000 08:01 537370                     /home/martin/Xilinx92i/bin/lin64/libCs_DeviceHelpers.so
7f0155a31000-7f0155a33000 rw-p 00016000 08:01 537370                     /home/martin/Xilinx92i/bin/lin64/libCs_DeviceHelpers.so
7f0155a33000-7f0155a37000 r-xp 00000000 08:01 537484                     /home/martin/Xilinx92i/bin/lin64/libScript_TcTask.so
7f0155a37000-7f0155b36000 ---p 00004000 08:01 537484                     /home/martin/Xilinx92i/bin/lin64/libScript_TcTask.so
7f0155b36000-7f0155b37000 rw-p 00003000 08:01 537484                     /home/martin/Xilinx92i/bin/lin64/libScript_TcTask.so
7f0155b37000-7f0155b46000 r-xp 00000000 08:01 537403                     /home/martin/Xilinx92i/bin/lin64/libbasdr.so
7f0155b46000-7f0155c46000 ---p 0000f000 08:01 537403                     /home/martin/Xilinx92i/bin/lin64/libbasdr.so
7f0155c46000-7f0155c47000 rw-p 0000f000 08:01 537403                     /home/martin/Xilinx92i/bin/lin64/libbasdr.so
7f0155c47000-7f0155c4a000 r-xp 00000000 08:01 537491                     /home/martin/Xilinx92i/bin/lin64/libXda_eventmgr.so
7f0155c4a000-7f0155d49000 ---p 00003000 08:01 537491                     /home/martin/Xilinx92i/bin/lin64/libXda_eventmgr.so
7f0155d49000-7f0155d4a000 rw-p 00002000 08:01 537491                     /home/martin/Xilinx92i/bin/lin64/libXda_eventmgr.so
7f0155d4a000-7f0155d5d000 r-xp 00000000 08:01 537386                     /home/martin/Xilinx92i/bin/lin64/libXdh_Corr.so
7f0155d5d000-7f0155e5d000 ---p 00013000 08:01 537386                     /home/martin/Xilinx92i/bin/lin64/libXdh_Corr.so
7f0155e5d000-7f0155e5e000 rw-p 00013000 08:01 537386                     /home/martin/Xilinx92i/bin/lin64/libXdh_Corr.so
7f0155e5e000-7f0155e67000 r-xp 00000000 08:01 537445                     /home/martin/Xilinx92i/bin/lin64/libXdh_Tag.so
7f0155e67000-7f0155f66000 ---p 00009000 08:01 537445                     /home/martin/Xilinx92i/bin/lin64/libXdh_Tag.so
7f0155f66000-7f0155f67000 rw-p 00008000 08:01 537445                     /home/martin/Xilinx92i/bin/lin64/libXdh_Tag.so
7f0155f67000-7f0155f90000 r-xp 00000000 08:01 537281                     /home/martin/Xilinx92i/bin/lin64/libXdh_Prim.so
7f0155f90000-7f0156090000 ---p 00029000 08:01 537281                     /home/martin/Xilinx92i/bin/lin64/libXdh_Prim.so
7f0156090000-7f0156093000 rw-p 00029000 08:01 537281                     /home/martin/Xilinx92i/bin/lin64/libXdh_Prim.so
7f0156093000-7f01560a5000 r-xp 00000000 08:01 537392                     /home/martin/Xilinx92i/bin/lin64/libXdh_ViewCorr.so
7f01560a5000-7f01561a4000 ---p 00012000 08:01 537392                     /home/martin/Xilinx92i/bin/lin64/libXdh_ViewCorr.so
7f01561a4000-7f01561a5000 rw-p 00011000 08:01 537392                     /home/martin/Xilinx92i/bin/lin64/libXdh_ViewCorr.so
7f01561a5000-7f01561b3000 r-xp 00000000 08:01 537412                     /home/martin/Xilinx92i/bin/lin64/libXdh_Shape.so
7f01561b3000-7f01562b3000 ---p 0000e000 08:01 537412                     /home/martin/Xilinx92i/bin/lin64/libXdh_Shape.so
7f01562b3000-7f01562b4000 rw-p 0000e000 08:01 537412                     /home/martin/Xilinx92i/bin/lin64/libXdh_Shape.so
7f01562b4000-7f01562d4000 r-xp 00000000 08:01 537318                     /home/martin/Xilinx92i/bin/lin64/libParh_NCDTracker.so
7f01562d4000-7f01563d3000 ---p 00020000 08:01 537318                     /home/martin/Xilinx92i/bin/lin64/libParh_NCDTracker.so
7f01563d3000-7f01563d5000 rw-p 0001f000 08:01 537318                     /home/martin/Xilinx92i/bin/lin64/libParh_NCDTracker.so
7f01563d5000-7f01563d7000 r-xp 00000000 08:01 537492                     /home/martin/Xilinx92i/bin/lin64/libParh_PitHelpers.so
7f01563d7000-7f01564d7000 ---p 00002000 08:01 537492                     /home/martin/Xilinx92i/bin/lin64/libParh_PitHelpers.so
7f01564d7000-7f01564d8000 rw-p 00002000 08:01 537492                     /home/martin/Xilinx92i/bin/lin64/libParh_PitHelpers.so
7f01564d8000-7f015653d000 r-xp 00000000 08:01 537190                     /home/martin/Xilinx92i/bin/lin64/libGi_Guide.so
7f015653d000-7f015663d000 ---p 00065000 08:01 537190                     /home/martin/Xilinx92i/bin/lin64/libGi_Guide.so
7f015663d000-7f0156641000 rw-p 00065000 08:01 537190                     /home/martin/Xilinx92i/bin/lin64/libGi_Guide.so
7f0156641000-7f0156644000 r-xp 00000000 08:01 537487                     /home/martin/Xilinx92i/bin/lin64/libXdh_HierDesign.so
7f0156644000-7f0156743000 ---p 00003000 08:01 537487                     /home/martin/Xilinx92i/bin/lin64/libXdh_HierDesign.so
7f0156743000-7f0156744000 rw-p 00002000 08:01 537487                     /home/martin/Xilinx92i/bin/lin64/libXdh_HierDesign.so
7f0156744000-7f015675d000 r-xp 00000000 08:01 537352                     /home/martin/Xilinx92i/bin/lin64/libXdh_Bmgr.so
7f015675d000-7f015685d000 ---p 00019000 08:01 537352                     /home/martin/Xilinx92i/bin/lin64/libXdh_Bmgr.so
7f015685d000-7f015685e000 rw-p 00019000 08:01 537352                     /home/martin/Xilinx92i/bin/lin64/libXdh_Bmgr.so
7f015685e000-7f0156885000 r-xp 00000000 08:01 537289                     /home/martin/Xilinx92i/bin/lin64/libXdh_Iset.so
7f0156885000-7f0156984000 ---p 00027000 08:01 537289                     /home/martin/Xilinx92i/bin/lin64/libXdh_Iset.so
7f0156984000-7f0156988000 rw-p 00026000 08:01 537289                     /home/martin/Xilinx92i/bin/lin64/libXdh_Iset.so
7f0156988000-7f01569ba000 r-xp 00000000 08:01 537259                     /home/martin/Xilinx92i/bin/lin64/libPdr_Base.so
7f01569ba000-7f0156ab9000 ---p 00032000 08:01 537259                     /home/martin/Xilinx92i/bin/lin64/libPdr_Base.so
7f0156ab9000-7f0156abc000 rw-p 00031000 08:01 537259                     /home/martin/Xilinx92i/bin/lin64/libPdr_Base.so
7f0156abc000-7f0156ad4000 r-xp 00000000 08:01 537363                     /home/martin/Xilinx92i/bin/lin64/libXCad_CadHelpers.so
7f0156ad4000-7f0156bd3000 ---p 00018000 08:01 537363                     /home/martin/Xilinx92i/bin/lin64/libXCad_CadHelpers.so
7f0156bd3000-7f0156bd5000 rw-p 00017000 08:01 537363                     /home/martin/Xilinx92i/bin/lin64/libXCad_CadHelpers.so
7f0156bd5000-7f0156bea000 r-xp 00000000 08:01 537379                     /home/martin/Xilinx92i/bin/lin64/libXCad_Rho.so
7f0156bea000-7f0156cea000 ---p 00015000 08:01 537379                     /home/martin/Xilinx92i/bin/lin64/libXCad_Rho.so
7f0156cea000-7f0156ceb000 rw-p 00015000 08:01 537379                     /home/martin/Xilinx92i/bin/lin64/libXCad_Rho.so
7f0156ceb000-7f0156cf2000 r-xp 00000000 08:01 537459                     /home/martin/Xilinx92i/bin/lin64/libXCad_HDHelpers.so
7f0156cf2000-7f0156df2000 ---p 00007000 08:01 537459                     /home/martin/Xilinx92i/bin/lin64/libXCad_HDHelpers.so
7f0156df2000-7f0156df3000 rw-p 00007000 08:01 537459                     /home/martin/Xilinx92i/bin/lin64/libXCad_HDHelpers.so
7f0156df3000-7f0156e21000 r-xp 00000000 08:01 537270                     /home/martin/Xilinx92i/bin/lin64/libMhReport.so
7f0156e21000-7f0156f21000 ---p 0002e000 08:01 537270                     /home/martin/Xilinx92i/bin/lin64/libMhReport.so
7f0156f21000-7f0156f24000 rw-p 0002e000 08:01 537270                     /home/martin/Xilinx92i/bin/lin64/libMhReport.so
7f0156f24000-7f0157054000 r-xp 00000000 08:01 537105                     /home/martin/Xilinx92i/bin/lin64/libRt.so
7f0157054000-7f0157154000 ---p 00130000 08:01 537105                     /home/martin/Xilinx92i/bin/lin64/libRt.so
7f0157154000-7f015715c000 rw-p 00130000 08:01 537105                     /home/martin/Xilinx92i/bin/lin64/libRt.so
7f015715c000-7f0157174000 r-xp 00000000 08:01 537359                     /home/martin/Xilinx92i/bin/lin64/libMhDataparser.so
7f0157174000-7f0157274000 ---p 00018000 08:01 537359                     /home/martin/Xilinx92i/bin/lin64/libMhDataparser.so
7f0157274000-7f0157276000 rw-p 00018000 08:01 537359                     /home/martin/Xilinx92i/bin/lin64/libMhDataparser.so
7f0157276000-7f01572ca000 r-xp 00000000 08:01 537206                     /home/martin/Xilinx92i/bin/lin64/libMhConstr.so
7f01572ca000-7f01573ca000 ---p 00054000 08:01 537206                     /home/martin/Xilinx92i/bin/lin64/libMhConstr.so
7f01573ca000-7f01573ce000 rw-p 00054000 08:01 537206                     /home/martin/Xilinx92i/bin/lin64/libMhConstr.so
7f01573ce000-7f0157423000 r-xp 00000000 08:01 537207                     /home/martin/Xilinx92i/bin/lin64/libPackChange.so
7f0157423000-7f0157522000 ---p 00055000 08:01 537207                     /home/martin/Xilinx92i/bin/lin64/libPackChange.so
7f0157522000-7f0157525000 rw-p 00054000 08:01 537207                     /home/martin/Xilinx92i/bin/lin64/libPackChange.so
7f0157525000-7f015753d000 r-xp 00000000 08:01 537356                     /home/martin/Xilinx92i/bin/lin64/libPackParts.so
7f015753d000-7f015763d000 ---p 00018000 08:01 537356                     /home/martin/Xilinx92i/bin/lin64/libPackParts.so
7f015763d000-7f015763f000 rw-p 00018000 08:01 537356                     /home/martin/Xilinx92i/bin/lin64/libPackParts.so
7f015763f000-7f01576e3000 r-xp 00000000 08:01 537141                     /home/martin/Xilinx92i/bin/lin64/libPackSolver.so
7f01576e3000-7f01577e3000 ---p 000a4000 08:01 537141                     /home/martin/Xilinx92i/bin/lin64/libPackSolver.so
7f01577e3000-7f01577eb000 rw-p 000a4000 08:01 537141                     /home/martin/Xilinx92i/bin/lin64/libPackSolver.so
7f01577eb000-7f015782f000 rw-p 00000000 00:00 0
7f015782f000-7f01578a9000 r-xp 00000000 08:01 537170                     /home/martin/Xilinx92i/bin/lin64/libPackInterface.so
7f01578a9000-7f01579a8000 ---p 0007a000 08:01 537170                     /home/martin/Xilinx92i/bin/lin64/libPackInterface.so
7f01579a8000-7f01579ae000 rw-p 00079000 08:01 537170                     /home/martin/Xilinx92i/bin/lin64/libPackInterface.so
7f01579ae000-7f01579e5000 r-xp 00000000 08:01 537249                     /home/martin/Xilinx92i/bin/lin64/libPackReport.so
7f01579e5000-7f0157ae4000 ---p 00037000 08:01 537249                     /home/martin/Xilinx92i/bin/lin64/libPackReport.so
7f0157ae4000-7f0157ae6000 rw-p 00036000 08:01 537249                     /home/martin/Xilinx92i/bin/lin64/libPackReport.so
7f0157ae6000-7f0157ae7000 rw-p 00000000 00:00 0
7f0157ae7000-7f0157b82000 r-xp 00000000 08:01 537146                     /home/martin/Xilinx92i/bin/lin64/libParsers.so
7f0157b82000-7f0157c81000 ---p 0009b000 08:01 537146                     /home/martin/Xilinx92i/bin/lin64/libParsers.so
7f0157c81000-7f0157c89000 rw-p 0009a000 08:01 537146                     /home/martin/Xilinx92i/bin/lin64/libParsers.so
7f0157c89000-7f0157caa000 r-xp 00000000 08:01 537314                     /home/martin/Xilinx92i/bin/lin64/libPkg_Package.so
7f0157caa000-7f0157da9000 ---p 00021000 08:01 537314                     /home/martin/Xilinx92i/bin/lin64/libPkg_Package.so
7f0157da9000-7f0157dab000 rw-p 00020000 08:01 537314                     /home/martin/Xilinx92i/bin/lin64/libPkg_Package.so
7f0157dab000-7f0157dbc000 r-xp 00000000 08:01 537394                     /home/martin/Xilinx92i/bin/lin64/libStaticFileParsers.so
7f0157dbc000-7f0157ebc000 ---p 00011000 08:01 537394                     /home/martin/Xilinx92i/bin/lin64/libStaticFileParsers.so
7f0157ebc000-7f0157ebd000 rw-p 00011000 08:01 537394                     /home/martin/Xilinx92i/bin/lin64/libStaticFileParsers.so
7f0157ebd000-7f0157f03000 r-xp 00000000 08:01 537224                     /home/martin/Xilinx92i/bin/lin64/libAntlr.so
7f0157f03000-7f0158003000 ---p 00046000 08:01 537224                     /home/martin/Xilinx92i/bin/lin64/libAntlr.so
7f0158003000-7f0158005000 rw-p 00046000 08:01 537224                     /home/martin/Xilinx92i/bin/lin64/libAntlr.so
7f0158005000-7f015806a000 r-xp 00000000 08:01 537192                     /home/martin/Xilinx92i/bin/lin64/libPds_Pih.so
7f015806a000-7f0158169000 ---p 00065000 08:01 537192                     /home/martin/Xilinx92i/bin/lin64/libPds_Pih.so
7f0158169000-7f015816d000 rw-p 00064000 08:01 537192                     /home/martin/Xilinx92i/bin/lin64/libPds_Pih.so
7f015816d000-7f0158203000 r-xp 00000000 08:01 537152                     /home/martin/Xilinx92i/bin/lin64/libXst_Logic.so
7f0158203000-7f0158302000 ---p 00096000 08:01 537152                     /home/martin/Xilinx92i/bin/lin64/libXst_Logic.so
7f0158302000-7f0158309000 rw-p 00095000 08:01 537152                     /home/martin/Xilinx92i/bin/lin64/libXst_Logic.so
7f0158309000-7f0158336000 r-xp 00000000 08:01 537274                     /home/martin/Xilinx92i/bin/lin64/libCoreu_Interface.so
7f0158336000-7f0158436000 ---p 0002d000 08:01 537274                     /home/martin/Xilinx92i/bin/lin64/libCoreu_Interface.so
7f0158436000-7f0158438000 rw-p 0002d000 08:01 537274                     /home/martin/Xilinx92i/bin/lin64/libCoreu_Interface.so
7f0158438000-7f015888d000 r-xp 00000000 08:01 537063                     /home/martin/Xilinx92i/bin/lin64/libHxVerilog.so
7f015888d000-7f015898d000 ---p 00455000 08:01 537063                     /home/martin/Xilinx92i/bin/lin64/libHxVerilog.so
7f015898d000-7f01589ae000 rw-p 00455000 08:01 537063                     /home/martin/Xilinx92i/bin/lin64/libHxVerilog.so
7f01589ae000-7f01589b2000 rw-p 00000000 00:00 0
7f01589b2000-7f0158faf000 r-xp 00000000 08:01 537062                     /home/martin/Xilinx92i/bin/lin64/libCs.so
7f0158faf000-7f01590af000 ---p 005fd000 08:01 537062                     /home/martin/Xilinx92i/bin/lin64/libCs.so
7f01590af000-7f01590e7000 rw-p 005fd000 08:01 537062                     /home/martin/Xilinx92i/bin/lin64/libCs.so
7f01590e7000-7f01590f4000 rw-p 00000000 00:00 0
7f01590f4000-7f015916d000 r-xp 00000000 08:01 537173                     /home/martin/Xilinx92i/bin/lin64/libDly_DelayCalculator.so
7f015916d000-7f015926c000 ---p 00079000 08:01 537173                     /home/martin/Xilinx92i/bin/lin64/libDly_DelayCalculator.so
7f015926c000-7f0159271000 rw-p 00078000 08:01 537173                     /home/martin/Xilinx92i/bin/lin64/libDly_DelayCalculator.so
7f0159271000-7f0159283000 r-xp 00000000 08:01 537391                     /home/martin/Xilinx92i/bin/lin64/libDly_Estimator.so
7f0159283000-7f0159382000 ---p 00012000 08:01 537391                     /home/martin/Xilinx92i/bin/lin64/libDly_Estimator.so
7f0159382000-7f0159383000 rw-p 00011000 08:01 537391                     /home/martin/Xilinx92i/bin/lin64/libDly_Estimator.so
7f0159383000-7f015939b000 r-xp 00000000 08:01 537358                     /home/martin/Xilinx92i/bin/lin64/libTw_DlyMed.so
7f015939b000-7f015949b000 ---p 00018000 08:01 537358                     /home/martin/Xilinx92i/bin/lin64/libTw_DlyMed.so
7f015949b000-7f015949c000 rw-p 00018000 08:01 537358                     /home/martin/Xilinx92i/bin/lin64/libTw_DlyMed.so
7f015949c000-7f015949e000 r-xp 00000000 08:01 537500                     /home/martin/Xilinx92i/bin/lin64/libTw_Util.so
7f015949e000-7f015959d000 ---p 00002000 08:01 537500                     /home/martin/Xilinx92i/bin/lin64/libTw_Util.so
7f015959d000-7f015959e000 rw-p 00001000 08:01 537500                     /home/martin/Xilinx92i/bin/lin64/libTw_Util.so
7f015959e000-7f01595b9000 r-xp 00000000 08:01 537337                     /home/martin/Xilinx92i/bin/lin64/libTw_Report.so
7f01595b9000-7f01596b9000 ---p 0001b000 08:01 537337                     /home/martin/Xilinx92i/bin/lin64/libTw_Report.so
7f01596b9000-7f01596bb000 rw-p 0001b000 08:01 537337                     /home/martin/Xilinx92i/bin/lin64/libTw_Report.so
7f01596bb000-7f01596d0000 r-xp 00000000 08:01 537380                     /home/martin/Xilinx92i/bin/lin64/libTw_GoalGraph.so
7f01596d0000-7f01597d0000 ---p 00015000 08:01 537380                     /home/martin/Xilinx92i/bin/lin64/libTw_GoalGraph.so
7f01597d0000-7f01597d1000 rw-p 00015000 08:01 537380                     /home/martin/Xilinx92i/bin/lin64/libTw_GoalGraph.so
7f01597d1000-7f01597ee000 r-xp 00000000 08:01 537327                     /home/martin/Xilinx92i/bin/lin64/libTw_DelayCache.so
7f01597ee000-7f01598ed000 ---p 0001d000 08:01 537327                     /home/martin/Xilinx92i/bin/lin64/libTw_DelayCache.so
7f01598ed000-7f01598ef000 rw-p 0001c000 08:01 537327                     /home/martin/Xilinx92i/bin/lin64/libTw_DelayCache.so
7f01598ef000-7f0159966000 r-xp 00000000 08:01 537174                     /home/martin/Xilinx92i/bin/lin64/libTw_BmPhysical.so
7f0159966000-7f0159a65000 ---p 00077000 08:01 537174                     /home/martin/Xilinx92i/bin/lin64/libTw_BmPhysical.so
7f0159a65000-7f0159a6a000 rw-p 00076000 08:01 537174                     /home/martin/Xilinx92i/bin/lin64/libTw_BmPhysical.so
7f0159a6a000-7f0159a85000 r-xp 00000000 08:01 537341                     /home/martin/Xilinx92i/bin/lin64/libTw_Bm.so
7f0159a85000-7f0159b84000 ---p 0001b000 08:01 537341                     /home/martin/Xilinx92i/bin/lin64/libTw_Bm.so
7f0159b84000-7f0159b86000 rw-p 0001a000 08:01 537341                     /home/martin/Xilinx92i/bin/lin64/libTw_Bm.so
7f0159b86000-7f0159d7e000 r-xp 00000000 08:01 537083                     /home/martin/Xilinx92i/bin/lin64/libTw.so
7f0159d7e000-7f0159e7d000 ---p 001f8000 08:01 537083                     /home/martin/Xilinx92i/bin/lin64/libTw.so
7f0159e7d000-7f0159e92000 rw-p 001f7000 08:01 537083                     /home/martin/Xilinx92i/bin/lin64/libTw.so
7f0159e92000-7f0159e9e000 r-xp 00000000 08:01 537430                     /home/martin/Xilinx92i/bin/lin64/libRf_HelperBase.so
7f0159e9e000-7f0159f9d000 ---p 0000c000 08:01 537430                     /home/martin/Xilinx92i/bin/lin64/libRf_HelperBase.so
7f0159f9d000-7f0159f9e000 rw-p 0000b000 08:01 537430                     /home/martin/Xilinx92i/bin/lin64/libRf_HelperBase.so
7f0159f9e000-7f015a0ea000 r-xp 00000000 08:01 537100                     /home/martin/Xilinx92i/bin/lin64/libRf_FacadeBase.so
7f015a0ea000-7f015a1e9000 ---p 0014c000 08:01 537100                     /home/martin/Xilinx92i/bin/lin64/libRf_FacadeBase.so
7f015a1e9000-7f015a1f0000 rw-p 0014b000 08:01 537100                     /home/martin/Xilinx92i/bin/lin64/libRf_FacadeBase.so
7f015a1f0000-7f015a27d000 rw-p 00000000 00:00 0
7f015a27d000-7f015a2dd000 r-xp 00000000 08:01 537196                     /home/martin/Xilinx92i/bin/lin64/libXCad_RMed.so
7f015a2dd000-7f015a3dc000 ---p 00060000 08:01 537196                     /home/martin/Xilinx92i/bin/lin64/libXCad_RMed.so
7f015a3dc000-7f015a3df000 rw-p 0005f000 08:01 537196                     /home/martin/Xilinx92i/bin/lin64/libXCad_RMed.so
7f015a3df000-7f015a3f9000 r-xp 00000000 08:01 537338                     /home/martin/Xilinx92i/bin/lin64/libXCad_Cad.so
7f015a3f9000-7f015a4f9000 ---p 0001a000 08:01 537338                     /home/martin/Xilinx92i/bin/lin64/libXCad_Cad.so
7f015a4f9000-7f015a4fc000 rw-p 0001a000 08:01 537338                     /home/martin/Xilinx92i/bin/lin64/libXCad_Cad.so
7f015a4fc000-7f015a516000 r-xp 00000000 08:01 537342                     /home/martin/Xilinx92i/bin/lin64/libPds_Exception.so
7f015a516000-7f015a615000 ---p 0001a000 08:01 537342                     /home/martin/Xilinx92i/bin/lin64/libPds_Exception.so
7f015a615000-7f015a617000 rw-p 00019000 08:01 537342                     /home/martin/Xilinx92i/bin/lin64/libPds_Exception.so
7f015a617000-7f015a642000 r-xp 00000000 08:01 537280                     /home/martin/Xilinx92i/bin/lin64/libPds_Pah.so
7f015a642000-7f015a741000 ---p 0002b000 08:01 537280                     /home/martin/Xilinx92i/bin/lin64/libPds_Pah.so
7f015a741000-7f015a743000 rw-p 0002a000 08:01 537280                     /home/martin/Xilinx92i/bin/lin64/libPds_Pah.so
7f015a743000-7f015a78d000 r-xp 00000000 08:01 537219                     /home/martin/Xilinx92i/bin/lin64/libPds_Pdl.so
7f015a78d000-7f015a88d000 ---p 0004a000 08:01 537219                     /home/martin/Xilinx92i/bin/lin64/libPds_Pdl.so
7f015a88d000-7f015a891000 rw-p 0004a000 08:01 537219                     /home/martin/Xilinx92i/bin/lin64/libPds_Pdl.so
7f015a891000-7f015a8eb000 r-xp 00000000 08:01 537202                     /home/martin/Xilinx92i/bin/lin64/libPds_Pdm.so
7f015a8eb000-7f015a9eb000 ---p 0005a000 08:01 537202                     /home/martin/Xilinx92i/bin/lin64/libPds_Pdm.so
7f015a9eb000-7f015a9ef000 rw-p 0005a000 08:01 537202                     /home/martin/Xilinx92i/bin/lin64/libPds_Pdm.so
7f015a9ef000-7f015aa29000 r-xp 00000000 08:01 537237                     /home/martin/Xilinx92i/bin/lin64/libPds_Tlm.so
7f015aa29000-7f015ab29000 ---p 0003a000 08:01 537237                     /home/martin/Xilinx92i/bin/lin64/libPds_Tlm.so
7f015ab29000-7f015ab2c000 rw-p 0003a000 08:01 537237                     /home/martin/Xilinx92i/bin/lin64/libPds_Tlm.so
7f015ab2c000-7f015ab52000 r-xp 00000000 08:01 537293                     /home/martin/Xilinx92i/bin/lin64/libPds_Tdm.so
7f015ab52000-7f015ac51000 ---p 00026000 08:01 537293                     /home/martin/Xilinx92i/bin/lin64/libPds_Tdm.so
7f015ac51000-7f015ac54000 rw-p 00025000 08:01 537293                     /home/martin/Xilinx92i/bin/lin64/libPds_Tdm.so
7f015ac54000-7f015ae48000 r-xp 00000000 08:01 537084                     /home/martin/Xilinx92i/bin/lin64/libPl_Place.so
7f015ae48000-7f015af47000 ---p 001f4000 08:01 537084                     /home/martin/Xilinx92i/bin/lin64/libPl_Place.so
7f015af47000-7f015af55000 rw-p 001f3000 08:01 537084                     /home/martin/Xilinx92i/bin/lin64/libPl_Place.so
7f015af55000-7f015af64000 r-xp 00000000 08:01 537410                     /home/martin/Xilinx92i/bin/lin64/libXdh_Doodle.so
7f015af64000-7f015b063000 ---p 0000f000 08:01 537410                     /home/martin/Xilinx92i/bin/lin64/libXdh_Doodle.so
7f015b063000-7f015b064000 rw-p 0000e000 08:01 537410                     /home/martin/Xilinx92i/bin/lin64/libXdh_Doodle.so
7f015b064000-7f015b075000 r-xp 00000000 08:01 537395                     /home/martin/Xilinx92i/bin/lin64/libNlw_UniEdif.so
7f015b075000-7f015b174000 ---p 00011000 08:01 537395                     /home/martin/Xilinx92i/bin/lin64/libNlw_UniEdif.so
7f015b174000-7f015b176000 rw-p 00010000 08:01 537395                     /home/martin/Xilinx92i/bin/lin64/libNlw_UniEdif.so
7f015b176000-7f015b177000 rw-p 00000000 00:00 0
7f015b177000-7f015b1b7000 r-xp 00000000 08:01 537229                     /home/martin/Xilinx92i/bin/lin64/libNlw_UniNl.so
7f015b1b7000-7f015b2b6000 ---p 00040000 08:01 537229                     /home/martin/Xilinx92i/bin/lin64/libNlw_UniNl.so
7f015b2b6000-7f015b2bb000 rw-p 0003f000 08:01 537229                     /home/martin/Xilinx92i/bin/lin64/libNlw_UniNl.so
7f015b2bb000-7f015b2bd000 rw-p 00000000 00:00 0
7f015b2bd000-7f015b2d0000 r-xp 00000000 08:01 537387                     /home/martin/Xilinx92i/bin/lin64/libXda_hiermgr.so
7f015b2d0000-7f015b3d0000 ---p 00013000 08:01 537387                     /home/martin/Xilinx92i/bin/lin64/libXda_hiermgr.so
7f015b3d0000-7f015b3d1000 rw-p 00013000 08:01 537387                     /home/martin/Xilinx92i/bin/lin64/libXda_hiermgr.so
7f015b3d1000-7f015b3f7000 r-xp 00000000 08:01 537298                     /home/martin/Xilinx92i/bin/lin64/libXdh_PropFilt.so
7f015b3f7000-7f015b4f6000 ---p 00026000 08:01 537298                     /home/martin/Xilinx92i/bin/lin64/libXdh_PropFilt.so
7f015b4f6000-7f015b4f8000 rw-p 00025000 08:01 537298                     /home/martin/Xilinx92i/bin/lin64/libXdh_PropFilt.so
7f015b4f8000-7f015b512000 rw-p 00000000 00:00 0
7f015b512000-7f015b51a000 r-xp 00000000 08:01 537450                     /home/martin/Xilinx92i/bin/lin64/libXdh_NgdUtil.so
7f015b51a000-7f015b61a000 ---p 00008000 08:01 537450                     /home/martin/Xilinx92i/bin/lin64/libXdh_NgdUtil.so
7f015b61a000-7f015b61b000 rw-p 00008000 08:01 537450                     /home/martin/Xilinx92i/bin/lin64/libXdh_NgdUtil.so
7f015b61b000-7f015b631000 r-xp 00000000 08:01 537372                     /home/martin/Xilinx92i/bin/lin64/libNb_Launcher.so
7f015b631000-7f015b731000 ---p 00016000 08:01 537372                     /home/martin/Xilinx92i/bin/lin64/libNb_Launcher.so
7f015b731000-7f015b732000 rw-p 00016000 08:01 537372                     /home/martin/Xilinx92i/bin/lin64/libNb_Launcher.so
7f015b732000-7f015b796000 rw-p 00000000 00:00 0
7f015b796000-7f015b87f000 r-xp 00000000 08:01 537117                     /home/martin/Xilinx92i/bin/lin64/libPackTasks.so
7f015b87f000-7f015b97f000 ---p 000e9000 08:01 537117                     /home/martin/Xilinx92i/bin/lin64/libPackTasks.so
7f015b97f000-7f015b987000 rw-p 000e9000 08:01 537117                     /home/martin/Xilinx92i/bin/lin64/libPackTasks.so
7f015b987000-7f015bb04000 r-xp 00000000 08:01 537097                     /home/martin/Xilinx92i/bin/lin64/libXdm.so
7f015bb04000-7f015bc04000 ---p 0017d000 08:01 537097                     /home/martin/Xilinx92i/bin/lin64/libXdm.so
7f015bc04000-7f015bc14000 rw-p 0017d000 08:01 537097                     /home/martin/Xilinx92i/bin/lin64/libXdm.so
7f015bc14000-7f015be25000 rw-p 00000000 00:00 0
7f015be25000-7f015be27000 r-xp 00000000 08:01 537498                     /home/martin/Xilinx92i/bin/lin64/libLdm_Util.so
7f015be27000-7f015bf27000 ---p 00002000 08:01 537498                     /home/martin/Xilinx92i/bin/lin64/libLdm_Util.so
7f015bf27000-7f015bf28000 rw-p 00002000 08:01 537498                     /home/martin/Xilinx92i/bin/lin64/libLdm_Util.so
7f015bf28000-7f015bf5c000 r-xp 00000000 08:01 537254                     /home/martin/Xilinx92i/bin/lin64/libLdm.so
7f015bf5c000-7f015c05c000 ---p 00034000 08:01 537254                     /home/martin/Xilinx92i/bin/lin64/libLdm.so
7f015c05c000-7f015c05f000 rw-p 00034000 08:01 537254                     /home/martin/Xilinx92i/bin/lin64/libLdm.so
7f015c05f000-7f015c08c000 r-xp 00000000 08:01 537276                     /home/martin/Xilinx92i/bin/lin64/libLdm_Type.so
7f015c08c000-7f015c18b000 ---p 0002d000 08:01 537276                     /home/martin/Xilinx92i/bin/lin64/libLdm_Type.so
7f015c18b000-7f015c18d000 rw-p 0002c000 08:01 537276                     /home/martin/Xilinx92i/bin/lin64/libLdm_Type.so
7f015c18d000-7f015c19f000 r-xp 00000000 08:01 537390                     /home/martin/Xilinx92i/bin/lin64/libPrjrep_Clientac.so
7f015c19f000-7f015c29e000 ---p 00012000 08:01 537390                     /home/martin/Xilinx92i/bin/lin64/libPrjrep_Clientac.so
7f015c29e000-7f015c2a0000 rw-p 00011000 08:01 537390                     /home/martin/Xilinx92i/bin/lin64/libPrjrep_Clientac.so
7f015c2a0000-7f015c2a2000 r-xp 00000000 08:01 537505                     /home/martin/Xilinx92i/bin/lin64/libCit_Core.so
7f015c2a2000-7f015c3a1000 ---p 00002000 08:01 537505                     /home/martin/Xilinx92i/bin/lin64/libCit_Core.so
7f015c3a1000-7f015c3a2000 rw-p 00001000 08:01 537505                     /home/martin/Xilinx92i/bin/lin64/libCit_Core.so
7f015c3a2000-7f015c3c9000 r-xp 00000000 08:01 537296                     /home/martin/Xilinx92i/bin/lin64/libAlgorithms.so
7f015c3c9000-7f015c4c8000 ---p 00027000 08:01 537296                     /home/martin/Xilinx92i/bin/lin64/libAlgorithms.so
7f015c4c8000-7f015c4ca000 rw-p 00026000 08:01 537296                     /home/martin/Xilinx92i/bin/lin64/libAlgorithms.so
7f015c4ca000-7f015c516000 r-xp 00000000 08:01 537215                     /home/martin/Xilinx92i/bin/lin64/libUtilities.so
7f015c516000-7f015c616000 ---p 0004c000 08:01 537215                     /home/martin/Xilinx92i/bin/lin64/libUtilities.so
7f015c616000-7f015c61a000 rw-p 0004c000 08:01 537215                     /home/martin/Xilinx92i/bin/lin64/libUtilities.so
7f015c61a000-7f015c676000 r-xp 00000000 08:01 537201                     /home/martin/Xilinx92i/bin/lin64/libPr_Logical.so
7f015c676000-7f015c775000 ---p 0005c000 08:01 537201                     /home/martin/Xilinx92i/bin/lin64/libPr_Logical.so
7f015c775000-7f015c779000 rw-p 0005b000 08:01 537201                     /home/martin/Xilinx92i/bin/lin64/libPr_Logical.so
7f015c779000-7f015c7de000 r-xp 00000000 08:01 537191                     /home/martin/Xilinx92i/bin/lin64/libPersonalityModule.so
7f015c7de000-7f015c8de000 ---p 00065000 08:01 537191                     /home/martin/Xilinx92i/bin/lin64/libPersonalityModule.so
7f015c8de000-7f015c8e1000 rw-p 00065000 08:01 537191                     /home/martin/Xilinx92i/bin/lin64/libPersonalityModule.so
7f015c8e1000-7f015c8e2000 rw-p 00000000 00:00 0
7f015c8e2000-7f015c903000 r-xp 00000000 08:01 537311                     /home/martin/Xilinx92i/bin/lin64/libDrm_Physlayout.so
7f015c903000-7f015ca03000 ---p 00021000 08:01 537311                     /home/martin/Xilinx92i/bin/lin64/libDrm_Physlayout.so
7f015ca03000-7f015ca05000 rw-p 00021000 08:01 537311                     /home/martin/Xilinx92i/bin/lin64/libDrm_Physlayout.so
7f015ca05000-7f015ca53000 r-xp 00000000 08:01 537211                     /home/martin/Xilinx92i/bin/lin64/libDrm_Cellmodel.so
7f015ca53000-7f015cb53000 ---p 0004e000 08:01 537211                     /home/martin/Xilinx92i/bin/lin64/libDrm_Cellmodel.so
7f015cb53000-7f015cb58000 rw-p 0004e000 08:01 537211                     /home/martin/Xilinx92i/bin/lin64/libDrm_Cellmodel.so
7f015cb58000-7f015cba4000 r-xp 00000000 08:01 537218                     /home/martin/Xilinx92i/bin/lin64/libHdp_DependencyDatabase.so
7f015cba4000-7f015cca4000 ---p 0004c000 08:01 537218                     /home/martin/Xilinx92i/bin/lin64/libHdp_DependencyDatabase.so
7f015cca4000-7f015cca6000 rw-p 0004c000 08:01 537218                     /home/martin/Xilinx92i/bin/lin64/libHdp_DependencyDatabase.so
7f015cca6000-7f015ce32000 r-xp 00000000 08:01 537093                     /home/martin/Xilinx92i/bin/lin64/libvhpparse.so
7f015ce32000-7f015cf31000 ---p 0018c000 08:01 537093                     /home/martin/Xilinx92i/bin/lin64/libvhpparse.so
7f015cf31000-7f015cf39000 rw-p 0018b000 08:01 537093                     /home/martin/Xilinx92i/bin/lin64/libvhpparse.so
7f015cf39000-7f015cf3b000 rw-p 00000000 00:00 0
7f015cf3b000-7f015d222000 r-xp 00000000 08:01 537072                     /home/martin/Xilinx92i/bin/lin64/libXst_Core.so
7f015d222000-7f015d321000 ---p 002e7000 08:01 537072                     /home/martin/Xilinx92i/bin/lin64/libXst_Core.so
7f015d321000-7f015d340000 rw-p 002e6000 08:01 537072                     /home/martin/Xilinx92i/bin/lin64/libXst_Core.so
7f015d340000-7f015d41f000 rw-p 00000000 00:00 0
7f015d41f000-7f015d5b2000 r-xp 00000000 08:01 537092                     /home/martin/Xilinx92i/bin/lin64/libXst_Globopt.so
7f015d5b2000-7f015d6b2000 ---p 00193000 08:01 537092                     /home/martin/Xilinx92i/bin/lin64/libXst_Globopt.so
7f015d6b2000-7f015d6c3000 rw-p 00193000 08:01 537092                     /home/martin/Xilinx92i/bin/lin64/libXst_Globopt.so
7f015d6c3000-7f015da41000 r-xp 00000000 08:01 537069                     /home/martin/Xilinx92i/bin/lin64/libXst_Macro.so
7f015da41000-7f015db41000 ---p 0037e000 08:01 537069                     /home/martin/Xilinx92i/bin/lin64/libXst_Macro.so
7f015db41000-7f015db7c000 rw-p 0037e000 08:01 537069                     /home/martin/Xilinx92i/bin/lin64/libXst_Macro.so
7f015db7c000-7f015db94000 r-xp 00000000 08:01 537351                     /home/martin/Xilinx92i/bin/lin64/libXst_Map.so
7f015db94000-7f015dc94000 ---p 00018000 08:01 537351                     /home/martin/Xilinx92i/bin/lin64/libXst_Map.so
7f015dc94000-7f015dc96000 rw-p 00018000 08:01 537351                     /home/martin/Xilinx92i/bin/lin64/libXst_Map.so
7f015dc96000-7f015dd14000 r-xp 00000000 08:01 537166                     /home/martin/Xilinx92i/bin/lin64/libXst_LogicOpt.so
7f015dd14000-7f015de13000 ---p 0007e000 08:01 537166                     /home/martin/Xilinx92i/bin/lin64/libXst_LogicOpt.so
7f015de13000-7f015de19000 rw-p 0007d000 08:01 537166                     /home/martin/Xilinx92i/bin/lin64/libXst_LogicOpt.so
7f015de19000-7f015dff7000 r-xp 00000000 08:01 537085                     /home/martin/Xilinx92i/bin/lin64/libXst_CoreData.so
7f015dff7000-7f015e0f7000 ---p 001de000 08:01 537085                     /home/martin/Xilinx92i/bin/lin64/libXst_CoreData.so
7f015e0f7000-7f015e113000 rw-p 001de000 08:01 537085                     /home/martin/Xilinx92i/bin/lin64/libXst_CoreData.so
7f015e113000-7f015e12f000 r-xp 00000000 08:01 537334                     /home/martin/Xilinx92i/bin/lin64/libXst_Bfun.so
7f015e12f000-7f015e22f000 ---p 0001c000 08:01 537334                     /home/martin/Xilinx92i/bin/lin64/libXst_Bfun.so
7f015e22f000-7f015e230000 rw-p 0001c000 08:01 537334                     /home/martin/Xilinx92i/bin/lin64/libXst_Bfun.so
7f015e230000-7f015e269000 r-xp 00000000 08:01 537243                     /home/martin/Xilinx92i/bin/lin64/libXst_Util.so
7f015e269000-7f015e368000 ---p 00039000 08:01 537243                     /home/martin/Xilinx92i/bin/lin64/libXst_Util.so
7f015e368000-7f015e36a000 rw-p 00038000 08:01 537243                     /home/martin/Xilinx92i/bin/lin64/libXst_Util.so
7f015e36a000-7f015e445000 r-xp 00000000 08:01 537122                     /home/martin/Xilinx92i/bin/lin64/libIdem_Bfun.so
7f015e445000-7f015e545000 ---p 000db000 08:01 537122                     /home/martin/Xilinx92i/bin/lin64/libIdem_Bfun.so
7f015e545000-7f015e54a000 rw-p 000db000 08:01 537122                     /home/martin/Xilinx92i/bin/lin64/libIdem_Bfun.so
7f015e54a000-7f015e54b000 rw-p 00000000 00:00 0
7f015e54b000-7f015e988000 r-xp 00000000 08:01 537064                     /home/martin/Xilinx92i/bin/lin64/libXst_Flow.so
7f015e988000-7f015ea87000 ---p 0043d000 08:01 537064                     /home/martin/Xilinx92i/bin/lin64/libXst_Flow.so
7f015ea87000-7f015eaa7000 rw-p 0043c000 08:01 537064                     /home/martin/Xilinx92i/bin/lin64/libXst_Flow.so
7f015eaa7000-7f015eaa8000 rw-p 00000000 00:00 0
7f015eaa8000-7f015eaac000 r-xp 00000000 08:01 537483                     /home/martin/Xilinx92i/bin/lin64/libScript_Interp.so
7f015eaac000-7f015ebab000 ---p 00004000 08:01 537483                     /home/martin/Xilinx92i/bin/lin64/libScript_Interp.so
7f015ebab000-7f015ebac000 rw-p 00003000 08:01 537483                     /home/martin/Xilinx92i/bin/lin64/libScript_Interp.so
7f015ebac000-7f015ebae000 r-xp 00000000 08:01 537497                     /home/martin/Xilinx92i/bin/lin64/libScript_TclUtil.so
7f015ebae000-7f015ecae000 ---p 00002000 08:01 537497                     /home/martin/Xilinx92i/bin/lin64/libScript_TclUtil.so
7f015ecae000-7f015ecaf000 rw-p 00002000 08:01 537497                     /home/martin/Xilinx92i/bin/lin64/libScript_TclUtil.so
7f015ecaf000-7f015eccf000 r-xp 00000000 08:01 537242                     /home/martin/Xilinx92i/bin/lin64/libxst.so
7f015eccf000-7f015edcf000 ---p 00020000 08:01 537242                     /home/martin/Xilinx92i/bin/lin64/libxst.so
7f015edcf000-7f015edea000 rw-p 00020000 08:01 537242                     /home/martin/Xilinx92i/bin/lin64/libxst.so
7f015edea000-7f015edef000 r-xp 00000000 08:01 537477                     /home/martin/Xilinx92i/bin/lin64/libGenXstTask.so
7f015edef000-7f015eeee000 ---p 00005000 08:01 537477                     /home/martin/Xilinx92i/bin/lin64/libGenXstTask.so
7f015eeee000-7f015eeef000 rw-p 00004000 08:01 537477                     /home/martin/Xilinx92i/bin/lin64/libGenXstTask.so
7f015eeef000-7f015f34b000 r--p 00000000 08:01 1058991                    /usr/lib/locale/locale-archive
7f015f34b000-7f015f34c000 ---p 00000000 00:00 0
7f015f34c000-7f015fb4c000 rw-p 00000000 00:00 0
7f015fb4c000-7f015fec1000 r-xp 00000000 08:01 537070                     /home/martin/Xilinx92i/bin/lin64/libxercesc.so
7f015fec1000-7f015ffc1000 ---p 00375000 08:01 537070                     /home/martin/Xilinx92i/bin/lin64/libxercesc.so
7f015ffc1000-7f015fffd000 rw-p 00375000 08:01 537070                     /home/martin/Xilinx92i/bin/lin64/libxercesc.so
7f015fffd000-7f0160035000 r-xp 00000000 08:01 537244                     /home/martin/Xilinx92i/bin/lin64/libUtilC_MessageDispatcher.so
7f0160035000-7f0160135000 ---p 00038000 08:01 537244                     /home/martin/Xilinx92i/bin/lin64/libUtilC_MessageDispatcher.so
7f0160135000-7f0160137000 rw-p 00038000 08:01 537244                     /home/martin/Xilinx92i/bin/lin64/libUtilC_MessageDispatcher.so
7f0160137000-7f01602f5000 r-xp 00000000 08:01 1315812                    /lib/x86_64-linux-gnu/libc-2.24.so
7f01602f5000-7f01604f4000 ---p 001be000 08:01 1315812                    /lib/x86_64-linux-gnu/libc-2.24.so
7f01604f4000-7f01604f8000 r--p 001bd000 08:01 1315812                    /lib/x86_64-linux-gnu/libc-2.24.so
7f01604f8000-7f01604fa000 rw-p 001c1000 08:01 1315812                    /lib/x86_64-linux-gnu/libc-2.24.so
7f01604fa000-7f01604fe000 rw-p 00000000 00:00 0
7f01604fe000-7f0160514000 r-xp 00000000 08:01 1316124                    /lib/x86_64-linux-gnu/libgcc_s.so.1
7f0160514000-7f0160713000 ---p 00016000 08:01 1316124                    /lib/x86_64-linux-gnu/libgcc_s.so.1
7f0160713000-7f0160714000 r--p 00015000 08:01 1316124                    /lib/x86_64-linux-gnu/libgcc_s.so.1
7f0160714000-7f0160715000 rw-p 00016000 08:01 1316124                    /lib/x86_64-linux-gnu/libgcc_s.so.1
7f0160715000-7f016081d000 r-xp 00000000 08:01 1316023                    /lib/x86_64-linux-gnu/libm-2.24.so
7f016081d000-7f0160a1c000 ---p 00108000 08:01 1316023                    /lib/x86_64-linux-gnu/libm-2.24.so
7f0160a1c000-7f0160a1d000 r--p 00107000 08:01 1316023                    /lib/x86_64-linux-gnu/libm-2.24.so
7f0160a1d000-7f0160a1e000 rw-p 00108000 08:01 1316023                    /lib/x86_64-linux-gnu/libm-2.24.so
7f0160a1e000-7f0160ae0000 r-xp 00000000 08:01 1061386                    /usr/lib/x86_64-linux-gnu/libstdc++.so.5.0.7
7f0160ae0000-7f0160ce0000 ---p 000c2000 08:01 1061386                    /usr/lib/x86_64-linux-gnu/libstdc++.so.5.0.7
7f0160ce0000-7f0160ce8000 rw-p 000c2000 08:01 1061386                    /usr/lib/x86_64-linux-gnu/libstdc++.so.5.0.7
7f0160ce8000-7f0160cfa000 rw-p 00000000 00:00 0
7f0160cfa000-7f0160d12000 r-xp 00000000 08:01 1316147                    /lib/x86_64-linux-gnu/libpthread-2.24.so
7f0160d12000-7f0160f12000 ---p 00018000 08:01 1316147                    /lib/x86_64-linux-gnu/libpthread-2.24.so
7f0160f12000-7f0160f13000 r--p 00018000 08:01 1316147                    /lib/x86_64-linux-gnu/libpthread-2.24.so
7f0160f13000-7f0160f14000 rw-p 00019000 08:01 1316147                    /lib/x86_64-linux-gnu/libpthread-2.24.so
7f0160f14000-7f0160f18000 rw-p 00000000 00:00 0
7f0160f18000-7f0160f1b000 r-xp 00000000 08:01 1316002                    /lib/x86_64-linux-gnu/libdl-2.24.so
7f0160f1b000-7f016111a000 ---p 00003000 08:01 1316002                    /lib/x86_64-linux-gnu/libdl-2.24.so
7f016111a000-7f016111b000 r--p 00002000 08:01 1316002                    /lib/x86_64-linux-gnu/libdl-2.24.so
7f016111b000-7f016111c000 rw-p 00003000 08:01 1316002                    /lib/x86_64-linux-gnu/libdl-2.24.so
7f016111c000-7f01611fa000 r-xp 00000000 08:01 537119                     /home/martin/Xilinx92i/bin/lin64/libSTL.so
7f01611fa000-7f01612f9000 ---p 000de000 08:01 537119                     /home/martin/Xilinx92i/bin/lin64/libSTL.so
7f01612f9000-7f0161301000 rw-p 000dd000 08:01 537119                     /home/martin/Xilinx92i/bin/lin64/libSTL.so
7f0161301000-7f0161302000 rw-p 00000000 00:00 0
7f0161302000-7f016130d000 r-xp 00000000 08:01 537432                     /home/martin/Xilinx92i/bin/lin64/libMiniZip.so
7f016130d000-7f016140c000 ---p 0000b000 08:01 537432                     /home/martin/Xilinx92i/bin/lin64/libMiniZip.so
7f016140c000-7f016140d000 rw-p 0000a000 08:01 537432                     /home/martin/Xilinx92i/bin/lin64/libMiniZip.so
7f016140d000-7f0161422000 r-xp 00000000 08:01 537384                     /home/martin/Xilinx92i/bin/lin64/libZlib.so
7f0161422000-7f0161521000 ---p 00015000 08:01 537384                     /home/martin/Xilinx92i/bin/lin64/libZlib.so
7f0161521000-7f0161522000 rw-p 00014000 08:01 537384                     /home/martin/Xilinx92i/bin/lin64/libZlib.so
7f0161522000-7f0161573000 r-xp 00000000 08:01 537210                     /home/martin/Xilinx92i/bin/lin64/libTUtilities.so
7f0161573000-7f0161673000 ---p 00051000 08:01 537210                     /home/martin/Xilinx92i/bin/lin64/libTUtilities.so
7f0161673000-7f0161676000 rw-p 00051000 08:01 537210                     /home/martin/Xilinx92i/bin/lin64/libTUtilities.so
7f0161676000-7f0161677000 r-xp 00000000 08:01 537506                     /home/martin/Xilinx92i/bin/lin64/libTcl_Tcl.so
7f0161677000-7f0161776000 ---p 00001000 08:01 537506                     /home/martin/Xilinx92i/bin/lin64/libTcl_Tcl.so
7f0161776000-7f0161777000 rw-p 00000000 08:01 537506                     /home/martin/Xilinx92i/bin/lin64/libTcl_Tcl.so
7f0161777000-7f0161781000 r-xp 00000000 08:01 537438                     /home/martin/Xilinx92i/bin/lin64/libThread.so
7f0161781000-7f0161881000 ---p 0000a000 08:01 537438                     /home/martin/Xilinx92i/bin/lin64/libThread.so
7f0161881000-7f0161882000 rw-p 0000a000 08:01 537438                     /home/martin/Xilinx92i/bin/lin64/libThread.so
7f0161882000-7f0161885000 rw-p 00000000 00:00 0
7f0161885000-7f0161939000 r-xp 00000000 08:01 537134                     /home/martin/Xilinx92i/bin/lin64/libtcl8.4.so
7f0161939000-7f0161a38000 ---p 000b4000 08:01 537134                     /home/martin/Xilinx92i/bin/lin64/libtcl8.4.so
7f0161a38000-7f0161a47000 rw-p 000b3000 08:01 537134                     /home/martin/Xilinx92i/bin/lin64/libtcl8.4.so
7f0161a47000-7f0161a48000 rw-p 00000000 00:00 0
7f0161a48000-7f0161b3a000 r-xp 00000000 08:01 537115                     /home/martin/Xilinx92i/bin/lin64/libPortability.so
7f0161b3a000-7f0161c39000 ---p 000f2000 08:01 537115                     /home/martin/Xilinx92i/bin/lin64/libPortability.so
7f0161c39000-7f0161c3f000 rw-p 000f1000 08:01 537115                     /home/martin/Xilinx92i/bin/lin64/libPortability.so
7f0161c3f000-7f0161c40000 rw-p 00000000 00:00 0
7f0161c40000-7f0161c66000 r-xp 00000000 08:01 1315808                    /lib/x86_64-linux-gnu/ld-2.24.so
7f0161c75000-7f0161d06000 rw-p 00000000 00:00 0
7f0161d20000-7f0161d23000 rw-p 00000000 00:00 0
7f0161d23000-7f0161d5f000 r-xp 00000000 08:01 537233                     /home/martin/Xilinx92i/bin/lin64/libXilinxPkg.so
7f0161d5f000-7f0161e5f000 ---p 0003c000 08:01 537233                     /home/martin/Xilinx92i/bin/lin64/libXilinxPkg.so
7f0161e5f000-7f0161e62000 rw-p 0003c000 08:01 537233                     /home/martin/Xilinx92i/bin/lin64/libXilinxPkg.so
7f0161e62000-7f0161e65000 rw-p 00000000 00:00 0
7f0161e65000-7f0161e66000 r--p 00025000 08:01 1315808                    /lib/x86_64-linux-gnu/ld-2.24.so
7f0161e66000-7f0161e67000 rw-p 00026000 08:01 1315808                    /lib/x86_64-linux-gnu/ld-2.24.so
7f0161e67000-7f0161e68000 rw-p 00000000 00:00 0
7fffb22a5000-7fffb22c9000 rw-p 00000000 00:00 0                          [stack]
7fffb2334000-7fffb2336000 r--p 00000000 00:00 0                          [vvar]
7fffb2336000-7fffb2338000 r-xp 00000000 00:00 0                          [vdso]
ffffffffff600000-ffffffffff601000 r-xp 00000000 00:00 0                  [vsyscall]
./auto-ise/build.sh: line 13:  5209 Aborted                 (core dumped) xst -ifn "src/$XST_SCRIPT_FILE" -ofn build/synthesis.syr
Release 9.2i - ngdbuild J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd build/ngdbuild_temp -nt timestamp -uc src/build.ucf
-p XC3S500E-FG320-4 build/synthesized.ngc build/synthesized.ngd

Reading NGO file "/home/martin/auto-ise/build/synthesized.ngc" ...

Applying constraints in "src/build.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive 'ramTestController1/m0/read_strobe_flop'
   has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "build/synthesized.ngd" ...

Writing NGDBUILD log file "build/synthesized.bld"...

NGDBUILD done.
Release 9.2i - Map J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "3s500efg320-4".
Mapping design into LUTs...
Writing file build/mapped.ngm...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
Writing design file "build/mapped.ncd"...

Design Summary:
Number of errors:      0
Number of warnings:    3
Logic Utilization:
  Number of Slice Flip Flops:         387 out of   9,312    4%
  Number of 4 input LUTs:             340 out of   9,312    3%
Logic Distribution:
  Number of occupied Slices:                          347 out of   4,656    7%
    Number of Slices containing only related logic:     347 out of     347  100%
    Number of Slices containing unrelated logic:          0 out of     347    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:            458 out of   9,312    4%
  Number used as logic:                340
  Number used as a route-thru:          49
  Number used for Dual Port RAMs:       16
    (Two LUTs used per Dual Port RAM)
  Number used for 32x1 RAMs:            52
    (Two LUTs used per 32x1 RAM)
  Number used as Shift registers:        1
  Number of bonded IOBs:               52 out of     232   22%
  Number of IDDR2s used:               16
    Number of DDR_ALIGNMENT = NONE     16
  Number of ODDR2s used:               22
    Number of DDR_ALIGNMENT = NONE     22
  Number of Block RAMs:                1 out of      20    5%
  Number of GCLKs:                     6 out of      24   25%
  Number of DCMs:                      2 out of       4   50%

Total equivalent gate count for design:  93,870
Additional JTAG gate count for IOBs:  2,496
Peak Memory Usage:  392 MB
Total REAL time to MAP completion:  4 secs
Total CPU time to MAP completion:   4 secs

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "build/mapped.mrp" for details.
Release 9.2i - par J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: build/mapped.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment /home/martin/Xilinx92i.
   "RamTest" is an NCD, version 3.1, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.26 2007-04-13".


Design Summary Report:

 Number of External IOBs                          52 out of 232    22%

   Number of External Input IOBs                  2

      Number of External Input IBUFs              2
        Number of LOCed External Input IBUFs      2 out of 2     100%


   Number of External Output IOBs                34

      Number of External Output IOBs             34
        Number of LOCed External Output IOBs     34 out of 34    100%


   Number of External Bidir IOBs                 16

      Number of External Bidir IOBs              16
        Number of LOCed External Bidir IOBs      16 out of 16    100%


   Number of BUFGMUXs                        6 out of 24     25%
   Number of DCMs                            2 out of 4      50%
   Number of RAMB16s                         1 out of 20      5%
   Number of Slices                        347 out of 4656    7%
      Number of SLICEMs                     35 out of 2328    1%



Overall effort level (-ol):   High
Placer effort level (-pl):    High
Placer cost table entry (-t): 1
Router effort level (-rl):    High

Starting initial Timing Analysis.  REAL time: 2 secs
ERROR:Par:228 - At least one timing constraint is impossible to meet because component delays alone exceed the
   constraint.  A physical timing constraint summary follows. This summary will show a MINIMUM net delay for the paths.
   The "Actual" delays listed in this summary are the UNROUTED delays with a 100 ps timing budget for each route, NOT
   the achieved timing.  Any constraint in the summary showing a failure ("*" in the first column) has a constraint that
   is too tight.  These constraints must be relaxed before PAR can continue.
     Please use the Timing Analyzer (GUI) or TRCE (command line) with the Mapped NCD and PCF files to identify the
   problem paths.  For more information about the Timing Analyzer, consult the Xilinx Timing Analyzer Reference manual;
   for more information on TRCE, consult the Xilinx Development System Reference Guide "TRACE" chapter.

INFO:Timing:3284 - This timing report was generated using estimated delay
   information.  For accurate numbers, please refer to the post Place and Route
   timing report.
Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing
                                            |         |    Slack   | Achievable | Errors |    Score
------------------------------------------------------------------------------------------------------
* PERIOD analysis for net "clk_reset1/clk10 | SETUP   |    -1.501ns|    11.501ns|       1|        1501
  0_0" derived from  NET "clk_reset1/clk50_ | HOLD    |     0.439ns|            |       0|           0
  in" PERIOD = 20 ns HIGH 40%               |         |            |            |        |
------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "clk_reset1/clk10 | SETUP   |     1.125ns|     1.375ns|       0|           0
  0_90" derived from  NET "clk_reset1/clk50 | HOLD    |     3.353ns|            |       0|           0
  _in" PERIOD = 20 ns HIGH 40%              |         |            |            |        |
------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "clk_reset1/clk10 | SETUP   |     3.625ns|     1.375ns|       0|           0
  0_180" derived from  NET "clk_reset1/clk5 | HOLD    |     0.599ns|            |       0|           0
  0_in" PERIOD = 20 ns HIGH 40%             |         |            |            |        |
------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "clk_reset1/clk10 | SETUP   |     6.159ns|     1.341ns|       0|           0
  0_270" derived from  NET "clk_reset1/clk5 | HOLD    |     8.325ns|            |       0|           0
  0_in" PERIOD = 20 ns HIGH 40%             |         |            |            |        |
------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "clk_reset1/clk50 | SETUP   |    14.865ns|     5.135ns|       0|           0
  _out" derived from  NET "clk_reset1/clk50 | HOLD    |     1.089ns|            |       0|           0
  _in" PERIOD = 20 ns HIGH 40%              |         |            |            |        |
------------------------------------------------------------------------------------------------------
  NET "clk_reset1/clk50_in" PERIOD = 20 ns  | N/A     |         N/A|         N/A|     N/A|         N/A
  HIGH 40%                                  |         |            |            |        |
------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "clk_reset1/clk10 | N/A     |         N/A|         N/A|     N/A|         N/A
  0_out" derived from  NET "clk_reset1/clk5 |         |            |            |        |
  0_in" PERIOD = 20 ns HIGH 40%             |         |            |            |        |
------------------------------------------------------------------------------------------------------


1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.



Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|              clock* |        Global| No   |  242 |  0.000     |             |
+---------------------+--------------+------+------+------------+-------------+
|     clk_reset1/clk* |        Global| No   |   14 |  0.000     |             |
+---------------------+--------------+------+------+------------+-------------+
|           clock270* |        Global| No   |   18 |  0.000     |             |
+---------------------+--------------+------+------+------------+-------------+
|            clock90* |        Global| No   |   18 |  0.000     |             |
+---------------------+--------------+------+------+------------+-------------+
|           clock180* |        Global| No   |   36 |  0.000     |             |
+---------------------+--------------+------+------+------------+-------------+
* Some of the Clock networks are NOT completely routed

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 1501

WARNING:Par:62 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

      Review the timing report using Timing Analyzer (In ISE select "Post-Place &
      Route Static Timing Report").  Go to the failing constraint(s) and select
      the "Timing Improvement Wizard" link for suggestions to correct each problem.

   Rerun Map with "-timing" (ISE process "Perform Timing -Driven
   Packing and Placement"

   Run Multi-Pass Place and Route in PAR using at least 5 "PAR Iterations"
   (ISE process "Multi Pass Place & Route").

   Use the Xilinx "xplorer" script to try special combinations of
   options known to produce very good results.
   See http://www.xilinx.com/ise/implementation/Xplorer.htm for details.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Generating Pad Report.

756 signals are not completely routed.

WARNING:Par:100 - Design is not completely routed.

Total REAL time to PAR completion: 3 secs
Total CPU time to PAR completion: 3 secs

Peak Memory Usage:  276 MB

Placement: Completed - errors found.
Routing: Completed - errors found.
Timing: Completed - 1 errors found.

Number of error messages: 1
Number of warning messages: 3
Number of info messages: 0

Writing design to file build/routed.ncd



PAR done!
Release 9.2i - Bitgen J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '3s500e.nph' in environment
/home/martin/Xilinx92i.
   "RamTest" is an NCD, version 3.1, device xc3s500e, package fg320, speed -4
Opened constraints file build/mapped.pcf.

Sun Oct 28 14:29:25 2018

Running DRC.
ERROR:PhysDesignRules:794 - Component ramTestController1/m0/store_data<2> is not
   placed.
ERROR:PhysDesignRules:794 - Component ramTestController1/m0/memory_bit_2/F5.S1
   is not placed.
ERROR:PhysDesignRules:794 - Component ramTestController1/m0/store_data<3> is not
   placed.
ERROR:PhysDesignRules:794 - Component ramTestController1/m0/memory_bit_3/F5.S1
   is not placed.
ERROR:PhysDesignRules:794 - Component ramTestController1/m0/store_data<4> is not
   placed.
ERROR:PhysDesignRules:794 - Component ramTestController1/m0/memory_bit_4/F5.S1
   is not placed.
ERROR:PhysDesignRules:794 - Component ramTestController1/m0/store_data<5> is not
   placed.
ERROR:PhysDesignRules:794 - Component ramTestController1/m0/memory_bit_5/F5.S1
   is not placed.
ERROR:PhysDesignRules:794 - Component ramTestController1/m0/store_data<6> is not
   placed.
ERROR:PhysDesignRules:794 - Component ramTestController1/m0/memory_bit_6/F5.S1
   is not placed.
ERROR:PhysDesignRules:794 - Component ramTestController1/m0/store_data<7> is not
   placed.
ERROR:PhysDesignRules:794 - Component ramTestController1/m0/memory_bit_7/F5.S1
   is not placed.
ERROR:PhysDesignRules:794 - Component ramTestController1/m0/store_data<0> is not
   placed.
ERROR:PhysDesignRules:794 - Component ramTestController1/m0/memory_bit_0/F5.S1
   is not placed.
ERROR:PhysDesignRules:794 - Component ramTestController1/m0/stack_pop_data<0> is
   not placed.
ERROR:PhysDesignRules:794 - Component ramTestController1/m0/stack_pop_data<8> is
   not placed.
ERROR:PhysDesignRules:794 - Component ramTestController1/m0/stack_pop_data<1> is
   not placed.
ERROR:PhysDesignRules:794 - Component ramTestController1/m0/stack_pop_data<9> is
   not placed.
ERROR:PhysDesignRules:794 - Component ramTestController1/m0/store_data<1> is not
   placed.
ERROR:PhysDesignRules:794 - Component ramTestController1/m0/stack_pop_data<2> is
   not placed.
ERROR:PhysDesignRules:794 - Component ramTestController1/m0/memory_bit_1/F5.S1
   is not placed.
ERROR:PhysDesignRules:794 - Component ramTestController1/m0/stack_pop_data<3> is
   not placed.
ERROR:PhysDesignRules:794 - Component ramTestController1/m0/stack_pop_data<4> is
   not placed.
ERROR:PhysDesignRules:794 - Component ramTestController1/m0/stack_pop_data<5> is
   not placed.
ERROR:PhysDesignRules:794 - Component ramTestController1/m0/stack_pop_data<6> is
   not placed.
ERROR:PhysDesignRules:794 - Component ramTestController1/m0/stack_pop_data<7> is
   not placed.
ERROR:PhysDesignRules:794 - Component ramTestController1/m0/inc_pc_vector<0> is
   not placed.
ERROR:PhysDesignRules:794 - Component ramTestController1/m0/inc_pc_vector<2> is
   not placed.
ERROR:PhysDesignRules:794 - Component ramTestController1/m0/inc_pc_vector<4> is
   not placed.
ERROR:PhysDesignRules:794 - Component ramTestController1/m0/inc_pc_vector<6> is
   not placed.
ERROR:PhysDesignRules - <378> unplaced comp messages were not reported.
ERROR:Bitgen:25 - DRC detected 408 errors and 0 warnings.
martin: ~/git-repos/esdk2/resource/ramtest >
