.TH "RCC_APB1_Clock_Sleep_Enable_Disable" 3 "Version 1.0.0" "Radar" \" -*- nroff -*-
.ad l
.nh
.SH NAME
RCC_APB1_Clock_Sleep_Enable_Disable \- APB1 Peripheral Clock Sleep Enable Disable
.PP
 \- Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode\&.  

.SH SYNOPSIS
.br
.PP
.SS "Macros"

.in +1c
.ti -1c
.RI "#define \fB__HAL_RCC_TIM3_CLK_SLEEP_ENABLE\fP()   \fBSET_BIT\fP(\fBRCC\fP\->APBSMENR1, \fBRCC_APBSMENR1_TIM3SMEN\fP)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_TIM6_CLK_SLEEP_ENABLE\fP()   \fBSET_BIT\fP(\fBRCC\fP\->APBSMENR1, RCC_APBSMENR1_TIM6SMEN)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_TIM7_CLK_SLEEP_ENABLE\fP()   \fBSET_BIT\fP(\fBRCC\fP\->APBSMENR1, RCC_APBSMENR1_TIM7SMEN)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_RTCAPB_CLK_SLEEP_ENABLE\fP()   \fBSET_BIT\fP(\fBRCC\fP\->APBSMENR1, \fBRCC_APBSMENR1_RTCAPBSMEN\fP)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_WWDG_CLK_SLEEP_ENABLE\fP()   \fBSET_BIT\fP(\fBRCC\fP\->APBSMENR1, \fBRCC_APBSMENR1_WWDGSMEN\fP)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_SPI2_CLK_SLEEP_ENABLE\fP()   \fBSET_BIT\fP(\fBRCC\fP\->APBSMENR1, \fBRCC_APBSMENR1_SPI2SMEN\fP)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_USART2_CLK_SLEEP_ENABLE\fP()   \fBSET_BIT\fP(\fBRCC\fP\->APBSMENR1, \fBRCC_APBSMENR1_USART2SMEN\fP)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_USART3_CLK_SLEEP_ENABLE\fP()   \fBSET_BIT\fP(\fBRCC\fP\->APBSMENR1, RCC_APBSMENR1_USART3SMEN)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_USART4_CLK_SLEEP_ENABLE\fP()   \fBSET_BIT\fP(\fBRCC\fP\->APBSMENR1, RCC_APBSMENR1_USART4SMEN)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_I2C1_CLK_SLEEP_ENABLE\fP()   \fBSET_BIT\fP(\fBRCC\fP\->APBSMENR1, \fBRCC_APBSMENR1_I2C1SMEN\fP)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_I2C2_CLK_SLEEP_ENABLE\fP()   \fBSET_BIT\fP(\fBRCC\fP\->APBSMENR1, \fBRCC_APBSMENR1_I2C2SMEN\fP)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_DBGMCU_CLK_SLEEP_ENABLE\fP()   \fBSET_BIT\fP(\fBRCC\fP\->APBSMENR1, \fBRCC_APBSMENR1_DBGSMEN\fP)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_PWR_CLK_SLEEP_ENABLE\fP()   \fBSET_BIT\fP(\fBRCC\fP\->APBSMENR1, \fBRCC_APBSMENR1_PWRSMEN\fP)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_TIM3_CLK_SLEEP_DISABLE\fP()   \fBCLEAR_BIT\fP(\fBRCC\fP\->APBSMENR1, \fBRCC_APBSMENR1_TIM3SMEN\fP)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_TIM6_CLK_SLEEP_DISABLE\fP()   \fBCLEAR_BIT\fP(\fBRCC\fP\->APBSMENR1, RCC_APBSMENR1_TIM6SMEN)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_TIM7_CLK_SLEEP_DISABLE\fP()   \fBCLEAR_BIT\fP(\fBRCC\fP\->APBSMENR1, RCC_APBSMENR1_TIM7SMEN)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_RTCAPB_CLK_SLEEP_DISABLE\fP()   \fBCLEAR_BIT\fP(\fBRCC\fP\->APBSMENR1, \fBRCC_APBSMENR1_RTCAPBSMEN\fP)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_WWDG_CLK_SLEEP_DISABLE\fP()   \fBCLEAR_BIT\fP(\fBRCC\fP\->APBSMENR1, \fBRCC_APBSMENR1_WWDGSMEN\fP)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_SPI2_CLK_SLEEP_DISABLE\fP()   \fBCLEAR_BIT\fP(\fBRCC\fP\->APBSMENR1, \fBRCC_APBSMENR1_SPI2SMEN\fP)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_USART2_CLK_SLEEP_DISABLE\fP()   \fBCLEAR_BIT\fP(\fBRCC\fP\->APBSMENR1, \fBRCC_APBSMENR1_USART2SMEN\fP)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_USART3_CLK_SLEEP_DISABLE\fP()   \fBCLEAR_BIT\fP(\fBRCC\fP\->APBSMENR1, RCC_APBSMENR1_USART3SMEN)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_USART4_CLK_SLEEP_DISABLE\fP()   \fBCLEAR_BIT\fP(\fBRCC\fP\->APBSMENR1, RCC_APBSMENR1_USART4SMEN)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_I2C1_CLK_SLEEP_DISABLE\fP()   \fBCLEAR_BIT\fP(\fBRCC\fP\->APBSMENR1, \fBRCC_APBSMENR1_I2C1SMEN\fP)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_I2C2_CLK_SLEEP_DISABLE\fP()   \fBCLEAR_BIT\fP(\fBRCC\fP\->APBSMENR1, \fBRCC_APBSMENR1_I2C2SMEN\fP)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_DBGMCU_CLK_SLEEP_DISABLE\fP()   \fBCLEAR_BIT\fP(\fBRCC\fP\->APBSMENR1, \fBRCC_APBSMENR1_DBGSMEN\fP)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_PWR_CLK_SLEEP_DISABLE\fP()   \fBCLEAR_BIT\fP(\fBRCC\fP\->APBSMENR1, \fBRCC_APBSMENR1_PWRSMEN\fP)"
.br
.in -1c
.SH "Detailed Description"
.PP 
Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode\&. 


.PP
\fBNote\fP
.RS 4
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption\&. 
.PP
After wakeup from SLEEP mode, the peripheral clock is enabled again\&. 
.PP
By default, all peripheral clocks are enabled during SLEEP mode\&. 
.RE
.PP

.SH "Macro Definition Documentation"
.PP 
.SS "#define __HAL_RCC_DBGMCU_CLK_SLEEP_DISABLE()   \fBCLEAR_BIT\fP(\fBRCC\fP\->APBSMENR1, \fBRCC_APBSMENR1_DBGSMEN\fP)"

.SS "#define __HAL_RCC_DBGMCU_CLK_SLEEP_ENABLE()   \fBSET_BIT\fP(\fBRCC\fP\->APBSMENR1, \fBRCC_APBSMENR1_DBGSMEN\fP)"

.SS "#define __HAL_RCC_I2C1_CLK_SLEEP_DISABLE()   \fBCLEAR_BIT\fP(\fBRCC\fP\->APBSMENR1, \fBRCC_APBSMENR1_I2C1SMEN\fP)"

.SS "#define __HAL_RCC_I2C1_CLK_SLEEP_ENABLE()   \fBSET_BIT\fP(\fBRCC\fP\->APBSMENR1, \fBRCC_APBSMENR1_I2C1SMEN\fP)"

.SS "#define __HAL_RCC_I2C2_CLK_SLEEP_DISABLE()   \fBCLEAR_BIT\fP(\fBRCC\fP\->APBSMENR1, \fBRCC_APBSMENR1_I2C2SMEN\fP)"

.SS "#define __HAL_RCC_I2C2_CLK_SLEEP_ENABLE()   \fBSET_BIT\fP(\fBRCC\fP\->APBSMENR1, \fBRCC_APBSMENR1_I2C2SMEN\fP)"

.SS "#define __HAL_RCC_PWR_CLK_SLEEP_DISABLE()   \fBCLEAR_BIT\fP(\fBRCC\fP\->APBSMENR1, \fBRCC_APBSMENR1_PWRSMEN\fP)"

.SS "#define __HAL_RCC_PWR_CLK_SLEEP_ENABLE()   \fBSET_BIT\fP(\fBRCC\fP\->APBSMENR1, \fBRCC_APBSMENR1_PWRSMEN\fP)"

.SS "#define __HAL_RCC_RTCAPB_CLK_SLEEP_DISABLE()   \fBCLEAR_BIT\fP(\fBRCC\fP\->APBSMENR1, \fBRCC_APBSMENR1_RTCAPBSMEN\fP)"

.SS "#define __HAL_RCC_RTCAPB_CLK_SLEEP_ENABLE()   \fBSET_BIT\fP(\fBRCC\fP\->APBSMENR1, \fBRCC_APBSMENR1_RTCAPBSMEN\fP)"

.SS "#define __HAL_RCC_SPI2_CLK_SLEEP_DISABLE()   \fBCLEAR_BIT\fP(\fBRCC\fP\->APBSMENR1, \fBRCC_APBSMENR1_SPI2SMEN\fP)"

.SS "#define __HAL_RCC_SPI2_CLK_SLEEP_ENABLE()   \fBSET_BIT\fP(\fBRCC\fP\->APBSMENR1, \fBRCC_APBSMENR1_SPI2SMEN\fP)"

.SS "#define __HAL_RCC_TIM3_CLK_SLEEP_DISABLE()   \fBCLEAR_BIT\fP(\fBRCC\fP\->APBSMENR1, \fBRCC_APBSMENR1_TIM3SMEN\fP)"

.SS "#define __HAL_RCC_TIM3_CLK_SLEEP_ENABLE()   \fBSET_BIT\fP(\fBRCC\fP\->APBSMENR1, \fBRCC_APBSMENR1_TIM3SMEN\fP)"

.SS "#define __HAL_RCC_TIM6_CLK_SLEEP_DISABLE()   \fBCLEAR_BIT\fP(\fBRCC\fP\->APBSMENR1, RCC_APBSMENR1_TIM6SMEN)"

.SS "#define __HAL_RCC_TIM6_CLK_SLEEP_ENABLE()   \fBSET_BIT\fP(\fBRCC\fP\->APBSMENR1, RCC_APBSMENR1_TIM6SMEN)"

.SS "#define __HAL_RCC_TIM7_CLK_SLEEP_DISABLE()   \fBCLEAR_BIT\fP(\fBRCC\fP\->APBSMENR1, RCC_APBSMENR1_TIM7SMEN)"

.SS "#define __HAL_RCC_TIM7_CLK_SLEEP_ENABLE()   \fBSET_BIT\fP(\fBRCC\fP\->APBSMENR1, RCC_APBSMENR1_TIM7SMEN)"

.SS "#define __HAL_RCC_USART2_CLK_SLEEP_DISABLE()   \fBCLEAR_BIT\fP(\fBRCC\fP\->APBSMENR1, \fBRCC_APBSMENR1_USART2SMEN\fP)"

.SS "#define __HAL_RCC_USART2_CLK_SLEEP_ENABLE()   \fBSET_BIT\fP(\fBRCC\fP\->APBSMENR1, \fBRCC_APBSMENR1_USART2SMEN\fP)"

.SS "#define __HAL_RCC_USART3_CLK_SLEEP_DISABLE()   \fBCLEAR_BIT\fP(\fBRCC\fP\->APBSMENR1, RCC_APBSMENR1_USART3SMEN)"

.SS "#define __HAL_RCC_USART3_CLK_SLEEP_ENABLE()   \fBSET_BIT\fP(\fBRCC\fP\->APBSMENR1, RCC_APBSMENR1_USART3SMEN)"

.SS "#define __HAL_RCC_USART4_CLK_SLEEP_DISABLE()   \fBCLEAR_BIT\fP(\fBRCC\fP\->APBSMENR1, RCC_APBSMENR1_USART4SMEN)"

.SS "#define __HAL_RCC_USART4_CLK_SLEEP_ENABLE()   \fBSET_BIT\fP(\fBRCC\fP\->APBSMENR1, RCC_APBSMENR1_USART4SMEN)"

.SS "#define __HAL_RCC_WWDG_CLK_SLEEP_DISABLE()   \fBCLEAR_BIT\fP(\fBRCC\fP\->APBSMENR1, \fBRCC_APBSMENR1_WWDGSMEN\fP)"

.SS "#define __HAL_RCC_WWDG_CLK_SLEEP_ENABLE()   \fBSET_BIT\fP(\fBRCC\fP\->APBSMENR1, \fBRCC_APBSMENR1_WWDGSMEN\fP)"

.SH "Author"
.PP 
Generated automatically by Doxygen for Radar from the source code\&.
