#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Nov 10 10:17:35 2021
# Process ID: 10548
# Current directory: C:/Users/ABIOLA/Desktop/IASM_LAB_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12032 C:\Users\ABIOLA\Desktop\IASM_LAB_2\IASM_LAB_2.xpr
# Log file: C:/Users/ABIOLA/Desktop/IASM_LAB_2/vivado.log
# Journal file: C:/Users/ABIOLA/Desktop/IASM_LAB_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ABIOLA/Desktop/IASM_LAB_2/IASM_LAB_2.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/abrash/Desktop/ABIOLA_RASHIDI_212285_IASM_LAB_2BIT_ADDER/IASM_LAB_2' since last save.
WARNING: [filemgmt 20-922] The BXML file is of a newer version (0.39) then the current supported version (0.37).
Data could be potentially be lost
ERROR: [Project 1-208] No val for DA Elab Attr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 20-922] The BXML file is of a newer version (0.39) then the current supported version (0.37).
Data could be potentially be lost
CRITICAL WARNING: [Project 1-192] Failed to load run two_bit_block_half_adder_0_0_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run two_bit_block_half_adder_1_0_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run two_bit_block_half_adder_3_0_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run two_bit_block_half_adder_2_0_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

WARNING: [filemgmt 20-922] The BXML file is of a newer version (0.39) then the current supported version (0.37).
Data could be potentially be lost
CRITICAL WARNING: [Project 1-192] Failed to load run two_bit_block_half_adder_0_0_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run two_bit_block_half_adder_1_0_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run two_bit_block_half_adder_3_0_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run two_bit_block_half_adder_2_0_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirModelSim has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirQuesta has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirIES has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirXcelium has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirVCS has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirRiviera has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirActiveHdl has no valid value
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name DcpsUptoDate
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [BD 41-1663] The design 'two_bit_block.bd' cannot be modified due to following reason(s):
* Project is read-only. Please run 'save_project_as' before making any change to the bd-design. 

WARNING: [Project 1-231] Project 'IASM_LAB_2.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 688.363 ; gain = 48.793
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
update_compile_order -fileset sources_1
open_bd_design {C:/Users/ABIOLA/Desktop/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_block/two_bit_block.bd}
Adding component instance block -- xilinx.com:module_ref:half_adder:1.0 - half_adder_0
Adding component instance block -- xilinx.com:module_ref:half_adder:1.0 - half_adder_1
Adding component instance block -- xilinx.com:module_ref:half_adder:1.0 - half_adder_2
Adding component instance block -- xilinx.com:module_ref:half_adder:1.0 - half_adder_3
Successfully read diagram <two_bit_block> from BD file <C:/Users/ABIOLA/Desktop/IASM_LAB_2/IASM_LAB_2.srcs/sources_1/bd/two_bit_block/two_bit_block.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 742.879 ; gain = 3.406
save_project_as IASM_LAB2_ADDER C:/Users/ABIOLA/IASM_LAB2_ADDER -force
WARNING: [IP_Flow 19-3571] IP 'two_bit_block_half_adder_1_0' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'two_bit_block_half_adder_2_0' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'two_bit_block_half_adder_3_0' is restricted:
* Module reference is stale and needs refreshing.
Wrote  : <C:/Users/ABIOLA/IASM_LAB2_ADDER/IASM_LAB2_ADDER.srcs/sources_1/bd/two_bit_block/ui/bd_8c41c088.ui> 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
save_project_as: Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 758.059 ; gain = 11.414
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ABIOLA/IASM_LAB2_ADDER/IASM_LAB2_ADDER.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ABIOLA/IASM_LAB2_ADDER/IASM_LAB2_ADDER.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'two_bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ABIOLA/IASM_LAB2_ADDER/IASM_LAB2_ADDER.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ABIOLA/IASM_LAB2_ADDER/IASM_LAB2_ADDER.srcs/sources_1/new/full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ABIOLA/IASM_LAB2_ADDER/IASM_LAB2_ADDER.srcs/sources_1/new/half_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'half_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ABIOLA/IASM_LAB2_ADDER/IASM_LAB2_ADDER.srcs/sources_1/new/two_bit_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ABIOLA/IASM_LAB2_ADDER/IASM_LAB2_ADDER.srcs/sim_1/new/two_bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bit_tb'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 789.793 ; gain = 1.371
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ABIOLA/IASM_LAB2_ADDER/IASM_LAB2_ADDER.sim/sim_1/behav/xsim'
"xelab -wto b9630bf8b09740e5afecb6e5e6bfe942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot two_bit_tb_behav xil_defaultlib.two_bit_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b9630bf8b09740e5afecb6e5e6bfe942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot two_bit_tb_behav xil_defaultlib.two_bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.half_adder [half_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.two_bit_adder [two_bit_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.two_bit_tb
Built simulation snapshot two_bit_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/ABIOLA/IASM_LAB2_ADDER/IASM_LAB2_ADDER.sim/sim_1/behav/xsim/xsim.dir/two_bit_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/ABIOLA/IASM_LAB2_ADDER/IASM_LAB2_ADDER.sim/sim_1/behav/xsim/xsim.dir/two_bit_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 10 10:23:25 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 10 10:23:25 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 789.793 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '27' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ABIOLA/IASM_LAB2_ADDER/IASM_LAB2_ADDER.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "two_bit_tb_behav -key {Behavioral:sim_1:Functional:two_bit_tb} -tclbatch {two_bit_tb.tcl} -protoinst "protoinst_files/two_bit_block.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/two_bit_block.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/two_bit_block.protoinst for the following reason(s):
There are no instances of module "two_bit_block" in the design.

Time resolution is 1 ps
source two_bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 820.004 ; gain = 8.195
INFO: [USF-XSim-96] XSim completed. Design snapshot 'two_bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:50 . Memory (MB): peak = 820.004 ; gain = 31.582
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 945.906 ; gain = 123.734
close_bd_design [get_bd_designs two_bit_block]
open_bd_design {C:/Users/ABIOLA/IASM_LAB2_ADDER/IASM_LAB2_ADDER.srcs/sources_1/bd/two_bit_block/two_bit_block.bd}
Adding component instance block -- xilinx.com:module_ref:half_adder:1.0 - half_adder_0
Adding component instance block -- xilinx.com:module_ref:half_adder:1.0 - half_adder_1
Adding component instance block -- xilinx.com:module_ref:half_adder:1.0 - half_adder_2
Adding component instance block -- xilinx.com:module_ref:half_adder:1.0 - half_adder_3
Successfully read diagram <two_bit_block> from BD file <C:/Users/ABIOLA/IASM_LAB2_ADDER/IASM_LAB2_ADDER.srcs/sources_1/bd/two_bit_block/two_bit_block.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 10 10:24:49 2021...
