{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/rst_ps7_0_100M_peripheral_reset:false|/BigBRAM2/mayo_bram_arbiter2_0_BRAM_rst:false|/processing_system7_0_FCLK_CLK0:false|/clk_0_1:false|/mayo_axi_litev3_0_o_interrupt:false|/SmallBRAM/mayo_bram_arbiter2_0_BRAM_rst:false|/SmallBRAM/mayo_bram_arbiter2_1_BRAM_rst:false|/BigBRAM1/mayo_bram_arbiter2_1_BRAM_rst:false|/processing_system7_0_FCLK_RESET0_N:false|/BigBRAM2/mayo_bram_arbiter2_1_BRAM_rst:false|/rst_ps7_0_100M_peripheral_aresetn:false|",
   "Addressing View_ScaleFactor":"1.19",
   "Addressing View_TopLeft":"-224,-81",
   "Color Coded_ScaleFactor":"0.133333",
   "Color Coded_TopLeft":"-5138,0",
   "Default View_Layers":"/SmallBRAM/mayo_bram_arbiter2_0_BRAM_rst:true|/processing_system7_0_FCLK_RESET0_N:true|/rst_ps7_0_100M_peripheral_aresetn:true|/rst_ps7_0_100M_peripheral_reset:true|/SmallBRAM/mayo_bram_arbiter2_1_BRAM_rst:true|/processing_system7_0_FCLK_CLK0:true|/mayo_axi_litev3_0_o_interrupt:true|/BigBRAM1/mayo_bram_arbiter2_1_BRAM_rst:true|",
   "Default View_ScaleFactor":"0.11283",
   "Default View_TopLeft":"-6036,0",
   "Display-PortTypeClock":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_Layers":"/SmallBRAM/mayo_bram_arbiter2_0_BRAM_rst:true|/processing_system7_0_FCLK_RESET0_N:true|/rst_ps7_0_100M_peripheral_aresetn:true|/rst_ps7_0_100M_peripheral_reset:true|/SmallBRAM/mayo_bram_arbiter2_1_BRAM_rst:true|/processing_system7_0_FCLK_CLK0:true|/mayo_axi_litev3_0_o_interrupt:true|/BigBRAM1/mayo_bram_arbiter2_1_BRAM_rst:true|",
   "Grouping and No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port group_1 -pg 1 -lvl 5 -x 2240 -y 3520 -defaultsOSRD
preplace port clk -pg 1 -lvl 0 -x 0 -y 1530 -defaultsOSRD
preplace port rst -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace inst BigBRAM1 -pg 1 -lvl 4 -x 2060 -y 1180 -swap {48 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 40 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 56 33 34 35 36 37 38 39 72 41 42 43 44 45 46 47 32 49 50 51 52 53 54 55 64 57 58 59 60 61 62 63 80 65 66 67 68 69 70 71 0 73 74 75 76 77 78 79 16 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 125 124 126 127 128 129} -defaultsOSRD -pinDir BRAM_Sign left -pinY BRAM_Sign 470L -pinDir BRAM_Add_vec left -pinY BRAM_Add_vec 20L -pinDir BRAM_Lin left -pinY BRAM_Lin 100L -pinDir BRAM_Add_oil left -pinY BRAM_Add_oil 60L -pinDir BRAM_P1P1T left -pinY BRAM_P1P1T 710L -pinDir BRAM_Sam_oil left -pinY BRAM_Sam_oil 1530L -pinDir BRAM_Red left -pinY BRAM_Red 80L -pinDir BRAM_Sam left -pinY BRAM_Sam 930L -pinDir BRAM_Memcpy0 left -pinY BRAM_Memcpy0 1690L -pinDir BRAM_Memcpy1 left -pinY BRAM_Memcpy1 0L -pinDir BRAM_Hash left -pinY BRAM_Hash 40L -pinDir S_AXI left -pinY S_AXI 1870L -pinDir clk_0 left -pinY clk_0 1910L -pinDir zero0 left -pinY zero0 1890L -pinBusDir zero4 left -pinBusY zero4 1930L -pinBusDir zero32 left -pinBusY zero32 1950L -pinDir s_axi_aclk left -pinY s_axi_aclk 1970L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 1990L
preplace inst BigBRAM2 -pg 1 -lvl 4 -x 2060 -y 890 -swap {36 1 35 19 4 5 6 7 8 9 10 27 12 13 14 15 16 17 18 3 20 21 22 23 24 25 26 11 28 29 30 31 32 33 34 2 0 37 38} -defaultsOSRD -pinBusDir group_1 left -pinBusY group_1 160L -pinBusDir group_2 left -pinBusY group_2 20L -pinBusDir group_3 left -pinBusY group_3 140L -pinDir BRAM_Neg left -pinY BRAM_Neg 100L -pinDir BRAM_Memcpy0 left -pinY BRAM_Memcpy0 120L -pinDir BRAM_Red_ext1 left -pinY BRAM_Red_ext1 60L -pinDir BRAM_P1P1T left -pinY BRAM_P1P1T 80L -pinDir clk left -pinY clk 40L -pinDir Zero0 left -pinY Zero0 0L -pinBusDir Zero4 left -pinBusY Zero4 180L -pinBusDir Zero32 left -pinBusY Zero32 200L
preplace inst Ground0 -pg 1 -lvl 3 -x 1150 -y 60 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst Ground32 -pg 1 -lvl 3 -x 1150 -y 3090 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst Ground4 -pg 1 -lvl 3 -x 1150 -y 2990 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst LInear_Combination -pg 1 -lvl 3 -x 1150 -y 1240 -swap {12 1 2 3 4 5 6 7 8 9 10 0 11 13} -defaultsOSRD -pinBusDir group_1 left -pinBusY group_1 60L -pinBusDir group_2 right -pinBusY group_2 0R -pinBusDir group_3 right -pinBusY group_3 20R -pinDir BRAM_O_LinArb1a right -pinY BRAM_O_LinArb1a 40R -pinDir clk_0 left -pinY clk_0 0L -pinDir rst_0 left -pinY rst_0 20L -pinDir o_done right -pinY o_done 60R
preplace inst MAYO_P1P1T_0 -pg 1 -lvl 3 -x 1150 -y 1870 -swap {0 9 2 3 4 5 6 7 8 1 10 11 12 13 14 15 16 17 18 19} -defaultsOSRD -pinBusDir group_1 left -pinBusY group_1 0L -pinDir BRAM_P1P1T1b right -pinY BRAM_P1P1T1b 20R -pinDir BRAM_P1P1T2a right -pinY BRAM_P1P1T2a 0R -pinDir clk left -pinY clk 20L -pinDir rst left -pinY rst 40L -pinDir o_done right -pinY o_done 40R
preplace inst SmallBRAM -pg 1 -lvl 4 -x 2060 -y 300 -swap {50 2 1 4 51 5 6 7 8 9 10 11 12 13 14 15 16 17 42 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 18 43 44 45 46 47 48 49 3 53 52 0} -defaultsOSRD -pinBusDir group_1 left -pinBusY group_1 440L -pinBusDir group_2 left -pinBusY group_2 40L -pinBusDir group_3 left -pinBusY group_3 20L -pinBusDir group_4 left -pinBusY group_4 80L -pinBusDir group_5 left -pinBusY group_5 460L -pinDir BRAM_Add_vec left -pinY BRAM_Add_vec 100L -pinDir BRAM_P1P1T left -pinY BRAM_P1P1T 120L -pinDir BRAM_Sam_vin left -pinY BRAM_Sam_vin 420L -pinDir BRAM_Red left -pinY BRAM_Red 380L -pinDir BRAM_Sam left -pinY BRAM_Sam 400L -pinDir BRAM_Hash left -pinY BRAM_Hash 270L -pinDir clk_0 left -pinY clk_0 60L -pinBusDir zero left -pinBusY zero 500L -pinBusDir zero4 left -pinBusY zero4 480L -pinDir zero0 left -pinY zero0 0L
preplace inst TRNG -pg 1 -lvl 2 -x 590 -y 1590 -swap {2 3 4 5 0 1 6 7} -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 540R -pinBusDir group_2 right -pinBusY group_2 560R -pinBusDir group_3 right -pinBusY group_3 740R -pinBusDir group_4 right -pinBusY group_4 760R -pinBusDir group_5 right -pinBusY group_5 0R -pinBusDir group_6 right -pinBusY group_6 20R -pinDir clk left -pinY clk 0L -pinDir rst left -pinY rst 1160L
preplace inst add_vectors -pg 1 -lvl 3 -x 1150 -y 380 -swap {20 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 0} -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 60R -pinBusDir group_2 left -pinBusY group_2 0L -pinDir BRAM_O_Add0A right -pinY BRAM_O_Add0A 20R -pinDir BRAM_O_Add1A right -pinY BRAM_O_Add1A 40R -pinDir clk_0 left -pinY clk_0 20L -pinDir rst_0 left -pinY rst_0 40L -pinDir o_done right -pinY o_done 0R
preplace inst hash -pg 1 -lvl 3 -x 1150 -y 550 -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 0R -pinBusDir group_2 left -pinBusY group_2 0L -pinDir BRAM_HashSmall right -pinY BRAM_HashSmall 20R -pinDir BRAM_HashBig right -pinY BRAM_HashBig 40R -pinDir clk left -pinY clk 20L -pinDir rst left -pinY rst 40L
preplace inst mayo_add_oil_0 -pg 1 -lvl 3 -x 1150 -y 880 -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 0R -pinDir BRAM_Add_oil1a right -pinY BRAM_Add_oil1a 20R -pinDir clk left -pinY clk 0L -pinDir rst left -pinY rst 20L -pinDir i_enable left -pinY i_enable 40L -pinDir o_done right -pinY o_done 40R
preplace inst mayo_negate_0 -pg 1 -lvl 3 -x 1150 -y 2510 -defaultsOSRD -pinBusDir group_1 left -pinBusY group_1 0L -pinDir BRAM_Negate right -pinY BRAM_Negate 0R -pinDir i_clk left -pinY i_clk 20L -pinDir rst left -pinY rst 40L -pinDir o_done right -pinY o_done 20R
preplace inst mayo_reduce_0 -pg 1 -lvl 3 -x 1150 -y 1060 -swap {18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 0 17 19} -defaultsOSRD -pinBusDir group_1 left -pinBusY group_1 40L -pinDir BRAM_Red0 right -pinY BRAM_Red0 0R -pinDir BRAM_Red1 right -pinY BRAM_Red1 20R -pinDir i_clk left -pinY i_clk 0L -pinDir rst left -pinY rst 20L -pinDir o_done right -pinY o_done 40R
preplace inst mayo_reduce_extension_0 -pg 1 -lvl 3 -x 1150 -y 680 -swap {1 0 2 3 4 5 6 7 8 9 10 11 12} -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 20R -pinBusDir group_2 right -pinBusY group_2 0R -pinDir BRAM_Red_Extc right -pinY BRAM_Red_Extc 40R -pinDir clk left -pinY clk 0L -pinDir rst left -pinY rst 20L -pinDir o_done right -pinY o_done 60R
preplace inst mayo_sample_oil_0 -pg 1 -lvl 3 -x 1150 -y 2670 -swap {1 0 2 3 4 5 6 7 8 9 11 12 10} -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 20R -pinBusDir group_2 right -pinBusY group_2 0R -pinDir BRAM_Sample_oil1a right -pinY BRAM_Sample_oil1a 40R -pinDir clk left -pinY clk 20L -pinDir rst left -pinY rst 40L -pinDir en left -pinY en 0L
preplace inst mayo_sample_oil_space_0 -pg 1 -lvl 3 -x 1150 -y 2090 -swap {2 19 0 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 1 20 21} -defaultsOSRD -pinBusDir group_1 left -pinBusY group_1 40L -pinBusDir group_2 left -pinBusY group_2 60L -pinBusDir group_3 left -pinBusY group_3 0L -pinDir BRAM_Sama right -pinY BRAM_Sama 0R -pinDir BRAM_Samb right -pinY BRAM_Samb 20R -pinDir i_clk left -pinY i_clk 20L -pinDir rst left -pinY rst 80L -pinDir o_done right -pinY o_done 40R
preplace inst mayo_sample_vinegar_0 -pg 1 -lvl 3 -x 1150 -y 2290 -swap {2 11 0 3 4 5 6 7 8 9 10 1 12 13} -defaultsOSRD -pinBusDir group_1 left -pinBusY group_1 40L -pinBusDir group_2 left -pinBusY group_2 60L -pinBusDir group_3 left -pinBusY group_3 0L -pinDir BRAM_Sam_vin0a right -pinY BRAM_Sam_vin0a 0R -pinDir clk left -pinY clk 20L -pinDir rst left -pinY rst 80L -pinDir o_done right -pinY o_done 20R
preplace inst memcpy_0 -pg 1 -lvl 3 -x 1150 -y 2850 -defaultsOSRD -pinBusDir group_1 left -pinBusY group_1 0L -pinDir BRAM_Src_PORTA right -pinY BRAM_Src_PORTA 0R -pinDir BRAM_Dest_PORTB right -pinY BRAM_Dest_PORTB 20R -pinDir clk left -pinY clk 20L -pinDir rst left -pinY rst 40L -pinDir o_done right -pinY o_done 40R
preplace inst memcpy_1 -pg 1 -lvl 3 -x 1150 -y 180 -swap {0 9 2 3 4 5 6 7 8 1 10 11 12 13 14 15 16 17 18 19} -defaultsOSRD -pinBusDir group_1 left -pinBusY group_1 0L -pinDir BRAM_Src_PORTA right -pinY BRAM_Src_PORTA 20R -pinDir BRAM_Dest_PORTB right -pinY BRAM_Dest_PORTB 0R -pinDir clk left -pinY clk 20L -pinDir rst left -pinY rst 40L -pinDir o_done right -pinY o_done 40R
preplace inst processing_system7_0 -pg 1 -lvl 2 -x 590 -y 3230 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 50 48 49 47} -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 0R -pinDir USBIND_0 right -pinY USBIND_0 20R -pinDir M_AXI_GP0 right -pinY M_AXI_GP0 40R -pinDir TTC0_WAVE0_OUT right -pinY TTC0_WAVE0_OUT 60R -pinDir TTC0_WAVE1_OUT right -pinY TTC0_WAVE1_OUT 80R -pinDir TTC0_WAVE2_OUT right -pinY TTC0_WAVE2_OUT 100R -pinDir M_AXI_GP0_ACLK left -pinY M_AXI_GP0_ACLK 140L -pinBusDir IRQ_F2P right -pinBusY IRQ_F2P 120R -pinDir FCLK_CLK0 right -pinY FCLK_CLK0 140R -pinDir FCLK_RESET0_N left -pinY FCLK_RESET0_N 0L
preplace inst mayo_axi_litev3_0 -pg 1 -lvl 4 -x 2060 -y 3260 -swap {28 29 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 0 1 27 26 33 31 30 32} -defaultsOSRD -pinBusDir group_1 left -pinBusY group_1 100L -pinBusDir group_2 left -pinBusY group_2 120L -pinDir S00_AXI left -pinY S00_AXI 40L -pinDir o_Keygen_en right -pinY o_Keygen_en 0R -pinDir o_Verification_en right -pinY o_Verification_en 20R -pinDir o_Debug right -pinY o_Debug 40R -pinDir o_irq_en right -pinY o_irq_en 60R -pinDir i_Keygen_done left -pinY i_Keygen_done 0L -pinDir i_Verification_done left -pinY i_Verification_done 20L -pinDir i_Keygen_busy left -pinY i_Keygen_busy 80L -pinDir i_Verification_busy left -pinY i_Verification_busy 60L -pinBusDir i_error left -pinBusY i_error 200L -pinDir o_interrupt left -pinY o_interrupt 160L -pinDir s00_axi_aclk left -pinY s00_axi_aclk 140L -pinDir s00_axi_aresetn left -pinY s00_axi_aresetn 180L
preplace inst ps7_0_axi_periph -pg 1 -lvl 3 -x 1150 -y 3270 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 59 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 39 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 99 96 100 97 101 98 102} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 30R -pinDir M01_AXI right -pinY M01_AXI 0R -pinDir ACLK left -pinY ACLK 20L -pinDir ARESETN left -pinY ARESETN 100L -pinDir S00_ACLK left -pinY S00_ACLK 40L -pinDir S00_ARESETN left -pinY S00_ARESETN 120L -pinDir M00_ACLK left -pinY M00_ACLK 60L -pinDir M00_ARESETN left -pinY M00_ARESETN 140L -pinDir M01_ACLK left -pinY M01_ACLK 80L -pinDir M01_ARESETN left -pinY M01_ARESETN 160L
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -x 200 -y 2800 -swap {8 7 2 3 4 1 5 0 6 9} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 570R -pinDir ext_reset_in right -pinY ext_reset_in 430R -pinDir aux_reset_in left -pinY aux_reset_in 0L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 20L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 20R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 40R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 0R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 60R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 650R
preplace inst xlconcat_0 -pg 1 -lvl 3 -x 1150 -y 3550 -defaultsOSRD -pinBusDir In0 left -pinBusY In0 0L -pinBusDir In1 left -pinBusY In1 20L -pinBusDir dout right -pinBusY dout 0R
preplace inst xlconstant_0 -pg 1 -lvl 2 -x 590 -y 3570 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst MAYO_SIGNING_FSM_0 -pg 1 -lvl 3 -x 1150 -y 1390 -swap {4 42 1 41 8 7 10 35 34 15 5 18 17 6 30 31 36 11 12 19 20 21 22 23 24 25 26 28 32 13 38 2 33 27 40 0 16 37 14 39 29 3 9} -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 40R -pinBusDir group_2 left -pinBusY group_2 360L -pinBusDir group_3 left -pinBusY group_3 0L -pinBusDir group_4 right -pinBusY group_4 360R -pinBusDir group_5 right -pinBusY group_5 120R -pinBusDir group_6 right -pinBusY group_6 100R -pinBusDir group_7 right -pinBusY group_7 140R -pinBusDir group_8 right -pinBusY group_8 320R -pinBusDir group_9 right -pinBusY group_9 300R -pinBusDir group_10 left -pinBusY group_10 80L -pinBusDir group_11 right -pinBusY group_11 60R -pinBusDir group_12 right -pinBusY group_12 240R -pinBusDir group_13 right -pinBusY group_13 220R -pinBusDir group_14 right -pinBusY group_14 80R -pinBusDir group_15 left -pinBusY group_15 200L -pinBusDir group_16 left -pinBusY group_16 220L -pinBusDir group_17 left -pinBusY group_17 280L -pinBusDir group_18 right -pinBusY group_18 160R -pinBusDir group_19 right -pinBusY group_19 180R -pinDir BRAM_Sign1a right -pinY BRAM_Sign1a 260R -pinDir clk left -pinY clk 140L -pinDir rst left -pinY rst 240L -pinBusDir o_err right -pinBusY o_err 200R -pinDir i_sam_done left -pinY i_sam_done 320L -pinDir i_red_done left -pinY i_red_done 20L -pinDir i_memcpy_done left -pinY i_memcpy_done 260L -pinDir i_memcpy1_done left -pinY i_memcpy1_done 120L -pinDir i_p1p1t_done right -pinY i_p1p1t_done 340R -pinDir i_lin_done right -pinY i_lin_done 0R -pinDir i_add_done left -pinY i_add_done 100L -pinDir i_sam_vin_done left -pinY i_sam_vin_done 300L -pinDir i_red_ext_done left -pinY i_red_ext_done 60L -pinDir i_neg_done left -pinY i_neg_done 340L -pinDir o_sam_oil_en right -pinY o_sam_oil_en 280R -pinDir o_add_oil_enable right -pinY o_add_oil_enable 20R -pinDir i_add_oil_done left -pinY i_add_oil_done 40L
preplace netloc netgroup_1 1 3 1 1360 700n
preplace netloc netgroup_2 1 2 1 980 1750n
preplace netloc netgroup_3 1 2 1 N 2130
preplace netloc netgroup_4 1 2 1 N 2150
preplace netloc netgroup_5 1 2 1 N 2330
preplace netloc netgroup_6 1 2 1 N 2350
preplace netloc netgroup_7 1 2 1 980 1300n
preplace netloc netgroup_8 1 2 2 900 1810 1320
preplace netloc netgroup_9 1 2 3 820J 3170 1520J 3520 NJ
preplace netloc netgroup_10 1 3 1 1540 740n
preplace netloc netgroup_11 1 3 1 1460 340n
preplace netloc netgroup_12 1 2 2 800 120 1420
preplace netloc netgroup_13 1 3 1 1800 1050n
preplace netloc netgroup_14 1 3 1 1440 320n
preplace netloc netgroup_15 1 2 2 980 2030 1360
preplace netloc netgroup_16 1 2 2 980 2230 1400
preplace netloc netgroup_17 1 3 1 1860 440n
preplace netloc netgroup_18 1 2 2 880 800 1340
preplace netloc netgroup_19 1 2 2 940 490 1380
preplace netloc netgroup_20 1 3 1 1480 380n
preplace netloc netgroup_21 1 2 2 980 2450 1440
preplace netloc netgroup_22 1 3 1 1740 760n
preplace netloc netgroup_23 1 3 1 1620 1030n
preplace netloc netgroup_24 1 2 2 980 2790 1460
preplace netloc netgroup_25 1 2 2 940 320 1400
preplace netloc netgroup_26 1 2 1 N 1590
preplace netloc netgroup_27 1 2 1 N 1610
preplace netloc netgroup_28 1 2 2 880 2610 1320
preplace netloc netgroup_29 1 3 1 1560 1550n
preplace netloc netgroup_30 1 3 1 1540 1570n
preplace netloc Ground0_dout 1 3 1 1700 60n
preplace netloc Ground32_dout 1 3 1 1720 800n
preplace netloc Ground4_dout 1 3 1 1900 780n
preplace netloc MAYO_P1P1T_0_o_done 1 3 1 1340 1730n
preplace netloc MAYO_SIGNING_FSM_0_o_add_oil_enable 1 2 2 980 1160 1340
preplace netloc MAYO_SIGNING_FSM_0_o_err 1 2 2 980 3210 1480
preplace netloc MAYO_SIGNING_FSM_0_o_sam_oil_en 1 2 2 960 2430 1420
preplace netloc clk_0_1 1 0 4 NJ 1530 380 1530 800 1000 1760
preplace netloc mayo_add_oil_0_o_done 1 2 2 940 980 1320
preplace netloc mayo_add_vectors_0_o_done 1 2 2 860 300 1340
preplace netloc mayo_linear_combinat_0_o_done 1 3 1 1320 1300n
preplace netloc mayo_negate_0_o_done 1 2 2 960 1970 1380
preplace netloc mayo_reduce_0_o_done 1 2 2 960 1180 1320
preplace netloc mayo_reduce_extension_0_o_done 1 2 2 920 820 1320
preplace netloc mayo_sample_oil_space_0_o_done 1 2 2 940 1990 1320
preplace netloc mayo_sample_vinegar_0_o_done 1 2 2 920 2010 1340
preplace netloc memcpy_0_o_done 1 2 2 860 2770 1320
preplace netloc memcpy_1_o_done 1 2 2 840 280 1400
preplace netloc processing_system7_0_FCLK_CLK0 1 1 3 380 3430 900 3150 1640
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 1 N 3230
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 3 N 3450 960 3490 1860
preplace netloc xlconcat_0_dout 1 3 1 1900 3460n
preplace netloc xlconstant_0_dout 1 2 1 NJ 3570
preplace netloc mayo_axi_litev3_0_o_interrupt 1 2 2 800J 3190 1500
preplace netloc rst_ps7_0_100M_peripheral_reset 1 1 2 380 2800 820
preplace netloc mayo_negate_0_BRAM_Negate 1 3 1 1820 990n
preplace netloc hash_BRAM_HashBig 1 3 1 1780 590n
preplace netloc mayo_add_oil_0_BRAM_Add_oil1a 1 3 1 1660 900n
preplace netloc BRAM_Add_vec_1 1 3 1 N 400
preplace netloc LInear_Combination_BRAM_O_LinArb1a 1 3 1 N 1280
preplace netloc memcpy_1_BRAM_Src_PORTA 1 3 1 1880 200n
preplace netloc MAYO_P1P1T_0_BRAM_P1P1T2a 1 3 1 1680 970n
preplace netloc MAYO_P1P1T_0_BRAM_P1P1T1a 1 3 1 N 1890
preplace netloc MAYO_SIGNING_FSM_0_BRAM_Sign1a 1 3 1 N 1650
preplace netloc add_vectors_BRAM_O_Add1A 1 3 1 1840 420n
preplace netloc hash_BRAM_HashSmall 1 3 1 N 570
preplace netloc mayo_reduce_0_BRAM_Red0 1 3 1 1500 680n
preplace netloc mayo_reduce_0_BRAM_Red1 1 3 1 1640 1080n
preplace netloc mayo_reduce_extension_0_BRAM_Red_Extc 1 3 1 1440 720n
preplace netloc mayo_sample_oil_0_BRAM_Sample_oil1a 1 3 1 N 2710
preplace netloc mayo_sample_oil_space_0_BRAM_Sama 1 3 1 1580 700n
preplace netloc mayo_sample_oil_space_0_BRAM_Samb 1 3 1 N 2110
preplace netloc mayo_sample_vinegar_0_BRAM_Sam_vin0a 1 3 1 1600 720n
preplace netloc memcpy_0_BRAM_Dest_PORTB 1 3 1 N 2870
preplace netloc memcpy_0_BRAM_Src_PORTA 1 3 1 1860 1010n
preplace netloc processing_system7_0_M_AXI_GP0 1 2 1 N 3270
preplace netloc ps7_0_axi_periph_M00_AXI 1 3 1 N 3300
preplace netloc ps7_0_axi_periph_M01_AXI 1 3 1 1360 3050n
levelinfo -pg 1 0 200 590 1150 2060 2240
pagesize -pg 1 -db -bbox -sgen -70 0 2350 3630
",
   "Grouping and No Loops_ScaleFactor":"0.213774",
   "Grouping and No Loops_TopLeft":"-2877,0",
   "Interfaces View_ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/rst_ps7_0_100M_peripheral_reset:false|/BigBRAM2/mayo_bram_arbiter2_0_BRAM_rst:false|/processing_system7_0_FCLK_CLK0:false|/clk_0_1:false|/mayo_axi_litev3_0_o_interrupt:false|/SmallBRAM/mayo_bram_arbiter2_0_BRAM_rst:false|/SmallBRAM/mayo_bram_arbiter2_1_BRAM_rst:false|/BigBRAM1/mayo_bram_arbiter2_1_BRAM_rst:false|/processing_system7_0_FCLK_RESET0_N:false|/BigBRAM2/mayo_bram_arbiter2_1_BRAM_rst:false|/rst_ps7_0_100M_peripheral_aresetn:false|/BigBRAM2/mayo_bram_arbiter2_b_BRAM_rst:false|/SmallBRAM/mayo_bram_arbiter2_b_BRAM_rst:false|/BigBRAM2/mayo_bram_arbiter2_a_BRAM_rst:false|/SmallBRAM/mayo_bram_arbiter2_a_BRAM_rst:false|/rst_0_1:false|/axi_bram_ctrl_0_bram_rst_a:false|/BigBRAM1/mayo_bram_arbiter2_a_BRAM_rst:false|/axi_bram_ctrl_0_bram_clk_a:false|",
   "Interfaces View_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 4 -x 1070 -y 1280 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 4 -x 1070 -y 1300 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 160 -y 1320 -defaultsOSRD
preplace inst mayo_axi_litev3_0 -pg 1 -lvl 3 -x 930 -y 1840 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 460 -y 1930 -defaultsOSRD
preplace inst BigBRAM1 -pg 1 -lvl 3 -x 930 -y 1140 -defaultsOSRD
preplace inst BigBRAM2 -pg 1 -lvl 3 -x 930 -y 470 -defaultsOSRD
preplace inst LInear_Combination -pg 1 -lvl 2 -x 460 -y 370 -defaultsOSRD
preplace inst MAYO_P1P1T_0 -pg 1 -lvl 2 -x 460 -y 220 -defaultsOSRD
preplace inst MAYO_SIGNING_FSM_0 -pg 1 -lvl 2 -x 460 -y 540 -defaultsOSRD
preplace inst SmallBRAM -pg 1 -lvl 3 -x 930 -y 800 -defaultsOSRD
preplace inst add_vectors -pg 1 -lvl 2 -x 460 -y 90 -defaultsOSRD
preplace inst hash -pg 1 -lvl 2 -x 460 -y 1110 -defaultsOSRD
preplace inst mayo_add_oil_0 -pg 1 -lvl 2 -x 460 -y 700 -defaultsOSRD
preplace inst mayo_negate_0 -pg 1 -lvl 2 -x 460 -y 1600 -defaultsOSRD
preplace inst mayo_reduce_0 -pg 1 -lvl 2 -x 460 -y 1220 -defaultsOSRD
preplace inst mayo_reduce_extension_0 -pg 1 -lvl 2 -x 460 -y 840 -defaultsOSRD
preplace inst mayo_sample_oil_0 -pg 1 -lvl 2 -x 460 -y 980 -defaultsOSRD
preplace inst mayo_sample_oil_space_0 -pg 1 -lvl 2 -x 460 -y 1370 -defaultsOSRD
preplace inst mayo_sample_vinegar_0 -pg 1 -lvl 2 -x 460 -y 1700 -defaultsOSRD
preplace inst memcpy_0 -pg 1 -lvl 2 -x 460 -y 1490 -defaultsOSRD
preplace inst memcpy_1 -pg 1 -lvl 2 -x 460 -y 1810 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -x 930 -y 1940 -defaultsOSRD
preplace netloc processing_system7_0_FIXED_IO 1 1 3 310J 1300 NJ 1300 NJ
preplace netloc BRAM_Lin_1 1 2 1 760 330n
preplace netloc BRAM_Lin1_1 1 2 1 740 350n
preplace netloc BRAM_Add_vec_1 1 2 1 800 60n
preplace netloc BRAM_Sign_1 1 2 1 700 500n
preplace netloc mayo_reduce_extension_0_BRAM_Red_Exta 1 2 1 650 820n
preplace netloc mayo_reduce_extension_0_BRAM_Red_Extb 1 2 1 640 840n
preplace netloc mayo_reduce_extension_0_BRAM_Red_Extc 1 2 1 670 540n
preplace netloc hash_BRAM_HashBig 1 2 1 610 1120n
preplace netloc hash_BRAM_HashSmall 1 2 1 610 950n
preplace netloc mayo_reduce_0_BRAM_Red0 1 2 1 740 870n
preplace netloc mayo_reduce_0_BRAM_Red1 1 2 1 770 1160n
preplace netloc MAYO_SIGNING_FSM_0_BRAM_Sign0b 1 2 1 680 520n
preplace netloc MAYO_SIGNING_FSM_0_BRAM_Sign1a 1 2 1 660 540n
preplace netloc MAYO_SIGNING_FSM_0_BRAM_Sign2a 1 2 1 630 480n
preplace netloc MAYO_SIGNING_FSM_0_BRAM_Sign2b 1 2 1 610 460n
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 310 1350n
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 710J 1840n
preplace netloc processing_system7_0_DDR 1 1 3 NJ 1290 NJ 1290 1050J
preplace netloc mayo_negate_0_BRAM_Negate 1 2 1 730J 500n
preplace netloc memcpy_0_BRAM_Dest_PORTB 1 2 1 800 1200n
preplace netloc memcpy_0_BRAM_Src_PORTA 1 2 1 720 520n
preplace netloc memcpy_1_BRAM_Src_PORTA 1 2 1 810J 1220n
preplace netloc LInear_Combination_BRAM_O_LinArb1a 1 2 1 690 370n
preplace netloc LInear_Combination_BRAM_O_LinArb2a 1 2 1 610 380n
preplace netloc LInear_Combination_BRAM_O_LinArb2b 1 2 1 610 400n
preplace netloc MAYO_P1P1T_0_BRAM_P1P1T1a 1 2 1 710 210n
preplace netloc MAYO_P1P1T_0_BRAM_P1P1T2a 1 2 1 780 230n
preplace netloc add_vectors_BRAM_O_Add1A 1 2 1 750 80n
preplace netloc add_vectors_BRAM_O_Add2A 1 2 1 810 100n
preplace netloc add_vectors_BRAM_O_Add2B 1 2 1 790 120n
preplace netloc mayo_sample_oil_space_0_BRAM_Sama 1 2 1 760 890n
preplace netloc mayo_sample_oil_space_0_BRAM_Samb 1 2 1 790 1180n
preplace netloc mayo_sample_vinegar_0_BRAM_Sam_vin0a 1 2 1 780J 850n
preplace netloc mayo_sample_oil_0_BRAM_Sample_oil0a 1 2 1 680 810n
preplace netloc mayo_sample_oil_0_BRAM_Sample_oil0b 1 2 1 700 830n
preplace netloc mayo_sample_oil_0_BRAM_Sample_oil1a 1 2 1 620 1000n
preplace netloc mayo_add_oil_0_BRAM_Add_oil0a 1 2 1 700 680n
preplace netloc mayo_add_oil_0_BRAM_Add_oil0b 1 2 1 680 700n
preplace netloc mayo_add_oil_0_BRAM_Add_oil1a 1 2 1 630 720n
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 1 NJ 1940
levelinfo -pg 1 0 160 460 930 1070
pagesize -pg 1 -db -bbox -sgen 0 0 1190 2000
",
   "Interfaces View_ScaleFactor":"0.630308",
   "Interfaces View_TopLeft":"-479,742",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layers":"/rst_ps7_0_100M_peripheral_reset:true|/BigBRAM2/mayo_bram_arbiter2_0_BRAM_rst:true|/processing_system7_0_FCLK_CLK0:true|/clk_0_1:true|/mayo_axi_litev3_0_o_interrupt:true|/SmallBRAM/mayo_bram_arbiter2_0_BRAM_rst:true|/SmallBRAM/mayo_bram_arbiter2_1_BRAM_rst:true|/BigBRAM1/mayo_bram_arbiter2_1_BRAM_rst:true|/processing_system7_0_FCLK_RESET0_N:true|/BigBRAM2/mayo_bram_arbiter2_1_BRAM_rst:true|/rst_ps7_0_100M_peripheral_aresetn:true|",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 5 -x 3140 -y 3780 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 5 -x 3140 -y 3800 -defaultsOSRD
preplace port clk -pg 1 -lvl 0 -x 0 -y 2440 -defaultsOSRD
preplace port rst -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace inst BigBRAM1 -pg 1 -lvl 4 -x 2960 -y 3390 -swap {40 1 2 3 4 5 6 7 48 9 10 11 12 13 14 15 32 17 18 19 20 21 22 23 56 25 26 27 28 29 30 31 24 33 34 35 36 37 38 39 88 41 42 43 44 45 46 47 80 49 50 51 52 53 54 55 8 57 58 59 60 61 62 63 16 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 0 81 82 83 84 85 86 87 64 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 127 128 129 125 126} -defaultsOSRD -pinDir BRAM_Sign left -pinY BRAM_Sign 100L -pinDir BRAM_Add_vec left -pinY BRAM_Add_vec 120L -pinDir BRAM_Lin left -pinY BRAM_Lin 80L -pinDir BRAM_Add_oil left -pinY BRAM_Add_oil 140L -pinDir BRAM_P1P1T left -pinY BRAM_P1P1T 60L -pinDir BRAM_Sam_oil left -pinY BRAM_Sam_oil 220L -pinDir BRAM_Red left -pinY BRAM_Red 200L -pinDir BRAM_Sam left -pinY BRAM_Sam 20L -pinDir BRAM_Memcpy0 left -pinY BRAM_Memcpy0 40L -pinDir BRAM_Memcpy1 left -pinY BRAM_Memcpy1 180L -pinDir BRAM_Hash left -pinY BRAM_Hash 0L -pinDir S_AXI left -pinY S_AXI 160L -pinDir clk_0 left -pinY clk_0 240L -pinDir zero0 left -pinY zero0 300L -pinBusDir zero4 left -pinBusY zero4 320L -pinBusDir zero32 left -pinBusY zero32 340L -pinDir s_axi_aclk left -pinY s_axi_aclk 260L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 280L
preplace inst BigBRAM2 -pg 1 -lvl 4 -x 2960 -y 1210 -swap {16 1 2 3 4 5 6 7 24 9 10 11 12 13 14 15 48 17 18 19 20 21 22 23 56 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 64 49 50 51 52 53 54 55 0 57 58 59 60 61 62 63 72 65 66 67 68 69 70 71 8 73 74 75 76 77 78 79 80 81 82 83} -defaultsOSRD -pinDir BRAM_Lin left -pinY BRAM_Lin 560L -pinDir BRAM_Lin1 left -pinY BRAM_Lin1 580L -pinDir BRAM_Add_vec left -pinY BRAM_Add_vec 640L -pinDir BRAM_Add_vec1 left -pinY BRAM_Add_vec1 660L -pinDir BRAM_Sign left -pinY BRAM_Sign 600L -pinDir BRAM_Sign1 left -pinY BRAM_Sign1 620L -pinDir BRAM_Neg left -pinY BRAM_Neg 680L -pinDir BRAM_Memcpy0 left -pinY BRAM_Memcpy0 0L -pinDir BRAM_Red_ext1 left -pinY BRAM_Red_ext1 700L -pinDir BRAM_P1P1T left -pinY BRAM_P1P1T 420L -pinDir clk left -pinY clk 720L -pinDir Zero0 left -pinY Zero0 740L -pinBusDir Zero4 left -pinBusY Zero4 760L -pinBusDir Zero32 left -pinBusY Zero32 780L
preplace inst Ground0 -pg 1 -lvl 3 -x 1470 -y 5110 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst Ground32 -pg 1 -lvl 3 -x 1470 -y 5790 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst Ground4 -pg 1 -lvl 3 -x 1470 -y 5690 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst LInear_Combination -pg 1 -lvl 3 -x 1470 -y 1770 -swap {16 1 2 3 4 5 6 7 24 9 10 11 12 13 14 15 32 17 18 19 20 21 22 23 0 25 26 27 28 29 30 31 8 33 34 35 36 37 38 39 41 40 49 43 48 47 46 45 44 42} -defaultsOSRD -pinDir BRAM_O_LinArb0a right -pinY BRAM_O_LinArb0a 100R -pinDir BRAM_O_LinArb0b right -pinY BRAM_O_LinArb0b 120R -pinDir BRAM_O_LinArb1a right -pinY BRAM_O_LinArb1a 140R -pinDir BRAM_O_LinArb2a right -pinY BRAM_O_LinArb2a 0R -pinDir BRAM_O_LinArb2b right -pinY BRAM_O_LinArb2b 20R -pinDir clk_0 left -pinY clk_0 20L -pinDir rst_0 left -pinY rst_0 0L -pinDir i_enable left -pinY i_enable 160L -pinDir o_done right -pinY o_done 160R -pinDir i_bram_halt left -pinY i_bram_halt 140L -pinBusDir i_vec_addr left -pinBusY i_vec_addr 120L -pinBusDir i_coeffs_addr left -pinBusY i_coeffs_addr 100L -pinBusDir i_out_addr left -pinBusY i_out_addr 80L -pinBusDir i_len left -pinBusY i_len 60L -pinBusDir bram_sel left -pinBusY bram_sel 40L
preplace inst MAYO_P1P1T_0 -pg 1 -lvl 3 -x 1470 -y 1550 -swap {8 1 2 3 4 5 6 7 0 9 10 11 12 13 14 15 17 16 23 19 22 21 20 18} -defaultsOSRD -pinDir BRAM_P1P1T1b right -pinY BRAM_P1P1T1b 100R -pinDir BRAM_P1P1T2a right -pinY BRAM_P1P1T2a 80R -pinDir clk left -pinY clk 20L -pinDir rst left -pinY rst 0L -pinDir enable left -pinY enable 120L -pinDir o_done right -pinY o_done 120R -pinBusDir i_src_adr left -pinBusY i_src_adr 100L -pinBusDir i_dsta_adr left -pinBusY i_dsta_adr 80L -pinBusDir i_dstb_adr left -pinBusY i_dstb_adr 60L -pinDir i_ji_equal left -pinY i_ji_equal 40L
preplace inst SmallBRAM -pg 1 -lvl 4 -x 2960 -y 2080 -swap {48 1 2 3 4 5 6 7 61 9 10 11 12 13 14 15 40 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 69 41 42 43 44 45 46 47 77 49 50 51 52 53 54 55 56 57 58 59 60 109 62 63 64 65 66 67 68 117 70 71 72 73 74 75 76 16 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 8 94 95 96 97 98 99 100 93 102 103 104 105 106 107 108 101 110 111 112 113 114 115 116 0 118 119 120 121 122 123 124 125 128 127 126} -defaultsOSRD -pinDir BRAM_Sign left -pinY BRAM_Sign 120L -pinDir BRAM_Add_vec left -pinY BRAM_Add_vec 1000L -pinDir BRAM_Sign1 left -pinY BRAM_Sign1 100L -pinDir BRAM_Lin left -pinY BRAM_Lin 60L -pinDir BRAM_Lin1 left -pinY BRAM_Lin1 80L -pinDir BRAM_Add_oil left -pinY BRAM_Add_oil 1020L -pinDir BRAM_Add_oil1 left -pinY BRAM_Add_oil1 1040L -pinDir BRAM_P1P1T left -pinY BRAM_P1P1T 140L -pinDir BRAM_Sam_oil left -pinY BRAM_Sam_oil 1120L -pinDir BRAM_Sam_oil1 left -pinY BRAM_Sam_oil1 1140L -pinDir BRAM_Sam_vin left -pinY BRAM_Sam_vin 40L -pinDir BRAM_Red left -pinY BRAM_Red 1060L -pinDir BRAM_Sam left -pinY BRAM_Sam 20L -pinDir BRAM_Red_ext left -pinY BRAM_Red_ext 1080L -pinDir BRAM_Red_ext1 left -pinY BRAM_Red_ext1 1100L -pinDir BRAM_Hash left -pinY BRAM_Hash 0L -pinDir clk_0 left -pinY clk_0 1160L -pinBusDir zero left -pinBusY zero 1220L -pinBusDir zero4 left -pinBusY zero4 1200L -pinDir zero0 left -pinY zero0 1180L
preplace inst TRNG -pg 1 -lvl 2 -x 610 -y 410 -swap {0 1 19 20 21 16 17 18 5 6 7 8 2 3 4 15 9 10 12 13 14 11} -defaultsOSRD -pinDir clk left -pinY clk 2030L -pinDir rst left -pinY rst 2050L -pinBusDir o_trng0_data right -pinBusY o_trng0_data 2010R -pinDir o_trng0_valid right -pinY o_trng0_valid 2030R -pinDir o_trng0_done right -pinY o_trng0_done 2050R -pinDir i_trng0_r right -pinY i_trng0_r 1950R -pinDir i_trng0_w right -pinY i_trng0_w 1970R -pinBusDir i_trng0_data right -pinBusY i_trng0_data 1990R -pinBusDir o_trng1_data right -pinBusY o_trng1_data 60R -pinDir o_trng1_valid right -pinY o_trng1_valid 80R -pinDir o_trng1_done right -pinY o_trng1_done 100R -pinDir i_trng_sel right -pinY i_trng_sel 120R -pinDir i_trng1_r right -pinY i_trng1_r 0R -pinDir i_trng1_w right -pinY i_trng1_w 20R -pinBusDir i_trng1_data1 right -pinBusY i_trng1_data1 40R -pinBusDir In1 right -pinBusY In1 540R -pinDir i_trng2_r right -pinY i_trng2_r 420R -pinDir i_trng2_w right -pinY i_trng2_w 440R -pinBusDir o_trng2_data right -pinBusY o_trng2_data 480R -pinDir o_trng2_valid right -pinY o_trng2_valid 500R -pinDir o_trng2_done right -pinY o_trng2_done 520R -pinBusDir i_trng2_data right -pinBusY i_trng2_data 460R
preplace inst add_vectors -pg 1 -lvl 3 -x 1470 -y 3180 -swap {16 1 2 3 4 5 6 7 24 9 10 11 12 13 14 15 0 17 18 19 20 21 22 23 8 25 26 27 28 29 30 31 34 33 32 38 40 37 36 39 35} -defaultsOSRD -pinDir BRAM_O_Add0A right -pinY BRAM_O_Add0A 40R -pinDir BRAM_O_Add1A right -pinY BRAM_O_Add1A 120R -pinDir BRAM_O_Add2A right -pinY BRAM_O_Add2A 0R -pinDir BRAM_O_Add2B right -pinY BRAM_O_Add2B 20R -pinDir clk_0 left -pinY clk_0 40L -pinDir rst_0 left -pinY rst_0 20L -pinDir i_enable left -pinY i_enable 0L -pinBusDir i_v1_addr left -pinBusY i_v1_addr 120L -pinBusDir i_v2_addr left -pinBusY i_v2_addr 140L -pinBusDir i_out_addr left -pinBusY i_out_addr 100L -pinBusDir i_bram_sel left -pinBusY i_bram_sel 80L -pinDir o_done right -pinY o_done 140R -pinBusDir bram_sel left -pinBusY bram_sel 60L
preplace inst hash -pg 1 -lvl 3 -x 1470 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 17 16 25 21 20 18 19 24 23 22} -defaultsOSRD -pinDir BRAM_HashSmall right -pinY BRAM_HashSmall 80R -pinDir BRAM_HashBig right -pinY BRAM_HashBig 100R -pinDir clk left -pinY clk 20L -pinDir rst left -pinY rst 0L -pinDir i_key_en left -pinY i_key_en 140L -pinBusDir i_key_mlen left -pinBusY i_key_mlen 100L -pinBusDir i_key_olen left -pinBusY i_key_olen 80L -pinBusDir i_key_write_adr left -pinBusY i_key_write_adr 40L -pinBusDir i_key_read_adr left -pinBusY i_key_read_adr 60L -pinDir o_key_done right -pinY o_key_done 140R -pinDir o_key_dyn_done right -pinY o_key_dyn_done 120R -pinDir bram_sel left -pinY bram_sel 120L
preplace inst mayo_add_oil_0 -pg 1 -lvl 3 -x 1470 -y 3490 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 25 24 26 27} -defaultsOSRD -pinDir BRAM_Add_oil0a right -pinY BRAM_Add_oil0a 0R -pinDir BRAM_Add_oil0b right -pinY BRAM_Add_oil0b 20R -pinDir BRAM_Add_oil1a right -pinY BRAM_Add_oil1a 40R -pinDir clk left -pinY clk 20L -pinDir rst left -pinY rst 0L -pinDir i_enable left -pinY i_enable 60L -pinDir o_done right -pinY o_done 60R
preplace inst mayo_negate_0 -pg 1 -lvl 3 -x 1470 -y 4530 -swap {0 1 2 3 4 5 6 7 9 8 12 11 10 13} -defaultsOSRD -pinDir BRAM_Negate right -pinY BRAM_Negate 0R -pinDir i_clk left -pinY i_clk 20L -pinDir rst left -pinY rst 0L -pinDir i_enable left -pinY i_enable 80L -pinBusDir i_len left -pinBusY i_len 60L -pinBusDir i_adr left -pinBusY i_adr 40L -pinDir o_done right -pinY o_done 80R
preplace inst mayo_reduce_0 -pg 1 -lvl 3 -x 1470 -y 4890 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 21 20 19 17 16 18 22} -defaultsOSRD -pinDir BRAM_Red0 right -pinY BRAM_Red0 0R -pinDir BRAM_Red1 right -pinY BRAM_Red1 20R -pinDir i_clk left -pinY i_clk 100L -pinDir rst left -pinY rst 80L -pinDir i_enable left -pinY i_enable 60L -pinDir i_bram_sel left -pinY i_bram_sel 20L -pinBusDir i_len left -pinBusY i_len 0L -pinBusDir i_adr left -pinBusY i_adr 40L -pinDir o_done right -pinY o_done 100R
preplace inst mayo_reduce_extension_0 -pg 1 -lvl 3 -x 1470 -y 5290 -swap {8 1 2 3 4 5 6 7 16 9 10 11 12 13 14 15 0 17 18 19 20 21 22 23 29 28 26 27 25 24} -defaultsOSRD -pinDir BRAM_Red_Exta right -pinY BRAM_Red_Exta 20R -pinDir BRAM_Red_Extb right -pinY BRAM_Red_Extb 40R -pinDir BRAM_Red_Extc right -pinY BRAM_Red_Extc 0R -pinDir clk left -pinY clk 80L -pinDir rst left -pinY rst 60L -pinDir en left -pinY en 40L -pinDir o_done right -pinY o_done 60R -pinBusDir i_input_adr left -pinBusY i_input_adr 20L -pinBusDir i_output_adr left -pinBusY i_output_adr 0L
preplace inst mayo_sample_oil_0 -pg 1 -lvl 3 -x 1470 -y 5510 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 26 25 24 28 27} -defaultsOSRD -pinDir BRAM_Sample_oil0a right -pinY BRAM_Sample_oil0a 0R -pinDir BRAM_Sample_oil0b right -pinY BRAM_Sample_oil0b 20R -pinDir BRAM_Sample_oil1a right -pinY BRAM_Sample_oil1a 40R -pinDir clk left -pinY clk 40L -pinDir rst left -pinY rst 20L -pinDir en left -pinY en 0L -pinDir o_ret right -pinY o_ret 80R -pinDir o_done right -pinY o_done 60R
preplace inst mayo_sample_oil_space_0 -pg 1 -lvl 3 -x 1470 -y 370 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 27 26 17 19 28 16 18 20 21 22 23 24 25} -defaultsOSRD -pinDir BRAM_Sama right -pinY BRAM_Sama 180R -pinDir BRAM_Samb right -pinY BRAM_Samb 200R -pinDir i_clk left -pinY i_clk 200L -pinDir rst left -pinY rst 180L -pinDir i_enable left -pinY i_enable 20L -pinDir o_done right -pinY o_done 220R -pinBusDir i_oil_addr left -pinBusY i_oil_addr 220L -pinDir i_mode left -pinY i_mode 0L -pinDir o_trng_r left -pinY o_trng_r 40L -pinDir o_trng_w left -pinY o_trng_w 60L -pinBusDir o_trng_data left -pinBusY o_trng_data 80L -pinBusDir i_trng_data left -pinBusY i_trng_data 100L -pinDir i_trng_valid left -pinY i_trng_valid 120L -pinDir i_trng_done left -pinY i_trng_done 140L -pinDir o_trng_sel left -pinY o_trng_sel 160L
preplace inst mayo_sample_vinegar_0 -pg 1 -lvl 3 -x 1470 -y 830 -swap {0 1 2 3 4 5 6 7 17 16 19 11 18 8 9 10 12 13 14 15} -defaultsOSRD -pinDir BRAM_Sam_vin0a right -pinY BRAM_Sam_vin0a 180R -pinDir clk left -pinY clk 160L -pinDir rst left -pinY rst 140L -pinDir en left -pinY en 200L -pinDir o_done right -pinY o_done 200R -pinBusDir i_input_adr left -pinBusY i_input_adr 180L -pinDir o_trng_r left -pinY o_trng_r 0L -pinDir o_trng_w left -pinY o_trng_w 20L -pinBusDir o_trng_data left -pinBusY o_trng_data 40L -pinBusDir i_trng_data left -pinBusY i_trng_data 60L -pinDir i_trng_valid left -pinY i_trng_valid 80L -pinDir i_trng_done left -pinY i_trng_done 100L -pinDir o_trng_sel left -pinY o_trng_sel 120L
preplace inst memcpy_0 -pg 1 -lvl 3 -x 1470 -y 1130 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 17 16 21 23 20 19 22 18} -defaultsOSRD -pinDir BRAM_Src_PORTA right -pinY BRAM_Src_PORTA 80R -pinDir BRAM_Dest_PORTB right -pinY BRAM_Dest_PORTB 100R -pinDir clk left -pinY clk 20L -pinDir rst left -pinY rst 0L -pinDir start left -pinY start 100L -pinBusDir i_src_adr left -pinBusY i_src_adr 120L -pinBusDir i_dst_adr left -pinBusY i_dst_adr 80L -pinBusDir i_len left -pinBusY i_len 60L -pinDir o_done right -pinY o_done 120R -pinBusDir i_mem_port_sel left -pinBusY i_mem_port_sel 40L
preplace inst memcpy_1 -pg 1 -lvl 3 -x 1470 -y 4290 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 21 20 23 16 19 18 22 17} -defaultsOSRD -pinDir BRAM_Src_PORTA right -pinY BRAM_Src_PORTA 0R -pinDir BRAM_Dest_PORTB right -pinY BRAM_Dest_PORTB 20R -pinDir clk left -pinY clk 100L -pinDir rst left -pinY rst 80L -pinDir start left -pinY start 120L -pinBusDir i_src_adr left -pinBusY i_src_adr 0L -pinBusDir i_dst_adr left -pinBusY i_dst_adr 60L -pinBusDir i_len left -pinBusY i_len 40L -pinDir o_done right -pinY o_done 120R -pinBusDir i_mem_port_sel left -pinBusY i_mem_port_sel 20L
preplace inst processing_system7_0 -pg 1 -lvl 2 -x 610 -y 3690 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 67 68 70 72 66 71 69} -defaultsOSRD -pinDir DDR right -pinY DDR 0R -pinDir FIXED_IO right -pinY FIXED_IO 20R -pinDir USBIND_0 right -pinY USBIND_0 40R -pinDir M_AXI_GP0 right -pinY M_AXI_GP0 320R -pinDir TTC0_WAVE0_OUT right -pinY TTC0_WAVE0_OUT 360R -pinDir TTC0_WAVE1_OUT right -pinY TTC0_WAVE1_OUT 380R -pinDir TTC0_WAVE2_OUT right -pinY TTC0_WAVE2_OUT 400R -pinDir M_AXI_GP0_ACLK left -pinY M_AXI_GP0_ACLK 420L -pinBusDir IRQ_F2P right -pinBusY IRQ_F2P 340R -pinDir FCLK_CLK0 right -pinY FCLK_CLK0 420R -pinDir FCLK_RESET0_N left -pinY FCLK_RESET0_N 400L
preplace inst mayo_axi_litev3_0 -pg 1 -lvl 4 -x 2960 -y 4030 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 32 26 33 34 27 35 28 29 30 31} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir o_Keygen_en right -pinY o_Keygen_en 0R -pinDir o_Signing_en left -pinY o_Signing_en 20L -pinDir o_Verification_en right -pinY o_Verification_en 20R -pinDir o_Debug right -pinY o_Debug 40R -pinDir o_Expose left -pinY o_Expose 40L -pinDir o_irq_en right -pinY o_irq_en 60R -pinDir i_Keygen_done left -pinY i_Keygen_done 180L -pinDir i_Signing_done left -pinY i_Signing_done 60L -pinDir i_Verification_done left -pinY i_Verification_done 200L -pinDir i_Keygen_busy left -pinY i_Keygen_busy 220L -pinDir i_Signing_busy left -pinY i_Signing_busy 80L -pinDir i_Verification_busy left -pinY i_Verification_busy 240L -pinBusDir i_error left -pinBusY i_error 100L -pinDir o_interrupt left -pinY o_interrupt 120L -pinDir s00_axi_aclk left -pinY s00_axi_aclk 140L -pinDir s00_axi_aresetn left -pinY s00_axi_aresetn 160L
preplace inst ps7_0_axi_periph -pg 1 -lvl 3 -x 1470 -y 4010 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 59 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 39 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 99 96 100 97 101 98 102} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 20R -pinDir M01_AXI right -pinY M01_AXI 0R -pinDir ACLK left -pinY ACLK 20L -pinDir ARESETN left -pinY ARESETN 100L -pinDir S00_ACLK left -pinY S00_ACLK 40L -pinDir S00_ARESETN left -pinY S00_ARESETN 120L -pinDir M00_ACLK left -pinY M00_ACLK 60L -pinDir M00_ARESETN left -pinY M00_ARESETN 140L -pinDir M01_ACLK left -pinY M01_ACLK 80L -pinDir M01_ARESETN left -pinY M01_ARESETN 160L
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -x 200 -y 2510 -swap {8 7 2 3 4 1 5 0 6 9} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 1600R -pinDir ext_reset_in right -pinY ext_reset_in 1580R -pinDir aux_reset_in left -pinY aux_reset_in 0L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 20L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 20R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 40R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 0R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 60R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 1780R
preplace inst xlconcat_0 -pg 1 -lvl 3 -x 1470 -y 3770 -defaultsOSRD -pinBusDir In0 left -pinBusY In0 0L -pinBusDir In1 left -pinBusY In1 20L -pinBusDir dout right -pinBusY dout 20R
preplace inst xlconstant_0 -pg 1 -lvl 2 -x 610 -y 4230 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst MAYO_SIGNING_FSM_0 -pg 1 -lvl 3 -x 1470 -y 2020 -swap {24 1 2 3 4 5 6 7 16 9 10 11 12 13 14 15 32 17 18 19 20 21 22 23 0 25 26 27 28 29 30 31 8 33 34 35 36 37 38 39 94 93 70 71 72 73 117 86 87 88 90 91 92 66 64 63 60 61 85 84 65 68 82 67 57 89 79 83 81 107 55 56 46 45 74 44 99 101 105 103 113 102 52 43 58 59 62 69 40 42 41 47 48 49 50 51 114 111 112 110 118 109 108 54 80 53 78 104 77 76 98 97 96 115 75 95 100 106 116} -defaultsOSRD -pinDir BRAM_Sign0a right -pinY BRAM_Sign0a 60R -pinDir BRAM_Sign0b right -pinY BRAM_Sign0b 40R -pinDir BRAM_Sign1a right -pinY BRAM_Sign1a 80R -pinDir BRAM_Sign2a right -pinY BRAM_Sign2a 0R -pinDir BRAM_Sign2b right -pinY BRAM_Sign2b 20R -pinDir clk left -pinY clk 480L -pinDir rst left -pinY rst 460L -pinDir i_enable right -pinY i_enable 460R -pinDir i_secret right -pinY i_secret 480R -pinDir o_done right -pinY o_done 500R -pinDir o_busy right -pinY o_busy 520R -pinBusDir o_err right -pinBusY o_err 1000R -pinDir o_trng_r left -pinY o_trng_r 340L -pinDir o_trng_w left -pinY o_trng_w 360L -pinBusDir o_trng_data left -pinBusY o_trng_data 380L -pinBusDir i_trng_data left -pinBusY i_trng_data 400L -pinDir i_trng_valid left -pinY i_trng_valid 420L -pinDir i_trng_done left -pinY i_trng_done 440L -pinDir o_hash_en right -pinY o_hash_en 400R -pinBusDir o_hash_mlen right -pinBusY o_hash_mlen 360R -pinBusDir o_hash_olen right -pinBusY o_hash_olen 340R -pinBusDir o_hash_write_adr right -pinBusY o_hash_write_adr 300R -pinBusDir o_hash_read_adr right -pinBusY o_hash_read_adr 320R -pinDir i_hash_done left -pinY i_hash_done 320L -pinDir i_hash_dyn_done left -pinY i_hash_dyn_done 300L -pinDir o_hash_memsel right -pinY o_hash_memsel 380R -pinDir o_sam_enable right -pinY o_sam_enable 440R -pinDir i_sam_done left -pinY i_sam_done 280L -pinDir o_sam_mode right -pinY o_sam_mode 420R -pinBusDir o_sam_oil_addr right -pinBusY o_sam_oil_addr 280R -pinDir o_red_enable right -pinY o_red_enable 680R -pinBusDir o_red_len right -pinBusY o_red_len 620R -pinBusDir o_red_adr right -pinBusY o_red_adr 660R -pinDir o_red_bram_sel right -pinY o_red_bram_sel 640R -pinDir i_red_done left -pinY i_red_done 920L -pinDir o_memcpy_start right -pinY o_memcpy_start 240R -pinBusDir o_memcpy_src_adr right -pinBusY o_memcpy_src_adr 260R -pinBusDir o_memcpy_dst_adr right -pinBusY o_memcpy_dst_adr 180R -pinBusDir o_memcpy_len right -pinBusY o_memcpy_len 160R -pinDir i_memcpy_done left -pinY i_memcpy_done 240L -pinBusDir o_memcpy_mem_port_sel right -pinBusY o_memcpy_mem_port_sel 140R -pinDir o_memcpy1_start right -pinY o_memcpy1_start 760R -pinBusDir o_memcpy1_src_adr right -pinBusY o_memcpy1_src_adr 780R -pinBusDir o_memcpy1_dst_adr right -pinBusY o_memcpy1_dst_adr 840R -pinBusDir o_memcpy1_len right -pinBusY o_memcpy1_len 820R -pinDir i_memcpy1_done left -pinY i_memcpy1_done 940L -pinBusDir o_memcpy1_mem_port_sel right -pinBusY o_memcpy1_mem_port_sel 800R -pinDir o_p1p1t_enable left -pinY o_p1p1t_enable 140L -pinDir i_p1p1t_done right -pinY i_p1p1t_done 120R -pinBusDir o_p1p1t_src_adr left -pinBusY o_p1p1t_src_adr 160L -pinBusDir o_p1p1t_dsta_adr left -pinBusY o_p1p1t_dsta_adr 180L -pinBusDir o_p1p1t_dstb_adr left -pinBusY o_p1p1t_dstb_adr 200L -pinDir o_p1p1t_ji_equal left -pinY o_p1p1t_ji_equal 220L -pinDir o_lin_enable left -pinY o_lin_enable 0L -pinDir i_lin_done right -pinY i_lin_done 100R -pinDir o_lin_bram_halt left -pinY o_lin_bram_halt 20L -pinBusDir o_lin_vec_addr left -pinBusY o_lin_vec_addr 40L -pinBusDir o_lin_coeffs_addr left -pinBusY o_lin_coeffs_addr 60L -pinBusDir o_lin_out_addr left -pinBusY o_lin_out_addr 80L -pinBusDir o_lin_len left -pinBusY o_lin_len 100L -pinBusDir o_lin_demux_bram_sel left -pinBusY o_lin_demux_bram_sel 120L -pinDir o_add_enable right -pinY o_add_enable 980R -pinBusDir o_add_v1_addr right -pinBusY o_add_v1_addr 940R -pinBusDir o_add_v2_addr right -pinBusY o_add_v2_addr 960R -pinBusDir o_add_out_addr right -pinBusY o_add_out_addr 920R -pinDir i_add_done left -pinY i_add_done 1000L -pinBusDir o_add_bram_sel right -pinBusY o_add_bram_sel 900R -pinBusDir o_add_demux_bram_sel right -pinBusY o_add_demux_bram_sel 880R -pinDir o_sam_vin_en right -pinY o_sam_vin_en 220R -pinDir i_sam_vin_done left -pinY i_sam_vin_done 260L -pinBusDir o_sam_vin_input_adr right -pinBusY o_sam_vin_input_adr 200R -pinDir o_red_ext_en right -pinY o_red_ext_en 600R -pinDir i_red_ext_done left -pinY i_red_ext_done 900L -pinBusDir o_red_ext_input_adr right -pinBusY o_red_ext_input_adr 580R -pinBusDir o_red_ext_output_adr right -pinBusY o_red_ext_output_adr 560R -pinDir o_neg_enable right -pinY o_neg_enable 740R -pinBusDir o_neg_len right -pinBusY o_neg_len 720R -pinBusDir o_neg_adr right -pinBusY o_neg_adr 700R -pinDir i_neg_done left -pinY i_neg_done 960L -pinDir o_sam_oil_en right -pinY o_sam_oil_en 540R -pinDir i_sam_oil_ret left -pinY i_sam_oil_ret 860L -pinDir i_sam_oil_done left -pinY i_sam_oil_done 880L -pinDir o_add_oil_enable right -pinY o_add_oil_enable 860R -pinDir i_add_oil_done left -pinY i_add_oil_done 980L
preplace netloc Ground0_dout 1 3 1 2500 1950n
preplace netloc Ground32_dout 1 3 1 2640 1990n
preplace netloc Ground4_dout 1 3 1 2560 1970n
preplace netloc MAYO_P1P1T_0_o_done 1 3 1 1740 1670n
preplace netloc MAYO_SIGNING_FSM_0_o_add_bram_sel 1 2 2 1160 3610 1820
preplace netloc MAYO_SIGNING_FSM_0_o_add_demux_bram_sel 1 2 2 1140 3630 1840
preplace netloc MAYO_SIGNING_FSM_0_o_add_enable 1 2 2 1220 3120 1740
preplace netloc MAYO_SIGNING_FSM_0_o_add_oil_enable 1 2 2 1220 3650 1860
preplace netloc MAYO_SIGNING_FSM_0_o_add_out_addr 1 2 2 1180 3410 1800
preplace netloc MAYO_SIGNING_FSM_0_o_add_v1_addr 1 2 2 1200 3390 1780
preplace netloc MAYO_SIGNING_FSM_0_o_add_v2_addr 1 2 2 1220 3370 1760
preplace netloc MAYO_SIGNING_FSM_0_o_done 1 3 1 2280 2520n
preplace netloc MAYO_SIGNING_FSM_0_o_err 1 2 2 1100 3080 1720
preplace netloc MAYO_SIGNING_FSM_0_o_hash_en 1 2 2 1180 650 2040
preplace netloc MAYO_SIGNING_FSM_0_o_hash_memsel 1 2 2 1140 670 2020
preplace netloc MAYO_SIGNING_FSM_0_o_hash_mlen 1 2 2 1120 690 2000
preplace netloc MAYO_SIGNING_FSM_0_o_hash_olen 1 2 2 1100 710 1980
preplace netloc MAYO_SIGNING_FSM_0_o_hash_read_adr 1 2 2 960 730 1960
preplace netloc MAYO_SIGNING_FSM_0_o_hash_write_adr 1 2 2 940 750 1940
preplace netloc MAYO_SIGNING_FSM_0_o_lin_bram_halt 1 2 1 1200 1910n
preplace netloc MAYO_SIGNING_FSM_0_o_lin_coeffs_addr 1 2 1 1160 1870n
preplace netloc MAYO_SIGNING_FSM_0_o_lin_demux_bram_sel 1 2 1 1100 1810n
preplace netloc MAYO_SIGNING_FSM_0_o_lin_enable 1 2 1 1220 1930n
preplace netloc MAYO_SIGNING_FSM_0_o_lin_len 1 2 1 1120 1830n
preplace netloc MAYO_SIGNING_FSM_0_o_lin_out_addr 1 2 1 1140 1850n
preplace netloc MAYO_SIGNING_FSM_0_o_lin_vec_addr 1 2 1 1180 1890n
preplace netloc MAYO_SIGNING_FSM_0_o_memcpy1_dst_adr 1 2 2 1160 3910 1880
preplace netloc MAYO_SIGNING_FSM_0_o_memcpy1_len 1 2 2 1180 3930 1900
preplace netloc MAYO_SIGNING_FSM_0_o_memcpy1_mem_port_sel 1 2 2 1200 3950 1920
preplace netloc MAYO_SIGNING_FSM_0_o_memcpy1_src_adr 1 2 2 1220 4230 1940
preplace netloc MAYO_SIGNING_FSM_0_o_memcpy1_start 1 2 2 1220 4470 1960
preplace netloc MAYO_SIGNING_FSM_0_o_memcpy_dst_adr 1 2 2 1180 1450 1800
preplace netloc MAYO_SIGNING_FSM_0_o_memcpy_len 1 2 2 1140 1470 1780
preplace netloc MAYO_SIGNING_FSM_0_o_memcpy_mem_port_sel 1 2 2 1100 1490 1760
preplace netloc MAYO_SIGNING_FSM_0_o_memcpy_src_adr 1 2 2 1220 1310 1900
preplace netloc MAYO_SIGNING_FSM_0_o_memcpy_start 1 2 2 1200 1330 1860
preplace netloc MAYO_SIGNING_FSM_0_o_neg_adr 1 2 2 1180 4750 2020
preplace netloc MAYO_SIGNING_FSM_0_o_neg_enable 1 2 2 1220 4670 1980
preplace netloc MAYO_SIGNING_FSM_0_o_neg_len 1 2 2 1200 4730 2000
preplace netloc MAYO_SIGNING_FSM_0_o_p1p1t_dsta_adr 1 2 1 1040 1630n
preplace netloc MAYO_SIGNING_FSM_0_o_p1p1t_dstb_adr 1 2 1 1020 1610n
preplace netloc MAYO_SIGNING_FSM_0_o_p1p1t_enable 1 2 1 1080 1670n
preplace netloc MAYO_SIGNING_FSM_0_o_p1p1t_ji_equal 1 2 1 1000 1590n
preplace netloc MAYO_SIGNING_FSM_0_o_p1p1t_src_adr 1 2 1 1060 1650n
preplace netloc MAYO_SIGNING_FSM_0_o_red_adr 1 2 2 1180 4790 2060
preplace netloc MAYO_SIGNING_FSM_0_o_red_bram_sel 1 2 2 1200 4810 2080
preplace netloc MAYO_SIGNING_FSM_0_o_red_enable 1 2 2 1160 4770 2040
preplace netloc MAYO_SIGNING_FSM_0_o_red_ext_en 1 2 2 1180 5170 2120
preplace netloc MAYO_SIGNING_FSM_0_o_red_ext_input_adr 1 2 2 1200 5190 2140
preplace netloc MAYO_SIGNING_FSM_0_o_red_ext_output_adr 1 2 2 1220 5210 2160
preplace netloc MAYO_SIGNING_FSM_0_o_red_len 1 2 2 1220 4830 2100
preplace netloc MAYO_SIGNING_FSM_0_o_sam_enable 1 2 2 1200 290 2080
preplace netloc MAYO_SIGNING_FSM_0_o_sam_mode 1 2 2 1220 310 2060
preplace netloc MAYO_SIGNING_FSM_0_o_sam_oil_addr 1 2 2 1160 770 1920
preplace netloc MAYO_SIGNING_FSM_0_o_sam_oil_en 1 2 2 1220 5430 2180
preplace netloc MAYO_SIGNING_FSM_0_o_sam_vin_en 1 2 2 1160 1350 1840
preplace netloc MAYO_SIGNING_FSM_0_o_sam_vin_input_adr 1 2 2 1120 1370 1820
preplace netloc MAYO_SIGNING_FSM_0_o_trng_data 1 2 1 N 2400
preplace netloc MAYO_SIGNING_FSM_0_o_trng_r 1 2 1 N 2360
preplace netloc MAYO_SIGNING_FSM_0_o_trng_w 1 2 1 N 2380
preplace netloc TRNG_o_trng0_data 1 2 1 N 2420
preplace netloc TRNG_o_trng0_done 1 2 1 N 2460
preplace netloc TRNG_o_trng0_valid 1 2 1 N 2440
preplace netloc TRNG_o_trng1_data 1 2 1 N 470
preplace netloc TRNG_o_trng1_done 1 2 1 N 510
preplace netloc TRNG_o_trng1_valid 1 2 1 N 490
preplace netloc TRNG_o_trng2_data 1 2 1 N 890
preplace netloc TRNG_o_trng2_done 1 2 1 N 930
preplace netloc TRNG_o_trng2_valid 1 2 1 N 910
preplace netloc clk_0_1 1 0 4 NJ 2440 400 2530 880 3670 2340
preplace netloc hash_o_key_done 1 2 2 900 250 2620
preplace netloc hash_o_key_dyn_done 1 2 2 920 270 2680
preplace netloc i_trng1_data1_1 1 2 1 N 450
preplace netloc i_trng1_r_1 1 2 1 N 410
preplace netloc mayo_add_oil_0_o_done 1 2 2 1120 3430 1720
preplace netloc mayo_add_vectors_0_o_done 1 2 2 1220 3100 1720
preplace netloc mayo_linear_combinat_0_o_done 1 3 1 1720 1930n
preplace netloc mayo_negate_0_o_done 1 2 2 1080 4690 1720
preplace netloc mayo_reduce_0_o_done 1 2 2 1040 5050 1720
preplace netloc mayo_reduce_extension_0_o_done 1 2 2 1020 5230 1720
preplace netloc mayo_sample_oil_0_o_done 1 2 2 1000 5450 1720
preplace netloc mayo_sample_oil_0_o_ret 1 2 2 980 5850 1720
preplace netloc mayo_sample_oil_space_0_o_done 1 2 2 940 1390 1880
preplace netloc mayo_sample_oil_space_0_o_trng_sel 1 2 1 N 530
preplace netloc mayo_sample_oil_space_0_o_trng_w 1 2 1 N 430
preplace netloc mayo_sample_vinegar_0_o_done 1 2 2 960 1410 1740
preplace netloc mayo_sample_vinegar_0_o_trng_data 1 2 1 N 870
preplace netloc mayo_sample_vinegar_0_o_trng_r 1 2 1 N 830
preplace netloc mayo_sample_vinegar_0_o_trng_sel 1 2 1 N 950
preplace netloc mayo_sample_vinegar_0_o_trng_w 1 2 1 N 850
preplace netloc memcpy_0_o_done 1 2 2 980 1430 1720
preplace netloc memcpy_1_o_done 1 2 2 1060 4710 1740
preplace netloc processing_system7_0_FCLK_CLK0 1 1 3 380 4170 900 3870 2780
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 1 N 4090
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 3 N 4290 920 3890 2800
preplace netloc xlconcat_0_dout 1 3 1 2220 3790n
preplace netloc xlconstant_0_dout 1 2 1 840J 3790n
preplace netloc MAYO_SIGNING_FSM_0_o_busy 1 3 1 2240 2540n
preplace netloc mayo_axi_litev3_0_o_interrupt 1 2 2 820J 3850 2200
preplace netloc rst_ps7_0_100M_peripheral_reset 1 1 2 380 2510 860
preplace netloc mayo_axi_litev3_0_o_Signing_en 1 3 1 2420 2480n
preplace netloc mayo_axi_litev3_0_o_Expose 1 3 1 2320 2500n
preplace netloc mayo_negate_0_BRAM_Negate 1 3 1 2380 1890n
preplace netloc mayo_add_oil_0_BRAM_Add_oil0a 1 3 1 2440 3100n
preplace netloc hash_BRAM_HashBig 1 3 1 2740 160n
preplace netloc mayo_add_oil_0_BRAM_Add_oil0b 1 3 1 2300 3120n
preplace netloc mayo_add_oil_0_BRAM_Add_oil1a 1 3 1 N 3530
preplace netloc BRAM_Add_vec_1 1 3 1 2400 3080n
preplace netloc BRAM_Lin_1 1 3 1 1880 1870n
preplace netloc BRAM_Lin1_1 1 3 1 2140 1890n
preplace netloc LInear_Combination_BRAM_O_LinArb1a 1 3 1 2260 1910n
preplace netloc LInear_Combination_BRAM_O_LinArb2a 1 3 1 N 1770
preplace netloc LInear_Combination_BRAM_O_LinArb2b 1 3 1 N 1790
preplace netloc MAYO_SIGNING_FSM_0_BRAM_Sign2b 1 3 1 2120 1830n
preplace netloc memcpy_1_BRAM_Src_PORTA 1 3 1 2580 3570n
preplace netloc MAYO_P1P1T_0_BRAM_P1P1T2a 1 3 1 N 1630
preplace netloc MAYO_P1P1T_0_BRAM_P1P1T1a 1 3 1 2540 1650n
preplace netloc MAYO_SIGNING_FSM_0_BRAM_Sign0a 1 3 1 2520 2080n
preplace netloc MAYO_SIGNING_FSM_0_BRAM_Sign0b 1 3 1 2600 2060n
preplace netloc MAYO_SIGNING_FSM_0_BRAM_Sign2a 1 3 1 2100 1810n
preplace netloc MAYO_SIGNING_FSM_0_BRAM_Sign1a 1 3 1 2480 2100n
preplace netloc add_vectors_BRAM_O_Add1A 1 3 1 2360 3300n
preplace netloc add_vectors_BRAM_O_Add2A 1 3 1 2200 1850n
preplace netloc add_vectors_BRAM_O_Add2B 1 3 1 2220 1870n
preplace netloc hash_BRAM_HashSmall 1 3 1 2800 140n
preplace netloc mayo_reduce_0_BRAM_Red0 1 3 1 2520 3140n
preplace netloc mayo_reduce_0_BRAM_Red1 1 3 1 2680 3590n
preplace netloc mayo_reduce_extension_0_BRAM_Red_Exta 1 3 1 2600 3160n
preplace netloc mayo_reduce_extension_0_BRAM_Red_Extb 1 3 1 2660 3180n
preplace netloc mayo_reduce_extension_0_BRAM_Red_Extc 1 3 1 2460 1910n
preplace netloc mayo_sample_oil_0_BRAM_Sample_oil0a 1 3 1 2700 3200n
preplace netloc mayo_sample_oil_0_BRAM_Sample_oil0b 1 3 1 2720 3220n
preplace netloc mayo_sample_oil_0_BRAM_Sample_oil1a 1 3 1 2760 3610n
preplace netloc mayo_sample_oil_space_0_BRAM_Sama 1 3 1 2780 550n
preplace netloc mayo_sample_oil_space_0_BRAM_Samb 1 3 1 2680 570n
preplace netloc mayo_sample_vinegar_0_BRAM_Sam_vin0a 1 3 1 2760 1010n
preplace netloc memcpy_0_BRAM_Dest_PORTB 1 3 1 2620 1230n
preplace netloc memcpy_0_BRAM_Src_PORTA 1 3 1 N 1210
preplace netloc processing_system7_0_M_AXI_GP0 1 2 1 N 4010
preplace netloc ps7_0_axi_periph_M00_AXI 1 3 1 N 4030
preplace netloc processing_system7_0_DDR 1 2 3 NJ 3690 2300J 3780 NJ
preplace netloc processing_system7_0_FIXED_IO 1 2 3 NJ 3710 2260J 3800 NJ
preplace netloc ps7_0_axi_periph_M01_AXI 1 3 1 2540 3550n
levelinfo -pg 1 0 200 610 1470 2960 3140
pagesize -pg 1 -db -bbox -sgen -70 0 3260 5860
",
   "No Loops_ScaleFactor":"0.132423",
   "No Loops_TopLeft":"-4886,0",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layers":"/rst_ps7_0_100M_peripheral_reset:true|/BigBRAM2/mayo_bram_arbiter2_0_BRAM_rst:true|/processing_system7_0_FCLK_CLK0:true|/clk_0_1:true|/mayo_axi_litev3_0_o_interrupt:true|/SmallBRAM/mayo_bram_arbiter2_0_BRAM_rst:true|/SmallBRAM/mayo_bram_arbiter2_1_BRAM_rst:true|/BigBRAM1/mayo_bram_arbiter2_1_BRAM_rst:true|/processing_system7_0_FCLK_RESET0_N:true|/BigBRAM2/mayo_bram_arbiter2_1_BRAM_rst:true|/rst_ps7_0_100M_peripheral_aresetn:true|/BigBRAM2/mayo_bram_arbiter2_b_BRAM_rst:true|/SmallBRAM/mayo_bram_arbiter2_b_BRAM_rst:true|/BigBRAM2/mayo_bram_arbiter2_a_BRAM_rst:true|/SmallBRAM/mayo_bram_arbiter2_a_BRAM_rst:true|/rst_0_1:true|/axi_bram_ctrl_0_bram_rst_a:true|/BigBRAM1/mayo_bram_arbiter2_a_BRAM_rst:true|/axi_bram_ctrl_0_bram_clk_a:true|",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 5 -x 3440 -y 6260 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 5 -x 3440 -y 6280 -defaultsOSRD
preplace port clk -pg 1 -lvl 0 -x 0 -y 5130 -defaultsOSRD
preplace port rst -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace inst BigBRAM1 -pg 1 -lvl 4 -x 3240 -y 3130 -swap {32 1 2 3 4 5 6 7 40 9 10 11 12 13 14 15 48 17 18 19 20 21 22 23 64 25 26 27 28 29 30 31 24 33 34 35 36 37 38 39 72 41 42 43 44 45 46 47 56 49 50 51 52 53 54 55 80 57 58 59 60 61 62 63 8 65 66 67 68 69 70 71 16 73 74 75 76 77 78 79 0 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 127 125 126 129 128} -defaultsOSRD -pinY BRAM_Sign 80L -pinY BRAM_Add_vec 100L -pinY BRAM_Lin 200L -pinY BRAM_Add_oil 240L -pinY BRAM_P1P1T 60L -pinY BRAM_Sam_oil 260L -pinY BRAM_Red 220L -pinY BRAM_Sam 280L -pinY BRAM_Memcpy0 20L -pinY BRAM_Memcpy1 40L -pinY BRAM_Hash 0L -pinY S_AXI 300L -pinY clk_0 320L -pinY zero0 380L -pinBusY zero4 340L -pinBusY zero32 360L -pinY s_axi_aclk 420L -pinY s_axi_aresetn 400L
preplace inst BigBRAM2 -pg 1 -lvl 4 -x 3240 -y 500 -swap {48 1 2 3 4 5 6 7 56 9 10 11 12 13 14 15 32 17 18 19 20 21 22 23 40 25 26 27 28 29 30 31 16 33 34 35 36 37 38 39 24 41 42 43 44 45 46 47 64 49 50 51 52 53 54 55 0 57 58 59 60 61 62 63 72 65 66 67 68 69 70 71 8 73 74 75 76 77 78 79 80 83 81 82} -defaultsOSRD -pinY BRAM_Lin 2400L -pinY BRAM_Lin1 2420L -pinY BRAM_Add_vec 2360L -pinY BRAM_Add_vec1 2380L -pinY BRAM_Sign 1000L -pinY BRAM_Sign1 1020L -pinY BRAM_Neg 2440L -pinY BRAM_Memcpy0 0L -pinY BRAM_Red_ext1 2460L -pinY BRAM_P1P1T 640L -pinY clk 2480L -pinY Zero0 2540L -pinBusY Zero4 2500L -pinBusY Zero32 2520L
preplace inst Ground0 -pg 1 -lvl 3 -x 1700 -y 6140 -defaultsOSRD -pinBusY dout 0R
preplace inst Ground32 -pg 1 -lvl 3 -x 1700 -y 4980 -defaultsOSRD -pinBusY dout 0R
preplace inst Ground4 -pg 1 -lvl 3 -x 1700 -y 4880 -defaultsOSRD -pinBusY dout 0R
preplace inst LInear_Combination -pg 1 -lvl 3 -x 1700 -y 3290 -swap {24 1 2 3 4 5 6 7 32 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 0 25 26 27 28 29 30 31 8 33 34 35 36 37 38 39 47 48 44 43 42 49 41 46 45 40} -defaultsOSRD -pinY BRAM_O_LinArb0a 120R -pinY BRAM_O_LinArb0b 140R -pinY BRAM_O_LinArb1a 40R -pinY BRAM_O_LinArb2a 0R -pinY BRAM_O_LinArb2b 20R -pinY clk_0 120L -pinY rst_0 140L -pinY i_enable 60L -pinY o_done 160R -pinY i_bram_halt 40L -pinBusY i_vec_addr 160L -pinBusY i_coeffs_addr 20L -pinBusY i_out_addr 100L -pinBusY i_len 80L -pinBusY bram_sel 0L
preplace inst MAYO_P1P1T_0 -pg 1 -lvl 3 -x 1700 -y 1060 -swap {8 1 2 3 4 5 6 7 0 9 10 11 12 13 14 15 16 17 23 19 22 21 20 18} -defaultsOSRD -pinY BRAM_P1P1T1b 100R -pinY BRAM_P1P1T2a 80R -pinY clk 0L -pinY rst 20L -pinY enable 120L -pinY o_done 120R -pinBusY i_src_adr 100L -pinBusY i_dsta_adr 80L -pinBusY i_dstb_adr 60L -pinY i_ji_equal 40L
preplace inst SmallBRAM -pg 1 -lvl 4 -x 3240 -y 3640 -swap {16 1 2 3 4 5 6 7 24 9 10 11 12 13 14 15 8 17 18 19 20 21 22 23 32 25 26 27 28 29 30 31 40 33 34 35 36 37 38 39 61 41 42 43 44 45 46 47 69 49 50 51 52 53 54 55 56 57 58 59 60 93 62 63 64 65 66 67 68 101 70 71 72 73 74 75 76 117 78 79 80 81 82 83 84 48 86 87 88 89 90 91 92 109 94 95 96 97 98 99 100 77 102 103 104 105 106 107 108 85 110 111 112 113 114 115 116 0 118 119 120 121 122 123 124 125 127 126 128} -defaultsOSRD -pinY BRAM_Sign 40L -pinY BRAM_Add_vec 60L -pinY BRAM_Sign1 20L -pinY BRAM_Lin 80L -pinY BRAM_Lin1 100L -pinY BRAM_Add_oil 580L -pinY BRAM_Add_oil1 600L -pinY BRAM_P1P1T 140L -pinY BRAM_Sam_oil 1080L -pinY BRAM_Sam_oil1 1100L -pinY BRAM_Sam_vin 1920L -pinY BRAM_Red 120L -pinY BRAM_Sam 1600L -pinY BRAM_Red_ext 820L -pinY BRAM_Red_ext1 840L -pinY BRAM_Hash 0L -pinY clk_0 1940L -pinBusY zero 1980L -pinBusY zero4 1960L -pinY zero0 2000L
preplace inst TRNG -pg 1 -lvl 2 -x 790 -y 5090 -swap {5 6 2 3 4 1 21 0 8 9 10 14 17 16 15 11 12 7 18 19 20 13} -defaultsOSRD -pinY clk 40L -pinY rst 60L -pinBusY o_trng0_data 0R -pinY o_trng0_valid 20R -pinY o_trng0_done 40R -pinY i_trng0_r 20L -pinY i_trng0_w 240L -pinBusY i_trng0_data 0L -pinBusY o_trng1_data 140R -pinY o_trng1_valid 160R -pinY o_trng1_done 180R -pinY i_trng_sel 160L -pinY i_trng1_r 220L -pinY i_trng1_w 200L -pinBusY i_trng1_data1 180L -pinBusY In1 100L -pinY i_trng2_r 120L -pinY i_trng2_w 80L -pinBusY o_trng2_data 200R -pinY o_trng2_valid 220R -pinY o_trng2_done 240R -pinBusY i_trng2_data 140L
preplace inst add_vectors -pg 1 -lvl 3 -x 1700 -y 2860 -swap {24 1 2 3 4 5 6 7 16 9 10 11 12 13 14 15 0 17 18 19 20 21 22 23 8 25 26 27 28 29 30 31 34 35 33 36 40 37 32 39 38} -defaultsOSRD -pinY BRAM_O_Add0A 120R -pinY BRAM_O_Add1A 100R -pinY BRAM_O_Add2A 0R -pinY BRAM_O_Add2B 20R -pinY clk_0 40L -pinY rst_0 60L -pinY i_enable 20L -pinBusY i_v1_addr 80L -pinBusY i_v2_addr 140L -pinBusY i_out_addr 100L -pinBusY i_bram_sel 0L -pinY o_done 140R -pinBusY bram_sel 120L
preplace inst hash -pg 1 -lvl 3 -x 1700 -y 90 -swap {8 1 2 3 4 5 6 7 0 9 10 11 12 13 14 15 18 19 25 22 21 17 16 24 23 20} -defaultsOSRD -pinY BRAM_HashSmall 100R -pinY BRAM_HashBig 80R -pinY clk 40L -pinY rst 60L -pinY i_key_en 140L -pinBusY i_key_mlen 120L -pinBusY i_key_olen 100L -pinBusY i_key_write_adr 20L -pinBusY i_key_read_adr 0L -pinY o_key_done 140R -pinY o_key_dyn_done 120R -pinY bram_sel 80L
preplace inst mayo_add_oil_0 -pg 1 -lvl 3 -x 1700 -y 4200 -swap {8 1 2 3 4 5 6 7 16 9 10 11 12 13 14 15 0 17 18 19 20 21 22 23 25 26 24 27} -defaultsOSRD -pinY BRAM_Add_oil0a 20R -pinY BRAM_Add_oil0b 40R -pinY BRAM_Add_oil1a 0R -pinY clk 20L -pinY rst 40L -pinY i_enable 0L -pinY o_done 60R
preplace inst mayo_negate_0 -pg 1 -lvl 3 -x 1700 -y 3900 -swap {0 1 2 3 4 5 6 7 9 10 12 11 8 13} -defaultsOSRD -pinY BRAM_Negate 0R -pinY i_clk 20L -pinY rst 40L -pinY i_enable 80L -pinBusY i_len 60L -pinBusY i_adr 0L -pinY o_done 80R
preplace inst mayo_reduce_0 -pg 1 -lvl 3 -x 1700 -y 3680 -swap {8 1 2 3 4 5 6 7 0 9 10 11 12 13 14 15 20 21 19 17 16 18 22} -defaultsOSRD -pinY BRAM_Red0 80R -pinY BRAM_Red1 0R -pinY i_clk 80L -pinY rst 100L -pinY i_enable 60L -pinY i_bram_sel 20L -pinBusY i_len 0L -pinBusY i_adr 40L -pinY o_done 100R
preplace inst mayo_reduce_extension_0 -pg 1 -lvl 3 -x 1700 -y 4440 -swap {8 1 2 3 4 5 6 7 16 9 10 11 12 13 14 15 0 17 18 19 20 21 22 23 28 29 26 27 25 24} -defaultsOSRD -pinY BRAM_Red_Exta 20R -pinY BRAM_Red_Extb 40R -pinY BRAM_Red_Extc 0R -pinY clk 60L -pinY rst 80L -pinY en 40L -pinY o_done 60R -pinBusY i_input_adr 20L -pinBusY i_output_adr 0L
preplace inst mayo_sample_oil_0 -pg 1 -lvl 3 -x 1700 -y 4700 -swap {8 1 2 3 4 5 6 7 16 9 10 11 12 13 14 15 0 17 18 19 20 21 22 23 25 26 24 27 28} -defaultsOSRD -pinY BRAM_Sample_oil0a 20R -pinY BRAM_Sample_oil0b 40R -pinY BRAM_Sample_oil1a 0R -pinY clk 20L -pinY rst 40L -pinY en 0L -pinY o_ret 60R -pinY o_done 80R
preplace inst mayo_sample_oil_space_0 -pg 1 -lvl 3 -x 1700 -y 5220 -swap {8 1 2 3 4 5 6 7 0 9 10 11 12 13 14 15 26 27 18 19 17 16 28 24 23 20 21 25 22} -defaultsOSRD -pinY BRAM_Sama 20R -pinY BRAM_Samb 0R -pinY i_clk 120L -pinY rst 140L -pinY i_enable 40L -pinY o_done 40R -pinBusY i_oil_addr 20L -pinY i_mode 0L -pinY o_trng_r 140R -pinY o_trng_w 120R -pinBusY o_trng_data 100R -pinBusY i_trng_data 60L -pinY i_trng_valid 80L -pinY i_trng_done 100L -pinY o_trng_sel 80R
preplace inst mayo_sample_vinegar_0 -pg 1 -lvl 3 -x 1700 -y 5560 -swap {0 1 2 3 4 5 6 7 17 18 9 11 8 15 13 19 10 12 16 14} -defaultsOSRD -pinY BRAM_Sam_vin0a 0R -pinY clk 100L -pinY rst 120L -pinY en 20L -pinY o_done 20R -pinBusY i_input_adr 0L -pinY o_trng_r 100R -pinY o_trng_w 60R -pinBusY o_trng_data 120R -pinBusY i_trng_data 40L -pinY i_trng_valid 60L -pinY i_trng_done 80L -pinY o_trng_sel 80R
preplace inst memcpy_0 -pg 1 -lvl 3 -x 1700 -y 420 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 17 18 16 23 21 20 22 19} -defaultsOSRD -pinY BRAM_Src_PORTA 80R -pinY BRAM_Dest_PORTB 100R -pinY clk 20L -pinY rst 40L -pinY start 0L -pinBusY i_src_adr 120L -pinBusY i_dst_adr 100L -pinBusY i_len 80L -pinY o_done 120R -pinBusY i_mem_port_sel 60L
preplace inst memcpy_1 -pg 1 -lvl 3 -x 1700 -y 740 -swap {8 1 2 3 4 5 6 7 0 9 10 11 12 13 14 15 17 18 16 23 21 20 22 19} -defaultsOSRD -pinY BRAM_Src_PORTA 100R -pinY BRAM_Dest_PORTB 0R -pinY clk 20L -pinY rst 40L -pinY start 0L -pinBusY i_src_adr 120L -pinBusY i_dst_adr 100L -pinBusY i_len 80L -pinY o_done 120R -pinBusY i_mem_port_sel 60L
preplace inst processing_system7_0 -pg 1 -lvl 2 -x 790 -y 6180 -swap {23 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 27 17 18 19 20 21 22 16 24 25 26 0 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 68 71 72 70 69 67 66} -defaultsOSRD -pinY DDR 80R -pinY FIXED_IO 100R -pinY USBIND_0 20R -pinY M_AXI_GP0 0R -pinY TTC0_WAVE0_OUT 160R -pinY TTC0_WAVE1_OUT 180R -pinY TTC0_WAVE2_OUT 200R -pinY M_AXI_GP0_ACLK 20L -pinBusY IRQ_F2P 0L -pinY FCLK_CLK0 140R -pinY FCLK_RESET0_N 120R
preplace inst mayo_axi_litev3_0 -pg 1 -lvl 4 -x 3240 -y 5820 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 33 22 23 20 24 31 26 29 28 27 30 35 25 34 32} -defaultsOSRD -pinY S00_AXI 20L -pinY o_Keygen_en 20R -pinY o_Signing_en 340R -pinY o_Verification_en 40R -pinY o_Debug 60R -pinY o_Expose 0R -pinY o_irq_en 80R -pinY i_Keygen_done 140L -pinY i_Signing_done 40L -pinY i_Verification_done 100L -pinY i_Keygen_busy 80L -pinY i_Signing_busy 60L -pinY i_Verification_busy 120L -pinBusY i_error 340L -pinY o_interrupt 320R -pinY s00_axi_aclk 180L -pinY s00_axi_aresetn 160L
preplace inst ps7_0_axi_periph -pg 1 -lvl 3 -x 1700 -y 5820 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 59 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 39 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 99 95 100 96 101 97 102 98} -defaultsOSRD -pinY S00_AXI 0L -pinY M00_AXI 20R -pinY M01_AXI 0R -pinY ACLK 100L -pinY ARESETN 20L -pinY S00_ACLK 120L -pinY S00_ARESETN 40L -pinY M00_ACLK 140L -pinY M00_ARESETN 60L -pinY M01_ACLK 160L -pinY M01_ARESETN 80L
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -x 200 -y 5960 -swap {4 0 1 2 3 6 7 5 9 8} -defaultsOSRD -pinY slowest_sync_clk 80L -pinY ext_reset_in 0L -pinY aux_reset_in 20L -pinY mb_debug_sys_rst 40L -pinY dcm_locked 60L -pinY mb_reset 20R -pinBusY bus_struct_reset 40R -pinBusY peripheral_reset 0R -pinBusY interconnect_aresetn 80R -pinBusY peripheral_aresetn 60R
preplace inst xlconcat_0 -pg 1 -lvl 3 -x 1700 -y 6380 -defaultsOSRD -pinBusY In0 0L -pinBusY In1 100L -pinBusY dout 0R
preplace inst xlconstant_0 -pg 1 -lvl 2 -x 790 -y 6480 -defaultsOSRD -pinBusY dout 0R
preplace inst MAYO_SIGNING_FSM_0 -pg 1 -lvl 3 -x 1700 -y 1500 -swap {32 1 2 3 4 5 6 7 24 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 0 25 26 27 28 29 30 31 8 33 34 35 36 37 38 39 62 69 74 80 72 73 75 85 76 84 52 58 59 68 67 66 71 70 43 42 65 82 104 79 81 98 95 97 96 116 64 63 61 60 41 57 56 55 54 53 50 49 48 51 47 46 45 44 105 118 103 99 102 108 106 101 117 109 112 110 40 114 111 78 83 77 90 107 88 87 93 92 94 115 86 89 100 91 113} -defaultsOSRD -pinY BRAM_Sign0a 80R -pinY BRAM_Sign0b 60R -pinY BRAM_Sign1a 40R -pinY BRAM_Sign2a 0R -pinY BRAM_Sign2b 20R -pinY clk 980L -pinY rst 1000L -pinY i_enable 1020L -pinY i_secret 1040L -pinY o_done 520R -pinY o_busy 540R -pinBusY o_err 560R -pinY o_trng_r 720R -pinY o_trng_w 580R -pinBusY o_trng_data 700R -pinBusY i_trng_data 920L -pinY i_trng_valid 940L -pinY i_trng_done 960L -pinY o_hash_en 460R -pinBusY o_hash_mlen 440R -pinBusY o_hash_olen 420R -pinBusY o_hash_write_adr 500R -pinBusY o_hash_read_adr 480R -pinY i_hash_done 60L -pinY i_hash_dyn_done 40L -pinY o_hash_memsel 400R -pinY o_sam_enable 680R -pinY i_sam_done 1120L -pinY o_sam_mode 640R -pinBusY o_sam_oil_addr 660R -pinY o_red_enable 960R -pinBusY o_red_len 900R -pinBusY o_red_adr 940R -pinY o_red_bram_sel 920R -pinY i_red_done 1200L -pinY o_memcpy_start 380R -pinBusY o_memcpy_src_adr 360R -pinBusY o_memcpy_dst_adr 340R -pinBusY o_memcpy_len 320R -pinY i_memcpy_done 20L -pinBusY o_memcpy_mem_port_sel 300R -pinY o_memcpy1_start 280R -pinBusY o_memcpy1_src_adr 260R -pinBusY o_memcpy1_dst_adr 240R -pinBusY o_memcpy1_len 220R -pinY i_memcpy1_done 80L -pinBusY o_memcpy1_mem_port_sel 200R -pinY o_p1p1t_enable 180R -pinY i_p1p1t_done 100L -pinBusY o_p1p1t_src_adr 160R -pinBusY o_p1p1t_dsta_adr 140R -pinBusY o_p1p1t_dstb_adr 120R -pinY o_p1p1t_ji_equal 100R -pinY o_lin_enable 1060R -pinY i_lin_done 1220L -pinY o_lin_bram_halt 1040R -pinBusY o_lin_vec_addr 980R -pinBusY o_lin_coeffs_addr 1020R -pinBusY o_lin_out_addr 1100R -pinBusY o_lin_len 1080R -pinBusY o_lin_demux_bram_sel 1000R -pinY o_add_enable 1220R -pinBusY o_add_v1_addr 1120R -pinBusY o_add_v2_addr 1180R -pinBusY o_add_out_addr 1140R -pinY i_add_done 0L -pinBusY o_add_bram_sel 1200R -pinBusY o_add_demux_bram_sel 1160R -pinY o_sam_vin_en 620R -pinY i_sam_vin_done 1060L -pinBusY o_sam_vin_input_adr 600R -pinY o_red_ext_en 800R -pinY i_red_ext_done 1140L -pinBusY o_red_ext_input_adr 780R -pinBusY o_red_ext_output_adr 760R -pinY o_neg_enable 860R -pinBusY o_neg_len 840R -pinBusY o_neg_adr 880R -pinY i_neg_done 1180L -pinY o_sam_oil_en 740R -pinY i_sam_oil_ret 1080L -pinY i_sam_oil_done 1100L -pinY o_add_oil_enable 820R -pinY i_add_oil_done 1160L
preplace netloc Ground0_dout 1 3 1 2880 3040n
preplace netloc Ground32_dout 1 3 1 2980 3020n
preplace netloc Ground4_dout 1 3 1 2960 3000n
preplace netloc MAYO_P1P1T_0_o_done 1 2 2 1360 1000 1980
preplace netloc MAYO_SIGNING_FSM_0_o_add_bram_sel 1 2 2 1480 2800 1940
preplace netloc MAYO_SIGNING_FSM_0_o_add_demux_bram_sel 1 2 2 1460 3070 1980
preplace netloc MAYO_SIGNING_FSM_0_o_add_enable 1 2 2 1460 2780 1920
preplace netloc MAYO_SIGNING_FSM_0_o_add_oil_enable 1 2 2 1480 4100 2340
preplace netloc MAYO_SIGNING_FSM_0_o_add_out_addr 1 2 2 1440 3090 2000
preplace netloc MAYO_SIGNING_FSM_0_o_add_v1_addr 1 2 2 1420 3110 2020
preplace netloc MAYO_SIGNING_FSM_0_o_add_v2_addr 1 2 2 1480 3050 1960
preplace netloc MAYO_SIGNING_FSM_0_o_done 1 3 1 2680 2020n
preplace netloc MAYO_SIGNING_FSM_0_o_err 1 2 2 1480 6320 2600
preplace netloc MAYO_SIGNING_FSM_0_o_hash_en 1 2 2 1480 280 2640
preplace netloc MAYO_SIGNING_FSM_0_o_hash_memsel 1 2 2 1420 340 2380
preplace netloc MAYO_SIGNING_FSM_0_o_hash_mlen 1 2 2 1460 300 2600
preplace netloc MAYO_SIGNING_FSM_0_o_hash_olen 1 2 2 1440 320 2400
preplace netloc MAYO_SIGNING_FSM_0_o_hash_read_adr 1 2 2 1100 30 2680
preplace netloc MAYO_SIGNING_FSM_0_o_hash_write_adr 1 2 2 1080 10 2720
preplace netloc MAYO_SIGNING_FSM_0_o_lin_bram_halt 1 2 2 1440 3190 2100
preplace netloc MAYO_SIGNING_FSM_0_o_lin_coeffs_addr 1 2 2 1460 3210 2120
preplace netloc MAYO_SIGNING_FSM_0_o_lin_demux_bram_sel 1 2 2 1480 3230 2140
preplace netloc MAYO_SIGNING_FSM_0_o_lin_enable 1 2 2 1420 3170 2080
preplace netloc MAYO_SIGNING_FSM_0_o_lin_len 1 2 2 1400 3150 2060
preplace netloc MAYO_SIGNING_FSM_0_o_lin_out_addr 1 2 2 1380 3130 2040
preplace netloc MAYO_SIGNING_FSM_0_o_lin_vec_addr 1 2 2 1480 3520 2160
preplace netloc MAYO_SIGNING_FSM_0_o_memcpy1_dst_adr 1 2 2 1460 940 2080
preplace netloc MAYO_SIGNING_FSM_0_o_memcpy1_len 1 2 2 1440 960 2060
preplace netloc MAYO_SIGNING_FSM_0_o_memcpy1_mem_port_sel 1 2 2 1420 980 2040
preplace netloc MAYO_SIGNING_FSM_0_o_memcpy1_src_adr 1 2 2 1480 920 2120
preplace netloc MAYO_SIGNING_FSM_0_o_memcpy1_start 1 2 2 1480 680 2160
preplace netloc MAYO_SIGNING_FSM_0_o_memcpy_dst_adr 1 2 2 1460 620 2320
preplace netloc MAYO_SIGNING_FSM_0_o_memcpy_len 1 2 2 1440 640 2300
preplace netloc MAYO_SIGNING_FSM_0_o_memcpy_mem_port_sel 1 2 2 1420 660 2280
preplace netloc MAYO_SIGNING_FSM_0_o_memcpy_src_adr 1 2 2 1480 600 2340
preplace netloc MAYO_SIGNING_FSM_0_o_memcpy_start 1 2 2 1480 360 2360
preplace netloc MAYO_SIGNING_FSM_0_o_neg_adr 1 2 2 1480 3840 2280
preplace netloc MAYO_SIGNING_FSM_0_o_neg_enable 1 2 2 1480 4040 2300
preplace netloc MAYO_SIGNING_FSM_0_o_neg_len 1 2 2 1460 4080 2320
preplace netloc MAYO_SIGNING_FSM_0_o_p1p1t_dsta_adr 1 2 2 1440 1320 1960
preplace netloc MAYO_SIGNING_FSM_0_o_p1p1t_dstb_adr 1 2 2 1420 1340 1940
preplace netloc MAYO_SIGNING_FSM_0_o_p1p1t_enable 1 2 2 1480 1240 2020
preplace netloc MAYO_SIGNING_FSM_0_o_p1p1t_ji_equal 1 2 2 1380 1360 1920
preplace netloc MAYO_SIGNING_FSM_0_o_p1p1t_src_adr 1 2 2 1460 1260 1980
preplace netloc MAYO_SIGNING_FSM_0_o_red_adr 1 2 2 1440 3560 2200
preplace netloc MAYO_SIGNING_FSM_0_o_red_bram_sel 1 2 2 1460 3580 2220
preplace netloc MAYO_SIGNING_FSM_0_o_red_enable 1 2 2 1420 3540 2180
preplace netloc MAYO_SIGNING_FSM_0_o_red_ext_en 1 2 2 1440 4120 2360
preplace netloc MAYO_SIGNING_FSM_0_o_red_ext_input_adr 1 2 2 1460 4320 2380
preplace netloc MAYO_SIGNING_FSM_0_o_red_ext_output_adr 1 2 2 1480 4340 2400
preplace netloc MAYO_SIGNING_FSM_0_o_red_len 1 2 2 1480 3600 2240
preplace netloc MAYO_SIGNING_FSM_0_o_sam_enable 1 2 2 1400 5080 2480
preplace netloc MAYO_SIGNING_FSM_0_o_sam_mode 1 2 2 1480 5120 2520
preplace netloc MAYO_SIGNING_FSM_0_o_sam_oil_addr 1 2 2 1440 5100 2500
preplace netloc MAYO_SIGNING_FSM_0_o_sam_oil_en 1 2 2 1420 4360 2420
preplace netloc MAYO_SIGNING_FSM_0_o_sam_vin_en 1 2 2 1420 5140 2540
preplace netloc MAYO_SIGNING_FSM_0_o_sam_vin_input_adr 1 2 2 1460 5160 2560
preplace netloc MAYO_SIGNING_FSM_0_o_trng_data 1 1 3 580 5030 1120J 5060 2460
preplace netloc MAYO_SIGNING_FSM_0_o_trng_r 1 1 3 400 5010 1140J 5040 2440
preplace netloc MAYO_SIGNING_FSM_0_o_trng_w 1 1 3 580 5420 NJ 5420 2580
preplace netloc TRNG_o_trng0_data 1 2 1 1020 2420n
preplace netloc TRNG_o_trng0_done 1 2 1 1060 2460n
preplace netloc TRNG_o_trng0_valid 1 2 1 1040 2440n
preplace netloc TRNG_o_trng1_data 1 2 1 1140 5230n
preplace netloc TRNG_o_trng1_done 1 2 1 1060 5270n
preplace netloc TRNG_o_trng1_valid 1 2 1 1120 5250n
preplace netloc TRNG_o_trng2_data 1 2 1 1040 5290n
preplace netloc TRNG_o_trng2_done 1 2 1 1000 5330n
preplace netloc TRNG_o_trng2_valid 1 2 1 1020 5310n
preplace netloc clk_0_1 1 0 4 NJ 5130 400 5380 1080 1300 2800
preplace netloc hash_o_key_done 1 2 2 1420 1380 2140
preplace netloc hash_o_key_dyn_done 1 2 2 1440 1400 2260
preplace netloc i_trng1_data1_1 1 1 3 520 5480 NJ 5480 1960
preplace netloc i_trng1_r_1 1 1 3 560 5440 NJ 5440 1920
preplace netloc mayo_add_oil_0_o_done 1 2 2 1300 4140 1920
preplace netloc mayo_add_vectors_0_o_done 1 2 2 1480 1440 2260
preplace netloc mayo_linear_combinat_0_o_done 1 2 2 1360 3500 1920
preplace netloc mayo_negate_0_o_done 1 2 2 1320 4060 1920
preplace netloc mayo_reduce_0_o_done 1 2 2 1340 3620 1920
preplace netloc mayo_reduce_extension_0_o_done 1 2 2 1280 4380 1920
preplace netloc mayo_sample_oil_0_o_done 1 2 2 1240 4600 1940
preplace netloc mayo_sample_oil_0_o_ret 1 2 2 1220 4620 1920
preplace netloc mayo_sample_oil_space_0_o_done 1 2 2 1260 4580 1960
preplace netloc mayo_sample_oil_space_0_o_trng_sel 1 1 3 500 5500 NJ 5500 1980
preplace netloc mayo_sample_oil_space_0_o_trng_w 1 1 3 540 5460 NJ 5460 1940
preplace netloc mayo_sample_vinegar_0_o_done 1 2 2 1200 4640 2000
preplace netloc mayo_sample_vinegar_0_o_trng_data 1 1 3 480 5740 NJ 5740 1920
preplace netloc mayo_sample_vinegar_0_o_trng_r 1 1 3 460 6040 NJ 6040 1940
preplace netloc mayo_sample_vinegar_0_o_trng_sel 1 1 3 440 6060 NJ 6060 1960
preplace netloc mayo_sample_vinegar_0_o_trng_w 1 1 3 420 6080 NJ 6080 1980
preplace netloc memcpy_0_o_done 1 2 2 1460 1420 2100
preplace netloc memcpy_1_o_done 1 2 2 1400 1280 2000
preplace netloc processing_system7_0_FCLK_CLK0 1 0 4 20 6100 440 6100 1060 6300 3060
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 3 20 5900 NJ 5900 1000
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 3 NJ 6020 1080 6200 3040
preplace netloc xlconcat_0_dout 1 3 1 3080 6160n
preplace netloc xlconstant_0_dout 1 2 1 N 6480
preplace netloc MAYO_SIGNING_FSM_0_o_busy 1 3 1 2640 2040n
preplace netloc mayo_axi_litev3_0_o_interrupt 1 1 4 580 6120 1020J 6240 NJ 6240 3420
preplace netloc rst_ps7_0_100M_peripheral_reset 1 1 2 380 5400 1100
preplace netloc mayo_axi_litev3_0_o_Signing_en 1 2 3 1160 6220 NJ 6220 3400
preplace netloc mayo_axi_litev3_0_o_Expose 1 2 3 1180 5760 NJ 5760 3420
preplace netloc mayo_negate_0_BRAM_Negate 1 3 1 2720 2940n
preplace netloc mayo_add_oil_0_BRAM_Add_oil0a 1 3 1 N 4220
preplace netloc hash_BRAM_HashBig 1 3 1 3080 170n
preplace netloc mayo_add_oil_0_BRAM_Add_oil0b 1 3 1 N 4240
preplace netloc mayo_add_oil_0_BRAM_Add_oil1a 1 3 1 2840 3370n
preplace netloc BRAM_Add_vec_1 1 3 1 2740 2980n
preplace netloc BRAM_Lin_1 1 3 1 2700 3410n
preplace netloc BRAM_Lin1_1 1 3 1 2660 3430n
preplace netloc LInear_Combination_BRAM_O_LinArb1a 1 3 1 N 3330
preplace netloc LInear_Combination_BRAM_O_LinArb2a 1 3 1 2620 2900n
preplace netloc LInear_Combination_BRAM_O_LinArb2b 1 3 1 2660 2920n
preplace netloc MAYO_SIGNING_FSM_0_BRAM_Sign2b 1 3 1 N 1520
preplace netloc memcpy_1_BRAM_Src_PORTA 1 3 1 3040 840n
preplace netloc MAYO_P1P1T_0_BRAM_P1P1T2a 1 3 1 N 1140
preplace netloc MAYO_P1P1T_0_BRAM_P1P1T1a 1 3 1 3000 1160n
preplace netloc MAYO_SIGNING_FSM_0_BRAM_Sign0a 1 3 1 2820 1580n
preplace netloc MAYO_SIGNING_FSM_0_BRAM_Sign0b 1 3 1 2860 1560n
preplace netloc MAYO_SIGNING_FSM_0_BRAM_Sign2a 1 3 1 N 1500
preplace netloc MAYO_SIGNING_FSM_0_BRAM_Sign1a 1 3 1 2900 1540n
preplace netloc add_vectors_BRAM_O_Add1A 1 3 1 2700 2960n
preplace netloc add_vectors_BRAM_O_Add2A 1 3 1 N 2860
preplace netloc add_vectors_BRAM_O_Add2B 1 3 1 N 2880
preplace netloc hash_BRAM_HashSmall 1 3 1 3020 190n
preplace netloc mayo_reduce_0_BRAM_Red0 1 3 1 N 3760
preplace netloc mayo_reduce_0_BRAM_Red1 1 3 1 2780 3350n
preplace netloc mayo_reduce_extension_0_BRAM_Red_Exta 1 3 1 N 4460
preplace netloc mayo_reduce_extension_0_BRAM_Red_Extb 1 3 1 N 4480
preplace netloc mayo_reduce_extension_0_BRAM_Red_Extc 1 3 1 2760 2960n
preplace netloc mayo_sample_oil_0_BRAM_Sample_oil0a 1 3 1 N 4720
preplace netloc mayo_sample_oil_0_BRAM_Sample_oil0b 1 3 1 N 4740
preplace netloc mayo_sample_oil_0_BRAM_Sample_oil1a 1 3 1 2900 3390n
preplace netloc mayo_sample_oil_space_0_BRAM_Sama 1 3 1 N 5240
preplace netloc mayo_sample_oil_space_0_BRAM_Samb 1 3 1 2920 3410n
preplace netloc mayo_sample_vinegar_0_BRAM_Sam_vin0a 1 3 1 N 5560
preplace netloc memcpy_0_BRAM_Dest_PORTB 1 3 1 3060 520n
preplace netloc memcpy_0_BRAM_Src_PORTA 1 3 1 N 500
preplace netloc processing_system7_0_M_AXI_GP0 1 2 1 1040 5820n
preplace netloc ps7_0_axi_periph_M00_AXI 1 3 1 N 5840
preplace netloc processing_system7_0_DDR 1 2 3 NJ 6260 NJ 6260 NJ
preplace netloc processing_system7_0_FIXED_IO 1 2 3 NJ 6280 NJ 6280 NJ
preplace netloc ps7_0_axi_periph_M01_AXI 1 3 1 2940 3430n
levelinfo -pg 1 0 200 790 1700 3240 3440
pagesize -pg 1 -db -bbox -sgen -70 0 3560 6540
",
   "Reduced Jogs_ScaleFactor":"0.508681",
   "Reduced Jogs_TopLeft":"-67,4618",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 6 -x 3020 -y 3610 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 3020 -y 4100 -defaultsOSRD
preplace inst Ground0 -pg 1 -lvl 2 -x 630 -y 3460 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 240 -y 3820 -swap {23 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 27 17 18 19 20 21 22 16 24 25 26 0 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 68 71 72 70 69 67 66} -defaultsOSRD
preplace inst mayo_axi_litev3_0 -pg 1 -lvl 3 -x 1050 -y 3490 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 33 22 23 20 24 28 26 31 30 27 29 35 25 34 32} -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 630 -y 3820 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -x 240 -y 4070 -swap {4 0 1 2 3 6 7 5 9 8} -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 2 -x 630 -y 3590 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 240 -y 3600 -defaultsOSRD
preplace inst BigBRAM1 -pg 1 -lvl 5 -x 2860 -y 3350 -defaultsOSRD
preplace inst BigBRAM2 -pg 1 -lvl 5 -x 2860 -y 2010 -swap {16 1 2 3 4 5 6 7 24 9 10 11 12 13 14 15 48 17 18 19 20 21 22 23 56 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 64 49 50 51 52 53 54 55 0 57 58 59 60 61 62 63 72 65 66 67 68 69 70 71 8 73 74 75 76 77 78 79 81 80 82 83} -defaultsOSRD
preplace inst Ground1 -pg 1 -lvl 4 -x 1720 -y 990 -defaultsOSRD
preplace inst Ground32 -pg 1 -lvl 4 -x 1720 -y 1190 -defaultsOSRD
preplace inst Ground4 -pg 1 -lvl 4 -x 1720 -y 1090 -defaultsOSRD
preplace inst LInear_Combination -pg 1 -lvl 4 -x 1720 -y 210 -swap {16 1 2 3 4 5 6 7 24 9 10 11 12 13 14 15 32 17 18 19 20 21 22 23 0 25 26 27 28 29 30 31 8 33 34 35 36 37 38 39 40 41 49 43 48 47 46 45 44 42} -defaultsOSRD
preplace inst MAYO_P1P1T_0 -pg 1 -lvl 4 -x 1720 -y 3530 -swap {8 1 2 3 4 5 6 7 0 9 10 11 12 13 14 15 16 17 23 19 22 21 20 18} -defaultsOSRD
preplace inst MAYO_SIGNING_FSM_0 -pg 1 -lvl 4 -x 1720 -y 2500 -defaultsOSRD
preplace inst SmallBRAM -pg 1 -lvl 5 -x 2860 -y 3860 -defaultsOSRD
preplace inst TRNG -pg 1 -lvl 3 -x 1050 -y 4890 -defaultsOSRD
preplace inst add_vectors -pg 1 -lvl 4 -x 1720 -y 1410 -swap {16 1 2 3 4 5 6 7 24 9 10 11 12 13 14 15 0 17 18 19 20 21 22 23 8 25 26 27 28 29 30 31 34 33 32 38 40 37 36 39 35} -defaultsOSRD
preplace inst hash -pg 1 -lvl 4 -x 1720 -y 1660 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 17 16 25 21 20 18 19 24 23 22} -defaultsOSRD
preplace inst mayo_add_oil_0 -pg 1 -lvl 4 -x 1720 -y 3800 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 25 24 26 27} -defaultsOSRD
preplace inst mayo_negate_0 -pg 1 -lvl 4 -x 1720 -y 3250 -swap {0 1 2 3 4 5 6 7 9 8 12 11 10 13} -defaultsOSRD
preplace inst mayo_reduce_0 -pg 1 -lvl 4 -x 1720 -y 4170 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 21 20 19 17 16 18 22} -defaultsOSRD
preplace inst mayo_reduce_extension_0 -pg 1 -lvl 4 -x 1720 -y 4390 -swap {8 1 2 3 4 5 6 7 16 9 10 11 12 13 14 15 0 17 18 19 20 21 22 23 29 28 26 27 25 24} -defaultsOSRD
preplace inst mayo_sample_oil_0 -pg 1 -lvl 4 -x 1720 -y 4620 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 25 26 24 28 27} -defaultsOSRD
preplace inst mayo_sample_oil_space_0 -pg 1 -lvl 4 -x 1720 -y 4880 -defaultsOSRD
preplace inst memcpy_0 -pg 1 -lvl 4 -x 1720 -y 460 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 21 23 20 19 22 18} -defaultsOSRD
preplace inst memcpy_1 -pg 1 -lvl 4 -x 1720 -y 760 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 21 20 23 16 19 18 22 17} -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -x 1050 -y 3800 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 45 44} -defaultsOSRD
preplace inst mayo_sample_vinegar_0 -pg 1 -lvl 4 -x 1720 -y 5170 -defaultsOSRD
preplace netloc Ground0_dout 1 2 1 830 3460n
preplace netloc processing_system7_0_FCLK_CLK0 1 0 5 20 3970 480 3960 780 3930 1310 3890 2650
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 30 3960 450
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 2 470 3660 830
preplace netloc xlconcat_0_dout 1 2 1 810 3580n
preplace netloc xlconstant_0_dout 1 1 1 NJ 3600
preplace netloc mayo_axi_litev3_0_o_interrupt 1 0 4 20 3670 NJ 3670 810J 3950 1240
preplace netloc Ground0_dout1 1 4 1 2470 990n
preplace netloc Ground32_dout 1 4 1 2450 1190n
preplace netloc Ground4_dout 1 4 1 2460 1090n
preplace netloc MAYO_P1P1T_0_o_done 1 3 2 1450 3380 1940
preplace netloc MAYO_SIGNING_FSM_0_o_add_bram_sel 1 3 2 1450 1250 2260
preplace netloc MAYO_SIGNING_FSM_0_o_add_demux_bram_sel 1 3 2 1500 1280 2220
preplace netloc MAYO_SIGNING_FSM_0_o_add_enable 1 3 2 1490 930 2200
preplace netloc MAYO_SIGNING_FSM_0_o_add_oil_enable 1 3 2 1500 3710 2000
preplace netloc MAYO_SIGNING_FSM_0_o_add_out_addr 1 3 2 1480 1260 2230
preplace netloc MAYO_SIGNING_FSM_0_o_add_v1_addr 1 3 2 1440 1800 2060
preplace netloc MAYO_SIGNING_FSM_0_o_add_v2_addr 1 3 2 1450 1810 2050
preplace netloc MAYO_SIGNING_FSM_0_o_hash_en 1 3 2 1480 1860 1940
preplace netloc MAYO_SIGNING_FSM_0_o_hash_memsel 1 3 2 1470 1850 1960
preplace netloc MAYO_SIGNING_FSM_0_o_hash_mlen 1 3 2 1460 1830 1950
preplace netloc MAYO_SIGNING_FSM_0_o_hash_olen 1 3 2 1500 1780 1990
preplace netloc MAYO_SIGNING_FSM_0_o_hash_read_adr 1 3 2 1490 1790 2000
preplace netloc MAYO_SIGNING_FSM_0_o_hash_write_adr 1 3 2 1500 1530 2010
preplace netloc MAYO_SIGNING_FSM_0_o_lin_bram_halt 1 3 2 1370 30 2300
preplace netloc MAYO_SIGNING_FSM_0_o_lin_coeffs_addr 1 3 2 1480 40 2310
preplace netloc MAYO_SIGNING_FSM_0_o_lin_demux_bram_sel 1 3 2 1410 10 2360
preplace netloc MAYO_SIGNING_FSM_0_o_lin_enable 1 3 2 1390 50 2280
preplace netloc MAYO_SIGNING_FSM_0_o_lin_len 1 3 2 1450 20 2350
preplace netloc MAYO_SIGNING_FSM_0_o_lin_out_addr 1 3 2 1500 60 2290
preplace netloc MAYO_SIGNING_FSM_0_o_lin_vec_addr 1 3 2 1490 70 2270
preplace netloc MAYO_SIGNING_FSM_0_o_memcpy1_dst_adr 1 3 2 1490 880 2090
preplace netloc MAYO_SIGNING_FSM_0_o_memcpy1_len 1 3 2 1500 640 2110
preplace netloc MAYO_SIGNING_FSM_0_o_memcpy1_mem_port_sel 1 3 2 1490 630 2140
preplace netloc MAYO_SIGNING_FSM_0_o_memcpy1_src_adr 1 3 2 1480 620 2120
preplace netloc MAYO_SIGNING_FSM_0_o_memcpy1_start 1 3 2 1500 920 2020
preplace netloc MAYO_SIGNING_FSM_0_o_memcpy_dst_adr 1 3 2 1480 590 2100
preplace netloc MAYO_SIGNING_FSM_0_o_memcpy_len 1 3 2 1450 580 2130
preplace netloc MAYO_SIGNING_FSM_0_o_memcpy_mem_port_sel 1 3 2 1500 340 2170
preplace netloc MAYO_SIGNING_FSM_0_o_memcpy_src_adr 1 3 2 1500 610 2070
preplace netloc MAYO_SIGNING_FSM_0_o_memcpy_start 1 3 2 1490 600 2080
preplace netloc MAYO_SIGNING_FSM_0_o_neg_adr 1 3 2 1480 3350 1950
preplace netloc MAYO_SIGNING_FSM_0_o_neg_enable 1 3 2 1500 3370 1970
preplace netloc MAYO_SIGNING_FSM_0_o_neg_len 1 3 2 1490 3360 1960
preplace netloc MAYO_SIGNING_FSM_0_o_p1p1t_dsta_adr 1 3 2 1470 3140 1990
preplace netloc MAYO_SIGNING_FSM_0_o_p1p1t_dstb_adr 1 3 2 1490 3390 2010
preplace netloc MAYO_SIGNING_FSM_0_o_p1p1t_enable 1 3 2 1480 3400 2030
preplace netloc MAYO_SIGNING_FSM_0_o_p1p1t_ji_equal 1 3 2 1500 3410 2020
preplace netloc MAYO_SIGNING_FSM_0_o_p1p1t_src_adr 1 3 2 1500 3650 2040
preplace netloc MAYO_SIGNING_FSM_0_o_red_adr 1 3 2 1470 4000 2180
preplace netloc MAYO_SIGNING_FSM_0_o_red_bram_sel 1 3 2 1460 3990 2150
preplace netloc MAYO_SIGNING_FSM_0_o_red_enable 1 3 2 1480 4010 2250
preplace netloc MAYO_SIGNING_FSM_0_o_red_ext_en 1 3 2 1500 4280 2080
preplace netloc MAYO_SIGNING_FSM_0_o_red_ext_input_adr 1 3 2 1440 4020 2070
preplace netloc MAYO_SIGNING_FSM_0_o_red_ext_output_adr 1 3 2 1490 4030 2060
preplace netloc MAYO_SIGNING_FSM_0_o_red_len 1 3 2 1450 3980 2160
preplace netloc MAYO_SIGNING_FSM_0_o_sam_enable 1 3 2 1490 4720 2340
preplace netloc MAYO_SIGNING_FSM_0_o_sam_mode 1 3 2 1480 4730 2330
preplace netloc MAYO_SIGNING_FSM_0_o_sam_oil_addr 1 3 2 1500 4740 2320
preplace netloc MAYO_SIGNING_FSM_0_o_sam_oil_en 1 3 2 1430 4290 2050
preplace netloc MAYO_SIGNING_FSM_0_o_sam_vin_en 1 3 2 1420 4040 2090
preplace netloc MAYO_SIGNING_FSM_0_o_sam_vin_input_adr 1 3 2 1500 5040 2260
preplace netloc MAYO_SIGNING_FSM_0_o_trng_en 1 2 2 840 3660 1260J
preplace netloc TRNG_o_trng0_random_data_0 1 3 1 1270 2420n
preplace netloc TRNG_o_trng0_valid_0 1 3 1 1250 2400n
preplace netloc TRNG_o_trng1_random_data_0 1 3 1 1260 4880n
preplace netloc TRNG_o_trng1_valid_0 1 3 1 1240 4900n
preplace netloc TRNG_o_trng2_random_data_0 1 3 1 1280 4920n
preplace netloc TRNG_o_trng2_valid_0 1 3 1 N 4940
preplace netloc hash_o_key_done 1 3 2 1500 1840 1960
preplace netloc hash_o_key_dyn_done 1 3 2 1450 1820 1980
preplace netloc i_trng1_en_0_1 1 2 2 840 5120 NJ
preplace netloc mayo_add_oil_0_o_done 1 3 2 1460 3700 1940
preplace netloc mayo_add_vectors_0_o_done 1 3 2 1410 1270 1950
preplace netloc mayo_linear_combinat_0_o_done 1 3 2 1370 890 2020
preplace netloc mayo_negate_0_o_done 1 3 2 1500 3150 1940
preplace netloc mayo_reduce_0_o_done 1 3 2 1400 4060 1940
preplace netloc mayo_reduce_extension_0_o_done 1 3 2 1410 4050 1950
preplace netloc mayo_sample_oil_0_o_done 1 3 2 1390 4500 1950
preplace netloc mayo_sample_oil_0_o_ret 1 3 2 1380 4510 1940
preplace netloc mayo_sample_oil_space_0_o_done 1 3 2 1360 4490 1970
preplace netloc mayo_sample_oil_space_0_o_trng_en 1 2 2 860 5000 1360
preplace netloc mayo_sample_oil_space_0_o_trng_sel 1 2 3 850 5020 NJ 5020 1940
preplace netloc mayo_sample_vinegar_0_o_done 1 3 2 1370 4520 1960
preplace netloc mayo_sample_vinegar_0_o_trng_sel 1 2 3 800 5030 NJ 5030 1940
preplace netloc memcpy_0_o_done 1 3 2 1380 900 1960
preplace netloc memcpy_1_o_done 1 3 2 1390 910 1950
preplace netloc rst_0_1 1 1 3 NJ 4030 820 3940 1290
preplace netloc mayo_axi_litev3_0_o_Signing_en 1 3 1 1280 2360n
preplace netloc MAYO_SIGNING_FSM_0_o_done 1 2 3 840 3650 1330J 3670 2240
preplace netloc MAYO_SIGNING_FSM_0_o_busy 1 2 3 850 3640 1340J 3660 2190
preplace netloc MAYO_SIGNING_FSM_0_o_err 1 1 4 480 3520 820J 3670 1320J 3680 2210
preplace netloc mayo_axi_litev3_0_o_Expose 1 3 1 1300 2380n
preplace netloc axi_bram_ctrl_0_bram_en_a 1 3 2 1320J 3930 2510
preplace netloc axi_bram_ctrl_0_bram_rst_a 1 3 2 1300J 3940 2530
preplace netloc axi_bram_ctrl_0_bram_we_a 1 3 2 1260J 3950 2560
preplace netloc axi_bram_ctrl_0_bram_addr_a 1 3 2 1330 3690 2480J
preplace netloc axi_bram_ctrl_0_bram_clk_a 1 3 2 1350J 3900 2520
preplace netloc BigBRAM1_doutb 1 3 3 1330J 3920 2570J 3600 3000
preplace netloc axi_bram_ctrl_0_bram_wrdata_a 1 3 2 1340J 3910 2550
preplace netloc mayo_add_oil_0_BRAM_Add_oil0b 1 4 1 N 3790
preplace netloc processing_system7_0_FIXED_IO 1 1 5 460J 3970 NJ 3970 NJ 3970 2400J 4100 NJ
preplace netloc hash_BRAM_HashSmall 1 4 1 2430 1630n
preplace netloc MAYO_SIGNING_FSM_0_BRAM_Sign0b 1 4 1 2420 1940n
preplace netloc mayo_add_oil_0_BRAM_Add_oil0a 1 4 1 N 3770
preplace netloc MAYO_P1P1T_0_BRAM_P1P1T2a 1 4 1 2380 1900n
preplace netloc mayo_sample_oil_space_0_BRAM_Sama 1 4 1 2720 3910n
preplace netloc mayo_negate_0_BRAM_Negate 1 4 1 2390 2040n
preplace netloc mayo_reduce_extension_0_BRAM_Red_Extb 1 4 1 2700 3950n
preplace netloc MAYO_SIGNING_FSM_0_BRAM_Sign1a 1 4 1 1980 1960n
preplace netloc mayo_sample_oil_0_BRAM_Sample_oil0b 1 4 1 2680 3850n
preplace netloc hash_BRAM_HashBig 1 4 1 2480 1650n
preplace netloc mayo_sample_vinegar_0_BRAM_Sam_vin0a 1 4 1 2710 3870n
preplace netloc MAYO_SIGNING_FSM_0_BRAM_Sign2b 1 4 1 2370 1960n
preplace netloc LInear_Combination_BRAM_O_LinArb1a 1 4 1 2670 240n
preplace netloc memcpy_0_BRAM_Dest_PORTB 1 4 1 2630 460n
preplace netloc memcpy_1_BRAM_Src_PORTA 1 4 1 2600 740n
preplace netloc mayo_reduce_extension_0_BRAM_Red_Extc 1 4 1 2490 2060n
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 N 3740
preplace netloc processing_system7_0_DDR 1 1 5 450J 3680 790J 3960 NJ 3960 2630J 3610 NJ
preplace netloc mayo_reduce_0_BRAM_Red1 1 4 1 2540 3270n
preplace netloc MAYO_SIGNING_FSM_0_BRAM_Sign2a 1 4 1 N 1980
preplace netloc mayo_reduce_0_BRAM_Red0 1 4 1 2660 3890n
preplace netloc BRAM_Lin_1 1 4 1 2610 200n
preplace netloc add_vectors_BRAM_O_Add2A 1 4 1 2620 1370n
preplace netloc MAYO_P1P1T_0_BRAM_P1P1T1a 1 4 1 2400 3230n
preplace netloc LInear_Combination_BRAM_O_LinArb2b 1 4 1 2710 180n
preplace netloc mayo_sample_oil_0_BRAM_Sample_oil1a 1 4 1 2590 3250n
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 800 3400n
preplace netloc LInear_Combination_BRAM_O_LinArb2a 1 4 1 2720 160n
preplace netloc BRAM_Sign_1 1 4 1 2440 1920n
preplace netloc memcpy_0_BRAM_Src_PORTA 1 4 1 2680 440n
preplace netloc mayo_sample_oil_space_0_BRAM_Samb 1 4 1 2640 3290n
preplace netloc mayo_add_oil_0_BRAM_Add_oil1a 1 4 1 2410 3210n
preplace netloc mayo_sample_oil_0_BRAM_Sample_oil0a 1 4 1 2670 3830n
preplace netloc BRAM_Add_vec_1 1 4 1 2500 1410n
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 1 820 3780n
preplace netloc mayo_reduce_extension_0_BRAM_Red_Exta 1 4 1 2690 3930n
preplace netloc add_vectors_BRAM_O_Add1A 1 4 1 2540 1430n
preplace netloc BRAM_Lin1_1 1 4 1 2580 220n
preplace netloc add_vectors_BRAM_O_Add2B 1 4 1 2590 1390n
levelinfo -pg 1 0 240 630 1050 1720 2860 3020
pagesize -pg 1 -db -bbox -sgen 0 0 3140 5300
"
}
{
   "da_axi4_cnt":"3",
   "da_clkrst_cnt":"3",
   "da_ps7_cnt":"1"
}
