\hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status}{}\section{A\+P\+B2 Peripheral Clock Enable Disable Status}
\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status}\index{A\+P\+B2 Peripheral Clock Enable Disable Status@{A\+P\+B2 Peripheral Clock Enable Disable Status}}


Get the enable or disable status of the A\+P\+B2 peripheral clock.  


Diagram współpracy dla A\+P\+B2 Peripheral Clock Enable Disable Status\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=349pt]{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status}
\end{center}
\end{figure}
\subsection*{Definicje}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gad2b7c3a381d791c4ee728e303935832a}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}()~((\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}-\/$>$A\+P\+B2\+E\+NR \& (\hyperlink{group___peripheral___registers___bits___definition_ga25852ad4ebc09edc724814de967816bc}{R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+T\+I\+M1\+EN})) != \hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET})
\item 
\#define \hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga59bd3cd20df76f885695fcdad1edce27}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}()~((\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}-\/$>$A\+P\+B2\+E\+NR \& (\hyperlink{group___peripheral___registers___bits___definition_ga4666bb90842e8134b32e6a34a0f165f3}{R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T1\+EN})) != \hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET})
\item 
\#define \hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga639ccb1e63662b309fc875bc608aa7e6}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T6\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}()~((\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}-\/$>$A\+P\+B2\+E\+NR \& (\hyperlink{group___peripheral___registers___bits___definition_ga0569d91f3b18ae130b7a09e0100c4459}{R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T6\+EN})) != \hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET})
\item 
\#define \hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga66eb89f7d856d9107e814efc751e8996}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}()~((\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}-\/$>$A\+P\+B2\+E\+NR \& (\hyperlink{group___peripheral___registers___bits___definition_ga57b9f50cb96a2e4ceba37728b4a32a42}{R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+A\+D\+C1\+EN})) != \hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET})
\item 
\#define \hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gab1787d7cdf591c099b8d96848aee835e}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}()~((\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}-\/$>$A\+P\+B2\+E\+NR \& (\hyperlink{group___peripheral___registers___bits___definition_gae08a3510371b9234eb96369c91d3552f}{R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+S\+P\+I1\+EN})) != \hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET})
\item 
\#define \hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gad1ea95d1d5f3a2ecf2b903c4ed22e7c6}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+Y\+S\+C\+F\+G\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}()~((\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}-\/$>$A\+P\+B2\+E\+NR \& (\hyperlink{group___peripheral___registers___bits___definition_ga7a9d56a8aa1fa0f519ecbdf0d19dd4da}{R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+S\+Y\+S\+C\+F\+G\+EN})) != \hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET})
\item 
\#define \hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gafab635405d33757b42a3df0d89416e8a}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M9\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}()~((\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}-\/$>$A\+P\+B2\+E\+NR \& (\hyperlink{group___peripheral___registers___bits___definition_ga987ebd8255dc8f9c09127e1d608d1065}{R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+T\+I\+M9\+EN})) != \hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET})
\item 
\#define \hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga7db5f2ab1e44c7ebd59a56d3bdd2a517}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M11\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}()~((\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}-\/$>$A\+P\+B2\+E\+NR \& (\hyperlink{group___peripheral___registers___bits___definition_gab1d2aeebc8ccf4e2ee18f4d924a35188}{R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+T\+I\+M11\+EN})) != \hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET})
\item 
\#define \hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga7116893adbb7fc144102af49de55350b}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}()~((\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}-\/$>$A\+P\+B2\+E\+NR \& (\hyperlink{group___peripheral___registers___bits___definition_ga25852ad4ebc09edc724814de967816bc}{R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+T\+I\+M1\+EN})) == \hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET})
\item 
\#define \hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga22c9d59ac6062298a71eed0d6a4a9afd}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}()~((\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}-\/$>$A\+P\+B2\+E\+NR \& (\hyperlink{group___peripheral___registers___bits___definition_ga4666bb90842e8134b32e6a34a0f165f3}{R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T1\+EN})) == \hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET})
\item 
\#define \hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga0c3fd42d5fb38243e195ed04d7390672}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T6\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}()~((\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}-\/$>$A\+P\+B2\+E\+NR \& (\hyperlink{group___peripheral___registers___bits___definition_ga0569d91f3b18ae130b7a09e0100c4459}{R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T6\+EN})) == \hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET})
\item 
\#define \hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gac9f006a3c1b75c06270f0ae5a2c3ed07}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}()~((\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}-\/$>$A\+P\+B2\+E\+NR \& (\hyperlink{group___peripheral___registers___bits___definition_ga57b9f50cb96a2e4ceba37728b4a32a42}{R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+A\+D\+C1\+EN})) == \hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET})
\item 
\#define \hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gabd506be27916f029d2214e88bc48f6df}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}()~((\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}-\/$>$A\+P\+B2\+E\+NR \& (\hyperlink{group___peripheral___registers___bits___definition_gae08a3510371b9234eb96369c91d3552f}{R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+S\+P\+I1\+EN})) == \hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET})
\item 
\#define \hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga9f32ce5d57fe1d7a4871552d2e9a5b0e}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+Y\+S\+C\+F\+G\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}()~((\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}-\/$>$A\+P\+B2\+E\+NR \& (\hyperlink{group___peripheral___registers___bits___definition_ga7a9d56a8aa1fa0f519ecbdf0d19dd4da}{R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+S\+Y\+S\+C\+F\+G\+EN})) == \hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET})
\item 
\#define \hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga83b7ae4eea41d7c7914716157b4072f4}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M9\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}()~((\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}-\/$>$A\+P\+B2\+E\+NR \& (\hyperlink{group___peripheral___registers___bits___definition_ga987ebd8255dc8f9c09127e1d608d1065}{R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+T\+I\+M9\+EN})) == \hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET})
\item 
\#define \hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gacee7220c840db84ec10d0b89ab20fa1e}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M11\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}()~((\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}-\/$>$A\+P\+B2\+E\+NR \& (\hyperlink{group___peripheral___registers___bits___definition_gab1d2aeebc8ccf4e2ee18f4d924a35188}{R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+T\+I\+M11\+EN})) == \hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET})
\end{DoxyCompactItemize}


\subsection{Opis szczegółowy}
Get the enable or disable status of the A\+P\+B2 peripheral clock. 

\begin{DoxyNote}{Nota}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


\subsection{Dokumentacja definicji}
\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gac9f006a3c1b75c06270f0ae5a2c3ed07}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gac9f006a3c1b75c06270f0ae5a2c3ed07}} 
\index{A\+P\+B2 Peripheral Clock Enable Disable Status@{A\+P\+B2 Peripheral Clock Enable Disable Status}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}!A\+P\+B2 Peripheral Clock Enable Disable Status@{A\+P\+B2 Peripheral Clock Enable Disable Status}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}{\_\_HAL\_RCC\_ADC1\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}-\/$>$A\+P\+B2\+E\+NR \& (\hyperlink{group___peripheral___registers___bits___definition_ga57b9f50cb96a2e4ceba37728b4a32a42}{R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+A\+D\+C1\+EN})) == \hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET})}



Definicja w linii 652 pliku stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga66eb89f7d856d9107e814efc751e8996}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga66eb89f7d856d9107e814efc751e8996}} 
\index{A\+P\+B2 Peripheral Clock Enable Disable Status@{A\+P\+B2 Peripheral Clock Enable Disable Status}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}!A\+P\+B2 Peripheral Clock Enable Disable Status@{A\+P\+B2 Peripheral Clock Enable Disable Status}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}{\_\_HAL\_RCC\_ADC1\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}-\/$>$A\+P\+B2\+E\+NR \& (\hyperlink{group___peripheral___registers___bits___definition_ga57b9f50cb96a2e4ceba37728b4a32a42}{R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+A\+D\+C1\+EN})) != \hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET})}



Definicja w linii 643 pliku stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gabd506be27916f029d2214e88bc48f6df}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gabd506be27916f029d2214e88bc48f6df}} 
\index{A\+P\+B2 Peripheral Clock Enable Disable Status@{A\+P\+B2 Peripheral Clock Enable Disable Status}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}!A\+P\+B2 Peripheral Clock Enable Disable Status@{A\+P\+B2 Peripheral Clock Enable Disable Status}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}-\/$>$A\+P\+B2\+E\+NR \& (\hyperlink{group___peripheral___registers___bits___definition_gae08a3510371b9234eb96369c91d3552f}{R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+S\+P\+I1\+EN})) == \hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET})}



Definicja w linii 653 pliku stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gab1787d7cdf591c099b8d96848aee835e}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gab1787d7cdf591c099b8d96848aee835e}} 
\index{A\+P\+B2 Peripheral Clock Enable Disable Status@{A\+P\+B2 Peripheral Clock Enable Disable Status}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}!A\+P\+B2 Peripheral Clock Enable Disable Status@{A\+P\+B2 Peripheral Clock Enable Disable Status}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}-\/$>$A\+P\+B2\+E\+NR \& (\hyperlink{group___peripheral___registers___bits___definition_gae08a3510371b9234eb96369c91d3552f}{R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+S\+P\+I1\+EN})) != \hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET})}



Definicja w linii 644 pliku stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga9f32ce5d57fe1d7a4871552d2e9a5b0e}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga9f32ce5d57fe1d7a4871552d2e9a5b0e}} 
\index{A\+P\+B2 Peripheral Clock Enable Disable Status@{A\+P\+B2 Peripheral Clock Enable Disable Status}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+Y\+S\+C\+F\+G\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+Y\+S\+C\+F\+G\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+Y\+S\+C\+F\+G\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+Y\+S\+C\+F\+G\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}!A\+P\+B2 Peripheral Clock Enable Disable Status@{A\+P\+B2 Peripheral Clock Enable Disable Status}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+Y\+S\+C\+F\+G\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}{\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+Y\+S\+C\+F\+G\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}-\/$>$A\+P\+B2\+E\+NR \& (\hyperlink{group___peripheral___registers___bits___definition_ga7a9d56a8aa1fa0f519ecbdf0d19dd4da}{R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+S\+Y\+S\+C\+F\+G\+EN})) == \hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET})}



Definicja w linii 654 pliku stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gad1ea95d1d5f3a2ecf2b903c4ed22e7c6}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gad1ea95d1d5f3a2ecf2b903c4ed22e7c6}} 
\index{A\+P\+B2 Peripheral Clock Enable Disable Status@{A\+P\+B2 Peripheral Clock Enable Disable Status}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+Y\+S\+C\+F\+G\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+Y\+S\+C\+F\+G\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+Y\+S\+C\+F\+G\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+Y\+S\+C\+F\+G\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}!A\+P\+B2 Peripheral Clock Enable Disable Status@{A\+P\+B2 Peripheral Clock Enable Disable Status}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+Y\+S\+C\+F\+G\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}{\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+Y\+S\+C\+F\+G\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}-\/$>$A\+P\+B2\+E\+NR \& (\hyperlink{group___peripheral___registers___bits___definition_ga7a9d56a8aa1fa0f519ecbdf0d19dd4da}{R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+S\+Y\+S\+C\+F\+G\+EN})) != \hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET})}



Definicja w linii 645 pliku stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gacee7220c840db84ec10d0b89ab20fa1e}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gacee7220c840db84ec10d0b89ab20fa1e}} 
\index{A\+P\+B2 Peripheral Clock Enable Disable Status@{A\+P\+B2 Peripheral Clock Enable Disable Status}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M11\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M11\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M11\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M11\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}!A\+P\+B2 Peripheral Clock Enable Disable Status@{A\+P\+B2 Peripheral Clock Enable Disable Status}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M11\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}{\_\_HAL\_RCC\_TIM11\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M11\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}-\/$>$A\+P\+B2\+E\+NR \& (\hyperlink{group___peripheral___registers___bits___definition_gab1d2aeebc8ccf4e2ee18f4d924a35188}{R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+T\+I\+M11\+EN})) == \hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET})}



Definicja w linii 656 pliku stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga7db5f2ab1e44c7ebd59a56d3bdd2a517}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga7db5f2ab1e44c7ebd59a56d3bdd2a517}} 
\index{A\+P\+B2 Peripheral Clock Enable Disable Status@{A\+P\+B2 Peripheral Clock Enable Disable Status}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M11\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M11\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M11\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M11\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}!A\+P\+B2 Peripheral Clock Enable Disable Status@{A\+P\+B2 Peripheral Clock Enable Disable Status}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M11\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}{\_\_HAL\_RCC\_TIM11\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M11\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}-\/$>$A\+P\+B2\+E\+NR \& (\hyperlink{group___peripheral___registers___bits___definition_gab1d2aeebc8ccf4e2ee18f4d924a35188}{R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+T\+I\+M11\+EN})) != \hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET})}



Definicja w linii 647 pliku stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga7116893adbb7fc144102af49de55350b}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga7116893adbb7fc144102af49de55350b}} 
\index{A\+P\+B2 Peripheral Clock Enable Disable Status@{A\+P\+B2 Peripheral Clock Enable Disable Status}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}!A\+P\+B2 Peripheral Clock Enable Disable Status@{A\+P\+B2 Peripheral Clock Enable Disable Status}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}-\/$>$A\+P\+B2\+E\+NR \& (\hyperlink{group___peripheral___registers___bits___definition_ga25852ad4ebc09edc724814de967816bc}{R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+T\+I\+M1\+EN})) == \hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET})}



Definicja w linii 649 pliku stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gad2b7c3a381d791c4ee728e303935832a}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gad2b7c3a381d791c4ee728e303935832a}} 
\index{A\+P\+B2 Peripheral Clock Enable Disable Status@{A\+P\+B2 Peripheral Clock Enable Disable Status}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}!A\+P\+B2 Peripheral Clock Enable Disable Status@{A\+P\+B2 Peripheral Clock Enable Disable Status}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}-\/$>$A\+P\+B2\+E\+NR \& (\hyperlink{group___peripheral___registers___bits___definition_ga25852ad4ebc09edc724814de967816bc}{R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+T\+I\+M1\+EN})) != \hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET})}



Definicja w linii 640 pliku stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga83b7ae4eea41d7c7914716157b4072f4}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga83b7ae4eea41d7c7914716157b4072f4}} 
\index{A\+P\+B2 Peripheral Clock Enable Disable Status@{A\+P\+B2 Peripheral Clock Enable Disable Status}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M9\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M9\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M9\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M9\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}!A\+P\+B2 Peripheral Clock Enable Disable Status@{A\+P\+B2 Peripheral Clock Enable Disable Status}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M9\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}{\_\_HAL\_RCC\_TIM9\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M9\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}-\/$>$A\+P\+B2\+E\+NR \& (\hyperlink{group___peripheral___registers___bits___definition_ga987ebd8255dc8f9c09127e1d608d1065}{R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+T\+I\+M9\+EN})) == \hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET})}



Definicja w linii 655 pliku stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gafab635405d33757b42a3df0d89416e8a}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gafab635405d33757b42a3df0d89416e8a}} 
\index{A\+P\+B2 Peripheral Clock Enable Disable Status@{A\+P\+B2 Peripheral Clock Enable Disable Status}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M9\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M9\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M9\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M9\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}!A\+P\+B2 Peripheral Clock Enable Disable Status@{A\+P\+B2 Peripheral Clock Enable Disable Status}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M9\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}{\_\_HAL\_RCC\_TIM9\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M9\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}-\/$>$A\+P\+B2\+E\+NR \& (\hyperlink{group___peripheral___registers___bits___definition_ga987ebd8255dc8f9c09127e1d608d1065}{R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+T\+I\+M9\+EN})) != \hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET})}



Definicja w linii 646 pliku stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga22c9d59ac6062298a71eed0d6a4a9afd}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga22c9d59ac6062298a71eed0d6a4a9afd}} 
\index{A\+P\+B2 Peripheral Clock Enable Disable Status@{A\+P\+B2 Peripheral Clock Enable Disable Status}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}!A\+P\+B2 Peripheral Clock Enable Disable Status@{A\+P\+B2 Peripheral Clock Enable Disable Status}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}{\_\_HAL\_RCC\_USART1\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}-\/$>$A\+P\+B2\+E\+NR \& (\hyperlink{group___peripheral___registers___bits___definition_ga4666bb90842e8134b32e6a34a0f165f3}{R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T1\+EN})) == \hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET})}



Definicja w linii 650 pliku stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga59bd3cd20df76f885695fcdad1edce27}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga59bd3cd20df76f885695fcdad1edce27}} 
\index{A\+P\+B2 Peripheral Clock Enable Disable Status@{A\+P\+B2 Peripheral Clock Enable Disable Status}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}!A\+P\+B2 Peripheral Clock Enable Disable Status@{A\+P\+B2 Peripheral Clock Enable Disable Status}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}{\_\_HAL\_RCC\_USART1\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}-\/$>$A\+P\+B2\+E\+NR \& (\hyperlink{group___peripheral___registers___bits___definition_ga4666bb90842e8134b32e6a34a0f165f3}{R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T1\+EN})) != \hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET})}



Definicja w linii 641 pliku stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga0c3fd42d5fb38243e195ed04d7390672}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga0c3fd42d5fb38243e195ed04d7390672}} 
\index{A\+P\+B2 Peripheral Clock Enable Disable Status@{A\+P\+B2 Peripheral Clock Enable Disable Status}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T6\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T6\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T6\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T6\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}!A\+P\+B2 Peripheral Clock Enable Disable Status@{A\+P\+B2 Peripheral Clock Enable Disable Status}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T6\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}{\_\_HAL\_RCC\_USART6\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T6\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}-\/$>$A\+P\+B2\+E\+NR \& (\hyperlink{group___peripheral___registers___bits___definition_ga0569d91f3b18ae130b7a09e0100c4459}{R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T6\+EN})) == \hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET})}



Definicja w linii 651 pliku stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga639ccb1e63662b309fc875bc608aa7e6}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga639ccb1e63662b309fc875bc608aa7e6}} 
\index{A\+P\+B2 Peripheral Clock Enable Disable Status@{A\+P\+B2 Peripheral Clock Enable Disable Status}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T6\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T6\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T6\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T6\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}!A\+P\+B2 Peripheral Clock Enable Disable Status@{A\+P\+B2 Peripheral Clock Enable Disable Status}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T6\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}{\_\_HAL\_RCC\_USART6\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T6\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}-\/$>$A\+P\+B2\+E\+NR \& (\hyperlink{group___peripheral___registers___bits___definition_ga0569d91f3b18ae130b7a09e0100c4459}{R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T6\+EN})) != \hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET})}



Definicja w linii 642 pliku stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

