0.7
2020.2
May  7 2023
15:10:42
/home/ubuntu/cod_labs/lab4/lab4.gen/sources_1/ip/DATA_MEM/sim/DATA_MEM.v,1712839433,verilog,,/home/ubuntu/cod_labs/lab4/lab4.gen/sources_1/ip/INST_MEM/sim/INST_MEM.v,,DATA_MEM,,,,,,,,
/home/ubuntu/cod_labs/lab4/lab4.gen/sources_1/ip/INST_MEM/sim/INST_MEM.v,1712826005,verilog,,/home/ubuntu/cod_labs/lab4/lab4.srcs/sources_1/new/vsrc/CPU/alu.v,,INST_MEM,,,,,,,,
/home/ubuntu/cod_labs/lab4/lab4.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
/home/ubuntu/cod_labs/lab4/lab4.srcs/sim_1/new/cpu_tb.v,1712841736,verilog,,,,CPU_tb,,,,,,,,
/home/ubuntu/cod_labs/lab4/lab4.srcs/sim_1/new/sl_unit_tb.v,1712559348,verilog,,,/home/ubuntu/cod_labs/lab4/lab4.srcs/sources_1/new/vsrc/CPU/include/config.v,SL_UNIT_tb,,,,,,,,
/home/ubuntu/cod_labs/lab4/lab4.srcs/sources_1/new/vsrc/CPU/alu.v,1712498973,verilog,,/home/ubuntu/cod_labs/lab4/lab4.srcs/sources_1/new/vsrc/CPU/branch.v,/home/ubuntu/cod_labs/lab4/lab4.srcs/sources_1/new/vsrc/CPU/include/config.v,ALU,,,,,,,,
/home/ubuntu/cod_labs/lab4/lab4.srcs/sources_1/new/vsrc/CPU/branch.v,1712499044,verilog,,/home/ubuntu/cod_labs/lab4/lab4.srcs/sources_1/new/vsrc/CPU/cpu.v,/home/ubuntu/cod_labs/lab4/lab4.srcs/sources_1/new/vsrc/CPU/include/config.v,BRANCH,,,,,,,,
/home/ubuntu/cod_labs/lab4/lab4.srcs/sources_1/new/vsrc/CPU/cpu.v,1712842286,verilog,,/home/ubuntu/cod_labs/lab4/lab4.srcs/sources_1/new/vsrc/CPU/decoder.v,/home/ubuntu/cod_labs/lab4/lab4.srcs/sources_1/new/vsrc/CPU/include/config.v,CPU,,,,,,,,
/home/ubuntu/cod_labs/lab4/lab4.srcs/sources_1/new/vsrc/CPU/decoder.v,1712841007,verilog,,/home/ubuntu/cod_labs/lab4/lab4.srcs/sources_1/new/vsrc/CPU/mux21.v,/home/ubuntu/cod_labs/lab4/lab4.srcs/sources_1/new/vsrc/CPU/include/config.v,DECODER,,,,,,,,
/home/ubuntu/cod_labs/lab4/lab4.srcs/sources_1/new/vsrc/CPU/include/config.v,1712902455,verilog,,,,,,,,,,,,
/home/ubuntu/cod_labs/lab4/lab4.srcs/sources_1/new/vsrc/CPU/mux21.v,1712471218,verilog,,/home/ubuntu/cod_labs/lab4/lab4.srcs/sources_1/new/vsrc/CPU/mux41.v,,MUX21,,,,,,,,
/home/ubuntu/cod_labs/lab4/lab4.srcs/sources_1/new/vsrc/CPU/mux41.v,1712493447,verilog,,/home/ubuntu/cod_labs/lab4/lab4.srcs/sources_1/new/vsrc/CPU/pc.v,,MUX41,,,,,,,,
/home/ubuntu/cod_labs/lab4/lab4.srcs/sources_1/new/vsrc/CPU/pc.v,1712495204,verilog,,/home/ubuntu/cod_labs/lab4/lab4.srcs/sources_1/new/vsrc/CPU/pc_add4.v,,PC,,,,,,,,
/home/ubuntu/cod_labs/lab4/lab4.srcs/sources_1/new/vsrc/CPU/pc_add4.v,1712495737,verilog,,/home/ubuntu/cod_labs/lab4/lab4.srcs/sources_1/new/vsrc/CPU/pc_and.v,,PC_ADD4,,,,,,,,
/home/ubuntu/cod_labs/lab4/lab4.srcs/sources_1/new/vsrc/CPU/pc_and.v,1712495757,verilog,,/home/ubuntu/cod_labs/lab4/lab4.srcs/sources_1/new/vsrc/CPU/regfile.v,,PC_AND,,,,,,,,
/home/ubuntu/cod_labs/lab4/lab4.srcs/sources_1/new/vsrc/CPU/regfile.v,1712471218,verilog,,/home/ubuntu/cod_labs/lab4/lab4.srcs/sources_1/new/vsrc/CPU/sl_unit.v,,REG_FILE,,,,,,,,
/home/ubuntu/cod_labs/lab4/lab4.srcs/sources_1/new/vsrc/CPU/sl_unit.v,1713145169,verilog,,/home/ubuntu/cod_labs/lab4/lab4.srcs/sim_1/new/sl_unit_tb.v,/home/ubuntu/cod_labs/lab4/lab4.srcs/sources_1/new/vsrc/CPU/include/config.v,SL_UNIT,,,,,,,,
