// Seed: 4129271377
module module_0 (
    output logic id_0,
    output id_1,
    output logic id_2,
    output id_3,
    input id_4,
    input logic id_5
);
  assign id_2 = 1;
  type_10(
      1, id_2, 1'h0, id_2, 1, id_0
  );
  logic id_6;
endmodule
