<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/CodeGen/ScheduleDAGInstrs.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_1e8ad0574bd6e387992681ee57691a07.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">ScheduleDAGInstrs.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ScheduleDAGInstrs_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===---- ScheduleDAGInstrs.cpp - MachineInstr Rescheduling ---------------===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// \file This implements the ScheduleDAGInstrs class, which implements</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// re-scheduling of MachineInstrs.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160; </div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ScheduleDAGInstrs_8h.html">llvm/CodeGen/ScheduleDAGInstrs.h</a>&quot;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160; </div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="IntEqClasses_8h.html">llvm/ADT/IntEqClasses.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MapVector_8h.html">llvm/ADT/MapVector.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SparseSet_8h.html">llvm/ADT/SparseSet.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="iterator__range_8h.html">llvm/ADT/iterator_range.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AliasAnalysis_8h.html">llvm/Analysis/AliasAnalysis.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ValueTracking_8h.html">llvm/Analysis/ValueTracking.h</a>&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LiveIntervals_8h.html">llvm/CodeGen/LiveIntervals.h</a>&quot;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LivePhysRegs_8h.html">llvm/CodeGen/LivePhysRegs.h</a>&quot;</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBundle_8h.html">llvm/CodeGen/MachineInstrBundle.h</a>&quot;</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineMemOperand_8h.html">llvm/CodeGen/MachineMemOperand.h</a>&quot;</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineOperand_8h.html">llvm/CodeGen/MachineOperand.h</a>&quot;</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PseudoSourceValue_8h.html">llvm/CodeGen/PseudoSourceValue.h</a>&quot;</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterPressure_8h.html">llvm/CodeGen/RegisterPressure.h</a>&quot;</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ScheduleDAG_8h.html">llvm/CodeGen/ScheduleDAG.h</a>&quot;</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ScheduleDFS_8h.html">llvm/CodeGen/ScheduleDFS.h</a>&quot;</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SlotIndexes_8h.html">llvm/CodeGen/SlotIndexes.h</a>&quot;</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetSubtargetInfo_8h.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;llvm/Config/llvm-config.h&quot;</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Constants_8h.html">llvm/IR/Constants.h</a>&quot;</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Function_8h.html">llvm/IR/Function.h</a>&quot;</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Type_8h.html">llvm/IR/Type.h</a>&quot;</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Value_8h.html">llvm/IR/Value.h</a>&quot;</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LaneBitmask_8h.html">llvm/MC/LaneBitmask.h</a>&quot;</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Casting_8h.html">llvm/Support/Casting.h</a>&quot;</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CommandLine_8h.html">llvm/Support/CommandLine.h</a>&quot;</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Compiler_8h.html">llvm/Support/Compiler.h</a>&quot;</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Format_8h.html">llvm/Support/Format.h</a>&quot;</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#include &lt;algorithm&gt;</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#include &lt;iterator&gt;</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#include &lt;utility&gt;</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160; </div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160; </div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="ScheduleDAGInstrs_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   62</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;machine-scheduler&quot;</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160; </div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <a class="code" href="ScheduleDAGInstrs_8cpp.html#ac0f44c01b29f696d2d8249536dd87cc1">EnableAASchedMI</a>(<span class="stringliteral">&quot;enable-aa-sched-mi&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                    <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Enable use of AA during MI DAG construction&quot;</span>));</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160; </div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="ScheduleDAGInstrs_8cpp.html#acd783a19873b6c202d521e9d174356d8">UseTBAA</a>(<span class="stringliteral">&quot;use-tbaa-in-sched-mi&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>), <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Enable use of TBAA during MI DAG construction&quot;</span>));</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160; </div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">// Note: the two options below might be used in tuning compile time vs</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">// output quality. Setting HugeRegion so large that it will never be</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">// reached means best-effort, but may be slow.</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160; </div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">// When Stores and Loads maps (or NonAliasStores and NonAliasLoads)</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">// together hold this many SUs, a reduction of maps will be done.</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;unsigned&gt;</a> <a class="code" href="ScheduleDAGInstrs_8cpp.html#aa83c052f68c92583d5c53396bb463bc8">HugeRegion</a>(<span class="stringliteral">&quot;dag-maps-huge-region&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(1000), <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;The limit to use while constructing the DAG &quot;</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                             <span class="stringliteral">&quot;prior to scheduling, at which point a trade-off &quot;</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                             <span class="stringliteral">&quot;is made to avoid excessive compile time.&quot;</span>));</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160; </div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;unsigned&gt;</a> <a class="code" href="ScheduleDAGInstrs_8cpp.html#aa18a5047390bcceaf5ede5f67e7e3493">ReductionSize</a>(</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <span class="stringliteral">&quot;dag-maps-reduction-size&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;A huge scheduling region will have maps reduced by this many &quot;</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;             <span class="stringliteral">&quot;nodes at a time. Defaults to HugeRegion / 2.&quot;</span>));</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160; </div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#if !defined(NDEBUG) || defined(LLVM_ENABLE_DUMP)</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="ScheduleDAGInstrs_8cpp.html#a50a0b5547ec052eee859cbea45bf4844">SchedPrintCycles</a>(</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="stringliteral">&quot;sched-print-cycles&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">false</span>),</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Report top/bottom cycles when dumping SUnit instances&quot;</span>));</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160; </div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="ScheduleDAGInstrs_8cpp.html#a78ba5d2730fb5abfc232b99e30ad1a31">   93</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="ScheduleDAGInstrs_8cpp.html#a78ba5d2730fb5abfc232b99e30ad1a31">getReductionSize</a>() {</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="comment">// Always reduce a huge region with half of the elements, except</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="comment">// when user sets this number explicitly.</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="ScheduleDAGInstrs_8cpp.html#aa18a5047390bcceaf5ede5f67e7e3493">ReductionSize</a>.getNumOccurrences() == 0)</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="ScheduleDAGInstrs_8cpp.html#aa83c052f68c92583d5c53396bb463bc8">HugeRegion</a> / 2;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="ScheduleDAGInstrs_8cpp.html#aa18a5047390bcceaf5ede5f67e7e3493">ReductionSize</a>;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;}</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160; </div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="ScheduleDAGInstrs_8cpp.html#a7df8c7c3d357c407b3cfb1888f988353">  101</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="ScheduleDAGInstrs_8cpp.html#a7df8c7c3d357c407b3cfb1888f988353">dumpSUList</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a8e1e9d0b1c64c405c0e99288f9225bd5">ScheduleDAGInstrs::SUList</a> &amp;L) {</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#if !defined(NDEBUG) || defined(LLVM_ENABLE_DUMP)</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;{ &quot;</span>;</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU : L) {</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;SU(&quot;</span> &lt;&lt; SU-&gt;NodeNum &lt;&lt; <span class="stringliteral">&quot;)&quot;</span>;</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <span class="keywordflow">if</span> (SU != L.back())</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;      <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  }</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;}\n&quot;</span>;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;}</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160; </div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a5bcb745a3e78c329d1431608b1f51c25">  113</a></span>&#160;<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a5bcb745a3e78c329d1431608b1f51c25">ScheduleDAGInstrs::ScheduleDAGInstrs</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf,</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> *mli,</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                                     <span class="keywordtype">bool</span> RemoveKillFlags)</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    : <a class="code" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a>(mf), MLI(mli), MFI(mf.getFrameInfo()),</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;      RemoveKillFlags(RemoveKillFlags),</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;      UnknownValue(<a class="code" href="classllvm_1_1UndefValue.html">UndefValue</a>::<a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;                             <a class="code" href="classllvm_1_1Type.html">Type</a>::getVoidTy(mf.<a class="code" href="Evaluator_8cpp.html#a0b9941c7c78b50f1f303fa0c6403b199">getFunction</a>().getContext()))), Topo(SUnits, &amp;ExitSU) {</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a6837fb2c08f4c8c986a4689a37ca93cf">DbgValues</a>.clear();</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160; </div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = mf.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>();</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">SchedModel</a>.<a class="code" href="classllvm_1_1TargetSchedModel.html#ab357b39c47df52a19882a831feda1b6f">init</a>(&amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>);</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;}</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">/// If this machine instr has memory reference information and it can be</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">/// tracked to a normal reference to a known object, return the Value</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">/// for that object. This function returns false the memory location is</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">/// unknown or may alias anything.</span></div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="ScheduleDAGInstrs_8cpp.html#a26a2097fa7f267ce29202d37048c4a1c">  130</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="ScheduleDAGInstrs_8cpp.html#a26a2097fa7f267ce29202d37048c4a1c">getUnderlyingObjectsForInstr</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI,</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                                         <a class="code" href="classllvm_1_1SmallVector.html">UnderlyingObjectsVector</a> &amp;Objects,</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>) {</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="keyword">auto</span> AllMMOsOkay = [&amp;]() {</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO : <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;memoperands()) {</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;      <span class="comment">// TODO: Figure out whether isAtomic is really necessary (see D57601).</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;      <span class="keywordflow">if</span> (MMO-&gt;isVolatile() || MMO-&gt;isAtomic())</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160; </div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1PseudoSourceValue.html">PseudoSourceValue</a> *PSV = MMO-&gt;getPseudoValue()) {</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        <span class="comment">// Function that contain tail calls don&#39;t have unique PseudoSourceValue</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        <span class="comment">// objects. Two PseudoSourceValues might refer to the same or</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        <span class="comment">// overlapping locations. The client code calling this function assumes</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        <span class="comment">// this is not the case. So return a conservative answer of no known</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        <span class="comment">// object.</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        <span class="keywordflow">if</span> (MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a763b7a1e7127b495f396b30f0d9c95f1">hasTailCall</a>())</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160; </div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        <span class="comment">// For now, ignore PseudoSourceValues which may alias LLVM IR values</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        <span class="comment">// because the code that uses this function has no way to cope with</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        <span class="comment">// such aliases.</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        <span class="keywordflow">if</span> (PSV-&gt;isAliased(&amp;MFI))</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160; </div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        <span class="keywordtype">bool</span> MayAlias = PSV-&gt;mayAlias(&amp;MFI);</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        Objects.<a class="code" href="classllvm_1_1SmallVectorImpl.html#a396fcfee6914c76974b73c3d203da6a5">emplace_back</a>(PSV, MayAlias);</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1Value.html">Value</a> *V = MMO-&gt;getValue()) {</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Value *, 4&gt;</a> Objs;</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#a317172388c9d0d3c601070d588a104d2">getUnderlyingObjectsForCodeGen</a>(V, Objs))</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160; </div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1Value.html">Value</a> *V : Objs) {</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;          <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm.html#aed2c5dd2a303159f87771db83f54352b">isIdentifiedObject</a>(V));</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;          Objects.<a class="code" href="classllvm_1_1SmallVectorImpl.html#a396fcfee6914c76974b73c3d203da6a5">emplace_back</a>(V, <span class="keyword">true</span>);</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        }</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;      } <span class="keywordflow">else</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    }</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  };</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160; </div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="keywordflow">if</span> (!AllMMOsOkay()) {</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    Objects.<a class="code" href="classllvm_1_1SmallVectorImpl.html#aac0ea55010b7b1a301e65a0baea057aa">clear</a>();</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  }</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160; </div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;}</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160; </div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a2822215b7634783aece96ef695a72f1d">  180</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a2822215b7634783aece96ef695a72f1d">ScheduleDAGInstrs::startBlock</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="lib_2Target_2X86_2README_8txt.html#ac9423a63151469d95755528cceb322fb">bb</a>) {</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a> = <a class="code" href="lib_2Target_2X86_2README_8txt.html#ac9423a63151469d95755528cceb322fb">bb</a>;</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;}</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160; </div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a1f9a4461e2c9ac06b97f55554f836d66">  184</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a1f9a4461e2c9ac06b97f55554f836d66">ScheduleDAGInstrs::finishBlock</a>() {</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="comment">// Subclasses should no longer refer to the old block.</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;}</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160; </div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#ae8727d434d20639d563849891f5ca1e1">  189</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ae8727d434d20639d563849891f5ca1e1">ScheduleDAGInstrs::enterRegion</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="lib_2Target_2X86_2README_8txt.html#ac9423a63151469d95755528cceb322fb">bb</a>,</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                                    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="namespacellvm_1_1sys_1_1path.html#a00a76a729b319dc47beffbe07325565f">begin</a>,</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;                                    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="namespacellvm_1_1sys_1_1path.html#a214ec2f04ffd92636ed4bd2717607a1d">end</a>,</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;                                    <span class="keywordtype">unsigned</span> regioninstrs) {</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="lib_2Target_2X86_2README_8txt.html#ac9423a63151469d95755528cceb322fb">bb</a> == <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a> &amp;&amp; <span class="stringliteral">&quot;startBlock should set BB&quot;</span>);</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">RegionBegin</a> = <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ab50b64c518a7455daf3e0bc87aee5514">begin</a>;</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">RegionEnd</a> = <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a21805259f54dab47c2b3da009216996a">end</a>;</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#af1c8be2ff5fd8eab8091e6ffa40ded8d">NumRegionInstrs</a> = regioninstrs;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;}</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160; </div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#abc5a5c32ac78a99ee2633dbbeec20397">  199</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#abc5a5c32ac78a99ee2633dbbeec20397">ScheduleDAGInstrs::exitRegion</a>() {</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <span class="comment">// Nothing to do.</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;}</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160; </div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#ae8625c1e6c9bc82f2eaef39d3fff65a8">  203</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ae8625c1e6c9bc82f2eaef39d3fff65a8">ScheduleDAGInstrs::addSchedBarrierDeps</a>() {</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *ExitMI =</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;      <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">RegionEnd</a> != <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a>-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>()</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;          ? &amp;*<a class="code" href="namespacellvm.html#a9256279285c60fce1b2eb1b928599461">skipDebugInstructionsBackward</a>(<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">RegionEnd</a>, <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">RegionBegin</a>)</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;          : <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">ExitSU</a>.<a class="code" href="classllvm_1_1SUnit.html#a5a869f04a623443a4cf2d2857f9cd085">setInstr</a>(ExitMI);</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="comment">// Add dependencies on the defs and uses of the instruction.</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="keywordflow">if</span> (ExitMI) {</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO : ExitMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">operands</a>()) {</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;      <span class="keywordflow">if</span> (!MO.isReg() || MO.isDef()) <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = MO.getReg();</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>.isPhysical()) {</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">Uses</a>.<a class="code" href="classllvm_1_1SparseMultiSet.html#a8586fb88f0c2e2236a1552292cba1dd3">insert</a>(<a class="code" href="structllvm_1_1PhysRegSUOper.html">PhysRegSUOper</a>(&amp;<a class="code" href="classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">ExitSU</a>, -1, <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>));</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>.isVirtual() &amp;&amp; MO.readsReg()) {</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a0f958ee7dc9902af4093fe8fabbabd6e">addVRegUseDeps</a>(&amp;<a class="code" href="classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">ExitSU</a>, MO.getOperandNo());</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;      }</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    }</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  }</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <span class="keywordflow">if</span> (!ExitMI || (!ExitMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a30e7d619f3195fd890116da8b3ed6bab">isCall</a>() &amp;&amp; !ExitMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a2dbc79cfed570a9127d2853385162bdf">isBarrier</a>())) {</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <span class="comment">// For others, e.g. fallthrough, conditional branch, assume the exit</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <span class="comment">// uses all the registers that are livein to the successor blocks.</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *Succ : <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a>-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4d2c96836214c1f13357ffb99125fb4a">successors</a>()) {</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;      <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;LI : Succ-&gt;liveins()) {</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">Uses</a>.<a class="code" href="classllvm_1_1SparseMultiSet.html#a14465cc22942098bf446b8d96d018cd4">contains</a>(LI.PhysReg))</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;          <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">Uses</a>.<a class="code" href="classllvm_1_1SparseMultiSet.html#a8586fb88f0c2e2236a1552292cba1dd3">insert</a>(<a class="code" href="structllvm_1_1PhysRegSUOper.html">PhysRegSUOper</a>(&amp;<a class="code" href="classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">ExitSU</a>, -1, LI.PhysReg));</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;      }</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    }</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  }</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;}</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">/// MO is an operand of SU&#39;s instruction that defines a physical register. Adds</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">/// data dependencies from SU to any uses of the physical register.</span></div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a56fbc3f460289602ce8a51538ebc1e26">  235</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a56fbc3f460289602ce8a51538ebc1e26">ScheduleDAGInstrs::addPhysRegDataDeps</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">unsigned</span> OperIdx) {</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>()-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OperIdx);</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>() &amp;&amp; <span class="stringliteral">&quot;expect physreg def&quot;</span>);</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160; </div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <span class="comment">// Ask the target if address-backscheduling is desirable, and if so how much.</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = <a class="code" href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">MF</a>.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>();</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160; </div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <span class="comment">// Only use any non-zero latency for real defs/uses, in contrast to</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="comment">// &quot;fake&quot; operands added by regalloc.</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> *DefMIDesc = &amp;SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>()-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>();</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="keywordtype">bool</span> ImplicitPseudoDef = (OperIdx &gt;= DefMIDesc-&gt;<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>() &amp;&amp;</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                            !DefMIDesc-&gt;<a class="code" href="classllvm_1_1MCInstrDesc.html#a96d9c65c7113be8047049ebfab18eea5">hasImplicitDefOfPhysReg</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()));</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> Alias(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a>, <span class="keyword">true</span>);</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;       Alias.<a class="code" href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">isValid</a>(); ++Alias) {</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SparseMultiSet.html#ada97379dfb89c01fb4065e33bf180f0e">Reg2SUnitsMap::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">Uses</a>.<a class="code" href="classllvm_1_1SparseMultiSet.html#a007d043f89bfaefaec158a7e93b39832">find</a>(*Alias); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">Uses</a>.<a class="code" href="classllvm_1_1SparseMultiSet.html#a6123d1aa335e5d9c6299050c2cc5193e">end</a>(); ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;      <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *UseSU = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;SU;</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;      <span class="keywordflow">if</span> (UseSU == SU)</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160; </div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;      <span class="comment">// Adjust the dependence latency using operand def/use information,</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;      <span class="comment">// then allow the target to perform its own adjustments.</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;      <span class="keywordtype">int</span> UseOp = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;OpIdx;</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *RegUse = <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;      <a class="code" href="classllvm_1_1SDep.html">SDep</a> Dep;</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;      <span class="keywordflow">if</span> (UseOp &lt; 0)</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;        Dep = <a class="code" href="classllvm_1_1SDep.html">SDep</a>(SU, <a class="code" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9a8afafe9e6f4c2fb9744242a6b369a0f1">SDep::Artificial</a>);</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;      <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        <span class="comment">// Set the hasPhysRegDefs only for physreg defs that have a use within</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;        <span class="comment">// the scheduling region.</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;        SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a9d9a8b8d5225f85cecbbada4ce4406b0">hasPhysRegDefs</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;        Dep = <a class="code" href="classllvm_1_1SDep.html">SDep</a>(SU, <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26">SDep::Data</a>, *Alias);</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;        RegUse = UseSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>();</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;      }</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> *UseMIDesc =</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;          (RegUse ? &amp;UseSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>()-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>() : <span class="keyword">nullptr</span>);</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;      <span class="keywordtype">bool</span> ImplicitPseudoUse =</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;          (UseMIDesc &amp;&amp; UseOp &gt;= ((<a class="code" href="lib_2Target_2README_8txt.html#a3217063f680fa8e35dea3c59b6e52b18">int</a>)UseMIDesc-&gt;<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>()) &amp;&amp;</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;           !UseMIDesc-&gt;<a class="code" href="classllvm_1_1MCInstrDesc.html#a45b3cd845b81eba9c9b23954ffbb4fc6">hasImplicitUseOfPhysReg</a>(*Alias));</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;      <span class="keywordflow">if</span> (!ImplicitPseudoDef &amp;&amp; !ImplicitPseudoUse) {</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;        Dep.<a class="code" href="classllvm_1_1SDep.html#a148b76c8f993d4a3d95ac19c60e2ebe0">setLatency</a>(<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">SchedModel</a>.<a class="code" href="classllvm_1_1TargetSchedModel.html#abe764852febe90b22412f1acf299fb9e">computeOperandLatency</a>(SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>(), OperIdx,</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;                                                        RegUse, UseOp));</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;      } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        Dep.<a class="code" href="classllvm_1_1SDep.html#a148b76c8f993d4a3d95ac19c60e2ebe0">setLatency</a>(0);</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;      }</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;      <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.adjustSchedDependency(SU, OperIdx, UseSU, UseOp, Dep);</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;      UseSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#af92bf49ed4846e026e68c380d74d7b15">addPred</a>(Dep);</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    }</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  }</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;}</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">/// Adds register dependencies (data, anti, and output) from this SUnit</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">/// to following instructions in the same scheduling region that depend the</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">/// physical register referenced at OperIdx.</span></div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a2e9425c046cf742bfbb9ebb96466d8e5">  288</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a2e9425c046cf742bfbb9ebb96466d8e5">ScheduleDAGInstrs::addPhysRegDeps</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">unsigned</span> OperIdx) {</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>();</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(OperIdx);</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <span class="comment">// We do not need to track any dependencies for constant registers.</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ScheduleDAG.html#a1b09f4d9c91e25f7bc2ac60b3b929d11">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#abe36a37a2974f73af12228bccbaef0b4">isConstantPhysReg</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>))</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160; </div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = <a class="code" href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">MF</a>.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>();</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160; </div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <span class="comment">// Optionally add output and anti dependencies. For anti</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  <span class="comment">// dependencies we use a latency of 0 because for a multi-issue</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <span class="comment">// target we want to allow the defining instruction to issue</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  <span class="comment">// in the same cycle as the using instruction.</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <span class="comment">// TODO: Using a latency of 1 here for output dependencies assumes</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  <span class="comment">//       there&#39;s no cost for reusing registers.</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732">SDep::Kind</a> Kind = MO.<a class="code" href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">isUse</a>() ? <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e">SDep::Anti</a> : <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732a011a1d87822a7f70efee9e430a7ccc36">SDep::Output</a>;</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> Alias(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a>, <span class="keyword">true</span>); Alias.<a class="code" href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">isValid</a>(); ++Alias) {</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ae384109023f32441ff89f13b79be6b89">Defs</a>.<a class="code" href="classllvm_1_1SparseMultiSet.html#a14465cc22942098bf446b8d96d018cd4">contains</a>(*Alias))</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SparseMultiSet.html#ada97379dfb89c01fb4065e33bf180f0e">Reg2SUnitsMap::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ae384109023f32441ff89f13b79be6b89">Defs</a>.<a class="code" href="classllvm_1_1SparseMultiSet.html#a007d043f89bfaefaec158a7e93b39832">find</a>(*Alias); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ae384109023f32441ff89f13b79be6b89">Defs</a>.<a class="code" href="classllvm_1_1SparseMultiSet.html#a6123d1aa335e5d9c6299050c2cc5193e">end</a>(); ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;      <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *DefSU = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;SU;</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;      <span class="keywordflow">if</span> (DefSU == &amp;<a class="code" href="classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">ExitSU</a>)</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;      <span class="keywordflow">if</span> (DefSU != SU &amp;&amp;</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;          (Kind != <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732a011a1d87822a7f70efee9e430a7ccc36">SDep::Output</a> || !MO.<a class="code" href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">isDead</a>() ||</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;           !DefSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>()-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a544a7d98a1211395b7bc5c70af0819c5">registerDefIsDead</a>(*Alias))) {</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;        <a class="code" href="classllvm_1_1SDep.html">SDep</a> Dep(SU, Kind, <span class="comment">/*Reg=*/</span>*Alias);</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;        <span class="keywordflow">if</span> (Kind != <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e">SDep::Anti</a>)</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;          Dep.<a class="code" href="classllvm_1_1SDep.html#a148b76c8f993d4a3d95ac19c60e2ebe0">setLatency</a>(</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;            <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">SchedModel</a>.<a class="code" href="classllvm_1_1TargetSchedModel.html#a5a00ff1e3eb19fe4001d742d93f8fade">computeOutputLatency</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, OperIdx, DefSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>()));</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;        <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.adjustSchedDependency(SU, OperIdx, DefSU, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;OpIdx, Dep);</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        DefSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#af92bf49ed4846e026e68c380d74d7b15">addPred</a>(Dep);</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;      }</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    }</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  }</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160; </div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>()) {</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#adc4d8df3725fd70ffbaffeead756025c">hasPhysRegUses</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    <span class="comment">// Either insert a new Reg2SUnits entry with an empty SUnits list, or</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    <span class="comment">// retrieve the existing SUnits list for this register&#39;s uses.</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    <span class="comment">// Push this SUnit on the use list.</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">Uses</a>.<a class="code" href="classllvm_1_1SparseMultiSet.html#a8586fb88f0c2e2236a1552292cba1dd3">insert</a>(<a class="code" href="structllvm_1_1PhysRegSUOper.html">PhysRegSUOper</a>(SU, OperIdx, <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>));</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">RemoveKillFlags</a>)</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;      MO.<a class="code" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(<span class="keyword">false</span>);</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a56fbc3f460289602ce8a51538ebc1e26">addPhysRegDataDeps</a>(SU, OperIdx);</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160; </div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    <span class="comment">// Clear previous uses and defs of this register and its subergisters.</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a>, <span class="keyword">true</span>); <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>.isValid(); ++<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>) {</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">Uses</a>.<a class="code" href="classllvm_1_1SparseMultiSet.html#a14465cc22942098bf446b8d96d018cd4">contains</a>(*<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>))</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;        <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">Uses</a>.<a class="code" href="classllvm_1_1SparseMultiSet.html#ab911382d02334b8421f4dbca8c53ff27">eraseAll</a>(*<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>);</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;      <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">isDead</a>())</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;        <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ae384109023f32441ff89f13b79be6b89">Defs</a>.<a class="code" href="classllvm_1_1SparseMultiSet.html#ab911382d02334b8421f4dbca8c53ff27">eraseAll</a>(*<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>);</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    }</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">isDead</a>() &amp;&amp; SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0be1f84d53e90c247d75f2ed63636761">isCall</a>) {</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;      <span class="comment">// Calls will not be reordered because of chain dependencies (see</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;      <span class="comment">// below). Since call operands are dead, calls may continue to be added</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;      <span class="comment">// to the DefList making dependence checking quadratic in the size of</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;      <span class="comment">// the block. Instead, we leave only one call at the back of the</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;      <span class="comment">// DefList.</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;      <a class="code" href="classllvm_1_1SparseMultiSet.html#aedf030829902cd1a8e3ed4a24820e3a7">Reg2SUnitsMap::RangePair</a> <a class="code" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a> = <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ae384109023f32441ff89f13b79be6b89">Defs</a>.<a class="code" href="classllvm_1_1SparseMultiSet.html#ac92517e8c9066cbd446b0589a50c16f6">equal_range</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;      <a class="code" href="classllvm_1_1SparseMultiSet.html#ada97379dfb89c01fb4065e33bf180f0e">Reg2SUnitsMap::iterator</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a> = <a class="code" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a>.first;</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;      <a class="code" href="classllvm_1_1SparseMultiSet.html#ada97379dfb89c01fb4065e33bf180f0e">Reg2SUnitsMap::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a>.second;</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">bool</span> isBegin = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> == <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>; !isBegin; <span class="comment">/* empty */</span>) {</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;        isBegin = (--<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) == <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>;</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;SU-&gt;isCall)</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;          <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;        <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ae384109023f32441ff89f13b79be6b89">Defs</a>.<a class="code" href="classllvm_1_1SparseMultiSet.html#a3ab390f0c1123852f16664da01de672a">erase</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;      }</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    }</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160; </div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    <span class="comment">// Defs are pushed in the order they are visited and never reordered.</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ae384109023f32441ff89f13b79be6b89">Defs</a>.<a class="code" href="classllvm_1_1SparseMultiSet.html#a8586fb88f0c2e2236a1552292cba1dd3">insert</a>(<a class="code" href="structllvm_1_1PhysRegSUOper.html">PhysRegSUOper</a>(SU, OperIdx, <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>));</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  }</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;}</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160; </div>
<div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a643ff7dd8c287dd58e75cbe79556e74c">  365</a></span>&#160;<a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a643ff7dd8c287dd58e75cbe79556e74c">ScheduleDAGInstrs::getLaneMaskForMO</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO)<span class="keyword"> const</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="keyword"></span>{</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <span class="comment">// No point in tracking lanemasks if we don&#39;t have interesting subregisters.</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC = *<a class="code" href="classllvm_1_1ScheduleDAG.html#a1b09f4d9c91e25f7bc2ac60b3b929d11">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  <span class="keywordflow">if</span> (!RC.<a class="code" href="classllvm_1_1TargetRegisterClass.html#a5f091eb46b984dbf525c6ac041f6af95">HasDisjunctSubRegs</a>)</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1LaneBitmask.html#a3714a639930eab71d7202da05ad82990">LaneBitmask::getAll</a>();</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160; </div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = MO.<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>();</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> == 0)</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    <span class="keywordflow">return</span> RC.<a class="code" href="classllvm_1_1TargetRegisterClass.html#ac4b4e4e2660b0fcd4f92c1d35c29d1c0">getLaneMask</a>();</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a>-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a7a23b6fb3b79b0c2bf4bf4f0cb042840">getSubRegIndexLaneMask</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>);</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;}</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160; </div>
<div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#afb8c24d6929051d24b35af1ef0550e54">  379</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#afb8c24d6929051d24b35af1ef0550e54">ScheduleDAGInstrs::deadDefHasNoUse</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) {</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <span class="keyword">auto</span> RegUse = <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a417ece2bf0f001181401c6c6b210194a">CurrentVRegUses</a>.<a class="code" href="classllvm_1_1SparseMultiSet.html#a007d043f89bfaefaec158a7e93b39832">find</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <span class="keywordflow">if</span> (RegUse == <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a417ece2bf0f001181401c6c6b210194a">CurrentVRegUses</a>.<a class="code" href="classllvm_1_1SparseMultiSet.html#a6123d1aa335e5d9c6299050c2cc5193e">end</a>())</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <span class="keywordflow">return</span> (RegUse-&gt;LaneMask &amp; <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a643ff7dd8c287dd58e75cbe79556e74c">getLaneMaskForMO</a>(MO)).none();</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;}</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">/// Adds register output and data dependencies from this SUnit to instructions</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">/// that occur later in the same scheduling region if they read from or write to</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">/// the virtual register defined at OperIdx.</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">/// TODO: Hoist loop induction variable increments. This has to be</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">/// reevaluated. Generally, IV scheduling should be done before coalescing.</span></div>
<div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a10acc9310a21d9a8191d3d84916bdffb">  392</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a10acc9310a21d9a8191d3d84916bdffb">ScheduleDAGInstrs::addVRegDefDeps</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">unsigned</span> OperIdx) {</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>();</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(OperIdx);</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160; </div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> DefLaneMask;</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> KillLaneMask;</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a96bb77f51ee973b0613bf5083144fa69">TrackLaneMasks</a>) {</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    <span class="keywordtype">bool</span> IsKill = MO.<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>() == 0 || MO.<a class="code" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>();</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    DefLaneMask = <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a643ff7dd8c287dd58e75cbe79556e74c">getLaneMaskForMO</a>(MO);</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    <span class="comment">// If we have a &lt;read-undef&gt; flag, none of the lane values comes from an</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    <span class="comment">// earlier instruction.</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    KillLaneMask = IsKill ? <a class="code" href="structllvm_1_1LaneBitmask.html#a3714a639930eab71d7202da05ad82990">LaneBitmask::getAll</a>() : DefLaneMask;</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160; </div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>() != 0 &amp;&amp; MO.<a class="code" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>()) {</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;      <span class="comment">// There may be other subregister defs on the same instruction of the same</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;      <span class="comment">// register in later operands. The lanes of other defs will now be live</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;      <span class="comment">// after this instruction, so these should not be treated as killed by the</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;      <span class="comment">// instruction even though they appear to be killed in this one operand.</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;      <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;OtherMO :</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;           <a class="code" href="namespacellvm.html#a02981de53fb6ffd384d39addc4d25f37">llvm::drop_begin</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;operands(), OperIdx + 1))</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;        <span class="keywordflow">if</span> (OtherMO.isReg() &amp;&amp; OtherMO.isDef() &amp;&amp; OtherMO.getReg() == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;          KillLaneMask &amp;= ~<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a643ff7dd8c287dd58e75cbe79556e74c">getLaneMaskForMO</a>(OtherMO);</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    }</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160; </div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    <span class="comment">// Clear undef flag, we&#39;ll re-add it later once we know which subregister</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    <span class="comment">// Def is first.</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    MO.<a class="code" href="classllvm_1_1MachineOperand.html#ab979122f21b7fa46d3d2d9b21983068b">setIsUndef</a>(<span class="keyword">false</span>);</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    DefLaneMask = <a class="code" href="structllvm_1_1LaneBitmask.html#a3714a639930eab71d7202da05ad82990">LaneBitmask::getAll</a>();</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    KillLaneMask = <a class="code" href="structllvm_1_1LaneBitmask.html#a3714a639930eab71d7202da05ad82990">LaneBitmask::getAll</a>();</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  }</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160; </div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">isDead</a>()) {</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#afb8c24d6929051d24b35af1ef0550e54">deadDefHasNoUse</a>(MO) &amp;&amp; <span class="stringliteral">&quot;Dead defs should have no uses&quot;</span>);</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;    <span class="comment">// Add data dependence to all uses we found so far.</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = <a class="code" href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">MF</a>.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>();</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SparseMultiSet.html#ada97379dfb89c01fb4065e33bf180f0e">VReg2SUnitOperIdxMultiMap::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a417ece2bf0f001181401c6c6b210194a">CurrentVRegUses</a>.<a class="code" href="classllvm_1_1SparseMultiSet.html#a007d043f89bfaefaec158a7e93b39832">find</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>),</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;         <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a417ece2bf0f001181401c6c6b210194a">CurrentVRegUses</a>.<a class="code" href="classllvm_1_1SparseMultiSet.html#a6123d1aa335e5d9c6299050c2cc5193e">end</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; <span class="comment">/*empty*/</span>) {</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;      <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> LaneMask = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;LaneMask;</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;      <span class="comment">// Ignore uses of other lanes.</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;      <span class="keywordflow">if</span> ((LaneMask &amp; KillLaneMask).<a class="code" href="HWAddressSanitizer_8cpp.html#aeaa43ab635ee98b9e2055d0f217558c2ab7e4e0120a041dbe6528b050c04269e0">none</a>()) {</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;        ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;      }</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160; </div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;      <span class="keywordflow">if</span> ((LaneMask &amp; DefLaneMask).<a class="code" href="namespacellvm_1_1LegalityPredicates.html#a6fef38ab5d0c9c582fe6cae7d8badf5f">any</a>()) {</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;        <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *UseSU = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;SU;</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;        <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1Use.html">Use</a> = UseSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>();</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;        <a class="code" href="classllvm_1_1SDep.html">SDep</a> Dep(SU, <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26">SDep::Data</a>, <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;        Dep.<a class="code" href="classllvm_1_1SDep.html#a148b76c8f993d4a3d95ac19c60e2ebe0">setLatency</a>(<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">SchedModel</a>.<a class="code" href="classllvm_1_1TargetSchedModel.html#abe764852febe90b22412f1acf299fb9e">computeOperandLatency</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, OperIdx, <a class="code" href="classllvm_1_1Use.html">Use</a>,</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;                                                        <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;OperandIndex));</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;        <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.adjustSchedDependency(SU, OperIdx, UseSU, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;OperandIndex, Dep);</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;        UseSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#af92bf49ed4846e026e68c380d74d7b15">addPred</a>(Dep);</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;      }</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160; </div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;      LaneMask &amp;= ~KillLaneMask;</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;      <span class="comment">// If we found a Def for all lanes of this use, remove it from the list.</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;      <span class="keywordflow">if</span> (LaneMask.<a class="code" href="structllvm_1_1LaneBitmask.html#a72988cca7ab2262ef68fdd0c5ae54940">any</a>()) {</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;        <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;LaneMask = LaneMask;</div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;        ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;      } <span class="keywordflow">else</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;        <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a417ece2bf0f001181401c6c6b210194a">CurrentVRegUses</a>.<a class="code" href="classllvm_1_1SparseMultiSet.html#a3ab390f0c1123852f16664da01de672a">erase</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    }</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  }</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160; </div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  <span class="comment">// Shortcut: Singly defined vregs do not have output/anti dependencies.</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ScheduleDAG.html#a1b09f4d9c91e25f7bc2ac60b3b929d11">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a92d46fa856af865f8c997f97596990ec">hasOneDef</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>))</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160; </div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  <span class="comment">// Add output dependence to the next nearest defs of this vreg.</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  <span class="comment">// Unless this definition is dead, the output dependence should be</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  <span class="comment">// transitively redundant with antidependencies from this definition&#39;s</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <span class="comment">// uses. We&#39;re conservative for now until we have a way to guarantee the uses</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  <span class="comment">// are not eliminated sometime during scheduling. The output dependence edge</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <span class="comment">// is also useful if output latency exceeds def-use latency.</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> LaneMask = DefLaneMask;</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="structllvm_1_1VReg2SUnit.html">VReg2SUnit</a> &amp;V2SU : <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>(<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#aae8addb45cc64764371ace084b48dc51">CurrentVRegDefs</a>.<a class="code" href="classllvm_1_1SparseMultiSet.html#a007d043f89bfaefaec158a7e93b39832">find</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>),</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;                                     <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#aae8addb45cc64764371ace084b48dc51">CurrentVRegDefs</a>.<a class="code" href="classllvm_1_1SparseMultiSet.html#a6123d1aa335e5d9c6299050c2cc5193e">end</a>())) {</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    <span class="comment">// Ignore defs for other lanes.</span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    <span class="keywordflow">if</span> ((V2SU.LaneMask &amp; LaneMask).none())</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    <span class="comment">// Add an output dependence.</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *DefSU = V2SU.SU;</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    <span class="comment">// Ignore additional defs of the same lanes in one instruction. This can</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    <span class="comment">// happen because lanemasks are shared for targets with too many</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    <span class="comment">// subregisters. We also use some representration tricks/hacks where we</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    <span class="comment">// add super-register defs/uses, to imply that although we only access parts</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    <span class="comment">// of the reg we care about the full one.</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    <span class="keywordflow">if</span> (DefSU == SU)</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    <a class="code" href="classllvm_1_1SDep.html">SDep</a> Dep(SU, <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732a011a1d87822a7f70efee9e430a7ccc36">SDep::Output</a>, <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    Dep.<a class="code" href="classllvm_1_1SDep.html#a148b76c8f993d4a3d95ac19c60e2ebe0">setLatency</a>(</div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;      <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">SchedModel</a>.<a class="code" href="classllvm_1_1TargetSchedModel.html#a5a00ff1e3eb19fe4001d742d93f8fade">computeOutputLatency</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, OperIdx, DefSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>()));</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    DefSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#af92bf49ed4846e026e68c380d74d7b15">addPred</a>(Dep);</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160; </div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;    <span class="comment">// Update current definition. This can get tricky if the def was about a</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    <span class="comment">// bigger lanemask before. We then have to shrink it and create a new</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    <span class="comment">// VReg2SUnit for the non-overlapping part.</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> OverlapMask = V2SU.LaneMask &amp; LaneMask;</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> NonOverlapMask = V2SU.LaneMask &amp; ~LaneMask;</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    V2SU.SU = SU;</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    V2SU.LaneMask = OverlapMask;</div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    <span class="keywordflow">if</span> (NonOverlapMask.<a class="code" href="structllvm_1_1LaneBitmask.html#a72988cca7ab2262ef68fdd0c5ae54940">any</a>())</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;      <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#aae8addb45cc64764371ace084b48dc51">CurrentVRegDefs</a>.<a class="code" href="classllvm_1_1SparseMultiSet.html#a8586fb88f0c2e2236a1552292cba1dd3">insert</a>(<a class="code" href="structllvm_1_1VReg2SUnit.html">VReg2SUnit</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, NonOverlapMask, DefSU));</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  }</div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;  <span class="comment">// If there was no CurrentVRegDefs entry for some lanes yet, create one.</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  <span class="keywordflow">if</span> (LaneMask.<a class="code" href="structllvm_1_1LaneBitmask.html#a72988cca7ab2262ef68fdd0c5ae54940">any</a>())</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;    <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#aae8addb45cc64764371ace084b48dc51">CurrentVRegDefs</a>.<a class="code" href="classllvm_1_1SparseMultiSet.html#a8586fb88f0c2e2236a1552292cba1dd3">insert</a>(<a class="code" href="structllvm_1_1VReg2SUnit.html">VReg2SUnit</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, LaneMask, SU));</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;}</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">/// Adds a register data dependency if the instruction that defines the</span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">/// virtual register used at OperIdx is mapped to an SUnit. Add a register</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">/// antidependency from this SUnit to instructions that occur later in the same</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">/// scheduling region if they write the virtual register.</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">/// TODO: Handle ExitSU &quot;uses&quot; properly.</span></div>
<div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a0f958ee7dc9902af4093fe8fabbabd6e">  511</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a0f958ee7dc9902af4093fe8fabbabd6e">ScheduleDAGInstrs::addVRegUseDeps</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">unsigned</span> OperIdx) {</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>();</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;isDebugOrPseudoInstr());</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160; </div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(OperIdx);</div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160; </div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <span class="comment">// Remember the use. Data dependencies will be added when we find the def.</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> LaneMask = <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a96bb77f51ee973b0613bf5083144fa69">TrackLaneMasks</a> ? <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a643ff7dd8c287dd58e75cbe79556e74c">getLaneMaskForMO</a>(MO)</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;                                        : <a class="code" href="structllvm_1_1LaneBitmask.html#a3714a639930eab71d7202da05ad82990">LaneBitmask::getAll</a>();</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a417ece2bf0f001181401c6c6b210194a">CurrentVRegUses</a>.<a class="code" href="classllvm_1_1SparseMultiSet.html#a8586fb88f0c2e2236a1552292cba1dd3">insert</a>(<a class="code" href="structllvm_1_1VReg2SUnitOperIdx.html">VReg2SUnitOperIdx</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, LaneMask, OperIdx, SU));</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160; </div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;  <span class="comment">// Add antidependences to the following defs of the vreg.</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="structllvm_1_1VReg2SUnit.html">VReg2SUnit</a> &amp;V2SU : <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>(<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#aae8addb45cc64764371ace084b48dc51">CurrentVRegDefs</a>.<a class="code" href="classllvm_1_1SparseMultiSet.html#a007d043f89bfaefaec158a7e93b39832">find</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>),</div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;                                     <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#aae8addb45cc64764371ace084b48dc51">CurrentVRegDefs</a>.<a class="code" href="classllvm_1_1SparseMultiSet.html#a6123d1aa335e5d9c6299050c2cc5193e">end</a>())) {</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    <span class="comment">// Ignore defs for unrelated lanes.</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> PrevDefLaneMask = V2SU.LaneMask;</div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;    <span class="keywordflow">if</span> ((PrevDefLaneMask &amp; LaneMask).<a class="code" href="HWAddressSanitizer_8cpp.html#aeaa43ab635ee98b9e2055d0f217558c2ab7e4e0120a041dbe6528b050c04269e0">none</a>())</div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    <span class="keywordflow">if</span> (V2SU.SU == SU)</div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160; </div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;    V2SU.SU-&gt;addPred(<a class="code" href="classllvm_1_1SDep.html">SDep</a>(SU, <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e">SDep::Anti</a>, <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>));</div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  }</div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;}</div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment">/// Returns true if MI is an instruction we are unable to reason about</span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment">/// (like a call or something with unmodeled side effects).</span></div>
<div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="ScheduleDAGInstrs_8cpp.html#aa293c74eda51fbcf094df1aa351b322b">  539</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="ScheduleDAGInstrs_8cpp.html#aa293c74eda51fbcf094df1aa351b322b">isGlobalMemoryObject</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;isCall() || <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;hasUnmodeledSideEffects() ||</div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;         (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;hasOrderedMemoryRef() &amp;&amp; !<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;isDereferenceableInvariantLoad());</div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;}</div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160; </div>
<div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#aee33e06ea8865a2fb2bf229325c07194">  544</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#aee33e06ea8865a2fb2bf229325c07194">ScheduleDAGInstrs::addChainDependency</a> (<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SUa, <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SUb,</div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;                                            <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a>) {</div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <span class="keywordflow">if</span> (SUa-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>()-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a55aec6d9959470668bae2aeb8a7c0768">mayAlias</a>(<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#abc0d83b64990b090c9205e27b5e86b31">AAForDep</a>, *SUb-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>(), <a class="code" href="ScheduleDAGInstrs_8cpp.html#acd783a19873b6c202d521e9d174356d8">UseTBAA</a>)) {</div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;    <a class="code" href="classllvm_1_1SDep.html">SDep</a> Dep(SUa, <a class="code" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9aa34e7b539ffb2975952fd58cbb2b75c2">SDep::MayAliasMem</a>);</div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;    Dep.<a class="code" href="classllvm_1_1SDep.html#a148b76c8f993d4a3d95ac19c60e2ebe0">setLatency</a>(<a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a>);</div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;    SUb-&gt;<a class="code" href="classllvm_1_1SUnit.html#af92bf49ed4846e026e68c380d74d7b15">addPred</a>(Dep);</div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  }</div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;}</div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">/// Creates an SUnit for each real instruction, numbered in top-down</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment">/// topological order. The instruction order A &lt; B, implies that no edge exists</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">/// from B to A.</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">/// Map each real instruction to its SUnit.</span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment">/// After initSUnits, the SUnits vector cannot be resized and the scheduler may</span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment">/// hang onto SUnit pointers. We may relax this in the future by using SUnit IDs</span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment">/// instead of pointers.</span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment">/// MachineScheduler relies on initSUnits numbering the nodes by their order in</span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment">/// the original instruction list.</span></div>
<div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a705a0975de8335b0b6bdbbae165e8f5c">  565</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a705a0975de8335b0b6bdbbae165e8f5c">ScheduleDAGInstrs::initSUnits</a>() {</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;  <span class="comment">// We&#39;ll be allocating one SUnit for each real instruction in the region,</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  <span class="comment">// which is contained within a basic block.</span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.reserve(<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#af1c8be2ff5fd8eab8091e6ffa40ded8d">NumRegionInstrs</a>);</div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160; </div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> : <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>(<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">RegionBegin</a>, <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">RegionEnd</a>)) {</div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isDebugOrPseudoInstr())</div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160; </div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a6c497ec4b863f7d59aa3678740331c8e">newSUnit</a>(&amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;    <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a077eef2c61ca462db1800cc506092d38">MISUnitMap</a>[&amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>] = SU;</div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160; </div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;    SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0be1f84d53e90c247d75f2ed63636761">isCall</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isCall();</div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;    SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ace667b502d54c947cf2f3a4c5d60f734">isCommutable</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isCommutable();</div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160; </div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;    <span class="comment">// Assign the Latency field of SU using target-provided information.</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;    SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a72e0568b7bf0e9a97260c34264a549a0">Latency</a> = <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">SchedModel</a>.computeInstrLatency(SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>());</div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160; </div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    <span class="comment">// If this SUnit uses a reserved or unbuffered resource, mark it as such.</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;    <span class="comment">// Reserved resources block an instruction from issuing and stall the</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;    <span class="comment">// entire pipeline. These are identified by BufferSize=0.</span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;    <span class="comment">// Unbuffered resources prevent execution of subsequent instructions that</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;    <span class="comment">// require the same resources. This is used for in-order execution pipelines</span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;    <span class="comment">// within an out-of-order core. These are identified by BufferSize=1.</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">SchedModel</a>.<a class="code" href="classllvm_1_1TargetSchedModel.html#a572a0c9d17306d9414106ad1cf4c8052">hasInstrSchedModel</a>()) {</div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;      <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *<a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62">SC</a> = <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#af3d65454da09651202a0f6f39e84462a">getSchedClass</a>(SU);</div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;      <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="structllvm_1_1MCWriteProcResEntry.html">MCWriteProcResEntry</a> &amp;PRE :</div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;           <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>(<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">SchedModel</a>.<a class="code" href="classllvm_1_1TargetSchedModel.html#af7c94f0b04c1a466ee77ca749cd8dc50">getWriteProcResBegin</a>(<a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62">SC</a>),</div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;                      <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">SchedModel</a>.<a class="code" href="classllvm_1_1TargetSchedModel.html#a3e53e3e37d8a810d38ffb83268103b23">getWriteProcResEnd</a>(<a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62">SC</a>))) {</div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;        <span class="keywordflow">switch</span> (<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">SchedModel</a>.<a class="code" href="classllvm_1_1TargetSchedModel.html#a2d84f9d0ec636675b2ce060c82f8c588">getProcResource</a>(PRE.ProcResourceIdx)-&gt;<a class="code" href="structllvm_1_1MCProcResourceDesc.html#a1cabc35908985a4252812bbff35df8f9">BufferSize</a>) {</div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;        <span class="keywordflow">case</span> 0:</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;          SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ab76e4a602699ddc57019efaba62a92b6">hasReservedResource</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;          <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;        <span class="keywordflow">case</span> 1:</div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;          SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a4ac4d36cb59a4bbf5d93513dad0ff0e9">isUnbuffered</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;          <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;        <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;          <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;        }</div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;      }</div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;    }</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  }</div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;}</div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160; </div>
<div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">  611</a></span>&#160;<span class="keyword">class </span><a class="code" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">ScheduleDAGInstrs::Value2SUsMap</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MapVector.html">MapVector</a>&lt;ValueType, SUList&gt; {<span class="comment"></span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment">  /// Current total number of SUs in map.</span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> NumNodes = 0;</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment">  /// 1 for loads, 0 for stores. (see comment in SUList)</span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> TrueMemOrderLatency;</div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160; </div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="classScheduleDAGInstrs_1_1Value2SUsMap.html#a75fc536cd3210efa617d9b20832bc7f6">  619</a></span>&#160;  <a class="code" href="classScheduleDAGInstrs_1_1Value2SUsMap.html#a75fc536cd3210efa617d9b20832bc7f6">Value2SUsMap</a>(<span class="keywordtype">unsigned</span> lat = 0) : TrueMemOrderLatency(lat) {}</div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment">  /// To keep NumNodes up to date, insert() is used instead of</span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment">  /// this operator w/ push_back().</span></div>
<div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="classScheduleDAGInstrs_1_1Value2SUsMap.html#ac8bacf212778b9d41a338f061e08e0c4">  623</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1PointerUnion.html">ValueType</a> &amp;<a class="code" href="classScheduleDAGInstrs_1_1Value2SUsMap.html#ac8bacf212778b9d41a338f061e08e0c4">operator[]</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a8e1e9d0b1c64c405c0e99288f9225bd5">SUList</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1PALMD.html#af892c75285b0f64d58ca76cb73059adf">Key</a>) {</div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Don&#39;t use. Use insert() instead.&quot;</span>); };</div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment">  /// Adds SU to the SUList of V. If Map grows huge, reduce its size by calling</span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment">  /// reduce().</span></div>
<div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="classScheduleDAGInstrs_1_1Value2SUsMap.html#a0b589d5a5454606a0a9024a106844cf1">  628</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <span class="keyword">inline</span> <a class="code" href="classScheduleDAGInstrs_1_1Value2SUsMap.html#a0b589d5a5454606a0a9024a106844cf1">insert</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="code" href="classllvm_1_1PointerUnion.html">ValueType</a> V) {</div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;    <a class="code" href="classllvm_1_1MapVector.html#a7b6320765d728f520ed8b5d8a09c03fc">MapVector::operator[]</a>(V).push_back(SU);</div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    NumNodes++;</div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;  }</div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">  /// Clears the list of SUs mapped to V.</span></div>
<div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="classScheduleDAGInstrs_1_1Value2SUsMap.html#a849f288acb6b68b0987cb598bc36472e">  634</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <span class="keyword">inline</span> <a class="code" href="classScheduleDAGInstrs_1_1Value2SUsMap.html#a849f288acb6b68b0987cb598bc36472e">clearList</a>(<a class="code" href="classllvm_1_1PointerUnion.html">ValueType</a> V) {</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    <a class="code" href="classllvm_1_1MapVector.html#a085f340f16ff796202863961ff734902">iterator</a> Itr = <a class="code" href="classllvm_1_1MapVector.html#a6b0c3e15c351ba9682837c29b0a141b6">find</a>(V);</div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;    <span class="keywordflow">if</span> (Itr != <a class="code" href="classllvm_1_1MapVector.html#a0881334358ff6ff7ff8cea5562c7988e">end</a>()) {</div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NumNodes &gt;= Itr-&gt;second.size());</div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;      NumNodes -= Itr-&gt;second.size();</div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160; </div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;      Itr-&gt;second.clear();</div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    }</div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;  }</div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment">  /// Clears map from all contents.</span></div>
<div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="classScheduleDAGInstrs_1_1Value2SUsMap.html#a62b8ec9cd0b46fe7a2a1d3cb3f9e6cf5">  645</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classScheduleDAGInstrs_1_1Value2SUsMap.html#a62b8ec9cd0b46fe7a2a1d3cb3f9e6cf5">clear</a>() {</div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    <a class="code" href="classllvm_1_1MapVector.html#ae091b147039557cf8ce505740e7ff7ac">MapVector&lt;ValueType, SUList&gt;::clear</a>();</div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    NumNodes = 0;</div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;  }</div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160; </div>
<div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="classScheduleDAGInstrs_1_1Value2SUsMap.html#a877cc0c7417f2a791fc0d6db0ca39161">  650</a></span>&#160;  <span class="keywordtype">unsigned</span> <span class="keyword">inline</span> <a class="code" href="classScheduleDAGInstrs_1_1Value2SUsMap.html#a877cc0c7417f2a791fc0d6db0ca39161">size</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> NumNodes; }</div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="comment">  /// Counts the number of SUs in this map after a reduction.</span></div>
<div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="classScheduleDAGInstrs_1_1Value2SUsMap.html#a033628dbd3a02473543d533b5987f538">  653</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classScheduleDAGInstrs_1_1Value2SUsMap.html#a033628dbd3a02473543d533b5987f538">reComputeSize</a>() {</div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;    NumNodes = 0;</div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> : *<span class="keyword">this</span>)</div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;      NumNodes += <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.second.size();</div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  }</div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160; </div>
<div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="classScheduleDAGInstrs_1_1Value2SUsMap.html#adff804a02fa1af4d4192309a8d4df8eb">  659</a></span>&#160;  <span class="keywordtype">unsigned</span> <span class="keyword">inline</span> <a class="code" href="classScheduleDAGInstrs_1_1Value2SUsMap.html#adff804a02fa1af4d4192309a8d4df8eb">getTrueMemOrderLatency</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;    <span class="keywordflow">return</span> TrueMemOrderLatency;</div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;  }</div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160; </div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classScheduleDAGInstrs_1_1Value2SUsMap.html#a2108e59efc127ea06bcd9e920d0b9261">dump</a>();</div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;};</div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160; </div>
<div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#afe11e438e3ecc0381047e0e01958fea0">  666</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a48e69d6ef017966f2a55dbf4d1d0b193">ScheduleDAGInstrs::addChainDependencies</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU,</div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;                                             <a class="code" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;Val2SUsMap) {</div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> : Val2SUsMap)</div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;    <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a48e69d6ef017966f2a55dbf4d1d0b193">addChainDependencies</a>(SU, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.second,</div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;                         Val2SUsMap.getTrueMemOrderLatency());</div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;}</div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160; </div>
<div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a14962363da4c4a48ad6646cb05f49b77">  673</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a48e69d6ef017966f2a55dbf4d1d0b193">ScheduleDAGInstrs::addChainDependencies</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU,</div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;                                             <a class="code" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;Val2SUsMap,</div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;                                             <a class="code" href="classllvm_1_1PointerUnion.html">ValueType</a> V) {</div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  <a class="code" href="classllvm_1_1MapVector.html#a085f340f16ff796202863961ff734902">Value2SUsMap::iterator</a> Itr = Val2SUsMap.<a class="code" href="classllvm_1_1MapVector.html#a6b0c3e15c351ba9682837c29b0a141b6">find</a>(V);</div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;  <span class="keywordflow">if</span> (Itr != Val2SUsMap.<a class="code" href="classllvm_1_1MapVector.html#a0881334358ff6ff7ff8cea5562c7988e">end</a>())</div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a48e69d6ef017966f2a55dbf4d1d0b193">addChainDependencies</a>(SU, Itr-&gt;second,</div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;                         Val2SUsMap.<a class="code" href="classScheduleDAGInstrs_1_1Value2SUsMap.html#adff804a02fa1af4d4192309a8d4df8eb">getTrueMemOrderLatency</a>());</div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;}</div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160; </div>
<div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a2cfd9da0e5724aa91bf1767dc1e2515e">  682</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a2cfd9da0e5724aa91bf1767dc1e2515e">ScheduleDAGInstrs::addBarrierChain</a>(<a class="code" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;map) {</div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a948f446009b83c0bca40324131e27868">BarrierChain</a> != <span class="keyword">nullptr</span>);</div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160; </div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;[V, SUs] : map) {</div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;    (void)V;</div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> *SU : SUs)</div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;      SU-&gt;addPredBarrier(<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a948f446009b83c0bca40324131e27868">BarrierChain</a>);</div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  }</div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  map.clear();</div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;}</div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160; </div>
<div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#ac483efdc6c5ab7a20f776b77f986b6cf">  693</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ac483efdc6c5ab7a20f776b77f986b6cf">ScheduleDAGInstrs::insertBarrierChain</a>(<a class="code" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;map) {</div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a948f446009b83c0bca40324131e27868">BarrierChain</a> != <span class="keyword">nullptr</span>);</div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160; </div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  <span class="comment">// Go through all lists of SUs.</span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MapVector.html#a085f340f16ff796202863961ff734902">Value2SUsMap::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = map.<a class="code" href="classllvm_1_1MapVector.html#aa610cab7ee61e36a6d1d122fc252c278">begin</a>(), EE = map.<a class="code" href="classllvm_1_1MapVector.html#a0881334358ff6ff7ff8cea5562c7988e">end</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != EE;) {</div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;    <a class="code" href="classllvm_1_1MapVector.html#a085f340f16ff796202863961ff734902">Value2SUsMap::iterator</a> CurrItr = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>++;</div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a8e1e9d0b1c64c405c0e99288f9225bd5">SUList</a> &amp;sus = CurrItr-&gt;second;</div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;    SUList::iterator SUItr = sus.begin(), SUEE = sus.end();</div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;    <span class="keywordflow">for</span> (; SUItr != SUEE; ++SUItr) {</div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;      <span class="comment">// Stop on BarrierChain or any instruction above it.</span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;      <span class="keywordflow">if</span> ((*SUItr)-&gt;NodeNum &lt;= <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a948f446009b83c0bca40324131e27868">BarrierChain</a>-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>)</div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160; </div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;      (*SUItr)-&gt;addPredBarrier(<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a948f446009b83c0bca40324131e27868">BarrierChain</a>);</div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;    }</div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160; </div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;    <span class="comment">// Remove also the BarrierChain from list if present.</span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    <span class="keywordflow">if</span> (SUItr != SUEE &amp;&amp; *SUItr == <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a948f446009b83c0bca40324131e27868">BarrierChain</a>)</div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;      SUItr++;</div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160; </div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    <span class="comment">// Remove all SUs that are now successors of BarrierChain.</span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    <span class="keywordflow">if</span> (SUItr != sus.begin())</div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;      sus.erase(sus.begin(), SUItr);</div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;  }</div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160; </div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;  <span class="comment">// Remove all entries with empty su lists.</span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;  map.<a class="code" href="classllvm_1_1MapVector.html#a862208c77d7ea13b440b4ff84911c1a4">remove_if</a>([&amp;](std::pair&lt;ValueType, SUList&gt; &amp;mapEntry) {</div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;      <span class="keywordflow">return</span> (mapEntry.second.empty()); });</div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160; </div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;  <span class="comment">// Recompute the size of the map (NumNodes).</span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;  map.<a class="code" href="classScheduleDAGInstrs_1_1Value2SUsMap.html#a033628dbd3a02473543d533b5987f538">reComputeSize</a>();</div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;}</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160; </div>
<div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#ab580983de4f7b69ebcca992be9cb3223">  726</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ab580983de4f7b69ebcca992be9cb3223">ScheduleDAGInstrs::buildSchedGraph</a>(<a class="code" href="classllvm_1_1AAResults.html">AAResults</a> *AA,</div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;                                        <a class="code" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> *RPTracker,</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;                                        <a class="code" href="classllvm_1_1PressureDiffs.html">PressureDiffs</a> *PDiffs,</div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;                                        <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS,</div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;                                        <span class="keywordtype">bool</span> TrackLaneMasks) {</div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = <a class="code" href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">MF</a>.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>();</div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="AArch64Subtarget_8cpp.html#a7297404050a59fa5c3f2cb2246b2efe0">UseAA</a> = <a class="code" href="ScheduleDAGInstrs_8cpp.html#ac0f44c01b29f696d2d8249536dd87cc1">EnableAASchedMI</a>.<a class="code" href="classllvm_1_1cl_1_1Option.html#a2dc75fafb68e7669e776e19da7857cdf">getNumOccurrences</a>() &gt; 0 ? <a class="code" href="ScheduleDAGInstrs_8cpp.html#ac0f44c01b29f696d2d8249536dd87cc1">EnableAASchedMI</a></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;                                                       : <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.useAA();</div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#abc0d83b64990b090c9205e27b5e86b31">AAForDep</a> = <a class="code" href="AArch64Subtarget_8cpp.html#a7297404050a59fa5c3f2cb2246b2efe0">UseAA</a> ? AA : <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160; </div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a948f446009b83c0bca40324131e27868">BarrierChain</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160; </div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;  this-&gt;TrackLaneMasks = <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a96bb77f51ee973b0613bf5083144fa69">TrackLaneMasks</a>;</div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a077eef2c61ca462db1800cc506092d38">MISUnitMap</a>.clear();</div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAG.html#a20e10e20ded7655f844479a648aa0c66">ScheduleDAG::clearDAG</a>();</div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160; </div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;  <span class="comment">// Create an SUnit for each real instruction.</span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a705a0975de8335b0b6bdbbae165e8f5c">initSUnits</a>();</div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160; </div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  <span class="keywordflow">if</span> (PDiffs)</div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;    PDiffs-&gt;<a class="code" href="classllvm_1_1PressureDiffs.html#adc55f26c1bfbbe17074ded7275f3961c">init</a>(<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.size());</div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160; </div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;  <span class="comment">// We build scheduling units by walking a block&#39;s instruction list</span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;  <span class="comment">// from bottom to top.</span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160; </div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;  <span class="comment">// Each MIs&#39; memory operand(s) is analyzed to a list of underlying</span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;  <span class="comment">// objects. The SU is then inserted in the SUList(s) mapped from the</span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  <span class="comment">// Value(s). Each Value thus gets mapped to lists of SUs depending</span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  <span class="comment">// on it, stores and loads kept separately. Two SUs are trivially</span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;  <span class="comment">// non-aliasing if they both depend on only identified Values and do</span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  <span class="comment">// not share any common Value.</span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;  <a class="code" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> Stores, Loads(1 <span class="comment">/*TrueMemOrderLatency*/</span>);</div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160; </div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  <span class="comment">// Certain memory accesses are known to not alias any SU in Stores</span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;  <span class="comment">// or Loads, and have therefore their own &#39;NonAlias&#39;</span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;  <span class="comment">// domain. E.g. spill / reload instructions never alias LLVM I/R</span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  <span class="comment">// Values. It would be nice to assume that this type of memory</span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;  <span class="comment">// accesses always have a proper memory operand modelling, and are</span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;  <span class="comment">// therefore never unanalyzable, but this is conservatively not</span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;  <span class="comment">// done.</span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;  <a class="code" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> NonAliasStores, NonAliasLoads(1 <span class="comment">/*TrueMemOrderLatency*/</span>);</div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160; </div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;  <span class="comment">// Track all instructions that may raise floating-point exceptions.</span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;  <span class="comment">// These do not depend on one other (or normal loads or stores), but</span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;  <span class="comment">// must not be rescheduled across global barriers.  Note that we don&#39;t</span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;  <span class="comment">// really need a &quot;map&quot; here since we don&#39;t track those MIs by value;</span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;  <span class="comment">// using the same Value2SUsMap data type here is simply a matter of</span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;  <span class="comment">// convenience.</span></div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;  <a class="code" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> FPExceptions;</div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160; </div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;  <span class="comment">// Remove any stale debug info; sometimes BuildSchedGraph is called again</span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;  <span class="comment">// without emitting the info from the previous call.</span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a6837fb2c08f4c8c986a4689a37ca93cf">DbgValues</a>.clear();</div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a25ae020b571d18d34d03097d91ca0f40">FirstDbgValue</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160; </div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ae384109023f32441ff89f13b79be6b89">Defs</a>.<a class="code" href="classllvm_1_1SparseMultiSet.html#a02504d447f0362be1ffc1cc19f6e48ef">empty</a>() &amp;&amp; <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">Uses</a>.<a class="code" href="classllvm_1_1SparseMultiSet.html#a02504d447f0362be1ffc1cc19f6e48ef">empty</a>() &amp;&amp;</div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;         <span class="stringliteral">&quot;Only BuildGraph should update Defs/Uses&quot;</span>);</div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ae384109023f32441ff89f13b79be6b89">Defs</a>.<a class="code" href="classllvm_1_1SparseMultiSet.html#af781b01667ff848f2b07b4b51660a714">setUniverse</a>(<a class="code" href="classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a>-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>());</div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">Uses</a>.<a class="code" href="classllvm_1_1SparseMultiSet.html#af781b01667ff848f2b07b4b51660a714">setUniverse</a>(<a class="code" href="classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a>-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>());</div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160; </div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#aae8addb45cc64764371ace084b48dc51">CurrentVRegDefs</a>.<a class="code" href="classllvm_1_1SparseMultiSet.html#a02504d447f0362be1ffc1cc19f6e48ef">empty</a>() &amp;&amp; <span class="stringliteral">&quot;nobody else should use CurrentVRegDefs&quot;</span>);</div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a417ece2bf0f001181401c6c6b210194a">CurrentVRegUses</a>.<a class="code" href="classllvm_1_1SparseMultiSet.html#a02504d447f0362be1ffc1cc19f6e48ef">empty</a>() &amp;&amp; <span class="stringliteral">&quot;nobody else should use CurrentVRegUses&quot;</span>);</div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;  <span class="keywordtype">unsigned</span> NumVirtRegs = <a class="code" href="classllvm_1_1ScheduleDAG.html#a1b09f4d9c91e25f7bc2ac60b3b929d11">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ae73582bbbc71758dcac70cd8c56210e4">getNumVirtRegs</a>();</div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#aae8addb45cc64764371ace084b48dc51">CurrentVRegDefs</a>.<a class="code" href="classllvm_1_1SparseMultiSet.html#af781b01667ff848f2b07b4b51660a714">setUniverse</a>(NumVirtRegs);</div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a417ece2bf0f001181401c6c6b210194a">CurrentVRegUses</a>.<a class="code" href="classllvm_1_1SparseMultiSet.html#af781b01667ff848f2b07b4b51660a714">setUniverse</a>(NumVirtRegs);</div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160; </div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;  <span class="comment">// Model data dependencies between instructions being scheduled and the</span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;  <span class="comment">// ExitSU.</span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ae8625c1e6c9bc82f2eaef39d3fff65a8">addSchedBarrierDeps</a>();</div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160; </div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;  <span class="comment">// Walk the list of instructions, from bottom moving up.</span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DbgMI = <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MII = <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">RegionEnd</a>, MIE = <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">RegionBegin</a>;</div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;       MII != MIE; --MII) {</div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = *std::prev(MII);</div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;    <span class="keywordflow">if</span> (DbgMI) {</div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;      <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a6837fb2c08f4c8c986a4689a37ca93cf">DbgValues</a>.emplace_back(DbgMI, &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;      DbgMI = <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;    }</div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160; </div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isDebugValue() || <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isDebugPHI()) {</div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;      DbgMI = &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;    }</div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160; </div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isDebugLabel() || <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isDebugRef() || <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isPseudoProbe())</div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160; </div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a077eef2c61ca462db1800cc506092d38">MISUnitMap</a>[&amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>];</div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SU &amp;&amp; <span class="stringliteral">&quot;No SUnit mapped to this MI&quot;</span>);</div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160; </div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;    <span class="keywordflow">if</span> (RPTracker) {</div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;      <a class="code" href="classllvm_1_1RegisterOperands.html">RegisterOperands</a> RegOpers;</div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;      RegOpers.<a class="code" href="classllvm_1_1RegisterOperands.html#a74e0a918c9705f23a1e5b66f68cc97e9">collect</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, *<a class="code" href="classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a>, <a class="code" href="classllvm_1_1ScheduleDAG.html#a1b09f4d9c91e25f7bc2ac60b3b929d11">MRI</a>, <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a96bb77f51ee973b0613bf5083144fa69">TrackLaneMasks</a>, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a96bb77f51ee973b0613bf5083144fa69">TrackLaneMasks</a>) {</div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;        <a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> SlotIdx = LIS-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a6f3043b29023d270fc4bc5062dff7cee">getInstructionIndex</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;        RegOpers.<a class="code" href="classllvm_1_1RegisterOperands.html#a8affa4b2a934ff08aa04e63253a00126">adjustLaneLiveness</a>(*LIS, <a class="code" href="classllvm_1_1ScheduleDAG.html#a1b09f4d9c91e25f7bc2ac60b3b929d11">MRI</a>, SlotIdx);</div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;      }</div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;      <span class="keywordflow">if</span> (PDiffs != <span class="keyword">nullptr</span>)</div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;        PDiffs-&gt;<a class="code" href="classllvm_1_1PressureDiffs.html#aa61bffce687c1adbbd0a96f292496128">addInstruction</a>(SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>, RegOpers, <a class="code" href="classllvm_1_1ScheduleDAG.html#a1b09f4d9c91e25f7bc2ac60b3b929d11">MRI</a>);</div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160; </div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;      <span class="keywordflow">if</span> (RPTracker-&gt;<a class="code" href="classllvm_1_1RegPressureTracker.html#a8743b2c5c27035fa002ef69e9df50c72">getPos</a>() == <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">RegionEnd</a> || &amp;*RPTracker-&gt;<a class="code" href="classllvm_1_1RegPressureTracker.html#a8743b2c5c27035fa002ef69e9df50c72">getPos</a>() != &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;        RPTracker-&gt;<a class="code" href="classllvm_1_1RegPressureTracker.html#a354c230443b1586633f5697aec0bcd8e">recedeSkipDebugValues</a>();</div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(&amp;*RPTracker-&gt;<a class="code" href="classllvm_1_1RegPressureTracker.html#a8743b2c5c27035fa002ef69e9df50c72">getPos</a>() == &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> &amp;&amp; <span class="stringliteral">&quot;RPTracker in sync&quot;</span>);</div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;      RPTracker-&gt;<a class="code" href="classllvm_1_1RegPressureTracker.html#a19bc5229b207b9de98ffbd0bbf4c84ab">recede</a>(RegOpers);</div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;    }</div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160; </div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(</div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;        (<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a2ad332011e2040d133de24f33cf3f4cd">CanHandleTerminators</a> || (!<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isTerminator() &amp;&amp; !<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isPosition())) &amp;&amp;</div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;        <span class="stringliteral">&quot;Cannot schedule terminators or labels!&quot;</span>);</div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160; </div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;    <span class="comment">// Add register-based dependencies (data, anti, and output).</span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;    <span class="comment">// For some instructions (calls, returns, inline-asm, etc.) there can</span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;    <span class="comment">// be explicit uses and implicit defs, in which case the use will appear</span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;    <span class="comment">// on the operand list before the def. Do two passes over the operand</span></div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;    <span class="comment">// list to make sure that defs are processed before any uses.</span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;    <span class="keywordtype">bool</span> HasVRegDef = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a> = 0, <a class="code" href="lib_2Target_2README_8txt.html#ab335e668fd33542ea14a2c7b527e64d3">n</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); <a class="code" href="lib_2Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a> != <a class="code" href="lib_2Target_2README_8txt.html#ab335e668fd33542ea14a2c7b527e64d3">n</a>; ++<a class="code" href="lib_2Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a>) {</div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code" href="lib_2Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a>);</div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;      <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || !MO.<a class="code" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>())</div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>.isPhysical()) {</div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;        <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a2e9425c046cf742bfbb9ebb96466d8e5">addPhysRegDeps</a>(SU, <a class="code" href="lib_2Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a>);</div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>.isVirtual()) {</div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;        HasVRegDef = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;        <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a10acc9310a21d9a8191d3d84916bdffb">addVRegDefDeps</a>(SU, <a class="code" href="lib_2Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a>);</div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;      }</div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;    }</div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;    <span class="comment">// Now process all uses.</span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a> = 0, <a class="code" href="lib_2Target_2README_8txt.html#ab335e668fd33542ea14a2c7b527e64d3">n</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); <a class="code" href="lib_2Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a> != <a class="code" href="lib_2Target_2README_8txt.html#ab335e668fd33542ea14a2c7b527e64d3">n</a>; ++<a class="code" href="lib_2Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a>) {</div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code" href="lib_2Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a>);</div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;      <span class="comment">// Only look at use operands.</span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;      <span class="comment">// We do not need to check for MO.readsReg() here because subsequent</span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;      <span class="comment">// subregister defs will get output dependence edges and need no</span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;      <span class="comment">// additional use dependencies.</span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;      <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || !MO.<a class="code" href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">isUse</a>())</div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>.isPhysical()) {</div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;        <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a2e9425c046cf742bfbb9ebb96466d8e5">addPhysRegDeps</a>(SU, <a class="code" href="lib_2Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a>);</div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>.isVirtual() &amp;&amp; MO.<a class="code" href="classllvm_1_1MachineOperand.html#a3be9857a09c82046b77a71918b5e214f">readsReg</a>()) {</div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;        <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a0f958ee7dc9902af4093fe8fabbabd6e">addVRegUseDeps</a>(SU, <a class="code" href="lib_2Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a>);</div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;      }</div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;    }</div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160; </div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;    <span class="comment">// If we haven&#39;t seen any uses in this scheduling region, create a</span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;    <span class="comment">// dependence edge to ExitSU to model the live-out latency. This is required</span></div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;    <span class="comment">// for vreg defs with no in-region use, and prefetches with no vreg def.</span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;    <span class="comment">// FIXME: NumDataSuccs would be more precise than NumSuccs here. This</span></div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;    <span class="comment">// check currently relies on being called before adding chain deps.</span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;    <span class="keywordflow">if</span> (SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a1a6c1a29019b8f3fd988359ec5dd3d2f">NumSuccs</a> == 0 &amp;&amp; SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a72e0568b7bf0e9a97260c34264a549a0">Latency</a> &gt; 1 &amp;&amp; (HasVRegDef || <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.mayLoad())) {</div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;      <a class="code" href="classllvm_1_1SDep.html">SDep</a> Dep(SU, <a class="code" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9a8afafe9e6f4c2fb9744242a6b369a0f1">SDep::Artificial</a>);</div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;      Dep.<a class="code" href="classllvm_1_1SDep.html#a148b76c8f993d4a3d95ac19c60e2ebe0">setLatency</a>(SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a72e0568b7bf0e9a97260c34264a549a0">Latency</a> - 1);</div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;      <a class="code" href="classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">ExitSU</a>.<a class="code" href="classllvm_1_1SUnit.html#af92bf49ed4846e026e68c380d74d7b15">addPred</a>(Dep);</div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;    }</div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160; </div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;    <span class="comment">// Add memory dependencies (Note: isStoreToStackSlot and</span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;    <span class="comment">// isLoadFromStackSLot are not usable after stack slots are lowered to</span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;    <span class="comment">// actual addresses).</span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160; </div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;    <span class="comment">// This is a barrier event that acts as a pivotal node in the DAG.</span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="ScheduleDAGInstrs_8cpp.html#aa293c74eda51fbcf094df1aa351b322b">isGlobalMemoryObject</a>(&amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)) {</div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160; </div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;      <span class="comment">// Become the barrier chain.</span></div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a948f446009b83c0bca40324131e27868">BarrierChain</a>)</div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;        <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a948f446009b83c0bca40324131e27868">BarrierChain</a>-&gt;<a class="code" href="classllvm_1_1SUnit.html#a1a10e6734329db955a53b95fcc193cd3">addPredBarrier</a>(SU);</div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;      <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a948f446009b83c0bca40324131e27868">BarrierChain</a> = SU;</div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160; </div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Global memory object and new barrier chain: SU(&quot;</span></div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;                        &lt;&lt; <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a948f446009b83c0bca40324131e27868">BarrierChain</a>-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt;&lt; <span class="stringliteral">&quot;).\n&quot;</span>;);</div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160; </div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;      <span class="comment">// Add dependencies against everything below it and clear maps.</span></div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;      <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a2cfd9da0e5724aa91bf1767dc1e2515e">addBarrierChain</a>(Stores);</div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;      <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a2cfd9da0e5724aa91bf1767dc1e2515e">addBarrierChain</a>(Loads);</div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;      <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a2cfd9da0e5724aa91bf1767dc1e2515e">addBarrierChain</a>(NonAliasStores);</div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;      <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a2cfd9da0e5724aa91bf1767dc1e2515e">addBarrierChain</a>(NonAliasLoads);</div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;      <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a2cfd9da0e5724aa91bf1767dc1e2515e">addBarrierChain</a>(FPExceptions);</div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160; </div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;    }</div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160; </div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;    <span class="comment">// Instructions that may raise FP exceptions may not be moved</span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;    <span class="comment">// across any global barriers.</span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.mayRaiseFPException()) {</div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a948f446009b83c0bca40324131e27868">BarrierChain</a>)</div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;        <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a948f446009b83c0bca40324131e27868">BarrierChain</a>-&gt;<a class="code" href="classllvm_1_1SUnit.html#a1a10e6734329db955a53b95fcc193cd3">addPredBarrier</a>(SU);</div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160; </div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;      FPExceptions.<a class="code" href="classScheduleDAGInstrs_1_1Value2SUsMap.html#a0b589d5a5454606a0a9024a106844cf1">insert</a>(SU, <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#aad4b383d6bf0b66dd1a20a81505788fd">UnknownValue</a>);</div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160; </div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;      <span class="keywordflow">if</span> (FPExceptions.<a class="code" href="classScheduleDAGInstrs_1_1Value2SUsMap.html#a877cc0c7417f2a791fc0d6db0ca39161">size</a>() &gt;= <a class="code" href="ScheduleDAGInstrs_8cpp.html#aa83c052f68c92583d5c53396bb463bc8">HugeRegion</a>) {</div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Reducing FPExceptions map.\n&quot;</span>;);</div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;        <a class="code" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> empty;</div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;        <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a2e28b826aaa73d2dacf89ba8f8c775d1">reduceHugeMemNodeMaps</a>(FPExceptions, empty, <a class="code" href="ScheduleDAGInstrs_8cpp.html#a78ba5d2730fb5abfc232b99e30ad1a31">getReductionSize</a>());</div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;      }</div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;    }</div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160; </div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;    <span class="comment">// If it&#39;s not a store or a variant load, we&#39;re done.</span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.mayStore() &amp;&amp;</div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;        !(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.mayLoad() &amp;&amp; !<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isDereferenceableInvariantLoad()))</div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160; </div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;    <span class="comment">// Always add dependecy edge to BarrierChain if present.</span></div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a948f446009b83c0bca40324131e27868">BarrierChain</a>)</div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;      <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a948f446009b83c0bca40324131e27868">BarrierChain</a>-&gt;<a class="code" href="classllvm_1_1SUnit.html#a1a10e6734329db955a53b95fcc193cd3">addPredBarrier</a>(SU);</div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160; </div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;    <span class="comment">// Find the underlying objects for MI. The Objs vector is either</span></div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;    <span class="comment">// empty, or filled with the Values of memory locations which this</span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;    <span class="comment">// SU depends on.</span></div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">UnderlyingObjectsVector</a> Objs;</div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;    <span class="keywordtype">bool</span> ObjsFound = <a class="code" href="ScheduleDAGInstrs_8cpp.html#a26a2097fa7f267ce29202d37048c4a1c">getUnderlyingObjectsForInstr</a>(&amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#af2cd9b498508774a2da120d08b8d67cc">MFI</a>, Objs,</div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;                                                  <a class="code" href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">MF</a>.<a class="code" href="classllvm_1_1MachineFunction.html#a82dd10b626a629b9bb7d32d53a8e0884">getDataLayout</a>());</div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160; </div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.mayStore()) {</div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;      <span class="keywordflow">if</span> (!ObjsFound) {</div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;        <span class="comment">// An unknown store depends on all stores and loads.</span></div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;        <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a48e69d6ef017966f2a55dbf4d1d0b193">addChainDependencies</a>(SU, Stores);</div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;        <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a48e69d6ef017966f2a55dbf4d1d0b193">addChainDependencies</a>(SU, NonAliasStores);</div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;        <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a48e69d6ef017966f2a55dbf4d1d0b193">addChainDependencies</a>(SU, Loads);</div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;        <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a48e69d6ef017966f2a55dbf4d1d0b193">addChainDependencies</a>(SU, NonAliasLoads);</div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160; </div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;        <span class="comment">// Map this store to &#39;UnknownValue&#39;.</span></div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;        Stores.<a class="code" href="classScheduleDAGInstrs_1_1Value2SUsMap.html#a0b589d5a5454606a0a9024a106844cf1">insert</a>(SU, <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#aad4b383d6bf0b66dd1a20a81505788fd">UnknownValue</a>);</div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;      } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;        <span class="comment">// Add precise dependencies against all previously seen memory</span></div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;        <span class="comment">// accesses mapped to the same Value(s).</span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="structllvm_1_1UnderlyingObject.html">UnderlyingObject</a> &amp;UnderlObj : Objs) {</div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;          <a class="code" href="classllvm_1_1PointerUnion.html">ValueType</a> V = UnderlObj.getValue();</div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;          <span class="keywordtype">bool</span> ThisMayAlias = UnderlObj.mayAlias();</div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160; </div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;          <span class="comment">// Add dependencies to previous stores and loads mapped to V.</span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;          <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a48e69d6ef017966f2a55dbf4d1d0b193">addChainDependencies</a>(SU, (ThisMayAlias ? Stores : NonAliasStores), V);</div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;          <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a48e69d6ef017966f2a55dbf4d1d0b193">addChainDependencies</a>(SU, (ThisMayAlias ? Loads : NonAliasLoads), V);</div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;        }</div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;        <span class="comment">// Update the store map after all chains have been added to avoid adding</span></div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;        <span class="comment">// self-loop edge if multiple underlying objects are present.</span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="structllvm_1_1UnderlyingObject.html">UnderlyingObject</a> &amp;UnderlObj : Objs) {</div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;          <a class="code" href="classllvm_1_1PointerUnion.html">ValueType</a> V = UnderlObj.getValue();</div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;          <span class="keywordtype">bool</span> ThisMayAlias = UnderlObj.mayAlias();</div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160; </div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;          <span class="comment">// Map this store to V.</span></div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;          (ThisMayAlias ? Stores : NonAliasStores).insert(SU, V);</div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;        }</div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;        <span class="comment">// The store may have dependencies to unanalyzable loads and</span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;        <span class="comment">// stores.</span></div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;        <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a48e69d6ef017966f2a55dbf4d1d0b193">addChainDependencies</a>(SU, Loads, <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#aad4b383d6bf0b66dd1a20a81505788fd">UnknownValue</a>);</div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;        <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a48e69d6ef017966f2a55dbf4d1d0b193">addChainDependencies</a>(SU, Stores, <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#aad4b383d6bf0b66dd1a20a81505788fd">UnknownValue</a>);</div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;      }</div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;    } <span class="keywordflow">else</span> { <span class="comment">// SU is a load.</span></div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;      <span class="keywordflow">if</span> (!ObjsFound) {</div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;        <span class="comment">// An unknown load depends on all stores.</span></div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;        <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a48e69d6ef017966f2a55dbf4d1d0b193">addChainDependencies</a>(SU, Stores);</div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;        <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a48e69d6ef017966f2a55dbf4d1d0b193">addChainDependencies</a>(SU, NonAliasStores);</div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160; </div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;        Loads.<a class="code" href="classScheduleDAGInstrs_1_1Value2SUsMap.html#a0b589d5a5454606a0a9024a106844cf1">insert</a>(SU, <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#aad4b383d6bf0b66dd1a20a81505788fd">UnknownValue</a>);</div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;      } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="structllvm_1_1UnderlyingObject.html">UnderlyingObject</a> &amp;UnderlObj : Objs) {</div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;          <a class="code" href="classllvm_1_1PointerUnion.html">ValueType</a> V = UnderlObj.getValue();</div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;          <span class="keywordtype">bool</span> ThisMayAlias = UnderlObj.mayAlias();</div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160; </div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;          <span class="comment">// Add precise dependencies against all previously seen stores</span></div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;          <span class="comment">// mapping to the same Value(s).</span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;          <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a48e69d6ef017966f2a55dbf4d1d0b193">addChainDependencies</a>(SU, (ThisMayAlias ? Stores : NonAliasStores), V);</div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160; </div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;          <span class="comment">// Map this load to V.</span></div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;          (ThisMayAlias ? Loads : NonAliasLoads).insert(SU, V);</div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;        }</div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;        <span class="comment">// The load may have dependencies to unanalyzable stores.</span></div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;        <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a48e69d6ef017966f2a55dbf4d1d0b193">addChainDependencies</a>(SU, Stores, <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#aad4b383d6bf0b66dd1a20a81505788fd">UnknownValue</a>);</div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;      }</div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;    }</div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160; </div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;    <span class="comment">// Reduce maps if they grow huge.</span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;    <span class="keywordflow">if</span> (Stores.<a class="code" href="classScheduleDAGInstrs_1_1Value2SUsMap.html#a877cc0c7417f2a791fc0d6db0ca39161">size</a>() + Loads.<a class="code" href="classScheduleDAGInstrs_1_1Value2SUsMap.html#a877cc0c7417f2a791fc0d6db0ca39161">size</a>() &gt;= <a class="code" href="ScheduleDAGInstrs_8cpp.html#aa83c052f68c92583d5c53396bb463bc8">HugeRegion</a>) {</div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Reducing Stores and Loads maps.\n&quot;</span>;);</div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;      <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a2e28b826aaa73d2dacf89ba8f8c775d1">reduceHugeMemNodeMaps</a>(Stores, Loads, <a class="code" href="ScheduleDAGInstrs_8cpp.html#a78ba5d2730fb5abfc232b99e30ad1a31">getReductionSize</a>());</div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;    }</div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;    <span class="keywordflow">if</span> (NonAliasStores.<a class="code" href="classScheduleDAGInstrs_1_1Value2SUsMap.html#a877cc0c7417f2a791fc0d6db0ca39161">size</a>() + NonAliasLoads.<a class="code" href="classScheduleDAGInstrs_1_1Value2SUsMap.html#a877cc0c7417f2a791fc0d6db0ca39161">size</a>() &gt;= <a class="code" href="ScheduleDAGInstrs_8cpp.html#aa83c052f68c92583d5c53396bb463bc8">HugeRegion</a>) {</div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;          <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Reducing NonAliasStores and NonAliasLoads maps.\n&quot;</span>;);</div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;      <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a2e28b826aaa73d2dacf89ba8f8c775d1">reduceHugeMemNodeMaps</a>(NonAliasStores, NonAliasLoads, <a class="code" href="ScheduleDAGInstrs_8cpp.html#a78ba5d2730fb5abfc232b99e30ad1a31">getReductionSize</a>());</div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;    }</div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;  }</div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160; </div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;  <span class="keywordflow">if</span> (DbgMI)</div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;    <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a25ae020b571d18d34d03097d91ca0f40">FirstDbgValue</a> = DbgMI;</div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160; </div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ae384109023f32441ff89f13b79be6b89">Defs</a>.<a class="code" href="classllvm_1_1SparseMultiSet.html#a2554bf4e6f211e29c3e80fd4c9141c79">clear</a>();</div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">Uses</a>.<a class="code" href="classllvm_1_1SparseMultiSet.html#a2554bf4e6f211e29c3e80fd4c9141c79">clear</a>();</div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#aae8addb45cc64764371ace084b48dc51">CurrentVRegDefs</a>.<a class="code" href="classllvm_1_1SparseMultiSet.html#a2554bf4e6f211e29c3e80fd4c9141c79">clear</a>();</div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a417ece2bf0f001181401c6c6b210194a">CurrentVRegUses</a>.<a class="code" href="classllvm_1_1SparseMultiSet.html#a2554bf4e6f211e29c3e80fd4c9141c79">clear</a>();</div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160; </div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a8cd3eede9e2a32c7139cc5c7c481e08b">Topo</a>.<a class="code" href="classllvm_1_1ScheduleDAGTopologicalSort.html#a152853c43bedf99bebb1191e00c332a3">MarkDirty</a>();</div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;}</div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160; </div>
<div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="namespacellvm.html#a526f051389756f5622581366c71e0c3a"> 1022</a></span>&#160;<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="namespacellvm.html#a5ee0a415cf089775fd277550b257f74e">llvm::operator&lt;&lt;</a>(<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1PseudoSourceValue.html">PseudoSourceValue</a>* PSV) {</div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;  PSV-&gt;printCustom(<a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a>);</div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a>;</div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;}</div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160; </div>
<div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="classScheduleDAGInstrs_1_1Value2SUsMap.html#a2108e59efc127ea06bcd9e920d0b9261"> 1027</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classScheduleDAGInstrs_1_1Value2SUsMap.html#a2108e59efc127ea06bcd9e920d0b9261">ScheduleDAGInstrs::Value2SUsMap::dump</a>() {</div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;[<a class="code" href="namespacellvm_1_1wasm.html#a0ef8084534e2fa2859faac16914a7ff8">ValType</a>, SUs] : *<span class="keyword">this</span>) {</div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1wasm.html#a0ef8084534e2fa2859faac16914a7ff8">ValType</a>.is&lt;<span class="keyword">const</span> <a class="code" href="classllvm_1_1Value.html">Value</a>*&gt;()) {</div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1Value.html">Value</a> *V = <a class="code" href="namespacellvm_1_1wasm.html#a0ef8084534e2fa2859faac16914a7ff8">ValType</a>.get&lt;<span class="keyword">const</span> <a class="code" href="classllvm_1_1Value.html">Value</a>*&gt;();</div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;      <span class="keywordflow">if</span> (isa&lt;UndefValue&gt;(V))</div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;        <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unknown&quot;</span>;</div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;      <span class="keywordflow">else</span></div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;        V-&gt;<a class="code" href="classllvm_1_1Value.html#a62213d5211c9d944e5ede1f0059a6ae2">printAsOperand</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>());</div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;    }</div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1wasm.html#a0ef8084534e2fa2859faac16914a7ff8">ValType</a>.is&lt;<span class="keyword">const</span> <a class="code" href="classllvm_1_1PseudoSourceValue.html">PseudoSourceValue</a>*&gt;())</div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;      <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a class="code" href="namespacellvm_1_1wasm.html#a0ef8084534e2fa2859faac16914a7ff8">ValType</a>.get&lt;<span class="keyword">const</span> <a class="code" href="classllvm_1_1PseudoSourceValue.html">PseudoSourceValue</a>*&gt;();</div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown Value type.&quot;</span>);</div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160; </div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; : &quot;</span>;</div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;    <a class="code" href="ScheduleDAGInstrs_8cpp.html#a7df8c7c3d357c407b3cfb1888f988353">dumpSUList</a>(SUs);</div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;  }</div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;}</div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160; </div>
<div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a2e28b826aaa73d2dacf89ba8f8c775d1"> 1046</a></span>&#160;<span class="keywordtype">void</span> ScheduleDAGInstrs::reduceHugeMemNodeMaps(<a class="code" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;<a class="code" href="HexagonStoreWidening_8cpp.html#a7d2c711a42f51c1f7b3ce3f8f560fa74">stores</a>,</div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;                                              <a class="code" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;loads, <span class="keywordtype">unsigned</span> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) {</div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Before reduction:\nStoring SUnits:\n&quot;</span>; <a class="code" href="HexagonStoreWidening_8cpp.html#a7d2c711a42f51c1f7b3ce3f8f560fa74">stores</a>.dump();</div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;             <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Loading SUnits:\n&quot;</span>; loads.<a class="code" href="classScheduleDAGInstrs_1_1Value2SUsMap.html#a2108e59efc127ea06bcd9e920d0b9261">dump</a>());</div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160; </div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;  <span class="comment">// Insert all SU&#39;s NodeNums into a vector and sort it.</span></div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;  std::vector&lt;unsigned&gt; NodeNums;</div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;  NodeNums.reserve(<a class="code" href="HexagonStoreWidening_8cpp.html#a7d2c711a42f51c1f7b3ce3f8f560fa74">stores</a>.size() + loads.<a class="code" href="classScheduleDAGInstrs_1_1Value2SUsMap.html#a877cc0c7417f2a791fc0d6db0ca39161">size</a>());</div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;[V, SUs] : <a class="code" href="HexagonStoreWidening_8cpp.html#a7d2c711a42f51c1f7b3ce3f8f560fa74">stores</a>) {</div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;    (void)V;</div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> *SU : SUs)</div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;      NodeNums.push_back(SU-&gt;NodeNum);</div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;  }</div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;[V, SUs] : loads) {</div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;    (void)V;</div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> *SU : SUs)</div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;      NodeNums.push_back(SU-&gt;NodeNum);</div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;  }</div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;  <a class="code" href="namespacellvm.html#a74cdbd1e4f731e7d7cd83461b8b1de0b">llvm::sort</a>(NodeNums);</div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160; </div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;  <span class="comment">// The N last elements in NodeNums will be removed, and the SU with</span></div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;  <span class="comment">// the lowest NodeNum of them will become the new BarrierChain to</span></div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;  <span class="comment">// let the not yet seen SUs have a dependency to the removed SUs.</span></div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> &lt;= NodeNums.size());</div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;  <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *newBarrierChain = &amp;SUnits[*(NodeNums.end() - <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)];</div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;  <span class="keywordflow">if</span> (BarrierChain) {</div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;    <span class="comment">// The aliasing and non-aliasing maps reduce independently of each</span></div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;    <span class="comment">// other, but share a common BarrierChain. Check if the</span></div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;    <span class="comment">// newBarrierChain is above the former one. If it is not, it may</span></div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;    <span class="comment">// introduce a loop to use newBarrierChain, so keep the old one.</span></div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;    <span class="keywordflow">if</span> (newBarrierChain-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt; BarrierChain-&gt;NodeNum) {</div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;      BarrierChain-&gt;<a class="code" href="classllvm_1_1SUnit.html#a1a10e6734329db955a53b95fcc193cd3">addPredBarrier</a>(newBarrierChain);</div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;      BarrierChain = newBarrierChain;</div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Inserting new barrier chain: SU(&quot;</span></div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;                        &lt;&lt; BarrierChain-&gt;NodeNum &lt;&lt; <span class="stringliteral">&quot;).\n&quot;</span>;);</div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;    }</div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Keeping old barrier chain: SU(&quot;</span></div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;                        &lt;&lt; BarrierChain-&gt;NodeNum &lt;&lt; <span class="stringliteral">&quot;).\n&quot;</span>;);</div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;  }</div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;    BarrierChain = newBarrierChain;</div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160; </div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;  insertBarrierChain(<a class="code" href="HexagonStoreWidening_8cpp.html#a7d2c711a42f51c1f7b3ce3f8f560fa74">stores</a>);</div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;  insertBarrierChain(loads);</div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160; </div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;After reduction:\nStoring SUnits:\n&quot;</span>; <a class="code" href="HexagonStoreWidening_8cpp.html#a7d2c711a42f51c1f7b3ce3f8f560fa74">stores</a>.dump();</div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;             <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Loading SUnits:\n&quot;</span>; loads.dump());</div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;}</div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160; </div>
<div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="ScheduleDAGInstrs_8cpp.html#acde98c2948cf3c2ae22850c9dc4b5bf0"> 1096</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="ScheduleDAGInstrs_8cpp.html#acde98c2948cf3c2ae22850c9dc4b5bf0">toggleKills</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="classllvm_1_1LivePhysRegs.html">LivePhysRegs</a> &amp;LiveRegs,</div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;                        <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">bool</span> addToLiveRegs) {</div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO : <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.operands()) {</div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;    <span class="keywordflow">if</span> (!MO.isReg() || !MO.readsReg())</div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = MO.getReg();</div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)</div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160; </div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;    <span class="comment">// Things that are available after the instruction are killed by it.</span></div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;    <span class="keywordtype">bool</span> IsKill = LiveRegs.<a class="code" href="classllvm_1_1LivePhysRegs.html#a5c249924553aa84c5927b2335c490583">available</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;    MO.setIsKill(IsKill);</div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;    <span class="keywordflow">if</span> (addToLiveRegs)</div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;      LiveRegs.<a class="code" href="classllvm_1_1LivePhysRegs.html#adbf2afbb346e40106f344191309324fc">addReg</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;  }</div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;}</div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160; </div>
<div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a4dc06d4fb42d48a6ade1958f76334826"> 1113</a></span>&#160;<span class="keywordtype">void</span> ScheduleDAGInstrs::fixupKills(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) {</div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Fixup kills for &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af7881286e3ea4d7f1c4a63c87c132dac">printMBBReference</a>(<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160; </div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;  LiveRegs.init(*<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;  LiveRegs.addLiveOuts(<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>);</div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160; </div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;  <span class="comment">// Examine block from end to start...</span></div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> : <a class="code" href="namespacellvm.html#a6b0ac1fa4f05de76413c5e0ca6334035">llvm::reverse</a>(<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>)) {</div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isDebugOrPseudoInstr())</div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160; </div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;    <span class="comment">// Update liveness.  Registers that are defed but not used in this</span></div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;    <span class="comment">// instruction are now dead. Mark register and all subregs as they</span></div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;    <span class="comment">// are completely defined.</span></div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1ConstMIBundleOperands.html">ConstMIBundleOperands</a> <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>); <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>.isValid(); ++<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>) {</div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = *<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>;</div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;      <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;        <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>())</div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;          <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)</div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;          <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;        LiveRegs.removeReg(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a55fdcb2a9df9a69067eed1bc17a0b927">isRegMask</a>()) {</div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;        LiveRegs.removeRegsInMask(MO);</div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;      }</div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;    }</div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160; </div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;    <span class="comment">// If there is a bundle header fix it up first.</span></div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isBundled()) {</div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;      <a class="code" href="ScheduleDAGInstrs_8cpp.html#acde98c2948cf3c2ae22850c9dc4b5bf0">toggleKills</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, LiveRegs, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">true</span>);</div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;      <a class="code" href="classllvm_1_1ilist__iterator.html">MachineBasicBlock::instr_iterator</a> Bundle = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getIterator();</div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isBundle())</div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;        <a class="code" href="ScheduleDAGInstrs_8cpp.html#acde98c2948cf3c2ae22850c9dc4b5bf0">toggleKills</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, LiveRegs, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">false</span>);</div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160; </div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;      <span class="comment">// Some targets make the (questionable) assumtion that the instructions</span></div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;      <span class="comment">// inside the bundle are ordered and consequently only the last use of</span></div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;      <span class="comment">// a register inside the bundle can kill it.</span></div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;      <a class="code" href="classllvm_1_1ilist__iterator.html">MachineBasicBlock::instr_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = std::next(Bundle);</div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;      <span class="keywordflow">while</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;isBundledWithSucc())</div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;        ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;      <span class="keywordflow">do</span> {</div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;isDebugOrPseudoInstr())</div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;          <a class="code" href="ScheduleDAGInstrs_8cpp.html#acde98c2948cf3c2ae22850c9dc4b5bf0">toggleKills</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, LiveRegs, *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <span class="keyword">true</span>);</div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;        --<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;      } <span class="keywordflow">while</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != Bundle);</div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;    }</div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;  }</div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;}</div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160; </div>
<div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#aa5f22315c4064579fca6cd88fb36ea5a"> 1164</a></span>&#160;<span class="keywordtype">void</span> ScheduleDAGInstrs::dumpNode(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor">#if !defined(NDEBUG) || defined(LLVM_ENABLE_DUMP)</span></div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;  dumpNodeName(SU);</div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="ScheduleDAGInstrs_8cpp.html#a50a0b5547ec052eee859cbea45bf4844">SchedPrintCycles</a>)</div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; [TopReadyCycle = &quot;</span> &lt;&lt; SU.<a class="code" href="classllvm_1_1SUnit.html#a2a6f92b9c5aba34d3b07f3ebe229ccff">TopReadyCycle</a></div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;           &lt;&lt; <span class="stringliteral">&quot;, BottomReadyCycle = &quot;</span> &lt;&lt; SU.<a class="code" href="classllvm_1_1SUnit.html#aa1dfdcdc657e12c47e72d9dbe251ac85">BotReadyCycle</a> &lt;&lt; <span class="stringliteral">&quot;]&quot;</span>;</div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;  <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;: &quot;</span>;</div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;  SU.<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>()-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>();</div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;}</div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160; </div>
<div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#aea2d4ef1e00ee834ab155abd18a560e4"> 1175</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacellvm.html#a03503773241005f01b090b9862aad304">ScheduleDAGInstrs::dump</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="preprocessor">#if !defined(NDEBUG) || defined(LLVM_ENABLE_DUMP)</span></div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;  <span class="keywordflow">if</span> (EntrySU.getInstr() != <span class="keyword">nullptr</span>)</div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;    dumpNodeAll(EntrySU);</div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU : SUnits)</div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;    dumpNodeAll(SU);</div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;  <span class="keywordflow">if</span> (ExitSU.getInstr() != <span class="keyword">nullptr</span>)</div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;    dumpNodeAll(ExitSU);</div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;}</div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160; </div>
<div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#afbb37cc24abd3ed381b0fd496351bd17"> 1186</a></span>&#160;std::string ScheduleDAGInstrs::getGraphNodeLabel(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;  std::string <a class="code" href="lib_2Target_2README_8txt.html#a5a6a05b7d9e9efb3f7b098c20fa0088a">s</a>;</div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;  <a class="code" href="classllvm_1_1raw__string__ostream.html">raw_string_ostream</a> oss(<a class="code" href="lib_2Target_2README_8txt.html#a5a6a05b7d9e9efb3f7b098c20fa0088a">s</a>);</div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;  <span class="keywordflow">if</span> (SU == &amp;EntrySU)</div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;    oss &lt;&lt; <span class="stringliteral">&quot;&lt;entry&gt;&quot;</span>;</div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SU == &amp;ExitSU)</div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;    oss &lt;&lt; <span class="stringliteral">&quot;&lt;exit&gt;&quot;</span>;</div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;    SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>()-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ab419785650ef9728b5305d220179017c">print</a>(oss, <span class="comment">/*IsStandalone=*/</span><span class="keyword">true</span>);</div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;  <span class="keywordflow">return</span> oss.<a class="code" href="classllvm_1_1raw__string__ostream.html#ae086260f8c216554ff46dcd96e171459">str</a>();</div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;}</div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="comment">/// Return the basic block label. It is not necessarilly unique because a block</span></div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="comment">/// contains multiple scheduling regions. But it is fine for visualization.</span></div>
<div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a23f7a6c4d1be0ca66f44eb4aa499075a"> 1200</a></span>&#160;<span class="comment"></span>std::string ScheduleDAGInstrs::getDAGName()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;  <span class="keywordflow">return</span> <span class="stringliteral">&quot;dag.&quot;</span> + <a class="code" href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a>-&gt;getFullName();</div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;}</div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160; </div>
<div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#ac384df17605ecce542a6d2567c7f1ee0"> 1204</a></span>&#160;<span class="keywordtype">bool</span> ScheduleDAGInstrs::canAddEdge(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SuccSU, <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *PredSU) {</div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;  <span class="keywordflow">return</span> SuccSU == &amp;ExitSU || !Topo.IsReachable(PredSU, SuccSU);</div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;}</div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160; </div>
<div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a86bfa4838cb7e42648615d27c94c8017"> 1208</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="LazyCallGraph_8cpp.html#aec802e48dd5ef69029e285eddfc4158d">ScheduleDAGInstrs::addEdge</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SuccSU, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDep.html">SDep</a> &amp;PredDep) {</div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;  <span class="keywordflow">if</span> (SuccSU != &amp;ExitSU) {</div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;    <span class="comment">// Do not use WillCreateCycle, it assumes SD scheduling.</span></div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;    <span class="comment">// If Pred is reachable from Succ, then the edge creates a cycle.</span></div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;    <span class="keywordflow">if</span> (Topo.IsReachable(PredDep.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>(), SuccSU))</div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;    Topo.AddPredQueued(SuccSU, PredDep.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>());</div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;  }</div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;  SuccSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#af92bf49ed4846e026e68c380d74d7b15">addPred</a>(PredDep, <span class="comment">/*Required=*/</span>!PredDep.<a class="code" href="classllvm_1_1SDep.html#a75b245e9ae0e3d67d8485468580f360f">isArtificial</a>());</div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;  <span class="comment">// Return true regardless of whether a new edge needed to be inserted.</span></div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;}</div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160; </div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="comment">// SchedDFSResult Implementation</span></div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160; </div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="comment">/// Internal state used to compute SchedDFSResult.</span></div>
<div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedDFSImpl.html"> 1228</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1SchedDFSImpl.html">SchedDFSImpl</a> {</div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;  <a class="code" href="classllvm_1_1SchedDFSResult.html">SchedDFSResult</a> &amp;<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">R</a>;</div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="comment">  /// Join DAG nodes into equivalence classes by their subtree.</span></div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1IntEqClasses.html">IntEqClasses</a> SubtreeClasses;<span class="comment"></span></div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="comment">  /// List PredSU, SuccSU pairs that represent data edges between subtrees.</span></div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="comment"></span>  std::vector&lt;std::pair&lt;const SUnit *, const SUnit*&gt;&gt; ConnectionPairs;</div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160; </div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;  <span class="keyword">struct </span>RootData {</div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;    <span class="keywordtype">unsigned</span> NodeID;</div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;    <span class="keywordtype">unsigned</span> ParentNodeID;  <span class="comment">///&lt; Parent node (member of the parent subtree).</span></div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="comment"></span>    <span class="keywordtype">unsigned</span> SubInstrCount = 0; <span class="comment">///&lt; Instr count in this tree only, not</span></div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="comment"></span><span class="comment">                                /// children.</span></div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;    RootData(<span class="keywordtype">unsigned</span> <span class="keywordtype">id</span>): NodeID(<span class="keywordtype">id</span>),</div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;                           ParentNodeID(SchedDFSResult::InvalidSubtreeID) {}</div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160; </div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;    <span class="keywordtype">unsigned</span> getSparseSetIndex()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> NodeID; }</div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;  };</div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160; </div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;  <a class="code" href="classllvm_1_1SparseSet.html">SparseSet&lt;RootData&gt;</a> RootSet;</div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160; </div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedDFSImpl.html#affd919da23161b67d177f3bd8c07b012"> 1251</a></span>&#160;  <a class="code" href="classllvm_1_1SchedDFSImpl.html#affd919da23161b67d177f3bd8c07b012">SchedDFSImpl</a>(<a class="code" href="classllvm_1_1SchedDFSResult.html">SchedDFSResult</a> &amp;r): <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">R</a>(r), SubtreeClasses(<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">R</a>.DFSNodeData.<a class="code" href="lib_2Target_2README_8txt.html#a02def7c594e9f19ff247ed0bf33d1c30">size</a>()) {</div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;    RootSet.<a class="code" href="classllvm_1_1SparseSet.html#ac5c4065b01268eb6764867041cd1d96c">setUniverse</a>(<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">R</a>.DFSNodeData.size());</div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;  }</div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="comment">  /// Returns true if this node been visited by the DFS traversal.</span></div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="comment">  /// During visitPostorderNode the Node&#39;s SubtreeID is assigned to the Node</span></div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="comment">  /// ID. Later, SubtreeID is updated but remains valid.</span></div>
<div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedDFSImpl.html#af9ab4e29b1b9ebb256c6ec991a487f25"> 1259</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SchedDFSImpl.html#af9ab4e29b1b9ebb256c6ec991a487f25">isVisited</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">R</a>.DFSNodeData[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>].SubtreeID</div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;      != SchedDFSResult::InvalidSubtreeID;</div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;  }</div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="comment">  /// Initializes this node&#39;s instruction count. We don&#39;t need to flag the node</span></div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="comment">  /// visited until visitPostorder because the DAG cannot have cycles.</span></div>
<div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedDFSImpl.html#aee17a5350fad1c56abf6f425ef4f6e92"> 1266</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SchedDFSImpl.html#aee17a5350fad1c56abf6f425ef4f6e92">visitPreorder</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;    <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">R</a>.DFSNodeData[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>].InstrCount =</div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;      SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>()-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#acaeaa72d4f5f8423ebade5ac38060b42">isTransient</a>() ? 0 : 1;</div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;  }</div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="comment">  /// Called once for each node after all predecessors are visited. Revisit this</span></div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="comment">  /// node&#39;s predecessors and potentially join them now that we know the ILP of</span></div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="comment">  /// the other predecessors.</span></div>
<div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedDFSImpl.html#a19e83509e45ee65e4495de5a3ed3d44a"> 1274</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SchedDFSImpl.html#a19e83509e45ee65e4495de5a3ed3d44a">visitPostorderNode</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div>
<div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;    <span class="comment">// Mark this node as the root of a subtree. It may be joined with its</span></div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;    <span class="comment">// successors later.</span></div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;    <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">R</a>.DFSNodeData[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>].SubtreeID = SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>;</div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;    RootData RData(SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>);</div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;    RData.SubInstrCount = SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>()-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#acaeaa72d4f5f8423ebade5ac38060b42">isTransient</a>() ? 0 : 1;</div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160; </div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;    <span class="comment">// If any predecessors are still in their own subtree, they either cannot be</span></div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;    <span class="comment">// joined or are large enough to remain separate. If this parent node&#39;s</span></div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;    <span class="comment">// total instruction count is not greater than a child subtree by at least</span></div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;    <span class="comment">// the subtree limit, then try to join it now since splitting subtrees is</span></div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;    <span class="comment">// only useful if multiple high-pressure paths are possible.</span></div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="DFAPacketizer_8cpp.html#acc16edf21eddec420cd4b27adb3111c6">InstrCount</a> = <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">R</a>.DFSNodeData[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>].InstrCount;</div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDep.html">SDep</a> &amp;PredDep : SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>) {</div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;      <span class="keywordflow">if</span> (PredDep.<a class="code" href="classllvm_1_1SDep.html#a055c65558a3e0f7d48f1ed3dde061199">getKind</a>() != <a class="code" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">SDep::Data</a>)</div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;      <span class="keywordtype">unsigned</span> PredNum = PredDep.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>()-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>;</div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;      <span class="keywordflow">if</span> ((<a class="code" href="DFAPacketizer_8cpp.html#acc16edf21eddec420cd4b27adb3111c6">InstrCount</a> - <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">R</a>.DFSNodeData[PredNum].InstrCount) &lt; <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">R</a>.SubtreeLimit)</div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;        joinPredSubtree(PredDep, SU, <span class="comment">/*CheckLimit=*/</span><span class="keyword">false</span>);</div>
<div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160; </div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;      <span class="comment">// Either link or merge the TreeData entry from the child to the parent.</span></div>
<div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">R</a>.DFSNodeData[PredNum].SubtreeID == PredNum) {</div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;        <span class="comment">// If the predecessor&#39;s parent is invalid, this is a tree edge and the</span></div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;        <span class="comment">// current node is the parent.</span></div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;        <span class="keywordflow">if</span> (RootSet[PredNum].ParentNodeID == SchedDFSResult::InvalidSubtreeID)</div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;          RootSet[PredNum].ParentNodeID = SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>;</div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;      }</div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RootSet.<a class="code" href="classllvm_1_1SparseSet.html#aa64c898bcf46c07ce0601865914b21d6">count</a>(PredNum)) {</div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;        <span class="comment">// The predecessor is not a root, but is still in the root set. This</span></div>
<div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;        <span class="comment">// must be the new parent that it was just joined to. Note that</span></div>
<div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;        <span class="comment">// RootSet[PredNum].ParentNodeID may either be invalid or may still be</span></div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;        <span class="comment">// set to the original parent.</span></div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;        RData.SubInstrCount += RootSet[PredNum].SubInstrCount;</div>
<div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;        RootSet.<a class="code" href="classllvm_1_1SparseSet.html#a5a00f6afdfec487d3165d29e57452b32">erase</a>(PredNum);</div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;      }</div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;    }</div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;    RootSet[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>] = RData;</div>
<div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;  }</div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="comment">  /// Called once for each tree edge after calling visitPostOrderNode on</span></div>
<div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="comment">  /// the predecessor. Increment the parent node&#39;s instruction count and</span></div>
<div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="comment">  /// preemptively join this subtree to its parent&#39;s if it is small enough.</span></div>
<div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedDFSImpl.html#ae259d5b34969a9259dbc66324869c398"> 1316</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SchedDFSImpl.html#ae259d5b34969a9259dbc66324869c398">visitPostorderEdge</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDep.html">SDep</a> &amp;PredDep, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *Succ) {</div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;    <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">R</a>.DFSNodeData[Succ-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>].InstrCount</div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;      += <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">R</a>.DFSNodeData[PredDep.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>()-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>].InstrCount;</div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;    joinPredSubtree(PredDep, Succ);</div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;  }</div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="comment">  /// Adds a connection for cross edges.</span></div>
<div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedDFSImpl.html#abd2c96b0f28a1d6e444286a24bdf48f7"> 1323</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SchedDFSImpl.html#abd2c96b0f28a1d6e444286a24bdf48f7">visitCrossEdge</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDep.html">SDep</a> &amp;PredDep, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *Succ) {</div>
<div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;    ConnectionPairs.emplace_back(PredDep.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>(), Succ);</div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;  }</div>
<div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="comment">  /// Sets each node&#39;s subtree ID to the representative ID and record</span></div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="comment">  /// connections between trees.</span></div>
<div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedDFSImpl.html#ab97b865e6e2092381b77a6c9bc3aa421"> 1329</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SchedDFSImpl.html#ab97b865e6e2092381b77a6c9bc3aa421">finalize</a>() {</div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;    SubtreeClasses.<a class="code" href="classllvm_1_1IntEqClasses.html#a52302b3ea716b56df9a143784875ab6b">compress</a>();</div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;    <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">R</a>.DFSTreeData.resize(SubtreeClasses.<a class="code" href="classllvm_1_1IntEqClasses.html#a53b3223928efad025b9135e6e30aa206">getNumClasses</a>());</div>
<div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SubtreeClasses.<a class="code" href="classllvm_1_1IntEqClasses.html#a53b3223928efad025b9135e6e30aa206">getNumClasses</a>() == RootSet.<a class="code" href="classllvm_1_1SparseSet.html#a02a393a8e880f597847b25bf64c19020">size</a>()</div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;           &amp;&amp; <span class="stringliteral">&quot;number of roots should match trees&quot;</span>);</div>
<div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> RootData &amp;Root : RootSet) {</div>
<div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;      <span class="keywordtype">unsigned</span> TreeID = SubtreeClasses[Root.NodeID];</div>
<div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;      <span class="keywordflow">if</span> (Root.ParentNodeID != SchedDFSResult::InvalidSubtreeID)</div>
<div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;        <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">R</a>.DFSTreeData[TreeID].ParentTreeID = SubtreeClasses[Root.ParentNodeID];</div>
<div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;      <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">R</a>.DFSTreeData[TreeID].SubInstrCount = Root.SubInstrCount;</div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;      <span class="comment">// Note that SubInstrCount may be greater than InstrCount if we joined</span></div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;      <span class="comment">// subtrees across a cross edge. InstrCount will be attributed to the</span></div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;      <span class="comment">// original parent, while SubInstrCount will be attributed to the joined</span></div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;      <span class="comment">// parent.</span></div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;    }</div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;    <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">R</a>.SubtreeConnections.resize(SubtreeClasses.<a class="code" href="classllvm_1_1IntEqClasses.html#a53b3223928efad025b9135e6e30aa206">getNumClasses</a>());</div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;    <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">R</a>.SubtreeConnectLevels.resize(SubtreeClasses.<a class="code" href="classllvm_1_1IntEqClasses.html#a53b3223928efad025b9135e6e30aa206">getNumClasses</a>());</div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">R</a>.getNumSubtrees() &lt;&lt; <span class="stringliteral">&quot; subtrees:\n&quot;</span>);</div>
<div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Idx = 0, End = <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">R</a>.DFSNodeData.size(); Idx != End; ++Idx) {</div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;      <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">R</a>.DFSNodeData[Idx].SubtreeID = SubtreeClasses[Idx];</div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  SU(&quot;</span> &lt;&lt; Idx &lt;&lt; <span class="stringliteral">&quot;) in tree &quot;</span></div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;                        &lt;&lt; <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">R</a>.DFSNodeData[Idx].SubtreeID &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div>
<div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;    }</div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;[Pred, Succ] : ConnectionPairs) {</div>
<div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;      <span class="keywordtype">unsigned</span> PredTree = SubtreeClasses[Pred-&gt;NodeNum];</div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;      <span class="keywordtype">unsigned</span> SuccTree = SubtreeClasses[Succ-&gt;NodeNum];</div>
<div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;      <span class="keywordflow">if</span> (PredTree == SuccTree)</div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a> = Pred-&gt;getDepth();</div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;      addConnection(PredTree, SuccTree, <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>);</div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;      addConnection(SuccTree, PredTree, <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>);</div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;    }</div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;  }</div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160; </div>
<div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="keyword">protected</span>:<span class="comment"></span></div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="comment">  /// Joins the predecessor subtree with the successor that is its DFS parent.</span></div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="comment">  /// Applies some heuristics before joining.</span></div>
<div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedDFSImpl.html#a8a616fae155ac2f266346edbb5411470"> 1366</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SchedDFSImpl.html#a8a616fae155ac2f266346edbb5411470">joinPredSubtree</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDep.html">SDep</a> &amp;PredDep, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *Succ,</div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;                       <span class="keywordtype">bool</span> CheckLimit = <span class="keyword">true</span>) {</div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(PredDep.<a class="code" href="classllvm_1_1SDep.html#a055c65558a3e0f7d48f1ed3dde061199">getKind</a>() == <a class="code" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">SDep::Data</a> &amp;&amp; <span class="stringliteral">&quot;Subtrees are for data edges&quot;</span>);</div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160; </div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;    <span class="comment">// Check if the predecessor is already joined.</span></div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *PredSU = PredDep.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>();</div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;    <span class="keywordtype">unsigned</span> PredNum = PredSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>;</div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">R</a>.DFSNodeData[PredNum].SubtreeID != PredNum)</div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160; </div>
<div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;    <span class="comment">// Four is the magic number of successors before a node is considered a</span></div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;    <span class="comment">// pinch point.</span></div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;    <span class="keywordtype">unsigned</span> NumDataSucs = 0;</div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDep.html">SDep</a> &amp;SuccDep : PredSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>) {</div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;      <span class="keywordflow">if</span> (SuccDep.<a class="code" href="classllvm_1_1SDep.html#a055c65558a3e0f7d48f1ed3dde061199">getKind</a>() == <a class="code" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">SDep::Data</a>) {</div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;        <span class="keywordflow">if</span> (++NumDataSucs &gt;= 4)</div>
<div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;      }</div>
<div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;    }</div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;    <span class="keywordflow">if</span> (CheckLimit &amp;&amp; <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">R</a>.DFSNodeData[PredNum].InstrCount &gt; <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">R</a>.SubtreeLimit)</div>
<div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;    <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">R</a>.DFSNodeData[PredNum].SubtreeID = Succ-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>;</div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;    SubtreeClasses.<a class="code" href="classllvm_1_1IntEqClasses.html#aa8502985b2f18ef8fb6edc0cecfb5f95">join</a>(Succ-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>, PredNum);</div>
<div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;  }</div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="comment">  /// Called by finalize() to record a connection between trees.</span></div>
<div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedDFSImpl.html#aa1de1afa4c08361317bce0e400922326"> 1393</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SchedDFSImpl.html#aa1de1afa4c08361317bce0e400922326">addConnection</a>(<span class="keywordtype">unsigned</span> FromTree, <span class="keywordtype">unsigned</span> ToTree, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) {</div>
<div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>)</div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160; </div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;    <span class="keywordflow">do</span> {</div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SchedDFSResult::Connection&gt;</a> &amp;Connections =</div>
<div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;        <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">R</a>.SubtreeConnections[FromTree];</div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;      <span class="keywordflow">for</span> (SchedDFSResult::Connection &amp;<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a> : Connections) {</div>
<div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>.TreeID == ToTree) {</div>
<div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;          <a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>.Level = <a class="code" href="namespacellvm.html#ab4d4bc901fedd8857f647dcc2c0d71de">std::max</a>(<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>.Level, <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>);</div>
<div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;          <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;        }</div>
<div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;      }</div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;      Connections.push_back(SchedDFSResult::Connection(ToTree, <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>));</div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;      FromTree = <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">R</a>.DFSTreeData[FromTree].ParentTreeID;</div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;    } <span class="keywordflow">while</span> (FromTree != SchedDFSResult::InvalidSubtreeID);</div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;  }</div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;};</div>
<div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160; </div>
<div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160; </div>
<div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="keyword">namespace </span>{</div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="comment">/// Manage the stack used by a reverse depth-first search over the DAG.</span></div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="comment"></span><span class="keyword">class </span>SchedDAGReverseDFS {</div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;  std::vector&lt;std::pair&lt;const SUnit *, SUnit::const_pred_iterator&gt;&gt; DFSStack;</div>
<div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160; </div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;  <span class="keywordtype">bool</span> isComplete()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> DFSStack.empty(); }</div>
<div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160; </div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;  <span class="keywordtype">void</span> follow(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div>
<div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;    DFSStack.emplace_back(SU, SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>.begin());</div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;  }</div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;  <span class="keywordtype">void</span> advance() { ++DFSStack.back().second; }</div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160; </div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDep.html">SDep</a> *backtrack() {</div>
<div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;    DFSStack.pop_back();</div>
<div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;    <span class="keywordflow">return</span> DFSStack.empty() ? nullptr : std::prev(DFSStack.back().second);</div>
<div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;  }</div>
<div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160; </div>
<div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *getCurr()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> DFSStack.back().first; }</div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160; </div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;  <a class="code" href="classllvm_1_1SUnit.html#a52b60ed5d8a25d285a41b00544b4047c">SUnit::const_pred_iterator</a> getPred()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> DFSStack.back().second; }</div>
<div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160; </div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;  <a class="code" href="classllvm_1_1SUnit.html#a52b60ed5d8a25d285a41b00544b4047c">SUnit::const_pred_iterator</a> getPredEnd()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;    <span class="keywordflow">return</span> getCurr()-&gt;<a class="code" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>.end();</div>
<div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;  }</div>
<div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;};</div>
<div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160; </div>
<div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;} <span class="comment">// end anonymous namespace</span></div>
<div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160; </div>
<div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="ScheduleDAGInstrs_8cpp.html#a26aca145a8f6953152a566a143c6ec8f"> 1444</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="ScheduleDAGInstrs_8cpp.html#a26aca145a8f6953152a566a143c6ec8f">hasDataSucc</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div>
<div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDep.html">SDep</a> &amp;SuccDep : SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>) {</div>
<div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;    <span class="keywordflow">if</span> (SuccDep.<a class="code" href="classllvm_1_1SDep.html#a055c65558a3e0f7d48f1ed3dde061199">getKind</a>() == <a class="code" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">SDep::Data</a> &amp;&amp;</div>
<div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;        !SuccDep.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>()-&gt;<a class="code" href="classllvm_1_1SUnit.html#a7406c398c67e53ee3937bf2b6df1c64e">isBoundaryNode</a>())</div>
<div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;  }</div>
<div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;}</div>
<div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="comment">/// Computes an ILP metric for all nodes in the subDAG reachable via depth-first</span></div>
<div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="comment">/// search from this root.</span></div>
<div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedDFSResult.html#a788b324b6deb10dfbafa68a351b11c79"> 1455</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> SchedDFSResult::compute(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SUnit&gt;</a> SUnits) {</div>
<div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;  <span class="keywordflow">if</span> (!IsBottomUp)</div>
<div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Top-down ILP metric is unimplemented&quot;</span>);</div>
<div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160; </div>
<div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;  <a class="code" href="classllvm_1_1SchedDFSImpl.html">SchedDFSImpl</a> Impl(*<span class="keyword">this</span>);</div>
<div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU : SUnits) {</div>
<div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;    <span class="keywordflow">if</span> (Impl.<a class="code" href="classllvm_1_1SchedDFSImpl.html#af9ab4e29b1b9ebb256c6ec991a487f25">isVisited</a>(&amp;SU) || <a class="code" href="ScheduleDAGInstrs_8cpp.html#a26aca145a8f6953152a566a143c6ec8f">hasDataSucc</a>(&amp;SU))</div>
<div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160; </div>
<div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;    SchedDAGReverseDFS DFS;</div>
<div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;    Impl.<a class="code" href="classllvm_1_1SchedDFSImpl.html#aee17a5350fad1c56abf6f425ef4f6e92">visitPreorder</a>(&amp;SU);</div>
<div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;    DFS.follow(&amp;SU);</div>
<div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;    <span class="keywordflow">while</span> (<span class="keyword">true</span>) {</div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;      <span class="comment">// Traverse the leftmost path as far as possible.</span></div>
<div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;      <span class="keywordflow">while</span> (DFS.getPred() != DFS.getPredEnd()) {</div>
<div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDep.html">SDep</a> &amp;PredDep = *DFS.getPred();</div>
<div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;        DFS.advance();</div>
<div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;        <span class="comment">// Ignore non-data edges.</span></div>
<div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;        <span class="keywordflow">if</span> (PredDep.<a class="code" href="classllvm_1_1SDep.html#a055c65558a3e0f7d48f1ed3dde061199">getKind</a>() != <a class="code" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">SDep::Data</a></div>
<div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;            || PredDep.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>()-&gt;<a class="code" href="classllvm_1_1SUnit.html#a7406c398c67e53ee3937bf2b6df1c64e">isBoundaryNode</a>()) {</div>
<div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;          <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;        }</div>
<div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;        <span class="comment">// An already visited edge is a cross edge, assuming an acyclic DAG.</span></div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;        <span class="keywordflow">if</span> (Impl.<a class="code" href="classllvm_1_1SchedDFSImpl.html#af9ab4e29b1b9ebb256c6ec991a487f25">isVisited</a>(PredDep.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>())) {</div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;          Impl.<a class="code" href="classllvm_1_1SchedDFSImpl.html#abd2c96b0f28a1d6e444286a24bdf48f7">visitCrossEdge</a>(PredDep, DFS.getCurr());</div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;          <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;        }</div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;        Impl.<a class="code" href="classllvm_1_1SchedDFSImpl.html#aee17a5350fad1c56abf6f425ef4f6e92">visitPreorder</a>(PredDep.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>());</div>
<div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;        DFS.follow(PredDep.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>());</div>
<div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;      }</div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;      <span class="comment">// Visit the top of the stack in postorder and backtrack.</span></div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *Child = DFS.getCurr();</div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDep.html">SDep</a> *PredDep = DFS.backtrack();</div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;      Impl.<a class="code" href="classllvm_1_1SchedDFSImpl.html#a19e83509e45ee65e4495de5a3ed3d44a">visitPostorderNode</a>(Child);</div>
<div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;      <span class="keywordflow">if</span> (PredDep)</div>
<div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;        Impl.<a class="code" href="classllvm_1_1SchedDFSImpl.html#ae259d5b34969a9259dbc66324869c398">visitPostorderEdge</a>(*PredDep, DFS.getCurr());</div>
<div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;      <span class="keywordflow">if</span> (DFS.isComplete())</div>
<div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;    }</div>
<div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;  }</div>
<div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;  Impl.<a class="code" href="classllvm_1_1SchedDFSImpl.html#ab97b865e6e2092381b77a6c9bc3aa421">finalize</a>();</div>
<div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;}</div>
<div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="comment">/// The root of the given SubtreeID was just scheduled. For all subtrees</span></div>
<div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="comment">/// connected to this tree, record the depth of the connection so that the</span></div>
<div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="comment">/// nearest connected subtrees can be prioritized.</span></div>
<div class="line"><a name="l01501"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedDFSResult.html#ad1896b1b6c5eecd41078e6383fd6f207"> 1501</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> SchedDFSResult::scheduleTree(<span class="keywordtype">unsigned</span> SubtreeID) {</div>
<div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> Connection &amp;<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a> : SubtreeConnections[SubtreeID]) {</div>
<div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;    SubtreeConnectLevels[<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>.TreeID] =</div>
<div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;      <a class="code" href="namespacellvm.html#ab4d4bc901fedd8857f647dcc2c0d71de">std::max</a>(SubtreeConnectLevels[<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>.TreeID], <a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>.Level);</div>
<div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  Tree: &quot;</span> &lt;&lt; <a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>.TreeID &lt;&lt; <span class="stringliteral">&quot; @&quot;</span></div>
<div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;                      &lt;&lt; SubtreeConnectLevels[<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>.TreeID] &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div>
<div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;  }</div>
<div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;}</div>
<div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160; </div>
<div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="preprocessor">#if !defined(NDEBUG) || defined(LLVM_ENABLE_DUMP)</span></div>
<div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="structllvm_1_1ILPValue.html#a66e49dcd600dc169a7b3d36298e9e311"> 1511</a></span>&#160;<a class="code" href="Compiler_8h.html#aa863693eef567397d9c292da5bf22d34">LLVM_DUMP_METHOD</a> <span class="keywordtype">void</span> <a class="code" href="ArchiveWriter_8cpp.html#aa9f638c7ae7fdd206a6c60e26bef9751">ILPValue::print</a>(<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;  <a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a> &lt;&lt; <a class="code" href="DFAPacketizer_8cpp.html#acc16edf21eddec420cd4b27adb3111c6">InstrCount</a> &lt;&lt; <span class="stringliteral">&quot; / &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878af6d9f1c7b49b7601fae6a545002a6763">Length</a> &lt;&lt; <span class="stringliteral">&quot; = &quot;</span>;</div>
<div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878af6d9f1c7b49b7601fae6a545002a6763">Length</a>)</div>
<div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;    <a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a> &lt;&lt; <span class="stringliteral">&quot;BADILP&quot;</span>;</div>
<div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;    <a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a> &lt;&lt; <a class="code" href="namespacellvm.html#a66f0c57e04037076030c6a6e48f44f2d">format</a>(<span class="stringliteral">&quot;%g&quot;</span>, ((<span class="keywordtype">double</span>)<a class="code" href="DFAPacketizer_8cpp.html#acc16edf21eddec420cd4b27adb3111c6">InstrCount</a> / <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878af6d9f1c7b49b7601fae6a545002a6763">Length</a>));</div>
<div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;}</div>
<div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160; </div>
<div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="structllvm_1_1ILPValue.html#a2d4e7eb6e7c6d7dad1e3906d0e72cba7"> 1519</a></span>&#160;<a class="code" href="Compiler_8h.html#aa863693eef567397d9c292da5bf22d34">LLVM_DUMP_METHOD</a> <span class="keywordtype">void</span> <a class="code" href="namespacellvm.html#a03503773241005f01b090b9862aad304">ILPValue::dump</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;  <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; *<span class="keyword">this</span> &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div>
<div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;}</div>
<div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160; </div>
<div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160; </div>
<div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<a class="code" href="Compiler_8h.html#aa863693eef567397d9c292da5bf22d34">LLVM_DUMP_METHOD</a></div>
<div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="namespacellvm.html#ac2ef023f9ffa20eec1522d7799614d9c"> 1526</a></span>&#160;<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="namespacellvm.html#a5ee0a415cf089775fd277550b257f74e">operator&lt;&lt;</a>(<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a>, <span class="keyword">const</span> <a class="code" href="structllvm_1_1ILPValue.html">ILPValue</a> &amp;Val) {</div>
<div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;  Val.<a class="code" href="structllvm_1_1ILPValue.html#a66e49dcd600dc169a7b3d36298e9e311">print</a>(<a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a>);</div>
<div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a>;</div>
<div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;}</div>
<div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160; </div>
<div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160; </div>
<div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a705a0975de8335b0b6bdbbae165e8f5c"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a705a0975de8335b0b6bdbbae165e8f5c">llvm::ScheduleDAGInstrs::initSUnits</a></div><div class="ttdeci">void initSUnits()</div><div class="ttdoc">Creates an SUnit for each real instruction, numbered in top-down topological order.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00565">ScheduleDAGInstrs.cpp:565</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a25ae020b571d18d34d03097d91ca0f40"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a25ae020b571d18d34d03097d91ca0f40">llvm::ScheduleDAGInstrs::FirstDbgValue</a></div><div class="ttdeci">MachineInstr * FirstDbgValue</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00250">ScheduleDAGInstrs.h:250</a></div></div>
<div class="ttc" id="aclassllvm_1_1MapVector_html_a085f340f16ff796202863961ff734902"><div class="ttname"><a href="classllvm_1_1MapVector.html#a085f340f16ff796202863961ff734902">llvm::MapVector&lt; ValueType, SUList &gt;::iterator</a></div><div class="ttdeci">typename std::vector&lt; std::pair&lt; ValueType, SUList &gt;&gt; ::iterator iterator</div><div class="ttdef"><b>Definition:</b> <a href="MapVector_8h_source.html#l00050">MapVector.h:50</a></div></div>
<div class="ttc" id="astructllvm_1_1LaneBitmask_html"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html">llvm::LaneBitmask</a></div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00040">LaneBitmask.h:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1SparseMultiSet_html_af781b01667ff848f2b07b4b51660a714"><div class="ttname"><a href="classllvm_1_1SparseMultiSet.html#af781b01667ff848f2b07b4b51660a714">llvm::SparseMultiSet::setUniverse</a></div><div class="ttdeci">void setUniverse(unsigned U)</div><div class="ttdoc">Set the universe size which determines the largest key the set can hold.</div><div class="ttdef"><b>Definition:</b> <a href="SparseMultiSet_8h_source.html#l00202">SparseMultiSet.h:202</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAG_html_a1b09f4d9c91e25f7bc2ac60b3b929d11"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a1b09f4d9c91e25f7bc2ac60b3b929d11">llvm::ScheduleDAG::MRI</a></div><div class="ttdeci">MachineRegisterInfo &amp; MRI</div><div class="ttdoc">Virtual/real register map.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00560">ScheduleDAG.h:560</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_af7c94f0b04c1a466ee77ca749cd8dc50"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#af7c94f0b04c1a466ee77ca749cd8dc50">llvm::TargetSchedModel::getWriteProcResBegin</a></div><div class="ttdeci">ProcResIter getWriteProcResBegin(const MCSchedClassDesc *SC) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00133">TargetSchedule.h:133</a></div></div>
<div class="ttc" id="astructllvm_1_1MCProcResourceDesc_html_a1cabc35908985a4252812bbff35df8f9"><div class="ttname"><a href="structllvm_1_1MCProcResourceDesc.html#a1cabc35908985a4252812bbff35df8f9">llvm::MCProcResourceDesc::BufferSize</a></div><div class="ttdeci">int BufferSize</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00048">MCSchedule.h:48</a></div></div>
<div class="ttc" id="aScheduleDAG_8h_html"><div class="ttname"><a href="ScheduleDAG_8h.html">ScheduleDAG.h</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="aMachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="aCompiler_8h_html_aa863693eef567397d9c292da5bf22d34"><div class="ttname"><a href="Compiler_8h.html#aa863693eef567397d9c292da5bf22d34">LLVM_DUMP_METHOD</a></div><div class="ttdeci">#define LLVM_DUMP_METHOD</div><div class="ttdoc">Mark debug helper function definitions like dump() that should not be stripped from debug builds.</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00492">Compiler.h:492</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="aclassllvm_1_1MapVector_html_a862208c77d7ea13b440b4ff84911c1a4"><div class="ttname"><a href="classllvm_1_1MapVector.html#a862208c77d7ea13b440b4ff84911c1a4">llvm::MapVector::remove_if</a></div><div class="ttdeci">void remove_if(Predicate Pred)</div><div class="ttdoc">Remove the elements that match the predicate.</div></div>
<div class="ttc" id="anamespacellvm_html_ad1a91b49e0c092818a0b82f6cc130a1b"><div class="ttname"><a href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">llvm::make_range</a></div><div class="ttdeci">iterator_range&lt; T &gt; make_range(T x, T y)</div><div class="ttdoc">Convenience function for iterating over sub-ranges.</div><div class="ttdef"><b>Definition:</b> <a href="iterator__range_8h_source.html#l00053">iterator_range.h:53</a></div></div>
<div class="ttc" id="anamespacellvm_html_a02981de53fb6ffd384d39addc4d25f37"><div class="ttname"><a href="namespacellvm.html#a02981de53fb6ffd384d39addc4d25f37">llvm::drop_begin</a></div><div class="ttdeci">auto drop_begin(T &amp;&amp;RangeOrContainer, size_t N=1)</div><div class="ttdoc">Return a range covering RangeOrContainer with the first N elements excluded.</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l00386">STLExtras.h:386</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a2cfd9da0e5724aa91bf1767dc1e2515e"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a2cfd9da0e5724aa91bf1767dc1e2515e">llvm::ScheduleDAGInstrs::addBarrierChain</a></div><div class="ttdeci">void addBarrierChain(Value2SUsMap &amp;map)</div><div class="ttdoc">Adds barrier chain edges from all SUs in map, and then clear the map.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00682">ScheduleDAGInstrs.cpp:682</a></div></div>
<div class="ttc" id="aclassllvm_1_1DataLayout_html"><div class="ttname"><a href="classllvm_1_1DataLayout.html">llvm::DataLayout</a></div><div class="ttdoc">A parsed version of the target data layout string in and methods for querying it.</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00110">DataLayout.h:110</a></div></div>
<div class="ttc" id="aclassllvm_1_1LivePhysRegs_html_adbf2afbb346e40106f344191309324fc"><div class="ttname"><a href="classllvm_1_1LivePhysRegs.html#adbf2afbb346e40106f344191309324fc">llvm::LivePhysRegs::addReg</a></div><div class="ttdeci">void addReg(MCPhysReg Reg)</div><div class="ttdoc">Adds a physical register and all its sub-registers to the set.</div><div class="ttdef"><b>Definition:</b> <a href="LivePhysRegs_8h_source.html#l00081">LivePhysRegs.h:81</a></div></div>
<div class="ttc" id="aScheduleDAGInstrs_8cpp_html_a26a2097fa7f267ce29202d37048c4a1c"><div class="ttname"><a href="ScheduleDAGInstrs_8cpp.html#a26a2097fa7f267ce29202d37048c4a1c">getUnderlyingObjectsForInstr</a></div><div class="ttdeci">static bool getUnderlyingObjectsForInstr(const MachineInstr *MI, const MachineFrameInfo &amp;MFI, UnderlyingObjectsVector &amp;Objects, const DataLayout &amp;DL)</div><div class="ttdoc">If this machine instr has memory reference information and it can be tracked to a normal reference to...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00130">ScheduleDAGInstrs.cpp:130</a></div></div>
<div class="ttc" id="aArchiveWriter_8cpp_html_aa9f638c7ae7fdd206a6c60e26bef9751"><div class="ttname"><a href="ArchiveWriter_8cpp.html#aa9f638c7ae7fdd206a6c60e26bef9751">print</a></div><div class="ttdeci">static void print(raw_ostream &amp;Out, object::Archive::Kind Kind, T Val)</div><div class="ttdef"><b>Definition:</b> <a href="ArchiveWriter_8cpp_source.html#l00189">ArchiveWriter.cpp:189</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html_ac4b4e4e2660b0fcd4f92c1d35c29d1c0"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#ac4b4e4e2660b0fcd4f92c1d35c29d1c0">llvm::TargetRegisterClass::getLaneMask</a></div><div class="ttdeci">LaneBitmask getLaneMask() const</div><div class="ttdoc">Returns the combination of all lane masks of register in this class.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00209">TargetRegisterInfo.h:209</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDep_html_a551060cb0333d9d0cfdacd2576d817b9a8afafe9e6f4c2fb9744242a6b369a0f1"><div class="ttname"><a href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9a8afafe9e6f4c2fb9744242a6b369a0f1">llvm::SDep::Artificial</a></div><div class="ttdeci">@ Artificial</div><div class="ttdoc">Arbitrary strong DAG edge (no real dependence).</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00072">ScheduleDAG.h:72</a></div></div>
<div class="ttc" id="aScheduleDAGInstrs_8cpp_html_aa293c74eda51fbcf094df1aa351b322b"><div class="ttname"><a href="ScheduleDAGInstrs_8cpp.html#aa293c74eda51fbcf094df1aa351b322b">isGlobalMemoryObject</a></div><div class="ttdeci">static bool isGlobalMemoryObject(MachineInstr *MI)</div><div class="ttdoc">Returns true if MI is an instruction we are unable to reason about (like a call or something with unm...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00539">ScheduleDAGInstrs.cpp:539</a></div></div>
<div class="ttc" id="aScheduleDAGInstrs_8cpp_html_aa18a5047390bcceaf5ede5f67e7e3493"><div class="ttname"><a href="ScheduleDAGInstrs_8cpp.html#aa18a5047390bcceaf5ede5f67e7e3493">ReductionSize</a></div><div class="ttdeci">static cl::opt&lt; unsigned &gt; ReductionSize(&quot;dag-maps-reduction-size&quot;, cl::Hidden, cl::desc(&quot;A huge scheduling region will have maps reduced by this many &quot; &quot;nodes at a time. Defaults to HugeRegion / 2.&quot;))</div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a417ece2bf0f001181401c6c6b210194a"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a417ece2bf0f001181401c6c6b210194a">llvm::ScheduleDAGInstrs::CurrentVRegUses</a></div><div class="ttdeci">VReg2SUnitOperIdxMultiMap CurrentVRegUses</div><div class="ttdoc">Tracks the last instructions in this region using each virtual register.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00176">ScheduleDAGInstrs.h:176</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">llvm::Latency</a></div><div class="ttdeci">@ Latency</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00034">SIMachineScheduler.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00051">MachineRegisterInfo.h:51</a></div></div>
<div class="ttc" id="aEvaluator_8cpp_html_a0b9941c7c78b50f1f303fa0c6403b199"><div class="ttname"><a href="Evaluator_8cpp.html#a0b9941c7c78b50f1f303fa0c6403b199">getFunction</a></div><div class="ttdeci">static Function * getFunction(Constant *C)</div><div class="ttdef"><b>Definition:</b> <a href="Evaluator_8cpp_source.html#l00236">Evaluator.cpp:236</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_ab580983de4f7b69ebcca992be9cb3223"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#ab580983de4f7b69ebcca992be9cb3223">llvm::ScheduleDAGInstrs::buildSchedGraph</a></div><div class="ttdeci">void buildSchedGraph(AAResults *AA, RegPressureTracker *RPTracker=nullptr, PressureDiffs *PDiffs=nullptr, LiveIntervals *LIS=nullptr, bool TrackLaneMasks=false)</div><div class="ttdoc">Builds SUnits for the current region.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00726">ScheduleDAGInstrs.cpp:726</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_ab50b64c518a7455daf3e0bc87aee5514"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#ab50b64c518a7455daf3e0bc87aee5514">llvm::ScheduleDAGInstrs::begin</a></div><div class="ttdeci">MachineBasicBlock::iterator begin() const</div><div class="ttdoc">Returns an iterator to the top of the current scheduling region.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00278">ScheduleDAGInstrs.h:278</a></div></div>
<div class="ttc" id="aclassllvm_1_1SparseMultiSet_html_a007d043f89bfaefaec158a7e93b39832"><div class="ttname"><a href="classllvm_1_1SparseMultiSet.html#a007d043f89bfaefaec158a7e93b39832">llvm::SparseMultiSet::find</a></div><div class="ttdeci">iterator find(const KeyT &amp;Key)</div><div class="ttdoc">Find an element by its key.</div><div class="ttdef"><b>Definition:</b> <a href="SparseMultiSet_8h_source.html#l00375">SparseMultiSet.h:375</a></div></div>
<div class="ttc" id="aREADME-SSE_8txt_html_a63d206a063eefcdf8c318ded97b65020"><div class="ttname"><a href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a></div><div class="ttdeci">This currently compiles esp xmm0 movsd esp eax eax esp ret We should use not the dag combiner This is because dagcombine2 needs to be able to see through the X86ISD::Wrapper which DAGCombine can t really do The code for turning x load into a single vector load is target independent and should be moved to the dag combiner The code for turning x load into a vector load can only handle a direct load from a global or a direct load from the stack It should be generalized to handle any load from P</div><div class="ttdef"><b>Definition:</b> <a href="README-SSE_8txt_source.html#l00411">README-SSE.txt:411</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterOperands_html"><div class="ttname"><a href="classllvm_1_1RegisterOperands.html">llvm::RegisterOperands</a></div><div class="ttdoc">List of registers defined and used by a machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00166">RegisterPressure.h:166</a></div></div>
<div class="ttc" id="astructllvm_1_1UnderlyingObject_html"><div class="ttname"><a href="structllvm_1_1UnderlyingObject.html">llvm::UnderlyingObject</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00109">ScheduleDAGInstrs.h:109</a></div></div>
<div class="ttc" id="aScheduleDAGInstrs_8h_html"><div class="ttname"><a href="ScheduleDAGInstrs_8h.html">ScheduleDAGInstrs.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1raw__string__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__string__ostream.html">llvm::raw_string_ostream</a></div><div class="ttdoc">A raw_ostream that writes to an std::string.</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00642">raw_ostream.h:642</a></div></div>
<div class="ttc" id="aLazyCallGraph_8cpp_html_aec802e48dd5ef69029e285eddfc4158d"><div class="ttname"><a href="LazyCallGraph_8cpp.html#aec802e48dd5ef69029e285eddfc4158d">addEdge</a></div><div class="ttdeci">static void addEdge(SmallVectorImpl&lt; LazyCallGraph::Edge &gt; &amp;Edges, DenseMap&lt; LazyCallGraph::Node *, int &gt; &amp;EdgeIndexMap, LazyCallGraph::Node &amp;N, LazyCallGraph::Edge::Kind EK)</div><div class="ttdef"><b>Definition:</b> <a href="LazyCallGraph_8cpp_source.html#l00060">LazyCallGraph.cpp:60</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a8a82683fccdef8a5ef772ef03277aee7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">llvm::MachineOperand::setIsKill</a></div><div class="ttdeci">void setIsKill(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00519">MachineOperand.h:519</a></div></div>
<div class="ttc" id="aclassllvm_1_1MapVector_html_ae091b147039557cf8ce505740e7ff7ac"><div class="ttname"><a href="classllvm_1_1MapVector.html#ae091b147039557cf8ce505740e7ff7ac">llvm::MapVector::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="MapVector_8h_source.html#l00089">MapVector.h:89</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a 'vector' (really, a variable-sized array), optimized for the case when the array is small.</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l01199">SmallVector.h:1199</a></div></div>
<div class="ttc" id="aScheduleDAGInstrs_8cpp_html_a26aca145a8f6953152a566a143c6ec8f"><div class="ttname"><a href="ScheduleDAGInstrs_8cpp.html#a26aca145a8f6953152a566a143c6ec8f">hasDataSucc</a></div><div class="ttdeci">static bool hasDataSucc(const SUnit *SU)</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l01444">ScheduleDAGInstrs.cpp:1444</a></div></div>
<div class="ttc" id="aclassScheduleDAGInstrs_1_1Value2SUsMap_html_a877cc0c7417f2a791fc0d6db0ca39161"><div class="ttname"><a href="classScheduleDAGInstrs_1_1Value2SUsMap.html#a877cc0c7417f2a791fc0d6db0ca39161">llvm::ScheduleDAGInstrs::Value2SUsMap::size</a></div><div class="ttdeci">unsigned size() const</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00650">ScheduleDAGInstrs.cpp:650</a></div></div>
<div class="ttc" id="aclassScheduleDAGInstrs_1_1Value2SUsMap_html_a62b8ec9cd0b46fe7a2a1d3cb3f9e6cf5"><div class="ttname"><a href="classScheduleDAGInstrs_1_1Value2SUsMap.html#a62b8ec9cd0b46fe7a2a1d3cb3f9e6cf5">llvm::ScheduleDAGInstrs::Value2SUsMap::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdoc">Clears map from all contents.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00645">ScheduleDAGInstrs.cpp:645</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_af1c8be2ff5fd8eab8091e6ffa40ded8d"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#af1c8be2ff5fd8eab8091e6ffa40ded8d">llvm::ScheduleDAGInstrs::NumRegionInstrs</a></div><div class="ttdeci">unsigned NumRegionInstrs</div><div class="ttdoc">Instructions in this region (distance(RegionBegin, RegionEnd)).</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00155">ScheduleDAGInstrs.h:155</a></div></div>
<div class="ttc" id="anamespacellvm_html_af7881286e3ea4d7f1c4a63c87c132dac"><div class="ttname"><a href="namespacellvm.html#af7881286e3ea4d7f1c4a63c87c132dac">llvm::printMBBReference</a></div><div class="ttdeci">Printable printMBBReference(const MachineBasicBlock &amp;MBB)</div><div class="ttdoc">Prints a machine basic block reference.</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00118">MachineBasicBlock.cpp:118</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedDFSImpl_html"><div class="ttname"><a href="classllvm_1_1SchedDFSImpl.html">llvm::SchedDFSImpl</a></div><div class="ttdoc">Internal state used to compute SchedDFSResult.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l01228">ScheduleDAGInstrs.cpp:1228</a></div></div>
<div class="ttc" id="aclassllvm_1_1SparseMultiSet_html_a2554bf4e6f211e29c3e80fd4c9141c79"><div class="ttname"><a href="classllvm_1_1SparseMultiSet.html#a2554bf4e6f211e29c3e80fd4c9141c79">llvm::SparseMultiSet::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdoc">Clears the set.</div><div class="ttdef"><b>Definition:</b> <a href="SparseMultiSet_8h_source.html#l00342">SparseMultiSet.h:342</a></div></div>
<div class="ttc" id="aSupport_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_af946f316ed42f8b5eb99735a3b587ab5"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">llvm::MCRegisterInfo::getNumRegs</a></div><div class="ttdeci">unsigned getNumRegs() const</div><div class="ttdoc">Return the number of registers this target has (useful for sizing arrays holding per register informa...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00491">MCRegisterInfo.h:491</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00462">X86DisassemblerDecoder.h:462</a></div></div>
<div class="ttc" id="aMapVector_8h_html"><div class="ttname"><a href="MapVector_8h.html">MapVector.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a52b60ed5d8a25d285a41b00544b4047c"><div class="ttname"><a href="classllvm_1_1SUnit.html#a52b60ed5d8a25d285a41b00544b4047c">llvm::SUnit::const_pred_iterator</a></div><div class="ttdeci">SmallVectorImpl&lt; SDep &gt;::const_iterator const_pred_iterator</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00261">ScheduleDAG.h:261</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDep_html_a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e"><div class="ttname"><a href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e">llvm::SDep::Anti</a></div><div class="ttdeci">@ Anti</div><div class="ttdoc">A register anti-dependence (aka WAR).</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00054">ScheduleDAG.h:54</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_ace667b502d54c947cf2f3a4c5d60f734"><div class="ttname"><a href="classllvm_1_1SUnit.html#ace667b502d54c947cf2f3a4c5d60f734">llvm::SUnit::isCommutable</a></div><div class="ttdeci">bool isCommutable</div><div class="ttdoc">Is a commutable instruction.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00278">ScheduleDAG.h:278</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedDFSImpl_html_aa1de1afa4c08361317bce0e400922326"><div class="ttname"><a href="classllvm_1_1SchedDFSImpl.html#aa1de1afa4c08361317bce0e400922326">llvm::SchedDFSImpl::addConnection</a></div><div class="ttdeci">void addConnection(unsigned FromTree, unsigned ToTree, unsigned Depth)</div><div class="ttdoc">Called by finalize() to record a connection between trees.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l01393">ScheduleDAGInstrs.cpp:1393</a></div></div>
<div class="ttc" id="aValueTracking_8h_html"><div class="ttname"><a href="ValueTracking_8h.html">ValueTracking.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a0be1f84d53e90c247d75f2ed63636761"><div class="ttname"><a href="classllvm_1_1SUnit.html#a0be1f84d53e90c247d75f2ed63636761">llvm::SUnit::isCall</a></div><div class="ttdeci">bool isCall</div><div class="ttdoc">Is a function call.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00275">ScheduleDAG.h:275</a></div></div>
<div class="ttc" id="aMachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1LivePhysRegs_html"><div class="ttname"><a href="classllvm_1_1LivePhysRegs.html">llvm::LivePhysRegs</a></div><div class="ttdoc">A set of physical registers with utility functions to track liveness when walking backward/forward th...</div><div class="ttdef"><b>Definition:</b> <a href="LivePhysRegs_8h_source.html#l00050">LivePhysRegs.h:50</a></div></div>
<div class="ttc" id="aHexagonStoreWidening_8cpp_html_a7d2c711a42f51c1f7b3ce3f8f560fa74"><div class="ttname"><a href="HexagonStoreWidening_8cpp.html#a7d2c711a42f51c1f7b3ce3f8f560fa74">stores</a></div><div class="ttdeci">hexagon widen stores</div><div class="ttdef"><b>Definition:</b> <a href="HexagonStoreWidening_8cpp_source.html#l00118">HexagonStoreWidening.cpp:118</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a></div><div class="ttdeci">@ Hidden</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00138">CommandLine.h:138</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a8cd3eede9e2a32c7139cc5c7c481e08b"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a8cd3eede9e2a32c7139cc5c7c481e08b">llvm::ScheduleDAGInstrs::Topo</a></div><div class="ttdeci">ScheduleDAGTopologicalSort Topo</div><div class="ttdoc">Topo - A topological ordering for SUnits which permits fast IsReachable and similar queries.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00242">ScheduleDAGInstrs.h:242</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a8e1e9d0b1c64c405c0e99288f9225bd5"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a8e1e9d0b1c64c405c0e99288f9225bd5">llvm::ScheduleDAGInstrs::SUList</a></div><div class="ttdeci">std::list&lt; SUnit * &gt; SUList</div><div class="ttdoc">A list of SUnits, used in Value2SUsMap, during DAG construction.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00191">ScheduleDAGInstrs.h:191</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">llvm::Depth</a></div><div class="ttdeci">@ Depth</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00036">SIMachineScheduler.h:36</a></div></div>
<div class="ttc" id="aDFAPacketizer_8cpp_html_acc16edf21eddec420cd4b27adb3111c6"><div class="ttname"><a href="DFAPacketizer_8cpp.html#acc16edf21eddec420cd4b27adb3111c6">InstrCount</a></div><div class="ttdeci">static unsigned InstrCount</div><div class="ttdef"><b>Definition:</b> <a href="DFAPacketizer_8cpp_source.html#l00051">DFAPacketizer.cpp:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_a5a00ff1e3eb19fe4001d742d93f8fade"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#a5a00ff1e3eb19fe4001d742d93f8fade">llvm::TargetSchedModel::computeOutputLatency</a></div><div class="ttdeci">unsigned computeOutputLatency(const MachineInstr *DefMI, unsigned DefOperIdx, const MachineInstr *DepMI) const</div><div class="ttdoc">Output dependency latency of a pair of defs of the same register.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00274">TargetSchedule.cpp:274</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDep_html_a07333f8ba53e0454b7ec6365860c0732"><div class="ttname"><a href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732">llvm::SDep::Kind</a></div><div class="ttdeci">Kind</div><div class="ttdoc">These are the different kinds of scheduling dependencies.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00052">ScheduleDAG.h:52</a></div></div>
<div class="ttc" id="aIntEqClasses_8h_html"><div class="ttname"><a href="IntEqClasses_8h.html">IntEqClasses.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1SparseMultiSet_html_ab911382d02334b8421f4dbca8c53ff27"><div class="ttname"><a href="classllvm_1_1SparseMultiSet.html#ab911382d02334b8421f4dbca8c53ff27">llvm::SparseMultiSet::eraseAll</a></div><div class="ttdeci">void eraseAll(const KeyT &amp;K)</div><div class="ttdoc">Erase all elements with the given key.</div><div class="ttdef"><b>Definition:</b> <a href="SparseMultiSet_8h_source.html#l00482">SparseMultiSet.h:482</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegPressureTracker_html"><div class="ttname"><a href="classllvm_1_1RegPressureTracker.html">llvm::RegPressureTracker</a></div><div class="ttdoc">Track the current register pressure at some position in the instruction stream, and remember the high...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00357">RegisterPressure.h:357</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a60c8658c657286e8cd084bf2e9c48eda"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">llvm::MachineInstr::getDesc</a></div><div class="ttdeci">const MCInstrDesc &amp; getDesc() const</div><div class="ttdoc">Returns the target instruction descriptor of this MachineInstr.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00513">MachineInstr.h:513</a></div></div>
<div class="ttc" id="aclassllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdoc">The instances of the Type class are immutable: once they are created, they are never changed.</div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00045">Type.h:45</a></div></div>
<div class="ttc" id="anamespacellvm_1_1sys_1_1path_html_a214ec2f04ffd92636ed4bd2717607a1d"><div class="ttname"><a href="namespacellvm_1_1sys_1_1path.html#a214ec2f04ffd92636ed4bd2717607a1d">llvm::sys::path::end</a></div><div class="ttdeci">const_iterator end(StringRef path)</div><div class="ttdoc">Get end iterator over path.</div><div class="ttdef"><b>Definition:</b> <a href="Path_8cpp_source.html#l00235">Path.cpp:235</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00127">MachineMemOperand.h:127</a></div></div>
<div class="ttc" id="anamespacellvm_1_1sys_1_1path_html_a00a76a729b319dc47beffbe07325565f"><div class="ttname"><a href="namespacellvm_1_1sys_1_1path.html#a00a76a729b319dc47beffbe07325565f">llvm::sys::path::begin</a></div><div class="ttdeci">const_iterator begin(StringRef path, Style style=Style::native)</div><div class="ttdoc">Get begin iterator over path.</div><div class="ttdef"><b>Definition:</b> <a href="Path_8cpp_source.html#l00226">Path.cpp:226</a></div></div>
<div class="ttc" id="aclassScheduleDAGInstrs_1_1Value2SUsMap_html_a0b589d5a5454606a0a9024a106844cf1"><div class="ttname"><a href="classScheduleDAGInstrs_1_1Value2SUsMap.html#a0b589d5a5454606a0a9024a106844cf1">llvm::ScheduleDAGInstrs::Value2SUsMap::insert</a></div><div class="ttdeci">void insert(SUnit *SU, ValueType V)</div><div class="ttdoc">Adds SU to the SUList of V.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00628">ScheduleDAGInstrs.cpp:628</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a2822215b7634783aece96ef695a72f1d"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a2822215b7634783aece96ef695a72f1d">llvm::ScheduleDAGInstrs::startBlock</a></div><div class="ttdeci">virtual void startBlock(MachineBasicBlock *BB)</div><div class="ttdoc">Prepares to perform scheduling in the given block.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00180">ScheduleDAGInstrs.cpp:180</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_aab4a86c51e6b126c9c6ef58dbb574431"><div class="ttname"><a href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">llvm::SUnit::Succs</a></div><div class="ttdeci">SmallVector&lt; SDep, 4 &gt; Succs</div><div class="ttdoc">All sunit successors.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00257">ScheduleDAG.h:257</a></div></div>
<div class="ttc" id="aclassllvm_1_1PressureDiffs_html"><div class="ttname"><a href="classllvm_1_1PressureDiffs.html">llvm::PressureDiffs</a></div><div class="ttdoc">Array of PressureDiffs.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00197">RegisterPressure.h:197</a></div></div>
<div class="ttc" id="aclassllvm_1_1MapVector_html"><div class="ttname"><a href="classllvm_1_1MapVector.html">llvm::MapVector</a></div><div class="ttdoc">This class implements a map that also provides access to all stored values in a deterministic order.</div><div class="ttdef"><b>Definition:</b> <a href="MapVector_8h_source.html#l00037">MapVector.h:37</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_ae73582bbbc71758dcac70cd8c56210e4"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ae73582bbbc71758dcac70cd8c56210e4">llvm::MachineRegisterInfo::getNumVirtRegs</a></div><div class="ttdeci">unsigned getNumVirtRegs() const</div><div class="ttdoc">getNumVirtRegs - Return the number of virtual registers created.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00784">MachineRegisterInfo.h:784</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedDFSImpl_html_affd919da23161b67d177f3bd8c07b012"><div class="ttname"><a href="classllvm_1_1SchedDFSImpl.html#affd919da23161b67d177f3bd8c07b012">llvm::SchedDFSImpl::SchedDFSImpl</a></div><div class="ttdeci">SchedDFSImpl(SchedDFSResult &amp;r)</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l01251">ScheduleDAGInstrs.cpp:1251</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a643ff7dd8c287dd58e75cbe79556e74c"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a643ff7dd8c287dd58e75cbe79556e74c">llvm::ScheduleDAGInstrs::getLaneMaskForMO</a></div><div class="ttdeci">LaneBitmask getLaneMaskForMO(const MachineOperand &amp;MO) const</div><div class="ttdoc">Returns a mask for which lanes get read/written by the given (register) machine operand.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00365">ScheduleDAGInstrs.cpp:365</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab4d4bc901fedd8857f647dcc2c0d71de"><div class="ttname"><a href="namespacellvm.html#ab4d4bc901fedd8857f647dcc2c0d71de">llvm::max</a></div><div class="ttdeci">Expected&lt; ExpressionValue &gt; max(const ExpressionValue &amp;Lhs, const ExpressionValue &amp;Rhs)</div><div class="ttdef"><b>Definition:</b> <a href="FileCheck_8cpp_source.html#l00337">FileCheck.cpp:337</a></div></div>
<div class="ttc" id="astructllvm_1_1MCWriteProcResEntry_html"><div class="ttname"><a href="structllvm_1_1MCWriteProcResEntry.html">llvm::MCWriteProcResEntry</a></div><div class="ttdoc">Identify one of the processor resource kinds consumed by a particular scheduling class for the specif...</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00063">MCSchedule.h:63</a></div></div>
<div class="ttc" id="anamespacellvm_html_a03503773241005f01b090b9862aad304"><div class="ttname"><a href="namespacellvm.html#a03503773241005f01b090b9862aad304">llvm::dump</a></div><div class="ttdeci">void dump(const SparseBitVector&lt; ElementSize &gt; &amp;LHS, raw_ostream &amp;out)</div><div class="ttdef"><b>Definition:</b> <a href="SparseBitVector_8h_source.html#l00877">SparseBitVector.h:877</a></div></div>
<div class="ttc" id="aScheduleDAGInstrs_8cpp_html_acde98c2948cf3c2ae22850c9dc4b5bf0"><div class="ttname"><a href="ScheduleDAGInstrs_8cpp.html#acde98c2948cf3c2ae22850c9dc4b5bf0">toggleKills</a></div><div class="ttdeci">static void toggleKills(const MachineRegisterInfo &amp;MRI, LivePhysRegs &amp;LiveRegs, MachineInstr &amp;MI, bool addToLiveRegs)</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l01096">ScheduleDAGInstrs.cpp:1096</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_abb11b650b88a61630eba2a1b2eaa6fd0"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">llvm::ScheduleDAGInstrs::SchedModel</a></div><div class="ttdeci">TargetSchedModel SchedModel</div><div class="ttdoc">TargetSchedModel provides an interface to the machine model.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00126">ScheduleDAGInstrs.h:126</a></div></div>
<div class="ttc" id="aFormat_8h_html"><div class="ttname"><a href="Format_8h.html">Format.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1PressureDiffs_html_adc55f26c1bfbbe17074ded7275f3961c"><div class="ttname"><a href="classllvm_1_1PressureDiffs.html#adc55f26c1bfbbe17074ded7275f3961c">llvm::PressureDiffs::init</a></div><div class="ttdeci">void init(unsigned N)</div><div class="ttdoc">Initialize an array of N PressureDiffs.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8cpp_source.html#l00647">RegisterPressure.cpp:647</a></div></div>
<div class="ttc" id="aScheduleDAGInstrs_8cpp_html_aa83c052f68c92583d5c53396bb463bc8"><div class="ttname"><a href="ScheduleDAGInstrs_8cpp.html#aa83c052f68c92583d5c53396bb463bc8">HugeRegion</a></div><div class="ttdeci">static cl::opt&lt; unsigned &gt; HugeRegion(&quot;dag-maps-huge-region&quot;, cl::Hidden, cl::init(1000), cl::desc(&quot;The limit to use while constructing the DAG &quot; &quot;prior to scheduling, at which point a trade-off &quot; &quot;is made to avoid excessive compile time.&quot;))</div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01628">MachineSink.cpp:1628</a></div></div>
<div class="ttc" id="aclassllvm_1_1IntEqClasses_html_aa8502985b2f18ef8fb6edc0cecfb5f95"><div class="ttname"><a href="classllvm_1_1IntEqClasses.html#aa8502985b2f18ef8fb6edc0cecfb5f95">llvm::IntEqClasses::join</a></div><div class="ttdeci">unsigned join(unsigned a, unsigned b)</div><div class="ttdoc">Join the equivalence classes of a and b.</div><div class="ttdef"><b>Definition:</b> <a href="IntEqClasses_8cpp_source.html#l00032">IntEqClasses.cpp:32</a></div></div>
<div class="ttc" id="anamespacellvm_html_ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d"><div class="ttname"><a href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">llvm::Data</a></div><div class="ttdeci">@ Data</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00055">SIMachineScheduler.h:55</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a21805259f54dab47c2b3da009216996a"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a21805259f54dab47c2b3da009216996a">llvm::ScheduleDAGInstrs::end</a></div><div class="ttdeci">MachineBasicBlock::iterator end() const</div><div class="ttdoc">Returns an iterator to the bottom of the current scheduling region.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00281">ScheduleDAGInstrs.h:281</a></div></div>
<div class="ttc" id="anamespacellvm_1_1LegalityPredicates_html_a6fef38ab5d0c9c582fe6cae7d8badf5f"><div class="ttname"><a href="namespacellvm_1_1LegalityPredicates.html#a6fef38ab5d0c9c582fe6cae7d8badf5f">llvm::LegalityPredicates::any</a></div><div class="ttdeci">Predicate any(Predicate P0, Predicate P1)</div><div class="ttdoc">True iff P0 or P1 are true.</div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l00241">LegalizerInfo.h:241</a></div></div>
<div class="ttc" id="aclassScheduleDAGInstrs_1_1Value2SUsMap_html_a849f288acb6b68b0987cb598bc36472e"><div class="ttname"><a href="classScheduleDAGInstrs_1_1Value2SUsMap.html#a849f288acb6b68b0987cb598bc36472e">llvm::ScheduleDAGInstrs::Value2SUsMap::clearList</a></div><div class="ttdeci">void clearList(ValueType V)</div><div class="ttdoc">Clears the list of SUs mapped to V.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00634">ScheduleDAGInstrs.cpp:634</a></div></div>
<div class="ttc" id="aDebug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00101">Debug.h:101</a></div></div>
<div class="ttc" id="aRegisterPressure_8h_html"><div class="ttname"><a href="RegisterPressure_8h.html">RegisterPressure.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html_a6f3043b29023d270fc4bc5062dff7cee"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#a6f3043b29023d270fc4bc5062dff7cee">llvm::LiveIntervals::getInstructionIndex</a></div><div class="ttdeci">SlotIndex getInstructionIndex(const MachineInstr &amp;Instr) const</div><div class="ttdoc">Returns the base index of the given instruction.</div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00220">LiveIntervals.h:220</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVFenceField_html_a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731"><div class="ttname"><a href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">llvm::RISCVFenceField::R</a></div><div class="ttdeci">@ R</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00278">RISCVBaseInfo.h:278</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineLoopInfo_html"><div class="ttname"><a href="classllvm_1_1MachineLoopInfo.html">llvm::MachineLoopInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineLoopInfo_8h_source.html#l00089">MachineLoopInfo.h:89</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_a2d84f9d0ec636675b2ce060c82f8c588"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#a2d84f9d0ec636675b2ce060c82f8c588">llvm::TargetSchedModel::getProcResource</a></div><div class="ttdeci">const MCProcResourceDesc * getProcResource(unsigned PIdx) const</div><div class="ttdoc">Get a processor resource by ID for convenience.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00117">TargetSchedule.h:117</a></div></div>
<div class="ttc" id="aMachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="aclassScheduleDAGInstrs_1_1Value2SUsMap_html_a033628dbd3a02473543d533b5987f538"><div class="ttname"><a href="classScheduleDAGInstrs_1_1Value2SUsMap.html#a033628dbd3a02473543d533b5987f538">llvm::ScheduleDAGInstrs::Value2SUsMap::reComputeSize</a></div><div class="ttdeci">void reComputeSize()</div><div class="ttdoc">Counts the number of SUs in this map after a reduction.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00653">ScheduleDAGInstrs.cpp:653</a></div></div>
<div class="ttc" id="aAliasAnalysis_8h_html"><div class="ttname"><a href="AliasAnalysis_8h.html">AliasAnalysis.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDep_html_a75b245e9ae0e3d67d8485468580f360f"><div class="ttname"><a href="classllvm_1_1SDep.html#a75b245e9ae0e3d67d8485468580f360f">llvm::SDep::isArtificial</a></div><div class="ttdeci">bool isArtificial() const</div><div class="ttdoc">Tests if this is an Order dependence that is marked as &quot;artificial&quot;, meaning it isn't necessary for c...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00200">ScheduleDAG.h:200</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_ab357b39c47df52a19882a831feda1b6f"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#ab357b39c47df52a19882a831feda1b6f">llvm::TargetSchedModel::init</a></div><div class="ttdeci">void init(const TargetSubtargetInfo *TSInfo)</div><div class="ttdoc">Initialize the machine model for instruction scheduling.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00047">TargetSchedule.cpp:47</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages.</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00163">Debug.cpp:163</a></div></div>
<div class="ttc" id="aScheduleDAGInstrs_8cpp_html_a50a0b5547ec052eee859cbea45bf4844"><div class="ttname"><a href="ScheduleDAGInstrs_8cpp.html#a50a0b5547ec052eee859cbea45bf4844">SchedPrintCycles</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; SchedPrintCycles(&quot;sched-print-cycles&quot;, cl::Hidden, cl::init(false), cl::desc(&quot;Report top/bottom cycles when dumping SUnit instances&quot;))</div></div>
<div class="ttc" id="aclassllvm_1_1PressureDiffs_html_aa61bffce687c1adbbd0a96f292496128"><div class="ttname"><a href="classllvm_1_1PressureDiffs.html#aa61bffce687c1adbbd0a96f292496128">llvm::PressureDiffs::addInstruction</a></div><div class="ttdeci">void addInstruction(unsigned Idx, const RegisterOperands &amp;RegOpers, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Record pressure difference induced by the given operand list to node with index Idx.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8cpp_source.html#l00658">RegisterPressure.cpp:658</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGTopologicalSort_html_a152853c43bedf99bebb1191e00c332a3"><div class="ttname"><a href="classllvm_1_1ScheduleDAGTopologicalSort.html#a152853c43bedf99bebb1191e00c332a3">llvm::ScheduleDAGTopologicalSort::MarkDirty</a></div><div class="ttdeci">void MarkDirty()</div><div class="ttdoc">Mark the ordering as temporarily broken, after a new node has been added.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00767">ScheduleDAG.h:767</a></div></div>
<div class="ttc" id="aclassllvm_1_1SparseSet_html_a02a393a8e880f597847b25bf64c19020"><div class="ttname"><a href="classllvm_1_1SparseSet.html#a02a393a8e880f597847b25bf64c19020">llvm::SparseSet::size</a></div><div class="ttdeci">size_type size() const</div><div class="ttdoc">size - Returns the number of elements in the set.</div><div class="ttdef"><b>Definition:</b> <a href="SparseSet_8h_source.html#l00190">SparseSet.h:190</a></div></div>
<div class="ttc" id="anamespacellvm_html_a73257f51950d9ea50955e3fb9c724a25"><div class="ttname"><a href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">llvm::get</a></div><div class="ttdeci">decltype(auto) get(const PointerIntPair&lt; PointerTy, IntBits, IntType, PtrTraits, Info &gt; &amp;Pair)</div><div class="ttdef"><b>Definition:</b> <a href="PointerIntPair_8h_source.html#l00234">PointerIntPair.h:234</a></div></div>
<div class="ttc" id="aclassllvm_1_1SparseMultiSet_html_aedf030829902cd1a8e3ed4a24820e3a7"><div class="ttname"><a href="classllvm_1_1SparseMultiSet.html#aedf030829902cd1a8e3ed4a24820e3a7">llvm::SparseMultiSet&lt; PhysRegSUOper, identity&lt; unsigned &gt;, uint16_t &gt;::RangePair</a></div><div class="ttdeci">std::pair&lt; iterator, iterator &gt; RangePair</div><div class="ttdef"><b>Definition:</b> <a href="SparseMultiSet_8h_source.html#l00315">SparseMultiSet.h:315</a></div></div>
<div class="ttc" id="aCommandLine_8h_html"><div class="ttname"><a href="CommandLine_8h.html">CommandLine.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a7406c398c67e53ee3937bf2b6df1c64e"><div class="ttname"><a href="classllvm_1_1SUnit.html#a7406c398c67e53ee3937bf2b6df1c64e">llvm::SUnit::isBoundaryNode</a></div><div class="ttdeci">bool isBoundaryNode() const</div><div class="ttdoc">Boundary nodes are placeholders for the boundary of the scheduling region.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00344">ScheduleDAG.h:344</a></div></div>
<div class="ttc" id="alib_2Target_2X86_2README_8txt_html_ac9423a63151469d95755528cceb322fb"><div class="ttname"><a href="lib_2Target_2X86_2README_8txt.html#ac9423a63151469d95755528cceb322fb">bb</a></div><div class="ttdeci">&lt; i1 &gt; br i1 label label bb bb</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2X86_2README_8txt_source.html#l00978">README.txt:978</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_aa1dfdcdc657e12c47e72d9dbe251ac85"><div class="ttname"><a href="classllvm_1_1SUnit.html#aa1dfdcdc657e12c47e72d9dbe251ac85">llvm::SUnit::BotReadyCycle</a></div><div class="ttdeci">unsigned BotReadyCycle</div><div class="ttdoc">Cycle relative to end when node is ready.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00300">ScheduleDAG.h:300</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a5bcb745a3e78c329d1431608b1f51c25"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a5bcb745a3e78c329d1431608b1f51c25">llvm::ScheduleDAGInstrs::ScheduleDAGInstrs</a></div><div class="ttdeci">ScheduleDAGInstrs(MachineFunction &amp;mf, const MachineLoopInfo *mli, bool RemoveKillFlags=false)</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00113">ScheduleDAGInstrs.cpp:113</a></div></div>
<div class="ttc" id="aclassllvm_1_1MapVector_html_aa610cab7ee61e36a6d1d122fc252c278"><div class="ttname"><a href="classllvm_1_1MapVector.html#aa610cab7ee61e36a6d1d122fc252c278">llvm::MapVector::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MapVector_8h_source.html#l00070">MapVector.h:70</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a48e69d6ef017966f2a55dbf4d1d0b193"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a48e69d6ef017966f2a55dbf4d1d0b193">llvm::ScheduleDAGInstrs::addChainDependencies</a></div><div class="ttdeci">void addChainDependencies(SUnit *SU, SUList &amp;SUs, unsigned Latency)</div><div class="ttdoc">Adds dependencies as needed from all SUs in list to SU.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00211">ScheduleDAGInstrs.h:211</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a30e7d619f3195fd890116da8b3ed6bab"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a30e7d619f3195fd890116da8b3ed6bab">llvm::MachineInstr::isCall</a></div><div class="ttdeci">bool isCall(QueryType Type=AnyInBundle) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00872">MachineInstr.h:872</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a10acc9310a21d9a8191d3d84916bdffb"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a10acc9310a21d9a8191d3d84916bdffb">llvm::ScheduleDAGInstrs::addVRegDefDeps</a></div><div class="ttdeci">void addVRegDefDeps(SUnit *SU, unsigned OperIdx)</div><div class="ttdoc">Adds register output and data dependencies from this SUnit to instructions that occur later in the sa...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00392">ScheduleDAGInstrs.cpp:392</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62">llvm::PPCISD::SC</a></div><div class="ttdeci">@ SC</div><div class="ttdoc">CHAIN = SC CHAIN, Imm128 - System call.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00420">PPCISelLowering.h:420</a></div></div>
<div class="ttc" id="aConstants_8h_html"><div class="ttname"><a href="Constants_8h.html">Constants.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a4ac4d36cb59a4bbf5d93513dad0ff0e9"><div class="ttname"><a href="classllvm_1_1SUnit.html#a4ac4d36cb59a4bbf5d93513dad0ff0e9">llvm::SUnit::isUnbuffered</a></div><div class="ttdeci">bool isUnbuffered</div><div class="ttdoc">Uses an unbuffered resource.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00288">ScheduleDAG.h:288</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a7a23b6fb3b79b0c2bf4bf4f0cb042840"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a7a23b6fb3b79b0c2bf4bf4f0cb042840">llvm::TargetRegisterInfo::getSubRegIndexLaneMask</a></div><div class="ttdeci">LaneBitmask getSubRegIndexLaneMask(unsigned SubIdx) const</div><div class="ttdoc">Return a bitmask representing the parts of a register that are covered by SubIdx.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00380">TargetRegisterInfo.h:380</a></div></div>
<div class="ttc" id="aclassllvm_1_1AAResults_html"><div class="ttname"><a href="classllvm_1_1AAResults.html">llvm::AAResults</a></div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8h_source.html#l00294">AliasAnalysis.h:294</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a6742d2e0a668baf1196ec69e158d5f15"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_ae8625c1e6c9bc82f2eaef39d3fff65a8"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#ae8625c1e6c9bc82f2eaef39d3fff65a8">llvm::ScheduleDAGInstrs::addSchedBarrierDeps</a></div><div class="ttdeci">void addSchedBarrierDeps()</div><div class="ttdoc">Adds dependencies from instructions in the current list of instructions being scheduled to scheduling...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00203">ScheduleDAGInstrs.cpp:203</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_aad4b383d6bf0b66dd1a20a81505788fd"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#aad4b383d6bf0b66dd1a20a81505788fd">llvm::ScheduleDAGInstrs::UnknownValue</a></div><div class="ttdeci">UndefValue * UnknownValue</div><div class="ttdoc">For an unanalyzable memory access, this Value is used in maps.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00237">ScheduleDAGInstrs.h:237</a></div></div>
<div class="ttc" id="astructllvm_1_1PhysRegSUOper_html"><div class="ttname"><a href="structllvm_1_1PhysRegSUOper.html">llvm::PhysRegSUOper</a></div><div class="ttdoc">Record a physical register access.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00077">ScheduleDAGInstrs.h:77</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a72e0568b7bf0e9a97260c34264a549a0"><div class="ttname"><a href="classllvm_1_1SUnit.html#a72e0568b7bf0e9a97260c34264a549a0">llvm::SUnit::Latency</a></div><div class="ttdeci">unsigned short Latency</div><div class="ttdoc">Node latency.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00273">ScheduleDAG.h:273</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a69544ec8658eadeed98245dc37c3a541"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">llvm::MachineOperand::isUse</a></div><div class="ttdeci">bool isUse() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00379">MachineOperand.h:379</a></div></div>
<div class="ttc" id="aREADME__ALTIVEC_8txt_html_a9aacd9146afe44bf656cd664e2a88c8c"><div class="ttname"><a href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a></div><div class="ttdeci">(vector float) vec_cmpeq(*A, *B) C</div><div class="ttdef"><b>Definition:</b> <a href="README__ALTIVEC_8txt_source.html#l00086">README_ALTIVEC.txt:86</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00526">MachineInstr.h:526</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a2ad332011e2040d133de24f33cf3f4cd"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a2ad332011e2040d133de24f33cf3f4cd">llvm::ScheduleDAGInstrs::CanHandleTerminators</a></div><div class="ttdeci">bool CanHandleTerminators</div><div class="ttdoc">The standard DAG builder does not normally include terminators as DAG nodes because it does not creat...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00137">ScheduleDAGInstrs.h:137</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_abc5a5c32ac78a99ee2633dbbeec20397"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#abc5a5c32ac78a99ee2633dbbeec20397">llvm::ScheduleDAGInstrs::exitRegion</a></div><div class="ttdeci">virtual void exitRegion()</div><div class="ttdoc">Called when the scheduler has finished scheduling the current region.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00199">ScheduleDAGInstrs.cpp:199</a></div></div>
<div class="ttc" id="alib_2Target_2README_8txt_html_a3217063f680fa8e35dea3c59b6e52b18"><div class="ttname"><a href="lib_2Target_2README_8txt.html#a3217063f680fa8e35dea3c59b6e52b18">int</a></div><div class="ttdeci">Clang compiles this i1 i64 store i64 i64 store i64 i64 store i64 i64 store i64 align Which gets codegen d xmm0 movaps rbp movaps rbp movaps rbp movaps rbp rbp rbp rbp rbp It would be better to have movq s of instead of the movaps s LLVM produces ret int</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2README_8txt_source.html#l00536">README.txt:536</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a948f446009b83c0bca40324131e27868"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a948f446009b83c0bca40324131e27868">llvm::ScheduleDAGInstrs::BarrierChain</a></div><div class="ttdeci">SUnit * BarrierChain</div><div class="ttdoc">Remember a generic side-effecting instruction as we proceed.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00183">ScheduleDAGInstrs.h:183</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a3f708b119627541f144d703a1d183202"><div class="ttname"><a href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">llvm::SUnit::NodeNum</a></div><div class="ttdeci">unsigned NodeNum</div><div class="ttdoc">Entry # of node in the node vector.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00264">ScheduleDAG.h:264</a></div></div>
<div class="ttc" id="astructllvm_1_1MCSchedClassDesc_html"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html">llvm::MCSchedClassDesc</a></div><div class="ttdoc">Summarize the scheduling resources required for an instruction of a particular scheduling class.</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00109">MCSchedule.h:109</a></div></div>
<div class="ttc" id="aclassllvm_1_1SparseMultiSet_html_a02504d447f0362be1ffc1cc19f6e48ef"><div class="ttname"><a href="classllvm_1_1SparseMultiSet.html#a02504d447f0362be1ffc1cc19f6e48ef">llvm::SparseMultiSet::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdoc">Returns true if the set is empty.</div><div class="ttdef"><b>Definition:</b> <a href="SparseMultiSet_8h_source.html#l00328">SparseMultiSet.h:328</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a55aec6d9959470668bae2aeb8a7c0768"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a55aec6d9959470668bae2aeb8a7c0768">llvm::MachineInstr::mayAlias</a></div><div class="ttdeci">bool mayAlias(AAResults *AA, const MachineInstr &amp;Other, bool UseTBAA) const</div><div class="ttdoc">Returns true if this instruction's memory access aliases the memory access of Other.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01336">MachineInstr.cpp:1336</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a2e9425c046cf742bfbb9ebb96466d8e5"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a2e9425c046cf742bfbb9ebb96466d8e5">llvm::ScheduleDAGInstrs::addPhysRegDeps</a></div><div class="ttdeci">void addPhysRegDeps(SUnit *SU, unsigned OperIdx)</div><div class="ttdoc">Adds register dependencies (data, anti, and output) from this SUnit to following instructions in the ...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00288">ScheduleDAGInstrs.cpp:288</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00045">TargetRegisterInfo.h:45</a></div></div>
<div class="ttc" id="astructllvm_1_1ILPValue_html"><div class="ttname"><a href="structllvm_1_1ILPValue.html">llvm::ILPValue</a></div><div class="ttdoc">Represent the ILP of the subDAG rooted at a DAG node.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDFS_8h_source.html#l00034">ScheduleDFS.h:34</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1PALMD_html_af892c75285b0f64d58ca76cb73059adf"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1PALMD.html#af892c75285b0f64d58ca76cb73059adf">llvm::AMDGPU::PALMD::Key</a></div><div class="ttdeci">Key</div><div class="ttdoc">PAL metadata keys.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadata_8h_source.html#l00486">AMDGPUMetadata.h:486</a></div></div>
<div class="ttc" id="aScheduleDAGInstrs_8cpp_html_a7df8c7c3d357c407b3cfb1888f988353"><div class="ttname"><a href="ScheduleDAGInstrs_8cpp.html#a7df8c7c3d357c407b3cfb1888f988353">dumpSUList</a></div><div class="ttdeci">static void dumpSUList(const ScheduleDAGInstrs::SUList &amp;L)</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00101">ScheduleDAGInstrs.cpp:101</a></div></div>
<div class="ttc" id="aPseudoSourceValue_8h_html"><div class="ttname"><a href="PseudoSourceValue_8h.html">PseudoSourceValue.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00198">MCInstrDesc.h:198</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a7abf5fb4071cb25dbce06dfb5ee3c937"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00048">MachineOperand.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a5a869f04a623443a4cf2d2857f9cd085"><div class="ttname"><a href="classllvm_1_1SUnit.html#a5a869f04a623443a4cf2d2857f9cd085">llvm::SUnit::setInstr</a></div><div class="ttdeci">void setInstr(MachineInstr *MI)</div><div class="ttdoc">Assigns the instruction for the SUnit.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00366">ScheduleDAG.h:366</a></div></div>
<div class="ttc" id="aMachineInstrBundle_8h_html"><div class="ttname"><a href="MachineInstrBundle_8h.html">MachineInstrBundle.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1raw__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdoc">This class implements an extremely fast bulk output stream that can only output to a stream.</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00052">raw_ostream.h:52</a></div></div>
<div class="ttc" id="anamespacellvm_html_a5ee0a415cf089775fd277550b257f74e"><div class="ttname"><a href="namespacellvm.html#a5ee0a415cf089775fd277550b257f74e">llvm::operator&lt;&lt;</a></div><div class="ttdeci">raw_ostream &amp; operator&lt;&lt;(raw_ostream &amp;OS, const APFixedPoint &amp;FX)</div><div class="ttdef"><b>Definition:</b> <a href="APFixedPoint_8h_source.html#l00292">APFixedPoint.h:292</a></div></div>
<div class="ttc" id="aclassllvm_1_1cl_1_1Option_html_a2dc75fafb68e7669e776e19da7857cdf"><div class="ttname"><a href="classllvm_1_1cl_1_1Option.html#a2dc75fafb68e7669e776e19da7857cdf">llvm::cl::Option::getNumOccurrences</a></div><div class="ttdeci">int getNumOccurrences() const</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00401">CommandLine.h:401</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDep_html_a07333f8ba53e0454b7ec6365860c0732a011a1d87822a7f70efee9e430a7ccc36"><div class="ttname"><a href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732a011a1d87822a7f70efee9e430a7ccc36">llvm::SDep::Output</a></div><div class="ttdeci">@ Output</div><div class="ttdoc">A register output-dependence (aka WAW).</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00055">ScheduleDAG.h:55</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDep_html_a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26"><div class="ttname"><a href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26">llvm::SDep::Data</a></div><div class="ttdeci">@ Data</div><div class="ttdoc">Regular data dependence (aka true-dependence).</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00053">ScheduleDAG.h:53</a></div></div>
<div class="ttc" id="anamespacellvm_1_1wasm_html_a0ef8084534e2fa2859faac16914a7ff8"><div class="ttname"><a href="namespacellvm_1_1wasm.html#a0ef8084534e2fa2859faac16914a7ff8">llvm::wasm::ValType</a></div><div class="ttdeci">ValType</div><div class="ttdef"><b>Definition:</b> <a href="BinaryFormat_2Wasm_8h_source.html#l00424">Wasm.h:424</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a3f74b283acf0dfb537bc387e49344f04"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">llvm::ScheduleDAGInstrs::RegionEnd</a></div><div class="ttdeci">MachineBasicBlock::iterator RegionEnd</div><div class="ttdoc">The end of the range to be scheduled.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00152">ScheduleDAGInstrs.h:152</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_a3e53e3e37d8a810d38ffb83268103b23"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#a3e53e3e37d8a810d38ffb83268103b23">llvm::TargetSchedModel::getWriteProcResEnd</a></div><div class="ttdeci">ProcResIter getWriteProcResEnd(const MCSchedClassDesc *SC) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00137">TargetSchedule.h:137</a></div></div>
<div class="ttc" id="aclassllvm_1_1PseudoSourceValue_html"><div class="ttname"><a href="classllvm_1_1PseudoSourceValue.html">llvm::PseudoSourceValue</a></div><div class="ttdoc">Special value supplied for machine level alias analysis.</div><div class="ttdef"><b>Definition:</b> <a href="PseudoSourceValue_8h_source.html#l00035">PseudoSourceValue.h:35</a></div></div>
<div class="ttc" id="aHWAddressSanitizer_8cpp_html_aeaa43ab635ee98b9e2055d0f217558c2ab7e4e0120a041dbe6528b050c04269e0"><div class="ttname"><a href="HWAddressSanitizer_8cpp.html#aeaa43ab635ee98b9e2055d0f217558c2ab7e4e0120a041dbe6528b050c04269e0">none</a></div><div class="ttdeci">@ none</div><div class="ttdef"><b>Definition:</b> <a href="HWAddressSanitizer_8cpp_source.html#l00190">HWAddressSanitizer.cpp:190</a></div></div>
<div class="ttc" id="astructllvm_1_1ILPValue_html_a66e49dcd600dc169a7b3d36298e9e311"><div class="ttname"><a href="structllvm_1_1ILPValue.html#a66e49dcd600dc169a7b3d36298e9e311">llvm::ILPValue::print</a></div><div class="ttdeci">void print(raw_ostream &amp;OS) const</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l01511">ScheduleDAGInstrs.cpp:1511</a></div></div>
<div class="ttc" id="aclassllvm_1_1SlotIndex_html"><div class="ttname"><a href="classllvm_1_1SlotIndex.html">llvm::SlotIndex</a></div><div class="ttdoc">SlotIndex - An opaque wrapper around machine indexes.</div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00082">SlotIndexes.h:82</a></div></div>
<div class="ttc" id="astructllvm_1_1VReg2SUnit_html"><div class="ttname"><a href="structllvm_1_1VReg2SUnit.html">llvm::VReg2SUnit</a></div><div class="ttdoc">An individual mapping from virtual register number to SUnit.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00053">ScheduleDAGInstrs.h:53</a></div></div>
<div class="ttc" id="aclassllvm_1_1MapVector_html_a7b6320765d728f520ed8b5d8a09c03fc"><div class="ttname"><a href="classllvm_1_1MapVector.html#a7b6320765d728f520ed8b5d8a09c03fc">llvm::MapVector::operator[]</a></div><div class="ttdeci">ValueT &amp; operator[](const KeyT &amp;Key)</div><div class="ttdef"><b>Definition:</b> <a href="MapVector_8h_source.html#l00099">MapVector.h:99</a></div></div>
<div class="ttc" id="aType_8h_html"><div class="ttname"><a href="Type_8h.html">Type.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00094">MachineBasicBlock.h:94</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterOperands_html_a74e0a918c9705f23a1e5b66f68cc97e9"><div class="ttname"><a href="classllvm_1_1RegisterOperands.html#a74e0a918c9705f23a1e5b66f68cc97e9">llvm::RegisterOperands::collect</a></div><div class="ttdeci">void collect(const MachineInstr &amp;MI, const TargetRegisterInfo &amp;TRI, const MachineRegisterInfo &amp;MRI, bool TrackLaneMasks, bool IgnoreDead)</div><div class="ttdoc">Analyze the given instruction MI and fill in the Uses, Defs and DeadDefs list based on the MachineOpe...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8cpp_source.html#l00569">RegisterPressure.cpp:569</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_aa363afffca4fc13a709673936b47fe33"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">llvm::MachineRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(Register Reg) const</div><div class="ttdoc">Return the register class of the specified virtual register.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00661">MachineRegisterInfo.h:661</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_a96d9c65c7113be8047049ebfab18eea5"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a96d9c65c7113be8047049ebfab18eea5">llvm::MCInstrDesc::hasImplicitDefOfPhysReg</a></div><div class="ttdeci">bool hasImplicitDefOfPhysReg(unsigned Reg, const MCRegisterInfo *MRI=nullptr) const</div><div class="ttdoc">Return true if this instruction implicitly defines the specified physical register.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8cpp_source.html#l00032">MCInstrDesc.cpp:32</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a2a6f92b9c5aba34d3b07f3ebe229ccff"><div class="ttname"><a href="classllvm_1_1SUnit.html#a2a6f92b9c5aba34d3b07f3ebe229ccff">llvm::SUnit::TopReadyCycle</a></div><div class="ttdeci">unsigned TopReadyCycle</div><div class="ttdoc">Cycle relative to start when node is ready.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00299">ScheduleDAG.h:299</a></div></div>
<div class="ttc" id="aclassScheduleDAGInstrs_1_1Value2SUsMap_html_a75fc536cd3210efa617d9b20832bc7f6"><div class="ttname"><a href="classScheduleDAGInstrs_1_1Value2SUsMap.html#a75fc536cd3210efa617d9b20832bc7f6">llvm::ScheduleDAGInstrs::Value2SUsMap::Value2SUsMap</a></div><div class="ttdeci">Value2SUsMap(unsigned lat=0)</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00619">ScheduleDAGInstrs.cpp:619</a></div></div>
<div class="ttc" id="anamespacellvm_html_a74cdbd1e4f731e7d7cd83461b8b1de0b"><div class="ttname"><a href="namespacellvm.html#a74cdbd1e4f731e7d7cd83461b8b1de0b">llvm::sort</a></div><div class="ttdeci">void sort(IteratorTy Start, IteratorTy End)</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01683">STLExtras.h:1683</a></div></div>
<div class="ttc" id="aclassllvm_1_1SparseMultiSet_html_a6123d1aa335e5d9c6299050c2cc5193e"><div class="ttname"><a href="classllvm_1_1SparseMultiSet.html#a6123d1aa335e5d9c6299050c2cc5193e">llvm::SparseMultiSet::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdoc">Returns an iterator past this container.</div><div class="ttdef"><b>Definition:</b> <a href="SparseMultiSet_8h_source.html#l00319">SparseMultiSet.h:319</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00672">MachineFunction.h:672</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegPressureTracker_html_a354c230443b1586633f5697aec0bcd8e"><div class="ttname"><a href="classllvm_1_1RegPressureTracker.html#a354c230443b1586633f5697aec0bcd8e">llvm::RegPressureTracker::recedeSkipDebugValues</a></div><div class="ttdeci">void recedeSkipDebugValues()</div><div class="ttdoc">Recede until we find an instruction which is not a DebugValue.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8cpp_source.html#l00852">RegisterPressure.cpp:852</a></div></div>
<div class="ttc" id="aclassllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt&lt; bool &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1SparseMultiSet_html_a8586fb88f0c2e2236a1552292cba1dd3"><div class="ttname"><a href="classllvm_1_1SparseMultiSet.html#a8586fb88f0c2e2236a1552292cba1dd3">llvm::SparseMultiSet::insert</a></div><div class="ttdeci">iterator insert(const ValueT &amp;Val)</div><div class="ttdoc">Insert a new element at the tail of the subset list.</div><div class="ttdef"><b>Definition:</b> <a href="SparseMultiSet_8h_source.html#l00419">SparseMultiSet.h:419</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVFenceField_html_a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb"><div class="ttname"><a href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">llvm::RISCVFenceField::O</a></div><div class="ttdeci">@ O</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00277">RISCVBaseInfo.h:277</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a1255befbcd6e034394681b1bcd3529ff"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">llvm::MachineOperand::isUndef</a></div><div class="ttdeci">bool isUndef() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00404">MachineOperand.h:404</a></div></div>
<div class="ttc" id="aclassllvm_1_1MapVector_html_a6b0c3e15c351ba9682837c29b0a141b6"><div class="ttname"><a href="classllvm_1_1MapVector.html#a6b0c3e15c351ba9682837c29b0a141b6">llvm::MapVector&lt; ValueType, SUList &gt;::find</a></div><div class="ttdeci">iterator find(const ValueType &amp;Key)</div><div class="ttdef"><b>Definition:</b> <a href="MapVector_8h_source.html#l00148">MapVector.h:148</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00329">MachineOperand.h:329</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aLiveIntervals_8h_html"><div class="ttname"><a href="LiveIntervals_8h.html">LiveIntervals.h</a></div></div>
<div class="ttc" id="aScheduleDAGInstrs_8cpp_html_a78ba5d2730fb5abfc232b99e30ad1a31"><div class="ttname"><a href="ScheduleDAGInstrs_8cpp.html#a78ba5d2730fb5abfc232b99e30ad1a31">getReductionSize</a></div><div class="ttdeci">static unsigned getReductionSize()</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00093">ScheduleDAGInstrs.cpp:93</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARM__MB_html_ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2"><div class="ttname"><a href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">llvm::ARM_MB::ST</a></div><div class="ttdeci">@ ST</div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">ARMBaseInfo.h:73</a></div></div>
<div class="ttc" id="alib_2Target_2README_8txt_html_a5a6a05b7d9e9efb3f7b098c20fa0088a"><div class="ttname"><a href="lib_2Target_2README_8txt.html#a5a6a05b7d9e9efb3f7b098c20fa0088a">s</a></div><div class="ttdeci">multiplies can be turned into SHL s</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2README_8txt_source.html#l00370">README.txt:370</a></div></div>
<div class="ttc" id="aclassllvm_1_1IntEqClasses_html_a52302b3ea716b56df9a143784875ab6b"><div class="ttname"><a href="classllvm_1_1IntEqClasses.html#a52302b3ea716b56df9a143784875ab6b">llvm::IntEqClasses::compress</a></div><div class="ttdeci">void compress()</div><div class="ttdoc">compress - Compress equivalence classes by numbering them 0 .</div><div class="ttdef"><b>Definition:</b> <a href="IntEqClasses_8cpp_source.html#l00060">IntEqClasses.cpp:60</a></div></div>
<div class="ttc" id="aclassllvm_1_1LivePhysRegs_html_a5c249924553aa84c5927b2335c490583"><div class="ttname"><a href="classllvm_1_1LivePhysRegs.html#a5c249924553aa84c5927b2335c490583">llvm::LivePhysRegs::available</a></div><div class="ttdeci">bool available(const MachineRegisterInfo &amp;MRI, MCPhysReg Reg) const</div><div class="ttdoc">Returns true if register Reg and no aliasing register is in the set.</div><div class="ttdef"><b>Definition:</b> <a href="LivePhysRegs_8cpp_source.html#l00141">LivePhysRegs.cpp:141</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_aaee820701392c55ad54235d3d7201206"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">llvm::MachineOperand::isDead</a></div><div class="ttdeci">bool isDead() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00394">MachineOperand.h:394</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html_a5f091eb46b984dbf525c6ac041f6af95"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a5f091eb46b984dbf525c6ac041f6af95">llvm::TargetRegisterClass::HasDisjunctSubRegs</a></div><div class="ttdeci">const bool HasDisjunctSubRegs</div><div class="ttdoc">Whether the class supports two (or more) disjunct subregister indices.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00066">TargetRegisterInfo.h:66</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a0727ce4ffb9b167e7ad283259d82b10c"><div class="ttname"><a href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">llvm::SUnit::getInstr</a></div><div class="ttdeci">MachineInstr * getInstr() const</div><div class="ttdoc">Returns the representative MachineInstr for this SUnit.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00373">ScheduleDAG.h:373</a></div></div>
<div class="ttc" id="astructllvm_1_1LaneBitmask_html_a72988cca7ab2262ef68fdd0c5ae54940"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html#a72988cca7ab2262ef68fdd0c5ae54940">llvm::LaneBitmask::any</a></div><div class="ttdeci">constexpr bool any() const</div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00053">LaneBitmask.h:53</a></div></div>
<div class="ttc" id="aclassllvm_1_1UndefValue_html"><div class="ttname"><a href="classllvm_1_1UndefValue.html">llvm::UndefValue</a></div><div class="ttdoc">'undef' values are things that do not have specified contents.</div><div class="ttdef"><b>Definition:</b> <a href="Constants_8h_source.html#l01382">Constants.h:1382</a></div></div>
<div class="ttc" id="aclassllvm_1_1SparseMultiSet_html_ada97379dfb89c01fb4065e33bf180f0e"><div class="ttname"><a href="classllvm_1_1SparseMultiSet.html#ada97379dfb89c01fb4065e33bf180f0e">llvm::SparseMultiSet&lt; PhysRegSUOper, identity&lt; unsigned &gt;, uint16_t &gt;::iterator</a></div><div class="ttdeci">iterator_base&lt; SparseMultiSet * &gt; iterator</div><div class="ttdef"><b>Definition:</b> <a href="SparseMultiSet_8h_source.html#l00311">SparseMultiSet.h:311</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_a10a041239ae1870cfcc064bfaa79fb65"><div class="ttname"><a href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00445">CommandLine.h:445</a></div></div>
<div class="ttc" id="aMCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDep_html_a551060cb0333d9d0cfdacd2576d817b9aa34e7b539ffb2975952fd58cbb2b75c2"><div class="ttname"><a href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9aa34e7b539ffb2975952fd58cbb2b75c2">llvm::SDep::MayAliasMem</a></div><div class="ttdeci">@ MayAliasMem</div><div class="ttdoc">Nonvolatile load/Store instructions that may alias.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00070">ScheduleDAG.h:70</a></div></div>
<div class="ttc" id="alib_2Target_2README_8txt_html_a02def7c594e9f19ff247ed0bf33d1c30"><div class="ttname"><a href="lib_2Target_2README_8txt.html#a02def7c594e9f19ff247ed0bf33d1c30">size</a></div><div class="ttdeci">i&lt; reg-&gt; size</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2README_8txt_source.html#l00166">README.txt:166</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_ae384109023f32441ff89f13b79be6b89"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#ae384109023f32441ff89f13b79be6b89">llvm::ScheduleDAGInstrs::Defs</a></div><div class="ttdeci">Reg2SUnitsMap Defs</div><div class="ttdoc">Defs, Uses - Remember where defs and uses of each register are as we iterate upward through the instr...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00168">ScheduleDAGInstrs.h:168</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedDFSImpl_html_ae259d5b34969a9259dbc66324869c398"><div class="ttname"><a href="classllvm_1_1SchedDFSImpl.html#ae259d5b34969a9259dbc66324869c398">llvm::SchedDFSImpl::visitPostorderEdge</a></div><div class="ttdeci">void visitPostorderEdge(const SDep &amp;PredDep, const SUnit *Succ)</div><div class="ttdoc">Called once for each tree edge after calling visitPostOrderNode on the predecessor.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l01316">ScheduleDAGInstrs.cpp:1316</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_af2cd9b498508774a2da120d08b8d67cc"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#af2cd9b498508774a2da120d08b8d67cc">llvm::ScheduleDAGInstrs::MFI</a></div><div class="ttdeci">const MachineFrameInfo &amp; MFI</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00123">ScheduleDAGInstrs.h:123</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedDFSImpl_html_a8a616fae155ac2f266346edbb5411470"><div class="ttname"><a href="classllvm_1_1SchedDFSImpl.html#a8a616fae155ac2f266346edbb5411470">llvm::SchedDFSImpl::joinPredSubtree</a></div><div class="ttdeci">bool joinPredSubtree(const SDep &amp;PredDep, const SUnit *Succ, bool CheckLimit=true)</div><div class="ttdoc">Joins the predecessor subtree with the successor that is its DFS parent.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l01366">ScheduleDAGInstrs.cpp:1366</a></div></div>
<div class="ttc" id="aclassllvm_1_1SparseSet_html_ac5c4065b01268eb6764867041cd1d96c"><div class="ttname"><a href="classllvm_1_1SparseSet.html#ac5c4065b01268eb6764867041cd1d96c">llvm::SparseSet::setUniverse</a></div><div class="ttdeci">void setUniverse(unsigned U)</div><div class="ttdoc">setUniverse - Set the universe size which determines the largest key the set can hold.</div><div class="ttdef"><b>Definition:</b> <a href="SparseSet_8h_source.html#l00155">SparseSet.h:155</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_adc4d8df3725fd70ffbaffeead756025c"><div class="ttname"><a href="classllvm_1_1SUnit.html#adc4d8df3725fd70ffbaffeead756025c">llvm::SUnit::hasPhysRegUses</a></div><div class="ttdeci">bool hasPhysRegUses</div><div class="ttdoc">Has physreg uses.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00279">ScheduleDAG.h:279</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedDFSImpl_html_ab97b865e6e2092381b77a6c9bc3aa421"><div class="ttname"><a href="classllvm_1_1SchedDFSImpl.html#ab97b865e6e2092381b77a6c9bc3aa421">llvm::SchedDFSImpl::finalize</a></div><div class="ttdeci">void finalize()</div><div class="ttdoc">Sets each node's subtree ID to the representative ID and record connections between trees.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l01329">ScheduleDAGInstrs.cpp:1329</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aclassllvm_1_1SchedDFSImpl_html_a19e83509e45ee65e4495de5a3ed3d44a"><div class="ttname"><a href="classllvm_1_1SchedDFSImpl.html#a19e83509e45ee65e4495de5a3ed3d44a">llvm::SchedDFSImpl::visitPostorderNode</a></div><div class="ttdeci">void visitPostorderNode(const SUnit *SU)</div><div class="ttdoc">Called once for each node after all predecessors are visited.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l01274">ScheduleDAGInstrs.cpp:1274</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedDFSImpl_html_aee17a5350fad1c56abf6f425ef4f6e92"><div class="ttname"><a href="classllvm_1_1SchedDFSImpl.html#aee17a5350fad1c56abf6f425ef4f6e92">llvm::SchedDFSImpl::visitPreorder</a></div><div class="ttdeci">void visitPreorder(const SUnit *SU)</div><div class="ttdoc">Initializes this node's instruction count.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l01266">ScheduleDAGInstrs.cpp:1266</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a96bb77f51ee973b0613bf5083144fa69"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a96bb77f51ee973b0613bf5083144fa69">llvm::ScheduleDAGInstrs::TrackLaneMasks</a></div><div class="ttdeci">bool TrackLaneMasks</div><div class="ttdoc">Whether lane masks should get tracked.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00140">ScheduleDAGInstrs.h:140</a></div></div>
<div class="ttc" id="anamespacellvm_html_a317172388c9d0d3c601070d588a104d2"><div class="ttname"><a href="namespacellvm.html#a317172388c9d0d3c601070d588a104d2">llvm::getUnderlyingObjectsForCodeGen</a></div><div class="ttdeci">bool getUnderlyingObjectsForCodeGen(const Value *V, SmallVectorImpl&lt; Value * &gt; &amp;Objects)</div><div class="ttdoc">This is a wrapper around getUnderlyingObjects and adds support for basic ptrtoint+arithmetic+inttoptr...</div><div class="ttdef"><b>Definition:</b> <a href="ValueTracking_8cpp_source.html#l04683">ValueTracking.cpp:4683</a></div></div>
<div class="ttc" id="aiterator__range_8h_html"><div class="ttname"><a href="iterator__range_8h.html">iterator_range.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a55fdcb2a9df9a69067eed1bc17a0b927"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a55fdcb2a9df9a69067eed1bc17a0b927">llvm::MachineOperand::isRegMask</a></div><div class="ttdeci">bool isRegMask() const</div><div class="ttdoc">isRegMask - Tests if this is a MO_RegisterMask operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00353">MachineOperand.h:353</a></div></div>
<div class="ttc" id="anamespacellvm_html_a05f5b9a11bdcc5feba62899f95dcf878af6d9f1c7b49b7601fae6a545002a6763"><div class="ttname"><a href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878af6d9f1c7b49b7601fae6a545002a6763">llvm::Length</a></div><div class="ttdeci">@ Length</div><div class="ttdef"><b>Definition:</b> <a href="DWP_8cpp_source.html#l00406">DWP.cpp:406</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00369">MachineOperand.h:369</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a92d46fa856af865f8c997f97596990ec"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a92d46fa856af865f8c997f97596990ec">llvm::MachineRegisterInfo::hasOneDef</a></div><div class="ttdeci">bool hasOneDef(Register RegNo) const</div><div class="ttdoc">Return true if there is exactly one operand defining the specified register.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00466">MachineRegisterInfo.h:466</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a6837fb2c08f4c8c986a4689a37ca93cf"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a6837fb2c08f4c8c986a4689a37ca93cf">llvm::ScheduleDAGInstrs::DbgValues</a></div><div class="ttdeci">DbgValueVector DbgValues</div><div class="ttdoc">Remember instruction that precedes DBG_VALUE.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00249">ScheduleDAGInstrs.h:249</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_abe764852febe90b22412f1acf299fb9e"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#abe764852febe90b22412f1acf299fb9e">llvm::TargetSchedModel::computeOperandLatency</a></div><div class="ttdeci">unsigned computeOperandLatency(const MachineInstr *DefMI, unsigned DefOperIdx, const MachineInstr *UseMI, unsigned UseOperIdx) const</div><div class="ttdoc">Compute operand latency based on the available machine model.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00168">TargetSchedule.cpp:168</a></div></div>
<div class="ttc" id="aScheduleDAGInstrs_8cpp_html_acd783a19873b6c202d521e9d174356d8"><div class="ttname"><a href="ScheduleDAGInstrs_8cpp.html#acd783a19873b6c202d521e9d174356d8">UseTBAA</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; UseTBAA(&quot;use-tbaa-in-sched-mi&quot;, cl::Hidden, cl::init(true), cl::desc(&quot;Enable use of TBAA during MI DAG construction&quot;))</div></div>
<div class="ttc" id="aclassllvm_1_1Value_html_a62213d5211c9d944e5ede1f0059a6ae2"><div class="ttname"><a href="classllvm_1_1Value.html#a62213d5211c9d944e5ede1f0059a6ae2">llvm::Value::printAsOperand</a></div><div class="ttdeci">void printAsOperand(raw_ostream &amp;O, bool PrintType=true, const Module *M=nullptr) const</div><div class="ttdoc">Print the name of this Value out to the specified raw_ostream.</div><div class="ttdef"><b>Definition:</b> <a href="AsmWriter_8cpp_source.html#l04782">AsmWriter.cpp:4782</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00258">MachineFunction.h:258</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_accc60d2019e9dff57bb0918a94422ebb"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">llvm::MachineInstr::dump</a></div><div class="ttdeci">void dump() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01539">MachineInstr.cpp:1539</a></div></div>
<div class="ttc" id="aclassllvm_1_1SparseMultiSet_html_ac92517e8c9066cbd446b0589a50c16f6"><div class="ttname"><a href="classllvm_1_1SparseMultiSet.html#ac92517e8c9066cbd446b0589a50c16f6">llvm::SparseMultiSet::equal_range</a></div><div class="ttdeci">RangePair equal_range(const KeyT &amp;K)</div><div class="ttdoc">The bounds of the range of items sharing Key K.</div><div class="ttdef"><b>Definition:</b> <a href="SparseMultiSet_8h_source.html#l00411">SparseMultiSet.h:411</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAG_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00554">ScheduleDAG.h:554</a></div></div>
<div class="ttc" id="aclassllvm_1_1SparseMultiSet_html_a14465cc22942098bf446b8d96d018cd4"><div class="ttname"><a href="classllvm_1_1SparseMultiSet.html#a14465cc22942098bf446b8d96d018cd4">llvm::SparseMultiSet::contains</a></div><div class="ttdeci">bool contains(const KeyT &amp;Key) const</div><div class="ttdoc">Returns true if this set contains an element identified by Key.</div><div class="ttdef"><b>Definition:</b> <a href="SparseMultiSet_8h_source.html#l00395">SparseMultiSet.h:395</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAG_html_a418bc6d3f660325fa6d5b9fb269add62"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">llvm::ScheduleDAG::TRI</a></div><div class="ttdeci">const TargetRegisterInfo * TRI</div><div class="ttdoc">Target processor register info.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00558">ScheduleDAG.h:558</a></div></div>
<div class="ttc" id="astructllvm_1_1VReg2SUnitOperIdx_html"><div class="ttname"><a href="structllvm_1_1VReg2SUnitOperIdx.html">llvm::VReg2SUnitOperIdx</a></div><div class="ttdoc">Mapping from virtual register to SUnit including an operand index.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00067">ScheduleDAGInstrs.h:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00033">APInt.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDep_html_a03a2dc5f9f321a2ce28f5c641dfe5455"><div class="ttname"><a href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">llvm::SDep::getSUnit</a></div><div class="ttdeci">SUnit * getSUnit() const</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00480">ScheduleDAG.h:480</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_a4d2c96836214c1f13357ffb99125fb4a"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4d2c96836214c1f13357ffb99125fb4a">llvm::MachineBasicBlock::successors</a></div><div class="ttdeci">iterator_range&lt; succ_iterator &gt; successors()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00396">MachineBasicBlock.h:396</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAG_html_a5a3d3d075a208011a24a0918b58d7daa"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">llvm::ScheduleDAG::MF</a></div><div class="ttdeci">MachineFunction &amp; MF</div><div class="ttdoc">Machine function.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00559">ScheduleDAG.h:559</a></div></div>
<div class="ttc" id="aSupport_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00143">ErrorHandling.h:143</a></div></div>
<div class="ttc" id="aclassllvm_1_1SparseMultiSet_html_a3ab390f0c1123852f16664da01de672a"><div class="ttname"><a href="classllvm_1_1SparseMultiSet.html#a3ab390f0c1123852f16664da01de672a">llvm::SparseMultiSet::erase</a></div><div class="ttdeci">iterator erase(iterator I)</div><div class="ttdoc">Erases an existing element identified by a valid iterator.</div><div class="ttdef"><b>Definition:</b> <a href="SparseMultiSet_8h_source.html#l00466">SparseMultiSet.h:466</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ab979122f21b7fa46d3d2d9b21983068b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab979122f21b7fa46d3d2d9b21983068b">llvm::MachineOperand::setIsUndef</a></div><div class="ttdeci">void setIsUndef(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00530">MachineOperand.h:530</a></div></div>
<div class="ttc" id="aCompiler_8h_html"><div class="ttname"><a href="Compiler_8h.html">Compiler.h</a></div></div>
<div class="ttc" id="aTargetSubtargetInfo_8h_html"><div class="ttname"><a href="TargetSubtargetInfo_8h.html">TargetSubtargetInfo.h</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad467c4ab9119043f9b7750ab986be61a"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00076">AArch64SLSHardening.cpp:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_ab419785650ef9728b5305d220179017c"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ab419785650ef9728b5305d220179017c">llvm::MachineInstr::print</a></div><div class="ttdeci">void print(raw_ostream &amp;OS, bool IsStandalone=true, bool SkipOpers=false, bool SkipDebugLoc=false, bool AddNewLine=true, const TargetInstrInfo *TII=nullptr) const</div><div class="ttdoc">Print this MI to OS.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01576">MachineInstr.cpp:1576</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a75eb135014670ce946e78739cdc9b51b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">llvm::MachineOperand::isDef</a></div><div class="ttdeci">bool isDef() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00384">MachineOperand.h:384</a></div></div>
<div class="ttc" id="anamespacellvm_html_a66f0c57e04037076030c6a6e48f44f2d"><div class="ttname"><a href="namespacellvm.html#a66f0c57e04037076030c6a6e48f44f2d">llvm::format</a></div><div class="ttdeci">format_object&lt; Ts... &gt; format(const char *Fmt, const Ts &amp;... Vals)</div><div class="ttdoc">These are helper functions used to produce formatted output.</div><div class="ttdef"><b>Definition:</b> <a href="Format_8h_source.html#l00124">Format.h:124</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegPressureTracker_html_a8743b2c5c27035fa002ef69e9df50c72"><div class="ttname"><a href="classllvm_1_1RegPressureTracker.html#a8743b2c5c27035fa002ef69e9df50c72">llvm::RegPressureTracker::getPos</a></div><div class="ttdeci">MachineBasicBlock::const_iterator getPos() const</div><div class="ttdoc">Get the MI position corresponding to this register pressure.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00413">RegisterPressure.h:413</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_af3d65454da09651202a0f6f39e84462a"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#af3d65454da09651202a0f6f39e84462a">llvm::ScheduleDAGInstrs::getSchedClass</a></div><div class="ttdeci">const MCSchedClassDesc * getSchedClass(SUnit *SU) const</div><div class="ttdoc">Resolves and cache a resolved scheduling class for an SUnit.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00266">ScheduleDAGInstrs.h:266</a></div></div>
<div class="ttc" id="aSparseSet_8h_html"><div class="ttname"><a href="SparseSet_8h.html">SparseSet.h</a></div></div>
<div class="ttc" id="aclassScheduleDAGInstrs_1_1Value2SUsMap_html_a2108e59efc127ea06bcd9e920d0b9261"><div class="ttname"><a href="classScheduleDAGInstrs_1_1Value2SUsMap.html#a2108e59efc127ea06bcd9e920d0b9261">llvm::ScheduleDAGInstrs::Value2SUsMap::dump</a></div><div class="ttdeci">void dump()</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l01027">ScheduleDAGInstrs.cpp:1027</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html">llvm::TargetSubtargetInfo</a></div><div class="ttdoc">TargetSubtargetInfo - Generic base class for all target subtargets.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00062">TargetSubtargetInfo.h:62</a></div></div>
<div class="ttc" id="aSampleProfWriter_8cpp_html_ac5f3689931c7238da06ba00cf1002c62"><div class="ttname"><a href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a></div><div class="ttdeci">raw_pwrite_stream &amp; OS</div><div class="ttdef"><b>Definition:</b> <a href="SampleProfWriter_8cpp_source.html#l00053">SampleProfWriter.cpp:53</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a077eef2c61ca462db1800cc506092d38"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a077eef2c61ca462db1800cc506092d38">llvm::ScheduleDAGInstrs::MISUnitMap</a></div><div class="ttdeci">DenseMap&lt; MachineInstr *, SUnit * &gt; MISUnitMap</div><div class="ttdoc">After calling BuildSchedGraph, each machine instruction in the current scheduling region is mapped to...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00159">ScheduleDAGInstrs.h:159</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aclassllvm_1_1PointerUnion_html"><div class="ttname"><a href="classllvm_1_1PointerUnion.html">llvm::PointerUnion&lt; const Value *, const PseudoSourceValue * &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_ae8727d434d20639d563849891f5ca1e1"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#ae8727d434d20639d563849891f5ca1e1">llvm::ScheduleDAGInstrs::enterRegion</a></div><div class="ttdeci">virtual void enterRegion(MachineBasicBlock *bb, MachineBasicBlock::iterator begin, MachineBasicBlock::iterator end, unsigned regioninstrs)</div><div class="ttdoc">Initialize the DAG and common scheduler state for a new scheduling region.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00189">ScheduleDAGInstrs.cpp:189</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a028a8c5113d40d8c3f4427053bf36738"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">llvm::MachineOperand::getSubReg</a></div><div class="ttdeci">unsigned getSubReg() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00374">MachineOperand.h:374</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_aee33e06ea8865a2fb2bf229325c07194"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#aee33e06ea8865a2fb2bf229325c07194">llvm::ScheduleDAGInstrs::addChainDependency</a></div><div class="ttdeci">void addChainDependency(SUnit *SUa, SUnit *SUb, unsigned Latency=0)</div><div class="ttdoc">Adds a chain edge between SUa and SUb, but only if both AAResults and Target fail to deny the depende...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00544">ScheduleDAGInstrs.cpp:544</a></div></div>
<div class="ttc" id="aclassllvm_1_1MapVector_html_a0881334358ff6ff7ff8cea5562c7988e"><div class="ttname"><a href="classllvm_1_1MapVector.html#a0881334358ff6ff7ff8cea5562c7988e">llvm::MapVector&lt; ValueType, SUList &gt;::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MapVector_8h_source.html#l00072">MapVector.h:72</a></div></div>
<div class="ttc" id="aclassScheduleDAGInstrs_1_1Value2SUsMap_html_adff804a02fa1af4d4192309a8d4df8eb"><div class="ttname"><a href="classScheduleDAGInstrs_1_1Value2SUsMap.html#adff804a02fa1af4d4192309a8d4df8eb">llvm::ScheduleDAGInstrs::Value2SUsMap::getTrueMemOrderLatency</a></div><div class="ttdeci">unsigned getTrueMemOrderLatency() const</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00659">ScheduleDAGInstrs.cpp:659</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a6c497ec4b863f7d59aa3678740331c8e"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a6c497ec4b863f7d59aa3678740331c8e">llvm::ScheduleDAGInstrs::newSUnit</a></div><div class="ttdeci">SUnit * newSUnit(MachineInstr *MI)</div><div class="ttdoc">Creates a new SUnit and return a ptr to it.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00380">ScheduleDAGInstrs.h:380</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_abe36a37a2974f73af12228bccbaef0b4"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#abe36a37a2974f73af12228bccbaef0b4">llvm::MachineRegisterInfo::isConstantPhysReg</a></div><div class="ttdeci">bool isConstantPhysReg(MCRegister PhysReg) const</div><div class="ttdoc">Returns true if PhysReg is unallocatable and constant throughout the function.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00517">MachineRegisterInfo.cpp:517</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_adf7cb9b8e5dda7b42273e79048f1b8b3"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">llvm::ScheduleDAGInstrs::RemoveKillFlags</a></div><div class="ttdeci">bool RemoveKillFlags</div><div class="ttdoc">True if the DAG builder should remove kill flags (in preparation for rescheduling).</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00130">ScheduleDAGInstrs.h:130</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDep_html"><div class="ttname"><a href="classllvm_1_1SDep.html">llvm::SDep</a></div><div class="ttdoc">Scheduling dependency.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00049">ScheduleDAG.h:49</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00074">AArch64SLSHardening.cpp:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_abc0d83b64990b090c9205e27b5e86b31"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#abc0d83b64990b090c9205e27b5e86b31">llvm::ScheduleDAGInstrs::AAForDep</a></div><div class="ttdeci">AAResults * AAForDep</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00178">ScheduleDAGInstrs.h:178</a></div></div>
<div class="ttc" id="alib_2Target_2README_8txt_html_a3a76669632041022e6976766a22bd2b0"><div class="ttname"><a href="lib_2Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a></div><div class="ttdeci">return j(j&lt;&lt; 16)</div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAG_html_a3d5aacd5fc7d6a739ce913974ed1e53d"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">llvm::ScheduleDAG::SUnits</a></div><div class="ttdeci">std::vector&lt; SUnit &gt; SUnits</div><div class="ttdoc">The scheduling units.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00561">ScheduleDAG.h:561</a></div></div>
<div class="ttc" id="aScheduleDAGInstrs_8cpp_html_ac0f44c01b29f696d2d8249536dd87cc1"><div class="ttname"><a href="ScheduleDAGInstrs_8cpp.html#ac0f44c01b29f696d2d8249536dd87cc1">EnableAASchedMI</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableAASchedMI(&quot;enable-aa-sched-mi&quot;, cl::Hidden, cl::desc(&quot;Enable use of AA during MI DAG construction&quot;))</div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_ae81ad8ece7681af658742f6d4e2fcfb1"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">llvm::ScheduleDAGInstrs::RegionBegin</a></div><div class="ttdeci">MachineBasicBlock::iterator RegionBegin</div><div class="ttdoc">The beginning of the range to be scheduled.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00149">ScheduleDAGInstrs.h:149</a></div></div>
<div class="ttc" id="anamespacellvm_html_aed2c5dd2a303159f87771db83f54352b"><div class="ttname"><a href="namespacellvm.html#aed2c5dd2a303159f87771db83f54352b">llvm::isIdentifiedObject</a></div><div class="ttdeci">bool isIdentifiedObject(const Value *V)</div><div class="ttdoc">Return true if this pointer refers to a distinct and identifiable object.</div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8cpp_source.html#l00878">AliasAnalysis.cpp:878</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a3be9857a09c82046b77a71918b5e214f"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a3be9857a09c82046b77a71918b5e214f">llvm::MachineOperand::readsReg</a></div><div class="ttdeci">bool readsReg() const</div><div class="ttdoc">readsReg - Returns true if this operand reads the previous value of its register.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00467">MachineOperand.h:467</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a1a6c1a29019b8f3fd988359ec5dd3d2f"><div class="ttname"><a href="classllvm_1_1SUnit.html#a1a6c1a29019b8f3fd988359ec5dd3d2f">llvm::SUnit::NumSuccs</a></div><div class="ttdeci">unsigned NumSuccs</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00267">ScheduleDAG.h:267</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_a45b3cd845b81eba9c9b23954ffbb4fc6"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a45b3cd845b81eba9c9b23954ffbb4fc6">llvm::MCInstrDesc::hasImplicitUseOfPhysReg</a></div><div class="ttdeci">bool hasImplicitUseOfPhysReg(unsigned Reg) const</div><div class="ttdoc">Return true if this instruction implicitly uses the specified physical register.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00583">MCInstrDesc.h:583</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstMIBundleOperands_html"><div class="ttname"><a href="classllvm_1_1ConstMIBundleOperands.html">llvm::ConstMIBundleOperands</a></div><div class="ttdoc">ConstMIBundleOperands - Iterate over all operands in a const bundle of machine instructions.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBundle_8h_source.html#l00185">MachineInstrBundle.h:185</a></div></div>
<div class="ttc" id="aclassllvm_1_1ilist__iterator_html"><div class="ttname"><a href="classllvm_1_1ilist__iterator.html">llvm::ilist_iterator</a></div><div class="ttdoc">Iterator for intrusive lists based on ilist_node.</div><div class="ttdef"><b>Definition:</b> <a href="ilist__iterator_8h_source.html#l00057">ilist_iterator.h:57</a></div></div>
<div class="ttc" id="aMachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDep_html_a148b76c8f993d4a3d95ac19c60e2ebe0"><div class="ttname"><a href="classllvm_1_1SDep.html#a148b76c8f993d4a3d95ac19c60e2ebe0">llvm::SDep::setLatency</a></div><div class="ttdeci">void setLatency(unsigned Lat)</div><div class="ttdoc">Sets the latency for this edge.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00147">ScheduleDAG.h:147</a></div></div>
<div class="ttc" id="aCasting_8h_html"><div class="ttname"><a href="Casting_8h.html">Casting.h</a></div></div>
<div class="ttc" id="aFunction_8h_html"><div class="ttname"><a href="Function_8h.html">Function.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1SparseSet_html_aa64c898bcf46c07ce0601865914b21d6"><div class="ttname"><a href="classllvm_1_1SparseSet.html#aa64c898bcf46c07ce0601865914b21d6">llvm::SparseSet::count</a></div><div class="ttdeci">size_type count(const KeyT &amp;Key) const</div><div class="ttdoc">count - Returns 1 if this set contains an element identified by Key, 0 otherwise.</div><div class="ttdef"><b>Definition:</b> <a href="SparseSet_8h_source.html#l00240">SparseSet.h:240</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedDFSResult_html"><div class="ttname"><a href="classllvm_1_1SchedDFSResult.html">llvm::SchedDFSResult</a></div><div class="ttdoc">Compute the values of each DAG node for various metrics during DFS.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDFS_8h_source.html#l00065">ScheduleDFS.h:65</a></div></div>
<div class="ttc" id="aclassScheduleDAGInstrs_1_1Value2SUsMap_html"><div class="ttname"><a href="classScheduleDAGInstrs_1_1Value2SUsMap.html">llvm::ScheduleDAGInstrs::Value2SUsMap</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00611">ScheduleDAGInstrs.cpp:611</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_afb8c24d6929051d24b35af1ef0550e54"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#afb8c24d6929051d24b35af1ef0550e54">llvm::ScheduleDAGInstrs::deadDefHasNoUse</a></div><div class="ttdeci">bool deadDefHasNoUse(const MachineOperand &amp;MO)</div><div class="ttdoc">Returns true if the def register in MO has no uses.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00379">ScheduleDAGInstrs.cpp:379</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_af92bf49ed4846e026e68c380d74d7b15"><div class="ttname"><a href="classllvm_1_1SUnit.html#af92bf49ed4846e026e68c380d74d7b15">llvm::SUnit::addPred</a></div><div class="ttdeci">bool addPred(const SDep &amp;D, bool Required=true)</div><div class="ttdoc">Adds the specified edge as a pred of the current node if not already.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8cpp_source.html#l00107">ScheduleDAG.cpp:107</a></div></div>
<div class="ttc" id="aclassllvm_1_1SparseSet_html_a5a00f6afdfec487d3165d29e57452b32"><div class="ttname"><a href="classllvm_1_1SparseSet.html#a5a00f6afdfec487d3165d29e57452b32">llvm::SparseSet::erase</a></div><div class="ttdeci">iterator erase(iterator I)</div><div class="ttdoc">erase - Erases an existing element identified by a valid iterator.</div><div class="ttdef"><b>Definition:</b> <a href="SparseSet_8h_source.html#l00288">SparseSet.h:288</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a9d9a8b8d5225f85cecbbada4ce4406b0"><div class="ttname"><a href="classllvm_1_1SUnit.html#a9d9a8b8d5225f85cecbbada4ce4406b0">llvm::SUnit::hasPhysRegDefs</a></div><div class="ttdeci">bool hasPhysRegDefs</div><div class="ttdoc">Has physreg defs that are being used.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00280">ScheduleDAG.h:280</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00053">LiveIntervals.h:53</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html_aac0ea55010b7b1a301e65a0baea057aa"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#aac0ea55010b7b1a301e65a0baea057aa">llvm::SmallVectorImpl::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00614">SmallVector.h:614</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a1a10e6734329db955a53b95fcc193cd3"><div class="ttname"><a href="classllvm_1_1SUnit.html#a1a10e6734329db955a53b95fcc193cd3">llvm::SUnit::addPredBarrier</a></div><div class="ttdeci">bool addPredBarrier(SUnit *SU)</div><div class="ttdoc">Adds a barrier edge to SU by calling addPred(), with latency 0 generally or latency 1 for a store fol...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00384">ScheduleDAG.h:384</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_af0b2bf4940e563082d1d2bf8a9e5521f"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">llvm::ScheduleDAGInstrs::Uses</a></div><div class="ttdeci">Reg2SUnitsMap Uses</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00169">ScheduleDAGInstrs.h:169</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDep_html_a055c65558a3e0f7d48f1ed3dde061199"><div class="ttname"><a href="classllvm_1_1SDep.html#a055c65558a3e0f7d48f1ed3dde061199">llvm::SDep::getKind</a></div><div class="ttdeci">Kind getKind() const</div><div class="ttdoc">Returns an enum value representing the kind of the dependence.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00486">ScheduleDAG.h:486</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterOperands_html_a8affa4b2a934ff08aa04e63253a00126"><div class="ttname"><a href="classllvm_1_1RegisterOperands.html#a8affa4b2a934ff08aa04e63253a00126">llvm::RegisterOperands::adjustLaneLiveness</a></div><div class="ttdeci">void adjustLaneLiveness(const LiveIntervals &amp;LIS, const MachineRegisterInfo &amp;MRI, SlotIndex Pos, MachineInstr *AddFlagsMI=nullptr)</div><div class="ttdoc">Use liveness information to find out which uses/defs are partially undefined/dead and adjust the Regi...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8cpp_source.html#l00600">RegisterPressure.cpp:600</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a254403f7804208ade3cb68086201cb7a"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">llvm::ScheduleDAGInstrs::BB</a></div><div class="ttdeci">MachineBasicBlock * BB</div><div class="ttdoc">The block in which to insert instructions.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00146">ScheduleDAGInstrs.h:146</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubRegIterator_html"><div class="ttname"><a href="classllvm_1_1MCSubRegIterator.html">llvm::MCSubRegIterator</a></div><div class="ttdoc">MCSubRegIterator enumerates all sub-registers of Reg.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00597">MCRegisterInfo.h:597</a></div></div>
<div class="ttc" id="aclassScheduleDAGInstrs_1_1Value2SUsMap_html_ac8bacf212778b9d41a338f061e08e0c4"><div class="ttname"><a href="classScheduleDAGInstrs_1_1Value2SUsMap.html#ac8bacf212778b9d41a338f061e08e0c4">llvm::ScheduleDAGInstrs::Value2SUsMap::operator[]</a></div><div class="ttdeci">ValueType &amp; operator[](const SUList &amp;Key)</div><div class="ttdoc">To keep NumNodes up to date, insert() is used instead of this operator w/ push_back().</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00623">ScheduleDAGInstrs.cpp:623</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegAliasIterator_html_ac336c049c12ead7be5b86e6d046f8ab0"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">llvm::MCRegAliasIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00813">MCRegisterInfo.h:813</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00106">MachineFrameInfo.h:106</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_ab76e4a602699ddc57019efaba62a92b6"><div class="ttname"><a href="classllvm_1_1SUnit.html#ab76e4a602699ddc57019efaba62a92b6">llvm::SUnit::hasReservedResource</a></div><div class="ttdeci">bool hasReservedResource</div><div class="ttdoc">Uses a reserved resource.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00289">ScheduleDAG.h:289</a></div></div>
<div class="ttc" id="anamespacellvm_html_a9256279285c60fce1b2eb1b928599461"><div class="ttname"><a href="namespacellvm.html#a9256279285c60fce1b2eb1b928599461">llvm::skipDebugInstructionsBackward</a></div><div class="ttdeci">IterT skipDebugInstructionsBackward(IterT It, IterT Begin, bool SkipPseudoOp=true)</div><div class="ttdoc">Decrement It until it points to a non-debug instruction or to Begin and return the resulting iterator...</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l01312">MachineBasicBlock.h:1312</a></div></div>
<div class="ttc" id="aSmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="aAArch64Subtarget_8cpp_html_a7297404050a59fa5c3f2cb2246b2efe0"><div class="ttname"><a href="AArch64Subtarget_8cpp.html#a7297404050a59fa5c3f2cb2246b2efe0">UseAA</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; UseAA(&quot;aarch64-use-aa&quot;, cl::init(true), cl::desc(&quot;Enable the use of AA during codegen.&quot;))</div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a1f9a4461e2c9ac06b97f55554f836d66"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a1f9a4461e2c9ac06b97f55554f836d66">llvm::ScheduleDAGInstrs::finishBlock</a></div><div class="ttdeci">virtual void finishBlock()</div><div class="ttdoc">Cleans up after scheduling in the given block.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00184">ScheduleDAGInstrs.cpp:184</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a56fbc3f460289602ce8a51538ebc1e26"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a56fbc3f460289602ce8a51538ebc1e26">llvm::ScheduleDAGInstrs::addPhysRegDataDeps</a></div><div class="ttdeci">void addPhysRegDataDeps(SUnit *SU, unsigned OperIdx)</div><div class="ttdoc">MO is an operand of SU's instruction that defines a physical register.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00235">ScheduleDAGInstrs.cpp:235</a></div></div>
<div class="ttc" id="aScheduleDFS_8h_html"><div class="ttname"><a href="ScheduleDFS_8h.html">ScheduleDFS.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_aae8addb45cc64764371ace084b48dc51"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#aae8addb45cc64764371ace084b48dc51">llvm::ScheduleDAGInstrs::CurrentVRegDefs</a></div><div class="ttdeci">VReg2SUnitMultiMap CurrentVRegDefs</div><div class="ttdoc">Tracks the last instruction(s) in this region defining each virtual register.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00174">ScheduleDAGInstrs.h:174</a></div></div>
<div class="ttc" id="aregcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a0f958ee7dc9902af4093fe8fabbabd6e"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a0f958ee7dc9902af4093fe8fabbabd6e">llvm::ScheduleDAGInstrs::addVRegUseDeps</a></div><div class="ttdeci">void addVRegUseDeps(SUnit *SU, unsigned OperIdx)</div><div class="ttdoc">Adds a register data dependency if the instruction that defines the virtual register used at OperIdx ...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00511">ScheduleDAGInstrs.cpp:511</a></div></div>
<div class="ttc" id="aLaneBitmask_8h_html"><div class="ttname"><a href="LaneBitmask_8h.html">LaneBitmask.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a82dd10b626a629b9bb7d32d53a8e0884"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a82dd10b626a629b9bb7d32d53a8e0884">llvm::MachineFunction::getDataLayout</a></div><div class="ttdeci">const DataLayout &amp; getDataLayout() const</div><div class="ttdoc">Return the DataLayout attached to the Module associated to this MF.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00292">MachineFunction.cpp:292</a></div></div>
<div class="ttc" id="aclassllvm_1_1IntEqClasses_html_a53b3223928efad025b9135e6e30aa206"><div class="ttname"><a href="classllvm_1_1IntEqClasses.html#a53b3223928efad025b9135e6e30aa206">llvm::IntEqClasses::getNumClasses</a></div><div class="ttdeci">unsigned getNumClasses() const</div><div class="ttdoc">getNumClasses - Return the number of equivalence classes after compress() was called.</div><div class="ttdef"><b>Definition:</b> <a href="IntEqClasses_8h_source.html#l00072">IntEqClasses.h:72</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_acaeaa72d4f5f8423ebade5ac38060b42"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#acaeaa72d4f5f8423ebade5ac38060b42">llvm::MachineInstr::isTransient</a></div><div class="ttdeci">bool isTransient() const</div><div class="ttdoc">Return true if this is a transient instruction that is either very likely to be eliminated during reg...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01371">MachineInstr.h:1371</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedDFSImpl_html_abd2c96b0f28a1d6e444286a24bdf48f7"><div class="ttname"><a href="classllvm_1_1SchedDFSImpl.html#abd2c96b0f28a1d6e444286a24bdf48f7">llvm::SchedDFSImpl::visitCrossEdge</a></div><div class="ttdeci">void visitCrossEdge(const SDep &amp;PredDep, const SUnit *Succ)</div><div class="ttdoc">Adds a connection for cross edges.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l01323">ScheduleDAGInstrs.cpp:1323</a></div></div>
<div class="ttc" id="aMachineMemOperand_8h_html"><div class="ttname"><a href="MachineMemOperand_8h.html">MachineMemOperand.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="anamespacellvm_html_a6b0ac1fa4f05de76413c5e0ca6334035"><div class="ttname"><a href="namespacellvm.html#a6b0ac1fa4f05de76413c5e0ca6334035">llvm::reverse</a></div><div class="ttdeci">auto reverse(ContainerTy &amp;&amp;C)</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l00484">STLExtras.h:484</a></div></div>
<div class="ttc" id="aMachineOperand_8h_html"><div class="ttname"><a href="MachineOperand_8h.html">MachineOperand.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1SparseSet_html"><div class="ttname"><a href="classllvm_1_1SparseSet.html">llvm::SparseSet&lt; RootData &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedDFSImpl_html_af9ab4e29b1b9ebb256c6ec991a487f25"><div class="ttname"><a href="classllvm_1_1SchedDFSImpl.html#af9ab4e29b1b9ebb256c6ec991a487f25">llvm::SchedDFSImpl::isVisited</a></div><div class="ttdeci">bool isVisited(const SUnit *SU) const</div><div class="ttdoc">Returns true if this node been visited by the DFS traversal.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l01259">ScheduleDAGInstrs.cpp:1259</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_ae2b43854b542de66eec6475adc48f56c"><div class="ttname"><a href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">llvm::SUnit::Preds</a></div><div class="ttdeci">SmallVector&lt; SDep, 4 &gt; Preds</div><div class="ttdoc">All sunit predecessors.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00256">ScheduleDAG.h:256</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html"><div class="ttname"><a href="classllvm_1_1SUnit.html">llvm::SUnit</a></div><div class="ttdoc">Scheduling unit. This is a node in the scheduling DAG.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00242">ScheduleDAG.h:242</a></div></div>
<div class="ttc" id="alib_2CodeGen_2README_8txt_html_a09776db24cf586ec9f1e18f3bae14099"><div class="ttname"><a href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a></div><div class="ttdeci">Common register allocation spilling lr str ldr sxth r3 ldr mla r4 can lr mov lr str ldr sxth r3 mla r4 and then merge mul and lr str ldr sxth r3 mla r4 It also increase the likelihood the store may become dead bb27 Successors according to LLVM BB</div><div class="ttdef"><b>Definition:</b> <a href="lib_2CodeGen_2README_8txt_source.html#l00039">README.txt:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1IntEqClasses_html"><div class="ttname"><a href="classllvm_1_1IntEqClasses.html">llvm::IntEqClasses</a></div><div class="ttdef"><b>Definition:</b> <a href="IntEqClasses_8h_source.html#l00028">IntEqClasses.h:28</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_a763b7a1e7127b495f396b30f0d9c95f1"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a763b7a1e7127b495f396b30f0d9c95f1">llvm::MachineFrameInfo::hasTailCall</a></div><div class="ttdeci">bool hasTailCall() const</div><div class="ttdoc">Returns true if the function contains a tail call.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00638">MachineFrameInfo.h:638</a></div></div>
<div class="ttc" id="aSlotIndexes_8h_html"><div class="ttname"><a href="SlotIndexes_8h.html">SlotIndexes.h</a></div></div>
<div class="ttc" id="astructllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00411">CommandLine.h:411</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_ac483efdc6c5ab7a20f776b77f986b6cf"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#ac483efdc6c5ab7a20f776b77f986b6cf">llvm::ScheduleDAGInstrs::insertBarrierChain</a></div><div class="ttdeci">void insertBarrierChain(Value2SUsMap &amp;map)</div><div class="ttdoc">Inserts a barrier chain in a huge region, far below current SU.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00693">ScheduleDAGInstrs.cpp:693</a></div></div>
<div class="ttc" id="araw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="alib_2Target_2README_8txt_html_ab335e668fd33542ea14a2c7b527e64d3"><div class="ttname"><a href="lib_2Target_2README_8txt.html#ab335e668fd33542ea14a2c7b527e64d3">n</a></div><div class="ttdeci">The same transformation can work with an even modulo with the addition of a and shrink the compare RHS by the same amount Unless the target supports that transformation probably isn t worthwhile The transformation can also easily be made to work with non zero equality for n</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2README_8txt_source.html#l00685">README.txt:685</a></div></div>
<div class="ttc" id="aMachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a544a7d98a1211395b7bc5c70af0819c5"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a544a7d98a1211395b7bc5c70af0819c5">llvm::MachineInstr::registerDefIsDead</a></div><div class="ttdeci">bool registerDefIsDead(Register Reg, const TargetRegisterInfo *TRI=nullptr) const</div><div class="ttdoc">Returns true if the register is dead in this machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01444">MachineInstr.h:1444</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="aValue_8h_html"><div class="ttname"><a href="Value_8h.html">Value.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1raw__string__ostream_html_ae086260f8c216554ff46dcd96e171459"><div class="ttname"><a href="classllvm_1_1raw__string__ostream.html#ae086260f8c216554ff46dcd96e171459">llvm::raw_string_ostream::str</a></div><div class="ttdeci">std::string &amp; str()</div><div class="ttdoc">Returns the string's reference.</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00660">raw_ostream.h:660</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a2dbc79cfed570a9127d2853385162bdf"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a2dbc79cfed570a9127d2853385162bdf">llvm::MachineInstr::isBarrier</a></div><div class="ttdeci">bool isBarrier(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Returns true if the specified instruction stops control flow from executing the instruction immediate...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00887">MachineInstr.h:887</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a2e28b826aaa73d2dacf89ba8f8c775d1"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a2e28b826aaa73d2dacf89ba8f8c775d1">llvm::ScheduleDAGInstrs::reduceHugeMemNodeMaps</a></div><div class="ttdeci">void reduceHugeMemNodeMaps(Value2SUsMap &amp;stores, Value2SUsMap &amp;loads, unsigned N)</div><div class="ttdoc">Reduces maps in FIFO order, by N SUs.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l01046">ScheduleDAGInstrs.cpp:1046</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAG_html_a20e10e20ded7655f844479a648aa0c66"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a20e10e20ded7655f844479a648aa0c66">llvm::ScheduleDAG::clearDAG</a></div><div class="ttdeci">void clearDAG()</div><div class="ttdoc">Clears the DAG state (between regions).</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8cpp_source.html#l00064">ScheduleDAG.cpp:64</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_a0ca904e64ee29c8812ed34e632d3c947"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">llvm::MCInstrDesc::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Return the number of declared MachineOperands for this MachineInstruction.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00237">MCInstrDesc.h:237</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_aef0e7e42e45e15f86b2a122b56ab829c"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">llvm::MachineInstr::operands</a></div><div class="ttdeci">iterator_range&lt; mop_iterator &gt; operands()</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00641">MachineInstr.h:641</a></div></div>
<div class="ttc" id="aclassllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation.</div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00074">Value.h:74</a></div></div>
<div class="ttc" id="aTargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegPressureTracker_html_a19bc5229b207b9de98ffbd0bbf4c84ab"><div class="ttname"><a href="classllvm_1_1RegPressureTracker.html#a19bc5229b207b9de98ffbd0bbf4c84ab">llvm::RegPressureTracker::recede</a></div><div class="ttdeci">void recede(SmallVectorImpl&lt; RegisterMaskPair &gt; *LiveUses=nullptr)</div><div class="ttdoc">Recede across the previous instruction.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8cpp_source.html#l00873">RegisterPressure.cpp:873</a></div></div>
<div class="ttc" id="aDebug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAG_html_af81f734d7fb268c95c1c63c399a7c4a6"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">llvm::ScheduleDAG::ExitSU</a></div><div class="ttdeci">SUnit ExitSU</div><div class="ttdoc">Special node for the region exit.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00563">ScheduleDAG.h:563</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00311">MachineBasicBlock.h:311</a></div></div>
<div class="ttc" id="astructllvm_1_1LaneBitmask_html_a3714a639930eab71d7202da05ad82990"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html#a3714a639930eab71d7202da05ad82990">llvm::LaneBitmask::getAll</a></div><div class="ttdeci">static constexpr LaneBitmask getAll()</div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00082">LaneBitmask.h:82</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_a92a6b0a9b7228d190b0a7d8ae3ef03c7"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">AArch64AdvSIMDScalarPass.cpp:104</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_a572a0c9d17306d9414106ad1cf4c8052"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#a572a0c9d17306d9414106ad1cf4c8052">llvm::TargetSchedModel::hasInstrSchedModel</a></div><div class="ttdeci">bool hasInstrSchedModel() const</div><div class="ttdoc">Return true if this machine model includes an instruction-level scheduling model.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00039">TargetSchedule.cpp:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegAliasIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html">llvm::MCRegAliasIterator</a></div><div class="ttdoc">MCRegAliasIterator enumerates all registers aliasing Reg.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00788">MCRegisterInfo.h:788</a></div></div>
<div class="ttc" id="aclassllvm_1_1Use_html"><div class="ttname"><a href="classllvm_1_1Use.html">llvm::Use</a></div><div class="ttdoc">A Use represents the edge between a Value definition and its users.</div><div class="ttdef"><b>Definition:</b> <a href="Use_8h_source.html#l00043">Use.h:43</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html_a396fcfee6914c76974b73c3d203da6a5"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#a396fcfee6914c76974b73c3d203da6a5">llvm::SmallVectorImpl::emplace_back</a></div><div class="ttdeci">reference emplace_back(ArgTypes &amp;&amp;... Args)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00941">SmallVector.h:941</a></div></div>
<div class="ttc" id="aLivePhysRegs_8h_html"><div class="ttname"><a href="LivePhysRegs_8h.html">LivePhysRegs.h</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 09:57:44 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
