// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_275_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        buf0_address0,
        buf0_ce0,
        buf0_q0,
        buf1_address0,
        buf1_ce0,
        buf1_q0,
        buf2_address0,
        buf2_ce0,
        buf2_we0,
        buf2_d0
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [14:0] buf0_address0;
output   buf0_ce0;
input  [15:0] buf0_q0;
output  [14:0] buf1_address0;
output   buf1_ce0;
input  [15:0] buf1_q0;
output  [14:0] buf2_address0;
output   buf2_ce0;
output   buf2_we0;
output  [15:0] buf2_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg buf0_ce0;
reg buf1_ce0;
reg buf2_ce0;
reg buf2_we0;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [63:0] zext_ln275_fu_102_p1;
reg   [63:0] zext_ln275_reg_123;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln275_fu_90_p2;
reg   [15:0] buf0_load_reg_138;
wire    ap_CS_fsm_state3;
reg   [15:0] buf1_load_reg_143;
wire    grp_bf16add_fu_75_ap_start;
wire    grp_bf16add_fu_75_ap_done;
wire    grp_bf16add_fu_75_ap_idle;
wire    grp_bf16add_fu_75_ap_ready;
wire   [15:0] grp_bf16add_fu_75_ap_return;
reg    grp_bf16add_fu_75_ap_start_reg;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
reg   [15:0] i_fu_32;
wire   [15:0] add_ln275_fu_96_p2;
reg   [4:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 grp_bf16add_fu_75_ap_start_reg = 1'b0;
end

activation_accelerator_bf16add grp_bf16add_fu_75(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_bf16add_fu_75_ap_start),
    .ap_done(grp_bf16add_fu_75_ap_done),
    .ap_idle(grp_bf16add_fu_75_ap_idle),
    .ap_ready(grp_bf16add_fu_75_ap_ready),
    .a_bits(buf0_load_reg_138),
    .b_bits(buf1_load_reg_143),
    .ap_return(grp_bf16add_fu_75_ap_return)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_bf16add_fu_75_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_bf16add_fu_75_ap_start_reg <= 1'b1;
        end else if ((grp_bf16add_fu_75_ap_ready == 1'b1)) begin
            grp_bf16add_fu_75_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_fu_32 <= 16'd0;
    end else if (((icmp_ln275_fu_90_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_fu_32 <= add_ln275_fu_96_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        buf0_load_reg_138 <= buf0_q0;
        buf1_load_reg_143 <= buf1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln275_fu_90_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        zext_ln275_reg_123[15 : 0] <= zext_ln275_fu_102_p1[15 : 0];
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_bf16add_fu_75_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) | ((icmp_ln275_fu_90_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln275_fu_90_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        buf0_ce0 = 1'b1;
    end else begin
        buf0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        buf1_ce0 = 1'b1;
    end else begin
        buf1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_bf16add_fu_75_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        buf2_ce0 = 1'b1;
    end else begin
        buf2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_bf16add_fu_75_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        buf2_we0 = 1'b1;
    end else begin
        buf2_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln275_fu_90_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((grp_bf16add_fu_75_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln275_fu_96_p2 = (i_fu_32 + 16'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign buf0_address0 = zext_ln275_fu_102_p1;

assign buf1_address0 = zext_ln275_fu_102_p1;

assign buf2_address0 = zext_ln275_reg_123;

assign buf2_d0 = grp_bf16add_fu_75_ap_return;

assign grp_bf16add_fu_75_ap_start = grp_bf16add_fu_75_ap_start_reg;

assign icmp_ln275_fu_90_p2 = ((i_fu_32 == 16'd32768) ? 1'b1 : 1'b0);

assign zext_ln275_fu_102_p1 = i_fu_32;

always @ (posedge ap_clk) begin
    zext_ln275_reg_123[63:16] <= 48'b000000000000000000000000000000000000000000000000;
end

endmodule //activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_275_3
