<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>CIRCT: /home/runner/work/circt-www/circt-www/circt_src/lib/Conversion/ImportVerilog/ImportVerilogInternals.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdn.jsdelivr.net/npm/mathjax@2/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CIRCT
   &#160;<span id="projectnumber">19.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_fb3681dc9150b247305e64d29dbc20b7.html">Conversion</a></li><li class="navelem"><a class="el" href="dir_f815043db6a06844beaa3202b78d2ce2.html">ImportVerilog</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">ImportVerilogInternals.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ImportVerilogInternals_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- ImportVerilogInternals.h - Internal implementation details ---------===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160; </div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// NOLINTNEXTLINE(llvm-header-guard)</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#ifndef CONVERSION_IMPORTVERILOG_IMPORTVERILOGINTERNALS_H</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#define CONVERSION_IMPORTVERILOG_IMPORTVERILOGINTERNALS_H</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160; </div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ImportVerilog_8h.html">circt/Conversion/ImportVerilog.h</a>&quot;</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="HWOps_8h.html">circt/Dialect/HW/HWOps.h</a>&quot;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MooreOps_8h.html">circt/Dialect/Moore/MooreOps.h</a>&quot;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;mlir/Dialect/SCF/IR/SCF.h&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;slang/ast/ASTVisitor.h&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;llvm/ADT/ScopedHashTable.h&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;llvm/Support/Debug.h&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &lt;map&gt;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &lt;queue&gt;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160; </div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="ImportVerilogInternals_8h.html#ad78e062f62e0d6e453941fb4ca843e4d">   23</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;import-verilog&quot;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160; </div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacecirct.html">circt</a> {</div>
<div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="namespacecirct_1_1ImportVerilog.html">   26</a></span>&#160;<span class="keyword">namespace </span>ImportVerilog {</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/// A helper class to facilitate the conversion from a Slang AST to MLIR</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/// operations. Keeps track of the destination MLIR module, builders, and</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">/// various worklists and utilities needed for conversion.</span></div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="structcirct_1_1ImportVerilog_1_1Context.html">   31</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structcirct_1_1ImportVerilog_1_1Context.html">Context</a> {</div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="structcirct_1_1ImportVerilog_1_1Context.html#a99f338f8cbd64a7e1b65ee64e313b8d6">   32</a></span>&#160;  <a class="code" href="structcirct_1_1ImportVerilog_1_1Context.html#a99f338f8cbd64a7e1b65ee64e313b8d6">Context</a>(mlir::ModuleOp <a class="code" href="structcirct_1_1ImportVerilog_1_1Context.html#ac353fb618975656338f4bc7b01a819ba">intoModuleOp</a>,</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;          <span class="keyword">const</span> slang::SourceManager &amp;<a class="code" href="structcirct_1_1ImportVerilog_1_1Context.html#ab2e1006fe70708b613a4ae6e683dea43">sourceManager</a>,</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;          <a class="code" href="classllvm_1_1SmallDenseMap.html">SmallDenseMap&lt;slang::BufferID, StringRef&gt;</a> &amp;<a class="code" href="structcirct_1_1ImportVerilog_1_1Context.html#a7bae1043ee4b837f34f61403319dea28">bufferFilePaths</a>)</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;      : <a class="code" href="structcirct_1_1ImportVerilog_1_1Context.html#ac353fb618975656338f4bc7b01a819ba">intoModuleOp</a>(<a class="code" href="structcirct_1_1ImportVerilog_1_1Context.html#ac353fb618975656338f4bc7b01a819ba">intoModuleOp</a>), <a class="code" href="structcirct_1_1ImportVerilog_1_1Context.html#ab2e1006fe70708b613a4ae6e683dea43">sourceManager</a>(<a class="code" href="structcirct_1_1ImportVerilog_1_1Context.html#ab2e1006fe70708b613a4ae6e683dea43">sourceManager</a>),</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;        <a class="code" href="structcirct_1_1ImportVerilog_1_1Context.html#a7bae1043ee4b837f34f61403319dea28">bufferFilePaths</a>(<a class="code" href="structcirct_1_1ImportVerilog_1_1Context.html#a7bae1043ee4b837f34f61403319dea28">bufferFilePaths</a>),</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        <a class="code" href="structcirct_1_1ImportVerilog_1_1Context.html#a4639ae49a494c5668790e8bc77246e0d">builder</a>(OpBuilder::atBlockEnd(<a class="code" href="structcirct_1_1ImportVerilog_1_1Context.html#ac353fb618975656338f4bc7b01a819ba">intoModuleOp</a>.getBody())),</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        <a class="code" href="structcirct_1_1ImportVerilog_1_1Context.html#ac370f17bc4760d4d5a54cf8a4bd90f28">symbolTable</a>(<a class="code" href="structcirct_1_1ImportVerilog_1_1Context.html#ac353fb618975656338f4bc7b01a819ba">intoModuleOp</a>) {}</div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="structcirct_1_1ImportVerilog_1_1Context.html#a6578295a6f9758c2d9e926a6a2a3c6e1">   39</a></span>&#160;  <a class="code" href="structcirct_1_1ImportVerilog_1_1Context.html#a6578295a6f9758c2d9e926a6a2a3c6e1">Context</a>(<span class="keyword">const</span> <a class="code" href="structcirct_1_1ImportVerilog_1_1Context.html">Context</a> &amp;) = <span class="keyword">delete</span>;</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">  /// Return the MLIR context.</span></div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="structcirct_1_1ImportVerilog_1_1Context.html#aebf1a81c0219f92adcf143a5c241a70f">   42</a></span>&#160;<span class="comment"></span>  MLIRContext *<a class="code" href="structcirct_1_1ImportVerilog_1_1Context.html#aebf1a81c0219f92adcf143a5c241a70f">getContext</a>() { <span class="keywordflow">return</span> <a class="code" href="structcirct_1_1ImportVerilog_1_1Context.html#ac353fb618975656338f4bc7b01a819ba">intoModuleOp</a>.getContext(); }</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">  /// Convert a slang `SourceLocation` into an MLIR `Location`.</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"></span>  Location <a class="code" href="structcirct_1_1ImportVerilog_1_1Context.html#afd0793ecb2da9beee35b3c43dc743859">convertLocation</a>(slang::SourceLocation loc);<span class="comment"></span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">  /// Convert a slang `SourceRange` into an MLIR `Location`.</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"></span>  Location <a class="code" href="structcirct_1_1ImportVerilog_1_1Context.html#afd0793ecb2da9beee35b3c43dc743859">convertLocation</a>(slang::SourceRange range);</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">  /// Convert a slang type into an MLIR type. Returns null on failure. Uses the</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">  /// provided location for error reporting, or tries to guess one from the</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">  /// given type. Types tend to have unreliable location information, so it&#39;s</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">  /// generally a good idea to pass in a location.</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"></span>  Type <a class="code" href="structcirct_1_1ImportVerilog_1_1Context.html#a6b4bbe8cf9d1bf9c63ceb8f199d2fe75">convertType</a>(<span class="keyword">const</span> slang::ast::Type &amp;type, LocationAttr loc = {});</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  Type <a class="code" href="structcirct_1_1ImportVerilog_1_1Context.html#a6b4bbe8cf9d1bf9c63ceb8f199d2fe75">convertType</a>(<span class="keyword">const</span> slang::ast::DeclaredType &amp;type);</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">  /// Convert hierarchy and structure AST nodes to MLIR ops.</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"></span>  LogicalResult <a class="code" href="structcirct_1_1ImportVerilog_1_1Context.html#a58ff9854356dfe701851153fbd4d8926">convertCompilation</a>(slang::ast::Compilation &amp;compilation);</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  moore::SVModuleOp</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <a class="code" href="structcirct_1_1ImportVerilog_1_1Context.html#a881c89dec5895c1a6deaffc4c4b1c791">convertModuleHeader</a>(<span class="keyword">const</span> slang::ast::InstanceBodySymbol *module);</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  LogicalResult <a class="code" href="structcirct_1_1ImportVerilog_1_1Context.html#a1c1fa4eb9e72a3fcc8afad1e3a03f812">convertModuleBody</a>(<span class="keyword">const</span> slang::ast::InstanceBodySymbol *module);</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160; </div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <span class="comment">// Convert a statement AST node to MLIR ops.</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  LogicalResult <a class="code" href="structcirct_1_1ImportVerilog_1_1Context.html#aed26380438af68b4ce66cef984537fb1">convertStatement</a>(<span class="keyword">const</span> slang::ast::Statement &amp;stmt);</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160; </div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <span class="comment">// Convert an expression AST node to MLIR ops.</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  Value <a class="code" href="structcirct_1_1ImportVerilog_1_1Context.html#a5da7a3578bf94039a47d591b87c91bad">convertExpression</a>(<span class="keyword">const</span> slang::ast::Expression &amp;expr);</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160; </div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="structcirct_1_1ImportVerilog_1_1Context.html#ac353fb618975656338f4bc7b01a819ba">   68</a></span>&#160;  mlir::ModuleOp <a class="code" href="structcirct_1_1ImportVerilog_1_1Context.html#ac353fb618975656338f4bc7b01a819ba">intoModuleOp</a>;</div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="structcirct_1_1ImportVerilog_1_1Context.html#ab2e1006fe70708b613a4ae6e683dea43">   69</a></span>&#160;  <span class="keyword">const</span> slang::SourceManager &amp;<a class="code" href="structcirct_1_1ImportVerilog_1_1Context.html#ab2e1006fe70708b613a4ae6e683dea43">sourceManager</a>;</div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="structcirct_1_1ImportVerilog_1_1Context.html#a7bae1043ee4b837f34f61403319dea28">   70</a></span>&#160;  <a class="code" href="classllvm_1_1SmallDenseMap.html">SmallDenseMap&lt;slang::BufferID, StringRef&gt;</a> &amp;<a class="code" href="structcirct_1_1ImportVerilog_1_1Context.html#a7bae1043ee4b837f34f61403319dea28">bufferFilePaths</a>;</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">  /// The builder used to create IR operations.</span></div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="structcirct_1_1ImportVerilog_1_1Context.html#a4639ae49a494c5668790e8bc77246e0d">   73</a></span>&#160;<span class="comment"></span>  OpBuilder <a class="code" href="structcirct_1_1ImportVerilog_1_1Context.html#a4639ae49a494c5668790e8bc77246e0d">builder</a>;<span class="comment"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">  /// A symbol table of the MLIR module we are emitting into.</span></div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="structcirct_1_1ImportVerilog_1_1Context.html#ac370f17bc4760d4d5a54cf8a4bd90f28">   75</a></span>&#160;<span class="comment"></span>  SymbolTable <a class="code" href="structcirct_1_1ImportVerilog_1_1Context.html#ac370f17bc4760d4d5a54cf8a4bd90f28">symbolTable</a>;</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">  /// The top-level operations ordered by their Slang source location. This is</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">  /// used to produce IR that follows the source file order.</span></div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="structcirct_1_1ImportVerilog_1_1Context.html#a6a6447c0f955e9a4d25623bd31ecea3f">   79</a></span>&#160;<span class="comment"></span>  std::map&lt;slang::SourceLocation, Operation *&gt; <a class="code" href="structcirct_1_1ImportVerilog_1_1Context.html#a6a6447c0f955e9a4d25623bd31ecea3f">orderedRootOps</a>;<span class="comment"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">  /// How we have lowered modules to MLIR.</span></div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="structcirct_1_1ImportVerilog_1_1Context.html#a7d5bafe96c2faaefdf33d38e0bc8f4c3">   81</a></span>&#160;<span class="comment"></span>  DenseMap&lt;const slang::ast::InstanceBodySymbol *, moore::SVModuleOp&gt; <a class="code" href="structcirct_1_1ImportVerilog_1_1Context.html#a7d5bafe96c2faaefdf33d38e0bc8f4c3">moduleOps</a>;<span class="comment"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">  /// A list of modules for which the header has been created, but the body has</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">  /// not been converted yet.</span></div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="structcirct_1_1ImportVerilog_1_1Context.html#a4669717e1db853f25cc855c862e7f620">   84</a></span>&#160;<span class="comment"></span>  std::queue&lt;const slang::ast::InstanceBodySymbol *&gt; <a class="code" href="structcirct_1_1ImportVerilog_1_1Context.html#a4669717e1db853f25cc855c862e7f620">moduleWorklist</a>;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">  /// A table of defined values, such as variables, that may be referred to by</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">  /// name in expressions. The expressions use this table to lookup the MLIR</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">  /// value that was created for a given declaration in the Slang AST node.</span></div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="structcirct_1_1ImportVerilog_1_1Context.html#a9cf4182e35c4a63b5a28768189f8d5fb">   89</a></span>&#160;<span class="comment"></span>  <span class="keyword">using</span> <a class="code" href="structcirct_1_1ImportVerilog_1_1Context.html#a9cf4182e35c4a63b5a28768189f8d5fb">ValueSymbols</a> =</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;      llvm::ScopedHashTable&lt;const slang::ast::ValueSymbol *, Value&gt;;</div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="structcirct_1_1ImportVerilog_1_1Context.html#a92d2ad6046024952ee7b17ff0a0377b0">   91</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="structcirct_1_1ImportVerilog_1_1Context.html#a92d2ad6046024952ee7b17ff0a0377b0">ValueSymbolScope</a> = ValueSymbols::ScopeTy;</div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="structcirct_1_1ImportVerilog_1_1Context.html#a80f80bff3f2c6766f00de0fb1c7885ae">   92</a></span>&#160;  <a class="code" href="structcirct_1_1ImportVerilog_1_1Context.html#a9cf4182e35c4a63b5a28768189f8d5fb">ValueSymbols</a> <a class="code" href="structcirct_1_1ImportVerilog_1_1Context.html#a80f80bff3f2c6766f00de0fb1c7885ae">valueSymbols</a>;</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">  /// A stack of assignment left-hand side values. Each assignment will push its</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">  /// lowered left-hand side onto this stack before lowering its right-hand</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">  /// side. This allows expressions to resolve the opaque</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">  /// `LValueReferenceExpression`s in the AST.</span></div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="structcirct_1_1ImportVerilog_1_1Context.html#afa21c0b93d17da20c7d9444f91e16871">   98</a></span>&#160;<span class="comment"></span>  SmallVector&lt;Value&gt; <a class="code" href="structcirct_1_1ImportVerilog_1_1Context.html#afa21c0b93d17da20c7d9444f91e16871">lvalueStack</a>;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;};</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160; </div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;} <span class="comment">// namespace ImportVerilog</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;} <span class="comment">// namespace circt</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160; </div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// CONVERSION_IMPORTVERILOG_IMPORTVERILOGINTERNALS_H</span></div>
<div class="ttc" id="aHWOps_8h_html"><div class="ttname"><a href="HWOps_8h.html">HWOps.h</a></div></div>
<div class="ttc" id="aImportVerilog_8h_html"><div class="ttname"><a href="ImportVerilog_8h.html">ImportVerilog.h</a></div></div>
<div class="ttc" id="aMooreOps_8h_html"><div class="ttname"><a href="MooreOps_8h.html">MooreOps.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallDenseMap_html"><div class="ttname"><a href="classllvm_1_1SmallDenseMap.html">llvm::SmallDenseMap</a></div><div class="ttdef"><b>Definition:</b> <a href="LLVM_8h_source.html#l00076">LLVM.h:76</a></div></div>
<div class="ttc" id="anamespacecirct_html"><div class="ttname"><a href="namespacecirct.html">circt</a></div><div class="ttdoc">This file defines an intermediate representation for circuits acting as an abstraction for constraint...</div><div class="ttdef"><b>Definition:</b> <a href="DebugAnalysis_8h_source.html#l00021">DebugAnalysis.h:21</a></div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilog_1_1Context_html"><div class="ttname"><a href="structcirct_1_1ImportVerilog_1_1Context.html">circt::ImportVerilog::Context</a></div><div class="ttdoc">A helper class to facilitate the conversion from a Slang AST to MLIR operations.</div><div class="ttdef"><b>Definition:</b> <a href="ImportVerilogInternals_8h_source.html#l00031">ImportVerilogInternals.h:31</a></div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilog_1_1Context_html_a1c1fa4eb9e72a3fcc8afad1e3a03f812"><div class="ttname"><a href="structcirct_1_1ImportVerilog_1_1Context.html#a1c1fa4eb9e72a3fcc8afad1e3a03f812">circt::ImportVerilog::Context::convertModuleBody</a></div><div class="ttdeci">LogicalResult convertModuleBody(const slang::ast::InstanceBodySymbol *module)</div><div class="ttdoc">Convert a module's body to the corresponding IR ops.</div><div class="ttdef"><b>Definition:</b> <a href="Structure_8cpp_source.html#l00240">Structure.cpp:240</a></div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilog_1_1Context_html_a4639ae49a494c5668790e8bc77246e0d"><div class="ttname"><a href="structcirct_1_1ImportVerilog_1_1Context.html#a4639ae49a494c5668790e8bc77246e0d">circt::ImportVerilog::Context::builder</a></div><div class="ttdeci">OpBuilder builder</div><div class="ttdoc">The builder used to create IR operations.</div><div class="ttdef"><b>Definition:</b> <a href="ImportVerilogInternals_8h_source.html#l00073">ImportVerilogInternals.h:73</a></div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilog_1_1Context_html_a4669717e1db853f25cc855c862e7f620"><div class="ttname"><a href="structcirct_1_1ImportVerilog_1_1Context.html#a4669717e1db853f25cc855c862e7f620">circt::ImportVerilog::Context::moduleWorklist</a></div><div class="ttdeci">std::queue&lt; const slang::ast::InstanceBodySymbol * &gt; moduleWorklist</div><div class="ttdoc">A list of modules for which the header has been created, but the body has not been converted yet.</div><div class="ttdef"><b>Definition:</b> <a href="ImportVerilogInternals_8h_source.html#l00084">ImportVerilogInternals.h:84</a></div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilog_1_1Context_html_a58ff9854356dfe701851153fbd4d8926"><div class="ttname"><a href="structcirct_1_1ImportVerilog_1_1Context.html#a58ff9854356dfe701851153fbd4d8926">circt::ImportVerilog::Context::convertCompilation</a></div><div class="ttdeci">LogicalResult convertCompilation(slang::ast::Compilation &amp;compilation)</div><div class="ttdoc">Convert hierarchy and structure AST nodes to MLIR ops.</div><div class="ttdef"><b>Definition:</b> <a href="Structure_8cpp_source.html#l00154">Structure.cpp:154</a></div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilog_1_1Context_html_a5da7a3578bf94039a47d591b87c91bad"><div class="ttname"><a href="structcirct_1_1ImportVerilog_1_1Context.html#a5da7a3578bf94039a47d591b87c91bad">circt::ImportVerilog::Context::convertExpression</a></div><div class="ttdeci">Value convertExpression(const slang::ast::Expression &amp;expr)</div><div class="ttdef"><b>Definition:</b> <a href="Expressions_8cpp_source.html#l00385">Expressions.cpp:385</a></div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilog_1_1Context_html_a6578295a6f9758c2d9e926a6a2a3c6e1"><div class="ttname"><a href="structcirct_1_1ImportVerilog_1_1Context.html#a6578295a6f9758c2d9e926a6a2a3c6e1">circt::ImportVerilog::Context::Context</a></div><div class="ttdeci">Context(const Context &amp;)=delete</div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilog_1_1Context_html_a6a6447c0f955e9a4d25623bd31ecea3f"><div class="ttname"><a href="structcirct_1_1ImportVerilog_1_1Context.html#a6a6447c0f955e9a4d25623bd31ecea3f">circt::ImportVerilog::Context::orderedRootOps</a></div><div class="ttdeci">std::map&lt; slang::SourceLocation, Operation * &gt; orderedRootOps</div><div class="ttdoc">The top-level operations ordered by their Slang source location.</div><div class="ttdef"><b>Definition:</b> <a href="ImportVerilogInternals_8h_source.html#l00079">ImportVerilogInternals.h:79</a></div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilog_1_1Context_html_a6b4bbe8cf9d1bf9c63ceb8f199d2fe75"><div class="ttname"><a href="structcirct_1_1ImportVerilog_1_1Context.html#a6b4bbe8cf9d1bf9c63ceb8f199d2fe75">circt::ImportVerilog::Context::convertType</a></div><div class="ttdeci">Type convertType(const slang::ast::Type &amp;type, LocationAttr loc={})</div><div class="ttdoc">Convert a slang type into an MLIR type.</div><div class="ttdef"><b>Definition:</b> <a href="Types_8cpp_source.html#l00208">Types.cpp:208</a></div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilog_1_1Context_html_a7bae1043ee4b837f34f61403319dea28"><div class="ttname"><a href="structcirct_1_1ImportVerilog_1_1Context.html#a7bae1043ee4b837f34f61403319dea28">circt::ImportVerilog::Context::bufferFilePaths</a></div><div class="ttdeci">SmallDenseMap&lt; slang::BufferID, StringRef &gt; &amp; bufferFilePaths</div><div class="ttdef"><b>Definition:</b> <a href="ImportVerilogInternals_8h_source.html#l00070">ImportVerilogInternals.h:70</a></div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilog_1_1Context_html_a7d5bafe96c2faaefdf33d38e0bc8f4c3"><div class="ttname"><a href="structcirct_1_1ImportVerilog_1_1Context.html#a7d5bafe96c2faaefdf33d38e0bc8f4c3">circt::ImportVerilog::Context::moduleOps</a></div><div class="ttdeci">DenseMap&lt; const slang::ast::InstanceBodySymbol *, moore::SVModuleOp &gt; moduleOps</div><div class="ttdoc">How we have lowered modules to MLIR.</div><div class="ttdef"><b>Definition:</b> <a href="ImportVerilogInternals_8h_source.html#l00081">ImportVerilogInternals.h:81</a></div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilog_1_1Context_html_a80f80bff3f2c6766f00de0fb1c7885ae"><div class="ttname"><a href="structcirct_1_1ImportVerilog_1_1Context.html#a80f80bff3f2c6766f00de0fb1c7885ae">circt::ImportVerilog::Context::valueSymbols</a></div><div class="ttdeci">ValueSymbols valueSymbols</div><div class="ttdef"><b>Definition:</b> <a href="ImportVerilogInternals_8h_source.html#l00092">ImportVerilogInternals.h:92</a></div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilog_1_1Context_html_a881c89dec5895c1a6deaffc4c4b1c791"><div class="ttname"><a href="structcirct_1_1ImportVerilog_1_1Context.html#a881c89dec5895c1a6deaffc4c4b1c791">circt::ImportVerilog::Context::convertModuleHeader</a></div><div class="ttdeci">moore::SVModuleOp convertModuleHeader(const slang::ast::InstanceBodySymbol *module)</div><div class="ttdoc">Convert a module and its ports to an empty module op in the IR.</div><div class="ttdef"><b>Definition:</b> <a href="Structure_8cpp_source.html#l00190">Structure.cpp:190</a></div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilog_1_1Context_html_a92d2ad6046024952ee7b17ff0a0377b0"><div class="ttname"><a href="structcirct_1_1ImportVerilog_1_1Context.html#a92d2ad6046024952ee7b17ff0a0377b0">circt::ImportVerilog::Context::ValueSymbolScope</a></div><div class="ttdeci">ValueSymbols::ScopeTy ValueSymbolScope</div><div class="ttdef"><b>Definition:</b> <a href="ImportVerilogInternals_8h_source.html#l00091">ImportVerilogInternals.h:91</a></div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilog_1_1Context_html_a99f338f8cbd64a7e1b65ee64e313b8d6"><div class="ttname"><a href="structcirct_1_1ImportVerilog_1_1Context.html#a99f338f8cbd64a7e1b65ee64e313b8d6">circt::ImportVerilog::Context::Context</a></div><div class="ttdeci">Context(mlir::ModuleOp intoModuleOp, const slang::SourceManager &amp;sourceManager, SmallDenseMap&lt; slang::BufferID, StringRef &gt; &amp;bufferFilePaths)</div><div class="ttdef"><b>Definition:</b> <a href="ImportVerilogInternals_8h_source.html#l00032">ImportVerilogInternals.h:32</a></div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilog_1_1Context_html_a9cf4182e35c4a63b5a28768189f8d5fb"><div class="ttname"><a href="structcirct_1_1ImportVerilog_1_1Context.html#a9cf4182e35c4a63b5a28768189f8d5fb">circt::ImportVerilog::Context::ValueSymbols</a></div><div class="ttdeci">llvm::ScopedHashTable&lt; const slang::ast::ValueSymbol *, Value &gt; ValueSymbols</div><div class="ttdoc">A table of defined values, such as variables, that may be referred to by name in expressions.</div><div class="ttdef"><b>Definition:</b> <a href="ImportVerilogInternals_8h_source.html#l00089">ImportVerilogInternals.h:90</a></div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilog_1_1Context_html_ab2e1006fe70708b613a4ae6e683dea43"><div class="ttname"><a href="structcirct_1_1ImportVerilog_1_1Context.html#ab2e1006fe70708b613a4ae6e683dea43">circt::ImportVerilog::Context::sourceManager</a></div><div class="ttdeci">const slang::SourceManager &amp; sourceManager</div><div class="ttdef"><b>Definition:</b> <a href="ImportVerilogInternals_8h_source.html#l00069">ImportVerilogInternals.h:69</a></div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilog_1_1Context_html_ac353fb618975656338f4bc7b01a819ba"><div class="ttname"><a href="structcirct_1_1ImportVerilog_1_1Context.html#ac353fb618975656338f4bc7b01a819ba">circt::ImportVerilog::Context::intoModuleOp</a></div><div class="ttdeci">mlir::ModuleOp intoModuleOp</div><div class="ttdef"><b>Definition:</b> <a href="ImportVerilogInternals_8h_source.html#l00068">ImportVerilogInternals.h:68</a></div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilog_1_1Context_html_ac370f17bc4760d4d5a54cf8a4bd90f28"><div class="ttname"><a href="structcirct_1_1ImportVerilog_1_1Context.html#ac370f17bc4760d4d5a54cf8a4bd90f28">circt::ImportVerilog::Context::symbolTable</a></div><div class="ttdeci">SymbolTable symbolTable</div><div class="ttdoc">A symbol table of the MLIR module we are emitting into.</div><div class="ttdef"><b>Definition:</b> <a href="ImportVerilogInternals_8h_source.html#l00075">ImportVerilogInternals.h:75</a></div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilog_1_1Context_html_aebf1a81c0219f92adcf143a5c241a70f"><div class="ttname"><a href="structcirct_1_1ImportVerilog_1_1Context.html#aebf1a81c0219f92adcf143a5c241a70f">circt::ImportVerilog::Context::getContext</a></div><div class="ttdeci">MLIRContext * getContext()</div><div class="ttdoc">Return the MLIR context.</div><div class="ttdef"><b>Definition:</b> <a href="ImportVerilogInternals_8h_source.html#l00042">ImportVerilogInternals.h:42</a></div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilog_1_1Context_html_aed26380438af68b4ce66cef984537fb1"><div class="ttname"><a href="structcirct_1_1ImportVerilog_1_1Context.html#aed26380438af68b4ce66cef984537fb1">circt::ImportVerilog::Context::convertStatement</a></div><div class="ttdeci">LogicalResult convertStatement(const slang::ast::Statement &amp;stmt)</div><div class="ttdef"><b>Definition:</b> <a href="Statements_8cpp_source.html#l00269">Statements.cpp:269</a></div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilog_1_1Context_html_afa21c0b93d17da20c7d9444f91e16871"><div class="ttname"><a href="structcirct_1_1ImportVerilog_1_1Context.html#afa21c0b93d17da20c7d9444f91e16871">circt::ImportVerilog::Context::lvalueStack</a></div><div class="ttdeci">SmallVector&lt; Value &gt; lvalueStack</div><div class="ttdoc">A stack of assignment left-hand side values.</div><div class="ttdef"><b>Definition:</b> <a href="ImportVerilogInternals_8h_source.html#l00098">ImportVerilogInternals.h:98</a></div></div>
<div class="ttc" id="astructcirct_1_1ImportVerilog_1_1Context_html_afd0793ecb2da9beee35b3c43dc743859"><div class="ttname"><a href="structcirct_1_1ImportVerilog_1_1Context.html#afd0793ecb2da9beee35b3c43dc743859">circt::ImportVerilog::Context::convertLocation</a></div><div class="ttdeci">Location convertLocation(slang::SourceLocation loc)</div><div class="ttdoc">Convert a slang SourceLocation into an MLIR Location.</div><div class="ttdef"><b>Definition:</b> <a href="ImportVerilog_8cpp_source.html#l00063">ImportVerilog.cpp:63</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Mar 28 2024 00:06:53 for CIRCT by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
