# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Feb 5 2022 14:09:10

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: 5K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.491675 : 0.85965 : 1.32445 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk_app
		4.2::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk_usb:R vs. clk_usb:R)
		5.2::Critical Path Report for (clk_usb:R vs. clk_app:R)
		5.3::Critical Path Report for (clk_app:R vs. clk_usb:R)
		5.4::Critical Path Report for (clk_app:R vs. clk_app:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: usb_dn:in
			6.1.2::Path details for port: usb_dp:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: usb_dn:out
			6.2.2::Path details for port: usb_dp:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: usb_dn:in
			6.4.2::Path details for port: usb_dp:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: usb_dn:out
			6.5.2::Path details for port: usb_dp:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 3
Clock: clk_app  | Frequency: 41.12 MHz  | Target: 12.00 MHz  | 
Clock: clk_usb  | Frequency: 51.71 MHz  | Target: 48.01 MHz  | 
Clock: clki     | N/A                   | Target: 48.01 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk_app       clk_app        83330            59013       N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        20830            2592        N/A              N/A         N/A              N/A         N/A              N/A         
clk_usb       clk_app        20840            7953        N/A              N/A         N/A              N/A         N/A              N/A         
clk_usb       clk_usb        20830            1493        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port               Setup Times  Clock Reference:Phase  
---------  -----------------------  -----------  ---------------------  
usb_dn:in  u_gb/GLOBALBUFFEROUTPUT  4496         clk_usb:R              
usb_dp:in  u_gb/GLOBALBUFFEROUTPUT  5000         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port   Clock Port               Clock to Out  Clock Reference:Phase  
----------  -----------------------  ------------  ---------------------  
usb_dn:out  u_gb/GLOBALBUFFEROUTPUT  20418         clk_usb:R              
usb_dp:out  u_gb/GLOBALBUFFEROUTPUT  20312         clk_usb:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port               Hold Times  Clock Reference:Phase  
---------  -----------------------  ----------  ---------------------  
usb_dn:in  u_gb/GLOBALBUFFEROUTPUT  -3546       clk_usb:R              
usb_dp:in  u_gb/GLOBALBUFFEROUTPUT  -3546       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port   Clock Port               Minimum Clock to Out  Clock Reference:Phase  
----------  -----------------------  --------------------  ---------------------  
usb_dn:out  u_gb/GLOBALBUFFEROUTPUT  11794                 clk_usb:R              
usb_dp:out  u_gb/GLOBALBUFFEROUTPUT  11662                 clk_usb:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 41.12 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.out_data_q_6_LC_7_19_2/lcout
Path End         : u_app.mem_addr_q_9_LC_5_10_4/in1
Capture Clock    : u_app.mem_addr_q_9_LC_5_10_4/clk
Setup Constraint : 83330p
Path slack       : 59013p

Capture Clock Arrival Time (clk_app:R#2)   83330
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  7536
- Setup Time                               -1060
----------------------------------------   ----- 
End-of-path required time (ps)             89807

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  7536
+ Clock To Q                               1391
+ Data Path Delay                         21867
---------------------------------------   ----- 
End-of-path arrival time (ps)             30794
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_11_10_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__5778/I                                        Odrv12                         0                 0  RISE       1
I__5778/O                                        Odrv12                      1073              1073  RISE       1
I__5780/I                                        Span12Mux_s11_h                0              1073  RISE       1
I__5780/O                                        Span12Mux_s11_h             1033              2106  RISE       1
I__5781/I                                        Sp12to4                        0              2106  RISE       1
I__5781/O                                        Sp12to4                      596              2702  RISE       1
I__5782/I                                        Span4Mux_s1_v                  0              2702  RISE       1
I__5782/O                                        Span4Mux_s1_v                344              3046  RISE       1
I__5783/I                                        LocalMux                       0              3046  RISE       1
I__5783/O                                        LocalMux                    1099              4146  RISE       1
I__5784/I                                        IoInMux                        0              4146  RISE       1
I__5784/O                                        IoInMux                      662              4808  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4808  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              6397  RISE     160
I__10878/I                                       gio2CtrlBuf                    0              6397  RISE       1
I__10878/O                                       gio2CtrlBuf                    0              6397  RISE       1
I__10879/I                                       GlobalMux                      0              6397  RISE       1
I__10879/O                                       GlobalMux                    252              6649  RISE       1
I__10962/I                                       ClkMux                         0              6649  RISE       1
I__10962/O                                       ClkMux                       887              7536  RISE       1
u_app.out_data_q_6_LC_7_19_2/clk                 LogicCell40_SEQ_MODE_1000      0              7536  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.out_data_q_6_LC_7_19_2/lcout           LogicCell40_SEQ_MODE_1000   1391              8927  59013  RISE      17
I__8592/I                                    Odrv4                          0              8927  59013  RISE       1
I__8592/O                                    Odrv4                        596              9523  59013  RISE       1
I__8595/I                                    Span4Mux_v                     0              9523  59013  RISE       1
I__8595/O                                    Span4Mux_v                   596             10119  59013  RISE       1
I__8598/I                                    LocalMux                       0             10119  59013  RISE       1
I__8598/O                                    LocalMux                    1099             11218  59013  RISE       1
I__8603/I                                    InMux                          0             11218  59013  RISE       1
I__8603/O                                    InMux                        662             11880  59013  RISE       1
I__8613/I                                    CascadeMux                     0             11880  59013  RISE       1
I__8613/O                                    CascadeMux                     0             11880  59013  RISE       1
u_app.out_data_q_RNIV0MG_4_LC_7_12_7/in2     LogicCell40_SEQ_MODE_0000      0             11880  59013  RISE       1
u_app.out_data_q_RNIV0MG_4_LC_7_12_7/lcout   LogicCell40_SEQ_MODE_0000   1179             13059  59013  RISE       1
I__2714/I                                    LocalMux                       0             13059  59013  RISE       1
I__2714/O                                    LocalMux                    1099             14158  59013  RISE       1
I__2715/I                                    InMux                          0             14158  59013  RISE       1
I__2715/O                                    InMux                        662             14821  59013  RISE       1
u_app.out_data_q_RNISVB11_7_LC_7_12_6/in3    LogicCell40_SEQ_MODE_0000      0             14821  59013  RISE       1
u_app.out_data_q_RNISVB11_7_LC_7_12_6/lcout  LogicCell40_SEQ_MODE_0000    861             15682  59013  RISE       2
I__3343/I                                    LocalMux                       0             15682  59013  RISE       1
I__3343/O                                    LocalMux                    1099             16781  59013  RISE       1
I__3345/I                                    InMux                          0             16781  59013  RISE       1
I__3345/O                                    InMux                        662             17443  59013  RISE       1
u_app.out_valid_q_RNIH9943_LC_7_11_2/in1     LogicCell40_SEQ_MODE_0000      0             17443  59013  RISE       1
u_app.out_valid_q_RNIH9943_LC_7_11_2/lcout   LogicCell40_SEQ_MODE_0000   1179             18622  59013  RISE       7
I__3352/I                                    Odrv4                          0             18622  59013  RISE       1
I__3352/O                                    Odrv4                        596             19218  59013  RISE       1
I__3355/I                                    Span4Mux_h                     0             19218  59013  RISE       1
I__3355/O                                    Span4Mux_h                   517             19734  59013  RISE       1
I__3359/I                                    LocalMux                       0             19734  59013  RISE       1
I__3359/O                                    LocalMux                    1099             20834  59013  RISE       1
I__3363/I                                    InMux                          0             20834  59013  RISE       1
I__3363/O                                    InMux                        662             21496  59013  RISE       1
u_app.state_q_RNICMTS4_1_LC_4_10_7/in3       LogicCell40_SEQ_MODE_0000      0             21496  59013  RISE       1
u_app.state_q_RNICMTS4_1_LC_4_10_7/lcout     LogicCell40_SEQ_MODE_0000    861             22357  59013  RISE       3
I__2252/I                                    LocalMux                       0             22357  59013  RISE       1
I__2252/O                                    LocalMux                    1099             23456  59013  RISE       1
I__2255/I                                    InMux                          0             23456  59013  RISE       1
I__2255/O                                    InMux                        662             24118  59013  RISE       1
I__2258/I                                    CascadeMux                     0             24118  59013  RISE       1
I__2258/O                                    CascadeMux                     0             24118  59013  RISE       1
u_app.mem_addr_q_RNO_1_0_LC_4_9_0/in2        LogicCell40_SEQ_MODE_0000      0             24118  59013  RISE       1
u_app.mem_addr_q_RNO_1_0_LC_4_9_0/carryout   LogicCell40_SEQ_MODE_0000    609             24728  59013  RISE       2
u_app.mem_addr_q_RNO_1_1_LC_4_9_1/carryin    LogicCell40_SEQ_MODE_0000      0             24728  59013  RISE       1
u_app.mem_addr_q_RNO_1_1_LC_4_9_1/carryout   LogicCell40_SEQ_MODE_0000    278             25006  59013  RISE       2
u_app.mem_addr_q_RNO_1_2_LC_4_9_2/carryin    LogicCell40_SEQ_MODE_0000      0             25006  59013  RISE       1
u_app.mem_addr_q_RNO_1_2_LC_4_9_2/carryout   LogicCell40_SEQ_MODE_0000    278             25284  59013  RISE       2
u_app.mem_addr_q_RNO_1_3_LC_4_9_3/carryin    LogicCell40_SEQ_MODE_0000      0             25284  59013  RISE       1
u_app.mem_addr_q_RNO_1_3_LC_4_9_3/carryout   LogicCell40_SEQ_MODE_0000    278             25562  59013  RISE       2
u_app.mem_addr_q_RNO_1_4_LC_4_9_4/carryin    LogicCell40_SEQ_MODE_0000      0             25562  59013  RISE       1
u_app.mem_addr_q_RNO_1_4_LC_4_9_4/carryout   LogicCell40_SEQ_MODE_0000    278             25840  59013  RISE       2
u_app.mem_addr_q_RNO_1_5_LC_4_9_5/carryin    LogicCell40_SEQ_MODE_0000      0             25840  59013  RISE       1
u_app.mem_addr_q_RNO_1_5_LC_4_9_5/carryout   LogicCell40_SEQ_MODE_0000    278             26118  59013  RISE       2
u_app.mem_addr_q_RNO_1_6_LC_4_9_6/carryin    LogicCell40_SEQ_MODE_0000      0             26118  59013  RISE       1
u_app.mem_addr_q_RNO_1_6_LC_4_9_6/carryout   LogicCell40_SEQ_MODE_0000    278             26396  59013  RISE       2
u_app.mem_addr_q_RNO_1_7_LC_4_9_7/carryin    LogicCell40_SEQ_MODE_0000      0             26396  59013  RISE       1
u_app.mem_addr_q_RNO_1_7_LC_4_9_7/carryout   LogicCell40_SEQ_MODE_0000    278             26674  59013  RISE       1
IN_MUX_bfv_4_10_0_/carryinitin               ICE_CARRY_IN_MUX               0             26674  59013  RISE       1
IN_MUX_bfv_4_10_0_/carryinitout              ICE_CARRY_IN_MUX             556             27231  59013  RISE       2
u_app.mem_addr_q_RNO_1_8_LC_4_10_0/carryin   LogicCell40_SEQ_MODE_0000      0             27231  59013  RISE       1
u_app.mem_addr_q_RNO_1_8_LC_4_10_0/carryout  LogicCell40_SEQ_MODE_0000    278             27509  59013  RISE       1
I__1865/I                                    InMux                          0             27509  59013  RISE       1
I__1865/O                                    InMux                        662             28171  59013  RISE       1
u_app.mem_addr_q_RNO_1_9_LC_4_10_1/in3       LogicCell40_SEQ_MODE_0000      0             28171  59013  RISE       1
u_app.mem_addr_q_RNO_1_9_LC_4_10_1/lcout     LogicCell40_SEQ_MODE_0000    861             29032  59013  RISE       1
I__2376/I                                    LocalMux                       0             29032  59013  RISE       1
I__2376/O                                    LocalMux                    1099             30131  59013  RISE       1
I__2377/I                                    InMux                          0             30131  59013  RISE       1
I__2377/O                                    InMux                        662             30794  59013  RISE       1
u_app.mem_addr_q_9_LC_5_10_4/in1             LogicCell40_SEQ_MODE_1000      0             30794  59013  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_11_10_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__5778/I                                        Odrv12                         0                 0  RISE       1
I__5778/O                                        Odrv12                      1073              1073  RISE       1
I__5780/I                                        Span12Mux_s11_h                0              1073  RISE       1
I__5780/O                                        Span12Mux_s11_h             1033              2106  RISE       1
I__5781/I                                        Sp12to4                        0              2106  RISE       1
I__5781/O                                        Sp12to4                      596              2702  RISE       1
I__5782/I                                        Span4Mux_s1_v                  0              2702  RISE       1
I__5782/O                                        Span4Mux_s1_v                344              3046  RISE       1
I__5783/I                                        LocalMux                       0              3046  RISE       1
I__5783/O                                        LocalMux                    1099              4146  RISE       1
I__5784/I                                        IoInMux                        0              4146  RISE       1
I__5784/O                                        IoInMux                      662              4808  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4808  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              6397  RISE     160
I__10878/I                                       gio2CtrlBuf                    0              6397  RISE       1
I__10878/O                                       gio2CtrlBuf                    0              6397  RISE       1
I__10879/I                                       GlobalMux                      0              6397  RISE       1
I__10879/O                                       GlobalMux                    252              6649  RISE       1
I__10922/I                                       ClkMux                         0              6649  RISE       1
I__10922/O                                       ClkMux                       887              7536  RISE       1
u_app.mem_addr_q_9_LC_5_10_4/clk                 LogicCell40_SEQ_MODE_1000      0              7536  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 51.71 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_0_LC_7_13_0/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_0_LC_7_13_0/in3
Capture Clock    : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_0_LC_7_13_0/clk
Setup Constraint : 20830p
Path slack       : 1493p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                                -728
----------------------------------------   ----- 
End-of-path required time (ps)             21241

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         17218
---------------------------------------   ----- 
End-of-path arrival time (ps)             19748
 
Launch Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_gb/GLOBALBUFFEROUTPUT                                             ICE_GB                         0                 0  RISE     377
I__16129/I                                                          gio2CtrlBuf                    0                 0  RISE       1
I__16129/O                                                          gio2CtrlBuf                    0                 0  RISE       1
I__16130/I                                                          GlobalMux                      0                 0  RISE       1
I__16130/O                                                          GlobalMux                    252               252  RISE       1
I__16261/I                                                          ClkMux                         0               252  RISE       1
I__16261/O                                                          ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_0_LC_7_13_0/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1

Data path
pin name                                                                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_0_LC_7_13_0/lcout             LogicCell40_SEQ_MODE_1010   1391              2530   1493  RISE      16
I__4363/I                                                                        LocalMux                       0              2530   1493  RISE       1
I__4363/O                                                                        LocalMux                    1099              3629   1493  RISE       1
I__4367/I                                                                        InMux                          0              3629   1493  RISE       1
I__4367/O                                                                        InMux                        662              4291   1493  RISE       1
I__4377/I                                                                        CascadeMux                     0              4291   1493  RISE       1
I__4377/O                                                                        CascadeMux                     0              4291   1493  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_RNII0BO1_0_LC_7_14_1/in2                        LogicCell40_SEQ_MODE_0000      0              4291   1493  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_RNII0BO1_0_LC_7_14_1/lcout                      LogicCell40_SEQ_MODE_0000   1179              5470   1493  RISE       1
I__2737/I                                                                        LocalMux                       0              5470   1493  RISE       1
I__2737/O                                                                        LocalMux                    1099              6569   1493  RISE       1
I__2738/I                                                                        InMux                          0              6569   1493  RISE       1
I__2738/O                                                                        InMux                        662              7232   1493  RISE       1
I__2739/I                                                                        CascadeMux                     0              7232   1493  RISE       1
I__2739/O                                                                        CascadeMux                     0              7232   1493  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_RNI71VV3_2_LC_7_14_0/in2                        LogicCell40_SEQ_MODE_0000      0              7232   1493  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_RNI71VV3_2_LC_7_14_0/lcout                      LogicCell40_SEQ_MODE_0000   1179              8410   1493  RISE       1
I__2755/I                                                                        LocalMux                       0              8410   1493  RISE       1
I__2755/O                                                                        LocalMux                    1099              9510   1493  RISE       1
I__2756/I                                                                        InMux                          0              9510   1493  RISE       1
I__2756/O                                                                        InMux                        662             10172   1493  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIC6KD8_2_LC_7_14_3/in3      LogicCell40_SEQ_MODE_0000      0             10172   1493  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIC6KD8_2_LC_7_14_3/ltout    LogicCell40_SEQ_MODE_0000    609             10781   1493  FALL       1
I__2754/I                                                                        CascadeMux                     0             10781   1493  FALL       1
I__2754/O                                                                        CascadeMux                     0             10781   1493  FALL       1
u_usb_cdc.u_bulk_endp.in_first_q_RNIU38LA_0_LC_7_14_4/in2                        LogicCell40_SEQ_MODE_0000      0             10781   1493  FALL       1
u_usb_cdc.u_bulk_endp.in_first_q_RNIU38LA_0_LC_7_14_4/ltout                      LogicCell40_SEQ_MODE_0000    781             11562   1493  FALL       1
I__2753/I                                                                        CascadeMux                     0             11562   1493  FALL       1
I__2753/O                                                                        CascadeMux                     0             11562   1493  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_app_clk_sq_RNIO31MB_0_LC_7_14_5/in2     LogicCell40_SEQ_MODE_0000      0             11562   1493  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_app_clk_sq_RNIO31MB_0_LC_7_14_5/lcout   LogicCell40_SEQ_MODE_0000   1179             12741   1493  RISE       3
I__3464/I                                                                        LocalMux                       0             12741   1493  RISE       1
I__3464/O                                                                        LocalMux                    1099             13841   1493  RISE       1
I__3466/I                                                                        InMux                          0             13841   1493  RISE       1
I__3466/O                                                                        InMux                        662             14503   1493  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIIJE1C_LC_8_13_7/in3    LogicCell40_SEQ_MODE_0000      0             14503   1493  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIIJE1C_LC_8_13_7/lcout  LogicCell40_SEQ_MODE_0000    861             15364   1493  RISE       8
I__3486/I                                                                        LocalMux                       0             15364   1493  RISE       1
I__3486/O                                                                        LocalMux                    1099             16463   1493  RISE       1
I__3488/I                                                                        InMux                          0             16463   1493  RISE       1
I__3488/O                                                                        InMux                        662             17125   1493  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNI817OD_3_LC_7_13_1/in3      LogicCell40_SEQ_MODE_0000      0             17125   1493  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNI817OD_3_LC_7_13_1/lcout    LogicCell40_SEQ_MODE_0000    861             17986   1493  RISE       9
I__5817/I                                                                        LocalMux                       0             17986   1493  RISE       1
I__5817/O                                                                        LocalMux                    1099             19085   1493  RISE       1
I__5819/I                                                                        InMux                          0             19085   1493  RISE       1
I__5819/O                                                                        InMux                        662             19748   1493  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_0_LC_7_13_0/in3               LogicCell40_SEQ_MODE_1010      0             19748   1493  RISE       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_gb/GLOBALBUFFEROUTPUT                                             ICE_GB                         0                 0  RISE     377
I__16129/I                                                          gio2CtrlBuf                    0                 0  RISE       1
I__16129/O                                                          gio2CtrlBuf                    0                 0  RISE       1
I__16130/I                                                          GlobalMux                      0                 0  RISE       1
I__16130/O                                                          GlobalMux                    252               252  RISE       1
I__16261/I                                                          ClkMux                         0               252  RISE       1
I__16261/O                                                          ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_0_LC_7_13_0/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_0_LC_7_13_0/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_0_LC_7_13_0/in3
Capture Clock    : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_0_LC_7_13_0/clk
Setup Constraint : 20830p
Path slack       : 1493p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                                -728
----------------------------------------   ----- 
End-of-path required time (ps)             21241

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         17218
---------------------------------------   ----- 
End-of-path arrival time (ps)             19748
 
Launch Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_gb/GLOBALBUFFEROUTPUT                                             ICE_GB                         0                 0  RISE     377
I__16129/I                                                          gio2CtrlBuf                    0                 0  RISE       1
I__16129/O                                                          gio2CtrlBuf                    0                 0  RISE       1
I__16130/I                                                          GlobalMux                      0                 0  RISE       1
I__16130/O                                                          GlobalMux                    252               252  RISE       1
I__16261/I                                                          ClkMux                         0               252  RISE       1
I__16261/O                                                          ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_0_LC_7_13_0/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1

Data path
pin name                                                                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_0_LC_7_13_0/lcout             LogicCell40_SEQ_MODE_1010   1391              2530   1493  RISE      16
I__4363/I                                                                        LocalMux                       0              2530   1493  RISE       1
I__4363/O                                                                        LocalMux                    1099              3629   1493  RISE       1
I__4367/I                                                                        InMux                          0              3629   1493  RISE       1
I__4367/O                                                                        InMux                        662              4291   1493  RISE       1
I__4377/I                                                                        CascadeMux                     0              4291   1493  RISE       1
I__4377/O                                                                        CascadeMux                     0              4291   1493  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_RNII0BO1_0_LC_7_14_1/in2                        LogicCell40_SEQ_MODE_0000      0              4291   1493  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_RNII0BO1_0_LC_7_14_1/lcout                      LogicCell40_SEQ_MODE_0000   1179              5470   1493  RISE       1
I__2737/I                                                                        LocalMux                       0              5470   1493  RISE       1
I__2737/O                                                                        LocalMux                    1099              6569   1493  RISE       1
I__2738/I                                                                        InMux                          0              6569   1493  RISE       1
I__2738/O                                                                        InMux                        662              7232   1493  RISE       1
I__2739/I                                                                        CascadeMux                     0              7232   1493  RISE       1
I__2739/O                                                                        CascadeMux                     0              7232   1493  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_RNI71VV3_2_LC_7_14_0/in2                        LogicCell40_SEQ_MODE_0000      0              7232   1493  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_RNI71VV3_2_LC_7_14_0/lcout                      LogicCell40_SEQ_MODE_0000   1179              8410   1493  RISE       1
I__2755/I                                                                        LocalMux                       0              8410   1493  RISE       1
I__2755/O                                                                        LocalMux                    1099              9510   1493  RISE       1
I__2756/I                                                                        InMux                          0              9510   1493  RISE       1
I__2756/O                                                                        InMux                        662             10172   1493  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIC6KD8_2_LC_7_14_3/in3      LogicCell40_SEQ_MODE_0000      0             10172   1493  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIC6KD8_2_LC_7_14_3/ltout    LogicCell40_SEQ_MODE_0000    609             10781   1493  FALL       1
I__2754/I                                                                        CascadeMux                     0             10781   1493  FALL       1
I__2754/O                                                                        CascadeMux                     0             10781   1493  FALL       1
u_usb_cdc.u_bulk_endp.in_first_q_RNIU38LA_0_LC_7_14_4/in2                        LogicCell40_SEQ_MODE_0000      0             10781   1493  FALL       1
u_usb_cdc.u_bulk_endp.in_first_q_RNIU38LA_0_LC_7_14_4/ltout                      LogicCell40_SEQ_MODE_0000    781             11562   1493  FALL       1
I__2753/I                                                                        CascadeMux                     0             11562   1493  FALL       1
I__2753/O                                                                        CascadeMux                     0             11562   1493  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_app_clk_sq_RNIO31MB_0_LC_7_14_5/in2     LogicCell40_SEQ_MODE_0000      0             11562   1493  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_app_clk_sq_RNIO31MB_0_LC_7_14_5/lcout   LogicCell40_SEQ_MODE_0000   1179             12741   1493  RISE       3
I__3464/I                                                                        LocalMux                       0             12741   1493  RISE       1
I__3464/O                                                                        LocalMux                    1099             13841   1493  RISE       1
I__3466/I                                                                        InMux                          0             13841   1493  RISE       1
I__3466/O                                                                        InMux                        662             14503   1493  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIIJE1C_LC_8_13_7/in3    LogicCell40_SEQ_MODE_0000      0             14503   1493  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIIJE1C_LC_8_13_7/lcout  LogicCell40_SEQ_MODE_0000    861             15364   1493  RISE       8
I__3486/I                                                                        LocalMux                       0             15364   1493  RISE       1
I__3486/O                                                                        LocalMux                    1099             16463   1493  RISE       1
I__3488/I                                                                        InMux                          0             16463   1493  RISE       1
I__3488/O                                                                        InMux                        662             17125   1493  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNI817OD_3_LC_7_13_1/in3      LogicCell40_SEQ_MODE_0000      0             17125   1493  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNI817OD_3_LC_7_13_1/lcout    LogicCell40_SEQ_MODE_0000    861             17986   1493  RISE       9
I__5817/I                                                                        LocalMux                       0             17986   1493  RISE       1
I__5817/O                                                                        LocalMux                    1099             19085   1493  RISE       1
I__5819/I                                                                        InMux                          0             19085   1493  RISE       1
I__5819/O                                                                        InMux                        662             19748   1493  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_0_LC_7_13_0/in3               LogicCell40_SEQ_MODE_1010      0             19748   1493  RISE       1

Capture Clock Path
pin name                                                            model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_gb/GLOBALBUFFEROUTPUT                                             ICE_GB                         0                 0  RISE     377
I__16129/I                                                          gio2CtrlBuf                    0                 0  RISE       1
I__16129/O                                                          gio2CtrlBuf                    0                 0  RISE       1
I__16130/I                                                          GlobalMux                      0                 0  RISE       1
I__16130/O                                                          GlobalMux                    252               252  RISE       1
I__16261/I                                                          ClkMux                         0               252  RISE       1
I__16261/O                                                          ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_0_LC_7_13_0/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1


5.2::Critical Path Report for (clk_usb:R vs. clk_app:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_out_first_q_2_LC_8_23_2/lcout
Path End         : u_app.out_data_q_0_LC_7_15_5/in3
Capture Clock    : u_app.out_data_q_0_LC_7_15_5/clk
Setup Constraint : 20840p
Path slack       : 7953p

Capture Clock Arrival Time (clk_app:R#2)   20840
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  7536
- Setup Time                                -728
----------------------------------------   ----- 
End-of-path required time (ps)             27648

Launch Clock Arrival Time (clk_usb:R#4)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         17165
---------------------------------------   ----- 
End-of-path arrival time (ps)             19695
 
Launch Clock Path
pin name                                                              model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_gb/GLOBALBUFFEROUTPUT                                               ICE_GB                         0                 0  RISE     377
I__16129/I                                                            gio2CtrlBuf                    0                 0  RISE       1
I__16129/O                                                            gio2CtrlBuf                    0                 0  RISE       1
I__16130/I                                                            GlobalMux                      0                 0  RISE       1
I__16130/O                                                            GlobalMux                    252               252  RISE       1
I__16173/I                                                            ClkMux                         0               252  RISE       1
I__16173/O                                                            ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_out_first_q_2_LC_8_23_2/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1

Data path
pin name                                                                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_out_first_q_2_LC_8_23_2/lcout           LogicCell40_SEQ_MODE_1010   1391              2530   7953  RISE      34
I__4729/I                                                                        Odrv4                          0              2530   7953  RISE       1
I__4729/O                                                                        Odrv4                        596              3126   7953  RISE       1
I__4738/I                                                                        Span4Mux_h                     0              3126   7953  RISE       1
I__4738/O                                                                        Span4Mux_h                   517              3642   7953  RISE       1
I__4746/I                                                                        Span4Mux_v                     0              3642   7953  RISE       1
I__4746/O                                                                        Span4Mux_v                   596              4238   7953  RISE       1
I__4760/I                                                                        Span4Mux_h                     0              4238   7953  RISE       1
I__4760/O                                                                        Span4Mux_h                   517              4755   7953  RISE       1
I__4774/I                                                                        LocalMux                       0              4755   7953  RISE       1
I__4774/O                                                                        LocalMux                    1099              5854   7953  RISE       1
I__4785/I                                                                        InMux                          0              5854   7953  RISE       1
I__4785/O                                                                        InMux                        662              6516   7953  RISE       1
u_usb_cdc.u_bulk_endp.out_fifo_q_RNIM1B01_24_LC_5_18_0/in3                       LogicCell40_SEQ_MODE_0000      0              6516   7953  RISE       1
u_usb_cdc.u_bulk_endp.out_fifo_q_RNIM1B01_24_LC_5_18_0/lcout                     LogicCell40_SEQ_MODE_0000    861              7377   7953  RISE       1
I__3561/I                                                                        Odrv4                          0              7377   7953  RISE       1
I__3561/O                                                                        Odrv4                        596              7973   7953  RISE       1
I__3562/I                                                                        Span4Mux_h                     0              7973   7953  RISE       1
I__3562/O                                                                        Span4Mux_h                   517              8490   7953  RISE       1
I__3563/I                                                                        Span4Mux_v                     0              8490   7953  RISE       1
I__3563/O                                                                        Span4Mux_v                   596              9086   7953  RISE       1
I__3564/I                                                                        LocalMux                       0              9086   7953  RISE       1
I__3564/O                                                                        LocalMux                    1099             10185   7953  RISE       1
I__3565/I                                                                        InMux                          0             10185   7953  RISE       1
I__3565/O                                                                        InMux                        662             10847   7953  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_out_first_q_RNI9SMF2_1_LC_8_17_5/in0    LogicCell40_SEQ_MODE_0000      0             10847   7953  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_out_first_q_RNI9SMF2_1_LC_8_17_5/lcout  LogicCell40_SEQ_MODE_0000   1245             12092   7953  RISE       1
I__4550/I                                                                        Odrv4                          0             12092   7953  RISE       1
I__4550/O                                                                        Odrv4                        596             12688   7953  RISE       1
I__4551/I                                                                        Span4Mux_v                     0             12688   7953  RISE       1
I__4551/O                                                                        Span4Mux_v                   596             13284   7953  RISE       1
I__4552/I                                                                        LocalMux                       0             13284   7953  RISE       1
I__4552/O                                                                        LocalMux                    1099             14384   7953  RISE       1
I__4553/I                                                                        InMux                          0             14384   7953  RISE       1
I__4553/O                                                                        InMux                        662             15046   7953  RISE       1
u_usb_cdc.u_bulk_endp.out_fifo_q_RNIHVLK3_64_LC_9_22_0/in1                       LogicCell40_SEQ_MODE_0000      0             15046   7953  RISE       1
u_usb_cdc.u_bulk_endp.out_fifo_q_RNIHVLK3_64_LC_9_22_0/lcout                     LogicCell40_SEQ_MODE_0000   1179             16225   7953  RISE       1
I__4538/I                                                                        Odrv4                          0             16225   7953  RISE       1
I__4538/O                                                                        Odrv4                        596             16821   7953  RISE       1
I__4539/I                                                                        Span4Mux_v                     0             16821   7953  RISE       1
I__4539/O                                                                        Span4Mux_v                   596             17417   7953  RISE       1
I__4540/I                                                                        Span4Mux_h                     0             17417   7953  RISE       1
I__4540/O                                                                        Span4Mux_h                   517             17933   7953  RISE       1
I__4541/I                                                                        LocalMux                       0             17933   7953  RISE       1
I__4541/O                                                                        LocalMux                    1099             19032   7953  RISE       1
I__4542/I                                                                        InMux                          0             19032   7953  RISE       1
I__4542/O                                                                        InMux                        662             19695   7953  RISE       1
u_app.out_data_q_0_LC_7_15_5/in3                                                 LogicCell40_SEQ_MODE_1000      0             19695   7953  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_11_10_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__5778/I                                        Odrv12                         0                 0  RISE       1
I__5778/O                                        Odrv12                      1073              1073  RISE       1
I__5780/I                                        Span12Mux_s11_h                0              1073  RISE       1
I__5780/O                                        Span12Mux_s11_h             1033              2106  RISE       1
I__5781/I                                        Sp12to4                        0              2106  RISE       1
I__5781/O                                        Sp12to4                      596              2702  RISE       1
I__5782/I                                        Span4Mux_s1_v                  0              2702  RISE       1
I__5782/O                                        Span4Mux_s1_v                344              3046  RISE       1
I__5783/I                                        LocalMux                       0              3046  RISE       1
I__5783/O                                        LocalMux                    1099              4146  RISE       1
I__5784/I                                        IoInMux                        0              4146  RISE       1
I__5784/O                                        IoInMux                      662              4808  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4808  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              6397  RISE     160
I__10878/I                                       gio2CtrlBuf                    0              6397  RISE       1
I__10878/O                                       gio2CtrlBuf                    0              6397  RISE       1
I__10879/I                                       GlobalMux                      0              6397  RISE       1
I__10879/O                                       GlobalMux                    252              6649  RISE       1
I__10957/I                                       ClkMux                         0              6649  RISE       1
I__10957/O                                       ClkMux                       887              7536  RISE       1
u_app.out_data_q_0_LC_7_15_5/clk                 LogicCell40_SEQ_MODE_1000      0              7536  RISE       1


5.3::Critical Path Report for (clk_app:R vs. clk_usb:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_out_consumed_q_LC_7_10_0/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_out_first_q_3_LC_8_23_3/in3
Capture Clock    : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_out_first_q_3_LC_8_23_3/clk
Setup Constraint : 20830p
Path slack       : 2593p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                                -728
----------------------------------------   ----- 
End-of-path required time (ps)             21241

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  7536
+ Clock To Q                               1391
+ Data Path Delay                          9721
---------------------------------------   ----- 
End-of-path arrival time (ps)             18648
 
Launch Clock Path
pin name                                                               model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_11_10_4/lcout                           LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__5778/I                                                              Odrv12                         0                 0  RISE       1
I__5778/O                                                              Odrv12                      1073              1073  RISE       1
I__5780/I                                                              Span12Mux_s11_h                0              1073  RISE       1
I__5780/O                                                              Span12Mux_s11_h             1033              2106  RISE       1
I__5781/I                                                              Sp12to4                        0              2106  RISE       1
I__5781/O                                                              Sp12to4                      596              2702  RISE       1
I__5782/I                                                              Span4Mux_s1_v                  0              2702  RISE       1
I__5782/O                                                              Span4Mux_s1_v                344              3046  RISE       1
I__5783/I                                                              LocalMux                       0              3046  RISE       1
I__5783/O                                                              LocalMux                    1099              4146  RISE       1
I__5784/I                                                              IoInMux                        0              4146  RISE       1
I__5784/O                                                              IoInMux                      662              4808  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER                        ICE_GB                         0              4808  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT                              ICE_GB                      1589              6397  RISE     160
I__10878/I                                                             gio2CtrlBuf                    0              6397  RISE       1
I__10878/O                                                             gio2CtrlBuf                    0              6397  RISE       1
I__10879/I                                                             GlobalMux                      0              6397  RISE       1
I__10879/O                                                             GlobalMux                    252              6649  RISE       1
I__10923/I                                                             ClkMux                         0              6649  RISE       1
I__10923/O                                                             ClkMux                       887              7536  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_out_consumed_q_LC_7_10_0/clk  LogicCell40_SEQ_MODE_1010      0              7536  RISE       1

Data path
pin name                                                                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_out_consumed_q_LC_7_10_0/lcout                LogicCell40_SEQ_MODE_1010   1391              8927   2592  RISE       3
I__3790/I                                                                              Odrv12                         0              8927   2592  RISE       1
I__3790/O                                                                              Odrv12                      1073             10000   2592  RISE       1
I__3791/I                                                                              Span12Mux_v                    0             10000   2592  RISE       1
I__3791/O                                                                              Span12Mux_v                  980             10980   2592  RISE       1
I__3792/I                                                                              Span12Mux_h                    0             10980   2592  RISE       1
I__3792/O                                                                              Span12Mux_h                 1073             12053   2592  RISE       1
I__3793/I                                                                              LocalMux                       0             12053   2592  RISE       1
I__3793/O                                                                              LocalMux                    1099             13152   2592  RISE       1
I__3794/I                                                                              InMux                          0             13152   2592  RISE       1
I__3794/O                                                                              InMux                        662             13814   2592  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_out_consumed_q_RNIBUNC3_LC_8_22_0/in1         LogicCell40_SEQ_MODE_0000      0             13814   2592  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_out_consumed_q_RNIBUNC3_LC_8_22_0/lcout       LogicCell40_SEQ_MODE_0000   1179             14993   2592  RISE       4
I__3727/I                                                                              LocalMux                       0             14993   2592  RISE       1
I__3727/O                                                                              LocalMux                    1099             16092   2592  RISE       1
I__3729/I                                                                              InMux                          0             16092   2592  RISE       1
I__3729/O                                                                              InMux                        662             16754   2592  RISE       1
u_usb_cdc.u_bulk_endp.un1_u_gtex4_async_data_out_first_q_8_cry_0_c_LC_8_23_0/in1       LogicCell40_SEQ_MODE_0000      0             16754   2592  RISE       1
u_usb_cdc.u_bulk_endp.un1_u_gtex4_async_data_out_first_q_8_cry_0_c_LC_8_23_0/carryout  LogicCell40_SEQ_MODE_0000    675             17430   2592  RISE       2
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_out_first_q_1_LC_8_23_1/carryin               LogicCell40_SEQ_MODE_1010      0             17430   2592  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_out_first_q_1_LC_8_23_1/carryout              LogicCell40_SEQ_MODE_1010    278             17708   2592  RISE       2
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_out_first_q_2_LC_8_23_2/carryin               LogicCell40_SEQ_MODE_1010      0             17708   2592  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_out_first_q_2_LC_8_23_2/carryout              LogicCell40_SEQ_MODE_1010    278             17986   2592  RISE       1
I__3720/I                                                                              InMux                          0             17986   2592  RISE       1
I__3720/O                                                                              InMux                        662             18648   2592  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_out_first_q_3_LC_8_23_3/in3                   LogicCell40_SEQ_MODE_1010      0             18648   2592  RISE       1

Capture Clock Path
pin name                                                              model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_gb/GLOBALBUFFEROUTPUT                                               ICE_GB                         0                 0  RISE     377
I__16129/I                                                            gio2CtrlBuf                    0                 0  RISE       1
I__16129/O                                                            gio2CtrlBuf                    0                 0  RISE       1
I__16130/I                                                            GlobalMux                      0                 0  RISE       1
I__16130/O                                                            GlobalMux                    252               252  RISE       1
I__16173/I                                                            ClkMux                         0               252  RISE       1
I__16173/O                                                            ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_out_first_q_3_LC_8_23_3/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1


5.4::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.out_data_q_6_LC_7_19_2/lcout
Path End         : u_app.mem_addr_q_9_LC_5_10_4/in1
Capture Clock    : u_app.mem_addr_q_9_LC_5_10_4/clk
Setup Constraint : 83330p
Path slack       : 59013p

Capture Clock Arrival Time (clk_app:R#2)   83330
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  7536
- Setup Time                               -1060
----------------------------------------   ----- 
End-of-path required time (ps)             89807

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  7536
+ Clock To Q                               1391
+ Data Path Delay                         21867
---------------------------------------   ----- 
End-of-path arrival time (ps)             30794
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_11_10_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__5778/I                                        Odrv12                         0                 0  RISE       1
I__5778/O                                        Odrv12                      1073              1073  RISE       1
I__5780/I                                        Span12Mux_s11_h                0              1073  RISE       1
I__5780/O                                        Span12Mux_s11_h             1033              2106  RISE       1
I__5781/I                                        Sp12to4                        0              2106  RISE       1
I__5781/O                                        Sp12to4                      596              2702  RISE       1
I__5782/I                                        Span4Mux_s1_v                  0              2702  RISE       1
I__5782/O                                        Span4Mux_s1_v                344              3046  RISE       1
I__5783/I                                        LocalMux                       0              3046  RISE       1
I__5783/O                                        LocalMux                    1099              4146  RISE       1
I__5784/I                                        IoInMux                        0              4146  RISE       1
I__5784/O                                        IoInMux                      662              4808  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4808  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              6397  RISE     160
I__10878/I                                       gio2CtrlBuf                    0              6397  RISE       1
I__10878/O                                       gio2CtrlBuf                    0              6397  RISE       1
I__10879/I                                       GlobalMux                      0              6397  RISE       1
I__10879/O                                       GlobalMux                    252              6649  RISE       1
I__10962/I                                       ClkMux                         0              6649  RISE       1
I__10962/O                                       ClkMux                       887              7536  RISE       1
u_app.out_data_q_6_LC_7_19_2/clk                 LogicCell40_SEQ_MODE_1000      0              7536  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.out_data_q_6_LC_7_19_2/lcout           LogicCell40_SEQ_MODE_1000   1391              8927  59013  RISE      17
I__8592/I                                    Odrv4                          0              8927  59013  RISE       1
I__8592/O                                    Odrv4                        596              9523  59013  RISE       1
I__8595/I                                    Span4Mux_v                     0              9523  59013  RISE       1
I__8595/O                                    Span4Mux_v                   596             10119  59013  RISE       1
I__8598/I                                    LocalMux                       0             10119  59013  RISE       1
I__8598/O                                    LocalMux                    1099             11218  59013  RISE       1
I__8603/I                                    InMux                          0             11218  59013  RISE       1
I__8603/O                                    InMux                        662             11880  59013  RISE       1
I__8613/I                                    CascadeMux                     0             11880  59013  RISE       1
I__8613/O                                    CascadeMux                     0             11880  59013  RISE       1
u_app.out_data_q_RNIV0MG_4_LC_7_12_7/in2     LogicCell40_SEQ_MODE_0000      0             11880  59013  RISE       1
u_app.out_data_q_RNIV0MG_4_LC_7_12_7/lcout   LogicCell40_SEQ_MODE_0000   1179             13059  59013  RISE       1
I__2714/I                                    LocalMux                       0             13059  59013  RISE       1
I__2714/O                                    LocalMux                    1099             14158  59013  RISE       1
I__2715/I                                    InMux                          0             14158  59013  RISE       1
I__2715/O                                    InMux                        662             14821  59013  RISE       1
u_app.out_data_q_RNISVB11_7_LC_7_12_6/in3    LogicCell40_SEQ_MODE_0000      0             14821  59013  RISE       1
u_app.out_data_q_RNISVB11_7_LC_7_12_6/lcout  LogicCell40_SEQ_MODE_0000    861             15682  59013  RISE       2
I__3343/I                                    LocalMux                       0             15682  59013  RISE       1
I__3343/O                                    LocalMux                    1099             16781  59013  RISE       1
I__3345/I                                    InMux                          0             16781  59013  RISE       1
I__3345/O                                    InMux                        662             17443  59013  RISE       1
u_app.out_valid_q_RNIH9943_LC_7_11_2/in1     LogicCell40_SEQ_MODE_0000      0             17443  59013  RISE       1
u_app.out_valid_q_RNIH9943_LC_7_11_2/lcout   LogicCell40_SEQ_MODE_0000   1179             18622  59013  RISE       7
I__3352/I                                    Odrv4                          0             18622  59013  RISE       1
I__3352/O                                    Odrv4                        596             19218  59013  RISE       1
I__3355/I                                    Span4Mux_h                     0             19218  59013  RISE       1
I__3355/O                                    Span4Mux_h                   517             19734  59013  RISE       1
I__3359/I                                    LocalMux                       0             19734  59013  RISE       1
I__3359/O                                    LocalMux                    1099             20834  59013  RISE       1
I__3363/I                                    InMux                          0             20834  59013  RISE       1
I__3363/O                                    InMux                        662             21496  59013  RISE       1
u_app.state_q_RNICMTS4_1_LC_4_10_7/in3       LogicCell40_SEQ_MODE_0000      0             21496  59013  RISE       1
u_app.state_q_RNICMTS4_1_LC_4_10_7/lcout     LogicCell40_SEQ_MODE_0000    861             22357  59013  RISE       3
I__2252/I                                    LocalMux                       0             22357  59013  RISE       1
I__2252/O                                    LocalMux                    1099             23456  59013  RISE       1
I__2255/I                                    InMux                          0             23456  59013  RISE       1
I__2255/O                                    InMux                        662             24118  59013  RISE       1
I__2258/I                                    CascadeMux                     0             24118  59013  RISE       1
I__2258/O                                    CascadeMux                     0             24118  59013  RISE       1
u_app.mem_addr_q_RNO_1_0_LC_4_9_0/in2        LogicCell40_SEQ_MODE_0000      0             24118  59013  RISE       1
u_app.mem_addr_q_RNO_1_0_LC_4_9_0/carryout   LogicCell40_SEQ_MODE_0000    609             24728  59013  RISE       2
u_app.mem_addr_q_RNO_1_1_LC_4_9_1/carryin    LogicCell40_SEQ_MODE_0000      0             24728  59013  RISE       1
u_app.mem_addr_q_RNO_1_1_LC_4_9_1/carryout   LogicCell40_SEQ_MODE_0000    278             25006  59013  RISE       2
u_app.mem_addr_q_RNO_1_2_LC_4_9_2/carryin    LogicCell40_SEQ_MODE_0000      0             25006  59013  RISE       1
u_app.mem_addr_q_RNO_1_2_LC_4_9_2/carryout   LogicCell40_SEQ_MODE_0000    278             25284  59013  RISE       2
u_app.mem_addr_q_RNO_1_3_LC_4_9_3/carryin    LogicCell40_SEQ_MODE_0000      0             25284  59013  RISE       1
u_app.mem_addr_q_RNO_1_3_LC_4_9_3/carryout   LogicCell40_SEQ_MODE_0000    278             25562  59013  RISE       2
u_app.mem_addr_q_RNO_1_4_LC_4_9_4/carryin    LogicCell40_SEQ_MODE_0000      0             25562  59013  RISE       1
u_app.mem_addr_q_RNO_1_4_LC_4_9_4/carryout   LogicCell40_SEQ_MODE_0000    278             25840  59013  RISE       2
u_app.mem_addr_q_RNO_1_5_LC_4_9_5/carryin    LogicCell40_SEQ_MODE_0000      0             25840  59013  RISE       1
u_app.mem_addr_q_RNO_1_5_LC_4_9_5/carryout   LogicCell40_SEQ_MODE_0000    278             26118  59013  RISE       2
u_app.mem_addr_q_RNO_1_6_LC_4_9_6/carryin    LogicCell40_SEQ_MODE_0000      0             26118  59013  RISE       1
u_app.mem_addr_q_RNO_1_6_LC_4_9_6/carryout   LogicCell40_SEQ_MODE_0000    278             26396  59013  RISE       2
u_app.mem_addr_q_RNO_1_7_LC_4_9_7/carryin    LogicCell40_SEQ_MODE_0000      0             26396  59013  RISE       1
u_app.mem_addr_q_RNO_1_7_LC_4_9_7/carryout   LogicCell40_SEQ_MODE_0000    278             26674  59013  RISE       1
IN_MUX_bfv_4_10_0_/carryinitin               ICE_CARRY_IN_MUX               0             26674  59013  RISE       1
IN_MUX_bfv_4_10_0_/carryinitout              ICE_CARRY_IN_MUX             556             27231  59013  RISE       2
u_app.mem_addr_q_RNO_1_8_LC_4_10_0/carryin   LogicCell40_SEQ_MODE_0000      0             27231  59013  RISE       1
u_app.mem_addr_q_RNO_1_8_LC_4_10_0/carryout  LogicCell40_SEQ_MODE_0000    278             27509  59013  RISE       1
I__1865/I                                    InMux                          0             27509  59013  RISE       1
I__1865/O                                    InMux                        662             28171  59013  RISE       1
u_app.mem_addr_q_RNO_1_9_LC_4_10_1/in3       LogicCell40_SEQ_MODE_0000      0             28171  59013  RISE       1
u_app.mem_addr_q_RNO_1_9_LC_4_10_1/lcout     LogicCell40_SEQ_MODE_0000    861             29032  59013  RISE       1
I__2376/I                                    LocalMux                       0             29032  59013  RISE       1
I__2376/O                                    LocalMux                    1099             30131  59013  RISE       1
I__2377/I                                    InMux                          0             30131  59013  RISE       1
I__2377/O                                    InMux                        662             30794  59013  RISE       1
u_app.mem_addr_q_9_LC_5_10_4/in1             LogicCell40_SEQ_MODE_1000      0             30794  59013  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_11_10_4/lcout     LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__5778/I                                        Odrv12                         0                 0  RISE       1
I__5778/O                                        Odrv12                      1073              1073  RISE       1
I__5780/I                                        Span12Mux_s11_h                0              1073  RISE       1
I__5780/O                                        Span12Mux_s11_h             1033              2106  RISE       1
I__5781/I                                        Sp12to4                        0              2106  RISE       1
I__5781/O                                        Sp12to4                      596              2702  RISE       1
I__5782/I                                        Span4Mux_s1_v                  0              2702  RISE       1
I__5782/O                                        Span4Mux_s1_v                344              3046  RISE       1
I__5783/I                                        LocalMux                       0              3046  RISE       1
I__5783/O                                        LocalMux                    1099              4146  RISE       1
I__5784/I                                        IoInMux                        0              4146  RISE       1
I__5784/O                                        IoInMux                      662              4808  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4808  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              6397  RISE     160
I__10878/I                                       gio2CtrlBuf                    0              6397  RISE       1
I__10878/O                                       gio2CtrlBuf                    0              6397  RISE       1
I__10879/I                                       GlobalMux                      0              6397  RISE       1
I__10879/O                                       GlobalMux                    252              6649  RISE       1
I__10922/I                                       ClkMux                         0              6649  RISE       1
I__10922/O                                       ClkMux                       887              7536  RISE       1
u_app.mem_addr_q_9_LC_5_10_4/clk                 LogicCell40_SEQ_MODE_1000      0              7536  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: usb_dn:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dn:in
Clock Port        : u_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Setup Time        : 4496


Data Path Delay                4907
+ Setup Time                    728
- Capture Clock Path Delay    -1139
---------------------------- ------
Setup to Clock                 4496

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dn:in                                       demo                       0      0                  RISE  1       
u_usb_dn_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_dn_iopad/DOUT                             IO_PAD                     510    510                RISE  1       
u_usb_dn_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      510                RISE  1       
u_usb_dn_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    1000               RISE  1       
I__9205/I                                       Odrv12                     0      1000               RISE  1       
I__9205/O                                       Odrv12                     1073   2073               RISE  1       
I__9206/I                                       Span12Mux_h                0      2073               RISE  1       
I__9206/O                                       Span12Mux_h                1073   3146               RISE  1       
I__9207/I                                       LocalMux                   0      3146               RISE  1       
I__9207/O                                       LocalMux                   1099   4245               RISE  1       
I__9208/I                                       InMux                      0      4245               RISE  1       
I__9208/O                                       InMux                      662    4907               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_14_19_7/in3  LogicCell40_SEQ_MODE_1000  0      4907               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_gb/GLOBALBUFFEROUTPUT                         ICE_GB                     0      0                  RISE  377     
I__16129/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__16129/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__16130/I                                      GlobalMux                  0      0                  RISE  1       
I__16130/O                                      GlobalMux                  252    252                RISE  1       
I__16159/I                                      ClkMux                     0      252                RISE  1       
I__16159/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_14_19_7/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.1.2::Path details for port: usb_dp:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dp:in
Clock Port        : u_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Setup Time        : 5000


Data Path Delay                4907
+ Setup Time                   1232
- Capture Clock Path Delay    -1139
---------------------------- ------
Setup to Clock                 5000

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dp:in                                       demo                       0      0                  RISE  1       
u_usb_dp_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_dp_iopad/DOUT                             IO_PAD                     510    510                RISE  1       
u_usb_dp_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      510                RISE  1       
u_usb_dp_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    1000               RISE  1       
I__10722/I                                      Odrv12                     0      1000               RISE  1       
I__10722/O                                      Odrv12                     1073   2073               RISE  1       
I__10723/I                                      Span12Mux_h                0      2073               RISE  1       
I__10723/O                                      Span12Mux_h                1073   3146               RISE  1       
I__10724/I                                      LocalMux                   0      3146               RISE  1       
I__10724/O                                      LocalMux                   1099   4245               RISE  1       
I__10725/I                                      InMux                      0      4245               RISE  1       
I__10725/O                                      InMux                      662    4907               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_15_25_5/in0  LogicCell40_SEQ_MODE_1000  0      4907               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_gb/GLOBALBUFFEROUTPUT                         ICE_GB                     0      0                  RISE  377     
I__16129/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__16129/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__16130/I                                      GlobalMux                  0      0                  RISE  1       
I__16130/O                                      GlobalMux                  252    252                RISE  1       
I__16131/I                                      ClkMux                     0      252                RISE  1       
I__16131/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_15_25_5/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: usb_dn:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dn:out
Clock Port         : u_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 20418


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             17888
---------------------------- ------
Clock To Out Delay            20418

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_gb/GLOBALBUFFEROUTPUT                              ICE_GB                     0      0                  RISE  377     
I__16129/I                                           gio2CtrlBuf                0      0                  RISE  1       
I__16129/O                                           gio2CtrlBuf                0      0                  RISE  1       
I__16130/I                                           GlobalMux                  0      0                  RISE  1       
I__16130/O                                           GlobalMux                  252    252                RISE  1       
I__16220/I                                           ClkMux                     0      252                RISE  1       
I__16220/O                                           ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_17_9_2/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                        model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_17_9_2/lcout           LogicCell40_SEQ_MODE_1010  1391   2530               RISE  9       
I__14227/I                                                      Odrv4                      0      2530               RISE  1       
I__14227/O                                                      Odrv4                      596    3126               RISE  1       
I__14231/I                                                      Span4Mux_v                 0      3126               RISE  1       
I__14231/O                                                      Span4Mux_v                 596    3722               RISE  1       
I__14239/I                                                      LocalMux                   0      3722               RISE  1       
I__14239/O                                                      LocalMux                   1099   4821               RISE  1       
I__14245/I                                                      InMux                      0      4821               RISE  1       
I__14245/O                                                      InMux                      662    5483               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_LC_17_15_2/in1    LogicCell40_SEQ_MODE_0000  0      5483               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_LC_17_15_2/lcout  LogicCell40_SEQ_MODE_0000  1179   6662               RISE  2       
I__13258/I                                                      LocalMux                   0      6662               RISE  1       
I__13258/O                                                      LocalMux                   1099   7761               RISE  1       
I__13260/I                                                      InMux                      0      7761               RISE  1       
I__13260/O                                                      InMux                      662    8424               RISE  1       
I__13261/I                                                      CascadeMux                 0      8424               RISE  1       
I__13261/O                                                      CascadeMux                 0      8424               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_q_RNIUGAN_0_LC_17_15_7/in2        LogicCell40_SEQ_MODE_0000  0      8424               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_q_RNIUGAN_0_LC_17_15_7/lcout      LogicCell40_SEQ_MODE_0000  1179   9602               RISE  2       
I__16421/I                                                      Odrv12                     0      9602               RISE  1       
I__16421/O                                                      Odrv12                     1073   10675              RISE  1       
I__16422/I                                                      Span12Mux_v                0      10675              RISE  1       
I__16422/O                                                      Span12Mux_v                980    11655              RISE  1       
I__16423/I                                                      LocalMux                   0      11655              RISE  1       
I__16423/O                                                      LocalMux                   1099   12754              RISE  1       
I__16424/I                                                      InMux                      0      12754              RISE  1       
I__16424/O                                                      InMux                      662    13417              RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_18_25_1/in0       LogicCell40_SEQ_MODE_0000  0      13417              RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_18_25_1/lcout     LogicCell40_SEQ_MODE_0000  1245   14662              RISE  1       
I__16426/I                                                      Odrv4                      0      14662              RISE  1       
I__16426/O                                                      Odrv4                      596    15258              RISE  1       
I__16427/I                                                      Span4Mux_s3_v              0      15258              RISE  1       
I__16427/O                                                      Span4Mux_s3_v              543    15801              RISE  1       
I__16428/I                                                      LocalMux                   0      15801              RISE  1       
I__16428/O                                                      LocalMux                   1099   16900              RISE  1       
I__16429/I                                                      IoInMux                    0      16900              RISE  1       
I__16429/O                                                      IoInMux                    662    17562              RISE  1       
u_usb_dn_preio/DOUT0                                            PRE_IO_PIN_TYPE_101001     0      17562              RISE  1       
u_usb_dn_preio/PADOUT                                           PRE_IO_PIN_TYPE_101001     768    18330              FALL  1       
u_usb_dn_iopad/DIN                                              IO_PAD                     0      18330              FALL  1       
u_usb_dn_iopad/PACKAGEPIN:out                                   IO_PAD                     2088   20418              FALL  1       
usb_dn:out                                                      demo                       0      20418              FALL  1       

6.2.2::Path details for port: usb_dp:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dp:out
Clock Port         : u_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 20312


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             17782
---------------------------- ------
Clock To Out Delay            20312

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_gb/GLOBALBUFFEROUTPUT                              ICE_GB                     0      0                  RISE  377     
I__16129/I                                           gio2CtrlBuf                0      0                  RISE  1       
I__16129/O                                           gio2CtrlBuf                0      0                  RISE  1       
I__16130/I                                           GlobalMux                  0      0                  RISE  1       
I__16130/O                                           GlobalMux                  252    252                RISE  1       
I__16220/I                                           ClkMux                     0      252                RISE  1       
I__16220/O                                           ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_17_9_2/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                        model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_17_9_2/lcout           LogicCell40_SEQ_MODE_1010  1391   2530               RISE  9       
I__14227/I                                                      Odrv4                      0      2530               RISE  1       
I__14227/O                                                      Odrv4                      596    3126               RISE  1       
I__14231/I                                                      Span4Mux_v                 0      3126               RISE  1       
I__14231/O                                                      Span4Mux_v                 596    3722               RISE  1       
I__14239/I                                                      LocalMux                   0      3722               RISE  1       
I__14239/O                                                      LocalMux                   1099   4821               RISE  1       
I__14245/I                                                      InMux                      0      4821               RISE  1       
I__14245/O                                                      InMux                      662    5483               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_LC_17_15_2/in1    LogicCell40_SEQ_MODE_0000  0      5483               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_LC_17_15_2/lcout  LogicCell40_SEQ_MODE_0000  1179   6662               RISE  2       
I__13258/I                                                      LocalMux                   0      6662               RISE  1       
I__13258/O                                                      LocalMux                   1099   7761               RISE  1       
I__13260/I                                                      InMux                      0      7761               RISE  1       
I__13260/O                                                      InMux                      662    8424               RISE  1       
I__13261/I                                                      CascadeMux                 0      8424               RISE  1       
I__13261/O                                                      CascadeMux                 0      8424               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_q_RNIUGAN_0_LC_17_15_7/in2        LogicCell40_SEQ_MODE_0000  0      8424               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_q_RNIUGAN_0_LC_17_15_7/lcout      LogicCell40_SEQ_MODE_0000  1179   9602               RISE  2       
I__16421/I                                                      Odrv12                     0      9602               RISE  1       
I__16421/O                                                      Odrv12                     1073   10675              RISE  1       
I__16422/I                                                      Span12Mux_v                0      10675              RISE  1       
I__16422/O                                                      Span12Mux_v                980    11655              RISE  1       
I__16423/I                                                      LocalMux                   0      11655              RISE  1       
I__16423/O                                                      LocalMux                   1099   12754              RISE  1       
I__16425/I                                                      InMux                      0      12754              RISE  1       
I__16425/O                                                      InMux                      662    13417              RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_18_25_3/in0         LogicCell40_SEQ_MODE_0000  0      13417              RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_18_25_3/lcout       LogicCell40_SEQ_MODE_0000  1245   14662              RISE  1       
I__16409/I                                                      Odrv4                      0      14662              RISE  1       
I__16409/O                                                      Odrv4                      596    15258              RISE  1       
I__16410/I                                                      Span4Mux_s2_v              0      15258              RISE  1       
I__16410/O                                                      Span4Mux_s2_v              437    15695              RISE  1       
I__16411/I                                                      LocalMux                   0      15695              RISE  1       
I__16411/O                                                      LocalMux                   1099   16794              RISE  1       
I__16412/I                                                      IoInMux                    0      16794              RISE  1       
I__16412/O                                                      IoInMux                    662    17456              RISE  1       
u_usb_dp_preio/DOUT0                                            PRE_IO_PIN_TYPE_101001     0      17456              RISE  1       
u_usb_dp_preio/PADOUT                                           PRE_IO_PIN_TYPE_101001     768    18224              FALL  1       
u_usb_dp_iopad/DIN                                              IO_PAD                     0      18224              FALL  1       
u_usb_dp_iopad/PACKAGEPIN:out                                   IO_PAD                     2088   20312              FALL  1       
usb_dp:out                                                      demo                       0      20312              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: usb_dn:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dn:in
Clock Port        : u_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Hold Time         : -3546


Capture Clock Path Delay       1139
+ Hold  Time                      0
- Data Path Delay             -4685
---------------------------- ------
Hold Time                     -3546

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dn:in                                       demo                       0      0                  FALL  1       
u_usb_dn_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_dn_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_dn_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_dn_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    950                FALL  1       
I__9205/I                                       Odrv12                     0      950                FALL  1       
I__9205/O                                       Odrv12                     1232   2182               FALL  1       
I__9206/I                                       Span12Mux_h                0      2182               FALL  1       
I__9206/O                                       Span12Mux_h                1232   3414               FALL  1       
I__9207/I                                       LocalMux                   0      3414               FALL  1       
I__9207/O                                       LocalMux                   768    4182               FALL  1       
I__9208/I                                       InMux                      0      4182               FALL  1       
I__9208/O                                       InMux                      503    4685               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_14_19_7/in3  LogicCell40_SEQ_MODE_1000  0      4685               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_gb/GLOBALBUFFEROUTPUT                         ICE_GB                     0      0                  RISE  377     
I__16129/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__16129/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__16130/I                                      GlobalMux                  0      0                  RISE  1       
I__16130/O                                      GlobalMux                  252    252                RISE  1       
I__16159/I                                      ClkMux                     0      252                RISE  1       
I__16159/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_14_19_7/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.4.2::Path details for port: usb_dp:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dp:in
Clock Port        : u_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Hold Time         : -3546


Capture Clock Path Delay       1139
+ Hold  Time                      0
- Data Path Delay             -4685
---------------------------- ------
Hold Time                     -3546

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dp:in                                       demo                       0      0                  FALL  1       
u_usb_dp_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_dp_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_dp_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_dp_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    950                FALL  1       
I__10722/I                                      Odrv12                     0      950                FALL  1       
I__10722/O                                      Odrv12                     1232   2182               FALL  1       
I__10723/I                                      Span12Mux_h                0      2182               FALL  1       
I__10723/O                                      Span12Mux_h                1232   3414               FALL  1       
I__10724/I                                      LocalMux                   0      3414               FALL  1       
I__10724/O                                      LocalMux                   768    4182               FALL  1       
I__10725/I                                      InMux                      0      4182               FALL  1       
I__10725/O                                      InMux                      503    4685               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_15_25_5/in0  LogicCell40_SEQ_MODE_1000  0      4685               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_gb/GLOBALBUFFEROUTPUT                         ICE_GB                     0      0                  RISE  377     
I__16129/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__16129/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__16130/I                                      GlobalMux                  0      0                  RISE  1       
I__16130/O                                      GlobalMux                  252    252                RISE  1       
I__16131/I                                      ClkMux                     0      252                RISE  1       
I__16131/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_15_25_5/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: usb_dn:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dn:out
Clock Port         : u_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 11794


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay              9264
---------------------------- ------
Clock To Out Delay            11794

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_gb/GLOBALBUFFEROUTPUT                         ICE_GB                     0      0                  RISE  377     
I__16129/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__16129/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__16130/I                                      GlobalMux                  0      0                  RISE  1       
I__16130/O                                      GlobalMux                  252    252                RISE  1       
I__16162/I                                      ClkMux                     0      252                RISE  1       
I__16162/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_18_15_7/clk  LogicCell40_SEQ_MODE_1011  0      1139               RISE  1       

Data Path
pin name                                                     model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_18_15_7/lcout             LogicCell40_SEQ_MODE_1011  1391   2530               FALL  3       
I__16414/I                                                   Odrv4                      0      2530               FALL  1       
I__16414/O                                                   Odrv4                      649    3179               FALL  1       
I__16416/I                                                   Span4Mux_v                 0      3179               FALL  1       
I__16416/O                                                   Span4Mux_v                 649    3828               FALL  1       
I__16417/I                                                   Span4Mux_v                 0      3828               FALL  1       
I__16417/O                                                   Span4Mux_v                 649    4477               FALL  1       
I__16418/I                                                   LocalMux                   0      4477               FALL  1       
I__16418/O                                                   LocalMux                   768    5245               FALL  1       
I__16419/I                                                   InMux                      0      5245               FALL  1       
I__16419/O                                                   InMux                      503    5748               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_18_25_1/in3    LogicCell40_SEQ_MODE_0000  0      5748               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_18_25_1/lcout  LogicCell40_SEQ_MODE_0000  874    6622               FALL  1       
I__16426/I                                                   Odrv4                      0      6622               FALL  1       
I__16426/O                                                   Odrv4                      649    7271               FALL  1       
I__16427/I                                                   Span4Mux_s3_v              0      7271               FALL  1       
I__16427/O                                                   Span4Mux_s3_v              583    7854               FALL  1       
I__16428/I                                                   LocalMux                   0      7854               FALL  1       
I__16428/O                                                   LocalMux                   768    8622               FALL  1       
I__16429/I                                                   IoInMux                    0      8622               FALL  1       
I__16429/O                                                   IoInMux                    503    9125               FALL  1       
u_usb_dn_preio/DOUT0                                         PRE_IO_PIN_TYPE_101001     0      9125               FALL  1       
u_usb_dn_preio/PADOUT                                        PRE_IO_PIN_TYPE_101001     755    9880               RISE  1       
u_usb_dn_iopad/DIN                                           IO_PAD                     0      9880               RISE  1       
u_usb_dn_iopad/PACKAGEPIN:out                                IO_PAD                     1914   11794              RISE  1       
usb_dn:out                                                   demo                       0      11794              RISE  1       

6.5.2::Path details for port: usb_dp:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dp:out
Clock Port         : u_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 11662


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay              9132
---------------------------- ------
Clock To Out Delay            11662

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_gb/GLOBALBUFFEROUTPUT                         ICE_GB                     0      0                  RISE  377     
I__16129/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__16129/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__16130/I                                      GlobalMux                  0      0                  RISE  1       
I__16130/O                                      GlobalMux                  252    252                RISE  1       
I__16162/I                                      ClkMux                     0      252                RISE  1       
I__16162/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_18_15_7/clk  LogicCell40_SEQ_MODE_1011  0      1139               RISE  1       

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_18_15_7/lcout           LogicCell40_SEQ_MODE_1011  1391   2530               FALL  3       
I__16414/I                                                 Odrv4                      0      2530               FALL  1       
I__16414/O                                                 Odrv4                      649    3179               FALL  1       
I__16416/I                                                 Span4Mux_v                 0      3179               FALL  1       
I__16416/O                                                 Span4Mux_v                 649    3828               FALL  1       
I__16417/I                                                 Span4Mux_v                 0      3828               FALL  1       
I__16417/O                                                 Span4Mux_v                 649    4477               FALL  1       
I__16418/I                                                 LocalMux                   0      4477               FALL  1       
I__16418/O                                                 LocalMux                   768    5245               FALL  1       
I__16420/I                                                 InMux                      0      5245               FALL  1       
I__16420/O                                                 InMux                      503    5748               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_18_25_3/in3    LogicCell40_SEQ_MODE_0000  0      5748               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_18_25_3/lcout  LogicCell40_SEQ_MODE_0000  874    6622               FALL  1       
I__16409/I                                                 Odrv4                      0      6622               FALL  1       
I__16409/O                                                 Odrv4                      649    7271               FALL  1       
I__16410/I                                                 Span4Mux_s2_v              0      7271               FALL  1       
I__16410/O                                                 Span4Mux_s2_v              450    7722               FALL  1       
I__16411/I                                                 LocalMux                   0      7722               FALL  1       
I__16411/O                                                 LocalMux                   768    8490               FALL  1       
I__16412/I                                                 IoInMux                    0      8490               FALL  1       
I__16412/O                                                 IoInMux                    503    8993               FALL  1       
u_usb_dp_preio/DOUT0                                       PRE_IO_PIN_TYPE_101001     0      8993               FALL  1       
u_usb_dp_preio/PADOUT                                      PRE_IO_PIN_TYPE_101001     755    9748               RISE  1       
u_usb_dp_iopad/DIN                                         IO_PAD                     0      9748               RISE  1       
u_usb_dp_iopad/PACKAGEPIN:out                              IO_PAD                     1914   11662              RISE  1       
usb_dp:out                                                 demo                       0      11662              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

