

================================================================
== Vitis HLS Report for 'Radix2wDPM_Pipeline_VITIS_LOOP_120_1'
================================================================
* Date:           Thu Dec 26 19:54:29 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        haidiem
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.414 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_120_1  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%n = alloca i32 1"   --->   Operation 4 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 5 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln120_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %sext_ln120"   --->   Operation 6 'read' 'sext_ln120_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln120_cast = sext i3 %sext_ln120_read"   --->   Operation 7 'sext' 'sext_ln120_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 %sext_ln120_cast, i16 %empty"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %n"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.41>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%n_1 = load i32 %n" [dpm.cpp:122->dpm.cpp:22]   --->   Operation 11 'load' 'n_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%p_load = load i16 %empty" [dpm.cpp:121->dpm.cpp:22]   --->   Operation 12 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty_210 = trunc i16 %p_load" [dpm.cpp:121->dpm.cpp:22]   --->   Operation 13 'trunc' 'empty_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (2.42ns)   --->   "%icmp_ln120 = icmp_eq  i16 %p_load, i16 0" [dpm.cpp:120->dpm.cpp:22]   --->   Operation 15 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.97ns)   --->   "%or_ln120 = or i1 %empty_210, i1 %icmp_ln120" [dpm.cpp:120->dpm.cpp:22]   --->   Operation 16 'or' 'or_ln120' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (2.55ns)   --->   "%n_2 = add i32 %n_1, i32 1" [dpm.cpp:122->dpm.cpp:22]   --->   Operation 17 'add' 'n_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %or_ln120, void, void %Qi_parameter.exit.exitStub" [dpm.cpp:120->dpm.cpp:22]   --->   Operation 18 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [dpm.cpp:121->dpm.cpp:22]   --->   Operation 19 'specloopname' 'specloopname_ln121' <Predicate = (!or_ln120)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_load, i32 15" [dpm.cpp:121->dpm.cpp:22]   --->   Operation 20 'bitselect' 'tmp' <Predicate = (!or_ln120)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (2.07ns)   --->   "%sub_ln121 = sub i16 0, i16 %p_load" [dpm.cpp:121->dpm.cpp:22]   --->   Operation 21 'sub' 'sub_ln121' <Predicate = (!or_ln120)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%lshr_ln121_1 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %sub_ln121, i32 1, i32 15" [dpm.cpp:121->dpm.cpp:22]   --->   Operation 22 'partselect' 'lshr_ln121_1' <Predicate = (!or_ln120)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i15 %lshr_ln121_1" [dpm.cpp:121->dpm.cpp:22]   --->   Operation 23 'zext' 'zext_ln121' <Predicate = (!or_ln120)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.94ns)   --->   "%sub_ln121_1 = sub i16 0, i16 %zext_ln121" [dpm.cpp:121->dpm.cpp:22]   --->   Operation 24 'sub' 'sub_ln121_1' <Predicate = (!or_ln120)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%lshr_ln121_2 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %p_load, i32 1, i32 15" [dpm.cpp:121->dpm.cpp:22]   --->   Operation 25 'partselect' 'lshr_ln121_2' <Predicate = (!or_ln120)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln121_1 = zext i15 %lshr_ln121_2" [dpm.cpp:121->dpm.cpp:22]   --->   Operation 26 'zext' 'zext_ln121_1' <Predicate = (!or_ln120)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.80ns)   --->   "%select_ln121 = select i1 %tmp, i16 %sub_ln121_1, i16 %zext_ln121_1" [dpm.cpp:121->dpm.cpp:22]   --->   Operation 27 'select' 'select_ln121' <Predicate = (!or_ln120)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln120 = store i16 %select_ln121, i16 %empty" [dpm.cpp:120->dpm.cpp:22]   --->   Operation 28 'store' 'store_ln120' <Predicate = (!or_ln120)> <Delay = 1.58>
ST_2 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln120 = store i32 %n_2, i32 %n" [dpm.cpp:120->dpm.cpp:22]   --->   Operation 29 'store' 'store_ln120' <Predicate = (!or_ln120)> <Delay = 1.58>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln120 = br void" [dpm.cpp:120->dpm.cpp:22]   --->   Operation 30 'br' 'br_ln120' <Predicate = (!or_ln120)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%write_ln121 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_out, i16 %p_load" [dpm.cpp:121->dpm.cpp:22]   --->   Operation 31 'write' 'write_ln121' <Predicate = (or_ln120)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%write_ln122 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %n_out, i32 %n_1" [dpm.cpp:122->dpm.cpp:22]   --->   Operation 32 'write' 'write_ln122' <Predicate = (or_ln120)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 33 'ret' 'ret_ln0' <Predicate = (or_ln120)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('empty') [5]  (0 ns)
	'store' operation ('store_ln0') of variable 'sext_ln120_cast' on local variable 'empty' [8]  (1.59 ns)

 <State 2>: 6.41ns
The critical path consists of the following:
	'load' operation ('p_load', dpm.cpp:121->dpm.cpp:22) on local variable 'empty' [13]  (0 ns)
	'sub' operation ('sub_ln121', dpm.cpp:121->dpm.cpp:22) [23]  (2.08 ns)
	'sub' operation ('sub_ln121_1', dpm.cpp:121->dpm.cpp:22) [26]  (1.94 ns)
	'select' operation ('select_ln121', dpm.cpp:121->dpm.cpp:22) [29]  (0.805 ns)
	'store' operation ('store_ln120', dpm.cpp:120->dpm.cpp:22) of variable 'select_ln121', dpm.cpp:121->dpm.cpp:22 on local variable 'empty' [30]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
