// Seed: 410728841
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_4;
  always id_4 = id_4;
  wire id_5, id_6, id_7;
  wire id_8;
  parameter id_9 = 1'b0;
  assign id_7 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd90,
    parameter id_2 = 32'd63,
    parameter id_7 = 32'd91,
    parameter id_9 = 32'd72
) (
    input supply1 _id_0,
    input supply1 id_1[id_2 : id_0],
    output tri0 _id_2
);
  wire id_4, id_5, id_6, _id_7;
  wire [id_7 : -1] id_8, _id_9;
  wire id_10, id_11[id_9 : id_2];
  module_0 modCall_1 (
      id_4,
      id_6,
      id_8
  );
endmodule
