#Timing report of worst 3 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: out.Q[0] (dffsre clocked by clock0)
Endpoint  : out:out.outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
out.C[0] (dffsre)                                                1.519     1.519
out.Q[0] (dffsre) [clock-to-output]                              0.709     2.228
out:out.outpad[0] (.output)                                      1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 2
Startpoint: in_reg1.Q[0] (dffsre clocked by clock0)
Endpoint  : out.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
in_reg1.C[0] (dffsre)                                            1.519     1.519
in_reg1.Q[0] (dffsre) [clock-to-output]                          0.709     2.228
out.D[0] (dffsre)                                                1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
out.C[0] (dffsre)                                                1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                4.508


#Path 3
Startpoint: in1.inpad[0] (.input clocked by clock0)
Endpoint  : in_reg1.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
in1.inpad[0] (.input)                                            0.000     1.000
in_reg1.D[0] (dffsre)                                            1.519     2.519
data arrival time                                                          2.519

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
in_reg1.C[0] (dffsre)                                            1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -2.519
--------------------------------------------------------------------------------
slack (MET)                                                                5.737


#End of timing report
