

================================================================
== Vivado HLS Report for 'feature_Loop_memcpy_boundingBoxes_boun'
================================================================
* Date:           Sat Jan 13 00:01:02 2018

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        maxi_feature
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   13|   13|   13|   13|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- memcpy.boundingBoxes.bounding  |    5|    5|         3|          1|          1|     4|    yes   |
        +---------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    126|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      9|
|Register         |        -|      -|     104|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     104|    135|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |indvar_next_i_i_i_fu_210_p2  |     +    |      0|  0|   3|           3|           1|
    |boundingBoxes_3_1_fu_259_p3  |  Select  |      0|  0|  16|           1|          16|
    |boundingBoxes_3_3_fu_267_p3  |  Select  |      0|  0|  16|           1|          16|
    |boundingBoxes_3_4_fu_273_p3  |  Select  |      0|  0|  16|           1|          16|
    |boundingBoxes_3_6_fu_280_p3  |  Select  |      0|  0|  16|           1|          16|
    |boundingBoxes_3_fu_245_p3    |  Select  |      0|  0|  16|           1|          16|
    |newSel4_i_i_fu_239_p3        |  Select  |      0|  0|  16|           1|          16|
    |newSel_i_i_fu_253_p3         |  Select  |      0|  0|  16|           1|          16|
    |ap_sig_bdd_142               |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_372               |    and   |      0|  0|   1|           1|           1|
    |exitcond_i_i_i_fu_204_p2     |   icmp   |      0|  0|   2|           3|           4|
    |sel_tmp2_i_i_fu_225_p2       |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp4_i_i_fu_230_p2       |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp_i_i_fu_220_p2        |   icmp   |      0|  0|   2|           2|           3|
    |ap_sig_bdd_122               |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_190               |    or    |      0|  0|   1|           1|           1|
    |or_cond_i_i_fu_235_p2        |    or    |      0|  0|   1|           1|           1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 126|          24|         127|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |   4|         10|    1|         10|
    |ap_reg_ppiten_pp0_it2                  |   1|          2|    1|          2|
    |ap_sig_ioackin_m_axi_bounding_ARREADY  |   1|          2|    1|          2|
    |indvar_i_i_i_reg_172                   |   3|          2|    3|          6|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |   9|         16|    6|         20|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |   9|   0|    9|          0|
    |ap_done_reg                                  |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_bounding_ARREADY        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                        |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond_i_i_i_reg_316_pp0_it1  |   1|   0|    1|          0|
    |boundingBoxes_0_reg_332                      |  16|   0|   16|          0|
    |boundingBoxes_2_out_i_i_reg_136              |  16|   0|   16|          0|
    |boundingBoxes_3_2_reg_148                    |  16|   0|   16|          0|
    |boundingBoxes_3_5_reg_160                    |  16|   0|   16|          0|
    |boundingBoxes_3_out_i_i_reg_124              |  16|   0|   16|          0|
    |exitcond_i_i_i_reg_316                       |   1|   0|    1|          0|
    |indvar_i_i_i_reg_172                         |   3|   0|    3|          0|
    |sel_tmp2_i_i_reg_346                         |   1|   0|    1|          0|
    |sel_tmp4_i_i_reg_352                         |   1|   0|    1|          0|
    |sel_tmp_i_i_reg_340                          |   1|   0|    1|          0|
    |tmp_12_reg_325                               |   2|   0|    2|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 104|   0|  104|          0|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | feature_Loop_memcpy.boundingBoxes.boun | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | feature_Loop_memcpy.boundingBoxes.boun | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | feature_Loop_memcpy.boundingBoxes.boun | return value |
|ap_done                  | out |    1| ap_ctrl_hs | feature_Loop_memcpy.boundingBoxes.boun | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | feature_Loop_memcpy.boundingBoxes.boun | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | feature_Loop_memcpy.boundingBoxes.boun | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | feature_Loop_memcpy.boundingBoxes.boun | return value |
|ap_return_0              | out |   16| ap_ctrl_hs | feature_Loop_memcpy.boundingBoxes.boun | return value |
|ap_return_1              | out |   16| ap_ctrl_hs | feature_Loop_memcpy.boundingBoxes.boun | return value |
|ap_return_2              | out |   16| ap_ctrl_hs | feature_Loop_memcpy.boundingBoxes.boun | return value |
|ap_return_3              | out |   16| ap_ctrl_hs | feature_Loop_memcpy.boundingBoxes.boun | return value |
|m_axi_bounding_AWVALID   | out |    1|    m_axi   |                bounding                |    pointer   |
|m_axi_bounding_AWREADY   |  in |    1|    m_axi   |                bounding                |    pointer   |
|m_axi_bounding_AWADDR    | out |   32|    m_axi   |                bounding                |    pointer   |
|m_axi_bounding_AWID      | out |    1|    m_axi   |                bounding                |    pointer   |
|m_axi_bounding_AWLEN     | out |   32|    m_axi   |                bounding                |    pointer   |
|m_axi_bounding_AWSIZE    | out |    3|    m_axi   |                bounding                |    pointer   |
|m_axi_bounding_AWBURST   | out |    2|    m_axi   |                bounding                |    pointer   |
|m_axi_bounding_AWLOCK    | out |    2|    m_axi   |                bounding                |    pointer   |
|m_axi_bounding_AWCACHE   | out |    4|    m_axi   |                bounding                |    pointer   |
|m_axi_bounding_AWPROT    | out |    3|    m_axi   |                bounding                |    pointer   |
|m_axi_bounding_AWQOS     | out |    4|    m_axi   |                bounding                |    pointer   |
|m_axi_bounding_AWREGION  | out |    4|    m_axi   |                bounding                |    pointer   |
|m_axi_bounding_AWUSER    | out |    1|    m_axi   |                bounding                |    pointer   |
|m_axi_bounding_WVALID    | out |    1|    m_axi   |                bounding                |    pointer   |
|m_axi_bounding_WREADY    |  in |    1|    m_axi   |                bounding                |    pointer   |
|m_axi_bounding_WDATA     | out |   16|    m_axi   |                bounding                |    pointer   |
|m_axi_bounding_WSTRB     | out |    2|    m_axi   |                bounding                |    pointer   |
|m_axi_bounding_WLAST     | out |    1|    m_axi   |                bounding                |    pointer   |
|m_axi_bounding_WID       | out |    1|    m_axi   |                bounding                |    pointer   |
|m_axi_bounding_WUSER     | out |    1|    m_axi   |                bounding                |    pointer   |
|m_axi_bounding_ARVALID   | out |    1|    m_axi   |                bounding                |    pointer   |
|m_axi_bounding_ARREADY   |  in |    1|    m_axi   |                bounding                |    pointer   |
|m_axi_bounding_ARADDR    | out |   32|    m_axi   |                bounding                |    pointer   |
|m_axi_bounding_ARID      | out |    1|    m_axi   |                bounding                |    pointer   |
|m_axi_bounding_ARLEN     | out |   32|    m_axi   |                bounding                |    pointer   |
|m_axi_bounding_ARSIZE    | out |    3|    m_axi   |                bounding                |    pointer   |
|m_axi_bounding_ARBURST   | out |    2|    m_axi   |                bounding                |    pointer   |
|m_axi_bounding_ARLOCK    | out |    2|    m_axi   |                bounding                |    pointer   |
|m_axi_bounding_ARCACHE   | out |    4|    m_axi   |                bounding                |    pointer   |
|m_axi_bounding_ARPROT    | out |    3|    m_axi   |                bounding                |    pointer   |
|m_axi_bounding_ARQOS     | out |    4|    m_axi   |                bounding                |    pointer   |
|m_axi_bounding_ARREGION  | out |    4|    m_axi   |                bounding                |    pointer   |
|m_axi_bounding_ARUSER    | out |    1|    m_axi   |                bounding                |    pointer   |
|m_axi_bounding_RVALID    |  in |    1|    m_axi   |                bounding                |    pointer   |
|m_axi_bounding_RREADY    | out |    1|    m_axi   |                bounding                |    pointer   |
|m_axi_bounding_RDATA     |  in |   16|    m_axi   |                bounding                |    pointer   |
|m_axi_bounding_RLAST     |  in |    1|    m_axi   |                bounding                |    pointer   |
|m_axi_bounding_RID       |  in |    1|    m_axi   |                bounding                |    pointer   |
|m_axi_bounding_RUSER     |  in |    1|    m_axi   |                bounding                |    pointer   |
|m_axi_bounding_RRESP     |  in |    2|    m_axi   |                bounding                |    pointer   |
|m_axi_bounding_BVALID    |  in |    1|    m_axi   |                bounding                |    pointer   |
|m_axi_bounding_BREADY    | out |    1|    m_axi   |                bounding                |    pointer   |
|m_axi_bounding_BRESP     |  in |    2|    m_axi   |                bounding                |    pointer   |
|m_axi_bounding_BID       |  in |    1|    m_axi   |                bounding                |    pointer   |
|m_axi_bounding_BUSER     |  in |    1|    m_axi   |                bounding                |    pointer   |
|bounding1                |  in |   32|   ap_none  |                bounding1               |    scalar    |
|frame_in                 |  in |   32|   ap_none  |                frame_in                |    scalar    |
|featureh                 |  in |   32|   ap_none  |                featureh                |    scalar    |
|frame_in_out_din         | out |   32|   ap_fifo  |              frame_in_out              |    pointer   |
|frame_in_out_full_n      |  in |    1|   ap_fifo  |              frame_in_out              |    pointer   |
|frame_in_out_write       | out |    1|   ap_fifo  |              frame_in_out              |    pointer   |
|featureh_out_din         | out |   32|   ap_fifo  |              featureh_out              |    pointer   |
|featureh_out_full_n      |  in |    1|   ap_fifo  |              featureh_out              |    pointer   |
|featureh_out_write       | out |    1|   ap_fifo  |              featureh_out              |    pointer   |
+-------------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 11
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	11  / (exitcond_i_i_i)
	9  / (!exitcond_i_i_i)
9 --> 
	10  / true
10 --> 
	8  / true
11 --> 
* FSM state operations: 

 <State 1>: 3.50ns
ST_1: bounding1_read [1/1] 0.00ns
entry:5  %bounding1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %bounding1)

ST_1: tmp [1/1] 0.00ns
entry:10  %tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %bounding1_read, i32 1, i32 31)

ST_1: tmp_11 [1/1] 0.00ns
entry:12  %tmp_11 = zext i31 %tmp to i64

ST_1: bounding_addr [1/1] 0.00ns
entry:13  %bounding_addr = getelementptr i16* %bounding, i64 %tmp_11

ST_1: p_rd_req [7/7] 3.50ns
entry:14  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %bounding_addr, i32 4)


 <State 2>: 3.50ns
ST_2: p_rd_req [6/7] 3.50ns
entry:14  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %bounding_addr, i32 4)


 <State 3>: 3.50ns
ST_3: p_rd_req [5/7] 3.50ns
entry:14  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %bounding_addr, i32 4)


 <State 4>: 3.50ns
ST_4: p_rd_req [4/7] 3.50ns
entry:14  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %bounding_addr, i32 4)


 <State 5>: 3.50ns
ST_5: p_rd_req [3/7] 3.50ns
entry:14  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %bounding_addr, i32 4)


 <State 6>: 3.50ns
ST_6: p_rd_req [2/7] 3.50ns
entry:14  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %bounding_addr, i32 4)


 <State 7>: 3.50ns
ST_7: stg_22 [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecInterface(i16* %bounding, [6 x i8]* @p_str1808, i32 0, i32 0, i32 0, i32 40, [1 x i8]* @p_str1807, [6 x i8]* @p_str1809, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

ST_7: stg_23 [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecInterface(i16* %bounding, [6 x i8]* @p_str1808, i32 0, i32 0, i32 0, i32 40, [1 x i8]* @p_str1807, [6 x i8]* @p_str1809, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

ST_7: stg_24 [1/1] 0.00ns
entry:2  call void (...)* @_ssdm_op_SpecInterface(i32* %frame_in_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_7: featureh_read [1/1] 0.00ns
entry:3  %featureh_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %featureh)

ST_7: frame_in_read [1/1] 0.00ns
entry:4  %frame_in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %frame_in)

ST_7: stg_27 [1/1] 1.00ns
entry:6  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %frame_in_out, i32 %frame_in_read)

ST_7: stg_28 [1/1] 0.00ns
entry:7  call void (...)* @_ssdm_op_SpecInterface(i32* %featureh_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_7: stg_29 [1/1] 1.00ns
entry:8  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %featureh_out, i32 %featureh_read)

ST_7: stg_30 [1/1] 0.00ns
entry:9  call void (...)* @_ssdm_op_SpecInterface(i16* %bounding, [6 x i8]* @p_str1808, i32 0, i32 0, i32 0, i32 40, [1 x i8]* @p_str1807, [6 x i8]* @p_str1809, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

ST_7: stg_31 [1/1] 0.00ns
entry:11  call void (...)* @_ssdm_op_SpecInterface(i16* %bounding, [6 x i8]* @p_str1808, i32 0, i32 0, i32 0, i32 40, [1 x i8]* @p_str1807, [6 x i8]* @p_str1809, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

ST_7: p_rd_req [1/7] 3.50ns
entry:14  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %bounding_addr, i32 4)

ST_7: stg_33 [1/1] 1.57ns
entry:15  br label %burst.rd.header.i.i.i


 <State 8>: 1.62ns
ST_8: boundingBoxes_3_out_i_i [1/1] 0.00ns
burst.rd.header.i.i.i:0  %boundingBoxes_3_out_i_i = phi i16 [ undef, %entry ], [ %boundingBoxes_3, %burst.rd.body.i_ifconv.i.i ]

ST_8: boundingBoxes_2_out_i_i [1/1] 0.00ns
burst.rd.header.i.i.i:1  %boundingBoxes_2_out_i_i = phi i16 [ undef, %entry ], [ %boundingBoxes_3_1, %burst.rd.body.i_ifconv.i.i ]

ST_8: boundingBoxes_3_2 [1/1] 0.00ns
burst.rd.header.i.i.i:2  %boundingBoxes_3_2 = phi i16 [ undef, %entry ], [ %boundingBoxes_3_4, %burst.rd.body.i_ifconv.i.i ]

ST_8: boundingBoxes_3_5 [1/1] 0.00ns
burst.rd.header.i.i.i:3  %boundingBoxes_3_5 = phi i16 [ undef, %entry ], [ %boundingBoxes_3_6, %burst.rd.body.i_ifconv.i.i ]

ST_8: indvar_i_i_i [1/1] 0.00ns
burst.rd.header.i.i.i:4  %indvar_i_i_i = phi i3 [ 0, %entry ], [ %indvar_next_i_i_i, %burst.rd.body.i_ifconv.i.i ]

ST_8: exitcond_i_i_i [1/1] 1.62ns
burst.rd.header.i.i.i:5  %exitcond_i_i_i = icmp eq i3 %indvar_i_i_i, -4

ST_8: empty [1/1] 0.00ns
burst.rd.header.i.i.i:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

ST_8: indvar_next_i_i_i [1/1] 0.80ns
burst.rd.header.i.i.i:7  %indvar_next_i_i_i = add i3 %indvar_i_i_i, 1

ST_8: stg_42 [1/1] 0.00ns
burst.rd.header.i.i.i:8  br i1 %exitcond_i_i_i, label %.exit, label %burst.rd.body.i_ifconv.i.i

ST_8: tmp_12 [1/1] 0.00ns
burst.rd.body.i_ifconv.i.i:4  %tmp_12 = trunc i3 %indvar_i_i_i to i2


 <State 9>: 3.50ns
ST_9: boundingBoxes_0 [1/1] 3.50ns
burst.rd.body.i_ifconv.i.i:3  %boundingBoxes_0 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %bounding_addr)

ST_9: sel_tmp_i_i [1/1] 1.36ns
burst.rd.body.i_ifconv.i.i:5  %sel_tmp_i_i = icmp eq i2 %tmp_12, -2

ST_9: sel_tmp2_i_i [1/1] 1.36ns
burst.rd.body.i_ifconv.i.i:6  %sel_tmp2_i_i = icmp eq i2 %tmp_12, 1

ST_9: sel_tmp4_i_i [1/1] 1.36ns
burst.rd.body.i_ifconv.i.i:7  %sel_tmp4_i_i = icmp eq i2 %tmp_12, 0


 <State 10>: 2.74ns
ST_10: burstread_rbegin_i_i_i [1/1] 0.00ns
burst.rd.body.i_ifconv.i.i:0  %burstread_rbegin_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

ST_10: stg_49 [1/1] 0.00ns
burst.rd.body.i_ifconv.i.i:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_10: empty_59 [1/1] 0.00ns
burst.rd.body.i_ifconv.i.i:2  %empty_59 = call i32 (...)* @_ssdm_op_SpecLoopName([30 x i8]* @memcpy_OC_boundingBoxes_OC_bou) nounwind

ST_10: or_cond_i_i [1/1] 1.37ns
burst.rd.body.i_ifconv.i.i:8  %or_cond_i_i = or i1 %sel_tmp4_i_i, %sel_tmp2_i_i

ST_10: newSel4_i_i [1/1] 1.37ns
burst.rd.body.i_ifconv.i.i:9  %newSel4_i_i = select i1 %sel_tmp_i_i, i16 %boundingBoxes_3_out_i_i, i16 %boundingBoxes_0

ST_10: boundingBoxes_3 [1/1] 1.37ns
burst.rd.body.i_ifconv.i.i:10  %boundingBoxes_3 = select i1 %or_cond_i_i, i16 %boundingBoxes_3_out_i_i, i16 %newSel4_i_i

ST_10: newSel_i_i [1/1] 1.37ns
burst.rd.body.i_ifconv.i.i:11  %newSel_i_i = select i1 %sel_tmp_i_i, i16 %boundingBoxes_0, i16 %boundingBoxes_2_out_i_i

ST_10: boundingBoxes_3_1 [1/1] 1.37ns
burst.rd.body.i_ifconv.i.i:12  %boundingBoxes_3_1 = select i1 %or_cond_i_i, i16 %boundingBoxes_2_out_i_i, i16 %newSel_i_i

ST_10: boundingBoxes_3_3 [1/1] 1.37ns
burst.rd.body.i_ifconv.i.i:13  %boundingBoxes_3_3 = select i1 %sel_tmp2_i_i, i16 %boundingBoxes_0, i16 %boundingBoxes_3_2

ST_10: boundingBoxes_3_4 [1/1] 1.37ns
burst.rd.body.i_ifconv.i.i:14  %boundingBoxes_3_4 = select i1 %sel_tmp4_i_i, i16 %boundingBoxes_3_2, i16 %boundingBoxes_3_3

ST_10: boundingBoxes_3_6 [1/1] 1.37ns
burst.rd.body.i_ifconv.i.i:15  %boundingBoxes_3_6 = select i1 %sel_tmp4_i_i, i16 %boundingBoxes_0, i16 %boundingBoxes_3_5

ST_10: burstread_rend_i_i_i [1/1] 0.00ns
burst.rd.body.i_ifconv.i.i:16  %burstread_rend_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin_i_i_i) nounwind

ST_10: stg_60 [1/1] 0.00ns
burst.rd.body.i_ifconv.i.i:17  br label %burst.rd.header.i.i.i


 <State 11>: 0.00ns
ST_11: mrv_i_i [1/1] 0.00ns
.exit:0  %mrv_i_i = insertvalue { i16, i16, i16, i16 } undef, i16 %boundingBoxes_3_out_i_i, 0

ST_11: mrv_1_i_i [1/1] 0.00ns
.exit:1  %mrv_1_i_i = insertvalue { i16, i16, i16, i16 } %mrv_i_i, i16 %boundingBoxes_2_out_i_i, 1

ST_11: mrv_2_i_i [1/1] 0.00ns
.exit:2  %mrv_2_i_i = insertvalue { i16, i16, i16, i16 } %mrv_1_i_i, i16 %boundingBoxes_3_2, 2

ST_11: mrv_3_i_i [1/1] 0.00ns
.exit:3  %mrv_3_i_i = insertvalue { i16, i16, i16, i16 } %mrv_2_i_i, i16 %boundingBoxes_3_5, 3

ST_11: stg_65 [1/1] 0.00ns
.exit:4  ret { i16, i16, i16, i16 } %mrv_3_i_i



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bounding]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x7f98c36e6b30; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ bounding1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f98c36e75c0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f98c36e7d10; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ featureh]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f98c36e82e0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_in_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x7f98c36e8e80; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ featureh_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x7f98c36ef730; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bounding1_read          (read             ) [ 000000000000]
tmp                     (partselect       ) [ 000000000000]
tmp_11                  (zext             ) [ 000000000000]
bounding_addr           (getelementptr    ) [ 001111111110]
stg_22                  (specinterface    ) [ 000000000000]
stg_23                  (specinterface    ) [ 000000000000]
stg_24                  (specinterface    ) [ 000000000000]
featureh_read           (read             ) [ 000000000000]
frame_in_read           (read             ) [ 000000000000]
stg_27                  (write            ) [ 000000000000]
stg_28                  (specinterface    ) [ 000000000000]
stg_29                  (write            ) [ 000000000000]
stg_30                  (specinterface    ) [ 000000000000]
stg_31                  (specinterface    ) [ 000000000000]
p_rd_req                (readreq          ) [ 000000000000]
stg_33                  (br               ) [ 000000011110]
boundingBoxes_3_out_i_i (phi              ) [ 000000001111]
boundingBoxes_2_out_i_i (phi              ) [ 000000001111]
boundingBoxes_3_2       (phi              ) [ 000000001111]
boundingBoxes_3_5       (phi              ) [ 000000001111]
indvar_i_i_i            (phi              ) [ 000000001000]
exitcond_i_i_i          (icmp             ) [ 000000001110]
empty                   (speclooptripcount) [ 000000000000]
indvar_next_i_i_i       (add              ) [ 000000011110]
stg_42                  (br               ) [ 000000000000]
tmp_12                  (trunc            ) [ 000000001100]
boundingBoxes_0         (read             ) [ 000000001010]
sel_tmp_i_i             (icmp             ) [ 000000001010]
sel_tmp2_i_i            (icmp             ) [ 000000001010]
sel_tmp4_i_i            (icmp             ) [ 000000001010]
burstread_rbegin_i_i_i  (specregionbegin  ) [ 000000000000]
stg_49                  (specpipeline     ) [ 000000000000]
empty_59                (specloopname     ) [ 000000000000]
or_cond_i_i             (or               ) [ 000000000000]
newSel4_i_i             (select           ) [ 000000000000]
boundingBoxes_3         (select           ) [ 000000011110]
newSel_i_i              (select           ) [ 000000000000]
boundingBoxes_3_1       (select           ) [ 000000011110]
boundingBoxes_3_3       (select           ) [ 000000000000]
boundingBoxes_3_4       (select           ) [ 000000011110]
boundingBoxes_3_6       (select           ) [ 000000011110]
burstread_rend_i_i_i    (specregionend    ) [ 000000000000]
stg_60                  (br               ) [ 000000011110]
mrv_i_i                 (insertvalue      ) [ 000000000000]
mrv_1_i_i               (insertvalue      ) [ 000000000000]
mrv_2_i_i               (insertvalue      ) [ 000000000000]
mrv_3_i_i               (insertvalue      ) [ 000000000000]
stg_65                  (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bounding">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bounding"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bounding1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bounding1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="frame_in">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_in"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="featureh">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="featureh"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="frame_in_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_in_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="featureh_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="featureh_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1808"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1807"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1809"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstread_OC_region_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_boundingBoxes_OC_bou"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="bounding1_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bounding1_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_readreq_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="0" index="2" bw="4" slack="0"/>
<pin id="88" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="p_rd_req/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="featureh_read_read_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="featureh_read/7 "/>
</bind>
</comp>

<comp id="97" class="1004" name="frame_in_read_read_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_in_read/7 "/>
</bind>
</comp>

<comp id="103" class="1004" name="stg_27_write_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="0"/>
<pin id="106" dir="0" index="2" bw="32" slack="0"/>
<pin id="107" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_27/7 "/>
</bind>
</comp>

<comp id="111" class="1004" name="stg_29_write_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="0" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="0" index="2" bw="32" slack="0"/>
<pin id="115" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_29/7 "/>
</bind>
</comp>

<comp id="119" class="1004" name="boundingBoxes_0_read_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="16" slack="0"/>
<pin id="121" dir="0" index="1" bw="16" slack="8"/>
<pin id="122" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boundingBoxes_0/9 "/>
</bind>
</comp>

<comp id="124" class="1005" name="boundingBoxes_3_out_i_i_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="1"/>
<pin id="126" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="boundingBoxes_3_out_i_i (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="boundingBoxes_3_out_i_i_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="16" slack="1"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="boundingBoxes_3_out_i_i/8 "/>
</bind>
</comp>

<comp id="136" class="1005" name="boundingBoxes_2_out_i_i_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="1"/>
<pin id="138" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="boundingBoxes_2_out_i_i (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="boundingBoxes_2_out_i_i_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="16" slack="1"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="boundingBoxes_2_out_i_i/8 "/>
</bind>
</comp>

<comp id="148" class="1005" name="boundingBoxes_3_2_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="1"/>
<pin id="150" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="boundingBoxes_3_2 (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="boundingBoxes_3_2_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="16" slack="1"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="boundingBoxes_3_2/8 "/>
</bind>
</comp>

<comp id="160" class="1005" name="boundingBoxes_3_5_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="1"/>
<pin id="162" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="boundingBoxes_3_5 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="boundingBoxes_3_5_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="16" slack="1"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="boundingBoxes_3_5/8 "/>
</bind>
</comp>

<comp id="172" class="1005" name="indvar_i_i_i_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="3" slack="1"/>
<pin id="174" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvar_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="indvar_i_i_i_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="3" slack="0"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_i_i_i/8 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="31" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="0" index="2" bw="1" slack="0"/>
<pin id="187" dir="0" index="3" bw="6" slack="0"/>
<pin id="188" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_11_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="31" slack="0"/>
<pin id="195" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="bounding_addr_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bounding_addr/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="exitcond_i_i_i_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="0" index="1" bw="3" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i_i_i/8 "/>
</bind>
</comp>

<comp id="210" class="1004" name="indvar_next_i_i_i_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="3" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next_i_i_i/8 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_12_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="3" slack="0"/>
<pin id="218" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/8 "/>
</bind>
</comp>

<comp id="220" class="1004" name="sel_tmp_i_i_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="2" slack="1"/>
<pin id="222" dir="0" index="1" bw="2" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp_i_i/9 "/>
</bind>
</comp>

<comp id="225" class="1004" name="sel_tmp2_i_i_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="2" slack="1"/>
<pin id="227" dir="0" index="1" bw="2" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2_i_i/9 "/>
</bind>
</comp>

<comp id="230" class="1004" name="sel_tmp4_i_i_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="2" slack="1"/>
<pin id="232" dir="0" index="1" bw="2" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp4_i_i/9 "/>
</bind>
</comp>

<comp id="235" class="1004" name="or_cond_i_i_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="1"/>
<pin id="237" dir="0" index="1" bw="1" slack="1"/>
<pin id="238" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond_i_i/10 "/>
</bind>
</comp>

<comp id="239" class="1004" name="newSel4_i_i_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="0" index="1" bw="16" slack="2"/>
<pin id="242" dir="0" index="2" bw="16" slack="1"/>
<pin id="243" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel4_i_i/10 "/>
</bind>
</comp>

<comp id="245" class="1004" name="boundingBoxes_3_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="16" slack="2"/>
<pin id="248" dir="0" index="2" bw="16" slack="0"/>
<pin id="249" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="boundingBoxes_3/10 "/>
</bind>
</comp>

<comp id="253" class="1004" name="newSel_i_i_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="0" index="1" bw="16" slack="1"/>
<pin id="256" dir="0" index="2" bw="16" slack="2"/>
<pin id="257" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel_i_i/10 "/>
</bind>
</comp>

<comp id="259" class="1004" name="boundingBoxes_3_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="16" slack="2"/>
<pin id="262" dir="0" index="2" bw="16" slack="0"/>
<pin id="263" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="boundingBoxes_3_1/10 "/>
</bind>
</comp>

<comp id="267" class="1004" name="boundingBoxes_3_3_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="0" index="1" bw="16" slack="1"/>
<pin id="270" dir="0" index="2" bw="16" slack="2"/>
<pin id="271" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="boundingBoxes_3_3/10 "/>
</bind>
</comp>

<comp id="273" class="1004" name="boundingBoxes_3_4_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="0" index="1" bw="16" slack="2"/>
<pin id="276" dir="0" index="2" bw="16" slack="0"/>
<pin id="277" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="boundingBoxes_3_4/10 "/>
</bind>
</comp>

<comp id="280" class="1004" name="boundingBoxes_3_6_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="1"/>
<pin id="282" dir="0" index="1" bw="16" slack="1"/>
<pin id="283" dir="0" index="2" bw="16" slack="2"/>
<pin id="284" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="boundingBoxes_3_6/10 "/>
</bind>
</comp>

<comp id="286" class="1004" name="mrv_i_i_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="0"/>
<pin id="288" dir="0" index="1" bw="16" slack="1"/>
<pin id="289" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_i_i/11 "/>
</bind>
</comp>

<comp id="292" class="1004" name="mrv_1_i_i_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="64" slack="0"/>
<pin id="294" dir="0" index="1" bw="16" slack="1"/>
<pin id="295" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1_i_i/11 "/>
</bind>
</comp>

<comp id="298" class="1004" name="mrv_2_i_i_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="0"/>
<pin id="300" dir="0" index="1" bw="16" slack="1"/>
<pin id="301" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2_i_i/11 "/>
</bind>
</comp>

<comp id="304" class="1004" name="mrv_3_i_i_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="0"/>
<pin id="306" dir="0" index="1" bw="16" slack="1"/>
<pin id="307" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3_i_i/11 "/>
</bind>
</comp>

<comp id="310" class="1005" name="bounding_addr_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="1"/>
<pin id="312" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="bounding_addr "/>
</bind>
</comp>

<comp id="316" class="1005" name="exitcond_i_i_i_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i_i_i "/>
</bind>
</comp>

<comp id="320" class="1005" name="indvar_next_i_i_i_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="3" slack="0"/>
<pin id="322" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next_i_i_i "/>
</bind>
</comp>

<comp id="325" class="1005" name="tmp_12_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="2" slack="1"/>
<pin id="327" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="332" class="1005" name="boundingBoxes_0_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="1"/>
<pin id="334" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="boundingBoxes_0 "/>
</bind>
</comp>

<comp id="340" class="1005" name="sel_tmp_i_i_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="1"/>
<pin id="342" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp_i_i "/>
</bind>
</comp>

<comp id="346" class="1005" name="sel_tmp2_i_i_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="1"/>
<pin id="348" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp2_i_i "/>
</bind>
</comp>

<comp id="352" class="1005" name="sel_tmp4_i_i_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="1"/>
<pin id="354" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp4_i_i "/>
</bind>
</comp>

<comp id="359" class="1005" name="boundingBoxes_3_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="16" slack="1"/>
<pin id="361" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="boundingBoxes_3 "/>
</bind>
</comp>

<comp id="364" class="1005" name="boundingBoxes_3_1_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="1"/>
<pin id="366" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="boundingBoxes_3_1 "/>
</bind>
</comp>

<comp id="369" class="1005" name="boundingBoxes_3_4_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="16" slack="1"/>
<pin id="371" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="boundingBoxes_3_4 "/>
</bind>
</comp>

<comp id="374" class="1005" name="boundingBoxes_3_6_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="16" slack="1"/>
<pin id="376" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="boundingBoxes_3_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="22" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="108"><net_src comp="40" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="97" pin="2"/><net_sink comp="103" pin=2"/></net>

<net id="116"><net_src comp="40" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="91" pin="2"/><net_sink comp="111" pin=2"/></net>

<net id="123"><net_src comp="54" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="42" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="128" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="139"><net_src comp="42" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="140" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="151"><net_src comp="42" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="152" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="163"><net_src comp="42" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="164" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="175"><net_src comp="44" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="189"><net_src comp="14" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="78" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="192"><net_src comp="18" pin="0"/><net_sink comp="183" pin=3"/></net>

<net id="196"><net_src comp="183" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="193" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="203"><net_src comp="197" pin="2"/><net_sink comp="84" pin=1"/></net>

<net id="208"><net_src comp="176" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="46" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="176" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="52" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="176" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="56" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="58" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="60" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="244"><net_src comp="124" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="250"><net_src comp="235" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="124" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="239" pin="3"/><net_sink comp="245" pin=2"/></net>

<net id="258"><net_src comp="136" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="264"><net_src comp="235" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="136" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="253" pin="3"/><net_sink comp="259" pin=2"/></net>

<net id="272"><net_src comp="148" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="278"><net_src comp="148" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="279"><net_src comp="267" pin="3"/><net_sink comp="273" pin=2"/></net>

<net id="285"><net_src comp="160" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="290"><net_src comp="76" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="124" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="286" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="136" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="292" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="148" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="298" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="160" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="197" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="319"><net_src comp="204" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="210" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="328"><net_src comp="216" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="331"><net_src comp="325" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="335"><net_src comp="119" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="338"><net_src comp="332" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="339"><net_src comp="332" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="343"><net_src comp="220" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="349"><net_src comp="225" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="355"><net_src comp="230" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="358"><net_src comp="352" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="362"><net_src comp="245" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="367"><net_src comp="259" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="372"><net_src comp="273" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="377"><net_src comp="280" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="164" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bounding | {}
	Port: frame_in_out | {7 }
	Port: featureh_out | {7 }
  - Chain level:
	State 1
		tmp_11 : 1
		bounding_addr : 2
		p_rd_req : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		exitcond_i_i_i : 1
		indvar_next_i_i_i : 1
		stg_42 : 2
		tmp_12 : 1
	State 9
	State 10
		boundingBoxes_3 : 1
		boundingBoxes_3_1 : 1
		boundingBoxes_3_4 : 1
		burstread_rend_i_i_i : 1
	State 11
		mrv_1_i_i : 1
		mrv_2_i_i : 2
		mrv_3_i_i : 3
		stg_65 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |      newSel4_i_i_fu_239     |    0    |    16   |
|          |    boundingBoxes_3_fu_245   |    0    |    16   |
|          |      newSel_i_i_fu_253      |    0    |    16   |
|  select  |   boundingBoxes_3_1_fu_259  |    0    |    16   |
|          |   boundingBoxes_3_3_fu_267  |    0    |    16   |
|          |   boundingBoxes_3_4_fu_273  |    0    |    16   |
|          |   boundingBoxes_3_6_fu_280  |    0    |    16   |
|----------|-----------------------------|---------|---------|
|          |    exitcond_i_i_i_fu_204    |    0    |    2    |
|   icmp   |      sel_tmp_i_i_fu_220     |    0    |    1    |
|          |     sel_tmp2_i_i_fu_225     |    0    |    1    |
|          |     sel_tmp4_i_i_fu_230     |    0    |    1    |
|----------|-----------------------------|---------|---------|
|    add   |   indvar_next_i_i_i_fu_210  |    0    |    3    |
|----------|-----------------------------|---------|---------|
|    or    |      or_cond_i_i_fu_235     |    0    |    1    |
|----------|-----------------------------|---------|---------|
|          |  bounding1_read_read_fu_78  |    0    |    0    |
|   read   |   featureh_read_read_fu_91  |    0    |    0    |
|          |   frame_in_read_read_fu_97  |    0    |    0    |
|          | boundingBoxes_0_read_fu_119 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|  readreq |      grp_readreq_fu_84      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |     stg_27_write_fu_103     |    0    |    0    |
|          |     stg_29_write_fu_111     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|          tmp_fu_183         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |        tmp_11_fu_193        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |        tmp_12_fu_216        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |        mrv_i_i_fu_286       |    0    |    0    |
|insertvalue|       mrv_1_i_i_fu_292      |    0    |    0    |
|          |       mrv_2_i_i_fu_298      |    0    |    0    |
|          |       mrv_3_i_i_fu_304      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   121   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|    boundingBoxes_0_reg_332    |   16   |
|boundingBoxes_2_out_i_i_reg_136|   16   |
|   boundingBoxes_3_1_reg_364   |   16   |
|   boundingBoxes_3_2_reg_148   |   16   |
|   boundingBoxes_3_4_reg_369   |   16   |
|   boundingBoxes_3_5_reg_160   |   16   |
|   boundingBoxes_3_6_reg_374   |   16   |
|boundingBoxes_3_out_i_i_reg_124|   16   |
|    boundingBoxes_3_reg_359    |   16   |
|     bounding_addr_reg_310     |   16   |
|     exitcond_i_i_i_reg_316    |    1   |
|      indvar_i_i_i_reg_172     |    3   |
|   indvar_next_i_i_i_reg_320   |    3   |
|      sel_tmp2_i_i_reg_346     |    1   |
|      sel_tmp4_i_i_reg_352     |    1   |
|      sel_tmp_i_i_reg_340      |    1   |
|         tmp_12_reg_325        |    2   |
+-------------------------------+--------+
|             Total             |   172  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|        grp_readreq_fu_84        |  p1  |   2  |  16  |   32   ||    16   |
| boundingBoxes_3_out_i_i_reg_124 |  p0  |   2  |  16  |   32   ||    16   |
| boundingBoxes_2_out_i_i_reg_136 |  p0  |   2  |  16  |   32   ||    16   |
|    boundingBoxes_3_2_reg_148    |  p0  |   2  |  16  |   32   ||    16   |
|    boundingBoxes_3_5_reg_160    |  p0  |   2  |  16  |   32   ||    16   |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   160  ||  7.855  ||    80   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   121  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   80   |
|  Register |    -   |   172  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   172  |   201  |
+-----------+--------+--------+--------+
