strict digraph "" {
	node [label="\N"];
	"Leaf_446:AL"	 [def_var="['wr_info_pointer']",
		label="Leaf_446:AL"];
	"450:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7feea1c08e50>",
		fillcolor=springgreen,
		label="450:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"451:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7feea1c0b490>",
		fillcolor=firebrick,
		label="451:NS
wr_info_pointer <= #Tp wr_info_pointer + 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7feea1c0b490>]",
		style=filled,
		typ=NonblockingSubstitution];
	"450:IF" -> "451:NS"	 [cond="['write_length_info', 'info_full', 'initialize_memories']",
		label="(write_length_info & ~info_full | initialize_memories)",
		lineno=450];
	"452:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7feea1c0b050>",
		fillcolor=springgreen,
		label="452:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"450:IF" -> "452:IF"	 [cond="['write_length_info', 'info_full', 'initialize_memories']",
		label="!((write_length_info & ~info_full | initialize_memories))",
		lineno=450];
	"453:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7feea1c0b190>",
		fillcolor=firebrick,
		label="453:NS
wr_info_pointer <= #Tp rd_info_pointer;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7feea1c0b190>]",
		style=filled,
		typ=NonblockingSubstitution];
	"453:NS" -> "Leaf_446:AL"	 [cond="[]",
		lineno=None];
	"451:NS" -> "Leaf_446:AL"	 [cond="[]",
		lineno=None];
	"448:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7feea1c0b990>",
		fillcolor=springgreen,
		label="448:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"448:IF" -> "450:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=448];
	"449:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7feea1c0b9d0>",
		fillcolor=firebrick,
		label="449:NS
wr_info_pointer <= 6'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7feea1c0b9d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"448:IF" -> "449:NS"	 [cond="['rst']",
		label=rst,
		lineno=448];
	"446:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7feea1c0bb50>",
		clk_sens=True,
		fillcolor=gold,
		label="446:AL",
		sens="['clk', 'rst']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rd_info_pointer', 'reset_mode', 'initialize_memories', 'wr_info_pointer', 'rst', 'info_full', 'write_length_info']"];
	"447:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7feea1c0bcd0>",
		fillcolor=turquoise,
		label="447:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"446:AL" -> "447:BL"	 [cond="[]",
		lineno=None];
	"449:NS" -> "Leaf_446:AL"	 [cond="[]",
		lineno=None];
	"452:IF" -> "453:NS"	 [cond="['reset_mode']",
		label=reset_mode,
		lineno=452];
	"447:BL" -> "448:IF"	 [cond="[]",
		lineno=None];
}
