<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>legup-4.0: VerilogWriter.h Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">legup-4.0
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="../../modules.html"><span>Modules</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../files.html"><span>File&#160;List</span></a></li>
      <li><a href="../../globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('dd/d3a/VerilogWriter_8h_source.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Properties</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(12)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(13)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">VerilogWriter.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="../../dd/d3a/VerilogWriter_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- VerilogWriter.h -----------------------------------------*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// This file is distributed under the LegUp license. See LICENSE for details.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">// VerilogWriter takes an RTLModule and prints out the corresponding</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">// Verilog along with necessary memory controllers and avalon signals.</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;</div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#ifndef LEGUP_VERILOG_WRITER_H</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LEGUP_VERILOG_WRITER_H</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../df/d82/raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d9/dd5/Instructions_8h.html">llvm/IR/Instructions.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../da/d5e/RTL_8h.html">RTL.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &lt;set&gt;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &lt;sstream&gt;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="keyword">using namespace </span><a class="code" href="../../d3/d9e/IndVarSimplify2_8cpp.html#ac4f815981d19a995ed4c02690e805630">llvm</a>;</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">namespace </span>legup {</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">class </span>HwModule;</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">class </span><a class="code" href="../../dd/d14/LocalStackSlotAllocation_8cpp.html#aa62d7035294aac5f2abdd2e8998c3c0d">Allocation</a>;</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword">class </span>RAM;</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">/// VerilogWriter - Prints the Verilog for a RTLModule.</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/// Also handles printing memory controller, test suite, and avalon interface</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">/// @brief VerilogWriter Class</span></div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="../../db/df4/classlegup_1_1VerilogWriter.html">   33</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html">VerilogWriter</a> {</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;    <span class="comment">//NC changes...</span></div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="../../db/df4/classlegup_1_1VerilogWriter.html#a134463057df0008aa728fc40475cb763">   36</a></span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a134463057df0008aa728fc40475cb763">VerilogWriter</a>(<a class="code" href="../../d7/d03/classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;StreamOut, <a class="code" href="../../da/de0/classlegup_1_1Allocation.html">Allocation</a> *alloc, std::set&lt;<span class="keyword">const</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;          <a class="code" href="../../de/d7c/classllvm_1_1Function.html">Function</a>*&gt; AcceleratedFcts) : StreamOut(StreamOut), alloc(alloc),</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;                        AcceleratedFcts(AcceleratedFcts), usesSynchronization(<a class="code" href="../../dd/d08/ConvertUTF_8c.html#a3898a228575af19a9b2052f2b3677dce">false</a>) {}</div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="../../db/df4/classlegup_1_1VerilogWriter.html#a7316196043033e620d07b8c3b5cb038b">   39</a></span>&#160;    <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a7316196043033e620d07b8c3b5cb038b">VerilogWriter</a>(<a class="code" href="../../d7/d03/classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;StreamOut, <a class="code" href="../../da/de0/classlegup_1_1Allocation.html">Allocation</a> *alloc) : StreamOut(StreamOut),</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;                             alloc(alloc), usesSynchronization(<a class="code" href="../../dd/d08/ConvertUTF_8c.html#a3898a228575af19a9b2052f2b3677dce">false</a>) {}</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    <span class="keywordtype">void</span> print();</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    </div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    <span class="keywordtype">void</span> printRTL(<span class="keyword">const</span> <a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html">RTLModule</a> *rtl);</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    </div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    <span class="comment">//NC changes...    </span></div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="../../db/df4/classlegup_1_1VerilogWriter.html#ac7e1d4d3db01f164d7cffe40c46f856f">   46</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ac7e1d4d3db01f164d7cffe40c46f856f">setRTL</a>(<span class="keyword">const</span> <a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html">RTLModule</a>* rtl) { this-&gt;rtl = rtl;}</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    </div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    <span class="keywordtype">void</span> printSignal(<span class="keyword">const</span> <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *signal);</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    <span class="keywordtype">void</span> printRamInstance(<a class="code" href="../../d8/d23/classlegup_1_1RAM.html">RAM</a> *R);</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    <span class="keywordtype">void</span> printSignalConditionForInstruction(<span class="keyword">const</span> <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a>* signal, <span class="keyword">const</span> <a class="code" href="../../d2/d88/classllvm_1_1Instruction.html">Instruction</a>* <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="../../db/df4/classlegup_1_1VerilogWriter.html#a12c3090bbaada08f9cbfa9d5c7bc5973">   51</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a12c3090bbaada08f9cbfa9d5c7bc5973">clearStringStreamBuffer</a>() { this-&gt;Out.str(<span class="stringliteral">&quot;&quot;</span>); }</div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="../../db/df4/classlegup_1_1VerilogWriter.html#aca3ff48db28b8a12ffad532c746d28fe">   52</a></span>&#160;    <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#aca3ff48db28b8a12ffad532c746d28fe">getStringStreamOut</a>() { <span class="keywordflow">return</span> this-&gt;Out.str(); }</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    </div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="../../d2/dea/ELFDumper_8cpp.html#a5c3cf4f9aba8bc0f68d3d148c5ebcadf">printValue</a>(<span class="keyword">const</span> <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *sig,<span class="keywordtype">unsigned</span> w=0, <span class="keywordtype">bool</span> zeroExtend=<span class="keyword">false</span>);</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <span class="keywordtype">void</span> printValueMinBW(<span class="keyword">const</span> <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *sig, <span class="keywordtype">unsigned</span> w, <span class="keywordtype">bool</span> zeroExtend);</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <span class="keywordtype">bool</span> stripRAM(<a class="code" href="../../d8/d23/classlegup_1_1RAM.html">RAM</a> *R);</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <span class="keywordtype">void</span> printCaseFSM(<span class="keyword">const</span> <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *signal, <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> assignOp);</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="keywordtype">void</span> caseConditions(<span class="keyword">const</span> <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *condition, </div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;            std::vector&lt;const RTLSignal *&gt; &amp;clausesToKeep);</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    <span class="keywordtype">void</span> getStateName(<span class="keyword">const</span> <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *condition, <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> &amp;param);</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <span class="keywordtype">void</span> printComments(<span class="keyword">const</span> <a class="code" href="../../d2/d88/classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> prefix=<span class="stringliteral">&quot;&quot;</span>);</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <span class="comment">//NC changes.. </span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <span class="comment">//void printSignal(const RTLSignal *signal);</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="keywordtype">void</span> printIndividualCondition(<span class="keyword">const</span> <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a>* signal, <span class="keywordtype">int</span> conditionNum, <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> assignOp, <span class="keywordtype">bool</span> printCmnts);</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    </div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <span class="keywordtype">void</span> printConditions(<span class="keyword">const</span> <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *signal, <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> assignOp);</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> bitsForSignalAndModuleName(<span class="keyword">const</span> <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *sig, <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> <a class="code" href="../../dd/dc4/namespacesetup.html#a61de3710bf6c9d78c0afa352263f8b09">name</a>);</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="keywordtype">void</span> printModuleInstance(std::stringstream &amp;Out, <span class="keyword">const</span> <a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html">RTLModule</a> *mod);</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <span class="keywordtype">void</span> printMemCtrlModuleHeader();</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <span class="keywordtype">void</span> printMemCtrlVariablesSignals(<a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> postfix);</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <span class="keywordtype">void</span> printMemCtrlVariables();</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="keywordtype">void</span> printMemCtrlRAMs();</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <span class="keywordtype">void</span> printAddrAlignmentCheck(<a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> postfix);</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="keywordtype">void</span> printPrevAddr(<a class="code" href="../../d8/d23/classlegup_1_1RAM.html">RAM</a> *R, <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> postfix, <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> <a class="code" href="../../dd/dc4/namespacesetup.html#a61de3710bf6c9d78c0afa352263f8b09">name</a>);</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <span class="keywordtype">void</span> printAlwaysTrigger(<span class="keyword">const</span> <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *signal, <span class="keyword">const</span> <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *driver);</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="keywordtype">bool</span> isConst(<span class="keyword">const</span> <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *sig);</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    </div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <span class="keywordtype">void</span> printTop(<span class="keyword">const</span> <a class="code" href="../../de/d7c/classllvm_1_1Function.html">Function</a> * <a class="code" href="../../d2/d14/LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>);</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <span class="keywordtype">void</span> printRAMModule();</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="keywordtype">void</span> printInferredRAMModule(<span class="keywordtype">bool</span> readonly);</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    <span class="keywordtype">void</span> printAltSyncRAMModule(<span class="keywordtype">bool</span> readonly);</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <span class="keywordtype">void</span> printPLLModule();</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <span class="keywordtype">void</span> printClkFollowerModule();</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="keywordtype">void</span> printMultipumpModule();</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <span class="keywordtype">void</span> printDebugModule();</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <span class="keywordtype">void</span> printDebugModuleInstance(<a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> postfix);</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="keywordtype">void</span> printDebugModuleSignals(<a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> postfix);</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <span class="keywordtype">void</span> printArbiterModule();</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="keywordtype">void</span> printPriorityArbiterModule();</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <span class="keywordtype">void</span> printMemoryControllerSignals(<a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> postfix);</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <span class="keywordtype">void</span> printMemoryController();</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="keywordtype">void</span> printMIFFiles();</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <span class="keywordtype">void</span> printSimpleMemoryController();</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <span class="keywordtype">bool</span> currentBoardHasPin(<a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> pinName);</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <span class="keywordtype">void</span> printBoardPortList();</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="keywordtype">void</span> printBoardSignalDeclarations();</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="keywordtype">void</span> printBoardLogic();</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="keywordtype">void</span> printBoardTopSignals();</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <span class="keywordtype">void</span> printVerilogAtSpaceSeparatedPaths(<span class="keywordtype">char</span> *);</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="keywordtype">void</span> printDebuggerInstance();</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <span class="keywordtype">void</span> printTraceSchedulerInstance();</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <span class="keywordtype">void</span> printDbgStateMuxer();</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <span class="keywordtype">void</span> printBoardUtils();</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="keywordtype">void</span> printBoardTops();</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="keywordtype">void</span> printDE2();</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <span class="keywordtype">void</span> printDE4();</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <span class="keywordtype">void</span> printHex();</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <span class="keywordtype">void</span> printVerilog(std::stringstream &amp;Out, <span class="keyword">const</span> HwModule *module);</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <span class="keywordtype">void</span> printModuleDeclaration(<span class="keyword">const</span> <a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html">RTLModule</a> *rtl);</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <span class="keywordtype">void</span> printVerilogTestbench();</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <span class="keywordtype">void</span> printMemoryVariablesSignals(<a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> busName, <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> inputPrefix,</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                     <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> outputPrefix, <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> postfix);</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <span class="keywordtype">void</span> printMemoryVariables(<span class="keywordtype">bool</span> top);</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <span class="keywordtype">void</span> printBlankDefaultCase(<a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> <a class="code" href="../../d2/dd2/structindent.html">indent</a>);</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <span class="keywordtype">void</span> printRAMTag(<a class="code" href="../../d8/d23/classlegup_1_1RAM.html">RAM</a> *R, <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> postfix);</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <span class="keywordtype">void</span> printRAMSignals(<a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> postfix);</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <span class="keywordtype">void</span> printRAMSignalsHelper(<a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> postfix, <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                   <a class="code" href="../../dd/dc4/namespacesetup.html#a61de3710bf6c9d78c0afa352263f8b09">name</a>, <span class="keywordtype">unsigned</span> datawidth, <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> tag, <span class="keywordtype">bool</span> isStruct);</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <span class="keywordtype">void</span> printPrevTagCase(<a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> postfix);</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <span class="keywordtype">void</span> printRAMTagCase(<a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> postfix);</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <span class="keywordtype">void</span> printModuleHeader();</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <span class="keywordtype">void</span> printVerilogOperator(<span class="keyword">const</span> <a class="code" href="../../db/d50/classlegup_1_1RTLOp.html">RTLOp</a> *op, <span class="keywordtype">unsigned</span> w=0);</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <span class="comment">// Detects all placeholders in the string and returns a vector of booleans</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <span class="comment">// indicating whether the placeholder is unsigned.</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <span class="comment">// Currently only &quot;%u&quot; is considered as unsigned.</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    std::vector&lt;bool&gt; parseDisplayString(<span class="keyword">const</span> <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> &amp;display_string);</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="comment">// Replaces C-style placeholder to Verilog placeholder and prints it out.</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <span class="keywordtype">void</span> printDisplayString(<a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> display_string);</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="keywordtype">void</span> printDisplay(<span class="keyword">const</span> <a class="code" href="../../db/d50/classlegup_1_1RTLOp.html">RTLOp</a> *op);</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="keywordtype">void</span> printVerilogOpcode(<a class="code" href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1f">RTLOp::Opcode</a> opcode);</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <span class="keywordtype">void</span> printTopHybrid(<span class="keyword">const</span> <a class="code" href="../../de/d7c/classllvm_1_1Function.html">Function</a> * <a class="code" href="../../d2/d14/LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>, <span class="keywordtype">unsigned</span> dataSize);</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <span class="keywordtype">void</span> printMemTag(<span class="keywordtype">unsigned</span> dataSize);</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <span class="keywordtype">void</span> printGlobalTags(<a class="code" href="../../d8/d23/classlegup_1_1RAM.html">RAM</a> *R);</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <span class="keywordtype">void</span> printLocalTags(<a class="code" href="../../d8/d23/classlegup_1_1RAM.html">RAM</a> *R, <span class="keywordtype">unsigned</span> dataSize, <span class="keywordtype">unsigned</span> &amp;tagIndex);</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="keywordtype">void</span> printAvalonInterface(<a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> ModuleName);</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <span class="keywordtype">int</span> getAvalonBusWidth(<span class="keyword">const</span> <a class="code" href="../../de/d7c/classllvm_1_1Function.html">Function</a> * <a class="code" href="../../d2/d14/LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>);</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <span class="keywordtype">void</span> printIODeclarations(<span class="keywordtype">int</span> AddressBusWidth);</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="keywordtype">bool</span> printSignalDeclarations(<span class="keyword">const</span> <a class="code" href="../../de/d7c/classllvm_1_1Function.html">Function</a> * <a class="code" href="../../d2/d14/LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>, std::vector&lt;int&gt; &amp;arg_bitwidth);</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <span class="keywordtype">void</span> printArgumentSignalDeclarations(<span class="keyword">const</span> <a class="code" href="../../de/d7c/classllvm_1_1Function.html">Function</a> * <a class="code" href="../../d2/d14/LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>, std::vector&lt;int&gt; &amp;arg_bitwidth);</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <span class="keywordtype">void</span> printAssignStatements(<span class="keywordtype">int</span> <a class="code" href="../../d4/d1c/classlegup_1_1NumParams.html">NumParams</a>, <span class="keywordtype">bool</span> return64, <span class="keywordtype">bool</span> isParallel);</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <span class="keywordtype">void</span> printACCELassignStatements(<span class="keywordtype">bool</span> isParallel);</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <span class="keywordtype">void</span> printMemoryAssignStatements(<span class="keywordtype">int</span> <a class="code" href="../../d4/d1c/classlegup_1_1NumParams.html">NumParams</a>, <span class="keywordtype">bool</span> return64, <span class="keywordtype">bool</span> isParallel);</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="keywordtype">void</span> printArgsReceivers(<span class="keywordtype">int</span> <a class="code" href="../../d4/d1c/classlegup_1_1NumParams.html">NumParams</a>, <span class="keyword">const</span> std::vector&lt;int&gt;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;                &amp;arg_bitwidth);</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="keywordtype">void</span> printStartDoneSignals();</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <span class="keywordtype">void</span> printMemorySignals();</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <span class="keywordtype">void</span> printMemoryRegisters(<a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> postfix);</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <span class="keywordtype">bool</span> printReturnValSignals(<span class="keywordtype">bool</span> return64, <span class="keyword">const</span> <a class="code" href="../../de/d7c/classllvm_1_1Function.html">Function</a> * <a class="code" href="../../d2/d14/LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>, <span class="keywordtype">bool</span> isParallel);</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="keywordtype">void</span> printMemoryControllerInstance();</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <span class="keywordtype">void</span> printAccelInstance(<span class="keyword">const</span> <a class="code" href="../../de/d7c/classllvm_1_1Function.html">Function</a> * <a class="code" href="../../d2/d14/LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>, <span class="keywordtype">int</span> <a class="code" href="../../d4/d1c/classlegup_1_1NumParams.html">NumParams</a>, <span class="keywordtype">bool</span> voidtype);</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> searchMIPSAddress(<a class="code" href="../../d8/d23/classlegup_1_1RAM.html">RAM</a> *R);</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <span class="comment">//std::string parseMIPSdisassembly(const char * disassembly, std::string varName);</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <span class="keywordtype">void</span> parseMIPSdisassembly();</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <span class="keywordtype">void</span> printModelsimSignals(<span class="keywordtype">bool</span> voidtype);</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <span class="keywordtype">void</span> printDeclaration(<span class="keyword">const</span> <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *signal);</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <span class="keywordtype">void</span> printVerilogBitwidthPrefix(<span class="keyword">const</span> <a class="code" href="../../d7/dc3/classlegup_1_1RTLSignal.html">RTLSignal</a> *sig);</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="comment">//NC changes...</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <span class="comment">//void printRamInstance(RAM *R);</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="keywordtype">void</span> printMainInstance(<span class="keyword">const</span> <span class="keywordtype">bool</span> usesPthreads);</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <span class="keywordtype">void</span> printLockInstance(<span class="keywordtype">int</span> lockIndex);</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="keywordtype">void</span> printLockModule();</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    <span class="keywordtype">void</span> printBarrierInstance(<span class="keywordtype">int</span> barrierIndex);</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <span class="keywordtype">void</span> printBarrierModule();</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <span class="keywordtype">void</span> printMemoryDataReadySignals();</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <span class="keywordtype">void</span> printMemoryDataReceivers();</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <span class="keywordtype">void</span> printMemoryShiftRegisters(<a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> postfix);</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <span class="keywordtype">void</span> printMemoryControllerAssignStatements(<a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> postfix);</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="keywordtype">void</span> printMemoryDataSignals();</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <span class="keywordtype">void</span> printMemoryStateMachine();</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="keywordtype">void</span> printMemoryDataReceivers(<a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> postfix);</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <span class="keywordtype">void</span> printMemorySignalDeclarations(<a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> postfix);</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <span class="keywordtype">void</span> printoffChipMemoryFlags(<a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> postfix);</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    </div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <span class="keywordtype">void</span> printSynchronizationControllerVariables();</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <span class="keywordtype">void</span> printSynchronizationControllerInstance();</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <span class="keywordtype">void</span> printSynchronizationController();</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="keywordtype">void</span> printSyncCtrlModuleHeader();</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <span class="keywordtype">void</span> printSyncCtrlVariables();</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="keywordtype">void</span> printSyncCtrlCoresVariables();</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <span class="keywordtype">void</span> printSyncCtrlSignals();</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="keywordtype">void</span> printSyncCtrlCoreInstances();</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <span class="keywordtype">void</span> printSyncTagCase(<a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> syncType);</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <span class="keywordtype">void</span> printSyncTag(<span class="keyword">const</span> <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> syncType, <span class="keyword">const</span> <span class="keywordtype">int</span> index);</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="keywordtype">void</span> printSynchronizationControllerShiftReg(<a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> postfix);</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="keywordtype">void</span> printSynchronizationControllerVariableDeclarations();</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <span class="keywordtype">void</span> printSynchronizationControllerMuxLogic();</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> getMemoryOutputRegisters();</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="../../db/df4/classlegup_1_1VerilogWriter.html#a7d7c5d55b77087515318cc7501e73231">  196</a></span>&#160;    <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> <a class="code" href="../../d2/dd2/structindent.html">indent</a>, <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a7d7c5d55b77087515318cc7501e73231">indent0</a>;</div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="../../db/df4/classlegup_1_1VerilogWriter.html#a45d311609231df919667106b3dbaa345">  197</a></span>&#160;    <a class="code" href="../../d7/d03/classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a45d311609231df919667106b3dbaa345">StreamOut</a>;</div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">  198</a></span>&#160;    std::stringstream <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">Out</a>;</div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">  199</a></span>&#160;    <a class="code" href="../../da/de0/classlegup_1_1Allocation.html">Allocation</a> *<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">alloc</a>;</div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">  200</a></span>&#160;    <span class="keyword">const</span> <a class="code" href="../../da/d6d/classlegup_1_1RTLModule.html">RTLModule</a> *<a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">rtl</a>;</div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="../../db/df4/classlegup_1_1VerilogWriter.html#aec6a95ae86edfeb2175d33498d413f31">  201</a></span>&#160;    <span class="keyword">const</span> std::set&lt;const Function*&gt; <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#aec6a95ae86edfeb2175d33498d413f31">AcceleratedFcts</a>;</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    </div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <span class="comment">//std::map&lt;std::string, std::set&lt;std::string&gt; &gt; syncMap;</span></div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="../../db/df4/classlegup_1_1VerilogWriter.html#ae91d92d7d9ee328c1e3b8cc841727fb7">  204</a></span>&#160;    std::map&lt;std::string, int&gt; <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ae91d92d7d9ee328c1e3b8cc841727fb7">syncMap</a>;</div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="../../db/df4/classlegup_1_1VerilogWriter.html#a4ff522e0944082099bc2de1bcdbd7877">  205</a></span>&#160;    std::map&lt;std::string, std::string&gt; <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#a4ff522e0944082099bc2de1bcdbd7877">globalAddresses</a>;</div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="../../db/df4/classlegup_1_1VerilogWriter.html#ab8e6cea4c60fb0da862ac1b2774b3c50">  206</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="../../db/df4/classlegup_1_1VerilogWriter.html#ab8e6cea4c60fb0da862ac1b2774b3c50">usesSynchronization</a>;</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;};</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;} <span class="comment">// End legup namespace</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="ttc" id="classlegup_1_1Allocation_html"><div class="ttname"><a href="../../da/de0/classlegup_1_1Allocation.html">legup::Allocation</a></div><div class="ttdoc">Allocation Class. </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d70/Allocation_8h_source.html#l00040">Allocation.h:40</a></div></div>
<div class="ttc" id="structindent_html"><div class="ttname"><a href="../../d2/dd2/structindent.html">indent</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d96/YAMLBench_8cpp_source.html#l00055">YAMLBench.cpp:55</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ab8e6cea4c60fb0da862ac1b2774b3c50"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ab8e6cea4c60fb0da862ac1b2774b3c50">legup::VerilogWriter::usesSynchronization</a></div><div class="ttdeci">bool usesSynchronization</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00206">VerilogWriter.h:206</a></div></div>
<div class="ttc" id="Instructions_8h_html"><div class="ttname"><a href="../../d9/dd5/Instructions_8h.html">Instructions.h</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a4ff522e0944082099bc2de1bcdbd7877"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a4ff522e0944082099bc2de1bcdbd7877">legup::VerilogWriter::globalAddresses</a></div><div class="ttdeci">std::map&lt; std::string, std::string &gt; globalAddresses</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00205">VerilogWriter.h:205</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ae91d92d7d9ee328c1e3b8cc841727fb7"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ae91d92d7d9ee328c1e3b8cc841727fb7">legup::VerilogWriter::syncMap</a></div><div class="ttdeci">std::map&lt; std::string, int &gt; syncMap</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00204">VerilogWriter.h:204</a></div></div>
<div class="ttc" id="classlegup_1_1RAM_html"><div class="ttname"><a href="../../d8/d23/classlegup_1_1RAM.html">legup::RAM</a></div><div class="ttdoc">Legup RAM Representation. </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9e/Ram_8h_source.html#l00033">Ram.h:33</a></div></div>
<div class="ttc" id="LLParser_8cpp_html_a33ece1ef8074506a15d7f86eb76dbae6"><div class="ttname"><a href="../../d2/d14/LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a></div><div class="ttdeci">F(f)</div></div>
<div class="ttc" id="classllvm_1_1Function_html"><div class="ttname"><a href="../../de/d7c/classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/df5/Function_8h_source.html#l00071">Function.h:71</a></div></div>
<div class="ttc" id="namespacetesting_1_1internal_html_a8e8ff5b11e64078831112677156cb111"><div class="ttname"><a href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">testing::internal::string</a></div><div class="ttdeci">::std::string string</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dc9/gtest-port_8h_source.html#l00766">gtest-port.h:766</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ad0f84aea3c20c08bb2ce66c37fd84e3a"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ad0f84aea3c20c08bb2ce66c37fd84e3a">legup::VerilogWriter::alloc</a></div><div class="ttdeci">Allocation * alloc</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00199">VerilogWriter.h:199</a></div></div>
<div class="ttc" id="ConvertUTF_8c_html_a3898a228575af19a9b2052f2b3677dce"><div class="ttname"><a href="../../dd/d08/ConvertUTF_8c.html#a3898a228575af19a9b2052f2b3677dce">false</a></div><div class="ttdeci">#define false</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d08/ConvertUTF_8c_source.html#l00065">ConvertUTF.c:65</a></div></div>
<div class="ttc" id="classllvm_1_1Instruction_html"><div class="ttname"><a href="../../d2/d88/classllvm_1_1Instruction.html">llvm::Instruction</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/def/Instruction_8h_source.html#l00032">Instruction.h:32</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_aec6a95ae86edfeb2175d33498d413f31"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#aec6a95ae86edfeb2175d33498d413f31">legup::VerilogWriter::AcceleratedFcts</a></div><div class="ttdeci">const std::set&lt; const Function * &gt; AcceleratedFcts</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00201">VerilogWriter.h:201</a></div></div>
<div class="ttc" id="classlegup_1_1RTLModule_html"><div class="ttname"><a href="../../da/d6d/classlegup_1_1RTLModule.html">legup::RTLModule</a></div><div class="ttdoc">RTL module. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00333">RTL.h:333</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a7d7c5d55b77087515318cc7501e73231"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a7d7c5d55b77087515318cc7501e73231">legup::VerilogWriter::indent0</a></div><div class="ttdeci">std::string indent0</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00196">VerilogWriter.h:196</a></div></div>
<div class="ttc" id="LocalStackSlotAllocation_8cpp_html_aa62d7035294aac5f2abdd2e8998c3c0d"><div class="ttname"><a href="../../dd/d14/LocalStackSlotAllocation_8cpp.html#aa62d7035294aac5f2abdd2e8998c3c0d">Allocation</a></div><div class="ttdeci">Local Stack Slot Allocation</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d14/LocalStackSlotAllocation_8cpp_source.html#l00099">LocalStackSlotAllocation.cpp:99</a></div></div>
<div class="ttc" id="IndVarSimplify2_8cpp_html_ac4f815981d19a995ed4c02690e805630"><div class="ttname"><a href="../../d3/d9e/IndVarSimplify2_8cpp.html#ac4f815981d19a995ed4c02690e805630">llvm</a></div><div class="ttdeci">Induction Variable as in old llvm</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9e/IndVarSimplify2_8cpp_source.html#l00157">IndVarSimplify2.cpp:157</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a7316196043033e620d07b8c3b5cb038b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a7316196043033e620d07b8c3b5cb038b">legup::VerilogWriter::VerilogWriter</a></div><div class="ttdeci">VerilogWriter(raw_ostream &amp;StreamOut, Allocation *alloc)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00039">VerilogWriter.h:39</a></div></div>
<div class="ttc" id="RTL_8h_html"><div class="ttname"><a href="../../da/d5e/RTL_8h.html">RTL.h</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html">legup::VerilogWriter</a></div><div class="ttdoc">VerilogWriter Class. </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00033">VerilogWriter.h:33</a></div></div>
<div class="ttc" id="classlegup_1_1NumParams_html"><div class="ttname"><a href="../../d4/d1c/classlegup_1_1NumParams.html">legup::NumParams</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd0/NumParams_8cpp_source.html#l00026">NumParams.cpp:26</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a5894786261007145247a5d12a2e7e6a3"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a5894786261007145247a5d12a2e7e6a3">legup::VerilogWriter::rtl</a></div><div class="ttdeci">const RTLModule * rtl</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00200">VerilogWriter.h:200</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a12c3090bbaada08f9cbfa9d5c7bc5973"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a12c3090bbaada08f9cbfa9d5c7bc5973">legup::VerilogWriter::clearStringStreamBuffer</a></div><div class="ttdeci">void clearStringStreamBuffer()</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00051">VerilogWriter.h:51</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a45d311609231df919667106b3dbaa345"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a45d311609231df919667106b3dbaa345">legup::VerilogWriter::StreamOut</a></div><div class="ttdeci">raw_ostream &amp; StreamOut</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00197">VerilogWriter.h:197</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_ac7e1d4d3db01f164d7cffe40c46f856f"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#ac7e1d4d3db01f164d7cffe40c46f856f">legup::VerilogWriter::setRTL</a></div><div class="ttdeci">void setRTL(const RTLModule *rtl)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00046">VerilogWriter.h:46</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a134463057df0008aa728fc40475cb763"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a134463057df0008aa728fc40475cb763">legup::VerilogWriter::VerilogWriter</a></div><div class="ttdeci">VerilogWriter(raw_ostream &amp;StreamOut, Allocation *alloc, std::set&lt; const Function * &gt; AcceleratedFcts)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00036">VerilogWriter.h:36</a></div></div>
<div class="ttc" id="ELFDumper_8cpp_html_a5c3cf4f9aba8bc0f68d3d148c5ebcadf"><div class="ttname"><a href="../../d2/dea/ELFDumper_8cpp.html#a5c3cf4f9aba8bc0f68d3d148c5ebcadf">printValue</a></div><div class="ttdeci">static void printValue(const ELFFile&lt; ELFT &gt; *O, uint64_t Type, uint64_t Value, bool Is64, raw_ostream &amp;OS)</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/dea/ELFDumper_8cpp_source.html#l00840">ELFDumper.cpp:840</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classlegup_1_1RTLSignal_html"><div class="ttname"><a href="../../d7/dc3/classlegup_1_1RTLSignal.html">legup::RTLSignal</a></div><div class="ttdoc">RTL wire/reg always block. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00120">RTL.h:120</a></div></div>
<div class="ttc" id="namespacesetup_html_a61de3710bf6c9d78c0afa352263f8b09"><div class="ttname"><a href="../../dd/dc4/namespacesetup.html#a61de3710bf6c9d78c0afa352263f8b09">setup.name</a></div><div class="ttdeci">string name</div><div class="ttdef"><b>Definition:</b> <a href="../../da/dab/setup_8py_source.html#l00013">setup.py:13</a></div></div>
<div class="ttc" id="classlegup_1_1RTLOp_html"><div class="ttname"><a href="../../db/d50/classlegup_1_1RTLOp.html">legup::RTLOp</a></div><div class="ttdoc">RTLOp. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00220">RTL.h:220</a></div></div>
<div class="ttc" id="classllvm_1_1raw__ostream_html"><div class="ttname"><a href="../../d7/d03/classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/d82/raw__ostream_8h_source.html#l00036">raw_ostream.h:36</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_aca3ff48db28b8a12ffad532c746d28fe"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#aca3ff48db28b8a12ffad532c746d28fe">legup::VerilogWriter::getStringStreamOut</a></div><div class="ttdeci">std::string getStringStreamOut()</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00052">VerilogWriter.h:52</a></div></div>
<div class="ttc" id="classlegup_1_1RTLOp_html_aa244c4b3c667d22382258c2549f48f1f"><div class="ttname"><a href="../../db/d50/classlegup_1_1RTLOp.html#aa244c4b3c667d22382258c2549f48f1f">legup::RTLOp::Opcode</a></div><div class="ttdeci">Opcode</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d5e/RTL_8h_source.html#l00222">RTL.h:222</a></div></div>
<div class="ttc" id="classlegup_1_1VerilogWriter_html_a0ea05027b1edd179458fb56cf076825b"><div class="ttname"><a href="../../db/df4/classlegup_1_1VerilogWriter.html#a0ea05027b1edd179458fb56cf076825b">legup::VerilogWriter::Out</a></div><div class="ttdeci">std::stringstream Out</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3a/VerilogWriter_8h_source.html#l00198">VerilogWriter.h:198</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="../../df/d82/raw__ostream_8h.html">raw_ostream.h</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_211fb134ce6a4c3329568c5b3817f0ae.html">llvm</a></li><li class="navelem"><a class="el" href="../../dir_68ef2609279916640dd02c22eb347286.html">lib</a></li><li class="navelem"><a class="el" href="../../dir_ba4b566d55a812089e9c749a99726952.html">Target</a></li><li class="navelem"><a class="el" href="../../dir_75320537a6111cd139f0a53a1efb9e67.html">Verilog</a></li><li class="navelem"><a class="el" href="../../dd/d3a/VerilogWriter_8h.html">VerilogWriter.h</a></li>
    <li class="footer">Generated on Thu Oct 8 2015 11:42:09 for legup-4.0 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
