{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1550990224618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550990224637 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 24 09:37:04 2019 " "Processing started: Sun Feb 24 09:37:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550990224637 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550990224637 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simulat -c simulat " "Command: quartus_map --read_settings_files=on --write_settings_files=off simulat -c simulat" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550990224638 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1550990226177 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1550990226178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepper_z.v 1 1 " "Found 1 design units, including 1 entities, in source file stepper_z.v" { { "Info" "ISGN_ENTITY_NAME" "1 stepper_z " "Found entity 1: stepper_z" {  } { { "stepper_z.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/stepper_z.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550990249483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550990249483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepper_extruder.v 1 1 " "Found 1 design units, including 1 entities, in source file stepper_extruder.v" { { "Info" "ISGN_ENTITY_NAME" "1 stepper_extruder " "Found entity 1: stepper_extruder" {  } { { "stepper_extruder.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/stepper_extruder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550990249489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550990249489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550990249493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550990249493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver_stepper.v 1 1 " "Found 1 design units, including 1 entities, in source file driver_stepper.v" { { "Info" "ISGN_ENTITY_NAME" "1 driver_stepper " "Found entity 1: driver_stepper" {  } { { "driver_stepper.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/driver_stepper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550990249499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550990249499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepper_corexy.v 1 1 " "Found 1 design units, including 1 entities, in source file stepper_corexy.v" { { "Info" "ISGN_ENTITY_NAME" "1 stepper_corexy " "Found entity 1: stepper_corexy" {  } { { "stepper_corexy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/stepper_corexy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550990249505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550990249505 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stepper_corexy " "Elaborating entity \"stepper_corexy\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1550990249802 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_corexy.v(96) " "Verilog HDL assignment warning at stepper_corexy.v(96): truncated value with size 32 to match size of target (31)" {  } { { "stepper_corexy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/stepper_corexy.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550990249868 "|stepper_corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_corexy.v(100) " "Verilog HDL assignment warning at stepper_corexy.v(100): truncated value with size 32 to match size of target (31)" {  } { { "stepper_corexy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/stepper_corexy.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550990249869 "|stepper_corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_corexy.v(120) " "Verilog HDL assignment warning at stepper_corexy.v(120): truncated value with size 32 to match size of target (31)" {  } { { "stepper_corexy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/stepper_corexy.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550990249873 "|stepper_corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 stepper_corexy.v(124) " "Verilog HDL assignment warning at stepper_corexy.v(124): truncated value with size 33 to match size of target (32)" {  } { { "stepper_corexy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/stepper_corexy.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550990249874 "|stepper_corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_corexy.v(130) " "Verilog HDL assignment warning at stepper_corexy.v(130): truncated value with size 32 to match size of target (31)" {  } { { "stepper_corexy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/stepper_corexy.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550990249875 "|stepper_corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 stepper_corexy.v(136) " "Verilog HDL assignment warning at stepper_corexy.v(136): truncated value with size 33 to match size of target (32)" {  } { { "stepper_corexy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/stepper_corexy.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550990249875 "|stepper_corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_corexy.v(150) " "Verilog HDL assignment warning at stepper_corexy.v(150): truncated value with size 32 to match size of target (31)" {  } { { "stepper_corexy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/stepper_corexy.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550990249878 "|stepper_corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 stepper_corexy.v(154) " "Verilog HDL assignment warning at stepper_corexy.v(154): truncated value with size 33 to match size of target (32)" {  } { { "stepper_corexy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/stepper_corexy.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550990249878 "|stepper_corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_corexy.v(161) " "Verilog HDL assignment warning at stepper_corexy.v(161): truncated value with size 32 to match size of target (31)" {  } { { "stepper_corexy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/stepper_corexy.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550990249880 "|stepper_corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 stepper_corexy.v(167) " "Verilog HDL assignment warning at stepper_corexy.v(167): truncated value with size 33 to match size of target (32)" {  } { { "stepper_corexy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/stepper_corexy.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550990249880 "|stepper_corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_corexy.v(179) " "Verilog HDL assignment warning at stepper_corexy.v(179): truncated value with size 32 to match size of target (31)" {  } { { "stepper_corexy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/stepper_corexy.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550990249883 "|stepper_corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_corexy.v(185) " "Verilog HDL assignment warning at stepper_corexy.v(185): truncated value with size 32 to match size of target (31)" {  } { { "stepper_corexy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/stepper_corexy.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550990249884 "|stepper_corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 stepper_corexy.v(191) " "Verilog HDL assignment warning at stepper_corexy.v(191): truncated value with size 33 to match size of target (32)" {  } { { "stepper_corexy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/stepper_corexy.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550990249884 "|stepper_corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 stepper_corexy.v(196) " "Verilog HDL assignment warning at stepper_corexy.v(196): truncated value with size 33 to match size of target (32)" {  } { { "stepper_corexy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/stepper_corexy.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550990249885 "|stepper_corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_corexy.v(205) " "Verilog HDL assignment warning at stepper_corexy.v(205): truncated value with size 32 to match size of target (31)" {  } { { "stepper_corexy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/stepper_corexy.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550990249887 "|stepper_corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_corexy.v(206) " "Verilog HDL assignment warning at stepper_corexy.v(206): truncated value with size 32 to match size of target (31)" {  } { { "stepper_corexy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/stepper_corexy.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550990249887 "|stepper_corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 stepper_corexy.v(233) " "Verilog HDL assignment warning at stepper_corexy.v(233): truncated value with size 33 to match size of target (32)" {  } { { "stepper_corexy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/stepper_corexy.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550990249889 "|stepper_corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 stepper_corexy.v(238) " "Verilog HDL assignment warning at stepper_corexy.v(238): truncated value with size 33 to match size of target (32)" {  } { { "stepper_corexy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/stepper_corexy.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550990249889 "|stepper_corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_corexy.v(246) " "Verilog HDL assignment warning at stepper_corexy.v(246): truncated value with size 32 to match size of target (31)" {  } { { "stepper_corexy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/stepper_corexy.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550990249892 "|stepper_corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_corexy.v(252) " "Verilog HDL assignment warning at stepper_corexy.v(252): truncated value with size 32 to match size of target (31)" {  } { { "stepper_corexy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/stepper_corexy.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550990249893 "|stepper_corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 stepper_corexy.v(258) " "Verilog HDL assignment warning at stepper_corexy.v(258): truncated value with size 33 to match size of target (32)" {  } { { "stepper_corexy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/stepper_corexy.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550990249893 "|stepper_corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 stepper_corexy.v(262) " "Verilog HDL assignment warning at stepper_corexy.v(262): truncated value with size 33 to match size of target (32)" {  } { { "stepper_corexy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/stepper_corexy.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550990249894 "|stepper_corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_corexy.v(271) " "Verilog HDL assignment warning at stepper_corexy.v(271): truncated value with size 32 to match size of target (31)" {  } { { "stepper_corexy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/stepper_corexy.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550990249895 "|stepper_corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_corexy.v(272) " "Verilog HDL assignment warning at stepper_corexy.v(272): truncated value with size 32 to match size of target (31)" {  } { { "stepper_corexy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/stepper_corexy.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550990249896 "|stepper_corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 stepper_corexy.v(299) " "Verilog HDL assignment warning at stepper_corexy.v(299): truncated value with size 33 to match size of target (32)" {  } { { "stepper_corexy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/stepper_corexy.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550990249899 "|stepper_corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 stepper_corexy.v(304) " "Verilog HDL assignment warning at stepper_corexy.v(304): truncated value with size 33 to match size of target (32)" {  } { { "stepper_corexy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/stepper_corexy.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550990249900 "|stepper_corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_corexy.v(311) " "Verilog HDL assignment warning at stepper_corexy.v(311): truncated value with size 32 to match size of target (31)" {  } { { "stepper_corexy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/stepper_corexy.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550990249909 "|stepper_corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 stepper_corexy.v(317) " "Verilog HDL assignment warning at stepper_corexy.v(317): truncated value with size 33 to match size of target (32)" {  } { { "stepper_corexy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/stepper_corexy.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550990249910 "|stepper_corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_corexy.v(320) " "Verilog HDL assignment warning at stepper_corexy.v(320): truncated value with size 32 to match size of target (31)" {  } { { "stepper_corexy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/stepper_corexy.v" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550990249911 "|stepper_corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 stepper_corexy.v(326) " "Verilog HDL assignment warning at stepper_corexy.v(326): truncated value with size 33 to match size of target (32)" {  } { { "stepper_corexy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/stepper_corexy.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550990249912 "|stepper_corexy"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1550990258294 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1550990264451 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550990264451 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2227 " "Implemented 2227 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "135 " "Implemented 135 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1550990265525 ""} { "Info" "ICUT_CUT_TM_OPINS" "73 " "Implemented 73 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1550990265525 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2019 " "Implemented 2019 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1550990265525 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1550990265525 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550990265556 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 24 09:37:45 2019 " "Processing ended: Sun Feb 24 09:37:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550990265556 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550990265556 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:20 " "Total CPU time (on all processors): 00:01:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550990265556 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1550990265556 ""}
