<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
should_fail: 0
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>
defines: 
time_elapsed: 1.268s
ram usage: 41012 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpev63z76f/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-21" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:21</a>: No timescale set for &#34;sctag_dirrep&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-21" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:21</a>: Compile module &#34;work@sctag_dirrep&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:23</a>: Implicit port type (wire) for &#34;dirrep_dir_wr_par_c4&#34;,
there are 23 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-21" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:21</a>: Top level module &#34;work@sctag_dirrep&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dffe_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 21.

[NTE:EL0511] Nb leaf instances: 20.

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 20.

Internal Error: adding wrong object type (port) in a actual_group group!
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 23
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpev63z76f/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_sctag_dirrep
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpev63z76f/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpev63z76f/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@sctag_dirrep)
 |vpiName:work@sctag_dirrep
 |uhdmallPackages:
 \_package: builtin, parent:work@sctag_dirrep
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@sctag_dirrep, file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21, parent:work@sctag_dirrep
   |vpiDefName:work@sctag_dirrep
   |vpiFullName:work@sctag_dirrep
   |vpiPort:
   \_port: (dirrep_dir_wr_par_c4), line:23
     |vpiName:dirrep_dir_wr_par_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dirrep_dir_wr_par_c4), line:23
         |vpiName:dirrep_dir_wr_par_c4
         |vpiFullName:work@sctag_dirrep.dirrep_dir_wr_par_c4
   |vpiPort:
   \_port: (dir_vld_c4_l), line:23
     |vpiName:dir_vld_c4_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dir_vld_c4_l), line:23
         |vpiName:dir_vld_c4_l
         |vpiFullName:work@sctag_dirrep.dir_vld_c4_l
   |vpiPort:
   \_port: (dc_rd_en_c4), line:23
     |vpiName:dc_rd_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_rd_en_c4), line:23
         |vpiName:dc_rd_en_c4
         |vpiFullName:work@sctag_dirrep.dc_rd_en_c4
   |vpiPort:
   \_port: (dc_wr_en_c4), line:23
     |vpiName:dc_wr_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_wr_en_c4), line:23
         |vpiName:dc_wr_en_c4
         |vpiFullName:work@sctag_dirrep.dc_wr_en_c4
   |vpiPort:
   \_port: (inval_mask_dcd_c4), line:24
     |vpiName:inval_mask_dcd_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (inval_mask_dcd_c4), line:24
         |vpiName:inval_mask_dcd_c4
         |vpiFullName:work@sctag_dirrep.inval_mask_dcd_c4
   |vpiPort:
   \_port: (dc_rdwr_row_en_c4), line:24
     |vpiName:dc_rdwr_row_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_rdwr_row_en_c4), line:24
         |vpiName:dc_rdwr_row_en_c4
         |vpiFullName:work@sctag_dirrep.dc_rdwr_row_en_c4
   |vpiPort:
   \_port: (dc_rdwr_panel_dec_c4), line:24
     |vpiName:dc_rdwr_panel_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_rdwr_panel_dec_c4), line:24
         |vpiName:dc_rdwr_panel_dec_c4
         |vpiFullName:work@sctag_dirrep.dc_rdwr_panel_dec_c4
   |vpiPort:
   \_port: (dc_lkup_row_dec_c4), line:25
     |vpiName:dc_lkup_row_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_lkup_row_dec_c4), line:25
         |vpiName:dc_lkup_row_dec_c4
         |vpiFullName:work@sctag_dirrep.dc_lkup_row_dec_c4
   |vpiPort:
   \_port: (dc_lkup_panel_dec_c4), line:25
     |vpiName:dc_lkup_panel_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_lkup_panel_dec_c4), line:25
         |vpiName:dc_lkup_panel_dec_c4
         |vpiFullName:work@sctag_dirrep.dc_lkup_panel_dec_c4
   |vpiPort:
   \_port: (wr_dc_dir_entry_c4), line:25
     |vpiName:wr_dc_dir_entry_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_dc_dir_entry_c4), line:25
         |vpiName:wr_dc_dir_entry_c4
         |vpiFullName:work@sctag_dirrep.wr_dc_dir_entry_c4
   |vpiPort:
   \_port: (dc_dir_clear_c4), line:26
     |vpiName:dc_dir_clear_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_dir_clear_c4), line:26
         |vpiName:dc_dir_clear_c4
         |vpiFullName:work@sctag_dirrep.dc_dir_clear_c4
   |vpiPort:
   \_port: (ic_rd_en_c4), line:26
     |vpiName:ic_rd_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_rd_en_c4), line:26
         |vpiName:ic_rd_en_c4
         |vpiFullName:work@sctag_dirrep.ic_rd_en_c4
   |vpiPort:
   \_port: (ic_wr_en_c4), line:26
     |vpiName:ic_wr_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_wr_en_c4), line:26
         |vpiName:ic_wr_en_c4
         |vpiFullName:work@sctag_dirrep.ic_wr_en_c4
   |vpiPort:
   \_port: (inval_mask_icd_c4), line:26
     |vpiName:inval_mask_icd_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (inval_mask_icd_c4), line:26
         |vpiName:inval_mask_icd_c4
         |vpiFullName:work@sctag_dirrep.inval_mask_icd_c4
   |vpiPort:
   \_port: (ic_rdwr_row_en_c4), line:27
     |vpiName:ic_rdwr_row_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_rdwr_row_en_c4), line:27
         |vpiName:ic_rdwr_row_en_c4
         |vpiFullName:work@sctag_dirrep.ic_rdwr_row_en_c4
   |vpiPort:
   \_port: (ic_rdwr_panel_dec_c4), line:27
     |vpiName:ic_rdwr_panel_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_rdwr_panel_dec_c4), line:27
         |vpiName:ic_rdwr_panel_dec_c4
         |vpiFullName:work@sctag_dirrep.ic_rdwr_panel_dec_c4
   |vpiPort:
   \_port: (ic_lkup_row_dec_c4), line:27
     |vpiName:ic_lkup_row_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_lkup_row_dec_c4), line:27
         |vpiName:ic_lkup_row_dec_c4
         |vpiFullName:work@sctag_dirrep.ic_lkup_row_dec_c4
   |vpiPort:
   \_port: (ic_lkup_panel_dec_c4), line:28
     |vpiName:ic_lkup_panel_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_lkup_panel_dec_c4), line:28
         |vpiName:ic_lkup_panel_dec_c4
         |vpiFullName:work@sctag_dirrep.ic_lkup_panel_dec_c4
   |vpiPort:
   \_port: (wr_ic_dir_entry_c4), line:28
     |vpiName:wr_ic_dir_entry_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_ic_dir_entry_c4), line:28
         |vpiName:wr_ic_dir_entry_c4
         |vpiFullName:work@sctag_dirrep.wr_ic_dir_entry_c4
   |vpiPort:
   \_port: (ic_dir_clear_c4), line:28
     |vpiName:ic_dir_clear_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_dir_clear_c4), line:28
         |vpiName:ic_dir_clear_c4
         |vpiFullName:work@sctag_dirrep.ic_dir_clear_c4
   |vpiPort:
   \_port: (lkup_addr8_c4), line:29
     |vpiName:lkup_addr8_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lkup_addr8_c4), line:29
         |vpiName:lkup_addr8_c4
         |vpiFullName:work@sctag_dirrep.lkup_addr8_c4
   |vpiPort:
   \_port: (dir_error_c8), line:29
     |vpiName:dir_error_c8
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dir_error_c8), line:29
         |vpiName:dir_error_c8
         |vpiFullName:work@sctag_dirrep.dir_error_c8
   |vpiPort:
   \_port: (so), line:29
     |vpiName:so
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (so), line:29
         |vpiName:so
         |vpiFullName:work@sctag_dirrep.so
   |vpiPort:
   \_port: (tagdp_lkup_addr11_c5), line:29
     |vpiName:tagdp_lkup_addr11_c5
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (tagdp_lkup_addr11_c5), line:29
         |vpiName:tagdp_lkup_addr11_c5
         |vpiFullName:work@sctag_dirrep.tagdp_lkup_addr11_c5
   |vpiPort:
   \_port: (ic_parity_out), line:31
     |vpiName:ic_parity_out
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_parity_out), line:31
         |vpiName:ic_parity_out
         |vpiFullName:work@sctag_dirrep.ic_parity_out
   |vpiPort:
   \_port: (dc_parity_out), line:31
     |vpiName:dc_parity_out
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_parity_out), line:31
         |vpiName:dc_parity_out
         |vpiFullName:work@sctag_dirrep.dc_parity_out
   |vpiPort:
   \_port: (arbdp_dir_wr_par_c3), line:31
     |vpiName:arbdp_dir_wr_par_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbdp_dir_wr_par_c3), line:31
         |vpiName:arbdp_dir_wr_par_c3
         |vpiFullName:work@sctag_dirrep.arbdp_dir_wr_par_c3
   |vpiPort:
   \_port: (arbctl_dir_vld_c3_l), line:32
     |vpiName:arbctl_dir_vld_c3_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dir_vld_c3_l), line:32
         |vpiName:arbctl_dir_vld_c3_l
         |vpiFullName:work@sctag_dirrep.arbctl_dir_vld_c3_l
   |vpiPort:
   \_port: (arbctl_ic_rd_en_c3), line:32
     |vpiName:arbctl_ic_rd_en_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_ic_rd_en_c3), line:32
         |vpiName:arbctl_ic_rd_en_c3
         |vpiFullName:work@sctag_dirrep.arbctl_ic_rd_en_c3
   |vpiPort:
   \_port: (arbctl_dc_rd_en_c3), line:32
     |vpiName:arbctl_dc_rd_en_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dc_rd_en_c3), line:32
         |vpiName:arbctl_dc_rd_en_c3
         |vpiFullName:work@sctag_dirrep.arbctl_dc_rd_en_c3
   |vpiPort:
   \_port: (arbctl_ic_wr_en_c3), line:33
     |vpiName:arbctl_ic_wr_en_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_ic_wr_en_c3), line:33
         |vpiName:arbctl_ic_wr_en_c3
         |vpiFullName:work@sctag_dirrep.arbctl_ic_wr_en_c3
   |vpiPort:
   \_port: (arbctl_dc_wr_en_c3), line:33
     |vpiName:arbctl_dc_wr_en_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dc_wr_en_c3), line:33
         |vpiName:arbctl_dc_wr_en_c3
         |vpiFullName:work@sctag_dirrep.arbctl_dc_wr_en_c3
   |vpiPort:
   \_port: (arbctl_dir_panel_dcd_c3), line:33
     |vpiName:arbctl_dir_panel_dcd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dir_panel_dcd_c3), line:33
         |vpiName:arbctl_dir_panel_dcd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_dir_panel_dcd_c3
   |vpiPort:
   \_port: (arbctl_dir_panel_icd_c3), line:34
     |vpiName:arbctl_dir_panel_icd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dir_panel_icd_c3), line:34
         |vpiName:arbctl_dir_panel_icd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_dir_panel_icd_c3
   |vpiPort:
   \_port: (arbctl_lkup_bank_ena_dcd_c3), line:34
     |vpiName:arbctl_lkup_bank_ena_dcd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_lkup_bank_ena_dcd_c3), line:34
         |vpiName:arbctl_lkup_bank_ena_dcd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_lkup_bank_ena_dcd_c3
   |vpiPort:
   \_port: (arbctl_lkup_bank_ena_icd_c3), line:35
     |vpiName:arbctl_lkup_bank_ena_icd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_lkup_bank_ena_icd_c3), line:35
         |vpiName:arbctl_lkup_bank_ena_icd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_lkup_bank_ena_icd_c3
   |vpiPort:
   \_port: (arbctl_inval_mask_dcd_c3), line:35
     |vpiName:arbctl_inval_mask_dcd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_inval_mask_dcd_c3), line:35
         |vpiName:arbctl_inval_mask_dcd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_inval_mask_dcd_c3
   |vpiPort:
   \_port: (arbctl_inval_mask_icd_c3), line:36
     |vpiName:arbctl_inval_mask_icd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_inval_mask_icd_c3), line:36
         |vpiName:arbctl_inval_mask_icd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_inval_mask_icd_c3
   |vpiPort:
   \_port: (arbctl_wr_dc_dir_entry_c3), line:36
     |vpiName:arbctl_wr_dc_dir_entry_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_wr_dc_dir_entry_c3), line:36
         |vpiName:arbctl_wr_dc_dir_entry_c3
         |vpiFullName:work@sctag_dirrep.arbctl_wr_dc_dir_entry_c3
   |vpiPort:
   \_port: (arbctl_wr_ic_dir_entry_c3), line:37
     |vpiName:arbctl_wr_ic_dir_entry_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_wr_ic_dir_entry_c3), line:37
         |vpiName:arbctl_wr_ic_dir_entry_c3
         |vpiFullName:work@sctag_dirrep.arbctl_wr_ic_dir_entry_c3
   |vpiPort:
   \_port: (lkup_row_addr_dcd_c3), line:37
     |vpiName:lkup_row_addr_dcd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lkup_row_addr_dcd_c3), line:37
         |vpiName:lkup_row_addr_dcd_c3
         |vpiFullName:work@sctag_dirrep.lkup_row_addr_dcd_c3
   |vpiPort:
   \_port: (lkup_row_addr_icd_c3), line:38
     |vpiName:lkup_row_addr_icd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lkup_row_addr_icd_c3), line:38
         |vpiName:lkup_row_addr_icd_c3
         |vpiFullName:work@sctag_dirrep.lkup_row_addr_icd_c3
   |vpiPort:
   \_port: (oneshot_dir_clear_c3), line:38
     |vpiName:oneshot_dir_clear_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (oneshot_dir_clear_c3), line:38
         |vpiName:oneshot_dir_clear_c3
         |vpiFullName:work@sctag_dirrep.oneshot_dir_clear_c3
   |vpiPort:
   \_port: (tagdp_lkup_addr11_c4), line:38
     |vpiName:tagdp_lkup_addr11_c4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (tagdp_lkup_addr11_c4), line:38
         |vpiName:tagdp_lkup_addr11_c4
         |vpiFullName:work@sctag_dirrep.tagdp_lkup_addr11_c4
   |vpiPort:
   \_port: (sehold), line:39
     |vpiName:sehold
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sehold), line:39
         |vpiName:sehold
         |vpiFullName:work@sctag_dirrep.sehold
   |vpiPort:
   \_port: (rclk), line:39
     |vpiName:rclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rclk), line:39
         |vpiName:rclk
         |vpiFullName:work@sctag_dirrep.rclk
   |vpiPort:
   \_port: (si), line:39
     |vpiName:si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (si), line:39
         |vpiName:si
         |vpiFullName:work@sctag_dirrep.si
   |vpiPort:
   \_port: (se), line:39
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:39
         |vpiName:se
         |vpiFullName:work@sctag_dirrep.se
   |vpiContAssign:
   \_cont_assign: , line:121
     |vpiRhs:
     \_operation: , line:121
       |vpiOpType:29
       |vpiOperand:
       \_operation: , line:121
         |vpiOpType:7
         |vpiOperand:
         \_ref_obj: (ic_parity_out), line:121
           |vpiName:ic_parity_out
           |vpiFullName:work@sctag_dirrep.ic_parity_out
       |vpiOperand:
       \_operation: , line:121
         |vpiOpType:7
         |vpiOperand:
         \_ref_obj: (dc_parity_out), line:121
           |vpiName:dc_parity_out
           |vpiFullName:work@sctag_dirrep.dc_parity_out
     |vpiLhs:
     \_ref_obj: (dir_error_c7), line:121
       |vpiName:dir_error_c7
       |vpiFullName:work@sctag_dirrep.dir_error_c7
       |vpiActual:
       \_logic_net: (dir_error_c7), line:106
         |vpiName:dir_error_c7
         |vpiFullName:work@sctag_dirrep.dir_error_c7
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:210
     |vpiRhs:
     \_operation: , line:210
       |vpiOpType:28
       |vpiOperand:
       \_operation: , line:210
         |vpiOpType:4
         |vpiOperand:
         \_bit_select: (dir_panel_dcd_c4), line:210
           |vpiName:dir_panel_dcd_c4
           |vpiIndex:
           \_constant: , line:210
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
       |vpiOperand:
       \_operation: , line:210
         |vpiOpType:4
         |vpiOperand:
         \_bit_select: (dir_panel_dcd_c4), line:210
           |vpiName:dir_panel_dcd_c4
           |vpiIndex:
           \_constant: , line:210
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
     |vpiLhs:
     \_bit_select: (dc_rdwr_panel_dec_c4), line:210
       |vpiName:dc_rdwr_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.dc_rdwr_panel_dec_c4
       |vpiIndex:
       \_constant: , line:210
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:211
     |vpiRhs:
     \_operation: , line:211
       |vpiOpType:28
       |vpiOperand:
       \_operation: , line:211
         |vpiOpType:4
         |vpiOperand:
         \_bit_select: (dir_panel_dcd_c4), line:211
           |vpiName:dir_panel_dcd_c4
           |vpiIndex:
           \_constant: , line:211
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
       |vpiOperand:
       \_bit_select: (dir_panel_dcd_c4), line:211
         |vpiName:dir_panel_dcd_c4
         |vpiFullName:work@sctag_dirrep.dir_panel_dcd_c4
         |vpiIndex:
         \_constant: , line:211
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
     |vpiLhs:
     \_bit_select: (dc_rdwr_panel_dec_c4), line:211
       |vpiName:dc_rdwr_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.dc_rdwr_panel_dec_c4
       |vpiIndex:
       \_constant: , line:211
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiContAssign:
   \_cont_assign: , line:212
     |vpiRhs:
     \_operation: , line:212
       |vpiOpType:28
       |vpiOperand:
       \_bit_select: (dir_panel_dcd_c4), line:212
         |vpiName:dir_panel_dcd_c4
         |vpiFullName:work@sctag_dirrep.dir_panel_dcd_c4
         |vpiIndex:
         \_constant: , line:212
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
       |vpiOperand:
       \_operation: , line:212
         |vpiOpType:4
         |vpiOperand:
         \_bit_select: (dir_panel_dcd_c4), line:212
           |vpiName:dir_panel_dcd_c4
           |vpiIndex:
           \_constant: , line:212
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
     |vpiLhs:
     \_bit_select: (dc_rdwr_panel_dec_c4), line:212
       |vpiName:dc_rdwr_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.dc_rdwr_panel_dec_c4
       |vpiIndex:
       \_constant: , line:212
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
   |vpiContAssign:
   \_cont_assign: , line:213
     |vpiRhs:
     \_operation: , line:213
       |vpiOpType:28
       |vpiOperand:
       \_bit_select: (dir_panel_dcd_c4), line:213
         |vpiName:dir_panel_dcd_c4
         |vpiFullName:work@sctag_dirrep.dir_panel_dcd_c4
         |vpiIndex:
         \_constant: , line:213
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
       |vpiOperand:
       \_bit_select: (dir_panel_dcd_c4), line:213
         |vpiName:dir_panel_dcd_c4
         |vpiFullName:work@sctag_dirrep.dir_panel_dcd_c4
         |vpiIndex:
         \_constant: , line:213
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
     |vpiLhs:
     \_bit_select: (dc_rdwr_panel_dec_c4), line:213
       |vpiName:dc_rdwr_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.dc_rdwr_panel_dec_c4
       |vpiIndex:
       \_constant: , line:213
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
   |vpiContAssign:
   \_cont_assign: , line:215
     |vpiRhs:
     \_operation: , line:215
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:215, parent:dir_panel_dcd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_dcd_c4)
         |vpiLeftRange:
         \_constant: , line:215
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:215
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_constant: , line:215
         |vpiConstType:3
         |vpiDecompile:2&#39;d0
         |BIN:2&#39;d0
     |vpiLhs:
     \_bit_select: (dc_rdwr_row_en_c4), line:215
       |vpiName:dc_rdwr_row_en_c4
       |vpiFullName:work@sctag_dirrep.dc_rdwr_row_en_c4
       |vpiIndex:
       \_constant: , line:215
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:216
     |vpiRhs:
     \_operation: , line:216
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:216, parent:dir_panel_dcd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_dcd_c4)
         |vpiLeftRange:
         \_constant: , line:216
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:216
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_constant: , line:216
         |vpiConstType:3
         |vpiDecompile:2&#39;d1
         |BIN:2&#39;d1
     |vpiLhs:
     \_bit_select: (dc_rdwr_row_en_c4), line:216
       |vpiName:dc_rdwr_row_en_c4
       |vpiFullName:work@sctag_dirrep.dc_rdwr_row_en_c4
       |vpiIndex:
       \_constant: , line:216
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiContAssign:
   \_cont_assign: , line:217
     |vpiRhs:
     \_operation: , line:217
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:217, parent:dir_panel_dcd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_dcd_c4)
         |vpiLeftRange:
         \_constant: , line:217
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:217
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_constant: , line:217
         |vpiConstType:3
         |vpiDecompile:2&#39;d2
         |BIN:2&#39;d2
     |vpiLhs:
     \_bit_select: (dc_rdwr_row_en_c4), line:217
       |vpiName:dc_rdwr_row_en_c4
       |vpiFullName:work@sctag_dirrep.dc_rdwr_row_en_c4
       |vpiIndex:
       \_constant: , line:217
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
   |vpiContAssign:
   \_cont_assign: , line:218
     |vpiRhs:
     \_operation: , line:218
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:218, parent:dir_panel_dcd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_dcd_c4)
         |vpiLeftRange:
         \_constant: , line:218
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:218
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_constant: , line:218
         |vpiConstType:3
         |vpiDecompile:2&#39;d3
         |BIN:2&#39;d3
     |vpiLhs:
     \_bit_select: (dc_rdwr_row_en_c4), line:218
       |vpiName:dc_rdwr_row_en_c4
       |vpiFullName:work@sctag_dirrep.dc_rdwr_row_en_c4
       |vpiIndex:
       \_constant: , line:218
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
   |vpiContAssign:
   \_cont_assign: , line:228
     |vpiRhs:
     \_operation: , line:228
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:228, parent:dir_panel_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_icd_c4)
         |vpiLeftRange:
         \_constant: , line:228
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
         |vpiRightRange:
         \_constant: , line:228
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
       |vpiOperand:
       \_constant: , line:228
         |vpiConstType:3
         |vpiDecompile:2&#39;d0
         |BIN:2&#39;d0
     |vpiLhs:
     \_bit_select: (ic_rdwr_panel_dec_c4), line:228
       |vpiName:ic_rdwr_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.ic_rdwr_panel_dec_c4
       |vpiIndex:
       \_constant: , line:228
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:229
     |vpiRhs:
     \_operation: , line:229
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:229, parent:dir_panel_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_icd_c4)
         |vpiLeftRange:
         \_constant: , line:229
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
         |vpiRightRange:
         \_constant: , line:229
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
       |vpiOperand:
       \_constant: , line:229
         |vpiConstType:3
         |vpiDecompile:2&#39;d1
         |BIN:2&#39;d1
     |vpiLhs:
     \_bit_select: (ic_rdwr_panel_dec_c4), line:229
       |vpiName:ic_rdwr_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.ic_rdwr_panel_dec_c4
       |vpiIndex:
       \_constant: , line:229
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiContAssign:
   \_cont_assign: , line:230
     |vpiRhs:
     \_operation: , line:230
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:230, parent:dir_panel_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_icd_c4)
         |vpiLeftRange:
         \_constant: , line:230
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
         |vpiRightRange:
         \_constant: , line:230
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
       |vpiOperand:
       \_constant: , line:230
         |vpiConstType:3
         |vpiDecompile:2&#39;d2
         |BIN:2&#39;d2
     |vpiLhs:
     \_bit_select: (ic_rdwr_panel_dec_c4), line:230
       |vpiName:ic_rdwr_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.ic_rdwr_panel_dec_c4
       |vpiIndex:
       \_constant: , line:230
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
   |vpiContAssign:
   \_cont_assign: , line:231
     |vpiRhs:
     \_operation: , line:231
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:231, parent:dir_panel_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_icd_c4)
         |vpiLeftRange:
         \_constant: , line:231
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
         |vpiRightRange:
         \_constant: , line:231
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
       |vpiOperand:
       \_constant: , line:231
         |vpiConstType:3
         |vpiDecompile:2&#39;d3
         |BIN:2&#39;d3
     |vpiLhs:
     \_bit_select: (ic_rdwr_panel_dec_c4), line:231
       |vpiName:ic_rdwr_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.ic_rdwr_panel_dec_c4
       |vpiIndex:
       \_constant: , line:231
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
   |vpiContAssign:
   \_cont_assign: , line:233
     |vpiRhs:
     \_operation: , line:233
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:233, parent:dir_panel_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_icd_c4)
         |vpiLeftRange:
         \_constant: , line:233
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:233
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_constant: , line:233
         |vpiConstType:3
         |vpiDecompile:2&#39;d0
         |BIN:2&#39;d0
     |vpiLhs:
     \_bit_select: (ic_rdwr_row_en_c4), line:233
       |vpiName:ic_rdwr_row_en_c4
       |vpiFullName:work@sctag_dirrep.ic_rdwr_row_en_c4
       |vpiIndex:
       \_constant: , line:233
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:234
     |vpiRhs:
     \_operation: , line:234
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:234, parent:dir_panel_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_icd_c4)
         |vpiLeftRange:
         \_constant: , line:234
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:234
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_constant: , line:234
         |vpiConstType:3
         |vpiDecompile:2&#39;d1
         |BIN:2&#39;d1
     |vpiLhs:
     \_bit_select: (ic_rdwr_row_en_c4), line:234
       |vpiName:ic_rdwr_row_en_c4
       |vpiFullName:work@sctag_dirrep.ic_rdwr_row_en_c4
       |vpiIndex:
       \_constant: , line:234
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiContAssign:
   \_cont_assign: , line:235
     |vpiRhs:
     \_operation: , line:235
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:235, parent:dir_panel_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_icd_c4)
         |vpiLeftRange:
         \_constant: , line:235
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:235
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_constant: , line:235
         |vpiConstType:3
         |vpiDecompile:2&#39;d2
         |BIN:2&#39;d2
     |vpiLhs:
     \_bit_select: (ic_rdwr_row_en_c4), line:235
       |vpiName:ic_rdwr_row_en_c4
       |vpiFullName:work@sctag_dirrep.ic_rdwr_row_en_c4
       |vpiIndex:
       \_constant: , line:235
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
   |vpiContAssign:
   \_cont_assign: , line:236
     |vpiRhs:
     \_operation: , line:236
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:236, parent:dir_panel_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_icd_c4)
         |vpiLeftRange:
         \_constant: , line:236
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:236
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_constant: , line:236
         |vpiConstType:3
         |vpiDecompile:2&#39;d3
         |BIN:2&#39;d3
     |vpiLhs:
     \_bit_select: (ic_rdwr_row_en_c4), line:236
       |vpiName:ic_rdwr_row_en_c4
       |vpiFullName:work@sctag_dirrep.ic_rdwr_row_en_c4
       |vpiIndex:
       \_constant: , line:236
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
   |vpiContAssign:
   \_cont_assign: , line:253
     |vpiRhs:
     \_operation: , line:253
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:253, parent:lkup_row_addr_dcd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (lkup_row_addr_dcd_c4)
         |vpiLeftRange:
         \_constant: , line:253
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:253
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:253
         |vpiConstType:3
         |vpiDecompile:2&#39;d0
         |BIN:2&#39;d0
     |vpiLhs:
     \_bit_select: (dc_lkup_panel_dec_c4), line:253
       |vpiName:dc_lkup_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.dc_lkup_panel_dec_c4
       |vpiIndex:
       \_constant: , line:253
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:254
     |vpiRhs:
     \_operation: , line:254
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:254, parent:lkup_row_addr_dcd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (lkup_row_addr_dcd_c4)
         |vpiLeftRange:
         \_constant: , line:254
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:254
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:254
         |vpiConstType:3
         |vpiDecompile:2&#39;d1
         |BIN:2&#39;d1
     |vpiLhs:
     \_bit_select: (dc_lkup_panel_dec_c4), line:254
       |vpiName:dc_lkup_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.dc_lkup_panel_dec_c4
       |vpiIndex:
       \_constant: , line:254
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiContAssign:
   \_cont_assign: , line:255
     |vpiRhs:
     \_operation: , line:255
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:255, parent:lkup_row_addr_dcd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (lkup_row_addr_dcd_c4)
         |vpiLeftRange:
         \_constant: , line:255
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:255
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:255
         |vpiConstType:3
         |vpiDecompile:2&#39;d2
         |BIN:2&#39;d2
     |vpiLhs:
     \_bit_select: (dc_lkup_panel_dec_c4), line:255
       |vpiName:dc_lkup_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.dc_lkup_panel_dec_c4
       |vpiIndex:
       \_constant: , line:255
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
   |vpiContAssign:
   \_cont_assign: , line:256
     |vpiRhs:
     \_operation: , line:256
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:256, parent:lkup_row_addr_dcd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (lkup_row_addr_dcd_c4)
         |vpiLeftRange:
         \_constant: , line:256
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:256
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:256
         |vpiConstType:3
         |vpiDecompile:2&#39;d3
         |BIN:2&#39;d3
     |vpiLhs:
     \_bit_select: (dc_lkup_panel_dec_c4), line:256
       |vpiName:dc_lkup_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.dc_lkup_panel_dec_c4
       |vpiIndex:
       \_constant: , line:256
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
   |vpiContAssign:
   \_cont_assign: , line:275
     |vpiRhs:
     \_bit_select: (lkup_row_addr_icd_c4), line:275
       |vpiName:lkup_row_addr_icd_c4
       |vpiFullName:work@sctag_dirrep.lkup_row_addr_icd_c4
       |vpiIndex:
       \_constant: , line:275
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
     |vpiLhs:
     \_ref_obj: (lkup_addr8_c4), line:275
       |vpiName:lkup_addr8_c4
       |vpiFullName:work@sctag_dirrep.lkup_addr8_c4
   |vpiContAssign:
   \_cont_assign: , line:277
     |vpiRhs:
     \_operation: , line:277
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:277, parent:lkup_row_addr_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (lkup_row_addr_icd_c4)
         |vpiLeftRange:
         \_constant: , line:277
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:277
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:277
         |vpiConstType:3
         |vpiDecompile:2&#39;d0
         |BIN:2&#39;d0
     |vpiLhs:
     \_bit_select: (ic_lkup_panel_dec_c4), line:277
       |vpiName:ic_lkup_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.ic_lkup_panel_dec_c4
       |vpiIndex:
       \_constant: , line:277
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:278
     |vpiRhs:
     \_operation: , line:278
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:278, parent:lkup_row_addr_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (lkup_row_addr_icd_c4)
         |vpiLeftRange:
         \_constant: , line:278
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:278
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:278
         |vpiConstType:3
         |vpiDecompile:2&#39;d1
         |BIN:2&#39;d1
     |vpiLhs:
     \_bit_select: (ic_lkup_panel_dec_c4), line:278
       |vpiName:ic_lkup_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.ic_lkup_panel_dec_c4
       |vpiIndex:
       \_constant: , line:278
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiContAssign:
   \_cont_assign: , line:279
     |vpiRhs:
     \_operation: , line:279
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:279, parent:lkup_row_addr_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (lkup_row_addr_icd_c4)
         |vpiLeftRange:
         \_constant: , line:279
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:279
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:279
         |vpiConstType:3
         |vpiDecompile:2&#39;d2
         |BIN:2&#39;d2
     |vpiLhs:
     \_bit_select: (ic_lkup_panel_dec_c4), line:279
       |vpiName:ic_lkup_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.ic_lkup_panel_dec_c4
       |vpiIndex:
       \_constant: , line:279
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
   |vpiContAssign:
   \_cont_assign: , line:280
     |vpiRhs:
     \_operation: , line:280
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:280, parent:lkup_row_addr_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (lkup_row_addr_icd_c4)
         |vpiLeftRange:
         \_constant: , line:280
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:280
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:280
         |vpiConstType:3
         |vpiDecompile:2&#39;d3
         |BIN:2&#39;d3
     |vpiLhs:
     \_bit_select: (ic_lkup_panel_dec_c4), line:280
       |vpiName:ic_lkup_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.ic_lkup_panel_dec_c4
       |vpiIndex:
       \_constant: , line:280
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
   |vpiNet:
   \_logic_net: (dir_error_c7), line:106
   |vpiNet:
   \_logic_net: (dir_panel_dcd_c4), line:107
     |vpiName:dir_panel_dcd_c4
     |vpiFullName:work@sctag_dirrep.dir_panel_dcd_c4
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (dir_panel_icd_c4), line:107
     |vpiName:dir_panel_icd_c4
     |vpiFullName:work@sctag_dirrep.dir_panel_icd_c4
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (lkup_row_addr_dcd_c4), line:108
     |vpiName:lkup_row_addr_dcd_c4
     |vpiFullName:work@sctag_dirrep.lkup_row_addr_dcd_c4
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (lkup_row_addr_icd_c4), line:108
     |vpiName:lkup_row_addr_icd_c4
     |vpiFullName:work@sctag_dirrep.lkup_row_addr_icd_c4
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (dirrep_dir_wr_par_c4), line:23
   |vpiNet:
   \_logic_net: (dir_vld_c4_l), line:23
   |vpiNet:
   \_logic_net: (dc_rd_en_c4), line:23
   |vpiNet:
   \_logic_net: (dc_wr_en_c4), line:23
   |vpiNet:
   \_logic_net: (inval_mask_dcd_c4), line:24
   |vpiNet:
   \_logic_net: (dc_rdwr_row_en_c4), line:24
   |vpiNet:
   \_logic_net: (dc_rdwr_panel_dec_c4), line:24
   |vpiNet:
   \_logic_net: (dc_lkup_row_dec_c4), line:25
   |vpiNet:
   \_logic_net: (dc_lkup_panel_dec_c4), line:25
   |vpiNet:
   \_logic_net: (wr_dc_dir_entry_c4), line:25
   |vpiNet:
   \_logic_net: (dc_dir_clear_c4), line:26
   |vpiNet:
   \_logic_net: (ic_rd_en_c4), line:26
   |vpiNet:
   \_logic_net: (ic_wr_en_c4), line:26
   |vpiNet:
   \_logic_net: (inval_mask_icd_c4), line:26
   |vpiNet:
   \_logic_net: (ic_rdwr_row_en_c4), line:27
   |vpiNet:
   \_logic_net: (ic_rdwr_panel_dec_c4), line:27
   |vpiNet:
   \_logic_net: (ic_lkup_row_dec_c4), line:27
   |vpiNet:
   \_logic_net: (ic_lkup_panel_dec_c4), line:28
   |vpiNet:
   \_logic_net: (wr_ic_dir_entry_c4), line:28
   |vpiNet:
   \_logic_net: (ic_dir_clear_c4), line:28
   |vpiNet:
   \_logic_net: (lkup_addr8_c4), line:29
   |vpiNet:
   \_logic_net: (dir_error_c8), line:29
   |vpiNet:
   \_logic_net: (so), line:29
   |vpiNet:
   \_logic_net: (tagdp_lkup_addr11_c5), line:29
   |vpiNet:
   \_logic_net: (ic_parity_out), line:31
   |vpiNet:
   \_logic_net: (dc_parity_out), line:31
   |vpiNet:
   \_logic_net: (arbdp_dir_wr_par_c3), line:31
   |vpiNet:
   \_logic_net: (arbctl_dir_vld_c3_l), line:32
   |vpiNet:
   \_logic_net: (arbctl_ic_rd_en_c3), line:32
   |vpiNet:
   \_logic_net: (arbctl_dc_rd_en_c3), line:32
   |vpiNet:
   \_logic_net: (arbctl_ic_wr_en_c3), line:33
   |vpiNet:
   \_logic_net: (arbctl_dc_wr_en_c3), line:33
   |vpiNet:
   \_logic_net: (arbctl_dir_panel_dcd_c3), line:33
   |vpiNet:
   \_logic_net: (arbctl_dir_panel_icd_c3), line:34
   |vpiNet:
   \_logic_net: (arbctl_lkup_bank_ena_dcd_c3), line:34
   |vpiNet:
   \_logic_net: (arbctl_lkup_bank_ena_icd_c3), line:35
   |vpiNet:
   \_logic_net: (arbctl_inval_mask_dcd_c3), line:35
   |vpiNet:
   \_logic_net: (arbctl_inval_mask_icd_c3), line:36
   |vpiNet:
   \_logic_net: (arbctl_wr_dc_dir_entry_c3), line:36
   |vpiNet:
   \_logic_net: (arbctl_wr_ic_dir_entry_c3), line:37
   |vpiNet:
   \_logic_net: (lkup_row_addr_dcd_c3), line:37
   |vpiNet:
   \_logic_net: (lkup_row_addr_icd_c3), line:38
   |vpiNet:
   \_logic_net: (oneshot_dir_clear_c3), line:38
   |vpiNet:
   \_logic_net: (tagdp_lkup_addr11_c4), line:38
   |vpiNet:
   \_logic_net: (sehold), line:39
   |vpiNet:
   \_logic_net: (rclk), line:39
   |vpiNet:
   \_logic_net: (si), line:39
   |vpiNet:
   \_logic_net: (se), line:39
 |uhdmtopModules:
 \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiDefName:work@sctag_dirrep
   |vpiName:work@sctag_dirrep
   |vpiPort:
   \_port: (dirrep_dir_wr_par_c4), line:23, parent:work@sctag_dirrep
     |vpiName:dirrep_dir_wr_par_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dirrep_dir_wr_par_c4), line:23, parent:work@sctag_dirrep
         |vpiName:dirrep_dir_wr_par_c4
         |vpiFullName:work@sctag_dirrep.dirrep_dir_wr_par_c4
   |vpiPort:
   \_port: (dir_vld_c4_l), line:23, parent:work@sctag_dirrep
     |vpiName:dir_vld_c4_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dir_vld_c4_l), line:23, parent:work@sctag_dirrep
         |vpiName:dir_vld_c4_l
         |vpiFullName:work@sctag_dirrep.dir_vld_c4_l
   |vpiPort:
   \_port: (dc_rd_en_c4), line:23, parent:work@sctag_dirrep
     |vpiName:dc_rd_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_rd_en_c4), line:23, parent:work@sctag_dirrep
         |vpiName:dc_rd_en_c4
         |vpiFullName:work@sctag_dirrep.dc_rd_en_c4
   |vpiPort:
   \_port: (dc_wr_en_c4), line:23, parent:work@sctag_dirrep
     |vpiName:dc_wr_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_wr_en_c4), line:23, parent:work@sctag_dirrep
         |vpiName:dc_wr_en_c4
         |vpiFullName:work@sctag_dirrep.dc_wr_en_c4
   |vpiPort:
   \_port: (inval_mask_dcd_c4), line:24, parent:work@sctag_dirrep
     |vpiName:inval_mask_dcd_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (inval_mask_dcd_c4), line:24, parent:work@sctag_dirrep
         |vpiName:inval_mask_dcd_c4
         |vpiFullName:work@sctag_dirrep.inval_mask_dcd_c4
   |vpiPort:
   \_port: (dc_rdwr_row_en_c4), line:24, parent:work@sctag_dirrep
     |vpiName:dc_rdwr_row_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_rdwr_row_en_c4), line:24, parent:work@sctag_dirrep
         |vpiName:dc_rdwr_row_en_c4
         |vpiFullName:work@sctag_dirrep.dc_rdwr_row_en_c4
   |vpiPort:
   \_port: (dc_rdwr_panel_dec_c4), line:24, parent:work@sctag_dirrep
     |vpiName:dc_rdwr_panel_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_rdwr_panel_dec_c4), line:24, parent:work@sctag_dirrep
         |vpiName:dc_rdwr_panel_dec_c4
         |vpiFullName:work@sctag_dirrep.dc_rdwr_panel_dec_c4
   |vpiPort:
   \_port: (dc_lkup_row_dec_c4), line:25, parent:work@sctag_dirrep
     |vpiName:dc_lkup_row_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_lkup_row_dec_c4), line:25, parent:work@sctag_dirrep
         |vpiName:dc_lkup_row_dec_c4
         |vpiFullName:work@sctag_dirrep.dc_lkup_row_dec_c4
   |vpiPort:
   \_port: (dc_lkup_panel_dec_c4), line:25, parent:work@sctag_dirrep
     |vpiName:dc_lkup_panel_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_lkup_panel_dec_c4), line:25, parent:work@sctag_dirrep
         |vpiName:dc_lkup_panel_dec_c4
         |vpiFullName:work@sctag_dirrep.dc_lkup_panel_dec_c4
   |vpiPort:
   \_port: (wr_dc_dir_entry_c4), line:25, parent:work@sctag_dirrep
     |vpiName:wr_dc_dir_entry_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_dc_dir_entry_c4), line:25, parent:work@sctag_dirrep
         |vpiName:wr_dc_dir_entry_c4
         |vpiFullName:work@sctag_dirrep.wr_dc_dir_entry_c4
   |vpiPort:
   \_port: (dc_dir_clear_c4), line:26, parent:work@sctag_dirrep
     |vpiName:dc_dir_clear_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_dir_clear_c4), line:26, parent:work@sctag_dirrep
         |vpiName:dc_dir_clear_c4
         |vpiFullName:work@sctag_dirrep.dc_dir_clear_c4
   |vpiPort:
   \_port: (ic_rd_en_c4), line:26, parent:work@sctag_dirrep
     |vpiName:ic_rd_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_rd_en_c4), line:26, parent:work@sctag_dirrep
         |vpiName:ic_rd_en_c4
         |vpiFullName:work@sctag_dirrep.ic_rd_en_c4
   |vpiPort:
   \_port: (ic_wr_en_c4), line:26, parent:work@sctag_dirrep
     |vpiName:ic_wr_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_wr_en_c4), line:26, parent:work@sctag_dirrep
         |vpiName:ic_wr_en_c4
         |vpiFullName:work@sctag_dirrep.ic_wr_en_c4
   |vpiPort:
   \_port: (inval_mask_icd_c4), line:26, parent:work@sctag_dirrep
     |vpiName:inval_mask_icd_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (inval_mask_icd_c4), line:26, parent:work@sctag_dirrep
         |vpiName:inval_mask_icd_c4
         |vpiFullName:work@sctag_dirrep.inval_mask_icd_c4
   |vpiPort:
   \_port: (ic_rdwr_row_en_c4), line:27, parent:work@sctag_dirrep
     |vpiName:ic_rdwr_row_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_rdwr_row_en_c4), line:27, parent:work@sctag_dirrep
         |vpiName:ic_rdwr_row_en_c4
         |vpiFullName:work@sctag_dirrep.ic_rdwr_row_en_c4
   |vpiPort:
   \_port: (ic_rdwr_panel_dec_c4), line:27, parent:work@sctag_dirrep
     |vpiName:ic_rdwr_panel_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_rdwr_panel_dec_c4), line:27, parent:work@sctag_dirrep
         |vpiName:ic_rdwr_panel_dec_c4
         |vpiFullName:work@sctag_dirrep.ic_rdwr_panel_dec_c4
   |vpiPort:
   \_port: (ic_lkup_row_dec_c4), line:27, parent:work@sctag_dirrep
     |vpiName:ic_lkup_row_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_lkup_row_dec_c4), line:27, parent:work@sctag_dirrep
         |vpiName:ic_lkup_row_dec_c4
         |vpiFullName:work@sctag_dirrep.ic_lkup_row_dec_c4
   |vpiPort:
   \_port: (ic_lkup_panel_dec_c4), line:28, parent:work@sctag_dirrep
     |vpiName:ic_lkup_panel_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_lkup_panel_dec_c4), line:28, parent:work@sctag_dirrep
         |vpiName:ic_lkup_panel_dec_c4
         |vpiFullName:work@sctag_dirrep.ic_lkup_panel_dec_c4
   |vpiPort:
   \_port: (wr_ic_dir_entry_c4), line:28, parent:work@sctag_dirrep
     |vpiName:wr_ic_dir_entry_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_ic_dir_entry_c4), line:28, parent:work@sctag_dirrep
         |vpiName:wr_ic_dir_entry_c4
         |vpiFullName:work@sctag_dirrep.wr_ic_dir_entry_c4
   |vpiPort:
   \_port: (ic_dir_clear_c4), line:28, parent:work@sctag_dirrep
     |vpiName:ic_dir_clear_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_dir_clear_c4), line:28, parent:work@sctag_dirrep
         |vpiName:ic_dir_clear_c4
         |vpiFullName:work@sctag_dirrep.ic_dir_clear_c4
   |vpiPort:
   \_port: (lkup_addr8_c4), line:29, parent:work@sctag_dirrep
     |vpiName:lkup_addr8_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lkup_addr8_c4), line:29, parent:work@sctag_dirrep
         |vpiName:lkup_addr8_c4
         |vpiFullName:work@sctag_dirrep.lkup_addr8_c4
   |vpiPort:
   \_port: (dir_error_c8), line:29, parent:work@sctag_dirrep
     |vpiName:dir_error_c8
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dir_error_c8), line:29, parent:work@sctag_dirrep
         |vpiName:dir_error_c8
         |vpiFullName:work@sctag_dirrep.dir_error_c8
   |vpiPort:
   \_port: (so), line:29, parent:work@sctag_dirrep
     |vpiName:so
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (so), line:29, parent:work@sctag_dirrep
         |vpiName:so
         |vpiFullName:work@sctag_dirrep.so
   |vpiPort:
   \_port: (tagdp_lkup_addr11_c5), line:29, parent:work@sctag_dirrep
     |vpiName:tagdp_lkup_addr11_c5
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (tagdp_lkup_addr11_c5), line:29, parent:work@sctag_dirrep
         |vpiName:tagdp_lkup_addr11_c5
         |vpiFullName:work@sctag_dirrep.tagdp_lkup_addr11_c5
   |vpiPort:
   \_port: (ic_parity_out), line:31, parent:work@sctag_dirrep
     |vpiName:ic_parity_out
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_parity_out), line:31, parent:work@sctag_dirrep
         |vpiName:ic_parity_out
         |vpiFullName:work@sctag_dirrep.ic_parity_out
   |vpiPort:
   \_port: (dc_parity_out), line:31, parent:work@sctag_dirrep
     |vpiName:dc_parity_out
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_parity_out), line:31, parent:work@sctag_dirrep
         |vpiName:dc_parity_out
         |vpiFullName:work@sctag_dirrep.dc_parity_out
   |vpiPort:
   \_port: (arbdp_dir_wr_par_c3), line:31, parent:work@sctag_dirrep
     |vpiName:arbdp_dir_wr_par_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbdp_dir_wr_par_c3), line:31, parent:work@sctag_dirrep
         |vpiName:arbdp_dir_wr_par_c3
         |vpiFullName:work@sctag_dirrep.arbdp_dir_wr_par_c3
   |vpiPort:
   \_port: (arbctl_dir_vld_c3_l), line:32, parent:work@sctag_dirrep
     |vpiName:arbctl_dir_vld_c3_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dir_vld_c3_l), line:32, parent:work@sctag_dirrep
         |vpiName:arbctl_dir_vld_c3_l
         |vpiFullName:work@sctag_dirrep.arbctl_dir_vld_c3_l
   |vpiPort:
   \_port: (arbctl_ic_rd_en_c3), line:32, parent:work@sctag_dirrep
     |vpiName:arbctl_ic_rd_en_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_ic_rd_en_c3), line:32, parent:work@sctag_dirrep
         |vpiName:arbctl_ic_rd_en_c3
         |vpiFullName:work@sctag_dirrep.arbctl_ic_rd_en_c3
   |vpiPort:
   \_port: (arbctl_dc_rd_en_c3), line:32, parent:work@sctag_dirrep
     |vpiName:arbctl_dc_rd_en_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dc_rd_en_c3), line:32, parent:work@sctag_dirrep
         |vpiName:arbctl_dc_rd_en_c3
         |vpiFullName:work@sctag_dirrep.arbctl_dc_rd_en_c3
   |vpiPort:
   \_port: (arbctl_ic_wr_en_c3), line:33, parent:work@sctag_dirrep
     |vpiName:arbctl_ic_wr_en_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_ic_wr_en_c3), line:33, parent:work@sctag_dirrep
         |vpiName:arbctl_ic_wr_en_c3
         |vpiFullName:work@sctag_dirrep.arbctl_ic_wr_en_c3
   |vpiPort:
   \_port: (arbctl_dc_wr_en_c3), line:33, parent:work@sctag_dirrep
     |vpiName:arbctl_dc_wr_en_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dc_wr_en_c3), line:33, parent:work@sctag_dirrep
         |vpiName:arbctl_dc_wr_en_c3
         |vpiFullName:work@sctag_dirrep.arbctl_dc_wr_en_c3
   |vpiPort:
   \_port: (arbctl_dir_panel_dcd_c3), line:33, parent:work@sctag_dirrep
     |vpiName:arbctl_dir_panel_dcd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dir_panel_dcd_c3), line:33, parent:work@sctag_dirrep
         |vpiName:arbctl_dir_panel_dcd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_dir_panel_dcd_c3
   |vpiPort:
   \_port: (arbctl_dir_panel_icd_c3), line:34, parent:work@sctag_dirrep
     |vpiName:arbctl_dir_panel_icd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dir_panel_icd_c3), line:34, parent:work@sctag_dirrep
         |vpiName:arbctl_dir_panel_icd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_dir_panel_icd_c3
   |vpiPort:
   \_port: (arbctl_lkup_bank_ena_dcd_c3), line:34, parent:work@sctag_dirrep
     |vpiName:arbctl_lkup_bank_ena_dcd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_lkup_bank_ena_dcd_c3), line:34, parent:work@sctag_dirrep
         |vpiName:arbctl_lkup_bank_ena_dcd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_lkup_bank_ena_dcd_c3
   |vpiPort:
   \_port: (arbctl_lkup_bank_ena_icd_c3), line:35, parent:work@sctag_dirrep
     |vpiName:arbctl_lkup_bank_ena_icd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_lkup_bank_ena_icd_c3), line:35, parent:work@sctag_dirrep
         |vpiName:arbctl_lkup_bank_ena_icd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_lkup_bank_ena_icd_c3
   |vpiPort:
   \_port: (arbctl_inval_mask_dcd_c3), line:35, parent:work@sctag_dirrep
     |vpiName:arbctl_inval_mask_dcd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_inval_mask_dcd_c3), line:35, parent:work@sctag_dirrep
         |vpiName:arbctl_inval_mask_dcd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_inval_mask_dcd_c3
   |vpiPort:
   \_port: (arbctl_inval_mask_icd_c3), line:36, parent:work@sctag_dirrep
     |vpiName:arbctl_inval_mask_icd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_inval_mask_icd_c3), line:36, parent:work@sctag_dirrep
         |vpiName:arbctl_inval_mask_icd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_inval_mask_icd_c3
   |vpiPort:
   \_port: (arbctl_wr_dc_dir_entry_c3), line:36, parent:work@sctag_dirrep
     |vpiName:arbctl_wr_dc_dir_entry_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_wr_dc_dir_entry_c3), line:36, parent:work@sctag_dirrep
         |vpiName:arbctl_wr_dc_dir_entry_c3
         |vpiFullName:work@sctag_dirrep.arbctl_wr_dc_dir_entry_c3
   |vpiPort:
   \_port: (arbctl_wr_ic_dir_entry_c3), line:37, parent:work@sctag_dirrep
     |vpiName:arbctl_wr_ic_dir_entry_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_wr_ic_dir_entry_c3), line:37, parent:work@sctag_dirrep
         |vpiName:arbctl_wr_ic_dir_entry_c3
         |vpiFullName:work@sctag_dirrep.arbctl_wr_ic_dir_entry_c3
   |vpiPort:
   \_port: (lkup_row_addr_dcd_c3), line:37, parent:work@sctag_dirrep
     |vpiName:lkup_row_addr_dcd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lkup_row_addr_dcd_c3), line:37, parent:work@sctag_dirrep
         |vpiName:lkup_row_addr_dcd_c3
         |vpiFullName:work@sctag_dirrep.lkup_row_addr_dcd_c3
   |vpiPort:
   \_port: (lkup_row_addr_icd_c3), line:38, parent:work@sctag_dirrep
     |vpiName:lkup_row_addr_icd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lkup_row_addr_icd_c3), line:38, parent:work@sctag_dirrep
         |vpiName:lkup_row_addr_icd_c3
         |vpiFullName:work@sctag_dirrep.lkup_row_addr_icd_c3
   |vpiPort:
   \_port: (oneshot_dir_clear_c3), line:38, parent:work@sctag_dirrep
     |vpiName:oneshot_dir_clear_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (oneshot_dir_clear_c3), line:38, parent:work@sctag_dirrep
         |vpiName:oneshot_dir_clear_c3
         |vpiFullName:work@sctag_dirrep.oneshot_dir_clear_c3
   |vpiPort:
   \_port: (tagdp_lkup_addr11_c4), line:38, parent:work@sctag_dirrep
     |vpiName:tagdp_lkup_addr11_c4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (tagdp_lkup_addr11_c4), line:38, parent:work@sctag_dirrep
         |vpiName:tagdp_lkup_addr11_c4
         |vpiFullName:work@sctag_dirrep.tagdp_lkup_addr11_c4
   |vpiPort:
   \_port: (sehold), line:39, parent:work@sctag_dirrep
     |vpiName:sehold
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sehold), line:39, parent:work@sctag_dirrep
         |vpiName:sehold
         |vpiFullName:work@sctag_dirrep.sehold
   |vpiPort:
   \_port: (rclk), line:39, parent:work@sctag_dirrep
     |vpiName:rclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
         |vpiName:rclk
         |vpiFullName:work@sctag_dirrep.rclk
   |vpiPort:
   \_port: (si), line:39, parent:work@sctag_dirrep
     |vpiName:si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (si), line:39, parent:work@sctag_dirrep
         |vpiName:si
         |vpiFullName:work@sctag_dirrep.si
   |vpiPort:
   \_port: (se), line:39, parent:work@sctag_dirrep
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:39, parent:work@sctag_dirrep
         |vpiName:se
         |vpiFullName:work@sctag_dirrep.se
   |vpiModule:
   \_module: work@sctag_dirrep::dffe_s (ff_tagdp_lkup_addr11_c5), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:111, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dffe_s
     |vpiName:ff_tagdp_lkup_addr11_c5
     |vpiFullName:work@sctag_dirrep.ff_tagdp_lkup_addr11_c5
     |vpiPort:
     \_port: (q), parent:ff_tagdp_lkup_addr11_c5
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (tagdp_lkup_addr11_c5), line:112
         |vpiName:tagdp_lkup_addr11_c5
         |vpiActual:
         \_logic_net: (tagdp_lkup_addr11_c5), line:29, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_tagdp_lkup_addr11_c5
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (tagdp_lkup_addr11_c4), line:113
         |vpiName:tagdp_lkup_addr11_c4
         |vpiActual:
         \_logic_net: (tagdp_lkup_addr11_c4), line:38, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_tagdp_lkup_addr11_c5
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:114
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (en), parent:ff_tagdp_lkup_addr11_c5
       |vpiName:en
       |vpiHighConn:
       \_operation: , line:115
         |vpiOpType:4
         |vpiOperand:
         \_ref_obj: (sehold), line:115
           |vpiName:sehold
     |vpiPort:
     \_port: (se), parent:ff_tagdp_lkup_addr11_c5
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:116
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_tagdp_lkup_addr11_c5
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:116
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_tagdp_lkup_addr11_c5
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:116
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_dir_error_c8), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:123, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_dir_error_c8
     |vpiFullName:work@sctag_dirrep.ff_dir_error_c8
     |vpiPort:
     \_port: (q), parent:ff_dir_error_c8
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (dir_error_c8), line:124
         |vpiName:dir_error_c8
         |vpiActual:
         \_logic_net: (dir_error_c8), line:29, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_dir_error_c8
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (dir_error_c7), line:125
         |vpiName:dir_error_c7
         |vpiActual:
         \_logic_net: (dir_error_c7), line:106, parent:work@sctag_dirrep
           |vpiName:dir_error_c7
           |vpiFullName:work@sctag_dirrep.dir_error_c7
           |vpiNetType:1
     |vpiPort:
     \_port: (clk), parent:ff_dir_error_c8
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:126
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_dir_error_c8
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:127
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_dir_error_c8
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:127
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_dir_error_c8
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:127
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_wr_par_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:130, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_wr_par_c4
     |vpiFullName:work@sctag_dirrep.ff_wr_par_c4
     |vpiPort:
     \_port: (q), parent:ff_wr_par_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (dirrep_dir_wr_par_c4), line:131
         |vpiName:dirrep_dir_wr_par_c4
         |vpiActual:
         \_logic_net: (dirrep_dir_wr_par_c4), line:23, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_wr_par_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbdp_dir_wr_par_c3), line:132
         |vpiName:arbdp_dir_wr_par_c3
         |vpiActual:
         \_logic_net: (arbdp_dir_wr_par_c3), line:31, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_wr_par_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:133
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_wr_par_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:134
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_wr_par_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:134
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_wr_par_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:134
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_dir_vld_dcd_c4_l), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:137, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_dir_vld_dcd_c4_l
     |vpiFullName:work@sctag_dirrep.ff_dir_vld_dcd_c4_l
     |vpiPort:
     \_port: (q), parent:ff_dir_vld_dcd_c4_l
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (dir_vld_c4_l), line:138
         |vpiName:dir_vld_c4_l
         |vpiActual:
         \_logic_net: (dir_vld_c4_l), line:23, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_dir_vld_dcd_c4_l
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbctl_dir_vld_c3_l), line:139
         |vpiName:arbctl_dir_vld_c3_l
         |vpiActual:
         \_logic_net: (arbctl_dir_vld_c3_l), line:32, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_dir_vld_dcd_c4_l
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:140
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_dir_vld_dcd_c4_l
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:141
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_dir_vld_dcd_c4_l
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:141
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_dir_vld_dcd_c4_l
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:141
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_dc_rd_en_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:145, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_dc_rd_en_c4
     |vpiFullName:work@sctag_dirrep.ff_dc_rd_en_c4
     |vpiPort:
     \_port: (q), parent:ff_dc_rd_en_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (dc_rd_en_c4), line:146
         |vpiName:dc_rd_en_c4
         |vpiActual:
         \_logic_net: (dc_rd_en_c4), line:23, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_dc_rd_en_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbctl_dc_rd_en_c3), line:147
         |vpiName:arbctl_dc_rd_en_c3
         |vpiActual:
         \_logic_net: (arbctl_dc_rd_en_c3), line:32, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_dc_rd_en_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:148
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_dc_rd_en_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:149
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_dc_rd_en_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:149
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_dc_rd_en_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:149
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_ic_rd_en_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:152, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_ic_rd_en_c4
     |vpiFullName:work@sctag_dirrep.ff_ic_rd_en_c4
     |vpiPort:
     \_port: (q), parent:ff_ic_rd_en_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (ic_rd_en_c4), line:153
         |vpiName:ic_rd_en_c4
         |vpiActual:
         \_logic_net: (ic_rd_en_c4), line:26, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_ic_rd_en_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbctl_ic_rd_en_c3), line:154
         |vpiName:arbctl_ic_rd_en_c3
         |vpiActual:
         \_logic_net: (arbctl_ic_rd_en_c3), line:32, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_ic_rd_en_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:155
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_ic_rd_en_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:156
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_ic_rd_en_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:156
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_ic_rd_en_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:156
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_dc_wr_en_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:159, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_dc_wr_en_c4
     |vpiFullName:work@sctag_dirrep.ff_dc_wr_en_c4
     |vpiPort:
     \_port: (q), parent:ff_dc_wr_en_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (dc_wr_en_c4), line:160
         |vpiName:dc_wr_en_c4
         |vpiActual:
         \_logic_net: (dc_wr_en_c4), line:23, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_dc_wr_en_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbctl_dc_wr_en_c3), line:161
         |vpiName:arbctl_dc_wr_en_c3
         |vpiActual:
         \_logic_net: (arbctl_dc_wr_en_c3), line:33, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_dc_wr_en_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:162
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_dc_wr_en_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:163
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_dc_wr_en_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:163
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_dc_wr_en_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:163
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_ic_wr_en_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:166, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_ic_wr_en_c4
     |vpiFullName:work@sctag_dirrep.ff_ic_wr_en_c4
     |vpiPort:
     \_port: (q), parent:ff_ic_wr_en_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (ic_wr_en_c4), line:167
         |vpiName:ic_wr_en_c4
         |vpiActual:
         \_logic_net: (ic_wr_en_c4), line:26, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_ic_wr_en_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbctl_ic_wr_en_c3), line:168
         |vpiName:arbctl_ic_wr_en_c3
         |vpiActual:
         \_logic_net: (arbctl_ic_wr_en_c3), line:33, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_ic_wr_en_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:169
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_ic_wr_en_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:170
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_ic_wr_en_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:170
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_ic_wr_en_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:170
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_inval_mask_dcd_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:174, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_inval_mask_dcd_c4
     |vpiFullName:work@sctag_dirrep.ff_inval_mask_dcd_c4
     |vpiPort:
     \_port: (q), parent:ff_inval_mask_dcd_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (inval_mask_dcd_c4), line:175
         |vpiName:inval_mask_dcd_c4
         |vpiActual:
         \_logic_net: (inval_mask_dcd_c4), line:24, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_inval_mask_dcd_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbctl_inval_mask_dcd_c3), line:176
         |vpiName:arbctl_inval_mask_dcd_c3
         |vpiActual:
         \_logic_net: (arbctl_inval_mask_dcd_c3), line:35, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_inval_mask_dcd_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:177
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_inval_mask_dcd_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:178
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_inval_mask_dcd_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:178
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_inval_mask_dcd_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:178
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_inval_mask_icd_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:181, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_inval_mask_icd_c4
     |vpiFullName:work@sctag_dirrep.ff_inval_mask_icd_c4
     |vpiPort:
     \_port: (q), parent:ff_inval_mask_icd_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (inval_mask_icd_c4), line:182
         |vpiName:inval_mask_icd_c4
         |vpiActual:
         \_logic_net: (inval_mask_icd_c4), line:26, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_inval_mask_icd_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbctl_inval_mask_icd_c3), line:183
         |vpiName:arbctl_inval_mask_icd_c3
         |vpiActual:
         \_logic_net: (arbctl_inval_mask_icd_c3), line:36, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_inval_mask_icd_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:184
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_inval_mask_icd_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:185
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_inval_mask_icd_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:185
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_inval_mask_icd_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:185
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_dir_panel_dcd_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:198, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_dir_panel_dcd_c4
     |vpiFullName:work@sctag_dirrep.ff_dir_panel_dcd_c4
     |vpiPort:
     \_port: (q), parent:ff_dir_panel_dcd_c4
       |vpiName:q
       |vpiHighConn:
       \_operation: , line:199
         |vpiOpType:33
         |vpiOperand:
         \_part_select: , line:199, parent:dir_panel_dcd_c4
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (dir_panel_dcd_c4)
           |vpiLeftRange:
           \_constant: , line:199
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:199
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
         |vpiOperand:
         \_part_select: , line:199, parent:dir_panel_dcd_c4
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (dir_panel_dcd_c4)
           |vpiLeftRange:
           \_constant: , line:199
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:199
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiPort:
     \_port: (din), parent:ff_dir_panel_dcd_c4
       |vpiName:din
       |vpiHighConn:
       \_operation: , line:200
         |vpiOpType:33
         |vpiOperand:
         \_part_select: , line:200, parent:arbctl_dir_panel_dcd_c3
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (arbctl_dir_panel_dcd_c3)
           |vpiLeftRange:
           \_constant: , line:200
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:200
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
         |vpiOperand:
         \_part_select: , line:200, parent:arbctl_dir_panel_dcd_c3
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (arbctl_dir_panel_dcd_c3)
           |vpiLeftRange:
           \_constant: , line:200
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:200
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiPort:
     \_port: (clk), parent:ff_dir_panel_dcd_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:201
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_dir_panel_dcd_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:202
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_dir_panel_dcd_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:202
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_dir_panel_dcd_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:202
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_dir_panel_icd_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:220, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_dir_panel_icd_c4
     |vpiFullName:work@sctag_dirrep.ff_dir_panel_icd_c4
     |vpiPort:
     \_port: (q), parent:ff_dir_panel_icd_c4
       |vpiName:q
       |vpiHighConn:
       \_operation: , line:221
         |vpiOpType:33
         |vpiOperand:
         \_part_select: , line:221, parent:dir_panel_icd_c4
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (dir_panel_icd_c4)
           |vpiLeftRange:
           \_constant: , line:221
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:221
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
         |vpiOperand:
         \_part_select: , line:221, parent:dir_panel_icd_c4
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (dir_panel_icd_c4)
           |vpiLeftRange:
           \_constant: , line:221
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:221
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiPort:
     \_port: (din), parent:ff_dir_panel_icd_c4
       |vpiName:din
       |vpiHighConn:
       \_operation: , line:222
         |vpiOpType:33
         |vpiOperand:
         \_part_select: , line:222, parent:arbctl_dir_panel_icd_c3
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (arbctl_dir_panel_icd_c3)
           |vpiLeftRange:
           \_constant: , line:222
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:222
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
         |vpiOperand:
         \_part_select: , line:222, parent:arbctl_dir_panel_icd_c3
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (arbctl_dir_panel_icd_c3)
           |vpiLeftRange:
           \_constant: , line:222
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:222
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiPort:
     \_port: (clk), parent:ff_dir_panel_icd_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:223
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_dir_panel_icd_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:224
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_dir_panel_icd_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:224
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_dir_panel_icd_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:224
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_lkup_row_addr_dcd_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:246, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_lkup_row_addr_dcd_c4
     |vpiFullName:work@sctag_dirrep.ff_lkup_row_addr_dcd_c4
     |vpiPort:
     \_port: (q), parent:ff_lkup_row_addr_dcd_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (lkup_row_addr_dcd_c4), line:247
         |vpiName:lkup_row_addr_dcd_c4
         |vpiActual:
         \_logic_net: (lkup_row_addr_dcd_c4), line:108, parent:work@sctag_dirrep
           |vpiName:lkup_row_addr_dcd_c4
           |vpiFullName:work@sctag_dirrep.lkup_row_addr_dcd_c4
           |vpiNetType:1
           |vpiRange:
           \_range: , line:108
             |vpiLeftRange:
             \_constant: , line:108
               |vpiConstType:7
               |vpiDecompile:2
               |vpiSize:32
               |INT:2
             |vpiRightRange:
             \_constant: , line:108
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (din), parent:ff_lkup_row_addr_dcd_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (lkup_row_addr_dcd_c3), line:248
         |vpiName:lkup_row_addr_dcd_c3
         |vpiActual:
         \_logic_net: (lkup_row_addr_dcd_c3), line:37, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_lkup_row_addr_dcd_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:249
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_lkup_row_addr_dcd_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:250
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_lkup_row_addr_dcd_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:250
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_lkup_row_addr_dcd_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:250
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_lkup_bank_ena_dcd_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:259, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_lkup_bank_ena_dcd_c4
     |vpiFullName:work@sctag_dirrep.ff_lkup_bank_ena_dcd_c4
     |vpiPort:
     \_port: (q), parent:ff_lkup_bank_ena_dcd_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (dc_lkup_row_dec_c4), line:260
         |vpiName:dc_lkup_row_dec_c4
         |vpiActual:
         \_logic_net: (dc_lkup_row_dec_c4), line:25, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_lkup_bank_ena_dcd_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbctl_lkup_bank_ena_dcd_c3), line:261
         |vpiName:arbctl_lkup_bank_ena_dcd_c3
         |vpiActual:
         \_logic_net: (arbctl_lkup_bank_ena_dcd_c3), line:34, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_lkup_bank_ena_dcd_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:262
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_lkup_bank_ena_dcd_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:263
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_lkup_bank_ena_dcd_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:263
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_lkup_bank_ena_dcd_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:263
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_lkup_row_addr_icd_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:267, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_lkup_row_addr_icd_c4
     |vpiFullName:work@sctag_dirrep.ff_lkup_row_addr_icd_c4
     |vpiPort:
     \_port: (q), parent:ff_lkup_row_addr_icd_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (lkup_row_addr_icd_c4), line:268
         |vpiName:lkup_row_addr_icd_c4
         |vpiActual:
         \_logic_net: (lkup_row_addr_icd_c4), line:108, parent:work@sctag_dirrep
           |vpiName:lkup_row_addr_icd_c4
           |vpiFullName:work@sctag_dirrep.lkup_row_addr_icd_c4
           |vpiNetType:1
           |vpiRange:
           \_range: , line:108
             |vpiLeftRange:
             \_constant: , line:108
               |vpiConstType:7
               |vpiDecompile:2
               |vpiSize:32
               |INT:2
             |vpiRightRange:
             \_constant: , line:108
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (din), parent:ff_lkup_row_addr_icd_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (lkup_row_addr_icd_c3), line:269
         |vpiName:lkup_row_addr_icd_c3
         |vpiActual:
         \_logic_net: (lkup_row_addr_icd_c3), line:38, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_lkup_row_addr_icd_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:270
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_lkup_row_addr_icd_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:271
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_lkup_row_addr_icd_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:271
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_lkup_row_addr_icd_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:271
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_lkup_bank_ena_icd_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:282, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_lkup_bank_ena_icd_c4
     |vpiFullName:work@sctag_dirrep.ff_lkup_bank_ena_icd_c4
     |vpiPort:
     \_port: (q), parent:ff_lkup_bank_ena_icd_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (ic_lkup_row_dec_c4), line:283
         |vpiName:ic_lkup_row_dec_c4
         |vpiActual:
         \_logic_net: (ic_lkup_row_dec_c4), line:27, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_lkup_bank_ena_icd_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbctl_lkup_bank_ena_icd_c3), line:284
         |vpiName:arbctl_lkup_bank_ena_icd_c3
         |vpiActual:
         \_logic_net: (arbctl_lkup_bank_ena_icd_c3), line:35, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_lkup_bank_ena_icd_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:285
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_lkup_bank_ena_icd_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:286
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_lkup_bank_ena_icd_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:286
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_lkup_bank_ena_icd_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:286
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_wr_dc_dir_entry_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:297, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_wr_dc_dir_entry_c4
     |vpiFullName:work@sctag_dirrep.ff_wr_dc_dir_entry_c4
     |vpiPort:
     \_port: (q), parent:ff_wr_dc_dir_entry_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (wr_dc_dir_entry_c4), line:298
         |vpiName:wr_dc_dir_entry_c4
         |vpiActual:
         \_logic_net: (wr_dc_dir_entry_c4), line:25, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_wr_dc_dir_entry_c4
       |vpiName:din
       |vpiHighConn:
       \_operation: , line:299
         |vpiOpType:33
         |vpiOperand:
         \_part_select: , line:299, parent:arbctl_wr_dc_dir_entry_c3
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (arbctl_wr_dc_dir_entry_c3)
           |vpiLeftRange:
           \_constant: , line:299
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:299
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiOperand:
         \_bit_select: (arbctl_dir_panel_dcd_c3), line:299
           |vpiName:arbctl_dir_panel_dcd_c3
           |vpiIndex:
           \_constant: , line:299
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
     |vpiPort:
     \_port: (clk), parent:ff_wr_dc_dir_entry_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:300
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_wr_dc_dir_entry_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:301
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_wr_dc_dir_entry_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:301
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_wr_dc_dir_entry_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:301
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_wr_ic_dir_entry_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:305, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_wr_ic_dir_entry_c4
     |vpiFullName:work@sctag_dirrep.ff_wr_ic_dir_entry_c4
     |vpiPort:
     \_port: (q), parent:ff_wr_ic_dir_entry_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (wr_ic_dir_entry_c4), line:306
         |vpiName:wr_ic_dir_entry_c4
         |vpiActual:
         \_logic_net: (wr_ic_dir_entry_c4), line:28, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_wr_ic_dir_entry_c4
       |vpiName:din
       |vpiHighConn:
       \_operation: , line:307
         |vpiOpType:33
         |vpiOperand:
         \_part_select: , line:307, parent:arbctl_wr_ic_dir_entry_c3
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (arbctl_wr_ic_dir_entry_c3)
           |vpiLeftRange:
           \_constant: , line:307
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:307
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiOperand:
         \_bit_select: (arbctl_dir_panel_icd_c3), line:307
           |vpiName:arbctl_dir_panel_icd_c3
           |vpiIndex:
           \_constant: , line:307
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
     |vpiPort:
     \_port: (clk), parent:ff_wr_ic_dir_entry_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:308
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_wr_ic_dir_entry_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:309
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_wr_ic_dir_entry_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:309
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_wr_ic_dir_entry_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:309
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_ic_dir_clear_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:317, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_ic_dir_clear_c4
     |vpiFullName:work@sctag_dirrep.ff_ic_dir_clear_c4
     |vpiPort:
     \_port: (q), parent:ff_ic_dir_clear_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (ic_dir_clear_c4), line:318
         |vpiName:ic_dir_clear_c4
         |vpiActual:
         \_logic_net: (ic_dir_clear_c4), line:28, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_ic_dir_clear_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (oneshot_dir_clear_c3), line:319
         |vpiName:oneshot_dir_clear_c3
         |vpiActual:
         \_logic_net: (oneshot_dir_clear_c3), line:38, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_ic_dir_clear_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:320
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_ic_dir_clear_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:321
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_ic_dir_clear_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:321
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_ic_dir_clear_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:321
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_dc_dir_clear_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:325, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_dc_dir_clear_c4
     |vpiFullName:work@sctag_dirrep.ff_dc_dir_clear_c4
     |vpiPort:
     \_port: (q), parent:ff_dc_dir_clear_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (dc_dir_clear_c4), line:326
         |vpiName:dc_dir_clear_c4
         |vpiActual:
         \_logic_net: (dc_dir_clear_c4), line:26, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_dc_dir_clear_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (oneshot_dir_clear_c3), line:327
         |vpiName:oneshot_dir_clear_c3
         |vpiActual:
         \_logic_net: (oneshot_dir_clear_c3), line:38, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_dc_dir_clear_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:328
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_dc_dir_clear_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:329
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_dc_dir_clear_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:329
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_dc_dir_clear_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:329
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiNet:
   \_logic_net: (dir_error_c7), line:106, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dir_panel_dcd_c4), line:107, parent:work@sctag_dirrep
     |vpiName:dir_panel_dcd_c4
     |vpiFullName:work@sctag_dirrep.dir_panel_dcd_c4
     |vpiNetType:1
     |vpiRange:
     \_range: , line:107
       |vpiLeftRange:
       \_constant: , line:107
         |vpiConstType:7
         |vpiDecompile:4
         |vpiSize:32
         |INT:4
       |vpiRightRange:
       \_constant: , line:107
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (dir_panel_icd_c4), line:107, parent:work@sctag_dirrep
     |vpiName:dir_panel_icd_c4
     |vpiFullName:work@sctag_dirrep.dir_panel_icd_c4
     |vpiNetType:1
     |vpiRange:
     \_range: , line:107
       |vpiLeftRange:
       \_constant: , line:107
         |vpiConstType:7
         |vpiDecompile:4
         |vpiSize:32
         |INT:4
       |vpiRightRange:
       \_constant: , line:107
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (lkup_row_addr_dcd_c4), line:108, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (lkup_row_addr_icd_c4), line:108, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dirrep_dir_wr_par_c4), line:23, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dir_vld_c4_l), line:23, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dc_rd_en_c4), line:23, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dc_wr_en_c4), line:23, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (inval_mask_dcd_c4), line:24, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dc_rdwr_row_en_c4), line:24, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dc_rdwr_panel_dec_c4), line:24, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dc_lkup_row_dec_c4), line:25, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dc_lkup_panel_dec_c4), line:25, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (wr_dc_dir_entry_c4), line:25, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dc_dir_clear_c4), line:26, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (ic_rd_en_c4), line:26, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (ic_wr_en_c4), line:26, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (inval_mask_icd_c4), line:26, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (ic_rdwr_row_en_c4), line:27, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (ic_rdwr_panel_dec_c4), line:27, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (ic_lkup_row_dec_c4), line:27, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (ic_lkup_panel_dec_c4), line:28, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (wr_ic_dir_entry_c4), line:28, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (ic_dir_clear_c4), line:28, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (lkup_addr8_c4), line:29, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dir_error_c8), line:29, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (so), line:29, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (tagdp_lkup_addr11_c5), line:29, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (ic_parity_out), line:31, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dc_parity_out), line:31, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbdp_dir_wr_par_c3), line:31, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_dir_vld_c3_l), line:32, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_ic_rd_en_c3), line:32, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_dc_rd_en_c3), line:32, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_ic_wr_en_c3), line:33, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_dc_wr_en_c3), line:33, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_dir_panel_dcd_c3), line:33, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_dir_panel_icd_c3), line:34, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_lkup_bank_ena_dcd_c3), line:34, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_lkup_bank_ena_icd_c3), line:35, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_inval_mask_dcd_c3), line:35, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_inval_mask_icd_c3), line:36, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_wr_dc_dir_entry_c3), line:36, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_wr_ic_dir_entry_c3), line:37, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (lkup_row_addr_dcd_c3), line:37, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (lkup_row_addr_icd_c3), line:38, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (oneshot_dir_clear_c3), line:38, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (tagdp_lkup_addr11_c4), line:38, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (sehold), line:39, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (si), line:39, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (se), line:39, parent:work@sctag_dirrep
Object: \work_sctag_dirrep of type 3000
Object: \work_sctag_dirrep of type 32
Object: \dirrep_dir_wr_par_c4 of type 44
Object: \dir_vld_c4_l of type 44
Object: \dc_rd_en_c4 of type 44
Object: \dc_wr_en_c4 of type 44
Object: \inval_mask_dcd_c4 of type 44
Object: \dc_rdwr_row_en_c4 of type 44
Object: \dc_rdwr_panel_dec_c4 of type 44
Object: \dc_lkup_row_dec_c4 of type 44
Object: \dc_lkup_panel_dec_c4 of type 44
Object: \wr_dc_dir_entry_c4 of type 44
Object: \dc_dir_clear_c4 of type 44
Object: \ic_rd_en_c4 of type 44
Object: \ic_wr_en_c4 of type 44
Object: \inval_mask_icd_c4 of type 44
Object: \ic_rdwr_row_en_c4 of type 44
Object: \ic_rdwr_panel_dec_c4 of type 44
Object: \ic_lkup_row_dec_c4 of type 44
Object: \ic_lkup_panel_dec_c4 of type 44
Object: \wr_ic_dir_entry_c4 of type 44
Object: \ic_dir_clear_c4 of type 44
Object: \lkup_addr8_c4 of type 44
Object: \dir_error_c8 of type 44
Object: \so of type 44
Object: \tagdp_lkup_addr11_c5 of type 44
Object: \ic_parity_out of type 44
Object: \dc_parity_out of type 44
Object: \arbdp_dir_wr_par_c3 of type 44
Object: \arbctl_dir_vld_c3_l of type 44
Object: \arbctl_ic_rd_en_c3 of type 44
Object: \arbctl_dc_rd_en_c3 of type 44
Object: \arbctl_ic_wr_en_c3 of type 44
Object: \arbctl_dc_wr_en_c3 of type 44
Object: \arbctl_dir_panel_dcd_c3 of type 44
Object: \arbctl_dir_panel_icd_c3 of type 44
Object: \arbctl_lkup_bank_ena_dcd_c3 of type 44
Object: \arbctl_lkup_bank_ena_icd_c3 of type 44
Object: \arbctl_inval_mask_dcd_c3 of type 44
Object: \arbctl_inval_mask_icd_c3 of type 44
Object: \arbctl_wr_dc_dir_entry_c3 of type 44
Object: \arbctl_wr_ic_dir_entry_c3 of type 44
Object: \lkup_row_addr_dcd_c3 of type 44
Object: \lkup_row_addr_icd_c3 of type 44
Object: \oneshot_dir_clear_c3 of type 44
Object: \tagdp_lkup_addr11_c4 of type 44
Object: \sehold of type 44
Object: \rclk of type 44
Object: \si of type 44
Object: \se of type 44
Object: \ff_tagdp_lkup_addr11_c5 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \en of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_dir_error_c8 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_wr_par_c4 of type 32
Object: \ff_dir_vld_dcd_c4_l of type 32
Object: \ff_dc_rd_en_c4 of type 32
Object: \ff_ic_rd_en_c4 of type 32
Object: \ff_dc_wr_en_c4 of type 32
Object: \ff_ic_wr_en_c4 of type 32
Object: \ff_inval_mask_dcd_c4 of type 32
Object: \ff_inval_mask_icd_c4 of type 32
Object: \ff_dir_panel_dcd_c4 of type 32
Object: \ff_dir_panel_icd_c4 of type 32
Object: \ff_lkup_row_addr_dcd_c4 of type 32
Object: \ff_lkup_bank_ena_dcd_c4 of type 32
Object: \ff_lkup_row_addr_icd_c4 of type 32
Object: \ff_lkup_bank_ena_icd_c4 of type 32
Object: \ff_wr_dc_dir_entry_c4 of type 32
Object: \ff_wr_ic_dir_entry_c4 of type 32
Object: \ff_ic_dir_clear_c4 of type 32
Object: \ff_dc_dir_clear_c4 of type 32
Object: \dir_error_c7 of type 36
Object: \dir_panel_dcd_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dir_panel_icd_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \lkup_row_addr_dcd_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \lkup_row_addr_icd_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dirrep_dir_wr_par_c4 of type 36
Object: \dir_vld_c4_l of type 36
Object: \dc_rd_en_c4 of type 36
Object: \dc_wr_en_c4 of type 36
Object: \inval_mask_dcd_c4 of type 36
Object: \dc_rdwr_row_en_c4 of type 36
Object: \dc_rdwr_panel_dec_c4 of type 36
Object: \dc_lkup_row_dec_c4 of type 36
Object: \dc_lkup_panel_dec_c4 of type 36
Object: \wr_dc_dir_entry_c4 of type 36
Object: \dc_dir_clear_c4 of type 36
Object: \ic_rd_en_c4 of type 36
Object: \ic_wr_en_c4 of type 36
Object: \inval_mask_icd_c4 of type 36
Object: \ic_rdwr_row_en_c4 of type 36
Object: \ic_rdwr_panel_dec_c4 of type 36
Object: \ic_lkup_row_dec_c4 of type 36
Object: \ic_lkup_panel_dec_c4 of type 36
Object: \wr_ic_dir_entry_c4 of type 36
Object: \ic_dir_clear_c4 of type 36
Object: \lkup_addr8_c4 of type 36
Object: \dir_error_c8 of type 36
Object: \so of type 36
Object: \tagdp_lkup_addr11_c5 of type 36
Object: \ic_parity_out of type 36
Object: \dc_parity_out of type 36
Object: \arbdp_dir_wr_par_c3 of type 36
Object: \arbctl_dir_vld_c3_l of type 36
Object: \arbctl_ic_rd_en_c3 of type 36
Object: \arbctl_dc_rd_en_c3 of type 36
Object: \arbctl_ic_wr_en_c3 of type 36
Object: \arbctl_dc_wr_en_c3 of type 36
Object: \arbctl_dir_panel_dcd_c3 of type 36
Object: \arbctl_dir_panel_icd_c3 of type 36
Object: \arbctl_lkup_bank_ena_dcd_c3 of type 36
Object: \arbctl_lkup_bank_ena_icd_c3 of type 36
Object: \arbctl_inval_mask_dcd_c3 of type 36
Object: \arbctl_inval_mask_icd_c3 of type 36
Object: \arbctl_wr_dc_dir_entry_c3 of type 36
Object: \arbctl_wr_ic_dir_entry_c3 of type 36
Object: \lkup_row_addr_dcd_c3 of type 36
Object: \lkup_row_addr_icd_c3 of type 36
Object: \oneshot_dir_clear_c3 of type 36
Object: \tagdp_lkup_addr11_c4 of type 36
Object: \sehold of type 36
Object: \rclk of type 36
Object: \si of type 36
Object: \se of type 36
Object: \work_sctag_dirrep of type 32
Object:  of type 8
Object: \dir_error_c7 of type 608
Object: \dir_error_c7 of type 36
Object:  of type 39
Object:  of type 39
Object: \ic_parity_out of type 608
Object:  of type 39
Object: \dc_parity_out of type 608
Object:  of type 8
Object: \dc_rdwr_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 39
Object: \dir_panel_dcd_c4 of type 106
Object:  of type 7
Object:  of type 39
Object: \dir_panel_dcd_c4 of type 106
Object:  of type 7
Object:  of type 8
Object: \dc_rdwr_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 39
Object: \dir_panel_dcd_c4 of type 106
Object:  of type 7
Object: \dir_panel_dcd_c4 of type 106
Object:  of type 7
Object:  of type 8
Object: \dc_rdwr_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object: \dir_panel_dcd_c4 of type 106
Object:  of type 7
Object:  of type 39
Object: \dir_panel_dcd_c4 of type 106
Object:  of type 7
Object:  of type 8
Object: \dc_rdwr_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object: \dir_panel_dcd_c4 of type 106
Object:  of type 7
Object: \dir_panel_dcd_c4 of type 106
Object:  of type 7
Object:  of type 8
Object: \dc_rdwr_row_en_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_dcd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \dc_rdwr_row_en_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_dcd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \dc_rdwr_row_en_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_dcd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \dc_rdwr_row_en_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_dcd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_rdwr_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_rdwr_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_rdwr_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_rdwr_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_rdwr_row_en_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_rdwr_row_en_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_rdwr_row_en_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_rdwr_row_en_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \dc_lkup_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \lkup_row_addr_dcd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \dc_lkup_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \lkup_row_addr_dcd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \dc_lkup_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \lkup_row_addr_dcd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \dc_lkup_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \lkup_row_addr_dcd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \lkup_addr8_c4 of type 608
Object: \lkup_row_addr_icd_c4 of type 106
Object:  of type 7
Object:  of type 8
Object: \ic_lkup_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \lkup_row_addr_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_lkup_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \lkup_row_addr_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_lkup_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \lkup_row_addr_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_lkup_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \lkup_row_addr_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object: \dir_error_c7 of type 36
Object: \dir_panel_dcd_c4 of type 36
Object: \dir_panel_icd_c4 of type 36
Object: \lkup_row_addr_dcd_c4 of type 36
Object: \lkup_row_addr_icd_c4 of type 36
Object: \dirrep_dir_wr_par_c4 of type 36
Object: \dir_vld_c4_l of type 36
Object: \dc_rd_en_c4 of type 36
Object: \dc_wr_en_c4 of type 36
Object: \inval_mask_dcd_c4 of type 36
Object: \dc_rdwr_row_en_c4 of type 36
Object: \dc_rdwr_panel_dec_c4 of type 36
Object: \dc_lkup_row_dec_c4 of type 36
Object: \dc_lkup_panel_dec_c4 of type 36
Object: \wr_dc_dir_entry_c4 of type 36
Object: \dc_dir_clear_c4 of type 36
Object: \ic_rd_en_c4 of type 36
Object: \ic_wr_en_c4 of type 36
Object: \inval_mask_icd_c4 of type 36
Object: \ic_rdwr_row_en_c4 of type 36
Object: \ic_rdwr_panel_dec_c4 of type 36
Object: \ic_lkup_row_dec_c4 of type 36
Object: \ic_lkup_panel_dec_c4 of type 36
Object: \wr_ic_dir_entry_c4 of type 36
Object: \ic_dir_clear_c4 of type 36
Object: \lkup_addr8_c4 of type 36
Object: \dir_error_c8 of type 36
Object: \so of type 36
Object: \tagdp_lkup_addr11_c5 of type 36
Object: \ic_parity_out of type 36
Object: \dc_parity_out of type 36
Object: \arbdp_dir_wr_par_c3 of type 36
Object: \arbctl_dir_vld_c3_l of type 36
Object: \arbctl_ic_rd_en_c3 of type 36
Object: \arbctl_dc_rd_en_c3 of type 36
Object: \arbctl_ic_wr_en_c3 of type 36
Object: \arbctl_dc_wr_en_c3 of type 36
Object: \arbctl_dir_panel_dcd_c3 of type 36
Object: \arbctl_dir_panel_icd_c3 of type 36
Object: \arbctl_lkup_bank_ena_dcd_c3 of type 36
Object: \arbctl_lkup_bank_ena_icd_c3 of type 36
Object: \arbctl_inval_mask_dcd_c3 of type 36
Object: \arbctl_inval_mask_icd_c3 of type 36
Object: \arbctl_wr_dc_dir_entry_c3 of type 36
Object: \arbctl_wr_ic_dir_entry_c3 of type 36
Object: \lkup_row_addr_dcd_c3 of type 36
Object: \lkup_row_addr_icd_c3 of type 36
Object: \oneshot_dir_clear_c3 of type 36
Object: \tagdp_lkup_addr11_c4 of type 36
Object: \sehold of type 36
Object: \rclk of type 36
Object: \si of type 36
Object: \se of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_sctag_dirrep&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27c7c90] str=&#39;\work_sctag_dirrep&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:23</a>.0-23.0&gt; [0x27c7f40] str=&#39;\dirrep_dir_wr_par_c4&#39; output reg port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:23</a>.0-23.0&gt; [0x27c8330] str=&#39;\dir_vld_c4_l&#39; output reg port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:23</a>.0-23.0&gt; [0x27c8500] str=&#39;\dc_rd_en_c4&#39; output reg port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:23</a>.0-23.0&gt; [0x27c86b0] str=&#39;\dc_wr_en_c4&#39; output reg port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:24</a>.0-24.0&gt; [0x27c8840] str=&#39;\inval_mask_dcd_c4&#39; output reg port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:24</a>.0-24.0&gt; [0x27c89f0] str=&#39;\dc_rdwr_row_en_c4&#39; output reg port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:24</a>.0-24.0&gt; [0x27c8bf0] str=&#39;\dc_rdwr_panel_dec_c4&#39; output reg port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:25</a>.0-25.0&gt; [0x27c8da0] str=&#39;\dc_lkup_row_dec_c4&#39; output reg port=8
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:25</a>.0-25.0&gt; [0x27c8f50] str=&#39;\dc_lkup_panel_dec_c4&#39; output reg port=9
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:25</a>.0-25.0&gt; [0x27c9190] str=&#39;\wr_dc_dir_entry_c4&#39; output reg port=10
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:26</a>.0-26.0&gt; [0x27c92f0] str=&#39;\dc_dir_clear_c4&#39; output reg port=11
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:26</a>.0-26.0&gt; [0x27c94a0] str=&#39;\ic_rd_en_c4&#39; output reg port=12
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:26</a>.0-26.0&gt; [0x27c9650] str=&#39;\ic_wr_en_c4&#39; output reg port=13
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:26</a>.0-26.0&gt; [0x27c9800] str=&#39;\inval_mask_icd_c4&#39; output reg port=14
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:27</a>.0-27.0&gt; [0x27c99b0] str=&#39;\ic_rdwr_row_en_c4&#39; output reg port=15
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:27</a>.0-27.0&gt; [0x27c9b60] str=&#39;\ic_rdwr_panel_dec_c4&#39; output reg port=16
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:27</a>.0-27.0&gt; [0x27c9d10] str=&#39;\ic_lkup_row_dec_c4&#39; output reg port=17
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:28</a>.0-28.0&gt; [0x27c9fd0] str=&#39;\ic_lkup_panel_dec_c4&#39; output reg port=18
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:28</a>.0-28.0&gt; [0x27ca0f0] str=&#39;\wr_ic_dir_entry_c4&#39; output reg port=19
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:28</a>.0-28.0&gt; [0x27ca2a0] str=&#39;\ic_dir_clear_c4&#39; output reg port=20
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:29</a>.0-29.0&gt; [0x27ca450] str=&#39;\lkup_addr8_c4&#39; output reg port=21
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:29</a>.0-29.0&gt; [0x27ca600] str=&#39;\dir_error_c8&#39; output reg port=22
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:29</a>.0-29.0&gt; [0x27ca7b0] str=&#39;\so&#39; output reg port=23
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:29</a>.0-29.0&gt; [0x27ca960] str=&#39;\tagdp_lkup_addr11_c5&#39; output reg port=24
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:31</a>.0-31.0&gt; [0x27cab10] str=&#39;\ic_parity_out&#39; input port=25
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:31</a>.0-31.0&gt; [0x27cacc0] str=&#39;\dc_parity_out&#39; input port=26
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:31</a>.0-31.0&gt; [0x27cae70] str=&#39;\arbdp_dir_wr_par_c3&#39; input port=27
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:32</a>.0-32.0&gt; [0x27cafb0] str=&#39;\arbctl_dir_vld_c3_l&#39; input port=28
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:32</a>.0-32.0&gt; [0x27cb0d0] str=&#39;\arbctl_ic_rd_en_c3&#39; input port=29
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:32</a>.0-32.0&gt; [0x27cb1f0] str=&#39;\arbctl_dc_rd_en_c3&#39; input port=30
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:33</a>.0-33.0&gt; [0x27cb360] str=&#39;\arbctl_ic_wr_en_c3&#39; input port=31
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:33</a>.0-33.0&gt; [0x27cb4d0] str=&#39;\arbctl_dc_wr_en_c3&#39; input port=32
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:33</a>.0-33.0&gt; [0x27cb640] str=&#39;\arbctl_dir_panel_dcd_c3&#39; input port=33
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:34</a>.0-34.0&gt; [0x27cb9c0] str=&#39;\arbctl_dir_panel_icd_c3&#39; input port=34
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:34</a>.0-34.0&gt; [0x27cbae0] str=&#39;\arbctl_lkup_bank_ena_dcd_c3&#39; input port=35
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:35</a>.0-35.0&gt; [0x27cbc00] str=&#39;\arbctl_lkup_bank_ena_icd_c3&#39; input port=36
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:35</a>.0-35.0&gt; [0x27cbd20] str=&#39;\arbctl_inval_mask_dcd_c3&#39; input port=37
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:36</a>.0-36.0&gt; [0x27cbe90] str=&#39;\arbctl_inval_mask_icd_c3&#39; input port=38
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:36</a>.0-36.0&gt; [0x27cc000] str=&#39;\arbctl_wr_dc_dir_entry_c3&#39; input port=39
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:37</a>.0-37.0&gt; [0x27cc170] str=&#39;\arbctl_wr_ic_dir_entry_c3&#39; input port=40
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:37</a>.0-37.0&gt; [0x27cc2e0] str=&#39;\lkup_row_addr_dcd_c3&#39; input port=41
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:38</a>.0-38.0&gt; [0x27cc450] str=&#39;\lkup_row_addr_icd_c3&#39; input port=42
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:38</a>.0-38.0&gt; [0x27cc5c0] str=&#39;\oneshot_dir_clear_c3&#39; input port=43
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:38</a>.0-38.0&gt; [0x27cc730] str=&#39;\tagdp_lkup_addr11_c4&#39; input port=44
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:39</a>.0-39.0&gt; [0x27cc8a0] str=&#39;\sehold&#39; input port=45
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:39</a>.0-39.0&gt; [0x27cca10] str=&#39;\rclk&#39; input port=46
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:39</a>.0-39.0&gt; [0x27ccb80] str=&#39;\si&#39; input port=47
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:39</a>.0-39.0&gt; [0x27cccf0] str=&#39;\se&#39; input port=48
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x27cce60] str=&#39;\ff_tagdp_lkup_addr11_c5&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27cda50] str=&#39;\work_sctag_dirrep::dffe_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x27cdb70] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x27cdc90] str=&#39;\tagdp_lkup_addr11_c5&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x27cde70] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x27cdf90] str=&#39;\tagdp_lkup_addr11_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x27ce170] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x27ce290] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x27ce490] str=&#39;\en&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x27ce5b0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x27ce800] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x27ce920] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x27ceb20] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x27cec40] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x27cee40] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x27cef60] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x27cf140] str=&#39;\ff_dir_error_c8&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27cfb90] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x27cfcb0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x27cfdd0] str=&#39;\dir_error_c8&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x27cffb0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x27d00d0] str=&#39;\dir_error_c7&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x27d02b0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x27d03d0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x27d05d0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x27d06f0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x27d0940] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x27d0a60] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x27d0c60] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x27d0d80] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x27d0f60] str=&#39;\ff_wr_par_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27d10d0] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x27d1230] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x27d1350] str=&#39;\dirrep_dir_wr_par_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x27d1550] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x27d1670] str=&#39;\arbdp_dir_wr_par_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x27d1850] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x27d1970] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x27d1b70] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x27d1c90] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x27d1ee0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x27d2000] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x27d2200] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x27d2320] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x27d2500] str=&#39;\ff_dir_vld_dcd_c4_l&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27d2670] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x27d27d0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x27d28f0] str=&#39;\dir_vld_c4_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x27d2af0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x27d2c10] str=&#39;\arbctl_dir_vld_c3_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x27d2df0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x27d2f10] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x27d3110] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x27d3230] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x27d3480] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x27d35a0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x27d37a0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x27d38c0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x27d3aa0] str=&#39;\ff_dc_rd_en_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27d3c10] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x27d3d70] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x27d3e90] str=&#39;\dc_rd_en_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x27d4090] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x27d41b0] str=&#39;\arbctl_dc_rd_en_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x27d4390] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x27d44b0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x27d46b0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x27d47d0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x27d4a20] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x27d4b40] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x27d4d40] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x27d4e60] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x27d5040] str=&#39;\ff_ic_rd_en_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27d51b0] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x27d5310] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x27d5430] str=&#39;\ic_rd_en_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x27d5630] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x27d5750] str=&#39;\arbctl_ic_rd_en_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x27d5930] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x27d5a50] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x27d5c50] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x27d5d70] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x27d5fc0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x27d60e0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x27d62e0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x27d6400] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x27d65e0] str=&#39;\ff_dc_wr_en_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27d6750] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x27d68b0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x27d69d0] str=&#39;\dc_wr_en_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x27d6bd0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x27d6cf0] str=&#39;\arbctl_dc_wr_en_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x27d6ed0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x27d6ff0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x27d71f0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x27d7310] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x27d7560] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x27d7680] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x27d7880] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x27d79a0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x27d7b80] str=&#39;\ff_ic_wr_en_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27d7cf0] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x27d7e50] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x27d7f70] str=&#39;\ic_wr_en_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x27d8170] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x27d8290] str=&#39;\arbctl_ic_wr_en_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x27d8470] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x27d8590] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x27d8790] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x27d88b0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x27d8b00] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x27d8c20] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x27d8e20] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x27d8f40] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x27d9120] str=&#39;\ff_inval_mask_dcd_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27d9290] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x27d93f0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x27d9510] str=&#39;\inval_mask_dcd_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x27d9710] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x27d9830] str=&#39;\arbctl_inval_mask_dcd_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x27d9a10] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x27d9b30] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x27d9d30] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x27d9e50] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x27da0a0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x27da1c0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x27da3c0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x27da4e0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x27da6c0] str=&#39;\ff_inval_mask_icd_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27da830] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x27da990] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x27daab0] str=&#39;\inval_mask_icd_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x27dacb0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x27dadd0] str=&#39;\arbctl_inval_mask_icd_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x27dafb0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x27db0d0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x27db2d0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x27db3f0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x27db640] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x27db760] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x27db960] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x27dba80] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x27dbc60] str=&#39;\ff_dir_panel_dcd_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27dbdd0] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x27dbf30] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x27dc050]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x27dc250] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x27dc370]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x27dc550] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x27dc670] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x27dc870] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x27dc990] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x27dcbe0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x27dcd00] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x27dcf00] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x27dd020] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x27dd200] str=&#39;\ff_dir_panel_icd_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27dd370] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x27dd4d0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x27dd5f0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x27dd7f0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x27dd910]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x27ddaf0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x27ddc10] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x27dde10] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x27ddf30] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x27de180] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x27de2a0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x27de4a0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x27de5c0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x27de7a0] str=&#39;\ff_lkup_row_addr_dcd_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27de910] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x27dea70] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x27deb90] str=&#39;\lkup_row_addr_dcd_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x27ded90] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x27deeb0] str=&#39;\lkup_row_addr_dcd_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x27df090] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x27df1b0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x27df3b0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x27df4d0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x27df720] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x27df840] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x27dfa40] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x27dfb60] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x27dfd40] str=&#39;\ff_lkup_bank_ena_dcd_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27dfeb0] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x27e0010] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x27e0130] str=&#39;\dc_lkup_row_dec_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x27e0330] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x27e0450] str=&#39;\arbctl_lkup_bank_ena_dcd_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x27e0630] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x27e0750] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x27e0950] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x27e0a70] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x27e0cc0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x27e0de0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x27e0fe0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x27e1100] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x27e12e0] str=&#39;\ff_lkup_row_addr_icd_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27e1450] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x27e15b0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x27e16d0] str=&#39;\lkup_row_addr_icd_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x27e18d0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x27e19f0] str=&#39;\lkup_row_addr_icd_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x27e1bd0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x27e1cf0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x27e1ef0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x27e2010] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x27e2260] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x27e2380] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x27e2580] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x27e26a0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x27e2880] str=&#39;\ff_lkup_bank_ena_icd_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27e29f0] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x27e2b50] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x27e2c70] str=&#39;\ic_lkup_row_dec_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x27e2e70] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x27e2f90] str=&#39;\arbctl_lkup_bank_ena_icd_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x27e3170] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x27e3290] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x27e3490] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x27e35b0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x27e3800] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x27e3920] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x27e3b20] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x27e3c40] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x27e3e20] str=&#39;\ff_wr_dc_dir_entry_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27e3f90] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x27e40f0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x27e4210] str=&#39;\wr_dc_dir_entry_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x27e4410] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x27e4530]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x27e4710] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x27e4830] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x27e4a30] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x27e4b50] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x27e4da0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x27e4ec0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x27e50c0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x27e51e0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x27cb7b0] str=&#39;\ff_wr_ic_dir_entry_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27e5780] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x27e58a0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x27e59c0] str=&#39;\wr_ic_dir_entry_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x27e5ae0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x27e5c00]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x27e5d20] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x27e5e40] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x27e5f60] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x27e6080] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x27e61a0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x27e62c0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x27e63e0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x27e6500] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x27e6620] str=&#39;\ff_ic_dir_clear_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27e6740] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x27e6860] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x27e6980] str=&#39;\ic_dir_clear_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x27e6aa0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x27e6bc0] str=&#39;\oneshot_dir_clear_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x27e6ce0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x27e6e00] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x27e6f20] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x27e7040] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x27e71b0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x27e72d0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x27e7490] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x27e75b0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x27e7770] str=&#39;\ff_dc_dir_clear_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27e78e0] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x27e7a00] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x27e7b20] str=&#39;\dc_dir_clear_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x27e7ce0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x27e7e00] str=&#39;\oneshot_dir_clear_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x27e7fc0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x27e80e0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x27e82a0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x27e83c0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x27e85d0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x27e86f0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x27e88b0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x27e89d0] str=&#39;\so&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-106" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:106</a>.0-106.0&gt; [0x27e8be0] str=&#39;\dir_error_c7&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x27e8d50] str=&#39;\dir_panel_dcd_c4&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x27e8e70]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x27e9150] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x27e92c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x27e8fe0] str=&#39;\dir_panel_icd_c4&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x27e9430]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x27e9710] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x27e9880] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x27e95a0] str=&#39;\lkup_row_addr_dcd_c4&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x27e99f0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x27e9cd0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x27e9e40] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x27e9b60] str=&#39;\lkup_row_addr_icd_c4&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x27e9fb0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x27ea290] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x27ea400] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x27ea5c0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x27ea6e0] str=&#39;\dir_error_c7&#39;
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x27eaa10]
          AST_REDUCE_OR &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x27eab30]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x27eaca0] str=&#39;\ic_parity_out&#39;
          AST_REDUCE_OR &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x27eae60]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x27eaf80] str=&#39;\dc_parity_out&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x27eb140]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x27eb260] str=&#39;\dc_rdwr_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x27eb3d0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x27eb540] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x27eb700]
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x27eb840]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x27eba10] str=&#39;\dir_panel_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x27ebbc0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x27ebd50] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x27ebf00]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x27ec020] str=&#39;\dir_panel_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x27ec140]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x27ec260] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x27ec380]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x27ec4a0] str=&#39;\dc_rdwr_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x27ec5c0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x27ec6e0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x27ec800]
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x27ec970]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x27ecae0] str=&#39;\dir_panel_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x27ecc50]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x27ecdc0] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x27ecf80] str=&#39;\dir_panel_dcd_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x27ed0a0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x27ed210] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x27ed3d0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x27ed4f0] str=&#39;\dc_rdwr_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x27ed660]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x27ed7d0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x27ed990]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x27edab0] str=&#39;\dir_panel_dcd_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x27edc20]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x27edd90] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x27edf50]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x27ee070] str=&#39;\dir_panel_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x27ee1e0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x27ee350] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x27ee550]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x27ee670] str=&#39;\dc_rdwr_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x27ee800]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x27ee990] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x27eeb90]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x27eecf0] str=&#39;\dir_panel_dcd_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x27eeea0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x27ef030] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x27ef230] str=&#39;\dir_panel_dcd_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x27ef370]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x27ef500] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x27ef700]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x27ef820] str=&#39;\dc_rdwr_row_en_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x27ef990]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x27efb00] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x27efcc0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27efde0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x27eff60] str=&#39;\dir_panel_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x27f0110]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x27f0410] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x27f05c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x27f0770] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x27f02a0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x27f0920] str=&#39;\dc_rdwr_row_en_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x27f0a90]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x27f0c00] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x27f0dc0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27f0ee0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x27f1060] str=&#39;\dir_panel_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x27f1210]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x27f1510] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x27f16c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x27f1870] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x27f13a0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x27f1a20] str=&#39;\dc_rdwr_row_en_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x27f1b90]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x27f1d00] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x27f1ec0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27f1fe0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x27f2160] str=&#39;\dir_panel_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x27f2310]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x27f2610] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x27f27c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x27f2970] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x27f24a0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x27f2b20] str=&#39;\dc_rdwr_row_en_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x27f2c90]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x27f2e00] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x27f2fc0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27f30e0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x27f3260] str=&#39;\dir_panel_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x27f3410]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x27f3710] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x27f38c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x27f3a70] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x27f35a0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x27f3c20] str=&#39;\ic_rdwr_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x27f3d90]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x27f3f00] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x27f40c0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27f41e0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x27f4360] str=&#39;\dir_panel_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x27f4510]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x27f4810] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x27f49c0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x27f4b70] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x27f46a0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x27f4d20] str=&#39;\ic_rdwr_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x27f4e90]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x27f5000] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x27f51c0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27f52e0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x27f5460] str=&#39;\dir_panel_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x27f5610]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x27f5910] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x27f5ac0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x27f5c70] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x27f57a0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x27f5e20] str=&#39;\ic_rdwr_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x27f5f90]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x27f6100] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x27f62c0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27f63e0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x27f6560] str=&#39;\dir_panel_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x27f6710]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x27f6a10] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x27f6bc0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x27f6d70] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x27f68a0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x27f6f20] str=&#39;\ic_rdwr_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x27f7090]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x27f7200] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x27f73c0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27f74e0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x27f7660] str=&#39;\dir_panel_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x27f7810]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x27f7b10] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x27f7cc0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x27f7e70] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x27f79a0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x27f8020] str=&#39;\ic_rdwr_row_en_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x27f8190]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x27f8300] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x27f84c0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27f85e0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x27f8760] str=&#39;\dir_panel_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x27f8910]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x27f8c10] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x27f8dc0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x27f8f70] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x27f8aa0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x27f9120] str=&#39;\ic_rdwr_row_en_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x27f9290]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x27f9400] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x27f95c0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27f96e0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x27f9860] str=&#39;\dir_panel_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x27f9a10]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x27f9d10] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x27f9ec0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x27fa070] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x27f9ba0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x27fa220] str=&#39;\ic_rdwr_row_en_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x27fa390]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x27fa500] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x27fa6c0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27fa7e0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x27fa960] str=&#39;\dir_panel_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x27fab10]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x27fae10] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x27fafc0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x27fb170] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x27faca0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x27fb320] str=&#39;\ic_rdwr_row_en_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x27fb490]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x27fb600] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x27fb7c0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27fb8e0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x27fba60] str=&#39;\dir_panel_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x27fbc10]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x27fbf10] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x27fc0c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x27fc270] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x27fbda0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x27fc420] str=&#39;\dc_lkup_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x27fc590]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x27fc700] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x27fc8c0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27fc9e0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x27fcb60] str=&#39;\lkup_row_addr_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x27fcd10]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x27fd010] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x27fd1c0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x27fd370] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x27fcea0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x27fd520] str=&#39;\dc_lkup_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x27fd690]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x27fd800] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x27fd9c0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27fdae0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x27fdc60] str=&#39;\lkup_row_addr_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x27fde10]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x27fe110] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x27fe2c0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x27fe470] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x27fdfa0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x27fe620] str=&#39;\dc_lkup_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x27fe790]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x27fe900] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x27feac0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27febe0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x27fed60] str=&#39;\lkup_row_addr_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x27fef10]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x27ff210] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x27ff3c0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x27ff570] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x27ff0a0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x27ff720] str=&#39;\dc_lkup_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x27ff890]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x27ffa00] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x27ffbc0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27ffce0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x27ffe60] str=&#39;\lkup_row_addr_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x2800010]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x2800310] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x28004c0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x2800670] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x28001a0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x2800820] str=&#39;\lkup_addr8_c4&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x28009e0] str=&#39;\lkup_row_addr_icd_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x2800b00]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x2800c70] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x2800e50]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x2800f70] str=&#39;\ic_lkup_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x28010e0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x2801270] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x2801470]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2801590]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x2801710] str=&#39;\lkup_row_addr_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x28018c0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x2801bc0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x2801d70] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x2801f20] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x2801a50]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x28020d0] str=&#39;\ic_lkup_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x2802240]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x28023b0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x2802570]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2802690]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x2802810] str=&#39;\lkup_row_addr_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x28029c0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x2802cc0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x2802e70] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x2803020] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x2802b50]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x28031d0] str=&#39;\ic_lkup_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x2803340]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x28034b0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x2803670]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2803790]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x2803910] str=&#39;\lkup_row_addr_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x2803ac0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x2803dc0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x2803f70] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x2804120] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x2803c50]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x28042d0] str=&#39;\ic_lkup_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x2804440]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x28045b0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x2804770]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2804890]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x2804a10] str=&#39;\lkup_row_addr_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x2804bc0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x2804ec0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x2805070] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x2805220] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
--- END OF AST DUMP ---
Warning: reg &#39;\dc_rdwr_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0.
Warning: reg &#39;\dc_rdwr_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0.
Warning: reg &#39;\dc_rdwr_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0.
Warning: reg &#39;\dc_rdwr_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0.
Warning: reg &#39;\dc_rdwr_row_en_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0.
Warning: reg &#39;\dc_rdwr_row_en_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0.
Warning: reg &#39;\dc_rdwr_row_en_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0.
Warning: reg &#39;\dc_rdwr_row_en_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0.
Warning: reg &#39;\ic_rdwr_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0.
Warning: reg &#39;\ic_rdwr_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0.
Warning: reg &#39;\ic_rdwr_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0.
Warning: reg &#39;\ic_rdwr_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0.
Warning: reg &#39;\ic_rdwr_row_en_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0.
Warning: reg &#39;\ic_rdwr_row_en_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0.
Warning: reg &#39;\ic_rdwr_row_en_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0.
Warning: reg &#39;\ic_rdwr_row_en_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0.
Warning: reg &#39;\dc_lkup_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0.
Warning: reg &#39;\dc_lkup_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0.
Warning: reg &#39;\dc_lkup_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0.
Warning: reg &#39;\dc_lkup_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0.
Warning: reg &#39;\lkup_addr8_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0.
Warning: reg &#39;\ic_lkup_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0.
Warning: reg &#39;\ic_lkup_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0.
Warning: reg &#39;\ic_lkup_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0.
Warning: reg &#39;\ic_lkup_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27c7c90] str=&#39;\work_sctag_dirrep&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:23</a>.0-23.0&gt; [0x27c7f40] str=&#39;\dirrep_dir_wr_par_c4&#39; output reg basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:23</a>.0-23.0&gt; [0x27c8330] str=&#39;\dir_vld_c4_l&#39; output reg basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:23</a>.0-23.0&gt; [0x27c8500] str=&#39;\dc_rd_en_c4&#39; output reg basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:23</a>.0-23.0&gt; [0x27c86b0] str=&#39;\dc_wr_en_c4&#39; output reg basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:24</a>.0-24.0&gt; [0x27c8840] str=&#39;\inval_mask_dcd_c4&#39; output reg basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:24</a>.0-24.0&gt; [0x27c89f0] str=&#39;\dc_rdwr_row_en_c4&#39; output reg basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:24</a>.0-24.0&gt; [0x27c8bf0] str=&#39;\dc_rdwr_panel_dec_c4&#39; output reg basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:25</a>.0-25.0&gt; [0x27c8da0] str=&#39;\dc_lkup_row_dec_c4&#39; output reg basic_prep port=8 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:25</a>.0-25.0&gt; [0x27c8f50] str=&#39;\dc_lkup_panel_dec_c4&#39; output reg basic_prep port=9 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:25</a>.0-25.0&gt; [0x27c9190] str=&#39;\wr_dc_dir_entry_c4&#39; output reg basic_prep port=10 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:26</a>.0-26.0&gt; [0x27c92f0] str=&#39;\dc_dir_clear_c4&#39; output reg basic_prep port=11 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:26</a>.0-26.0&gt; [0x27c94a0] str=&#39;\ic_rd_en_c4&#39; output reg basic_prep port=12 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:26</a>.0-26.0&gt; [0x27c9650] str=&#39;\ic_wr_en_c4&#39; output reg basic_prep port=13 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:26</a>.0-26.0&gt; [0x27c9800] str=&#39;\inval_mask_icd_c4&#39; output reg basic_prep port=14 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:27</a>.0-27.0&gt; [0x27c99b0] str=&#39;\ic_rdwr_row_en_c4&#39; output reg basic_prep port=15 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:27</a>.0-27.0&gt; [0x27c9b60] str=&#39;\ic_rdwr_panel_dec_c4&#39; output reg basic_prep port=16 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:27</a>.0-27.0&gt; [0x27c9d10] str=&#39;\ic_lkup_row_dec_c4&#39; output reg basic_prep port=17 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:28</a>.0-28.0&gt; [0x27c9fd0] str=&#39;\ic_lkup_panel_dec_c4&#39; output reg basic_prep port=18 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:28</a>.0-28.0&gt; [0x27ca0f0] str=&#39;\wr_ic_dir_entry_c4&#39; output reg basic_prep port=19 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:28</a>.0-28.0&gt; [0x27ca2a0] str=&#39;\ic_dir_clear_c4&#39; output reg basic_prep port=20 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:29</a>.0-29.0&gt; [0x27ca450] str=&#39;\lkup_addr8_c4&#39; output reg basic_prep port=21 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:29</a>.0-29.0&gt; [0x27ca600] str=&#39;\dir_error_c8&#39; output reg basic_prep port=22 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:29</a>.0-29.0&gt; [0x27ca7b0] str=&#39;\so&#39; output reg basic_prep port=23 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:29</a>.0-29.0&gt; [0x27ca960] str=&#39;\tagdp_lkup_addr11_c5&#39; output reg basic_prep port=24 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:31</a>.0-31.0&gt; [0x27cab10] str=&#39;\ic_parity_out&#39; input basic_prep port=25 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:31</a>.0-31.0&gt; [0x27cacc0] str=&#39;\dc_parity_out&#39; input basic_prep port=26 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:31</a>.0-31.0&gt; [0x27cae70] str=&#39;\arbdp_dir_wr_par_c3&#39; input basic_prep port=27 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:32</a>.0-32.0&gt; [0x27cafb0] str=&#39;\arbctl_dir_vld_c3_l&#39; input basic_prep port=28 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:32</a>.0-32.0&gt; [0x27cb0d0] str=&#39;\arbctl_ic_rd_en_c3&#39; input basic_prep port=29 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:32</a>.0-32.0&gt; [0x27cb1f0] str=&#39;\arbctl_dc_rd_en_c3&#39; input basic_prep port=30 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:33</a>.0-33.0&gt; [0x27cb360] str=&#39;\arbctl_ic_wr_en_c3&#39; input basic_prep port=31 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:33</a>.0-33.0&gt; [0x27cb4d0] str=&#39;\arbctl_dc_wr_en_c3&#39; input basic_prep port=32 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:33</a>.0-33.0&gt; [0x27cb640] str=&#39;\arbctl_dir_panel_dcd_c3&#39; input basic_prep port=33 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:34</a>.0-34.0&gt; [0x27cb9c0] str=&#39;\arbctl_dir_panel_icd_c3&#39; input basic_prep port=34 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:34</a>.0-34.0&gt; [0x27cbae0] str=&#39;\arbctl_lkup_bank_ena_dcd_c3&#39; input basic_prep port=35 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:35</a>.0-35.0&gt; [0x27cbc00] str=&#39;\arbctl_lkup_bank_ena_icd_c3&#39; input basic_prep port=36 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:35</a>.0-35.0&gt; [0x27cbd20] str=&#39;\arbctl_inval_mask_dcd_c3&#39; input basic_prep port=37 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:36</a>.0-36.0&gt; [0x27cbe90] str=&#39;\arbctl_inval_mask_icd_c3&#39; input basic_prep port=38 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:36</a>.0-36.0&gt; [0x27cc000] str=&#39;\arbctl_wr_dc_dir_entry_c3&#39; input basic_prep port=39 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:37</a>.0-37.0&gt; [0x27cc170] str=&#39;\arbctl_wr_ic_dir_entry_c3&#39; input basic_prep port=40 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:37</a>.0-37.0&gt; [0x27cc2e0] str=&#39;\lkup_row_addr_dcd_c3&#39; input basic_prep port=41 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:38</a>.0-38.0&gt; [0x27cc450] str=&#39;\lkup_row_addr_icd_c3&#39; input basic_prep port=42 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:38</a>.0-38.0&gt; [0x27cc5c0] str=&#39;\oneshot_dir_clear_c3&#39; input basic_prep port=43 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:38</a>.0-38.0&gt; [0x27cc730] str=&#39;\tagdp_lkup_addr11_c4&#39; input basic_prep port=44 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:39</a>.0-39.0&gt; [0x27cc8a0] str=&#39;\sehold&#39; input basic_prep port=45 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:39</a>.0-39.0&gt; [0x27cca10] str=&#39;\rclk&#39; input basic_prep port=46 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:39</a>.0-39.0&gt; [0x27ccb80] str=&#39;\si&#39; input basic_prep port=47 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:39</a>.0-39.0&gt; [0x27cccf0] str=&#39;\se&#39; input basic_prep port=48 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x27cce60] str=&#39;\ff_tagdp_lkup_addr11_c5&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27cda50] str=&#39;\work_sctag_dirrep::dffe_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x27cdb70] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x27cdc90 -&gt; 0x27ca960] str=&#39;\tagdp_lkup_addr11_c5&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x27cde70] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x27cdf90 -&gt; 0x27cc730] str=&#39;\tagdp_lkup_addr11_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x27ce170] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x27ce290 -&gt; 0x27cca10] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x27ce490] str=&#39;\en&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x27ce5b0 -&gt; 0x288adc0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x27ce800] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x27ce920 -&gt; 0x27cccf0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x27ceb20] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x27cec40 -&gt; 0x27ccb80] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x27cee40] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x27cef60 -&gt; 0x27ca7b0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x27cf140] str=&#39;\ff_dir_error_c8&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27cfb90] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x27cfcb0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x27cfdd0 -&gt; 0x27ca600] str=&#39;\dir_error_c8&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x27cffb0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x27d00d0 -&gt; 0x27e8be0] str=&#39;\dir_error_c7&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x27d02b0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x27d03d0 -&gt; 0x27cca10] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x27d05d0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x27d06f0 -&gt; 0x27cccf0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x27d0940] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x27d0a60 -&gt; 0x27ccb80] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x27d0c60] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x27d0d80 -&gt; 0x27ca7b0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x27d0f60] str=&#39;\ff_wr_par_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27d10d0] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x27d1230] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x27d1350 -&gt; 0x27c7f40] str=&#39;\dirrep_dir_wr_par_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x27d1550] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x27d1670 -&gt; 0x27cae70] str=&#39;\arbdp_dir_wr_par_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x27d1850] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x27d1970 -&gt; 0x27cca10] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x27d1b70] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x27d1c90 -&gt; 0x27cccf0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x27d1ee0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x27d2000 -&gt; 0x27ccb80] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x27d2200] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x27d2320 -&gt; 0x27ca7b0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x27d2500] str=&#39;\ff_dir_vld_dcd_c4_l&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27d2670] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x27d27d0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x27d28f0 -&gt; 0x27c8330] str=&#39;\dir_vld_c4_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x27d2af0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x27d2c10 -&gt; 0x27cafb0] str=&#39;\arbctl_dir_vld_c3_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x27d2df0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x27d2f10 -&gt; 0x27cca10] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x27d3110] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x27d3230 -&gt; 0x27cccf0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x27d3480] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x27d35a0 -&gt; 0x27ccb80] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x27d37a0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x27d38c0 -&gt; 0x27ca7b0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x27d3aa0] str=&#39;\ff_dc_rd_en_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27d3c10] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x27d3d70] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x27d3e90 -&gt; 0x27c8500] str=&#39;\dc_rd_en_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x27d4090] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x27d41b0 -&gt; 0x27cb1f0] str=&#39;\arbctl_dc_rd_en_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x27d4390] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x27d44b0 -&gt; 0x27cca10] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x27d46b0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x27d47d0 -&gt; 0x27cccf0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x27d4a20] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x27d4b40 -&gt; 0x27ccb80] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x27d4d40] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x27d4e60 -&gt; 0x27ca7b0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x27d5040] str=&#39;\ff_ic_rd_en_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27d51b0] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x27d5310] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x27d5430 -&gt; 0x27c94a0] str=&#39;\ic_rd_en_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x27d5630] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x27d5750 -&gt; 0x27cb0d0] str=&#39;\arbctl_ic_rd_en_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x27d5930] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x27d5a50 -&gt; 0x27cca10] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x27d5c50] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x27d5d70 -&gt; 0x27cccf0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x27d5fc0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x27d60e0 -&gt; 0x27ccb80] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x27d62e0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x27d6400 -&gt; 0x27ca7b0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x27d65e0] str=&#39;\ff_dc_wr_en_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27d6750] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x27d68b0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x27d69d0 -&gt; 0x27c86b0] str=&#39;\dc_wr_en_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x27d6bd0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x27d6cf0 -&gt; 0x27cb4d0] str=&#39;\arbctl_dc_wr_en_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x27d6ed0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x27d6ff0 -&gt; 0x27cca10] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x27d71f0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x27d7310 -&gt; 0x27cccf0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x27d7560] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x27d7680 -&gt; 0x27ccb80] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x27d7880] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x27d79a0 -&gt; 0x27ca7b0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x27d7b80] str=&#39;\ff_ic_wr_en_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27d7cf0] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x27d7e50] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x27d7f70 -&gt; 0x27c9650] str=&#39;\ic_wr_en_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x27d8170] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x27d8290 -&gt; 0x27cb360] str=&#39;\arbctl_ic_wr_en_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x27d8470] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x27d8590 -&gt; 0x27cca10] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x27d8790] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x27d88b0 -&gt; 0x27cccf0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x27d8b00] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x27d8c20 -&gt; 0x27ccb80] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x27d8e20] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x27d8f40 -&gt; 0x27ca7b0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x27d9120] str=&#39;\ff_inval_mask_dcd_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27d9290] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x27d93f0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x27d9510 -&gt; 0x27c8840] str=&#39;\inval_mask_dcd_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x27d9710] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x27d9830 -&gt; 0x27cbd20] str=&#39;\arbctl_inval_mask_dcd_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x27d9a10] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x27d9b30 -&gt; 0x27cca10] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x27d9d30] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x27d9e50 -&gt; 0x27cccf0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x27da0a0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x27da1c0 -&gt; 0x27ccb80] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x27da3c0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x27da4e0 -&gt; 0x27ca7b0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x27da6c0] str=&#39;\ff_inval_mask_icd_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27da830] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x27da990] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x27daab0 -&gt; 0x27c9800] str=&#39;\inval_mask_icd_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x27dacb0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x27dadd0 -&gt; 0x27cbe90] str=&#39;\arbctl_inval_mask_icd_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x27dafb0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x27db0d0 -&gt; 0x27cca10] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x27db2d0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x27db3f0 -&gt; 0x27cccf0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x27db640] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x27db760 -&gt; 0x27ccb80] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x27db960] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x27dba80 -&gt; 0x27ca7b0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x27dbc60] str=&#39;\ff_dir_panel_dcd_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27dbdd0] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x27dbf30] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x27dc050 -&gt; 0x288adc0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x27dc250] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x27dc370 -&gt; 0x288adc0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x27dc550] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x27dc670 -&gt; 0x27cca10] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x27dc870] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x27dc990 -&gt; 0x27cccf0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x27dcbe0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x27dcd00 -&gt; 0x27ccb80] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x27dcf00] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x27dd020 -&gt; 0x27ca7b0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x27dd200] str=&#39;\ff_dir_panel_icd_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27dd370] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x27dd4d0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x27dd5f0 -&gt; 0x288adc0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x27dd7f0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x27dd910 -&gt; 0x288adc0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x27ddaf0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x27ddc10 -&gt; 0x27cca10] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x27dde10] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x27ddf30 -&gt; 0x27cccf0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x27de180] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x27de2a0 -&gt; 0x27ccb80] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x27de4a0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x27de5c0 -&gt; 0x27ca7b0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x27de7a0] str=&#39;\ff_lkup_row_addr_dcd_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27de910] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x27dea70] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x27deb90 -&gt; 0x27e95a0] str=&#39;\lkup_row_addr_dcd_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x27ded90] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x27deeb0 -&gt; 0x27cc2e0] str=&#39;\lkup_row_addr_dcd_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x27df090] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x27df1b0 -&gt; 0x27cca10] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x27df3b0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x27df4d0 -&gt; 0x27cccf0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x27df720] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x27df840 -&gt; 0x27ccb80] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x27dfa40] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x27dfb60 -&gt; 0x27ca7b0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x27dfd40] str=&#39;\ff_lkup_bank_ena_dcd_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27dfeb0] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x27e0010] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x27e0130 -&gt; 0x27c8da0] str=&#39;\dc_lkup_row_dec_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x27e0330] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x27e0450 -&gt; 0x27cbae0] str=&#39;\arbctl_lkup_bank_ena_dcd_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x27e0630] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x27e0750 -&gt; 0x27cca10] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x27e0950] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x27e0a70 -&gt; 0x27cccf0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x27e0cc0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x27e0de0 -&gt; 0x27ccb80] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x27e0fe0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x27e1100 -&gt; 0x27ca7b0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x27e12e0] str=&#39;\ff_lkup_row_addr_icd_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27e1450] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x27e15b0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x27e16d0 -&gt; 0x27e9b60] str=&#39;\lkup_row_addr_icd_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x27e18d0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x27e19f0 -&gt; 0x27cc450] str=&#39;\lkup_row_addr_icd_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x27e1bd0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x27e1cf0 -&gt; 0x27cca10] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x27e1ef0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x27e2010 -&gt; 0x27cccf0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x27e2260] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x27e2380 -&gt; 0x27ccb80] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x27e2580] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x27e26a0 -&gt; 0x27ca7b0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x27e2880] str=&#39;\ff_lkup_bank_ena_icd_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27e29f0] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x27e2b50] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x27e2c70 -&gt; 0x27c9d10] str=&#39;\ic_lkup_row_dec_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x27e2e70] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x27e2f90 -&gt; 0x27cbc00] str=&#39;\arbctl_lkup_bank_ena_icd_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x27e3170] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x27e3290 -&gt; 0x27cca10] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x27e3490] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x27e35b0 -&gt; 0x27cccf0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x27e3800] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x27e3920 -&gt; 0x27ccb80] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x27e3b20] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x27e3c40 -&gt; 0x27ca7b0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x27e3e20] str=&#39;\ff_wr_dc_dir_entry_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27e3f90] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x27e40f0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x27e4210 -&gt; 0x27c9190] str=&#39;\wr_dc_dir_entry_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x27e4410] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x27e4530 -&gt; 0x288adc0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x27e4710] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x27e4830 -&gt; 0x27cca10] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x27e4a30] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x27e4b50 -&gt; 0x27cccf0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x27e4da0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x27e4ec0 -&gt; 0x27ccb80] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x27e50c0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x27e51e0 -&gt; 0x27ca7b0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x27cb7b0] str=&#39;\ff_wr_ic_dir_entry_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27e5780] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x27e58a0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x27e59c0 -&gt; 0x27ca0f0] str=&#39;\wr_ic_dir_entry_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x27e5ae0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x27e5c00 -&gt; 0x288adc0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x27e5d20] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x27e5e40 -&gt; 0x27cca10] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x27e5f60] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x27e6080 -&gt; 0x27cccf0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x27e61a0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x27e62c0 -&gt; 0x27ccb80] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x27e63e0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x27e6500 -&gt; 0x27ca7b0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x27e6620] str=&#39;\ff_ic_dir_clear_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27e6740] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x27e6860] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x27e6980 -&gt; 0x27ca2a0] str=&#39;\ic_dir_clear_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x27e6aa0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x27e6bc0 -&gt; 0x27cc5c0] str=&#39;\oneshot_dir_clear_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x27e6ce0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x27e6e00 -&gt; 0x27cca10] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x27e6f20] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x27e7040 -&gt; 0x27cccf0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x27e71b0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x27e72d0 -&gt; 0x27ccb80] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x27e7490] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x27e75b0 -&gt; 0x27ca7b0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x27e7770] str=&#39;\ff_dc_dir_clear_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27e78e0] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x27e7a00] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x27e7b20 -&gt; 0x27c92f0] str=&#39;\dc_dir_clear_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x27e7ce0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x27e7e00 -&gt; 0x27cc5c0] str=&#39;\oneshot_dir_clear_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x27e7fc0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x27e80e0 -&gt; 0x27cca10] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x27e82a0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x27e83c0 -&gt; 0x27cccf0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x27e85d0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x27e86f0 -&gt; 0x27ccb80] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x27e88b0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x27e89d0 -&gt; 0x27ca7b0] str=&#39;\so&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-106" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:106</a>.0-106.0&gt; [0x27e8be0] str=&#39;\dir_error_c7&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x27e8d50] str=&#39;\dir_panel_dcd_c4&#39; basic_prep range=[4:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x27e8e70] basic_prep range=[4:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x27e9150] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x27e92c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x27e8fe0] str=&#39;\dir_panel_icd_c4&#39; basic_prep range=[4:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x27e9430] basic_prep range=[4:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x27e9710] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x27e9880] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x27e95a0] str=&#39;\lkup_row_addr_dcd_c4&#39; basic_prep range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x27e99f0] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x27e9cd0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x27e9e40] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x27e9b60] str=&#39;\lkup_row_addr_icd_c4&#39; basic_prep range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x27e9fb0] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x27ea290] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x27ea400] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x27ea5c0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x27ea6e0 -&gt; 0x27e8be0] str=&#39;\dir_error_c7&#39; basic_prep
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x27eaa10] basic_prep
          AST_REDUCE_OR &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x27eab30] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x27eaca0 -&gt; 0x27cab10] str=&#39;\ic_parity_out&#39; basic_prep
          AST_REDUCE_OR &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x27eae60] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x27eaf80 -&gt; 0x27cacc0] str=&#39;\dc_parity_out&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x27eb140] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x27eb260 -&gt; 0x27c8bf0] str=&#39;\dc_rdwr_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x27eb3d0] basic_prep range=[0:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x27eb540] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x27eb700] basic_prep
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x27eb840] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x27eba10 -&gt; 0x27e8d50] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x27ebbc0] basic_prep range=[4:4]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x27ebd50] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x27ebf00] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x27ec020 -&gt; 0x27e8d50] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x27ec140] basic_prep range=[3:3]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x27ec260] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x27ec380] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x27ec4a0 -&gt; 0x27c8bf0] str=&#39;\dc_rdwr_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x27ec5c0] basic_prep range=[1:1]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x27ec6e0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x27ec800] basic_prep
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x27ec970] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x27ecae0 -&gt; 0x27e8d50] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x27ecc50] basic_prep range=[4:4]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x27ecdc0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x27ecf80 -&gt; 0x27e8d50] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x27ed0a0] basic_prep range=[3:3]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x27ed210] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x27ed3d0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x27ed4f0 -&gt; 0x27c8bf0] str=&#39;\dc_rdwr_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x27ed660] basic_prep range=[2:2]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x27ed7d0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x27ed990] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x27edab0 -&gt; 0x27e8d50] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x27edc20] basic_prep range=[4:4]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x27edd90] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x27edf50] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x27ee070 -&gt; 0x27e8d50] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x27ee1e0] basic_prep range=[3:3]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x27ee350] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x27ee550] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x27ee670 -&gt; 0x27c8bf0] str=&#39;\dc_rdwr_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x27ee800] basic_prep range=[3:3]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x27ee990] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x27eeb90] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x27eecf0 -&gt; 0x27e8d50] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x27eeea0] basic_prep range=[4:4]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x27ef030] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x27ef230 -&gt; 0x27e8d50] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x27ef370] basic_prep range=[3:3]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x27ef500] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x27ef700] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x27ef820 -&gt; 0x27c89f0] str=&#39;\dc_rdwr_row_en_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x27ef990] basic_prep range=[0:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x27efb00] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x27efcc0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27efde0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x27eff60 -&gt; 0x27e8d50] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x27f0110] basic_prep range=[1:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x27f0410] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x27f05c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x27f0770] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x27f02a0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x27f0920 -&gt; 0x27c89f0] str=&#39;\dc_rdwr_row_en_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x27f0a90] basic_prep range=[1:1]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x27f0c00] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x27f0dc0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27f0ee0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x27f1060 -&gt; 0x27e8d50] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x27f1210] basic_prep range=[1:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x27f1510] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x27f16c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x27f1870] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x27f13a0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x27f1a20 -&gt; 0x27c89f0] str=&#39;\dc_rdwr_row_en_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x27f1b90] basic_prep range=[2:2]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x27f1d00] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x27f1ec0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27f1fe0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x27f2160 -&gt; 0x27e8d50] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x27f2310] basic_prep range=[1:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x27f2610] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x27f27c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x27f2970] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x27f24a0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x27f2b20 -&gt; 0x27c89f0] str=&#39;\dc_rdwr_row_en_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x27f2c90] basic_prep range=[3:3]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x27f2e00] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x27f2fc0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27f30e0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x27f3260 -&gt; 0x27e8d50] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x27f3410] basic_prep range=[1:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x27f3710] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x27f38c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x27f3a70] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x27f35a0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x27f3c20 -&gt; 0x27c9b60] str=&#39;\ic_rdwr_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x27f3d90] basic_prep range=[0:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x27f3f00] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x27f40c0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27f41e0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x27f4360 -&gt; 0x27e8fe0] str=&#39;\dir_panel_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x27f4510] basic_prep range=[4:3]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x27f4810] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x27f49c0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x27f4b70] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x27f46a0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x27f4d20 -&gt; 0x27c9b60] str=&#39;\ic_rdwr_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x27f4e90] basic_prep range=[1:1]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x27f5000] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x27f51c0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27f52e0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x27f5460 -&gt; 0x27e8fe0] str=&#39;\dir_panel_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x27f5610] basic_prep range=[4:3]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x27f5910] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x27f5ac0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x27f5c70] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x27f57a0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x27f5e20 -&gt; 0x27c9b60] str=&#39;\ic_rdwr_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x27f5f90] basic_prep range=[2:2]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x27f6100] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x27f62c0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27f63e0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x27f6560 -&gt; 0x27e8fe0] str=&#39;\dir_panel_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x27f6710] basic_prep range=[4:3]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x27f6a10] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x27f6bc0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x27f6d70] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x27f68a0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x27f6f20 -&gt; 0x27c9b60] str=&#39;\ic_rdwr_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x27f7090] basic_prep range=[3:3]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x27f7200] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x27f73c0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27f74e0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x27f7660 -&gt; 0x27e8fe0] str=&#39;\dir_panel_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x27f7810] basic_prep range=[4:3]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x27f7b10] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x27f7cc0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x27f7e70] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x27f79a0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x27f8020 -&gt; 0x27c99b0] str=&#39;\ic_rdwr_row_en_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x27f8190] basic_prep range=[0:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x27f8300] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x27f84c0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27f85e0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x27f8760 -&gt; 0x27e8fe0] str=&#39;\dir_panel_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x27f8910] basic_prep range=[1:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x27f8c10] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x27f8dc0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x27f8f70] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x27f8aa0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x27f9120 -&gt; 0x27c99b0] str=&#39;\ic_rdwr_row_en_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x27f9290] basic_prep range=[1:1]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x27f9400] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x27f95c0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27f96e0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x27f9860 -&gt; 0x27e8fe0] str=&#39;\dir_panel_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x27f9a10] basic_prep range=[1:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x27f9d10] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x27f9ec0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x27fa070] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x27f9ba0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x27fa220 -&gt; 0x27c99b0] str=&#39;\ic_rdwr_row_en_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x27fa390] basic_prep range=[2:2]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x27fa500] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x27fa6c0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27fa7e0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x27fa960 -&gt; 0x27e8fe0] str=&#39;\dir_panel_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x27fab10] basic_prep range=[1:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x27fae10] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x27fafc0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x27fb170] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x27faca0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x27fb320 -&gt; 0x27c99b0] str=&#39;\ic_rdwr_row_en_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x27fb490] basic_prep range=[3:3]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x27fb600] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x27fb7c0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27fb8e0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x27fba60 -&gt; 0x27e8fe0] str=&#39;\dir_panel_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x27fbc10] basic_prep range=[1:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x27fbf10] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x27fc0c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x27fc270] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x27fbda0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x27fc420 -&gt; 0x27c8f50] str=&#39;\dc_lkup_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x27fc590] basic_prep range=[0:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x27fc700] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x27fc8c0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27fc9e0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x27fcb60 -&gt; 0x27e95a0] str=&#39;\lkup_row_addr_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x27fcd10] basic_prep range=[2:1]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x27fd010] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x27fd1c0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x27fd370] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x27fcea0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x27fd520 -&gt; 0x27c8f50] str=&#39;\dc_lkup_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x27fd690] basic_prep range=[1:1]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x27fd800] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x27fd9c0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27fdae0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x27fdc60 -&gt; 0x27e95a0] str=&#39;\lkup_row_addr_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x27fde10] basic_prep range=[2:1]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x27fe110] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x27fe2c0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x27fe470] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x27fdfa0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x27fe620 -&gt; 0x27c8f50] str=&#39;\dc_lkup_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x27fe790] basic_prep range=[2:2]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x27fe900] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x27feac0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27febe0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x27fed60 -&gt; 0x27e95a0] str=&#39;\lkup_row_addr_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x27fef10] basic_prep range=[2:1]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x27ff210] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x27ff3c0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x27ff570] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x27ff0a0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x27ff720 -&gt; 0x27c8f50] str=&#39;\dc_lkup_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x27ff890] basic_prep range=[3:3]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x27ffa00] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x27ffbc0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27ffce0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x27ffe60 -&gt; 0x27e95a0] str=&#39;\lkup_row_addr_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x2800010] basic_prep range=[2:1]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x2800310] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x28004c0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x2800670] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x28001a0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x2800820 -&gt; 0x27ca450] str=&#39;\lkup_addr8_c4&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x28009e0 -&gt; 0x27e9b60] str=&#39;\lkup_row_addr_icd_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x2800b00] basic_prep range=[0:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x2800c70] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x2800e50] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x2800f70 -&gt; 0x27c9fd0] str=&#39;\ic_lkup_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x28010e0] basic_prep range=[0:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x2801270] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x2801470] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2801590] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x2801710 -&gt; 0x27e9b60] str=&#39;\lkup_row_addr_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x28018c0] basic_prep range=[2:1]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x2801bc0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x2801d70] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x2801f20] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x2801a50] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x28020d0 -&gt; 0x27c9fd0] str=&#39;\ic_lkup_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x2802240] basic_prep range=[1:1]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x28023b0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x2802570] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2802690] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x2802810 -&gt; 0x27e9b60] str=&#39;\lkup_row_addr_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x28029c0] basic_prep range=[2:1]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x2802cc0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x2802e70] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x2803020] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x2802b50] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x28031d0 -&gt; 0x27c9fd0] str=&#39;\ic_lkup_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x2803340] basic_prep range=[2:2]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x28034b0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x2803670] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2803790] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x2803910 -&gt; 0x27e9b60] str=&#39;\lkup_row_addr_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x2803ac0] basic_prep range=[2:1]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x2803dc0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x2803f70] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x2804120] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x2803c50] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x28042d0 -&gt; 0x27c9fd0] str=&#39;\ic_lkup_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x2804440] basic_prep range=[3:3]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x28045b0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x2804770] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2804890] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x2804a10 -&gt; 0x27e9b60] str=&#39;\lkup_row_addr_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x2804bc0] basic_prep range=[2:1]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x2804ec0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x2805070] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x2805220] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-0" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:0</a>.0-0.0&gt; [0x288adc0] basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>: Warning: Identifier `&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>: Warning: Range select out of bounds on signal `\dc_rdwr_panel_dec_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $and$<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>$8_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>: Warning: Range select out of bounds on signal `\dc_rdwr_panel_dec_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $and$<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>$10_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>: Warning: Range select out of bounds on signal `\dc_rdwr_panel_dec_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $and$<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>$11_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>: Warning: Range select out of bounds on signal `\dc_rdwr_row_en_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $eq$slpp_all/surelog.uhdm:0$13_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>: Warning: Range select out of bounds on signal `\dc_rdwr_row_en_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $eq$slpp_all/surelog.uhdm:0$14_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>: Warning: Range select out of bounds on signal `\dc_rdwr_row_en_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $eq$slpp_all/surelog.uhdm:0$15_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>: Warning: Range select out of bounds on signal `\ic_rdwr_panel_dec_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $eq$slpp_all/surelog.uhdm:0$17_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>: Warning: Range select out of bounds on signal `\ic_rdwr_panel_dec_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $eq$slpp_all/surelog.uhdm:0$18_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>: Warning: Range select out of bounds on signal `\ic_rdwr_panel_dec_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $eq$slpp_all/surelog.uhdm:0$19_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>: Warning: Range select out of bounds on signal `\ic_rdwr_row_en_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $eq$slpp_all/surelog.uhdm:0$21_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>: Warning: Range select out of bounds on signal `\ic_rdwr_row_en_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $eq$slpp_all/surelog.uhdm:0$22_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>: Warning: Range select out of bounds on signal `\ic_rdwr_row_en_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $eq$slpp_all/surelog.uhdm:0$23_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>: Warning: Range select out of bounds on signal `\dc_lkup_panel_dec_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $eq$slpp_all/surelog.uhdm:0$25_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>: Warning: Range select out of bounds on signal `\dc_lkup_panel_dec_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $eq$slpp_all/surelog.uhdm:0$26_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>: Warning: Range select out of bounds on signal `\dc_lkup_panel_dec_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $eq$slpp_all/surelog.uhdm:0$27_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>: Warning: Range select out of bounds on signal `\ic_lkup_panel_dec_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $eq$slpp_all/surelog.uhdm:0$29_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>: Warning: Range select out of bounds on signal `\ic_lkup_panel_dec_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $eq$slpp_all/surelog.uhdm:0$30_Y
    new assignment: { } = { }.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>: Warning: Range select out of bounds on signal `\ic_lkup_panel_dec_c4&#39;: Setting result bit to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 1&#39;x = $eq$slpp_all/surelog.uhdm:0$31_Y
    new assignment: { } = { }.
Generating RTLIL representation for module `\work_sctag_dirrep::dff_s&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27cf260] str=&#39;\work_sctag_dirrep::dff_s&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27cf3a0] str=&#39;\q&#39; port=56
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27cf4e0] str=&#39;\din&#39; port=57
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27cf620] str=&#39;\clk&#39; port=58
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27cf740] str=&#39;\se&#39; port=59
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27cf860] str=&#39;\si&#39; port=60
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27cf9d0] str=&#39;\so&#39; port=61
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27cf260] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27cf3a0] str=&#39;\q&#39; basic_prep port=56 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27cf4e0] str=&#39;\din&#39; basic_prep port=57 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27cf620] str=&#39;\clk&#39; basic_prep port=58 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27cf740] str=&#39;\se&#39; basic_prep port=59 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27cf860] str=&#39;\si&#39; basic_prep port=60 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27cf9d0] str=&#39;\so&#39; basic_prep port=61 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_sctag_dirrep::dffe_s&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27ccf80] str=&#39;\work_sctag_dirrep::dffe_s&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27cd100] str=&#39;\q&#39; port=49
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27cd280] str=&#39;\din&#39; port=50
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27cd3c0] str=&#39;\clk&#39; port=51
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27cd4e0] str=&#39;\en&#39; port=52
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27cd600] str=&#39;\se&#39; port=53
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27cd770] str=&#39;\si&#39; port=54
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27cd890] str=&#39;\so&#39; port=55
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27ccf80] str=&#39;\work_sctag_dirrep::dffe_s&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27cd100] str=&#39;\q&#39; basic_prep port=49 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27cd280] str=&#39;\din&#39; basic_prep port=50 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27cd3c0] str=&#39;\clk&#39; basic_prep port=51 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27cd4e0] str=&#39;\en&#39; basic_prep port=52 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27cd600] str=&#39;\se&#39; basic_prep port=53 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27cd770] str=&#39;\si&#39; basic_prep port=54 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27cd890] str=&#39;\so&#39; basic_prep port=55 range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_sctag_dirrep::dff_s&#39; referenced in module `work_sctag_dirrep&#39; in cell `ff_dc_dir_clear_c4&#39; does not have a port named &#39;so&#39;.

</pre>
</body>