Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: RegisterFile.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "RegisterFile.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "RegisterFile"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : RegisterFile
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\Semester 4\Architecture\My Project\RegisterFile\register_file_package.vhd" into library work
Parsing package <register_file_package>.
Parsing VHDL file "E:\Semester 4\Architecture\My Project\register\register.vhd" into library work
Parsing entity <reg>.
Parsing architecture <Behavioral> of entity <reg>.
Parsing VHDL file "E:\Semester 4\Architecture\My Project\mux\mux.vhd" into library work
Parsing entity <mux>.
Parsing architecture <Behavioral> of entity <mux>.
Parsing VHDL file "E:\Semester 4\Architecture\My Project\Decoder\Decoder.vhd" into library work
Parsing entity <Decoder>.
Parsing architecture <Behavioral> of entity <decoder>.
Parsing VHDL file "E:\Semester 4\Architecture\My Project\RegisterFile\register_file.vhd" into library work
Parsing entity <RegisterFile>.
Parsing architecture <Behavioral> of entity <registerfile>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <RegisterFile> (architecture <Behavioral>) from library <work>.

Elaborating entity <Decoder> (architecture <Behavioral>) from library <work>.

Elaborating entity <reg> (architecture <Behavioral>) from library <work>.

Elaborating entity <mux> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <RegisterFile>.
    Related source file is "E:\Semester 4\Architecture\My Project\RegisterFile\register_file.vhd".
    Summary:
	no macro.
Unit <RegisterFile> synthesized.

Synthesizing Unit <Decoder>.
    Related source file is "E:\Semester 4\Architecture\My Project\Decoder\Decoder.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <registerBits<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registerBits<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registerBits<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registerBits<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registerBits<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registerBits<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registerBits<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registerBits<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registerBits<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registerBits<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registerBits<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registerBits<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registerBits<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registerBits<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registerBits<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registerBits<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registerBits<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registerBits<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registerBits<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registerBits<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registerBits<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registerBits<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registerBits<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registerBits<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registerBits<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registerBits<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registerBits<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registerBits<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registerBits<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registerBits<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registerBits<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registerBits<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  32 Latch(s).
	inferred  42 Multiplexer(s).
Unit <Decoder> synthesized.

Synthesizing Unit <reg>.
    Related source file is "E:\Semester 4\Architecture\My Project\register\register.vhd".
    Found 32-bit register for signal <temp>.
    Found 32-bit adder for signal <temp[31]_GND_41_o_add_0_OUT> created at line 52.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <reg> synthesized.

Synthesizing Unit <mux>.
    Related source file is "E:\Semester 4\Architecture\My Project\mux\mux.vhd".
    Found 32-bit 32-to-1 multiplexer for signal <rout> created at line 36.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 32
 32-bit adder                                          : 32
# Registers                                            : 32
 32-bit register                                       : 32
# Latches                                              : 32
 1-bit latch                                           : 32
# Multiplexers                                         : 76
 1-bit 2-to-1 multiplexer                              : 42
 32-bit 2-to-1 multiplexer                             : 32
 32-bit 32-to-1 multiplexer                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <reg>.
The following registers are absorbed into counter <temp>: 1 register on signal <temp>.
Unit <reg> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 32
 32-bit up counter                                     : 32
# Multiplexers                                         : 44
 1-bit 2-to-1 multiplexer                              : 42
 32-bit 32-to-1 multiplexer                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Artix7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    registerBits_31 in unit <Decoder>
    registerBits_0 in unit <Decoder>
    registerBits_1 in unit <Decoder>
    registerBits_17 in unit <Decoder>
    registerBits_18 in unit <Decoder>
    registerBits_19 in unit <Decoder>
    registerBits_21 in unit <Decoder>
    registerBits_22 in unit <Decoder>
    registerBits_20 in unit <Decoder>
    registerBits_23 in unit <Decoder>
    registerBits_24 in unit <Decoder>
    registerBits_25 in unit <Decoder>
    registerBits_26 in unit <Decoder>
    registerBits_27 in unit <Decoder>
    registerBits_28 in unit <Decoder>
    registerBits_30 in unit <Decoder>
    registerBits_2 in unit <Decoder>
    registerBits_29 in unit <Decoder>
    registerBits_3 in unit <Decoder>
    registerBits_4 in unit <Decoder>
    registerBits_5 in unit <Decoder>
    registerBits_6 in unit <Decoder>
    registerBits_7 in unit <Decoder>
    registerBits_8 in unit <Decoder>
    registerBits_10 in unit <Decoder>
    registerBits_11 in unit <Decoder>
    registerBits_9 in unit <Decoder>
    registerBits_12 in unit <Decoder>
    registerBits_13 in unit <Decoder>
    registerBits_15 in unit <Decoder>
    registerBits_16 in unit <Decoder>
    registerBits_14 in unit <Decoder>


Optimizing unit <RegisterFile> ...

Optimizing unit <Decoder> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block RegisterFile, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1024
 Flip-Flops                                            : 1024

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : RegisterFile.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3842
#      GND                         : 1
#      LUT2                        : 64
#      LUT4                        : 1024
#      LUT5                        : 32
#      LUT6                        : 640
#      MUXCY                       : 992
#      MUXF7                       : 64
#      VCC                         : 1
#      XORCY                       : 1024
# FlipFlops/Latches                : 1056
#      FDRE                        : 1024
#      LD                          : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 112
#      IBUF                        : 48
#      OBUF                        : 64

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1056  out of  126800     0%  
 Number of Slice LUTs:                 1760  out of  63400     2%  
    Number used as Logic:              1760  out of  63400     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1760
   Number with an unused Flip Flop:     704  out of   1760    40%  
   Number with an unused LUT:             0  out of   1760     0%  
   Number of fully used LUT-FF pairs:  1056  out of   1760    60%  
   Number of unique control sets:        33

IO Utilization: 
 Number of IOs:                         113
 Number of bonded IOBs:                 113  out of    210    53%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         1  out of    128     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------+-------+
Clock Signal                       | Clock buffer(FF name)    | Load  |
-----------------------------------+--------------------------+-------+
clk                                | BUFGP                    | 1024  |
N0                                 | NONE(dec/registerBits_31)| 32    |
-----------------------------------+--------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.184ns (Maximum Frequency: 457.854MHz)
   Minimum input arrival time before clock: 2.227ns
   Maximum output required time after clock: 2.236ns
   Maximum combinational path delay: 2.144ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.184ns (frequency: 457.854MHz)
  Total number of paths / destination ports: 16896 / 1024
-------------------------------------------------------------------------
Delay:               2.184ns (Levels of Logic = 33)
  Source:            R31/temp_0 (FF)
  Destination:       R31/temp_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: R31/temp_0 to R31/temp_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.361   0.305  R31/temp_0 (R31/temp_0)
     LUT4:I3->O            1   0.097   0.000  R31/Mcount_temp_lut<0> (R31/Mcount_temp_lut<0>)
     MUXCY:S->O            1   0.353   0.000  R31/Mcount_temp_cy<0> (R31/Mcount_temp_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<1> (R31/Mcount_temp_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<2> (R31/Mcount_temp_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<3> (R31/Mcount_temp_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<4> (R31/Mcount_temp_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<5> (R31/Mcount_temp_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<6> (R31/Mcount_temp_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<7> (R31/Mcount_temp_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<8> (R31/Mcount_temp_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<9> (R31/Mcount_temp_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<10> (R31/Mcount_temp_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<11> (R31/Mcount_temp_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<12> (R31/Mcount_temp_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<13> (R31/Mcount_temp_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<14> (R31/Mcount_temp_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<15> (R31/Mcount_temp_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<16> (R31/Mcount_temp_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<17> (R31/Mcount_temp_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<18> (R31/Mcount_temp_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<19> (R31/Mcount_temp_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<20> (R31/Mcount_temp_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<21> (R31/Mcount_temp_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<22> (R31/Mcount_temp_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<23> (R31/Mcount_temp_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<24> (R31/Mcount_temp_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<25> (R31/Mcount_temp_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<26> (R31/Mcount_temp_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<27> (R31/Mcount_temp_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<28> (R31/Mcount_temp_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<29> (R31/Mcount_temp_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  R31/Mcount_temp_cy<30> (R31/Mcount_temp_cy<30>)
     XORCY:CI->O           1   0.370   0.000  R31/Mcount_temp_xor<31> (R31/Mcount_temp31)
     FDRE:D                    0.008          R31/temp_31
    ----------------------------------------
    Total                      2.184ns (1.879ns logic, 0.305ns route)
                                       (86.0% logic, 14.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 35840 / 2048
-------------------------------------------------------------------------
Offset:              2.227ns (Levels of Logic = 34)
  Source:            write_ena (PAD)
  Destination:       R31/temp_31 (FF)
  Destination Clock: clk rising

  Data Path: write_ena to R31/temp_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1088   0.001   0.708  write_ena_IBUF (write_ena_IBUF)
     LUT4:I1->O            1   0.097   0.000  R31/Mcount_temp_lut<0> (R31/Mcount_temp_lut<0>)
     MUXCY:S->O            1   0.353   0.000  R31/Mcount_temp_cy<0> (R31/Mcount_temp_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<1> (R31/Mcount_temp_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<2> (R31/Mcount_temp_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<3> (R31/Mcount_temp_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<4> (R31/Mcount_temp_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<5> (R31/Mcount_temp_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<6> (R31/Mcount_temp_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<7> (R31/Mcount_temp_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<8> (R31/Mcount_temp_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<9> (R31/Mcount_temp_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<10> (R31/Mcount_temp_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<11> (R31/Mcount_temp_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<12> (R31/Mcount_temp_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<13> (R31/Mcount_temp_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<14> (R31/Mcount_temp_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<15> (R31/Mcount_temp_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<16> (R31/Mcount_temp_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<17> (R31/Mcount_temp_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<18> (R31/Mcount_temp_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<19> (R31/Mcount_temp_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<20> (R31/Mcount_temp_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<21> (R31/Mcount_temp_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<22> (R31/Mcount_temp_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<23> (R31/Mcount_temp_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<24> (R31/Mcount_temp_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<25> (R31/Mcount_temp_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<26> (R31/Mcount_temp_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<27> (R31/Mcount_temp_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<28> (R31/Mcount_temp_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  R31/Mcount_temp_cy<29> (R31/Mcount_temp_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  R31/Mcount_temp_cy<30> (R31/Mcount_temp_cy<30>)
     XORCY:CI->O           1   0.370   0.000  R31/Mcount_temp_xor<31> (R31/Mcount_temp31)
     FDRE:D                    0.008          R31/temp_31
    ----------------------------------------
    Total                      2.227ns (1.519ns logic, 0.708ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2048 / 64
-------------------------------------------------------------------------
Offset:              2.236ns (Levels of Logic = 4)
  Source:            R26/temp_31 (FF)
  Destination:       data1<31> (PAD)
  Source Clock:      clk rising

  Data Path: R26/temp_31 to data1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.361   0.566  R26/temp_31 (R26/temp_31)
     LUT6:I2->O            1   0.097   0.556  M1/Mmux_rout_873 (M1/Mmux_rout_873)
     LUT6:I2->O            1   0.097   0.000  M1/Mmux_rout_324 (M1/Mmux_rout_324)
     MUXF7:I1->O           1   0.279   0.279  M1/Mmux_rout_2_f7_23 (data1_31_OBUF)
     OBUF:I->O                 0.000          data1_31_OBUF (data1<31>)
    ----------------------------------------
    Total                      2.236ns (0.834ns logic, 1.402ns route)
                                       (37.3% logic, 62.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1344 / 64
-------------------------------------------------------------------------
Delay:               2.144ns (Levels of Logic = 5)
  Source:            read_sel1<1> (PAD)
  Destination:       data1<31> (PAD)

  Data Path: read_sel1<1> to data1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           256   0.001   0.834  read_sel1_1_IBUF (read_sel1_1_IBUF)
     LUT6:I0->O            1   0.097   0.556  M1/Mmux_rout_81 (M1/Mmux_rout_81)
     LUT6:I2->O            1   0.097   0.000  M1/Mmux_rout_3 (M1/Mmux_rout_3)
     MUXF7:I1->O           1   0.279   0.279  M1/Mmux_rout_2_f7 (data1_0_OBUF)
     OBUF:I->O                 0.000          data1_0_OBUF (data1<0>)
    ----------------------------------------
    Total                      2.144ns (0.474ns logic, 1.670ns route)
                                       (22.1% logic, 77.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.184|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 18.05 secs
 
--> 

Total memory usage is 4673264 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   33 (   0 filtered)
Number of infos    :    1 (   0 filtered)

