<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lcd2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="LIB_LCD_INTESC_REVC.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="LIB_LCD_INTESC_REVC.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="LIB_LCD_INTESC_REVC.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="LIB_LCD_INTESC_REVC.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="LIB_LCD_INTESC_REVC.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="LIB_LCD_INTESC_REVC.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="LIB_LCD_INTESC_REVC.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="LIB_LCD_INTESC_REVC.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="LIB_LCD_INTESC_REVC.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="LIB_LCD_INTESC_REVC.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LIB_LCD_INTESC_REVC.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="LIB_LCD_INTESC_REVC.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="LIB_LCD_INTESC_REVC.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="LIB_LCD_INTESC_REVC.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="LIB_LCD_INTESC_REVC.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="LIB_LCD_INTESC_REVC.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="LIB_LCD_INTESC_REVC.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="LIB_LCD_INTESC_REVC.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="LIB_LCD_INTESC_REVC.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="LIB_LCD_INTESC_REVC.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="LIB_LCD_INTESC_REVC_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="LIB_LCD_INTESC_REVC_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="LIB_LCD_INTESC_REVC_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="LIB_LCD_INTESC_REVC_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="LIB_LCD_INTESC_REVC_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="LIB_LCD_INTESC_REVC_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LIB_LCD_INTESC_REVC_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LIB_LCD_INTESC_REVC_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="LIB_LCD_INTESC_REVC_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="LIB_LCD_INTESC_REVC_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LIB_LCD_INTESC_REVC_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="LIB_LCD_INTESC_REVC_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="LIB_LCD_INTESC_REVC_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="LIB_LCD_INTESC_REVC_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LIB_LCD_INTESC_REVC_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LIB_LCD_INTESC_REVC_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lib_lcd_intesc_revc.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_BIN" xil_pn:name="lib_lcd_intesc_revc.bin"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lib_lcd_intesc_revc.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lib_lcd_intesc_revc.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1554526486" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1554526486">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554526486" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1333226135472491320" xil_pn:start_ts="1554526486">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554526486" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5213969690813527053" xil_pn:start_ts="1554526486">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554526486" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1554526486">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554526486" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8265891063214675808" xil_pn:start_ts="1554526486">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554526486" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1430049303116325842" xil_pn:start_ts="1554526486">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554526486" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6954053710960636137" xil_pn:start_ts="1554526486">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554526522" xil_pn:in_ck="-5894330604519450834" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-8386247738849504460" xil_pn:start_ts="1554526486">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="LIB_LCD_INTESC_REVC.lso"/>
      <outfile xil_pn:name="LIB_LCD_INTESC_REVC.ngc"/>
      <outfile xil_pn:name="LIB_LCD_INTESC_REVC.ngr"/>
      <outfile xil_pn:name="LIB_LCD_INTESC_REVC.prj"/>
      <outfile xil_pn:name="LIB_LCD_INTESC_REVC.stx"/>
      <outfile xil_pn:name="LIB_LCD_INTESC_REVC.syr"/>
      <outfile xil_pn:name="LIB_LCD_INTESC_REVC.xst"/>
      <outfile xil_pn:name="LIB_LCD_INTESC_REVC_vhdl.prj"/>
      <outfile xil_pn:name="LIB_LCD_INTESC_REVC_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1554526522" xil_pn:in_ck="5274858674028642834" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-3735333179356207915" xil_pn:start_ts="1554526522">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554526535" xil_pn:in_ck="-6572347150398954923" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1632894019514993220" xil_pn:start_ts="1554526522">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LIB_LCD_INTESC_REVC.bld"/>
      <outfile xil_pn:name="LIB_LCD_INTESC_REVC.ngd"/>
      <outfile xil_pn:name="LIB_LCD_INTESC_REVC_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1554526545" xil_pn:in_ck="-4904457635445969962" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="6301418164239633844" xil_pn:start_ts="1554526535">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="LIB_LCD_INTESC_REVC.pcf"/>
      <outfile xil_pn:name="LIB_LCD_INTESC_REVC_map.map"/>
      <outfile xil_pn:name="LIB_LCD_INTESC_REVC_map.mrp"/>
      <outfile xil_pn:name="LIB_LCD_INTESC_REVC_map.ncd"/>
      <outfile xil_pn:name="LIB_LCD_INTESC_REVC_map.ngm"/>
      <outfile xil_pn:name="LIB_LCD_INTESC_REVC_map.xrpt"/>
      <outfile xil_pn:name="LIB_LCD_INTESC_REVC_summary.xml"/>
      <outfile xil_pn:name="LIB_LCD_INTESC_REVC_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1554526572" xil_pn:in_ck="8565075700472408687" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="4891759239423368658" xil_pn:start_ts="1554526545">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LIB_LCD_INTESC_REVC.ncd"/>
      <outfile xil_pn:name="LIB_LCD_INTESC_REVC.pad"/>
      <outfile xil_pn:name="LIB_LCD_INTESC_REVC.par"/>
      <outfile xil_pn:name="LIB_LCD_INTESC_REVC.ptwx"/>
      <outfile xil_pn:name="LIB_LCD_INTESC_REVC.unroutes"/>
      <outfile xil_pn:name="LIB_LCD_INTESC_REVC.xpi"/>
      <outfile xil_pn:name="LIB_LCD_INTESC_REVC_pad.csv"/>
      <outfile xil_pn:name="LIB_LCD_INTESC_REVC_pad.txt"/>
      <outfile xil_pn:name="LIB_LCD_INTESC_REVC_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1554526588" xil_pn:in_ck="-5864285825212275904" xil_pn:name="TRANEXT_bitFile_spartan3a" xil_pn:prop_ck="1406129783654645690" xil_pn:start_ts="1554526572">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LIB_LCD_INTESC_REVC.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lib_lcd_intesc_revc.bgn"/>
      <outfile xil_pn:name="lib_lcd_intesc_revc.bin"/>
      <outfile xil_pn:name="lib_lcd_intesc_revc.bit"/>
      <outfile xil_pn:name="lib_lcd_intesc_revc.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1554526572" xil_pn:in_ck="-3704944724725365422" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1554526565">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LIB_LCD_INTESC_REVC.twr"/>
      <outfile xil_pn:name="LIB_LCD_INTESC_REVC.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
