# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../I2S.srcs/sources_1/bd/SystemClock/ipshared/4fba" --include "../../../../../I2S.srcs/sources_1/bd/StreamWriter/ipshared/8713/hdl" --include "C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"I2S_TB_time_impl.v" \

sv xil_defaultlib  --include "../../../../../I2S.srcs/sources_1/bd/SystemClock/ipshared/4fba" --include "../../../../../I2S.srcs/sources_1/bd/StreamWriter/ipshared/8713/hdl" --include "C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../../I2S.srcs/sources_1/new/I2S_TB.sv" \

# Do not sort compile order
nosort
