<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Freescale&#39;s Kinetis KLx3 Peripheral Drivers: SIM ADC0 trigger selection</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script src="http://www.mathjax.org/mathjax/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Freescale&#39;s Kinetis KLx3 Peripheral Drivers
   &#160;<span id="projectnumber">EAR1.0</span>
   </div>
   <div id="projectbrief">Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>	
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">SIM ADC0 trigger selection<div class="ingroups"><a class="el" href="group__sim__drv.html">SIM Driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga1e1f5221bf0f6caa5dd6b636a12dee82"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1e1f5221bf0f6caa5dd6b636a12dee82"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__adc0trgsel.html#ga1e1f5221bf0f6caa5dd6b636a12dee82">SIM_TPM1_TRG_ADC0_AB</a></td></tr>
<tr class="memdesc:ga1e1f5221bf0f6caa5dd6b636a12dee82"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPM1 CH0 triggers SoC of ADC0 A and TPM1 CH1 triggers SoC of ADC0 B. <br/></td></tr>
<tr class="separator:ga1e1f5221bf0f6caa5dd6b636a12dee82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf621abe8679cbe5b61117fb42574636"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadf621abe8679cbe5b61117fb42574636"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__adc0trgsel.html#gadf621abe8679cbe5b61117fb42574636">SIM_EXTIN_TRG_ADC0_A</a></td></tr>
<tr class="memdesc:gadf621abe8679cbe5b61117fb42574636"><td class="mdescLeft">&#160;</td><td class="mdescRight">External pin input triggers SoC of ADC0 A. <br/></td></tr>
<tr class="separator:gadf621abe8679cbe5b61117fb42574636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe8ad37c1b10aec9bee61b833d5c9946"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabe8ad37c1b10aec9bee61b833d5c9946"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__adc0trgsel.html#gabe8ad37c1b10aec9bee61b833d5c9946">SIM_EXTIN_TRG_ADC0_B</a></td></tr>
<tr class="memdesc:gabe8ad37c1b10aec9bee61b833d5c9946"><td class="mdescLeft">&#160;</td><td class="mdescRight">External pin input triggers SoC of ADC0 B. <br/></td></tr>
<tr class="separator:gabe8ad37c1b10aec9bee61b833d5c9946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc2daf553263ccd4d221d356872c233a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacc2daf553263ccd4d221d356872c233a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__adc0trgsel.html#gacc2daf553263ccd4d221d356872c233a">SIM_HSCMP0_TRG_ADC0_A</a></td></tr>
<tr class="memdesc:gacc2daf553263ccd4d221d356872c233a"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSCMP0 output triggers SoC of ADC0 A. <br/></td></tr>
<tr class="separator:gacc2daf553263ccd4d221d356872c233a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9ce62d153ea9776e3d2a61876eebf0e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab9ce62d153ea9776e3d2a61876eebf0e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__adc0trgsel.html#gab9ce62d153ea9776e3d2a61876eebf0e">SIM_HSCMP0_TRG_ADC0_B</a></td></tr>
<tr class="memdesc:gab9ce62d153ea9776e3d2a61876eebf0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSCMP0 output triggers SoC of ADC0 B. <br/></td></tr>
<tr class="separator:gab9ce62d153ea9776e3d2a61876eebf0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e42307ce4914b72d499306a052df7e9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7e42307ce4914b72d499306a052df7e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__adc0trgsel.html#ga7e42307ce4914b72d499306a052df7e9">SIM_PIT0_TRG_ADC0_A</a></td></tr>
<tr class="memdesc:ga7e42307ce4914b72d499306a052df7e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">PIT0 CH0 triggers SoC of ADC0 A. <br/></td></tr>
<tr class="separator:ga7e42307ce4914b72d499306a052df7e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a0493f809361d67a1bcfd4e7440bc73"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9a0493f809361d67a1bcfd4e7440bc73"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__adc0trgsel.html#ga9a0493f809361d67a1bcfd4e7440bc73">SIM_PIT0_TRG_ADC0_B</a></td></tr>
<tr class="memdesc:ga9a0493f809361d67a1bcfd4e7440bc73"><td class="mdescLeft">&#160;</td><td class="mdescRight">PIT0 CH0 triggers SoC of ADC0 B. <br/></td></tr>
<tr class="separator:ga9a0493f809361d67a1bcfd4e7440bc73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf5f217a9855430418627351fd2321da"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacf5f217a9855430418627351fd2321da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__adc0trgsel.html#gacf5f217a9855430418627351fd2321da">SIM_PIT1_TRG_ADC0_A</a></td></tr>
<tr class="memdesc:gacf5f217a9855430418627351fd2321da"><td class="mdescLeft">&#160;</td><td class="mdescRight">PIT0 CH0 triggers SoC of ADC0 A. <br/></td></tr>
<tr class="separator:gacf5f217a9855430418627351fd2321da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fbec731082e47914310787f7a7cad5e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8fbec731082e47914310787f7a7cad5e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__adc0trgsel.html#ga8fbec731082e47914310787f7a7cad5e">SIM_PIT1_TRG_ADC0_B</a></td></tr>
<tr class="memdesc:ga8fbec731082e47914310787f7a7cad5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">PIT0 CH0 triggers SoC of ADC0 B. <br/></td></tr>
<tr class="separator:ga8fbec731082e47914310787f7a7cad5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18707700aba752ed81ca5ae4c71133ba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga18707700aba752ed81ca5ae4c71133ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__adc0trgsel.html#ga18707700aba752ed81ca5ae4c71133ba">SIM_TPM0_TRG_ADC0_A</a></td></tr>
<tr class="memdesc:ga18707700aba752ed81ca5ae4c71133ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPM0 overflow triggers SoC of ADC0 A. <br/></td></tr>
<tr class="separator:ga18707700aba752ed81ca5ae4c71133ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga045a0f4ef833eb5ed9703d168a0fe9e8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga045a0f4ef833eb5ed9703d168a0fe9e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__adc0trgsel.html#ga045a0f4ef833eb5ed9703d168a0fe9e8">SIM_TPM0_TRG_ADC0_B</a></td></tr>
<tr class="memdesc:ga045a0f4ef833eb5ed9703d168a0fe9e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPM0 overflow triggers SoC of ADC0 B. <br/></td></tr>
<tr class="separator:ga045a0f4ef833eb5ed9703d168a0fe9e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2cce15079ef6f018aee240f60f91b7b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa2cce15079ef6f018aee240f60f91b7b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__adc0trgsel.html#gaa2cce15079ef6f018aee240f60f91b7b">SIM_TPM1_TRG_ADC0_A</a></td></tr>
<tr class="memdesc:gaa2cce15079ef6f018aee240f60f91b7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPM1 overflow triggers SoC of ADC0 A. <br/></td></tr>
<tr class="separator:gaa2cce15079ef6f018aee240f60f91b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8f98ca7a5c8cd340b00465a4c3f8f48"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad8f98ca7a5c8cd340b00465a4c3f8f48"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__adc0trgsel.html#gad8f98ca7a5c8cd340b00465a4c3f8f48">SIM_TPM1_TRG_ADC0_B</a></td></tr>
<tr class="memdesc:gad8f98ca7a5c8cd340b00465a4c3f8f48"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPM1 overflow triggers SoC of ADC0 B. <br/></td></tr>
<tr class="separator:gad8f98ca7a5c8cd340b00465a4c3f8f48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36093a3889860afeee6ed12fd1491781"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga36093a3889860afeee6ed12fd1491781"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__adc0trgsel.html#ga36093a3889860afeee6ed12fd1491781">SIM_TPM2_TRG_ADC0_A</a></td></tr>
<tr class="memdesc:ga36093a3889860afeee6ed12fd1491781"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPM2 overflow triggers SoC of ADC0 A. <br/></td></tr>
<tr class="separator:ga36093a3889860afeee6ed12fd1491781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95c5959b53c63e4e0b24468c84a4d838"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga95c5959b53c63e4e0b24468c84a4d838"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__adc0trgsel.html#ga95c5959b53c63e4e0b24468c84a4d838">SIM_TPM2_TRG_ADC0_B</a></td></tr>
<tr class="memdesc:ga95c5959b53c63e4e0b24468c84a4d838"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPM2 overflow triggers SoC of ADC0 B. <br/></td></tr>
<tr class="separator:ga95c5959b53c63e4e0b24468c84a4d838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc0836c12c6702d6ae3f9d32dc903b93"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabc0836c12c6702d6ae3f9d32dc903b93"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__adc0trgsel.html#gabc0836c12c6702d6ae3f9d32dc903b93">SIM_RTCALARM_TRG_ADC0_A</a></td></tr>
<tr class="memdesc:gabc0836c12c6702d6ae3f9d32dc903b93"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC alarm triggers SoC of ADC0 A. <br/></td></tr>
<tr class="separator:gabc0836c12c6702d6ae3f9d32dc903b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57b49ed91c32d20c8f0d8bf1ffc0d28f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga57b49ed91c32d20c8f0d8bf1ffc0d28f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__adc0trgsel.html#ga57b49ed91c32d20c8f0d8bf1ffc0d28f">SIM_RTCALARM_TRG_ADC0_B</a></td></tr>
<tr class="memdesc:ga57b49ed91c32d20c8f0d8bf1ffc0d28f"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC alarm triggers SoC of ADC0 B. <br/></td></tr>
<tr class="separator:ga57b49ed91c32d20c8f0d8bf1ffc0d28f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81a6a9089cc4210c5e939fafaa170d9f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga81a6a9089cc4210c5e939fafaa170d9f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__adc0trgsel.html#ga81a6a9089cc4210c5e939fafaa170d9f">SIM_RTCSEC_TRG_ADC0_A</a></td></tr>
<tr class="memdesc:ga81a6a9089cc4210c5e939fafaa170d9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC second triggers SoC of ADC0 A. <br/></td></tr>
<tr class="separator:ga81a6a9089cc4210c5e939fafaa170d9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga456f17ea4e9dbeafd427f7c7a678bab7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga456f17ea4e9dbeafd427f7c7a678bab7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__adc0trgsel.html#ga456f17ea4e9dbeafd427f7c7a678bab7">SIM_RTCSEC_TRG_ADC0_B</a></td></tr>
<tr class="memdesc:ga456f17ea4e9dbeafd427f7c7a678bab7"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC second triggers SoC of ADC0 B. <br/></td></tr>
<tr class="separator:ga456f17ea4e9dbeafd427f7c7a678bab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga910d499f3c01f7129bea3ab23d3e2d65"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga910d499f3c01f7129bea3ab23d3e2d65"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__adc0trgsel.html#ga910d499f3c01f7129bea3ab23d3e2d65">SIM_LPTMR0_TRG_ADC0_A</a></td></tr>
<tr class="memdesc:ga910d499f3c01f7129bea3ab23d3e2d65"><td class="mdescLeft">&#160;</td><td class="mdescRight">LPTMR0 triggers SoC of ADC0 A. <br/></td></tr>
<tr class="separator:ga910d499f3c01f7129bea3ab23d3e2d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb6d54a0421aec01cebc13f121a21ffc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabb6d54a0421aec01cebc13f121a21ffc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__adc0trgsel.html#gabb6d54a0421aec01cebc13f121a21ffc">SIM_LPTMR0_TRG_ADC0_B</a></td></tr>
<tr class="memdesc:gabb6d54a0421aec01cebc13f121a21ffc"><td class="mdescLeft">&#160;</td><td class="mdescRight">LPTMR0 triggers SoC of ADC0 B. <br/></td></tr>
<tr class="separator:gabb6d54a0421aec01cebc13f121a21ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>SIM ADC0 start of conversion trigger selection macros used by <a class="el" href="group__sim__module__to__module.html#ga59b610cd7623999de4fb69b9c2751648" title="Macro sets ADC0 start of conversion trigger.">SIM_ADC0TrgSel()</a> function </p>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu May 15 2014 11:23:43 for Freescale's Kinetis KLx3 Peripheral Drivers by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.3
</small></address>
</body>
</html>
