strict digraph "" {
	node [label="\N"];
	"1137:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fd7734d5050>",
		def_var="['we_clock_divider_hi']",
		fillcolor=deepskyblue,
		label="1137:AS
we_clock_divider_hi = we_clock_divider_low & reset_mode;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['we_clock_divider_low', 'reset_mode']"];
}
