// Seed: 1901377232
module module_0 (
    output tri0  id_0,
    output tri1  id_1,
    output uwire id_2
);
  wire id_4;
  always @(negedge 1);
  assign module_1.type_10 = 0;
endmodule
module module_0 (
    output tri1 id_0,
    input wand id_1,
    output tri id_2,
    input uwire id_3,
    input supply0 id_4,
    input tri0 id_5,
    output supply0 id_6,
    output tri1 id_7,
    output wire id_8,
    input wand module_1,
    input supply0 id_10,
    output uwire id_11,
    output uwire id_12,
    input uwire id_13,
    input wire id_14,
    input uwire id_15,
    output uwire id_16
);
  assign id_16 = id_13;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_16
  );
endmodule
