

================================================================
== Vitis HLS Report for 'dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop'
================================================================
* Date:           Thu Sep 22 16:03:28 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        dct_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.590 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       70|       70|  0.700 us|  0.700 us|   70|   70|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Col_DCT_Loop_DCT_Outer_Loop  |       68|       68|         6|          1|          1|    64|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.41>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 9 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 10 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten39 = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten39"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i_1"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %k"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3.preheader"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = load i4 %i_1" [source/dct.c:17]   --->   Operation 16 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten39_load = load i7 %indvar_flatten39" [source/dct.c:43]   --->   Operation 17 'load' 'indvar_flatten39_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i4 %i" [source/dct.c:17]   --->   Operation 18 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_21_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln17, i3 0" [source/dct.c:17]   --->   Operation 19 'bitconcatenate' 'tmp_21_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.81ns)   --->   "%icmp_ln43 = icmp_eq  i7 %indvar_flatten39_load, i7 64" [source/dct.c:43]   --->   Operation 21 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.77ns)   --->   "%add_ln43_1 = add i7 %indvar_flatten39_load, i7 1" [source/dct.c:43]   --->   Operation 22 'add' 'add_ln43_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %dct_1d.exit34.i, void %.preheader.preheader.preheader.exitStub" [source/dct.c:43]   --->   Operation 23 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%k_load = load i4 %k" [source/dct.c:13]   --->   Operation 24 'load' 'k_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%add_ln43 = add i4 %i, i4 1" [source/dct.c:43]   --->   Operation 25 'add' 'add_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.72ns)   --->   "%icmp_ln13 = icmp_eq  i4 %k_load, i4 8" [source/dct.c:13]   --->   Operation 26 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln43)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.39ns)   --->   "%select_ln43 = select i1 %icmp_ln13, i4 0, i4 %k_load" [source/dct.c:43]   --->   Operation 27 'select' 'select_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln17_2 = trunc i4 %add_ln43" [source/dct.c:17]   --->   Operation 28 'trunc' 'trunc_ln17_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_29_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln17_2, i3 0" [source/dct.c:17]   --->   Operation 29 'bitconcatenate' 'tmp_29_cast' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.39ns)   --->   "%select_ln43_1 = select i1 %icmp_ln13, i4 %add_ln43, i4 %i" [source/dct.c:43]   --->   Operation 30 'select' 'select_ln43_1' <Predicate = (!icmp_ln43)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i4 %select_ln43_1" [source/dct.c:19]   --->   Operation 31 'trunc' 'trunc_ln19' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_37_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln19, i3 0" [source/dct.c:43]   --->   Operation 32 'bitconcatenate' 'tmp_37_cast' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%select_ln43_2 = select i1 %icmp_ln13, i6 %tmp_29_cast, i6 %tmp_21_cast" [source/dct.c:43]   --->   Operation 33 'select' 'select_ln43_2' <Predicate = (!icmp_ln43)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i6 %select_ln43_2" [source/dct.c:43]   --->   Operation 34 'zext' 'zext_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%col_inbuf_addr = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln43" [source/dct.c:17]   --->   Operation 35 'getelementptr' 'col_inbuf_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.23ns)   --->   "%col_inbuf_load = load i6 %col_inbuf_addr" [source/dct.c:43]   --->   Operation 36 'load' 'col_inbuf_load' <Predicate = (!icmp_ln43)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i4 %add_ln43" [source/dct.c:43]   --->   Operation 37 'trunc' 'trunc_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln43, i3 0" [source/dct.c:43]   --->   Operation 38 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln43_1 = trunc i4 %i" [source/dct.c:43]   --->   Operation 39 'trunc' 'trunc_ln43_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln43_1, i3 0" [source/dct.c:43]   --->   Operation 40 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%select_ln43_10 = select i1 %icmp_ln13, i6 %tmp, i6 %tmp_14" [source/dct.c:43]   --->   Operation 41 'select' 'select_ln43_10' <Predicate = (!icmp_ln43)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%or_ln43 = or i6 %select_ln43_10, i6 1" [source/dct.c:43]   --->   Operation 42 'or' 'or_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i6 %or_ln43" [source/dct.c:17]   --->   Operation 43 'zext' 'zext_ln17' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%col_inbuf_addr_1 = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln17" [source/dct.c:17]   --->   Operation 44 'getelementptr' 'col_inbuf_addr_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (1.23ns)   --->   "%col_inbuf_load_1 = load i6 %col_inbuf_addr_1" [source/dct.c:43]   --->   Operation 45 'load' 'col_inbuf_load_1' <Predicate = (!icmp_ln43)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln43_2 = trunc i4 %add_ln43" [source/dct.c:43]   --->   Operation 46 'trunc' 'trunc_ln43_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln43_2, i3 0" [source/dct.c:43]   --->   Operation 47 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln43_3 = trunc i4 %i" [source/dct.c:43]   --->   Operation 48 'trunc' 'trunc_ln43_3' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln43_3, i3 0" [source/dct.c:43]   --->   Operation 49 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%select_ln43_11 = select i1 %icmp_ln13, i6 %tmp_15, i6 %tmp_16" [source/dct.c:43]   --->   Operation 50 'select' 'select_ln43_11' <Predicate = (!icmp_ln43)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%or_ln43_1 = or i6 %select_ln43_11, i6 2" [source/dct.c:43]   --->   Operation 51 'or' 'or_ln43_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln17_7 = zext i6 %or_ln43_1" [source/dct.c:17]   --->   Operation 52 'zext' 'zext_ln17_7' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%col_inbuf_addr_2 = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln17_7" [source/dct.c:17]   --->   Operation 53 'getelementptr' 'col_inbuf_addr_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (1.23ns)   --->   "%col_inbuf_load_2 = load i6 %col_inbuf_addr_2" [source/dct.c:43]   --->   Operation 54 'load' 'col_inbuf_load_2' <Predicate = (!icmp_ln43)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln43_4 = trunc i4 %add_ln43" [source/dct.c:43]   --->   Operation 55 'trunc' 'trunc_ln43_4' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln43_4, i3 0" [source/dct.c:43]   --->   Operation 56 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln43_5 = trunc i4 %i" [source/dct.c:43]   --->   Operation 57 'trunc' 'trunc_ln43_5' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln43_5, i3 0" [source/dct.c:43]   --->   Operation 58 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.38ns)   --->   "%select_ln43_12 = select i1 %icmp_ln13, i6 %tmp_17, i6 %tmp_18" [source/dct.c:43]   --->   Operation 59 'select' 'select_ln43_12' <Predicate = (!icmp_ln43)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%or_ln43_2 = or i6 %select_ln43_12, i6 3" [source/dct.c:43]   --->   Operation 60 'or' 'or_ln43_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln17_8 = zext i6 %or_ln43_2" [source/dct.c:17]   --->   Operation 61 'zext' 'zext_ln17_8' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%col_inbuf_addr_3 = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln17_8" [source/dct.c:17]   --->   Operation 62 'getelementptr' 'col_inbuf_addr_3' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 63 [2/2] (1.23ns)   --->   "%col_inbuf_load_3 = load i6 %col_inbuf_addr_3" [source/dct.c:43]   --->   Operation 63 'load' 'col_inbuf_load_3' <Predicate = (!icmp_ln43)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln43_6 = trunc i4 %add_ln43" [source/dct.c:43]   --->   Operation 64 'trunc' 'trunc_ln43_6' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln43_6, i3 0" [source/dct.c:43]   --->   Operation 65 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln43_7 = trunc i4 %i" [source/dct.c:43]   --->   Operation 66 'trunc' 'trunc_ln43_7' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln43_7, i3 0" [source/dct.c:43]   --->   Operation 67 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.38ns)   --->   "%select_ln43_13 = select i1 %icmp_ln13, i6 %tmp_19, i6 %tmp_20" [source/dct.c:43]   --->   Operation 68 'select' 'select_ln43_13' <Predicate = (!icmp_ln43)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%or_ln43_3 = or i6 %select_ln43_13, i6 4" [source/dct.c:43]   --->   Operation 69 'or' 'or_ln43_3' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln17_9 = zext i6 %or_ln43_3" [source/dct.c:17]   --->   Operation 70 'zext' 'zext_ln17_9' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%col_inbuf_addr_4 = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln17_9" [source/dct.c:17]   --->   Operation 71 'getelementptr' 'col_inbuf_addr_4' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 72 [2/2] (1.23ns)   --->   "%col_inbuf_load_4 = load i6 %col_inbuf_addr_4" [source/dct.c:43]   --->   Operation 72 'load' 'col_inbuf_load_4' <Predicate = (!icmp_ln43)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln43_8 = trunc i4 %add_ln43" [source/dct.c:43]   --->   Operation 73 'trunc' 'trunc_ln43_8' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln43_8, i3 0" [source/dct.c:43]   --->   Operation 74 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln43_9 = trunc i4 %i" [source/dct.c:43]   --->   Operation 75 'trunc' 'trunc_ln43_9' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln43_9, i3 0" [source/dct.c:43]   --->   Operation 76 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.38ns)   --->   "%select_ln43_14 = select i1 %icmp_ln13, i6 %tmp_21, i6 %tmp_22" [source/dct.c:43]   --->   Operation 77 'select' 'select_ln43_14' <Predicate = (!icmp_ln43)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%or_ln43_4 = or i6 %select_ln43_14, i6 5" [source/dct.c:43]   --->   Operation 78 'or' 'or_ln43_4' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln17_10 = zext i6 %or_ln43_4" [source/dct.c:17]   --->   Operation 79 'zext' 'zext_ln17_10' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%col_inbuf_addr_5 = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln17_10" [source/dct.c:17]   --->   Operation 80 'getelementptr' 'col_inbuf_addr_5' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 81 [2/2] (1.23ns)   --->   "%col_inbuf_load_5 = load i6 %col_inbuf_addr_5" [source/dct.c:43]   --->   Operation 81 'load' 'col_inbuf_load_5' <Predicate = (!icmp_ln43)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln43_10 = trunc i4 %add_ln43" [source/dct.c:43]   --->   Operation 82 'trunc' 'trunc_ln43_10' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln43_10, i3 0" [source/dct.c:43]   --->   Operation 83 'bitconcatenate' 'tmp_23' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln43_11 = trunc i4 %i" [source/dct.c:43]   --->   Operation 84 'trunc' 'trunc_ln43_11' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln43_11, i3 0" [source/dct.c:43]   --->   Operation 85 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.38ns)   --->   "%select_ln43_15 = select i1 %icmp_ln13, i6 %tmp_23, i6 %tmp_24" [source/dct.c:43]   --->   Operation 86 'select' 'select_ln43_15' <Predicate = (!icmp_ln43)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%or_ln43_5 = or i6 %select_ln43_15, i6 6" [source/dct.c:43]   --->   Operation 87 'or' 'or_ln43_5' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln17_11 = zext i6 %or_ln43_5" [source/dct.c:17]   --->   Operation 88 'zext' 'zext_ln17_11' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%col_inbuf_addr_6 = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln17_11" [source/dct.c:17]   --->   Operation 89 'getelementptr' 'col_inbuf_addr_6' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 90 [2/2] (1.23ns)   --->   "%col_inbuf_load_6 = load i6 %col_inbuf_addr_6" [source/dct.c:43]   --->   Operation 90 'load' 'col_inbuf_load_6' <Predicate = (!icmp_ln43)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln43_12 = trunc i4 %add_ln43" [source/dct.c:43]   --->   Operation 91 'trunc' 'trunc_ln43_12' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln43_12, i3 0" [source/dct.c:43]   --->   Operation 92 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln43_13 = trunc i4 %i" [source/dct.c:43]   --->   Operation 93 'trunc' 'trunc_ln43_13' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln43_13, i3 0" [source/dct.c:43]   --->   Operation 94 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.38ns)   --->   "%select_ln43_16 = select i1 %icmp_ln13, i6 %tmp_25, i6 %tmp_26" [source/dct.c:43]   --->   Operation 95 'select' 'select_ln43_16' <Predicate = (!icmp_ln43)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%or_ln43_6 = or i6 %select_ln43_16, i6 7" [source/dct.c:43]   --->   Operation 96 'or' 'or_ln43_6' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln17_12 = zext i6 %or_ln43_6" [source/dct.c:17]   --->   Operation 97 'zext' 'zext_ln17_12' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%col_inbuf_addr_7 = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln17_12" [source/dct.c:17]   --->   Operation 98 'getelementptr' 'col_inbuf_addr_7' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 99 [2/2] (1.23ns)   --->   "%col_inbuf_load_7 = load i6 %col_inbuf_addr_7" [source/dct.c:43]   --->   Operation 99 'load' 'col_inbuf_load_7' <Predicate = (!icmp_ln43)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%k_1_cast = zext i4 %select_ln43" [source/dct.c:43]   --->   Operation 100 'zext' 'k_1_cast' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i4 %select_ln43" [source/dct.c:19]   --->   Operation 101 'zext' 'zext_ln19' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.78ns)   --->   "%add_ln19 = add i6 %tmp_37_cast, i6 %zext_ln19" [source/dct.c:19]   --->   Operation 102 'add' 'add_ln19' <Predicate = (!icmp_ln43)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%dct_coeff_table_0_addr = getelementptr i14 %dct_coeff_table_0, i64 0, i64 %k_1_cast" [source/dct.c:16]   --->   Operation 103 'getelementptr' 'dct_coeff_table_0_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 104 [2/2] (0.67ns)   --->   "%dct_coeff_table_0_load = load i3 %dct_coeff_table_0_addr" [source/dct.c:16]   --->   Operation 104 'load' 'dct_coeff_table_0_load' <Predicate = (!icmp_ln43)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 8> <ROM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%dct_coeff_table_1_addr = getelementptr i15 %dct_coeff_table_1, i64 0, i64 %k_1_cast" [source/dct.c:16]   --->   Operation 105 'getelementptr' 'dct_coeff_table_1_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 106 [2/2] (0.67ns)   --->   "%dct_coeff_table_1_load = load i3 %dct_coeff_table_1_addr" [source/dct.c:16]   --->   Operation 106 'load' 'dct_coeff_table_1_load' <Predicate = (!icmp_ln43)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%dct_coeff_table_2_addr = getelementptr i15 %dct_coeff_table_2, i64 0, i64 %k_1_cast" [source/dct.c:16]   --->   Operation 107 'getelementptr' 'dct_coeff_table_2_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 108 [2/2] (0.67ns)   --->   "%dct_coeff_table_2_load = load i3 %dct_coeff_table_2_addr" [source/dct.c:16]   --->   Operation 108 'load' 'dct_coeff_table_2_load' <Predicate = (!icmp_ln43)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%dct_coeff_table_3_addr = getelementptr i15 %dct_coeff_table_3, i64 0, i64 %k_1_cast" [source/dct.c:16]   --->   Operation 109 'getelementptr' 'dct_coeff_table_3_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 110 [2/2] (0.67ns)   --->   "%dct_coeff_table_3_load = load i3 %dct_coeff_table_3_addr" [source/dct.c:16]   --->   Operation 110 'load' 'dct_coeff_table_3_load' <Predicate = (!icmp_ln43)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%dct_coeff_table_4_addr = getelementptr i15 %dct_coeff_table_4, i64 0, i64 %k_1_cast" [source/dct.c:16]   --->   Operation 111 'getelementptr' 'dct_coeff_table_4_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 112 [2/2] (0.67ns)   --->   "%dct_coeff_table_4_load = load i3 %dct_coeff_table_4_addr" [source/dct.c:16]   --->   Operation 112 'load' 'dct_coeff_table_4_load' <Predicate = (!icmp_ln43)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%dct_coeff_table_5_addr = getelementptr i15 %dct_coeff_table_5, i64 0, i64 %k_1_cast" [source/dct.c:16]   --->   Operation 113 'getelementptr' 'dct_coeff_table_5_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 114 [2/2] (0.67ns)   --->   "%dct_coeff_table_5_load = load i3 %dct_coeff_table_5_addr" [source/dct.c:16]   --->   Operation 114 'load' 'dct_coeff_table_5_load' <Predicate = (!icmp_ln43)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%dct_coeff_table_6_addr = getelementptr i15 %dct_coeff_table_6, i64 0, i64 %k_1_cast" [source/dct.c:16]   --->   Operation 115 'getelementptr' 'dct_coeff_table_6_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 116 [2/2] (0.67ns)   --->   "%dct_coeff_table_6_load = load i3 %dct_coeff_table_6_addr" [source/dct.c:16]   --->   Operation 116 'load' 'dct_coeff_table_6_load' <Predicate = (!icmp_ln43)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%dct_coeff_table_7_addr = getelementptr i15 %dct_coeff_table_7, i64 0, i64 %k_1_cast" [source/dct.c:16]   --->   Operation 117 'getelementptr' 'dct_coeff_table_7_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 118 [2/2] (0.67ns)   --->   "%dct_coeff_table_7_load = load i3 %dct_coeff_table_7_addr" [source/dct.c:16]   --->   Operation 118 'load' 'dct_coeff_table_7_load' <Predicate = (!icmp_ln43)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 119 [1/1] (0.79ns)   --->   "%add_ln13 = add i4 %select_ln43, i4 1" [source/dct.c:13]   --->   Operation 119 'add' 'add_ln13' <Predicate = (!icmp_ln43)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.42ns)   --->   "%store_ln43 = store i7 %add_ln43_1, i7 %indvar_flatten39" [source/dct.c:43]   --->   Operation 120 'store' 'store_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.42>
ST_1 : Operation 121 [1/1] (0.42ns)   --->   "%store_ln43 = store i4 %select_ln43_1, i4 %i_1" [source/dct.c:43]   --->   Operation 121 'store' 'store_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.42>
ST_1 : Operation 122 [1/1] (0.42ns)   --->   "%store_ln13 = store i4 %add_ln13, i4 %k" [source/dct.c:13]   --->   Operation 122 'store' 'store_ln13' <Predicate = (!icmp_ln43)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.23>
ST_2 : Operation 123 [1/2] (1.23ns)   --->   "%col_inbuf_load = load i6 %col_inbuf_addr" [source/dct.c:43]   --->   Operation 123 'load' 'col_inbuf_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 124 [1/2] (1.23ns)   --->   "%col_inbuf_load_1 = load i6 %col_inbuf_addr_1" [source/dct.c:43]   --->   Operation 124 'load' 'col_inbuf_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln43_1 = sext i16 %col_inbuf_load_1" [source/dct.c:43]   --->   Operation 125 'sext' 'sext_ln43_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/2] (1.23ns)   --->   "%col_inbuf_load_2 = load i6 %col_inbuf_addr_2" [source/dct.c:43]   --->   Operation 126 'load' 'col_inbuf_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln43_2 = sext i16 %col_inbuf_load_2" [source/dct.c:43]   --->   Operation 127 'sext' 'sext_ln43_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/2] (1.23ns)   --->   "%col_inbuf_load_3 = load i6 %col_inbuf_addr_3" [source/dct.c:43]   --->   Operation 128 'load' 'col_inbuf_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 129 [1/2] (1.23ns)   --->   "%col_inbuf_load_4 = load i6 %col_inbuf_addr_4" [source/dct.c:43]   --->   Operation 129 'load' 'col_inbuf_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln43_4 = sext i16 %col_inbuf_load_4" [source/dct.c:43]   --->   Operation 130 'sext' 'sext_ln43_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/2] (1.23ns)   --->   "%col_inbuf_load_5 = load i6 %col_inbuf_addr_5" [source/dct.c:43]   --->   Operation 131 'load' 'col_inbuf_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 132 [1/2] (1.23ns)   --->   "%col_inbuf_load_6 = load i6 %col_inbuf_addr_6" [source/dct.c:43]   --->   Operation 132 'load' 'col_inbuf_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 133 [1/2] (1.23ns)   --->   "%col_inbuf_load_7 = load i6 %col_inbuf_addr_7" [source/dct.c:43]   --->   Operation 133 'load' 'col_inbuf_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln43_7 = sext i16 %col_inbuf_load_7" [source/dct.c:43]   --->   Operation 134 'sext' 'sext_ln43_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/2] (0.67ns)   --->   "%dct_coeff_table_0_load = load i3 %dct_coeff_table_0_addr" [source/dct.c:16]   --->   Operation 135 'load' 'dct_coeff_table_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 8> <ROM>
ST_2 : Operation 136 [1/2] (0.67ns)   --->   "%dct_coeff_table_1_load = load i3 %dct_coeff_table_1_addr" [source/dct.c:16]   --->   Operation 136 'load' 'dct_coeff_table_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln16 = sext i15 %dct_coeff_table_1_load" [source/dct.c:16]   --->   Operation 137 'sext' 'sext_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln16_7 = mul i29 %sext_ln43_1, i29 %sext_ln16" [source/dct.c:16]   --->   Operation 138 'mul' 'mul_ln16_7' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 139 [1/2] (0.67ns)   --->   "%dct_coeff_table_2_load = load i3 %dct_coeff_table_2_addr" [source/dct.c:16]   --->   Operation 139 'load' 'dct_coeff_table_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln16_6 = sext i15 %dct_coeff_table_2_load" [source/dct.c:16]   --->   Operation 140 'sext' 'sext_ln16_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln16_8 = mul i29 %sext_ln43_2, i29 %sext_ln16_6" [source/dct.c:16]   --->   Operation 141 'mul' 'mul_ln16_8' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 142 [1/2] (0.67ns)   --->   "%dct_coeff_table_3_load = load i3 %dct_coeff_table_3_addr" [source/dct.c:16]   --->   Operation 142 'load' 'dct_coeff_table_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 143 [1/2] (0.67ns)   --->   "%dct_coeff_table_4_load = load i3 %dct_coeff_table_4_addr" [source/dct.c:16]   --->   Operation 143 'load' 'dct_coeff_table_4_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln16_8 = sext i15 %dct_coeff_table_4_load" [source/dct.c:16]   --->   Operation 144 'sext' 'sext_ln16_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln16_10 = mul i29 %sext_ln43_4, i29 %sext_ln16_8" [source/dct.c:16]   --->   Operation 145 'mul' 'mul_ln16_10' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 146 [1/2] (0.67ns)   --->   "%dct_coeff_table_5_load = load i3 %dct_coeff_table_5_addr" [source/dct.c:16]   --->   Operation 146 'load' 'dct_coeff_table_5_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 147 [1/2] (0.67ns)   --->   "%dct_coeff_table_6_load = load i3 %dct_coeff_table_6_addr" [source/dct.c:16]   --->   Operation 147 'load' 'dct_coeff_table_6_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 148 [1/2] (0.67ns)   --->   "%dct_coeff_table_7_load = load i3 %dct_coeff_table_7_addr" [source/dct.c:16]   --->   Operation 148 'load' 'dct_coeff_table_7_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i15 %dct_coeff_table_7_load" [source/dct.c:19]   --->   Operation 149 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [3/3] (0.99ns) (grouped into DSP with root node add_ln19_13)   --->   "%mul_ln19 = mul i29 %sext_ln43_7, i29 %sext_ln19" [source/dct.c:19]   --->   Operation 150 'mul' 'mul_ln19' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i16 %col_inbuf_load" [source/dct.c:43]   --->   Operation 151 'sext' 'sext_ln43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln43_3 = sext i16 %col_inbuf_load_3" [source/dct.c:43]   --->   Operation 152 'sext' 'sext_ln43_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln43_5 = sext i16 %col_inbuf_load_5" [source/dct.c:43]   --->   Operation 153 'sext' 'sext_ln43_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln43_6 = sext i16 %col_inbuf_load_6" [source/dct.c:43]   --->   Operation 154 'sext' 'sext_ln43_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i14 %dct_coeff_table_0_load" [source/dct.c:16]   --->   Operation 155 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [3/3] (0.99ns) (grouped into DSP with root node add_ln19_9)   --->   "%mul_ln16 = mul i29 %sext_ln43, i29 %zext_ln16" [source/dct.c:16]   --->   Operation 156 'mul' 'mul_ln16' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 157 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln16_7 = mul i29 %sext_ln43_1, i29 %sext_ln16" [source/dct.c:16]   --->   Operation 157 'mul' 'mul_ln16_7' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 158 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln16_8 = mul i29 %sext_ln43_2, i29 %sext_ln16_6" [source/dct.c:16]   --->   Operation 158 'mul' 'mul_ln16_8' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln16_7 = sext i15 %dct_coeff_table_3_load" [source/dct.c:16]   --->   Operation 159 'sext' 'sext_ln16_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [3/3] (0.99ns) (grouped into DSP with root node add_ln19_10)   --->   "%mul_ln16_9 = mul i29 %sext_ln43_3, i29 %sext_ln16_7" [source/dct.c:16]   --->   Operation 160 'mul' 'mul_ln16_9' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 161 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln16_10 = mul i29 %sext_ln43_4, i29 %sext_ln16_8" [source/dct.c:16]   --->   Operation 161 'mul' 'mul_ln16_10' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln16_9 = sext i15 %dct_coeff_table_5_load" [source/dct.c:16]   --->   Operation 162 'sext' 'sext_ln16_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [3/3] (0.99ns) (grouped into DSP with root node add_ln19_12)   --->   "%mul_ln16_11 = mul i29 %sext_ln43_5, i29 %sext_ln16_9" [source/dct.c:16]   --->   Operation 163 'mul' 'mul_ln16_11' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln16_10 = sext i15 %dct_coeff_table_6_load" [source/dct.c:16]   --->   Operation 164 'sext' 'sext_ln16_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [3/3] (0.99ns) (grouped into DSP with root node add_ln19_14)   --->   "%mul_ln16_12 = mul i29 %sext_ln43_6, i29 %sext_ln16_10" [source/dct.c:16]   --->   Operation 165 'mul' 'mul_ln16_12' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 166 [2/3] (0.99ns) (grouped into DSP with root node add_ln19_13)   --->   "%mul_ln19 = mul i29 %sext_ln43_7, i29 %sext_ln19" [source/dct.c:19]   --->   Operation 166 'mul' 'mul_ln19' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.99>
ST_4 : Operation 167 [2/3] (0.99ns) (grouped into DSP with root node add_ln19_9)   --->   "%mul_ln16 = mul i29 %sext_ln43, i29 %zext_ln16" [source/dct.c:16]   --->   Operation 167 'mul' 'mul_ln16' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 168 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln16_7 = mul i29 %sext_ln43_1, i29 %sext_ln16" [source/dct.c:16]   --->   Operation 168 'mul' 'mul_ln16_7' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 169 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln16_8 = mul i29 %sext_ln43_2, i29 %sext_ln16_6" [source/dct.c:16]   --->   Operation 169 'mul' 'mul_ln16_8' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 170 [2/3] (0.99ns) (grouped into DSP with root node add_ln19_10)   --->   "%mul_ln16_9 = mul i29 %sext_ln43_3, i29 %sext_ln16_7" [source/dct.c:16]   --->   Operation 170 'mul' 'mul_ln16_9' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 171 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln16_10 = mul i29 %sext_ln43_4, i29 %sext_ln16_8" [source/dct.c:16]   --->   Operation 171 'mul' 'mul_ln16_10' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 172 [2/3] (0.99ns) (grouped into DSP with root node add_ln19_12)   --->   "%mul_ln16_11 = mul i29 %sext_ln43_5, i29 %sext_ln16_9" [source/dct.c:16]   --->   Operation 172 'mul' 'mul_ln16_11' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 173 [2/3] (0.99ns) (grouped into DSP with root node add_ln19_14)   --->   "%mul_ln16_12 = mul i29 %sext_ln43_6, i29 %sext_ln16_10" [source/dct.c:16]   --->   Operation 173 'mul' 'mul_ln16_12' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 174 [1/3] (0.00ns) (grouped into DSP with root node add_ln19_13)   --->   "%mul_ln19 = mul i29 %sext_ln43_7, i29 %sext_ln19" [source/dct.c:19]   --->   Operation 174 'mul' 'mul_ln19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 175 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln19_13 = add i29 %mul_ln19, i29 4096" [source/dct.c:19]   --->   Operation 175 'add' 'add_ln19_13' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 176 [1/3] (0.00ns) (grouped into DSP with root node add_ln19_9)   --->   "%mul_ln16 = mul i29 %sext_ln43, i29 %zext_ln16" [source/dct.c:16]   --->   Operation 176 'mul' 'mul_ln16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 177 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln16_7 = mul i29 %sext_ln43_1, i29 %sext_ln16" [source/dct.c:16]   --->   Operation 177 'mul' 'mul_ln16_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 178 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln16_8 = mul i29 %sext_ln43_2, i29 %sext_ln16_6" [source/dct.c:16]   --->   Operation 178 'mul' 'mul_ln16_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 179 [1/3] (0.00ns) (grouped into DSP with root node add_ln19_10)   --->   "%mul_ln16_9 = mul i29 %sext_ln43_3, i29 %sext_ln16_7" [source/dct.c:16]   --->   Operation 179 'mul' 'mul_ln16_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 180 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln16_10 = mul i29 %sext_ln43_4, i29 %sext_ln16_8" [source/dct.c:16]   --->   Operation 180 'mul' 'mul_ln16_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 181 [1/3] (0.00ns) (grouped into DSP with root node add_ln19_12)   --->   "%mul_ln16_11 = mul i29 %sext_ln43_5, i29 %sext_ln16_9" [source/dct.c:16]   --->   Operation 181 'mul' 'mul_ln16_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 182 [1/3] (0.00ns) (grouped into DSP with root node add_ln19_14)   --->   "%mul_ln16_12 = mul i29 %sext_ln43_6, i29 %sext_ln16_10" [source/dct.c:16]   --->   Operation 182 'mul' 'mul_ln16_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 183 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln19_9 = add i29 %mul_ln16_7, i29 %mul_ln16" [source/dct.c:19]   --->   Operation 183 'add' 'add_ln19_9' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 184 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln19_10 = add i29 %mul_ln16_8, i29 %mul_ln16_9" [source/dct.c:19]   --->   Operation 184 'add' 'add_ln19_10' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 185 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln19_12 = add i29 %mul_ln16_10, i29 %mul_ln16_11" [source/dct.c:19]   --->   Operation 185 'add' 'add_ln19_12' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 186 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln19_13 = add i29 %mul_ln19, i29 4096" [source/dct.c:19]   --->   Operation 186 'add' 'add_ln19_13' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 187 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln19_14 = add i29 %add_ln19_13, i29 %mul_ln16_12" [source/dct.c:19]   --->   Operation 187 'add' 'add_ln19_14' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 204 'ret' 'ret_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.59>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Col_DCT_Loop_DCT_Outer_Loop_str"   --->   Operation 188 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 189 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 190 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln19_2 = zext i6 %add_ln19" [source/dct.c:19]   --->   Operation 191 'zext' 'zext_ln19_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%col_outbuf_addr = getelementptr i16 %col_outbuf, i64 0, i64 %zext_ln19_2" [source/dct.c:19]   --->   Operation 192 'getelementptr' 'col_outbuf_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [source/dct.c:6]   --->   Operation 193 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 194 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln19_9 = add i29 %mul_ln16_7, i29 %mul_ln16" [source/dct.c:19]   --->   Operation 194 'add' 'add_ln19_9' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 195 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln19_10 = add i29 %mul_ln16_8, i29 %mul_ln16_9" [source/dct.c:19]   --->   Operation 195 'add' 'add_ln19_10' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 196 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln19_11 = add i29 %add_ln19_10, i29 %add_ln19_9" [source/dct.c:19]   --->   Operation 196 'add' 'add_ln19_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 197 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln19_12 = add i29 %mul_ln16_10, i29 %mul_ln16_11" [source/dct.c:19]   --->   Operation 197 'add' 'add_ln19_12' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 198 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln19_14 = add i29 %add_ln19_13, i29 %mul_ln16_12" [source/dct.c:19]   --->   Operation 198 'add' 'add_ln19_14' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 199 [1/1] (0.98ns)   --->   "%add_ln19_15 = add i29 %add_ln19_14, i29 %add_ln19_12" [source/dct.c:19]   --->   Operation 199 'add' 'add_ln19_15' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 200 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln19_1 = add i29 %add_ln19_15, i29 %add_ln19_11" [source/dct.c:19]   --->   Operation 200 'add' 'add_ln19_1' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln19_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln19_1, i32 13, i32 28" [source/dct.c:19]   --->   Operation 201 'partselect' 'trunc_ln19_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (1.23ns)   --->   "%store_ln19 = store i16 %trunc_ln19_1, i6 %col_outbuf_addr" [source/dct.c:19]   --->   Operation 202 'store' 'store_ln19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3.preheader"   --->   Operation 203 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ col_inbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111111333333333]; IO mode=ap_memory:ce=0
Port [ col_outbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                      (alloca           ) [ 0100000]
i_1                    (alloca           ) [ 0100000]
indvar_flatten39       (alloca           ) [ 0100000]
store_ln0              (store            ) [ 0000000]
store_ln0              (store            ) [ 0000000]
store_ln0              (store            ) [ 0000000]
br_ln0                 (br               ) [ 0000000]
i                      (load             ) [ 0000000]
indvar_flatten39_load  (load             ) [ 0000000]
trunc_ln17             (trunc            ) [ 0000000]
tmp_21_cast            (bitconcatenate   ) [ 0000000]
specpipeline_ln0       (specpipeline     ) [ 0000000]
icmp_ln43              (icmp             ) [ 0111110]
add_ln43_1             (add              ) [ 0000000]
br_ln43                (br               ) [ 0000000]
k_load                 (load             ) [ 0000000]
add_ln43               (add              ) [ 0000000]
icmp_ln13              (icmp             ) [ 0000000]
select_ln43            (select           ) [ 0000000]
trunc_ln17_2           (trunc            ) [ 0000000]
tmp_29_cast            (bitconcatenate   ) [ 0000000]
select_ln43_1          (select           ) [ 0000000]
trunc_ln19             (trunc            ) [ 0000000]
tmp_37_cast            (bitconcatenate   ) [ 0000000]
select_ln43_2          (select           ) [ 0000000]
zext_ln43              (zext             ) [ 0000000]
col_inbuf_addr         (getelementptr    ) [ 0110000]
trunc_ln43             (trunc            ) [ 0000000]
tmp                    (bitconcatenate   ) [ 0000000]
trunc_ln43_1           (trunc            ) [ 0000000]
tmp_14                 (bitconcatenate   ) [ 0000000]
select_ln43_10         (select           ) [ 0000000]
or_ln43                (or               ) [ 0000000]
zext_ln17              (zext             ) [ 0000000]
col_inbuf_addr_1       (getelementptr    ) [ 0110000]
trunc_ln43_2           (trunc            ) [ 0000000]
tmp_15                 (bitconcatenate   ) [ 0000000]
trunc_ln43_3           (trunc            ) [ 0000000]
tmp_16                 (bitconcatenate   ) [ 0000000]
select_ln43_11         (select           ) [ 0000000]
or_ln43_1              (or               ) [ 0000000]
zext_ln17_7            (zext             ) [ 0000000]
col_inbuf_addr_2       (getelementptr    ) [ 0110000]
trunc_ln43_4           (trunc            ) [ 0000000]
tmp_17                 (bitconcatenate   ) [ 0000000]
trunc_ln43_5           (trunc            ) [ 0000000]
tmp_18                 (bitconcatenate   ) [ 0000000]
select_ln43_12         (select           ) [ 0000000]
or_ln43_2              (or               ) [ 0000000]
zext_ln17_8            (zext             ) [ 0000000]
col_inbuf_addr_3       (getelementptr    ) [ 0110000]
trunc_ln43_6           (trunc            ) [ 0000000]
tmp_19                 (bitconcatenate   ) [ 0000000]
trunc_ln43_7           (trunc            ) [ 0000000]
tmp_20                 (bitconcatenate   ) [ 0000000]
select_ln43_13         (select           ) [ 0000000]
or_ln43_3              (or               ) [ 0000000]
zext_ln17_9            (zext             ) [ 0000000]
col_inbuf_addr_4       (getelementptr    ) [ 0110000]
trunc_ln43_8           (trunc            ) [ 0000000]
tmp_21                 (bitconcatenate   ) [ 0000000]
trunc_ln43_9           (trunc            ) [ 0000000]
tmp_22                 (bitconcatenate   ) [ 0000000]
select_ln43_14         (select           ) [ 0000000]
or_ln43_4              (or               ) [ 0000000]
zext_ln17_10           (zext             ) [ 0000000]
col_inbuf_addr_5       (getelementptr    ) [ 0110000]
trunc_ln43_10          (trunc            ) [ 0000000]
tmp_23                 (bitconcatenate   ) [ 0000000]
trunc_ln43_11          (trunc            ) [ 0000000]
tmp_24                 (bitconcatenate   ) [ 0000000]
select_ln43_15         (select           ) [ 0000000]
or_ln43_5              (or               ) [ 0000000]
zext_ln17_11           (zext             ) [ 0000000]
col_inbuf_addr_6       (getelementptr    ) [ 0110000]
trunc_ln43_12          (trunc            ) [ 0000000]
tmp_25                 (bitconcatenate   ) [ 0000000]
trunc_ln43_13          (trunc            ) [ 0000000]
tmp_26                 (bitconcatenate   ) [ 0000000]
select_ln43_16         (select           ) [ 0000000]
or_ln43_6              (or               ) [ 0000000]
zext_ln17_12           (zext             ) [ 0000000]
col_inbuf_addr_7       (getelementptr    ) [ 0110000]
k_1_cast               (zext             ) [ 0000000]
zext_ln19              (zext             ) [ 0000000]
add_ln19               (add              ) [ 0111111]
dct_coeff_table_0_addr (getelementptr    ) [ 0110000]
dct_coeff_table_1_addr (getelementptr    ) [ 0110000]
dct_coeff_table_2_addr (getelementptr    ) [ 0110000]
dct_coeff_table_3_addr (getelementptr    ) [ 0110000]
dct_coeff_table_4_addr (getelementptr    ) [ 0110000]
dct_coeff_table_5_addr (getelementptr    ) [ 0110000]
dct_coeff_table_6_addr (getelementptr    ) [ 0110000]
dct_coeff_table_7_addr (getelementptr    ) [ 0110000]
add_ln13               (add              ) [ 0000000]
store_ln43             (store            ) [ 0000000]
store_ln43             (store            ) [ 0000000]
store_ln13             (store            ) [ 0000000]
col_inbuf_load         (load             ) [ 0101000]
col_inbuf_load_1       (load             ) [ 0000000]
sext_ln43_1            (sext             ) [ 0101110]
col_inbuf_load_2       (load             ) [ 0000000]
sext_ln43_2            (sext             ) [ 0101110]
col_inbuf_load_3       (load             ) [ 0101000]
col_inbuf_load_4       (load             ) [ 0000000]
sext_ln43_4            (sext             ) [ 0101110]
col_inbuf_load_5       (load             ) [ 0101000]
col_inbuf_load_6       (load             ) [ 0101000]
col_inbuf_load_7       (load             ) [ 0000000]
sext_ln43_7            (sext             ) [ 0101100]
dct_coeff_table_0_load (load             ) [ 0101000]
dct_coeff_table_1_load (load             ) [ 0000000]
sext_ln16              (sext             ) [ 0101110]
dct_coeff_table_2_load (load             ) [ 0000000]
sext_ln16_6            (sext             ) [ 0101110]
dct_coeff_table_3_load (load             ) [ 0101000]
dct_coeff_table_4_load (load             ) [ 0000000]
sext_ln16_8            (sext             ) [ 0101110]
dct_coeff_table_5_load (load             ) [ 0101000]
dct_coeff_table_6_load (load             ) [ 0101000]
dct_coeff_table_7_load (load             ) [ 0000000]
sext_ln19              (sext             ) [ 0101100]
sext_ln43              (sext             ) [ 0100110]
sext_ln43_3            (sext             ) [ 0100110]
sext_ln43_5            (sext             ) [ 0100110]
sext_ln43_6            (sext             ) [ 0100110]
zext_ln16              (zext             ) [ 0100110]
sext_ln16_7            (sext             ) [ 0100110]
sext_ln16_9            (sext             ) [ 0100110]
sext_ln16_10           (sext             ) [ 0100110]
mul_ln19               (mul              ) [ 0100010]
mul_ln16               (mul              ) [ 0100001]
mul_ln16_7             (mul              ) [ 0100001]
mul_ln16_8             (mul              ) [ 0100001]
mul_ln16_9             (mul              ) [ 0100001]
mul_ln16_10            (mul              ) [ 0100001]
mul_ln16_11            (mul              ) [ 0100001]
mul_ln16_12            (mul              ) [ 0100001]
add_ln19_13            (add              ) [ 0100001]
specloopname_ln0       (specloopname     ) [ 0000000]
empty                  (speclooptripcount) [ 0000000]
specpipeline_ln0       (specpipeline     ) [ 0000000]
zext_ln19_2            (zext             ) [ 0000000]
col_outbuf_addr        (getelementptr    ) [ 0000000]
specloopname_ln6       (specloopname     ) [ 0000000]
add_ln19_9             (add              ) [ 0000000]
add_ln19_10            (add              ) [ 0000000]
add_ln19_11            (add              ) [ 0000000]
add_ln19_12            (add              ) [ 0000000]
add_ln19_14            (add              ) [ 0000000]
add_ln19_15            (add              ) [ 0000000]
add_ln19_1             (add              ) [ 0000000]
trunc_ln19_1           (partselect       ) [ 0000000]
store_ln19             (store            ) [ 0000000]
br_ln0                 (br               ) [ 0000000]
ret_ln0                (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="col_inbuf">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf"/><MemPortTyVec>1 1 1 1 1 1 1 1 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="col_outbuf">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_outbuf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dct_coeff_table_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dct_coeff_table_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dct_coeff_table_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dct_coeff_table_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dct_coeff_table_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dct_coeff_table_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dct_coeff_table_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dct_coeff_table_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_DCT_Loop_DCT_Outer_Loop_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="k_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="i_1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="indvar_flatten39_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten39/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="col_inbuf_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="6" slack="0"/>
<pin id="96" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="6" slack="0"/>
<pin id="101" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="0"/>
<pin id="104" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="105" dir="0" index="5" bw="16" slack="0"/>
<pin id="106" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="8" bw="6" slack="0"/>
<pin id="109" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="110" dir="0" index="10" bw="0" slack="0"/>
<pin id="112" dir="0" index="12" bw="6" slack="2147483647"/>
<pin id="113" dir="0" index="13" bw="16" slack="0"/>
<pin id="114" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="16" bw="6" slack="0"/>
<pin id="117" dir="0" index="17" bw="16" slack="2147483647"/>
<pin id="118" dir="0" index="18" bw="0" slack="0"/>
<pin id="120" dir="0" index="20" bw="6" slack="2147483647"/>
<pin id="121" dir="0" index="21" bw="16" slack="2147483647"/>
<pin id="122" dir="0" index="22" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="24" bw="6" slack="2147483647"/>
<pin id="125" dir="0" index="25" bw="16" slack="2147483647"/>
<pin id="126" dir="0" index="26" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="28" bw="6" slack="2147483647"/>
<pin id="129" dir="0" index="29" bw="16" slack="2147483647"/>
<pin id="130" dir="0" index="30" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="16" slack="0"/>
<pin id="107" dir="1" index="7" bw="16" slack="1"/>
<pin id="111" dir="1" index="11" bw="16" slack="1"/>
<pin id="115" dir="1" index="15" bw="16" slack="0"/>
<pin id="119" dir="1" index="19" bw="16" slack="1"/>
<pin id="123" dir="1" index="23" bw="16" slack="0"/>
<pin id="127" dir="1" index="27" bw="16" slack="0"/>
<pin id="131" dir="1" index="31" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_inbuf_load/1 col_inbuf_load_1/1 col_inbuf_load_2/1 col_inbuf_load_3/1 col_inbuf_load_4/1 col_inbuf_load_5/1 col_inbuf_load_6/1 col_inbuf_load_7/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="col_inbuf_addr_1_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="16" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="6" slack="0"/>
<pin id="137" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr_1/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="col_inbuf_addr_2_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="6" slack="0"/>
<pin id="145" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr_2/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="col_inbuf_addr_3_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="6" slack="0"/>
<pin id="153" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr_3/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="col_inbuf_addr_4_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="6" slack="0"/>
<pin id="161" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr_4/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="col_inbuf_addr_5_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="6" slack="0"/>
<pin id="169" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr_5/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="col_inbuf_addr_6_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="6" slack="0"/>
<pin id="177" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr_6/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="col_inbuf_addr_7_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="6" slack="0"/>
<pin id="185" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr_7/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="dct_coeff_table_0_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="14" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="4" slack="0"/>
<pin id="193" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_0_addr/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="0"/>
<pin id="198" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_0_load/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="dct_coeff_table_1_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="15" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="4" slack="0"/>
<pin id="206" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_1_addr/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="3" slack="0"/>
<pin id="211" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_1_load/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="dct_coeff_table_2_addr_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="15" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="4" slack="0"/>
<pin id="219" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_2_addr/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="0"/>
<pin id="224" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_2_load/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="dct_coeff_table_3_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="15" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="4" slack="0"/>
<pin id="232" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_3_addr/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_access_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="3" slack="0"/>
<pin id="237" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_3_load/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="dct_coeff_table_4_addr_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="15" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="4" slack="0"/>
<pin id="245" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_4_addr/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="3" slack="0"/>
<pin id="250" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_4_load/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="dct_coeff_table_5_addr_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="15" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="4" slack="0"/>
<pin id="258" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_5_addr/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_access_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="3" slack="0"/>
<pin id="263" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_5_load/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="dct_coeff_table_6_addr_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="15" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="4" slack="0"/>
<pin id="271" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_6_addr/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_access_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="3" slack="0"/>
<pin id="276" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_6_load/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="dct_coeff_table_7_addr_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="15" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="4" slack="0"/>
<pin id="284" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_7_addr/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_access_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="3" slack="0"/>
<pin id="289" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_7_load/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="col_outbuf_addr_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="16" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="6" slack="0"/>
<pin id="297" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_outbuf_addr/6 "/>
</bind>
</comp>

<comp id="300" class="1004" name="store_ln19_access_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="6" slack="0"/>
<pin id="302" dir="0" index="1" bw="16" slack="0"/>
<pin id="303" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/6 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln0_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="7" slack="0"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln0_store_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="4" slack="0"/>
<pin id="314" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln0_store_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="4" slack="0"/>
<pin id="319" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="i_load_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="0"/>
<pin id="323" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="indvar_flatten39_load_load_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="7" slack="0"/>
<pin id="326" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten39_load/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="trunc_ln17_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="0"/>
<pin id="329" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_21_cast_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="6" slack="0"/>
<pin id="333" dir="0" index="1" bw="3" slack="0"/>
<pin id="334" dir="0" index="2" bw="1" slack="0"/>
<pin id="335" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21_cast/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="icmp_ln43_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="7" slack="0"/>
<pin id="341" dir="0" index="1" bw="7" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="add_ln43_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="7" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_1/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="k_load_load_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="0"/>
<pin id="353" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="add_ln43_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="icmp_ln13_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="0"/>
<pin id="362" dir="0" index="1" bw="4" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="select_ln43_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="0" index="2" bw="4" slack="0"/>
<pin id="370" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="trunc_ln17_2_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="0"/>
<pin id="376" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17_2/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_29_cast_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="6" slack="0"/>
<pin id="380" dir="0" index="1" bw="3" slack="0"/>
<pin id="381" dir="0" index="2" bw="1" slack="0"/>
<pin id="382" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_29_cast/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="select_ln43_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="4" slack="0"/>
<pin id="389" dir="0" index="2" bw="4" slack="0"/>
<pin id="390" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43_1/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="trunc_ln19_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="0"/>
<pin id="396" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_37_cast_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="6" slack="0"/>
<pin id="400" dir="0" index="1" bw="3" slack="0"/>
<pin id="401" dir="0" index="2" bw="1" slack="0"/>
<pin id="402" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_37_cast/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="select_ln43_2_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="6" slack="0"/>
<pin id="409" dir="0" index="2" bw="6" slack="0"/>
<pin id="410" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43_2/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln43_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="6" slack="0"/>
<pin id="416" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="trunc_ln43_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="0"/>
<pin id="421" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="6" slack="0"/>
<pin id="425" dir="0" index="1" bw="3" slack="0"/>
<pin id="426" dir="0" index="2" bw="1" slack="0"/>
<pin id="427" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="trunc_ln43_1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="4" slack="0"/>
<pin id="433" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43_1/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_14_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="6" slack="0"/>
<pin id="437" dir="0" index="1" bw="3" slack="0"/>
<pin id="438" dir="0" index="2" bw="1" slack="0"/>
<pin id="439" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="select_ln43_10_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="6" slack="0"/>
<pin id="446" dir="0" index="2" bw="6" slack="0"/>
<pin id="447" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43_10/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="or_ln43_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="6" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln43/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="zext_ln17_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="6" slack="0"/>
<pin id="459" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="trunc_ln43_2_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="4" slack="0"/>
<pin id="464" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43_2/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_15_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="6" slack="0"/>
<pin id="468" dir="0" index="1" bw="3" slack="0"/>
<pin id="469" dir="0" index="2" bw="1" slack="0"/>
<pin id="470" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="trunc_ln43_3_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="4" slack="0"/>
<pin id="476" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43_3/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_16_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="6" slack="0"/>
<pin id="480" dir="0" index="1" bw="3" slack="0"/>
<pin id="481" dir="0" index="2" bw="1" slack="0"/>
<pin id="482" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="select_ln43_11_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="6" slack="0"/>
<pin id="489" dir="0" index="2" bw="6" slack="0"/>
<pin id="490" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43_11/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="or_ln43_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="6" slack="0"/>
<pin id="496" dir="0" index="1" bw="3" slack="0"/>
<pin id="497" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln43_1/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln17_7_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="6" slack="0"/>
<pin id="502" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_7/1 "/>
</bind>
</comp>

<comp id="505" class="1004" name="trunc_ln43_4_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="4" slack="0"/>
<pin id="507" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43_4/1 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_17_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="6" slack="0"/>
<pin id="511" dir="0" index="1" bw="3" slack="0"/>
<pin id="512" dir="0" index="2" bw="1" slack="0"/>
<pin id="513" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/1 "/>
</bind>
</comp>

<comp id="517" class="1004" name="trunc_ln43_5_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="4" slack="0"/>
<pin id="519" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43_5/1 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_18_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="6" slack="0"/>
<pin id="523" dir="0" index="1" bw="3" slack="0"/>
<pin id="524" dir="0" index="2" bw="1" slack="0"/>
<pin id="525" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/1 "/>
</bind>
</comp>

<comp id="529" class="1004" name="select_ln43_12_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="6" slack="0"/>
<pin id="532" dir="0" index="2" bw="6" slack="0"/>
<pin id="533" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43_12/1 "/>
</bind>
</comp>

<comp id="537" class="1004" name="or_ln43_2_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="6" slack="0"/>
<pin id="539" dir="0" index="1" bw="3" slack="0"/>
<pin id="540" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln43_2/1 "/>
</bind>
</comp>

<comp id="543" class="1004" name="zext_ln17_8_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="6" slack="0"/>
<pin id="545" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_8/1 "/>
</bind>
</comp>

<comp id="548" class="1004" name="trunc_ln43_6_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="4" slack="0"/>
<pin id="550" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43_6/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_19_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="6" slack="0"/>
<pin id="554" dir="0" index="1" bw="3" slack="0"/>
<pin id="555" dir="0" index="2" bw="1" slack="0"/>
<pin id="556" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="trunc_ln43_7_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="4" slack="0"/>
<pin id="562" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43_7/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_20_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="6" slack="0"/>
<pin id="566" dir="0" index="1" bw="3" slack="0"/>
<pin id="567" dir="0" index="2" bw="1" slack="0"/>
<pin id="568" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20/1 "/>
</bind>
</comp>

<comp id="572" class="1004" name="select_ln43_13_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="6" slack="0"/>
<pin id="575" dir="0" index="2" bw="6" slack="0"/>
<pin id="576" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43_13/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="or_ln43_3_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="6" slack="0"/>
<pin id="582" dir="0" index="1" bw="4" slack="0"/>
<pin id="583" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln43_3/1 "/>
</bind>
</comp>

<comp id="586" class="1004" name="zext_ln17_9_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="6" slack="0"/>
<pin id="588" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_9/1 "/>
</bind>
</comp>

<comp id="591" class="1004" name="trunc_ln43_8_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="4" slack="0"/>
<pin id="593" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43_8/1 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_21_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="6" slack="0"/>
<pin id="597" dir="0" index="1" bw="3" slack="0"/>
<pin id="598" dir="0" index="2" bw="1" slack="0"/>
<pin id="599" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/1 "/>
</bind>
</comp>

<comp id="603" class="1004" name="trunc_ln43_9_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="4" slack="0"/>
<pin id="605" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43_9/1 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_22_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="6" slack="0"/>
<pin id="609" dir="0" index="1" bw="3" slack="0"/>
<pin id="610" dir="0" index="2" bw="1" slack="0"/>
<pin id="611" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/1 "/>
</bind>
</comp>

<comp id="615" class="1004" name="select_ln43_14_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="6" slack="0"/>
<pin id="618" dir="0" index="2" bw="6" slack="0"/>
<pin id="619" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43_14/1 "/>
</bind>
</comp>

<comp id="623" class="1004" name="or_ln43_4_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="6" slack="0"/>
<pin id="625" dir="0" index="1" bw="4" slack="0"/>
<pin id="626" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln43_4/1 "/>
</bind>
</comp>

<comp id="629" class="1004" name="zext_ln17_10_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="6" slack="0"/>
<pin id="631" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_10/1 "/>
</bind>
</comp>

<comp id="634" class="1004" name="trunc_ln43_10_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="4" slack="0"/>
<pin id="636" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43_10/1 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_23_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="6" slack="0"/>
<pin id="640" dir="0" index="1" bw="3" slack="0"/>
<pin id="641" dir="0" index="2" bw="1" slack="0"/>
<pin id="642" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_23/1 "/>
</bind>
</comp>

<comp id="646" class="1004" name="trunc_ln43_11_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="4" slack="0"/>
<pin id="648" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43_11/1 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_24_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="6" slack="0"/>
<pin id="652" dir="0" index="1" bw="3" slack="0"/>
<pin id="653" dir="0" index="2" bw="1" slack="0"/>
<pin id="654" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24/1 "/>
</bind>
</comp>

<comp id="658" class="1004" name="select_ln43_15_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="6" slack="0"/>
<pin id="661" dir="0" index="2" bw="6" slack="0"/>
<pin id="662" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43_15/1 "/>
</bind>
</comp>

<comp id="666" class="1004" name="or_ln43_5_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="6" slack="0"/>
<pin id="668" dir="0" index="1" bw="4" slack="0"/>
<pin id="669" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln43_5/1 "/>
</bind>
</comp>

<comp id="672" class="1004" name="zext_ln17_11_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="6" slack="0"/>
<pin id="674" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_11/1 "/>
</bind>
</comp>

<comp id="677" class="1004" name="trunc_ln43_12_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="4" slack="0"/>
<pin id="679" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43_12/1 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_25_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="6" slack="0"/>
<pin id="683" dir="0" index="1" bw="3" slack="0"/>
<pin id="684" dir="0" index="2" bw="1" slack="0"/>
<pin id="685" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_25/1 "/>
</bind>
</comp>

<comp id="689" class="1004" name="trunc_ln43_13_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="4" slack="0"/>
<pin id="691" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43_13/1 "/>
</bind>
</comp>

<comp id="693" class="1004" name="tmp_26_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="6" slack="0"/>
<pin id="695" dir="0" index="1" bw="3" slack="0"/>
<pin id="696" dir="0" index="2" bw="1" slack="0"/>
<pin id="697" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_26/1 "/>
</bind>
</comp>

<comp id="701" class="1004" name="select_ln43_16_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="0"/>
<pin id="703" dir="0" index="1" bw="6" slack="0"/>
<pin id="704" dir="0" index="2" bw="6" slack="0"/>
<pin id="705" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43_16/1 "/>
</bind>
</comp>

<comp id="709" class="1004" name="or_ln43_6_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="6" slack="0"/>
<pin id="711" dir="0" index="1" bw="4" slack="0"/>
<pin id="712" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln43_6/1 "/>
</bind>
</comp>

<comp id="715" class="1004" name="zext_ln17_12_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="6" slack="0"/>
<pin id="717" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_12/1 "/>
</bind>
</comp>

<comp id="720" class="1004" name="k_1_cast_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="4" slack="0"/>
<pin id="722" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_1_cast/1 "/>
</bind>
</comp>

<comp id="732" class="1004" name="zext_ln19_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="4" slack="0"/>
<pin id="734" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/1 "/>
</bind>
</comp>

<comp id="736" class="1004" name="add_ln19_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="6" slack="0"/>
<pin id="738" dir="0" index="1" bw="4" slack="0"/>
<pin id="739" dir="1" index="2" bw="6" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/1 "/>
</bind>
</comp>

<comp id="742" class="1004" name="add_ln13_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="4" slack="0"/>
<pin id="744" dir="0" index="1" bw="1" slack="0"/>
<pin id="745" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/1 "/>
</bind>
</comp>

<comp id="748" class="1004" name="store_ln43_store_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="7" slack="0"/>
<pin id="750" dir="0" index="1" bw="7" slack="0"/>
<pin id="751" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="753" class="1004" name="store_ln43_store_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="4" slack="0"/>
<pin id="755" dir="0" index="1" bw="4" slack="0"/>
<pin id="756" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="758" class="1004" name="store_ln13_store_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="4" slack="0"/>
<pin id="760" dir="0" index="1" bw="4" slack="0"/>
<pin id="761" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="763" class="1004" name="sext_ln43_1_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="16" slack="0"/>
<pin id="765" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43_1/2 "/>
</bind>
</comp>

<comp id="767" class="1004" name="sext_ln43_2_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="16" slack="0"/>
<pin id="769" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43_2/2 "/>
</bind>
</comp>

<comp id="771" class="1004" name="sext_ln43_4_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="16" slack="0"/>
<pin id="773" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43_4/2 "/>
</bind>
</comp>

<comp id="775" class="1004" name="sext_ln43_7_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="16" slack="0"/>
<pin id="777" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43_7/2 "/>
</bind>
</comp>

<comp id="779" class="1004" name="sext_ln16_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="15" slack="0"/>
<pin id="781" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16/2 "/>
</bind>
</comp>

<comp id="783" class="1004" name="sext_ln16_6_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="15" slack="0"/>
<pin id="785" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_6/2 "/>
</bind>
</comp>

<comp id="787" class="1004" name="sext_ln16_8_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="15" slack="0"/>
<pin id="789" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_8/2 "/>
</bind>
</comp>

<comp id="791" class="1004" name="sext_ln19_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="15" slack="0"/>
<pin id="793" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19/2 "/>
</bind>
</comp>

<comp id="795" class="1004" name="sext_ln43_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="16" slack="1"/>
<pin id="797" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43/3 "/>
</bind>
</comp>

<comp id="798" class="1004" name="sext_ln43_3_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="16" slack="1"/>
<pin id="800" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43_3/3 "/>
</bind>
</comp>

<comp id="801" class="1004" name="sext_ln43_5_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="16" slack="1"/>
<pin id="803" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43_5/3 "/>
</bind>
</comp>

<comp id="804" class="1004" name="sext_ln43_6_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="16" slack="1"/>
<pin id="806" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43_6/3 "/>
</bind>
</comp>

<comp id="807" class="1004" name="zext_ln16_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="14" slack="1"/>
<pin id="809" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/3 "/>
</bind>
</comp>

<comp id="810" class="1004" name="sext_ln16_7_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="15" slack="1"/>
<pin id="812" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_7/3 "/>
</bind>
</comp>

<comp id="813" class="1004" name="sext_ln16_9_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="15" slack="1"/>
<pin id="815" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_9/3 "/>
</bind>
</comp>

<comp id="816" class="1004" name="sext_ln16_10_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="15" slack="1"/>
<pin id="818" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_10/3 "/>
</bind>
</comp>

<comp id="819" class="1004" name="zext_ln19_2_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="6" slack="5"/>
<pin id="821" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_2/6 "/>
</bind>
</comp>

<comp id="823" class="1004" name="add_ln19_11_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="29" slack="0"/>
<pin id="825" dir="0" index="1" bw="29" slack="0"/>
<pin id="826" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_11/6 "/>
</bind>
</comp>

<comp id="827" class="1004" name="add_ln19_15_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="29" slack="0"/>
<pin id="829" dir="0" index="1" bw="29" slack="0"/>
<pin id="830" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_15/6 "/>
</bind>
</comp>

<comp id="831" class="1004" name="add_ln19_1_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="29" slack="0"/>
<pin id="833" dir="0" index="1" bw="29" slack="0"/>
<pin id="834" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_1/6 "/>
</bind>
</comp>

<comp id="837" class="1004" name="trunc_ln19_1_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="16" slack="0"/>
<pin id="839" dir="0" index="1" bw="29" slack="0"/>
<pin id="840" dir="0" index="2" bw="5" slack="0"/>
<pin id="841" dir="0" index="3" bw="6" slack="0"/>
<pin id="842" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln19_1/6 "/>
</bind>
</comp>

<comp id="848" class="1007" name="grp_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="16" slack="0"/>
<pin id="850" dir="0" index="1" bw="15" slack="0"/>
<pin id="851" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln16_7/2 "/>
</bind>
</comp>

<comp id="854" class="1007" name="grp_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="16" slack="0"/>
<pin id="856" dir="0" index="1" bw="15" slack="0"/>
<pin id="857" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln16_8/2 "/>
</bind>
</comp>

<comp id="860" class="1007" name="grp_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="16" slack="0"/>
<pin id="862" dir="0" index="1" bw="15" slack="0"/>
<pin id="863" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln16_10/2 "/>
</bind>
</comp>

<comp id="866" class="1007" name="grp_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="16" slack="0"/>
<pin id="868" dir="0" index="1" bw="15" slack="0"/>
<pin id="869" dir="0" index="2" bw="13" slack="0"/>
<pin id="870" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln19/2 add_ln19_13/4 "/>
</bind>
</comp>

<comp id="874" class="1007" name="grp_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="16" slack="0"/>
<pin id="876" dir="0" index="1" bw="14" slack="0"/>
<pin id="877" dir="0" index="2" bw="29" slack="0"/>
<pin id="878" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln16/3 add_ln19_9/5 "/>
</bind>
</comp>

<comp id="883" class="1007" name="grp_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="16" slack="0"/>
<pin id="885" dir="0" index="1" bw="15" slack="0"/>
<pin id="886" dir="0" index="2" bw="29" slack="0"/>
<pin id="887" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln16_9/3 add_ln19_10/5 "/>
</bind>
</comp>

<comp id="892" class="1007" name="grp_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="16" slack="0"/>
<pin id="894" dir="0" index="1" bw="15" slack="0"/>
<pin id="895" dir="0" index="2" bw="29" slack="0"/>
<pin id="896" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln16_11/3 add_ln19_12/5 "/>
</bind>
</comp>

<comp id="901" class="1007" name="grp_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="16" slack="0"/>
<pin id="903" dir="0" index="1" bw="15" slack="0"/>
<pin id="904" dir="0" index="2" bw="29" slack="0"/>
<pin id="905" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln16_12/3 add_ln19_14/5 "/>
</bind>
</comp>

<comp id="910" class="1005" name="k_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="4" slack="0"/>
<pin id="912" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="917" class="1005" name="i_1_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="4" slack="0"/>
<pin id="919" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="924" class="1005" name="indvar_flatten39_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="7" slack="0"/>
<pin id="926" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten39 "/>
</bind>
</comp>

<comp id="931" class="1005" name="icmp_ln43_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="4"/>
<pin id="933" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln43 "/>
</bind>
</comp>

<comp id="935" class="1005" name="col_inbuf_addr_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="6" slack="1"/>
<pin id="937" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_addr "/>
</bind>
</comp>

<comp id="940" class="1005" name="col_inbuf_addr_1_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="6" slack="1"/>
<pin id="942" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_addr_1 "/>
</bind>
</comp>

<comp id="945" class="1005" name="col_inbuf_addr_2_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="6" slack="1"/>
<pin id="947" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_addr_2 "/>
</bind>
</comp>

<comp id="950" class="1005" name="col_inbuf_addr_3_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="6" slack="1"/>
<pin id="952" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_addr_3 "/>
</bind>
</comp>

<comp id="955" class="1005" name="col_inbuf_addr_4_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="6" slack="1"/>
<pin id="957" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_addr_4 "/>
</bind>
</comp>

<comp id="960" class="1005" name="col_inbuf_addr_5_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="6" slack="1"/>
<pin id="962" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_addr_5 "/>
</bind>
</comp>

<comp id="965" class="1005" name="col_inbuf_addr_6_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="6" slack="1"/>
<pin id="967" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_addr_6 "/>
</bind>
</comp>

<comp id="970" class="1005" name="col_inbuf_addr_7_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="6" slack="1"/>
<pin id="972" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_addr_7 "/>
</bind>
</comp>

<comp id="975" class="1005" name="add_ln19_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="6" slack="5"/>
<pin id="977" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opset="add_ln19 "/>
</bind>
</comp>

<comp id="980" class="1005" name="dct_coeff_table_0_addr_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="3" slack="1"/>
<pin id="982" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_0_addr "/>
</bind>
</comp>

<comp id="985" class="1005" name="dct_coeff_table_1_addr_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="3" slack="1"/>
<pin id="987" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_1_addr "/>
</bind>
</comp>

<comp id="990" class="1005" name="dct_coeff_table_2_addr_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="3" slack="1"/>
<pin id="992" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_2_addr "/>
</bind>
</comp>

<comp id="995" class="1005" name="dct_coeff_table_3_addr_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="3" slack="1"/>
<pin id="997" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_3_addr "/>
</bind>
</comp>

<comp id="1000" class="1005" name="dct_coeff_table_4_addr_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="3" slack="1"/>
<pin id="1002" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_4_addr "/>
</bind>
</comp>

<comp id="1005" class="1005" name="dct_coeff_table_5_addr_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="3" slack="1"/>
<pin id="1007" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_5_addr "/>
</bind>
</comp>

<comp id="1010" class="1005" name="dct_coeff_table_6_addr_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="3" slack="1"/>
<pin id="1012" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_6_addr "/>
</bind>
</comp>

<comp id="1015" class="1005" name="dct_coeff_table_7_addr_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="3" slack="1"/>
<pin id="1017" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_7_addr "/>
</bind>
</comp>

<comp id="1020" class="1005" name="col_inbuf_load_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="16" slack="1"/>
<pin id="1022" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_load "/>
</bind>
</comp>

<comp id="1025" class="1005" name="sext_ln43_1_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="29" slack="1"/>
<pin id="1027" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln43_1 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="sext_ln43_2_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="29" slack="1"/>
<pin id="1032" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln43_2 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="col_inbuf_load_3_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="16" slack="1"/>
<pin id="1037" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_load_3 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="sext_ln43_4_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="29" slack="1"/>
<pin id="1042" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln43_4 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="col_inbuf_load_5_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="16" slack="1"/>
<pin id="1047" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_load_5 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="col_inbuf_load_6_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="16" slack="1"/>
<pin id="1052" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_load_6 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="sext_ln43_7_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="29" slack="1"/>
<pin id="1057" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln43_7 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="dct_coeff_table_0_load_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="14" slack="1"/>
<pin id="1062" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_0_load "/>
</bind>
</comp>

<comp id="1065" class="1005" name="sext_ln16_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="29" slack="1"/>
<pin id="1067" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln16 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="sext_ln16_6_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="29" slack="1"/>
<pin id="1072" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln16_6 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="dct_coeff_table_3_load_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="15" slack="1"/>
<pin id="1077" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_3_load "/>
</bind>
</comp>

<comp id="1080" class="1005" name="sext_ln16_8_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="29" slack="1"/>
<pin id="1082" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln16_8 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="dct_coeff_table_5_load_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="15" slack="1"/>
<pin id="1087" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_5_load "/>
</bind>
</comp>

<comp id="1090" class="1005" name="dct_coeff_table_6_load_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="15" slack="1"/>
<pin id="1092" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_6_load "/>
</bind>
</comp>

<comp id="1095" class="1005" name="sext_ln19_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="29" slack="1"/>
<pin id="1097" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln19 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="sext_ln43_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="29" slack="1"/>
<pin id="1102" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln43 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="sext_ln43_3_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="29" slack="1"/>
<pin id="1107" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln43_3 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="sext_ln43_5_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="29" slack="1"/>
<pin id="1112" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln43_5 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="sext_ln43_6_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="29" slack="1"/>
<pin id="1117" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln43_6 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="zext_ln16_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="29" slack="1"/>
<pin id="1122" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln16 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="sext_ln16_7_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="29" slack="1"/>
<pin id="1127" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln16_7 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="sext_ln16_9_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="29" slack="1"/>
<pin id="1132" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln16_9 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="sext_ln16_10_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="29" slack="1"/>
<pin id="1137" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln16_10 "/>
</bind>
</comp>

<comp id="1140" class="1005" name="mul_ln16_7_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="29" slack="1"/>
<pin id="1142" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln16_7 "/>
</bind>
</comp>

<comp id="1145" class="1005" name="mul_ln16_8_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="29" slack="1"/>
<pin id="1147" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln16_8 "/>
</bind>
</comp>

<comp id="1150" class="1005" name="mul_ln16_10_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="29" slack="1"/>
<pin id="1152" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln16_10 "/>
</bind>
</comp>

<comp id="1155" class="1005" name="add_ln19_13_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="29" slack="1"/>
<pin id="1157" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19_13 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="46" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="132"><net_src comp="92" pin="3"/><net_sink comp="99" pin=18"/></net>

<net id="138"><net_src comp="0" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="46" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="133" pin="3"/><net_sink comp="99" pin=16"/></net>

<net id="146"><net_src comp="0" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="46" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="141" pin="3"/><net_sink comp="99" pin=13"/></net>

<net id="154"><net_src comp="0" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="46" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="149" pin="3"/><net_sink comp="99" pin=10"/></net>

<net id="162"><net_src comp="0" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="46" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="157" pin="3"/><net_sink comp="99" pin=8"/></net>

<net id="170"><net_src comp="0" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="46" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="165" pin="3"/><net_sink comp="99" pin=5"/></net>

<net id="178"><net_src comp="0" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="46" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="173" pin="3"/><net_sink comp="99" pin=2"/></net>

<net id="186"><net_src comp="0" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="46" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="181" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="194"><net_src comp="4" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="46" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="189" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="6" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="46" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="202" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="8" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="46" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="215" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="233"><net_src comp="10" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="46" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="228" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="246"><net_src comp="12" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="46" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="241" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="259"><net_src comp="14" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="46" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="254" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="272"><net_src comp="16" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="46" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="279"><net_src comp="267" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="285"><net_src comp="18" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="46" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="292"><net_src comp="280" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="298"><net_src comp="2" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="46" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="305"><net_src comp="293" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="22" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="24" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="320"><net_src comp="24" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="330"><net_src comp="321" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="26" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="327" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="28" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="343"><net_src comp="324" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="38" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="324" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="40" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="358"><net_src comp="321" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="42" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="351" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="44" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="371"><net_src comp="360" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="24" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="351" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="377"><net_src comp="354" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="383"><net_src comp="26" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="374" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="28" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="391"><net_src comp="360" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="354" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="321" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="397"><net_src comp="386" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="26" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="394" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="28" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="411"><net_src comp="360" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="378" pin="3"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="331" pin="3"/><net_sink comp="406" pin=2"/></net>

<net id="417"><net_src comp="406" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="422"><net_src comp="354" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="428"><net_src comp="26" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="419" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="28" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="434"><net_src comp="321" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="440"><net_src comp="26" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="431" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="28" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="448"><net_src comp="360" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="423" pin="3"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="435" pin="3"/><net_sink comp="443" pin=2"/></net>

<net id="455"><net_src comp="443" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="48" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="460"><net_src comp="451" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="465"><net_src comp="354" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="471"><net_src comp="26" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="462" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="28" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="477"><net_src comp="321" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="483"><net_src comp="26" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="474" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="28" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="491"><net_src comp="360" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="466" pin="3"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="478" pin="3"/><net_sink comp="486" pin=2"/></net>

<net id="498"><net_src comp="486" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="50" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="503"><net_src comp="494" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="508"><net_src comp="354" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="514"><net_src comp="26" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="505" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="516"><net_src comp="28" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="520"><net_src comp="321" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="526"><net_src comp="26" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="517" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="528"><net_src comp="28" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="534"><net_src comp="360" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="509" pin="3"/><net_sink comp="529" pin=1"/></net>

<net id="536"><net_src comp="521" pin="3"/><net_sink comp="529" pin=2"/></net>

<net id="541"><net_src comp="529" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="52" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="546"><net_src comp="537" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="551"><net_src comp="354" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="557"><net_src comp="26" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="548" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="28" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="563"><net_src comp="321" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="569"><net_src comp="26" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="560" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="28" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="577"><net_src comp="360" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="552" pin="3"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="564" pin="3"/><net_sink comp="572" pin=2"/></net>

<net id="584"><net_src comp="572" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="54" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="589"><net_src comp="580" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="594"><net_src comp="354" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="600"><net_src comp="26" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="601"><net_src comp="591" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="602"><net_src comp="28" pin="0"/><net_sink comp="595" pin=2"/></net>

<net id="606"><net_src comp="321" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="612"><net_src comp="26" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="613"><net_src comp="603" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="614"><net_src comp="28" pin="0"/><net_sink comp="607" pin=2"/></net>

<net id="620"><net_src comp="360" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="595" pin="3"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="607" pin="3"/><net_sink comp="615" pin=2"/></net>

<net id="627"><net_src comp="615" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="56" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="632"><net_src comp="623" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="637"><net_src comp="354" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="643"><net_src comp="26" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="634" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="645"><net_src comp="28" pin="0"/><net_sink comp="638" pin=2"/></net>

<net id="649"><net_src comp="321" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="655"><net_src comp="26" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="646" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="657"><net_src comp="28" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="663"><net_src comp="360" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="638" pin="3"/><net_sink comp="658" pin=1"/></net>

<net id="665"><net_src comp="650" pin="3"/><net_sink comp="658" pin=2"/></net>

<net id="670"><net_src comp="658" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="58" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="675"><net_src comp="666" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="680"><net_src comp="354" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="686"><net_src comp="26" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="677" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="688"><net_src comp="28" pin="0"/><net_sink comp="681" pin=2"/></net>

<net id="692"><net_src comp="321" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="698"><net_src comp="26" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="699"><net_src comp="689" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="700"><net_src comp="28" pin="0"/><net_sink comp="693" pin=2"/></net>

<net id="706"><net_src comp="360" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="707"><net_src comp="681" pin="3"/><net_sink comp="701" pin=1"/></net>

<net id="708"><net_src comp="693" pin="3"/><net_sink comp="701" pin=2"/></net>

<net id="713"><net_src comp="701" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="60" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="718"><net_src comp="709" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="723"><net_src comp="366" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="725"><net_src comp="720" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="726"><net_src comp="720" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="727"><net_src comp="720" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="728"><net_src comp="720" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="729"><net_src comp="720" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="730"><net_src comp="720" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="731"><net_src comp="720" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="735"><net_src comp="366" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="740"><net_src comp="398" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="732" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="366" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="42" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="752"><net_src comp="345" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="757"><net_src comp="386" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="762"><net_src comp="742" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="766"><net_src comp="99" pin="27"/><net_sink comp="763" pin=0"/></net>

<net id="770"><net_src comp="99" pin="23"/><net_sink comp="767" pin=0"/></net>

<net id="774"><net_src comp="99" pin="15"/><net_sink comp="771" pin=0"/></net>

<net id="778"><net_src comp="99" pin="3"/><net_sink comp="775" pin=0"/></net>

<net id="782"><net_src comp="209" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="786"><net_src comp="222" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="790"><net_src comp="248" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="794"><net_src comp="287" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="822"><net_src comp="819" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="835"><net_src comp="827" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="823" pin="2"/><net_sink comp="831" pin=1"/></net>

<net id="843"><net_src comp="74" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="844"><net_src comp="831" pin="2"/><net_sink comp="837" pin=1"/></net>

<net id="845"><net_src comp="76" pin="0"/><net_sink comp="837" pin=2"/></net>

<net id="846"><net_src comp="78" pin="0"/><net_sink comp="837" pin=3"/></net>

<net id="847"><net_src comp="837" pin="4"/><net_sink comp="300" pin=1"/></net>

<net id="852"><net_src comp="763" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="779" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="858"><net_src comp="767" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="783" pin="1"/><net_sink comp="854" pin=1"/></net>

<net id="864"><net_src comp="771" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="865"><net_src comp="787" pin="1"/><net_sink comp="860" pin=1"/></net>

<net id="871"><net_src comp="775" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="872"><net_src comp="791" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="873"><net_src comp="62" pin="0"/><net_sink comp="866" pin=2"/></net>

<net id="879"><net_src comp="795" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="880"><net_src comp="807" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="881"><net_src comp="848" pin="2"/><net_sink comp="874" pin=2"/></net>

<net id="882"><net_src comp="874" pin="3"/><net_sink comp="823" pin=1"/></net>

<net id="888"><net_src comp="798" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="889"><net_src comp="810" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="890"><net_src comp="854" pin="2"/><net_sink comp="883" pin=2"/></net>

<net id="891"><net_src comp="883" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="897"><net_src comp="801" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="898"><net_src comp="813" pin="1"/><net_sink comp="892" pin=1"/></net>

<net id="899"><net_src comp="860" pin="2"/><net_sink comp="892" pin=2"/></net>

<net id="900"><net_src comp="892" pin="3"/><net_sink comp="827" pin=1"/></net>

<net id="906"><net_src comp="804" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="907"><net_src comp="816" pin="1"/><net_sink comp="901" pin=1"/></net>

<net id="908"><net_src comp="866" pin="3"/><net_sink comp="901" pin=2"/></net>

<net id="909"><net_src comp="901" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="913"><net_src comp="80" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="915"><net_src comp="910" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="916"><net_src comp="910" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="920"><net_src comp="84" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="922"><net_src comp="917" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="923"><net_src comp="917" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="927"><net_src comp="88" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="929"><net_src comp="924" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="930"><net_src comp="924" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="934"><net_src comp="339" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="938"><net_src comp="92" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="99" pin=18"/></net>

<net id="943"><net_src comp="133" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="99" pin=16"/></net>

<net id="948"><net_src comp="141" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="99" pin=13"/></net>

<net id="953"><net_src comp="149" pin="3"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="99" pin=10"/></net>

<net id="958"><net_src comp="157" pin="3"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="99" pin=8"/></net>

<net id="963"><net_src comp="165" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="99" pin=5"/></net>

<net id="968"><net_src comp="173" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="973"><net_src comp="181" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="978"><net_src comp="736" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="983"><net_src comp="189" pin="3"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="988"><net_src comp="202" pin="3"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="993"><net_src comp="215" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="998"><net_src comp="228" pin="3"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="1003"><net_src comp="241" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="1008"><net_src comp="254" pin="3"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="1013"><net_src comp="267" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="1018"><net_src comp="280" pin="3"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="1023"><net_src comp="99" pin="31"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="1028"><net_src comp="763" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="1033"><net_src comp="767" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="1038"><net_src comp="99" pin="19"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="1043"><net_src comp="771" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="1048"><net_src comp="99" pin="11"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="1053"><net_src comp="99" pin="7"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="1058"><net_src comp="775" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="1063"><net_src comp="196" pin="3"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="1068"><net_src comp="779" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="1073"><net_src comp="783" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="854" pin=1"/></net>

<net id="1078"><net_src comp="235" pin="3"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="1083"><net_src comp="787" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="860" pin=1"/></net>

<net id="1088"><net_src comp="261" pin="3"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="1093"><net_src comp="274" pin="3"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="1098"><net_src comp="791" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="1103"><net_src comp="795" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1108"><net_src comp="798" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="1113"><net_src comp="801" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="1118"><net_src comp="804" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="1123"><net_src comp="807" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="1128"><net_src comp="810" pin="1"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="1133"><net_src comp="813" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="892" pin=1"/></net>

<net id="1138"><net_src comp="816" pin="1"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="901" pin=1"/></net>

<net id="1143"><net_src comp="848" pin="2"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1148"><net_src comp="854" pin="2"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="1153"><net_src comp="860" pin="2"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="1158"><net_src comp="866" pin="3"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="901" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: col_outbuf | {6 }
 - Input state : 
	Port: dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop : col_inbuf | {1 2 }
	Port: dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop : dct_coeff_table_0 | {1 2 }
	Port: dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop : dct_coeff_table_1 | {1 2 }
	Port: dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop : dct_coeff_table_2 | {1 2 }
	Port: dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop : dct_coeff_table_3 | {1 2 }
	Port: dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop : dct_coeff_table_4 | {1 2 }
	Port: dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop : dct_coeff_table_5 | {1 2 }
	Port: dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop : dct_coeff_table_6 | {1 2 }
	Port: dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop : dct_coeff_table_7 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		i : 1
		indvar_flatten39_load : 1
		trunc_ln17 : 2
		tmp_21_cast : 3
		icmp_ln43 : 2
		add_ln43_1 : 2
		br_ln43 : 3
		k_load : 1
		add_ln43 : 2
		icmp_ln13 : 2
		select_ln43 : 3
		trunc_ln17_2 : 3
		tmp_29_cast : 4
		select_ln43_1 : 3
		trunc_ln19 : 4
		tmp_37_cast : 5
		select_ln43_2 : 5
		zext_ln43 : 6
		col_inbuf_addr : 7
		col_inbuf_load : 8
		trunc_ln43 : 3
		tmp : 4
		trunc_ln43_1 : 2
		tmp_14 : 3
		select_ln43_10 : 5
		or_ln43 : 6
		zext_ln17 : 6
		col_inbuf_addr_1 : 7
		col_inbuf_load_1 : 8
		trunc_ln43_2 : 3
		tmp_15 : 4
		trunc_ln43_3 : 2
		tmp_16 : 3
		select_ln43_11 : 5
		or_ln43_1 : 6
		zext_ln17_7 : 6
		col_inbuf_addr_2 : 7
		col_inbuf_load_2 : 8
		trunc_ln43_4 : 3
		tmp_17 : 4
		trunc_ln43_5 : 2
		tmp_18 : 3
		select_ln43_12 : 5
		or_ln43_2 : 6
		zext_ln17_8 : 6
		col_inbuf_addr_3 : 7
		col_inbuf_load_3 : 8
		trunc_ln43_6 : 3
		tmp_19 : 4
		trunc_ln43_7 : 2
		tmp_20 : 3
		select_ln43_13 : 5
		or_ln43_3 : 6
		zext_ln17_9 : 6
		col_inbuf_addr_4 : 7
		col_inbuf_load_4 : 8
		trunc_ln43_8 : 3
		tmp_21 : 4
		trunc_ln43_9 : 2
		tmp_22 : 3
		select_ln43_14 : 5
		or_ln43_4 : 6
		zext_ln17_10 : 6
		col_inbuf_addr_5 : 7
		col_inbuf_load_5 : 8
		trunc_ln43_10 : 3
		tmp_23 : 4
		trunc_ln43_11 : 2
		tmp_24 : 3
		select_ln43_15 : 5
		or_ln43_5 : 6
		zext_ln17_11 : 6
		col_inbuf_addr_6 : 7
		col_inbuf_load_6 : 8
		trunc_ln43_12 : 3
		tmp_25 : 4
		trunc_ln43_13 : 2
		tmp_26 : 3
		select_ln43_16 : 5
		or_ln43_6 : 6
		zext_ln17_12 : 6
		col_inbuf_addr_7 : 7
		col_inbuf_load_7 : 8
		k_1_cast : 4
		zext_ln19 : 4
		add_ln19 : 6
		dct_coeff_table_0_addr : 5
		dct_coeff_table_0_load : 6
		dct_coeff_table_1_addr : 5
		dct_coeff_table_1_load : 6
		dct_coeff_table_2_addr : 5
		dct_coeff_table_2_load : 6
		dct_coeff_table_3_addr : 5
		dct_coeff_table_3_load : 6
		dct_coeff_table_4_addr : 5
		dct_coeff_table_4_load : 6
		dct_coeff_table_5_addr : 5
		dct_coeff_table_5_load : 6
		dct_coeff_table_6_addr : 5
		dct_coeff_table_6_load : 6
		dct_coeff_table_7_addr : 5
		dct_coeff_table_7_load : 6
		add_ln13 : 4
		store_ln43 : 3
		store_ln43 : 4
		store_ln13 : 5
	State 2
		sext_ln43_1 : 1
		sext_ln43_2 : 1
		sext_ln43_4 : 1
		sext_ln43_7 : 1
		sext_ln16 : 1
		mul_ln16_7 : 2
		sext_ln16_6 : 1
		mul_ln16_8 : 2
		sext_ln16_8 : 1
		mul_ln16_10 : 2
		sext_ln19 : 1
		mul_ln19 : 2
	State 3
		mul_ln16 : 1
		mul_ln16_9 : 1
		mul_ln16_11 : 1
		mul_ln16_12 : 1
	State 4
		add_ln19_13 : 1
	State 5
		add_ln19_9 : 1
		add_ln19_10 : 1
		add_ln19_12 : 1
		add_ln19_14 : 1
	State 6
		col_outbuf_addr : 1
		add_ln19_11 : 1
		add_ln19_15 : 1
		add_ln19_1 : 2
		trunc_ln19_1 : 3
		store_ln19 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |   add_ln43_1_fu_345   |    0    |    0    |    14   |
|          |    add_ln43_fu_354    |    0    |    0    |    12   |
|          |    add_ln19_fu_736    |    0    |    0    |    13   |
|    add   |    add_ln13_fu_742    |    0    |    0    |    12   |
|          |   add_ln19_11_fu_823  |    0    |    0    |    29   |
|          |   add_ln19_15_fu_827  |    0    |    0    |    36   |
|          |   add_ln19_1_fu_831   |    0    |    0    |    29   |
|----------|-----------------------|---------|---------|---------|
|          |   select_ln43_fu_366  |    0    |    0    |    4    |
|          |  select_ln43_1_fu_386 |    0    |    0    |    4    |
|          |  select_ln43_2_fu_406 |    0    |    0    |    6    |
|          | select_ln43_10_fu_443 |    0    |    0    |    6    |
|  select  | select_ln43_11_fu_486 |    0    |    0    |    6    |
|          | select_ln43_12_fu_529 |    0    |    0    |    6    |
|          | select_ln43_13_fu_572 |    0    |    0    |    6    |
|          | select_ln43_14_fu_615 |    0    |    0    |    6    |
|          | select_ln43_15_fu_658 |    0    |    0    |    6    |
|          | select_ln43_16_fu_701 |    0    |    0    |    6    |
|----------|-----------------------|---------|---------|---------|
|   icmp   |    icmp_ln43_fu_339   |    0    |    0    |    10   |
|          |    icmp_ln13_fu_360   |    0    |    0    |    9    |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_866      |    1    |    0    |    0    |
|          |       grp_fu_874      |    1    |    0    |    0    |
|  muladd  |       grp_fu_883      |    1    |    0    |    0    |
|          |       grp_fu_892      |    1    |    0    |    0    |
|          |       grp_fu_901      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_848      |    1    |    0    |    0    |
|    mul   |       grp_fu_854      |    1    |    0    |    0    |
|          |       grp_fu_860      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   trunc_ln17_fu_327   |    0    |    0    |    0    |
|          |  trunc_ln17_2_fu_374  |    0    |    0    |    0    |
|          |   trunc_ln19_fu_394   |    0    |    0    |    0    |
|          |   trunc_ln43_fu_419   |    0    |    0    |    0    |
|          |  trunc_ln43_1_fu_431  |    0    |    0    |    0    |
|          |  trunc_ln43_2_fu_462  |    0    |    0    |    0    |
|          |  trunc_ln43_3_fu_474  |    0    |    0    |    0    |
|          |  trunc_ln43_4_fu_505  |    0    |    0    |    0    |
|   trunc  |  trunc_ln43_5_fu_517  |    0    |    0    |    0    |
|          |  trunc_ln43_6_fu_548  |    0    |    0    |    0    |
|          |  trunc_ln43_7_fu_560  |    0    |    0    |    0    |
|          |  trunc_ln43_8_fu_591  |    0    |    0    |    0    |
|          |  trunc_ln43_9_fu_603  |    0    |    0    |    0    |
|          |  trunc_ln43_10_fu_634 |    0    |    0    |    0    |
|          |  trunc_ln43_11_fu_646 |    0    |    0    |    0    |
|          |  trunc_ln43_12_fu_677 |    0    |    0    |    0    |
|          |  trunc_ln43_13_fu_689 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   tmp_21_cast_fu_331  |    0    |    0    |    0    |
|          |   tmp_29_cast_fu_378  |    0    |    0    |    0    |
|          |   tmp_37_cast_fu_398  |    0    |    0    |    0    |
|          |       tmp_fu_423      |    0    |    0    |    0    |
|          |     tmp_14_fu_435     |    0    |    0    |    0    |
|          |     tmp_15_fu_466     |    0    |    0    |    0    |
|          |     tmp_16_fu_478     |    0    |    0    |    0    |
|          |     tmp_17_fu_509     |    0    |    0    |    0    |
|bitconcatenate|     tmp_18_fu_521     |    0    |    0    |    0    |
|          |     tmp_19_fu_552     |    0    |    0    |    0    |
|          |     tmp_20_fu_564     |    0    |    0    |    0    |
|          |     tmp_21_fu_595     |    0    |    0    |    0    |
|          |     tmp_22_fu_607     |    0    |    0    |    0    |
|          |     tmp_23_fu_638     |    0    |    0    |    0    |
|          |     tmp_24_fu_650     |    0    |    0    |    0    |
|          |     tmp_25_fu_681     |    0    |    0    |    0    |
|          |     tmp_26_fu_693     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    zext_ln43_fu_414   |    0    |    0    |    0    |
|          |    zext_ln17_fu_457   |    0    |    0    |    0    |
|          |   zext_ln17_7_fu_500  |    0    |    0    |    0    |
|          |   zext_ln17_8_fu_543  |    0    |    0    |    0    |
|          |   zext_ln17_9_fu_586  |    0    |    0    |    0    |
|   zext   |  zext_ln17_10_fu_629  |    0    |    0    |    0    |
|          |  zext_ln17_11_fu_672  |    0    |    0    |    0    |
|          |  zext_ln17_12_fu_715  |    0    |    0    |    0    |
|          |    k_1_cast_fu_720    |    0    |    0    |    0    |
|          |    zext_ln19_fu_732   |    0    |    0    |    0    |
|          |    zext_ln16_fu_807   |    0    |    0    |    0    |
|          |   zext_ln19_2_fu_819  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     or_ln43_fu_451    |    0    |    0    |    0    |
|          |    or_ln43_1_fu_494   |    0    |    0    |    0    |
|          |    or_ln43_2_fu_537   |    0    |    0    |    0    |
|    or    |    or_ln43_3_fu_580   |    0    |    0    |    0    |
|          |    or_ln43_4_fu_623   |    0    |    0    |    0    |
|          |    or_ln43_5_fu_666   |    0    |    0    |    0    |
|          |    or_ln43_6_fu_709   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   sext_ln43_1_fu_763  |    0    |    0    |    0    |
|          |   sext_ln43_2_fu_767  |    0    |    0    |    0    |
|          |   sext_ln43_4_fu_771  |    0    |    0    |    0    |
|          |   sext_ln43_7_fu_775  |    0    |    0    |    0    |
|          |    sext_ln16_fu_779   |    0    |    0    |    0    |
|          |   sext_ln16_6_fu_783  |    0    |    0    |    0    |
|          |   sext_ln16_8_fu_787  |    0    |    0    |    0    |
|   sext   |    sext_ln19_fu_791   |    0    |    0    |    0    |
|          |    sext_ln43_fu_795   |    0    |    0    |    0    |
|          |   sext_ln43_3_fu_798  |    0    |    0    |    0    |
|          |   sext_ln43_5_fu_801  |    0    |    0    |    0    |
|          |   sext_ln43_6_fu_804  |    0    |    0    |    0    |
|          |   sext_ln16_7_fu_810  |    0    |    0    |    0    |
|          |   sext_ln16_9_fu_813  |    0    |    0    |    0    |
|          |  sext_ln16_10_fu_816  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|  trunc_ln19_1_fu_837  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    8    |    0    |   220   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|      add_ln19_13_reg_1155     |   29   |
|        add_ln19_reg_975       |    6   |
|    col_inbuf_addr_1_reg_940   |    6   |
|    col_inbuf_addr_2_reg_945   |    6   |
|    col_inbuf_addr_3_reg_950   |    6   |
|    col_inbuf_addr_4_reg_955   |    6   |
|    col_inbuf_addr_5_reg_960   |    6   |
|    col_inbuf_addr_6_reg_965   |    6   |
|    col_inbuf_addr_7_reg_970   |    6   |
|     col_inbuf_addr_reg_935    |    6   |
|   col_inbuf_load_3_reg_1035   |   16   |
|   col_inbuf_load_5_reg_1045   |   16   |
|   col_inbuf_load_6_reg_1050   |   16   |
|    col_inbuf_load_reg_1020    |   16   |
| dct_coeff_table_0_addr_reg_980|    3   |
|dct_coeff_table_0_load_reg_1060|   14   |
| dct_coeff_table_1_addr_reg_985|    3   |
| dct_coeff_table_2_addr_reg_990|    3   |
| dct_coeff_table_3_addr_reg_995|    3   |
|dct_coeff_table_3_load_reg_1075|   15   |
|dct_coeff_table_4_addr_reg_1000|    3   |
|dct_coeff_table_5_addr_reg_1005|    3   |
|dct_coeff_table_5_load_reg_1085|   15   |
|dct_coeff_table_6_addr_reg_1010|    3   |
|dct_coeff_table_6_load_reg_1090|   15   |
|dct_coeff_table_7_addr_reg_1015|    3   |
|          i_1_reg_917          |    4   |
|       icmp_ln43_reg_931       |    1   |
|    indvar_flatten39_reg_924   |    7   |
|           k_reg_910           |    4   |
|      mul_ln16_10_reg_1150     |   29   |
|      mul_ln16_7_reg_1140      |   29   |
|      mul_ln16_8_reg_1145      |   29   |
|     sext_ln16_10_reg_1135     |   29   |
|      sext_ln16_6_reg_1070     |   29   |
|      sext_ln16_7_reg_1125     |   29   |
|      sext_ln16_8_reg_1080     |   29   |
|      sext_ln16_9_reg_1130     |   29   |
|       sext_ln16_reg_1065      |   29   |
|       sext_ln19_reg_1095      |   29   |
|      sext_ln43_1_reg_1025     |   29   |
|      sext_ln43_2_reg_1030     |   29   |
|      sext_ln43_3_reg_1105     |   29   |
|      sext_ln43_4_reg_1040     |   29   |
|      sext_ln43_5_reg_1110     |   29   |
|      sext_ln43_6_reg_1115     |   29   |
|      sext_ln43_7_reg_1055     |   29   |
|       sext_ln43_reg_1100      |   29   |
|       zext_ln16_reg_1120      |   29   |
+-------------------------------+--------+
|             Total             |   797  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_99 |  p0  |   2  |   6  |   12   ||    9    |
|  grp_access_fu_99 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_99 |  p5  |   2  |  16  |   32   ||    9    |
|  grp_access_fu_99 |  p8  |   2  |   6  |   12   ||    9    |
|  grp_access_fu_99 |  p10 |   2  |   0  |    0   ||    9    |
|  grp_access_fu_99 |  p13 |   2  |  16  |   32   ||    9    |
|  grp_access_fu_99 |  p16 |   2  |   6  |   12   ||    9    |
|  grp_access_fu_99 |  p18 |   2  |   0  |    0   ||    9    |
| grp_access_fu_196 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_209 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_222 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_235 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_248 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_261 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_274 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_287 |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_848    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_848    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_854    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_854    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_860    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_860    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_866    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_866    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_874    |  p0  |   3  |  16  |   48   ||    14   |
|     grp_fu_874    |  p1  |   2  |  14  |   28   ||    9    |
|     grp_fu_883    |  p0  |   3  |  16  |   48   ||    14   |
|     grp_fu_883    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_892    |  p0  |   3  |  16  |   48   ||    14   |
|     grp_fu_892    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_901    |  p0  |   3  |  16  |   48   ||    14   |
|     grp_fu_901    |  p1  |   2  |  15  |   30   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   706  ||  13.86  ||   308   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |    0   |   220  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   13   |    -   |   308  |
|  Register |    -   |    -   |   797  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   13   |   797  |   528  |
+-----------+--------+--------+--------+--------+
