
---------- Begin Simulation Statistics ----------
host_inst_rate                                 345352                       # Simulator instruction rate (inst/s)
host_mem_usage                                 406960                       # Number of bytes of host memory used
host_seconds                                    57.91                       # Real time elapsed on the host
host_tick_rate                              318918373                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.018469                       # Number of seconds simulated
sim_ticks                                 18469271000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4256199                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 41374.329488                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 39453.887168                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4228981                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency     1126126500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.006395                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                27218                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits             13339                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency    547580500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.003261                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           13879                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2851610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 82938.194014                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 89791.624724                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2799856                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency    4292383293                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.018149                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses               51754                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            25488                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   2358466815                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.009211                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          26266                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 21406.361617                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 58370.912351                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                 242.132438                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs              4231                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            9424                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs     90570316                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    550087478                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7107809                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 68613.050106                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 72388.773571                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7028837                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      5418509793                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.011111                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 78972                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits              38827                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   2906047315                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.005648                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            40145                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.965701                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            988.878204                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7107809                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 68613.050106                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 72388.773571                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7028837                       # number of overall hits
system.cpu.dcache.overall_miss_latency     5418509793                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.011111                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                78972                       # number of overall misses
system.cpu.dcache.overall_mshr_hits             38827                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   2906047315                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.005648                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           40145                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  28099                       # number of replacements
system.cpu.dcache.sampled_refs                  29123                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                988.878204                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7051623                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           505756690000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    25298                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11280153                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14179.627601                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11371.700759                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11204374                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency     1074518000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.006718                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                75779                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              3033                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    827223000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.006449                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           72744                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        64500                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 154.020482                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       193500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11280153                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14179.627601                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11371.700759                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11204374                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency      1074518000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.006718                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 75779                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               3033                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    827223000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.006449                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            72744                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.809755                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            414.594313                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11280153                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14179.627601                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11371.700759                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11204374                       # number of overall hits
system.cpu.icache.overall_miss_latency     1074518000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.006718                       # miss rate for overall accesses
system.cpu.icache.overall_misses                75779                       # number of overall misses
system.cpu.icache.overall_mshr_hits              3033                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    827223000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.006449                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           72744                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  72305                       # number of replacements
system.cpu.icache.sampled_refs                  72746                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                414.594313                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11204374                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 64338.624693                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      1127663075                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 17527                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    15244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     117738.095125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 102486.090935                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         1399                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           1630083927                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.908226                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      13845                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency      1418919929                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.908226                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 13845                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      86625                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       67916.255790                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  52289.568077                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          79932                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              454563500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.077264                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                         6693                       # number of ReadReq misses
system.l2.ReadReq_mshr_miss_latency         349869500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.077241                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    6691                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   11022                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    60199.109055                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 44663.999093                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           663514580                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     11022                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      492286598                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                11022                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    25298                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        25298                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           5.605623                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      101869                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        101501.968400                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   86131.156457                       # average overall mshr miss latency
system.l2.demand_hits                           81331                       # number of demand (read+write) hits
system.l2.demand_miss_latency              2084647427                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.201612                       # miss rate for demand accesses
system.l2.demand_misses                         20538                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                          0                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         1768789429                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.201592                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    20536                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.248630                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.069333                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   4073.556942                       # Average occupied blocks per context
system.l2.occ_blocks::1                   1135.955201                       # Average occupied blocks per context
system.l2.overall_accesses                     101869                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       101501.968400                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  76096.274702                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          81331                       # number of overall hits
system.l2.overall_miss_latency             2084647427                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.201612                       # miss rate for overall accesses
system.l2.overall_misses                        20538                       # number of overall misses
system.l2.overall_mshr_hits                         0                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        2896452504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.373647                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   38063                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.945855                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         16578                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        11692                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted             124                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        33389                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            21524                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit           49                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                           9202                       # number of replacements
system.l2.sampled_refs                          17392                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       5209.512143                       # Cycle average of tags in use
system.l2.total_refs                            97493                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             8797                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3533281                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3533187                       # DTB hits
system.switch_cpus.dtb.data_misses                 94                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2118869                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2118830                       # DTB read hits
system.switch_cpus.dtb.read_misses                 39                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1414412                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1414357                       # DTB write hits
system.switch_cpus.dtb.write_misses                55                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000112                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000095                       # ITB hits
system.switch_cpus.itb.fetch_misses                17                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 30178535                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3723635                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         266760                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       435680                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        40136                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       498428                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         515769                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           5838                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       363562                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       373796                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      6325667                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.607029                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.377523                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      3375143     53.36%     53.36% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       905298     14.31%     67.67% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       415918      6.58%     74.24% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       402000      6.36%     80.60% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       404984      6.40%     87.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       192084      3.04%     90.04% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       143434      2.27%     92.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       113010      1.79%     94.09% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       373796      5.91%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      6325667                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10165532                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2313029                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3782914                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        40107                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10165532                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      1379596                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.676000                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.676000                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles       984662                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           31                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        11459                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     13514505                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3397092                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      1931448                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       257775                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           83                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        12464                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4092930                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4091272                       # DTB hits
system.switch_cpus_1.dtb.data_misses             1658                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2493744                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2493476                       # DTB read hits
system.switch_cpus_1.dtb.read_misses              268                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1599186                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1597796                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            1390                       # DTB write misses
system.switch_cpus_1.fetch.Branches            515769                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1280056                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             3249308                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        60894                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             13688098                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        167830                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.076297                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1280056                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       272598                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.024865                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      6583442                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.079170                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.359374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4614209     70.09%     70.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          38032      0.58%     70.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          75885      1.15%     71.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          63858      0.97%     72.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         173746      2.64%     75.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          61867      0.94%     76.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          52499      0.80%     77.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          39359      0.60%     77.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1463987     22.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      6583442                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                176564                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         380777                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              179562                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.617687                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4317894                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1651092                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7605631                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            10598751                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.753432                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5730323                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.567861                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             10604187                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        42118                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles         66479                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2749529                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       456452                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1851826                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     11547304                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2666802                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       133571                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     10935575                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         1520                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          372                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       257775                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         4671                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       324539                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        38599                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         3579                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       436476                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       381930                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3579                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         3539                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        38579                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.479290                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.479290                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4103571     37.07%     37.07% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult       389162      3.52%     40.59% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     40.59% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1331535     12.03%     52.62% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     52.62% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        18101      0.16%     52.78% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult       851455      7.69%     60.47% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv         6162      0.06%     60.53% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     60.53% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2697652     24.37%     84.90% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1671509     15.10%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     11069147                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       393261                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.035528                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        51204     13.02%     13.02% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult        52966     13.47%     26.49% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     26.49% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd        16603      4.22%     30.71% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     30.71% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     30.71% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        98378     25.02%     55.73% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     55.73% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     55.73% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       121052     30.78%     86.51% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        53058     13.49%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      6583442                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.681362                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     2.008540                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      2913018     44.25%     44.25% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1009688     15.34%     59.58% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       671059     10.19%     69.78% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       589310      8.95%     78.73% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       639586      9.72%     88.44% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       361534      5.49%     93.94% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       253910      3.86%     97.79% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       102759      1.56%     99.35% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        42578      0.65%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      6583442                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.637446                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         11367742                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        11069147                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      1367523                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        37034                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       903294                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1280078                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1280056                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              22                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       661077                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       503362                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2749529                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1851826                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                6760006                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       490953                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8012480                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        57449                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3522227                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       434338                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          251                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     19765725                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     13065769                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      9915483                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1815164                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       257775                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       497322                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      1902946                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       955502                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 28207                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
