// Seed: 69161033
module module_0 (
    input wor id_0,
    input tri0 id_1,
    input supply1 id_2,
    input tri0 id_3
);
  assign id_5 = 1 && 1;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input tri0 id_2,
    output tri id_3
    , id_8,
    output logic id_4,
    input tri1 id_5,
    input wor id_6
);
  assign id_4 = 1;
  supply1 id_9 = id_2 - 1'h0;
  always @(1) begin : LABEL_0
    id_8 = (1);
    id_4 <= id_5 | 1'b0;
    id_9 = id_8;
  end
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.type_3 = 0;
endmodule
