

================================================================
== Vitis HLS Report for 'DigitRec_Pipeline_SET_KNN_SET'
================================================================
* Date:           Sun Jun 16 06:02:42 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        digitrec_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.802 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  25.000 ns|  25.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- SET_KNN_SET  |        3|        3|         1|          1|          1|     3|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.80>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:99]   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%dists_0_1 = alloca i32 1"   --->   Operation 5 'alloca' 'dists_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%dists_1_1 = alloca i32 1"   --->   Operation 6 'alloca' 'dists_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%dists_2_1 = alloca i32 1"   --->   Operation 7 'alloca' 'dists_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%labels_0_1 = alloca i32 1"   --->   Operation 8 'alloca' 'labels_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%labels_1_1 = alloca i32 1"   --->   Operation 9 'alloca' 'labels_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%labels_2_1 = alloca i32 1"   --->   Operation 10 'alloca' 'labels_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%dists_0_0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dists_0_0"   --->   Operation 11 'read' 'dists_0_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%dists_1_0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dists_1_0"   --->   Operation 12 'read' 'dists_1_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%dists_2_0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dists_2_0"   --->   Operation 13 'read' 'dists_2_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%labels_0_0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %labels_0_0"   --->   Operation 14 'read' 'labels_0_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%labels_1_0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %labels_1_0"   --->   Operation 15 'read' 'labels_1_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%labels_2_0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %labels_2_0"   --->   Operation 16 'read' 'labels_2_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 %labels_2_0_read, i32 %labels_2_1"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 %labels_1_0_read, i32 %labels_1_1"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 %labels_0_0_read, i32 %labels_0_1"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 20 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 %dists_2_0_read, i32 %dists_2_1"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 %dists_1_0_read, i32 %dists_1_1"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 %dists_0_0_read, i32 %dists_0_1"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 23 [1/1] (0.46ns)   --->   "%store_ln99 = store i2 0, i2 %i" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:99]   --->   Operation 23 'store' 'store_ln99' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_3 = load i2 %i" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:99]   --->   Operation 25 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.62ns)   --->   "%icmp_ln99 = icmp_eq  i2 %i_3, i2 3" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:99]   --->   Operation 26 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.62ns)   --->   "%add_ln99 = add i2 %i_3, i2 1" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:99]   --->   Operation 27 'add' 'add_ln99' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln99, void %for.inc.split, void %TRAINING_LOOP.exitStub" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:99]   --->   Operation 28 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln99 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:99]   --->   Operation 29 'specpipeline' 'specpipeline_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln99 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:99]   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln99 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:99]   --->   Operation 31 'specloopname' 'specloopname_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.88ns)   --->   "%switch_ln102 = switch i2 %i_3, void %branch5, i2 0, void %for.inc.split.for.inc.split7_crit_edge, i2 1, void %for.inc.split.for.inc.split7_crit_edge8" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:102]   --->   Operation 32 'switch' 'switch_ln102' <Predicate = (!icmp_ln99)> <Delay = 0.88>
ST_1 : Operation 33 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 256, i32 %dists_1_1"   --->   Operation 33 'store' 'store_ln0' <Predicate = (!icmp_ln99 & i_3 == 1)> <Delay = 0.46>
ST_1 : Operation 34 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 0, i32 %labels_1_1"   --->   Operation 34 'store' 'store_ln0' <Predicate = (!icmp_ln99 & i_3 == 1)> <Delay = 0.46>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.split732"   --->   Operation 35 'br' 'br_ln0' <Predicate = (!icmp_ln99 & i_3 == 1)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 256, i32 %dists_0_1"   --->   Operation 36 'store' 'store_ln0' <Predicate = (!icmp_ln99 & i_3 == 0)> <Delay = 0.46>
ST_1 : Operation 37 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 0, i32 %labels_0_1"   --->   Operation 37 'store' 'store_ln0' <Predicate = (!icmp_ln99 & i_3 == 0)> <Delay = 0.46>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.split732"   --->   Operation 38 'br' 'br_ln0' <Predicate = (!icmp_ln99 & i_3 == 0)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 256, i32 %dists_2_1"   --->   Operation 39 'store' 'store_ln0' <Predicate = (!icmp_ln99 & i_3 != 0 & i_3 != 1)> <Delay = 0.46>
ST_1 : Operation 40 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 0, i32 %labels_2_1"   --->   Operation 40 'store' 'store_ln0' <Predicate = (!icmp_ln99 & i_3 != 0 & i_3 != 1)> <Delay = 0.46>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.split732"   --->   Operation 41 'br' 'br_ln0' <Predicate = (!icmp_ln99 & i_3 != 0 & i_3 != 1)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.46ns)   --->   "%store_ln99 = store i2 %add_ln99, i2 %i" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:99]   --->   Operation 42 'store' 'store_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.46>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln99 = br void %for.inc" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:99]   --->   Operation 43 'br' 'br_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%dists_0_1_load = load i32 %dists_0_1"   --->   Operation 44 'load' 'dists_0_1_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%dists_1_1_load = load i32 %dists_1_1"   --->   Operation 45 'load' 'dists_1_1_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%dists_2_1_load = load i32 %dists_2_1"   --->   Operation 46 'load' 'dists_2_1_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%labels_0_1_load = load i32 %labels_0_1"   --->   Operation 47 'load' 'labels_0_1_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%labels_1_1_load = load i32 %labels_1_1"   --->   Operation 48 'load' 'labels_1_1_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%labels_2_1_load = load i32 %labels_2_1"   --->   Operation 49 'load' 'labels_2_1_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %labels_2_1_out, i32 %labels_2_1_load"   --->   Operation 50 'write' 'write_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %labels_1_1_out, i32 %labels_1_1_load"   --->   Operation 51 'write' 'write_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %labels_0_1_out, i32 %labels_0_1_load"   --->   Operation 52 'write' 'write_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dists_2_1_out, i32 %dists_2_1_load"   --->   Operation 53 'write' 'write_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dists_1_1_out, i32 %dists_1_1_load"   --->   Operation 54 'write' 'write_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dists_0_1_out, i32 %dists_0_1_load"   --->   Operation 55 'write' 'write_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ labels_2_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ labels_1_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ labels_0_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dists_2_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dists_1_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dists_0_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ labels_2_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ labels_1_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ labels_0_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dists_2_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dists_1_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dists_0_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 01]
dists_0_1              (alloca           ) [ 01]
dists_1_1              (alloca           ) [ 01]
dists_2_1              (alloca           ) [ 01]
labels_0_1             (alloca           ) [ 01]
labels_1_1             (alloca           ) [ 01]
labels_2_1             (alloca           ) [ 01]
dists_0_0_read         (read             ) [ 00]
dists_1_0_read         (read             ) [ 00]
dists_2_0_read         (read             ) [ 00]
labels_0_0_read        (read             ) [ 00]
labels_1_0_read        (read             ) [ 00]
labels_2_0_read        (read             ) [ 00]
store_ln0              (store            ) [ 00]
store_ln0              (store            ) [ 00]
store_ln0              (store            ) [ 00]
store_ln0              (store            ) [ 00]
store_ln0              (store            ) [ 00]
store_ln0              (store            ) [ 00]
store_ln99             (store            ) [ 00]
br_ln0                 (br               ) [ 00]
i_3                    (load             ) [ 01]
icmp_ln99              (icmp             ) [ 01]
add_ln99               (add              ) [ 00]
br_ln99                (br               ) [ 00]
specpipeline_ln99      (specpipeline     ) [ 00]
speclooptripcount_ln99 (speclooptripcount) [ 00]
specloopname_ln99      (specloopname     ) [ 00]
switch_ln102           (switch           ) [ 00]
store_ln0              (store            ) [ 00]
store_ln0              (store            ) [ 00]
br_ln0                 (br               ) [ 00]
store_ln0              (store            ) [ 00]
store_ln0              (store            ) [ 00]
br_ln0                 (br               ) [ 00]
store_ln0              (store            ) [ 00]
store_ln0              (store            ) [ 00]
br_ln0                 (br               ) [ 00]
store_ln99             (store            ) [ 00]
br_ln99                (br               ) [ 00]
dists_0_1_load         (load             ) [ 00]
dists_1_1_load         (load             ) [ 00]
dists_2_1_load         (load             ) [ 00]
labels_0_1_load        (load             ) [ 00]
labels_1_1_load        (load             ) [ 00]
labels_2_1_load        (load             ) [ 00]
write_ln0              (write            ) [ 00]
write_ln0              (write            ) [ 00]
write_ln0              (write            ) [ 00]
write_ln0              (write            ) [ 00]
write_ln0              (write            ) [ 00]
write_ln0              (write            ) [ 00]
ret_ln0                (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="labels_2_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="labels_2_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="labels_1_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="labels_1_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="labels_0_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="labels_0_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dists_2_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dists_2_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dists_1_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dists_1_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dists_0_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dists_0_0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="labels_2_1_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="labels_2_1_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="labels_1_1_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="labels_1_1_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="labels_0_1_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="labels_0_1_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dists_2_1_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dists_2_1_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dists_1_1_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dists_1_1_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dists_0_1_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dists_0_1_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="dists_0_1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dists_0_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="dists_1_1_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dists_1_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="dists_2_1_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dists_2_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="labels_0_1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="labels_0_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="labels_1_1_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="labels_1_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="labels_2_1_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="labels_2_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="dists_0_0_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dists_0_0_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="dists_1_0_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dists_1_0_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="dists_2_0_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dists_2_0_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="labels_0_0_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="labels_0_0_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="labels_1_0_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="labels_1_0_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="labels_2_0_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="labels_2_0_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_ln0_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="32" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="write_ln0_write_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="0" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="0" index="2" bw="32" slack="0"/>
<pin id="129" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_ln0_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="write_ln0_write_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="0" index="2" bw="32" slack="0"/>
<pin id="143" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="write_ln0_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="0" index="2" bw="32" slack="0"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="write_ln0_write_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="0" index="2" bw="32" slack="0"/>
<pin id="157" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln0_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln0_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln0_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln0_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln0_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln0_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln99_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="2" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="i_3_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="2" slack="0"/>
<pin id="197" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln99_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="2" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="add_ln99_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="2" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln99/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln0_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="10" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln0_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln0_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="10" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln0_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln0_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="10" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln0_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="0"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln99_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="2" slack="0"/>
<pin id="242" dir="0" index="1" bw="2" slack="0"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="dists_0_1_load_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dists_0_1_load/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="dists_1_1_load_load_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dists_1_1_load/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="dists_2_1_load_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dists_2_1_load/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="labels_0_1_load_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="labels_0_1_load/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="labels_1_1_load_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="labels_1_1_load/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="labels_2_1_load_load_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="labels_2_1_load/1 "/>
</bind>
</comp>

<comp id="269" class="1005" name="i_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="2" slack="0"/>
<pin id="271" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="276" class="1005" name="dists_0_1_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="dists_0_1 "/>
</bind>
</comp>

<comp id="283" class="1005" name="dists_1_1_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="dists_1_1 "/>
</bind>
</comp>

<comp id="290" class="1005" name="dists_2_1_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="dists_2_1 "/>
</bind>
</comp>

<comp id="297" class="1005" name="labels_0_1_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="labels_0_1 "/>
</bind>
</comp>

<comp id="304" class="1005" name="labels_1_1_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="labels_1_1 "/>
</bind>
</comp>

<comp id="311" class="1005" name="labels_2_1_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="labels_2_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="24" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="24" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="24" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="24" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="24" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="24" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="24" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="26" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="26" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="26" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="26" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="52" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="12" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="52" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="52" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="16" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="52" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="52" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="20" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="52" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="164"><net_src comp="112" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="106" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="100" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="94" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="88" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="82" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="28" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="202"><net_src comp="195" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="30" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="195" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="32" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="50" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="38" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="50" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="38" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="50" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="38" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="204" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="245" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="252"><net_src comp="249" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="256"><net_src comp="253" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="260"><net_src comp="257" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="264"><net_src comp="261" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="268"><net_src comp="265" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="272"><net_src comp="54" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="275"><net_src comp="269" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="279"><net_src comp="58" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="282"><net_src comp="276" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="286"><net_src comp="62" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="289"><net_src comp="283" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="293"><net_src comp="66" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="296"><net_src comp="290" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="300"><net_src comp="70" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="302"><net_src comp="297" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="303"><net_src comp="297" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="307"><net_src comp="74" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="310"><net_src comp="304" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="314"><net_src comp="78" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="316"><net_src comp="311" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="317"><net_src comp="311" pin="1"/><net_sink comp="265" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: labels_2_1_out | {1 }
	Port: labels_1_1_out | {1 }
	Port: labels_0_1_out | {1 }
	Port: dists_2_1_out | {1 }
	Port: dists_1_1_out | {1 }
	Port: dists_0_1_out | {1 }
 - Input state : 
	Port: DigitRec_Pipeline_SET_KNN_SET : labels_2_0 | {1 }
	Port: DigitRec_Pipeline_SET_KNN_SET : labels_1_0 | {1 }
	Port: DigitRec_Pipeline_SET_KNN_SET : labels_0_0 | {1 }
	Port: DigitRec_Pipeline_SET_KNN_SET : dists_2_0 | {1 }
	Port: DigitRec_Pipeline_SET_KNN_SET : dists_1_0 | {1 }
	Port: DigitRec_Pipeline_SET_KNN_SET : dists_0_0 | {1 }
  - Chain level:
	State 1
		store_ln99 : 1
		i_3 : 1
		icmp_ln99 : 2
		add_ln99 : 2
		br_ln99 : 3
		switch_ln102 : 2
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln99 : 3
		dists_0_1_load : 1
		dists_1_1_load : 1
		dists_2_1_load : 1
		labels_0_1_load : 1
		labels_1_1_load : 1
		labels_2_1_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln99_fu_198      |    0    |    9    |
|----------|-----------------------------|---------|---------|
|    add   |       add_ln99_fu_204       |    0    |    9    |
|----------|-----------------------------|---------|---------|
|          |  dists_0_0_read_read_fu_82  |    0    |    0    |
|          |  dists_1_0_read_read_fu_88  |    0    |    0    |
|   read   |  dists_2_0_read_read_fu_94  |    0    |    0    |
|          | labels_0_0_read_read_fu_100 |    0    |    0    |
|          | labels_1_0_read_read_fu_106 |    0    |    0    |
|          | labels_2_0_read_read_fu_112 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |    write_ln0_write_fu_118   |    0    |    0    |
|          |    write_ln0_write_fu_125   |    0    |    0    |
|   write  |    write_ln0_write_fu_132   |    0    |    0    |
|          |    write_ln0_write_fu_139   |    0    |    0    |
|          |    write_ln0_write_fu_146   |    0    |    0    |
|          |    write_ln0_write_fu_153   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    18   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| dists_0_1_reg_276|   32   |
| dists_1_1_reg_283|   32   |
| dists_2_1_reg_290|   32   |
|     i_reg_269    |    2   |
|labels_0_1_reg_297|   32   |
|labels_1_1_reg_304|   32   |
|labels_2_1_reg_311|   32   |
+------------------+--------+
|       Total      |   194  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   18   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   194  |    -   |
+-----------+--------+--------+
|   Total   |   194  |   18   |
+-----------+--------+--------+
