#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jul  4 17:26:33 2022
# Process ID: 29940
# Current directory: E:/vivado/projects/riscv
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33228 E:\vivado\projects\riscv\riscv.xpr
# Log file: E:/vivado/projects/riscv/vivado.log
# Journal file: E:/vivado/projects/riscv\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/vivado/projects/riscv/riscv.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/vivado/projects/riscv/tests/t2_dmem32.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/vivado/projects/riscv/riscv.srcs/sim_1/new/fib.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/vivado/projects/riscv/fib_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 857.523 ; gain = 212.570
update_compile_order -fileset sources_1
update_files -from_files E:/vivado/projects/riscv/riscv.srcs/sources_1/new/constant.v -to_files E:/vivado/projects/zan-cpu/res/instruction_fetch.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'E:/vivado/projects/zan-cpu/res/instruction_fetch.v' with file 'E:/vivado/projects/riscv/riscv.srcs/sources_1/new/constant.v'.
update_files -from_files E:/vivado/projects/riscv/riscv.srcs/sources_1/new/instruction_fetch.v -to_files E:/vivado/projects/zan-cpu/res/instruction_fetch.v -filesets [get_filesets *]
update_compile_order -fileset sources_1
update_files -from_files E:/vivado/projects/riscv/riscv.srcs/sources_1/new/decoder.v -to_files E:/vivado/projects/zan-cpu/res/decoder.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'E:/vivado/projects/zan-cpu/res/decoder.v' with file 'E:/vivado/projects/riscv/riscv.srcs/sources_1/new/decoder.v'.
update_compile_order -fileset sources_1
update_files -from_files E:/vivado/projects/riscv/riscv.srcs/sources_1/new/data_memory.v -to_files E:/vivado/projects/zan-cpu/res/data_memory.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'E:/vivado/projects/zan-cpu/res/data_memory.v' with file 'E:/vivado/projects/riscv/riscv.srcs/sources_1/new/data_memory.v'.
update_files -from_files E:/vivado/projects/riscv/riscv.srcs/sources_1/new/alu.v -to_files E:/vivado/projects/zan-cpu/res/alu.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'E:/vivado/projects/zan-cpu/res/alu.v' with file 'E:/vivado/projects/riscv/riscv.srcs/sources_1/new/alu.v'.
add_files -norecurse E:/vivado/projects/riscv/riscv.srcs/sources_1/new/instruction_fetch.v
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/vivado/projects/riscv/tests/rom.coe' provided. It will be converted relative to IP Instance files '../../../../tests/rom.coe'
set_property -dict [list CONFIG.Coe_File {E:/vivado/projects/riscv/tests/rom.coe}] [get_ips ROM]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/vivado/projects/riscv/tests/rom.coe' provided. It will be converted relative to IP Instance files '../../../../tests/rom.coe'
generate_target all [get_files  E:/vivado/projects/riscv/riscv.srcs/sources_1/ip/ROM/ROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ROM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ROM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ROM'...
catch { config_ip_cache -export [get_ips -all ROM] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ROM, cache-ID = 40591382b6784664; cache size = 15.680 MB.
catch { [ delete_ip_run [get_ips -all ROM] ] }
INFO: [Project 1-386] Moving file 'E:/vivado/projects/riscv/riscv.srcs/sources_1/ip/ROM/ROM.xci' from fileset 'ROM' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files E:/vivado/projects/riscv/riscv.srcs/sources_1/ip/ROM/ROM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/vivado/projects/riscv/riscv.srcs/sources_1/ip/ROM/ROM.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'E:/vivado/projects/riscv/riscv.srcs/sources_1/ip/ROM/ROM.xci'
export_simulation -of_objects [get_files E:/vivado/projects/riscv/riscv.srcs/sources_1/ip/ROM/ROM.xci] -directory E:/vivado/projects/riscv/riscv.ip_user_files/sim_scripts -ip_user_files_dir E:/vivado/projects/riscv/riscv.ip_user_files -ipstatic_source_dir E:/vivado/projects/riscv/riscv.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado/projects/riscv/riscv.cache/compile_simlib/modelsim} {questa=E:/vivado/projects/riscv/riscv.cache/compile_simlib/questa} {riviera=E:/vivado/projects/riscv/riscv.cache/compile_simlib/riviera} {activehdl=E:/vivado/projects/riscv/riscv.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/vivado/projects/riscv/tests/rom.coe' provided. It will be converted relative to IP Instance files '../../../../tests/rom.coe'
set_property -dict [list CONFIG.Coe_File {e:/vivado/projects/riscv/tests/rom.coe}] [get_ips ROM]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/vivado/projects/riscv/tests/rom.coe' provided. It will be converted relative to IP Instance files '../../../../tests/rom.coe'
generate_target all [get_files  E:/vivado/projects/riscv/riscv.srcs/sources_1/ip/ROM/ROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ROM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ROM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ROM'...
catch { config_ip_cache -export [get_ips -all ROM] }
export_ip_user_files -of_objects [get_files E:/vivado/projects/riscv/riscv.srcs/sources_1/ip/ROM/ROM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/vivado/projects/riscv/riscv.srcs/sources_1/ip/ROM/ROM.xci]
launch_runs -jobs 12 ROM_synth_1
[Mon Jul  4 17:35:41 2022] Launched ROM_synth_1...
Run output will be captured here: E:/vivado/projects/riscv/riscv.runs/ROM_synth_1/runme.log
export_simulation -of_objects [get_files E:/vivado/projects/riscv/riscv.srcs/sources_1/ip/ROM/ROM.xci] -directory E:/vivado/projects/riscv/riscv.ip_user_files/sim_scripts -ip_user_files_dir E:/vivado/projects/riscv/riscv.ip_user_files -ipstatic_source_dir E:/vivado/projects/riscv/riscv.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado/projects/riscv/riscv.cache/compile_simlib/modelsim} {questa=E:/vivado/projects/riscv/riscv.cache/compile_simlib/questa} {riviera=E:/vivado/projects/riscv/riscv.cache/compile_simlib/riviera} {activehdl=E:/vivado/projects/riscv/riscv.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/vivado/projects/riscv/tests/ram.coe' provided. It will be converted relative to IP Instance files '../../../../tests/ram.coe'
set_property -dict [list CONFIG.Coe_File {e:/vivado/projects/riscv/tests/ram.coe}] [get_ips RAM]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/vivado/projects/riscv/tests/ram.coe' provided. It will be converted relative to IP Instance files '../../../../tests/ram.coe'
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/rom.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/t2_dmem32.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/new/instruction_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sim_1/new/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
"xelab -wto ce7ed273faab4ee2b3e3d75ef3c5da62 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ce7ed273faab4ee2b3e3d75ef3c5da62 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=46,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.alu
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:E:/vivado/projects/riscv/fib_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/vivado/projects/riscv/fib_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -view {E:/vivado/projects/riscv/top_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config E:/vivado/projects/riscv/top_sim_behav.wcfg
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_sim.top.insf.instmem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_sim.top.datamem.ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 945.902 ; gain = 0.324
run 125 us
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance top_sim.top.cpuclk.inst.plle2_adv_inst are not same.
current_wave_config {top_sim_behav.wcfg}
top_sim_behav.wcfg
add_wave {{/top_sim/top/mem_data}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/rom.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/t2_dmem32.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/new/instruction_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sim_1/new/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
"xelab -wto ce7ed273faab4ee2b3e3d75ef3c5da62 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ce7ed273faab4ee2b3e3d75ef3c5da62 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=46,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.alu
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_sim.top.insf.instmem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_sim.top.datamem.ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 952.492 ; gain = 0.000
run 125 us
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance top_sim.top.cpuclk.inst.plle2_adv_inst are not same.
export_ip_user_files -of_objects  [get_files E:/vivado/projects/riscv/fib_behav.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/vivado/projects/riscv/fib_behav.wcfg
save_wave_config {E:/vivado/projects/riscv/top_sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/rom.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/t2_dmem32.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/new/instruction_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sim_1/new/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
"xelab -wto ce7ed273faab4ee2b3e3d75ef3c5da62 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ce7ed273faab4ee2b3e3d75ef3c5da62 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=46,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.alu
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -view {E:/vivado/projects/riscv/top_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config E:/vivado/projects/riscv/top_sim_behav.wcfg
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_sim.top.insf.instmem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_sim.top.datamem.ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 957.148 ; gain = 0.000
run 125 us
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance top_sim.top.cpuclk.inst.plle2_adv_inst are not same.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/rom.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/t2_dmem32.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
"xelab -wto ce7ed273faab4ee2b3e3d75ef3c5da62 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ce7ed273faab4ee2b3e3d75ef3c5da62 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -view {E:/vivado/projects/riscv/top_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config E:/vivado/projects/riscv/top_sim_behav.wcfg
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_sim.top.insf.instmem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_sim.top.datamem.ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 962.988 ; gain = 2.082
run 125 us
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance top_sim.top.cpuclk.inst.plle2_adv_inst are not same.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/rom.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/t2_dmem32.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/new/instruction_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sim_1/new/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
"xelab -wto ce7ed273faab4ee2b3e3d75ef3c5da62 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ce7ed273faab4ee2b3e3d75ef3c5da62 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=46,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.alu
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -view {E:/vivado/projects/riscv/top_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config E:/vivado/projects/riscv/top_sim_behav.wcfg
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_sim.top.insf.instmem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_sim.top.datamem.ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 976.039 ; gain = 0.000
run 125 us
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance top_sim.top.cpuclk.inst.plle2_adv_inst are not same.
run 125 us
run 125 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/vivado/projects/riscv/tests/rom.coe' provided. It will be converted relative to IP Instance files '../../../../tests/rom.coe'
set_property -dict [list CONFIG.Coe_File {e:/vivado/projects/riscv/tests/rom.coe}] [get_ips ROM]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/vivado/projects/riscv/tests/rom.coe' provided. It will be converted relative to IP Instance files '../../../../tests/rom.coe'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/vivado/projects/riscv/riscv.srcs/sources_1/new/data_memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/vivado/projects/riscv/riscv.srcs/sources_1/new/constant.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/vivado/projects/riscv/riscv.srcs/sources_1/new/decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/vivado/projects/zan-cpu/res/alu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/vivado/projects/riscv/riscv.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/vivado/projects/zan-cpu/res/instruction_fetch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/vivado/projects/riscv/riscv.srcs/sources_1/new/instruction_fetch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/vivado/projects/riscv/riscv.srcs/sources_1/new/data_memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/vivado/projects/riscv/riscv.srcs/sources_1/new/constant.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/vivado/projects/riscv/riscv.srcs/sources_1/new/decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/vivado/projects/zan-cpu/res/alu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/vivado/projects/riscv/riscv.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/vivado/projects/zan-cpu/res/instruction_fetch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/vivado/projects/riscv/riscv.srcs/sources_1/new/instruction_fetch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/vivado/projects/riscv/riscv.srcs/sources_1/new/data_memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/vivado/projects/riscv/riscv.srcs/sources_1/new/constant.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/vivado/projects/riscv/riscv.srcs/sources_1/new/decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/vivado/projects/zan-cpu/res/alu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/vivado/projects/riscv/riscv.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/vivado/projects/zan-cpu/res/instruction_fetch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/vivado/projects/riscv/riscv.srcs/sources_1/new/instruction_fetch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/vivado/projects/riscv/riscv.srcs/sources_1/new/data_memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/vivado/projects/riscv/riscv.srcs/sources_1/new/constant.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/vivado/projects/riscv/riscv.srcs/sources_1/new/decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/vivado/projects/zan-cpu/res/alu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/vivado/projects/riscv/riscv.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/vivado/projects/zan-cpu/res/instruction_fetch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/vivado/projects/riscv/riscv.srcs/sources_1/new/instruction_fetch.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/rom.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/t2_dmem32.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/new/instruction_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sim_1/new/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
"xelab -wto ce7ed273faab4ee2b3e3d75ef3c5da62 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ce7ed273faab4ee2b3e3d75ef3c5da62 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=46,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.alu
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -view {E:/vivado/projects/riscv/top_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config E:/vivado/projects/riscv/top_sim_behav.wcfg
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_sim.top.insf.instmem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_sim.top.datamem.ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1211.375 ; gain = 0.000
run 125 us
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance top_sim.top.cpuclk.inst.plle2_adv_inst are not same.
current_wave_config {top_sim_behav.wcfg}
top_sim_behav.wcfg
add_wave {{/top_sim/top/alu/read_data_2_i}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/rom.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/t2_dmem32.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
"xelab -wto ce7ed273faab4ee2b3e3d75ef3c5da62 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ce7ed273faab4ee2b3e3d75ef3c5da62 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_sim.top.insf.instmem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_sim.top.datamem.ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1219.730 ; gain = 0.000
run 125 us
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance top_sim.top.cpuclk.inst.plle2_adv_inst are not same.
current_wave_config {top_sim_behav.wcfg}
top_sim_behav.wcfg
add_wave {{/top_sim/top/datamem/mem_data_o}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/rom.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/t2_dmem32.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
"xelab -wto ce7ed273faab4ee2b3e3d75ef3c5da62 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ce7ed273faab4ee2b3e3d75ef3c5da62 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_sim.top.insf.instmem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_sim.top.datamem.ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1220.777 ; gain = 0.285
current_wave_config {top_sim_behav.wcfg}
top_sim_behav.wcfg
add_wave {{/top_sim/top/dc/read_data_1}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/rom.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/t2_dmem32.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
"xelab -wto ce7ed273faab4ee2b3e3d75ef3c5da62 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ce7ed273faab4ee2b3e3d75ef3c5da62 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_sim.top.insf.instmem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_sim.top.datamem.ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1233.035 ; gain = 0.000
run 125 us
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance top_sim.top.cpuclk.inst.plle2_adv_inst are not same.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/rom.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/t2_dmem32.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/new/instruction_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sim_1/new/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
"xelab -wto ce7ed273faab4ee2b3e3d75ef3c5da62 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ce7ed273faab4ee2b3e3d75ef3c5da62 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=46,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.alu
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -view {E:/vivado/projects/riscv/top_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config E:/vivado/projects/riscv/top_sim_behav.wcfg
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_sim.top.insf.instmem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_sim.top.datamem.ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1233.035 ; gain = 0.000
run 125 us
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance top_sim.top.cpuclk.inst.plle2_adv_inst are not same.
run 125 us
run 125 us
run 125 us
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1233.035 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/rom.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/t2_dmem32.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
"xelab -wto ce7ed273faab4ee2b3e3d75ef3c5da62 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ce7ed273faab4ee2b3e3d75ef3c5da62 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_sim.top.insf.instmem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_sim.top.datamem.ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1233.035 ; gain = 0.000
run 125 us
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance top_sim.top.cpuclk.inst.plle2_adv_inst are not same.
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/vivado/projects/riscv/tests/rom.coe' provided. It will be converted relative to IP Instance files '../../../../tests/rom.coe'
set_property -dict [list CONFIG.Coe_File {e:/vivado/projects/riscv/tests/rom.coe}] [get_ips ROM]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/vivado/projects/riscv/tests/rom.coe' provided. It will be converted relative to IP Instance files '../../../../tests/rom.coe'
generate_target all [get_files  E:/vivado/projects/riscv/riscv.srcs/sources_1/ip/ROM/ROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ROM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ROM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ROM'...
catch { config_ip_cache -export [get_ips -all ROM] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ROM, cache-ID = 40591382b6784664; cache size = 15.680 MB.
catch { [ delete_ip_run [get_ips -all ROM] ] }
INFO: [Project 1-386] Moving file 'E:/vivado/projects/riscv/riscv.srcs/sources_1/ip/ROM/ROM.xci' from fileset 'ROM' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files E:/vivado/projects/riscv/riscv.srcs/sources_1/ip/ROM/ROM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/vivado/projects/riscv/riscv.srcs/sources_1/ip/ROM/ROM.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'E:/vivado/projects/riscv/riscv.srcs/sources_1/ip/ROM/ROM.xci'
export_simulation -of_objects [get_files E:/vivado/projects/riscv/riscv.srcs/sources_1/ip/ROM/ROM.xci] -directory E:/vivado/projects/riscv/riscv.ip_user_files/sim_scripts -ip_user_files_dir E:/vivado/projects/riscv/riscv.ip_user_files -ipstatic_source_dir E:/vivado/projects/riscv/riscv.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado/projects/riscv/riscv.cache/compile_simlib/modelsim} {questa=E:/vivado/projects/riscv/riscv.cache/compile_simlib/questa} {riviera=E:/vivado/projects/riscv/riscv.cache/compile_simlib/riviera} {activehdl=E:/vivado/projects/riscv/riscv.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/rom.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/t2_dmem32.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim/rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/new/instruction_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/projects/riscv/riscv.srcs/sim_1/new/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
"xelab -wto ce7ed273faab4ee2b3e3d75ef3c5da62 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ce7ed273faab4ee2b3e3d75ef3c5da62 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=46,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.alu
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/projects/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -view {E:/vivado/projects/riscv/top_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config E:/vivado/projects/riscv/top_sim_behav.wcfg
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_sim.top.insf.instmem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_sim.top.datamem.ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1242.055 ; gain = 0.000
run 125 us
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance top_sim.top.cpuclk.inst.plle2_adv_inst are not same.
save_wave_config {E:/vivado/projects/riscv/top_sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul  4 18:28:15 2022...
