\hypertarget{classMpu}{}\doxysection{Mpu Class Reference}
\label{classMpu}\index{Mpu@{Mpu}}


T\+M4\+C123\+G\+H6\+PM M\+PU Driver.  




{\ttfamily \#include $<$mpu.\+h$>$}

\doxysubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classMpu_a4f952bf03efde2ba7c068dd76f504b54}\label{classMpu_a4f952bf03efde2ba7c068dd76f504b54}} 
\mbox{\hyperlink{classMpu_a4f952bf03efde2ba7c068dd76f504b54}{Mpu}} ()
\begin{DoxyCompactList}\small\item\em empty constructor placeholder \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classMpu_aa8dcbd7084cbf6cf951778da878186bc}\label{classMpu_aa8dcbd7084cbf6cf951778da878186bc}} 
\mbox{\hyperlink{classMpu_aa8dcbd7084cbf6cf951778da878186bc}{$\sim$\+Mpu}} ()
\begin{DoxyCompactList}\small\item\em empty deconstructor placeholder \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
T\+M4\+C123\+G\+H6\+PM M\+PU Driver. 

\hypertarget{classMpu_mpuDescription}{}\doxysubsection{M\+P\+U Description}\label{classMpu_mpuDescription}
The T\+M4\+C123\+G\+H6\+PM microcontroller supports the standard A\+R\+Mv7 Protected Memory System Architecture model. The M\+PU provides full support for protection regions, overlapping protection regions, access permissions, and exporting memory attributes to the system.

The M\+PU divides the memory map into a number of regions and defines the location, size, access permissions, and memory attributes of each region. The M\+PU supports independent attribute settings for each region, overlapping regions, and export of memory attributes to the system.

For more detailed information on the M\+PU please see page 125 of the T\+M4\+C123\+G\+H6\+PM datasheet @ \href{https://www.ti.com/lit/ds/symlink/tm4c123gh6pm.pdf}{\texttt{ https\+://www.\+ti.\+com/lit/ds/symlink/tm4c123gh6pm.\+pdf}}\hypertarget{classMpu_mpuRegisterDescription}{}\doxysubsubsection{M\+P\+U Register Description}\label{classMpu_mpuRegisterDescription}
The M\+PU class contains a list of M\+PU registers listed as an offset relative to the hexadecimal base address of Core Peripherals 0x\+E000\+E000. 

Definition at line 63 of file mpu.\+h.



The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
core\+Peripherals/mpu/\mbox{\hyperlink{mpu_8h}{mpu.\+h}}\item 
core\+Peripherals/mpu/\mbox{\hyperlink{mpu_8cpp}{mpu.\+cpp}}\end{DoxyCompactItemize}
