// Seed: 25574691
module module_0 (
    input supply1 id_0,
    input wire id_1,
    input wand id_2,
    output tri1 id_3
    , id_6,
    output wire id_4
);
  always @(posedge 1) begin : LABEL_0
    id_3 = 1;
  end
endmodule
module module_1 (
    input  uwire id_0,
    output tri   id_1,
    input  tri   id_2,
    input  tri1  id_3
);
  assign id_1 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_1,
      id_1
  );
  assign modCall_1.id_2 = 0;
  wire id_5;
  wire id_6;
  initial
  fork : SymbolIdentifier
  join : SymbolIdentifier
endmodule
module module_2 (
    input wire id_0,
    input tri0 id_1,
    output uwire id_2,
    input tri0 id_3,
    output uwire id_4,
    input supply0 id_5,
    output wor id_6,
    output supply0 id_7
);
  module_0 modCall_1 (
      id_1,
      id_5,
      id_5,
      id_2,
      id_6
  );
  assign modCall_1.id_3 = 0;
  initial
  fork : SymbolIdentifier
  join : SymbolIdentifier
endmodule
