$date
	Sun Jan 23 15:28:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module REGTEST $end
$var wire 1 ! out0 $end
$var wire 1 " delayed_clk $end
$var reg 1 # clk $end
$var reg 3 $ idx [2:0] $end
$var reg 1 % in0 $end
$var reg 2 & inst [1:0] $end
$var reg 1 ' reset $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
bx &
0%
b0 $
1#
x"
0!
$end
#1
1"
#5
0#
#6
0"
#10
1#
1'
#11
1"
#15
0#
#16
0"
#20
1#
0'
#21
1"
#25
0#
#26
0"
#30
1#
1%
b0 &
#31
1"
#35
0#
#36
0"
#40
1#
0%
#41
1"
#45
0#
#46
0"
#50
1!
1#
b100 $
1%
#51
1"
#55
0#
#56
0"
#60
0!
1#
b111 $
0%
b1 &
#61
1"
#65
0#
#66
0"
#70
1!
1#
b11 $
#71
1"
#75
0#
#76
0"
#80
1!
1#
b100 $
1%
#81
1"
#85
0#
#86
0"
#90
0!
1#
b101 $
b0 &
#91
1"
#95
0#
#96
0"
#100
1!
1#
b110 $
#101
1"
#105
0#
#106
0"
#110
0!
1#
b0 $
#111
1"
#115
0#
#116
0"
#120
1#
b11 $
0%
b1 &
#121
1"
#125
0#
#126
0"
#130
1!
1#
b111 $
1%
#131
1"
#135
0#
#136
0"
#140
1#
