// Seed: 3469530053
module module_0 (
    input tri0 id_0,
    input wor id_1,
    output supply1 id_2,
    input wor id_3,
    input supply1 id_4,
    input wand id_5,
    input wor id_6,
    input wor id_7,
    output tri0 id_8
);
  assign id_2 = id_4;
  wire id_10;
  specify
    (id_11 => id_12) = 1;
  endspecify
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    input tri0 id_2,
    input wand id_3,
    input wire id_4,
    input uwire id_5,
    input tri1 id_6,
    input tri id_7,
    input tri0 id_8,
    input wor id_9,
    input tri0 id_10,
    output wand id_11,
    output supply0 id_12
);
  wire id_14;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_12,
      id_9,
      id_5,
      id_9,
      id_6,
      id_5,
      id_11
  );
  wire  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ;
  wire id_31;
  assign id_17 = id_30;
endmodule
