[INF:CM0023] Creating log file ../../build/regression/ComplexVarSelect/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<168> s<167> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<4> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<4> l<1:8> el<1:11>
n<> u<4> t<Module_ansi_header> p<165> c<2> s<40> l<1:1> el<1:12>
n<> u<5> t<IntVec_TypeLogic> p<26> s<15> l<2:4> el<2:9>
n<1> u<6> t<IntConst> p<7> l<2:11> el<2:12>
n<> u<7> t<Primary_literal> p<8> c<6> l<2:11> el<2:12>
n<> u<8> t<Constant_primary> p<9> c<7> l<2:11> el<2:12>
n<> u<9> t<Constant_expression> p<14> c<8> s<13> l<2:11> el<2:12>
n<0> u<10> t<IntConst> p<11> l<2:13> el<2:14>
n<> u<11> t<Primary_literal> p<12> c<10> l<2:13> el<2:14>
n<> u<12> t<Constant_primary> p<13> c<11> l<2:13> el<2:14>
n<> u<13> t<Constant_expression> p<14> c<12> l<2:13> el<2:14>
n<> u<14> t<Constant_range> p<15> c<9> l<2:11> el<2:14>
n<> u<15> t<Packed_dimension> p<26> c<14> s<25> l<2:10> el<2:15>
n<5> u<16> t<IntConst> p<17> l<2:16> el<2:17>
n<> u<17> t<Primary_literal> p<18> c<16> l<2:16> el<2:17>
n<> u<18> t<Constant_primary> p<19> c<17> l<2:16> el<2:17>
n<> u<19> t<Constant_expression> p<24> c<18> s<23> l<2:16> el<2:17>
n<0> u<20> t<IntConst> p<21> l<2:18> el<2:19>
n<> u<21> t<Primary_literal> p<22> c<20> l<2:18> el<2:19>
n<> u<22> t<Constant_primary> p<23> c<21> l<2:18> el<2:19>
n<> u<23> t<Constant_expression> p<24> c<22> l<2:18> el<2:19>
n<> u<24> t<Constant_range> p<25> c<19> l<2:16> el<2:19>
n<> u<25> t<Packed_dimension> p<26> c<24> l<2:15> el<2:20>
n<> u<26> t<Data_type> p<34> c<5> s<33> l<2:4> el<2:20>
n<iccm_bank_dout_hi> u<27> t<StringConst> p<32> s<31> l<2:21> el<2:38>
n<12'hABC> u<28> t<IntConst> p<29> l<2:41> el<2:48>
n<> u<29> t<Primary_literal> p<30> c<28> l<2:41> el<2:48>
n<> u<30> t<Primary> p<31> c<29> l<2:41> el<2:48>
n<> u<31> t<Expression> p<32> c<30> l<2:41> el<2:48>
n<> u<32> t<Variable_decl_assignment> p<33> c<27> l<2:21> el<2:48>
n<> u<33> t<List_of_variable_decl_assignments> p<34> c<32> l<2:21> el<2:48>
n<> u<34> t<Variable_declaration> p<35> c<26> l<2:4> el<2:49>
n<> u<35> t<Data_declaration> p<36> c<34> l<2:4> el<2:49>
n<> u<36> t<Package_or_generate_item_declaration> p<37> c<35> l<2:4> el<2:49>
n<> u<37> t<Module_or_generate_item_declaration> p<38> c<36> l<2:4> el<2:49>
n<> u<38> t<Module_common_item> p<39> c<37> l<2:4> el<2:49>
n<> u<39> t<Module_or_generate_item> p<40> c<38> l<2:4> el<2:49>
n<> u<40> t<Non_port_module_item> p<165> c<39> s<66> l<2:4> el<2:49>
n<> u<41> t<IntVec_TypeLogic> p<52> s<51> l<3:4> el<3:9>
n<1> u<42> t<IntConst> p<43> l<3:11> el<3:12>
n<> u<43> t<Primary_literal> p<44> c<42> l<3:11> el<3:12>
n<> u<44> t<Constant_primary> p<45> c<43> l<3:11> el<3:12>
n<> u<45> t<Constant_expression> p<50> c<44> s<49> l<3:11> el<3:12>
n<0> u<46> t<IntConst> p<47> l<3:13> el<3:14>
n<> u<47> t<Primary_literal> p<48> c<46> l<3:13> el<3:14>
n<> u<48> t<Constant_primary> p<49> c<47> l<3:13> el<3:14>
n<> u<49> t<Constant_expression> p<50> c<48> l<3:13> el<3:14>
n<> u<50> t<Constant_range> p<51> c<45> l<3:11> el<3:14>
n<> u<51> t<Packed_dimension> p<52> c<50> l<3:10> el<3:15>
n<> u<52> t<Data_type> p<60> c<41> s<59> l<3:4> el<3:15>
n<iccm_rw_addr_q> u<53> t<StringConst> p<58> s<57> l<3:16> el<3:30>
n<2'b10> u<54> t<IntConst> p<55> l<3:33> el<3:38>
n<> u<55> t<Primary_literal> p<56> c<54> l<3:33> el<3:38>
n<> u<56> t<Primary> p<57> c<55> l<3:33> el<3:38>
n<> u<57> t<Expression> p<58> c<56> l<3:33> el<3:38>
n<> u<58> t<Variable_decl_assignment> p<59> c<53> l<3:16> el<3:38>
n<> u<59> t<List_of_variable_decl_assignments> p<60> c<58> l<3:16> el<3:38>
n<> u<60> t<Variable_declaration> p<61> c<52> l<3:4> el<3:39>
n<> u<61> t<Data_declaration> p<62> c<60> l<3:4> el<3:39>
n<> u<62> t<Package_or_generate_item_declaration> p<63> c<61> l<3:4> el<3:39>
n<> u<63> t<Module_or_generate_item_declaration> p<64> c<62> l<3:4> el<3:39>
n<> u<64> t<Module_common_item> p<65> c<63> l<3:4> el<3:39>
n<> u<65> t<Module_or_generate_item> p<66> c<64> l<3:4> el<3:39>
n<> u<66> t<Non_port_module_item> p<165> c<65> s<120> l<3:4> el<3:39>
n<> u<67> t<IntVec_TypeLogic> p<78> s<77> l<5:4> el<5:9>
n<5> u<68> t<IntConst> p<69> l<5:11> el<5:12>
n<> u<69> t<Primary_literal> p<70> c<68> l<5:11> el<5:12>
n<> u<70> t<Constant_primary> p<71> c<69> l<5:11> el<5:12>
n<> u<71> t<Constant_expression> p<76> c<70> s<75> l<5:11> el<5:12>
n<0> u<72> t<IntConst> p<73> l<5:13> el<5:14>
n<> u<73> t<Primary_literal> p<74> c<72> l<5:13> el<5:14>
n<> u<74> t<Constant_primary> p<75> c<73> l<5:13> el<5:14>
n<> u<75> t<Constant_expression> p<76> c<74> l<5:13> el<5:14>
n<> u<76> t<Constant_range> p<77> c<71> l<5:11> el<5:14>
n<> u<77> t<Packed_dimension> p<78> c<76> l<5:10> el<5:15>
n<> u<78> t<Data_type> p<114> c<67> s<113> l<5:4> el<5:15>
n<x> u<79> t<StringConst> p<112> s<111> l<5:16> el<5:17>
n<iccm_bank_dout_hi> u<80> t<StringConst> p<109> s<108> l<5:20> el<5:37>
n<iccm_rw_addr_q> u<81> t<StringConst> p<94> s<93> l<5:38> el<5:52>
n<> u<82> t<Bit_select> p<93> s<92> l<5:52> el<5:52>
n<0> u<83> t<IntConst> p<84> l<5:53> el<5:54>
n<> u<84> t<Primary_literal> p<85> c<83> l<5:53> el<5:54>
n<> u<85> t<Constant_primary> p<86> c<84> l<5:53> el<5:54>
n<> u<86> t<Constant_expression> p<91> c<85> s<90> l<5:53> el<5:54>
n<0> u<87> t<IntConst> p<88> l<5:55> el<5:56>
n<> u<88> t<Primary_literal> p<89> c<87> l<5:55> el<5:56>
n<> u<89> t<Constant_primary> p<90> c<88> l<5:55> el<5:56>
n<> u<90> t<Constant_expression> p<91> c<89> l<5:55> el<5:56>
n<> u<91> t<Constant_range> p<92> c<86> l<5:53> el<5:56>
n<> u<92> t<Part_select_range> p<93> c<91> l<5:53> el<5:56>
n<> u<93> t<Select> p<94> c<82> l<5:52> el<5:57>
n<> u<94> t<Complex_func_call> p<95> c<81> l<5:38> el<5:57>
n<> u<95> t<Primary> p<96> c<94> l<5:38> el<5:57>
n<> u<96> t<Expression> p<97> c<95> l<5:38> el<5:57>
n<> u<97> t<Bit_select> p<108> c<96> s<107> l<5:37> el<5:58>
n<5> u<98> t<IntConst> p<99> l<5:59> el<5:60>
n<> u<99> t<Primary_literal> p<100> c<98> l<5:59> el<5:60>
n<> u<100> t<Constant_primary> p<101> c<99> l<5:59> el<5:60>
n<> u<101> t<Constant_expression> p<106> c<100> s<105> l<5:59> el<5:60>
n<0> u<102> t<IntConst> p<103> l<5:61> el<5:62>
n<> u<103> t<Primary_literal> p<104> c<102> l<5:61> el<5:62>
n<> u<104> t<Constant_primary> p<105> c<103> l<5:61> el<5:62>
n<> u<105> t<Constant_expression> p<106> c<104> l<5:61> el<5:62>
n<> u<106> t<Constant_range> p<107> c<101> l<5:59> el<5:62>
n<> u<107> t<Part_select_range> p<108> c<106> l<5:59> el<5:62>
n<> u<108> t<Select> p<109> c<97> l<5:37> el<5:63>
n<> u<109> t<Complex_func_call> p<110> c<80> l<5:20> el<5:63>
n<> u<110> t<Primary> p<111> c<109> l<5:20> el<5:63>
n<> u<111> t<Expression> p<112> c<110> l<5:20> el<5:63>
n<> u<112> t<Variable_decl_assignment> p<113> c<79> l<5:16> el<5:63>
n<> u<113> t<List_of_variable_decl_assignments> p<114> c<112> l<5:16> el<5:63>
n<> u<114> t<Variable_declaration> p<115> c<78> l<5:4> el<5:64>
n<> u<115> t<Data_declaration> p<116> c<114> l<5:4> el<5:64>
n<> u<116> t<Package_or_generate_item_declaration> p<117> c<115> l<5:4> el<5:64>
n<> u<117> t<Module_or_generate_item_declaration> p<118> c<116> l<5:4> el<5:64>
n<> u<118> t<Module_common_item> p<119> c<117> l<5:4> el<5:64>
n<> u<119> t<Module_or_generate_item> p<120> c<118> l<5:4> el<5:64>
n<> u<120> t<Non_port_module_item> p<165> c<119> s<164> l<5:4> el<5:64>
n<> u<121> t<IntVec_TypeLogic> p<132> s<131> l<6:4> el<6:9>
n<5> u<122> t<IntConst> p<123> l<6:11> el<6:12>
n<> u<123> t<Primary_literal> p<124> c<122> l<6:11> el<6:12>
n<> u<124> t<Constant_primary> p<125> c<123> l<6:11> el<6:12>
n<> u<125> t<Constant_expression> p<130> c<124> s<129> l<6:11> el<6:12>
n<0> u<126> t<IntConst> p<127> l<6:13> el<6:14>
n<> u<127> t<Primary_literal> p<128> c<126> l<6:13> el<6:14>
n<> u<128> t<Constant_primary> p<129> c<127> l<6:13> el<6:14>
n<> u<129> t<Constant_expression> p<130> c<128> l<6:13> el<6:14>
n<> u<130> t<Constant_range> p<131> c<125> l<6:11> el<6:14>
n<> u<131> t<Packed_dimension> p<132> c<130> l<6:10> el<6:15>
n<> u<132> t<Data_type> p<158> c<121> s<157> l<6:4> el<6:15>
n<y> u<133> t<StringConst> p<156> s<155> l<6:16> el<6:17>
n<iccm_bank_dout_hi> u<134> t<StringConst> p<153> s<152> l<6:20> el<6:37>
n<iccm_rw_addr_q> u<135> t<StringConst> p<148> s<147> l<6:38> el<6:52>
n<> u<136> t<Bit_select> p<147> s<146> l<6:52> el<6:52>
n<0> u<137> t<IntConst> p<138> l<6:53> el<6:54>
n<> u<138> t<Primary_literal> p<139> c<137> l<6:53> el<6:54>
n<> u<139> t<Constant_primary> p<140> c<138> l<6:53> el<6:54>
n<> u<140> t<Constant_expression> p<145> c<139> s<144> l<6:53> el<6:54>
n<0> u<141> t<IntConst> p<142> l<6:55> el<6:56>
n<> u<142> t<Primary_literal> p<143> c<141> l<6:55> el<6:56>
n<> u<143> t<Constant_primary> p<144> c<142> l<6:55> el<6:56>
n<> u<144> t<Constant_expression> p<145> c<143> l<6:55> el<6:56>
n<> u<145> t<Constant_range> p<146> c<140> l<6:53> el<6:56>
n<> u<146> t<Part_select_range> p<147> c<145> l<6:53> el<6:56>
n<> u<147> t<Select> p<148> c<136> l<6:52> el<6:57>
n<> u<148> t<Complex_func_call> p<149> c<135> l<6:38> el<6:57>
n<> u<149> t<Primary> p<150> c<148> l<6:38> el<6:57>
n<> u<150> t<Expression> p<151> c<149> l<6:38> el<6:57>
n<> u<151> t<Bit_select> p<152> c<150> l<6:37> el<6:58>
n<> u<152> t<Select> p<153> c<151> l<6:37> el<6:58>
n<> u<153> t<Complex_func_call> p<154> c<134> l<6:20> el<6:58>
n<> u<154> t<Primary> p<155> c<153> l<6:20> el<6:58>
n<> u<155> t<Expression> p<156> c<154> l<6:20> el<6:58>
n<> u<156> t<Variable_decl_assignment> p<157> c<133> l<6:16> el<6:58>
n<> u<157> t<List_of_variable_decl_assignments> p<158> c<156> l<6:16> el<6:58>
n<> u<158> t<Variable_declaration> p<159> c<132> l<6:4> el<6:59>
n<> u<159> t<Data_declaration> p<160> c<158> l<6:4> el<6:59>
n<> u<160> t<Package_or_generate_item_declaration> p<161> c<159> l<6:4> el<6:59>
n<> u<161> t<Module_or_generate_item_declaration> p<162> c<160> l<6:4> el<6:59>
n<> u<162> t<Module_common_item> p<163> c<161> l<6:4> el<6:59>
n<> u<163> t<Module_or_generate_item> p<164> c<162> l<6:4> el<6:59>
n<> u<164> t<Non_port_module_item> p<165> c<163> l<6:4> el<6:59>
n<> u<165> t<Module_declaration> p<166> c<4> l<1:1> el<7:10>
n<> u<166> t<Description> p<167> c<165> l<1:1> el<7:10>
n<> u<167> t<Source_text> p<168> c<166> l<1:1> el<7:10>
n<> u<168> t<Top_level_rule> c<1> l<1:1> el<9:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/ComplexVarSelect/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/ComplexVarSelect/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/ComplexVarSelect/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top), id:56
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top), id:57 dut.sv:1:1: , endln:7:10, parent:work@top, parID:56
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.iccm_bank_dout_hi), id:58, line:2:21, endln:2:38, parent:work@top, parID:57
    |vpiName:iccm_bank_dout_hi
    |vpiFullName:work@top.iccm_bank_dout_hi
    |vpiNetType:36
    |vpiParent:
    \_module: work@top (work@top), id:57 dut.sv:1:1: , endln:7:10, parent:work@top, parID:56
  |vpiNet:
  \_logic_net: (work@top.iccm_rw_addr_q), id:59, line:3:16, endln:3:30, parent:work@top, parID:57
    |vpiName:iccm_rw_addr_q
    |vpiFullName:work@top.iccm_rw_addr_q
    |vpiNetType:36
    |vpiParent:
    \_module: work@top (work@top), id:57 dut.sv:1:1: , endln:7:10, parent:work@top, parID:56
  |vpiNet:
  \_logic_net: (work@top.x), id:60, line:5:16, endln:5:17, parent:work@top, parID:57
    |vpiName:x
    |vpiFullName:work@top.x
    |vpiNetType:36
    |vpiParent:
    \_module: work@top (work@top), id:57 dut.sv:1:1: , endln:7:10, parent:work@top, parID:56
  |vpiNet:
  \_logic_net: (work@top.y), id:61, line:6:16, endln:6:17, parent:work@top, parID:57
    |vpiName:y
    |vpiFullName:work@top.y
    |vpiNetType:36
    |vpiParent:
    \_module: work@top (work@top), id:57 dut.sv:1:1: , endln:7:10, parent:work@top, parID:56
  |vpiParent:
  \_design: (work@top), id:56
|uhdmtopModules:
\_module: work@top (work@top), id:62 dut.sv:1:1: , endln:7:10
  |vpiName:work@top
  |vpiVariables:
  \_logic_var: (work@top.iccm_bank_dout_hi), id:15, line:2:21, endln:2:48, parent:work@top, parID:62
    |vpiTypespec:
    \_logic_typespec: , id:7, line:2:4, endln:2:9
      |vpiRange:
      \_range: , id:0, line:2:11, endln:2:14
        |vpiLeftRange:
        \_constant: , id:1, line:2:11, endln:2:12, parID:0
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiParent:
          \_range: , id:0, line:2:11, endln:2:14
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , id:3, line:2:13, endln:2:14, parID:0
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , id:0, line:2:11, endln:2:14
          |vpiConstType:9
      |vpiRange:
      \_range: , id:4, line:2:16, endln:2:19
        |vpiLeftRange:
        \_constant: , id:5, line:2:16, endln:2:17, parID:4
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiParent:
          \_range: , id:4, line:2:16, endln:2:19
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , id:6, line:2:18, endln:2:19, parID:4
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , id:4, line:2:16, endln:2:19
          |vpiConstType:9
    |vpiName:iccm_bank_dout_hi
    |vpiFullName:work@top.iccm_bank_dout_hi
    |vpiVisibility:1
    |vpiExpr:
    \_constant: , id:14, line:2:41, endln:2:48
      |vpiDecompile:12'hABC
      |vpiSize:6
      |HEX:ABC
      |vpiConstType:5
    |vpiParent:
    \_module: work@top (work@top), id:62 dut.sv:1:1: , endln:7:10
    |vpiRange:
    \_range: , id:8, line:2:11, endln:2:14
      |vpiLeftRange:
      \_constant: , id:9, line:2:11, endln:2:12, parID:8
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiParent:
        \_range: , id:8, line:2:11, endln:2:14
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , id:10, line:2:13, endln:2:14, parID:8
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiParent:
        \_range: , id:8, line:2:11, endln:2:14
        |vpiConstType:9
    |vpiRange:
    \_range: , id:11, line:2:16, endln:2:19
      |vpiLeftRange:
      \_constant: , id:12, line:2:16, endln:2:17, parID:11
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiParent:
        \_range: , id:11, line:2:16, endln:2:19
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , id:13, line:2:18, endln:2:19, parID:11
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiParent:
        \_range: , id:11, line:2:16, endln:2:19
        |vpiConstType:9
  |vpiVariables:
  \_logic_var: (work@top.iccm_rw_addr_q), id:24, line:3:16, endln:3:38, parent:work@top, parID:62
    |vpiTypespec:
    \_logic_typespec: , id:19, line:3:4, endln:3:9
      |vpiRange:
      \_range: , id:16, line:3:11, endln:3:14
        |vpiLeftRange:
        \_constant: , id:17, line:3:11, endln:3:12, parID:16
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiParent:
          \_range: , id:16, line:3:11, endln:3:14
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , id:18, line:3:13, endln:3:14, parID:16
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , id:16, line:3:11, endln:3:14
          |vpiConstType:9
    |vpiName:iccm_rw_addr_q
    |vpiFullName:work@top.iccm_rw_addr_q
    |vpiVisibility:1
    |vpiExpr:
    \_constant: , id:23, line:3:33, endln:3:38
      |vpiDecompile:2'b10
      |vpiSize:2
      |BIN:10
      |vpiConstType:3
    |vpiParent:
    \_module: work@top (work@top), id:62 dut.sv:1:1: , endln:7:10
    |vpiRange:
    \_range: , id:20, line:3:11, endln:3:14
      |vpiLeftRange:
      \_constant: , id:21, line:3:11, endln:3:12, parID:20
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiParent:
        \_range: , id:20, line:3:11, endln:3:14
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , id:22, line:3:13, endln:3:14, parID:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiParent:
        \_range: , id:20, line:3:11, endln:3:14
        |vpiConstType:9
  |vpiVariables:
  \_logic_var: (work@top.x), id:41, line:5:16, endln:5:63, parent:work@top, parID:62
    |vpiTypespec:
    \_logic_typespec: , id:28, line:5:4, endln:5:9
      |vpiRange:
      \_range: , id:25, line:5:11, endln:5:14
        |vpiLeftRange:
        \_constant: , id:26, line:5:11, endln:5:12, parID:25
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiParent:
          \_range: , id:25, line:5:11, endln:5:14
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , id:27, line:5:13, endln:5:14, parID:25
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , id:25, line:5:11, endln:5:14
          |vpiConstType:9
    |vpiName:x
    |vpiFullName:work@top.x
    |vpiVisibility:1
    |vpiExpr:
    \_var_select: (iccm_bank_dout_hi), id:32, line:5:20, endln:5:63
      |vpiName:iccm_bank_dout_hi
      |vpiIndex:
      \_part_select: , id:35, line:5:53, endln:5:56, parent:iccm_rw_addr_q, parID:36
        |vpiParent:
        \_ref_obj: iccm_rw_addr_q (iccm_rw_addr_q), id:36
          |vpiName:iccm_rw_addr_q
          |vpiDefName:iccm_rw_addr_q
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_constant: , id:33, line:5:53, endln:5:54
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , id:34, line:5:55, endln:5:56
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiIndex:
      \_part_select: , id:39, line:5:59, endln:5:62, parent:iccm_bank_dout_hi, parID:32
        |vpiParent:
        \_var_select: (iccm_bank_dout_hi), id:32, line:5:20, endln:5:63
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_constant: , id:37, line:5:59, endln:5:60
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , id:38, line:5:61, endln:5:62
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiParent:
    \_module: work@top (work@top), id:62 dut.sv:1:1: , endln:7:10
    |vpiRange:
    \_range: , id:29, line:5:11, endln:5:14
      |vpiLeftRange:
      \_constant: , id:30, line:5:11, endln:5:12, parID:29
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiParent:
        \_range: , id:29, line:5:11, endln:5:14
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , id:31, line:5:13, endln:5:14, parID:29
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiParent:
        \_range: , id:29, line:5:11, endln:5:14
        |vpiConstType:9
  |vpiVariables:
  \_logic_var: (work@top.y), id:55, line:6:16, endln:6:58, parent:work@top, parID:62
    |vpiTypespec:
    \_logic_typespec: , id:45, line:6:4, endln:6:9
      |vpiRange:
      \_range: , id:42, line:6:11, endln:6:14
        |vpiLeftRange:
        \_constant: , id:43, line:6:11, endln:6:12, parID:42
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiParent:
          \_range: , id:42, line:6:11, endln:6:14
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , id:44, line:6:13, endln:6:14, parID:42
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , id:42, line:6:11, endln:6:14
          |vpiConstType:9
    |vpiName:y
    |vpiFullName:work@top.y
    |vpiVisibility:1
    |vpiExpr:
    \_bit_select: (iccm_bank_dout_hi), id:53, line:6:20, endln:6:58, parent:iccm_bank_dout_hi, parID:54
      |vpiParent:
      \_ref_obj: (iccm_bank_dout_hi), id:54
        |vpiName:iccm_bank_dout_hi
      |vpiName:iccm_bank_dout_hi
      |vpiIndex:
      \_part_select: , id:51, line:6:53, endln:6:56, parent:iccm_rw_addr_q, parID:52
        |vpiParent:
        \_ref_obj: iccm_rw_addr_q (iccm_rw_addr_q), id:52
          |vpiName:iccm_rw_addr_q
          |vpiDefName:iccm_rw_addr_q
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_constant: , id:49, line:6:53, endln:6:54
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , id:50, line:6:55, endln:6:56
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiParent:
    \_module: work@top (work@top), id:62 dut.sv:1:1: , endln:7:10
    |vpiRange:
    \_range: , id:46, line:6:11, endln:6:14
      |vpiLeftRange:
      \_constant: , id:47, line:6:11, endln:6:12, parID:46
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiParent:
        \_range: , id:46, line:6:11, endln:6:14
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , id:48, line:6:13, endln:6:14, parID:46
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiParent:
        \_range: , id:46, line:6:11, endln:6:14
        |vpiConstType:9
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ComplexVarSelect/dut.sv | ${SURELOG_DIR}/build/regression/ComplexVarSelect/roundtrip/dut_000.sv | 4 | 7 | 

