{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1459992691193 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1459992691196 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 06 21:31:31 2016 " "Processing started: Wed Apr 06 21:31:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1459992691196 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459992691196 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off enigma -c enigma " "Command: quartus_map --read_settings_files=on --write_settings_files=off enigma -c enigma" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459992691196 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1459992691583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enigma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enigma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enigma-arch " "Found design unit 1: enigma-arch" {  } { { "enigma.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/enigma.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459992705918 ""} { "Info" "ISGN_ENTITY_NAME" "1 enigma " "Found entity 1: enigma" {  } { { "enigma.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/enigma.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459992705918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459992705918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_5_bit_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g14_5_bit_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_5_bit_comparator-behaviour " "Found design unit 1: g14_5_bit_comparator-behaviour" {  } { { "g14_5_bit_comparator.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_5_bit_comparator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459992705919 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_5_bit_comparator " "Found entity 1: g14_5_bit_comparator" {  } { { "g14_5_bit_comparator.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_5_bit_comparator.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459992705919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459992705919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_reflector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g14_reflector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_reflector-behaviour " "Found design unit 1: g14_reflector-behaviour" {  } { { "g14_reflector.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_reflector.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459992705921 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_reflector " "Found entity 1: g14_reflector" {  } { { "g14_reflector.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_reflector.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459992705921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459992705921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_rotor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g14_rotor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_rotor-arch " "Found design unit 1: g14_rotor-arch" {  } { { "g14_rotor.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_rotor.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459992705923 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_rotor " "Found entity 1: g14_rotor" {  } { { "g14_rotor.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_rotor.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459992705923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459992705923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_rotor_stepper_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g14_rotor_stepper_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_rotor_stepper_fsm-rotor_step " "Found design unit 1: g14_rotor_stepper_fsm-rotor_step" {  } { { "g14_rotor_stepper_fsm.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_rotor_stepper_fsm.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459992705924 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_rotor_stepper_fsm " "Found entity 1: g14_rotor_stepper_fsm" {  } { { "g14_rotor_stepper_fsm.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_rotor_stepper_fsm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459992705924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459992705924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_stecker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g14_stecker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_stecker-behaviour " "Found design unit 1: g14_stecker-behaviour" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459992705925 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_stecker " "Found entity 1: g14_stecker" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459992705925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459992705925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_permutation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g14_permutation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_permutation-permuter " "Found design unit 1: g14_permutation-permuter" {  } { { "g14_permutation.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_permutation.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459992705927 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_permutation " "Found entity 1: g14_permutation" {  } { { "g14_permutation.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_permutation.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459992705927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459992705927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_5_26_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g14_5_26_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_5_26_decoder-decoder " "Found design unit 1: g14_5_26_decoder-decoder" {  } { { "g14_5_26_decoder.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_5_26_decoder.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459992705928 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_5_26_decoder " "Found entity 1: g14_5_26_decoder" {  } { { "g14_5_26_decoder.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_5_26_decoder.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459992705928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459992705928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_26_5_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g14_26_5_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_26_5_encoder-encoder " "Found design unit 1: g14_26_5_encoder-encoder" {  } { { "g14_26_5_encoder.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_26_5_encoder.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459992705930 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_26_5_encoder " "Found entity 1: g14_26_5_encoder" {  } { { "g14_26_5_encoder.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_26_5_encoder.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459992705930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459992705930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_barrel_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g14_barrel_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_barrel_shifter-shifter " "Found design unit 1: g14_barrel_shifter-shifter" {  } { { "g14_barrel_shifter.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_barrel_shifter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459992705931 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_barrel_shifter " "Found entity 1: g14_barrel_shifter" {  } { { "g14_barrel_shifter.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_barrel_shifter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459992705931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459992705931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_counter_with_load.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g14_counter_with_load.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_counter_with_load-counter " "Found design unit 1: g14_counter_with_load-counter" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459992705933 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_counter_with_load " "Found entity 1: g14_counter_with_load" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459992705933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459992705933 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "enigma " "Elaborating entity \"enigma\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1459992705972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_rotor_stepper_fsm g14_rotor_stepper_fsm:rotor_stepper " "Elaborating entity \"g14_rotor_stepper_fsm\" for hierarchy \"g14_rotor_stepper_fsm:rotor_stepper\"" {  } { { "enigma.vhd" "rotor_stepper" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/enigma.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459992706005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_5_bit_comparator g14_5_bit_comparator:knock_r_comparator " "Elaborating entity \"g14_5_bit_comparator\" for hierarchy \"g14_5_bit_comparator:knock_r_comparator\"" {  } { { "enigma.vhd" "knock_r_comparator" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/enigma.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459992706006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_stecker g14_stecker:forward_stecker " "Elaborating entity \"g14_stecker\" for hierarchy \"g14_stecker:forward_stecker\"" {  } { { "enigma.vhd" "forward_stecker" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/enigma.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459992706007 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D g14_stecker.vhd(48) " "VHDL Process Statement warning at g14_stecker.vhd(48): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706008 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T g14_stecker.vhd(49) " "VHDL Process Statement warning at g14_stecker.vhd(49): signal \"T\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706008 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F g14_stecker.vhd(50) " "VHDL Process Statement warning at g14_stecker.vhd(50): signal \"F\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706008 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A g14_stecker.vhd(51) " "VHDL Process Statement warning at g14_stecker.vhd(51): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706008 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C g14_stecker.vhd(52) " "VHDL Process Statement warning at g14_stecker.vhd(52): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706008 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I g14_stecker.vhd(53) " "VHDL Process Statement warning at g14_stecker.vhd(53): signal \"I\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706008 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G g14_stecker.vhd(54) " "VHDL Process Statement warning at g14_stecker.vhd(54): signal \"G\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706009 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L g14_stecker.vhd(55) " "VHDL Process Statement warning at g14_stecker.vhd(55): signal \"L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706009 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E g14_stecker.vhd(56) " "VHDL Process Statement warning at g14_stecker.vhd(56): signal \"E\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706009 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R g14_stecker.vhd(57) " "VHDL Process Statement warning at g14_stecker.vhd(57): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706009 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z g14_stecker.vhd(58) " "VHDL Process Statement warning at g14_stecker.vhd(58): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706009 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "J g14_stecker.vhd(59) " "VHDL Process Statement warning at g14_stecker.vhd(59): signal \"J\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706009 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "K g14_stecker.vhd(60) " "VHDL Process Statement warning at g14_stecker.vhd(60): signal \"K\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706009 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P g14_stecker.vhd(61) " "VHDL Process Statement warning at g14_stecker.vhd(61): signal \"P\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706009 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "N g14_stecker.vhd(62) " "VHDL Process Statement warning at g14_stecker.vhd(62): signal \"N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706009 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B g14_stecker.vhd(63) " "VHDL Process Statement warning at g14_stecker.vhd(63): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706009 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X g14_stecker.vhd(64) " "VHDL Process Statement warning at g14_stecker.vhd(64): signal \"X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706009 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "O g14_stecker.vhd(65) " "VHDL Process Statement warning at g14_stecker.vhd(65): signal \"O\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706009 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "U g14_stecker.vhd(66) " "VHDL Process Statement warning at g14_stecker.vhd(66): signal \"U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706009 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S g14_stecker.vhd(67) " "VHDL Process Statement warning at g14_stecker.vhd(67): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706009 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q g14_stecker.vhd(68) " "VHDL Process Statement warning at g14_stecker.vhd(68): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706009 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "V g14_stecker.vhd(69) " "VHDL Process Statement warning at g14_stecker.vhd(69): signal \"V\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706009 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y g14_stecker.vhd(70) " "VHDL Process Statement warning at g14_stecker.vhd(70): signal \"Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706009 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "H g14_stecker.vhd(71) " "VHDL Process Statement warning at g14_stecker.vhd(71): signal \"H\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706009 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W g14_stecker.vhd(72) " "VHDL Process Statement warning at g14_stecker.vhd(72): signal \"W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706009 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M g14_stecker.vhd(73) " "VHDL Process Statement warning at g14_stecker.vhd(73): signal \"M\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706009 "|enigma|g14_stecker:forward_stecker"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_rotor g14_rotor:right_rotor " "Elaborating entity \"g14_rotor\" for hierarchy \"g14_rotor:right_rotor\"" {  } { { "enigma.vhd" "right_rotor" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/enigma.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459992706010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_counter_with_load g14_rotor:right_rotor\|g14_counter_with_load:counter " "Elaborating entity \"g14_counter_with_load\" for hierarchy \"g14_rotor:right_rotor\|g14_counter_with_load:counter\"" {  } { { "g14_rotor.vhd" "counter" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_rotor.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459992706051 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load_value g14_counter_with_load.vhd(33) " "VHDL Process Statement warning at g14_counter_with_load.vhd(33): signal \"load_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706052 "|enigma|g14_rotor:right_rotor|g14_counter_with_load:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_5_26_decoder g14_rotor:right_rotor\|g14_5_26_decoder:forward_decoder_0 " "Elaborating entity \"g14_5_26_decoder\" for hierarchy \"g14_rotor:right_rotor\|g14_5_26_decoder:forward_decoder_0\"" {  } { { "g14_rotor.vhd" "forward_decoder_0" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_rotor.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459992706053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_barrel_shifter g14_rotor:right_rotor\|g14_barrel_shifter:forward_barrel_shifter_0 " "Elaborating entity \"g14_barrel_shifter\" for hierarchy \"g14_rotor:right_rotor\|g14_barrel_shifter:forward_barrel_shifter_0\"" {  } { { "g14_rotor.vhd" "forward_barrel_shifter_0" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_rotor.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459992706054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_26_5_encoder g14_rotor:right_rotor\|g14_26_5_encoder:forward_encoder_0 " "Elaborating entity \"g14_26_5_encoder\" for hierarchy \"g14_rotor:right_rotor\|g14_26_5_encoder:forward_encoder_0\"" {  } { { "g14_rotor.vhd" "forward_encoder_0" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_rotor.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459992706056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_permutation g14_rotor:right_rotor\|g14_permutation:forward_permuter " "Elaborating entity \"g14_permutation\" for hierarchy \"g14_rotor:right_rotor\|g14_permutation:forward_permuter\"" {  } { { "g14_rotor.vhd" "forward_permuter" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_rotor.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459992706057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_reflector g14_reflector:reflector " "Elaborating entity \"g14_reflector\" for hierarchy \"g14_reflector:reflector\"" {  } { { "enigma.vhd" "reflector" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/enigma.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459992706087 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[0\] g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[0\]~_emulated g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[0\]~1 " "Register \"g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[0\]\" is converted into an equivalent circuit using register \"g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[0\]~_emulated\" and latch \"g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[0\]~1\"" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1459992717961 "|enigma|g14_rotor:right_rotor|g14_counter_with_load:counter|temp_count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[1\] g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[1\]~_emulated g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[1\]~5 " "Register \"g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[1\]\" is converted into an equivalent circuit using register \"g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[1\]~_emulated\" and latch \"g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[1\]~5\"" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1459992717961 "|enigma|g14_rotor:right_rotor|g14_counter_with_load:counter|temp_count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[2\] g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[2\]~_emulated g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[2\]~9 " "Register \"g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[2\]\" is converted into an equivalent circuit using register \"g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[2\]~_emulated\" and latch \"g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[2\]~9\"" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1459992717961 "|enigma|g14_rotor:right_rotor|g14_counter_with_load:counter|temp_count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[3\] g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[3\]~_emulated g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[3\]~13 " "Register \"g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[3\]\" is converted into an equivalent circuit using register \"g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[3\]~_emulated\" and latch \"g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[3\]~13\"" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1459992717961 "|enigma|g14_rotor:right_rotor|g14_counter_with_load:counter|temp_count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[4\] g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[4\]~_emulated g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[4\]~17 " "Register \"g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[4\]\" is converted into an equivalent circuit using register \"g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[4\]~_emulated\" and latch \"g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[4\]~17\"" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1459992717961 "|enigma|g14_rotor:right_rotor|g14_counter_with_load:counter|temp_count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[0\] g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[0\]~_emulated g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[0\]~1 " "Register \"g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[0\]\" is converted into an equivalent circuit using register \"g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[0\]~_emulated\" and latch \"g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[0\]~1\"" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1459992717961 "|enigma|g14_rotor:middle_rotor|g14_counter_with_load:counter|temp_count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[1\] g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[1\]~_emulated g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[1\]~5 " "Register \"g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[1\]\" is converted into an equivalent circuit using register \"g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[1\]~_emulated\" and latch \"g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[1\]~5\"" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1459992717961 "|enigma|g14_rotor:middle_rotor|g14_counter_with_load:counter|temp_count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[2\] g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[2\]~_emulated g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[2\]~9 " "Register \"g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[2\]\" is converted into an equivalent circuit using register \"g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[2\]~_emulated\" and latch \"g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[2\]~9\"" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1459992717961 "|enigma|g14_rotor:middle_rotor|g14_counter_with_load:counter|temp_count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[3\] g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[3\]~_emulated g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[3\]~13 " "Register \"g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[3\]\" is converted into an equivalent circuit using register \"g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[3\]~_emulated\" and latch \"g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[3\]~13\"" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1459992717961 "|enigma|g14_rotor:middle_rotor|g14_counter_with_load:counter|temp_count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[4\] g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[4\]~_emulated g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[4\]~17 " "Register \"g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[4\]\" is converted into an equivalent circuit using register \"g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[4\]~_emulated\" and latch \"g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[4\]~17\"" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1459992717961 "|enigma|g14_rotor:middle_rotor|g14_counter_with_load:counter|temp_count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[0\] g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[0\]~_emulated g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[0\]~1 " "Register \"g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[0\]\" is converted into an equivalent circuit using register \"g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[0\]~_emulated\" and latch \"g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[0\]~1\"" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1459992717961 "|enigma|g14_rotor:left_rotor|g14_counter_with_load:counter|temp_count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[1\] g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[1\]~_emulated g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[1\]~5 " "Register \"g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[1\]\" is converted into an equivalent circuit using register \"g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[1\]~_emulated\" and latch \"g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[1\]~5\"" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1459992717961 "|enigma|g14_rotor:left_rotor|g14_counter_with_load:counter|temp_count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[2\] g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[2\]~_emulated g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[2\]~9 " "Register \"g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[2\]\" is converted into an equivalent circuit using register \"g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[2\]~_emulated\" and latch \"g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[2\]~9\"" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1459992717961 "|enigma|g14_rotor:left_rotor|g14_counter_with_load:counter|temp_count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[3\] g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[3\]~_emulated g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[3\]~13 " "Register \"g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[3\]\" is converted into an equivalent circuit using register \"g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[3\]~_emulated\" and latch \"g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[3\]~13\"" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1459992717961 "|enigma|g14_rotor:left_rotor|g14_counter_with_load:counter|temp_count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[4\] g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[4\]~_emulated g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[4\]~17 " "Register \"g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[4\]\" is converted into an equivalent circuit using register \"g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[4\]~_emulated\" and latch \"g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[4\]~17\"" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1459992717961 "|enigma|g14_rotor:left_rotor|g14_counter_with_load:counter|temp_count[4]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1459992717961 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1459992729427 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1459992739672 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459992739672 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5256 " "Implemented 5256 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "57 " "Implemented 57 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1459992740083 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1459992740083 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5194 " "Implemented 5194 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1459992740083 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1459992740083 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "930 " "Peak virtual memory: 930 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1459992740131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 06 21:32:20 2016 " "Processing ended: Wed Apr 06 21:32:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1459992740131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1459992740131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1459992740131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1459992740131 ""}
