// Seed: 3208152906
module module_0 (
    input tri0 id_0
);
  initial @(posedge 1 or posedge id_0 or posedge id_0) $signed(24);
  ;
  module_2 modCall_1 ();
  logic [-1 : 1 'd0] id_2 = -1, id_3;
  assign id_3 = id_0;
endmodule
module module_1 (
    output tri1  id_0,
    input  tri0  id_1,
    input  wor   id_2,
    output logic id_3,
    input  wand  id_4
);
  logic id_6;
  module_0 modCall_1 (id_2);
  assign modCall_1.id_2 = 0;
  always if (1) id_3 = id_2;
endmodule
program module_2;
  assign module_0.id_0 = 0;
  wire id_1, id_2;
  wire id_3;
endprogram
