<profile>

<section name = "Vivado HLS Report for 'kernel0'" level="0">
<item name = "Date">Sun Mar 22 14:27:51 2020
</item>
<item name = "Version">2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)</item>
<item name = "Project">prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.375 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">135, 147, 0.675 us, 0.735 us, 110, 121, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="PE139_U0">PE139, 109, 109, 0.545 us, 0.545 us, 109, 109, none</column>
<column name="PE140_U0">PE140, 109, 109, 0.545 us, 0.545 us, 109, 109, none</column>
<column name="PE142_U0">PE142, 109, 109, 0.545 us, 0.545 us, 109, 109, none</column>
<column name="PE_U0">PE, 109, 109, 0.545 us, 0.545 us, 109, 109, none</column>
<column name="B_IO_L3_in_U0">B_IO_L3_in, 42, 42, 0.210 us, 0.210 us, 42, 42, none</column>
<column name="A_IO_L3_in_U0">A_IO_L3_in, 42, 42, 0.210 us, 0.210 us, 42, 42, none</column>
<column name="C_drain_IO_L3_out_U0">C_drain_IO_L3_out, 40, 40, 0.200 us, 0.200 us, 40, 40, none</column>
<column name="B_IO_L2_in_U0">B_IO_L2_in, 79, 120, 0.395 us, 0.600 us, 79, 120, none</column>
<column name="A_IO_L2_in_U0">A_IO_L2_in, 79, 120, 0.395 us, 0.600 us, 79, 120, none</column>
<column name="B_IO_L2_in_tail_U0">B_IO_L2_in_tail, 63, 120, 0.315 us, 0.600 us, 63, 120, none</column>
<column name="A_IO_L2_in_tail_U0">A_IO_L2_in_tail, 63, 120, 0.315 us, 0.600 us, 63, 120, none</column>
<column name="C_drain_IO_L2_out_U0">C_drain_IO_L2_out, 34, 34, 0.170 us, 0.170 us, 34, 34, none</column>
<column name="C_drain_IO_L1_out145_U0">C_drain_IO_L1_out145, 39, 44, 0.195 us, 0.220 us, 39, 44, none</column>
<column name="C_drain_IO_L1_out_U0">C_drain_IO_L1_out, 39, 44, 0.195 us, 0.220 us, 39, 44, none</column>
<column name="C_drain_IO_L1_out_he_U0">C_drain_IO_L1_out_he, 39, 42, 0.195 us, 0.210 us, 39, 42, none</column>
<column name="C_drain_IO_L1_out_he_1_U0">C_drain_IO_L1_out_he_1, 39, 42, 0.195 us, 0.210 us, 39, 42, none</column>
<column name="PE_A_dummy141_U0">PE_A_dummy141, 66, 66, 0.330 us, 0.330 us, 66, 66, none</column>
<column name="PE_B_dummy143_U0">PE_B_dummy143, 66, 66, 0.330 us, 0.330 us, 66, 66, none</column>
<column name="PE_A_dummy_U0">PE_A_dummy, 66, 66, 0.330 us, 0.330 us, 66, 66, none</column>
<column name="PE_B_dummy_U0">PE_B_dummy, 66, 66, 0.330 us, 0.330 us, 66, 66, none</column>
<column name="C_drain_IO_L2_out_he_U0">C_drain_IO_L2_out_he, 18, 18, 90.000 ns, 90.000 ns, 18, 18, none</column>
<column name="kernel0_entry6_U0">kernel0_entry6, 0, 0, 0 ns, 0 ns, 0, 0, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 35, -</column>
<column name="FIFO">0, -, 146, 2238, -</column>
<column name="Instance">20, 24, 7779, 11529, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 9, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">1, 1, 1, 3, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="A_IO_L2_in_U0">A_IO_L2_in, 0, 0, 575, 638, 0</column>
<column name="A_IO_L2_in_tail_U0">A_IO_L2_in_tail, 0, 0, 569, 573, 0</column>
<column name="A_IO_L3_in_U0">A_IO_L3_in, 0, 0, 296, 417, 0</column>
<column name="B_IO_L2_in_U0">B_IO_L2_in, 0, 0, 579, 663, 0</column>
<column name="B_IO_L2_in_tail_U0">B_IO_L2_in_tail, 0, 0, 573, 598, 0</column>
<column name="B_IO_L3_in_U0">B_IO_L3_in, 0, 0, 296, 419, 0</column>
<column name="C_drain_IO_L1_out_U0">C_drain_IO_L1_out, 0, 0, 303, 534, 0</column>
<column name="C_drain_IO_L1_out145_U0">C_drain_IO_L1_out145, 0, 0, 303, 534, 0</column>
<column name="C_drain_IO_L1_out_he_U0">C_drain_IO_L1_out_he, 0, 0, 296, 434, 0</column>
<column name="C_drain_IO_L1_out_he_1_U0">C_drain_IO_L1_out_he_1, 0, 0, 296, 434, 0</column>
<column name="C_drain_IO_L2_out_U0">C_drain_IO_L2_out, 0, 0, 31, 274, 0</column>
<column name="C_drain_IO_L2_out_he_U0">C_drain_IO_L2_out_he, 0, 0, 12, 99, 0</column>
<column name="C_drain_IO_L3_out_U0">C_drain_IO_L3_out, 0, 0, 235, 451, 0</column>
<column name="PE_U0">PE, 2, 6, 377, 630, 0</column>
<column name="PE139_U0">PE139, 2, 6, 377, 630, 0</column>
<column name="PE140_U0">PE140, 2, 6, 377, 630, 0</column>
<column name="PE142_U0">PE142, 2, 6, 377, 630, 0</column>
<column name="PE_A_dummy_U0">PE_A_dummy, 0, 0, 14, 91, 0</column>
<column name="PE_A_dummy141_U0">PE_A_dummy141, 0, 0, 14, 91, 0</column>
<column name="PE_B_dummy_U0">PE_B_dummy, 0, 0, 14, 91, 0</column>
<column name="PE_B_dummy143_U0">PE_B_dummy143, 0, 0, 14, 91, 0</column>
<column name="kernel0_control_s_axi_U">kernel0_control_s_axi, 0, 0, 150, 232, 0</column>
<column name="kernel0_entry6_U0">kernel0_entry6, 0, 0, 3, 47, 0</column>
<column name="kernel0_gmem_A_m_axi_U">kernel0_gmem_A_m_axi, 4, 0, 566, 766, 0</column>
<column name="kernel0_gmem_B_m_axi_U">kernel0_gmem_B_m_axi, 4, 0, 566, 766, 0</column>
<column name="kernel0_gmem_C_m_axi_U">kernel0_gmem_C_m_axi, 4, 0, 566, 766, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="A_V_c_U">0, 5, 0, -, 2, 32, 64</column>
<column name="B_V_c_U">0, 5, 0, -, 2, 32, 64</column>
<column name="C_V_c_U">0, 6, 0, -, 9, 32, 288</column>
<column name="fifo_A_A_IO_L2_in_0_s_U">0, 5, 0, -, 1, 128, 128</column>
<column name="fifo_A_A_IO_L2_in_1_s_U">0, 5, 0, -, 1, 128, 128</column>
<column name="fifo_A_PE_0_0_V_V_U">0, 5, 0, -, 1, 64, 64</column>
<column name="fifo_A_PE_0_1_V_V_U">0, 5, 0, -, 1, 64, 64</column>
<column name="fifo_A_PE_0_2_V_V_U">0, 5, 0, -, 1, 64, 64</column>
<column name="fifo_A_PE_1_0_V_V_U">0, 5, 0, -, 1, 64, 64</column>
<column name="fifo_A_PE_1_1_V_V_U">0, 5, 0, -, 1, 64, 64</column>
<column name="fifo_A_PE_1_2_V_V_U">0, 5, 0, -, 1, 64, 64</column>
<column name="fifo_B_B_IO_L2_in_0_s_U">0, 5, 0, -, 1, 128, 128</column>
<column name="fifo_B_B_IO_L2_in_1_s_U">0, 5, 0, -, 1, 128, 128</column>
<column name="fifo_B_PE_0_0_V_V_U">0, 5, 0, -, 1, 64, 64</column>
<column name="fifo_B_PE_0_1_V_V_U">0, 5, 0, -, 1, 64, 64</column>
<column name="fifo_B_PE_1_0_V_V_U">0, 5, 0, -, 1, 64, 64</column>
<column name="fifo_B_PE_1_1_V_V_U">0, 5, 0, -, 1, 64, 64</column>
<column name="fifo_B_PE_2_0_V_V_U">0, 5, 0, -, 1, 64, 64</column>
<column name="fifo_B_PE_2_1_V_V_U">0, 5, 0, -, 1, 64, 64</column>
<column name="fifo_C_drain_C_drain_10_U">0, 5, 0, -, 1, 64, 64</column>
<column name="fifo_C_drain_C_drain_11_U">0, 5, 0, -, 1, 64, 64</column>
<column name="fifo_C_drain_C_drain_6_U">0, 5, 0, -, 1, 64, 64</column>
<column name="fifo_C_drain_C_drain_7_U">0, 5, 0, -, 1, 64, 64</column>
<column name="fifo_C_drain_C_drain_8_U">0, 5, 0, -, 1, 64, 64</column>
<column name="fifo_C_drain_C_drain_9_U">0, 5, 0, -, 1, 64, 64</column>
<column name="fifo_C_drain_PE_0_0_s_U">0, 5, 0, -, 1, 32, 32</column>
<column name="fifo_C_drain_PE_0_1_s_U">0, 5, 0, -, 1, 32, 32</column>
<column name="fifo_C_drain_PE_1_0_s_U">0, 5, 0, -, 1, 32, 32</column>
<column name="fifo_C_drain_PE_1_1_s_U">0, 5, 0, -, 1, 32, 32</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="A_IO_L3_in_U0_ap_ready_count">+, 0, 0, 3, 2, 1</column>
<column name="B_IO_L3_in_U0_ap_ready_count">+, 0, 0, 3, 2, 1</column>
<column name="kernel0_entry6_U0_ap_ready_count">+, 0, 0, 3, 2, 1</column>
<column name="A_IO_L2_in_U0_start_full_n">and, 0, 0, 2, 1, 1</column>
<column name="A_IO_L3_in_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="B_IO_L3_in_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="PE140_U0_start_full_n">and, 0, 0, 2, 1, 1</column>
<column name="PE142_U0_start_full_n">and, 0, 0, 2, 1, 1</column>
<column name="PE_U0_start_full_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_done">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="kernel0_entry6_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_A_IO_L3_in_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_B_IO_L3_in_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_kernel0_entry6_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="A_IO_L3_in_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="B_IO_L3_in_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="ap_sync_reg_A_IO_L3_in_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_B_IO_L3_in_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_kernel0_entry6_U0_ap_ready">9, 2, 1, 2</column>
<column name="kernel0_entry6_U0_ap_ready_count">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="A_IO_L3_in_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="B_IO_L3_in_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="ap_sync_reg_A_IO_L3_in_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_B_IO_L3_in_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_kernel0_entry6_U0_ap_ready">1, 0, 1, 0</column>
<column name="kernel0_entry6_U0_ap_ready_count">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, kernel0, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, kernel0, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, kernel0, return value</column>
<column name="m_axi_gmem_A_AWVALID">out, 1, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_AWREADY">in, 1, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_AWADDR">out, 32, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_AWID">out, 1, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_AWLEN">out, 8, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_AWSIZE">out, 3, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_AWBURST">out, 2, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_AWLOCK">out, 2, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_AWCACHE">out, 4, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_AWPROT">out, 3, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_AWQOS">out, 4, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_AWREGION">out, 4, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_AWUSER">out, 1, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_WVALID">out, 1, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_WREADY">in, 1, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_WDATA">out, 128, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_WSTRB">out, 16, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_WLAST">out, 1, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_WID">out, 1, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_WUSER">out, 1, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_ARVALID">out, 1, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_ARREADY">in, 1, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_ARADDR">out, 32, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_ARID">out, 1, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_ARLEN">out, 8, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_ARSIZE">out, 3, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_ARBURST">out, 2, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_ARLOCK">out, 2, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_ARCACHE">out, 4, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_ARPROT">out, 3, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_ARQOS">out, 4, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_ARREGION">out, 4, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_ARUSER">out, 1, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_RVALID">in, 1, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_RREADY">out, 1, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_RDATA">in, 128, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_RLAST">in, 1, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_RID">in, 1, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_RUSER">in, 1, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_RRESP">in, 2, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_BVALID">in, 1, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_BREADY">out, 1, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_BRESP">in, 2, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_BID">in, 1, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_BUSER">in, 1, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_B_AWVALID">out, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_AWREADY">in, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_AWADDR">out, 32, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_AWID">out, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_AWLEN">out, 8, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_AWSIZE">out, 3, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_AWBURST">out, 2, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_AWLOCK">out, 2, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_AWCACHE">out, 4, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_AWPROT">out, 3, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_AWQOS">out, 4, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_AWREGION">out, 4, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_AWUSER">out, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_WVALID">out, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_WREADY">in, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_WDATA">out, 128, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_WSTRB">out, 16, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_WLAST">out, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_WID">out, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_WUSER">out, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_ARVALID">out, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_ARREADY">in, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_ARADDR">out, 32, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_ARID">out, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_ARLEN">out, 8, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_ARSIZE">out, 3, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_ARBURST">out, 2, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_ARLOCK">out, 2, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_ARCACHE">out, 4, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_ARPROT">out, 3, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_ARQOS">out, 4, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_ARREGION">out, 4, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_ARUSER">out, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_RVALID">in, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_RREADY">out, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_RDATA">in, 128, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_RLAST">in, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_RID">in, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_RUSER">in, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_RRESP">in, 2, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_BVALID">in, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_BREADY">out, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_BRESP">in, 2, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_BID">in, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_BUSER">in, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_C_AWVALID">out, 1, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_AWREADY">in, 1, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_AWADDR">out, 32, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_AWID">out, 1, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_AWLEN">out, 8, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_AWSIZE">out, 3, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_AWBURST">out, 2, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_AWLOCK">out, 2, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_AWCACHE">out, 4, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_AWPROT">out, 3, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_AWQOS">out, 4, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_AWREGION">out, 4, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_AWUSER">out, 1, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_WVALID">out, 1, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_WREADY">in, 1, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_WDATA">out, 64, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_WSTRB">out, 8, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_WLAST">out, 1, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_WID">out, 1, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_WUSER">out, 1, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_ARVALID">out, 1, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_ARREADY">in, 1, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_ARADDR">out, 32, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_ARID">out, 1, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_ARLEN">out, 8, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_ARSIZE">out, 3, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_ARBURST">out, 2, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_ARLOCK">out, 2, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_ARCACHE">out, 4, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_ARPROT">out, 3, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_ARQOS">out, 4, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_ARREGION">out, 4, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_ARUSER">out, 1, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_RVALID">in, 1, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_RREADY">out, 1, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_RDATA">in, 64, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_RLAST">in, 1, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_RID">in, 1, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_RUSER">in, 1, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_RRESP">in, 2, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_BVALID">in, 1, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_BREADY">out, 1, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_BRESP">in, 2, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_BID">in, 1, m_axi, gmem_C, pointer</column>
<column name="m_axi_gmem_C_BUSER">in, 1, m_axi, gmem_C, pointer</column>
</table>
</item>
</section>
</profile>
