{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1469622486476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1469622486483 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 27 18:28:06 2016 " "Processing started: Wed Jul 27 18:28:06 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1469622486483 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622486483 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622486483 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1469622487429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/first/shifter.v 2 2 " "Found 2 design units, including 2 entities, in source file /quartus_projects/first/shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 _edge " "Found entity 1: _edge" {  } { { "../first/shifter.v" "" { Text "C:/quartus_projects/first/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622511329 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "../first/shifter.v" "" { Text "C:/quartus_projects/first/shifter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622511329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622511329 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a register_file.v(1) " "Verilog HDL Declaration information at register_file.v(1): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "../first/register_file.v" "" { Text "C:/quartus_projects/first/register_file.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1469622511331 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b register_file.v(1) " "Verilog HDL Declaration information at register_file.v(1): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "../first/register_file.v" "" { Text "C:/quartus_projects/first/register_file.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1469622511331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/first/register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/first/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../first/register_file.v" "" { Text "C:/quartus_projects/first/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622511331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622511331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/first/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/first/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../first/register.v" "" { Text "C:/quartus_projects/first/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622511333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622511333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/first/program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/first/program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "../first/program_counter.v" "" { Text "C:/quartus_projects/first/program_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622511335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622511335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/first/multiplex14.v 0 0 " "Found 0 design units, including 0 entities, in source file /quartus_projects/first/multiplex14.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622511337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/first/multiplex2.v 2 2 " "Found 2 design units, including 2 entities, in source file /quartus_projects/first/multiplex2.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex2 " "Found entity 1: multiplex2" {  } { { "../first/multiplex2.v" "" { Text "C:/quartus_projects/first/multiplex2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622511339 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplex2sh " "Found entity 2: multiplex2sh" {  } { { "../first/multiplex2.v" "" { Text "C:/quartus_projects/first/multiplex2.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622511339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622511339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/first/multiplex_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/first/multiplex_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex_shift " "Found entity 1: multiplex_shift" {  } { { "../first/multiplex_shift.v" "" { Text "C:/quartus_projects/first/multiplex_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622511345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622511345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/first/multiplex.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/first/multiplex.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex " "Found entity 1: multiplex" {  } { { "../first/multiplex.v" "" { Text "C:/quartus_projects/first/multiplex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622511347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622511347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/first/memory_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/first/memory_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_block " "Found entity 1: memory_block" {  } { { "../first/memory_block.v" "" { Text "C:/quartus_projects/first/memory_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622511349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622511349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/first/memory.v 4 4 " "Found 4 design units, including 4 entities, in source file /quartus_projects/first/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "../first/memory.v" "" { Text "C:/quartus_projects/first/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622511352 ""} { "Info" "ISGN_ENTITY_NAME" "2 part1 " "Found entity 2: part1" {  } { { "../first/memory.v" "" { Text "C:/quartus_projects/first/memory.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622511352 ""} { "Info" "ISGN_ENTITY_NAME" "3 memory " "Found entity 3: memory" {  } { { "../first/memory.v" "" { Text "C:/quartus_projects/first/memory.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622511352 ""} { "Info" "ISGN_ENTITY_NAME" "4 counter " "Found entity 4: counter" {  } { { "../first/memory.v" "" { Text "C:/quartus_projects/first/memory.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622511352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622511352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/first/lu.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/first/lu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lu " "Found entity 1: lu" {  } { { "../first/lu.v" "" { Text "C:/quartus_projects/first/lu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622511358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622511358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/first/func_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/first/func_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 func_unit " "Found entity 1: func_unit" {  } { { "../first/func_unit.v" "" { Text "C:/quartus_projects/first/func_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622511361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622511361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/first/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/first/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../first/decoder.v" "" { Text "C:/quartus_projects/first/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622511363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622511363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/first/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/first/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../first/datapath.v" "" { Text "C:/quartus_projects/first/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622511365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622511365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/first/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/first/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622511368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622511368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TR tr calc.v(13) " "Verilog HDL Declaration information at calc.v(13): object \"TR\" differs only in case from object \"tr\" in the same scope" {  } { { "../first/calc.v" "" { Text "C:/quartus_projects/first/calc.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1469622511370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/first/calc.v 3 3 " "Found 3 design units, including 3 entities, in source file /quartus_projects/first/calc.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum " "Found entity 1: sum" {  } { { "../first/calc.v" "" { Text "C:/quartus_projects/first/calc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622511371 ""} { "Info" "ISGN_ENTITY_NAME" "2 wholesum " "Found entity 2: wholesum" {  } { { "../first/calc.v" "" { Text "C:/quartus_projects/first/calc.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622511371 ""} { "Info" "ISGN_ENTITY_NAME" "3 calc " "Found entity 3: calc" {  } { { "../first/calc.v" "" { Text "C:/quartus_projects/first/calc.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622511371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622511371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/first/branch_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/first/branch_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_control " "Found entity 1: branch_control" {  } { { "../first/branch_control.v" "" { Text "C:/quartus_projects/first/branch_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622511374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622511374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/first/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/first/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../first/alu.v" "" { Text "C:/quartus_projects/first/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622511377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622511377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 project " "Found entity 1: project" {  } { { "project.bdf" "" { Schematic "C:/quartus_projects/project/project.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622511378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622511378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/quartus_projects/project/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622511380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622511380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "C:/quartus_projects/project/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622511382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622511382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/quartus_projects/project/rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622511385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622511385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/quartus_projects/project/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622511387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622511387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverter.v 1 1 " "Found 1 design units, including 1 entities, in source file inverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 inverter " "Found entity 1: inverter" {  } { { "inverter.v" "" { Text "C:/quartus_projects/project/inverter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622511390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622511390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pllmem.v 1 1 " "Found 1 design units, including 1 entities, in source file pllmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 pllmem " "Found entity 1: pllmem" {  } { { "pllmem.v" "" { Text "C:/quartus_projects/project/pllmem.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622511392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622511392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pllmem/pllmem_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pllmem/pllmem_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pllmem_0002 " "Found entity 1: pllmem_0002" {  } { { "pllmem/pllmem_0002.v" "" { Text "C:/quartus_projects/project/pllmem/pllmem_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622511395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622511395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram1port.v 1 1 " "Found 1 design units, including 1 entities, in source file ram1port.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram1port " "Found entity 1: ram1port" {  } { { "ram1port.v" "" { Text "C:/quartus_projects/project/ram1port.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622511397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622511397 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project " "Elaborating entity \"project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1469622511471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram1port ram1port:inst9 " "Elaborating entity \"ram1port\" for hierarchy \"ram1port:inst9\"" {  } { { "project.bdf" "inst9" { Schematic "C:/quartus_projects/project/project.bdf" { { 256 -608 -392 384 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469622511499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram1port:inst9\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram1port:inst9\|altsyncram:altsyncram_component\"" {  } { { "ram1port.v" "altsyncram_component" { Text "C:/quartus_projects/project/ram1port.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469622511577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram1port:inst9\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram1port:inst9\|altsyncram:altsyncram_component\"" {  } { { "ram1port.v" "" { Text "C:/quartus_projects/project/ram1port.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469622511597 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram1port:inst9\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram1port:inst9\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622511598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622511598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram.mif " "Parameter \"init_file\" = \"ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622511598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622511598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622511598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622511598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 36000 " "Parameter \"numwords_a\" = \"36000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622511598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622511598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622511598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622511598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622511598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622511598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622511598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622511598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622511598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622511598 ""}  } { { "ram1port.v" "" { Text "C:/quartus_projects/project/ram1port.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1469622511598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u3s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u3s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u3s1 " "Found entity 1: altsyncram_u3s1" {  } { { "db/altsyncram_u3s1.tdf" "" { Text "C:/quartus_projects/project/db/altsyncram_u3s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622511666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622511666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u3s1 ram1port:inst9\|altsyncram:altsyncram_component\|altsyncram_u3s1:auto_generated " "Elaborating entity \"altsyncram_u3s1\" for hierarchy \"ram1port:inst9\|altsyncram:altsyncram_component\|altsyncram_u3s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469622511667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mii2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mii2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mii2 " "Found entity 1: altsyncram_mii2" {  } { { "db/altsyncram_mii2.tdf" "" { Text "C:/quartus_projects/project/db/altsyncram_mii2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622511786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622511786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mii2 ram1port:inst9\|altsyncram:altsyncram_component\|altsyncram_u3s1:auto_generated\|altsyncram_mii2:altsyncram1 " "Elaborating entity \"altsyncram_mii2\" for hierarchy \"ram1port:inst9\|altsyncram:altsyncram_component\|altsyncram_u3s1:auto_generated\|altsyncram_mii2:altsyncram1\"" {  } { { "db/altsyncram_u3s1.tdf" "altsyncram1" { Text "C:/quartus_projects/project/db/altsyncram_u3s1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469622511786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ala.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ala.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ala " "Found entity 1: decode_ala" {  } { { "db/decode_ala.tdf" "" { Text "C:/quartus_projects/project/db/decode_ala.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622512093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622512093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ala ram1port:inst9\|altsyncram:altsyncram_component\|altsyncram_u3s1:auto_generated\|altsyncram_mii2:altsyncram1\|decode_ala:decode4 " "Elaborating entity \"decode_ala\" for hierarchy \"ram1port:inst9\|altsyncram:altsyncram_component\|altsyncram_u3s1:auto_generated\|altsyncram_mii2:altsyncram1\|decode_ala:decode4\"" {  } { { "db/altsyncram_mii2.tdf" "decode4" { Text "C:/quartus_projects/project/db/altsyncram_mii2.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469622512094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_31a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_31a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_31a " "Found entity 1: decode_31a" {  } { { "db/decode_31a.tdf" "" { Text "C:/quartus_projects/project/db/decode_31a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622512172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622512172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_31a ram1port:inst9\|altsyncram:altsyncram_component\|altsyncram_u3s1:auto_generated\|altsyncram_mii2:altsyncram1\|decode_31a:rden_decode_a " "Elaborating entity \"decode_31a\" for hierarchy \"ram1port:inst9\|altsyncram:altsyncram_component\|altsyncram_u3s1:auto_generated\|altsyncram_mii2:altsyncram1\|decode_31a:rden_decode_a\"" {  } { { "db/altsyncram_mii2.tdf" "rden_decode_a" { Text "C:/quartus_projects/project/db/altsyncram_mii2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469622512173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9hb " "Found entity 1: mux_9hb" {  } { { "db/mux_9hb.tdf" "" { Text "C:/quartus_projects/project/db/mux_9hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622512253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622512253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9hb ram1port:inst9\|altsyncram:altsyncram_component\|altsyncram_u3s1:auto_generated\|altsyncram_mii2:altsyncram1\|mux_9hb:mux6 " "Elaborating entity \"mux_9hb\" for hierarchy \"ram1port:inst9\|altsyncram:altsyncram_component\|altsyncram_u3s1:auto_generated\|altsyncram_mii2:altsyncram1\|mux_9hb:mux6\"" {  } { { "db/altsyncram_mii2.tdf" "mux6" { Text "C:/quartus_projects/project/db/altsyncram_mii2.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469622512254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ram1port:inst9\|altsyncram:altsyncram_component\|altsyncram_u3s1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ram1port:inst9\|altsyncram:altsyncram_component\|altsyncram_u3s1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_u3s1.tdf" "mgl_prim2" { Text "C:/quartus_projects/project/db/altsyncram_u3s1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469622513234 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram1port:inst9\|altsyncram:altsyncram_component\|altsyncram_u3s1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ram1port:inst9\|altsyncram:altsyncram_component\|altsyncram_u3s1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_u3s1.tdf" "" { Text "C:/quartus_projects/project/db/altsyncram_u3s1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469622513264 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram1port:inst9\|altsyncram:altsyncram_component\|altsyncram_u3s1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ram1port:inst9\|altsyncram:altsyncram_component\|altsyncram_u3s1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622513264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622513264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622513264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1918987520 " "Parameter \"NODE_NAME\" = \"1918987520\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622513264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 36000 " "Parameter \"NUMWORDS\" = \"36000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622513264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622513264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622513264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 16 " "Parameter \"WIDTHAD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622513264 ""}  } { { "db/altsyncram_u3s1.tdf" "" { Text "C:/quartus_projects/project/db/altsyncram_u3s1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1469622513264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ram1port:inst9\|altsyncram:altsyncram_component\|altsyncram_u3s1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ram1port:inst9\|altsyncram:altsyncram_component\|altsyncram_u3s1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469622513515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ram1port:inst9\|altsyncram:altsyncram_component\|altsyncram_u3s1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ram1port:inst9\|altsyncram:altsyncram_component\|altsyncram_u3s1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469622513766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ram1port:inst9\|altsyncram:altsyncram_component\|altsyncram_u3s1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ram1port:inst9\|altsyncram:altsyncram_component\|altsyncram_u3s1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469622514009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:inst1 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:inst1\"" {  } { { "project.bdf" "inst1" { Schematic "C:/quartus_projects/project/project.bdf" { { 96 -192 64 368 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469622514096 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(23) " "Verilog HDL Case Statement warning at control_unit.v(23): incomplete case statement has no default case item" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 23 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1469622514102 "|project|control_unit:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LOAD_EN control_unit.v(19) " "Verilog HDL Always Construct warning at control_unit.v(19): inferring latch(es) for variable \"LOAD_EN\", which holds its previous value in one or more paths through the always construct" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1469622514105 "|project|control_unit:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CONST_SEL control_unit.v(19) " "Verilog HDL Always Construct warning at control_unit.v(19): inferring latch(es) for variable \"CONST_SEL\", which holds its previous value in one or more paths through the always construct" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1469622514106 "|project|control_unit:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DATA_SEL control_unit.v(19) " "Verilog HDL Always Construct warning at control_unit.v(19): inferring latch(es) for variable \"DATA_SEL\", which holds its previous value in one or more paths through the always construct" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1469622514106 "|project|control_unit:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IMM_OFFSET control_unit.v(19) " "Verilog HDL Always Construct warning at control_unit.v(19): inferring latch(es) for variable \"IMM_OFFSET\", which holds its previous value in one or more paths through the always construct" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1469622514106 "|project|control_unit:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MODE control_unit.v(19) " "Verilog HDL Always Construct warning at control_unit.v(19): inferring latch(es) for variable \"MODE\", which holds its previous value in one or more paths through the always construct" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1469622514106 "|project|control_unit:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OFFSET_SEL control_unit.v(19) " "Verilog HDL Always Construct warning at control_unit.v(19): inferring latch(es) for variable \"OFFSET_SEL\", which holds its previous value in one or more paths through the always construct" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1469622514107 "|project|control_unit:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A_SEL control_unit.v(19) " "Verilog HDL Always Construct warning at control_unit.v(19): inferring latch(es) for variable \"A_SEL\", which holds its previous value in one or more paths through the always construct" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1469622514107 "|project|control_unit:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B_SEL control_unit.v(19) " "Verilog HDL Always Construct warning at control_unit.v(19): inferring latch(es) for variable \"B_SEL\", which holds its previous value in one or more paths through the always construct" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1469622514108 "|project|control_unit:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DEST_SEL control_unit.v(19) " "Verilog HDL Always Construct warning at control_unit.v(19): inferring latch(es) for variable \"DEST_SEL\", which holds its previous value in one or more paths through the always construct" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1469622514108 "|project|control_unit:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OP_SEL control_unit.v(19) " "Verilog HDL Always Construct warning at control_unit.v(19): inferring latch(es) for variable \"OP_SEL\", which holds its previous value in one or more paths through the always construct" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1469622514108 "|project|control_unit:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CONST_IN control_unit.v(19) " "Verilog HDL Always Construct warning at control_unit.v(19): inferring latch(es) for variable \"CONST_IN\", which holds its previous value in one or more paths through the always construct" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1469622514108 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONST_IN\[0\] control_unit.v(19) " "Inferred latch for \"CONST_IN\[0\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514110 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONST_IN\[1\] control_unit.v(19) " "Inferred latch for \"CONST_IN\[1\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514110 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONST_IN\[2\] control_unit.v(19) " "Inferred latch for \"CONST_IN\[2\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514110 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONST_IN\[3\] control_unit.v(19) " "Inferred latch for \"CONST_IN\[3\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514110 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONST_IN\[4\] control_unit.v(19) " "Inferred latch for \"CONST_IN\[4\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514111 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONST_IN\[5\] control_unit.v(19) " "Inferred latch for \"CONST_IN\[5\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514111 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONST_IN\[6\] control_unit.v(19) " "Inferred latch for \"CONST_IN\[6\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514111 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONST_IN\[7\] control_unit.v(19) " "Inferred latch for \"CONST_IN\[7\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514111 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONST_IN\[8\] control_unit.v(19) " "Inferred latch for \"CONST_IN\[8\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514111 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONST_IN\[9\] control_unit.v(19) " "Inferred latch for \"CONST_IN\[9\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514111 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONST_IN\[10\] control_unit.v(19) " "Inferred latch for \"CONST_IN\[10\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514111 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONST_IN\[11\] control_unit.v(19) " "Inferred latch for \"CONST_IN\[11\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514111 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONST_IN\[12\] control_unit.v(19) " "Inferred latch for \"CONST_IN\[12\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514111 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONST_IN\[13\] control_unit.v(19) " "Inferred latch for \"CONST_IN\[13\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514112 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONST_IN\[14\] control_unit.v(19) " "Inferred latch for \"CONST_IN\[14\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514112 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONST_IN\[15\] control_unit.v(19) " "Inferred latch for \"CONST_IN\[15\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514112 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP_SEL\[0\] control_unit.v(19) " "Inferred latch for \"OP_SEL\[0\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514112 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP_SEL\[1\] control_unit.v(19) " "Inferred latch for \"OP_SEL\[1\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514112 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP_SEL\[2\] control_unit.v(19) " "Inferred latch for \"OP_SEL\[2\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514112 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP_SEL\[3\] control_unit.v(19) " "Inferred latch for \"OP_SEL\[3\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514112 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEST_SEL\[0\] control_unit.v(19) " "Inferred latch for \"DEST_SEL\[0\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514112 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEST_SEL\[1\] control_unit.v(19) " "Inferred latch for \"DEST_SEL\[1\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514113 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEST_SEL\[2\] control_unit.v(19) " "Inferred latch for \"DEST_SEL\[2\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514113 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEST_SEL\[3\] control_unit.v(19) " "Inferred latch for \"DEST_SEL\[3\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514113 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_SEL\[0\] control_unit.v(19) " "Inferred latch for \"B_SEL\[0\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514113 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_SEL\[1\] control_unit.v(19) " "Inferred latch for \"B_SEL\[1\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514113 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_SEL\[2\] control_unit.v(19) " "Inferred latch for \"B_SEL\[2\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514113 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_SEL\[3\] control_unit.v(19) " "Inferred latch for \"B_SEL\[3\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514113 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_SEL\[0\] control_unit.v(19) " "Inferred latch for \"A_SEL\[0\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514113 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_SEL\[1\] control_unit.v(19) " "Inferred latch for \"A_SEL\[1\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514113 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_SEL\[2\] control_unit.v(19) " "Inferred latch for \"A_SEL\[2\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514113 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_SEL\[3\] control_unit.v(19) " "Inferred latch for \"A_SEL\[3\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514114 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OFFSET_SEL control_unit.v(19) " "Inferred latch for \"OFFSET_SEL\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514114 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MODE\[0\] control_unit.v(19) " "Inferred latch for \"MODE\[0\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514114 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MODE\[1\] control_unit.v(19) " "Inferred latch for \"MODE\[1\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514114 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OFFSET\[0\] control_unit.v(19) " "Inferred latch for \"IMM_OFFSET\[0\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514114 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OFFSET\[1\] control_unit.v(19) " "Inferred latch for \"IMM_OFFSET\[1\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514114 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OFFSET\[2\] control_unit.v(19) " "Inferred latch for \"IMM_OFFSET\[2\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514114 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OFFSET\[3\] control_unit.v(19) " "Inferred latch for \"IMM_OFFSET\[3\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514114 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OFFSET\[4\] control_unit.v(19) " "Inferred latch for \"IMM_OFFSET\[4\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514115 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OFFSET\[5\] control_unit.v(19) " "Inferred latch for \"IMM_OFFSET\[5\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514115 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OFFSET\[6\] control_unit.v(19) " "Inferred latch for \"IMM_OFFSET\[6\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514115 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OFFSET\[7\] control_unit.v(19) " "Inferred latch for \"IMM_OFFSET\[7\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514115 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OFFSET\[8\] control_unit.v(19) " "Inferred latch for \"IMM_OFFSET\[8\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514115 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OFFSET\[9\] control_unit.v(19) " "Inferred latch for \"IMM_OFFSET\[9\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514115 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OFFSET\[10\] control_unit.v(19) " "Inferred latch for \"IMM_OFFSET\[10\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514115 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OFFSET\[11\] control_unit.v(19) " "Inferred latch for \"IMM_OFFSET\[11\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514115 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OFFSET\[12\] control_unit.v(19) " "Inferred latch for \"IMM_OFFSET\[12\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514115 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OFFSET\[13\] control_unit.v(19) " "Inferred latch for \"IMM_OFFSET\[13\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514115 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OFFSET\[14\] control_unit.v(19) " "Inferred latch for \"IMM_OFFSET\[14\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514116 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OFFSET\[15\] control_unit.v(19) " "Inferred latch for \"IMM_OFFSET\[15\]\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514116 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_SEL control_unit.v(19) " "Inferred latch for \"DATA_SEL\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514116 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONST_SEL control_unit.v(19) " "Inferred latch for \"CONST_SEL\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514116 "|project|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOAD_EN control_unit.v(19) " "Inferred latch for \"LOAD_EN\" at control_unit.v(19)" {  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514116 "|project|control_unit:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst2 " "Elaborating entity \"pll\" for hierarchy \"pll:inst2\"" {  } { { "project.bdf" "inst2" { Schematic "C:/quartus_projects/project/project.bdf" { { -216 -840 -680 -72 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469622514130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll:inst2\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"pll:inst2\|pll_0002:pll_inst\"" {  } { { "pll.v" "pll_inst" { Text "C:/quartus_projects/project/pll.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469622514139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "altera_pll_i" { Text "C:/quartus_projects/project/pll/pll_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469622514193 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1469622514237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "" { Text "C:/quartus_projects/project/pll/pll_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469622514253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 0.800000 MHz " "Parameter \"output_clock_frequency0\" = \"0.800000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 625000 ps " "Parameter \"phase_shift0\" = \"625000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 1.600000 MHz " "Parameter \"output_clock_frequency1\" = \"1.600000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514253 ""}  } { { "pll/pll_0002.v" "" { Text "C:/quartus_projects/project/pll/pll_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1469622514253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:inst11 " "Elaborating entity \"rom\" for hierarchy \"rom:inst11\"" {  } { { "project.bdf" "inst11" { Schematic "C:/quartus_projects/project/project.bdf" { { -240 528 744 -112 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469622514268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:inst11\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom:inst11\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "C:/quartus_projects/project/rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469622514287 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:inst11\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom:inst11\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "C:/quartus_projects/project/rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469622514314 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:inst11\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom:inst11\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom.mif " "Parameter \"init_file\" = \"rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=rom " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=rom\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 36000 " "Parameter \"numwords_a\" = \"36000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622514314 ""}  } { { "rom.v" "" { Text "C:/quartus_projects/project/rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1469622514314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8sj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8sj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8sj1 " "Found entity 1: altsyncram_8sj1" {  } { { "db/altsyncram_8sj1.tdf" "" { Text "C:/quartus_projects/project/db/altsyncram_8sj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622514382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8sj1 rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated " "Elaborating entity \"altsyncram_8sj1\" for hierarchy \"rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469622514383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uhl2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uhl2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uhl2 " "Found entity 1: altsyncram_uhl2" {  } { { "db/altsyncram_uhl2.tdf" "" { Text "C:/quartus_projects/project/db/altsyncram_uhl2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622514545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622514545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uhl2 rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1 " "Elaborating entity \"altsyncram_uhl2\" for hierarchy \"rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\"" {  } { { "db/altsyncram_8sj1.tdf" "altsyncram1" { Text "C:/quartus_projects/project/db/altsyncram_8sj1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469622514546 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "36000 65546 C:/quartus_projects/project/rom.mif " "Memory depth (36000) in the design file differs from memory depth (65546) in the Memory Initialization File \"C:/quartus_projects/project/rom.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "rom.v" "" { Text "C:/quartus_projects/project/rom.v" 82 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1469622514580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "C:/quartus_projects/project/db/mux_7hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622515096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622515096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|mux_7hb:mux6 " "Elaborating entity \"mux_7hb\" for hierarchy \"rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|mux_7hb:mux6\"" {  } { { "db/altsyncram_uhl2.tdf" "mux6" { Text "C:/quartus_projects/project/db/altsyncram_uhl2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469622515097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_8sj1.tdf" "mgl_prim2" { Text "C:/quartus_projects/project/db/altsyncram_8sj1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469622515126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_8sj1.tdf" "" { Text "C:/quartus_projects/project/db/altsyncram_8sj1.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469622515155 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622515156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622515156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622515156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1919905024 " "Parameter \"NODE_NAME\" = \"1919905024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622515156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 36000 " "Parameter \"NUMWORDS\" = \"36000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622515156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622515156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622515156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 16 " "Parameter \"WIDTHAD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469622515156 ""}  } { { "db/altsyncram_8sj1.tdf" "" { Text "C:/quartus_projects/project/db/altsyncram_8sj1.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1469622515156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:inst5 " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:inst5\"" {  } { { "project.bdf" "inst5" { Schematic "C:/quartus_projects/project/project.bdf" { { -152 -136 160 -40 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469622515163 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 program_counter.v(8) " "Verilog HDL assignment warning at program_counter.v(8): truncated value with size 32 to match size of target (16)" {  } { { "../first/program_counter.v" "" { Text "C:/quartus_projects/first/program_counter.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469622515164 "|project|program_counter:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_control branch_control:inst4 " "Elaborating entity \"branch_control\" for hierarchy \"branch_control:inst4\"" {  } { { "project.bdf" "inst4" { Schematic "C:/quartus_projects/project/project.bdf" { { -56 232 448 56 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469622515179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:inst " "Elaborating entity \"datapath\" for hierarchy \"datapath:inst\"" {  } { { "project.bdf" "inst" { Schematic "C:/quartus_projects/project/project.bdf" { { 136 416 656 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469622515193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file datapath:inst\|register_file:_ref " "Elaborating entity \"register_file\" for hierarchy \"datapath:inst\|register_file:_ref\"" {  } { { "../first/datapath.v" "_ref" { Text "C:/quartus_projects/first/datapath.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469622515207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder datapath:inst\|register_file:_ref\|decoder:inp " "Elaborating entity \"decoder\" for hierarchy \"datapath:inst\|register_file:_ref\|decoder:inp\"" {  } { { "../first/register_file.v" "inp" { Text "C:/quartus_projects/first/register_file.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469622515227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_block datapath:inst\|register_file:_ref\|memory_block:R0 " "Elaborating entity \"memory_block\" for hierarchy \"datapath:inst\|register_file:_ref\|memory_block:R0\"" {  } { { "../first/register_file.v" "R0" { Text "C:/quartus_projects/first/register_file.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469622515238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex datapath:inst\|register_file:_ref\|multiplex:a " "Elaborating entity \"multiplex\" for hierarchy \"datapath:inst\|register_file:_ref\|multiplex:a\"" {  } { { "../first/register_file.v" "a" { Text "C:/quartus_projects/first/register_file.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469622515257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex2 datapath:inst\|multiplex2:constb " "Elaborating entity \"multiplex2\" for hierarchy \"datapath:inst\|multiplex2:constb\"" {  } { { "../first/datapath.v" "constb" { Text "C:/quartus_projects/first/datapath.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469622515271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "func_unit datapath:inst\|func_unit:func " "Elaborating entity \"func_unit\" for hierarchy \"datapath:inst\|func_unit:func\"" {  } { { "../first/datapath.v" "func" { Text "C:/quartus_projects/first/datapath.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469622515279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:inst\|func_unit:func\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"datapath:inst\|func_unit:func\|alu:alu\"" {  } { { "../first/func_unit.v" "alu" { Text "C:/quartus_projects/first/func_unit.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469622515294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calc datapath:inst\|func_unit:func\|alu:alu\|calc:au " "Elaborating entity \"calc\" for hierarchy \"datapath:inst\|func_unit:func\|alu:alu\|calc:au\"" {  } { { "../first/alu.v" "au" { Text "C:/quartus_projects/first/alu.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469622515306 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 calc.v(40) " "Verilog HDL assignment warning at calc.v(40): truncated value with size 32 to match size of target (16)" {  } { { "../first/calc.v" "" { Text "C:/quartus_projects/first/calc.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469622515306 "|project|datapath:inst|func_unit:func|alu:alu|calc:au"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wholesum datapath:inst\|func_unit:func\|alu:alu\|calc:au\|wholesum:w " "Elaborating entity \"wholesum\" for hierarchy \"datapath:inst\|func_unit:func\|alu:alu\|calc:au\|wholesum:w\"" {  } { { "../first/calc.v" "w" { Text "C:/quartus_projects/first/calc.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469622515313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum datapath:inst\|func_unit:func\|alu:alu\|calc:au\|wholesum:w\|sum:s0 " "Elaborating entity \"sum\" for hierarchy \"datapath:inst\|func_unit:func\|alu:alu\|calc:au\|wholesum:w\|sum:s0\"" {  } { { "../first/calc.v" "s0" { Text "C:/quartus_projects/first/calc.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469622515323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lu datapath:inst\|func_unit:func\|alu:alu\|lu:lu " "Elaborating entity \"lu\" for hierarchy \"datapath:inst\|func_unit:func\|alu:alu\|lu:lu\"" {  } { { "../first/alu.v" "lu" { Text "C:/quartus_projects/first/alu.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469622515356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter datapath:inst\|func_unit:func\|shifter:sh " "Elaborating entity \"shifter\" for hierarchy \"datapath:inst\|func_unit:func\|shifter:sh\"" {  } { { "../first/func_unit.v" "sh" { Text "C:/quartus_projects/first/func_unit.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469622515385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex2sh datapath:inst\|func_unit:func\|shifter:sh\|multiplex2sh:centre " "Elaborating entity \"multiplex2sh\" for hierarchy \"datapath:inst\|func_unit:func\|shifter:sh\|multiplex2sh:centre\"" {  } { { "../first/shifter.v" "centre" { Text "C:/quartus_projects/first/shifter.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469622515396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_edge datapath:inst\|func_unit:func\|shifter:sh\|_edge:left " "Elaborating entity \"_edge\" for hierarchy \"datapath:inst\|func_unit:func\|shifter:sh\|_edge:left\"" {  } { { "../first/shifter.v" "left" { Text "C:/quartus_projects/first/shifter.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469622515411 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1469622516096 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.07.27.19:28:46 Progress: Loading sld3172de05/alt_sld_fab_wrapper_hw.tcl " "2016.07.27.19:28:46 Progress: Loading sld3172de05/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622526986 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622532413 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622532797 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622535123 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622535343 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622535570 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622535828 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622535862 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622535872 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1469622536631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld3172de05/alt_sld_fab.v" "" { Text "C:/quartus_projects/project/db/ip/sld3172de05/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622537075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622537075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/quartus_projects/project/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622537264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622537264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/quartus_projects/project/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622537269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622537269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/quartus_projects/project/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622537408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622537408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/quartus_projects/project/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622537593 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/quartus_projects/project/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622537593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622537593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/quartus_projects/project/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469622537743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622537743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst1\|A_SEL\[0\] " "Latch control_unit:inst1\|A_SEL\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\]" {  } { { "db/altsyncram_uhl2.tdf" "" { Text "C:/quartus_projects/project/db/altsyncram_uhl2.tdf" 46 15 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469622541571 ""}  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469622541571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst1\|A_SEL\[1\] " "Latch control_unit:inst1\|A_SEL\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\]" {  } { { "db/altsyncram_uhl2.tdf" "" { Text "C:/quartus_projects/project/db/altsyncram_uhl2.tdf" 46 15 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469622541571 ""}  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469622541571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst1\|A_SEL\[2\] " "Latch control_unit:inst1\|A_SEL\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\]" {  } { { "db/altsyncram_uhl2.tdf" "" { Text "C:/quartus_projects/project/db/altsyncram_uhl2.tdf" 46 15 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469622541571 ""}  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469622541571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst1\|A_SEL\[3\] " "Latch control_unit:inst1\|A_SEL\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\]" {  } { { "db/altsyncram_uhl2.tdf" "" { Text "C:/quartus_projects/project/db/altsyncram_uhl2.tdf" 46 15 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469622541571 ""}  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469622541571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst1\|B_SEL\[0\] " "Latch control_unit:inst1\|B_SEL\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\]" {  } { { "db/altsyncram_uhl2.tdf" "" { Text "C:/quartus_projects/project/db/altsyncram_uhl2.tdf" 46 15 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469622541571 ""}  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469622541571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst1\|B_SEL\[1\] " "Latch control_unit:inst1\|B_SEL\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\]" {  } { { "db/altsyncram_uhl2.tdf" "" { Text "C:/quartus_projects/project/db/altsyncram_uhl2.tdf" 46 15 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469622541571 ""}  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469622541571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst1\|B_SEL\[2\] " "Latch control_unit:inst1\|B_SEL\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\]" {  } { { "db/altsyncram_uhl2.tdf" "" { Text "C:/quartus_projects/project/db/altsyncram_uhl2.tdf" 46 15 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469622541572 ""}  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469622541572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst1\|B_SEL\[3\] " "Latch control_unit:inst1\|B_SEL\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\]" {  } { { "db/altsyncram_uhl2.tdf" "" { Text "C:/quartus_projects/project/db/altsyncram_uhl2.tdf" 46 15 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469622541572 ""}  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469622541572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst1\|CONST_IN\[15\] " "Latch control_unit:inst1\|CONST_IN\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\]" {  } { { "db/altsyncram_uhl2.tdf" "" { Text "C:/quartus_projects/project/db/altsyncram_uhl2.tdf" 46 15 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469622541572 ""}  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469622541572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst1\|CONST_SEL " "Latch control_unit:inst1\|CONST_SEL has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\]" {  } { { "db/altsyncram_uhl2.tdf" "" { Text "C:/quartus_projects/project/db/altsyncram_uhl2.tdf" 46 15 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469622541573 ""}  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469622541573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst1\|CONST_IN\[14\] " "Latch control_unit:inst1\|CONST_IN\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\]" {  } { { "db/altsyncram_uhl2.tdf" "" { Text "C:/quartus_projects/project/db/altsyncram_uhl2.tdf" 46 15 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469622541573 ""}  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469622541573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst1\|CONST_IN\[13\] " "Latch control_unit:inst1\|CONST_IN\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\]" {  } { { "db/altsyncram_uhl2.tdf" "" { Text "C:/quartus_projects/project/db/altsyncram_uhl2.tdf" 46 15 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469622541573 ""}  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469622541573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst1\|CONST_IN\[12\] " "Latch control_unit:inst1\|CONST_IN\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\]" {  } { { "db/altsyncram_uhl2.tdf" "" { Text "C:/quartus_projects/project/db/altsyncram_uhl2.tdf" 46 15 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469622541573 ""}  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469622541573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst1\|CONST_IN\[11\] " "Latch control_unit:inst1\|CONST_IN\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\]" {  } { { "db/altsyncram_uhl2.tdf" "" { Text "C:/quartus_projects/project/db/altsyncram_uhl2.tdf" 46 15 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469622541573 ""}  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469622541573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst1\|CONST_IN\[10\] " "Latch control_unit:inst1\|CONST_IN\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\]" {  } { { "db/altsyncram_uhl2.tdf" "" { Text "C:/quartus_projects/project/db/altsyncram_uhl2.tdf" 46 15 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469622541574 ""}  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469622541574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst1\|CONST_IN\[9\] " "Latch control_unit:inst1\|CONST_IN\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\]" {  } { { "db/altsyncram_uhl2.tdf" "" { Text "C:/quartus_projects/project/db/altsyncram_uhl2.tdf" 46 15 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469622541574 ""}  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469622541574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst1\|CONST_IN\[8\] " "Latch control_unit:inst1\|CONST_IN\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\]" {  } { { "db/altsyncram_uhl2.tdf" "" { Text "C:/quartus_projects/project/db/altsyncram_uhl2.tdf" 46 15 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469622541574 ""}  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469622541574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst1\|CONST_IN\[7\] " "Latch control_unit:inst1\|CONST_IN\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\]" {  } { { "db/altsyncram_uhl2.tdf" "" { Text "C:/quartus_projects/project/db/altsyncram_uhl2.tdf" 46 15 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469622541574 ""}  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469622541574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst1\|CONST_IN\[6\] " "Latch control_unit:inst1\|CONST_IN\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\]" {  } { { "db/altsyncram_uhl2.tdf" "" { Text "C:/quartus_projects/project/db/altsyncram_uhl2.tdf" 46 15 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469622541574 ""}  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469622541574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst1\|CONST_IN\[5\] " "Latch control_unit:inst1\|CONST_IN\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\]" {  } { { "db/altsyncram_uhl2.tdf" "" { Text "C:/quartus_projects/project/db/altsyncram_uhl2.tdf" 46 15 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469622541575 ""}  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469622541575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst1\|CONST_IN\[4\] " "Latch control_unit:inst1\|CONST_IN\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\]" {  } { { "db/altsyncram_uhl2.tdf" "" { Text "C:/quartus_projects/project/db/altsyncram_uhl2.tdf" 46 15 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469622541575 ""}  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469622541575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst1\|CONST_IN\[3\] " "Latch control_unit:inst1\|CONST_IN\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\]" {  } { { "db/altsyncram_uhl2.tdf" "" { Text "C:/quartus_projects/project/db/altsyncram_uhl2.tdf" 46 15 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469622541575 ""}  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469622541575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst1\|CONST_IN\[2\] " "Latch control_unit:inst1\|CONST_IN\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\]" {  } { { "db/altsyncram_uhl2.tdf" "" { Text "C:/quartus_projects/project/db/altsyncram_uhl2.tdf" 46 15 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469622541576 ""}  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469622541576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst1\|CONST_IN\[1\] " "Latch control_unit:inst1\|CONST_IN\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\]" {  } { { "db/altsyncram_uhl2.tdf" "" { Text "C:/quartus_projects/project/db/altsyncram_uhl2.tdf" 46 15 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469622541576 ""}  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469622541576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst1\|CONST_IN\[0\] " "Latch control_unit:inst1\|CONST_IN\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\]" {  } { { "db/altsyncram_uhl2.tdf" "" { Text "C:/quartus_projects/project/db/altsyncram_uhl2.tdf" 46 15 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469622541576 ""}  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469622541576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst1\|OP_SEL\[0\] " "Latch control_unit:inst1\|OP_SEL\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\]" {  } { { "db/altsyncram_uhl2.tdf" "" { Text "C:/quartus_projects/project/db/altsyncram_uhl2.tdf" 46 15 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469622541576 ""}  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469622541576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst1\|OP_SEL\[1\] " "Latch control_unit:inst1\|OP_SEL\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\]" {  } { { "db/altsyncram_uhl2.tdf" "" { Text "C:/quartus_projects/project/db/altsyncram_uhl2.tdf" 46 15 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469622541576 ""}  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469622541576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst1\|OP_SEL\[2\] " "Latch control_unit:inst1\|OP_SEL\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\]" {  } { { "db/altsyncram_uhl2.tdf" "" { Text "C:/quartus_projects/project/db/altsyncram_uhl2.tdf" 46 15 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469622541576 ""}  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469622541576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst1\|OP_SEL\[3\] " "Latch control_unit:inst1\|OP_SEL\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\]" {  } { { "db/altsyncram_uhl2.tdf" "" { Text "C:/quartus_projects/project/db/altsyncram_uhl2.tdf" 46 15 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469622541577 ""}  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469622541577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst1\|DATA_SEL " "Latch control_unit:inst1\|DATA_SEL has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\]" {  } { { "db/altsyncram_uhl2.tdf" "" { Text "C:/quartus_projects/project/db/altsyncram_uhl2.tdf" 46 15 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469622541577 ""}  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469622541577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst1\|DEST_SEL\[0\] " "Latch control_unit:inst1\|DEST_SEL\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\]" {  } { { "db/altsyncram_uhl2.tdf" "" { Text "C:/quartus_projects/project/db/altsyncram_uhl2.tdf" 46 15 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469622541577 ""}  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469622541577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst1\|DEST_SEL\[1\] " "Latch control_unit:inst1\|DEST_SEL\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\]" {  } { { "db/altsyncram_uhl2.tdf" "" { Text "C:/quartus_projects/project/db/altsyncram_uhl2.tdf" 46 15 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469622541577 ""}  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469622541577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst1\|DEST_SEL\[2\] " "Latch control_unit:inst1\|DEST_SEL\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\]" {  } { { "db/altsyncram_uhl2.tdf" "" { Text "C:/quartus_projects/project/db/altsyncram_uhl2.tdf" 46 15 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469622541577 ""}  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469622541577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst1\|DEST_SEL\[3\] " "Latch control_unit:inst1\|DEST_SEL\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\]" {  } { { "db/altsyncram_uhl2.tdf" "" { Text "C:/quartus_projects/project/db/altsyncram_uhl2.tdf" 46 15 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469622541578 ""}  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469622541578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst1\|LOAD_EN " "Latch control_unit:inst1\|LOAD_EN has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\]" {  } { { "db/altsyncram_uhl2.tdf" "" { Text "C:/quartus_projects/project/db/altsyncram_uhl2.tdf" 46 15 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469622541578 ""}  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469622541578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst1\|MODE\[1\] " "Latch control_unit:inst1\|MODE\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\]" {  } { { "db/altsyncram_uhl2.tdf" "" { Text "C:/quartus_projects/project/db/altsyncram_uhl2.tdf" 46 15 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469622541578 ""}  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469622541578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst1\|MODE\[0\] " "Latch control_unit:inst1\|MODE\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\]" {  } { { "db/altsyncram_uhl2.tdf" "" { Text "C:/quartus_projects/project/db/altsyncram_uhl2.tdf" 46 15 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469622541578 ""}  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469622541578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst1\|OFFSET_SEL " "Latch control_unit:inst1\|OFFSET_SEL has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom:inst11\|altsyncram:altsyncram_component\|altsyncram_8sj1:auto_generated\|altsyncram_uhl2:altsyncram1\|address_reg_a\[2\]" {  } { { "db/altsyncram_uhl2.tdf" "" { Text "C:/quartus_projects/project/db/altsyncram_uhl2.tdf" 46 15 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1469622541578 ""}  } { { "../first/control_unit.v" "" { Text "C:/quartus_projects/first/control_unit.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1469622541578 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469622543092 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pllmem 16 " "Ignored 16 assignments for entity \"pllmem\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pllmem -sip pllmem.sip -library lib_pllmem " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pllmem -sip pllmem.sip -library lib_pllmem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1469622544461 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 16.0 -entity pllmem -sip pllmem.sip -library lib_pllmem " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.0 -entity pllmem -sip pllmem.sip -library lib_pllmem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1469622544461 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pllmem -sip pllmem.sip -library lib_pllmem " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pllmem -sip pllmem.sip -library lib_pllmem was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1469622544461 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1469622544461 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pllmem_0002 317 " "Ignored 317 assignments for entity \"pllmem_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1469622544461 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/quartus_projects/project/output_files/project.map.smsg " "Generated suppressed messages file C:/quartus_projects/project/output_files/project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622544929 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "13 0 2 0 0 " "Adding 13 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1469622546836 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469622546836 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1469622546978 ""}  } { { "altera_pll.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1469622546978 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1469622547015 ""}  } { { "altera_pll.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1469622547015 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1476 " "Implemented 1476 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1469622547233 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1469622547233 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1196 " "Implemented 1196 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1469622547233 ""} { "Info" "ICUT_CUT_TM_RAMS" "240 " "Implemented 240 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1469622547233 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1469622547233 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1469622547233 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 99 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "981 " "Peak virtual memory: 981 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1469622547293 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 27 18:29:07 2016 " "Processing ended: Wed Jul 27 18:29:07 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1469622547293 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1469622547293 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:25 " "Total CPU time (on all processors): 00:01:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1469622547293 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1469622547293 ""}
