Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Aug 28 14:10:53 2024
| Host         : cadence36 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_vga_basys3_timing_summary_routed.rpt -pb top_vga_basys3_timing_summary_routed.pb -rpx top_vga_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vga_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                68          
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.360        0.000                      0                  693        0.085        0.000                      0                  693        3.000        0.000                       0                   406  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
clk                    {0.000 5.000}      10.000          100.000         
  clk100MHz_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clk40MHz_clk_wiz_0   {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      3.000        0.000                       0                     1  
  clk100MHz_clk_wiz_0        4.352        0.000                      0                  354        0.085        0.000                      0                  354        4.500        0.000                       0                   211  
  clk40MHz_clk_wiz_0         1.394        0.000                      0                  339        0.115        0.000                      0                  339       11.520        0.000                       0                   191  
  clkfbout_clk_wiz_0                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk100MHz_clk_wiz_0  clk40MHz_clk_wiz_0         0.360        0.000                      0                   26        0.243        0.000                      0                   26  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)               clk100MHz_clk_wiz_0                       
(none)               clk40MHz_clk_wiz_0                        
(none)               clkfbout_clk_wiz_0                        
(none)                                    clk100MHz_clk_wiz_0  
(none)                                    clk40MHz_clk_wiz_0   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  clk100MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.352ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.352ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.311ns  (logic 1.240ns (23.349%)  route 4.071ns (76.651%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.551    -0.961    u_top_vga/u_mouse_ctl/CLK
    SLICE_X39Y60         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.542 r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/Q
                         net (fo=2, routed)           0.958     0.416    u_top_vga/u_mouse_ctl/timeout_cnt_reg_n_0_[16]
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.299     0.715 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9/O
                         net (fo=1, routed)           0.574     1.288    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9_n_0
    SLICE_X39Y59         LUT5 (Prop_lut5_I4_O)        0.124     1.412 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8/O
                         net (fo=1, routed)           0.151     1.564    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.124     1.688 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.567     2.255    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.379 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          1.485     3.864    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[36]
    SLICE_X38Y55         LUT5 (Prop_lut5_I1_O)        0.150     4.014 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[35]_i_1/O
                         net (fo=1, routed)           0.336     4.350    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_4
    SLICE_X38Y55         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.435     8.439    u_top_vga/u_mouse_ctl/CLK
    SLICE_X38Y55         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[35]/C
                         clock pessimism              0.577     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X38Y55         FDCE (Setup_fdce_C_D)       -0.240     8.702    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[35]
  -------------------------------------------------------------------
                         required time                          8.702    
                         arrival time                          -4.350    
  -------------------------------------------------------------------
                         slack                                  4.352    

Slack (MET) :             4.518ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.372ns  (logic 1.304ns (24.273%)  route 4.068ns (75.727%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.554    -0.958    u_top_vga/u_mouse_ctl/CLK
    SLICE_X32Y52         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[0]/Q
                         net (fo=3, routed)           1.239     0.737    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[0]
    SLICE_X32Y52         LUT4 (Prop_lut4_I3_O)        0.150     0.887 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.582     1.469    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5_n_0
    SLICE_X32Y53         LUT5 (Prop_lut5_I4_O)        0.326     1.795 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.638     2.434    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I0_O)        0.124     2.558 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.160     3.717    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[29]
    SLICE_X38Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.841 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[0]_i_4/O
                         net (fo=1, routed)           0.449     4.290    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[0]_i_4_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I4_O)        0.124     4.414 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.414    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_39
    SLICE_X38Y55         FDPE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.435     8.439    u_top_vga/u_mouse_ctl/CLK
    SLICE_X38Y55         FDPE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.491     8.930    
                         clock uncertainty           -0.074     8.855    
    SLICE_X38Y55         FDPE (Setup_fdpe_C_D)        0.077     8.932    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.932    
                         arrival time                          -4.414    
  -------------------------------------------------------------------
                         slack                                  4.518    

Slack (MET) :             4.811ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/timeout_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.122ns  (logic 1.214ns (23.703%)  route 3.908ns (76.297%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.551    -0.961    u_top_vga/u_mouse_ctl/CLK
    SLICE_X39Y60         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/Q
                         net (fo=2, routed)           0.958     0.416    u_top_vga/u_mouse_ctl/timeout_cnt_reg_n_0_[16]
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.299     0.715 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9/O
                         net (fo=1, routed)           0.574     1.288    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9_n_0
    SLICE_X39Y59         LUT5 (Prop_lut5_I4_O)        0.124     1.412 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8/O
                         net (fo=1, routed)           0.151     1.564    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.124     1.688 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.567     2.255    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.379 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          1.658     4.037    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2_n_0
    SLICE_X39Y57         LUT2 (Prop_lut2_I1_O)        0.124     4.161 r  u_top_vga/u_mouse_ctl/timeout_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     4.161    u_top_vga/u_mouse_ctl/timeout_cnt[3]
    SLICE_X39Y57         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.434     8.438    u_top_vga/u_mouse_ctl/CLK
    SLICE_X39Y57         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[3]/C
                         clock pessimism              0.577     9.015    
                         clock uncertainty           -0.074     8.941    
    SLICE_X39Y57         FDRE (Setup_fdre_C_D)        0.031     8.972    u_top_vga/u_mouse_ctl/timeout_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.972    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                  4.811    

Slack (MET) :             4.827ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/timeout_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 1.242ns (24.118%)  route 3.908ns (75.882%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.551    -0.961    u_top_vga/u_mouse_ctl/CLK
    SLICE_X39Y60         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/Q
                         net (fo=2, routed)           0.958     0.416    u_top_vga/u_mouse_ctl/timeout_cnt_reg_n_0_[16]
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.299     0.715 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9/O
                         net (fo=1, routed)           0.574     1.288    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9_n_0
    SLICE_X39Y59         LUT5 (Prop_lut5_I4_O)        0.124     1.412 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8/O
                         net (fo=1, routed)           0.151     1.564    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.124     1.688 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.567     2.255    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.379 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          1.658     4.037    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2_n_0
    SLICE_X39Y57         LUT2 (Prop_lut2_I1_O)        0.152     4.189 r  u_top_vga/u_mouse_ctl/timeout_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     4.189    u_top_vga/u_mouse_ctl/timeout_cnt[4]
    SLICE_X39Y57         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.434     8.438    u_top_vga/u_mouse_ctl/CLK
    SLICE_X39Y57         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[4]/C
                         clock pessimism              0.577     9.015    
                         clock uncertainty           -0.074     8.941    
    SLICE_X39Y57         FDRE (Setup_fdre_C_D)        0.075     9.016    u_top_vga/u_mouse_ctl/timeout_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                          -4.189    
  -------------------------------------------------------------------
                         slack                                  4.827    

Slack (MET) :             4.882ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 1.214ns (23.805%)  route 3.886ns (76.195%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.551    -0.961    u_top_vga/u_mouse_ctl/CLK
    SLICE_X39Y60         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.542 r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/Q
                         net (fo=2, routed)           0.958     0.416    u_top_vga/u_mouse_ctl/timeout_cnt_reg_n_0_[16]
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.299     0.715 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9/O
                         net (fo=1, routed)           0.574     1.288    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9_n_0
    SLICE_X39Y59         LUT5 (Prop_lut5_I4_O)        0.124     1.412 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8/O
                         net (fo=1, routed)           0.151     1.564    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.124     1.688 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.567     2.255    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.379 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          1.636     4.015    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[36]
    SLICE_X38Y55         LUT6 (Prop_lut6_I0_O)        0.124     4.139 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[36]_i_1/O
                         net (fo=1, routed)           0.000     4.139    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_3
    SLICE_X38Y55         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.435     8.439    u_top_vga/u_mouse_ctl/CLK
    SLICE_X38Y55         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[36]/C
                         clock pessimism              0.577     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X38Y55         FDCE (Setup_fdce_C_D)        0.079     9.021    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[36]
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                          -4.139    
  -------------------------------------------------------------------
                         slack                                  4.882    

Slack (MET) :             4.916ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 1.180ns (23.720%)  route 3.795ns (76.280%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.554    -0.958    u_top_vga/u_mouse_ctl/CLK
    SLICE_X32Y52         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[0]/Q
                         net (fo=3, routed)           1.239     0.737    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[0]
    SLICE_X32Y52         LUT4 (Prop_lut4_I3_O)        0.150     0.887 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.582     1.469    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5_n_0
    SLICE_X32Y53         LUT5 (Prop_lut5_I4_O)        0.326     1.795 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.638     2.434    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I0_O)        0.124     2.558 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.335     3.893    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[29]
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124     4.017 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[32]_i_1/O
                         net (fo=1, routed)           0.000     4.017    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_7
    SLICE_X38Y56         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.435     8.439    u_top_vga/u_mouse_ctl/CLK
    SLICE_X38Y56         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[32]/C
                         clock pessimism              0.491     8.930    
                         clock uncertainty           -0.074     8.855    
    SLICE_X38Y56         FDCE (Setup_fdce_C_D)        0.077     8.932    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[32]
  -------------------------------------------------------------------
                         required time                          8.932    
                         arrival time                          -4.017    
  -------------------------------------------------------------------
                         slack                                  4.916    

Slack (MET) :             5.002ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.840ns  (logic 1.180ns (24.379%)  route 3.660ns (75.621%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.554    -0.958    u_top_vga/u_mouse_ctl/CLK
    SLICE_X32Y52         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[0]/Q
                         net (fo=3, routed)           1.239     0.737    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[0]
    SLICE_X32Y52         LUT4 (Prop_lut4_I3_O)        0.150     0.887 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.582     1.469    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5_n_0
    SLICE_X32Y53         LUT5 (Prop_lut5_I4_O)        0.326     1.795 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.638     2.434    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I0_O)        0.124     2.558 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.201     3.758    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[29]
    SLICE_X36Y56         LUT5 (Prop_lut5_I1_O)        0.124     3.882 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[30]_i_1/O
                         net (fo=1, routed)           0.000     3.882    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_9
    SLICE_X36Y56         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.435     8.439    u_top_vga/u_mouse_ctl/CLK
    SLICE_X36Y56         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[30]/C
                         clock pessimism              0.491     8.930    
                         clock uncertainty           -0.074     8.855    
    SLICE_X36Y56         FDCE (Setup_fdce_C_D)        0.029     8.884    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[30]
  -------------------------------------------------------------------
                         required time                          8.884    
                         arrival time                          -3.882    
  -------------------------------------------------------------------
                         slack                                  5.002    

Slack (MET) :             5.042ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 1.180ns (24.329%)  route 3.670ns (75.671%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.554    -0.958    u_top_vga/u_mouse_ctl/CLK
    SLICE_X32Y52         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[0]/Q
                         net (fo=3, routed)           1.239     0.737    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[0]
    SLICE_X32Y52         LUT4 (Prop_lut4_I3_O)        0.150     0.887 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.582     1.469    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5_n_0
    SLICE_X32Y53         LUT5 (Prop_lut5_I4_O)        0.326     1.795 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.638     2.434    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I0_O)        0.124     2.558 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.211     3.768    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[29]
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124     3.892 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[34]_i_1/O
                         net (fo=1, routed)           0.000     3.892    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_5
    SLICE_X38Y56         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.435     8.439    u_top_vga/u_mouse_ctl/CLK
    SLICE_X38Y56         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[34]/C
                         clock pessimism              0.491     8.930    
                         clock uncertainty           -0.074     8.855    
    SLICE_X38Y56         FDCE (Setup_fdce_C_D)        0.079     8.934    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[34]
  -------------------------------------------------------------------
                         required time                          8.934    
                         arrival time                          -3.892    
  -------------------------------------------------------------------
                         slack                                  5.042    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 1.180ns (24.658%)  route 3.605ns (75.342%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.554    -0.958    u_top_vga/u_mouse_ctl/CLK
    SLICE_X32Y52         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[0]/Q
                         net (fo=3, routed)           1.239     0.737    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[0]
    SLICE_X32Y52         LUT4 (Prop_lut4_I3_O)        0.150     0.887 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.582     1.469    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5_n_0
    SLICE_X32Y53         LUT5 (Prop_lut5_I4_O)        0.326     1.795 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.638     2.434    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I0_O)        0.124     2.558 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.146     3.704    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[29]
    SLICE_X38Y54         LUT6 (Prop_lut6_I3_O)        0.124     3.828 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[29]_i_1/O
                         net (fo=1, routed)           0.000     3.828    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_10
    SLICE_X38Y54         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.435     8.439    u_top_vga/u_mouse_ctl/CLK
    SLICE_X38Y54         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[29]/C
                         clock pessimism              0.491     8.930    
                         clock uncertainty           -0.074     8.855    
    SLICE_X38Y54         FDCE (Setup_fdce_C_D)        0.077     8.932    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[29]
  -------------------------------------------------------------------
                         required time                          8.932    
                         arrival time                          -3.828    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.225ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.617ns  (logic 1.180ns (25.556%)  route 3.437ns (74.444%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.554    -0.958    u_top_vga/u_mouse_ctl/CLK
    SLICE_X32Y52         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[0]/Q
                         net (fo=3, routed)           1.239     0.737    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[0]
    SLICE_X32Y52         LUT4 (Prop_lut4_I3_O)        0.150     0.887 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.582     1.469    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5_n_0
    SLICE_X32Y53         LUT5 (Prop_lut5_I4_O)        0.326     1.795 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.638     2.434    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I0_O)        0.124     2.558 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          0.978     3.535    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[29]
    SLICE_X37Y56         LUT5 (Prop_lut5_I0_O)        0.124     3.659 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[31]_i_1/O
                         net (fo=1, routed)           0.000     3.659    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_8
    SLICE_X37Y56         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.435     8.439    u_top_vga/u_mouse_ctl/CLK
    SLICE_X37Y56         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[31]/C
                         clock pessimism              0.491     8.930    
                         clock uncertainty           -0.074     8.855    
    SLICE_X37Y56         FDCE (Setup_fdce_C_D)        0.029     8.884    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[31]
  -------------------------------------------------------------------
                         required time                          8.884    
                         arrival time                          -3.659    
  -------------------------------------------------------------------
                         slack                                  5.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/reset_periodic_check_cnt_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.479%)  route 0.216ns (60.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.561    -0.620    u_top_vga/u_mouse_ctl/CLK
    SLICE_X36Y54         FDPE                                         r  u_top_vga/u_mouse_ctl/reset_periodic_check_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.479 r  u_top_vga/u_mouse_ctl/reset_periodic_check_cnt_reg/Q
                         net (fo=27, routed)          0.216    -0.263    u_top_vga/u_mouse_ctl/reset_periodic_check_cnt__0
    SLICE_X34Y54         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.828    -0.861    u_top_vga/u_mouse_ctl/CLK
    SLICE_X34Y54         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[10]/C
                         clock pessimism              0.503    -0.357    
    SLICE_X34Y54         FDRE (Hold_fdre_C_R)         0.009    -0.348    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/reset_periodic_check_cnt_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.479%)  route 0.216ns (60.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.561    -0.620    u_top_vga/u_mouse_ctl/CLK
    SLICE_X36Y54         FDPE                                         r  u_top_vga/u_mouse_ctl/reset_periodic_check_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.479 r  u_top_vga/u_mouse_ctl/reset_periodic_check_cnt_reg/Q
                         net (fo=27, routed)          0.216    -0.263    u_top_vga/u_mouse_ctl/reset_periodic_check_cnt__0
    SLICE_X34Y54         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.828    -0.861    u_top_vga/u_mouse_ctl/CLK
    SLICE_X34Y54         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[13]/C
                         clock pessimism              0.503    -0.357    
    SLICE_X34Y54         FDRE (Hold_fdre_C_R)         0.009    -0.348    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/reset_periodic_check_cnt_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.479%)  route 0.216ns (60.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.561    -0.620    u_top_vga/u_mouse_ctl/CLK
    SLICE_X36Y54         FDPE                                         r  u_top_vga/u_mouse_ctl/reset_periodic_check_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.479 r  u_top_vga/u_mouse_ctl/reset_periodic_check_cnt_reg/Q
                         net (fo=27, routed)          0.216    -0.263    u_top_vga/u_mouse_ctl/reset_periodic_check_cnt__0
    SLICE_X34Y54         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.828    -0.861    u_top_vga/u_mouse_ctl/CLK
    SLICE_X34Y54         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[6]/C
                         clock pessimism              0.503    -0.357    
    SLICE_X34Y54         FDRE (Hold_fdre_C_R)         0.009    -0.348    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/reset_periodic_check_cnt_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.479%)  route 0.216ns (60.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.561    -0.620    u_top_vga/u_mouse_ctl/CLK
    SLICE_X36Y54         FDPE                                         r  u_top_vga/u_mouse_ctl/reset_periodic_check_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.479 r  u_top_vga/u_mouse_ctl/reset_periodic_check_cnt_reg/Q
                         net (fo=27, routed)          0.216    -0.263    u_top_vga/u_mouse_ctl/reset_periodic_check_cnt__0
    SLICE_X34Y54         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.828    -0.861    u_top_vga/u_mouse_ctl/CLK
    SLICE_X34Y54         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[9]/C
                         clock pessimism              0.503    -0.357    
    SLICE_X34Y54         FDRE (Hold_fdre_C_R)         0.009    -0.348    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/reset_periodic_check_cnt_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.417%)  route 0.226ns (61.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.561    -0.620    u_top_vga/u_mouse_ctl/CLK
    SLICE_X36Y54         FDPE                                         r  u_top_vga/u_mouse_ctl/reset_periodic_check_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.479 r  u_top_vga/u_mouse_ctl/reset_periodic_check_cnt_reg/Q
                         net (fo=27, routed)          0.226    -0.253    u_top_vga/u_mouse_ctl/reset_periodic_check_cnt__0
    SLICE_X32Y54         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.829    -0.860    u_top_vga/u_mouse_ctl/CLK
    SLICE_X32Y54         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[11]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X32Y54         FDRE (Hold_fdre_C_R)        -0.018    -0.374    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/reset_periodic_check_cnt_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.417%)  route 0.226ns (61.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.561    -0.620    u_top_vga/u_mouse_ctl/CLK
    SLICE_X36Y54         FDPE                                         r  u_top_vga/u_mouse_ctl/reset_periodic_check_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.479 r  u_top_vga/u_mouse_ctl/reset_periodic_check_cnt_reg/Q
                         net (fo=27, routed)          0.226    -0.253    u_top_vga/u_mouse_ctl/reset_periodic_check_cnt__0
    SLICE_X32Y54         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.829    -0.860    u_top_vga/u_mouse_ctl/CLK
    SLICE_X32Y54         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[12]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X32Y54         FDRE (Hold_fdre_C_R)        -0.018    -0.374    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_clk/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    u_clk/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.894 r  u_clk/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    u_clk/inst/seq_reg1[0]
    SLICE_X35Y46         FDRE                                         r  u_clk/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    u_clk/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075    -0.960    u_clk/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/reset_periodic_check_cnt_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.479%)  route 0.256ns (64.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.561    -0.620    u_top_vga/u_mouse_ctl/CLK
    SLICE_X36Y54         FDPE                                         r  u_top_vga/u_mouse_ctl/reset_periodic_check_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.479 r  u_top_vga/u_mouse_ctl/reset_periodic_check_cnt_reg/Q
                         net (fo=27, routed)          0.256    -0.223    u_top_vga/u_mouse_ctl/reset_periodic_check_cnt__0
    SLICE_X34Y56         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.828    -0.861    u_top_vga/u_mouse_ctl/CLK
    SLICE_X34Y56         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[19]/C
                         clock pessimism              0.503    -0.357    
    SLICE_X34Y56         FDRE (Hold_fdre_C_R)         0.009    -0.348    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/reset_periodic_check_cnt_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.479%)  route 0.256ns (64.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.561    -0.620    u_top_vga/u_mouse_ctl/CLK
    SLICE_X36Y54         FDPE                                         r  u_top_vga/u_mouse_ctl/reset_periodic_check_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.479 r  u_top_vga/u_mouse_ctl/reset_periodic_check_cnt_reg/Q
                         net (fo=27, routed)          0.256    -0.223    u_top_vga/u_mouse_ctl/reset_periodic_check_cnt__0
    SLICE_X34Y56         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.828    -0.861    u_top_vga/u_mouse_ctl/CLK
    SLICE_X34Y56         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
                         clock pessimism              0.503    -0.357    
    SLICE_X34Y56         FDRE (Hold_fdre_C_R)         0.009    -0.348    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/right_down_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/right_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.655%)  route 0.319ns (69.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.561    -0.620    u_top_vga/u_mouse_ctl/CLK
    SLICE_X36Y55         FDCE                                         r  u_top_vga/u_mouse_ctl/right_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  u_top_vga/u_mouse_ctl/right_down_reg/Q
                         net (fo=2, routed)           0.319    -0.160    u_top_vga/u_mouse_ctl/right_down_reg_n_0
    SLICE_X13Y59         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.832    -0.857    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y59         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
                         clock pessimism              0.503    -0.353    
    SLICE_X13Y59         FDRE (Hold_fdre_C_D)         0.055    -0.298    u_top_vga/u_mouse_ctl/right_reg
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    u_clk/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y0      u_clk/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk40MHz_clk_wiz_0
  To Clock:  clk40MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.498ns  (logic 8.465ns (36.024%)  route 15.033ns (63.976%))
  Logic Levels:           27  (CARRY4=11 LUT2=4 LUT3=2 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 23.447 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.552    -0.960    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X43Y21         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[6]/Q
                         net (fo=185, routed)         1.867     1.363    u_top_vga/u_vga_timing/vga_out\\.vcount[6]
    SLICE_X52Y47         LUT2 (Prop_lut2_I1_O)        0.124     1.487 r  u_top_vga/u_vga_timing/rgb_nxt4__14_i_13/O
                         net (fo=4, routed)           0.948     2.435    u_top_vga/u_vga_timing/rgb_nxt4__14_i_13_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I5_O)        0.124     2.559 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2408/O
                         net (fo=58, routed)          1.291     3.850    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_3121_0[2]
    SLICE_X42Y21         LUT6 (Prop_lut6_I1_O)        0.124     3.974 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_3639/O
                         net (fo=1, routed)           0.688     4.662    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_3639_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     5.199 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3047/O[2]
                         net (fo=2, routed)           0.775     5.974    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3047_n_5
    SLICE_X44Y21         LUT2 (Prop_lut2_I1_O)        0.331     6.305 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2385/O
                         net (fo=2, routed)           0.690     6.995    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2385_n_0
    SLICE_X44Y21         LUT3 (Prop_lut3_I2_O)        0.327     7.322 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2389/O
                         net (fo=1, routed)           0.000     7.322    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2389_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.723 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1900/CO[3]
                         net (fo=1, routed)           0.000     7.723    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1900_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.962 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1897/O[2]
                         net (fo=2, routed)           1.041     9.003    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1897_n_5
    SLICE_X50Y22         LUT2 (Prop_lut2_I0_O)        0.331     9.334 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1434/O
                         net (fo=2, routed)           0.708    10.042    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1434_n_0
    SLICE_X50Y22         LUT4 (Prop_lut4_I3_O)        0.331    10.373 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1438/O
                         net (fo=1, routed)           0.000    10.373    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1438_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.749 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_992/CO[3]
                         net (fo=1, routed)           0.000    10.749    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_992_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.072 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1010/O[1]
                         net (fo=1, routed)           0.505    11.577    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1010_n_6
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.839    12.416 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_539/CO[3]
                         net (fo=1, routed)           0.009    12.425    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_539_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.644 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1005/O[0]
                         net (fo=2, routed)           0.514    13.157    u_top_vga/u_draw_bg/PCIN__1[20]
    SLICE_X53Y24         LUT2 (Prop_lut2_I0_O)        0.295    13.452 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1006/O
                         net (fo=1, routed)           0.000    13.452    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1006_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.853 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_538/CO[3]
                         net (fo=1, routed)           0.009    13.862    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_538_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.101 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_997/O[2]
                         net (fo=4, routed)           0.834    14.936    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_997_n_5
    SLICE_X55Y24         LUT3 (Prop_lut3_I1_O)        0.327    15.263 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1037/O
                         net (fo=2, routed)           0.701    15.963    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1037_n_0
    SLICE_X55Y25         LUT4 (Prop_lut4_I3_O)        0.332    16.295 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1041/O
                         net (fo=1, routed)           0.000    16.295    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1041_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.827 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_553/CO[3]
                         net (fo=1, routed)           0.000    16.827    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_553_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.161 f  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_551/O[1]
                         net (fo=1, routed)           0.610    17.771    u_top_vga/u_draw_bg/rgb_nxt420_out[29]
    SLICE_X57Y23         LUT6 (Prop_lut6_I2_O)        0.303    18.074 f  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_202/O
                         net (fo=1, routed)           0.819    18.894    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_202_n_0
    SLICE_X57Y24         LUT5 (Prop_lut5_I0_O)        0.124    19.018 f  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_84/O
                         net (fo=1, routed)           0.665    19.683    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_84_n_0
    SLICE_X57Y24         LUT6 (Prop_lut6_I4_O)        0.124    19.807 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_38/O
                         net (fo=1, routed)           0.815    20.622    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_38_n_0
    SLICE_X50Y30         LUT4 (Prop_lut4_I3_O)        0.124    20.746 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_12/O
                         net (fo=2, routed)           0.925    21.671    u_top_vga/u_vga_timing/vga_out\\.rgb_reg[7]
    SLICE_X36Y34         LUT6 (Prop_lut6_I2_O)        0.124    21.795 r  u_top_vga/u_vga_timing/vga_out\\.rgb[7]_i_5/O
                         net (fo=1, routed)           0.619    22.415    u_top_vga/u_vga_timing/vga_out\\.rgb[7]_i_5_n_0
    SLICE_X34Y39         LUT6 (Prop_lut6_I3_O)        0.124    22.539 r  u_top_vga/u_vga_timing/vga_out\\.rgb[7]_i_1/O
                         net (fo=1, routed)           0.000    22.539    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]_0
    SLICE_X34Y39         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.442    23.447    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X34Y39         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]/C
                         clock pessimism              0.492    23.938    
                         clock uncertainty           -0.087    23.851    
    SLICE_X34Y39         FDRE (Setup_fdre_C_D)        0.081    23.932    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         23.932    
                         arrival time                         -22.539    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.605ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.296ns  (logic 8.465ns (36.337%)  route 14.831ns (63.663%))
  Logic Levels:           27  (CARRY4=11 LUT2=4 LUT3=2 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 23.436 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.552    -0.960    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X43Y21         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[6]/Q
                         net (fo=185, routed)         1.867     1.363    u_top_vga/u_vga_timing/vga_out\\.vcount[6]
    SLICE_X52Y47         LUT2 (Prop_lut2_I1_O)        0.124     1.487 r  u_top_vga/u_vga_timing/rgb_nxt4__14_i_13/O
                         net (fo=4, routed)           0.948     2.435    u_top_vga/u_vga_timing/rgb_nxt4__14_i_13_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I5_O)        0.124     2.559 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2408/O
                         net (fo=58, routed)          1.291     3.850    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_3121_0[2]
    SLICE_X42Y21         LUT6 (Prop_lut6_I1_O)        0.124     3.974 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_3639/O
                         net (fo=1, routed)           0.688     4.662    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_3639_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     5.199 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3047/O[2]
                         net (fo=2, routed)           0.775     5.974    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3047_n_5
    SLICE_X44Y21         LUT2 (Prop_lut2_I1_O)        0.331     6.305 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2385/O
                         net (fo=2, routed)           0.690     6.995    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2385_n_0
    SLICE_X44Y21         LUT3 (Prop_lut3_I2_O)        0.327     7.322 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2389/O
                         net (fo=1, routed)           0.000     7.322    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2389_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.723 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1900/CO[3]
                         net (fo=1, routed)           0.000     7.723    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1900_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.962 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1897/O[2]
                         net (fo=2, routed)           1.041     9.003    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1897_n_5
    SLICE_X50Y22         LUT2 (Prop_lut2_I0_O)        0.331     9.334 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1434/O
                         net (fo=2, routed)           0.708    10.042    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1434_n_0
    SLICE_X50Y22         LUT4 (Prop_lut4_I3_O)        0.331    10.373 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1438/O
                         net (fo=1, routed)           0.000    10.373    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1438_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.749 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_992/CO[3]
                         net (fo=1, routed)           0.000    10.749    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_992_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.072 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1010/O[1]
                         net (fo=1, routed)           0.505    11.577    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1010_n_6
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.839    12.416 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_539/CO[3]
                         net (fo=1, routed)           0.009    12.425    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_539_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.644 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1005/O[0]
                         net (fo=2, routed)           0.514    13.157    u_top_vga/u_draw_bg/PCIN__1[20]
    SLICE_X53Y24         LUT2 (Prop_lut2_I0_O)        0.295    13.452 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1006/O
                         net (fo=1, routed)           0.000    13.452    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1006_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.853 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_538/CO[3]
                         net (fo=1, routed)           0.009    13.862    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_538_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.101 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_997/O[2]
                         net (fo=4, routed)           0.834    14.936    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_997_n_5
    SLICE_X55Y24         LUT3 (Prop_lut3_I1_O)        0.327    15.263 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1037/O
                         net (fo=2, routed)           0.701    15.963    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1037_n_0
    SLICE_X55Y25         LUT4 (Prop_lut4_I3_O)        0.332    16.295 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1041/O
                         net (fo=1, routed)           0.000    16.295    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1041_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.827 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_553/CO[3]
                         net (fo=1, routed)           0.000    16.827    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_553_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.161 f  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_551/O[1]
                         net (fo=1, routed)           0.610    17.771    u_top_vga/u_draw_bg/rgb_nxt420_out[29]
    SLICE_X57Y23         LUT6 (Prop_lut6_I2_O)        0.303    18.074 f  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_202/O
                         net (fo=1, routed)           0.819    18.894    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_202_n_0
    SLICE_X57Y24         LUT5 (Prop_lut5_I0_O)        0.124    19.018 f  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_84/O
                         net (fo=1, routed)           0.665    19.683    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_84_n_0
    SLICE_X57Y24         LUT6 (Prop_lut6_I4_O)        0.124    19.807 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_38/O
                         net (fo=1, routed)           0.815    20.622    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_38_n_0
    SLICE_X50Y30         LUT4 (Prop_lut4_I3_O)        0.124    20.746 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_12/O
                         net (fo=2, routed)           0.898    21.644    u_top_vga/u_vga_timing/vga_out\\.rgb_reg[7]
    SLICE_X36Y27         LUT6 (Prop_lut6_I2_O)        0.124    21.768 f  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3/O
                         net (fo=1, routed)           0.444    22.212    u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3_n_0
    SLICE_X36Y27         LUT6 (Prop_lut6_I1_O)        0.124    22.336 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    22.336    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_0
    SLICE_X36Y27         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.431    23.436    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X36Y27         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]/C
                         clock pessimism              0.564    23.999    
                         clock uncertainty           -0.087    23.912    
    SLICE_X36Y27         FDRE (Setup_fdre_C_D)        0.029    23.941    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         23.941    
                         arrival time                         -22.336    
  -------------------------------------------------------------------
                         slack                                  1.605    

Slack (MET) :             4.045ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.975ns  (logic 10.236ns (48.802%)  route 10.739ns (51.198%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 23.509 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.555    -0.957    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X12Y59         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.439 r  u_top_vga/u_draw_player_ctl/xpos_player_reg[8]/Q
                         net (fo=23, routed)          2.137     1.698    u_top_vga/u_draw_player_ctl/Q[8]
    SLICE_X11Y68         LUT4 (Prop_lut4_I0_O)        0.124     1.822 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_11/O
                         net (fo=1, routed)           0.000     1.822    u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_11_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.372 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.372    u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_2_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.706 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_1/O[1]
                         net (fo=48, routed)          1.647     4.353    u_top_vga/u_draw_player/rgb_nxt4__5_0[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.215     8.568 r  u_top_vga/u_draw_player/rgb_nxt4__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.570    u_top_vga/u_draw_player/rgb_nxt4__5_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.088 r  u_top_vga/u_draw_player/rgb_nxt4__6/P[0]
                         net (fo=2, routed)           1.191    11.279    u_top_vga/u_draw_player/rgb_nxt4__6_n_105
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124    11.403 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_218__0/O
                         net (fo=1, routed)           0.000    11.403    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_218__0_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.983 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_158__0/O[2]
                         net (fo=3, routed)           0.975    12.958    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_158__0_n_5
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.331    13.289 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_77__0/O
                         net (fo=2, routed)           0.822    14.111    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_77__0_n_0
    SLICE_X12Y76         LUT4 (Prop_lut4_I3_O)        0.331    14.442 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_79__0/O
                         net (fo=1, routed)           0.000    14.442    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_79__0_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.818 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    14.818    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_28_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.935 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    14.935    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_76_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.250 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_159__0/O[3]
                         net (fo=1, routed)           0.845    16.095    u_top_vga/u_draw_player/rgb_nxt32_out[27]
    SLICE_X13Y78         LUT4 (Prop_lut4_I0_O)        0.307    16.402 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_84__0/O
                         net (fo=1, routed)           0.295    16.698    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_84__0_n_0
    SLICE_X13Y79         LUT5 (Prop_lut5_I4_O)        0.124    16.822 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_29__0/O
                         net (fo=1, routed)           0.405    17.226    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_29__0_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I5_O)        0.124    17.350 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_8__1/O
                         net (fo=1, routed)           0.830    18.181    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_8__1_n_0
    SLICE_X14Y72         LUT6 (Prop_lut6_I4_O)        0.124    18.305 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_2__1/O
                         net (fo=12, routed)          1.589    19.894    u_top_vga/u_draw_rect/rgb_nxt1
    SLICE_X2Y62          LUT3 (Prop_lut3_I0_O)        0.124    20.018 r  u_top_vga/u_draw_rect/vga_out\\.rgb[4]_i_1__0/O
                         net (fo=1, routed)           0.000    20.018    u_top_vga/u_draw_player/D[4]
    SLICE_X2Y62          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.505    23.509    u_top_vga/u_draw_player/clk40MHz
    SLICE_X2Y62          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[4]/C
                         clock pessimism              0.562    24.071    
                         clock uncertainty           -0.087    23.984    
    SLICE_X2Y62          FDRE (Setup_fdre_C_D)        0.079    24.063    u_top_vga/u_draw_player/vga_out\\.rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         24.063    
                         arrival time                         -20.018    
  -------------------------------------------------------------------
                         slack                                  4.045    

Slack (MET) :             4.058ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.001ns  (logic 10.262ns (48.865%)  route 10.739ns (51.135%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 23.509 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.555    -0.957    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X12Y59         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.439 r  u_top_vga/u_draw_player_ctl/xpos_player_reg[8]/Q
                         net (fo=23, routed)          2.137     1.698    u_top_vga/u_draw_player_ctl/Q[8]
    SLICE_X11Y68         LUT4 (Prop_lut4_I0_O)        0.124     1.822 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_11/O
                         net (fo=1, routed)           0.000     1.822    u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_11_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.372 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.372    u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_2_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.706 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_1/O[1]
                         net (fo=48, routed)          1.647     4.353    u_top_vga/u_draw_player/rgb_nxt4__5_0[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.215     8.568 r  u_top_vga/u_draw_player/rgb_nxt4__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.570    u_top_vga/u_draw_player/rgb_nxt4__5_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.088 r  u_top_vga/u_draw_player/rgb_nxt4__6/P[0]
                         net (fo=2, routed)           1.191    11.279    u_top_vga/u_draw_player/rgb_nxt4__6_n_105
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124    11.403 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_218__0/O
                         net (fo=1, routed)           0.000    11.403    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_218__0_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.983 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_158__0/O[2]
                         net (fo=3, routed)           0.975    12.958    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_158__0_n_5
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.331    13.289 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_77__0/O
                         net (fo=2, routed)           0.822    14.111    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_77__0_n_0
    SLICE_X12Y76         LUT4 (Prop_lut4_I3_O)        0.331    14.442 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_79__0/O
                         net (fo=1, routed)           0.000    14.442    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_79__0_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.818 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    14.818    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_28_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.935 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    14.935    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_76_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.250 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_159__0/O[3]
                         net (fo=1, routed)           0.845    16.095    u_top_vga/u_draw_player/rgb_nxt32_out[27]
    SLICE_X13Y78         LUT4 (Prop_lut4_I0_O)        0.307    16.402 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_84__0/O
                         net (fo=1, routed)           0.295    16.698    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_84__0_n_0
    SLICE_X13Y79         LUT5 (Prop_lut5_I4_O)        0.124    16.822 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_29__0/O
                         net (fo=1, routed)           0.405    17.226    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_29__0_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I5_O)        0.124    17.350 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_8__1/O
                         net (fo=1, routed)           0.830    18.181    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_8__1_n_0
    SLICE_X14Y72         LUT6 (Prop_lut6_I4_O)        0.124    18.305 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_2__1/O
                         net (fo=12, routed)          1.589    19.894    u_top_vga/u_draw_rect/rgb_nxt1
    SLICE_X2Y62          LUT3 (Prop_lut3_I0_O)        0.150    20.044 r  u_top_vga/u_draw_rect/vga_out\\.rgb[5]_i_1__0/O
                         net (fo=1, routed)           0.000    20.044    u_top_vga/u_draw_player/D[5]
    SLICE_X2Y62          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.505    23.509    u_top_vga/u_draw_player/clk40MHz
    SLICE_X2Y62          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[5]/C
                         clock pessimism              0.562    24.071    
                         clock uncertainty           -0.087    23.984    
    SLICE_X2Y62          FDRE (Setup_fdre_C_D)        0.118    24.102    u_top_vga/u_draw_player/vga_out\\.rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         24.102    
                         arrival time                         -20.044    
  -------------------------------------------------------------------
                         slack                                  4.058    

Slack (MET) :             4.085ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.885ns  (logic 10.236ns (49.011%)  route 10.649ns (50.989%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 23.509 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.555    -0.957    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X12Y59         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.439 r  u_top_vga/u_draw_player_ctl/xpos_player_reg[8]/Q
                         net (fo=23, routed)          2.137     1.698    u_top_vga/u_draw_player_ctl/Q[8]
    SLICE_X11Y68         LUT4 (Prop_lut4_I0_O)        0.124     1.822 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_11/O
                         net (fo=1, routed)           0.000     1.822    u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_11_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.372 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.372    u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_2_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.706 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_1/O[1]
                         net (fo=48, routed)          1.647     4.353    u_top_vga/u_draw_player/rgb_nxt4__5_0[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.215     8.568 r  u_top_vga/u_draw_player/rgb_nxt4__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.570    u_top_vga/u_draw_player/rgb_nxt4__5_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.088 r  u_top_vga/u_draw_player/rgb_nxt4__6/P[0]
                         net (fo=2, routed)           1.191    11.279    u_top_vga/u_draw_player/rgb_nxt4__6_n_105
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124    11.403 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_218__0/O
                         net (fo=1, routed)           0.000    11.403    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_218__0_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.983 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_158__0/O[2]
                         net (fo=3, routed)           0.975    12.958    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_158__0_n_5
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.331    13.289 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_77__0/O
                         net (fo=2, routed)           0.822    14.111    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_77__0_n_0
    SLICE_X12Y76         LUT4 (Prop_lut4_I3_O)        0.331    14.442 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_79__0/O
                         net (fo=1, routed)           0.000    14.442    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_79__0_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.818 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    14.818    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_28_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.935 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    14.935    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_76_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.250 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_159__0/O[3]
                         net (fo=1, routed)           0.845    16.095    u_top_vga/u_draw_player/rgb_nxt32_out[27]
    SLICE_X13Y78         LUT4 (Prop_lut4_I0_O)        0.307    16.402 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_84__0/O
                         net (fo=1, routed)           0.295    16.698    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_84__0_n_0
    SLICE_X13Y79         LUT5 (Prop_lut5_I4_O)        0.124    16.822 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_29__0/O
                         net (fo=1, routed)           0.405    17.226    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_29__0_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I5_O)        0.124    17.350 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_8__1/O
                         net (fo=1, routed)           0.830    18.181    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_8__1_n_0
    SLICE_X14Y72         LUT6 (Prop_lut6_I4_O)        0.124    18.305 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_2__1/O
                         net (fo=12, routed)          1.500    19.804    u_top_vga/u_draw_rect/rgb_nxt1
    SLICE_X1Y62          LUT3 (Prop_lut3_I0_O)        0.124    19.928 r  u_top_vga/u_draw_rect/vga_out\\.rgb[6]_i_1__0/O
                         net (fo=1, routed)           0.000    19.928    u_top_vga/u_draw_player/D[6]
    SLICE_X1Y62          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.505    23.509    u_top_vga/u_draw_player/clk40MHz
    SLICE_X1Y62          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[6]/C
                         clock pessimism              0.562    24.071    
                         clock uncertainty           -0.087    23.984    
    SLICE_X1Y62          FDRE (Setup_fdre_C_D)        0.029    24.013    u_top_vga/u_draw_player/vga_out\\.rgb_reg[6]
  -------------------------------------------------------------------
                         required time                         24.013    
                         arrival time                         -19.928    
  -------------------------------------------------------------------
                         slack                                  4.085    

Slack (MET) :             4.105ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.911ns  (logic 10.262ns (49.074%)  route 10.649ns (50.926%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 23.509 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.555    -0.957    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X12Y59         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.439 r  u_top_vga/u_draw_player_ctl/xpos_player_reg[8]/Q
                         net (fo=23, routed)          2.137     1.698    u_top_vga/u_draw_player_ctl/Q[8]
    SLICE_X11Y68         LUT4 (Prop_lut4_I0_O)        0.124     1.822 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_11/O
                         net (fo=1, routed)           0.000     1.822    u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_11_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.372 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.372    u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_2_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.706 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_1/O[1]
                         net (fo=48, routed)          1.647     4.353    u_top_vga/u_draw_player/rgb_nxt4__5_0[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.215     8.568 r  u_top_vga/u_draw_player/rgb_nxt4__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.570    u_top_vga/u_draw_player/rgb_nxt4__5_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.088 r  u_top_vga/u_draw_player/rgb_nxt4__6/P[0]
                         net (fo=2, routed)           1.191    11.279    u_top_vga/u_draw_player/rgb_nxt4__6_n_105
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124    11.403 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_218__0/O
                         net (fo=1, routed)           0.000    11.403    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_218__0_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.983 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_158__0/O[2]
                         net (fo=3, routed)           0.975    12.958    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_158__0_n_5
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.331    13.289 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_77__0/O
                         net (fo=2, routed)           0.822    14.111    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_77__0_n_0
    SLICE_X12Y76         LUT4 (Prop_lut4_I3_O)        0.331    14.442 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_79__0/O
                         net (fo=1, routed)           0.000    14.442    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_79__0_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.818 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    14.818    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_28_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.935 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    14.935    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_76_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.250 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_159__0/O[3]
                         net (fo=1, routed)           0.845    16.095    u_top_vga/u_draw_player/rgb_nxt32_out[27]
    SLICE_X13Y78         LUT4 (Prop_lut4_I0_O)        0.307    16.402 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_84__0/O
                         net (fo=1, routed)           0.295    16.698    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_84__0_n_0
    SLICE_X13Y79         LUT5 (Prop_lut5_I4_O)        0.124    16.822 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_29__0/O
                         net (fo=1, routed)           0.405    17.226    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_29__0_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I5_O)        0.124    17.350 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_8__1/O
                         net (fo=1, routed)           0.830    18.181    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_8__1_n_0
    SLICE_X14Y72         LUT6 (Prop_lut6_I4_O)        0.124    18.305 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_2__1/O
                         net (fo=12, routed)          1.500    19.804    u_top_vga/u_draw_rect/rgb_nxt1
    SLICE_X1Y62          LUT3 (Prop_lut3_I0_O)        0.150    19.954 r  u_top_vga/u_draw_rect/vga_out\\.rgb[7]_i_1__2/O
                         net (fo=1, routed)           0.000    19.954    u_top_vga/u_draw_player/D[7]
    SLICE_X1Y62          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.505    23.509    u_top_vga/u_draw_player/clk40MHz
    SLICE_X1Y62          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[7]/C
                         clock pessimism              0.562    24.071    
                         clock uncertainty           -0.087    23.984    
    SLICE_X1Y62          FDRE (Setup_fdre_C_D)        0.075    24.059    u_top_vga/u_draw_player/vga_out\\.rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         24.059    
                         arrival time                         -19.954    
  -------------------------------------------------------------------
                         slack                                  4.105    

Slack (MET) :             4.158ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.861ns  (logic 10.236ns (49.067%)  route 10.625ns (50.933%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 23.510 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.555    -0.957    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X12Y59         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.439 r  u_top_vga/u_draw_player_ctl/xpos_player_reg[8]/Q
                         net (fo=23, routed)          2.137     1.698    u_top_vga/u_draw_player_ctl/Q[8]
    SLICE_X11Y68         LUT4 (Prop_lut4_I0_O)        0.124     1.822 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_11/O
                         net (fo=1, routed)           0.000     1.822    u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_11_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.372 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.372    u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_2_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.706 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_1/O[1]
                         net (fo=48, routed)          1.647     4.353    u_top_vga/u_draw_player/rgb_nxt4__5_0[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.215     8.568 r  u_top_vga/u_draw_player/rgb_nxt4__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.570    u_top_vga/u_draw_player/rgb_nxt4__5_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.088 r  u_top_vga/u_draw_player/rgb_nxt4__6/P[0]
                         net (fo=2, routed)           1.191    11.279    u_top_vga/u_draw_player/rgb_nxt4__6_n_105
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124    11.403 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_218__0/O
                         net (fo=1, routed)           0.000    11.403    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_218__0_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.983 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_158__0/O[2]
                         net (fo=3, routed)           0.975    12.958    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_158__0_n_5
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.331    13.289 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_77__0/O
                         net (fo=2, routed)           0.822    14.111    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_77__0_n_0
    SLICE_X12Y76         LUT4 (Prop_lut4_I3_O)        0.331    14.442 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_79__0/O
                         net (fo=1, routed)           0.000    14.442    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_79__0_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.818 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    14.818    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_28_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.935 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    14.935    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_76_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.250 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_159__0/O[3]
                         net (fo=1, routed)           0.845    16.095    u_top_vga/u_draw_player/rgb_nxt32_out[27]
    SLICE_X13Y78         LUT4 (Prop_lut4_I0_O)        0.307    16.402 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_84__0/O
                         net (fo=1, routed)           0.295    16.698    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_84__0_n_0
    SLICE_X13Y79         LUT5 (Prop_lut5_I4_O)        0.124    16.822 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_29__0/O
                         net (fo=1, routed)           0.405    17.226    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_29__0_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I5_O)        0.124    17.350 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_8__1/O
                         net (fo=1, routed)           0.830    18.181    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_8__1_n_0
    SLICE_X14Y72         LUT6 (Prop_lut6_I4_O)        0.124    18.305 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_2__1/O
                         net (fo=12, routed)          1.476    19.780    u_top_vga/u_draw_rect/rgb_nxt1
    SLICE_X2Y61          LUT3 (Prop_lut3_I0_O)        0.124    19.904 r  u_top_vga/u_draw_rect/vga_out\\.rgb[10]_i_1__0/O
                         net (fo=1, routed)           0.000    19.904    u_top_vga/u_draw_player/D[10]
    SLICE_X2Y61          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.506    23.510    u_top_vga/u_draw_player/clk40MHz
    SLICE_X2Y61          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[10]/C
                         clock pessimism              0.562    24.072    
                         clock uncertainty           -0.087    23.985    
    SLICE_X2Y61          FDRE (Setup_fdre_C_D)        0.077    24.062    u_top_vga/u_draw_player/vga_out\\.rgb_reg[10]
  -------------------------------------------------------------------
                         required time                         24.062    
                         arrival time                         -19.904    
  -------------------------------------------------------------------
                         slack                                  4.158    

Slack (MET) :             4.165ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.858ns  (logic 10.236ns (49.074%)  route 10.622ns (50.926%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 23.510 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.555    -0.957    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X12Y59         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.439 r  u_top_vga/u_draw_player_ctl/xpos_player_reg[8]/Q
                         net (fo=23, routed)          2.137     1.698    u_top_vga/u_draw_player_ctl/Q[8]
    SLICE_X11Y68         LUT4 (Prop_lut4_I0_O)        0.124     1.822 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_11/O
                         net (fo=1, routed)           0.000     1.822    u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_11_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.372 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.372    u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_2_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.706 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_1/O[1]
                         net (fo=48, routed)          1.647     4.353    u_top_vga/u_draw_player/rgb_nxt4__5_0[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.215     8.568 r  u_top_vga/u_draw_player/rgb_nxt4__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.570    u_top_vga/u_draw_player/rgb_nxt4__5_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.088 r  u_top_vga/u_draw_player/rgb_nxt4__6/P[0]
                         net (fo=2, routed)           1.191    11.279    u_top_vga/u_draw_player/rgb_nxt4__6_n_105
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124    11.403 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_218__0/O
                         net (fo=1, routed)           0.000    11.403    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_218__0_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.983 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_158__0/O[2]
                         net (fo=3, routed)           0.975    12.958    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_158__0_n_5
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.331    13.289 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_77__0/O
                         net (fo=2, routed)           0.822    14.111    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_77__0_n_0
    SLICE_X12Y76         LUT4 (Prop_lut4_I3_O)        0.331    14.442 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_79__0/O
                         net (fo=1, routed)           0.000    14.442    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_79__0_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.818 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    14.818    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_28_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.935 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    14.935    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_76_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.250 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_159__0/O[3]
                         net (fo=1, routed)           0.845    16.095    u_top_vga/u_draw_player/rgb_nxt32_out[27]
    SLICE_X13Y78         LUT4 (Prop_lut4_I0_O)        0.307    16.402 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_84__0/O
                         net (fo=1, routed)           0.295    16.698    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_84__0_n_0
    SLICE_X13Y79         LUT5 (Prop_lut5_I4_O)        0.124    16.822 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_29__0/O
                         net (fo=1, routed)           0.405    17.226    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_29__0_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I5_O)        0.124    17.350 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_8__1/O
                         net (fo=1, routed)           0.830    18.181    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_8__1_n_0
    SLICE_X14Y72         LUT6 (Prop_lut6_I4_O)        0.124    18.305 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_2__1/O
                         net (fo=12, routed)          1.473    19.777    u_top_vga/u_draw_rect/rgb_nxt1
    SLICE_X2Y61          LUT3 (Prop_lut3_I0_O)        0.124    19.901 r  u_top_vga/u_draw_rect/vga_out\\.rgb[8]_i_1__0/O
                         net (fo=1, routed)           0.000    19.901    u_top_vga/u_draw_player/D[8]
    SLICE_X2Y61          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.506    23.510    u_top_vga/u_draw_player/clk40MHz
    SLICE_X2Y61          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[8]/C
                         clock pessimism              0.562    24.072    
                         clock uncertainty           -0.087    23.985    
    SLICE_X2Y61          FDRE (Setup_fdre_C_D)        0.081    24.066    u_top_vga/u_draw_player/vga_out\\.rgb_reg[8]
  -------------------------------------------------------------------
                         required time                         24.066    
                         arrival time                         -19.901    
  -------------------------------------------------------------------
                         slack                                  4.165    

Slack (MET) :             4.173ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.887ns  (logic 10.262ns (49.131%)  route 10.625ns (50.869%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 23.510 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.555    -0.957    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X12Y59         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.439 r  u_top_vga/u_draw_player_ctl/xpos_player_reg[8]/Q
                         net (fo=23, routed)          2.137     1.698    u_top_vga/u_draw_player_ctl/Q[8]
    SLICE_X11Y68         LUT4 (Prop_lut4_I0_O)        0.124     1.822 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_11/O
                         net (fo=1, routed)           0.000     1.822    u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_11_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.372 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.372    u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_2_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.706 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_1/O[1]
                         net (fo=48, routed)          1.647     4.353    u_top_vga/u_draw_player/rgb_nxt4__5_0[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.215     8.568 r  u_top_vga/u_draw_player/rgb_nxt4__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.570    u_top_vga/u_draw_player/rgb_nxt4__5_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.088 r  u_top_vga/u_draw_player/rgb_nxt4__6/P[0]
                         net (fo=2, routed)           1.191    11.279    u_top_vga/u_draw_player/rgb_nxt4__6_n_105
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124    11.403 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_218__0/O
                         net (fo=1, routed)           0.000    11.403    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_218__0_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.983 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_158__0/O[2]
                         net (fo=3, routed)           0.975    12.958    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_158__0_n_5
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.331    13.289 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_77__0/O
                         net (fo=2, routed)           0.822    14.111    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_77__0_n_0
    SLICE_X12Y76         LUT4 (Prop_lut4_I3_O)        0.331    14.442 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_79__0/O
                         net (fo=1, routed)           0.000    14.442    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_79__0_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.818 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    14.818    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_28_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.935 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    14.935    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_76_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.250 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_159__0/O[3]
                         net (fo=1, routed)           0.845    16.095    u_top_vga/u_draw_player/rgb_nxt32_out[27]
    SLICE_X13Y78         LUT4 (Prop_lut4_I0_O)        0.307    16.402 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_84__0/O
                         net (fo=1, routed)           0.295    16.698    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_84__0_n_0
    SLICE_X13Y79         LUT5 (Prop_lut5_I4_O)        0.124    16.822 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_29__0/O
                         net (fo=1, routed)           0.405    17.226    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_29__0_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I5_O)        0.124    17.350 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_8__1/O
                         net (fo=1, routed)           0.830    18.181    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_8__1_n_0
    SLICE_X14Y72         LUT6 (Prop_lut6_I4_O)        0.124    18.305 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_2__1/O
                         net (fo=12, routed)          1.476    19.780    u_top_vga/u_draw_rect/rgb_nxt1
    SLICE_X2Y61          LUT3 (Prop_lut3_I0_O)        0.150    19.930 r  u_top_vga/u_draw_rect/vga_out\\.rgb[11]_i_1__2/O
                         net (fo=1, routed)           0.000    19.930    u_top_vga/u_draw_player/D[11]
    SLICE_X2Y61          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.506    23.510    u_top_vga/u_draw_player/clk40MHz
    SLICE_X2Y61          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]/C
                         clock pessimism              0.562    24.072    
                         clock uncertainty           -0.087    23.985    
    SLICE_X2Y61          FDRE (Setup_fdre_C_D)        0.118    24.103    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         24.103    
                         arrival time                         -19.930    
  -------------------------------------------------------------------
                         slack                                  4.173    

Slack (MET) :             4.176ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.884ns  (logic 10.262ns (49.138%)  route 10.622ns (50.862%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 23.510 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.555    -0.957    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X12Y59         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.439 r  u_top_vga/u_draw_player_ctl/xpos_player_reg[8]/Q
                         net (fo=23, routed)          2.137     1.698    u_top_vga/u_draw_player_ctl/Q[8]
    SLICE_X11Y68         LUT4 (Prop_lut4_I0_O)        0.124     1.822 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_11/O
                         net (fo=1, routed)           0.000     1.822    u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_11_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.372 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.372    u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_2_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.706 r  u_top_vga/u_draw_player_ctl/rgb_nxt4__4_i_1/O[1]
                         net (fo=48, routed)          1.647     4.353    u_top_vga/u_draw_player/rgb_nxt4__5_0[1]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.215     8.568 r  u_top_vga/u_draw_player/rgb_nxt4__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.570    u_top_vga/u_draw_player/rgb_nxt4__5_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.088 r  u_top_vga/u_draw_player/rgb_nxt4__6/P[0]
                         net (fo=2, routed)           1.191    11.279    u_top_vga/u_draw_player/rgb_nxt4__6_n_105
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124    11.403 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_218__0/O
                         net (fo=1, routed)           0.000    11.403    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_218__0_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.983 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_158__0/O[2]
                         net (fo=3, routed)           0.975    12.958    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_158__0_n_5
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.331    13.289 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_77__0/O
                         net (fo=2, routed)           0.822    14.111    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_77__0_n_0
    SLICE_X12Y76         LUT4 (Prop_lut4_I3_O)        0.331    14.442 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_79__0/O
                         net (fo=1, routed)           0.000    14.442    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_79__0_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.818 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    14.818    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_28_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.935 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    14.935    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_76_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.250 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_159__0/O[3]
                         net (fo=1, routed)           0.845    16.095    u_top_vga/u_draw_player/rgb_nxt32_out[27]
    SLICE_X13Y78         LUT4 (Prop_lut4_I0_O)        0.307    16.402 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_84__0/O
                         net (fo=1, routed)           0.295    16.698    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_84__0_n_0
    SLICE_X13Y79         LUT5 (Prop_lut5_I4_O)        0.124    16.822 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_29__0/O
                         net (fo=1, routed)           0.405    17.226    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_29__0_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I5_O)        0.124    17.350 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_8__1/O
                         net (fo=1, routed)           0.830    18.181    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_8__1_n_0
    SLICE_X14Y72         LUT6 (Prop_lut6_I4_O)        0.124    18.305 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_2__1/O
                         net (fo=12, routed)          1.473    19.777    u_top_vga/u_draw_rect/rgb_nxt1
    SLICE_X2Y61          LUT3 (Prop_lut3_I0_O)        0.150    19.927 r  u_top_vga/u_draw_rect/vga_out\\.rgb[9]_i_1__0/O
                         net (fo=1, routed)           0.000    19.927    u_top_vga/u_draw_player/D[9]
    SLICE_X2Y61          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.506    23.510    u_top_vga/u_draw_player/clk40MHz
    SLICE_X2Y61          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[9]/C
                         clock pessimism              0.562    24.072    
                         clock uncertainty           -0.087    23.985    
    SLICE_X2Y61          FDRE (Setup_fdre_C_D)        0.118    24.103    u_top_vga/u_draw_player/vga_out\\.rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         24.103    
                         arrival time                         -19.927    
  -------------------------------------------------------------------
                         slack                                  4.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.846%)  route 0.126ns (47.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         0.563    -0.618    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X28Y44         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  u_top_vga/u_vga_timing/vga_out\\.hsync_reg/Q
                         net (fo=2, routed)           0.126    -0.352    u_top_vga/u_draw_buttons/vga_tim\\.hsync
    SLICE_X30Y44         SRL16E                                       r  u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         0.832    -0.858    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X30Y44         SRL16E                                       r  u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
                         clock pessimism              0.274    -0.583    
    SLICE_X30Y44         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.466    u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/vga_out\\.hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         0.590    -0.591    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X7Y59          FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[5]/Q
                         net (fo=6, routed)           0.068    -0.382    u_top_vga/u_draw_buttons/D[5]
    SLICE_X7Y59          FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         0.860    -0.829    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X7Y59          FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[5]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X7Y59          FDRE (Hold_fdre_C_D)         0.075    -0.516    u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_clk/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.871 r  u_clk/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.815    u_clk/inst/seq_reg2[0]
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.060    -0.975    u_clk/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.975    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.190ns (56.991%)  route 0.143ns (43.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         0.588    -0.593    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X4Y62          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[5]/Q
                         net (fo=1, routed)           0.143    -0.309    u_top_vga/u_draw_rect/vga_rect\\.rgb[5]
    SLICE_X2Y62          LUT3 (Prop_lut3_I1_O)        0.049    -0.260 r  u_top_vga/u_draw_rect/vga_out\\.rgb[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.260    u_top_vga/u_draw_player/D[5]
    SLICE_X2Y62          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         0.859    -0.830    u_top_vga/u_draw_player/clk40MHz
    SLICE_X2Y62          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[5]/C
                         clock pessimism              0.275    -0.555    
    SLICE_X2Y62          FDRE (Hold_fdre_C_D)         0.131    -0.424    u_top_vga/u_draw_player/vga_out\\.rgb_reg[5]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_clk/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.887 r  u_clk/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.831    u_clk/inst/seq_reg2[6]
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.023    -1.012    u_clk/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.012    
                         arrival time                          -0.831    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/vga_out\\.vcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         0.587    -0.594    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X5Y63          FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.vcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  u_top_vga/u_draw_bg/vga_out\\.vcount_reg[10]/Q
                         net (fo=2, routed)           0.128    -0.325    u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[10]_0[10]
    SLICE_X5Y65          FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         0.855    -0.834    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X5Y65          FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[10]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X5Y65          FDRE (Hold_fdre_C_D)         0.070    -0.510    u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/vga_out\\.hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.829%)  route 0.136ns (49.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         0.563    -0.618    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X9Y58          FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[6]/Q
                         net (fo=5, routed)           0.136    -0.341    u_top_vga/u_draw_buttons/D[6]
    SLICE_X8Y59          FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         0.832    -0.857    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X8Y59          FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[6]/C
                         clock pessimism              0.255    -0.602    
    SLICE_X8Y59          FDRE (Hold_fdre_C_D)         0.060    -0.542    u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[5]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.866%)  route 0.398ns (68.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         0.554    -0.627    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X40Y29         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[5]/Q
                         net (fo=15, routed)          0.398    -0.089    u_top_vga/u_vga_timing/vga_out\\.vcount[5]
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.045    -0.044 r  u_top_vga/u_vga_timing/vga_out\\.vcount[5]_rep_i_1__0/O
                         net (fo=1, routed)           0.000    -0.044    u_top_vga/u_vga_timing/vga_out\\.vcount[5]_rep_i_1__0_n_0
    SLICE_X30Y28         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[5]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         0.820    -0.870    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X30Y28         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[5]_rep__0/C
                         clock pessimism              0.503    -0.366    
    SLICE_X30Y28         FDRE (Hold_fdre_C_D)         0.120    -0.246    u_top_vga/u_vga_timing/vga_out\\.vcount_reg[5]_rep__0
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_r/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect/vga_out\\.hsync_reg_r/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.141ns (26.014%)  route 0.401ns (73.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         0.562    -0.619    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X29Y50         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_r/Q
                         net (fo=1, routed)           0.401    -0.077    u_top_vga/u_draw_rect/vga_out\\.hsync_reg_r_0
    SLICE_X29Y49         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hsync_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         0.834    -0.856    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X29Y49         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hsync_reg_r/C
                         clock pessimism              0.508    -0.347    
    SLICE_X29Y49         FDRE (Hold_fdre_C_D)         0.066    -0.281    u_top_vga/u_draw_rect/vga_out\\.hsync_reg_r
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.vsync_reg_u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player/vga_out\\.vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.245ns (41.586%)  route 0.344ns (58.414%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         0.562    -0.619    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X30Y52         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.vsync_reg_u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.148    -0.471 r  u_top_vga/u_draw_rect/vga_out\\.vsync_reg_u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/Q
                         net (fo=1, routed)           0.344    -0.127    u_top_vga/u_draw_rect/vga_out\\.vsync_reg_u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r_n_0
    SLICE_X29Y49         LUT2 (Prop_lut2_I0_O)        0.097    -0.030 r  u_top_vga/u_draw_rect/vga_out\\.vsync_reg_gate/O
                         net (fo=1, routed)           0.000    -0.030    u_top_vga/u_draw_player/vga_out\\.vsync_reg_0
    SLICE_X29Y49         FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         0.834    -0.856    u_top_vga/u_draw_player/clk40MHz
    SLICE_X29Y49         FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.vsync_reg/C
                         clock pessimism              0.508    -0.347    
    SLICE_X29Y49         FDRE (Hold_fdre_C_D)         0.107    -0.240    u_top_vga/u_draw_player/vga_out\\.vsync_reg
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk40MHz_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y11     u_top_vga/u_image_rom/rgb_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y12     u_top_vga/u_image_rom/rgb_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y14     u_top_vga/u_image_rom/rgb_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y13     u_top_vga/u_image_rom/rgb_reg_3/CLKARDCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    u_clk/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y1      u_clk/inst/clkout2_buf_en/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y93     pclk40_oddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y44     u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y44     u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y52     u_top_vga/u_draw_buttons/vga_out\\.vsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y52     u_top_vga/u_draw_buttons/vga_out\\.vsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y44     u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y44     u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y52     u_top_vga/u_draw_buttons/vga_out\\.vsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y52     u_top_vga/u_draw_buttons/vga_out\\.vsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    u_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  clk40MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.023ns  (logic 0.952ns (23.664%)  route 3.071ns (76.336%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 23.440 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 19.043 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.555    19.043    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y59         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.456    19.499 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=5, routed)           1.303    20.802    u_top_vga/u_draw_player_ctl/right
    SLICE_X14Y59         LUT6 (Prop_lut6_I2_O)        0.124    20.926 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_3/O
                         net (fo=13, routed)          0.315    21.241    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_3_n_0
    SLICE_X15Y61         LUT6 (Prop_lut6_I5_O)        0.124    21.365 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_3/O
                         net (fo=1, routed)           0.403    21.768    u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_3_n_0
    SLICE_X15Y60         LUT6 (Prop_lut6_I2_O)        0.124    21.892 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.520    22.412    u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_2_n_0
    SLICE_X15Y59         LUT6 (Prop_lut6_I3_O)        0.124    22.536 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1/O
                         net (fo=12, routed)          0.530    23.066    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1_n_0
    SLICE_X15Y62         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.436    23.440    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y62         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[4]/C
                         clock pessimism              0.398    23.838    
                         clock uncertainty           -0.207    23.631    
    SLICE_X15Y62         FDRE (Setup_fdre_C_CE)      -0.205    23.426    u_top_vga/u_draw_player_ctl/xpos_player_reg[4]
  -------------------------------------------------------------------
                         required time                         23.426    
                         arrival time                         -23.066    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.023ns  (logic 0.952ns (23.665%)  route 3.071ns (76.335%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 19.043 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.555    19.043    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y59         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.456    19.499 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=5, routed)           1.303    20.802    u_top_vga/u_draw_player_ctl/right
    SLICE_X14Y59         LUT6 (Prop_lut6_I2_O)        0.124    20.926 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_3/O
                         net (fo=13, routed)          0.315    21.241    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_3_n_0
    SLICE_X15Y61         LUT6 (Prop_lut6_I5_O)        0.124    21.365 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_3/O
                         net (fo=1, routed)           0.403    21.768    u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_3_n_0
    SLICE_X15Y60         LUT6 (Prop_lut6_I2_O)        0.124    21.892 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.520    22.412    u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_2_n_0
    SLICE_X15Y59         LUT6 (Prop_lut6_I3_O)        0.124    22.536 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1/O
                         net (fo=12, routed)          0.530    23.066    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1_n_0
    SLICE_X15Y61         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.437    23.441    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y61         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[11]/C
                         clock pessimism              0.398    23.839    
                         clock uncertainty           -0.207    23.632    
    SLICE_X15Y61         FDRE (Setup_fdre_C_CE)      -0.205    23.427    u_top_vga/u_draw_player_ctl/xpos_player_reg[11]
  -------------------------------------------------------------------
                         required time                         23.427    
                         arrival time                         -23.066    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.023ns  (logic 0.952ns (23.665%)  route 3.071ns (76.335%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 23.441 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 19.043 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.555    19.043    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y59         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.456    19.499 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=5, routed)           1.303    20.802    u_top_vga/u_draw_player_ctl/right
    SLICE_X14Y59         LUT6 (Prop_lut6_I2_O)        0.124    20.926 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_3/O
                         net (fo=13, routed)          0.315    21.241    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_3_n_0
    SLICE_X15Y61         LUT6 (Prop_lut6_I5_O)        0.124    21.365 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_3/O
                         net (fo=1, routed)           0.403    21.768    u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_3_n_0
    SLICE_X15Y60         LUT6 (Prop_lut6_I2_O)        0.124    21.892 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.520    22.412    u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_2_n_0
    SLICE_X15Y59         LUT6 (Prop_lut6_I3_O)        0.124    22.536 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1/O
                         net (fo=12, routed)          0.530    23.066    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1_n_0
    SLICE_X15Y61         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.437    23.441    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y61         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[7]/C
                         clock pessimism              0.398    23.839    
                         clock uncertainty           -0.207    23.632    
    SLICE_X15Y61         FDRE (Setup_fdre_C_CE)      -0.205    23.427    u_top_vga/u_draw_player_ctl/xpos_player_reg[7]
  -------------------------------------------------------------------
                         required time                         23.427    
                         arrival time                         -23.066    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.015ns  (logic 0.952ns (23.710%)  route 3.063ns (76.290%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 23.442 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 19.043 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.555    19.043    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y59         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.456    19.499 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=5, routed)           1.303    20.802    u_top_vga/u_draw_player_ctl/right
    SLICE_X14Y59         LUT6 (Prop_lut6_I2_O)        0.124    20.926 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_3/O
                         net (fo=13, routed)          0.315    21.241    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_3_n_0
    SLICE_X15Y61         LUT6 (Prop_lut6_I5_O)        0.124    21.365 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_3/O
                         net (fo=1, routed)           0.403    21.768    u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_3_n_0
    SLICE_X15Y60         LUT6 (Prop_lut6_I2_O)        0.124    21.892 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.520    22.412    u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_2_n_0
    SLICE_X15Y59         LUT6 (Prop_lut6_I3_O)        0.124    22.536 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1/O
                         net (fo=12, routed)          0.523    23.058    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1_n_0
    SLICE_X15Y60         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.438    23.442    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y60         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[0]/C
                         clock pessimism              0.398    23.840    
                         clock uncertainty           -0.207    23.633    
    SLICE_X15Y60         FDRE (Setup_fdre_C_CE)      -0.205    23.428    u_top_vga/u_draw_player_ctl/xpos_player_reg[0]
  -------------------------------------------------------------------
                         required time                         23.428    
                         arrival time                         -23.058    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.921ns  (logic 0.952ns (24.277%)  route 2.969ns (75.723%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 23.442 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 19.043 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.555    19.043    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y59         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.456    19.499 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=5, routed)           1.303    20.802    u_top_vga/u_draw_player_ctl/right
    SLICE_X14Y59         LUT6 (Prop_lut6_I2_O)        0.124    20.926 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_3/O
                         net (fo=13, routed)          0.315    21.241    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_3_n_0
    SLICE_X15Y61         LUT6 (Prop_lut6_I5_O)        0.124    21.365 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_3/O
                         net (fo=1, routed)           0.403    21.768    u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_3_n_0
    SLICE_X15Y60         LUT6 (Prop_lut6_I2_O)        0.124    21.892 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.520    22.412    u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_2_n_0
    SLICE_X15Y59         LUT6 (Prop_lut6_I3_O)        0.124    22.536 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1/O
                         net (fo=12, routed)          0.429    22.965    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1_n_0
    SLICE_X14Y59         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.438    23.442    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X14Y59         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[6]/C
                         clock pessimism              0.398    23.840    
                         clock uncertainty           -0.207    23.633    
    SLICE_X14Y59         FDRE (Setup_fdre_C_CE)      -0.169    23.464    u_top_vga/u_draw_player_ctl/xpos_player_reg[6]
  -------------------------------------------------------------------
                         required time                         23.464    
                         arrival time                         -22.965    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.921ns  (logic 0.952ns (24.277%)  route 2.969ns (75.723%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 23.442 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 19.043 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.555    19.043    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y59         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.456    19.499 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=5, routed)           1.303    20.802    u_top_vga/u_draw_player_ctl/right
    SLICE_X14Y59         LUT6 (Prop_lut6_I2_O)        0.124    20.926 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_3/O
                         net (fo=13, routed)          0.315    21.241    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_3_n_0
    SLICE_X15Y61         LUT6 (Prop_lut6_I5_O)        0.124    21.365 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_3/O
                         net (fo=1, routed)           0.403    21.768    u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_3_n_0
    SLICE_X15Y60         LUT6 (Prop_lut6_I2_O)        0.124    21.892 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.520    22.412    u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_2_n_0
    SLICE_X15Y59         LUT6 (Prop_lut6_I3_O)        0.124    22.536 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1/O
                         net (fo=12, routed)          0.429    22.965    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1_n_0
    SLICE_X14Y59         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.438    23.442    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X14Y59         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[9]/C
                         clock pessimism              0.398    23.840    
                         clock uncertainty           -0.207    23.633    
    SLICE_X14Y59         FDRE (Setup_fdre_C_CE)      -0.169    23.464    u_top_vga/u_draw_player_ctl/xpos_player_reg[9]
  -------------------------------------------------------------------
                         required time                         23.464    
                         arrival time                         -22.965    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.550ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.872ns  (logic 0.952ns (24.587%)  route 2.920ns (75.413%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 23.443 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 19.043 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.555    19.043    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y59         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.456    19.499 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=5, routed)           1.303    20.802    u_top_vga/u_draw_player_ctl/right
    SLICE_X14Y59         LUT6 (Prop_lut6_I2_O)        0.124    20.926 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_3/O
                         net (fo=13, routed)          0.315    21.241    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_3_n_0
    SLICE_X15Y61         LUT6 (Prop_lut6_I5_O)        0.124    21.365 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_3/O
                         net (fo=1, routed)           0.403    21.768    u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_3_n_0
    SLICE_X15Y60         LUT6 (Prop_lut6_I2_O)        0.124    21.892 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.520    22.412    u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_2_n_0
    SLICE_X15Y59         LUT6 (Prop_lut6_I3_O)        0.124    22.536 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1/O
                         net (fo=12, routed)          0.379    22.915    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1_n_0
    SLICE_X14Y58         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.439    23.443    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X14Y58         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[10]/C
                         clock pessimism              0.398    23.841    
                         clock uncertainty           -0.207    23.634    
    SLICE_X14Y58         FDRE (Setup_fdre_C_CE)      -0.169    23.465    u_top_vga/u_draw_player_ctl/xpos_player_reg[10]
  -------------------------------------------------------------------
                         required time                         23.465    
                         arrival time                         -22.915    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.872ns  (logic 0.952ns (24.587%)  route 2.920ns (75.413%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 23.443 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 19.043 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.555    19.043    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y59         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.456    19.499 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=5, routed)           1.303    20.802    u_top_vga/u_draw_player_ctl/right
    SLICE_X14Y59         LUT6 (Prop_lut6_I2_O)        0.124    20.926 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_3/O
                         net (fo=13, routed)          0.315    21.241    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_3_n_0
    SLICE_X15Y61         LUT6 (Prop_lut6_I5_O)        0.124    21.365 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_3/O
                         net (fo=1, routed)           0.403    21.768    u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_3_n_0
    SLICE_X15Y60         LUT6 (Prop_lut6_I2_O)        0.124    21.892 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.520    22.412    u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_2_n_0
    SLICE_X15Y59         LUT6 (Prop_lut6_I3_O)        0.124    22.536 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1/O
                         net (fo=12, routed)          0.379    22.915    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1_n_0
    SLICE_X14Y58         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.439    23.443    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X14Y58         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[1]/C
                         clock pessimism              0.398    23.841    
                         clock uncertainty           -0.207    23.634    
    SLICE_X14Y58         FDRE (Setup_fdre_C_CE)      -0.169    23.465    u_top_vga/u_draw_player_ctl/xpos_player_reg[1]
  -------------------------------------------------------------------
                         required time                         23.465    
                         arrival time                         -22.915    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.872ns  (logic 0.952ns (24.587%)  route 2.920ns (75.413%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 23.443 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 19.043 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.555    19.043    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y59         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.456    19.499 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=5, routed)           1.303    20.802    u_top_vga/u_draw_player_ctl/right
    SLICE_X14Y59         LUT6 (Prop_lut6_I2_O)        0.124    20.926 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_3/O
                         net (fo=13, routed)          0.315    21.241    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_3_n_0
    SLICE_X15Y61         LUT6 (Prop_lut6_I5_O)        0.124    21.365 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_3/O
                         net (fo=1, routed)           0.403    21.768    u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_3_n_0
    SLICE_X15Y60         LUT6 (Prop_lut6_I2_O)        0.124    21.892 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.520    22.412    u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_2_n_0
    SLICE_X15Y59         LUT6 (Prop_lut6_I3_O)        0.124    22.536 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1/O
                         net (fo=12, routed)          0.379    22.915    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1_n_0
    SLICE_X14Y58         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.439    23.443    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X14Y58         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[2]/C
                         clock pessimism              0.398    23.841    
                         clock uncertainty           -0.207    23.634    
    SLICE_X14Y58         FDRE (Setup_fdre_C_CE)      -0.169    23.465    u_top_vga/u_draw_player_ctl/xpos_player_reg[2]
  -------------------------------------------------------------------
                         required time                         23.465    
                         arrival time                         -22.915    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.864ns  (logic 0.952ns (24.637%)  route 2.912ns (75.363%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 23.442 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 19.043 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.555    19.043    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y59         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.456    19.499 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=5, routed)           1.303    20.802    u_top_vga/u_draw_player_ctl/right
    SLICE_X14Y59         LUT6 (Prop_lut6_I2_O)        0.124    20.926 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_3/O
                         net (fo=13, routed)          0.315    21.241    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_3_n_0
    SLICE_X15Y61         LUT6 (Prop_lut6_I5_O)        0.124    21.365 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_3/O
                         net (fo=1, routed)           0.403    21.768    u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_3_n_0
    SLICE_X15Y60         LUT6 (Prop_lut6_I2_O)        0.124    21.892 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.520    22.412    u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_2_n_0
    SLICE_X15Y59         LUT6 (Prop_lut6_I3_O)        0.124    22.536 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1/O
                         net (fo=12, routed)          0.371    22.907    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1_n_0
    SLICE_X12Y59         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.438    23.442    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X12Y59         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[3]/C
                         clock pessimism              0.398    23.840    
                         clock uncertainty           -0.207    23.633    
    SLICE_X12Y59         FDRE (Setup_fdre_C_CE)      -0.169    23.464    u_top_vga/u_draw_player_ctl/xpos_player_reg[3]
  -------------------------------------------------------------------
                         required time                         23.464    
                         arrival time                         -22.907    
  -------------------------------------------------------------------
                         slack                                  0.557    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.231ns (26.037%)  route 0.656ns (73.963%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.563    -0.618    u_top_vga/u_mouse_ctl/CLK
    SLICE_X15Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=2, routed)           0.285    -0.192    u_top_vga/u_draw_player_ctl/left
    SLICE_X15Y58         LUT3 (Prop_lut3_I0_O)        0.045    -0.147 f  u_top_vga/u_draw_player_ctl/xpos_player[8]_i_2/O
                         net (fo=7, routed)           0.371     0.224    u_top_vga/u_draw_player_ctl/xpos_player[8]_i_2_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I1_O)        0.045     0.269 r  u_top_vga/u_draw_player_ctl/xpos_player[2]_i_1/O
                         net (fo=1, routed)           0.000     0.269    u_top_vga/u_draw_player_ctl/xpos_nxt[2]
    SLICE_X14Y58         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         0.832    -0.857    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X14Y58         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[2]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.207    -0.095    
    SLICE_X14Y58         FDRE (Hold_fdre_C_D)         0.121     0.026    u_top_vga/u_draw_player_ctl/xpos_player_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.231ns (25.978%)  route 0.658ns (74.022%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.563    -0.618    u_top_vga/u_mouse_ctl/CLK
    SLICE_X15Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=2, routed)           0.285    -0.192    u_top_vga/u_draw_player_ctl/left
    SLICE_X15Y58         LUT3 (Prop_lut3_I0_O)        0.045    -0.147 f  u_top_vga/u_draw_player_ctl/xpos_player[8]_i_2/O
                         net (fo=7, routed)           0.373     0.226    u_top_vga/u_draw_player_ctl/xpos_player[8]_i_2_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I1_O)        0.045     0.271 r  u_top_vga/u_draw_player_ctl/xpos_player[1]_i_1/O
                         net (fo=1, routed)           0.000     0.271    u_top_vga/u_draw_player_ctl/xpos_nxt[1]
    SLICE_X14Y58         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         0.832    -0.857    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X14Y58         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[1]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.207    -0.095    
    SLICE_X14Y58         FDRE (Hold_fdre_C_D)         0.121     0.026    u_top_vga/u_draw_player_ctl/xpos_player_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.186ns (21.400%)  route 0.683ns (78.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.563    -0.618    u_top_vga/u_mouse_ctl/CLK
    SLICE_X15Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=2, routed)           0.683     0.206    u_top_vga/u_draw_player_ctl/left
    SLICE_X15Y59         LUT6 (Prop_lut6_I1_O)        0.045     0.251 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.251    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_1_n_0
    SLICE_X15Y59         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         0.832    -0.857    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y59         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.207    -0.095    
    SLICE_X15Y59         FDRE (Hold_fdre_C_D)         0.091    -0.004    u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.231ns (24.863%)  route 0.698ns (75.137%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.563    -0.618    u_top_vga/u_mouse_ctl/CLK
    SLICE_X15Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=2, routed)           0.285    -0.192    u_top_vga/u_draw_player_ctl/left
    SLICE_X15Y58         LUT3 (Prop_lut3_I0_O)        0.045    -0.147 f  u_top_vga/u_draw_player_ctl/xpos_player[8]_i_2/O
                         net (fo=7, routed)           0.413     0.266    u_top_vga/u_draw_player_ctl/xpos_player[8]_i_2_n_0
    SLICE_X12Y59         LUT6 (Prop_lut6_I1_O)        0.045     0.311 r  u_top_vga/u_draw_player_ctl/xpos_player[3]_i_1/O
                         net (fo=1, routed)           0.000     0.311    u_top_vga/u_draw_player_ctl/xpos_nxt[3]
    SLICE_X12Y59         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         0.832    -0.857    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X12Y59         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[3]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.207    -0.095    
    SLICE_X12Y59         FDRE (Hold_fdre_C_D)         0.121     0.026    u_top_vga/u_draw_player_ctl/xpos_player_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.231ns (24.677%)  route 0.705ns (75.323%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.563    -0.618    u_top_vga/u_mouse_ctl/CLK
    SLICE_X15Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=2, routed)           0.285    -0.192    u_top_vga/u_draw_player_ctl/left
    SLICE_X15Y58         LUT3 (Prop_lut3_I0_O)        0.045    -0.147 f  u_top_vga/u_draw_player_ctl/xpos_player[8]_i_2/O
                         net (fo=7, routed)           0.420     0.273    u_top_vga/u_draw_player_ctl/xpos_player[8]_i_2_n_0
    SLICE_X12Y59         LUT6 (Prop_lut6_I1_O)        0.045     0.318 r  u_top_vga/u_draw_player_ctl/xpos_player[8]_i_1/O
                         net (fo=1, routed)           0.000     0.318    u_top_vga/u_draw_player_ctl/xpos_nxt[8]
    SLICE_X12Y59         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         0.832    -0.857    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X12Y59         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[8]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.207    -0.095    
    SLICE_X12Y59         FDRE (Hold_fdre_C_D)         0.121     0.026    u_top_vga/u_draw_player_ctl/xpos_player_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.231ns (24.899%)  route 0.697ns (75.101%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.563    -0.618    u_top_vga/u_mouse_ctl/CLK
    SLICE_X15Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=2, routed)           0.285    -0.192    u_top_vga/u_draw_player_ctl/left
    SLICE_X15Y58         LUT3 (Prop_lut3_I0_O)        0.045    -0.147 f  u_top_vga/u_draw_player_ctl/xpos_player[8]_i_2/O
                         net (fo=7, routed)           0.303     0.155    u_top_vga/u_draw_player_ctl/xpos_player[8]_i_2_n_0
    SLICE_X15Y61         LUT5 (Prop_lut5_I1_O)        0.045     0.200 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1/O
                         net (fo=1, routed)           0.109     0.309    u_top_vga/u_draw_player_ctl/xpos_nxt[0]
    SLICE_X15Y60         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         0.831    -0.858    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y60         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[0]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.207    -0.096    
    SLICE_X15Y60         FDRE (Hold_fdre_C_D)         0.075    -0.021    u_top_vga/u_draw_player_ctl/xpos_player_reg[0]
  -------------------------------------------------------------------
                         required time                          0.021    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.186ns (19.646%)  route 0.761ns (80.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.563    -0.618    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y59         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=5, routed)           0.761     0.283    u_top_vga/u_draw_player_ctl/right
    SLICE_X15Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.328 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.328    u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_1_n_0
    SLICE_X15Y59         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         0.832    -0.857    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y59         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.207    -0.095    
    SLICE_X15Y59         FDRE (Hold_fdre_C_D)         0.092    -0.003    u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.341ns (33.643%)  route 0.673ns (66.357%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.563    -0.618    u_top_vga/u_mouse_ctl/CLK
    SLICE_X15Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=2, routed)           0.285    -0.192    u_top_vga/u_draw_player_ctl/left
    SLICE_X15Y58         LUT3 (Prop_lut3_I0_O)        0.045    -0.147 r  u_top_vga/u_draw_player_ctl/xpos_player[8]_i_2/O
                         net (fo=7, routed)           0.303     0.155    u_top_vga/u_draw_player_ctl/xpos_player[8]_i_2_n_0
    SLICE_X15Y61         LUT2 (Prop_lut2_I1_O)        0.048     0.203 f  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2/O
                         net (fo=8, routed)           0.085     0.288    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2_n_0
    SLICE_X15Y61         LUT5 (Prop_lut5_I3_O)        0.107     0.395 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_2/O
                         net (fo=1, routed)           0.000     0.395    u_top_vga/u_draw_player_ctl/xpos_nxt[11]
    SLICE_X15Y61         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         0.831    -0.858    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y61         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[11]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.207    -0.096    
    SLICE_X15Y61         FDRE (Hold_fdre_C_D)         0.092    -0.004    u_top_vga/u_draw_player_ctl/xpos_player_reg[11]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.395    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.231ns (22.466%)  route 0.797ns (77.534%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.563    -0.618    u_top_vga/u_mouse_ctl/CLK
    SLICE_X15Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=2, routed)           0.285    -0.192    u_top_vga/u_draw_player_ctl/left
    SLICE_X15Y58         LUT3 (Prop_lut3_I0_O)        0.045    -0.147 f  u_top_vga/u_draw_player_ctl/xpos_player[8]_i_2/O
                         net (fo=7, routed)           0.512     0.365    u_top_vga/u_draw_player_ctl/xpos_player[8]_i_2_n_0
    SLICE_X15Y61         LUT6 (Prop_lut6_I1_O)        0.045     0.410 r  u_top_vga/u_draw_player_ctl/xpos_player[7]_i_1/O
                         net (fo=1, routed)           0.000     0.410    u_top_vga/u_draw_player_ctl/xpos_nxt[7]
    SLICE_X15Y61         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         0.831    -0.858    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y61         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[7]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.207    -0.096    
    SLICE_X15Y61         FDRE (Hold_fdre_C_D)         0.092    -0.004    u_top_vga/u_draw_player_ctl/xpos_player_reg[7]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.341ns (31.038%)  route 0.758ns (68.962%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.563    -0.618    u_top_vga/u_mouse_ctl/CLK
    SLICE_X15Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=2, routed)           0.285    -0.192    u_top_vga/u_draw_player_ctl/left
    SLICE_X15Y58         LUT3 (Prop_lut3_I0_O)        0.045    -0.147 r  u_top_vga/u_draw_player_ctl/xpos_player[8]_i_2/O
                         net (fo=7, routed)           0.303     0.155    u_top_vga/u_draw_player_ctl/xpos_player[8]_i_2_n_0
    SLICE_X15Y61         LUT2 (Prop_lut2_I1_O)        0.048     0.203 f  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2/O
                         net (fo=8, routed)           0.170     0.373    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2_n_0
    SLICE_X15Y62         LUT5 (Prop_lut5_I3_O)        0.107     0.480 r  u_top_vga/u_draw_player_ctl/xpos_player[4]_i_1/O
                         net (fo=1, routed)           0.000     0.480    u_top_vga/u_draw_player_ctl/xpos_nxt[4]
    SLICE_X15Y62         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         0.829    -0.860    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y62         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[4]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.207    -0.098    
    SLICE_X15Y62         FDRE (Hold_fdre_C_D)         0.091    -0.007    u_top_vga/u_draw_player_ctl/xpos_player_reg[4]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.487    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.721ns  (logic 4.037ns (46.284%)  route 4.685ns (53.716%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.554    -0.958    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X42Y55         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/Q
                         net (fo=1, routed)           4.685     4.245    PS2Clk_IOBUF_inst/T
    C17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.519     7.763 r  PS2Clk_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.763    PS2Clk
    C17                                                               r  PS2Clk (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.384ns  (logic 3.978ns (47.450%)  route 4.406ns (52.550%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.554    -0.958    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X43Y54         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/Q
                         net (fo=1, routed)           4.406     3.904    PS2Data_IOBUF_inst/T
    B17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.522     7.426 r  PS2Data_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.426    PS2Data
    B17                                                               r  PS2Data (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Data
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.763ns  (logic 0.965ns (34.931%)  route 1.798ns (65.069%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.561    -0.620    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X43Y54         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/Q
                         net (fo=1, routed)           1.798     1.318    PS2Data_IOBUF_inst/T
    B17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.142 r  PS2Data_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.142    PS2Data
    B17                                                               r  PS2Data (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.931ns  (logic 0.988ns (33.712%)  route 1.943ns (66.288%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.561    -0.620    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X42Y55         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/Q
                         net (fo=1, routed)           1.943     1.486    PS2Clk_IOBUF_inst/T
    C17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.310 r  PS2Clk_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.310    PS2Clk
    C17                                                               r  PS2Clk (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk40MHz_clk_wiz_0
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pclk40_oddr/C
                            (falling edge-triggered cell ODDR clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.978ns  (logic 3.977ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.666    11.654    pclk40
    OLOGIC_X1Y93         ODDR                                         f  pclk40_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.472    12.126 r  pclk40_oddr/Q
                         net (fo=1, routed)           0.001    12.127    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505    15.632 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000    15.632    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.991ns  (logic 4.097ns (58.609%)  route 2.894ns (41.391%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.567    -0.945    u_top_vga/u_draw_player/clk40MHz
    SLICE_X29Y49         FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  u_top_vga/u_draw_player/vga_out\\.vsync_reg/Q
                         net (fo=1, routed)           2.894     2.368    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.678     6.046 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     6.046    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.843ns  (logic 4.151ns (60.663%)  route 2.692ns (39.337%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.623    -0.889    u_top_vga/u_draw_player/clk40MHz
    SLICE_X2Y61          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.478    -0.411 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]/Q
                         net (fo=1, routed)           2.692     2.281    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.673     5.955 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.955    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.806ns  (logic 3.951ns (58.059%)  route 2.854ns (41.941%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.622    -0.890    u_top_vga/u_draw_player/clk40MHz
    SLICE_X3Y62          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.456    -0.434 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[0]/Q
                         net (fo=1, routed)           2.854     2.420    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495     5.916 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.916    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.852ns  (logic 3.953ns (57.685%)  route 2.899ns (42.315%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.567    -0.945    u_top_vga/u_draw_player/clk40MHz
    SLICE_X29Y49         FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  u_top_vga/u_draw_player/vga_out\\.hsync_reg/Q
                         net (fo=1, routed)           2.899     2.411    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     5.907 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.907    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.797ns  (logic 4.119ns (60.595%)  route 2.678ns (39.405%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.620    -0.892    u_top_vga/u_draw_player/clk40MHz
    SLICE_X4Y61          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.419    -0.473 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[3]/Q
                         net (fo=1, routed)           2.678     2.206    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.700     5.905 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.905    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.692ns  (logic 4.042ns (60.404%)  route 2.650ns (39.596%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.623    -0.889    u_top_vga/u_draw_player/clk40MHz
    SLICE_X2Y61          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.518    -0.371 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[10]/Q
                         net (fo=1, routed)           2.650     2.279    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524     5.803 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.803    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.667ns  (logic 3.975ns (59.618%)  route 2.692ns (40.382%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.620    -0.892    u_top_vga/u_draw_player/clk40MHz
    SLICE_X4Y61          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[2]/Q
                         net (fo=1, routed)           2.692     2.256    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519     5.775 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.775    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.632ns  (logic 4.097ns (61.785%)  route 2.534ns (38.215%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.622    -0.890    u_top_vga/u_draw_player/clk40MHz
    SLICE_X3Y62          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.419    -0.471 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[1]/Q
                         net (fo=1, routed)           2.534     2.063    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.678     5.742 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.742    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.615ns  (logic 4.174ns (63.106%)  route 2.440ns (36.894%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.623    -0.889    u_top_vga/u_draw_player/clk40MHz
    SLICE_X2Y61          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.478    -0.411 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[9]/Q
                         net (fo=1, routed)           2.440     2.030    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.696     5.726 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.726    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pclk40_oddr/C
                            (rising edge-triggered cell ODDR clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.384ns  (logic 1.383ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         0.585    -0.596    pclk40
    OLOGIC_X1Y93         ODDR                                         r  pclk40_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.177    -0.419 r  pclk40_oddr/Q
                         net (fo=1, routed)           0.001    -0.418    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         1.206     0.788 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000     0.788    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.917ns  (logic 1.413ns (73.709%)  route 0.504ns (26.291%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         0.590    -0.591    u_top_vga/u_draw_player/clk40MHz
    SLICE_X1Y62          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.128    -0.463 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[7]/Q
                         net (fo=1, routed)           0.504     0.041    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         1.285     1.326 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.326    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.043ns  (logic 1.408ns (68.901%)  route 0.635ns (31.099%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         0.590    -0.591    u_top_vga/u_draw_player/clk40MHz
    SLICE_X2Y62          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.148    -0.443 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[5]/Q
                         net (fo=1, routed)           0.635     0.192    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.260     1.452 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.452    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.048ns  (logic 1.371ns (66.950%)  route 0.677ns (33.050%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         0.590    -0.591    u_top_vga/u_draw_player/clk40MHz
    SLICE_X1Y62          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[6]/Q
                         net (fo=1, routed)           0.677     0.227    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.230     1.457 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.457    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.048ns  (logic 1.389ns (67.815%)  route 0.659ns (32.185%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         0.591    -0.590    u_top_vga/u_draw_player/clk40MHz
    SLICE_X2Y61          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[8]/Q
                         net (fo=1, routed)           0.659     0.233    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     1.457 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.457    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.422ns (68.619%)  route 0.650ns (31.381%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         0.591    -0.590    u_top_vga/u_draw_player/clk40MHz
    SLICE_X2Y61          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.148    -0.442 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[9]/Q
                         net (fo=1, routed)           0.650     0.208    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.274     1.482 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.482    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.089ns  (logic 1.387ns (66.378%)  route 0.702ns (33.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         0.590    -0.591    u_top_vga/u_draw_player/clk40MHz
    SLICE_X3Y62          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.128    -0.463 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[1]/Q
                         net (fo=1, routed)           0.702     0.239    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.259     1.498 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.498    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.098ns  (logic 1.386ns (66.055%)  route 0.712ns (33.945%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         0.590    -0.591    u_top_vga/u_draw_player/clk40MHz
    SLICE_X2Y62          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[4]/Q
                         net (fo=1, routed)           0.712     0.285    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     1.507 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.507    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.134ns  (logic 1.361ns (63.765%)  route 0.773ns (36.235%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         0.589    -0.592    u_top_vga/u_draw_player/clk40MHz
    SLICE_X4Y61          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[2]/Q
                         net (fo=1, routed)           0.773     0.322    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     1.542 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.542    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.135ns  (logic 1.389ns (65.038%)  route 0.747ns (34.962%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         0.591    -0.590    u_top_vga/u_draw_player/clk40MHz
    SLICE_X2Y61          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[10]/Q
                         net (fo=1, routed)           0.747     0.320    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.545 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.545    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    u_clk/inst/clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  u_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    u_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.311 f  u_clk/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    u_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  u_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    u_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    u_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  u_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100MHz_clk_wiz_0

Max Delay            86 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.041ns  (logic 1.565ns (22.232%)  route 5.476ns (77.768%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=171, routed)         4.917     6.358    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X41Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.482 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.558     7.041    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X41Y55         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.437    -1.559    u_top_vga/u_mouse_ctl/CLK
    SLICE_X41Y55         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.041ns  (logic 1.565ns (22.232%)  route 5.476ns (77.768%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=171, routed)         4.917     6.358    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X41Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.482 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.558     7.041    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X41Y55         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.437    -1.559    u_top_vga/u_mouse_ctl/CLK
    SLICE_X41Y55         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.003ns  (logic 1.565ns (22.353%)  route 5.437ns (77.647%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=171, routed)         4.917     6.358    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X41Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.482 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.520     7.003    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X41Y53         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.437    -1.559    u_top_vga/u_mouse_ctl/CLK
    SLICE_X41Y53         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.003ns  (logic 1.565ns (22.353%)  route 5.437ns (77.647%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=171, routed)         4.917     6.358    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X41Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.482 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.520     7.003    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X41Y53         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.437    -1.559    u_top_vga/u_mouse_ctl/CLK
    SLICE_X41Y53         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.003ns  (logic 1.565ns (22.353%)  route 5.437ns (77.647%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=171, routed)         4.917     6.358    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X41Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.482 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.520     7.003    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X41Y53         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.437    -1.559    u_top_vga/u_mouse_ctl/CLK
    SLICE_X41Y53         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.003ns  (logic 1.565ns (22.353%)  route 5.437ns (77.647%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=171, routed)         4.917     6.358    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X41Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.482 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.520     7.003    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X41Y53         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.437    -1.559    u_top_vga/u_mouse_ctl/CLK
    SLICE_X41Y53         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.003ns  (logic 1.565ns (22.353%)  route 5.437ns (77.647%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=171, routed)         4.917     6.358    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X41Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.482 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.520     7.003    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X41Y53         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.437    -1.559    u_top_vga/u_mouse_ctl/CLK
    SLICE_X41Y53         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.003ns  (logic 1.565ns (22.353%)  route 5.437ns (77.647%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=171, routed)         4.917     6.358    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X41Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.482 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.520     7.003    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X41Y53         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.437    -1.559    u_top_vga/u_mouse_ctl/CLK
    SLICE_X41Y53         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/err_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.570ns  (logic 1.565ns (23.826%)  route 5.004ns (76.174%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=171, routed)         4.174     5.615    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X38Y53         LUT1 (Prop_lut1_I0_O)        0.124     5.739 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.830     6.570    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/btnC
    SLICE_X42Y55         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/err_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.437    -1.559    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X42Y55         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/err_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.570ns  (logic 1.565ns (23.826%)  route 5.004ns (76.174%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=171, routed)         4.174     5.615    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X38Y53         LUT1 (Prop_lut1_I0_O)        0.124     5.739 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.830     6.570    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/btnC
    SLICE_X42Y55         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.437    -1.559    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X42Y55         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.876ns  (logic 0.220ns (11.733%)  route 1.656ns (88.267%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.656     1.876    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X47Y56         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.831    -0.858    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X47Y56         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_inter_reg/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.903ns  (logic 0.217ns (11.385%)  route 1.686ns (88.615%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.686     1.903    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X46Y55         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.831    -0.858    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X46Y55         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_inter_reg/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.974ns  (logic 0.262ns (13.255%)  route 1.712ns (86.745%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.712     1.929    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X47Y55         LUT6 (Prop_lut6_I1_O)        0.045     1.974 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.974    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[1]_i_1_n_0
    SLICE_X47Y55         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.831    -0.858    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X47Y55         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[1]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.975ns  (logic 0.262ns (13.249%)  route 1.713ns (86.751%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.713     1.930    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X47Y55         LUT6 (Prop_lut6_I1_O)        0.045     1.975 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.975    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[2]_i_1_n_0
    SLICE_X47Y55         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.831    -0.858    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X47Y55         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[32]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.990ns  (logic 0.210ns (10.527%)  route 1.781ns (89.473%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=171, routed)         1.781     1.990    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X38Y56         FDCE                                         f  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.829    -0.860    u_top_vga/u_mouse_ctl/CLK
    SLICE_X38Y56         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[32]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[33]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.990ns  (logic 0.210ns (10.527%)  route 1.781ns (89.473%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=171, routed)         1.781     1.990    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X38Y56         FDCE                                         f  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.829    -0.860    u_top_vga/u_mouse_ctl/CLK
    SLICE_X38Y56         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[33]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[34]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.990ns  (logic 0.210ns (10.527%)  route 1.781ns (89.473%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=171, routed)         1.781     1.990    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X38Y56         FDCE                                         f  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.829    -0.860    u_top_vga/u_mouse_ctl/CLK
    SLICE_X38Y56         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[34]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.010ns  (logic 0.265ns (13.190%)  route 1.745ns (86.810%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.745     1.965    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X46Y56         LUT6 (Prop_lut6_I1_O)        0.045     2.010 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.010    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[3]_i_1_n_0
    SLICE_X46Y56         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.831    -0.858    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X46Y56         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[3]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.012ns  (logic 0.265ns (13.177%)  route 1.747ns (86.823%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.747     1.967    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X46Y56         LUT6 (Prop_lut6_I1_O)        0.045     2.012 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.012    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[2]_i_1_n_0
    SLICE_X46Y56         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.831    -0.858    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X46Y56         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[2]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.097ns  (logic 0.265ns (12.643%)  route 1.832ns (87.357%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.832     2.052    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X46Y56         LUT6 (Prop_lut6_I1_O)        0.045     2.097 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.097    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[1]_i_1_n_0
    SLICE_X46Y56         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.831    -0.858    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X46Y56         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk40MHz_clk_wiz_0

Max Delay           171 Endpoints
Min Delay           171 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep__1/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.771ns  (logic 1.565ns (20.142%)  route 6.206ns (79.858%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=171, routed)         2.621     4.062    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X29Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.186 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=38, routed)          3.585     7.771    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X44Y39         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.446    -1.549    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X44Y39         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep__1/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.435ns  (logic 1.565ns (21.054%)  route 5.869ns (78.946%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=171, routed)         2.621     4.062    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X29Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.186 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=38, routed)          3.248     7.435    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X42Y39         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.445    -1.550    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X42Y39         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]_rep__0/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.435ns  (logic 1.565ns (21.054%)  route 5.869ns (78.946%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=171, routed)         2.621     4.062    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X29Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.186 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=38, routed)          3.248     7.435    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X43Y39         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.445    -1.550    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X43Y39         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep__0/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.406ns  (logic 1.565ns (21.135%)  route 5.841ns (78.865%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=171, routed)         2.621     4.062    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X29Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.186 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=38, routed)          3.220     7.406    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X41Y37         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.443    -1.552    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X41Y37         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/vga_out\\.hcount_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.363ns  (logic 1.441ns (19.576%)  route 5.921ns (80.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=171, routed)         5.921     7.363    u_top_vga/u_draw_bg/btnC_IBUF
    SLICE_X10Y63         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.436    -1.560    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X10Y63         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/vga_out\\.hcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.363ns  (logic 1.441ns (19.576%)  route 5.921ns (80.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=171, routed)         5.921     7.363    u_top_vga/u_draw_bg/btnC_IBUF
    SLICE_X10Y63         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.436    -1.560    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X10Y63         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.351ns  (logic 1.565ns (21.293%)  route 5.786ns (78.707%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=171, routed)         2.621     4.062    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X29Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.186 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=38, routed)          3.165     7.351    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X42Y33         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.440    -1.555    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X42Y33         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]_rep/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]_rep__1/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.351ns  (logic 1.565ns (21.293%)  route 5.786ns (78.707%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=171, routed)         2.621     4.062    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X29Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.186 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=38, routed)          3.165     7.351    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X42Y33         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]_rep__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.440    -1.555    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X42Y33         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]_rep__1/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__2/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.347ns  (logic 1.565ns (21.305%)  route 5.782ns (78.695%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=171, routed)         2.621     4.062    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X29Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.186 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=38, routed)          3.161     7.347    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X44Y31         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.438    -1.557    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X44Y31         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__2/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__3/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.347ns  (logic 1.565ns (21.305%)  route 5.782ns (78.695%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=171, routed)         2.621     4.062    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X29Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.186 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=38, routed)          3.161     7.347    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X44Y31         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         1.438    -1.557    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X44Y31         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__3/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.hblnk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.493ns  (logic 0.255ns (17.052%)  route 1.238ns (82.948%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=171, routed)         1.238     1.448    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X30Y41         LUT5 (Prop_lut5_I0_O)        0.045     1.493 r  u_top_vga/u_vga_timing/vga_out\\.hblnk_i_1/O
                         net (fo=1, routed)           0.000     1.493    u_top_vga/u_vga_timing/vga_out\\.hblnk_i_1_n_0
    SLICE_X30Y41         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hblnk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         0.831    -0.859    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X30Y41         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hblnk_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vblnk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.602ns  (logic 0.255ns (15.893%)  route 1.347ns (84.107%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=171, routed)         1.347     1.557    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X28Y35         LUT5 (Prop_lut5_I0_O)        0.045     1.602 r  u_top_vga/u_vga_timing/vga_out\\.vblnk_i_1/O
                         net (fo=1, routed)           0.000     1.602    u_top_vga/u_vga_timing/vga_out\\.vblnk_i_1_n_0
    SLICE_X28Y35         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vblnk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         0.828    -0.862    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X28Y35         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vblnk_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/vga_out\\.rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.647ns  (logic 0.369ns (22.374%)  route 1.279ns (77.626%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=171, routed)         1.159     1.368    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X30Y39         LUT5 (Prop_lut5_I2_O)        0.048     1.416 f  u_top_vga/u_vga_timing/vga_out\\.rgb[3]_i_5/O
                         net (fo=1, routed)           0.120     1.536    u_top_vga/u_vga_timing/vga_out\\.rgb[3]_i_5_n_0
    SLICE_X34Y39         LUT6 (Prop_lut6_I5_O)        0.111     1.647 r  u_top_vga/u_vga_timing/vga_out\\.rgb[3]_i_1/O
                         net (fo=1, routed)           0.000     1.647    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[3]_0
    SLICE_X34Y39         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         0.829    -0.861    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X34Y39         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.694ns  (logic 0.300ns (17.683%)  route 1.394ns (82.317%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=171, routed)         1.159     1.368    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X30Y39         LUT3 (Prop_lut3_I0_O)        0.045     1.413 f  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_7/O
                         net (fo=2, routed)           0.236     1.649    u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_7_n_0
    SLICE_X34Y39         LUT6 (Prop_lut6_I5_O)        0.045     1.694 r  u_top_vga/u_vga_timing/vga_out\\.rgb[7]_i_1/O
                         net (fo=1, routed)           0.000     1.694    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]_0
    SLICE_X34Y39         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         0.829    -0.861    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X34Y39         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_player/vga_out\\.hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.695ns  (logic 0.210ns (12.359%)  route 1.486ns (87.641%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=171, routed)         1.486     1.695    u_top_vga/u_draw_player/btnC_IBUF
    SLICE_X29Y49         FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         0.834    -0.856    u_top_vga/u_draw_player/clk40MHz
    SLICE_X29Y49         FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.hsync_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_player/vga_out\\.vsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.695ns  (logic 0.210ns (12.359%)  route 1.486ns (87.641%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=171, routed)         1.486     1.695    u_top_vga/u_draw_player/btnC_IBUF
    SLICE_X29Y49         FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.vsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         0.834    -0.856    u_top_vga/u_draw_player/clk40MHz
    SLICE_X29Y49         FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.vsync_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/vga_out\\.hsync_reg_r/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.695ns  (logic 0.210ns (12.359%)  route 1.486ns (87.641%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=171, routed)         1.486     1.695    u_top_vga/u_draw_rect/btnC_IBUF
    SLICE_X29Y49         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hsync_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         0.834    -0.856    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X29Y49         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hsync_reg_r/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[5]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.734ns  (logic 0.255ns (14.682%)  route 1.479ns (85.318%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=171, routed)         1.187     1.396    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X29Y31         LUT6 (Prop_lut6_I0_O)        0.045     1.441 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=38, routed)          0.292     1.734    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X30Y28         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[5]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         0.820    -0.870    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X30Y28         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[5]_rep__0/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/vga_out\\.hsync_reg_r/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.737ns  (logic 0.210ns (12.065%)  route 1.527ns (87.935%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=171, routed)         1.527     1.737    u_top_vga/u_draw_bg/btnC_IBUF
    SLICE_X29Y50         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hsync_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         0.832    -0.858    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X29Y50         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hsync_reg_r/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_r/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.737ns  (logic 0.210ns (12.065%)  route 1.527ns (87.935%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=171, routed)         1.527     1.737    u_top_vga/u_draw_buttons/btnC_IBUF
    SLICE_X29Y50         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=180, routed)         0.832    -0.858    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X29Y50         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_r/C





