<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Port 'tiled_matvec/i1' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="matvec" solutionName="solution4" date="2020-06-01T11:35:24.797-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'Block_tiled_matvec_.' to 'Block_tiled_matvec_s'." projectName="matvec" solutionName="solution4" date="2020-06-01T11:35:23.919-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'tiled_matvec.entry12' to 'tiled_matvec_entry12'." projectName="matvec" solutionName="solution4" date="2020-06-01T11:35:23.915-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'tiled_matvec.entry4' to 'tiled_matvec_entry4'." projectName="matvec" solutionName="solution4" date="2020-06-01T11:35:23.911-0400" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'Block_tiled_matvec_.exit2_proc11' to 'Block_tiled_matvec_.' (matvec.cpp:3:52)" projectName="matvec" solutionName="solution4" date="2020-06-01T11:35:23.792-0400" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (matvec.cpp:8:15) in function 'Loop_1_proc10' : &#xA;&#xA;&#xA;the outer loop is not a perfect loop." projectName="matvec" solutionName="solution4" date="2020-06-01T11:35:23.741-0400" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] All the elements of global array 'ypartial' should be updated in process function 'Loop_5_proc', otherwise it may not be synthesized correctly." projectName="matvec" solutionName="solution4" date="2020-06-01T11:35:23.571-0400" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] Argument 'ypartial' has read and write operations in process function 'Loop_5_proc'." projectName="matvec" solutionName="solution4" date="2020-06-01T11:35:23.568-0400" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] Reading dataflow channel 'ypartial' in the middle of dataflow may stall the dataflow pipeline:" projectName="matvec" solutionName="solution4" date="2020-06-01T11:35:23.543-0400" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] All the elements of global array 'y' should be updated in process function 'Loop_memset_y_proc', otherwise it may not be synthesized correctly." projectName="matvec" solutionName="solution4" date="2020-06-01T11:35:23.539-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file matvec.cpp" projectName="matvec" solutionName="solution4" date="2020-06-01T11:35:22.471-0400" type="Warning"/>
        <logs message="WARNING: [HLS 214-167] There are a total of 4 such instances of non-canonical statements in the dataflow region: matvec.cpp:6:2" projectName="matvec" solutionName="solution4" date="2020-06-01T11:35:19.001-0400" type="Warning"/>
        <logs message="WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: matvec.cpp:26:2" projectName="matvec" solutionName="solution4" date="2020-06-01T11:35:18.994-0400" type="Warning"/>
        <logs message="WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: matvec.cpp:17:2" projectName="matvec" solutionName="solution4" date="2020-06-01T11:35:18.991-0400" type="Warning"/>
        <logs message="WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: matvec.cpp:8:2" projectName="matvec" solutionName="solution4" date="2020-06-01T11:35:18.988-0400" type="Warning"/>
        <logs message="WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: matvec.cpp:16:15" projectName="matvec" solutionName="solution4" date="2020-06-01T11:35:18.985-0400" type="Warning"/>
        <logs message="WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: matvec.cpp:6:15" projectName="matvec" solutionName="solution4" date="2020-06-01T11:35:18.981-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'." projectName="matvec" solutionName="solution4" date="2020-06-01T11:35:14.003-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library '/tools/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'." projectName="matvec" solutionName="solution4" date="2020-06-01T11:35:12.282-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'tiled_matvec/i1' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="matvec" solutionName="solution3" date="2020-06-01T11:30:30.397-0400" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'Loop_memset_y_proc' (Loop: L_tiled_matvec_compute): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xA;   between 'store' operation ('y_addr_1_write_ln28', matvec.cpp:28) of variable 'add_ln28', matvec.cpp:28 on array 'y' and 'load' operation ('y_load', matvec.cpp:28) on array 'y'." projectName="matvec" solutionName="solution3" date="2020-06-01T11:30:29.805-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'Block_tiled_matvec_.' to 'Block_tiled_matvec_s'." projectName="matvec" solutionName="solution3" date="2020-06-01T11:30:29.462-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'tiled_matvec.entry12' to 'tiled_matvec_entry12'." projectName="matvec" solutionName="solution3" date="2020-06-01T11:30:29.456-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'tiled_matvec.entry3' to 'tiled_matvec_entry3'." projectName="matvec" solutionName="solution3" date="2020-06-01T11:30:29.451-0400" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'Block_tiled_matvec_.exit2_proc11' to 'Block_tiled_matvec_.' (matvec.cpp:3:52)" projectName="matvec" solutionName="solution3" date="2020-06-01T11:30:29.340-0400" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (matvec.cpp:8:15) in function 'Loop_1_proc10' : &#xA;&#xA;&#xA;the outer loop is not a perfect loop." projectName="matvec" solutionName="solution3" date="2020-06-01T11:30:29.242-0400" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] All the elements of global array 'ypartial' should be updated in process function 'Loop_5_proc', otherwise it may not be synthesized correctly." projectName="matvec" solutionName="solution3" date="2020-06-01T11:30:29.028-0400" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] Argument 'ypartial' has read and write operations in process function 'Loop_5_proc'." projectName="matvec" solutionName="solution3" date="2020-06-01T11:30:29.024-0400" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] Reading dataflow channel 'ypartial' in the middle of dataflow may stall the dataflow pipeline:" projectName="matvec" solutionName="solution3" date="2020-06-01T11:30:29.020-0400" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] All the elements of global array 'y' should be updated in process function 'Loop_memset_y_proc', otherwise it may not be synthesized correctly." projectName="matvec" solutionName="solution3" date="2020-06-01T11:30:29.016-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file matvec.cpp" projectName="matvec" solutionName="solution3" date="2020-06-01T11:30:27.965-0400" type="Warning"/>
        <logs message="WARNING: [HLS 214-167] There are a total of 4 such instances of non-canonical statements in the dataflow region: matvec.cpp:6:2" projectName="matvec" solutionName="solution3" date="2020-06-01T11:30:24.558-0400" type="Warning"/>
        <logs message="WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: matvec.cpp:26:2" projectName="matvec" solutionName="solution3" date="2020-06-01T11:30:24.547-0400" type="Warning"/>
        <logs message="WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: matvec.cpp:17:2" projectName="matvec" solutionName="solution3" date="2020-06-01T11:30:24.544-0400" type="Warning"/>
        <logs message="WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: matvec.cpp:8:2" projectName="matvec" solutionName="solution3" date="2020-06-01T11:30:24.541-0400" type="Warning"/>
        <logs message="WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: matvec.cpp:16:15" projectName="matvec" solutionName="solution3" date="2020-06-01T11:30:24.539-0400" type="Warning"/>
        <logs message="WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: matvec.cpp:6:15" projectName="matvec" solutionName="solution3" date="2020-06-01T11:30:24.535-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'." projectName="matvec" solutionName="solution3" date="2020-06-01T11:30:19.785-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library '/tools/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'." projectName="matvec" solutionName="solution3" date="2020-06-01T11:30:18.403-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'tiled_matvec/i1' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="matvec" solutionName="solution1" date="2020-06-01T11:20:00.499-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'A_0_1' is power-on initialization." projectName="matvec" solutionName="solution1" date="2020-06-01T11:20:00.496-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'A_0_0' is power-on initialization." projectName="matvec" solutionName="solution1" date="2020-06-01T11:20:00.464-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'x_1' is power-on initialization." projectName="matvec" solutionName="solution1" date="2020-06-01T11:20:00.462-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'x_0' is power-on initialization." projectName="matvec" solutionName="solution1" date="2020-06-01T11:20:00.459-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'A_1_1' is power-on initialization." projectName="matvec" solutionName="solution1" date="2020-06-01T11:20:00.457-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'A_1_0' is power-on initialization." projectName="matvec" solutionName="solution1" date="2020-06-01T11:20:00.453-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'." projectName="matvec" solutionName="solution1" date="2020-06-01T11:19:50.886-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library '/tools/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'." projectName="matvec" solutionName="solution1" date="2020-06-01T11:19:49.127-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'tiled_matvec/i1' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="matvec" solutionName="solution2" date="2020-06-01T11:18:30.508-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'Block_tiled_matvec_.' to 'Block_tiled_matvec_s'." projectName="matvec" solutionName="solution2" date="2020-06-01T11:18:29.691-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'tiled_matvec.entry12' to 'tiled_matvec_entry12'." projectName="matvec" solutionName="solution2" date="2020-06-01T11:18:29.685-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'tiled_matvec.entry3' to 'tiled_matvec_entry3'." projectName="matvec" solutionName="solution2" date="2020-06-01T11:18:29.683-0400" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'Block_tiled_matvec_.exit2_proc11' to 'Block_tiled_matvec_.' (matvec.cpp:3:52)" projectName="matvec" solutionName="solution2" date="2020-06-01T11:18:29.566-0400" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (matvec.cpp:8:15) in function 'Loop_1_proc10' : &#xA;&#xA;&#xA;the outer loop is not a perfect loop." projectName="matvec" solutionName="solution2" date="2020-06-01T11:18:29.515-0400" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] All the elements of global array 'ypartial' should be updated in process function 'Loop_5_proc', otherwise it may not be synthesized correctly." projectName="matvec" solutionName="solution2" date="2020-06-01T11:18:29.329-0400" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] Argument 'ypartial' has read and write operations in process function 'Loop_5_proc'." projectName="matvec" solutionName="solution2" date="2020-06-01T11:18:29.326-0400" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] Reading dataflow channel 'ypartial' in the middle of dataflow may stall the dataflow pipeline:" projectName="matvec" solutionName="solution2" date="2020-06-01T11:18:29.324-0400" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] All the elements of global array 'y' should be updated in process function 'Loop_memset_y_proc', otherwise it may not be synthesized correctly." projectName="matvec" solutionName="solution2" date="2020-06-01T11:18:29.321-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file matvec.cpp" projectName="matvec" solutionName="solution2" date="2020-06-01T11:18:28.304-0400" type="Warning"/>
        <logs message="WARNING: [HLS 214-167] There are a total of 4 such instances of non-canonical statements in the dataflow region: matvec.cpp:6:2" projectName="matvec" solutionName="solution2" date="2020-06-01T11:18:24.975-0400" type="Warning"/>
        <logs message="WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: matvec.cpp:26:2" projectName="matvec" solutionName="solution2" date="2020-06-01T11:18:24.967-0400" type="Warning"/>
        <logs message="WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: matvec.cpp:17:2" projectName="matvec" solutionName="solution2" date="2020-06-01T11:18:24.965-0400" type="Warning"/>
        <logs message="WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: matvec.cpp:8:2" projectName="matvec" solutionName="solution2" date="2020-06-01T11:18:24.963-0400" type="Warning"/>
        <logs message="WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: matvec.cpp:16:15" projectName="matvec" solutionName="solution2" date="2020-06-01T11:18:24.961-0400" type="Warning"/>
        <logs message="WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: matvec.cpp:6:15" projectName="matvec" solutionName="solution2" date="2020-06-01T11:18:24.957-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'." projectName="matvec" solutionName="solution2" date="2020-06-01T11:18:20.514-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library '/tools/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'." projectName="matvec" solutionName="solution2" date="2020-06-01T11:18:19.024-0400" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="matvec" solutionName="solution3" date="2020-06-01T11:31:02.747-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'." projectName="matvec" solutionName="solution3" date="2020-06-01T11:30:54.977-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library '/tools/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'." projectName="matvec" solutionName="solution3" date="2020-06-01T11:30:53.572-0400" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="matvec" solutionName="solution2" date="2020-06-01T11:18:55.733-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'." projectName="matvec" solutionName="solution2" date="2020-06-01T11:18:48.187-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library '/tools/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'." projectName="matvec" solutionName="solution2" date="2020-06-01T11:18:46.787-0400" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
