# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../EE 354/Lab 6/ee354L_GCD/ee354L_GCD/ee354_GCD.v" \
"../../../../../EE 354/Lab 6/ee354L_GCD/ee354L_GCD/ee354_GCD_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
