digraph "CFG for '_Z8kernel_2PfS_i' function" {
	label="CFG for '_Z8kernel_2PfS_i' function";

	Node0x4ebc3a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !5, !invariant.load !6\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = add i32 %11, %4\l  %13 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ8kernel_2PfS_iE6s_data, i32 0, i32 %4\l  store float 0.000000e+00, float addrspace(3)* %13, align 4, !tbaa !7\l  %14 = icmp slt i32 %12, %2\l  br i1 %14, label %15, label %19\l|{<s0>T|<s1>F}}"];
	Node0x4ebc3a0:s0 -> Node0x4ebefd0;
	Node0x4ebc3a0:s1 -> Node0x4ebf060;
	Node0x4ebefd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%15:\l15:                                               \l  %16 = sext i32 %12 to i64\l  %17 = getelementptr inbounds float, float addrspace(1)* %0, i64 %16\l  %18 = load float, float addrspace(1)* %17, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  store float %18, float addrspace(3)* %13, align 4, !tbaa !7\l  br label %19\l}"];
	Node0x4ebefd0 -> Node0x4ebf060;
	Node0x4ebf060 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%19:\l19:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %20 = icmp ult i16 %9, 2\l  br i1 %20, label %21, label %23\l|{<s0>T|<s1>F}}"];
	Node0x4ebf060:s0 -> Node0x4ec0430;
	Node0x4ebf060:s1 -> Node0x4ec04c0;
	Node0x4ec0430 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%21:\l21:                                               \l  %22 = icmp eq i32 %4, 0\l  br i1 %22, label %38, label %42\l|{<s0>T|<s1>F}}"];
	Node0x4ec0430:s0 -> Node0x4ec0690;
	Node0x4ec0430:s1 -> Node0x4ec06e0;
	Node0x4ec04c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%23:\l23:                                               \l  %24 = phi i32 [ %36, %35 ], [ 2, %19 ]\l  %25 = mul nsw i32 %24, %4\l  %26 = icmp ult i32 %25, %10\l  br i1 %26, label %27, label %35\l|{<s0>T|<s1>F}}"];
	Node0x4ec04c0:s0 -> Node0x4ec0ae0;
	Node0x4ec04c0:s1 -> Node0x4ec0850;
	Node0x4ec0ae0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%27:\l27:                                               \l  %28 = ashr exact i32 %24, 1\l  %29 = add nsw i32 %25, %28\l  %30 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ8kernel_2PfS_iE6s_data, i32 0, i32 %29\l  %31 = load float, float addrspace(3)* %30, align 4, !tbaa !7\l  %32 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ8kernel_2PfS_iE6s_data, i32 0, i32 %25\l  %33 = load float, float addrspace(3)* %32, align 8, !tbaa !7\l  %34 = fadd contract float %31, %33\l  store float %34, float addrspace(3)* %32, align 8, !tbaa !7\l  br label %35\l}"];
	Node0x4ec0ae0 -> Node0x4ec0850;
	Node0x4ec0850 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%35:\l35:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %36 = shl nsw i32 %24, 1\l  %37 = icmp ugt i32 %36, %10\l  br i1 %37, label %21, label %23, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x4ec0850:s0 -> Node0x4ec0430;
	Node0x4ec0850:s1 -> Node0x4ec04c0;
	Node0x4ec0690 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%38:\l38:                                               \l  %39 = load float, float addrspace(3)* %13, align 4, !tbaa !7\l  %40 = zext i32 %5 to i64\l  %41 = getelementptr inbounds float, float addrspace(1)* %1, i64 %40\l  store float %39, float addrspace(1)* %41, align 4, !tbaa !7\l  br label %42\l}"];
	Node0x4ec0690 -> Node0x4ec06e0;
	Node0x4ec06e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%42:\l42:                                               \l  ret void\l}"];
}
