#! /usr/bin/vvp
:ivl_version "10.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fb7b74b5fe0 .scope module, "run" "run" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
L_0x7fb7b74eebe0 .functor AND 32, L_0x7fb7b74eeb40, v0x7fb7b74d4ca0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x7fb7b74eecf0 .functor BUFZ 5, v0x7fb7b74d8de0_0, C4<00000>, C4<00000>, C4<00000>;
v0x7fb7b74d9e90_0 .net "ALUOp", 1 0, v0x7fb7b74d08a0_0;  1 drivers
v0x7fb7b74d9f70_0 .net "ALUOperation", 2 0, v0x7fb7b74cf660_0;  1 drivers
v0x7fb7b74da080_0 .net "ALUOpo", 1 0, v0x7fb7b74d1a60_0;  1 drivers
v0x7fb7b74da170_0 .net "ALUSrc", 0 0, v0x7fb7b74d09a0_0;  1 drivers
v0x7fb7b74da260_0 .net "ALUSrco", 0 0, v0x7fb7b74d1c30_0;  1 drivers
v0x7fb7b74da3a0_0 .net "ALUreso", 31 0, v0x7fb7b74d3ce0_0;  1 drivers
v0x7fb7b74da460_0 .net "ALUresoo", 31 0, v0x7fb7b74d89f0_0;  1 drivers
v0x7fb7b74da570_0 .net "Branch", 0 0, v0x7fb7b74d0a60_0;  1 drivers
v0x7fb7b74da660_0 .net "BranchNE", 0 0, v0x7fb7b74d0b30_0;  1 drivers
v0x7fb7b74da790_0 .net "BranchNEo", 0 0, v0x7fb7b74d1e90_0;  1 drivers
v0x7fb7b74da880_0 .net "BranchNEoo", 0 0, v0x7fb7b74d3f70_0;  1 drivers
v0x7fb7b74da920_0 .net "Brancho", 0 0, v0x7fb7b74d1f30_0;  1 drivers
v0x7fb7b74daa10_0 .net "Branchoo", 0 0, v0x7fb7b74d4060_0;  1 drivers
v0x7fb7b74daab0_0 .net "IF_instr", 31 0, v0x7fb7b74d5f00_0;  1 drivers
v0x7fb7b74daba0_0 .net "IN2", 31 0, L_0x7fb7b74ee840;  1 drivers
o0x7fb7b4fa0b48 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb7b74dac90_0 .net "MEmtoRegooo", 0 0, o0x7fb7b4fa0b48;  0 drivers
v0x7fb7b74dad30_0 .net "MemRead", 0 0, v0x7fb7b74d0bf0_0;  1 drivers
v0x7fb7b74daee0_0 .net "MemReado", 0 0, v0x7fb7b74d2130_0;  1 drivers
v0x7fb7b74dafd0_0 .net "MemReadoo", 0 0, v0x7fb7b74d41a0_0;  1 drivers
v0x7fb7b74db0c0_0 .net "MemWrite", 0 0, v0x7fb7b74d0d00_0;  1 drivers
v0x7fb7b74db1b0_0 .net "MemWriteo", 0 0, v0x7fb7b74d22a0_0;  1 drivers
v0x7fb7b74db2a0_0 .net "MemWriteoo", 0 0, v0x7fb7b74d43a0_0;  1 drivers
v0x7fb7b74db390_0 .net "MemtoReg", 0 0, v0x7fb7b74d0dc0_0;  1 drivers
v0x7fb7b74db480_0 .net "MemtoRego", 0 0, v0x7fb7b74d2410_0;  1 drivers
v0x7fb7b74db570_0 .net "MemtoRegoo", 0 0, v0x7fb7b74d4510_0;  1 drivers
v0x7fb7b74db660_0 .net "MemtoRegooo", 0 0, v0x7fb7b74d8bb0_0;  1 drivers
v0x7fb7b74db700_0 .net "OUT", 31 0, v0x7fb7b74cfd70_0;  1 drivers
v0x7fb7b74db7f0_0 .var "PCSrc", 0 0;
v0x7fb7b74db890_0 .net "RegDst", 0 0, v0x7fb7b74d0e80_0;  1 drivers
v0x7fb7b74db980_0 .net "RegDsto", 0 0, v0x7fb7b74d2580_0;  1 drivers
v0x7fb7b74dba70_0 .net "RegWrite", 0 0, v0x7fb7b74d0f40_0;  1 drivers
v0x7fb7b74dbb10_0 .net "RegWriteo", 0 0, v0x7fb7b74d27d0_0;  1 drivers
v0x7fb7b74dbc00_0 .net "RegWriteoo", 0 0, v0x7fb7b74d4680_0;  1 drivers
v0x7fb7b74dadd0_0 .net "ZeroFlag", 0 0, v0x7fb7b74cfe60_0;  1 drivers
L_0x7fb7b4f56018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fb7b74dbeb0_0 .net/2u *"_s0", 31 0, L_0x7fb7b4f56018;  1 drivers
L_0x7fb7b4f56060 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb7b74dbf50_0 .net/2u *"_s10", 15 0, L_0x7fb7b4f56060;  1 drivers
v0x7fb7b74dbff0_0 .net *"_s13", 15 0, L_0x7fb7b74ee120;  1 drivers
v0x7fb7b74dc090_0 .net *"_s22", 29 0, L_0x7fb7b74ee490;  1 drivers
L_0x7fb7b4f560a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb7b74dc170_0 .net *"_s24", 1 0, L_0x7fb7b4f560a8;  1 drivers
v0x7fb7b74dc250_0 .net *"_s30", 31 0, L_0x7fb7b74eeb40;  1 drivers
L_0x7fb7b4f560f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb7b74dc330_0 .net *"_s33", 30 0, L_0x7fb7b4f560f0;  1 drivers
v0x7fb7b74dc410_0 .net "branched", 31 0, L_0x7fb7b74eebe0;  1 drivers
o0x7fb7b4f9f828 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb7b74dc4f0_0 .net "clk", 0 0, o0x7fb7b4f9f828;  0 drivers
v0x7fb7b74dc590_0 .net "data_out", 31 0, v0x7fb7b74d81e0_0;  1 drivers
v0x7fb7b74dc6a0_0 .net "extended", 31 0, L_0x7fb7b74ee1c0;  1 drivers
v0x7fb7b74dc7b0_0 .net "extendedo", 31 0, v0x7fb7b74d29b0_0;  1 drivers
RS_0x7fb7b4fa0248 .resolv tri, L_0x7fb7b74ee580, L_0x7fb7b74ee710;
v0x7fb7b74dc870_0 .net8 "extendedx4", 31 0, RS_0x7fb7b4fa0248;  2 drivers
v0x7fb7b74dc910_0 .net "i1115o", 4 0, v0x7fb7b74d2b50_0;  1 drivers
v0x7fb7b74dca00_0 .net "i1620o", 4 0, v0x7fb7b74d2d10_0;  1 drivers
v0x7fb7b74dcb10_0 .net "instro", 31 0, v0x7fb7b74d5830_0;  1 drivers
v0x7fb7b74dcbd0_0 .net "instroo", 4 0, v0x7fb7b74d8de0_0;  1 drivers
v0x7fb7b74dcc70_0 .net "memrdo", 31 0, v0x7fb7b74d8f70_0;  1 drivers
v0x7fb7b74dcd60_0 .var "pc", 31 0;
v0x7fb7b74dce20_0 .net "pc4", 31 0, L_0x7fb7b74edd10;  1 drivers
v0x7fb7b74dcec0_0 .net "pc4branchedo", 31 0, v0x7fb7b74d4ca0_0;  1 drivers
RS_0x7fb7b4f9f9a8 .resolv tri, v0x7fb7b74d2ed0_0, v0x7fb7b74d59e0_0;
v0x7fb7b74dcfd0_0 .net8 "pc4o", 31 0, RS_0x7fb7b4f9f9a8;  2 drivers
v0x7fb7b74dd0e0_0 .net "pco", 31 0, L_0x7fb7b74eee00;  1 drivers
v0x7fb7b74dd1a0_0 .net "rd1o", 31 0, v0x7fb7b74d3090_0;  1 drivers
v0x7fb7b74dd290_0 .net "rd2o", 31 0, v0x7fb7b74d3210_0;  1 drivers
v0x7fb7b74dd350_0 .net "rd2oo", 31 0, v0x7fb7b74d4e70_0;  1 drivers
v0x7fb7b74dd460_0 .net "read_data_1", 31 0, v0x7fb7b74d9610_0;  1 drivers
v0x7fb7b74dd570_0 .net "read_data_2", 31 0, v0x7fb7b74d9700_0;  1 drivers
v0x7fb7b74dd680_0 .net "write_data", 31 0, L_0x7fb7b74eec50;  1 drivers
v0x7fb7b74dd790_0 .net "write_reg", 4 0, L_0x7fb7b74eecf0;  1 drivers
v0x7fb7b74dd850_0 .net "x", 4 0, L_0x7fb7b74eeaa0;  1 drivers
v0x7fb7b74dbca0_0 .net "xo", 4 0, v0x7fb7b74d4ae0_0;  1 drivers
v0x7fb7b74dbdb0_0 .net "zeroo", 0 0, v0x7fb7b74d5000_0;  1 drivers
E_0x7fb7b74abcb0 .event edge, v0x7fb7b74d0b30_0, v0x7fb7b74d0a60_0;
L_0x7fb7b74edd10 .arith/sum 32, v0x7fb7b74dcd60_0, L_0x7fb7b4f56018;
L_0x7fb7b74edeb0 .part v0x7fb7b74d5830_0, 26, 6;
L_0x7fb7b74edf50 .part v0x7fb7b74d5830_0, 21, 5;
L_0x7fb7b74edff0 .part v0x7fb7b74d5830_0, 16, 5;
L_0x7fb7b74ee120 .part v0x7fb7b74d5830_0, 0, 16;
L_0x7fb7b74ee1c0 .concat [ 16 16 0 0], L_0x7fb7b74ee120, L_0x7fb7b4f56060;
L_0x7fb7b74ee300 .part v0x7fb7b74d5830_0, 16, 5;
L_0x7fb7b74ee3a0 .part v0x7fb7b74d5830_0, 11, 5;
L_0x7fb7b74ee490 .part v0x7fb7b74d29b0_0, 0, 30;
L_0x7fb7b74ee580 .concat [ 2 30 0 0], L_0x7fb7b4f560a8, L_0x7fb7b74ee490;
L_0x7fb7b74ee710 .arith/sum 32, RS_0x7fb7b4fa0248, RS_0x7fb7b4f9f9a8;
L_0x7fb7b74eea00 .part v0x7fb7b74d29b0_0, 0, 6;
L_0x7fb7b74eeb40 .concat [ 1 31 0 0], v0x7fb7b74d5000_0, L_0x7fb7b4f560f0;
S_0x7fb7b74abf20 .scope module, "ac" "aluctrl" 2 52, 3 1 0, S_0x7fb7b74b5fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp"
    .port_info 1 /INPUT 6 "Funct"
    .port_info 2 /OUTPUT 3 "ALUOperation"
P_0x7fb7b7461550 .param/l "ALU_add" 0 3 16, C4<010>;
P_0x7fb7b7461590 .param/l "ALU_and" 0 3 18, C4<000>;
P_0x7fb7b74615d0 .param/l "ALU_or" 0 3 19, C4<001>;
P_0x7fb7b7461610 .param/l "ALU_sll" 0 3 21, C4<101>;
P_0x7fb7b7461650 .param/l "ALU_slr" 0 3 22, C4<110>;
P_0x7fb7b7461690 .param/l "ALU_slt" 0 3 20, C4<100>;
P_0x7fb7b74616d0 .param/l "ALU_sub" 0 3 17, C4<011>;
P_0x7fb7b7461710 .param/l "F_add" 0 3 7, C4<100000>;
P_0x7fb7b7461750 .param/l "F_and" 0 3 9, C4<100100>;
P_0x7fb7b7461790 .param/l "F_or" 0 3 10, C4<100101>;
P_0x7fb7b74617d0 .param/l "F_sll" 0 3 12, C4<000000>;
P_0x7fb7b7461810 .param/l "F_slr" 0 3 13, C4<000010>;
P_0x7fb7b7461850 .param/l "F_slt" 0 3 11, C4<101010>;
P_0x7fb7b7461890 .param/l "F_sub" 0 3 8, C4<100010>;
v0x7fb7b7478290_0 .net "ALUOp", 1 0, v0x7fb7b74d1a60_0;  alias, 1 drivers
v0x7fb7b74cf660_0 .var "ALUOperation", 2 0;
v0x7fb7b74cf740_0 .net "Funct", 5 0, L_0x7fb7b74eea00;  1 drivers
E_0x7fb7b74a7b60 .event edge, v0x7fb7b74cf740_0, v0x7fb7b7478290_0;
S_0x7fb7b74cf8b0 .scope module, "alu" "ALU" 2 53, 4 1 0, S_0x7fb7b74b5fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "OUT"
    .port_info 1 /OUTPUT 1 "ZeroFlag"
    .port_info 2 /INPUT 32 "In1"
    .port_info 3 /INPUT 32 "In2"
    .port_info 4 /INPUT 3 "ctrl"
v0x7fb7b74cfb90_0 .net "In1", 31 0, v0x7fb7b74d3090_0;  alias, 1 drivers
v0x7fb7b74cfc90_0 .net "In2", 31 0, L_0x7fb7b74ee840;  alias, 1 drivers
v0x7fb7b74cfd70_0 .var "OUT", 31 0;
v0x7fb7b74cfe60_0 .var "ZeroFlag", 0 0;
v0x7fb7b74cff20_0 .net "ctrl", 2 0, v0x7fb7b74cf660_0;  alias, 1 drivers
E_0x7fb7b74cfb30 .event edge, v0x7fb7b74cf660_0, v0x7fb7b74cfc90_0, v0x7fb7b74cfb90_0;
S_0x7fb7b74d00e0 .scope module, "ctrl" "control" 2 40, 5 1 0, S_0x7fb7b74b5fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /OUTPUT 1 "RegDst"
    .port_info 2 /OUTPUT 1 "ALUSrc"
    .port_info 3 /OUTPUT 1 "MemtoReg"
    .port_info 4 /OUTPUT 1 "RegWrite"
    .port_info 5 /OUTPUT 1 "MemRead"
    .port_info 6 /OUTPUT 1 "MemWrite"
    .port_info 7 /OUTPUT 1 "Branch"
    .port_info 8 /OUTPUT 1 "BranchNE"
    .port_info 9 /OUTPUT 2 "ALUOp"
P_0x7fb7b74d02b0 .param/l "ADDI" 0 5 11, C4<001000>;
P_0x7fb7b74d02f0 .param/l "BEQ" 0 5 9, C4<000100>;
P_0x7fb7b74d0330 .param/l "BNE" 0 5 10, C4<000101>;
P_0x7fb7b74d0370 .param/l "LW" 0 5 7, C4<100011>;
P_0x7fb7b74d03b0 .param/l "R_FORMAT" 0 5 6, C4<000000>;
P_0x7fb7b74d03f0 .param/l "SW" 0 5 8, C4<101011>;
v0x7fb7b74d08a0_0 .var "ALUOp", 1 0;
v0x7fb7b74d09a0_0 .var "ALUSrc", 0 0;
v0x7fb7b74d0a60_0 .var "Branch", 0 0;
v0x7fb7b74d0b30_0 .var "BranchNE", 0 0;
v0x7fb7b74d0bf0_0 .var "MemRead", 0 0;
v0x7fb7b74d0d00_0 .var "MemWrite", 0 0;
v0x7fb7b74d0dc0_0 .var "MemtoReg", 0 0;
v0x7fb7b74d0e80_0 .var "RegDst", 0 0;
v0x7fb7b74d0f40_0 .var "RegWrite", 0 0;
v0x7fb7b74d1070_0 .net "opcode", 5 0, L_0x7fb7b74edeb0;  1 drivers
E_0x7fb7b74d0840 .event edge, v0x7fb7b74d1070_0;
S_0x7fb7b74d12f0 .scope module, "decexc" "decexc" 2 43, 6 1 0, S_0x7fb7b74b5fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "RegDst"
    .port_info 2 /INPUT 1 "ALUSrc"
    .port_info 3 /INPUT 1 "MemtoReg"
    .port_info 4 /INPUT 1 "RegWrite"
    .port_info 5 /INPUT 1 "MemRead"
    .port_info 6 /INPUT 1 "MemWrite"
    .port_info 7 /INPUT 1 "Branch"
    .port_info 8 /INPUT 1 "BranchNE"
    .port_info 9 /INPUT 2 "ALUOp"
    .port_info 10 /INPUT 32 "pc4"
    .port_info 11 /INPUT 32 "rd1"
    .port_info 12 /INPUT 32 "rd2"
    .port_info 13 /INPUT 32 "i015"
    .port_info 14 /INPUT 5 "i1620"
    .port_info 15 /INPUT 5 "i1115"
    .port_info 16 /OUTPUT 1 "RegDsto"
    .port_info 17 /OUTPUT 1 "ALUSrco"
    .port_info 18 /OUTPUT 1 "MemtoRego"
    .port_info 19 /OUTPUT 1 "RegWriteo"
    .port_info 20 /OUTPUT 1 "MemReado"
    .port_info 21 /OUTPUT 1 "MemWriteo"
    .port_info 22 /OUTPUT 1 "Brancho"
    .port_info 23 /OUTPUT 1 "BranchNEo"
    .port_info 24 /OUTPUT 2 "ALUOpo"
    .port_info 25 /OUTPUT 32 "pc4o"
    .port_info 26 /OUTPUT 32 "rd1o"
    .port_info 27 /OUTPUT 32 "rd2o"
    .port_info 28 /OUTPUT 32 "i015o"
    .port_info 29 /OUTPUT 5 "i1620o"
    .port_info 30 /OUTPUT 5 "i1115o"
v0x7fb7b74d1950_0 .net "ALUOp", 1 0, v0x7fb7b74d08a0_0;  alias, 1 drivers
v0x7fb7b74d1a60_0 .var "ALUOpo", 1 0;
v0x7fb7b74d1b30_0 .net "ALUSrc", 0 0, v0x7fb7b74d09a0_0;  alias, 1 drivers
v0x7fb7b74d1c30_0 .var "ALUSrco", 0 0;
v0x7fb7b74d1cd0_0 .net "Branch", 0 0, v0x7fb7b74d0a60_0;  alias, 1 drivers
v0x7fb7b74d1dc0_0 .net "BranchNE", 0 0, v0x7fb7b74d0b30_0;  alias, 1 drivers
v0x7fb7b74d1e90_0 .var "BranchNEo", 0 0;
v0x7fb7b74d1f30_0 .var "Brancho", 0 0;
v0x7fb7b74d1fd0_0 .net "MemRead", 0 0, v0x7fb7b74d0bf0_0;  alias, 1 drivers
v0x7fb7b74d2130_0 .var "MemReado", 0 0;
v0x7fb7b74d21d0_0 .net "MemWrite", 0 0, v0x7fb7b74d0d00_0;  alias, 1 drivers
v0x7fb7b74d22a0_0 .var "MemWriteo", 0 0;
v0x7fb7b74d2340_0 .net "MemtoReg", 0 0, v0x7fb7b74d0dc0_0;  alias, 1 drivers
v0x7fb7b74d2410_0 .var "MemtoRego", 0 0;
v0x7fb7b74d24b0_0 .net "RegDst", 0 0, v0x7fb7b74d0e80_0;  alias, 1 drivers
v0x7fb7b74d2580_0 .var "RegDsto", 0 0;
v0x7fb7b74d2620_0 .net "RegWrite", 0 0, v0x7fb7b74d0f40_0;  alias, 1 drivers
v0x7fb7b74d27d0_0 .var "RegWriteo", 0 0;
v0x7fb7b74d2870_0 .net "clk", 0 0, o0x7fb7b4f9f828;  alias, 0 drivers
v0x7fb7b74d2910_0 .net "i015", 31 0, L_0x7fb7b74ee1c0;  alias, 1 drivers
v0x7fb7b74d29b0_0 .var "i015o", 31 0;
v0x7fb7b74d2a70_0 .net "i1115", 4 0, L_0x7fb7b74ee3a0;  1 drivers
v0x7fb7b74d2b50_0 .var "i1115o", 4 0;
v0x7fb7b74d2c30_0 .net "i1620", 4 0, L_0x7fb7b74ee300;  1 drivers
v0x7fb7b74d2d10_0 .var "i1620o", 4 0;
v0x7fb7b74d2df0_0 .net "pc4", 31 0, L_0x7fb7b74edd10;  alias, 1 drivers
v0x7fb7b74d2ed0_0 .var "pc4o", 31 0;
v0x7fb7b74d2fb0_0 .net "rd1", 31 0, v0x7fb7b74d9610_0;  alias, 1 drivers
v0x7fb7b74d3090_0 .var "rd1o", 31 0;
v0x7fb7b74d3150_0 .net "rd2", 31 0, v0x7fb7b74d9700_0;  alias, 1 drivers
v0x7fb7b74d3210_0 .var "rd2o", 31 0;
E_0x7fb7b74d1860/0 .event edge, v0x7fb7b74d2a70_0, v0x7fb7b74d2c30_0, v0x7fb7b74d2910_0, v0x7fb7b74d3150_0;
E_0x7fb7b74d1860/1 .event edge, v0x7fb7b74d2fb0_0, v0x7fb7b74d2df0_0, v0x7fb7b74d08a0_0, v0x7fb7b74d0b30_0;
E_0x7fb7b74d1860/2 .event edge, v0x7fb7b74d0a60_0, v0x7fb7b74d0d00_0, v0x7fb7b74d0bf0_0, v0x7fb7b74d0f40_0;
E_0x7fb7b74d1860/3 .event edge, v0x7fb7b74d0dc0_0, v0x7fb7b74d09a0_0, v0x7fb7b74d0e80_0;
E_0x7fb7b74d1860/4 .event posedge, v0x7fb7b74d2870_0;
E_0x7fb7b74d1860 .event/or E_0x7fb7b74d1860/0, E_0x7fb7b74d1860/1, E_0x7fb7b74d1860/2, E_0x7fb7b74d1860/3, E_0x7fb7b74d1860/4;
S_0x7fb7b74d37d0 .scope module, "excmem" "excmem" 2 55, 7 1 0, S_0x7fb7b74b5fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "MemtoReg"
    .port_info 2 /INPUT 1 "RegWrite"
    .port_info 3 /INPUT 1 "MemRead"
    .port_info 4 /INPUT 1 "MemWrite"
    .port_info 5 /INPUT 1 "Branch"
    .port_info 6 /INPUT 1 "BranchNE"
    .port_info 7 /INPUT 32 "pc4branched"
    .port_info 8 /INPUT 1 "zero"
    .port_info 9 /INPUT 32 "ALUres"
    .port_info 10 /INPUT 32 "rd2"
    .port_info 11 /INPUT 5 "instr"
    .port_info 12 /OUTPUT 1 "MemtoRego"
    .port_info 13 /OUTPUT 1 "RegWriteo"
    .port_info 14 /OUTPUT 1 "MemReado"
    .port_info 15 /OUTPUT 1 "MemWriteo"
    .port_info 16 /OUTPUT 1 "Brancho"
    .port_info 17 /OUTPUT 1 "BranchNEo"
    .port_info 18 /OUTPUT 32 "pc4branchedo"
    .port_info 19 /OUTPUT 1 "zeroo"
    .port_info 20 /OUTPUT 32 "ALUreso"
    .port_info 21 /OUTPUT 32 "rd2o"
    .port_info 22 /OUTPUT 5 "instro"
v0x7fb7b74d3c40_0 .net "ALUres", 31 0, v0x7fb7b74cfd70_0;  alias, 1 drivers
v0x7fb7b74d3ce0_0 .var "ALUreso", 31 0;
v0x7fb7b74d3da0_0 .net "Branch", 0 0, v0x7fb7b74d1f30_0;  alias, 1 drivers
v0x7fb7b74d3ea0_0 .net "BranchNE", 0 0, v0x7fb7b74d1e90_0;  alias, 1 drivers
v0x7fb7b74d3f70_0 .var "BranchNEo", 0 0;
v0x7fb7b74d4060_0 .var "Brancho", 0 0;
v0x7fb7b74d4100_0 .net "MemRead", 0 0, v0x7fb7b74d2130_0;  alias, 1 drivers
v0x7fb7b74d41a0_0 .var "MemReado", 0 0;
v0x7fb7b74d4240_0 .net "MemWrite", 0 0, v0x7fb7b74d22a0_0;  alias, 1 drivers
v0x7fb7b74d43a0_0 .var "MemWriteo", 0 0;
v0x7fb7b74d4440_0 .net "MemtoReg", 0 0, v0x7fb7b74d2410_0;  alias, 1 drivers
v0x7fb7b74d4510_0 .var "MemtoRego", 0 0;
v0x7fb7b74d45b0_0 .net "RegWrite", 0 0, v0x7fb7b74d27d0_0;  alias, 1 drivers
v0x7fb7b74d4680_0 .var "RegWriteo", 0 0;
v0x7fb7b74d4720_0 .net "clk", 0 0, o0x7fb7b4f9f828;  alias, 0 drivers
o0x7fb7b4fa0188 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb7b74d47f0_0 .net "i015", 31 0, o0x7fb7b4fa0188;  0 drivers
v0x7fb7b74d4890_0 .var "i015o", 31 0;
v0x7fb7b74d4a40_0 .net "instr", 4 0, L_0x7fb7b74eeaa0;  alias, 1 drivers
v0x7fb7b74d4ae0_0 .var "instro", 4 0;
v0x7fb7b74d4bc0_0 .net8 "pc4branched", 31 0, RS_0x7fb7b4fa0248;  alias, 2 drivers
v0x7fb7b74d4ca0_0 .var "pc4branchedo", 31 0;
v0x7fb7b74d4d80_0 .net "rd2", 31 0, v0x7fb7b74d3210_0;  alias, 1 drivers
v0x7fb7b74d4e70_0 .var "rd2o", 31 0;
v0x7fb7b74d4f30_0 .net "zero", 0 0, v0x7fb7b74cfe60_0;  alias, 1 drivers
v0x7fb7b74d5000_0 .var "zeroo", 0 0;
E_0x7fb7b74d14c0/0 .event edge, v0x7fb7b74d4a40_0, v0x7fb7b74cfd70_0, v0x7fb7b74d4bc0_0, v0x7fb7b74d1e90_0;
E_0x7fb7b74d14c0/1 .event edge, v0x7fb7b74d1f30_0, v0x7fb7b74d22a0_0, v0x7fb7b74d2130_0, v0x7fb7b74d27d0_0;
E_0x7fb7b74d14c0/2 .event edge, v0x7fb7b74d2410_0;
E_0x7fb7b74d14c0/3 .event posedge, v0x7fb7b74d2870_0;
E_0x7fb7b74d14c0 .event/or E_0x7fb7b74d14c0/0, E_0x7fb7b74d14c0/1, E_0x7fb7b74d14c0/2, E_0x7fb7b74d14c0/3;
S_0x7fb7b74d5440 .scope module, "fetched" "fetchdec" 2 37, 8 1 0, S_0x7fb7b74b5fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "pc4"
    .port_info 2 /INPUT 32 "instr"
    .port_info 3 /OUTPUT 32 "pc4o"
    .port_info 4 /OUTPUT 32 "instro"
v0x7fb7b74d5640_0 .net "clk", 0 0, o0x7fb7b4f9f828;  alias, 0 drivers
v0x7fb7b74d5750_0 .net "instr", 31 0, v0x7fb7b74d5f00_0;  alias, 1 drivers
v0x7fb7b74d5830_0 .var "instro", 31 0;
v0x7fb7b74d58f0_0 .net "pc4", 31 0, L_0x7fb7b74edd10;  alias, 1 drivers
v0x7fb7b74d59e0_0 .var "pc4o", 31 0;
E_0x7fb7b74d55c0/0 .event edge, v0x7fb7b74d5750_0, v0x7fb7b74d2df0_0;
E_0x7fb7b74d55c0/1 .event posedge, v0x7fb7b74d2870_0;
E_0x7fb7b74d55c0 .event/or E_0x7fb7b74d55c0/0, E_0x7fb7b74d55c0/1;
S_0x7fb7b74d5b80 .scope module, "instrfetched" "im" 2 35, 9 1 0, S_0x7fb7b74b5fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "pc"
    .port_info 2 /OUTPUT 32 "instruction"
v0x7fb7b74d5e40_0 .net "clk", 0 0, o0x7fb7b4f9f828;  alias, 0 drivers
v0x7fb7b74d5f00_0 .var "instruction", 31 0;
v0x7fb7b74d5fc0_0 .net "pc", 31 0, v0x7fb7b74dcd60_0;  1 drivers
v0x7fb7b74d6090 .array "registers", 0 31, 31 0;
E_0x7fb7b74d5dc0/0 .event edge, v0x7fb7b74d5fc0_0;
E_0x7fb7b74d5dc0/1 .event posedge, v0x7fb7b74d2870_0;
E_0x7fb7b74d5dc0 .event/or E_0x7fb7b74d5dc0/0, E_0x7fb7b74d5dc0/1;
S_0x7fb7b74d61d0 .scope module, "m" "mux" 2 51, 10 1 0, S_0x7fb7b74b5fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 32 "a"
    .port_info 2 /INPUT 32 "b"
    .port_info 3 /OUTPUT 32 "y"
v0x7fb7b74d6440_0 .net "a", 31 0, v0x7fb7b74d3210_0;  alias, 1 drivers
v0x7fb7b74d6550_0 .net "b", 31 0, L_0x7fb7b74ee1c0;  alias, 1 drivers
v0x7fb7b74d6610_0 .net "sel", 0 0, v0x7fb7b74d1c30_0;  alias, 1 drivers
v0x7fb7b74d6710_0 .net "y", 31 0, L_0x7fb7b74ee840;  alias, 1 drivers
L_0x7fb7b74ee840 .functor MUXZ 32, v0x7fb7b74d3210_0, L_0x7fb7b74ee1c0, v0x7fb7b74d1c30_0, C4<>;
S_0x7fb7b74d6830 .scope module, "m2" "mux5" 2 54, 11 1 0, S_0x7fb7b74b5fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 5 "a"
    .port_info 2 /INPUT 5 "b"
    .port_info 3 /OUTPUT 5 "y"
v0x7fb7b74d6b00_0 .net "a", 4 0, v0x7fb7b74d2d10_0;  alias, 1 drivers
v0x7fb7b74d6c10_0 .net "b", 4 0, v0x7fb7b74d2b50_0;  alias, 1 drivers
v0x7fb7b74d6ce0_0 .net "sel", 0 0, v0x7fb7b74d2580_0;  alias, 1 drivers
v0x7fb7b74d6de0_0 .net "y", 4 0, L_0x7fb7b74eeaa0;  alias, 1 drivers
L_0x7fb7b74eeaa0 .functor MUXZ 5, v0x7fb7b74d2d10_0, v0x7fb7b74d2b50_0, v0x7fb7b74d2580_0, C4<>;
S_0x7fb7b74d6ef0 .scope module, "m3" "mux" 2 68, 10 1 0, S_0x7fb7b74b5fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 32 "a"
    .port_info 2 /INPUT 32 "b"
    .port_info 3 /OUTPUT 32 "y"
v0x7fb7b74d70e0_0 .net "a", 31 0, v0x7fb7b74d8f70_0;  alias, 1 drivers
v0x7fb7b74d71e0_0 .net "b", 31 0, v0x7fb7b74d89f0_0;  alias, 1 drivers
v0x7fb7b74d72c0_0 .net "sel", 0 0, o0x7fb7b4fa0b48;  alias, 0 drivers
v0x7fb7b74d7390_0 .net "y", 31 0, L_0x7fb7b74eec50;  alias, 1 drivers
L_0x7fb7b74eec50 .functor MUXZ 32, v0x7fb7b74d8f70_0, v0x7fb7b74d89f0_0, o0x7fb7b4fa0b48, C4<>;
S_0x7fb7b74d7520 .scope module, "m4" "mux" 2 70, 10 1 0, S_0x7fb7b74b5fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 32 "a"
    .port_info 2 /INPUT 32 "b"
    .port_info 3 /OUTPUT 32 "y"
v0x7fb7b74d7760_0 .net "a", 31 0, L_0x7fb7b74edd10;  alias, 1 drivers
v0x7fb7b74d7890_0 .net "b", 31 0, v0x7fb7b74d4ca0_0;  alias, 1 drivers
v0x7fb7b74d7950_0 .net "sel", 0 0, v0x7fb7b74db7f0_0;  1 drivers
v0x7fb7b74d7a20_0 .net "y", 31 0, L_0x7fb7b74eee00;  alias, 1 drivers
L_0x7fb7b74eee00 .functor MUXZ 32, L_0x7fb7b74edd10, v0x7fb7b74d4ca0_0, v0x7fb7b74db7f0_0, C4<>;
S_0x7fb7b74d7b90 .scope module, "mem" "mem" 2 61, 12 1 0, S_0x7fb7b74b5fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "mem_read"
    .port_info 2 /INPUT 1 "mem_write"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /INPUT 32 "data_in"
    .port_info 5 /OUTPUT 32 "data_out"
v0x7fb7b74d7ea0_0 .net "address", 31 0, v0x7fb7b74d3ce0_0;  alias, 1 drivers
v0x7fb7b74d7fb0_0 .net "clk", 0 0, o0x7fb7b4f9f828;  alias, 0 drivers
v0x7fb7b74d80e0_0 .net "data_in", 31 0, v0x7fb7b74d4e70_0;  alias, 1 drivers
v0x7fb7b74d81e0_0 .var "data_out", 31 0;
v0x7fb7b74d8280_0 .net "mem_read", 0 0, v0x7fb7b74d41a0_0;  alias, 1 drivers
v0x7fb7b74d8320_0 .net "mem_write", 0 0, v0x7fb7b74d43a0_0;  alias, 1 drivers
v0x7fb7b74d83f0 .array "memarray", 31 0, 31 0;
E_0x7fb7b74d7e40/0 .event edge, v0x7fb7b74d4e70_0, v0x7fb7b74d3ce0_0, v0x7fb7b74d43a0_0, v0x7fb7b74d41a0_0;
E_0x7fb7b74d7e40/1 .event posedge, v0x7fb7b74d2870_0;
E_0x7fb7b74d7e40 .event/or E_0x7fb7b74d7e40/0, E_0x7fb7b74d7e40/1;
S_0x7fb7b74d8570 .scope module, "memwb" "memwb" 2 62, 13 1 0, S_0x7fb7b74b5fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "MemtoReg"
    .port_info 2 /INPUT 32 "memrd"
    .port_info 3 /INPUT 32 "ALUres"
    .port_info 4 /INPUT 5 "instr"
    .port_info 5 /OUTPUT 1 "MemtoRego"
    .port_info 6 /OUTPUT 32 "memrdo"
    .port_info 7 /OUTPUT 32 "ALUreso"
    .port_info 8 /OUTPUT 5 "instro"
v0x7fb7b74d88c0_0 .net "ALUres", 31 0, v0x7fb7b74d3ce0_0;  alias, 1 drivers
v0x7fb7b74d89f0_0 .var "ALUreso", 31 0;
v0x7fb7b74d8ab0_0 .net "MemtoReg", 0 0, v0x7fb7b74d4510_0;  alias, 1 drivers
v0x7fb7b74d8bb0_0 .var "MemtoRego", 0 0;
v0x7fb7b74d8c50_0 .net "clk", 0 0, o0x7fb7b4f9f828;  alias, 0 drivers
v0x7fb7b74d8d40_0 .net "instr", 4 0, v0x7fb7b74d4ae0_0;  alias, 1 drivers
v0x7fb7b74d8de0_0 .var "instro", 4 0;
v0x7fb7b74d8e80_0 .net "memrd", 31 0, v0x7fb7b74d81e0_0;  alias, 1 drivers
v0x7fb7b74d8f70_0 .var "memrdo", 31 0;
E_0x7fb7b74d7d60/0 .event edge, v0x7fb7b74d4ae0_0, v0x7fb7b74d3ce0_0, v0x7fb7b74d81e0_0, v0x7fb7b74d4510_0;
E_0x7fb7b74d7d60/1 .event posedge, v0x7fb7b74d2870_0;
E_0x7fb7b74d7d60 .event/or E_0x7fb7b74d7d60/0, E_0x7fb7b74d7d60/1;
S_0x7fb7b74d91d0 .scope module, "rf" "rf" 2 41, 14 1 0, S_0x7fb7b74b5fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "read_reg_1"
    .port_info 2 /INPUT 5 "read_reg_2"
    .port_info 3 /INPUT 5 "write_reg"
    .port_info 4 /INPUT 32 "write_data"
    .port_info 5 /INPUT 1 "regWrite"
    .port_info 6 /OUTPUT 32 "read_data_1"
    .port_info 7 /OUTPUT 32 "read_data_2"
v0x7fb7b74d9550_0 .net "clk", 0 0, o0x7fb7b4f9f828;  alias, 0 drivers
v0x7fb7b74d9610_0 .var "read_data_1", 31 0;
v0x7fb7b74d9700_0 .var "read_data_2", 31 0;
v0x7fb7b74d9800_0 .net "read_reg_1", 4 0, L_0x7fb7b74edf50;  1 drivers
v0x7fb7b74d98a0_0 .net "read_reg_2", 4 0, L_0x7fb7b74edff0;  1 drivers
v0x7fb7b74d99d0_0 .net "regWrite", 0 0, v0x7fb7b74d0f40_0;  alias, 1 drivers
v0x7fb7b74d9ac0 .array "registers", 0 4, 31 0;
v0x7fb7b74d9b80_0 .net "write_data", 31 0, L_0x7fb7b74eec50;  alias, 1 drivers
v0x7fb7b74d9c40_0 .net "write_reg", 4 0, L_0x7fb7b74eecf0;  alias, 1 drivers
E_0x7fb7b74d9470 .event posedge, v0x7fb7b74d2870_0;
E_0x7fb7b74d94f0 .event edge, v0x7fb7b74d98a0_0, v0x7fb7b74d9800_0;
    .scope S_0x7fb7b74d5b80;
T_0 ;
    %wait E_0x7fb7b74d5dc0;
    %ix/getv 4, v0x7fb7b74d5fc0_0;
    %load/vec4a v0x7fb7b74d6090, 4;
    %assign/vec4 v0x7fb7b74d5f00_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fb7b74d5440;
T_1 ;
    %wait E_0x7fb7b74d55c0;
    %load/vec4 v0x7fb7b74d5750_0;
    %assign/vec4 v0x7fb7b74d5830_0, 0;
    %load/vec4 v0x7fb7b74d58f0_0;
    %assign/vec4 v0x7fb7b74d59e0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fb7b74d00e0;
T_2 ;
    %wait E_0x7fb7b74d0840;
    %load/vec4 v0x7fb7b74d1070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7b74d0e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7b74d09a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7b74d0dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7b74d0f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7b74d0bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7b74d0d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7b74d0a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7b74d0b30_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fb7b74d08a0_0, 0, 2;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7b74d0e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7b74d09a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7b74d0dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7b74d0f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7b74d0bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7b74d0d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7b74d0a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7b74d0b30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb7b74d08a0_0, 0, 2;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7fb7b74d0e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7b74d09a0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7fb7b74d0dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7b74d0f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7b74d0bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7b74d0d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7b74d0a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7b74d0b30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb7b74d08a0_0, 0, 2;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7fb7b74d0e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7b74d09a0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7fb7b74d0dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7b74d0f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7b74d0bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7b74d0d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7b74d0a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7b74d0b30_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb7b74d08a0_0, 0, 2;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7fb7b74d0e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7b74d09a0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7fb7b74d0dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7b74d0f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7b74d0bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7b74d0d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7b74d0a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7b74d0b30_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb7b74d08a0_0, 0, 2;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7b74d0e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7b74d09a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7b74d0dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7b74d0f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7b74d0bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7b74d0d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7b74d0a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7b74d0b30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb7b74d08a0_0, 0, 2;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fb7b74d91d0;
T_3 ;
    %wait E_0x7fb7b74d94f0;
    %load/vec4 v0x7fb7b74d9800_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %ix/getv 4, v0x7fb7b74d9800_0;
    %load/vec4a v0x7fb7b74d9ac0, 4;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %assign/vec4 v0x7fb7b74d9610_0, 0;
    %load/vec4 v0x7fb7b74d98a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %ix/getv 4, v0x7fb7b74d98a0_0;
    %load/vec4a v0x7fb7b74d9ac0, 4;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %assign/vec4 v0x7fb7b74d9700_0, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fb7b74d91d0;
T_4 ;
    %wait E_0x7fb7b74d9470;
    %load/vec4 v0x7fb7b74d99d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7fb7b74d9b80_0;
    %ix/getv 3, v0x7fb7b74d9c40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb7b74d9ac0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fb7b74d12f0;
T_5 ;
    %wait E_0x7fb7b74d1860;
    %load/vec4 v0x7fb7b74d24b0_0;
    %assign/vec4 v0x7fb7b74d2580_0, 0;
    %load/vec4 v0x7fb7b74d1b30_0;
    %assign/vec4 v0x7fb7b74d1c30_0, 0;
    %load/vec4 v0x7fb7b74d2340_0;
    %assign/vec4 v0x7fb7b74d2410_0, 0;
    %load/vec4 v0x7fb7b74d2620_0;
    %assign/vec4 v0x7fb7b74d27d0_0, 0;
    %load/vec4 v0x7fb7b74d1fd0_0;
    %assign/vec4 v0x7fb7b74d2130_0, 0;
    %load/vec4 v0x7fb7b74d21d0_0;
    %assign/vec4 v0x7fb7b74d22a0_0, 0;
    %load/vec4 v0x7fb7b74d1cd0_0;
    %assign/vec4 v0x7fb7b74d1f30_0, 0;
    %load/vec4 v0x7fb7b74d1dc0_0;
    %assign/vec4 v0x7fb7b74d1e90_0, 0;
    %load/vec4 v0x7fb7b74d1950_0;
    %assign/vec4 v0x7fb7b74d1a60_0, 0;
    %load/vec4 v0x7fb7b74d2df0_0;
    %assign/vec4 v0x7fb7b74d2ed0_0, 0;
    %load/vec4 v0x7fb7b74d2fb0_0;
    %assign/vec4 v0x7fb7b74d3090_0, 0;
    %load/vec4 v0x7fb7b74d3150_0;
    %assign/vec4 v0x7fb7b74d3210_0, 0;
    %load/vec4 v0x7fb7b74d2910_0;
    %assign/vec4 v0x7fb7b74d29b0_0, 0;
    %load/vec4 v0x7fb7b74d2c30_0;
    %assign/vec4 v0x7fb7b74d2d10_0, 0;
    %load/vec4 v0x7fb7b74d2a70_0;
    %assign/vec4 v0x7fb7b74d2b50_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fb7b74abf20;
T_6 ;
    %wait E_0x7fb7b74a7b60;
    %load/vec4 v0x7fb7b7478290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x7fb7b74cf660_0, 0, 3;
    %jmp T_6.4;
T_6.0 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fb7b74cf660_0, 0, 3;
    %jmp T_6.4;
T_6.1 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fb7b74cf660_0, 0, 3;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x7fb7b74cf740_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x7fb7b74cf660_0, 0, 3;
    %jmp T_6.13;
T_6.5 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fb7b74cf660_0, 0, 3;
    %jmp T_6.13;
T_6.6 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fb7b74cf660_0, 0, 3;
    %jmp T_6.13;
T_6.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb7b74cf660_0, 0, 3;
    %jmp T_6.13;
T_6.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fb7b74cf660_0, 0, 3;
    %jmp T_6.13;
T_6.9 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fb7b74cf660_0, 0, 3;
    %jmp T_6.13;
T_6.10 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fb7b74cf660_0, 0, 3;
    %jmp T_6.13;
T_6.11 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fb7b74cf660_0, 0, 3;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fb7b74cf8b0;
T_7 ;
    %wait E_0x7fb7b74cfb30;
    %load/vec4 v0x7fb7b74cfb90_0;
    %load/vec4 v0x7fb7b74cfc90_0;
    %cmp/e;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7b74cfe60_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7b74cfe60_0, 0, 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fb7b74cf8b0;
T_8 ;
    %wait E_0x7fb7b74cfb30;
    %load/vec4 v0x7fb7b74cff20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7fb7b74cfd70_0, 0, 32;
    %jmp T_8.8;
T_8.0 ;
    %load/vec4 v0x7fb7b74cfb90_0;
    %load/vec4 v0x7fb7b74cfc90_0;
    %and;
    %store/vec4 v0x7fb7b74cfd70_0, 0, 32;
    %jmp T_8.8;
T_8.1 ;
    %load/vec4 v0x7fb7b74cfb90_0;
    %load/vec4 v0x7fb7b74cfc90_0;
    %or;
    %store/vec4 v0x7fb7b74cfd70_0, 0, 32;
    %jmp T_8.8;
T_8.2 ;
    %load/vec4 v0x7fb7b74cfb90_0;
    %load/vec4 v0x7fb7b74cfc90_0;
    %add;
    %store/vec4 v0x7fb7b74cfd70_0, 0, 32;
    %jmp T_8.8;
T_8.3 ;
    %load/vec4 v0x7fb7b74cfb90_0;
    %load/vec4 v0x7fb7b74cfc90_0;
    %sub;
    %store/vec4 v0x7fb7b74cfd70_0, 0, 32;
    %jmp T_8.8;
T_8.4 ;
    %load/vec4 v0x7fb7b74cfb90_0;
    %load/vec4 v0x7fb7b74cfc90_0;
    %cmp/u;
    %jmp/0xz  T_8.9, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fb7b74cfd70_0, 0, 32;
    %jmp T_8.10;
T_8.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb7b74cfd70_0, 0, 32;
T_8.10 ;
    %jmp T_8.8;
T_8.5 ;
    %load/vec4 v0x7fb7b74cfb90_0;
    %ix/getv 4, v0x7fb7b74cfc90_0;
    %shiftl 4;
    %store/vec4 v0x7fb7b74cfd70_0, 0, 32;
    %jmp T_8.8;
T_8.6 ;
    %load/vec4 v0x7fb7b74cfb90_0;
    %ix/getv 4, v0x7fb7b74cfc90_0;
    %shiftr 4;
    %store/vec4 v0x7fb7b74cfd70_0, 0, 32;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fb7b74d37d0;
T_9 ;
    %wait E_0x7fb7b74d14c0;
    %load/vec4 v0x7fb7b74d4440_0;
    %assign/vec4 v0x7fb7b74d4510_0, 0;
    %load/vec4 v0x7fb7b74d45b0_0;
    %assign/vec4 v0x7fb7b74d4680_0, 0;
    %load/vec4 v0x7fb7b74d4100_0;
    %assign/vec4 v0x7fb7b74d41a0_0, 0;
    %load/vec4 v0x7fb7b74d4240_0;
    %assign/vec4 v0x7fb7b74d43a0_0, 0;
    %load/vec4 v0x7fb7b74d3da0_0;
    %assign/vec4 v0x7fb7b74d4060_0, 0;
    %load/vec4 v0x7fb7b74d3ea0_0;
    %assign/vec4 v0x7fb7b74d3f70_0, 0;
    %load/vec4 v0x7fb7b74d4bc0_0;
    %assign/vec4 v0x7fb7b74d4ca0_0, 0;
    %load/vec4 v0x7fb7b74d3c40_0;
    %assign/vec4 v0x7fb7b74d3ce0_0, 0;
    %load/vec4 v0x7fb7b74d4d80_0;
    %assign/vec4 v0x7fb7b74d4e70_0, 0;
    %load/vec4 v0x7fb7b74d4f30_0;
    %assign/vec4 v0x7fb7b74d5000_0, 0;
    %load/vec4 v0x7fb7b74d4a40_0;
    %assign/vec4 v0x7fb7b74d4ae0_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fb7b74d7b90;
T_10 ;
    %wait E_0x7fb7b74d7e40;
    %load/vec4 v0x7fb7b74d8280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %ix/getv 4, v0x7fb7b74d7ea0_0;
    %load/vec4a v0x7fb7b74d83f0, 4;
    %assign/vec4 v0x7fb7b74d81e0_0, 0;
T_10.0 ;
    %load/vec4 v0x7fb7b74d8320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x7fb7b74d80e0_0;
    %ix/getv 3, v0x7fb7b74d7ea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb7b74d83f0, 0, 4;
T_10.2 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fb7b74d8570;
T_11 ;
    %wait E_0x7fb7b74d7d60;
    %load/vec4 v0x7fb7b74d8ab0_0;
    %assign/vec4 v0x7fb7b74d8bb0_0, 0;
    %load/vec4 v0x7fb7b74d8e80_0;
    %assign/vec4 v0x7fb7b74d8f70_0, 0;
    %load/vec4 v0x7fb7b74d88c0_0;
    %assign/vec4 v0x7fb7b74d89f0_0, 0;
    %load/vec4 v0x7fb7b74d8d40_0;
    %assign/vec4 v0x7fb7b74d8de0_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fb7b74b5fe0;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb7b74dcd60_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_0x7fb7b74b5fe0;
T_13 ;
    %wait E_0x7fb7b74abcb0;
    %load/vec4 v0x7fb7b74da570_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7fb7b74da660_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_13.0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7b74db7f0_0, 0, 1;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fb7b74b5fe0;
T_14 ;
    %wait E_0x7fb7b74d9470;
    %load/vec4 v0x7fb7b74dd0e0_0;
    %assign/vec4 v0x7fb7b74dcd60_0, 0;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "run.v";
    "aluctrl.v";
    "ALU.v";
    "control.v";
    "decexc.v";
    "excmem.v";
    "fetchdec.v";
    "im.v";
    "mux.v";
    "mux5.v";
    "mem.v";
    "memwb.v";
    "rf.v";
