{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1582169121219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582169121295 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 19 21:25:20 2020 " "Processing started: Wed Feb 19 21:25:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582169121295 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582169121295 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8_bit_multiplier -c 8_bit_multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off 8_bit_multiplier -c 8_bit_multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582169121295 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1582169122961 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1582169122962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.sv" "" { Text "C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582169145510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582169145510 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Reg_8.sv(26) " "Verilog HDL information at Reg_8.sv(26): always construct contains both blocking and non-blocking assignments" {  } { { "Reg_8.sv" "" { Text "C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/Reg_8.sv" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1582169145522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8.sv 2 2 " "Found 2 design units, including 2 entities, in source file reg_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8 " "Found entity 1: reg_8" {  } { { "Reg_8.sv" "" { Text "C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/Reg_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582169145526 ""} { "Info" "ISGN_ENTITY_NAME" "2 X_reg " "Found entity 2: X_reg" {  } { { "Reg_8.sv" "" { Text "C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/Reg_8.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582169145526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582169145526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582169145539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582169145539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.sv" "" { Text "C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/Control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582169145552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582169145552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "9_bit_adder.sv 2 2 " "Found 2 design units, including 2 entities, in source file 9_bit_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_9 " "Found entity 1: Adder_9" {  } { { "9_bit_adder.sv" "" { Text "C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/9_bit_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582169145567 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Found entity 2: full_adder" {  } { { "9_bit_adder.sv" "" { Text "C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/9_bit_adder.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582169145567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582169145567 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiplier " "Elaborating entity \"multiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1582169145654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8 reg_8:REG_A " "Elaborating entity \"reg_8\" for hierarchy \"reg_8:REG_A\"" {  } { { "multiplier.sv" "REG_A" { Text "C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/multiplier.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582169145660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "X_reg X_reg:X_bit " "Elaborating entity \"X_reg\" for hierarchy \"X_reg:X_bit\"" {  } { { "multiplier.sv" "X_bit" { Text "C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/multiplier.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582169145667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:Ctrl " "Elaborating entity \"Control\" for hierarchy \"Control:Ctrl\"" {  } { { "multiplier.sv" "Ctrl" { Text "C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/multiplier.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582169145672 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Control.sv(44) " "Verilog HDL Case Statement information at Control.sv(44): all case item expressions in this case statement are onehot" {  } { { "Control.sv" "" { Text "C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/Control.sv" 44 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1582169145674 "|multiplier|Control:Ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_9 Adder_9:Add_Sub " "Elaborating entity \"Adder_9\" for hierarchy \"Adder_9:Add_Sub\"" {  } { { "multiplier.sv" "Add_Sub" { Text "C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/multiplier.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582169145678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder Adder_9:Add_Sub\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"Adder_9:Add_Sub\|full_adder:FA0\"" {  } { { "9_bit_adder.sv" "FA0" { Text "C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/9_bit_adder.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582169145683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:HexAL " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:HexAL\"" {  } { { "multiplier.sv" "HexAL" { Text "C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/multiplier.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582169145706 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1582169147030 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1582169148354 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/output_files/8_bit_multiplier.map.smsg " "Generated suppressed messages file C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/output_files/8_bit_multiplier.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582169148458 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1582169148835 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582169148835 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "156 " "Implemented 156 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1582169149190 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1582169149190 ""} { "Info" "ICUT_CUT_TM_LCELLS" "99 " "Implemented 99 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1582169149190 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1582169149190 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582169149259 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 19 21:25:49 2020 " "Processing ended: Wed Feb 19 21:25:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582169149259 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582169149259 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582169149259 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1582169149259 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1582169154500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582169154542 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 19 21:25:52 2020 " "Processing started: Wed Feb 19 21:25:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582169154542 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1582169154542 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 8_bit_multiplier -c 8_bit_multiplier " "Command: quartus_fit --read_settings_files=off --write_settings_files=off 8_bit_multiplier -c 8_bit_multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1582169154542 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1582169155173 ""}
{ "Info" "0" "" "Project  = 8_bit_multiplier" {  } {  } 0 0 "Project  = 8_bit_multiplier" 0 0 "Fitter" 0 0 1582169155177 ""}
{ "Info" "0" "" "Revision = 8_bit_multiplier" {  } {  } 0 0 "Revision = 8_bit_multiplier" 0 0 "Fitter" 0 0 1582169155178 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1582169155366 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1582169155368 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "8_bit_multiplier EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"8_bit_multiplier\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1582169155388 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1582169155511 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1582169155511 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1582169156980 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1582169157016 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1582169158550 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1582169158550 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1582169158550 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1582169158550 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1582169158550 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1582169158550 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1582169158550 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1582169158550 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1582169158550 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1582169158550 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1582169158577 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1582169158577 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1582169158577 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1582169158577 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1582169158577 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1582169158577 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1582169158589 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1582169160699 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1582169160709 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1582169160709 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1582169160710 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1582169160710 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1582169160710 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          Clk " "  20.000          Clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1582169160710 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1582169160710 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node Clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1582169160741 ""}  } { { "multiplier.sv" "" { Text "C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/multiplier.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1582169160741 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1582169161284 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1582169161284 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1582169161285 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1582169161286 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1582169161287 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1582169161288 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1582169161288 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1582169161289 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1582169161316 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1582169161317 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1582169161317 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582169161460 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1582169161488 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1582169167208 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582169167461 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1582169167544 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1582169169428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582169169429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1582169169901 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X104_Y24 X115_Y36 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y24 to location X115_Y36" {  } { { "loc" "" { Generic "C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y24 to location X115_Y36"} { { 12 { 0 ""} 104 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1582169175717 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1582169175717 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1582169176115 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1582169176115 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1582169176115 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582169176120 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.18 " "Total time spent on timing analysis during the Fitter is 0.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1582169176398 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1582169176420 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1582169176889 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1582169176890 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1582169177434 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1582169179268 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/output_files/8_bit_multiplier.fit.smsg " "Generated suppressed messages file C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/output_files/8_bit_multiplier.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1582169180044 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5696 " "Peak virtual memory: 5696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582169180904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 19 21:26:20 2020 " "Processing ended: Wed Feb 19 21:26:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582169180904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582169180904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582169180904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1582169180904 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1582169186672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582169186717 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 19 21:26:26 2020 " "Processing started: Wed Feb 19 21:26:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582169186717 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1582169186717 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off 8_bit_multiplier -c 8_bit_multiplier " "Command: quartus_asm --read_settings_files=off --write_settings_files=off 8_bit_multiplier -c 8_bit_multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1582169186717 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1582169187652 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1582169193929 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1582169194151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582169194944 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 19 21:26:34 2020 " "Processing ended: Wed Feb 19 21:26:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582169194944 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582169194944 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582169194944 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1582169194944 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1582169199441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582169199484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 19 21:26:39 2020 " "Processing started: Wed Feb 19 21:26:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582169199484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1582169199484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off 8_bit_multiplier -c 8_bit_multiplier " "Command: quartus_pow --read_settings_files=off --write_settings_files=off 8_bit_multiplier -c 8_bit_multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1582169199484 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1582169200496 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1582169200502 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1582169200503 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1582169202036 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1582169202046 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Power Analyzer" 0 -1 1582169202046 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1582169202053 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1582169202058 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1582169202786 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1582169202882 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1582169203526 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "5.170 millions of transitions / sec " "Average toggle rate for this design is 5.170 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1582169212853 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "149.27 mW " "Total thermal power estimate for the design is 149.27 mW" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/18.0/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1582169213642 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4881 " "Peak virtual memory: 4881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582169213957 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 19 21:26:53 2020 " "Processing ended: Wed Feb 19 21:26:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582169213957 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582169213957 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582169213957 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1582169213957 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1582169219393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582169219438 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 19 21:26:58 2020 " "Processing started: Wed Feb 19 21:26:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582169219438 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1582169219438 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta 8_bit_multiplier -c 8_bit_multiplier " "Command: quartus_sta 8_bit_multiplier -c 8_bit_multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1582169219438 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1582169220103 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1582169221224 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1582169221224 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582169221345 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582169221345 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1582169222331 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1582169222355 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1582169222355 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1582169222356 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1582169222391 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.684 " "Worst-case setup slack is 4.684" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582169222457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582169222457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.684               0.000 Clk  " "    4.684               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582169222457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582169222457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582169222477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582169222477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Clk  " "    0.402               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582169222477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582169222477 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1582169222495 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1582169222518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.832 " "Worst-case minimum pulse width slack is 4.832" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582169222537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582169222537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.832               0.000 Clk  " "    4.832               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582169222537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582169222537 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.684 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.684" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clk\}\] " "-to_clock \[get_clocks \{Clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222619 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1582169222619 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 4.684  " "Path #1: Setup slack is 4.684 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_8:REG_A\|Data_Out\[5\] " "From Node    : reg_8:REG_A\|Data_Out\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Aval\[5\] " "To Node      : Aval\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clk " "Launch Clock : Clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clk " "Latch Clock  : Clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.082      3.082  R        clock network delay " "     3.082      3.082  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.314      0.232     uTco  reg_8:REG_A\|Data_Out\[5\] " "     3.314      0.232     uTco  reg_8:REG_A\|Data_Out\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.314      0.000 FF  CELL  REG_A\|Data_Out\[5\]\|q " "     3.314      0.000 FF  CELL  REG_A\|Data_Out\[5\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.054      5.740 FF    IC  Aval\[5\]~output\|i " "     9.054      5.740 FF    IC  Aval\[5\]~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.316      4.262 FF  CELL  Aval\[5\]~output\|o " "    13.316      4.262 FF  CELL  Aval\[5\]~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.316      0.000 FF  CELL  Aval\[5\] " "    13.316      0.000 FF  CELL  Aval\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  R        clock network delay " "    20.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.000     -2.000  F  oExt  Aval\[5\] " "    18.000     -2.000  F  oExt  Aval\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    13.316 " "Data Arrival Time  :    13.316" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.000 " "Data Required Time :    18.000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.684  " "Slack              :     4.684 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222620 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1582169222620 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.402 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.402" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clk\}\] " "-to_clock \[get_clocks \{Clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222624 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1582169222624 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.402  " "Path #1: Hold slack is 0.402 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Control:Ctrl\|curr_state.A " "From Node    : Control:Ctrl\|curr_state.A" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Control:Ctrl\|curr_state.A " "To Node      : Control:Ctrl\|curr_state.A" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clk " "Launch Clock : Clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clk " "Latch Clock  : Clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.972      2.972  R        clock network delay " "     2.972      2.972  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.204      0.232     uTco  Control:Ctrl\|curr_state.A " "     3.204      0.232     uTco  Control:Ctrl\|curr_state.A" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.204      0.000 FF  CELL  Ctrl\|curr_state.A\|q " "     3.204      0.000 FF  CELL  Ctrl\|curr_state.A\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.204      0.000 FF    IC  Ctrl\|curr_state~34\|datac " "     3.204      0.000 FF    IC  Ctrl\|curr_state~34\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.565      0.361 FF  CELL  Ctrl\|curr_state~34\|combout " "     3.565      0.361 FF  CELL  Ctrl\|curr_state~34\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.565      0.000 FF    IC  Ctrl\|curr_state.A\|d " "     3.565      0.000 FF    IC  Ctrl\|curr_state.A\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.641      0.076 FF  CELL  Control:Ctrl\|curr_state.A " "     3.641      0.076 FF  CELL  Control:Ctrl\|curr_state.A" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.085      3.085  R        clock network delay " "     3.085      3.085  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.053     -0.032           clock pessimism removed " "     3.053     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.239      0.186      uTh  Control:Ctrl\|curr_state.A " "     3.239      0.186      uTh  Control:Ctrl\|curr_state.A" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.641 " "Data Arrival Time  :     3.641" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.239 " "Data Required Time :     3.239" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.402  " "Slack              :     0.402 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169222624 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1582169222624 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1582169222627 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1582169222672 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1582169223202 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1582169223340 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1582169223340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.004 " "Worst-case setup slack is 6.004" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582169223390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582169223390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.004               0.000 Clk  " "    6.004               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582169223390 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582169223390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582169223416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582169223416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 Clk  " "    0.353               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582169223416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582169223416 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1582169223438 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1582169223461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.815 " "Worst-case minimum pulse width slack is 4.815" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582169223482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582169223482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.815               0.000 Clk  " "    4.815               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582169223482 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582169223482 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.004 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.004" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clk\}\] " "-to_clock \[get_clocks \{Clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223569 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1582169223569 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 6.004  " "Path #1: Setup slack is 6.004 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_8:REG_A\|Data_Out\[5\] " "From Node    : reg_8:REG_A\|Data_Out\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Aval\[5\] " "To Node      : Aval\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clk " "Launch Clock : Clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clk " "Latch Clock  : Clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.798      2.798  R        clock network delay " "     2.798      2.798  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.011      0.213     uTco  reg_8:REG_A\|Data_Out\[5\] " "     3.011      0.213     uTco  reg_8:REG_A\|Data_Out\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.011      0.000 RR  CELL  REG_A\|Data_Out\[5\]\|q " "     3.011      0.000 RR  CELL  REG_A\|Data_Out\[5\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.303      5.292 RR    IC  Aval\[5\]~output\|i " "     8.303      5.292 RR    IC  Aval\[5\]~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.996      3.693 RR  CELL  Aval\[5\]~output\|o " "    11.996      3.693 RR  CELL  Aval\[5\]~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.996      0.000 RR  CELL  Aval\[5\] " "    11.996      0.000 RR  CELL  Aval\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  R        clock network delay " "    20.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.000     -2.000  R  oExt  Aval\[5\] " "    18.000     -2.000  R  oExt  Aval\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.996 " "Data Arrival Time  :    11.996" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.000 " "Data Required Time :    18.000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.004  " "Slack              :     6.004 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223570 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1582169223570 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.353 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.353" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clk\}\] " "-to_clock \[get_clocks \{Clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223574 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1582169223574 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.353  " "Path #1: Hold slack is 0.353 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Control:Ctrl\|curr_state.A " "From Node    : Control:Ctrl\|curr_state.A" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Control:Ctrl\|curr_state.A " "To Node      : Control:Ctrl\|curr_state.A" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clk " "Launch Clock : Clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clk " "Latch Clock  : Clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.700      2.700  R        clock network delay " "     2.700      2.700  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.913      0.213     uTco  Control:Ctrl\|curr_state.A " "     2.913      0.213     uTco  Control:Ctrl\|curr_state.A" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.913      0.000 FF  CELL  Ctrl\|curr_state.A\|q " "     2.913      0.000 FF  CELL  Ctrl\|curr_state.A\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.913      0.000 FF    IC  Ctrl\|curr_state~34\|datac " "     2.913      0.000 FF    IC  Ctrl\|curr_state~34\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.232      0.319 FF  CELL  Ctrl\|curr_state~34\|combout " "     3.232      0.319 FF  CELL  Ctrl\|curr_state~34\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.232      0.000 FF    IC  Ctrl\|curr_state.A\|d " "     3.232      0.000 FF    IC  Ctrl\|curr_state.A\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.297      0.065 FF  CELL  Control:Ctrl\|curr_state.A " "     3.297      0.065 FF  CELL  Control:Ctrl\|curr_state.A" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.801      2.801  R        clock network delay " "     2.801      2.801  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.773     -0.028           clock pessimism removed " "     2.773     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.944      0.171      uTh  Control:Ctrl\|curr_state.A " "     2.944      0.171      uTh  Control:Ctrl\|curr_state.A" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.297 " "Data Arrival Time  :     3.297" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.944 " "Data Required Time :     2.944" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.353  " "Slack              :     0.353 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223575 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1582169223575 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1582169223579 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1582169223741 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1582169223741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.465 " "Worst-case setup slack is 10.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582169223763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582169223763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.465               0.000 Clk  " "   10.465               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582169223763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582169223763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582169223786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582169223786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 Clk  " "    0.181               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582169223786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582169223786 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1582169223808 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1582169223830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.000 " "Worst-case minimum pulse width slack is 5.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582169223851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582169223851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000               0.000 Clk  " "    5.000               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1582169223851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1582169223851 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.465 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.465" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clk\}\] " "-to_clock \[get_clocks \{Clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223957 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1582169223957 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 10.465  " "Path #1: Setup slack is 10.465 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_8:REG_A\|Data_Out\[5\] " "From Node    : reg_8:REG_A\|Data_Out\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Aval\[5\] " "To Node      : Aval\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clk " "Launch Clock : Clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clk " "Latch Clock  : Clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.650      1.650  R        clock network delay " "     1.650      1.650  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.755      0.105     uTco  reg_8:REG_A\|Data_Out\[5\] " "     1.755      0.105     uTco  reg_8:REG_A\|Data_Out\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.755      0.000 FF  CELL  REG_A\|Data_Out\[5\]\|q " "     1.755      0.000 FF  CELL  REG_A\|Data_Out\[5\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.981      3.226 FF    IC  Aval\[5\]~output\|i " "     4.981      3.226 FF    IC  Aval\[5\]~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.535      2.554 FF  CELL  Aval\[5\]~output\|o " "     7.535      2.554 FF  CELL  Aval\[5\]~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.535      0.000 FF  CELL  Aval\[5\] " "     7.535      0.000 FF  CELL  Aval\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  R        clock network delay " "    20.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.000     -2.000  F  oExt  Aval\[5\] " "    18.000     -2.000  F  oExt  Aval\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.535 " "Data Arrival Time  :     7.535" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.000 " "Data Required Time :    18.000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.465  " "Slack              :    10.465 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223958 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1582169223958 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.181 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.181" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clk\}\] " "-to_clock \[get_clocks \{Clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223963 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223963 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223963 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1582169223963 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.181  " "Path #1: Hold slack is 0.181 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Control:Ctrl\|curr_state.A " "From Node    : Control:Ctrl\|curr_state.A" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Control:Ctrl\|curr_state.A " "To Node      : Control:Ctrl\|curr_state.A" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clk " "Launch Clock : Clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clk " "Latch Clock  : Clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.590      1.590  R        clock network delay " "     1.590      1.590  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.695      0.105     uTco  Control:Ctrl\|curr_state.A " "     1.695      0.105     uTco  Control:Ctrl\|curr_state.A" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.695      0.000 RR  CELL  Ctrl\|curr_state.A\|q " "     1.695      0.000 RR  CELL  Ctrl\|curr_state.A\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.695      0.000 RR    IC  Ctrl\|curr_state~34\|datac " "     1.695      0.000 RR    IC  Ctrl\|curr_state~34\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.866      0.171 RR  CELL  Ctrl\|curr_state~34\|combout " "     1.866      0.171 RR  CELL  Ctrl\|curr_state~34\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.866      0.000 RR    IC  Ctrl\|curr_state.A\|d " "     1.866      0.000 RR    IC  Ctrl\|curr_state.A\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.897      0.031 RR  CELL  Control:Ctrl\|curr_state.A " "     1.897      0.031 RR  CELL  Control:Ctrl\|curr_state.A" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.652      1.652  R        clock network delay " "     1.652      1.652  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.632     -0.020           clock pessimism removed " "     1.632     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.716      0.084      uTh  Control:Ctrl\|curr_state.A " "     1.716      0.084      uTh  Control:Ctrl\|curr_state.A" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.897 " "Data Arrival Time  :     1.897" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.716 " "Data Required Time :     1.716" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.181  " "Slack              :     0.181 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1582169223964 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1582169223964 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1582169225592 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1582169225593 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582169226051 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 19 21:27:06 2020 " "Processing ended: Wed Feb 19 21:27:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582169226051 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582169226051 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582169226051 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1582169226051 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1582169231835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582169231878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 19 21:27:11 2020 " "Processing started: Wed Feb 19 21:27:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582169231878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1582169231878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off 8_bit_multiplier -c 8_bit_multiplier " "Command: quartus_eda --read_settings_files=off --write_settings_files=off 8_bit_multiplier -c 8_bit_multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1582169231878 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1582169233971 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1582169234298 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "8_bit_multiplier_7_1200mv_85c_slow.svo C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/simulation/modelsim/ simulation " "Generated file 8_bit_multiplier_7_1200mv_85c_slow.svo in folder \"C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1582169234336 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1582169234399 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "8_bit_multiplier_7_1200mv_0c_slow.svo C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/simulation/modelsim/ simulation " "Generated file 8_bit_multiplier_7_1200mv_0c_slow.svo in folder \"C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1582169234466 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1582169234513 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "8_bit_multiplier_min_1200mv_0c_fast.svo C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/simulation/modelsim/ simulation " "Generated file 8_bit_multiplier_min_1200mv_0c_fast.svo in folder \"C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1582169234556 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1582169234601 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "8_bit_multiplier.svo C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/simulation/modelsim/ simulation " "Generated file 8_bit_multiplier.svo in folder \"C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1582169234634 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "8_bit_multiplier_7_1200mv_85c_v_slow.sdo C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/simulation/modelsim/ simulation " "Generated file 8_bit_multiplier_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1582169234699 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "8_bit_multiplier_7_1200mv_0c_v_slow.sdo C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/simulation/modelsim/ simulation " "Generated file 8_bit_multiplier_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1582169234783 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "8_bit_multiplier_min_1200mv_0c_v_fast.sdo C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/simulation/modelsim/ simulation " "Generated file 8_bit_multiplier_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1582169234863 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "8_bit_multiplier_v.sdo C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/simulation/modelsim/ simulation " "Generated file 8_bit_multiplier_v.sdo in folder \"C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1582169235014 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 5 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582169235375 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 19 21:27:15 2020 " "Processing ended: Wed Feb 19 21:27:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582169235375 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582169235375 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582169235375 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1582169235375 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 22 s " "Quartus Prime Full Compilation was successful. 0 errors, 22 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1582169236418 ""}
