Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr  5 00:54:16 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (49)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (49)
--------------------------------
 There are 49 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.197        0.000                      0                 1535        0.089        0.000                      0                 1535       54.305        0.000                       0                   566  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.197        0.000                      0                 1531        0.089        0.000                      0                 1531       54.305        0.000                       0                   566  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  107.072        0.000                      0                    4        0.864        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.197ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.043ns  (logic 59.949ns (58.179%)  route 43.094ns (41.822%))
  Logic Levels:           320  (CARRY4=287 LUT2=1 LUT3=23 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 116.004 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.562     5.146    sm/clk_IBUF_BUFG
    SLICE_X35Y9          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDSE (Prop_fdse_C_Q)         0.456     5.602 r  sm/D_states_q_reg[4]/Q
                         net (fo=187, routed)         2.918     8.520    sm/D_states_q[4]
    SLICE_X49Y10         LUT5 (Prop_lut5_I2_O)        0.124     8.644 r  sm/D_registers_q[7][31]_i_24/O
                         net (fo=2, routed)           0.637     9.281    sm/D_registers_q[7][31]_i_24_n_0
    SLICE_X48Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.405 f  sm/D_registers_q[7][31]_i_151/O
                         net (fo=1, routed)           1.026    10.431    sm/D_registers_q[7][31]_i_151_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I1_O)        0.124    10.555 r  sm/D_registers_q[7][31]_i_115/O
                         net (fo=32, routed)          0.795    11.350    sm/M_sm_bsel[0]
    SLICE_X39Y12         LUT5 (Prop_lut5_I3_O)        0.124    11.474 r  sm/D_registers_q[7][31]_i_134/O
                         net (fo=121, routed)         1.435    12.910    sm/M_alum_b[0]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.124    13.034 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.034    alum/S[0]
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.566 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.566    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.680 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.680    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.794 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.794    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.908 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.908    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.022 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.022    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.136 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.136    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.250 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.250    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.364 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.364    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.635 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.048    15.682    alum/temp_out0[31]
    SLICE_X38Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.526 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.526    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.643 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.643    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.760 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.760    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.877 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.877    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.994 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.994    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.111 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.111    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.228 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.228    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.345 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.345    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.502 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.962    18.464    alum/temp_out0[30]
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.332    18.796 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.796    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.346 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.346    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.460    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.574    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.688 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.688    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.802 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.802    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.917 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.917    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.031 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.031    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.145 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.145    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.302 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.955    21.256    alum/temp_out0[29]
    SLICE_X33Y26         LUT3 (Prop_lut3_I0_O)        0.329    21.585 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.585    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.135 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.135    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.249 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.249    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.363 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.363    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.477 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.477    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.591 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.591    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.705 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.705    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.819 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.819    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.933 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.933    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.090 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.194    24.284    alum/temp_out0[28]
    SLICE_X32Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.613 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.613    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.163 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.163    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.277 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.277    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.391 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.391    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.505 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.505    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.619 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.619    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.733 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    25.742    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.856 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.856    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.970 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.970    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.127 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.119    27.246    alum/temp_out0[27]
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.329    27.575 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.575    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.108 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.108    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.225 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.225    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.342 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.342    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.459 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.459    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.576 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.576    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.693 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.693    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.810 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.009    28.819    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.936 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.936    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.093 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.033    30.126    alum/temp_out0[26]
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.332    30.458 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.458    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.008 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.008    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.122 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.122    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.236 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.236    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.350 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.350    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.464 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.464    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.578 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.578    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.692 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    31.701    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.815 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.815    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.972 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.153    33.125    alum/temp_out0[25]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    33.454 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.454    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.004 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.004    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.118 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.118    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.232 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.232    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.346 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.346    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.460 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.460    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.574 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.574    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.688 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.688    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.802 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.802    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.959 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.015    35.974    alum/temp_out0[24]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329    36.303 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.303    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.853 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.853    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.967 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.967    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.081 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.081    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.195 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.195    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.309 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.309    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.423 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.423    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.537 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.537    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.651 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.651    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.808 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.735    38.542    alum/temp_out0[23]
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.871 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.871    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.421 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.421    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.535 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.535    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.649 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.649    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.763 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.763    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.877 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.877    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.991 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    40.000    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.114 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.114    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.228 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.228    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.385 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.590    40.975    alum/temp_out0[22]
    SLICE_X40Y27         LUT3 (Prop_lut3_I0_O)        0.329    41.304 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.304    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.854 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.854    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.968 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.968    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.082 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.082    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.196 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.196    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.310 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.310    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.424 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.424    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.538 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.538    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.652 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.652    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.809 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.821    43.630    alum/temp_out0[21]
    SLICE_X41Y27         LUT3 (Prop_lut3_I0_O)        0.329    43.959 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.959    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.509 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.509    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.623 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.623    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.737 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.737    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.851 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.851    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.965 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.965    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.079 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.079    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.193 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.193    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.307 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.307    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.464 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.074    46.538    alum/temp_out0[20]
    SLICE_X46Y26         LUT3 (Prop_lut3_I0_O)        0.329    46.867 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.867    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.400 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.400    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.517 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.517    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.634 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.634    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.751 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.751    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.868 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.868    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.985 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.985    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.102 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.102    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.219 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.219    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.376 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.251    49.627    alum/temp_out0[19]
    SLICE_X50Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    50.430 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.430    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.547 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.547    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.664 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.664    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.781 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.781    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.898 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.898    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.015 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.015    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.132 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.132    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.249 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.249    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.406 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.089    52.495    alum/temp_out0[18]
    SLICE_X44Y27         LUT3 (Prop_lut3_I0_O)        0.332    52.827 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.827    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.377 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.377    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.491 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.491    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.605 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.605    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.719 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.719    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.833 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.833    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.947 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.947    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.061 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.061    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.175 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.175    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.332 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.087    55.419    alum/temp_out0[17]
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.329    55.748 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.748    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.281 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.281    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.398 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.398    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.515 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.515    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.632 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.632    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.749 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.749    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.866 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.866    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.983 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.983    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.100 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.100    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.257 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.982    58.239    alum/temp_out0[16]
    SLICE_X45Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    59.027 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.027    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.141 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.141    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.255 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.255    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.369 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.369    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.483 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.483    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.597 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.597    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.711 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.711    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.825 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.825    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.982 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.952    60.934    alum/temp_out0[15]
    SLICE_X47Y25         LUT3 (Prop_lut3_I0_O)        0.329    61.263 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.263    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.813 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.813    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.927 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.927    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.041 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.041    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.155 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.155    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.269 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.269    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.383 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.383    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.497 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.497    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.611 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.611    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.768 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.962    63.730    alum/temp_out0[14]
    SLICE_X48Y27         LUT3 (Prop_lut3_I0_O)        0.329    64.059 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.059    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.609 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.609    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.723 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.723    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.837 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.837    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.951 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.951    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.065 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.065    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.179 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.179    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.293 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.293    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.407 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.407    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.564 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.093    66.657    alum/temp_out0[13]
    SLICE_X49Y23         LUT3 (Prop_lut3_I0_O)        0.329    66.986 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.986    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.536 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.536    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.650 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.009    67.659    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.773 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.773    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.887 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.887    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.001 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.001    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.115 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.115    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.229 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.229    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.343 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.343    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.500 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.328    69.828    alum/temp_out0[12]
    SLICE_X48Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.613 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.613    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.727 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.727    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.841 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.841    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.955 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.955    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.069 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.069    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.183 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.183    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.297 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.297    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.411 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.411    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.568 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.868    72.436    alum/temp_out0[11]
    SLICE_X51Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    73.221 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.221    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.335 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.335    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.449 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.449    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.563 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.563    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.677 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.677    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.791 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.791    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.905 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    73.914    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.028 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.028    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.185 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.209    75.394    alum/temp_out0[10]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    75.723 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.723    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.256 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.256    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.373 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.373    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.490 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.490    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.607 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.607    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.724 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.724    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.841 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.841    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.958 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.958    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.075 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.075    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.232 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.090    78.322    alum/temp_out0[9]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.332    78.654 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.654    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.187 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.187    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.304 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.304    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.421 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.421    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.538 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.538    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.655 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.655    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.772 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.772    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.889 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.889    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.006 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.006    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.163 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.991    81.154    alum/temp_out0[8]
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.332    81.486 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.486    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.036 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.036    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.150 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.150    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.264 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.264    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.378 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.378    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.492 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.492    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.606 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.606    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.720 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.720    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.834 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.834    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.991 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.971    83.962    alum/temp_out0[7]
    SLICE_X40Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    84.747 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.747    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.861 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.861    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.975 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.975    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.089 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.089    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.202 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.202    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.316 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.316    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.430 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.430    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.544 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.544    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.701 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.001    86.702    alum/temp_out0[6]
    SLICE_X38Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    87.502 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.502    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.619 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.619    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.736 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.736    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.853 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.853    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.970 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.970    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.087 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.087    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.204 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.204    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.321 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.321    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.478 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.895    89.373    alum/temp_out0[5]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.332    89.705 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.705    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.255 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.255    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.369 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.369    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.483 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.483    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.597 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.597    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.711 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.711    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.825 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.825    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.939 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.939    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.053 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.053    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.210 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.983    92.194    alum/temp_out0[4]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    92.523 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.523    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.073 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.073    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.187 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.187    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.301 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.301    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.415 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.415    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.529 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.529    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.643 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.643    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.757 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.757    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.871 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.871    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.028 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.058    95.086    alum/temp_out0[3]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    95.415 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.415    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.948 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.948    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.065 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.065    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.182 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.182    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.299 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.299    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.416 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.416    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.533 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.533    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.650 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.650    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.767 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.767    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.924 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.098    98.022    alum/temp_out0[2]
    SLICE_X33Y15         LUT3 (Prop_lut3_I0_O)        0.332    98.354 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    98.354    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.904 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.904    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.018 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.018    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.132 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.132    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.246 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.246    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.360 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.360    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.474 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.474    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.588 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.588    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.745 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.154   100.899    alum/temp_out0[1]
    SLICE_X31Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   101.684 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.684    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.798 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.798    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.912 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.912    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.026 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.026    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.140 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.140    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.254 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.254    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.368 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.368    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.482 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.482    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.639 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.656   103.295    sm/temp_out0[0]
    SLICE_X35Y15         LUT5 (Prop_lut5_I4_O)        0.329   103.624 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.700   104.324    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X37Y11         LUT4 (Prop_lut4_I1_O)        0.124   104.448 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.403   104.851    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I0_O)        0.124   104.975 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.235   106.210    sm/M_alum_out[0]
    SLICE_X50Y10         LUT5 (Prop_lut5_I4_O)        0.150   106.360 r  sm/ram_reg_i_34/O
                         net (fo=2, routed)           0.740   107.099    gamecounter/override_address[0]
    SLICE_X52Y9          LUT4 (Prop_lut4_I0_O)        0.354   107.453 r  gamecounter/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.736   108.189    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y4          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.489   116.004    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.192    
                         clock uncertainty           -0.035   116.157    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.770   115.387    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.387    
                         arrival time                        -108.190    
  -------------------------------------------------------------------
                         slack                                  7.197    

Slack (MET) :             7.263ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.721ns  (logic 60.283ns (58.120%)  route 43.438ns (41.880%))
  Logic Levels:           321  (CARRY4=287 LUT2=1 LUT3=23 LUT4=2 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.562     5.146    sm/clk_IBUF_BUFG
    SLICE_X35Y9          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDSE (Prop_fdse_C_Q)         0.456     5.602 r  sm/D_states_q_reg[4]/Q
                         net (fo=187, routed)         2.918     8.520    sm/D_states_q[4]
    SLICE_X49Y10         LUT5 (Prop_lut5_I2_O)        0.124     8.644 r  sm/D_registers_q[7][31]_i_24/O
                         net (fo=2, routed)           0.637     9.281    sm/D_registers_q[7][31]_i_24_n_0
    SLICE_X48Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.405 f  sm/D_registers_q[7][31]_i_151/O
                         net (fo=1, routed)           1.026    10.431    sm/D_registers_q[7][31]_i_151_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I1_O)        0.124    10.555 r  sm/D_registers_q[7][31]_i_115/O
                         net (fo=32, routed)          0.795    11.350    sm/M_sm_bsel[0]
    SLICE_X39Y12         LUT5 (Prop_lut5_I3_O)        0.124    11.474 r  sm/D_registers_q[7][31]_i_134/O
                         net (fo=121, routed)         1.435    12.910    sm/M_alum_b[0]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.124    13.034 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.034    alum/S[0]
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.566 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.566    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.680 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.680    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.794 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.794    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.908 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.908    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.022 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.022    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.136 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.136    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.250 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.250    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.364 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.364    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.635 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.048    15.682    alum/temp_out0[31]
    SLICE_X38Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.526 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.526    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.643 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.643    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.760 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.760    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.877 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.877    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.994 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.994    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.111 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.111    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.228 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.228    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.345 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.345    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.502 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.962    18.464    alum/temp_out0[30]
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.332    18.796 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.796    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.346 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.346    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.460    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.574    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.688 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.688    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.802 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.802    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.917 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.917    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.031 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.031    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.145 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.145    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.302 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.955    21.256    alum/temp_out0[29]
    SLICE_X33Y26         LUT3 (Prop_lut3_I0_O)        0.329    21.585 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.585    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.135 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.135    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.249 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.249    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.363 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.363    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.477 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.477    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.591 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.591    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.705 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.705    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.819 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.819    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.933 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.933    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.090 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.194    24.284    alum/temp_out0[28]
    SLICE_X32Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.613 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.613    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.163 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.163    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.277 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.277    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.391 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.391    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.505 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.505    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.619 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.619    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.733 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    25.742    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.856 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.856    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.970 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.970    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.127 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.119    27.246    alum/temp_out0[27]
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.329    27.575 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.575    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.108 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.108    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.225 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.225    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.342 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.342    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.459 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.459    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.576 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.576    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.693 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.693    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.810 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.009    28.819    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.936 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.936    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.093 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.033    30.126    alum/temp_out0[26]
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.332    30.458 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.458    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.008 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.008    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.122 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.122    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.236 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.236    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.350 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.350    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.464 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.464    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.578 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.578    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.692 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    31.701    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.815 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.815    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.972 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.153    33.125    alum/temp_out0[25]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    33.454 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.454    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.004 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.004    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.118 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.118    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.232 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.232    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.346 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.346    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.460 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.460    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.574 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.574    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.688 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.688    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.802 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.802    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.959 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.015    35.974    alum/temp_out0[24]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329    36.303 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.303    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.853 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.853    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.967 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.967    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.081 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.081    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.195 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.195    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.309 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.309    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.423 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.423    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.537 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.537    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.651 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.651    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.808 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.735    38.542    alum/temp_out0[23]
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.871 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.871    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.421 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.421    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.535 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.535    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.649 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.649    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.763 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.763    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.877 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.877    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.991 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    40.000    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.114 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.114    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.228 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.228    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.385 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.590    40.975    alum/temp_out0[22]
    SLICE_X40Y27         LUT3 (Prop_lut3_I0_O)        0.329    41.304 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.304    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.854 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.854    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.968 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.968    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.082 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.082    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.196 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.196    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.310 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.310    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.424 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.424    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.538 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.538    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.652 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.652    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.809 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.821    43.630    alum/temp_out0[21]
    SLICE_X41Y27         LUT3 (Prop_lut3_I0_O)        0.329    43.959 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.959    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.509 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.509    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.623 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.623    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.737 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.737    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.851 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.851    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.965 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.965    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.079 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.079    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.193 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.193    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.307 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.307    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.464 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.074    46.538    alum/temp_out0[20]
    SLICE_X46Y26         LUT3 (Prop_lut3_I0_O)        0.329    46.867 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.867    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.400 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.400    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.517 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.517    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.634 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.634    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.751 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.751    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.868 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.868    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.985 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.985    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.102 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.102    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.219 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.219    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.376 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.251    49.627    alum/temp_out0[19]
    SLICE_X50Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    50.430 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.430    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.547 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.547    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.664 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.664    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.781 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.781    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.898 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.898    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.015 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.015    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.132 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.132    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.249 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.249    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.406 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.089    52.495    alum/temp_out0[18]
    SLICE_X44Y27         LUT3 (Prop_lut3_I0_O)        0.332    52.827 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.827    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.377 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.377    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.491 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.491    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.605 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.605    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.719 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.719    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.833 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.833    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.947 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.947    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.061 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.061    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.175 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.175    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.332 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.087    55.419    alum/temp_out0[17]
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.329    55.748 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.748    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.281 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.281    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.398 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.398    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.515 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.515    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.632 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.632    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.749 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.749    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.866 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.866    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.983 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.983    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.100 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.100    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.257 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.982    58.239    alum/temp_out0[16]
    SLICE_X45Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    59.027 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.027    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.141 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.141    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.255 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.255    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.369 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.369    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.483 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.483    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.597 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.597    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.711 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.711    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.825 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.825    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.982 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.952    60.934    alum/temp_out0[15]
    SLICE_X47Y25         LUT3 (Prop_lut3_I0_O)        0.329    61.263 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.263    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.813 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.813    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.927 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.927    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.041 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.041    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.155 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.155    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.269 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.269    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.383 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.383    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.497 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.497    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.611 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.611    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.768 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.962    63.730    alum/temp_out0[14]
    SLICE_X48Y27         LUT3 (Prop_lut3_I0_O)        0.329    64.059 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.059    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.609 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.609    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.723 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.723    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.837 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.837    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.951 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.951    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.065 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.065    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.179 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.179    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.293 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.293    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.407 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.407    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.564 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.093    66.657    alum/temp_out0[13]
    SLICE_X49Y23         LUT3 (Prop_lut3_I0_O)        0.329    66.986 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.986    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.536 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.536    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.650 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.009    67.659    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.773 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.773    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.887 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.887    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.001 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.001    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.115 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.115    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.229 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.229    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.343 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.343    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.500 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.328    69.828    alum/temp_out0[12]
    SLICE_X48Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.613 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.613    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.727 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.727    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.841 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.841    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.955 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.955    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.069 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.069    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.183 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.183    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.297 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.297    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.411 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.411    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.568 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.868    72.436    alum/temp_out0[11]
    SLICE_X51Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    73.221 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.221    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.335 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.335    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.449 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.449    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.563 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.563    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.677 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.677    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.791 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.791    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.905 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    73.914    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.028 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.028    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.185 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.209    75.394    alum/temp_out0[10]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    75.723 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.723    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.256 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.256    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.373 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.373    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.490 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.490    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.607 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.607    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.724 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.724    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.841 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.841    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.958 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.958    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.075 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.075    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.232 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.090    78.322    alum/temp_out0[9]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.332    78.654 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.654    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.187 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.187    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.304 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.304    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.421 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.421    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.538 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.538    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.655 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.655    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.772 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.772    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.889 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.889    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.006 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.006    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.163 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.991    81.154    alum/temp_out0[8]
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.332    81.486 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.486    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.036 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.036    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.150 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.150    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.264 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.264    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.378 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.378    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.492 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.492    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.606 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.606    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.720 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.720    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.834 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.834    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.991 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.971    83.962    alum/temp_out0[7]
    SLICE_X40Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    84.747 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.747    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.861 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.861    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.975 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.975    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.089 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.089    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.202 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.202    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.316 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.316    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.430 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.430    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.544 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.544    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.701 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.001    86.702    alum/temp_out0[6]
    SLICE_X38Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    87.502 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.502    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.619 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.619    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.736 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.736    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.853 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.853    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.970 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.970    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.087 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.087    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.204 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.204    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.321 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.321    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.478 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.895    89.373    alum/temp_out0[5]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.332    89.705 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.705    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.255 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.255    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.369 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.369    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.483 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.483    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.597 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.597    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.711 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.711    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.825 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.825    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.939 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.939    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.053 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.053    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.210 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.983    92.194    alum/temp_out0[4]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    92.523 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.523    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.073 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.073    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.187 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.187    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.301 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.301    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.415 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.415    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.529 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.529    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.643 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.643    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.757 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.757    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.871 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.871    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.028 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.058    95.086    alum/temp_out0[3]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    95.415 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.415    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.948 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.948    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.065 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.065    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.182 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.182    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.299 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.299    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.416 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.416    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.533 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.533    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.650 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.650    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.767 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.767    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.924 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.098    98.022    alum/temp_out0[2]
    SLICE_X33Y15         LUT3 (Prop_lut3_I0_O)        0.332    98.354 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    98.354    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.904 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.904    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.018 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.018    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.132 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.132    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.246 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.246    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.360 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.360    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.474 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.474    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.588 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.588    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.745 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.154   100.899    alum/temp_out0[1]
    SLICE_X31Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   101.684 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.684    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.798 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.798    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.912 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.912    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.026 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.026    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.140 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.140    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.254 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.254    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.368 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.368    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.482 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.482    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.639 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.656   103.295    sm/temp_out0[0]
    SLICE_X35Y15         LUT5 (Prop_lut5_I4_O)        0.329   103.624 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.700   104.324    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X37Y11         LUT4 (Prop_lut4_I1_O)        0.124   104.448 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.403   104.851    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I0_O)        0.124   104.975 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.014   105.989    sm/M_alum_out[0]
    SLICE_X36Y8          LUT4 (Prop_lut4_I3_O)        0.152   106.141 f  sm/D_states_q[3]_i_15/O
                         net (fo=1, routed)           0.682   106.823    sm/D_states_q[3]_i_15_n_0
    SLICE_X36Y8          LUT5 (Prop_lut5_I2_O)        0.360   107.183 r  sm/D_states_q[3]_i_5/O
                         net (fo=1, routed)           0.743   107.926    sm/D_states_q[3]_i_5_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I3_O)        0.326   108.252 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.616   108.868    sm/D_states_d__0[3]
    SLICE_X35Y7          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.443   115.959    sm/clk_IBUF_BUFG
    SLICE_X35Y7          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.274   116.233    
                         clock uncertainty           -0.035   116.198    
    SLICE_X35Y7          FDSE (Setup_fdse_C_D)       -0.067   116.131    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.131    
                         arrival time                        -108.868    
  -------------------------------------------------------------------
                         slack                                  7.263    

Slack (MET) :             7.708ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.737ns  (logic 59.923ns (58.327%)  route 42.814ns (41.673%))
  Logic Levels:           320  (CARRY4=287 LUT2=1 LUT3=23 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 116.004 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.562     5.146    sm/clk_IBUF_BUFG
    SLICE_X35Y9          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDSE (Prop_fdse_C_Q)         0.456     5.602 r  sm/D_states_q_reg[4]/Q
                         net (fo=187, routed)         2.918     8.520    sm/D_states_q[4]
    SLICE_X49Y10         LUT5 (Prop_lut5_I2_O)        0.124     8.644 r  sm/D_registers_q[7][31]_i_24/O
                         net (fo=2, routed)           0.637     9.281    sm/D_registers_q[7][31]_i_24_n_0
    SLICE_X48Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.405 f  sm/D_registers_q[7][31]_i_151/O
                         net (fo=1, routed)           1.026    10.431    sm/D_registers_q[7][31]_i_151_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I1_O)        0.124    10.555 r  sm/D_registers_q[7][31]_i_115/O
                         net (fo=32, routed)          0.795    11.350    sm/M_sm_bsel[0]
    SLICE_X39Y12         LUT5 (Prop_lut5_I3_O)        0.124    11.474 r  sm/D_registers_q[7][31]_i_134/O
                         net (fo=121, routed)         1.435    12.910    sm/M_alum_b[0]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.124    13.034 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.034    alum/S[0]
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.566 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.566    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.680 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.680    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.794 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.794    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.908 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.908    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.022 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.022    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.136 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.136    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.250 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.250    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.364 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.364    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.635 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.048    15.682    alum/temp_out0[31]
    SLICE_X38Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.526 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.526    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.643 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.643    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.760 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.760    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.877 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.877    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.994 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.994    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.111 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.111    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.228 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.228    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.345 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.345    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.502 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.962    18.464    alum/temp_out0[30]
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.332    18.796 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.796    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.346 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.346    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.460    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.574    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.688 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.688    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.802 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.802    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.917 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.917    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.031 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.031    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.145 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.145    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.302 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.955    21.256    alum/temp_out0[29]
    SLICE_X33Y26         LUT3 (Prop_lut3_I0_O)        0.329    21.585 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.585    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.135 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.135    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.249 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.249    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.363 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.363    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.477 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.477    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.591 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.591    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.705 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.705    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.819 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.819    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.933 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.933    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.090 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.194    24.284    alum/temp_out0[28]
    SLICE_X32Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.613 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.613    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.163 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.163    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.277 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.277    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.391 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.391    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.505 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.505    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.619 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.619    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.733 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    25.742    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.856 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.856    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.970 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.970    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.127 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.119    27.246    alum/temp_out0[27]
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.329    27.575 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.575    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.108 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.108    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.225 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.225    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.342 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.342    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.459 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.459    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.576 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.576    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.693 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.693    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.810 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.009    28.819    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.936 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.936    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.093 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.033    30.126    alum/temp_out0[26]
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.332    30.458 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.458    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.008 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.008    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.122 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.122    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.236 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.236    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.350 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.350    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.464 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.464    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.578 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.578    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.692 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    31.701    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.815 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.815    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.972 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.153    33.125    alum/temp_out0[25]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    33.454 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.454    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.004 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.004    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.118 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.118    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.232 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.232    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.346 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.346    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.460 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.460    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.574 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.574    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.688 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.688    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.802 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.802    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.959 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.015    35.974    alum/temp_out0[24]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329    36.303 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.303    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.853 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.853    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.967 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.967    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.081 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.081    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.195 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.195    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.309 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.309    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.423 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.423    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.537 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.537    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.651 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.651    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.808 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.735    38.542    alum/temp_out0[23]
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.871 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.871    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.421 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.421    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.535 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.535    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.649 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.649    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.763 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.763    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.877 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.877    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.991 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    40.000    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.114 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.114    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.228 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.228    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.385 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.590    40.975    alum/temp_out0[22]
    SLICE_X40Y27         LUT3 (Prop_lut3_I0_O)        0.329    41.304 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.304    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.854 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.854    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.968 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.968    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.082 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.082    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.196 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.196    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.310 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.310    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.424 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.424    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.538 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.538    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.652 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.652    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.809 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.821    43.630    alum/temp_out0[21]
    SLICE_X41Y27         LUT3 (Prop_lut3_I0_O)        0.329    43.959 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.959    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.509 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.509    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.623 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.623    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.737 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.737    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.851 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.851    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.965 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.965    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.079 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.079    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.193 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.193    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.307 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.307    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.464 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.074    46.538    alum/temp_out0[20]
    SLICE_X46Y26         LUT3 (Prop_lut3_I0_O)        0.329    46.867 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.867    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.400 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.400    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.517 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.517    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.634 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.634    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.751 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.751    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.868 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.868    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.985 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.985    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.102 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.102    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.219 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.219    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.376 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.251    49.627    alum/temp_out0[19]
    SLICE_X50Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    50.430 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.430    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.547 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.547    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.664 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.664    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.781 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.781    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.898 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.898    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.015 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.015    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.132 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.132    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.249 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.249    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.406 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.089    52.495    alum/temp_out0[18]
    SLICE_X44Y27         LUT3 (Prop_lut3_I0_O)        0.332    52.827 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.827    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.377 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.377    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.491 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.491    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.605 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.605    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.719 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.719    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.833 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.833    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.947 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.947    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.061 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.061    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.175 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.175    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.332 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.087    55.419    alum/temp_out0[17]
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.329    55.748 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.748    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.281 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.281    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.398 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.398    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.515 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.515    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.632 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.632    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.749 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.749    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.866 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.866    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.983 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.983    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.100 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.100    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.257 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.982    58.239    alum/temp_out0[16]
    SLICE_X45Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    59.027 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.027    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.141 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.141    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.255 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.255    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.369 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.369    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.483 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.483    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.597 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.597    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.711 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.711    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.825 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.825    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.982 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.952    60.934    alum/temp_out0[15]
    SLICE_X47Y25         LUT3 (Prop_lut3_I0_O)        0.329    61.263 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.263    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.813 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.813    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.927 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.927    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.041 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.041    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.155 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.155    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.269 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.269    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.383 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.383    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.497 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.497    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.611 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.611    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.768 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.962    63.730    alum/temp_out0[14]
    SLICE_X48Y27         LUT3 (Prop_lut3_I0_O)        0.329    64.059 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.059    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.609 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.609    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.723 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.723    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.837 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.837    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.951 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.951    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.065 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.065    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.179 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.179    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.293 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.293    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.407 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.407    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.564 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.093    66.657    alum/temp_out0[13]
    SLICE_X49Y23         LUT3 (Prop_lut3_I0_O)        0.329    66.986 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.986    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.536 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.536    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.650 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.009    67.659    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.773 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.773    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.887 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.887    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.001 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.001    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.115 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.115    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.229 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.229    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.343 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.343    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.500 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.328    69.828    alum/temp_out0[12]
    SLICE_X48Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.613 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.613    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.727 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.727    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.841 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.841    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.955 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.955    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.069 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.069    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.183 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.183    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.297 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.297    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.411 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.411    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.568 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.868    72.436    alum/temp_out0[11]
    SLICE_X51Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    73.221 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.221    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.335 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.335    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.449 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.449    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.563 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.563    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.677 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.677    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.791 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.791    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.905 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    73.914    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.028 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.028    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.185 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.209    75.394    alum/temp_out0[10]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    75.723 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.723    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.256 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.256    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.373 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.373    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.490 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.490    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.607 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.607    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.724 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.724    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.841 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.841    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.958 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.958    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.075 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.075    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.232 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.090    78.322    alum/temp_out0[9]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.332    78.654 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.654    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.187 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.187    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.304 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.304    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.421 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.421    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.538 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.538    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.655 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.655    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.772 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.772    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.889 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.889    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.006 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.006    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.163 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.991    81.154    alum/temp_out0[8]
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.332    81.486 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.486    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.036 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.036    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.150 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.150    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.264 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.264    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.378 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.378    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.492 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.492    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.606 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.606    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.720 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.720    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.834 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.834    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.991 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.971    83.962    alum/temp_out0[7]
    SLICE_X40Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    84.747 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.747    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.861 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.861    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.975 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.975    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.089 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.089    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.202 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.202    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.316 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.316    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.430 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.430    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.544 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.544    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.701 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.001    86.702    alum/temp_out0[6]
    SLICE_X38Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    87.502 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.502    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.619 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.619    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.736 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.736    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.853 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.853    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.970 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.970    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.087 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.087    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.204 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.204    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.321 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.321    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.478 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.895    89.373    alum/temp_out0[5]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.332    89.705 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.705    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.255 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.255    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.369 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.369    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.483 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.483    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.597 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.597    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.711 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.711    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.825 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.825    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.939 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.939    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.053 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.053    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.210 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.983    92.194    alum/temp_out0[4]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    92.523 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.523    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.073 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.073    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.187 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.187    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.301 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.301    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.415 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.415    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.529 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.529    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.643 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.643    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.757 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.757    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.871 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.871    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.028 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.058    95.086    alum/temp_out0[3]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    95.415 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.415    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.948 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.948    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.065 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.065    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.182 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.182    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.299 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.299    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.416 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.416    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.533 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.533    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.650 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.650    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.767 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.767    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.924 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.098    98.022    alum/temp_out0[2]
    SLICE_X33Y15         LUT3 (Prop_lut3_I0_O)        0.332    98.354 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    98.354    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.904 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.904    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.018 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.018    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.132 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.132    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.246 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.246    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.360 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.360    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.474 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.474    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.588 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.588    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.745 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.154   100.899    alum/temp_out0[1]
    SLICE_X31Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   101.684 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.684    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.798 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.798    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.912 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.912    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.026 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.026    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.140 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.140    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.254 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.254    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.368 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.368    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.482 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.482    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.639 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.656   103.295    sm/temp_out0[0]
    SLICE_X35Y15         LUT5 (Prop_lut5_I4_O)        0.329   103.624 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.700   104.324    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X37Y11         LUT4 (Prop_lut4_I1_O)        0.124   104.448 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.403   104.851    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I0_O)        0.124   104.975 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.235   106.210    sm/M_alum_out[0]
    SLICE_X50Y10         LUT5 (Prop_lut5_I4_O)        0.150   106.360 r  sm/ram_reg_i_34/O
                         net (fo=2, routed)           0.449   106.808    sm/D_bram_addr_q_reg[4][0]
    SLICE_X52Y9          LUT6 (Prop_lut6_I3_O)        0.328   107.136 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.746   107.883    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y5          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.489   116.004    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y5          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.192    
                         clock uncertainty           -0.035   116.157    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.591    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.591    
                         arrival time                        -107.883    
  -------------------------------------------------------------------
                         slack                                  7.708    

Slack (MET) :             8.420ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.478ns  (logic 60.013ns (58.562%)  route 42.465ns (41.438%))
  Logic Levels:           321  (CARRY4=287 LUT2=2 LUT3=23 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.562     5.146    sm/clk_IBUF_BUFG
    SLICE_X35Y9          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDSE (Prop_fdse_C_Q)         0.456     5.602 r  sm/D_states_q_reg[4]/Q
                         net (fo=187, routed)         2.918     8.520    sm/D_states_q[4]
    SLICE_X49Y10         LUT5 (Prop_lut5_I2_O)        0.124     8.644 r  sm/D_registers_q[7][31]_i_24/O
                         net (fo=2, routed)           0.637     9.281    sm/D_registers_q[7][31]_i_24_n_0
    SLICE_X48Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.405 f  sm/D_registers_q[7][31]_i_151/O
                         net (fo=1, routed)           1.026    10.431    sm/D_registers_q[7][31]_i_151_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I1_O)        0.124    10.555 r  sm/D_registers_q[7][31]_i_115/O
                         net (fo=32, routed)          0.795    11.350    sm/M_sm_bsel[0]
    SLICE_X39Y12         LUT5 (Prop_lut5_I3_O)        0.124    11.474 r  sm/D_registers_q[7][31]_i_134/O
                         net (fo=121, routed)         1.435    12.910    sm/M_alum_b[0]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.124    13.034 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.034    alum/S[0]
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.566 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.566    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.680 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.680    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.794 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.794    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.908 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.908    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.022 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.022    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.136 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.136    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.250 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.250    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.364 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.364    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.635 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.048    15.682    alum/temp_out0[31]
    SLICE_X38Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.526 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.526    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.643 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.643    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.760 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.760    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.877 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.877    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.994 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.994    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.111 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.111    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.228 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.228    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.345 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.345    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.502 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.962    18.464    alum/temp_out0[30]
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.332    18.796 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.796    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.346 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.346    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.460    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.574    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.688 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.688    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.802 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.802    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.917 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.917    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.031 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.031    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.145 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.145    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.302 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.955    21.256    alum/temp_out0[29]
    SLICE_X33Y26         LUT3 (Prop_lut3_I0_O)        0.329    21.585 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.585    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.135 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.135    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.249 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.249    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.363 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.363    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.477 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.477    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.591 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.591    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.705 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.705    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.819 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.819    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.933 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.933    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.090 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.194    24.284    alum/temp_out0[28]
    SLICE_X32Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.613 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.613    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.163 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.163    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.277 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.277    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.391 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.391    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.505 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.505    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.619 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.619    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.733 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    25.742    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.856 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.856    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.970 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.970    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.127 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.119    27.246    alum/temp_out0[27]
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.329    27.575 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.575    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.108 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.108    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.225 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.225    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.342 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.342    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.459 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.459    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.576 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.576    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.693 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.693    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.810 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.009    28.819    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.936 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.936    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.093 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.033    30.126    alum/temp_out0[26]
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.332    30.458 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.458    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.008 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.008    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.122 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.122    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.236 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.236    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.350 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.350    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.464 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.464    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.578 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.578    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.692 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    31.701    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.815 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.815    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.972 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.153    33.125    alum/temp_out0[25]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    33.454 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.454    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.004 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.004    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.118 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.118    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.232 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.232    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.346 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.346    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.460 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.460    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.574 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.574    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.688 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.688    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.802 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.802    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.959 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.015    35.974    alum/temp_out0[24]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329    36.303 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.303    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.853 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.853    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.967 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.967    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.081 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.081    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.195 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.195    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.309 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.309    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.423 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.423    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.537 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.537    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.651 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.651    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.808 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.735    38.542    alum/temp_out0[23]
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.871 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.871    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.421 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.421    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.535 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.535    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.649 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.649    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.763 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.763    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.877 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.877    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.991 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    40.000    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.114 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.114    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.228 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.228    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.385 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.590    40.975    alum/temp_out0[22]
    SLICE_X40Y27         LUT3 (Prop_lut3_I0_O)        0.329    41.304 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.304    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.854 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.854    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.968 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.968    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.082 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.082    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.196 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.196    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.310 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.310    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.424 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.424    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.538 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.538    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.652 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.652    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.809 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.821    43.630    alum/temp_out0[21]
    SLICE_X41Y27         LUT3 (Prop_lut3_I0_O)        0.329    43.959 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.959    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.509 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.509    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.623 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.623    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.737 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.737    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.851 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.851    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.965 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.965    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.079 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.079    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.193 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.193    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.307 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.307    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.464 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.074    46.538    alum/temp_out0[20]
    SLICE_X46Y26         LUT3 (Prop_lut3_I0_O)        0.329    46.867 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.867    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.400 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.400    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.517 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.517    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.634 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.634    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.751 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.751    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.868 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.868    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.985 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.985    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.102 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.102    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.219 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.219    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.376 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.251    49.627    alum/temp_out0[19]
    SLICE_X50Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    50.430 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.430    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.547 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.547    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.664 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.664    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.781 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.781    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.898 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.898    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.015 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.015    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.132 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.132    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.249 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.249    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.406 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.089    52.495    alum/temp_out0[18]
    SLICE_X44Y27         LUT3 (Prop_lut3_I0_O)        0.332    52.827 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.827    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.377 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.377    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.491 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.491    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.605 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.605    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.719 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.719    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.833 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.833    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.947 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.947    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.061 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.061    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.175 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.175    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.332 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.087    55.419    alum/temp_out0[17]
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.329    55.748 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.748    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.281 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.281    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.398 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.398    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.515 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.515    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.632 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.632    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.749 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.749    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.866 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.866    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.983 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.983    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.100 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.100    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.257 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.982    58.239    alum/temp_out0[16]
    SLICE_X45Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    59.027 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.027    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.141 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.141    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.255 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.255    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.369 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.369    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.483 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.483    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.597 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.597    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.711 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.711    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.825 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.825    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.982 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.952    60.934    alum/temp_out0[15]
    SLICE_X47Y25         LUT3 (Prop_lut3_I0_O)        0.329    61.263 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.263    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.813 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.813    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.927 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.927    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.041 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.041    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.155 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.155    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.269 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.269    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.383 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.383    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.497 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.497    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.611 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.611    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.768 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.962    63.730    alum/temp_out0[14]
    SLICE_X48Y27         LUT3 (Prop_lut3_I0_O)        0.329    64.059 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.059    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.609 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.609    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.723 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.723    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.837 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.837    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.951 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.951    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.065 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.065    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.179 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.179    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.293 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.293    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.407 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.407    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.564 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.093    66.657    alum/temp_out0[13]
    SLICE_X49Y23         LUT3 (Prop_lut3_I0_O)        0.329    66.986 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.986    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.536 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.536    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.650 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.009    67.659    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.773 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.773    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.887 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.887    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.001 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.001    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.115 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.115    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.229 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.229    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.343 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.343    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.500 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.328    69.828    alum/temp_out0[12]
    SLICE_X48Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.613 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.613    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.727 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.727    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.841 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.841    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.955 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.955    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.069 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.069    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.183 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.183    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.297 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.297    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.411 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.411    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.568 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.868    72.436    alum/temp_out0[11]
    SLICE_X51Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    73.221 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.221    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.335 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.335    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.449 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.449    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.563 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.563    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.677 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.677    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.791 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.791    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.905 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    73.914    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.028 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.028    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.185 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.209    75.394    alum/temp_out0[10]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    75.723 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.723    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.256 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.256    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.373 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.373    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.490 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.490    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.607 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.607    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.724 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.724    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.841 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.841    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.958 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.958    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.075 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.075    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.232 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.090    78.322    alum/temp_out0[9]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.332    78.654 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.654    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.187 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.187    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.304 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.304    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.421 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.421    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.538 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.538    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.655 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.655    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.772 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.772    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.889 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.889    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.006 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.006    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.163 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.991    81.154    alum/temp_out0[8]
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.332    81.486 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.486    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.036 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.036    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.150 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.150    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.264 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.264    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.378 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.378    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.492 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.492    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.606 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.606    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.720 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.720    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.834 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.834    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.991 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.971    83.962    alum/temp_out0[7]
    SLICE_X40Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    84.747 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.747    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.861 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.861    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.975 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.975    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.089 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.089    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.202 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.202    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.316 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.316    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.430 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.430    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.544 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.544    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.701 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.001    86.702    alum/temp_out0[6]
    SLICE_X38Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    87.502 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.502    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.619 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.619    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.736 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.736    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.853 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.853    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.970 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.970    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.087 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.087    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.204 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.204    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.321 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.321    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.478 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.895    89.373    alum/temp_out0[5]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.332    89.705 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.705    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.255 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.255    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.369 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.369    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.483 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.483    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.597 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.597    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.711 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.711    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.825 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.825    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.939 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.939    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.053 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.053    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.210 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.983    92.194    alum/temp_out0[4]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    92.523 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.523    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.073 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.073    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.187 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.187    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.301 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.301    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.415 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.415    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.529 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.529    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.643 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.643    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.757 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.757    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.871 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.871    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.028 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.058    95.086    alum/temp_out0[3]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    95.415 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.415    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.948 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.948    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.065 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.065    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.182 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.182    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.299 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.299    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.416 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.416    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.533 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.533    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.650 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.650    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.767 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.767    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.924 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.098    98.022    alum/temp_out0[2]
    SLICE_X33Y15         LUT3 (Prop_lut3_I0_O)        0.332    98.354 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    98.354    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.904 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.904    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.018 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.018    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.132 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.132    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.246 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.246    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.360 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.360    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.474 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.474    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.588 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.588    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.745 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.154   100.899    alum/temp_out0[1]
    SLICE_X31Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   101.684 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.684    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.798 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.798    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.912 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.912    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.026 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.026    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.140 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.140    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.254 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.254    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.368 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.368    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.482 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.482    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.639 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.656   103.295    sm/temp_out0[0]
    SLICE_X35Y15         LUT5 (Prop_lut5_I4_O)        0.329   103.624 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.700   104.324    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X37Y11         LUT4 (Prop_lut4_I1_O)        0.124   104.448 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.403   104.851    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I0_O)        0.124   104.975 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.777   105.752    sm/M_alum_out[0]
    SLICE_X37Y8          LUT2 (Prop_lut2_I1_O)        0.118   105.870 f  sm/D_states_q[4]_i_18/O
                         net (fo=4, routed)           0.466   106.336    sm/D_states_q[4]_i_18_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I2_O)        0.326   106.662 r  sm/D_states_q[2]_i_5/O
                         net (fo=1, routed)           0.502   107.164    sm/D_states_q[2]_i_5_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I4_O)        0.124   107.288 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.336   107.624    sm/D_states_d__0[2]
    SLICE_X36Y9          FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.443   115.959    sm/clk_IBUF_BUFG
    SLICE_X36Y9          FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.187   116.146    
                         clock uncertainty           -0.035   116.111    
    SLICE_X36Y9          FDRE (Setup_fdre_C_D)       -0.067   116.044    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.044    
                         arrival time                        -107.624    
  -------------------------------------------------------------------
                         slack                                  8.420    

Slack (MET) :             8.462ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.546ns  (logic 60.013ns (58.523%)  route 42.533ns (41.477%))
  Logic Levels:           321  (CARRY4=287 LUT2=2 LUT3=23 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.562     5.146    sm/clk_IBUF_BUFG
    SLICE_X35Y9          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDSE (Prop_fdse_C_Q)         0.456     5.602 r  sm/D_states_q_reg[4]/Q
                         net (fo=187, routed)         2.918     8.520    sm/D_states_q[4]
    SLICE_X49Y10         LUT5 (Prop_lut5_I2_O)        0.124     8.644 r  sm/D_registers_q[7][31]_i_24/O
                         net (fo=2, routed)           0.637     9.281    sm/D_registers_q[7][31]_i_24_n_0
    SLICE_X48Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.405 f  sm/D_registers_q[7][31]_i_151/O
                         net (fo=1, routed)           1.026    10.431    sm/D_registers_q[7][31]_i_151_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I1_O)        0.124    10.555 r  sm/D_registers_q[7][31]_i_115/O
                         net (fo=32, routed)          0.795    11.350    sm/M_sm_bsel[0]
    SLICE_X39Y12         LUT5 (Prop_lut5_I3_O)        0.124    11.474 r  sm/D_registers_q[7][31]_i_134/O
                         net (fo=121, routed)         1.435    12.910    sm/M_alum_b[0]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.124    13.034 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.034    alum/S[0]
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.566 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.566    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.680 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.680    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.794 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.794    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.908 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.908    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.022 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.022    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.136 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.136    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.250 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.250    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.364 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.364    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.635 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.048    15.682    alum/temp_out0[31]
    SLICE_X38Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.526 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.526    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.643 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.643    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.760 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.760    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.877 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.877    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.994 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.994    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.111 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.111    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.228 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.228    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.345 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.345    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.502 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.962    18.464    alum/temp_out0[30]
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.332    18.796 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.796    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.346 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.346    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.460    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.574    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.688 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.688    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.802 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.802    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.917 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.917    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.031 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.031    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.145 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.145    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.302 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.955    21.256    alum/temp_out0[29]
    SLICE_X33Y26         LUT3 (Prop_lut3_I0_O)        0.329    21.585 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.585    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.135 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.135    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.249 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.249    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.363 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.363    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.477 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.477    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.591 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.591    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.705 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.705    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.819 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.819    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.933 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.933    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.090 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.194    24.284    alum/temp_out0[28]
    SLICE_X32Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.613 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.613    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.163 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.163    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.277 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.277    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.391 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.391    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.505 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.505    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.619 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.619    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.733 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    25.742    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.856 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.856    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.970 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.970    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.127 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.119    27.246    alum/temp_out0[27]
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.329    27.575 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.575    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.108 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.108    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.225 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.225    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.342 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.342    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.459 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.459    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.576 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.576    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.693 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.693    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.810 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.009    28.819    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.936 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.936    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.093 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.033    30.126    alum/temp_out0[26]
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.332    30.458 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.458    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.008 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.008    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.122 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.122    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.236 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.236    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.350 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.350    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.464 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.464    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.578 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.578    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.692 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    31.701    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.815 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.815    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.972 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.153    33.125    alum/temp_out0[25]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    33.454 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.454    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.004 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.004    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.118 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.118    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.232 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.232    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.346 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.346    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.460 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.460    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.574 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.574    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.688 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.688    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.802 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.802    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.959 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.015    35.974    alum/temp_out0[24]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329    36.303 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.303    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.853 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.853    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.967 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.967    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.081 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.081    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.195 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.195    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.309 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.309    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.423 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.423    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.537 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.537    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.651 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.651    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.808 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.735    38.542    alum/temp_out0[23]
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.871 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.871    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.421 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.421    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.535 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.535    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.649 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.649    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.763 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.763    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.877 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.877    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.991 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    40.000    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.114 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.114    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.228 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.228    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.385 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.590    40.975    alum/temp_out0[22]
    SLICE_X40Y27         LUT3 (Prop_lut3_I0_O)        0.329    41.304 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.304    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.854 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.854    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.968 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.968    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.082 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.082    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.196 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.196    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.310 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.310    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.424 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.424    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.538 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.538    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.652 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.652    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.809 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.821    43.630    alum/temp_out0[21]
    SLICE_X41Y27         LUT3 (Prop_lut3_I0_O)        0.329    43.959 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.959    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.509 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.509    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.623 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.623    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.737 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.737    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.851 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.851    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.965 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.965    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.079 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.079    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.193 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.193    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.307 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.307    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.464 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.074    46.538    alum/temp_out0[20]
    SLICE_X46Y26         LUT3 (Prop_lut3_I0_O)        0.329    46.867 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.867    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.400 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.400    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.517 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.517    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.634 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.634    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.751 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.751    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.868 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.868    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.985 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.985    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.102 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.102    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.219 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.219    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.376 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.251    49.627    alum/temp_out0[19]
    SLICE_X50Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    50.430 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.430    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.547 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.547    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.664 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.664    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.781 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.781    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.898 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.898    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.015 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.015    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.132 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.132    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.249 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.249    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.406 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.089    52.495    alum/temp_out0[18]
    SLICE_X44Y27         LUT3 (Prop_lut3_I0_O)        0.332    52.827 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.827    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.377 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.377    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.491 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.491    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.605 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.605    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.719 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.719    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.833 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.833    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.947 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.947    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.061 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.061    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.175 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.175    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.332 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.087    55.419    alum/temp_out0[17]
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.329    55.748 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.748    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.281 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.281    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.398 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.398    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.515 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.515    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.632 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.632    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.749 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.749    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.866 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.866    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.983 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.983    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.100 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.100    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.257 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.982    58.239    alum/temp_out0[16]
    SLICE_X45Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    59.027 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.027    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.141 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.141    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.255 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.255    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.369 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.369    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.483 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.483    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.597 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.597    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.711 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.711    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.825 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.825    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.982 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.952    60.934    alum/temp_out0[15]
    SLICE_X47Y25         LUT3 (Prop_lut3_I0_O)        0.329    61.263 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.263    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.813 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.813    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.927 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.927    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.041 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.041    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.155 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.155    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.269 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.269    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.383 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.383    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.497 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.497    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.611 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.611    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.768 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.962    63.730    alum/temp_out0[14]
    SLICE_X48Y27         LUT3 (Prop_lut3_I0_O)        0.329    64.059 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.059    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.609 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.609    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.723 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.723    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.837 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.837    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.951 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.951    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.065 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.065    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.179 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.179    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.293 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.293    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.407 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.407    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.564 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.093    66.657    alum/temp_out0[13]
    SLICE_X49Y23         LUT3 (Prop_lut3_I0_O)        0.329    66.986 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.986    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.536 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.536    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.650 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.009    67.659    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.773 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.773    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.887 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.887    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.001 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.001    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.115 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.115    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.229 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.229    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.343 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.343    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.500 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.328    69.828    alum/temp_out0[12]
    SLICE_X48Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.613 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.613    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.727 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.727    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.841 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.841    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.955 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.955    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.069 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.069    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.183 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.183    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.297 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.297    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.411 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.411    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.568 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.868    72.436    alum/temp_out0[11]
    SLICE_X51Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    73.221 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.221    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.335 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.335    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.449 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.449    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.563 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.563    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.677 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.677    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.791 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.791    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.905 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    73.914    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.028 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.028    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.185 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.209    75.394    alum/temp_out0[10]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    75.723 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.723    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.256 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.256    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.373 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.373    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.490 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.490    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.607 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.607    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.724 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.724    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.841 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.841    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.958 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.958    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.075 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.075    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.232 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.090    78.322    alum/temp_out0[9]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.332    78.654 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.654    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.187 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.187    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.304 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.304    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.421 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.421    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.538 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.538    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.655 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.655    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.772 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.772    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.889 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.889    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.006 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.006    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.163 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.991    81.154    alum/temp_out0[8]
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.332    81.486 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.486    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.036 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.036    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.150 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.150    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.264 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.264    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.378 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.378    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.492 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.492    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.606 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.606    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.720 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.720    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.834 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.834    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.991 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.971    83.962    alum/temp_out0[7]
    SLICE_X40Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    84.747 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.747    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.861 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.861    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.975 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.975    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.089 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.089    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.202 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.202    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.316 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.316    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.430 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.430    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.544 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.544    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.701 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.001    86.702    alum/temp_out0[6]
    SLICE_X38Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    87.502 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.502    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.619 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.619    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.736 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.736    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.853 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.853    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.970 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.970    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.087 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.087    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.204 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.204    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.321 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.321    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.478 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.895    89.373    alum/temp_out0[5]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.332    89.705 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.705    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.255 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.255    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.369 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.369    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.483 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.483    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.597 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.597    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.711 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.711    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.825 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.825    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.939 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.939    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.053 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.053    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.210 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.983    92.194    alum/temp_out0[4]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    92.523 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.523    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.073 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.073    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.187 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.187    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.301 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.301    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.415 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.415    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.529 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.529    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.643 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.643    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.757 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.757    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.871 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.871    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.028 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.058    95.086    alum/temp_out0[3]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    95.415 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.415    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.948 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.948    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.065 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.065    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.182 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.182    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.299 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.299    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.416 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.416    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.533 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.533    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.650 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.650    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.767 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.767    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.924 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.098    98.022    alum/temp_out0[2]
    SLICE_X33Y15         LUT3 (Prop_lut3_I0_O)        0.332    98.354 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    98.354    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.904 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.904    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.018 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.018    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.132 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.132    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.246 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.246    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.360 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.360    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.474 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.474    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.588 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.588    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.745 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.154   100.899    alum/temp_out0[1]
    SLICE_X31Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   101.684 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.684    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.798 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.798    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.912 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.912    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.026 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.026    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.140 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.140    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.254 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.254    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.368 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.368    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.482 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.482    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.639 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.656   103.295    sm/temp_out0[0]
    SLICE_X35Y15         LUT5 (Prop_lut5_I4_O)        0.329   103.624 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.700   104.324    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X37Y11         LUT4 (Prop_lut4_I1_O)        0.124   104.448 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.403   104.851    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I0_O)        0.124   104.975 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.777   105.752    sm/M_alum_out[0]
    SLICE_X37Y8          LUT2 (Prop_lut2_I1_O)        0.118   105.870 f  sm/D_states_q[4]_i_18/O
                         net (fo=4, routed)           0.587   106.457    sm/D_states_q[4]_i_18_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I3_O)        0.326   106.783 r  sm/D_states_q[4]_i_7/O
                         net (fo=1, routed)           0.407   107.190    sm/D_states_q[4]_i_7_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I5_O)        0.124   107.314 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.379   107.693    sm/D_states_d__0[4]
    SLICE_X35Y9          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.442   115.958    sm/clk_IBUF_BUFG
    SLICE_X35Y9          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.299   116.257    
                         clock uncertainty           -0.035   116.222    
    SLICE_X35Y9          FDSE (Setup_fdse_C_D)       -0.067   116.155    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.155    
                         arrival time                        -107.693    
  -------------------------------------------------------------------
                         slack                                  8.462    

Slack (MET) :             8.476ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.514ns  (logic 59.817ns (58.350%)  route 42.697ns (41.650%))
  Logic Levels:           321  (CARRY4=287 LUT2=1 LUT3=23 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.562     5.146    sm/clk_IBUF_BUFG
    SLICE_X35Y9          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDSE (Prop_fdse_C_Q)         0.456     5.602 r  sm/D_states_q_reg[4]/Q
                         net (fo=187, routed)         2.918     8.520    sm/D_states_q[4]
    SLICE_X49Y10         LUT5 (Prop_lut5_I2_O)        0.124     8.644 r  sm/D_registers_q[7][31]_i_24/O
                         net (fo=2, routed)           0.637     9.281    sm/D_registers_q[7][31]_i_24_n_0
    SLICE_X48Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.405 f  sm/D_registers_q[7][31]_i_151/O
                         net (fo=1, routed)           1.026    10.431    sm/D_registers_q[7][31]_i_151_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I1_O)        0.124    10.555 r  sm/D_registers_q[7][31]_i_115/O
                         net (fo=32, routed)          0.795    11.350    sm/M_sm_bsel[0]
    SLICE_X39Y12         LUT5 (Prop_lut5_I3_O)        0.124    11.474 r  sm/D_registers_q[7][31]_i_134/O
                         net (fo=121, routed)         1.435    12.910    sm/M_alum_b[0]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.124    13.034 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.034    alum/S[0]
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.566 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.566    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.680 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.680    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.794 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.794    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.908 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.908    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.022 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.022    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.136 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.136    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.250 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.250    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.364 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.364    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.635 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.048    15.682    alum/temp_out0[31]
    SLICE_X38Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.526 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.526    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.643 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.643    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.760 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.760    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.877 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.877    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.994 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.994    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.111 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.111    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.228 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.228    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.345 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.345    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.502 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.962    18.464    alum/temp_out0[30]
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.332    18.796 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.796    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.346 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.346    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.460    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.574    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.688 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.688    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.802 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.802    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.917 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.917    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.031 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.031    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.145 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.145    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.302 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.955    21.256    alum/temp_out0[29]
    SLICE_X33Y26         LUT3 (Prop_lut3_I0_O)        0.329    21.585 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.585    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.135 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.135    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.249 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.249    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.363 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.363    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.477 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.477    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.591 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.591    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.705 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.705    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.819 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.819    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.933 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.933    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.090 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.194    24.284    alum/temp_out0[28]
    SLICE_X32Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.613 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.613    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.163 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.163    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.277 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.277    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.391 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.391    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.505 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.505    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.619 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.619    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.733 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    25.742    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.856 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.856    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.970 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.970    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.127 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.119    27.246    alum/temp_out0[27]
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.329    27.575 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.575    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.108 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.108    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.225 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.225    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.342 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.342    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.459 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.459    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.576 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.576    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.693 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.693    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.810 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.009    28.819    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.936 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.936    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.093 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.033    30.126    alum/temp_out0[26]
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.332    30.458 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.458    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.008 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.008    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.122 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.122    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.236 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.236    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.350 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.350    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.464 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.464    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.578 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.578    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.692 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    31.701    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.815 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.815    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.972 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.153    33.125    alum/temp_out0[25]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    33.454 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.454    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.004 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.004    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.118 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.118    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.232 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.232    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.346 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.346    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.460 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.460    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.574 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.574    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.688 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.688    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.802 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.802    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.959 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.015    35.974    alum/temp_out0[24]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329    36.303 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.303    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.853 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.853    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.967 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.967    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.081 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.081    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.195 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.195    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.309 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.309    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.423 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.423    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.537 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.537    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.651 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.651    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.808 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.735    38.542    alum/temp_out0[23]
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.871 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.871    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.421 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.421    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.535 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.535    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.649 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.649    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.763 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.763    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.877 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.877    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.991 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    40.000    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.114 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.114    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.228 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.228    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.385 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.590    40.975    alum/temp_out0[22]
    SLICE_X40Y27         LUT3 (Prop_lut3_I0_O)        0.329    41.304 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.304    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.854 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.854    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.968 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.968    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.082 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.082    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.196 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.196    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.310 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.310    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.424 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.424    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.538 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.538    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.652 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.652    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.809 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.821    43.630    alum/temp_out0[21]
    SLICE_X41Y27         LUT3 (Prop_lut3_I0_O)        0.329    43.959 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.959    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.509 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.509    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.623 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.623    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.737 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.737    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.851 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.851    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.965 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.965    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.079 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.079    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.193 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.193    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.307 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.307    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.464 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.074    46.538    alum/temp_out0[20]
    SLICE_X46Y26         LUT3 (Prop_lut3_I0_O)        0.329    46.867 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.867    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.400 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.400    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.517 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.517    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.634 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.634    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.751 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.751    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.868 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.868    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.985 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.985    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.102 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.102    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.219 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.219    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.376 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.251    49.627    alum/temp_out0[19]
    SLICE_X50Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    50.430 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.430    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.547 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.547    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.664 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.664    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.781 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.781    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.898 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.898    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.015 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.015    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.132 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.132    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.249 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.249    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.406 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.089    52.495    alum/temp_out0[18]
    SLICE_X44Y27         LUT3 (Prop_lut3_I0_O)        0.332    52.827 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.827    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.377 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.377    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.491 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.491    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.605 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.605    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.719 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.719    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.833 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.833    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.947 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.947    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.061 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.061    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.175 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.175    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.332 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.087    55.419    alum/temp_out0[17]
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.329    55.748 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.748    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.281 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.281    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.398 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.398    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.515 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.515    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.632 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.632    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.749 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.749    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.866 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.866    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.983 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.983    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.100 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.100    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.257 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.982    58.239    alum/temp_out0[16]
    SLICE_X45Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    59.027 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.027    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.141 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.141    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.255 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.255    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.369 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.369    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.483 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.483    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.597 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.597    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.711 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.711    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.825 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.825    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.982 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.952    60.934    alum/temp_out0[15]
    SLICE_X47Y25         LUT3 (Prop_lut3_I0_O)        0.329    61.263 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.263    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.813 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.813    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.927 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.927    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.041 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.041    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.155 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.155    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.269 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.269    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.383 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.383    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.497 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.497    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.611 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.611    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.768 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.962    63.730    alum/temp_out0[14]
    SLICE_X48Y27         LUT3 (Prop_lut3_I0_O)        0.329    64.059 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.059    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.609 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.609    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.723 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.723    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.837 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.837    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.951 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.951    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.065 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.065    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.179 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.179    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.293 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.293    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.407 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.407    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.564 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.093    66.657    alum/temp_out0[13]
    SLICE_X49Y23         LUT3 (Prop_lut3_I0_O)        0.329    66.986 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.986    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.536 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.536    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.650 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.009    67.659    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.773 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.773    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.887 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.887    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.001 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.001    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.115 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.115    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.229 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.229    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.343 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.343    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.500 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.328    69.828    alum/temp_out0[12]
    SLICE_X48Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.613 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.613    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.727 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.727    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.841 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.841    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.955 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.955    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.069 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.069    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.183 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.183    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.297 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.297    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.411 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.411    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.568 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.868    72.436    alum/temp_out0[11]
    SLICE_X51Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    73.221 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.221    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.335 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.335    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.449 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.449    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.563 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.563    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.677 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.677    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.791 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.791    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.905 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    73.914    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.028 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.028    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.185 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.209    75.394    alum/temp_out0[10]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    75.723 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.723    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.256 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.256    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.373 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.373    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.490 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.490    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.607 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.607    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.724 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.724    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.841 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.841    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.958 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.958    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.075 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.075    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.232 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.090    78.322    alum/temp_out0[9]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.332    78.654 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.654    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.187 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.187    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.304 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.304    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.421 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.421    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.538 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.538    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.655 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.655    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.772 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.772    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.889 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.889    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.006 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.006    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.163 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.991    81.154    alum/temp_out0[8]
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.332    81.486 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.486    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.036 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.036    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.150 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.150    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.264 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.264    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.378 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.378    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.492 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.492    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.606 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.606    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.720 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.720    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.834 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.834    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.991 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.971    83.962    alum/temp_out0[7]
    SLICE_X40Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    84.747 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.747    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.861 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.861    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.975 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.975    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.089 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.089    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.202 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.202    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.316 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.316    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.430 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.430    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.544 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.544    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.701 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.001    86.702    alum/temp_out0[6]
    SLICE_X38Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    87.502 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.502    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.619 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.619    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.736 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.736    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.853 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.853    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.970 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.970    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.087 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.087    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.204 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.204    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.321 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.321    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.478 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.895    89.373    alum/temp_out0[5]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.332    89.705 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.705    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.255 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.255    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.369 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.369    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.483 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.483    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.597 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.597    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.711 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.711    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.825 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.825    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.939 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.939    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.053 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.053    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.210 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.983    92.194    alum/temp_out0[4]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    92.523 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.523    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.073 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.073    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.187 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.187    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.301 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.301    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.415 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.415    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.529 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.529    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.643 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.643    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.757 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.757    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.871 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.871    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.028 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.058    95.086    alum/temp_out0[3]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    95.415 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.415    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.948 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.948    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.065 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.065    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.182 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.182    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.299 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.299    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.416 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.416    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.533 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.533    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.650 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.650    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.767 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.767    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.924 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.098    98.022    alum/temp_out0[2]
    SLICE_X33Y15         LUT3 (Prop_lut3_I0_O)        0.332    98.354 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    98.354    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.904 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.904    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.018 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.018    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.132 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.132    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.246 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.246    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.360 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.360    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.474 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.474    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.588 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.588    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.745 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.154   100.899    alum/temp_out0[1]
    SLICE_X31Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   101.684 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.684    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.798 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.798    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.912 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.912    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.026 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.026    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.140 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.140    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.254 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.254    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.368 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.368    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.482 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.482    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.639 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.656   103.295    sm/temp_out0[0]
    SLICE_X35Y15         LUT5 (Prop_lut5_I4_O)        0.329   103.624 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.700   104.324    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X37Y11         LUT4 (Prop_lut4_I1_O)        0.124   104.448 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.403   104.851    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I0_O)        0.124   104.975 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.797   105.772    sm/M_alum_out[0]
    SLICE_X32Y10         LUT4 (Prop_lut4_I0_O)        0.124   105.896 r  sm/D_states_q[1]_i_14/O
                         net (fo=1, routed)           0.453   106.349    sm/D_states_q[1]_i_14_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I3_O)        0.124   106.473 r  sm/D_states_q[1]_i_4/O
                         net (fo=2, routed)           0.592   107.065    sm/D_states_q[1]_i_4_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I2_O)        0.124   107.189 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.471   107.660    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X33Y10         FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.443   115.959    sm/clk_IBUF_BUFG
    SLICE_X33Y10         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.259   116.218    
                         clock uncertainty           -0.035   116.183    
    SLICE_X33Y10         FDRE (Setup_fdre_C_D)       -0.047   116.136    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.136    
                         arrival time                        -107.660    
  -------------------------------------------------------------------
                         slack                                  8.476    

Slack (MET) :             8.972ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.999ns  (logic 59.896ns (58.722%)  route 42.103ns (41.278%))
  Logic Levels:           320  (CARRY4=287 LUT2=1 LUT3=23 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.562     5.146    sm/clk_IBUF_BUFG
    SLICE_X35Y9          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDSE (Prop_fdse_C_Q)         0.456     5.602 r  sm/D_states_q_reg[4]/Q
                         net (fo=187, routed)         2.918     8.520    sm/D_states_q[4]
    SLICE_X49Y10         LUT5 (Prop_lut5_I2_O)        0.124     8.644 r  sm/D_registers_q[7][31]_i_24/O
                         net (fo=2, routed)           0.637     9.281    sm/D_registers_q[7][31]_i_24_n_0
    SLICE_X48Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.405 f  sm/D_registers_q[7][31]_i_151/O
                         net (fo=1, routed)           1.026    10.431    sm/D_registers_q[7][31]_i_151_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I1_O)        0.124    10.555 r  sm/D_registers_q[7][31]_i_115/O
                         net (fo=32, routed)          0.795    11.350    sm/M_sm_bsel[0]
    SLICE_X39Y12         LUT5 (Prop_lut5_I3_O)        0.124    11.474 r  sm/D_registers_q[7][31]_i_134/O
                         net (fo=121, routed)         1.435    12.910    sm/M_alum_b[0]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.124    13.034 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.034    alum/S[0]
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.566 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.566    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.680 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.680    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.794 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.794    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.908 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.908    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.022 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.022    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.136 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.136    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.250 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.250    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.364 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.364    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.635 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.048    15.682    alum/temp_out0[31]
    SLICE_X38Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.526 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.526    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.643 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.643    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.760 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.760    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.877 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.877    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.994 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.994    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.111 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.111    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.228 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.228    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.345 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.345    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.502 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.962    18.464    alum/temp_out0[30]
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.332    18.796 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.796    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.346 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.346    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.460    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.574    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.688 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.688    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.802 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.802    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.917 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.917    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.031 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.031    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.145 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.145    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.302 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.955    21.256    alum/temp_out0[29]
    SLICE_X33Y26         LUT3 (Prop_lut3_I0_O)        0.329    21.585 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.585    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.135 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.135    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.249 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.249    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.363 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.363    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.477 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.477    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.591 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.591    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.705 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.705    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.819 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.819    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.933 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.933    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.090 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.194    24.284    alum/temp_out0[28]
    SLICE_X32Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.613 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.613    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.163 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.163    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.277 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.277    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.391 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.391    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.505 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.505    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.619 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.619    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.733 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    25.742    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.856 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.856    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.970 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.970    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.127 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.119    27.246    alum/temp_out0[27]
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.329    27.575 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.575    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.108 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.108    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.225 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.225    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.342 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.342    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.459 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.459    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.576 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.576    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.693 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.693    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.810 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.009    28.819    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.936 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.936    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.093 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.033    30.126    alum/temp_out0[26]
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.332    30.458 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.458    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.008 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.008    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.122 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.122    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.236 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.236    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.350 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.350    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.464 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.464    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.578 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.578    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.692 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    31.701    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.815 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.815    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.972 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.153    33.125    alum/temp_out0[25]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    33.454 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.454    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.004 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.004    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.118 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.118    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.232 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.232    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.346 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.346    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.460 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.460    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.574 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.574    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.688 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.688    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.802 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.802    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.959 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.015    35.974    alum/temp_out0[24]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329    36.303 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.303    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.853 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.853    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.967 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.967    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.081 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.081    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.195 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.195    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.309 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.309    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.423 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.423    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.537 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.537    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.651 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.651    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.808 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.735    38.542    alum/temp_out0[23]
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.871 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.871    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.421 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.421    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.535 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.535    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.649 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.649    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.763 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.763    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.877 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.877    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.991 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    40.000    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.114 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.114    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.228 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.228    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.385 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.590    40.975    alum/temp_out0[22]
    SLICE_X40Y27         LUT3 (Prop_lut3_I0_O)        0.329    41.304 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.304    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.854 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.854    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.968 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.968    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.082 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.082    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.196 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.196    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.310 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.310    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.424 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.424    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.538 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.538    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.652 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.652    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.809 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.821    43.630    alum/temp_out0[21]
    SLICE_X41Y27         LUT3 (Prop_lut3_I0_O)        0.329    43.959 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.959    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.509 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.509    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.623 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.623    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.737 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.737    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.851 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.851    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.965 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.965    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.079 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.079    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.193 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.193    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.307 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.307    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.464 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.074    46.538    alum/temp_out0[20]
    SLICE_X46Y26         LUT3 (Prop_lut3_I0_O)        0.329    46.867 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.867    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.400 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.400    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.517 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.517    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.634 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.634    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.751 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.751    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.868 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.868    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.985 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.985    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.102 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.102    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.219 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.219    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.376 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.251    49.627    alum/temp_out0[19]
    SLICE_X50Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    50.430 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.430    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.547 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.547    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.664 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.664    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.781 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.781    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.898 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.898    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.015 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.015    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.132 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.132    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.249 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.249    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.406 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.089    52.495    alum/temp_out0[18]
    SLICE_X44Y27         LUT3 (Prop_lut3_I0_O)        0.332    52.827 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.827    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.377 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.377    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.491 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.491    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.605 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.605    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.719 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.719    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.833 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.833    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.947 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.947    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.061 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.061    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.175 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.175    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.332 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.087    55.419    alum/temp_out0[17]
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.329    55.748 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.748    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.281 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.281    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.398 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.398    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.515 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.515    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.632 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.632    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.749 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.749    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.866 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.866    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.983 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.983    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.100 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.100    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.257 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.982    58.239    alum/temp_out0[16]
    SLICE_X45Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    59.027 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.027    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.141 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.141    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.255 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.255    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.369 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.369    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.483 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.483    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.597 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.597    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.711 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.711    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.825 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.825    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.982 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.952    60.934    alum/temp_out0[15]
    SLICE_X47Y25         LUT3 (Prop_lut3_I0_O)        0.329    61.263 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.263    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.813 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.813    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.927 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.927    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.041 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.041    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.155 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.155    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.269 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.269    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.383 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.383    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.497 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.497    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.611 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.611    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.768 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.962    63.730    alum/temp_out0[14]
    SLICE_X48Y27         LUT3 (Prop_lut3_I0_O)        0.329    64.059 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.059    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.609 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.609    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.723 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.723    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.837 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.837    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.951 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.951    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.065 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.065    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.179 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.179    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.293 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.293    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.407 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.407    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.564 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.093    66.657    alum/temp_out0[13]
    SLICE_X49Y23         LUT3 (Prop_lut3_I0_O)        0.329    66.986 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.986    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.536 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.536    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.650 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.009    67.659    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.773 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.773    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.887 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.887    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.001 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.001    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.115 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.115    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.229 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.229    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.343 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.343    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.500 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.328    69.828    alum/temp_out0[12]
    SLICE_X48Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.613 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.613    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.727 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.727    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.841 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.841    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.955 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.955    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.069 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.069    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.183 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.183    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.297 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.297    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.411 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.411    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.568 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.868    72.436    alum/temp_out0[11]
    SLICE_X51Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    73.221 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.221    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.335 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.335    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.449 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.449    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.563 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.563    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.677 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.677    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.791 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.791    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.905 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    73.914    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.028 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.028    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.185 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.209    75.394    alum/temp_out0[10]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    75.723 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.723    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.256 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.256    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.373 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.373    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.490 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.490    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.607 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.607    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.724 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.724    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.841 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.841    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.958 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.958    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.075 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.075    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.232 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.090    78.322    alum/temp_out0[9]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.332    78.654 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.654    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.187 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.187    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.304 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.304    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.421 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.421    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.538 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.538    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.655 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.655    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.772 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.772    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.889 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.889    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.006 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.006    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.163 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.991    81.154    alum/temp_out0[8]
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.332    81.486 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.486    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.036 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.036    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.150 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.150    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.264 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.264    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.378 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.378    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.492 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.492    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.606 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.606    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.720 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.720    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.834 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.834    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.991 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.971    83.962    alum/temp_out0[7]
    SLICE_X40Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    84.747 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.747    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.861 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.861    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.975 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.975    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.089 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.089    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.202 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.202    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.316 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.316    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.430 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.430    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.544 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.544    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.701 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.001    86.702    alum/temp_out0[6]
    SLICE_X38Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    87.502 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.502    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.619 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.619    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.736 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.736    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.853 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.853    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.970 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.970    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.087 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.087    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.204 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.204    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.321 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.321    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.478 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.895    89.373    alum/temp_out0[5]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.332    89.705 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.705    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.255 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.255    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.369 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.369    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.483 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.483    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.597 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.597    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.711 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.711    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.825 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.825    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.939 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.939    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.053 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.053    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.210 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.983    92.194    alum/temp_out0[4]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    92.523 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.523    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.073 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.073    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.187 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.187    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.301 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.301    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.415 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.415    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.529 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.529    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.643 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.643    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.757 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.757    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.871 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.871    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.028 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.058    95.086    alum/temp_out0[3]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    95.415 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.415    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.948 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.948    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.065 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.065    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.182 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.182    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.299 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.299    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.416 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.416    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.533 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.533    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.650 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.650    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.767 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.767    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.924 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.098    98.022    alum/temp_out0[2]
    SLICE_X33Y15         LUT3 (Prop_lut3_I0_O)        0.332    98.354 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    98.354    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.904 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.904    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.018 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.018    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.132 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.132    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.246 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.246    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.360 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.360    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.474 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.474    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.588 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.588    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.745 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.154   100.899    alum/temp_out0[1]
    SLICE_X31Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   101.684 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.684    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.798 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.798    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.912 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.912    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.026 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.026    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.140 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.140    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.254 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.254    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.368 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.368    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.482 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.482    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.639 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.656   103.295    sm/temp_out0[0]
    SLICE_X35Y15         LUT5 (Prop_lut5_I4_O)        0.329   103.624 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.700   104.324    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X37Y11         LUT4 (Prop_lut4_I1_O)        0.124   104.448 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.403   104.851    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I0_O)        0.124   104.975 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.941   105.916    sm/M_alum_out[0]
    SLICE_X32Y8          LUT5 (Prop_lut5_I4_O)        0.119   106.035 f  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.448   106.483    sm/D_states_q[7]_i_11_n_0
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.332   106.815 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.330   107.145    sm/D_states_d__0[6]
    SLICE_X32Y8          FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X32Y8          FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.259   116.219    
                         clock uncertainty           -0.035   116.184    
    SLICE_X32Y8          FDRE (Setup_fdre_C_D)       -0.067   116.117    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.117    
                         arrival time                        -107.145    
  -------------------------------------------------------------------
                         slack                                  8.972    

Slack (MET) :             8.980ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.991ns  (logic 59.896ns (58.727%)  route 42.095ns (41.273%))
  Logic Levels:           320  (CARRY4=287 LUT2=1 LUT3=23 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.562     5.146    sm/clk_IBUF_BUFG
    SLICE_X35Y9          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDSE (Prop_fdse_C_Q)         0.456     5.602 r  sm/D_states_q_reg[4]/Q
                         net (fo=187, routed)         2.918     8.520    sm/D_states_q[4]
    SLICE_X49Y10         LUT5 (Prop_lut5_I2_O)        0.124     8.644 r  sm/D_registers_q[7][31]_i_24/O
                         net (fo=2, routed)           0.637     9.281    sm/D_registers_q[7][31]_i_24_n_0
    SLICE_X48Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.405 f  sm/D_registers_q[7][31]_i_151/O
                         net (fo=1, routed)           1.026    10.431    sm/D_registers_q[7][31]_i_151_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I1_O)        0.124    10.555 r  sm/D_registers_q[7][31]_i_115/O
                         net (fo=32, routed)          0.795    11.350    sm/M_sm_bsel[0]
    SLICE_X39Y12         LUT5 (Prop_lut5_I3_O)        0.124    11.474 r  sm/D_registers_q[7][31]_i_134/O
                         net (fo=121, routed)         1.435    12.910    sm/M_alum_b[0]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.124    13.034 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.034    alum/S[0]
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.566 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.566    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.680 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.680    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.794 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.794    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.908 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.908    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.022 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.022    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.136 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.136    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.250 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.250    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.364 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.364    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.635 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.048    15.682    alum/temp_out0[31]
    SLICE_X38Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.526 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.526    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.643 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.643    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.760 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.760    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.877 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.877    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.994 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.994    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.111 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.111    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.228 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.228    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.345 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.345    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.502 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.962    18.464    alum/temp_out0[30]
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.332    18.796 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.796    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.346 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.346    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.460    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.574    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.688 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.688    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.802 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.802    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.917 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.917    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.031 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.031    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.145 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.145    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.302 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.955    21.256    alum/temp_out0[29]
    SLICE_X33Y26         LUT3 (Prop_lut3_I0_O)        0.329    21.585 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.585    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.135 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.135    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.249 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.249    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.363 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.363    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.477 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.477    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.591 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.591    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.705 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.705    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.819 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.819    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.933 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.933    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.090 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.194    24.284    alum/temp_out0[28]
    SLICE_X32Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.613 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.613    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.163 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.163    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.277 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.277    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.391 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.391    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.505 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.505    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.619 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.619    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.733 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    25.742    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.856 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.856    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.970 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.970    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.127 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.119    27.246    alum/temp_out0[27]
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.329    27.575 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.575    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.108 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.108    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.225 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.225    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.342 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.342    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.459 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.459    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.576 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.576    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.693 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.693    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.810 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.009    28.819    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.936 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.936    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.093 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.033    30.126    alum/temp_out0[26]
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.332    30.458 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.458    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.008 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.008    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.122 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.122    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.236 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.236    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.350 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.350    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.464 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.464    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.578 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.578    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.692 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    31.701    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.815 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.815    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.972 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.153    33.125    alum/temp_out0[25]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    33.454 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.454    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.004 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.004    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.118 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.118    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.232 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.232    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.346 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.346    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.460 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.460    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.574 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.574    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.688 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.688    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.802 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.802    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.959 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.015    35.974    alum/temp_out0[24]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329    36.303 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.303    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.853 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.853    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.967 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.967    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.081 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.081    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.195 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.195    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.309 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.309    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.423 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.423    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.537 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.537    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.651 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.651    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.808 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.735    38.542    alum/temp_out0[23]
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.871 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.871    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.421 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.421    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.535 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.535    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.649 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.649    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.763 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.763    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.877 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.877    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.991 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    40.000    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.114 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.114    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.228 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.228    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.385 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.590    40.975    alum/temp_out0[22]
    SLICE_X40Y27         LUT3 (Prop_lut3_I0_O)        0.329    41.304 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.304    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.854 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.854    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.968 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.968    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.082 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.082    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.196 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.196    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.310 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.310    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.424 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.424    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.538 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.538    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.652 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.652    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.809 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.821    43.630    alum/temp_out0[21]
    SLICE_X41Y27         LUT3 (Prop_lut3_I0_O)        0.329    43.959 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.959    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.509 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.509    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.623 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.623    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.737 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.737    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.851 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.851    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.965 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.965    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.079 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.079    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.193 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.193    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.307 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.307    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.464 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.074    46.538    alum/temp_out0[20]
    SLICE_X46Y26         LUT3 (Prop_lut3_I0_O)        0.329    46.867 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.867    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.400 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.400    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.517 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.517    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.634 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.634    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.751 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.751    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.868 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.868    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.985 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.985    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.102 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.102    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.219 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.219    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.376 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.251    49.627    alum/temp_out0[19]
    SLICE_X50Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    50.430 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.430    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.547 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.547    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.664 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.664    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.781 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.781    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.898 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.898    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.015 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.015    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.132 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.132    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.249 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.249    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.406 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.089    52.495    alum/temp_out0[18]
    SLICE_X44Y27         LUT3 (Prop_lut3_I0_O)        0.332    52.827 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.827    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.377 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.377    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.491 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.491    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.605 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.605    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.719 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.719    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.833 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.833    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.947 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.947    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.061 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.061    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.175 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.175    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.332 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.087    55.419    alum/temp_out0[17]
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.329    55.748 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.748    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.281 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.281    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.398 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.398    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.515 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.515    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.632 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.632    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.749 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.749    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.866 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.866    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.983 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.983    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.100 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.100    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.257 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.982    58.239    alum/temp_out0[16]
    SLICE_X45Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    59.027 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.027    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.141 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.141    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.255 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.255    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.369 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.369    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.483 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.483    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.597 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.597    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.711 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.711    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.825 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.825    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.982 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.952    60.934    alum/temp_out0[15]
    SLICE_X47Y25         LUT3 (Prop_lut3_I0_O)        0.329    61.263 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.263    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.813 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.813    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.927 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.927    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.041 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.041    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.155 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.155    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.269 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.269    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.383 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.383    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.497 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.497    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.611 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.611    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.768 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.962    63.730    alum/temp_out0[14]
    SLICE_X48Y27         LUT3 (Prop_lut3_I0_O)        0.329    64.059 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.059    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.609 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.609    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.723 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.723    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.837 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.837    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.951 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.951    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.065 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.065    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.179 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.179    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.293 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.293    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.407 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.407    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.564 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.093    66.657    alum/temp_out0[13]
    SLICE_X49Y23         LUT3 (Prop_lut3_I0_O)        0.329    66.986 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.986    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.536 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.536    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.650 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.009    67.659    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.773 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.773    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.887 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.887    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.001 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.001    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.115 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.115    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.229 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.229    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.343 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.343    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.500 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.328    69.828    alum/temp_out0[12]
    SLICE_X48Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.613 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.613    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.727 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.727    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.841 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.841    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.955 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.955    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.069 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.069    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.183 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.183    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.297 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.297    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.411 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.411    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.568 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.868    72.436    alum/temp_out0[11]
    SLICE_X51Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    73.221 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.221    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.335 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.335    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.449 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.449    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.563 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.563    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.677 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.677    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.791 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.791    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.905 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    73.914    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.028 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.028    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.185 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.209    75.394    alum/temp_out0[10]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    75.723 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.723    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.256 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.256    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.373 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.373    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.490 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.490    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.607 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.607    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.724 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.724    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.841 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.841    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.958 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.958    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.075 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.075    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.232 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.090    78.322    alum/temp_out0[9]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.332    78.654 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.654    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.187 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.187    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.304 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.304    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.421 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.421    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.538 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.538    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.655 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.655    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.772 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.772    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.889 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.889    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.006 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.006    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.163 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.991    81.154    alum/temp_out0[8]
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.332    81.486 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.486    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.036 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.036    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.150 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.150    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.264 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.264    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.378 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.378    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.492 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.492    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.606 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.606    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.720 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.720    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.834 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.834    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.991 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.971    83.962    alum/temp_out0[7]
    SLICE_X40Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    84.747 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.747    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.861 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.861    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.975 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.975    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.089 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.089    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.202 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.202    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.316 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.316    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.430 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.430    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.544 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.544    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.701 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.001    86.702    alum/temp_out0[6]
    SLICE_X38Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    87.502 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.502    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.619 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.619    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.736 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.736    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.853 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.853    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.970 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.970    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.087 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.087    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.204 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.204    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.321 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.321    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.478 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.895    89.373    alum/temp_out0[5]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.332    89.705 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.705    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.255 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.255    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.369 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.369    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.483 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.483    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.597 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.597    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.711 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.711    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.825 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.825    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.939 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.939    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.053 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.053    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.210 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.983    92.194    alum/temp_out0[4]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    92.523 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.523    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.073 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.073    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.187 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.187    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.301 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.301    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.415 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.415    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.529 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.529    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.643 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.643    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.757 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.757    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.871 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.871    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.028 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.058    95.086    alum/temp_out0[3]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    95.415 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.415    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.948 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.948    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.065 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.065    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.182 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.182    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.299 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.299    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.416 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.416    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.533 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.533    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.650 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.650    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.767 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.767    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.924 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.098    98.022    alum/temp_out0[2]
    SLICE_X33Y15         LUT3 (Prop_lut3_I0_O)        0.332    98.354 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    98.354    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.904 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.904    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.018 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.018    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.132 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.132    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.246 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.246    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.360 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.360    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.474 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.474    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.588 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.588    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.745 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.154   100.899    alum/temp_out0[1]
    SLICE_X31Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   101.684 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.684    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.798 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.798    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.912 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.912    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.026 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.026    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.140 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.140    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.254 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.254    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.368 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.368    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.482 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.482    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.639 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.656   103.295    sm/temp_out0[0]
    SLICE_X35Y15         LUT5 (Prop_lut5_I4_O)        0.329   103.624 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.700   104.324    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X37Y11         LUT4 (Prop_lut4_I1_O)        0.124   104.448 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.403   104.851    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I0_O)        0.124   104.975 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.941   105.916    sm/M_alum_out[0]
    SLICE_X32Y8          LUT5 (Prop_lut5_I4_O)        0.119   106.035 r  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.299   106.334    sm/D_states_q[7]_i_11_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I2_O)        0.332   106.666 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.471   107.137    sm/D_states_d__0[7]
    SLICE_X33Y8          FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X33Y8          FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.259   116.219    
                         clock uncertainty           -0.035   116.184    
    SLICE_X33Y8          FDSE (Setup_fdse_C_D)       -0.067   116.117    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.117    
                         arrival time                        -107.137    
  -------------------------------------------------------------------
                         slack                                  8.980    

Slack (MET) :             9.005ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.060ns  (logic 59.817ns (58.610%)  route 42.243ns (41.390%))
  Logic Levels:           321  (CARRY4=287 LUT2=1 LUT3=23 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.562     5.146    sm/clk_IBUF_BUFG
    SLICE_X35Y9          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDSE (Prop_fdse_C_Q)         0.456     5.602 r  sm/D_states_q_reg[4]/Q
                         net (fo=187, routed)         2.918     8.520    sm/D_states_q[4]
    SLICE_X49Y10         LUT5 (Prop_lut5_I2_O)        0.124     8.644 r  sm/D_registers_q[7][31]_i_24/O
                         net (fo=2, routed)           0.637     9.281    sm/D_registers_q[7][31]_i_24_n_0
    SLICE_X48Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.405 f  sm/D_registers_q[7][31]_i_151/O
                         net (fo=1, routed)           1.026    10.431    sm/D_registers_q[7][31]_i_151_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I1_O)        0.124    10.555 r  sm/D_registers_q[7][31]_i_115/O
                         net (fo=32, routed)          0.795    11.350    sm/M_sm_bsel[0]
    SLICE_X39Y12         LUT5 (Prop_lut5_I3_O)        0.124    11.474 r  sm/D_registers_q[7][31]_i_134/O
                         net (fo=121, routed)         1.435    12.910    sm/M_alum_b[0]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.124    13.034 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.034    alum/S[0]
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.566 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.566    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.680 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.680    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.794 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.794    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.908 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.908    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.022 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.022    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.136 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.136    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.250 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.250    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.364 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.364    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.635 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.048    15.682    alum/temp_out0[31]
    SLICE_X38Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.526 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.526    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.643 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.643    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.760 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.760    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.877 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.877    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.994 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.994    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.111 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.111    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.228 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.228    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.345 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.345    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.502 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.962    18.464    alum/temp_out0[30]
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.332    18.796 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.796    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.346 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.346    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.460    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.574    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.688 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.688    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.802 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.802    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.917 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.917    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.031 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.031    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.145 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.145    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.302 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.955    21.256    alum/temp_out0[29]
    SLICE_X33Y26         LUT3 (Prop_lut3_I0_O)        0.329    21.585 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.585    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.135 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.135    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.249 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.249    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.363 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.363    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.477 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.477    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.591 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.591    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.705 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.705    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.819 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.819    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.933 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.933    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.090 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.194    24.284    alum/temp_out0[28]
    SLICE_X32Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.613 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.613    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.163 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.163    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.277 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.277    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.391 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.391    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.505 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.505    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.619 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.619    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.733 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    25.742    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.856 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.856    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.970 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.970    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.127 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.119    27.246    alum/temp_out0[27]
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.329    27.575 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.575    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.108 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.108    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.225 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.225    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.342 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.342    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.459 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.459    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.576 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.576    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.693 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.693    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.810 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.009    28.819    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.936 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.936    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.093 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.033    30.126    alum/temp_out0[26]
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.332    30.458 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.458    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.008 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.008    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.122 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.122    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.236 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.236    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.350 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.350    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.464 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.464    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.578 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.578    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.692 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    31.701    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.815 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.815    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.972 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.153    33.125    alum/temp_out0[25]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    33.454 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.454    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.004 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.004    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.118 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.118    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.232 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.232    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.346 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.346    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.460 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.460    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.574 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.574    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.688 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.688    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.802 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.802    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.959 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.015    35.974    alum/temp_out0[24]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329    36.303 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.303    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.853 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.853    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.967 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.967    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.081 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.081    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.195 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.195    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.309 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.309    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.423 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.423    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.537 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.537    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.651 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.651    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.808 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.735    38.542    alum/temp_out0[23]
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.871 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.871    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.421 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.421    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.535 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.535    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.649 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.649    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.763 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.763    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.877 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.877    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.991 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    40.000    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.114 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.114    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.228 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.228    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.385 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.590    40.975    alum/temp_out0[22]
    SLICE_X40Y27         LUT3 (Prop_lut3_I0_O)        0.329    41.304 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.304    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.854 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.854    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.968 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.968    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.082 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.082    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.196 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.196    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.310 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.310    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.424 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.424    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.538 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.538    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.652 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.652    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.809 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.821    43.630    alum/temp_out0[21]
    SLICE_X41Y27         LUT3 (Prop_lut3_I0_O)        0.329    43.959 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.959    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.509 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.509    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.623 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.623    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.737 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.737    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.851 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.851    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.965 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.965    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.079 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.079    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.193 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.193    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.307 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.307    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.464 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.074    46.538    alum/temp_out0[20]
    SLICE_X46Y26         LUT3 (Prop_lut3_I0_O)        0.329    46.867 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.867    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.400 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.400    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.517 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.517    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.634 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.634    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.751 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.751    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.868 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.868    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.985 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.985    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.102 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.102    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.219 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.219    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.376 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.251    49.627    alum/temp_out0[19]
    SLICE_X50Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    50.430 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.430    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.547 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.547    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.664 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.664    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.781 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.781    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.898 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.898    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.015 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.015    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.132 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.132    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.249 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.249    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.406 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.089    52.495    alum/temp_out0[18]
    SLICE_X44Y27         LUT3 (Prop_lut3_I0_O)        0.332    52.827 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.827    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.377 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.377    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.491 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.491    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.605 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.605    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.719 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.719    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.833 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.833    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.947 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.947    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.061 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.061    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.175 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.175    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.332 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.087    55.419    alum/temp_out0[17]
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.329    55.748 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.748    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.281 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.281    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.398 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.398    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.515 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.515    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.632 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.632    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.749 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.749    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.866 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.866    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.983 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.983    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.100 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.100    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.257 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.982    58.239    alum/temp_out0[16]
    SLICE_X45Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    59.027 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.027    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.141 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.141    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.255 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.255    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.369 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.369    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.483 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.483    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.597 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.597    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.711 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.711    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.825 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.825    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.982 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.952    60.934    alum/temp_out0[15]
    SLICE_X47Y25         LUT3 (Prop_lut3_I0_O)        0.329    61.263 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.263    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.813 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.813    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.927 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.927    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.041 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.041    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.155 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.155    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.269 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.269    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.383 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.383    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.497 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.497    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.611 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.611    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.768 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.962    63.730    alum/temp_out0[14]
    SLICE_X48Y27         LUT3 (Prop_lut3_I0_O)        0.329    64.059 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.059    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.609 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.609    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.723 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.723    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.837 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.837    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.951 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.951    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.065 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.065    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.179 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.179    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.293 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.293    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.407 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.407    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.564 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.093    66.657    alum/temp_out0[13]
    SLICE_X49Y23         LUT3 (Prop_lut3_I0_O)        0.329    66.986 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.986    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.536 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.536    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.650 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.009    67.659    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.773 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.773    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.887 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.887    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.001 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.001    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.115 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.115    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.229 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.229    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.343 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.343    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.500 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.328    69.828    alum/temp_out0[12]
    SLICE_X48Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.613 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.613    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.727 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.727    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.841 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.841    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.955 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.955    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.069 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.069    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.183 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.183    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.297 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.297    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.411 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.411    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.568 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.868    72.436    alum/temp_out0[11]
    SLICE_X51Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    73.221 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.221    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.335 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.335    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.449 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.449    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.563 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.563    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.677 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.677    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.791 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.791    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.905 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    73.914    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.028 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.028    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.185 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.209    75.394    alum/temp_out0[10]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    75.723 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.723    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.256 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.256    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.373 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.373    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.490 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.490    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.607 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.607    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.724 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.724    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.841 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.841    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.958 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.958    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.075 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.075    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.232 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.090    78.322    alum/temp_out0[9]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.332    78.654 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.654    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.187 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.187    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.304 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.304    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.421 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.421    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.538 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.538    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.655 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.655    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.772 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.772    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.889 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.889    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.006 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.006    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.163 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.991    81.154    alum/temp_out0[8]
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.332    81.486 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.486    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.036 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.036    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.150 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.150    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.264 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.264    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.378 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.378    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.492 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.492    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.606 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.606    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.720 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.720    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.834 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.834    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.991 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.971    83.962    alum/temp_out0[7]
    SLICE_X40Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    84.747 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.747    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.861 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.861    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.975 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.975    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.089 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.089    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.202 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.202    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.316 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.316    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.430 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.430    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.544 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.544    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.701 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.001    86.702    alum/temp_out0[6]
    SLICE_X38Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    87.502 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.502    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.619 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.619    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.736 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.736    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.853 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.853    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.970 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.970    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.087 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.087    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.204 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.204    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.321 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.321    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.478 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.895    89.373    alum/temp_out0[5]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.332    89.705 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.705    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.255 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.255    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.369 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.369    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.483 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.483    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.597 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.597    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.711 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.711    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.825 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.825    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.939 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.939    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.053 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.053    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.210 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.983    92.194    alum/temp_out0[4]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    92.523 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.523    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.073 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.073    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.187 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.187    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.301 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.301    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.415 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.415    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.529 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.529    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.643 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.643    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.757 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.757    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.871 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.871    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.028 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.058    95.086    alum/temp_out0[3]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    95.415 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.415    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.948 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.948    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.065 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.065    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.182 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.182    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.299 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.299    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.416 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.416    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.533 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.533    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.650 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.650    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.767 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.767    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.924 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.098    98.022    alum/temp_out0[2]
    SLICE_X33Y15         LUT3 (Prop_lut3_I0_O)        0.332    98.354 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    98.354    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.904 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.904    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.018 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.018    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.132 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.132    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.246 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.246    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.360 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.360    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.474 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.474    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.588 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.588    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.745 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.154   100.899    alum/temp_out0[1]
    SLICE_X31Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   101.684 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.684    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.798 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.798    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.912 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.912    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.026 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.026    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.140 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.140    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.254 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.254    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.368 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.368    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.482 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.482    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.639 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.656   103.295    sm/temp_out0[0]
    SLICE_X35Y15         LUT5 (Prop_lut5_I4_O)        0.329   103.624 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.700   104.324    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X37Y11         LUT4 (Prop_lut4_I1_O)        0.124   104.448 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.403   104.851    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I0_O)        0.124   104.975 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.797   105.772    sm/M_alum_out[0]
    SLICE_X32Y10         LUT4 (Prop_lut4_I0_O)        0.124   105.896 r  sm/D_states_q[1]_i_14/O
                         net (fo=1, routed)           0.453   106.349    sm/D_states_q[1]_i_14_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I3_O)        0.124   106.473 r  sm/D_states_q[1]_i_4/O
                         net (fo=2, routed)           0.609   107.082    sm/D_states_q[1]_i_4_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I2_O)        0.124   107.206 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   107.206    sm/D_states_d__0[1]
    SLICE_X33Y10         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.443   115.959    sm/clk_IBUF_BUFG
    SLICE_X33Y10         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.259   116.218    
                         clock uncertainty           -0.035   116.183    
    SLICE_X33Y10         FDRE (Setup_fdre_C_D)        0.029   116.212    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.212    
                         arrival time                        -107.207    
  -------------------------------------------------------------------
                         slack                                  9.005    

Slack (MET) :             9.162ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.821ns  (logic 59.693ns (58.626%)  route 42.128ns (41.374%))
  Logic Levels:           320  (CARRY4=287 LUT2=1 LUT3=23 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 115.957 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.562     5.146    sm/clk_IBUF_BUFG
    SLICE_X35Y9          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDSE (Prop_fdse_C_Q)         0.456     5.602 r  sm/D_states_q_reg[4]/Q
                         net (fo=187, routed)         2.918     8.520    sm/D_states_q[4]
    SLICE_X49Y10         LUT5 (Prop_lut5_I2_O)        0.124     8.644 r  sm/D_registers_q[7][31]_i_24/O
                         net (fo=2, routed)           0.637     9.281    sm/D_registers_q[7][31]_i_24_n_0
    SLICE_X48Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.405 f  sm/D_registers_q[7][31]_i_151/O
                         net (fo=1, routed)           1.026    10.431    sm/D_registers_q[7][31]_i_151_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I1_O)        0.124    10.555 r  sm/D_registers_q[7][31]_i_115/O
                         net (fo=32, routed)          0.795    11.350    sm/M_sm_bsel[0]
    SLICE_X39Y12         LUT5 (Prop_lut5_I3_O)        0.124    11.474 r  sm/D_registers_q[7][31]_i_134/O
                         net (fo=121, routed)         1.435    12.910    sm/M_alum_b[0]
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.124    13.034 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.034    alum/S[0]
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.566 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.566    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.680 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.680    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.794 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.794    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.908 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.908    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.022 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.022    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.136 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.136    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.250 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.250    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.364 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.364    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.635 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.048    15.682    alum/temp_out0[31]
    SLICE_X38Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.526 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.526    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.643 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.643    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.760 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.760    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.877 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.877    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.994 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.994    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.111 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.111    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.228 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.228    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.345 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.345    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.502 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.962    18.464    alum/temp_out0[30]
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.332    18.796 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.796    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.346 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.346    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.460    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.574    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.688 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.688    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.802 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.802    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.917 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.917    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.031 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.031    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.145 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.145    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.302 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.955    21.256    alum/temp_out0[29]
    SLICE_X33Y26         LUT3 (Prop_lut3_I0_O)        0.329    21.585 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.585    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.135 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.135    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.249 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.249    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.363 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.363    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.477 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.477    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.591 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.591    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.705 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.705    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.819 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.819    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.933 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.933    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.090 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.194    24.284    alum/temp_out0[28]
    SLICE_X32Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.613 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.613    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.163 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.163    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.277 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.277    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.391 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.391    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.505 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.505    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.619 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.619    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.733 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    25.742    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.856 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.856    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.970 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.970    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.127 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.119    27.246    alum/temp_out0[27]
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.329    27.575 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.575    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.108 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.108    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.225 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.225    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.342 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.342    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.459 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.459    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.576 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.576    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.693 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.693    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.810 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.009    28.819    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.936 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.936    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.093 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.033    30.126    alum/temp_out0[26]
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.332    30.458 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.458    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.008 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.008    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.122 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.122    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.236 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.236    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.350 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.350    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.464 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.464    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.578 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.578    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.692 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    31.701    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.815 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.815    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.972 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.153    33.125    alum/temp_out0[25]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    33.454 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.454    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.004 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.004    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.118 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.118    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.232 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.232    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.346 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.346    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.460 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.460    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.574 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.574    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.688 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.688    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.802 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.802    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.959 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.015    35.974    alum/temp_out0[24]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329    36.303 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.303    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.853 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.853    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.967 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.967    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.081 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.081    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.195 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.195    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.309 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.309    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.423 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.423    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.537 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.537    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.651 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.651    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.808 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.735    38.542    alum/temp_out0[23]
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.871 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.871    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.421 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.421    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.535 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.535    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.649 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.649    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.763 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.763    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.877 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.877    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.991 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    40.000    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.114 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.114    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.228 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.228    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.385 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.590    40.975    alum/temp_out0[22]
    SLICE_X40Y27         LUT3 (Prop_lut3_I0_O)        0.329    41.304 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.304    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.854 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.854    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.968 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.968    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.082 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.082    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.196 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.196    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.310 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.310    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.424 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.424    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.538 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.538    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.652 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.652    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.809 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.821    43.630    alum/temp_out0[21]
    SLICE_X41Y27         LUT3 (Prop_lut3_I0_O)        0.329    43.959 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.959    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.509 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.509    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.623 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.623    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.737 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.737    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.851 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.851    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.965 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.965    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.079 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.079    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.193 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.193    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.307 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.307    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.464 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.074    46.538    alum/temp_out0[20]
    SLICE_X46Y26         LUT3 (Prop_lut3_I0_O)        0.329    46.867 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.867    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.400 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.400    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.517 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.517    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.634 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.634    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.751 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.751    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.868 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.868    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.985 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.985    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.102 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.102    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.219 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.219    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.376 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.251    49.627    alum/temp_out0[19]
    SLICE_X50Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    50.430 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.430    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.547 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.547    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.664 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.664    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.781 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.781    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.898 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.898    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.015 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.015    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.132 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.132    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.249 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.249    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.406 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.089    52.495    alum/temp_out0[18]
    SLICE_X44Y27         LUT3 (Prop_lut3_I0_O)        0.332    52.827 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.827    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.377 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.377    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.491 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.491    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.605 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.605    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.719 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.719    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.833 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.833    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.947 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.947    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.061 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.061    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.175 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.175    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.332 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.087    55.419    alum/temp_out0[17]
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.329    55.748 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.748    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.281 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.281    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.398 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.398    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.515 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.515    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.632 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.632    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.749 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.749    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.866 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.866    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.983 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.983    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.100 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.100    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.257 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.982    58.239    alum/temp_out0[16]
    SLICE_X45Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    59.027 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.027    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.141 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.141    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.255 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.255    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.369 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.369    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.483 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.483    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.597 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.597    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.711 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.711    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.825 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.825    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.982 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.952    60.934    alum/temp_out0[15]
    SLICE_X47Y25         LUT3 (Prop_lut3_I0_O)        0.329    61.263 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.263    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.813 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.813    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.927 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.927    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.041 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.041    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.155 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.155    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.269 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.269    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.383 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.383    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.497 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.497    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.611 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.611    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.768 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.962    63.730    alum/temp_out0[14]
    SLICE_X48Y27         LUT3 (Prop_lut3_I0_O)        0.329    64.059 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.059    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.609 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.609    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.723 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.723    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.837 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.837    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.951 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.951    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.065 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.065    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.179 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.179    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.293 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.293    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.407 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.407    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.564 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.093    66.657    alum/temp_out0[13]
    SLICE_X49Y23         LUT3 (Prop_lut3_I0_O)        0.329    66.986 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.986    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.536 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.536    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.650 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.009    67.659    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.773 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.773    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.887 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.887    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.001 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.001    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.115 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.115    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.229 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.229    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.343 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.343    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.500 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.328    69.828    alum/temp_out0[12]
    SLICE_X48Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.613 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.613    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.727 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.727    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.841 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.841    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.955 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.955    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.069 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.069    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.183 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.183    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.297 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.297    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.411 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.411    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.568 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.868    72.436    alum/temp_out0[11]
    SLICE_X51Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    73.221 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.221    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.335 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.335    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.449 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.449    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.563 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.563    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.677 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.677    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.791 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.791    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.905 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.009    73.914    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.028 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.028    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.185 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.209    75.394    alum/temp_out0[10]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    75.723 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.723    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.256 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.256    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.373 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.373    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.490 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.490    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.607 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.607    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.724 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.724    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.841 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.841    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.958 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.958    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.075 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.075    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.232 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.090    78.322    alum/temp_out0[9]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.332    78.654 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.654    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.187 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.187    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.304 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.304    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.421 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.421    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.538 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.538    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.655 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.655    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.772 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.772    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.889 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.889    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.006 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.006    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.163 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.991    81.154    alum/temp_out0[8]
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.332    81.486 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.486    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.036 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.036    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.150 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.150    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.264 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.264    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.378 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.378    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.492 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.492    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.606 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.606    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.720 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.720    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.834 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.834    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.991 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.971    83.962    alum/temp_out0[7]
    SLICE_X40Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    84.747 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.747    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.861 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.861    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.975 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.975    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.089 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.089    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.202 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.202    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.316 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.316    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.430 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.430    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.544 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.544    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.701 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.001    86.702    alum/temp_out0[6]
    SLICE_X38Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    87.502 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.502    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.619 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.619    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.736 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.736    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.853 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.853    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.970 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.970    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.087 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.087    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.204 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.204    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.321 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.321    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.478 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.895    89.373    alum/temp_out0[5]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.332    89.705 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.705    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.255 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.255    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.369 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.369    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.483 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.483    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.597 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.597    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.711 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.711    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.825 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.825    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.939 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.939    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.053 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.053    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.210 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.983    92.194    alum/temp_out0[4]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    92.523 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.523    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.073 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.073    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.187 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.187    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.301 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.301    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.415 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.415    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.529 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.529    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.643 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.643    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.757 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.757    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.871 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.871    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.028 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.058    95.086    alum/temp_out0[3]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    95.415 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.415    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.948 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.948    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.065 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.065    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.182 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.182    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.299 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.299    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.416 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.416    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.533 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.533    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.650 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.650    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.767 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.767    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.924 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.098    98.022    alum/temp_out0[2]
    SLICE_X33Y15         LUT3 (Prop_lut3_I0_O)        0.332    98.354 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    98.354    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.904 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.904    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.018 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.018    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.132 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.132    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.246 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.246    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.360 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.360    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.474 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.474    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.588 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.588    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.745 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.154   100.899    alum/temp_out0[1]
    SLICE_X31Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   101.684 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.684    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.798 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.798    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.912 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.912    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.026 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.026    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.140 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.140    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.254 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.254    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.368 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.368    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.482 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.482    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.639 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.656   103.295    sm/temp_out0[0]
    SLICE_X35Y15         LUT5 (Prop_lut5_I4_O)        0.329   103.624 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.700   104.324    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X37Y11         LUT4 (Prop_lut4_I1_O)        0.124   104.448 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.403   104.851    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I0_O)        0.124   104.975 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.655   105.630    sm/M_alum_out[0]
    SLICE_X41Y11         LUT6 (Prop_lut6_I3_O)        0.124   105.754 f  sm/D_states_q[0]_i_4/O
                         net (fo=1, routed)           0.710   106.464    sm/D_states_q[0]_i_4_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I2_O)        0.124   106.588 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.379   106.967    sm/D_states_d__0[0]
    SLICE_X35Y11         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.441   115.957    sm/clk_IBUF_BUFG
    SLICE_X35Y11         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.274   116.231    
                         clock uncertainty           -0.035   116.196    
    SLICE_X35Y11         FDSE (Setup_fdse_C_D)       -0.067   116.129    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.129    
                         arrival time                        -106.967    
  -------------------------------------------------------------------
                         slack                                  9.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.943%)  route 0.274ns (66.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.274     1.922    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y5          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y5          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.523    
    SLICE_X30Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.943%)  route 0.274ns (66.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.274     1.922    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y5          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y5          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.523    
    SLICE_X30Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.943%)  route 0.274ns (66.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.274     1.922    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y5          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y5          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.523    
    SLICE_X30Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.943%)  route 0.274ns (66.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.274     1.922    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y5          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y5          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.523    
    SLICE_X30Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.233%)  route 0.283ns (66.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.562     1.506    sr2/clk_IBUF_BUFG
    SLICE_X31Y7          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.283     1.930    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y8          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.831     2.021    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y8          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.522    
    SLICE_X30Y8          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.832    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.233%)  route 0.283ns (66.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.562     1.506    sr2/clk_IBUF_BUFG
    SLICE_X31Y7          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.283     1.930    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y8          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.831     2.021    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y8          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.522    
    SLICE_X30Y8          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.832    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.233%)  route 0.283ns (66.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.562     1.506    sr2/clk_IBUF_BUFG
    SLICE_X31Y7          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.283     1.930    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y8          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.831     2.021    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y8          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.522    
    SLICE_X30Y8          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.832    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.233%)  route 0.283ns (66.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.562     1.506    sr2/clk_IBUF_BUFG
    SLICE_X31Y7          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.283     1.930    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y8          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.831     2.021    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y8          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.522    
    SLICE_X30Y8          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.832    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            reset_cond/D_stage_q_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.908%)  route 0.269ns (62.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.558     1.502    reset_cond/clk_IBUF_BUFG
    SLICE_X34Y13         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDPE (Prop_fdpe_C_Q)         0.164     1.666 r  reset_cond/D_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.269     1.934    reset_cond/D_stage_d[2]
    SLICE_X36Y15         FDPE                                         r  reset_cond/D_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.826     2.016    reset_cond/clk_IBUF_BUFG
    SLICE_X36Y15         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.251     1.765    
    SLICE_X36Y15         FDPE (Hold_fdpe_C_D)         0.059     1.824    reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.583%)  route 0.305ns (68.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X37Y5          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.305     1.953    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y5          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y5          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.523    
    SLICE_X38Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y4    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y5    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y9    D_bramtest_8points_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y8    D_bramtest_8points_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y8    D_bramtest_8points_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y14   D_buff1_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y16   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y26   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y26   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y5    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y5    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y5    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y5    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y5    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y5    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y5    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y5    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y8    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y8    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y5    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y5    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y5    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y5    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y5    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y5    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y5    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y5    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y8    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y8    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      107.072ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.864ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             107.072ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.704ns (19.541%)  route 2.899ns (80.459%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X35Y7          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDSE (Prop_fdse_C_Q)         0.456     5.603 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.440     7.044    sm/D_states_q[3]
    SLICE_X32Y10         LUT2 (Prop_lut2_I0_O)        0.124     7.168 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           0.813     7.981    sm/D_stage_q[3]_i_3_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I3_O)        0.124     8.105 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.645     8.750    fifo_reset_cond/AS[0]
    SLICE_X30Y9          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.443   115.959    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y9          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.218    
                         clock uncertainty           -0.035   116.183    
    SLICE_X30Y9          FDPE (Recov_fdpe_C_PRE)     -0.361   115.822    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.822    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                107.072    

Slack (MET) :             107.072ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.704ns (19.541%)  route 2.899ns (80.459%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X35Y7          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDSE (Prop_fdse_C_Q)         0.456     5.603 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.440     7.044    sm/D_states_q[3]
    SLICE_X32Y10         LUT2 (Prop_lut2_I0_O)        0.124     7.168 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           0.813     7.981    sm/D_stage_q[3]_i_3_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I3_O)        0.124     8.105 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.645     8.750    fifo_reset_cond/AS[0]
    SLICE_X30Y9          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.443   115.959    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y9          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.218    
                         clock uncertainty           -0.035   116.183    
    SLICE_X30Y9          FDPE (Recov_fdpe_C_PRE)     -0.361   115.822    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.822    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                107.072    

Slack (MET) :             107.072ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.704ns (19.541%)  route 2.899ns (80.459%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X35Y7          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDSE (Prop_fdse_C_Q)         0.456     5.603 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.440     7.044    sm/D_states_q[3]
    SLICE_X32Y10         LUT2 (Prop_lut2_I0_O)        0.124     7.168 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           0.813     7.981    sm/D_stage_q[3]_i_3_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I3_O)        0.124     8.105 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.645     8.750    fifo_reset_cond/AS[0]
    SLICE_X30Y9          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.443   115.959    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y9          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.218    
                         clock uncertainty           -0.035   116.183    
    SLICE_X30Y9          FDPE (Recov_fdpe_C_PRE)     -0.361   115.822    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.822    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                107.072    

Slack (MET) :             107.072ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.704ns (19.541%)  route 2.899ns (80.459%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X35Y7          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDSE (Prop_fdse_C_Q)         0.456     5.603 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.440     7.044    sm/D_states_q[3]
    SLICE_X32Y10         LUT2 (Prop_lut2_I0_O)        0.124     7.168 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           0.813     7.981    sm/D_stage_q[3]_i_3_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I3_O)        0.124     8.105 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.645     8.750    fifo_reset_cond/AS[0]
    SLICE_X30Y9          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.443   115.959    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y9          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.218    
                         clock uncertainty           -0.035   116.183    
    SLICE_X30Y9          FDPE (Recov_fdpe_C_PRE)     -0.361   115.822    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.822    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                107.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.186ns (22.415%)  route 0.644ns (77.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X35Y11         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  sm/D_states_q_reg[0]/Q
                         net (fo=196, routed)         0.422     2.066    sm/D_states_q_reg[2]_0[0]
    SLICE_X32Y11         LUT6 (Prop_lut6_I2_O)        0.045     2.111 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.222     2.333    fifo_reset_cond/AS[0]
    SLICE_X30Y9          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.831     2.021    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y9          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.541    
    SLICE_X30Y9          FDPE (Remov_fdpe_C_PRE)     -0.071     1.470    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.186ns (22.415%)  route 0.644ns (77.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X35Y11         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  sm/D_states_q_reg[0]/Q
                         net (fo=196, routed)         0.422     2.066    sm/D_states_q_reg[2]_0[0]
    SLICE_X32Y11         LUT6 (Prop_lut6_I2_O)        0.045     2.111 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.222     2.333    fifo_reset_cond/AS[0]
    SLICE_X30Y9          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.831     2.021    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y9          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.541    
    SLICE_X30Y9          FDPE (Remov_fdpe_C_PRE)     -0.071     1.470    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.186ns (22.415%)  route 0.644ns (77.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X35Y11         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  sm/D_states_q_reg[0]/Q
                         net (fo=196, routed)         0.422     2.066    sm/D_states_q_reg[2]_0[0]
    SLICE_X32Y11         LUT6 (Prop_lut6_I2_O)        0.045     2.111 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.222     2.333    fifo_reset_cond/AS[0]
    SLICE_X30Y9          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.831     2.021    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y9          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.541    
    SLICE_X30Y9          FDPE (Remov_fdpe_C_PRE)     -0.071     1.470    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.186ns (22.415%)  route 0.644ns (77.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X35Y11         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  sm/D_states_q_reg[0]/Q
                         net (fo=196, routed)         0.422     2.066    sm/D_states_q_reg[2]_0[0]
    SLICE_X32Y11         LUT6 (Prop_lut6_I2_O)        0.045     2.111 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.222     2.333    fifo_reset_cond/AS[0]
    SLICE_X30Y9          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.831     2.021    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y9          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.541    
    SLICE_X30Y9          FDPE (Remov_fdpe_C_PRE)     -0.071     1.470    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.864    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.321ns  (logic 11.117ns (30.608%)  route 25.204ns (69.392%))
  Logic Levels:           32  (CARRY4=7 LUT3=4 LUT4=5 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.701     7.295    L_reg/M_sm_timer[8]
    SLICE_X57Y23         LUT5 (Prop_lut5_I1_O)        0.124     7.419 r  L_reg/L_5fd4d991_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.665     8.084    L_reg/L_5fd4d991_remainder0_carry__1_i_8__1_n_0
    SLICE_X57Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.208 f  L_reg/L_5fd4d991_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.243     9.451    L_reg/L_5fd4d991_remainder0_carry__1_i_7__1_n_0
    SLICE_X59Y22         LUT3 (Prop_lut3_I2_O)        0.152     9.603 f  L_reg/L_5fd4d991_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.801    10.404    L_reg/L_5fd4d991_remainder0_carry_i_20__1_n_0
    SLICE_X59Y23         LUT5 (Prop_lut5_I4_O)        0.360    10.764 r  L_reg/L_5fd4d991_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.009    11.773    L_reg/L_5fd4d991_remainder0_carry_i_10__1_n_0
    SLICE_X58Y21         LUT4 (Prop_lut4_I1_O)        0.326    12.099 r  L_reg/L_5fd4d991_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.099    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.649 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.649    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_carry_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.962 f  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.061    14.023    L_reg/L_5fd4d991_remainder0_3[7]
    SLICE_X60Y23         LUT5 (Prop_lut5_I2_O)        0.306    14.329 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.973    15.302    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124    15.426 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           1.110    16.536    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I0_O)        0.124    16.660 r  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.861    17.522    L_reg/i__carry_i_16__4_n_0
    SLICE_X62Y21         LUT3 (Prop_lut3_I0_O)        0.152    17.674 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.674    18.348    L_reg/i__carry_i_20__4_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I3_O)        0.332    18.680 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.728    19.409    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I3_O)        0.124    19.533 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.969    20.502    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X61Y22         LUT6 (Prop_lut6_I2_O)        0.124    20.626 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.626    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.024 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.024    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.337 f  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.816    22.153    L_reg/L_5fd4d991_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X60Y24         LUT5 (Prop_lut5_I0_O)        0.306    22.459 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.286    22.746    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y24         LUT5 (Prop_lut5_I0_O)        0.124    22.870 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.083    23.953    L_reg/i__carry_i_14__1_0
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.124    24.077 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.582    24.658    L_reg/i__carry_i_25__3_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.124    24.782 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.173    25.955    L_reg/i__carry_i_14__1_n_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I3_O)        0.124    26.079 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.461    26.540    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y24         LUT3 (Prop_lut3_I1_O)        0.120    26.660 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.271    27.931    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y24         LUT5 (Prop_lut5_I0_O)        0.327    28.258 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.258    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.808 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    28.817    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.931 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.931    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.153 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    30.013    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y26         LUT6 (Prop_lut6_I1_O)        0.299    30.312 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.744    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I1_O)        0.124    30.868 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.982    31.851    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I1_O)        0.124    31.975 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.662    32.637    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124    32.761 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.344    34.106    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X65Y32         LUT4 (Prop_lut4_I3_O)        0.152    34.258 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.444    37.701    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    41.458 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.458    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.952ns  (logic 11.121ns (30.932%)  route 24.831ns (69.068%))
  Logic Levels:           32  (CARRY4=7 LUT3=5 LUT4=5 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.701     7.295    L_reg/M_sm_timer[8]
    SLICE_X57Y23         LUT5 (Prop_lut5_I1_O)        0.124     7.419 r  L_reg/L_5fd4d991_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.665     8.084    L_reg/L_5fd4d991_remainder0_carry__1_i_8__1_n_0
    SLICE_X57Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.208 f  L_reg/L_5fd4d991_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.243     9.451    L_reg/L_5fd4d991_remainder0_carry__1_i_7__1_n_0
    SLICE_X59Y22         LUT3 (Prop_lut3_I2_O)        0.152     9.603 f  L_reg/L_5fd4d991_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.801    10.404    L_reg/L_5fd4d991_remainder0_carry_i_20__1_n_0
    SLICE_X59Y23         LUT5 (Prop_lut5_I4_O)        0.360    10.764 r  L_reg/L_5fd4d991_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.009    11.773    L_reg/L_5fd4d991_remainder0_carry_i_10__1_n_0
    SLICE_X58Y21         LUT4 (Prop_lut4_I1_O)        0.326    12.099 r  L_reg/L_5fd4d991_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.099    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.649 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.649    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_carry_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.962 f  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.061    14.023    L_reg/L_5fd4d991_remainder0_3[7]
    SLICE_X60Y23         LUT5 (Prop_lut5_I2_O)        0.306    14.329 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.973    15.302    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124    15.426 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           1.110    16.536    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I0_O)        0.124    16.660 r  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.861    17.522    L_reg/i__carry_i_16__4_n_0
    SLICE_X62Y21         LUT3 (Prop_lut3_I0_O)        0.152    17.674 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.674    18.348    L_reg/i__carry_i_20__4_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I3_O)        0.332    18.680 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.728    19.409    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I3_O)        0.124    19.533 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.969    20.502    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X61Y22         LUT6 (Prop_lut6_I2_O)        0.124    20.626 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.626    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.024 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.024    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.337 f  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.816    22.153    L_reg/L_5fd4d991_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X60Y24         LUT5 (Prop_lut5_I0_O)        0.306    22.459 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.286    22.746    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y24         LUT5 (Prop_lut5_I0_O)        0.124    22.870 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.083    23.953    L_reg/i__carry_i_14__1_0
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.124    24.077 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.582    24.658    L_reg/i__carry_i_25__3_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.124    24.782 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.173    25.955    L_reg/i__carry_i_14__1_n_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I3_O)        0.124    26.079 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.461    26.540    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y24         LUT3 (Prop_lut3_I1_O)        0.120    26.660 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.271    27.931    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y24         LUT5 (Prop_lut5_I0_O)        0.327    28.258 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.258    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.808 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    28.817    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.931 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.931    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.153 f  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    30.013    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y26         LUT6 (Prop_lut6_I1_O)        0.299    30.312 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.744    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I1_O)        0.124    30.868 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.668    31.537    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y25         LUT3 (Prop_lut3_I1_O)        0.124    31.661 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.681    32.342    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I3_O)        0.124    32.466 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.207    33.673    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X65Y32         LUT4 (Prop_lut4_I2_O)        0.152    33.825 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.504    37.328    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    41.089 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.089    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.759ns  (logic 10.876ns (30.415%)  route 24.883ns (69.585%))
  Logic Levels:           32  (CARRY4=7 LUT3=4 LUT4=5 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.701     7.295    L_reg/M_sm_timer[8]
    SLICE_X57Y23         LUT5 (Prop_lut5_I1_O)        0.124     7.419 r  L_reg/L_5fd4d991_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.665     8.084    L_reg/L_5fd4d991_remainder0_carry__1_i_8__1_n_0
    SLICE_X57Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.208 f  L_reg/L_5fd4d991_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.243     9.451    L_reg/L_5fd4d991_remainder0_carry__1_i_7__1_n_0
    SLICE_X59Y22         LUT3 (Prop_lut3_I2_O)        0.152     9.603 f  L_reg/L_5fd4d991_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.801    10.404    L_reg/L_5fd4d991_remainder0_carry_i_20__1_n_0
    SLICE_X59Y23         LUT5 (Prop_lut5_I4_O)        0.360    10.764 r  L_reg/L_5fd4d991_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.009    11.773    L_reg/L_5fd4d991_remainder0_carry_i_10__1_n_0
    SLICE_X58Y21         LUT4 (Prop_lut4_I1_O)        0.326    12.099 r  L_reg/L_5fd4d991_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.099    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.649 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.649    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_carry_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.962 f  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.061    14.023    L_reg/L_5fd4d991_remainder0_3[7]
    SLICE_X60Y23         LUT5 (Prop_lut5_I2_O)        0.306    14.329 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.973    15.302    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124    15.426 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           1.110    16.536    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I0_O)        0.124    16.660 r  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.861    17.522    L_reg/i__carry_i_16__4_n_0
    SLICE_X62Y21         LUT3 (Prop_lut3_I0_O)        0.152    17.674 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.674    18.348    L_reg/i__carry_i_20__4_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I3_O)        0.332    18.680 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.728    19.409    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I3_O)        0.124    19.533 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.969    20.502    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X61Y22         LUT6 (Prop_lut6_I2_O)        0.124    20.626 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.626    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.024 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.024    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.337 f  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.816    22.153    L_reg/L_5fd4d991_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X60Y24         LUT5 (Prop_lut5_I0_O)        0.306    22.459 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.286    22.746    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y24         LUT5 (Prop_lut5_I0_O)        0.124    22.870 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.083    23.953    L_reg/i__carry_i_14__1_0
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.124    24.077 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.582    24.658    L_reg/i__carry_i_25__3_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.124    24.782 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.173    25.955    L_reg/i__carry_i_14__1_n_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I3_O)        0.124    26.079 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.461    26.540    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y24         LUT3 (Prop_lut3_I1_O)        0.120    26.660 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.271    27.931    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y24         LUT5 (Prop_lut5_I0_O)        0.327    28.258 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.258    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.808 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    28.817    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.931 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.931    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.153 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    30.013    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y26         LUT6 (Prop_lut6_I1_O)        0.299    30.312 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.744    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I1_O)        0.124    30.868 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.982    31.851    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I1_O)        0.124    31.975 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.662    32.637    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124    32.761 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.344    34.106    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X65Y32         LUT4 (Prop_lut4_I3_O)        0.124    34.230 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.123    37.352    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    40.896 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.896    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.595ns  (logic 10.887ns (30.587%)  route 24.708ns (69.413%))
  Logic Levels:           32  (CARRY4=7 LUT3=4 LUT4=5 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.701     7.295    L_reg/M_sm_timer[8]
    SLICE_X57Y23         LUT5 (Prop_lut5_I1_O)        0.124     7.419 r  L_reg/L_5fd4d991_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.665     8.084    L_reg/L_5fd4d991_remainder0_carry__1_i_8__1_n_0
    SLICE_X57Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.208 f  L_reg/L_5fd4d991_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.243     9.451    L_reg/L_5fd4d991_remainder0_carry__1_i_7__1_n_0
    SLICE_X59Y22         LUT3 (Prop_lut3_I2_O)        0.152     9.603 f  L_reg/L_5fd4d991_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.801    10.404    L_reg/L_5fd4d991_remainder0_carry_i_20__1_n_0
    SLICE_X59Y23         LUT5 (Prop_lut5_I4_O)        0.360    10.764 r  L_reg/L_5fd4d991_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.009    11.773    L_reg/L_5fd4d991_remainder0_carry_i_10__1_n_0
    SLICE_X58Y21         LUT4 (Prop_lut4_I1_O)        0.326    12.099 r  L_reg/L_5fd4d991_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.099    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.649 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.649    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_carry_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.962 f  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.061    14.023    L_reg/L_5fd4d991_remainder0_3[7]
    SLICE_X60Y23         LUT5 (Prop_lut5_I2_O)        0.306    14.329 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.973    15.302    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124    15.426 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           1.110    16.536    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I0_O)        0.124    16.660 r  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.861    17.522    L_reg/i__carry_i_16__4_n_0
    SLICE_X62Y21         LUT3 (Prop_lut3_I0_O)        0.152    17.674 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.674    18.348    L_reg/i__carry_i_20__4_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I3_O)        0.332    18.680 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.728    19.409    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I3_O)        0.124    19.533 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.969    20.502    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X61Y22         LUT6 (Prop_lut6_I2_O)        0.124    20.626 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.626    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.024 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.024    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.337 f  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.816    22.153    L_reg/L_5fd4d991_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X60Y24         LUT5 (Prop_lut5_I0_O)        0.306    22.459 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.286    22.746    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y24         LUT5 (Prop_lut5_I0_O)        0.124    22.870 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.083    23.953    L_reg/i__carry_i_14__1_0
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.124    24.077 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.582    24.658    L_reg/i__carry_i_25__3_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.124    24.782 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.173    25.955    L_reg/i__carry_i_14__1_n_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I3_O)        0.124    26.079 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.461    26.540    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y24         LUT3 (Prop_lut3_I1_O)        0.120    26.660 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.271    27.931    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y24         LUT5 (Prop_lut5_I0_O)        0.327    28.258 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.258    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.808 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    28.817    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.931 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.931    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.153 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    30.013    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y26         LUT6 (Prop_lut6_I1_O)        0.299    30.312 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.744    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I1_O)        0.124    30.868 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.982    31.851    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I1_O)        0.124    31.975 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.662    32.637    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124    32.761 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.940    33.702    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X65Y32         LUT4 (Prop_lut4_I3_O)        0.124    33.826 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.352    37.177    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    40.733 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.733    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.531ns  (logic 10.885ns (30.636%)  route 24.645ns (69.364%))
  Logic Levels:           32  (CARRY4=7 LUT3=5 LUT4=4 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.701     7.295    L_reg/M_sm_timer[8]
    SLICE_X57Y23         LUT5 (Prop_lut5_I1_O)        0.124     7.419 r  L_reg/L_5fd4d991_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.665     8.084    L_reg/L_5fd4d991_remainder0_carry__1_i_8__1_n_0
    SLICE_X57Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.208 f  L_reg/L_5fd4d991_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.243     9.451    L_reg/L_5fd4d991_remainder0_carry__1_i_7__1_n_0
    SLICE_X59Y22         LUT3 (Prop_lut3_I2_O)        0.152     9.603 f  L_reg/L_5fd4d991_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.801    10.404    L_reg/L_5fd4d991_remainder0_carry_i_20__1_n_0
    SLICE_X59Y23         LUT5 (Prop_lut5_I4_O)        0.360    10.764 r  L_reg/L_5fd4d991_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.009    11.773    L_reg/L_5fd4d991_remainder0_carry_i_10__1_n_0
    SLICE_X58Y21         LUT4 (Prop_lut4_I1_O)        0.326    12.099 r  L_reg/L_5fd4d991_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.099    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.649 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.649    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_carry_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.962 f  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.061    14.023    L_reg/L_5fd4d991_remainder0_3[7]
    SLICE_X60Y23         LUT5 (Prop_lut5_I2_O)        0.306    14.329 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.973    15.302    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124    15.426 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           1.110    16.536    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I0_O)        0.124    16.660 r  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.861    17.522    L_reg/i__carry_i_16__4_n_0
    SLICE_X62Y21         LUT3 (Prop_lut3_I0_O)        0.152    17.674 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.674    18.348    L_reg/i__carry_i_20__4_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I3_O)        0.332    18.680 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.728    19.409    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I3_O)        0.124    19.533 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.969    20.502    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X61Y22         LUT6 (Prop_lut6_I2_O)        0.124    20.626 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.626    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.024 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.024    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.337 f  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.816    22.153    L_reg/L_5fd4d991_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X60Y24         LUT5 (Prop_lut5_I0_O)        0.306    22.459 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.286    22.746    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y24         LUT5 (Prop_lut5_I0_O)        0.124    22.870 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.083    23.953    L_reg/i__carry_i_14__1_0
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.124    24.077 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.582    24.658    L_reg/i__carry_i_25__3_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.124    24.782 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.173    25.955    L_reg/i__carry_i_14__1_n_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I3_O)        0.124    26.079 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.461    26.540    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y24         LUT3 (Prop_lut3_I1_O)        0.120    26.660 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.271    27.931    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y24         LUT5 (Prop_lut5_I0_O)        0.327    28.258 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.258    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.808 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    28.817    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.931 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.931    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.153 f  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    30.013    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y26         LUT6 (Prop_lut6_I1_O)        0.299    30.312 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.744    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I1_O)        0.124    30.868 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.982    31.851    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I1_O)        0.124    31.975 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.662    32.637    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124    32.761 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.939    33.701    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X65Y32         LUT3 (Prop_lut3_I2_O)        0.124    33.825 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.290    37.115    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    40.668 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.668    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.471ns  (logic 11.348ns (31.991%)  route 24.124ns (68.009%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X56Y24         FDRE                                         r  L_reg/D_registers_q_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDRE (Prop_fdre_C_Q)         0.518     5.653 f  L_reg/D_registers_q_reg[2][12]/Q
                         net (fo=12, routed)          2.100     7.754    L_reg/M_sm_pac[12]
    SLICE_X56Y17         LUT2 (Prop_lut2_I0_O)        0.150     7.904 f  L_reg/L_5fd4d991_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.693     8.596    L_reg/L_5fd4d991_remainder0_carry_i_23_n_0
    SLICE_X56Y18         LUT6 (Prop_lut6_I2_O)        0.328     8.924 f  L_reg/L_5fd4d991_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.872     9.796    L_reg/L_5fd4d991_remainder0_carry_i_12_n_0
    SLICE_X56Y16         LUT3 (Prop_lut3_I0_O)        0.116     9.912 f  L_reg/L_5fd4d991_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.440    10.352    L_reg/L_5fd4d991_remainder0_carry_i_20_n_0
    SLICE_X56Y16         LUT5 (Prop_lut5_I4_O)        0.328    10.680 r  L_reg/L_5fd4d991_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.826    11.506    L_reg/L_5fd4d991_remainder0_carry_i_10_n_0
    SLICE_X57Y15         LUT4 (Prop_lut4_I1_O)        0.124    11.630 r  L_reg/L_5fd4d991_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.630    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X57Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.180 r  aseg_driver/decimal_renderer/L_5fd4d991_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.180    aseg_driver/decimal_renderer/L_5fd4d991_remainder0_carry_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.493 f  aseg_driver/decimal_renderer/L_5fd4d991_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.395    13.888    L_reg/L_5fd4d991_remainder0[7]
    SLICE_X60Y18         LUT5 (Prop_lut5_I2_O)        0.306    14.194 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.158    15.352    L_reg/i__carry__1_i_10_n_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124    15.476 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.509    15.985    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I5_O)        0.124    16.109 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.967    17.076    L_reg/i__carry__0_i_19_n_0
    SLICE_X59Y17         LUT3 (Prop_lut3_I1_O)        0.152    17.228 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.832    18.060    L_reg/i__carry_i_20__0_n_0
    SLICE_X62Y17         LUT3 (Prop_lut3_I1_O)        0.360    18.420 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.182    19.603    L_reg/i__carry_i_11_n_0
    SLICE_X61Y15         LUT2 (Prop_lut2_I1_O)        0.326    19.929 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.471    20.400    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.907 r  aseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.907    aseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.021 r  aseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.021    aseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.260 f  aseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.856    22.116    L_reg/L_5fd4d991_remainder0_inferred__1/i__carry__2[2]
    SLICE_X62Y17         LUT5 (Prop_lut5_I1_O)        0.302    22.418 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.852    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X62Y17         LUT5 (Prop_lut5_I0_O)        0.124    22.976 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.703    23.678    aseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y16         LUT2 (Prop_lut2_I0_O)        0.124    23.802 f  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.065    24.867    L_reg/i__carry_i_13_0
    SLICE_X65Y14         LUT6 (Prop_lut6_I0_O)        0.124    24.991 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           0.655    25.646    L_reg/i__carry_i_24_n_0
    SLICE_X64Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.770 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.996    26.767    L_reg/i__carry_i_13_n_0
    SLICE_X62Y14         LUT3 (Prop_lut3_I1_O)        0.152    26.919 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    27.621    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y14         LUT5 (Prop_lut5_I0_O)        0.326    27.947 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.947    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.497 r  aseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.497    aseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.736 r  aseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.815    29.551    aseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X62Y16         LUT6 (Prop_lut6_I4_O)        0.302    29.853 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.425    30.278    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I1_O)        0.124    30.402 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.679    31.081    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I1_O)        0.124    31.205 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.813    32.019    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I5_O)        0.124    32.143 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.630    32.772    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X60Y14         LUT4 (Prop_lut4_I3_O)        0.150    32.922 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.905    36.827    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.780    40.607 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.607    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.403ns  (logic 11.078ns (31.293%)  route 24.324ns (68.707%))
  Logic Levels:           32  (CARRY4=7 LUT3=4 LUT4=5 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.701     7.295    L_reg/M_sm_timer[8]
    SLICE_X57Y23         LUT5 (Prop_lut5_I1_O)        0.124     7.419 r  L_reg/L_5fd4d991_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.665     8.084    L_reg/L_5fd4d991_remainder0_carry__1_i_8__1_n_0
    SLICE_X57Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.208 f  L_reg/L_5fd4d991_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.243     9.451    L_reg/L_5fd4d991_remainder0_carry__1_i_7__1_n_0
    SLICE_X59Y22         LUT3 (Prop_lut3_I2_O)        0.152     9.603 f  L_reg/L_5fd4d991_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.801    10.404    L_reg/L_5fd4d991_remainder0_carry_i_20__1_n_0
    SLICE_X59Y23         LUT5 (Prop_lut5_I4_O)        0.360    10.764 r  L_reg/L_5fd4d991_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.009    11.773    L_reg/L_5fd4d991_remainder0_carry_i_10__1_n_0
    SLICE_X58Y21         LUT4 (Prop_lut4_I1_O)        0.326    12.099 r  L_reg/L_5fd4d991_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.099    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.649 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.649    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_carry_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.962 f  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.061    14.023    L_reg/L_5fd4d991_remainder0_3[7]
    SLICE_X60Y23         LUT5 (Prop_lut5_I2_O)        0.306    14.329 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.973    15.302    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124    15.426 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           1.110    16.536    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I0_O)        0.124    16.660 r  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.861    17.522    L_reg/i__carry_i_16__4_n_0
    SLICE_X62Y21         LUT3 (Prop_lut3_I0_O)        0.152    17.674 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.674    18.348    L_reg/i__carry_i_20__4_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I3_O)        0.332    18.680 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.728    19.409    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I3_O)        0.124    19.533 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.969    20.502    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X61Y22         LUT6 (Prop_lut6_I2_O)        0.124    20.626 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.626    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.024 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.024    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.337 f  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.816    22.153    L_reg/L_5fd4d991_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X60Y24         LUT5 (Prop_lut5_I0_O)        0.306    22.459 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.286    22.746    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y24         LUT5 (Prop_lut5_I0_O)        0.124    22.870 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.083    23.953    L_reg/i__carry_i_14__1_0
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.124    24.077 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.582    24.658    L_reg/i__carry_i_25__3_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.124    24.782 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.173    25.955    L_reg/i__carry_i_14__1_n_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I3_O)        0.124    26.079 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.461    26.540    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y24         LUT3 (Prop_lut3_I1_O)        0.120    26.660 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.271    27.931    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y24         LUT5 (Prop_lut5_I0_O)        0.327    28.258 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.258    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.808 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    28.817    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.931 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.931    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.153 f  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    30.013    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y26         LUT6 (Prop_lut6_I1_O)        0.299    30.312 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.744    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I1_O)        0.124    30.868 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.982    31.851    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I1_O)        0.124    31.975 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.662    32.637    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124    32.761 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.940    33.702    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X65Y32         LUT4 (Prop_lut4_I3_O)        0.120    33.822 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.968    36.790    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.750    40.540 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.540    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.255ns  (logic 10.883ns (30.869%)  route 24.372ns (69.131%))
  Logic Levels:           32  (CARRY4=7 LUT3=5 LUT4=5 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.701     7.295    L_reg/M_sm_timer[8]
    SLICE_X57Y23         LUT5 (Prop_lut5_I1_O)        0.124     7.419 r  L_reg/L_5fd4d991_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.665     8.084    L_reg/L_5fd4d991_remainder0_carry__1_i_8__1_n_0
    SLICE_X57Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.208 f  L_reg/L_5fd4d991_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.243     9.451    L_reg/L_5fd4d991_remainder0_carry__1_i_7__1_n_0
    SLICE_X59Y22         LUT3 (Prop_lut3_I2_O)        0.152     9.603 f  L_reg/L_5fd4d991_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.801    10.404    L_reg/L_5fd4d991_remainder0_carry_i_20__1_n_0
    SLICE_X59Y23         LUT5 (Prop_lut5_I4_O)        0.360    10.764 r  L_reg/L_5fd4d991_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.009    11.773    L_reg/L_5fd4d991_remainder0_carry_i_10__1_n_0
    SLICE_X58Y21         LUT4 (Prop_lut4_I1_O)        0.326    12.099 r  L_reg/L_5fd4d991_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.099    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.649 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.649    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_carry_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.962 f  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.061    14.023    L_reg/L_5fd4d991_remainder0_3[7]
    SLICE_X60Y23         LUT5 (Prop_lut5_I2_O)        0.306    14.329 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.973    15.302    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124    15.426 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           1.110    16.536    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I0_O)        0.124    16.660 r  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.861    17.522    L_reg/i__carry_i_16__4_n_0
    SLICE_X62Y21         LUT3 (Prop_lut3_I0_O)        0.152    17.674 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.674    18.348    L_reg/i__carry_i_20__4_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I3_O)        0.332    18.680 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.728    19.409    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I3_O)        0.124    19.533 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.969    20.502    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X61Y22         LUT6 (Prop_lut6_I2_O)        0.124    20.626 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.626    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.024 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.024    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.337 f  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.816    22.153    L_reg/L_5fd4d991_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X60Y24         LUT5 (Prop_lut5_I0_O)        0.306    22.459 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.286    22.746    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y24         LUT5 (Prop_lut5_I0_O)        0.124    22.870 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.083    23.953    L_reg/i__carry_i_14__1_0
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.124    24.077 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.582    24.658    L_reg/i__carry_i_25__3_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.124    24.782 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.173    25.955    L_reg/i__carry_i_14__1_n_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I3_O)        0.124    26.079 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.461    26.540    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y24         LUT3 (Prop_lut3_I1_O)        0.120    26.660 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.271    27.931    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y24         LUT5 (Prop_lut5_I0_O)        0.327    28.258 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.258    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.808 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    28.817    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.931 r  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.931    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.153 f  timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    30.013    timerseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y26         LUT6 (Prop_lut6_I1_O)        0.299    30.312 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.744    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I1_O)        0.124    30.868 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.668    31.537    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y25         LUT3 (Prop_lut3_I1_O)        0.124    31.661 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.681    32.342    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I3_O)        0.124    32.466 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.207    33.673    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X65Y32         LUT4 (Prop_lut4_I3_O)        0.124    33.797 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.045    36.841    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    40.392 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.392    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.805ns  (logic 11.110ns (31.921%)  route 23.695ns (68.079%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X56Y24         FDRE                                         r  L_reg/D_registers_q_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDRE (Prop_fdre_C_Q)         0.518     5.653 f  L_reg/D_registers_q_reg[2][12]/Q
                         net (fo=12, routed)          2.100     7.754    L_reg/M_sm_pac[12]
    SLICE_X56Y17         LUT2 (Prop_lut2_I0_O)        0.150     7.904 f  L_reg/L_5fd4d991_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.693     8.596    L_reg/L_5fd4d991_remainder0_carry_i_23_n_0
    SLICE_X56Y18         LUT6 (Prop_lut6_I2_O)        0.328     8.924 f  L_reg/L_5fd4d991_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.872     9.796    L_reg/L_5fd4d991_remainder0_carry_i_12_n_0
    SLICE_X56Y16         LUT3 (Prop_lut3_I0_O)        0.116     9.912 f  L_reg/L_5fd4d991_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.440    10.352    L_reg/L_5fd4d991_remainder0_carry_i_20_n_0
    SLICE_X56Y16         LUT5 (Prop_lut5_I4_O)        0.328    10.680 r  L_reg/L_5fd4d991_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.826    11.506    L_reg/L_5fd4d991_remainder0_carry_i_10_n_0
    SLICE_X57Y15         LUT4 (Prop_lut4_I1_O)        0.124    11.630 r  L_reg/L_5fd4d991_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.630    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X57Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.180 r  aseg_driver/decimal_renderer/L_5fd4d991_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.180    aseg_driver/decimal_renderer/L_5fd4d991_remainder0_carry_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.493 f  aseg_driver/decimal_renderer/L_5fd4d991_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.395    13.888    L_reg/L_5fd4d991_remainder0[7]
    SLICE_X60Y18         LUT5 (Prop_lut5_I2_O)        0.306    14.194 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.158    15.352    L_reg/i__carry__1_i_10_n_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124    15.476 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.509    15.985    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I5_O)        0.124    16.109 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.967    17.076    L_reg/i__carry__0_i_19_n_0
    SLICE_X59Y17         LUT3 (Prop_lut3_I1_O)        0.152    17.228 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.832    18.060    L_reg/i__carry_i_20__0_n_0
    SLICE_X62Y17         LUT3 (Prop_lut3_I1_O)        0.360    18.420 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.182    19.603    L_reg/i__carry_i_11_n_0
    SLICE_X61Y15         LUT2 (Prop_lut2_I1_O)        0.326    19.929 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.471    20.400    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.907 r  aseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.907    aseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.021 r  aseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.021    aseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.260 f  aseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.856    22.116    L_reg/L_5fd4d991_remainder0_inferred__1/i__carry__2[2]
    SLICE_X62Y17         LUT5 (Prop_lut5_I1_O)        0.302    22.418 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.852    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X62Y17         LUT5 (Prop_lut5_I0_O)        0.124    22.976 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.703    23.678    aseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y16         LUT2 (Prop_lut2_I0_O)        0.124    23.802 f  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.065    24.867    L_reg/i__carry_i_13_0
    SLICE_X65Y14         LUT6 (Prop_lut6_I0_O)        0.124    24.991 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           0.655    25.646    L_reg/i__carry_i_24_n_0
    SLICE_X64Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.770 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.996    26.767    L_reg/i__carry_i_13_n_0
    SLICE_X62Y14         LUT3 (Prop_lut3_I1_O)        0.152    26.919 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    27.621    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y14         LUT5 (Prop_lut5_I0_O)        0.326    27.947 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.947    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.497 r  aseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.497    aseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.736 r  aseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.815    29.551    aseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X62Y16         LUT6 (Prop_lut6_I4_O)        0.302    29.853 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.425    30.278    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I1_O)        0.124    30.402 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.679    31.081    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I1_O)        0.124    31.205 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.813    32.019    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I5_O)        0.124    32.143 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.630    32.772    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X60Y14         LUT4 (Prop_lut4_I3_O)        0.124    32.896 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.476    36.373    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    39.941 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.941    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.711ns  (logic 11.115ns (32.023%)  route 23.595ns (67.977%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=6 LUT4=2 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X56Y24         FDRE                                         r  L_reg/D_registers_q_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDRE (Prop_fdre_C_Q)         0.518     5.653 f  L_reg/D_registers_q_reg[2][12]/Q
                         net (fo=12, routed)          2.100     7.754    L_reg/M_sm_pac[12]
    SLICE_X56Y17         LUT2 (Prop_lut2_I0_O)        0.150     7.904 f  L_reg/L_5fd4d991_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.693     8.596    L_reg/L_5fd4d991_remainder0_carry_i_23_n_0
    SLICE_X56Y18         LUT6 (Prop_lut6_I2_O)        0.328     8.924 f  L_reg/L_5fd4d991_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.872     9.796    L_reg/L_5fd4d991_remainder0_carry_i_12_n_0
    SLICE_X56Y16         LUT3 (Prop_lut3_I0_O)        0.116     9.912 f  L_reg/L_5fd4d991_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.440    10.352    L_reg/L_5fd4d991_remainder0_carry_i_20_n_0
    SLICE_X56Y16         LUT5 (Prop_lut5_I4_O)        0.328    10.680 r  L_reg/L_5fd4d991_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.826    11.506    L_reg/L_5fd4d991_remainder0_carry_i_10_n_0
    SLICE_X57Y15         LUT4 (Prop_lut4_I1_O)        0.124    11.630 r  L_reg/L_5fd4d991_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.630    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X57Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.180 r  aseg_driver/decimal_renderer/L_5fd4d991_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.180    aseg_driver/decimal_renderer/L_5fd4d991_remainder0_carry_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.493 f  aseg_driver/decimal_renderer/L_5fd4d991_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.395    13.888    L_reg/L_5fd4d991_remainder0[7]
    SLICE_X60Y18         LUT5 (Prop_lut5_I2_O)        0.306    14.194 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.158    15.352    L_reg/i__carry__1_i_10_n_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124    15.476 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.509    15.985    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I5_O)        0.124    16.109 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.967    17.076    L_reg/i__carry__0_i_19_n_0
    SLICE_X59Y17         LUT3 (Prop_lut3_I1_O)        0.152    17.228 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.832    18.060    L_reg/i__carry_i_20__0_n_0
    SLICE_X62Y17         LUT3 (Prop_lut3_I1_O)        0.360    18.420 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.182    19.603    L_reg/i__carry_i_11_n_0
    SLICE_X61Y15         LUT2 (Prop_lut2_I1_O)        0.326    19.929 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.471    20.400    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.907 r  aseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.907    aseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.021 r  aseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.021    aseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.260 f  aseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.856    22.116    L_reg/L_5fd4d991_remainder0_inferred__1/i__carry__2[2]
    SLICE_X62Y17         LUT5 (Prop_lut5_I1_O)        0.302    22.418 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.852    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X62Y17         LUT5 (Prop_lut5_I0_O)        0.124    22.976 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.703    23.678    aseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y16         LUT2 (Prop_lut2_I0_O)        0.124    23.802 f  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.065    24.867    L_reg/i__carry_i_13_0
    SLICE_X65Y14         LUT6 (Prop_lut6_I0_O)        0.124    24.991 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           0.655    25.646    L_reg/i__carry_i_24_n_0
    SLICE_X64Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.770 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.996    26.767    L_reg/i__carry_i_13_n_0
    SLICE_X62Y14         LUT3 (Prop_lut3_I1_O)        0.152    26.919 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    27.621    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y14         LUT5 (Prop_lut5_I0_O)        0.326    27.947 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.947    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.497 r  aseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.497    aseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.736 r  aseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.815    29.551    aseg_driver/decimal_renderer/L_5fd4d991_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X62Y16         LUT6 (Prop_lut6_I4_O)        0.302    29.853 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.425    30.278    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I1_O)        0.124    30.402 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.593    30.996    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y15         LUT3 (Prop_lut3_I1_O)        0.124    31.120 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.652    31.772    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I4_O)        0.124    31.896 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.655    32.551    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X60Y14         LUT3 (Prop_lut3_I1_O)        0.124    32.675 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.598    36.273    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    39.846 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.846    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.144ns  (logic 1.431ns (66.752%)  route 0.713ns (33.248%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.590     1.534    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.380     2.055    bseg_driver/ctr/S[0]
    SLICE_X64Y31         LUT2 (Prop_lut2_I1_O)        0.045     2.100 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.333     2.432    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     3.677 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.677    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.152ns  (logic 1.433ns (66.595%)  route 0.719ns (33.405%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.590     1.534    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.378     2.053    bseg_driver/ctr/S[0]
    SLICE_X64Y31         LUT2 (Prop_lut2_I0_O)        0.045     2.098 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.341     2.439    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.686 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.686    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.249ns  (logic 1.476ns (65.634%)  route 0.773ns (34.366%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.590     1.534    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.141     1.675 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.378     2.053    bseg_driver/ctr/S[0]
    SLICE_X64Y31         LUT2 (Prop_lut2_I1_O)        0.044     2.097 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.395     2.491    bseg_OBUF[8]
    P5                   OBUF (Prop_obuf_I_O)         1.291     3.782 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.782    bseg[8]
    P5                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.258ns  (logic 1.458ns (64.559%)  route 0.800ns (35.441%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.590     1.534    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.141     1.675 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.380     2.055    bseg_driver/ctr/S[0]
    SLICE_X64Y31         LUT2 (Prop_lut2_I1_O)        0.044     2.099 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.420     2.519    bseg_OBUF[5]
    N4                   OBUF (Prop_obuf_I_O)         1.273     3.791 r  bseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.791    bseg[5]
    N4                                                                r  bseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.284ns  (logic 1.502ns (65.745%)  route 0.782ns (34.255%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.590     1.534    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.205     1.880    L_reg/M_ctr_value_0[1]
    SLICE_X61Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.925 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.224     2.149    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X62Y34         LUT4 (Prop_lut4_I2_O)        0.046     2.195 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.353     2.548    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         1.270     3.818 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.818    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.291ns  (logic 1.475ns (64.399%)  route 0.816ns (35.600%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.590     1.534    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.205     1.880    L_reg/M_ctr_value_0[1]
    SLICE_X61Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.925 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.224     2.149    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X62Y34         LUT4 (Prop_lut4_I3_O)        0.045     2.194 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.386     2.580    bseg_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         1.244     3.825 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.825    bseg[10]
    T4                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.297ns  (logic 1.383ns (60.195%)  route 0.914ns (39.805%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.592     1.536    display/clk_IBUF_BUFG
    SLICE_X59Y10         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.914     2.591    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.833 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.833    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.338ns  (logic 1.350ns (57.709%)  route 0.989ns (42.291%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X55Y10         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.989     2.638    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.846 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.846    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.347ns  (logic 1.420ns (60.507%)  route 0.927ns (39.493%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.565     1.509    display/clk_IBUF_BUFG
    SLICE_X48Y7          FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.927     2.577    mattop_OBUF[0]
    R7                   OBUF (Prop_obuf_I_O)         1.279     3.856 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.856    mattop[0]
    R7                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.374ns  (logic 1.477ns (62.212%)  route 0.897ns (37.788%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.590     1.534    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.205     1.880    L_reg/M_ctr_value_0[1]
    SLICE_X61Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.925 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.366     2.291    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X62Y34         LUT4 (Prop_lut4_I2_O)        0.045     2.336 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.326     2.662    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         1.246     3.907 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.907    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.103ns  (logic 1.643ns (32.193%)  route 3.460ns (67.807%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.217     3.735    reset_cond/butt_reset_IBUF
    SLICE_X30Y15         LUT1 (Prop_lut1_I0_O)        0.124     3.859 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.244     5.103    reset_cond/M_reset_cond_in
    SLICE_X45Y18         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.438     4.843    reset_cond/clk_IBUF_BUFG
    SLICE_X45Y18         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.510ns  (logic 1.643ns (36.430%)  route 2.867ns (63.570%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.217     3.735    reset_cond/butt_reset_IBUF
    SLICE_X30Y15         LUT1 (Prop_lut1_I0_O)        0.124     3.859 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.650     4.510    reset_cond/M_reset_cond_in
    SLICE_X36Y15         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.439     4.844    reset_cond/clk_IBUF_BUFG
    SLICE_X36Y15         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.495ns  (logic 1.643ns (36.546%)  route 2.853ns (63.454%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.217     3.735    reset_cond/butt_reset_IBUF
    SLICE_X30Y15         LUT1 (Prop_lut1_I0_O)        0.124     3.859 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.636     4.495    reset_cond/M_reset_cond_in
    SLICE_X34Y13         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.439     4.844    reset_cond/clk_IBUF_BUFG
    SLICE_X34Y13         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.495ns  (logic 1.643ns (36.546%)  route 2.853ns (63.454%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.217     3.735    reset_cond/butt_reset_IBUF
    SLICE_X30Y15         LUT1 (Prop_lut1_I0_O)        0.124     3.859 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.636     4.495    reset_cond/M_reset_cond_in
    SLICE_X34Y13         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.439     4.844    reset_cond/clk_IBUF_BUFG
    SLICE_X34Y13         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.361ns  (logic 1.474ns (33.796%)  route 2.887ns (66.204%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           2.887     4.361    butt_cond/sync/D[0]
    SLICE_X48Y39         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.449     4.854    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X48Y39         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1436133423[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.235ns  (logic 1.639ns (38.689%)  route 2.597ns (61.311%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.597     4.111    forLoop_idx_0_1436133423[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.235 r  forLoop_idx_0_1436133423[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.235    forLoop_idx_0_1436133423[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X38Y36         FDRE                                         r  forLoop_idx_0_1436133423[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.440     4.845    forLoop_idx_0_1436133423[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  forLoop_idx_0_1436133423[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_414109068[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.227ns  (logic 1.653ns (39.105%)  route 2.574ns (60.895%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.574     4.103    forLoop_idx_0_414109068[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.227 r  forLoop_idx_0_414109068[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.227    forLoop_idx_0_414109068[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X36Y36         FDRE                                         r  forLoop_idx_0_414109068[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.440     4.845    forLoop_idx_0_414109068[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  forLoop_idx_0_414109068[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1436133423[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.200ns  (logic 1.640ns (39.046%)  route 2.560ns (60.954%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.560     4.076    forLoop_idx_0_1436133423[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X32Y33         LUT1 (Prop_lut1_I0_O)        0.124     4.200 r  forLoop_idx_0_1436133423[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.200    forLoop_idx_0_1436133423[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X32Y33         FDRE                                         r  forLoop_idx_0_1436133423[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.438     4.843    forLoop_idx_0_1436133423[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X32Y33         FDRE                                         r  forLoop_idx_0_1436133423[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_414109068[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.930ns  (logic 1.658ns (42.198%)  route 2.272ns (57.802%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.272     3.806    forLoop_idx_0_414109068[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y27         LUT1 (Prop_lut1_I0_O)        0.124     3.930 r  forLoop_idx_0_414109068[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.930    forLoop_idx_0_414109068[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X30Y27         FDRE                                         r  forLoop_idx_0_414109068[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.431     4.836    forLoop_idx_0_414109068[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y27         FDRE                                         r  forLoop_idx_0_414109068[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_414109068[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.804ns  (logic 1.630ns (42.856%)  route 2.174ns (57.144%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.174     3.680    forLoop_idx_0_414109068[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y30         LUT1 (Prop_lut1_I0_O)        0.124     3.804 r  forLoop_idx_0_414109068[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.804    forLoop_idx_0_414109068[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X28Y30         FDRE                                         r  forLoop_idx_0_414109068[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.436     4.841    forLoop_idx_0_414109068[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y30         FDRE                                         r  forLoop_idx_0_414109068[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_414109068[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.000ns  (logic 0.313ns (31.298%)  route 0.687ns (68.702%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.687     0.955    forLoop_idx_0_414109068[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X14Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.000 r  forLoop_idx_0_414109068[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.000    forLoop_idx_0_414109068[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X14Y21         FDRE                                         r  forLoop_idx_0_414109068[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.824     2.014    forLoop_idx_0_414109068[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X14Y21         FDRE                                         r  forLoop_idx_0_414109068[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.179ns  (logic 0.330ns (27.976%)  route 0.849ns (72.024%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.849     1.134    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X14Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.179 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.179    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X14Y14         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.831     2.021    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X14Y14         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_414109068[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.311ns  (logic 0.319ns (24.329%)  route 0.992ns (75.671%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.992     1.266    forLoop_idx_0_414109068[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.311 r  forLoop_idx_0_414109068[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.311    forLoop_idx_0_414109068[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X28Y30         FDRE                                         r  forLoop_idx_0_414109068[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.823     2.013    forLoop_idx_0_414109068[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y30         FDRE                                         r  forLoop_idx_0_414109068[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_414109068[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.360ns  (logic 0.347ns (25.486%)  route 1.014ns (74.514%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.014     1.315    forLoop_idx_0_414109068[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.360 r  forLoop_idx_0_414109068[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.360    forLoop_idx_0_414109068[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X30Y27         FDRE                                         r  forLoop_idx_0_414109068[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.819     2.009    forLoop_idx_0_414109068[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y27         FDRE                                         r  forLoop_idx_0_414109068[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1436133423[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.467ns  (logic 0.327ns (22.298%)  route 1.140ns (77.702%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.140     1.422    forLoop_idx_0_1436133423[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.467 r  forLoop_idx_0_1436133423[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.467    forLoop_idx_0_1436133423[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X38Y36         FDRE                                         r  forLoop_idx_0_1436133423[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.827     2.017    forLoop_idx_0_1436133423[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  forLoop_idx_0_1436133423[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1436133423[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.474ns  (logic 0.329ns (22.294%)  route 1.145ns (77.706%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.145     1.429    forLoop_idx_0_1436133423[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X32Y33         LUT1 (Prop_lut1_I0_O)        0.045     1.474 r  forLoop_idx_0_1436133423[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.474    forLoop_idx_0_1436133423[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X32Y33         FDRE                                         r  forLoop_idx_0_1436133423[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.825     2.015    forLoop_idx_0_1436133423[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X32Y33         FDRE                                         r  forLoop_idx_0_1436133423[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_414109068[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.502ns  (logic 0.341ns (22.736%)  route 1.160ns (77.264%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.160     1.457    forLoop_idx_0_414109068[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.502 r  forLoop_idx_0_414109068[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.502    forLoop_idx_0_414109068[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X36Y36         FDRE                                         r  forLoop_idx_0_414109068[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.827     2.017    forLoop_idx_0_414109068[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  forLoop_idx_0_414109068[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.517ns  (logic 0.242ns (15.934%)  route 1.275ns (84.066%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           1.275     1.517    butt_cond/sync/D[0]
    SLICE_X48Y39         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.834     2.024    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X48Y39         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.549ns  (logic 0.331ns (21.392%)  route 1.218ns (78.608%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.979     1.265    reset_cond/butt_reset_IBUF
    SLICE_X30Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.310 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.239     1.549    reset_cond/M_reset_cond_in
    SLICE_X34Y13         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.826     2.016    reset_cond/clk_IBUF_BUFG
    SLICE_X34Y13         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.549ns  (logic 0.331ns (21.392%)  route 1.218ns (78.608%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.979     1.265    reset_cond/butt_reset_IBUF
    SLICE_X30Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.310 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.239     1.549    reset_cond/M_reset_cond_in
    SLICE_X34Y13         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.826     2.016    reset_cond/clk_IBUF_BUFG
    SLICE_X34Y13         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C





