

================================================================
== Vivado HLS Report for 'max_pooling4'
================================================================
* Date:           Wed Nov  7 23:47:58 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        lenet
* Solution:       lenet_accelerator
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.34|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                         |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1                 |    ?|    ?|         ?|          -|          -|    16|    no    |
        | + Loop 1.1              |    ?|    ?|         ?|          -|          -|     5|    no    |
        |  ++ Loop 1.1.1          |    ?|    ?|         ?|          -|          -|     5|    no    |
        |   +++ Loop 1.1.1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |    ++++ Loop 1.1.1.1.1  |    ?|    ?|         4|          -|          -|     ?|    no    |
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     627|    372|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|      66|    239|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    118|
|Register         |        -|      -|     282|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     975|    729|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+----+-----+
    |          Instance          |        Module        | BRAM_18K| DSP48E| FF | LUT |
    +----------------------------+----------------------+---------+-------+----+-----+
    |lenet_wrapper_fcmdEe_x_U36  |lenet_wrapper_fcmdEe  |        0|      0|  66|  239|
    +----------------------------+----------------------+---------+-------+----+-----+
    |Total                       |                      |        0|      0|  66|  239|
    +----------------------------+----------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+-----+----+------------+------------+
    |     Variable Name     | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+-----+----+------------+------------+
    |c_1_fu_225_p2          |     +    |      0|   20|  10|           5|           1|
    |h_1_fu_264_p2          |     +    |      0|   14|   9|           3|           1|
    |i_1_fu_405_p2          |     +    |      0|  101|  37|          32|           1|
    |j_1_fu_399_p2          |     +    |      0|  101|  37|           1|          32|
    |tmp_14_fu_209_p2       |     +    |      0|   32|  14|           9|           9|
    |tmp_15_fu_235_p2       |     +    |      0|   29|  13|           8|           8|
    |tmp_16_fu_252_p2       |     +    |      0|   35|  15|          10|          10|
    |tmp_17_fu_296_p2       |     +    |      0|   35|  15|          10|          10|
    |tmp_18_fu_340_p2       |     +    |      0|  101|  37|          32|          32|
    |tmp_21_fu_369_p2       |     +    |      0|   41|  17|          12|          12|
    |tmp_23_fu_384_p2       |     +    |      0|   41|  17|          12|          12|
    |tmp_4_fu_179_p2        |     +    |      0|   29|  13|           8|           8|
    |tmp_7_fu_282_p2        |     +    |      0|   17|   9|           4|           2|
    |tmp_fu_330_p2          |     +    |      0|   17|   9|           4|           2|
    |w_1_fu_312_p2          |     +    |      0|   14|   9|           3|           1|
    |tmp_11_fu_488_p2       |    and   |      0|    0|   2|           1|           1|
    |tmp_8_fu_482_p2        |    and   |      0|    0|   2|           1|           1|
    |exitcond1_fu_258_p2    |   icmp   |      0|    0|   1|           3|           3|
    |exitcond2_fu_219_p2    |   icmp   |      0|    0|   3|           5|           6|
    |exitcond_fu_306_p2     |   icmp   |      0|    0|   1|           3|           3|
    |notlhs4_fu_464_p2      |   icmp   |      0|    0|   4|           8|           2|
    |notlhs_fu_446_p2       |   icmp   |      0|    0|   4|           8|           2|
    |notrhs5_fu_470_p2      |   icmp   |      0|    0|  13|          23|           1|
    |notrhs_fu_452_p2       |   icmp   |      0|    0|  13|          23|           1|
    |tmp_9_fu_375_p2        |   icmp   |      0|    0|  16|          32|          32|
    |tmp_s_fu_394_p2        |   icmp   |      0|    0|  16|          32|          32|
    |tmp_5_fu_458_p2        |    or    |      0|    0|   2|           1|           1|
    |tmp_6_fu_476_p2        |    or    |      0|    0|   2|           1|           1|
    |max_value_2_fu_493_p3  |  select  |      0|    0|  32|           1|          32|
    +-----------------------+----------+-------+-----+----+------------+------------+
    |Total                  |          |      0|  627| 372|         295|         259|
    +-----------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  55|         10|    1|         10|
    |c_reg_81             |   9|          2|    5|         10|
    |h_reg_92             |   9|          2|    3|          6|
    |i6_reg_114           |   9|          2|   32|         64|
    |j5_reg_137           |   9|          2|   32|         64|
    |max_value_1_reg_146  |   9|          2|   32|         64|
    |max_value_reg_124    |   9|          2|   32|         64|
    |w_reg_103            |   9|          2|    3|          6|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 118|         24|  140|        288|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   9|   0|    9|          0|
    |c3_o_2_load_reg_590  |  32|   0|   32|          0|
    |c_1_reg_513          |   5|   0|    5|          0|
    |c_reg_81             |   5|   0|    5|          0|
    |h_1_reg_526          |   3|   0|    3|          0|
    |h_reg_92             |   3|   0|    3|          0|
    |i6_reg_114           |  32|   0|   32|          0|
    |i_cast_reg_531       |   3|   0|   32|         29|
    |j5_reg_137           |  32|   0|   32|          0|
    |j_1_reg_580          |  32|   0|   32|          0|
    |j_cast_reg_554       |   3|   0|   32|         29|
    |max_value_1_reg_146  |  32|   0|   32|          0|
    |max_value_reg_124    |  32|   0|   32|          0|
    |output_addr_reg_541  |   9|   0|    9|          0|
    |tmp_10_reg_597       |   1|   0|    1|          0|
    |tmp_16_cast_reg_505  |   8|   0|   32|         24|
    |tmp_16_reg_518       |  10|   0|   10|          0|
    |tmp_21_reg_564       |  11|   0|   12|          1|
    |tmp_4_reg_500        |   8|   0|    8|          0|
    |tmp_7_cast_reg_536   |   3|   0|   32|         29|
    |tmp_cast_reg_559     |   3|   0|   32|         29|
    |w_1_reg_549          |   3|   0|    3|          0|
    |w_reg_103            |   3|   0|    3|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 282|   0|  423|        141|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | max_pooling4 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | max_pooling4 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | max_pooling4 | return value |
|ap_done            | out |    1| ap_ctrl_hs | max_pooling4 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | max_pooling4 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | max_pooling4 | return value |
|output_r_address0  | out |    9|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
|c3_o_2_address0    | out |   11|  ap_memory |    c3_o_2    |     array    |
|c3_o_2_ce0         | out |    1|  ap_memory |    c3_o_2    |     array    |
|c3_o_2_q0          |  in |   32|  ap_memory |    c3_o_2    |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

