INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karatsuba.sim/sim_1/synth/func/testbench_RKOA_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KOA_FPGA
INFO: [VRFC 10-311] analyzing module KOA_FPGA__parameterized0
INFO: [VRFC 10-311] analyzing module KOA_FPGA__parameterized1
INFO: [VRFC 10-311] analyzing module RecursiveKOA
INFO: [VRFC 10-311] analyzing module RegisterAdd
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module adder__parameterized0
INFO: [VRFC 10-311] analyzing module multiplier_C
INFO: [VRFC 10-311] analyzing module multiplier_C_1
INFO: [VRFC 10-311] analyzing module substractor
INFO: [VRFC 10-311] analyzing module substractor_0
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karatsuba.srcs/sim_1/new/testbench_RKOA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_RKOA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karatsuba.srcs/sim_1/new/mult_c_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_mult_c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karatsuba.srcs/sim_1/imports/new/Testbench_Sgf_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_Sgf_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/Sgf_Multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sgf_Multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karatsuba.srcs/sim_1/new/LZD_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LZD_testbench
