
zpio-03rtos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005f14  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e0  080060b4  080060b4  000160b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006194  08006194  0002006c  2**0
                  CONTENTS
  4 .ARM          00000008  08006194  08006194  00016194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800619c  0800619c  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800619c  0800619c  0001619c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080061a0  080061a0  000161a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  080061a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004200  2000006c  08006210  0002006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000426c  08006210  0002426c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014f56  00000000  00000000  000200df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003155  00000000  00000000  00035035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001230  00000000  00000000  00038190  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e19  00000000  00000000  000393c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019070  00000000  00000000  0003a1d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000148c8  00000000  00000000  00053249  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00098aee  00000000  00000000  00067b11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000531c  00000000  00000000  00100600  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000052  00000000  00000000  0010591c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000006c 	.word	0x2000006c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800609c 	.word	0x0800609c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000070 	.word	0x20000070
 80001dc:	0800609c 	.word	0x0800609c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800057c:	b480      	push	{r7}
 800057e:	b085      	sub	sp, #20
 8000580:	af00      	add	r7, sp, #0
 8000582:	60f8      	str	r0, [r7, #12]
 8000584:	60b9      	str	r1, [r7, #8]
 8000586:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000588:	68fb      	ldr	r3, [r7, #12]
 800058a:	4a07      	ldr	r2, [pc, #28]	; (80005a8 <vApplicationGetIdleTaskMemory+0x2c>)
 800058c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800058e:	68bb      	ldr	r3, [r7, #8]
 8000590:	4a06      	ldr	r2, [pc, #24]	; (80005ac <vApplicationGetIdleTaskMemory+0x30>)
 8000592:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	2280      	movs	r2, #128	; 0x80
 8000598:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800059a:	bf00      	nop
 800059c:	3714      	adds	r7, #20
 800059e:	46bd      	mov	sp, r7
 80005a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop
 80005a8:	20000088 	.word	0x20000088
 80005ac:	20000128 	.word	0x20000128

080005b0 <__io_putchar>:
int __io_putchar(int c)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b082      	sub	sp, #8
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2,&c,1,10);
 80005b8:	1d39      	adds	r1, r7, #4
 80005ba:	230a      	movs	r3, #10
 80005bc:	2201      	movs	r2, #1
 80005be:	4804      	ldr	r0, [pc, #16]	; (80005d0 <__io_putchar+0x20>)
 80005c0:	f001 feaf 	bl	8002322 <HAL_UART_Transmit>
	return c;
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	4618      	mov	r0, r3
 80005c8:	3708      	adds	r7, #8
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	bf00      	nop
 80005d0:	20000328 	.word	0x20000328

080005d4 <HAL_GPIO_EXTI_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b082      	sub	sp, #8
 80005d8:	af00      	add	r7, sp, #0
 80005da:	4603      	mov	r3, r0
 80005dc:	80fb      	strh	r3, [r7, #6]
  osSemaphoreRelease(myBinarySem01Handle);
 80005de:	4b04      	ldr	r3, [pc, #16]	; (80005f0 <HAL_GPIO_EXTI_Callback+0x1c>)
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	4618      	mov	r0, r3
 80005e4:	f002 fb24 	bl	8002c30 <osSemaphoreRelease>
}
 80005e8:	bf00      	nop
 80005ea:	3708      	adds	r7, #8
 80005ec:	46bd      	mov	sp, r7
 80005ee:	bd80      	pop	{r7, pc}
 80005f0:	20000378 	.word	0x20000378

080005f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005f4:	b5b0      	push	{r4, r5, r7, lr}
 80005f6:	b098      	sub	sp, #96	; 0x60
 80005f8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005fa:	f000 fbfd 	bl	8000df8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005fe:	f000 f85f 	bl	80006c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000602:	f000 f8f1 	bl	80007e8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000606:	f000 f8c5 	bl	8000794 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("\033[1J\033[1;1HRTOS TEST");
 800060a:	4825      	ldr	r0, [pc, #148]	; (80006a0 <main+0xac>)
 800060c:	f004 fe6e 	bl	80052ec <iprintf>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of myBinarySem01 */
  osSemaphoreDef(myBinarySem01);
 8000610:	2300      	movs	r3, #0
 8000612:	65bb      	str	r3, [r7, #88]	; 0x58
 8000614:	2300      	movs	r3, #0
 8000616:	65fb      	str	r3, [r7, #92]	; 0x5c
  myBinarySem01Handle = osSemaphoreCreate(osSemaphore(myBinarySem01), 1);
 8000618:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800061c:	2101      	movs	r1, #1
 800061e:	4618      	mov	r0, r3
 8000620:	f002 fa85 	bl	8002b2e <osSemaphoreCreate>
 8000624:	4603      	mov	r3, r0
 8000626:	4a1f      	ldr	r2, [pc, #124]	; (80006a4 <main+0xb0>)
 8000628:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800062a:	4b1f      	ldr	r3, [pc, #124]	; (80006a8 <main+0xb4>)
 800062c:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8000630:	461d      	mov	r5, r3
 8000632:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000634:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000636:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800063a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800063e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000642:	2100      	movs	r1, #0
 8000644:	4618      	mov	r0, r3
 8000646:	f002 fa12 	bl	8002a6e <osThreadCreate>
 800064a:	4603      	mov	r3, r0
 800064c:	4a17      	ldr	r2, [pc, #92]	; (80006ac <main+0xb8>)
 800064e:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask02 */
  osThreadDef(myTask02, StartTask02, osPriorityIdle, 0, 128);
 8000650:	4b17      	ldr	r3, [pc, #92]	; (80006b0 <main+0xbc>)
 8000652:	f107 0420 	add.w	r4, r7, #32
 8000656:	461d      	mov	r5, r3
 8000658:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800065a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800065c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000660:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask02Handle = osThreadCreate(osThread(myTask02), NULL);
 8000664:	f107 0320 	add.w	r3, r7, #32
 8000668:	2100      	movs	r1, #0
 800066a:	4618      	mov	r0, r3
 800066c:	f002 f9ff 	bl	8002a6e <osThreadCreate>
 8000670:	4603      	mov	r3, r0
 8000672:	4a10      	ldr	r2, [pc, #64]	; (80006b4 <main+0xc0>)
 8000674:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask03 */
  osThreadDef(myTask03, StartTask03, osPriorityIdle, 0, 128);
 8000676:	4b10      	ldr	r3, [pc, #64]	; (80006b8 <main+0xc4>)
 8000678:	1d3c      	adds	r4, r7, #4
 800067a:	461d      	mov	r5, r3
 800067c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800067e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000680:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000684:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask03Handle = osThreadCreate(osThread(myTask03), NULL);
 8000688:	1d3b      	adds	r3, r7, #4
 800068a:	2100      	movs	r1, #0
 800068c:	4618      	mov	r0, r3
 800068e:	f002 f9ee 	bl	8002a6e <osThreadCreate>
 8000692:	4603      	mov	r3, r0
 8000694:	4a09      	ldr	r2, [pc, #36]	; (80006bc <main+0xc8>)
 8000696:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000698:	f002 f9e2 	bl	8002a60 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 800069c:	e7fe      	b.n	800069c <main+0xa8>
 800069e:	bf00      	nop
 80006a0:	080060b4 	.word	0x080060b4
 80006a4:	20000378 	.word	0x20000378
 80006a8:	080060d4 	.word	0x080060d4
 80006ac:	2000036c 	.word	0x2000036c
 80006b0:	080060fc 	.word	0x080060fc
 80006b4:	20000370 	.word	0x20000370
 80006b8:	08006124 	.word	0x08006124
 80006bc:	20000374 	.word	0x20000374

080006c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b094      	sub	sp, #80	; 0x50
 80006c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006c6:	f107 0320 	add.w	r3, r7, #32
 80006ca:	2230      	movs	r2, #48	; 0x30
 80006cc:	2100      	movs	r1, #0
 80006ce:	4618      	mov	r0, r3
 80006d0:	f004 fe61 	bl	8005396 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006d4:	f107 030c 	add.w	r3, r7, #12
 80006d8:	2200      	movs	r2, #0
 80006da:	601a      	str	r2, [r3, #0]
 80006dc:	605a      	str	r2, [r3, #4]
 80006de:	609a      	str	r2, [r3, #8]
 80006e0:	60da      	str	r2, [r3, #12]
 80006e2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006e4:	2300      	movs	r3, #0
 80006e6:	60bb      	str	r3, [r7, #8]
 80006e8:	4b28      	ldr	r3, [pc, #160]	; (800078c <SystemClock_Config+0xcc>)
 80006ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006ec:	4a27      	ldr	r2, [pc, #156]	; (800078c <SystemClock_Config+0xcc>)
 80006ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006f2:	6413      	str	r3, [r2, #64]	; 0x40
 80006f4:	4b25      	ldr	r3, [pc, #148]	; (800078c <SystemClock_Config+0xcc>)
 80006f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006fc:	60bb      	str	r3, [r7, #8]
 80006fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000700:	2300      	movs	r3, #0
 8000702:	607b      	str	r3, [r7, #4]
 8000704:	4b22      	ldr	r3, [pc, #136]	; (8000790 <SystemClock_Config+0xd0>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	4a21      	ldr	r2, [pc, #132]	; (8000790 <SystemClock_Config+0xd0>)
 800070a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800070e:	6013      	str	r3, [r2, #0]
 8000710:	4b1f      	ldr	r3, [pc, #124]	; (8000790 <SystemClock_Config+0xd0>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000718:	607b      	str	r3, [r7, #4]
 800071a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800071c:	2302      	movs	r3, #2
 800071e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000720:	2301      	movs	r3, #1
 8000722:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000724:	2310      	movs	r3, #16
 8000726:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000728:	2302      	movs	r3, #2
 800072a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800072c:	2300      	movs	r3, #0
 800072e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000730:	2310      	movs	r3, #16
 8000732:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000734:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000738:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800073a:	2304      	movs	r3, #4
 800073c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800073e:	2304      	movs	r3, #4
 8000740:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000742:	f107 0320 	add.w	r3, r7, #32
 8000746:	4618      	mov	r0, r3
 8000748:	f000 fe54 	bl	80013f4 <HAL_RCC_OscConfig>
 800074c:	4603      	mov	r3, r0
 800074e:	2b00      	cmp	r3, #0
 8000750:	d001      	beq.n	8000756 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000752:	f000 f95d 	bl	8000a10 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000756:	230f      	movs	r3, #15
 8000758:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800075a:	2302      	movs	r3, #2
 800075c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800075e:	2300      	movs	r3, #0
 8000760:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000762:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000766:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000768:	2300      	movs	r3, #0
 800076a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800076c:	f107 030c 	add.w	r3, r7, #12
 8000770:	2102      	movs	r1, #2
 8000772:	4618      	mov	r0, r3
 8000774:	f001 f8b6 	bl	80018e4 <HAL_RCC_ClockConfig>
 8000778:	4603      	mov	r3, r0
 800077a:	2b00      	cmp	r3, #0
 800077c:	d001      	beq.n	8000782 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800077e:	f000 f947 	bl	8000a10 <Error_Handler>
  }
}
 8000782:	bf00      	nop
 8000784:	3750      	adds	r7, #80	; 0x50
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
 800078a:	bf00      	nop
 800078c:	40023800 	.word	0x40023800
 8000790:	40007000 	.word	0x40007000

08000794 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000798:	4b11      	ldr	r3, [pc, #68]	; (80007e0 <MX_USART2_UART_Init+0x4c>)
 800079a:	4a12      	ldr	r2, [pc, #72]	; (80007e4 <MX_USART2_UART_Init+0x50>)
 800079c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800079e:	4b10      	ldr	r3, [pc, #64]	; (80007e0 <MX_USART2_UART_Init+0x4c>)
 80007a0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80007a4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007a6:	4b0e      	ldr	r3, [pc, #56]	; (80007e0 <MX_USART2_UART_Init+0x4c>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007ac:	4b0c      	ldr	r3, [pc, #48]	; (80007e0 <MX_USART2_UART_Init+0x4c>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007b2:	4b0b      	ldr	r3, [pc, #44]	; (80007e0 <MX_USART2_UART_Init+0x4c>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007b8:	4b09      	ldr	r3, [pc, #36]	; (80007e0 <MX_USART2_UART_Init+0x4c>)
 80007ba:	220c      	movs	r2, #12
 80007bc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007be:	4b08      	ldr	r3, [pc, #32]	; (80007e0 <MX_USART2_UART_Init+0x4c>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007c4:	4b06      	ldr	r3, [pc, #24]	; (80007e0 <MX_USART2_UART_Init+0x4c>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007ca:	4805      	ldr	r0, [pc, #20]	; (80007e0 <MX_USART2_UART_Init+0x4c>)
 80007cc:	f001 fd5c 	bl	8002288 <HAL_UART_Init>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d001      	beq.n	80007da <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80007d6:	f000 f91b 	bl	8000a10 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007da:	bf00      	nop
 80007dc:	bd80      	pop	{r7, pc}
 80007de:	bf00      	nop
 80007e0:	20000328 	.word	0x20000328
 80007e4:	40004400 	.word	0x40004400

080007e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b08a      	sub	sp, #40	; 0x28
 80007ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ee:	f107 0314 	add.w	r3, r7, #20
 80007f2:	2200      	movs	r2, #0
 80007f4:	601a      	str	r2, [r3, #0]
 80007f6:	605a      	str	r2, [r3, #4]
 80007f8:	609a      	str	r2, [r3, #8]
 80007fa:	60da      	str	r2, [r3, #12]
 80007fc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007fe:	2300      	movs	r3, #0
 8000800:	613b      	str	r3, [r7, #16]
 8000802:	4b32      	ldr	r3, [pc, #200]	; (80008cc <MX_GPIO_Init+0xe4>)
 8000804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000806:	4a31      	ldr	r2, [pc, #196]	; (80008cc <MX_GPIO_Init+0xe4>)
 8000808:	f043 0304 	orr.w	r3, r3, #4
 800080c:	6313      	str	r3, [r2, #48]	; 0x30
 800080e:	4b2f      	ldr	r3, [pc, #188]	; (80008cc <MX_GPIO_Init+0xe4>)
 8000810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000812:	f003 0304 	and.w	r3, r3, #4
 8000816:	613b      	str	r3, [r7, #16]
 8000818:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800081a:	2300      	movs	r3, #0
 800081c:	60fb      	str	r3, [r7, #12]
 800081e:	4b2b      	ldr	r3, [pc, #172]	; (80008cc <MX_GPIO_Init+0xe4>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000822:	4a2a      	ldr	r2, [pc, #168]	; (80008cc <MX_GPIO_Init+0xe4>)
 8000824:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000828:	6313      	str	r3, [r2, #48]	; 0x30
 800082a:	4b28      	ldr	r3, [pc, #160]	; (80008cc <MX_GPIO_Init+0xe4>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000832:	60fb      	str	r3, [r7, #12]
 8000834:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000836:	2300      	movs	r3, #0
 8000838:	60bb      	str	r3, [r7, #8]
 800083a:	4b24      	ldr	r3, [pc, #144]	; (80008cc <MX_GPIO_Init+0xe4>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083e:	4a23      	ldr	r2, [pc, #140]	; (80008cc <MX_GPIO_Init+0xe4>)
 8000840:	f043 0301 	orr.w	r3, r3, #1
 8000844:	6313      	str	r3, [r2, #48]	; 0x30
 8000846:	4b21      	ldr	r3, [pc, #132]	; (80008cc <MX_GPIO_Init+0xe4>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084a:	f003 0301 	and.w	r3, r3, #1
 800084e:	60bb      	str	r3, [r7, #8]
 8000850:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000852:	2300      	movs	r3, #0
 8000854:	607b      	str	r3, [r7, #4]
 8000856:	4b1d      	ldr	r3, [pc, #116]	; (80008cc <MX_GPIO_Init+0xe4>)
 8000858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800085a:	4a1c      	ldr	r2, [pc, #112]	; (80008cc <MX_GPIO_Init+0xe4>)
 800085c:	f043 0302 	orr.w	r3, r3, #2
 8000860:	6313      	str	r3, [r2, #48]	; 0x30
 8000862:	4b1a      	ldr	r3, [pc, #104]	; (80008cc <MX_GPIO_Init+0xe4>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000866:	f003 0302 	and.w	r3, r3, #2
 800086a:	607b      	str	r3, [r7, #4]
 800086c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|LDr_Pin|LDg_Pin|LDy_Pin, GPIO_PIN_RESET);
 800086e:	2200      	movs	r2, #0
 8000870:	f44f 61e4 	mov.w	r1, #1824	; 0x720
 8000874:	4816      	ldr	r0, [pc, #88]	; (80008d0 <MX_GPIO_Init+0xe8>)
 8000876:	f000 fd8b 	bl	8001390 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800087a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800087e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000880:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000884:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000886:	2300      	movs	r3, #0
 8000888:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800088a:	f107 0314 	add.w	r3, r7, #20
 800088e:	4619      	mov	r1, r3
 8000890:	4810      	ldr	r0, [pc, #64]	; (80008d4 <MX_GPIO_Init+0xec>)
 8000892:	f000 fbf9 	bl	8001088 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LDr_Pin LDg_Pin LDy_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LDr_Pin|LDg_Pin|LDy_Pin;
 8000896:	f44f 63e4 	mov.w	r3, #1824	; 0x720
 800089a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800089c:	2301      	movs	r3, #1
 800089e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a0:	2300      	movs	r3, #0
 80008a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a4:	2300      	movs	r3, #0
 80008a6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008a8:	f107 0314 	add.w	r3, r7, #20
 80008ac:	4619      	mov	r1, r3
 80008ae:	4808      	ldr	r0, [pc, #32]	; (80008d0 <MX_GPIO_Init+0xe8>)
 80008b0:	f000 fbea 	bl	8001088 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80008b4:	2200      	movs	r2, #0
 80008b6:	2105      	movs	r1, #5
 80008b8:	2028      	movs	r0, #40	; 0x28
 80008ba:	f000 fbbb 	bl	8001034 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80008be:	2028      	movs	r0, #40	; 0x28
 80008c0:	f000 fbd4 	bl	800106c <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80008c4:	bf00      	nop
 80008c6:	3728      	adds	r7, #40	; 0x28
 80008c8:	46bd      	mov	sp, r7
 80008ca:	bd80      	pop	{r7, pc}
 80008cc:	40023800 	.word	0x40023800
 80008d0:	40020000 	.word	0x40020000
 80008d4:	40020800 	.word	0x40020800

080008d8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b084      	sub	sp, #16
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  int n=0;
 80008e0:	2300      	movs	r3, #0
 80008e2:	60fb      	str	r3, [r7, #12]
  for(;;)
  {
    //HAL_GPIO_TogglePin(LDr_GPIO_Port, LDr_Pin);
    if (osSemaphoreWait (myBinarySem01Handle, 10) == osOK)
 80008e4:	4b11      	ldr	r3, [pc, #68]	; (800092c <StartDefaultTask+0x54>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	210a      	movs	r1, #10
 80008ea:	4618      	mov	r0, r3
 80008ec:	f002 f952 	bl	8002b94 <osSemaphoreWait>
 80008f0:	4603      	mov	r3, r0
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d116      	bne.n	8000924 <StartDefaultTask+0x4c>
    {
      HAL_GPIO_WritePin(LDr_GPIO_Port, LDr_Pin,1);
 80008f6:	2201      	movs	r2, #1
 80008f8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008fc:	480c      	ldr	r0, [pc, #48]	; (8000930 <StartDefaultTask+0x58>)
 80008fe:	f000 fd47 	bl	8001390 <HAL_GPIO_WritePin>
      HAL_Delay(100);
 8000902:	2064      	movs	r0, #100	; 0x64
 8000904:	f000 faba 	bl	8000e7c <HAL_Delay>
      HAL_GPIO_WritePin(LDr_GPIO_Port, LDr_Pin,0);
 8000908:	2200      	movs	r2, #0
 800090a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800090e:	4808      	ldr	r0, [pc, #32]	; (8000930 <StartDefaultTask+0x58>)
 8000910:	f000 fd3e 	bl	8001390 <HAL_GPIO_WritePin>
      HAL_Delay(100);
 8000914:	2064      	movs	r0, #100	; 0x64
 8000916:	f000 fab1 	bl	8000e7c <HAL_Delay>
      osSemaphoreRelease(myBinarySem01Handle);
 800091a:	4b04      	ldr	r3, [pc, #16]	; (800092c <StartDefaultTask+0x54>)
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	4618      	mov	r0, r3
 8000920:	f002 f986 	bl	8002c30 <osSemaphoreRelease>
      //printf ("\033[5;1Hin task 01....%d\r\n", n++);
    }
    osDelay (10);
 8000924:	200a      	movs	r0, #10
 8000926:	f002 f8ee 	bl	8002b06 <osDelay>
    if (osSemaphoreWait (myBinarySem01Handle, 10) == osOK)
 800092a:	e7db      	b.n	80008e4 <StartDefaultTask+0xc>
 800092c:	20000378 	.word	0x20000378
 8000930:	40020000 	.word	0x40020000

08000934 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b084      	sub	sp, #16
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  int n=0;
 800093c:	2300      	movs	r3, #0
 800093e:	60fb      	str	r3, [r7, #12]
  for(;;)
   {
     //HAL_GPIO_TogglePin(LDr_GPIO_Port, LDr_Pin);
     if (osSemaphoreWait (myBinarySem01Handle, 10) == osOK)
 8000940:	4b11      	ldr	r3, [pc, #68]	; (8000988 <StartTask02+0x54>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	210a      	movs	r1, #10
 8000946:	4618      	mov	r0, r3
 8000948:	f002 f924 	bl	8002b94 <osSemaphoreWait>
 800094c:	4603      	mov	r3, r0
 800094e:	2b00      	cmp	r3, #0
 8000950:	d116      	bne.n	8000980 <StartTask02+0x4c>
     {
       HAL_GPIO_WritePin(LDg_GPIO_Port, LDg_Pin,1);
 8000952:	2201      	movs	r2, #1
 8000954:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000958:	480c      	ldr	r0, [pc, #48]	; (800098c <StartTask02+0x58>)
 800095a:	f000 fd19 	bl	8001390 <HAL_GPIO_WritePin>
       HAL_Delay(100);
 800095e:	2064      	movs	r0, #100	; 0x64
 8000960:	f000 fa8c 	bl	8000e7c <HAL_Delay>
       HAL_GPIO_WritePin(LDg_GPIO_Port, LDg_Pin,0);
 8000964:	2200      	movs	r2, #0
 8000966:	f44f 7100 	mov.w	r1, #512	; 0x200
 800096a:	4808      	ldr	r0, [pc, #32]	; (800098c <StartTask02+0x58>)
 800096c:	f000 fd10 	bl	8001390 <HAL_GPIO_WritePin>
       HAL_Delay(100);
 8000970:	2064      	movs	r0, #100	; 0x64
 8000972:	f000 fa83 	bl	8000e7c <HAL_Delay>
       //printf ("\033[6;1Hin task 01....%d\r\n", n++);
       osSemaphoreRelease(myBinarySem01Handle);
 8000976:	4b04      	ldr	r3, [pc, #16]	; (8000988 <StartTask02+0x54>)
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	4618      	mov	r0, r3
 800097c:	f002 f958 	bl	8002c30 <osSemaphoreRelease>
     }
     osDelay (10);
 8000980:	200a      	movs	r0, #10
 8000982:	f002 f8c0 	bl	8002b06 <osDelay>
     if (osSemaphoreWait (myBinarySem01Handle, 10) == osOK)
 8000986:	e7db      	b.n	8000940 <StartTask02+0xc>
 8000988:	20000378 	.word	0x20000378
 800098c:	40020000 	.word	0x40020000

08000990 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void const * argument)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b084      	sub	sp, #16
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
  /* Infinite loop */
  int n=0;
 8000998:	2300      	movs	r3, #0
 800099a:	60fb      	str	r3, [r7, #12]
  for(;;)
   {
     //HAL_GPIO_TogglePin(LDr_GPIO_Port, LDr_Pin);
     if (osSemaphoreWait (myBinarySem01Handle, 10) == osOK)
 800099c:	4b11      	ldr	r3, [pc, #68]	; (80009e4 <StartTask03+0x54>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	210a      	movs	r1, #10
 80009a2:	4618      	mov	r0, r3
 80009a4:	f002 f8f6 	bl	8002b94 <osSemaphoreWait>
 80009a8:	4603      	mov	r3, r0
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d116      	bne.n	80009dc <StartTask03+0x4c>
     {
       HAL_GPIO_WritePin(LDy_GPIO_Port, LDy_Pin,1);
 80009ae:	2201      	movs	r2, #1
 80009b0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80009b4:	480c      	ldr	r0, [pc, #48]	; (80009e8 <StartTask03+0x58>)
 80009b6:	f000 fceb 	bl	8001390 <HAL_GPIO_WritePin>
       HAL_Delay(100);
 80009ba:	2064      	movs	r0, #100	; 0x64
 80009bc:	f000 fa5e 	bl	8000e7c <HAL_Delay>
       HAL_GPIO_WritePin(LDy_GPIO_Port, LDy_Pin,0);
 80009c0:	2200      	movs	r2, #0
 80009c2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80009c6:	4808      	ldr	r0, [pc, #32]	; (80009e8 <StartTask03+0x58>)
 80009c8:	f000 fce2 	bl	8001390 <HAL_GPIO_WritePin>
       HAL_Delay(100);
 80009cc:	2064      	movs	r0, #100	; 0x64
 80009ce:	f000 fa55 	bl	8000e7c <HAL_Delay>
       //printf ("\033[7;1Hin task 01....%d\r\n", n++);
       osSemaphoreRelease(myBinarySem01Handle);
 80009d2:	4b04      	ldr	r3, [pc, #16]	; (80009e4 <StartTask03+0x54>)
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	4618      	mov	r0, r3
 80009d8:	f002 f92a 	bl	8002c30 <osSemaphoreRelease>
     }
     osDelay (10);
 80009dc:	200a      	movs	r0, #10
 80009de:	f002 f892 	bl	8002b06 <osDelay>
     if (osSemaphoreWait (myBinarySem01Handle, 10) == osOK)
 80009e2:	e7db      	b.n	800099c <StartTask03+0xc>
 80009e4:	20000378 	.word	0x20000378
 80009e8:	40020000 	.word	0x40020000

080009ec <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b082      	sub	sp, #8
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM11) {
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	4a04      	ldr	r2, [pc, #16]	; (8000a0c <HAL_TIM_PeriodElapsedCallback+0x20>)
 80009fa:	4293      	cmp	r3, r2
 80009fc:	d101      	bne.n	8000a02 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80009fe:	f000 fa1d 	bl	8000e3c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000a02:	bf00      	nop
 8000a04:	3708      	adds	r7, #8
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	bf00      	nop
 8000a0c:	40014800 	.word	0x40014800

08000a10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a10:	b480      	push	{r7}
 8000a12:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a14:	b672      	cpsid	i
}
 8000a16:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a18:	e7fe      	b.n	8000a18 <Error_Handler+0x8>
	...

08000a1c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b082      	sub	sp, #8
 8000a20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a22:	2300      	movs	r3, #0
 8000a24:	607b      	str	r3, [r7, #4]
 8000a26:	4b12      	ldr	r3, [pc, #72]	; (8000a70 <HAL_MspInit+0x54>)
 8000a28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a2a:	4a11      	ldr	r2, [pc, #68]	; (8000a70 <HAL_MspInit+0x54>)
 8000a2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a30:	6453      	str	r3, [r2, #68]	; 0x44
 8000a32:	4b0f      	ldr	r3, [pc, #60]	; (8000a70 <HAL_MspInit+0x54>)
 8000a34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a3a:	607b      	str	r3, [r7, #4]
 8000a3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a3e:	2300      	movs	r3, #0
 8000a40:	603b      	str	r3, [r7, #0]
 8000a42:	4b0b      	ldr	r3, [pc, #44]	; (8000a70 <HAL_MspInit+0x54>)
 8000a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a46:	4a0a      	ldr	r2, [pc, #40]	; (8000a70 <HAL_MspInit+0x54>)
 8000a48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a4c:	6413      	str	r3, [r2, #64]	; 0x40
 8000a4e:	4b08      	ldr	r3, [pc, #32]	; (8000a70 <HAL_MspInit+0x54>)
 8000a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a56:	603b      	str	r3, [r7, #0]
 8000a58:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	210f      	movs	r1, #15
 8000a5e:	f06f 0001 	mvn.w	r0, #1
 8000a62:	f000 fae7 	bl	8001034 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a66:	bf00      	nop
 8000a68:	3708      	adds	r7, #8
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	40023800 	.word	0x40023800

08000a74 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b08a      	sub	sp, #40	; 0x28
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a7c:	f107 0314 	add.w	r3, r7, #20
 8000a80:	2200      	movs	r2, #0
 8000a82:	601a      	str	r2, [r3, #0]
 8000a84:	605a      	str	r2, [r3, #4]
 8000a86:	609a      	str	r2, [r3, #8]
 8000a88:	60da      	str	r2, [r3, #12]
 8000a8a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	4a19      	ldr	r2, [pc, #100]	; (8000af8 <HAL_UART_MspInit+0x84>)
 8000a92:	4293      	cmp	r3, r2
 8000a94:	d12b      	bne.n	8000aee <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a96:	2300      	movs	r3, #0
 8000a98:	613b      	str	r3, [r7, #16]
 8000a9a:	4b18      	ldr	r3, [pc, #96]	; (8000afc <HAL_UART_MspInit+0x88>)
 8000a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a9e:	4a17      	ldr	r2, [pc, #92]	; (8000afc <HAL_UART_MspInit+0x88>)
 8000aa0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000aa4:	6413      	str	r3, [r2, #64]	; 0x40
 8000aa6:	4b15      	ldr	r3, [pc, #84]	; (8000afc <HAL_UART_MspInit+0x88>)
 8000aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aaa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000aae:	613b      	str	r3, [r7, #16]
 8000ab0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	60fb      	str	r3, [r7, #12]
 8000ab6:	4b11      	ldr	r3, [pc, #68]	; (8000afc <HAL_UART_MspInit+0x88>)
 8000ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aba:	4a10      	ldr	r2, [pc, #64]	; (8000afc <HAL_UART_MspInit+0x88>)
 8000abc:	f043 0301 	orr.w	r3, r3, #1
 8000ac0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ac2:	4b0e      	ldr	r3, [pc, #56]	; (8000afc <HAL_UART_MspInit+0x88>)
 8000ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ac6:	f003 0301 	and.w	r3, r3, #1
 8000aca:	60fb      	str	r3, [r7, #12]
 8000acc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000ace:	230c      	movs	r3, #12
 8000ad0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ad2:	2302      	movs	r3, #2
 8000ad4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ada:	2303      	movs	r3, #3
 8000adc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ade:	2307      	movs	r3, #7
 8000ae0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ae2:	f107 0314 	add.w	r3, r7, #20
 8000ae6:	4619      	mov	r1, r3
 8000ae8:	4805      	ldr	r0, [pc, #20]	; (8000b00 <HAL_UART_MspInit+0x8c>)
 8000aea:	f000 facd 	bl	8001088 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000aee:	bf00      	nop
 8000af0:	3728      	adds	r7, #40	; 0x28
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd80      	pop	{r7, pc}
 8000af6:	bf00      	nop
 8000af8:	40004400 	.word	0x40004400
 8000afc:	40023800 	.word	0x40023800
 8000b00:	40020000 	.word	0x40020000

08000b04 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b08c      	sub	sp, #48	; 0x30
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000b10:	2300      	movs	r3, #0
 8000b12:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM11 clock */
  __HAL_RCC_TIM11_CLK_ENABLE();
 8000b14:	2300      	movs	r3, #0
 8000b16:	60bb      	str	r3, [r7, #8]
 8000b18:	4b2e      	ldr	r3, [pc, #184]	; (8000bd4 <HAL_InitTick+0xd0>)
 8000b1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b1c:	4a2d      	ldr	r2, [pc, #180]	; (8000bd4 <HAL_InitTick+0xd0>)
 8000b1e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000b22:	6453      	str	r3, [r2, #68]	; 0x44
 8000b24:	4b2b      	ldr	r3, [pc, #172]	; (8000bd4 <HAL_InitTick+0xd0>)
 8000b26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b28:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000b2c:	60bb      	str	r3, [r7, #8]
 8000b2e:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b30:	f107 020c 	add.w	r2, r7, #12
 8000b34:	f107 0310 	add.w	r3, r7, #16
 8000b38:	4611      	mov	r1, r2
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	f001 f8f2 	bl	8001d24 <HAL_RCC_GetClockConfig>

  /* Compute TIM11 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000b40:	f001 f8dc 	bl	8001cfc <HAL_RCC_GetPCLK2Freq>
 8000b44:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM11 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000b46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b48:	4a23      	ldr	r2, [pc, #140]	; (8000bd8 <HAL_InitTick+0xd4>)
 8000b4a:	fba2 2303 	umull	r2, r3, r2, r3
 8000b4e:	0c9b      	lsrs	r3, r3, #18
 8000b50:	3b01      	subs	r3, #1
 8000b52:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM11 */
  htim11.Instance = TIM11;
 8000b54:	4b21      	ldr	r3, [pc, #132]	; (8000bdc <HAL_InitTick+0xd8>)
 8000b56:	4a22      	ldr	r2, [pc, #136]	; (8000be0 <HAL_InitTick+0xdc>)
 8000b58:	601a      	str	r2, [r3, #0]
  + Period = [(TIM11CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim11.Init.Period = (1000000U / 1000U) - 1U;
 8000b5a:	4b20      	ldr	r3, [pc, #128]	; (8000bdc <HAL_InitTick+0xd8>)
 8000b5c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000b60:	60da      	str	r2, [r3, #12]
  htim11.Init.Prescaler = uwPrescalerValue;
 8000b62:	4a1e      	ldr	r2, [pc, #120]	; (8000bdc <HAL_InitTick+0xd8>)
 8000b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b66:	6053      	str	r3, [r2, #4]
  htim11.Init.ClockDivision = 0;
 8000b68:	4b1c      	ldr	r3, [pc, #112]	; (8000bdc <HAL_InitTick+0xd8>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	611a      	str	r2, [r3, #16]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b6e:	4b1b      	ldr	r3, [pc, #108]	; (8000bdc <HAL_InitTick+0xd8>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	609a      	str	r2, [r3, #8]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b74:	4b19      	ldr	r3, [pc, #100]	; (8000bdc <HAL_InitTick+0xd8>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim11);
 8000b7a:	4818      	ldr	r0, [pc, #96]	; (8000bdc <HAL_InitTick+0xd8>)
 8000b7c:	f001 f904 	bl	8001d88 <HAL_TIM_Base_Init>
 8000b80:	4603      	mov	r3, r0
 8000b82:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8000b86:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d11b      	bne.n	8000bc6 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim11);
 8000b8e:	4813      	ldr	r0, [pc, #76]	; (8000bdc <HAL_InitTick+0xd8>)
 8000b90:	f001 f954 	bl	8001e3c <HAL_TIM_Base_Start_IT>
 8000b94:	4603      	mov	r3, r0
 8000b96:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8000b9a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d111      	bne.n	8000bc6 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM11 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8000ba2:	201a      	movs	r0, #26
 8000ba4:	f000 fa62 	bl	800106c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	2b0f      	cmp	r3, #15
 8000bac:	d808      	bhi.n	8000bc0 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, TickPriority, 0U);
 8000bae:	2200      	movs	r2, #0
 8000bb0:	6879      	ldr	r1, [r7, #4]
 8000bb2:	201a      	movs	r0, #26
 8000bb4:	f000 fa3e 	bl	8001034 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000bb8:	4a0a      	ldr	r2, [pc, #40]	; (8000be4 <HAL_InitTick+0xe0>)
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	6013      	str	r3, [r2, #0]
 8000bbe:	e002      	b.n	8000bc6 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000bc0:	2301      	movs	r3, #1
 8000bc2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000bc6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8000bca:	4618      	mov	r0, r3
 8000bcc:	3730      	adds	r7, #48	; 0x30
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	bf00      	nop
 8000bd4:	40023800 	.word	0x40023800
 8000bd8:	431bde83 	.word	0x431bde83
 8000bdc:	2000037c 	.word	0x2000037c
 8000be0:	40014800 	.word	0x40014800
 8000be4:	20000004 	.word	0x20000004

08000be8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000be8:	b480      	push	{r7}
 8000bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000bec:	e7fe      	b.n	8000bec <NMI_Handler+0x4>

08000bee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bee:	b480      	push	{r7}
 8000bf0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bf2:	e7fe      	b.n	8000bf2 <HardFault_Handler+0x4>

08000bf4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bf8:	e7fe      	b.n	8000bf8 <MemManage_Handler+0x4>

08000bfa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bfa:	b480      	push	{r7}
 8000bfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bfe:	e7fe      	b.n	8000bfe <BusFault_Handler+0x4>

08000c00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c04:	e7fe      	b.n	8000c04 <UsageFault_Handler+0x4>

08000c06 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c06:	b480      	push	{r7}
 8000c08:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c0a:	bf00      	nop
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c12:	4770      	bx	lr

08000c14 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8000c18:	4802      	ldr	r0, [pc, #8]	; (8000c24 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8000c1a:	f001 f971 	bl	8001f00 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8000c1e:	bf00      	nop
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	bf00      	nop
 8000c24:	2000037c 	.word	0x2000037c

08000c28 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000c2c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000c30:	f000 fbc8 	bl	80013c4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000c34:	bf00      	nop
 8000c36:	bd80      	pop	{r7, pc}

08000c38 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b086      	sub	sp, #24
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	60f8      	str	r0, [r7, #12]
 8000c40:	60b9      	str	r1, [r7, #8]
 8000c42:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c44:	2300      	movs	r3, #0
 8000c46:	617b      	str	r3, [r7, #20]
 8000c48:	e00a      	b.n	8000c60 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000c4a:	f3af 8000 	nop.w
 8000c4e:	4601      	mov	r1, r0
 8000c50:	68bb      	ldr	r3, [r7, #8]
 8000c52:	1c5a      	adds	r2, r3, #1
 8000c54:	60ba      	str	r2, [r7, #8]
 8000c56:	b2ca      	uxtb	r2, r1
 8000c58:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c5a:	697b      	ldr	r3, [r7, #20]
 8000c5c:	3301      	adds	r3, #1
 8000c5e:	617b      	str	r3, [r7, #20]
 8000c60:	697a      	ldr	r2, [r7, #20]
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	429a      	cmp	r2, r3
 8000c66:	dbf0      	blt.n	8000c4a <_read+0x12>
  }

  return len;
 8000c68:	687b      	ldr	r3, [r7, #4]
}
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	3718      	adds	r7, #24
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}

08000c72 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c72:	b580      	push	{r7, lr}
 8000c74:	b086      	sub	sp, #24
 8000c76:	af00      	add	r7, sp, #0
 8000c78:	60f8      	str	r0, [r7, #12]
 8000c7a:	60b9      	str	r1, [r7, #8]
 8000c7c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c7e:	2300      	movs	r3, #0
 8000c80:	617b      	str	r3, [r7, #20]
 8000c82:	e009      	b.n	8000c98 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000c84:	68bb      	ldr	r3, [r7, #8]
 8000c86:	1c5a      	adds	r2, r3, #1
 8000c88:	60ba      	str	r2, [r7, #8]
 8000c8a:	781b      	ldrb	r3, [r3, #0]
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	f7ff fc8f 	bl	80005b0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c92:	697b      	ldr	r3, [r7, #20]
 8000c94:	3301      	adds	r3, #1
 8000c96:	617b      	str	r3, [r7, #20]
 8000c98:	697a      	ldr	r2, [r7, #20]
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	429a      	cmp	r2, r3
 8000c9e:	dbf1      	blt.n	8000c84 <_write+0x12>
  }
  return len;
 8000ca0:	687b      	ldr	r3, [r7, #4]
}
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	3718      	adds	r7, #24
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}

08000caa <_close>:

int _close(int file)
{
 8000caa:	b480      	push	{r7}
 8000cac:	b083      	sub	sp, #12
 8000cae:	af00      	add	r7, sp, #0
 8000cb0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000cb2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	370c      	adds	r7, #12
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc0:	4770      	bx	lr

08000cc2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000cc2:	b480      	push	{r7}
 8000cc4:	b083      	sub	sp, #12
 8000cc6:	af00      	add	r7, sp, #0
 8000cc8:	6078      	str	r0, [r7, #4]
 8000cca:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ccc:	683b      	ldr	r3, [r7, #0]
 8000cce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000cd2:	605a      	str	r2, [r3, #4]
  return 0;
 8000cd4:	2300      	movs	r3, #0
}
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	370c      	adds	r7, #12
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce0:	4770      	bx	lr

08000ce2 <_isatty>:

int _isatty(int file)
{
 8000ce2:	b480      	push	{r7}
 8000ce4:	b083      	sub	sp, #12
 8000ce6:	af00      	add	r7, sp, #0
 8000ce8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000cea:	2301      	movs	r3, #1
}
 8000cec:	4618      	mov	r0, r3
 8000cee:	370c      	adds	r7, #12
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf6:	4770      	bx	lr

08000cf8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	b085      	sub	sp, #20
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	60f8      	str	r0, [r7, #12]
 8000d00:	60b9      	str	r1, [r7, #8]
 8000d02:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d04:	2300      	movs	r3, #0
}
 8000d06:	4618      	mov	r0, r3
 8000d08:	3714      	adds	r7, #20
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d10:	4770      	bx	lr
	...

08000d14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b086      	sub	sp, #24
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d1c:	4a14      	ldr	r2, [pc, #80]	; (8000d70 <_sbrk+0x5c>)
 8000d1e:	4b15      	ldr	r3, [pc, #84]	; (8000d74 <_sbrk+0x60>)
 8000d20:	1ad3      	subs	r3, r2, r3
 8000d22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d24:	697b      	ldr	r3, [r7, #20]
 8000d26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d28:	4b13      	ldr	r3, [pc, #76]	; (8000d78 <_sbrk+0x64>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d102      	bne.n	8000d36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d30:	4b11      	ldr	r3, [pc, #68]	; (8000d78 <_sbrk+0x64>)
 8000d32:	4a12      	ldr	r2, [pc, #72]	; (8000d7c <_sbrk+0x68>)
 8000d34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d36:	4b10      	ldr	r3, [pc, #64]	; (8000d78 <_sbrk+0x64>)
 8000d38:	681a      	ldr	r2, [r3, #0]
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	4413      	add	r3, r2
 8000d3e:	693a      	ldr	r2, [r7, #16]
 8000d40:	429a      	cmp	r2, r3
 8000d42:	d207      	bcs.n	8000d54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d44:	f004 fbcc 	bl	80054e0 <__errno>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	220c      	movs	r2, #12
 8000d4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d4e:	f04f 33ff 	mov.w	r3, #4294967295
 8000d52:	e009      	b.n	8000d68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d54:	4b08      	ldr	r3, [pc, #32]	; (8000d78 <_sbrk+0x64>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d5a:	4b07      	ldr	r3, [pc, #28]	; (8000d78 <_sbrk+0x64>)
 8000d5c:	681a      	ldr	r2, [r3, #0]
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	4413      	add	r3, r2
 8000d62:	4a05      	ldr	r2, [pc, #20]	; (8000d78 <_sbrk+0x64>)
 8000d64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d66:	68fb      	ldr	r3, [r7, #12]
}
 8000d68:	4618      	mov	r0, r3
 8000d6a:	3718      	adds	r7, #24
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	20020000 	.word	0x20020000
 8000d74:	00000400 	.word	0x00000400
 8000d78:	200003c4 	.word	0x200003c4
 8000d7c:	20004270 	.word	0x20004270

08000d80 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d84:	4b06      	ldr	r3, [pc, #24]	; (8000da0 <SystemInit+0x20>)
 8000d86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d8a:	4a05      	ldr	r2, [pc, #20]	; (8000da0 <SystemInit+0x20>)
 8000d8c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d90:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d94:	bf00      	nop
 8000d96:	46bd      	mov	sp, r7
 8000d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9c:	4770      	bx	lr
 8000d9e:	bf00      	nop
 8000da0:	e000ed00 	.word	0xe000ed00

08000da4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000da4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ddc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000da8:	480d      	ldr	r0, [pc, #52]	; (8000de0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000daa:	490e      	ldr	r1, [pc, #56]	; (8000de4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000dac:	4a0e      	ldr	r2, [pc, #56]	; (8000de8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000dae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000db0:	e002      	b.n	8000db8 <LoopCopyDataInit>

08000db2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000db2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000db4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000db6:	3304      	adds	r3, #4

08000db8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000db8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000dbc:	d3f9      	bcc.n	8000db2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dbe:	4a0b      	ldr	r2, [pc, #44]	; (8000dec <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000dc0:	4c0b      	ldr	r4, [pc, #44]	; (8000df0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000dc2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000dc4:	e001      	b.n	8000dca <LoopFillZerobss>

08000dc6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dc6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dc8:	3204      	adds	r2, #4

08000dca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000dcc:	d3fb      	bcc.n	8000dc6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000dce:	f7ff ffd7 	bl	8000d80 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000dd2:	f004 fb8b 	bl	80054ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000dd6:	f7ff fc0d 	bl	80005f4 <main>
  bx  lr    
 8000dda:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000ddc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000de0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000de4:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000de8:	080061a4 	.word	0x080061a4
  ldr r2, =_sbss
 8000dec:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000df0:	2000426c 	.word	0x2000426c

08000df4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000df4:	e7fe      	b.n	8000df4 <ADC_IRQHandler>
	...

08000df8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000dfc:	4b0e      	ldr	r3, [pc, #56]	; (8000e38 <HAL_Init+0x40>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	4a0d      	ldr	r2, [pc, #52]	; (8000e38 <HAL_Init+0x40>)
 8000e02:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e06:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e08:	4b0b      	ldr	r3, [pc, #44]	; (8000e38 <HAL_Init+0x40>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	4a0a      	ldr	r2, [pc, #40]	; (8000e38 <HAL_Init+0x40>)
 8000e0e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e12:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e14:	4b08      	ldr	r3, [pc, #32]	; (8000e38 <HAL_Init+0x40>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	4a07      	ldr	r2, [pc, #28]	; (8000e38 <HAL_Init+0x40>)
 8000e1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e1e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e20:	2003      	movs	r0, #3
 8000e22:	f000 f8fc 	bl	800101e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e26:	200f      	movs	r0, #15
 8000e28:	f7ff fe6c 	bl	8000b04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e2c:	f7ff fdf6 	bl	8000a1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e30:	2300      	movs	r3, #0
}
 8000e32:	4618      	mov	r0, r3
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	40023c00 	.word	0x40023c00

08000e3c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e40:	4b06      	ldr	r3, [pc, #24]	; (8000e5c <HAL_IncTick+0x20>)
 8000e42:	781b      	ldrb	r3, [r3, #0]
 8000e44:	461a      	mov	r2, r3
 8000e46:	4b06      	ldr	r3, [pc, #24]	; (8000e60 <HAL_IncTick+0x24>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	4413      	add	r3, r2
 8000e4c:	4a04      	ldr	r2, [pc, #16]	; (8000e60 <HAL_IncTick+0x24>)
 8000e4e:	6013      	str	r3, [r2, #0]
}
 8000e50:	bf00      	nop
 8000e52:	46bd      	mov	sp, r7
 8000e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e58:	4770      	bx	lr
 8000e5a:	bf00      	nop
 8000e5c:	20000008 	.word	0x20000008
 8000e60:	200003c8 	.word	0x200003c8

08000e64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e64:	b480      	push	{r7}
 8000e66:	af00      	add	r7, sp, #0
  return uwTick;
 8000e68:	4b03      	ldr	r3, [pc, #12]	; (8000e78 <HAL_GetTick+0x14>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
}
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e74:	4770      	bx	lr
 8000e76:	bf00      	nop
 8000e78:	200003c8 	.word	0x200003c8

08000e7c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b084      	sub	sp, #16
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e84:	f7ff ffee 	bl	8000e64 <HAL_GetTick>
 8000e88:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e8e:	68fb      	ldr	r3, [r7, #12]
 8000e90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e94:	d005      	beq.n	8000ea2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e96:	4b0a      	ldr	r3, [pc, #40]	; (8000ec0 <HAL_Delay+0x44>)
 8000e98:	781b      	ldrb	r3, [r3, #0]
 8000e9a:	461a      	mov	r2, r3
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	4413      	add	r3, r2
 8000ea0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000ea2:	bf00      	nop
 8000ea4:	f7ff ffde 	bl	8000e64 <HAL_GetTick>
 8000ea8:	4602      	mov	r2, r0
 8000eaa:	68bb      	ldr	r3, [r7, #8]
 8000eac:	1ad3      	subs	r3, r2, r3
 8000eae:	68fa      	ldr	r2, [r7, #12]
 8000eb0:	429a      	cmp	r2, r3
 8000eb2:	d8f7      	bhi.n	8000ea4 <HAL_Delay+0x28>
  {
  }
}
 8000eb4:	bf00      	nop
 8000eb6:	bf00      	nop
 8000eb8:	3710      	adds	r7, #16
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	20000008 	.word	0x20000008

08000ec4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b085      	sub	sp, #20
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	f003 0307 	and.w	r3, r3, #7
 8000ed2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ed4:	4b0c      	ldr	r3, [pc, #48]	; (8000f08 <__NVIC_SetPriorityGrouping+0x44>)
 8000ed6:	68db      	ldr	r3, [r3, #12]
 8000ed8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000eda:	68ba      	ldr	r2, [r7, #8]
 8000edc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ee0:	4013      	ands	r3, r2
 8000ee2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ee8:	68bb      	ldr	r3, [r7, #8]
 8000eea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000eec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ef0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ef4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ef6:	4a04      	ldr	r2, [pc, #16]	; (8000f08 <__NVIC_SetPriorityGrouping+0x44>)
 8000ef8:	68bb      	ldr	r3, [r7, #8]
 8000efa:	60d3      	str	r3, [r2, #12]
}
 8000efc:	bf00      	nop
 8000efe:	3714      	adds	r7, #20
 8000f00:	46bd      	mov	sp, r7
 8000f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f06:	4770      	bx	lr
 8000f08:	e000ed00 	.word	0xe000ed00

08000f0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f10:	4b04      	ldr	r3, [pc, #16]	; (8000f24 <__NVIC_GetPriorityGrouping+0x18>)
 8000f12:	68db      	ldr	r3, [r3, #12]
 8000f14:	0a1b      	lsrs	r3, r3, #8
 8000f16:	f003 0307 	and.w	r3, r3, #7
}
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f22:	4770      	bx	lr
 8000f24:	e000ed00 	.word	0xe000ed00

08000f28 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	b083      	sub	sp, #12
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	4603      	mov	r3, r0
 8000f30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	db0b      	blt.n	8000f52 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f3a:	79fb      	ldrb	r3, [r7, #7]
 8000f3c:	f003 021f 	and.w	r2, r3, #31
 8000f40:	4907      	ldr	r1, [pc, #28]	; (8000f60 <__NVIC_EnableIRQ+0x38>)
 8000f42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f46:	095b      	lsrs	r3, r3, #5
 8000f48:	2001      	movs	r0, #1
 8000f4a:	fa00 f202 	lsl.w	r2, r0, r2
 8000f4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f52:	bf00      	nop
 8000f54:	370c      	adds	r7, #12
 8000f56:	46bd      	mov	sp, r7
 8000f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5c:	4770      	bx	lr
 8000f5e:	bf00      	nop
 8000f60:	e000e100 	.word	0xe000e100

08000f64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f64:	b480      	push	{r7}
 8000f66:	b083      	sub	sp, #12
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	6039      	str	r1, [r7, #0]
 8000f6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	db0a      	blt.n	8000f8e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	b2da      	uxtb	r2, r3
 8000f7c:	490c      	ldr	r1, [pc, #48]	; (8000fb0 <__NVIC_SetPriority+0x4c>)
 8000f7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f82:	0112      	lsls	r2, r2, #4
 8000f84:	b2d2      	uxtb	r2, r2
 8000f86:	440b      	add	r3, r1
 8000f88:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f8c:	e00a      	b.n	8000fa4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f8e:	683b      	ldr	r3, [r7, #0]
 8000f90:	b2da      	uxtb	r2, r3
 8000f92:	4908      	ldr	r1, [pc, #32]	; (8000fb4 <__NVIC_SetPriority+0x50>)
 8000f94:	79fb      	ldrb	r3, [r7, #7]
 8000f96:	f003 030f 	and.w	r3, r3, #15
 8000f9a:	3b04      	subs	r3, #4
 8000f9c:	0112      	lsls	r2, r2, #4
 8000f9e:	b2d2      	uxtb	r2, r2
 8000fa0:	440b      	add	r3, r1
 8000fa2:	761a      	strb	r2, [r3, #24]
}
 8000fa4:	bf00      	nop
 8000fa6:	370c      	adds	r7, #12
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fae:	4770      	bx	lr
 8000fb0:	e000e100 	.word	0xe000e100
 8000fb4:	e000ed00 	.word	0xe000ed00

08000fb8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b089      	sub	sp, #36	; 0x24
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	60f8      	str	r0, [r7, #12]
 8000fc0:	60b9      	str	r1, [r7, #8]
 8000fc2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	f003 0307 	and.w	r3, r3, #7
 8000fca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fcc:	69fb      	ldr	r3, [r7, #28]
 8000fce:	f1c3 0307 	rsb	r3, r3, #7
 8000fd2:	2b04      	cmp	r3, #4
 8000fd4:	bf28      	it	cs
 8000fd6:	2304      	movcs	r3, #4
 8000fd8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fda:	69fb      	ldr	r3, [r7, #28]
 8000fdc:	3304      	adds	r3, #4
 8000fde:	2b06      	cmp	r3, #6
 8000fe0:	d902      	bls.n	8000fe8 <NVIC_EncodePriority+0x30>
 8000fe2:	69fb      	ldr	r3, [r7, #28]
 8000fe4:	3b03      	subs	r3, #3
 8000fe6:	e000      	b.n	8000fea <NVIC_EncodePriority+0x32>
 8000fe8:	2300      	movs	r3, #0
 8000fea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fec:	f04f 32ff 	mov.w	r2, #4294967295
 8000ff0:	69bb      	ldr	r3, [r7, #24]
 8000ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff6:	43da      	mvns	r2, r3
 8000ff8:	68bb      	ldr	r3, [r7, #8]
 8000ffa:	401a      	ands	r2, r3
 8000ffc:	697b      	ldr	r3, [r7, #20]
 8000ffe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001000:	f04f 31ff 	mov.w	r1, #4294967295
 8001004:	697b      	ldr	r3, [r7, #20]
 8001006:	fa01 f303 	lsl.w	r3, r1, r3
 800100a:	43d9      	mvns	r1, r3
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001010:	4313      	orrs	r3, r2
         );
}
 8001012:	4618      	mov	r0, r3
 8001014:	3724      	adds	r7, #36	; 0x24
 8001016:	46bd      	mov	sp, r7
 8001018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101c:	4770      	bx	lr

0800101e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800101e:	b580      	push	{r7, lr}
 8001020:	b082      	sub	sp, #8
 8001022:	af00      	add	r7, sp, #0
 8001024:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001026:	6878      	ldr	r0, [r7, #4]
 8001028:	f7ff ff4c 	bl	8000ec4 <__NVIC_SetPriorityGrouping>
}
 800102c:	bf00      	nop
 800102e:	3708      	adds	r7, #8
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}

08001034 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001034:	b580      	push	{r7, lr}
 8001036:	b086      	sub	sp, #24
 8001038:	af00      	add	r7, sp, #0
 800103a:	4603      	mov	r3, r0
 800103c:	60b9      	str	r1, [r7, #8]
 800103e:	607a      	str	r2, [r7, #4]
 8001040:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001042:	2300      	movs	r3, #0
 8001044:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001046:	f7ff ff61 	bl	8000f0c <__NVIC_GetPriorityGrouping>
 800104a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800104c:	687a      	ldr	r2, [r7, #4]
 800104e:	68b9      	ldr	r1, [r7, #8]
 8001050:	6978      	ldr	r0, [r7, #20]
 8001052:	f7ff ffb1 	bl	8000fb8 <NVIC_EncodePriority>
 8001056:	4602      	mov	r2, r0
 8001058:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800105c:	4611      	mov	r1, r2
 800105e:	4618      	mov	r0, r3
 8001060:	f7ff ff80 	bl	8000f64 <__NVIC_SetPriority>
}
 8001064:	bf00      	nop
 8001066:	3718      	adds	r7, #24
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}

0800106c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
 8001072:	4603      	mov	r3, r0
 8001074:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001076:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800107a:	4618      	mov	r0, r3
 800107c:	f7ff ff54 	bl	8000f28 <__NVIC_EnableIRQ>
}
 8001080:	bf00      	nop
 8001082:	3708      	adds	r7, #8
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}

08001088 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001088:	b480      	push	{r7}
 800108a:	b089      	sub	sp, #36	; 0x24
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
 8001090:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001092:	2300      	movs	r3, #0
 8001094:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001096:	2300      	movs	r3, #0
 8001098:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800109a:	2300      	movs	r3, #0
 800109c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800109e:	2300      	movs	r3, #0
 80010a0:	61fb      	str	r3, [r7, #28]
 80010a2:	e159      	b.n	8001358 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80010a4:	2201      	movs	r2, #1
 80010a6:	69fb      	ldr	r3, [r7, #28]
 80010a8:	fa02 f303 	lsl.w	r3, r2, r3
 80010ac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010ae:	683b      	ldr	r3, [r7, #0]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	697a      	ldr	r2, [r7, #20]
 80010b4:	4013      	ands	r3, r2
 80010b6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80010b8:	693a      	ldr	r2, [r7, #16]
 80010ba:	697b      	ldr	r3, [r7, #20]
 80010bc:	429a      	cmp	r2, r3
 80010be:	f040 8148 	bne.w	8001352 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	685b      	ldr	r3, [r3, #4]
 80010c6:	f003 0303 	and.w	r3, r3, #3
 80010ca:	2b01      	cmp	r3, #1
 80010cc:	d005      	beq.n	80010da <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	685b      	ldr	r3, [r3, #4]
 80010d2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80010d6:	2b02      	cmp	r3, #2
 80010d8:	d130      	bne.n	800113c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	689b      	ldr	r3, [r3, #8]
 80010de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80010e0:	69fb      	ldr	r3, [r7, #28]
 80010e2:	005b      	lsls	r3, r3, #1
 80010e4:	2203      	movs	r2, #3
 80010e6:	fa02 f303 	lsl.w	r3, r2, r3
 80010ea:	43db      	mvns	r3, r3
 80010ec:	69ba      	ldr	r2, [r7, #24]
 80010ee:	4013      	ands	r3, r2
 80010f0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	68da      	ldr	r2, [r3, #12]
 80010f6:	69fb      	ldr	r3, [r7, #28]
 80010f8:	005b      	lsls	r3, r3, #1
 80010fa:	fa02 f303 	lsl.w	r3, r2, r3
 80010fe:	69ba      	ldr	r2, [r7, #24]
 8001100:	4313      	orrs	r3, r2
 8001102:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	69ba      	ldr	r2, [r7, #24]
 8001108:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001110:	2201      	movs	r2, #1
 8001112:	69fb      	ldr	r3, [r7, #28]
 8001114:	fa02 f303 	lsl.w	r3, r2, r3
 8001118:	43db      	mvns	r3, r3
 800111a:	69ba      	ldr	r2, [r7, #24]
 800111c:	4013      	ands	r3, r2
 800111e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	685b      	ldr	r3, [r3, #4]
 8001124:	091b      	lsrs	r3, r3, #4
 8001126:	f003 0201 	and.w	r2, r3, #1
 800112a:	69fb      	ldr	r3, [r7, #28]
 800112c:	fa02 f303 	lsl.w	r3, r2, r3
 8001130:	69ba      	ldr	r2, [r7, #24]
 8001132:	4313      	orrs	r3, r2
 8001134:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	69ba      	ldr	r2, [r7, #24]
 800113a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	f003 0303 	and.w	r3, r3, #3
 8001144:	2b03      	cmp	r3, #3
 8001146:	d017      	beq.n	8001178 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	68db      	ldr	r3, [r3, #12]
 800114c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800114e:	69fb      	ldr	r3, [r7, #28]
 8001150:	005b      	lsls	r3, r3, #1
 8001152:	2203      	movs	r2, #3
 8001154:	fa02 f303 	lsl.w	r3, r2, r3
 8001158:	43db      	mvns	r3, r3
 800115a:	69ba      	ldr	r2, [r7, #24]
 800115c:	4013      	ands	r3, r2
 800115e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	689a      	ldr	r2, [r3, #8]
 8001164:	69fb      	ldr	r3, [r7, #28]
 8001166:	005b      	lsls	r3, r3, #1
 8001168:	fa02 f303 	lsl.w	r3, r2, r3
 800116c:	69ba      	ldr	r2, [r7, #24]
 800116e:	4313      	orrs	r3, r2
 8001170:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	69ba      	ldr	r2, [r7, #24]
 8001176:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	f003 0303 	and.w	r3, r3, #3
 8001180:	2b02      	cmp	r3, #2
 8001182:	d123      	bne.n	80011cc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001184:	69fb      	ldr	r3, [r7, #28]
 8001186:	08da      	lsrs	r2, r3, #3
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	3208      	adds	r2, #8
 800118c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001190:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001192:	69fb      	ldr	r3, [r7, #28]
 8001194:	f003 0307 	and.w	r3, r3, #7
 8001198:	009b      	lsls	r3, r3, #2
 800119a:	220f      	movs	r2, #15
 800119c:	fa02 f303 	lsl.w	r3, r2, r3
 80011a0:	43db      	mvns	r3, r3
 80011a2:	69ba      	ldr	r2, [r7, #24]
 80011a4:	4013      	ands	r3, r2
 80011a6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	691a      	ldr	r2, [r3, #16]
 80011ac:	69fb      	ldr	r3, [r7, #28]
 80011ae:	f003 0307 	and.w	r3, r3, #7
 80011b2:	009b      	lsls	r3, r3, #2
 80011b4:	fa02 f303 	lsl.w	r3, r2, r3
 80011b8:	69ba      	ldr	r2, [r7, #24]
 80011ba:	4313      	orrs	r3, r2
 80011bc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80011be:	69fb      	ldr	r3, [r7, #28]
 80011c0:	08da      	lsrs	r2, r3, #3
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	3208      	adds	r2, #8
 80011c6:	69b9      	ldr	r1, [r7, #24]
 80011c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80011d2:	69fb      	ldr	r3, [r7, #28]
 80011d4:	005b      	lsls	r3, r3, #1
 80011d6:	2203      	movs	r2, #3
 80011d8:	fa02 f303 	lsl.w	r3, r2, r3
 80011dc:	43db      	mvns	r3, r3
 80011de:	69ba      	ldr	r2, [r7, #24]
 80011e0:	4013      	ands	r3, r2
 80011e2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	685b      	ldr	r3, [r3, #4]
 80011e8:	f003 0203 	and.w	r2, r3, #3
 80011ec:	69fb      	ldr	r3, [r7, #28]
 80011ee:	005b      	lsls	r3, r3, #1
 80011f0:	fa02 f303 	lsl.w	r3, r2, r3
 80011f4:	69ba      	ldr	r2, [r7, #24]
 80011f6:	4313      	orrs	r3, r2
 80011f8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	69ba      	ldr	r2, [r7, #24]
 80011fe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001208:	2b00      	cmp	r3, #0
 800120a:	f000 80a2 	beq.w	8001352 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800120e:	2300      	movs	r3, #0
 8001210:	60fb      	str	r3, [r7, #12]
 8001212:	4b57      	ldr	r3, [pc, #348]	; (8001370 <HAL_GPIO_Init+0x2e8>)
 8001214:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001216:	4a56      	ldr	r2, [pc, #344]	; (8001370 <HAL_GPIO_Init+0x2e8>)
 8001218:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800121c:	6453      	str	r3, [r2, #68]	; 0x44
 800121e:	4b54      	ldr	r3, [pc, #336]	; (8001370 <HAL_GPIO_Init+0x2e8>)
 8001220:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001222:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001226:	60fb      	str	r3, [r7, #12]
 8001228:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800122a:	4a52      	ldr	r2, [pc, #328]	; (8001374 <HAL_GPIO_Init+0x2ec>)
 800122c:	69fb      	ldr	r3, [r7, #28]
 800122e:	089b      	lsrs	r3, r3, #2
 8001230:	3302      	adds	r3, #2
 8001232:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001236:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001238:	69fb      	ldr	r3, [r7, #28]
 800123a:	f003 0303 	and.w	r3, r3, #3
 800123e:	009b      	lsls	r3, r3, #2
 8001240:	220f      	movs	r2, #15
 8001242:	fa02 f303 	lsl.w	r3, r2, r3
 8001246:	43db      	mvns	r3, r3
 8001248:	69ba      	ldr	r2, [r7, #24]
 800124a:	4013      	ands	r3, r2
 800124c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	4a49      	ldr	r2, [pc, #292]	; (8001378 <HAL_GPIO_Init+0x2f0>)
 8001252:	4293      	cmp	r3, r2
 8001254:	d019      	beq.n	800128a <HAL_GPIO_Init+0x202>
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	4a48      	ldr	r2, [pc, #288]	; (800137c <HAL_GPIO_Init+0x2f4>)
 800125a:	4293      	cmp	r3, r2
 800125c:	d013      	beq.n	8001286 <HAL_GPIO_Init+0x1fe>
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	4a47      	ldr	r2, [pc, #284]	; (8001380 <HAL_GPIO_Init+0x2f8>)
 8001262:	4293      	cmp	r3, r2
 8001264:	d00d      	beq.n	8001282 <HAL_GPIO_Init+0x1fa>
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	4a46      	ldr	r2, [pc, #280]	; (8001384 <HAL_GPIO_Init+0x2fc>)
 800126a:	4293      	cmp	r3, r2
 800126c:	d007      	beq.n	800127e <HAL_GPIO_Init+0x1f6>
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	4a45      	ldr	r2, [pc, #276]	; (8001388 <HAL_GPIO_Init+0x300>)
 8001272:	4293      	cmp	r3, r2
 8001274:	d101      	bne.n	800127a <HAL_GPIO_Init+0x1f2>
 8001276:	2304      	movs	r3, #4
 8001278:	e008      	b.n	800128c <HAL_GPIO_Init+0x204>
 800127a:	2307      	movs	r3, #7
 800127c:	e006      	b.n	800128c <HAL_GPIO_Init+0x204>
 800127e:	2303      	movs	r3, #3
 8001280:	e004      	b.n	800128c <HAL_GPIO_Init+0x204>
 8001282:	2302      	movs	r3, #2
 8001284:	e002      	b.n	800128c <HAL_GPIO_Init+0x204>
 8001286:	2301      	movs	r3, #1
 8001288:	e000      	b.n	800128c <HAL_GPIO_Init+0x204>
 800128a:	2300      	movs	r3, #0
 800128c:	69fa      	ldr	r2, [r7, #28]
 800128e:	f002 0203 	and.w	r2, r2, #3
 8001292:	0092      	lsls	r2, r2, #2
 8001294:	4093      	lsls	r3, r2
 8001296:	69ba      	ldr	r2, [r7, #24]
 8001298:	4313      	orrs	r3, r2
 800129a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800129c:	4935      	ldr	r1, [pc, #212]	; (8001374 <HAL_GPIO_Init+0x2ec>)
 800129e:	69fb      	ldr	r3, [r7, #28]
 80012a0:	089b      	lsrs	r3, r3, #2
 80012a2:	3302      	adds	r3, #2
 80012a4:	69ba      	ldr	r2, [r7, #24]
 80012a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012aa:	4b38      	ldr	r3, [pc, #224]	; (800138c <HAL_GPIO_Init+0x304>)
 80012ac:	689b      	ldr	r3, [r3, #8]
 80012ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012b0:	693b      	ldr	r3, [r7, #16]
 80012b2:	43db      	mvns	r3, r3
 80012b4:	69ba      	ldr	r2, [r7, #24]
 80012b6:	4013      	ands	r3, r2
 80012b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80012ba:	683b      	ldr	r3, [r7, #0]
 80012bc:	685b      	ldr	r3, [r3, #4]
 80012be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d003      	beq.n	80012ce <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80012c6:	69ba      	ldr	r2, [r7, #24]
 80012c8:	693b      	ldr	r3, [r7, #16]
 80012ca:	4313      	orrs	r3, r2
 80012cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80012ce:	4a2f      	ldr	r2, [pc, #188]	; (800138c <HAL_GPIO_Init+0x304>)
 80012d0:	69bb      	ldr	r3, [r7, #24]
 80012d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80012d4:	4b2d      	ldr	r3, [pc, #180]	; (800138c <HAL_GPIO_Init+0x304>)
 80012d6:	68db      	ldr	r3, [r3, #12]
 80012d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012da:	693b      	ldr	r3, [r7, #16]
 80012dc:	43db      	mvns	r3, r3
 80012de:	69ba      	ldr	r2, [r7, #24]
 80012e0:	4013      	ands	r3, r2
 80012e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d003      	beq.n	80012f8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80012f0:	69ba      	ldr	r2, [r7, #24]
 80012f2:	693b      	ldr	r3, [r7, #16]
 80012f4:	4313      	orrs	r3, r2
 80012f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80012f8:	4a24      	ldr	r2, [pc, #144]	; (800138c <HAL_GPIO_Init+0x304>)
 80012fa:	69bb      	ldr	r3, [r7, #24]
 80012fc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80012fe:	4b23      	ldr	r3, [pc, #140]	; (800138c <HAL_GPIO_Init+0x304>)
 8001300:	685b      	ldr	r3, [r3, #4]
 8001302:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001304:	693b      	ldr	r3, [r7, #16]
 8001306:	43db      	mvns	r3, r3
 8001308:	69ba      	ldr	r2, [r7, #24]
 800130a:	4013      	ands	r3, r2
 800130c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800130e:	683b      	ldr	r3, [r7, #0]
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001316:	2b00      	cmp	r3, #0
 8001318:	d003      	beq.n	8001322 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800131a:	69ba      	ldr	r2, [r7, #24]
 800131c:	693b      	ldr	r3, [r7, #16]
 800131e:	4313      	orrs	r3, r2
 8001320:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001322:	4a1a      	ldr	r2, [pc, #104]	; (800138c <HAL_GPIO_Init+0x304>)
 8001324:	69bb      	ldr	r3, [r7, #24]
 8001326:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001328:	4b18      	ldr	r3, [pc, #96]	; (800138c <HAL_GPIO_Init+0x304>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800132e:	693b      	ldr	r3, [r7, #16]
 8001330:	43db      	mvns	r3, r3
 8001332:	69ba      	ldr	r2, [r7, #24]
 8001334:	4013      	ands	r3, r2
 8001336:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001340:	2b00      	cmp	r3, #0
 8001342:	d003      	beq.n	800134c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001344:	69ba      	ldr	r2, [r7, #24]
 8001346:	693b      	ldr	r3, [r7, #16]
 8001348:	4313      	orrs	r3, r2
 800134a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800134c:	4a0f      	ldr	r2, [pc, #60]	; (800138c <HAL_GPIO_Init+0x304>)
 800134e:	69bb      	ldr	r3, [r7, #24]
 8001350:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001352:	69fb      	ldr	r3, [r7, #28]
 8001354:	3301      	adds	r3, #1
 8001356:	61fb      	str	r3, [r7, #28]
 8001358:	69fb      	ldr	r3, [r7, #28]
 800135a:	2b0f      	cmp	r3, #15
 800135c:	f67f aea2 	bls.w	80010a4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001360:	bf00      	nop
 8001362:	bf00      	nop
 8001364:	3724      	adds	r7, #36	; 0x24
 8001366:	46bd      	mov	sp, r7
 8001368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136c:	4770      	bx	lr
 800136e:	bf00      	nop
 8001370:	40023800 	.word	0x40023800
 8001374:	40013800 	.word	0x40013800
 8001378:	40020000 	.word	0x40020000
 800137c:	40020400 	.word	0x40020400
 8001380:	40020800 	.word	0x40020800
 8001384:	40020c00 	.word	0x40020c00
 8001388:	40021000 	.word	0x40021000
 800138c:	40013c00 	.word	0x40013c00

08001390 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001390:	b480      	push	{r7}
 8001392:	b083      	sub	sp, #12
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
 8001398:	460b      	mov	r3, r1
 800139a:	807b      	strh	r3, [r7, #2]
 800139c:	4613      	mov	r3, r2
 800139e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80013a0:	787b      	ldrb	r3, [r7, #1]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d003      	beq.n	80013ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80013a6:	887a      	ldrh	r2, [r7, #2]
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80013ac:	e003      	b.n	80013b6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80013ae:	887b      	ldrh	r3, [r7, #2]
 80013b0:	041a      	lsls	r2, r3, #16
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	619a      	str	r2, [r3, #24]
}
 80013b6:	bf00      	nop
 80013b8:	370c      	adds	r7, #12
 80013ba:	46bd      	mov	sp, r7
 80013bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c0:	4770      	bx	lr
	...

080013c4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b082      	sub	sp, #8
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	4603      	mov	r3, r0
 80013cc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80013ce:	4b08      	ldr	r3, [pc, #32]	; (80013f0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80013d0:	695a      	ldr	r2, [r3, #20]
 80013d2:	88fb      	ldrh	r3, [r7, #6]
 80013d4:	4013      	ands	r3, r2
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d006      	beq.n	80013e8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80013da:	4a05      	ldr	r2, [pc, #20]	; (80013f0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80013dc:	88fb      	ldrh	r3, [r7, #6]
 80013de:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80013e0:	88fb      	ldrh	r3, [r7, #6]
 80013e2:	4618      	mov	r0, r3
 80013e4:	f7ff f8f6 	bl	80005d4 <HAL_GPIO_EXTI_Callback>
  }
}
 80013e8:	bf00      	nop
 80013ea:	3708      	adds	r7, #8
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	40013c00 	.word	0x40013c00

080013f4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b086      	sub	sp, #24
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d101      	bne.n	8001406 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001402:	2301      	movs	r3, #1
 8001404:	e267      	b.n	80018d6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f003 0301 	and.w	r3, r3, #1
 800140e:	2b00      	cmp	r3, #0
 8001410:	d075      	beq.n	80014fe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001412:	4b88      	ldr	r3, [pc, #544]	; (8001634 <HAL_RCC_OscConfig+0x240>)
 8001414:	689b      	ldr	r3, [r3, #8]
 8001416:	f003 030c 	and.w	r3, r3, #12
 800141a:	2b04      	cmp	r3, #4
 800141c:	d00c      	beq.n	8001438 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800141e:	4b85      	ldr	r3, [pc, #532]	; (8001634 <HAL_RCC_OscConfig+0x240>)
 8001420:	689b      	ldr	r3, [r3, #8]
 8001422:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001426:	2b08      	cmp	r3, #8
 8001428:	d112      	bne.n	8001450 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800142a:	4b82      	ldr	r3, [pc, #520]	; (8001634 <HAL_RCC_OscConfig+0x240>)
 800142c:	685b      	ldr	r3, [r3, #4]
 800142e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001432:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001436:	d10b      	bne.n	8001450 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001438:	4b7e      	ldr	r3, [pc, #504]	; (8001634 <HAL_RCC_OscConfig+0x240>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001440:	2b00      	cmp	r3, #0
 8001442:	d05b      	beq.n	80014fc <HAL_RCC_OscConfig+0x108>
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	2b00      	cmp	r3, #0
 800144a:	d157      	bne.n	80014fc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800144c:	2301      	movs	r3, #1
 800144e:	e242      	b.n	80018d6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	685b      	ldr	r3, [r3, #4]
 8001454:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001458:	d106      	bne.n	8001468 <HAL_RCC_OscConfig+0x74>
 800145a:	4b76      	ldr	r3, [pc, #472]	; (8001634 <HAL_RCC_OscConfig+0x240>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	4a75      	ldr	r2, [pc, #468]	; (8001634 <HAL_RCC_OscConfig+0x240>)
 8001460:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001464:	6013      	str	r3, [r2, #0]
 8001466:	e01d      	b.n	80014a4 <HAL_RCC_OscConfig+0xb0>
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001470:	d10c      	bne.n	800148c <HAL_RCC_OscConfig+0x98>
 8001472:	4b70      	ldr	r3, [pc, #448]	; (8001634 <HAL_RCC_OscConfig+0x240>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	4a6f      	ldr	r2, [pc, #444]	; (8001634 <HAL_RCC_OscConfig+0x240>)
 8001478:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800147c:	6013      	str	r3, [r2, #0]
 800147e:	4b6d      	ldr	r3, [pc, #436]	; (8001634 <HAL_RCC_OscConfig+0x240>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	4a6c      	ldr	r2, [pc, #432]	; (8001634 <HAL_RCC_OscConfig+0x240>)
 8001484:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001488:	6013      	str	r3, [r2, #0]
 800148a:	e00b      	b.n	80014a4 <HAL_RCC_OscConfig+0xb0>
 800148c:	4b69      	ldr	r3, [pc, #420]	; (8001634 <HAL_RCC_OscConfig+0x240>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	4a68      	ldr	r2, [pc, #416]	; (8001634 <HAL_RCC_OscConfig+0x240>)
 8001492:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001496:	6013      	str	r3, [r2, #0]
 8001498:	4b66      	ldr	r3, [pc, #408]	; (8001634 <HAL_RCC_OscConfig+0x240>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	4a65      	ldr	r2, [pc, #404]	; (8001634 <HAL_RCC_OscConfig+0x240>)
 800149e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80014a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d013      	beq.n	80014d4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014ac:	f7ff fcda 	bl	8000e64 <HAL_GetTick>
 80014b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014b2:	e008      	b.n	80014c6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014b4:	f7ff fcd6 	bl	8000e64 <HAL_GetTick>
 80014b8:	4602      	mov	r2, r0
 80014ba:	693b      	ldr	r3, [r7, #16]
 80014bc:	1ad3      	subs	r3, r2, r3
 80014be:	2b64      	cmp	r3, #100	; 0x64
 80014c0:	d901      	bls.n	80014c6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80014c2:	2303      	movs	r3, #3
 80014c4:	e207      	b.n	80018d6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014c6:	4b5b      	ldr	r3, [pc, #364]	; (8001634 <HAL_RCC_OscConfig+0x240>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d0f0      	beq.n	80014b4 <HAL_RCC_OscConfig+0xc0>
 80014d2:	e014      	b.n	80014fe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014d4:	f7ff fcc6 	bl	8000e64 <HAL_GetTick>
 80014d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014da:	e008      	b.n	80014ee <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014dc:	f7ff fcc2 	bl	8000e64 <HAL_GetTick>
 80014e0:	4602      	mov	r2, r0
 80014e2:	693b      	ldr	r3, [r7, #16]
 80014e4:	1ad3      	subs	r3, r2, r3
 80014e6:	2b64      	cmp	r3, #100	; 0x64
 80014e8:	d901      	bls.n	80014ee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80014ea:	2303      	movs	r3, #3
 80014ec:	e1f3      	b.n	80018d6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014ee:	4b51      	ldr	r3, [pc, #324]	; (8001634 <HAL_RCC_OscConfig+0x240>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d1f0      	bne.n	80014dc <HAL_RCC_OscConfig+0xe8>
 80014fa:	e000      	b.n	80014fe <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f003 0302 	and.w	r3, r3, #2
 8001506:	2b00      	cmp	r3, #0
 8001508:	d063      	beq.n	80015d2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800150a:	4b4a      	ldr	r3, [pc, #296]	; (8001634 <HAL_RCC_OscConfig+0x240>)
 800150c:	689b      	ldr	r3, [r3, #8]
 800150e:	f003 030c 	and.w	r3, r3, #12
 8001512:	2b00      	cmp	r3, #0
 8001514:	d00b      	beq.n	800152e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001516:	4b47      	ldr	r3, [pc, #284]	; (8001634 <HAL_RCC_OscConfig+0x240>)
 8001518:	689b      	ldr	r3, [r3, #8]
 800151a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800151e:	2b08      	cmp	r3, #8
 8001520:	d11c      	bne.n	800155c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001522:	4b44      	ldr	r3, [pc, #272]	; (8001634 <HAL_RCC_OscConfig+0x240>)
 8001524:	685b      	ldr	r3, [r3, #4]
 8001526:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800152a:	2b00      	cmp	r3, #0
 800152c:	d116      	bne.n	800155c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800152e:	4b41      	ldr	r3, [pc, #260]	; (8001634 <HAL_RCC_OscConfig+0x240>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f003 0302 	and.w	r3, r3, #2
 8001536:	2b00      	cmp	r3, #0
 8001538:	d005      	beq.n	8001546 <HAL_RCC_OscConfig+0x152>
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	68db      	ldr	r3, [r3, #12]
 800153e:	2b01      	cmp	r3, #1
 8001540:	d001      	beq.n	8001546 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001542:	2301      	movs	r3, #1
 8001544:	e1c7      	b.n	80018d6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001546:	4b3b      	ldr	r3, [pc, #236]	; (8001634 <HAL_RCC_OscConfig+0x240>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	691b      	ldr	r3, [r3, #16]
 8001552:	00db      	lsls	r3, r3, #3
 8001554:	4937      	ldr	r1, [pc, #220]	; (8001634 <HAL_RCC_OscConfig+0x240>)
 8001556:	4313      	orrs	r3, r2
 8001558:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800155a:	e03a      	b.n	80015d2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	68db      	ldr	r3, [r3, #12]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d020      	beq.n	80015a6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001564:	4b34      	ldr	r3, [pc, #208]	; (8001638 <HAL_RCC_OscConfig+0x244>)
 8001566:	2201      	movs	r2, #1
 8001568:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800156a:	f7ff fc7b 	bl	8000e64 <HAL_GetTick>
 800156e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001570:	e008      	b.n	8001584 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001572:	f7ff fc77 	bl	8000e64 <HAL_GetTick>
 8001576:	4602      	mov	r2, r0
 8001578:	693b      	ldr	r3, [r7, #16]
 800157a:	1ad3      	subs	r3, r2, r3
 800157c:	2b02      	cmp	r3, #2
 800157e:	d901      	bls.n	8001584 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001580:	2303      	movs	r3, #3
 8001582:	e1a8      	b.n	80018d6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001584:	4b2b      	ldr	r3, [pc, #172]	; (8001634 <HAL_RCC_OscConfig+0x240>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	f003 0302 	and.w	r3, r3, #2
 800158c:	2b00      	cmp	r3, #0
 800158e:	d0f0      	beq.n	8001572 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001590:	4b28      	ldr	r3, [pc, #160]	; (8001634 <HAL_RCC_OscConfig+0x240>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	691b      	ldr	r3, [r3, #16]
 800159c:	00db      	lsls	r3, r3, #3
 800159e:	4925      	ldr	r1, [pc, #148]	; (8001634 <HAL_RCC_OscConfig+0x240>)
 80015a0:	4313      	orrs	r3, r2
 80015a2:	600b      	str	r3, [r1, #0]
 80015a4:	e015      	b.n	80015d2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80015a6:	4b24      	ldr	r3, [pc, #144]	; (8001638 <HAL_RCC_OscConfig+0x244>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015ac:	f7ff fc5a 	bl	8000e64 <HAL_GetTick>
 80015b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015b2:	e008      	b.n	80015c6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80015b4:	f7ff fc56 	bl	8000e64 <HAL_GetTick>
 80015b8:	4602      	mov	r2, r0
 80015ba:	693b      	ldr	r3, [r7, #16]
 80015bc:	1ad3      	subs	r3, r2, r3
 80015be:	2b02      	cmp	r3, #2
 80015c0:	d901      	bls.n	80015c6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80015c2:	2303      	movs	r3, #3
 80015c4:	e187      	b.n	80018d6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015c6:	4b1b      	ldr	r3, [pc, #108]	; (8001634 <HAL_RCC_OscConfig+0x240>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	f003 0302 	and.w	r3, r3, #2
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d1f0      	bne.n	80015b4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f003 0308 	and.w	r3, r3, #8
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d036      	beq.n	800164c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	695b      	ldr	r3, [r3, #20]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d016      	beq.n	8001614 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015e6:	4b15      	ldr	r3, [pc, #84]	; (800163c <HAL_RCC_OscConfig+0x248>)
 80015e8:	2201      	movs	r2, #1
 80015ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015ec:	f7ff fc3a 	bl	8000e64 <HAL_GetTick>
 80015f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015f2:	e008      	b.n	8001606 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015f4:	f7ff fc36 	bl	8000e64 <HAL_GetTick>
 80015f8:	4602      	mov	r2, r0
 80015fa:	693b      	ldr	r3, [r7, #16]
 80015fc:	1ad3      	subs	r3, r2, r3
 80015fe:	2b02      	cmp	r3, #2
 8001600:	d901      	bls.n	8001606 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001602:	2303      	movs	r3, #3
 8001604:	e167      	b.n	80018d6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001606:	4b0b      	ldr	r3, [pc, #44]	; (8001634 <HAL_RCC_OscConfig+0x240>)
 8001608:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800160a:	f003 0302 	and.w	r3, r3, #2
 800160e:	2b00      	cmp	r3, #0
 8001610:	d0f0      	beq.n	80015f4 <HAL_RCC_OscConfig+0x200>
 8001612:	e01b      	b.n	800164c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001614:	4b09      	ldr	r3, [pc, #36]	; (800163c <HAL_RCC_OscConfig+0x248>)
 8001616:	2200      	movs	r2, #0
 8001618:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800161a:	f7ff fc23 	bl	8000e64 <HAL_GetTick>
 800161e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001620:	e00e      	b.n	8001640 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001622:	f7ff fc1f 	bl	8000e64 <HAL_GetTick>
 8001626:	4602      	mov	r2, r0
 8001628:	693b      	ldr	r3, [r7, #16]
 800162a:	1ad3      	subs	r3, r2, r3
 800162c:	2b02      	cmp	r3, #2
 800162e:	d907      	bls.n	8001640 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001630:	2303      	movs	r3, #3
 8001632:	e150      	b.n	80018d6 <HAL_RCC_OscConfig+0x4e2>
 8001634:	40023800 	.word	0x40023800
 8001638:	42470000 	.word	0x42470000
 800163c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001640:	4b88      	ldr	r3, [pc, #544]	; (8001864 <HAL_RCC_OscConfig+0x470>)
 8001642:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001644:	f003 0302 	and.w	r3, r3, #2
 8001648:	2b00      	cmp	r3, #0
 800164a:	d1ea      	bne.n	8001622 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f003 0304 	and.w	r3, r3, #4
 8001654:	2b00      	cmp	r3, #0
 8001656:	f000 8097 	beq.w	8001788 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800165a:	2300      	movs	r3, #0
 800165c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800165e:	4b81      	ldr	r3, [pc, #516]	; (8001864 <HAL_RCC_OscConfig+0x470>)
 8001660:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001662:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001666:	2b00      	cmp	r3, #0
 8001668:	d10f      	bne.n	800168a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800166a:	2300      	movs	r3, #0
 800166c:	60bb      	str	r3, [r7, #8]
 800166e:	4b7d      	ldr	r3, [pc, #500]	; (8001864 <HAL_RCC_OscConfig+0x470>)
 8001670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001672:	4a7c      	ldr	r2, [pc, #496]	; (8001864 <HAL_RCC_OscConfig+0x470>)
 8001674:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001678:	6413      	str	r3, [r2, #64]	; 0x40
 800167a:	4b7a      	ldr	r3, [pc, #488]	; (8001864 <HAL_RCC_OscConfig+0x470>)
 800167c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800167e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001682:	60bb      	str	r3, [r7, #8]
 8001684:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001686:	2301      	movs	r3, #1
 8001688:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800168a:	4b77      	ldr	r3, [pc, #476]	; (8001868 <HAL_RCC_OscConfig+0x474>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001692:	2b00      	cmp	r3, #0
 8001694:	d118      	bne.n	80016c8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001696:	4b74      	ldr	r3, [pc, #464]	; (8001868 <HAL_RCC_OscConfig+0x474>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	4a73      	ldr	r2, [pc, #460]	; (8001868 <HAL_RCC_OscConfig+0x474>)
 800169c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016a2:	f7ff fbdf 	bl	8000e64 <HAL_GetTick>
 80016a6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016a8:	e008      	b.n	80016bc <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016aa:	f7ff fbdb 	bl	8000e64 <HAL_GetTick>
 80016ae:	4602      	mov	r2, r0
 80016b0:	693b      	ldr	r3, [r7, #16]
 80016b2:	1ad3      	subs	r3, r2, r3
 80016b4:	2b02      	cmp	r3, #2
 80016b6:	d901      	bls.n	80016bc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80016b8:	2303      	movs	r3, #3
 80016ba:	e10c      	b.n	80018d6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016bc:	4b6a      	ldr	r3, [pc, #424]	; (8001868 <HAL_RCC_OscConfig+0x474>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d0f0      	beq.n	80016aa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	689b      	ldr	r3, [r3, #8]
 80016cc:	2b01      	cmp	r3, #1
 80016ce:	d106      	bne.n	80016de <HAL_RCC_OscConfig+0x2ea>
 80016d0:	4b64      	ldr	r3, [pc, #400]	; (8001864 <HAL_RCC_OscConfig+0x470>)
 80016d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016d4:	4a63      	ldr	r2, [pc, #396]	; (8001864 <HAL_RCC_OscConfig+0x470>)
 80016d6:	f043 0301 	orr.w	r3, r3, #1
 80016da:	6713      	str	r3, [r2, #112]	; 0x70
 80016dc:	e01c      	b.n	8001718 <HAL_RCC_OscConfig+0x324>
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	689b      	ldr	r3, [r3, #8]
 80016e2:	2b05      	cmp	r3, #5
 80016e4:	d10c      	bne.n	8001700 <HAL_RCC_OscConfig+0x30c>
 80016e6:	4b5f      	ldr	r3, [pc, #380]	; (8001864 <HAL_RCC_OscConfig+0x470>)
 80016e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016ea:	4a5e      	ldr	r2, [pc, #376]	; (8001864 <HAL_RCC_OscConfig+0x470>)
 80016ec:	f043 0304 	orr.w	r3, r3, #4
 80016f0:	6713      	str	r3, [r2, #112]	; 0x70
 80016f2:	4b5c      	ldr	r3, [pc, #368]	; (8001864 <HAL_RCC_OscConfig+0x470>)
 80016f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016f6:	4a5b      	ldr	r2, [pc, #364]	; (8001864 <HAL_RCC_OscConfig+0x470>)
 80016f8:	f043 0301 	orr.w	r3, r3, #1
 80016fc:	6713      	str	r3, [r2, #112]	; 0x70
 80016fe:	e00b      	b.n	8001718 <HAL_RCC_OscConfig+0x324>
 8001700:	4b58      	ldr	r3, [pc, #352]	; (8001864 <HAL_RCC_OscConfig+0x470>)
 8001702:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001704:	4a57      	ldr	r2, [pc, #348]	; (8001864 <HAL_RCC_OscConfig+0x470>)
 8001706:	f023 0301 	bic.w	r3, r3, #1
 800170a:	6713      	str	r3, [r2, #112]	; 0x70
 800170c:	4b55      	ldr	r3, [pc, #340]	; (8001864 <HAL_RCC_OscConfig+0x470>)
 800170e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001710:	4a54      	ldr	r2, [pc, #336]	; (8001864 <HAL_RCC_OscConfig+0x470>)
 8001712:	f023 0304 	bic.w	r3, r3, #4
 8001716:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	689b      	ldr	r3, [r3, #8]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d015      	beq.n	800174c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001720:	f7ff fba0 	bl	8000e64 <HAL_GetTick>
 8001724:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001726:	e00a      	b.n	800173e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001728:	f7ff fb9c 	bl	8000e64 <HAL_GetTick>
 800172c:	4602      	mov	r2, r0
 800172e:	693b      	ldr	r3, [r7, #16]
 8001730:	1ad3      	subs	r3, r2, r3
 8001732:	f241 3288 	movw	r2, #5000	; 0x1388
 8001736:	4293      	cmp	r3, r2
 8001738:	d901      	bls.n	800173e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800173a:	2303      	movs	r3, #3
 800173c:	e0cb      	b.n	80018d6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800173e:	4b49      	ldr	r3, [pc, #292]	; (8001864 <HAL_RCC_OscConfig+0x470>)
 8001740:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001742:	f003 0302 	and.w	r3, r3, #2
 8001746:	2b00      	cmp	r3, #0
 8001748:	d0ee      	beq.n	8001728 <HAL_RCC_OscConfig+0x334>
 800174a:	e014      	b.n	8001776 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800174c:	f7ff fb8a 	bl	8000e64 <HAL_GetTick>
 8001750:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001752:	e00a      	b.n	800176a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001754:	f7ff fb86 	bl	8000e64 <HAL_GetTick>
 8001758:	4602      	mov	r2, r0
 800175a:	693b      	ldr	r3, [r7, #16]
 800175c:	1ad3      	subs	r3, r2, r3
 800175e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001762:	4293      	cmp	r3, r2
 8001764:	d901      	bls.n	800176a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001766:	2303      	movs	r3, #3
 8001768:	e0b5      	b.n	80018d6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800176a:	4b3e      	ldr	r3, [pc, #248]	; (8001864 <HAL_RCC_OscConfig+0x470>)
 800176c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800176e:	f003 0302 	and.w	r3, r3, #2
 8001772:	2b00      	cmp	r3, #0
 8001774:	d1ee      	bne.n	8001754 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001776:	7dfb      	ldrb	r3, [r7, #23]
 8001778:	2b01      	cmp	r3, #1
 800177a:	d105      	bne.n	8001788 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800177c:	4b39      	ldr	r3, [pc, #228]	; (8001864 <HAL_RCC_OscConfig+0x470>)
 800177e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001780:	4a38      	ldr	r2, [pc, #224]	; (8001864 <HAL_RCC_OscConfig+0x470>)
 8001782:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001786:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	699b      	ldr	r3, [r3, #24]
 800178c:	2b00      	cmp	r3, #0
 800178e:	f000 80a1 	beq.w	80018d4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001792:	4b34      	ldr	r3, [pc, #208]	; (8001864 <HAL_RCC_OscConfig+0x470>)
 8001794:	689b      	ldr	r3, [r3, #8]
 8001796:	f003 030c 	and.w	r3, r3, #12
 800179a:	2b08      	cmp	r3, #8
 800179c:	d05c      	beq.n	8001858 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	699b      	ldr	r3, [r3, #24]
 80017a2:	2b02      	cmp	r3, #2
 80017a4:	d141      	bne.n	800182a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017a6:	4b31      	ldr	r3, [pc, #196]	; (800186c <HAL_RCC_OscConfig+0x478>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017ac:	f7ff fb5a 	bl	8000e64 <HAL_GetTick>
 80017b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017b2:	e008      	b.n	80017c6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017b4:	f7ff fb56 	bl	8000e64 <HAL_GetTick>
 80017b8:	4602      	mov	r2, r0
 80017ba:	693b      	ldr	r3, [r7, #16]
 80017bc:	1ad3      	subs	r3, r2, r3
 80017be:	2b02      	cmp	r3, #2
 80017c0:	d901      	bls.n	80017c6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80017c2:	2303      	movs	r3, #3
 80017c4:	e087      	b.n	80018d6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017c6:	4b27      	ldr	r3, [pc, #156]	; (8001864 <HAL_RCC_OscConfig+0x470>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d1f0      	bne.n	80017b4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	69da      	ldr	r2, [r3, #28]
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6a1b      	ldr	r3, [r3, #32]
 80017da:	431a      	orrs	r2, r3
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017e0:	019b      	lsls	r3, r3, #6
 80017e2:	431a      	orrs	r2, r3
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017e8:	085b      	lsrs	r3, r3, #1
 80017ea:	3b01      	subs	r3, #1
 80017ec:	041b      	lsls	r3, r3, #16
 80017ee:	431a      	orrs	r2, r3
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017f4:	061b      	lsls	r3, r3, #24
 80017f6:	491b      	ldr	r1, [pc, #108]	; (8001864 <HAL_RCC_OscConfig+0x470>)
 80017f8:	4313      	orrs	r3, r2
 80017fa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80017fc:	4b1b      	ldr	r3, [pc, #108]	; (800186c <HAL_RCC_OscConfig+0x478>)
 80017fe:	2201      	movs	r2, #1
 8001800:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001802:	f7ff fb2f 	bl	8000e64 <HAL_GetTick>
 8001806:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001808:	e008      	b.n	800181c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800180a:	f7ff fb2b 	bl	8000e64 <HAL_GetTick>
 800180e:	4602      	mov	r2, r0
 8001810:	693b      	ldr	r3, [r7, #16]
 8001812:	1ad3      	subs	r3, r2, r3
 8001814:	2b02      	cmp	r3, #2
 8001816:	d901      	bls.n	800181c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001818:	2303      	movs	r3, #3
 800181a:	e05c      	b.n	80018d6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800181c:	4b11      	ldr	r3, [pc, #68]	; (8001864 <HAL_RCC_OscConfig+0x470>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001824:	2b00      	cmp	r3, #0
 8001826:	d0f0      	beq.n	800180a <HAL_RCC_OscConfig+0x416>
 8001828:	e054      	b.n	80018d4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800182a:	4b10      	ldr	r3, [pc, #64]	; (800186c <HAL_RCC_OscConfig+0x478>)
 800182c:	2200      	movs	r2, #0
 800182e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001830:	f7ff fb18 	bl	8000e64 <HAL_GetTick>
 8001834:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001836:	e008      	b.n	800184a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001838:	f7ff fb14 	bl	8000e64 <HAL_GetTick>
 800183c:	4602      	mov	r2, r0
 800183e:	693b      	ldr	r3, [r7, #16]
 8001840:	1ad3      	subs	r3, r2, r3
 8001842:	2b02      	cmp	r3, #2
 8001844:	d901      	bls.n	800184a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001846:	2303      	movs	r3, #3
 8001848:	e045      	b.n	80018d6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800184a:	4b06      	ldr	r3, [pc, #24]	; (8001864 <HAL_RCC_OscConfig+0x470>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001852:	2b00      	cmp	r3, #0
 8001854:	d1f0      	bne.n	8001838 <HAL_RCC_OscConfig+0x444>
 8001856:	e03d      	b.n	80018d4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	699b      	ldr	r3, [r3, #24]
 800185c:	2b01      	cmp	r3, #1
 800185e:	d107      	bne.n	8001870 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001860:	2301      	movs	r3, #1
 8001862:	e038      	b.n	80018d6 <HAL_RCC_OscConfig+0x4e2>
 8001864:	40023800 	.word	0x40023800
 8001868:	40007000 	.word	0x40007000
 800186c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001870:	4b1b      	ldr	r3, [pc, #108]	; (80018e0 <HAL_RCC_OscConfig+0x4ec>)
 8001872:	685b      	ldr	r3, [r3, #4]
 8001874:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	699b      	ldr	r3, [r3, #24]
 800187a:	2b01      	cmp	r3, #1
 800187c:	d028      	beq.n	80018d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001888:	429a      	cmp	r2, r3
 800188a:	d121      	bne.n	80018d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001896:	429a      	cmp	r2, r3
 8001898:	d11a      	bne.n	80018d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800189a:	68fa      	ldr	r2, [r7, #12]
 800189c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80018a0:	4013      	ands	r3, r2
 80018a2:	687a      	ldr	r2, [r7, #4]
 80018a4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80018a6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80018a8:	4293      	cmp	r3, r2
 80018aa:	d111      	bne.n	80018d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018b6:	085b      	lsrs	r3, r3, #1
 80018b8:	3b01      	subs	r3, #1
 80018ba:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80018bc:	429a      	cmp	r2, r3
 80018be:	d107      	bne.n	80018d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018ca:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80018cc:	429a      	cmp	r2, r3
 80018ce:	d001      	beq.n	80018d4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80018d0:	2301      	movs	r3, #1
 80018d2:	e000      	b.n	80018d6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80018d4:	2300      	movs	r3, #0
}
 80018d6:	4618      	mov	r0, r3
 80018d8:	3718      	adds	r7, #24
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	40023800 	.word	0x40023800

080018e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b084      	sub	sp, #16
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
 80018ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d101      	bne.n	80018f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80018f4:	2301      	movs	r3, #1
 80018f6:	e0cc      	b.n	8001a92 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80018f8:	4b68      	ldr	r3, [pc, #416]	; (8001a9c <HAL_RCC_ClockConfig+0x1b8>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f003 0307 	and.w	r3, r3, #7
 8001900:	683a      	ldr	r2, [r7, #0]
 8001902:	429a      	cmp	r2, r3
 8001904:	d90c      	bls.n	8001920 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001906:	4b65      	ldr	r3, [pc, #404]	; (8001a9c <HAL_RCC_ClockConfig+0x1b8>)
 8001908:	683a      	ldr	r2, [r7, #0]
 800190a:	b2d2      	uxtb	r2, r2
 800190c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800190e:	4b63      	ldr	r3, [pc, #396]	; (8001a9c <HAL_RCC_ClockConfig+0x1b8>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f003 0307 	and.w	r3, r3, #7
 8001916:	683a      	ldr	r2, [r7, #0]
 8001918:	429a      	cmp	r2, r3
 800191a:	d001      	beq.n	8001920 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800191c:	2301      	movs	r3, #1
 800191e:	e0b8      	b.n	8001a92 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f003 0302 	and.w	r3, r3, #2
 8001928:	2b00      	cmp	r3, #0
 800192a:	d020      	beq.n	800196e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f003 0304 	and.w	r3, r3, #4
 8001934:	2b00      	cmp	r3, #0
 8001936:	d005      	beq.n	8001944 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001938:	4b59      	ldr	r3, [pc, #356]	; (8001aa0 <HAL_RCC_ClockConfig+0x1bc>)
 800193a:	689b      	ldr	r3, [r3, #8]
 800193c:	4a58      	ldr	r2, [pc, #352]	; (8001aa0 <HAL_RCC_ClockConfig+0x1bc>)
 800193e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001942:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f003 0308 	and.w	r3, r3, #8
 800194c:	2b00      	cmp	r3, #0
 800194e:	d005      	beq.n	800195c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001950:	4b53      	ldr	r3, [pc, #332]	; (8001aa0 <HAL_RCC_ClockConfig+0x1bc>)
 8001952:	689b      	ldr	r3, [r3, #8]
 8001954:	4a52      	ldr	r2, [pc, #328]	; (8001aa0 <HAL_RCC_ClockConfig+0x1bc>)
 8001956:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800195a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800195c:	4b50      	ldr	r3, [pc, #320]	; (8001aa0 <HAL_RCC_ClockConfig+0x1bc>)
 800195e:	689b      	ldr	r3, [r3, #8]
 8001960:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	689b      	ldr	r3, [r3, #8]
 8001968:	494d      	ldr	r1, [pc, #308]	; (8001aa0 <HAL_RCC_ClockConfig+0x1bc>)
 800196a:	4313      	orrs	r3, r2
 800196c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f003 0301 	and.w	r3, r3, #1
 8001976:	2b00      	cmp	r3, #0
 8001978:	d044      	beq.n	8001a04 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	685b      	ldr	r3, [r3, #4]
 800197e:	2b01      	cmp	r3, #1
 8001980:	d107      	bne.n	8001992 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001982:	4b47      	ldr	r3, [pc, #284]	; (8001aa0 <HAL_RCC_ClockConfig+0x1bc>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800198a:	2b00      	cmp	r3, #0
 800198c:	d119      	bne.n	80019c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800198e:	2301      	movs	r3, #1
 8001990:	e07f      	b.n	8001a92 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	685b      	ldr	r3, [r3, #4]
 8001996:	2b02      	cmp	r3, #2
 8001998:	d003      	beq.n	80019a2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800199e:	2b03      	cmp	r3, #3
 80019a0:	d107      	bne.n	80019b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019a2:	4b3f      	ldr	r3, [pc, #252]	; (8001aa0 <HAL_RCC_ClockConfig+0x1bc>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d109      	bne.n	80019c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019ae:	2301      	movs	r3, #1
 80019b0:	e06f      	b.n	8001a92 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019b2:	4b3b      	ldr	r3, [pc, #236]	; (8001aa0 <HAL_RCC_ClockConfig+0x1bc>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f003 0302 	and.w	r3, r3, #2
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d101      	bne.n	80019c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019be:	2301      	movs	r3, #1
 80019c0:	e067      	b.n	8001a92 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80019c2:	4b37      	ldr	r3, [pc, #220]	; (8001aa0 <HAL_RCC_ClockConfig+0x1bc>)
 80019c4:	689b      	ldr	r3, [r3, #8]
 80019c6:	f023 0203 	bic.w	r2, r3, #3
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	4934      	ldr	r1, [pc, #208]	; (8001aa0 <HAL_RCC_ClockConfig+0x1bc>)
 80019d0:	4313      	orrs	r3, r2
 80019d2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80019d4:	f7ff fa46 	bl	8000e64 <HAL_GetTick>
 80019d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019da:	e00a      	b.n	80019f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019dc:	f7ff fa42 	bl	8000e64 <HAL_GetTick>
 80019e0:	4602      	mov	r2, r0
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	1ad3      	subs	r3, r2, r3
 80019e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d901      	bls.n	80019f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80019ee:	2303      	movs	r3, #3
 80019f0:	e04f      	b.n	8001a92 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019f2:	4b2b      	ldr	r3, [pc, #172]	; (8001aa0 <HAL_RCC_ClockConfig+0x1bc>)
 80019f4:	689b      	ldr	r3, [r3, #8]
 80019f6:	f003 020c 	and.w	r2, r3, #12
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	009b      	lsls	r3, r3, #2
 8001a00:	429a      	cmp	r2, r3
 8001a02:	d1eb      	bne.n	80019dc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001a04:	4b25      	ldr	r3, [pc, #148]	; (8001a9c <HAL_RCC_ClockConfig+0x1b8>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f003 0307 	and.w	r3, r3, #7
 8001a0c:	683a      	ldr	r2, [r7, #0]
 8001a0e:	429a      	cmp	r2, r3
 8001a10:	d20c      	bcs.n	8001a2c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a12:	4b22      	ldr	r3, [pc, #136]	; (8001a9c <HAL_RCC_ClockConfig+0x1b8>)
 8001a14:	683a      	ldr	r2, [r7, #0]
 8001a16:	b2d2      	uxtb	r2, r2
 8001a18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a1a:	4b20      	ldr	r3, [pc, #128]	; (8001a9c <HAL_RCC_ClockConfig+0x1b8>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f003 0307 	and.w	r3, r3, #7
 8001a22:	683a      	ldr	r2, [r7, #0]
 8001a24:	429a      	cmp	r2, r3
 8001a26:	d001      	beq.n	8001a2c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001a28:	2301      	movs	r3, #1
 8001a2a:	e032      	b.n	8001a92 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f003 0304 	and.w	r3, r3, #4
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d008      	beq.n	8001a4a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a38:	4b19      	ldr	r3, [pc, #100]	; (8001aa0 <HAL_RCC_ClockConfig+0x1bc>)
 8001a3a:	689b      	ldr	r3, [r3, #8]
 8001a3c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	68db      	ldr	r3, [r3, #12]
 8001a44:	4916      	ldr	r1, [pc, #88]	; (8001aa0 <HAL_RCC_ClockConfig+0x1bc>)
 8001a46:	4313      	orrs	r3, r2
 8001a48:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f003 0308 	and.w	r3, r3, #8
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d009      	beq.n	8001a6a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001a56:	4b12      	ldr	r3, [pc, #72]	; (8001aa0 <HAL_RCC_ClockConfig+0x1bc>)
 8001a58:	689b      	ldr	r3, [r3, #8]
 8001a5a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	691b      	ldr	r3, [r3, #16]
 8001a62:	00db      	lsls	r3, r3, #3
 8001a64:	490e      	ldr	r1, [pc, #56]	; (8001aa0 <HAL_RCC_ClockConfig+0x1bc>)
 8001a66:	4313      	orrs	r3, r2
 8001a68:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001a6a:	f000 f821 	bl	8001ab0 <HAL_RCC_GetSysClockFreq>
 8001a6e:	4602      	mov	r2, r0
 8001a70:	4b0b      	ldr	r3, [pc, #44]	; (8001aa0 <HAL_RCC_ClockConfig+0x1bc>)
 8001a72:	689b      	ldr	r3, [r3, #8]
 8001a74:	091b      	lsrs	r3, r3, #4
 8001a76:	f003 030f 	and.w	r3, r3, #15
 8001a7a:	490a      	ldr	r1, [pc, #40]	; (8001aa4 <HAL_RCC_ClockConfig+0x1c0>)
 8001a7c:	5ccb      	ldrb	r3, [r1, r3]
 8001a7e:	fa22 f303 	lsr.w	r3, r2, r3
 8001a82:	4a09      	ldr	r2, [pc, #36]	; (8001aa8 <HAL_RCC_ClockConfig+0x1c4>)
 8001a84:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001a86:	4b09      	ldr	r3, [pc, #36]	; (8001aac <HAL_RCC_ClockConfig+0x1c8>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f7ff f83a 	bl	8000b04 <HAL_InitTick>

  return HAL_OK;
 8001a90:	2300      	movs	r3, #0
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	3710      	adds	r7, #16
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	40023c00 	.word	0x40023c00
 8001aa0:	40023800 	.word	0x40023800
 8001aa4:	08006148 	.word	0x08006148
 8001aa8:	20000000 	.word	0x20000000
 8001aac:	20000004 	.word	0x20000004

08001ab0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ab0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001ab4:	b094      	sub	sp, #80	; 0x50
 8001ab6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	647b      	str	r3, [r7, #68]	; 0x44
 8001abc:	2300      	movs	r3, #0
 8001abe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001ac8:	4b79      	ldr	r3, [pc, #484]	; (8001cb0 <HAL_RCC_GetSysClockFreq+0x200>)
 8001aca:	689b      	ldr	r3, [r3, #8]
 8001acc:	f003 030c 	and.w	r3, r3, #12
 8001ad0:	2b08      	cmp	r3, #8
 8001ad2:	d00d      	beq.n	8001af0 <HAL_RCC_GetSysClockFreq+0x40>
 8001ad4:	2b08      	cmp	r3, #8
 8001ad6:	f200 80e1 	bhi.w	8001c9c <HAL_RCC_GetSysClockFreq+0x1ec>
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d002      	beq.n	8001ae4 <HAL_RCC_GetSysClockFreq+0x34>
 8001ade:	2b04      	cmp	r3, #4
 8001ae0:	d003      	beq.n	8001aea <HAL_RCC_GetSysClockFreq+0x3a>
 8001ae2:	e0db      	b.n	8001c9c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001ae4:	4b73      	ldr	r3, [pc, #460]	; (8001cb4 <HAL_RCC_GetSysClockFreq+0x204>)
 8001ae6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001ae8:	e0db      	b.n	8001ca2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001aea:	4b73      	ldr	r3, [pc, #460]	; (8001cb8 <HAL_RCC_GetSysClockFreq+0x208>)
 8001aec:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001aee:	e0d8      	b.n	8001ca2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001af0:	4b6f      	ldr	r3, [pc, #444]	; (8001cb0 <HAL_RCC_GetSysClockFreq+0x200>)
 8001af2:	685b      	ldr	r3, [r3, #4]
 8001af4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001af8:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001afa:	4b6d      	ldr	r3, [pc, #436]	; (8001cb0 <HAL_RCC_GetSysClockFreq+0x200>)
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d063      	beq.n	8001bce <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b06:	4b6a      	ldr	r3, [pc, #424]	; (8001cb0 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b08:	685b      	ldr	r3, [r3, #4]
 8001b0a:	099b      	lsrs	r3, r3, #6
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	63bb      	str	r3, [r7, #56]	; 0x38
 8001b10:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001b12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001b14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b18:	633b      	str	r3, [r7, #48]	; 0x30
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	637b      	str	r3, [r7, #52]	; 0x34
 8001b1e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001b22:	4622      	mov	r2, r4
 8001b24:	462b      	mov	r3, r5
 8001b26:	f04f 0000 	mov.w	r0, #0
 8001b2a:	f04f 0100 	mov.w	r1, #0
 8001b2e:	0159      	lsls	r1, r3, #5
 8001b30:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001b34:	0150      	lsls	r0, r2, #5
 8001b36:	4602      	mov	r2, r0
 8001b38:	460b      	mov	r3, r1
 8001b3a:	4621      	mov	r1, r4
 8001b3c:	1a51      	subs	r1, r2, r1
 8001b3e:	6139      	str	r1, [r7, #16]
 8001b40:	4629      	mov	r1, r5
 8001b42:	eb63 0301 	sbc.w	r3, r3, r1
 8001b46:	617b      	str	r3, [r7, #20]
 8001b48:	f04f 0200 	mov.w	r2, #0
 8001b4c:	f04f 0300 	mov.w	r3, #0
 8001b50:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001b54:	4659      	mov	r1, fp
 8001b56:	018b      	lsls	r3, r1, #6
 8001b58:	4651      	mov	r1, sl
 8001b5a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001b5e:	4651      	mov	r1, sl
 8001b60:	018a      	lsls	r2, r1, #6
 8001b62:	4651      	mov	r1, sl
 8001b64:	ebb2 0801 	subs.w	r8, r2, r1
 8001b68:	4659      	mov	r1, fp
 8001b6a:	eb63 0901 	sbc.w	r9, r3, r1
 8001b6e:	f04f 0200 	mov.w	r2, #0
 8001b72:	f04f 0300 	mov.w	r3, #0
 8001b76:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001b7a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001b7e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001b82:	4690      	mov	r8, r2
 8001b84:	4699      	mov	r9, r3
 8001b86:	4623      	mov	r3, r4
 8001b88:	eb18 0303 	adds.w	r3, r8, r3
 8001b8c:	60bb      	str	r3, [r7, #8]
 8001b8e:	462b      	mov	r3, r5
 8001b90:	eb49 0303 	adc.w	r3, r9, r3
 8001b94:	60fb      	str	r3, [r7, #12]
 8001b96:	f04f 0200 	mov.w	r2, #0
 8001b9a:	f04f 0300 	mov.w	r3, #0
 8001b9e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001ba2:	4629      	mov	r1, r5
 8001ba4:	024b      	lsls	r3, r1, #9
 8001ba6:	4621      	mov	r1, r4
 8001ba8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001bac:	4621      	mov	r1, r4
 8001bae:	024a      	lsls	r2, r1, #9
 8001bb0:	4610      	mov	r0, r2
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	62bb      	str	r3, [r7, #40]	; 0x28
 8001bba:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001bbc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001bc0:	f7fe fb5e 	bl	8000280 <__aeabi_uldivmod>
 8001bc4:	4602      	mov	r2, r0
 8001bc6:	460b      	mov	r3, r1
 8001bc8:	4613      	mov	r3, r2
 8001bca:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001bcc:	e058      	b.n	8001c80 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001bce:	4b38      	ldr	r3, [pc, #224]	; (8001cb0 <HAL_RCC_GetSysClockFreq+0x200>)
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	099b      	lsrs	r3, r3, #6
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	4611      	mov	r1, r2
 8001bda:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001bde:	623b      	str	r3, [r7, #32]
 8001be0:	2300      	movs	r3, #0
 8001be2:	627b      	str	r3, [r7, #36]	; 0x24
 8001be4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001be8:	4642      	mov	r2, r8
 8001bea:	464b      	mov	r3, r9
 8001bec:	f04f 0000 	mov.w	r0, #0
 8001bf0:	f04f 0100 	mov.w	r1, #0
 8001bf4:	0159      	lsls	r1, r3, #5
 8001bf6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001bfa:	0150      	lsls	r0, r2, #5
 8001bfc:	4602      	mov	r2, r0
 8001bfe:	460b      	mov	r3, r1
 8001c00:	4641      	mov	r1, r8
 8001c02:	ebb2 0a01 	subs.w	sl, r2, r1
 8001c06:	4649      	mov	r1, r9
 8001c08:	eb63 0b01 	sbc.w	fp, r3, r1
 8001c0c:	f04f 0200 	mov.w	r2, #0
 8001c10:	f04f 0300 	mov.w	r3, #0
 8001c14:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001c18:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001c1c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001c20:	ebb2 040a 	subs.w	r4, r2, sl
 8001c24:	eb63 050b 	sbc.w	r5, r3, fp
 8001c28:	f04f 0200 	mov.w	r2, #0
 8001c2c:	f04f 0300 	mov.w	r3, #0
 8001c30:	00eb      	lsls	r3, r5, #3
 8001c32:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001c36:	00e2      	lsls	r2, r4, #3
 8001c38:	4614      	mov	r4, r2
 8001c3a:	461d      	mov	r5, r3
 8001c3c:	4643      	mov	r3, r8
 8001c3e:	18e3      	adds	r3, r4, r3
 8001c40:	603b      	str	r3, [r7, #0]
 8001c42:	464b      	mov	r3, r9
 8001c44:	eb45 0303 	adc.w	r3, r5, r3
 8001c48:	607b      	str	r3, [r7, #4]
 8001c4a:	f04f 0200 	mov.w	r2, #0
 8001c4e:	f04f 0300 	mov.w	r3, #0
 8001c52:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001c56:	4629      	mov	r1, r5
 8001c58:	028b      	lsls	r3, r1, #10
 8001c5a:	4621      	mov	r1, r4
 8001c5c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001c60:	4621      	mov	r1, r4
 8001c62:	028a      	lsls	r2, r1, #10
 8001c64:	4610      	mov	r0, r2
 8001c66:	4619      	mov	r1, r3
 8001c68:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	61bb      	str	r3, [r7, #24]
 8001c6e:	61fa      	str	r2, [r7, #28]
 8001c70:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c74:	f7fe fb04 	bl	8000280 <__aeabi_uldivmod>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	460b      	mov	r3, r1
 8001c7c:	4613      	mov	r3, r2
 8001c7e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001c80:	4b0b      	ldr	r3, [pc, #44]	; (8001cb0 <HAL_RCC_GetSysClockFreq+0x200>)
 8001c82:	685b      	ldr	r3, [r3, #4]
 8001c84:	0c1b      	lsrs	r3, r3, #16
 8001c86:	f003 0303 	and.w	r3, r3, #3
 8001c8a:	3301      	adds	r3, #1
 8001c8c:	005b      	lsls	r3, r3, #1
 8001c8e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001c90:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001c92:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001c94:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c98:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001c9a:	e002      	b.n	8001ca2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001c9c:	4b05      	ldr	r3, [pc, #20]	; (8001cb4 <HAL_RCC_GetSysClockFreq+0x204>)
 8001c9e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001ca0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ca2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	3750      	adds	r7, #80	; 0x50
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001cae:	bf00      	nop
 8001cb0:	40023800 	.word	0x40023800
 8001cb4:	00f42400 	.word	0x00f42400
 8001cb8:	007a1200 	.word	0x007a1200

08001cbc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001cc0:	4b03      	ldr	r3, [pc, #12]	; (8001cd0 <HAL_RCC_GetHCLKFreq+0x14>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
}
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ccc:	4770      	bx	lr
 8001cce:	bf00      	nop
 8001cd0:	20000000 	.word	0x20000000

08001cd4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001cd8:	f7ff fff0 	bl	8001cbc <HAL_RCC_GetHCLKFreq>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	4b05      	ldr	r3, [pc, #20]	; (8001cf4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001ce0:	689b      	ldr	r3, [r3, #8]
 8001ce2:	0a9b      	lsrs	r3, r3, #10
 8001ce4:	f003 0307 	and.w	r3, r3, #7
 8001ce8:	4903      	ldr	r1, [pc, #12]	; (8001cf8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001cea:	5ccb      	ldrb	r3, [r1, r3]
 8001cec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	40023800 	.word	0x40023800
 8001cf8:	08006158 	.word	0x08006158

08001cfc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001d00:	f7ff ffdc 	bl	8001cbc <HAL_RCC_GetHCLKFreq>
 8001d04:	4602      	mov	r2, r0
 8001d06:	4b05      	ldr	r3, [pc, #20]	; (8001d1c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d08:	689b      	ldr	r3, [r3, #8]
 8001d0a:	0b5b      	lsrs	r3, r3, #13
 8001d0c:	f003 0307 	and.w	r3, r3, #7
 8001d10:	4903      	ldr	r1, [pc, #12]	; (8001d20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d12:	5ccb      	ldrb	r3, [r1, r3]
 8001d14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	bd80      	pop	{r7, pc}
 8001d1c:	40023800 	.word	0x40023800
 8001d20:	08006158 	.word	0x08006158

08001d24 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b083      	sub	sp, #12
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
 8001d2c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	220f      	movs	r2, #15
 8001d32:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001d34:	4b12      	ldr	r3, [pc, #72]	; (8001d80 <HAL_RCC_GetClockConfig+0x5c>)
 8001d36:	689b      	ldr	r3, [r3, #8]
 8001d38:	f003 0203 	and.w	r2, r3, #3
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001d40:	4b0f      	ldr	r3, [pc, #60]	; (8001d80 <HAL_RCC_GetClockConfig+0x5c>)
 8001d42:	689b      	ldr	r3, [r3, #8]
 8001d44:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001d4c:	4b0c      	ldr	r3, [pc, #48]	; (8001d80 <HAL_RCC_GetClockConfig+0x5c>)
 8001d4e:	689b      	ldr	r3, [r3, #8]
 8001d50:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001d58:	4b09      	ldr	r3, [pc, #36]	; (8001d80 <HAL_RCC_GetClockConfig+0x5c>)
 8001d5a:	689b      	ldr	r3, [r3, #8]
 8001d5c:	08db      	lsrs	r3, r3, #3
 8001d5e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001d66:	4b07      	ldr	r3, [pc, #28]	; (8001d84 <HAL_RCC_GetClockConfig+0x60>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f003 0207 	and.w	r2, r3, #7
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	601a      	str	r2, [r3, #0]
}
 8001d72:	bf00      	nop
 8001d74:	370c      	adds	r7, #12
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr
 8001d7e:	bf00      	nop
 8001d80:	40023800 	.word	0x40023800
 8001d84:	40023c00 	.word	0x40023c00

08001d88 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b082      	sub	sp, #8
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d101      	bne.n	8001d9a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001d96:	2301      	movs	r3, #1
 8001d98:	e041      	b.n	8001e1e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001da0:	b2db      	uxtb	r3, r3
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d106      	bne.n	8001db4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	2200      	movs	r2, #0
 8001daa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001dae:	6878      	ldr	r0, [r7, #4]
 8001db0:	f000 f839 	bl	8001e26 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	2202      	movs	r2, #2
 8001db8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681a      	ldr	r2, [r3, #0]
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	3304      	adds	r3, #4
 8001dc4:	4619      	mov	r1, r3
 8001dc6:	4610      	mov	r0, r2
 8001dc8:	f000 f9ca 	bl	8002160 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2201      	movs	r2, #1
 8001dd0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2201      	movs	r2, #1
 8001de0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2201      	movs	r2, #1
 8001de8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2201      	movs	r2, #1
 8001df0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	2201      	movs	r2, #1
 8001df8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2201      	movs	r2, #1
 8001e00:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2201      	movs	r2, #1
 8001e08:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	2201      	movs	r2, #1
 8001e10:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2201      	movs	r2, #1
 8001e18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001e1c:	2300      	movs	r3, #0
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	3708      	adds	r7, #8
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}

08001e26 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001e26:	b480      	push	{r7}
 8001e28:	b083      	sub	sp, #12
 8001e2a:	af00      	add	r7, sp, #0
 8001e2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001e2e:	bf00      	nop
 8001e30:	370c      	adds	r7, #12
 8001e32:	46bd      	mov	sp, r7
 8001e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e38:	4770      	bx	lr
	...

08001e3c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b085      	sub	sp, #20
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e4a:	b2db      	uxtb	r3, r3
 8001e4c:	2b01      	cmp	r3, #1
 8001e4e:	d001      	beq.n	8001e54 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001e50:	2301      	movs	r3, #1
 8001e52:	e044      	b.n	8001ede <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2202      	movs	r2, #2
 8001e58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	68da      	ldr	r2, [r3, #12]
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f042 0201 	orr.w	r2, r2, #1
 8001e6a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4a1e      	ldr	r2, [pc, #120]	; (8001eec <HAL_TIM_Base_Start_IT+0xb0>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d018      	beq.n	8001ea8 <HAL_TIM_Base_Start_IT+0x6c>
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e7e:	d013      	beq.n	8001ea8 <HAL_TIM_Base_Start_IT+0x6c>
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a1a      	ldr	r2, [pc, #104]	; (8001ef0 <HAL_TIM_Base_Start_IT+0xb4>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d00e      	beq.n	8001ea8 <HAL_TIM_Base_Start_IT+0x6c>
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4a19      	ldr	r2, [pc, #100]	; (8001ef4 <HAL_TIM_Base_Start_IT+0xb8>)
 8001e90:	4293      	cmp	r3, r2
 8001e92:	d009      	beq.n	8001ea8 <HAL_TIM_Base_Start_IT+0x6c>
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4a17      	ldr	r2, [pc, #92]	; (8001ef8 <HAL_TIM_Base_Start_IT+0xbc>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d004      	beq.n	8001ea8 <HAL_TIM_Base_Start_IT+0x6c>
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	4a16      	ldr	r2, [pc, #88]	; (8001efc <HAL_TIM_Base_Start_IT+0xc0>)
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	d111      	bne.n	8001ecc <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	689b      	ldr	r3, [r3, #8]
 8001eae:	f003 0307 	and.w	r3, r3, #7
 8001eb2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	2b06      	cmp	r3, #6
 8001eb8:	d010      	beq.n	8001edc <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	681a      	ldr	r2, [r3, #0]
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f042 0201 	orr.w	r2, r2, #1
 8001ec8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001eca:	e007      	b.n	8001edc <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	681a      	ldr	r2, [r3, #0]
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f042 0201 	orr.w	r2, r2, #1
 8001eda:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001edc:	2300      	movs	r3, #0
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	3714      	adds	r7, #20
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee8:	4770      	bx	lr
 8001eea:	bf00      	nop
 8001eec:	40010000 	.word	0x40010000
 8001ef0:	40000400 	.word	0x40000400
 8001ef4:	40000800 	.word	0x40000800
 8001ef8:	40000c00 	.word	0x40000c00
 8001efc:	40014000 	.word	0x40014000

08001f00 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b082      	sub	sp, #8
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	691b      	ldr	r3, [r3, #16]
 8001f0e:	f003 0302 	and.w	r3, r3, #2
 8001f12:	2b02      	cmp	r3, #2
 8001f14:	d122      	bne.n	8001f5c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	68db      	ldr	r3, [r3, #12]
 8001f1c:	f003 0302 	and.w	r3, r3, #2
 8001f20:	2b02      	cmp	r3, #2
 8001f22:	d11b      	bne.n	8001f5c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f06f 0202 	mvn.w	r2, #2
 8001f2c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2201      	movs	r2, #1
 8001f32:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	699b      	ldr	r3, [r3, #24]
 8001f3a:	f003 0303 	and.w	r3, r3, #3
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d003      	beq.n	8001f4a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001f42:	6878      	ldr	r0, [r7, #4]
 8001f44:	f000 f8ee 	bl	8002124 <HAL_TIM_IC_CaptureCallback>
 8001f48:	e005      	b.n	8001f56 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f4a:	6878      	ldr	r0, [r7, #4]
 8001f4c:	f000 f8e0 	bl	8002110 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f50:	6878      	ldr	r0, [r7, #4]
 8001f52:	f000 f8f1 	bl	8002138 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2200      	movs	r2, #0
 8001f5a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	691b      	ldr	r3, [r3, #16]
 8001f62:	f003 0304 	and.w	r3, r3, #4
 8001f66:	2b04      	cmp	r3, #4
 8001f68:	d122      	bne.n	8001fb0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	68db      	ldr	r3, [r3, #12]
 8001f70:	f003 0304 	and.w	r3, r3, #4
 8001f74:	2b04      	cmp	r3, #4
 8001f76:	d11b      	bne.n	8001fb0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f06f 0204 	mvn.w	r2, #4
 8001f80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	2202      	movs	r2, #2
 8001f86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	699b      	ldr	r3, [r3, #24]
 8001f8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d003      	beq.n	8001f9e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f96:	6878      	ldr	r0, [r7, #4]
 8001f98:	f000 f8c4 	bl	8002124 <HAL_TIM_IC_CaptureCallback>
 8001f9c:	e005      	b.n	8001faa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f9e:	6878      	ldr	r0, [r7, #4]
 8001fa0:	f000 f8b6 	bl	8002110 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fa4:	6878      	ldr	r0, [r7, #4]
 8001fa6:	f000 f8c7 	bl	8002138 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2200      	movs	r2, #0
 8001fae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	691b      	ldr	r3, [r3, #16]
 8001fb6:	f003 0308 	and.w	r3, r3, #8
 8001fba:	2b08      	cmp	r3, #8
 8001fbc:	d122      	bne.n	8002004 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	68db      	ldr	r3, [r3, #12]
 8001fc4:	f003 0308 	and.w	r3, r3, #8
 8001fc8:	2b08      	cmp	r3, #8
 8001fca:	d11b      	bne.n	8002004 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f06f 0208 	mvn.w	r2, #8
 8001fd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2204      	movs	r2, #4
 8001fda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	69db      	ldr	r3, [r3, #28]
 8001fe2:	f003 0303 	and.w	r3, r3, #3
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d003      	beq.n	8001ff2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001fea:	6878      	ldr	r0, [r7, #4]
 8001fec:	f000 f89a 	bl	8002124 <HAL_TIM_IC_CaptureCallback>
 8001ff0:	e005      	b.n	8001ffe <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ff2:	6878      	ldr	r0, [r7, #4]
 8001ff4:	f000 f88c 	bl	8002110 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ff8:	6878      	ldr	r0, [r7, #4]
 8001ffa:	f000 f89d 	bl	8002138 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2200      	movs	r2, #0
 8002002:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	691b      	ldr	r3, [r3, #16]
 800200a:	f003 0310 	and.w	r3, r3, #16
 800200e:	2b10      	cmp	r3, #16
 8002010:	d122      	bne.n	8002058 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	68db      	ldr	r3, [r3, #12]
 8002018:	f003 0310 	and.w	r3, r3, #16
 800201c:	2b10      	cmp	r3, #16
 800201e:	d11b      	bne.n	8002058 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f06f 0210 	mvn.w	r2, #16
 8002028:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2208      	movs	r2, #8
 800202e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	69db      	ldr	r3, [r3, #28]
 8002036:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800203a:	2b00      	cmp	r3, #0
 800203c:	d003      	beq.n	8002046 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800203e:	6878      	ldr	r0, [r7, #4]
 8002040:	f000 f870 	bl	8002124 <HAL_TIM_IC_CaptureCallback>
 8002044:	e005      	b.n	8002052 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002046:	6878      	ldr	r0, [r7, #4]
 8002048:	f000 f862 	bl	8002110 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800204c:	6878      	ldr	r0, [r7, #4]
 800204e:	f000 f873 	bl	8002138 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2200      	movs	r2, #0
 8002056:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	691b      	ldr	r3, [r3, #16]
 800205e:	f003 0301 	and.w	r3, r3, #1
 8002062:	2b01      	cmp	r3, #1
 8002064:	d10e      	bne.n	8002084 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	68db      	ldr	r3, [r3, #12]
 800206c:	f003 0301 	and.w	r3, r3, #1
 8002070:	2b01      	cmp	r3, #1
 8002072:	d107      	bne.n	8002084 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f06f 0201 	mvn.w	r2, #1
 800207c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800207e:	6878      	ldr	r0, [r7, #4]
 8002080:	f7fe fcb4 	bl	80009ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	691b      	ldr	r3, [r3, #16]
 800208a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800208e:	2b80      	cmp	r3, #128	; 0x80
 8002090:	d10e      	bne.n	80020b0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	68db      	ldr	r3, [r3, #12]
 8002098:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800209c:	2b80      	cmp	r3, #128	; 0x80
 800209e:	d107      	bne.n	80020b0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80020a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80020aa:	6878      	ldr	r0, [r7, #4]
 80020ac:	f000 f8e2 	bl	8002274 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	691b      	ldr	r3, [r3, #16]
 80020b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020ba:	2b40      	cmp	r3, #64	; 0x40
 80020bc:	d10e      	bne.n	80020dc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	68db      	ldr	r3, [r3, #12]
 80020c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020c8:	2b40      	cmp	r3, #64	; 0x40
 80020ca:	d107      	bne.n	80020dc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80020d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80020d6:	6878      	ldr	r0, [r7, #4]
 80020d8:	f000 f838 	bl	800214c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	691b      	ldr	r3, [r3, #16]
 80020e2:	f003 0320 	and.w	r3, r3, #32
 80020e6:	2b20      	cmp	r3, #32
 80020e8:	d10e      	bne.n	8002108 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	68db      	ldr	r3, [r3, #12]
 80020f0:	f003 0320 	and.w	r3, r3, #32
 80020f4:	2b20      	cmp	r3, #32
 80020f6:	d107      	bne.n	8002108 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f06f 0220 	mvn.w	r2, #32
 8002100:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002102:	6878      	ldr	r0, [r7, #4]
 8002104:	f000 f8ac 	bl	8002260 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002108:	bf00      	nop
 800210a:	3708      	adds	r7, #8
 800210c:	46bd      	mov	sp, r7
 800210e:	bd80      	pop	{r7, pc}

08002110 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002110:	b480      	push	{r7}
 8002112:	b083      	sub	sp, #12
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002118:	bf00      	nop
 800211a:	370c      	adds	r7, #12
 800211c:	46bd      	mov	sp, r7
 800211e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002122:	4770      	bx	lr

08002124 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002124:	b480      	push	{r7}
 8002126:	b083      	sub	sp, #12
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800212c:	bf00      	nop
 800212e:	370c      	adds	r7, #12
 8002130:	46bd      	mov	sp, r7
 8002132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002136:	4770      	bx	lr

08002138 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002138:	b480      	push	{r7}
 800213a:	b083      	sub	sp, #12
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002140:	bf00      	nop
 8002142:	370c      	adds	r7, #12
 8002144:	46bd      	mov	sp, r7
 8002146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214a:	4770      	bx	lr

0800214c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800214c:	b480      	push	{r7}
 800214e:	b083      	sub	sp, #12
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002154:	bf00      	nop
 8002156:	370c      	adds	r7, #12
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr

08002160 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002160:	b480      	push	{r7}
 8002162:	b085      	sub	sp, #20
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
 8002168:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	4a34      	ldr	r2, [pc, #208]	; (8002244 <TIM_Base_SetConfig+0xe4>)
 8002174:	4293      	cmp	r3, r2
 8002176:	d00f      	beq.n	8002198 <TIM_Base_SetConfig+0x38>
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800217e:	d00b      	beq.n	8002198 <TIM_Base_SetConfig+0x38>
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	4a31      	ldr	r2, [pc, #196]	; (8002248 <TIM_Base_SetConfig+0xe8>)
 8002184:	4293      	cmp	r3, r2
 8002186:	d007      	beq.n	8002198 <TIM_Base_SetConfig+0x38>
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	4a30      	ldr	r2, [pc, #192]	; (800224c <TIM_Base_SetConfig+0xec>)
 800218c:	4293      	cmp	r3, r2
 800218e:	d003      	beq.n	8002198 <TIM_Base_SetConfig+0x38>
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	4a2f      	ldr	r2, [pc, #188]	; (8002250 <TIM_Base_SetConfig+0xf0>)
 8002194:	4293      	cmp	r3, r2
 8002196:	d108      	bne.n	80021aa <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800219e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	68fa      	ldr	r2, [r7, #12]
 80021a6:	4313      	orrs	r3, r2
 80021a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	4a25      	ldr	r2, [pc, #148]	; (8002244 <TIM_Base_SetConfig+0xe4>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d01b      	beq.n	80021ea <TIM_Base_SetConfig+0x8a>
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021b8:	d017      	beq.n	80021ea <TIM_Base_SetConfig+0x8a>
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	4a22      	ldr	r2, [pc, #136]	; (8002248 <TIM_Base_SetConfig+0xe8>)
 80021be:	4293      	cmp	r3, r2
 80021c0:	d013      	beq.n	80021ea <TIM_Base_SetConfig+0x8a>
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	4a21      	ldr	r2, [pc, #132]	; (800224c <TIM_Base_SetConfig+0xec>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d00f      	beq.n	80021ea <TIM_Base_SetConfig+0x8a>
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	4a20      	ldr	r2, [pc, #128]	; (8002250 <TIM_Base_SetConfig+0xf0>)
 80021ce:	4293      	cmp	r3, r2
 80021d0:	d00b      	beq.n	80021ea <TIM_Base_SetConfig+0x8a>
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	4a1f      	ldr	r2, [pc, #124]	; (8002254 <TIM_Base_SetConfig+0xf4>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d007      	beq.n	80021ea <TIM_Base_SetConfig+0x8a>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	4a1e      	ldr	r2, [pc, #120]	; (8002258 <TIM_Base_SetConfig+0xf8>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d003      	beq.n	80021ea <TIM_Base_SetConfig+0x8a>
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	4a1d      	ldr	r2, [pc, #116]	; (800225c <TIM_Base_SetConfig+0xfc>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d108      	bne.n	80021fc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80021f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	68db      	ldr	r3, [r3, #12]
 80021f6:	68fa      	ldr	r2, [r7, #12]
 80021f8:	4313      	orrs	r3, r2
 80021fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	695b      	ldr	r3, [r3, #20]
 8002206:	4313      	orrs	r3, r2
 8002208:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	68fa      	ldr	r2, [r7, #12]
 800220e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	689a      	ldr	r2, [r3, #8]
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	681a      	ldr	r2, [r3, #0]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	4a08      	ldr	r2, [pc, #32]	; (8002244 <TIM_Base_SetConfig+0xe4>)
 8002224:	4293      	cmp	r3, r2
 8002226:	d103      	bne.n	8002230 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	691a      	ldr	r2, [r3, #16]
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2201      	movs	r2, #1
 8002234:	615a      	str	r2, [r3, #20]
}
 8002236:	bf00      	nop
 8002238:	3714      	adds	r7, #20
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr
 8002242:	bf00      	nop
 8002244:	40010000 	.word	0x40010000
 8002248:	40000400 	.word	0x40000400
 800224c:	40000800 	.word	0x40000800
 8002250:	40000c00 	.word	0x40000c00
 8002254:	40014000 	.word	0x40014000
 8002258:	40014400 	.word	0x40014400
 800225c:	40014800 	.word	0x40014800

08002260 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002260:	b480      	push	{r7}
 8002262:	b083      	sub	sp, #12
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002268:	bf00      	nop
 800226a:	370c      	adds	r7, #12
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr

08002274 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002274:	b480      	push	{r7}
 8002276:	b083      	sub	sp, #12
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800227c:	bf00      	nop
 800227e:	370c      	adds	r7, #12
 8002280:	46bd      	mov	sp, r7
 8002282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002286:	4770      	bx	lr

08002288 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b082      	sub	sp, #8
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d101      	bne.n	800229a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002296:	2301      	movs	r3, #1
 8002298:	e03f      	b.n	800231a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022a0:	b2db      	uxtb	r3, r3
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d106      	bne.n	80022b4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2200      	movs	r2, #0
 80022aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80022ae:	6878      	ldr	r0, [r7, #4]
 80022b0:	f7fe fbe0 	bl	8000a74 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2224      	movs	r2, #36	; 0x24
 80022b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	68da      	ldr	r2, [r3, #12]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80022ca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80022cc:	6878      	ldr	r0, [r7, #4]
 80022ce:	f000 f929 	bl	8002524 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	691a      	ldr	r2, [r3, #16]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80022e0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	695a      	ldr	r2, [r3, #20]
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80022f0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	68da      	ldr	r2, [r3, #12]
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002300:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	2200      	movs	r2, #0
 8002306:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2220      	movs	r2, #32
 800230c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2220      	movs	r2, #32
 8002314:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002318:	2300      	movs	r3, #0
}
 800231a:	4618      	mov	r0, r3
 800231c:	3708      	adds	r7, #8
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}

08002322 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002322:	b580      	push	{r7, lr}
 8002324:	b08a      	sub	sp, #40	; 0x28
 8002326:	af02      	add	r7, sp, #8
 8002328:	60f8      	str	r0, [r7, #12]
 800232a:	60b9      	str	r1, [r7, #8]
 800232c:	603b      	str	r3, [r7, #0]
 800232e:	4613      	mov	r3, r2
 8002330:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002332:	2300      	movs	r3, #0
 8002334:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800233c:	b2db      	uxtb	r3, r3
 800233e:	2b20      	cmp	r3, #32
 8002340:	d17c      	bne.n	800243c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002342:	68bb      	ldr	r3, [r7, #8]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d002      	beq.n	800234e <HAL_UART_Transmit+0x2c>
 8002348:	88fb      	ldrh	r3, [r7, #6]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d101      	bne.n	8002352 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800234e:	2301      	movs	r3, #1
 8002350:	e075      	b.n	800243e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002358:	2b01      	cmp	r3, #1
 800235a:	d101      	bne.n	8002360 <HAL_UART_Transmit+0x3e>
 800235c:	2302      	movs	r3, #2
 800235e:	e06e      	b.n	800243e <HAL_UART_Transmit+0x11c>
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	2201      	movs	r2, #1
 8002364:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	2200      	movs	r2, #0
 800236c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	2221      	movs	r2, #33	; 0x21
 8002372:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002376:	f7fe fd75 	bl	8000e64 <HAL_GetTick>
 800237a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	88fa      	ldrh	r2, [r7, #6]
 8002380:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	88fa      	ldrh	r2, [r7, #6]
 8002386:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	689b      	ldr	r3, [r3, #8]
 800238c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002390:	d108      	bne.n	80023a4 <HAL_UART_Transmit+0x82>
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	691b      	ldr	r3, [r3, #16]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d104      	bne.n	80023a4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800239a:	2300      	movs	r3, #0
 800239c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800239e:	68bb      	ldr	r3, [r7, #8]
 80023a0:	61bb      	str	r3, [r7, #24]
 80023a2:	e003      	b.n	80023ac <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80023a4:	68bb      	ldr	r3, [r7, #8]
 80023a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80023a8:	2300      	movs	r3, #0
 80023aa:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	2200      	movs	r2, #0
 80023b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80023b4:	e02a      	b.n	800240c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	9300      	str	r3, [sp, #0]
 80023ba:	697b      	ldr	r3, [r7, #20]
 80023bc:	2200      	movs	r2, #0
 80023be:	2180      	movs	r1, #128	; 0x80
 80023c0:	68f8      	ldr	r0, [r7, #12]
 80023c2:	f000 f840 	bl	8002446 <UART_WaitOnFlagUntilTimeout>
 80023c6:	4603      	mov	r3, r0
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d001      	beq.n	80023d0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80023cc:	2303      	movs	r3, #3
 80023ce:	e036      	b.n	800243e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80023d0:	69fb      	ldr	r3, [r7, #28]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d10b      	bne.n	80023ee <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80023d6:	69bb      	ldr	r3, [r7, #24]
 80023d8:	881b      	ldrh	r3, [r3, #0]
 80023da:	461a      	mov	r2, r3
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80023e4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80023e6:	69bb      	ldr	r3, [r7, #24]
 80023e8:	3302      	adds	r3, #2
 80023ea:	61bb      	str	r3, [r7, #24]
 80023ec:	e007      	b.n	80023fe <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80023ee:	69fb      	ldr	r3, [r7, #28]
 80023f0:	781a      	ldrb	r2, [r3, #0]
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80023f8:	69fb      	ldr	r3, [r7, #28]
 80023fa:	3301      	adds	r3, #1
 80023fc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002402:	b29b      	uxth	r3, r3
 8002404:	3b01      	subs	r3, #1
 8002406:	b29a      	uxth	r2, r3
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002410:	b29b      	uxth	r3, r3
 8002412:	2b00      	cmp	r3, #0
 8002414:	d1cf      	bne.n	80023b6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	9300      	str	r3, [sp, #0]
 800241a:	697b      	ldr	r3, [r7, #20]
 800241c:	2200      	movs	r2, #0
 800241e:	2140      	movs	r1, #64	; 0x40
 8002420:	68f8      	ldr	r0, [r7, #12]
 8002422:	f000 f810 	bl	8002446 <UART_WaitOnFlagUntilTimeout>
 8002426:	4603      	mov	r3, r0
 8002428:	2b00      	cmp	r3, #0
 800242a:	d001      	beq.n	8002430 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800242c:	2303      	movs	r3, #3
 800242e:	e006      	b.n	800243e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	2220      	movs	r2, #32
 8002434:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002438:	2300      	movs	r3, #0
 800243a:	e000      	b.n	800243e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800243c:	2302      	movs	r3, #2
  }
}
 800243e:	4618      	mov	r0, r3
 8002440:	3720      	adds	r7, #32
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}

08002446 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002446:	b580      	push	{r7, lr}
 8002448:	b090      	sub	sp, #64	; 0x40
 800244a:	af00      	add	r7, sp, #0
 800244c:	60f8      	str	r0, [r7, #12]
 800244e:	60b9      	str	r1, [r7, #8]
 8002450:	603b      	str	r3, [r7, #0]
 8002452:	4613      	mov	r3, r2
 8002454:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002456:	e050      	b.n	80024fa <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002458:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800245a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800245e:	d04c      	beq.n	80024fa <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002460:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002462:	2b00      	cmp	r3, #0
 8002464:	d007      	beq.n	8002476 <UART_WaitOnFlagUntilTimeout+0x30>
 8002466:	f7fe fcfd 	bl	8000e64 <HAL_GetTick>
 800246a:	4602      	mov	r2, r0
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	1ad3      	subs	r3, r2, r3
 8002470:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002472:	429a      	cmp	r2, r3
 8002474:	d241      	bcs.n	80024fa <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	330c      	adds	r3, #12
 800247c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800247e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002480:	e853 3f00 	ldrex	r3, [r3]
 8002484:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002488:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800248c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	330c      	adds	r3, #12
 8002494:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002496:	637a      	str	r2, [r7, #52]	; 0x34
 8002498:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800249a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800249c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800249e:	e841 2300 	strex	r3, r2, [r1]
 80024a2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80024a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d1e5      	bne.n	8002476 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	3314      	adds	r3, #20
 80024b0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024b2:	697b      	ldr	r3, [r7, #20]
 80024b4:	e853 3f00 	ldrex	r3, [r3]
 80024b8:	613b      	str	r3, [r7, #16]
   return(result);
 80024ba:	693b      	ldr	r3, [r7, #16]
 80024bc:	f023 0301 	bic.w	r3, r3, #1
 80024c0:	63bb      	str	r3, [r7, #56]	; 0x38
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	3314      	adds	r3, #20
 80024c8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80024ca:	623a      	str	r2, [r7, #32]
 80024cc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024ce:	69f9      	ldr	r1, [r7, #28]
 80024d0:	6a3a      	ldr	r2, [r7, #32]
 80024d2:	e841 2300 	strex	r3, r2, [r1]
 80024d6:	61bb      	str	r3, [r7, #24]
   return(result);
 80024d8:	69bb      	ldr	r3, [r7, #24]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d1e5      	bne.n	80024aa <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	2220      	movs	r2, #32
 80024e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	2220      	movs	r2, #32
 80024ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	2200      	movs	r2, #0
 80024f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80024f6:	2303      	movs	r3, #3
 80024f8:	e00f      	b.n	800251a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	681a      	ldr	r2, [r3, #0]
 8002500:	68bb      	ldr	r3, [r7, #8]
 8002502:	4013      	ands	r3, r2
 8002504:	68ba      	ldr	r2, [r7, #8]
 8002506:	429a      	cmp	r2, r3
 8002508:	bf0c      	ite	eq
 800250a:	2301      	moveq	r3, #1
 800250c:	2300      	movne	r3, #0
 800250e:	b2db      	uxtb	r3, r3
 8002510:	461a      	mov	r2, r3
 8002512:	79fb      	ldrb	r3, [r7, #7]
 8002514:	429a      	cmp	r2, r3
 8002516:	d09f      	beq.n	8002458 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002518:	2300      	movs	r3, #0
}
 800251a:	4618      	mov	r0, r3
 800251c:	3740      	adds	r7, #64	; 0x40
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}
	...

08002524 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002524:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002528:	b0c0      	sub	sp, #256	; 0x100
 800252a:	af00      	add	r7, sp, #0
 800252c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002530:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	691b      	ldr	r3, [r3, #16]
 8002538:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800253c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002540:	68d9      	ldr	r1, [r3, #12]
 8002542:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002546:	681a      	ldr	r2, [r3, #0]
 8002548:	ea40 0301 	orr.w	r3, r0, r1
 800254c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800254e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002552:	689a      	ldr	r2, [r3, #8]
 8002554:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002558:	691b      	ldr	r3, [r3, #16]
 800255a:	431a      	orrs	r2, r3
 800255c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002560:	695b      	ldr	r3, [r3, #20]
 8002562:	431a      	orrs	r2, r3
 8002564:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002568:	69db      	ldr	r3, [r3, #28]
 800256a:	4313      	orrs	r3, r2
 800256c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002570:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	68db      	ldr	r3, [r3, #12]
 8002578:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800257c:	f021 010c 	bic.w	r1, r1, #12
 8002580:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002584:	681a      	ldr	r2, [r3, #0]
 8002586:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800258a:	430b      	orrs	r3, r1
 800258c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800258e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	695b      	ldr	r3, [r3, #20]
 8002596:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800259a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800259e:	6999      	ldr	r1, [r3, #24]
 80025a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80025a4:	681a      	ldr	r2, [r3, #0]
 80025a6:	ea40 0301 	orr.w	r3, r0, r1
 80025aa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80025ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80025b0:	681a      	ldr	r2, [r3, #0]
 80025b2:	4b8f      	ldr	r3, [pc, #572]	; (80027f0 <UART_SetConfig+0x2cc>)
 80025b4:	429a      	cmp	r2, r3
 80025b6:	d005      	beq.n	80025c4 <UART_SetConfig+0xa0>
 80025b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80025bc:	681a      	ldr	r2, [r3, #0]
 80025be:	4b8d      	ldr	r3, [pc, #564]	; (80027f4 <UART_SetConfig+0x2d0>)
 80025c0:	429a      	cmp	r2, r3
 80025c2:	d104      	bne.n	80025ce <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80025c4:	f7ff fb9a 	bl	8001cfc <HAL_RCC_GetPCLK2Freq>
 80025c8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80025cc:	e003      	b.n	80025d6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80025ce:	f7ff fb81 	bl	8001cd4 <HAL_RCC_GetPCLK1Freq>
 80025d2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80025d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80025da:	69db      	ldr	r3, [r3, #28]
 80025dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80025e0:	f040 810c 	bne.w	80027fc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80025e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80025e8:	2200      	movs	r2, #0
 80025ea:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80025ee:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80025f2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80025f6:	4622      	mov	r2, r4
 80025f8:	462b      	mov	r3, r5
 80025fa:	1891      	adds	r1, r2, r2
 80025fc:	65b9      	str	r1, [r7, #88]	; 0x58
 80025fe:	415b      	adcs	r3, r3
 8002600:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002602:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002606:	4621      	mov	r1, r4
 8002608:	eb12 0801 	adds.w	r8, r2, r1
 800260c:	4629      	mov	r1, r5
 800260e:	eb43 0901 	adc.w	r9, r3, r1
 8002612:	f04f 0200 	mov.w	r2, #0
 8002616:	f04f 0300 	mov.w	r3, #0
 800261a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800261e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002622:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002626:	4690      	mov	r8, r2
 8002628:	4699      	mov	r9, r3
 800262a:	4623      	mov	r3, r4
 800262c:	eb18 0303 	adds.w	r3, r8, r3
 8002630:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002634:	462b      	mov	r3, r5
 8002636:	eb49 0303 	adc.w	r3, r9, r3
 800263a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800263e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	2200      	movs	r2, #0
 8002646:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800264a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800264e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002652:	460b      	mov	r3, r1
 8002654:	18db      	adds	r3, r3, r3
 8002656:	653b      	str	r3, [r7, #80]	; 0x50
 8002658:	4613      	mov	r3, r2
 800265a:	eb42 0303 	adc.w	r3, r2, r3
 800265e:	657b      	str	r3, [r7, #84]	; 0x54
 8002660:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002664:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002668:	f7fd fe0a 	bl	8000280 <__aeabi_uldivmod>
 800266c:	4602      	mov	r2, r0
 800266e:	460b      	mov	r3, r1
 8002670:	4b61      	ldr	r3, [pc, #388]	; (80027f8 <UART_SetConfig+0x2d4>)
 8002672:	fba3 2302 	umull	r2, r3, r3, r2
 8002676:	095b      	lsrs	r3, r3, #5
 8002678:	011c      	lsls	r4, r3, #4
 800267a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800267e:	2200      	movs	r2, #0
 8002680:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002684:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002688:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800268c:	4642      	mov	r2, r8
 800268e:	464b      	mov	r3, r9
 8002690:	1891      	adds	r1, r2, r2
 8002692:	64b9      	str	r1, [r7, #72]	; 0x48
 8002694:	415b      	adcs	r3, r3
 8002696:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002698:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800269c:	4641      	mov	r1, r8
 800269e:	eb12 0a01 	adds.w	sl, r2, r1
 80026a2:	4649      	mov	r1, r9
 80026a4:	eb43 0b01 	adc.w	fp, r3, r1
 80026a8:	f04f 0200 	mov.w	r2, #0
 80026ac:	f04f 0300 	mov.w	r3, #0
 80026b0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80026b4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80026b8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80026bc:	4692      	mov	sl, r2
 80026be:	469b      	mov	fp, r3
 80026c0:	4643      	mov	r3, r8
 80026c2:	eb1a 0303 	adds.w	r3, sl, r3
 80026c6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80026ca:	464b      	mov	r3, r9
 80026cc:	eb4b 0303 	adc.w	r3, fp, r3
 80026d0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80026d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	2200      	movs	r2, #0
 80026dc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80026e0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80026e4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80026e8:	460b      	mov	r3, r1
 80026ea:	18db      	adds	r3, r3, r3
 80026ec:	643b      	str	r3, [r7, #64]	; 0x40
 80026ee:	4613      	mov	r3, r2
 80026f0:	eb42 0303 	adc.w	r3, r2, r3
 80026f4:	647b      	str	r3, [r7, #68]	; 0x44
 80026f6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80026fa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80026fe:	f7fd fdbf 	bl	8000280 <__aeabi_uldivmod>
 8002702:	4602      	mov	r2, r0
 8002704:	460b      	mov	r3, r1
 8002706:	4611      	mov	r1, r2
 8002708:	4b3b      	ldr	r3, [pc, #236]	; (80027f8 <UART_SetConfig+0x2d4>)
 800270a:	fba3 2301 	umull	r2, r3, r3, r1
 800270e:	095b      	lsrs	r3, r3, #5
 8002710:	2264      	movs	r2, #100	; 0x64
 8002712:	fb02 f303 	mul.w	r3, r2, r3
 8002716:	1acb      	subs	r3, r1, r3
 8002718:	00db      	lsls	r3, r3, #3
 800271a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800271e:	4b36      	ldr	r3, [pc, #216]	; (80027f8 <UART_SetConfig+0x2d4>)
 8002720:	fba3 2302 	umull	r2, r3, r3, r2
 8002724:	095b      	lsrs	r3, r3, #5
 8002726:	005b      	lsls	r3, r3, #1
 8002728:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800272c:	441c      	add	r4, r3
 800272e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002732:	2200      	movs	r2, #0
 8002734:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002738:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800273c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002740:	4642      	mov	r2, r8
 8002742:	464b      	mov	r3, r9
 8002744:	1891      	adds	r1, r2, r2
 8002746:	63b9      	str	r1, [r7, #56]	; 0x38
 8002748:	415b      	adcs	r3, r3
 800274a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800274c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002750:	4641      	mov	r1, r8
 8002752:	1851      	adds	r1, r2, r1
 8002754:	6339      	str	r1, [r7, #48]	; 0x30
 8002756:	4649      	mov	r1, r9
 8002758:	414b      	adcs	r3, r1
 800275a:	637b      	str	r3, [r7, #52]	; 0x34
 800275c:	f04f 0200 	mov.w	r2, #0
 8002760:	f04f 0300 	mov.w	r3, #0
 8002764:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002768:	4659      	mov	r1, fp
 800276a:	00cb      	lsls	r3, r1, #3
 800276c:	4651      	mov	r1, sl
 800276e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002772:	4651      	mov	r1, sl
 8002774:	00ca      	lsls	r2, r1, #3
 8002776:	4610      	mov	r0, r2
 8002778:	4619      	mov	r1, r3
 800277a:	4603      	mov	r3, r0
 800277c:	4642      	mov	r2, r8
 800277e:	189b      	adds	r3, r3, r2
 8002780:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002784:	464b      	mov	r3, r9
 8002786:	460a      	mov	r2, r1
 8002788:	eb42 0303 	adc.w	r3, r2, r3
 800278c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002790:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	2200      	movs	r2, #0
 8002798:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800279c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80027a0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80027a4:	460b      	mov	r3, r1
 80027a6:	18db      	adds	r3, r3, r3
 80027a8:	62bb      	str	r3, [r7, #40]	; 0x28
 80027aa:	4613      	mov	r3, r2
 80027ac:	eb42 0303 	adc.w	r3, r2, r3
 80027b0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80027b2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80027b6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80027ba:	f7fd fd61 	bl	8000280 <__aeabi_uldivmod>
 80027be:	4602      	mov	r2, r0
 80027c0:	460b      	mov	r3, r1
 80027c2:	4b0d      	ldr	r3, [pc, #52]	; (80027f8 <UART_SetConfig+0x2d4>)
 80027c4:	fba3 1302 	umull	r1, r3, r3, r2
 80027c8:	095b      	lsrs	r3, r3, #5
 80027ca:	2164      	movs	r1, #100	; 0x64
 80027cc:	fb01 f303 	mul.w	r3, r1, r3
 80027d0:	1ad3      	subs	r3, r2, r3
 80027d2:	00db      	lsls	r3, r3, #3
 80027d4:	3332      	adds	r3, #50	; 0x32
 80027d6:	4a08      	ldr	r2, [pc, #32]	; (80027f8 <UART_SetConfig+0x2d4>)
 80027d8:	fba2 2303 	umull	r2, r3, r2, r3
 80027dc:	095b      	lsrs	r3, r3, #5
 80027de:	f003 0207 	and.w	r2, r3, #7
 80027e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4422      	add	r2, r4
 80027ea:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80027ec:	e106      	b.n	80029fc <UART_SetConfig+0x4d8>
 80027ee:	bf00      	nop
 80027f0:	40011000 	.word	0x40011000
 80027f4:	40011400 	.word	0x40011400
 80027f8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80027fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002800:	2200      	movs	r2, #0
 8002802:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002806:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800280a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800280e:	4642      	mov	r2, r8
 8002810:	464b      	mov	r3, r9
 8002812:	1891      	adds	r1, r2, r2
 8002814:	6239      	str	r1, [r7, #32]
 8002816:	415b      	adcs	r3, r3
 8002818:	627b      	str	r3, [r7, #36]	; 0x24
 800281a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800281e:	4641      	mov	r1, r8
 8002820:	1854      	adds	r4, r2, r1
 8002822:	4649      	mov	r1, r9
 8002824:	eb43 0501 	adc.w	r5, r3, r1
 8002828:	f04f 0200 	mov.w	r2, #0
 800282c:	f04f 0300 	mov.w	r3, #0
 8002830:	00eb      	lsls	r3, r5, #3
 8002832:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002836:	00e2      	lsls	r2, r4, #3
 8002838:	4614      	mov	r4, r2
 800283a:	461d      	mov	r5, r3
 800283c:	4643      	mov	r3, r8
 800283e:	18e3      	adds	r3, r4, r3
 8002840:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002844:	464b      	mov	r3, r9
 8002846:	eb45 0303 	adc.w	r3, r5, r3
 800284a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800284e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	2200      	movs	r2, #0
 8002856:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800285a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800285e:	f04f 0200 	mov.w	r2, #0
 8002862:	f04f 0300 	mov.w	r3, #0
 8002866:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800286a:	4629      	mov	r1, r5
 800286c:	008b      	lsls	r3, r1, #2
 800286e:	4621      	mov	r1, r4
 8002870:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002874:	4621      	mov	r1, r4
 8002876:	008a      	lsls	r2, r1, #2
 8002878:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800287c:	f7fd fd00 	bl	8000280 <__aeabi_uldivmod>
 8002880:	4602      	mov	r2, r0
 8002882:	460b      	mov	r3, r1
 8002884:	4b60      	ldr	r3, [pc, #384]	; (8002a08 <UART_SetConfig+0x4e4>)
 8002886:	fba3 2302 	umull	r2, r3, r3, r2
 800288a:	095b      	lsrs	r3, r3, #5
 800288c:	011c      	lsls	r4, r3, #4
 800288e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002892:	2200      	movs	r2, #0
 8002894:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002898:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800289c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80028a0:	4642      	mov	r2, r8
 80028a2:	464b      	mov	r3, r9
 80028a4:	1891      	adds	r1, r2, r2
 80028a6:	61b9      	str	r1, [r7, #24]
 80028a8:	415b      	adcs	r3, r3
 80028aa:	61fb      	str	r3, [r7, #28]
 80028ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80028b0:	4641      	mov	r1, r8
 80028b2:	1851      	adds	r1, r2, r1
 80028b4:	6139      	str	r1, [r7, #16]
 80028b6:	4649      	mov	r1, r9
 80028b8:	414b      	adcs	r3, r1
 80028ba:	617b      	str	r3, [r7, #20]
 80028bc:	f04f 0200 	mov.w	r2, #0
 80028c0:	f04f 0300 	mov.w	r3, #0
 80028c4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80028c8:	4659      	mov	r1, fp
 80028ca:	00cb      	lsls	r3, r1, #3
 80028cc:	4651      	mov	r1, sl
 80028ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80028d2:	4651      	mov	r1, sl
 80028d4:	00ca      	lsls	r2, r1, #3
 80028d6:	4610      	mov	r0, r2
 80028d8:	4619      	mov	r1, r3
 80028da:	4603      	mov	r3, r0
 80028dc:	4642      	mov	r2, r8
 80028de:	189b      	adds	r3, r3, r2
 80028e0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80028e4:	464b      	mov	r3, r9
 80028e6:	460a      	mov	r2, r1
 80028e8:	eb42 0303 	adc.w	r3, r2, r3
 80028ec:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80028f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	2200      	movs	r2, #0
 80028f8:	67bb      	str	r3, [r7, #120]	; 0x78
 80028fa:	67fa      	str	r2, [r7, #124]	; 0x7c
 80028fc:	f04f 0200 	mov.w	r2, #0
 8002900:	f04f 0300 	mov.w	r3, #0
 8002904:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002908:	4649      	mov	r1, r9
 800290a:	008b      	lsls	r3, r1, #2
 800290c:	4641      	mov	r1, r8
 800290e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002912:	4641      	mov	r1, r8
 8002914:	008a      	lsls	r2, r1, #2
 8002916:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800291a:	f7fd fcb1 	bl	8000280 <__aeabi_uldivmod>
 800291e:	4602      	mov	r2, r0
 8002920:	460b      	mov	r3, r1
 8002922:	4611      	mov	r1, r2
 8002924:	4b38      	ldr	r3, [pc, #224]	; (8002a08 <UART_SetConfig+0x4e4>)
 8002926:	fba3 2301 	umull	r2, r3, r3, r1
 800292a:	095b      	lsrs	r3, r3, #5
 800292c:	2264      	movs	r2, #100	; 0x64
 800292e:	fb02 f303 	mul.w	r3, r2, r3
 8002932:	1acb      	subs	r3, r1, r3
 8002934:	011b      	lsls	r3, r3, #4
 8002936:	3332      	adds	r3, #50	; 0x32
 8002938:	4a33      	ldr	r2, [pc, #204]	; (8002a08 <UART_SetConfig+0x4e4>)
 800293a:	fba2 2303 	umull	r2, r3, r2, r3
 800293e:	095b      	lsrs	r3, r3, #5
 8002940:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002944:	441c      	add	r4, r3
 8002946:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800294a:	2200      	movs	r2, #0
 800294c:	673b      	str	r3, [r7, #112]	; 0x70
 800294e:	677a      	str	r2, [r7, #116]	; 0x74
 8002950:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002954:	4642      	mov	r2, r8
 8002956:	464b      	mov	r3, r9
 8002958:	1891      	adds	r1, r2, r2
 800295a:	60b9      	str	r1, [r7, #8]
 800295c:	415b      	adcs	r3, r3
 800295e:	60fb      	str	r3, [r7, #12]
 8002960:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002964:	4641      	mov	r1, r8
 8002966:	1851      	adds	r1, r2, r1
 8002968:	6039      	str	r1, [r7, #0]
 800296a:	4649      	mov	r1, r9
 800296c:	414b      	adcs	r3, r1
 800296e:	607b      	str	r3, [r7, #4]
 8002970:	f04f 0200 	mov.w	r2, #0
 8002974:	f04f 0300 	mov.w	r3, #0
 8002978:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800297c:	4659      	mov	r1, fp
 800297e:	00cb      	lsls	r3, r1, #3
 8002980:	4651      	mov	r1, sl
 8002982:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002986:	4651      	mov	r1, sl
 8002988:	00ca      	lsls	r2, r1, #3
 800298a:	4610      	mov	r0, r2
 800298c:	4619      	mov	r1, r3
 800298e:	4603      	mov	r3, r0
 8002990:	4642      	mov	r2, r8
 8002992:	189b      	adds	r3, r3, r2
 8002994:	66bb      	str	r3, [r7, #104]	; 0x68
 8002996:	464b      	mov	r3, r9
 8002998:	460a      	mov	r2, r1
 800299a:	eb42 0303 	adc.w	r3, r2, r3
 800299e:	66fb      	str	r3, [r7, #108]	; 0x6c
 80029a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	2200      	movs	r2, #0
 80029a8:	663b      	str	r3, [r7, #96]	; 0x60
 80029aa:	667a      	str	r2, [r7, #100]	; 0x64
 80029ac:	f04f 0200 	mov.w	r2, #0
 80029b0:	f04f 0300 	mov.w	r3, #0
 80029b4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80029b8:	4649      	mov	r1, r9
 80029ba:	008b      	lsls	r3, r1, #2
 80029bc:	4641      	mov	r1, r8
 80029be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80029c2:	4641      	mov	r1, r8
 80029c4:	008a      	lsls	r2, r1, #2
 80029c6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80029ca:	f7fd fc59 	bl	8000280 <__aeabi_uldivmod>
 80029ce:	4602      	mov	r2, r0
 80029d0:	460b      	mov	r3, r1
 80029d2:	4b0d      	ldr	r3, [pc, #52]	; (8002a08 <UART_SetConfig+0x4e4>)
 80029d4:	fba3 1302 	umull	r1, r3, r3, r2
 80029d8:	095b      	lsrs	r3, r3, #5
 80029da:	2164      	movs	r1, #100	; 0x64
 80029dc:	fb01 f303 	mul.w	r3, r1, r3
 80029e0:	1ad3      	subs	r3, r2, r3
 80029e2:	011b      	lsls	r3, r3, #4
 80029e4:	3332      	adds	r3, #50	; 0x32
 80029e6:	4a08      	ldr	r2, [pc, #32]	; (8002a08 <UART_SetConfig+0x4e4>)
 80029e8:	fba2 2303 	umull	r2, r3, r2, r3
 80029ec:	095b      	lsrs	r3, r3, #5
 80029ee:	f003 020f 	and.w	r2, r3, #15
 80029f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4422      	add	r2, r4
 80029fa:	609a      	str	r2, [r3, #8]
}
 80029fc:	bf00      	nop
 80029fe:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002a02:	46bd      	mov	sp, r7
 8002a04:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002a08:	51eb851f 	.word	0x51eb851f

08002a0c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	b085      	sub	sp, #20
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	4603      	mov	r3, r0
 8002a14:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8002a16:	2300      	movs	r3, #0
 8002a18:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8002a1a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002a1e:	2b84      	cmp	r3, #132	; 0x84
 8002a20:	d005      	beq.n	8002a2e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8002a22:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	4413      	add	r3, r2
 8002a2a:	3303      	adds	r3, #3
 8002a2c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
}
 8002a30:	4618      	mov	r0, r3
 8002a32:	3714      	adds	r7, #20
 8002a34:	46bd      	mov	sp, r7
 8002a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3a:	4770      	bx	lr

08002a3c <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	b083      	sub	sp, #12
 8002a40:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002a42:	f3ef 8305 	mrs	r3, IPSR
 8002a46:	607b      	str	r3, [r7, #4]
  return(result);
 8002a48:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	bf14      	ite	ne
 8002a4e:	2301      	movne	r3, #1
 8002a50:	2300      	moveq	r3, #0
 8002a52:	b2db      	uxtb	r3, r3
}
 8002a54:	4618      	mov	r0, r3
 8002a56:	370c      	adds	r7, #12
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5e:	4770      	bx	lr

08002a60 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8002a64:	f001 f926 	bl	8003cb4 <vTaskStartScheduler>
  
  return osOK;
 8002a68:	2300      	movs	r3, #0
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	bd80      	pop	{r7, pc}

08002a6e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8002a6e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a70:	b089      	sub	sp, #36	; 0x24
 8002a72:	af04      	add	r7, sp, #16
 8002a74:	6078      	str	r0, [r7, #4]
 8002a76:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	695b      	ldr	r3, [r3, #20]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d020      	beq.n	8002ac2 <osThreadCreate+0x54>
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	699b      	ldr	r3, [r3, #24]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d01c      	beq.n	8002ac2 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	685c      	ldr	r4, [r3, #4]
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	691e      	ldr	r6, [r3, #16]
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f7ff ffb6 	bl	8002a0c <makeFreeRtosPriority>
 8002aa0:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	695b      	ldr	r3, [r3, #20]
 8002aa6:	687a      	ldr	r2, [r7, #4]
 8002aa8:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002aaa:	9202      	str	r2, [sp, #8]
 8002aac:	9301      	str	r3, [sp, #4]
 8002aae:	9100      	str	r1, [sp, #0]
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	4632      	mov	r2, r6
 8002ab4:	4629      	mov	r1, r5
 8002ab6:	4620      	mov	r0, r4
 8002ab8:	f000 ff1e 	bl	80038f8 <xTaskCreateStatic>
 8002abc:	4603      	mov	r3, r0
 8002abe:	60fb      	str	r3, [r7, #12]
 8002ac0:	e01c      	b.n	8002afc <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	685c      	ldr	r4, [r3, #4]
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002ace:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f7ff ff98 	bl	8002a0c <makeFreeRtosPriority>
 8002adc:	4602      	mov	r2, r0
 8002ade:	f107 030c 	add.w	r3, r7, #12
 8002ae2:	9301      	str	r3, [sp, #4]
 8002ae4:	9200      	str	r2, [sp, #0]
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	4632      	mov	r2, r6
 8002aea:	4629      	mov	r1, r5
 8002aec:	4620      	mov	r0, r4
 8002aee:	f000 ff60 	bl	80039b2 <xTaskCreate>
 8002af2:	4603      	mov	r3, r0
 8002af4:	2b01      	cmp	r3, #1
 8002af6:	d001      	beq.n	8002afc <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8002af8:	2300      	movs	r3, #0
 8002afa:	e000      	b.n	8002afe <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8002afc:	68fb      	ldr	r3, [r7, #12]
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	3714      	adds	r7, #20
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002b06 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8002b06:	b580      	push	{r7, lr}
 8002b08:	b084      	sub	sp, #16
 8002b0a:	af00      	add	r7, sp, #0
 8002b0c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d001      	beq.n	8002b1c <osDelay+0x16>
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	e000      	b.n	8002b1e <osDelay+0x18>
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f001 f894 	bl	8003c4c <vTaskDelay>
  
  return osOK;
 8002b24:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8002b26:	4618      	mov	r0, r3
 8002b28:	3710      	adds	r7, #16
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}

08002b2e <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8002b2e:	b580      	push	{r7, lr}
 8002b30:	b086      	sub	sp, #24
 8002b32:	af02      	add	r7, sp, #8
 8002b34:	6078      	str	r0, [r7, #4]
 8002b36:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d00f      	beq.n	8002b60 <osSemaphoreCreate+0x32>
    if (count == 1) {
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	2b01      	cmp	r3, #1
 8002b44:	d10a      	bne.n	8002b5c <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	2203      	movs	r2, #3
 8002b4c:	9200      	str	r2, [sp, #0]
 8002b4e:	2200      	movs	r2, #0
 8002b50:	2100      	movs	r1, #0
 8002b52:	2001      	movs	r0, #1
 8002b54:	f000 f9be 	bl	8002ed4 <xQueueGenericCreateStatic>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	e016      	b.n	8002b8a <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	e014      	b.n	8002b8a <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	2b01      	cmp	r3, #1
 8002b64:	d110      	bne.n	8002b88 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8002b66:	2203      	movs	r2, #3
 8002b68:	2100      	movs	r1, #0
 8002b6a:	2001      	movs	r0, #1
 8002b6c:	f000 fa2a 	bl	8002fc4 <xQueueGenericCreate>
 8002b70:	60f8      	str	r0, [r7, #12]
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d005      	beq.n	8002b84 <osSemaphoreCreate+0x56>
 8002b78:	2300      	movs	r3, #0
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	2100      	movs	r1, #0
 8002b7e:	68f8      	ldr	r0, [r7, #12]
 8002b80:	f000 fa7a 	bl	8003078 <xQueueGenericSend>
      return sema;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	e000      	b.n	8002b8a <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8002b88:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	3710      	adds	r7, #16
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}
	...

08002b94 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b084      	sub	sp, #16
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
 8002b9c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d101      	bne.n	8002bac <osSemaphoreWait+0x18>
    return osErrorParameter;
 8002ba8:	2380      	movs	r3, #128	; 0x80
 8002baa:	e03a      	b.n	8002c22 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8002bac:	2300      	movs	r3, #0
 8002bae:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bb6:	d103      	bne.n	8002bc0 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8002bb8:	f04f 33ff 	mov.w	r3, #4294967295
 8002bbc:	60fb      	str	r3, [r7, #12]
 8002bbe:	e009      	b.n	8002bd4 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d006      	beq.n	8002bd4 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d101      	bne.n	8002bd4 <osSemaphoreWait+0x40>
      ticks = 1;
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8002bd4:	f7ff ff32 	bl	8002a3c <inHandlerMode>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d017      	beq.n	8002c0e <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8002bde:	f107 0308 	add.w	r3, r7, #8
 8002be2:	461a      	mov	r2, r3
 8002be4:	2100      	movs	r1, #0
 8002be6:	6878      	ldr	r0, [r7, #4]
 8002be8:	f000 fcde 	bl	80035a8 <xQueueReceiveFromISR>
 8002bec:	4603      	mov	r3, r0
 8002bee:	2b01      	cmp	r3, #1
 8002bf0:	d001      	beq.n	8002bf6 <osSemaphoreWait+0x62>
      return osErrorOS;
 8002bf2:	23ff      	movs	r3, #255	; 0xff
 8002bf4:	e015      	b.n	8002c22 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8002bf6:	68bb      	ldr	r3, [r7, #8]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d011      	beq.n	8002c20 <osSemaphoreWait+0x8c>
 8002bfc:	4b0b      	ldr	r3, [pc, #44]	; (8002c2c <osSemaphoreWait+0x98>)
 8002bfe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002c02:	601a      	str	r2, [r3, #0]
 8002c04:	f3bf 8f4f 	dsb	sy
 8002c08:	f3bf 8f6f 	isb	sy
 8002c0c:	e008      	b.n	8002c20 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8002c0e:	68f9      	ldr	r1, [r7, #12]
 8002c10:	6878      	ldr	r0, [r7, #4]
 8002c12:	f000 fbbd 	bl	8003390 <xQueueSemaphoreTake>
 8002c16:	4603      	mov	r3, r0
 8002c18:	2b01      	cmp	r3, #1
 8002c1a:	d001      	beq.n	8002c20 <osSemaphoreWait+0x8c>
    return osErrorOS;
 8002c1c:	23ff      	movs	r3, #255	; 0xff
 8002c1e:	e000      	b.n	8002c22 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8002c20:	2300      	movs	r3, #0
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	3710      	adds	r7, #16
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}
 8002c2a:	bf00      	nop
 8002c2c:	e000ed04 	.word	0xe000ed04

08002c30 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b084      	sub	sp, #16
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8002c40:	f7ff fefc 	bl	8002a3c <inHandlerMode>
 8002c44:	4603      	mov	r3, r0
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d016      	beq.n	8002c78 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8002c4a:	f107 0308 	add.w	r3, r7, #8
 8002c4e:	4619      	mov	r1, r3
 8002c50:	6878      	ldr	r0, [r7, #4]
 8002c52:	f000 fb0f 	bl	8003274 <xQueueGiveFromISR>
 8002c56:	4603      	mov	r3, r0
 8002c58:	2b01      	cmp	r3, #1
 8002c5a:	d001      	beq.n	8002c60 <osSemaphoreRelease+0x30>
      return osErrorOS;
 8002c5c:	23ff      	movs	r3, #255	; 0xff
 8002c5e:	e017      	b.n	8002c90 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8002c60:	68bb      	ldr	r3, [r7, #8]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d013      	beq.n	8002c8e <osSemaphoreRelease+0x5e>
 8002c66:	4b0c      	ldr	r3, [pc, #48]	; (8002c98 <osSemaphoreRelease+0x68>)
 8002c68:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002c6c:	601a      	str	r2, [r3, #0]
 8002c6e:	f3bf 8f4f 	dsb	sy
 8002c72:	f3bf 8f6f 	isb	sy
 8002c76:	e00a      	b.n	8002c8e <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8002c78:	2300      	movs	r3, #0
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	2100      	movs	r1, #0
 8002c7e:	6878      	ldr	r0, [r7, #4]
 8002c80:	f000 f9fa 	bl	8003078 <xQueueGenericSend>
 8002c84:	4603      	mov	r3, r0
 8002c86:	2b01      	cmp	r3, #1
 8002c88:	d001      	beq.n	8002c8e <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8002c8a:	23ff      	movs	r3, #255	; 0xff
 8002c8c:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
}
 8002c90:	4618      	mov	r0, r3
 8002c92:	3710      	adds	r7, #16
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bd80      	pop	{r7, pc}
 8002c98:	e000ed04 	.word	0xe000ed04

08002c9c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	b083      	sub	sp, #12
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	f103 0208 	add.w	r2, r3, #8
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	f04f 32ff 	mov.w	r2, #4294967295
 8002cb4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	f103 0208 	add.w	r2, r3, #8
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	f103 0208 	add.w	r2, r3, #8
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2200      	movs	r2, #0
 8002cce:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002cd0:	bf00      	nop
 8002cd2:	370c      	adds	r7, #12
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cda:	4770      	bx	lr

08002cdc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002cdc:	b480      	push	{r7}
 8002cde:	b083      	sub	sp, #12
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002cea:	bf00      	nop
 8002cec:	370c      	adds	r7, #12
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf4:	4770      	bx	lr

08002cf6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002cf6:	b480      	push	{r7}
 8002cf8:	b085      	sub	sp, #20
 8002cfa:	af00      	add	r7, sp, #0
 8002cfc:	6078      	str	r0, [r7, #4]
 8002cfe:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	68fa      	ldr	r2, [r7, #12]
 8002d0a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	689a      	ldr	r2, [r3, #8]
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	689b      	ldr	r3, [r3, #8]
 8002d18:	683a      	ldr	r2, [r7, #0]
 8002d1a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	683a      	ldr	r2, [r7, #0]
 8002d20:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	687a      	ldr	r2, [r7, #4]
 8002d26:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	1c5a      	adds	r2, r3, #1
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	601a      	str	r2, [r3, #0]
}
 8002d32:	bf00      	nop
 8002d34:	3714      	adds	r7, #20
 8002d36:	46bd      	mov	sp, r7
 8002d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3c:	4770      	bx	lr

08002d3e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002d3e:	b480      	push	{r7}
 8002d40:	b085      	sub	sp, #20
 8002d42:	af00      	add	r7, sp, #0
 8002d44:	6078      	str	r0, [r7, #4]
 8002d46:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002d4e:	68bb      	ldr	r3, [r7, #8]
 8002d50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d54:	d103      	bne.n	8002d5e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	691b      	ldr	r3, [r3, #16]
 8002d5a:	60fb      	str	r3, [r7, #12]
 8002d5c:	e00c      	b.n	8002d78 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	3308      	adds	r3, #8
 8002d62:	60fb      	str	r3, [r7, #12]
 8002d64:	e002      	b.n	8002d6c <vListInsert+0x2e>
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	60fb      	str	r3, [r7, #12]
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	68ba      	ldr	r2, [r7, #8]
 8002d74:	429a      	cmp	r2, r3
 8002d76:	d2f6      	bcs.n	8002d66 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	685a      	ldr	r2, [r3, #4]
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	683a      	ldr	r2, [r7, #0]
 8002d86:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	68fa      	ldr	r2, [r7, #12]
 8002d8c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	683a      	ldr	r2, [r7, #0]
 8002d92:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	687a      	ldr	r2, [r7, #4]
 8002d98:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	1c5a      	adds	r2, r3, #1
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	601a      	str	r2, [r3, #0]
}
 8002da4:	bf00      	nop
 8002da6:	3714      	adds	r7, #20
 8002da8:	46bd      	mov	sp, r7
 8002daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dae:	4770      	bx	lr

08002db0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002db0:	b480      	push	{r7}
 8002db2:	b085      	sub	sp, #20
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	691b      	ldr	r3, [r3, #16]
 8002dbc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	687a      	ldr	r2, [r7, #4]
 8002dc4:	6892      	ldr	r2, [r2, #8]
 8002dc6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	687a      	ldr	r2, [r7, #4]
 8002dce:	6852      	ldr	r2, [r2, #4]
 8002dd0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	687a      	ldr	r2, [r7, #4]
 8002dd8:	429a      	cmp	r2, r3
 8002dda:	d103      	bne.n	8002de4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	689a      	ldr	r2, [r3, #8]
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2200      	movs	r2, #0
 8002de8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	1e5a      	subs	r2, r3, #1
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
}
 8002df8:	4618      	mov	r0, r3
 8002dfa:	3714      	adds	r7, #20
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e02:	4770      	bx	lr

08002e04 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b084      	sub	sp, #16
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
 8002e0c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d10a      	bne.n	8002e2e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002e18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e1c:	f383 8811 	msr	BASEPRI, r3
 8002e20:	f3bf 8f6f 	isb	sy
 8002e24:	f3bf 8f4f 	dsb	sy
 8002e28:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002e2a:	bf00      	nop
 8002e2c:	e7fe      	b.n	8002e2c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002e2e:	f001 fea1 	bl	8004b74 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681a      	ldr	r2, [r3, #0]
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e3a:	68f9      	ldr	r1, [r7, #12]
 8002e3c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002e3e:	fb01 f303 	mul.w	r3, r1, r3
 8002e42:	441a      	add	r2, r3
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681a      	ldr	r2, [r3, #0]
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e5e:	3b01      	subs	r3, #1
 8002e60:	68f9      	ldr	r1, [r7, #12]
 8002e62:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002e64:	fb01 f303 	mul.w	r3, r1, r3
 8002e68:	441a      	add	r2, r3
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	22ff      	movs	r2, #255	; 0xff
 8002e72:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	22ff      	movs	r2, #255	; 0xff
 8002e7a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d114      	bne.n	8002eae <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	691b      	ldr	r3, [r3, #16]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d01a      	beq.n	8002ec2 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	3310      	adds	r3, #16
 8002e90:	4618      	mov	r0, r3
 8002e92:	f001 f961 	bl	8004158 <xTaskRemoveFromEventList>
 8002e96:	4603      	mov	r3, r0
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d012      	beq.n	8002ec2 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002e9c:	4b0c      	ldr	r3, [pc, #48]	; (8002ed0 <xQueueGenericReset+0xcc>)
 8002e9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002ea2:	601a      	str	r2, [r3, #0]
 8002ea4:	f3bf 8f4f 	dsb	sy
 8002ea8:	f3bf 8f6f 	isb	sy
 8002eac:	e009      	b.n	8002ec2 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	3310      	adds	r3, #16
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f7ff fef2 	bl	8002c9c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	3324      	adds	r3, #36	; 0x24
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f7ff feed 	bl	8002c9c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002ec2:	f001 fe87 	bl	8004bd4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002ec6:	2301      	movs	r3, #1
}
 8002ec8:	4618      	mov	r0, r3
 8002eca:	3710      	adds	r7, #16
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}
 8002ed0:	e000ed04 	.word	0xe000ed04

08002ed4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b08e      	sub	sp, #56	; 0x38
 8002ed8:	af02      	add	r7, sp, #8
 8002eda:	60f8      	str	r0, [r7, #12]
 8002edc:	60b9      	str	r1, [r7, #8]
 8002ede:	607a      	str	r2, [r7, #4]
 8002ee0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d10a      	bne.n	8002efe <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8002ee8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002eec:	f383 8811 	msr	BASEPRI, r3
 8002ef0:	f3bf 8f6f 	isb	sy
 8002ef4:	f3bf 8f4f 	dsb	sy
 8002ef8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002efa:	bf00      	nop
 8002efc:	e7fe      	b.n	8002efc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d10a      	bne.n	8002f1a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8002f04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f08:	f383 8811 	msr	BASEPRI, r3
 8002f0c:	f3bf 8f6f 	isb	sy
 8002f10:	f3bf 8f4f 	dsb	sy
 8002f14:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002f16:	bf00      	nop
 8002f18:	e7fe      	b.n	8002f18 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d002      	beq.n	8002f26 <xQueueGenericCreateStatic+0x52>
 8002f20:	68bb      	ldr	r3, [r7, #8]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d001      	beq.n	8002f2a <xQueueGenericCreateStatic+0x56>
 8002f26:	2301      	movs	r3, #1
 8002f28:	e000      	b.n	8002f2c <xQueueGenericCreateStatic+0x58>
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d10a      	bne.n	8002f46 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8002f30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f34:	f383 8811 	msr	BASEPRI, r3
 8002f38:	f3bf 8f6f 	isb	sy
 8002f3c:	f3bf 8f4f 	dsb	sy
 8002f40:	623b      	str	r3, [r7, #32]
}
 8002f42:	bf00      	nop
 8002f44:	e7fe      	b.n	8002f44 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d102      	bne.n	8002f52 <xQueueGenericCreateStatic+0x7e>
 8002f4c:	68bb      	ldr	r3, [r7, #8]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d101      	bne.n	8002f56 <xQueueGenericCreateStatic+0x82>
 8002f52:	2301      	movs	r3, #1
 8002f54:	e000      	b.n	8002f58 <xQueueGenericCreateStatic+0x84>
 8002f56:	2300      	movs	r3, #0
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d10a      	bne.n	8002f72 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8002f5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f60:	f383 8811 	msr	BASEPRI, r3
 8002f64:	f3bf 8f6f 	isb	sy
 8002f68:	f3bf 8f4f 	dsb	sy
 8002f6c:	61fb      	str	r3, [r7, #28]
}
 8002f6e:	bf00      	nop
 8002f70:	e7fe      	b.n	8002f70 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002f72:	2348      	movs	r3, #72	; 0x48
 8002f74:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002f76:	697b      	ldr	r3, [r7, #20]
 8002f78:	2b48      	cmp	r3, #72	; 0x48
 8002f7a:	d00a      	beq.n	8002f92 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8002f7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f80:	f383 8811 	msr	BASEPRI, r3
 8002f84:	f3bf 8f6f 	isb	sy
 8002f88:	f3bf 8f4f 	dsb	sy
 8002f8c:	61bb      	str	r3, [r7, #24]
}
 8002f8e:	bf00      	nop
 8002f90:	e7fe      	b.n	8002f90 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002f92:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002f98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d00d      	beq.n	8002fba <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002f9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fa0:	2201      	movs	r2, #1
 8002fa2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002fa6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8002faa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fac:	9300      	str	r3, [sp, #0]
 8002fae:	4613      	mov	r3, r2
 8002fb0:	687a      	ldr	r2, [r7, #4]
 8002fb2:	68b9      	ldr	r1, [r7, #8]
 8002fb4:	68f8      	ldr	r0, [r7, #12]
 8002fb6:	f000 f83f 	bl	8003038 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002fba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	3730      	adds	r7, #48	; 0x30
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bd80      	pop	{r7, pc}

08002fc4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b08a      	sub	sp, #40	; 0x28
 8002fc8:	af02      	add	r7, sp, #8
 8002fca:	60f8      	str	r0, [r7, #12]
 8002fcc:	60b9      	str	r1, [r7, #8]
 8002fce:	4613      	mov	r3, r2
 8002fd0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d10a      	bne.n	8002fee <xQueueGenericCreate+0x2a>
	__asm volatile
 8002fd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fdc:	f383 8811 	msr	BASEPRI, r3
 8002fe0:	f3bf 8f6f 	isb	sy
 8002fe4:	f3bf 8f4f 	dsb	sy
 8002fe8:	613b      	str	r3, [r7, #16]
}
 8002fea:	bf00      	nop
 8002fec:	e7fe      	b.n	8002fec <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	68ba      	ldr	r2, [r7, #8]
 8002ff2:	fb02 f303 	mul.w	r3, r2, r3
 8002ff6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002ff8:	69fb      	ldr	r3, [r7, #28]
 8002ffa:	3348      	adds	r3, #72	; 0x48
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f001 fedb 	bl	8004db8 <pvPortMalloc>
 8003002:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8003004:	69bb      	ldr	r3, [r7, #24]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d011      	beq.n	800302e <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800300a:	69bb      	ldr	r3, [r7, #24]
 800300c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800300e:	697b      	ldr	r3, [r7, #20]
 8003010:	3348      	adds	r3, #72	; 0x48
 8003012:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003014:	69bb      	ldr	r3, [r7, #24]
 8003016:	2200      	movs	r2, #0
 8003018:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800301c:	79fa      	ldrb	r2, [r7, #7]
 800301e:	69bb      	ldr	r3, [r7, #24]
 8003020:	9300      	str	r3, [sp, #0]
 8003022:	4613      	mov	r3, r2
 8003024:	697a      	ldr	r2, [r7, #20]
 8003026:	68b9      	ldr	r1, [r7, #8]
 8003028:	68f8      	ldr	r0, [r7, #12]
 800302a:	f000 f805 	bl	8003038 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800302e:	69bb      	ldr	r3, [r7, #24]
	}
 8003030:	4618      	mov	r0, r3
 8003032:	3720      	adds	r7, #32
 8003034:	46bd      	mov	sp, r7
 8003036:	bd80      	pop	{r7, pc}

08003038 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b084      	sub	sp, #16
 800303c:	af00      	add	r7, sp, #0
 800303e:	60f8      	str	r0, [r7, #12]
 8003040:	60b9      	str	r1, [r7, #8]
 8003042:	607a      	str	r2, [r7, #4]
 8003044:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003046:	68bb      	ldr	r3, [r7, #8]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d103      	bne.n	8003054 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800304c:	69bb      	ldr	r3, [r7, #24]
 800304e:	69ba      	ldr	r2, [r7, #24]
 8003050:	601a      	str	r2, [r3, #0]
 8003052:	e002      	b.n	800305a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003054:	69bb      	ldr	r3, [r7, #24]
 8003056:	687a      	ldr	r2, [r7, #4]
 8003058:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800305a:	69bb      	ldr	r3, [r7, #24]
 800305c:	68fa      	ldr	r2, [r7, #12]
 800305e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003060:	69bb      	ldr	r3, [r7, #24]
 8003062:	68ba      	ldr	r2, [r7, #8]
 8003064:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003066:	2101      	movs	r1, #1
 8003068:	69b8      	ldr	r0, [r7, #24]
 800306a:	f7ff fecb 	bl	8002e04 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800306e:	bf00      	nop
 8003070:	3710      	adds	r7, #16
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}
	...

08003078 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b08e      	sub	sp, #56	; 0x38
 800307c:	af00      	add	r7, sp, #0
 800307e:	60f8      	str	r0, [r7, #12]
 8003080:	60b9      	str	r1, [r7, #8]
 8003082:	607a      	str	r2, [r7, #4]
 8003084:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003086:	2300      	movs	r3, #0
 8003088:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800308e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003090:	2b00      	cmp	r3, #0
 8003092:	d10a      	bne.n	80030aa <xQueueGenericSend+0x32>
	__asm volatile
 8003094:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003098:	f383 8811 	msr	BASEPRI, r3
 800309c:	f3bf 8f6f 	isb	sy
 80030a0:	f3bf 8f4f 	dsb	sy
 80030a4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80030a6:	bf00      	nop
 80030a8:	e7fe      	b.n	80030a8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80030aa:	68bb      	ldr	r3, [r7, #8]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d103      	bne.n	80030b8 <xQueueGenericSend+0x40>
 80030b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d101      	bne.n	80030bc <xQueueGenericSend+0x44>
 80030b8:	2301      	movs	r3, #1
 80030ba:	e000      	b.n	80030be <xQueueGenericSend+0x46>
 80030bc:	2300      	movs	r3, #0
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d10a      	bne.n	80030d8 <xQueueGenericSend+0x60>
	__asm volatile
 80030c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030c6:	f383 8811 	msr	BASEPRI, r3
 80030ca:	f3bf 8f6f 	isb	sy
 80030ce:	f3bf 8f4f 	dsb	sy
 80030d2:	627b      	str	r3, [r7, #36]	; 0x24
}
 80030d4:	bf00      	nop
 80030d6:	e7fe      	b.n	80030d6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	2b02      	cmp	r3, #2
 80030dc:	d103      	bne.n	80030e6 <xQueueGenericSend+0x6e>
 80030de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	d101      	bne.n	80030ea <xQueueGenericSend+0x72>
 80030e6:	2301      	movs	r3, #1
 80030e8:	e000      	b.n	80030ec <xQueueGenericSend+0x74>
 80030ea:	2300      	movs	r3, #0
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d10a      	bne.n	8003106 <xQueueGenericSend+0x8e>
	__asm volatile
 80030f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030f4:	f383 8811 	msr	BASEPRI, r3
 80030f8:	f3bf 8f6f 	isb	sy
 80030fc:	f3bf 8f4f 	dsb	sy
 8003100:	623b      	str	r3, [r7, #32]
}
 8003102:	bf00      	nop
 8003104:	e7fe      	b.n	8003104 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003106:	f001 f9e7 	bl	80044d8 <xTaskGetSchedulerState>
 800310a:	4603      	mov	r3, r0
 800310c:	2b00      	cmp	r3, #0
 800310e:	d102      	bne.n	8003116 <xQueueGenericSend+0x9e>
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d101      	bne.n	800311a <xQueueGenericSend+0xa2>
 8003116:	2301      	movs	r3, #1
 8003118:	e000      	b.n	800311c <xQueueGenericSend+0xa4>
 800311a:	2300      	movs	r3, #0
 800311c:	2b00      	cmp	r3, #0
 800311e:	d10a      	bne.n	8003136 <xQueueGenericSend+0xbe>
	__asm volatile
 8003120:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003124:	f383 8811 	msr	BASEPRI, r3
 8003128:	f3bf 8f6f 	isb	sy
 800312c:	f3bf 8f4f 	dsb	sy
 8003130:	61fb      	str	r3, [r7, #28]
}
 8003132:	bf00      	nop
 8003134:	e7fe      	b.n	8003134 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003136:	f001 fd1d 	bl	8004b74 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800313a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800313c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800313e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003140:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003142:	429a      	cmp	r2, r3
 8003144:	d302      	bcc.n	800314c <xQueueGenericSend+0xd4>
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	2b02      	cmp	r3, #2
 800314a:	d129      	bne.n	80031a0 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800314c:	683a      	ldr	r2, [r7, #0]
 800314e:	68b9      	ldr	r1, [r7, #8]
 8003150:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003152:	f000 fac1 	bl	80036d8 <prvCopyDataToQueue>
 8003156:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003158:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800315a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800315c:	2b00      	cmp	r3, #0
 800315e:	d010      	beq.n	8003182 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003160:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003162:	3324      	adds	r3, #36	; 0x24
 8003164:	4618      	mov	r0, r3
 8003166:	f000 fff7 	bl	8004158 <xTaskRemoveFromEventList>
 800316a:	4603      	mov	r3, r0
 800316c:	2b00      	cmp	r3, #0
 800316e:	d013      	beq.n	8003198 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003170:	4b3f      	ldr	r3, [pc, #252]	; (8003270 <xQueueGenericSend+0x1f8>)
 8003172:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003176:	601a      	str	r2, [r3, #0]
 8003178:	f3bf 8f4f 	dsb	sy
 800317c:	f3bf 8f6f 	isb	sy
 8003180:	e00a      	b.n	8003198 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003182:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003184:	2b00      	cmp	r3, #0
 8003186:	d007      	beq.n	8003198 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003188:	4b39      	ldr	r3, [pc, #228]	; (8003270 <xQueueGenericSend+0x1f8>)
 800318a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800318e:	601a      	str	r2, [r3, #0]
 8003190:	f3bf 8f4f 	dsb	sy
 8003194:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003198:	f001 fd1c 	bl	8004bd4 <vPortExitCritical>
				return pdPASS;
 800319c:	2301      	movs	r3, #1
 800319e:	e063      	b.n	8003268 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d103      	bne.n	80031ae <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80031a6:	f001 fd15 	bl	8004bd4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80031aa:	2300      	movs	r3, #0
 80031ac:	e05c      	b.n	8003268 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80031ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d106      	bne.n	80031c2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80031b4:	f107 0314 	add.w	r3, r7, #20
 80031b8:	4618      	mov	r0, r3
 80031ba:	f001 f82f 	bl	800421c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80031be:	2301      	movs	r3, #1
 80031c0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80031c2:	f001 fd07 	bl	8004bd4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80031c6:	f000 fddf 	bl	8003d88 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80031ca:	f001 fcd3 	bl	8004b74 <vPortEnterCritical>
 80031ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031d0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80031d4:	b25b      	sxtb	r3, r3
 80031d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031da:	d103      	bne.n	80031e4 <xQueueGenericSend+0x16c>
 80031dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031de:	2200      	movs	r2, #0
 80031e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80031e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031e6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80031ea:	b25b      	sxtb	r3, r3
 80031ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031f0:	d103      	bne.n	80031fa <xQueueGenericSend+0x182>
 80031f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031f4:	2200      	movs	r2, #0
 80031f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80031fa:	f001 fceb 	bl	8004bd4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80031fe:	1d3a      	adds	r2, r7, #4
 8003200:	f107 0314 	add.w	r3, r7, #20
 8003204:	4611      	mov	r1, r2
 8003206:	4618      	mov	r0, r3
 8003208:	f001 f81e 	bl	8004248 <xTaskCheckForTimeOut>
 800320c:	4603      	mov	r3, r0
 800320e:	2b00      	cmp	r3, #0
 8003210:	d124      	bne.n	800325c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003212:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003214:	f000 fb58 	bl	80038c8 <prvIsQueueFull>
 8003218:	4603      	mov	r3, r0
 800321a:	2b00      	cmp	r3, #0
 800321c:	d018      	beq.n	8003250 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800321e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003220:	3310      	adds	r3, #16
 8003222:	687a      	ldr	r2, [r7, #4]
 8003224:	4611      	mov	r1, r2
 8003226:	4618      	mov	r0, r3
 8003228:	f000 ff72 	bl	8004110 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800322c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800322e:	f000 fae3 	bl	80037f8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003232:	f000 fdb7 	bl	8003da4 <xTaskResumeAll>
 8003236:	4603      	mov	r3, r0
 8003238:	2b00      	cmp	r3, #0
 800323a:	f47f af7c 	bne.w	8003136 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800323e:	4b0c      	ldr	r3, [pc, #48]	; (8003270 <xQueueGenericSend+0x1f8>)
 8003240:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003244:	601a      	str	r2, [r3, #0]
 8003246:	f3bf 8f4f 	dsb	sy
 800324a:	f3bf 8f6f 	isb	sy
 800324e:	e772      	b.n	8003136 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003250:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003252:	f000 fad1 	bl	80037f8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003256:	f000 fda5 	bl	8003da4 <xTaskResumeAll>
 800325a:	e76c      	b.n	8003136 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800325c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800325e:	f000 facb 	bl	80037f8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003262:	f000 fd9f 	bl	8003da4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003266:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003268:	4618      	mov	r0, r3
 800326a:	3738      	adds	r7, #56	; 0x38
 800326c:	46bd      	mov	sp, r7
 800326e:	bd80      	pop	{r7, pc}
 8003270:	e000ed04 	.word	0xe000ed04

08003274 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b08e      	sub	sp, #56	; 0x38
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
 800327c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8003282:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003284:	2b00      	cmp	r3, #0
 8003286:	d10a      	bne.n	800329e <xQueueGiveFromISR+0x2a>
	__asm volatile
 8003288:	f04f 0350 	mov.w	r3, #80	; 0x50
 800328c:	f383 8811 	msr	BASEPRI, r3
 8003290:	f3bf 8f6f 	isb	sy
 8003294:	f3bf 8f4f 	dsb	sy
 8003298:	623b      	str	r3, [r7, #32]
}
 800329a:	bf00      	nop
 800329c:	e7fe      	b.n	800329c <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800329e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d00a      	beq.n	80032bc <xQueueGiveFromISR+0x48>
	__asm volatile
 80032a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032aa:	f383 8811 	msr	BASEPRI, r3
 80032ae:	f3bf 8f6f 	isb	sy
 80032b2:	f3bf 8f4f 	dsb	sy
 80032b6:	61fb      	str	r3, [r7, #28]
}
 80032b8:	bf00      	nop
 80032ba:	e7fe      	b.n	80032ba <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80032bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d103      	bne.n	80032cc <xQueueGiveFromISR+0x58>
 80032c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d101      	bne.n	80032d0 <xQueueGiveFromISR+0x5c>
 80032cc:	2301      	movs	r3, #1
 80032ce:	e000      	b.n	80032d2 <xQueueGiveFromISR+0x5e>
 80032d0:	2300      	movs	r3, #0
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d10a      	bne.n	80032ec <xQueueGiveFromISR+0x78>
	__asm volatile
 80032d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032da:	f383 8811 	msr	BASEPRI, r3
 80032de:	f3bf 8f6f 	isb	sy
 80032e2:	f3bf 8f4f 	dsb	sy
 80032e6:	61bb      	str	r3, [r7, #24]
}
 80032e8:	bf00      	nop
 80032ea:	e7fe      	b.n	80032ea <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80032ec:	f001 fd24 	bl	8004d38 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80032f0:	f3ef 8211 	mrs	r2, BASEPRI
 80032f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032f8:	f383 8811 	msr	BASEPRI, r3
 80032fc:	f3bf 8f6f 	isb	sy
 8003300:	f3bf 8f4f 	dsb	sy
 8003304:	617a      	str	r2, [r7, #20]
 8003306:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003308:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800330a:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800330c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800330e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003310:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8003312:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003314:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003316:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003318:	429a      	cmp	r2, r3
 800331a:	d22b      	bcs.n	8003374 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800331c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800331e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003322:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003326:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003328:	1c5a      	adds	r2, r3, #1
 800332a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800332c:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800332e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8003332:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003336:	d112      	bne.n	800335e <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003338:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800333a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800333c:	2b00      	cmp	r3, #0
 800333e:	d016      	beq.n	800336e <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003340:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003342:	3324      	adds	r3, #36	; 0x24
 8003344:	4618      	mov	r0, r3
 8003346:	f000 ff07 	bl	8004158 <xTaskRemoveFromEventList>
 800334a:	4603      	mov	r3, r0
 800334c:	2b00      	cmp	r3, #0
 800334e:	d00e      	beq.n	800336e <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d00b      	beq.n	800336e <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	2201      	movs	r2, #1
 800335a:	601a      	str	r2, [r3, #0]
 800335c:	e007      	b.n	800336e <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800335e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003362:	3301      	adds	r3, #1
 8003364:	b2db      	uxtb	r3, r3
 8003366:	b25a      	sxtb	r2, r3
 8003368:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800336a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800336e:	2301      	movs	r3, #1
 8003370:	637b      	str	r3, [r7, #52]	; 0x34
 8003372:	e001      	b.n	8003378 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003374:	2300      	movs	r3, #0
 8003376:	637b      	str	r3, [r7, #52]	; 0x34
 8003378:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800337a:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003382:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003384:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8003386:	4618      	mov	r0, r3
 8003388:	3738      	adds	r7, #56	; 0x38
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}
	...

08003390 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b08e      	sub	sp, #56	; 0x38
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
 8003398:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800339a:	2300      	movs	r3, #0
 800339c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80033a2:	2300      	movs	r3, #0
 80033a4:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80033a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d10a      	bne.n	80033c2 <xQueueSemaphoreTake+0x32>
	__asm volatile
 80033ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033b0:	f383 8811 	msr	BASEPRI, r3
 80033b4:	f3bf 8f6f 	isb	sy
 80033b8:	f3bf 8f4f 	dsb	sy
 80033bc:	623b      	str	r3, [r7, #32]
}
 80033be:	bf00      	nop
 80033c0:	e7fe      	b.n	80033c0 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80033c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d00a      	beq.n	80033e0 <xQueueSemaphoreTake+0x50>
	__asm volatile
 80033ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033ce:	f383 8811 	msr	BASEPRI, r3
 80033d2:	f3bf 8f6f 	isb	sy
 80033d6:	f3bf 8f4f 	dsb	sy
 80033da:	61fb      	str	r3, [r7, #28]
}
 80033dc:	bf00      	nop
 80033de:	e7fe      	b.n	80033de <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80033e0:	f001 f87a 	bl	80044d8 <xTaskGetSchedulerState>
 80033e4:	4603      	mov	r3, r0
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d102      	bne.n	80033f0 <xQueueSemaphoreTake+0x60>
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d101      	bne.n	80033f4 <xQueueSemaphoreTake+0x64>
 80033f0:	2301      	movs	r3, #1
 80033f2:	e000      	b.n	80033f6 <xQueueSemaphoreTake+0x66>
 80033f4:	2300      	movs	r3, #0
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d10a      	bne.n	8003410 <xQueueSemaphoreTake+0x80>
	__asm volatile
 80033fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033fe:	f383 8811 	msr	BASEPRI, r3
 8003402:	f3bf 8f6f 	isb	sy
 8003406:	f3bf 8f4f 	dsb	sy
 800340a:	61bb      	str	r3, [r7, #24]
}
 800340c:	bf00      	nop
 800340e:	e7fe      	b.n	800340e <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003410:	f001 fbb0 	bl	8004b74 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8003414:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003416:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003418:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800341a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800341c:	2b00      	cmp	r3, #0
 800341e:	d024      	beq.n	800346a <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8003420:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003422:	1e5a      	subs	r2, r3, #1
 8003424:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003426:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003428:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d104      	bne.n	800343a <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8003430:	f001 f9fa 	bl	8004828 <pvTaskIncrementMutexHeldCount>
 8003434:	4602      	mov	r2, r0
 8003436:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003438:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800343a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800343c:	691b      	ldr	r3, [r3, #16]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d00f      	beq.n	8003462 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003442:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003444:	3310      	adds	r3, #16
 8003446:	4618      	mov	r0, r3
 8003448:	f000 fe86 	bl	8004158 <xTaskRemoveFromEventList>
 800344c:	4603      	mov	r3, r0
 800344e:	2b00      	cmp	r3, #0
 8003450:	d007      	beq.n	8003462 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003452:	4b54      	ldr	r3, [pc, #336]	; (80035a4 <xQueueSemaphoreTake+0x214>)
 8003454:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003458:	601a      	str	r2, [r3, #0]
 800345a:	f3bf 8f4f 	dsb	sy
 800345e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003462:	f001 fbb7 	bl	8004bd4 <vPortExitCritical>
				return pdPASS;
 8003466:	2301      	movs	r3, #1
 8003468:	e097      	b.n	800359a <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d111      	bne.n	8003494 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8003470:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003472:	2b00      	cmp	r3, #0
 8003474:	d00a      	beq.n	800348c <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8003476:	f04f 0350 	mov.w	r3, #80	; 0x50
 800347a:	f383 8811 	msr	BASEPRI, r3
 800347e:	f3bf 8f6f 	isb	sy
 8003482:	f3bf 8f4f 	dsb	sy
 8003486:	617b      	str	r3, [r7, #20]
}
 8003488:	bf00      	nop
 800348a:	e7fe      	b.n	800348a <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800348c:	f001 fba2 	bl	8004bd4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003490:	2300      	movs	r3, #0
 8003492:	e082      	b.n	800359a <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003494:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003496:	2b00      	cmp	r3, #0
 8003498:	d106      	bne.n	80034a8 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800349a:	f107 030c 	add.w	r3, r7, #12
 800349e:	4618      	mov	r0, r3
 80034a0:	f000 febc 	bl	800421c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80034a4:	2301      	movs	r3, #1
 80034a6:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80034a8:	f001 fb94 	bl	8004bd4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80034ac:	f000 fc6c 	bl	8003d88 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80034b0:	f001 fb60 	bl	8004b74 <vPortEnterCritical>
 80034b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034b6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80034ba:	b25b      	sxtb	r3, r3
 80034bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034c0:	d103      	bne.n	80034ca <xQueueSemaphoreTake+0x13a>
 80034c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034c4:	2200      	movs	r2, #0
 80034c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80034ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034cc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80034d0:	b25b      	sxtb	r3, r3
 80034d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034d6:	d103      	bne.n	80034e0 <xQueueSemaphoreTake+0x150>
 80034d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034da:	2200      	movs	r2, #0
 80034dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80034e0:	f001 fb78 	bl	8004bd4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80034e4:	463a      	mov	r2, r7
 80034e6:	f107 030c 	add.w	r3, r7, #12
 80034ea:	4611      	mov	r1, r2
 80034ec:	4618      	mov	r0, r3
 80034ee:	f000 feab 	bl	8004248 <xTaskCheckForTimeOut>
 80034f2:	4603      	mov	r3, r0
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d132      	bne.n	800355e <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80034f8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80034fa:	f000 f9cf 	bl	800389c <prvIsQueueEmpty>
 80034fe:	4603      	mov	r3, r0
 8003500:	2b00      	cmp	r3, #0
 8003502:	d026      	beq.n	8003552 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003504:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d109      	bne.n	8003520 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800350c:	f001 fb32 	bl	8004b74 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003510:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003512:	689b      	ldr	r3, [r3, #8]
 8003514:	4618      	mov	r0, r3
 8003516:	f000 fffd 	bl	8004514 <xTaskPriorityInherit>
 800351a:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800351c:	f001 fb5a 	bl	8004bd4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003520:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003522:	3324      	adds	r3, #36	; 0x24
 8003524:	683a      	ldr	r2, [r7, #0]
 8003526:	4611      	mov	r1, r2
 8003528:	4618      	mov	r0, r3
 800352a:	f000 fdf1 	bl	8004110 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800352e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003530:	f000 f962 	bl	80037f8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003534:	f000 fc36 	bl	8003da4 <xTaskResumeAll>
 8003538:	4603      	mov	r3, r0
 800353a:	2b00      	cmp	r3, #0
 800353c:	f47f af68 	bne.w	8003410 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8003540:	4b18      	ldr	r3, [pc, #96]	; (80035a4 <xQueueSemaphoreTake+0x214>)
 8003542:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003546:	601a      	str	r2, [r3, #0]
 8003548:	f3bf 8f4f 	dsb	sy
 800354c:	f3bf 8f6f 	isb	sy
 8003550:	e75e      	b.n	8003410 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8003552:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003554:	f000 f950 	bl	80037f8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003558:	f000 fc24 	bl	8003da4 <xTaskResumeAll>
 800355c:	e758      	b.n	8003410 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800355e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003560:	f000 f94a 	bl	80037f8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003564:	f000 fc1e 	bl	8003da4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003568:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800356a:	f000 f997 	bl	800389c <prvIsQueueEmpty>
 800356e:	4603      	mov	r3, r0
 8003570:	2b00      	cmp	r3, #0
 8003572:	f43f af4d 	beq.w	8003410 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8003576:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003578:	2b00      	cmp	r3, #0
 800357a:	d00d      	beq.n	8003598 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800357c:	f001 fafa 	bl	8004b74 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8003580:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003582:	f000 f891 	bl	80036a8 <prvGetDisinheritPriorityAfterTimeout>
 8003586:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8003588:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800358a:	689b      	ldr	r3, [r3, #8]
 800358c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800358e:	4618      	mov	r0, r3
 8003590:	f001 f8bc 	bl	800470c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8003594:	f001 fb1e 	bl	8004bd4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003598:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800359a:	4618      	mov	r0, r3
 800359c:	3738      	adds	r7, #56	; 0x38
 800359e:	46bd      	mov	sp, r7
 80035a0:	bd80      	pop	{r7, pc}
 80035a2:	bf00      	nop
 80035a4:	e000ed04 	.word	0xe000ed04

080035a8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b08e      	sub	sp, #56	; 0x38
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	60f8      	str	r0, [r7, #12]
 80035b0:	60b9      	str	r1, [r7, #8]
 80035b2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80035b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d10a      	bne.n	80035d4 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 80035be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035c2:	f383 8811 	msr	BASEPRI, r3
 80035c6:	f3bf 8f6f 	isb	sy
 80035ca:	f3bf 8f4f 	dsb	sy
 80035ce:	623b      	str	r3, [r7, #32]
}
 80035d0:	bf00      	nop
 80035d2:	e7fe      	b.n	80035d2 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80035d4:	68bb      	ldr	r3, [r7, #8]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d103      	bne.n	80035e2 <xQueueReceiveFromISR+0x3a>
 80035da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d101      	bne.n	80035e6 <xQueueReceiveFromISR+0x3e>
 80035e2:	2301      	movs	r3, #1
 80035e4:	e000      	b.n	80035e8 <xQueueReceiveFromISR+0x40>
 80035e6:	2300      	movs	r3, #0
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d10a      	bne.n	8003602 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 80035ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035f0:	f383 8811 	msr	BASEPRI, r3
 80035f4:	f3bf 8f6f 	isb	sy
 80035f8:	f3bf 8f4f 	dsb	sy
 80035fc:	61fb      	str	r3, [r7, #28]
}
 80035fe:	bf00      	nop
 8003600:	e7fe      	b.n	8003600 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003602:	f001 fb99 	bl	8004d38 <vPortValidateInterruptPriority>
	__asm volatile
 8003606:	f3ef 8211 	mrs	r2, BASEPRI
 800360a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800360e:	f383 8811 	msr	BASEPRI, r3
 8003612:	f3bf 8f6f 	isb	sy
 8003616:	f3bf 8f4f 	dsb	sy
 800361a:	61ba      	str	r2, [r7, #24]
 800361c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800361e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003620:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003622:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003624:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003626:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003628:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800362a:	2b00      	cmp	r3, #0
 800362c:	d02f      	beq.n	800368e <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800362e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003630:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003634:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003638:	68b9      	ldr	r1, [r7, #8]
 800363a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800363c:	f000 f8b6 	bl	80037ac <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003640:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003642:	1e5a      	subs	r2, r3, #1
 8003644:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003646:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8003648:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800364c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003650:	d112      	bne.n	8003678 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003652:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003654:	691b      	ldr	r3, [r3, #16]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d016      	beq.n	8003688 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800365a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800365c:	3310      	adds	r3, #16
 800365e:	4618      	mov	r0, r3
 8003660:	f000 fd7a 	bl	8004158 <xTaskRemoveFromEventList>
 8003664:	4603      	mov	r3, r0
 8003666:	2b00      	cmp	r3, #0
 8003668:	d00e      	beq.n	8003688 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d00b      	beq.n	8003688 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2201      	movs	r2, #1
 8003674:	601a      	str	r2, [r3, #0]
 8003676:	e007      	b.n	8003688 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8003678:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800367c:	3301      	adds	r3, #1
 800367e:	b2db      	uxtb	r3, r3
 8003680:	b25a      	sxtb	r2, r3
 8003682:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003684:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8003688:	2301      	movs	r3, #1
 800368a:	637b      	str	r3, [r7, #52]	; 0x34
 800368c:	e001      	b.n	8003692 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800368e:	2300      	movs	r3, #0
 8003690:	637b      	str	r3, [r7, #52]	; 0x34
 8003692:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003694:	613b      	str	r3, [r7, #16]
	__asm volatile
 8003696:	693b      	ldr	r3, [r7, #16]
 8003698:	f383 8811 	msr	BASEPRI, r3
}
 800369c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800369e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80036a0:	4618      	mov	r0, r3
 80036a2:	3738      	adds	r7, #56	; 0x38
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bd80      	pop	{r7, pc}

080036a8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80036a8:	b480      	push	{r7}
 80036aa:	b085      	sub	sp, #20
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d006      	beq.n	80036c6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f1c3 0307 	rsb	r3, r3, #7
 80036c2:	60fb      	str	r3, [r7, #12]
 80036c4:	e001      	b.n	80036ca <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80036c6:	2300      	movs	r3, #0
 80036c8:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80036ca:	68fb      	ldr	r3, [r7, #12]
	}
 80036cc:	4618      	mov	r0, r3
 80036ce:	3714      	adds	r7, #20
 80036d0:	46bd      	mov	sp, r7
 80036d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d6:	4770      	bx	lr

080036d8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b086      	sub	sp, #24
 80036dc:	af00      	add	r7, sp, #0
 80036de:	60f8      	str	r0, [r7, #12]
 80036e0:	60b9      	str	r1, [r7, #8]
 80036e2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80036e4:	2300      	movs	r3, #0
 80036e6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036ec:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d10d      	bne.n	8003712 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d14d      	bne.n	800379a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	689b      	ldr	r3, [r3, #8]
 8003702:	4618      	mov	r0, r3
 8003704:	f000 ff7c 	bl	8004600 <xTaskPriorityDisinherit>
 8003708:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	2200      	movs	r2, #0
 800370e:	609a      	str	r2, [r3, #8]
 8003710:	e043      	b.n	800379a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d119      	bne.n	800374c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	6858      	ldr	r0, [r3, #4]
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003720:	461a      	mov	r2, r3
 8003722:	68b9      	ldr	r1, [r7, #8]
 8003724:	f001 ff08 	bl	8005538 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	685a      	ldr	r2, [r3, #4]
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003730:	441a      	add	r2, r3
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	685a      	ldr	r2, [r3, #4]
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	689b      	ldr	r3, [r3, #8]
 800373e:	429a      	cmp	r2, r3
 8003740:	d32b      	bcc.n	800379a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681a      	ldr	r2, [r3, #0]
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	605a      	str	r2, [r3, #4]
 800374a:	e026      	b.n	800379a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	68d8      	ldr	r0, [r3, #12]
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003754:	461a      	mov	r2, r3
 8003756:	68b9      	ldr	r1, [r7, #8]
 8003758:	f001 feee 	bl	8005538 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	68da      	ldr	r2, [r3, #12]
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003764:	425b      	negs	r3, r3
 8003766:	441a      	add	r2, r3
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	68da      	ldr	r2, [r3, #12]
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	429a      	cmp	r2, r3
 8003776:	d207      	bcs.n	8003788 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	689a      	ldr	r2, [r3, #8]
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003780:	425b      	negs	r3, r3
 8003782:	441a      	add	r2, r3
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2b02      	cmp	r3, #2
 800378c:	d105      	bne.n	800379a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	2b00      	cmp	r3, #0
 8003792:	d002      	beq.n	800379a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003794:	693b      	ldr	r3, [r7, #16]
 8003796:	3b01      	subs	r3, #1
 8003798:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800379a:	693b      	ldr	r3, [r7, #16]
 800379c:	1c5a      	adds	r2, r3, #1
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80037a2:	697b      	ldr	r3, [r7, #20]
}
 80037a4:	4618      	mov	r0, r3
 80037a6:	3718      	adds	r7, #24
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bd80      	pop	{r7, pc}

080037ac <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b082      	sub	sp, #8
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
 80037b4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d018      	beq.n	80037f0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	68da      	ldr	r2, [r3, #12]
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037c6:	441a      	add	r2, r3
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	68da      	ldr	r2, [r3, #12]
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	689b      	ldr	r3, [r3, #8]
 80037d4:	429a      	cmp	r2, r3
 80037d6:	d303      	bcc.n	80037e0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681a      	ldr	r2, [r3, #0]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	68d9      	ldr	r1, [r3, #12]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037e8:	461a      	mov	r2, r3
 80037ea:	6838      	ldr	r0, [r7, #0]
 80037ec:	f001 fea4 	bl	8005538 <memcpy>
	}
}
 80037f0:	bf00      	nop
 80037f2:	3708      	adds	r7, #8
 80037f4:	46bd      	mov	sp, r7
 80037f6:	bd80      	pop	{r7, pc}

080037f8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b084      	sub	sp, #16
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003800:	f001 f9b8 	bl	8004b74 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800380a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800380c:	e011      	b.n	8003832 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003812:	2b00      	cmp	r3, #0
 8003814:	d012      	beq.n	800383c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	3324      	adds	r3, #36	; 0x24
 800381a:	4618      	mov	r0, r3
 800381c:	f000 fc9c 	bl	8004158 <xTaskRemoveFromEventList>
 8003820:	4603      	mov	r3, r0
 8003822:	2b00      	cmp	r3, #0
 8003824:	d001      	beq.n	800382a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003826:	f000 fd71 	bl	800430c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800382a:	7bfb      	ldrb	r3, [r7, #15]
 800382c:	3b01      	subs	r3, #1
 800382e:	b2db      	uxtb	r3, r3
 8003830:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003832:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003836:	2b00      	cmp	r3, #0
 8003838:	dce9      	bgt.n	800380e <prvUnlockQueue+0x16>
 800383a:	e000      	b.n	800383e <prvUnlockQueue+0x46>
					break;
 800383c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	22ff      	movs	r2, #255	; 0xff
 8003842:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8003846:	f001 f9c5 	bl	8004bd4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800384a:	f001 f993 	bl	8004b74 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003854:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003856:	e011      	b.n	800387c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	691b      	ldr	r3, [r3, #16]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d012      	beq.n	8003886 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	3310      	adds	r3, #16
 8003864:	4618      	mov	r0, r3
 8003866:	f000 fc77 	bl	8004158 <xTaskRemoveFromEventList>
 800386a:	4603      	mov	r3, r0
 800386c:	2b00      	cmp	r3, #0
 800386e:	d001      	beq.n	8003874 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003870:	f000 fd4c 	bl	800430c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003874:	7bbb      	ldrb	r3, [r7, #14]
 8003876:	3b01      	subs	r3, #1
 8003878:	b2db      	uxtb	r3, r3
 800387a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800387c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003880:	2b00      	cmp	r3, #0
 8003882:	dce9      	bgt.n	8003858 <prvUnlockQueue+0x60>
 8003884:	e000      	b.n	8003888 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003886:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	22ff      	movs	r2, #255	; 0xff
 800388c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003890:	f001 f9a0 	bl	8004bd4 <vPortExitCritical>
}
 8003894:	bf00      	nop
 8003896:	3710      	adds	r7, #16
 8003898:	46bd      	mov	sp, r7
 800389a:	bd80      	pop	{r7, pc}

0800389c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b084      	sub	sp, #16
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80038a4:	f001 f966 	bl	8004b74 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d102      	bne.n	80038b6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80038b0:	2301      	movs	r3, #1
 80038b2:	60fb      	str	r3, [r7, #12]
 80038b4:	e001      	b.n	80038ba <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80038b6:	2300      	movs	r3, #0
 80038b8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80038ba:	f001 f98b 	bl	8004bd4 <vPortExitCritical>

	return xReturn;
 80038be:	68fb      	ldr	r3, [r7, #12]
}
 80038c0:	4618      	mov	r0, r3
 80038c2:	3710      	adds	r7, #16
 80038c4:	46bd      	mov	sp, r7
 80038c6:	bd80      	pop	{r7, pc}

080038c8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b084      	sub	sp, #16
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80038d0:	f001 f950 	bl	8004b74 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038dc:	429a      	cmp	r2, r3
 80038de:	d102      	bne.n	80038e6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80038e0:	2301      	movs	r3, #1
 80038e2:	60fb      	str	r3, [r7, #12]
 80038e4:	e001      	b.n	80038ea <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80038e6:	2300      	movs	r3, #0
 80038e8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80038ea:	f001 f973 	bl	8004bd4 <vPortExitCritical>

	return xReturn;
 80038ee:	68fb      	ldr	r3, [r7, #12]
}
 80038f0:	4618      	mov	r0, r3
 80038f2:	3710      	adds	r7, #16
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bd80      	pop	{r7, pc}

080038f8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b08e      	sub	sp, #56	; 0x38
 80038fc:	af04      	add	r7, sp, #16
 80038fe:	60f8      	str	r0, [r7, #12]
 8003900:	60b9      	str	r1, [r7, #8]
 8003902:	607a      	str	r2, [r7, #4]
 8003904:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003906:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003908:	2b00      	cmp	r3, #0
 800390a:	d10a      	bne.n	8003922 <xTaskCreateStatic+0x2a>
	__asm volatile
 800390c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003910:	f383 8811 	msr	BASEPRI, r3
 8003914:	f3bf 8f6f 	isb	sy
 8003918:	f3bf 8f4f 	dsb	sy
 800391c:	623b      	str	r3, [r7, #32]
}
 800391e:	bf00      	nop
 8003920:	e7fe      	b.n	8003920 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003922:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003924:	2b00      	cmp	r3, #0
 8003926:	d10a      	bne.n	800393e <xTaskCreateStatic+0x46>
	__asm volatile
 8003928:	f04f 0350 	mov.w	r3, #80	; 0x50
 800392c:	f383 8811 	msr	BASEPRI, r3
 8003930:	f3bf 8f6f 	isb	sy
 8003934:	f3bf 8f4f 	dsb	sy
 8003938:	61fb      	str	r3, [r7, #28]
}
 800393a:	bf00      	nop
 800393c:	e7fe      	b.n	800393c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800393e:	23a0      	movs	r3, #160	; 0xa0
 8003940:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003942:	693b      	ldr	r3, [r7, #16]
 8003944:	2ba0      	cmp	r3, #160	; 0xa0
 8003946:	d00a      	beq.n	800395e <xTaskCreateStatic+0x66>
	__asm volatile
 8003948:	f04f 0350 	mov.w	r3, #80	; 0x50
 800394c:	f383 8811 	msr	BASEPRI, r3
 8003950:	f3bf 8f6f 	isb	sy
 8003954:	f3bf 8f4f 	dsb	sy
 8003958:	61bb      	str	r3, [r7, #24]
}
 800395a:	bf00      	nop
 800395c:	e7fe      	b.n	800395c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800395e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003960:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003962:	2b00      	cmp	r3, #0
 8003964:	d01e      	beq.n	80039a4 <xTaskCreateStatic+0xac>
 8003966:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003968:	2b00      	cmp	r3, #0
 800396a:	d01b      	beq.n	80039a4 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800396c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800396e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003972:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003974:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003978:	2202      	movs	r2, #2
 800397a:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800397e:	2300      	movs	r3, #0
 8003980:	9303      	str	r3, [sp, #12]
 8003982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003984:	9302      	str	r3, [sp, #8]
 8003986:	f107 0314 	add.w	r3, r7, #20
 800398a:	9301      	str	r3, [sp, #4]
 800398c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800398e:	9300      	str	r3, [sp, #0]
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	687a      	ldr	r2, [r7, #4]
 8003994:	68b9      	ldr	r1, [r7, #8]
 8003996:	68f8      	ldr	r0, [r7, #12]
 8003998:	f000 f850 	bl	8003a3c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800399c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800399e:	f000 f8eb 	bl	8003b78 <prvAddNewTaskToReadyList>
 80039a2:	e001      	b.n	80039a8 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80039a4:	2300      	movs	r3, #0
 80039a6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80039a8:	697b      	ldr	r3, [r7, #20]
	}
 80039aa:	4618      	mov	r0, r3
 80039ac:	3728      	adds	r7, #40	; 0x28
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bd80      	pop	{r7, pc}

080039b2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80039b2:	b580      	push	{r7, lr}
 80039b4:	b08c      	sub	sp, #48	; 0x30
 80039b6:	af04      	add	r7, sp, #16
 80039b8:	60f8      	str	r0, [r7, #12]
 80039ba:	60b9      	str	r1, [r7, #8]
 80039bc:	603b      	str	r3, [r7, #0]
 80039be:	4613      	mov	r3, r2
 80039c0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80039c2:	88fb      	ldrh	r3, [r7, #6]
 80039c4:	009b      	lsls	r3, r3, #2
 80039c6:	4618      	mov	r0, r3
 80039c8:	f001 f9f6 	bl	8004db8 <pvPortMalloc>
 80039cc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80039ce:	697b      	ldr	r3, [r7, #20]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d00e      	beq.n	80039f2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80039d4:	20a0      	movs	r0, #160	; 0xa0
 80039d6:	f001 f9ef 	bl	8004db8 <pvPortMalloc>
 80039da:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80039dc:	69fb      	ldr	r3, [r7, #28]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d003      	beq.n	80039ea <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80039e2:	69fb      	ldr	r3, [r7, #28]
 80039e4:	697a      	ldr	r2, [r7, #20]
 80039e6:	631a      	str	r2, [r3, #48]	; 0x30
 80039e8:	e005      	b.n	80039f6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80039ea:	6978      	ldr	r0, [r7, #20]
 80039ec:	f001 fab0 	bl	8004f50 <vPortFree>
 80039f0:	e001      	b.n	80039f6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80039f2:	2300      	movs	r3, #0
 80039f4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80039f6:	69fb      	ldr	r3, [r7, #28]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d017      	beq.n	8003a2c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80039fc:	69fb      	ldr	r3, [r7, #28]
 80039fe:	2200      	movs	r2, #0
 8003a00:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003a04:	88fa      	ldrh	r2, [r7, #6]
 8003a06:	2300      	movs	r3, #0
 8003a08:	9303      	str	r3, [sp, #12]
 8003a0a:	69fb      	ldr	r3, [r7, #28]
 8003a0c:	9302      	str	r3, [sp, #8]
 8003a0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a10:	9301      	str	r3, [sp, #4]
 8003a12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a14:	9300      	str	r3, [sp, #0]
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	68b9      	ldr	r1, [r7, #8]
 8003a1a:	68f8      	ldr	r0, [r7, #12]
 8003a1c:	f000 f80e 	bl	8003a3c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003a20:	69f8      	ldr	r0, [r7, #28]
 8003a22:	f000 f8a9 	bl	8003b78 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003a26:	2301      	movs	r3, #1
 8003a28:	61bb      	str	r3, [r7, #24]
 8003a2a:	e002      	b.n	8003a32 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003a2c:	f04f 33ff 	mov.w	r3, #4294967295
 8003a30:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003a32:	69bb      	ldr	r3, [r7, #24]
	}
 8003a34:	4618      	mov	r0, r3
 8003a36:	3720      	adds	r7, #32
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}

08003a3c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b088      	sub	sp, #32
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	60f8      	str	r0, [r7, #12]
 8003a44:	60b9      	str	r1, [r7, #8]
 8003a46:	607a      	str	r2, [r7, #4]
 8003a48:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003a4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a4c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003a54:	3b01      	subs	r3, #1
 8003a56:	009b      	lsls	r3, r3, #2
 8003a58:	4413      	add	r3, r2
 8003a5a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003a5c:	69bb      	ldr	r3, [r7, #24]
 8003a5e:	f023 0307 	bic.w	r3, r3, #7
 8003a62:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003a64:	69bb      	ldr	r3, [r7, #24]
 8003a66:	f003 0307 	and.w	r3, r3, #7
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d00a      	beq.n	8003a84 <prvInitialiseNewTask+0x48>
	__asm volatile
 8003a6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a72:	f383 8811 	msr	BASEPRI, r3
 8003a76:	f3bf 8f6f 	isb	sy
 8003a7a:	f3bf 8f4f 	dsb	sy
 8003a7e:	617b      	str	r3, [r7, #20]
}
 8003a80:	bf00      	nop
 8003a82:	e7fe      	b.n	8003a82 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003a84:	68bb      	ldr	r3, [r7, #8]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d01f      	beq.n	8003aca <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	61fb      	str	r3, [r7, #28]
 8003a8e:	e012      	b.n	8003ab6 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003a90:	68ba      	ldr	r2, [r7, #8]
 8003a92:	69fb      	ldr	r3, [r7, #28]
 8003a94:	4413      	add	r3, r2
 8003a96:	7819      	ldrb	r1, [r3, #0]
 8003a98:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a9a:	69fb      	ldr	r3, [r7, #28]
 8003a9c:	4413      	add	r3, r2
 8003a9e:	3334      	adds	r3, #52	; 0x34
 8003aa0:	460a      	mov	r2, r1
 8003aa2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003aa4:	68ba      	ldr	r2, [r7, #8]
 8003aa6:	69fb      	ldr	r3, [r7, #28]
 8003aa8:	4413      	add	r3, r2
 8003aaa:	781b      	ldrb	r3, [r3, #0]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d006      	beq.n	8003abe <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003ab0:	69fb      	ldr	r3, [r7, #28]
 8003ab2:	3301      	adds	r3, #1
 8003ab4:	61fb      	str	r3, [r7, #28]
 8003ab6:	69fb      	ldr	r3, [r7, #28]
 8003ab8:	2b0f      	cmp	r3, #15
 8003aba:	d9e9      	bls.n	8003a90 <prvInitialiseNewTask+0x54>
 8003abc:	e000      	b.n	8003ac0 <prvInitialiseNewTask+0x84>
			{
				break;
 8003abe:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003ac0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003ac8:	e003      	b.n	8003ad2 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003aca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003acc:	2200      	movs	r2, #0
 8003ace:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003ad2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ad4:	2b06      	cmp	r3, #6
 8003ad6:	d901      	bls.n	8003adc <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003ad8:	2306      	movs	r3, #6
 8003ada:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003adc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ade:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003ae0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003ae2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ae4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003ae6:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8003ae8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003aea:	2200      	movs	r2, #0
 8003aec:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003aee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003af0:	3304      	adds	r3, #4
 8003af2:	4618      	mov	r0, r3
 8003af4:	f7ff f8f2 	bl	8002cdc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003af8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003afa:	3318      	adds	r3, #24
 8003afc:	4618      	mov	r0, r3
 8003afe:	f7ff f8ed 	bl	8002cdc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003b02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003b06:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003b08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b0a:	f1c3 0207 	rsb	r2, r3, #7
 8003b0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b10:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003b12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003b16:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003b18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003b20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b22:	2200      	movs	r2, #0
 8003b24:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8003b28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b2a:	334c      	adds	r3, #76	; 0x4c
 8003b2c:	224c      	movs	r2, #76	; 0x4c
 8003b2e:	2100      	movs	r1, #0
 8003b30:	4618      	mov	r0, r3
 8003b32:	f001 fc30 	bl	8005396 <memset>
 8003b36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b38:	4a0c      	ldr	r2, [pc, #48]	; (8003b6c <prvInitialiseNewTask+0x130>)
 8003b3a:	651a      	str	r2, [r3, #80]	; 0x50
 8003b3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b3e:	4a0c      	ldr	r2, [pc, #48]	; (8003b70 <prvInitialiseNewTask+0x134>)
 8003b40:	655a      	str	r2, [r3, #84]	; 0x54
 8003b42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b44:	4a0b      	ldr	r2, [pc, #44]	; (8003b74 <prvInitialiseNewTask+0x138>)
 8003b46:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003b48:	683a      	ldr	r2, [r7, #0]
 8003b4a:	68f9      	ldr	r1, [r7, #12]
 8003b4c:	69b8      	ldr	r0, [r7, #24]
 8003b4e:	f000 fee5 	bl	800491c <pxPortInitialiseStack>
 8003b52:	4602      	mov	r2, r0
 8003b54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b56:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003b58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d002      	beq.n	8003b64 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003b5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003b62:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003b64:	bf00      	nop
 8003b66:	3720      	adds	r7, #32
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	bd80      	pop	{r7, pc}
 8003b6c:	20004120 	.word	0x20004120
 8003b70:	20004188 	.word	0x20004188
 8003b74:	200041f0 	.word	0x200041f0

08003b78 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b082      	sub	sp, #8
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003b80:	f000 fff8 	bl	8004b74 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003b84:	4b2a      	ldr	r3, [pc, #168]	; (8003c30 <prvAddNewTaskToReadyList+0xb8>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	3301      	adds	r3, #1
 8003b8a:	4a29      	ldr	r2, [pc, #164]	; (8003c30 <prvAddNewTaskToReadyList+0xb8>)
 8003b8c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003b8e:	4b29      	ldr	r3, [pc, #164]	; (8003c34 <prvAddNewTaskToReadyList+0xbc>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d109      	bne.n	8003baa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003b96:	4a27      	ldr	r2, [pc, #156]	; (8003c34 <prvAddNewTaskToReadyList+0xbc>)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003b9c:	4b24      	ldr	r3, [pc, #144]	; (8003c30 <prvAddNewTaskToReadyList+0xb8>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	2b01      	cmp	r3, #1
 8003ba2:	d110      	bne.n	8003bc6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003ba4:	f000 fbd6 	bl	8004354 <prvInitialiseTaskLists>
 8003ba8:	e00d      	b.n	8003bc6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003baa:	4b23      	ldr	r3, [pc, #140]	; (8003c38 <prvAddNewTaskToReadyList+0xc0>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d109      	bne.n	8003bc6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003bb2:	4b20      	ldr	r3, [pc, #128]	; (8003c34 <prvAddNewTaskToReadyList+0xbc>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bbc:	429a      	cmp	r2, r3
 8003bbe:	d802      	bhi.n	8003bc6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003bc0:	4a1c      	ldr	r2, [pc, #112]	; (8003c34 <prvAddNewTaskToReadyList+0xbc>)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003bc6:	4b1d      	ldr	r3, [pc, #116]	; (8003c3c <prvAddNewTaskToReadyList+0xc4>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	3301      	adds	r3, #1
 8003bcc:	4a1b      	ldr	r2, [pc, #108]	; (8003c3c <prvAddNewTaskToReadyList+0xc4>)
 8003bce:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bd4:	2201      	movs	r2, #1
 8003bd6:	409a      	lsls	r2, r3
 8003bd8:	4b19      	ldr	r3, [pc, #100]	; (8003c40 <prvAddNewTaskToReadyList+0xc8>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	4a18      	ldr	r2, [pc, #96]	; (8003c40 <prvAddNewTaskToReadyList+0xc8>)
 8003be0:	6013      	str	r3, [r2, #0]
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003be6:	4613      	mov	r3, r2
 8003be8:	009b      	lsls	r3, r3, #2
 8003bea:	4413      	add	r3, r2
 8003bec:	009b      	lsls	r3, r3, #2
 8003bee:	4a15      	ldr	r2, [pc, #84]	; (8003c44 <prvAddNewTaskToReadyList+0xcc>)
 8003bf0:	441a      	add	r2, r3
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	3304      	adds	r3, #4
 8003bf6:	4619      	mov	r1, r3
 8003bf8:	4610      	mov	r0, r2
 8003bfa:	f7ff f87c 	bl	8002cf6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003bfe:	f000 ffe9 	bl	8004bd4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003c02:	4b0d      	ldr	r3, [pc, #52]	; (8003c38 <prvAddNewTaskToReadyList+0xc0>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d00e      	beq.n	8003c28 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003c0a:	4b0a      	ldr	r3, [pc, #40]	; (8003c34 <prvAddNewTaskToReadyList+0xbc>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c14:	429a      	cmp	r2, r3
 8003c16:	d207      	bcs.n	8003c28 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003c18:	4b0b      	ldr	r3, [pc, #44]	; (8003c48 <prvAddNewTaskToReadyList+0xd0>)
 8003c1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003c1e:	601a      	str	r2, [r3, #0]
 8003c20:	f3bf 8f4f 	dsb	sy
 8003c24:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003c28:	bf00      	nop
 8003c2a:	3708      	adds	r7, #8
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	bd80      	pop	{r7, pc}
 8003c30:	200004cc 	.word	0x200004cc
 8003c34:	200003cc 	.word	0x200003cc
 8003c38:	200004d8 	.word	0x200004d8
 8003c3c:	200004e8 	.word	0x200004e8
 8003c40:	200004d4 	.word	0x200004d4
 8003c44:	200003d0 	.word	0x200003d0
 8003c48:	e000ed04 	.word	0xe000ed04

08003c4c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b084      	sub	sp, #16
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003c54:	2300      	movs	r3, #0
 8003c56:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d017      	beq.n	8003c8e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003c5e:	4b13      	ldr	r3, [pc, #76]	; (8003cac <vTaskDelay+0x60>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d00a      	beq.n	8003c7c <vTaskDelay+0x30>
	__asm volatile
 8003c66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c6a:	f383 8811 	msr	BASEPRI, r3
 8003c6e:	f3bf 8f6f 	isb	sy
 8003c72:	f3bf 8f4f 	dsb	sy
 8003c76:	60bb      	str	r3, [r7, #8]
}
 8003c78:	bf00      	nop
 8003c7a:	e7fe      	b.n	8003c7a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003c7c:	f000 f884 	bl	8003d88 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003c80:	2100      	movs	r1, #0
 8003c82:	6878      	ldr	r0, [r7, #4]
 8003c84:	f000 fde4 	bl	8004850 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003c88:	f000 f88c 	bl	8003da4 <xTaskResumeAll>
 8003c8c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d107      	bne.n	8003ca4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8003c94:	4b06      	ldr	r3, [pc, #24]	; (8003cb0 <vTaskDelay+0x64>)
 8003c96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003c9a:	601a      	str	r2, [r3, #0]
 8003c9c:	f3bf 8f4f 	dsb	sy
 8003ca0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003ca4:	bf00      	nop
 8003ca6:	3710      	adds	r7, #16
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	bd80      	pop	{r7, pc}
 8003cac:	200004f4 	.word	0x200004f4
 8003cb0:	e000ed04 	.word	0xe000ed04

08003cb4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b08a      	sub	sp, #40	; 0x28
 8003cb8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003cba:	2300      	movs	r3, #0
 8003cbc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003cc2:	463a      	mov	r2, r7
 8003cc4:	1d39      	adds	r1, r7, #4
 8003cc6:	f107 0308 	add.w	r3, r7, #8
 8003cca:	4618      	mov	r0, r3
 8003ccc:	f7fc fc56 	bl	800057c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003cd0:	6839      	ldr	r1, [r7, #0]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	68ba      	ldr	r2, [r7, #8]
 8003cd6:	9202      	str	r2, [sp, #8]
 8003cd8:	9301      	str	r3, [sp, #4]
 8003cda:	2300      	movs	r3, #0
 8003cdc:	9300      	str	r3, [sp, #0]
 8003cde:	2300      	movs	r3, #0
 8003ce0:	460a      	mov	r2, r1
 8003ce2:	4921      	ldr	r1, [pc, #132]	; (8003d68 <vTaskStartScheduler+0xb4>)
 8003ce4:	4821      	ldr	r0, [pc, #132]	; (8003d6c <vTaskStartScheduler+0xb8>)
 8003ce6:	f7ff fe07 	bl	80038f8 <xTaskCreateStatic>
 8003cea:	4603      	mov	r3, r0
 8003cec:	4a20      	ldr	r2, [pc, #128]	; (8003d70 <vTaskStartScheduler+0xbc>)
 8003cee:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003cf0:	4b1f      	ldr	r3, [pc, #124]	; (8003d70 <vTaskStartScheduler+0xbc>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d002      	beq.n	8003cfe <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	617b      	str	r3, [r7, #20]
 8003cfc:	e001      	b.n	8003d02 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003cfe:	2300      	movs	r3, #0
 8003d00:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003d02:	697b      	ldr	r3, [r7, #20]
 8003d04:	2b01      	cmp	r3, #1
 8003d06:	d11b      	bne.n	8003d40 <vTaskStartScheduler+0x8c>
	__asm volatile
 8003d08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d0c:	f383 8811 	msr	BASEPRI, r3
 8003d10:	f3bf 8f6f 	isb	sy
 8003d14:	f3bf 8f4f 	dsb	sy
 8003d18:	613b      	str	r3, [r7, #16]
}
 8003d1a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003d1c:	4b15      	ldr	r3, [pc, #84]	; (8003d74 <vTaskStartScheduler+0xc0>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	334c      	adds	r3, #76	; 0x4c
 8003d22:	4a15      	ldr	r2, [pc, #84]	; (8003d78 <vTaskStartScheduler+0xc4>)
 8003d24:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003d26:	4b15      	ldr	r3, [pc, #84]	; (8003d7c <vTaskStartScheduler+0xc8>)
 8003d28:	f04f 32ff 	mov.w	r2, #4294967295
 8003d2c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003d2e:	4b14      	ldr	r3, [pc, #80]	; (8003d80 <vTaskStartScheduler+0xcc>)
 8003d30:	2201      	movs	r2, #1
 8003d32:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003d34:	4b13      	ldr	r3, [pc, #76]	; (8003d84 <vTaskStartScheduler+0xd0>)
 8003d36:	2200      	movs	r2, #0
 8003d38:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003d3a:	f000 fe79 	bl	8004a30 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003d3e:	e00e      	b.n	8003d5e <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003d40:	697b      	ldr	r3, [r7, #20]
 8003d42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d46:	d10a      	bne.n	8003d5e <vTaskStartScheduler+0xaa>
	__asm volatile
 8003d48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d4c:	f383 8811 	msr	BASEPRI, r3
 8003d50:	f3bf 8f6f 	isb	sy
 8003d54:	f3bf 8f4f 	dsb	sy
 8003d58:	60fb      	str	r3, [r7, #12]
}
 8003d5a:	bf00      	nop
 8003d5c:	e7fe      	b.n	8003d5c <vTaskStartScheduler+0xa8>
}
 8003d5e:	bf00      	nop
 8003d60:	3718      	adds	r7, #24
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bd80      	pop	{r7, pc}
 8003d66:	bf00      	nop
 8003d68:	08006140 	.word	0x08006140
 8003d6c:	08004325 	.word	0x08004325
 8003d70:	200004f0 	.word	0x200004f0
 8003d74:	200003cc 	.word	0x200003cc
 8003d78:	20000068 	.word	0x20000068
 8003d7c:	200004ec 	.word	0x200004ec
 8003d80:	200004d8 	.word	0x200004d8
 8003d84:	200004d0 	.word	0x200004d0

08003d88 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003d88:	b480      	push	{r7}
 8003d8a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003d8c:	4b04      	ldr	r3, [pc, #16]	; (8003da0 <vTaskSuspendAll+0x18>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	3301      	adds	r3, #1
 8003d92:	4a03      	ldr	r2, [pc, #12]	; (8003da0 <vTaskSuspendAll+0x18>)
 8003d94:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003d96:	bf00      	nop
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9e:	4770      	bx	lr
 8003da0:	200004f4 	.word	0x200004f4

08003da4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	b084      	sub	sp, #16
 8003da8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003daa:	2300      	movs	r3, #0
 8003dac:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003dae:	2300      	movs	r3, #0
 8003db0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003db2:	4b41      	ldr	r3, [pc, #260]	; (8003eb8 <xTaskResumeAll+0x114>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d10a      	bne.n	8003dd0 <xTaskResumeAll+0x2c>
	__asm volatile
 8003dba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dbe:	f383 8811 	msr	BASEPRI, r3
 8003dc2:	f3bf 8f6f 	isb	sy
 8003dc6:	f3bf 8f4f 	dsb	sy
 8003dca:	603b      	str	r3, [r7, #0]
}
 8003dcc:	bf00      	nop
 8003dce:	e7fe      	b.n	8003dce <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003dd0:	f000 fed0 	bl	8004b74 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003dd4:	4b38      	ldr	r3, [pc, #224]	; (8003eb8 <xTaskResumeAll+0x114>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	3b01      	subs	r3, #1
 8003dda:	4a37      	ldr	r2, [pc, #220]	; (8003eb8 <xTaskResumeAll+0x114>)
 8003ddc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003dde:	4b36      	ldr	r3, [pc, #216]	; (8003eb8 <xTaskResumeAll+0x114>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d161      	bne.n	8003eaa <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003de6:	4b35      	ldr	r3, [pc, #212]	; (8003ebc <xTaskResumeAll+0x118>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d05d      	beq.n	8003eaa <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003dee:	e02e      	b.n	8003e4e <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003df0:	4b33      	ldr	r3, [pc, #204]	; (8003ec0 <xTaskResumeAll+0x11c>)
 8003df2:	68db      	ldr	r3, [r3, #12]
 8003df4:	68db      	ldr	r3, [r3, #12]
 8003df6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	3318      	adds	r3, #24
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	f7fe ffd7 	bl	8002db0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	3304      	adds	r3, #4
 8003e06:	4618      	mov	r0, r3
 8003e08:	f7fe ffd2 	bl	8002db0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e10:	2201      	movs	r2, #1
 8003e12:	409a      	lsls	r2, r3
 8003e14:	4b2b      	ldr	r3, [pc, #172]	; (8003ec4 <xTaskResumeAll+0x120>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4313      	orrs	r3, r2
 8003e1a:	4a2a      	ldr	r2, [pc, #168]	; (8003ec4 <xTaskResumeAll+0x120>)
 8003e1c:	6013      	str	r3, [r2, #0]
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e22:	4613      	mov	r3, r2
 8003e24:	009b      	lsls	r3, r3, #2
 8003e26:	4413      	add	r3, r2
 8003e28:	009b      	lsls	r3, r3, #2
 8003e2a:	4a27      	ldr	r2, [pc, #156]	; (8003ec8 <xTaskResumeAll+0x124>)
 8003e2c:	441a      	add	r2, r3
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	3304      	adds	r3, #4
 8003e32:	4619      	mov	r1, r3
 8003e34:	4610      	mov	r0, r2
 8003e36:	f7fe ff5e 	bl	8002cf6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e3e:	4b23      	ldr	r3, [pc, #140]	; (8003ecc <xTaskResumeAll+0x128>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e44:	429a      	cmp	r2, r3
 8003e46:	d302      	bcc.n	8003e4e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8003e48:	4b21      	ldr	r3, [pc, #132]	; (8003ed0 <xTaskResumeAll+0x12c>)
 8003e4a:	2201      	movs	r2, #1
 8003e4c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003e4e:	4b1c      	ldr	r3, [pc, #112]	; (8003ec0 <xTaskResumeAll+0x11c>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d1cc      	bne.n	8003df0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d001      	beq.n	8003e60 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003e5c:	f000 fb1c 	bl	8004498 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003e60:	4b1c      	ldr	r3, [pc, #112]	; (8003ed4 <xTaskResumeAll+0x130>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d010      	beq.n	8003e8e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003e6c:	f000 f836 	bl	8003edc <xTaskIncrementTick>
 8003e70:	4603      	mov	r3, r0
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d002      	beq.n	8003e7c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8003e76:	4b16      	ldr	r3, [pc, #88]	; (8003ed0 <xTaskResumeAll+0x12c>)
 8003e78:	2201      	movs	r2, #1
 8003e7a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	3b01      	subs	r3, #1
 8003e80:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d1f1      	bne.n	8003e6c <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8003e88:	4b12      	ldr	r3, [pc, #72]	; (8003ed4 <xTaskResumeAll+0x130>)
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003e8e:	4b10      	ldr	r3, [pc, #64]	; (8003ed0 <xTaskResumeAll+0x12c>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d009      	beq.n	8003eaa <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003e96:	2301      	movs	r3, #1
 8003e98:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003e9a:	4b0f      	ldr	r3, [pc, #60]	; (8003ed8 <xTaskResumeAll+0x134>)
 8003e9c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003ea0:	601a      	str	r2, [r3, #0]
 8003ea2:	f3bf 8f4f 	dsb	sy
 8003ea6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003eaa:	f000 fe93 	bl	8004bd4 <vPortExitCritical>

	return xAlreadyYielded;
 8003eae:	68bb      	ldr	r3, [r7, #8]
}
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	3710      	adds	r7, #16
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bd80      	pop	{r7, pc}
 8003eb8:	200004f4 	.word	0x200004f4
 8003ebc:	200004cc 	.word	0x200004cc
 8003ec0:	2000048c 	.word	0x2000048c
 8003ec4:	200004d4 	.word	0x200004d4
 8003ec8:	200003d0 	.word	0x200003d0
 8003ecc:	200003cc 	.word	0x200003cc
 8003ed0:	200004e0 	.word	0x200004e0
 8003ed4:	200004dc 	.word	0x200004dc
 8003ed8:	e000ed04 	.word	0xe000ed04

08003edc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b086      	sub	sp, #24
 8003ee0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003ee6:	4b4e      	ldr	r3, [pc, #312]	; (8004020 <xTaskIncrementTick+0x144>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	f040 808e 	bne.w	800400c <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003ef0:	4b4c      	ldr	r3, [pc, #304]	; (8004024 <xTaskIncrementTick+0x148>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	3301      	adds	r3, #1
 8003ef6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003ef8:	4a4a      	ldr	r2, [pc, #296]	; (8004024 <xTaskIncrementTick+0x148>)
 8003efa:	693b      	ldr	r3, [r7, #16]
 8003efc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003efe:	693b      	ldr	r3, [r7, #16]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d120      	bne.n	8003f46 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003f04:	4b48      	ldr	r3, [pc, #288]	; (8004028 <xTaskIncrementTick+0x14c>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d00a      	beq.n	8003f24 <xTaskIncrementTick+0x48>
	__asm volatile
 8003f0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f12:	f383 8811 	msr	BASEPRI, r3
 8003f16:	f3bf 8f6f 	isb	sy
 8003f1a:	f3bf 8f4f 	dsb	sy
 8003f1e:	603b      	str	r3, [r7, #0]
}
 8003f20:	bf00      	nop
 8003f22:	e7fe      	b.n	8003f22 <xTaskIncrementTick+0x46>
 8003f24:	4b40      	ldr	r3, [pc, #256]	; (8004028 <xTaskIncrementTick+0x14c>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	60fb      	str	r3, [r7, #12]
 8003f2a:	4b40      	ldr	r3, [pc, #256]	; (800402c <xTaskIncrementTick+0x150>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	4a3e      	ldr	r2, [pc, #248]	; (8004028 <xTaskIncrementTick+0x14c>)
 8003f30:	6013      	str	r3, [r2, #0]
 8003f32:	4a3e      	ldr	r2, [pc, #248]	; (800402c <xTaskIncrementTick+0x150>)
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	6013      	str	r3, [r2, #0]
 8003f38:	4b3d      	ldr	r3, [pc, #244]	; (8004030 <xTaskIncrementTick+0x154>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	3301      	adds	r3, #1
 8003f3e:	4a3c      	ldr	r2, [pc, #240]	; (8004030 <xTaskIncrementTick+0x154>)
 8003f40:	6013      	str	r3, [r2, #0]
 8003f42:	f000 faa9 	bl	8004498 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003f46:	4b3b      	ldr	r3, [pc, #236]	; (8004034 <xTaskIncrementTick+0x158>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	693a      	ldr	r2, [r7, #16]
 8003f4c:	429a      	cmp	r2, r3
 8003f4e:	d348      	bcc.n	8003fe2 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003f50:	4b35      	ldr	r3, [pc, #212]	; (8004028 <xTaskIncrementTick+0x14c>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d104      	bne.n	8003f64 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003f5a:	4b36      	ldr	r3, [pc, #216]	; (8004034 <xTaskIncrementTick+0x158>)
 8003f5c:	f04f 32ff 	mov.w	r2, #4294967295
 8003f60:	601a      	str	r2, [r3, #0]
					break;
 8003f62:	e03e      	b.n	8003fe2 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f64:	4b30      	ldr	r3, [pc, #192]	; (8004028 <xTaskIncrementTick+0x14c>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	68db      	ldr	r3, [r3, #12]
 8003f6a:	68db      	ldr	r3, [r3, #12]
 8003f6c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003f6e:	68bb      	ldr	r3, [r7, #8]
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003f74:	693a      	ldr	r2, [r7, #16]
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	429a      	cmp	r2, r3
 8003f7a:	d203      	bcs.n	8003f84 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003f7c:	4a2d      	ldr	r2, [pc, #180]	; (8004034 <xTaskIncrementTick+0x158>)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003f82:	e02e      	b.n	8003fe2 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003f84:	68bb      	ldr	r3, [r7, #8]
 8003f86:	3304      	adds	r3, #4
 8003f88:	4618      	mov	r0, r3
 8003f8a:	f7fe ff11 	bl	8002db0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003f8e:	68bb      	ldr	r3, [r7, #8]
 8003f90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d004      	beq.n	8003fa0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003f96:	68bb      	ldr	r3, [r7, #8]
 8003f98:	3318      	adds	r3, #24
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	f7fe ff08 	bl	8002db0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003fa0:	68bb      	ldr	r3, [r7, #8]
 8003fa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fa4:	2201      	movs	r2, #1
 8003fa6:	409a      	lsls	r2, r3
 8003fa8:	4b23      	ldr	r3, [pc, #140]	; (8004038 <xTaskIncrementTick+0x15c>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4313      	orrs	r3, r2
 8003fae:	4a22      	ldr	r2, [pc, #136]	; (8004038 <xTaskIncrementTick+0x15c>)
 8003fb0:	6013      	str	r3, [r2, #0]
 8003fb2:	68bb      	ldr	r3, [r7, #8]
 8003fb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fb6:	4613      	mov	r3, r2
 8003fb8:	009b      	lsls	r3, r3, #2
 8003fba:	4413      	add	r3, r2
 8003fbc:	009b      	lsls	r3, r3, #2
 8003fbe:	4a1f      	ldr	r2, [pc, #124]	; (800403c <xTaskIncrementTick+0x160>)
 8003fc0:	441a      	add	r2, r3
 8003fc2:	68bb      	ldr	r3, [r7, #8]
 8003fc4:	3304      	adds	r3, #4
 8003fc6:	4619      	mov	r1, r3
 8003fc8:	4610      	mov	r0, r2
 8003fca:	f7fe fe94 	bl	8002cf6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003fce:	68bb      	ldr	r3, [r7, #8]
 8003fd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fd2:	4b1b      	ldr	r3, [pc, #108]	; (8004040 <xTaskIncrementTick+0x164>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fd8:	429a      	cmp	r2, r3
 8003fda:	d3b9      	bcc.n	8003f50 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003fe0:	e7b6      	b.n	8003f50 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003fe2:	4b17      	ldr	r3, [pc, #92]	; (8004040 <xTaskIncrementTick+0x164>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fe8:	4914      	ldr	r1, [pc, #80]	; (800403c <xTaskIncrementTick+0x160>)
 8003fea:	4613      	mov	r3, r2
 8003fec:	009b      	lsls	r3, r3, #2
 8003fee:	4413      	add	r3, r2
 8003ff0:	009b      	lsls	r3, r3, #2
 8003ff2:	440b      	add	r3, r1
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	2b01      	cmp	r3, #1
 8003ff8:	d901      	bls.n	8003ffe <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003ffe:	4b11      	ldr	r3, [pc, #68]	; (8004044 <xTaskIncrementTick+0x168>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d007      	beq.n	8004016 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8004006:	2301      	movs	r3, #1
 8004008:	617b      	str	r3, [r7, #20]
 800400a:	e004      	b.n	8004016 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800400c:	4b0e      	ldr	r3, [pc, #56]	; (8004048 <xTaskIncrementTick+0x16c>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	3301      	adds	r3, #1
 8004012:	4a0d      	ldr	r2, [pc, #52]	; (8004048 <xTaskIncrementTick+0x16c>)
 8004014:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004016:	697b      	ldr	r3, [r7, #20]
}
 8004018:	4618      	mov	r0, r3
 800401a:	3718      	adds	r7, #24
 800401c:	46bd      	mov	sp, r7
 800401e:	bd80      	pop	{r7, pc}
 8004020:	200004f4 	.word	0x200004f4
 8004024:	200004d0 	.word	0x200004d0
 8004028:	20000484 	.word	0x20000484
 800402c:	20000488 	.word	0x20000488
 8004030:	200004e4 	.word	0x200004e4
 8004034:	200004ec 	.word	0x200004ec
 8004038:	200004d4 	.word	0x200004d4
 800403c:	200003d0 	.word	0x200003d0
 8004040:	200003cc 	.word	0x200003cc
 8004044:	200004e0 	.word	0x200004e0
 8004048:	200004dc 	.word	0x200004dc

0800404c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800404c:	b480      	push	{r7}
 800404e:	b087      	sub	sp, #28
 8004050:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004052:	4b29      	ldr	r3, [pc, #164]	; (80040f8 <vTaskSwitchContext+0xac>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d003      	beq.n	8004062 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800405a:	4b28      	ldr	r3, [pc, #160]	; (80040fc <vTaskSwitchContext+0xb0>)
 800405c:	2201      	movs	r2, #1
 800405e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004060:	e044      	b.n	80040ec <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8004062:	4b26      	ldr	r3, [pc, #152]	; (80040fc <vTaskSwitchContext+0xb0>)
 8004064:	2200      	movs	r2, #0
 8004066:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004068:	4b25      	ldr	r3, [pc, #148]	; (8004100 <vTaskSwitchContext+0xb4>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	fab3 f383 	clz	r3, r3
 8004074:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8004076:	7afb      	ldrb	r3, [r7, #11]
 8004078:	f1c3 031f 	rsb	r3, r3, #31
 800407c:	617b      	str	r3, [r7, #20]
 800407e:	4921      	ldr	r1, [pc, #132]	; (8004104 <vTaskSwitchContext+0xb8>)
 8004080:	697a      	ldr	r2, [r7, #20]
 8004082:	4613      	mov	r3, r2
 8004084:	009b      	lsls	r3, r3, #2
 8004086:	4413      	add	r3, r2
 8004088:	009b      	lsls	r3, r3, #2
 800408a:	440b      	add	r3, r1
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d10a      	bne.n	80040a8 <vTaskSwitchContext+0x5c>
	__asm volatile
 8004092:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004096:	f383 8811 	msr	BASEPRI, r3
 800409a:	f3bf 8f6f 	isb	sy
 800409e:	f3bf 8f4f 	dsb	sy
 80040a2:	607b      	str	r3, [r7, #4]
}
 80040a4:	bf00      	nop
 80040a6:	e7fe      	b.n	80040a6 <vTaskSwitchContext+0x5a>
 80040a8:	697a      	ldr	r2, [r7, #20]
 80040aa:	4613      	mov	r3, r2
 80040ac:	009b      	lsls	r3, r3, #2
 80040ae:	4413      	add	r3, r2
 80040b0:	009b      	lsls	r3, r3, #2
 80040b2:	4a14      	ldr	r2, [pc, #80]	; (8004104 <vTaskSwitchContext+0xb8>)
 80040b4:	4413      	add	r3, r2
 80040b6:	613b      	str	r3, [r7, #16]
 80040b8:	693b      	ldr	r3, [r7, #16]
 80040ba:	685b      	ldr	r3, [r3, #4]
 80040bc:	685a      	ldr	r2, [r3, #4]
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	605a      	str	r2, [r3, #4]
 80040c2:	693b      	ldr	r3, [r7, #16]
 80040c4:	685a      	ldr	r2, [r3, #4]
 80040c6:	693b      	ldr	r3, [r7, #16]
 80040c8:	3308      	adds	r3, #8
 80040ca:	429a      	cmp	r2, r3
 80040cc:	d104      	bne.n	80040d8 <vTaskSwitchContext+0x8c>
 80040ce:	693b      	ldr	r3, [r7, #16]
 80040d0:	685b      	ldr	r3, [r3, #4]
 80040d2:	685a      	ldr	r2, [r3, #4]
 80040d4:	693b      	ldr	r3, [r7, #16]
 80040d6:	605a      	str	r2, [r3, #4]
 80040d8:	693b      	ldr	r3, [r7, #16]
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	68db      	ldr	r3, [r3, #12]
 80040de:	4a0a      	ldr	r2, [pc, #40]	; (8004108 <vTaskSwitchContext+0xbc>)
 80040e0:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80040e2:	4b09      	ldr	r3, [pc, #36]	; (8004108 <vTaskSwitchContext+0xbc>)
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	334c      	adds	r3, #76	; 0x4c
 80040e8:	4a08      	ldr	r2, [pc, #32]	; (800410c <vTaskSwitchContext+0xc0>)
 80040ea:	6013      	str	r3, [r2, #0]
}
 80040ec:	bf00      	nop
 80040ee:	371c      	adds	r7, #28
 80040f0:	46bd      	mov	sp, r7
 80040f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f6:	4770      	bx	lr
 80040f8:	200004f4 	.word	0x200004f4
 80040fc:	200004e0 	.word	0x200004e0
 8004100:	200004d4 	.word	0x200004d4
 8004104:	200003d0 	.word	0x200003d0
 8004108:	200003cc 	.word	0x200003cc
 800410c:	20000068 	.word	0x20000068

08004110 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b084      	sub	sp, #16
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
 8004118:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2b00      	cmp	r3, #0
 800411e:	d10a      	bne.n	8004136 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8004120:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004124:	f383 8811 	msr	BASEPRI, r3
 8004128:	f3bf 8f6f 	isb	sy
 800412c:	f3bf 8f4f 	dsb	sy
 8004130:	60fb      	str	r3, [r7, #12]
}
 8004132:	bf00      	nop
 8004134:	e7fe      	b.n	8004134 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004136:	4b07      	ldr	r3, [pc, #28]	; (8004154 <vTaskPlaceOnEventList+0x44>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	3318      	adds	r3, #24
 800413c:	4619      	mov	r1, r3
 800413e:	6878      	ldr	r0, [r7, #4]
 8004140:	f7fe fdfd 	bl	8002d3e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004144:	2101      	movs	r1, #1
 8004146:	6838      	ldr	r0, [r7, #0]
 8004148:	f000 fb82 	bl	8004850 <prvAddCurrentTaskToDelayedList>
}
 800414c:	bf00      	nop
 800414e:	3710      	adds	r7, #16
 8004150:	46bd      	mov	sp, r7
 8004152:	bd80      	pop	{r7, pc}
 8004154:	200003cc 	.word	0x200003cc

08004158 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b086      	sub	sp, #24
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	68db      	ldr	r3, [r3, #12]
 8004164:	68db      	ldr	r3, [r3, #12]
 8004166:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004168:	693b      	ldr	r3, [r7, #16]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d10a      	bne.n	8004184 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800416e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004172:	f383 8811 	msr	BASEPRI, r3
 8004176:	f3bf 8f6f 	isb	sy
 800417a:	f3bf 8f4f 	dsb	sy
 800417e:	60fb      	str	r3, [r7, #12]
}
 8004180:	bf00      	nop
 8004182:	e7fe      	b.n	8004182 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004184:	693b      	ldr	r3, [r7, #16]
 8004186:	3318      	adds	r3, #24
 8004188:	4618      	mov	r0, r3
 800418a:	f7fe fe11 	bl	8002db0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800418e:	4b1d      	ldr	r3, [pc, #116]	; (8004204 <xTaskRemoveFromEventList+0xac>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d11c      	bne.n	80041d0 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004196:	693b      	ldr	r3, [r7, #16]
 8004198:	3304      	adds	r3, #4
 800419a:	4618      	mov	r0, r3
 800419c:	f7fe fe08 	bl	8002db0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80041a0:	693b      	ldr	r3, [r7, #16]
 80041a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041a4:	2201      	movs	r2, #1
 80041a6:	409a      	lsls	r2, r3
 80041a8:	4b17      	ldr	r3, [pc, #92]	; (8004208 <xTaskRemoveFromEventList+0xb0>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4313      	orrs	r3, r2
 80041ae:	4a16      	ldr	r2, [pc, #88]	; (8004208 <xTaskRemoveFromEventList+0xb0>)
 80041b0:	6013      	str	r3, [r2, #0]
 80041b2:	693b      	ldr	r3, [r7, #16]
 80041b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041b6:	4613      	mov	r3, r2
 80041b8:	009b      	lsls	r3, r3, #2
 80041ba:	4413      	add	r3, r2
 80041bc:	009b      	lsls	r3, r3, #2
 80041be:	4a13      	ldr	r2, [pc, #76]	; (800420c <xTaskRemoveFromEventList+0xb4>)
 80041c0:	441a      	add	r2, r3
 80041c2:	693b      	ldr	r3, [r7, #16]
 80041c4:	3304      	adds	r3, #4
 80041c6:	4619      	mov	r1, r3
 80041c8:	4610      	mov	r0, r2
 80041ca:	f7fe fd94 	bl	8002cf6 <vListInsertEnd>
 80041ce:	e005      	b.n	80041dc <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80041d0:	693b      	ldr	r3, [r7, #16]
 80041d2:	3318      	adds	r3, #24
 80041d4:	4619      	mov	r1, r3
 80041d6:	480e      	ldr	r0, [pc, #56]	; (8004210 <xTaskRemoveFromEventList+0xb8>)
 80041d8:	f7fe fd8d 	bl	8002cf6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80041dc:	693b      	ldr	r3, [r7, #16]
 80041de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041e0:	4b0c      	ldr	r3, [pc, #48]	; (8004214 <xTaskRemoveFromEventList+0xbc>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041e6:	429a      	cmp	r2, r3
 80041e8:	d905      	bls.n	80041f6 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80041ea:	2301      	movs	r3, #1
 80041ec:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80041ee:	4b0a      	ldr	r3, [pc, #40]	; (8004218 <xTaskRemoveFromEventList+0xc0>)
 80041f0:	2201      	movs	r2, #1
 80041f2:	601a      	str	r2, [r3, #0]
 80041f4:	e001      	b.n	80041fa <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 80041f6:	2300      	movs	r3, #0
 80041f8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80041fa:	697b      	ldr	r3, [r7, #20]
}
 80041fc:	4618      	mov	r0, r3
 80041fe:	3718      	adds	r7, #24
 8004200:	46bd      	mov	sp, r7
 8004202:	bd80      	pop	{r7, pc}
 8004204:	200004f4 	.word	0x200004f4
 8004208:	200004d4 	.word	0x200004d4
 800420c:	200003d0 	.word	0x200003d0
 8004210:	2000048c 	.word	0x2000048c
 8004214:	200003cc 	.word	0x200003cc
 8004218:	200004e0 	.word	0x200004e0

0800421c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800421c:	b480      	push	{r7}
 800421e:	b083      	sub	sp, #12
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004224:	4b06      	ldr	r3, [pc, #24]	; (8004240 <vTaskInternalSetTimeOutState+0x24>)
 8004226:	681a      	ldr	r2, [r3, #0]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800422c:	4b05      	ldr	r3, [pc, #20]	; (8004244 <vTaskInternalSetTimeOutState+0x28>)
 800422e:	681a      	ldr	r2, [r3, #0]
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	605a      	str	r2, [r3, #4]
}
 8004234:	bf00      	nop
 8004236:	370c      	adds	r7, #12
 8004238:	46bd      	mov	sp, r7
 800423a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423e:	4770      	bx	lr
 8004240:	200004e4 	.word	0x200004e4
 8004244:	200004d0 	.word	0x200004d0

08004248 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b088      	sub	sp, #32
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
 8004250:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2b00      	cmp	r3, #0
 8004256:	d10a      	bne.n	800426e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8004258:	f04f 0350 	mov.w	r3, #80	; 0x50
 800425c:	f383 8811 	msr	BASEPRI, r3
 8004260:	f3bf 8f6f 	isb	sy
 8004264:	f3bf 8f4f 	dsb	sy
 8004268:	613b      	str	r3, [r7, #16]
}
 800426a:	bf00      	nop
 800426c:	e7fe      	b.n	800426c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d10a      	bne.n	800428a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8004274:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004278:	f383 8811 	msr	BASEPRI, r3
 800427c:	f3bf 8f6f 	isb	sy
 8004280:	f3bf 8f4f 	dsb	sy
 8004284:	60fb      	str	r3, [r7, #12]
}
 8004286:	bf00      	nop
 8004288:	e7fe      	b.n	8004288 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800428a:	f000 fc73 	bl	8004b74 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800428e:	4b1d      	ldr	r3, [pc, #116]	; (8004304 <xTaskCheckForTimeOut+0xbc>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	69ba      	ldr	r2, [r7, #24]
 800429a:	1ad3      	subs	r3, r2, r3
 800429c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042a6:	d102      	bne.n	80042ae <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80042a8:	2300      	movs	r3, #0
 80042aa:	61fb      	str	r3, [r7, #28]
 80042ac:	e023      	b.n	80042f6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681a      	ldr	r2, [r3, #0]
 80042b2:	4b15      	ldr	r3, [pc, #84]	; (8004308 <xTaskCheckForTimeOut+0xc0>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	429a      	cmp	r2, r3
 80042b8:	d007      	beq.n	80042ca <xTaskCheckForTimeOut+0x82>
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	685b      	ldr	r3, [r3, #4]
 80042be:	69ba      	ldr	r2, [r7, #24]
 80042c0:	429a      	cmp	r2, r3
 80042c2:	d302      	bcc.n	80042ca <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80042c4:	2301      	movs	r3, #1
 80042c6:	61fb      	str	r3, [r7, #28]
 80042c8:	e015      	b.n	80042f6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	697a      	ldr	r2, [r7, #20]
 80042d0:	429a      	cmp	r2, r3
 80042d2:	d20b      	bcs.n	80042ec <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	681a      	ldr	r2, [r3, #0]
 80042d8:	697b      	ldr	r3, [r7, #20]
 80042da:	1ad2      	subs	r2, r2, r3
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80042e0:	6878      	ldr	r0, [r7, #4]
 80042e2:	f7ff ff9b 	bl	800421c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80042e6:	2300      	movs	r3, #0
 80042e8:	61fb      	str	r3, [r7, #28]
 80042ea:	e004      	b.n	80042f6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	2200      	movs	r2, #0
 80042f0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80042f2:	2301      	movs	r3, #1
 80042f4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80042f6:	f000 fc6d 	bl	8004bd4 <vPortExitCritical>

	return xReturn;
 80042fa:	69fb      	ldr	r3, [r7, #28]
}
 80042fc:	4618      	mov	r0, r3
 80042fe:	3720      	adds	r7, #32
 8004300:	46bd      	mov	sp, r7
 8004302:	bd80      	pop	{r7, pc}
 8004304:	200004d0 	.word	0x200004d0
 8004308:	200004e4 	.word	0x200004e4

0800430c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800430c:	b480      	push	{r7}
 800430e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004310:	4b03      	ldr	r3, [pc, #12]	; (8004320 <vTaskMissedYield+0x14>)
 8004312:	2201      	movs	r2, #1
 8004314:	601a      	str	r2, [r3, #0]
}
 8004316:	bf00      	nop
 8004318:	46bd      	mov	sp, r7
 800431a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431e:	4770      	bx	lr
 8004320:	200004e0 	.word	0x200004e0

08004324 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b082      	sub	sp, #8
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800432c:	f000 f852 	bl	80043d4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004330:	4b06      	ldr	r3, [pc, #24]	; (800434c <prvIdleTask+0x28>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	2b01      	cmp	r3, #1
 8004336:	d9f9      	bls.n	800432c <prvIdleTask+0x8>
			{
				taskYIELD();
 8004338:	4b05      	ldr	r3, [pc, #20]	; (8004350 <prvIdleTask+0x2c>)
 800433a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800433e:	601a      	str	r2, [r3, #0]
 8004340:	f3bf 8f4f 	dsb	sy
 8004344:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004348:	e7f0      	b.n	800432c <prvIdleTask+0x8>
 800434a:	bf00      	nop
 800434c:	200003d0 	.word	0x200003d0
 8004350:	e000ed04 	.word	0xe000ed04

08004354 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004354:	b580      	push	{r7, lr}
 8004356:	b082      	sub	sp, #8
 8004358:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800435a:	2300      	movs	r3, #0
 800435c:	607b      	str	r3, [r7, #4]
 800435e:	e00c      	b.n	800437a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004360:	687a      	ldr	r2, [r7, #4]
 8004362:	4613      	mov	r3, r2
 8004364:	009b      	lsls	r3, r3, #2
 8004366:	4413      	add	r3, r2
 8004368:	009b      	lsls	r3, r3, #2
 800436a:	4a12      	ldr	r2, [pc, #72]	; (80043b4 <prvInitialiseTaskLists+0x60>)
 800436c:	4413      	add	r3, r2
 800436e:	4618      	mov	r0, r3
 8004370:	f7fe fc94 	bl	8002c9c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	3301      	adds	r3, #1
 8004378:	607b      	str	r3, [r7, #4]
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2b06      	cmp	r3, #6
 800437e:	d9ef      	bls.n	8004360 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004380:	480d      	ldr	r0, [pc, #52]	; (80043b8 <prvInitialiseTaskLists+0x64>)
 8004382:	f7fe fc8b 	bl	8002c9c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004386:	480d      	ldr	r0, [pc, #52]	; (80043bc <prvInitialiseTaskLists+0x68>)
 8004388:	f7fe fc88 	bl	8002c9c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800438c:	480c      	ldr	r0, [pc, #48]	; (80043c0 <prvInitialiseTaskLists+0x6c>)
 800438e:	f7fe fc85 	bl	8002c9c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004392:	480c      	ldr	r0, [pc, #48]	; (80043c4 <prvInitialiseTaskLists+0x70>)
 8004394:	f7fe fc82 	bl	8002c9c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004398:	480b      	ldr	r0, [pc, #44]	; (80043c8 <prvInitialiseTaskLists+0x74>)
 800439a:	f7fe fc7f 	bl	8002c9c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800439e:	4b0b      	ldr	r3, [pc, #44]	; (80043cc <prvInitialiseTaskLists+0x78>)
 80043a0:	4a05      	ldr	r2, [pc, #20]	; (80043b8 <prvInitialiseTaskLists+0x64>)
 80043a2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80043a4:	4b0a      	ldr	r3, [pc, #40]	; (80043d0 <prvInitialiseTaskLists+0x7c>)
 80043a6:	4a05      	ldr	r2, [pc, #20]	; (80043bc <prvInitialiseTaskLists+0x68>)
 80043a8:	601a      	str	r2, [r3, #0]
}
 80043aa:	bf00      	nop
 80043ac:	3708      	adds	r7, #8
 80043ae:	46bd      	mov	sp, r7
 80043b0:	bd80      	pop	{r7, pc}
 80043b2:	bf00      	nop
 80043b4:	200003d0 	.word	0x200003d0
 80043b8:	2000045c 	.word	0x2000045c
 80043bc:	20000470 	.word	0x20000470
 80043c0:	2000048c 	.word	0x2000048c
 80043c4:	200004a0 	.word	0x200004a0
 80043c8:	200004b8 	.word	0x200004b8
 80043cc:	20000484 	.word	0x20000484
 80043d0:	20000488 	.word	0x20000488

080043d4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b082      	sub	sp, #8
 80043d8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80043da:	e019      	b.n	8004410 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80043dc:	f000 fbca 	bl	8004b74 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80043e0:	4b10      	ldr	r3, [pc, #64]	; (8004424 <prvCheckTasksWaitingTermination+0x50>)
 80043e2:	68db      	ldr	r3, [r3, #12]
 80043e4:	68db      	ldr	r3, [r3, #12]
 80043e6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	3304      	adds	r3, #4
 80043ec:	4618      	mov	r0, r3
 80043ee:	f7fe fcdf 	bl	8002db0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80043f2:	4b0d      	ldr	r3, [pc, #52]	; (8004428 <prvCheckTasksWaitingTermination+0x54>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	3b01      	subs	r3, #1
 80043f8:	4a0b      	ldr	r2, [pc, #44]	; (8004428 <prvCheckTasksWaitingTermination+0x54>)
 80043fa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80043fc:	4b0b      	ldr	r3, [pc, #44]	; (800442c <prvCheckTasksWaitingTermination+0x58>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	3b01      	subs	r3, #1
 8004402:	4a0a      	ldr	r2, [pc, #40]	; (800442c <prvCheckTasksWaitingTermination+0x58>)
 8004404:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004406:	f000 fbe5 	bl	8004bd4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800440a:	6878      	ldr	r0, [r7, #4]
 800440c:	f000 f810 	bl	8004430 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004410:	4b06      	ldr	r3, [pc, #24]	; (800442c <prvCheckTasksWaitingTermination+0x58>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d1e1      	bne.n	80043dc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004418:	bf00      	nop
 800441a:	bf00      	nop
 800441c:	3708      	adds	r7, #8
 800441e:	46bd      	mov	sp, r7
 8004420:	bd80      	pop	{r7, pc}
 8004422:	bf00      	nop
 8004424:	200004a0 	.word	0x200004a0
 8004428:	200004cc 	.word	0x200004cc
 800442c:	200004b4 	.word	0x200004b4

08004430 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004430:	b580      	push	{r7, lr}
 8004432:	b084      	sub	sp, #16
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	334c      	adds	r3, #76	; 0x4c
 800443c:	4618      	mov	r0, r3
 800443e:	f000 ffc3 	bl	80053c8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8004448:	2b00      	cmp	r3, #0
 800444a:	d108      	bne.n	800445e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004450:	4618      	mov	r0, r3
 8004452:	f000 fd7d 	bl	8004f50 <vPortFree>
				vPortFree( pxTCB );
 8004456:	6878      	ldr	r0, [r7, #4]
 8004458:	f000 fd7a 	bl	8004f50 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800445c:	e018      	b.n	8004490 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8004464:	2b01      	cmp	r3, #1
 8004466:	d103      	bne.n	8004470 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8004468:	6878      	ldr	r0, [r7, #4]
 800446a:	f000 fd71 	bl	8004f50 <vPortFree>
	}
 800446e:	e00f      	b.n	8004490 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8004476:	2b02      	cmp	r3, #2
 8004478:	d00a      	beq.n	8004490 <prvDeleteTCB+0x60>
	__asm volatile
 800447a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800447e:	f383 8811 	msr	BASEPRI, r3
 8004482:	f3bf 8f6f 	isb	sy
 8004486:	f3bf 8f4f 	dsb	sy
 800448a:	60fb      	str	r3, [r7, #12]
}
 800448c:	bf00      	nop
 800448e:	e7fe      	b.n	800448e <prvDeleteTCB+0x5e>
	}
 8004490:	bf00      	nop
 8004492:	3710      	adds	r7, #16
 8004494:	46bd      	mov	sp, r7
 8004496:	bd80      	pop	{r7, pc}

08004498 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004498:	b480      	push	{r7}
 800449a:	b083      	sub	sp, #12
 800449c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800449e:	4b0c      	ldr	r3, [pc, #48]	; (80044d0 <prvResetNextTaskUnblockTime+0x38>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d104      	bne.n	80044b2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80044a8:	4b0a      	ldr	r3, [pc, #40]	; (80044d4 <prvResetNextTaskUnblockTime+0x3c>)
 80044aa:	f04f 32ff 	mov.w	r2, #4294967295
 80044ae:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80044b0:	e008      	b.n	80044c4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80044b2:	4b07      	ldr	r3, [pc, #28]	; (80044d0 <prvResetNextTaskUnblockTime+0x38>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	68db      	ldr	r3, [r3, #12]
 80044b8:	68db      	ldr	r3, [r3, #12]
 80044ba:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	685b      	ldr	r3, [r3, #4]
 80044c0:	4a04      	ldr	r2, [pc, #16]	; (80044d4 <prvResetNextTaskUnblockTime+0x3c>)
 80044c2:	6013      	str	r3, [r2, #0]
}
 80044c4:	bf00      	nop
 80044c6:	370c      	adds	r7, #12
 80044c8:	46bd      	mov	sp, r7
 80044ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ce:	4770      	bx	lr
 80044d0:	20000484 	.word	0x20000484
 80044d4:	200004ec 	.word	0x200004ec

080044d8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80044d8:	b480      	push	{r7}
 80044da:	b083      	sub	sp, #12
 80044dc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80044de:	4b0b      	ldr	r3, [pc, #44]	; (800450c <xTaskGetSchedulerState+0x34>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d102      	bne.n	80044ec <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80044e6:	2301      	movs	r3, #1
 80044e8:	607b      	str	r3, [r7, #4]
 80044ea:	e008      	b.n	80044fe <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80044ec:	4b08      	ldr	r3, [pc, #32]	; (8004510 <xTaskGetSchedulerState+0x38>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d102      	bne.n	80044fa <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80044f4:	2302      	movs	r3, #2
 80044f6:	607b      	str	r3, [r7, #4]
 80044f8:	e001      	b.n	80044fe <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80044fa:	2300      	movs	r3, #0
 80044fc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80044fe:	687b      	ldr	r3, [r7, #4]
	}
 8004500:	4618      	mov	r0, r3
 8004502:	370c      	adds	r7, #12
 8004504:	46bd      	mov	sp, r7
 8004506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450a:	4770      	bx	lr
 800450c:	200004d8 	.word	0x200004d8
 8004510:	200004f4 	.word	0x200004f4

08004514 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8004514:	b580      	push	{r7, lr}
 8004516:	b084      	sub	sp, #16
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8004520:	2300      	movs	r3, #0
 8004522:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d05e      	beq.n	80045e8 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800452a:	68bb      	ldr	r3, [r7, #8]
 800452c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800452e:	4b31      	ldr	r3, [pc, #196]	; (80045f4 <xTaskPriorityInherit+0xe0>)
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004534:	429a      	cmp	r2, r3
 8004536:	d24e      	bcs.n	80045d6 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8004538:	68bb      	ldr	r3, [r7, #8]
 800453a:	699b      	ldr	r3, [r3, #24]
 800453c:	2b00      	cmp	r3, #0
 800453e:	db06      	blt.n	800454e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004540:	4b2c      	ldr	r3, [pc, #176]	; (80045f4 <xTaskPriorityInherit+0xe0>)
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004546:	f1c3 0207 	rsb	r2, r3, #7
 800454a:	68bb      	ldr	r3, [r7, #8]
 800454c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800454e:	68bb      	ldr	r3, [r7, #8]
 8004550:	6959      	ldr	r1, [r3, #20]
 8004552:	68bb      	ldr	r3, [r7, #8]
 8004554:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004556:	4613      	mov	r3, r2
 8004558:	009b      	lsls	r3, r3, #2
 800455a:	4413      	add	r3, r2
 800455c:	009b      	lsls	r3, r3, #2
 800455e:	4a26      	ldr	r2, [pc, #152]	; (80045f8 <xTaskPriorityInherit+0xe4>)
 8004560:	4413      	add	r3, r2
 8004562:	4299      	cmp	r1, r3
 8004564:	d12f      	bne.n	80045c6 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004566:	68bb      	ldr	r3, [r7, #8]
 8004568:	3304      	adds	r3, #4
 800456a:	4618      	mov	r0, r3
 800456c:	f7fe fc20 	bl	8002db0 <uxListRemove>
 8004570:	4603      	mov	r3, r0
 8004572:	2b00      	cmp	r3, #0
 8004574:	d10a      	bne.n	800458c <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8004576:	68bb      	ldr	r3, [r7, #8]
 8004578:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800457a:	2201      	movs	r2, #1
 800457c:	fa02 f303 	lsl.w	r3, r2, r3
 8004580:	43da      	mvns	r2, r3
 8004582:	4b1e      	ldr	r3, [pc, #120]	; (80045fc <xTaskPriorityInherit+0xe8>)
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	4013      	ands	r3, r2
 8004588:	4a1c      	ldr	r2, [pc, #112]	; (80045fc <xTaskPriorityInherit+0xe8>)
 800458a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800458c:	4b19      	ldr	r3, [pc, #100]	; (80045f4 <xTaskPriorityInherit+0xe0>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004592:	68bb      	ldr	r3, [r7, #8]
 8004594:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8004596:	68bb      	ldr	r3, [r7, #8]
 8004598:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800459a:	2201      	movs	r2, #1
 800459c:	409a      	lsls	r2, r3
 800459e:	4b17      	ldr	r3, [pc, #92]	; (80045fc <xTaskPriorityInherit+0xe8>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	4313      	orrs	r3, r2
 80045a4:	4a15      	ldr	r2, [pc, #84]	; (80045fc <xTaskPriorityInherit+0xe8>)
 80045a6:	6013      	str	r3, [r2, #0]
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045ac:	4613      	mov	r3, r2
 80045ae:	009b      	lsls	r3, r3, #2
 80045b0:	4413      	add	r3, r2
 80045b2:	009b      	lsls	r3, r3, #2
 80045b4:	4a10      	ldr	r2, [pc, #64]	; (80045f8 <xTaskPriorityInherit+0xe4>)
 80045b6:	441a      	add	r2, r3
 80045b8:	68bb      	ldr	r3, [r7, #8]
 80045ba:	3304      	adds	r3, #4
 80045bc:	4619      	mov	r1, r3
 80045be:	4610      	mov	r0, r2
 80045c0:	f7fe fb99 	bl	8002cf6 <vListInsertEnd>
 80045c4:	e004      	b.n	80045d0 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80045c6:	4b0b      	ldr	r3, [pc, #44]	; (80045f4 <xTaskPriorityInherit+0xe0>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045cc:	68bb      	ldr	r3, [r7, #8]
 80045ce:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80045d0:	2301      	movs	r3, #1
 80045d2:	60fb      	str	r3, [r7, #12]
 80045d4:	e008      	b.n	80045e8 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80045d6:	68bb      	ldr	r3, [r7, #8]
 80045d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80045da:	4b06      	ldr	r3, [pc, #24]	; (80045f4 <xTaskPriorityInherit+0xe0>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045e0:	429a      	cmp	r2, r3
 80045e2:	d201      	bcs.n	80045e8 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80045e4:	2301      	movs	r3, #1
 80045e6:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80045e8:	68fb      	ldr	r3, [r7, #12]
	}
 80045ea:	4618      	mov	r0, r3
 80045ec:	3710      	adds	r7, #16
 80045ee:	46bd      	mov	sp, r7
 80045f0:	bd80      	pop	{r7, pc}
 80045f2:	bf00      	nop
 80045f4:	200003cc 	.word	0x200003cc
 80045f8:	200003d0 	.word	0x200003d0
 80045fc:	200004d4 	.word	0x200004d4

08004600 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004600:	b580      	push	{r7, lr}
 8004602:	b086      	sub	sp, #24
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800460c:	2300      	movs	r3, #0
 800460e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d06e      	beq.n	80046f4 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004616:	4b3a      	ldr	r3, [pc, #232]	; (8004700 <xTaskPriorityDisinherit+0x100>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	693a      	ldr	r2, [r7, #16]
 800461c:	429a      	cmp	r2, r3
 800461e:	d00a      	beq.n	8004636 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8004620:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004624:	f383 8811 	msr	BASEPRI, r3
 8004628:	f3bf 8f6f 	isb	sy
 800462c:	f3bf 8f4f 	dsb	sy
 8004630:	60fb      	str	r3, [r7, #12]
}
 8004632:	bf00      	nop
 8004634:	e7fe      	b.n	8004634 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004636:	693b      	ldr	r3, [r7, #16]
 8004638:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800463a:	2b00      	cmp	r3, #0
 800463c:	d10a      	bne.n	8004654 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800463e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004642:	f383 8811 	msr	BASEPRI, r3
 8004646:	f3bf 8f6f 	isb	sy
 800464a:	f3bf 8f4f 	dsb	sy
 800464e:	60bb      	str	r3, [r7, #8]
}
 8004650:	bf00      	nop
 8004652:	e7fe      	b.n	8004652 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8004654:	693b      	ldr	r3, [r7, #16]
 8004656:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004658:	1e5a      	subs	r2, r3, #1
 800465a:	693b      	ldr	r3, [r7, #16]
 800465c:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800465e:	693b      	ldr	r3, [r7, #16]
 8004660:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004662:	693b      	ldr	r3, [r7, #16]
 8004664:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004666:	429a      	cmp	r2, r3
 8004668:	d044      	beq.n	80046f4 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800466a:	693b      	ldr	r3, [r7, #16]
 800466c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800466e:	2b00      	cmp	r3, #0
 8004670:	d140      	bne.n	80046f4 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004672:	693b      	ldr	r3, [r7, #16]
 8004674:	3304      	adds	r3, #4
 8004676:	4618      	mov	r0, r3
 8004678:	f7fe fb9a 	bl	8002db0 <uxListRemove>
 800467c:	4603      	mov	r3, r0
 800467e:	2b00      	cmp	r3, #0
 8004680:	d115      	bne.n	80046ae <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8004682:	693b      	ldr	r3, [r7, #16]
 8004684:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004686:	491f      	ldr	r1, [pc, #124]	; (8004704 <xTaskPriorityDisinherit+0x104>)
 8004688:	4613      	mov	r3, r2
 800468a:	009b      	lsls	r3, r3, #2
 800468c:	4413      	add	r3, r2
 800468e:	009b      	lsls	r3, r3, #2
 8004690:	440b      	add	r3, r1
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d10a      	bne.n	80046ae <xTaskPriorityDisinherit+0xae>
 8004698:	693b      	ldr	r3, [r7, #16]
 800469a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800469c:	2201      	movs	r2, #1
 800469e:	fa02 f303 	lsl.w	r3, r2, r3
 80046a2:	43da      	mvns	r2, r3
 80046a4:	4b18      	ldr	r3, [pc, #96]	; (8004708 <xTaskPriorityDisinherit+0x108>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	4013      	ands	r3, r2
 80046aa:	4a17      	ldr	r2, [pc, #92]	; (8004708 <xTaskPriorityDisinherit+0x108>)
 80046ac:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80046ae:	693b      	ldr	r3, [r7, #16]
 80046b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80046b2:	693b      	ldr	r3, [r7, #16]
 80046b4:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80046b6:	693b      	ldr	r3, [r7, #16]
 80046b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046ba:	f1c3 0207 	rsb	r2, r3, #7
 80046be:	693b      	ldr	r3, [r7, #16]
 80046c0:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80046c2:	693b      	ldr	r3, [r7, #16]
 80046c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046c6:	2201      	movs	r2, #1
 80046c8:	409a      	lsls	r2, r3
 80046ca:	4b0f      	ldr	r3, [pc, #60]	; (8004708 <xTaskPriorityDisinherit+0x108>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	4313      	orrs	r3, r2
 80046d0:	4a0d      	ldr	r2, [pc, #52]	; (8004708 <xTaskPriorityDisinherit+0x108>)
 80046d2:	6013      	str	r3, [r2, #0]
 80046d4:	693b      	ldr	r3, [r7, #16]
 80046d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046d8:	4613      	mov	r3, r2
 80046da:	009b      	lsls	r3, r3, #2
 80046dc:	4413      	add	r3, r2
 80046de:	009b      	lsls	r3, r3, #2
 80046e0:	4a08      	ldr	r2, [pc, #32]	; (8004704 <xTaskPriorityDisinherit+0x104>)
 80046e2:	441a      	add	r2, r3
 80046e4:	693b      	ldr	r3, [r7, #16]
 80046e6:	3304      	adds	r3, #4
 80046e8:	4619      	mov	r1, r3
 80046ea:	4610      	mov	r0, r2
 80046ec:	f7fe fb03 	bl	8002cf6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80046f0:	2301      	movs	r3, #1
 80046f2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80046f4:	697b      	ldr	r3, [r7, #20]
	}
 80046f6:	4618      	mov	r0, r3
 80046f8:	3718      	adds	r7, #24
 80046fa:	46bd      	mov	sp, r7
 80046fc:	bd80      	pop	{r7, pc}
 80046fe:	bf00      	nop
 8004700:	200003cc 	.word	0x200003cc
 8004704:	200003d0 	.word	0x200003d0
 8004708:	200004d4 	.word	0x200004d4

0800470c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800470c:	b580      	push	{r7, lr}
 800470e:	b088      	sub	sp, #32
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
 8004714:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800471a:	2301      	movs	r3, #1
 800471c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d077      	beq.n	8004814 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8004724:	69bb      	ldr	r3, [r7, #24]
 8004726:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004728:	2b00      	cmp	r3, #0
 800472a:	d10a      	bne.n	8004742 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800472c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004730:	f383 8811 	msr	BASEPRI, r3
 8004734:	f3bf 8f6f 	isb	sy
 8004738:	f3bf 8f4f 	dsb	sy
 800473c:	60fb      	str	r3, [r7, #12]
}
 800473e:	bf00      	nop
 8004740:	e7fe      	b.n	8004740 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8004742:	69bb      	ldr	r3, [r7, #24]
 8004744:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004746:	683a      	ldr	r2, [r7, #0]
 8004748:	429a      	cmp	r2, r3
 800474a:	d902      	bls.n	8004752 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	61fb      	str	r3, [r7, #28]
 8004750:	e002      	b.n	8004758 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8004752:	69bb      	ldr	r3, [r7, #24]
 8004754:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004756:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8004758:	69bb      	ldr	r3, [r7, #24]
 800475a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800475c:	69fa      	ldr	r2, [r7, #28]
 800475e:	429a      	cmp	r2, r3
 8004760:	d058      	beq.n	8004814 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8004762:	69bb      	ldr	r3, [r7, #24]
 8004764:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004766:	697a      	ldr	r2, [r7, #20]
 8004768:	429a      	cmp	r2, r3
 800476a:	d153      	bne.n	8004814 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800476c:	4b2b      	ldr	r3, [pc, #172]	; (800481c <vTaskPriorityDisinheritAfterTimeout+0x110>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	69ba      	ldr	r2, [r7, #24]
 8004772:	429a      	cmp	r2, r3
 8004774:	d10a      	bne.n	800478c <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8004776:	f04f 0350 	mov.w	r3, #80	; 0x50
 800477a:	f383 8811 	msr	BASEPRI, r3
 800477e:	f3bf 8f6f 	isb	sy
 8004782:	f3bf 8f4f 	dsb	sy
 8004786:	60bb      	str	r3, [r7, #8]
}
 8004788:	bf00      	nop
 800478a:	e7fe      	b.n	800478a <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800478c:	69bb      	ldr	r3, [r7, #24]
 800478e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004790:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8004792:	69bb      	ldr	r3, [r7, #24]
 8004794:	69fa      	ldr	r2, [r7, #28]
 8004796:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8004798:	69bb      	ldr	r3, [r7, #24]
 800479a:	699b      	ldr	r3, [r3, #24]
 800479c:	2b00      	cmp	r3, #0
 800479e:	db04      	blt.n	80047aa <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80047a0:	69fb      	ldr	r3, [r7, #28]
 80047a2:	f1c3 0207 	rsb	r2, r3, #7
 80047a6:	69bb      	ldr	r3, [r7, #24]
 80047a8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80047aa:	69bb      	ldr	r3, [r7, #24]
 80047ac:	6959      	ldr	r1, [r3, #20]
 80047ae:	693a      	ldr	r2, [r7, #16]
 80047b0:	4613      	mov	r3, r2
 80047b2:	009b      	lsls	r3, r3, #2
 80047b4:	4413      	add	r3, r2
 80047b6:	009b      	lsls	r3, r3, #2
 80047b8:	4a19      	ldr	r2, [pc, #100]	; (8004820 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80047ba:	4413      	add	r3, r2
 80047bc:	4299      	cmp	r1, r3
 80047be:	d129      	bne.n	8004814 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80047c0:	69bb      	ldr	r3, [r7, #24]
 80047c2:	3304      	adds	r3, #4
 80047c4:	4618      	mov	r0, r3
 80047c6:	f7fe faf3 	bl	8002db0 <uxListRemove>
 80047ca:	4603      	mov	r3, r0
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d10a      	bne.n	80047e6 <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80047d0:	69bb      	ldr	r3, [r7, #24]
 80047d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047d4:	2201      	movs	r2, #1
 80047d6:	fa02 f303 	lsl.w	r3, r2, r3
 80047da:	43da      	mvns	r2, r3
 80047dc:	4b11      	ldr	r3, [pc, #68]	; (8004824 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4013      	ands	r3, r2
 80047e2:	4a10      	ldr	r2, [pc, #64]	; (8004824 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80047e4:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80047e6:	69bb      	ldr	r3, [r7, #24]
 80047e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047ea:	2201      	movs	r2, #1
 80047ec:	409a      	lsls	r2, r3
 80047ee:	4b0d      	ldr	r3, [pc, #52]	; (8004824 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	4313      	orrs	r3, r2
 80047f4:	4a0b      	ldr	r2, [pc, #44]	; (8004824 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80047f6:	6013      	str	r3, [r2, #0]
 80047f8:	69bb      	ldr	r3, [r7, #24]
 80047fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047fc:	4613      	mov	r3, r2
 80047fe:	009b      	lsls	r3, r3, #2
 8004800:	4413      	add	r3, r2
 8004802:	009b      	lsls	r3, r3, #2
 8004804:	4a06      	ldr	r2, [pc, #24]	; (8004820 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8004806:	441a      	add	r2, r3
 8004808:	69bb      	ldr	r3, [r7, #24]
 800480a:	3304      	adds	r3, #4
 800480c:	4619      	mov	r1, r3
 800480e:	4610      	mov	r0, r2
 8004810:	f7fe fa71 	bl	8002cf6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004814:	bf00      	nop
 8004816:	3720      	adds	r7, #32
 8004818:	46bd      	mov	sp, r7
 800481a:	bd80      	pop	{r7, pc}
 800481c:	200003cc 	.word	0x200003cc
 8004820:	200003d0 	.word	0x200003d0
 8004824:	200004d4 	.word	0x200004d4

08004828 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8004828:	b480      	push	{r7}
 800482a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800482c:	4b07      	ldr	r3, [pc, #28]	; (800484c <pvTaskIncrementMutexHeldCount+0x24>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d004      	beq.n	800483e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8004834:	4b05      	ldr	r3, [pc, #20]	; (800484c <pvTaskIncrementMutexHeldCount+0x24>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800483a:	3201      	adds	r2, #1
 800483c:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800483e:	4b03      	ldr	r3, [pc, #12]	; (800484c <pvTaskIncrementMutexHeldCount+0x24>)
 8004840:	681b      	ldr	r3, [r3, #0]
	}
 8004842:	4618      	mov	r0, r3
 8004844:	46bd      	mov	sp, r7
 8004846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484a:	4770      	bx	lr
 800484c:	200003cc 	.word	0x200003cc

08004850 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b084      	sub	sp, #16
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
 8004858:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800485a:	4b29      	ldr	r3, [pc, #164]	; (8004900 <prvAddCurrentTaskToDelayedList+0xb0>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004860:	4b28      	ldr	r3, [pc, #160]	; (8004904 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	3304      	adds	r3, #4
 8004866:	4618      	mov	r0, r3
 8004868:	f7fe faa2 	bl	8002db0 <uxListRemove>
 800486c:	4603      	mov	r3, r0
 800486e:	2b00      	cmp	r3, #0
 8004870:	d10b      	bne.n	800488a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8004872:	4b24      	ldr	r3, [pc, #144]	; (8004904 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004878:	2201      	movs	r2, #1
 800487a:	fa02 f303 	lsl.w	r3, r2, r3
 800487e:	43da      	mvns	r2, r3
 8004880:	4b21      	ldr	r3, [pc, #132]	; (8004908 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4013      	ands	r3, r2
 8004886:	4a20      	ldr	r2, [pc, #128]	; (8004908 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004888:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004890:	d10a      	bne.n	80048a8 <prvAddCurrentTaskToDelayedList+0x58>
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d007      	beq.n	80048a8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004898:	4b1a      	ldr	r3, [pc, #104]	; (8004904 <prvAddCurrentTaskToDelayedList+0xb4>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	3304      	adds	r3, #4
 800489e:	4619      	mov	r1, r3
 80048a0:	481a      	ldr	r0, [pc, #104]	; (800490c <prvAddCurrentTaskToDelayedList+0xbc>)
 80048a2:	f7fe fa28 	bl	8002cf6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80048a6:	e026      	b.n	80048f6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80048a8:	68fa      	ldr	r2, [r7, #12]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	4413      	add	r3, r2
 80048ae:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80048b0:	4b14      	ldr	r3, [pc, #80]	; (8004904 <prvAddCurrentTaskToDelayedList+0xb4>)
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	68ba      	ldr	r2, [r7, #8]
 80048b6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80048b8:	68ba      	ldr	r2, [r7, #8]
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	429a      	cmp	r2, r3
 80048be:	d209      	bcs.n	80048d4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80048c0:	4b13      	ldr	r3, [pc, #76]	; (8004910 <prvAddCurrentTaskToDelayedList+0xc0>)
 80048c2:	681a      	ldr	r2, [r3, #0]
 80048c4:	4b0f      	ldr	r3, [pc, #60]	; (8004904 <prvAddCurrentTaskToDelayedList+0xb4>)
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	3304      	adds	r3, #4
 80048ca:	4619      	mov	r1, r3
 80048cc:	4610      	mov	r0, r2
 80048ce:	f7fe fa36 	bl	8002d3e <vListInsert>
}
 80048d2:	e010      	b.n	80048f6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80048d4:	4b0f      	ldr	r3, [pc, #60]	; (8004914 <prvAddCurrentTaskToDelayedList+0xc4>)
 80048d6:	681a      	ldr	r2, [r3, #0]
 80048d8:	4b0a      	ldr	r3, [pc, #40]	; (8004904 <prvAddCurrentTaskToDelayedList+0xb4>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	3304      	adds	r3, #4
 80048de:	4619      	mov	r1, r3
 80048e0:	4610      	mov	r0, r2
 80048e2:	f7fe fa2c 	bl	8002d3e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80048e6:	4b0c      	ldr	r3, [pc, #48]	; (8004918 <prvAddCurrentTaskToDelayedList+0xc8>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	68ba      	ldr	r2, [r7, #8]
 80048ec:	429a      	cmp	r2, r3
 80048ee:	d202      	bcs.n	80048f6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80048f0:	4a09      	ldr	r2, [pc, #36]	; (8004918 <prvAddCurrentTaskToDelayedList+0xc8>)
 80048f2:	68bb      	ldr	r3, [r7, #8]
 80048f4:	6013      	str	r3, [r2, #0]
}
 80048f6:	bf00      	nop
 80048f8:	3710      	adds	r7, #16
 80048fa:	46bd      	mov	sp, r7
 80048fc:	bd80      	pop	{r7, pc}
 80048fe:	bf00      	nop
 8004900:	200004d0 	.word	0x200004d0
 8004904:	200003cc 	.word	0x200003cc
 8004908:	200004d4 	.word	0x200004d4
 800490c:	200004b8 	.word	0x200004b8
 8004910:	20000488 	.word	0x20000488
 8004914:	20000484 	.word	0x20000484
 8004918:	200004ec 	.word	0x200004ec

0800491c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800491c:	b480      	push	{r7}
 800491e:	b085      	sub	sp, #20
 8004920:	af00      	add	r7, sp, #0
 8004922:	60f8      	str	r0, [r7, #12]
 8004924:	60b9      	str	r1, [r7, #8]
 8004926:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	3b04      	subs	r3, #4
 800492c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004934:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	3b04      	subs	r3, #4
 800493a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800493c:	68bb      	ldr	r3, [r7, #8]
 800493e:	f023 0201 	bic.w	r2, r3, #1
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	3b04      	subs	r3, #4
 800494a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800494c:	4a0c      	ldr	r2, [pc, #48]	; (8004980 <pxPortInitialiseStack+0x64>)
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	3b14      	subs	r3, #20
 8004956:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004958:	687a      	ldr	r2, [r7, #4]
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	3b04      	subs	r3, #4
 8004962:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	f06f 0202 	mvn.w	r2, #2
 800496a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	3b20      	subs	r3, #32
 8004970:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004972:	68fb      	ldr	r3, [r7, #12]
}
 8004974:	4618      	mov	r0, r3
 8004976:	3714      	adds	r7, #20
 8004978:	46bd      	mov	sp, r7
 800497a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497e:	4770      	bx	lr
 8004980:	08004985 	.word	0x08004985

08004984 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004984:	b480      	push	{r7}
 8004986:	b085      	sub	sp, #20
 8004988:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800498a:	2300      	movs	r3, #0
 800498c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800498e:	4b12      	ldr	r3, [pc, #72]	; (80049d8 <prvTaskExitError+0x54>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004996:	d00a      	beq.n	80049ae <prvTaskExitError+0x2a>
	__asm volatile
 8004998:	f04f 0350 	mov.w	r3, #80	; 0x50
 800499c:	f383 8811 	msr	BASEPRI, r3
 80049a0:	f3bf 8f6f 	isb	sy
 80049a4:	f3bf 8f4f 	dsb	sy
 80049a8:	60fb      	str	r3, [r7, #12]
}
 80049aa:	bf00      	nop
 80049ac:	e7fe      	b.n	80049ac <prvTaskExitError+0x28>
	__asm volatile
 80049ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049b2:	f383 8811 	msr	BASEPRI, r3
 80049b6:	f3bf 8f6f 	isb	sy
 80049ba:	f3bf 8f4f 	dsb	sy
 80049be:	60bb      	str	r3, [r7, #8]
}
 80049c0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80049c2:	bf00      	nop
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d0fc      	beq.n	80049c4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80049ca:	bf00      	nop
 80049cc:	bf00      	nop
 80049ce:	3714      	adds	r7, #20
 80049d0:	46bd      	mov	sp, r7
 80049d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d6:	4770      	bx	lr
 80049d8:	2000000c 	.word	0x2000000c
 80049dc:	00000000 	.word	0x00000000

080049e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80049e0:	4b07      	ldr	r3, [pc, #28]	; (8004a00 <pxCurrentTCBConst2>)
 80049e2:	6819      	ldr	r1, [r3, #0]
 80049e4:	6808      	ldr	r0, [r1, #0]
 80049e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049ea:	f380 8809 	msr	PSP, r0
 80049ee:	f3bf 8f6f 	isb	sy
 80049f2:	f04f 0000 	mov.w	r0, #0
 80049f6:	f380 8811 	msr	BASEPRI, r0
 80049fa:	4770      	bx	lr
 80049fc:	f3af 8000 	nop.w

08004a00 <pxCurrentTCBConst2>:
 8004a00:	200003cc 	.word	0x200003cc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004a04:	bf00      	nop
 8004a06:	bf00      	nop

08004a08 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004a08:	4808      	ldr	r0, [pc, #32]	; (8004a2c <prvPortStartFirstTask+0x24>)
 8004a0a:	6800      	ldr	r0, [r0, #0]
 8004a0c:	6800      	ldr	r0, [r0, #0]
 8004a0e:	f380 8808 	msr	MSP, r0
 8004a12:	f04f 0000 	mov.w	r0, #0
 8004a16:	f380 8814 	msr	CONTROL, r0
 8004a1a:	b662      	cpsie	i
 8004a1c:	b661      	cpsie	f
 8004a1e:	f3bf 8f4f 	dsb	sy
 8004a22:	f3bf 8f6f 	isb	sy
 8004a26:	df00      	svc	0
 8004a28:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004a2a:	bf00      	nop
 8004a2c:	e000ed08 	.word	0xe000ed08

08004a30 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b086      	sub	sp, #24
 8004a34:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004a36:	4b46      	ldr	r3, [pc, #280]	; (8004b50 <xPortStartScheduler+0x120>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	4a46      	ldr	r2, [pc, #280]	; (8004b54 <xPortStartScheduler+0x124>)
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	d10a      	bne.n	8004a56 <xPortStartScheduler+0x26>
	__asm volatile
 8004a40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a44:	f383 8811 	msr	BASEPRI, r3
 8004a48:	f3bf 8f6f 	isb	sy
 8004a4c:	f3bf 8f4f 	dsb	sy
 8004a50:	613b      	str	r3, [r7, #16]
}
 8004a52:	bf00      	nop
 8004a54:	e7fe      	b.n	8004a54 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004a56:	4b3e      	ldr	r3, [pc, #248]	; (8004b50 <xPortStartScheduler+0x120>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4a3f      	ldr	r2, [pc, #252]	; (8004b58 <xPortStartScheduler+0x128>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d10a      	bne.n	8004a76 <xPortStartScheduler+0x46>
	__asm volatile
 8004a60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a64:	f383 8811 	msr	BASEPRI, r3
 8004a68:	f3bf 8f6f 	isb	sy
 8004a6c:	f3bf 8f4f 	dsb	sy
 8004a70:	60fb      	str	r3, [r7, #12]
}
 8004a72:	bf00      	nop
 8004a74:	e7fe      	b.n	8004a74 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004a76:	4b39      	ldr	r3, [pc, #228]	; (8004b5c <xPortStartScheduler+0x12c>)
 8004a78:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004a7a:	697b      	ldr	r3, [r7, #20]
 8004a7c:	781b      	ldrb	r3, [r3, #0]
 8004a7e:	b2db      	uxtb	r3, r3
 8004a80:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004a82:	697b      	ldr	r3, [r7, #20]
 8004a84:	22ff      	movs	r2, #255	; 0xff
 8004a86:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004a88:	697b      	ldr	r3, [r7, #20]
 8004a8a:	781b      	ldrb	r3, [r3, #0]
 8004a8c:	b2db      	uxtb	r3, r3
 8004a8e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004a90:	78fb      	ldrb	r3, [r7, #3]
 8004a92:	b2db      	uxtb	r3, r3
 8004a94:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004a98:	b2da      	uxtb	r2, r3
 8004a9a:	4b31      	ldr	r3, [pc, #196]	; (8004b60 <xPortStartScheduler+0x130>)
 8004a9c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004a9e:	4b31      	ldr	r3, [pc, #196]	; (8004b64 <xPortStartScheduler+0x134>)
 8004aa0:	2207      	movs	r2, #7
 8004aa2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004aa4:	e009      	b.n	8004aba <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8004aa6:	4b2f      	ldr	r3, [pc, #188]	; (8004b64 <xPortStartScheduler+0x134>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	3b01      	subs	r3, #1
 8004aac:	4a2d      	ldr	r2, [pc, #180]	; (8004b64 <xPortStartScheduler+0x134>)
 8004aae:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004ab0:	78fb      	ldrb	r3, [r7, #3]
 8004ab2:	b2db      	uxtb	r3, r3
 8004ab4:	005b      	lsls	r3, r3, #1
 8004ab6:	b2db      	uxtb	r3, r3
 8004ab8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004aba:	78fb      	ldrb	r3, [r7, #3]
 8004abc:	b2db      	uxtb	r3, r3
 8004abe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ac2:	2b80      	cmp	r3, #128	; 0x80
 8004ac4:	d0ef      	beq.n	8004aa6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004ac6:	4b27      	ldr	r3, [pc, #156]	; (8004b64 <xPortStartScheduler+0x134>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f1c3 0307 	rsb	r3, r3, #7
 8004ace:	2b04      	cmp	r3, #4
 8004ad0:	d00a      	beq.n	8004ae8 <xPortStartScheduler+0xb8>
	__asm volatile
 8004ad2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ad6:	f383 8811 	msr	BASEPRI, r3
 8004ada:	f3bf 8f6f 	isb	sy
 8004ade:	f3bf 8f4f 	dsb	sy
 8004ae2:	60bb      	str	r3, [r7, #8]
}
 8004ae4:	bf00      	nop
 8004ae6:	e7fe      	b.n	8004ae6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004ae8:	4b1e      	ldr	r3, [pc, #120]	; (8004b64 <xPortStartScheduler+0x134>)
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	021b      	lsls	r3, r3, #8
 8004aee:	4a1d      	ldr	r2, [pc, #116]	; (8004b64 <xPortStartScheduler+0x134>)
 8004af0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004af2:	4b1c      	ldr	r3, [pc, #112]	; (8004b64 <xPortStartScheduler+0x134>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004afa:	4a1a      	ldr	r2, [pc, #104]	; (8004b64 <xPortStartScheduler+0x134>)
 8004afc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	b2da      	uxtb	r2, r3
 8004b02:	697b      	ldr	r3, [r7, #20]
 8004b04:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004b06:	4b18      	ldr	r3, [pc, #96]	; (8004b68 <xPortStartScheduler+0x138>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	4a17      	ldr	r2, [pc, #92]	; (8004b68 <xPortStartScheduler+0x138>)
 8004b0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004b10:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004b12:	4b15      	ldr	r3, [pc, #84]	; (8004b68 <xPortStartScheduler+0x138>)
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	4a14      	ldr	r2, [pc, #80]	; (8004b68 <xPortStartScheduler+0x138>)
 8004b18:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004b1c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004b1e:	f000 f8dd 	bl	8004cdc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004b22:	4b12      	ldr	r3, [pc, #72]	; (8004b6c <xPortStartScheduler+0x13c>)
 8004b24:	2200      	movs	r2, #0
 8004b26:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004b28:	f000 f8fc 	bl	8004d24 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004b2c:	4b10      	ldr	r3, [pc, #64]	; (8004b70 <xPortStartScheduler+0x140>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	4a0f      	ldr	r2, [pc, #60]	; (8004b70 <xPortStartScheduler+0x140>)
 8004b32:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004b36:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004b38:	f7ff ff66 	bl	8004a08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004b3c:	f7ff fa86 	bl	800404c <vTaskSwitchContext>
	prvTaskExitError();
 8004b40:	f7ff ff20 	bl	8004984 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004b44:	2300      	movs	r3, #0
}
 8004b46:	4618      	mov	r0, r3
 8004b48:	3718      	adds	r7, #24
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bd80      	pop	{r7, pc}
 8004b4e:	bf00      	nop
 8004b50:	e000ed00 	.word	0xe000ed00
 8004b54:	410fc271 	.word	0x410fc271
 8004b58:	410fc270 	.word	0x410fc270
 8004b5c:	e000e400 	.word	0xe000e400
 8004b60:	200004f8 	.word	0x200004f8
 8004b64:	200004fc 	.word	0x200004fc
 8004b68:	e000ed20 	.word	0xe000ed20
 8004b6c:	2000000c 	.word	0x2000000c
 8004b70:	e000ef34 	.word	0xe000ef34

08004b74 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004b74:	b480      	push	{r7}
 8004b76:	b083      	sub	sp, #12
 8004b78:	af00      	add	r7, sp, #0
	__asm volatile
 8004b7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b7e:	f383 8811 	msr	BASEPRI, r3
 8004b82:	f3bf 8f6f 	isb	sy
 8004b86:	f3bf 8f4f 	dsb	sy
 8004b8a:	607b      	str	r3, [r7, #4]
}
 8004b8c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004b8e:	4b0f      	ldr	r3, [pc, #60]	; (8004bcc <vPortEnterCritical+0x58>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	3301      	adds	r3, #1
 8004b94:	4a0d      	ldr	r2, [pc, #52]	; (8004bcc <vPortEnterCritical+0x58>)
 8004b96:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004b98:	4b0c      	ldr	r3, [pc, #48]	; (8004bcc <vPortEnterCritical+0x58>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	2b01      	cmp	r3, #1
 8004b9e:	d10f      	bne.n	8004bc0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004ba0:	4b0b      	ldr	r3, [pc, #44]	; (8004bd0 <vPortEnterCritical+0x5c>)
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	b2db      	uxtb	r3, r3
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d00a      	beq.n	8004bc0 <vPortEnterCritical+0x4c>
	__asm volatile
 8004baa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bae:	f383 8811 	msr	BASEPRI, r3
 8004bb2:	f3bf 8f6f 	isb	sy
 8004bb6:	f3bf 8f4f 	dsb	sy
 8004bba:	603b      	str	r3, [r7, #0]
}
 8004bbc:	bf00      	nop
 8004bbe:	e7fe      	b.n	8004bbe <vPortEnterCritical+0x4a>
	}
}
 8004bc0:	bf00      	nop
 8004bc2:	370c      	adds	r7, #12
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bca:	4770      	bx	lr
 8004bcc:	2000000c 	.word	0x2000000c
 8004bd0:	e000ed04 	.word	0xe000ed04

08004bd4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004bd4:	b480      	push	{r7}
 8004bd6:	b083      	sub	sp, #12
 8004bd8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004bda:	4b12      	ldr	r3, [pc, #72]	; (8004c24 <vPortExitCritical+0x50>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d10a      	bne.n	8004bf8 <vPortExitCritical+0x24>
	__asm volatile
 8004be2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004be6:	f383 8811 	msr	BASEPRI, r3
 8004bea:	f3bf 8f6f 	isb	sy
 8004bee:	f3bf 8f4f 	dsb	sy
 8004bf2:	607b      	str	r3, [r7, #4]
}
 8004bf4:	bf00      	nop
 8004bf6:	e7fe      	b.n	8004bf6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004bf8:	4b0a      	ldr	r3, [pc, #40]	; (8004c24 <vPortExitCritical+0x50>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	3b01      	subs	r3, #1
 8004bfe:	4a09      	ldr	r2, [pc, #36]	; (8004c24 <vPortExitCritical+0x50>)
 8004c00:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004c02:	4b08      	ldr	r3, [pc, #32]	; (8004c24 <vPortExitCritical+0x50>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d105      	bne.n	8004c16 <vPortExitCritical+0x42>
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	f383 8811 	msr	BASEPRI, r3
}
 8004c14:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004c16:	bf00      	nop
 8004c18:	370c      	adds	r7, #12
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c20:	4770      	bx	lr
 8004c22:	bf00      	nop
 8004c24:	2000000c 	.word	0x2000000c
	...

08004c30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004c30:	f3ef 8009 	mrs	r0, PSP
 8004c34:	f3bf 8f6f 	isb	sy
 8004c38:	4b15      	ldr	r3, [pc, #84]	; (8004c90 <pxCurrentTCBConst>)
 8004c3a:	681a      	ldr	r2, [r3, #0]
 8004c3c:	f01e 0f10 	tst.w	lr, #16
 8004c40:	bf08      	it	eq
 8004c42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004c46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c4a:	6010      	str	r0, [r2, #0]
 8004c4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004c50:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004c54:	f380 8811 	msr	BASEPRI, r0
 8004c58:	f3bf 8f4f 	dsb	sy
 8004c5c:	f3bf 8f6f 	isb	sy
 8004c60:	f7ff f9f4 	bl	800404c <vTaskSwitchContext>
 8004c64:	f04f 0000 	mov.w	r0, #0
 8004c68:	f380 8811 	msr	BASEPRI, r0
 8004c6c:	bc09      	pop	{r0, r3}
 8004c6e:	6819      	ldr	r1, [r3, #0]
 8004c70:	6808      	ldr	r0, [r1, #0]
 8004c72:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c76:	f01e 0f10 	tst.w	lr, #16
 8004c7a:	bf08      	it	eq
 8004c7c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004c80:	f380 8809 	msr	PSP, r0
 8004c84:	f3bf 8f6f 	isb	sy
 8004c88:	4770      	bx	lr
 8004c8a:	bf00      	nop
 8004c8c:	f3af 8000 	nop.w

08004c90 <pxCurrentTCBConst>:
 8004c90:	200003cc 	.word	0x200003cc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004c94:	bf00      	nop
 8004c96:	bf00      	nop

08004c98 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	b082      	sub	sp, #8
 8004c9c:	af00      	add	r7, sp, #0
	__asm volatile
 8004c9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ca2:	f383 8811 	msr	BASEPRI, r3
 8004ca6:	f3bf 8f6f 	isb	sy
 8004caa:	f3bf 8f4f 	dsb	sy
 8004cae:	607b      	str	r3, [r7, #4]
}
 8004cb0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004cb2:	f7ff f913 	bl	8003edc <xTaskIncrementTick>
 8004cb6:	4603      	mov	r3, r0
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d003      	beq.n	8004cc4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004cbc:	4b06      	ldr	r3, [pc, #24]	; (8004cd8 <SysTick_Handler+0x40>)
 8004cbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004cc2:	601a      	str	r2, [r3, #0]
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	f383 8811 	msr	BASEPRI, r3
}
 8004cce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004cd0:	bf00      	nop
 8004cd2:	3708      	adds	r7, #8
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	bd80      	pop	{r7, pc}
 8004cd8:	e000ed04 	.word	0xe000ed04

08004cdc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004cdc:	b480      	push	{r7}
 8004cde:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004ce0:	4b0b      	ldr	r3, [pc, #44]	; (8004d10 <vPortSetupTimerInterrupt+0x34>)
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004ce6:	4b0b      	ldr	r3, [pc, #44]	; (8004d14 <vPortSetupTimerInterrupt+0x38>)
 8004ce8:	2200      	movs	r2, #0
 8004cea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004cec:	4b0a      	ldr	r3, [pc, #40]	; (8004d18 <vPortSetupTimerInterrupt+0x3c>)
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4a0a      	ldr	r2, [pc, #40]	; (8004d1c <vPortSetupTimerInterrupt+0x40>)
 8004cf2:	fba2 2303 	umull	r2, r3, r2, r3
 8004cf6:	099b      	lsrs	r3, r3, #6
 8004cf8:	4a09      	ldr	r2, [pc, #36]	; (8004d20 <vPortSetupTimerInterrupt+0x44>)
 8004cfa:	3b01      	subs	r3, #1
 8004cfc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004cfe:	4b04      	ldr	r3, [pc, #16]	; (8004d10 <vPortSetupTimerInterrupt+0x34>)
 8004d00:	2207      	movs	r2, #7
 8004d02:	601a      	str	r2, [r3, #0]
}
 8004d04:	bf00      	nop
 8004d06:	46bd      	mov	sp, r7
 8004d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0c:	4770      	bx	lr
 8004d0e:	bf00      	nop
 8004d10:	e000e010 	.word	0xe000e010
 8004d14:	e000e018 	.word	0xe000e018
 8004d18:	20000000 	.word	0x20000000
 8004d1c:	10624dd3 	.word	0x10624dd3
 8004d20:	e000e014 	.word	0xe000e014

08004d24 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004d24:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004d34 <vPortEnableVFP+0x10>
 8004d28:	6801      	ldr	r1, [r0, #0]
 8004d2a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004d2e:	6001      	str	r1, [r0, #0]
 8004d30:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004d32:	bf00      	nop
 8004d34:	e000ed88 	.word	0xe000ed88

08004d38 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004d38:	b480      	push	{r7}
 8004d3a:	b085      	sub	sp, #20
 8004d3c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004d3e:	f3ef 8305 	mrs	r3, IPSR
 8004d42:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	2b0f      	cmp	r3, #15
 8004d48:	d914      	bls.n	8004d74 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004d4a:	4a17      	ldr	r2, [pc, #92]	; (8004da8 <vPortValidateInterruptPriority+0x70>)
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	4413      	add	r3, r2
 8004d50:	781b      	ldrb	r3, [r3, #0]
 8004d52:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004d54:	4b15      	ldr	r3, [pc, #84]	; (8004dac <vPortValidateInterruptPriority+0x74>)
 8004d56:	781b      	ldrb	r3, [r3, #0]
 8004d58:	7afa      	ldrb	r2, [r7, #11]
 8004d5a:	429a      	cmp	r2, r3
 8004d5c:	d20a      	bcs.n	8004d74 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8004d5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d62:	f383 8811 	msr	BASEPRI, r3
 8004d66:	f3bf 8f6f 	isb	sy
 8004d6a:	f3bf 8f4f 	dsb	sy
 8004d6e:	607b      	str	r3, [r7, #4]
}
 8004d70:	bf00      	nop
 8004d72:	e7fe      	b.n	8004d72 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004d74:	4b0e      	ldr	r3, [pc, #56]	; (8004db0 <vPortValidateInterruptPriority+0x78>)
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004d7c:	4b0d      	ldr	r3, [pc, #52]	; (8004db4 <vPortValidateInterruptPriority+0x7c>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	429a      	cmp	r2, r3
 8004d82:	d90a      	bls.n	8004d9a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8004d84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d88:	f383 8811 	msr	BASEPRI, r3
 8004d8c:	f3bf 8f6f 	isb	sy
 8004d90:	f3bf 8f4f 	dsb	sy
 8004d94:	603b      	str	r3, [r7, #0]
}
 8004d96:	bf00      	nop
 8004d98:	e7fe      	b.n	8004d98 <vPortValidateInterruptPriority+0x60>
	}
 8004d9a:	bf00      	nop
 8004d9c:	3714      	adds	r7, #20
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da4:	4770      	bx	lr
 8004da6:	bf00      	nop
 8004da8:	e000e3f0 	.word	0xe000e3f0
 8004dac:	200004f8 	.word	0x200004f8
 8004db0:	e000ed0c 	.word	0xe000ed0c
 8004db4:	200004fc 	.word	0x200004fc

08004db8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	b08a      	sub	sp, #40	; 0x28
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004dc4:	f7fe ffe0 	bl	8003d88 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004dc8:	4b5b      	ldr	r3, [pc, #364]	; (8004f38 <pvPortMalloc+0x180>)
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d101      	bne.n	8004dd4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004dd0:	f000 f920 	bl	8005014 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004dd4:	4b59      	ldr	r3, [pc, #356]	; (8004f3c <pvPortMalloc+0x184>)
 8004dd6:	681a      	ldr	r2, [r3, #0]
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	4013      	ands	r3, r2
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	f040 8093 	bne.w	8004f08 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d01d      	beq.n	8004e24 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8004de8:	2208      	movs	r2, #8
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	4413      	add	r3, r2
 8004dee:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	f003 0307 	and.w	r3, r3, #7
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d014      	beq.n	8004e24 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	f023 0307 	bic.w	r3, r3, #7
 8004e00:	3308      	adds	r3, #8
 8004e02:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	f003 0307 	and.w	r3, r3, #7
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d00a      	beq.n	8004e24 <pvPortMalloc+0x6c>
	__asm volatile
 8004e0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e12:	f383 8811 	msr	BASEPRI, r3
 8004e16:	f3bf 8f6f 	isb	sy
 8004e1a:	f3bf 8f4f 	dsb	sy
 8004e1e:	617b      	str	r3, [r7, #20]
}
 8004e20:	bf00      	nop
 8004e22:	e7fe      	b.n	8004e22 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d06e      	beq.n	8004f08 <pvPortMalloc+0x150>
 8004e2a:	4b45      	ldr	r3, [pc, #276]	; (8004f40 <pvPortMalloc+0x188>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	687a      	ldr	r2, [r7, #4]
 8004e30:	429a      	cmp	r2, r3
 8004e32:	d869      	bhi.n	8004f08 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004e34:	4b43      	ldr	r3, [pc, #268]	; (8004f44 <pvPortMalloc+0x18c>)
 8004e36:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004e38:	4b42      	ldr	r3, [pc, #264]	; (8004f44 <pvPortMalloc+0x18c>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004e3e:	e004      	b.n	8004e4a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8004e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e42:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e4c:	685b      	ldr	r3, [r3, #4]
 8004e4e:	687a      	ldr	r2, [r7, #4]
 8004e50:	429a      	cmp	r2, r3
 8004e52:	d903      	bls.n	8004e5c <pvPortMalloc+0xa4>
 8004e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d1f1      	bne.n	8004e40 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004e5c:	4b36      	ldr	r3, [pc, #216]	; (8004f38 <pvPortMalloc+0x180>)
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e62:	429a      	cmp	r2, r3
 8004e64:	d050      	beq.n	8004f08 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004e66:	6a3b      	ldr	r3, [r7, #32]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	2208      	movs	r2, #8
 8004e6c:	4413      	add	r3, r2
 8004e6e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e72:	681a      	ldr	r2, [r3, #0]
 8004e74:	6a3b      	ldr	r3, [r7, #32]
 8004e76:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e7a:	685a      	ldr	r2, [r3, #4]
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	1ad2      	subs	r2, r2, r3
 8004e80:	2308      	movs	r3, #8
 8004e82:	005b      	lsls	r3, r3, #1
 8004e84:	429a      	cmp	r2, r3
 8004e86:	d91f      	bls.n	8004ec8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004e88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	4413      	add	r3, r2
 8004e8e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004e90:	69bb      	ldr	r3, [r7, #24]
 8004e92:	f003 0307 	and.w	r3, r3, #7
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d00a      	beq.n	8004eb0 <pvPortMalloc+0xf8>
	__asm volatile
 8004e9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e9e:	f383 8811 	msr	BASEPRI, r3
 8004ea2:	f3bf 8f6f 	isb	sy
 8004ea6:	f3bf 8f4f 	dsb	sy
 8004eaa:	613b      	str	r3, [r7, #16]
}
 8004eac:	bf00      	nop
 8004eae:	e7fe      	b.n	8004eae <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004eb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eb2:	685a      	ldr	r2, [r3, #4]
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	1ad2      	subs	r2, r2, r3
 8004eb8:	69bb      	ldr	r3, [r7, #24]
 8004eba:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004ebc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ebe:	687a      	ldr	r2, [r7, #4]
 8004ec0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004ec2:	69b8      	ldr	r0, [r7, #24]
 8004ec4:	f000 f908 	bl	80050d8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004ec8:	4b1d      	ldr	r3, [pc, #116]	; (8004f40 <pvPortMalloc+0x188>)
 8004eca:	681a      	ldr	r2, [r3, #0]
 8004ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ece:	685b      	ldr	r3, [r3, #4]
 8004ed0:	1ad3      	subs	r3, r2, r3
 8004ed2:	4a1b      	ldr	r2, [pc, #108]	; (8004f40 <pvPortMalloc+0x188>)
 8004ed4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004ed6:	4b1a      	ldr	r3, [pc, #104]	; (8004f40 <pvPortMalloc+0x188>)
 8004ed8:	681a      	ldr	r2, [r3, #0]
 8004eda:	4b1b      	ldr	r3, [pc, #108]	; (8004f48 <pvPortMalloc+0x190>)
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	429a      	cmp	r2, r3
 8004ee0:	d203      	bcs.n	8004eea <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004ee2:	4b17      	ldr	r3, [pc, #92]	; (8004f40 <pvPortMalloc+0x188>)
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	4a18      	ldr	r2, [pc, #96]	; (8004f48 <pvPortMalloc+0x190>)
 8004ee8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eec:	685a      	ldr	r2, [r3, #4]
 8004eee:	4b13      	ldr	r3, [pc, #76]	; (8004f3c <pvPortMalloc+0x184>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	431a      	orrs	r2, r3
 8004ef4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ef6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004ef8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004efa:	2200      	movs	r2, #0
 8004efc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004efe:	4b13      	ldr	r3, [pc, #76]	; (8004f4c <pvPortMalloc+0x194>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	3301      	adds	r3, #1
 8004f04:	4a11      	ldr	r2, [pc, #68]	; (8004f4c <pvPortMalloc+0x194>)
 8004f06:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004f08:	f7fe ff4c 	bl	8003da4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004f0c:	69fb      	ldr	r3, [r7, #28]
 8004f0e:	f003 0307 	and.w	r3, r3, #7
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d00a      	beq.n	8004f2c <pvPortMalloc+0x174>
	__asm volatile
 8004f16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f1a:	f383 8811 	msr	BASEPRI, r3
 8004f1e:	f3bf 8f6f 	isb	sy
 8004f22:	f3bf 8f4f 	dsb	sy
 8004f26:	60fb      	str	r3, [r7, #12]
}
 8004f28:	bf00      	nop
 8004f2a:	e7fe      	b.n	8004f2a <pvPortMalloc+0x172>
	return pvReturn;
 8004f2c:	69fb      	ldr	r3, [r7, #28]
}
 8004f2e:	4618      	mov	r0, r3
 8004f30:	3728      	adds	r7, #40	; 0x28
 8004f32:	46bd      	mov	sp, r7
 8004f34:	bd80      	pop	{r7, pc}
 8004f36:	bf00      	nop
 8004f38:	20004108 	.word	0x20004108
 8004f3c:	2000411c 	.word	0x2000411c
 8004f40:	2000410c 	.word	0x2000410c
 8004f44:	20004100 	.word	0x20004100
 8004f48:	20004110 	.word	0x20004110
 8004f4c:	20004114 	.word	0x20004114

08004f50 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b086      	sub	sp, #24
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d04d      	beq.n	8004ffe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004f62:	2308      	movs	r3, #8
 8004f64:	425b      	negs	r3, r3
 8004f66:	697a      	ldr	r2, [r7, #20]
 8004f68:	4413      	add	r3, r2
 8004f6a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004f6c:	697b      	ldr	r3, [r7, #20]
 8004f6e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004f70:	693b      	ldr	r3, [r7, #16]
 8004f72:	685a      	ldr	r2, [r3, #4]
 8004f74:	4b24      	ldr	r3, [pc, #144]	; (8005008 <vPortFree+0xb8>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4013      	ands	r3, r2
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d10a      	bne.n	8004f94 <vPortFree+0x44>
	__asm volatile
 8004f7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f82:	f383 8811 	msr	BASEPRI, r3
 8004f86:	f3bf 8f6f 	isb	sy
 8004f8a:	f3bf 8f4f 	dsb	sy
 8004f8e:	60fb      	str	r3, [r7, #12]
}
 8004f90:	bf00      	nop
 8004f92:	e7fe      	b.n	8004f92 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004f94:	693b      	ldr	r3, [r7, #16]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d00a      	beq.n	8004fb2 <vPortFree+0x62>
	__asm volatile
 8004f9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fa0:	f383 8811 	msr	BASEPRI, r3
 8004fa4:	f3bf 8f6f 	isb	sy
 8004fa8:	f3bf 8f4f 	dsb	sy
 8004fac:	60bb      	str	r3, [r7, #8]
}
 8004fae:	bf00      	nop
 8004fb0:	e7fe      	b.n	8004fb0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004fb2:	693b      	ldr	r3, [r7, #16]
 8004fb4:	685a      	ldr	r2, [r3, #4]
 8004fb6:	4b14      	ldr	r3, [pc, #80]	; (8005008 <vPortFree+0xb8>)
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4013      	ands	r3, r2
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d01e      	beq.n	8004ffe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004fc0:	693b      	ldr	r3, [r7, #16]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d11a      	bne.n	8004ffe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004fc8:	693b      	ldr	r3, [r7, #16]
 8004fca:	685a      	ldr	r2, [r3, #4]
 8004fcc:	4b0e      	ldr	r3, [pc, #56]	; (8005008 <vPortFree+0xb8>)
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	43db      	mvns	r3, r3
 8004fd2:	401a      	ands	r2, r3
 8004fd4:	693b      	ldr	r3, [r7, #16]
 8004fd6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004fd8:	f7fe fed6 	bl	8003d88 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004fdc:	693b      	ldr	r3, [r7, #16]
 8004fde:	685a      	ldr	r2, [r3, #4]
 8004fe0:	4b0a      	ldr	r3, [pc, #40]	; (800500c <vPortFree+0xbc>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	4413      	add	r3, r2
 8004fe6:	4a09      	ldr	r2, [pc, #36]	; (800500c <vPortFree+0xbc>)
 8004fe8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004fea:	6938      	ldr	r0, [r7, #16]
 8004fec:	f000 f874 	bl	80050d8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004ff0:	4b07      	ldr	r3, [pc, #28]	; (8005010 <vPortFree+0xc0>)
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	3301      	adds	r3, #1
 8004ff6:	4a06      	ldr	r2, [pc, #24]	; (8005010 <vPortFree+0xc0>)
 8004ff8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004ffa:	f7fe fed3 	bl	8003da4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004ffe:	bf00      	nop
 8005000:	3718      	adds	r7, #24
 8005002:	46bd      	mov	sp, r7
 8005004:	bd80      	pop	{r7, pc}
 8005006:	bf00      	nop
 8005008:	2000411c 	.word	0x2000411c
 800500c:	2000410c 	.word	0x2000410c
 8005010:	20004118 	.word	0x20004118

08005014 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005014:	b480      	push	{r7}
 8005016:	b085      	sub	sp, #20
 8005018:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800501a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800501e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005020:	4b27      	ldr	r3, [pc, #156]	; (80050c0 <prvHeapInit+0xac>)
 8005022:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	f003 0307 	and.w	r3, r3, #7
 800502a:	2b00      	cmp	r3, #0
 800502c:	d00c      	beq.n	8005048 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	3307      	adds	r3, #7
 8005032:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	f023 0307 	bic.w	r3, r3, #7
 800503a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800503c:	68ba      	ldr	r2, [r7, #8]
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	1ad3      	subs	r3, r2, r3
 8005042:	4a1f      	ldr	r2, [pc, #124]	; (80050c0 <prvHeapInit+0xac>)
 8005044:	4413      	add	r3, r2
 8005046:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800504c:	4a1d      	ldr	r2, [pc, #116]	; (80050c4 <prvHeapInit+0xb0>)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005052:	4b1c      	ldr	r3, [pc, #112]	; (80050c4 <prvHeapInit+0xb0>)
 8005054:	2200      	movs	r2, #0
 8005056:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	68ba      	ldr	r2, [r7, #8]
 800505c:	4413      	add	r3, r2
 800505e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005060:	2208      	movs	r2, #8
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	1a9b      	subs	r3, r3, r2
 8005066:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	f023 0307 	bic.w	r3, r3, #7
 800506e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	4a15      	ldr	r2, [pc, #84]	; (80050c8 <prvHeapInit+0xb4>)
 8005074:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005076:	4b14      	ldr	r3, [pc, #80]	; (80050c8 <prvHeapInit+0xb4>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	2200      	movs	r2, #0
 800507c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800507e:	4b12      	ldr	r3, [pc, #72]	; (80050c8 <prvHeapInit+0xb4>)
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	2200      	movs	r2, #0
 8005084:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	68fa      	ldr	r2, [r7, #12]
 800508e:	1ad2      	subs	r2, r2, r3
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005094:	4b0c      	ldr	r3, [pc, #48]	; (80050c8 <prvHeapInit+0xb4>)
 8005096:	681a      	ldr	r2, [r3, #0]
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	685b      	ldr	r3, [r3, #4]
 80050a0:	4a0a      	ldr	r2, [pc, #40]	; (80050cc <prvHeapInit+0xb8>)
 80050a2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80050a4:	683b      	ldr	r3, [r7, #0]
 80050a6:	685b      	ldr	r3, [r3, #4]
 80050a8:	4a09      	ldr	r2, [pc, #36]	; (80050d0 <prvHeapInit+0xbc>)
 80050aa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80050ac:	4b09      	ldr	r3, [pc, #36]	; (80050d4 <prvHeapInit+0xc0>)
 80050ae:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80050b2:	601a      	str	r2, [r3, #0]
}
 80050b4:	bf00      	nop
 80050b6:	3714      	adds	r7, #20
 80050b8:	46bd      	mov	sp, r7
 80050ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050be:	4770      	bx	lr
 80050c0:	20000500 	.word	0x20000500
 80050c4:	20004100 	.word	0x20004100
 80050c8:	20004108 	.word	0x20004108
 80050cc:	20004110 	.word	0x20004110
 80050d0:	2000410c 	.word	0x2000410c
 80050d4:	2000411c 	.word	0x2000411c

080050d8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80050d8:	b480      	push	{r7}
 80050da:	b085      	sub	sp, #20
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80050e0:	4b28      	ldr	r3, [pc, #160]	; (8005184 <prvInsertBlockIntoFreeList+0xac>)
 80050e2:	60fb      	str	r3, [r7, #12]
 80050e4:	e002      	b.n	80050ec <prvInsertBlockIntoFreeList+0x14>
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	60fb      	str	r3, [r7, #12]
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	687a      	ldr	r2, [r7, #4]
 80050f2:	429a      	cmp	r2, r3
 80050f4:	d8f7      	bhi.n	80050e6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	685b      	ldr	r3, [r3, #4]
 80050fe:	68ba      	ldr	r2, [r7, #8]
 8005100:	4413      	add	r3, r2
 8005102:	687a      	ldr	r2, [r7, #4]
 8005104:	429a      	cmp	r2, r3
 8005106:	d108      	bne.n	800511a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	685a      	ldr	r2, [r3, #4]
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	685b      	ldr	r3, [r3, #4]
 8005110:	441a      	add	r2, r3
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	685b      	ldr	r3, [r3, #4]
 8005122:	68ba      	ldr	r2, [r7, #8]
 8005124:	441a      	add	r2, r3
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	429a      	cmp	r2, r3
 800512c:	d118      	bne.n	8005160 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	681a      	ldr	r2, [r3, #0]
 8005132:	4b15      	ldr	r3, [pc, #84]	; (8005188 <prvInsertBlockIntoFreeList+0xb0>)
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	429a      	cmp	r2, r3
 8005138:	d00d      	beq.n	8005156 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	685a      	ldr	r2, [r3, #4]
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	685b      	ldr	r3, [r3, #4]
 8005144:	441a      	add	r2, r3
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	681a      	ldr	r2, [r3, #0]
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	601a      	str	r2, [r3, #0]
 8005154:	e008      	b.n	8005168 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005156:	4b0c      	ldr	r3, [pc, #48]	; (8005188 <prvInsertBlockIntoFreeList+0xb0>)
 8005158:	681a      	ldr	r2, [r3, #0]
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	601a      	str	r2, [r3, #0]
 800515e:	e003      	b.n	8005168 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681a      	ldr	r2, [r3, #0]
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005168:	68fa      	ldr	r2, [r7, #12]
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	429a      	cmp	r2, r3
 800516e:	d002      	beq.n	8005176 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	687a      	ldr	r2, [r7, #4]
 8005174:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005176:	bf00      	nop
 8005178:	3714      	adds	r7, #20
 800517a:	46bd      	mov	sp, r7
 800517c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005180:	4770      	bx	lr
 8005182:	bf00      	nop
 8005184:	20004100 	.word	0x20004100
 8005188:	20004108 	.word	0x20004108

0800518c <std>:
 800518c:	2300      	movs	r3, #0
 800518e:	b510      	push	{r4, lr}
 8005190:	4604      	mov	r4, r0
 8005192:	e9c0 3300 	strd	r3, r3, [r0]
 8005196:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800519a:	6083      	str	r3, [r0, #8]
 800519c:	8181      	strh	r1, [r0, #12]
 800519e:	6643      	str	r3, [r0, #100]	; 0x64
 80051a0:	81c2      	strh	r2, [r0, #14]
 80051a2:	6183      	str	r3, [r0, #24]
 80051a4:	4619      	mov	r1, r3
 80051a6:	2208      	movs	r2, #8
 80051a8:	305c      	adds	r0, #92	; 0x5c
 80051aa:	f000 f8f4 	bl	8005396 <memset>
 80051ae:	4b05      	ldr	r3, [pc, #20]	; (80051c4 <std+0x38>)
 80051b0:	6263      	str	r3, [r4, #36]	; 0x24
 80051b2:	4b05      	ldr	r3, [pc, #20]	; (80051c8 <std+0x3c>)
 80051b4:	62a3      	str	r3, [r4, #40]	; 0x28
 80051b6:	4b05      	ldr	r3, [pc, #20]	; (80051cc <std+0x40>)
 80051b8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80051ba:	4b05      	ldr	r3, [pc, #20]	; (80051d0 <std+0x44>)
 80051bc:	6224      	str	r4, [r4, #32]
 80051be:	6323      	str	r3, [r4, #48]	; 0x30
 80051c0:	bd10      	pop	{r4, pc}
 80051c2:	bf00      	nop
 80051c4:	08005311 	.word	0x08005311
 80051c8:	08005333 	.word	0x08005333
 80051cc:	0800536b 	.word	0x0800536b
 80051d0:	0800538f 	.word	0x0800538f

080051d4 <stdio_exit_handler>:
 80051d4:	4a02      	ldr	r2, [pc, #8]	; (80051e0 <stdio_exit_handler+0xc>)
 80051d6:	4903      	ldr	r1, [pc, #12]	; (80051e4 <stdio_exit_handler+0x10>)
 80051d8:	4803      	ldr	r0, [pc, #12]	; (80051e8 <stdio_exit_handler+0x14>)
 80051da:	f000 b869 	b.w	80052b0 <_fwalk_sglue>
 80051de:	bf00      	nop
 80051e0:	20000010 	.word	0x20000010
 80051e4:	08005df9 	.word	0x08005df9
 80051e8:	2000001c 	.word	0x2000001c

080051ec <cleanup_stdio>:
 80051ec:	6841      	ldr	r1, [r0, #4]
 80051ee:	4b0c      	ldr	r3, [pc, #48]	; (8005220 <cleanup_stdio+0x34>)
 80051f0:	4299      	cmp	r1, r3
 80051f2:	b510      	push	{r4, lr}
 80051f4:	4604      	mov	r4, r0
 80051f6:	d001      	beq.n	80051fc <cleanup_stdio+0x10>
 80051f8:	f000 fdfe 	bl	8005df8 <_fflush_r>
 80051fc:	68a1      	ldr	r1, [r4, #8]
 80051fe:	4b09      	ldr	r3, [pc, #36]	; (8005224 <cleanup_stdio+0x38>)
 8005200:	4299      	cmp	r1, r3
 8005202:	d002      	beq.n	800520a <cleanup_stdio+0x1e>
 8005204:	4620      	mov	r0, r4
 8005206:	f000 fdf7 	bl	8005df8 <_fflush_r>
 800520a:	68e1      	ldr	r1, [r4, #12]
 800520c:	4b06      	ldr	r3, [pc, #24]	; (8005228 <cleanup_stdio+0x3c>)
 800520e:	4299      	cmp	r1, r3
 8005210:	d004      	beq.n	800521c <cleanup_stdio+0x30>
 8005212:	4620      	mov	r0, r4
 8005214:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005218:	f000 bdee 	b.w	8005df8 <_fflush_r>
 800521c:	bd10      	pop	{r4, pc}
 800521e:	bf00      	nop
 8005220:	20004120 	.word	0x20004120
 8005224:	20004188 	.word	0x20004188
 8005228:	200041f0 	.word	0x200041f0

0800522c <global_stdio_init.part.0>:
 800522c:	b510      	push	{r4, lr}
 800522e:	4b0b      	ldr	r3, [pc, #44]	; (800525c <global_stdio_init.part.0+0x30>)
 8005230:	4c0b      	ldr	r4, [pc, #44]	; (8005260 <global_stdio_init.part.0+0x34>)
 8005232:	4a0c      	ldr	r2, [pc, #48]	; (8005264 <global_stdio_init.part.0+0x38>)
 8005234:	601a      	str	r2, [r3, #0]
 8005236:	4620      	mov	r0, r4
 8005238:	2200      	movs	r2, #0
 800523a:	2104      	movs	r1, #4
 800523c:	f7ff ffa6 	bl	800518c <std>
 8005240:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005244:	2201      	movs	r2, #1
 8005246:	2109      	movs	r1, #9
 8005248:	f7ff ffa0 	bl	800518c <std>
 800524c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005250:	2202      	movs	r2, #2
 8005252:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005256:	2112      	movs	r1, #18
 8005258:	f7ff bf98 	b.w	800518c <std>
 800525c:	20004258 	.word	0x20004258
 8005260:	20004120 	.word	0x20004120
 8005264:	080051d5 	.word	0x080051d5

08005268 <__sfp_lock_acquire>:
 8005268:	4801      	ldr	r0, [pc, #4]	; (8005270 <__sfp_lock_acquire+0x8>)
 800526a:	f000 b963 	b.w	8005534 <__retarget_lock_acquire_recursive>
 800526e:	bf00      	nop
 8005270:	20004261 	.word	0x20004261

08005274 <__sfp_lock_release>:
 8005274:	4801      	ldr	r0, [pc, #4]	; (800527c <__sfp_lock_release+0x8>)
 8005276:	f000 b95e 	b.w	8005536 <__retarget_lock_release_recursive>
 800527a:	bf00      	nop
 800527c:	20004261 	.word	0x20004261

08005280 <__sinit>:
 8005280:	b510      	push	{r4, lr}
 8005282:	4604      	mov	r4, r0
 8005284:	f7ff fff0 	bl	8005268 <__sfp_lock_acquire>
 8005288:	6a23      	ldr	r3, [r4, #32]
 800528a:	b11b      	cbz	r3, 8005294 <__sinit+0x14>
 800528c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005290:	f7ff bff0 	b.w	8005274 <__sfp_lock_release>
 8005294:	4b04      	ldr	r3, [pc, #16]	; (80052a8 <__sinit+0x28>)
 8005296:	6223      	str	r3, [r4, #32]
 8005298:	4b04      	ldr	r3, [pc, #16]	; (80052ac <__sinit+0x2c>)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	2b00      	cmp	r3, #0
 800529e:	d1f5      	bne.n	800528c <__sinit+0xc>
 80052a0:	f7ff ffc4 	bl	800522c <global_stdio_init.part.0>
 80052a4:	e7f2      	b.n	800528c <__sinit+0xc>
 80052a6:	bf00      	nop
 80052a8:	080051ed 	.word	0x080051ed
 80052ac:	20004258 	.word	0x20004258

080052b0 <_fwalk_sglue>:
 80052b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80052b4:	4607      	mov	r7, r0
 80052b6:	4688      	mov	r8, r1
 80052b8:	4614      	mov	r4, r2
 80052ba:	2600      	movs	r6, #0
 80052bc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80052c0:	f1b9 0901 	subs.w	r9, r9, #1
 80052c4:	d505      	bpl.n	80052d2 <_fwalk_sglue+0x22>
 80052c6:	6824      	ldr	r4, [r4, #0]
 80052c8:	2c00      	cmp	r4, #0
 80052ca:	d1f7      	bne.n	80052bc <_fwalk_sglue+0xc>
 80052cc:	4630      	mov	r0, r6
 80052ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80052d2:	89ab      	ldrh	r3, [r5, #12]
 80052d4:	2b01      	cmp	r3, #1
 80052d6:	d907      	bls.n	80052e8 <_fwalk_sglue+0x38>
 80052d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80052dc:	3301      	adds	r3, #1
 80052de:	d003      	beq.n	80052e8 <_fwalk_sglue+0x38>
 80052e0:	4629      	mov	r1, r5
 80052e2:	4638      	mov	r0, r7
 80052e4:	47c0      	blx	r8
 80052e6:	4306      	orrs	r6, r0
 80052e8:	3568      	adds	r5, #104	; 0x68
 80052ea:	e7e9      	b.n	80052c0 <_fwalk_sglue+0x10>

080052ec <iprintf>:
 80052ec:	b40f      	push	{r0, r1, r2, r3}
 80052ee:	b507      	push	{r0, r1, r2, lr}
 80052f0:	4906      	ldr	r1, [pc, #24]	; (800530c <iprintf+0x20>)
 80052f2:	ab04      	add	r3, sp, #16
 80052f4:	6808      	ldr	r0, [r1, #0]
 80052f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80052fa:	6881      	ldr	r1, [r0, #8]
 80052fc:	9301      	str	r3, [sp, #4]
 80052fe:	f000 fa4b 	bl	8005798 <_vfiprintf_r>
 8005302:	b003      	add	sp, #12
 8005304:	f85d eb04 	ldr.w	lr, [sp], #4
 8005308:	b004      	add	sp, #16
 800530a:	4770      	bx	lr
 800530c:	20000068 	.word	0x20000068

08005310 <__sread>:
 8005310:	b510      	push	{r4, lr}
 8005312:	460c      	mov	r4, r1
 8005314:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005318:	f000 f8be 	bl	8005498 <_read_r>
 800531c:	2800      	cmp	r0, #0
 800531e:	bfab      	itete	ge
 8005320:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005322:	89a3      	ldrhlt	r3, [r4, #12]
 8005324:	181b      	addge	r3, r3, r0
 8005326:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800532a:	bfac      	ite	ge
 800532c:	6563      	strge	r3, [r4, #84]	; 0x54
 800532e:	81a3      	strhlt	r3, [r4, #12]
 8005330:	bd10      	pop	{r4, pc}

08005332 <__swrite>:
 8005332:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005336:	461f      	mov	r7, r3
 8005338:	898b      	ldrh	r3, [r1, #12]
 800533a:	05db      	lsls	r3, r3, #23
 800533c:	4605      	mov	r5, r0
 800533e:	460c      	mov	r4, r1
 8005340:	4616      	mov	r6, r2
 8005342:	d505      	bpl.n	8005350 <__swrite+0x1e>
 8005344:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005348:	2302      	movs	r3, #2
 800534a:	2200      	movs	r2, #0
 800534c:	f000 f892 	bl	8005474 <_lseek_r>
 8005350:	89a3      	ldrh	r3, [r4, #12]
 8005352:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005356:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800535a:	81a3      	strh	r3, [r4, #12]
 800535c:	4632      	mov	r2, r6
 800535e:	463b      	mov	r3, r7
 8005360:	4628      	mov	r0, r5
 8005362:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005366:	f000 b8a9 	b.w	80054bc <_write_r>

0800536a <__sseek>:
 800536a:	b510      	push	{r4, lr}
 800536c:	460c      	mov	r4, r1
 800536e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005372:	f000 f87f 	bl	8005474 <_lseek_r>
 8005376:	1c43      	adds	r3, r0, #1
 8005378:	89a3      	ldrh	r3, [r4, #12]
 800537a:	bf15      	itete	ne
 800537c:	6560      	strne	r0, [r4, #84]	; 0x54
 800537e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005382:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005386:	81a3      	strheq	r3, [r4, #12]
 8005388:	bf18      	it	ne
 800538a:	81a3      	strhne	r3, [r4, #12]
 800538c:	bd10      	pop	{r4, pc}

0800538e <__sclose>:
 800538e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005392:	f000 b809 	b.w	80053a8 <_close_r>

08005396 <memset>:
 8005396:	4402      	add	r2, r0
 8005398:	4603      	mov	r3, r0
 800539a:	4293      	cmp	r3, r2
 800539c:	d100      	bne.n	80053a0 <memset+0xa>
 800539e:	4770      	bx	lr
 80053a0:	f803 1b01 	strb.w	r1, [r3], #1
 80053a4:	e7f9      	b.n	800539a <memset+0x4>
	...

080053a8 <_close_r>:
 80053a8:	b538      	push	{r3, r4, r5, lr}
 80053aa:	4d06      	ldr	r5, [pc, #24]	; (80053c4 <_close_r+0x1c>)
 80053ac:	2300      	movs	r3, #0
 80053ae:	4604      	mov	r4, r0
 80053b0:	4608      	mov	r0, r1
 80053b2:	602b      	str	r3, [r5, #0]
 80053b4:	f7fb fc79 	bl	8000caa <_close>
 80053b8:	1c43      	adds	r3, r0, #1
 80053ba:	d102      	bne.n	80053c2 <_close_r+0x1a>
 80053bc:	682b      	ldr	r3, [r5, #0]
 80053be:	b103      	cbz	r3, 80053c2 <_close_r+0x1a>
 80053c0:	6023      	str	r3, [r4, #0]
 80053c2:	bd38      	pop	{r3, r4, r5, pc}
 80053c4:	2000425c 	.word	0x2000425c

080053c8 <_reclaim_reent>:
 80053c8:	4b29      	ldr	r3, [pc, #164]	; (8005470 <_reclaim_reent+0xa8>)
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	4283      	cmp	r3, r0
 80053ce:	b570      	push	{r4, r5, r6, lr}
 80053d0:	4604      	mov	r4, r0
 80053d2:	d04b      	beq.n	800546c <_reclaim_reent+0xa4>
 80053d4:	69c3      	ldr	r3, [r0, #28]
 80053d6:	b143      	cbz	r3, 80053ea <_reclaim_reent+0x22>
 80053d8:	68db      	ldr	r3, [r3, #12]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d144      	bne.n	8005468 <_reclaim_reent+0xa0>
 80053de:	69e3      	ldr	r3, [r4, #28]
 80053e0:	6819      	ldr	r1, [r3, #0]
 80053e2:	b111      	cbz	r1, 80053ea <_reclaim_reent+0x22>
 80053e4:	4620      	mov	r0, r4
 80053e6:	f000 f8b5 	bl	8005554 <_free_r>
 80053ea:	6961      	ldr	r1, [r4, #20]
 80053ec:	b111      	cbz	r1, 80053f4 <_reclaim_reent+0x2c>
 80053ee:	4620      	mov	r0, r4
 80053f0:	f000 f8b0 	bl	8005554 <_free_r>
 80053f4:	69e1      	ldr	r1, [r4, #28]
 80053f6:	b111      	cbz	r1, 80053fe <_reclaim_reent+0x36>
 80053f8:	4620      	mov	r0, r4
 80053fa:	f000 f8ab 	bl	8005554 <_free_r>
 80053fe:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8005400:	b111      	cbz	r1, 8005408 <_reclaim_reent+0x40>
 8005402:	4620      	mov	r0, r4
 8005404:	f000 f8a6 	bl	8005554 <_free_r>
 8005408:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800540a:	b111      	cbz	r1, 8005412 <_reclaim_reent+0x4a>
 800540c:	4620      	mov	r0, r4
 800540e:	f000 f8a1 	bl	8005554 <_free_r>
 8005412:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8005414:	b111      	cbz	r1, 800541c <_reclaim_reent+0x54>
 8005416:	4620      	mov	r0, r4
 8005418:	f000 f89c 	bl	8005554 <_free_r>
 800541c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800541e:	b111      	cbz	r1, 8005426 <_reclaim_reent+0x5e>
 8005420:	4620      	mov	r0, r4
 8005422:	f000 f897 	bl	8005554 <_free_r>
 8005426:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8005428:	b111      	cbz	r1, 8005430 <_reclaim_reent+0x68>
 800542a:	4620      	mov	r0, r4
 800542c:	f000 f892 	bl	8005554 <_free_r>
 8005430:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8005432:	b111      	cbz	r1, 800543a <_reclaim_reent+0x72>
 8005434:	4620      	mov	r0, r4
 8005436:	f000 f88d 	bl	8005554 <_free_r>
 800543a:	6a23      	ldr	r3, [r4, #32]
 800543c:	b1b3      	cbz	r3, 800546c <_reclaim_reent+0xa4>
 800543e:	4620      	mov	r0, r4
 8005440:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005444:	4718      	bx	r3
 8005446:	5949      	ldr	r1, [r1, r5]
 8005448:	b941      	cbnz	r1, 800545c <_reclaim_reent+0x94>
 800544a:	3504      	adds	r5, #4
 800544c:	69e3      	ldr	r3, [r4, #28]
 800544e:	2d80      	cmp	r5, #128	; 0x80
 8005450:	68d9      	ldr	r1, [r3, #12]
 8005452:	d1f8      	bne.n	8005446 <_reclaim_reent+0x7e>
 8005454:	4620      	mov	r0, r4
 8005456:	f000 f87d 	bl	8005554 <_free_r>
 800545a:	e7c0      	b.n	80053de <_reclaim_reent+0x16>
 800545c:	680e      	ldr	r6, [r1, #0]
 800545e:	4620      	mov	r0, r4
 8005460:	f000 f878 	bl	8005554 <_free_r>
 8005464:	4631      	mov	r1, r6
 8005466:	e7ef      	b.n	8005448 <_reclaim_reent+0x80>
 8005468:	2500      	movs	r5, #0
 800546a:	e7ef      	b.n	800544c <_reclaim_reent+0x84>
 800546c:	bd70      	pop	{r4, r5, r6, pc}
 800546e:	bf00      	nop
 8005470:	20000068 	.word	0x20000068

08005474 <_lseek_r>:
 8005474:	b538      	push	{r3, r4, r5, lr}
 8005476:	4d07      	ldr	r5, [pc, #28]	; (8005494 <_lseek_r+0x20>)
 8005478:	4604      	mov	r4, r0
 800547a:	4608      	mov	r0, r1
 800547c:	4611      	mov	r1, r2
 800547e:	2200      	movs	r2, #0
 8005480:	602a      	str	r2, [r5, #0]
 8005482:	461a      	mov	r2, r3
 8005484:	f7fb fc38 	bl	8000cf8 <_lseek>
 8005488:	1c43      	adds	r3, r0, #1
 800548a:	d102      	bne.n	8005492 <_lseek_r+0x1e>
 800548c:	682b      	ldr	r3, [r5, #0]
 800548e:	b103      	cbz	r3, 8005492 <_lseek_r+0x1e>
 8005490:	6023      	str	r3, [r4, #0]
 8005492:	bd38      	pop	{r3, r4, r5, pc}
 8005494:	2000425c 	.word	0x2000425c

08005498 <_read_r>:
 8005498:	b538      	push	{r3, r4, r5, lr}
 800549a:	4d07      	ldr	r5, [pc, #28]	; (80054b8 <_read_r+0x20>)
 800549c:	4604      	mov	r4, r0
 800549e:	4608      	mov	r0, r1
 80054a0:	4611      	mov	r1, r2
 80054a2:	2200      	movs	r2, #0
 80054a4:	602a      	str	r2, [r5, #0]
 80054a6:	461a      	mov	r2, r3
 80054a8:	f7fb fbc6 	bl	8000c38 <_read>
 80054ac:	1c43      	adds	r3, r0, #1
 80054ae:	d102      	bne.n	80054b6 <_read_r+0x1e>
 80054b0:	682b      	ldr	r3, [r5, #0]
 80054b2:	b103      	cbz	r3, 80054b6 <_read_r+0x1e>
 80054b4:	6023      	str	r3, [r4, #0]
 80054b6:	bd38      	pop	{r3, r4, r5, pc}
 80054b8:	2000425c 	.word	0x2000425c

080054bc <_write_r>:
 80054bc:	b538      	push	{r3, r4, r5, lr}
 80054be:	4d07      	ldr	r5, [pc, #28]	; (80054dc <_write_r+0x20>)
 80054c0:	4604      	mov	r4, r0
 80054c2:	4608      	mov	r0, r1
 80054c4:	4611      	mov	r1, r2
 80054c6:	2200      	movs	r2, #0
 80054c8:	602a      	str	r2, [r5, #0]
 80054ca:	461a      	mov	r2, r3
 80054cc:	f7fb fbd1 	bl	8000c72 <_write>
 80054d0:	1c43      	adds	r3, r0, #1
 80054d2:	d102      	bne.n	80054da <_write_r+0x1e>
 80054d4:	682b      	ldr	r3, [r5, #0]
 80054d6:	b103      	cbz	r3, 80054da <_write_r+0x1e>
 80054d8:	6023      	str	r3, [r4, #0]
 80054da:	bd38      	pop	{r3, r4, r5, pc}
 80054dc:	2000425c 	.word	0x2000425c

080054e0 <__errno>:
 80054e0:	4b01      	ldr	r3, [pc, #4]	; (80054e8 <__errno+0x8>)
 80054e2:	6818      	ldr	r0, [r3, #0]
 80054e4:	4770      	bx	lr
 80054e6:	bf00      	nop
 80054e8:	20000068 	.word	0x20000068

080054ec <__libc_init_array>:
 80054ec:	b570      	push	{r4, r5, r6, lr}
 80054ee:	4d0d      	ldr	r5, [pc, #52]	; (8005524 <__libc_init_array+0x38>)
 80054f0:	4c0d      	ldr	r4, [pc, #52]	; (8005528 <__libc_init_array+0x3c>)
 80054f2:	1b64      	subs	r4, r4, r5
 80054f4:	10a4      	asrs	r4, r4, #2
 80054f6:	2600      	movs	r6, #0
 80054f8:	42a6      	cmp	r6, r4
 80054fa:	d109      	bne.n	8005510 <__libc_init_array+0x24>
 80054fc:	4d0b      	ldr	r5, [pc, #44]	; (800552c <__libc_init_array+0x40>)
 80054fe:	4c0c      	ldr	r4, [pc, #48]	; (8005530 <__libc_init_array+0x44>)
 8005500:	f000 fdcc 	bl	800609c <_init>
 8005504:	1b64      	subs	r4, r4, r5
 8005506:	10a4      	asrs	r4, r4, #2
 8005508:	2600      	movs	r6, #0
 800550a:	42a6      	cmp	r6, r4
 800550c:	d105      	bne.n	800551a <__libc_init_array+0x2e>
 800550e:	bd70      	pop	{r4, r5, r6, pc}
 8005510:	f855 3b04 	ldr.w	r3, [r5], #4
 8005514:	4798      	blx	r3
 8005516:	3601      	adds	r6, #1
 8005518:	e7ee      	b.n	80054f8 <__libc_init_array+0xc>
 800551a:	f855 3b04 	ldr.w	r3, [r5], #4
 800551e:	4798      	blx	r3
 8005520:	3601      	adds	r6, #1
 8005522:	e7f2      	b.n	800550a <__libc_init_array+0x1e>
 8005524:	0800619c 	.word	0x0800619c
 8005528:	0800619c 	.word	0x0800619c
 800552c:	0800619c 	.word	0x0800619c
 8005530:	080061a0 	.word	0x080061a0

08005534 <__retarget_lock_acquire_recursive>:
 8005534:	4770      	bx	lr

08005536 <__retarget_lock_release_recursive>:
 8005536:	4770      	bx	lr

08005538 <memcpy>:
 8005538:	440a      	add	r2, r1
 800553a:	4291      	cmp	r1, r2
 800553c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005540:	d100      	bne.n	8005544 <memcpy+0xc>
 8005542:	4770      	bx	lr
 8005544:	b510      	push	{r4, lr}
 8005546:	f811 4b01 	ldrb.w	r4, [r1], #1
 800554a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800554e:	4291      	cmp	r1, r2
 8005550:	d1f9      	bne.n	8005546 <memcpy+0xe>
 8005552:	bd10      	pop	{r4, pc}

08005554 <_free_r>:
 8005554:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005556:	2900      	cmp	r1, #0
 8005558:	d044      	beq.n	80055e4 <_free_r+0x90>
 800555a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800555e:	9001      	str	r0, [sp, #4]
 8005560:	2b00      	cmp	r3, #0
 8005562:	f1a1 0404 	sub.w	r4, r1, #4
 8005566:	bfb8      	it	lt
 8005568:	18e4      	addlt	r4, r4, r3
 800556a:	f000 f8df 	bl	800572c <__malloc_lock>
 800556e:	4a1e      	ldr	r2, [pc, #120]	; (80055e8 <_free_r+0x94>)
 8005570:	9801      	ldr	r0, [sp, #4]
 8005572:	6813      	ldr	r3, [r2, #0]
 8005574:	b933      	cbnz	r3, 8005584 <_free_r+0x30>
 8005576:	6063      	str	r3, [r4, #4]
 8005578:	6014      	str	r4, [r2, #0]
 800557a:	b003      	add	sp, #12
 800557c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005580:	f000 b8da 	b.w	8005738 <__malloc_unlock>
 8005584:	42a3      	cmp	r3, r4
 8005586:	d908      	bls.n	800559a <_free_r+0x46>
 8005588:	6825      	ldr	r5, [r4, #0]
 800558a:	1961      	adds	r1, r4, r5
 800558c:	428b      	cmp	r3, r1
 800558e:	bf01      	itttt	eq
 8005590:	6819      	ldreq	r1, [r3, #0]
 8005592:	685b      	ldreq	r3, [r3, #4]
 8005594:	1949      	addeq	r1, r1, r5
 8005596:	6021      	streq	r1, [r4, #0]
 8005598:	e7ed      	b.n	8005576 <_free_r+0x22>
 800559a:	461a      	mov	r2, r3
 800559c:	685b      	ldr	r3, [r3, #4]
 800559e:	b10b      	cbz	r3, 80055a4 <_free_r+0x50>
 80055a0:	42a3      	cmp	r3, r4
 80055a2:	d9fa      	bls.n	800559a <_free_r+0x46>
 80055a4:	6811      	ldr	r1, [r2, #0]
 80055a6:	1855      	adds	r5, r2, r1
 80055a8:	42a5      	cmp	r5, r4
 80055aa:	d10b      	bne.n	80055c4 <_free_r+0x70>
 80055ac:	6824      	ldr	r4, [r4, #0]
 80055ae:	4421      	add	r1, r4
 80055b0:	1854      	adds	r4, r2, r1
 80055b2:	42a3      	cmp	r3, r4
 80055b4:	6011      	str	r1, [r2, #0]
 80055b6:	d1e0      	bne.n	800557a <_free_r+0x26>
 80055b8:	681c      	ldr	r4, [r3, #0]
 80055ba:	685b      	ldr	r3, [r3, #4]
 80055bc:	6053      	str	r3, [r2, #4]
 80055be:	440c      	add	r4, r1
 80055c0:	6014      	str	r4, [r2, #0]
 80055c2:	e7da      	b.n	800557a <_free_r+0x26>
 80055c4:	d902      	bls.n	80055cc <_free_r+0x78>
 80055c6:	230c      	movs	r3, #12
 80055c8:	6003      	str	r3, [r0, #0]
 80055ca:	e7d6      	b.n	800557a <_free_r+0x26>
 80055cc:	6825      	ldr	r5, [r4, #0]
 80055ce:	1961      	adds	r1, r4, r5
 80055d0:	428b      	cmp	r3, r1
 80055d2:	bf04      	itt	eq
 80055d4:	6819      	ldreq	r1, [r3, #0]
 80055d6:	685b      	ldreq	r3, [r3, #4]
 80055d8:	6063      	str	r3, [r4, #4]
 80055da:	bf04      	itt	eq
 80055dc:	1949      	addeq	r1, r1, r5
 80055de:	6021      	streq	r1, [r4, #0]
 80055e0:	6054      	str	r4, [r2, #4]
 80055e2:	e7ca      	b.n	800557a <_free_r+0x26>
 80055e4:	b003      	add	sp, #12
 80055e6:	bd30      	pop	{r4, r5, pc}
 80055e8:	20004264 	.word	0x20004264

080055ec <sbrk_aligned>:
 80055ec:	b570      	push	{r4, r5, r6, lr}
 80055ee:	4e0e      	ldr	r6, [pc, #56]	; (8005628 <sbrk_aligned+0x3c>)
 80055f0:	460c      	mov	r4, r1
 80055f2:	6831      	ldr	r1, [r6, #0]
 80055f4:	4605      	mov	r5, r0
 80055f6:	b911      	cbnz	r1, 80055fe <sbrk_aligned+0x12>
 80055f8:	f000 fcbc 	bl	8005f74 <_sbrk_r>
 80055fc:	6030      	str	r0, [r6, #0]
 80055fe:	4621      	mov	r1, r4
 8005600:	4628      	mov	r0, r5
 8005602:	f000 fcb7 	bl	8005f74 <_sbrk_r>
 8005606:	1c43      	adds	r3, r0, #1
 8005608:	d00a      	beq.n	8005620 <sbrk_aligned+0x34>
 800560a:	1cc4      	adds	r4, r0, #3
 800560c:	f024 0403 	bic.w	r4, r4, #3
 8005610:	42a0      	cmp	r0, r4
 8005612:	d007      	beq.n	8005624 <sbrk_aligned+0x38>
 8005614:	1a21      	subs	r1, r4, r0
 8005616:	4628      	mov	r0, r5
 8005618:	f000 fcac 	bl	8005f74 <_sbrk_r>
 800561c:	3001      	adds	r0, #1
 800561e:	d101      	bne.n	8005624 <sbrk_aligned+0x38>
 8005620:	f04f 34ff 	mov.w	r4, #4294967295
 8005624:	4620      	mov	r0, r4
 8005626:	bd70      	pop	{r4, r5, r6, pc}
 8005628:	20004268 	.word	0x20004268

0800562c <_malloc_r>:
 800562c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005630:	1ccd      	adds	r5, r1, #3
 8005632:	f025 0503 	bic.w	r5, r5, #3
 8005636:	3508      	adds	r5, #8
 8005638:	2d0c      	cmp	r5, #12
 800563a:	bf38      	it	cc
 800563c:	250c      	movcc	r5, #12
 800563e:	2d00      	cmp	r5, #0
 8005640:	4607      	mov	r7, r0
 8005642:	db01      	blt.n	8005648 <_malloc_r+0x1c>
 8005644:	42a9      	cmp	r1, r5
 8005646:	d905      	bls.n	8005654 <_malloc_r+0x28>
 8005648:	230c      	movs	r3, #12
 800564a:	603b      	str	r3, [r7, #0]
 800564c:	2600      	movs	r6, #0
 800564e:	4630      	mov	r0, r6
 8005650:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005654:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005728 <_malloc_r+0xfc>
 8005658:	f000 f868 	bl	800572c <__malloc_lock>
 800565c:	f8d8 3000 	ldr.w	r3, [r8]
 8005660:	461c      	mov	r4, r3
 8005662:	bb5c      	cbnz	r4, 80056bc <_malloc_r+0x90>
 8005664:	4629      	mov	r1, r5
 8005666:	4638      	mov	r0, r7
 8005668:	f7ff ffc0 	bl	80055ec <sbrk_aligned>
 800566c:	1c43      	adds	r3, r0, #1
 800566e:	4604      	mov	r4, r0
 8005670:	d155      	bne.n	800571e <_malloc_r+0xf2>
 8005672:	f8d8 4000 	ldr.w	r4, [r8]
 8005676:	4626      	mov	r6, r4
 8005678:	2e00      	cmp	r6, #0
 800567a:	d145      	bne.n	8005708 <_malloc_r+0xdc>
 800567c:	2c00      	cmp	r4, #0
 800567e:	d048      	beq.n	8005712 <_malloc_r+0xe6>
 8005680:	6823      	ldr	r3, [r4, #0]
 8005682:	4631      	mov	r1, r6
 8005684:	4638      	mov	r0, r7
 8005686:	eb04 0903 	add.w	r9, r4, r3
 800568a:	f000 fc73 	bl	8005f74 <_sbrk_r>
 800568e:	4581      	cmp	r9, r0
 8005690:	d13f      	bne.n	8005712 <_malloc_r+0xe6>
 8005692:	6821      	ldr	r1, [r4, #0]
 8005694:	1a6d      	subs	r5, r5, r1
 8005696:	4629      	mov	r1, r5
 8005698:	4638      	mov	r0, r7
 800569a:	f7ff ffa7 	bl	80055ec <sbrk_aligned>
 800569e:	3001      	adds	r0, #1
 80056a0:	d037      	beq.n	8005712 <_malloc_r+0xe6>
 80056a2:	6823      	ldr	r3, [r4, #0]
 80056a4:	442b      	add	r3, r5
 80056a6:	6023      	str	r3, [r4, #0]
 80056a8:	f8d8 3000 	ldr.w	r3, [r8]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d038      	beq.n	8005722 <_malloc_r+0xf6>
 80056b0:	685a      	ldr	r2, [r3, #4]
 80056b2:	42a2      	cmp	r2, r4
 80056b4:	d12b      	bne.n	800570e <_malloc_r+0xe2>
 80056b6:	2200      	movs	r2, #0
 80056b8:	605a      	str	r2, [r3, #4]
 80056ba:	e00f      	b.n	80056dc <_malloc_r+0xb0>
 80056bc:	6822      	ldr	r2, [r4, #0]
 80056be:	1b52      	subs	r2, r2, r5
 80056c0:	d41f      	bmi.n	8005702 <_malloc_r+0xd6>
 80056c2:	2a0b      	cmp	r2, #11
 80056c4:	d917      	bls.n	80056f6 <_malloc_r+0xca>
 80056c6:	1961      	adds	r1, r4, r5
 80056c8:	42a3      	cmp	r3, r4
 80056ca:	6025      	str	r5, [r4, #0]
 80056cc:	bf18      	it	ne
 80056ce:	6059      	strne	r1, [r3, #4]
 80056d0:	6863      	ldr	r3, [r4, #4]
 80056d2:	bf08      	it	eq
 80056d4:	f8c8 1000 	streq.w	r1, [r8]
 80056d8:	5162      	str	r2, [r4, r5]
 80056da:	604b      	str	r3, [r1, #4]
 80056dc:	4638      	mov	r0, r7
 80056de:	f104 060b 	add.w	r6, r4, #11
 80056e2:	f000 f829 	bl	8005738 <__malloc_unlock>
 80056e6:	f026 0607 	bic.w	r6, r6, #7
 80056ea:	1d23      	adds	r3, r4, #4
 80056ec:	1af2      	subs	r2, r6, r3
 80056ee:	d0ae      	beq.n	800564e <_malloc_r+0x22>
 80056f0:	1b9b      	subs	r3, r3, r6
 80056f2:	50a3      	str	r3, [r4, r2]
 80056f4:	e7ab      	b.n	800564e <_malloc_r+0x22>
 80056f6:	42a3      	cmp	r3, r4
 80056f8:	6862      	ldr	r2, [r4, #4]
 80056fa:	d1dd      	bne.n	80056b8 <_malloc_r+0x8c>
 80056fc:	f8c8 2000 	str.w	r2, [r8]
 8005700:	e7ec      	b.n	80056dc <_malloc_r+0xb0>
 8005702:	4623      	mov	r3, r4
 8005704:	6864      	ldr	r4, [r4, #4]
 8005706:	e7ac      	b.n	8005662 <_malloc_r+0x36>
 8005708:	4634      	mov	r4, r6
 800570a:	6876      	ldr	r6, [r6, #4]
 800570c:	e7b4      	b.n	8005678 <_malloc_r+0x4c>
 800570e:	4613      	mov	r3, r2
 8005710:	e7cc      	b.n	80056ac <_malloc_r+0x80>
 8005712:	230c      	movs	r3, #12
 8005714:	603b      	str	r3, [r7, #0]
 8005716:	4638      	mov	r0, r7
 8005718:	f000 f80e 	bl	8005738 <__malloc_unlock>
 800571c:	e797      	b.n	800564e <_malloc_r+0x22>
 800571e:	6025      	str	r5, [r4, #0]
 8005720:	e7dc      	b.n	80056dc <_malloc_r+0xb0>
 8005722:	605b      	str	r3, [r3, #4]
 8005724:	deff      	udf	#255	; 0xff
 8005726:	bf00      	nop
 8005728:	20004264 	.word	0x20004264

0800572c <__malloc_lock>:
 800572c:	4801      	ldr	r0, [pc, #4]	; (8005734 <__malloc_lock+0x8>)
 800572e:	f7ff bf01 	b.w	8005534 <__retarget_lock_acquire_recursive>
 8005732:	bf00      	nop
 8005734:	20004260 	.word	0x20004260

08005738 <__malloc_unlock>:
 8005738:	4801      	ldr	r0, [pc, #4]	; (8005740 <__malloc_unlock+0x8>)
 800573a:	f7ff befc 	b.w	8005536 <__retarget_lock_release_recursive>
 800573e:	bf00      	nop
 8005740:	20004260 	.word	0x20004260

08005744 <__sfputc_r>:
 8005744:	6893      	ldr	r3, [r2, #8]
 8005746:	3b01      	subs	r3, #1
 8005748:	2b00      	cmp	r3, #0
 800574a:	b410      	push	{r4}
 800574c:	6093      	str	r3, [r2, #8]
 800574e:	da08      	bge.n	8005762 <__sfputc_r+0x1e>
 8005750:	6994      	ldr	r4, [r2, #24]
 8005752:	42a3      	cmp	r3, r4
 8005754:	db01      	blt.n	800575a <__sfputc_r+0x16>
 8005756:	290a      	cmp	r1, #10
 8005758:	d103      	bne.n	8005762 <__sfputc_r+0x1e>
 800575a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800575e:	f000 bb73 	b.w	8005e48 <__swbuf_r>
 8005762:	6813      	ldr	r3, [r2, #0]
 8005764:	1c58      	adds	r0, r3, #1
 8005766:	6010      	str	r0, [r2, #0]
 8005768:	7019      	strb	r1, [r3, #0]
 800576a:	4608      	mov	r0, r1
 800576c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005770:	4770      	bx	lr

08005772 <__sfputs_r>:
 8005772:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005774:	4606      	mov	r6, r0
 8005776:	460f      	mov	r7, r1
 8005778:	4614      	mov	r4, r2
 800577a:	18d5      	adds	r5, r2, r3
 800577c:	42ac      	cmp	r4, r5
 800577e:	d101      	bne.n	8005784 <__sfputs_r+0x12>
 8005780:	2000      	movs	r0, #0
 8005782:	e007      	b.n	8005794 <__sfputs_r+0x22>
 8005784:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005788:	463a      	mov	r2, r7
 800578a:	4630      	mov	r0, r6
 800578c:	f7ff ffda 	bl	8005744 <__sfputc_r>
 8005790:	1c43      	adds	r3, r0, #1
 8005792:	d1f3      	bne.n	800577c <__sfputs_r+0xa>
 8005794:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005798 <_vfiprintf_r>:
 8005798:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800579c:	460d      	mov	r5, r1
 800579e:	b09d      	sub	sp, #116	; 0x74
 80057a0:	4614      	mov	r4, r2
 80057a2:	4698      	mov	r8, r3
 80057a4:	4606      	mov	r6, r0
 80057a6:	b118      	cbz	r0, 80057b0 <_vfiprintf_r+0x18>
 80057a8:	6a03      	ldr	r3, [r0, #32]
 80057aa:	b90b      	cbnz	r3, 80057b0 <_vfiprintf_r+0x18>
 80057ac:	f7ff fd68 	bl	8005280 <__sinit>
 80057b0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80057b2:	07d9      	lsls	r1, r3, #31
 80057b4:	d405      	bmi.n	80057c2 <_vfiprintf_r+0x2a>
 80057b6:	89ab      	ldrh	r3, [r5, #12]
 80057b8:	059a      	lsls	r2, r3, #22
 80057ba:	d402      	bmi.n	80057c2 <_vfiprintf_r+0x2a>
 80057bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80057be:	f7ff feb9 	bl	8005534 <__retarget_lock_acquire_recursive>
 80057c2:	89ab      	ldrh	r3, [r5, #12]
 80057c4:	071b      	lsls	r3, r3, #28
 80057c6:	d501      	bpl.n	80057cc <_vfiprintf_r+0x34>
 80057c8:	692b      	ldr	r3, [r5, #16]
 80057ca:	b99b      	cbnz	r3, 80057f4 <_vfiprintf_r+0x5c>
 80057cc:	4629      	mov	r1, r5
 80057ce:	4630      	mov	r0, r6
 80057d0:	f000 fb78 	bl	8005ec4 <__swsetup_r>
 80057d4:	b170      	cbz	r0, 80057f4 <_vfiprintf_r+0x5c>
 80057d6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80057d8:	07dc      	lsls	r4, r3, #31
 80057da:	d504      	bpl.n	80057e6 <_vfiprintf_r+0x4e>
 80057dc:	f04f 30ff 	mov.w	r0, #4294967295
 80057e0:	b01d      	add	sp, #116	; 0x74
 80057e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057e6:	89ab      	ldrh	r3, [r5, #12]
 80057e8:	0598      	lsls	r0, r3, #22
 80057ea:	d4f7      	bmi.n	80057dc <_vfiprintf_r+0x44>
 80057ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80057ee:	f7ff fea2 	bl	8005536 <__retarget_lock_release_recursive>
 80057f2:	e7f3      	b.n	80057dc <_vfiprintf_r+0x44>
 80057f4:	2300      	movs	r3, #0
 80057f6:	9309      	str	r3, [sp, #36]	; 0x24
 80057f8:	2320      	movs	r3, #32
 80057fa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80057fe:	f8cd 800c 	str.w	r8, [sp, #12]
 8005802:	2330      	movs	r3, #48	; 0x30
 8005804:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80059b8 <_vfiprintf_r+0x220>
 8005808:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800580c:	f04f 0901 	mov.w	r9, #1
 8005810:	4623      	mov	r3, r4
 8005812:	469a      	mov	sl, r3
 8005814:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005818:	b10a      	cbz	r2, 800581e <_vfiprintf_r+0x86>
 800581a:	2a25      	cmp	r2, #37	; 0x25
 800581c:	d1f9      	bne.n	8005812 <_vfiprintf_r+0x7a>
 800581e:	ebba 0b04 	subs.w	fp, sl, r4
 8005822:	d00b      	beq.n	800583c <_vfiprintf_r+0xa4>
 8005824:	465b      	mov	r3, fp
 8005826:	4622      	mov	r2, r4
 8005828:	4629      	mov	r1, r5
 800582a:	4630      	mov	r0, r6
 800582c:	f7ff ffa1 	bl	8005772 <__sfputs_r>
 8005830:	3001      	adds	r0, #1
 8005832:	f000 80a9 	beq.w	8005988 <_vfiprintf_r+0x1f0>
 8005836:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005838:	445a      	add	r2, fp
 800583a:	9209      	str	r2, [sp, #36]	; 0x24
 800583c:	f89a 3000 	ldrb.w	r3, [sl]
 8005840:	2b00      	cmp	r3, #0
 8005842:	f000 80a1 	beq.w	8005988 <_vfiprintf_r+0x1f0>
 8005846:	2300      	movs	r3, #0
 8005848:	f04f 32ff 	mov.w	r2, #4294967295
 800584c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005850:	f10a 0a01 	add.w	sl, sl, #1
 8005854:	9304      	str	r3, [sp, #16]
 8005856:	9307      	str	r3, [sp, #28]
 8005858:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800585c:	931a      	str	r3, [sp, #104]	; 0x68
 800585e:	4654      	mov	r4, sl
 8005860:	2205      	movs	r2, #5
 8005862:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005866:	4854      	ldr	r0, [pc, #336]	; (80059b8 <_vfiprintf_r+0x220>)
 8005868:	f7fa fcba 	bl	80001e0 <memchr>
 800586c:	9a04      	ldr	r2, [sp, #16]
 800586e:	b9d8      	cbnz	r0, 80058a8 <_vfiprintf_r+0x110>
 8005870:	06d1      	lsls	r1, r2, #27
 8005872:	bf44      	itt	mi
 8005874:	2320      	movmi	r3, #32
 8005876:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800587a:	0713      	lsls	r3, r2, #28
 800587c:	bf44      	itt	mi
 800587e:	232b      	movmi	r3, #43	; 0x2b
 8005880:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005884:	f89a 3000 	ldrb.w	r3, [sl]
 8005888:	2b2a      	cmp	r3, #42	; 0x2a
 800588a:	d015      	beq.n	80058b8 <_vfiprintf_r+0x120>
 800588c:	9a07      	ldr	r2, [sp, #28]
 800588e:	4654      	mov	r4, sl
 8005890:	2000      	movs	r0, #0
 8005892:	f04f 0c0a 	mov.w	ip, #10
 8005896:	4621      	mov	r1, r4
 8005898:	f811 3b01 	ldrb.w	r3, [r1], #1
 800589c:	3b30      	subs	r3, #48	; 0x30
 800589e:	2b09      	cmp	r3, #9
 80058a0:	d94d      	bls.n	800593e <_vfiprintf_r+0x1a6>
 80058a2:	b1b0      	cbz	r0, 80058d2 <_vfiprintf_r+0x13a>
 80058a4:	9207      	str	r2, [sp, #28]
 80058a6:	e014      	b.n	80058d2 <_vfiprintf_r+0x13a>
 80058a8:	eba0 0308 	sub.w	r3, r0, r8
 80058ac:	fa09 f303 	lsl.w	r3, r9, r3
 80058b0:	4313      	orrs	r3, r2
 80058b2:	9304      	str	r3, [sp, #16]
 80058b4:	46a2      	mov	sl, r4
 80058b6:	e7d2      	b.n	800585e <_vfiprintf_r+0xc6>
 80058b8:	9b03      	ldr	r3, [sp, #12]
 80058ba:	1d19      	adds	r1, r3, #4
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	9103      	str	r1, [sp, #12]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	bfbb      	ittet	lt
 80058c4:	425b      	neglt	r3, r3
 80058c6:	f042 0202 	orrlt.w	r2, r2, #2
 80058ca:	9307      	strge	r3, [sp, #28]
 80058cc:	9307      	strlt	r3, [sp, #28]
 80058ce:	bfb8      	it	lt
 80058d0:	9204      	strlt	r2, [sp, #16]
 80058d2:	7823      	ldrb	r3, [r4, #0]
 80058d4:	2b2e      	cmp	r3, #46	; 0x2e
 80058d6:	d10c      	bne.n	80058f2 <_vfiprintf_r+0x15a>
 80058d8:	7863      	ldrb	r3, [r4, #1]
 80058da:	2b2a      	cmp	r3, #42	; 0x2a
 80058dc:	d134      	bne.n	8005948 <_vfiprintf_r+0x1b0>
 80058de:	9b03      	ldr	r3, [sp, #12]
 80058e0:	1d1a      	adds	r2, r3, #4
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	9203      	str	r2, [sp, #12]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	bfb8      	it	lt
 80058ea:	f04f 33ff 	movlt.w	r3, #4294967295
 80058ee:	3402      	adds	r4, #2
 80058f0:	9305      	str	r3, [sp, #20]
 80058f2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80059c8 <_vfiprintf_r+0x230>
 80058f6:	7821      	ldrb	r1, [r4, #0]
 80058f8:	2203      	movs	r2, #3
 80058fa:	4650      	mov	r0, sl
 80058fc:	f7fa fc70 	bl	80001e0 <memchr>
 8005900:	b138      	cbz	r0, 8005912 <_vfiprintf_r+0x17a>
 8005902:	9b04      	ldr	r3, [sp, #16]
 8005904:	eba0 000a 	sub.w	r0, r0, sl
 8005908:	2240      	movs	r2, #64	; 0x40
 800590a:	4082      	lsls	r2, r0
 800590c:	4313      	orrs	r3, r2
 800590e:	3401      	adds	r4, #1
 8005910:	9304      	str	r3, [sp, #16]
 8005912:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005916:	4829      	ldr	r0, [pc, #164]	; (80059bc <_vfiprintf_r+0x224>)
 8005918:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800591c:	2206      	movs	r2, #6
 800591e:	f7fa fc5f 	bl	80001e0 <memchr>
 8005922:	2800      	cmp	r0, #0
 8005924:	d03f      	beq.n	80059a6 <_vfiprintf_r+0x20e>
 8005926:	4b26      	ldr	r3, [pc, #152]	; (80059c0 <_vfiprintf_r+0x228>)
 8005928:	bb1b      	cbnz	r3, 8005972 <_vfiprintf_r+0x1da>
 800592a:	9b03      	ldr	r3, [sp, #12]
 800592c:	3307      	adds	r3, #7
 800592e:	f023 0307 	bic.w	r3, r3, #7
 8005932:	3308      	adds	r3, #8
 8005934:	9303      	str	r3, [sp, #12]
 8005936:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005938:	443b      	add	r3, r7
 800593a:	9309      	str	r3, [sp, #36]	; 0x24
 800593c:	e768      	b.n	8005810 <_vfiprintf_r+0x78>
 800593e:	fb0c 3202 	mla	r2, ip, r2, r3
 8005942:	460c      	mov	r4, r1
 8005944:	2001      	movs	r0, #1
 8005946:	e7a6      	b.n	8005896 <_vfiprintf_r+0xfe>
 8005948:	2300      	movs	r3, #0
 800594a:	3401      	adds	r4, #1
 800594c:	9305      	str	r3, [sp, #20]
 800594e:	4619      	mov	r1, r3
 8005950:	f04f 0c0a 	mov.w	ip, #10
 8005954:	4620      	mov	r0, r4
 8005956:	f810 2b01 	ldrb.w	r2, [r0], #1
 800595a:	3a30      	subs	r2, #48	; 0x30
 800595c:	2a09      	cmp	r2, #9
 800595e:	d903      	bls.n	8005968 <_vfiprintf_r+0x1d0>
 8005960:	2b00      	cmp	r3, #0
 8005962:	d0c6      	beq.n	80058f2 <_vfiprintf_r+0x15a>
 8005964:	9105      	str	r1, [sp, #20]
 8005966:	e7c4      	b.n	80058f2 <_vfiprintf_r+0x15a>
 8005968:	fb0c 2101 	mla	r1, ip, r1, r2
 800596c:	4604      	mov	r4, r0
 800596e:	2301      	movs	r3, #1
 8005970:	e7f0      	b.n	8005954 <_vfiprintf_r+0x1bc>
 8005972:	ab03      	add	r3, sp, #12
 8005974:	9300      	str	r3, [sp, #0]
 8005976:	462a      	mov	r2, r5
 8005978:	4b12      	ldr	r3, [pc, #72]	; (80059c4 <_vfiprintf_r+0x22c>)
 800597a:	a904      	add	r1, sp, #16
 800597c:	4630      	mov	r0, r6
 800597e:	f3af 8000 	nop.w
 8005982:	4607      	mov	r7, r0
 8005984:	1c78      	adds	r0, r7, #1
 8005986:	d1d6      	bne.n	8005936 <_vfiprintf_r+0x19e>
 8005988:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800598a:	07d9      	lsls	r1, r3, #31
 800598c:	d405      	bmi.n	800599a <_vfiprintf_r+0x202>
 800598e:	89ab      	ldrh	r3, [r5, #12]
 8005990:	059a      	lsls	r2, r3, #22
 8005992:	d402      	bmi.n	800599a <_vfiprintf_r+0x202>
 8005994:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005996:	f7ff fdce 	bl	8005536 <__retarget_lock_release_recursive>
 800599a:	89ab      	ldrh	r3, [r5, #12]
 800599c:	065b      	lsls	r3, r3, #25
 800599e:	f53f af1d 	bmi.w	80057dc <_vfiprintf_r+0x44>
 80059a2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80059a4:	e71c      	b.n	80057e0 <_vfiprintf_r+0x48>
 80059a6:	ab03      	add	r3, sp, #12
 80059a8:	9300      	str	r3, [sp, #0]
 80059aa:	462a      	mov	r2, r5
 80059ac:	4b05      	ldr	r3, [pc, #20]	; (80059c4 <_vfiprintf_r+0x22c>)
 80059ae:	a904      	add	r1, sp, #16
 80059b0:	4630      	mov	r0, r6
 80059b2:	f000 f879 	bl	8005aa8 <_printf_i>
 80059b6:	e7e4      	b.n	8005982 <_vfiprintf_r+0x1ea>
 80059b8:	08006160 	.word	0x08006160
 80059bc:	0800616a 	.word	0x0800616a
 80059c0:	00000000 	.word	0x00000000
 80059c4:	08005773 	.word	0x08005773
 80059c8:	08006166 	.word	0x08006166

080059cc <_printf_common>:
 80059cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80059d0:	4616      	mov	r6, r2
 80059d2:	4699      	mov	r9, r3
 80059d4:	688a      	ldr	r2, [r1, #8]
 80059d6:	690b      	ldr	r3, [r1, #16]
 80059d8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80059dc:	4293      	cmp	r3, r2
 80059de:	bfb8      	it	lt
 80059e0:	4613      	movlt	r3, r2
 80059e2:	6033      	str	r3, [r6, #0]
 80059e4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80059e8:	4607      	mov	r7, r0
 80059ea:	460c      	mov	r4, r1
 80059ec:	b10a      	cbz	r2, 80059f2 <_printf_common+0x26>
 80059ee:	3301      	adds	r3, #1
 80059f0:	6033      	str	r3, [r6, #0]
 80059f2:	6823      	ldr	r3, [r4, #0]
 80059f4:	0699      	lsls	r1, r3, #26
 80059f6:	bf42      	ittt	mi
 80059f8:	6833      	ldrmi	r3, [r6, #0]
 80059fa:	3302      	addmi	r3, #2
 80059fc:	6033      	strmi	r3, [r6, #0]
 80059fe:	6825      	ldr	r5, [r4, #0]
 8005a00:	f015 0506 	ands.w	r5, r5, #6
 8005a04:	d106      	bne.n	8005a14 <_printf_common+0x48>
 8005a06:	f104 0a19 	add.w	sl, r4, #25
 8005a0a:	68e3      	ldr	r3, [r4, #12]
 8005a0c:	6832      	ldr	r2, [r6, #0]
 8005a0e:	1a9b      	subs	r3, r3, r2
 8005a10:	42ab      	cmp	r3, r5
 8005a12:	dc26      	bgt.n	8005a62 <_printf_common+0x96>
 8005a14:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005a18:	1e13      	subs	r3, r2, #0
 8005a1a:	6822      	ldr	r2, [r4, #0]
 8005a1c:	bf18      	it	ne
 8005a1e:	2301      	movne	r3, #1
 8005a20:	0692      	lsls	r2, r2, #26
 8005a22:	d42b      	bmi.n	8005a7c <_printf_common+0xb0>
 8005a24:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005a28:	4649      	mov	r1, r9
 8005a2a:	4638      	mov	r0, r7
 8005a2c:	47c0      	blx	r8
 8005a2e:	3001      	adds	r0, #1
 8005a30:	d01e      	beq.n	8005a70 <_printf_common+0xa4>
 8005a32:	6823      	ldr	r3, [r4, #0]
 8005a34:	6922      	ldr	r2, [r4, #16]
 8005a36:	f003 0306 	and.w	r3, r3, #6
 8005a3a:	2b04      	cmp	r3, #4
 8005a3c:	bf02      	ittt	eq
 8005a3e:	68e5      	ldreq	r5, [r4, #12]
 8005a40:	6833      	ldreq	r3, [r6, #0]
 8005a42:	1aed      	subeq	r5, r5, r3
 8005a44:	68a3      	ldr	r3, [r4, #8]
 8005a46:	bf0c      	ite	eq
 8005a48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005a4c:	2500      	movne	r5, #0
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	bfc4      	itt	gt
 8005a52:	1a9b      	subgt	r3, r3, r2
 8005a54:	18ed      	addgt	r5, r5, r3
 8005a56:	2600      	movs	r6, #0
 8005a58:	341a      	adds	r4, #26
 8005a5a:	42b5      	cmp	r5, r6
 8005a5c:	d11a      	bne.n	8005a94 <_printf_common+0xc8>
 8005a5e:	2000      	movs	r0, #0
 8005a60:	e008      	b.n	8005a74 <_printf_common+0xa8>
 8005a62:	2301      	movs	r3, #1
 8005a64:	4652      	mov	r2, sl
 8005a66:	4649      	mov	r1, r9
 8005a68:	4638      	mov	r0, r7
 8005a6a:	47c0      	blx	r8
 8005a6c:	3001      	adds	r0, #1
 8005a6e:	d103      	bne.n	8005a78 <_printf_common+0xac>
 8005a70:	f04f 30ff 	mov.w	r0, #4294967295
 8005a74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a78:	3501      	adds	r5, #1
 8005a7a:	e7c6      	b.n	8005a0a <_printf_common+0x3e>
 8005a7c:	18e1      	adds	r1, r4, r3
 8005a7e:	1c5a      	adds	r2, r3, #1
 8005a80:	2030      	movs	r0, #48	; 0x30
 8005a82:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005a86:	4422      	add	r2, r4
 8005a88:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005a8c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005a90:	3302      	adds	r3, #2
 8005a92:	e7c7      	b.n	8005a24 <_printf_common+0x58>
 8005a94:	2301      	movs	r3, #1
 8005a96:	4622      	mov	r2, r4
 8005a98:	4649      	mov	r1, r9
 8005a9a:	4638      	mov	r0, r7
 8005a9c:	47c0      	blx	r8
 8005a9e:	3001      	adds	r0, #1
 8005aa0:	d0e6      	beq.n	8005a70 <_printf_common+0xa4>
 8005aa2:	3601      	adds	r6, #1
 8005aa4:	e7d9      	b.n	8005a5a <_printf_common+0x8e>
	...

08005aa8 <_printf_i>:
 8005aa8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005aac:	7e0f      	ldrb	r7, [r1, #24]
 8005aae:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005ab0:	2f78      	cmp	r7, #120	; 0x78
 8005ab2:	4691      	mov	r9, r2
 8005ab4:	4680      	mov	r8, r0
 8005ab6:	460c      	mov	r4, r1
 8005ab8:	469a      	mov	sl, r3
 8005aba:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005abe:	d807      	bhi.n	8005ad0 <_printf_i+0x28>
 8005ac0:	2f62      	cmp	r7, #98	; 0x62
 8005ac2:	d80a      	bhi.n	8005ada <_printf_i+0x32>
 8005ac4:	2f00      	cmp	r7, #0
 8005ac6:	f000 80d4 	beq.w	8005c72 <_printf_i+0x1ca>
 8005aca:	2f58      	cmp	r7, #88	; 0x58
 8005acc:	f000 80c0 	beq.w	8005c50 <_printf_i+0x1a8>
 8005ad0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005ad4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005ad8:	e03a      	b.n	8005b50 <_printf_i+0xa8>
 8005ada:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005ade:	2b15      	cmp	r3, #21
 8005ae0:	d8f6      	bhi.n	8005ad0 <_printf_i+0x28>
 8005ae2:	a101      	add	r1, pc, #4	; (adr r1, 8005ae8 <_printf_i+0x40>)
 8005ae4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005ae8:	08005b41 	.word	0x08005b41
 8005aec:	08005b55 	.word	0x08005b55
 8005af0:	08005ad1 	.word	0x08005ad1
 8005af4:	08005ad1 	.word	0x08005ad1
 8005af8:	08005ad1 	.word	0x08005ad1
 8005afc:	08005ad1 	.word	0x08005ad1
 8005b00:	08005b55 	.word	0x08005b55
 8005b04:	08005ad1 	.word	0x08005ad1
 8005b08:	08005ad1 	.word	0x08005ad1
 8005b0c:	08005ad1 	.word	0x08005ad1
 8005b10:	08005ad1 	.word	0x08005ad1
 8005b14:	08005c59 	.word	0x08005c59
 8005b18:	08005b81 	.word	0x08005b81
 8005b1c:	08005c13 	.word	0x08005c13
 8005b20:	08005ad1 	.word	0x08005ad1
 8005b24:	08005ad1 	.word	0x08005ad1
 8005b28:	08005c7b 	.word	0x08005c7b
 8005b2c:	08005ad1 	.word	0x08005ad1
 8005b30:	08005b81 	.word	0x08005b81
 8005b34:	08005ad1 	.word	0x08005ad1
 8005b38:	08005ad1 	.word	0x08005ad1
 8005b3c:	08005c1b 	.word	0x08005c1b
 8005b40:	682b      	ldr	r3, [r5, #0]
 8005b42:	1d1a      	adds	r2, r3, #4
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	602a      	str	r2, [r5, #0]
 8005b48:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005b4c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005b50:	2301      	movs	r3, #1
 8005b52:	e09f      	b.n	8005c94 <_printf_i+0x1ec>
 8005b54:	6820      	ldr	r0, [r4, #0]
 8005b56:	682b      	ldr	r3, [r5, #0]
 8005b58:	0607      	lsls	r7, r0, #24
 8005b5a:	f103 0104 	add.w	r1, r3, #4
 8005b5e:	6029      	str	r1, [r5, #0]
 8005b60:	d501      	bpl.n	8005b66 <_printf_i+0xbe>
 8005b62:	681e      	ldr	r6, [r3, #0]
 8005b64:	e003      	b.n	8005b6e <_printf_i+0xc6>
 8005b66:	0646      	lsls	r6, r0, #25
 8005b68:	d5fb      	bpl.n	8005b62 <_printf_i+0xba>
 8005b6a:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005b6e:	2e00      	cmp	r6, #0
 8005b70:	da03      	bge.n	8005b7a <_printf_i+0xd2>
 8005b72:	232d      	movs	r3, #45	; 0x2d
 8005b74:	4276      	negs	r6, r6
 8005b76:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005b7a:	485a      	ldr	r0, [pc, #360]	; (8005ce4 <_printf_i+0x23c>)
 8005b7c:	230a      	movs	r3, #10
 8005b7e:	e012      	b.n	8005ba6 <_printf_i+0xfe>
 8005b80:	682b      	ldr	r3, [r5, #0]
 8005b82:	6820      	ldr	r0, [r4, #0]
 8005b84:	1d19      	adds	r1, r3, #4
 8005b86:	6029      	str	r1, [r5, #0]
 8005b88:	0605      	lsls	r5, r0, #24
 8005b8a:	d501      	bpl.n	8005b90 <_printf_i+0xe8>
 8005b8c:	681e      	ldr	r6, [r3, #0]
 8005b8e:	e002      	b.n	8005b96 <_printf_i+0xee>
 8005b90:	0641      	lsls	r1, r0, #25
 8005b92:	d5fb      	bpl.n	8005b8c <_printf_i+0xe4>
 8005b94:	881e      	ldrh	r6, [r3, #0]
 8005b96:	4853      	ldr	r0, [pc, #332]	; (8005ce4 <_printf_i+0x23c>)
 8005b98:	2f6f      	cmp	r7, #111	; 0x6f
 8005b9a:	bf0c      	ite	eq
 8005b9c:	2308      	moveq	r3, #8
 8005b9e:	230a      	movne	r3, #10
 8005ba0:	2100      	movs	r1, #0
 8005ba2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005ba6:	6865      	ldr	r5, [r4, #4]
 8005ba8:	60a5      	str	r5, [r4, #8]
 8005baa:	2d00      	cmp	r5, #0
 8005bac:	bfa2      	ittt	ge
 8005bae:	6821      	ldrge	r1, [r4, #0]
 8005bb0:	f021 0104 	bicge.w	r1, r1, #4
 8005bb4:	6021      	strge	r1, [r4, #0]
 8005bb6:	b90e      	cbnz	r6, 8005bbc <_printf_i+0x114>
 8005bb8:	2d00      	cmp	r5, #0
 8005bba:	d04b      	beq.n	8005c54 <_printf_i+0x1ac>
 8005bbc:	4615      	mov	r5, r2
 8005bbe:	fbb6 f1f3 	udiv	r1, r6, r3
 8005bc2:	fb03 6711 	mls	r7, r3, r1, r6
 8005bc6:	5dc7      	ldrb	r7, [r0, r7]
 8005bc8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005bcc:	4637      	mov	r7, r6
 8005bce:	42bb      	cmp	r3, r7
 8005bd0:	460e      	mov	r6, r1
 8005bd2:	d9f4      	bls.n	8005bbe <_printf_i+0x116>
 8005bd4:	2b08      	cmp	r3, #8
 8005bd6:	d10b      	bne.n	8005bf0 <_printf_i+0x148>
 8005bd8:	6823      	ldr	r3, [r4, #0]
 8005bda:	07de      	lsls	r6, r3, #31
 8005bdc:	d508      	bpl.n	8005bf0 <_printf_i+0x148>
 8005bde:	6923      	ldr	r3, [r4, #16]
 8005be0:	6861      	ldr	r1, [r4, #4]
 8005be2:	4299      	cmp	r1, r3
 8005be4:	bfde      	ittt	le
 8005be6:	2330      	movle	r3, #48	; 0x30
 8005be8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005bec:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005bf0:	1b52      	subs	r2, r2, r5
 8005bf2:	6122      	str	r2, [r4, #16]
 8005bf4:	f8cd a000 	str.w	sl, [sp]
 8005bf8:	464b      	mov	r3, r9
 8005bfa:	aa03      	add	r2, sp, #12
 8005bfc:	4621      	mov	r1, r4
 8005bfe:	4640      	mov	r0, r8
 8005c00:	f7ff fee4 	bl	80059cc <_printf_common>
 8005c04:	3001      	adds	r0, #1
 8005c06:	d14a      	bne.n	8005c9e <_printf_i+0x1f6>
 8005c08:	f04f 30ff 	mov.w	r0, #4294967295
 8005c0c:	b004      	add	sp, #16
 8005c0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c12:	6823      	ldr	r3, [r4, #0]
 8005c14:	f043 0320 	orr.w	r3, r3, #32
 8005c18:	6023      	str	r3, [r4, #0]
 8005c1a:	4833      	ldr	r0, [pc, #204]	; (8005ce8 <_printf_i+0x240>)
 8005c1c:	2778      	movs	r7, #120	; 0x78
 8005c1e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005c22:	6823      	ldr	r3, [r4, #0]
 8005c24:	6829      	ldr	r1, [r5, #0]
 8005c26:	061f      	lsls	r7, r3, #24
 8005c28:	f851 6b04 	ldr.w	r6, [r1], #4
 8005c2c:	d402      	bmi.n	8005c34 <_printf_i+0x18c>
 8005c2e:	065f      	lsls	r7, r3, #25
 8005c30:	bf48      	it	mi
 8005c32:	b2b6      	uxthmi	r6, r6
 8005c34:	07df      	lsls	r7, r3, #31
 8005c36:	bf48      	it	mi
 8005c38:	f043 0320 	orrmi.w	r3, r3, #32
 8005c3c:	6029      	str	r1, [r5, #0]
 8005c3e:	bf48      	it	mi
 8005c40:	6023      	strmi	r3, [r4, #0]
 8005c42:	b91e      	cbnz	r6, 8005c4c <_printf_i+0x1a4>
 8005c44:	6823      	ldr	r3, [r4, #0]
 8005c46:	f023 0320 	bic.w	r3, r3, #32
 8005c4a:	6023      	str	r3, [r4, #0]
 8005c4c:	2310      	movs	r3, #16
 8005c4e:	e7a7      	b.n	8005ba0 <_printf_i+0xf8>
 8005c50:	4824      	ldr	r0, [pc, #144]	; (8005ce4 <_printf_i+0x23c>)
 8005c52:	e7e4      	b.n	8005c1e <_printf_i+0x176>
 8005c54:	4615      	mov	r5, r2
 8005c56:	e7bd      	b.n	8005bd4 <_printf_i+0x12c>
 8005c58:	682b      	ldr	r3, [r5, #0]
 8005c5a:	6826      	ldr	r6, [r4, #0]
 8005c5c:	6961      	ldr	r1, [r4, #20]
 8005c5e:	1d18      	adds	r0, r3, #4
 8005c60:	6028      	str	r0, [r5, #0]
 8005c62:	0635      	lsls	r5, r6, #24
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	d501      	bpl.n	8005c6c <_printf_i+0x1c4>
 8005c68:	6019      	str	r1, [r3, #0]
 8005c6a:	e002      	b.n	8005c72 <_printf_i+0x1ca>
 8005c6c:	0670      	lsls	r0, r6, #25
 8005c6e:	d5fb      	bpl.n	8005c68 <_printf_i+0x1c0>
 8005c70:	8019      	strh	r1, [r3, #0]
 8005c72:	2300      	movs	r3, #0
 8005c74:	6123      	str	r3, [r4, #16]
 8005c76:	4615      	mov	r5, r2
 8005c78:	e7bc      	b.n	8005bf4 <_printf_i+0x14c>
 8005c7a:	682b      	ldr	r3, [r5, #0]
 8005c7c:	1d1a      	adds	r2, r3, #4
 8005c7e:	602a      	str	r2, [r5, #0]
 8005c80:	681d      	ldr	r5, [r3, #0]
 8005c82:	6862      	ldr	r2, [r4, #4]
 8005c84:	2100      	movs	r1, #0
 8005c86:	4628      	mov	r0, r5
 8005c88:	f7fa faaa 	bl	80001e0 <memchr>
 8005c8c:	b108      	cbz	r0, 8005c92 <_printf_i+0x1ea>
 8005c8e:	1b40      	subs	r0, r0, r5
 8005c90:	6060      	str	r0, [r4, #4]
 8005c92:	6863      	ldr	r3, [r4, #4]
 8005c94:	6123      	str	r3, [r4, #16]
 8005c96:	2300      	movs	r3, #0
 8005c98:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005c9c:	e7aa      	b.n	8005bf4 <_printf_i+0x14c>
 8005c9e:	6923      	ldr	r3, [r4, #16]
 8005ca0:	462a      	mov	r2, r5
 8005ca2:	4649      	mov	r1, r9
 8005ca4:	4640      	mov	r0, r8
 8005ca6:	47d0      	blx	sl
 8005ca8:	3001      	adds	r0, #1
 8005caa:	d0ad      	beq.n	8005c08 <_printf_i+0x160>
 8005cac:	6823      	ldr	r3, [r4, #0]
 8005cae:	079b      	lsls	r3, r3, #30
 8005cb0:	d413      	bmi.n	8005cda <_printf_i+0x232>
 8005cb2:	68e0      	ldr	r0, [r4, #12]
 8005cb4:	9b03      	ldr	r3, [sp, #12]
 8005cb6:	4298      	cmp	r0, r3
 8005cb8:	bfb8      	it	lt
 8005cba:	4618      	movlt	r0, r3
 8005cbc:	e7a6      	b.n	8005c0c <_printf_i+0x164>
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	4632      	mov	r2, r6
 8005cc2:	4649      	mov	r1, r9
 8005cc4:	4640      	mov	r0, r8
 8005cc6:	47d0      	blx	sl
 8005cc8:	3001      	adds	r0, #1
 8005cca:	d09d      	beq.n	8005c08 <_printf_i+0x160>
 8005ccc:	3501      	adds	r5, #1
 8005cce:	68e3      	ldr	r3, [r4, #12]
 8005cd0:	9903      	ldr	r1, [sp, #12]
 8005cd2:	1a5b      	subs	r3, r3, r1
 8005cd4:	42ab      	cmp	r3, r5
 8005cd6:	dcf2      	bgt.n	8005cbe <_printf_i+0x216>
 8005cd8:	e7eb      	b.n	8005cb2 <_printf_i+0x20a>
 8005cda:	2500      	movs	r5, #0
 8005cdc:	f104 0619 	add.w	r6, r4, #25
 8005ce0:	e7f5      	b.n	8005cce <_printf_i+0x226>
 8005ce2:	bf00      	nop
 8005ce4:	08006171 	.word	0x08006171
 8005ce8:	08006182 	.word	0x08006182

08005cec <__sflush_r>:
 8005cec:	898a      	ldrh	r2, [r1, #12]
 8005cee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005cf2:	4605      	mov	r5, r0
 8005cf4:	0710      	lsls	r0, r2, #28
 8005cf6:	460c      	mov	r4, r1
 8005cf8:	d458      	bmi.n	8005dac <__sflush_r+0xc0>
 8005cfa:	684b      	ldr	r3, [r1, #4]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	dc05      	bgt.n	8005d0c <__sflush_r+0x20>
 8005d00:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	dc02      	bgt.n	8005d0c <__sflush_r+0x20>
 8005d06:	2000      	movs	r0, #0
 8005d08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d0c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005d0e:	2e00      	cmp	r6, #0
 8005d10:	d0f9      	beq.n	8005d06 <__sflush_r+0x1a>
 8005d12:	2300      	movs	r3, #0
 8005d14:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005d18:	682f      	ldr	r7, [r5, #0]
 8005d1a:	6a21      	ldr	r1, [r4, #32]
 8005d1c:	602b      	str	r3, [r5, #0]
 8005d1e:	d032      	beq.n	8005d86 <__sflush_r+0x9a>
 8005d20:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005d22:	89a3      	ldrh	r3, [r4, #12]
 8005d24:	075a      	lsls	r2, r3, #29
 8005d26:	d505      	bpl.n	8005d34 <__sflush_r+0x48>
 8005d28:	6863      	ldr	r3, [r4, #4]
 8005d2a:	1ac0      	subs	r0, r0, r3
 8005d2c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005d2e:	b10b      	cbz	r3, 8005d34 <__sflush_r+0x48>
 8005d30:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005d32:	1ac0      	subs	r0, r0, r3
 8005d34:	2300      	movs	r3, #0
 8005d36:	4602      	mov	r2, r0
 8005d38:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005d3a:	6a21      	ldr	r1, [r4, #32]
 8005d3c:	4628      	mov	r0, r5
 8005d3e:	47b0      	blx	r6
 8005d40:	1c43      	adds	r3, r0, #1
 8005d42:	89a3      	ldrh	r3, [r4, #12]
 8005d44:	d106      	bne.n	8005d54 <__sflush_r+0x68>
 8005d46:	6829      	ldr	r1, [r5, #0]
 8005d48:	291d      	cmp	r1, #29
 8005d4a:	d82b      	bhi.n	8005da4 <__sflush_r+0xb8>
 8005d4c:	4a29      	ldr	r2, [pc, #164]	; (8005df4 <__sflush_r+0x108>)
 8005d4e:	410a      	asrs	r2, r1
 8005d50:	07d6      	lsls	r6, r2, #31
 8005d52:	d427      	bmi.n	8005da4 <__sflush_r+0xb8>
 8005d54:	2200      	movs	r2, #0
 8005d56:	6062      	str	r2, [r4, #4]
 8005d58:	04d9      	lsls	r1, r3, #19
 8005d5a:	6922      	ldr	r2, [r4, #16]
 8005d5c:	6022      	str	r2, [r4, #0]
 8005d5e:	d504      	bpl.n	8005d6a <__sflush_r+0x7e>
 8005d60:	1c42      	adds	r2, r0, #1
 8005d62:	d101      	bne.n	8005d68 <__sflush_r+0x7c>
 8005d64:	682b      	ldr	r3, [r5, #0]
 8005d66:	b903      	cbnz	r3, 8005d6a <__sflush_r+0x7e>
 8005d68:	6560      	str	r0, [r4, #84]	; 0x54
 8005d6a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005d6c:	602f      	str	r7, [r5, #0]
 8005d6e:	2900      	cmp	r1, #0
 8005d70:	d0c9      	beq.n	8005d06 <__sflush_r+0x1a>
 8005d72:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005d76:	4299      	cmp	r1, r3
 8005d78:	d002      	beq.n	8005d80 <__sflush_r+0x94>
 8005d7a:	4628      	mov	r0, r5
 8005d7c:	f7ff fbea 	bl	8005554 <_free_r>
 8005d80:	2000      	movs	r0, #0
 8005d82:	6360      	str	r0, [r4, #52]	; 0x34
 8005d84:	e7c0      	b.n	8005d08 <__sflush_r+0x1c>
 8005d86:	2301      	movs	r3, #1
 8005d88:	4628      	mov	r0, r5
 8005d8a:	47b0      	blx	r6
 8005d8c:	1c41      	adds	r1, r0, #1
 8005d8e:	d1c8      	bne.n	8005d22 <__sflush_r+0x36>
 8005d90:	682b      	ldr	r3, [r5, #0]
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d0c5      	beq.n	8005d22 <__sflush_r+0x36>
 8005d96:	2b1d      	cmp	r3, #29
 8005d98:	d001      	beq.n	8005d9e <__sflush_r+0xb2>
 8005d9a:	2b16      	cmp	r3, #22
 8005d9c:	d101      	bne.n	8005da2 <__sflush_r+0xb6>
 8005d9e:	602f      	str	r7, [r5, #0]
 8005da0:	e7b1      	b.n	8005d06 <__sflush_r+0x1a>
 8005da2:	89a3      	ldrh	r3, [r4, #12]
 8005da4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005da8:	81a3      	strh	r3, [r4, #12]
 8005daa:	e7ad      	b.n	8005d08 <__sflush_r+0x1c>
 8005dac:	690f      	ldr	r7, [r1, #16]
 8005dae:	2f00      	cmp	r7, #0
 8005db0:	d0a9      	beq.n	8005d06 <__sflush_r+0x1a>
 8005db2:	0793      	lsls	r3, r2, #30
 8005db4:	680e      	ldr	r6, [r1, #0]
 8005db6:	bf08      	it	eq
 8005db8:	694b      	ldreq	r3, [r1, #20]
 8005dba:	600f      	str	r7, [r1, #0]
 8005dbc:	bf18      	it	ne
 8005dbe:	2300      	movne	r3, #0
 8005dc0:	eba6 0807 	sub.w	r8, r6, r7
 8005dc4:	608b      	str	r3, [r1, #8]
 8005dc6:	f1b8 0f00 	cmp.w	r8, #0
 8005dca:	dd9c      	ble.n	8005d06 <__sflush_r+0x1a>
 8005dcc:	6a21      	ldr	r1, [r4, #32]
 8005dce:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005dd0:	4643      	mov	r3, r8
 8005dd2:	463a      	mov	r2, r7
 8005dd4:	4628      	mov	r0, r5
 8005dd6:	47b0      	blx	r6
 8005dd8:	2800      	cmp	r0, #0
 8005dda:	dc06      	bgt.n	8005dea <__sflush_r+0xfe>
 8005ddc:	89a3      	ldrh	r3, [r4, #12]
 8005dde:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005de2:	81a3      	strh	r3, [r4, #12]
 8005de4:	f04f 30ff 	mov.w	r0, #4294967295
 8005de8:	e78e      	b.n	8005d08 <__sflush_r+0x1c>
 8005dea:	4407      	add	r7, r0
 8005dec:	eba8 0800 	sub.w	r8, r8, r0
 8005df0:	e7e9      	b.n	8005dc6 <__sflush_r+0xda>
 8005df2:	bf00      	nop
 8005df4:	dfbffffe 	.word	0xdfbffffe

08005df8 <_fflush_r>:
 8005df8:	b538      	push	{r3, r4, r5, lr}
 8005dfa:	690b      	ldr	r3, [r1, #16]
 8005dfc:	4605      	mov	r5, r0
 8005dfe:	460c      	mov	r4, r1
 8005e00:	b913      	cbnz	r3, 8005e08 <_fflush_r+0x10>
 8005e02:	2500      	movs	r5, #0
 8005e04:	4628      	mov	r0, r5
 8005e06:	bd38      	pop	{r3, r4, r5, pc}
 8005e08:	b118      	cbz	r0, 8005e12 <_fflush_r+0x1a>
 8005e0a:	6a03      	ldr	r3, [r0, #32]
 8005e0c:	b90b      	cbnz	r3, 8005e12 <_fflush_r+0x1a>
 8005e0e:	f7ff fa37 	bl	8005280 <__sinit>
 8005e12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d0f3      	beq.n	8005e02 <_fflush_r+0xa>
 8005e1a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005e1c:	07d0      	lsls	r0, r2, #31
 8005e1e:	d404      	bmi.n	8005e2a <_fflush_r+0x32>
 8005e20:	0599      	lsls	r1, r3, #22
 8005e22:	d402      	bmi.n	8005e2a <_fflush_r+0x32>
 8005e24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005e26:	f7ff fb85 	bl	8005534 <__retarget_lock_acquire_recursive>
 8005e2a:	4628      	mov	r0, r5
 8005e2c:	4621      	mov	r1, r4
 8005e2e:	f7ff ff5d 	bl	8005cec <__sflush_r>
 8005e32:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005e34:	07da      	lsls	r2, r3, #31
 8005e36:	4605      	mov	r5, r0
 8005e38:	d4e4      	bmi.n	8005e04 <_fflush_r+0xc>
 8005e3a:	89a3      	ldrh	r3, [r4, #12]
 8005e3c:	059b      	lsls	r3, r3, #22
 8005e3e:	d4e1      	bmi.n	8005e04 <_fflush_r+0xc>
 8005e40:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005e42:	f7ff fb78 	bl	8005536 <__retarget_lock_release_recursive>
 8005e46:	e7dd      	b.n	8005e04 <_fflush_r+0xc>

08005e48 <__swbuf_r>:
 8005e48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e4a:	460e      	mov	r6, r1
 8005e4c:	4614      	mov	r4, r2
 8005e4e:	4605      	mov	r5, r0
 8005e50:	b118      	cbz	r0, 8005e5a <__swbuf_r+0x12>
 8005e52:	6a03      	ldr	r3, [r0, #32]
 8005e54:	b90b      	cbnz	r3, 8005e5a <__swbuf_r+0x12>
 8005e56:	f7ff fa13 	bl	8005280 <__sinit>
 8005e5a:	69a3      	ldr	r3, [r4, #24]
 8005e5c:	60a3      	str	r3, [r4, #8]
 8005e5e:	89a3      	ldrh	r3, [r4, #12]
 8005e60:	071a      	lsls	r2, r3, #28
 8005e62:	d525      	bpl.n	8005eb0 <__swbuf_r+0x68>
 8005e64:	6923      	ldr	r3, [r4, #16]
 8005e66:	b31b      	cbz	r3, 8005eb0 <__swbuf_r+0x68>
 8005e68:	6823      	ldr	r3, [r4, #0]
 8005e6a:	6922      	ldr	r2, [r4, #16]
 8005e6c:	1a98      	subs	r0, r3, r2
 8005e6e:	6963      	ldr	r3, [r4, #20]
 8005e70:	b2f6      	uxtb	r6, r6
 8005e72:	4283      	cmp	r3, r0
 8005e74:	4637      	mov	r7, r6
 8005e76:	dc04      	bgt.n	8005e82 <__swbuf_r+0x3a>
 8005e78:	4621      	mov	r1, r4
 8005e7a:	4628      	mov	r0, r5
 8005e7c:	f7ff ffbc 	bl	8005df8 <_fflush_r>
 8005e80:	b9e0      	cbnz	r0, 8005ebc <__swbuf_r+0x74>
 8005e82:	68a3      	ldr	r3, [r4, #8]
 8005e84:	3b01      	subs	r3, #1
 8005e86:	60a3      	str	r3, [r4, #8]
 8005e88:	6823      	ldr	r3, [r4, #0]
 8005e8a:	1c5a      	adds	r2, r3, #1
 8005e8c:	6022      	str	r2, [r4, #0]
 8005e8e:	701e      	strb	r6, [r3, #0]
 8005e90:	6962      	ldr	r2, [r4, #20]
 8005e92:	1c43      	adds	r3, r0, #1
 8005e94:	429a      	cmp	r2, r3
 8005e96:	d004      	beq.n	8005ea2 <__swbuf_r+0x5a>
 8005e98:	89a3      	ldrh	r3, [r4, #12]
 8005e9a:	07db      	lsls	r3, r3, #31
 8005e9c:	d506      	bpl.n	8005eac <__swbuf_r+0x64>
 8005e9e:	2e0a      	cmp	r6, #10
 8005ea0:	d104      	bne.n	8005eac <__swbuf_r+0x64>
 8005ea2:	4621      	mov	r1, r4
 8005ea4:	4628      	mov	r0, r5
 8005ea6:	f7ff ffa7 	bl	8005df8 <_fflush_r>
 8005eaa:	b938      	cbnz	r0, 8005ebc <__swbuf_r+0x74>
 8005eac:	4638      	mov	r0, r7
 8005eae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005eb0:	4621      	mov	r1, r4
 8005eb2:	4628      	mov	r0, r5
 8005eb4:	f000 f806 	bl	8005ec4 <__swsetup_r>
 8005eb8:	2800      	cmp	r0, #0
 8005eba:	d0d5      	beq.n	8005e68 <__swbuf_r+0x20>
 8005ebc:	f04f 37ff 	mov.w	r7, #4294967295
 8005ec0:	e7f4      	b.n	8005eac <__swbuf_r+0x64>
	...

08005ec4 <__swsetup_r>:
 8005ec4:	b538      	push	{r3, r4, r5, lr}
 8005ec6:	4b2a      	ldr	r3, [pc, #168]	; (8005f70 <__swsetup_r+0xac>)
 8005ec8:	4605      	mov	r5, r0
 8005eca:	6818      	ldr	r0, [r3, #0]
 8005ecc:	460c      	mov	r4, r1
 8005ece:	b118      	cbz	r0, 8005ed8 <__swsetup_r+0x14>
 8005ed0:	6a03      	ldr	r3, [r0, #32]
 8005ed2:	b90b      	cbnz	r3, 8005ed8 <__swsetup_r+0x14>
 8005ed4:	f7ff f9d4 	bl	8005280 <__sinit>
 8005ed8:	89a3      	ldrh	r3, [r4, #12]
 8005eda:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005ede:	0718      	lsls	r0, r3, #28
 8005ee0:	d422      	bmi.n	8005f28 <__swsetup_r+0x64>
 8005ee2:	06d9      	lsls	r1, r3, #27
 8005ee4:	d407      	bmi.n	8005ef6 <__swsetup_r+0x32>
 8005ee6:	2309      	movs	r3, #9
 8005ee8:	602b      	str	r3, [r5, #0]
 8005eea:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005eee:	81a3      	strh	r3, [r4, #12]
 8005ef0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ef4:	e034      	b.n	8005f60 <__swsetup_r+0x9c>
 8005ef6:	0758      	lsls	r0, r3, #29
 8005ef8:	d512      	bpl.n	8005f20 <__swsetup_r+0x5c>
 8005efa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005efc:	b141      	cbz	r1, 8005f10 <__swsetup_r+0x4c>
 8005efe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005f02:	4299      	cmp	r1, r3
 8005f04:	d002      	beq.n	8005f0c <__swsetup_r+0x48>
 8005f06:	4628      	mov	r0, r5
 8005f08:	f7ff fb24 	bl	8005554 <_free_r>
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	6363      	str	r3, [r4, #52]	; 0x34
 8005f10:	89a3      	ldrh	r3, [r4, #12]
 8005f12:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005f16:	81a3      	strh	r3, [r4, #12]
 8005f18:	2300      	movs	r3, #0
 8005f1a:	6063      	str	r3, [r4, #4]
 8005f1c:	6923      	ldr	r3, [r4, #16]
 8005f1e:	6023      	str	r3, [r4, #0]
 8005f20:	89a3      	ldrh	r3, [r4, #12]
 8005f22:	f043 0308 	orr.w	r3, r3, #8
 8005f26:	81a3      	strh	r3, [r4, #12]
 8005f28:	6923      	ldr	r3, [r4, #16]
 8005f2a:	b94b      	cbnz	r3, 8005f40 <__swsetup_r+0x7c>
 8005f2c:	89a3      	ldrh	r3, [r4, #12]
 8005f2e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005f32:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f36:	d003      	beq.n	8005f40 <__swsetup_r+0x7c>
 8005f38:	4621      	mov	r1, r4
 8005f3a:	4628      	mov	r0, r5
 8005f3c:	f000 f850 	bl	8005fe0 <__smakebuf_r>
 8005f40:	89a0      	ldrh	r0, [r4, #12]
 8005f42:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005f46:	f010 0301 	ands.w	r3, r0, #1
 8005f4a:	d00a      	beq.n	8005f62 <__swsetup_r+0x9e>
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	60a3      	str	r3, [r4, #8]
 8005f50:	6963      	ldr	r3, [r4, #20]
 8005f52:	425b      	negs	r3, r3
 8005f54:	61a3      	str	r3, [r4, #24]
 8005f56:	6923      	ldr	r3, [r4, #16]
 8005f58:	b943      	cbnz	r3, 8005f6c <__swsetup_r+0xa8>
 8005f5a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005f5e:	d1c4      	bne.n	8005eea <__swsetup_r+0x26>
 8005f60:	bd38      	pop	{r3, r4, r5, pc}
 8005f62:	0781      	lsls	r1, r0, #30
 8005f64:	bf58      	it	pl
 8005f66:	6963      	ldrpl	r3, [r4, #20]
 8005f68:	60a3      	str	r3, [r4, #8]
 8005f6a:	e7f4      	b.n	8005f56 <__swsetup_r+0x92>
 8005f6c:	2000      	movs	r0, #0
 8005f6e:	e7f7      	b.n	8005f60 <__swsetup_r+0x9c>
 8005f70:	20000068 	.word	0x20000068

08005f74 <_sbrk_r>:
 8005f74:	b538      	push	{r3, r4, r5, lr}
 8005f76:	4d06      	ldr	r5, [pc, #24]	; (8005f90 <_sbrk_r+0x1c>)
 8005f78:	2300      	movs	r3, #0
 8005f7a:	4604      	mov	r4, r0
 8005f7c:	4608      	mov	r0, r1
 8005f7e:	602b      	str	r3, [r5, #0]
 8005f80:	f7fa fec8 	bl	8000d14 <_sbrk>
 8005f84:	1c43      	adds	r3, r0, #1
 8005f86:	d102      	bne.n	8005f8e <_sbrk_r+0x1a>
 8005f88:	682b      	ldr	r3, [r5, #0]
 8005f8a:	b103      	cbz	r3, 8005f8e <_sbrk_r+0x1a>
 8005f8c:	6023      	str	r3, [r4, #0]
 8005f8e:	bd38      	pop	{r3, r4, r5, pc}
 8005f90:	2000425c 	.word	0x2000425c

08005f94 <__swhatbuf_r>:
 8005f94:	b570      	push	{r4, r5, r6, lr}
 8005f96:	460c      	mov	r4, r1
 8005f98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f9c:	2900      	cmp	r1, #0
 8005f9e:	b096      	sub	sp, #88	; 0x58
 8005fa0:	4615      	mov	r5, r2
 8005fa2:	461e      	mov	r6, r3
 8005fa4:	da0d      	bge.n	8005fc2 <__swhatbuf_r+0x2e>
 8005fa6:	89a3      	ldrh	r3, [r4, #12]
 8005fa8:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005fac:	f04f 0100 	mov.w	r1, #0
 8005fb0:	bf0c      	ite	eq
 8005fb2:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8005fb6:	2340      	movne	r3, #64	; 0x40
 8005fb8:	2000      	movs	r0, #0
 8005fba:	6031      	str	r1, [r6, #0]
 8005fbc:	602b      	str	r3, [r5, #0]
 8005fbe:	b016      	add	sp, #88	; 0x58
 8005fc0:	bd70      	pop	{r4, r5, r6, pc}
 8005fc2:	466a      	mov	r2, sp
 8005fc4:	f000 f848 	bl	8006058 <_fstat_r>
 8005fc8:	2800      	cmp	r0, #0
 8005fca:	dbec      	blt.n	8005fa6 <__swhatbuf_r+0x12>
 8005fcc:	9901      	ldr	r1, [sp, #4]
 8005fce:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8005fd2:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8005fd6:	4259      	negs	r1, r3
 8005fd8:	4159      	adcs	r1, r3
 8005fda:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005fde:	e7eb      	b.n	8005fb8 <__swhatbuf_r+0x24>

08005fe0 <__smakebuf_r>:
 8005fe0:	898b      	ldrh	r3, [r1, #12]
 8005fe2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005fe4:	079d      	lsls	r5, r3, #30
 8005fe6:	4606      	mov	r6, r0
 8005fe8:	460c      	mov	r4, r1
 8005fea:	d507      	bpl.n	8005ffc <__smakebuf_r+0x1c>
 8005fec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005ff0:	6023      	str	r3, [r4, #0]
 8005ff2:	6123      	str	r3, [r4, #16]
 8005ff4:	2301      	movs	r3, #1
 8005ff6:	6163      	str	r3, [r4, #20]
 8005ff8:	b002      	add	sp, #8
 8005ffa:	bd70      	pop	{r4, r5, r6, pc}
 8005ffc:	ab01      	add	r3, sp, #4
 8005ffe:	466a      	mov	r2, sp
 8006000:	f7ff ffc8 	bl	8005f94 <__swhatbuf_r>
 8006004:	9900      	ldr	r1, [sp, #0]
 8006006:	4605      	mov	r5, r0
 8006008:	4630      	mov	r0, r6
 800600a:	f7ff fb0f 	bl	800562c <_malloc_r>
 800600e:	b948      	cbnz	r0, 8006024 <__smakebuf_r+0x44>
 8006010:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006014:	059a      	lsls	r2, r3, #22
 8006016:	d4ef      	bmi.n	8005ff8 <__smakebuf_r+0x18>
 8006018:	f023 0303 	bic.w	r3, r3, #3
 800601c:	f043 0302 	orr.w	r3, r3, #2
 8006020:	81a3      	strh	r3, [r4, #12]
 8006022:	e7e3      	b.n	8005fec <__smakebuf_r+0xc>
 8006024:	89a3      	ldrh	r3, [r4, #12]
 8006026:	6020      	str	r0, [r4, #0]
 8006028:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800602c:	81a3      	strh	r3, [r4, #12]
 800602e:	9b00      	ldr	r3, [sp, #0]
 8006030:	6163      	str	r3, [r4, #20]
 8006032:	9b01      	ldr	r3, [sp, #4]
 8006034:	6120      	str	r0, [r4, #16]
 8006036:	b15b      	cbz	r3, 8006050 <__smakebuf_r+0x70>
 8006038:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800603c:	4630      	mov	r0, r6
 800603e:	f000 f81d 	bl	800607c <_isatty_r>
 8006042:	b128      	cbz	r0, 8006050 <__smakebuf_r+0x70>
 8006044:	89a3      	ldrh	r3, [r4, #12]
 8006046:	f023 0303 	bic.w	r3, r3, #3
 800604a:	f043 0301 	orr.w	r3, r3, #1
 800604e:	81a3      	strh	r3, [r4, #12]
 8006050:	89a3      	ldrh	r3, [r4, #12]
 8006052:	431d      	orrs	r5, r3
 8006054:	81a5      	strh	r5, [r4, #12]
 8006056:	e7cf      	b.n	8005ff8 <__smakebuf_r+0x18>

08006058 <_fstat_r>:
 8006058:	b538      	push	{r3, r4, r5, lr}
 800605a:	4d07      	ldr	r5, [pc, #28]	; (8006078 <_fstat_r+0x20>)
 800605c:	2300      	movs	r3, #0
 800605e:	4604      	mov	r4, r0
 8006060:	4608      	mov	r0, r1
 8006062:	4611      	mov	r1, r2
 8006064:	602b      	str	r3, [r5, #0]
 8006066:	f7fa fe2c 	bl	8000cc2 <_fstat>
 800606a:	1c43      	adds	r3, r0, #1
 800606c:	d102      	bne.n	8006074 <_fstat_r+0x1c>
 800606e:	682b      	ldr	r3, [r5, #0]
 8006070:	b103      	cbz	r3, 8006074 <_fstat_r+0x1c>
 8006072:	6023      	str	r3, [r4, #0]
 8006074:	bd38      	pop	{r3, r4, r5, pc}
 8006076:	bf00      	nop
 8006078:	2000425c 	.word	0x2000425c

0800607c <_isatty_r>:
 800607c:	b538      	push	{r3, r4, r5, lr}
 800607e:	4d06      	ldr	r5, [pc, #24]	; (8006098 <_isatty_r+0x1c>)
 8006080:	2300      	movs	r3, #0
 8006082:	4604      	mov	r4, r0
 8006084:	4608      	mov	r0, r1
 8006086:	602b      	str	r3, [r5, #0]
 8006088:	f7fa fe2b 	bl	8000ce2 <_isatty>
 800608c:	1c43      	adds	r3, r0, #1
 800608e:	d102      	bne.n	8006096 <_isatty_r+0x1a>
 8006090:	682b      	ldr	r3, [r5, #0]
 8006092:	b103      	cbz	r3, 8006096 <_isatty_r+0x1a>
 8006094:	6023      	str	r3, [r4, #0]
 8006096:	bd38      	pop	{r3, r4, r5, pc}
 8006098:	2000425c 	.word	0x2000425c

0800609c <_init>:
 800609c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800609e:	bf00      	nop
 80060a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060a2:	bc08      	pop	{r3}
 80060a4:	469e      	mov	lr, r3
 80060a6:	4770      	bx	lr

080060a8 <_fini>:
 80060a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060aa:	bf00      	nop
 80060ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060ae:	bc08      	pop	{r3}
 80060b0:	469e      	mov	lr, r3
 80060b2:	4770      	bx	lr
