<dec f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='274' type='bool'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='309' u='w' c='_ZN4llvm5SUnitC1EPNS_6SDNodeEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='320' u='w' c='_ZN4llvm5SUnitC1EPNS_12MachineInstrEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='330' u='w' c='_ZN4llvm5SUnitC1Ev'/>
<offset>1824</offset>
<doc f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='274'>///&lt; May use and def the same vreg.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2411' u='w' c='_ZL13initVRegCyclePN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2415' u='w' c='_ZL13initVRegCyclePN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2422' u='r' c='_ZL14resetVRegCyclePN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2428' u='r' c='_ZL14resetVRegCyclePN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2431' u='w' c='_ZL14resetVRegCyclePN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2440' u='r' c='_ZL15hasVRegCycleUsePKN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2445' u='r' c='_ZL15hasVRegCycleUsePKN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp' l='93' u='w' c='_ZN4llvm18ScheduleDAGSDNodes5CloneEPNS_5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp' l='93' u='r' c='_ZN4llvm18ScheduleDAGSDNodes5CloneEPNS_5SUnitE'/>
