Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Nov  3 18:07:39 2025
| Host         : LAPTOP-7SDAUN6R running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    57 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            8 |
|      8 |            1 |
|     15 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              24 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              15 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+------------------------+------------------------------+------------------+----------------+
|      Clock Signal     |      Enable Signal     |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-----------------------+------------------------+------------------------------+------------------+----------------+
|  clk_100MHz_IBUF_BUFG | uart_led/rx_byte[1]    |                              |                1 |              1 |
|  clk_100MHz_IBUF_BUFG | uart_led/rx_byte[6]    |                              |                1 |              1 |
|  clk_100MHz_IBUF_BUFG | uart_led/rx_byte[5]    |                              |                1 |              1 |
|  clk_100MHz_IBUF_BUFG | uart_led/rx_byte[0]    |                              |                1 |              1 |
|  clk_100MHz_IBUF_BUFG | uart_led/rx_byte[7]    |                              |                1 |              1 |
|  clk_100MHz_IBUF_BUFG | uart_led/rx_byte[2]    |                              |                1 |              1 |
|  clk_100MHz_IBUF_BUFG | uart_led/rx_byte[4]    |                              |                1 |              1 |
|  clk_100MHz_IBUF_BUFG | uart_led/rx_byte[3]    |                              |                1 |              1 |
|  clk_100MHz_IBUF_BUFG |                        |                              |                4 |              8 |
|  clk_100MHz_IBUF_BUFG | uart_led/counter       | uart_led/counter[15]_i_1_n_0 |                5 |             15 |
|  clk_100MHz_IBUF_BUFG | uart_led/received_data |                              |                2 |             16 |
+-----------------------+------------------------+------------------------------+------------------+----------------+


