#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Aug 20 13:14:21 2019
# Process ID: 3084
# Current directory: C:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3900 C:\Users\lsneler\Desktop\Repo\JPEG_conv\raw2jpeg\raw2jpeg.xpr
# Log file: C:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg/vivado.log
# Journal file: C:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg/raw2jpeg.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lsneler/Desktop/Repo/JPEG_conv/IP_Core_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 822.969 ; gain = 57.484
update_compile_order -fileset sources_1
generate_target all [get_files  C:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg/raw2jpeg.srcs/sources_1/bd/converter/converter.bd]
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_1
Adding cell -- domain.local:user:DCT_2D:1.0 - DCT_2D_0
Adding cell -- domain.local:user:val_holder:1.0 - val_holder_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- domain.local:user:quant:1.0 - quant_0
Adding cell -- domain.local:user:zig_zag:1.0 - zig_zag_0
Adding cell -- domain.local:user:RLE:1.0 - RLE_0
Adding cell -- domain.local:user:DPCM:1.0 - DPCM_0
Adding cell -- domain.local:user:controller:1.0 - controller_0
Successfully read diagram <converter> from BD file <C:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg/raw2jpeg.srcs/sources_1/bd/converter/converter.bd>
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DCT_2D_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block quant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block val_holder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zig_zag_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RLE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DPCM_0 .
catch { config_ip_cache -export [get_ips -all converter_blk_mem_gen_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP converter_blk_mem_gen_0_0, cache-ID = 26dfb71592fbb197; cache size = 107.454 MB.
catch { config_ip_cache -export [get_ips -all converter_DCT_2D_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP converter_DCT_2D_0_0, cache-ID = b1e4ef1cb44b8b15; cache size = 107.454 MB.
catch { config_ip_cache -export [get_ips -all converter_quant_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP converter_quant_0_0, cache-ID = 5cb18eaa39f45386; cache size = 107.454 MB.
catch { config_ip_cache -export [get_ips -all converter_controller_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP converter_controller_0_0, cache-ID = bc78ff75e67acad2; cache size = 107.454 MB.
catch { config_ip_cache -export [get_ips -all converter_blk_mem_gen_1_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP converter_blk_mem_gen_1_1, cache-ID = 625a2dd536c28d1b; cache size = 107.454 MB.
catch { config_ip_cache -export [get_ips -all converter_val_holder_0_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP converter_val_holder_0_1, cache-ID = 179511df405bfda8; cache size = 107.454 MB.
catch { config_ip_cache -export [get_ips -all converter_clk_wiz_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP converter_clk_wiz_0_0, cache-ID = 5b6b9995ba7d720c; cache size = 107.454 MB.
catch { config_ip_cache -export [get_ips -all converter_zig_zag_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP converter_zig_zag_0_0, cache-ID = 017aeb1cb798a5c4; cache size = 107.454 MB.
catch { config_ip_cache -export [get_ips -all converter_RLE_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP converter_RLE_0_0, cache-ID = a7a0dfca148eb79c; cache size = 107.454 MB.
catch { config_ip_cache -export [get_ips -all converter_DPCM_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP converter_DPCM_0_0, cache-ID = 0ed304d64711c178; cache size = 107.454 MB.
export_ip_user_files -of_objects [get_files C:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg/raw2jpeg.srcs/sources_1/bd/converter/converter.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg/raw2jpeg.srcs/sources_1/bd/converter/converter.bd]
export_simulation -of_objects [get_files C:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg/raw2jpeg.srcs/sources_1/bd/converter/converter.bd] -directory C:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg/raw2jpeg.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg/raw2jpeg.ip_user_files -ipstatic_source_dir C:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg/raw2jpeg.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg/raw2jpeg.cache/compile_simlib/modelsim} {questa=C:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg/raw2jpeg.cache/compile_simlib/questa} {riviera=C:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg/raw2jpeg.cache/compile_simlib/riviera} {activehdl=C:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg/raw2jpeg.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg/raw2jpeg.srcs/sources_1/bd/converter/converter.bd] -top
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Aug 20 13:15:18 2019] Launched synth_1...
Run output will be captured here: C:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg/raw2jpeg.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Aug 20 13:16:03 2019] Launched impl_1...
Run output will be captured here: C:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg/raw2jpeg.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Aug 20 13:17:06 2019] Launched impl_1...
Run output will be captured here: C:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg/raw2jpeg.runs/impl_1/runme.log
open_bd_design {C:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg/raw2jpeg.srcs/sources_1/bd/converter/converter.bd}
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_1
Adding cell -- domain.local:user:DCT_2D:1.0 - DCT_2D_0
Adding cell -- domain.local:user:val_holder:1.0 - val_holder_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- domain.local:user:quant:1.0 - quant_0
Adding cell -- domain.local:user:zig_zag:1.0 - zig_zag_0
Adding cell -- domain.local:user:RLE:1.0 - RLE_0
Adding cell -- domain.local:user:DPCM:1.0 - DPCM_0
Adding cell -- domain.local:user:controller:1.0 - controller_0
Successfully read diagram <converter> from BD file <C:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg/raw2jpeg.srcs/sources_1/bd/converter/converter.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.930 ; gain = 99.914
