###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        19143   # Number of WRITE/WRITEP commands
num_reads_done                 =      2084477   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1827711   # Number of read row buffer hits
num_read_cmds                  =      2084468   # Number of READ/READP commands
num_writes_done                =        19151   # Number of read requests issued
num_write_row_hits             =         9374   # Number of write row buffer hits
num_act_cmds                   =       268239   # Number of ACT commands
num_pre_cmds                   =       268218   # Number of PRE commands
num_ondemand_pres              =       242557   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9641415   # Cyles of rank active rank.0
rank_active_cycles.1           =      9560678   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       358585   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       439322   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1924021   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        83001   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        29088   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        18282   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        14790   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         9941   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6611   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4603   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3233   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2334   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         7737   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =            3   # Write cmd latency (cycles)
write_latency[60-79]           =            4   # Write cmd latency (cycles)
write_latency[80-99]           =           17   # Write cmd latency (cycles)
write_latency[100-119]         =           14   # Write cmd latency (cycles)
write_latency[120-139]         =           21   # Write cmd latency (cycles)
write_latency[140-159]         =           23   # Write cmd latency (cycles)
write_latency[160-179]         =           34   # Write cmd latency (cycles)
write_latency[180-199]         =           31   # Write cmd latency (cycles)
write_latency[200-]            =        18995   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           14   # Read request latency (cycles)
read_latency[20-39]            =       578520   # Read request latency (cycles)
read_latency[40-59]            =       231376   # Read request latency (cycles)
read_latency[60-79]            =       189249   # Read request latency (cycles)
read_latency[80-99]            =       129254   # Read request latency (cycles)
read_latency[100-119]          =       104012   # Read request latency (cycles)
read_latency[120-139]          =        90059   # Read request latency (cycles)
read_latency[140-159]          =        72404   # Read request latency (cycles)
read_latency[160-179]          =        60186   # Read request latency (cycles)
read_latency[180-199]          =        51567   # Read request latency (cycles)
read_latency[200-]             =       577836   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.55619e+07   # Write energy
read_energy                    =  8.40457e+09   # Read energy
act_energy                     =  7.33902e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.72121e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.10875e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01624e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.96586e+09   # Active standby energy rank.1
average_read_latency           =      223.996   # Average read request latency (cycles)
average_interarrival           =      4.75366   # Average request interarrival latency (cycles)
total_energy                   =  2.23038e+10   # Total energy (pJ)
average_power                  =      2230.38   # Average power (mW)
average_bandwidth              =       17.951   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        19936   # Number of WRITE/WRITEP commands
num_reads_done                 =      2187168   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1774528   # Number of read row buffer hits
num_read_cmds                  =      2187163   # Number of READ/READP commands
num_writes_done                =        19961   # Number of read requests issued
num_write_row_hits             =        10511   # Number of write row buffer hits
num_act_cmds                   =       424702   # Number of ACT commands
num_pre_cmds                   =       424677   # Number of PRE commands
num_ondemand_pres              =       399909   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9619959   # Cyles of rank active rank.0
rank_active_cycles.1           =      9585241   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       380041   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       414759   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2033779   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        84587   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        26550   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        17149   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        14420   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         8984   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5941   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3943   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2824   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2085   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         6944   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            3   # Write cmd latency (cycles)
write_latency[80-99]           =            9   # Write cmd latency (cycles)
write_latency[100-119]         =            8   # Write cmd latency (cycles)
write_latency[120-139]         =            9   # Write cmd latency (cycles)
write_latency[140-159]         =           12   # Write cmd latency (cycles)
write_latency[160-179]         =           12   # Write cmd latency (cycles)
write_latency[180-199]         =           22   # Write cmd latency (cycles)
write_latency[200-]            =        19861   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           11   # Read request latency (cycles)
read_latency[20-39]            =       409683   # Read request latency (cycles)
read_latency[40-59]            =       180053   # Read request latency (cycles)
read_latency[60-79]            =       191914   # Read request latency (cycles)
read_latency[80-99]            =       134560   # Read request latency (cycles)
read_latency[100-119]          =       116115   # Read request latency (cycles)
read_latency[120-139]          =       108781   # Read request latency (cycles)
read_latency[140-159]          =        88578   # Read request latency (cycles)
read_latency[160-179]          =        76271   # Read request latency (cycles)
read_latency[180-199]          =        66240   # Read request latency (cycles)
read_latency[200-]             =       814962   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.95205e+07   # Write energy
read_energy                    =  8.81864e+09   # Read energy
act_energy                     =  1.16198e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   1.8242e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.99084e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.00285e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.98119e+09   # Active standby energy rank.1
average_read_latency           =      284.642   # Average read request latency (cycles)
average_interarrival           =      4.53061   # Average request interarrival latency (cycles)
total_energy                   =  2.31503e+10   # Total energy (pJ)
average_power                  =      2315.03   # Average power (mW)
average_bandwidth              =      18.8342   # Average bandwidth
