--------------- Build Started: 06/06/2018 22:06:55 Project: Oscilloscope, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\Admin\AppData\Local\Cypress Semiconductor\PSoC Creator\4.2" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Admin\Desktop\lab-project\Final-Project\Oscilloscope.cydsn\Oscilloscope.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Admin\Desktop\lab-project\Final-Project\Oscilloscope.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation...
Synthesis...
Tech Mapping...
ADD: pft.M0040: information: The following 8 pin(s) will be assigned a location by the fitter: \ADC_CH1:Bypass(0)\, \ADC_CH2:Bypass(0)\, \USBFS:Dm(0)\, \USBFS:Dp(0)\, Ch1In(0), Ch2In(0), Pot1(0), Pot2(0)
Analog Placement...
Info: apr.M0002: Analog signal "\ADC_POT:Net_35\" is connected to one terminal only. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 43% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 75% done. (App=cydsfit)
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 06/06/2018 22:07:11 ---------------
