INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado/steve/project_4/project_4.srcs/sources_1/new/ALU_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado/steve/project_4/project_4.srcs/sources_1/new/control_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado/steve/project_4/project_4.srcs/sources_1/new/control_unit_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_tb
