// Seed: 551643456
module module_0 (
    output wire id_0,
    output wire id_1,
    input tri0 id_2,
    input wire id_3#(
        .id_8 (""),
        .id_9 (-1),
        .id_10(1),
        .id_11(1'b0),
        .id_12(-1),
        .id_13(1),
        .id_14(1),
        .id_15(1)
    ),
    output supply0 id_4,
    input wand id_5,
    input wor id_6
);
  wire id_16;
  assign id_0 = -1 - -1;
endmodule
module module_1 (
    output wand id_0,
    input  wire id_1,
    input  wor  id_2,
    input  wire id_3
);
  logic id_5;
  assign id_5 = id_3;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_2,
      id_3,
      id_0,
      id_1,
      id_2
  );
  assign modCall_1.id_0 = 0;
  logic id_6;
  ;
endmodule : SymbolIdentifier
