Analysis & Synthesis report for Niu32_multicycle
Wed Jul 22 13:58:18 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |Niu32_multicycle|nextState
 11. State Machine - |Niu32_multicycle|state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated
 18. Parameter Settings for User Entity Instance: Top-level Entity: |Niu32_multicycle
 19. Parameter Settings for User Entity Instance: SXT:ExtendImmTo32
 20. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 21. Parameter Settings for Inferred Entity Instance: altsyncram:dmem_rtl_0
 22. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 23. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 24. altsyncram Parameter Settings by Entity Instance
 25. lpm_mult Parameter Settings by Entity Instance
 26. SignalTap II Logic Analyzer Settings
 27. Elapsed Time Per Partition
 28. Connections to In-System Debugging Instance "auto_signaltap_0"
 29. Analysis & Synthesis Messages
 30. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jul 22 13:58:17 2015           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; Niu32_multicycle                                ;
; Top-level Entity Name              ; Niu32_multicycle                                ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 3,996                                           ;
;     Total combinational functions  ; 3,023                                           ;
;     Dedicated logic registers      ; 1,616                                           ;
; Total registers                    ; 1616                                            ;
; Total pins                         ; 61                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 74,112                                          ;
; Embedded Multiplier 9-bit elements ; 6                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; Niu32_multicycle   ; Niu32_multicycle   ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; Off                ; On                 ;
; Remove Redundant Logic Cells                                               ; On                 ; Off                ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Auto RAM to Logic Cell Conversion                                          ; On                 ; Off                ;
; Allow Any RAM Size For Recognition                                         ; On                 ; Off                ;
; Allow Any ROM Size For Recognition                                         ; On                 ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                      ;
+-------------------------------------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                            ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                   ; Library ;
+-------------------------------------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------+---------+
; debugLightTest.mif                                          ; yes             ; User Memory Initialization File  ; C:/Users/jinhai/dev/Niu32-multicycle/debugLightTest.mif                        ;         ;
; Niu32_multicycle.v                                          ; yes             ; User Verilog HDL File            ; C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v                        ;         ;
; SevenSeg.v                                                  ; yes             ; User Verilog HDL File            ; C:/Users/jinhai/dev/Niu32-multicycle/SevenSeg.v                                ;         ;
; SXT.v                                                       ; yes             ; User Verilog HDL File            ; C:/Users/jinhai/dev/Niu32-multicycle/SXT.v                                     ;         ;
; sld_signaltap.vhd                                           ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd                                      ; yes             ; Encrypted Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd                                         ; yes             ; Encrypted Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                                            ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                                            ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                                                  ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; aglobal130.inc                                              ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; sld_mbpmg.vhd                                               ; yes             ; Encrypted Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_transition_detector.vhd                                 ; yes             ; Encrypted Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_transition_detector.vhd  ;         ;
; sld_ela_trigger_flow_mgr.vhd                                ; yes             ; Encrypted Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd                                      ; yes             ; Encrypted Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; sld_gap_detector.vhd                                        ; yes             ; Encrypted Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_gap_detector.vhd         ;         ;
; altsyncram.tdf                                              ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc                                       ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                                                 ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                                              ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                                               ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                                                  ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                                                  ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                                                ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_8q14.tdf                                      ; yes             ; Auto-Generated Megafunction      ; C:/Users/jinhai/dev/Niu32-multicycle/db/altsyncram_8q14.tdf                    ;         ;
; altdpram.tdf                                                ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                                                ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                                                 ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc                                         ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                                              ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                                                 ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                                                  ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                                                ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                                                ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_aoc.tdf                                              ; yes             ; Auto-Generated Megafunction      ; C:/Users/jinhai/dev/Niu32-multicycle/db/mux_aoc.tdf                            ;         ;
; lpm_decode.tdf                                              ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                                                  ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                                             ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_rqf.tdf                                           ; yes             ; Auto-Generated Megafunction      ; C:/Users/jinhai/dev/Niu32-multicycle/db/decode_rqf.tdf                         ;         ;
; lpm_counter.tdf                                             ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                                             ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                                                ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                                             ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc                                     ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_6ci.tdf                                             ; yes             ; Auto-Generated Megafunction      ; C:/Users/jinhai/dev/Niu32-multicycle/db/cntr_6ci.tdf                           ;         ;
; db/cmpr_bcc.tdf                                             ; yes             ; Auto-Generated Megafunction      ; C:/Users/jinhai/dev/Niu32-multicycle/db/cmpr_bcc.tdf                           ;         ;
; db/cntr_02j.tdf                                             ; yes             ; Auto-Generated Megafunction      ; C:/Users/jinhai/dev/Niu32-multicycle/db/cntr_02j.tdf                           ;         ;
; db/cntr_sbi.tdf                                             ; yes             ; Auto-Generated Megafunction      ; C:/Users/jinhai/dev/Niu32-multicycle/db/cntr_sbi.tdf                           ;         ;
; db/cmpr_8cc.tdf                                             ; yes             ; Auto-Generated Megafunction      ; C:/Users/jinhai/dev/Niu32-multicycle/db/cmpr_8cc.tdf                           ;         ;
; db/cntr_gui.tdf                                             ; yes             ; Auto-Generated Megafunction      ; C:/Users/jinhai/dev/Niu32-multicycle/db/cntr_gui.tdf                           ;         ;
; db/cmpr_5cc.tdf                                             ; yes             ; Auto-Generated Megafunction      ; C:/Users/jinhai/dev/Niu32-multicycle/db/cmpr_5cc.tdf                           ;         ;
; sld_rom_sr.vhd                                              ; yes             ; Encrypted Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                                                 ; yes             ; Encrypted Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                                            ; yes             ; Encrypted Megafunction           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
; db/altsyncram_cdl1.tdf                                      ; yes             ; Auto-Generated Megafunction      ; C:/Users/jinhai/dev/Niu32-multicycle/db/altsyncram_cdl1.tdf                    ;         ;
; lpm_mult.tdf                                                ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf                 ;         ;
; multcore.inc                                                ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc                 ;         ;
; db/mult_l8t.tdf                                             ; yes             ; Auto-Generated Megafunction      ; C:/Users/jinhai/dev/Niu32-multicycle/db/mult_l8t.tdf                           ;         ;
; lpm_divide.tdf                                              ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf               ;         ;
; abs_divider.inc                                             ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc              ;         ;
; sign_div_unsign.inc                                         ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc          ;         ;
; db/lpm_divide_vfm.tdf                                       ; yes             ; Auto-Generated Megafunction      ; C:/Users/jinhai/dev/Niu32-multicycle/db/lpm_divide_vfm.tdf                     ;         ;
; db/sign_div_unsign_9nh.tdf                                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/jinhai/dev/Niu32-multicycle/db/sign_div_unsign_9nh.tdf                ;         ;
; db/alt_u_div_k5f.tdf                                        ; yes             ; Auto-Generated Megafunction      ; C:/Users/jinhai/dev/Niu32-multicycle/db/alt_u_div_k5f.tdf                      ;         ;
; db/add_sub_lkc.tdf                                          ; yes             ; Auto-Generated Megafunction      ; C:/Users/jinhai/dev/Niu32-multicycle/db/add_sub_lkc.tdf                        ;         ;
; db/add_sub_mkc.tdf                                          ; yes             ; Auto-Generated Megafunction      ; C:/Users/jinhai/dev/Niu32-multicycle/db/add_sub_mkc.tdf                        ;         ;
; C:/Users/jinhai/dev/Niu32-multicycle/db/altsyncram_js41.tdf ; yes             ; Auto-Generated Megafunction      ; C:/Users/jinhai/dev/Niu32-multicycle/db/altsyncram_js41.tdf                    ;         ;
; C:/Users/jinhai/dev/Niu32-multicycle/db/altsyncram_j061.tdf ; yes             ; Auto-Generated Megafunction      ; C:/Users/jinhai/dev/Niu32-multicycle/db/altsyncram_j061.tdf                    ;         ;
+-------------------------------------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 3,996    ;
;                                             ;          ;
; Total combinational functions               ; 3023     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 1495     ;
;     -- 3 input functions                    ; 1182     ;
;     -- <=2 input functions                  ; 346      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 2259     ;
;     -- arithmetic mode                      ; 764      ;
;                                             ;          ;
; Total registers                             ; 1616     ;
;     -- Dedicated logic registers            ; 1616     ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 61       ;
; Total memory bits                           ; 74112    ;
; Embedded Multiplier 9-bit elements          ; 6        ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 1184     ;
; Total fan-out                               ; 16809    ;
; Average fan-out                             ; 3.49     ;
+---------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                    ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Niu32_multicycle                                                                                       ; 3023 (1186)       ; 1616 (320)   ; 74112       ; 6            ; 0       ; 3         ; 61   ; 0            ; |Niu32_multicycle                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |SevenSeg:Hex0Out|                                                                                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|SevenSeg:Hex0Out                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |SevenSeg:Hex1Out|                                                                                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|SevenSeg:Hex1Out                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |SevenSeg:Hex2Out|                                                                                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|SevenSeg:Hex2Out                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |SevenSeg:Hex3Out|                                                                                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|SevenSeg:Hex3Out                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |altsyncram:dmem_rtl_0|                                                                              ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|altsyncram:dmem_rtl_0                                                                                                                                                                                                                                                                                                                ; work         ;
;       |altsyncram_cdl1:auto_generated|                                                                  ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated                                                                                                                                                                                                                                                                                 ; work         ;
;    |lpm_divide:Div0|                                                                                    ; 1082 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |lpm_divide_vfm:auto_generated|                                                                   ; 1082 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|lpm_divide:Div0|lpm_divide_vfm:auto_generated                                                                                                                                                                                                                                                                                        ; work         ;
;          |sign_div_unsign_9nh:divider|                                                                  ; 1082 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                                                                                            ; work         ;
;             |alt_u_div_k5f:divider|                                                                     ; 1082 (1081)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider                                                                                                                                                                                                                                      ; work         ;
;                |add_sub_mkc:add_sub_1|                                                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_mkc:add_sub_1                                                                                                                                                                                                                ; work         ;
;    |lpm_mult:Mult0|                                                                                     ; 28 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |Niu32_multicycle|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |mult_l8t:auto_generated|                                                                         ; 28 (28)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |Niu32_multicycle|lpm_mult:Mult0|mult_l8t:auto_generated                                                                                                                                                                                                                                                                                               ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 121 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 120 (82)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 578 (1)           ; 1210 (132)   ; 8576        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 577 (0)           ; 1078 (0)     ; 8576        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 577 (16)          ; 1078 (290)   ; 8576        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_aoc:auto_generated|                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_aoc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 8576        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_8q14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 8576        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 18 (18)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 63 (63)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 311 (2)           ; 548 (4)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize                                                                                                                            ; work         ;
;                |lpm_shiftreg:\storage_transition:transition_detector_setup_bits|                        ; 0 (0)             ; 66 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 132 (0)           ; 330 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 198 (198)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 132 (0)           ; 132 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 23 (23)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;                |sld_transition_detector:\storage_transition:transition_detector|                        ; 154 (22)          ; 132 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector                                                                                                                              ; work         ;
;                   |sld_transition_detect:\td:0:td|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:0:td                                                                                               ; work         ;
;                   |sld_transition_detect:\td:10:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:10:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:11:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:11:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:12:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:13:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:13:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:14:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:14:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:15:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:15:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:16:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:16:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:17:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:17:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:18:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:18:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:19:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:19:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:1:td|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td                                                                                               ; work         ;
;                   |sld_transition_detect:\td:20:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:20:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:21:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:21:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:22:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:22:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:23:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:23:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:24:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:24:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:25:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:25:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:26:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:26:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:27:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:27:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:28:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:28:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:29:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:29:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:2:td|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:2:td                                                                                               ; work         ;
;                   |sld_transition_detect:\td:30:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:30:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:31:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:31:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:32:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:32:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:33:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:33:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:34:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:34:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:35:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:35:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:36:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:36:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:37:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:37:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:38:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:38:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:39:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:39:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:3:td|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:3:td                                                                                               ; work         ;
;                   |sld_transition_detect:\td:40:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:40:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:41:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:41:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:42:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:42:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:43:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:43:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:44:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:44:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:45:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:45:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:46:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:46:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:47:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:47:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:48:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:48:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:49:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:49:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:4:td|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:4:td                                                                                               ; work         ;
;                   |sld_transition_detect:\td:50:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:50:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:51:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:51:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:52:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:52:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:53:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:53:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:54:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:54:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:55:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:55:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:56:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:56:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:57:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:57:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:58:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:58:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:59:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:59:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:5:td|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:5:td                                                                                               ; work         ;
;                   |sld_transition_detect:\td:60:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:60:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:61:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:61:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:62:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:62:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:63:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:63:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:64:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:64:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:65:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:65:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:6:td|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:6:td                                                                                               ; work         ;
;                   |sld_transition_detect:\td:7:td|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:7:td                                                                                               ; work         ;
;                   |sld_transition_detect:\td:8:td|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:8:td                                                                                               ; work         ;
;                   |sld_transition_detect:\td:9:td|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:9:td                                                                                               ; work         ;
;             |sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector|                         ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector                                                                                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 132 (9)           ; 116 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_6ci:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_6ci:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_02j:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_sbi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_sbi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 4 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_gui:auto_generated|                                                             ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 67 (67)           ; 67 (67)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------+
; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; debugLightTest.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 67           ; 128          ; 67           ; 8576  ; None               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Niu32_multicycle|nextState                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------------+------------------+-------------------+-------------------+--------------------+-------------------+
; Name               ; nextState.S_ERROR ; nextState.S_JUMP1 ; nextState.S_JUMP0 ; nextState.S_BRCH5 ; nextState.S_BRCH4 ; nextState.S_BRCH3 ; nextState.S_BRCH2 ; nextState.S_BRCH1 ; nextState.S_BRCH0 ; nextState.S_LUI2 ; nextState.S_LUI1 ; nextState.S_LUI0 ; nextState.S_SB5 ; nextState.S_SB4 ; nextState.S_SB3 ; nextState.S_SB2 ; nextState.S_SB1 ; nextState.S_SB0 ; nextState.S_SW3 ; nextState.S_SW2 ; nextState.S_SW1 ; nextState.S_SW0 ; nextState.S_LB3 ; nextState.S_LB2 ; nextState.S_LB1 ; nextState.S_LB0 ; nextState.S_LW3 ; nextState.S_LW2 ; nextState.S_LW1 ; nextState.S_LW0 ; nextState.S_ALU2 ; nextState.S_ALU1 ; nextState.S_ALU0R ; nextState.S_ALU0I ; nextState.S_DECODE ; nextState.S_FETCH ;
+--------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------------+------------------+-------------------+-------------------+--------------------+-------------------+
; nextState.S_FETCH  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                 ; 0                 ; 0                  ; 0                 ;
; nextState.S_DECODE ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                 ; 0                 ; 1                  ; 1                 ;
; nextState.S_ALU0I  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                 ; 1                 ; 0                  ; 1                 ;
; nextState.S_ALU0R  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 1                 ; 0                 ; 0                  ; 1                 ;
; nextState.S_ALU1   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 1                ; 0                 ; 0                 ; 0                  ; 1                 ;
; nextState.S_ALU2   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                ; 0                ; 0                 ; 0                 ; 0                  ; 1                 ;
; nextState.S_LW0    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0                ; 0                ; 0                 ; 0                 ; 0                  ; 1                 ;
; nextState.S_LW1    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0                ; 0                ; 0                 ; 0                 ; 0                  ; 1                 ;
; nextState.S_LW2    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0                ; 0                ; 0                 ; 0                 ; 0                  ; 1                 ;
; nextState.S_LW3    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                 ; 0                 ; 0                  ; 1                 ;
; nextState.S_LB0    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                 ; 0                 ; 0                  ; 1                 ;
; nextState.S_LB1    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                 ; 0                 ; 0                  ; 1                 ;
; nextState.S_LB2    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                 ; 0                 ; 0                  ; 1                 ;
; nextState.S_LB3    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                 ; 0                 ; 0                  ; 1                 ;
; nextState.S_SW0    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                 ; 0                 ; 0                  ; 1                 ;
; nextState.S_SW1    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                 ; 0                 ; 0                  ; 1                 ;
; nextState.S_SW2    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                 ; 0                 ; 0                  ; 1                 ;
; nextState.S_SW3    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                 ; 0                 ; 0                  ; 1                 ;
; nextState.S_SB0    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                 ; 0                 ; 0                  ; 1                 ;
; nextState.S_SB1    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                 ; 0                 ; 0                  ; 1                 ;
; nextState.S_SB2    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                 ; 0                 ; 0                  ; 1                 ;
; nextState.S_SB3    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                 ; 0                 ; 0                  ; 1                 ;
; nextState.S_SB4    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                 ; 0                 ; 0                  ; 1                 ;
; nextState.S_SB5    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                 ; 0                 ; 0                  ; 1                 ;
; nextState.S_LUI0   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 1                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                 ; 0                 ; 0                  ; 1                 ;
; nextState.S_LUI1   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 1                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                 ; 0                 ; 0                  ; 1                 ;
; nextState.S_LUI2   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                 ; 0                 ; 0                  ; 1                 ;
; nextState.S_BRCH0  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                 ; 0                 ; 0                  ; 1                 ;
; nextState.S_BRCH1  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                 ; 0                 ; 0                  ; 1                 ;
; nextState.S_BRCH2  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                 ; 0                 ; 0                  ; 1                 ;
; nextState.S_BRCH3  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                 ; 0                 ; 0                  ; 1                 ;
; nextState.S_BRCH4  ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                 ; 0                 ; 0                  ; 1                 ;
; nextState.S_BRCH5  ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                 ; 0                 ; 0                  ; 1                 ;
; nextState.S_JUMP0  ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                 ; 0                 ; 0                  ; 1                 ;
; nextState.S_JUMP1  ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                 ; 0                 ; 0                  ; 1                 ;
; nextState.S_ERROR  ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                 ; 0                 ; 0                  ; 1                 ;
+--------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------------+------------------+-------------------+-------------------+--------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Niu32_multicycle|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+--------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+--------------+--------------+---------------+---------------+----------------+---------------+
; Name           ; state.S_ERROR ; state.S_JUMP1 ; state.S_JUMP0 ; state.S_BRCH5 ; state.S_BRCH4 ; state.S_BRCH3 ; state.S_BRCH2 ; state.S_BRCH1 ; state.S_BRCH0 ; state.S_LUI2 ; state.S_LUI1 ; state.S_LUI0 ; state.S_SB5 ; state.S_SB4 ; state.S_SB3 ; state.S_SB2 ; state.S_SB1 ; state.S_SB0 ; state.S_SW3 ; state.S_SW2 ; state.S_SW1 ; state.S_SW0 ; state.S_LB3 ; state.S_LB2 ; state.S_LB1 ; state.S_LB0 ; state.S_LW3 ; state.S_LW2 ; state.S_LW1 ; state.S_LW0 ; state.S_ALU2 ; state.S_ALU1 ; state.S_ALU0R ; state.S_ALU0I ; state.S_DECODE ; state.S_FETCH ;
+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+--------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+--------------+--------------+---------------+---------------+----------------+---------------+
; state.S_FETCH  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0              ; 0             ;
; state.S_DECODE ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 1              ; 1             ;
; state.S_ALU0I  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 1             ; 0              ; 1             ;
; state.S_ALU0R  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 1             ; 0             ; 0              ; 1             ;
; state.S_ALU1   ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 1            ; 0             ; 0             ; 0              ; 1             ;
; state.S_ALU2   ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1            ; 0            ; 0             ; 0             ; 0              ; 1             ;
; state.S_LW0    ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0            ; 0            ; 0             ; 0             ; 0              ; 1             ;
; state.S_LW1    ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0              ; 1             ;
; state.S_LW2    ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0              ; 1             ;
; state.S_LW3    ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0              ; 1             ;
; state.S_LB0    ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0              ; 1             ;
; state.S_LB1    ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0              ; 1             ;
; state.S_LB2    ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0              ; 1             ;
; state.S_LB3    ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0              ; 1             ;
; state.S_SW0    ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0              ; 1             ;
; state.S_SW1    ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0              ; 1             ;
; state.S_SW2    ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0              ; 1             ;
; state.S_SW3    ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0              ; 1             ;
; state.S_SB0    ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0              ; 1             ;
; state.S_SB1    ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0              ; 1             ;
; state.S_SB2    ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0              ; 1             ;
; state.S_SB3    ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0              ; 1             ;
; state.S_SB4    ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0              ; 1             ;
; state.S_SB5    ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0              ; 1             ;
; state.S_LUI0   ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 1            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0              ; 1             ;
; state.S_LUI1   ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 1            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0              ; 1             ;
; state.S_LUI2   ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0              ; 1             ;
; state.S_BRCH0  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0              ; 1             ;
; state.S_BRCH1  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0              ; 1             ;
; state.S_BRCH2  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0              ; 1             ;
; state.S_BRCH3  ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0              ; 1             ;
; state.S_BRCH4  ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0              ; 1             ;
; state.S_BRCH5  ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0              ; 1             ;
; state.S_JUMP0  ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0              ; 1             ;
; state.S_JUMP1  ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0              ; 1             ;
; state.S_ERROR  ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0              ; 1             ;
+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+--------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+--------------+--------------+---------------+---------------+----------------+---------------+


+---------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                    ;
+-----------------------------------------+---------------------------------------------+
; Register name                           ; Reason for Removal                          ;
+-----------------------------------------+---------------------------------------------+
; LdIR                                    ; Merged with IncPC                           ;
; IR[30]                                  ; Stuck at GND due to stuck port data_in      ;
; DrPC                                    ; Stuck at GND due to stuck port data_in      ;
; ShImm                                   ; Stuck at GND due to stuck port data_in      ;
; LdPC                                    ; Stuck at GND due to stuck port data_in      ;
; PC[0,1]                                 ; Stuck at GND due to stuck port clock_enable ;
; IR[8,9,11..15]                          ; Merged with IR[10]                          ;
; IR[29]                                  ; Merged with IR[16]                          ;
; IR[3,7]                                 ; Merged with IR[1]                           ;
; IR[4]                                   ; Merged with IR[2]                           ;
; state.S_FETCH                           ; Lost fanout                                 ;
; state.S_DECODE                          ; Lost fanout                                 ;
; state.S_ALU0I                           ; Lost fanout                                 ;
; state.S_ALU0R                           ; Lost fanout                                 ;
; state.S_ALU1                            ; Lost fanout                                 ;
; state.S_ALU2                            ; Lost fanout                                 ;
; state.S_LW0                             ; Lost fanout                                 ;
; state.S_LW1                             ; Lost fanout                                 ;
; state.S_LW2                             ; Lost fanout                                 ;
; state.S_LW3                             ; Lost fanout                                 ;
; state.S_LB0                             ; Lost fanout                                 ;
; state.S_LB1                             ; Lost fanout                                 ;
; state.S_LB2                             ; Lost fanout                                 ;
; state.S_LB3                             ; Lost fanout                                 ;
; state.S_SW0                             ; Lost fanout                                 ;
; state.S_SW1                             ; Lost fanout                                 ;
; state.S_SW2                             ; Lost fanout                                 ;
; state.S_SW3                             ; Lost fanout                                 ;
; state.S_SB0                             ; Lost fanout                                 ;
; state.S_SB1                             ; Lost fanout                                 ;
; state.S_SB2                             ; Lost fanout                                 ;
; state.S_SB3                             ; Lost fanout                                 ;
; state.S_SB4                             ; Lost fanout                                 ;
; state.S_SB5                             ; Lost fanout                                 ;
; state.S_LUI0                            ; Lost fanout                                 ;
; state.S_LUI1                            ; Lost fanout                                 ;
; state.S_LUI2                            ; Lost fanout                                 ;
; state.S_BRCH0                           ; Lost fanout                                 ;
; state.S_BRCH1                           ; Lost fanout                                 ;
; state.S_BRCH2                           ; Lost fanout                                 ;
; state.S_BRCH3                           ; Lost fanout                                 ;
; state.S_BRCH4                           ; Lost fanout                                 ;
; state.S_BRCH5                           ; Lost fanout                                 ;
; state.S_JUMP0                           ; Lost fanout                                 ;
; state.S_JUMP1                           ; Lost fanout                                 ;
; state.S_ERROR                           ; Lost fanout                                 ;
; nextState.S_BRCH0                       ; Lost fanout                                 ;
; nextState.S_BRCH1                       ; Lost fanout                                 ;
; nextState.S_BRCH2                       ; Lost fanout                                 ;
; nextState.S_BRCH3                       ; Lost fanout                                 ;
; nextState.S_BRCH4                       ; Lost fanout                                 ;
; nextState.S_BRCH5                       ; Lost fanout                                 ;
; nextState.S_JUMP0                       ; Lost fanout                                 ;
; nextState.S_JUMP1                       ; Lost fanout                                 ;
; nextState~2                             ; Lost fanout                                 ;
; nextState~3                             ; Lost fanout                                 ;
; nextState~4                             ; Lost fanout                                 ;
; nextState~5                             ; Lost fanout                                 ;
; nextState~6                             ; Lost fanout                                 ;
; nextState~7                             ; Lost fanout                                 ;
; state~38                                ; Lost fanout                                 ;
; state~39                                ; Lost fanout                                 ;
; state~40                                ; Lost fanout                                 ;
; state~41                                ; Lost fanout                                 ;
; state~42                                ; Lost fanout                                 ;
; state~43                                ; Lost fanout                                 ;
; nextState.S_ERROR                       ; Stuck at GND due to stuck port data_in      ;
; ALUout[4]~en                            ; Merged with ALUout[0]~en                    ;
; ALUout[3]~en                            ; Merged with ALUout[0]~en                    ;
; ALUout[2]~en                            ; Merged with ALUout[0]~en                    ;
; ALUout[1]~en                            ; Merged with ALUout[0]~en                    ;
; ALUout[5]~en                            ; Merged with ALUout[0]~en                    ;
; ALUout[6]~en                            ; Merged with ALUout[0]~en                    ;
; ALUout[7]~en                            ; Merged with ALUout[0]~en                    ;
; ALUout[8]~en                            ; Merged with ALUout[0]~en                    ;
; ALUout[9]~en                            ; Merged with ALUout[0]~en                    ;
; ALUout[10]~en                           ; Merged with ALUout[0]~en                    ;
; ALUout[11]~en                           ; Merged with ALUout[0]~en                    ;
; ALUout[12]~en                           ; Merged with ALUout[0]~en                    ;
; ALUout[13]~en                           ; Merged with ALUout[0]~en                    ;
; ALUout[14]~en                           ; Merged with ALUout[0]~en                    ;
; ALUout[15]~en                           ; Merged with ALUout[0]~en                    ;
; ALUout[16]~en                           ; Merged with ALUout[0]~en                    ;
; ALUout[17]~en                           ; Merged with ALUout[0]~en                    ;
; ALUout[18]~en                           ; Merged with ALUout[0]~en                    ;
; ALUout[19]~en                           ; Merged with ALUout[0]~en                    ;
; ALUout[20]~en                           ; Merged with ALUout[0]~en                    ;
; ALUout[21]~en                           ; Merged with ALUout[0]~en                    ;
; ALUout[22]~en                           ; Merged with ALUout[0]~en                    ;
; ALUout[23]~en                           ; Merged with ALUout[0]~en                    ;
; ALUout[24]~en                           ; Merged with ALUout[0]~en                    ;
; ALUout[25]~en                           ; Merged with ALUout[0]~en                    ;
; ALUout[26]~en                           ; Merged with ALUout[0]~en                    ;
; ALUout[27]~en                           ; Merged with ALUout[0]~en                    ;
; ALUout[28]~en                           ; Merged with ALUout[0]~en                    ;
; ALUout[29]~en                           ; Merged with ALUout[0]~en                    ;
; ALUout[30]~en                           ; Merged with ALUout[0]~en                    ;
; ALUout[31]~en                           ; Merged with ALUout[0]~en                    ;
; Total Number of Removed Registers = 106 ;                                             ;
+-----------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                        ;
+---------------+---------------------------+----------------------------------------+
; Register name ; Reason for Removal        ; Registers Removed due to This Register ;
+---------------+---------------------------+----------------------------------------+
; IR[30]        ; Stuck at GND              ; DrPC, LdPC, PC[0], PC[1]               ;
;               ; due to stuck port data_in ;                                        ;
+---------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1616  ;
; Number of registers using Synchronous Clear  ; 14    ;
; Number of registers using Synchronous Load   ; 33    ;
; Number of registers using Asynchronous Clear ; 494   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 649   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; resetReg                                                                                                                                                                      ; 68      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; Total number of inverted registers = 12                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |Niu32_multicycle|MDR[30]                                                                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Niu32_multicycle|MDR[7]                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Niu32_multicycle|MDR[2]                                                                                                ;
; 25:1               ; 7 bits    ; 112 LEs       ; 70 LEs               ; 42 LEs                 ; Yes        ; |Niu32_multicycle|ALUout[16]                                                                                            ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |Niu32_multicycle|ALUout[26]                                                                                            ;
; 26:1               ; 8 bits    ; 136 LEs       ; 96 LEs               ; 40 LEs                 ; Yes        ; |Niu32_multicycle|ALUout[11]                                                                                            ;
; 27:1               ; 2 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |Niu32_multicycle|ALUout[28]                                                                                            ;
; 27:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |Niu32_multicycle|ALUout[7]                                                                                             ;
; 28:1               ; 2 bits    ; 36 LEs        ; 26 LEs               ; 10 LEs                 ; Yes        ; |Niu32_multicycle|ALUout[31]                                                                                            ;
; 28:1               ; 2 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |Niu32_multicycle|ALUout[3]                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Niu32_multicycle|ShiftLeft1                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Niu32_multicycle|ShiftLeft1                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |Niu32_multicycle|ShiftLeft3                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Niu32_multicycle|ShiftLeft3                                                                                            ;
; 17:1               ; 9 bits    ; 99 LEs        ; 54 LEs               ; 45 LEs                 ; No         ; |Niu32_multicycle|nextState                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Niu32_multicycle|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Niu32_multicycle|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |Niu32_multicycle|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |Niu32_multicycle|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |Niu32_multicycle|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |Niu32_multicycle|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated ;
+---------------------------------+--------------------+------+---------------+
; Assignment                      ; Value              ; From ; To            ;
+---------------------------------+--------------------+------+---------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -             ;
+---------------------------------+--------------------+------+---------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Niu32_multicycle ;
+-----------------+----------------------------------+-----------------------------+
; Parameter Name  ; Value                            ; Type                        ;
+-----------------+----------------------------------+-----------------------------+
; WORD_SIZE       ; 32                               ; Signed Integer              ;
; INSTR_SIZE      ; 4                                ; Signed Integer              ;
; IMM_SIZE        ; 17                               ; Signed Integer              ;
; NUM_REGS        ; 32                               ; Signed Integer              ;
; REG_BITS        ; 5                                ; Signed Integer              ;
; OP_BITS         ; 5                                ; Signed Integer              ;
; STATE_BITS      ; 6                                ; Signed Integer              ;
; ADDR_HEX        ; 11111111111111110000000000000000 ; Unsigned Binary             ;
; ADDR_LEDR       ; 11111111111111110000000000100000 ; Unsigned Binary             ;
; ADDR_LEDG       ; 11111111111111110000000001000000 ; Unsigned Binary             ;
; ADDR_KEY        ; 11111111111111110000000100000000 ; Unsigned Binary             ;
; ADDR_SWITCH     ; 11111111111111110000000100100000 ; Unsigned Binary             ;
; INIT_MIF        ; debugLightTest.mif               ; String                      ;
; IMEM_WORDS      ; 2048                             ; Signed Integer              ;
; DMEM_WORDS      ; 2048                             ; Signed Integer              ;
; MEM_ADDR_BITS   ; 13                               ; Signed Integer              ;
; MEM_WORD_OFFSET ; 2                                ; Signed Integer              ;
; PC_STARTLOC     ; 00000000000000000000000000000000 ; Unsigned Binary             ;
; BUS_NOSIG       ; ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ ; Unsigned Binary             ;
; BYTE_SEL_MASK   ; 00000000000000000000000011111111 ; Unsigned Binary             ;
; OP1_ALUI        ; 00000                            ; Unsigned Binary             ;
; OP1_ADDI        ; 00001                            ; Unsigned Binary             ;
; OP1_MLTI        ; 00010                            ; Unsigned Binary             ;
; OP1_DIVI        ; 00011                            ; Unsigned Binary             ;
; OP1_ANDI        ; 00101                            ; Unsigned Binary             ;
; OP1_ORI         ; 00110                            ; Unsigned Binary             ;
; OP1_XORI        ; 00111                            ; Unsigned Binary             ;
; OP1_SULI        ; 01000                            ; Unsigned Binary             ;
; OP1_SSLI        ; 01001                            ; Unsigned Binary             ;
; OP1_SURI        ; 01010                            ; Unsigned Binary             ;
; OP1_SSRI        ; 01011                            ; Unsigned Binary             ;
; OP1_LW          ; 10000                            ; Unsigned Binary             ;
; OP1_LB          ; 10001                            ; Unsigned Binary             ;
; OP1_SW          ; 10011                            ; Unsigned Binary             ;
; OP1_SB          ; 10100                            ; Unsigned Binary             ;
; OP1_LUI         ; 10110                            ; Unsigned Binary             ;
; OP1_BEQ         ; 11000                            ; Unsigned Binary             ;
; OP1_BNE         ; 11001                            ; Unsigned Binary             ;
; OP1_BLT         ; 11010                            ; Unsigned Binary             ;
; OP1_BLE         ; 11011                            ; Unsigned Binary             ;
; OP1_JAL         ; 11111                            ; Unsigned Binary             ;
; OP2_SUB         ; 00000                            ; Unsigned Binary             ;
; OP2_ADD         ; 00001                            ; Unsigned Binary             ;
; OP2_MLT         ; 00010                            ; Unsigned Binary             ;
; OP2_DIV         ; 00011                            ; Unsigned Binary             ;
; OP2_NOT         ; 00100                            ; Unsigned Binary             ;
; OP2_AND         ; 00101                            ; Unsigned Binary             ;
; OP2_OR          ; 00110                            ; Unsigned Binary             ;
; OP2_XOR         ; 00111                            ; Unsigned Binary             ;
; OP2_SUL         ; 01000                            ; Unsigned Binary             ;
; OP2_SSL         ; 01001                            ; Unsigned Binary             ;
; OP2_SUR         ; 01010                            ; Unsigned Binary             ;
; OP2_SSR         ; 01011                            ; Unsigned Binary             ;
; OP2_EQ          ; 10000                            ; Unsigned Binary             ;
; OP2_NEQ         ; 10001                            ; Unsigned Binary             ;
; OP2_LT          ; 10010                            ; Unsigned Binary             ;
; OP2_LEQ         ; 10011                            ; Unsigned Binary             ;
; OP3_LUI         ; 11100                            ; Unsigned Binary             ;
; OP3_BITSEL      ; 11101                            ; Unsigned Binary             ;
; OP3_BITUNSET    ; 11110                            ; Unsigned Binary             ;
; OP3_BITSET      ; 11111                            ; Unsigned Binary             ;
; S_FETCH         ; 000000                           ; Unsigned Binary             ;
; S_DECODE        ; 000001                           ; Unsigned Binary             ;
; S_ALU0I         ; 000010                           ; Unsigned Binary             ;
; S_ALU0R         ; 000011                           ; Unsigned Binary             ;
; S_ALU1          ; 000100                           ; Unsigned Binary             ;
; S_ALU2          ; 000101                           ; Unsigned Binary             ;
; S_ALU3          ; 000110                           ; Unsigned Binary             ;
; S_LW0           ; 000111                           ; Unsigned Binary             ;
; S_LW1           ; 001000                           ; Unsigned Binary             ;
; S_LW2           ; 001001                           ; Unsigned Binary             ;
; S_LW3           ; 001010                           ; Unsigned Binary             ;
; S_LB0           ; 001011                           ; Unsigned Binary             ;
; S_LB1           ; 001100                           ; Unsigned Binary             ;
; S_LB2           ; 001101                           ; Unsigned Binary             ;
; S_LB3           ; 001110                           ; Unsigned Binary             ;
; S_SW0           ; 001111                           ; Unsigned Binary             ;
; S_SW1           ; 010000                           ; Unsigned Binary             ;
; S_SW2           ; 010001                           ; Unsigned Binary             ;
; S_SW3           ; 010010                           ; Unsigned Binary             ;
; S_SB0           ; 010011                           ; Unsigned Binary             ;
; S_SB1           ; 010100                           ; Unsigned Binary             ;
; S_SB2           ; 010101                           ; Unsigned Binary             ;
; S_SB3           ; 010110                           ; Unsigned Binary             ;
; S_SB4           ; 010111                           ; Unsigned Binary             ;
; S_SB5           ; 011000                           ; Unsigned Binary             ;
; S_LUI0          ; 011001                           ; Unsigned Binary             ;
; S_LUI1          ; 011010                           ; Unsigned Binary             ;
; S_LUI2          ; 011011                           ; Unsigned Binary             ;
; S_BRCH0         ; 011100                           ; Unsigned Binary             ;
; S_BRCH1         ; 011101                           ; Unsigned Binary             ;
; S_BRCH2         ; 011110                           ; Unsigned Binary             ;
; S_BRCH3         ; 011111                           ; Unsigned Binary             ;
; S_BRCH4         ; 100000                           ; Unsigned Binary             ;
; S_BRCH5         ; 100001                           ; Unsigned Binary             ;
; S_JUMP0         ; 100010                           ; Unsigned Binary             ;
; S_JUMP1         ; 100011                           ; Unsigned Binary             ;
; S_ERROR         ; 111111                           ; Unsigned Binary             ;
; ON              ; 1                                ; Unsigned Binary             ;
; OFF             ; 0                                ; Unsigned Binary             ;
+-----------------+----------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SXT:ExtendImmTo32 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; IBITS          ; 17    ; Signed Integer                        ;
; OBITS          ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                          ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                  ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_data_bits                                   ; 66                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_bits                                ; 66                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_node_crc_hiword                             ; 13148                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_node_crc_loword                             ; 14419                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                           ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                           ; String         ;
; sld_inversion_mask_length                       ; 286                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_storage_qualifier_bits                      ; 66                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_storage_qualifier_gap_record                ; 1                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_storage_qualifier_mode                      ; TRANSITIONAL                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 67                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                              ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:dmem_rtl_0     ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 32                   ; Untyped        ;
; WIDTHAD_A                          ; 11                   ; Untyped        ;
; NUMWORDS_A                         ; 2048                 ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 32                   ; Untyped        ;
; WIDTHAD_B                          ; 11                   ; Untyped        ;
; NUMWORDS_B                         ; 2048                 ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; debugLightTest.mif   ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_cdl1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                   ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32         ; Untyped             ;
; LPM_WIDTHB                                     ; 32         ; Untyped             ;
; LPM_WIDTHP                                     ; 64         ; Untyped             ;
; LPM_WIDTHR                                     ; 64         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_l8t   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 32             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_vfm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                  ;
+-------------------------------------------+-----------------------+
; Name                                      ; Value                 ;
+-------------------------------------------+-----------------------+
; Number of entity instances                ; 1                     ;
; Entity Instance                           ; altsyncram:dmem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT             ;
;     -- WIDTH_A                            ; 32                    ;
;     -- NUMWORDS_A                         ; 2048                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED          ;
;     -- WIDTH_B                            ; 32                    ;
;     -- NUMWORDS_B                         ; 2048                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA              ;
+-------------------------------------------+-----------------------+


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 1              ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32             ;
;     -- LPM_WIDTHB                     ; 32             ;
;     -- LPM_WIDTHP                     ; 64             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 66                  ; 66               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:22     ;
; sld_hub:auto_hub ; 00:00:02     ;
+------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                       ;
+-----------+---------------+-----------+----------------+-------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name      ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection ; Details                                                                                                                                             ;
+-----------+---------------+-----------+----------------+-------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK_50  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLOCK_50          ; N/A                                                                                                                                                 ;
; IR[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[0]             ; N/A                                                                                                                                                 ;
; IR[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[0]             ; N/A                                                                                                                                                 ;
; IR[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[0]             ; N/A                                                                                                                                                 ;
; IR[10]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[10]            ; N/A                                                                                                                                                 ;
; IR[10]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[10]            ; N/A                                                                                                                                                 ;
; IR[10]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[10]            ; N/A                                                                                                                                                 ;
; IR[11]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[10]            ; N/A                                                                                                                                                 ;
; IR[11]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[10]            ; N/A                                                                                                                                                 ;
; IR[11]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[10]            ; N/A                                                                                                                                                 ;
; IR[12]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[10]            ; N/A                                                                                                                                                 ;
; IR[12]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[10]            ; N/A                                                                                                                                                 ;
; IR[12]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[10]            ; N/A                                                                                                                                                 ;
; IR[13]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[10]            ; N/A                                                                                                                                                 ;
; IR[13]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[10]            ; N/A                                                                                                                                                 ;
; IR[13]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[10]            ; N/A                                                                                                                                                 ;
; IR[14]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[10]            ; N/A                                                                                                                                                 ;
; IR[14]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[10]            ; N/A                                                                                                                                                 ;
; IR[14]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[10]            ; N/A                                                                                                                                                 ;
; IR[15]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[10]            ; N/A                                                                                                                                                 ;
; IR[15]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[10]            ; N/A                                                                                                                                                 ;
; IR[15]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[10]            ; N/A                                                                                                                                                 ;
; IR[16]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[16]            ; N/A                                                                                                                                                 ;
; IR[16]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[16]            ; N/A                                                                                                                                                 ;
; IR[16]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[16]            ; N/A                                                                                                                                                 ;
; IR[17]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[17]            ; N/A                                                                                                                                                 ;
; IR[17]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[17]            ; N/A                                                                                                                                                 ;
; IR[17]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[17]            ; N/A                                                                                                                                                 ;
; IR[18]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[18]            ; N/A                                                                                                                                                 ;
; IR[18]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[18]            ; N/A                                                                                                                                                 ;
; IR[18]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[18]            ; N/A                                                                                                                                                 ;
; IR[19]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[19]            ; N/A                                                                                                                                                 ;
; IR[19]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[19]            ; N/A                                                                                                                                                 ;
; IR[19]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[19]            ; N/A                                                                                                                                                 ;
; IR[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[1]             ; N/A                                                                                                                                                 ;
; IR[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[1]             ; N/A                                                                                                                                                 ;
; IR[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[1]             ; N/A                                                                                                                                                 ;
; IR[20]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[20]            ; N/A                                                                                                                                                 ;
; IR[20]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[20]            ; N/A                                                                                                                                                 ;
; IR[20]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[20]            ; N/A                                                                                                                                                 ;
; IR[21]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[21]            ; N/A                                                                                                                                                 ;
; IR[21]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[21]            ; N/A                                                                                                                                                 ;
; IR[21]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[21]            ; N/A                                                                                                                                                 ;
; IR[22]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[22]            ; N/A                                                                                                                                                 ;
; IR[22]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[22]            ; N/A                                                                                                                                                 ;
; IR[22]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[22]            ; N/A                                                                                                                                                 ;
; IR[23]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[23]            ; N/A                                                                                                                                                 ;
; IR[23]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[23]            ; N/A                                                                                                                                                 ;
; IR[23]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[23]            ; N/A                                                                                                                                                 ;
; IR[24]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[24]            ; N/A                                                                                                                                                 ;
; IR[24]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[24]            ; N/A                                                                                                                                                 ;
; IR[24]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[24]            ; N/A                                                                                                                                                 ;
; IR[25]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[25]            ; N/A                                                                                                                                                 ;
; IR[25]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[25]            ; N/A                                                                                                                                                 ;
; IR[25]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[25]            ; N/A                                                                                                                                                 ;
; IR[26]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[26]            ; N/A                                                                                                                                                 ;
; IR[26]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[26]            ; N/A                                                                                                                                                 ;
; IR[26]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[26]            ; N/A                                                                                                                                                 ;
; IR[27]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[27]            ; N/A                                                                                                                                                 ;
; IR[27]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[27]            ; N/A                                                                                                                                                 ;
; IR[27]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[27]            ; N/A                                                                                                                                                 ;
; IR[28]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[28]            ; N/A                                                                                                                                                 ;
; IR[28]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[28]            ; N/A                                                                                                                                                 ;
; IR[28]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[28]            ; N/A                                                                                                                                                 ;
; IR[29]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[16]            ; N/A                                                                                                                                                 ;
; IR[29]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[16]            ; N/A                                                                                                                                                 ;
; IR[29]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[16]            ; N/A                                                                                                                                                 ;
; IR[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[2]             ; N/A                                                                                                                                                 ;
; IR[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[2]             ; N/A                                                                                                                                                 ;
; IR[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[2]             ; N/A                                                                                                                                                 ;
; IR[30]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                 ;
; IR[30]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                 ;
; IR[30]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                 ;
; IR[31]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[31]            ; N/A                                                                                                                                                 ;
; IR[31]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[31]            ; N/A                                                                                                                                                 ;
; IR[31]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[31]            ; N/A                                                                                                                                                 ;
; IR[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[1]             ; N/A                                                                                                                                                 ;
; IR[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[1]             ; N/A                                                                                                                                                 ;
; IR[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[1]             ; N/A                                                                                                                                                 ;
; IR[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[2]             ; N/A                                                                                                                                                 ;
; IR[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[2]             ; N/A                                                                                                                                                 ;
; IR[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[2]             ; N/A                                                                                                                                                 ;
; IR[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[5]             ; N/A                                                                                                                                                 ;
; IR[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[5]             ; N/A                                                                                                                                                 ;
; IR[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[5]             ; N/A                                                                                                                                                 ;
; IR[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[6]             ; N/A                                                                                                                                                 ;
; IR[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[6]             ; N/A                                                                                                                                                 ;
; IR[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[6]             ; N/A                                                                                                                                                 ;
; IR[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[1]             ; N/A                                                                                                                                                 ;
; IR[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[1]             ; N/A                                                                                                                                                 ;
; IR[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[1]             ; N/A                                                                                                                                                 ;
; IR[8]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[10]            ; N/A                                                                                                                                                 ;
; IR[8]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[10]            ; N/A                                                                                                                                                 ;
; IR[8]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[10]            ; N/A                                                                                                                                                 ;
; IR[9]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[10]            ; N/A                                                                                                                                                 ;
; IR[9]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[10]            ; N/A                                                                                                                                                 ;
; IR[9]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IR[10]            ; N/A                                                                                                                                                 ;
; PC[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                 ;
; PC[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                 ;
; PC[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                 ;
; PC[10]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[10]            ; N/A                                                                                                                                                 ;
; PC[10]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[10]            ; N/A                                                                                                                                                 ;
; PC[10]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[10]            ; N/A                                                                                                                                                 ;
; PC[11]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[11]            ; N/A                                                                                                                                                 ;
; PC[11]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[11]            ; N/A                                                                                                                                                 ;
; PC[11]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[11]            ; N/A                                                                                                                                                 ;
; PC[12]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[12]            ; N/A                                                                                                                                                 ;
; PC[12]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[12]            ; N/A                                                                                                                                                 ;
; PC[12]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[12]            ; N/A                                                                                                                                                 ;
; PC[13]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[13]            ; N/A                                                                                                                                                 ;
; PC[13]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[13]            ; N/A                                                                                                                                                 ;
; PC[13]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[13]            ; N/A                                                                                                                                                 ;
; PC[14]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[14]            ; N/A                                                                                                                                                 ;
; PC[14]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[14]            ; N/A                                                                                                                                                 ;
; PC[14]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[14]            ; N/A                                                                                                                                                 ;
; PC[15]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[15]            ; N/A                                                                                                                                                 ;
; PC[15]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[15]            ; N/A                                                                                                                                                 ;
; PC[15]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[15]            ; N/A                                                                                                                                                 ;
; PC[16]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[16]            ; N/A                                                                                                                                                 ;
; PC[16]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[16]            ; N/A                                                                                                                                                 ;
; PC[16]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[16]            ; N/A                                                                                                                                                 ;
; PC[17]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[17]            ; N/A                                                                                                                                                 ;
; PC[17]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[17]            ; N/A                                                                                                                                                 ;
; PC[17]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[17]            ; N/A                                                                                                                                                 ;
; PC[18]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[18]            ; N/A                                                                                                                                                 ;
; PC[18]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[18]            ; N/A                                                                                                                                                 ;
; PC[18]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[18]            ; N/A                                                                                                                                                 ;
; PC[19]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[19]            ; N/A                                                                                                                                                 ;
; PC[19]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[19]            ; N/A                                                                                                                                                 ;
; PC[19]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[19]            ; N/A                                                                                                                                                 ;
; PC[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                 ;
; PC[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                 ;
; PC[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                 ;
; PC[20]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[20]            ; N/A                                                                                                                                                 ;
; PC[20]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[20]            ; N/A                                                                                                                                                 ;
; PC[20]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[20]            ; N/A                                                                                                                                                 ;
; PC[21]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[21]            ; N/A                                                                                                                                                 ;
; PC[21]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[21]            ; N/A                                                                                                                                                 ;
; PC[21]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[21]            ; N/A                                                                                                                                                 ;
; PC[22]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[22]            ; N/A                                                                                                                                                 ;
; PC[22]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[22]            ; N/A                                                                                                                                                 ;
; PC[22]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[22]            ; N/A                                                                                                                                                 ;
; PC[23]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[23]            ; N/A                                                                                                                                                 ;
; PC[23]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[23]            ; N/A                                                                                                                                                 ;
; PC[23]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[23]            ; N/A                                                                                                                                                 ;
; PC[24]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[24]            ; N/A                                                                                                                                                 ;
; PC[24]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[24]            ; N/A                                                                                                                                                 ;
; PC[24]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[24]            ; N/A                                                                                                                                                 ;
; PC[25]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[25]            ; N/A                                                                                                                                                 ;
; PC[25]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[25]            ; N/A                                                                                                                                                 ;
; PC[25]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[25]            ; N/A                                                                                                                                                 ;
; PC[26]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[26]            ; N/A                                                                                                                                                 ;
; PC[26]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[26]            ; N/A                                                                                                                                                 ;
; PC[26]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[26]            ; N/A                                                                                                                                                 ;
; PC[27]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[27]            ; N/A                                                                                                                                                 ;
; PC[27]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[27]            ; N/A                                                                                                                                                 ;
; PC[27]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[27]            ; N/A                                                                                                                                                 ;
; PC[28]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[28]            ; N/A                                                                                                                                                 ;
; PC[28]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[28]            ; N/A                                                                                                                                                 ;
; PC[28]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[28]            ; N/A                                                                                                                                                 ;
; PC[29]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[29]            ; N/A                                                                                                                                                 ;
; PC[29]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[29]            ; N/A                                                                                                                                                 ;
; PC[29]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[29]            ; N/A                                                                                                                                                 ;
; PC[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[2]             ; N/A                                                                                                                                                 ;
; PC[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[2]             ; N/A                                                                                                                                                 ;
; PC[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[2]             ; N/A                                                                                                                                                 ;
; PC[30]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[30]            ; N/A                                                                                                                                                 ;
; PC[30]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[30]            ; N/A                                                                                                                                                 ;
; PC[30]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[30]            ; N/A                                                                                                                                                 ;
; PC[31]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[31]            ; N/A                                                                                                                                                 ;
; PC[31]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[31]            ; N/A                                                                                                                                                 ;
; PC[31]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[31]            ; N/A                                                                                                                                                 ;
; PC[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[3]             ; N/A                                                                                                                                                 ;
; PC[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[3]             ; N/A                                                                                                                                                 ;
; PC[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[3]             ; N/A                                                                                                                                                 ;
; PC[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[4]             ; N/A                                                                                                                                                 ;
; PC[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[4]             ; N/A                                                                                                                                                 ;
; PC[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[4]             ; N/A                                                                                                                                                 ;
; PC[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[5]             ; N/A                                                                                                                                                 ;
; PC[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[5]             ; N/A                                                                                                                                                 ;
; PC[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[5]             ; N/A                                                                                                                                                 ;
; PC[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[6]             ; N/A                                                                                                                                                 ;
; PC[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[6]             ; N/A                                                                                                                                                 ;
; PC[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[6]             ; N/A                                                                                                                                                 ;
; PC[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[7]             ; N/A                                                                                                                                                 ;
; PC[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[7]             ; N/A                                                                                                                                                 ;
; PC[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[7]             ; N/A                                                                                                                                                 ;
; PC[8]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[8]             ; N/A                                                                                                                                                 ;
; PC[8]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[8]             ; N/A                                                                                                                                                 ;
; PC[8]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[8]             ; N/A                                                                                                                                                 ;
; PC[9]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[9]             ; N/A                                                                                                                                                 ;
; PC[9]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[9]             ; N/A                                                                                                                                                 ;
; PC[9]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC[9]             ; N/A                                                                                                                                                 ;
; nextState ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; nextState ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; nextState ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; state     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; state     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; state     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
+-----------+---------------+-----------+----------------+-------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Jul 22 13:57:33 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Niu32_multicycle -c Niu32_multicycle
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file clockdivider.v
    Info (12023): Found entity 1: ClockDivider
Info (12021): Found 1 design units, including 1 entities, in source file niu32_multicycle.v
    Info (12023): Found entity 1: Niu32_multicycle
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: Pll
Info (12021): Found 1 design units, including 1 entities, in source file sevenseg.v
    Info (12023): Found entity 1: SevenSeg
Info (12021): Found 1 design units, including 1 entities, in source file sxt.v
    Info (12023): Found entity 1: SXT
Warning (10236): Verilog HDL Implicit Net warning at ClockDivider.v(17): created implicit net for "clkout"
Info (12127): Elaborating entity "Niu32_multicycle" for the top level hierarchy
Warning (10858): Verilog HDL warning at Niu32_multicycle.v(95): object lock used but never assigned
Warning (10858): Verilog HDL warning at Niu32_multicycle.v(167): object imem used but never assigned
Warning (10030): Net "lock" at Niu32_multicycle.v(95) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "SevenSeg" for hierarchy "SevenSeg:Hex0Out"
Info (12128): Elaborating entity "SXT" for hierarchy "SXT:ExtendImmTo32"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8q14.tdf
    Info (12023): Found entity 1: altsyncram_8q14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf
    Info (12023): Found entity 1: mux_aoc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6ci.tdf
    Info (12023): Found entity 1: cntr_6ci
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_bcc.tdf
    Info (12023): Found entity 1: cmpr_bcc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf
    Info (12023): Found entity 1: cntr_02j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf
    Info (12023): Found entity 1: cntr_sbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf
    Info (12023): Found entity 1: cmpr_8cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (276024): Pass-through logic not created for RAM node "dmem_rtl_0"
Warning (113028): 2040 out of 2048 addresses are uninitialized. The Quartus II software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported.
    Warning (113027): Addresses ranging from 8 to 2047 are not initialized
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dmem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to debugLightTest.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0"
Info (12130): Elaborated megafunction instantiation "altsyncram:dmem_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:dmem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "debugLightTest.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cdl1.tdf
    Info (12023): Found entity 1: altsyncram_cdl1
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0"
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf
    Info (12023): Found entity 1: mult_l8t
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0"
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vfm.tdf
    Info (12023): Found entity 1: lpm_divide_vfm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf
    Info (12023): Found entity 1: alt_u_div_k5f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "lpm_mult:Mult0|mult_l8t:auto_generated|mac_mult7"
        Warning (14320): Synthesized away node "lpm_mult:Mult0|mult_l8t:auto_generated|mac_out8"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bus[2]" to the node "LEDRout[2]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bus[3]" to the node "LEDRout[3]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bus[4]" to the node "LEDRout[4]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bus[5]" to the node "LEDRout[5]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bus[6]" to the node "LEDRout[6]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bus[7]" to the node "LEDRout[7]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bus[8]" to the node "LEDRout[8]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bus[9]" to the node "LEDRout[9]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bus[10]" to the node "HEXout[10]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bus[11]" to the node "HEXout[11]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bus[14]" to the node "HEXout[14]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bus[13]" to the node "HEXout[13]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bus[12]" to the node "HEXout[12]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bus[15]" to the node "HEXout[15]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bus[16]" to the node "MAR[16]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bus[17]" to the node "MAR[17]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bus[18]" to the node "MAR[18]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bus[19]" to the node "MAR[19]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bus[20]" to the node "MAR[20]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bus[21]" to the node "MAR[21]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bus[22]" to the node "MAR[22]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bus[23]" to the node "MAR[23]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bus[24]" to the node "MAR[24]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bus[25]" to the node "MAR[25]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bus[26]" to the node "MAR[26]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bus[27]" to the node "MAR[27]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bus[28]" to the node "MAR[28]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bus[29]" to the node "MAR[29]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bus[30]" to the node "MAR[30]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bus[31]" to the node "MAR[31]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bus[0]" to the node "LEDRout[0]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "bus[1]" to the node "LEDRout[1]"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "bus[0]" to the node "LEDRout[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "bus[1]" to the node "LEDRout[1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "bus[2]" to the node "LEDRout[2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "bus[3]" to the node "LEDRout[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "bus[4]" to the node "LEDRout[4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "bus[5]" to the node "LEDRout[5]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "bus[6]" to the node "LEDRout[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "bus[7]" to the node "LEDRout[7]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "bus[8]" to the node "LEDRout[8]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "bus[9]" to the node "LEDRout[9]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "bus[10]" to the node "HEXout[10]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "bus[11]" to the node "HEXout[11]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "bus[14]" to the node "HEXout[14]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "bus[13]" to the node "HEXout[13]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "bus[12]" to the node "HEXout[12]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "bus[15]" to the node "HEXout[15]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "bus[16]" to the node "MAR[16]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "bus[17]" to the node "MAR[17]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "bus[18]" to the node "MAR[18]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "bus[19]" to the node "MAR[19]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "bus[20]" to the node "MAR[20]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "bus[21]" to the node "MAR[21]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "bus[22]" to the node "MAR[22]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "bus[23]" to the node "MAR[23]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "bus[24]" to the node "MAR[24]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "bus[25]" to the node "MAR[25]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "bus[26]" to the node "MAR[26]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "bus[27]" to the node "MAR[27]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "bus[28]" to the node "MAR[28]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "bus[29]" to the node "MAR[29]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "bus[30]" to the node "MAR[30]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "bus[31]" to the node "MAR[31]" into an OR gate
Info (17049): 56 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (144001): Generated suppressed messages file C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 193 of its 199 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 6 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4232 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 47 output pins
    Info (21061): Implemented 4061 logic cells
    Info (21064): Implemented 99 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 79 warnings
    Info: Peak virtual memory: 604 megabytes
    Info: Processing ended: Wed Jul 22 13:58:18 2015
    Info: Elapsed time: 00:00:45
    Info: Total CPU time (on all processors): 00:00:41


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.map.smsg.


