\hypertarget{stm32f7xx__hal__tim_8c_source}{}\doxysection{stm32f7xx\+\_\+hal\+\_\+tim.\+c}
\label{stm32f7xx__hal__tim_8c_source}\index{Autodrone32/Libraries/STM32F7xx\_HAL\_Driver/Src/stm32f7xx\_hal\_tim.c@{Autodrone32/Libraries/STM32F7xx\_HAL\_Driver/Src/stm32f7xx\_hal\_tim.c}}
\mbox{\hyperlink{stm32f7xx__hal__tim_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00001}00001 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00186}00186 \textcolor{comment}{/* Includes -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00187}00187 \textcolor{preprocessor}{\#include "{}../../../Libraries/STM32F7xx\_HAL\_Driver/Inc/stm32f7xx\_hal.h"{}}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00188}00188 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00198}00198 \textcolor{preprocessor}{\#ifdef HAL\_TIM\_MODULE\_ENABLED}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00199}00199 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00200}00200 \textcolor{comment}{/* Private typedef -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00201}00201 \textcolor{comment}{/* Private define -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00202}00202 \textcolor{comment}{/* Private macros -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00203}00203 \textcolor{comment}{/* Private variables -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00204}00204 \textcolor{comment}{/* Private function prototypes -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00208}00208 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_OC1\_SetConfig(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\_OC\_InitTypeDef}} *OC\_Config);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00209}00209 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_OC3\_SetConfig(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\_OC\_InitTypeDef}} *OC\_Config);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00210}00210 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_OC4\_SetConfig(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\_OC\_InitTypeDef}} *OC\_Config);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00211}00211 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_OC5\_SetConfig(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\_OC\_InitTypeDef}} *OC\_Config);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00212}00212 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_OC6\_SetConfig(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\_OC\_InitTypeDef}} *OC\_Config);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00213}00213 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_TI1\_ConfigInputStage(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t TIM\_ICPolarity, uint32\_t TIM\_ICFilter);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00214}00214 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_TI2\_SetConfig(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t TIM\_ICPolarity, uint32\_t TIM\_ICSelection,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00215}00215                               uint32\_t TIM\_ICFilter);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00216}00216 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_TI2\_ConfigInputStage(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t TIM\_ICPolarity, uint32\_t TIM\_ICFilter);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00217}00217 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_TI3\_SetConfig(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t TIM\_ICPolarity, uint32\_t TIM\_ICSelection,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00218}00218                               uint32\_t TIM\_ICFilter);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00219}00219 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_TI4\_SetConfig(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t TIM\_ICPolarity, uint32\_t TIM\_ICSelection,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00220}00220                               uint32\_t TIM\_ICFilter);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00221}00221 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_ITRx\_SetConfig(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t InputTriggerSource);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00222}00222 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_DMAPeriodElapsedCplt(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00223}00223 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_DMAPeriodElapsedHalfCplt(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00224}00224 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_DMADelayPulseCplt(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00225}00225 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_DMATriggerCplt(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00226}00226 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_DMATriggerHalfCplt(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00227}00227 \textcolor{keyword}{static} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} TIM\_SlaveTimer\_SetConfig(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00228}00228                                                   \mbox{\hyperlink{struct_t_i_m___slave_config_type_def}{TIM\_SlaveConfigTypeDef}} *sSlaveConfig);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00232}00232 \textcolor{comment}{/* Exported functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00233}00233 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00269}00269 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group1_ga1b288eb68eb52c97b8d187cdd6e9088f}{HAL\_TIM\_Base\_Init}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00270}00270 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00271}00271   \textcolor{comment}{/* Check the TIM handle allocation */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00272}00272   \textcolor{keywordflow}{if} (htim == NULL)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00273}00273   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00274}00274     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00275}00275   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00276}00276 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00277}00277   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00278}00278   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gab6fdc27b3ccd972bf39b95e4d148a829}{IS\_TIM\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00279}00279   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga51e09bf84a3abf86e47fa45047fd6506}{IS\_TIM\_COUNTER\_MODE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a21046dd4833b51c8e3f5c82ea134d03c}{Init}}.\mbox{\hyperlink{struct_t_i_m___base___init_type_def_a4b29303489c983d0e9326d7ae0196ceb}{CounterMode}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00280}00280   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_gac7f7ba7f6f173631c81176d4602c2f11}{IS\_TIM\_CLOCKDIVISION\_DIV}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a21046dd4833b51c8e3f5c82ea134d03c}{Init}}.\mbox{\hyperlink{struct_t_i_m___base___init_type_def_a8f20e02ae2774e1523942604315b8e13}{ClockDivision}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00281}00281   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_gab99bb1fa5b82450c33c693d19c2893e7}{IS\_TIM\_AUTORELOAD\_PRELOAD}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a21046dd4833b51c8e3f5c82ea134d03c}{Init}}.\mbox{\hyperlink{struct_t_i_m___base___init_type_def_a24796ba26d572a0993cb065a02865723}{AutoReloadPreload}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00282}00282 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00283}00283   \textcolor{keywordflow}{if} (htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} == \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca28011b79e60b74a6c55947c505c51cbc}{HAL\_TIM\_STATE\_RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00284}00284   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00285}00285     \textcolor{comment}{/* Allocate lock resource and initialize it */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00286}00286     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}{Lock}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_ab367482e943333a1299294eadaad284ba9bd487430440139444e6e7ff226005c0}{HAL\_UNLOCKED}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00287}00287 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00288}00288 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00289}00289     \textcolor{comment}{/* Reset interrupt callbacks to legacy weak callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00290}00290     TIM\_ResetCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00291}00291 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00292}00292     \textcolor{keywordflow}{if} (htim-\/>Base\_MspInitCallback == NULL)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00293}00293     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00294}00294       htim-\/>Base\_MspInitCallback = \mbox{\hyperlink{group___t_i_m___exported___functions___group1_ga818f4d5d1e2f417438d281b4ac9efb9c}{HAL\_TIM\_Base\_MspInit}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00295}00295     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00296}00296     \textcolor{comment}{/* Init the low level hardware : GPIO, CLOCK, NVIC */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00297}00297     htim-\/>Base\_MspInitCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00298}00298 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00299}00299     \textcolor{comment}{/* Init the low level hardware : GPIO, CLOCK, NVIC */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00300}00300     \mbox{\hyperlink{group___t_i_m___exported___functions___group1_ga818f4d5d1e2f417438d281b4ac9efb9c}{HAL\_TIM\_Base\_MspInit}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00301}00301 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00302}00302   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00303}00303 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00304}00304   \textcolor{comment}{/* Set the TIM state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00305}00305   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12}{HAL\_TIM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00306}00306 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00307}00307   \textcolor{comment}{/* Set the Time Base configuration */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00308}00308   \mbox{\hyperlink{group___t_i_m___private___functions_ga057e4b4da135186e8fb88327c5fd0684}{TIM\_Base\_SetConfig}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \&htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a21046dd4833b51c8e3f5c82ea134d03c}{Init}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00309}00309 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00310}00310   \textcolor{comment}{/* Initialize the DMA burst operation state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00311}00311   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_af9f37bc98fa1295cc65af8fbd2aab848}{DMABurstState}} = \mbox{\hyperlink{group___t_i_m___exported___types_gga9b87df539778a60ea940a9d5ba793f7ca44e8b59c22cd2b17d449b120e03e4952}{HAL\_DMA\_BURST\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00312}00312 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00313}00313   \textcolor{comment}{/* Initialize the TIM channels state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00314}00314   \mbox{\hyperlink{group___t_i_m___private___macros_gaf2bd9a020691eb1463c082546929ede0}{TIM\_CHANNEL\_STATE\_SET\_ALL}}(htim, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00315}00315   \mbox{\hyperlink{group___t_i_m___private___macros_ga7406c337229adde356e6c72931da578a}{TIM\_CHANNEL\_N\_STATE\_SET\_ALL}}(htim, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00316}00316 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00317}00317   \textcolor{comment}{/* Initialize the TIM state*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00318}00318   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{HAL\_TIM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00319}00319 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00320}00320   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00321}00321 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00322}00322 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00328}00328 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group1_gaaf97adbc39e48456a1c83c54895de83b}{HAL\_TIM\_Base\_DeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00329}00329 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00330}00330   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00331}00331   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gab6fdc27b3ccd972bf39b95e4d148a829}{IS\_TIM\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00332}00332 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00333}00333   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12}{HAL\_TIM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00334}00334 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00335}00335   \textcolor{comment}{/* Disable the TIM Peripheral Clock */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00336}00336   \mbox{\hyperlink{group___t_i_m___exported___macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00337}00337 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00338}00338 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00339}00339   \textcolor{keywordflow}{if} (htim-\/>Base\_MspDeInitCallback == NULL)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00340}00340   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00341}00341     htim-\/>Base\_MspDeInitCallback = \mbox{\hyperlink{group___t_i_m___exported___functions___group1_ga13352a6c9cb3225511e5f29dbb894e84}{HAL\_TIM\_Base\_MspDeInit}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00342}00342   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00343}00343   \textcolor{comment}{/* DeInit the low level hardware */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00344}00344   htim-\/>Base\_MspDeInitCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00345}00345 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00346}00346   \textcolor{comment}{/* DeInit the low level hardware: GPIO, CLOCK, NVIC */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00347}00347   \mbox{\hyperlink{group___t_i_m___exported___functions___group1_ga13352a6c9cb3225511e5f29dbb894e84}{HAL\_TIM\_Base\_MspDeInit}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00348}00348 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00349}00349 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00350}00350   \textcolor{comment}{/* Change the DMA burst operation state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00351}00351   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_af9f37bc98fa1295cc65af8fbd2aab848}{DMABurstState}} = \mbox{\hyperlink{group___t_i_m___exported___types_gga9b87df539778a60ea940a9d5ba793f7ca98c26cb59bb0c07b7f020d7ff8678bb8}{HAL\_DMA\_BURST\_STATE\_RESET}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00352}00352 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00353}00353   \textcolor{comment}{/* Change the TIM channels state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00354}00354   \mbox{\hyperlink{group___t_i_m___private___macros_gaf2bd9a020691eb1463c082546929ede0}{TIM\_CHANNEL\_STATE\_SET\_ALL}}(htim, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a430f7e41a278868bc1a7c5de6a08dc94}{HAL\_TIM\_CHANNEL\_STATE\_RESET}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00355}00355   \mbox{\hyperlink{group___t_i_m___private___macros_ga7406c337229adde356e6c72931da578a}{TIM\_CHANNEL\_N\_STATE\_SET\_ALL}}(htim, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a430f7e41a278868bc1a7c5de6a08dc94}{HAL\_TIM\_CHANNEL\_STATE\_RESET}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00356}00356 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00357}00357   \textcolor{comment}{/* Change TIM state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00358}00358   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca28011b79e60b74a6c55947c505c51cbc}{HAL\_TIM\_STATE\_RESET}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00359}00359 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00360}00360   \textcolor{comment}{/* Release Lock */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00361}00361   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00362}00362 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00363}00363   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00364}00364 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00365}00365 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00371}00371 \_\_weak \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group1_ga818f4d5d1e2f417438d281b4ac9efb9c}{HAL\_TIM\_Base\_MspInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00372}00372 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00373}00373   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00374}00374   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00375}00375 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00376}00376   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00377}00377 \textcolor{comment}{            the HAL\_TIM\_Base\_MspInit could be implemented in the user file}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00378}00378 \textcolor{comment}{   */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00379}00379 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00380}00380 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00386}00386 \_\_weak \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group1_ga13352a6c9cb3225511e5f29dbb894e84}{HAL\_TIM\_Base\_MspDeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00387}00387 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00388}00388   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00389}00389   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00390}00390 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00391}00391   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00392}00392 \textcolor{comment}{            the HAL\_TIM\_Base\_MspDeInit could be implemented in the user file}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00393}00393 \textcolor{comment}{   */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00394}00394 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00395}00395 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00396}00396 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00402}00402 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group1_gaf7e5ee80207a338050413e14f7bd24f9}{HAL\_TIM\_Base\_Start}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00403}00403 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00404}00404   uint32\_t tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00405}00405 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00406}00406   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00407}00407   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gab6fdc27b3ccd972bf39b95e4d148a829}{IS\_TIM\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00408}00408 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00409}00409   \textcolor{comment}{/* Check the TIM state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00410}00410   \textcolor{keywordflow}{if} (htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} != \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{HAL\_TIM\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00411}00411   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00412}00412     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00413}00413   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00414}00414 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00415}00415   \textcolor{comment}{/* Set the TIM state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00416}00416   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12}{HAL\_TIM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00417}00417 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00418}00418   \textcolor{comment}{/* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00419}00419   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_ga30c7c0f10d8f105ded8929cc7eca8401}{IS\_TIM\_SLAVE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00420}00420   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00421}00421     tmpsmcr = htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00422}00422     \textcolor{keywordflow}{if} (!\mbox{\hyperlink{group___t_i_m___private___macros_ga44d4f84407e34dbd1ac3ccba12684975}{IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED}}(tmpsmcr))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00423}00423     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00424}00424       \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00425}00425     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00426}00426   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00427}00427   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00428}00428   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00429}00429     \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00430}00430   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00431}00431 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00432}00432   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00433}00433   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00434}00434 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00435}00435 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00441}00441 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group1_ga78697261126cd2facc463b81e8c4b238}{HAL\_TIM\_Base\_Stop}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00442}00442 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00443}00443   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00444}00444   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gab6fdc27b3ccd972bf39b95e4d148a829}{IS\_TIM\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00445}00445 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00446}00446   \textcolor{comment}{/* Disable the Peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00447}00447   \mbox{\hyperlink{group___t_i_m___exported___macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00448}00448 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00449}00449   \textcolor{comment}{/* Set the TIM state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00450}00450   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{HAL\_TIM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00451}00451 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00452}00452   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00453}00453   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00454}00454 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00455}00455 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00461}00461 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group1_gae517d80e2ac713069767df8e8915971e}{HAL\_TIM\_Base\_Start\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00462}00462 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00463}00463   uint32\_t tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00464}00464 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00465}00465   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00466}00466   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gab6fdc27b3ccd972bf39b95e4d148a829}{IS\_TIM\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00467}00467 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00468}00468   \textcolor{comment}{/* Check the TIM state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00469}00469   \textcolor{keywordflow}{if} (htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} != \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{HAL\_TIM\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00470}00470   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00471}00471     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00472}00472   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00473}00473 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00474}00474   \textcolor{comment}{/* Set the TIM state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00475}00475   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12}{HAL\_TIM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00476}00476 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00477}00477   \textcolor{comment}{/* Enable the TIM Update interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00478}00478   \mbox{\hyperlink{group___t_i_m___exported___macros_ga4d69943bc4716743c78e3194e259097e}{\_\_HAL\_TIM\_ENABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga6a48ecf88cae0402ff084202bfdd4f8e}{TIM\_IT\_UPDATE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00479}00479 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00480}00480   \textcolor{comment}{/* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00481}00481   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_ga30c7c0f10d8f105ded8929cc7eca8401}{IS\_TIM\_SLAVE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00482}00482   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00483}00483     tmpsmcr = htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00484}00484     \textcolor{keywordflow}{if} (!\mbox{\hyperlink{group___t_i_m___private___macros_ga44d4f84407e34dbd1ac3ccba12684975}{IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED}}(tmpsmcr))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00485}00485     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00486}00486       \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00487}00487     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00488}00488   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00489}00489   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00490}00490   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00491}00491     \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00492}00492   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00493}00493 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00494}00494   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00495}00495   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00496}00496 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00497}00497 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00503}00503 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group1_ga19443605c97f15b5ede7d8337534ece4}{HAL\_TIM\_Base\_Stop\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00504}00504 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00505}00505   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00506}00506   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gab6fdc27b3ccd972bf39b95e4d148a829}{IS\_TIM\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00507}00507 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00508}00508   \textcolor{comment}{/* Disable the TIM Update interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00509}00509   \mbox{\hyperlink{group___t_i_m___exported___macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\_\_HAL\_TIM\_DISABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga6a48ecf88cae0402ff084202bfdd4f8e}{TIM\_IT\_UPDATE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00510}00510 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00511}00511   \textcolor{comment}{/* Disable the Peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00512}00512   \mbox{\hyperlink{group___t_i_m___exported___macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00513}00513 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00514}00514   \textcolor{comment}{/* Set the TIM state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00515}00515   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{HAL\_TIM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00516}00516 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00517}00517   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00518}00518   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00519}00519 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00520}00520 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00528}00528 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group1_ga8246aece4afe559642a6da298f7b157a}{HAL\_TIM\_Base\_Start\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t *pData, uint16\_t Length)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00529}00529 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00530}00530   uint32\_t tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00531}00531 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00532}00532   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00533}00533   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga92ee863fb1a6db5493495c81f29d6965}{IS\_TIM\_DMA\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00534}00534 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00535}00535   \textcolor{comment}{/* Set the TIM state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00536}00536   \textcolor{keywordflow}{if} (htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} == \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12}{HAL\_TIM\_STATE\_BUSY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00537}00537   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00538}00538     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7}{HAL\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00539}00539   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00540}00540   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} == \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{HAL\_TIM\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00541}00541   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00542}00542     \textcolor{keywordflow}{if} ((pData == NULL) \&\& (Length > 0U))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00543}00543     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00544}00544       \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00545}00545     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00546}00546     \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00547}00547     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00548}00548       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12}{HAL\_TIM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00549}00549     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00550}00550   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00551}00551   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00552}00552   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00553}00553     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00554}00554   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00555}00555 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00556}00556   \textcolor{comment}{/* Set the DMA Period elapsed callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00557}00557   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga15f38cee11f8b2b5a85cbf4552ba140d}{TIM\_DMA\_ID\_UPDATE}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}} = TIM\_DMAPeriodElapsedCplt;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00558}00558   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga15f38cee11f8b2b5a85cbf4552ba140d}{TIM\_DMA\_ID\_UPDATE}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} = TIM\_DMAPeriodElapsedHalfCplt;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00559}00559 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00560}00560   \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00561}00561   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga15f38cee11f8b2b5a85cbf4552ba140d}{TIM\_DMA\_ID\_UPDATE}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_gaa112bee5279feee040c1ea9e283f7378}{TIM\_DMAError}} ;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00562}00562 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00563}00563   \textcolor{comment}{/* Enable the DMA stream */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00564}00564   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga15f38cee11f8b2b5a85cbf4552ba140d}{TIM\_DMA\_ID\_UPDATE}}], (uint32\_t)pData, (uint32\_t)\&htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af17f19bb4aeea3cc14fa73dfa7772cb8}{ARR}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00565}00565                        Length) != \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00566}00566   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00567}00567     \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00568}00568     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00569}00569   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00570}00570 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00571}00571   \textcolor{comment}{/* Enable the TIM Update DMA request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00572}00572   \mbox{\hyperlink{group___t_i_m___exported___macros_gabb91ccd46cd7204c87170a1ea5b38135}{\_\_HAL\_TIM\_ENABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga45816ad15a4f533027eb202ac0b9aaf5}{TIM\_DMA\_UPDATE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00573}00573 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00574}00574   \textcolor{comment}{/* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00575}00575   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_ga30c7c0f10d8f105ded8929cc7eca8401}{IS\_TIM\_SLAVE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00576}00576   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00577}00577     tmpsmcr = htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00578}00578     \textcolor{keywordflow}{if} (!\mbox{\hyperlink{group___t_i_m___private___macros_ga44d4f84407e34dbd1ac3ccba12684975}{IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED}}(tmpsmcr))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00579}00579     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00580}00580       \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00581}00581     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00582}00582   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00583}00583   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00584}00584   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00585}00585     \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00586}00586   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00587}00587 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00588}00588   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00589}00589   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00590}00590 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00591}00591 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00597}00597 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group1_ga7673776de6e35f5cbe887e62e13e87b5}{HAL\_TIM\_Base\_Stop\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00598}00598 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00599}00599   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00600}00600   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga92ee863fb1a6db5493495c81f29d6965}{IS\_TIM\_DMA\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00601}00601 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00602}00602   \textcolor{comment}{/* Disable the TIM Update DMA request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00603}00603   \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a6e8b19efd23fd0295802d904c4702f}{\_\_HAL\_TIM\_DISABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga45816ad15a4f533027eb202ac0b9aaf5}{TIM\_DMA\_UPDATE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00604}00604 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00605}00605   (void)\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga15f38cee11f8b2b5a85cbf4552ba140d}{TIM\_DMA\_ID\_UPDATE}}]);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00606}00606 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00607}00607   \textcolor{comment}{/* Disable the Peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00608}00608   \mbox{\hyperlink{group___t_i_m___exported___macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00609}00609 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00610}00610   \textcolor{comment}{/* Set the TIM state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00611}00611   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{HAL\_TIM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00612}00612 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00613}00613   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00614}00614   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00615}00615 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00616}00616 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00652}00652 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group2_ga7541c3db71ec7c0b4b54afa473bdb19a}{HAL\_TIM\_OC\_Init}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00653}00653 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00654}00654   \textcolor{comment}{/* Check the TIM handle allocation */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00655}00655   \textcolor{keywordflow}{if} (htim == NULL)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00656}00656   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00657}00657     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00658}00658   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00659}00659 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00660}00660   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00661}00661   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gab6fdc27b3ccd972bf39b95e4d148a829}{IS\_TIM\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00662}00662   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga51e09bf84a3abf86e47fa45047fd6506}{IS\_TIM\_COUNTER\_MODE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a21046dd4833b51c8e3f5c82ea134d03c}{Init}}.\mbox{\hyperlink{struct_t_i_m___base___init_type_def_a4b29303489c983d0e9326d7ae0196ceb}{CounterMode}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00663}00663   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_gac7f7ba7f6f173631c81176d4602c2f11}{IS\_TIM\_CLOCKDIVISION\_DIV}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a21046dd4833b51c8e3f5c82ea134d03c}{Init}}.\mbox{\hyperlink{struct_t_i_m___base___init_type_def_a8f20e02ae2774e1523942604315b8e13}{ClockDivision}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00664}00664   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_gab99bb1fa5b82450c33c693d19c2893e7}{IS\_TIM\_AUTORELOAD\_PRELOAD}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a21046dd4833b51c8e3f5c82ea134d03c}{Init}}.\mbox{\hyperlink{struct_t_i_m___base___init_type_def_a24796ba26d572a0993cb065a02865723}{AutoReloadPreload}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00665}00665 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00666}00666   \textcolor{keywordflow}{if} (htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} == \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca28011b79e60b74a6c55947c505c51cbc}{HAL\_TIM\_STATE\_RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00667}00667   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00668}00668     \textcolor{comment}{/* Allocate lock resource and initialize it */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00669}00669     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}{Lock}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_ab367482e943333a1299294eadaad284ba9bd487430440139444e6e7ff226005c0}{HAL\_UNLOCKED}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00670}00670 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00671}00671 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00672}00672     \textcolor{comment}{/* Reset interrupt callbacks to legacy weak callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00673}00673     TIM\_ResetCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00674}00674 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00675}00675     \textcolor{keywordflow}{if} (htim-\/>OC\_MspInitCallback == NULL)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00676}00676     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00677}00677       htim-\/>OC\_MspInitCallback = \mbox{\hyperlink{group___t_i_m___exported___functions___group2_gab7ea7555b79c4544ad90dc6d063d2f13}{HAL\_TIM\_OC\_MspInit}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00678}00678     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00679}00679     \textcolor{comment}{/* Init the low level hardware : GPIO, CLOCK, NVIC */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00680}00680     htim-\/>OC\_MspInitCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00681}00681 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00682}00682     \textcolor{comment}{/* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00683}00683     \mbox{\hyperlink{group___t_i_m___exported___functions___group2_gab7ea7555b79c4544ad90dc6d063d2f13}{HAL\_TIM\_OC\_MspInit}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00684}00684 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00685}00685   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00686}00686 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00687}00687   \textcolor{comment}{/* Set the TIM state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00688}00688   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12}{HAL\_TIM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00689}00689 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00690}00690   \textcolor{comment}{/* Init the base time for the Output Compare */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00691}00691   \mbox{\hyperlink{group___t_i_m___private___functions_ga057e4b4da135186e8fb88327c5fd0684}{TIM\_Base\_SetConfig}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}},  \&htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a21046dd4833b51c8e3f5c82ea134d03c}{Init}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00692}00692 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00693}00693   \textcolor{comment}{/* Initialize the DMA burst operation state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00694}00694   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_af9f37bc98fa1295cc65af8fbd2aab848}{DMABurstState}} = \mbox{\hyperlink{group___t_i_m___exported___types_gga9b87df539778a60ea940a9d5ba793f7ca44e8b59c22cd2b17d449b120e03e4952}{HAL\_DMA\_BURST\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00695}00695 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00696}00696   \textcolor{comment}{/* Initialize the TIM channels state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00697}00697   \mbox{\hyperlink{group___t_i_m___private___macros_gaf2bd9a020691eb1463c082546929ede0}{TIM\_CHANNEL\_STATE\_SET\_ALL}}(htim, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00698}00698   \mbox{\hyperlink{group___t_i_m___private___macros_ga7406c337229adde356e6c72931da578a}{TIM\_CHANNEL\_N\_STATE\_SET\_ALL}}(htim, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00699}00699 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00700}00700   \textcolor{comment}{/* Initialize the TIM state*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00701}00701   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{HAL\_TIM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00702}00702 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00703}00703   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00704}00704 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00705}00705 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00711}00711 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group2_ga79f0c3e3015a81c535a578edc2fee8ca}{HAL\_TIM\_OC\_DeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00712}00712 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00713}00713   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00714}00714   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gab6fdc27b3ccd972bf39b95e4d148a829}{IS\_TIM\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00715}00715 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00716}00716   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12}{HAL\_TIM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00717}00717 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00718}00718   \textcolor{comment}{/* Disable the TIM Peripheral Clock */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00719}00719   \mbox{\hyperlink{group___t_i_m___exported___macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00720}00720 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00721}00721 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00722}00722   \textcolor{keywordflow}{if} (htim-\/>OC\_MspDeInitCallback == NULL)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00723}00723   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00724}00724     htim-\/>OC\_MspDeInitCallback = \mbox{\hyperlink{group___t_i_m___exported___functions___group2_ga2f01705566708fcaceb32bcad01f7498}{HAL\_TIM\_OC\_MspDeInit}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00725}00725   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00726}00726   \textcolor{comment}{/* DeInit the low level hardware */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00727}00727   htim-\/>OC\_MspDeInitCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00728}00728 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00729}00729   \textcolor{comment}{/* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00730}00730   \mbox{\hyperlink{group___t_i_m___exported___functions___group2_ga2f01705566708fcaceb32bcad01f7498}{HAL\_TIM\_OC\_MspDeInit}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00731}00731 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00732}00732 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00733}00733   \textcolor{comment}{/* Change the DMA burst operation state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00734}00734   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_af9f37bc98fa1295cc65af8fbd2aab848}{DMABurstState}} = \mbox{\hyperlink{group___t_i_m___exported___types_gga9b87df539778a60ea940a9d5ba793f7ca98c26cb59bb0c07b7f020d7ff8678bb8}{HAL\_DMA\_BURST\_STATE\_RESET}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00735}00735 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00736}00736   \textcolor{comment}{/* Change the TIM channels state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00737}00737   \mbox{\hyperlink{group___t_i_m___private___macros_gaf2bd9a020691eb1463c082546929ede0}{TIM\_CHANNEL\_STATE\_SET\_ALL}}(htim, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a430f7e41a278868bc1a7c5de6a08dc94}{HAL\_TIM\_CHANNEL\_STATE\_RESET}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00738}00738   \mbox{\hyperlink{group___t_i_m___private___macros_ga7406c337229adde356e6c72931da578a}{TIM\_CHANNEL\_N\_STATE\_SET\_ALL}}(htim, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a430f7e41a278868bc1a7c5de6a08dc94}{HAL\_TIM\_CHANNEL\_STATE\_RESET}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00739}00739 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00740}00740   \textcolor{comment}{/* Change TIM state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00741}00741   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca28011b79e60b74a6c55947c505c51cbc}{HAL\_TIM\_STATE\_RESET}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00742}00742 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00743}00743   \textcolor{comment}{/* Release Lock */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00744}00744   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00745}00745 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00746}00746   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00747}00747 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00748}00748 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00754}00754 \_\_weak \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group2_gab7ea7555b79c4544ad90dc6d063d2f13}{HAL\_TIM\_OC\_MspInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00755}00755 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00756}00756   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00757}00757   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00758}00758 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00759}00759   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00760}00760 \textcolor{comment}{            the HAL\_TIM\_OC\_MspInit could be implemented in the user file}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00761}00761 \textcolor{comment}{   */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00762}00762 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00763}00763 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00769}00769 \_\_weak \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group2_ga2f01705566708fcaceb32bcad01f7498}{HAL\_TIM\_OC\_MspDeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00770}00770 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00771}00771   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00772}00772   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00773}00773 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00774}00774   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00775}00775 \textcolor{comment}{            the HAL\_TIM\_OC\_MspDeInit could be implemented in the user file}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00776}00776 \textcolor{comment}{   */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00777}00777 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00778}00778 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00792}00792 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group2_ga5dbbafc75b341b79d29bc41f8ec15492}{HAL\_TIM\_OC\_Start}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00793}00793 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00794}00794   uint32\_t tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00795}00795 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00796}00796   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00797}00797   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaec881b6e74e42d4ca9e404d5b2c79e84}{IS\_TIM\_CCX\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00798}00798 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00799}00799   \textcolor{comment}{/* Check the TIM channel state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00800}00800   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___t_i_m___private___macros_gaefd768fd7120d0e8bc22cafc8303a930}{TIM\_CHANNEL\_STATE\_GET}}(htim, Channel) != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00801}00801   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00802}00802     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00803}00803   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00804}00804 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00805}00805   \textcolor{comment}{/* Set the TIM channel state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00806}00806   \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, Channel, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00807}00807 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00808}00808   \textcolor{comment}{/* Enable the Output compare channel */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00809}00809   \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel, \mbox{\hyperlink{group___channel___c_c___state_ga7b214df0d5c67138de7bc84e937909f0}{TIM\_CCx\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00810}00810 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00811}00811   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_ga68b8d9ca22720c9034753c604d83500d}{IS\_TIM\_BREAK\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00812}00812   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00813}00813     \textcolor{comment}{/* Enable the main output */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00814}00814     \mbox{\hyperlink{group___t_i_m___exported___macros_ga04890dcef3ed061854721a3672585607}{\_\_HAL\_TIM\_MOE\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00815}00815   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00816}00816 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00817}00817   \textcolor{comment}{/* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00818}00818   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_ga30c7c0f10d8f105ded8929cc7eca8401}{IS\_TIM\_SLAVE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00819}00819   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00820}00820     tmpsmcr = htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00821}00821     \textcolor{keywordflow}{if} (!\mbox{\hyperlink{group___t_i_m___private___macros_ga44d4f84407e34dbd1ac3ccba12684975}{IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED}}(tmpsmcr))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00822}00822     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00823}00823       \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00824}00824     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00825}00825   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00826}00826   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00827}00827   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00828}00828     \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00829}00829   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00830}00830 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00831}00831   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00832}00832   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00833}00833 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00834}00834 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00848}00848 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group2_ga9cb1f62afb99aea0db8cc28b378b68ad}{HAL\_TIM\_OC\_Stop}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00849}00849 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00850}00850   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00851}00851   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaec881b6e74e42d4ca9e404d5b2c79e84}{IS\_TIM\_CCX\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00852}00852 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00853}00853   \textcolor{comment}{/* Disable the Output compare channel */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00854}00854   \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel, \mbox{\hyperlink{group___channel___c_c___state_ga5068d16e01778cd3bd09555013b2f4d3}{TIM\_CCx\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00855}00855 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00856}00856   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_ga68b8d9ca22720c9034753c604d83500d}{IS\_TIM\_BREAK\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00857}00857   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00858}00858     \textcolor{comment}{/* Disable the Main Output */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00859}00859     \mbox{\hyperlink{group___t_i_m___exported___macros_ga69d63e147faeca8909e9679f684c0325}{\_\_HAL\_TIM\_MOE\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00860}00860   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00861}00861 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00862}00862   \textcolor{comment}{/* Disable the Peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00863}00863   \mbox{\hyperlink{group___t_i_m___exported___macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00864}00864 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00865}00865   \textcolor{comment}{/* Set the TIM channel state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00866}00866   \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, Channel, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00867}00867 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00868}00868   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00869}00869   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00870}00870 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00871}00871 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00883}00883 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group2_gad3116f3b344392f7b947ff1218ba9ed8}{HAL\_TIM\_OC\_Start\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00884}00884 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00885}00885   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00886}00886   uint32\_t tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00887}00887 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00888}00888   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00889}00889   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaec881b6e74e42d4ca9e404d5b2c79e84}{IS\_TIM\_CCX\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00890}00890 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00891}00891   \textcolor{comment}{/* Check the TIM channel state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00892}00892   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___t_i_m___private___macros_gaefd768fd7120d0e8bc22cafc8303a930}{TIM\_CHANNEL\_STATE\_GET}}(htim, Channel) != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00893}00893   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00894}00894     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00895}00895   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00896}00896 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00897}00897   \textcolor{comment}{/* Set the TIM channel state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00898}00898   \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, Channel, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00899}00899 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00900}00900   \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00901}00901   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00902}00902     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00903}00903     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00904}00904       \textcolor{comment}{/* Enable the TIM Capture/Compare 1 interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00905}00905       \mbox{\hyperlink{group___t_i_m___exported___macros_ga4d69943bc4716743c78e3194e259097e}{\_\_HAL\_TIM\_ENABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga02267a938ab4722c5013fffa447cf5a6}{TIM\_IT\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00906}00906       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00907}00907     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00908}00908 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00909}00909     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00910}00910     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00911}00911       \textcolor{comment}{/* Enable the TIM Capture/Compare 2 interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00912}00912       \mbox{\hyperlink{group___t_i_m___exported___macros_ga4d69943bc4716743c78e3194e259097e}{\_\_HAL\_TIM\_ENABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga60f6b6c424b62ca58d3fafd8f5955e4f}{TIM\_IT\_CC2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00913}00913       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00914}00914     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00915}00915 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00916}00916     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga4ea100c1789b178f3cb46721b7257e2d}{TIM\_CHANNEL\_3}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00917}00917     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00918}00918       \textcolor{comment}{/* Enable the TIM Capture/Compare 3 interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00919}00919       \mbox{\hyperlink{group___t_i_m___exported___macros_ga4d69943bc4716743c78e3194e259097e}{\_\_HAL\_TIM\_ENABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga6aef020aebafd9e585283fbbaf8b841f}{TIM\_IT\_CC3}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00920}00920       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00921}00921     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00922}00922 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00923}00923     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_gad59ef74820ee8bf77fa1f8d589fde2ac}{TIM\_CHANNEL\_4}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00924}00924     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00925}00925       \textcolor{comment}{/* Enable the TIM Capture/Compare 4 interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00926}00926       \mbox{\hyperlink{group___t_i_m___exported___macros_ga4d69943bc4716743c78e3194e259097e}{\_\_HAL\_TIM\_ENABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga1dce7f1bc32a258f2964cb7c05f413a6}{TIM\_IT\_CC4}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00927}00927       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00928}00928     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00929}00929 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00930}00930     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00931}00931       \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00932}00932       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00933}00933   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00934}00934 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00935}00935   \textcolor{keywordflow}{if} (\mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} == \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00936}00936   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00937}00937     \textcolor{comment}{/* Enable the Output compare channel */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00938}00938     \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel, \mbox{\hyperlink{group___channel___c_c___state_ga7b214df0d5c67138de7bc84e937909f0}{TIM\_CCx\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00939}00939 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00940}00940     \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_ga68b8d9ca22720c9034753c604d83500d}{IS\_TIM\_BREAK\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00941}00941     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00942}00942       \textcolor{comment}{/* Enable the main output */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00943}00943       \mbox{\hyperlink{group___t_i_m___exported___macros_ga04890dcef3ed061854721a3672585607}{\_\_HAL\_TIM\_MOE\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00944}00944     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00945}00945 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00946}00946     \textcolor{comment}{/* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00947}00947     \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_ga30c7c0f10d8f105ded8929cc7eca8401}{IS\_TIM\_SLAVE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00948}00948     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00949}00949       tmpsmcr = htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00950}00950       \textcolor{keywordflow}{if} (!\mbox{\hyperlink{group___t_i_m___private___macros_ga44d4f84407e34dbd1ac3ccba12684975}{IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED}}(tmpsmcr))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00951}00951       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00952}00952         \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00953}00953       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00954}00954     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00955}00955     \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00956}00956     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00957}00957       \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00958}00958     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00959}00959   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00960}00960 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00961}00961   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00962}00962   \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00963}00963 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00964}00964 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00976}00976 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group2_gacc324ef35c0b207a8331c657d86fc1bd}{HAL\_TIM\_OC\_Stop\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00977}00977 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00978}00978   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00979}00979 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00980}00980   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00981}00981   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaec881b6e74e42d4ca9e404d5b2c79e84}{IS\_TIM\_CCX\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00982}00982 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00983}00983   \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00984}00984   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00985}00985     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00986}00986     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00987}00987       \textcolor{comment}{/* Disable the TIM Capture/Compare 1 interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00988}00988       \mbox{\hyperlink{group___t_i_m___exported___macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\_\_HAL\_TIM\_DISABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga02267a938ab4722c5013fffa447cf5a6}{TIM\_IT\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00989}00989       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00990}00990     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00991}00991 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00992}00992     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00993}00993     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00994}00994       \textcolor{comment}{/* Disable the TIM Capture/Compare 2 interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00995}00995       \mbox{\hyperlink{group___t_i_m___exported___macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\_\_HAL\_TIM\_DISABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga60f6b6c424b62ca58d3fafd8f5955e4f}{TIM\_IT\_CC2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00996}00996       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00997}00997     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00998}00998 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l00999}00999     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga4ea100c1789b178f3cb46721b7257e2d}{TIM\_CHANNEL\_3}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01000}01000     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01001}01001       \textcolor{comment}{/* Disable the TIM Capture/Compare 3 interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01002}01002       \mbox{\hyperlink{group___t_i_m___exported___macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\_\_HAL\_TIM\_DISABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga6aef020aebafd9e585283fbbaf8b841f}{TIM\_IT\_CC3}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01003}01003       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01004}01004     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01005}01005 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01006}01006     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_gad59ef74820ee8bf77fa1f8d589fde2ac}{TIM\_CHANNEL\_4}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01007}01007     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01008}01008       \textcolor{comment}{/* Disable the TIM Capture/Compare 4 interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01009}01009       \mbox{\hyperlink{group___t_i_m___exported___macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\_\_HAL\_TIM\_DISABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga1dce7f1bc32a258f2964cb7c05f413a6}{TIM\_IT\_CC4}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01010}01010       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01011}01011     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01012}01012 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01013}01013     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01014}01014       \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01015}01015       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01016}01016   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01017}01017 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01018}01018   \textcolor{keywordflow}{if} (\mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} == \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01019}01019   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01020}01020     \textcolor{comment}{/* Disable the Output compare channel */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01021}01021     \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel, \mbox{\hyperlink{group___channel___c_c___state_ga5068d16e01778cd3bd09555013b2f4d3}{TIM\_CCx\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01022}01022 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01023}01023     \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_ga68b8d9ca22720c9034753c604d83500d}{IS\_TIM\_BREAK\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01024}01024     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01025}01025       \textcolor{comment}{/* Disable the Main Output */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01026}01026       \mbox{\hyperlink{group___t_i_m___exported___macros_ga69d63e147faeca8909e9679f684c0325}{\_\_HAL\_TIM\_MOE\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01027}01027     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01028}01028 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01029}01029     \textcolor{comment}{/* Disable the Peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01030}01030     \mbox{\hyperlink{group___t_i_m___exported___macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01031}01031 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01032}01032     \textcolor{comment}{/* Set the TIM channel state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01033}01033     \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, Channel, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01034}01034   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01035}01035 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01036}01036   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01037}01037   \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01038}01038 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01039}01039 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01053}01053 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group2_ga6f961349029a84317b7734abbfb9a02c}{HAL\_TIM\_OC\_Start\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel, uint32\_t *pData, uint16\_t Length)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01054}01054 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01055}01055   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01056}01056   uint32\_t tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01057}01057 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01058}01058   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01059}01059   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaec881b6e74e42d4ca9e404d5b2c79e84}{IS\_TIM\_CCX\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01060}01060 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01061}01061   \textcolor{comment}{/* Set the TIM channel state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01062}01062   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___t_i_m___private___macros_gaefd768fd7120d0e8bc22cafc8303a930}{TIM\_CHANNEL\_STATE\_GET}}(htim, Channel) == \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01063}01063   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01064}01064     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7}{HAL\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01065}01065   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01066}01066   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___t_i_m___private___macros_gaefd768fd7120d0e8bc22cafc8303a930}{TIM\_CHANNEL\_STATE\_GET}}(htim, Channel) == \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01067}01067   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01068}01068     \textcolor{keywordflow}{if} ((pData == NULL) \&\& (Length > 0U))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01069}01069     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01070}01070       \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01071}01071     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01072}01072     \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01073}01073     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01074}01074       \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, Channel, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01075}01075     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01076}01076   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01077}01077   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01078}01078   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01079}01079     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01080}01080   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01081}01081 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01082}01082   \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01083}01083   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01084}01084     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01085}01085     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01086}01086       \textcolor{comment}{/* Set the DMA compare callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01087}01087       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}} = TIM\_DMADelayPulseCplt;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01088}01088       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_ga8bfc333f26980f4e473a75cdb45de292}{TIM\_DMADelayPulseHalfCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01089}01089 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01090}01090       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01091}01091       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_gaa112bee5279feee040c1ea9e283f7378}{TIM\_DMAError}} ;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01092}01092 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01093}01093       \textcolor{comment}{/* Enable the DMA stream */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01094}01094       \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}], (uint32\_t)pData, (uint32\_t)\&htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adab1e24ef769bbcb3e3769feae192ffb}{CCR1}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01095}01095                            Length) != \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01096}01096       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01097}01097         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01098}01098         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01099}01099       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01100}01100 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01101}01101       \textcolor{comment}{/* Enable the TIM Capture/Compare 1 DMA request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01102}01102       \mbox{\hyperlink{group___t_i_m___exported___macros_gabb91ccd46cd7204c87170a1ea5b38135}{\_\_HAL\_TIM\_ENABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga33b93e8bb82fe8e167b9e9c962c54f83}{TIM\_DMA\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01103}01103       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01104}01104     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01105}01105 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01106}01106     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01107}01107     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01108}01108       \textcolor{comment}{/* Set the DMA compare callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01109}01109       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}} = TIM\_DMADelayPulseCplt;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01110}01110       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_ga8bfc333f26980f4e473a75cdb45de292}{TIM\_DMADelayPulseHalfCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01111}01111 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01112}01112       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01113}01113       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_gaa112bee5279feee040c1ea9e283f7378}{TIM\_DMAError}} ;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01114}01114 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01115}01115       \textcolor{comment}{/* Enable the DMA stream */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01116}01116       \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}], (uint32\_t)pData, (uint32\_t)\&htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab90aa584f07eeeac364a67f5e05faa93}{CCR2}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01117}01117                            Length) != \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01118}01118       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01119}01119         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01120}01120         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01121}01121       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01122}01122 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01123}01123       \textcolor{comment}{/* Enable the TIM Capture/Compare 2 DMA request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01124}01124       \mbox{\hyperlink{group___t_i_m___exported___macros_gabb91ccd46cd7204c87170a1ea5b38135}{\_\_HAL\_TIM\_ENABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga792f73196a8e7424655592097d7a3fd5}{TIM\_DMA\_CC2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01125}01125       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01126}01126     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01127}01127 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01128}01128     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga4ea100c1789b178f3cb46721b7257e2d}{TIM\_CHANNEL\_3}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01129}01129     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01130}01130       \textcolor{comment}{/* Set the DMA compare callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01131}01131       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}} = TIM\_DMADelayPulseCplt;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01132}01132       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_ga8bfc333f26980f4e473a75cdb45de292}{TIM\_DMADelayPulseHalfCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01133}01133 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01134}01134       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01135}01135       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_gaa112bee5279feee040c1ea9e283f7378}{TIM\_DMAError}} ;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01136}01136 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01137}01137       \textcolor{comment}{/* Enable the DMA stream */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01138}01138       \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}], (uint32\_t)pData, (uint32\_t)\&htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a27a478cc47a3dff478555ccb985b06a2}{CCR3}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01139}01139                            Length) != \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01140}01140       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01141}01141         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01142}01142         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01143}01143       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01144}01144       \textcolor{comment}{/* Enable the TIM Capture/Compare 3 DMA request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01145}01145       \mbox{\hyperlink{group___t_i_m___exported___macros_gabb91ccd46cd7204c87170a1ea5b38135}{\_\_HAL\_TIM\_ENABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga3eb2dadbd3109bced45935fb53deeee1}{TIM\_DMA\_CC3}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01146}01146       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01147}01147     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01148}01148 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01149}01149     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_gad59ef74820ee8bf77fa1f8d589fde2ac}{TIM\_CHANNEL\_4}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01150}01150     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01151}01151       \textcolor{comment}{/* Set the DMA compare callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01152}01152       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga1860c00b370435ff40d9e65f14a61706}{TIM\_DMA\_ID\_CC4}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}} = TIM\_DMADelayPulseCplt;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01153}01153       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga1860c00b370435ff40d9e65f14a61706}{TIM\_DMA\_ID\_CC4}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_ga8bfc333f26980f4e473a75cdb45de292}{TIM\_DMADelayPulseHalfCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01154}01154 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01155}01155       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01156}01156       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga1860c00b370435ff40d9e65f14a61706}{TIM\_DMA\_ID\_CC4}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_gaa112bee5279feee040c1ea9e283f7378}{TIM\_DMAError}} ;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01157}01157 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01158}01158       \textcolor{comment}{/* Enable the DMA stream */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01159}01159       \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga1860c00b370435ff40d9e65f14a61706}{TIM\_DMA\_ID\_CC4}}], (uint32\_t)pData, (uint32\_t)\&htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a85fdb75569bd7ea26fa48544786535be}{CCR4}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01160}01160                            Length) != \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01161}01161       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01162}01162         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01163}01163         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01164}01164       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01165}01165       \textcolor{comment}{/* Enable the TIM Capture/Compare 4 DMA request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01166}01166       \mbox{\hyperlink{group___t_i_m___exported___macros_gabb91ccd46cd7204c87170a1ea5b38135}{\_\_HAL\_TIM\_ENABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga59495cf79894dfe5e5b2029863aed956}{TIM\_DMA\_CC4}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01167}01167       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01168}01168     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01169}01169 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01170}01170     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01171}01171       \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01172}01172       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01173}01173   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01174}01174 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01175}01175   \textcolor{keywordflow}{if} (\mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} == \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01176}01176   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01177}01177     \textcolor{comment}{/* Enable the Output compare channel */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01178}01178     \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel, \mbox{\hyperlink{group___channel___c_c___state_ga7b214df0d5c67138de7bc84e937909f0}{TIM\_CCx\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01179}01179 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01180}01180     \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_ga68b8d9ca22720c9034753c604d83500d}{IS\_TIM\_BREAK\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01181}01181     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01182}01182       \textcolor{comment}{/* Enable the main output */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01183}01183       \mbox{\hyperlink{group___t_i_m___exported___macros_ga04890dcef3ed061854721a3672585607}{\_\_HAL\_TIM\_MOE\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01184}01184     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01185}01185 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01186}01186     \textcolor{comment}{/* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01187}01187     \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_ga30c7c0f10d8f105ded8929cc7eca8401}{IS\_TIM\_SLAVE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01188}01188     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01189}01189       tmpsmcr = htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01190}01190       \textcolor{keywordflow}{if} (!\mbox{\hyperlink{group___t_i_m___private___macros_ga44d4f84407e34dbd1ac3ccba12684975}{IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED}}(tmpsmcr))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01191}01191       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01192}01192         \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01193}01193       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01194}01194     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01195}01195     \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01196}01196     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01197}01197       \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01198}01198     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01199}01199   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01200}01200 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01201}01201   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01202}01202   \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01203}01203 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01204}01204 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01216}01216 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group2_ga27f1f66d2d38ec428580a5feb3628c48}{HAL\_TIM\_OC\_Stop\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01217}01217 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01218}01218   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01219}01219 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01220}01220   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01221}01221   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaec881b6e74e42d4ca9e404d5b2c79e84}{IS\_TIM\_CCX\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01222}01222 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01223}01223   \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01224}01224   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01225}01225     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01226}01226     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01227}01227       \textcolor{comment}{/* Disable the TIM Capture/Compare 1 DMA request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01228}01228       \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a6e8b19efd23fd0295802d904c4702f}{\_\_HAL\_TIM\_DISABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga33b93e8bb82fe8e167b9e9c962c54f83}{TIM\_DMA\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01229}01229       (void)\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01230}01230       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01231}01231     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01232}01232 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01233}01233     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01234}01234     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01235}01235       \textcolor{comment}{/* Disable the TIM Capture/Compare 2 DMA request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01236}01236       \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a6e8b19efd23fd0295802d904c4702f}{\_\_HAL\_TIM\_DISABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga792f73196a8e7424655592097d7a3fd5}{TIM\_DMA\_CC2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01237}01237       (void)\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}]);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01238}01238       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01239}01239     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01240}01240 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01241}01241     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga4ea100c1789b178f3cb46721b7257e2d}{TIM\_CHANNEL\_3}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01242}01242     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01243}01243       \textcolor{comment}{/* Disable the TIM Capture/Compare 3 DMA request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01244}01244       \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a6e8b19efd23fd0295802d904c4702f}{\_\_HAL\_TIM\_DISABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga3eb2dadbd3109bced45935fb53deeee1}{TIM\_DMA\_CC3}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01245}01245       (void)\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}]);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01246}01246       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01247}01247     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01248}01248 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01249}01249     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_gad59ef74820ee8bf77fa1f8d589fde2ac}{TIM\_CHANNEL\_4}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01250}01250     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01251}01251       \textcolor{comment}{/* Disable the TIM Capture/Compare 4 interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01252}01252       \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a6e8b19efd23fd0295802d904c4702f}{\_\_HAL\_TIM\_DISABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga59495cf79894dfe5e5b2029863aed956}{TIM\_DMA\_CC4}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01253}01253       (void)\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga1860c00b370435ff40d9e65f14a61706}{TIM\_DMA\_ID\_CC4}}]);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01254}01254       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01255}01255     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01256}01256 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01257}01257     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01258}01258       \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01259}01259       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01260}01260   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01261}01261 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01262}01262   \textcolor{keywordflow}{if} (\mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} == \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01263}01263   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01264}01264     \textcolor{comment}{/* Disable the Output compare channel */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01265}01265     \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel, \mbox{\hyperlink{group___channel___c_c___state_ga5068d16e01778cd3bd09555013b2f4d3}{TIM\_CCx\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01266}01266 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01267}01267     \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_ga68b8d9ca22720c9034753c604d83500d}{IS\_TIM\_BREAK\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01268}01268     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01269}01269       \textcolor{comment}{/* Disable the Main Output */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01270}01270       \mbox{\hyperlink{group___t_i_m___exported___macros_ga69d63e147faeca8909e9679f684c0325}{\_\_HAL\_TIM\_MOE\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01271}01271     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01272}01272 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01273}01273     \textcolor{comment}{/* Disable the Peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01274}01274     \mbox{\hyperlink{group___t_i_m___exported___macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01275}01275 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01276}01276     \textcolor{comment}{/* Set the TIM channel state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01277}01277     \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, Channel, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01278}01278   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01279}01279 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01280}01280   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01281}01281   \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01282}01282 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01283}01283 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01319}01319 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group3_ga25824b2eed564cc37a8983b99a83bdc7}{HAL\_TIM\_PWM\_Init}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01320}01320 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01321}01321   \textcolor{comment}{/* Check the TIM handle allocation */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01322}01322   \textcolor{keywordflow}{if} (htim == NULL)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01323}01323   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01324}01324     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01325}01325   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01326}01326 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01327}01327   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01328}01328   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gab6fdc27b3ccd972bf39b95e4d148a829}{IS\_TIM\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01329}01329   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga51e09bf84a3abf86e47fa45047fd6506}{IS\_TIM\_COUNTER\_MODE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a21046dd4833b51c8e3f5c82ea134d03c}{Init}}.\mbox{\hyperlink{struct_t_i_m___base___init_type_def_a4b29303489c983d0e9326d7ae0196ceb}{CounterMode}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01330}01330   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_gac7f7ba7f6f173631c81176d4602c2f11}{IS\_TIM\_CLOCKDIVISION\_DIV}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a21046dd4833b51c8e3f5c82ea134d03c}{Init}}.\mbox{\hyperlink{struct_t_i_m___base___init_type_def_a8f20e02ae2774e1523942604315b8e13}{ClockDivision}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01331}01331   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_gab99bb1fa5b82450c33c693d19c2893e7}{IS\_TIM\_AUTORELOAD\_PRELOAD}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a21046dd4833b51c8e3f5c82ea134d03c}{Init}}.\mbox{\hyperlink{struct_t_i_m___base___init_type_def_a24796ba26d572a0993cb065a02865723}{AutoReloadPreload}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01332}01332 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01333}01333   \textcolor{keywordflow}{if} (htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} == \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca28011b79e60b74a6c55947c505c51cbc}{HAL\_TIM\_STATE\_RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01334}01334   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01335}01335     \textcolor{comment}{/* Allocate lock resource and initialize it */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01336}01336     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}{Lock}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_ab367482e943333a1299294eadaad284ba9bd487430440139444e6e7ff226005c0}{HAL\_UNLOCKED}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01337}01337 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01338}01338 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01339}01339     \textcolor{comment}{/* Reset interrupt callbacks to legacy weak callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01340}01340     TIM\_ResetCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01341}01341 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01342}01342     \textcolor{keywordflow}{if} (htim-\/>PWM\_MspInitCallback == NULL)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01343}01343     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01344}01344       htim-\/>PWM\_MspInitCallback = \mbox{\hyperlink{group___t_i_m___exported___functions___group3_gaf94d3d2003a4eebed73744ccd5c85974}{HAL\_TIM\_PWM\_MspInit}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01345}01345     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01346}01346     \textcolor{comment}{/* Init the low level hardware : GPIO, CLOCK, NVIC */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01347}01347     htim-\/>PWM\_MspInitCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01348}01348 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01349}01349     \textcolor{comment}{/* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01350}01350     \mbox{\hyperlink{group___t_i_m___exported___functions___group3_gaf94d3d2003a4eebed73744ccd5c85974}{HAL\_TIM\_PWM\_MspInit}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01351}01351 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01352}01352   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01353}01353 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01354}01354   \textcolor{comment}{/* Set the TIM state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01355}01355   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12}{HAL\_TIM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01356}01356 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01357}01357   \textcolor{comment}{/* Init the base time for the PWM */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01358}01358   \mbox{\hyperlink{group___t_i_m___private___functions_ga057e4b4da135186e8fb88327c5fd0684}{TIM\_Base\_SetConfig}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \&htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a21046dd4833b51c8e3f5c82ea134d03c}{Init}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01359}01359 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01360}01360   \textcolor{comment}{/* Initialize the DMA burst operation state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01361}01361   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_af9f37bc98fa1295cc65af8fbd2aab848}{DMABurstState}} = \mbox{\hyperlink{group___t_i_m___exported___types_gga9b87df539778a60ea940a9d5ba793f7ca44e8b59c22cd2b17d449b120e03e4952}{HAL\_DMA\_BURST\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01362}01362 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01363}01363   \textcolor{comment}{/* Initialize the TIM channels state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01364}01364   \mbox{\hyperlink{group___t_i_m___private___macros_gaf2bd9a020691eb1463c082546929ede0}{TIM\_CHANNEL\_STATE\_SET\_ALL}}(htim, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01365}01365   \mbox{\hyperlink{group___t_i_m___private___macros_ga7406c337229adde356e6c72931da578a}{TIM\_CHANNEL\_N\_STATE\_SET\_ALL}}(htim, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01366}01366 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01367}01367   \textcolor{comment}{/* Initialize the TIM state*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01368}01368   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{HAL\_TIM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01369}01369 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01370}01370   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01371}01371 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01372}01372 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01378}01378 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group3_ga5bb7b197ace5bab9ef120163ff1520bd}{HAL\_TIM\_PWM\_DeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01379}01379 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01380}01380   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01381}01381   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gab6fdc27b3ccd972bf39b95e4d148a829}{IS\_TIM\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01382}01382 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01383}01383   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12}{HAL\_TIM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01384}01384 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01385}01385   \textcolor{comment}{/* Disable the TIM Peripheral Clock */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01386}01386   \mbox{\hyperlink{group___t_i_m___exported___macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01387}01387 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01388}01388 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01389}01389   \textcolor{keywordflow}{if} (htim-\/>PWM\_MspDeInitCallback == NULL)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01390}01390   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01391}01391     htim-\/>PWM\_MspDeInitCallback = \mbox{\hyperlink{group___t_i_m___exported___functions___group3_ga3abff1ab9a918c30db77c7890e6e2b07}{HAL\_TIM\_PWM\_MspDeInit}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01392}01392   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01393}01393   \textcolor{comment}{/* DeInit the low level hardware */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01394}01394   htim-\/>PWM\_MspDeInitCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01395}01395 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01396}01396   \textcolor{comment}{/* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01397}01397   \mbox{\hyperlink{group___t_i_m___exported___functions___group3_ga3abff1ab9a918c30db77c7890e6e2b07}{HAL\_TIM\_PWM\_MspDeInit}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01398}01398 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01399}01399 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01400}01400   \textcolor{comment}{/* Change the DMA burst operation state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01401}01401   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_af9f37bc98fa1295cc65af8fbd2aab848}{DMABurstState}} = \mbox{\hyperlink{group___t_i_m___exported___types_gga9b87df539778a60ea940a9d5ba793f7ca98c26cb59bb0c07b7f020d7ff8678bb8}{HAL\_DMA\_BURST\_STATE\_RESET}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01402}01402 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01403}01403   \textcolor{comment}{/* Change the TIM channels state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01404}01404   \mbox{\hyperlink{group___t_i_m___private___macros_gaf2bd9a020691eb1463c082546929ede0}{TIM\_CHANNEL\_STATE\_SET\_ALL}}(htim, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a430f7e41a278868bc1a7c5de6a08dc94}{HAL\_TIM\_CHANNEL\_STATE\_RESET}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01405}01405   \mbox{\hyperlink{group___t_i_m___private___macros_ga7406c337229adde356e6c72931da578a}{TIM\_CHANNEL\_N\_STATE\_SET\_ALL}}(htim, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a430f7e41a278868bc1a7c5de6a08dc94}{HAL\_TIM\_CHANNEL\_STATE\_RESET}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01406}01406 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01407}01407   \textcolor{comment}{/* Change TIM state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01408}01408   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca28011b79e60b74a6c55947c505c51cbc}{HAL\_TIM\_STATE\_RESET}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01409}01409 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01410}01410   \textcolor{comment}{/* Release Lock */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01411}01411   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01412}01412 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01413}01413   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01414}01414 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01415}01415 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01421}01421 \_\_weak \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group3_gaf94d3d2003a4eebed73744ccd5c85974}{HAL\_TIM\_PWM\_MspInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01422}01422 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01423}01423   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01424}01424   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01425}01425 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01426}01426   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01427}01427 \textcolor{comment}{            the HAL\_TIM\_PWM\_MspInit could be implemented in the user file}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01428}01428 \textcolor{comment}{   */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01429}01429 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01430}01430 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01436}01436 \_\_weak \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group3_ga3abff1ab9a918c30db77c7890e6e2b07}{HAL\_TIM\_PWM\_MspDeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01437}01437 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01438}01438   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01439}01439   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01440}01440 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01441}01441   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01442}01442 \textcolor{comment}{            the HAL\_TIM\_PWM\_MspDeInit could be implemented in the user file}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01443}01443 \textcolor{comment}{   */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01444}01444 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01445}01445 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01459}01459 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group3_ga11da9bda53a5d21c293bb01da91e592d}{HAL\_TIM\_PWM\_Start}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01460}01460 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01461}01461   uint32\_t tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01462}01462 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01463}01463   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01464}01464   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaec881b6e74e42d4ca9e404d5b2c79e84}{IS\_TIM\_CCX\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01465}01465 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01466}01466   \textcolor{comment}{/* Check the TIM channel state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01467}01467   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___t_i_m___private___macros_gaefd768fd7120d0e8bc22cafc8303a930}{TIM\_CHANNEL\_STATE\_GET}}(htim, Channel) != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01468}01468   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01469}01469     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01470}01470   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01471}01471 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01472}01472   \textcolor{comment}{/* Set the TIM channel state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01473}01473   \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, Channel, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01474}01474 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01475}01475   \textcolor{comment}{/* Enable the Capture compare channel */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01476}01476   \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel, \mbox{\hyperlink{group___channel___c_c___state_ga7b214df0d5c67138de7bc84e937909f0}{TIM\_CCx\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01477}01477 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01478}01478   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_ga68b8d9ca22720c9034753c604d83500d}{IS\_TIM\_BREAK\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01479}01479   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01480}01480     \textcolor{comment}{/* Enable the main output */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01481}01481     \mbox{\hyperlink{group___t_i_m___exported___macros_ga04890dcef3ed061854721a3672585607}{\_\_HAL\_TIM\_MOE\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01482}01482   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01483}01483 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01484}01484   \textcolor{comment}{/* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01485}01485   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_ga30c7c0f10d8f105ded8929cc7eca8401}{IS\_TIM\_SLAVE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01486}01486   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01487}01487     tmpsmcr = htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01488}01488     \textcolor{keywordflow}{if} (!\mbox{\hyperlink{group___t_i_m___private___macros_ga44d4f84407e34dbd1ac3ccba12684975}{IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED}}(tmpsmcr))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01489}01489     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01490}01490       \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01491}01491     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01492}01492   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01493}01493   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01494}01494   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01495}01495     \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01496}01496   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01497}01497 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01498}01498   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01499}01499   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01500}01500 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01501}01501 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01515}01515 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group3_gae087011858379feeb770ecb4568829d3}{HAL\_TIM\_PWM\_Stop}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01516}01516 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01517}01517   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01518}01518   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaec881b6e74e42d4ca9e404d5b2c79e84}{IS\_TIM\_CCX\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01519}01519 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01520}01520   \textcolor{comment}{/* Disable the Capture compare channel */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01521}01521   \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel, \mbox{\hyperlink{group___channel___c_c___state_ga5068d16e01778cd3bd09555013b2f4d3}{TIM\_CCx\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01522}01522 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01523}01523   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_ga68b8d9ca22720c9034753c604d83500d}{IS\_TIM\_BREAK\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01524}01524   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01525}01525     \textcolor{comment}{/* Disable the Main Output */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01526}01526     \mbox{\hyperlink{group___t_i_m___exported___macros_ga69d63e147faeca8909e9679f684c0325}{\_\_HAL\_TIM\_MOE\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01527}01527   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01528}01528 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01529}01529   \textcolor{comment}{/* Disable the Peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01530}01530   \mbox{\hyperlink{group___t_i_m___exported___macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01531}01531 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01532}01532   \textcolor{comment}{/* Set the TIM channel state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01533}01533   \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, Channel, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01534}01534 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01535}01535   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01536}01536   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01537}01537 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01538}01538 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01550}01550 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group3_gaca1f5fbc35101d0fc7e8af31c9a0c26c}{HAL\_TIM\_PWM\_Start\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01551}01551 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01552}01552   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01553}01553   uint32\_t tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01554}01554 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01555}01555   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01556}01556   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaec881b6e74e42d4ca9e404d5b2c79e84}{IS\_TIM\_CCX\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01557}01557 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01558}01558   \textcolor{comment}{/* Check the TIM channel state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01559}01559   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___t_i_m___private___macros_gaefd768fd7120d0e8bc22cafc8303a930}{TIM\_CHANNEL\_STATE\_GET}}(htim, Channel) != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01560}01560   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01561}01561     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01562}01562   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01563}01563 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01564}01564   \textcolor{comment}{/* Set the TIM channel state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01565}01565   \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, Channel, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01566}01566 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01567}01567   \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01568}01568   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01569}01569     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01570}01570     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01571}01571       \textcolor{comment}{/* Enable the TIM Capture/Compare 1 interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01572}01572       \mbox{\hyperlink{group___t_i_m___exported___macros_ga4d69943bc4716743c78e3194e259097e}{\_\_HAL\_TIM\_ENABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga02267a938ab4722c5013fffa447cf5a6}{TIM\_IT\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01573}01573       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01574}01574     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01575}01575 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01576}01576     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01577}01577     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01578}01578       \textcolor{comment}{/* Enable the TIM Capture/Compare 2 interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01579}01579       \mbox{\hyperlink{group___t_i_m___exported___macros_ga4d69943bc4716743c78e3194e259097e}{\_\_HAL\_TIM\_ENABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga60f6b6c424b62ca58d3fafd8f5955e4f}{TIM\_IT\_CC2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01580}01580       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01581}01581     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01582}01582 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01583}01583     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga4ea100c1789b178f3cb46721b7257e2d}{TIM\_CHANNEL\_3}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01584}01584     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01585}01585       \textcolor{comment}{/* Enable the TIM Capture/Compare 3 interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01586}01586       \mbox{\hyperlink{group___t_i_m___exported___macros_ga4d69943bc4716743c78e3194e259097e}{\_\_HAL\_TIM\_ENABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga6aef020aebafd9e585283fbbaf8b841f}{TIM\_IT\_CC3}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01587}01587       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01588}01588     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01589}01589 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01590}01590     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_gad59ef74820ee8bf77fa1f8d589fde2ac}{TIM\_CHANNEL\_4}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01591}01591     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01592}01592       \textcolor{comment}{/* Enable the TIM Capture/Compare 4 interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01593}01593       \mbox{\hyperlink{group___t_i_m___exported___macros_ga4d69943bc4716743c78e3194e259097e}{\_\_HAL\_TIM\_ENABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga1dce7f1bc32a258f2964cb7c05f413a6}{TIM\_IT\_CC4}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01594}01594       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01595}01595     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01596}01596 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01597}01597     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01598}01598       \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01599}01599       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01600}01600   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01601}01601 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01602}01602   \textcolor{keywordflow}{if} (\mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} == \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01603}01603   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01604}01604     \textcolor{comment}{/* Enable the Capture compare channel */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01605}01605     \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel, \mbox{\hyperlink{group___channel___c_c___state_ga7b214df0d5c67138de7bc84e937909f0}{TIM\_CCx\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01606}01606 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01607}01607     \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_ga68b8d9ca22720c9034753c604d83500d}{IS\_TIM\_BREAK\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01608}01608     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01609}01609       \textcolor{comment}{/* Enable the main output */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01610}01610       \mbox{\hyperlink{group___t_i_m___exported___macros_ga04890dcef3ed061854721a3672585607}{\_\_HAL\_TIM\_MOE\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01611}01611     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01612}01612 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01613}01613     \textcolor{comment}{/* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01614}01614     \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_ga30c7c0f10d8f105ded8929cc7eca8401}{IS\_TIM\_SLAVE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01615}01615     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01616}01616       tmpsmcr = htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01617}01617       \textcolor{keywordflow}{if} (!\mbox{\hyperlink{group___t_i_m___private___macros_ga44d4f84407e34dbd1ac3ccba12684975}{IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED}}(tmpsmcr))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01618}01618       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01619}01619         \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01620}01620       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01621}01621     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01622}01622     \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01623}01623     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01624}01624       \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01625}01625     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01626}01626   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01627}01627 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01628}01628   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01629}01629   \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01630}01630 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01631}01631 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01643}01643 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group3_ga0559af125dc5fb2bb183a6a4b86808b5}{HAL\_TIM\_PWM\_Stop\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01644}01644 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01645}01645   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01646}01646 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01647}01647   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01648}01648   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaec881b6e74e42d4ca9e404d5b2c79e84}{IS\_TIM\_CCX\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01649}01649 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01650}01650   \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01651}01651   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01652}01652     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01653}01653     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01654}01654       \textcolor{comment}{/* Disable the TIM Capture/Compare 1 interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01655}01655       \mbox{\hyperlink{group___t_i_m___exported___macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\_\_HAL\_TIM\_DISABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga02267a938ab4722c5013fffa447cf5a6}{TIM\_IT\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01656}01656       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01657}01657     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01658}01658 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01659}01659     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01660}01660     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01661}01661       \textcolor{comment}{/* Disable the TIM Capture/Compare 2 interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01662}01662       \mbox{\hyperlink{group___t_i_m___exported___macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\_\_HAL\_TIM\_DISABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga60f6b6c424b62ca58d3fafd8f5955e4f}{TIM\_IT\_CC2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01663}01663       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01664}01664     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01665}01665 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01666}01666     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga4ea100c1789b178f3cb46721b7257e2d}{TIM\_CHANNEL\_3}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01667}01667     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01668}01668       \textcolor{comment}{/* Disable the TIM Capture/Compare 3 interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01669}01669       \mbox{\hyperlink{group___t_i_m___exported___macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\_\_HAL\_TIM\_DISABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga6aef020aebafd9e585283fbbaf8b841f}{TIM\_IT\_CC3}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01670}01670       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01671}01671     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01672}01672 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01673}01673     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_gad59ef74820ee8bf77fa1f8d589fde2ac}{TIM\_CHANNEL\_4}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01674}01674     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01675}01675       \textcolor{comment}{/* Disable the TIM Capture/Compare 4 interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01676}01676       \mbox{\hyperlink{group___t_i_m___exported___macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\_\_HAL\_TIM\_DISABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga1dce7f1bc32a258f2964cb7c05f413a6}{TIM\_IT\_CC4}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01677}01677       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01678}01678     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01679}01679 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01680}01680     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01681}01681       \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01682}01682       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01683}01683   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01684}01684 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01685}01685   \textcolor{keywordflow}{if} (\mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} == \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01686}01686   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01687}01687     \textcolor{comment}{/* Disable the Capture compare channel */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01688}01688     \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel, \mbox{\hyperlink{group___channel___c_c___state_ga5068d16e01778cd3bd09555013b2f4d3}{TIM\_CCx\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01689}01689 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01690}01690     \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_ga68b8d9ca22720c9034753c604d83500d}{IS\_TIM\_BREAK\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01691}01691     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01692}01692       \textcolor{comment}{/* Disable the Main Output */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01693}01693       \mbox{\hyperlink{group___t_i_m___exported___macros_ga69d63e147faeca8909e9679f684c0325}{\_\_HAL\_TIM\_MOE\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01694}01694     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01695}01695 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01696}01696     \textcolor{comment}{/* Disable the Peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01697}01697     \mbox{\hyperlink{group___t_i_m___exported___macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01698}01698 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01699}01699     \textcolor{comment}{/* Set the TIM channel state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01700}01700     \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, Channel, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01701}01701   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01702}01702 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01703}01703   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01704}01704   \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01705}01705 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01706}01706 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01720}01720 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group3_gaa4b542b3c0ae347ea580c9e7c8e88b17}{HAL\_TIM\_PWM\_Start\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel, uint32\_t *pData, uint16\_t Length)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01721}01721 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01722}01722   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01723}01723   uint32\_t tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01724}01724 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01725}01725   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01726}01726   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaec881b6e74e42d4ca9e404d5b2c79e84}{IS\_TIM\_CCX\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01727}01727 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01728}01728   \textcolor{comment}{/* Set the TIM channel state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01729}01729   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___t_i_m___private___macros_gaefd768fd7120d0e8bc22cafc8303a930}{TIM\_CHANNEL\_STATE\_GET}}(htim, Channel) == \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01730}01730   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01731}01731     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7}{HAL\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01732}01732   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01733}01733   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___t_i_m___private___macros_gaefd768fd7120d0e8bc22cafc8303a930}{TIM\_CHANNEL\_STATE\_GET}}(htim, Channel) == \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01734}01734   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01735}01735     \textcolor{keywordflow}{if} ((pData == NULL) \&\& (Length > 0U))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01736}01736     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01737}01737       \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01738}01738     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01739}01739     \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01740}01740     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01741}01741       \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, Channel, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01742}01742     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01743}01743   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01744}01744   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01745}01745   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01746}01746     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01747}01747   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01748}01748 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01749}01749   \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01750}01750   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01751}01751     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01752}01752     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01753}01753       \textcolor{comment}{/* Set the DMA compare callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01754}01754       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}} = TIM\_DMADelayPulseCplt;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01755}01755       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_ga8bfc333f26980f4e473a75cdb45de292}{TIM\_DMADelayPulseHalfCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01756}01756 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01757}01757       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01758}01758       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_gaa112bee5279feee040c1ea9e283f7378}{TIM\_DMAError}} ;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01759}01759 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01760}01760       \textcolor{comment}{/* Enable the DMA stream */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01761}01761       \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}], (uint32\_t)pData, (uint32\_t)\&htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adab1e24ef769bbcb3e3769feae192ffb}{CCR1}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01762}01762                            Length) != \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01763}01763       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01764}01764         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01765}01765         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01766}01766       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01767}01767 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01768}01768       \textcolor{comment}{/* Enable the TIM Capture/Compare 1 DMA request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01769}01769       \mbox{\hyperlink{group___t_i_m___exported___macros_gabb91ccd46cd7204c87170a1ea5b38135}{\_\_HAL\_TIM\_ENABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga33b93e8bb82fe8e167b9e9c962c54f83}{TIM\_DMA\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01770}01770       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01771}01771     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01772}01772 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01773}01773     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01774}01774     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01775}01775       \textcolor{comment}{/* Set the DMA compare callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01776}01776       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}} = TIM\_DMADelayPulseCplt;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01777}01777       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_ga8bfc333f26980f4e473a75cdb45de292}{TIM\_DMADelayPulseHalfCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01778}01778 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01779}01779       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01780}01780       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_gaa112bee5279feee040c1ea9e283f7378}{TIM\_DMAError}} ;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01781}01781 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01782}01782       \textcolor{comment}{/* Enable the DMA stream */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01783}01783       \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}], (uint32\_t)pData, (uint32\_t)\&htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab90aa584f07eeeac364a67f5e05faa93}{CCR2}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01784}01784                            Length) != \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01785}01785       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01786}01786         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01787}01787         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01788}01788       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01789}01789       \textcolor{comment}{/* Enable the TIM Capture/Compare 2 DMA request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01790}01790       \mbox{\hyperlink{group___t_i_m___exported___macros_gabb91ccd46cd7204c87170a1ea5b38135}{\_\_HAL\_TIM\_ENABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga792f73196a8e7424655592097d7a3fd5}{TIM\_DMA\_CC2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01791}01791       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01792}01792     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01793}01793 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01794}01794     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga4ea100c1789b178f3cb46721b7257e2d}{TIM\_CHANNEL\_3}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01795}01795     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01796}01796       \textcolor{comment}{/* Set the DMA compare callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01797}01797       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}} = TIM\_DMADelayPulseCplt;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01798}01798       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_ga8bfc333f26980f4e473a75cdb45de292}{TIM\_DMADelayPulseHalfCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01799}01799 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01800}01800       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01801}01801       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_gaa112bee5279feee040c1ea9e283f7378}{TIM\_DMAError}} ;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01802}01802 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01803}01803       \textcolor{comment}{/* Enable the DMA stream */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01804}01804       \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}], (uint32\_t)pData, (uint32\_t)\&htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a27a478cc47a3dff478555ccb985b06a2}{CCR3}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01805}01805                            Length) != \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01806}01806       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01807}01807         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01808}01808         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01809}01809       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01810}01810       \textcolor{comment}{/* Enable the TIM Output Capture/Compare 3 request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01811}01811       \mbox{\hyperlink{group___t_i_m___exported___macros_gabb91ccd46cd7204c87170a1ea5b38135}{\_\_HAL\_TIM\_ENABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga3eb2dadbd3109bced45935fb53deeee1}{TIM\_DMA\_CC3}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01812}01812       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01813}01813     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01814}01814 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01815}01815     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_gad59ef74820ee8bf77fa1f8d589fde2ac}{TIM\_CHANNEL\_4}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01816}01816     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01817}01817       \textcolor{comment}{/* Set the DMA compare callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01818}01818       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga1860c00b370435ff40d9e65f14a61706}{TIM\_DMA\_ID\_CC4}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}} = TIM\_DMADelayPulseCplt;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01819}01819       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga1860c00b370435ff40d9e65f14a61706}{TIM\_DMA\_ID\_CC4}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_ga8bfc333f26980f4e473a75cdb45de292}{TIM\_DMADelayPulseHalfCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01820}01820 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01821}01821       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01822}01822       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga1860c00b370435ff40d9e65f14a61706}{TIM\_DMA\_ID\_CC4}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_gaa112bee5279feee040c1ea9e283f7378}{TIM\_DMAError}} ;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01823}01823 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01824}01824       \textcolor{comment}{/* Enable the DMA stream */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01825}01825       \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga1860c00b370435ff40d9e65f14a61706}{TIM\_DMA\_ID\_CC4}}], (uint32\_t)pData, (uint32\_t)\&htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a85fdb75569bd7ea26fa48544786535be}{CCR4}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01826}01826                            Length) != \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01827}01827       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01828}01828         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01829}01829         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01830}01830       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01831}01831       \textcolor{comment}{/* Enable the TIM Capture/Compare 4 DMA request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01832}01832       \mbox{\hyperlink{group___t_i_m___exported___macros_gabb91ccd46cd7204c87170a1ea5b38135}{\_\_HAL\_TIM\_ENABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga59495cf79894dfe5e5b2029863aed956}{TIM\_DMA\_CC4}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01833}01833       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01834}01834     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01835}01835 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01836}01836     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01837}01837       \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01838}01838       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01839}01839   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01840}01840 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01841}01841   \textcolor{keywordflow}{if} (\mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} == \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01842}01842   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01843}01843     \textcolor{comment}{/* Enable the Capture compare channel */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01844}01844     \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel, \mbox{\hyperlink{group___channel___c_c___state_ga7b214df0d5c67138de7bc84e937909f0}{TIM\_CCx\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01845}01845 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01846}01846     \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_ga68b8d9ca22720c9034753c604d83500d}{IS\_TIM\_BREAK\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01847}01847     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01848}01848       \textcolor{comment}{/* Enable the main output */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01849}01849       \mbox{\hyperlink{group___t_i_m___exported___macros_ga04890dcef3ed061854721a3672585607}{\_\_HAL\_TIM\_MOE\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01850}01850     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01851}01851 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01852}01852     \textcolor{comment}{/* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01853}01853     \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_ga30c7c0f10d8f105ded8929cc7eca8401}{IS\_TIM\_SLAVE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01854}01854     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01855}01855       tmpsmcr = htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01856}01856       \textcolor{keywordflow}{if} (!\mbox{\hyperlink{group___t_i_m___private___macros_ga44d4f84407e34dbd1ac3ccba12684975}{IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED}}(tmpsmcr))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01857}01857       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01858}01858         \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01859}01859       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01860}01860     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01861}01861     \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01862}01862     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01863}01863       \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01864}01864     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01865}01865   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01866}01866 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01867}01867   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01868}01868   \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01869}01869 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01870}01870 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01882}01882 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group3_gad77367f9b8d8d17842a913f7d6ce274b}{HAL\_TIM\_PWM\_Stop\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01883}01883 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01884}01884   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01885}01885 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01886}01886   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01887}01887   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaec881b6e74e42d4ca9e404d5b2c79e84}{IS\_TIM\_CCX\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01888}01888 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01889}01889   \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01890}01890   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01891}01891     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01892}01892     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01893}01893       \textcolor{comment}{/* Disable the TIM Capture/Compare 1 DMA request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01894}01894       \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a6e8b19efd23fd0295802d904c4702f}{\_\_HAL\_TIM\_DISABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga33b93e8bb82fe8e167b9e9c962c54f83}{TIM\_DMA\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01895}01895       (void)\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01896}01896       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01897}01897     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01898}01898 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01899}01899     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01900}01900     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01901}01901       \textcolor{comment}{/* Disable the TIM Capture/Compare 2 DMA request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01902}01902       \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a6e8b19efd23fd0295802d904c4702f}{\_\_HAL\_TIM\_DISABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga792f73196a8e7424655592097d7a3fd5}{TIM\_DMA\_CC2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01903}01903       (void)\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}]);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01904}01904       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01905}01905     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01906}01906 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01907}01907     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga4ea100c1789b178f3cb46721b7257e2d}{TIM\_CHANNEL\_3}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01908}01908     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01909}01909       \textcolor{comment}{/* Disable the TIM Capture/Compare 3 DMA request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01910}01910       \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a6e8b19efd23fd0295802d904c4702f}{\_\_HAL\_TIM\_DISABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga3eb2dadbd3109bced45935fb53deeee1}{TIM\_DMA\_CC3}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01911}01911       (void)\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}]);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01912}01912       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01913}01913     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01914}01914 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01915}01915     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_gad59ef74820ee8bf77fa1f8d589fde2ac}{TIM\_CHANNEL\_4}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01916}01916     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01917}01917       \textcolor{comment}{/* Disable the TIM Capture/Compare 4 interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01918}01918       \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a6e8b19efd23fd0295802d904c4702f}{\_\_HAL\_TIM\_DISABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga59495cf79894dfe5e5b2029863aed956}{TIM\_DMA\_CC4}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01919}01919       (void)\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga1860c00b370435ff40d9e65f14a61706}{TIM\_DMA\_ID\_CC4}}]);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01920}01920       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01921}01921     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01922}01922 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01923}01923     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01924}01924       \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01925}01925       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01926}01926   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01927}01927 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01928}01928   \textcolor{keywordflow}{if} (\mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} == \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01929}01929   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01930}01930     \textcolor{comment}{/* Disable the Capture compare channel */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01931}01931     \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel, \mbox{\hyperlink{group___channel___c_c___state_ga5068d16e01778cd3bd09555013b2f4d3}{TIM\_CCx\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01932}01932 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01933}01933     \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_ga68b8d9ca22720c9034753c604d83500d}{IS\_TIM\_BREAK\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01934}01934     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01935}01935       \textcolor{comment}{/* Disable the Main Output */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01936}01936       \mbox{\hyperlink{group___t_i_m___exported___macros_ga69d63e147faeca8909e9679f684c0325}{\_\_HAL\_TIM\_MOE\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01937}01937     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01938}01938 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01939}01939     \textcolor{comment}{/* Disable the Peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01940}01940     \mbox{\hyperlink{group___t_i_m___exported___macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01941}01941 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01942}01942     \textcolor{comment}{/* Set the TIM channel state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01943}01943     \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, Channel, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01944}01944   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01945}01945 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01946}01946   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01947}01947   \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01948}01948 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01949}01949 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01985}01985 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group4_ga342aa1098891f55f59c7867afff589c1}{HAL\_TIM\_IC\_Init}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01986}01986 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01987}01987   \textcolor{comment}{/* Check the TIM handle allocation */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01988}01988   \textcolor{keywordflow}{if} (htim == NULL)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01989}01989   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01990}01990     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01991}01991   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01992}01992 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01993}01993   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01994}01994   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gab6fdc27b3ccd972bf39b95e4d148a829}{IS\_TIM\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01995}01995   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga51e09bf84a3abf86e47fa45047fd6506}{IS\_TIM\_COUNTER\_MODE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a21046dd4833b51c8e3f5c82ea134d03c}{Init}}.\mbox{\hyperlink{struct_t_i_m___base___init_type_def_a4b29303489c983d0e9326d7ae0196ceb}{CounterMode}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01996}01996   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_gac7f7ba7f6f173631c81176d4602c2f11}{IS\_TIM\_CLOCKDIVISION\_DIV}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a21046dd4833b51c8e3f5c82ea134d03c}{Init}}.\mbox{\hyperlink{struct_t_i_m___base___init_type_def_a8f20e02ae2774e1523942604315b8e13}{ClockDivision}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01997}01997   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_gab99bb1fa5b82450c33c693d19c2893e7}{IS\_TIM\_AUTORELOAD\_PRELOAD}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a21046dd4833b51c8e3f5c82ea134d03c}{Init}}.\mbox{\hyperlink{struct_t_i_m___base___init_type_def_a24796ba26d572a0993cb065a02865723}{AutoReloadPreload}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01998}01998 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l01999}01999   \textcolor{keywordflow}{if} (htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} == \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca28011b79e60b74a6c55947c505c51cbc}{HAL\_TIM\_STATE\_RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02000}02000   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02001}02001     \textcolor{comment}{/* Allocate lock resource and initialize it */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02002}02002     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}{Lock}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_ab367482e943333a1299294eadaad284ba9bd487430440139444e6e7ff226005c0}{HAL\_UNLOCKED}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02003}02003 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02004}02004 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02005}02005     \textcolor{comment}{/* Reset interrupt callbacks to legacy weak callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02006}02006     TIM\_ResetCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02007}02007 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02008}02008     \textcolor{keywordflow}{if} (htim-\/>IC\_MspInitCallback == NULL)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02009}02009     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02010}02010       htim-\/>IC\_MspInitCallback = \mbox{\hyperlink{group___t_i_m___exported___functions___group4_ga202723f23bc46b29b16145f9cceabbbb}{HAL\_TIM\_IC\_MspInit}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02011}02011     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02012}02012     \textcolor{comment}{/* Init the low level hardware : GPIO, CLOCK, NVIC */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02013}02013     htim-\/>IC\_MspInitCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02014}02014 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02015}02015     \textcolor{comment}{/* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02016}02016     \mbox{\hyperlink{group___t_i_m___exported___functions___group4_ga202723f23bc46b29b16145f9cceabbbb}{HAL\_TIM\_IC\_MspInit}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02017}02017 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02018}02018   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02019}02019 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02020}02020   \textcolor{comment}{/* Set the TIM state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02021}02021   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12}{HAL\_TIM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02022}02022 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02023}02023   \textcolor{comment}{/* Init the base time for the input capture */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02024}02024   \mbox{\hyperlink{group___t_i_m___private___functions_ga057e4b4da135186e8fb88327c5fd0684}{TIM\_Base\_SetConfig}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \&htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a21046dd4833b51c8e3f5c82ea134d03c}{Init}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02025}02025 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02026}02026   \textcolor{comment}{/* Initialize the DMA burst operation state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02027}02027   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_af9f37bc98fa1295cc65af8fbd2aab848}{DMABurstState}} = \mbox{\hyperlink{group___t_i_m___exported___types_gga9b87df539778a60ea940a9d5ba793f7ca44e8b59c22cd2b17d449b120e03e4952}{HAL\_DMA\_BURST\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02028}02028 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02029}02029   \textcolor{comment}{/* Initialize the TIM channels state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02030}02030   \mbox{\hyperlink{group___t_i_m___private___macros_gaf2bd9a020691eb1463c082546929ede0}{TIM\_CHANNEL\_STATE\_SET\_ALL}}(htim, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02031}02031   \mbox{\hyperlink{group___t_i_m___private___macros_ga7406c337229adde356e6c72931da578a}{TIM\_CHANNEL\_N\_STATE\_SET\_ALL}}(htim, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02032}02032 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02033}02033   \textcolor{comment}{/* Initialize the TIM state*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02034}02034   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{HAL\_TIM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02035}02035 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02036}02036   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02037}02037 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02038}02038 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02044}02044 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group4_ga2fc9af96c4ec45ba9057e182012f3586}{HAL\_TIM\_IC\_DeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02045}02045 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02046}02046   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02047}02047   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gab6fdc27b3ccd972bf39b95e4d148a829}{IS\_TIM\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02048}02048 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02049}02049   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12}{HAL\_TIM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02050}02050 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02051}02051   \textcolor{comment}{/* Disable the TIM Peripheral Clock */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02052}02052   \mbox{\hyperlink{group___t_i_m___exported___macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02053}02053 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02054}02054 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02055}02055   \textcolor{keywordflow}{if} (htim-\/>IC\_MspDeInitCallback == NULL)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02056}02056   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02057}02057     htim-\/>IC\_MspDeInitCallback = \mbox{\hyperlink{group___t_i_m___exported___functions___group4_gad1aa484ec0f0559908d9d8128614e7ad}{HAL\_TIM\_IC\_MspDeInit}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02058}02058   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02059}02059   \textcolor{comment}{/* DeInit the low level hardware */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02060}02060   htim-\/>IC\_MspDeInitCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02061}02061 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02062}02062   \textcolor{comment}{/* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02063}02063   \mbox{\hyperlink{group___t_i_m___exported___functions___group4_gad1aa484ec0f0559908d9d8128614e7ad}{HAL\_TIM\_IC\_MspDeInit}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02064}02064 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02065}02065 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02066}02066   \textcolor{comment}{/* Change the DMA burst operation state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02067}02067   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_af9f37bc98fa1295cc65af8fbd2aab848}{DMABurstState}} = \mbox{\hyperlink{group___t_i_m___exported___types_gga9b87df539778a60ea940a9d5ba793f7ca98c26cb59bb0c07b7f020d7ff8678bb8}{HAL\_DMA\_BURST\_STATE\_RESET}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02068}02068 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02069}02069   \textcolor{comment}{/* Change the TIM channels state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02070}02070   \mbox{\hyperlink{group___t_i_m___private___macros_gaf2bd9a020691eb1463c082546929ede0}{TIM\_CHANNEL\_STATE\_SET\_ALL}}(htim, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a430f7e41a278868bc1a7c5de6a08dc94}{HAL\_TIM\_CHANNEL\_STATE\_RESET}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02071}02071   \mbox{\hyperlink{group___t_i_m___private___macros_ga7406c337229adde356e6c72931da578a}{TIM\_CHANNEL\_N\_STATE\_SET\_ALL}}(htim, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a430f7e41a278868bc1a7c5de6a08dc94}{HAL\_TIM\_CHANNEL\_STATE\_RESET}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02072}02072 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02073}02073   \textcolor{comment}{/* Change TIM state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02074}02074   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca28011b79e60b74a6c55947c505c51cbc}{HAL\_TIM\_STATE\_RESET}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02075}02075 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02076}02076   \textcolor{comment}{/* Release Lock */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02077}02077   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02078}02078 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02079}02079   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02080}02080 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02081}02081 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02087}02087 \_\_weak \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group4_ga202723f23bc46b29b16145f9cceabbbb}{HAL\_TIM\_IC\_MspInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02088}02088 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02089}02089   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02090}02090   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02091}02091 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02092}02092   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02093}02093 \textcolor{comment}{            the HAL\_TIM\_IC\_MspInit could be implemented in the user file}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02094}02094 \textcolor{comment}{   */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02095}02095 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02096}02096 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02102}02102 \_\_weak \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group4_gad1aa484ec0f0559908d9d8128614e7ad}{HAL\_TIM\_IC\_MspDeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02103}02103 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02104}02104   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02105}02105   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02106}02106 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02107}02107   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02108}02108 \textcolor{comment}{            the HAL\_TIM\_IC\_MspDeInit could be implemented in the user file}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02109}02109 \textcolor{comment}{   */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02110}02110 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02111}02111 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02123}02123 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group4_gaab393018ca6f8fad04a815feb1796ce7}{HAL\_TIM\_IC\_Start}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02124}02124 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02125}02125   uint32\_t tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02126}02126   \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} channel\_state = \mbox{\hyperlink{group___t_i_m___private___macros_gaefd768fd7120d0e8bc22cafc8303a930}{TIM\_CHANNEL\_STATE\_GET}}(htim, Channel);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02127}02127   \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} complementary\_channel\_state = \mbox{\hyperlink{group___t_i_m___private___macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim, Channel);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02128}02128 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02129}02129   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02130}02130   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaec881b6e74e42d4ca9e404d5b2c79e84}{IS\_TIM\_CCX\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02131}02131 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02132}02132   \textcolor{comment}{/* Check the TIM channel state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02133}02133   \textcolor{keywordflow}{if} ((channel\_state != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02134}02134       || (complementary\_channel\_state != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02135}02135   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02136}02136     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02137}02137   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02138}02138 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02139}02139   \textcolor{comment}{/* Set the TIM channel state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02140}02140   \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, Channel, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02141}02141   \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, Channel, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02142}02142 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02143}02143   \textcolor{comment}{/* Enable the Input Capture channel */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02144}02144   \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel, \mbox{\hyperlink{group___channel___c_c___state_ga7b214df0d5c67138de7bc84e937909f0}{TIM\_CCx\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02145}02145 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02146}02146   \textcolor{comment}{/* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02147}02147   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_ga30c7c0f10d8f105ded8929cc7eca8401}{IS\_TIM\_SLAVE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02148}02148   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02149}02149     tmpsmcr = htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02150}02150     \textcolor{keywordflow}{if} (!\mbox{\hyperlink{group___t_i_m___private___macros_ga44d4f84407e34dbd1ac3ccba12684975}{IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED}}(tmpsmcr))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02151}02151     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02152}02152       \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02153}02153     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02154}02154   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02155}02155   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02156}02156   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02157}02157     \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02158}02158   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02159}02159 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02160}02160   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02161}02161   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02162}02162 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02163}02163 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02175}02175 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group4_ga1b5edb103cb27dbd5380e9b24d12658f}{HAL\_TIM\_IC\_Stop}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02176}02176 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02177}02177   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02178}02178   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaec881b6e74e42d4ca9e404d5b2c79e84}{IS\_TIM\_CCX\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02179}02179 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02180}02180   \textcolor{comment}{/* Disable the Input Capture channel */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02181}02181   \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel, \mbox{\hyperlink{group___channel___c_c___state_ga5068d16e01778cd3bd09555013b2f4d3}{TIM\_CCx\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02182}02182 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02183}02183   \textcolor{comment}{/* Disable the Peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02184}02184   \mbox{\hyperlink{group___t_i_m___exported___macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02185}02185 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02186}02186   \textcolor{comment}{/* Set the TIM channel state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02187}02187   \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, Channel, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02188}02188   \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, Channel, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02189}02189 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02190}02190   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02191}02191   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02192}02192 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02193}02193 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02205}02205 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group4_gac0e3515f374ec6b9d30609cd683649d6}{HAL\_TIM\_IC\_Start\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02206}02206 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02207}02207   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02208}02208   uint32\_t tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02209}02209 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02210}02210   \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} channel\_state = \mbox{\hyperlink{group___t_i_m___private___macros_gaefd768fd7120d0e8bc22cafc8303a930}{TIM\_CHANNEL\_STATE\_GET}}(htim, Channel);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02211}02211   \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} complementary\_channel\_state = \mbox{\hyperlink{group___t_i_m___private___macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim, Channel);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02212}02212 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02213}02213   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02214}02214   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaec881b6e74e42d4ca9e404d5b2c79e84}{IS\_TIM\_CCX\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02215}02215 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02216}02216   \textcolor{comment}{/* Check the TIM channel state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02217}02217   \textcolor{keywordflow}{if} ((channel\_state != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02218}02218       || (complementary\_channel\_state != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02219}02219   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02220}02220     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02221}02221   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02222}02222 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02223}02223   \textcolor{comment}{/* Set the TIM channel state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02224}02224   \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, Channel, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02225}02225   \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, Channel, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02226}02226 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02227}02227   \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02228}02228   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02229}02229     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02230}02230     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02231}02231       \textcolor{comment}{/* Enable the TIM Capture/Compare 1 interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02232}02232       \mbox{\hyperlink{group___t_i_m___exported___macros_ga4d69943bc4716743c78e3194e259097e}{\_\_HAL\_TIM\_ENABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga02267a938ab4722c5013fffa447cf5a6}{TIM\_IT\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02233}02233       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02234}02234     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02235}02235 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02236}02236     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02237}02237     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02238}02238       \textcolor{comment}{/* Enable the TIM Capture/Compare 2 interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02239}02239       \mbox{\hyperlink{group___t_i_m___exported___macros_ga4d69943bc4716743c78e3194e259097e}{\_\_HAL\_TIM\_ENABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga60f6b6c424b62ca58d3fafd8f5955e4f}{TIM\_IT\_CC2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02240}02240       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02241}02241     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02242}02242 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02243}02243     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga4ea100c1789b178f3cb46721b7257e2d}{TIM\_CHANNEL\_3}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02244}02244     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02245}02245       \textcolor{comment}{/* Enable the TIM Capture/Compare 3 interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02246}02246       \mbox{\hyperlink{group___t_i_m___exported___macros_ga4d69943bc4716743c78e3194e259097e}{\_\_HAL\_TIM\_ENABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga6aef020aebafd9e585283fbbaf8b841f}{TIM\_IT\_CC3}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02247}02247       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02248}02248     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02249}02249 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02250}02250     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_gad59ef74820ee8bf77fa1f8d589fde2ac}{TIM\_CHANNEL\_4}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02251}02251     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02252}02252       \textcolor{comment}{/* Enable the TIM Capture/Compare 4 interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02253}02253       \mbox{\hyperlink{group___t_i_m___exported___macros_ga4d69943bc4716743c78e3194e259097e}{\_\_HAL\_TIM\_ENABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga1dce7f1bc32a258f2964cb7c05f413a6}{TIM\_IT\_CC4}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02254}02254       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02255}02255     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02256}02256 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02257}02257     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02258}02258       \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02259}02259       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02260}02260   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02261}02261 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02262}02262   \textcolor{keywordflow}{if} (\mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} == \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02263}02263   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02264}02264     \textcolor{comment}{/* Enable the Input Capture channel */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02265}02265     \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel, \mbox{\hyperlink{group___channel___c_c___state_ga7b214df0d5c67138de7bc84e937909f0}{TIM\_CCx\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02266}02266 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02267}02267     \textcolor{comment}{/* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02268}02268     \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_ga30c7c0f10d8f105ded8929cc7eca8401}{IS\_TIM\_SLAVE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02269}02269     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02270}02270       tmpsmcr = htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02271}02271       \textcolor{keywordflow}{if} (!\mbox{\hyperlink{group___t_i_m___private___macros_ga44d4f84407e34dbd1ac3ccba12684975}{IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED}}(tmpsmcr))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02272}02272       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02273}02273         \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02274}02274       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02275}02275     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02276}02276     \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02277}02277     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02278}02278       \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02279}02279     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02280}02280   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02281}02281 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02282}02282   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02283}02283   \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02284}02284 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02285}02285 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02297}02297 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group4_gaf5664e207667c99ef50378813056e5f6}{HAL\_TIM\_IC\_Stop\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02298}02298 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02299}02299   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02300}02300 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02301}02301   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02302}02302   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaec881b6e74e42d4ca9e404d5b2c79e84}{IS\_TIM\_CCX\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02303}02303 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02304}02304   \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02305}02305   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02306}02306     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02307}02307     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02308}02308       \textcolor{comment}{/* Disable the TIM Capture/Compare 1 interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02309}02309       \mbox{\hyperlink{group___t_i_m___exported___macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\_\_HAL\_TIM\_DISABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga02267a938ab4722c5013fffa447cf5a6}{TIM\_IT\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02310}02310       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02311}02311     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02312}02312 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02313}02313     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02314}02314     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02315}02315       \textcolor{comment}{/* Disable the TIM Capture/Compare 2 interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02316}02316       \mbox{\hyperlink{group___t_i_m___exported___macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\_\_HAL\_TIM\_DISABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga60f6b6c424b62ca58d3fafd8f5955e4f}{TIM\_IT\_CC2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02317}02317       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02318}02318     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02319}02319 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02320}02320     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga4ea100c1789b178f3cb46721b7257e2d}{TIM\_CHANNEL\_3}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02321}02321     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02322}02322       \textcolor{comment}{/* Disable the TIM Capture/Compare 3 interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02323}02323       \mbox{\hyperlink{group___t_i_m___exported___macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\_\_HAL\_TIM\_DISABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga6aef020aebafd9e585283fbbaf8b841f}{TIM\_IT\_CC3}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02324}02324       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02325}02325     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02326}02326 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02327}02327     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_gad59ef74820ee8bf77fa1f8d589fde2ac}{TIM\_CHANNEL\_4}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02328}02328     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02329}02329       \textcolor{comment}{/* Disable the TIM Capture/Compare 4 interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02330}02330       \mbox{\hyperlink{group___t_i_m___exported___macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\_\_HAL\_TIM\_DISABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga1dce7f1bc32a258f2964cb7c05f413a6}{TIM\_IT\_CC4}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02331}02331       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02332}02332     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02333}02333 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02334}02334     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02335}02335       \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02336}02336       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02337}02337   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02338}02338 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02339}02339   \textcolor{keywordflow}{if} (\mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} == \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02340}02340   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02341}02341     \textcolor{comment}{/* Disable the Input Capture channel */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02342}02342     \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel, \mbox{\hyperlink{group___channel___c_c___state_ga5068d16e01778cd3bd09555013b2f4d3}{TIM\_CCx\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02343}02343 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02344}02344     \textcolor{comment}{/* Disable the Peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02345}02345     \mbox{\hyperlink{group___t_i_m___exported___macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02346}02346 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02347}02347     \textcolor{comment}{/* Set the TIM channel state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02348}02348     \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, Channel, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02349}02349     \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, Channel, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02350}02350   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02351}02351 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02352}02352   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02353}02353   \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02354}02354 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02355}02355 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02369}02369 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group4_gac3b7deffff43a8bdc3e2eea42115efff}{HAL\_TIM\_IC\_Start\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel, uint32\_t *pData, uint16\_t Length)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02370}02370 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02371}02371   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02372}02372   uint32\_t tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02373}02373 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02374}02374   \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} channel\_state = \mbox{\hyperlink{group___t_i_m___private___macros_gaefd768fd7120d0e8bc22cafc8303a930}{TIM\_CHANNEL\_STATE\_GET}}(htim, Channel);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02375}02375   \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} complementary\_channel\_state = \mbox{\hyperlink{group___t_i_m___private___macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim, Channel);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02376}02376 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02377}02377   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02378}02378   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaec881b6e74e42d4ca9e404d5b2c79e84}{IS\_TIM\_CCX\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02379}02379   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga31783a890aaf9c6221ca02378be2b9a0}{IS\_TIM\_DMA\_CC\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02380}02380 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02381}02381   \textcolor{comment}{/* Set the TIM channel state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02382}02382   \textcolor{keywordflow}{if} ((channel\_state == \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02383}02383       || (complementary\_channel\_state == \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02384}02384   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02385}02385     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7}{HAL\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02386}02386   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02387}02387   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} ((channel\_state == \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02388}02388            \&\& (complementary\_channel\_state == \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02389}02389   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02390}02390     \textcolor{keywordflow}{if} ((pData == NULL) \&\& (Length > 0U))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02391}02391     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02392}02392       \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02393}02393     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02394}02394     \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02395}02395     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02396}02396       \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, Channel, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02397}02397       \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, Channel, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02398}02398     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02399}02399   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02400}02400   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02401}02401   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02402}02402     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02403}02403   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02404}02404 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02405}02405   \textcolor{comment}{/* Enable the Input Capture channel */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02406}02406   \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel, \mbox{\hyperlink{group___channel___c_c___state_ga7b214df0d5c67138de7bc84e937909f0}{TIM\_CCx\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02407}02407 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02408}02408   \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02409}02409   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02410}02410     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02411}02411     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02412}02412       \textcolor{comment}{/* Set the DMA capture callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02413}02413       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_ga60b9c315720fddb3db32299f05f7d712}{TIM\_DMACaptureCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02414}02414       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_ga2c2f2f092eaa9414661422f06fdc56a0}{TIM\_DMACaptureHalfCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02415}02415 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02416}02416       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02417}02417       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_gaa112bee5279feee040c1ea9e283f7378}{TIM\_DMAError}} ;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02418}02418 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02419}02419       \textcolor{comment}{/* Enable the DMA stream */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02420}02420       \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}], (uint32\_t)\&htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adab1e24ef769bbcb3e3769feae192ffb}{CCR1}}, (uint32\_t)pData,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02421}02421                            Length) != \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02422}02422       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02423}02423         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02424}02424         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02425}02425       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02426}02426       \textcolor{comment}{/* Enable the TIM Capture/Compare 1 DMA request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02427}02427       \mbox{\hyperlink{group___t_i_m___exported___macros_gabb91ccd46cd7204c87170a1ea5b38135}{\_\_HAL\_TIM\_ENABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga33b93e8bb82fe8e167b9e9c962c54f83}{TIM\_DMA\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02428}02428       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02429}02429     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02430}02430 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02431}02431     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02432}02432     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02433}02433       \textcolor{comment}{/* Set the DMA capture callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02434}02434       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_ga60b9c315720fddb3db32299f05f7d712}{TIM\_DMACaptureCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02435}02435       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_ga2c2f2f092eaa9414661422f06fdc56a0}{TIM\_DMACaptureHalfCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02436}02436 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02437}02437       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02438}02438       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_gaa112bee5279feee040c1ea9e283f7378}{TIM\_DMAError}} ;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02439}02439 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02440}02440       \textcolor{comment}{/* Enable the DMA stream */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02441}02441       \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}], (uint32\_t)\&htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab90aa584f07eeeac364a67f5e05faa93}{CCR2}}, (uint32\_t)pData,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02442}02442                            Length) != \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02443}02443       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02444}02444         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02445}02445         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02446}02446       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02447}02447       \textcolor{comment}{/* Enable the TIM Capture/Compare 2  DMA request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02448}02448       \mbox{\hyperlink{group___t_i_m___exported___macros_gabb91ccd46cd7204c87170a1ea5b38135}{\_\_HAL\_TIM\_ENABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga792f73196a8e7424655592097d7a3fd5}{TIM\_DMA\_CC2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02449}02449       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02450}02450     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02451}02451 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02452}02452     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga4ea100c1789b178f3cb46721b7257e2d}{TIM\_CHANNEL\_3}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02453}02453     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02454}02454       \textcolor{comment}{/* Set the DMA capture callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02455}02455       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_ga60b9c315720fddb3db32299f05f7d712}{TIM\_DMACaptureCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02456}02456       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_ga2c2f2f092eaa9414661422f06fdc56a0}{TIM\_DMACaptureHalfCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02457}02457 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02458}02458       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02459}02459       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_gaa112bee5279feee040c1ea9e283f7378}{TIM\_DMAError}} ;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02460}02460 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02461}02461       \textcolor{comment}{/* Enable the DMA stream */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02462}02462       \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}], (uint32\_t)\&htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a27a478cc47a3dff478555ccb985b06a2}{CCR3}}, (uint32\_t)pData,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02463}02463                            Length) != \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02464}02464       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02465}02465         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02466}02466         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02467}02467       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02468}02468       \textcolor{comment}{/* Enable the TIM Capture/Compare 3  DMA request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02469}02469       \mbox{\hyperlink{group___t_i_m___exported___macros_gabb91ccd46cd7204c87170a1ea5b38135}{\_\_HAL\_TIM\_ENABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga3eb2dadbd3109bced45935fb53deeee1}{TIM\_DMA\_CC3}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02470}02470       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02471}02471     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02472}02472 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02473}02473     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_gad59ef74820ee8bf77fa1f8d589fde2ac}{TIM\_CHANNEL\_4}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02474}02474     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02475}02475       \textcolor{comment}{/* Set the DMA capture callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02476}02476       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga1860c00b370435ff40d9e65f14a61706}{TIM\_DMA\_ID\_CC4}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_ga60b9c315720fddb3db32299f05f7d712}{TIM\_DMACaptureCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02477}02477       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga1860c00b370435ff40d9e65f14a61706}{TIM\_DMA\_ID\_CC4}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_ga2c2f2f092eaa9414661422f06fdc56a0}{TIM\_DMACaptureHalfCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02478}02478 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02479}02479       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02480}02480       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga1860c00b370435ff40d9e65f14a61706}{TIM\_DMA\_ID\_CC4}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_gaa112bee5279feee040c1ea9e283f7378}{TIM\_DMAError}} ;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02481}02481 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02482}02482       \textcolor{comment}{/* Enable the DMA stream */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02483}02483       \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga1860c00b370435ff40d9e65f14a61706}{TIM\_DMA\_ID\_CC4}}], (uint32\_t)\&htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a85fdb75569bd7ea26fa48544786535be}{CCR4}}, (uint32\_t)pData,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02484}02484                            Length) != \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02485}02485       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02486}02486         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02487}02487         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02488}02488       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02489}02489       \textcolor{comment}{/* Enable the TIM Capture/Compare 4  DMA request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02490}02490       \mbox{\hyperlink{group___t_i_m___exported___macros_gabb91ccd46cd7204c87170a1ea5b38135}{\_\_HAL\_TIM\_ENABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga59495cf79894dfe5e5b2029863aed956}{TIM\_DMA\_CC4}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02491}02491       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02492}02492     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02493}02493 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02494}02494     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02495}02495       \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02496}02496       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02497}02497   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02498}02498 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02499}02499   \textcolor{comment}{/* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02500}02500   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_ga30c7c0f10d8f105ded8929cc7eca8401}{IS\_TIM\_SLAVE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02501}02501   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02502}02502     tmpsmcr = htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02503}02503     \textcolor{keywordflow}{if} (!\mbox{\hyperlink{group___t_i_m___private___macros_ga44d4f84407e34dbd1ac3ccba12684975}{IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED}}(tmpsmcr))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02504}02504     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02505}02505       \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02506}02506     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02507}02507   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02508}02508   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02509}02509   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02510}02510     \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02511}02511   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02512}02512 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02513}02513   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02514}02514   \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02515}02515 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02516}02516 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02528}02528 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group4_ga8e7dc17f058ef9c826774436d68f80b5}{HAL\_TIM\_IC\_Stop\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02529}02529 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02530}02530   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02531}02531 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02532}02532   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02533}02533   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaec881b6e74e42d4ca9e404d5b2c79e84}{IS\_TIM\_CCX\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02534}02534   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga31783a890aaf9c6221ca02378be2b9a0}{IS\_TIM\_DMA\_CC\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02535}02535 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02536}02536   \textcolor{comment}{/* Disable the Input Capture channel */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02537}02537   \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel, \mbox{\hyperlink{group___channel___c_c___state_ga5068d16e01778cd3bd09555013b2f4d3}{TIM\_CCx\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02538}02538 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02539}02539   \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02540}02540   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02541}02541     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02542}02542     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02543}02543       \textcolor{comment}{/* Disable the TIM Capture/Compare 1 DMA request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02544}02544       \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a6e8b19efd23fd0295802d904c4702f}{\_\_HAL\_TIM\_DISABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga33b93e8bb82fe8e167b9e9c962c54f83}{TIM\_DMA\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02545}02545       (void)\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02546}02546       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02547}02547     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02548}02548 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02549}02549     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02550}02550     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02551}02551       \textcolor{comment}{/* Disable the TIM Capture/Compare 2 DMA request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02552}02552       \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a6e8b19efd23fd0295802d904c4702f}{\_\_HAL\_TIM\_DISABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga792f73196a8e7424655592097d7a3fd5}{TIM\_DMA\_CC2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02553}02553       (void)\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}]);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02554}02554       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02555}02555     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02556}02556 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02557}02557     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga4ea100c1789b178f3cb46721b7257e2d}{TIM\_CHANNEL\_3}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02558}02558     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02559}02559       \textcolor{comment}{/* Disable the TIM Capture/Compare 3  DMA request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02560}02560       \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a6e8b19efd23fd0295802d904c4702f}{\_\_HAL\_TIM\_DISABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga3eb2dadbd3109bced45935fb53deeee1}{TIM\_DMA\_CC3}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02561}02561       (void)\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}]);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02562}02562       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02563}02563     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02564}02564 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02565}02565     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_gad59ef74820ee8bf77fa1f8d589fde2ac}{TIM\_CHANNEL\_4}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02566}02566     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02567}02567       \textcolor{comment}{/* Disable the TIM Capture/Compare 4  DMA request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02568}02568       \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a6e8b19efd23fd0295802d904c4702f}{\_\_HAL\_TIM\_DISABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga59495cf79894dfe5e5b2029863aed956}{TIM\_DMA\_CC4}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02569}02569       (void)\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga1860c00b370435ff40d9e65f14a61706}{TIM\_DMA\_ID\_CC4}}]);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02570}02570       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02571}02571     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02572}02572 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02573}02573     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02574}02574       \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02575}02575       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02576}02576   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02577}02577 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02578}02578   \textcolor{keywordflow}{if} (\mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} == \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02579}02579   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02580}02580     \textcolor{comment}{/* Disable the Peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02581}02581     \mbox{\hyperlink{group___t_i_m___exported___macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02582}02582 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02583}02583     \textcolor{comment}{/* Set the TIM channel state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02584}02584     \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, Channel, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02585}02585     \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, Channel, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02586}02586   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02587}02587 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02588}02588   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02589}02589   \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02590}02590 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02633}02633 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group5_ga476d67a220c23ebdc69fac7b09dbaa72}{HAL\_TIM\_OnePulse\_Init}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t OnePulseMode)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02634}02634 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02635}02635   \textcolor{comment}{/* Check the TIM handle allocation */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02636}02636   \textcolor{keywordflow}{if} (htim == NULL)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02637}02637   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02638}02638     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02639}02639   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02640}02640 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02641}02641   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02642}02642   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gab6fdc27b3ccd972bf39b95e4d148a829}{IS\_TIM\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02643}02643   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga51e09bf84a3abf86e47fa45047fd6506}{IS\_TIM\_COUNTER\_MODE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a21046dd4833b51c8e3f5c82ea134d03c}{Init}}.\mbox{\hyperlink{struct_t_i_m___base___init_type_def_a4b29303489c983d0e9326d7ae0196ceb}{CounterMode}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02644}02644   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_gac7f7ba7f6f173631c81176d4602c2f11}{IS\_TIM\_CLOCKDIVISION\_DIV}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a21046dd4833b51c8e3f5c82ea134d03c}{Init}}.\mbox{\hyperlink{struct_t_i_m___base___init_type_def_a8f20e02ae2774e1523942604315b8e13}{ClockDivision}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02645}02645   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga38ab7126db5202ad9a465838160a805c}{IS\_TIM\_OPM\_MODE}}(OnePulseMode));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02646}02646   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_gab99bb1fa5b82450c33c693d19c2893e7}{IS\_TIM\_AUTORELOAD\_PRELOAD}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a21046dd4833b51c8e3f5c82ea134d03c}{Init}}.\mbox{\hyperlink{struct_t_i_m___base___init_type_def_a24796ba26d572a0993cb065a02865723}{AutoReloadPreload}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02647}02647 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02648}02648   \textcolor{keywordflow}{if} (htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} == \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca28011b79e60b74a6c55947c505c51cbc}{HAL\_TIM\_STATE\_RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02649}02649   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02650}02650     \textcolor{comment}{/* Allocate lock resource and initialize it */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02651}02651     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}{Lock}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_ab367482e943333a1299294eadaad284ba9bd487430440139444e6e7ff226005c0}{HAL\_UNLOCKED}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02652}02652 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02653}02653 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02654}02654     \textcolor{comment}{/* Reset interrupt callbacks to legacy weak callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02655}02655     TIM\_ResetCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02656}02656 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02657}02657     \textcolor{keywordflow}{if} (htim-\/>OnePulse\_MspInitCallback == NULL)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02658}02658     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02659}02659       htim-\/>OnePulse\_MspInitCallback = \mbox{\hyperlink{group___t_i_m___exported___functions___group5_ga6579726753cb2b769a21d10bec75219f}{HAL\_TIM\_OnePulse\_MspInit}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02660}02660     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02661}02661     \textcolor{comment}{/* Init the low level hardware : GPIO, CLOCK, NVIC */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02662}02662     htim-\/>OnePulse\_MspInitCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02663}02663 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02664}02664     \textcolor{comment}{/* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02665}02665     \mbox{\hyperlink{group___t_i_m___exported___functions___group5_ga6579726753cb2b769a21d10bec75219f}{HAL\_TIM\_OnePulse\_MspInit}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02666}02666 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02667}02667   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02668}02668 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02669}02669   \textcolor{comment}{/* Set the TIM state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02670}02670   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12}{HAL\_TIM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02671}02671 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02672}02672   \textcolor{comment}{/* Configure the Time base in the One Pulse Mode */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02673}02673   \mbox{\hyperlink{group___t_i_m___private___functions_ga057e4b4da135186e8fb88327c5fd0684}{TIM\_Base\_SetConfig}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \&htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a21046dd4833b51c8e3f5c82ea134d03c}{Init}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02674}02674 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02675}02675   \textcolor{comment}{/* Reset the OPM Bit */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02676}02676   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}} \&= \string~TIM\_CR1\_OPM;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02677}02677 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02678}02678   \textcolor{comment}{/* Configure the OPM Mode */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02679}02679   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}} |= OnePulseMode;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02680}02680 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02681}02681   \textcolor{comment}{/* Initialize the DMA burst operation state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02682}02682   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_af9f37bc98fa1295cc65af8fbd2aab848}{DMABurstState}} = \mbox{\hyperlink{group___t_i_m___exported___types_gga9b87df539778a60ea940a9d5ba793f7ca44e8b59c22cd2b17d449b120e03e4952}{HAL\_DMA\_BURST\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02683}02683 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02684}02684   \textcolor{comment}{/* Initialize the TIM channels state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02685}02685   \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02686}02686   \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02687}02687   \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02688}02688   \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02689}02689 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02690}02690   \textcolor{comment}{/* Initialize the TIM state*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02691}02691   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{HAL\_TIM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02692}02692 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02693}02693   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02694}02694 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02695}02695 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02701}02701 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group5_gae60b468b11199522c6c83a943439c7b7}{HAL\_TIM\_OnePulse\_DeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02702}02702 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02703}02703   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02704}02704   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gab6fdc27b3ccd972bf39b95e4d148a829}{IS\_TIM\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02705}02705 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02706}02706   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12}{HAL\_TIM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02707}02707 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02708}02708   \textcolor{comment}{/* Disable the TIM Peripheral Clock */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02709}02709   \mbox{\hyperlink{group___t_i_m___exported___macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02710}02710 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02711}02711 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02712}02712   \textcolor{keywordflow}{if} (htim-\/>OnePulse\_MspDeInitCallback == NULL)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02713}02713   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02714}02714     htim-\/>OnePulse\_MspDeInitCallback = \mbox{\hyperlink{group___t_i_m___exported___functions___group5_ga9b73c7135e8348613f30f3a4d84478e7}{HAL\_TIM\_OnePulse\_MspDeInit}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02715}02715   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02716}02716   \textcolor{comment}{/* DeInit the low level hardware */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02717}02717   htim-\/>OnePulse\_MspDeInitCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02718}02718 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02719}02719   \textcolor{comment}{/* DeInit the low level hardware: GPIO, CLOCK, NVIC */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02720}02720   \mbox{\hyperlink{group___t_i_m___exported___functions___group5_ga9b73c7135e8348613f30f3a4d84478e7}{HAL\_TIM\_OnePulse\_MspDeInit}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02721}02721 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02722}02722 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02723}02723   \textcolor{comment}{/* Change the DMA burst operation state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02724}02724   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_af9f37bc98fa1295cc65af8fbd2aab848}{DMABurstState}} = \mbox{\hyperlink{group___t_i_m___exported___types_gga9b87df539778a60ea940a9d5ba793f7ca98c26cb59bb0c07b7f020d7ff8678bb8}{HAL\_DMA\_BURST\_STATE\_RESET}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02725}02725 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02726}02726   \textcolor{comment}{/* Set the TIM channel state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02727}02727   \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a430f7e41a278868bc1a7c5de6a08dc94}{HAL\_TIM\_CHANNEL\_STATE\_RESET}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02728}02728   \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a430f7e41a278868bc1a7c5de6a08dc94}{HAL\_TIM\_CHANNEL\_STATE\_RESET}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02729}02729   \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a430f7e41a278868bc1a7c5de6a08dc94}{HAL\_TIM\_CHANNEL\_STATE\_RESET}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02730}02730   \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a430f7e41a278868bc1a7c5de6a08dc94}{HAL\_TIM\_CHANNEL\_STATE\_RESET}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02731}02731 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02732}02732   \textcolor{comment}{/* Change TIM state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02733}02733   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca28011b79e60b74a6c55947c505c51cbc}{HAL\_TIM\_STATE\_RESET}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02734}02734 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02735}02735   \textcolor{comment}{/* Release Lock */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02736}02736   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02737}02737 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02738}02738   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02739}02739 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02740}02740 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02746}02746 \_\_weak \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group5_ga6579726753cb2b769a21d10bec75219f}{HAL\_TIM\_OnePulse\_MspInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02747}02747 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02748}02748   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02749}02749   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02750}02750 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02751}02751   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02752}02752 \textcolor{comment}{            the HAL\_TIM\_OnePulse\_MspInit could be implemented in the user file}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02753}02753 \textcolor{comment}{   */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02754}02754 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02755}02755 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02761}02761 \_\_weak \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group5_ga9b73c7135e8348613f30f3a4d84478e7}{HAL\_TIM\_OnePulse\_MspDeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02762}02762 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02763}02763   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02764}02764   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02765}02765 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02766}02766   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02767}02767 \textcolor{comment}{            the HAL\_TIM\_OnePulse\_MspDeInit could be implemented in the user file}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02768}02768 \textcolor{comment}{   */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02769}02769 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02770}02770 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02781}02781 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group5_ga40e43e4f2484df59079e0316d6a6fd23}{HAL\_TIM\_OnePulse\_Start}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t OutputChannel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02782}02782 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02783}02783   \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} channel\_1\_state = \mbox{\hyperlink{group___t_i_m___private___macros_gaefd768fd7120d0e8bc22cafc8303a930}{TIM\_CHANNEL\_STATE\_GET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02784}02784   \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} channel\_2\_state = \mbox{\hyperlink{group___t_i_m___private___macros_gaefd768fd7120d0e8bc22cafc8303a930}{TIM\_CHANNEL\_STATE\_GET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02785}02785   \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} complementary\_channel\_1\_state = \mbox{\hyperlink{group___t_i_m___private___macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02786}02786   \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} complementary\_channel\_2\_state = \mbox{\hyperlink{group___t_i_m___private___macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02787}02787 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02788}02788   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02789}02789   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(OutputChannel);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02790}02790 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02791}02791   \textcolor{comment}{/* Check the TIM channels state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02792}02792   \textcolor{keywordflow}{if} ((channel\_1\_state != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02793}02793       || (channel\_2\_state != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02794}02794       || (complementary\_channel\_1\_state != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02795}02795       || (complementary\_channel\_2\_state != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02796}02796   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02797}02797     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02798}02798   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02799}02799 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02800}02800   \textcolor{comment}{/* Set the TIM channels state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02801}02801   \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02802}02802   \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02803}02803   \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02804}02804   \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02805}02805 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02806}02806   \textcolor{comment}{/* Enable the Capture compare and the Input Capture channels}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02807}02807 \textcolor{comment}{    (in the OPM Mode the two possible channels that can be used are TIM\_CHANNEL\_1 and TIM\_CHANNEL\_2)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02808}02808 \textcolor{comment}{    if TIM\_CHANNEL\_1 is used as output, the TIM\_CHANNEL\_2 will be used as input and}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02809}02809 \textcolor{comment}{    if TIM\_CHANNEL\_1 is used as input, the TIM\_CHANNEL\_2 will be used as output}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02810}02810 \textcolor{comment}{    whatever the combination, the TIM\_CHANNEL\_1 and TIM\_CHANNEL\_2 should be enabled together}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02811}02811 \textcolor{comment}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02812}02812 \textcolor{comment}{    No need to enable the counter, it's enabled automatically by hardware}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02813}02813 \textcolor{comment}{    (the counter starts in response to a stimulus and generate a pulse */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02814}02814 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02815}02815   \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___channel___c_c___state_ga7b214df0d5c67138de7bc84e937909f0}{TIM\_CCx\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02816}02816   \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___channel___c_c___state_ga7b214df0d5c67138de7bc84e937909f0}{TIM\_CCx\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02817}02817 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02818}02818   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_ga68b8d9ca22720c9034753c604d83500d}{IS\_TIM\_BREAK\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02819}02819   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02820}02820     \textcolor{comment}{/* Enable the main output */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02821}02821     \mbox{\hyperlink{group___t_i_m___exported___macros_ga04890dcef3ed061854721a3672585607}{\_\_HAL\_TIM\_MOE\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02822}02822   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02823}02823 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02824}02824   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02825}02825   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02826}02826 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02827}02827 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02838}02838 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group5_gac7744a2a063e8bf2909319d70fc764fd}{HAL\_TIM\_OnePulse\_Stop}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t OutputChannel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02839}02839 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02840}02840   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02841}02841   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(OutputChannel);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02842}02842 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02843}02843   \textcolor{comment}{/* Disable the Capture compare and the Input Capture channels}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02844}02844 \textcolor{comment}{  (in the OPM Mode the two possible channels that can be used are TIM\_CHANNEL\_1 and TIM\_CHANNEL\_2)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02845}02845 \textcolor{comment}{  if TIM\_CHANNEL\_1 is used as output, the TIM\_CHANNEL\_2 will be used as input and}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02846}02846 \textcolor{comment}{  if TIM\_CHANNEL\_1 is used as input, the TIM\_CHANNEL\_2 will be used as output}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02847}02847 \textcolor{comment}{  whatever the combination, the TIM\_CHANNEL\_1 and TIM\_CHANNEL\_2 should be disabled together */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02848}02848 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02849}02849   \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___channel___c_c___state_ga5068d16e01778cd3bd09555013b2f4d3}{TIM\_CCx\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02850}02850   \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___channel___c_c___state_ga5068d16e01778cd3bd09555013b2f4d3}{TIM\_CCx\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02851}02851 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02852}02852   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_ga68b8d9ca22720c9034753c604d83500d}{IS\_TIM\_BREAK\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02853}02853   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02854}02854     \textcolor{comment}{/* Disable the Main Output */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02855}02855     \mbox{\hyperlink{group___t_i_m___exported___macros_ga69d63e147faeca8909e9679f684c0325}{\_\_HAL\_TIM\_MOE\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02856}02856   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02857}02857 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02858}02858   \textcolor{comment}{/* Disable the Peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02859}02859   \mbox{\hyperlink{group___t_i_m___exported___macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02860}02860 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02861}02861   \textcolor{comment}{/* Set the TIM channels state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02862}02862   \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02863}02863   \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02864}02864   \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02865}02865   \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02866}02866 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02867}02867   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02868}02868   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02869}02869 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02870}02870 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02881}02881 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group5_gafcde302725d20c6f992f26660d491bb9}{HAL\_TIM\_OnePulse\_Start\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t OutputChannel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02882}02882 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02883}02883   \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} channel\_1\_state = \mbox{\hyperlink{group___t_i_m___private___macros_gaefd768fd7120d0e8bc22cafc8303a930}{TIM\_CHANNEL\_STATE\_GET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02884}02884   \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} channel\_2\_state = \mbox{\hyperlink{group___t_i_m___private___macros_gaefd768fd7120d0e8bc22cafc8303a930}{TIM\_CHANNEL\_STATE\_GET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02885}02885   \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} complementary\_channel\_1\_state = \mbox{\hyperlink{group___t_i_m___private___macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02886}02886   \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} complementary\_channel\_2\_state = \mbox{\hyperlink{group___t_i_m___private___macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02887}02887 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02888}02888   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02889}02889   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(OutputChannel);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02890}02890 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02891}02891   \textcolor{comment}{/* Check the TIM channels state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02892}02892   \textcolor{keywordflow}{if} ((channel\_1\_state != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02893}02893       || (channel\_2\_state != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02894}02894       || (complementary\_channel\_1\_state != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02895}02895       || (complementary\_channel\_2\_state != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02896}02896   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02897}02897     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02898}02898   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02899}02899 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02900}02900   \textcolor{comment}{/* Set the TIM channels state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02901}02901   \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02902}02902   \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02903}02903   \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02904}02904   \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02905}02905 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02906}02906   \textcolor{comment}{/* Enable the Capture compare and the Input Capture channels}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02907}02907 \textcolor{comment}{    (in the OPM Mode the two possible channels that can be used are TIM\_CHANNEL\_1 and TIM\_CHANNEL\_2)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02908}02908 \textcolor{comment}{    if TIM\_CHANNEL\_1 is used as output, the TIM\_CHANNEL\_2 will be used as input and}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02909}02909 \textcolor{comment}{    if TIM\_CHANNEL\_1 is used as input, the TIM\_CHANNEL\_2 will be used as output}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02910}02910 \textcolor{comment}{    whatever the combination, the TIM\_CHANNEL\_1 and TIM\_CHANNEL\_2 should be enabled together}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02911}02911 \textcolor{comment}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02912}02912 \textcolor{comment}{    No need to enable the counter, it's enabled automatically by hardware}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02913}02913 \textcolor{comment}{    (the counter starts in response to a stimulus and generate a pulse */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02914}02914 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02915}02915   \textcolor{comment}{/* Enable the TIM Capture/Compare 1 interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02916}02916   \mbox{\hyperlink{group___t_i_m___exported___macros_ga4d69943bc4716743c78e3194e259097e}{\_\_HAL\_TIM\_ENABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga02267a938ab4722c5013fffa447cf5a6}{TIM\_IT\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02917}02917 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02918}02918   \textcolor{comment}{/* Enable the TIM Capture/Compare 2 interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02919}02919   \mbox{\hyperlink{group___t_i_m___exported___macros_ga4d69943bc4716743c78e3194e259097e}{\_\_HAL\_TIM\_ENABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga60f6b6c424b62ca58d3fafd8f5955e4f}{TIM\_IT\_CC2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02920}02920 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02921}02921   \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___channel___c_c___state_ga7b214df0d5c67138de7bc84e937909f0}{TIM\_CCx\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02922}02922   \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___channel___c_c___state_ga7b214df0d5c67138de7bc84e937909f0}{TIM\_CCx\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02923}02923 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02924}02924   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_ga68b8d9ca22720c9034753c604d83500d}{IS\_TIM\_BREAK\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02925}02925   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02926}02926     \textcolor{comment}{/* Enable the main output */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02927}02927     \mbox{\hyperlink{group___t_i_m___exported___macros_ga04890dcef3ed061854721a3672585607}{\_\_HAL\_TIM\_MOE\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02928}02928   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02929}02929 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02930}02930   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02931}02931   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02932}02932 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02933}02933 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02944}02944 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group5_ga6bbce5414404228fde71dadd8d1cddc7}{HAL\_TIM\_OnePulse\_Stop\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t OutputChannel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02945}02945 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02946}02946   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02947}02947   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(OutputChannel);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02948}02948 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02949}02949   \textcolor{comment}{/* Disable the TIM Capture/Compare 1 interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02950}02950   \mbox{\hyperlink{group___t_i_m___exported___macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\_\_HAL\_TIM\_DISABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga02267a938ab4722c5013fffa447cf5a6}{TIM\_IT\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02951}02951 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02952}02952   \textcolor{comment}{/* Disable the TIM Capture/Compare 2 interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02953}02953   \mbox{\hyperlink{group___t_i_m___exported___macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\_\_HAL\_TIM\_DISABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga60f6b6c424b62ca58d3fafd8f5955e4f}{TIM\_IT\_CC2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02954}02954 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02955}02955   \textcolor{comment}{/* Disable the Capture compare and the Input Capture channels}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02956}02956 \textcolor{comment}{  (in the OPM Mode the two possible channels that can be used are TIM\_CHANNEL\_1 and TIM\_CHANNEL\_2)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02957}02957 \textcolor{comment}{  if TIM\_CHANNEL\_1 is used as output, the TIM\_CHANNEL\_2 will be used as input and}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02958}02958 \textcolor{comment}{  if TIM\_CHANNEL\_1 is used as input, the TIM\_CHANNEL\_2 will be used as output}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02959}02959 \textcolor{comment}{  whatever the combination, the TIM\_CHANNEL\_1 and TIM\_CHANNEL\_2 should be disabled together */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02960}02960   \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___channel___c_c___state_ga5068d16e01778cd3bd09555013b2f4d3}{TIM\_CCx\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02961}02961   \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___channel___c_c___state_ga5068d16e01778cd3bd09555013b2f4d3}{TIM\_CCx\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02962}02962 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02963}02963   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_ga68b8d9ca22720c9034753c604d83500d}{IS\_TIM\_BREAK\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02964}02964   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02965}02965     \textcolor{comment}{/* Disable the Main Output */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02966}02966     \mbox{\hyperlink{group___t_i_m___exported___macros_ga69d63e147faeca8909e9679f684c0325}{\_\_HAL\_TIM\_MOE\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02967}02967   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02968}02968 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02969}02969   \textcolor{comment}{/* Disable the Peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02970}02970   \mbox{\hyperlink{group___t_i_m___exported___macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02971}02971 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02972}02972   \textcolor{comment}{/* Set the TIM channels state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02973}02973   \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02974}02974   \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02975}02975   \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02976}02976   \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02977}02977 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02978}02978   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02979}02979   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02980}02980 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l02981}02981 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03023}03023 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group6_ga16beb79937c32f993bbc4fdc1e492c52}{HAL\_TIM\_Encoder\_Init}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim,  \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def}{TIM\_Encoder\_InitTypeDef}} *sConfig)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03024}03024 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03025}03025   uint32\_t tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03026}03026   uint32\_t tmpccmr1;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03027}03027   uint32\_t tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03028}03028 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03029}03029   \textcolor{comment}{/* Check the TIM handle allocation */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03030}03030   \textcolor{keywordflow}{if} (htim == NULL)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03031}03031   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03032}03032     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03033}03033   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03034}03034 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03035}03035   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03036}03036   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gada17f6a2aa3af905fb7c355a89f09ee7}{IS\_TIM\_ENCODER\_INTERFACE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03037}03037   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga51e09bf84a3abf86e47fa45047fd6506}{IS\_TIM\_COUNTER\_MODE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a21046dd4833b51c8e3f5c82ea134d03c}{Init}}.\mbox{\hyperlink{struct_t_i_m___base___init_type_def_a4b29303489c983d0e9326d7ae0196ceb}{CounterMode}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03038}03038   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_gac7f7ba7f6f173631c81176d4602c2f11}{IS\_TIM\_CLOCKDIVISION\_DIV}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a21046dd4833b51c8e3f5c82ea134d03c}{Init}}.\mbox{\hyperlink{struct_t_i_m___base___init_type_def_a8f20e02ae2774e1523942604315b8e13}{ClockDivision}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03039}03039   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_gab99bb1fa5b82450c33c693d19c2893e7}{IS\_TIM\_AUTORELOAD\_PRELOAD}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a21046dd4833b51c8e3f5c82ea134d03c}{Init}}.\mbox{\hyperlink{struct_t_i_m___base___init_type_def_a24796ba26d572a0993cb065a02865723}{AutoReloadPreload}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03040}03040   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga481a8b96f840e75c5df82a99ebabc778}{IS\_TIM\_ENCODER\_MODE}}(sConfig-\/>\mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_ab451cb61e197d30ca8d3ce1c820ae1a4}{EncoderMode}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03041}03041   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga3b370e1454433066201e9f09cb47173f}{IS\_TIM\_IC\_SELECTION}}(sConfig-\/>\mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_ae0c7ebe03057c1dd939555d1d924afd1}{IC1Selection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03042}03042   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga3b370e1454433066201e9f09cb47173f}{IS\_TIM\_IC\_SELECTION}}(sConfig-\/>\mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_af5b15660e7593a0fa62ee00059b3a9f4}{IC2Selection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03043}03043   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga6fde3e02e00bbf2a87a6691580751205}{IS\_TIM\_ENCODERINPUT\_POLARITY}}(sConfig-\/>\mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_ac1191c7421a3ca4c53ec7875870812e5}{IC1Polarity}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03044}03044   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga6fde3e02e00bbf2a87a6691580751205}{IS\_TIM\_ENCODERINPUT\_POLARITY}}(sConfig-\/>\mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_a67a8a854c58aedd9d37aa9f2ad4f49b4}{IC2Polarity}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03045}03045   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga86558ff4924a0526ce7593db238a17ab}{IS\_TIM\_IC\_PRESCALER}}(sConfig-\/>\mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_aa913a8df0a4c97fefa87ff760fae10cb}{IC1Prescaler}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03046}03046   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga86558ff4924a0526ce7593db238a17ab}{IS\_TIM\_IC\_PRESCALER}}(sConfig-\/>\mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_a0ce08ea64b9e8986336acf65fbfc1976}{IC2Prescaler}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03047}03047   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga3844dc9afbc0894bf6ba16f1d3cb656c}{IS\_TIM\_IC\_FILTER}}(sConfig-\/>\mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_a5efa2ad5085fe72fb0b5dc2e2fc61def}{IC1Filter}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03048}03048   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga3844dc9afbc0894bf6ba16f1d3cb656c}{IS\_TIM\_IC\_FILTER}}(sConfig-\/>\mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_ab64eaec6065c8729c961721901f6a8d7}{IC2Filter}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03049}03049 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03050}03050   \textcolor{keywordflow}{if} (htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} == \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca28011b79e60b74a6c55947c505c51cbc}{HAL\_TIM\_STATE\_RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03051}03051   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03052}03052     \textcolor{comment}{/* Allocate lock resource and initialize it */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03053}03053     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}{Lock}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_ab367482e943333a1299294eadaad284ba9bd487430440139444e6e7ff226005c0}{HAL\_UNLOCKED}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03054}03054 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03055}03055 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03056}03056     \textcolor{comment}{/* Reset interrupt callbacks to legacy weak callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03057}03057     TIM\_ResetCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03058}03058 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03059}03059     \textcolor{keywordflow}{if} (htim-\/>Encoder\_MspInitCallback == NULL)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03060}03060     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03061}03061       htim-\/>Encoder\_MspInitCallback = \mbox{\hyperlink{group___t_i_m___exported___functions___group6_ga1a8e1103bfcc56c2626ed5cf546391d1}{HAL\_TIM\_Encoder\_MspInit}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03062}03062     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03063}03063     \textcolor{comment}{/* Init the low level hardware : GPIO, CLOCK, NVIC */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03064}03064     htim-\/>Encoder\_MspInitCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03065}03065 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03066}03066     \textcolor{comment}{/* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03067}03067     \mbox{\hyperlink{group___t_i_m___exported___functions___group6_ga1a8e1103bfcc56c2626ed5cf546391d1}{HAL\_TIM\_Encoder\_MspInit}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03068}03068 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03069}03069   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03070}03070 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03071}03071   \textcolor{comment}{/* Set the TIM state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03072}03072   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12}{HAL\_TIM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03073}03073 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03074}03074   \textcolor{comment}{/* Reset the SMS and ECE bits */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03075}03075   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} \&= \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\_SMCR\_ECE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03076}03076 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03077}03077   \textcolor{comment}{/* Configure the Time base in the Encoder Mode */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03078}03078   \mbox{\hyperlink{group___t_i_m___private___functions_ga057e4b4da135186e8fb88327c5fd0684}{TIM\_Base\_SetConfig}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \&htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a21046dd4833b51c8e3f5c82ea134d03c}{Init}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03079}03079 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03080}03080   \textcolor{comment}{/* Get the TIMx SMCR register value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03081}03081   tmpsmcr = htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03082}03082 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03083}03083   \textcolor{comment}{/* Get the TIMx CCMR1 register value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03084}03084   tmpccmr1 = htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03085}03085 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03086}03086   \textcolor{comment}{/* Get the TIMx CCER register value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03087}03087   tmpccer = htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03088}03088 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03089}03089   \textcolor{comment}{/* Set the encoder Mode */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03090}03090   tmpsmcr |= sConfig-\/>\mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_ab451cb61e197d30ca8d3ce1c820ae1a4}{EncoderMode}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03091}03091 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03092}03092   \textcolor{comment}{/* Select the Capture Compare 1 and the Capture Compare 2 as input */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03093}03093   tmpccmr1 \&= \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdb0986b78bea5b53ea61e4ddd667cbf}{TIM\_CCMR1\_CC2S}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03094}03094   tmpccmr1 |= (sConfig-\/>\mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_ae0c7ebe03057c1dd939555d1d924afd1}{IC1Selection}} | (sConfig-\/>\mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_af5b15660e7593a0fa62ee00059b3a9f4}{IC2Selection}} << 8U));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03095}03095 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03096}03096   \textcolor{comment}{/* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03097}03097   tmpccmr1 \&= \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\_CCMR1\_IC1PSC}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e8e704f9ce5742f45e15e3b3126aa9d}{TIM\_CCMR1\_IC2PSC}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03098}03098   tmpccmr1 \&= \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\_CCMR1\_IC1F}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b942752d686c23323880ff576e7dffb}{TIM\_CCMR1\_IC2F}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03099}03099   tmpccmr1 |= sConfig-\/>\mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_aa913a8df0a4c97fefa87ff760fae10cb}{IC1Prescaler}} | (sConfig-\/>\mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_a0ce08ea64b9e8986336acf65fbfc1976}{IC2Prescaler}} << 8U);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03100}03100   tmpccmr1 |= (sConfig-\/>\mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_a5efa2ad5085fe72fb0b5dc2e2fc61def}{IC1Filter}} << 4U) | (sConfig-\/>\mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_ab64eaec6065c8729c961721901f6a8d7}{IC2Filter}} << 12U);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03101}03101 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03102}03102   \textcolor{comment}{/* Set the TI1 and the TI2 Polarities */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03103}03103   tmpccer \&= \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3136c6e776c6066509d298b6a9b34912}{TIM\_CCER\_CC2P}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03104}03104   tmpccer \&= \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\_CCER\_CC1NP}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de559d8b16b16f3934fddd2aa969f}{TIM\_CCER\_CC2NP}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03105}03105   tmpccer |= sConfig-\/>\mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_ac1191c7421a3ca4c53ec7875870812e5}{IC1Polarity}} | (sConfig-\/>\mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_a67a8a854c58aedd9d37aa9f2ad4f49b4}{IC2Polarity}} << 4U);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03106}03106 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03107}03107   \textcolor{comment}{/* Write to TIMx SMCR */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03108}03108   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} = tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03109}03109 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03110}03110   \textcolor{comment}{/* Write to TIMx CCMR1 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03111}03111   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}} = tmpccmr1;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03112}03112 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03113}03113   \textcolor{comment}{/* Write to TIMx CCER */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03114}03114   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}} = tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03115}03115 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03116}03116   \textcolor{comment}{/* Initialize the DMA burst operation state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03117}03117   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_af9f37bc98fa1295cc65af8fbd2aab848}{DMABurstState}} = \mbox{\hyperlink{group___t_i_m___exported___types_gga9b87df539778a60ea940a9d5ba793f7ca44e8b59c22cd2b17d449b120e03e4952}{HAL\_DMA\_BURST\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03118}03118 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03119}03119   \textcolor{comment}{/* Set the TIM channels state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03120}03120   \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03121}03121   \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03122}03122   \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03123}03123   \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03124}03124 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03125}03125   \textcolor{comment}{/* Initialize the TIM state*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03126}03126   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{HAL\_TIM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03127}03127 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03128}03128   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03129}03129 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03130}03130 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03131}03131 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03137}03137 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group6_gaaf99281fd7635e20c08e48bfc9ea11e3}{HAL\_TIM\_Encoder\_DeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03138}03138 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03139}03139   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03140}03140   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gab6fdc27b3ccd972bf39b95e4d148a829}{IS\_TIM\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03141}03141 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03142}03142   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12}{HAL\_TIM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03143}03143 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03144}03144   \textcolor{comment}{/* Disable the TIM Peripheral Clock */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03145}03145   \mbox{\hyperlink{group___t_i_m___exported___macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03146}03146 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03147}03147 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03148}03148   \textcolor{keywordflow}{if} (htim-\/>Encoder\_MspDeInitCallback == NULL)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03149}03149   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03150}03150     htim-\/>Encoder\_MspDeInitCallback = \mbox{\hyperlink{group___t_i_m___exported___functions___group6_ga77c8216735a5b1374ea948737eed8a18}{HAL\_TIM\_Encoder\_MspDeInit}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03151}03151   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03152}03152   \textcolor{comment}{/* DeInit the low level hardware */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03153}03153   htim-\/>Encoder\_MspDeInitCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03154}03154 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03155}03155   \textcolor{comment}{/* DeInit the low level hardware: GPIO, CLOCK, NVIC */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03156}03156   \mbox{\hyperlink{group___t_i_m___exported___functions___group6_ga77c8216735a5b1374ea948737eed8a18}{HAL\_TIM\_Encoder\_MspDeInit}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03157}03157 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03158}03158 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03159}03159   \textcolor{comment}{/* Change the DMA burst operation state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03160}03160   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_af9f37bc98fa1295cc65af8fbd2aab848}{DMABurstState}} = \mbox{\hyperlink{group___t_i_m___exported___types_gga9b87df539778a60ea940a9d5ba793f7ca98c26cb59bb0c07b7f020d7ff8678bb8}{HAL\_DMA\_BURST\_STATE\_RESET}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03161}03161 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03162}03162   \textcolor{comment}{/* Set the TIM channels state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03163}03163   \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a430f7e41a278868bc1a7c5de6a08dc94}{HAL\_TIM\_CHANNEL\_STATE\_RESET}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03164}03164   \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a430f7e41a278868bc1a7c5de6a08dc94}{HAL\_TIM\_CHANNEL\_STATE\_RESET}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03165}03165   \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a430f7e41a278868bc1a7c5de6a08dc94}{HAL\_TIM\_CHANNEL\_STATE\_RESET}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03166}03166   \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a430f7e41a278868bc1a7c5de6a08dc94}{HAL\_TIM\_CHANNEL\_STATE\_RESET}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03167}03167 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03168}03168   \textcolor{comment}{/* Change TIM state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03169}03169   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca28011b79e60b74a6c55947c505c51cbc}{HAL\_TIM\_STATE\_RESET}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03170}03170 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03171}03171   \textcolor{comment}{/* Release Lock */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03172}03172   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03173}03173 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03174}03174   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03175}03175 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03176}03176 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03182}03182 \_\_weak \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group6_ga1a8e1103bfcc56c2626ed5cf546391d1}{HAL\_TIM\_Encoder\_MspInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03183}03183 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03184}03184   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03185}03185   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03186}03186 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03187}03187   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03188}03188 \textcolor{comment}{            the HAL\_TIM\_Encoder\_MspInit could be implemented in the user file}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03189}03189 \textcolor{comment}{   */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03190}03190 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03191}03191 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03197}03197 \_\_weak \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group6_ga77c8216735a5b1374ea948737eed8a18}{HAL\_TIM\_Encoder\_MspDeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03198}03198 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03199}03199   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03200}03200   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03201}03201 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03202}03202   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03203}03203 \textcolor{comment}{            the HAL\_TIM\_Encoder\_MspDeInit could be implemented in the user file}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03204}03204 \textcolor{comment}{   */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03205}03205 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03206}03206 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03217}03217 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group6_ga6450b21fa2bf6bf71a0f85c0a1519e21}{HAL\_TIM\_Encoder\_Start}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03218}03218 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03219}03219   \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} channel\_1\_state = \mbox{\hyperlink{group___t_i_m___private___macros_gaefd768fd7120d0e8bc22cafc8303a930}{TIM\_CHANNEL\_STATE\_GET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03220}03220   \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} channel\_2\_state = \mbox{\hyperlink{group___t_i_m___private___macros_gaefd768fd7120d0e8bc22cafc8303a930}{TIM\_CHANNEL\_STATE\_GET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03221}03221   \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} complementary\_channel\_1\_state = \mbox{\hyperlink{group___t_i_m___private___macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03222}03222   \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} complementary\_channel\_2\_state = \mbox{\hyperlink{group___t_i_m___private___macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03223}03223 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03224}03224   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03225}03225   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gada17f6a2aa3af905fb7c355a89f09ee7}{IS\_TIM\_ENCODER\_INTERFACE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03226}03226 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03227}03227   \textcolor{comment}{/* Set the TIM channel(s) state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03228}03228   \textcolor{keywordflow}{if} (Channel == \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03229}03229   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03230}03230     \textcolor{keywordflow}{if} ((channel\_1\_state != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03231}03231         || (complementary\_channel\_1\_state != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03232}03232     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03233}03233       \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03234}03234     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03235}03235     \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03236}03236     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03237}03237       \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03238}03238       \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03239}03239     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03240}03240   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03241}03241   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (Channel == \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03242}03242   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03243}03243     \textcolor{keywordflow}{if} ((channel\_2\_state != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03244}03244         || (complementary\_channel\_2\_state != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03245}03245     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03246}03246       \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03247}03247     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03248}03248     \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03249}03249     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03250}03250       \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03251}03251       \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03252}03252     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03253}03253   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03254}03254   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03255}03255   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03256}03256     \textcolor{keywordflow}{if} ((channel\_1\_state != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03257}03257         || (channel\_2\_state != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03258}03258         || (complementary\_channel\_1\_state != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03259}03259         || (complementary\_channel\_2\_state != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03260}03260     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03261}03261       \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03262}03262     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03263}03263     \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03264}03264     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03265}03265       \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03266}03266       \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03267}03267       \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03268}03268       \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03269}03269     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03270}03270   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03271}03271 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03272}03272   \textcolor{comment}{/* Enable the encoder interface channels */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03273}03273   \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03274}03274   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03275}03275     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03276}03276     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03277}03277       \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___channel___c_c___state_ga7b214df0d5c67138de7bc84e937909f0}{TIM\_CCx\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03278}03278       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03279}03279     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03280}03280 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03281}03281     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03282}03282     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03283}03283       \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___channel___c_c___state_ga7b214df0d5c67138de7bc84e937909f0}{TIM\_CCx\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03284}03284       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03285}03285     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03286}03286 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03287}03287     default :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03288}03288     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03289}03289       \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___channel___c_c___state_ga7b214df0d5c67138de7bc84e937909f0}{TIM\_CCx\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03290}03290       \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___channel___c_c___state_ga7b214df0d5c67138de7bc84e937909f0}{TIM\_CCx\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03291}03291       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03292}03292     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03293}03293   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03294}03294   \textcolor{comment}{/* Enable the Peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03295}03295   \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03296}03296 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03297}03297   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03298}03298   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03299}03299 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03300}03300 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03311}03311 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group6_ga2d603e9167803b080be1f2915e972bbf}{HAL\_TIM\_Encoder\_Stop}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03312}03312 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03313}03313   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03314}03314   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gada17f6a2aa3af905fb7c355a89f09ee7}{IS\_TIM\_ENCODER\_INTERFACE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03315}03315 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03316}03316   \textcolor{comment}{/* Disable the Input Capture channels 1 and 2}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03317}03317 \textcolor{comment}{    (in the EncoderInterface the two possible channels that can be used are TIM\_CHANNEL\_1 and TIM\_CHANNEL\_2) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03318}03318   \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03319}03319   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03320}03320     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03321}03321     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03322}03322       \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___channel___c_c___state_ga5068d16e01778cd3bd09555013b2f4d3}{TIM\_CCx\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03323}03323       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03324}03324     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03325}03325 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03326}03326     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03327}03327     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03328}03328       \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___channel___c_c___state_ga5068d16e01778cd3bd09555013b2f4d3}{TIM\_CCx\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03329}03329       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03330}03330     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03331}03331 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03332}03332     default :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03333}03333     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03334}03334       \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___channel___c_c___state_ga5068d16e01778cd3bd09555013b2f4d3}{TIM\_CCx\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03335}03335       \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___channel___c_c___state_ga5068d16e01778cd3bd09555013b2f4d3}{TIM\_CCx\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03336}03336       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03337}03337     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03338}03338   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03339}03339 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03340}03340   \textcolor{comment}{/* Disable the Peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03341}03341   \mbox{\hyperlink{group___t_i_m___exported___macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03342}03342 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03343}03343   \textcolor{comment}{/* Set the TIM channel(s) state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03344}03344   \textcolor{keywordflow}{if} ((Channel == \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}) || (Channel == \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03345}03345   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03346}03346     \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, Channel, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03347}03347     \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, Channel, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03348}03348   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03349}03349   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03350}03350   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03351}03351     \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03352}03352     \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03353}03353     \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03354}03354     \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03355}03355   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03356}03356 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03357}03357   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03358}03358   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03359}03359 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03360}03360 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03371}03371 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group6_ga9a573a3203752709841acab8412f541e}{HAL\_TIM\_Encoder\_Start\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03372}03372 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03373}03373   \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} channel\_1\_state = \mbox{\hyperlink{group___t_i_m___private___macros_gaefd768fd7120d0e8bc22cafc8303a930}{TIM\_CHANNEL\_STATE\_GET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03374}03374   \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} channel\_2\_state = \mbox{\hyperlink{group___t_i_m___private___macros_gaefd768fd7120d0e8bc22cafc8303a930}{TIM\_CHANNEL\_STATE\_GET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03375}03375   \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} complementary\_channel\_1\_state = \mbox{\hyperlink{group___t_i_m___private___macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03376}03376   \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} complementary\_channel\_2\_state = \mbox{\hyperlink{group___t_i_m___private___macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03377}03377 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03378}03378   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03379}03379   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gada17f6a2aa3af905fb7c355a89f09ee7}{IS\_TIM\_ENCODER\_INTERFACE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03380}03380 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03381}03381   \textcolor{comment}{/* Set the TIM channel(s) state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03382}03382   \textcolor{keywordflow}{if} (Channel == \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03383}03383   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03384}03384     \textcolor{keywordflow}{if} ((channel\_1\_state != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03385}03385         || (complementary\_channel\_1\_state != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03386}03386     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03387}03387       \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03388}03388     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03389}03389     \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03390}03390     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03391}03391       \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03392}03392       \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03393}03393     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03394}03394   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03395}03395   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (Channel == \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03396}03396   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03397}03397     \textcolor{keywordflow}{if} ((channel\_2\_state != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03398}03398         || (complementary\_channel\_2\_state != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03399}03399     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03400}03400       \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03401}03401     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03402}03402     \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03403}03403     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03404}03404       \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03405}03405       \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03406}03406     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03407}03407   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03408}03408   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03409}03409   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03410}03410     \textcolor{keywordflow}{if} ((channel\_1\_state != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03411}03411         || (channel\_2\_state != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03412}03412         || (complementary\_channel\_1\_state != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03413}03413         || (complementary\_channel\_2\_state != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03414}03414     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03415}03415       \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03416}03416     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03417}03417     \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03418}03418     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03419}03419       \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03420}03420       \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03421}03421       \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03422}03422       \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03423}03423     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03424}03424   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03425}03425 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03426}03426   \textcolor{comment}{/* Enable the encoder interface channels */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03427}03427   \textcolor{comment}{/* Enable the capture compare Interrupts 1 and/or 2 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03428}03428   \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03429}03429   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03430}03430     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03431}03431     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03432}03432       \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___channel___c_c___state_ga7b214df0d5c67138de7bc84e937909f0}{TIM\_CCx\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03433}03433       \mbox{\hyperlink{group___t_i_m___exported___macros_ga4d69943bc4716743c78e3194e259097e}{\_\_HAL\_TIM\_ENABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga02267a938ab4722c5013fffa447cf5a6}{TIM\_IT\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03434}03434       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03435}03435     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03436}03436 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03437}03437     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03438}03438     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03439}03439       \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___channel___c_c___state_ga7b214df0d5c67138de7bc84e937909f0}{TIM\_CCx\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03440}03440       \mbox{\hyperlink{group___t_i_m___exported___macros_ga4d69943bc4716743c78e3194e259097e}{\_\_HAL\_TIM\_ENABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga60f6b6c424b62ca58d3fafd8f5955e4f}{TIM\_IT\_CC2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03441}03441       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03442}03442     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03443}03443 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03444}03444     default :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03445}03445     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03446}03446       \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___channel___c_c___state_ga7b214df0d5c67138de7bc84e937909f0}{TIM\_CCx\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03447}03447       \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___channel___c_c___state_ga7b214df0d5c67138de7bc84e937909f0}{TIM\_CCx\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03448}03448       \mbox{\hyperlink{group___t_i_m___exported___macros_ga4d69943bc4716743c78e3194e259097e}{\_\_HAL\_TIM\_ENABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga02267a938ab4722c5013fffa447cf5a6}{TIM\_IT\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03449}03449       \mbox{\hyperlink{group___t_i_m___exported___macros_ga4d69943bc4716743c78e3194e259097e}{\_\_HAL\_TIM\_ENABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga60f6b6c424b62ca58d3fafd8f5955e4f}{TIM\_IT\_CC2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03450}03450       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03451}03451     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03452}03452   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03453}03453 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03454}03454   \textcolor{comment}{/* Enable the Peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03455}03455   \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03456}03456 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03457}03457   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03458}03458   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03459}03459 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03460}03460 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03471}03471 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group6_gac07923b4764255a1e0b82c975689542d}{HAL\_TIM\_Encoder\_Stop\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03472}03472 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03473}03473   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03474}03474   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gada17f6a2aa3af905fb7c355a89f09ee7}{IS\_TIM\_ENCODER\_INTERFACE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03475}03475 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03476}03476   \textcolor{comment}{/* Disable the Input Capture channels 1 and 2}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03477}03477 \textcolor{comment}{    (in the EncoderInterface the two possible channels that can be used are TIM\_CHANNEL\_1 and TIM\_CHANNEL\_2) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03478}03478   \textcolor{keywordflow}{if} (Channel == \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03479}03479   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03480}03480     \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___channel___c_c___state_ga5068d16e01778cd3bd09555013b2f4d3}{TIM\_CCx\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03481}03481 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03482}03482     \textcolor{comment}{/* Disable the capture compare Interrupts 1 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03483}03483     \mbox{\hyperlink{group___t_i_m___exported___macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\_\_HAL\_TIM\_DISABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga02267a938ab4722c5013fffa447cf5a6}{TIM\_IT\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03484}03484   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03485}03485   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (Channel == \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03486}03486   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03487}03487     \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___channel___c_c___state_ga5068d16e01778cd3bd09555013b2f4d3}{TIM\_CCx\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03488}03488 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03489}03489     \textcolor{comment}{/* Disable the capture compare Interrupts 2 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03490}03490     \mbox{\hyperlink{group___t_i_m___exported___macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\_\_HAL\_TIM\_DISABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga60f6b6c424b62ca58d3fafd8f5955e4f}{TIM\_IT\_CC2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03491}03491   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03492}03492   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03493}03493   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03494}03494     \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___channel___c_c___state_ga5068d16e01778cd3bd09555013b2f4d3}{TIM\_CCx\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03495}03495     \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___channel___c_c___state_ga5068d16e01778cd3bd09555013b2f4d3}{TIM\_CCx\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03496}03496 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03497}03497     \textcolor{comment}{/* Disable the capture compare Interrupts 1 and 2 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03498}03498     \mbox{\hyperlink{group___t_i_m___exported___macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\_\_HAL\_TIM\_DISABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga02267a938ab4722c5013fffa447cf5a6}{TIM\_IT\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03499}03499     \mbox{\hyperlink{group___t_i_m___exported___macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\_\_HAL\_TIM\_DISABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga60f6b6c424b62ca58d3fafd8f5955e4f}{TIM\_IT\_CC2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03500}03500   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03501}03501 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03502}03502   \textcolor{comment}{/* Disable the Peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03503}03503   \mbox{\hyperlink{group___t_i_m___exported___macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03504}03504 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03505}03505   \textcolor{comment}{/* Set the TIM channel(s) state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03506}03506   \textcolor{keywordflow}{if} ((Channel == \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}) || (Channel == \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03507}03507   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03508}03508     \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, Channel, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03509}03509     \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, Channel, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03510}03510   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03511}03511   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03512}03512   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03513}03513     \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03514}03514     \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03515}03515     \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03516}03516     \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03517}03517   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03518}03518 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03519}03519   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03520}03520   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03521}03521 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03522}03522 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03536}03536 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group6_ga8b9798534ad0917d31d581afe720d8cf}{HAL\_TIM\_Encoder\_Start\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel, uint32\_t *pData1,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03537}03537                                             uint32\_t *pData2, uint16\_t Length)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03538}03538 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03539}03539   \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} channel\_1\_state = \mbox{\hyperlink{group___t_i_m___private___macros_gaefd768fd7120d0e8bc22cafc8303a930}{TIM\_CHANNEL\_STATE\_GET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03540}03540   \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} channel\_2\_state = \mbox{\hyperlink{group___t_i_m___private___macros_gaefd768fd7120d0e8bc22cafc8303a930}{TIM\_CHANNEL\_STATE\_GET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03541}03541   \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} complementary\_channel\_1\_state = \mbox{\hyperlink{group___t_i_m___private___macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03542}03542   \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} complementary\_channel\_2\_state = \mbox{\hyperlink{group___t_i_m___private___macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03543}03543 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03544}03544   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03545}03545   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gada17f6a2aa3af905fb7c355a89f09ee7}{IS\_TIM\_ENCODER\_INTERFACE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03546}03546 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03547}03547   \textcolor{comment}{/* Set the TIM channel(s) state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03548}03548   \textcolor{keywordflow}{if} (Channel == \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03549}03549   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03550}03550     \textcolor{keywordflow}{if} ((channel\_1\_state == \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03551}03551         || (complementary\_channel\_1\_state == \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03552}03552     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03553}03553       \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7}{HAL\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03554}03554     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03555}03555     \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} ((channel\_1\_state == \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03556}03556              \&\& (complementary\_channel\_1\_state == \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03557}03557     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03558}03558       \textcolor{keywordflow}{if} ((pData1 == NULL) \&\& (Length > 0U))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03559}03559       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03560}03560         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03561}03561       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03562}03562       \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03563}03563       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03564}03564         \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03565}03565         \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03566}03566       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03567}03567     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03568}03568     \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03569}03569     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03570}03570       \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03571}03571     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03572}03572   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03573}03573   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (Channel == \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03574}03574   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03575}03575     \textcolor{keywordflow}{if} ((channel\_2\_state == \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03576}03576         || (complementary\_channel\_2\_state == \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03577}03577     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03578}03578       \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7}{HAL\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03579}03579     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03580}03580     \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} ((channel\_2\_state == \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03581}03581              \&\& (complementary\_channel\_2\_state == \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03582}03582     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03583}03583       \textcolor{keywordflow}{if} ((pData2 == NULL) \&\& (Length > 0U))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03584}03584       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03585}03585         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03586}03586       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03587}03587       \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03588}03588       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03589}03589         \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03590}03590         \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03591}03591       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03592}03592     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03593}03593     \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03594}03594     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03595}03595       \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03596}03596     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03597}03597   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03598}03598   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03599}03599   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03600}03600     \textcolor{keywordflow}{if} ((channel\_1\_state == \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03601}03601         || (channel\_2\_state == \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03602}03602         || (complementary\_channel\_1\_state == \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03603}03603         || (complementary\_channel\_2\_state == \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03604}03604     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03605}03605       \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7}{HAL\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03606}03606     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03607}03607     \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} ((channel\_1\_state == \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03608}03608              \&\& (channel\_2\_state == \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03609}03609              \&\& (complementary\_channel\_1\_state == \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03610}03610              \&\& (complementary\_channel\_2\_state == \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03611}03611     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03612}03612       \textcolor{keywordflow}{if} ((((pData1 == NULL) || (pData2 == NULL))) \&\& (Length > 0U))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03613}03613       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03614}03614         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03615}03615       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03616}03616       \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03617}03617       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03618}03618         \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03619}03619         \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03620}03620         \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03621}03621         \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03622}03622       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03623}03623     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03624}03624     \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03625}03625     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03626}03626       \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03627}03627     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03628}03628   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03629}03629 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03630}03630   \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03631}03631   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03632}03632     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03633}03633     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03634}03634       \textcolor{comment}{/* Set the DMA capture callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03635}03635       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_ga60b9c315720fddb3db32299f05f7d712}{TIM\_DMACaptureCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03636}03636       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_ga2c2f2f092eaa9414661422f06fdc56a0}{TIM\_DMACaptureHalfCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03637}03637 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03638}03638       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03639}03639       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_gaa112bee5279feee040c1ea9e283f7378}{TIM\_DMAError}} ;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03640}03640 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03641}03641       \textcolor{comment}{/* Enable the DMA stream */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03642}03642       \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}], (uint32\_t)\&htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adab1e24ef769bbcb3e3769feae192ffb}{CCR1}}, (uint32\_t)pData1,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03643}03643                            Length) != \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03644}03644       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03645}03645         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03646}03646         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03647}03647       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03648}03648       \textcolor{comment}{/* Enable the TIM Input Capture DMA request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03649}03649       \mbox{\hyperlink{group___t_i_m___exported___macros_gabb91ccd46cd7204c87170a1ea5b38135}{\_\_HAL\_TIM\_ENABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga33b93e8bb82fe8e167b9e9c962c54f83}{TIM\_DMA\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03650}03650 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03651}03651       \textcolor{comment}{/* Enable the Capture compare channel */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03652}03652       \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___channel___c_c___state_ga7b214df0d5c67138de7bc84e937909f0}{TIM\_CCx\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03653}03653 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03654}03654       \textcolor{comment}{/* Enable the Peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03655}03655       \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03656}03656 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03657}03657       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03658}03658     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03659}03659 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03660}03660     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03661}03661     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03662}03662       \textcolor{comment}{/* Set the DMA capture callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03663}03663       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_ga60b9c315720fddb3db32299f05f7d712}{TIM\_DMACaptureCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03664}03664       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_ga2c2f2f092eaa9414661422f06fdc56a0}{TIM\_DMACaptureHalfCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03665}03665 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03666}03666       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03667}03667       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_gaa112bee5279feee040c1ea9e283f7378}{TIM\_DMAError}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03668}03668       \textcolor{comment}{/* Enable the DMA stream */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03669}03669       \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}], (uint32\_t)\&htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab90aa584f07eeeac364a67f5e05faa93}{CCR2}}, (uint32\_t)pData2,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03670}03670                            Length) != \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03671}03671       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03672}03672         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03673}03673         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03674}03674       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03675}03675       \textcolor{comment}{/* Enable the TIM Input Capture  DMA request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03676}03676       \mbox{\hyperlink{group___t_i_m___exported___macros_gabb91ccd46cd7204c87170a1ea5b38135}{\_\_HAL\_TIM\_ENABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga792f73196a8e7424655592097d7a3fd5}{TIM\_DMA\_CC2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03677}03677 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03678}03678       \textcolor{comment}{/* Enable the Capture compare channel */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03679}03679       \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___channel___c_c___state_ga7b214df0d5c67138de7bc84e937909f0}{TIM\_CCx\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03680}03680 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03681}03681       \textcolor{comment}{/* Enable the Peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03682}03682       \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03683}03683 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03684}03684       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03685}03685     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03686}03686 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03687}03687     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03688}03688     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03689}03689       \textcolor{comment}{/* Set the DMA capture callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03690}03690       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_ga60b9c315720fddb3db32299f05f7d712}{TIM\_DMACaptureCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03691}03691       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_ga2c2f2f092eaa9414661422f06fdc56a0}{TIM\_DMACaptureHalfCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03692}03692 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03693}03693       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03694}03694       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_gaa112bee5279feee040c1ea9e283f7378}{TIM\_DMAError}} ;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03695}03695 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03696}03696       \textcolor{comment}{/* Enable the DMA stream */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03697}03697       \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}], (uint32\_t)\&htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adab1e24ef769bbcb3e3769feae192ffb}{CCR1}}, (uint32\_t)pData1,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03698}03698                            Length) != \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03699}03699       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03700}03700         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03701}03701         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03702}03702       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03703}03703 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03704}03704       \textcolor{comment}{/* Set the DMA capture callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03705}03705       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_ga60b9c315720fddb3db32299f05f7d712}{TIM\_DMACaptureCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03706}03706       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_ga2c2f2f092eaa9414661422f06fdc56a0}{TIM\_DMACaptureHalfCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03707}03707 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03708}03708       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03709}03709       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_gaa112bee5279feee040c1ea9e283f7378}{TIM\_DMAError}} ;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03710}03710 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03711}03711       \textcolor{comment}{/* Enable the DMA stream */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03712}03712       \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}], (uint32\_t)\&htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab90aa584f07eeeac364a67f5e05faa93}{CCR2}}, (uint32\_t)pData2,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03713}03713                            Length) != \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03714}03714       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03715}03715         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03716}03716         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03717}03717       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03718}03718 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03719}03719       \textcolor{comment}{/* Enable the TIM Input Capture  DMA request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03720}03720       \mbox{\hyperlink{group___t_i_m___exported___macros_gabb91ccd46cd7204c87170a1ea5b38135}{\_\_HAL\_TIM\_ENABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga33b93e8bb82fe8e167b9e9c962c54f83}{TIM\_DMA\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03721}03721       \textcolor{comment}{/* Enable the TIM Input Capture  DMA request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03722}03722       \mbox{\hyperlink{group___t_i_m___exported___macros_gabb91ccd46cd7204c87170a1ea5b38135}{\_\_HAL\_TIM\_ENABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga792f73196a8e7424655592097d7a3fd5}{TIM\_DMA\_CC2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03723}03723 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03724}03724       \textcolor{comment}{/* Enable the Capture compare channel */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03725}03725       \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___channel___c_c___state_ga7b214df0d5c67138de7bc84e937909f0}{TIM\_CCx\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03726}03726       \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___channel___c_c___state_ga7b214df0d5c67138de7bc84e937909f0}{TIM\_CCx\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03727}03727 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03728}03728       \textcolor{comment}{/* Enable the Peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03729}03729       \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03730}03730 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03731}03731       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03732}03732     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03733}03733   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03734}03734 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03735}03735   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03736}03736   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03737}03737 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03738}03738 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03749}03749 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group6_ga12ea48505e269532feff5b64f605b56f}{HAL\_TIM\_Encoder\_Stop\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03750}03750 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03751}03751   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03752}03752   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gada17f6a2aa3af905fb7c355a89f09ee7}{IS\_TIM\_ENCODER\_INTERFACE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03753}03753 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03754}03754   \textcolor{comment}{/* Disable the Input Capture channels 1 and 2}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03755}03755 \textcolor{comment}{    (in the EncoderInterface the two possible channels that can be used are TIM\_CHANNEL\_1 and TIM\_CHANNEL\_2) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03756}03756   \textcolor{keywordflow}{if} (Channel == \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03757}03757   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03758}03758     \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___channel___c_c___state_ga5068d16e01778cd3bd09555013b2f4d3}{TIM\_CCx\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03759}03759 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03760}03760     \textcolor{comment}{/* Disable the capture compare DMA Request 1 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03761}03761     \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a6e8b19efd23fd0295802d904c4702f}{\_\_HAL\_TIM\_DISABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga33b93e8bb82fe8e167b9e9c962c54f83}{TIM\_DMA\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03762}03762     (void)\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03763}03763   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03764}03764   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (Channel == \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03765}03765   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03766}03766     \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___channel___c_c___state_ga5068d16e01778cd3bd09555013b2f4d3}{TIM\_CCx\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03767}03767 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03768}03768     \textcolor{comment}{/* Disable the capture compare DMA Request 2 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03769}03769     \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a6e8b19efd23fd0295802d904c4702f}{\_\_HAL\_TIM\_DISABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga792f73196a8e7424655592097d7a3fd5}{TIM\_DMA\_CC2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03770}03770     (void)\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}]);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03771}03771   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03772}03772   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03773}03773   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03774}03774     \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___channel___c_c___state_ga5068d16e01778cd3bd09555013b2f4d3}{TIM\_CCx\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03775}03775     \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___channel___c_c___state_ga5068d16e01778cd3bd09555013b2f4d3}{TIM\_CCx\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03776}03776 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03777}03777     \textcolor{comment}{/* Disable the capture compare DMA Request 1 and 2 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03778}03778     \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a6e8b19efd23fd0295802d904c4702f}{\_\_HAL\_TIM\_DISABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga33b93e8bb82fe8e167b9e9c962c54f83}{TIM\_DMA\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03779}03779     \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a6e8b19efd23fd0295802d904c4702f}{\_\_HAL\_TIM\_DISABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga792f73196a8e7424655592097d7a3fd5}{TIM\_DMA\_CC2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03780}03780     (void)\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03781}03781     (void)\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}]);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03782}03782   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03783}03783 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03784}03784   \textcolor{comment}{/* Disable the Peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03785}03785   \mbox{\hyperlink{group___t_i_m___exported___macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03786}03786 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03787}03787   \textcolor{comment}{/* Set the TIM channel(s) state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03788}03788   \textcolor{keywordflow}{if} ((Channel == \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}) || (Channel == \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03789}03789   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03790}03790     \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, Channel, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03791}03791     \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, Channel, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03792}03792   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03793}03793   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03794}03794   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03795}03795     \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03796}03796     \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03797}03797     \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03798}03798     \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03799}03799   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03800}03800 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03801}03801   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03802}03802   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03803}03803 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03804}03804 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03826}03826 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group7_ga2dc3ef34340412aa8a01d734d2ff8f88}{HAL\_TIM\_IRQHandler}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03827}03827 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03828}03828   \textcolor{comment}{/* Capture compare 1 event */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03829}03829   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___t_i_m___exported___macros_ga96d98c66ad9d85f00c148de99888ef19}{\_\_HAL\_TIM\_GET\_FLAG}}(htim, \mbox{\hyperlink{group___t_i_m___flag__definition_gaa7eb8be054b9bd217a9abb1c8687cc55}{TIM\_FLAG\_CC1}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03830}03830   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03831}03831     \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___t_i_m___exported___macros_ga644babf93470a6eee6bce8906c4da5c5}{\_\_HAL\_TIM\_GET\_IT\_SOURCE}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga02267a938ab4722c5013fffa447cf5a6}{TIM\_IT\_CC1}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03832}03832     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03833}03833       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03834}03834         \mbox{\hyperlink{group___t_i_m___exported___macros_gaea68155ce77e591e0c2582def061d6f0}{\_\_HAL\_TIM\_CLEAR\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga02267a938ab4722c5013fffa447cf5a6}{TIM\_IT\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03835}03835         htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a2024e95c48b58ec9b2115faa276e3fad}{HAL\_TIM\_ACTIVE\_CHANNEL\_1}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03836}03836 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03837}03837         \textcolor{comment}{/* Input capture event */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03838}03838         \textcolor{keywordflow}{if} ((htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}}) != 0x00U)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03839}03839         \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03840}03840 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03841}03841           htim-\/>IC\_CaptureCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03842}03842 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03843}03843           \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga77a2401a35ddd9bd0b8fc28331b81381}{HAL\_TIM\_IC\_CaptureCallback}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03844}03844 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03845}03845         \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03846}03846         \textcolor{comment}{/* Output compare event */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03847}03847         \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03848}03848         \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03849}03849 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03850}03850           htim-\/>OC\_DelayElapsedCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03851}03851           htim-\/>PWM\_PulseFinishedCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03852}03852 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03853}03853           \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga1fc39499fe9db8b7fb88005e9f107a36}{HAL\_TIM\_OC\_DelayElapsedCallback}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03854}03854           \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga07e5fc4d223b16bec2fd6bed547cf91d}{HAL\_TIM\_PWM\_PulseFinishedCallback}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03855}03855 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03856}03856         \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03857}03857         htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a574f72ac3bb41fe660318aa42dfdc98d}{HAL\_TIM\_ACTIVE\_CHANNEL\_CLEARED}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03858}03858       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03859}03859     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03860}03860   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03861}03861   \textcolor{comment}{/* Capture compare 2 event */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03862}03862   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___t_i_m___exported___macros_ga96d98c66ad9d85f00c148de99888ef19}{\_\_HAL\_TIM\_GET\_FLAG}}(htim, \mbox{\hyperlink{group___t_i_m___flag__definition_ga9cae242f1c51b31839ffc5bc007c82a7}{TIM\_FLAG\_CC2}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03863}03863   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03864}03864     \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___t_i_m___exported___macros_ga644babf93470a6eee6bce8906c4da5c5}{\_\_HAL\_TIM\_GET\_IT\_SOURCE}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga60f6b6c424b62ca58d3fafd8f5955e4f}{TIM\_IT\_CC2}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03865}03865     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03866}03866       \mbox{\hyperlink{group___t_i_m___exported___macros_gaea68155ce77e591e0c2582def061d6f0}{\_\_HAL\_TIM\_CLEAR\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga60f6b6c424b62ca58d3fafd8f5955e4f}{TIM\_IT\_CC2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03867}03867       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706ae80e6a1dd1c479f504219c0fec2f3322}{HAL\_TIM\_ACTIVE\_CHANNEL\_2}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03868}03868       \textcolor{comment}{/* Input capture event */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03869}03869       \textcolor{keywordflow}{if} ((htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdb0986b78bea5b53ea61e4ddd667cbf}{TIM\_CCMR1\_CC2S}}) != 0x00U)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03870}03870       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03871}03871 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03872}03872         htim-\/>IC\_CaptureCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03873}03873 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03874}03874         \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga77a2401a35ddd9bd0b8fc28331b81381}{HAL\_TIM\_IC\_CaptureCallback}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03875}03875 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03876}03876       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03877}03877       \textcolor{comment}{/* Output compare event */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03878}03878       \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03879}03879       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03880}03880 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03881}03881         htim-\/>OC\_DelayElapsedCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03882}03882         htim-\/>PWM\_PulseFinishedCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03883}03883 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03884}03884         \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga1fc39499fe9db8b7fb88005e9f107a36}{HAL\_TIM\_OC\_DelayElapsedCallback}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03885}03885         \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga07e5fc4d223b16bec2fd6bed547cf91d}{HAL\_TIM\_PWM\_PulseFinishedCallback}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03886}03886 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03887}03887       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03888}03888       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a574f72ac3bb41fe660318aa42dfdc98d}{HAL\_TIM\_ACTIVE\_CHANNEL\_CLEARED}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03889}03889     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03890}03890   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03891}03891   \textcolor{comment}{/* Capture compare 3 event */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03892}03892   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___t_i_m___exported___macros_ga96d98c66ad9d85f00c148de99888ef19}{\_\_HAL\_TIM\_GET\_FLAG}}(htim, \mbox{\hyperlink{group___t_i_m___flag__definition_ga052c380f922219659810e4fceb574a7c}{TIM\_FLAG\_CC3}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03893}03893   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03894}03894     \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___t_i_m___exported___macros_ga644babf93470a6eee6bce8906c4da5c5}{\_\_HAL\_TIM\_GET\_IT\_SOURCE}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga6aef020aebafd9e585283fbbaf8b841f}{TIM\_IT\_CC3}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03895}03895     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03896}03896       \mbox{\hyperlink{group___t_i_m___exported___macros_gaea68155ce77e591e0c2582def061d6f0}{\_\_HAL\_TIM\_CLEAR\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga6aef020aebafd9e585283fbbaf8b841f}{TIM\_IT\_CC3}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03897}03897       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706acc3fcf4ee6d91744c4bc6a5eccde2601}{HAL\_TIM\_ACTIVE\_CHANNEL\_3}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03898}03898       \textcolor{comment}{/* Input capture event */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03899}03899       \textcolor{keywordflow}{if} ((htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a091452256c9a16c33d891f4d32b395bf}{CCMR2}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eabcc7e322b02c9c406b3ff70308260}{TIM\_CCMR2\_CC3S}}) != 0x00U)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03900}03900       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03901}03901 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03902}03902         htim-\/>IC\_CaptureCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03903}03903 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03904}03904         \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga77a2401a35ddd9bd0b8fc28331b81381}{HAL\_TIM\_IC\_CaptureCallback}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03905}03905 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03906}03906       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03907}03907       \textcolor{comment}{/* Output compare event */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03908}03908       \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03909}03909       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03910}03910 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03911}03911         htim-\/>OC\_DelayElapsedCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03912}03912         htim-\/>PWM\_PulseFinishedCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03913}03913 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03914}03914         \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga1fc39499fe9db8b7fb88005e9f107a36}{HAL\_TIM\_OC\_DelayElapsedCallback}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03915}03915         \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga07e5fc4d223b16bec2fd6bed547cf91d}{HAL\_TIM\_PWM\_PulseFinishedCallback}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03916}03916 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03917}03917       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03918}03918       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a574f72ac3bb41fe660318aa42dfdc98d}{HAL\_TIM\_ACTIVE\_CHANNEL\_CLEARED}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03919}03919     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03920}03920   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03921}03921   \textcolor{comment}{/* Capture compare 4 event */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03922}03922   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___t_i_m___exported___macros_ga96d98c66ad9d85f00c148de99888ef19}{\_\_HAL\_TIM\_GET\_FLAG}}(htim, \mbox{\hyperlink{group___t_i_m___flag__definition_gafd0dc57b56941f8b8250d66e289542db}{TIM\_FLAG\_CC4}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03923}03923   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03924}03924     \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___t_i_m___exported___macros_ga644babf93470a6eee6bce8906c4da5c5}{\_\_HAL\_TIM\_GET\_IT\_SOURCE}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga1dce7f1bc32a258f2964cb7c05f413a6}{TIM\_IT\_CC4}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03925}03925     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03926}03926       \mbox{\hyperlink{group___t_i_m___exported___macros_gaea68155ce77e591e0c2582def061d6f0}{\_\_HAL\_TIM\_CLEAR\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga1dce7f1bc32a258f2964cb7c05f413a6}{TIM\_IT\_CC4}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03927}03927       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a7d98ec7e385cacb3aaa6cec601fa6ab6}{HAL\_TIM\_ACTIVE\_CHANNEL\_4}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03928}03928       \textcolor{comment}{/* Input capture event */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03929}03929       \textcolor{keywordflow}{if} ((htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a091452256c9a16c33d891f4d32b395bf}{CCMR2}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga294e216b50edd1c2f891143e1f971048}{TIM\_CCMR2\_CC4S}}) != 0x00U)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03930}03930       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03931}03931 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03932}03932         htim-\/>IC\_CaptureCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03933}03933 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03934}03934         \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga77a2401a35ddd9bd0b8fc28331b81381}{HAL\_TIM\_IC\_CaptureCallback}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03935}03935 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03936}03936       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03937}03937       \textcolor{comment}{/* Output compare event */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03938}03938       \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03939}03939       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03940}03940 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03941}03941         htim-\/>OC\_DelayElapsedCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03942}03942         htim-\/>PWM\_PulseFinishedCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03943}03943 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03944}03944         \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga1fc39499fe9db8b7fb88005e9f107a36}{HAL\_TIM\_OC\_DelayElapsedCallback}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03945}03945         \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga07e5fc4d223b16bec2fd6bed547cf91d}{HAL\_TIM\_PWM\_PulseFinishedCallback}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03946}03946 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03947}03947       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03948}03948       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a574f72ac3bb41fe660318aa42dfdc98d}{HAL\_TIM\_ACTIVE\_CHANNEL\_CLEARED}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03949}03949     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03950}03950   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03951}03951   \textcolor{comment}{/* TIM Update event */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03952}03952   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___t_i_m___exported___macros_ga96d98c66ad9d85f00c148de99888ef19}{\_\_HAL\_TIM\_GET\_FLAG}}(htim, \mbox{\hyperlink{group___t_i_m___flag__definition_gac45ce66cf33b4f324323fc3036917712}{TIM\_FLAG\_UPDATE}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03953}03953   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03954}03954     \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___t_i_m___exported___macros_ga644babf93470a6eee6bce8906c4da5c5}{\_\_HAL\_TIM\_GET\_IT\_SOURCE}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga6a48ecf88cae0402ff084202bfdd4f8e}{TIM\_IT\_UPDATE}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03955}03955     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03956}03956       \mbox{\hyperlink{group___t_i_m___exported___macros_gaea68155ce77e591e0c2582def061d6f0}{\_\_HAL\_TIM\_CLEAR\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga6a48ecf88cae0402ff084202bfdd4f8e}{TIM\_IT\_UPDATE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03957}03957 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03958}03958       htim-\/>PeriodElapsedCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03959}03959 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03960}03960       \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga8a3b0ad512a6e6c6157440b68d395eac}{HAL\_TIM\_PeriodElapsedCallback}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03961}03961 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03962}03962     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03963}03963   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03964}03964   \textcolor{comment}{/* TIM Break input event */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03965}03965   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___t_i_m___exported___macros_ga96d98c66ad9d85f00c148de99888ef19}{\_\_HAL\_TIM\_GET\_FLAG}}(htim, \mbox{\hyperlink{group___t_i_m___flag__definition_ga01aedbe0676064a4d47dee474ddb863d}{TIM\_FLAG\_BREAK}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03966}03966   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03967}03967     \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___t_i_m___exported___macros_ga644babf93470a6eee6bce8906c4da5c5}{\_\_HAL\_TIM\_GET\_IT\_SOURCE}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga351a8f27975e0af87f4bb37a4feaa636}{TIM\_IT\_BREAK}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03968}03968     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03969}03969       \mbox{\hyperlink{group___t_i_m___exported___macros_gaea68155ce77e591e0c2582def061d6f0}{\_\_HAL\_TIM\_CLEAR\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga351a8f27975e0af87f4bb37a4feaa636}{TIM\_IT\_BREAK}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03970}03970 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03971}03971       htim-\/>BreakCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03972}03972 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03973}03973       \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group6_ga2d868a55ca7c62c4a5ef85dec514402c}{HAL\_TIMEx\_BreakCallback}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03974}03974 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03975}03975     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03976}03976   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03977}03977   \textcolor{comment}{/* TIM Break2 input event */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03978}03978   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___t_i_m___exported___macros_ga96d98c66ad9d85f00c148de99888ef19}{\_\_HAL\_TIM\_GET\_FLAG}}(htim, \mbox{\hyperlink{group___t_i_m___flag__definition_ga70cd9741ad1ec0358c8d4388a5082e1a}{TIM\_FLAG\_BREAK2}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03979}03979   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03980}03980     \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___t_i_m___exported___macros_ga644babf93470a6eee6bce8906c4da5c5}{\_\_HAL\_TIM\_GET\_IT\_SOURCE}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga351a8f27975e0af87f4bb37a4feaa636}{TIM\_IT\_BREAK}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03981}03981     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03982}03982       \mbox{\hyperlink{group___t_i_m___exported___macros_ga2fe74db6b8cb4badd04ed48e0f5ac7b4}{\_\_HAL\_TIM\_CLEAR\_FLAG}}(htim, \mbox{\hyperlink{group___t_i_m___flag__definition_ga70cd9741ad1ec0358c8d4388a5082e1a}{TIM\_FLAG\_BREAK2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03983}03983 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03984}03984       htim-\/>Break2Callback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03985}03985 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03986}03986       \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group6_ga1efa3cf97c2c2a7b21a25b55ce2c67fa}{HAL\_TIMEx\_Break2Callback}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03987}03987 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03988}03988     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03989}03989   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03990}03990   \textcolor{comment}{/* TIM Trigger detection event */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03991}03991   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___t_i_m___exported___macros_ga96d98c66ad9d85f00c148de99888ef19}{\_\_HAL\_TIM\_GET\_FLAG}}(htim, \mbox{\hyperlink{group___t_i_m___flag__definition_gacacf94fcf8b5ee4287f2d5a56dce91b7}{TIM\_FLAG\_TRIGGER}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03992}03992   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03993}03993     \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___t_i_m___exported___macros_ga644babf93470a6eee6bce8906c4da5c5}{\_\_HAL\_TIM\_GET\_IT\_SOURCE}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga2a577f2eee61f101cf551d86c4d73333}{TIM\_IT\_TRIGGER}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03994}03994     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03995}03995       \mbox{\hyperlink{group___t_i_m___exported___macros_gaea68155ce77e591e0c2582def061d6f0}{\_\_HAL\_TIM\_CLEAR\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga2a577f2eee61f101cf551d86c4d73333}{TIM\_IT\_TRIGGER}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03996}03996 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03997}03997       htim-\/>TriggerCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03998}03998 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l03999}03999       \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga189577c72b1963671b26820d8161d678}{HAL\_TIM\_TriggerCallback}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04000}04000 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04001}04001     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04002}04002   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04003}04003   \textcolor{comment}{/* TIM commutation event */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04004}04004   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___t_i_m___exported___macros_ga96d98c66ad9d85f00c148de99888ef19}{\_\_HAL\_TIM\_GET\_FLAG}}(htim, \mbox{\hyperlink{group___t_i_m___flag__definition_gad454d70205ce5bbf3b3c0e7e43d6df62}{TIM\_FLAG\_COM}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04005}04005   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04006}04006     \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___t_i_m___exported___macros_ga644babf93470a6eee6bce8906c4da5c5}{\_\_HAL\_TIM\_GET\_IT\_SOURCE}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_gaeb7eff6c39922814e7ee47c0820c3d9f}{TIM\_IT\_COM}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04007}04007     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04008}04008       \mbox{\hyperlink{group___t_i_m___exported___macros_gaea68155ce77e591e0c2582def061d6f0}{\_\_HAL\_TIM\_CLEAR\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___flag__definition_gad454d70205ce5bbf3b3c0e7e43d6df62}{TIM\_FLAG\_COM}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04009}04009 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04010}04010       htim-\/>CommutationCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04011}04011 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04012}04012       \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group6_gaa4189b31d2c006ee33f55f8c6eeba930}{HAL\_TIMEx\_CommutCallback}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04013}04013 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04014}04014     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04015}04015   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04016}04016 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04017}04017 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04056}04056 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga6e22dfc93b7569da087a115348c3182f}{HAL\_TIM\_OC\_ConfigChannel}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04057}04057                                            \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\_OC\_InitTypeDef}} *sConfig,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04058}04058                                            uint32\_t Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04059}04059 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04060}04060   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04061}04061 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04062}04062   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04063}04063   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga3641d445a28293a77ddc2232e624a858}{IS\_TIM\_CHANNELS}}(Channel));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04064}04064   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_gac6968ae64781c2bda9f8714fe45917d0}{IS\_TIM\_OC\_MODE}}(sConfig-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_add4ac9143086c89effbede5c54e958bf}{OCMode}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04065}04065   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_gaff2871b7c01f0b706f90feb046995b95}{IS\_TIM\_OC\_POLARITY}}(sConfig-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a781c7dae9dec8b6c974b1bdf591b77e7}{OCPolarity}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04066}04066 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04067}04067   \textcolor{comment}{/* Process Locked */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04068}04068   \mbox{\hyperlink{stm32f7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04069}04069 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04070}04070   \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04071}04071   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04072}04072     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04073}04073     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04074}04074       \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04075}04075       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gac7112e497da4af622a9893426963584e}{IS\_TIM\_CC1\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04076}04076 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04077}04077       \textcolor{comment}{/* Configure the TIM Channel 1 in Output Compare */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04078}04078       TIM\_OC1\_SetConfig(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, sConfig);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04079}04079       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04080}04080     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04081}04081 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04082}04082     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04083}04083     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04084}04084       \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04085}04085       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaf7382b2777543476196a0308d53c522f}{IS\_TIM\_CC2\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04086}04086 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04087}04087       \textcolor{comment}{/* Configure the TIM Channel 2 in Output Compare */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04088}04088       \mbox{\hyperlink{group___t_i_m___private___functions_ga20370137a5c000fa4739d30669e67b8c}{TIM\_OC2\_SetConfig}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, sConfig);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04089}04089       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04090}04090     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04091}04091 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04092}04092     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga4ea100c1789b178f3cb46721b7257e2d}{TIM\_CHANNEL\_3}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04093}04093     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04094}04094       \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04095}04095       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga600377c41e7b7eedc5c5fc426f8008f1}{IS\_TIM\_CC3\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04096}04096 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04097}04097       \textcolor{comment}{/* Configure the TIM Channel 3 in Output Compare */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04098}04098       TIM\_OC3\_SetConfig(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, sConfig);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04099}04099       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04100}04100     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04101}04101 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04102}04102     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_gad59ef74820ee8bf77fa1f8d589fde2ac}{TIM\_CHANNEL\_4}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04103}04103     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04104}04104       \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04105}04105       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga2714e66db6d82e4a7e966261ff4c23e5}{IS\_TIM\_CC4\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04106}04106 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04107}04107       \textcolor{comment}{/* Configure the TIM Channel 4 in Output Compare */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04108}04108       TIM\_OC4\_SetConfig(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, sConfig);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04109}04109       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04110}04110     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04111}04111 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04112}04112     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_gae7a7e7ef775b2cce4dc5da3821c0703f}{TIM\_CHANNEL\_5}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04113}04113     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04114}04114       \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04115}04115       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga4f4debd73acbe78311d1431508eca510}{IS\_TIM\_CC5\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04116}04116 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04117}04117       \textcolor{comment}{/* Configure the TIM Channel 5 in Output Compare */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04118}04118       TIM\_OC5\_SetConfig(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, sConfig);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04119}04119       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04120}04120     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04121}04121 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04122}04122     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_gaf1042743f56a664b152ff0a03597807e}{TIM\_CHANNEL\_6}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04123}04123     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04124}04124       \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04125}04125       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga4ce321ba791771b4647259f4b48a4bd9}{IS\_TIM\_CC6\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04126}04126 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04127}04127       \textcolor{comment}{/* Configure the TIM Channel 6 in Output Compare */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04128}04128       TIM\_OC6\_SetConfig(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, sConfig);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04129}04129       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04130}04130     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04131}04131 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04132}04132     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04133}04133       \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04134}04134       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04135}04135   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04136}04136 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04137}04137   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04138}04138 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04139}04139   \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04140}04140 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04141}04141 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04155}04155 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga34805dabaf748c6eb823275dad2f19f5}{HAL\_TIM\_IC\_ConfigChannel}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, \mbox{\hyperlink{struct_t_i_m___i_c___init_type_def}{TIM\_IC\_InitTypeDef}} *sConfig, uint32\_t Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04156}04156 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04157}04157   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04158}04158 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04159}04159   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04160}04160   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gac7112e497da4af622a9893426963584e}{IS\_TIM\_CC1\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04161}04161   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga346707dd1b0915436ca3f58dcfbef3d5}{IS\_TIM\_IC\_POLARITY}}(sConfig-\/>\mbox{\hyperlink{struct_t_i_m___i_c___init_type_def_a6c0364c24e89f17849b0109236112fba}{ICPolarity}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04162}04162   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga3b370e1454433066201e9f09cb47173f}{IS\_TIM\_IC\_SELECTION}}(sConfig-\/>\mbox{\hyperlink{struct_t_i_m___i_c___init_type_def_a280cec08ad0ea4608ae57523775cc1c0}{ICSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04163}04163   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga86558ff4924a0526ce7593db238a17ab}{IS\_TIM\_IC\_PRESCALER}}(sConfig-\/>\mbox{\hyperlink{struct_t_i_m___i_c___init_type_def_adc795cd98eeaa7725743856652cd2b4a}{ICPrescaler}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04164}04164   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga3844dc9afbc0894bf6ba16f1d3cb656c}{IS\_TIM\_IC\_FILTER}}(sConfig-\/>\mbox{\hyperlink{struct_t_i_m___i_c___init_type_def_ab621c1517d5345834fcc71eea97156bf}{ICFilter}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04165}04165 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04166}04166   \textcolor{comment}{/* Process Locked */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04167}04167   \mbox{\hyperlink{stm32f7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04168}04168 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04169}04169   \textcolor{keywordflow}{if} (Channel == \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04170}04170   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04171}04171     \textcolor{comment}{/* TI1 Configuration */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04172}04172     \mbox{\hyperlink{group___t_i_m___private___functions_ga83c847710a92f0558c862dd0dc889ff3}{TIM\_TI1\_SetConfig}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04173}04173                       sConfig-\/>\mbox{\hyperlink{struct_t_i_m___i_c___init_type_def_a6c0364c24e89f17849b0109236112fba}{ICPolarity}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04174}04174                       sConfig-\/>\mbox{\hyperlink{struct_t_i_m___i_c___init_type_def_a280cec08ad0ea4608ae57523775cc1c0}{ICSelection}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04175}04175                       sConfig-\/>\mbox{\hyperlink{struct_t_i_m___i_c___init_type_def_ab621c1517d5345834fcc71eea97156bf}{ICFilter}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04176}04176 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04177}04177     \textcolor{comment}{/* Reset the IC1PSC Bits */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04178}04178     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}} \&= \string~TIM\_CCMR1\_IC1PSC;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04179}04179 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04180}04180     \textcolor{comment}{/* Set the IC1PSC value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04181}04181     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}} |= sConfig-\/>\mbox{\hyperlink{struct_t_i_m___i_c___init_type_def_adc795cd98eeaa7725743856652cd2b4a}{ICPrescaler}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04182}04182   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04183}04183   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (Channel == \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04184}04184   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04185}04185     \textcolor{comment}{/* TI2 Configuration */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04186}04186     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaf7382b2777543476196a0308d53c522f}{IS\_TIM\_CC2\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04187}04187 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04188}04188     TIM\_TI2\_SetConfig(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04189}04189                       sConfig-\/>\mbox{\hyperlink{struct_t_i_m___i_c___init_type_def_a6c0364c24e89f17849b0109236112fba}{ICPolarity}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04190}04190                       sConfig-\/>\mbox{\hyperlink{struct_t_i_m___i_c___init_type_def_a280cec08ad0ea4608ae57523775cc1c0}{ICSelection}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04191}04191                       sConfig-\/>\mbox{\hyperlink{struct_t_i_m___i_c___init_type_def_ab621c1517d5345834fcc71eea97156bf}{ICFilter}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04192}04192 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04193}04193     \textcolor{comment}{/* Reset the IC2PSC Bits */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04194}04194     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}} \&= \string~TIM\_CCMR1\_IC2PSC;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04195}04195 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04196}04196     \textcolor{comment}{/* Set the IC2PSC value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04197}04197     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}} |= (sConfig-\/>\mbox{\hyperlink{struct_t_i_m___i_c___init_type_def_adc795cd98eeaa7725743856652cd2b4a}{ICPrescaler}} << 8U);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04198}04198   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04199}04199   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (Channel == \mbox{\hyperlink{group___t_i_m___channel_ga4ea100c1789b178f3cb46721b7257e2d}{TIM\_CHANNEL\_3}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04200}04200   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04201}04201     \textcolor{comment}{/* TI3 Configuration */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04202}04202     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga600377c41e7b7eedc5c5fc426f8008f1}{IS\_TIM\_CC3\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04203}04203 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04204}04204     TIM\_TI3\_SetConfig(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04205}04205                       sConfig-\/>\mbox{\hyperlink{struct_t_i_m___i_c___init_type_def_a6c0364c24e89f17849b0109236112fba}{ICPolarity}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04206}04206                       sConfig-\/>\mbox{\hyperlink{struct_t_i_m___i_c___init_type_def_a280cec08ad0ea4608ae57523775cc1c0}{ICSelection}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04207}04207                       sConfig-\/>\mbox{\hyperlink{struct_t_i_m___i_c___init_type_def_ab621c1517d5345834fcc71eea97156bf}{ICFilter}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04208}04208 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04209}04209     \textcolor{comment}{/* Reset the IC3PSC Bits */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04210}04210     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a091452256c9a16c33d891f4d32b395bf}{CCMR2}} \&= \string~TIM\_CCMR2\_IC3PSC;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04211}04211 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04212}04212     \textcolor{comment}{/* Set the IC3PSC value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04213}04213     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a091452256c9a16c33d891f4d32b395bf}{CCMR2}} |= sConfig-\/>\mbox{\hyperlink{struct_t_i_m___i_c___init_type_def_adc795cd98eeaa7725743856652cd2b4a}{ICPrescaler}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04214}04214   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04215}04215   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (Channel == \mbox{\hyperlink{group___t_i_m___channel_gad59ef74820ee8bf77fa1f8d589fde2ac}{TIM\_CHANNEL\_4}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04216}04216   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04217}04217     \textcolor{comment}{/* TI4 Configuration */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04218}04218     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga2714e66db6d82e4a7e966261ff4c23e5}{IS\_TIM\_CC4\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04219}04219 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04220}04220     TIM\_TI4\_SetConfig(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04221}04221                       sConfig-\/>\mbox{\hyperlink{struct_t_i_m___i_c___init_type_def_a6c0364c24e89f17849b0109236112fba}{ICPolarity}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04222}04222                       sConfig-\/>\mbox{\hyperlink{struct_t_i_m___i_c___init_type_def_a280cec08ad0ea4608ae57523775cc1c0}{ICSelection}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04223}04223                       sConfig-\/>\mbox{\hyperlink{struct_t_i_m___i_c___init_type_def_ab621c1517d5345834fcc71eea97156bf}{ICFilter}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04224}04224 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04225}04225     \textcolor{comment}{/* Reset the IC4PSC Bits */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04226}04226     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a091452256c9a16c33d891f4d32b395bf}{CCMR2}} \&= \string~TIM\_CCMR2\_IC4PSC;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04227}04227 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04228}04228     \textcolor{comment}{/* Set the IC4PSC value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04229}04229     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a091452256c9a16c33d891f4d32b395bf}{CCMR2}} |= (sConfig-\/>\mbox{\hyperlink{struct_t_i_m___i_c___init_type_def_adc795cd98eeaa7725743856652cd2b4a}{ICPrescaler}} << 8U);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04230}04230   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04231}04231   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04232}04232   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04233}04233     \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04234}04234   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04235}04235 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04236}04236   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04237}04237 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04238}04238   \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04239}04239 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04240}04240 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04256}04256 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_gac14a4959f65f51a54e8ff511242e2131}{HAL\_TIM\_PWM\_ConfigChannel}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04257}04257                                             \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\_OC\_InitTypeDef}} *sConfig,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04258}04258                                             uint32\_t Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04259}04259 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04260}04260   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04261}04261 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04262}04262   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04263}04263   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga3641d445a28293a77ddc2232e624a858}{IS\_TIM\_CHANNELS}}(Channel));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04264}04264   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga7274d2a669edfcb25bcf610ec85a528b}{IS\_TIM\_PWM\_MODE}}(sConfig-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_add4ac9143086c89effbede5c54e958bf}{OCMode}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04265}04265   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_gaff2871b7c01f0b706f90feb046995b95}{IS\_TIM\_OC\_POLARITY}}(sConfig-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a781c7dae9dec8b6c974b1bdf591b77e7}{OCPolarity}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04266}04266   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_gaf65dbc2ef5f94e76d3a68bf71829760e}{IS\_TIM\_FAST\_STATE}}(sConfig-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_aadc3d763f52920adcd0150ffbad1043a}{OCFastMode}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04267}04267 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04268}04268   \textcolor{comment}{/* Process Locked */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04269}04269   \mbox{\hyperlink{stm32f7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04270}04270 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04271}04271   \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04272}04272   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04273}04273     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04274}04274     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04275}04275       \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04276}04276       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gac7112e497da4af622a9893426963584e}{IS\_TIM\_CC1\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04277}04277 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04278}04278       \textcolor{comment}{/* Configure the Channel 1 in PWM mode */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04279}04279       TIM\_OC1\_SetConfig(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, sConfig);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04280}04280 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04281}04281       \textcolor{comment}{/* Set the Preload enable bit for channel1 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04282}04282       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}} |= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{TIM\_CCMR1\_OC1PE}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04283}04283 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04284}04284       \textcolor{comment}{/* Configure the Output Fast mode */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04285}04285       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}} \&= \string~TIM\_CCMR1\_OC1FE;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04286}04286       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}} |= sConfig-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_aadc3d763f52920adcd0150ffbad1043a}{OCFastMode}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04287}04287       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04288}04288     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04289}04289 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04290}04290     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04291}04291     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04292}04292       \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04293}04293       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaf7382b2777543476196a0308d53c522f}{IS\_TIM\_CC2\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04294}04294 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04295}04295       \textcolor{comment}{/* Configure the Channel 2 in PWM mode */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04296}04296       \mbox{\hyperlink{group___t_i_m___private___functions_ga20370137a5c000fa4739d30669e67b8c}{TIM\_OC2\_SetConfig}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, sConfig);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04297}04297 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04298}04298       \textcolor{comment}{/* Set the Preload enable bit for channel2 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04299}04299       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}} |= \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabddbf508732039730125ab3e87e9d370}{TIM\_CCMR1\_OC2PE}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04300}04300 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04301}04301       \textcolor{comment}{/* Configure the Output Fast mode */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04302}04302       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}} \&= \string~TIM\_CCMR1\_OC2FE;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04303}04303       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}} |= sConfig-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_aadc3d763f52920adcd0150ffbad1043a}{OCFastMode}} << 8U;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04304}04304       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04305}04305     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04306}04306 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04307}04307     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga4ea100c1789b178f3cb46721b7257e2d}{TIM\_CHANNEL\_3}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04308}04308     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04309}04309       \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04310}04310       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga600377c41e7b7eedc5c5fc426f8008f1}{IS\_TIM\_CC3\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04311}04311 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04312}04312       \textcolor{comment}{/* Configure the Channel 3 in PWM mode */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04313}04313       TIM\_OC3\_SetConfig(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, sConfig);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04314}04314 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04315}04315       \textcolor{comment}{/* Set the Preload enable bit for channel3 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04316}04316       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a091452256c9a16c33d891f4d32b395bf}{CCMR2}} |= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga276fd2250d2b085b73ef51cb4c099d24}{TIM\_CCMR2\_OC3PE}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04317}04317 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04318}04318       \textcolor{comment}{/* Configure the Output Fast mode */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04319}04319       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a091452256c9a16c33d891f4d32b395bf}{CCMR2}} \&= \string~TIM\_CCMR2\_OC3FE;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04320}04320       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a091452256c9a16c33d891f4d32b395bf}{CCMR2}} |= sConfig-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_aadc3d763f52920adcd0150ffbad1043a}{OCFastMode}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04321}04321       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04322}04322     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04323}04323 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04324}04324     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_gad59ef74820ee8bf77fa1f8d589fde2ac}{TIM\_CHANNEL\_4}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04325}04325     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04326}04326       \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04327}04327       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga2714e66db6d82e4a7e966261ff4c23e5}{IS\_TIM\_CC4\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04328}04328 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04329}04329       \textcolor{comment}{/* Configure the Channel 4 in PWM mode */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04330}04330       TIM\_OC4\_SetConfig(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, sConfig);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04331}04331 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04332}04332       \textcolor{comment}{/* Set the Preload enable bit for channel4 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04333}04333       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a091452256c9a16c33d891f4d32b395bf}{CCMR2}} |= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e951cd3f6593e321cf79b662a1deaaa}{TIM\_CCMR2\_OC4PE}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04334}04334 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04335}04335       \textcolor{comment}{/* Configure the Output Fast mode */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04336}04336       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a091452256c9a16c33d891f4d32b395bf}{CCMR2}} \&= \string~TIM\_CCMR2\_OC4FE;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04337}04337       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a091452256c9a16c33d891f4d32b395bf}{CCMR2}} |= sConfig-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_aadc3d763f52920adcd0150ffbad1043a}{OCFastMode}} << 8U;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04338}04338       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04339}04339     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04340}04340 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04341}04341     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_gae7a7e7ef775b2cce4dc5da3821c0703f}{TIM\_CHANNEL\_5}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04342}04342     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04343}04343       \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04344}04344       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga4f4debd73acbe78311d1431508eca510}{IS\_TIM\_CC5\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04345}04345 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04346}04346       \textcolor{comment}{/* Configure the Channel 5 in PWM mode */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04347}04347       TIM\_OC5\_SetConfig(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, sConfig);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04348}04348 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04349}04349       \textcolor{comment}{/* Set the Preload enable bit for channel5*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04350}04350       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_aeae3f2752306d96164bb0b895aec60da}{CCMR3}} |= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2efaf0e7c00e772ba4662978f4793666}{TIM\_CCMR3\_OC5PE}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04351}04351 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04352}04352       \textcolor{comment}{/* Configure the Output Fast mode */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04353}04353       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_aeae3f2752306d96164bb0b895aec60da}{CCMR3}} \&= \string~TIM\_CCMR3\_OC5FE;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04354}04354       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_aeae3f2752306d96164bb0b895aec60da}{CCMR3}} |= sConfig-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_aadc3d763f52920adcd0150ffbad1043a}{OCFastMode}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04355}04355       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04356}04356     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04357}04357 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04358}04358     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_gaf1042743f56a664b152ff0a03597807e}{TIM\_CHANNEL\_6}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04359}04359     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04360}04360       \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04361}04361       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga4ce321ba791771b4647259f4b48a4bd9}{IS\_TIM\_CC6\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04362}04362 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04363}04363       \textcolor{comment}{/* Configure the Channel 6 in PWM mode */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04364}04364       TIM\_OC6\_SetConfig(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, sConfig);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04365}04365 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04366}04366       \textcolor{comment}{/* Set the Preload enable bit for channel6 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04367}04367       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_aeae3f2752306d96164bb0b895aec60da}{CCMR3}} |= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421f1263c2900e4c952424d5cb062476}{TIM\_CCMR3\_OC6PE}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04368}04368 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04369}04369       \textcolor{comment}{/* Configure the Output Fast mode */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04370}04370       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_aeae3f2752306d96164bb0b895aec60da}{CCMR3}} \&= \string~TIM\_CCMR3\_OC6FE;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04371}04371       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_aeae3f2752306d96164bb0b895aec60da}{CCMR3}} |= sConfig-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_aadc3d763f52920adcd0150ffbad1043a}{OCFastMode}} << 8U;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04372}04372       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04373}04373     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04374}04374 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04375}04375     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04376}04376       \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04377}04377       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04378}04378   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04379}04379 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04380}04380   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04381}04381 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04382}04382   \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04383}04383 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04384}04384 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04404}04404 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_gaefb1913440053c45a4f9a50a8c05c6be}{HAL\_TIM\_OnePulse\_ConfigChannel}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim,  \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def}{TIM\_OnePulse\_InitTypeDef}} *sConfig,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04405}04405                                                  uint32\_t OutputChannel,  uint32\_t InputChannel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04406}04406 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04407}04407   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04408}04408   \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\_OC\_InitTypeDef}} temp1;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04409}04409 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04410}04410   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04411}04411   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_gab52ffb8447abc78141e296eff57c4371}{IS\_TIM\_OPM\_CHANNELS}}(OutputChannel));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04412}04412   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_gab52ffb8447abc78141e296eff57c4371}{IS\_TIM\_OPM\_CHANNELS}}(InputChannel));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04413}04413 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04414}04414   \textcolor{keywordflow}{if} (OutputChannel != InputChannel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04415}04415   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04416}04416     \textcolor{comment}{/* Process Locked */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04417}04417     \mbox{\hyperlink{stm32f7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04418}04418 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04419}04419     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12}{HAL\_TIM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04420}04420 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04421}04421     \textcolor{comment}{/* Extract the Output compare configuration from sConfig structure */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04422}04422     temp1.\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_add4ac9143086c89effbede5c54e958bf}{OCMode}} = sConfig-\/>\mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_add4ac9143086c89effbede5c54e958bf}{OCMode}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04423}04423     temp1.\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a5251c3bce4ca5baf013bc0ace0865a4c}{Pulse}} = sConfig-\/>\mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a5251c3bce4ca5baf013bc0ace0865a4c}{Pulse}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04424}04424     temp1.\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a781c7dae9dec8b6c974b1bdf591b77e7}{OCPolarity}} = sConfig-\/>\mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a781c7dae9dec8b6c974b1bdf591b77e7}{OCPolarity}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04425}04425     temp1.\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a978da9dd7cda80eb5fe8d04828b9bbcc}{OCNPolarity}} = sConfig-\/>\mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a978da9dd7cda80eb5fe8d04828b9bbcc}{OCNPolarity}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04426}04426     temp1.\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a57bb589da3cf2b39b727fe4a3d334ab3}{OCIdleState}} = sConfig-\/>\mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a57bb589da3cf2b39b727fe4a3d334ab3}{OCIdleState}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04427}04427     temp1.\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a78d21970d78c1e3e328692743406ba25}{OCNIdleState}} = sConfig-\/>\mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a78d21970d78c1e3e328692743406ba25}{OCNIdleState}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04428}04428 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04429}04429     \textcolor{keywordflow}{switch} (OutputChannel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04430}04430     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04431}04431       \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04432}04432       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04433}04433         \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gac7112e497da4af622a9893426963584e}{IS\_TIM\_CC1\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04434}04434 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04435}04435         TIM\_OC1\_SetConfig(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \&temp1);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04436}04436         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04437}04437       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04438}04438 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04439}04439       \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04440}04440       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04441}04441         \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaf7382b2777543476196a0308d53c522f}{IS\_TIM\_CC2\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04442}04442 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04443}04443         \mbox{\hyperlink{group___t_i_m___private___functions_ga20370137a5c000fa4739d30669e67b8c}{TIM\_OC2\_SetConfig}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \&temp1);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04444}04444         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04445}04445       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04446}04446 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04447}04447       \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04448}04448         \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04449}04449         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04450}04450     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04451}04451 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04452}04452     \textcolor{keywordflow}{if} (\mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} == \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04453}04453     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04454}04454       \textcolor{keywordflow}{switch} (InputChannel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04455}04455       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04456}04456         \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04457}04457         \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04458}04458           \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gac7112e497da4af622a9893426963584e}{IS\_TIM\_CC1\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04459}04459 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04460}04460           \mbox{\hyperlink{group___t_i_m___private___functions_ga83c847710a92f0558c862dd0dc889ff3}{TIM\_TI1\_SetConfig}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, sConfig-\/>\mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a6c0364c24e89f17849b0109236112fba}{ICPolarity}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04461}04461                             sConfig-\/>\mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a280cec08ad0ea4608ae57523775cc1c0}{ICSelection}}, sConfig-\/>\mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_ab621c1517d5345834fcc71eea97156bf}{ICFilter}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04462}04462 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04463}04463           \textcolor{comment}{/* Reset the IC1PSC Bits */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04464}04464           htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}} \&= \string~TIM\_CCMR1\_IC1PSC;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04465}04465 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04466}04466           \textcolor{comment}{/* Select the Trigger source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04467}04467           htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} \&= \string~TIM\_SMCR\_TS;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04468}04468           htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} |= \mbox{\hyperlink{group___t_i_m___trigger___selection_ga38d3514d54bcdb0ea8ac8bd91c5832b5}{TIM\_TS\_TI1FP1}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04469}04469 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04470}04470           \textcolor{comment}{/* Select the Slave Mode */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04471}04471           htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} \&= \string~TIM\_SMCR\_SMS;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04472}04472           htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} |= \mbox{\hyperlink{group___t_i_m___slave___mode_ga12f8f7b4a16b438f54cf811f0bb0a8a4}{TIM\_SLAVEMODE\_TRIGGER}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04473}04473           \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04474}04474         \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04475}04475 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04476}04476         \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04477}04477         \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04478}04478           \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaf7382b2777543476196a0308d53c522f}{IS\_TIM\_CC2\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04479}04479 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04480}04480           TIM\_TI2\_SetConfig(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, sConfig-\/>\mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a6c0364c24e89f17849b0109236112fba}{ICPolarity}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04481}04481                             sConfig-\/>\mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a280cec08ad0ea4608ae57523775cc1c0}{ICSelection}}, sConfig-\/>\mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_ab621c1517d5345834fcc71eea97156bf}{ICFilter}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04482}04482 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04483}04483           \textcolor{comment}{/* Reset the IC2PSC Bits */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04484}04484           htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}} \&= \string~TIM\_CCMR1\_IC2PSC;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04485}04485 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04486}04486           \textcolor{comment}{/* Select the Trigger source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04487}04487           htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} \&= \string~TIM\_SMCR\_TS;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04488}04488           htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} |= \mbox{\hyperlink{group___t_i_m___trigger___selection_ga0ed58a269bccd3f22d19cc9a2ba3123f}{TIM\_TS\_TI2FP2}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04489}04489 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04490}04490           \textcolor{comment}{/* Select the Slave Mode */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04491}04491           htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} \&= \string~TIM\_SMCR\_SMS;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04492}04492           htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} |= \mbox{\hyperlink{group___t_i_m___slave___mode_ga12f8f7b4a16b438f54cf811f0bb0a8a4}{TIM\_SLAVEMODE\_TRIGGER}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04493}04493           \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04494}04494         \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04495}04495 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04496}04496         \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04497}04497           \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04498}04498           \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04499}04499       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04500}04500     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04501}04501 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04502}04502     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{HAL\_TIM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04503}04503 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04504}04504     \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04505}04505 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04506}04506     \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04507}04507   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04508}04508   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04509}04509   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04510}04510     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04511}04511   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04512}04512 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04513}04513 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04559}04559 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga8d1a48bb07dcf9030de10b9c6918087c}{HAL\_TIM\_DMABurst\_WriteStart}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t BurstBaseAddress,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04560}04560                                               uint32\_t BurstRequestSrc, uint32\_t *BurstBuffer, uint32\_t  BurstLength)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04561}04561 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04562}04562   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04563}04563 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04564}04564   \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga957966339aa258a36b4bae550ad854cb}{HAL\_TIM\_DMABurst\_MultiWriteStart}}(htim, BurstBaseAddress, BurstRequestSrc, BurstBuffer, BurstLength,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04565}04565                                             ((BurstLength) >> 8U) + 1U);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04566}04566 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04567}04567 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04568}04568 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04569}04569   \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04570}04570 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04571}04571 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04618}04618 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga957966339aa258a36b4bae550ad854cb}{HAL\_TIM\_DMABurst\_MultiWriteStart}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t BurstBaseAddress,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04619}04619                                                    uint32\_t BurstRequestSrc, uint32\_t *BurstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04620}04620                                                    uint32\_t  BurstLength,  uint32\_t  DataLength)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04621}04621 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04622}04622   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04623}04623 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04624}04624   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04625}04625   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gae4bad2c472abbabe0182961fc602ef34}{IS\_TIM\_DMABURST\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04626}04626   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_gaf79d218bcde86838a6371534dad4acdd}{IS\_TIM\_DMA\_BASE}}(BurstBaseAddress));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04627}04627   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga6a33061de13fdde7df1a85d2402e69c9}{IS\_TIM\_DMA\_SOURCE}}(BurstRequestSrc));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04628}04628   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga58ca64223d434407d8e83ab34dd39f79}{IS\_TIM\_DMA\_LENGTH}}(BurstLength));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04629}04629   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga86128a4ac02deae26cbf8597b5acb71f}{IS\_TIM\_DMA\_DATA\_LENGTH}}(DataLength));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04630}04630 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04631}04631   \textcolor{keywordflow}{if} (htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_af9f37bc98fa1295cc65af8fbd2aab848}{DMABurstState}} == \mbox{\hyperlink{group___t_i_m___exported___types_gga9b87df539778a60ea940a9d5ba793f7ca2de45462aabea1ed8b0d249441404e82}{HAL\_DMA\_BURST\_STATE\_BUSY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04632}04632   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04633}04633     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7}{HAL\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04634}04634   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04635}04635   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_af9f37bc98fa1295cc65af8fbd2aab848}{DMABurstState}} == \mbox{\hyperlink{group___t_i_m___exported___types_gga9b87df539778a60ea940a9d5ba793f7ca44e8b59c22cd2b17d449b120e03e4952}{HAL\_DMA\_BURST\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04636}04636   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04637}04637     \textcolor{keywordflow}{if} ((BurstBuffer == NULL) \&\& (BurstLength > 0U))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04638}04638     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04639}04639       \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04640}04640     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04641}04641     \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04642}04642     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04643}04643       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_af9f37bc98fa1295cc65af8fbd2aab848}{DMABurstState}} = \mbox{\hyperlink{group___t_i_m___exported___types_gga9b87df539778a60ea940a9d5ba793f7ca2de45462aabea1ed8b0d249441404e82}{HAL\_DMA\_BURST\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04644}04644     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04645}04645   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04646}04646   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04647}04647   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04648}04648     \textcolor{comment}{/* nothing to do */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04649}04649   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04650}04650 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04651}04651   \textcolor{keywordflow}{switch} (BurstRequestSrc)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04652}04652   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04653}04653     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga45816ad15a4f533027eb202ac0b9aaf5}{TIM\_DMA\_UPDATE}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04654}04654     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04655}04655       \textcolor{comment}{/* Set the DMA Period elapsed callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04656}04656       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga15f38cee11f8b2b5a85cbf4552ba140d}{TIM\_DMA\_ID\_UPDATE}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}} = TIM\_DMAPeriodElapsedCplt;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04657}04657       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga15f38cee11f8b2b5a85cbf4552ba140d}{TIM\_DMA\_ID\_UPDATE}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} = TIM\_DMAPeriodElapsedHalfCplt;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04658}04658 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04659}04659       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04660}04660       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga15f38cee11f8b2b5a85cbf4552ba140d}{TIM\_DMA\_ID\_UPDATE}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_gaa112bee5279feee040c1ea9e283f7378}{TIM\_DMAError}} ;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04661}04661 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04662}04662       \textcolor{comment}{/* Enable the DMA stream */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04663}04663       \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga15f38cee11f8b2b5a85cbf4552ba140d}{TIM\_DMA\_ID\_UPDATE}}], (uint32\_t)BurstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04664}04664                            (uint32\_t)\&htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab9087f2f31dd5edf59de6a59ae4e67ae}{DMAR}}, DataLength) != \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04665}04665       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04666}04666         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04667}04667         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04668}04668       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04669}04669       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04670}04670     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04671}04671     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga33b93e8bb82fe8e167b9e9c962c54f83}{TIM\_DMA\_CC1}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04672}04672     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04673}04673       \textcolor{comment}{/* Set the DMA compare callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04674}04674       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}} = TIM\_DMADelayPulseCplt;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04675}04675       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_ga8bfc333f26980f4e473a75cdb45de292}{TIM\_DMADelayPulseHalfCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04676}04676 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04677}04677       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04678}04678       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_gaa112bee5279feee040c1ea9e283f7378}{TIM\_DMAError}} ;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04679}04679 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04680}04680       \textcolor{comment}{/* Enable the DMA stream */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04681}04681       \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}], (uint32\_t)BurstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04682}04682                            (uint32\_t)\&htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab9087f2f31dd5edf59de6a59ae4e67ae}{DMAR}}, DataLength) != \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04683}04683       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04684}04684         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04685}04685         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04686}04686       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04687}04687       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04688}04688     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04689}04689     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga792f73196a8e7424655592097d7a3fd5}{TIM\_DMA\_CC2}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04690}04690     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04691}04691       \textcolor{comment}{/* Set the DMA compare callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04692}04692       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}} = TIM\_DMADelayPulseCplt;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04693}04693       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_ga8bfc333f26980f4e473a75cdb45de292}{TIM\_DMADelayPulseHalfCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04694}04694 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04695}04695       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04696}04696       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_gaa112bee5279feee040c1ea9e283f7378}{TIM\_DMAError}} ;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04697}04697 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04698}04698       \textcolor{comment}{/* Enable the DMA stream */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04699}04699       \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}], (uint32\_t)BurstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04700}04700                            (uint32\_t)\&htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab9087f2f31dd5edf59de6a59ae4e67ae}{DMAR}}, DataLength) != \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04701}04701       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04702}04702         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04703}04703         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04704}04704       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04705}04705       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04706}04706     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04707}04707     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga3eb2dadbd3109bced45935fb53deeee1}{TIM\_DMA\_CC3}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04708}04708     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04709}04709       \textcolor{comment}{/* Set the DMA compare callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04710}04710       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}} = TIM\_DMADelayPulseCplt;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04711}04711       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_ga8bfc333f26980f4e473a75cdb45de292}{TIM\_DMADelayPulseHalfCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04712}04712 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04713}04713       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04714}04714       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_gaa112bee5279feee040c1ea9e283f7378}{TIM\_DMAError}} ;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04715}04715 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04716}04716       \textcolor{comment}{/* Enable the DMA stream */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04717}04717       \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}], (uint32\_t)BurstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04718}04718                            (uint32\_t)\&htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab9087f2f31dd5edf59de6a59ae4e67ae}{DMAR}}, DataLength) != \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04719}04719       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04720}04720         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04721}04721         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04722}04722       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04723}04723       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04724}04724     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04725}04725     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga59495cf79894dfe5e5b2029863aed956}{TIM\_DMA\_CC4}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04726}04726     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04727}04727       \textcolor{comment}{/* Set the DMA compare callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04728}04728       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga1860c00b370435ff40d9e65f14a61706}{TIM\_DMA\_ID\_CC4}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}} = TIM\_DMADelayPulseCplt;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04729}04729       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga1860c00b370435ff40d9e65f14a61706}{TIM\_DMA\_ID\_CC4}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_ga8bfc333f26980f4e473a75cdb45de292}{TIM\_DMADelayPulseHalfCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04730}04730 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04731}04731       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04732}04732       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga1860c00b370435ff40d9e65f14a61706}{TIM\_DMA\_ID\_CC4}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_gaa112bee5279feee040c1ea9e283f7378}{TIM\_DMAError}} ;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04733}04733 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04734}04734       \textcolor{comment}{/* Enable the DMA stream */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04735}04735       \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga1860c00b370435ff40d9e65f14a61706}{TIM\_DMA\_ID\_CC4}}], (uint32\_t)BurstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04736}04736                            (uint32\_t)\&htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab9087f2f31dd5edf59de6a59ae4e67ae}{DMAR}}, DataLength) != \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04737}04737       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04738}04738         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04739}04739         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04740}04740       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04741}04741       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04742}04742     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04743}04743     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___d_m_a__sources_gac5f4c56e944bda8ba0c23b97275020ba}{TIM\_DMA\_COM}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04744}04744     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04745}04745       \textcolor{comment}{/* Set the DMA commutation callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04746}04746       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_gaa707c98bb11277665635ca7aef1e4193}{TIM\_DMA\_ID\_COMMUTATION}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}} =  \mbox{\hyperlink{group___t_i_m_ex___private___functions_gaf473fa38254d62a74a006a781fe0aeb8}{TIMEx\_DMACommutationCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04747}04747       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_gaa707c98bb11277665635ca7aef1e4193}{TIM\_DMA\_ID\_COMMUTATION}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} =  \mbox{\hyperlink{group___t_i_m_ex___private___functions_ga65b7244a1ee94cf20081543377ba8d2a}{TIMEx\_DMACommutationHalfCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04748}04748 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04749}04749       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04750}04750       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_gaa707c98bb11277665635ca7aef1e4193}{TIM\_DMA\_ID\_COMMUTATION}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_gaa112bee5279feee040c1ea9e283f7378}{TIM\_DMAError}} ;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04751}04751 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04752}04752       \textcolor{comment}{/* Enable the DMA stream */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04753}04753       \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_gaa707c98bb11277665635ca7aef1e4193}{TIM\_DMA\_ID\_COMMUTATION}}], (uint32\_t)BurstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04754}04754                            (uint32\_t)\&htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab9087f2f31dd5edf59de6a59ae4e67ae}{DMAR}}, DataLength) != \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04755}04755       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04756}04756         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04757}04757         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04758}04758       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04759}04759       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04760}04760     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04761}04761     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga21912fd910242e0f63bf9b0953e41c63}{TIM\_DMA\_TRIGGER}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04762}04762     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04763}04763       \textcolor{comment}{/* Set the DMA trigger callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04764}04764       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga39900e5227e4d813a726a1df5d86671c}{TIM\_DMA\_ID\_TRIGGER}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}} = TIM\_DMATriggerCplt;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04765}04765       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga39900e5227e4d813a726a1df5d86671c}{TIM\_DMA\_ID\_TRIGGER}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} = TIM\_DMATriggerHalfCplt;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04766}04766 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04767}04767       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04768}04768       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga39900e5227e4d813a726a1df5d86671c}{TIM\_DMA\_ID\_TRIGGER}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_gaa112bee5279feee040c1ea9e283f7378}{TIM\_DMAError}} ;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04769}04769 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04770}04770       \textcolor{comment}{/* Enable the DMA stream */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04771}04771       \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga39900e5227e4d813a726a1df5d86671c}{TIM\_DMA\_ID\_TRIGGER}}], (uint32\_t)BurstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04772}04772                            (uint32\_t)\&htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab9087f2f31dd5edf59de6a59ae4e67ae}{DMAR}}, DataLength) != \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04773}04773       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04774}04774         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04775}04775         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04776}04776       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04777}04777       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04778}04778     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04779}04779     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04780}04780       \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04781}04781       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04782}04782   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04783}04783 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04784}04784   \textcolor{keywordflow}{if} (\mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} == \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04785}04785   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04786}04786     \textcolor{comment}{/* Configure the DMA Burst Mode */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04787}04787     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6225cb8f4938f98204d11afaffd41c9}{DCR}} = (BurstBaseAddress | BurstLength);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04788}04788     \textcolor{comment}{/* Enable the TIM DMA Request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04789}04789     \mbox{\hyperlink{group___t_i_m___exported___macros_gabb91ccd46cd7204c87170a1ea5b38135}{\_\_HAL\_TIM\_ENABLE\_DMA}}(htim, BurstRequestSrc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04790}04790   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04791}04791 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04792}04792   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04793}04793   \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04794}04794 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04795}04795 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04802}04802 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga8f5649baaf219f2559bbe9e8e2c3658e}{HAL\_TIM\_DMABurst\_WriteStop}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t BurstRequestSrc)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04803}04803 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04804}04804   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04805}04805 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04806}04806   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04807}04807   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga6a33061de13fdde7df1a85d2402e69c9}{IS\_TIM\_DMA\_SOURCE}}(BurstRequestSrc));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04808}04808 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04809}04809   \textcolor{comment}{/* Abort the DMA transfer (at least disable the DMA stream) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04810}04810   \textcolor{keywordflow}{switch} (BurstRequestSrc)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04811}04811   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04812}04812     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga45816ad15a4f533027eb202ac0b9aaf5}{TIM\_DMA\_UPDATE}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04813}04813     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04814}04814       (void)\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga15f38cee11f8b2b5a85cbf4552ba140d}{TIM\_DMA\_ID\_UPDATE}}]);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04815}04815       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04816}04816     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04817}04817     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga33b93e8bb82fe8e167b9e9c962c54f83}{TIM\_DMA\_CC1}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04818}04818     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04819}04819       (void)\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04820}04820       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04821}04821     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04822}04822     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga792f73196a8e7424655592097d7a3fd5}{TIM\_DMA\_CC2}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04823}04823     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04824}04824       (void)\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}]);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04825}04825       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04826}04826     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04827}04827     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga3eb2dadbd3109bced45935fb53deeee1}{TIM\_DMA\_CC3}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04828}04828     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04829}04829       (void)\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}]);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04830}04830       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04831}04831     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04832}04832     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga59495cf79894dfe5e5b2029863aed956}{TIM\_DMA\_CC4}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04833}04833     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04834}04834       (void)\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga1860c00b370435ff40d9e65f14a61706}{TIM\_DMA\_ID\_CC4}}]);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04835}04835       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04836}04836     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04837}04837     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___d_m_a__sources_gac5f4c56e944bda8ba0c23b97275020ba}{TIM\_DMA\_COM}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04838}04838     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04839}04839       (void)\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_gaa707c98bb11277665635ca7aef1e4193}{TIM\_DMA\_ID\_COMMUTATION}}]);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04840}04840       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04841}04841     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04842}04842     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga21912fd910242e0f63bf9b0953e41c63}{TIM\_DMA\_TRIGGER}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04843}04843     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04844}04844       (void)\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga39900e5227e4d813a726a1df5d86671c}{TIM\_DMA\_ID\_TRIGGER}}]);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04845}04845       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04846}04846     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04847}04847     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04848}04848       \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04849}04849       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04850}04850   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04851}04851 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04852}04852   \textcolor{keywordflow}{if} (\mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} == \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04853}04853   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04854}04854     \textcolor{comment}{/* Disable the TIM Update DMA request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04855}04855     \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a6e8b19efd23fd0295802d904c4702f}{\_\_HAL\_TIM\_DISABLE\_DMA}}(htim, BurstRequestSrc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04856}04856 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04857}04857     \textcolor{comment}{/* Change the DMA burst operation state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04858}04858     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_af9f37bc98fa1295cc65af8fbd2aab848}{DMABurstState}} = \mbox{\hyperlink{group___t_i_m___exported___types_gga9b87df539778a60ea940a9d5ba793f7ca44e8b59c22cd2b17d449b120e03e4952}{HAL\_DMA\_BURST\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04859}04859   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04860}04860 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04861}04861   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04862}04862   \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04863}04863 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04864}04864 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04910}04910 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga39c612c473747448615e2e3cb2668224}{HAL\_TIM\_DMABurst\_ReadStart}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t BurstBaseAddress,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04911}04911                                              uint32\_t BurstRequestSrc, uint32\_t  *BurstBuffer, uint32\_t  BurstLength)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04912}04912 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04913}04913   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04914}04914 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04915}04915   \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga741807469bb3349d9a63fb492d277b41}{HAL\_TIM\_DMABurst\_MultiReadStart}}(htim, BurstBaseAddress, BurstRequestSrc, BurstBuffer, BurstLength,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04916}04916                                            ((BurstLength) >> 8U) + 1U);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04917}04917 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04918}04918 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04919}04919   \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04920}04920 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04921}04921 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04968}04968 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga741807469bb3349d9a63fb492d277b41}{HAL\_TIM\_DMABurst\_MultiReadStart}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t BurstBaseAddress,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04969}04969                                                   uint32\_t BurstRequestSrc, uint32\_t  *BurstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04970}04970                                                   uint32\_t  BurstLength, uint32\_t  DataLength)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04971}04971 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04972}04972   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04973}04973 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04974}04974   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04975}04975   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gae4bad2c472abbabe0182961fc602ef34}{IS\_TIM\_DMABURST\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04976}04976   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_gaf79d218bcde86838a6371534dad4acdd}{IS\_TIM\_DMA\_BASE}}(BurstBaseAddress));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04977}04977   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga6a33061de13fdde7df1a85d2402e69c9}{IS\_TIM\_DMA\_SOURCE}}(BurstRequestSrc));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04978}04978   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga58ca64223d434407d8e83ab34dd39f79}{IS\_TIM\_DMA\_LENGTH}}(BurstLength));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04979}04979   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga86128a4ac02deae26cbf8597b5acb71f}{IS\_TIM\_DMA\_DATA\_LENGTH}}(DataLength));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04980}04980 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04981}04981   \textcolor{keywordflow}{if} (htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_af9f37bc98fa1295cc65af8fbd2aab848}{DMABurstState}} == \mbox{\hyperlink{group___t_i_m___exported___types_gga9b87df539778a60ea940a9d5ba793f7ca2de45462aabea1ed8b0d249441404e82}{HAL\_DMA\_BURST\_STATE\_BUSY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04982}04982   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04983}04983     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7}{HAL\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04984}04984   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04985}04985   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_af9f37bc98fa1295cc65af8fbd2aab848}{DMABurstState}} == \mbox{\hyperlink{group___t_i_m___exported___types_gga9b87df539778a60ea940a9d5ba793f7ca44e8b59c22cd2b17d449b120e03e4952}{HAL\_DMA\_BURST\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04986}04986   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04987}04987     \textcolor{keywordflow}{if} ((BurstBuffer == NULL) \&\& (BurstLength > 0U))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04988}04988     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04989}04989       \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04990}04990     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04991}04991     \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04992}04992     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04993}04993       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_af9f37bc98fa1295cc65af8fbd2aab848}{DMABurstState}} = \mbox{\hyperlink{group___t_i_m___exported___types_gga9b87df539778a60ea940a9d5ba793f7ca2de45462aabea1ed8b0d249441404e82}{HAL\_DMA\_BURST\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04994}04994     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04995}04995   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04996}04996   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04997}04997   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04998}04998     \textcolor{comment}{/* nothing to do */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l04999}04999   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05000}05000   \textcolor{keywordflow}{switch} (BurstRequestSrc)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05001}05001   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05002}05002     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga45816ad15a4f533027eb202ac0b9aaf5}{TIM\_DMA\_UPDATE}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05003}05003     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05004}05004       \textcolor{comment}{/* Set the DMA Period elapsed callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05005}05005       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga15f38cee11f8b2b5a85cbf4552ba140d}{TIM\_DMA\_ID\_UPDATE}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}} = TIM\_DMAPeriodElapsedCplt;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05006}05006       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga15f38cee11f8b2b5a85cbf4552ba140d}{TIM\_DMA\_ID\_UPDATE}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} = TIM\_DMAPeriodElapsedHalfCplt;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05007}05007 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05008}05008       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05009}05009       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga15f38cee11f8b2b5a85cbf4552ba140d}{TIM\_DMA\_ID\_UPDATE}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_gaa112bee5279feee040c1ea9e283f7378}{TIM\_DMAError}} ;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05010}05010 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05011}05011       \textcolor{comment}{/* Enable the DMA stream */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05012}05012       \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga15f38cee11f8b2b5a85cbf4552ba140d}{TIM\_DMA\_ID\_UPDATE}}], (uint32\_t)\&htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab9087f2f31dd5edf59de6a59ae4e67ae}{DMAR}}, (uint32\_t)BurstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05013}05013                            DataLength) != \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05014}05014       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05015}05015         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05016}05016         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05017}05017       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05018}05018       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05019}05019     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05020}05020     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga33b93e8bb82fe8e167b9e9c962c54f83}{TIM\_DMA\_CC1}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05021}05021     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05022}05022       \textcolor{comment}{/* Set the DMA capture callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05023}05023       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_ga60b9c315720fddb3db32299f05f7d712}{TIM\_DMACaptureCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05024}05024       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_ga2c2f2f092eaa9414661422f06fdc56a0}{TIM\_DMACaptureHalfCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05025}05025 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05026}05026       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05027}05027       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_gaa112bee5279feee040c1ea9e283f7378}{TIM\_DMAError}} ;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05028}05028 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05029}05029       \textcolor{comment}{/* Enable the DMA stream */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05030}05030       \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}], (uint32\_t)\&htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab9087f2f31dd5edf59de6a59ae4e67ae}{DMAR}}, (uint32\_t)BurstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05031}05031                            DataLength) != \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05032}05032       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05033}05033         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05034}05034         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05035}05035       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05036}05036       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05037}05037     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05038}05038     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga792f73196a8e7424655592097d7a3fd5}{TIM\_DMA\_CC2}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05039}05039     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05040}05040       \textcolor{comment}{/* Set the DMA capture callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05041}05041       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_ga60b9c315720fddb3db32299f05f7d712}{TIM\_DMACaptureCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05042}05042       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_ga2c2f2f092eaa9414661422f06fdc56a0}{TIM\_DMACaptureHalfCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05043}05043 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05044}05044       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05045}05045       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_gaa112bee5279feee040c1ea9e283f7378}{TIM\_DMAError}} ;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05046}05046 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05047}05047       \textcolor{comment}{/* Enable the DMA stream */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05048}05048       \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}], (uint32\_t)\&htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab9087f2f31dd5edf59de6a59ae4e67ae}{DMAR}}, (uint32\_t)BurstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05049}05049                            DataLength) != \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05050}05050       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05051}05051         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05052}05052         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05053}05053       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05054}05054       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05055}05055     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05056}05056     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga3eb2dadbd3109bced45935fb53deeee1}{TIM\_DMA\_CC3}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05057}05057     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05058}05058       \textcolor{comment}{/* Set the DMA capture callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05059}05059       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_ga60b9c315720fddb3db32299f05f7d712}{TIM\_DMACaptureCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05060}05060       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_ga2c2f2f092eaa9414661422f06fdc56a0}{TIM\_DMACaptureHalfCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05061}05061 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05062}05062       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05063}05063       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_gaa112bee5279feee040c1ea9e283f7378}{TIM\_DMAError}} ;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05064}05064 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05065}05065       \textcolor{comment}{/* Enable the DMA stream */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05066}05066       \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}], (uint32\_t)\&htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab9087f2f31dd5edf59de6a59ae4e67ae}{DMAR}}, (uint32\_t)BurstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05067}05067                            DataLength) != \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05068}05068       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05069}05069         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05070}05070         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05071}05071       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05072}05072       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05073}05073     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05074}05074     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga59495cf79894dfe5e5b2029863aed956}{TIM\_DMA\_CC4}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05075}05075     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05076}05076       \textcolor{comment}{/* Set the DMA capture callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05077}05077       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga1860c00b370435ff40d9e65f14a61706}{TIM\_DMA\_ID\_CC4}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_ga60b9c315720fddb3db32299f05f7d712}{TIM\_DMACaptureCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05078}05078       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga1860c00b370435ff40d9e65f14a61706}{TIM\_DMA\_ID\_CC4}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_ga2c2f2f092eaa9414661422f06fdc56a0}{TIM\_DMACaptureHalfCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05079}05079 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05080}05080       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05081}05081       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga1860c00b370435ff40d9e65f14a61706}{TIM\_DMA\_ID\_CC4}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_gaa112bee5279feee040c1ea9e283f7378}{TIM\_DMAError}} ;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05082}05082 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05083}05083       \textcolor{comment}{/* Enable the DMA stream */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05084}05084       \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga1860c00b370435ff40d9e65f14a61706}{TIM\_DMA\_ID\_CC4}}], (uint32\_t)\&htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab9087f2f31dd5edf59de6a59ae4e67ae}{DMAR}}, (uint32\_t)BurstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05085}05085                            DataLength) != \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05086}05086       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05087}05087         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05088}05088         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05089}05089       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05090}05090       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05091}05091     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05092}05092     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___d_m_a__sources_gac5f4c56e944bda8ba0c23b97275020ba}{TIM\_DMA\_COM}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05093}05093     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05094}05094       \textcolor{comment}{/* Set the DMA commutation callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05095}05095       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_gaa707c98bb11277665635ca7aef1e4193}{TIM\_DMA\_ID\_COMMUTATION}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}} =  \mbox{\hyperlink{group___t_i_m_ex___private___functions_gaf473fa38254d62a74a006a781fe0aeb8}{TIMEx\_DMACommutationCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05096}05096       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_gaa707c98bb11277665635ca7aef1e4193}{TIM\_DMA\_ID\_COMMUTATION}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} =  \mbox{\hyperlink{group___t_i_m_ex___private___functions_ga65b7244a1ee94cf20081543377ba8d2a}{TIMEx\_DMACommutationHalfCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05097}05097 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05098}05098       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05099}05099       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_gaa707c98bb11277665635ca7aef1e4193}{TIM\_DMA\_ID\_COMMUTATION}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_gaa112bee5279feee040c1ea9e283f7378}{TIM\_DMAError}} ;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05100}05100 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05101}05101       \textcolor{comment}{/* Enable the DMA stream */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05102}05102       \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_gaa707c98bb11277665635ca7aef1e4193}{TIM\_DMA\_ID\_COMMUTATION}}], (uint32\_t)\&htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab9087f2f31dd5edf59de6a59ae4e67ae}{DMAR}}, (uint32\_t)BurstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05103}05103                            DataLength) != \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05104}05104       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05105}05105         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05106}05106         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05107}05107       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05108}05108       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05109}05109     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05110}05110     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga21912fd910242e0f63bf9b0953e41c63}{TIM\_DMA\_TRIGGER}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05111}05111     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05112}05112       \textcolor{comment}{/* Set the DMA trigger callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05113}05113       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga39900e5227e4d813a726a1df5d86671c}{TIM\_DMA\_ID\_TRIGGER}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}} = TIM\_DMATriggerCplt;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05114}05114       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga39900e5227e4d813a726a1df5d86671c}{TIM\_DMA\_ID\_TRIGGER}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} = TIM\_DMATriggerHalfCplt;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05115}05115 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05116}05116       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05117}05117       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga39900e5227e4d813a726a1df5d86671c}{TIM\_DMA\_ID\_TRIGGER}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_gaa112bee5279feee040c1ea9e283f7378}{TIM\_DMAError}} ;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05118}05118 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05119}05119       \textcolor{comment}{/* Enable the DMA stream */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05120}05120       \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga39900e5227e4d813a726a1df5d86671c}{TIM\_DMA\_ID\_TRIGGER}}], (uint32\_t)\&htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab9087f2f31dd5edf59de6a59ae4e67ae}{DMAR}}, (uint32\_t)BurstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05121}05121                            DataLength) != \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05122}05122       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05123}05123         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05124}05124         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05125}05125       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05126}05126       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05127}05127     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05128}05128     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05129}05129       \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05130}05130       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05131}05131   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05132}05132 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05133}05133   \textcolor{keywordflow}{if} (\mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} == \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05134}05134   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05135}05135     \textcolor{comment}{/* Configure the DMA Burst Mode */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05136}05136     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6225cb8f4938f98204d11afaffd41c9}{DCR}} = (BurstBaseAddress | BurstLength);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05137}05137 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05138}05138     \textcolor{comment}{/* Enable the TIM DMA Request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05139}05139     \mbox{\hyperlink{group___t_i_m___exported___macros_gabb91ccd46cd7204c87170a1ea5b38135}{\_\_HAL\_TIM\_ENABLE\_DMA}}(htim, BurstRequestSrc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05140}05140   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05141}05141 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05142}05142   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05143}05143   \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05144}05144 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05145}05145 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05152}05152 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga41cfa290ee87229cba1962e78e2a9d01}{HAL\_TIM\_DMABurst\_ReadStop}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t BurstRequestSrc)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05153}05153 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05154}05154   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05155}05155 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05156}05156   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05157}05157   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga6a33061de13fdde7df1a85d2402e69c9}{IS\_TIM\_DMA\_SOURCE}}(BurstRequestSrc));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05158}05158 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05159}05159   \textcolor{comment}{/* Abort the DMA transfer (at least disable the DMA stream) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05160}05160   \textcolor{keywordflow}{switch} (BurstRequestSrc)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05161}05161   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05162}05162     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga45816ad15a4f533027eb202ac0b9aaf5}{TIM\_DMA\_UPDATE}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05163}05163     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05164}05164       (void)\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga15f38cee11f8b2b5a85cbf4552ba140d}{TIM\_DMA\_ID\_UPDATE}}]);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05165}05165       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05166}05166     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05167}05167     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga33b93e8bb82fe8e167b9e9c962c54f83}{TIM\_DMA\_CC1}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05168}05168     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05169}05169       (void)\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05170}05170       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05171}05171     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05172}05172     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga792f73196a8e7424655592097d7a3fd5}{TIM\_DMA\_CC2}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05173}05173     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05174}05174       (void)\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}]);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05175}05175       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05176}05176     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05177}05177     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga3eb2dadbd3109bced45935fb53deeee1}{TIM\_DMA\_CC3}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05178}05178     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05179}05179       (void)\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}]);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05180}05180       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05181}05181     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05182}05182     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga59495cf79894dfe5e5b2029863aed956}{TIM\_DMA\_CC4}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05183}05183     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05184}05184       (void)\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga1860c00b370435ff40d9e65f14a61706}{TIM\_DMA\_ID\_CC4}}]);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05185}05185       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05186}05186     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05187}05187     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___d_m_a__sources_gac5f4c56e944bda8ba0c23b97275020ba}{TIM\_DMA\_COM}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05188}05188     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05189}05189       (void)\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_gaa707c98bb11277665635ca7aef1e4193}{TIM\_DMA\_ID\_COMMUTATION}}]);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05190}05190       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05191}05191     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05192}05192     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga21912fd910242e0f63bf9b0953e41c63}{TIM\_DMA\_TRIGGER}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05193}05193     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05194}05194       (void)\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga39900e5227e4d813a726a1df5d86671c}{TIM\_DMA\_ID\_TRIGGER}}]);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05195}05195       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05196}05196     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05197}05197     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05198}05198       \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05199}05199       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05200}05200   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05201}05201 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05202}05202   \textcolor{keywordflow}{if} (\mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} == \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05203}05203   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05204}05204     \textcolor{comment}{/* Disable the TIM Update DMA request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05205}05205     \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a6e8b19efd23fd0295802d904c4702f}{\_\_HAL\_TIM\_DISABLE\_DMA}}(htim, BurstRequestSrc);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05206}05206 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05207}05207     \textcolor{comment}{/* Change the DMA burst operation state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05208}05208     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_af9f37bc98fa1295cc65af8fbd2aab848}{DMABurstState}} = \mbox{\hyperlink{group___t_i_m___exported___types_gga9b87df539778a60ea940a9d5ba793f7ca44e8b59c22cd2b17d449b120e03e4952}{HAL\_DMA\_BURST\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05209}05209   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05210}05210 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05211}05211   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05212}05212   \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05213}05213 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05214}05214 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05236}05236 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_gab4a60fe7cbb64a321bdce2ee1b9c8730}{HAL\_TIM\_GenerateEvent}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t EventSource)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05237}05237 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05238}05238   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05239}05239   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gab6fdc27b3ccd972bf39b95e4d148a829}{IS\_TIM\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05240}05240   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_gae4a44eb3977f1cba86a9179c8c7f6b36}{IS\_TIM\_EVENT\_SOURCE}}(EventSource));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05241}05241 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05242}05242   \textcolor{comment}{/* Process Locked */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05243}05243   \mbox{\hyperlink{stm32f7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05244}05244 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05245}05245   \textcolor{comment}{/* Change the TIM state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05246}05246   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12}{HAL\_TIM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05247}05247 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05248}05248   \textcolor{comment}{/* Set the event sources */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05249}05249   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}} = EventSource;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05250}05250 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05251}05251   \textcolor{comment}{/* Change the TIM state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05252}05252   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{HAL\_TIM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05253}05253 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05254}05254   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05255}05255 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05256}05256   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05257}05257   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05258}05258 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05259}05259 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05275}05275 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga0b960485369b4ebb1e5d41e5e9e49770}{HAL\_TIM\_ConfigOCrefClear}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05276}05276                                            \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def}{TIM\_ClearInputConfigTypeDef}} *sClearInputConfig,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05277}05277                                            uint32\_t Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05278}05278 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05279}05279   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05280}05280 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05281}05281   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05282}05282   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga935e56d9390401b506317ee249f833c7}{IS\_TIM\_OCXREF\_CLEAR\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05283}05283   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga2bfb55166b01cec552638c1af05a5c54}{IS\_TIM\_CLEARINPUT\_SOURCE}}(sClearInputConfig-\/>\mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def_a53908db365bf0aa50a9217dcee98b61c}{ClearInputSource}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05284}05284 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05285}05285   \textcolor{comment}{/* Process Locked */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05286}05286   \mbox{\hyperlink{stm32f7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05287}05287 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05288}05288   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12}{HAL\_TIM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05289}05289 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05290}05290   \textcolor{keywordflow}{switch} (sClearInputConfig-\/>\mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def_a53908db365bf0aa50a9217dcee98b61c}{ClearInputSource}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05291}05291   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05292}05292     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___clear_input___source_ga48c5312aecd377fab00d62e9b4169e9e}{TIM\_CLEARINPUTSOURCE\_NONE}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05293}05293     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05294}05294       \textcolor{comment}{/* Clear the OCREF clear selection bit and the the ETR Bits */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05295}05295       \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}}, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2ed8b32d9eb8eea251bd1dac4f34668}{TIM\_SMCR\_ETF}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ebb9e631876435e276211d88e797386}{TIM\_SMCR\_ETPS}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\_SMCR\_ECE}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5f335c3d7a4f82d1e91dc1511e3322}{TIM\_SMCR\_ETP}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05296}05296       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05297}05297     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05298}05298 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05299}05299     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___clear_input___source_gaa28a8cf1db85cf6c845c6c1f02ba5c8e}{TIM\_CLEARINPUTSOURCE\_ETR}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05300}05300     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05301}05301       \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05302}05302       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga0e0cafe2b21ee029a89cba1a400fa21c}{IS\_TIM\_CLEARINPUT\_POLARITY}}(sClearInputConfig-\/>\mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def_a952f89c595fc06fe7e0ad41f8992fda2}{ClearInputPolarity}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05303}05303       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga861bb16ad77e0ede52a3d5f296583d0b}{IS\_TIM\_CLEARINPUT\_PRESCALER}}(sClearInputConfig-\/>\mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def_a177e485feed1a56dbb578aa11f758c79}{ClearInputPrescaler}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05304}05304       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_gaf8f726fb3929b2fe50099b21eec9a738}{IS\_TIM\_CLEARINPUT\_FILTER}}(sClearInputConfig-\/>\mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def_a79dfd4545a2fa8ca202bf0e80374db66}{ClearInputFilter}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05305}05305 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05306}05306       \textcolor{comment}{/* When OCRef clear feature is used with ETR source, ETR prescaler must be off */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05307}05307       \textcolor{keywordflow}{if} (sClearInputConfig-\/>\mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def_a177e485feed1a56dbb578aa11f758c79}{ClearInputPrescaler}} != \mbox{\hyperlink{group___t_i_m___clear_input___prescaler_gaf88d719dd5535b6b58275549c4512ec7}{TIM\_CLEARINPUTPRESCALER\_DIV1}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05308}05308       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05309}05309         htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{HAL\_TIM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05310}05310         \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05311}05311         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05312}05312       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05313}05313 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05314}05314       \mbox{\hyperlink{group___t_i_m___private___functions_ga0dc6b90093e2510142a5b21d75e025e0}{TIM\_ETR\_SetConfig}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05315}05315                         sClearInputConfig-\/>\mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def_a177e485feed1a56dbb578aa11f758c79}{ClearInputPrescaler}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05316}05316                         sClearInputConfig-\/>\mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def_a952f89c595fc06fe7e0ad41f8992fda2}{ClearInputPolarity}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05317}05317                         sClearInputConfig-\/>\mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def_a79dfd4545a2fa8ca202bf0e80374db66}{ClearInputFilter}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05318}05318       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05319}05319     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05320}05320 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05321}05321     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05322}05322       \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05323}05323       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05324}05324   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05325}05325 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05326}05326   \textcolor{keywordflow}{if} (\mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} == \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05327}05327   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05328}05328     \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05329}05329     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05330}05330       \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05331}05331       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05332}05332         \textcolor{keywordflow}{if} (sClearInputConfig-\/>\mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def_ae375822fd9a07ebafaf13fc47db211db}{ClearInputState}} != (uint32\_t)\mbox{\hyperlink{group___exported__types_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d}{DISABLE}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05333}05333         \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05334}05334           \textcolor{comment}{/* Enable the OCREF clear feature for Channel 1 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05335}05335           \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba}{TIM\_CCMR1\_OC1CE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05336}05336         \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05337}05337         \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05338}05338         \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05339}05339           \textcolor{comment}{/* Disable the OCREF clear feature for Channel 1 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05340}05340           \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba}{TIM\_CCMR1\_OC1CE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05341}05341         \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05342}05342         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05343}05343       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05344}05344       \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05345}05345       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05346}05346         \textcolor{keywordflow}{if} (sClearInputConfig-\/>\mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def_ae375822fd9a07ebafaf13fc47db211db}{ClearInputState}} != (uint32\_t)\mbox{\hyperlink{group___exported__types_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d}{DISABLE}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05347}05347         \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05348}05348           \textcolor{comment}{/* Enable the OCREF clear feature for Channel 2 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05349}05349           \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19a8dd4ea04d262ec4e97b5c7a8677a5}{TIM\_CCMR1\_OC2CE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05350}05350         \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05351}05351         \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05352}05352         \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05353}05353           \textcolor{comment}{/* Disable the OCREF clear feature for Channel 2 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05354}05354           \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19a8dd4ea04d262ec4e97b5c7a8677a5}{TIM\_CCMR1\_OC2CE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05355}05355         \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05356}05356         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05357}05357       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05358}05358       \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga4ea100c1789b178f3cb46721b7257e2d}{TIM\_CHANNEL\_3}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05359}05359       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05360}05360         \textcolor{keywordflow}{if} (sClearInputConfig-\/>\mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def_ae375822fd9a07ebafaf13fc47db211db}{ClearInputState}} != (uint32\_t)\mbox{\hyperlink{group___exported__types_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d}{DISABLE}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05361}05361         \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05362}05362           \textcolor{comment}{/* Enable the OCREF clear feature for Channel 3 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05363}05363           \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a091452256c9a16c33d891f4d32b395bf}{CCMR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4209d414df704ce96c54abb2ea2df66a}{TIM\_CCMR2\_OC3CE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05364}05364         \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05365}05365         \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05366}05366         \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05367}05367           \textcolor{comment}{/* Disable the OCREF clear feature for Channel 3 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05368}05368           \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a091452256c9a16c33d891f4d32b395bf}{CCMR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4209d414df704ce96c54abb2ea2df66a}{TIM\_CCMR2\_OC3CE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05369}05369         \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05370}05370         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05371}05371       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05372}05372       \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_gad59ef74820ee8bf77fa1f8d589fde2ac}{TIM\_CHANNEL\_4}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05373}05373       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05374}05374         \textcolor{keywordflow}{if} (sClearInputConfig-\/>\mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def_ae375822fd9a07ebafaf13fc47db211db}{ClearInputState}} != (uint32\_t)\mbox{\hyperlink{group___exported__types_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d}{DISABLE}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05375}05375         \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05376}05376           \textcolor{comment}{/* Enable the OCREF clear feature for Channel 4 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05377}05377           \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a091452256c9a16c33d891f4d32b395bf}{CCMR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1447dfe94bdd234382bb1f43307ea5c3}{TIM\_CCMR2\_OC4CE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05378}05378         \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05379}05379         \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05380}05380         \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05381}05381           \textcolor{comment}{/* Disable the OCREF clear feature for Channel 4 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05382}05382           \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a091452256c9a16c33d891f4d32b395bf}{CCMR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1447dfe94bdd234382bb1f43307ea5c3}{TIM\_CCMR2\_OC4CE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05383}05383         \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05384}05384         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05385}05385       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05386}05386       \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_gae7a7e7ef775b2cce4dc5da3821c0703f}{TIM\_CHANNEL\_5}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05387}05387       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05388}05388         \textcolor{keywordflow}{if} (sClearInputConfig-\/>\mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def_ae375822fd9a07ebafaf13fc47db211db}{ClearInputState}} != (uint32\_t)\mbox{\hyperlink{group___exported__types_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d}{DISABLE}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05389}05389         \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05390}05390           \textcolor{comment}{/* Enable the OCREF clear feature for Channel 5 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05391}05391           \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_aeae3f2752306d96164bb0b895aec60da}{CCMR3}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9317192d013659f6d1708faeeda26922}{TIM\_CCMR3\_OC5CE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05392}05392         \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05393}05393         \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05394}05394         \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05395}05395           \textcolor{comment}{/* Disable the OCREF clear feature for Channel 5 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05396}05396           \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_aeae3f2752306d96164bb0b895aec60da}{CCMR3}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9317192d013659f6d1708faeeda26922}{TIM\_CCMR3\_OC5CE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05397}05397         \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05398}05398         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05399}05399       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05400}05400       \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_gaf1042743f56a664b152ff0a03597807e}{TIM\_CHANNEL\_6}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05401}05401       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05402}05402         \textcolor{keywordflow}{if} (sClearInputConfig-\/>\mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def_ae375822fd9a07ebafaf13fc47db211db}{ClearInputState}} != (uint32\_t)\mbox{\hyperlink{group___exported__types_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d}{DISABLE}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05403}05403         \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05404}05404           \textcolor{comment}{/* Enable the OCREF clear feature for Channel 6 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05405}05405           \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_aeae3f2752306d96164bb0b895aec60da}{CCMR3}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d91bdb4d4c027143628767929f996b9}{TIM\_CCMR3\_OC6CE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05406}05406         \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05407}05407         \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05408}05408         \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05409}05409           \textcolor{comment}{/* Disable the OCREF clear feature for Channel 6 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05410}05410           \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_aeae3f2752306d96164bb0b895aec60da}{CCMR3}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d91bdb4d4c027143628767929f996b9}{TIM\_CCMR3\_OC6CE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05411}05411         \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05412}05412         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05413}05413       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05414}05414       \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05415}05415         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05416}05416     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05417}05417   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05418}05418 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05419}05419   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{HAL\_TIM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05420}05420 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05421}05421   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05422}05422 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05423}05423   \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05424}05424 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05425}05425 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05433}05433 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga43403d13849f71285ea1da3f3cb1381f}{HAL\_TIM\_ConfigClockSource}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, \mbox{\hyperlink{struct_t_i_m___clock_config_type_def}{TIM\_ClockConfigTypeDef}} *sClockSourceConfig)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05434}05434 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05435}05435   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05436}05436   uint32\_t tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05437}05437 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05438}05438   \textcolor{comment}{/* Process Locked */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05439}05439   \mbox{\hyperlink{stm32f7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05440}05440 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05441}05441   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12}{HAL\_TIM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05442}05442 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05443}05443   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05444}05444   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_gaebd00b3c8dd1c689e9d04850333ba719}{IS\_TIM\_CLOCKSOURCE}}(sClockSourceConfig-\/>\mbox{\hyperlink{struct_t_i_m___clock_config_type_def_afe27815154e535b96e8fa1b4d2fdd596}{ClockSource}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05445}05445 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05446}05446   \textcolor{comment}{/* Reset the SMS, TS, ECE, ETPS and ETRF bits */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05447}05447   tmpsmcr = htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05448}05448   tmpsmcr \&= \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8680e719bca2b672d850504220ae51fc}{TIM\_SMCR\_TS}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05449}05449   tmpsmcr \&= \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2ed8b32d9eb8eea251bd1dac4f34668}{TIM\_SMCR\_ETF}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ebb9e631876435e276211d88e797386}{TIM\_SMCR\_ETPS}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\_SMCR\_ECE}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5f335c3d7a4f82d1e91dc1511e3322}{TIM\_SMCR\_ETP}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05450}05450   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} = tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05451}05451 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05452}05452   \textcolor{keywordflow}{switch} (sClockSourceConfig-\/>\mbox{\hyperlink{struct_t_i_m___clock_config_type_def_afe27815154e535b96e8fa1b4d2fdd596}{ClockSource}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05453}05453   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05454}05454     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___clock___source_ga9b398a201d8b6a4f200ebde86b1d8f3a}{TIM\_CLOCKSOURCE\_INTERNAL}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05455}05455     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05456}05456       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gab6fdc27b3ccd972bf39b95e4d148a829}{IS\_TIM\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05457}05457       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05458}05458     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05459}05459 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05460}05460     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___clock___source_gaa7743af6f4b8869cad0375526c6145ce}{TIM\_CLOCKSOURCE\_ETRMODE1}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05461}05461     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05462}05462       \textcolor{comment}{/* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05463}05463       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gae5a69e35f2871a8a12ed49d534bebde4}{IS\_TIM\_CLOCKSOURCE\_ETRMODE1\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05464}05464 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05465}05465       \textcolor{comment}{/* Check ETR input conditioning related parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05466}05466       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_gacffcfebcabdbe12264d1f09775693972}{IS\_TIM\_CLOCKPRESCALER}}(sClockSourceConfig-\/>\mbox{\hyperlink{struct_t_i_m___clock_config_type_def_ab791f8fac403d508e1c53b6f27cf1f24}{ClockPrescaler}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05467}05467       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga9bc34f35e8001150847d8cb4c7106fe9}{IS\_TIM\_CLOCKPOLARITY}}(sClockSourceConfig-\/>\mbox{\hyperlink{struct_t_i_m___clock_config_type_def_a765acd064e3a8fb99ec74ae5109fc5ec}{ClockPolarity}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05468}05468       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga7e2a89ace1305fce9bec2cf6d290389f}{IS\_TIM\_CLOCKFILTER}}(sClockSourceConfig-\/>\mbox{\hyperlink{struct_t_i_m___clock_config_type_def_aed791f661f8bca36911e905631bebfa5}{ClockFilter}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05469}05469 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05470}05470       \textcolor{comment}{/* Configure the ETR Clock source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05471}05471       \mbox{\hyperlink{group___t_i_m___private___functions_ga0dc6b90093e2510142a5b21d75e025e0}{TIM\_ETR\_SetConfig}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05472}05472                         sClockSourceConfig-\/>\mbox{\hyperlink{struct_t_i_m___clock_config_type_def_ab791f8fac403d508e1c53b6f27cf1f24}{ClockPrescaler}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05473}05473                         sClockSourceConfig-\/>\mbox{\hyperlink{struct_t_i_m___clock_config_type_def_a765acd064e3a8fb99ec74ae5109fc5ec}{ClockPolarity}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05474}05474                         sClockSourceConfig-\/>\mbox{\hyperlink{struct_t_i_m___clock_config_type_def_aed791f661f8bca36911e905631bebfa5}{ClockFilter}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05475}05475 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05476}05476       \textcolor{comment}{/* Select the External clock mode1 and the ETRF trigger */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05477}05477       tmpsmcr = htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05478}05478       tmpsmcr |= (\mbox{\hyperlink{group___t_i_m___slave___mode_ga90dcf32a66dcb250b18da2ff56471328}{TIM\_SLAVEMODE\_EXTERNAL1}} | \mbox{\hyperlink{group___t_i_m___clock___source_gaa7743af6f4b8869cad0375526c6145ce}{TIM\_CLOCKSOURCE\_ETRMODE1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05479}05479       \textcolor{comment}{/* Write to TIMx SMCR */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05480}05480       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} = tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05481}05481       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05482}05482     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05483}05483 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05484}05484     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___clock___source_gab133f0839cf6a4e858457d48f057eea8}{TIM\_CLOCKSOURCE\_ETRMODE2}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05485}05485     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05486}05486       \textcolor{comment}{/* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05487}05487       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga590282f5c5def561470aa8e12c9b060d}{IS\_TIM\_CLOCKSOURCE\_ETRMODE2\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05488}05488 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05489}05489       \textcolor{comment}{/* Check ETR input conditioning related parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05490}05490       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_gacffcfebcabdbe12264d1f09775693972}{IS\_TIM\_CLOCKPRESCALER}}(sClockSourceConfig-\/>\mbox{\hyperlink{struct_t_i_m___clock_config_type_def_ab791f8fac403d508e1c53b6f27cf1f24}{ClockPrescaler}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05491}05491       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga9bc34f35e8001150847d8cb4c7106fe9}{IS\_TIM\_CLOCKPOLARITY}}(sClockSourceConfig-\/>\mbox{\hyperlink{struct_t_i_m___clock_config_type_def_a765acd064e3a8fb99ec74ae5109fc5ec}{ClockPolarity}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05492}05492       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga7e2a89ace1305fce9bec2cf6d290389f}{IS\_TIM\_CLOCKFILTER}}(sClockSourceConfig-\/>\mbox{\hyperlink{struct_t_i_m___clock_config_type_def_aed791f661f8bca36911e905631bebfa5}{ClockFilter}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05493}05493 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05494}05494       \textcolor{comment}{/* Configure the ETR Clock source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05495}05495       \mbox{\hyperlink{group___t_i_m___private___functions_ga0dc6b90093e2510142a5b21d75e025e0}{TIM\_ETR\_SetConfig}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05496}05496                         sClockSourceConfig-\/>\mbox{\hyperlink{struct_t_i_m___clock_config_type_def_ab791f8fac403d508e1c53b6f27cf1f24}{ClockPrescaler}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05497}05497                         sClockSourceConfig-\/>\mbox{\hyperlink{struct_t_i_m___clock_config_type_def_a765acd064e3a8fb99ec74ae5109fc5ec}{ClockPolarity}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05498}05498                         sClockSourceConfig-\/>\mbox{\hyperlink{struct_t_i_m___clock_config_type_def_aed791f661f8bca36911e905631bebfa5}{ClockFilter}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05499}05499       \textcolor{comment}{/* Enable the External clock mode2 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05500}05500       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} |= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\_SMCR\_ECE}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05501}05501       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05502}05502     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05503}05503 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05504}05504     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___clock___source_ga0a8708d4dab5cbd557a76efb362e13c0}{TIM\_CLOCKSOURCE\_TI1}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05505}05505     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05506}05506       \textcolor{comment}{/* Check whether or not the timer instance supports external clock mode 1 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05507}05507       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga13e15deb388e0db6cc6a40bc9d3e9236}{IS\_TIM\_CLOCKSOURCE\_TIX\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05508}05508 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05509}05509       \textcolor{comment}{/* Check TI1 input conditioning related parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05510}05510       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga9bc34f35e8001150847d8cb4c7106fe9}{IS\_TIM\_CLOCKPOLARITY}}(sClockSourceConfig-\/>\mbox{\hyperlink{struct_t_i_m___clock_config_type_def_a765acd064e3a8fb99ec74ae5109fc5ec}{ClockPolarity}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05511}05511       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga7e2a89ace1305fce9bec2cf6d290389f}{IS\_TIM\_CLOCKFILTER}}(sClockSourceConfig-\/>\mbox{\hyperlink{struct_t_i_m___clock_config_type_def_aed791f661f8bca36911e905631bebfa5}{ClockFilter}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05512}05512 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05513}05513       TIM\_TI1\_ConfigInputStage(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05514}05514                                sClockSourceConfig-\/>\mbox{\hyperlink{struct_t_i_m___clock_config_type_def_a765acd064e3a8fb99ec74ae5109fc5ec}{ClockPolarity}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05515}05515                                sClockSourceConfig-\/>\mbox{\hyperlink{struct_t_i_m___clock_config_type_def_aed791f661f8bca36911e905631bebfa5}{ClockFilter}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05516}05516       TIM\_ITRx\_SetConfig(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \mbox{\hyperlink{group___t_i_m___clock___source_ga0a8708d4dab5cbd557a76efb362e13c0}{TIM\_CLOCKSOURCE\_TI1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05517}05517       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05518}05518     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05519}05519 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05520}05520     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___clock___source_ga7950cf616702dd38d8f1ab5091efc012}{TIM\_CLOCKSOURCE\_TI2}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05521}05521     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05522}05522       \textcolor{comment}{/* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05523}05523       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga13e15deb388e0db6cc6a40bc9d3e9236}{IS\_TIM\_CLOCKSOURCE\_TIX\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05524}05524 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05525}05525       \textcolor{comment}{/* Check TI2 input conditioning related parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05526}05526       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga9bc34f35e8001150847d8cb4c7106fe9}{IS\_TIM\_CLOCKPOLARITY}}(sClockSourceConfig-\/>\mbox{\hyperlink{struct_t_i_m___clock_config_type_def_a765acd064e3a8fb99ec74ae5109fc5ec}{ClockPolarity}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05527}05527       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga7e2a89ace1305fce9bec2cf6d290389f}{IS\_TIM\_CLOCKFILTER}}(sClockSourceConfig-\/>\mbox{\hyperlink{struct_t_i_m___clock_config_type_def_aed791f661f8bca36911e905631bebfa5}{ClockFilter}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05528}05528 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05529}05529       TIM\_TI2\_ConfigInputStage(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05530}05530                                sClockSourceConfig-\/>\mbox{\hyperlink{struct_t_i_m___clock_config_type_def_a765acd064e3a8fb99ec74ae5109fc5ec}{ClockPolarity}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05531}05531                                sClockSourceConfig-\/>\mbox{\hyperlink{struct_t_i_m___clock_config_type_def_aed791f661f8bca36911e905631bebfa5}{ClockFilter}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05532}05532       TIM\_ITRx\_SetConfig(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \mbox{\hyperlink{group___t_i_m___clock___source_ga7950cf616702dd38d8f1ab5091efc012}{TIM\_CLOCKSOURCE\_TI2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05533}05533       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05534}05534     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05535}05535 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05536}05536     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___clock___source_gad8c96337acf40356d82570cc4851ce2d}{TIM\_CLOCKSOURCE\_TI1ED}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05537}05537     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05538}05538       \textcolor{comment}{/* Check whether or not the timer instance supports external clock mode 1 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05539}05539       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga13e15deb388e0db6cc6a40bc9d3e9236}{IS\_TIM\_CLOCKSOURCE\_TIX\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05540}05540 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05541}05541       \textcolor{comment}{/* Check TI1 input conditioning related parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05542}05542       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga9bc34f35e8001150847d8cb4c7106fe9}{IS\_TIM\_CLOCKPOLARITY}}(sClockSourceConfig-\/>\mbox{\hyperlink{struct_t_i_m___clock_config_type_def_a765acd064e3a8fb99ec74ae5109fc5ec}{ClockPolarity}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05543}05543       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga7e2a89ace1305fce9bec2cf6d290389f}{IS\_TIM\_CLOCKFILTER}}(sClockSourceConfig-\/>\mbox{\hyperlink{struct_t_i_m___clock_config_type_def_aed791f661f8bca36911e905631bebfa5}{ClockFilter}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05544}05544 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05545}05545       TIM\_TI1\_ConfigInputStage(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05546}05546                                sClockSourceConfig-\/>\mbox{\hyperlink{struct_t_i_m___clock_config_type_def_a765acd064e3a8fb99ec74ae5109fc5ec}{ClockPolarity}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05547}05547                                sClockSourceConfig-\/>\mbox{\hyperlink{struct_t_i_m___clock_config_type_def_aed791f661f8bca36911e905631bebfa5}{ClockFilter}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05548}05548       TIM\_ITRx\_SetConfig(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \mbox{\hyperlink{group___t_i_m___clock___source_gad8c96337acf40356d82570cc4851ce2d}{TIM\_CLOCKSOURCE\_TI1ED}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05549}05549       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05550}05550     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05551}05551 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05552}05552     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___clock___source_ga3310aa84f2f322eb77538997c070e56a}{TIM\_CLOCKSOURCE\_ITR0}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05553}05553     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___clock___source_gae2da814f8d86491e7c344bb8d0f62b96}{TIM\_CLOCKSOURCE\_ITR1}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05554}05554     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___clock___source_gafb779719a41769b14303da4977f6a5f1}{TIM\_CLOCKSOURCE\_ITR2}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05555}05555     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___clock___source_ga0cce2af04ad903ba683515c3772abb27}{TIM\_CLOCKSOURCE\_ITR3}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05556}05556     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05557}05557       \textcolor{comment}{/* Check whether or not the timer instance supports internal trigger input */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05558}05558       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaaa5ccc156e1c023e5e778a438a62aebb}{IS\_TIM\_CLOCKSOURCE\_ITRX\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05559}05559 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05560}05560       TIM\_ITRx\_SetConfig(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, sClockSourceConfig-\/>\mbox{\hyperlink{struct_t_i_m___clock_config_type_def_afe27815154e535b96e8fa1b4d2fdd596}{ClockSource}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05561}05561       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05562}05562     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05563}05563 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05564}05564     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05565}05565       \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05566}05566       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05567}05567   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05568}05568   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{HAL\_TIM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05569}05569 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05570}05570   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05571}05571 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05572}05572   \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05573}05573 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05574}05574 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05587}05587 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga7dfab2adafd2f2e315a9531f1150c201}{HAL\_TIM\_ConfigTI1Input}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t TI1\_Selection)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05588}05588 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05589}05589   uint32\_t tmpcr2;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05590}05590 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05591}05591   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05592}05592   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga3c82b2c9a9fb5785ebbed6aaa2f82633}{IS\_TIM\_XOR\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05593}05593   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga6198cc86401c7b2ca26f5074847cda13}{IS\_TIM\_TI1SELECTION}}(TI1\_Selection));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05594}05594 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05595}05595   \textcolor{comment}{/* Get the TIMx CR2 register value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05596}05596   tmpcr2 = htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05597}05597 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05598}05598   \textcolor{comment}{/* Reset the TI1 selection */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05599}05599   tmpcr2 \&= \string~TIM\_CR2\_TI1S;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05600}05600 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05601}05601   \textcolor{comment}{/* Set the TI1 selection */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05602}05602   tmpcr2 |= TI1\_Selection;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05603}05603 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05604}05604   \textcolor{comment}{/* Write to TIMxCR2 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05605}05605   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} = tmpcr2;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05606}05606 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05607}05607   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05608}05608 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05609}05609 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05619}05619 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga807bb9a9888b0939f6060b06c624df1b}{HAL\_TIM\_SlaveConfigSynchro}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, \mbox{\hyperlink{struct_t_i_m___slave_config_type_def}{TIM\_SlaveConfigTypeDef}} *sSlaveConfig)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05620}05620 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05621}05621   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05622}05622   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga30c7c0f10d8f105ded8929cc7eca8401}{IS\_TIM\_SLAVE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05623}05623   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_gafce89506518ce113eb70e424f4dc1c5b}{IS\_TIM\_SLAVE\_MODE}}(sSlaveConfig-\/>\mbox{\hyperlink{struct_t_i_m___slave_config_type_def_aa2b0001c7fceb00968ca503040874b4a}{SlaveMode}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05624}05624   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga31d479d785a28d48bd66fdca38b48d91}{IS\_TIM\_TRIGGER\_SELECTION}}(sSlaveConfig-\/>\mbox{\hyperlink{struct_t_i_m___slave_config_type_def_a11eb45de70bcf3e3111a2d39bfc77074}{InputTrigger}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05625}05625 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05626}05626   \mbox{\hyperlink{stm32f7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05627}05627 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05628}05628   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12}{HAL\_TIM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05629}05629 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05630}05630   \textcolor{keywordflow}{if} (TIM\_SlaveTimer\_SetConfig(htim, sSlaveConfig) != \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05631}05631   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05632}05632     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{HAL\_TIM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05633}05633     \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05634}05634     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05635}05635   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05636}05636 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05637}05637   \textcolor{comment}{/* Disable Trigger Interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05638}05638   \mbox{\hyperlink{group___t_i_m___exported___macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\_\_HAL\_TIM\_DISABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga2a577f2eee61f101cf551d86c4d73333}{TIM\_IT\_TRIGGER}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05639}05639 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05640}05640   \textcolor{comment}{/* Disable Trigger DMA request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05641}05641   \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a6e8b19efd23fd0295802d904c4702f}{\_\_HAL\_TIM\_DISABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga21912fd910242e0f63bf9b0953e41c63}{TIM\_DMA\_TRIGGER}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05642}05642 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05643}05643   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{HAL\_TIM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05644}05644 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05645}05645   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05646}05646 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05647}05647   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05648}05648 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05649}05649 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05659}05659 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_gaceeb45044aea466d267537e7f35d9e3d}{HAL\_TIM\_SlaveConfigSynchro\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05660}05660                                                 \mbox{\hyperlink{struct_t_i_m___slave_config_type_def}{TIM\_SlaveConfigTypeDef}} *sSlaveConfig)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05661}05661 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05662}05662   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05663}05663   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga30c7c0f10d8f105ded8929cc7eca8401}{IS\_TIM\_SLAVE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05664}05664   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_gafce89506518ce113eb70e424f4dc1c5b}{IS\_TIM\_SLAVE\_MODE}}(sSlaveConfig-\/>\mbox{\hyperlink{struct_t_i_m___slave_config_type_def_aa2b0001c7fceb00968ca503040874b4a}{SlaveMode}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05665}05665   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga31d479d785a28d48bd66fdca38b48d91}{IS\_TIM\_TRIGGER\_SELECTION}}(sSlaveConfig-\/>\mbox{\hyperlink{struct_t_i_m___slave_config_type_def_a11eb45de70bcf3e3111a2d39bfc77074}{InputTrigger}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05666}05666 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05667}05667   \mbox{\hyperlink{stm32f7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05668}05668 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05669}05669   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12}{HAL\_TIM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05670}05670 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05671}05671   \textcolor{keywordflow}{if} (TIM\_SlaveTimer\_SetConfig(htim, sSlaveConfig) != \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05672}05672   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05673}05673     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{HAL\_TIM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05674}05674     \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05675}05675     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05676}05676   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05677}05677 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05678}05678   \textcolor{comment}{/* Enable Trigger Interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05679}05679   \mbox{\hyperlink{group___t_i_m___exported___macros_ga4d69943bc4716743c78e3194e259097e}{\_\_HAL\_TIM\_ENABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga2a577f2eee61f101cf551d86c4d73333}{TIM\_IT\_TRIGGER}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05680}05680 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05681}05681   \textcolor{comment}{/* Disable Trigger DMA request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05682}05682   \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a6e8b19efd23fd0295802d904c4702f}{\_\_HAL\_TIM\_DISABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga21912fd910242e0f63bf9b0953e41c63}{TIM\_DMA\_TRIGGER}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05683}05683 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05684}05684   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{HAL\_TIM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05685}05685 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05686}05686   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05687}05687 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05688}05688   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05689}05689 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05690}05690 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05702}05702 uint32\_t \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga6528480e73e4e51d5ce8aaca00d64d13}{HAL\_TIM\_ReadCapturedValue}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05703}05703 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05704}05704   uint32\_t tmpreg = 0U;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05705}05705 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05706}05706   \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05707}05707   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05708}05708     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05709}05709     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05710}05710       \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05711}05711       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gac7112e497da4af622a9893426963584e}{IS\_TIM\_CC1\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05712}05712 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05713}05713       \textcolor{comment}{/* Return the capture 1 value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05714}05714       tmpreg =  htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adab1e24ef769bbcb3e3769feae192ffb}{CCR1}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05715}05715 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05716}05716       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05717}05717     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05718}05718     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05719}05719     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05720}05720       \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05721}05721       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaf7382b2777543476196a0308d53c522f}{IS\_TIM\_CC2\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05722}05722 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05723}05723       \textcolor{comment}{/* Return the capture 2 value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05724}05724       tmpreg =   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab90aa584f07eeeac364a67f5e05faa93}{CCR2}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05725}05725 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05726}05726       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05727}05727     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05728}05728 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05729}05729     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga4ea100c1789b178f3cb46721b7257e2d}{TIM\_CHANNEL\_3}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05730}05730     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05731}05731       \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05732}05732       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga600377c41e7b7eedc5c5fc426f8008f1}{IS\_TIM\_CC3\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05733}05733 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05734}05734       \textcolor{comment}{/* Return the capture 3 value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05735}05735       tmpreg =   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a27a478cc47a3dff478555ccb985b06a2}{CCR3}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05736}05736 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05737}05737       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05738}05738     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05739}05739 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05740}05740     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_gad59ef74820ee8bf77fa1f8d589fde2ac}{TIM\_CHANNEL\_4}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05741}05741     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05742}05742       \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05743}05743       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga2714e66db6d82e4a7e966261ff4c23e5}{IS\_TIM\_CC4\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05744}05744 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05745}05745       \textcolor{comment}{/* Return the capture 4 value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05746}05746       tmpreg =   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a85fdb75569bd7ea26fa48544786535be}{CCR4}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05747}05747 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05748}05748       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05749}05749     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05750}05750 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05751}05751     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05752}05752       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05753}05753   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05754}05754 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05755}05755   \textcolor{keywordflow}{return} tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05756}05756 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05757}05757 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05786}05786 \_\_weak \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga8a3b0ad512a6e6c6157440b68d395eac}{HAL\_TIM\_PeriodElapsedCallback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05787}05787 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05788}05788   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05789}05789   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05790}05790 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05791}05791   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05792}05792 \textcolor{comment}{            the HAL\_TIM\_PeriodElapsedCallback could be implemented in the user file}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05793}05793 \textcolor{comment}{   */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05794}05794 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05795}05795 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05801}05801 \_\_weak \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga1f7478d689916e5888f62f97cf4acef3}{HAL\_TIM\_PeriodElapsedHalfCpltCallback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05802}05802 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05803}05803   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05804}05804   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05805}05805 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05806}05806   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05807}05807 \textcolor{comment}{            the HAL\_TIM\_PeriodElapsedHalfCpltCallback could be implemented in the user file}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05808}05808 \textcolor{comment}{   */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05809}05809 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05810}05810 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05816}05816 \_\_weak \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga1fc39499fe9db8b7fb88005e9f107a36}{HAL\_TIM\_OC\_DelayElapsedCallback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05817}05817 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05818}05818   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05819}05819   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05820}05820 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05821}05821   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05822}05822 \textcolor{comment}{            the HAL\_TIM\_OC\_DelayElapsedCallback could be implemented in the user file}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05823}05823 \textcolor{comment}{   */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05824}05824 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05825}05825 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05831}05831 \_\_weak \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga77a2401a35ddd9bd0b8fc28331b81381}{HAL\_TIM\_IC\_CaptureCallback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05832}05832 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05833}05833   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05834}05834   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05835}05835 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05836}05836   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05837}05837 \textcolor{comment}{            the HAL\_TIM\_IC\_CaptureCallback could be implemented in the user file}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05838}05838 \textcolor{comment}{   */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05839}05839 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05840}05840 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05846}05846 \_\_weak \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga25ada83fb758075401f1bb9ba1925322}{HAL\_TIM\_IC\_CaptureHalfCpltCallback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05847}05847 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05848}05848   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05849}05849   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05850}05850 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05851}05851   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05852}05852 \textcolor{comment}{            the HAL\_TIM\_IC\_CaptureHalfCpltCallback could be implemented in the user file}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05853}05853 \textcolor{comment}{   */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05854}05854 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05855}05855 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05861}05861 \_\_weak \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga07e5fc4d223b16bec2fd6bed547cf91d}{HAL\_TIM\_PWM\_PulseFinishedCallback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05862}05862 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05863}05863   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05864}05864   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05865}05865 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05866}05866   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05867}05867 \textcolor{comment}{            the HAL\_TIM\_PWM\_PulseFinishedCallback could be implemented in the user file}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05868}05868 \textcolor{comment}{   */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05869}05869 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05870}05870 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05876}05876 \_\_weak \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group9_gaf669ea0eacb07d5fee199704b612841f}{HAL\_TIM\_PWM\_PulseFinishedHalfCpltCallback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05877}05877 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05878}05878   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05879}05879   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05880}05880 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05881}05881   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05882}05882 \textcolor{comment}{            the HAL\_TIM\_PWM\_PulseFinishedHalfCpltCallback could be implemented in the user file}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05883}05883 \textcolor{comment}{   */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05884}05884 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05885}05885 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05891}05891 \_\_weak \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga189577c72b1963671b26820d8161d678}{HAL\_TIM\_TriggerCallback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05892}05892 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05893}05893   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05894}05894   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05895}05895 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05896}05896   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05897}05897 \textcolor{comment}{            the HAL\_TIM\_TriggerCallback could be implemented in the user file}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05898}05898 \textcolor{comment}{   */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05899}05899 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05900}05900 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05906}05906 \_\_weak \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga6fb4827960b3fcbc72f81152c3c7a2c3}{HAL\_TIM\_TriggerHalfCpltCallback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05907}05907 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05908}05908   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05909}05909   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05910}05910 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05911}05911   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05912}05912 \textcolor{comment}{            the HAL\_TIM\_TriggerHalfCpltCallback could be implemented in the user file}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05913}05913 \textcolor{comment}{   */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05914}05914 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05915}05915 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05921}05921 \_\_weak \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga6f0868af383d592940700dbb52fac016}{HAL\_TIM\_ErrorCallback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05922}05922 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05923}05923   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05924}05924   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05925}05925 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05926}05926   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05927}05927 \textcolor{comment}{            the HAL\_TIM\_ErrorCallback could be implemented in the user file}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05928}05928 \textcolor{comment}{   */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05929}05929 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05930}05930 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05931}05931 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05968}05968 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_RegisterCallback(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, HAL\_TIM\_CallbackIDTypeDef CallbackID,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05969}05969                                            pTIM\_CallbackTypeDef pCallback)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05970}05970 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05971}05971   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05972}05972 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05973}05973   \textcolor{keywordflow}{if} (pCallback == NULL)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05974}05974   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05975}05975     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05976}05976   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05977}05977   \textcolor{comment}{/* Process locked */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05978}05978   \mbox{\hyperlink{stm32f7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05979}05979 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05980}05980   \textcolor{keywordflow}{if} (htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} == \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{HAL\_TIM\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05981}05981   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05982}05982     \textcolor{keywordflow}{switch} (CallbackID)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05983}05983     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05984}05984       \textcolor{keywordflow}{case} HAL\_TIM\_BASE\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05985}05985         htim-\/>Base\_MspInitCallback                 = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05986}05986         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05987}05987 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05988}05988       \textcolor{keywordflow}{case} HAL\_TIM\_BASE\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05989}05989         htim-\/>Base\_MspDeInitCallback               = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05990}05990         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05991}05991 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05992}05992       \textcolor{keywordflow}{case} HAL\_TIM\_IC\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05993}05993         htim-\/>IC\_MspInitCallback                   = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05994}05994         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05995}05995 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05996}05996       \textcolor{keywordflow}{case} HAL\_TIM\_IC\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05997}05997         htim-\/>IC\_MspDeInitCallback                 = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05998}05998         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l05999}05999 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06000}06000       \textcolor{keywordflow}{case} HAL\_TIM\_OC\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06001}06001         htim-\/>OC\_MspInitCallback                   = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06002}06002         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06003}06003 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06004}06004       \textcolor{keywordflow}{case} HAL\_TIM\_OC\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06005}06005         htim-\/>OC\_MspDeInitCallback                 = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06006}06006         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06007}06007 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06008}06008       \textcolor{keywordflow}{case} HAL\_TIM\_PWM\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06009}06009         htim-\/>PWM\_MspInitCallback                  = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06010}06010         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06011}06011 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06012}06012       \textcolor{keywordflow}{case} HAL\_TIM\_PWM\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06013}06013         htim-\/>PWM\_MspDeInitCallback                = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06014}06014         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06015}06015 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06016}06016       \textcolor{keywordflow}{case} HAL\_TIM\_ONE\_PULSE\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06017}06017         htim-\/>OnePulse\_MspInitCallback             = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06018}06018         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06019}06019 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06020}06020       \textcolor{keywordflow}{case} HAL\_TIM\_ONE\_PULSE\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06021}06021         htim-\/>OnePulse\_MspDeInitCallback           = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06022}06022         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06023}06023 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06024}06024       \textcolor{keywordflow}{case} HAL\_TIM\_ENCODER\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06025}06025         htim-\/>Encoder\_MspInitCallback              = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06026}06026         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06027}06027 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06028}06028       \textcolor{keywordflow}{case} HAL\_TIM\_ENCODER\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06029}06029         htim-\/>Encoder\_MspDeInitCallback            = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06030}06030         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06031}06031 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06032}06032       \textcolor{keywordflow}{case} HAL\_TIM\_HALL\_SENSOR\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06033}06033         htim-\/>HallSensor\_MspInitCallback           = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06034}06034         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06035}06035 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06036}06036       \textcolor{keywordflow}{case} HAL\_TIM\_HALL\_SENSOR\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06037}06037         htim-\/>HallSensor\_MspDeInitCallback         = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06038}06038         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06039}06039 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06040}06040       \textcolor{keywordflow}{case} HAL\_TIM\_PERIOD\_ELAPSED\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06041}06041         htim-\/>PeriodElapsedCallback                = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06042}06042         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06043}06043 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06044}06044       \textcolor{keywordflow}{case} HAL\_TIM\_PERIOD\_ELAPSED\_HALF\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06045}06045         htim-\/>PeriodElapsedHalfCpltCallback        = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06046}06046         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06047}06047 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06048}06048       \textcolor{keywordflow}{case} HAL\_TIM\_TRIGGER\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06049}06049         htim-\/>TriggerCallback                      = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06050}06050         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06051}06051 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06052}06052       \textcolor{keywordflow}{case} HAL\_TIM\_TRIGGER\_HALF\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06053}06053         htim-\/>TriggerHalfCpltCallback              = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06054}06054         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06055}06055 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06056}06056       \textcolor{keywordflow}{case} HAL\_TIM\_IC\_CAPTURE\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06057}06057         htim-\/>IC\_CaptureCallback                   = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06058}06058         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06059}06059 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06060}06060       \textcolor{keywordflow}{case} HAL\_TIM\_IC\_CAPTURE\_HALF\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06061}06061         htim-\/>IC\_CaptureHalfCpltCallback           = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06062}06062         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06063}06063 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06064}06064       \textcolor{keywordflow}{case} HAL\_TIM\_OC\_DELAY\_ELAPSED\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06065}06065         htim-\/>OC\_DelayElapsedCallback              = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06066}06066         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06067}06067 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06068}06068       \textcolor{keywordflow}{case} HAL\_TIM\_PWM\_PULSE\_FINISHED\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06069}06069         htim-\/>PWM\_PulseFinishedCallback            = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06070}06070         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06071}06071 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06072}06072       \textcolor{keywordflow}{case} HAL\_TIM\_PWM\_PULSE\_FINISHED\_HALF\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06073}06073         htim-\/>PWM\_PulseFinishedHalfCpltCallback    = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06074}06074         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06075}06075 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06076}06076       \textcolor{keywordflow}{case} HAL\_TIM\_ERROR\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06077}06077         htim-\/>ErrorCallback                        = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06078}06078         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06079}06079 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06080}06080       \textcolor{keywordflow}{case} HAL\_TIM\_COMMUTATION\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06081}06081         htim-\/>CommutationCallback                  = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06082}06082         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06083}06083 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06084}06084       \textcolor{keywordflow}{case} HAL\_TIM\_COMMUTATION\_HALF\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06085}06085         htim-\/>CommutationHalfCpltCallback          = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06086}06086         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06087}06087 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06088}06088       \textcolor{keywordflow}{case} HAL\_TIM\_BREAK\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06089}06089         htim-\/>BreakCallback                        = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06090}06090         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06091}06091 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06092}06092       \textcolor{keywordflow}{case} HAL\_TIM\_BREAK2\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06093}06093         htim-\/>Break2Callback                       = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06094}06094         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06095}06095 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06096}06096       default :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06097}06097         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06098}06098         \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06099}06099         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06100}06100     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06101}06101   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06102}06102   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} == \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca28011b79e60b74a6c55947c505c51cbc}{HAL\_TIM\_STATE\_RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06103}06103   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06104}06104     \textcolor{keywordflow}{switch} (CallbackID)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06105}06105     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06106}06106       \textcolor{keywordflow}{case} HAL\_TIM\_BASE\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06107}06107         htim-\/>Base\_MspInitCallback         = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06108}06108         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06109}06109 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06110}06110       \textcolor{keywordflow}{case} HAL\_TIM\_BASE\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06111}06111         htim-\/>Base\_MspDeInitCallback       = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06112}06112         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06113}06113 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06114}06114       \textcolor{keywordflow}{case} HAL\_TIM\_IC\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06115}06115         htim-\/>IC\_MspInitCallback           = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06116}06116         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06117}06117 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06118}06118       \textcolor{keywordflow}{case} HAL\_TIM\_IC\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06119}06119         htim-\/>IC\_MspDeInitCallback         = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06120}06120         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06121}06121 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06122}06122       \textcolor{keywordflow}{case} HAL\_TIM\_OC\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06123}06123         htim-\/>OC\_MspInitCallback           = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06124}06124         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06125}06125 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06126}06126       \textcolor{keywordflow}{case} HAL\_TIM\_OC\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06127}06127         htim-\/>OC\_MspDeInitCallback         = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06128}06128         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06129}06129 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06130}06130       \textcolor{keywordflow}{case} HAL\_TIM\_PWM\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06131}06131         htim-\/>PWM\_MspInitCallback          = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06132}06132         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06133}06133 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06134}06134       \textcolor{keywordflow}{case} HAL\_TIM\_PWM\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06135}06135         htim-\/>PWM\_MspDeInitCallback        = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06136}06136         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06137}06137 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06138}06138       \textcolor{keywordflow}{case} HAL\_TIM\_ONE\_PULSE\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06139}06139         htim-\/>OnePulse\_MspInitCallback     = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06140}06140         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06141}06141 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06142}06142       \textcolor{keywordflow}{case} HAL\_TIM\_ONE\_PULSE\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06143}06143         htim-\/>OnePulse\_MspDeInitCallback   = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06144}06144         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06145}06145 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06146}06146       \textcolor{keywordflow}{case} HAL\_TIM\_ENCODER\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06147}06147         htim-\/>Encoder\_MspInitCallback      = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06148}06148         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06149}06149 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06150}06150       \textcolor{keywordflow}{case} HAL\_TIM\_ENCODER\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06151}06151         htim-\/>Encoder\_MspDeInitCallback    = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06152}06152         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06153}06153 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06154}06154       \textcolor{keywordflow}{case} HAL\_TIM\_HALL\_SENSOR\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06155}06155         htim-\/>HallSensor\_MspInitCallback   = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06156}06156         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06157}06157 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06158}06158       \textcolor{keywordflow}{case} HAL\_TIM\_HALL\_SENSOR\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06159}06159         htim-\/>HallSensor\_MspDeInitCallback = pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06160}06160         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06161}06161 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06162}06162       default :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06163}06163         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06164}06164         \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06165}06165         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06166}06166     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06167}06167   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06168}06168   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06169}06169   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06170}06170     \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06171}06171     \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06172}06172   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06173}06173 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06174}06174   \textcolor{comment}{/* Release Lock */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06175}06175   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06176}06176 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06177}06177   \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06178}06178 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06179}06179 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06216}06216 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_UnRegisterCallback(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, HAL\_TIM\_CallbackIDTypeDef CallbackID)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06217}06217 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06218}06218   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06219}06219 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06220}06220   \textcolor{comment}{/* Process locked */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06221}06221   \mbox{\hyperlink{stm32f7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06222}06222 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06223}06223   \textcolor{keywordflow}{if} (htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} == \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{HAL\_TIM\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06224}06224   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06225}06225     \textcolor{keywordflow}{switch} (CallbackID)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06226}06226     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06227}06227       \textcolor{keywordflow}{case} HAL\_TIM\_BASE\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06228}06228         \textcolor{comment}{/* Legacy weak Base MspInit Callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06229}06229         htim-\/>Base\_MspInitCallback              = \mbox{\hyperlink{group___t_i_m___exported___functions___group1_ga818f4d5d1e2f417438d281b4ac9efb9c}{HAL\_TIM\_Base\_MspInit}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06230}06230         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06231}06231 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06232}06232       \textcolor{keywordflow}{case} HAL\_TIM\_BASE\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06233}06233         \textcolor{comment}{/* Legacy weak Base Msp DeInit Callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06234}06234         htim-\/>Base\_MspDeInitCallback            = \mbox{\hyperlink{group___t_i_m___exported___functions___group1_ga13352a6c9cb3225511e5f29dbb894e84}{HAL\_TIM\_Base\_MspDeInit}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06235}06235         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06236}06236 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06237}06237       \textcolor{keywordflow}{case} HAL\_TIM\_IC\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06238}06238         \textcolor{comment}{/* Legacy weak IC Msp Init Callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06239}06239         htim-\/>IC\_MspInitCallback                = \mbox{\hyperlink{group___t_i_m___exported___functions___group4_ga202723f23bc46b29b16145f9cceabbbb}{HAL\_TIM\_IC\_MspInit}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06240}06240         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06241}06241 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06242}06242       \textcolor{keywordflow}{case} HAL\_TIM\_IC\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06243}06243         \textcolor{comment}{/* Legacy weak IC Msp DeInit Callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06244}06244         htim-\/>IC\_MspDeInitCallback              = \mbox{\hyperlink{group___t_i_m___exported___functions___group4_gad1aa484ec0f0559908d9d8128614e7ad}{HAL\_TIM\_IC\_MspDeInit}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06245}06245         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06246}06246 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06247}06247       \textcolor{keywordflow}{case} HAL\_TIM\_OC\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06248}06248         \textcolor{comment}{/* Legacy weak OC Msp Init Callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06249}06249         htim-\/>OC\_MspInitCallback                = \mbox{\hyperlink{group___t_i_m___exported___functions___group2_gab7ea7555b79c4544ad90dc6d063d2f13}{HAL\_TIM\_OC\_MspInit}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06250}06250         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06251}06251 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06252}06252       \textcolor{keywordflow}{case} HAL\_TIM\_OC\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06253}06253         \textcolor{comment}{/* Legacy weak OC Msp DeInit Callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06254}06254         htim-\/>OC\_MspDeInitCallback              = \mbox{\hyperlink{group___t_i_m___exported___functions___group2_ga2f01705566708fcaceb32bcad01f7498}{HAL\_TIM\_OC\_MspDeInit}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06255}06255         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06256}06256 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06257}06257       \textcolor{keywordflow}{case} HAL\_TIM\_PWM\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06258}06258         \textcolor{comment}{/* Legacy weak PWM Msp Init Callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06259}06259         htim-\/>PWM\_MspInitCallback               = \mbox{\hyperlink{group___t_i_m___exported___functions___group3_gaf94d3d2003a4eebed73744ccd5c85974}{HAL\_TIM\_PWM\_MspInit}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06260}06260         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06261}06261 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06262}06262       \textcolor{keywordflow}{case} HAL\_TIM\_PWM\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06263}06263         \textcolor{comment}{/* Legacy weak PWM Msp DeInit Callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06264}06264         htim-\/>PWM\_MspDeInitCallback             = \mbox{\hyperlink{group___t_i_m___exported___functions___group3_ga3abff1ab9a918c30db77c7890e6e2b07}{HAL\_TIM\_PWM\_MspDeInit}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06265}06265         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06266}06266 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06267}06267       \textcolor{keywordflow}{case} HAL\_TIM\_ONE\_PULSE\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06268}06268         \textcolor{comment}{/* Legacy weak One Pulse Msp Init Callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06269}06269         htim-\/>OnePulse\_MspInitCallback          = \mbox{\hyperlink{group___t_i_m___exported___functions___group5_ga6579726753cb2b769a21d10bec75219f}{HAL\_TIM\_OnePulse\_MspInit}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06270}06270         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06271}06271 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06272}06272       \textcolor{keywordflow}{case} HAL\_TIM\_ONE\_PULSE\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06273}06273         \textcolor{comment}{/* Legacy weak One Pulse Msp DeInit Callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06274}06274         htim-\/>OnePulse\_MspDeInitCallback        = \mbox{\hyperlink{group___t_i_m___exported___functions___group5_ga9b73c7135e8348613f30f3a4d84478e7}{HAL\_TIM\_OnePulse\_MspDeInit}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06275}06275         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06276}06276 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06277}06277       \textcolor{keywordflow}{case} HAL\_TIM\_ENCODER\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06278}06278         \textcolor{comment}{/* Legacy weak Encoder Msp Init Callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06279}06279         htim-\/>Encoder\_MspInitCallback           = \mbox{\hyperlink{group___t_i_m___exported___functions___group6_ga1a8e1103bfcc56c2626ed5cf546391d1}{HAL\_TIM\_Encoder\_MspInit}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06280}06280         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06281}06281 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06282}06282       \textcolor{keywordflow}{case} HAL\_TIM\_ENCODER\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06283}06283         \textcolor{comment}{/* Legacy weak Encoder Msp DeInit Callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06284}06284         htim-\/>Encoder\_MspDeInitCallback         = \mbox{\hyperlink{group___t_i_m___exported___functions___group6_ga77c8216735a5b1374ea948737eed8a18}{HAL\_TIM\_Encoder\_MspDeInit}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06285}06285         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06286}06286 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06287}06287       \textcolor{keywordflow}{case} HAL\_TIM\_HALL\_SENSOR\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06288}06288         \textcolor{comment}{/* Legacy weak Hall Sensor Msp Init Callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06289}06289         htim-\/>HallSensor\_MspInitCallback        = \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_ga88d9e7c4bc86e1a1190fda06e04552ea}{HAL\_TIMEx\_HallSensor\_MspInit}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06290}06290         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06291}06291 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06292}06292       \textcolor{keywordflow}{case} HAL\_TIM\_HALL\_SENSOR\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06293}06293         \textcolor{comment}{/* Legacy weak Hall Sensor Msp DeInit Callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06294}06294         htim-\/>HallSensor\_MspDeInitCallback      = \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_gac19734439bdfa549b7fb5d85f3c0720d}{HAL\_TIMEx\_HallSensor\_MspDeInit}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06295}06295         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06296}06296 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06297}06297       \textcolor{keywordflow}{case} HAL\_TIM\_PERIOD\_ELAPSED\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06298}06298         \textcolor{comment}{/* Legacy weak Period Elapsed Callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06299}06299         htim-\/>PeriodElapsedCallback             = \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga8a3b0ad512a6e6c6157440b68d395eac}{HAL\_TIM\_PeriodElapsedCallback}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06300}06300         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06301}06301 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06302}06302       \textcolor{keywordflow}{case} HAL\_TIM\_PERIOD\_ELAPSED\_HALF\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06303}06303         \textcolor{comment}{/* Legacy weak Period Elapsed half complete Callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06304}06304         htim-\/>PeriodElapsedHalfCpltCallback     = \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga1f7478d689916e5888f62f97cf4acef3}{HAL\_TIM\_PeriodElapsedHalfCpltCallback}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06305}06305         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06306}06306 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06307}06307       \textcolor{keywordflow}{case} HAL\_TIM\_TRIGGER\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06308}06308         \textcolor{comment}{/* Legacy weak Trigger Callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06309}06309         htim-\/>TriggerCallback                   = \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga189577c72b1963671b26820d8161d678}{HAL\_TIM\_TriggerCallback}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06310}06310         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06311}06311 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06312}06312       \textcolor{keywordflow}{case} HAL\_TIM\_TRIGGER\_HALF\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06313}06313         \textcolor{comment}{/* Legacy weak Trigger half complete Callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06314}06314         htim-\/>TriggerHalfCpltCallback           = \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga6fb4827960b3fcbc72f81152c3c7a2c3}{HAL\_TIM\_TriggerHalfCpltCallback}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06315}06315         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06316}06316 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06317}06317       \textcolor{keywordflow}{case} HAL\_TIM\_IC\_CAPTURE\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06318}06318         \textcolor{comment}{/* Legacy weak IC Capture Callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06319}06319         htim-\/>IC\_CaptureCallback                = \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga77a2401a35ddd9bd0b8fc28331b81381}{HAL\_TIM\_IC\_CaptureCallback}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06320}06320         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06321}06321 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06322}06322       \textcolor{keywordflow}{case} HAL\_TIM\_IC\_CAPTURE\_HALF\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06323}06323         \textcolor{comment}{/* Legacy weak IC Capture half complete Callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06324}06324         htim-\/>IC\_CaptureHalfCpltCallback        = \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga25ada83fb758075401f1bb9ba1925322}{HAL\_TIM\_IC\_CaptureHalfCpltCallback}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06325}06325         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06326}06326 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06327}06327       \textcolor{keywordflow}{case} HAL\_TIM\_OC\_DELAY\_ELAPSED\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06328}06328         \textcolor{comment}{/* Legacy weak OC Delay Elapsed Callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06329}06329         htim-\/>OC\_DelayElapsedCallback           = \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga1fc39499fe9db8b7fb88005e9f107a36}{HAL\_TIM\_OC\_DelayElapsedCallback}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06330}06330         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06331}06331 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06332}06332       \textcolor{keywordflow}{case} HAL\_TIM\_PWM\_PULSE\_FINISHED\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06333}06333         \textcolor{comment}{/* Legacy weak PWM Pulse Finished Callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06334}06334         htim-\/>PWM\_PulseFinishedCallback         = \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga07e5fc4d223b16bec2fd6bed547cf91d}{HAL\_TIM\_PWM\_PulseFinishedCallback}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06335}06335         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06336}06336 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06337}06337       \textcolor{keywordflow}{case} HAL\_TIM\_PWM\_PULSE\_FINISHED\_HALF\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06338}06338         \textcolor{comment}{/* Legacy weak PWM Pulse Finished half complete Callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06339}06339         htim-\/>PWM\_PulseFinishedHalfCpltCallback = \mbox{\hyperlink{group___t_i_m___exported___functions___group9_gaf669ea0eacb07d5fee199704b612841f}{HAL\_TIM\_PWM\_PulseFinishedHalfCpltCallback}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06340}06340         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06341}06341 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06342}06342       \textcolor{keywordflow}{case} HAL\_TIM\_ERROR\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06343}06343         \textcolor{comment}{/* Legacy weak Error Callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06344}06344         htim-\/>ErrorCallback                     = \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga6f0868af383d592940700dbb52fac016}{HAL\_TIM\_ErrorCallback}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06345}06345         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06346}06346 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06347}06347       \textcolor{keywordflow}{case} HAL\_TIM\_COMMUTATION\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06348}06348         \textcolor{comment}{/* Legacy weak Commutation Callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06349}06349         htim-\/>CommutationCallback               = \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group6_gaa4189b31d2c006ee33f55f8c6eeba930}{HAL\_TIMEx\_CommutCallback}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06350}06350         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06351}06351 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06352}06352       \textcolor{keywordflow}{case} HAL\_TIM\_COMMUTATION\_HALF\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06353}06353         \textcolor{comment}{/* Legacy weak Commutation half complete Callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06354}06354         htim-\/>CommutationHalfCpltCallback       = \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group6_ga971ecdc215921771e56ed2c4944dc0b1}{HAL\_TIMEx\_CommutHalfCpltCallback}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06355}06355         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06356}06356 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06357}06357       \textcolor{keywordflow}{case} HAL\_TIM\_BREAK\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06358}06358         \textcolor{comment}{/* Legacy weak Break Callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06359}06359         htim-\/>BreakCallback                     = \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group6_ga2d868a55ca7c62c4a5ef85dec514402c}{HAL\_TIMEx\_BreakCallback}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06360}06360         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06361}06361 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06362}06362       \textcolor{keywordflow}{case} HAL\_TIM\_BREAK2\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06363}06363         \textcolor{comment}{/* Legacy weak Break2 Callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06364}06364         htim-\/>Break2Callback                    = \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group6_ga1efa3cf97c2c2a7b21a25b55ce2c67fa}{HAL\_TIMEx\_Break2Callback}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06365}06365         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06366}06366 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06367}06367       default :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06368}06368         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06369}06369         \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06370}06370         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06371}06371     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06372}06372   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06373}06373   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} == \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca28011b79e60b74a6c55947c505c51cbc}{HAL\_TIM\_STATE\_RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06374}06374   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06375}06375     \textcolor{keywordflow}{switch} (CallbackID)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06376}06376     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06377}06377       \textcolor{keywordflow}{case} HAL\_TIM\_BASE\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06378}06378         \textcolor{comment}{/* Legacy weak Base MspInit Callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06379}06379         htim-\/>Base\_MspInitCallback         = \mbox{\hyperlink{group___t_i_m___exported___functions___group1_ga818f4d5d1e2f417438d281b4ac9efb9c}{HAL\_TIM\_Base\_MspInit}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06380}06380         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06381}06381 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06382}06382       \textcolor{keywordflow}{case} HAL\_TIM\_BASE\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06383}06383         \textcolor{comment}{/* Legacy weak Base Msp DeInit Callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06384}06384         htim-\/>Base\_MspDeInitCallback       = \mbox{\hyperlink{group___t_i_m___exported___functions___group1_ga13352a6c9cb3225511e5f29dbb894e84}{HAL\_TIM\_Base\_MspDeInit}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06385}06385         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06386}06386 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06387}06387       \textcolor{keywordflow}{case} HAL\_TIM\_IC\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06388}06388         \textcolor{comment}{/* Legacy weak IC Msp Init Callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06389}06389         htim-\/>IC\_MspInitCallback           = \mbox{\hyperlink{group___t_i_m___exported___functions___group4_ga202723f23bc46b29b16145f9cceabbbb}{HAL\_TIM\_IC\_MspInit}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06390}06390         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06391}06391 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06392}06392       \textcolor{keywordflow}{case} HAL\_TIM\_IC\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06393}06393         \textcolor{comment}{/* Legacy weak IC Msp DeInit Callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06394}06394         htim-\/>IC\_MspDeInitCallback         = \mbox{\hyperlink{group___t_i_m___exported___functions___group4_gad1aa484ec0f0559908d9d8128614e7ad}{HAL\_TIM\_IC\_MspDeInit}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06395}06395         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06396}06396 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06397}06397       \textcolor{keywordflow}{case} HAL\_TIM\_OC\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06398}06398         \textcolor{comment}{/* Legacy weak OC Msp Init Callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06399}06399         htim-\/>OC\_MspInitCallback           = \mbox{\hyperlink{group___t_i_m___exported___functions___group2_gab7ea7555b79c4544ad90dc6d063d2f13}{HAL\_TIM\_OC\_MspInit}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06400}06400         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06401}06401 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06402}06402       \textcolor{keywordflow}{case} HAL\_TIM\_OC\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06403}06403         \textcolor{comment}{/* Legacy weak OC Msp DeInit Callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06404}06404         htim-\/>OC\_MspDeInitCallback         = \mbox{\hyperlink{group___t_i_m___exported___functions___group2_ga2f01705566708fcaceb32bcad01f7498}{HAL\_TIM\_OC\_MspDeInit}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06405}06405         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06406}06406 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06407}06407       \textcolor{keywordflow}{case} HAL\_TIM\_PWM\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06408}06408         \textcolor{comment}{/* Legacy weak PWM Msp Init Callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06409}06409         htim-\/>PWM\_MspInitCallback          = \mbox{\hyperlink{group___t_i_m___exported___functions___group3_gaf94d3d2003a4eebed73744ccd5c85974}{HAL\_TIM\_PWM\_MspInit}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06410}06410         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06411}06411 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06412}06412       \textcolor{keywordflow}{case} HAL\_TIM\_PWM\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06413}06413         \textcolor{comment}{/* Legacy weak PWM Msp DeInit Callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06414}06414         htim-\/>PWM\_MspDeInitCallback        = \mbox{\hyperlink{group___t_i_m___exported___functions___group3_ga3abff1ab9a918c30db77c7890e6e2b07}{HAL\_TIM\_PWM\_MspDeInit}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06415}06415         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06416}06416 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06417}06417       \textcolor{keywordflow}{case} HAL\_TIM\_ONE\_PULSE\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06418}06418         \textcolor{comment}{/* Legacy weak One Pulse Msp Init Callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06419}06419         htim-\/>OnePulse\_MspInitCallback     = \mbox{\hyperlink{group___t_i_m___exported___functions___group5_ga6579726753cb2b769a21d10bec75219f}{HAL\_TIM\_OnePulse\_MspInit}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06420}06420         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06421}06421 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06422}06422       \textcolor{keywordflow}{case} HAL\_TIM\_ONE\_PULSE\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06423}06423         \textcolor{comment}{/* Legacy weak One Pulse Msp DeInit Callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06424}06424         htim-\/>OnePulse\_MspDeInitCallback   = \mbox{\hyperlink{group___t_i_m___exported___functions___group5_ga9b73c7135e8348613f30f3a4d84478e7}{HAL\_TIM\_OnePulse\_MspDeInit}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06425}06425         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06426}06426 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06427}06427       \textcolor{keywordflow}{case} HAL\_TIM\_ENCODER\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06428}06428         \textcolor{comment}{/* Legacy weak Encoder Msp Init Callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06429}06429         htim-\/>Encoder\_MspInitCallback      = \mbox{\hyperlink{group___t_i_m___exported___functions___group6_ga1a8e1103bfcc56c2626ed5cf546391d1}{HAL\_TIM\_Encoder\_MspInit}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06430}06430         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06431}06431 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06432}06432       \textcolor{keywordflow}{case} HAL\_TIM\_ENCODER\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06433}06433         \textcolor{comment}{/* Legacy weak Encoder Msp DeInit Callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06434}06434         htim-\/>Encoder\_MspDeInitCallback    = \mbox{\hyperlink{group___t_i_m___exported___functions___group6_ga77c8216735a5b1374ea948737eed8a18}{HAL\_TIM\_Encoder\_MspDeInit}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06435}06435         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06436}06436 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06437}06437       \textcolor{keywordflow}{case} HAL\_TIM\_HALL\_SENSOR\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06438}06438         \textcolor{comment}{/* Legacy weak Hall Sensor Msp Init Callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06439}06439         htim-\/>HallSensor\_MspInitCallback   = \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_ga88d9e7c4bc86e1a1190fda06e04552ea}{HAL\_TIMEx\_HallSensor\_MspInit}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06440}06440         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06441}06441 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06442}06442       \textcolor{keywordflow}{case} HAL\_TIM\_HALL\_SENSOR\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06443}06443         \textcolor{comment}{/* Legacy weak Hall Sensor Msp DeInit Callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06444}06444         htim-\/>HallSensor\_MspDeInitCallback = \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_gac19734439bdfa549b7fb5d85f3c0720d}{HAL\_TIMEx\_HallSensor\_MspDeInit}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06445}06445         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06446}06446 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06447}06447       default :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06448}06448         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06449}06449         \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06450}06450         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06451}06451     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06452}06452   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06453}06453   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06454}06454   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06455}06455     \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06456}06456     \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06457}06457   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06458}06458 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06459}06459   \textcolor{comment}{/* Release Lock */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06460}06460   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06461}06461 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06462}06462   \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06463}06463 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06464}06464 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06465}06465 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06490}06490 \mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group10_gabf71ed10e30d23139f7b327878901c89}{HAL\_TIM\_Base\_GetState}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06491}06491 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06492}06492   \textcolor{keywordflow}{return} htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06493}06493 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06494}06494 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06500}06500 \mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group10_ga9dbca6a4ca949a13fda097d9cc7959a0}{HAL\_TIM\_OC\_GetState}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06501}06501 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06502}06502   \textcolor{keywordflow}{return} htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06503}06503 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06504}06504 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06510}06510 \mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group10_ga207c64afb37d15e35b5380d4805e6eaf}{HAL\_TIM\_PWM\_GetState}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06511}06511 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06512}06512   \textcolor{keywordflow}{return} htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06513}06513 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06514}06514 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06520}06520 \mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group10_ga8f6d20b8e4f3255f1f0f3ced8ea684e8}{HAL\_TIM\_IC\_GetState}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06521}06521 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06522}06522   \textcolor{keywordflow}{return} htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06523}06523 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06524}06524 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06530}06530 \mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group10_gab66fcfc1ee00512f50ef56f4397a0e9f}{HAL\_TIM\_OnePulse\_GetState}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06531}06531 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06532}06532   \textcolor{keywordflow}{return} htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06533}06533 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06534}06534 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06540}06540 \mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group10_ga1925971e419b85db7fed57919ba765ef}{HAL\_TIM\_Encoder\_GetState}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06541}06541 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06542}06542   \textcolor{keywordflow}{return} htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06543}06543 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06544}06544 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06550}06550 \mbox{\hyperlink{group___t_i_m___exported___types_gaa3fa7bcbb4707f1151ccfc90a8cf9706}{HAL\_TIM\_ActiveChannel}} \mbox{\hyperlink{group___t_i_m___exported___functions___group10_ga59769a997e85351e1b32ee5244b86df6}{HAL\_TIM\_GetActiveChannel}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06551}06551 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06552}06552   \textcolor{keywordflow}{return} htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06553}06553 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06554}06554 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06568}06568 \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group10_gacae2a7b08fe873c9c16b523d0d6b8355}{HAL\_TIM\_GetChannelState}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim,  uint32\_t Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06569}06569 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06570}06570   \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} channel\_state;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06571}06571 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06572}06572   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06573}06573   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaec881b6e74e42d4ca9e404d5b2c79e84}{IS\_TIM\_CCX\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06574}06574 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06575}06575   channel\_state = \mbox{\hyperlink{group___t_i_m___private___macros_gaefd768fd7120d0e8bc22cafc8303a930}{TIM\_CHANNEL\_STATE\_GET}}(htim, Channel);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06576}06576 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06577}06577   \textcolor{keywordflow}{return} channel\_state;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06578}06578 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06579}06579 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06585}06585 \mbox{\hyperlink{group___t_i_m___exported___types_ga9b87df539778a60ea940a9d5ba793f7c}{HAL\_TIM\_DMABurstStateTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group10_ga7d71f889d3b0ab0d08c5830cdf96b1f6}{HAL\_TIM\_DMABurstState}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06586}06586 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06587}06587   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06588}06588   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gae4bad2c472abbabe0182961fc602ef34}{IS\_TIM\_DMABURST\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06589}06589 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06590}06590   \textcolor{keywordflow}{return} htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_af9f37bc98fa1295cc65af8fbd2aab848}{DMABurstState}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06591}06591 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06592}06592 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06610}06610 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___private___functions_gaa112bee5279feee040c1ea9e283f7378}{TIM\_DMAError}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06611}06611 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06612}06612   \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim = (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *)((\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *)hdma)-\/>Parent;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06613}06613 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06614}06614   \textcolor{keywordflow}{if} (hdma == htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}])}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06615}06615   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06616}06616     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a2024e95c48b58ec9b2115faa276e3fad}{HAL\_TIM\_ACTIVE\_CHANNEL\_1}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06617}06617     \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06618}06618   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06619}06619   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (hdma == htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}])}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06620}06620   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06621}06621     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706ae80e6a1dd1c479f504219c0fec2f3322}{HAL\_TIM\_ACTIVE\_CHANNEL\_2}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06622}06622     \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06623}06623   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06624}06624   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (hdma == htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}])}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06625}06625   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06626}06626     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706acc3fcf4ee6d91744c4bc6a5eccde2601}{HAL\_TIM\_ACTIVE\_CHANNEL\_3}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06627}06627     \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga4ea100c1789b178f3cb46721b7257e2d}{TIM\_CHANNEL\_3}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06628}06628   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06629}06629   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (hdma == htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga1860c00b370435ff40d9e65f14a61706}{TIM\_DMA\_ID\_CC4}}])}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06630}06630   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06631}06631     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a7d98ec7e385cacb3aaa6cec601fa6ab6}{HAL\_TIM\_ACTIVE\_CHANNEL\_4}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06632}06632     \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_gad59ef74820ee8bf77fa1f8d589fde2ac}{TIM\_CHANNEL\_4}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06633}06633   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06634}06634   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06635}06635   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06636}06636     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{HAL\_TIM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06637}06637   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06638}06638 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06639}06639 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06640}06640   htim-\/>ErrorCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06641}06641 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06642}06642   \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga6f0868af383d592940700dbb52fac016}{HAL\_TIM\_ErrorCallback}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06643}06643 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06644}06644 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06645}06645   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a574f72ac3bb41fe660318aa42dfdc98d}{HAL\_TIM\_ACTIVE\_CHANNEL\_CLEARED}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06646}06646 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06647}06647 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06653}06653 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_DMADelayPulseCplt(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06654}06654 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06655}06655   \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim = (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *)((\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *)hdma)-\/>Parent;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06656}06656 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06657}06657   \textcolor{keywordflow}{if} (hdma == htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}])}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06658}06658   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06659}06659     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a2024e95c48b58ec9b2115faa276e3fad}{HAL\_TIM\_ACTIVE\_CHANNEL\_1}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06660}06660 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06661}06661     \textcolor{keywordflow}{if} (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}} == \mbox{\hyperlink{group___d_m_a__mode_ga04941acfbbdefc53e1e08133cffa3b8a}{DMA\_NORMAL}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06662}06662     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06663}06663       \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06664}06664     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06665}06665   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06666}06666   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (hdma == htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}])}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06667}06667   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06668}06668     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706ae80e6a1dd1c479f504219c0fec2f3322}{HAL\_TIM\_ACTIVE\_CHANNEL\_2}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06669}06669 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06670}06670     \textcolor{keywordflow}{if} (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}} == \mbox{\hyperlink{group___d_m_a__mode_ga04941acfbbdefc53e1e08133cffa3b8a}{DMA\_NORMAL}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06671}06671     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06672}06672       \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06673}06673     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06674}06674   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06675}06675   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (hdma == htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}])}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06676}06676   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06677}06677     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706acc3fcf4ee6d91744c4bc6a5eccde2601}{HAL\_TIM\_ACTIVE\_CHANNEL\_3}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06678}06678 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06679}06679     \textcolor{keywordflow}{if} (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}} == \mbox{\hyperlink{group___d_m_a__mode_ga04941acfbbdefc53e1e08133cffa3b8a}{DMA\_NORMAL}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06680}06680     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06681}06681       \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga4ea100c1789b178f3cb46721b7257e2d}{TIM\_CHANNEL\_3}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06682}06682     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06683}06683   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06684}06684   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (hdma == htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga1860c00b370435ff40d9e65f14a61706}{TIM\_DMA\_ID\_CC4}}])}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06685}06685   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06686}06686     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a7d98ec7e385cacb3aaa6cec601fa6ab6}{HAL\_TIM\_ACTIVE\_CHANNEL\_4}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06687}06687 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06688}06688     \textcolor{keywordflow}{if} (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}} == \mbox{\hyperlink{group___d_m_a__mode_ga04941acfbbdefc53e1e08133cffa3b8a}{DMA\_NORMAL}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06689}06689     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06690}06690       \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_gad59ef74820ee8bf77fa1f8d589fde2ac}{TIM\_CHANNEL\_4}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06691}06691     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06692}06692   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06693}06693   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06694}06694   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06695}06695     \textcolor{comment}{/* nothing to do */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06696}06696   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06697}06697 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06698}06698 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06699}06699   htim-\/>PWM\_PulseFinishedCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06700}06700 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06701}06701   \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga07e5fc4d223b16bec2fd6bed547cf91d}{HAL\_TIM\_PWM\_PulseFinishedCallback}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06702}06702 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06703}06703 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06704}06704   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a574f72ac3bb41fe660318aa42dfdc98d}{HAL\_TIM\_ACTIVE\_CHANNEL\_CLEARED}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06705}06705 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06706}06706 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06712}06712 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___private___functions_ga8bfc333f26980f4e473a75cdb45de292}{TIM\_DMADelayPulseHalfCplt}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06713}06713 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06714}06714   \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim = (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *)((\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *)hdma)-\/>Parent;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06715}06715 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06716}06716   \textcolor{keywordflow}{if} (hdma == htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}])}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06717}06717   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06718}06718     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a2024e95c48b58ec9b2115faa276e3fad}{HAL\_TIM\_ACTIVE\_CHANNEL\_1}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06719}06719   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06720}06720   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (hdma == htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}])}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06721}06721   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06722}06722     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706ae80e6a1dd1c479f504219c0fec2f3322}{HAL\_TIM\_ACTIVE\_CHANNEL\_2}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06723}06723   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06724}06724   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (hdma == htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}])}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06725}06725   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06726}06726     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706acc3fcf4ee6d91744c4bc6a5eccde2601}{HAL\_TIM\_ACTIVE\_CHANNEL\_3}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06727}06727   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06728}06728   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (hdma == htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga1860c00b370435ff40d9e65f14a61706}{TIM\_DMA\_ID\_CC4}}])}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06729}06729   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06730}06730     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a7d98ec7e385cacb3aaa6cec601fa6ab6}{HAL\_TIM\_ACTIVE\_CHANNEL\_4}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06731}06731   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06732}06732   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06733}06733   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06734}06734     \textcolor{comment}{/* nothing to do */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06735}06735   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06736}06736 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06737}06737 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06738}06738   htim-\/>PWM\_PulseFinishedHalfCpltCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06739}06739 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06740}06740   \mbox{\hyperlink{group___t_i_m___exported___functions___group9_gaf669ea0eacb07d5fee199704b612841f}{HAL\_TIM\_PWM\_PulseFinishedHalfCpltCallback}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06741}06741 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06742}06742 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06743}06743   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a574f72ac3bb41fe660318aa42dfdc98d}{HAL\_TIM\_ACTIVE\_CHANNEL\_CLEARED}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06744}06744 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06745}06745 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06751}06751 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___private___functions_ga60b9c315720fddb3db32299f05f7d712}{TIM\_DMACaptureCplt}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06752}06752 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06753}06753   \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim = (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *)((\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *)hdma)-\/>Parent;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06754}06754 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06755}06755   \textcolor{keywordflow}{if} (hdma == htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}])}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06756}06756   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06757}06757     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a2024e95c48b58ec9b2115faa276e3fad}{HAL\_TIM\_ACTIVE\_CHANNEL\_1}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06758}06758 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06759}06759     \textcolor{keywordflow}{if} (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}} == \mbox{\hyperlink{group___d_m_a__mode_ga04941acfbbdefc53e1e08133cffa3b8a}{DMA\_NORMAL}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06760}06760     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06761}06761       \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06762}06762       \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06763}06763     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06764}06764   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06765}06765   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (hdma == htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}])}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06766}06766   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06767}06767     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706ae80e6a1dd1c479f504219c0fec2f3322}{HAL\_TIM\_ACTIVE\_CHANNEL\_2}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06768}06768 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06769}06769     \textcolor{keywordflow}{if} (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}} == \mbox{\hyperlink{group___d_m_a__mode_ga04941acfbbdefc53e1e08133cffa3b8a}{DMA\_NORMAL}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06770}06770     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06771}06771       \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06772}06772       \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06773}06773     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06774}06774   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06775}06775   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (hdma == htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}])}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06776}06776   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06777}06777     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706acc3fcf4ee6d91744c4bc6a5eccde2601}{HAL\_TIM\_ACTIVE\_CHANNEL\_3}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06778}06778 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06779}06779     \textcolor{keywordflow}{if} (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}} == \mbox{\hyperlink{group___d_m_a__mode_ga04941acfbbdefc53e1e08133cffa3b8a}{DMA\_NORMAL}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06780}06780     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06781}06781       \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga4ea100c1789b178f3cb46721b7257e2d}{TIM\_CHANNEL\_3}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06782}06782       \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga4ea100c1789b178f3cb46721b7257e2d}{TIM\_CHANNEL\_3}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06783}06783     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06784}06784   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06785}06785   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (hdma == htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga1860c00b370435ff40d9e65f14a61706}{TIM\_DMA\_ID\_CC4}}])}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06786}06786   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06787}06787     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a7d98ec7e385cacb3aaa6cec601fa6ab6}{HAL\_TIM\_ACTIVE\_CHANNEL\_4}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06788}06788 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06789}06789     \textcolor{keywordflow}{if} (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}} == \mbox{\hyperlink{group___d_m_a__mode_ga04941acfbbdefc53e1e08133cffa3b8a}{DMA\_NORMAL}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06790}06790     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06791}06791       \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_gad59ef74820ee8bf77fa1f8d589fde2ac}{TIM\_CHANNEL\_4}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06792}06792       \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_gad59ef74820ee8bf77fa1f8d589fde2ac}{TIM\_CHANNEL\_4}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06793}06793     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06794}06794   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06795}06795   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06796}06796   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06797}06797     \textcolor{comment}{/* nothing to do */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06798}06798   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06799}06799 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06800}06800 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06801}06801   htim-\/>IC\_CaptureCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06802}06802 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06803}06803   \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga77a2401a35ddd9bd0b8fc28331b81381}{HAL\_TIM\_IC\_CaptureCallback}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06804}06804 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06805}06805 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06806}06806   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a574f72ac3bb41fe660318aa42dfdc98d}{HAL\_TIM\_ACTIVE\_CHANNEL\_CLEARED}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06807}06807 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06808}06808 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06814}06814 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___private___functions_ga2c2f2f092eaa9414661422f06fdc56a0}{TIM\_DMACaptureHalfCplt}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06815}06815 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06816}06816   \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim = (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *)((\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *)hdma)-\/>Parent;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06817}06817 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06818}06818   \textcolor{keywordflow}{if} (hdma == htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}])}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06819}06819   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06820}06820     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a2024e95c48b58ec9b2115faa276e3fad}{HAL\_TIM\_ACTIVE\_CHANNEL\_1}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06821}06821   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06822}06822   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (hdma == htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}])}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06823}06823   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06824}06824     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706ae80e6a1dd1c479f504219c0fec2f3322}{HAL\_TIM\_ACTIVE\_CHANNEL\_2}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06825}06825   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06826}06826   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (hdma == htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}])}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06827}06827   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06828}06828     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706acc3fcf4ee6d91744c4bc6a5eccde2601}{HAL\_TIM\_ACTIVE\_CHANNEL\_3}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06829}06829   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06830}06830   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (hdma == htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga1860c00b370435ff40d9e65f14a61706}{TIM\_DMA\_ID\_CC4}}])}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06831}06831   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06832}06832     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a7d98ec7e385cacb3aaa6cec601fa6ab6}{HAL\_TIM\_ACTIVE\_CHANNEL\_4}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06833}06833   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06834}06834   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06835}06835   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06836}06836     \textcolor{comment}{/* nothing to do */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06837}06837   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06838}06838 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06839}06839 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06840}06840   htim-\/>IC\_CaptureHalfCpltCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06841}06841 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06842}06842   \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga25ada83fb758075401f1bb9ba1925322}{HAL\_TIM\_IC\_CaptureHalfCpltCallback}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06843}06843 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06844}06844 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06845}06845   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a574f72ac3bb41fe660318aa42dfdc98d}{HAL\_TIM\_ACTIVE\_CHANNEL\_CLEARED}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06846}06846 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06847}06847 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06853}06853 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_DMAPeriodElapsedCplt(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06854}06854 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06855}06855   \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim = (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *)((\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *)hdma)-\/>Parent;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06856}06856 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06857}06857   \textcolor{keywordflow}{if} (htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga15f38cee11f8b2b5a85cbf4552ba140d}{TIM\_DMA\_ID\_UPDATE}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}} == \mbox{\hyperlink{group___d_m_a__mode_ga04941acfbbdefc53e1e08133cffa3b8a}{DMA\_NORMAL}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06858}06858   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06859}06859     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{HAL\_TIM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06860}06860   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06861}06861 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06862}06862 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06863}06863   htim-\/>PeriodElapsedCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06864}06864 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06865}06865   \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga8a3b0ad512a6e6c6157440b68d395eac}{HAL\_TIM\_PeriodElapsedCallback}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06866}06866 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06867}06867 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06868}06868 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06874}06874 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_DMAPeriodElapsedHalfCplt(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06875}06875 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06876}06876   \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim = (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *)((\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *)hdma)-\/>Parent;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06877}06877 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06878}06878 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06879}06879   htim-\/>PeriodElapsedHalfCpltCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06880}06880 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06881}06881   \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga1f7478d689916e5888f62f97cf4acef3}{HAL\_TIM\_PeriodElapsedHalfCpltCallback}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06882}06882 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06883}06883 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06884}06884 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06890}06890 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_DMATriggerCplt(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06891}06891 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06892}06892   \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim = (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *)((\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *)hdma)-\/>Parent;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06893}06893 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06894}06894   \textcolor{keywordflow}{if} (htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga39900e5227e4d813a726a1df5d86671c}{TIM\_DMA\_ID\_TRIGGER}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}} == \mbox{\hyperlink{group___d_m_a__mode_ga04941acfbbdefc53e1e08133cffa3b8a}{DMA\_NORMAL}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06895}06895   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06896}06896     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{HAL\_TIM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06897}06897   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06898}06898 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06899}06899 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06900}06900   htim-\/>TriggerCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06901}06901 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06902}06902   \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga189577c72b1963671b26820d8161d678}{HAL\_TIM\_TriggerCallback}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06903}06903 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06904}06904 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06905}06905 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06911}06911 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_DMATriggerHalfCplt(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06912}06912 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06913}06913   \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim = (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *)((\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *)hdma)-\/>Parent;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06914}06914 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06915}06915 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06916}06916   htim-\/>TriggerHalfCpltCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06917}06917 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06918}06918   \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga6fb4827960b3fcbc72f81152c3c7a2c3}{HAL\_TIM\_TriggerHalfCpltCallback}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06919}06919 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06920}06920 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06921}06921 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06928}06928 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___private___functions_ga057e4b4da135186e8fb88327c5fd0684}{TIM\_Base\_SetConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, \mbox{\hyperlink{struct_t_i_m___base___init_type_def}{TIM\_Base\_InitTypeDef}} *Structure)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06929}06929 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06930}06930   uint32\_t tmpcr1;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06931}06931   tmpcr1 = TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06932}06932 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06933}06933   \textcolor{comment}{/* Set TIM Time Base Unit parameters -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06934}06934   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_gad189664f06ce693959e24ce10cfaf952}{IS\_TIM\_COUNTER\_MODE\_SELECT\_INSTANCE}}(TIMx))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06935}06935   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06936}06936     \textcolor{comment}{/* Select the Counter Mode */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06937}06937     tmpcr1 \&= \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{TIM\_CR1\_DIR}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352b3c389bde13dd6049de0afdd874f1}{TIM\_CR1\_CMS}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06938}06938     tmpcr1 |= Structure-\/>\mbox{\hyperlink{struct_t_i_m___base___init_type_def_a4b29303489c983d0e9326d7ae0196ceb}{CounterMode}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06939}06939   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06940}06940 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06941}06941   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_gabe7d165dab8b2b07444a5ab4f53d5830}{IS\_TIM\_CLOCK\_DIVISION\_INSTANCE}}(TIMx))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06942}06942   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06943}06943     \textcolor{comment}{/* Set the clock division */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06944}06944     tmpcr1 \&= \string~TIM\_CR1\_CKD;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06945}06945     tmpcr1 |= (uint32\_t)Structure-\/>\mbox{\hyperlink{struct_t_i_m___base___init_type_def_a8f20e02ae2774e1523942604315b8e13}{ClockDivision}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06946}06946   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06947}06947 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06948}06948   \textcolor{comment}{/* Set the auto-\/reload preload */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06949}06949   \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpcr1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\_CR1\_ARPE}}, Structure-\/>\mbox{\hyperlink{struct_t_i_m___base___init_type_def_a24796ba26d572a0993cb065a02865723}{AutoReloadPreload}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06950}06950 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06951}06951   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}} = tmpcr1;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06952}06952 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06953}06953   \textcolor{comment}{/* Set the Autoreload value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06954}06954   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af17f19bb4aeea3cc14fa73dfa7772cb8}{ARR}} = (uint32\_t)Structure-\/>\mbox{\hyperlink{struct_t_i_m___base___init_type_def_a49500eef6a2354eeee4adc005bf9cef6}{Period}} ;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06955}06955 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06956}06956   \textcolor{comment}{/* Set the Prescaler value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06957}06957   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9d4c753f09cbffdbe5c55008f0e8b180}{PSC}} = Structure-\/>\mbox{\hyperlink{struct_t_i_m___base___init_type_def_affb82025da5b8d4a06e61f1690460f4d}{Prescaler}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06958}06958 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06959}06959   if (\mbox{\hyperlink{group___exported__macros_gabf653d6c2e25132a3fdcf74b3b3a7285}{IS\_TIM\_REPETITION\_COUNTER\_INSTANCE}}(TIMx))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06960}06960   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06961}06961     \textcolor{comment}{/* Set the Repetition Counter value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06962}06962     TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_aa1b1b7107fcf35abe39d20f5dfc230ee}{RCR}} = Structure-\/>\mbox{\hyperlink{struct_t_i_m___base___init_type_def_a3c2ea8434bbce30aa191a816e27f9c1f}{RepetitionCounter}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06963}06963   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06964}06964 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06965}06965   \textcolor{comment}{/* Generate an update event to reload the Prescaler}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06966}06966 \textcolor{comment}{     and the repetition counter (only for advanced timer) value immediately */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06967}06967   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}} = \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f52a8e9aad153223405b965566ae91}{TIM\_EGR\_UG}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06968}06968 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06969}06969 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06976}06976 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_OC1\_SetConfig(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\_OC\_InitTypeDef}} *OC\_Config)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06977}06977 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06978}06978   uint32\_t tmpccmrx;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06979}06979   uint32\_t tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06980}06980   uint32\_t tmpcr2;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06981}06981 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06982}06982   \textcolor{comment}{/* Disable the Channel 1: Reset the CC1E Bit */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06983}06983   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}} \&= \string~TIM\_CCER\_CC1E;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06984}06984 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06985}06985   \textcolor{comment}{/* Get the TIMx CCER register value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06986}06986   tmpccer = TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06987}06987   \textcolor{comment}{/* Get the TIMx CR2 register value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06988}06988   tmpcr2 =  TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06989}06989 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06990}06990   \textcolor{comment}{/* Get the TIMx CCMR1 register value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06991}06991   tmpccmrx = TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06992}06992 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06993}06993   \textcolor{comment}{/* Reset the Output Compare Mode Bits */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06994}06994   tmpccmrx \&= \string~TIM\_CCMR1\_OC1M;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06995}06995   tmpccmrx \&= \string~TIM\_CCMR1\_CC1S;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06996}06996   \textcolor{comment}{/* Select the Output Compare Mode */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06997}06997   tmpccmrx |= OC\_Config-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_add4ac9143086c89effbede5c54e958bf}{OCMode}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06998}06998 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l06999}06999   \textcolor{comment}{/* Reset the Output Polarity level */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07000}07000   tmpccer \&= \string~TIM\_CCER\_CC1P;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07001}07001   \textcolor{comment}{/* Set the Output Compare Polarity */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07002}07002   tmpccer |= OC\_Config-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a781c7dae9dec8b6c974b1bdf591b77e7}{OCPolarity}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07003}07003 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07004}07004   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_gaff02acd71e7967406e03b59d77944626}{IS\_TIM\_CCXN\_INSTANCE}}(TIMx, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07005}07005   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07006}07006     \textcolor{comment}{/* Check parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07007}07007     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_gab196fb0e0bafa567b6888e72f0496a55}{IS\_TIM\_OCN\_POLARITY}}(OC\_Config-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a978da9dd7cda80eb5fe8d04828b9bbcc}{OCNPolarity}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07008}07008 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07009}07009     \textcolor{comment}{/* Reset the Output N Polarity level */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07010}07010     tmpccer \&= \string~TIM\_CCER\_CC1NP;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07011}07011     \textcolor{comment}{/* Set the Output N Polarity */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07012}07012     tmpccer |= OC\_Config-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a978da9dd7cda80eb5fe8d04828b9bbcc}{OCNPolarity}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07013}07013     \textcolor{comment}{/* Reset the Output N State */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07014}07014     tmpccer \&= \string~TIM\_CCER\_CC1NE;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07015}07015   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07016}07016 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07017}07017   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_ga68b8d9ca22720c9034753c604d83500d}{IS\_TIM\_BREAK\_INSTANCE}}(TIMx))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07018}07018   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07019}07019     \textcolor{comment}{/* Check parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07020}07020     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga716c8082a9f18e07c876aa528a3f128d}{IS\_TIM\_OCNIDLE\_STATE}}(OC\_Config-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a78d21970d78c1e3e328692743406ba25}{OCNIdleState}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07021}07021     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga7c2f6448bbecfc404a3644cc5c978789}{IS\_TIM\_OCIDLE\_STATE}}(OC\_Config-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a57bb589da3cf2b39b727fe4a3d334ab3}{OCIdleState}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07022}07022 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07023}07023     \textcolor{comment}{/* Reset the Output Compare and Output Compare N IDLE State */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07024}07024     tmpcr2 \&= \string~TIM\_CR2\_OIS1;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07025}07025     tmpcr2 \&= \string~TIM\_CR2\_OIS1N;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07026}07026     \textcolor{comment}{/* Set the Output Idle state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07027}07027     tmpcr2 |= OC\_Config-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a57bb589da3cf2b39b727fe4a3d334ab3}{OCIdleState}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07028}07028     \textcolor{comment}{/* Set the Output N Idle state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07029}07029     tmpcr2 |= OC\_Config-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a78d21970d78c1e3e328692743406ba25}{OCNIdleState}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07030}07030   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07031}07031 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07032}07032   \textcolor{comment}{/* Write to TIMx CR2 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07033}07033   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} = tmpcr2;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07034}07034 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07035}07035   \textcolor{comment}{/* Write to TIMx CCMR1 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07036}07036   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}} = tmpccmrx;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07037}07037 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07038}07038   \textcolor{comment}{/* Set the Capture Compare Register value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07039}07039   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adab1e24ef769bbcb3e3769feae192ffb}{CCR1}} = OC\_Config-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a5251c3bce4ca5baf013bc0ace0865a4c}{Pulse}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07040}07040 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07041}07041   \textcolor{comment}{/* Write to TIMx CCER */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07042}07042   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}} = tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07043}07043 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07044}07044 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07051}07051 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___private___functions_ga20370137a5c000fa4739d30669e67b8c}{TIM\_OC2\_SetConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\_OC\_InitTypeDef}} *OC\_Config)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07052}07052 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07053}07053   uint32\_t tmpccmrx;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07054}07054   uint32\_t tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07055}07055   uint32\_t tmpcr2;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07056}07056 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07057}07057   \textcolor{comment}{/* Disable the Channel 2: Reset the CC2E Bit */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07058}07058   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}} \&= \string~TIM\_CCER\_CC2E;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07059}07059 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07060}07060   \textcolor{comment}{/* Get the TIMx CCER register value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07061}07061   tmpccer = TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07062}07062   \textcolor{comment}{/* Get the TIMx CR2 register value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07063}07063   tmpcr2 =  TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07064}07064 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07065}07065   \textcolor{comment}{/* Get the TIMx CCMR1 register value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07066}07066   tmpccmrx = TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07067}07067 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07068}07068   \textcolor{comment}{/* Reset the Output Compare mode and Capture/Compare selection Bits */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07069}07069   tmpccmrx \&= \string~TIM\_CCMR1\_OC2M;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07070}07070   tmpccmrx \&= \string~TIM\_CCMR1\_CC2S;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07071}07071 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07072}07072   \textcolor{comment}{/* Select the Output Compare Mode */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07073}07073   tmpccmrx |= (OC\_Config-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_add4ac9143086c89effbede5c54e958bf}{OCMode}} << 8U);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07074}07074 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07075}07075   \textcolor{comment}{/* Reset the Output Polarity level */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07076}07076   tmpccer \&= \string~TIM\_CCER\_CC2P;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07077}07077   \textcolor{comment}{/* Set the Output Compare Polarity */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07078}07078   tmpccer |= (OC\_Config-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a781c7dae9dec8b6c974b1bdf591b77e7}{OCPolarity}} << 4U);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07079}07079 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07080}07080   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_gaff02acd71e7967406e03b59d77944626}{IS\_TIM\_CCXN\_INSTANCE}}(TIMx, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07081}07081   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07082}07082     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_gab196fb0e0bafa567b6888e72f0496a55}{IS\_TIM\_OCN\_POLARITY}}(OC\_Config-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a978da9dd7cda80eb5fe8d04828b9bbcc}{OCNPolarity}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07083}07083 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07084}07084     \textcolor{comment}{/* Reset the Output N Polarity level */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07085}07085     tmpccer \&= \string~TIM\_CCER\_CC2NP;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07086}07086     \textcolor{comment}{/* Set the Output N Polarity */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07087}07087     tmpccer |= (OC\_Config-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a978da9dd7cda80eb5fe8d04828b9bbcc}{OCNPolarity}} << 4U);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07088}07088     \textcolor{comment}{/* Reset the Output N State */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07089}07089     tmpccer \&= \string~TIM\_CCER\_CC2NE;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07090}07090 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07091}07091   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07092}07092 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07093}07093   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_ga68b8d9ca22720c9034753c604d83500d}{IS\_TIM\_BREAK\_INSTANCE}}(TIMx))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07094}07094   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07095}07095     \textcolor{comment}{/* Check parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07096}07096     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga716c8082a9f18e07c876aa528a3f128d}{IS\_TIM\_OCNIDLE\_STATE}}(OC\_Config-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a78d21970d78c1e3e328692743406ba25}{OCNIdleState}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07097}07097     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga7c2f6448bbecfc404a3644cc5c978789}{IS\_TIM\_OCIDLE\_STATE}}(OC\_Config-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a57bb589da3cf2b39b727fe4a3d334ab3}{OCIdleState}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07098}07098 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07099}07099     \textcolor{comment}{/* Reset the Output Compare and Output Compare N IDLE State */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07100}07100     tmpcr2 \&= \string~TIM\_CR2\_OIS2;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07101}07101     tmpcr2 \&= \string~TIM\_CR2\_OIS2N;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07102}07102     \textcolor{comment}{/* Set the Output Idle state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07103}07103     tmpcr2 |= (OC\_Config-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a57bb589da3cf2b39b727fe4a3d334ab3}{OCIdleState}} << 2U);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07104}07104     \textcolor{comment}{/* Set the Output N Idle state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07105}07105     tmpcr2 |= (OC\_Config-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a78d21970d78c1e3e328692743406ba25}{OCNIdleState}} << 2U);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07106}07106   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07107}07107 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07108}07108   \textcolor{comment}{/* Write to TIMx CR2 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07109}07109   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} = tmpcr2;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07110}07110 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07111}07111   \textcolor{comment}{/* Write to TIMx CCMR1 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07112}07112   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}} = tmpccmrx;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07113}07113 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07114}07114   \textcolor{comment}{/* Set the Capture Compare Register value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07115}07115   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab90aa584f07eeeac364a67f5e05faa93}{CCR2}} = OC\_Config-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a5251c3bce4ca5baf013bc0ace0865a4c}{Pulse}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07116}07116 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07117}07117   \textcolor{comment}{/* Write to TIMx CCER */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07118}07118   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}} = tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07119}07119 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07120}07120 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07127}07127 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_OC3\_SetConfig(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\_OC\_InitTypeDef}} *OC\_Config)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07128}07128 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07129}07129   uint32\_t tmpccmrx;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07130}07130   uint32\_t tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07131}07131   uint32\_t tmpcr2;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07132}07132 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07133}07133   \textcolor{comment}{/* Disable the Channel 3: Reset the CC2E Bit */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07134}07134   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}} \&= \string~TIM\_CCER\_CC3E;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07135}07135 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07136}07136   \textcolor{comment}{/* Get the TIMx CCER register value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07137}07137   tmpccer = TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07138}07138   \textcolor{comment}{/* Get the TIMx CR2 register value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07139}07139   tmpcr2 =  TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07140}07140 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07141}07141   \textcolor{comment}{/* Get the TIMx CCMR2 register value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07142}07142   tmpccmrx = TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a091452256c9a16c33d891f4d32b395bf}{CCMR2}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07143}07143 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07144}07144   \textcolor{comment}{/* Reset the Output Compare mode and Capture/Compare selection Bits */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07145}07145   tmpccmrx \&= \string~TIM\_CCMR2\_OC3M;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07146}07146   tmpccmrx \&= \string~TIM\_CCMR2\_CC3S;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07147}07147   \textcolor{comment}{/* Select the Output Compare Mode */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07148}07148   tmpccmrx |= OC\_Config-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_add4ac9143086c89effbede5c54e958bf}{OCMode}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07149}07149 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07150}07150   \textcolor{comment}{/* Reset the Output Polarity level */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07151}07151   tmpccer \&= \string~TIM\_CCER\_CC3P;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07152}07152   \textcolor{comment}{/* Set the Output Compare Polarity */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07153}07153   tmpccer |= (OC\_Config-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a781c7dae9dec8b6c974b1bdf591b77e7}{OCPolarity}} << 8U);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07154}07154 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07155}07155   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_gaff02acd71e7967406e03b59d77944626}{IS\_TIM\_CCXN\_INSTANCE}}(TIMx, \mbox{\hyperlink{group___t_i_m___channel_ga4ea100c1789b178f3cb46721b7257e2d}{TIM\_CHANNEL\_3}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07156}07156   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07157}07157     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_gab196fb0e0bafa567b6888e72f0496a55}{IS\_TIM\_OCN\_POLARITY}}(OC\_Config-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a978da9dd7cda80eb5fe8d04828b9bbcc}{OCNPolarity}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07158}07158 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07159}07159     \textcolor{comment}{/* Reset the Output N Polarity level */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07160}07160     tmpccer \&= \string~TIM\_CCER\_CC3NP;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07161}07161     \textcolor{comment}{/* Set the Output N Polarity */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07162}07162     tmpccer |= (OC\_Config-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a978da9dd7cda80eb5fe8d04828b9bbcc}{OCNPolarity}} << 8U);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07163}07163     \textcolor{comment}{/* Reset the Output N State */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07164}07164     tmpccer \&= \string~TIM\_CCER\_CC3NE;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07165}07165   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07166}07166 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07167}07167   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_ga68b8d9ca22720c9034753c604d83500d}{IS\_TIM\_BREAK\_INSTANCE}}(TIMx))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07168}07168   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07169}07169     \textcolor{comment}{/* Check parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07170}07170     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga716c8082a9f18e07c876aa528a3f128d}{IS\_TIM\_OCNIDLE\_STATE}}(OC\_Config-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a78d21970d78c1e3e328692743406ba25}{OCNIdleState}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07171}07171     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga7c2f6448bbecfc404a3644cc5c978789}{IS\_TIM\_OCIDLE\_STATE}}(OC\_Config-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a57bb589da3cf2b39b727fe4a3d334ab3}{OCIdleState}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07172}07172 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07173}07173     \textcolor{comment}{/* Reset the Output Compare and Output Compare N IDLE State */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07174}07174     tmpcr2 \&= \string~TIM\_CR2\_OIS3;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07175}07175     tmpcr2 \&= \string~TIM\_CR2\_OIS3N;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07176}07176     \textcolor{comment}{/* Set the Output Idle state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07177}07177     tmpcr2 |= (OC\_Config-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a57bb589da3cf2b39b727fe4a3d334ab3}{OCIdleState}} << 4U);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07178}07178     \textcolor{comment}{/* Set the Output N Idle state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07179}07179     tmpcr2 |= (OC\_Config-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a78d21970d78c1e3e328692743406ba25}{OCNIdleState}} << 4U);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07180}07180   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07181}07181 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07182}07182   \textcolor{comment}{/* Write to TIMx CR2 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07183}07183   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} = tmpcr2;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07184}07184 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07185}07185   \textcolor{comment}{/* Write to TIMx CCMR2 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07186}07186   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a091452256c9a16c33d891f4d32b395bf}{CCMR2}} = tmpccmrx;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07187}07187 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07188}07188   \textcolor{comment}{/* Set the Capture Compare Register value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07189}07189   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a27a478cc47a3dff478555ccb985b06a2}{CCR3}} = OC\_Config-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a5251c3bce4ca5baf013bc0ace0865a4c}{Pulse}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07190}07190 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07191}07191   \textcolor{comment}{/* Write to TIMx CCER */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07192}07192   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}} = tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07193}07193 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07194}07194 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07201}07201 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_OC4\_SetConfig(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\_OC\_InitTypeDef}} *OC\_Config)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07202}07202 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07203}07203   uint32\_t tmpccmrx;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07204}07204   uint32\_t tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07205}07205   uint32\_t tmpcr2;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07206}07206 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07207}07207   \textcolor{comment}{/* Disable the Channel 4: Reset the CC4E Bit */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07208}07208   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}} \&= \string~TIM\_CCER\_CC4E;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07209}07209 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07210}07210   \textcolor{comment}{/* Get the TIMx CCER register value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07211}07211   tmpccer = TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07212}07212   \textcolor{comment}{/* Get the TIMx CR2 register value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07213}07213   tmpcr2 =  TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07214}07214 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07215}07215   \textcolor{comment}{/* Get the TIMx CCMR2 register value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07216}07216   tmpccmrx = TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a091452256c9a16c33d891f4d32b395bf}{CCMR2}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07217}07217 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07218}07218   \textcolor{comment}{/* Reset the Output Compare mode and Capture/Compare selection Bits */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07219}07219   tmpccmrx \&= \string~TIM\_CCMR2\_OC4M;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07220}07220   tmpccmrx \&= \string~TIM\_CCMR2\_CC4S;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07221}07221 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07222}07222   \textcolor{comment}{/* Select the Output Compare Mode */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07223}07223   tmpccmrx |= (OC\_Config-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_add4ac9143086c89effbede5c54e958bf}{OCMode}} << 8U);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07224}07224 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07225}07225   \textcolor{comment}{/* Reset the Output Polarity level */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07226}07226   tmpccer \&= \string~TIM\_CCER\_CC4P;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07227}07227   \textcolor{comment}{/* Set the Output Compare Polarity */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07228}07228   tmpccer |= (OC\_Config-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a781c7dae9dec8b6c974b1bdf591b77e7}{OCPolarity}} << 12U);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07229}07229 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07230}07230   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_ga68b8d9ca22720c9034753c604d83500d}{IS\_TIM\_BREAK\_INSTANCE}}(TIMx))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07231}07231   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07232}07232     \textcolor{comment}{/* Check parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07233}07233     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga7c2f6448bbecfc404a3644cc5c978789}{IS\_TIM\_OCIDLE\_STATE}}(OC\_Config-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a57bb589da3cf2b39b727fe4a3d334ab3}{OCIdleState}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07234}07234 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07235}07235     \textcolor{comment}{/* Reset the Output Compare IDLE State */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07236}07236     tmpcr2 \&= \string~TIM\_CR2\_OIS4;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07237}07237 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07238}07238     \textcolor{comment}{/* Set the Output Idle state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07239}07239     tmpcr2 |= (OC\_Config-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a57bb589da3cf2b39b727fe4a3d334ab3}{OCIdleState}} << 6U);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07240}07240   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07241}07241 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07242}07242   \textcolor{comment}{/* Write to TIMx CR2 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07243}07243   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} = tmpcr2;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07244}07244 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07245}07245   \textcolor{comment}{/* Write to TIMx CCMR2 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07246}07246   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a091452256c9a16c33d891f4d32b395bf}{CCMR2}} = tmpccmrx;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07247}07247 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07248}07248   \textcolor{comment}{/* Set the Capture Compare Register value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07249}07249   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a85fdb75569bd7ea26fa48544786535be}{CCR4}} = OC\_Config-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a5251c3bce4ca5baf013bc0ace0865a4c}{Pulse}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07250}07250 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07251}07251   \textcolor{comment}{/* Write to TIMx CCER */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07252}07252   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}} = tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07253}07253 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07254}07254 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07261}07261 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_OC5\_SetConfig(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07262}07262                               \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\_OC\_InitTypeDef}} *OC\_Config)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07263}07263 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07264}07264   uint32\_t tmpccmrx;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07265}07265   uint32\_t tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07266}07266   uint32\_t tmpcr2;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07267}07267 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07268}07268   \textcolor{comment}{/* Disable the output: Reset the CCxE Bit */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07269}07269   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}} \&= \string~TIM\_CCER\_CC5E;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07270}07270 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07271}07271   \textcolor{comment}{/* Get the TIMx CCER register value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07272}07272   tmpccer = TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07273}07273   \textcolor{comment}{/* Get the TIMx CR2 register value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07274}07274   tmpcr2 =  TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07275}07275   \textcolor{comment}{/* Get the TIMx CCMR1 register value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07276}07276   tmpccmrx = TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_aeae3f2752306d96164bb0b895aec60da}{CCMR3}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07277}07277 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07278}07278   \textcolor{comment}{/* Reset the Output Compare Mode Bits */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07279}07279   tmpccmrx \&= \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9288ac5e548cd27131a8178dbb439148}{TIM\_CCMR3\_OC5M}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07280}07280   \textcolor{comment}{/* Select the Output Compare Mode */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07281}07281   tmpccmrx |= OC\_Config-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_add4ac9143086c89effbede5c54e958bf}{OCMode}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07282}07282 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07283}07283   \textcolor{comment}{/* Reset the Output Polarity level */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07284}07284   tmpccer \&= \string~TIM\_CCER\_CC5P;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07285}07285   \textcolor{comment}{/* Set the Output Compare Polarity */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07286}07286   tmpccer |= (OC\_Config-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a781c7dae9dec8b6c974b1bdf591b77e7}{OCPolarity}} << 16U);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07287}07287 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07288}07288   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_ga68b8d9ca22720c9034753c604d83500d}{IS\_TIM\_BREAK\_INSTANCE}}(TIMx))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07289}07289   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07290}07290     \textcolor{comment}{/* Reset the Output Compare IDLE State */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07291}07291     tmpcr2 \&= \string~TIM\_CR2\_OIS5;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07292}07292     \textcolor{comment}{/* Set the Output Idle state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07293}07293     tmpcr2 |= (OC\_Config-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a57bb589da3cf2b39b727fe4a3d334ab3}{OCIdleState}} << 8U);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07294}07294   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07295}07295   \textcolor{comment}{/* Write to TIMx CR2 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07296}07296   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} = tmpcr2;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07297}07297 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07298}07298   \textcolor{comment}{/* Write to TIMx CCMR3 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07299}07299   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_aeae3f2752306d96164bb0b895aec60da}{CCMR3}} = tmpccmrx;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07300}07300 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07301}07301   \textcolor{comment}{/* Set the Capture Compare Register value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07302}07302   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a34474d97b298c0bf671b72203ae43713}{CCR5}} = OC\_Config-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a5251c3bce4ca5baf013bc0ace0865a4c}{Pulse}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07303}07303 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07304}07304   \textcolor{comment}{/* Write to TIMx CCER */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07305}07305   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}} = tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07306}07306 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07307}07307 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07314}07314 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_OC6\_SetConfig(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07315}07315                               \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\_OC\_InitTypeDef}} *OC\_Config)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07316}07316 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07317}07317   uint32\_t tmpccmrx;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07318}07318   uint32\_t tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07319}07319   uint32\_t tmpcr2;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07320}07320 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07321}07321   \textcolor{comment}{/* Disable the output: Reset the CCxE Bit */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07322}07322   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}} \&= \string~TIM\_CCER\_CC6E;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07323}07323 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07324}07324   \textcolor{comment}{/* Get the TIMx CCER register value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07325}07325   tmpccer = TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07326}07326   \textcolor{comment}{/* Get the TIMx CR2 register value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07327}07327   tmpcr2 =  TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07328}07328   \textcolor{comment}{/* Get the TIMx CCMR1 register value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07329}07329   tmpccmrx = TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_aeae3f2752306d96164bb0b895aec60da}{CCMR3}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07330}07330 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07331}07331   \textcolor{comment}{/* Reset the Output Compare Mode Bits */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07332}07332   tmpccmrx \&= \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41403a6becee1f75d12757fb922559cb}{TIM\_CCMR3\_OC6M}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07333}07333   \textcolor{comment}{/* Select the Output Compare Mode */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07334}07334   tmpccmrx |= (OC\_Config-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_add4ac9143086c89effbede5c54e958bf}{OCMode}} << 8U);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07335}07335 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07336}07336   \textcolor{comment}{/* Reset the Output Polarity level */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07337}07337   tmpccer \&= (uint32\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80cc5355d63f2bcf28a31921e2a165e7}{TIM\_CCER\_CC6P}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07338}07338   \textcolor{comment}{/* Set the Output Compare Polarity */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07339}07339   tmpccer |= (OC\_Config-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a781c7dae9dec8b6c974b1bdf591b77e7}{OCPolarity}} << 20U);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07340}07340 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07341}07341   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_ga68b8d9ca22720c9034753c604d83500d}{IS\_TIM\_BREAK\_INSTANCE}}(TIMx))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07342}07342   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07343}07343     \textcolor{comment}{/* Reset the Output Compare IDLE State */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07344}07344     tmpcr2 \&= \string~TIM\_CR2\_OIS6;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07345}07345     \textcolor{comment}{/* Set the Output Idle state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07346}07346     tmpcr2 |= (OC\_Config-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a57bb589da3cf2b39b727fe4a3d334ab3}{OCIdleState}} << 10U);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07347}07347   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07348}07348 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07349}07349   \textcolor{comment}{/* Write to TIMx CR2 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07350}07350   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} = tmpcr2;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07351}07351 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07352}07352   \textcolor{comment}{/* Write to TIMx CCMR3 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07353}07353   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_aeae3f2752306d96164bb0b895aec60da}{CCMR3}} = tmpccmrx;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07354}07354 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07355}07355   \textcolor{comment}{/* Set the Capture Compare Register value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07356}07356   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a522126f56497797646c95acb049bfa9c}{CCR6}} = OC\_Config-\/>\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a5251c3bce4ca5baf013bc0ace0865a4c}{Pulse}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07357}07357 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07358}07358   \textcolor{comment}{/* Write to TIMx CCER */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07359}07359   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}} = tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07360}07360 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07361}07361 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07368}07368 \textcolor{keyword}{static} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} TIM\_SlaveTimer\_SetConfig(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07369}07369                                                   \mbox{\hyperlink{struct_t_i_m___slave_config_type_def}{TIM\_SlaveConfigTypeDef}} *sSlaveConfig)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07370}07370 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07371}07371   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07372}07372   uint32\_t tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07373}07373   uint32\_t tmpccmr1;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07374}07374   uint32\_t tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07375}07375 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07376}07376   \textcolor{comment}{/* Get the TIMx SMCR register value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07377}07377   tmpsmcr = htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07378}07378 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07379}07379   \textcolor{comment}{/* Reset the Trigger Selection Bits */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07380}07380   tmpsmcr \&= \string~TIM\_SMCR\_TS;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07381}07381   \textcolor{comment}{/* Set the Input Trigger source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07382}07382   tmpsmcr |= sSlaveConfig-\/>\mbox{\hyperlink{struct_t_i_m___slave_config_type_def_a11eb45de70bcf3e3111a2d39bfc77074}{InputTrigger}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07383}07383 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07384}07384   \textcolor{comment}{/* Reset the slave mode Bits */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07385}07385   tmpsmcr \&= \string~TIM\_SMCR\_SMS;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07386}07386   \textcolor{comment}{/* Set the slave mode */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07387}07387   tmpsmcr |= sSlaveConfig-\/>\mbox{\hyperlink{struct_t_i_m___slave_config_type_def_aa2b0001c7fceb00968ca503040874b4a}{SlaveMode}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07388}07388 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07389}07389   \textcolor{comment}{/* Write to TIMx SMCR */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07390}07390   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} = tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07391}07391 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07392}07392   \textcolor{comment}{/* Configure the trigger prescaler, filter, and polarity */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07393}07393   \textcolor{keywordflow}{switch} (sSlaveConfig-\/>\mbox{\hyperlink{struct_t_i_m___slave_config_type_def_a11eb45de70bcf3e3111a2d39bfc77074}{InputTrigger}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07394}07394   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07395}07395     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___trigger___selection_gaece08e02e056613a882aa7ff0a6ccc2d}{TIM\_TS\_ETRF}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07396}07396     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07397}07397       \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07398}07398       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gae5a69e35f2871a8a12ed49d534bebde4}{IS\_TIM\_CLOCKSOURCE\_ETRMODE1\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07399}07399       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_gac38c7d0c59f17b5a6d9ff01b82ddae43}{IS\_TIM\_TRIGGERPRESCALER}}(sSlaveConfig-\/>\mbox{\hyperlink{struct_t_i_m___slave_config_type_def_aa2906798e3808ed40ac203a741512b55}{TriggerPrescaler}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07400}07400       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga4389836fe0783c8661deb7b7d58dd217}{IS\_TIM\_TRIGGERPOLARITY}}(sSlaveConfig-\/>\mbox{\hyperlink{struct_t_i_m___slave_config_type_def_afd12184c6e590581c775504a2e6c048c}{TriggerPolarity}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07401}07401       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_gab1d40d533bb6edb9920f682ab8b4f96a}{IS\_TIM\_TRIGGERFILTER}}(sSlaveConfig-\/>\mbox{\hyperlink{struct_t_i_m___slave_config_type_def_aef9e224ccafea4bfdd64193ea84feaf3}{TriggerFilter}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07402}07402       \textcolor{comment}{/* Configure the ETR Trigger source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07403}07403       \mbox{\hyperlink{group___t_i_m___private___functions_ga0dc6b90093e2510142a5b21d75e025e0}{TIM\_ETR\_SetConfig}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07404}07404                         sSlaveConfig-\/>\mbox{\hyperlink{struct_t_i_m___slave_config_type_def_aa2906798e3808ed40ac203a741512b55}{TriggerPrescaler}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07405}07405                         sSlaveConfig-\/>\mbox{\hyperlink{struct_t_i_m___slave_config_type_def_afd12184c6e590581c775504a2e6c048c}{TriggerPolarity}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07406}07406                         sSlaveConfig-\/>\mbox{\hyperlink{struct_t_i_m___slave_config_type_def_aef9e224ccafea4bfdd64193ea84feaf3}{TriggerFilter}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07407}07407       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07408}07408     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07409}07409 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07410}07410     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___trigger___selection_ga8c89554efc693e679c94b5a749af123c}{TIM\_TS\_TI1F\_ED}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07411}07411     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07412}07412       \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07413}07413       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gac7112e497da4af622a9893426963584e}{IS\_TIM\_CC1\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07414}07414       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_gab1d40d533bb6edb9920f682ab8b4f96a}{IS\_TIM\_TRIGGERFILTER}}(sSlaveConfig-\/>\mbox{\hyperlink{struct_t_i_m___slave_config_type_def_aef9e224ccafea4bfdd64193ea84feaf3}{TriggerFilter}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07415}07415 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07416}07416       \textcolor{keywordflow}{if} (sSlaveConfig-\/>\mbox{\hyperlink{struct_t_i_m___slave_config_type_def_aa2b0001c7fceb00968ca503040874b4a}{SlaveMode}} == \mbox{\hyperlink{group___t_i_m___slave___mode_ga4501317fcd7649e5ff46db6fe69938e0}{TIM\_SLAVEMODE\_GATED}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07417}07417       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07418}07418         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07419}07419       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07420}07420 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07421}07421       \textcolor{comment}{/* Disable the Channel 1: Reset the CC1E Bit */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07422}07422       tmpccer = htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07423}07423       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}} \&= \string~TIM\_CCER\_CC1E;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07424}07424       tmpccmr1 = htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07425}07425 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07426}07426       \textcolor{comment}{/* Set the filter */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07427}07427       tmpccmr1 \&= \string~TIM\_CCMR1\_IC1F;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07428}07428       tmpccmr1 |= ((sSlaveConfig-\/>\mbox{\hyperlink{struct_t_i_m___slave_config_type_def_aef9e224ccafea4bfdd64193ea84feaf3}{TriggerFilter}}) << 4U);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07429}07429 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07430}07430       \textcolor{comment}{/* Write to TIMx CCMR1 and CCER registers */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07431}07431       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}} = tmpccmr1;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07432}07432       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}} = tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07433}07433       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07434}07434     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07435}07435 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07436}07436     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___trigger___selection_ga38d3514d54bcdb0ea8ac8bd91c5832b5}{TIM\_TS\_TI1FP1}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07437}07437     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07438}07438       \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07439}07439       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gac7112e497da4af622a9893426963584e}{IS\_TIM\_CC1\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07440}07440       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga4389836fe0783c8661deb7b7d58dd217}{IS\_TIM\_TRIGGERPOLARITY}}(sSlaveConfig-\/>\mbox{\hyperlink{struct_t_i_m___slave_config_type_def_afd12184c6e590581c775504a2e6c048c}{TriggerPolarity}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07441}07441       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_gab1d40d533bb6edb9920f682ab8b4f96a}{IS\_TIM\_TRIGGERFILTER}}(sSlaveConfig-\/>\mbox{\hyperlink{struct_t_i_m___slave_config_type_def_aef9e224ccafea4bfdd64193ea84feaf3}{TriggerFilter}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07442}07442 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07443}07443       \textcolor{comment}{/* Configure TI1 Filter and Polarity */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07444}07444       TIM\_TI1\_ConfigInputStage(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07445}07445                                sSlaveConfig-\/>\mbox{\hyperlink{struct_t_i_m___slave_config_type_def_afd12184c6e590581c775504a2e6c048c}{TriggerPolarity}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07446}07446                                sSlaveConfig-\/>\mbox{\hyperlink{struct_t_i_m___slave_config_type_def_aef9e224ccafea4bfdd64193ea84feaf3}{TriggerFilter}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07447}07447       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07448}07448     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07449}07449 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07450}07450     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___trigger___selection_ga0ed58a269bccd3f22d19cc9a2ba3123f}{TIM\_TS\_TI2FP2}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07451}07451     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07452}07452       \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07453}07453       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaf7382b2777543476196a0308d53c522f}{IS\_TIM\_CC2\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07454}07454       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga4389836fe0783c8661deb7b7d58dd217}{IS\_TIM\_TRIGGERPOLARITY}}(sSlaveConfig-\/>\mbox{\hyperlink{struct_t_i_m___slave_config_type_def_afd12184c6e590581c775504a2e6c048c}{TriggerPolarity}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07455}07455       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_gab1d40d533bb6edb9920f682ab8b4f96a}{IS\_TIM\_TRIGGERFILTER}}(sSlaveConfig-\/>\mbox{\hyperlink{struct_t_i_m___slave_config_type_def_aef9e224ccafea4bfdd64193ea84feaf3}{TriggerFilter}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07456}07456 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07457}07457       \textcolor{comment}{/* Configure TI2 Filter and Polarity */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07458}07458       TIM\_TI2\_ConfigInputStage(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07459}07459                                sSlaveConfig-\/>\mbox{\hyperlink{struct_t_i_m___slave_config_type_def_afd12184c6e590581c775504a2e6c048c}{TriggerPolarity}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07460}07460                                sSlaveConfig-\/>\mbox{\hyperlink{struct_t_i_m___slave_config_type_def_aef9e224ccafea4bfdd64193ea84feaf3}{TriggerFilter}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07461}07461       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07462}07462     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07463}07463 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07464}07464     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___trigger___selection_gab7cf2b7db3956d4fd1e5a5d84f4891e7}{TIM\_TS\_ITR0}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07465}07465     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___trigger___selection_gad90fbca297153ca9c0112a67ea2c6cb3}{TIM\_TS\_ITR1}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07466}07466     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___trigger___selection_ga8599ba58a5f911d648503c7ac55d4320}{TIM\_TS\_ITR2}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07467}07467     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___trigger___selection_ga63183e611b91c5847040172c0069514d}{TIM\_TS\_ITR3}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07468}07468     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07469}07469       \textcolor{comment}{/* Check the parameter */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07470}07470       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaf7382b2777543476196a0308d53c522f}{IS\_TIM\_CC2\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07471}07471       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07472}07472     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07473}07473 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07474}07474     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07475}07475       \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07476}07476       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07477}07477   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07478}07478 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07479}07479   \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07480}07480 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07481}07481 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07502}07502 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___private___functions_ga83c847710a92f0558c862dd0dc889ff3}{TIM\_TI1\_SetConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t TIM\_ICPolarity, uint32\_t TIM\_ICSelection,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07503}07503                        uint32\_t TIM\_ICFilter)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07504}07504 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07505}07505   uint32\_t tmpccmr1;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07506}07506   uint32\_t tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07507}07507 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07508}07508   \textcolor{comment}{/* Disable the Channel 1: Reset the CC1E Bit */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07509}07509   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}} \&= \string~TIM\_CCER\_CC1E;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07510}07510   tmpccmr1 = TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07511}07511   tmpccer = TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07512}07512 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07513}07513   \textcolor{comment}{/* Select the Input */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07514}07514   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_gaf7382b2777543476196a0308d53c522f}{IS\_TIM\_CC2\_INSTANCE}}(TIMx) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07515}07515   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07516}07516     tmpccmr1 \&= \string~TIM\_CCMR1\_CC1S;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07517}07517     tmpccmr1 |= TIM\_ICSelection;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07518}07518   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07519}07519   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07520}07520   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07521}07521     tmpccmr1 |= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4968b5500d58d1aebce888da31eb5d}{TIM\_CCMR1\_CC1S\_0}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07522}07522   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07523}07523 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07524}07524   \textcolor{comment}{/* Set the filter */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07525}07525   tmpccmr1 \&= \string~TIM\_CCMR1\_IC1F;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07526}07526   tmpccmr1 |= ((TIM\_ICFilter << 4U) \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\_CCMR1\_IC1F}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07527}07527 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07528}07528   \textcolor{comment}{/* Select the Polarity and set the CC1E Bit */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07529}07529   tmpccer \&= \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\_CCER\_CC1NP}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07530}07530   tmpccer |= (TIM\_ICPolarity \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\_CCER\_CC1NP}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07531}07531 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07532}07532   \textcolor{comment}{/* Write to TIMx CCMR1 and CCER registers */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07533}07533   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}} = tmpccmr1;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07534}07534   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}} = tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07535}07535 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07536}07536 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07549}07549 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_TI1\_ConfigInputStage(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t TIM\_ICPolarity, uint32\_t TIM\_ICFilter)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07550}07550 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07551}07551   uint32\_t tmpccmr1;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07552}07552   uint32\_t tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07553}07553 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07554}07554   \textcolor{comment}{/* Disable the Channel 1: Reset the CC1E Bit */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07555}07555   tmpccer = TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07556}07556   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}} \&= \string~TIM\_CCER\_CC1E;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07557}07557   tmpccmr1 = TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07558}07558 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07559}07559   \textcolor{comment}{/* Set the filter */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07560}07560   tmpccmr1 \&= \string~TIM\_CCMR1\_IC1F;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07561}07561   tmpccmr1 |= (TIM\_ICFilter << 4U);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07562}07562 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07563}07563   \textcolor{comment}{/* Select the Polarity and set the CC1E Bit */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07564}07564   tmpccer \&= \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\_CCER\_CC1NP}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07565}07565   tmpccer |= TIM\_ICPolarity;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07566}07566 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07567}07567   \textcolor{comment}{/* Write to TIMx CCMR1 and CCER registers */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07568}07568   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}} = tmpccmr1;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07569}07569   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}} = tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07570}07570 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07571}07571 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07592}07592 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_TI2\_SetConfig(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t TIM\_ICPolarity, uint32\_t TIM\_ICSelection,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07593}07593                               uint32\_t TIM\_ICFilter)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07594}07594 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07595}07595   uint32\_t tmpccmr1;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07596}07596   uint32\_t tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07597}07597 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07598}07598   \textcolor{comment}{/* Disable the Channel 2: Reset the CC2E Bit */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07599}07599   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}} \&= \string~TIM\_CCER\_CC2E;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07600}07600   tmpccmr1 = TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07601}07601   tmpccer = TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07602}07602 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07603}07603   \textcolor{comment}{/* Select the Input */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07604}07604   tmpccmr1 \&= \string~TIM\_CCMR1\_CC2S;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07605}07605   tmpccmr1 |= (TIM\_ICSelection << 8U);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07606}07606 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07607}07607   \textcolor{comment}{/* Set the filter */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07608}07608   tmpccmr1 \&= \string~TIM\_CCMR1\_IC2F;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07609}07609   tmpccmr1 |= ((TIM\_ICFilter << 12U) \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b942752d686c23323880ff576e7dffb}{TIM\_CCMR1\_IC2F}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07610}07610 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07611}07611   \textcolor{comment}{/* Select the Polarity and set the CC2E Bit */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07612}07612   tmpccer \&= \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3136c6e776c6066509d298b6a9b34912}{TIM\_CCER\_CC2P}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de559d8b16b16f3934fddd2aa969f}{TIM\_CCER\_CC2NP}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07613}07613   tmpccer |= ((TIM\_ICPolarity << 4U) \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3136c6e776c6066509d298b6a9b34912}{TIM\_CCER\_CC2P}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de559d8b16b16f3934fddd2aa969f}{TIM\_CCER\_CC2NP}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07614}07614 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07615}07615   \textcolor{comment}{/* Write to TIMx CCMR1 and CCER registers */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07616}07616   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}} = tmpccmr1 ;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07617}07617   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}} = tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07618}07618 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07619}07619 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07632}07632 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_TI2\_ConfigInputStage(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t TIM\_ICPolarity, uint32\_t TIM\_ICFilter)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07633}07633 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07634}07634   uint32\_t tmpccmr1;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07635}07635   uint32\_t tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07636}07636 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07637}07637   \textcolor{comment}{/* Disable the Channel 2: Reset the CC2E Bit */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07638}07638   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}} \&= \string~TIM\_CCER\_CC2E;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07639}07639   tmpccmr1 = TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07640}07640   tmpccer = TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07641}07641 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07642}07642   \textcolor{comment}{/* Set the filter */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07643}07643   tmpccmr1 \&= \string~TIM\_CCMR1\_IC2F;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07644}07644   tmpccmr1 |= (TIM\_ICFilter << 12U);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07645}07645 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07646}07646   \textcolor{comment}{/* Select the Polarity and set the CC2E Bit */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07647}07647   tmpccer \&= \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3136c6e776c6066509d298b6a9b34912}{TIM\_CCER\_CC2P}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de559d8b16b16f3934fddd2aa969f}{TIM\_CCER\_CC2NP}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07648}07648   tmpccer |= (TIM\_ICPolarity << 4U);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07649}07649 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07650}07650   \textcolor{comment}{/* Write to TIMx CCMR1 and CCER registers */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07651}07651   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}} = tmpccmr1 ;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07652}07652   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}} = tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07653}07653 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07654}07654 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07675}07675 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_TI3\_SetConfig(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t TIM\_ICPolarity, uint32\_t TIM\_ICSelection,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07676}07676                               uint32\_t TIM\_ICFilter)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07677}07677 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07678}07678   uint32\_t tmpccmr2;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07679}07679   uint32\_t tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07680}07680 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07681}07681   \textcolor{comment}{/* Disable the Channel 3: Reset the CC3E Bit */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07682}07682   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}} \&= \string~TIM\_CCER\_CC3E;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07683}07683   tmpccmr2 = TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a091452256c9a16c33d891f4d32b395bf}{CCMR2}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07684}07684   tmpccer = TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07685}07685 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07686}07686   \textcolor{comment}{/* Select the Input */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07687}07687   tmpccmr2 \&= \string~TIM\_CCMR2\_CC3S;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07688}07688   tmpccmr2 |= TIM\_ICSelection;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07689}07689 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07690}07690   \textcolor{comment}{/* Set the filter */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07691}07691   tmpccmr2 \&= \string~TIM\_CCMR2\_IC3F;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07692}07692   tmpccmr2 |= ((TIM\_ICFilter << 4U) \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad218af6bd1de72891e1b85d582b766cd}{TIM\_CCMR2\_IC3F}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07693}07693 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07694}07694   \textcolor{comment}{/* Select the Polarity and set the CC3E Bit */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07695}07695   tmpccer \&= \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6220a5cd34c7a7a39e10c854aa00d2e5}{TIM\_CCER\_CC3P}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4029686d3307111d3f9f4400e29e4521}{TIM\_CCER\_CC3NP}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07696}07696   tmpccer |= ((TIM\_ICPolarity << 8U) \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6220a5cd34c7a7a39e10c854aa00d2e5}{TIM\_CCER\_CC3P}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4029686d3307111d3f9f4400e29e4521}{TIM\_CCER\_CC3NP}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07697}07697 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07698}07698   \textcolor{comment}{/* Write to TIMx CCMR2 and CCER registers */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07699}07699   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a091452256c9a16c33d891f4d32b395bf}{CCMR2}} = tmpccmr2;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07700}07700   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}} = tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07701}07701 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07702}07702 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07723}07723 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_TI4\_SetConfig(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t TIM\_ICPolarity, uint32\_t TIM\_ICSelection,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07724}07724                               uint32\_t TIM\_ICFilter)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07725}07725 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07726}07726   uint32\_t tmpccmr2;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07727}07727   uint32\_t tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07728}07728 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07729}07729   \textcolor{comment}{/* Disable the Channel 4: Reset the CC4E Bit */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07730}07730   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}} \&= \string~TIM\_CCER\_CC4E;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07731}07731   tmpccmr2 = TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a091452256c9a16c33d891f4d32b395bf}{CCMR2}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07732}07732   tmpccer = TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07733}07733 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07734}07734   \textcolor{comment}{/* Select the Input */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07735}07735   tmpccmr2 \&= \string~TIM\_CCMR2\_CC4S;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07736}07736   tmpccmr2 |= (TIM\_ICSelection << 8U);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07737}07737 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07738}07738   \textcolor{comment}{/* Set the filter */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07739}07739   tmpccmr2 \&= \string~TIM\_CCMR2\_IC4F;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07740}07740   tmpccmr2 |= ((TIM\_ICFilter << 12U) \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad51653fd06a591294d432385e794a19e}{TIM\_CCMR2\_IC4F}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07741}07741 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07742}07742   \textcolor{comment}{/* Select the Polarity and set the CC4E Bit */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07743}07743   tmpccer \&= \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3faf23dc47e1b0877352d7f5a00f72e1}{TIM\_CCER\_CC4P}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b88bff3f38cec0617ce66fa5aef260}{TIM\_CCER\_CC4NP}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07744}07744   tmpccer |= ((TIM\_ICPolarity << 12U) \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3faf23dc47e1b0877352d7f5a00f72e1}{TIM\_CCER\_CC4P}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b88bff3f38cec0617ce66fa5aef260}{TIM\_CCER\_CC4NP}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07745}07745 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07746}07746   \textcolor{comment}{/* Write to TIMx CCMR2 and CCER registers */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07747}07747   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a091452256c9a16c33d891f4d32b395bf}{CCMR2}} = tmpccmr2;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07748}07748   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}} = tmpccer ;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07749}07749 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07750}07750 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07766}07766 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_ITRx\_SetConfig(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t InputTriggerSource)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07767}07767 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07768}07768   uint32\_t tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07769}07769 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07770}07770   \textcolor{comment}{/* Get the TIMx SMCR register value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07771}07771   tmpsmcr = TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07772}07772   \textcolor{comment}{/* Reset the TS Bits */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07773}07773   tmpsmcr \&= \string~TIM\_SMCR\_TS;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07774}07774   \textcolor{comment}{/* Set the Input Trigger source and the slave mode*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07775}07775   tmpsmcr |= (InputTriggerSource | \mbox{\hyperlink{group___t_i_m___slave___mode_ga90dcf32a66dcb250b18da2ff56471328}{TIM\_SLAVEMODE\_EXTERNAL1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07776}07776   \textcolor{comment}{/* Write to TIMx SMCR */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07777}07777   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} = tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07778}07778 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07796}07796 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___private___functions_ga0dc6b90093e2510142a5b21d75e025e0}{TIM\_ETR\_SetConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t TIM\_ExtTRGPrescaler,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07797}07797                        uint32\_t TIM\_ExtTRGPolarity, uint32\_t ExtTRGFilter)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07798}07798 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07799}07799   uint32\_t tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07800}07800 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07801}07801   tmpsmcr = TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07802}07802 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07803}07803   \textcolor{comment}{/* Reset the ETR Bits */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07804}07804   tmpsmcr \&= \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2ed8b32d9eb8eea251bd1dac4f34668}{TIM\_SMCR\_ETF}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ebb9e631876435e276211d88e797386}{TIM\_SMCR\_ETPS}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\_SMCR\_ECE}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5f335c3d7a4f82d1e91dc1511e3322}{TIM\_SMCR\_ETP}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07805}07805 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07806}07806   \textcolor{comment}{/* Set the Prescaler, the Filter value and the Polarity */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07807}07807   tmpsmcr |= (uint32\_t)(TIM\_ExtTRGPrescaler | (TIM\_ExtTRGPolarity | (ExtTRGFilter << 8U)));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07808}07808 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07809}07809   \textcolor{comment}{/* Write to TIMx SMCR */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07810}07810   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} = tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07811}07811 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07812}07812 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07828}07828 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel, uint32\_t ChannelState)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07829}07829 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07830}07830   uint32\_t tmp;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07831}07831 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07832}07832   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07833}07833   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gac7112e497da4af622a9893426963584e}{IS\_TIM\_CC1\_INSTANCE}}(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07834}07834   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga3641d445a28293a77ddc2232e624a858}{IS\_TIM\_CHANNELS}}(Channel));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07835}07835 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07836}07836   tmp = \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f494b9881e7b97bb2d79f7ad4e79937}{TIM\_CCER\_CC1E}} << (Channel \& 0x1FU); \textcolor{comment}{/* 0x1FU = 31 bits max shift */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07837}07837 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07838}07838   \textcolor{comment}{/* Reset the CCxE Bit */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07839}07839   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}} \&= \string~tmp;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07840}07840 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07841}07841   \textcolor{comment}{/* Set or reset the CCxE Bit */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07842}07842   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}} |= (uint32\_t)(ChannelState << (Channel \& 0x1FU)); \textcolor{comment}{/* 0x1FU = 31 bits max shift */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07843}07843 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07844}07844 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07845}07845 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07852}07852 \textcolor{keywordtype}{void} TIM\_ResetCallback(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07853}07853 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07854}07854   \textcolor{comment}{/* Reset the TIM callback to the legacy weak callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07855}07855   htim-\/>PeriodElapsedCallback             = \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga8a3b0ad512a6e6c6157440b68d395eac}{HAL\_TIM\_PeriodElapsedCallback}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07856}07856   htim-\/>PeriodElapsedHalfCpltCallback     = \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga1f7478d689916e5888f62f97cf4acef3}{HAL\_TIM\_PeriodElapsedHalfCpltCallback}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07857}07857   htim-\/>TriggerCallback                   = \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga189577c72b1963671b26820d8161d678}{HAL\_TIM\_TriggerCallback}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07858}07858   htim-\/>TriggerHalfCpltCallback           = \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga6fb4827960b3fcbc72f81152c3c7a2c3}{HAL\_TIM\_TriggerHalfCpltCallback}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07859}07859   htim-\/>IC\_CaptureCallback                = \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga77a2401a35ddd9bd0b8fc28331b81381}{HAL\_TIM\_IC\_CaptureCallback}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07860}07860   htim-\/>IC\_CaptureHalfCpltCallback        = \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga25ada83fb758075401f1bb9ba1925322}{HAL\_TIM\_IC\_CaptureHalfCpltCallback}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07861}07861   htim-\/>OC\_DelayElapsedCallback           = \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga1fc39499fe9db8b7fb88005e9f107a36}{HAL\_TIM\_OC\_DelayElapsedCallback}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07862}07862   htim-\/>PWM\_PulseFinishedCallback         = \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga07e5fc4d223b16bec2fd6bed547cf91d}{HAL\_TIM\_PWM\_PulseFinishedCallback}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07863}07863   htim-\/>PWM\_PulseFinishedHalfCpltCallback = \mbox{\hyperlink{group___t_i_m___exported___functions___group9_gaf669ea0eacb07d5fee199704b612841f}{HAL\_TIM\_PWM\_PulseFinishedHalfCpltCallback}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07864}07864   htim-\/>ErrorCallback                     = \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga6f0868af383d592940700dbb52fac016}{HAL\_TIM\_ErrorCallback}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07865}07865   htim-\/>CommutationCallback               = \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group6_gaa4189b31d2c006ee33f55f8c6eeba930}{HAL\_TIMEx\_CommutCallback}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07866}07866   htim-\/>CommutationHalfCpltCallback       = \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group6_ga971ecdc215921771e56ed2c4944dc0b1}{HAL\_TIMEx\_CommutHalfCpltCallback}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07867}07867   htim-\/>BreakCallback                     = \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group6_ga2d868a55ca7c62c4a5ef85dec514402c}{HAL\_TIMEx\_BreakCallback}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07868}07868   htim-\/>Break2Callback                    = \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group6_ga1efa3cf97c2c2a7b21a25b55ce2c67fa}{HAL\_TIMEx\_Break2Callback}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07869}07869 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07870}07870 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07871}07871 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim_8c_source_l07876}07876 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HAL\_TIM\_MODULE\_ENABLED */}\textcolor{preprocessor}{}}

\end{DoxyCode}
