<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>DMA Driver: DMA.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">DMA Driver<span id="projectnumber">&#160;STM32F407DMA</span>
   </div>
   <div id="projectbrief">This is documentation of DMA driver written for STM32F407VGT6</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',false);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">DMA.c File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>DMA Driver Implementation for STM32F407VGT6.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="_d_m_a_8h_source.html">DMA.h</a>&quot;</code><br />
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a1b70a4441662b1d6548e803499da414f" id="r_a1b70a4441662b1d6548e803499da414f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1b70a4441662b1d6548e803499da414f">DMA1_Stream0_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:a1b70a4441662b1d6548e803499da414f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA1 Stream 0 Interrupt Handler.  <br /></td></tr>
<tr class="separator:a1b70a4441662b1d6548e803499da414f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31783ba032a9c7268a10ba2b4c59a9fd" id="r_a31783ba032a9c7268a10ba2b4c59a9fd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a31783ba032a9c7268a10ba2b4c59a9fd">DMA1_Stream1_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:a31783ba032a9c7268a10ba2b4c59a9fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA1 Stream 1 Interrupt Handler.  <br /></td></tr>
<tr class="separator:a31783ba032a9c7268a10ba2b4c59a9fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac94fc5e78628ab5037170f7626ded1da" id="r_ac94fc5e78628ab5037170f7626ded1da"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac94fc5e78628ab5037170f7626ded1da">DMA1_Stream2_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:ac94fc5e78628ab5037170f7626ded1da"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA1 Stream 2 Interrupt Handler.  <br /></td></tr>
<tr class="separator:ac94fc5e78628ab5037170f7626ded1da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51d485393cf37043623c8bd0abae12a1" id="r_a51d485393cf37043623c8bd0abae12a1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a51d485393cf37043623c8bd0abae12a1">DMA1_Stream3_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:a51d485393cf37043623c8bd0abae12a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA1 Stream 3 Interrupt Handler.  <br /></td></tr>
<tr class="separator:a51d485393cf37043623c8bd0abae12a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30841f7aec070752b7b989ea8a271039" id="r_a30841f7aec070752b7b989ea8a271039"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a30841f7aec070752b7b989ea8a271039">DMA1_Stream4_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:a30841f7aec070752b7b989ea8a271039"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA1 Stream 4 Interrupt Handler.  <br /></td></tr>
<tr class="separator:a30841f7aec070752b7b989ea8a271039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac201b60d58b0eba2ce0b55710eb3c4d0" id="r_ac201b60d58b0eba2ce0b55710eb3c4d0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac201b60d58b0eba2ce0b55710eb3c4d0">DMA1_Stream5_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:ac201b60d58b0eba2ce0b55710eb3c4d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA1 Stream 5 Interrupt Handler.  <br /></td></tr>
<tr class="separator:ac201b60d58b0eba2ce0b55710eb3c4d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa28fd448462a6347589129f63bb0a388" id="r_aa28fd448462a6347589129f63bb0a388"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa28fd448462a6347589129f63bb0a388">DMA1_Stream6_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:aa28fd448462a6347589129f63bb0a388"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA1 Stream 6 Interrupt Handler.  <br /></td></tr>
<tr class="separator:aa28fd448462a6347589129f63bb0a388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae81787590524971351490705554cc351" id="r_ae81787590524971351490705554cc351"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae81787590524971351490705554cc351">DMA1_Stream7_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:ae81787590524971351490705554cc351"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA1 Stream 7 Interrupt Handler.  <br /></td></tr>
<tr class="separator:ae81787590524971351490705554cc351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf6ce196dde98712e1223b99766e06c0" id="r_aaf6ce196dde98712e1223b99766e06c0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaf6ce196dde98712e1223b99766e06c0">DMA2_Stream0_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:aaf6ce196dde98712e1223b99766e06c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA2 Stream 0 Interrupt Handler.  <br /></td></tr>
<tr class="separator:aaf6ce196dde98712e1223b99766e06c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adab6f3e22e90bd5b1ceebb98022abdf2" id="r_adab6f3e22e90bd5b1ceebb98022abdf2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adab6f3e22e90bd5b1ceebb98022abdf2">DMA2_Stream1_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:adab6f3e22e90bd5b1ceebb98022abdf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA2 Stream 1 Interrupt Handler.  <br /></td></tr>
<tr class="separator:adab6f3e22e90bd5b1ceebb98022abdf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e367d7c7b74485c4c75cdef30ad01e1" id="r_a7e367d7c7b74485c4c75cdef30ad01e1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7e367d7c7b74485c4c75cdef30ad01e1">DMA2_Stream2_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:a7e367d7c7b74485c4c75cdef30ad01e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA2 Stream 2 Interrupt Handler.  <br /></td></tr>
<tr class="separator:a7e367d7c7b74485c4c75cdef30ad01e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a877135f6494d6923d6f6ec32d75d9eeb" id="r_a877135f6494d6923d6f6ec32d75d9eeb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a877135f6494d6923d6f6ec32d75d9eeb">DMA2_Stream3_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:a877135f6494d6923d6f6ec32d75d9eeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA2 Stream 3 Interrupt Handler.  <br /></td></tr>
<tr class="separator:a877135f6494d6923d6f6ec32d75d9eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a295198ed574625d416158a5fc54205ea" id="r_a295198ed574625d416158a5fc54205ea"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a295198ed574625d416158a5fc54205ea">DMA2_Stream4_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:a295198ed574625d416158a5fc54205ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA2 Stream 4 Interrupt Handler.  <br /></td></tr>
<tr class="separator:a295198ed574625d416158a5fc54205ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef190d87febc0414eb7a39bd4c2d2169" id="r_aef190d87febc0414eb7a39bd4c2d2169"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aef190d87febc0414eb7a39bd4c2d2169">DMA2_Stream5_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:aef190d87febc0414eb7a39bd4c2d2169"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA2 Stream 5 Interrupt Handler.  <br /></td></tr>
<tr class="separator:aef190d87febc0414eb7a39bd4c2d2169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76d38919f345dfea8ab0e0cd9e2c47e3" id="r_a76d38919f345dfea8ab0e0cd9e2c47e3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a76d38919f345dfea8ab0e0cd9e2c47e3">DMA2_Stream6_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:a76d38919f345dfea8ab0e0cd9e2c47e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA2 Stream 6 Interrupt Handler.  <br /></td></tr>
<tr class="separator:a76d38919f345dfea8ab0e0cd9e2c47e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc1d00127dcf2fb0afdbc50e4b587fdf" id="r_afc1d00127dcf2fb0afdbc50e4b587fdf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afc1d00127dcf2fb0afdbc50e4b587fdf">DMA2_Stream7_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:afc1d00127dcf2fb0afdbc50e4b587fdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA2 Stream 7 Interrupt Handler.  <br /></td></tr>
<tr class="separator:afc1d00127dcf2fb0afdbc50e4b587fdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e4dbd9fcf1350cd3a084ad0979e8be1" id="r_a4e4dbd9fcf1350cd3a084ad0979e8be1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4e4dbd9fcf1350cd3a084ad0979e8be1">DMA_Reset_Flags</a> (<a class="el" href="struct_d_m_a___flags___typedef.html">DMA_Flags_Typedef</a> flag)</td></tr>
<tr class="memdesc:a4e4dbd9fcf1350cd3a084ad0979e8be1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets all DMA flags in the provided <a class="el" href="struct_d_m_a___flags___typedef.html" title="DMA Flags Structure.">DMA_Flags_Typedef</a> structure.  <br /></td></tr>
<tr class="separator:a4e4dbd9fcf1350cd3a084ad0979e8be1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b2cca06f84161c451609b970445d731" id="r_a0b2cca06f84161c451609b970445d731"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0b2cca06f84161c451609b970445d731">DMA_Clock_Enable</a> (<a class="el" href="struct_d_m_a___config.html">DMA_Config</a> *config)</td></tr>
<tr class="memdesc:a0b2cca06f84161c451609b970445d731"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the clock for the specified DMA controller.  <br /></td></tr>
<tr class="separator:a0b2cca06f84161c451609b970445d731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd18b197c58af528db273fdcef1f4402" id="r_abd18b197c58af528db273fdcef1f4402"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abd18b197c58af528db273fdcef1f4402">DMA_Clock_Disable</a> (<a class="el" href="struct_d_m_a___config.html">DMA_Config</a> *config)</td></tr>
<tr class="memdesc:abd18b197c58af528db273fdcef1f4402"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the clock for the specified DMA controller.  <br /></td></tr>
<tr class="separator:abd18b197c58af528db273fdcef1f4402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51b2415be48eb1182e300e7ce1cb8f0e" id="r_a51b2415be48eb1182e300e7ce1cb8f0e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a51b2415be48eb1182e300e7ce1cb8f0e">DMA_Reset</a> (<a class="el" href="struct_d_m_a___config.html">DMA_Config</a> *config)</td></tr>
<tr class="memdesc:a51b2415be48eb1182e300e7ce1cb8f0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the specified DMA controller.  <br /></td></tr>
<tr class="separator:a51b2415be48eb1182e300e7ce1cb8f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eb32a1f010e33683bee5a049fe96f35" id="r_a8eb32a1f010e33683bee5a049fe96f35"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8eb32a1f010e33683bee5a049fe96f35">DMA_Init</a> (<a class="el" href="struct_d_m_a___config.html">DMA_Config</a> *config)</td></tr>
<tr class="memdesc:a8eb32a1f010e33683bee5a049fe96f35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the DMA with the specified configuration.  <br /></td></tr>
<tr class="separator:a8eb32a1f010e33683bee5a049fe96f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab701597f4de7d7151a0785fbd1c079b0" id="r_ab701597f4de7d7151a0785fbd1c079b0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab701597f4de7d7151a0785fbd1c079b0">DMA_Set_Target</a> (<a class="el" href="struct_d_m_a___config.html">DMA_Config</a> *config)</td></tr>
<tr class="memdesc:ab701597f4de7d7151a0785fbd1c079b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the target memory and peripheral for DMA transfers.  <br /></td></tr>
<tr class="separator:ab701597f4de7d7151a0785fbd1c079b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cb858bb60dacf90587303a00e56c6d1" id="r_a3cb858bb60dacf90587303a00e56c6d1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3cb858bb60dacf90587303a00e56c6d1">DMA_Set_Trigger</a> (<a class="el" href="struct_d_m_a___config.html">DMA_Config</a> *config)</td></tr>
<tr class="memdesc:a3cb858bb60dacf90587303a00e56c6d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets up and enables the DMA stream for data transfer.  <br /></td></tr>
<tr class="separator:a3cb858bb60dacf90587303a00e56c6d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add3431801e75b7f2ce1c8eaaee884edf" id="r_add3431801e75b7f2ce1c8eaaee884edf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#add3431801e75b7f2ce1c8eaaee884edf">DMA_Memory_To_Memory_Transfer</a> (uint32_t *source, uint8_t source_data_size, uint8_t dest_data_size, uint32_t *destination, bool source_increment, bool destination_increment, uint16_t length)</td></tr>
<tr class="memdesc:add3431801e75b7f2ce1c8eaaee884edf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs a memory-to-memory data transfer using DMA.  <br /></td></tr>
<tr class="separator:add3431801e75b7f2ce1c8eaaee884edf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gadcd144dbce032b5ae61e180358f73e2e" id="r_gadcd144dbce032b5ae61e180358f73e2e"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="struct_d_m_a___flags___typedef.html">DMA_Flags_Typedef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Stream0_Flag</b></td></tr>
<tr class="separator:gadcd144dbce032b5ae61e180358f73e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30f88ca1e9a69c740f0f55ee4ccdcdb2" id="r_ga30f88ca1e9a69c740f0f55ee4ccdcdb2"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="struct_d_m_a___flags___typedef.html">DMA_Flags_Typedef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Stream1_Flag</b></td></tr>
<tr class="separator:ga30f88ca1e9a69c740f0f55ee4ccdcdb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67e01b1d095db8374e5f72fa2c77309b" id="r_ga67e01b1d095db8374e5f72fa2c77309b"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="struct_d_m_a___flags___typedef.html">DMA_Flags_Typedef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Stream2_Flag</b></td></tr>
<tr class="separator:ga67e01b1d095db8374e5f72fa2c77309b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe5bdbc76cee48be5474ebaf4b7bc82a" id="r_gabe5bdbc76cee48be5474ebaf4b7bc82a"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="struct_d_m_a___flags___typedef.html">DMA_Flags_Typedef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Stream3_Flag</b></td></tr>
<tr class="separator:gabe5bdbc76cee48be5474ebaf4b7bc82a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08bce23665825ffd8b408eeecb635dbc" id="r_ga08bce23665825ffd8b408eeecb635dbc"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="struct_d_m_a___flags___typedef.html">DMA_Flags_Typedef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Stream4_Flag</b></td></tr>
<tr class="separator:ga08bce23665825ffd8b408eeecb635dbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga754413f6f2cc6cb71903d28e44c265b2" id="r_ga754413f6f2cc6cb71903d28e44c265b2"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="struct_d_m_a___flags___typedef.html">DMA_Flags_Typedef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Stream5_Flag</b></td></tr>
<tr class="separator:ga754413f6f2cc6cb71903d28e44c265b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64ca09e9824aec1ec00c143a6c3bc435" id="r_ga64ca09e9824aec1ec00c143a6c3bc435"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="struct_d_m_a___flags___typedef.html">DMA_Flags_Typedef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Stream6_Flag</b></td></tr>
<tr class="separator:ga64ca09e9824aec1ec00c143a6c3bc435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62afb78f267828326c37f53c4eb7e016" id="r_ga62afb78f267828326c37f53c4eb7e016"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="struct_d_m_a___flags___typedef.html">DMA_Flags_Typedef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Stream7_Flag</b></td></tr>
<tr class="separator:ga62afb78f267828326c37f53c4eb7e016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f432a6e01b512f9da4eee2c423fa8aa" id="r_ga0f432a6e01b512f9da4eee2c423fa8aa"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="struct_d_m_a___flags___typedef.html">DMA_Flags_Typedef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DMA2_Stream0_Flag</b></td></tr>
<tr class="separator:ga0f432a6e01b512f9da4eee2c423fa8aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6442ffb49845ee1dec8568ecc270b9bf" id="r_ga6442ffb49845ee1dec8568ecc270b9bf"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="struct_d_m_a___flags___typedef.html">DMA_Flags_Typedef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DMA2_Stream1_Flag</b></td></tr>
<tr class="separator:ga6442ffb49845ee1dec8568ecc270b9bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78b8f7ee588f45f39d0aa5b6c76af656" id="r_ga78b8f7ee588f45f39d0aa5b6c76af656"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="struct_d_m_a___flags___typedef.html">DMA_Flags_Typedef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DMA2_Stream2_Flag</b></td></tr>
<tr class="separator:ga78b8f7ee588f45f39d0aa5b6c76af656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70ca831689ff155e94b2091407bdb986" id="r_ga70ca831689ff155e94b2091407bdb986"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="struct_d_m_a___flags___typedef.html">DMA_Flags_Typedef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DMA2_Stream3_Flag</b></td></tr>
<tr class="separator:ga70ca831689ff155e94b2091407bdb986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75876121325094fc30070355a6ab8cb8" id="r_ga75876121325094fc30070355a6ab8cb8"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="struct_d_m_a___flags___typedef.html">DMA_Flags_Typedef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DMA2_Stream4_Flag</b></td></tr>
<tr class="separator:ga75876121325094fc30070355a6ab8cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0690440703322e5ae7b7753f32662f51" id="r_ga0690440703322e5ae7b7753f32662f51"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="struct_d_m_a___flags___typedef.html">DMA_Flags_Typedef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DMA2_Stream5_Flag</b></td></tr>
<tr class="separator:ga0690440703322e5ae7b7753f32662f51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fcf59397062cfa8724d7255027e60be" id="r_ga7fcf59397062cfa8724d7255027e60be"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="struct_d_m_a___flags___typedef.html">DMA_Flags_Typedef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DMA2_Stream6_Flag</b></td></tr>
<tr class="separator:ga7fcf59397062cfa8724d7255027e60be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96731ac9e6b153aacc1016aafba0f169" id="r_ga96731ac9e6b153aacc1016aafba0f169"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="struct_d_m_a___flags___typedef.html">DMA_Flags_Typedef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DMA2_Stream7_Flag</b></td></tr>
<tr class="separator:ga96731ac9e6b153aacc1016aafba0f169"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>DMA Driver Implementation for STM32F407VGT6. </p>
<p>This file provides the implementation of the DMA driver for the STM32F407VGT6 microcontroller. It includes functions to initialize DMA, handle DMA interrupts, configure DMA streams, and manage memory-to-memory transfers.</p>
<dl class="section version"><dt>Version</dt><dd>1.0 </dd></dl>
<dl class="section date"><dt>Date</dt><dd>2024-08-21</dd></dl>
<dl class="section author"><dt>Author</dt><dd>Your Name </dd></dl>
<dl class="section copyright"><dt>Copyright</dt><dd>Copyright (c) 2024 </dd></dl>
</div><h2 class="groupheader">Function Documentation</h2>
<a id="a1b70a4441662b1d6548e803499da414f" name="a1b70a4441662b1d6548e803499da414f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b70a4441662b1d6548e803499da414f">&#9670;&#160;</a></span>DMA1_Stream0_IRQHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA1_Stream0_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA1 Stream 0 Interrupt Handler. </p>
<p>This function handles the interrupt for DMA1 Stream 0. It checks the status flags for FIFO error, direct mode error, transfer error, half transfer complete, and transfer complete, and clears the respective interrupt flag after handling it. </p>

</div>
</div>
<a id="a31783ba032a9c7268a10ba2b4c59a9fd" name="a31783ba032a9c7268a10ba2b4c59a9fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31783ba032a9c7268a10ba2b4c59a9fd">&#9670;&#160;</a></span>DMA1_Stream1_IRQHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA1_Stream1_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA1 Stream 1 Interrupt Handler. </p>
<p>This function handles the interrupt for DMA1 Stream 1. It checks the status flags for different events such as FIFO error, direct mode error, transfer error, half transfer complete, and transfer complete. For each event, it sets the corresponding flag in the <code>DMA1_Stream1_Flag</code> structure and clears the respective interrupt flag in the DMA interrupt flag clear register. </p>

</div>
</div>
<a id="ac94fc5e78628ab5037170f7626ded1da" name="ac94fc5e78628ab5037170f7626ded1da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac94fc5e78628ab5037170f7626ded1da">&#9670;&#160;</a></span>DMA1_Stream2_IRQHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA1_Stream2_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA1 Stream 2 Interrupt Handler. </p>
<p>This function handles the interrupt for DMA1 Stream 2. It checks the status flags for different events such as FIFO error, direct mode error, transfer error, half transfer complete, and transfer complete. For each event, it sets the corresponding flag in the <code>DMA1_Stream2_Flag</code> structure and clears the respective interrupt flag in the DMA interrupt flag clear register. </p>

</div>
</div>
<a id="a51d485393cf37043623c8bd0abae12a1" name="a51d485393cf37043623c8bd0abae12a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51d485393cf37043623c8bd0abae12a1">&#9670;&#160;</a></span>DMA1_Stream3_IRQHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA1_Stream3_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA1 Stream 3 Interrupt Handler. </p>
<p>This function handles the interrupt for DMA1 Stream 3. It checks the status flags for different events such as FIFO error, direct mode error, transfer error, half transfer complete, and transfer complete. For each event, it sets the corresponding flag in the <code>DMA1_Stream3_Flag</code> structure and clears the respective interrupt flag in the DMA interrupt flag clear register. </p>

</div>
</div>
<a id="a30841f7aec070752b7b989ea8a271039" name="a30841f7aec070752b7b989ea8a271039"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30841f7aec070752b7b989ea8a271039">&#9670;&#160;</a></span>DMA1_Stream4_IRQHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA1_Stream4_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA1 Stream 4 Interrupt Handler. </p>
<p>This function handles the interrupt for DMA1 Stream 4. It checks the status flags for different events such as FIFO error, direct mode error, transfer error, half transfer complete, and transfer complete. For each event, it sets the corresponding flag in the <code>DMA1_Stream4_Flag</code> structure and clears the respective interrupt flag in the DMA interrupt flag clear register. </p>

</div>
</div>
<a id="ac201b60d58b0eba2ce0b55710eb3c4d0" name="ac201b60d58b0eba2ce0b55710eb3c4d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac201b60d58b0eba2ce0b55710eb3c4d0">&#9670;&#160;</a></span>DMA1_Stream5_IRQHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA1_Stream5_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA1 Stream 5 Interrupt Handler. </p>
<p>This function handles the interrupt for DMA1 Stream 5. It checks the status flags for different events such as FIFO error, direct mode error, transfer error, half transfer complete, and transfer complete. For each event, it sets the corresponding flag in the <code>DMA1_Stream5_Flag</code> structure and clears the respective interrupt flag in the DMA interrupt flag clear register. </p>

</div>
</div>
<a id="aa28fd448462a6347589129f63bb0a388" name="aa28fd448462a6347589129f63bb0a388"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa28fd448462a6347589129f63bb0a388">&#9670;&#160;</a></span>DMA1_Stream6_IRQHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA1_Stream6_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA1 Stream 6 Interrupt Handler. </p>
<p>This function handles the interrupt for DMA1 Stream 6. It checks the status flags for different events such as FIFO error, direct mode error, transfer error, half transfer complete, and transfer complete. For each event, it sets the corresponding flag in the <code>DMA1_Stream6_Flag</code> structure and clears the respective interrupt flag in the DMA interrupt flag clear register. </p>

</div>
</div>
<a id="ae81787590524971351490705554cc351" name="ae81787590524971351490705554cc351"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae81787590524971351490705554cc351">&#9670;&#160;</a></span>DMA1_Stream7_IRQHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA1_Stream7_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA1 Stream 7 Interrupt Handler. </p>
<p>This function handles the interrupt for DMA1 Stream 7. It checks the status flags for different events such as FIFO error, direct mode error, transfer error, half transfer complete, and transfer complete. For each event, it sets the corresponding flag in the <code>DMA1_Stream7_Flag</code> structure and clears the respective interrupt flag in the DMA interrupt flag clear register. </p>

</div>
</div>
<a id="aaf6ce196dde98712e1223b99766e06c0" name="aaf6ce196dde98712e1223b99766e06c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf6ce196dde98712e1223b99766e06c0">&#9670;&#160;</a></span>DMA2_Stream0_IRQHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA2_Stream0_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA2 Stream 0 Interrupt Handler. </p>
<p>This function handles the interrupt for DMA2 Stream 0. It checks the status flags for different events such as FIFO error, direct mode error, transfer error, half transfer complete, and transfer complete. For each event, it sets the corresponding flag in the <code>DMA2_Stream0_Flag</code> structure and clears the respective interrupt flag in the DMA interrupt flag clear register. </p>

</div>
</div>
<a id="adab6f3e22e90bd5b1ceebb98022abdf2" name="adab6f3e22e90bd5b1ceebb98022abdf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adab6f3e22e90bd5b1ceebb98022abdf2">&#9670;&#160;</a></span>DMA2_Stream1_IRQHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA2_Stream1_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA2 Stream 1 Interrupt Handler. </p>
<p>This function handles the interrupt for DMA2 Stream 1. It checks the status flags for different events such as FIFO error, direct mode error, transfer error, half transfer complete, and transfer complete. For each event, it sets the corresponding flag in the <code>DMA2_Stream1_Flag</code> structure and clears the respective interrupt flag in the DMA interrupt flag clear register. </p>

</div>
</div>
<a id="a7e367d7c7b74485c4c75cdef30ad01e1" name="a7e367d7c7b74485c4c75cdef30ad01e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e367d7c7b74485c4c75cdef30ad01e1">&#9670;&#160;</a></span>DMA2_Stream2_IRQHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA2_Stream2_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA2 Stream 2 Interrupt Handler. </p>
<p>This function handles the interrupt for DMA2 Stream 2. It checks the status flags for different events such as FIFO error, direct mode error, transfer error, half transfer complete, and transfer complete. For each event, it sets the corresponding flag in the <code>DMA2_Stream2_Flag</code> structure and clears the respective interrupt flag in the DMA interrupt flag clear register. </p>

</div>
</div>
<a id="a877135f6494d6923d6f6ec32d75d9eeb" name="a877135f6494d6923d6f6ec32d75d9eeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a877135f6494d6923d6f6ec32d75d9eeb">&#9670;&#160;</a></span>DMA2_Stream3_IRQHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA2_Stream3_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA2 Stream 3 Interrupt Handler. </p>
<p>This function handles the interrupt for DMA2 Stream 3. It checks the status flags for different events such as FIFO error, direct mode error, transfer error, half transfer complete, and transfer complete. For each event, it sets the corresponding flag in the <code>DMA2_Stream3_Flag</code> structure and clears the respective interrupt flag in the DMA interrupt flag clear register. </p>

</div>
</div>
<a id="a295198ed574625d416158a5fc54205ea" name="a295198ed574625d416158a5fc54205ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a295198ed574625d416158a5fc54205ea">&#9670;&#160;</a></span>DMA2_Stream4_IRQHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA2_Stream4_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA2 Stream 4 Interrupt Handler. </p>
<p>This function handles the interrupt for DMA2 Stream 4. It checks the status flags for different events such as FIFO error, direct mode error, transfer error, half transfer complete, and transfer complete. For each event, it sets the corresponding flag in the <code>DMA2_Stream4_Flag</code> structure and clears the respective interrupt flag in the DMA interrupt flag clear register. </p>

</div>
</div>
<a id="aef190d87febc0414eb7a39bd4c2d2169" name="aef190d87febc0414eb7a39bd4c2d2169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef190d87febc0414eb7a39bd4c2d2169">&#9670;&#160;</a></span>DMA2_Stream5_IRQHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA2_Stream5_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA2 Stream 5 Interrupt Handler. </p>
<p>This function handles the interrupt for DMA2 Stream 5. It checks the status flags for different events such as FIFO error, direct mode error, transfer error, half transfer complete, and transfer complete. For each event, it sets the corresponding flag in the <code>DMA2_Stream5_Flag</code> structure and clears the respective interrupt flag in the DMA interrupt flag clear register. </p>

</div>
</div>
<a id="a76d38919f345dfea8ab0e0cd9e2c47e3" name="a76d38919f345dfea8ab0e0cd9e2c47e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76d38919f345dfea8ab0e0cd9e2c47e3">&#9670;&#160;</a></span>DMA2_Stream6_IRQHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA2_Stream6_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA2 Stream 6 Interrupt Handler. </p>
<p>This function handles the interrupt for DMA2 Stream 6. It checks the status flags for different events such as FIFO error, direct mode error, transfer error, half transfer complete, and transfer complete. For each event, it sets the corresponding flag in the <code>DMA2_Stream6_Flag</code> structure and clears the respective interrupt flag in the DMA interrupt flag clear register. </p>

</div>
</div>
<a id="afc1d00127dcf2fb0afdbc50e4b587fdf" name="afc1d00127dcf2fb0afdbc50e4b587fdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc1d00127dcf2fb0afdbc50e4b587fdf">&#9670;&#160;</a></span>DMA2_Stream7_IRQHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA2_Stream7_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA2 Stream 7 Interrupt Handler. </p>
<p>This function handles the interrupt for DMA2 Stream 7. It checks the status flags for different events such as FIFO error, direct mode error, transfer error, half transfer complete, and transfer complete. For each event, it sets the corresponding flag in the <code>DMA2_Stream7_Flag</code> structure and clears the respective interrupt flag in the DMA interrupt flag clear register. </p>

</div>
</div>
<a id="abd18b197c58af528db273fdcef1f4402" name="abd18b197c58af528db273fdcef1f4402"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd18b197c58af528db273fdcef1f4402">&#9670;&#160;</a></span>DMA_Clock_Disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_Clock_Disable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___config.html">DMA_Config</a> *</td>          <td class="paramname"><span class="paramname"><em>config</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables the clock for the specified DMA controller. </p>
<p>This function disables the clock for the DMA controller specified in the <code><a class="el" href="struct_d_m_a___config.html" title="DMA configuration structure.">DMA_Config</a></code> structure. It checks whether the controller is <code>DMA1</code> or <code>DMA2</code> and then disables the corresponding clock by clearing the appropriate bit in the RCC AHB1 peripheral clock enable register.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">config</td><td>Pointer to the <code><a class="el" href="struct_d_m_a___config.html" title="DMA configuration structure.">DMA_Config</a></code> structure that contains the DMA controller configuration. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a0b2cca06f84161c451609b970445d731" name="a0b2cca06f84161c451609b970445d731"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b2cca06f84161c451609b970445d731">&#9670;&#160;</a></span>DMA_Clock_Enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_Clock_Enable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___config.html">DMA_Config</a> *</td>          <td class="paramname"><span class="paramname"><em>config</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the clock for the specified DMA controller. </p>
<p>This function enables the clock for the DMA controller specified in the <code><a class="el" href="struct_d_m_a___config.html" title="DMA configuration structure.">DMA_Config</a></code> structure. It checks whether the controller is <code>DMA1</code> or <code>DMA2</code> and then enables the corresponding clock by setting the appropriate bit in the RCC AHB1 peripheral clock enable register.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">config</td><td>Pointer to the <code><a class="el" href="struct_d_m_a___config.html" title="DMA configuration structure.">DMA_Config</a></code> structure that contains the DMA controller configuration. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a8eb32a1f010e33683bee5a049fe96f35" name="a8eb32a1f010e33683bee5a049fe96f35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8eb32a1f010e33683bee5a049fe96f35">&#9670;&#160;</a></span>DMA_Init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int8_t DMA_Init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___config.html">DMA_Config</a> *</td>          <td class="paramname"><span class="paramname"><em>config</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the DMA with the specified configuration. </p>
<p>This function configures the DMA stream with the settings provided in the <code><a class="el" href="struct_d_m_a___config.html" title="DMA configuration structure.">DMA_Config</a></code> structure. It enables the clock for the specified DMA controller, sets up the DMA channel, circular mode, flow control, priority level, data sizes, transfer direction, and interrupts. If interrupts are enabled, it also configures the NVIC for the corresponding DMA stream.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">config</td><td>Pointer to the <code><a class="el" href="struct_d_m_a___config.html" title="DMA configuration structure.">DMA_Config</a></code> structure containing the configuration parameters.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>int8_t Returns 1 on successful initialization, or -1 if an error occurs. </dd></dl>

</div>
</div>
<a id="add3431801e75b7f2ce1c8eaaee884edf" name="add3431801e75b7f2ce1c8eaaee884edf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add3431801e75b7f2ce1c8eaaee884edf">&#9670;&#160;</a></span>DMA_Memory_To_Memory_Transfer()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_Memory_To_Memory_Transfer </td>
          <td>(</td>
          <td class="paramtype">uint32_t *</td>          <td class="paramname"><span class="paramname"><em>source</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t</td>          <td class="paramname"><span class="paramname"><em>source_data_size</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t</td>          <td class="paramname"><span class="paramname"><em>dest_data_size</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *</td>          <td class="paramname"><span class="paramname"><em>destination</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool</td>          <td class="paramname"><span class="paramname"><em>source_increment</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool</td>          <td class="paramname"><span class="paramname"><em>destination_increment</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t</td>          <td class="paramname"><span class="paramname"><em>length</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Performs a memory-to-memory data transfer using DMA. </p>
<p>This function configures and initiates a DMA transfer from a source memory location to a destination memory location. It sets up the data size, increment modes, and the length of the transfer. The function enables the DMA stream, waits for the transfer to complete, and then disables the stream.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">source</td><td>Pointer to the source memory location. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">source_data_size</td><td>Size of the data at the source (8, 16, or 32 bits). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">dest_data_size</td><td>Size of the data at the destination (8, 16, or 32 bits). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">destination</td><td>Pointer to the destination memory location. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">source_increment</td><td>If true, the source address will be incremented after each transfer. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">destination_increment</td><td>If true, the destination address will be incremented after each transfer. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">length</td><td>Number of data items to transfer. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a51b2415be48eb1182e300e7ce1cb8f0e" name="a51b2415be48eb1182e300e7ce1cb8f0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51b2415be48eb1182e300e7ce1cb8f0e">&#9670;&#160;</a></span>DMA_Reset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_Reset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___config.html">DMA_Config</a> *</td>          <td class="paramname"><span class="paramname"><em>config</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Resets the specified DMA controller. </p>
<p>This function resets the DMA controller specified in the <code><a class="el" href="struct_d_m_a___config.html" title="DMA configuration structure.">DMA_Config</a></code> structure. It checks whether the controller is <code>DMA1</code> or <code>DMA2</code> and then triggers a reset by setting the appropriate bit in the RCC AHB1 peripheral reset register.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">config</td><td>Pointer to the <code><a class="el" href="struct_d_m_a___config.html" title="DMA configuration structure.">DMA_Config</a></code> structure that contains the DMA controller configuration. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a4e4dbd9fcf1350cd3a084ad0979e8be1" name="a4e4dbd9fcf1350cd3a084ad0979e8be1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e4dbd9fcf1350cd3a084ad0979e8be1">&#9670;&#160;</a></span>DMA_Reset_Flags()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_Reset_Flags </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___flags___typedef.html">DMA_Flags_Typedef</a></td>          <td class="paramname"><span class="paramname"><em>flag</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Resets all DMA flags in the provided <a class="el" href="struct_d_m_a___flags___typedef.html" title="DMA Flags Structure.">DMA_Flags_Typedef</a> structure. </p>
<p>This function sets all the flags in the provided <code><a class="el" href="struct_d_m_a___flags___typedef.html" title="DMA Flags Structure.">DMA_Flags_Typedef</a></code> structure to <code>false</code>, effectively resetting the state of the flags that monitor DMA events such as direct mode error, FIFO error, half transfer complete, transfer complete, and transfer error.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">flag</td><td>The <code><a class="el" href="struct_d_m_a___flags___typedef.html" title="DMA Flags Structure.">DMA_Flags_Typedef</a></code> structure whose flags are to be reset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ab701597f4de7d7151a0785fbd1c079b0" name="ab701597f4de7d7151a0785fbd1c079b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab701597f4de7d7151a0785fbd1c079b0">&#9670;&#160;</a></span>DMA_Set_Target()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_Set_Target </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___config.html">DMA_Config</a> *</td>          <td class="paramname"><span class="paramname"><em>config</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the target memory and peripheral for DMA transfers. </p>
<p>This function sets up the DMA stream to transfer data between the specified memory and peripheral addresses. It configures the memory and peripheral data sizes, the number of data items to transfer, and the memory pointer increment mode. The function also clears the previous configurations for data size and memory increment before applying the new settings.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">config</td><td>Pointer to the <code><a class="el" href="struct_d_m_a___config.html" title="DMA configuration structure.">DMA_Config</a></code> structure containing the target configuration. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3cb858bb60dacf90587303a00e56c6d1" name="a3cb858bb60dacf90587303a00e56c6d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cb858bb60dacf90587303a00e56c6d1">&#9670;&#160;</a></span>DMA_Set_Trigger()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_Set_Trigger </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___config.html">DMA_Config</a> *</td>          <td class="paramname"><span class="paramname"><em>config</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets up and enables the DMA stream for data transfer. </p>
<p>This function configures the DMA stream trigger by clearing any pending interrupt flags for the specified stream and then enables the stream for data transfer. The function determines which register to modify (LIFCR or HIFCR) based on the stream number and the DMA controller (DMA1 or DMA2).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">config</td><td>Pointer to the <code><a class="el" href="struct_d_m_a___config.html" title="DMA configuration structure.">DMA_Config</a></code> structure that contains the configuration settings. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
