// Seed: 2057427531
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input tri0 id_2
);
  wire [-1 : -1] id_4;
  assign module_1.id_11 = 0;
  parameter id_5 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd17
) (
    output tri id_0,
    input uwire id_1
    , id_13,
    input supply0 id_2,
    input tri _id_3
    , id_14,
    input uwire id_4,
    input tri id_5,
    input tri0 id_6,
    input wor id_7,
    output tri1 id_8,
    input uwire id_9,
    output supply1 id_10,
    input tri id_11
);
  parameter id_15 = 1;
  wire id_16;
  wire id_17;
  assign id_8 = id_15;
  wire id_18;
  logic [-1 : id_3  +  1] id_19;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_6
  );
endmodule
