{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666988382198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666988382198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 28 17:19:42 2022 " "Processing started: Fri Oct 28 17:19:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666988382198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666988382198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj3_phi_equipe0 -c proj3_phi_equipe0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off proj3_phi_equipe0 -c proj3_phi_equipe0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666988382198 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666988382706 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666988382706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BC-comportamento " "Found design unit 1: BC-comportamento" {  } { { "BC.vhd" "" { Text "C:/Users/Mercedes/Documents/QuartusLite/PHI_VHDL/projetos/proj3_phi_equipe0/BC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666988391341 ""} { "Info" "ISGN_ENTITY_NAME" "1 BC " "Found entity 1: BC" {  } { { "BC.vhd" "" { Text "C:/Users/Mercedes/Documents/QuartusLite/PHI_VHDL/projetos/proj3_phi_equipe0/BC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666988391341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666988391341 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BC " "Elaborating entity \"BC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666988391435 ""}
{ "Error" "EVRFX_VHDL_CHOICE_ALREADY_COVERED" "espera_p1 BC.vhd(61) " "VHDL error at BC.vhd(61): choice \"espera_p1\" overlaps with a previous choice" {  } { { "BC.vhd" "" { Text "C:/Users/Mercedes/Documents/QuartusLite/PHI_VHDL/projetos/proj3_phi_equipe0/BC.vhd" 61 0 0 } }  } 0 10321 "VHDL error at %2!s!: choice \"%1!s!\" overlaps with a previous choice" 0 0 "Analysis & Synthesis" 0 -1 1666988391482 ""}
{ "Error" "EVRFX_VHDL_CHOICE_ALREADY_COVERED" "Soma_p1 BC.vhd(72) " "VHDL error at BC.vhd(72): choice \"Soma_p1\" overlaps with a previous choice" {  } { { "BC.vhd" "" { Text "C:/Users/Mercedes/Documents/QuartusLite/PHI_VHDL/projetos/proj3_phi_equipe0/BC.vhd" 72 0 0 } }  } 0 10321 "VHDL error at %2!s!: choice \"%1!s!\" overlaps with a previous choice" 0 0 "Analysis & Synthesis" 0 -1 1666988391482 ""}
{ "Error" "EVRFX_VHDL_CHOICE_ALREADY_COVERED" "Cal_troco_p1 BC.vhd(75) " "VHDL error at BC.vhd(75): choice \"Cal_troco_p1\" overlaps with a previous choice" {  } { { "BC.vhd" "" { Text "C:/Users/Mercedes/Documents/QuartusLite/PHI_VHDL/projetos/proj3_phi_equipe0/BC.vhd" 75 0 0 } }  } 0 10321 "VHDL error at %2!s!: choice \"%1!s!\" overlaps with a previous choice" 0 0 "Analysis & Synthesis" 0 -1 1666988391482 ""}
{ "Error" "EVRFX_VHDL_CHOICE_ALREADY_COVERED" "Libera_p1 BC.vhd(78) " "VHDL error at BC.vhd(78): choice \"Libera_p1\" overlaps with a previous choice" {  } { { "BC.vhd" "" { Text "C:/Users/Mercedes/Documents/QuartusLite/PHI_VHDL/projetos/proj3_phi_equipe0/BC.vhd" 78 0 0 } }  } 0 10321 "VHDL error at %2!s!: choice \"%1!s!\" overlaps with a previous choice" 0 0 "Analysis & Synthesis" 0 -1 1666988391482 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666988391482 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666988391560 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 28 17:19:51 2022 " "Processing ended: Fri Oct 28 17:19:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666988391560 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666988391560 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666988391560 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666988391560 ""}
