Synopsys Actel Technology Mapper, Version mapact, Build 023R, Built Sep 29 2010 09:29:00
Copyright (C) 1994-2010, Synopsys Inc.  All Rights Reserved
Product Version E-2010.09A-1
Reading constraint file: T:\Test Working\KIK2-MSVisualStudio\VMS\100015532\Firmware\100015532TFW.Actel\constraint\top_100015532TFW_synth.sdc
Adding property syn_global_buffers, value 12 to view:work.top_100015532TFW(verilog)
@N: MF249 |Running in 32-bit mode.
@N: MF258 |Gated clock conversion disabled 
Adding property syn_insert_buffer, value "CLKINT", to net PCI_CLK2
Adding property syn_insert_buffer, value "CLKINT", to net PCI_RST
Adding property syn_insert_buffer, value "CLKINT", to net SYSCLK_IN


Available hyper_sources - for debug and ip models
	None Found

Finished RTL optimizations (Time elapsed 0h:00m:01s; Memory used current: 62MB peak: 66MB)

Encoding state machine work.CAN_SJA1000(verilog)-state0[3:0]
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\timer_counter.v":43:1:43:6|Found counter in view:work.OSCILLATOR_COUNTER(verilog) inst counter.count[15:0]
@N:"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\adc_ad7663as.v":140:1:140:6|Found counter in view:work.ADC_AD7663AS(verilog) inst time_out_count[6:0]
@N:"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\adc_ad7663as.v":140:1:140:6|Found counter in view:work.ADC_AD7663AS(verilog) inst ram_wr_pt[11:0]
@N:"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\adc_ad7663as.v":140:1:140:6|Found counter in view:work.ADC_AD7663AS(verilog) inst data_count[11:0]
Encoding state machine work.ADC_AD7663AS(verilog)-state[23:0]
original code -> new code
   00000 -> 000000000000000000000001
   00001 -> 000000000000000000000010
   00010 -> 000000000000000000000100
   00011 -> 000000000000000000001000
   00100 -> 000000000000000000010000
   00101 -> 000000000000000000100000
   00110 -> 000000000000000001000000
   00111 -> 000000000000000010000000
   01000 -> 000000000000000100000000
   01001 -> 000000000000001000000000
   01010 -> 000000000000010000000000
   01011 -> 000000000000100000000000
   01100 -> 000000000001000000000000
   01101 -> 000000000010000000000000
   01110 -> 000000000100000000000000
   01111 -> 000000001000000000000000
   10000 -> 000000010000000000000000
   10001 -> 000000100000000000000000
   10010 -> 000001000000000000000000
   10011 -> 000010000000000000000000
   10100 -> 000100000000000000000000
   10101 -> 001000000000000000000000
   10110 -> 010000000000000000000000
   10111 -> 100000000000000000000000
@N: MF179 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\adc_ad7663as.v":285:8:285:33|Found 12 bit by 12 bit '<' comparator, 'un1_data_count'
@N: MF179 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\adc_ad7663as.v":285:8:285:33|Found 12 bit by 12 bit '<' comparator, 'un1_data_count'
@N: BN115 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\adc_ad7663as.v":285:8:285:33|Removing instance un1_data_count_1 of view:VhdlGenLib.CMP_LT__w12(fcomp) because there are no references to its outputs 
@N:"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\rs485.v":96:1:96:6|Found counter in view:work.RS485(verilog) inst bit_count[7:0]
@N:"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\bridge_cont.v":85:1:85:6|Found counter in view:work.BRIDGE_CONT(verilog) inst cntr_freq[15:0]
@N:"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\bridge_cont.v":132:1:132:6|Found counter in view:work.BRIDGE_CONT(verilog) inst cntr_dutyC[31:0]
@N:"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\bridge_cont.v":123:1:123:6|Found counter in view:work.BRIDGE_CONT(verilog) inst cntr_dutyB[31:0]
@N:"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\bridge_cont.v":114:1:114:6|Found counter in view:work.BRIDGE_CONT(verilog) inst cntr_dutyA[31:0]
@N:"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\timer_counter.v":43:1:43:6|Found counter in view:work.BRIDGE_CONT(verilog) inst over_i_counter.count[15:0]
@N: MF179 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\bridge_cont.v":88:10:88:35|Found 16 bit by 16 bit '<' comparator, 'un1_cntr_freq_1'
@N: MF176 |Default generator successful 
@N: MF179 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\bridge_cont.v":205:6:205:31|Found 16 bit by 16 bit '<' comparator, 'over_curr_buf5'
@N: MF179 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\bridge_cont.v":117:10:117:33|Found 32 bit by 32 bit '<' comparator, 'cntr_dutyA7'
@N: MF179 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\bridge_cont.v":126:10:126:33|Found 32 bit by 32 bit '<' comparator, 'cntr_dutyB6'
@N: MF179 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\bridge_cont.v":135:10:135:33|Found 32 bit by 32 bit '<' comparator, 'cntr_dutyC6'
@N: MF179 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\bridge_cont.v":88:10:88:35|Found 16 bit by 16 bit '<' comparator, 'un1_cntr_freq_1'
@N: MF176 |Default generator successful 
@N: MF179 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\bridge_cont.v":205:6:205:31|Found 16 bit by 16 bit '<' comparator, 'over_curr_buf5'
@N: MF179 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\bridge_cont.v":117:10:117:33|Found 32 bit by 32 bit '<' comparator, 'cntr_dutyA7'
@N: MF179 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\bridge_cont.v":126:10:126:33|Found 32 bit by 32 bit '<' comparator, 'cntr_dutyB6'
@N: MF179 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\bridge_cont.v":135:10:135:33|Found 32 bit by 32 bit '<' comparator, 'cntr_dutyC6'
@N: BN115 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\bridge_cont.v":135:10:135:33|Removing instance cntr_dutyC6_1 of view:VhdlGenLib.CMP_LT__w32(fcomp) because there are no references to its outputs 
@N: BN115 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\bridge_cont.v":126:10:126:33|Removing instance cntr_dutyB6_1 of view:VhdlGenLib.CMP_LT__w32(fcomp) because there are no references to its outputs 
@N: BN115 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\bridge_cont.v":117:10:117:33|Removing instance cntr_dutyA7_1 of view:VhdlGenLib.CMP_LT__w32(fcomp) because there are no references to its outputs 
@N: BN115 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\bridge_cont.v":205:6:205:31|Removing instance over_curr_buf5_1 of view:VhdlGenLib.CMP_LT__w16(fcomp) because there are no references to its outputs 
@N: BN115 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\bridge_cont.v":73:29:73:64|Removing instance un1_clk_divider_2_0 of view:VhdlGenLib.ADD__const_cin_w16_0(verilog) because there are no references to its outputs 
@N: BN115 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\bridge_cont.v":88:10:88:35|Removing instance un1_cntr_freq_1_1 of view:VhdlGenLib.CMP_LT__w16(fcomp) because there are no references to its outputs 
@N:"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\brake_cont.v":98:1:98:6|Found counter in view:work.BRAKE_CONT(verilog) inst cntr_dutyA[31:0]
@N:"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\brake_cont.v":75:1:75:6|Found counter in view:work.BRAKE_CONT(verilog) inst cntr_freq[15:0]
@N:"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\timer_counter.v":43:1:43:6|Found counter in view:work.BRAKE_CONT(verilog) inst over_i_counter.count[15:0]
@N: MF176 |Default generator successful 
@N: MF179 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\brake_cont.v":78:10:78:35|Found 16 bit by 16 bit '<' comparator, 'un1_cntr_freq'
@N: MF179 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\brake_cont.v":142:6:142:31|Found 16 bit by 16 bit '<' comparator, 'over_curr_buf5'
@N: MF179 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\brake_cont.v":101:16:101:39|Found 32 bit by 32 bit '<' comparator, 'cntr_dutyA7'
@N: MF176 |Default generator successful 
@N: MF179 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\brake_cont.v":78:10:78:35|Found 16 bit by 16 bit '<' comparator, 'un1_cntr_freq'
@N: MF179 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\brake_cont.v":142:6:142:31|Found 16 bit by 16 bit '<' comparator, 'over_curr_buf5'
@N: MF179 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\brake_cont.v":101:16:101:39|Found 32 bit by 32 bit '<' comparator, 'cntr_dutyA7'
@N: BN115 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\brake_cont.v":101:16:101:39|Removing instance cntr_dutyA7_1 of view:VhdlGenLib.CMP_LT__w32(fcomp) because there are no references to its outputs 
@N: BN115 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\brake_cont.v":142:6:142:31|Removing instance over_curr_buf5_1 of view:VhdlGenLib.CMP_LT__w16(fcomp) because there are no references to its outputs 
@N: BN115 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\brake_cont.v":78:10:78:35|Removing instance un1_cntr_freq_1 of view:VhdlGenLib.CMP_LT__w16(fcomp) because there are no references to its outputs 
@N: BN115 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\brake_cont.v":67:29:67:64|Removing instance un1_clk_divider_0 of view:VhdlGenLib.ADD__const_cin_w16_2(verilog) because there are no references to its outputs 
@N:"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\dac_ad8803ar.v":65:1:65:6|Found counter in view:work.DAC_AD8803AR(verilog) inst bit_count[3:0]
@N: MF179 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\clk_div.v":43:15:43:30|Found 16 bit by 16 bit '<' comparator, 'un1_cntr'
@N: MF238 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\clk_div.v":48:27:48:35|Found 16 bit incrementor, 'un5_cntr[15:0]'
@N:"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\mel.v":103:1:103:6|Found counter in view:work.MEL(verilog) inst ack_timer[15:0]
@N:"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\timer_counter.v":43:1:43:6|Found counter in view:work.MEL(verilog) inst counter.count[31:0]
@N: MF179 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\mel.v":109:24:109:48|Found 16 bit by 16 bit '<' comparator, 'un1_ack_time_set'
@N: MF179 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\mel.v":109:24:109:48|Found 16 bit by 16 bit '<' comparator, 'un1_ack_time_set'
@N: BN115 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\mel.v":109:24:109:48|Removing instance un1_ack_time_set_1 of view:VhdlGenLib.CMP_LT__w16(fcomp) because there are no references to its outputs 
@N:"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\hotlink_cy7c9689a.v":317:4:317:9|Found counter in view:work.HOTLink_CY7C9689A(verilog) inst glitch_count[31:0]
@N:"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\hotlink_cy7c9689a.v":317:4:317:9|Found counter in view:work.HOTLink_CY7C9689A(verilog) inst reset_cntr_rx[3:0]
@N:"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\hotlink_cy7c9689a.v":242:4:242:9|Found counter in view:work.HOTLink_CY7C9689A(verilog) inst reset_cntr[3:0]
@N:"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\hotlink_cy7c9689a.v":149:4:149:9|Found counter in view:work.HOTLink_CY7C9689A(verilog) inst lcnt[2:0]
@N:"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\hotlink_cy7c9689a.v":140:4:140:9|Found counter in view:work.HOTLink_CY7C9689A(verilog) inst pcnt[2:0]
Encoding state machine work.HOTLink_CY7C9689A(verilog)-rx_state[4:0]
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine work.HOTLink_CY7C9689A(verilog)-tx_state[3:0]
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MF179 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\hotlink_cy7c9689a.v":271:32:271:59|Found 9 bit by 9 bit '<' comparator, 'un1_out_ram_rd_pt'
@N: MF238 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\hotlink_cy7c9689a.v":237:33:237:50|Found 8 bit incrementor, 'un3_out_ram_rd_pt[8:0]'
@N: MF238 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\hotlink_cy7c9689a.v":369:54:369:70|Found 8 bit incrementor, 'un2_in_ram_wr_pt_n[7:0]'
@N: MF179 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\hotlink_cy7c9689a.v":271:32:271:59|Found 9 bit by 9 bit '<' comparator, 'un1_out_ram_rd_pt'
@N: BN115 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\hotlink_cy7c9689a.v":369:54:369:70|Removing instance un2_in_ram_wr_pt_n_1 of view:DECOMP.PM_top_100015532TFW_ADDC__0_8_A3PE3000_FBGA896_-2(DECOMP) because there are no references to its outputs 
@N: BN115 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\hotlink_cy7c9689a.v":237:33:237:50|Removing instance un3_out_ram_rd_pt_1 of view:DECOMP.PM_top_100015532TFW_ADDC__0_8_A3PE3000_FBGA896_-2(DECOMP) because there are no references to its outputs 
@N: BN115 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\hotlink_cy7c9689a.v":271:32:271:59|Removing instance un1_out_ram_rd_pt_1 of view:VhdlGenLib.CMP_LT__w9_const_0(fcomp) because there are no references to its outputs 
@N: MF238 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\led_control.v":65:8:65:9|Found 4 bit incrementor, 'counter_3[3:0]'
@N: MF238 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\clk_div.v":48:27:48:35|Found 16 bit incrementor, 'un5_cntr[15:0]'
@N: MF179 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\clk_div.v":43:15:43:30|Found 16 bit by 16 bit '<' comparator, 'un1_cntr'
@N: MF238 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\clk_div.v":48:27:48:35|Found 16 bit incrementor, 'un5_cntr[15:0]'
@N: MF179 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\clk_div.v":43:15:43:30|Found 16 bit by 16 bit '<' comparator, 'un1_cntr'
@N: MF238 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\clk_div.v":48:27:48:35|Found 16 bit incrementor, 'un5_cntr[15:0]'
@N: MF179 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\clk_div.v":43:15:43:30|Found 16 bit by 16 bit '<' comparator, 'un1_cntr'
@N: MF238 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\clk_div.v":48:27:48:35|Found 16 bit incrementor, 'un5_cntr[15:0]'
@N: MF179 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\clk_div.v":43:15:43:30|Found 16 bit by 16 bit '<' comparator, 'un1_cntr'
@N: MF238 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\clk_div.v":48:27:48:35|Found 16 bit incrementor, 'un5_cntr[15:0]'
@N: MF179 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\clk_div.v":43:15:43:30|Found 16 bit by 16 bit '<' comparator, 'un1_cntr'
@N: MF238 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\clk_div.v":48:27:48:35|Found 16 bit incrementor, 'un5_cntr[15:0]'
@N: MF238 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\clk_div.v":48:27:48:35|Found 16 bit incrementor, 'un5_cntr[15:0]'
@N:"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\enet_if.v":260:4:260:9|Found counter in view:work.ENETIF(verilog) inst txr_cnt[10:0]
@N:"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\enet_if.v":260:4:260:9|Found counter in view:work.ENETIF(verilog) inst rxbuf_rst_cnt[10:0]
Encoding state machine work.ENETIF(verilog)-txr_fsm[15:0]
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@N: MF179 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\enet_if.v":303:23:303:48|Found 11 bit by 11 bit '<' comparator, 'rxbuf_rst_cnt13'
@N: MF179 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\enet_if.v":388:39:388:58|Found 11 bit by 11 bit '<' comparator, 'un1_txr_cnt'
@N: MF179 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\enet_if.v":303:23:303:48|Found 11 bit by 11 bit '<' comparator, 'rxbuf_rst_cnt13'
@N: MF179 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\enet_if.v":388:39:388:58|Found 11 bit by 11 bit '<' comparator, 'un1_txr_cnt'
@N: BN115 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\enet_if.v":388:39:388:58|Removing instance un1_txr_cnt_1 of view:VhdlGenLib.CMP_LT__w11(fcomp) because there are no references to its outputs 
@N: BN115 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\enet_if.v":303:23:303:48|Removing instance rxbuf_rst_cnt13_1 of view:VhdlGenLib.CMP_LT__w11(fcomp) because there are no references to its outputs 
@N:"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\manchester_decoder.v":131:4:131:9|Found counter in view:work.md(verilog) inst no_bits_rcvd[3:0]
@N: MF238 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\manchester_decoder.v":98:22:98:33|Found 4 bit incrementor, 'un2_clkdiv_0[3:0]'
@N:"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\manchester_encoder.v":136:4:136:9|Found counter in view:work.me(verilog) inst no_bits_sent[3:0]
@N: MF238 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\manchester_encoder.v":108:22:108:33|Found 4 bit incrementor, 'un2_clkdiv_0[3:0]'
@W: BN132 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\manchester_decoder.v":107:4:107:9|Removing sequential instance coll_mod.med_mod.u1.rsr[1],  because it is equivalent to instance coll_mod.med_mod.u1.dout[0]
@W: BN132 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\manchester_decoder.v":107:4:107:9|Removing sequential instance coll_mod.med_mod.u1.rsr[3],  because it is equivalent to instance coll_mod.med_mod.u1.dout[2]
@W: BN132 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\manchester_decoder.v":107:4:107:9|Removing sequential instance coll_mod.med_mod.u1.rsr[5],  because it is equivalent to instance coll_mod.med_mod.u1.dout[4]
@W: BN132 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\manchester_decoder.v":107:4:107:9|Removing sequential instance coll_mod.med_mod.u1.rsr[7],  because it is equivalent to instance coll_mod.med_mod.u1.dout[6]
@W: BN132 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\manchester_decoder.v":107:4:107:9|Removing sequential instance coll_mod.med_mod.u1.rsr[2],  because it is equivalent to instance coll_mod.med_mod.u1.dout[1]
@W: BN132 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\manchester_decoder.v":107:4:107:9|Removing sequential instance coll_mod.med_mod.u1.rsr[4],  because it is equivalent to instance coll_mod.med_mod.u1.dout[3]
@W: BN132 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\manchester_decoder.v":107:4:107:9|Removing sequential instance coll_mod.med_mod.u1.rsr[6],  because it is equivalent to instance coll_mod.med_mod.u1.dout[5]
Finished factoring (Time elapsed 0h:00m:04s; Memory used current: 71MB peak: 71MB)

Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:05s; Memory used current: 83MB peak: 84MB)

Finished generic timing optimizations - Pass 1 (Time elapsed 0h:00m:09s; Memory used current: 106MB peak: 106MB)

Starting Early Timing Optimization (Time elapsed 0h:00m:10s; Memory used current: 110MB peak: 111MB)

Finished Early Timing Optimization (Time elapsed 0h:00m:18s; Memory used current: 113MB peak: 113MB)

Finished generic timing optimizations - Pass 2 (Time elapsed 0h:00m:18s; Memory used current: 109MB peak: 114MB)

Finished preparing to map (Time elapsed 0h:00m:20s; Memory used current: 113MB peak: 114MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                       Fanout, notes                     
-----------------------------------------------------------------------------------
PCI_RST_pad / Y                                  89 : 87 asynchronous set/reset    
pci_target.OPB_ADDR[2] / Q                       119                               
pci_target.OPB_ADDR[3] / Q                       73                                
pci_target.OPB_ADDR[4] / Q                       147                               
pci_target.OPB_ADDR[5] / Q                       64                                
pci_target.OPB_ADDR[6] / Q                       52                                
pci_target.OPB_ADDR[7] / Q                       46                                
pci_target.OPB_ADDR[8] / Q                       45                                
pci_target.OPB_ADDR[9] / Q                       45                                
pci_target.OPB_ADDR[10] / Q                      51                                
pci_target.OPB_ADDR[11] / Q                      51                                
pci_target.OPB_ADDR[12] / Q                      53                                
pci_target.OPB_ADDR[13] / Q                      46                                
pci_target.OPB_RE_0_a2_3_a2 / Y                  40                                
opb_rst / Y                                      2849 : 2848 asynchronous set/reset
add_dec.SP1_RE_0_a2_2_a2 / Y                     32                                
add_dec.SP2_RE_0_a2_5_a2 / Y                     32                                
add_dec.DO_RE_0_a2_3_a2 / Y                      28                                
add_dec.DI_RE_0_a2_0_a2 / Y                      30                                
coll_mod.txr_enable / Q                          34                                
coll_mod.med_rst_i_a2_0_a3 / Y                   47 : 46 asynchronous set/reset    
coll_mod.mod_rst_i_a2_0_a2 / Y                   96 : 95 asynchronous set/reset    
hotlink.rx_state[0] / Q                          25                                
hotlink.glitch_countlde_i_0 / Y                  32                                
hotlink.in_ram_wr_pt_n_0_sqmuxa_0_0_a2_i / Y     32                                
hotlink.un115_OPB_DO_0_0_a2_0_a2_0_a2 / Y        32                                
mel_mod.cntr_rst / Q                             32 : 32 asynchronous set/reset    
mel_mod.cntr_en / Q                              32                                
mel_mod.un1_MEL_XTRA_1_NE / Y                    63                                
mel_mod.un10_OPB_DO_0_a2 / Y                     33                                
brk2.cntr_dutyAlde / Y                           32                                
brk2.un10_OPB_DO_0_a2 / Y                        32                                
brk2.un54_OPB_DO_0_a2 / Y                        32                                
brk1.cntr_dutyAlde / Y                           32                                
brk1.un10_OPB_DO_0_a2 / Y                        32                                
brk1.un54_OPB_DO_0_a2 / Y                        32                                
brg5.cntr_dutyA7_0.I_248 / Y                     36                                
brg5.un10_OPB_DO_0_a2 / Y                        32                                
brg5.un54_OPB_DO_0_a2 / Y                        32                                
brg4.cntr_dutyA7_0.I_248 / Y                     36                                
brg4.cntr_dutyB6_0.I_248 / Y                     34                                
brg4.un10_OPB_DO_0_a2 / Y                        32                                
brg4.un54_OPB_DO_0_a2 / Y                        32                                
brg3.cntr_dutyA7_0.I_248 / Y                     36                                
brg3.cntr_dutyB6_0.I_248 / Y                     34                                
brg3.un10_OPB_DO_0_a2 / Y                        32                                
brg3.un54_OPB_DO_0_a2 / Y                        32                                
brg2.cntr_dutyA7_0.I_248 / Y                     36                                
brg2.un10_OPB_DO_0_a2 / Y                        32                                
brg2.un54_OPB_DO_0_a2 / Y                        32                                
brg1.cntr_dutyA7_0.I_248 / Y                     36                                
brg1.polarity_1_sqmuxa_0_a2 / Y                  30                                
brg1.un10_OPB_DO_0_a2 / Y                        32                                
brg1.un54_OPB_DO_0_a2 / Y                        32                                
rs485_mod.control / Q                            37                                
rs485_mod.un57_OPB_DO_0_a2 / Y                   32                                
rs485_mod.un64_OPB_DO_0_a2 / Y                   32                                
rs485_mod.un71_OPB_DO_0_a2 / Y                   32                                
rs485_mod.un78_OPB_DO_0_a2 / Y                   32                                
rs485_mod.G_435 / Y                              32                                
ad2_mod.aq_en / Q                                53                                
ad2_mod.control[1] / Q                           59                                
ad1_mod.aq_en / Q                                55                                
ad1_mod.control[1] / Q                           58                                
osc_count.un19_OPB_DO / Y                        33                                
pci_target.G_87_0 / Y                            32                                
pci_target.OPB_DI_0_iv_0_a2_1[11] / Y            32                                
PCI_AD_pad[0] / Y                                101                               
PCI_AD_pad[1] / Y                                65                                
PCI_AD_pad[2] / Y                                62                                
PCI_AD_pad[3] / Y                                62                                
PCI_AD_pad[4] / Y                                59                                
PCI_AD_pad[5] / Y                                59                                
PCI_AD_pad[6] / Y                                59                                
PCI_AD_pad[7] / Y                                59                                
PCI_AD_pad[8] / Y                                52                                
PCI_AD_pad[9] / Y                                49                                
PCI_AD_pad[10] / Y                               49                                
PCI_AD_pad[11] / Y                               49                                
PCI_AD_pad[12] / Y                               47                                
PCI_AD_pad[13] / Y                               47                                
PCI_AD_pad[14] / Y                               47                                
PCI_AD_pad[15] / Y                               47                                
brk1.un1_cntr_dutyA7 / Y                         32                                
brk2.un1_cntr_dutyA7 / Y                         32                                
brg1.sample_time_set_1_sqmuxa_0_a4 / Y           32                                
brg1.CycleCount_1_sqmuxa_0_a4 / Y                32                                
pci_target.sp_dr_1_sqmuxa_0_a2_0_a2 / Y          32                                
osc_count.sp_1_sqmuxa / Y                        32                                
rs485_mod.bit_count14_i_o4 / Y                   360                               
rs485_mod.un29_OPB_DO_0_a2 / Y                   33                                
rs485_mod.un36_OPB_DO_0_a2 / Y                   33                                
rs485_mod.un43_OPB_DO_0_a2 / Y                   33                                
rs485_mod.un50_OPB_DO_0_a2 / Y                   33                                
brg2.sample_time_set_1_sqmuxa_0_a4 / Y           32                                
brg3.sample_time_set_1_sqmuxa_0_a4 / Y           32                                
brg4.sample_time_set_1_sqmuxa_0_a4 / Y           32                                
brg5.sample_time_set_1_sqmuxa_0_a4 / Y           32                                
brk1.CycleCount_1_sqmuxa_0_a4 / Y                32                                
brk1.sample_time_set_1_sqmuxa_0_a4 / Y           32                                
brk2.CycleCount_1_sqmuxa_0_a4 / Y                32                                
brk2.sample_time_set_1_sqmuxa_0_a4 / Y           32                                
add_dec.SP1_WE_0_a2_3_a2 / Y                     32                                
brg2.CycleCount_1_sqmuxa_0_a4 / Y                32                                
rs485_mod.un22_OPB_DO_0_a2 / Y                   33                                
rs485_mod.un8_OPB_DO_0_a2 / Y                    33                                
rs485_mod.OPB_DO_1_0_a2 / Y                      33                                
rs485_mod.un15_OPB_DO_0_a2 / Y                   33                                
rs485_mod.test_pattern_1_sqmuxa_0_a13 / Y        32                                
brg1.cntr_dutyAlde_i_a4 / Y                      32                                
brg1.cntr_dutyBlde / Y                           32                                
brg1.un1_cntr_dutyB6_1 / Y                       32                                
brg1.cntr_dutyClde / Y                           32                                
brg1.un1_cntr_dutyC6_1 / Y                       32                                
brg2.cntr_dutyClde / Y                           32                                
brg2.un1_cntr_dutyC6_1 / Y                       32                                
brg3.cntr_dutyClde / Y                           32                                
brg3.un1_cntr_dutyC6_1 / Y                       32                                
brg3.cntr_dutyBlde / Y                           32                                
brg4.cntr_dutyClde / Y                           32                                
brg4.cntr_dutyBlde / Y                           32                                
brg4.un1_cntr_dutyC6_1 / Y                       32                                
brg4.cntr_dutyAlde_i_a4 / Y                      32                                
brg5.cntr_dutyClde / Y                           32                                
brg5.un1_cntr_dutyC6_1 / Y                       32                                
brg5.cntr_dutyBlde / Y                           32                                
brg5.un1_cntr_dutyB6_1 / Y                       32                                
brg5.cntr_dutyAlde_i_a4 / Y                      32                                
brg5.CycleCount_1_sqmuxa_0_a4 / Y                32                                
brg4.CycleCount_1_sqmuxa_0_a4 / Y                32                                
add_dec.DO_WE_0_a2_0_a2 / Y                      28                                
brg3.cntr_dutyAlde_i_a4 / Y                      32                                
brg3.CycleCount_1_sqmuxa_0_a4 / Y                32                                
brg2.cntr_dutyBlde / Y                           32                                
brg2.un1_cntr_dutyB6_1 / Y                       32                                
brg2.cntr_dutyAlde_i_a4 / Y                      32                                
add_dec.SP2_WE_0_a2_0_a2 / Y                     32                                
rs485_mod.un1_done9_i_a4 / Y                     32                                
pci_target.pci_cmd_0_sqmuxa_i_i_a2 / Y           36                                
===================================================================================

@N: FP130 |Promoting Net TP150_c on CLKINT  PCI_CLK2_keep 
@N: FP130 |Promoting Net PCI_RST on CLKINT  PCI_RST_keep 
@N: FP130 |Promoting Net SYSCLK_IN on CLKINT  SYSCLK_IN_keep 
@N: FP130 |Promoting Net opb_rst on CLKINT  I_1239 
@N: FP130 |Promoting Net SYSCLK_c on CLKINT  SYSCLK_keep 
@N: FP130 |Promoting Net clk_data on CLKINT  I_1240 
@N: FP130 |Promoting Net rs485_mod.N_28 on CLKINT  I_1241 
@N: FP130 |Promoting Net TP152_c on CLKINT  I_1242 
@N: FP130 |Promoting Net opb_addr[4] on CLKINT  I_1243 
@N: FP130 |Promoting Net opb_addr[2] on CLKINT  I_1244 
@N: FP130 |Promoting Net coll_mod.N_158 on CLKINT  I_1245 
Replicating Combinational Instance pci_target.pci_cmd_0_sqmuxa_i_i_a2, fanout 36 segments 2
Replicating Combinational Instance rs485_mod.un1_done9_i_a4, fanout 32 segments 2
Replicating Combinational Instance add_dec.SP2_WE_0_a2_0_a2, fanout 32 segments 2
Replicating Combinational Instance brg2.cntr_dutyAlde_i_a4, fanout 32 segments 2
Replicating Combinational Instance brg2.un1_cntr_dutyB6_1, fanout 32 segments 2
Replicating Combinational Instance brg2.cntr_dutyBlde, fanout 32 segments 2
Replicating Combinational Instance brg3.CycleCount_1_sqmuxa_0_a4, fanout 32 segments 2
Replicating Combinational Instance brg3.cntr_dutyAlde_i_a4, fanout 32 segments 2
Replicating Combinational Instance add_dec.DO_WE_0_a2_0_a2, fanout 28 segments 2
Replicating Combinational Instance brg4.CycleCount_1_sqmuxa_0_a4, fanout 32 segments 2
Replicating Combinational Instance brg5.CycleCount_1_sqmuxa_0_a4, fanout 32 segments 2
Replicating Combinational Instance brg5.cntr_dutyAlde_i_a4, fanout 32 segments 2
Replicating Combinational Instance brg5.un1_cntr_dutyB6_1, fanout 32 segments 2
Replicating Combinational Instance brg5.cntr_dutyBlde, fanout 32 segments 2
Replicating Combinational Instance brg5.un1_cntr_dutyC6_1, fanout 32 segments 2
Replicating Combinational Instance brg5.cntr_dutyClde, fanout 32 segments 2
Replicating Combinational Instance brg4.cntr_dutyAlde_i_a4, fanout 32 segments 2
Replicating Combinational Instance brg4.un1_cntr_dutyC6_1, fanout 32 segments 2
Replicating Combinational Instance brg4.cntr_dutyBlde, fanout 32 segments 2
Replicating Combinational Instance brg4.cntr_dutyClde, fanout 32 segments 2
Replicating Combinational Instance brg3.cntr_dutyBlde, fanout 32 segments 2
Replicating Combinational Instance brg3.un1_cntr_dutyC6_1, fanout 32 segments 2
Replicating Combinational Instance brg3.cntr_dutyClde, fanout 32 segments 2
Replicating Combinational Instance brg2.un1_cntr_dutyC6_1, fanout 32 segments 2
Replicating Combinational Instance brg2.cntr_dutyClde, fanout 32 segments 2
Replicating Combinational Instance brg1.un1_cntr_dutyC6_1, fanout 32 segments 2
Replicating Combinational Instance brg1.cntr_dutyClde, fanout 32 segments 2
Replicating Combinational Instance brg1.un1_cntr_dutyB6_1, fanout 32 segments 2
Replicating Combinational Instance brg1.cntr_dutyBlde, fanout 32 segments 2
Replicating Combinational Instance brg1.cntr_dutyAlde_i_a4, fanout 32 segments 2
Replicating Combinational Instance rs485_mod.test_pattern_1_sqmuxa_0_a13, fanout 32 segments 2
Replicating Combinational Instance rs485_mod.un15_OPB_DO_0_a2, fanout 33 segments 2
Replicating Combinational Instance rs485_mod.OPB_DO_1_0_a2, fanout 33 segments 2
Replicating Combinational Instance rs485_mod.un8_OPB_DO_0_a2, fanout 33 segments 2
Replicating Combinational Instance rs485_mod.un22_OPB_DO_0_a2, fanout 33 segments 2
Replicating Combinational Instance brg2.CycleCount_1_sqmuxa_0_a4, fanout 32 segments 2
Replicating Combinational Instance add_dec.SP1_WE_0_a2_3_a2, fanout 32 segments 2
Replicating Combinational Instance brk2.sample_time_set_1_sqmuxa_0_a4, fanout 32 segments 2
Replicating Combinational Instance brk2.CycleCount_1_sqmuxa_0_a4, fanout 32 segments 2
Replicating Combinational Instance brk1.sample_time_set_1_sqmuxa_0_a4, fanout 32 segments 2
Replicating Combinational Instance brk1.CycleCount_1_sqmuxa_0_a4, fanout 32 segments 2
Replicating Combinational Instance brg5.sample_time_set_1_sqmuxa_0_a4, fanout 32 segments 2
Replicating Combinational Instance brg4.sample_time_set_1_sqmuxa_0_a4, fanout 32 segments 2
Replicating Combinational Instance brg3.sample_time_set_1_sqmuxa_0_a4, fanout 32 segments 2
Replicating Combinational Instance brg2.sample_time_set_1_sqmuxa_0_a4, fanout 32 segments 2
Replicating Combinational Instance rs485_mod.un50_OPB_DO_0_a2, fanout 33 segments 2
Replicating Combinational Instance rs485_mod.un43_OPB_DO_0_a2, fanout 33 segments 2
Replicating Combinational Instance rs485_mod.un36_OPB_DO_0_a2, fanout 33 segments 2
Replicating Combinational Instance rs485_mod.un29_OPB_DO_0_a2, fanout 33 segments 2
Replicating Combinational Instance osc_count.sp_1_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance pci_target.sp_dr_1_sqmuxa_0_a2_0_a2, fanout 32 segments 2
Replicating Combinational Instance brg1.CycleCount_1_sqmuxa_0_a4, fanout 32 segments 2
Replicating Combinational Instance brg1.sample_time_set_1_sqmuxa_0_a4, fanout 32 segments 2
Replicating Combinational Instance brk2.un1_cntr_dutyA7, fanout 32 segments 2
Replicating Combinational Instance brk1.un1_cntr_dutyA7, fanout 32 segments 2
Replicating Combinational Instance hotlink.rtclkdiv.CLK_OUT, fanout 84 segments 4
Replicating Combinational Instance pci_target.OPB_DI_0_iv_0_a2_1[11], fanout 32 segments 2
Replicating Combinational Instance pci_target.G_87_0, fanout 32 segments 2
Replicating Combinational Instance osc_count.un19_OPB_DO, fanout 33 segments 2
Replicating Sequential Instance ad1_mod.control[1], fanout 58 segments 3
Replicating Sequential Instance ad1_mod.aq_en, fanout 55 segments 3
Replicating Sequential Instance ad2_mod.control[1], fanout 59 segments 3
Replicating Sequential Instance ad2_mod.aq_en, fanout 53 segments 3
Replicating Combinational Instance rs485_mod.G_435, fanout 32 segments 2
Replicating Combinational Instance rs485_mod.un78_OPB_DO_0_a2, fanout 32 segments 2
Replicating Combinational Instance rs485_mod.un71_OPB_DO_0_a2, fanout 32 segments 2
Replicating Combinational Instance rs485_mod.un64_OPB_DO_0_a2, fanout 32 segments 2
Replicating Combinational Instance rs485_mod.un57_OPB_DO_0_a2, fanout 32 segments 2
Replicating Sequential Instance rs485_mod.control, fanout 37 segments 2
Replicating Combinational Instance brg1.un54_OPB_DO_0_a2, fanout 32 segments 2
Replicating Combinational Instance brg1.un10_OPB_DO_0_a2, fanout 32 segments 2
Replicating Combinational Instance brg1.polarity_1_sqmuxa_0_a2, fanout 40 segments 2
Replicating Combinational Instance brg1.cntr_dutyA7_0.I_248, fanout 37 segments 2
Replicating Combinational Instance brg2.un54_OPB_DO_0_a2, fanout 32 segments 2
Replicating Combinational Instance brg2.un10_OPB_DO_0_a2, fanout 32 segments 2
Replicating Combinational Instance brg2.cntr_dutyA7_0.I_248, fanout 37 segments 2
Replicating Combinational Instance brg3.un54_OPB_DO_0_a2, fanout 32 segments 2
Replicating Combinational Instance brg3.un10_OPB_DO_0_a2, fanout 32 segments 2
Replicating Combinational Instance brg3.cntr_dutyB6_0.I_248, fanout 35 segments 2
Replicating Combinational Instance brg3.cntr_dutyA7_0.I_248, fanout 37 segments 2
Replicating Combinational Instance brg4.un54_OPB_DO_0_a2, fanout 32 segments 2
Replicating Combinational Instance brg4.un10_OPB_DO_0_a2, fanout 32 segments 2
Replicating Combinational Instance brg4.cntr_dutyB6_0.I_248, fanout 35 segments 2
Replicating Combinational Instance brg4.cntr_dutyA7_0.I_248, fanout 37 segments 2
Replicating Combinational Instance brg5.un54_OPB_DO_0_a2, fanout 32 segments 2
Replicating Combinational Instance brg5.un10_OPB_DO_0_a2, fanout 32 segments 2
Replicating Combinational Instance brg5.cntr_dutyA7_0.I_248, fanout 37 segments 2
Replicating Combinational Instance brk1.un54_OPB_DO_0_a2, fanout 32 segments 2
Replicating Combinational Instance brk1.un10_OPB_DO_0_a2, fanout 32 segments 2
Replicating Combinational Instance brk1.cntr_dutyAlde, fanout 32 segments 2
Replicating Combinational Instance brk2.un54_OPB_DO_0_a2, fanout 32 segments 2
Replicating Combinational Instance brk2.un10_OPB_DO_0_a2, fanout 32 segments 2
Replicating Combinational Instance brk2.cntr_dutyAlde, fanout 32 segments 2
Replicating Combinational Instance mel_mod.un10_OPB_DO_0_a2, fanout 33 segments 2
Replicating Combinational Instance mel_mod.un1_MEL_XTRA_1_NE, fanout 63 segments 3
Replicating Sequential Instance mel_mod.cntr_en, fanout 32 segments 2
Replicating Sequential Instance mel_mod.cntr_rst, fanout 32 segments 2
Replicating Combinational Instance hotlink.un115_OPB_DO_0_0_a2_0_a2_0_a2, fanout 32 segments 2
Replicating Combinational Instance hotlink.in_ram_wr_pt_n_0_sqmuxa_0_0_a2_i, fanout 32 segments 2
Replicating Combinational Instance hotlink.glitch_countlde_i_0, fanout 32 segments 2
Replicating Sequential Instance hotlink.rx_state[0], fanout 27 segments 2
Replicating Combinational Instance coll_mod.med_rst_i_a2_0_a3, fanout 47 segments 2
Replicating Sequential Instance coll_mod.txr_enable, fanout 34 segments 2
Replicating Combinational Instance add_dec.DI_RE_0_a2_0_a2, fanout 30 segments 2
Replicating Combinational Instance add_dec.DO_RE_0_a2_3_a2, fanout 28 segments 2
Replicating Combinational Instance add_dec.SP2_RE_0_a2_5_a2, fanout 32 segments 2
Replicating Combinational Instance add_dec.SP1_RE_0_a2_2_a2, fanout 32 segments 2
Replicating Combinational Instance pci_target.OPB_RE_0_a2_3_a2, fanout 41 segments 2
Replicating Sequential Instance pci_target.OPB_ADDR[13], fanout 46 segments 2
Replicating Sequential Instance pci_target.OPB_ADDR[12], fanout 53 segments 3
Replicating Sequential Instance pci_target.OPB_ADDR[11], fanout 51 segments 3
Replicating Sequential Instance pci_target.OPB_ADDR[10], fanout 51 segments 3
Replicating Sequential Instance pci_target.OPB_ADDR[9], fanout 45 segments 2
Replicating Sequential Instance pci_target.OPB_ADDR[8], fanout 45 segments 2
Replicating Sequential Instance pci_target.OPB_ADDR[7], fanout 46 segments 2
Replicating Sequential Instance pci_target.OPB_ADDR[6], fanout 52 segments 3
Replicating Sequential Instance pci_target.OPB_ADDR[5], fanout 64 segments 3
Replicating Sequential Instance pci_target.OPB_ADDR[3], fanout 74 segments 4
Replicating Combinational Instance pci_target.pci_cmd_0_sqmuxa_i_i_a2_0, fanout 25 segments 2
Replicating Combinational Instance pci_target.pci_cmd_0_sqmuxa_i_i_a2, fanout 28 segments 2
Replicating Combinational Instance rs485_mod.un8_OPB_DO_0_a2_0, fanout 25 segments 2
Replicating Combinational Instance brg1.polarity_1_sqmuxa_0_a2, fanout 26 segments 2
Finished technology mapping (Time elapsed 0h:00m:22s; Memory used current: 121MB peak: 130MB)

@A: BN291 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\manchester_decoder.v":85:4:85:9|Boundary register coll_mod.med_mod.u1.nrz has been packed into a complex cell. To disable this register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"t:\test working\kik2-msvisualstudio\vms\100015532\firmware\100015532tfw.actel\hdl\enet_if.v":260:4:260:9|Boundary register coll_mod.rxbuf_we has been packed into a complex cell. To disable this register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MF322 |Retiming summary: 0 registers retimed to 0 

		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 0 registers retimed to 0

Original and Pipelined registers replaced by retiming :
		None

New registers created by retiming :
		None


		#####   END RETIMING REPORT  #####

Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:00m:23s; Memory used current: 121MB peak: 130MB)


Added 0 Buffers
Added 136 Cells via replication
	Added 30 Sequential Cells via replication
	Added 106 Combinational Cells via replication
Finished restoring hierarchy (Time elapsed 0h:00m:24s; Memory used current: 123MB peak: 130MB)

Writing Analyst data base T:\Test Working\KIK2-MSVisualStudio\VMS\100015532\Firmware\100015532TFW.Actel\synthesis\top_100015532TFW.srm
@N: MF203 |Set autoconstraint_io 
Finished Writing Netlist Databases (Time elapsed 0h:00m:26s; Memory used current: 113MB peak: 130MB)

Writing EDIF Netlist and constraint files
E-2010.09A-1
Finished Writing EDIF Netlist and constraint files (Time elapsed 0h:00m:28s; Memory used current: 116MB peak: 130MB)

Found clock PCI_CLK2 with period 31.25ns 
Found clock SYSCLK_IN with period 12.50ns 
Found clock SYSCLK with period 25.00ns 
@W: MT420 |Found inferred clock me|clkdiv_inferred_clock[3] with period 25.00ns. A user-defined clock should be declared on object "n:coll_mod.med_mod.u2.clkdiv[3]"

@W: MT420 |Found inferred clock md|clk1x_enable_inferred_clock with period 25.00ns. A user-defined clock should be declared on object "n:coll_mod.med_mod.u1.clk1x_enable"

@W: MT420 |Found inferred clock md|clkdiv_inferred_clock[3] with period 25.00ns. A user-defined clock should be declared on object "n:coll_mod.med_mod.u1.clkdiv[3]"

Found clock SD_CLK16x with period 6.25ns 
Found clock sclk with period 50.00ns 
Found clock pci_16kHz with period 1000.00ns 
Found clock pci_clk_div with period 1000.00ns 
Found clock aqclk with period 1000.00ns 
Found clock stat_led2_clk with period 1000.00ns 
Found clock stat_led2_clk_pre with period 1000.00ns 
@W: MT420 |Found inferred clock ADC_AD7663AS_ad2_mod|ram_wr_clk_inferred_clock with period 25.00ns. A user-defined clock should be declared on object "n:ad2_mod.ram_wr_clk"

@W: MT420 |Found inferred clock ADC_AD7663AS_ad1_mod|ram_wr_clk_inferred_clock with period 25.00ns. A user-defined clock should be declared on object "n:ad1_mod.ram_wr_clk"



##### START OF TIMING REPORT #####[
# Timing Report written on Wed May 11 15:16:59 2011
#


Top view:               top_100015532TFW
Library name:           PA3
Operating conditions:   COMWC-2 ( T = 70.0, V = 1.42, P = 1.30, tree_type = balanced_tree )
Requested Frequency:    1.0 MHz
Wire load mode:         top
Wire load model:        proasic3e
Paths requested:        5
Constraint File(s):    T:\Test Working\KIK2-MSVisualStudio\VMS\100015532\Firmware\100015532TFW.Actel\constraint\top_100015532TFW_synth.sdc
                       
@N: MT320 |This timing report estimates place and route data. Please look at the place and route timing report for final timing..


Performance Summary 
*******************


Worst slack in design: -3.232

                                                   Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                                     Frequency     Frequency     Period        Period        Slack       Type         Group              
-------------------------------------------------------------------------------------------------------------------------------------------------------
ADC_AD7663AS_ad1_mod|ram_wr_clk_inferred_clock     40.0 MHz      NA            25.000        NA            NA          inferred     Inferred_clkgroup_6
ADC_AD7663AS_ad2_mod|ram_wr_clk_inferred_clock     40.0 MHz      NA            25.000        NA            NA          inferred     Inferred_clkgroup_5
PCI_CLK2                                           32.0 MHz      36.4 MHz      31.250        27.483        1.884       declared     default_clkgroup_2 
SD_CLK16x                                          160.0 MHz     105.5 MHz     6.250         9.482         -3.232      declared     default_clkgroup_3 
SYSCLK                                             40.0 MHz      50.5 MHz      25.000        19.804        2.696       declared     default_clkgroup_1 
SYSCLK_IN                                          80.0 MHz      306.1 MHz     12.500        3.267         9.233       declared     default_clkgroup_0 
aqclk                                              1.0 MHz       537.7 MHz     1000.000      1.860         998.140     declared     default_clkgroup_5 
md|clk1x_enable_inferred_clock                     40.0 MHz      NA            25.000        NA            NA          inferred     Inferred_clkgroup_4
md|clkdiv_inferred_clock[3]                        40.0 MHz      275.6 MHz     25.000        3.629         21.371      inferred     Inferred_clkgroup_3
me|clkdiv_inferred_clock[3]                        40.0 MHz      166.5 MHz     25.000        6.005         18.994      inferred     Inferred_clkgroup_2
pci_16kHz                                          1.0 MHz       1.0 MHz       1000.000      986.269       13.731      declared     default_clkgroup_4 
pci_clk_div                                        1.0 MHz       95.5 MHz      1000.000      10.467        494.767     declared     default_clkgroup_7 
sclk                                               20.0 MHz      67.4 MHz      50.000        14.830        18.161      declared     default_clkgroup_6 
stat_led2_clk                                      1.0 MHz       102.3 MHz     1000.000      9.776         495.112     declared     default_clkgroup_8 
stat_led2_clk_pre                                  1.0 MHz       102.3 MHz     1000.000      9.776         495.112     declared     default_clkgroup_9 
System                                             40.0 MHz      44.0 MHz      25.000        22.715        2.285       system       system_clkgroup    
=======================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                          |    rise  to  rise     |    fall  to  fall     |    rise  to  fall     |    fall  to  rise   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                                          |  constraint  slack    |  constraint  slack    |  constraint  slack    |  constraint  slack  
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                          System                                          |  25.000      2.285    |  No paths    -        |  No paths    -        |  No paths    -      
System                          SYSCLK                                          |  25.000      18.256   |  No paths    -        |  25.000      18.486   |  No paths    -      
System                          PCI_CLK2                                        |  31.250      18.576   |  No paths    -        |  31.250      18.132   |  No paths    -      
System                          SD_CLK16x                                       |  6.250       4.770    |  No paths    -        |  No paths    -        |  No paths    -      
System                          sclk                                            |  No paths    -        |  No paths    -        |  50.000      43.634   |  No paths    -      
System                          pci_clk_div                                     |  1000.000    998.520  |  No paths    -        |  No paths    -        |  No paths    -      
SYSCLK_IN                       System                                          |  12.500      17.254   |  No paths    -        |  No paths    -        |  No paths    -      
SYSCLK_IN                       SYSCLK_IN                                       |  12.500      9.233    |  No paths    -        |  No paths    -        |  No paths    -      
SYSCLK                          System                                          |  25.000      9.478    |  No paths    -        |  No paths    -        |  25.000      10.054 
SYSCLK                          SYSCLK                                          |  25.000      7.099    |  25.000      5.196    |  12.500      2.696    |  12.500      3.121  
SYSCLK                          PCI_CLK2                                        |  No paths    -        |  Diff grp    -        |  No paths    -        |  No paths    -      
SYSCLK                          aqclk                                           |  Diff grp    -        |  No paths    -        |  No paths    -        |  No paths    -      
SYSCLK                          sclk                                            |  No paths    -        |  Diff grp    -        |  Diff grp    -        |  Diff grp    -      
SYSCLK                          pci_clk_div                                     |  Diff grp    -        |  Diff grp    -        |  Diff grp    -        |  Diff grp    -      
SYSCLK                          ADC_AD7663AS_ad2_mod|ram_wr_clk_inferred_clock  |  No paths    -        |  No paths    -        |  No paths    -        |  Diff grp    -      
SYSCLK                          ADC_AD7663AS_ad1_mod|ram_wr_clk_inferred_clock  |  No paths    -        |  No paths    -        |  No paths    -        |  Diff grp    -      
PCI_CLK2                        System                                          |  31.250      8.588    |  No paths    -        |  No paths    -        |  31.250      1.083  
PCI_CLK2                        SYSCLK                                          |  Diff grp    -        |  Diff grp    -        |  No paths    -        |  Diff grp    -      
PCI_CLK2                        PCI_CLK2                                        |  31.250      21.814   |  31.250      15.864   |  No paths    -        |  15.625      1.884  
PCI_CLK2                        SD_CLK16x                                       |  No paths    -        |  Diff grp    -        |  No paths    -        |  No paths    -      
PCI_CLK2                        pci_16kHz                                       |  No paths    -        |  Diff grp    -        |  No paths    -        |  No paths    -      
PCI_CLK2                        sclk                                            |  No paths    -        |  Diff grp    -        |  No paths    -        |  Diff grp    -      
PCI_CLK2                        pci_clk_div                                     |  No paths    -        |  Diff grp    -        |  No paths    -        |  Diff grp    -      
PCI_CLK2                        stat_led2_clk_pre                               |  Diff grp    -        |  No paths    -        |  No paths    -        |  No paths    -      
PCI_CLK2                        ADC_AD7663AS_ad2_mod|ram_wr_clk_inferred_clock  |  No paths    -        |  No paths    -        |  No paths    -        |  Diff grp    -      
PCI_CLK2                        ADC_AD7663AS_ad1_mod|ram_wr_clk_inferred_clock  |  No paths    -        |  No paths    -        |  No paths    -        |  Diff grp    -      
SD_CLK16x                       System                                          |  6.250       19.584   |  No paths    -        |  No paths    -        |  6.250       11.181 
SD_CLK16x                       PCI_CLK2                                        |  No paths    -        |  Diff grp    -        |  No paths    -        |  No paths    -      
SD_CLK16x                       SD_CLK16x                                       |  6.250       1.641    |  6.250       -3.233   |  3.125       -1.231   |  3.125       -0.372 
SD_CLK16x                       me|clkdiv_inferred_clock[3]                     |  Diff grp    -        |  No paths    -        |  No paths    -        |  No paths    -      
SD_CLK16x                       md|clkdiv_inferred_clock[3]                     |  Diff grp    -        |  No paths    -        |  No paths    -        |  No paths    -      
SD_CLK16x                       md|clk1x_enable_inferred_clock                  |  No paths    -        |  Diff grp    -        |  No paths    -        |  No paths    -      
pci_16kHz                       System                                          |  No paths    -        |  No paths    -        |  No paths    -        |  1000.000    13.731 
pci_16kHz                       SYSCLK                                          |  No paths    -        |  No paths    -        |  No paths    -        |  Diff grp    -      
pci_16kHz                       PCI_CLK2                                        |  No paths    -        |  Diff grp    -        |  No paths    -        |  No paths    -      
aqclk                           System                                          |  1000.000    25.000   |  No paths    -        |  No paths    -        |  No paths    -      
aqclk                           SYSCLK                                          |  Diff grp    -        |  No paths    -        |  Diff grp    -        |  No paths    -      
aqclk                           aqclk                                           |  1000.000    998.140  |  No paths    -        |  No paths    -        |  No paths    -      
aqclk                           sclk                                            |  No paths    -        |  No paths    -        |  Diff grp    -        |  No paths    -      
sclk                            System                                          |  50.000      25.000   |  No paths    -        |  No paths    -        |  50.000      10.054 
sclk                            SYSCLK                                          |  No paths    -        |  Diff grp    -        |  Diff grp    -        |  Diff grp    -      
sclk                            PCI_CLK2                                        |  No paths    -        |  Diff grp    -        |  No paths    -        |  No paths    -      
sclk                            sclk                                            |  No paths    -        |  50.000      35.170   |  25.000      18.161   |  25.000      21.866 
sclk                            ADC_AD7663AS_ad2_mod|ram_wr_clk_inferred_clock  |  No paths    -        |  No paths    -        |  No paths    -        |  Diff grp    -      
sclk                            ADC_AD7663AS_ad1_mod|ram_wr_clk_inferred_clock  |  No paths    -        |  No paths    -        |  No paths    -        |  Diff grp    -      
pci_clk_div                     System                                          |  1000.000    15.031   |  No paths    -        |  No paths    -        |  1000.000    21.621 
pci_clk_div                     SYSCLK                                          |  Diff grp    -        |  Diff grp    -        |  Diff grp    -        |  Diff grp    -      
pci_clk_div                     pci_clk_div                                     |  1000.000    992.995  |  1000.000    998.025  |  500.000     494.767  |  500.000     495.969
stat_led2_clk                   System                                          |  1000.000    20.708   |  No paths    -        |  No paths    -        |  No paths    -      
stat_led2_clk                   stat_led2_clk                                   |  1000.000    997.210  |  1000.000    996.158  |  500.000     495.112  |  500.000     497.265
stat_led2_clk                   stat_led2_clk_pre                               |  Diff grp    -        |  Diff grp    -        |  Diff grp    -        |  Diff grp    -      
stat_led2_clk_pre               System                                          |  1000.000    18.955   |  No paths    -        |  No paths    -        |  No paths    -      
stat_led2_clk_pre               stat_led2_clk                                   |  Diff grp    -        |  Diff grp    -        |  Diff grp    -        |  Diff grp    -      
stat_led2_clk_pre               stat_led2_clk_pre                               |  1000.000    990.564  |  1000.000    996.158  |  500.000     495.112  |  500.000     497.265
me|clkdiv_inferred_clock[3]     System                                          |  25.000      21.062   |  No paths    -        |  No paths    -        |  No paths    -      
me|clkdiv_inferred_clock[3]     SD_CLK16x                                       |  Diff grp    -        |  No paths    -        |  No paths    -        |  No paths    -      
me|clkdiv_inferred_clock[3]     me|clkdiv_inferred_clock[3]                     |  25.000      18.995   |  No paths    -        |  No paths    -        |  No paths    -      
md|clkdiv_inferred_clock[3]     SD_CLK16x                                       |  Diff grp    -        |  No paths    -        |  Diff grp    -        |  No paths    -      
md|clkdiv_inferred_clock[3]     md|clkdiv_inferred_clock[3]                     |  25.000      21.371   |  No paths    -        |  No paths    -        |  No paths    -      
md|clk1x_enable_inferred_clock  SD_CLK16x                                       |  No paths    -        |  Diff grp    -        |  No paths    -        |  No paths    -      
==============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port                  Starting            User           Arrival     Required          
Name                  Reference           Constraint     Time        Time         Slack
                      Clock                                                            
---------------------------------------------------------------------------------------
ACC_HW_RESETb         System (rising)     NA             0.000       29.770            
ACC_HW_STATUSb        System (rising)     NA             0.000       29.770            
ACC_TG_COLL           System (rising)     NA             0.000       29.770            
AD_BUSY1              System (rising)     NA             0.000       18.731            
AD_BUSY2              System (rising)     NA             0.000       18.634            
AD_SDOUT1             System (rising)     NA             0.000       22.765            
AD_SDOUT2             System (rising)     NA             0.000       22.765            
AMTX_IN               System (rising)     NA             0.000       23.520            
BMPLS                 System (rising)     NA             0.000       23.520            
CAN_AD[0]             System (rising)     NA             0.000       15.191            
CAN_AD[1]             System (rising)     NA             0.000       13.914            
CAN_AD[2]             System (rising)     NA             0.000       14.214            
CAN_AD[3]             System (rising)     NA             0.000       15.570            
CAN_AD[4]             System (rising)     NA             0.000       13.128            
CAN_AD[5]             System (rising)     NA             0.000       13.850            
CAN_AD[6]             System (rising)     NA             0.000       12.662            
CAN_AD[7]             System (rising)     NA             0.000       14.036            
CAN_INT1              System (rising)     NA             0.000       29.641            
CAN_INT2              System (rising)     NA             0.000       29.641            
CAN_RX                System (rising)     NA             0.000       21.527            
CAN_TX                System (rising)     NA             0.000       21.527            
CNTL_FPGA3            System (rising)     NA             0.000       29.770            
CNTL_FPGA4            System (rising)     NA             0.000       29.770            
CNTL_FPGA5            System (rising)     NA             0.000       29.770            
COLLISION_IN          System (rising)     NA             0.000       4.770             
COLL_DETECT           System (rising)     NA             0.000       29.770            
COLL_DETECTb          System (rising)     NA             0.000       29.770            
COLL_SP1_IN           System (rising)     NA             0.000       23.520            
COLL_SP2_IN           System (rising)     NA             0.000       23.520            
CPLD_VERSION[0]       System (rising)     NA             0.000       15.461            
CPLD_VERSION[1]       System (rising)     NA             0.000       15.393            
CPLD_VERSION[2]       System (rising)     NA             0.000       16.287            
CPLD_VERSION[3]       System (rising)     NA             0.000       15.724            
CPLD_VERSION[4]       System (rising)     NA             0.000       17.293            
CPLD_VERSION[5]       System (rising)     NA             0.000       16.987            
CPLD_VERSION[6]       System (rising)     NA             0.000       16.913            
CPLD_VERSION[7]       System (rising)     NA             0.000       18.008            
EATX_IN               System (rising)     NA             0.000       23.520            
FPGA2CPLD_CLK         System (rising)     NA             0.000       16.390            
HW_REV[0]             System (rising)     NA             0.000       29.770            
HW_REV[1]             System (rising)     NA             0.000       29.770            
HW_REV[2]             System (rising)     NA             0.000       29.770            
IMTX_IN               System (rising)     NA             0.000       23.520            
KVBENLP_STATE         System (rising)     NA             0.000       29.770            
LFI1b                 System (rising)     NA             0.000       19.577            
LFI2b                 System (rising)     NA             0.000       19.590            
MEL_BUS[1]            System (rising)     NA             0.000       15.834            
MEL_BUS[2]            System (rising)     NA             0.000       15.767            
MEL_BUS[3]            System (rising)     NA             0.000       16.261            
MEL_BUS[4]            System (rising)     NA             0.000       16.098            
MEL_ENABLE            System (rising)     NA             0.000       16.572            
MEL_ERROR             System (rising)     NA             0.000       16.835            
MEL_INT               System (rising)     NA             0.000       16.461            
MEL_XTRA[1]           System (rising)     NA             0.000       15.728            
MEL_XTRA[2]           System (rising)     NA             0.000       15.314            
MEL_XTRA[3]           System (rising)     NA             0.000       15.586            
P24V_PGOODb           System (rising)     NA             0.000       29.770            
P28V_PGOOD_JAWb       System (rising)     NA             0.000       29.770            
P28V_PGOOD_ROTb       System (rising)     NA             0.000       29.770            
PCAN_RX               NA                  NA             NA          NA           NA   
PCAN_TX               NA                  NA             NA          NA           NA   
PCI_AD[0]             System (rising)     NA             0.000       25.701            
PCI_AD[1]             System (rising)     NA             0.000       26.360            
PCI_AD[2]             System (rising)     NA             0.000       26.751            
PCI_AD[3]             System (rising)     NA             0.000       26.723            
PCI_AD[4]             System (rising)     NA             0.000       26.780            
PCI_AD[5]             System (rising)     NA             0.000       26.760            
PCI_AD[6]             System (rising)     NA             0.000       26.760            
PCI_AD[7]             System (rising)     NA             0.000       26.771            
PCI_AD[8]             System (rising)     NA             0.000       27.462            
PCI_AD[9]             System (rising)     NA             0.000       27.490            
PCI_AD[10]            System (rising)     NA             0.000       27.481            
PCI_AD[11]            System (rising)     NA             0.000       27.481            
PCI_AD[12]            System (rising)     NA             0.000       27.512            
PCI_AD[13]            System (rising)     NA             0.000       27.533            
PCI_AD[14]            System (rising)     NA             0.000       27.553            
PCI_AD[15]            System (rising)     NA             0.000       27.553            
PCI_AD[16]            System (rising)     NA             0.000       28.061            
PCI_AD[17]            System (rising)     NA             0.000       28.061            
PCI_AD[18]            System (rising)     NA             0.000       28.061            
PCI_AD[19]            System (rising)     NA             0.000       28.082            
PCI_AD[20]            System (rising)     NA             0.000       28.102            
PCI_AD[21]            System (rising)     NA             0.000       28.102            
PCI_AD[22]            System (rising)     NA             0.000       28.102            
PCI_AD[23]            System (rising)     NA             0.000       28.102            
PCI_AD[24]            System (rising)     NA             0.000       28.102            
PCI_AD[25]            System (rising)     NA             0.000       28.102            
PCI_AD[26]            System (rising)     NA             0.000       28.102            
PCI_AD[27]            System (rising)     NA             0.000       28.102            
PCI_AD[28]            System (rising)     NA             0.000       28.123            
PCI_AD[29]            System (rising)     NA             0.000       28.123            
PCI_AD[30]            System (rising)     NA             0.000       28.123            
PCI_AD[31]            System (rising)     NA             0.000       28.123            
PCI_CBE[0]            System (rising)     NA             0.000       29.641            
PCI_CBE[1]            System (rising)     NA             0.000       29.641            
PCI_CBE[2]            System (rising)     NA             0.000       29.641            
PCI_CBE[3]            System (rising)     NA             0.000       29.641            
PCI_CLK2              System (rising)     NA             0.000       18.256            
PCI_DEVSEL            System (rising)     NA             0.000       3.579             
PCI_FRAME             System (rising)     NA             0.000       2.517             
PCI_GNT0              System (rising)     NA             0.000       19.457            
PCI_GPERR             System (rising)     NA             0.000       19.457            
PCI_INTB              System (rising)     NA             0.000       19.457            
PCI_IRDY              System (rising)     NA             0.000       19.457            
PCI_PAR               System (rising)     NA             0.000       19.457            
PCI_REQ0              System (rising)     NA             0.000       19.457            
PCI_RST               System (rising)     NA             0.000       2.285             
PCI_SERR              System (rising)     NA             0.000       19.457            
PCI_STOP              System (rising)     NA             0.000       19.457            
PCI_TRDY              System (rising)     NA             0.000       19.457            
PD_FAULTb[1]          System (rising)     NA             0.000       22.895            
PD_FAULTb[2]          System (rising)     NA             0.000       22.895            
PD_FAULTb[3]          System (rising)     NA             0.000       22.895            
PD_FAULTb[4]          System (rising)     NA             0.000       22.895            
PD_FAULTb[5]          System (rising)     NA             0.000       22.895            
PD_FAULTb[6]          System (rising)     NA             0.000       22.895            
PD_FAULTb[7]          System (rising)     NA             0.000       22.895            
PD_OVER_CURR[1]       System (rising)     NA             0.000       22.805            
PD_OVER_CURR[2]       System (rising)     NA             0.000       22.805            
PD_OVER_CURR[3]       System (rising)     NA             0.000       22.805            
PD_OVER_CURR[4]       System (rising)     NA             0.000       22.805            
PD_OVER_CURR[5]       System (rising)     NA             0.000       22.805            
PD_OVER_CURR[6]       System (rising)     NA             0.000       22.805            
PD_OVER_CURR[7]       System (rising)     NA             0.000       22.805            
PD_SHUNT_SENSE        System (rising)     NA             0.000       29.770            
PD_UVFLT              System (rising)     NA             0.000       29.770            
PEND_ACTIVE           System (rising)     NA             0.000       29.770            
PEND_MOT_EN_CPLDb     System (rising)     NA             0.000       29.770            
PEND_PWR_OKb          System (rising)     NA             0.000       29.770            
P_OVLb                System (rising)     NA             0.000       29.770            
P_SWb[0]              System (rising)     NA             0.000       29.770            
P_SWb[1]              System (rising)     NA             0.000       29.770            
P_SWb[2]              System (rising)     NA             0.000       29.770            
P_SWb[3]              System (rising)     NA             0.000       29.770            
P_SWb[4]              System (rising)     NA             0.000       29.770            
P_SWb[5]              System (rising)     NA             0.000       29.770            
P_SWb[6]              System (rising)     NA             0.000       29.770            
P_SWb[7]              System (rising)     NA             0.000       29.770            
P_SWb[8]              System (rising)     NA             0.000       29.770            
P_SWb[9]              System (rising)     NA             0.000       29.770            
P_SWb[10]             System (rising)     NA             0.000       29.770            
P_SWb[11]             System (rising)     NA             0.000       29.770            
RESET_N               System (rising)     NA             0.000       21.479            
RXCMD[0]              System (rising)     NA             0.000       19.148            
RXCMD[1]              System (rising)     NA             0.000       19.035            
RXCMD[2]              System (rising)     NA             0.000       19.254            
RXCMD[3]              System (rising)     NA             0.000       19.141            
RXDATA[0]             System (rising)     NA             0.000       23.114            
RXDATA[1]             System (rising)     NA             0.000       23.114            
RXDATA[2]             System (rising)     NA             0.000       23.114            
RXDATA[3]             System (rising)     NA             0.000       23.114            
RXDATA[4]             System (rising)     NA             0.000       23.153            
RXDATA[5]             System (rising)     NA             0.000       23.153            
RXDATA[6]             System (rising)     NA             0.000       23.153            
RXDATA[7]             System (rising)     NA             0.000       23.153            
RXEMPTYb              System (rising)     NA             0.000       18.614            
RXSC                  System (rising)     NA             0.000       18.604            
SPENLP_STATE          System (rising)     NA             0.000       29.770            
SYNC                  System (rising)     NA             0.000       23.520            
SYSCLK_IN             NA                  NA             NA          NA           NA   
Sp485_1_R             System (rising)     NA             0.000       23.520            
Sp485_2_R             System (rising)     NA             0.000       23.520            
TCTX_IN               System (rising)     NA             0.000       23.520            
TST_SPI_MISO          System (rising)     NA             0.000       23.520            
TXEMPTYb              System (rising)     NA             0.000       23.391            
VLTN                  System (rising)     NA             0.000       23.779            
=======================================================================================


Output Ports: 

Port                 Starting                       User           Arrival     Required          
Name                 Reference                      Constraint     Time        Time         Slack
                     Clock                                                                       
-------------------------------------------------------------------------------------------------
ACC_LEDGRN           PCI_CLK2 (falling)             NA             3.379       25.000            
ACC_LEDRED           PCI_CLK2 (falling)             NA             3.379       25.000            
ACC_LED_PWR_EN       PCI_CLK2 (falling)             NA             3.379       25.000            
ACC_RST_LMP_CNTL     PCI_CLK2 (falling)             NA             3.379       25.000            
AD1_CNVSTb           SYSCLK (falling)               NA             3.330       25.000            
AD1_SCLK             NA                             NA             NA          NA           NA   
AD2_CNVSTb           SYSCLK (falling)               NA             3.330       25.000            
AD2_SCLK             NA                             NA             NA          NA           NA   
AD_SEL[0]            PCI_CLK2 (falling)             NA             3.379       25.000            
AD_SEL[1]            PCI_CLK2 (falling)             NA             3.379       25.000            
AD_SEL[2]            PCI_CLK2 (falling)             NA             3.379       25.000            
AD_SEL[3]            PCI_CLK2 (falling)             NA             3.379       25.000            
AD_SEL[4]            PCI_CLK2 (falling)             NA             3.379       25.000            
AD_SEL[5]            PCI_CLK2 (falling)             NA             3.379       25.000            
AD_SEL[6]            PCI_CLK2 (falling)             NA             3.379       25.000            
CAN_AD[0]            PCI_CLK2 (falling)             NA             15.099      25.000            
CAN_AD[1]            PCI_CLK2 (falling)             NA             15.099      25.000            
CAN_AD[2]            PCI_CLK2 (falling)             NA             15.099      25.000            
CAN_AD[3]            PCI_CLK2 (falling)             NA             15.099      25.000            
CAN_AD[4]            PCI_CLK2 (falling)             NA             15.099      25.000            
CAN_AD[5]            PCI_CLK2 (falling)             NA             15.099      25.000            
CAN_AD[6]            PCI_CLK2 (falling)             NA             15.099      25.000            
CAN_AD[7]            PCI_CLK2 (falling)             NA             15.099      25.000            
CAN_ALE              PCI_CLK2 (falling)             NA             4.872       25.000            
CAN_BUF_DIR1         PCI_CLK2 (falling)             NA             4.921       25.000            
CAN_CCLK             NA                             NA             NA          NA           NA   
CAN_CS1              PCI_CLK2 (falling)             NA             14.061      25.000            
CAN_CS2              PCI_CLK2 (falling)             NA             14.061      25.000            
CAN_RD               PCI_CLK2 (falling)             NA             12.945      25.000            
CAN_RST              PCI_CLK2 (falling)             NA             3.379       25.000            
CAN_WR               PCI_CLK2 (falling)             NA             13.446      25.000            
CE1b                 PCI_CLK2 (falling)             NA             4.405       25.000            
CE2b                 PCI_CLK2 (falling)             NA             4.375       25.000            
CNTL_FPGA0           PCI_CLK2 (falling)             NA             3.379       25.000            
CNTL_FPGA1           PCI_CLK2 (falling)             NA             3.379       25.000            
CNTL_FPGA2           PCI_CLK2 (falling)             NA             3.379       25.000            
COLLISION_OUT        SD_CLK16x (rising)             NA             5.416       25.000            
COLLISION_PWR_EN     PCI_CLK2 (falling)             NA             3.379       25.000            
COLL_CLK_OUT         pci_clk_div (falling)          NA             3.379       25.000            
COLL_CS_OUTb         pci_clk_div (falling)          NA             3.379       25.000            
EN_12Vb              PCI_CLK2 (falling)             NA             3.379       25.000            
FPGA_DONE            System (rising)                NA             3.521       25.000            
HEARTBEAT            NA                             NA             NA          NA           NA   
ILIM_DAC_CLK         NA                             NA             NA          NA           NA   
ILIM_DAC_CS          SYSCLK (rising)                NA             3.393       25.000            
ILIM_DAC_SDI         SYSCLK (rising)                NA             3.441       25.000            
KVBENLP_CNTL         PCI_CLK2 (falling)             NA             3.379       25.000            
LP_MUX_EN            PCI_CLK2 (falling)             NA             3.379       25.000            
LP_MUX_S[0]          PCI_CLK2 (falling)             NA             3.379       25.000            
LP_MUX_S[1]          PCI_CLK2 (falling)             NA             3.379       25.000            
LP_MUX_S[2]          PCI_CLK2 (falling)             NA             3.379       25.000            
MEL_ACK              SYSCLK (falling)               NA             3.379       25.000            
MEL_ERROR_RESET      SYSCLK (falling)               NA             3.330       25.000            
PCI_AD[0]            PCI_CLK2 (falling)             NA             23.212      25.000            
PCI_AD[1]            PCI_CLK2 (falling)             NA             22.945      25.000            
PCI_AD[2]            PCI_CLK2 (falling)             NA             23.212      25.000            
PCI_AD[3]            PCI_CLK2 (falling)             NA             22.871      25.000            
PCI_AD[4]            PCI_CLK2 (falling)             NA             23.368      25.000            
PCI_AD[5]            PCI_CLK2 (falling)             NA             23.607      25.000            
PCI_AD[6]            PCI_CLK2 (falling)             NA             23.917      25.000            
PCI_AD[7]            PCI_CLK2 (falling)             NA             23.422      25.000            
PCI_AD[8]            PCI_CLK2 (falling)             NA             23.676      25.000            
PCI_AD[9]            PCI_CLK2 (falling)             NA             23.564      25.000            
PCI_AD[10]           PCI_CLK2 (falling)             NA             23.712      25.000            
PCI_AD[11]           PCI_CLK2 (falling)             NA             23.000      25.000            
PCI_AD[12]           PCI_CLK2 (falling)             NA             23.138      25.000            
PCI_AD[13]           PCI_CLK2 (falling)             NA             23.676      25.000            
PCI_AD[14]           PCI_CLK2 (falling)             NA             22.759      25.000            
PCI_AD[15]           PCI_CLK2 (falling)             NA             23.138      25.000            
PCI_AD[16]           PCI_CLK2 (falling)             NA             22.401      25.000            
PCI_AD[17]           PCI_CLK2 (falling)             NA             22.506      25.000            
PCI_AD[18]           PCI_CLK2 (falling)             NA             22.477      25.000            
PCI_AD[19]           PCI_CLK2 (falling)             NA             22.506      25.000            
PCI_AD[20]           PCI_CLK2 (falling)             NA             22.401      25.000            
PCI_AD[21]           PCI_CLK2 (falling)             NA             22.558      25.000            
PCI_AD[22]           PCI_CLK2 (falling)             NA             22.506      25.000            
PCI_AD[23]           PCI_CLK2 (falling)             NA             22.506      25.000            
PCI_AD[24]           PCI_CLK2 (falling)             NA             22.477      25.000            
PCI_AD[25]           PCI_CLK2 (falling)             NA             22.506      25.000            
PCI_AD[26]           PCI_CLK2 (falling)             NA             22.506      25.000            
PCI_AD[27]           PCI_CLK2 (falling)             NA             22.477      25.000            
PCI_AD[28]           PCI_CLK2 (falling)             NA             22.506      25.000            
PCI_AD[29]           PCI_CLK2 (falling)             NA             21.917      25.000            
PCI_AD[30]           PCI_CLK2 (falling)             NA             23.000      25.000            
PCI_AD[31]           PCI_CLK2 (falling)             NA             21.900      25.000            
PCI_GNT0             PCI_CLK2 (falling)             NA             3.330       25.000            
PCI_GPERR            PCI_CLK2 (falling)             NA             3.330       25.000            
PCI_INTB             PCI_CLK2 (falling)             NA             3.330       25.000            
PCI_IRDY             PCI_CLK2 (falling)             NA             3.330       25.000            
PCI_PAR              PCI_CLK2 (falling)             NA             3.330       25.000            
PCI_REQ0             PCI_CLK2 (falling)             NA             3.330       25.000            
PCI_SERR             PCI_CLK2 (falling)             NA             3.330       25.000            
PCI_STOP             PCI_CLK2 (falling)             NA             3.330       25.000            
PCI_TRDY             PCI_CLK2 (falling)             NA             3.330       25.000            
PD_CUR_SL[1]         SYSCLK (rising)                NA             3.393       25.000            
PD_CUR_SL[2]         SYSCLK (rising)                NA             3.393       25.000            
PD_CUR_SL[3]         SYSCLK (rising)                NA             3.393       25.000            
PD_CUR_SL[4]         SYSCLK (rising)                NA             3.393       25.000            
PD_CUR_SL[5]         SYSCLK (rising)                NA             3.393       25.000            
PD_DRV_EN_FPGA_R     PCI_CLK2 (falling)             NA             3.379       25.000            
PD_DRV_EN_JAW        PCI_CLK2 (falling)             NA             3.379       25.000            
PD_ENABLE[1]         PCI_CLK2 (falling)             NA             3.379       25.000            
PD_ENABLE[2]         PCI_CLK2 (falling)             NA             3.379       25.000            
PD_ENABLE[3]         PCI_CLK2 (falling)             NA             3.379       25.000            
PD_ENABLE[4]         PCI_CLK2 (falling)             NA             3.379       25.000            
PD_ENABLE[5]         PCI_CLK2 (falling)             NA             3.379       25.000            
PD_ENABLE[6]         PCI_CLK2 (falling)             NA             3.379       25.000            
PD_ENABLE[7]         PCI_CLK2 (falling)             NA             3.379       25.000            
PD_EN_PWR_JAW        PCI_CLK2 (falling)             NA             3.379       25.000            
PD_EN_PWR_ROT        PCI_CLK2 (falling)             NA             3.379       25.000            
PD_PWM1[1]           PCI_CLK2 (falling)             NA             4.519       25.000            
PD_PWM1[2]           PCI_CLK2 (falling)             NA             4.519       25.000            
PD_PWM1[3]           PCI_CLK2 (falling)             NA             4.519       25.000            
PD_PWM2[1]           PCI_CLK2 (falling)             NA             4.519       25.000            
PD_PWM2[2]           PCI_CLK2 (falling)             NA             4.519       25.000            
PD_PWM2[3]           PCI_CLK2 (falling)             NA             4.519       25.000            
PD_PWM3[1]           PCI_CLK2 (falling)             NA             4.519       25.000            
PD_PWM3[2]           PCI_CLK2 (falling)             NA             4.519       25.000            
PD_PWM3[3]           PCI_CLK2 (falling)             NA             4.519       25.000            
PD_PWM4[1]           PCI_CLK2 (falling)             NA             4.519       25.000            
PD_PWM4[2]           PCI_CLK2 (falling)             NA             4.519       25.000            
PD_PWM4[3]           PCI_CLK2 (falling)             NA             4.519       25.000            
PD_PWM5[1]           PCI_CLK2 (falling)             NA             4.519       25.000            
PD_PWM5[2]           PCI_CLK2 (falling)             NA             4.519       25.000            
PD_PWM5[3]           PCI_CLK2 (falling)             NA             4.519       25.000            
PD_PWM6[1]           SYSCLK (rising)                NA             4.101       25.000            
PD_PWM6[2]           SYSCLK (rising)                NA             4.101       25.000            
PEND_PWR_EN          PCI_CLK2 (falling)             NA             3.379       25.000            
REFCLK               SYSCLK (rising)                NA             5.907       25.000            
RES_PWM[1]           NA                             NA             NA          NA           NA   
RES_PWM[2]           NA                             NA             NA          NA           NA   
RES_PWM[3]           NA                             NA             NA          NA           NA   
RES_PWM[4]           NA                             NA             NA          NA           NA   
RES_PWM[5]           NA                             NA             NA          NA           NA   
RES_PWM[6]           NA                             NA             NA          NA           NA   
RES_PWM[7]           NA                             NA             NA          NA           NA   
RES_PWM[8]           NA                             NA             NA          NA           NA   
RES_PWM[9]           NA                             NA             NA          NA           NA   
RES_PWM[10]          NA                             NA             NA          NA           NA   
RES_PWM[11]          NA                             NA             NA          NA           NA   
RES_PWM[12]          NA                             NA             NA          NA           NA   
RES_PWM[13]          NA                             NA             NA          NA           NA   
RES_PWM[14]          NA                             NA             NA          NA           NA   
RES_PWM[15]          NA                             NA             NA          NA           NA   
RES_PWM[16]          NA                             NA             NA          NA           NA   
RES_PWM[17]          NA                             NA             NA          NA           NA   
RES_PWM[18]          NA                             NA             NA          NA           NA   
RES_PWM[19]          NA                             NA             NA          NA           NA   
RES_PWM[20]          NA                             NA             NA          NA           NA   
RTCLK                NA                             NA             NA          NA           NA   
RXENb                SYSCLK (falling)               NA             3.795       25.000            
RXRSTb               SYSCLK (falling)               NA             3.795       25.000            
RX_LED1              NA                             NA             NA          NA           NA   
RX_LED2              NA                             NA             NA          NA           NA   
SP485_1_DIR          PCI_CLK2 (falling)             NA             3.379       25.000            
SP485_2_DIR          PCI_CLK2 (falling)             NA             3.379       25.000            
SPENLP_CNTL          PCI_CLK2 (falling)             NA             3.379       25.000            
SP_LED[0]            stat_led2_clk_pre (rising)     NA             4.292       25.000            
SP_LED[1]            stat_led2_clk_pre (rising)     NA             3.755       25.000            
SP_LED[2]            stat_led2_clk_pre (rising)     NA             3.755       25.000            
SP_LED[3]            stat_led2_clk_pre (rising)     NA             3.755       25.000            
SP_LED[4]            stat_led2_clk_pre (rising)     NA             3.755       25.000            
SP_LED[5]            stat_led2_clk_pre (rising)     NA             3.755       25.000            
SP_LED[6]            stat_led2_clk_pre (rising)     NA             3.755       25.000            
SP_LED[7]            stat_led2_clk_pre (rising)     NA             3.755       25.000            
STAT_LED1            stat_led2_clk_pre (rising)     NA             3.441       25.000            
STAT_LED2            stat_led2_clk_pre (rising)     NA             3.441       25.000            
STAT_LED3            stat_led2_clk_pre (rising)     NA             3.441       25.000            
Sp485_1_D            pci_clk_div (falling)          NA             3.379       25.000            
Sp485_2_D            pci_clk_div (falling)          NA             3.379       25.000            
TP133                System (rising)                NA             4.189       25.000            
TP134                System (rising)                NA             4.117       25.000            
TP135                System (rising)                NA             4.373       25.000            
TP143                SYSCLK (falling)               NA             3.379       25.000            
TP145                SYSCLK (rising)                NA             5.907       25.000            
TP146                NA                             NA             NA          NA           NA   
TP147                System (rising)                NA             3.473       25.000            
TP148                System (rising)                NA             3.473       25.000            
TP149                NA                             NA             NA          NA           NA   
TP150                NA                             NA             NA          NA           NA   
TP151                NA                             NA             NA          NA           NA   
TP152                NA                             NA             NA          NA           NA   
TP156                NA                             NA             NA          NA           NA   
TST_SPI_CLK          pci_clk_div (falling)          NA             3.379       25.000            
TST_SPI_CS           pci_clk_div (falling)          NA             3.379       25.000            
TST_SPI_MOSI         pci_clk_div (falling)          NA             3.379       25.000            
TXCMD[0]             SYSCLK (falling)               NA             5.266       25.000            
TXCMD[1]             SYSCLK (falling)               NA             5.266       25.000            
TXCMD[2]             SYSCLK (falling)               NA             5.266       25.000            
TXCMD[3]             SYSCLK (falling)               NA             5.266       25.000            
TXDATA[0]            SYSCLK (falling)               NA             5.266       25.000            
TXDATA[1]            SYSCLK (falling)               NA             5.266       25.000            
TXDATA[2]            SYSCLK (falling)               NA             5.266       25.000            
TXDATA[3]            SYSCLK (falling)               NA             5.266       25.000            
TXDATA[4]            SYSCLK (falling)               NA             5.218       25.000            
TXDATA[5]            SYSCLK (falling)               NA             5.218       25.000            
TXDATA[6]            SYSCLK (falling)               NA             5.218       25.000            
TXDATA[7]            SYSCLK (falling)               NA             5.218       25.000            
TXENb                SYSCLK (falling)               NA             3.795       25.000            
TXRSTb               SYSCLK (falling)               NA             3.379       25.000            
TXSC                 SYSCLK (falling)               NA             5.218       25.000            
TX_LED1              NA                             NA             NA          NA           NA   
TX_LED2              NA                             NA             NA          NA           NA   
=================================================================================================



====================================
Detailed Report for Clock: PCI_CLK2
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival          
Instance                      Reference     Type         Pin     Net                Time        Slack
                              Clock                                                                  
-----------------------------------------------------------------------------------------------------
pci_target.OPB_ADDR_0[8]      PCI_CLK2      DFN0E1C0     Q       opb_addr_0[8]      0.393       1.083
pci_target.OPB_ADDR_0[9]      PCI_CLK2      DFN0E1C0     Q       opb_addr_0[9]      0.393       1.196
pci_target.OPB_ADDR_0[7]      PCI_CLK2      DFN0E1C0     Q       opb_addr_0[7]      0.393       1.643
pci_target.OPB_ADDR[15]       PCI_CLK2      DFN0E1C0     Q       opb_addr[15]       0.393       1.659
pci_target.OPB_ADDR_0[10]     PCI_CLK2      DFN0E1C0     Q       opb_addr_0[10]     0.393       1.693
pci_target.OPB_ADDR[21]       PCI_CLK2      DFN0E1C0     Q       opb_addr[21]       0.393       2.251
pci_target.OPB_ADDR[20]       PCI_CLK2      DFN0E1C0     Q       opb_addr[20]       0.393       2.364
pci_target.OPB_ADDR_1[3]      PCI_CLK2      DFN0E1C0     Q       opb_addr_1[3]      0.393       2.491
pci_target.OPB_ADDR[4]        PCI_CLK2      DFN0E1C0     Q       OPB_ADDR[4]        0.393       2.633
pci_target.OPB_ADDR[14]       PCI_CLK2      DFN0E1C0     Q       opb_addr[14]       0.393       2.816
=====================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                                      Required          
Instance                    Reference     Type         Pin     Net                        Time         Slack
                            Clock                                                                           
------------------------------------------------------------------------------------------------------------
Clocks.Clk10HzDiv[3]        PCI_CLK2      DFN1E1P1     E       Clk10HzDiv_0_sqmuxa        15.301       1.884
Clocks.Clk10HzDiv[7]        PCI_CLK2      DFN1E1P1     E       Clk10HzDiv_0_sqmuxa        15.301       1.884
Clocks.Clk10HzDiv[8]        PCI_CLK2      DFN1E1P1     E       Clk10HzDiv_0_sqmuxa        15.301       1.884
Clocks.Clk10HzDiv[9]        PCI_CLK2      DFN1E1P1     E       Clk10HzDiv_0_sqmuxa        15.301       1.884
Clocks.Clk10HzDiv[12]       PCI_CLK2      DFN1E1P1     E       Clk10HzDiv_0_sqmuxa        15.301       1.884
Clocks.OpbTo16KHzDiv[3]     PCI_CLK2      DFN1E1P1     E       OpbTo16KHzDiv_1_sqmuxa     15.301       1.884
Clocks.OpbTo16KHzDiv[5]     PCI_CLK2      DFN1E1P1     E       OpbTo16KHzDiv_1_sqmuxa     15.301       1.884
Clocks.OpbTo16KHzDiv[6]     PCI_CLK2      DFN1E1P1     E       OpbTo16KHzDiv_1_sqmuxa     15.301       1.884
Clocks.OpbTo16KHzDiv[7]     PCI_CLK2      DFN1E1P1     E       OpbTo16KHzDiv_1_sqmuxa     15.301       1.884
Clocks.OpbTo16KHzDiv[8]     PCI_CLK2      DFN1E1P1     E       OpbTo16KHzDiv_1_sqmuxa     15.301       1.884
============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.000

    - Propagation time:                      23.917
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.083

    Number of logic level(s):                20
    Starting point:                          pci_target.OPB_ADDR_0[8] / Q
    Ending point:                            PCI_AD[31:0] / PCI_AD[6]
    The start point is clocked by            PCI_CLK2 [falling] on pin CLK
    The end   point is clocked by            System [falling]

Instance / Net                                      Pin           Pin               Arrival     No. of    
Name                                   Type         Name          Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
pci_target.OPB_ADDR_0[8]               DFN0E1C0     Q             Out     0.393     0.393       -         
opb_addr_0[8]                          Net          -             -       1.820     -           23        
ad1_mod.un2_OPB_DO_0_a2_6              NOR2         B             In      -         2.213       -         
ad1_mod.un2_OPB_DO_0_a2_6              NOR2         Y             Out     0.384     2.597       -         
N_184                                  Net          -             -       0.602     -           3         
pci_target.OPB_ADDR_0_RNITQEP[10]      OR2B         B             In      -         3.200       -         
pci_target.OPB_ADDR_0_RNITQEP[10]      OR2B         Y             Out     0.469     3.668       -         
un21_PCI_AD_19                         Net          -             -       0.602     -           3         
add_dec.BRG4_WE_0_a2_1_a2_3            OR3          B             In      -         4.270       -         
add_dec.BRG4_WE_0_a2_1_a2_3            OR3          Y             Out     0.479     4.749       -         
N_225                                  Net          -             -       0.955     -           5         
add_dec.BRG1_WE_0_a2_3_a2_0            OR3          A             In      -         5.705       -         
add_dec.BRG1_WE_0_a2_3_a2_0            OR3          Y             Out     0.269     5.973       -         
N_229                                  Net          -             -       1.690     -           18        
add_dec.ILIM_DAC_RE_0_a2_0_a2_0        OR2A         B             In      -         7.663       -         
add_dec.ILIM_DAC_RE_0_a2_0_a2_0        OR2A         Y             Out     0.384     8.047       -         
N_232                                  Net          -             -       1.224     -           8         
add_dec.ILIM_DAC_RE_0_a2_0_a2_1        OA1C         C             In      -         9.271       -         
add_dec.ILIM_DAC_RE_0_a2_0_a2_1        OA1C         Y             Out     0.363     9.635       -         
ILIM_DAC_WE_1                          Net          -             -       0.884     -           4         
add_dec.ILIM_DAC_RE_0_a2_0_a2          OR2B         B             In      -         10.519      -         
add_dec.ILIM_DAC_RE_0_a2_0_a2          OR2B         Y             Out     0.469     10.987      -         
OPB_DO_2_en[8]                         Net          -             -       1.246     -           9         
ilim_dac_mod.un18_OPB_DO               NOR2         A             In      -         12.233      -         
ilim_dac_mod.un18_OPB_DO               NOR2         Y             Out     0.271     12.504      -         
un18_OPB_DO                            Net          -             -       1.224     -           8         
ilim_dac_mod.data_RNIBITF31[6]         AOI1B        B             In      -         13.728      -         
ilim_dac_mod.data_RNIBITF31[6]         AOI1B        Y             Out     0.680     14.409      -         
opb_do_iv_3[6]                         Net          -             -       0.240     -           1         
digital_in_RNI0KDR72[6]                NOR3C        A             In      -         14.649      -         
digital_in_RNI0KDR72[6]                NOR3C        Y             Out     0.392     15.041      -         
opb_do_iv_5[6]                         Net          -             -       0.240     -           1         
osc_count.sp_RNIQJMFC3[6]              NOR3C        A             In      -         15.281      -         
osc_count.sp_RNIQJMFC3[6]              NOR3C        Y             Out     0.392     15.672      -         
opb_do_iv_8[6]                         Net          -             -       0.240     -           1         
digital_out_RNIQP3JH3[6]               NOR2B        B             In      -         15.913      -         
digital_out_RNIQP3JH3[6]               NOR2B        Y             Out     0.386     16.298      -         
opb_do_iv_10[6]                        Net          -             -       0.240     -           1         
digital_out_RNII4RMM5[6]               NOR3C        C             In      -         16.538      -         
digital_out_RNII4RMM5[6]               NOR3C        Y             Out     0.497     17.035      -         
opb_do_iv_11[6]                        Net          -             -       0.240     -           1         
brg4.CycleCount_RNIQ7OSH6[6]           NOR2B        A             In      -         17.275      -         
brg4.CycleCount_RNIQ7OSH6[6]           NOR2B        Y             Out     0.365     17.640      -         
opb_do_iv_13[6]                        Net          -             -       0.240     -           1         
brg5.CycleCount_RNI6BL2D7[6]           OA1A         C             In      -         17.880      -         
brg5.CycleCount_RNI6BL2D7[6]           OA1A         Y             Out     0.297     18.177      -         
opb_do_iv_16[6]                        Net          -             -       0.240     -           1         
brg3.CycleCount_RNIAT2639[6]           NOR3C        C             In      -         18.418      -         
brg3.CycleCount_RNIAT2639[6]           NOR3C        Y             Out     0.497     18.915      -         
opb_do_iv_18[6]                        Net          -             -       0.240     -           1         
rs485_mod.tctx_in_d_RNIL20NDF[6]       NOR3C        C             In      -         19.155      -         
rs485_mod.tctx_in_d_RNIL20NDF[6]       NOR3C        Y             Out     0.497     19.652      -         
opb_do_iv_19[6]                        Net          -             -       0.240     -           1         
hotlink.fo_control_rx_RNI86MD3P[6]     OR3C         C             In      -         19.892      -         
hotlink.fo_control_rx_RNI86MD3P[6]     OR3C         Y             Out     0.497     20.389      -         
opb_do[6]                              Net          -             -       0.240     -           1         
pci_target.gpio_ddr_RNIVQEUNP[6]       AO1C         B             In      -         20.629      -         
pci_target.gpio_ddr_RNIVQEUNP[6]       AO1C         Y             Out     0.445     21.074      -         
OPB_DI_t[6]                            Net          -             -       0.240     -           1         
PCI_AD_pad[6]                          BIBUF        D             In      -         21.314      -         
PCI_AD_pad[6]                          BIBUF        PAD           Out     2.602     23.917      -         
PCI_AD[6]                              Net          -             -       0.000     -           2(1)      
PCI_AD[31:0]                           Port         PCI_AD[6]     Out     -         23.917      -         
==========================================================================================================
Total path delay (propagation time + setup) of 23.917 is 11.028(46.1%) logic and 12.889(53.9%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: SD_CLK16x
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                 Arrival           
Instance                       Reference     Type         Pin     Net                   Time        Slack 
                               Clock                                                                      
----------------------------------------------------------------------------------------------------------
coll_mod.rxbuf_rst_cnt[7]      SD_CLK16x     DFN0E0C0     Q       rxbuf_rst_cnt[7]      0.488       -3.232
coll_mod.rxbuf_rst_cnt[6]      SD_CLK16x     DFN0E0C0     Q       rxbuf_rst_cnt[6]      0.488       -3.094
coll_mod.rxbuf_rst_cnt[1]      SD_CLK16x     DFN0E0C0     Q       rxbuf_rst_cnt[1]      0.488       -3.077
coll_mod.rxbuf_rst_cnt[0]      SD_CLK16x     DFN0E0C0     Q       rxbuf_rst_cnt[0]      0.488       -2.874
coll_mod.rxbuf_rst_cnt[2]      SD_CLK16x     DFN0E0C0     Q       rxbuf_rst_cnt[2]      0.488       -2.873
coll_mod.rxbuf_rst_cnt[3]      SD_CLK16x     DFN0E0C0     Q       rxbuf_rst_cnt[3]      0.393       -2.734
coll_mod.rxbuf_rst_cnt[8]      SD_CLK16x     DFN0E0C0     Q       rxbuf_rst_cnt[8]      0.488       -2.546
coll_mod.rxbuf_rst_cnt[9]      SD_CLK16x     DFN0E0C0     Q       rxbuf_rst_cnt[9]      0.488       -2.358
coll_mod.rxbuf_rst_cnt[5]      SD_CLK16x     DFN0E0C0     Q       rxbuf_rst_cnt[5]      0.488       -2.151
coll_mod.rxbuf_rst_cnt[10]     SD_CLK16x     DFN0E0C0     Q       rxbuf_rst_cnt[10]     0.488       -2.150
==========================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                   Required           
Instance                      Reference     Type         Pin     Net                     Time         Slack 
                              Clock                                                                         
------------------------------------------------------------------------------------------------------------
coll_mod.txr_fsm[1]           SD_CLK16x     DFN0C0       D       N_794_i                 5.718        -3.232
coll_mod.rxbuf_rst_cnt[0]     SD_CLK16x     DFN0E0C0     E       txr_fsm_RNIIEJJA[0]     5.796        -2.535
coll_mod.rxbuf_rst_cnt[1]     SD_CLK16x     DFN0E0C0     E       txr_fsm_RNIIEJJA[0]     5.796        -2.535
coll_mod.rxbuf_rst_cnt[2]     SD_CLK16x     DFN0E0C0     E       txr_fsm_RNIIEJJA[0]     5.796        -2.535
coll_mod.rxbuf_rst_cnt[3]     SD_CLK16x     DFN0E0C0     E       txr_fsm_RNIIEJJA[0]     5.796        -2.535
coll_mod.rxbuf_rst_cnt[4]     SD_CLK16x     DFN0E0C0     E       txr_fsm_RNIIEJJA[0]     5.796        -2.535
coll_mod.rxbuf_rst_cnt[5]     SD_CLK16x     DFN0E0C0     E       txr_fsm_RNIIEJJA[0]     5.796        -2.535
coll_mod.rxbuf_rst_cnt[6]     SD_CLK16x     DFN0E0C0     E       txr_fsm_RNIIEJJA[0]     5.796        -2.535
coll_mod.rxbuf_rst_cnt[7]     SD_CLK16x     DFN0E0C0     E       txr_fsm_RNIIEJJA[0]     5.796        -2.535
coll_mod.rxbuf_rst_cnt[8]     SD_CLK16x     DFN0E0C0     E       txr_fsm_RNIIEJJA[0]     5.796        -2.535
============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.250
    - Setup time:                            0.532
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.718

    - Propagation time:                      8.950
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.232

    Number of logic level(s):                8
    Starting point:                          coll_mod.rxbuf_rst_cnt[7] / Q
    Ending point:                            coll_mod.txr_fsm[1] / D
    The start point is clocked by            SD_CLK16x [falling] on pin CLK
    The end   point is clocked by            SD_CLK16x [falling] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
coll_mod.rxbuf_rst_cnt[7]           DFN0E0C0     Q        Out     0.488     0.488       -         
rxbuf_rst_cnt[7]                    Net          -        -       1.063     -           6         
coll_mod.rxbuf_rst_cnt13_0.I_17     OR2A         B        In      -         1.551       -         
coll_mod.rxbuf_rst_cnt13_0.I_17     OR2A         Y        Out     0.483     2.034       -         
N_28_0                              Net          -        -       0.240     -           1         
coll_mod.rxbuf_rst_cnt13_0.I_23     AO1C         C        In      -         2.274       -         
coll_mod.rxbuf_rst_cnt13_0.I_23     AO1C         Y        Out     0.472     2.746       -         
N_34_0                              Net          -        -       0.240     -           1         
coll_mod.rxbuf_rst_cnt13_0.I_26     OA1A         B        In      -         2.986       -         
coll_mod.rxbuf_rst_cnt13_0.I_26     OA1A         Y        Out     0.674     3.660       -         
N_37_0                              Net          -        -       0.240     -           1         
coll_mod.rxbuf_rst_cnt13_0.I_27     OA1          A        In      -         3.900       -         
coll_mod.rxbuf_rst_cnt13_0.I_27     OA1          Y        Out     0.735     4.635       -         
DWACT_COMP0_E_0[0]                  Net          -        -       0.240     -           1         
coll_mod.rxbuf_rst_cnt13_0.I_73     AO1          C        In      -         4.875       -         
coll_mod.rxbuf_rst_cnt13_0.I_73     AO1          Y        Out     0.489     5.364       -         
rxbuf_rst_cnt13                     Net          -        -       0.602     -           3         
coll_mod.txr_fsm_RNICUQ5A[0]        OR2          A        In      -         5.966       -         
coll_mod.txr_fsm_RNICUQ5A[0]        OR2          Y        Out     0.271     6.238       -         
N_420                               Net          -        -       0.240     -           1         
coll_mod.txr_fsm_RNIIEJJA[0]        NAND2        A        In      -         6.478       -         
coll_mod.txr_fsm_RNIIEJJA[0]        NAND2        Y        Out     0.365     6.843       -         
txr_fsm_RNIIEJJA[0]                 Net          -        -       1.489     -           12        
coll_mod.txr_fsm_RNO[1]             INV          A        In      -         8.331       -         
coll_mod.txr_fsm_RNO[1]             INV          Y        Out     0.379     8.710       -         
N_794_i                             Net          -        -       0.240     -           1         
coll_mod.txr_fsm[1]                 DFN0C0       D        In      -         8.950       -         
==================================================================================================
Total path delay (propagation time + setup) of 9.482 is 4.888(51.5%) logic and 4.595(48.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.250
    - Setup time:                            0.532
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.718

    - Propagation time:                      8.812
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.094

    Number of logic level(s):                8
    Starting point:                          coll_mod.rxbuf_rst_cnt[6] / Q
    Ending point:                            coll_mod.txr_fsm[1] / D
    The start point is clocked by            SD_CLK16x [falling] on pin CLK
    The end   point is clocked by            SD_CLK16x [falling] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
coll_mod.rxbuf_rst_cnt[6]           DFN0E0C0     Q        Out     0.488     0.488       -         
rxbuf_rst_cnt[6]                    Net          -        -       1.063     -           6         
coll_mod.rxbuf_rst_cnt13_0.I_19     NOR2A        B        In      -         1.551       -         
coll_mod.rxbuf_rst_cnt13_0.I_19     NOR2A        Y        Out     0.304     1.855       -         
N_30_0                              Net          -        -       0.240     -           1         
coll_mod.rxbuf_rst_cnt13_0.I_21     AO1C         C        In      -         2.095       -         
coll_mod.rxbuf_rst_cnt13_0.I_21     AO1C         Y        Out     0.489     2.584       -         
N_32_0                              Net          -        -       0.240     -           1         
coll_mod.rxbuf_rst_cnt13_0.I_26     OA1A         A        In      -         2.824       -         
coll_mod.rxbuf_rst_cnt13_0.I_26     OA1A         Y        Out     0.697     3.521       -         
N_37_0                              Net          -        -       0.240     -           1         
coll_mod.rxbuf_rst_cnt13_0.I_27     OA1          A        In      -         3.761       -         
coll_mod.rxbuf_rst_cnt13_0.I_27     OA1          Y        Out     0.735     4.496       -         
DWACT_COMP0_E_0[0]                  Net          -        -       0.240     -           1         
coll_mod.rxbuf_rst_cnt13_0.I_73     AO1          C        In      -         4.736       -         
coll_mod.rxbuf_rst_cnt13_0.I_73     AO1          Y        Out     0.489     5.225       -         
rxbuf_rst_cnt13                     Net          -        -       0.602     -           3         
coll_mod.txr_fsm_RNICUQ5A[0]        OR2          A        In      -         5.828       -         
coll_mod.txr_fsm_RNICUQ5A[0]        OR2          Y        Out     0.271     6.099       -         
N_420                               Net          -        -       0.240     -           1         
coll_mod.txr_fsm_RNIIEJJA[0]        NAND2        A        In      -         6.339       -         
coll_mod.txr_fsm_RNIIEJJA[0]        NAND2        Y        Out     0.365     6.704       -         
txr_fsm_RNIIEJJA[0]                 Net          -        -       1.489     -           12        
coll_mod.txr_fsm_RNO[1]             INV          A        In      -         8.193       -         
coll_mod.txr_fsm_RNO[1]             INV          Y        Out     0.379     8.572       -         
N_794_i                             Net          -        -       0.240     -           1         
coll_mod.txr_fsm[1]                 DFN0C0       D        In      -         8.812       -         
==================================================================================================
Total path delay (propagation time + setup) of 9.344 is 4.749(50.8%) logic and 4.595(49.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.250
    - Setup time:                            0.532
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.718

    - Propagation time:                      8.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.077

    Number of logic level(s):                8
    Starting point:                          coll_mod.rxbuf_rst_cnt[1] / Q
    Ending point:                            coll_mod.txr_fsm[1] / D
    The start point is clocked by            SD_CLK16x [falling] on pin CLK
    The end   point is clocked by            SD_CLK16x [falling] on pin CLK

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
coll_mod.rxbuf_rst_cnt[1]              DFN0E0C0     Q        Out     0.488     0.488       -         
rxbuf_rst_cnt[1]                       Net          -        -       1.063     -           6         
coll_mod.rxbuf_rst_cnt13_0.I_52        OR2A         B        In      -         1.551       -         
coll_mod.rxbuf_rst_cnt13_0.I_52        OR2A         Y        Out     0.483     2.034       -         
ACT_LT4_E_0[1]                         Net          -        -       0.240     -           1         
coll_mod.rxbuf_rst_cnt13_0.I_54        AOI1A        B        In      -         2.274       -         
coll_mod.rxbuf_rst_cnt13_0.I_54        AOI1A        Y        Out     0.696     2.970       -         
ACT_LT4_E_0[3]                         Net          -        -       0.240     -           1         
coll_mod.rxbuf_rst_cnt13_0.I_61        AOI1A        A        In      -         3.210       -         
coll_mod.rxbuf_rst_cnt13_0.I_61        AOI1A        Y        Out     0.672     3.882       -         
DWACT_CMPLE_PO2_DWACT_COMP0_E_0[2]     Net          -        -       0.240     -           1         
coll_mod.rxbuf_rst_cnt13_0.I_68        AO1          B        In      -         4.122       -         
coll_mod.rxbuf_rst_cnt13_0.I_68        AO1          Y        Out     0.423     4.545       -         
DWACT_COMP0_E_0[2]                     Net          -        -       0.240     -           1         
coll_mod.rxbuf_rst_cnt13_0.I_73        AO1          B        In      -         4.785       -         
coll_mod.rxbuf_rst_cnt13_0.I_73        AO1          Y        Out     0.423     5.208       -         
rxbuf_rst_cnt13                        Net          -        -       0.602     -           3         
coll_mod.txr_fsm_RNICUQ5A[0]           OR2          A        In      -         5.811       -         
coll_mod.txr_fsm_RNICUQ5A[0]           OR2          Y        Out     0.271     6.082       -         
N_420                                  Net          -        -       0.240     -           1         
coll_mod.txr_fsm_RNIIEJJA[0]           NAND2        A        In      -         6.322       -         
coll_mod.txr_fsm_RNIIEJJA[0]           NAND2        Y        Out     0.365     6.687       -         
txr_fsm_RNIIEJJA[0]                    Net          -        -       1.489     -           12        
coll_mod.txr_fsm_RNO[1]                INV          A        In      -         8.176       -         
coll_mod.txr_fsm_RNO[1]                INV          Y        Out     0.379     8.555       -         
N_794_i                                Net          -        -       0.240     -           1         
coll_mod.txr_fsm[1]                    DFN0C0       D        In      -         8.795       -         
=====================================================================================================
Total path delay (propagation time + setup) of 9.327 is 4.732(50.7%) logic and 4.595(49.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.250
    - Setup time:                            0.532
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.718

    - Propagation time:                      8.592
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.874

    Number of logic level(s):                8
    Starting point:                          coll_mod.rxbuf_rst_cnt[0] / Q
    Ending point:                            coll_mod.txr_fsm[1] / D
    The start point is clocked by            SD_CLK16x [falling] on pin CLK
    The end   point is clocked by            SD_CLK16x [falling] on pin CLK

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
coll_mod.rxbuf_rst_cnt[0]              DFN0E0C0     Q        Out     0.488     0.488       -         
rxbuf_rst_cnt[0]                       Net          -        -       1.063     -           6         
coll_mod.rxbuf_rst_cnt13_0.I_51        NOR2A        B        In      -         1.551       -         
coll_mod.rxbuf_rst_cnt13_0.I_51        NOR2A        Y        Out     0.304     1.855       -         
ACT_LT4_E_0[0]                         Net          -        -       0.240     -           1         
coll_mod.rxbuf_rst_cnt13_0.I_54        AOI1A        A        In      -         2.095       -         
coll_mod.rxbuf_rst_cnt13_0.I_54        AOI1A        Y        Out     0.672     2.767       -         
ACT_LT4_E_0[3]                         Net          -        -       0.240     -           1         
coll_mod.rxbuf_rst_cnt13_0.I_61        AOI1A        A        In      -         3.007       -         
coll_mod.rxbuf_rst_cnt13_0.I_61        AOI1A        Y        Out     0.672     3.680       -         
DWACT_CMPLE_PO2_DWACT_COMP0_E_0[2]     Net          -        -       0.240     -           1         
coll_mod.rxbuf_rst_cnt13_0.I_68        AO1          B        In      -         3.920       -         
coll_mod.rxbuf_rst_cnt13_0.I_68        AO1          Y        Out     0.423     4.343       -         
DWACT_COMP0_E_0[2]                     Net          -        -       0.240     -           1         
coll_mod.rxbuf_rst_cnt13_0.I_73        AO1          B        In      -         4.583       -         
coll_mod.rxbuf_rst_cnt13_0.I_73        AO1          Y        Out     0.423     5.006       -         
rxbuf_rst_cnt13                        Net          -        -       0.602     -           3         
coll_mod.txr_fsm_RNICUQ5A[0]           OR2          A        In      -         5.608       -         
coll_mod.txr_fsm_RNICUQ5A[0]           OR2          Y        Out     0.271     5.880       -         
N_420                                  Net          -        -       0.240     -           1         
coll_mod.txr_fsm_RNIIEJJA[0]           NAND2        A        In      -         6.120       -         
coll_mod.txr_fsm_RNIIEJJA[0]           NAND2        Y        Out     0.365     6.484       -         
txr_fsm_RNIIEJJA[0]                    Net          -        -       1.489     -           12        
coll_mod.txr_fsm_RNO[1]                INV          A        In      -         7.973       -         
coll_mod.txr_fsm_RNO[1]                INV          Y        Out     0.379     8.352       -         
N_794_i                                Net          -        -       0.240     -           1         
coll_mod.txr_fsm[1]                    DFN0C0       D        In      -         8.592       -         
=====================================================================================================
Total path delay (propagation time + setup) of 9.124 is 4.529(49.6%) logic and 4.595(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.250
    - Setup time:                            0.532
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.718

    - Propagation time:                      8.591
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.873

    Number of logic level(s):                8
    Starting point:                          coll_mod.rxbuf_rst_cnt[2] / Q
    Ending point:                            coll_mod.txr_fsm[1] / D
    The start point is clocked by            SD_CLK16x [falling] on pin CLK
    The end   point is clocked by            SD_CLK16x [falling] on pin CLK

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
coll_mod.rxbuf_rst_cnt[2]              DFN0E0C0     Q        Out     0.488     0.488       -         
rxbuf_rst_cnt[2]                       Net          -        -       1.063     -           6         
coll_mod.rxbuf_rst_cnt13_0.I_55        OR2A         B        In      -         1.551       -         
coll_mod.rxbuf_rst_cnt13_0.I_55        OR2A         Y        Out     0.483     2.034       -         
ACT_LT4_E_0[4]                         Net          -        -       0.240     -           1         
coll_mod.rxbuf_rst_cnt13_0.I_57        NOR2A        A        In      -         2.274       -         
coll_mod.rxbuf_rst_cnt13_0.I_57        NOR2A        Y        Out     0.469     2.743       -         
ACT_LT4_E_0[6]                         Net          -        -       0.240     -           1         
coll_mod.rxbuf_rst_cnt13_0.I_61        AOI1A        B        In      -         2.983       -         
coll_mod.rxbuf_rst_cnt13_0.I_61        AOI1A        Y        Out     0.696     3.678       -         
DWACT_CMPLE_PO2_DWACT_COMP0_E_0[2]     Net          -        -       0.240     -           1         
coll_mod.rxbuf_rst_cnt13_0.I_68        AO1          B        In      -         3.918       -         
coll_mod.rxbuf_rst_cnt13_0.I_68        AO1          Y        Out     0.423     4.341       -         
DWACT_COMP0_E_0[2]                     Net          -        -       0.240     -           1         
coll_mod.rxbuf_rst_cnt13_0.I_73        AO1          B        In      -         4.582       -         
coll_mod.rxbuf_rst_cnt13_0.I_73        AO1          Y        Out     0.423     5.005       -         
rxbuf_rst_cnt13                        Net          -        -       0.602     -           3         
coll_mod.txr_fsm_RNICUQ5A[0]           OR2          A        In      -         5.607       -         
coll_mod.txr_fsm_RNICUQ5A[0]           OR2          Y        Out     0.271     5.878       -         
N_420                                  Net          -        -       0.240     -           1         
coll_mod.txr_fsm_RNIIEJJA[0]           NAND2        A        In      -         6.118       -         
coll_mod.txr_fsm_RNIIEJJA[0]           NAND2        Y        Out     0.365     6.483       -         
txr_fsm_RNIIEJJA[0]                    Net          -        -       1.489     -           12        
coll_mod.txr_fsm_RNO[1]                INV          A        In      -         7.972       -         
coll_mod.txr_fsm_RNO[1]                INV          Y        Out     0.379     8.351       -         
N_794_i                                Net          -        -       0.240     -           1         
coll_mod.txr_fsm[1]                    DFN0C0       D        In      -         8.591       -         
=====================================================================================================
Total path delay (propagation time + setup) of 9.123 is 4.528(49.6%) logic and 4.595(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: SYSCLK
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                Arrival          
Instance                     Reference     Type         Pin     Net                  Time        Slack
                             Clock                                                                    
------------------------------------------------------------------------------------------------------
hotlink.out_ram_rd_pt[0]     SYSCLK        DFN1E1C1     Q       out_ram_rd_pt[0]     0.550       2.696
hotlink.out_ram_rd_pt[1]     SYSCLK        DFN1E1C1     Q       out_ram_rd_pt[1]     0.550       2.774
hotlink.out_ram_rd_pt[2]     SYSCLK        DFN1E1C1     Q       out_ram_rd_pt[2]     0.550       2.819
brg3.cntr_dutyA[6]           SYSCLK        DFN0E0C1     Q       cntr_dutyA[6]        0.488       3.121
brg5.cntr_dutyA[6]           SYSCLK        DFN0E0C1     Q       cntr_dutyA[6]        0.488       3.121
brg2.cntr_dutyA[6]           SYSCLK        DFN0E0C1     Q       cntr_dutyA[6]        0.488       3.121
brg1.cntr_dutyA[6]           SYSCLK        DFN0E0C1     Q       cntr_dutyA[6]        0.488       3.121
brg4.cntr_dutyA[6]           SYSCLK        DFN0E0C1     Q       cntr_dutyA[6]        0.488       3.121
brg2.cntr_dutyA[11]          SYSCLK        DFN0E0C1     Q       cntr_dutyA[11]       0.488       3.229
brg4.cntr_dutyA[11]          SYSCLK        DFN0E0C1     Q       cntr_dutyA[11]       0.488       3.229
======================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                    Required          
Instance                Reference     Type         Pin     Net                      Time         Slack
                        Clock                                                                         
------------------------------------------------------------------------------------------------------
hotlink.tx_state[0]     SYSCLK        DFN0C1       D       N_1341_i_0               11.968       2.696
brg5.PulseSample        SYSCLK        DFN1E0C1     E       PulseSample_1_sqmuxa     12.176       3.121
brg3.PulseSample        SYSCLK        DFN1E0C1     E       PulseSample_1_sqmuxa     12.176       3.121
brg1.PulseSample        SYSCLK        DFN1E0C1     E       PulseSample_1_sqmuxa     12.176       3.121
brg2.PulseSample        SYSCLK        DFN1E0C1     E       PulseSample_1_sqmuxa     12.176       3.121
brg4.PulseSample        SYSCLK        DFN1E0C1     E       PulseSample_1_sqmuxa     12.176       3.121
brg4.PulseA             SYSCLK        DFN1C1       D       N_325_i_0                12.098       3.669
brg1.PulseA             SYSCLK        DFN1C1       D       N_325_i_0                12.098       3.669
brg3.PulseA             SYSCLK        DFN1C1       D       N_325_i_0                12.098       3.669
brg2.PulseA             SYSCLK        DFN1C1       D       N_325_i_0                12.098       3.669
======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.532
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.968

    - Propagation time:                      9.272
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.696

    Number of logic level(s):                9
    Starting point:                          hotlink.out_ram_rd_pt[0] / Q
    Ending point:                            hotlink.tx_state[0] / D
    The start point is clocked by            SYSCLK [rising] on pin CLK
    The end   point is clocked by            SYSCLK [falling] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
hotlink.out_ram_rd_pt[0]             DFN1E1C1     Q        Out     0.550     0.550       -         
out_ram_rd_pt[0]                     Net          -        -       1.140     -           7         
hotlink.un3_out_ram_rd_pt.I_16       AND3         A        In      -         1.690       -         
hotlink.un3_out_ram_rd_pt.I_16       AND3         Y        Out     0.346     2.036       -         
DWACT_FINC_E[0]                      Net          -        -       0.955     -           5         
hotlink.un3_out_ram_rd_pt.I_30       AND3         A        In      -         2.992       -         
hotlink.un3_out_ram_rd_pt.I_30       AND3         Y        Out     0.346     3.338       -         
N_14_1                               Net          -        -       0.240     -           1         
hotlink.un3_out_ram_rd_pt.I_31       XOR2         A        In      -         3.578       -         
hotlink.un3_out_ram_rd_pt.I_31       XOR2         Y        Out     0.305     3.883       -         
I_31_0                               Net          -        -       0.884     -           4         
hotlink.un1_out_ram_rd_pt_0.I_16     OR2A         B        In      -         4.767       -         
hotlink.un1_out_ram_rd_pt_0.I_16     OR2A         Y        Out     0.483     5.250       -         
ACT_LT4_E[1]                         Net          -        -       0.240     -           1         
hotlink.un1_out_ram_rd_pt_0.I_18     AOI1A        B        In      -         5.490       -         
hotlink.un1_out_ram_rd_pt_0.I_18     AOI1A        Y        Out     0.696     6.186       -         
ACT_LT4_E[3]                         Net          -        -       0.240     -           1         
hotlink.un1_out_ram_rd_pt_0.I_25     AOI1A        A        In      -         6.426       -         
hotlink.un1_out_ram_rd_pt_0.I_25     AOI1A        Y        Out     0.672     7.098       -         
DWACT_COMP0_E[0]                     Net          -        -       0.240     -           1         
hotlink.un1_out_ram_rd_pt_0.I_49     AO1          C        In      -         7.338       -         
hotlink.un1_out_ram_rd_pt_0.I_49     AO1          Y        Out     0.489     7.828       -         
I_49                                 Net          -        -       0.240     -           1         
hotlink.tx_state_RNO_1[0]            OR2          A        In      -         8.068       -         
hotlink.tx_state_RNO_1[0]            OR2          Y        Out     0.271     8.339       -         
N_1344                               Net          -        -       0.240     -           1         
hotlink.tx_state_RNO[0]              AOI1B        B        In      -         8.579       -         
hotlink.tx_state_RNO[0]              AOI1B        Y        Out     0.453     9.032       -         
N_1341_i_0                           Net          -        -       0.240     -           1         
hotlink.tx_state[0]                  DFN0C1       D        In      -         9.272       -         
===================================================================================================
Total path delay (propagation time + setup) of 9.804 is 5.145(52.5%) logic and 4.660(47.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: SYSCLK_IN
====================================



Starting Points with Worst Slack
********************************

             Starting                                    Arrival          
Instance     Reference     Type     Pin     Net          Time        Slack
             Clock                                                        
--------------------------------------------------------------------------
SYSCLK       SYSCLK_IN     DFN1     Q       SYSCLK_i     0.550       9.233
==========================================================================


Ending Points with Worst Slack
******************************

                  Starting                                               Required           
Instance          Reference     Type     Pin             Net             Time         Slack 
                  Clock                                                                     
--------------------------------------------------------------------------------------------
RES_PWM[20:1]     SYSCLK_IN     Port     RES_PWM[1]      RES_PWM[1]      25.000       17.254
RES_PWM[20:1]     SYSCLK_IN     Port     RES_PWM[3]      RES_PWM[3]      25.000       17.254
RES_PWM[20:1]     SYSCLK_IN     Port     RES_PWM[5]      RES_PWM[5]      25.000       17.254
RES_PWM[20:1]     SYSCLK_IN     Port     RES_PWM[7]      RES_PWM[7]      25.000       17.254
RES_PWM[20:1]     SYSCLK_IN     Port     RES_PWM[9]      RES_PWM[9]      25.000       17.254
RES_PWM[20:1]     SYSCLK_IN     Port     RES_PWM[11]     RES_PWM[11]     25.000       17.254
RES_PWM[20:1]     SYSCLK_IN     Port     RES_PWM[13]     RES_PWM[13]     25.000       17.254
RES_PWM[20:1]     SYSCLK_IN     Port     RES_PWM[15]     RES_PWM[15]     25.000       17.254
RES_PWM[20:1]     SYSCLK_IN     Port     RES_PWM[17]     RES_PWM[17]     25.000       17.254
RES_PWM[20:1]     SYSCLK_IN     Port     RES_PWM[19]     RES_PWM[19]     25.000       17.254
============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.402
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.098

    - Propagation time:                      2.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 9.233

    Number of logic level(s):                2
    Starting point:                          SYSCLK / Q
    Ending point:                            SYSCLK / D
    The start point is clocked by            SYSCLK_IN [rising] on pin CLK
    The end   point is clocked by            SYSCLK_IN [rising] on pin CLK

Instance / Net                Pin      Pin               Arrival     No. of    
Name               Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------
SYSCLK             DFN1       Q        Out     0.550     0.550       -         
SYSCLK_i           Net        -        -       0.240     -           1         
SYSCLK_RNIN4R5     CLKINT     A        In      -         0.790       -         
SYSCLK_RNIN4R5     CLKINT     Y        Out     0.260     1.050       -         
SYSCLK_c           Net        -        -       1.195     -           1137      
SYSCLK_RNO_0       INV        A        In      -         2.245       -         
SYSCLK_RNO_0       INV        Y        Out     0.379     2.624       -         
SYSCLK_c_i         Net        -        -       0.240     -           1         
SYSCLK             DFN1       D        In      -         2.865       -         
===============================================================================
Total path delay (propagation time + setup) of 3.267 is 1.591(48.7%) logic and 1.676(51.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: aqclk
====================================



Starting Points with Worst Slack
********************************

                      Starting                                       Arrival            
Instance              Reference     Type       Pin     Net           Time        Slack  
                      Clock                                                             
----------------------------------------------------------------------------------------
ad2_mod.aq_toggle     aqclk         DFN1C1     Q       aq_toggle     0.550       998.140
ad1_mod.aq_toggle     aqclk         DFN1C1     Q       aq_toggle     0.550       998.140
========================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                           Required            
Instance              Reference     Type       Pin       Net             Time         Slack  
                      Clock                                                                  
---------------------------------------------------------------------------------------------
TP151                 aqclk         Port       TP151     TP151           25.000       25.000 
ad2_mod.aq_toggle     aqclk         DFN1C1     D         aq_toggle_i     999.598      998.140
ad1_mod.aq_toggle     aqclk         DFN1C1     D         aq_toggle_i     999.598      998.140
=============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.402
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.598

    - Propagation time:                      1.458
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.140

    Number of logic level(s):                1
    Starting point:                          ad2_mod.aq_toggle / Q
    Ending point:                            ad2_mod.aq_toggle / D
    The start point is clocked by            aqclk [rising] on pin CLK
    The end   point is clocked by            aqclk [rising] on pin CLK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                      Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
ad2_mod.aq_toggle         DFN1C1     Q        Out     0.550     0.550       -         
aq_toggle                 Net        -        -       0.288     -           2         
ad2_mod.aq_toggle_RNO     INV        A        In      -         0.839       -         
ad2_mod.aq_toggle_RNO     INV        Y        Out     0.379     1.218       -         
aq_toggle_i               Net        -        -       0.240     -           1         
ad2_mod.aq_toggle         DFN1C1     D        In      -         1.458       -         
======================================================================================
Total path delay (propagation time + setup) of 1.860 is 1.332(71.6%) logic and 0.528(28.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: md|clkdiv_inferred_clock[3]
====================================



Starting Points with Worst Slack
********************************

                                        Starting                                                               Arrival           
Instance                                Reference                       Type       Pin     Net                 Time        Slack 
                                        Clock                                                                                    
---------------------------------------------------------------------------------------------------------------------------------
coll_mod.med_mod.u1.no_bits_rcvd[0]     md|clkdiv_inferred_clock[3]     DFN1C0     Q       no_bits_rcvd[0]     0.550       21.371
coll_mod.med_mod.u1.no_bits_rcvd[1]     md|clkdiv_inferred_clock[3]     DFN1C0     Q       no_bits_rcvd[1]     0.550       21.527
coll_mod.med_mod.u1.no_bits_rcvd[2]     md|clkdiv_inferred_clock[3]     DFN1C0     Q       no_bits_rcvd[2]     0.550       22.219
coll_mod.med_mod.u1.no_bits_rcvd[3]     md|clkdiv_inferred_clock[3]     DFN1C0     Q       no_bits_rcvd[3]     0.550       22.840
coll_mod.med_mod.u1.dout[0]             md|clkdiv_inferred_clock[3]     DFN1C1     Q       med_dout[0]         0.550       23.733
coll_mod.med_mod.u1.dout[1]             md|clkdiv_inferred_clock[3]     DFN1C1     Q       med_dout[1]         0.550       23.733
coll_mod.med_mod.u1.dout[2]             md|clkdiv_inferred_clock[3]     DFN1C1     Q       med_dout[2]         0.550       23.733
coll_mod.med_mod.u1.dout[3]             md|clkdiv_inferred_clock[3]     DFN1C1     Q       med_dout[3]         0.550       23.733
coll_mod.med_mod.u1.dout[4]             md|clkdiv_inferred_clock[3]     DFN1C1     Q       med_dout[4]         0.550       23.733
coll_mod.med_mod.u1.dout[5]             md|clkdiv_inferred_clock[3]     DFN1C1     Q       med_dout[5]         0.550       23.733
=================================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                                 Required           
Instance                                Reference                       Type       Pin     Net                   Time         Slack 
                                        Clock                                                                                       
------------------------------------------------------------------------------------------------------------------------------------
coll_mod.med_mod.u1.no_bits_rcvd[3]     md|clkdiv_inferred_clock[3]     DFN1C0     D       no_bits_rcvd_n3       24.598       21.371
coll_mod.med_mod.u1.no_bits_rcvd[2]     md|clkdiv_inferred_clock[3]     DFN1C0     D       no_bits_rcvd_n2       24.598       21.731
coll_mod.med_mod.u1.no_bits_rcvd[1]     md|clkdiv_inferred_clock[3]     DFN1C0     D       no_bits_rcvd_n1       24.598       22.152
coll_mod.med_mod.u1.no_bits_rcvd[0]     md|clkdiv_inferred_clock[3]     DFN1C0     D       no_bits_rcvd_i[0]     24.598       22.473
coll_mod.med_mod.u1.dout[1]             md|clkdiv_inferred_clock[3]     DFN1C1     D       med_dout[0]           24.572       23.733
coll_mod.med_mod.u1.dout[2]             md|clkdiv_inferred_clock[3]     DFN1C1     D       med_dout[1]           24.572       23.733
coll_mod.med_mod.u1.dout[3]             md|clkdiv_inferred_clock[3]     DFN1C1     D       med_dout[2]           24.572       23.733
coll_mod.med_mod.u1.dout[4]             md|clkdiv_inferred_clock[3]     DFN1C1     D       med_dout[3]           24.572       23.733
coll_mod.med_mod.u1.dout[5]             md|clkdiv_inferred_clock[3]     DFN1C1     D       med_dout[4]           24.572       23.733
coll_mod.med_mod.u1.dout[6]             md|clkdiv_inferred_clock[3]     DFN1C1     D       med_dout[5]           24.572       23.733
====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    - Setup time:                            0.402
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.598

    - Propagation time:                      3.227
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 21.371

    Number of logic level(s):                2
    Starting point:                          coll_mod.med_mod.u1.no_bits_rcvd[0] / Q
    Ending point:                            coll_mod.med_mod.u1.no_bits_rcvd[3] / D
    The start point is clocked by            md|clkdiv_inferred_clock[3] [rising] on pin CLK
    The end   point is clocked by            md|clkdiv_inferred_clock[3] [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                            Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
coll_mod.med_mod.u1.no_bits_rcvd[0]             DFN1C0     Q        Out     0.550     0.550       -         
no_bits_rcvd[0]                                 Net        -        -       0.955     -           5         
coll_mod.med_mod.u1.no_bits_rcvd_RNIPV84[1]     NOR2B      B        In      -         1.506       -         
coll_mod.med_mod.u1.no_bits_rcvd_RNIPV84[1]     NOR2B      Y        Out     0.469     1.974       -         
no_bits_rcvd_c1                                 Net        -        -       0.288     -           2         
coll_mod.med_mod.u1.no_bits_rcvd_RNO[3]         AX1C       B        In      -         2.262       -         
coll_mod.med_mod.u1.no_bits_rcvd_RNO[3]         AX1C       Y        Out     0.724     2.986       -         
no_bits_rcvd_n3                                 Net        -        -       0.240     -           1         
coll_mod.med_mod.u1.no_bits_rcvd[3]             DFN1C0     D        In      -         3.227       -         
============================================================================================================
Total path delay (propagation time + setup) of 3.629 is 2.145(59.1%) logic and 1.484(40.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: me|clkdiv_inferred_clock[3]
====================================



Starting Points with Worst Slack
********************************

                                        Starting                                                                 Arrival           
Instance                                Reference                       Type         Pin     Net                 Time        Slack 
                                        Clock                                                                                      
-----------------------------------------------------------------------------------------------------------------------------------
coll_mod.med_mod.u2.no_bits_sent[0]     me|clkdiv_inferred_clock[3]     DFN1C1       Q       no_bits_sent[0]     0.550       18.994
coll_mod.med_mod.u2.no_bits_sent[2]     me|clkdiv_inferred_clock[3]     DFN1C1       Q       no_bits_sent[2]     0.434       19.111
coll_mod.med_mod.u2.no_bits_sent[1]     me|clkdiv_inferred_clock[3]     DFN1C1       Q       no_bits_sent[1]     0.434       19.292
coll_mod.med_mod.u2.no_bits_sent[3]     me|clkdiv_inferred_clock[3]     DFN1C1       Q       no_bits_sent[3]     0.434       19.296
coll_mod.med_mod.u2.tsr[7]              me|clkdiv_inferred_clock[3]     DFN1E1C1     Q       tsr[7]              0.550       21.062
coll_mod.med_mod.u2.tsr[0]              me|clkdiv_inferred_clock[3]     DFN1E1C1     Q       tsr[0]              0.550       23.161
coll_mod.med_mod.u2.tsr[1]              me|clkdiv_inferred_clock[3]     DFN1E1C1     Q       tsr[1]              0.550       23.161
coll_mod.med_mod.u2.tsr[2]              me|clkdiv_inferred_clock[3]     DFN1E1C1     Q       tsr[2]              0.550       23.161
coll_mod.med_mod.u2.tsr[3]              me|clkdiv_inferred_clock[3]     DFN1E1C1     Q       tsr[3]              0.550       23.161
coll_mod.med_mod.u2.tsr[4]              me|clkdiv_inferred_clock[3]     DFN1E1C1     Q       tsr[4]              0.550       23.161
===================================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                          Required           
Instance                       Reference                       Type         Pin     Net          Time         Slack 
                               Clock                                                                                
--------------------------------------------------------------------------------------------------------------------
coll_mod.med_mod.u2.tsr[0]     me|clkdiv_inferred_clock[3]     DFN1E1C1     E       un1_tsr7     24.546       18.994
coll_mod.med_mod.u2.tsr[1]     me|clkdiv_inferred_clock[3]     DFN1E1C1     E       un1_tsr7     24.546       18.994
coll_mod.med_mod.u2.tsr[2]     me|clkdiv_inferred_clock[3]     DFN1E1C1     E       un1_tsr7     24.546       18.994
coll_mod.med_mod.u2.tsr[3]     me|clkdiv_inferred_clock[3]     DFN1E1C1     E       un1_tsr7     24.546       18.994
coll_mod.med_mod.u2.tsr[4]     me|clkdiv_inferred_clock[3]     DFN1E1C1     E       un1_tsr7     24.546       18.994
coll_mod.med_mod.u2.tsr[5]     me|clkdiv_inferred_clock[3]     DFN1E1C1     E       un1_tsr7     24.546       18.994
coll_mod.med_mod.u2.tsr[6]     me|clkdiv_inferred_clock[3]     DFN1E1C1     E       un1_tsr7     24.546       18.994
coll_mod.med_mod.u2.tsr[7]     me|clkdiv_inferred_clock[3]     DFN1E1C1     E       un1_tsr7     24.546       18.994
coll_mod.med_mod.u2.tsr[0]     me|clkdiv_inferred_clock[3]     DFN1E1C1     D       tsr_5[0]     24.598       20.133
coll_mod.med_mod.u2.tsr[1]     me|clkdiv_inferred_clock[3]     DFN1E1C1     D       tsr_5[1]     24.598       20.139
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    - Setup time:                            0.454
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.546

    - Propagation time:                      5.551
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 18.994

    Number of logic level(s):                3
    Starting point:                          coll_mod.med_mod.u2.no_bits_sent[0] / Q
    Ending point:                            coll_mod.med_mod.u2.tsr[0] / E
    The start point is clocked by            me|clkdiv_inferred_clock[3] [rising] on pin CLK
    The end   point is clocked by            me|clkdiv_inferred_clock[3] [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
coll_mod.med_mod.u2.no_bits_sent[0]               DFN1C1       Q        Out     0.550     0.550       -         
no_bits_sent[0]                                   Net          -        -       0.955     -           5         
coll_mod.med_mod.u2.no_bits_sent_RNI505E_0[0]     NOR2A        A        In      -         1.506       -         
coll_mod.med_mod.u2.no_bits_sent_RNI505E_0[0]     NOR2A        Y        Out     0.469     1.974       -         
tsr7_0                                            Net          -        -       0.240     -           1         
coll_mod.med_mod.u2.no_bits_sent_RNIE0AS[0]       NOR2B        A        In      -         2.214       -         
coll_mod.med_mod.u2.no_bits_sent_RNIE0AS[0]       NOR2B        Y        Out     0.384     2.598       -         
tsr7                                              Net          -        -       1.246     -           9         
coll_mod.med_mod.u2.no_bits_sent_RNIQGHH1[3]      OR2          B        In      -         3.845       -         
coll_mod.med_mod.u2.no_bits_sent_RNIQGHH1[3]      OR2          Y        Out     0.483     4.327       -         
un1_tsr7                                          Net          -        -       1.224     -           8         
coll_mod.med_mod.u2.tsr[0]                        DFN1E1C1     E        In      -         5.551       -         
================================================================================================================
Total path delay (propagation time + setup) of 6.006 is 2.340(39.0%) logic and 3.665(61.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pci_16kHz
====================================



Starting Points with Worst Slack
********************************

                        Starting                                       Arrival           
Instance                Reference     Type       Pin     Net           Time        Slack 
                        Clock                                                            
-----------------------------------------------------------------------------------------
osc_count.cntr_trig     pci_16kHz     DFN1C1     Q       cntr_trig     0.550       13.731
=========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.000

    - Propagation time:                      11.269
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 13.731

    Number of logic level(s):                12
    Starting point:                          osc_count.cntr_trig / Q
    Ending point:                            PCI_AD[31:0] / PCI_AD[2]
    The start point is clocked by            pci_16kHz [falling] on pin CLK
    The end   point is clocked by            System [falling]

Instance / Net                                                    Pin           Pin               Arrival     No. of    
Name                                                   Type       Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
osc_count.cntr_trig                                    DFN1C1     Q             Out     0.550     0.550       -         
cntr_trig                                              Net        -             -       0.884     -           4         
osc_count.cntr_trig_RNIE39R4                           OAI1       A             In      -         1.434       -         
osc_count.cntr_trig_RNIE39R4                           OAI1       Y             Out     0.288     1.722       -         
control_m[2]                                           Net        -             -       0.240     -           1         
osc_count.cntr_trig_RNI83VU9                           NOR2B      A             In      -         1.962       -         
osc_count.cntr_trig_RNI83VU9                           NOR2B      Y             Out     0.365     2.327       -         
opb_do_iv_1[2]                                         Net        -             -       0.240     -           1         
ad2_mod.data_in_ram.Ram4096x16_TPort_R0C2_RNIDF60J     NOR3C      C             In      -         2.567       -         
ad2_mod.data_in_ram.Ram4096x16_TPort_R0C2_RNIDF60J     NOR3C      Y             Out     0.497     3.064       -         
opb_do_iv_3[2]                                         Net        -             -       0.240     -           1         
ilim_dac_mod.data_RNIMRC691[2]                         NOR3C      B             In      -         3.304       -         
ilim_dac_mod.data_RNIMRC691[2]                         NOR3C      Y             Out     0.466     3.770       -         
opb_do_iv_12[2]                                        Net        -             -       0.240     -           1         
ilim_dac_mod.data_RNIFLVHN2[2]                         NOR3C      A             In      -         4.010       -         
ilim_dac_mod.data_RNIFLVHN2[2]                         NOR3C      Y             Out     0.392     4.402       -         
opb_do_iv_15[2]                                        Net        -             -       0.240     -           1         
brk1.over_i_set_RNIQ5P423[2]                           NOR3C      A             In      -         4.642       -         
brk1.over_i_set_RNIQ5P423[2]                           NOR3C      Y             Out     0.392     5.034       -         
opb_do_iv_20[2]                                        Net        -             -       0.240     -           1         
brk1.CycleCount_RNI63IO26[2]                           NOR3C      B             In      -         5.274       -         
brk1.CycleCount_RNI63IO26[2]                           NOR3C      Y             Out     0.466     5.740       -         
opb_do_iv_26[2]                                        Net        -             -       0.240     -           1         
brg3.CycleCount_RNIUEARI7[2]                           NOR3C      A             In      -         5.980       -         
brg3.CycleCount_RNIUEARI7[2]                           NOR3C      Y             Out     0.392     6.372       -         
opb_do_iv_30[2]                                        Net        -             -       0.240     -           1         
brg5.CycleCount_RNIHO9QOE[2]                           NOR3C      A             In      -         6.612       -         
brg5.CycleCount_RNIHO9QOE[2]                           NOR3C      Y             Out     0.392     7.004       -         
opb_do_iv_33[2]                                        Net        -             -       0.240     -           1         
hotlink.tx_size_RNILESNNO[2]                           OR3C       C             In      -         7.244       -         
hotlink.tx_size_RNILESNNO[2]                           OR3C       Y             Out     0.497     7.742       -         
opb_do[2]                                              Net        -             -       0.240     -           1         
pci_target.gpio_ddr_RNI3DB9CP[2]                       AO1C       B             In      -         7.982       -         
pci_target.gpio_ddr_RNI3DB9CP[2]                       AO1C       Y             Out     0.445     8.427       -         
OPB_DI_t[2]                                            Net        -             -       0.240     -           1         
PCI_AD_pad[2]                                          BIBUF      D             In      -         8.667       -         
PCI_AD_pad[2]                                          BIBUF      PAD           Out     2.602     11.269      -         
PCI_AD[2]                                              Net        -             -       0.000     -           2(1)      
PCI_AD[31:0]                                           Port       PCI_AD[2]     Out     -         11.269      -         
========================================================================================================================
Total path delay (propagation time + setup) of 11.269 is 7.744(68.7%) logic and 3.525(31.3%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pci_clk_div
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                  Arrival           
Instance                       Reference       Type         Pin     Net                  Time        Slack 
                               Clock                                                                       
-----------------------------------------------------------------------------------------------------------
rs485_mod.bmpls_d[8]           pci_clk_div     DFN1E0C1     Q       bmpls_d[8]           0.550       15.031
rs485_mod.imtx_in_d[8]         pci_clk_div     DFN1E0C1     Q       imtx_in_d[8]         0.550       15.052
rs485_mod.bmpls_d[9]           pci_clk_div     DFN1E0C1     Q       bmpls_d[9]           0.550       15.363
rs485_mod.sp485_1_data[13]     pci_clk_div     DFN1E0C1     Q       sp485_1_data[13]     0.550       15.656
rs485_mod.coll_sp1_in_d[8]     pci_clk_div     DFN1E0C1     Q       coll_sp1_in_d[8]     0.550       15.688
rs485_mod.imtx_in_d[9]         pci_clk_div     DFN1E0C1     Q       imtx_in_d[9]         0.550       15.689
rs485_mod.bmpls_d[13]          pci_clk_div     DFN1E0C1     Q       bmpls_d[13]          0.550       15.762
rs485_mod.coll_sp2_in_d[8]     pci_clk_div     DFN1E0C1     Q       coll_sp2_in_d[8]     0.550       15.762
rs485_mod.sp485_1_data[9]      pci_clk_div     DFN1E0C1     Q       sp485_1_data[9]      0.550       15.880
rs485_mod.coll_sp1_in_d[9]     pci_clk_div     DFN1E0C1     Q       coll_sp1_in_d[9]     0.550       15.932
===========================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                       Required            
Instance                          Reference       Type         Pin              Net              Time         Slack  
                                  Clock                                                                              
---------------------------------------------------------------------------------------------------------------------
COLL_CLK_OUT                      pci_clk_div     Port         COLL_CLK_OUT     COLL_CLK_OUT     25.000       21.621 
COLL_CS_OUTb                      pci_clk_div     Port         COLL_CS_OUTb     COLL_CS_OUTb     25.000       21.621 
Sp485_1_D                         pci_clk_div     Port         Sp485_1_D        Sp485_1_D        25.000       21.621 
Sp485_2_D                         pci_clk_div     Port         Sp485_2_D        Sp485_2_D        25.000       21.621 
TST_SPI_CLK                       pci_clk_div     Port         TST_SPI_CLK      TST_SPI_CLK      25.000       21.621 
TST_SPI_CS                        pci_clk_div     Port         TST_SPI_CS       TST_SPI_CS       25.000       21.621 
TST_SPI_MOSI                      pci_clk_div     Port         TST_SPI_MOSI     TST_SPI_MOSI     25.000       21.621 
rs485_mod.test_pattern_buf[0]     pci_clk_div     DFN0E0C1     E                N_31_0           499.546      494.767
rs485_mod.test_pattern_buf[1]     pci_clk_div     DFN0E0C1     E                N_31_0           499.546      494.767
rs485_mod.test_pattern_buf[2]     pci_clk_div     DFN0E0C1     E                N_31             499.546      494.767
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.000

    - Propagation time:                      9.969
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 15.031

    Number of logic level(s):                11
    Starting point:                          rs485_mod.bmpls_d[8] / Q
    Ending point:                            PCI_AD[31:0] / PCI_AD[8]
    The start point is clocked by            pci_clk_div [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                         Pin           Pin               Arrival     No. of    
Name                                      Type         Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
rs485_mod.bmpls_d[8]                      DFN1E0C1     Q             Out     0.550     0.550       -         
bmpls_d[8]                                Net          -             -       0.288     -           2         
rs485_mod.bmpls_d_RNIQ1ED5[8]             OR2B         B             In      -         0.839       -         
rs485_mod.bmpls_d_RNIQ1ED5[8]             OR2B         Y             Out     0.469     1.307       -         
bmpls_d_m[8]                              Net          -             -       0.240     -           1         
rs485_mod.imtx_in_d_RNIICDLA[8]           NOR2B        B             In      -         1.547       -         
rs485_mod.imtx_in_d_RNIICDLA[8]           NOR2B        Y             Out     0.386     1.933       -         
OPB_DO_2_iv_1[8]                          Net          -             -       0.240     -           1         
rs485_mod.coll_sp1_in_d_RNIAN3EL[8]       NOR3C        C             In      -         2.173       -         
rs485_mod.coll_sp1_in_d_RNIAN3EL[8]       NOR3C        Y             Out     0.497     2.670       -         
OPB_DO_2_iv_3[8]                          Net          -             -       0.240     -           1         
rs485_mod.sp485_2_data_RNIOV7QQ[8]        AOI1B        C             In      -         2.910       -         
rs485_mod.sp485_2_data_RNIOV7QQ[8]        AOI1B        Y             Out     0.297     3.207       -         
OPB_DO_2_iv_6[8]                          Net          -             -       0.240     -           1         
rs485_mod.tst_spi_miso_d_RNIINEEL1[8]     NOR3C        C             In      -         3.447       -         
rs485_mod.tst_spi_miso_d_RNIINEEL1[8]     NOR3C        Y             Out     0.497     3.944       -         
OPB_DO_2_iv_9[8]                          Net          -             -       0.240     -           1         
rs485_mod.amtx_in_d_RNIB9K7P3[8]          AO1B         A             In      -         4.184       -         
rs485_mod.amtx_in_d_RNIB9K7P3[8]          AO1B         Y             Out     0.350     4.535       -         
OPB_DO_2_t_m[8]                           Net          -             -       0.240     -           1         
brk1.clk_divider_RNIRE0HA6[8]             NOR3C        C             In      -         4.775       -         
brk1.clk_divider_RNIRE0HA6[8]             NOR3C        Y             Out     0.497     5.272       -         
opb_do_0_iv_14[8]                         Net          -             -       0.240     -           1         
hotlink.rtclk_divider_RNIGB8E78[8]        AOI1B        C             In      -         5.512       -         
hotlink.rtclk_divider_RNIGB8E78[8]        AOI1B        Y             Out     0.297     5.809       -         
opb_do_0_iv_16[8]                         Net          -             -       0.240     -           1         
hotlink.rtclk_divider_RNIAHK7GK[8]        OR3C         A             In      -         6.049       -         
hotlink.rtclk_divider_RNIAHK7GK[8]        OR3C         Y             Out     0.392     6.441       -         
opb_do[8]                                 Net          -             -       0.240     -           1         
pci_target.gpio_ddr_RNI6CTN4L[8]          AO1C         B             In      -         6.681       -         
pci_target.gpio_ddr_RNI6CTN4L[8]          AO1C         Y             Out     0.445     7.127       -         
OPB_DI_t[8]                               Net          -             -       0.240     -           1         
PCI_AD_pad[8]                             BIBUF        D             In      -         7.367       -         
PCI_AD_pad[8]                             BIBUF        PAD           Out     2.602     9.969       -         
PCI_AD[8]                                 Net          -             -       0.000     -           2(1)      
PCI_AD[31:0]                              Port         PCI_AD[8]     Out     -         9.969       -         
=============================================================================================================
Total path delay (propagation time + setup) of 9.969 is 7.280(73.0%) logic and 2.689(27.0%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: sclk
====================================



Starting Points with Worst Slack
********************************

                      Starting                                       Arrival           
Instance              Reference     Type       Pin     Net           Time        Slack 
                      Clock                                                            
---------------------------------------------------------------------------------------
ad2_mod.state[20]     sclk          DFN0C1     Q       state[20]     0.488       10.054
ad2_mod.state[21]     sclk          DFN0C1     Q       state[21]     0.488       10.157
ad2_mod.state[6]      sclk          DFN0C1     Q       state[6]      0.488       10.600
ad2_mod.state[23]     sclk          DFN0C1     Q       state[23]     0.488       10.606
ad2_mod.state[14]     sclk          DFN0C1     Q       state[14]     0.488       10.632
ad2_mod.state[2]      sclk          DFN0C1     Q       state[2]      0.488       11.033
ad2_mod.state[17]     sclk          DFN0C1     Q       state[17]     0.488       11.063
ad1_mod.state[20]     sclk          DFN0C1     Q       state[20]     0.488       11.148
ad2_mod.state[15]     sclk          DFN0C1     Q       state[15]     0.488       11.219
ad1_mod.state[21]     sclk          DFN0C1     Q       state[21]     0.488       11.251
=======================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                              Required           
Instance                   Reference     Type         Pin     Net                Time         Slack 
                           Clock                                                                    
----------------------------------------------------------------------------------------------------
ad2_mod.data_count[1]      sclk          DFN0E0C1     D       N_5                24.468       18.161
ad2_mod.data_count[2]      sclk          DFN0E0C1     D       N_7                24.468       18.161
ad2_mod.data_count[3]      sclk          DFN0E0C1     D       N_9                24.468       18.161
ad2_mod.data_count[4]      sclk          DFN0E0C1     D       N_11               24.468       18.161
ad2_mod.data_count[5]      sclk          DFN0E0C1     D       N_13               24.468       18.161
ad2_mod.data_count[6]      sclk          DFN0E0C1     D       N_15               24.468       18.161
ad2_mod.data_count[9]      sclk          DFN0E0C1     D       data_count_n9      24.468       18.161
ad2_mod.data_count[10]     sclk          DFN0E0C1     D       data_count_n10     24.468       18.161
ad2_mod.data_count[11]     sclk          DFN0E0C1     D       data_count_n11     24.468       18.161
ad2_mod.ram_wr_pt[2]       sclk          DFN0E0C1     D       N_1069             24.468       18.161
====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.000

    - Propagation time:                      14.947
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 10.054

    Number of logic level(s):                17
    Starting point:                          ad2_mod.state[20] / Q
    Ending point:                            PCI_AD[31:0] / PCI_AD[4]
    The start point is clocked by            sclk [falling] on pin CLK
    The end   point is clocked by            System [falling]

Instance / Net                                                    Pin           Pin               Arrival     No. of    
Name                                                   Type       Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
ad2_mod.state[20]                                      DFN0C1     Q             Out     0.488     0.488       -         
state[20]                                              Net        -             -       1.140     -           7         
ad2_mod.state_RNIJE3B[20]                              NOR2       B             In      -         1.628       -         
ad2_mod.state_RNIJE3B[20]                              NOR2       Y             Out     0.483     2.110       -         
N_142_2                                                Net        -             -       0.288     -           2         
ad2_mod.state_RNIV5LG[23]                              OR2A       A             In      -         2.399       -         
ad2_mod.state_RNIV5LG[23]                              OR2A       Y             Out     0.401     2.800       -         
N_830                                                  Net        -             -       0.288     -           2         
ad2_mod.state_RNI70A11[19]                             NOR3       C             In      -         3.088       -         
ad2_mod.state_RNI70A11[19]                             NOR3       Y             Out     0.561     3.648       -         
un1_state_2_i_3[4]                                     Net        -             -       0.288     -           2         
ad2_mod.state_RNIMISB6[19]                             AO1        A             In      -         3.937       -         
ad2_mod.state_RNIMISB6[19]                             AO1        Y             Out     0.388     4.325       -         
state_RNIMISB6[19]                                     Net        -             -       0.240     -           1         
ad2_mod.data_in_ram.Ram4096x16_TPort_R0C4_RNIQ2ENE     NOR3C      B             In      -         4.565       -         
ad2_mod.data_in_ram.Ram4096x16_TPort_R0C4_RNIQ2ENE     NOR3C      Y             Out     0.466     5.031       -         
opb_do_iv_1[4]                                         Net        -             -       0.240     -           1         
Clocks.sd_div_RNIJR1KO[4]                              NOR3C      A             In      -         5.271       -         
Clocks.sd_div_RNIJR1KO[4]                              NOR3C      Y             Out     0.392     5.663       -         
opb_do_iv_7[4]                                         Net        -             -       0.240     -           1         
ilim_dac_mod.data_RNIM7FMT[4]                          AOI1B      C             In      -         5.903       -         
ilim_dac_mod.data_RNIM7FMT[4]                          AOI1B      Y             Out     0.297     6.200       -         
opb_do_iv_11[4]                                        Net        -             -       0.240     -           1         
ilim_dac_mod.data_RNINDTPH1[4]                         NOR3C      B             In      -         6.440       -         
ilim_dac_mod.data_RNINDTPH1[4]                         NOR3C      Y             Out     0.466     6.906       -         
opb_do_iv_21[4]                                        Net        -             -       0.240     -           1         
ilim_dac_mod.data_RNI9P39B3[4]                         NOR3C      C             In      -         7.146       -         
ilim_dac_mod.data_RNI9P39B3[4]                         NOR3C      Y             Out     0.497     7.643       -         
opb_do_iv_26[4]                                        Net        -             -       0.240     -           1         
brk2.sample_time_set_RNIBB9JG3[4]                      AOI1B      C             In      -         7.883       -         
brk2.sample_time_set_RNIBB9JG3[4]                      AOI1B      Y             Out     0.297     8.181       -         
opb_do_iv_35[4]                                        Net        -             -       0.240     -           1         
brk2.sample_time_set_RNIIS12L4[4]                      NOR3C      C             In      -         8.421       -         
brk2.sample_time_set_RNIIS12L4[4]                      NOR3C      Y             Out     0.497     8.918       -         
opb_do_iv_43[4]                                        Net        -             -       0.240     -           1         
hotlink.rtclk_divider_RNIMIE805[4]                     NOR3C      B             In      -         9.158       -         
hotlink.rtclk_divider_RNIMIE805[4]                     NOR3C      Y             Out     0.466     9.624       -         
opb_do_iv_53[4]                                        Net        -             -       0.240     -           1         
hotlink.refclk_divider_RNIQ76NG6[4]                    NOR2B      B             In      -         9.864       -         
hotlink.refclk_divider_RNIQ76NG6[4]                    NOR2B      Y             Out     0.386     10.249      -         
opb_do_iv_56[4]                                        Net        -             -       0.240     -           1         
rs485_mod.tctx_in_d_RNILVMU9A[4]                       AOI1B      C             In      -         10.490      -         
rs485_mod.tctx_in_d_RNILVMU9A[4]                       AOI1B      Y             Out     0.297     10.787      -         
opb_do_iv_58[4]                                        Net        -             -       0.240     -           1         
hotlink.fo_control_rx_RNIG5MCOK[4]                     OR3C       A             In      -         11.027      -         
hotlink.fo_control_rx_RNIG5MCOK[4]                     OR3C       Y             Out     0.392     11.419      -         
opb_do[4]                                              Net        -             -       0.240     -           1         
pci_target.gpio_ddr_RNISDKSCL[4]                       AO1C       B             In      -         11.659      -         
pci_target.gpio_ddr_RNISDKSCL[4]                       AO1C       Y             Out     0.445     12.104      -         
OPB_DI_t[4]                                            Net        -             -       0.240     -           1         
PCI_AD_pad[4]                                          BIBUF      D             In      -         12.344      -         
PCI_AD_pad[4]                                          BIBUF      PAD           Out     2.602     14.947      -         
PCI_AD[4]                                              Net        -             -       0.000     -           2(1)      
PCI_AD[31:0]                                           Port       PCI_AD[4]     Out     -         14.947      -         
========================================================================================================================
Total path delay (propagation time + setup) of 14.947 is 9.821(65.7%) logic and 5.125(34.3%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: stat_led2_clk
====================================



Starting Points with Worst Slack
********************************

                             Starting                                             Arrival           
Instance                     Reference         Type       Pin     Net             Time        Slack 
                             Clock                                                                  
----------------------------------------------------------------------------------------------------
ledcontrol.spLedReg[0]       stat_led2_clk     DFN1C1     Q       SP_LED_c[0]     0.550       20.708
ledcontrol.spLedReg[1]       stat_led2_clk     DFN1P1     Q       SP_LED_c[1]     0.550       21.245
ledcontrol.spLedReg[2]       stat_led2_clk     DFN1P1     Q       SP_LED_c[2]     0.550       21.245
ledcontrol.spLedReg[3]       stat_led2_clk     DFN1P1     Q       SP_LED_c[3]     0.550       21.245
ledcontrol.spLedReg[4]       stat_led2_clk     DFN1P1     Q       SP_LED_c[4]     0.550       21.245
ledcontrol.spLedReg[5]       stat_led2_clk     DFN1P1     Q       SP_LED_c[5]     0.550       21.245
ledcontrol.spLedReg[6]       stat_led2_clk     DFN1P1     Q       SP_LED_c[6]     0.550       21.245
ledcontrol.spLedReg[7]       stat_led2_clk     DFN1P1     Q       SP_LED_c[7]     0.550       21.245
ledcontrol.statLedReg[0]     stat_led2_clk     DFN1C1     Q       STAT_LED1_c     0.550       21.559
ledcontrol.statLedReg[1]     stat_led2_clk     DFN1P1     Q       STAT_LED2_c     0.550       21.559
====================================================================================================


Ending Points with Worst Slack
******************************

                Starting                                               Required           
Instance        Reference         Type     Pin           Net           Time         Slack 
                Clock                                                                     
------------------------------------------------------------------------------------------
SP_LED[7:0]     stat_led2_clk     Port     SP_LED[0]     SP_LED[0]     25.000       20.708
SP_LED[7:0]     stat_led2_clk     Port     SP_LED[1]     SP_LED[1]     25.000       21.245
SP_LED[7:0]     stat_led2_clk     Port     SP_LED[2]     SP_LED[2]     25.000       21.245
SP_LED[7:0]     stat_led2_clk     Port     SP_LED[3]     SP_LED[3]     25.000       21.245
SP_LED[7:0]     stat_led2_clk     Port     SP_LED[4]     SP_LED[4]     25.000       21.245
SP_LED[7:0]     stat_led2_clk     Port     SP_LED[5]     SP_LED[5]     25.000       21.245
SP_LED[7:0]     stat_led2_clk     Port     SP_LED[6]     SP_LED[6]     25.000       21.245
SP_LED[7:0]     stat_led2_clk     Port     SP_LED[7]     SP_LED[7]     25.000       21.245
STAT_LED1       stat_led2_clk     Port     STAT_LED1     STAT_LED1     25.000       21.559
STAT_LED2       stat_led2_clk     Port     STAT_LED2     STAT_LED2     25.000       21.559
==========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.000

    - Propagation time:                      4.292
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 20.708

    Number of logic level(s):                1
    Starting point:                          ledcontrol.spLedReg[0] / Q
    Ending point:                            SP_LED[7:0] / SP_LED[0]
    The start point is clocked by            stat_led2_clk [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                        Pin           Pin               Arrival     No. of    
Name                       Type       Name          Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
ledcontrol.spLedReg[0]     DFN1C1     Q             Out     0.550     0.550       -         
SP_LED_c[0]                Net        -             -       1.140     -           7         
SP_LED_pad[0]              OUTBUF     D             In      -         1.690       -         
SP_LED_pad[0]              OUTBUF     PAD           Out     2.602     4.292       -         
SP_LED[0]                  Net        -             -       0.000     -           1         
SP_LED[7:0]                Port       SP_LED[0]     Out     -         4.292       -         
============================================================================================
Total path delay (propagation time + setup) of 4.292 is 3.153(73.5%) logic and 1.140(26.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: stat_led2_clk_pre
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                   Arrival           
Instance                        Reference             Type         Pin     Net             Time        Slack 
                                Clock                                                                        
-------------------------------------------------------------------------------------------------------------
Clocks.stat_led2_clk.clkout     stat_led2_clk_pre     DFN1E1C1     Q       clkout_i        0.434       18.955
ledcontrol.spLedReg[0]          stat_led2_clk_pre     DFN1C1       Q       SP_LED_c[0]     0.550       20.708
ledcontrol.spLedReg[1]          stat_led2_clk_pre     DFN1P1       Q       SP_LED_c[1]     0.550       21.245
ledcontrol.spLedReg[2]          stat_led2_clk_pre     DFN1P1       Q       SP_LED_c[2]     0.550       21.245
ledcontrol.spLedReg[3]          stat_led2_clk_pre     DFN1P1       Q       SP_LED_c[3]     0.550       21.245
ledcontrol.spLedReg[4]          stat_led2_clk_pre     DFN1P1       Q       SP_LED_c[4]     0.550       21.245
ledcontrol.spLedReg[5]          stat_led2_clk_pre     DFN1P1       Q       SP_LED_c[5]     0.550       21.245
ledcontrol.spLedReg[6]          stat_led2_clk_pre     DFN1P1       Q       SP_LED_c[6]     0.550       21.245
ledcontrol.spLedReg[7]          stat_led2_clk_pre     DFN1P1       Q       SP_LED_c[7]     0.550       21.245
ledcontrol.statLedReg[0]        stat_led2_clk_pre     DFN1C1       Q       STAT_LED1_c     0.550       21.559
=============================================================================================================


Ending Points with Worst Slack
******************************

                Starting                                                   Required           
Instance        Reference             Type     Pin           Net           Time         Slack 
                Clock                                                                         
----------------------------------------------------------------------------------------------
RX_LED1         stat_led2_clk_pre     Port     RX_LED1       RX_LED1       25.000       18.955
RX_LED2         stat_led2_clk_pre     Port     RX_LED2       RX_LED2       25.000       18.955
HEARTBEAT       stat_led2_clk_pre     Port     HEARTBEAT     HEARTBEAT     25.000       19.408
TX_LED1         stat_led2_clk_pre     Port     TX_LED1       TX_LED1       25.000       19.408
TX_LED2         stat_led2_clk_pre     Port     TX_LED2       TX_LED2       25.000       19.408
SP_LED[7:0]     stat_led2_clk_pre     Port     SP_LED[0]     SP_LED[0]     25.000       20.708
SP_LED[7:0]     stat_led2_clk_pre     Port     SP_LED[1]     SP_LED[1]     25.000       21.245
SP_LED[7:0]     stat_led2_clk_pre     Port     SP_LED[2]     SP_LED[2]     25.000       21.245
SP_LED[7:0]     stat_led2_clk_pre     Port     SP_LED[3]     SP_LED[3]     25.000       21.245
SP_LED[7:0]     stat_led2_clk_pre     Port     SP_LED[4]     SP_LED[4]     25.000       21.245
==============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.000

    - Propagation time:                      6.045
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 18.955

    Number of logic level(s):                3
    Starting point:                          Clocks.stat_led2_clk.clkout / Q
    Ending point:                            RX_LED1 / RX_LED1
    The start point is clocked by            stat_led2_clk_pre [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                  Pin         Pin               Arrival     No. of    
Name                                               Type         Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
Clocks.stat_led2_clk.clkout                        DFN1E1C1     Q           Out     0.434     0.434       -         
clkout_i                                           Net          -           -       0.288     -           2         
Clocks.stat_led2_clk.clkout_netprop_RNIGMBG1       MX2          B           In      -         0.722       -         
Clocks.stat_led2_clk.clkout_netprop_RNIGMBG1       MX2          Y           Out     0.437     1.159       -         
TX_LED1_c_c_c                                      Net          -           -       1.724     -           19        
Clocks.stat_led2_clk.clkout_netprop_RNIGMBG1_0     INV          A           In      -         2.883       -         
Clocks.stat_led2_clk.clkout_netprop_RNIGMBG1_0     INV          Y           Out     0.271     3.154       -         
TX_LED1_c_c_c_i                                    Net          -           -       0.288     -           2         
RX_LED1_pad                                        OUTBUF       D           In      -         3.442       -         
RX_LED1_pad                                        OUTBUF       PAD         Out     2.602     6.045       -         
RX_LED1                                            Net          -           -       0.000     -           1         
RX_LED1                                            Port         RX_LED1     Out     -         6.045       -         
====================================================================================================================
Total path delay (propagation time + setup) of 6.045 is 3.744(61.9%) logic and 2.300(38.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                 Arrival           
Instance         Reference     Type     Pin              Net              Time        Slack 
                 Clock                                                                      
--------------------------------------------------------------------------------------------
PCI_RST          System        Port     PCI_RST          PCI_RST_0        0.000       2.285 
PCI_FRAME        System        Port     PCI_FRAME        PCI_FRAME        0.000       2.517 
PCI_DEVSEL       System        Port     PCI_DEVSEL       PCI_DEVSEL       0.000       3.579 
COLLISION_IN     System        Port     COLLISION_IN     COLLISION_IN     0.000       4.770 
CAN_AD[7:0]      System        Port     CAN_AD[6]        CAN_AD[6]        0.000       12.662
CAN_AD[7:0]      System        Port     CAN_AD[4]        CAN_AD[4]        0.000       13.128
CAN_AD[7:0]      System        Port     CAN_AD[5]        CAN_AD[5]        0.000       13.850
CAN_AD[7:0]      System        Port     CAN_AD[1]        CAN_AD[1]        0.000       13.914
CAN_AD[7:0]      System        Port     CAN_AD[7]        CAN_AD[7]        0.000       14.036
CAN_AD[7:0]      System        Port     CAN_AD[2]        CAN_AD[2]        0.000       14.214
============================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                             Required          
Instance         Reference     Type     Pin            Net            Time         Slack
                 Clock                                                                  
----------------------------------------------------------------------------------------
PCI_AD[31:0]     System        Port     PCI_AD[6]      PCI_AD[6]      25.000       2.285
PCI_AD[31:0]     System        Port     PCI_AD[8]      PCI_AD[8]      25.000       2.380
PCI_AD[31:0]     System        Port     PCI_AD[13]     PCI_AD[13]     25.000       2.380
PCI_AD[31:0]     System        Port     PCI_AD[9]      PCI_AD[9]      25.000       2.491
PCI_AD[31:0]     System        Port     PCI_AD[7]      PCI_AD[7]      25.000       2.843
PCI_AD[31:0]     System        Port     PCI_AD[0]      PCI_AD[0]      25.000       2.843
PCI_AD[31:0]     System        Port     PCI_AD[2]      PCI_AD[2]      25.000       2.843
PCI_AD[31:0]     System        Port     PCI_AD[5]      PCI_AD[5]      25.000       2.864
PCI_AD[31:0]     System        Port     PCI_AD[12]     PCI_AD[12]     25.000       2.917
PCI_AD[31:0]     System        Port     PCI_AD[15]     PCI_AD[15]     25.000       2.917
========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.000

    - Propagation time:                      22.715
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.285

    Number of logic level(s):                22
    Starting point:                          PCI_RST / PCI_RST
    Ending point:                            PCI_AD[31:0] / PCI_AD[6]
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                    Pin           Pin               Arrival     No. of    
Name                                                   Type       Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
PCI_RST                                                Port       PCI_RST       In      0.000     0.000       -         
PCI_RST_0                                              Net        -             -       0.000     -           1         
PCI_RST_pad                                            INBUF      PAD           In      -         0.000       -         
PCI_RST_pad                                            INBUF      Y             Out     0.631     0.631       -         
PCI_RST_i_c                                            Net        -             -       0.240     -           1         
PCI_RST_pad_RNICO                                      CLKINT     A             In      -         0.871       -         
PCI_RST_pad_RNICO                                      CLKINT     Y             Out     0.260     1.131       -         
PCI_RST                                                Net        -             -       1.195     -           106       
pci_target.pci_cmd_RNI2HG4[1]                          NOR2A      A             In      -         2.326       -         
pci_target.pci_cmd_RNI2HG4[1]                          NOR2A      Y             Out     0.469     2.794       -         
N_326                                                  Net        -             -       0.884     -           4         
pci_target.pci_cmd_RNIQCGR_0[2]                        OR3C       A             In      -         3.678       -         
pci_target.pci_cmd_RNIQCGR_0[2]                        OR3C       Y             Out     0.346     4.025       -         
opb_re                                                 Net        -             -       1.758     -           20        
add_dec.AD2_RE_0_a2_0_a2_0                             NOR2       A             In      -         5.782       -         
add_dec.AD2_RE_0_a2_0_a2_0                             NOR2       Y             Out     0.271     6.053       -         
N_265                                                  Net        -             -       0.602     -           3         
add_dec.AD2_RE_0_a2_0_a2                               NOR2B      A             In      -         6.656       -         
add_dec.AD2_RE_0_a2_0_a2                               NOR2B      Y             Out     0.384     7.040       -         
ad2_re                                                 Net        -             -       0.288     -           2         
ad2_mod.G_521_2_0_a2                                   OR2A       A             In      -         7.328       -         
ad2_mod.G_521_2_0_a2                                   OR2A       Y             Out     0.348     7.676       -         
N_191                                                  Net        -             -       0.602     -           3         
ad2_mod.un9_OPB_DO_0_a2                                NOR2A      B             In      -         8.278       -         
ad2_mod.un9_OPB_DO_0_a2                                NOR2A      Y             Out     0.288     8.566       -         
N_192                                                  Net        -             -       0.288     -           2         
ad2_mod.un9_OPB_DO_0_a3                                NOR2A      A             In      -         8.855       -         
ad2_mod.un9_OPB_DO_0_a3                                NOR2A      Y             Out     0.469     9.323       -         
un9_OPB_DO                                             Net        -             -       1.521     -           13        
ad2_mod.G_521                                          OR3A       C             In      -         10.844      -         
ad2_mod.G_521                                          OR3A       Y             Out     0.561     11.405      -         
OPB_DO_2_en[8]                                         Net        -             -       1.224     -           8         
ad2_mod.data_in_ram.Ram4096x16_TPort_R0C6_RNI7ANGQ     AO1B       C             In      -         12.629      -         
ad2_mod.data_in_ram.Ram4096x16_TPort_R0C6_RNI7ANGQ     AO1B       Y             Out     0.472     13.102      -         
Ram4096x16_TPort_R0C6_RNI7ANGQ                         Net        -             -       0.240     -           1         
digital_in_RNI0KDR72[6]                                NOR3C      C             In      -         13.342      -         
digital_in_RNI0KDR72[6]                                NOR3C      Y             Out     0.497     13.839      -         
opb_do_iv_5[6]                                         Net        -             -       0.240     -           1         
osc_count.sp_RNIQJMFC3[6]                              NOR3C      A             In      -         14.079      -         
osc_count.sp_RNIQJMFC3[6]                              NOR3C      Y             Out     0.392     14.471      -         
opb_do_iv_8[6]                                         Net        -             -       0.240     -           1         
digital_out_RNIQP3JH3[6]                               NOR2B      B             In      -         14.711      -         
digital_out_RNIQP3JH3[6]                               NOR2B      Y             Out     0.386     15.096      -         
opb_do_iv_10[6]                                        Net        -             -       0.240     -           1         
digital_out_RNII4RMM5[6]                               NOR3C      C             In      -         15.336      -         
digital_out_RNII4RMM5[6]                               NOR3C      Y             Out     0.497     15.834      -         
opb_do_iv_11[6]                                        Net        -             -       0.240     -           1         
brg4.CycleCount_RNIQ7OSH6[6]                           NOR2B      A             In      -         16.074      -         
brg4.CycleCount_RNIQ7OSH6[6]                           NOR2B      Y             Out     0.365     16.438      -         
opb_do_iv_13[6]                                        Net        -             -       0.240     -           1         
brg5.CycleCount_RNI6BL2D7[6]                           OA1A       C             In      -         16.678      -         
brg5.CycleCount_RNI6BL2D7[6]                           OA1A       Y             Out     0.297     16.976      -         
opb_do_iv_16[6]                                        Net        -             -       0.240     -           1         
brg3.CycleCount_RNIAT2639[6]                           NOR3C      C             In      -         17.216      -         
brg3.CycleCount_RNIAT2639[6]                           NOR3C      Y             Out     0.497     17.713      -         
opb_do_iv_18[6]                                        Net        -             -       0.240     -           1         
rs485_mod.tctx_in_d_RNIL20NDF[6]                       NOR3C      C             In      -         17.953      -         
rs485_mod.tctx_in_d_RNIL20NDF[6]                       NOR3C      Y             Out     0.497     18.450      -         
opb_do_iv_19[6]                                        Net        -             -       0.240     -           1         
hotlink.fo_control_rx_RNI86MD3P[6]                     OR3C       C             In      -         18.690      -         
hotlink.fo_control_rx_RNI86MD3P[6]                     OR3C       Y             Out     0.497     19.187      -         
opb_do[6]                                              Net        -             -       0.240     -           1         
pci_target.gpio_ddr_RNIVQEUNP[6]                       AO1C       B             In      -         19.427      -         
pci_target.gpio_ddr_RNIVQEUNP[6]                       AO1C       Y             Out     0.445     19.872      -         
OPB_DI_t[6]                                            Net        -             -       0.240     -           1         
PCI_AD_pad[6]                                          BIBUF      D             In      -         20.113      -         
PCI_AD_pad[6]                                          BIBUF      PAD           Out     2.602     22.715      -         
PCI_AD[6]                                              Net        -             -       0.000     -           2(1)      
PCI_AD[31:0]                                           Port       PCI_AD[6]     Out     -         22.715      -         
========================================================================================================================
Total path delay (propagation time + setup) of 22.715 is 11.471(50.5%) logic and 11.244(49.5%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

--------------------------------------------------------------------------------
Target Part: A3PE3000_FBGA896_-2
Report for cell top_100015532TFW.verilog
  Core Cell usage:
              cell count     area count*area
              AND2   250      1.0      250.0
             AND2A   158      1.0      158.0
              AND3   551      1.0      551.0
             AND3A     2      1.0        2.0
               AO1   308      1.0      308.0
              AO13     1      1.0        1.0
              AO18     2      1.0        2.0
              AO1A    23      1.0       23.0
              AO1B    98      1.0       98.0
              AO1C   416      1.0      416.0
              AO1D    10      1.0       10.0
              AOI1    77      1.0       77.0
             AOI1A   295      1.0      295.0
             AOI1B   489      1.0      489.0
               AX1    13      1.0       13.0
              AX1A    14      1.0       14.0
              AX1C    67      1.0       67.0
              AX1D    11      1.0       11.0
              AX1E    36      1.0       36.0
             AXOI4     1      1.0        1.0
            CLKINT    11      0.0        0.0
               GND    51      0.0        0.0
               INV    38      1.0       38.0
              MAJ3     4      1.0        4.0
              MIN3     1      1.0        1.0
               MX2    98      1.0       98.0
              MX2B     2      1.0        2.0
              MX2C    12      1.0       12.0
             NAND2    45      1.0       45.0
              NOR2   285      1.0      285.0
             NOR2A   916      1.0      916.0
             NOR2B   550      1.0      550.0
              NOR3    99      1.0       99.0
             NOR3A   143      1.0      143.0
             NOR3B   127      1.0      127.0
             NOR3C   666      1.0      666.0
               OA1   150      1.0      150.0
              OA1A   324      1.0      324.0
              OA1B    16      1.0       16.0
              OA1C    13      1.0       13.0
              OAI1    25      1.0       25.0
               OR2   148      1.0      148.0
              OR2A  1253      1.0     1253.0
              OR2B  1424      1.0     1424.0
               OR3    31      1.0       31.0
              OR3A    56      1.0       56.0
              OR3B    57      1.0       57.0
              OR3C   151      1.0      151.0
               PLL     1      0.0        0.0
            PLLINT     1      0.0        0.0
               VCC    51      0.0        0.0
               XA1   227      1.0      227.0
              XA1A   496      1.0      496.0
              XA1B    36      1.0       36.0
              XA1C    30      1.0       30.0
             XNOR2  1240      1.0     1240.0
             XNOR3     9      1.0        9.0
              XOR2   358      1.0      358.0
              XOR3    19      1.0       19.0


          DFI0E1C0     1      1.0        1.0
          DFI1E1C1     1      1.0        1.0
              DFN0     1      1.0        1.0
            DFN0C0    23      1.0       23.0
            DFN0C1   184      1.0      184.0
          DFN0E0C0    43      1.0       43.0
          DFN0E0C1   328      1.0      328.0
          DFN0E0P1     2      1.0        2.0
          DFN0E1C0   130      1.0      130.0
          DFN0E1C1  1242      1.0     1242.0
          DFN0E1P0     8      1.0        8.0
          DFN0E1P1   282      1.0      282.0
            DFN0P0     3      1.0        3.0
            DFN0P1    12      1.0       12.0
              DFN1     9      1.0        9.0
            DFN1C0     4      1.0        4.0
            DFN1C1   386      1.0      386.0
          DFN1E0C1   395      1.0      395.0
          DFN1E0P1     1      1.0        1.0
          DFN1E1C1   171      1.0      171.0
          DFN1E1P1    23      1.0       23.0
            DFN1P1    39      1.0       39.0
            RAM4K9    41      0.0        0.0
         RAM512X18     1      0.0        0.0
                   -----          ----------
             TOTAL 15316             15159.0


  IO Cell usage:
              cell count
             BIBUF    49
             INBUF   115
            OUTBUF   153
           TRIBUFF     1
                   -----
             TOTAL   318


Core Cells         : 15159 of 75264 (20%)
IO Cells           : 318

  RAM/ROM Usage Summary
Block Rams : 42 of 112 (37%)

Mapper successful!
Process took 0h:00m:40s realtime, 0h:00m:30s cputime
# Wed May 11 15:17:00 2011

###########################################################]
