
smoke_monitor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006454  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000218  08006564  08006564  00007564  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800677c  0800677c  0000806c  2**0
                  CONTENTS
  4 .ARM          00000000  0800677c  0800677c  0000806c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800677c  0800677c  0000806c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800677c  0800677c  0000777c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006780  08006780  00007780  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  08006784  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003f4  2000006c  080067f0  0000806c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000460  080067f0  00008460  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000806c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012eff  00000000  00000000  00008095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003079  00000000  00000000  0001af94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001368  00000000  00000000  0001e010  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f12  00000000  00000000  0001f378  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019f27  00000000  00000000  0002028a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015d5a  00000000  00000000  0003a1b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000968ba  00000000  00000000  0004ff0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e67c5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005914  00000000  00000000  000e6808  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000ec11c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000006c 	.word	0x2000006c
 800012c:	00000000 	.word	0x00000000
 8000130:	0800654c 	.word	0x0800654c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000070 	.word	0x20000070
 800014c:	0800654c 	.word	0x0800654c

08000150 <bme68x_init>:
/* @brief This API reads the chip-id of the sensor which is the first step to
* verify the sensor and also calibrates the sensor
* As this API is the entry point, call this API before using other APIs.
*/
int8_t bme68x_init(struct bme68x_dev *dev)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	b084      	sub	sp, #16
 8000154:	af00      	add	r7, sp, #0
 8000156:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    (void) bme68x_soft_reset(dev);
 8000158:	6878      	ldr	r0, [r7, #4]
 800015a:	f000 f8fa 	bl	8000352 <bme68x_soft_reset>

    rslt = bme68x_get_regs(BME68X_REG_CHIP_ID, &dev->chip_id, 1, dev);
 800015e:	6879      	ldr	r1, [r7, #4]
 8000160:	687b      	ldr	r3, [r7, #4]
 8000162:	2201      	movs	r2, #1
 8000164:	20d0      	movs	r0, #208	@ 0xd0
 8000166:	f000 f8b0 	bl	80002ca <bme68x_get_regs>
 800016a:	4603      	mov	r3, r0
 800016c:	73fb      	strb	r3, [r7, #15]

    if (rslt == BME68X_OK)
 800016e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000172:	2b00      	cmp	r3, #0
 8000174:	d114      	bne.n	80001a0 <bme68x_init+0x50>
    {
        if (dev->chip_id == BME68X_CHIP_ID)
 8000176:	687b      	ldr	r3, [r7, #4]
 8000178:	781b      	ldrb	r3, [r3, #0]
 800017a:	2b61      	cmp	r3, #97	@ 0x61
 800017c:	d10e      	bne.n	800019c <bme68x_init+0x4c>
        {
            /* Read Variant ID */
            rslt = read_variant_id(dev);
 800017e:	6878      	ldr	r0, [r7, #4]
 8000180:	f000 faeb 	bl	800075a <read_variant_id>
 8000184:	4603      	mov	r3, r0
 8000186:	73fb      	strb	r3, [r7, #15]

            if (rslt == BME68X_OK)
 8000188:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800018c:	2b00      	cmp	r3, #0
 800018e:	d107      	bne.n	80001a0 <bme68x_init+0x50>
            {
                /* Get the Calibration data */
                rslt = get_calib_data(dev);
 8000190:	6878      	ldr	r0, [r7, #4]
 8000192:	f000 f9d3 	bl	800053c <get_calib_data>
 8000196:	4603      	mov	r3, r0
 8000198:	73fb      	strb	r3, [r7, #15]
 800019a:	e001      	b.n	80001a0 <bme68x_init+0x50>
            }
        }
        else
        {
            rslt = BME68X_E_DEV_NOT_FOUND;
 800019c:	23fd      	movs	r3, #253	@ 0xfd
 800019e:	73fb      	strb	r3, [r7, #15]
        }
    }

    return rslt;
 80001a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80001a4:	4618      	mov	r0, r3
 80001a6:	3710      	adds	r7, #16
 80001a8:	46bd      	mov	sp, r7
 80001aa:	bd80      	pop	{r7, pc}

080001ac <bme68x_set_regs>:

/*
 * @brief This API writes the given data to the register address of the sensor
 */
int8_t bme68x_set_regs(const uint8_t *reg_addr, const uint8_t *reg_data, uint32_t len, struct bme68x_dev *dev)
{
 80001ac:	b5b0      	push	{r4, r5, r7, lr}
 80001ae:	b08a      	sub	sp, #40	@ 0x28
 80001b0:	af00      	add	r7, sp, #0
 80001b2:	60f8      	str	r0, [r7, #12]
 80001b4:	60b9      	str	r1, [r7, #8]
 80001b6:	607a      	str	r2, [r7, #4]
 80001b8:	603b      	str	r3, [r7, #0]
    int8_t rslt;

    /* Length of the temporary buffer is 2*(length of register)*/
    uint8_t tmp_buff[BME68X_LEN_INTERLEAVE_BUFF] = { 0 };
 80001ba:	f107 0310 	add.w	r3, r7, #16
 80001be:	2200      	movs	r2, #0
 80001c0:	601a      	str	r2, [r3, #0]
 80001c2:	605a      	str	r2, [r3, #4]
 80001c4:	609a      	str	r2, [r3, #8]
 80001c6:	60da      	str	r2, [r3, #12]
 80001c8:	611a      	str	r2, [r3, #16]
    uint16_t index;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 80001ca:	6838      	ldr	r0, [r7, #0]
 80001cc:	f000 f998 	bl	8000500 <null_ptr_check>
 80001d0:	4603      	mov	r3, r0
 80001d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if ((rslt == BME68X_OK) && reg_addr && reg_data)
 80001d6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80001da:	2b00      	cmp	r3, #0
 80001dc:	d16c      	bne.n	80002b8 <bme68x_set_regs+0x10c>
 80001de:	68fb      	ldr	r3, [r7, #12]
 80001e0:	2b00      	cmp	r3, #0
 80001e2:	d069      	beq.n	80002b8 <bme68x_set_regs+0x10c>
 80001e4:	68bb      	ldr	r3, [r7, #8]
 80001e6:	2b00      	cmp	r3, #0
 80001e8:	d066      	beq.n	80002b8 <bme68x_set_regs+0x10c>
    {
        if ((len > 0) && (len <= (BME68X_LEN_INTERLEAVE_BUFF / 2)))
 80001ea:	687b      	ldr	r3, [r7, #4]
 80001ec:	2b00      	cmp	r3, #0
 80001ee:	d05d      	beq.n	80002ac <bme68x_set_regs+0x100>
 80001f0:	687b      	ldr	r3, [r7, #4]
 80001f2:	2b0a      	cmp	r3, #10
 80001f4:	d85a      	bhi.n	80002ac <bme68x_set_regs+0x100>
        {
            /* Interleave the 2 arrays */
            for (index = 0; index < len; index++)
 80001f6:	2300      	movs	r3, #0
 80001f8:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80001fa:	e034      	b.n	8000266 <bme68x_set_regs+0xba>
            {
                if (dev->intf == BME68X_SPI_INTF)
 80001fc:	683b      	ldr	r3, [r7, #0]
 80001fe:	7b1b      	ldrb	r3, [r3, #12]
 8000200:	2b00      	cmp	r3, #0
 8000202:	d118      	bne.n	8000236 <bme68x_set_regs+0x8a>
                {
                    /* Set the memory page */
                    rslt = set_mem_page(reg_addr[index], dev);
 8000204:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000206:	68fa      	ldr	r2, [r7, #12]
 8000208:	4413      	add	r3, r2
 800020a:	781b      	ldrb	r3, [r3, #0]
 800020c:	6839      	ldr	r1, [r7, #0]
 800020e:	4618      	mov	r0, r3
 8000210:	f000 f8e2 	bl	80003d8 <set_mem_page>
 8000214:	4603      	mov	r3, r0
 8000216:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                    tmp_buff[(2 * index)] = reg_addr[index] & BME68X_SPI_WR_MSK;
 800021a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800021c:	68fa      	ldr	r2, [r7, #12]
 800021e:	4413      	add	r3, r2
 8000220:	781a      	ldrb	r2, [r3, #0]
 8000222:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000224:	005b      	lsls	r3, r3, #1
 8000226:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800022a:	b2d2      	uxtb	r2, r2
 800022c:	3328      	adds	r3, #40	@ 0x28
 800022e:	443b      	add	r3, r7
 8000230:	f803 2c18 	strb.w	r2, [r3, #-24]
 8000234:	e009      	b.n	800024a <bme68x_set_regs+0x9e>
                }
                else
                {
                    tmp_buff[(2 * index)] = reg_addr[index];
 8000236:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000238:	68fa      	ldr	r2, [r7, #12]
 800023a:	441a      	add	r2, r3
 800023c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800023e:	005b      	lsls	r3, r3, #1
 8000240:	7812      	ldrb	r2, [r2, #0]
 8000242:	3328      	adds	r3, #40	@ 0x28
 8000244:	443b      	add	r3, r7
 8000246:	f803 2c18 	strb.w	r2, [r3, #-24]
                }

                tmp_buff[(2 * index) + 1] = reg_data[index];
 800024a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800024c:	68ba      	ldr	r2, [r7, #8]
 800024e:	441a      	add	r2, r3
 8000250:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000252:	005b      	lsls	r3, r3, #1
 8000254:	3301      	adds	r3, #1
 8000256:	7812      	ldrb	r2, [r2, #0]
 8000258:	3328      	adds	r3, #40	@ 0x28
 800025a:	443b      	add	r3, r7
 800025c:	f803 2c18 	strb.w	r2, [r3, #-24]
            for (index = 0; index < len; index++)
 8000260:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000262:	3301      	adds	r3, #1
 8000264:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8000266:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000268:	687a      	ldr	r2, [r7, #4]
 800026a:	429a      	cmp	r2, r3
 800026c:	d8c6      	bhi.n	80001fc <bme68x_set_regs+0x50>
            }

            /* Write the interleaved array */
            if (rslt == BME68X_OK)
 800026e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8000272:	2b00      	cmp	r3, #0
 8000274:	d11e      	bne.n	80002b4 <bme68x_set_regs+0x108>
            {
                dev->intf_rslt = dev->write(tmp_buff[0], &tmp_buff[1], (2 * len) - 1, dev->intf_ptr);
 8000276:	683b      	ldr	r3, [r7, #0]
 8000278:	6c5c      	ldr	r4, [r3, #68]	@ 0x44
 800027a:	7c38      	ldrb	r0, [r7, #16]
 800027c:	687b      	ldr	r3, [r7, #4]
 800027e:	005b      	lsls	r3, r3, #1
 8000280:	1e5a      	subs	r2, r3, #1
 8000282:	683b      	ldr	r3, [r7, #0]
 8000284:	685d      	ldr	r5, [r3, #4]
 8000286:	f107 0310 	add.w	r3, r7, #16
 800028a:	1c59      	adds	r1, r3, #1
 800028c:	462b      	mov	r3, r5
 800028e:	47a0      	blx	r4
 8000290:	4603      	mov	r3, r0
 8000292:	461a      	mov	r2, r3
 8000294:	683b      	ldr	r3, [r7, #0]
 8000296:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
                if (dev->intf_rslt != 0)
 800029a:	683b      	ldr	r3, [r7, #0]
 800029c:	f993 304c 	ldrsb.w	r3, [r3, #76]	@ 0x4c
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d007      	beq.n	80002b4 <bme68x_set_regs+0x108>
                {
                    rslt = BME68X_E_COM_FAIL;
 80002a4:	23fe      	movs	r3, #254	@ 0xfe
 80002a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            if (rslt == BME68X_OK)
 80002aa:	e003      	b.n	80002b4 <bme68x_set_regs+0x108>
                }
            }
        }
        else
        {
            rslt = BME68X_E_INVALID_LENGTH;
 80002ac:	23fc      	movs	r3, #252	@ 0xfc
 80002ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if ((len > 0) && (len <= (BME68X_LEN_INTERLEAVE_BUFF / 2)))
 80002b2:	e004      	b.n	80002be <bme68x_set_regs+0x112>
            if (rslt == BME68X_OK)
 80002b4:	bf00      	nop
        if ((len > 0) && (len <= (BME68X_LEN_INTERLEAVE_BUFF / 2)))
 80002b6:	e002      	b.n	80002be <bme68x_set_regs+0x112>
        }
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 80002b8:	23ff      	movs	r3, #255	@ 0xff
 80002ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    return rslt;
 80002be:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 80002c2:	4618      	mov	r0, r3
 80002c4:	3728      	adds	r7, #40	@ 0x28
 80002c6:	46bd      	mov	sp, r7
 80002c8:	bdb0      	pop	{r4, r5, r7, pc}

080002ca <bme68x_get_regs>:

/*
 * @brief This API reads the data from the given register address of sensor.
 */
int8_t bme68x_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, struct bme68x_dev *dev)
{
 80002ca:	b590      	push	{r4, r7, lr}
 80002cc:	b087      	sub	sp, #28
 80002ce:	af00      	add	r7, sp, #0
 80002d0:	60b9      	str	r1, [r7, #8]
 80002d2:	607a      	str	r2, [r7, #4]
 80002d4:	603b      	str	r3, [r7, #0]
 80002d6:	4603      	mov	r3, r0
 80002d8:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 80002da:	6838      	ldr	r0, [r7, #0]
 80002dc:	f000 f910 	bl	8000500 <null_ptr_check>
 80002e0:	4603      	mov	r3, r0
 80002e2:	75fb      	strb	r3, [r7, #23]
    if ((rslt == BME68X_OK) && reg_data)
 80002e4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d12a      	bne.n	8000342 <bme68x_get_regs+0x78>
 80002ec:	68bb      	ldr	r3, [r7, #8]
 80002ee:	2b00      	cmp	r3, #0
 80002f0:	d027      	beq.n	8000342 <bme68x_get_regs+0x78>
    {
        if (dev->intf == BME68X_SPI_INTF)
 80002f2:	683b      	ldr	r3, [r7, #0]
 80002f4:	7b1b      	ldrb	r3, [r3, #12]
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d10e      	bne.n	8000318 <bme68x_get_regs+0x4e>
        {
            /* Set the memory page */
            rslt = set_mem_page(reg_addr, dev);
 80002fa:	7bfb      	ldrb	r3, [r7, #15]
 80002fc:	6839      	ldr	r1, [r7, #0]
 80002fe:	4618      	mov	r0, r3
 8000300:	f000 f86a 	bl	80003d8 <set_mem_page>
 8000304:	4603      	mov	r3, r0
 8000306:	75fb      	strb	r3, [r7, #23]
            if (rslt == BME68X_OK)
 8000308:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800030c:	2b00      	cmp	r3, #0
 800030e:	d103      	bne.n	8000318 <bme68x_get_regs+0x4e>
            {
                reg_addr = reg_addr | BME68X_SPI_RD_MSK;
 8000310:	7bfb      	ldrb	r3, [r7, #15]
 8000312:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000316:	73fb      	strb	r3, [r7, #15]
            }
        }

        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 8000318:	683b      	ldr	r3, [r7, #0]
 800031a:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 800031c:	683b      	ldr	r3, [r7, #0]
 800031e:	685b      	ldr	r3, [r3, #4]
 8000320:	7bf8      	ldrb	r0, [r7, #15]
 8000322:	687a      	ldr	r2, [r7, #4]
 8000324:	68b9      	ldr	r1, [r7, #8]
 8000326:	47a0      	blx	r4
 8000328:	4603      	mov	r3, r0
 800032a:	461a      	mov	r2, r3
 800032c:	683b      	ldr	r3, [r7, #0]
 800032e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (dev->intf_rslt != 0)
 8000332:	683b      	ldr	r3, [r7, #0]
 8000334:	f993 304c 	ldrsb.w	r3, [r3, #76]	@ 0x4c
 8000338:	2b00      	cmp	r3, #0
 800033a:	d004      	beq.n	8000346 <bme68x_get_regs+0x7c>
        {
            rslt = BME68X_E_COM_FAIL;
 800033c:	23fe      	movs	r3, #254	@ 0xfe
 800033e:	75fb      	strb	r3, [r7, #23]
        if (dev->intf_rslt != 0)
 8000340:	e001      	b.n	8000346 <bme68x_get_regs+0x7c>
        }
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 8000342:	23ff      	movs	r3, #255	@ 0xff
 8000344:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8000346:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800034a:	4618      	mov	r0, r3
 800034c:	371c      	adds	r7, #28
 800034e:	46bd      	mov	sp, r7
 8000350:	bd90      	pop	{r4, r7, pc}

08000352 <bme68x_soft_reset>:

/*
 * @brief This API soft-resets the sensor.
 */
int8_t bme68x_soft_reset(struct bme68x_dev *dev)
{
 8000352:	b580      	push	{r7, lr}
 8000354:	b084      	sub	sp, #16
 8000356:	af00      	add	r7, sp, #0
 8000358:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BME68X_REG_SOFT_RESET;
 800035a:	23e0      	movs	r3, #224	@ 0xe0
 800035c:	73bb      	strb	r3, [r7, #14]

    /* 0xb6 is the soft reset command */
    uint8_t soft_rst_cmd = BME68X_SOFT_RESET_CMD;
 800035e:	23b6      	movs	r3, #182	@ 0xb6
 8000360:	737b      	strb	r3, [r7, #13]

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8000362:	6878      	ldr	r0, [r7, #4]
 8000364:	f000 f8cc 	bl	8000500 <null_ptr_check>
 8000368:	4603      	mov	r3, r0
 800036a:	73fb      	strb	r3, [r7, #15]
    if (rslt == BME68X_OK)
 800036c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000370:	2b00      	cmp	r3, #0
 8000372:	d12b      	bne.n	80003cc <bme68x_soft_reset+0x7a>
    {
        if (dev->intf == BME68X_SPI_INTF)
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	7b1b      	ldrb	r3, [r3, #12]
 8000378:	2b00      	cmp	r3, #0
 800037a:	d104      	bne.n	8000386 <bme68x_soft_reset+0x34>
        {
            rslt = get_mem_page(dev);
 800037c:	6878      	ldr	r0, [r7, #4]
 800037e:	f000 f890 	bl	80004a2 <get_mem_page>
 8000382:	4603      	mov	r3, r0
 8000384:	73fb      	strb	r3, [r7, #15]
        }

        /* Reset the device */
        if (rslt == BME68X_OK)
 8000386:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800038a:	2b00      	cmp	r3, #0
 800038c:	d11e      	bne.n	80003cc <bme68x_soft_reset+0x7a>
        {
            rslt = bme68x_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 800038e:	f107 010d 	add.w	r1, r7, #13
 8000392:	f107 000e 	add.w	r0, r7, #14
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	2201      	movs	r2, #1
 800039a:	f7ff ff07 	bl	80001ac <bme68x_set_regs>
 800039e:	4603      	mov	r3, r0
 80003a0:	73fb      	strb	r3, [r7, #15]

            if (rslt == BME68X_OK)
 80003a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80003a6:	2b00      	cmp	r3, #0
 80003a8:	d110      	bne.n	80003cc <bme68x_soft_reset+0x7a>
            {
                /* Wait for 5ms */
                dev->delay_us(BME68X_PERIOD_RESET, dev->intf_ptr);
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80003ae:	687a      	ldr	r2, [r7, #4]
 80003b0:	6852      	ldr	r2, [r2, #4]
 80003b2:	4611      	mov	r1, r2
 80003b4:	f242 7010 	movw	r0, #10000	@ 0x2710
 80003b8:	4798      	blx	r3

                /* After reset get the memory page */
                if (dev->intf == BME68X_SPI_INTF)
 80003ba:	687b      	ldr	r3, [r7, #4]
 80003bc:	7b1b      	ldrb	r3, [r3, #12]
 80003be:	2b00      	cmp	r3, #0
 80003c0:	d104      	bne.n	80003cc <bme68x_soft_reset+0x7a>
                {
                    rslt = get_mem_page(dev);
 80003c2:	6878      	ldr	r0, [r7, #4]
 80003c4:	f000 f86d 	bl	80004a2 <get_mem_page>
 80003c8:	4603      	mov	r3, r0
 80003ca:	73fb      	strb	r3, [r7, #15]
                }
            }
        }
    }

    return rslt;
 80003cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80003d0:	4618      	mov	r0, r3
 80003d2:	3710      	adds	r7, #16
 80003d4:	46bd      	mov	sp, r7
 80003d6:	bd80      	pop	{r7, pc}

080003d8 <set_mem_page>:
    return rslt;
}

/* This internal API is used to switch between SPI memory pages */
static int8_t set_mem_page(uint8_t reg_addr, struct bme68x_dev *dev)
{
 80003d8:	b590      	push	{r4, r7, lr}
 80003da:	b085      	sub	sp, #20
 80003dc:	af00      	add	r7, sp, #0
 80003de:	4603      	mov	r3, r0
 80003e0:	6039      	str	r1, [r7, #0]
 80003e2:	71fb      	strb	r3, [r7, #7]
    int8_t rslt;
    uint8_t reg;
    uint8_t mem_page;

    /* Check for null pointers in the device structure*/
    rslt = null_ptr_check(dev);
 80003e4:	6838      	ldr	r0, [r7, #0]
 80003e6:	f000 f88b 	bl	8000500 <null_ptr_check>
 80003ea:	4603      	mov	r3, r0
 80003ec:	73fb      	strb	r3, [r7, #15]
    if (rslt == BME68X_OK)
 80003ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d14f      	bne.n	8000496 <set_mem_page+0xbe>
    {
        if (reg_addr > 0x7f)
 80003f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	da02      	bge.n	8000404 <set_mem_page+0x2c>
        {
            mem_page = BME68X_MEM_PAGE1;
 80003fe:	2300      	movs	r3, #0
 8000400:	73bb      	strb	r3, [r7, #14]
 8000402:	e001      	b.n	8000408 <set_mem_page+0x30>
        }
        else
        {
            mem_page = BME68X_MEM_PAGE0;
 8000404:	2310      	movs	r3, #16
 8000406:	73bb      	strb	r3, [r7, #14]
        }

        if (mem_page != dev->mem_page)
 8000408:	683b      	ldr	r3, [r7, #0]
 800040a:	7b5b      	ldrb	r3, [r3, #13]
 800040c:	7bba      	ldrb	r2, [r7, #14]
 800040e:	429a      	cmp	r2, r3
 8000410:	d041      	beq.n	8000496 <set_mem_page+0xbe>
        {
            dev->mem_page = mem_page;
 8000412:	683b      	ldr	r3, [r7, #0]
 8000414:	7bba      	ldrb	r2, [r7, #14]
 8000416:	735a      	strb	r2, [r3, #13]
            dev->intf_rslt = dev->read(BME68X_REG_MEM_PAGE | BME68X_SPI_RD_MSK, &reg, 1, dev->intf_ptr);
 8000418:	683b      	ldr	r3, [r7, #0]
 800041a:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 800041c:	683b      	ldr	r3, [r7, #0]
 800041e:	685b      	ldr	r3, [r3, #4]
 8000420:	f107 010d 	add.w	r1, r7, #13
 8000424:	2201      	movs	r2, #1
 8000426:	20f3      	movs	r0, #243	@ 0xf3
 8000428:	47a0      	blx	r4
 800042a:	4603      	mov	r3, r0
 800042c:	461a      	mov	r2, r3
 800042e:	683b      	ldr	r3, [r7, #0]
 8000430:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            if (dev->intf_rslt != 0)
 8000434:	683b      	ldr	r3, [r7, #0]
 8000436:	f993 304c 	ldrsb.w	r3, [r3, #76]	@ 0x4c
 800043a:	2b00      	cmp	r3, #0
 800043c:	d001      	beq.n	8000442 <set_mem_page+0x6a>
            {
                rslt = BME68X_E_COM_FAIL;
 800043e:	23fe      	movs	r3, #254	@ 0xfe
 8000440:	73fb      	strb	r3, [r7, #15]
            }

            if (rslt == BME68X_OK)
 8000442:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000446:	2b00      	cmp	r3, #0
 8000448:	d125      	bne.n	8000496 <set_mem_page+0xbe>
            {
                reg = reg & (~BME68X_MEM_PAGE_MSK);
 800044a:	7b7b      	ldrb	r3, [r7, #13]
 800044c:	f023 0310 	bic.w	r3, r3, #16
 8000450:	b2db      	uxtb	r3, r3
 8000452:	737b      	strb	r3, [r7, #13]
                reg = reg | (dev->mem_page & BME68X_MEM_PAGE_MSK);
 8000454:	683b      	ldr	r3, [r7, #0]
 8000456:	7b5b      	ldrb	r3, [r3, #13]
 8000458:	b25b      	sxtb	r3, r3
 800045a:	f003 0310 	and.w	r3, r3, #16
 800045e:	b25a      	sxtb	r2, r3
 8000460:	7b7b      	ldrb	r3, [r7, #13]
 8000462:	b25b      	sxtb	r3, r3
 8000464:	4313      	orrs	r3, r2
 8000466:	b25b      	sxtb	r3, r3
 8000468:	b2db      	uxtb	r3, r3
 800046a:	737b      	strb	r3, [r7, #13]
                dev->intf_rslt = dev->write(BME68X_REG_MEM_PAGE & BME68X_SPI_WR_MSK, &reg, 1, dev->intf_ptr);
 800046c:	683b      	ldr	r3, [r7, #0]
 800046e:	6c5c      	ldr	r4, [r3, #68]	@ 0x44
 8000470:	683b      	ldr	r3, [r7, #0]
 8000472:	685b      	ldr	r3, [r3, #4]
 8000474:	f107 010d 	add.w	r1, r7, #13
 8000478:	2201      	movs	r2, #1
 800047a:	2073      	movs	r0, #115	@ 0x73
 800047c:	47a0      	blx	r4
 800047e:	4603      	mov	r3, r0
 8000480:	461a      	mov	r2, r3
 8000482:	683b      	ldr	r3, [r7, #0]
 8000484:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
                if (dev->intf_rslt != 0)
 8000488:	683b      	ldr	r3, [r7, #0]
 800048a:	f993 304c 	ldrsb.w	r3, [r3, #76]	@ 0x4c
 800048e:	2b00      	cmp	r3, #0
 8000490:	d001      	beq.n	8000496 <set_mem_page+0xbe>
                {
                    rslt = BME68X_E_COM_FAIL;
 8000492:	23fe      	movs	r3, #254	@ 0xfe
 8000494:	73fb      	strb	r3, [r7, #15]
                }
            }
        }
    }

    return rslt;
 8000496:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800049a:	4618      	mov	r0, r3
 800049c:	3714      	adds	r7, #20
 800049e:	46bd      	mov	sp, r7
 80004a0:	bd90      	pop	{r4, r7, pc}

080004a2 <get_mem_page>:

/* This internal API is used to get the current SPI memory page */
static int8_t get_mem_page(struct bme68x_dev *dev)
{
 80004a2:	b590      	push	{r4, r7, lr}
 80004a4:	b085      	sub	sp, #20
 80004a6:	af00      	add	r7, sp, #0
 80004a8:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 80004aa:	6878      	ldr	r0, [r7, #4]
 80004ac:	f000 f828 	bl	8000500 <null_ptr_check>
 80004b0:	4603      	mov	r3, r0
 80004b2:	73fb      	strb	r3, [r7, #15]
    if (rslt == BME68X_OK)
 80004b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80004b8:	2b00      	cmp	r3, #0
 80004ba:	d11b      	bne.n	80004f4 <get_mem_page+0x52>
    {
        dev->intf_rslt = dev->read(BME68X_REG_MEM_PAGE | BME68X_SPI_RD_MSK, &reg, 1, dev->intf_ptr);
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	685b      	ldr	r3, [r3, #4]
 80004c4:	f107 010e 	add.w	r1, r7, #14
 80004c8:	2201      	movs	r2, #1
 80004ca:	20f3      	movs	r0, #243	@ 0xf3
 80004cc:	47a0      	blx	r4
 80004ce:	4603      	mov	r3, r0
 80004d0:	461a      	mov	r2, r3
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (dev->intf_rslt != 0)
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	f993 304c 	ldrsb.w	r3, [r3, #76]	@ 0x4c
 80004de:	2b00      	cmp	r3, #0
 80004e0:	d002      	beq.n	80004e8 <get_mem_page+0x46>
        {
            rslt = BME68X_E_COM_FAIL;
 80004e2:	23fe      	movs	r3, #254	@ 0xfe
 80004e4:	73fb      	strb	r3, [r7, #15]
 80004e6:	e005      	b.n	80004f4 <get_mem_page+0x52>
        }
        else
        {
            dev->mem_page = reg & BME68X_MEM_PAGE_MSK;
 80004e8:	7bbb      	ldrb	r3, [r7, #14]
 80004ea:	f003 0310 	and.w	r3, r3, #16
 80004ee:	b2da      	uxtb	r2, r3
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	735a      	strb	r2, [r3, #13]
        }
    }

    return rslt;
 80004f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80004f8:	4618      	mov	r0, r3
 80004fa:	3714      	adds	r7, #20
 80004fc:	46bd      	mov	sp, r7
 80004fe:	bd90      	pop	{r4, r7, pc}

08000500 <null_ptr_check>:
    return rslt;
}

/* This internal API is used to check the bme68x_dev for null pointers */
static int8_t null_ptr_check(const struct bme68x_dev *dev)
{
 8000500:	b480      	push	{r7}
 8000502:	b085      	sub	sp, #20
 8000504:	af00      	add	r7, sp, #0
 8000506:	6078      	str	r0, [r7, #4]
    int8_t rslt = BME68X_OK;
 8000508:	2300      	movs	r3, #0
 800050a:	73fb      	strb	r3, [r7, #15]

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	2b00      	cmp	r3, #0
 8000510:	d00b      	beq.n	800052a <null_ptr_check+0x2a>
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000516:	2b00      	cmp	r3, #0
 8000518:	d007      	beq.n	800052a <null_ptr_check+0x2a>
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800051e:	2b00      	cmp	r3, #0
 8000520:	d003      	beq.n	800052a <null_ptr_check+0x2a>
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000526:	2b00      	cmp	r3, #0
 8000528:	d101      	bne.n	800052e <null_ptr_check+0x2e>
    {
        /* Device structure pointer is not valid */
        rslt = BME68X_E_NULL_PTR;
 800052a:	23ff      	movs	r3, #255	@ 0xff
 800052c:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800052e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000532:	4618      	mov	r0, r3
 8000534:	3714      	adds	r7, #20
 8000536:	46bd      	mov	sp, r7
 8000538:	bc80      	pop	{r7}
 800053a:	4770      	bx	lr

0800053c <get_calib_data>:
    return rslt;
}

/* This internal API is used to read the calibration coefficients */
static int8_t get_calib_data(struct bme68x_dev *dev)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b08e      	sub	sp, #56	@ 0x38
 8000540:	af00      	add	r7, sp, #0
 8000542:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t coeff_array[BME68X_LEN_COEFF_ALL];

    rslt = bme68x_get_regs(BME68X_REG_COEFF1, coeff_array, BME68X_LEN_COEFF1, dev);
 8000544:	f107 010c 	add.w	r1, r7, #12
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	2217      	movs	r2, #23
 800054c:	208a      	movs	r0, #138	@ 0x8a
 800054e:	f7ff febc 	bl	80002ca <bme68x_get_regs>
 8000552:	4603      	mov	r3, r0
 8000554:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (rslt == BME68X_OK)
 8000558:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800055c:	2b00      	cmp	r3, #0
 800055e:	d10b      	bne.n	8000578 <get_calib_data+0x3c>
    {
        rslt = bme68x_get_regs(BME68X_REG_COEFF2, &coeff_array[BME68X_LEN_COEFF1], BME68X_LEN_COEFF2, dev);
 8000560:	f107 030c 	add.w	r3, r7, #12
 8000564:	f103 0117 	add.w	r1, r3, #23
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	220e      	movs	r2, #14
 800056c:	20e1      	movs	r0, #225	@ 0xe1
 800056e:	f7ff feac 	bl	80002ca <bme68x_get_regs>
 8000572:	4603      	mov	r3, r0
 8000574:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    }

    if (rslt == BME68X_OK)
 8000578:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800057c:	2b00      	cmp	r3, #0
 800057e:	d10b      	bne.n	8000598 <get_calib_data+0x5c>
    {
        rslt = bme68x_get_regs(BME68X_REG_COEFF3,
 8000580:	f107 030c 	add.w	r3, r7, #12
 8000584:	f103 0125 	add.w	r1, r3, #37	@ 0x25
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	2205      	movs	r2, #5
 800058c:	2000      	movs	r0, #0
 800058e:	f7ff fe9c 	bl	80002ca <bme68x_get_regs>
 8000592:	4603      	mov	r3, r0
 8000594:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                               &coeff_array[BME68X_LEN_COEFF1 + BME68X_LEN_COEFF2],
                               BME68X_LEN_COEFF3,
                               dev);
    }

    if (rslt == BME68X_OK)
 8000598:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800059c:	2b00      	cmp	r3, #0
 800059e:	f040 80d6 	bne.w	800074e <get_calib_data+0x212>
    {
        /* Temperature related coefficients */
        dev->calib.par_t1 =
            (uint16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_T1_MSB], coeff_array[BME68X_IDX_T1_LSB]));
 80005a2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80005a6:	b21b      	sxth	r3, r3
 80005a8:	021b      	lsls	r3, r3, #8
 80005aa:	b21a      	sxth	r2, r3
 80005ac:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80005b0:	b21b      	sxth	r3, r3
 80005b2:	4313      	orrs	r3, r2
 80005b4:	b21b      	sxth	r3, r3
 80005b6:	b29a      	uxth	r2, r3
        dev->calib.par_t1 =
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	83da      	strh	r2, [r3, #30]
        dev->calib.par_t2 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_T2_MSB], coeff_array[BME68X_IDX_T2_LSB]));
 80005bc:	7b7b      	ldrb	r3, [r7, #13]
 80005be:	b21b      	sxth	r3, r3
 80005c0:	021b      	lsls	r3, r3, #8
 80005c2:	b21a      	sxth	r2, r3
 80005c4:	7b3b      	ldrb	r3, [r7, #12]
 80005c6:	b21b      	sxth	r3, r3
 80005c8:	4313      	orrs	r3, r2
 80005ca:	b21a      	sxth	r2, r3
        dev->calib.par_t2 =
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	841a      	strh	r2, [r3, #32]
        dev->calib.par_t3 = (int8_t)(coeff_array[BME68X_IDX_T3]);
 80005d0:	7bbb      	ldrb	r3, [r7, #14]
 80005d2:	b25a      	sxtb	r2, r3
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

        /* Pressure related coefficients */
        dev->calib.par_p1 =
            (uint16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P1_MSB], coeff_array[BME68X_IDX_P1_LSB]));
 80005da:	7c7b      	ldrb	r3, [r7, #17]
 80005dc:	b21b      	sxth	r3, r3
 80005de:	021b      	lsls	r3, r3, #8
 80005e0:	b21a      	sxth	r2, r3
 80005e2:	7c3b      	ldrb	r3, [r7, #16]
 80005e4:	b21b      	sxth	r3, r3
 80005e6:	4313      	orrs	r3, r2
 80005e8:	b21b      	sxth	r3, r3
 80005ea:	b29a      	uxth	r2, r3
        dev->calib.par_p1 =
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	849a      	strh	r2, [r3, #36]	@ 0x24
        dev->calib.par_p2 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P2_MSB], coeff_array[BME68X_IDX_P2_LSB]));
 80005f0:	7cfb      	ldrb	r3, [r7, #19]
 80005f2:	b21b      	sxth	r3, r3
 80005f4:	021b      	lsls	r3, r3, #8
 80005f6:	b21a      	sxth	r2, r3
 80005f8:	7cbb      	ldrb	r3, [r7, #18]
 80005fa:	b21b      	sxth	r3, r3
 80005fc:	4313      	orrs	r3, r2
 80005fe:	b21a      	sxth	r2, r3
        dev->calib.par_p2 =
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	84da      	strh	r2, [r3, #38]	@ 0x26
        dev->calib.par_p3 = (int8_t)coeff_array[BME68X_IDX_P3];
 8000604:	7d3b      	ldrb	r3, [r7, #20]
 8000606:	b25a      	sxtb	r2, r3
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        dev->calib.par_p4 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P4_MSB], coeff_array[BME68X_IDX_P4_LSB]));
 800060e:	7dfb      	ldrb	r3, [r7, #23]
 8000610:	b21b      	sxth	r3, r3
 8000612:	021b      	lsls	r3, r3, #8
 8000614:	b21a      	sxth	r2, r3
 8000616:	7dbb      	ldrb	r3, [r7, #22]
 8000618:	b21b      	sxth	r3, r3
 800061a:	4313      	orrs	r3, r2
 800061c:	b21a      	sxth	r2, r3
        dev->calib.par_p4 =
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	855a      	strh	r2, [r3, #42]	@ 0x2a
        dev->calib.par_p5 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P5_MSB], coeff_array[BME68X_IDX_P5_LSB]));
 8000622:	7e7b      	ldrb	r3, [r7, #25]
 8000624:	b21b      	sxth	r3, r3
 8000626:	021b      	lsls	r3, r3, #8
 8000628:	b21a      	sxth	r2, r3
 800062a:	7e3b      	ldrb	r3, [r7, #24]
 800062c:	b21b      	sxth	r3, r3
 800062e:	4313      	orrs	r3, r2
 8000630:	b21a      	sxth	r2, r3
        dev->calib.par_p5 =
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	859a      	strh	r2, [r3, #44]	@ 0x2c
        dev->calib.par_p6 = (int8_t)(coeff_array[BME68X_IDX_P6]);
 8000636:	7efb      	ldrb	r3, [r7, #27]
 8000638:	b25a      	sxtb	r2, r3
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
        dev->calib.par_p7 = (int8_t)(coeff_array[BME68X_IDX_P7]);
 8000640:	7ebb      	ldrb	r3, [r7, #26]
 8000642:	b25a      	sxtb	r2, r3
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
        dev->calib.par_p8 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P8_MSB], coeff_array[BME68X_IDX_P8_LSB]));
 800064a:	7ffb      	ldrb	r3, [r7, #31]
 800064c:	b21b      	sxth	r3, r3
 800064e:	021b      	lsls	r3, r3, #8
 8000650:	b21a      	sxth	r2, r3
 8000652:	7fbb      	ldrb	r3, [r7, #30]
 8000654:	b21b      	sxth	r3, r3
 8000656:	4313      	orrs	r3, r2
 8000658:	b21a      	sxth	r2, r3
        dev->calib.par_p8 =
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	861a      	strh	r2, [r3, #48]	@ 0x30
        dev->calib.par_p9 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P9_MSB], coeff_array[BME68X_IDX_P9_LSB]));
 800065e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8000662:	b21b      	sxth	r3, r3
 8000664:	021b      	lsls	r3, r3, #8
 8000666:	b21a      	sxth	r2, r3
 8000668:	f897 3020 	ldrb.w	r3, [r7, #32]
 800066c:	b21b      	sxth	r3, r3
 800066e:	4313      	orrs	r3, r2
 8000670:	b21a      	sxth	r2, r3
        dev->calib.par_p9 =
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	865a      	strh	r2, [r3, #50]	@ 0x32
        dev->calib.par_p10 = (uint8_t)(coeff_array[BME68X_IDX_P10]);
 8000676:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        /* Humidity related coefficients */
        dev->calib.par_h1 =
            (uint16_t)(((uint16_t)coeff_array[BME68X_IDX_H1_MSB] << 4) |
 8000680:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8000684:	b21b      	sxth	r3, r3
 8000686:	011b      	lsls	r3, r3, #4
 8000688:	b21a      	sxth	r2, r3
                       (coeff_array[BME68X_IDX_H1_LSB] & BME68X_BIT_H1_DATA_MSK));
 800068a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800068e:	b21b      	sxth	r3, r3
 8000690:	f003 030f 	and.w	r3, r3, #15
 8000694:	b21b      	sxth	r3, r3
            (uint16_t)(((uint16_t)coeff_array[BME68X_IDX_H1_MSB] << 4) |
 8000696:	4313      	orrs	r3, r2
 8000698:	b21b      	sxth	r3, r3
 800069a:	b29a      	uxth	r2, r3
        dev->calib.par_h1 =
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	821a      	strh	r2, [r3, #16]
        dev->calib.par_h2 =
            (uint16_t)(((uint16_t)coeff_array[BME68X_IDX_H2_MSB] << 4) | ((coeff_array[BME68X_IDX_H2_LSB]) >> 4));
 80006a0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80006a4:	b21b      	sxth	r3, r3
 80006a6:	011b      	lsls	r3, r3, #4
 80006a8:	b21a      	sxth	r2, r3
 80006aa:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80006ae:	091b      	lsrs	r3, r3, #4
 80006b0:	b2db      	uxtb	r3, r3
 80006b2:	b21b      	sxth	r3, r3
 80006b4:	4313      	orrs	r3, r2
 80006b6:	b21b      	sxth	r3, r3
 80006b8:	b29a      	uxth	r2, r3
        dev->calib.par_h2 =
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	825a      	strh	r2, [r3, #18]
        dev->calib.par_h3 = (int8_t)coeff_array[BME68X_IDX_H3];
 80006be:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80006c2:	b25a      	sxtb	r2, r3
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	751a      	strb	r2, [r3, #20]
        dev->calib.par_h4 = (int8_t)coeff_array[BME68X_IDX_H4];
 80006c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80006cc:	b25a      	sxtb	r2, r3
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	755a      	strb	r2, [r3, #21]
        dev->calib.par_h5 = (int8_t)coeff_array[BME68X_IDX_H5];
 80006d2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80006d6:	b25a      	sxtb	r2, r3
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	759a      	strb	r2, [r3, #22]
        dev->calib.par_h6 = (uint8_t)coeff_array[BME68X_IDX_H6];
 80006dc:	f897 2029 	ldrb.w	r2, [r7, #41]	@ 0x29
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	75da      	strb	r2, [r3, #23]
        dev->calib.par_h7 = (int8_t)coeff_array[BME68X_IDX_H7];
 80006e4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80006e8:	b25a      	sxtb	r2, r3
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	761a      	strb	r2, [r3, #24]

        /* Gas heater related coefficients */
        dev->calib.par_gh1 = (int8_t)coeff_array[BME68X_IDX_GH1];
 80006ee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80006f2:	b25a      	sxtb	r2, r3
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	765a      	strb	r2, [r3, #25]
        dev->calib.par_gh2 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_GH2_MSB], coeff_array[BME68X_IDX_GH2_LSB]));
 80006f8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80006fc:	b21b      	sxth	r3, r3
 80006fe:	021b      	lsls	r3, r3, #8
 8000700:	b21a      	sxth	r2, r3
 8000702:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8000706:	b21b      	sxth	r3, r3
 8000708:	4313      	orrs	r3, r2
 800070a:	b21a      	sxth	r2, r3
        dev->calib.par_gh2 =
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	835a      	strh	r2, [r3, #26]
        dev->calib.par_gh3 = (int8_t)coeff_array[BME68X_IDX_GH3];
 8000710:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8000714:	b25a      	sxtb	r2, r3
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	771a      	strb	r2, [r3, #28]

        /* Other coefficients */
        dev->calib.res_heat_range = ((coeff_array[BME68X_IDX_RES_HEAT_RANGE] & BME68X_RHRANGE_MSK) / 16);
 800071a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800071e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8000722:	2b00      	cmp	r3, #0
 8000724:	da00      	bge.n	8000728 <get_calib_data+0x1ec>
 8000726:	330f      	adds	r3, #15
 8000728:	111b      	asrs	r3, r3, #4
 800072a:	b2da      	uxtb	r2, r3
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        dev->calib.res_heat_val = (int8_t)coeff_array[BME68X_IDX_RES_HEAT_VAL];
 8000732:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8000736:	b25a      	sxtb	r2, r3
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        dev->calib.range_sw_err = ((int8_t)(coeff_array[BME68X_IDX_RANGE_SW_ERR] & BME68X_RSERROR_MSK)) / 16;
 800073e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8000742:	b25b      	sxtb	r3, r3
 8000744:	111b      	asrs	r3, r3, #4
 8000746:	b25a      	sxtb	r2, r3
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }

    return rslt;
 800074e:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 8000752:	4618      	mov	r0, r3
 8000754:	3738      	adds	r7, #56	@ 0x38
 8000756:	46bd      	mov	sp, r7
 8000758:	bd80      	pop	{r7, pc}

0800075a <read_variant_id>:

/* This internal API is used to read variant ID information from the register */
static int8_t read_variant_id(struct bme68x_dev *dev)
{
 800075a:	b580      	push	{r7, lr}
 800075c:	b084      	sub	sp, #16
 800075e:	af00      	add	r7, sp, #0
 8000760:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_data = 0;
 8000762:	2300      	movs	r3, #0
 8000764:	73bb      	strb	r3, [r7, #14]

    /* Read variant ID information register */
    rslt = bme68x_get_regs(BME68X_REG_VARIANT_ID, &reg_data, 1, dev);
 8000766:	f107 010e 	add.w	r1, r7, #14
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	2201      	movs	r2, #1
 800076e:	20f0      	movs	r0, #240	@ 0xf0
 8000770:	f7ff fdab 	bl	80002ca <bme68x_get_regs>
 8000774:	4603      	mov	r3, r0
 8000776:	73fb      	strb	r3, [r7, #15]

    if (rslt == BME68X_OK)
 8000778:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800077c:	2b00      	cmp	r3, #0
 800077e:	d103      	bne.n	8000788 <read_variant_id+0x2e>
    {
        dev->variant_id = reg_data;
 8000780:	7bbb      	ldrb	r3, [r7, #14]
 8000782:	461a      	mov	r2, r3
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	609a      	str	r2, [r3, #8]
    }

    return rslt;
 8000788:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800078c:	4618      	mov	r0, r3
 800078e:	3710      	adds	r7, #16
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}

08000794 <pvPortMalloc>:
#endif

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b084      	sub	sp, #16
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
    void * pvReturn;

    vTaskSuspendAll();
 800079c:	f001 f838 	bl	8001810 <vTaskSuspendAll>
    {
        pvReturn = malloc( xWantedSize );
 80007a0:	6878      	ldr	r0, [r7, #4]
 80007a2:	f004 ff1f 	bl	80055e4 <malloc>
 80007a6:	4603      	mov	r3, r0
 80007a8:	60fb      	str	r3, [r7, #12]
        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 80007aa:	f001 f875 	bl	8001898 <xTaskResumeAll>
            vApplicationMallocFailedHook();
        }
    }
    #endif

    return pvReturn;
 80007ae:	68fb      	ldr	r3, [r7, #12]
}
 80007b0:	4618      	mov	r0, r3
 80007b2:	3710      	adds	r7, #16
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bd80      	pop	{r7, pc}

080007b8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b082      	sub	sp, #8
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
    if( pv != NULL )
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d006      	beq.n	80007d4 <vPortFree+0x1c>
    {
        vTaskSuspendAll();
 80007c6:	f001 f823 	bl	8001810 <vTaskSuspendAll>
        {
            free( pv );
 80007ca:	6878      	ldr	r0, [r7, #4]
 80007cc:	f004 ff12 	bl	80055f4 <free>
            traceFREE( pv, 0 );
        }
        ( void ) xTaskResumeAll();
 80007d0:	f001 f862 	bl	8001898 <xTaskResumeAll>
    }
}
 80007d4:	bf00      	nop
 80007d6:	3708      	adds	r7, #8
 80007d8:	46bd      	mov	sp, r7
 80007da:	bd80      	pop	{r7, pc}

080007dc <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80007dc:	b480      	push	{r7}
 80007de:	b083      	sub	sp, #12
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	f103 0208 	add.w	r2, r3, #8
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80007f4:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	f103 0208 	add.w	r2, r3, #8
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	f103 0208 	add.w	r2, r3, #8
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	2200      	movs	r2, #0
 800080e:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8000810:	bf00      	nop
 8000812:	370c      	adds	r7, #12
 8000814:	46bd      	mov	sp, r7
 8000816:	bc80      	pop	{r7}
 8000818:	4770      	bx	lr

0800081a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800081a:	b480      	push	{r7}
 800081c:	b083      	sub	sp, #12
 800081e:	af00      	add	r7, sp, #0
 8000820:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	2200      	movs	r2, #0
 8000826:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8000828:	bf00      	nop
 800082a:	370c      	adds	r7, #12
 800082c:	46bd      	mov	sp, r7
 800082e:	bc80      	pop	{r7}
 8000830:	4770      	bx	lr

08000832 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8000832:	b480      	push	{r7}
 8000834:	b085      	sub	sp, #20
 8000836:	af00      	add	r7, sp, #0
 8000838:	6078      	str	r0, [r7, #4]
 800083a:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800083c:	683b      	ldr	r3, [r7, #0]
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8000842:	68bb      	ldr	r3, [r7, #8]
 8000844:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000848:	d103      	bne.n	8000852 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	691b      	ldr	r3, [r3, #16]
 800084e:	60fb      	str	r3, [r7, #12]
 8000850:	e00c      	b.n	800086c <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	3308      	adds	r3, #8
 8000856:	60fb      	str	r3, [r7, #12]
 8000858:	e002      	b.n	8000860 <vListInsert+0x2e>
 800085a:	68fb      	ldr	r3, [r7, #12]
 800085c:	685b      	ldr	r3, [r3, #4]
 800085e:	60fb      	str	r3, [r7, #12]
 8000860:	68fb      	ldr	r3, [r7, #12]
 8000862:	685b      	ldr	r3, [r3, #4]
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	68ba      	ldr	r2, [r7, #8]
 8000868:	429a      	cmp	r2, r3
 800086a:	d2f6      	bcs.n	800085a <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 800086c:	68fb      	ldr	r3, [r7, #12]
 800086e:	685a      	ldr	r2, [r3, #4]
 8000870:	683b      	ldr	r3, [r7, #0]
 8000872:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8000874:	683b      	ldr	r3, [r7, #0]
 8000876:	685b      	ldr	r3, [r3, #4]
 8000878:	683a      	ldr	r2, [r7, #0]
 800087a:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 800087c:	683b      	ldr	r3, [r7, #0]
 800087e:	68fa      	ldr	r2, [r7, #12]
 8000880:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8000882:	68fb      	ldr	r3, [r7, #12]
 8000884:	683a      	ldr	r2, [r7, #0]
 8000886:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8000888:	683b      	ldr	r3, [r7, #0]
 800088a:	687a      	ldr	r2, [r7, #4]
 800088c:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	1c5a      	adds	r2, r3, #1
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	601a      	str	r2, [r3, #0]
}
 8000898:	bf00      	nop
 800089a:	3714      	adds	r7, #20
 800089c:	46bd      	mov	sp, r7
 800089e:	bc80      	pop	{r7}
 80008a0:	4770      	bx	lr

080008a2 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80008a2:	b480      	push	{r7}
 80008a4:	b085      	sub	sp, #20
 80008a6:	af00      	add	r7, sp, #0
 80008a8:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	691b      	ldr	r3, [r3, #16]
 80008ae:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	685b      	ldr	r3, [r3, #4]
 80008b4:	687a      	ldr	r2, [r7, #4]
 80008b6:	6892      	ldr	r2, [r2, #8]
 80008b8:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	689b      	ldr	r3, [r3, #8]
 80008be:	687a      	ldr	r2, [r7, #4]
 80008c0:	6852      	ldr	r2, [r2, #4]
 80008c2:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80008c4:	68fb      	ldr	r3, [r7, #12]
 80008c6:	685b      	ldr	r3, [r3, #4]
 80008c8:	687a      	ldr	r2, [r7, #4]
 80008ca:	429a      	cmp	r2, r3
 80008cc:	d103      	bne.n	80008d6 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	689a      	ldr	r2, [r3, #8]
 80008d2:	68fb      	ldr	r3, [r7, #12]
 80008d4:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	2200      	movs	r2, #0
 80008da:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80008dc:	68fb      	ldr	r3, [r7, #12]
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	1e5a      	subs	r2, r3, #1
 80008e2:	68fb      	ldr	r3, [r7, #12]
 80008e4:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 80008e6:	68fb      	ldr	r3, [r7, #12]
 80008e8:	681b      	ldr	r3, [r3, #0]
}
 80008ea:	4618      	mov	r0, r3
 80008ec:	3714      	adds	r7, #20
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bc80      	pop	{r7}
 80008f2:	4770      	bx	lr

080008f4 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 80008f4:	b480      	push	{r7}
 80008f6:	b085      	sub	sp, #20
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	60f8      	str	r0, [r7, #12]
 80008fc:	60b9      	str	r1, [r7, #8]
 80008fe:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */
    pxTopOfStack--;                                                      /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8000900:	68fb      	ldr	r3, [r7, #12]
 8000902:	3b04      	subs	r3, #4
 8000904:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8000906:	68fb      	ldr	r3, [r7, #12]
 8000908:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800090c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800090e:	68fb      	ldr	r3, [r7, #12]
 8000910:	3b04      	subs	r3, #4
 8000912:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8000914:	68bb      	ldr	r3, [r7, #8]
 8000916:	f023 0201 	bic.w	r2, r3, #1
 800091a:	68fb      	ldr	r3, [r7, #12]
 800091c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800091e:	68fb      	ldr	r3, [r7, #12]
 8000920:	3b04      	subs	r3, #4
 8000922:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8000924:	4a08      	ldr	r2, [pc, #32]	@ (8000948 <pxPortInitialiseStack+0x54>)
 8000926:	68fb      	ldr	r3, [r7, #12]
 8000928:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 5;                                                   /* R12, R3, R2 and R1. */
 800092a:	68fb      	ldr	r3, [r7, #12]
 800092c:	3b14      	subs	r3, #20
 800092e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters;                        /* R0 */
 8000930:	687a      	ldr	r2, [r7, #4]
 8000932:	68fb      	ldr	r3, [r7, #12]
 8000934:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 8;                                                   /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8000936:	68fb      	ldr	r3, [r7, #12]
 8000938:	3b20      	subs	r3, #32
 800093a:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 800093c:	68fb      	ldr	r3, [r7, #12]
}
 800093e:	4618      	mov	r0, r3
 8000940:	3714      	adds	r7, #20
 8000942:	46bd      	mov	sp, r7
 8000944:	bc80      	pop	{r7}
 8000946:	4770      	bx	lr
 8000948:	0800094d 	.word	0x0800094d

0800094c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800094c:	b480      	push	{r7}
 800094e:	b085      	sub	sp, #20
 8000950:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 8000952:	2300      	movs	r3, #0
 8000954:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8000956:	4b12      	ldr	r3, [pc, #72]	@ (80009a0 <prvTaskExitError+0x54>)
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800095e:	d00b      	beq.n	8000978 <prvTaskExitError+0x2c>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8000960:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000964:	f383 8811 	msr	BASEPRI, r3
 8000968:	f3bf 8f6f 	isb	sy
 800096c:	f3bf 8f4f 	dsb	sy
 8000970:	60fb      	str	r3, [r7, #12]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8000972:	bf00      	nop
 8000974:	bf00      	nop
 8000976:	e7fd      	b.n	8000974 <prvTaskExitError+0x28>
        __asm volatile
 8000978:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800097c:	f383 8811 	msr	BASEPRI, r3
 8000980:	f3bf 8f6f 	isb	sy
 8000984:	f3bf 8f4f 	dsb	sy
 8000988:	60bb      	str	r3, [r7, #8]
    }
 800098a:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 800098c:	bf00      	nop
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	2b00      	cmp	r3, #0
 8000992:	d0fc      	beq.n	800098e <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8000994:	bf00      	nop
 8000996:	bf00      	nop
 8000998:	3714      	adds	r7, #20
 800099a:	46bd      	mov	sp, r7
 800099c:	bc80      	pop	{r7}
 800099e:	4770      	bx	lr
 80009a0:	20000000 	.word	0x20000000
	...

080009b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 80009b0:	4b07      	ldr	r3, [pc, #28]	@ (80009d0 <pxCurrentTCBConst2>)
 80009b2:	6819      	ldr	r1, [r3, #0]
 80009b4:	6808      	ldr	r0, [r1, #0]
 80009b6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80009ba:	f380 8809 	msr	PSP, r0
 80009be:	f3bf 8f6f 	isb	sy
 80009c2:	f04f 0000 	mov.w	r0, #0
 80009c6:	f380 8811 	msr	BASEPRI, r0
 80009ca:	f04e 0e0d 	orr.w	lr, lr, #13
 80009ce:	4770      	bx	lr

080009d0 <pxCurrentTCBConst2>:
 80009d0:	200000dc 	.word	0x200000dc
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 80009d4:	bf00      	nop
 80009d6:	bf00      	nop

080009d8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
    __asm volatile (
 80009d8:	4806      	ldr	r0, [pc, #24]	@ (80009f4 <prvPortStartFirstTask+0x1c>)
 80009da:	6800      	ldr	r0, [r0, #0]
 80009dc:	6800      	ldr	r0, [r0, #0]
 80009de:	f380 8808 	msr	MSP, r0
 80009e2:	b662      	cpsie	i
 80009e4:	b661      	cpsie	f
 80009e6:	f3bf 8f4f 	dsb	sy
 80009ea:	f3bf 8f6f 	isb	sy
 80009ee:	df00      	svc	0
 80009f0:	bf00      	nop
 80009f2:	0000      	.short	0x0000
 80009f4:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 80009f8:	bf00      	nop
 80009fa:	bf00      	nop

080009fc <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b084      	sub	sp, #16
 8000a00:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8000a02:	4b32      	ldr	r3, [pc, #200]	@ (8000acc <xPortStartScheduler+0xd0>)
 8000a04:	60fb      	str	r3, [r7, #12]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = *pucFirstUserPriorityRegister;
 8000a06:	68fb      	ldr	r3, [r7, #12]
 8000a08:	781b      	ldrb	r3, [r3, #0]
 8000a0a:	b2db      	uxtb	r3, r3
 8000a0c:	607b      	str	r3, [r7, #4]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8000a0e:	68fb      	ldr	r3, [r7, #12]
 8000a10:	22ff      	movs	r2, #255	@ 0xff
 8000a12:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8000a14:	68fb      	ldr	r3, [r7, #12]
 8000a16:	781b      	ldrb	r3, [r3, #0]
 8000a18:	b2db      	uxtb	r3, r3
 8000a1a:	70fb      	strb	r3, [r7, #3]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8000a1c:	78fb      	ldrb	r3, [r7, #3]
 8000a1e:	b2db      	uxtb	r3, r3
 8000a20:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8000a24:	b2da      	uxtb	r2, r3
 8000a26:	4b2a      	ldr	r3, [pc, #168]	@ (8000ad0 <xPortStartScheduler+0xd4>)
 8000a28:	701a      	strb	r2, [r3, #0]

        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */
        ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8000a2a:	4b2a      	ldr	r3, [pc, #168]	@ (8000ad4 <xPortStartScheduler+0xd8>)
 8000a2c:	2207      	movs	r2, #7
 8000a2e:	601a      	str	r2, [r3, #0]

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8000a30:	e009      	b.n	8000a46 <xPortStartScheduler+0x4a>
        {
            ulMaxPRIGROUPValue--;
 8000a32:	4b28      	ldr	r3, [pc, #160]	@ (8000ad4 <xPortStartScheduler+0xd8>)
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	3b01      	subs	r3, #1
 8000a38:	4a26      	ldr	r2, [pc, #152]	@ (8000ad4 <xPortStartScheduler+0xd8>)
 8000a3a:	6013      	str	r3, [r2, #0]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8000a3c:	78fb      	ldrb	r3, [r7, #3]
 8000a3e:	b2db      	uxtb	r3, r3
 8000a40:	005b      	lsls	r3, r3, #1
 8000a42:	b2db      	uxtb	r3, r3
 8000a44:	70fb      	strb	r3, [r7, #3]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8000a46:	78fb      	ldrb	r3, [r7, #3]
 8000a48:	b2db      	uxtb	r3, r3
 8000a4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a4e:	2b80      	cmp	r3, #128	@ 0x80
 8000a50:	d0ef      	beq.n	8000a32 <xPortStartScheduler+0x36>
        #ifdef configPRIO_BITS
        {
            /* Check the FreeRTOS configuration that defines the number of
             * priority bits matches the number of priority bits actually queried
             * from the hardware. */
            configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8000a52:	4b20      	ldr	r3, [pc, #128]	@ (8000ad4 <xPortStartScheduler+0xd8>)
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	f1c3 0307 	rsb	r3, r3, #7
 8000a5a:	2b04      	cmp	r3, #4
 8000a5c:	d00b      	beq.n	8000a76 <xPortStartScheduler+0x7a>
        __asm volatile
 8000a5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000a62:	f383 8811 	msr	BASEPRI, r3
 8000a66:	f3bf 8f6f 	isb	sy
 8000a6a:	f3bf 8f4f 	dsb	sy
 8000a6e:	60bb      	str	r3, [r7, #8]
    }
 8000a70:	bf00      	nop
 8000a72:	bf00      	nop
 8000a74:	e7fd      	b.n	8000a72 <xPortStartScheduler+0x76>
        }
        #endif

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8000a76:	4b17      	ldr	r3, [pc, #92]	@ (8000ad4 <xPortStartScheduler+0xd8>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	021b      	lsls	r3, r3, #8
 8000a7c:	4a15      	ldr	r2, [pc, #84]	@ (8000ad4 <xPortStartScheduler+0xd8>)
 8000a7e:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8000a80:	4b14      	ldr	r3, [pc, #80]	@ (8000ad4 <xPortStartScheduler+0xd8>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8000a88:	4a12      	ldr	r2, [pc, #72]	@ (8000ad4 <xPortStartScheduler+0xd8>)
 8000a8a:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ulOriginalPriority;
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	b2da      	uxtb	r2, r3
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8000a94:	4b10      	ldr	r3, [pc, #64]	@ (8000ad8 <xPortStartScheduler+0xdc>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	4a0f      	ldr	r2, [pc, #60]	@ (8000ad8 <xPortStartScheduler+0xdc>)
 8000a9a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a9e:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8000aa0:	4b0d      	ldr	r3, [pc, #52]	@ (8000ad8 <xPortStartScheduler+0xdc>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	4a0c      	ldr	r2, [pc, #48]	@ (8000ad8 <xPortStartScheduler+0xdc>)
 8000aa6:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8000aaa:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8000aac:	f000 f988 	bl	8000dc0 <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8000ab0:	4b0a      	ldr	r3, [pc, #40]	@ (8000adc <xPortStartScheduler+0xe0>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	601a      	str	r2, [r3, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8000ab6:	f7ff ff8f 	bl	80009d8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8000aba:	f001 f96f 	bl	8001d9c <vTaskSwitchContext>
    prvTaskExitError();
 8000abe:	f7ff ff45 	bl	800094c <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8000ac2:	2300      	movs	r3, #0
}
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	3710      	adds	r7, #16
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd80      	pop	{r7, pc}
 8000acc:	e000e400 	.word	0xe000e400
 8000ad0:	20000094 	.word	0x20000094
 8000ad4:	20000098 	.word	0x20000098
 8000ad8:	e000ed20 	.word	0xe000ed20
 8000adc:	20000000 	.word	0x20000000

08000ae0 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	b083      	sub	sp, #12
 8000ae4:	af00      	add	r7, sp, #0
        __asm volatile
 8000ae6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000aea:	f383 8811 	msr	BASEPRI, r3
 8000aee:	f3bf 8f6f 	isb	sy
 8000af2:	f3bf 8f4f 	dsb	sy
 8000af6:	607b      	str	r3, [r7, #4]
    }
 8000af8:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8000afa:	4b0f      	ldr	r3, [pc, #60]	@ (8000b38 <vPortEnterCritical+0x58>)
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	3301      	adds	r3, #1
 8000b00:	4a0d      	ldr	r2, [pc, #52]	@ (8000b38 <vPortEnterCritical+0x58>)
 8000b02:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8000b04:	4b0c      	ldr	r3, [pc, #48]	@ (8000b38 <vPortEnterCritical+0x58>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	2b01      	cmp	r3, #1
 8000b0a:	d110      	bne.n	8000b2e <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8000b0c:	4b0b      	ldr	r3, [pc, #44]	@ (8000b3c <vPortEnterCritical+0x5c>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	b2db      	uxtb	r3, r3
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d00b      	beq.n	8000b2e <vPortEnterCritical+0x4e>
        __asm volatile
 8000b16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000b1a:	f383 8811 	msr	BASEPRI, r3
 8000b1e:	f3bf 8f6f 	isb	sy
 8000b22:	f3bf 8f4f 	dsb	sy
 8000b26:	603b      	str	r3, [r7, #0]
    }
 8000b28:	bf00      	nop
 8000b2a:	bf00      	nop
 8000b2c:	e7fd      	b.n	8000b2a <vPortEnterCritical+0x4a>
    }
}
 8000b2e:	bf00      	nop
 8000b30:	370c      	adds	r7, #12
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bc80      	pop	{r7}
 8000b36:	4770      	bx	lr
 8000b38:	20000000 	.word	0x20000000
 8000b3c:	e000ed04 	.word	0xe000ed04

08000b40 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8000b40:	b480      	push	{r7}
 8000b42:	b083      	sub	sp, #12
 8000b44:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8000b46:	4b12      	ldr	r3, [pc, #72]	@ (8000b90 <vPortExitCritical+0x50>)
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d10b      	bne.n	8000b66 <vPortExitCritical+0x26>
        __asm volatile
 8000b4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000b52:	f383 8811 	msr	BASEPRI, r3
 8000b56:	f3bf 8f6f 	isb	sy
 8000b5a:	f3bf 8f4f 	dsb	sy
 8000b5e:	607b      	str	r3, [r7, #4]
    }
 8000b60:	bf00      	nop
 8000b62:	bf00      	nop
 8000b64:	e7fd      	b.n	8000b62 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8000b66:	4b0a      	ldr	r3, [pc, #40]	@ (8000b90 <vPortExitCritical+0x50>)
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	3b01      	subs	r3, #1
 8000b6c:	4a08      	ldr	r2, [pc, #32]	@ (8000b90 <vPortExitCritical+0x50>)
 8000b6e:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8000b70:	4b07      	ldr	r3, [pc, #28]	@ (8000b90 <vPortExitCritical+0x50>)
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d105      	bne.n	8000b84 <vPortExitCritical+0x44>
 8000b78:	2300      	movs	r3, #0
 8000b7a:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8000b7c:	683b      	ldr	r3, [r7, #0]
 8000b7e:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8000b82:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8000b84:	bf00      	nop
 8000b86:	370c      	adds	r7, #12
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bc80      	pop	{r7}
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop
 8000b90:	20000000 	.word	0x20000000
	...

08000ba0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8000ba0:	f3ef 8009 	mrs	r0, PSP
 8000ba4:	f3bf 8f6f 	isb	sy
 8000ba8:	4b0d      	ldr	r3, [pc, #52]	@ (8000be0 <pxCurrentTCBConst>)
 8000baa:	681a      	ldr	r2, [r3, #0]
 8000bac:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8000bb0:	6010      	str	r0, [r2, #0]
 8000bb2:	e92d 4008 	stmdb	sp!, {r3, lr}
 8000bb6:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8000bba:	f380 8811 	msr	BASEPRI, r0
 8000bbe:	f001 f8ed 	bl	8001d9c <vTaskSwitchContext>
 8000bc2:	f04f 0000 	mov.w	r0, #0
 8000bc6:	f380 8811 	msr	BASEPRI, r0
 8000bca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000bce:	6819      	ldr	r1, [r3, #0]
 8000bd0:	6808      	ldr	r0, [r1, #0]
 8000bd2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8000bd6:	f380 8809 	msr	PSP, r0
 8000bda:	f3bf 8f6f 	isb	sy
 8000bde:	4770      	bx	lr

08000be0 <pxCurrentTCBConst>:
 8000be0:	200000dc 	.word	0x200000dc
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8000be4:	bf00      	nop
 8000be6:	bf00      	nop

08000be8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b082      	sub	sp, #8
 8000bec:	af00      	add	r7, sp, #0
        __asm volatile
 8000bee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000bf2:	f383 8811 	msr	BASEPRI, r3
 8000bf6:	f3bf 8f6f 	isb	sy
 8000bfa:	f3bf 8f4f 	dsb	sy
 8000bfe:	607b      	str	r3, [r7, #4]
    }
 8000c00:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8000c02:	f000 ffb3 	bl	8001b6c <xTaskIncrementTick>
 8000c06:	4603      	mov	r3, r0
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d003      	beq.n	8000c14 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8000c0c:	4b06      	ldr	r3, [pc, #24]	@ (8000c28 <SysTick_Handler+0x40>)
 8000c0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000c12:	601a      	str	r2, [r3, #0]
 8000c14:	2300      	movs	r3, #0
 8000c16:	603b      	str	r3, [r7, #0]
        __asm volatile
 8000c18:	683b      	ldr	r3, [r7, #0]
 8000c1a:	f383 8811 	msr	BASEPRI, r3
    }
 8000c1e:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8000c20:	bf00      	nop
 8000c22:	3708      	adds	r7, #8
 8000c24:	46bd      	mov	sp, r7
 8000c26:	bd80      	pop	{r7, pc}
 8000c28:	e000ed04 	.word	0xe000ed04

08000c2c <vPortSuppressTicksAndSleep>:
/*-----------------------------------------------------------*/

#if ( configUSE_TICKLESS_IDLE == 1 )

    __attribute__( ( weak ) ) void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )
    {
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b088      	sub	sp, #32
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
        uint32_t ulReloadValue, ulCompleteTickPeriods, ulCompletedSysTickDecrements, ulSysTickDecrementsLeft;
        TickType_t xModifiableIdleTime;

        /* Make sure the SysTick reload value does not overflow the counter. */
        if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
 8000c34:	4b5b      	ldr	r3, [pc, #364]	@ (8000da4 <vPortSuppressTicksAndSleep+0x178>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	687a      	ldr	r2, [r7, #4]
 8000c3a:	429a      	cmp	r2, r3
 8000c3c:	d902      	bls.n	8000c44 <vPortSuppressTicksAndSleep+0x18>
        {
            xExpectedIdleTime = xMaximumPossibleSuppressedTicks;
 8000c3e:	4b59      	ldr	r3, [pc, #356]	@ (8000da4 <vPortSuppressTicksAndSleep+0x178>)
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	607b      	str	r3, [r7, #4]
        }

        /* Enter a critical section but don't use the taskENTER_CRITICAL()
         * method as that will mask interrupts that should exit sleep mode. */
        __asm volatile ( "cpsid i" ::: "memory" );
 8000c44:	b672      	cpsid	i
        __asm volatile ( "dsb" );
 8000c46:	f3bf 8f4f 	dsb	sy
        __asm volatile ( "isb" );
 8000c4a:	f3bf 8f6f 	isb	sy

        /* If a context switch is pending or a task is waiting for the scheduler
         * to be unsuspended then abandon the low power entry. */
        if( eTaskConfirmSleepModeStatus() == eAbortSleep )
 8000c4e:	f001 fb11 	bl	8002274 <eTaskConfirmSleepModeStatus>
 8000c52:	4603      	mov	r3, r0
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d101      	bne.n	8000c5c <vPortSuppressTicksAndSleep+0x30>
        {
            /* Re-enable interrupts - see comments above the cpsid instruction
             * above. */
            __asm volatile ( "cpsie i" ::: "memory" );
 8000c58:	b662      	cpsie	i
            vTaskStepTick( ulCompleteTickPeriods );

            /* Exit with interrupts enabled. */
            __asm volatile ( "cpsie i" ::: "memory" );
        }
    }
 8000c5a:	e09e      	b.n	8000d9a <vPortSuppressTicksAndSleep+0x16e>
            portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT );
 8000c5c:	4b52      	ldr	r3, [pc, #328]	@ (8000da8 <vPortSuppressTicksAndSleep+0x17c>)
 8000c5e:	2206      	movs	r2, #6
 8000c60:	601a      	str	r2, [r3, #0]
            ulSysTickDecrementsLeft = portNVIC_SYSTICK_CURRENT_VALUE_REG;
 8000c62:	4b52      	ldr	r3, [pc, #328]	@ (8000dac <vPortSuppressTicksAndSleep+0x180>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	617b      	str	r3, [r7, #20]
            if( ulSysTickDecrementsLeft == 0 )
 8000c68:	697b      	ldr	r3, [r7, #20]
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d102      	bne.n	8000c74 <vPortSuppressTicksAndSleep+0x48>
                ulSysTickDecrementsLeft = ulTimerCountsForOneTick;
 8000c6e:	4b50      	ldr	r3, [pc, #320]	@ (8000db0 <vPortSuppressTicksAndSleep+0x184>)
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	617b      	str	r3, [r7, #20]
            ulReloadValue = ulSysTickDecrementsLeft + ( ulTimerCountsForOneTick * ( xExpectedIdleTime - 1UL ) );
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	3b01      	subs	r3, #1
 8000c78:	4a4d      	ldr	r2, [pc, #308]	@ (8000db0 <vPortSuppressTicksAndSleep+0x184>)
 8000c7a:	6812      	ldr	r2, [r2, #0]
 8000c7c:	fb02 f303 	mul.w	r3, r2, r3
 8000c80:	697a      	ldr	r2, [r7, #20]
 8000c82:	4413      	add	r3, r2
 8000c84:	61fb      	str	r3, [r7, #28]
            if( ( portNVIC_INT_CTRL_REG & portNVIC_PEND_SYSTICK_SET_BIT ) != 0 )
 8000c86:	4b4b      	ldr	r3, [pc, #300]	@ (8000db4 <vPortSuppressTicksAndSleep+0x188>)
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d008      	beq.n	8000ca4 <vPortSuppressTicksAndSleep+0x78>
                portNVIC_INT_CTRL_REG = portNVIC_PEND_SYSTICK_CLEAR_BIT;
 8000c92:	4b48      	ldr	r3, [pc, #288]	@ (8000db4 <vPortSuppressTicksAndSleep+0x188>)
 8000c94:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000c98:	601a      	str	r2, [r3, #0]
                ulReloadValue -= ulTimerCountsForOneTick;
 8000c9a:	4b45      	ldr	r3, [pc, #276]	@ (8000db0 <vPortSuppressTicksAndSleep+0x184>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	69fa      	ldr	r2, [r7, #28]
 8000ca0:	1ad3      	subs	r3, r2, r3
 8000ca2:	61fb      	str	r3, [r7, #28]
            if( ulReloadValue > ulStoppedTimerCompensation )
 8000ca4:	4b44      	ldr	r3, [pc, #272]	@ (8000db8 <vPortSuppressTicksAndSleep+0x18c>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	69fa      	ldr	r2, [r7, #28]
 8000caa:	429a      	cmp	r2, r3
 8000cac:	d904      	bls.n	8000cb8 <vPortSuppressTicksAndSleep+0x8c>
                ulReloadValue -= ulStoppedTimerCompensation;
 8000cae:	4b42      	ldr	r3, [pc, #264]	@ (8000db8 <vPortSuppressTicksAndSleep+0x18c>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	69fa      	ldr	r2, [r7, #28]
 8000cb4:	1ad3      	subs	r3, r2, r3
 8000cb6:	61fb      	str	r3, [r7, #28]
            portNVIC_SYSTICK_LOAD_REG = ulReloadValue;
 8000cb8:	4a40      	ldr	r2, [pc, #256]	@ (8000dbc <vPortSuppressTicksAndSleep+0x190>)
 8000cba:	69fb      	ldr	r3, [r7, #28]
 8000cbc:	6013      	str	r3, [r2, #0]
            portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8000cbe:	4b3b      	ldr	r3, [pc, #236]	@ (8000dac <vPortSuppressTicksAndSleep+0x180>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	601a      	str	r2, [r3, #0]
            portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 8000cc4:	4b38      	ldr	r3, [pc, #224]	@ (8000da8 <vPortSuppressTicksAndSleep+0x17c>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	4a37      	ldr	r2, [pc, #220]	@ (8000da8 <vPortSuppressTicksAndSleep+0x17c>)
 8000cca:	f043 0301 	orr.w	r3, r3, #1
 8000cce:	6013      	str	r3, [r2, #0]
            xModifiableIdleTime = xExpectedIdleTime;
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	60fb      	str	r3, [r7, #12]
            if( xModifiableIdleTime > 0 )
 8000cd4:	68fb      	ldr	r3, [r7, #12]
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d004      	beq.n	8000ce4 <vPortSuppressTicksAndSleep+0xb8>
                __asm volatile ( "dsb" ::: "memory" );
 8000cda:	f3bf 8f4f 	dsb	sy
                __asm volatile ( "wfi" );
 8000cde:	bf30      	wfi
                __asm volatile ( "isb" );
 8000ce0:	f3bf 8f6f 	isb	sy
            __asm volatile ( "cpsie i" ::: "memory" );
 8000ce4:	b662      	cpsie	i
            __asm volatile ( "dsb" );
 8000ce6:	f3bf 8f4f 	dsb	sy
            __asm volatile ( "isb" );
 8000cea:	f3bf 8f6f 	isb	sy
            __asm volatile ( "cpsid i" ::: "memory" );
 8000cee:	b672      	cpsid	i
            __asm volatile ( "dsb" );
 8000cf0:	f3bf 8f4f 	dsb	sy
            __asm volatile ( "isb" );
 8000cf4:	f3bf 8f6f 	isb	sy
            portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT );
 8000cf8:	4b2b      	ldr	r3, [pc, #172]	@ (8000da8 <vPortSuppressTicksAndSleep+0x17c>)
 8000cfa:	2206      	movs	r2, #6
 8000cfc:	601a      	str	r2, [r3, #0]
            if( ( portNVIC_SYSTICK_CTRL_REG & portNVIC_SYSTICK_COUNT_FLAG_BIT ) != 0 )
 8000cfe:	4b2a      	ldr	r3, [pc, #168]	@ (8000da8 <vPortSuppressTicksAndSleep+0x17c>)
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d01d      	beq.n	8000d46 <vPortSuppressTicksAndSleep+0x11a>
                ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL ) - ( ulReloadValue - portNVIC_SYSTICK_CURRENT_VALUE_REG );
 8000d0a:	4b29      	ldr	r3, [pc, #164]	@ (8000db0 <vPortSuppressTicksAndSleep+0x184>)
 8000d0c:	681a      	ldr	r2, [r3, #0]
 8000d0e:	4b27      	ldr	r3, [pc, #156]	@ (8000dac <vPortSuppressTicksAndSleep+0x180>)
 8000d10:	6819      	ldr	r1, [r3, #0]
 8000d12:	69fb      	ldr	r3, [r7, #28]
 8000d14:	1acb      	subs	r3, r1, r3
 8000d16:	4413      	add	r3, r2
 8000d18:	3b01      	subs	r3, #1
 8000d1a:	613b      	str	r3, [r7, #16]
                if( ( ulCalculatedLoadValue <= ulStoppedTimerCompensation ) || ( ulCalculatedLoadValue > ulTimerCountsForOneTick ) )
 8000d1c:	4b26      	ldr	r3, [pc, #152]	@ (8000db8 <vPortSuppressTicksAndSleep+0x18c>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	693a      	ldr	r2, [r7, #16]
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d904      	bls.n	8000d30 <vPortSuppressTicksAndSleep+0x104>
 8000d26:	4b22      	ldr	r3, [pc, #136]	@ (8000db0 <vPortSuppressTicksAndSleep+0x184>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	693a      	ldr	r2, [r7, #16]
 8000d2c:	429a      	cmp	r2, r3
 8000d2e:	d903      	bls.n	8000d38 <vPortSuppressTicksAndSleep+0x10c>
                    ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL );
 8000d30:	4b1f      	ldr	r3, [pc, #124]	@ (8000db0 <vPortSuppressTicksAndSleep+0x184>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	3b01      	subs	r3, #1
 8000d36:	613b      	str	r3, [r7, #16]
                portNVIC_SYSTICK_LOAD_REG = ulCalculatedLoadValue;
 8000d38:	4a20      	ldr	r2, [pc, #128]	@ (8000dbc <vPortSuppressTicksAndSleep+0x190>)
 8000d3a:	693b      	ldr	r3, [r7, #16]
 8000d3c:	6013      	str	r3, [r2, #0]
                ulCompleteTickPeriods = xExpectedIdleTime - 1UL;
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	3b01      	subs	r3, #1
 8000d42:	61bb      	str	r3, [r7, #24]
 8000d44:	e01a      	b.n	8000d7c <vPortSuppressTicksAndSleep+0x150>
                ulSysTickDecrementsLeft = portNVIC_SYSTICK_CURRENT_VALUE_REG;
 8000d46:	4b19      	ldr	r3, [pc, #100]	@ (8000dac <vPortSuppressTicksAndSleep+0x180>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	617b      	str	r3, [r7, #20]
                ulCompletedSysTickDecrements = ( xExpectedIdleTime * ulTimerCountsForOneTick ) - ulSysTickDecrementsLeft;
 8000d4c:	4b18      	ldr	r3, [pc, #96]	@ (8000db0 <vPortSuppressTicksAndSleep+0x184>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	687a      	ldr	r2, [r7, #4]
 8000d52:	fb03 f202 	mul.w	r2, r3, r2
 8000d56:	697b      	ldr	r3, [r7, #20]
 8000d58:	1ad3      	subs	r3, r2, r3
 8000d5a:	60bb      	str	r3, [r7, #8]
                ulCompleteTickPeriods = ulCompletedSysTickDecrements / ulTimerCountsForOneTick;
 8000d5c:	4b14      	ldr	r3, [pc, #80]	@ (8000db0 <vPortSuppressTicksAndSleep+0x184>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	68ba      	ldr	r2, [r7, #8]
 8000d62:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d66:	61bb      	str	r3, [r7, #24]
                portNVIC_SYSTICK_LOAD_REG = ( ( ulCompleteTickPeriods + 1UL ) * ulTimerCountsForOneTick ) - ulCompletedSysTickDecrements;
 8000d68:	69bb      	ldr	r3, [r7, #24]
 8000d6a:	3301      	adds	r3, #1
 8000d6c:	4a10      	ldr	r2, [pc, #64]	@ (8000db0 <vPortSuppressTicksAndSleep+0x184>)
 8000d6e:	6812      	ldr	r2, [r2, #0]
 8000d70:	fb03 f202 	mul.w	r2, r3, r2
 8000d74:	4911      	ldr	r1, [pc, #68]	@ (8000dbc <vPortSuppressTicksAndSleep+0x190>)
 8000d76:	68bb      	ldr	r3, [r7, #8]
 8000d78:	1ad3      	subs	r3, r2, r3
 8000d7a:	600b      	str	r3, [r1, #0]
            portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8000d7c:	4b0b      	ldr	r3, [pc, #44]	@ (8000dac <vPortSuppressTicksAndSleep+0x180>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	601a      	str	r2, [r3, #0]
            portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 8000d82:	4b09      	ldr	r3, [pc, #36]	@ (8000da8 <vPortSuppressTicksAndSleep+0x17c>)
 8000d84:	2207      	movs	r2, #7
 8000d86:	601a      	str	r2, [r3, #0]
                portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 8000d88:	4b09      	ldr	r3, [pc, #36]	@ (8000db0 <vPortSuppressTicksAndSleep+0x184>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	4a0b      	ldr	r2, [pc, #44]	@ (8000dbc <vPortSuppressTicksAndSleep+0x190>)
 8000d8e:	3b01      	subs	r3, #1
 8000d90:	6013      	str	r3, [r2, #0]
            vTaskStepTick( ulCompleteTickPeriods );
 8000d92:	69b8      	ldr	r0, [r7, #24]
 8000d94:	f000 fe8c 	bl	8001ab0 <vTaskStepTick>
            __asm volatile ( "cpsie i" ::: "memory" );
 8000d98:	b662      	cpsie	i
    }
 8000d9a:	bf00      	nop
 8000d9c:	3720      	adds	r7, #32
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bd80      	pop	{r7, pc}
 8000da2:	bf00      	nop
 8000da4:	2000008c 	.word	0x2000008c
 8000da8:	e000e010 	.word	0xe000e010
 8000dac:	e000e018 	.word	0xe000e018
 8000db0:	20000088 	.word	0x20000088
 8000db4:	e000ed04 	.word	0xe000ed04
 8000db8:	20000090 	.word	0x20000090
 8000dbc:	e000e014 	.word	0xe000e014

08000dc0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	af00      	add	r7, sp, #0
    /* Calculate the constants required to configure the tick interrupt. */
    #if ( configUSE_TICKLESS_IDLE == 1 )
    {
        ulTimerCountsForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
 8000dc4:	4b14      	ldr	r3, [pc, #80]	@ (8000e18 <vPortSetupTimerInterrupt+0x58>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	4a14      	ldr	r2, [pc, #80]	@ (8000e1c <vPortSetupTimerInterrupt+0x5c>)
 8000dca:	fba2 2303 	umull	r2, r3, r2, r3
 8000dce:	099b      	lsrs	r3, r3, #6
 8000dd0:	4a13      	ldr	r2, [pc, #76]	@ (8000e20 <vPortSetupTimerInterrupt+0x60>)
 8000dd2:	6013      	str	r3, [r2, #0]
        xMaximumPossibleSuppressedTicks = portMAX_24_BIT_NUMBER / ulTimerCountsForOneTick;
 8000dd4:	4b12      	ldr	r3, [pc, #72]	@ (8000e20 <vPortSetupTimerInterrupt+0x60>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 8000ddc:	fbb2 f3f3 	udiv	r3, r2, r3
 8000de0:	4a10      	ldr	r2, [pc, #64]	@ (8000e24 <vPortSetupTimerInterrupt+0x64>)
 8000de2:	6013      	str	r3, [r2, #0]
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 8000de4:	4b10      	ldr	r3, [pc, #64]	@ (8000e28 <vPortSetupTimerInterrupt+0x68>)
 8000de6:	225e      	movs	r2, #94	@ 0x5e
 8000de8:	601a      	str	r2, [r3, #0]
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8000dea:	4b10      	ldr	r3, [pc, #64]	@ (8000e2c <vPortSetupTimerInterrupt+0x6c>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8000df0:	4b0f      	ldr	r3, [pc, #60]	@ (8000e30 <vPortSetupTimerInterrupt+0x70>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8000df6:	4b08      	ldr	r3, [pc, #32]	@ (8000e18 <vPortSetupTimerInterrupt+0x58>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	4a08      	ldr	r2, [pc, #32]	@ (8000e1c <vPortSetupTimerInterrupt+0x5c>)
 8000dfc:	fba2 2303 	umull	r2, r3, r2, r3
 8000e00:	099b      	lsrs	r3, r3, #6
 8000e02:	4a0c      	ldr	r2, [pc, #48]	@ (8000e34 <vPortSetupTimerInterrupt+0x74>)
 8000e04:	3b01      	subs	r3, #1
 8000e06:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8000e08:	4b08      	ldr	r3, [pc, #32]	@ (8000e2c <vPortSetupTimerInterrupt+0x6c>)
 8000e0a:	2207      	movs	r2, #7
 8000e0c:	601a      	str	r2, [r3, #0]
}
 8000e0e:	bf00      	nop
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bc80      	pop	{r7}
 8000e14:	4770      	bx	lr
 8000e16:	bf00      	nop
 8000e18:	20000004 	.word	0x20000004
 8000e1c:	10624dd3 	.word	0x10624dd3
 8000e20:	20000088 	.word	0x20000088
 8000e24:	2000008c 	.word	0x2000008c
 8000e28:	20000090 	.word	0x20000090
 8000e2c:	e000e010 	.word	0xe000e010
 8000e30:	e000e018 	.word	0xe000e018
 8000e34:	e000e014 	.word	0xe000e014

08000e38 <xQueueGenericReset>:
    }
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b086      	sub	sp, #24
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
 8000e40:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8000e42:	2301      	movs	r3, #1
 8000e44:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 8000e4a:	693b      	ldr	r3, [r7, #16]
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d10b      	bne.n	8000e68 <xQueueGenericReset+0x30>
        __asm volatile
 8000e50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000e54:	f383 8811 	msr	BASEPRI, r3
 8000e58:	f3bf 8f6f 	isb	sy
 8000e5c:	f3bf 8f4f 	dsb	sy
 8000e60:	60fb      	str	r3, [r7, #12]
    }
 8000e62:	bf00      	nop
 8000e64:	bf00      	nop
 8000e66:	e7fd      	b.n	8000e64 <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 8000e68:	693b      	ldr	r3, [r7, #16]
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d05d      	beq.n	8000f2a <xQueueGenericReset+0xf2>
        ( pxQueue->uxLength >= 1U ) &&
 8000e6e:	693b      	ldr	r3, [r7, #16]
 8000e70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d059      	beq.n	8000f2a <xQueueGenericReset+0xf2>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8000e76:	693b      	ldr	r3, [r7, #16]
 8000e78:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e7a:	693b      	ldr	r3, [r7, #16]
 8000e7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000e7e:	2100      	movs	r1, #0
 8000e80:	fba3 2302 	umull	r2, r3, r3, r2
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d000      	beq.n	8000e8a <xQueueGenericReset+0x52>
 8000e88:	2101      	movs	r1, #1
 8000e8a:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d14c      	bne.n	8000f2a <xQueueGenericReset+0xf2>
    {
        taskENTER_CRITICAL();
 8000e90:	f7ff fe26 	bl	8000ae0 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8000e94:	693b      	ldr	r3, [r7, #16]
 8000e96:	681a      	ldr	r2, [r3, #0]
 8000e98:	693b      	ldr	r3, [r7, #16]
 8000e9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000e9c:	6939      	ldr	r1, [r7, #16]
 8000e9e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8000ea0:	fb01 f303 	mul.w	r3, r1, r3
 8000ea4:	441a      	add	r2, r3
 8000ea6:	693b      	ldr	r3, [r7, #16]
 8000ea8:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8000eaa:	693b      	ldr	r3, [r7, #16]
 8000eac:	2200      	movs	r2, #0
 8000eae:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8000eb0:	693b      	ldr	r3, [r7, #16]
 8000eb2:	681a      	ldr	r2, [r3, #0]
 8000eb4:	693b      	ldr	r3, [r7, #16]
 8000eb6:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8000eb8:	693b      	ldr	r3, [r7, #16]
 8000eba:	681a      	ldr	r2, [r3, #0]
 8000ebc:	693b      	ldr	r3, [r7, #16]
 8000ebe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000ec0:	3b01      	subs	r3, #1
 8000ec2:	6939      	ldr	r1, [r7, #16]
 8000ec4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8000ec6:	fb01 f303 	mul.w	r3, r1, r3
 8000eca:	441a      	add	r2, r3
 8000ecc:	693b      	ldr	r3, [r7, #16]
 8000ece:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8000ed0:	693b      	ldr	r3, [r7, #16]
 8000ed2:	22ff      	movs	r2, #255	@ 0xff
 8000ed4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8000ed8:	693b      	ldr	r3, [r7, #16]
 8000eda:	22ff      	movs	r2, #255	@ 0xff
 8000edc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d114      	bne.n	8000f10 <xQueueGenericReset+0xd8>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8000ee6:	693b      	ldr	r3, [r7, #16]
 8000ee8:	691b      	ldr	r3, [r3, #16]
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d01a      	beq.n	8000f24 <xQueueGenericReset+0xec>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000eee:	693b      	ldr	r3, [r7, #16]
 8000ef0:	3310      	adds	r3, #16
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f001 f81c 	bl	8001f30 <xTaskRemoveFromEventList>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d012      	beq.n	8000f24 <xQueueGenericReset+0xec>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8000efe:	4b16      	ldr	r3, [pc, #88]	@ (8000f58 <xQueueGenericReset+0x120>)
 8000f00:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000f04:	601a      	str	r2, [r3, #0]
 8000f06:	f3bf 8f4f 	dsb	sy
 8000f0a:	f3bf 8f6f 	isb	sy
 8000f0e:	e009      	b.n	8000f24 <xQueueGenericReset+0xec>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8000f10:	693b      	ldr	r3, [r7, #16]
 8000f12:	3310      	adds	r3, #16
 8000f14:	4618      	mov	r0, r3
 8000f16:	f7ff fc61 	bl	80007dc <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8000f1a:	693b      	ldr	r3, [r7, #16]
 8000f1c:	3324      	adds	r3, #36	@ 0x24
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f7ff fc5c 	bl	80007dc <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8000f24:	f7ff fe0c 	bl	8000b40 <vPortExitCritical>
 8000f28:	e001      	b.n	8000f2e <xQueueGenericReset+0xf6>
    }
    else
    {
        xReturn = pdFAIL;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 8000f2e:	697b      	ldr	r3, [r7, #20]
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d10b      	bne.n	8000f4c <xQueueGenericReset+0x114>
        __asm volatile
 8000f34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000f38:	f383 8811 	msr	BASEPRI, r3
 8000f3c:	f3bf 8f6f 	isb	sy
 8000f40:	f3bf 8f4f 	dsb	sy
 8000f44:	60bb      	str	r3, [r7, #8]
    }
 8000f46:	bf00      	nop
 8000f48:	bf00      	nop
 8000f4a:	e7fd      	b.n	8000f48 <xQueueGenericReset+0x110>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 8000f4c:	697b      	ldr	r3, [r7, #20]
}
 8000f4e:	4618      	mov	r0, r3
 8000f50:	3718      	adds	r7, #24
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	e000ed04 	.word	0xe000ed04

08000f5c <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b08a      	sub	sp, #40	@ 0x28
 8000f60:	af02      	add	r7, sp, #8
 8000f62:	60f8      	str	r0, [r7, #12]
 8000f64:	60b9      	str	r1, [r7, #8]
 8000f66:	4613      	mov	r3, r2
 8000f68:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d02e      	beq.n	8000fd2 <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8000f74:	2100      	movs	r1, #0
 8000f76:	68ba      	ldr	r2, [r7, #8]
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	fba3 2302 	umull	r2, r3, r3, r2
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d000      	beq.n	8000f84 <xQueueGenericCreate+0x28>
 8000f82:	2101      	movs	r1, #1
 8000f84:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d123      	bne.n	8000fd2 <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8000f8a:	68fb      	ldr	r3, [r7, #12]
 8000f8c:	68ba      	ldr	r2, [r7, #8]
 8000f8e:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8000f92:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 8000f96:	d81c      	bhi.n	8000fd2 <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	68ba      	ldr	r2, [r7, #8]
 8000f9c:	fb02 f303 	mul.w	r3, r2, r3
 8000fa0:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8000fa2:	69bb      	ldr	r3, [r7, #24]
 8000fa4:	3350      	adds	r3, #80	@ 0x50
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f7ff fbf4 	bl	8000794 <pvPortMalloc>
 8000fac:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 8000fae:	69fb      	ldr	r3, [r7, #28]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d01d      	beq.n	8000ff0 <xQueueGenericCreate+0x94>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8000fb4:	69fb      	ldr	r3, [r7, #28]
 8000fb6:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8000fb8:	697b      	ldr	r3, [r7, #20]
 8000fba:	3350      	adds	r3, #80	@ 0x50
 8000fbc:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8000fbe:	79fa      	ldrb	r2, [r7, #7]
 8000fc0:	69fb      	ldr	r3, [r7, #28]
 8000fc2:	9300      	str	r3, [sp, #0]
 8000fc4:	4613      	mov	r3, r2
 8000fc6:	697a      	ldr	r2, [r7, #20]
 8000fc8:	68b9      	ldr	r1, [r7, #8]
 8000fca:	68f8      	ldr	r0, [r7, #12]
 8000fcc:	f000 f815 	bl	8000ffa <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8000fd0:	e00e      	b.n	8000ff0 <xQueueGenericCreate+0x94>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8000fd2:	69fb      	ldr	r3, [r7, #28]
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d10b      	bne.n	8000ff0 <xQueueGenericCreate+0x94>
        __asm volatile
 8000fd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000fdc:	f383 8811 	msr	BASEPRI, r3
 8000fe0:	f3bf 8f6f 	isb	sy
 8000fe4:	f3bf 8f4f 	dsb	sy
 8000fe8:	613b      	str	r3, [r7, #16]
    }
 8000fea:	bf00      	nop
 8000fec:	bf00      	nop
 8000fee:	e7fd      	b.n	8000fec <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8000ff0:	69fb      	ldr	r3, [r7, #28]
    }
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	3720      	adds	r7, #32
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}

08000ffa <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8000ffa:	b580      	push	{r7, lr}
 8000ffc:	b084      	sub	sp, #16
 8000ffe:	af00      	add	r7, sp, #0
 8001000:	60f8      	str	r0, [r7, #12]
 8001002:	60b9      	str	r1, [r7, #8]
 8001004:	607a      	str	r2, [r7, #4]
 8001006:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8001008:	68bb      	ldr	r3, [r7, #8]
 800100a:	2b00      	cmp	r3, #0
 800100c:	d103      	bne.n	8001016 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800100e:	69bb      	ldr	r3, [r7, #24]
 8001010:	69ba      	ldr	r2, [r7, #24]
 8001012:	601a      	str	r2, [r3, #0]
 8001014:	e002      	b.n	800101c <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001016:	69bb      	ldr	r3, [r7, #24]
 8001018:	687a      	ldr	r2, [r7, #4]
 800101a:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 800101c:	69bb      	ldr	r3, [r7, #24]
 800101e:	68fa      	ldr	r2, [r7, #12]
 8001020:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8001022:	69bb      	ldr	r3, [r7, #24]
 8001024:	68ba      	ldr	r2, [r7, #8]
 8001026:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001028:	2101      	movs	r1, #1
 800102a:	69b8      	ldr	r0, [r7, #24]
 800102c:	f7ff ff04 	bl	8000e38 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8001030:	69bb      	ldr	r3, [r7, #24]
 8001032:	78fa      	ldrb	r2, [r7, #3]
 8001034:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8001038:	bf00      	nop
 800103a:	3710      	adds	r7, #16
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}

08001040 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b08c      	sub	sp, #48	@ 0x30
 8001044:	af00      	add	r7, sp, #0
 8001046:	60f8      	str	r0, [r7, #12]
 8001048:	60b9      	str	r1, [r7, #8]
 800104a:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 800104c:	2300      	movs	r3, #0
 800104e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8001054:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001056:	2b00      	cmp	r3, #0
 8001058:	d10b      	bne.n	8001072 <xQueueReceive+0x32>
        __asm volatile
 800105a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800105e:	f383 8811 	msr	BASEPRI, r3
 8001062:	f3bf 8f6f 	isb	sy
 8001066:	f3bf 8f4f 	dsb	sy
 800106a:	623b      	str	r3, [r7, #32]
    }
 800106c:	bf00      	nop
 800106e:	bf00      	nop
 8001070:	e7fd      	b.n	800106e <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001072:	68bb      	ldr	r3, [r7, #8]
 8001074:	2b00      	cmp	r3, #0
 8001076:	d103      	bne.n	8001080 <xQueueReceive+0x40>
 8001078:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800107a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800107c:	2b00      	cmp	r3, #0
 800107e:	d101      	bne.n	8001084 <xQueueReceive+0x44>
 8001080:	2301      	movs	r3, #1
 8001082:	e000      	b.n	8001086 <xQueueReceive+0x46>
 8001084:	2300      	movs	r3, #0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d10b      	bne.n	80010a2 <xQueueReceive+0x62>
        __asm volatile
 800108a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800108e:	f383 8811 	msr	BASEPRI, r3
 8001092:	f3bf 8f6f 	isb	sy
 8001096:	f3bf 8f4f 	dsb	sy
 800109a:	61fb      	str	r3, [r7, #28]
    }
 800109c:	bf00      	nop
 800109e:	bf00      	nop
 80010a0:	e7fd      	b.n	800109e <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80010a2:	f001 f9b5 	bl	8002410 <xTaskGetSchedulerState>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d102      	bne.n	80010b2 <xQueueReceive+0x72>
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d101      	bne.n	80010b6 <xQueueReceive+0x76>
 80010b2:	2301      	movs	r3, #1
 80010b4:	e000      	b.n	80010b8 <xQueueReceive+0x78>
 80010b6:	2300      	movs	r3, #0
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d10b      	bne.n	80010d4 <xQueueReceive+0x94>
        __asm volatile
 80010bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80010c0:	f383 8811 	msr	BASEPRI, r3
 80010c4:	f3bf 8f6f 	isb	sy
 80010c8:	f3bf 8f4f 	dsb	sy
 80010cc:	61bb      	str	r3, [r7, #24]
    }
 80010ce:	bf00      	nop
 80010d0:	bf00      	nop
 80010d2:	e7fd      	b.n	80010d0 <xQueueReceive+0x90>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80010d4:	f7ff fd04 	bl	8000ae0 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80010d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80010dc:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80010de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d01f      	beq.n	8001124 <xQueueReceive+0xe4>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 80010e4:	68b9      	ldr	r1, [r7, #8]
 80010e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80010e8:	f000 f88c 	bl	8001204 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80010ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010ee:	1e5a      	subs	r2, r3, #1
 80010f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010f2:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80010f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010f6:	691b      	ldr	r3, [r3, #16]
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d00f      	beq.n	800111c <xQueueReceive+0xdc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80010fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010fe:	3310      	adds	r3, #16
 8001100:	4618      	mov	r0, r3
 8001102:	f000 ff15 	bl	8001f30 <xTaskRemoveFromEventList>
 8001106:	4603      	mov	r3, r0
 8001108:	2b00      	cmp	r3, #0
 800110a:	d007      	beq.n	800111c <xQueueReceive+0xdc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 800110c:	4b3c      	ldr	r3, [pc, #240]	@ (8001200 <xQueueReceive+0x1c0>)
 800110e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001112:	601a      	str	r2, [r3, #0]
 8001114:	f3bf 8f4f 	dsb	sy
 8001118:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 800111c:	f7ff fd10 	bl	8000b40 <vPortExitCritical>
                return pdPASS;
 8001120:	2301      	movs	r3, #1
 8001122:	e069      	b.n	80011f8 <xQueueReceive+0x1b8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	2b00      	cmp	r3, #0
 8001128:	d103      	bne.n	8001132 <xQueueReceive+0xf2>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 800112a:	f7ff fd09 	bl	8000b40 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 800112e:	2300      	movs	r3, #0
 8001130:	e062      	b.n	80011f8 <xQueueReceive+0x1b8>
                }
                else if( xEntryTimeSet == pdFALSE )
 8001132:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001134:	2b00      	cmp	r3, #0
 8001136:	d106      	bne.n	8001146 <xQueueReceive+0x106>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8001138:	f107 0310 	add.w	r3, r7, #16
 800113c:	4618      	mov	r0, r3
 800113e:	f000 ffcf 	bl	80020e0 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8001142:	2301      	movs	r3, #1
 8001144:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8001146:	f7ff fcfb 	bl	8000b40 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800114a:	f000 fb61 	bl	8001810 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800114e:	f7ff fcc7 	bl	8000ae0 <vPortEnterCritical>
 8001152:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001154:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001158:	b25b      	sxtb	r3, r3
 800115a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800115e:	d103      	bne.n	8001168 <xQueueReceive+0x128>
 8001160:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001162:	2200      	movs	r2, #0
 8001164:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001168:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800116a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800116e:	b25b      	sxtb	r3, r3
 8001170:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001174:	d103      	bne.n	800117e <xQueueReceive+0x13e>
 8001176:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001178:	2200      	movs	r2, #0
 800117a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800117e:	f7ff fcdf 	bl	8000b40 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001182:	1d3a      	adds	r2, r7, #4
 8001184:	f107 0310 	add.w	r3, r7, #16
 8001188:	4611      	mov	r1, r2
 800118a:	4618      	mov	r0, r3
 800118c:	f000 ffbe 	bl	800210c <xTaskCheckForTimeOut>
 8001190:	4603      	mov	r3, r0
 8001192:	2b00      	cmp	r3, #0
 8001194:	d123      	bne.n	80011de <xQueueReceive+0x19e>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001196:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001198:	f000 f8ac 	bl	80012f4 <prvIsQueueEmpty>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d017      	beq.n	80011d2 <xQueueReceive+0x192>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80011a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80011a4:	3324      	adds	r3, #36	@ 0x24
 80011a6:	687a      	ldr	r2, [r7, #4]
 80011a8:	4611      	mov	r1, r2
 80011aa:	4618      	mov	r0, r3
 80011ac:	f000 fe54 	bl	8001e58 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 80011b0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80011b2:	f000 f84d 	bl	8001250 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 80011b6:	f000 fb6f 	bl	8001898 <xTaskResumeAll>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d189      	bne.n	80010d4 <xQueueReceive+0x94>
                {
                    portYIELD_WITHIN_API();
 80011c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001200 <xQueueReceive+0x1c0>)
 80011c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80011c6:	601a      	str	r2, [r3, #0]
 80011c8:	f3bf 8f4f 	dsb	sy
 80011cc:	f3bf 8f6f 	isb	sy
 80011d0:	e780      	b.n	80010d4 <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 80011d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80011d4:	f000 f83c 	bl	8001250 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80011d8:	f000 fb5e 	bl	8001898 <xTaskResumeAll>
 80011dc:	e77a      	b.n	80010d4 <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 80011de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80011e0:	f000 f836 	bl	8001250 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80011e4:	f000 fb58 	bl	8001898 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80011e8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80011ea:	f000 f883 	bl	80012f4 <prvIsQueueEmpty>
 80011ee:	4603      	mov	r3, r0
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	f43f af6f 	beq.w	80010d4 <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 80011f6:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 80011f8:	4618      	mov	r0, r3
 80011fa:	3730      	adds	r7, #48	@ 0x30
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	e000ed04 	.word	0xe000ed04

08001204 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b082      	sub	sp, #8
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
 800120c:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001212:	2b00      	cmp	r3, #0
 8001214:	d018      	beq.n	8001248 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	68da      	ldr	r2, [r3, #12]
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800121e:	441a      	add	r2, r3
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	68da      	ldr	r2, [r3, #12]
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	689b      	ldr	r3, [r3, #8]
 800122c:	429a      	cmp	r2, r3
 800122e:	d303      	bcc.n	8001238 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681a      	ldr	r2, [r3, #0]
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	68d9      	ldr	r1, [r3, #12]
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001240:	461a      	mov	r2, r3
 8001242:	6838      	ldr	r0, [r7, #0]
 8001244:	f004 fd21 	bl	8005c8a <memcpy>
    }
}
 8001248:	bf00      	nop
 800124a:	3708      	adds	r7, #8
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}

08001250 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b084      	sub	sp, #16
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8001258:	f7ff fc42 	bl	8000ae0 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8001262:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8001264:	e011      	b.n	800128a <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800126a:	2b00      	cmp	r3, #0
 800126c:	d012      	beq.n	8001294 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	3324      	adds	r3, #36	@ 0x24
 8001272:	4618      	mov	r0, r3
 8001274:	f000 fe5c 	bl	8001f30 <xTaskRemoveFromEventList>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	d001      	beq.n	8001282 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 800127e:	f000 ffad 	bl	80021dc <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8001282:	7bfb      	ldrb	r3, [r7, #15]
 8001284:	3b01      	subs	r3, #1
 8001286:	b2db      	uxtb	r3, r3
 8001288:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800128a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800128e:	2b00      	cmp	r3, #0
 8001290:	dce9      	bgt.n	8001266 <prvUnlockQueue+0x16>
 8001292:	e000      	b.n	8001296 <prvUnlockQueue+0x46>
                    break;
 8001294:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	22ff      	movs	r2, #255	@ 0xff
 800129a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 800129e:	f7ff fc4f 	bl	8000b40 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 80012a2:	f7ff fc1d 	bl	8000ae0 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80012ac:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 80012ae:	e011      	b.n	80012d4 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	691b      	ldr	r3, [r3, #16]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d012      	beq.n	80012de <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	3310      	adds	r3, #16
 80012bc:	4618      	mov	r0, r3
 80012be:	f000 fe37 	bl	8001f30 <xTaskRemoveFromEventList>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d001      	beq.n	80012cc <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 80012c8:	f000 ff88 	bl	80021dc <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 80012cc:	7bbb      	ldrb	r3, [r7, #14]
 80012ce:	3b01      	subs	r3, #1
 80012d0:	b2db      	uxtb	r3, r3
 80012d2:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 80012d4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	dce9      	bgt.n	80012b0 <prvUnlockQueue+0x60>
 80012dc:	e000      	b.n	80012e0 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 80012de:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	22ff      	movs	r2, #255	@ 0xff
 80012e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 80012e8:	f7ff fc2a 	bl	8000b40 <vPortExitCritical>
}
 80012ec:	bf00      	nop
 80012ee:	3710      	adds	r7, #16
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}

080012f4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b084      	sub	sp, #16
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80012fc:	f7ff fbf0 	bl	8000ae0 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001304:	2b00      	cmp	r3, #0
 8001306:	d102      	bne.n	800130e <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8001308:	2301      	movs	r3, #1
 800130a:	60fb      	str	r3, [r7, #12]
 800130c:	e001      	b.n	8001312 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 800130e:	2300      	movs	r3, #0
 8001310:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8001312:	f7ff fc15 	bl	8000b40 <vPortExitCritical>

    return xReturn;
 8001316:	68fb      	ldr	r3, [r7, #12]
}
 8001318:	4618      	mov	r0, r3
 800131a:	3710      	adds	r7, #16
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}

08001320 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8001320:	b480      	push	{r7}
 8001322:	b087      	sub	sp, #28
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
 8001328:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 800132a:	2300      	movs	r3, #0
 800132c:	613b      	str	r3, [r7, #16]

        configASSERT( xQueue );
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	2b00      	cmp	r3, #0
 8001332:	d10b      	bne.n	800134c <vQueueAddToRegistry+0x2c>
        __asm volatile
 8001334:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001338:	f383 8811 	msr	BASEPRI, r3
 800133c:	f3bf 8f6f 	isb	sy
 8001340:	f3bf 8f4f 	dsb	sy
 8001344:	60fb      	str	r3, [r7, #12]
    }
 8001346:	bf00      	nop
 8001348:	bf00      	nop
 800134a:	e7fd      	b.n	8001348 <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	2b00      	cmp	r3, #0
 8001350:	d024      	beq.n	800139c <vQueueAddToRegistry+0x7c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001352:	2300      	movs	r3, #0
 8001354:	617b      	str	r3, [r7, #20]
 8001356:	e01e      	b.n	8001396 <vQueueAddToRegistry+0x76>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8001358:	4a17      	ldr	r2, [pc, #92]	@ (80013b8 <vQueueAddToRegistry+0x98>)
 800135a:	697b      	ldr	r3, [r7, #20]
 800135c:	00db      	lsls	r3, r3, #3
 800135e:	4413      	add	r3, r2
 8001360:	685b      	ldr	r3, [r3, #4]
 8001362:	687a      	ldr	r2, [r7, #4]
 8001364:	429a      	cmp	r2, r3
 8001366:	d105      	bne.n	8001374 <vQueueAddToRegistry+0x54>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8001368:	697b      	ldr	r3, [r7, #20]
 800136a:	00db      	lsls	r3, r3, #3
 800136c:	4a12      	ldr	r2, [pc, #72]	@ (80013b8 <vQueueAddToRegistry+0x98>)
 800136e:	4413      	add	r3, r2
 8001370:	613b      	str	r3, [r7, #16]
                    break;
 8001372:	e013      	b.n	800139c <vQueueAddToRegistry+0x7c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8001374:	693b      	ldr	r3, [r7, #16]
 8001376:	2b00      	cmp	r3, #0
 8001378:	d10a      	bne.n	8001390 <vQueueAddToRegistry+0x70>
 800137a:	4a0f      	ldr	r2, [pc, #60]	@ (80013b8 <vQueueAddToRegistry+0x98>)
 800137c:	697b      	ldr	r3, [r7, #20]
 800137e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d104      	bne.n	8001390 <vQueueAddToRegistry+0x70>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8001386:	697b      	ldr	r3, [r7, #20]
 8001388:	00db      	lsls	r3, r3, #3
 800138a:	4a0b      	ldr	r2, [pc, #44]	@ (80013b8 <vQueueAddToRegistry+0x98>)
 800138c:	4413      	add	r3, r2
 800138e:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001390:	697b      	ldr	r3, [r7, #20]
 8001392:	3301      	adds	r3, #1
 8001394:	617b      	str	r3, [r7, #20]
 8001396:	697b      	ldr	r3, [r7, #20]
 8001398:	2b07      	cmp	r3, #7
 800139a:	d9dd      	bls.n	8001358 <vQueueAddToRegistry+0x38>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 800139c:	693b      	ldr	r3, [r7, #16]
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d005      	beq.n	80013ae <vQueueAddToRegistry+0x8e>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 80013a2:	693b      	ldr	r3, [r7, #16]
 80013a4:	683a      	ldr	r2, [r7, #0]
 80013a6:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 80013a8:	693b      	ldr	r3, [r7, #16]
 80013aa:	687a      	ldr	r2, [r7, #4]
 80013ac:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }
    }
 80013ae:	bf00      	nop
 80013b0:	371c      	adds	r7, #28
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bc80      	pop	{r7}
 80013b6:	4770      	bx	lr
 80013b8:	2000009c 	.word	0x2000009c

080013bc <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 80013bc:	b580      	push	{r7, lr}
 80013be:	b086      	sub	sp, #24
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	60f8      	str	r0, [r7, #12]
 80013c4:	60b9      	str	r1, [r7, #8]
 80013c6:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 80013cc:	f7ff fb88 	bl	8000ae0 <vPortEnterCritical>
 80013d0:	697b      	ldr	r3, [r7, #20]
 80013d2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80013d6:	b25b      	sxtb	r3, r3
 80013d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80013dc:	d103      	bne.n	80013e6 <vQueueWaitForMessageRestricted+0x2a>
 80013de:	697b      	ldr	r3, [r7, #20]
 80013e0:	2200      	movs	r2, #0
 80013e2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80013e6:	697b      	ldr	r3, [r7, #20]
 80013e8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80013ec:	b25b      	sxtb	r3, r3
 80013ee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80013f2:	d103      	bne.n	80013fc <vQueueWaitForMessageRestricted+0x40>
 80013f4:	697b      	ldr	r3, [r7, #20]
 80013f6:	2200      	movs	r2, #0
 80013f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80013fc:	f7ff fba0 	bl	8000b40 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8001400:	697b      	ldr	r3, [r7, #20]
 8001402:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001404:	2b00      	cmp	r3, #0
 8001406:	d106      	bne.n	8001416 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8001408:	697b      	ldr	r3, [r7, #20]
 800140a:	3324      	adds	r3, #36	@ 0x24
 800140c:	687a      	ldr	r2, [r7, #4]
 800140e:	68b9      	ldr	r1, [r7, #8]
 8001410:	4618      	mov	r0, r3
 8001412:	f000 fd47 	bl	8001ea4 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8001416:	6978      	ldr	r0, [r7, #20]
 8001418:	f7ff ff1a 	bl	8001250 <prvUnlockQueue>
    }
 800141c:	bf00      	nop
 800141e:	3718      	adds	r7, #24
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}

08001424 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8001424:	b580      	push	{r7, lr}
 8001426:	b08c      	sub	sp, #48	@ 0x30
 8001428:	af04      	add	r7, sp, #16
 800142a:	60f8      	str	r0, [r7, #12]
 800142c:	60b9      	str	r1, [r7, #8]
 800142e:	607a      	str	r2, [r7, #4]
 8001430:	603b      	str	r3, [r7, #0]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	009b      	lsls	r3, r3, #2
 8001436:	4618      	mov	r0, r3
 8001438:	f7ff f9ac 	bl	8000794 <pvPortMalloc>
 800143c:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 800143e:	697b      	ldr	r3, [r7, #20]
 8001440:	2b00      	cmp	r3, #0
 8001442:	d013      	beq.n	800146c <xTaskCreate+0x48>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8001444:	207c      	movs	r0, #124	@ 0x7c
 8001446:	f7ff f9a5 	bl	8000794 <pvPortMalloc>
 800144a:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 800144c:	69fb      	ldr	r3, [r7, #28]
 800144e:	2b00      	cmp	r3, #0
 8001450:	d008      	beq.n	8001464 <xTaskCreate+0x40>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8001452:	227c      	movs	r2, #124	@ 0x7c
 8001454:	2100      	movs	r1, #0
 8001456:	69f8      	ldr	r0, [r7, #28]
 8001458:	f004 fb8c 	bl	8005b74 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 800145c:	69fb      	ldr	r3, [r7, #28]
 800145e:	697a      	ldr	r2, [r7, #20]
 8001460:	631a      	str	r2, [r3, #48]	@ 0x30
 8001462:	e005      	b.n	8001470 <xTaskCreate+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8001464:	6978      	ldr	r0, [r7, #20]
 8001466:	f7ff f9a7 	bl	80007b8 <vPortFree>
 800146a:	e001      	b.n	8001470 <xTaskCreate+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 800146c:	2300      	movs	r3, #0
 800146e:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8001470:	69fb      	ldr	r3, [r7, #28]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d013      	beq.n	800149e <xTaskCreate+0x7a>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8001476:	2300      	movs	r3, #0
 8001478:	9303      	str	r3, [sp, #12]
 800147a:	69fb      	ldr	r3, [r7, #28]
 800147c:	9302      	str	r3, [sp, #8]
 800147e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001480:	9301      	str	r3, [sp, #4]
 8001482:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001484:	9300      	str	r3, [sp, #0]
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	687a      	ldr	r2, [r7, #4]
 800148a:	68b9      	ldr	r1, [r7, #8]
 800148c:	68f8      	ldr	r0, [r7, #12]
 800148e:	f000 f80e 	bl	80014ae <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8001492:	69f8      	ldr	r0, [r7, #28]
 8001494:	f000 f89c 	bl	80015d0 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8001498:	2301      	movs	r3, #1
 800149a:	61bb      	str	r3, [r7, #24]
 800149c:	e002      	b.n	80014a4 <xTaskCreate+0x80>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800149e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80014a2:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 80014a4:	69bb      	ldr	r3, [r7, #24]
    }
 80014a6:	4618      	mov	r0, r3
 80014a8:	3720      	adds	r7, #32
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}

080014ae <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 80014ae:	b580      	push	{r7, lr}
 80014b0:	b088      	sub	sp, #32
 80014b2:	af00      	add	r7, sp, #0
 80014b4:	60f8      	str	r0, [r7, #12]
 80014b6:	60b9      	str	r1, [r7, #8]
 80014b8:	607a      	str	r2, [r7, #4]
 80014ba:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80014bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80014be:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	009b      	lsls	r3, r3, #2
 80014c4:	461a      	mov	r2, r3
 80014c6:	21a5      	movs	r1, #165	@ 0xa5
 80014c8:	f004 fb54 	bl	8005b74 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80014cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80014ce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80014d6:	3b01      	subs	r3, #1
 80014d8:	009b      	lsls	r3, r3, #2
 80014da:	4413      	add	r3, r2
 80014dc:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80014de:	69bb      	ldr	r3, [r7, #24]
 80014e0:	f023 0307 	bic.w	r3, r3, #7
 80014e4:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80014e6:	69bb      	ldr	r3, [r7, #24]
 80014e8:	f003 0307 	and.w	r3, r3, #7
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d00b      	beq.n	8001508 <prvInitialiseNewTask+0x5a>
        __asm volatile
 80014f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80014f4:	f383 8811 	msr	BASEPRI, r3
 80014f8:	f3bf 8f6f 	isb	sy
 80014fc:	f3bf 8f4f 	dsb	sy
 8001500:	617b      	str	r3, [r7, #20]
    }
 8001502:	bf00      	nop
 8001504:	bf00      	nop
 8001506:	e7fd      	b.n	8001504 <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8001508:	68bb      	ldr	r3, [r7, #8]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d01e      	beq.n	800154c <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800150e:	2300      	movs	r3, #0
 8001510:	61fb      	str	r3, [r7, #28]
 8001512:	e012      	b.n	800153a <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001514:	68ba      	ldr	r2, [r7, #8]
 8001516:	69fb      	ldr	r3, [r7, #28]
 8001518:	4413      	add	r3, r2
 800151a:	7819      	ldrb	r1, [r3, #0]
 800151c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800151e:	69fb      	ldr	r3, [r7, #28]
 8001520:	4413      	add	r3, r2
 8001522:	3334      	adds	r3, #52	@ 0x34
 8001524:	460a      	mov	r2, r1
 8001526:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8001528:	68ba      	ldr	r2, [r7, #8]
 800152a:	69fb      	ldr	r3, [r7, #28]
 800152c:	4413      	add	r3, r2
 800152e:	781b      	ldrb	r3, [r3, #0]
 8001530:	2b00      	cmp	r3, #0
 8001532:	d006      	beq.n	8001542 <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001534:	69fb      	ldr	r3, [r7, #28]
 8001536:	3301      	adds	r3, #1
 8001538:	61fb      	str	r3, [r7, #28]
 800153a:	69fb      	ldr	r3, [r7, #28]
 800153c:	2b13      	cmp	r3, #19
 800153e:	d9e9      	bls.n	8001514 <prvInitialiseNewTask+0x66>
 8001540:	e000      	b.n	8001544 <prvInitialiseNewTask+0x96>
            {
                break;
 8001542:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001544:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001546:	2200      	movs	r2, #0
 8001548:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 800154c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800154e:	2b04      	cmp	r3, #4
 8001550:	d90b      	bls.n	800156a <prvInitialiseNewTask+0xbc>
        __asm volatile
 8001552:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001556:	f383 8811 	msr	BASEPRI, r3
 800155a:	f3bf 8f6f 	isb	sy
 800155e:	f3bf 8f4f 	dsb	sy
 8001562:	613b      	str	r3, [r7, #16]
    }
 8001564:	bf00      	nop
 8001566:	bf00      	nop
 8001568:	e7fd      	b.n	8001566 <prvInitialiseNewTask+0xb8>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800156a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800156c:	2b04      	cmp	r3, #4
 800156e:	d901      	bls.n	8001574 <prvInitialiseNewTask+0xc6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8001570:	2304      	movs	r3, #4
 8001572:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8001574:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001576:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001578:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 800157a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800157c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800157e:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001580:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001582:	3304      	adds	r3, #4
 8001584:	4618      	mov	r0, r3
 8001586:	f7ff f948 	bl	800081a <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800158a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800158c:	3318      	adds	r3, #24
 800158e:	4618      	mov	r0, r3
 8001590:	f7ff f943 	bl	800081a <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001594:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001596:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001598:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800159a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800159c:	f1c3 0205 	rsb	r2, r3, #5
 80015a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80015a2:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80015a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80015a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80015a8:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80015aa:	683a      	ldr	r2, [r7, #0]
 80015ac:	68f9      	ldr	r1, [r7, #12]
 80015ae:	69b8      	ldr	r0, [r7, #24]
 80015b0:	f7ff f9a0 	bl	80008f4 <pxPortInitialiseStack>
 80015b4:	4602      	mov	r2, r0
 80015b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80015b8:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 80015ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d002      	beq.n	80015c6 <prvInitialiseNewTask+0x118>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80015c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80015c4:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80015c6:	bf00      	nop
 80015c8:	3720      	adds	r7, #32
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}
	...

080015d0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b084      	sub	sp, #16
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 80015d8:	f7ff fa82 	bl	8000ae0 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 80015dc:	4b41      	ldr	r3, [pc, #260]	@ (80016e4 <prvAddNewTaskToReadyList+0x114>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	3301      	adds	r3, #1
 80015e2:	4a40      	ldr	r2, [pc, #256]	@ (80016e4 <prvAddNewTaskToReadyList+0x114>)
 80015e4:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 80015e6:	4b40      	ldr	r3, [pc, #256]	@ (80016e8 <prvAddNewTaskToReadyList+0x118>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d109      	bne.n	8001602 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 80015ee:	4a3e      	ldr	r2, [pc, #248]	@ (80016e8 <prvAddNewTaskToReadyList+0x118>)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80015f4:	4b3b      	ldr	r3, [pc, #236]	@ (80016e4 <prvAddNewTaskToReadyList+0x114>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	2b01      	cmp	r3, #1
 80015fa:	d110      	bne.n	800161e <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 80015fc:	f000 fe70 	bl	80022e0 <prvInitialiseTaskLists>
 8001600:	e00d      	b.n	800161e <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8001602:	4b3a      	ldr	r3, [pc, #232]	@ (80016ec <prvAddNewTaskToReadyList+0x11c>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	2b00      	cmp	r3, #0
 8001608:	d109      	bne.n	800161e <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800160a:	4b37      	ldr	r3, [pc, #220]	@ (80016e8 <prvAddNewTaskToReadyList+0x118>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001614:	429a      	cmp	r2, r3
 8001616:	d802      	bhi.n	800161e <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8001618:	4a33      	ldr	r2, [pc, #204]	@ (80016e8 <prvAddNewTaskToReadyList+0x118>)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 800161e:	4b34      	ldr	r3, [pc, #208]	@ (80016f0 <prvAddNewTaskToReadyList+0x120>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	3301      	adds	r3, #1
 8001624:	4a32      	ldr	r2, [pc, #200]	@ (80016f0 <prvAddNewTaskToReadyList+0x120>)
 8001626:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 8001628:	4b31      	ldr	r3, [pc, #196]	@ (80016f0 <prvAddNewTaskToReadyList+0x120>)
 800162a:	681a      	ldr	r2, [r3, #0]
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	649a      	str	r2, [r3, #72]	@ 0x48
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001634:	4b2f      	ldr	r3, [pc, #188]	@ (80016f4 <prvAddNewTaskToReadyList+0x124>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	429a      	cmp	r2, r3
 800163a:	d903      	bls.n	8001644 <prvAddNewTaskToReadyList+0x74>
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001640:	4a2c      	ldr	r2, [pc, #176]	@ (80016f4 <prvAddNewTaskToReadyList+0x124>)
 8001642:	6013      	str	r3, [r2, #0]
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001648:	492b      	ldr	r1, [pc, #172]	@ (80016f8 <prvAddNewTaskToReadyList+0x128>)
 800164a:	4613      	mov	r3, r2
 800164c:	009b      	lsls	r3, r3, #2
 800164e:	4413      	add	r3, r2
 8001650:	009b      	lsls	r3, r3, #2
 8001652:	440b      	add	r3, r1
 8001654:	3304      	adds	r3, #4
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	60fb      	str	r3, [r7, #12]
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	68fa      	ldr	r2, [r7, #12]
 800165e:	609a      	str	r2, [r3, #8]
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	689a      	ldr	r2, [r3, #8]
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	60da      	str	r2, [r3, #12]
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	689b      	ldr	r3, [r3, #8]
 800166c:	687a      	ldr	r2, [r7, #4]
 800166e:	3204      	adds	r2, #4
 8001670:	605a      	str	r2, [r3, #4]
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	1d1a      	adds	r2, r3, #4
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	609a      	str	r2, [r3, #8]
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800167e:	4613      	mov	r3, r2
 8001680:	009b      	lsls	r3, r3, #2
 8001682:	4413      	add	r3, r2
 8001684:	009b      	lsls	r3, r3, #2
 8001686:	4a1c      	ldr	r2, [pc, #112]	@ (80016f8 <prvAddNewTaskToReadyList+0x128>)
 8001688:	441a      	add	r2, r3
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	615a      	str	r2, [r3, #20]
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001692:	4919      	ldr	r1, [pc, #100]	@ (80016f8 <prvAddNewTaskToReadyList+0x128>)
 8001694:	4613      	mov	r3, r2
 8001696:	009b      	lsls	r3, r3, #2
 8001698:	4413      	add	r3, r2
 800169a:	009b      	lsls	r3, r3, #2
 800169c:	440b      	add	r3, r1
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	1c59      	adds	r1, r3, #1
 80016a2:	4815      	ldr	r0, [pc, #84]	@ (80016f8 <prvAddNewTaskToReadyList+0x128>)
 80016a4:	4613      	mov	r3, r2
 80016a6:	009b      	lsls	r3, r3, #2
 80016a8:	4413      	add	r3, r2
 80016aa:	009b      	lsls	r3, r3, #2
 80016ac:	4403      	add	r3, r0
 80016ae:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 80016b0:	f7ff fa46 	bl	8000b40 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 80016b4:	4b0d      	ldr	r3, [pc, #52]	@ (80016ec <prvAddNewTaskToReadyList+0x11c>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d00e      	beq.n	80016da <prvAddNewTaskToReadyList+0x10a>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80016bc:	4b0a      	ldr	r3, [pc, #40]	@ (80016e8 <prvAddNewTaskToReadyList+0x118>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016c6:	429a      	cmp	r2, r3
 80016c8:	d207      	bcs.n	80016da <prvAddNewTaskToReadyList+0x10a>
        {
            taskYIELD_IF_USING_PREEMPTION();
 80016ca:	4b0c      	ldr	r3, [pc, #48]	@ (80016fc <prvAddNewTaskToReadyList+0x12c>)
 80016cc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80016d0:	601a      	str	r2, [r3, #0]
 80016d2:	f3bf 8f4f 	dsb	sy
 80016d6:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80016da:	bf00      	nop
 80016dc:	3710      	adds	r7, #16
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	200001b4 	.word	0x200001b4
 80016e8:	200000dc 	.word	0x200000dc
 80016ec:	200001c0 	.word	0x200001c0
 80016f0:	200001d0 	.word	0x200001d0
 80016f4:	200001bc 	.word	0x200001bc
 80016f8:	200000e0 	.word	0x200000e0
 80016fc:	e000ed04 	.word	0xe000ed04

08001700 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8001700:	b580      	push	{r7, lr}
 8001702:	b084      	sub	sp, #16
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8001708:	2300      	movs	r3, #0
 800170a:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	2b00      	cmp	r3, #0
 8001710:	d018      	beq.n	8001744 <vTaskDelay+0x44>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 8001712:	4b14      	ldr	r3, [pc, #80]	@ (8001764 <vTaskDelay+0x64>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	2b00      	cmp	r3, #0
 8001718:	d00b      	beq.n	8001732 <vTaskDelay+0x32>
        __asm volatile
 800171a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800171e:	f383 8811 	msr	BASEPRI, r3
 8001722:	f3bf 8f6f 	isb	sy
 8001726:	f3bf 8f4f 	dsb	sy
 800172a:	60bb      	str	r3, [r7, #8]
    }
 800172c:	bf00      	nop
 800172e:	bf00      	nop
 8001730:	e7fd      	b.n	800172e <vTaskDelay+0x2e>
            vTaskSuspendAll();
 8001732:	f000 f86d 	bl	8001810 <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8001736:	2100      	movs	r1, #0
 8001738:	6878      	ldr	r0, [r7, #4]
 800173a:	f000 fe87 	bl	800244c <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 800173e:	f000 f8ab 	bl	8001898 <xTaskResumeAll>
 8001742:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	2b00      	cmp	r3, #0
 8001748:	d107      	bne.n	800175a <vTaskDelay+0x5a>
        {
            portYIELD_WITHIN_API();
 800174a:	4b07      	ldr	r3, [pc, #28]	@ (8001768 <vTaskDelay+0x68>)
 800174c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001750:	601a      	str	r2, [r3, #0]
 8001752:	f3bf 8f4f 	dsb	sy
 8001756:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 800175a:	bf00      	nop
 800175c:	3710      	adds	r7, #16
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	200001dc 	.word	0x200001dc
 8001768:	e000ed04 	.word	0xe000ed04

0800176c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b086      	sub	sp, #24
 8001770:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 8001772:	4b20      	ldr	r3, [pc, #128]	@ (80017f4 <vTaskStartScheduler+0x88>)
 8001774:	9301      	str	r3, [sp, #4]
 8001776:	2300      	movs	r3, #0
 8001778:	9300      	str	r3, [sp, #0]
 800177a:	2300      	movs	r3, #0
 800177c:	2280      	movs	r2, #128	@ 0x80
 800177e:	491e      	ldr	r1, [pc, #120]	@ (80017f8 <vTaskStartScheduler+0x8c>)
 8001780:	481e      	ldr	r0, [pc, #120]	@ (80017fc <vTaskStartScheduler+0x90>)
 8001782:	f7ff fe4f 	bl	8001424 <xTaskCreate>
 8001786:	60f8      	str	r0, [r7, #12]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	2b01      	cmp	r3, #1
 800178c:	d102      	bne.n	8001794 <vTaskStartScheduler+0x28>
        {
            xReturn = xTimerCreateTimerTask();
 800178e:	f000 fecb 	bl	8002528 <xTimerCreateTimerTask>
 8001792:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	2b01      	cmp	r3, #1
 8001798:	d116      	bne.n	80017c8 <vTaskStartScheduler+0x5c>
        __asm volatile
 800179a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800179e:	f383 8811 	msr	BASEPRI, r3
 80017a2:	f3bf 8f6f 	isb	sy
 80017a6:	f3bf 8f4f 	dsb	sy
 80017aa:	60bb      	str	r3, [r7, #8]
    }
 80017ac:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 80017ae:	4b14      	ldr	r3, [pc, #80]	@ (8001800 <vTaskStartScheduler+0x94>)
 80017b0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80017b4:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 80017b6:	4b13      	ldr	r3, [pc, #76]	@ (8001804 <vTaskStartScheduler+0x98>)
 80017b8:	2201      	movs	r2, #1
 80017ba:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80017bc:	4b12      	ldr	r3, [pc, #72]	@ (8001808 <vTaskStartScheduler+0x9c>)
 80017be:	2200      	movs	r2, #0
 80017c0:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 80017c2:	f7ff f91b 	bl	80009fc <xPortStartScheduler>
 80017c6:	e00f      	b.n	80017e8 <vTaskStartScheduler+0x7c>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80017ce:	d10b      	bne.n	80017e8 <vTaskStartScheduler+0x7c>
        __asm volatile
 80017d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80017d4:	f383 8811 	msr	BASEPRI, r3
 80017d8:	f3bf 8f6f 	isb	sy
 80017dc:	f3bf 8f4f 	dsb	sy
 80017e0:	607b      	str	r3, [r7, #4]
    }
 80017e2:	bf00      	nop
 80017e4:	bf00      	nop
 80017e6:	e7fd      	b.n	80017e4 <vTaskStartScheduler+0x78>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 80017e8:	4b08      	ldr	r3, [pc, #32]	@ (800180c <vTaskStartScheduler+0xa0>)
 80017ea:	681b      	ldr	r3, [r3, #0]
}
 80017ec:	bf00      	nop
 80017ee:	3710      	adds	r7, #16
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	200001d8 	.word	0x200001d8
 80017f8:	08006564 	.word	0x08006564
 80017fc:	080021f5 	.word	0x080021f5
 8001800:	200001d4 	.word	0x200001d4
 8001804:	200001c0 	.word	0x200001c0
 8001808:	200001b8 	.word	0x200001b8
 800180c:	08006718 	.word	0x08006718

08001810 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8001810:	b480      	push	{r7}
 8001812:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8001814:	4b04      	ldr	r3, [pc, #16]	@ (8001828 <vTaskSuspendAll+0x18>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	3301      	adds	r3, #1
 800181a:	4a03      	ldr	r2, [pc, #12]	@ (8001828 <vTaskSuspendAll+0x18>)
 800181c:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 800181e:	bf00      	nop
 8001820:	46bd      	mov	sp, r7
 8001822:	bc80      	pop	{r7}
 8001824:	4770      	bx	lr
 8001826:	bf00      	nop
 8001828:	200001dc 	.word	0x200001dc

0800182c <prvGetExpectedIdleTime>:
/*----------------------------------------------------------*/

#if ( configUSE_TICKLESS_IDLE != 0 )

    static TickType_t prvGetExpectedIdleTime( void )
    {
 800182c:	b480      	push	{r7}
 800182e:	b083      	sub	sp, #12
 8001830:	af00      	add	r7, sp, #0
        TickType_t xReturn;
        UBaseType_t uxHigherPriorityReadyTasks = pdFALSE;
 8001832:	2300      	movs	r3, #0
 8001834:	603b      	str	r3, [r7, #0]
         * configUSE_PREEMPTION is 0, so there may be tasks above the idle priority
         * task that are in the Ready state, even though the idle task is
         * running. */
        #if ( configUSE_PORT_OPTIMISED_TASK_SELECTION == 0 )
        {
            if( uxTopReadyPriority > tskIDLE_PRIORITY )
 8001836:	4b13      	ldr	r3, [pc, #76]	@ (8001884 <prvGetExpectedIdleTime+0x58>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	2b00      	cmp	r3, #0
 800183c:	d001      	beq.n	8001842 <prvGetExpectedIdleTime+0x16>
            {
                uxHigherPriorityReadyTasks = pdTRUE;
 800183e:	2301      	movs	r3, #1
 8001840:	603b      	str	r3, [r7, #0]
                uxHigherPriorityReadyTasks = pdTRUE;
            }
        }
        #endif /* if ( configUSE_PORT_OPTIMISED_TASK_SELECTION == 0 ) */

        if( pxCurrentTCB->uxPriority > tskIDLE_PRIORITY )
 8001842:	4b11      	ldr	r3, [pc, #68]	@ (8001888 <prvGetExpectedIdleTime+0x5c>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001848:	2b00      	cmp	r3, #0
 800184a:	d002      	beq.n	8001852 <prvGetExpectedIdleTime+0x26>
        {
            xReturn = 0;
 800184c:	2300      	movs	r3, #0
 800184e:	607b      	str	r3, [r7, #4]
 8001850:	e012      	b.n	8001878 <prvGetExpectedIdleTime+0x4c>
        }
        else if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > 1 )
 8001852:	4b0e      	ldr	r3, [pc, #56]	@ (800188c <prvGetExpectedIdleTime+0x60>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	2b01      	cmp	r3, #1
 8001858:	d902      	bls.n	8001860 <prvGetExpectedIdleTime+0x34>
        {
            /* There are other idle priority tasks in the ready state.  If
             * time slicing is used then the very next tick interrupt must be
             * processed. */
            xReturn = 0;
 800185a:	2300      	movs	r3, #0
 800185c:	607b      	str	r3, [r7, #4]
 800185e:	e00b      	b.n	8001878 <prvGetExpectedIdleTime+0x4c>
        }
        else if( uxHigherPriorityReadyTasks != pdFALSE )
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	2b00      	cmp	r3, #0
 8001864:	d002      	beq.n	800186c <prvGetExpectedIdleTime+0x40>
        {
            /* There are tasks in the Ready state that have a priority above the
             * idle priority.  This path can only be reached if
             * configUSE_PREEMPTION is 0. */
            xReturn = 0;
 8001866:	2300      	movs	r3, #0
 8001868:	607b      	str	r3, [r7, #4]
 800186a:	e005      	b.n	8001878 <prvGetExpectedIdleTime+0x4c>
        }
        else
        {
            xReturn = xNextTaskUnblockTime - xTickCount;
 800186c:	4b08      	ldr	r3, [pc, #32]	@ (8001890 <prvGetExpectedIdleTime+0x64>)
 800186e:	681a      	ldr	r2, [r3, #0]
 8001870:	4b08      	ldr	r3, [pc, #32]	@ (8001894 <prvGetExpectedIdleTime+0x68>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	1ad3      	subs	r3, r2, r3
 8001876:	607b      	str	r3, [r7, #4]
        }

        return xReturn;
 8001878:	687b      	ldr	r3, [r7, #4]
    }
 800187a:	4618      	mov	r0, r3
 800187c:	370c      	adds	r7, #12
 800187e:	46bd      	mov	sp, r7
 8001880:	bc80      	pop	{r7}
 8001882:	4770      	bx	lr
 8001884:	200001bc 	.word	0x200001bc
 8001888:	200000dc 	.word	0x200000dc
 800188c:	200000e0 	.word	0x200000e0
 8001890:	200001d4 	.word	0x200001d4
 8001894:	200001b8 	.word	0x200001b8

08001898 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b088      	sub	sp, #32
 800189c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 800189e:	2300      	movs	r3, #0
 80018a0:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 80018a2:	2300      	movs	r3, #0
 80018a4:	61bb      	str	r3, [r7, #24]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 80018a6:	4b72      	ldr	r3, [pc, #456]	@ (8001a70 <xTaskResumeAll+0x1d8>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d10b      	bne.n	80018c6 <xTaskResumeAll+0x2e>
        __asm volatile
 80018ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80018b2:	f383 8811 	msr	BASEPRI, r3
 80018b6:	f3bf 8f6f 	isb	sy
 80018ba:	f3bf 8f4f 	dsb	sy
 80018be:	607b      	str	r3, [r7, #4]
    }
 80018c0:	bf00      	nop
 80018c2:	bf00      	nop
 80018c4:	e7fd      	b.n	80018c2 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 80018c6:	f7ff f90b 	bl	8000ae0 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 80018ca:	4b69      	ldr	r3, [pc, #420]	@ (8001a70 <xTaskResumeAll+0x1d8>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	3b01      	subs	r3, #1
 80018d0:	4a67      	ldr	r2, [pc, #412]	@ (8001a70 <xTaskResumeAll+0x1d8>)
 80018d2:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80018d4:	4b66      	ldr	r3, [pc, #408]	@ (8001a70 <xTaskResumeAll+0x1d8>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	f040 80c1 	bne.w	8001a60 <xTaskResumeAll+0x1c8>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80018de:	4b65      	ldr	r3, [pc, #404]	@ (8001a74 <xTaskResumeAll+0x1dc>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	f000 80bc 	beq.w	8001a60 <xTaskResumeAll+0x1c8>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80018e8:	e08b      	b.n	8001a02 <xTaskResumeAll+0x16a>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80018ea:	4b63      	ldr	r3, [pc, #396]	@ (8001a78 <xTaskResumeAll+0x1e0>)
 80018ec:	68db      	ldr	r3, [r3, #12]
 80018ee:	68db      	ldr	r3, [r3, #12]
 80018f0:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80018f2:	69fb      	ldr	r3, [r7, #28]
 80018f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018f6:	613b      	str	r3, [r7, #16]
 80018f8:	69fb      	ldr	r3, [r7, #28]
 80018fa:	69db      	ldr	r3, [r3, #28]
 80018fc:	69fa      	ldr	r2, [r7, #28]
 80018fe:	6a12      	ldr	r2, [r2, #32]
 8001900:	609a      	str	r2, [r3, #8]
 8001902:	69fb      	ldr	r3, [r7, #28]
 8001904:	6a1b      	ldr	r3, [r3, #32]
 8001906:	69fa      	ldr	r2, [r7, #28]
 8001908:	69d2      	ldr	r2, [r2, #28]
 800190a:	605a      	str	r2, [r3, #4]
 800190c:	693b      	ldr	r3, [r7, #16]
 800190e:	685a      	ldr	r2, [r3, #4]
 8001910:	69fb      	ldr	r3, [r7, #28]
 8001912:	3318      	adds	r3, #24
 8001914:	429a      	cmp	r2, r3
 8001916:	d103      	bne.n	8001920 <xTaskResumeAll+0x88>
 8001918:	69fb      	ldr	r3, [r7, #28]
 800191a:	6a1a      	ldr	r2, [r3, #32]
 800191c:	693b      	ldr	r3, [r7, #16]
 800191e:	605a      	str	r2, [r3, #4]
 8001920:	69fb      	ldr	r3, [r7, #28]
 8001922:	2200      	movs	r2, #0
 8001924:	629a      	str	r2, [r3, #40]	@ 0x28
 8001926:	693b      	ldr	r3, [r7, #16]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	1e5a      	subs	r2, r3, #1
 800192c:	693b      	ldr	r3, [r7, #16]
 800192e:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8001930:	69fb      	ldr	r3, [r7, #28]
 8001932:	695b      	ldr	r3, [r3, #20]
 8001934:	60fb      	str	r3, [r7, #12]
 8001936:	69fb      	ldr	r3, [r7, #28]
 8001938:	689b      	ldr	r3, [r3, #8]
 800193a:	69fa      	ldr	r2, [r7, #28]
 800193c:	68d2      	ldr	r2, [r2, #12]
 800193e:	609a      	str	r2, [r3, #8]
 8001940:	69fb      	ldr	r3, [r7, #28]
 8001942:	68db      	ldr	r3, [r3, #12]
 8001944:	69fa      	ldr	r2, [r7, #28]
 8001946:	6892      	ldr	r2, [r2, #8]
 8001948:	605a      	str	r2, [r3, #4]
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	685a      	ldr	r2, [r3, #4]
 800194e:	69fb      	ldr	r3, [r7, #28]
 8001950:	3304      	adds	r3, #4
 8001952:	429a      	cmp	r2, r3
 8001954:	d103      	bne.n	800195e <xTaskResumeAll+0xc6>
 8001956:	69fb      	ldr	r3, [r7, #28]
 8001958:	68da      	ldr	r2, [r3, #12]
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	605a      	str	r2, [r3, #4]
 800195e:	69fb      	ldr	r3, [r7, #28]
 8001960:	2200      	movs	r2, #0
 8001962:	615a      	str	r2, [r3, #20]
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	1e5a      	subs	r2, r3, #1
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 800196e:	69fb      	ldr	r3, [r7, #28]
 8001970:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001972:	4b42      	ldr	r3, [pc, #264]	@ (8001a7c <xTaskResumeAll+0x1e4>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	429a      	cmp	r2, r3
 8001978:	d903      	bls.n	8001982 <xTaskResumeAll+0xea>
 800197a:	69fb      	ldr	r3, [r7, #28]
 800197c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800197e:	4a3f      	ldr	r2, [pc, #252]	@ (8001a7c <xTaskResumeAll+0x1e4>)
 8001980:	6013      	str	r3, [r2, #0]
 8001982:	69fb      	ldr	r3, [r7, #28]
 8001984:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001986:	493e      	ldr	r1, [pc, #248]	@ (8001a80 <xTaskResumeAll+0x1e8>)
 8001988:	4613      	mov	r3, r2
 800198a:	009b      	lsls	r3, r3, #2
 800198c:	4413      	add	r3, r2
 800198e:	009b      	lsls	r3, r3, #2
 8001990:	440b      	add	r3, r1
 8001992:	3304      	adds	r3, #4
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	60bb      	str	r3, [r7, #8]
 8001998:	69fb      	ldr	r3, [r7, #28]
 800199a:	68ba      	ldr	r2, [r7, #8]
 800199c:	609a      	str	r2, [r3, #8]
 800199e:	68bb      	ldr	r3, [r7, #8]
 80019a0:	689a      	ldr	r2, [r3, #8]
 80019a2:	69fb      	ldr	r3, [r7, #28]
 80019a4:	60da      	str	r2, [r3, #12]
 80019a6:	68bb      	ldr	r3, [r7, #8]
 80019a8:	689b      	ldr	r3, [r3, #8]
 80019aa:	69fa      	ldr	r2, [r7, #28]
 80019ac:	3204      	adds	r2, #4
 80019ae:	605a      	str	r2, [r3, #4]
 80019b0:	69fb      	ldr	r3, [r7, #28]
 80019b2:	1d1a      	adds	r2, r3, #4
 80019b4:	68bb      	ldr	r3, [r7, #8]
 80019b6:	609a      	str	r2, [r3, #8]
 80019b8:	69fb      	ldr	r3, [r7, #28]
 80019ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80019bc:	4613      	mov	r3, r2
 80019be:	009b      	lsls	r3, r3, #2
 80019c0:	4413      	add	r3, r2
 80019c2:	009b      	lsls	r3, r3, #2
 80019c4:	4a2e      	ldr	r2, [pc, #184]	@ (8001a80 <xTaskResumeAll+0x1e8>)
 80019c6:	441a      	add	r2, r3
 80019c8:	69fb      	ldr	r3, [r7, #28]
 80019ca:	615a      	str	r2, [r3, #20]
 80019cc:	69fb      	ldr	r3, [r7, #28]
 80019ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80019d0:	492b      	ldr	r1, [pc, #172]	@ (8001a80 <xTaskResumeAll+0x1e8>)
 80019d2:	4613      	mov	r3, r2
 80019d4:	009b      	lsls	r3, r3, #2
 80019d6:	4413      	add	r3, r2
 80019d8:	009b      	lsls	r3, r3, #2
 80019da:	440b      	add	r3, r1
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	1c59      	adds	r1, r3, #1
 80019e0:	4827      	ldr	r0, [pc, #156]	@ (8001a80 <xTaskResumeAll+0x1e8>)
 80019e2:	4613      	mov	r3, r2
 80019e4:	009b      	lsls	r3, r3, #2
 80019e6:	4413      	add	r3, r2
 80019e8:	009b      	lsls	r3, r3, #2
 80019ea:	4403      	add	r3, r0
 80019ec:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80019ee:	69fb      	ldr	r3, [r7, #28]
 80019f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80019f2:	4b24      	ldr	r3, [pc, #144]	@ (8001a84 <xTaskResumeAll+0x1ec>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019f8:	429a      	cmp	r2, r3
 80019fa:	d302      	bcc.n	8001a02 <xTaskResumeAll+0x16a>
                    {
                        xYieldPending = pdTRUE;
 80019fc:	4b22      	ldr	r3, [pc, #136]	@ (8001a88 <xTaskResumeAll+0x1f0>)
 80019fe:	2201      	movs	r2, #1
 8001a00:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001a02:	4b1d      	ldr	r3, [pc, #116]	@ (8001a78 <xTaskResumeAll+0x1e0>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	f47f af6f 	bne.w	80018ea <xTaskResumeAll+0x52>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8001a0c:	69fb      	ldr	r3, [r7, #28]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d001      	beq.n	8001a16 <xTaskResumeAll+0x17e>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8001a12:	f000 fce3 	bl	80023dc <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8001a16:	4b1d      	ldr	r3, [pc, #116]	@ (8001a8c <xTaskResumeAll+0x1f4>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	617b      	str	r3, [r7, #20]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8001a1c:	697b      	ldr	r3, [r7, #20]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d010      	beq.n	8001a44 <xTaskResumeAll+0x1ac>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8001a22:	f000 f8a3 	bl	8001b6c <xTaskIncrementTick>
 8001a26:	4603      	mov	r3, r0
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d002      	beq.n	8001a32 <xTaskResumeAll+0x19a>
                            {
                                xYieldPending = pdTRUE;
 8001a2c:	4b16      	ldr	r3, [pc, #88]	@ (8001a88 <xTaskResumeAll+0x1f0>)
 8001a2e:	2201      	movs	r2, #1
 8001a30:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8001a32:	697b      	ldr	r3, [r7, #20]
 8001a34:	3b01      	subs	r3, #1
 8001a36:	617b      	str	r3, [r7, #20]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8001a38:	697b      	ldr	r3, [r7, #20]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d1f1      	bne.n	8001a22 <xTaskResumeAll+0x18a>

                        xPendedTicks = 0;
 8001a3e:	4b13      	ldr	r3, [pc, #76]	@ (8001a8c <xTaskResumeAll+0x1f4>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8001a44:	4b10      	ldr	r3, [pc, #64]	@ (8001a88 <xTaskResumeAll+0x1f0>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d009      	beq.n	8001a60 <xTaskResumeAll+0x1c8>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 8001a4c:	2301      	movs	r3, #1
 8001a4e:	61bb      	str	r3, [r7, #24]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8001a50:	4b0f      	ldr	r3, [pc, #60]	@ (8001a90 <xTaskResumeAll+0x1f8>)
 8001a52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001a56:	601a      	str	r2, [r3, #0]
 8001a58:	f3bf 8f4f 	dsb	sy
 8001a5c:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8001a60:	f7ff f86e 	bl	8000b40 <vPortExitCritical>

    return xAlreadyYielded;
 8001a64:	69bb      	ldr	r3, [r7, #24]
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	3720      	adds	r7, #32
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	200001dc 	.word	0x200001dc
 8001a74:	200001b4 	.word	0x200001b4
 8001a78:	20000174 	.word	0x20000174
 8001a7c:	200001bc 	.word	0x200001bc
 8001a80:	200000e0 	.word	0x200000e0
 8001a84:	200000dc 	.word	0x200000dc
 8001a88:	200001c8 	.word	0x200001c8
 8001a8c:	200001c4 	.word	0x200001c4
 8001a90:	e000ed04 	.word	0xe000ed04

08001a94 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8001a94:	b480      	push	{r7}
 8001a96:	b083      	sub	sp, #12
 8001a98:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8001a9a:	4b04      	ldr	r3, [pc, #16]	@ (8001aac <xTaskGetTickCount+0x18>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8001aa0:	687b      	ldr	r3, [r7, #4]
}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	370c      	adds	r7, #12
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bc80      	pop	{r7}
 8001aaa:	4770      	bx	lr
 8001aac:	200001b8 	.word	0x200001b8

08001ab0 <vTaskStepTick>:
 * implementations require configUSE_TICKLESS_IDLE to be set to a value other than
 * 1. */
#if ( configUSE_TICKLESS_IDLE != 0 )

    void vTaskStepTick( TickType_t xTicksToJump )
    {
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b086      	sub	sp, #24
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
        /* Correct the tick count value after a period during which the tick
         * was suppressed.  Note this does *not* call the tick hook function for
         * each stepped tick. */
        configASSERT( ( xTickCount + xTicksToJump ) <= xNextTaskUnblockTime );
 8001ab8:	4b28      	ldr	r3, [pc, #160]	@ (8001b5c <vTaskStepTick+0xac>)
 8001aba:	681a      	ldr	r2, [r3, #0]
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	441a      	add	r2, r3
 8001ac0:	4b27      	ldr	r3, [pc, #156]	@ (8001b60 <vTaskStepTick+0xb0>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	429a      	cmp	r2, r3
 8001ac6:	d90b      	bls.n	8001ae0 <vTaskStepTick+0x30>
        __asm volatile
 8001ac8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001acc:	f383 8811 	msr	BASEPRI, r3
 8001ad0:	f3bf 8f6f 	isb	sy
 8001ad4:	f3bf 8f4f 	dsb	sy
 8001ad8:	617b      	str	r3, [r7, #20]
    }
 8001ada:	bf00      	nop
 8001adc:	bf00      	nop
 8001ade:	e7fd      	b.n	8001adc <vTaskStepTick+0x2c>

        if( ( xTickCount + xTicksToJump ) == xNextTaskUnblockTime )
 8001ae0:	4b1e      	ldr	r3, [pc, #120]	@ (8001b5c <vTaskStepTick+0xac>)
 8001ae2:	681a      	ldr	r2, [r3, #0]
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	441a      	add	r2, r3
 8001ae8:	4b1d      	ldr	r3, [pc, #116]	@ (8001b60 <vTaskStepTick+0xb0>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	429a      	cmp	r2, r3
 8001aee:	d12a      	bne.n	8001b46 <vTaskStepTick+0x96>
        {
            /* Arrange for xTickCount to reach xNextTaskUnblockTime in
             * xTaskIncrementTick() when the scheduler resumes.  This ensures
             * that any delayed tasks are resumed at the correct time. */
            configASSERT( uxSchedulerSuspended );
 8001af0:	4b1c      	ldr	r3, [pc, #112]	@ (8001b64 <vTaskStepTick+0xb4>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d10b      	bne.n	8001b10 <vTaskStepTick+0x60>
        __asm volatile
 8001af8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001afc:	f383 8811 	msr	BASEPRI, r3
 8001b00:	f3bf 8f6f 	isb	sy
 8001b04:	f3bf 8f4f 	dsb	sy
 8001b08:	613b      	str	r3, [r7, #16]
    }
 8001b0a:	bf00      	nop
 8001b0c:	bf00      	nop
 8001b0e:	e7fd      	b.n	8001b0c <vTaskStepTick+0x5c>
            configASSERT( xTicksToJump != ( TickType_t ) 0 );
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d10b      	bne.n	8001b2e <vTaskStepTick+0x7e>
        __asm volatile
 8001b16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001b1a:	f383 8811 	msr	BASEPRI, r3
 8001b1e:	f3bf 8f6f 	isb	sy
 8001b22:	f3bf 8f4f 	dsb	sy
 8001b26:	60fb      	str	r3, [r7, #12]
    }
 8001b28:	bf00      	nop
 8001b2a:	bf00      	nop
 8001b2c:	e7fd      	b.n	8001b2a <vTaskStepTick+0x7a>

            /* Prevent the tick interrupt modifying xPendedTicks simultaneously. */
            taskENTER_CRITICAL();
 8001b2e:	f7fe ffd7 	bl	8000ae0 <vPortEnterCritical>
            {
                xPendedTicks++;
 8001b32:	4b0d      	ldr	r3, [pc, #52]	@ (8001b68 <vTaskStepTick+0xb8>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	3301      	adds	r3, #1
 8001b38:	4a0b      	ldr	r2, [pc, #44]	@ (8001b68 <vTaskStepTick+0xb8>)
 8001b3a:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 8001b3c:	f7ff f800 	bl	8000b40 <vPortExitCritical>
            xTicksToJump--;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	3b01      	subs	r3, #1
 8001b44:	607b      	str	r3, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        xTickCount += xTicksToJump;
 8001b46:	4b05      	ldr	r3, [pc, #20]	@ (8001b5c <vTaskStepTick+0xac>)
 8001b48:	681a      	ldr	r2, [r3, #0]
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	4413      	add	r3, r2
 8001b4e:	4a03      	ldr	r2, [pc, #12]	@ (8001b5c <vTaskStepTick+0xac>)
 8001b50:	6013      	str	r3, [r2, #0]
        traceINCREASE_TICK_COUNT( xTicksToJump );
    }
 8001b52:	bf00      	nop
 8001b54:	3718      	adds	r7, #24
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	200001b8 	.word	0x200001b8
 8001b60:	200001d4 	.word	0x200001d4
 8001b64:	200001dc 	.word	0x200001dc
 8001b68:	200001c4 	.word	0x200001c4

08001b6c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b08a      	sub	sp, #40	@ 0x28
 8001b70:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8001b72:	2300      	movs	r3, #0
 8001b74:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001b76:	4b7e      	ldr	r3, [pc, #504]	@ (8001d70 <xTaskIncrementTick+0x204>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	f040 80ee 	bne.w	8001d5c <xTaskIncrementTick+0x1f0>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8001b80:	4b7c      	ldr	r3, [pc, #496]	@ (8001d74 <xTaskIncrementTick+0x208>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	3301      	adds	r3, #1
 8001b86:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8001b88:	4a7a      	ldr	r2, [pc, #488]	@ (8001d74 <xTaskIncrementTick+0x208>)
 8001b8a:	6a3b      	ldr	r3, [r7, #32]
 8001b8c:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8001b8e:	6a3b      	ldr	r3, [r7, #32]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d121      	bne.n	8001bd8 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8001b94:	4b78      	ldr	r3, [pc, #480]	@ (8001d78 <xTaskIncrementTick+0x20c>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d00b      	beq.n	8001bb6 <xTaskIncrementTick+0x4a>
        __asm volatile
 8001b9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001ba2:	f383 8811 	msr	BASEPRI, r3
 8001ba6:	f3bf 8f6f 	isb	sy
 8001baa:	f3bf 8f4f 	dsb	sy
 8001bae:	607b      	str	r3, [r7, #4]
    }
 8001bb0:	bf00      	nop
 8001bb2:	bf00      	nop
 8001bb4:	e7fd      	b.n	8001bb2 <xTaskIncrementTick+0x46>
 8001bb6:	4b70      	ldr	r3, [pc, #448]	@ (8001d78 <xTaskIncrementTick+0x20c>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	61fb      	str	r3, [r7, #28]
 8001bbc:	4b6f      	ldr	r3, [pc, #444]	@ (8001d7c <xTaskIncrementTick+0x210>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a6d      	ldr	r2, [pc, #436]	@ (8001d78 <xTaskIncrementTick+0x20c>)
 8001bc2:	6013      	str	r3, [r2, #0]
 8001bc4:	4a6d      	ldr	r2, [pc, #436]	@ (8001d7c <xTaskIncrementTick+0x210>)
 8001bc6:	69fb      	ldr	r3, [r7, #28]
 8001bc8:	6013      	str	r3, [r2, #0]
 8001bca:	4b6d      	ldr	r3, [pc, #436]	@ (8001d80 <xTaskIncrementTick+0x214>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	3301      	adds	r3, #1
 8001bd0:	4a6b      	ldr	r2, [pc, #428]	@ (8001d80 <xTaskIncrementTick+0x214>)
 8001bd2:	6013      	str	r3, [r2, #0]
 8001bd4:	f000 fc02 	bl	80023dc <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8001bd8:	4b6a      	ldr	r3, [pc, #424]	@ (8001d84 <xTaskIncrementTick+0x218>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	6a3a      	ldr	r2, [r7, #32]
 8001bde:	429a      	cmp	r2, r3
 8001be0:	f0c0 80a7 	bcc.w	8001d32 <xTaskIncrementTick+0x1c6>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001be4:	4b64      	ldr	r3, [pc, #400]	@ (8001d78 <xTaskIncrementTick+0x20c>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d104      	bne.n	8001bf8 <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001bee:	4b65      	ldr	r3, [pc, #404]	@ (8001d84 <xTaskIncrementTick+0x218>)
 8001bf0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001bf4:	601a      	str	r2, [r3, #0]
                    break;
 8001bf6:	e09c      	b.n	8001d32 <xTaskIncrementTick+0x1c6>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001bf8:	4b5f      	ldr	r3, [pc, #380]	@ (8001d78 <xTaskIncrementTick+0x20c>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	68db      	ldr	r3, [r3, #12]
 8001bfe:	68db      	ldr	r3, [r3, #12]
 8001c00:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8001c02:	69bb      	ldr	r3, [r7, #24]
 8001c04:	685b      	ldr	r3, [r3, #4]
 8001c06:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8001c08:	6a3a      	ldr	r2, [r7, #32]
 8001c0a:	697b      	ldr	r3, [r7, #20]
 8001c0c:	429a      	cmp	r2, r3
 8001c0e:	d203      	bcs.n	8001c18 <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8001c10:	4a5c      	ldr	r2, [pc, #368]	@ (8001d84 <xTaskIncrementTick+0x218>)
 8001c12:	697b      	ldr	r3, [r7, #20]
 8001c14:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8001c16:	e08c      	b.n	8001d32 <xTaskIncrementTick+0x1c6>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8001c18:	69bb      	ldr	r3, [r7, #24]
 8001c1a:	695b      	ldr	r3, [r3, #20]
 8001c1c:	613b      	str	r3, [r7, #16]
 8001c1e:	69bb      	ldr	r3, [r7, #24]
 8001c20:	689b      	ldr	r3, [r3, #8]
 8001c22:	69ba      	ldr	r2, [r7, #24]
 8001c24:	68d2      	ldr	r2, [r2, #12]
 8001c26:	609a      	str	r2, [r3, #8]
 8001c28:	69bb      	ldr	r3, [r7, #24]
 8001c2a:	68db      	ldr	r3, [r3, #12]
 8001c2c:	69ba      	ldr	r2, [r7, #24]
 8001c2e:	6892      	ldr	r2, [r2, #8]
 8001c30:	605a      	str	r2, [r3, #4]
 8001c32:	693b      	ldr	r3, [r7, #16]
 8001c34:	685a      	ldr	r2, [r3, #4]
 8001c36:	69bb      	ldr	r3, [r7, #24]
 8001c38:	3304      	adds	r3, #4
 8001c3a:	429a      	cmp	r2, r3
 8001c3c:	d103      	bne.n	8001c46 <xTaskIncrementTick+0xda>
 8001c3e:	69bb      	ldr	r3, [r7, #24]
 8001c40:	68da      	ldr	r2, [r3, #12]
 8001c42:	693b      	ldr	r3, [r7, #16]
 8001c44:	605a      	str	r2, [r3, #4]
 8001c46:	69bb      	ldr	r3, [r7, #24]
 8001c48:	2200      	movs	r2, #0
 8001c4a:	615a      	str	r2, [r3, #20]
 8001c4c:	693b      	ldr	r3, [r7, #16]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	1e5a      	subs	r2, r3, #1
 8001c52:	693b      	ldr	r3, [r7, #16]
 8001c54:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8001c56:	69bb      	ldr	r3, [r7, #24]
 8001c58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d01e      	beq.n	8001c9c <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8001c5e:	69bb      	ldr	r3, [r7, #24]
 8001c60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c62:	60fb      	str	r3, [r7, #12]
 8001c64:	69bb      	ldr	r3, [r7, #24]
 8001c66:	69db      	ldr	r3, [r3, #28]
 8001c68:	69ba      	ldr	r2, [r7, #24]
 8001c6a:	6a12      	ldr	r2, [r2, #32]
 8001c6c:	609a      	str	r2, [r3, #8]
 8001c6e:	69bb      	ldr	r3, [r7, #24]
 8001c70:	6a1b      	ldr	r3, [r3, #32]
 8001c72:	69ba      	ldr	r2, [r7, #24]
 8001c74:	69d2      	ldr	r2, [r2, #28]
 8001c76:	605a      	str	r2, [r3, #4]
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	685a      	ldr	r2, [r3, #4]
 8001c7c:	69bb      	ldr	r3, [r7, #24]
 8001c7e:	3318      	adds	r3, #24
 8001c80:	429a      	cmp	r2, r3
 8001c82:	d103      	bne.n	8001c8c <xTaskIncrementTick+0x120>
 8001c84:	69bb      	ldr	r3, [r7, #24]
 8001c86:	6a1a      	ldr	r2, [r3, #32]
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	605a      	str	r2, [r3, #4]
 8001c8c:	69bb      	ldr	r3, [r7, #24]
 8001c8e:	2200      	movs	r2, #0
 8001c90:	629a      	str	r2, [r3, #40]	@ 0x28
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	1e5a      	subs	r2, r3, #1
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8001c9c:	69bb      	ldr	r3, [r7, #24]
 8001c9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001ca0:	4b39      	ldr	r3, [pc, #228]	@ (8001d88 <xTaskIncrementTick+0x21c>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	429a      	cmp	r2, r3
 8001ca6:	d903      	bls.n	8001cb0 <xTaskIncrementTick+0x144>
 8001ca8:	69bb      	ldr	r3, [r7, #24]
 8001caa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cac:	4a36      	ldr	r2, [pc, #216]	@ (8001d88 <xTaskIncrementTick+0x21c>)
 8001cae:	6013      	str	r3, [r2, #0]
 8001cb0:	69bb      	ldr	r3, [r7, #24]
 8001cb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001cb4:	4935      	ldr	r1, [pc, #212]	@ (8001d8c <xTaskIncrementTick+0x220>)
 8001cb6:	4613      	mov	r3, r2
 8001cb8:	009b      	lsls	r3, r3, #2
 8001cba:	4413      	add	r3, r2
 8001cbc:	009b      	lsls	r3, r3, #2
 8001cbe:	440b      	add	r3, r1
 8001cc0:	3304      	adds	r3, #4
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	60bb      	str	r3, [r7, #8]
 8001cc6:	69bb      	ldr	r3, [r7, #24]
 8001cc8:	68ba      	ldr	r2, [r7, #8]
 8001cca:	609a      	str	r2, [r3, #8]
 8001ccc:	68bb      	ldr	r3, [r7, #8]
 8001cce:	689a      	ldr	r2, [r3, #8]
 8001cd0:	69bb      	ldr	r3, [r7, #24]
 8001cd2:	60da      	str	r2, [r3, #12]
 8001cd4:	68bb      	ldr	r3, [r7, #8]
 8001cd6:	689b      	ldr	r3, [r3, #8]
 8001cd8:	69ba      	ldr	r2, [r7, #24]
 8001cda:	3204      	adds	r2, #4
 8001cdc:	605a      	str	r2, [r3, #4]
 8001cde:	69bb      	ldr	r3, [r7, #24]
 8001ce0:	1d1a      	adds	r2, r3, #4
 8001ce2:	68bb      	ldr	r3, [r7, #8]
 8001ce4:	609a      	str	r2, [r3, #8]
 8001ce6:	69bb      	ldr	r3, [r7, #24]
 8001ce8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001cea:	4613      	mov	r3, r2
 8001cec:	009b      	lsls	r3, r3, #2
 8001cee:	4413      	add	r3, r2
 8001cf0:	009b      	lsls	r3, r3, #2
 8001cf2:	4a26      	ldr	r2, [pc, #152]	@ (8001d8c <xTaskIncrementTick+0x220>)
 8001cf4:	441a      	add	r2, r3
 8001cf6:	69bb      	ldr	r3, [r7, #24]
 8001cf8:	615a      	str	r2, [r3, #20]
 8001cfa:	69bb      	ldr	r3, [r7, #24]
 8001cfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001cfe:	4923      	ldr	r1, [pc, #140]	@ (8001d8c <xTaskIncrementTick+0x220>)
 8001d00:	4613      	mov	r3, r2
 8001d02:	009b      	lsls	r3, r3, #2
 8001d04:	4413      	add	r3, r2
 8001d06:	009b      	lsls	r3, r3, #2
 8001d08:	440b      	add	r3, r1
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	1c59      	adds	r1, r3, #1
 8001d0e:	481f      	ldr	r0, [pc, #124]	@ (8001d8c <xTaskIncrementTick+0x220>)
 8001d10:	4613      	mov	r3, r2
 8001d12:	009b      	lsls	r3, r3, #2
 8001d14:	4413      	add	r3, r2
 8001d16:	009b      	lsls	r3, r3, #2
 8001d18:	4403      	add	r3, r0
 8001d1a:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8001d1c:	69bb      	ldr	r3, [r7, #24]
 8001d1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001d20:	4b1b      	ldr	r3, [pc, #108]	@ (8001d90 <xTaskIncrementTick+0x224>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d26:	429a      	cmp	r2, r3
 8001d28:	f67f af5c 	bls.w	8001be4 <xTaskIncrementTick+0x78>
                        {
                            xSwitchRequired = pdTRUE;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001d30:	e758      	b.n	8001be4 <xTaskIncrementTick+0x78>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8001d32:	4b17      	ldr	r3, [pc, #92]	@ (8001d90 <xTaskIncrementTick+0x224>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001d38:	4914      	ldr	r1, [pc, #80]	@ (8001d8c <xTaskIncrementTick+0x220>)
 8001d3a:	4613      	mov	r3, r2
 8001d3c:	009b      	lsls	r3, r3, #2
 8001d3e:	4413      	add	r3, r2
 8001d40:	009b      	lsls	r3, r3, #2
 8001d42:	440b      	add	r3, r1
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	2b01      	cmp	r3, #1
 8001d48:	d901      	bls.n	8001d4e <xTaskIncrementTick+0x1e2>
            {
                xSwitchRequired = pdTRUE;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 8001d4e:	4b11      	ldr	r3, [pc, #68]	@ (8001d94 <xTaskIncrementTick+0x228>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d007      	beq.n	8001d66 <xTaskIncrementTick+0x1fa>
            {
                xSwitchRequired = pdTRUE;
 8001d56:	2301      	movs	r3, #1
 8001d58:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d5a:	e004      	b.n	8001d66 <xTaskIncrementTick+0x1fa>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8001d5c:	4b0e      	ldr	r3, [pc, #56]	@ (8001d98 <xTaskIncrementTick+0x22c>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	3301      	adds	r3, #1
 8001d62:	4a0d      	ldr	r2, [pc, #52]	@ (8001d98 <xTaskIncrementTick+0x22c>)
 8001d64:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 8001d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8001d68:	4618      	mov	r0, r3
 8001d6a:	3728      	adds	r7, #40	@ 0x28
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bd80      	pop	{r7, pc}
 8001d70:	200001dc 	.word	0x200001dc
 8001d74:	200001b8 	.word	0x200001b8
 8001d78:	2000016c 	.word	0x2000016c
 8001d7c:	20000170 	.word	0x20000170
 8001d80:	200001cc 	.word	0x200001cc
 8001d84:	200001d4 	.word	0x200001d4
 8001d88:	200001bc 	.word	0x200001bc
 8001d8c:	200000e0 	.word	0x200000e0
 8001d90:	200000dc 	.word	0x200000dc
 8001d94:	200001c8 	.word	0x200001c8
 8001d98:	200001c4 	.word	0x200001c4

08001d9c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	b085      	sub	sp, #20
 8001da0:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8001da2:	4b28      	ldr	r3, [pc, #160]	@ (8001e44 <vTaskSwitchContext+0xa8>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d003      	beq.n	8001db2 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8001daa:	4b27      	ldr	r3, [pc, #156]	@ (8001e48 <vTaskSwitchContext+0xac>)
 8001dac:	2201      	movs	r2, #1
 8001dae:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8001db0:	e042      	b.n	8001e38 <vTaskSwitchContext+0x9c>
        xYieldPending = pdFALSE;
 8001db2:	4b25      	ldr	r3, [pc, #148]	@ (8001e48 <vTaskSwitchContext+0xac>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001db8:	4b24      	ldr	r3, [pc, #144]	@ (8001e4c <vTaskSwitchContext+0xb0>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	60fb      	str	r3, [r7, #12]
 8001dbe:	e011      	b.n	8001de4 <vTaskSwitchContext+0x48>
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d10b      	bne.n	8001dde <vTaskSwitchContext+0x42>
        __asm volatile
 8001dc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001dca:	f383 8811 	msr	BASEPRI, r3
 8001dce:	f3bf 8f6f 	isb	sy
 8001dd2:	f3bf 8f4f 	dsb	sy
 8001dd6:	607b      	str	r3, [r7, #4]
    }
 8001dd8:	bf00      	nop
 8001dda:	bf00      	nop
 8001ddc:	e7fd      	b.n	8001dda <vTaskSwitchContext+0x3e>
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	3b01      	subs	r3, #1
 8001de2:	60fb      	str	r3, [r7, #12]
 8001de4:	491a      	ldr	r1, [pc, #104]	@ (8001e50 <vTaskSwitchContext+0xb4>)
 8001de6:	68fa      	ldr	r2, [r7, #12]
 8001de8:	4613      	mov	r3, r2
 8001dea:	009b      	lsls	r3, r3, #2
 8001dec:	4413      	add	r3, r2
 8001dee:	009b      	lsls	r3, r3, #2
 8001df0:	440b      	add	r3, r1
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d0e3      	beq.n	8001dc0 <vTaskSwitchContext+0x24>
 8001df8:	68fa      	ldr	r2, [r7, #12]
 8001dfa:	4613      	mov	r3, r2
 8001dfc:	009b      	lsls	r3, r3, #2
 8001dfe:	4413      	add	r3, r2
 8001e00:	009b      	lsls	r3, r3, #2
 8001e02:	4a13      	ldr	r2, [pc, #76]	@ (8001e50 <vTaskSwitchContext+0xb4>)
 8001e04:	4413      	add	r3, r2
 8001e06:	60bb      	str	r3, [r7, #8]
 8001e08:	68bb      	ldr	r3, [r7, #8]
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	685a      	ldr	r2, [r3, #4]
 8001e0e:	68bb      	ldr	r3, [r7, #8]
 8001e10:	605a      	str	r2, [r3, #4]
 8001e12:	68bb      	ldr	r3, [r7, #8]
 8001e14:	685a      	ldr	r2, [r3, #4]
 8001e16:	68bb      	ldr	r3, [r7, #8]
 8001e18:	3308      	adds	r3, #8
 8001e1a:	429a      	cmp	r2, r3
 8001e1c:	d104      	bne.n	8001e28 <vTaskSwitchContext+0x8c>
 8001e1e:	68bb      	ldr	r3, [r7, #8]
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	685a      	ldr	r2, [r3, #4]
 8001e24:	68bb      	ldr	r3, [r7, #8]
 8001e26:	605a      	str	r2, [r3, #4]
 8001e28:	68bb      	ldr	r3, [r7, #8]
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	68db      	ldr	r3, [r3, #12]
 8001e2e:	4a09      	ldr	r2, [pc, #36]	@ (8001e54 <vTaskSwitchContext+0xb8>)
 8001e30:	6013      	str	r3, [r2, #0]
 8001e32:	4a06      	ldr	r2, [pc, #24]	@ (8001e4c <vTaskSwitchContext+0xb0>)
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	6013      	str	r3, [r2, #0]
}
 8001e38:	bf00      	nop
 8001e3a:	3714      	adds	r7, #20
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bc80      	pop	{r7}
 8001e40:	4770      	bx	lr
 8001e42:	bf00      	nop
 8001e44:	200001dc 	.word	0x200001dc
 8001e48:	200001c8 	.word	0x200001c8
 8001e4c:	200001bc 	.word	0x200001bc
 8001e50:	200000e0 	.word	0x200000e0
 8001e54:	200000dc 	.word	0x200000dc

08001e58 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b084      	sub	sp, #16
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
 8001e60:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d10b      	bne.n	8001e80 <vTaskPlaceOnEventList+0x28>
        __asm volatile
 8001e68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001e6c:	f383 8811 	msr	BASEPRI, r3
 8001e70:	f3bf 8f6f 	isb	sy
 8001e74:	f3bf 8f4f 	dsb	sy
 8001e78:	60fb      	str	r3, [r7, #12]
    }
 8001e7a:	bf00      	nop
 8001e7c:	bf00      	nop
 8001e7e:	e7fd      	b.n	8001e7c <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8001e80:	4b07      	ldr	r3, [pc, #28]	@ (8001ea0 <vTaskPlaceOnEventList+0x48>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	3318      	adds	r3, #24
 8001e86:	4619      	mov	r1, r3
 8001e88:	6878      	ldr	r0, [r7, #4]
 8001e8a:	f7fe fcd2 	bl	8000832 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8001e8e:	2101      	movs	r1, #1
 8001e90:	6838      	ldr	r0, [r7, #0]
 8001e92:	f000 fadb 	bl	800244c <prvAddCurrentTaskToDelayedList>
}
 8001e96:	bf00      	nop
 8001e98:	3710      	adds	r7, #16
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	200000dc 	.word	0x200000dc

08001ea4 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b086      	sub	sp, #24
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	60f8      	str	r0, [r7, #12]
 8001eac:	60b9      	str	r1, [r7, #8]
 8001eae:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d10b      	bne.n	8001ece <vTaskPlaceOnEventListRestricted+0x2a>
        __asm volatile
 8001eb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001eba:	f383 8811 	msr	BASEPRI, r3
 8001ebe:	f3bf 8f6f 	isb	sy
 8001ec2:	f3bf 8f4f 	dsb	sy
 8001ec6:	613b      	str	r3, [r7, #16]
    }
 8001ec8:	bf00      	nop
 8001eca:	bf00      	nop
 8001ecc:	e7fd      	b.n	8001eca <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	617b      	str	r3, [r7, #20]
 8001ed4:	4b15      	ldr	r3, [pc, #84]	@ (8001f2c <vTaskPlaceOnEventListRestricted+0x88>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	697a      	ldr	r2, [r7, #20]
 8001eda:	61da      	str	r2, [r3, #28]
 8001edc:	4b13      	ldr	r3, [pc, #76]	@ (8001f2c <vTaskPlaceOnEventListRestricted+0x88>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	697a      	ldr	r2, [r7, #20]
 8001ee2:	6892      	ldr	r2, [r2, #8]
 8001ee4:	621a      	str	r2, [r3, #32]
 8001ee6:	4b11      	ldr	r3, [pc, #68]	@ (8001f2c <vTaskPlaceOnEventListRestricted+0x88>)
 8001ee8:	681a      	ldr	r2, [r3, #0]
 8001eea:	697b      	ldr	r3, [r7, #20]
 8001eec:	689b      	ldr	r3, [r3, #8]
 8001eee:	3218      	adds	r2, #24
 8001ef0:	605a      	str	r2, [r3, #4]
 8001ef2:	4b0e      	ldr	r3, [pc, #56]	@ (8001f2c <vTaskPlaceOnEventListRestricted+0x88>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f103 0218 	add.w	r2, r3, #24
 8001efa:	697b      	ldr	r3, [r7, #20]
 8001efc:	609a      	str	r2, [r3, #8]
 8001efe:	4b0b      	ldr	r3, [pc, #44]	@ (8001f2c <vTaskPlaceOnEventListRestricted+0x88>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	68fa      	ldr	r2, [r7, #12]
 8001f04:	629a      	str	r2, [r3, #40]	@ 0x28
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	1c5a      	adds	r2, r3, #1
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d002      	beq.n	8001f1c <vTaskPlaceOnEventListRestricted+0x78>
        {
            xTicksToWait = portMAX_DELAY;
 8001f16:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001f1a:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8001f1c:	6879      	ldr	r1, [r7, #4]
 8001f1e:	68b8      	ldr	r0, [r7, #8]
 8001f20:	f000 fa94 	bl	800244c <prvAddCurrentTaskToDelayedList>
    }
 8001f24:	bf00      	nop
 8001f26:	3718      	adds	r7, #24
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	200000dc 	.word	0x200000dc

08001f30 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b08a      	sub	sp, #40	@ 0x28
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	68db      	ldr	r3, [r3, #12]
 8001f3c:	68db      	ldr	r3, [r3, #12]
 8001f3e:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8001f40:	6a3b      	ldr	r3, [r7, #32]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d10b      	bne.n	8001f5e <xTaskRemoveFromEventList+0x2e>
        __asm volatile
 8001f46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001f4a:	f383 8811 	msr	BASEPRI, r3
 8001f4e:	f3bf 8f6f 	isb	sy
 8001f52:	f3bf 8f4f 	dsb	sy
 8001f56:	60fb      	str	r3, [r7, #12]
    }
 8001f58:	bf00      	nop
 8001f5a:	bf00      	nop
 8001f5c:	e7fd      	b.n	8001f5a <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8001f5e:	6a3b      	ldr	r3, [r7, #32]
 8001f60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f62:	61fb      	str	r3, [r7, #28]
 8001f64:	6a3b      	ldr	r3, [r7, #32]
 8001f66:	69db      	ldr	r3, [r3, #28]
 8001f68:	6a3a      	ldr	r2, [r7, #32]
 8001f6a:	6a12      	ldr	r2, [r2, #32]
 8001f6c:	609a      	str	r2, [r3, #8]
 8001f6e:	6a3b      	ldr	r3, [r7, #32]
 8001f70:	6a1b      	ldr	r3, [r3, #32]
 8001f72:	6a3a      	ldr	r2, [r7, #32]
 8001f74:	69d2      	ldr	r2, [r2, #28]
 8001f76:	605a      	str	r2, [r3, #4]
 8001f78:	69fb      	ldr	r3, [r7, #28]
 8001f7a:	685a      	ldr	r2, [r3, #4]
 8001f7c:	6a3b      	ldr	r3, [r7, #32]
 8001f7e:	3318      	adds	r3, #24
 8001f80:	429a      	cmp	r2, r3
 8001f82:	d103      	bne.n	8001f8c <xTaskRemoveFromEventList+0x5c>
 8001f84:	6a3b      	ldr	r3, [r7, #32]
 8001f86:	6a1a      	ldr	r2, [r3, #32]
 8001f88:	69fb      	ldr	r3, [r7, #28]
 8001f8a:	605a      	str	r2, [r3, #4]
 8001f8c:	6a3b      	ldr	r3, [r7, #32]
 8001f8e:	2200      	movs	r2, #0
 8001f90:	629a      	str	r2, [r3, #40]	@ 0x28
 8001f92:	69fb      	ldr	r3, [r7, #28]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	1e5a      	subs	r2, r3, #1
 8001f98:	69fb      	ldr	r3, [r7, #28]
 8001f9a:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001f9c:	4b4a      	ldr	r3, [pc, #296]	@ (80020c8 <xTaskRemoveFromEventList+0x198>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d161      	bne.n	8002068 <xTaskRemoveFromEventList+0x138>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8001fa4:	6a3b      	ldr	r3, [r7, #32]
 8001fa6:	695b      	ldr	r3, [r3, #20]
 8001fa8:	617b      	str	r3, [r7, #20]
 8001faa:	6a3b      	ldr	r3, [r7, #32]
 8001fac:	689b      	ldr	r3, [r3, #8]
 8001fae:	6a3a      	ldr	r2, [r7, #32]
 8001fb0:	68d2      	ldr	r2, [r2, #12]
 8001fb2:	609a      	str	r2, [r3, #8]
 8001fb4:	6a3b      	ldr	r3, [r7, #32]
 8001fb6:	68db      	ldr	r3, [r3, #12]
 8001fb8:	6a3a      	ldr	r2, [r7, #32]
 8001fba:	6892      	ldr	r2, [r2, #8]
 8001fbc:	605a      	str	r2, [r3, #4]
 8001fbe:	697b      	ldr	r3, [r7, #20]
 8001fc0:	685a      	ldr	r2, [r3, #4]
 8001fc2:	6a3b      	ldr	r3, [r7, #32]
 8001fc4:	3304      	adds	r3, #4
 8001fc6:	429a      	cmp	r2, r3
 8001fc8:	d103      	bne.n	8001fd2 <xTaskRemoveFromEventList+0xa2>
 8001fca:	6a3b      	ldr	r3, [r7, #32]
 8001fcc:	68da      	ldr	r2, [r3, #12]
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	605a      	str	r2, [r3, #4]
 8001fd2:	6a3b      	ldr	r3, [r7, #32]
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	615a      	str	r2, [r3, #20]
 8001fd8:	697b      	ldr	r3, [r7, #20]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	1e5a      	subs	r2, r3, #1
 8001fde:	697b      	ldr	r3, [r7, #20]
 8001fe0:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8001fe2:	6a3b      	ldr	r3, [r7, #32]
 8001fe4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001fe6:	4b39      	ldr	r3, [pc, #228]	@ (80020cc <xTaskRemoveFromEventList+0x19c>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	429a      	cmp	r2, r3
 8001fec:	d903      	bls.n	8001ff6 <xTaskRemoveFromEventList+0xc6>
 8001fee:	6a3b      	ldr	r3, [r7, #32]
 8001ff0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ff2:	4a36      	ldr	r2, [pc, #216]	@ (80020cc <xTaskRemoveFromEventList+0x19c>)
 8001ff4:	6013      	str	r3, [r2, #0]
 8001ff6:	6a3b      	ldr	r3, [r7, #32]
 8001ff8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001ffa:	4935      	ldr	r1, [pc, #212]	@ (80020d0 <xTaskRemoveFromEventList+0x1a0>)
 8001ffc:	4613      	mov	r3, r2
 8001ffe:	009b      	lsls	r3, r3, #2
 8002000:	4413      	add	r3, r2
 8002002:	009b      	lsls	r3, r3, #2
 8002004:	440b      	add	r3, r1
 8002006:	3304      	adds	r3, #4
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	613b      	str	r3, [r7, #16]
 800200c:	6a3b      	ldr	r3, [r7, #32]
 800200e:	693a      	ldr	r2, [r7, #16]
 8002010:	609a      	str	r2, [r3, #8]
 8002012:	693b      	ldr	r3, [r7, #16]
 8002014:	689a      	ldr	r2, [r3, #8]
 8002016:	6a3b      	ldr	r3, [r7, #32]
 8002018:	60da      	str	r2, [r3, #12]
 800201a:	693b      	ldr	r3, [r7, #16]
 800201c:	689b      	ldr	r3, [r3, #8]
 800201e:	6a3a      	ldr	r2, [r7, #32]
 8002020:	3204      	adds	r2, #4
 8002022:	605a      	str	r2, [r3, #4]
 8002024:	6a3b      	ldr	r3, [r7, #32]
 8002026:	1d1a      	adds	r2, r3, #4
 8002028:	693b      	ldr	r3, [r7, #16]
 800202a:	609a      	str	r2, [r3, #8]
 800202c:	6a3b      	ldr	r3, [r7, #32]
 800202e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002030:	4613      	mov	r3, r2
 8002032:	009b      	lsls	r3, r3, #2
 8002034:	4413      	add	r3, r2
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	4a25      	ldr	r2, [pc, #148]	@ (80020d0 <xTaskRemoveFromEventList+0x1a0>)
 800203a:	441a      	add	r2, r3
 800203c:	6a3b      	ldr	r3, [r7, #32]
 800203e:	615a      	str	r2, [r3, #20]
 8002040:	6a3b      	ldr	r3, [r7, #32]
 8002042:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002044:	4922      	ldr	r1, [pc, #136]	@ (80020d0 <xTaskRemoveFromEventList+0x1a0>)
 8002046:	4613      	mov	r3, r2
 8002048:	009b      	lsls	r3, r3, #2
 800204a:	4413      	add	r3, r2
 800204c:	009b      	lsls	r3, r3, #2
 800204e:	440b      	add	r3, r1
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	1c59      	adds	r1, r3, #1
 8002054:	481e      	ldr	r0, [pc, #120]	@ (80020d0 <xTaskRemoveFromEventList+0x1a0>)
 8002056:	4613      	mov	r3, r2
 8002058:	009b      	lsls	r3, r3, #2
 800205a:	4413      	add	r3, r2
 800205c:	009b      	lsls	r3, r3, #2
 800205e:	4403      	add	r3, r0
 8002060:	6019      	str	r1, [r3, #0]
             * normally left unchanged, because it is automatically reset to a new
             * value when the tick count equals xNextTaskUnblockTime.  However if
             * tickless idling is used it might be more important to enter sleep mode
             * at the earliest possible time - so reset xNextTaskUnblockTime here to
             * ensure it is updated at the earliest possible time. */
            prvResetNextTaskUnblockTime();
 8002062:	f000 f9bb 	bl	80023dc <prvResetNextTaskUnblockTime>
 8002066:	e01b      	b.n	80020a0 <xTaskRemoveFromEventList+0x170>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002068:	4b1a      	ldr	r3, [pc, #104]	@ (80020d4 <xTaskRemoveFromEventList+0x1a4>)
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	61bb      	str	r3, [r7, #24]
 800206e:	6a3b      	ldr	r3, [r7, #32]
 8002070:	69ba      	ldr	r2, [r7, #24]
 8002072:	61da      	str	r2, [r3, #28]
 8002074:	69bb      	ldr	r3, [r7, #24]
 8002076:	689a      	ldr	r2, [r3, #8]
 8002078:	6a3b      	ldr	r3, [r7, #32]
 800207a:	621a      	str	r2, [r3, #32]
 800207c:	69bb      	ldr	r3, [r7, #24]
 800207e:	689b      	ldr	r3, [r3, #8]
 8002080:	6a3a      	ldr	r2, [r7, #32]
 8002082:	3218      	adds	r2, #24
 8002084:	605a      	str	r2, [r3, #4]
 8002086:	6a3b      	ldr	r3, [r7, #32]
 8002088:	f103 0218 	add.w	r2, r3, #24
 800208c:	69bb      	ldr	r3, [r7, #24]
 800208e:	609a      	str	r2, [r3, #8]
 8002090:	6a3b      	ldr	r3, [r7, #32]
 8002092:	4a10      	ldr	r2, [pc, #64]	@ (80020d4 <xTaskRemoveFromEventList+0x1a4>)
 8002094:	629a      	str	r2, [r3, #40]	@ 0x28
 8002096:	4b0f      	ldr	r3, [pc, #60]	@ (80020d4 <xTaskRemoveFromEventList+0x1a4>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	3301      	adds	r3, #1
 800209c:	4a0d      	ldr	r2, [pc, #52]	@ (80020d4 <xTaskRemoveFromEventList+0x1a4>)
 800209e:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80020a0:	6a3b      	ldr	r3, [r7, #32]
 80020a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80020a4:	4b0c      	ldr	r3, [pc, #48]	@ (80020d8 <xTaskRemoveFromEventList+0x1a8>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020aa:	429a      	cmp	r2, r3
 80020ac:	d905      	bls.n	80020ba <xTaskRemoveFromEventList+0x18a>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 80020ae:	2301      	movs	r3, #1
 80020b0:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 80020b2:	4b0a      	ldr	r3, [pc, #40]	@ (80020dc <xTaskRemoveFromEventList+0x1ac>)
 80020b4:	2201      	movs	r2, #1
 80020b6:	601a      	str	r2, [r3, #0]
 80020b8:	e001      	b.n	80020be <xTaskRemoveFromEventList+0x18e>
    }
    else
    {
        xReturn = pdFALSE;
 80020ba:	2300      	movs	r3, #0
 80020bc:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    return xReturn;
 80020be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80020c0:	4618      	mov	r0, r3
 80020c2:	3728      	adds	r7, #40	@ 0x28
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bd80      	pop	{r7, pc}
 80020c8:	200001dc 	.word	0x200001dc
 80020cc:	200001bc 	.word	0x200001bc
 80020d0:	200000e0 	.word	0x200000e0
 80020d4:	20000174 	.word	0x20000174
 80020d8:	200000dc 	.word	0x200000dc
 80020dc:	200001c8 	.word	0x200001c8

080020e0 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80020e0:	b480      	push	{r7}
 80020e2:	b083      	sub	sp, #12
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 80020e8:	4b06      	ldr	r3, [pc, #24]	@ (8002104 <vTaskInternalSetTimeOutState+0x24>)
 80020ea:	681a      	ldr	r2, [r3, #0]
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 80020f0:	4b05      	ldr	r3, [pc, #20]	@ (8002108 <vTaskInternalSetTimeOutState+0x28>)
 80020f2:	681a      	ldr	r2, [r3, #0]
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	605a      	str	r2, [r3, #4]
}
 80020f8:	bf00      	nop
 80020fa:	370c      	adds	r7, #12
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bc80      	pop	{r7}
 8002100:	4770      	bx	lr
 8002102:	bf00      	nop
 8002104:	200001cc 	.word	0x200001cc
 8002108:	200001b8 	.word	0x200001b8

0800210c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b088      	sub	sp, #32
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
 8002114:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	2b00      	cmp	r3, #0
 800211a:	d10b      	bne.n	8002134 <xTaskCheckForTimeOut+0x28>
        __asm volatile
 800211c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002120:	f383 8811 	msr	BASEPRI, r3
 8002124:	f3bf 8f6f 	isb	sy
 8002128:	f3bf 8f4f 	dsb	sy
 800212c:	613b      	str	r3, [r7, #16]
    }
 800212e:	bf00      	nop
 8002130:	bf00      	nop
 8002132:	e7fd      	b.n	8002130 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d10b      	bne.n	8002152 <xTaskCheckForTimeOut+0x46>
        __asm volatile
 800213a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800213e:	f383 8811 	msr	BASEPRI, r3
 8002142:	f3bf 8f6f 	isb	sy
 8002146:	f3bf 8f4f 	dsb	sy
 800214a:	60fb      	str	r3, [r7, #12]
    }
 800214c:	bf00      	nop
 800214e:	bf00      	nop
 8002150:	e7fd      	b.n	800214e <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 8002152:	f7fe fcc5 	bl	8000ae0 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8002156:	4b1f      	ldr	r3, [pc, #124]	@ (80021d4 <xTaskCheckForTimeOut+0xc8>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	69ba      	ldr	r2, [r7, #24]
 8002162:	1ad3      	subs	r3, r2, r3
 8002164:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800216e:	d102      	bne.n	8002176 <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8002170:	2300      	movs	r3, #0
 8002172:	61fb      	str	r3, [r7, #28]
 8002174:	e026      	b.n	80021c4 <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681a      	ldr	r2, [r3, #0]
 800217a:	4b17      	ldr	r3, [pc, #92]	@ (80021d8 <xTaskCheckForTimeOut+0xcc>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	429a      	cmp	r2, r3
 8002180:	d00a      	beq.n	8002198 <xTaskCheckForTimeOut+0x8c>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	69ba      	ldr	r2, [r7, #24]
 8002188:	429a      	cmp	r2, r3
 800218a:	d305      	bcc.n	8002198 <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 800218c:	2301      	movs	r3, #1
 800218e:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	2200      	movs	r2, #0
 8002194:	601a      	str	r2, [r3, #0]
 8002196:	e015      	b.n	80021c4 <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	697a      	ldr	r2, [r7, #20]
 800219e:	429a      	cmp	r2, r3
 80021a0:	d20b      	bcs.n	80021ba <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	681a      	ldr	r2, [r3, #0]
 80021a6:	697b      	ldr	r3, [r7, #20]
 80021a8:	1ad2      	subs	r2, r2, r3
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 80021ae:	6878      	ldr	r0, [r7, #4]
 80021b0:	f7ff ff96 	bl	80020e0 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 80021b4:	2300      	movs	r3, #0
 80021b6:	61fb      	str	r3, [r7, #28]
 80021b8:	e004      	b.n	80021c4 <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	2200      	movs	r2, #0
 80021be:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 80021c0:	2301      	movs	r3, #1
 80021c2:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 80021c4:	f7fe fcbc 	bl	8000b40 <vPortExitCritical>

    return xReturn;
 80021c8:	69fb      	ldr	r3, [r7, #28]
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	3720      	adds	r7, #32
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	200001b8 	.word	0x200001b8
 80021d8:	200001cc 	.word	0x200001cc

080021dc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80021dc:	b480      	push	{r7}
 80021de:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 80021e0:	4b03      	ldr	r3, [pc, #12]	@ (80021f0 <vTaskMissedYield+0x14>)
 80021e2:	2201      	movs	r2, #1
 80021e4:	601a      	str	r2, [r3, #0]
}
 80021e6:	bf00      	nop
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bc80      	pop	{r7}
 80021ec:	4770      	bx	lr
 80021ee:	bf00      	nop
 80021f0:	200001c8 	.word	0x200001c8

080021f4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b084      	sub	sp, #16
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80021fc:	f000 f8b0 	bl	8002360 <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002200:	4b18      	ldr	r3, [pc, #96]	@ (8002264 <prvIdleTask+0x70>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	2b01      	cmp	r3, #1
 8002206:	d907      	bls.n	8002218 <prvIdleTask+0x24>
            {
                taskYIELD();
 8002208:	4b17      	ldr	r3, [pc, #92]	@ (8002268 <prvIdleTask+0x74>)
 800220a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800220e:	601a      	str	r2, [r3, #0]
 8002210:	f3bf 8f4f 	dsb	sy
 8002214:	f3bf 8f6f 	isb	sy
            /* It is not desirable to suspend then resume the scheduler on
             * each iteration of the idle task.  Therefore, a preliminary
             * test of the expected idle time is performed without the
             * scheduler suspended.  The result here is not necessarily
             * valid. */
            xExpectedIdleTime = prvGetExpectedIdleTime();
 8002218:	f7ff fb08 	bl	800182c <prvGetExpectedIdleTime>
 800221c:	60f8      	str	r0, [r7, #12]

            if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	2b01      	cmp	r3, #1
 8002222:	d9eb      	bls.n	80021fc <prvIdleTask+0x8>
            {
                vTaskSuspendAll();
 8002224:	f7ff faf4 	bl	8001810 <vTaskSuspendAll>
                {
                    /* Now the scheduler is suspended, the expected idle
                     * time can be sampled again, and this time its value can
                     * be used. */
                    configASSERT( xNextTaskUnblockTime >= xTickCount );
 8002228:	4b10      	ldr	r3, [pc, #64]	@ (800226c <prvIdleTask+0x78>)
 800222a:	681a      	ldr	r2, [r3, #0]
 800222c:	4b10      	ldr	r3, [pc, #64]	@ (8002270 <prvIdleTask+0x7c>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	429a      	cmp	r2, r3
 8002232:	d20b      	bcs.n	800224c <prvIdleTask+0x58>
        __asm volatile
 8002234:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002238:	f383 8811 	msr	BASEPRI, r3
 800223c:	f3bf 8f6f 	isb	sy
 8002240:	f3bf 8f4f 	dsb	sy
 8002244:	60bb      	str	r3, [r7, #8]
    }
 8002246:	bf00      	nop
 8002248:	bf00      	nop
 800224a:	e7fd      	b.n	8002248 <prvIdleTask+0x54>
                    xExpectedIdleTime = prvGetExpectedIdleTime();
 800224c:	f7ff faee 	bl	800182c <prvGetExpectedIdleTime>
 8002250:	60f8      	str	r0, [r7, #12]
                    /* Define the following macro to set xExpectedIdleTime to 0
                     * if the application does not want
                     * portSUPPRESS_TICKS_AND_SLEEP() to be called. */
                    configPRE_SUPPRESS_TICKS_AND_SLEEP_PROCESSING( xExpectedIdleTime );

                    if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	2b01      	cmp	r3, #1
 8002256:	d902      	bls.n	800225e <prvIdleTask+0x6a>
                    {
                        traceLOW_POWER_IDLE_BEGIN();
                        portSUPPRESS_TICKS_AND_SLEEP( xExpectedIdleTime );
 8002258:	68f8      	ldr	r0, [r7, #12]
 800225a:	f7fe fce7 	bl	8000c2c <vPortSuppressTicksAndSleep>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                ( void ) xTaskResumeAll();
 800225e:	f7ff fb1b 	bl	8001898 <xTaskResumeAll>
        prvCheckTasksWaitingTermination();
 8002262:	e7cb      	b.n	80021fc <prvIdleTask+0x8>
 8002264:	200000e0 	.word	0x200000e0
 8002268:	e000ed04 	.word	0xe000ed04
 800226c:	200001d4 	.word	0x200001d4
 8002270:	200001b8 	.word	0x200001b8

08002274 <eTaskConfirmSleepModeStatus>:
/*-----------------------------------------------------------*/

#if ( configUSE_TICKLESS_IDLE != 0 )

    eSleepModeStatus eTaskConfirmSleepModeStatus( void )
    {
 8002274:	b480      	push	{r7}
 8002276:	b083      	sub	sp, #12
 8002278:	af00      	add	r7, sp, #0
        #if ( INCLUDE_vTaskSuspend == 1 )
            /* The idle task exists in addition to the application tasks. */
            const UBaseType_t uxNonApplicationTasks = 1;
 800227a:	2301      	movs	r3, #1
 800227c:	603b      	str	r3, [r7, #0]
        #endif /* INCLUDE_vTaskSuspend */

        eSleepModeStatus eReturn = eStandardSleep;
 800227e:	2301      	movs	r3, #1
 8002280:	71fb      	strb	r3, [r7, #7]

        /* This function must be called from a critical section. */

        if( listCURRENT_LIST_LENGTH( &xPendingReadyList ) != 0 )
 8002282:	4b12      	ldr	r3, [pc, #72]	@ (80022cc <eTaskConfirmSleepModeStatus+0x58>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d002      	beq.n	8002290 <eTaskConfirmSleepModeStatus+0x1c>
        {
            /* A task was made ready while the scheduler was suspended. */
            eReturn = eAbortSleep;
 800228a:	2300      	movs	r3, #0
 800228c:	71fb      	strb	r3, [r7, #7]
 800228e:	e017      	b.n	80022c0 <eTaskConfirmSleepModeStatus+0x4c>
        }
        else if( xYieldPending != pdFALSE )
 8002290:	4b0f      	ldr	r3, [pc, #60]	@ (80022d0 <eTaskConfirmSleepModeStatus+0x5c>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d002      	beq.n	800229e <eTaskConfirmSleepModeStatus+0x2a>
        {
            /* A yield was pended while the scheduler was suspended. */
            eReturn = eAbortSleep;
 8002298:	2300      	movs	r3, #0
 800229a:	71fb      	strb	r3, [r7, #7]
 800229c:	e010      	b.n	80022c0 <eTaskConfirmSleepModeStatus+0x4c>
        }
        else if( xPendedTicks != 0 )
 800229e:	4b0d      	ldr	r3, [pc, #52]	@ (80022d4 <eTaskConfirmSleepModeStatus+0x60>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d002      	beq.n	80022ac <eTaskConfirmSleepModeStatus+0x38>
        {
            /* A tick interrupt has already occurred but was held pending
             * because the scheduler is suspended. */
            eReturn = eAbortSleep;
 80022a6:	2300      	movs	r3, #0
 80022a8:	71fb      	strb	r3, [r7, #7]
 80022aa:	e009      	b.n	80022c0 <eTaskConfirmSleepModeStatus+0x4c>
        }

        #if ( INCLUDE_vTaskSuspend == 1 )
            else if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == ( uxCurrentNumberOfTasks - uxNonApplicationTasks ) )
 80022ac:	4b0a      	ldr	r3, [pc, #40]	@ (80022d8 <eTaskConfirmSleepModeStatus+0x64>)
 80022ae:	681a      	ldr	r2, [r3, #0]
 80022b0:	4b0a      	ldr	r3, [pc, #40]	@ (80022dc <eTaskConfirmSleepModeStatus+0x68>)
 80022b2:	6819      	ldr	r1, [r3, #0]
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	1acb      	subs	r3, r1, r3
 80022b8:	429a      	cmp	r2, r3
 80022ba:	d101      	bne.n	80022c0 <eTaskConfirmSleepModeStatus+0x4c>
            {
                /* If all the tasks are in the suspended list (which might mean they
                 * have an infinite block time rather than actually being suspended)
                 * then it is safe to turn all clocks off and just wait for external
                 * interrupts. */
                eReturn = eNoTasksWaitingTimeout;
 80022bc:	2302      	movs	r3, #2
 80022be:	71fb      	strb	r3, [r7, #7]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return eReturn;
 80022c0:	79fb      	ldrb	r3, [r7, #7]
    }
 80022c2:	4618      	mov	r0, r3
 80022c4:	370c      	adds	r7, #12
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bc80      	pop	{r7}
 80022ca:	4770      	bx	lr
 80022cc:	20000174 	.word	0x20000174
 80022d0:	200001c8 	.word	0x200001c8
 80022d4:	200001c4 	.word	0x200001c4
 80022d8:	200001a0 	.word	0x200001a0
 80022dc:	200001b4 	.word	0x200001b4

080022e0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b082      	sub	sp, #8
 80022e4:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80022e6:	2300      	movs	r3, #0
 80022e8:	607b      	str	r3, [r7, #4]
 80022ea:	e00c      	b.n	8002306 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80022ec:	687a      	ldr	r2, [r7, #4]
 80022ee:	4613      	mov	r3, r2
 80022f0:	009b      	lsls	r3, r3, #2
 80022f2:	4413      	add	r3, r2
 80022f4:	009b      	lsls	r3, r3, #2
 80022f6:	4a12      	ldr	r2, [pc, #72]	@ (8002340 <prvInitialiseTaskLists+0x60>)
 80022f8:	4413      	add	r3, r2
 80022fa:	4618      	mov	r0, r3
 80022fc:	f7fe fa6e 	bl	80007dc <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	3301      	adds	r3, #1
 8002304:	607b      	str	r3, [r7, #4]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2b04      	cmp	r3, #4
 800230a:	d9ef      	bls.n	80022ec <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 800230c:	480d      	ldr	r0, [pc, #52]	@ (8002344 <prvInitialiseTaskLists+0x64>)
 800230e:	f7fe fa65 	bl	80007dc <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8002312:	480d      	ldr	r0, [pc, #52]	@ (8002348 <prvInitialiseTaskLists+0x68>)
 8002314:	f7fe fa62 	bl	80007dc <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8002318:	480c      	ldr	r0, [pc, #48]	@ (800234c <prvInitialiseTaskLists+0x6c>)
 800231a:	f7fe fa5f 	bl	80007dc <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 800231e:	480c      	ldr	r0, [pc, #48]	@ (8002350 <prvInitialiseTaskLists+0x70>)
 8002320:	f7fe fa5c 	bl	80007dc <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8002324:	480b      	ldr	r0, [pc, #44]	@ (8002354 <prvInitialiseTaskLists+0x74>)
 8002326:	f7fe fa59 	bl	80007dc <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800232a:	4b0b      	ldr	r3, [pc, #44]	@ (8002358 <prvInitialiseTaskLists+0x78>)
 800232c:	4a05      	ldr	r2, [pc, #20]	@ (8002344 <prvInitialiseTaskLists+0x64>)
 800232e:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002330:	4b0a      	ldr	r3, [pc, #40]	@ (800235c <prvInitialiseTaskLists+0x7c>)
 8002332:	4a05      	ldr	r2, [pc, #20]	@ (8002348 <prvInitialiseTaskLists+0x68>)
 8002334:	601a      	str	r2, [r3, #0]
}
 8002336:	bf00      	nop
 8002338:	3708      	adds	r7, #8
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	200000e0 	.word	0x200000e0
 8002344:	20000144 	.word	0x20000144
 8002348:	20000158 	.word	0x20000158
 800234c:	20000174 	.word	0x20000174
 8002350:	20000188 	.word	0x20000188
 8002354:	200001a0 	.word	0x200001a0
 8002358:	2000016c 	.word	0x2000016c
 800235c:	20000170 	.word	0x20000170

08002360 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b082      	sub	sp, #8
 8002364:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002366:	e019      	b.n	800239c <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 8002368:	f7fe fbba 	bl	8000ae0 <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800236c:	4b10      	ldr	r3, [pc, #64]	@ (80023b0 <prvCheckTasksWaitingTermination+0x50>)
 800236e:	68db      	ldr	r3, [r3, #12]
 8002370:	68db      	ldr	r3, [r3, #12]
 8002372:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	3304      	adds	r3, #4
 8002378:	4618      	mov	r0, r3
 800237a:	f7fe fa92 	bl	80008a2 <uxListRemove>
                --uxCurrentNumberOfTasks;
 800237e:	4b0d      	ldr	r3, [pc, #52]	@ (80023b4 <prvCheckTasksWaitingTermination+0x54>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	3b01      	subs	r3, #1
 8002384:	4a0b      	ldr	r2, [pc, #44]	@ (80023b4 <prvCheckTasksWaitingTermination+0x54>)
 8002386:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 8002388:	4b0b      	ldr	r3, [pc, #44]	@ (80023b8 <prvCheckTasksWaitingTermination+0x58>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	3b01      	subs	r3, #1
 800238e:	4a0a      	ldr	r2, [pc, #40]	@ (80023b8 <prvCheckTasksWaitingTermination+0x58>)
 8002390:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 8002392:	f7fe fbd5 	bl	8000b40 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 8002396:	6878      	ldr	r0, [r7, #4]
 8002398:	f000 f810 	bl	80023bc <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800239c:	4b06      	ldr	r3, [pc, #24]	@ (80023b8 <prvCheckTasksWaitingTermination+0x58>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d1e1      	bne.n	8002368 <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 80023a4:	bf00      	nop
 80023a6:	bf00      	nop
 80023a8:	3708      	adds	r7, #8
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	20000188 	.word	0x20000188
 80023b4:	200001b4 	.word	0x200001b4
 80023b8:	2000019c 	.word	0x2000019c

080023bc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 80023bc:	b580      	push	{r7, lr}
 80023be:	b082      	sub	sp, #8
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023c8:	4618      	mov	r0, r3
 80023ca:	f7fe f9f5 	bl	80007b8 <vPortFree>
            vPortFree( pxTCB );
 80023ce:	6878      	ldr	r0, [r7, #4]
 80023d0:	f7fe f9f2 	bl	80007b8 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 80023d4:	bf00      	nop
 80023d6:	3708      	adds	r7, #8
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}

080023dc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80023dc:	b480      	push	{r7}
 80023de:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80023e0:	4b09      	ldr	r3, [pc, #36]	@ (8002408 <prvResetNextTaskUnblockTime+0x2c>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d104      	bne.n	80023f4 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80023ea:	4b08      	ldr	r3, [pc, #32]	@ (800240c <prvResetNextTaskUnblockTime+0x30>)
 80023ec:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80023f0:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80023f2:	e005      	b.n	8002400 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80023f4:	4b04      	ldr	r3, [pc, #16]	@ (8002408 <prvResetNextTaskUnblockTime+0x2c>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	68db      	ldr	r3, [r3, #12]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4a03      	ldr	r2, [pc, #12]	@ (800240c <prvResetNextTaskUnblockTime+0x30>)
 80023fe:	6013      	str	r3, [r2, #0]
}
 8002400:	bf00      	nop
 8002402:	46bd      	mov	sp, r7
 8002404:	bc80      	pop	{r7}
 8002406:	4770      	bx	lr
 8002408:	2000016c 	.word	0x2000016c
 800240c:	200001d4 	.word	0x200001d4

08002410 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8002410:	b480      	push	{r7}
 8002412:	b083      	sub	sp, #12
 8002414:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8002416:	4b0b      	ldr	r3, [pc, #44]	@ (8002444 <xTaskGetSchedulerState+0x34>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d102      	bne.n	8002424 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 800241e:	2301      	movs	r3, #1
 8002420:	607b      	str	r3, [r7, #4]
 8002422:	e008      	b.n	8002436 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002424:	4b08      	ldr	r3, [pc, #32]	@ (8002448 <xTaskGetSchedulerState+0x38>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d102      	bne.n	8002432 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 800242c:	2302      	movs	r3, #2
 800242e:	607b      	str	r3, [r7, #4]
 8002430:	e001      	b.n	8002436 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8002432:	2300      	movs	r3, #0
 8002434:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8002436:	687b      	ldr	r3, [r7, #4]
    }
 8002438:	4618      	mov	r0, r3
 800243a:	370c      	adds	r7, #12
 800243c:	46bd      	mov	sp, r7
 800243e:	bc80      	pop	{r7}
 8002440:	4770      	bx	lr
 8002442:	bf00      	nop
 8002444:	200001c0 	.word	0x200001c0
 8002448:	200001dc 	.word	0x200001dc

0800244c <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b086      	sub	sp, #24
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
 8002454:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8002456:	4b2e      	ldr	r3, [pc, #184]	@ (8002510 <prvAddCurrentTaskToDelayedList+0xc4>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800245c:	4b2d      	ldr	r3, [pc, #180]	@ (8002514 <prvAddCurrentTaskToDelayedList+0xc8>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	3304      	adds	r3, #4
 8002462:	4618      	mov	r0, r3
 8002464:	f7fe fa1d 	bl	80008a2 <uxListRemove>
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800246e:	d124      	bne.n	80024ba <prvAddCurrentTaskToDelayedList+0x6e>
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d021      	beq.n	80024ba <prvAddCurrentTaskToDelayedList+0x6e>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002476:	4b28      	ldr	r3, [pc, #160]	@ (8002518 <prvAddCurrentTaskToDelayedList+0xcc>)
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	613b      	str	r3, [r7, #16]
 800247c:	4b25      	ldr	r3, [pc, #148]	@ (8002514 <prvAddCurrentTaskToDelayedList+0xc8>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	693a      	ldr	r2, [r7, #16]
 8002482:	609a      	str	r2, [r3, #8]
 8002484:	4b23      	ldr	r3, [pc, #140]	@ (8002514 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	693a      	ldr	r2, [r7, #16]
 800248a:	6892      	ldr	r2, [r2, #8]
 800248c:	60da      	str	r2, [r3, #12]
 800248e:	4b21      	ldr	r3, [pc, #132]	@ (8002514 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002490:	681a      	ldr	r2, [r3, #0]
 8002492:	693b      	ldr	r3, [r7, #16]
 8002494:	689b      	ldr	r3, [r3, #8]
 8002496:	3204      	adds	r2, #4
 8002498:	605a      	str	r2, [r3, #4]
 800249a:	4b1e      	ldr	r3, [pc, #120]	@ (8002514 <prvAddCurrentTaskToDelayedList+0xc8>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	1d1a      	adds	r2, r3, #4
 80024a0:	693b      	ldr	r3, [r7, #16]
 80024a2:	609a      	str	r2, [r3, #8]
 80024a4:	4b1b      	ldr	r3, [pc, #108]	@ (8002514 <prvAddCurrentTaskToDelayedList+0xc8>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a1b      	ldr	r2, [pc, #108]	@ (8002518 <prvAddCurrentTaskToDelayedList+0xcc>)
 80024aa:	615a      	str	r2, [r3, #20]
 80024ac:	4b1a      	ldr	r3, [pc, #104]	@ (8002518 <prvAddCurrentTaskToDelayedList+0xcc>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	3301      	adds	r3, #1
 80024b2:	4a19      	ldr	r2, [pc, #100]	@ (8002518 <prvAddCurrentTaskToDelayedList+0xcc>)
 80024b4:	6013      	str	r3, [r2, #0]
 80024b6:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 80024b8:	e026      	b.n	8002508 <prvAddCurrentTaskToDelayedList+0xbc>
            xTimeToWake = xConstTickCount + xTicksToWait;
 80024ba:	697a      	ldr	r2, [r7, #20]
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	4413      	add	r3, r2
 80024c0:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80024c2:	4b14      	ldr	r3, [pc, #80]	@ (8002514 <prvAddCurrentTaskToDelayedList+0xc8>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	68fa      	ldr	r2, [r7, #12]
 80024c8:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 80024ca:	68fa      	ldr	r2, [r7, #12]
 80024cc:	697b      	ldr	r3, [r7, #20]
 80024ce:	429a      	cmp	r2, r3
 80024d0:	d209      	bcs.n	80024e6 <prvAddCurrentTaskToDelayedList+0x9a>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80024d2:	4b12      	ldr	r3, [pc, #72]	@ (800251c <prvAddCurrentTaskToDelayedList+0xd0>)
 80024d4:	681a      	ldr	r2, [r3, #0]
 80024d6:	4b0f      	ldr	r3, [pc, #60]	@ (8002514 <prvAddCurrentTaskToDelayedList+0xc8>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	3304      	adds	r3, #4
 80024dc:	4619      	mov	r1, r3
 80024de:	4610      	mov	r0, r2
 80024e0:	f7fe f9a7 	bl	8000832 <vListInsert>
}
 80024e4:	e010      	b.n	8002508 <prvAddCurrentTaskToDelayedList+0xbc>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80024e6:	4b0e      	ldr	r3, [pc, #56]	@ (8002520 <prvAddCurrentTaskToDelayedList+0xd4>)
 80024e8:	681a      	ldr	r2, [r3, #0]
 80024ea:	4b0a      	ldr	r3, [pc, #40]	@ (8002514 <prvAddCurrentTaskToDelayedList+0xc8>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	3304      	adds	r3, #4
 80024f0:	4619      	mov	r1, r3
 80024f2:	4610      	mov	r0, r2
 80024f4:	f7fe f99d 	bl	8000832 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 80024f8:	4b0a      	ldr	r3, [pc, #40]	@ (8002524 <prvAddCurrentTaskToDelayedList+0xd8>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	68fa      	ldr	r2, [r7, #12]
 80024fe:	429a      	cmp	r2, r3
 8002500:	d202      	bcs.n	8002508 <prvAddCurrentTaskToDelayedList+0xbc>
                    xNextTaskUnblockTime = xTimeToWake;
 8002502:	4a08      	ldr	r2, [pc, #32]	@ (8002524 <prvAddCurrentTaskToDelayedList+0xd8>)
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	6013      	str	r3, [r2, #0]
}
 8002508:	bf00      	nop
 800250a:	3718      	adds	r7, #24
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}
 8002510:	200001b8 	.word	0x200001b8
 8002514:	200000dc 	.word	0x200000dc
 8002518:	200001a0 	.word	0x200001a0
 800251c:	20000170 	.word	0x20000170
 8002520:	2000016c 	.word	0x2000016c
 8002524:	200001d4 	.word	0x200001d4

08002528 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8002528:	b580      	push	{r7, lr}
 800252a:	b084      	sub	sp, #16
 800252c:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 800252e:	2300      	movs	r3, #0
 8002530:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8002532:	f000 fa4b 	bl	80029cc <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8002536:	4b11      	ldr	r3, [pc, #68]	@ (800257c <xTimerCreateTimerTask+0x54>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d00a      	beq.n	8002554 <xTimerCreateTimerTask+0x2c>
                    xReturn = pdPASS;
                }
            }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
            {
                xReturn = xTaskCreate( prvTimerTask,
 800253e:	4b10      	ldr	r3, [pc, #64]	@ (8002580 <xTimerCreateTimerTask+0x58>)
 8002540:	9301      	str	r3, [sp, #4]
 8002542:	2303      	movs	r3, #3
 8002544:	9300      	str	r3, [sp, #0]
 8002546:	2300      	movs	r3, #0
 8002548:	2280      	movs	r2, #128	@ 0x80
 800254a:	490e      	ldr	r1, [pc, #56]	@ (8002584 <xTimerCreateTimerTask+0x5c>)
 800254c:	480e      	ldr	r0, [pc, #56]	@ (8002588 <xTimerCreateTimerTask+0x60>)
 800254e:	f7fe ff69 	bl	8001424 <xTaskCreate>
 8002552:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d10b      	bne.n	8002572 <xTimerCreateTimerTask+0x4a>
        __asm volatile
 800255a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800255e:	f383 8811 	msr	BASEPRI, r3
 8002562:	f3bf 8f6f 	isb	sy
 8002566:	f3bf 8f4f 	dsb	sy
 800256a:	603b      	str	r3, [r7, #0]
    }
 800256c:	bf00      	nop
 800256e:	bf00      	nop
 8002570:	e7fd      	b.n	800256e <xTimerCreateTimerTask+0x46>
        return xReturn;
 8002572:	687b      	ldr	r3, [r7, #4]
    }
 8002574:	4618      	mov	r0, r3
 8002576:	3708      	adds	r7, #8
 8002578:	46bd      	mov	sp, r7
 800257a:	bd80      	pop	{r7, pc}
 800257c:	20000210 	.word	0x20000210
 8002580:	20000214 	.word	0x20000214
 8002584:	0800656c 	.word	0x0800656c
 8002588:	08002631 	.word	0x08002631

0800258c <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 800258c:	b580      	push	{r7, lr}
 800258e:	b084      	sub	sp, #16
 8002590:	af00      	add	r7, sp, #0
 8002592:	60f8      	str	r0, [r7, #12]
 8002594:	60b9      	str	r1, [r7, #8]
 8002596:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8002598:	e008      	b.n	80025ac <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	699b      	ldr	r3, [r3, #24]
 800259e:	68ba      	ldr	r2, [r7, #8]
 80025a0:	4413      	add	r3, r2
 80025a2:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	6a1b      	ldr	r3, [r3, #32]
 80025a8:	68f8      	ldr	r0, [r7, #12]
 80025aa:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	699a      	ldr	r2, [r3, #24]
 80025b0:	68bb      	ldr	r3, [r7, #8]
 80025b2:	18d1      	adds	r1, r2, r3
 80025b4:	68bb      	ldr	r3, [r7, #8]
 80025b6:	687a      	ldr	r2, [r7, #4]
 80025b8:	68f8      	ldr	r0, [r7, #12]
 80025ba:	f000 f8dd 	bl	8002778 <prvInsertTimerInActiveList>
 80025be:	4603      	mov	r3, r0
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d1ea      	bne.n	800259a <prvReloadTimer+0xe>
        }
    }
 80025c4:	bf00      	nop
 80025c6:	bf00      	nop
 80025c8:	3710      	adds	r7, #16
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}
	...

080025d0 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b084      	sub	sp, #16
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
 80025d8:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80025da:	4b14      	ldr	r3, [pc, #80]	@ (800262c <prvProcessExpiredTimer+0x5c>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	68db      	ldr	r3, [r3, #12]
 80025e0:	68db      	ldr	r3, [r3, #12]
 80025e2:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	3304      	adds	r3, #4
 80025e8:	4618      	mov	r0, r3
 80025ea:	f7fe f95a 	bl	80008a2 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80025f4:	f003 0304 	and.w	r3, r3, #4
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d005      	beq.n	8002608 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 80025fc:	683a      	ldr	r2, [r7, #0]
 80025fe:	6879      	ldr	r1, [r7, #4]
 8002600:	68f8      	ldr	r0, [r7, #12]
 8002602:	f7ff ffc3 	bl	800258c <prvReloadTimer>
 8002606:	e008      	b.n	800261a <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800260e:	f023 0301 	bic.w	r3, r3, #1
 8002612:	b2da      	uxtb	r2, r3
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	6a1b      	ldr	r3, [r3, #32]
 800261e:	68f8      	ldr	r0, [r7, #12]
 8002620:	4798      	blx	r3
    }
 8002622:	bf00      	nop
 8002624:	3710      	adds	r7, #16
 8002626:	46bd      	mov	sp, r7
 8002628:	bd80      	pop	{r7, pc}
 800262a:	bf00      	nop
 800262c:	20000208 	.word	0x20000208

08002630 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8002630:	b580      	push	{r7, lr}
 8002632:	b084      	sub	sp, #16
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8002638:	f107 0308 	add.w	r3, r7, #8
 800263c:	4618      	mov	r0, r3
 800263e:	f000 f859 	bl	80026f4 <prvGetNextExpireTime>
 8002642:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	4619      	mov	r1, r3
 8002648:	68f8      	ldr	r0, [r7, #12]
 800264a:	f000 f805 	bl	8002658 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 800264e:	f000 f8d5 	bl	80027fc <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8002652:	bf00      	nop
 8002654:	e7f0      	b.n	8002638 <prvTimerTask+0x8>
	...

08002658 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8002658:	b580      	push	{r7, lr}
 800265a:	b084      	sub	sp, #16
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
 8002660:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8002662:	f7ff f8d5 	bl	8001810 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8002666:	f107 0308 	add.w	r3, r7, #8
 800266a:	4618      	mov	r0, r3
 800266c:	f000 f864 	bl	8002738 <prvSampleTimeNow>
 8002670:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8002672:	68bb      	ldr	r3, [r7, #8]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d130      	bne.n	80026da <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d10a      	bne.n	8002694 <prvProcessTimerOrBlockTask+0x3c>
 800267e:	687a      	ldr	r2, [r7, #4]
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	429a      	cmp	r2, r3
 8002684:	d806      	bhi.n	8002694 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8002686:	f7ff f907 	bl	8001898 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800268a:	68f9      	ldr	r1, [r7, #12]
 800268c:	6878      	ldr	r0, [r7, #4]
 800268e:	f7ff ff9f 	bl	80025d0 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8002692:	e024      	b.n	80026de <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d008      	beq.n	80026ac <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800269a:	4b13      	ldr	r3, [pc, #76]	@ (80026e8 <prvProcessTimerOrBlockTask+0x90>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d101      	bne.n	80026a8 <prvProcessTimerOrBlockTask+0x50>
 80026a4:	2301      	movs	r3, #1
 80026a6:	e000      	b.n	80026aa <prvProcessTimerOrBlockTask+0x52>
 80026a8:	2300      	movs	r3, #0
 80026aa:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80026ac:	4b0f      	ldr	r3, [pc, #60]	@ (80026ec <prvProcessTimerOrBlockTask+0x94>)
 80026ae:	6818      	ldr	r0, [r3, #0]
 80026b0:	687a      	ldr	r2, [r7, #4]
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	1ad3      	subs	r3, r2, r3
 80026b6:	683a      	ldr	r2, [r7, #0]
 80026b8:	4619      	mov	r1, r3
 80026ba:	f7fe fe7f 	bl	80013bc <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 80026be:	f7ff f8eb 	bl	8001898 <xTaskResumeAll>
 80026c2:	4603      	mov	r3, r0
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d10a      	bne.n	80026de <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 80026c8:	4b09      	ldr	r3, [pc, #36]	@ (80026f0 <prvProcessTimerOrBlockTask+0x98>)
 80026ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80026ce:	601a      	str	r2, [r3, #0]
 80026d0:	f3bf 8f4f 	dsb	sy
 80026d4:	f3bf 8f6f 	isb	sy
    }
 80026d8:	e001      	b.n	80026de <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 80026da:	f7ff f8dd 	bl	8001898 <xTaskResumeAll>
    }
 80026de:	bf00      	nop
 80026e0:	3710      	adds	r7, #16
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}
 80026e6:	bf00      	nop
 80026e8:	2000020c 	.word	0x2000020c
 80026ec:	20000210 	.word	0x20000210
 80026f0:	e000ed04 	.word	0xe000ed04

080026f4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 80026f4:	b480      	push	{r7}
 80026f6:	b085      	sub	sp, #20
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80026fc:	4b0d      	ldr	r3, [pc, #52]	@ (8002734 <prvGetNextExpireTime+0x40>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d101      	bne.n	800270a <prvGetNextExpireTime+0x16>
 8002706:	2201      	movs	r2, #1
 8002708:	e000      	b.n	800270c <prvGetNextExpireTime+0x18>
 800270a:	2200      	movs	r2, #0
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	2b00      	cmp	r3, #0
 8002716:	d105      	bne.n	8002724 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002718:	4b06      	ldr	r3, [pc, #24]	@ (8002734 <prvGetNextExpireTime+0x40>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	68db      	ldr	r3, [r3, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	60fb      	str	r3, [r7, #12]
 8002722:	e001      	b.n	8002728 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8002724:	2300      	movs	r3, #0
 8002726:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8002728:	68fb      	ldr	r3, [r7, #12]
    }
 800272a:	4618      	mov	r0, r3
 800272c:	3714      	adds	r7, #20
 800272e:	46bd      	mov	sp, r7
 8002730:	bc80      	pop	{r7}
 8002732:	4770      	bx	lr
 8002734:	20000208 	.word	0x20000208

08002738 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8002738:	b580      	push	{r7, lr}
 800273a:	b084      	sub	sp, #16
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8002740:	f7ff f9a8 	bl	8001a94 <xTaskGetTickCount>
 8002744:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8002746:	4b0b      	ldr	r3, [pc, #44]	@ (8002774 <prvSampleTimeNow+0x3c>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	68fa      	ldr	r2, [r7, #12]
 800274c:	429a      	cmp	r2, r3
 800274e:	d205      	bcs.n	800275c <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8002750:	f000 f916 	bl	8002980 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2201      	movs	r2, #1
 8002758:	601a      	str	r2, [r3, #0]
 800275a:	e002      	b.n	8002762 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2200      	movs	r2, #0
 8002760:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8002762:	4a04      	ldr	r2, [pc, #16]	@ (8002774 <prvSampleTimeNow+0x3c>)
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8002768:	68fb      	ldr	r3, [r7, #12]
    }
 800276a:	4618      	mov	r0, r3
 800276c:	3710      	adds	r7, #16
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}
 8002772:	bf00      	nop
 8002774:	20000218 	.word	0x20000218

08002778 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8002778:	b580      	push	{r7, lr}
 800277a:	b086      	sub	sp, #24
 800277c:	af00      	add	r7, sp, #0
 800277e:	60f8      	str	r0, [r7, #12]
 8002780:	60b9      	str	r1, [r7, #8]
 8002782:	607a      	str	r2, [r7, #4]
 8002784:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8002786:	2300      	movs	r3, #0
 8002788:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	68ba      	ldr	r2, [r7, #8]
 800278e:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	68fa      	ldr	r2, [r7, #12]
 8002794:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8002796:	68ba      	ldr	r2, [r7, #8]
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	429a      	cmp	r2, r3
 800279c:	d812      	bhi.n	80027c4 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800279e:	687a      	ldr	r2, [r7, #4]
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	1ad2      	subs	r2, r2, r3
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	699b      	ldr	r3, [r3, #24]
 80027a8:	429a      	cmp	r2, r3
 80027aa:	d302      	bcc.n	80027b2 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 80027ac:	2301      	movs	r3, #1
 80027ae:	617b      	str	r3, [r7, #20]
 80027b0:	e01b      	b.n	80027ea <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80027b2:	4b10      	ldr	r3, [pc, #64]	@ (80027f4 <prvInsertTimerInActiveList+0x7c>)
 80027b4:	681a      	ldr	r2, [r3, #0]
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	3304      	adds	r3, #4
 80027ba:	4619      	mov	r1, r3
 80027bc:	4610      	mov	r0, r2
 80027be:	f7fe f838 	bl	8000832 <vListInsert>
 80027c2:	e012      	b.n	80027ea <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80027c4:	687a      	ldr	r2, [r7, #4]
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	429a      	cmp	r2, r3
 80027ca:	d206      	bcs.n	80027da <prvInsertTimerInActiveList+0x62>
 80027cc:	68ba      	ldr	r2, [r7, #8]
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	429a      	cmp	r2, r3
 80027d2:	d302      	bcc.n	80027da <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 80027d4:	2301      	movs	r3, #1
 80027d6:	617b      	str	r3, [r7, #20]
 80027d8:	e007      	b.n	80027ea <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80027da:	4b07      	ldr	r3, [pc, #28]	@ (80027f8 <prvInsertTimerInActiveList+0x80>)
 80027dc:	681a      	ldr	r2, [r3, #0]
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	3304      	adds	r3, #4
 80027e2:	4619      	mov	r1, r3
 80027e4:	4610      	mov	r0, r2
 80027e6:	f7fe f824 	bl	8000832 <vListInsert>
            }
        }

        return xProcessTimerNow;
 80027ea:	697b      	ldr	r3, [r7, #20]
    }
 80027ec:	4618      	mov	r0, r3
 80027ee:	3718      	adds	r7, #24
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd80      	pop	{r7, pc}
 80027f4:	2000020c 	.word	0x2000020c
 80027f8:	20000208 	.word	0x20000208

080027fc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b088      	sub	sp, #32
 8002800:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8002802:	e0a9      	b.n	8002958 <prvProcessReceivedCommands+0x15c>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8002804:	68bb      	ldr	r3, [r7, #8]
 8002806:	2b00      	cmp	r3, #0
 8002808:	f2c0 80a6 	blt.w	8002958 <prvProcessReceivedCommands+0x15c>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800280c:	693b      	ldr	r3, [r7, #16]
 800280e:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8002810:	69fb      	ldr	r3, [r7, #28]
 8002812:	695b      	ldr	r3, [r3, #20]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d004      	beq.n	8002822 <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002818:	69fb      	ldr	r3, [r7, #28]
 800281a:	3304      	adds	r3, #4
 800281c:	4618      	mov	r0, r3
 800281e:	f7fe f840 	bl	80008a2 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8002822:	1d3b      	adds	r3, r7, #4
 8002824:	4618      	mov	r0, r3
 8002826:	f7ff ff87 	bl	8002738 <prvSampleTimeNow>
 800282a:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	3b01      	subs	r3, #1
 8002830:	2b08      	cmp	r3, #8
 8002832:	f200 808e 	bhi.w	8002952 <prvProcessReceivedCommands+0x156>
 8002836:	a201      	add	r2, pc, #4	@ (adr r2, 800283c <prvProcessReceivedCommands+0x40>)
 8002838:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800283c:	08002861 	.word	0x08002861
 8002840:	08002861 	.word	0x08002861
 8002844:	080028c9 	.word	0x080028c9
 8002848:	080028dd 	.word	0x080028dd
 800284c:	08002929 	.word	0x08002929
 8002850:	08002861 	.word	0x08002861
 8002854:	08002861 	.word	0x08002861
 8002858:	080028c9 	.word	0x080028c9
 800285c:	080028dd 	.word	0x080028dd
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8002860:	69fb      	ldr	r3, [r7, #28]
 8002862:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002866:	f043 0301 	orr.w	r3, r3, #1
 800286a:	b2da      	uxtb	r2, r3
 800286c:	69fb      	ldr	r3, [r7, #28]
 800286e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8002872:	68fa      	ldr	r2, [r7, #12]
 8002874:	69fb      	ldr	r3, [r7, #28]
 8002876:	699b      	ldr	r3, [r3, #24]
 8002878:	18d1      	adds	r1, r2, r3
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	69ba      	ldr	r2, [r7, #24]
 800287e:	69f8      	ldr	r0, [r7, #28]
 8002880:	f7ff ff7a 	bl	8002778 <prvInsertTimerInActiveList>
 8002884:	4603      	mov	r3, r0
 8002886:	2b00      	cmp	r3, #0
 8002888:	d065      	beq.n	8002956 <prvProcessReceivedCommands+0x15a>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800288a:	69fb      	ldr	r3, [r7, #28]
 800288c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002890:	f003 0304 	and.w	r3, r3, #4
 8002894:	2b00      	cmp	r3, #0
 8002896:	d009      	beq.n	80028ac <prvProcessReceivedCommands+0xb0>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8002898:	68fa      	ldr	r2, [r7, #12]
 800289a:	69fb      	ldr	r3, [r7, #28]
 800289c:	699b      	ldr	r3, [r3, #24]
 800289e:	4413      	add	r3, r2
 80028a0:	69ba      	ldr	r2, [r7, #24]
 80028a2:	4619      	mov	r1, r3
 80028a4:	69f8      	ldr	r0, [r7, #28]
 80028a6:	f7ff fe71 	bl	800258c <prvReloadTimer>
 80028aa:	e008      	b.n	80028be <prvProcessReceivedCommands+0xc2>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80028ac:	69fb      	ldr	r3, [r7, #28]
 80028ae:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80028b2:	f023 0301 	bic.w	r3, r3, #1
 80028b6:	b2da      	uxtb	r2, r3
 80028b8:	69fb      	ldr	r3, [r7, #28]
 80028ba:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80028be:	69fb      	ldr	r3, [r7, #28]
 80028c0:	6a1b      	ldr	r3, [r3, #32]
 80028c2:	69f8      	ldr	r0, [r7, #28]
 80028c4:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 80028c6:	e046      	b.n	8002956 <prvProcessReceivedCommands+0x15a>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80028c8:	69fb      	ldr	r3, [r7, #28]
 80028ca:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80028ce:	f023 0301 	bic.w	r3, r3, #1
 80028d2:	b2da      	uxtb	r2, r3
 80028d4:	69fb      	ldr	r3, [r7, #28]
 80028d6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 80028da:	e03d      	b.n	8002958 <prvProcessReceivedCommands+0x15c>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80028dc:	69fb      	ldr	r3, [r7, #28]
 80028de:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80028e2:	f043 0301 	orr.w	r3, r3, #1
 80028e6:	b2da      	uxtb	r2, r3
 80028e8:	69fb      	ldr	r3, [r7, #28]
 80028ea:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80028ee:	68fa      	ldr	r2, [r7, #12]
 80028f0:	69fb      	ldr	r3, [r7, #28]
 80028f2:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80028f4:	69fb      	ldr	r3, [r7, #28]
 80028f6:	699b      	ldr	r3, [r3, #24]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d10b      	bne.n	8002914 <prvProcessReceivedCommands+0x118>
        __asm volatile
 80028fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002900:	f383 8811 	msr	BASEPRI, r3
 8002904:	f3bf 8f6f 	isb	sy
 8002908:	f3bf 8f4f 	dsb	sy
 800290c:	617b      	str	r3, [r7, #20]
    }
 800290e:	bf00      	nop
 8002910:	bf00      	nop
 8002912:	e7fd      	b.n	8002910 <prvProcessReceivedCommands+0x114>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8002914:	69fb      	ldr	r3, [r7, #28]
 8002916:	699a      	ldr	r2, [r3, #24]
 8002918:	69bb      	ldr	r3, [r7, #24]
 800291a:	18d1      	adds	r1, r2, r3
 800291c:	69bb      	ldr	r3, [r7, #24]
 800291e:	69ba      	ldr	r2, [r7, #24]
 8002920:	69f8      	ldr	r0, [r7, #28]
 8002922:	f7ff ff29 	bl	8002778 <prvInsertTimerInActiveList>
                        break;
 8002926:	e017      	b.n	8002958 <prvProcessReceivedCommands+0x15c>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8002928:	69fb      	ldr	r3, [r7, #28]
 800292a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800292e:	f003 0302 	and.w	r3, r3, #2
 8002932:	2b00      	cmp	r3, #0
 8002934:	d103      	bne.n	800293e <prvProcessReceivedCommands+0x142>
                            {
                                vPortFree( pxTimer );
 8002936:	69f8      	ldr	r0, [r7, #28]
 8002938:	f7fd ff3e 	bl	80007b8 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 800293c:	e00c      	b.n	8002958 <prvProcessReceivedCommands+0x15c>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800293e:	69fb      	ldr	r3, [r7, #28]
 8002940:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002944:	f023 0301 	bic.w	r3, r3, #1
 8002948:	b2da      	uxtb	r2, r3
 800294a:	69fb      	ldr	r3, [r7, #28]
 800294c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8002950:	e002      	b.n	8002958 <prvProcessReceivedCommands+0x15c>

                    default:
                        /* Don't expect to get here. */
                        break;
 8002952:	bf00      	nop
 8002954:	e000      	b.n	8002958 <prvProcessReceivedCommands+0x15c>
                        break;
 8002956:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8002958:	4b08      	ldr	r3, [pc, #32]	@ (800297c <prvProcessReceivedCommands+0x180>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f107 0108 	add.w	r1, r7, #8
 8002960:	2200      	movs	r2, #0
 8002962:	4618      	mov	r0, r3
 8002964:	f7fe fb6c 	bl	8001040 <xQueueReceive>
 8002968:	4603      	mov	r3, r0
 800296a:	2b00      	cmp	r3, #0
 800296c:	f47f af4a 	bne.w	8002804 <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 8002970:	bf00      	nop
 8002972:	bf00      	nop
 8002974:	3720      	adds	r7, #32
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}
 800297a:	bf00      	nop
 800297c:	20000210 	.word	0x20000210

08002980 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8002980:	b580      	push	{r7, lr}
 8002982:	b082      	sub	sp, #8
 8002984:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002986:	e009      	b.n	800299c <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002988:	4b0e      	ldr	r3, [pc, #56]	@ (80029c4 <prvSwitchTimerLists+0x44>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	68db      	ldr	r3, [r3, #12]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8002992:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002996:	6838      	ldr	r0, [r7, #0]
 8002998:	f7ff fe1a 	bl	80025d0 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800299c:	4b09      	ldr	r3, [pc, #36]	@ (80029c4 <prvSwitchTimerLists+0x44>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d1f0      	bne.n	8002988 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 80029a6:	4b07      	ldr	r3, [pc, #28]	@ (80029c4 <prvSwitchTimerLists+0x44>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 80029ac:	4b06      	ldr	r3, [pc, #24]	@ (80029c8 <prvSwitchTimerLists+0x48>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a04      	ldr	r2, [pc, #16]	@ (80029c4 <prvSwitchTimerLists+0x44>)
 80029b2:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 80029b4:	4a04      	ldr	r2, [pc, #16]	@ (80029c8 <prvSwitchTimerLists+0x48>)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6013      	str	r3, [r2, #0]
    }
 80029ba:	bf00      	nop
 80029bc:	3708      	adds	r7, #8
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd80      	pop	{r7, pc}
 80029c2:	bf00      	nop
 80029c4:	20000208 	.word	0x20000208
 80029c8:	2000020c 	.word	0x2000020c

080029cc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 80029cc:	b580      	push	{r7, lr}
 80029ce:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 80029d0:	f7fe f886 	bl	8000ae0 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 80029d4:	4b12      	ldr	r3, [pc, #72]	@ (8002a20 <prvCheckForValidListAndQueue+0x54>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d11d      	bne.n	8002a18 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 80029dc:	4811      	ldr	r0, [pc, #68]	@ (8002a24 <prvCheckForValidListAndQueue+0x58>)
 80029de:	f7fd fefd 	bl	80007dc <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 80029e2:	4811      	ldr	r0, [pc, #68]	@ (8002a28 <prvCheckForValidListAndQueue+0x5c>)
 80029e4:	f7fd fefa 	bl	80007dc <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 80029e8:	4b10      	ldr	r3, [pc, #64]	@ (8002a2c <prvCheckForValidListAndQueue+0x60>)
 80029ea:	4a0e      	ldr	r2, [pc, #56]	@ (8002a24 <prvCheckForValidListAndQueue+0x58>)
 80029ec:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 80029ee:	4b10      	ldr	r3, [pc, #64]	@ (8002a30 <prvCheckForValidListAndQueue+0x64>)
 80029f0:	4a0d      	ldr	r2, [pc, #52]	@ (8002a28 <prvCheckForValidListAndQueue+0x5c>)
 80029f2:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 80029f4:	2200      	movs	r2, #0
 80029f6:	210c      	movs	r1, #12
 80029f8:	200a      	movs	r0, #10
 80029fa:	f7fe faaf 	bl	8000f5c <xQueueGenericCreate>
 80029fe:	4603      	mov	r3, r0
 8002a00:	4a07      	ldr	r2, [pc, #28]	@ (8002a20 <prvCheckForValidListAndQueue+0x54>)
 8002a02:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8002a04:	4b06      	ldr	r3, [pc, #24]	@ (8002a20 <prvCheckForValidListAndQueue+0x54>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d005      	beq.n	8002a18 <prvCheckForValidListAndQueue+0x4c>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8002a0c:	4b04      	ldr	r3, [pc, #16]	@ (8002a20 <prvCheckForValidListAndQueue+0x54>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4908      	ldr	r1, [pc, #32]	@ (8002a34 <prvCheckForValidListAndQueue+0x68>)
 8002a12:	4618      	mov	r0, r3
 8002a14:	f7fe fc84 	bl	8001320 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8002a18:	f7fe f892 	bl	8000b40 <vPortExitCritical>
    }
 8002a1c:	bf00      	nop
 8002a1e:	bd80      	pop	{r7, pc}
 8002a20:	20000210 	.word	0x20000210
 8002a24:	200001e0 	.word	0x200001e0
 8002a28:	200001f4 	.word	0x200001f4
 8002a2c:	20000208 	.word	0x20000208
 8002a30:	2000020c 	.word	0x2000020c
 8002a34:	08006574 	.word	0x08006574

08002a38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b085      	sub	sp, #20
 8002a3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002a3e:	4b15      	ldr	r3, [pc, #84]	@ (8002a94 <HAL_MspInit+0x5c>)
 8002a40:	699b      	ldr	r3, [r3, #24]
 8002a42:	4a14      	ldr	r2, [pc, #80]	@ (8002a94 <HAL_MspInit+0x5c>)
 8002a44:	f043 0301 	orr.w	r3, r3, #1
 8002a48:	6193      	str	r3, [r2, #24]
 8002a4a:	4b12      	ldr	r3, [pc, #72]	@ (8002a94 <HAL_MspInit+0x5c>)
 8002a4c:	699b      	ldr	r3, [r3, #24]
 8002a4e:	f003 0301 	and.w	r3, r3, #1
 8002a52:	60bb      	str	r3, [r7, #8]
 8002a54:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a56:	4b0f      	ldr	r3, [pc, #60]	@ (8002a94 <HAL_MspInit+0x5c>)
 8002a58:	69db      	ldr	r3, [r3, #28]
 8002a5a:	4a0e      	ldr	r2, [pc, #56]	@ (8002a94 <HAL_MspInit+0x5c>)
 8002a5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a60:	61d3      	str	r3, [r2, #28]
 8002a62:	4b0c      	ldr	r3, [pc, #48]	@ (8002a94 <HAL_MspInit+0x5c>)
 8002a64:	69db      	ldr	r3, [r3, #28]
 8002a66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a6a:	607b      	str	r3, [r7, #4]
 8002a6c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002a6e:	4b0a      	ldr	r3, [pc, #40]	@ (8002a98 <HAL_MspInit+0x60>)
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	60fb      	str	r3, [r7, #12]
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002a7a:	60fb      	str	r3, [r7, #12]
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002a82:	60fb      	str	r3, [r7, #12]
 8002a84:	4a04      	ldr	r2, [pc, #16]	@ (8002a98 <HAL_MspInit+0x60>)
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a8a:	bf00      	nop
 8002a8c:	3714      	adds	r7, #20
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bc80      	pop	{r7}
 8002a92:	4770      	bx	lr
 8002a94:	40021000 	.word	0x40021000
 8002a98:	40010000 	.word	0x40010000

08002a9c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b08c      	sub	sp, #48	@ 0x30
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 8002aac:	2200      	movs	r2, #0
 8002aae:	6879      	ldr	r1, [r7, #4]
 8002ab0:	2019      	movs	r0, #25
 8002ab2:	f000 fa44 	bl	8002f3e <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8002ab6:	2019      	movs	r0, #25
 8002ab8:	f000 fa5d 	bl	8002f76 <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002abc:	4b1e      	ldr	r3, [pc, #120]	@ (8002b38 <HAL_InitTick+0x9c>)
 8002abe:	699b      	ldr	r3, [r3, #24]
 8002ac0:	4a1d      	ldr	r2, [pc, #116]	@ (8002b38 <HAL_InitTick+0x9c>)
 8002ac2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002ac6:	6193      	str	r3, [r2, #24]
 8002ac8:	4b1b      	ldr	r3, [pc, #108]	@ (8002b38 <HAL_InitTick+0x9c>)
 8002aca:	699b      	ldr	r3, [r3, #24]
 8002acc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002ad0:	60fb      	str	r3, [r7, #12]
 8002ad2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002ad4:	f107 0210 	add.w	r2, r7, #16
 8002ad8:	f107 0314 	add.w	r3, r7, #20
 8002adc:	4611      	mov	r1, r2
 8002ade:	4618      	mov	r0, r3
 8002ae0:	f002 f866 	bl	8004bb0 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8002ae4:	f002 f850 	bl	8004b88 <HAL_RCC_GetPCLK2Freq>
 8002ae8:	62f8      	str	r0, [r7, #44]	@ 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002aea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002aec:	4a13      	ldr	r2, [pc, #76]	@ (8002b3c <HAL_InitTick+0xa0>)
 8002aee:	fba2 2303 	umull	r2, r3, r2, r3
 8002af2:	0c9b      	lsrs	r3, r3, #18
 8002af4:	3b01      	subs	r3, #1
 8002af6:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002af8:	4b11      	ldr	r3, [pc, #68]	@ (8002b40 <HAL_InitTick+0xa4>)
 8002afa:	4a12      	ldr	r2, [pc, #72]	@ (8002b44 <HAL_InitTick+0xa8>)
 8002afc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002afe:	4b10      	ldr	r3, [pc, #64]	@ (8002b40 <HAL_InitTick+0xa4>)
 8002b00:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002b04:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002b06:	4a0e      	ldr	r2, [pc, #56]	@ (8002b40 <HAL_InitTick+0xa4>)
 8002b08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b0a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002b0c:	4b0c      	ldr	r3, [pc, #48]	@ (8002b40 <HAL_InitTick+0xa4>)
 8002b0e:	2200      	movs	r2, #0
 8002b10:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b12:	4b0b      	ldr	r3, [pc, #44]	@ (8002b40 <HAL_InitTick+0xa4>)
 8002b14:	2200      	movs	r2, #0
 8002b16:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8002b18:	4809      	ldr	r0, [pc, #36]	@ (8002b40 <HAL_InitTick+0xa4>)
 8002b1a:	f002 f897 	bl	8004c4c <HAL_TIM_Base_Init>
 8002b1e:	4603      	mov	r3, r0
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d104      	bne.n	8002b2e <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8002b24:	4806      	ldr	r0, [pc, #24]	@ (8002b40 <HAL_InitTick+0xa4>)
 8002b26:	f002 f8e9 	bl	8004cfc <HAL_TIM_Base_Start_IT>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	e000      	b.n	8002b30 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8002b2e:	2301      	movs	r3, #1
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	3730      	adds	r7, #48	@ 0x30
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}
 8002b38:	40021000 	.word	0x40021000
 8002b3c:	431bde83 	.word	0x431bde83
 8002b40:	2000021c 	.word	0x2000021c
 8002b44:	40012c00 	.word	0x40012c00

08002b48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002b4c:	bf00      	nop
 8002b4e:	e7fd      	b.n	8002b4c <NMI_Handler+0x4>

08002b50 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b50:	b480      	push	{r7}
 8002b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b54:	bf00      	nop
 8002b56:	e7fd      	b.n	8002b54 <HardFault_Handler+0x4>

08002b58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b5c:	bf00      	nop
 8002b5e:	e7fd      	b.n	8002b5c <MemManage_Handler+0x4>

08002b60 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b60:	b480      	push	{r7}
 8002b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b64:	bf00      	nop
 8002b66:	e7fd      	b.n	8002b64 <BusFault_Handler+0x4>

08002b68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b6c:	bf00      	nop
 8002b6e:	e7fd      	b.n	8002b6c <UsageFault_Handler+0x4>

08002b70 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b70:	b480      	push	{r7}
 8002b72:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b74:	bf00      	nop
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bc80      	pop	{r7}
 8002b7a:	4770      	bx	lr

08002b7c <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002b80:	4802      	ldr	r0, [pc, #8]	@ (8002b8c <TIM1_UP_IRQHandler+0x10>)
 8002b82:	f002 f90d 	bl	8004da0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8002b86:	bf00      	nop
 8002b88:	bd80      	pop	{r7, pc}
 8002b8a:	bf00      	nop
 8002b8c:	2000021c 	.word	0x2000021c

08002b90 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b086      	sub	sp, #24
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	60f8      	str	r0, [r7, #12]
 8002b98:	60b9      	str	r1, [r7, #8]
 8002b9a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	617b      	str	r3, [r7, #20]
 8002ba0:	e00a      	b.n	8002bb8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002ba2:	f3af 8000 	nop.w
 8002ba6:	4601      	mov	r1, r0
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	1c5a      	adds	r2, r3, #1
 8002bac:	60ba      	str	r2, [r7, #8]
 8002bae:	b2ca      	uxtb	r2, r1
 8002bb0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bb2:	697b      	ldr	r3, [r7, #20]
 8002bb4:	3301      	adds	r3, #1
 8002bb6:	617b      	str	r3, [r7, #20]
 8002bb8:	697a      	ldr	r2, [r7, #20]
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	429a      	cmp	r2, r3
 8002bbe:	dbf0      	blt.n	8002ba2 <_read+0x12>
	}

return len;
 8002bc0:	687b      	ldr	r3, [r7, #4]
}
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	3718      	adds	r7, #24
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bd80      	pop	{r7, pc}

08002bca <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002bca:	b580      	push	{r7, lr}
 8002bcc:	b086      	sub	sp, #24
 8002bce:	af00      	add	r7, sp, #0
 8002bd0:	60f8      	str	r0, [r7, #12]
 8002bd2:	60b9      	str	r1, [r7, #8]
 8002bd4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	617b      	str	r3, [r7, #20]
 8002bda:	e009      	b.n	8002bf0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002bdc:	68bb      	ldr	r3, [r7, #8]
 8002bde:	1c5a      	adds	r2, r3, #1
 8002be0:	60ba      	str	r2, [r7, #8]
 8002be2:	781b      	ldrb	r3, [r3, #0]
 8002be4:	4618      	mov	r0, r3
 8002be6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bea:	697b      	ldr	r3, [r7, #20]
 8002bec:	3301      	adds	r3, #1
 8002bee:	617b      	str	r3, [r7, #20]
 8002bf0:	697a      	ldr	r2, [r7, #20]
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	429a      	cmp	r2, r3
 8002bf6:	dbf1      	blt.n	8002bdc <_write+0x12>
	}
	return len;
 8002bf8:	687b      	ldr	r3, [r7, #4]
}
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	3718      	adds	r7, #24
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}

08002c02 <_close>:

int _close(int file)
{
 8002c02:	b480      	push	{r7}
 8002c04:	b083      	sub	sp, #12
 8002c06:	af00      	add	r7, sp, #0
 8002c08:	6078      	str	r0, [r7, #4]
	return -1;
 8002c0a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	370c      	adds	r7, #12
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bc80      	pop	{r7}
 8002c16:	4770      	bx	lr

08002c18 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b083      	sub	sp, #12
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
 8002c20:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002c28:	605a      	str	r2, [r3, #4]
	return 0;
 8002c2a:	2300      	movs	r3, #0
}
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	370c      	adds	r7, #12
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bc80      	pop	{r7}
 8002c34:	4770      	bx	lr

08002c36 <_isatty>:

int _isatty(int file)
{
 8002c36:	b480      	push	{r7}
 8002c38:	b083      	sub	sp, #12
 8002c3a:	af00      	add	r7, sp, #0
 8002c3c:	6078      	str	r0, [r7, #4]
	return 1;
 8002c3e:	2301      	movs	r3, #1
}
 8002c40:	4618      	mov	r0, r3
 8002c42:	370c      	adds	r7, #12
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bc80      	pop	{r7}
 8002c48:	4770      	bx	lr

08002c4a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002c4a:	b480      	push	{r7}
 8002c4c:	b085      	sub	sp, #20
 8002c4e:	af00      	add	r7, sp, #0
 8002c50:	60f8      	str	r0, [r7, #12]
 8002c52:	60b9      	str	r1, [r7, #8]
 8002c54:	607a      	str	r2, [r7, #4]
	return 0;
 8002c56:	2300      	movs	r3, #0
}
 8002c58:	4618      	mov	r0, r3
 8002c5a:	3714      	adds	r7, #20
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bc80      	pop	{r7}
 8002c60:	4770      	bx	lr
	...

08002c64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b086      	sub	sp, #24
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c6c:	4a14      	ldr	r2, [pc, #80]	@ (8002cc0 <_sbrk+0x5c>)
 8002c6e:	4b15      	ldr	r3, [pc, #84]	@ (8002cc4 <_sbrk+0x60>)
 8002c70:	1ad3      	subs	r3, r2, r3
 8002c72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c74:	697b      	ldr	r3, [r7, #20]
 8002c76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c78:	4b13      	ldr	r3, [pc, #76]	@ (8002cc8 <_sbrk+0x64>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d102      	bne.n	8002c86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c80:	4b11      	ldr	r3, [pc, #68]	@ (8002cc8 <_sbrk+0x64>)
 8002c82:	4a12      	ldr	r2, [pc, #72]	@ (8002ccc <_sbrk+0x68>)
 8002c84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c86:	4b10      	ldr	r3, [pc, #64]	@ (8002cc8 <_sbrk+0x64>)
 8002c88:	681a      	ldr	r2, [r3, #0]
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	4413      	add	r3, r2
 8002c8e:	693a      	ldr	r2, [r7, #16]
 8002c90:	429a      	cmp	r2, r3
 8002c92:	d207      	bcs.n	8002ca4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c94:	f002 ffcc 	bl	8005c30 <__errno>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	220c      	movs	r2, #12
 8002c9c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c9e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002ca2:	e009      	b.n	8002cb8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002ca4:	4b08      	ldr	r3, [pc, #32]	@ (8002cc8 <_sbrk+0x64>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002caa:	4b07      	ldr	r3, [pc, #28]	@ (8002cc8 <_sbrk+0x64>)
 8002cac:	681a      	ldr	r2, [r3, #0]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	4413      	add	r3, r2
 8002cb2:	4a05      	ldr	r2, [pc, #20]	@ (8002cc8 <_sbrk+0x64>)
 8002cb4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
}
 8002cb8:	4618      	mov	r0, r3
 8002cba:	3718      	adds	r7, #24
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}
 8002cc0:	20005000 	.word	0x20005000
 8002cc4:	00000400 	.word	0x00000400
 8002cc8:	20000264 	.word	0x20000264
 8002ccc:	20000460 	.word	0x20000460

08002cd0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002cd4:	bf00      	nop
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bc80      	pop	{r7}
 8002cda:	4770      	bx	lr

08002cdc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002cdc:	f7ff fff8 	bl	8002cd0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002ce0:	480b      	ldr	r0, [pc, #44]	@ (8002d10 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002ce2:	490c      	ldr	r1, [pc, #48]	@ (8002d14 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002ce4:	4a0c      	ldr	r2, [pc, #48]	@ (8002d18 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002ce6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ce8:	e002      	b.n	8002cf0 <LoopCopyDataInit>

08002cea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002cea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002cec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002cee:	3304      	adds	r3, #4

08002cf0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002cf0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002cf2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002cf4:	d3f9      	bcc.n	8002cea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002cf6:	4a09      	ldr	r2, [pc, #36]	@ (8002d1c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002cf8:	4c09      	ldr	r4, [pc, #36]	@ (8002d20 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002cfa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002cfc:	e001      	b.n	8002d02 <LoopFillZerobss>

08002cfe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002cfe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d00:	3204      	adds	r2, #4

08002d02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d04:	d3fb      	bcc.n	8002cfe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002d06:	f002 ff99 	bl	8005c3c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002d0a:	f002 fb73 	bl	80053f4 <main>
  bx lr
 8002d0e:	4770      	bx	lr
  ldr r0, =_sdata
 8002d10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d14:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8002d18:	08006784 	.word	0x08006784
  ldr r2, =_sbss
 8002d1c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8002d20:	20000460 	.word	0x20000460

08002d24 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002d24:	e7fe      	b.n	8002d24 <ADC1_2_IRQHandler>
	...

08002d28 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d2c:	4b08      	ldr	r3, [pc, #32]	@ (8002d50 <HAL_Init+0x28>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a07      	ldr	r2, [pc, #28]	@ (8002d50 <HAL_Init+0x28>)
 8002d32:	f043 0310 	orr.w	r3, r3, #16
 8002d36:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d38:	2003      	movs	r0, #3
 8002d3a:	f000 f8f5 	bl	8002f28 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d3e:	2000      	movs	r0, #0
 8002d40:	f7ff feac 	bl	8002a9c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d44:	f7ff fe78 	bl	8002a38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d48:	2300      	movs	r3, #0
}
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	bd80      	pop	{r7, pc}
 8002d4e:	bf00      	nop
 8002d50:	40022000 	.word	0x40022000

08002d54 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d54:	b480      	push	{r7}
 8002d56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d58:	4b05      	ldr	r3, [pc, #20]	@ (8002d70 <HAL_IncTick+0x1c>)
 8002d5a:	781b      	ldrb	r3, [r3, #0]
 8002d5c:	461a      	mov	r2, r3
 8002d5e:	4b05      	ldr	r3, [pc, #20]	@ (8002d74 <HAL_IncTick+0x20>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	4413      	add	r3, r2
 8002d64:	4a03      	ldr	r2, [pc, #12]	@ (8002d74 <HAL_IncTick+0x20>)
 8002d66:	6013      	str	r3, [r2, #0]
}
 8002d68:	bf00      	nop
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bc80      	pop	{r7}
 8002d6e:	4770      	bx	lr
 8002d70:	2000000c 	.word	0x2000000c
 8002d74:	20000268 	.word	0x20000268

08002d78 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	af00      	add	r7, sp, #0
  return uwTick;
 8002d7c:	4b02      	ldr	r3, [pc, #8]	@ (8002d88 <HAL_GetTick+0x10>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
}
 8002d80:	4618      	mov	r0, r3
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bc80      	pop	{r7}
 8002d86:	4770      	bx	lr
 8002d88:	20000268 	.word	0x20000268

08002d8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b084      	sub	sp, #16
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d94:	f7ff fff0 	bl	8002d78 <HAL_GetTick>
 8002d98:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002da4:	d005      	beq.n	8002db2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002da6:	4b0a      	ldr	r3, [pc, #40]	@ (8002dd0 <HAL_Delay+0x44>)
 8002da8:	781b      	ldrb	r3, [r3, #0]
 8002daa:	461a      	mov	r2, r3
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	4413      	add	r3, r2
 8002db0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002db2:	bf00      	nop
 8002db4:	f7ff ffe0 	bl	8002d78 <HAL_GetTick>
 8002db8:	4602      	mov	r2, r0
 8002dba:	68bb      	ldr	r3, [r7, #8]
 8002dbc:	1ad3      	subs	r3, r2, r3
 8002dbe:	68fa      	ldr	r2, [r7, #12]
 8002dc0:	429a      	cmp	r2, r3
 8002dc2:	d8f7      	bhi.n	8002db4 <HAL_Delay+0x28>
  {
  }
}
 8002dc4:	bf00      	nop
 8002dc6:	bf00      	nop
 8002dc8:	3710      	adds	r7, #16
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}
 8002dce:	bf00      	nop
 8002dd0:	2000000c 	.word	0x2000000c

08002dd4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	b085      	sub	sp, #20
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	f003 0307 	and.w	r3, r3, #7
 8002de2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002de4:	4b0c      	ldr	r3, [pc, #48]	@ (8002e18 <__NVIC_SetPriorityGrouping+0x44>)
 8002de6:	68db      	ldr	r3, [r3, #12]
 8002de8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002dea:	68ba      	ldr	r2, [r7, #8]
 8002dec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002df0:	4013      	ands	r3, r2
 8002df2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002df8:	68bb      	ldr	r3, [r7, #8]
 8002dfa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002dfc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002e00:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e04:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e06:	4a04      	ldr	r2, [pc, #16]	@ (8002e18 <__NVIC_SetPriorityGrouping+0x44>)
 8002e08:	68bb      	ldr	r3, [r7, #8]
 8002e0a:	60d3      	str	r3, [r2, #12]
}
 8002e0c:	bf00      	nop
 8002e0e:	3714      	adds	r7, #20
 8002e10:	46bd      	mov	sp, r7
 8002e12:	bc80      	pop	{r7}
 8002e14:	4770      	bx	lr
 8002e16:	bf00      	nop
 8002e18:	e000ed00 	.word	0xe000ed00

08002e1c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e20:	4b04      	ldr	r3, [pc, #16]	@ (8002e34 <__NVIC_GetPriorityGrouping+0x18>)
 8002e22:	68db      	ldr	r3, [r3, #12]
 8002e24:	0a1b      	lsrs	r3, r3, #8
 8002e26:	f003 0307 	and.w	r3, r3, #7
}
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bc80      	pop	{r7}
 8002e30:	4770      	bx	lr
 8002e32:	bf00      	nop
 8002e34:	e000ed00 	.word	0xe000ed00

08002e38 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b083      	sub	sp, #12
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	4603      	mov	r3, r0
 8002e40:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	db0b      	blt.n	8002e62 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e4a:	79fb      	ldrb	r3, [r7, #7]
 8002e4c:	f003 021f 	and.w	r2, r3, #31
 8002e50:	4906      	ldr	r1, [pc, #24]	@ (8002e6c <__NVIC_EnableIRQ+0x34>)
 8002e52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e56:	095b      	lsrs	r3, r3, #5
 8002e58:	2001      	movs	r0, #1
 8002e5a:	fa00 f202 	lsl.w	r2, r0, r2
 8002e5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002e62:	bf00      	nop
 8002e64:	370c      	adds	r7, #12
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bc80      	pop	{r7}
 8002e6a:	4770      	bx	lr
 8002e6c:	e000e100 	.word	0xe000e100

08002e70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e70:	b480      	push	{r7}
 8002e72:	b083      	sub	sp, #12
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	4603      	mov	r3, r0
 8002e78:	6039      	str	r1, [r7, #0]
 8002e7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	db0a      	blt.n	8002e9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	b2da      	uxtb	r2, r3
 8002e88:	490c      	ldr	r1, [pc, #48]	@ (8002ebc <__NVIC_SetPriority+0x4c>)
 8002e8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e8e:	0112      	lsls	r2, r2, #4
 8002e90:	b2d2      	uxtb	r2, r2
 8002e92:	440b      	add	r3, r1
 8002e94:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e98:	e00a      	b.n	8002eb0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	b2da      	uxtb	r2, r3
 8002e9e:	4908      	ldr	r1, [pc, #32]	@ (8002ec0 <__NVIC_SetPriority+0x50>)
 8002ea0:	79fb      	ldrb	r3, [r7, #7]
 8002ea2:	f003 030f 	and.w	r3, r3, #15
 8002ea6:	3b04      	subs	r3, #4
 8002ea8:	0112      	lsls	r2, r2, #4
 8002eaa:	b2d2      	uxtb	r2, r2
 8002eac:	440b      	add	r3, r1
 8002eae:	761a      	strb	r2, [r3, #24]
}
 8002eb0:	bf00      	nop
 8002eb2:	370c      	adds	r7, #12
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	bc80      	pop	{r7}
 8002eb8:	4770      	bx	lr
 8002eba:	bf00      	nop
 8002ebc:	e000e100 	.word	0xe000e100
 8002ec0:	e000ed00 	.word	0xe000ed00

08002ec4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	b089      	sub	sp, #36	@ 0x24
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	60f8      	str	r0, [r7, #12]
 8002ecc:	60b9      	str	r1, [r7, #8]
 8002ece:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	f003 0307 	and.w	r3, r3, #7
 8002ed6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ed8:	69fb      	ldr	r3, [r7, #28]
 8002eda:	f1c3 0307 	rsb	r3, r3, #7
 8002ede:	2b04      	cmp	r3, #4
 8002ee0:	bf28      	it	cs
 8002ee2:	2304      	movcs	r3, #4
 8002ee4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ee6:	69fb      	ldr	r3, [r7, #28]
 8002ee8:	3304      	adds	r3, #4
 8002eea:	2b06      	cmp	r3, #6
 8002eec:	d902      	bls.n	8002ef4 <NVIC_EncodePriority+0x30>
 8002eee:	69fb      	ldr	r3, [r7, #28]
 8002ef0:	3b03      	subs	r3, #3
 8002ef2:	e000      	b.n	8002ef6 <NVIC_EncodePriority+0x32>
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ef8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002efc:	69bb      	ldr	r3, [r7, #24]
 8002efe:	fa02 f303 	lsl.w	r3, r2, r3
 8002f02:	43da      	mvns	r2, r3
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	401a      	ands	r2, r3
 8002f08:	697b      	ldr	r3, [r7, #20]
 8002f0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f0c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002f10:	697b      	ldr	r3, [r7, #20]
 8002f12:	fa01 f303 	lsl.w	r3, r1, r3
 8002f16:	43d9      	mvns	r1, r3
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f1c:	4313      	orrs	r3, r2
         );
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	3724      	adds	r7, #36	@ 0x24
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bc80      	pop	{r7}
 8002f26:	4770      	bx	lr

08002f28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b082      	sub	sp, #8
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f30:	6878      	ldr	r0, [r7, #4]
 8002f32:	f7ff ff4f 	bl	8002dd4 <__NVIC_SetPriorityGrouping>
}
 8002f36:	bf00      	nop
 8002f38:	3708      	adds	r7, #8
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}

08002f3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f3e:	b580      	push	{r7, lr}
 8002f40:	b086      	sub	sp, #24
 8002f42:	af00      	add	r7, sp, #0
 8002f44:	4603      	mov	r3, r0
 8002f46:	60b9      	str	r1, [r7, #8]
 8002f48:	607a      	str	r2, [r7, #4]
 8002f4a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f50:	f7ff ff64 	bl	8002e1c <__NVIC_GetPriorityGrouping>
 8002f54:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f56:	687a      	ldr	r2, [r7, #4]
 8002f58:	68b9      	ldr	r1, [r7, #8]
 8002f5a:	6978      	ldr	r0, [r7, #20]
 8002f5c:	f7ff ffb2 	bl	8002ec4 <NVIC_EncodePriority>
 8002f60:	4602      	mov	r2, r0
 8002f62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f66:	4611      	mov	r1, r2
 8002f68:	4618      	mov	r0, r3
 8002f6a:	f7ff ff81 	bl	8002e70 <__NVIC_SetPriority>
}
 8002f6e:	bf00      	nop
 8002f70:	3718      	adds	r7, #24
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bd80      	pop	{r7, pc}

08002f76 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f76:	b580      	push	{r7, lr}
 8002f78:	b082      	sub	sp, #8
 8002f7a:	af00      	add	r7, sp, #0
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f84:	4618      	mov	r0, r3
 8002f86:	f7ff ff57 	bl	8002e38 <__NVIC_EnableIRQ>
}
 8002f8a:	bf00      	nop
 8002f8c:	3708      	adds	r7, #8
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}
	...

08002f94 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f94:	b480      	push	{r7}
 8002f96:	b08b      	sub	sp, #44	@ 0x2c
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
 8002f9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002fa6:	e169      	b.n	800327c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002fa8:	2201      	movs	r2, #1
 8002faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fac:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	69fa      	ldr	r2, [r7, #28]
 8002fb8:	4013      	ands	r3, r2
 8002fba:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002fbc:	69ba      	ldr	r2, [r7, #24]
 8002fbe:	69fb      	ldr	r3, [r7, #28]
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	f040 8158 	bne.w	8003276 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	4a9a      	ldr	r2, [pc, #616]	@ (8003234 <HAL_GPIO_Init+0x2a0>)
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d05e      	beq.n	800308e <HAL_GPIO_Init+0xfa>
 8002fd0:	4a98      	ldr	r2, [pc, #608]	@ (8003234 <HAL_GPIO_Init+0x2a0>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d875      	bhi.n	80030c2 <HAL_GPIO_Init+0x12e>
 8002fd6:	4a98      	ldr	r2, [pc, #608]	@ (8003238 <HAL_GPIO_Init+0x2a4>)
 8002fd8:	4293      	cmp	r3, r2
 8002fda:	d058      	beq.n	800308e <HAL_GPIO_Init+0xfa>
 8002fdc:	4a96      	ldr	r2, [pc, #600]	@ (8003238 <HAL_GPIO_Init+0x2a4>)
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d86f      	bhi.n	80030c2 <HAL_GPIO_Init+0x12e>
 8002fe2:	4a96      	ldr	r2, [pc, #600]	@ (800323c <HAL_GPIO_Init+0x2a8>)
 8002fe4:	4293      	cmp	r3, r2
 8002fe6:	d052      	beq.n	800308e <HAL_GPIO_Init+0xfa>
 8002fe8:	4a94      	ldr	r2, [pc, #592]	@ (800323c <HAL_GPIO_Init+0x2a8>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d869      	bhi.n	80030c2 <HAL_GPIO_Init+0x12e>
 8002fee:	4a94      	ldr	r2, [pc, #592]	@ (8003240 <HAL_GPIO_Init+0x2ac>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d04c      	beq.n	800308e <HAL_GPIO_Init+0xfa>
 8002ff4:	4a92      	ldr	r2, [pc, #584]	@ (8003240 <HAL_GPIO_Init+0x2ac>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d863      	bhi.n	80030c2 <HAL_GPIO_Init+0x12e>
 8002ffa:	4a92      	ldr	r2, [pc, #584]	@ (8003244 <HAL_GPIO_Init+0x2b0>)
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d046      	beq.n	800308e <HAL_GPIO_Init+0xfa>
 8003000:	4a90      	ldr	r2, [pc, #576]	@ (8003244 <HAL_GPIO_Init+0x2b0>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d85d      	bhi.n	80030c2 <HAL_GPIO_Init+0x12e>
 8003006:	2b12      	cmp	r3, #18
 8003008:	d82a      	bhi.n	8003060 <HAL_GPIO_Init+0xcc>
 800300a:	2b12      	cmp	r3, #18
 800300c:	d859      	bhi.n	80030c2 <HAL_GPIO_Init+0x12e>
 800300e:	a201      	add	r2, pc, #4	@ (adr r2, 8003014 <HAL_GPIO_Init+0x80>)
 8003010:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003014:	0800308f 	.word	0x0800308f
 8003018:	08003069 	.word	0x08003069
 800301c:	0800307b 	.word	0x0800307b
 8003020:	080030bd 	.word	0x080030bd
 8003024:	080030c3 	.word	0x080030c3
 8003028:	080030c3 	.word	0x080030c3
 800302c:	080030c3 	.word	0x080030c3
 8003030:	080030c3 	.word	0x080030c3
 8003034:	080030c3 	.word	0x080030c3
 8003038:	080030c3 	.word	0x080030c3
 800303c:	080030c3 	.word	0x080030c3
 8003040:	080030c3 	.word	0x080030c3
 8003044:	080030c3 	.word	0x080030c3
 8003048:	080030c3 	.word	0x080030c3
 800304c:	080030c3 	.word	0x080030c3
 8003050:	080030c3 	.word	0x080030c3
 8003054:	080030c3 	.word	0x080030c3
 8003058:	08003071 	.word	0x08003071
 800305c:	08003085 	.word	0x08003085
 8003060:	4a79      	ldr	r2, [pc, #484]	@ (8003248 <HAL_GPIO_Init+0x2b4>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d013      	beq.n	800308e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003066:	e02c      	b.n	80030c2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	68db      	ldr	r3, [r3, #12]
 800306c:	623b      	str	r3, [r7, #32]
          break;
 800306e:	e029      	b.n	80030c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	68db      	ldr	r3, [r3, #12]
 8003074:	3304      	adds	r3, #4
 8003076:	623b      	str	r3, [r7, #32]
          break;
 8003078:	e024      	b.n	80030c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	68db      	ldr	r3, [r3, #12]
 800307e:	3308      	adds	r3, #8
 8003080:	623b      	str	r3, [r7, #32]
          break;
 8003082:	e01f      	b.n	80030c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	68db      	ldr	r3, [r3, #12]
 8003088:	330c      	adds	r3, #12
 800308a:	623b      	str	r3, [r7, #32]
          break;
 800308c:	e01a      	b.n	80030c4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	689b      	ldr	r3, [r3, #8]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d102      	bne.n	800309c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003096:	2304      	movs	r3, #4
 8003098:	623b      	str	r3, [r7, #32]
          break;
 800309a:	e013      	b.n	80030c4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	2b01      	cmp	r3, #1
 80030a2:	d105      	bne.n	80030b0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80030a4:	2308      	movs	r3, #8
 80030a6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	69fa      	ldr	r2, [r7, #28]
 80030ac:	611a      	str	r2, [r3, #16]
          break;
 80030ae:	e009      	b.n	80030c4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80030b0:	2308      	movs	r3, #8
 80030b2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	69fa      	ldr	r2, [r7, #28]
 80030b8:	615a      	str	r2, [r3, #20]
          break;
 80030ba:	e003      	b.n	80030c4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80030bc:	2300      	movs	r3, #0
 80030be:	623b      	str	r3, [r7, #32]
          break;
 80030c0:	e000      	b.n	80030c4 <HAL_GPIO_Init+0x130>
          break;
 80030c2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80030c4:	69bb      	ldr	r3, [r7, #24]
 80030c6:	2bff      	cmp	r3, #255	@ 0xff
 80030c8:	d801      	bhi.n	80030ce <HAL_GPIO_Init+0x13a>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	e001      	b.n	80030d2 <HAL_GPIO_Init+0x13e>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	3304      	adds	r3, #4
 80030d2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80030d4:	69bb      	ldr	r3, [r7, #24]
 80030d6:	2bff      	cmp	r3, #255	@ 0xff
 80030d8:	d802      	bhi.n	80030e0 <HAL_GPIO_Init+0x14c>
 80030da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030dc:	009b      	lsls	r3, r3, #2
 80030de:	e002      	b.n	80030e6 <HAL_GPIO_Init+0x152>
 80030e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030e2:	3b08      	subs	r3, #8
 80030e4:	009b      	lsls	r3, r3, #2
 80030e6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80030e8:	697b      	ldr	r3, [r7, #20]
 80030ea:	681a      	ldr	r2, [r3, #0]
 80030ec:	210f      	movs	r1, #15
 80030ee:	693b      	ldr	r3, [r7, #16]
 80030f0:	fa01 f303 	lsl.w	r3, r1, r3
 80030f4:	43db      	mvns	r3, r3
 80030f6:	401a      	ands	r2, r3
 80030f8:	6a39      	ldr	r1, [r7, #32]
 80030fa:	693b      	ldr	r3, [r7, #16]
 80030fc:	fa01 f303 	lsl.w	r3, r1, r3
 8003100:	431a      	orrs	r2, r3
 8003102:	697b      	ldr	r3, [r7, #20]
 8003104:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800310e:	2b00      	cmp	r3, #0
 8003110:	f000 80b1 	beq.w	8003276 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003114:	4b4d      	ldr	r3, [pc, #308]	@ (800324c <HAL_GPIO_Init+0x2b8>)
 8003116:	699b      	ldr	r3, [r3, #24]
 8003118:	4a4c      	ldr	r2, [pc, #304]	@ (800324c <HAL_GPIO_Init+0x2b8>)
 800311a:	f043 0301 	orr.w	r3, r3, #1
 800311e:	6193      	str	r3, [r2, #24]
 8003120:	4b4a      	ldr	r3, [pc, #296]	@ (800324c <HAL_GPIO_Init+0x2b8>)
 8003122:	699b      	ldr	r3, [r3, #24]
 8003124:	f003 0301 	and.w	r3, r3, #1
 8003128:	60bb      	str	r3, [r7, #8]
 800312a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800312c:	4a48      	ldr	r2, [pc, #288]	@ (8003250 <HAL_GPIO_Init+0x2bc>)
 800312e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003130:	089b      	lsrs	r3, r3, #2
 8003132:	3302      	adds	r3, #2
 8003134:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003138:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800313a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800313c:	f003 0303 	and.w	r3, r3, #3
 8003140:	009b      	lsls	r3, r3, #2
 8003142:	220f      	movs	r2, #15
 8003144:	fa02 f303 	lsl.w	r3, r2, r3
 8003148:	43db      	mvns	r3, r3
 800314a:	68fa      	ldr	r2, [r7, #12]
 800314c:	4013      	ands	r3, r2
 800314e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	4a40      	ldr	r2, [pc, #256]	@ (8003254 <HAL_GPIO_Init+0x2c0>)
 8003154:	4293      	cmp	r3, r2
 8003156:	d013      	beq.n	8003180 <HAL_GPIO_Init+0x1ec>
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	4a3f      	ldr	r2, [pc, #252]	@ (8003258 <HAL_GPIO_Init+0x2c4>)
 800315c:	4293      	cmp	r3, r2
 800315e:	d00d      	beq.n	800317c <HAL_GPIO_Init+0x1e8>
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	4a3e      	ldr	r2, [pc, #248]	@ (800325c <HAL_GPIO_Init+0x2c8>)
 8003164:	4293      	cmp	r3, r2
 8003166:	d007      	beq.n	8003178 <HAL_GPIO_Init+0x1e4>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	4a3d      	ldr	r2, [pc, #244]	@ (8003260 <HAL_GPIO_Init+0x2cc>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d101      	bne.n	8003174 <HAL_GPIO_Init+0x1e0>
 8003170:	2303      	movs	r3, #3
 8003172:	e006      	b.n	8003182 <HAL_GPIO_Init+0x1ee>
 8003174:	2304      	movs	r3, #4
 8003176:	e004      	b.n	8003182 <HAL_GPIO_Init+0x1ee>
 8003178:	2302      	movs	r3, #2
 800317a:	e002      	b.n	8003182 <HAL_GPIO_Init+0x1ee>
 800317c:	2301      	movs	r3, #1
 800317e:	e000      	b.n	8003182 <HAL_GPIO_Init+0x1ee>
 8003180:	2300      	movs	r3, #0
 8003182:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003184:	f002 0203 	and.w	r2, r2, #3
 8003188:	0092      	lsls	r2, r2, #2
 800318a:	4093      	lsls	r3, r2
 800318c:	68fa      	ldr	r2, [r7, #12]
 800318e:	4313      	orrs	r3, r2
 8003190:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003192:	492f      	ldr	r1, [pc, #188]	@ (8003250 <HAL_GPIO_Init+0x2bc>)
 8003194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003196:	089b      	lsrs	r3, r3, #2
 8003198:	3302      	adds	r3, #2
 800319a:	68fa      	ldr	r2, [r7, #12]
 800319c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d006      	beq.n	80031ba <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80031ac:	4b2d      	ldr	r3, [pc, #180]	@ (8003264 <HAL_GPIO_Init+0x2d0>)
 80031ae:	689a      	ldr	r2, [r3, #8]
 80031b0:	492c      	ldr	r1, [pc, #176]	@ (8003264 <HAL_GPIO_Init+0x2d0>)
 80031b2:	69bb      	ldr	r3, [r7, #24]
 80031b4:	4313      	orrs	r3, r2
 80031b6:	608b      	str	r3, [r1, #8]
 80031b8:	e006      	b.n	80031c8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80031ba:	4b2a      	ldr	r3, [pc, #168]	@ (8003264 <HAL_GPIO_Init+0x2d0>)
 80031bc:	689a      	ldr	r2, [r3, #8]
 80031be:	69bb      	ldr	r3, [r7, #24]
 80031c0:	43db      	mvns	r3, r3
 80031c2:	4928      	ldr	r1, [pc, #160]	@ (8003264 <HAL_GPIO_Init+0x2d0>)
 80031c4:	4013      	ands	r3, r2
 80031c6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d006      	beq.n	80031e2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80031d4:	4b23      	ldr	r3, [pc, #140]	@ (8003264 <HAL_GPIO_Init+0x2d0>)
 80031d6:	68da      	ldr	r2, [r3, #12]
 80031d8:	4922      	ldr	r1, [pc, #136]	@ (8003264 <HAL_GPIO_Init+0x2d0>)
 80031da:	69bb      	ldr	r3, [r7, #24]
 80031dc:	4313      	orrs	r3, r2
 80031de:	60cb      	str	r3, [r1, #12]
 80031e0:	e006      	b.n	80031f0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80031e2:	4b20      	ldr	r3, [pc, #128]	@ (8003264 <HAL_GPIO_Init+0x2d0>)
 80031e4:	68da      	ldr	r2, [r3, #12]
 80031e6:	69bb      	ldr	r3, [r7, #24]
 80031e8:	43db      	mvns	r3, r3
 80031ea:	491e      	ldr	r1, [pc, #120]	@ (8003264 <HAL_GPIO_Init+0x2d0>)
 80031ec:	4013      	ands	r3, r2
 80031ee:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d006      	beq.n	800320a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80031fc:	4b19      	ldr	r3, [pc, #100]	@ (8003264 <HAL_GPIO_Init+0x2d0>)
 80031fe:	685a      	ldr	r2, [r3, #4]
 8003200:	4918      	ldr	r1, [pc, #96]	@ (8003264 <HAL_GPIO_Init+0x2d0>)
 8003202:	69bb      	ldr	r3, [r7, #24]
 8003204:	4313      	orrs	r3, r2
 8003206:	604b      	str	r3, [r1, #4]
 8003208:	e006      	b.n	8003218 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800320a:	4b16      	ldr	r3, [pc, #88]	@ (8003264 <HAL_GPIO_Init+0x2d0>)
 800320c:	685a      	ldr	r2, [r3, #4]
 800320e:	69bb      	ldr	r3, [r7, #24]
 8003210:	43db      	mvns	r3, r3
 8003212:	4914      	ldr	r1, [pc, #80]	@ (8003264 <HAL_GPIO_Init+0x2d0>)
 8003214:	4013      	ands	r3, r2
 8003216:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003220:	2b00      	cmp	r3, #0
 8003222:	d021      	beq.n	8003268 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003224:	4b0f      	ldr	r3, [pc, #60]	@ (8003264 <HAL_GPIO_Init+0x2d0>)
 8003226:	681a      	ldr	r2, [r3, #0]
 8003228:	490e      	ldr	r1, [pc, #56]	@ (8003264 <HAL_GPIO_Init+0x2d0>)
 800322a:	69bb      	ldr	r3, [r7, #24]
 800322c:	4313      	orrs	r3, r2
 800322e:	600b      	str	r3, [r1, #0]
 8003230:	e021      	b.n	8003276 <HAL_GPIO_Init+0x2e2>
 8003232:	bf00      	nop
 8003234:	10320000 	.word	0x10320000
 8003238:	10310000 	.word	0x10310000
 800323c:	10220000 	.word	0x10220000
 8003240:	10210000 	.word	0x10210000
 8003244:	10120000 	.word	0x10120000
 8003248:	10110000 	.word	0x10110000
 800324c:	40021000 	.word	0x40021000
 8003250:	40010000 	.word	0x40010000
 8003254:	40010800 	.word	0x40010800
 8003258:	40010c00 	.word	0x40010c00
 800325c:	40011000 	.word	0x40011000
 8003260:	40011400 	.word	0x40011400
 8003264:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003268:	4b0b      	ldr	r3, [pc, #44]	@ (8003298 <HAL_GPIO_Init+0x304>)
 800326a:	681a      	ldr	r2, [r3, #0]
 800326c:	69bb      	ldr	r3, [r7, #24]
 800326e:	43db      	mvns	r3, r3
 8003270:	4909      	ldr	r1, [pc, #36]	@ (8003298 <HAL_GPIO_Init+0x304>)
 8003272:	4013      	ands	r3, r2
 8003274:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003278:	3301      	adds	r3, #1
 800327a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	681a      	ldr	r2, [r3, #0]
 8003280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003282:	fa22 f303 	lsr.w	r3, r2, r3
 8003286:	2b00      	cmp	r3, #0
 8003288:	f47f ae8e 	bne.w	8002fa8 <HAL_GPIO_Init+0x14>
  }
}
 800328c:	bf00      	nop
 800328e:	bf00      	nop
 8003290:	372c      	adds	r7, #44	@ 0x2c
 8003292:	46bd      	mov	sp, r7
 8003294:	bc80      	pop	{r7}
 8003296:	4770      	bx	lr
 8003298:	40010400 	.word	0x40010400

0800329c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800329c:	b480      	push	{r7}
 800329e:	b083      	sub	sp, #12
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
 80032a4:	460b      	mov	r3, r1
 80032a6:	807b      	strh	r3, [r7, #2]
 80032a8:	4613      	mov	r3, r2
 80032aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80032ac:	787b      	ldrb	r3, [r7, #1]
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d003      	beq.n	80032ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80032b2:	887a      	ldrh	r2, [r7, #2]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80032b8:	e003      	b.n	80032c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80032ba:	887b      	ldrh	r3, [r7, #2]
 80032bc:	041a      	lsls	r2, r3, #16
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	611a      	str	r2, [r3, #16]
}
 80032c2:	bf00      	nop
 80032c4:	370c      	adds	r7, #12
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bc80      	pop	{r7}
 80032ca:	4770      	bx	lr

080032cc <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80032cc:	b480      	push	{r7}
 80032ce:	b085      	sub	sp, #20
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
 80032d4:	460b      	mov	r3, r1
 80032d6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	68db      	ldr	r3, [r3, #12]
 80032dc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80032de:	887a      	ldrh	r2, [r7, #2]
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	4013      	ands	r3, r2
 80032e4:	041a      	lsls	r2, r3, #16
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	43d9      	mvns	r1, r3
 80032ea:	887b      	ldrh	r3, [r7, #2]
 80032ec:	400b      	ands	r3, r1
 80032ee:	431a      	orrs	r2, r3
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	611a      	str	r2, [r3, #16]
}
 80032f4:	bf00      	nop
 80032f6:	3714      	adds	r7, #20
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bc80      	pop	{r7}
 80032fc:	4770      	bx	lr
	...

08003300 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b084      	sub	sp, #16
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d101      	bne.n	8003312 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800330e:	2301      	movs	r3, #1
 8003310:	e12b      	b.n	800356a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003318:	b2db      	uxtb	r3, r3
 800331a:	2b00      	cmp	r3, #0
 800331c:	d106      	bne.n	800332c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2200      	movs	r2, #0
 8003322:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003326:	6878      	ldr	r0, [r7, #4]
 8003328:	f002 f804 	bl	8005334 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2224      	movs	r2, #36	@ 0x24
 8003330:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	681a      	ldr	r2, [r3, #0]
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f022 0201 	bic.w	r2, r2, #1
 8003342:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	681a      	ldr	r2, [r3, #0]
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003352:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	681a      	ldr	r2, [r3, #0]
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003362:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003364:	f001 fbfc 	bl	8004b60 <HAL_RCC_GetPCLK1Freq>
 8003368:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	4a81      	ldr	r2, [pc, #516]	@ (8003574 <HAL_I2C_Init+0x274>)
 8003370:	4293      	cmp	r3, r2
 8003372:	d807      	bhi.n	8003384 <HAL_I2C_Init+0x84>
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	4a80      	ldr	r2, [pc, #512]	@ (8003578 <HAL_I2C_Init+0x278>)
 8003378:	4293      	cmp	r3, r2
 800337a:	bf94      	ite	ls
 800337c:	2301      	movls	r3, #1
 800337e:	2300      	movhi	r3, #0
 8003380:	b2db      	uxtb	r3, r3
 8003382:	e006      	b.n	8003392 <HAL_I2C_Init+0x92>
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	4a7d      	ldr	r2, [pc, #500]	@ (800357c <HAL_I2C_Init+0x27c>)
 8003388:	4293      	cmp	r3, r2
 800338a:	bf94      	ite	ls
 800338c:	2301      	movls	r3, #1
 800338e:	2300      	movhi	r3, #0
 8003390:	b2db      	uxtb	r3, r3
 8003392:	2b00      	cmp	r3, #0
 8003394:	d001      	beq.n	800339a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003396:	2301      	movs	r3, #1
 8003398:	e0e7      	b.n	800356a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	4a78      	ldr	r2, [pc, #480]	@ (8003580 <HAL_I2C_Init+0x280>)
 800339e:	fba2 2303 	umull	r2, r3, r2, r3
 80033a2:	0c9b      	lsrs	r3, r3, #18
 80033a4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	68ba      	ldr	r2, [r7, #8]
 80033b6:	430a      	orrs	r2, r1
 80033b8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	6a1b      	ldr	r3, [r3, #32]
 80033c0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	4a6a      	ldr	r2, [pc, #424]	@ (8003574 <HAL_I2C_Init+0x274>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d802      	bhi.n	80033d4 <HAL_I2C_Init+0xd4>
 80033ce:	68bb      	ldr	r3, [r7, #8]
 80033d0:	3301      	adds	r3, #1
 80033d2:	e009      	b.n	80033e8 <HAL_I2C_Init+0xe8>
 80033d4:	68bb      	ldr	r3, [r7, #8]
 80033d6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80033da:	fb02 f303 	mul.w	r3, r2, r3
 80033de:	4a69      	ldr	r2, [pc, #420]	@ (8003584 <HAL_I2C_Init+0x284>)
 80033e0:	fba2 2303 	umull	r2, r3, r2, r3
 80033e4:	099b      	lsrs	r3, r3, #6
 80033e6:	3301      	adds	r3, #1
 80033e8:	687a      	ldr	r2, [r7, #4]
 80033ea:	6812      	ldr	r2, [r2, #0]
 80033ec:	430b      	orrs	r3, r1
 80033ee:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	69db      	ldr	r3, [r3, #28]
 80033f6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80033fa:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	685b      	ldr	r3, [r3, #4]
 8003402:	495c      	ldr	r1, [pc, #368]	@ (8003574 <HAL_I2C_Init+0x274>)
 8003404:	428b      	cmp	r3, r1
 8003406:	d819      	bhi.n	800343c <HAL_I2C_Init+0x13c>
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	1e59      	subs	r1, r3, #1
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	005b      	lsls	r3, r3, #1
 8003412:	fbb1 f3f3 	udiv	r3, r1, r3
 8003416:	1c59      	adds	r1, r3, #1
 8003418:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800341c:	400b      	ands	r3, r1
 800341e:	2b00      	cmp	r3, #0
 8003420:	d00a      	beq.n	8003438 <HAL_I2C_Init+0x138>
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	1e59      	subs	r1, r3, #1
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	005b      	lsls	r3, r3, #1
 800342c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003430:	3301      	adds	r3, #1
 8003432:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003436:	e051      	b.n	80034dc <HAL_I2C_Init+0x1dc>
 8003438:	2304      	movs	r3, #4
 800343a:	e04f      	b.n	80034dc <HAL_I2C_Init+0x1dc>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	689b      	ldr	r3, [r3, #8]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d111      	bne.n	8003468 <HAL_I2C_Init+0x168>
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	1e58      	subs	r0, r3, #1
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6859      	ldr	r1, [r3, #4]
 800344c:	460b      	mov	r3, r1
 800344e:	005b      	lsls	r3, r3, #1
 8003450:	440b      	add	r3, r1
 8003452:	fbb0 f3f3 	udiv	r3, r0, r3
 8003456:	3301      	adds	r3, #1
 8003458:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800345c:	2b00      	cmp	r3, #0
 800345e:	bf0c      	ite	eq
 8003460:	2301      	moveq	r3, #1
 8003462:	2300      	movne	r3, #0
 8003464:	b2db      	uxtb	r3, r3
 8003466:	e012      	b.n	800348e <HAL_I2C_Init+0x18e>
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	1e58      	subs	r0, r3, #1
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6859      	ldr	r1, [r3, #4]
 8003470:	460b      	mov	r3, r1
 8003472:	009b      	lsls	r3, r3, #2
 8003474:	440b      	add	r3, r1
 8003476:	0099      	lsls	r1, r3, #2
 8003478:	440b      	add	r3, r1
 800347a:	fbb0 f3f3 	udiv	r3, r0, r3
 800347e:	3301      	adds	r3, #1
 8003480:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003484:	2b00      	cmp	r3, #0
 8003486:	bf0c      	ite	eq
 8003488:	2301      	moveq	r3, #1
 800348a:	2300      	movne	r3, #0
 800348c:	b2db      	uxtb	r3, r3
 800348e:	2b00      	cmp	r3, #0
 8003490:	d001      	beq.n	8003496 <HAL_I2C_Init+0x196>
 8003492:	2301      	movs	r3, #1
 8003494:	e022      	b.n	80034dc <HAL_I2C_Init+0x1dc>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	689b      	ldr	r3, [r3, #8]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d10e      	bne.n	80034bc <HAL_I2C_Init+0x1bc>
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	1e58      	subs	r0, r3, #1
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6859      	ldr	r1, [r3, #4]
 80034a6:	460b      	mov	r3, r1
 80034a8:	005b      	lsls	r3, r3, #1
 80034aa:	440b      	add	r3, r1
 80034ac:	fbb0 f3f3 	udiv	r3, r0, r3
 80034b0:	3301      	adds	r3, #1
 80034b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80034ba:	e00f      	b.n	80034dc <HAL_I2C_Init+0x1dc>
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	1e58      	subs	r0, r3, #1
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6859      	ldr	r1, [r3, #4]
 80034c4:	460b      	mov	r3, r1
 80034c6:	009b      	lsls	r3, r3, #2
 80034c8:	440b      	add	r3, r1
 80034ca:	0099      	lsls	r1, r3, #2
 80034cc:	440b      	add	r3, r1
 80034ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80034d2:	3301      	adds	r3, #1
 80034d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034d8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80034dc:	6879      	ldr	r1, [r7, #4]
 80034de:	6809      	ldr	r1, [r1, #0]
 80034e0:	4313      	orrs	r3, r2
 80034e2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	69da      	ldr	r2, [r3, #28]
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6a1b      	ldr	r3, [r3, #32]
 80034f6:	431a      	orrs	r2, r3
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	430a      	orrs	r2, r1
 80034fe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	689b      	ldr	r3, [r3, #8]
 8003506:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800350a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800350e:	687a      	ldr	r2, [r7, #4]
 8003510:	6911      	ldr	r1, [r2, #16]
 8003512:	687a      	ldr	r2, [r7, #4]
 8003514:	68d2      	ldr	r2, [r2, #12]
 8003516:	4311      	orrs	r1, r2
 8003518:	687a      	ldr	r2, [r7, #4]
 800351a:	6812      	ldr	r2, [r2, #0]
 800351c:	430b      	orrs	r3, r1
 800351e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	68db      	ldr	r3, [r3, #12]
 8003526:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	695a      	ldr	r2, [r3, #20]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	699b      	ldr	r3, [r3, #24]
 8003532:	431a      	orrs	r2, r3
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	430a      	orrs	r2, r1
 800353a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681a      	ldr	r2, [r3, #0]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f042 0201 	orr.w	r2, r2, #1
 800354a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2200      	movs	r2, #0
 8003550:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2220      	movs	r2, #32
 8003556:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2200      	movs	r2, #0
 800355e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2200      	movs	r2, #0
 8003564:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003568:	2300      	movs	r3, #0
}
 800356a:	4618      	mov	r0, r3
 800356c:	3710      	adds	r7, #16
 800356e:	46bd      	mov	sp, r7
 8003570:	bd80      	pop	{r7, pc}
 8003572:	bf00      	nop
 8003574:	000186a0 	.word	0x000186a0
 8003578:	001e847f 	.word	0x001e847f
 800357c:	003d08ff 	.word	0x003d08ff
 8003580:	431bde83 	.word	0x431bde83
 8003584:	10624dd3 	.word	0x10624dd3

08003588 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b088      	sub	sp, #32
 800358c:	af02      	add	r7, sp, #8
 800358e:	60f8      	str	r0, [r7, #12]
 8003590:	4608      	mov	r0, r1
 8003592:	4611      	mov	r1, r2
 8003594:	461a      	mov	r2, r3
 8003596:	4603      	mov	r3, r0
 8003598:	817b      	strh	r3, [r7, #10]
 800359a:	460b      	mov	r3, r1
 800359c:	813b      	strh	r3, [r7, #8]
 800359e:	4613      	mov	r3, r2
 80035a0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80035a2:	f7ff fbe9 	bl	8002d78 <HAL_GetTick>
 80035a6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035ae:	b2db      	uxtb	r3, r3
 80035b0:	2b20      	cmp	r3, #32
 80035b2:	f040 80d9 	bne.w	8003768 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80035b6:	697b      	ldr	r3, [r7, #20]
 80035b8:	9300      	str	r3, [sp, #0]
 80035ba:	2319      	movs	r3, #25
 80035bc:	2201      	movs	r2, #1
 80035be:	496d      	ldr	r1, [pc, #436]	@ (8003774 <HAL_I2C_Mem_Write+0x1ec>)
 80035c0:	68f8      	ldr	r0, [r7, #12]
 80035c2:	f000 fccd 	bl	8003f60 <I2C_WaitOnFlagUntilTimeout>
 80035c6:	4603      	mov	r3, r0
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d001      	beq.n	80035d0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80035cc:	2302      	movs	r3, #2
 80035ce:	e0cc      	b.n	800376a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80035d6:	2b01      	cmp	r3, #1
 80035d8:	d101      	bne.n	80035de <HAL_I2C_Mem_Write+0x56>
 80035da:	2302      	movs	r3, #2
 80035dc:	e0c5      	b.n	800376a <HAL_I2C_Mem_Write+0x1e2>
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	2201      	movs	r2, #1
 80035e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f003 0301 	and.w	r3, r3, #1
 80035f0:	2b01      	cmp	r3, #1
 80035f2:	d007      	beq.n	8003604 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	681a      	ldr	r2, [r3, #0]
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f042 0201 	orr.w	r2, r2, #1
 8003602:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	681a      	ldr	r2, [r3, #0]
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003612:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	2221      	movs	r2, #33	@ 0x21
 8003618:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	2240      	movs	r2, #64	@ 0x40
 8003620:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	2200      	movs	r2, #0
 8003628:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	6a3a      	ldr	r2, [r7, #32]
 800362e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003634:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800363a:	b29a      	uxth	r2, r3
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	4a4d      	ldr	r2, [pc, #308]	@ (8003778 <HAL_I2C_Mem_Write+0x1f0>)
 8003644:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003646:	88f8      	ldrh	r0, [r7, #6]
 8003648:	893a      	ldrh	r2, [r7, #8]
 800364a:	8979      	ldrh	r1, [r7, #10]
 800364c:	697b      	ldr	r3, [r7, #20]
 800364e:	9301      	str	r3, [sp, #4]
 8003650:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003652:	9300      	str	r3, [sp, #0]
 8003654:	4603      	mov	r3, r0
 8003656:	68f8      	ldr	r0, [r7, #12]
 8003658:	f000 fb04 	bl	8003c64 <I2C_RequestMemoryWrite>
 800365c:	4603      	mov	r3, r0
 800365e:	2b00      	cmp	r3, #0
 8003660:	d052      	beq.n	8003708 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	e081      	b.n	800376a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003666:	697a      	ldr	r2, [r7, #20]
 8003668:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800366a:	68f8      	ldr	r0, [r7, #12]
 800366c:	f000 fd92 	bl	8004194 <I2C_WaitOnTXEFlagUntilTimeout>
 8003670:	4603      	mov	r3, r0
 8003672:	2b00      	cmp	r3, #0
 8003674:	d00d      	beq.n	8003692 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800367a:	2b04      	cmp	r3, #4
 800367c:	d107      	bne.n	800368e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	681a      	ldr	r2, [r3, #0]
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800368c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800368e:	2301      	movs	r3, #1
 8003690:	e06b      	b.n	800376a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003696:	781a      	ldrb	r2, [r3, #0]
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036a2:	1c5a      	adds	r2, r3, #1
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036ac:	3b01      	subs	r3, #1
 80036ae:	b29a      	uxth	r2, r3
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036b8:	b29b      	uxth	r3, r3
 80036ba:	3b01      	subs	r3, #1
 80036bc:	b29a      	uxth	r2, r3
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	695b      	ldr	r3, [r3, #20]
 80036c8:	f003 0304 	and.w	r3, r3, #4
 80036cc:	2b04      	cmp	r3, #4
 80036ce:	d11b      	bne.n	8003708 <HAL_I2C_Mem_Write+0x180>
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d017      	beq.n	8003708 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036dc:	781a      	ldrb	r2, [r3, #0]
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036e8:	1c5a      	adds	r2, r3, #1
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036f2:	3b01      	subs	r3, #1
 80036f4:	b29a      	uxth	r2, r3
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036fe:	b29b      	uxth	r3, r3
 8003700:	3b01      	subs	r3, #1
 8003702:	b29a      	uxth	r2, r3
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800370c:	2b00      	cmp	r3, #0
 800370e:	d1aa      	bne.n	8003666 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003710:	697a      	ldr	r2, [r7, #20]
 8003712:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003714:	68f8      	ldr	r0, [r7, #12]
 8003716:	f000 fd85 	bl	8004224 <I2C_WaitOnBTFFlagUntilTimeout>
 800371a:	4603      	mov	r3, r0
 800371c:	2b00      	cmp	r3, #0
 800371e:	d00d      	beq.n	800373c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003724:	2b04      	cmp	r3, #4
 8003726:	d107      	bne.n	8003738 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	681a      	ldr	r2, [r3, #0]
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003736:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003738:	2301      	movs	r3, #1
 800373a:	e016      	b.n	800376a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	681a      	ldr	r2, [r3, #0]
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800374a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	2220      	movs	r2, #32
 8003750:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	2200      	movs	r2, #0
 8003758:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	2200      	movs	r2, #0
 8003760:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003764:	2300      	movs	r3, #0
 8003766:	e000      	b.n	800376a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003768:	2302      	movs	r3, #2
  }
}
 800376a:	4618      	mov	r0, r3
 800376c:	3718      	adds	r7, #24
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}
 8003772:	bf00      	nop
 8003774:	00100002 	.word	0x00100002
 8003778:	ffff0000 	.word	0xffff0000

0800377c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b08c      	sub	sp, #48	@ 0x30
 8003780:	af02      	add	r7, sp, #8
 8003782:	60f8      	str	r0, [r7, #12]
 8003784:	4608      	mov	r0, r1
 8003786:	4611      	mov	r1, r2
 8003788:	461a      	mov	r2, r3
 800378a:	4603      	mov	r3, r0
 800378c:	817b      	strh	r3, [r7, #10]
 800378e:	460b      	mov	r3, r1
 8003790:	813b      	strh	r3, [r7, #8]
 8003792:	4613      	mov	r3, r2
 8003794:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8003796:	2300      	movs	r3, #0
 8003798:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800379a:	f7ff faed 	bl	8002d78 <HAL_GetTick>
 800379e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037a6:	b2db      	uxtb	r3, r3
 80037a8:	2b20      	cmp	r3, #32
 80037aa:	f040 8250 	bne.w	8003c4e <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80037ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037b0:	9300      	str	r3, [sp, #0]
 80037b2:	2319      	movs	r3, #25
 80037b4:	2201      	movs	r2, #1
 80037b6:	4982      	ldr	r1, [pc, #520]	@ (80039c0 <HAL_I2C_Mem_Read+0x244>)
 80037b8:	68f8      	ldr	r0, [r7, #12]
 80037ba:	f000 fbd1 	bl	8003f60 <I2C_WaitOnFlagUntilTimeout>
 80037be:	4603      	mov	r3, r0
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d001      	beq.n	80037c8 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 80037c4:	2302      	movs	r3, #2
 80037c6:	e243      	b.n	8003c50 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80037ce:	2b01      	cmp	r3, #1
 80037d0:	d101      	bne.n	80037d6 <HAL_I2C_Mem_Read+0x5a>
 80037d2:	2302      	movs	r3, #2
 80037d4:	e23c      	b.n	8003c50 <HAL_I2C_Mem_Read+0x4d4>
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	2201      	movs	r2, #1
 80037da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f003 0301 	and.w	r3, r3, #1
 80037e8:	2b01      	cmp	r3, #1
 80037ea:	d007      	beq.n	80037fc <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	681a      	ldr	r2, [r3, #0]
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f042 0201 	orr.w	r2, r2, #1
 80037fa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	681a      	ldr	r2, [r3, #0]
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800380a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	2222      	movs	r2, #34	@ 0x22
 8003810:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	2240      	movs	r2, #64	@ 0x40
 8003818:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	2200      	movs	r2, #0
 8003820:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003826:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800382c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003832:	b29a      	uxth	r2, r3
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	4a62      	ldr	r2, [pc, #392]	@ (80039c4 <HAL_I2C_Mem_Read+0x248>)
 800383c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800383e:	88f8      	ldrh	r0, [r7, #6]
 8003840:	893a      	ldrh	r2, [r7, #8]
 8003842:	8979      	ldrh	r1, [r7, #10]
 8003844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003846:	9301      	str	r3, [sp, #4]
 8003848:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800384a:	9300      	str	r3, [sp, #0]
 800384c:	4603      	mov	r3, r0
 800384e:	68f8      	ldr	r0, [r7, #12]
 8003850:	f000 fa9e 	bl	8003d90 <I2C_RequestMemoryRead>
 8003854:	4603      	mov	r3, r0
 8003856:	2b00      	cmp	r3, #0
 8003858:	d001      	beq.n	800385e <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 800385a:	2301      	movs	r3, #1
 800385c:	e1f8      	b.n	8003c50 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003862:	2b00      	cmp	r3, #0
 8003864:	d113      	bne.n	800388e <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003866:	2300      	movs	r3, #0
 8003868:	61fb      	str	r3, [r7, #28]
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	695b      	ldr	r3, [r3, #20]
 8003870:	61fb      	str	r3, [r7, #28]
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	699b      	ldr	r3, [r3, #24]
 8003878:	61fb      	str	r3, [r7, #28]
 800387a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	681a      	ldr	r2, [r3, #0]
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800388a:	601a      	str	r2, [r3, #0]
 800388c:	e1cc      	b.n	8003c28 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003892:	2b01      	cmp	r3, #1
 8003894:	d11e      	bne.n	80038d4 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80038a4:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80038a6:	b672      	cpsid	i
}
 80038a8:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038aa:	2300      	movs	r3, #0
 80038ac:	61bb      	str	r3, [r7, #24]
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	695b      	ldr	r3, [r3, #20]
 80038b4:	61bb      	str	r3, [r7, #24]
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	699b      	ldr	r3, [r3, #24]
 80038bc:	61bb      	str	r3, [r7, #24]
 80038be:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	681a      	ldr	r2, [r3, #0]
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038ce:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80038d0:	b662      	cpsie	i
}
 80038d2:	e035      	b.n	8003940 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038d8:	2b02      	cmp	r3, #2
 80038da:	d11e      	bne.n	800391a <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	681a      	ldr	r2, [r3, #0]
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80038ea:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80038ec:	b672      	cpsid	i
}
 80038ee:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038f0:	2300      	movs	r3, #0
 80038f2:	617b      	str	r3, [r7, #20]
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	695b      	ldr	r3, [r3, #20]
 80038fa:	617b      	str	r3, [r7, #20]
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	699b      	ldr	r3, [r3, #24]
 8003902:	617b      	str	r3, [r7, #20]
 8003904:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	681a      	ldr	r2, [r3, #0]
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003914:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003916:	b662      	cpsie	i
}
 8003918:	e012      	b.n	8003940 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	681a      	ldr	r2, [r3, #0]
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003928:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800392a:	2300      	movs	r3, #0
 800392c:	613b      	str	r3, [r7, #16]
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	695b      	ldr	r3, [r3, #20]
 8003934:	613b      	str	r3, [r7, #16]
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	699b      	ldr	r3, [r3, #24]
 800393c:	613b      	str	r3, [r7, #16]
 800393e:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003940:	e172      	b.n	8003c28 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003946:	2b03      	cmp	r3, #3
 8003948:	f200 811f 	bhi.w	8003b8a <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003950:	2b01      	cmp	r3, #1
 8003952:	d123      	bne.n	800399c <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003954:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003956:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003958:	68f8      	ldr	r0, [r7, #12]
 800395a:	f000 fcab 	bl	80042b4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800395e:	4603      	mov	r3, r0
 8003960:	2b00      	cmp	r3, #0
 8003962:	d001      	beq.n	8003968 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8003964:	2301      	movs	r3, #1
 8003966:	e173      	b.n	8003c50 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	691a      	ldr	r2, [r3, #16]
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003972:	b2d2      	uxtb	r2, r2
 8003974:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800397a:	1c5a      	adds	r2, r3, #1
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003984:	3b01      	subs	r3, #1
 8003986:	b29a      	uxth	r2, r3
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003990:	b29b      	uxth	r3, r3
 8003992:	3b01      	subs	r3, #1
 8003994:	b29a      	uxth	r2, r3
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800399a:	e145      	b.n	8003c28 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039a0:	2b02      	cmp	r3, #2
 80039a2:	d152      	bne.n	8003a4a <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80039a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039a6:	9300      	str	r3, [sp, #0]
 80039a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039aa:	2200      	movs	r2, #0
 80039ac:	4906      	ldr	r1, [pc, #24]	@ (80039c8 <HAL_I2C_Mem_Read+0x24c>)
 80039ae:	68f8      	ldr	r0, [r7, #12]
 80039b0:	f000 fad6 	bl	8003f60 <I2C_WaitOnFlagUntilTimeout>
 80039b4:	4603      	mov	r3, r0
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d008      	beq.n	80039cc <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 80039ba:	2301      	movs	r3, #1
 80039bc:	e148      	b.n	8003c50 <HAL_I2C_Mem_Read+0x4d4>
 80039be:	bf00      	nop
 80039c0:	00100002 	.word	0x00100002
 80039c4:	ffff0000 	.word	0xffff0000
 80039c8:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80039cc:	b672      	cpsid	i
}
 80039ce:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	681a      	ldr	r2, [r3, #0]
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039de:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	691a      	ldr	r2, [r3, #16]
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039ea:	b2d2      	uxtb	r2, r2
 80039ec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039f2:	1c5a      	adds	r2, r3, #1
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039fc:	3b01      	subs	r3, #1
 80039fe:	b29a      	uxth	r2, r3
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a08:	b29b      	uxth	r3, r3
 8003a0a:	3b01      	subs	r3, #1
 8003a0c:	b29a      	uxth	r2, r3
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003a12:	b662      	cpsie	i
}
 8003a14:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	691a      	ldr	r2, [r3, #16]
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a20:	b2d2      	uxtb	r2, r2
 8003a22:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a28:	1c5a      	adds	r2, r3, #1
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a32:	3b01      	subs	r3, #1
 8003a34:	b29a      	uxth	r2, r3
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a3e:	b29b      	uxth	r3, r3
 8003a40:	3b01      	subs	r3, #1
 8003a42:	b29a      	uxth	r2, r3
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003a48:	e0ee      	b.n	8003c28 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a4c:	9300      	str	r3, [sp, #0]
 8003a4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a50:	2200      	movs	r2, #0
 8003a52:	4981      	ldr	r1, [pc, #516]	@ (8003c58 <HAL_I2C_Mem_Read+0x4dc>)
 8003a54:	68f8      	ldr	r0, [r7, #12]
 8003a56:	f000 fa83 	bl	8003f60 <I2C_WaitOnFlagUntilTimeout>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d001      	beq.n	8003a64 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8003a60:	2301      	movs	r3, #1
 8003a62:	e0f5      	b.n	8003c50 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	681a      	ldr	r2, [r3, #0]
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a72:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003a74:	b672      	cpsid	i
}
 8003a76:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	691a      	ldr	r2, [r3, #16]
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a82:	b2d2      	uxtb	r2, r2
 8003a84:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a8a:	1c5a      	adds	r2, r3, #1
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a94:	3b01      	subs	r3, #1
 8003a96:	b29a      	uxth	r2, r3
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003aa0:	b29b      	uxth	r3, r3
 8003aa2:	3b01      	subs	r3, #1
 8003aa4:	b29a      	uxth	r2, r3
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003aaa:	4b6c      	ldr	r3, [pc, #432]	@ (8003c5c <HAL_I2C_Mem_Read+0x4e0>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	08db      	lsrs	r3, r3, #3
 8003ab0:	4a6b      	ldr	r2, [pc, #428]	@ (8003c60 <HAL_I2C_Mem_Read+0x4e4>)
 8003ab2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ab6:	0a1a      	lsrs	r2, r3, #8
 8003ab8:	4613      	mov	r3, r2
 8003aba:	009b      	lsls	r3, r3, #2
 8003abc:	4413      	add	r3, r2
 8003abe:	00da      	lsls	r2, r3, #3
 8003ac0:	1ad3      	subs	r3, r2, r3
 8003ac2:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003ac4:	6a3b      	ldr	r3, [r7, #32]
 8003ac6:	3b01      	subs	r3, #1
 8003ac8:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003aca:	6a3b      	ldr	r3, [r7, #32]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d118      	bne.n	8003b02 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	2220      	movs	r2, #32
 8003ada:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aea:	f043 0220 	orr.w	r2, r3, #32
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003af2:	b662      	cpsie	i
}
 8003af4:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	2200      	movs	r2, #0
 8003afa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8003afe:	2301      	movs	r3, #1
 8003b00:	e0a6      	b.n	8003c50 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	695b      	ldr	r3, [r3, #20]
 8003b08:	f003 0304 	and.w	r3, r3, #4
 8003b0c:	2b04      	cmp	r3, #4
 8003b0e:	d1d9      	bne.n	8003ac4 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	681a      	ldr	r2, [r3, #0]
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b1e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	691a      	ldr	r2, [r3, #16]
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b2a:	b2d2      	uxtb	r2, r2
 8003b2c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b32:	1c5a      	adds	r2, r3, #1
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b3c:	3b01      	subs	r3, #1
 8003b3e:	b29a      	uxth	r2, r3
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b48:	b29b      	uxth	r3, r3
 8003b4a:	3b01      	subs	r3, #1
 8003b4c:	b29a      	uxth	r2, r3
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003b52:	b662      	cpsie	i
}
 8003b54:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	691a      	ldr	r2, [r3, #16]
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b60:	b2d2      	uxtb	r2, r2
 8003b62:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b68:	1c5a      	adds	r2, r3, #1
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b72:	3b01      	subs	r3, #1
 8003b74:	b29a      	uxth	r2, r3
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b7e:	b29b      	uxth	r3, r3
 8003b80:	3b01      	subs	r3, #1
 8003b82:	b29a      	uxth	r2, r3
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003b88:	e04e      	b.n	8003c28 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b8c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003b8e:	68f8      	ldr	r0, [r7, #12]
 8003b90:	f000 fb90 	bl	80042b4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003b94:	4603      	mov	r3, r0
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d001      	beq.n	8003b9e <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	e058      	b.n	8003c50 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	691a      	ldr	r2, [r3, #16]
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ba8:	b2d2      	uxtb	r2, r2
 8003baa:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bb0:	1c5a      	adds	r2, r3, #1
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bba:	3b01      	subs	r3, #1
 8003bbc:	b29a      	uxth	r2, r3
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bc6:	b29b      	uxth	r3, r3
 8003bc8:	3b01      	subs	r3, #1
 8003bca:	b29a      	uxth	r2, r3
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	695b      	ldr	r3, [r3, #20]
 8003bd6:	f003 0304 	and.w	r3, r3, #4
 8003bda:	2b04      	cmp	r3, #4
 8003bdc:	d124      	bne.n	8003c28 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003be2:	2b03      	cmp	r3, #3
 8003be4:	d107      	bne.n	8003bf6 <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	681a      	ldr	r2, [r3, #0]
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003bf4:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	691a      	ldr	r2, [r3, #16]
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c00:	b2d2      	uxtb	r2, r2
 8003c02:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c08:	1c5a      	adds	r2, r3, #1
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c12:	3b01      	subs	r3, #1
 8003c14:	b29a      	uxth	r2, r3
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c1e:	b29b      	uxth	r3, r3
 8003c20:	3b01      	subs	r3, #1
 8003c22:	b29a      	uxth	r2, r3
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	f47f ae88 	bne.w	8003942 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	2220      	movs	r2, #32
 8003c36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	2200      	movs	r2, #0
 8003c46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	e000      	b.n	8003c50 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 8003c4e:	2302      	movs	r3, #2
  }
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	3728      	adds	r7, #40	@ 0x28
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bd80      	pop	{r7, pc}
 8003c58:	00010004 	.word	0x00010004
 8003c5c:	20000004 	.word	0x20000004
 8003c60:	14f8b589 	.word	0x14f8b589

08003c64 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b088      	sub	sp, #32
 8003c68:	af02      	add	r7, sp, #8
 8003c6a:	60f8      	str	r0, [r7, #12]
 8003c6c:	4608      	mov	r0, r1
 8003c6e:	4611      	mov	r1, r2
 8003c70:	461a      	mov	r2, r3
 8003c72:	4603      	mov	r3, r0
 8003c74:	817b      	strh	r3, [r7, #10]
 8003c76:	460b      	mov	r3, r1
 8003c78:	813b      	strh	r3, [r7, #8]
 8003c7a:	4613      	mov	r3, r2
 8003c7c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	681a      	ldr	r2, [r3, #0]
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c8c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c90:	9300      	str	r3, [sp, #0]
 8003c92:	6a3b      	ldr	r3, [r7, #32]
 8003c94:	2200      	movs	r2, #0
 8003c96:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003c9a:	68f8      	ldr	r0, [r7, #12]
 8003c9c:	f000 f960 	bl	8003f60 <I2C_WaitOnFlagUntilTimeout>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d00d      	beq.n	8003cc2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cb0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003cb4:	d103      	bne.n	8003cbe <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003cbc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003cbe:	2303      	movs	r3, #3
 8003cc0:	e05f      	b.n	8003d82 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003cc2:	897b      	ldrh	r3, [r7, #10]
 8003cc4:	b2db      	uxtb	r3, r3
 8003cc6:	461a      	mov	r2, r3
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003cd0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cd4:	6a3a      	ldr	r2, [r7, #32]
 8003cd6:	492d      	ldr	r1, [pc, #180]	@ (8003d8c <I2C_RequestMemoryWrite+0x128>)
 8003cd8:	68f8      	ldr	r0, [r7, #12]
 8003cda:	f000 f9bb 	bl	8004054 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003cde:	4603      	mov	r3, r0
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d001      	beq.n	8003ce8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	e04c      	b.n	8003d82 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ce8:	2300      	movs	r3, #0
 8003cea:	617b      	str	r3, [r7, #20]
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	695b      	ldr	r3, [r3, #20]
 8003cf2:	617b      	str	r3, [r7, #20]
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	699b      	ldr	r3, [r3, #24]
 8003cfa:	617b      	str	r3, [r7, #20]
 8003cfc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003cfe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d00:	6a39      	ldr	r1, [r7, #32]
 8003d02:	68f8      	ldr	r0, [r7, #12]
 8003d04:	f000 fa46 	bl	8004194 <I2C_WaitOnTXEFlagUntilTimeout>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d00d      	beq.n	8003d2a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d12:	2b04      	cmp	r3, #4
 8003d14:	d107      	bne.n	8003d26 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	681a      	ldr	r2, [r3, #0]
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d24:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003d26:	2301      	movs	r3, #1
 8003d28:	e02b      	b.n	8003d82 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003d2a:	88fb      	ldrh	r3, [r7, #6]
 8003d2c:	2b01      	cmp	r3, #1
 8003d2e:	d105      	bne.n	8003d3c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003d30:	893b      	ldrh	r3, [r7, #8]
 8003d32:	b2da      	uxtb	r2, r3
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	611a      	str	r2, [r3, #16]
 8003d3a:	e021      	b.n	8003d80 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003d3c:	893b      	ldrh	r3, [r7, #8]
 8003d3e:	0a1b      	lsrs	r3, r3, #8
 8003d40:	b29b      	uxth	r3, r3
 8003d42:	b2da      	uxtb	r2, r3
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d4c:	6a39      	ldr	r1, [r7, #32]
 8003d4e:	68f8      	ldr	r0, [r7, #12]
 8003d50:	f000 fa20 	bl	8004194 <I2C_WaitOnTXEFlagUntilTimeout>
 8003d54:	4603      	mov	r3, r0
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d00d      	beq.n	8003d76 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d5e:	2b04      	cmp	r3, #4
 8003d60:	d107      	bne.n	8003d72 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	681a      	ldr	r2, [r3, #0]
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d70:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003d72:	2301      	movs	r3, #1
 8003d74:	e005      	b.n	8003d82 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003d76:	893b      	ldrh	r3, [r7, #8]
 8003d78:	b2da      	uxtb	r2, r3
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003d80:	2300      	movs	r3, #0
}
 8003d82:	4618      	mov	r0, r3
 8003d84:	3718      	adds	r7, #24
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bd80      	pop	{r7, pc}
 8003d8a:	bf00      	nop
 8003d8c:	00010002 	.word	0x00010002

08003d90 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b088      	sub	sp, #32
 8003d94:	af02      	add	r7, sp, #8
 8003d96:	60f8      	str	r0, [r7, #12]
 8003d98:	4608      	mov	r0, r1
 8003d9a:	4611      	mov	r1, r2
 8003d9c:	461a      	mov	r2, r3
 8003d9e:	4603      	mov	r3, r0
 8003da0:	817b      	strh	r3, [r7, #10]
 8003da2:	460b      	mov	r3, r1
 8003da4:	813b      	strh	r3, [r7, #8]
 8003da6:	4613      	mov	r3, r2
 8003da8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	681a      	ldr	r2, [r3, #0]
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003db8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	681a      	ldr	r2, [r3, #0]
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003dc8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dcc:	9300      	str	r3, [sp, #0]
 8003dce:	6a3b      	ldr	r3, [r7, #32]
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003dd6:	68f8      	ldr	r0, [r7, #12]
 8003dd8:	f000 f8c2 	bl	8003f60 <I2C_WaitOnFlagUntilTimeout>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d00d      	beq.n	8003dfe <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003df0:	d103      	bne.n	8003dfa <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003df8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003dfa:	2303      	movs	r3, #3
 8003dfc:	e0aa      	b.n	8003f54 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003dfe:	897b      	ldrh	r3, [r7, #10]
 8003e00:	b2db      	uxtb	r3, r3
 8003e02:	461a      	mov	r2, r3
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003e0c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e10:	6a3a      	ldr	r2, [r7, #32]
 8003e12:	4952      	ldr	r1, [pc, #328]	@ (8003f5c <I2C_RequestMemoryRead+0x1cc>)
 8003e14:	68f8      	ldr	r0, [r7, #12]
 8003e16:	f000 f91d 	bl	8004054 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d001      	beq.n	8003e24 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003e20:	2301      	movs	r3, #1
 8003e22:	e097      	b.n	8003f54 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e24:	2300      	movs	r3, #0
 8003e26:	617b      	str	r3, [r7, #20]
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	695b      	ldr	r3, [r3, #20]
 8003e2e:	617b      	str	r3, [r7, #20]
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	699b      	ldr	r3, [r3, #24]
 8003e36:	617b      	str	r3, [r7, #20]
 8003e38:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e3c:	6a39      	ldr	r1, [r7, #32]
 8003e3e:	68f8      	ldr	r0, [r7, #12]
 8003e40:	f000 f9a8 	bl	8004194 <I2C_WaitOnTXEFlagUntilTimeout>
 8003e44:	4603      	mov	r3, r0
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d00d      	beq.n	8003e66 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e4e:	2b04      	cmp	r3, #4
 8003e50:	d107      	bne.n	8003e62 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	681a      	ldr	r2, [r3, #0]
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e60:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	e076      	b.n	8003f54 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003e66:	88fb      	ldrh	r3, [r7, #6]
 8003e68:	2b01      	cmp	r3, #1
 8003e6a:	d105      	bne.n	8003e78 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003e6c:	893b      	ldrh	r3, [r7, #8]
 8003e6e:	b2da      	uxtb	r2, r3
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	611a      	str	r2, [r3, #16]
 8003e76:	e021      	b.n	8003ebc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003e78:	893b      	ldrh	r3, [r7, #8]
 8003e7a:	0a1b      	lsrs	r3, r3, #8
 8003e7c:	b29b      	uxth	r3, r3
 8003e7e:	b2da      	uxtb	r2, r3
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e88:	6a39      	ldr	r1, [r7, #32]
 8003e8a:	68f8      	ldr	r0, [r7, #12]
 8003e8c:	f000 f982 	bl	8004194 <I2C_WaitOnTXEFlagUntilTimeout>
 8003e90:	4603      	mov	r3, r0
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d00d      	beq.n	8003eb2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e9a:	2b04      	cmp	r3, #4
 8003e9c:	d107      	bne.n	8003eae <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	681a      	ldr	r2, [r3, #0]
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003eac:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003eae:	2301      	movs	r3, #1
 8003eb0:	e050      	b.n	8003f54 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003eb2:	893b      	ldrh	r3, [r7, #8]
 8003eb4:	b2da      	uxtb	r2, r3
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ebc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ebe:	6a39      	ldr	r1, [r7, #32]
 8003ec0:	68f8      	ldr	r0, [r7, #12]
 8003ec2:	f000 f967 	bl	8004194 <I2C_WaitOnTXEFlagUntilTimeout>
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d00d      	beq.n	8003ee8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ed0:	2b04      	cmp	r3, #4
 8003ed2:	d107      	bne.n	8003ee4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	681a      	ldr	r2, [r3, #0]
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ee2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	e035      	b.n	8003f54 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	681a      	ldr	r2, [r3, #0]
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ef6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003efa:	9300      	str	r3, [sp, #0]
 8003efc:	6a3b      	ldr	r3, [r7, #32]
 8003efe:	2200      	movs	r2, #0
 8003f00:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003f04:	68f8      	ldr	r0, [r7, #12]
 8003f06:	f000 f82b 	bl	8003f60 <I2C_WaitOnFlagUntilTimeout>
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d00d      	beq.n	8003f2c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f1a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f1e:	d103      	bne.n	8003f28 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f26:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003f28:	2303      	movs	r3, #3
 8003f2a:	e013      	b.n	8003f54 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003f2c:	897b      	ldrh	r3, [r7, #10]
 8003f2e:	b2db      	uxtb	r3, r3
 8003f30:	f043 0301 	orr.w	r3, r3, #1
 8003f34:	b2da      	uxtb	r2, r3
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f3e:	6a3a      	ldr	r2, [r7, #32]
 8003f40:	4906      	ldr	r1, [pc, #24]	@ (8003f5c <I2C_RequestMemoryRead+0x1cc>)
 8003f42:	68f8      	ldr	r0, [r7, #12]
 8003f44:	f000 f886 	bl	8004054 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f48:	4603      	mov	r3, r0
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d001      	beq.n	8003f52 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	e000      	b.n	8003f54 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003f52:	2300      	movs	r3, #0
}
 8003f54:	4618      	mov	r0, r3
 8003f56:	3718      	adds	r7, #24
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	bd80      	pop	{r7, pc}
 8003f5c:	00010002 	.word	0x00010002

08003f60 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b084      	sub	sp, #16
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	60f8      	str	r0, [r7, #12]
 8003f68:	60b9      	str	r1, [r7, #8]
 8003f6a:	603b      	str	r3, [r7, #0]
 8003f6c:	4613      	mov	r3, r2
 8003f6e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003f70:	e048      	b.n	8004004 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003f78:	d044      	beq.n	8004004 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f7a:	f7fe fefd 	bl	8002d78 <HAL_GetTick>
 8003f7e:	4602      	mov	r2, r0
 8003f80:	69bb      	ldr	r3, [r7, #24]
 8003f82:	1ad3      	subs	r3, r2, r3
 8003f84:	683a      	ldr	r2, [r7, #0]
 8003f86:	429a      	cmp	r2, r3
 8003f88:	d302      	bcc.n	8003f90 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d139      	bne.n	8004004 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003f90:	68bb      	ldr	r3, [r7, #8]
 8003f92:	0c1b      	lsrs	r3, r3, #16
 8003f94:	b2db      	uxtb	r3, r3
 8003f96:	2b01      	cmp	r3, #1
 8003f98:	d10d      	bne.n	8003fb6 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	695b      	ldr	r3, [r3, #20]
 8003fa0:	43da      	mvns	r2, r3
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	4013      	ands	r3, r2
 8003fa6:	b29b      	uxth	r3, r3
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	bf0c      	ite	eq
 8003fac:	2301      	moveq	r3, #1
 8003fae:	2300      	movne	r3, #0
 8003fb0:	b2db      	uxtb	r3, r3
 8003fb2:	461a      	mov	r2, r3
 8003fb4:	e00c      	b.n	8003fd0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	699b      	ldr	r3, [r3, #24]
 8003fbc:	43da      	mvns	r2, r3
 8003fbe:	68bb      	ldr	r3, [r7, #8]
 8003fc0:	4013      	ands	r3, r2
 8003fc2:	b29b      	uxth	r3, r3
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	bf0c      	ite	eq
 8003fc8:	2301      	moveq	r3, #1
 8003fca:	2300      	movne	r3, #0
 8003fcc:	b2db      	uxtb	r3, r3
 8003fce:	461a      	mov	r2, r3
 8003fd0:	79fb      	ldrb	r3, [r7, #7]
 8003fd2:	429a      	cmp	r2, r3
 8003fd4:	d116      	bne.n	8004004 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	2200      	movs	r2, #0
 8003fda:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	2220      	movs	r2, #32
 8003fe0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ff0:	f043 0220 	orr.w	r2, r3, #32
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004000:	2301      	movs	r3, #1
 8004002:	e023      	b.n	800404c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004004:	68bb      	ldr	r3, [r7, #8]
 8004006:	0c1b      	lsrs	r3, r3, #16
 8004008:	b2db      	uxtb	r3, r3
 800400a:	2b01      	cmp	r3, #1
 800400c:	d10d      	bne.n	800402a <I2C_WaitOnFlagUntilTimeout+0xca>
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	695b      	ldr	r3, [r3, #20]
 8004014:	43da      	mvns	r2, r3
 8004016:	68bb      	ldr	r3, [r7, #8]
 8004018:	4013      	ands	r3, r2
 800401a:	b29b      	uxth	r3, r3
 800401c:	2b00      	cmp	r3, #0
 800401e:	bf0c      	ite	eq
 8004020:	2301      	moveq	r3, #1
 8004022:	2300      	movne	r3, #0
 8004024:	b2db      	uxtb	r3, r3
 8004026:	461a      	mov	r2, r3
 8004028:	e00c      	b.n	8004044 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	699b      	ldr	r3, [r3, #24]
 8004030:	43da      	mvns	r2, r3
 8004032:	68bb      	ldr	r3, [r7, #8]
 8004034:	4013      	ands	r3, r2
 8004036:	b29b      	uxth	r3, r3
 8004038:	2b00      	cmp	r3, #0
 800403a:	bf0c      	ite	eq
 800403c:	2301      	moveq	r3, #1
 800403e:	2300      	movne	r3, #0
 8004040:	b2db      	uxtb	r3, r3
 8004042:	461a      	mov	r2, r3
 8004044:	79fb      	ldrb	r3, [r7, #7]
 8004046:	429a      	cmp	r2, r3
 8004048:	d093      	beq.n	8003f72 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800404a:	2300      	movs	r3, #0
}
 800404c:	4618      	mov	r0, r3
 800404e:	3710      	adds	r7, #16
 8004050:	46bd      	mov	sp, r7
 8004052:	bd80      	pop	{r7, pc}

08004054 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b084      	sub	sp, #16
 8004058:	af00      	add	r7, sp, #0
 800405a:	60f8      	str	r0, [r7, #12]
 800405c:	60b9      	str	r1, [r7, #8]
 800405e:	607a      	str	r2, [r7, #4]
 8004060:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004062:	e071      	b.n	8004148 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	695b      	ldr	r3, [r3, #20]
 800406a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800406e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004072:	d123      	bne.n	80040bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	681a      	ldr	r2, [r3, #0]
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004082:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800408c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	2200      	movs	r2, #0
 8004092:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	2220      	movs	r2, #32
 8004098:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	2200      	movs	r2, #0
 80040a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040a8:	f043 0204 	orr.w	r2, r3, #4
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	2200      	movs	r2, #0
 80040b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80040b8:	2301      	movs	r3, #1
 80040ba:	e067      	b.n	800418c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80040c2:	d041      	beq.n	8004148 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040c4:	f7fe fe58 	bl	8002d78 <HAL_GetTick>
 80040c8:	4602      	mov	r2, r0
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	1ad3      	subs	r3, r2, r3
 80040ce:	687a      	ldr	r2, [r7, #4]
 80040d0:	429a      	cmp	r2, r3
 80040d2:	d302      	bcc.n	80040da <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d136      	bne.n	8004148 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80040da:	68bb      	ldr	r3, [r7, #8]
 80040dc:	0c1b      	lsrs	r3, r3, #16
 80040de:	b2db      	uxtb	r3, r3
 80040e0:	2b01      	cmp	r3, #1
 80040e2:	d10c      	bne.n	80040fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	695b      	ldr	r3, [r3, #20]
 80040ea:	43da      	mvns	r2, r3
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	4013      	ands	r3, r2
 80040f0:	b29b      	uxth	r3, r3
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	bf14      	ite	ne
 80040f6:	2301      	movne	r3, #1
 80040f8:	2300      	moveq	r3, #0
 80040fa:	b2db      	uxtb	r3, r3
 80040fc:	e00b      	b.n	8004116 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	699b      	ldr	r3, [r3, #24]
 8004104:	43da      	mvns	r2, r3
 8004106:	68bb      	ldr	r3, [r7, #8]
 8004108:	4013      	ands	r3, r2
 800410a:	b29b      	uxth	r3, r3
 800410c:	2b00      	cmp	r3, #0
 800410e:	bf14      	ite	ne
 8004110:	2301      	movne	r3, #1
 8004112:	2300      	moveq	r3, #0
 8004114:	b2db      	uxtb	r3, r3
 8004116:	2b00      	cmp	r3, #0
 8004118:	d016      	beq.n	8004148 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	2200      	movs	r2, #0
 800411e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	2220      	movs	r2, #32
 8004124:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	2200      	movs	r2, #0
 800412c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004134:	f043 0220 	orr.w	r2, r3, #32
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	2200      	movs	r2, #0
 8004140:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004144:	2301      	movs	r3, #1
 8004146:	e021      	b.n	800418c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	0c1b      	lsrs	r3, r3, #16
 800414c:	b2db      	uxtb	r3, r3
 800414e:	2b01      	cmp	r3, #1
 8004150:	d10c      	bne.n	800416c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	695b      	ldr	r3, [r3, #20]
 8004158:	43da      	mvns	r2, r3
 800415a:	68bb      	ldr	r3, [r7, #8]
 800415c:	4013      	ands	r3, r2
 800415e:	b29b      	uxth	r3, r3
 8004160:	2b00      	cmp	r3, #0
 8004162:	bf14      	ite	ne
 8004164:	2301      	movne	r3, #1
 8004166:	2300      	moveq	r3, #0
 8004168:	b2db      	uxtb	r3, r3
 800416a:	e00b      	b.n	8004184 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	699b      	ldr	r3, [r3, #24]
 8004172:	43da      	mvns	r2, r3
 8004174:	68bb      	ldr	r3, [r7, #8]
 8004176:	4013      	ands	r3, r2
 8004178:	b29b      	uxth	r3, r3
 800417a:	2b00      	cmp	r3, #0
 800417c:	bf14      	ite	ne
 800417e:	2301      	movne	r3, #1
 8004180:	2300      	moveq	r3, #0
 8004182:	b2db      	uxtb	r3, r3
 8004184:	2b00      	cmp	r3, #0
 8004186:	f47f af6d 	bne.w	8004064 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800418a:	2300      	movs	r3, #0
}
 800418c:	4618      	mov	r0, r3
 800418e:	3710      	adds	r7, #16
 8004190:	46bd      	mov	sp, r7
 8004192:	bd80      	pop	{r7, pc}

08004194 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b084      	sub	sp, #16
 8004198:	af00      	add	r7, sp, #0
 800419a:	60f8      	str	r0, [r7, #12]
 800419c:	60b9      	str	r1, [r7, #8]
 800419e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80041a0:	e034      	b.n	800420c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80041a2:	68f8      	ldr	r0, [r7, #12]
 80041a4:	f000 f8e3 	bl	800436e <I2C_IsAcknowledgeFailed>
 80041a8:	4603      	mov	r3, r0
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d001      	beq.n	80041b2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80041ae:	2301      	movs	r3, #1
 80041b0:	e034      	b.n	800421c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041b2:	68bb      	ldr	r3, [r7, #8]
 80041b4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80041b8:	d028      	beq.n	800420c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041ba:	f7fe fddd 	bl	8002d78 <HAL_GetTick>
 80041be:	4602      	mov	r2, r0
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	1ad3      	subs	r3, r2, r3
 80041c4:	68ba      	ldr	r2, [r7, #8]
 80041c6:	429a      	cmp	r2, r3
 80041c8:	d302      	bcc.n	80041d0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80041ca:	68bb      	ldr	r3, [r7, #8]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d11d      	bne.n	800420c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	695b      	ldr	r3, [r3, #20]
 80041d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041da:	2b80      	cmp	r3, #128	@ 0x80
 80041dc:	d016      	beq.n	800420c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	2200      	movs	r2, #0
 80041e2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	2220      	movs	r2, #32
 80041e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	2200      	movs	r2, #0
 80041f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041f8:	f043 0220 	orr.w	r2, r3, #32
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	2200      	movs	r2, #0
 8004204:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004208:	2301      	movs	r3, #1
 800420a:	e007      	b.n	800421c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	695b      	ldr	r3, [r3, #20]
 8004212:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004216:	2b80      	cmp	r3, #128	@ 0x80
 8004218:	d1c3      	bne.n	80041a2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800421a:	2300      	movs	r3, #0
}
 800421c:	4618      	mov	r0, r3
 800421e:	3710      	adds	r7, #16
 8004220:	46bd      	mov	sp, r7
 8004222:	bd80      	pop	{r7, pc}

08004224 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b084      	sub	sp, #16
 8004228:	af00      	add	r7, sp, #0
 800422a:	60f8      	str	r0, [r7, #12]
 800422c:	60b9      	str	r1, [r7, #8]
 800422e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004230:	e034      	b.n	800429c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004232:	68f8      	ldr	r0, [r7, #12]
 8004234:	f000 f89b 	bl	800436e <I2C_IsAcknowledgeFailed>
 8004238:	4603      	mov	r3, r0
 800423a:	2b00      	cmp	r3, #0
 800423c:	d001      	beq.n	8004242 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800423e:	2301      	movs	r3, #1
 8004240:	e034      	b.n	80042ac <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004242:	68bb      	ldr	r3, [r7, #8]
 8004244:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004248:	d028      	beq.n	800429c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800424a:	f7fe fd95 	bl	8002d78 <HAL_GetTick>
 800424e:	4602      	mov	r2, r0
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	1ad3      	subs	r3, r2, r3
 8004254:	68ba      	ldr	r2, [r7, #8]
 8004256:	429a      	cmp	r2, r3
 8004258:	d302      	bcc.n	8004260 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800425a:	68bb      	ldr	r3, [r7, #8]
 800425c:	2b00      	cmp	r3, #0
 800425e:	d11d      	bne.n	800429c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	695b      	ldr	r3, [r3, #20]
 8004266:	f003 0304 	and.w	r3, r3, #4
 800426a:	2b04      	cmp	r3, #4
 800426c:	d016      	beq.n	800429c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	2200      	movs	r2, #0
 8004272:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	2220      	movs	r2, #32
 8004278:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	2200      	movs	r2, #0
 8004280:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004288:	f043 0220 	orr.w	r2, r3, #32
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	2200      	movs	r2, #0
 8004294:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004298:	2301      	movs	r3, #1
 800429a:	e007      	b.n	80042ac <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	695b      	ldr	r3, [r3, #20]
 80042a2:	f003 0304 	and.w	r3, r3, #4
 80042a6:	2b04      	cmp	r3, #4
 80042a8:	d1c3      	bne.n	8004232 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80042aa:	2300      	movs	r3, #0
}
 80042ac:	4618      	mov	r0, r3
 80042ae:	3710      	adds	r7, #16
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bd80      	pop	{r7, pc}

080042b4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b084      	sub	sp, #16
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	60f8      	str	r0, [r7, #12]
 80042bc:	60b9      	str	r1, [r7, #8]
 80042be:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80042c0:	e049      	b.n	8004356 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	695b      	ldr	r3, [r3, #20]
 80042c8:	f003 0310 	and.w	r3, r3, #16
 80042cc:	2b10      	cmp	r3, #16
 80042ce:	d119      	bne.n	8004304 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f06f 0210 	mvn.w	r2, #16
 80042d8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	2200      	movs	r2, #0
 80042de:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2220      	movs	r2, #32
 80042e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	2200      	movs	r2, #0
 80042ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	2200      	movs	r2, #0
 80042fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004300:	2301      	movs	r3, #1
 8004302:	e030      	b.n	8004366 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004304:	f7fe fd38 	bl	8002d78 <HAL_GetTick>
 8004308:	4602      	mov	r2, r0
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	1ad3      	subs	r3, r2, r3
 800430e:	68ba      	ldr	r2, [r7, #8]
 8004310:	429a      	cmp	r2, r3
 8004312:	d302      	bcc.n	800431a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004314:	68bb      	ldr	r3, [r7, #8]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d11d      	bne.n	8004356 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	695b      	ldr	r3, [r3, #20]
 8004320:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004324:	2b40      	cmp	r3, #64	@ 0x40
 8004326:	d016      	beq.n	8004356 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	2200      	movs	r2, #0
 800432c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	2220      	movs	r2, #32
 8004332:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	2200      	movs	r2, #0
 800433a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004342:	f043 0220 	orr.w	r2, r3, #32
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	2200      	movs	r2, #0
 800434e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004352:	2301      	movs	r3, #1
 8004354:	e007      	b.n	8004366 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	695b      	ldr	r3, [r3, #20]
 800435c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004360:	2b40      	cmp	r3, #64	@ 0x40
 8004362:	d1ae      	bne.n	80042c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004364:	2300      	movs	r3, #0
}
 8004366:	4618      	mov	r0, r3
 8004368:	3710      	adds	r7, #16
 800436a:	46bd      	mov	sp, r7
 800436c:	bd80      	pop	{r7, pc}

0800436e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800436e:	b480      	push	{r7}
 8004370:	b083      	sub	sp, #12
 8004372:	af00      	add	r7, sp, #0
 8004374:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	695b      	ldr	r3, [r3, #20]
 800437c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004380:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004384:	d11b      	bne.n	80043be <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800438e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2200      	movs	r2, #0
 8004394:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2220      	movs	r2, #32
 800439a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2200      	movs	r2, #0
 80043a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043aa:	f043 0204 	orr.w	r2, r3, #4
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2200      	movs	r2, #0
 80043b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
 80043bc:	e000      	b.n	80043c0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80043be:	2300      	movs	r3, #0
}
 80043c0:	4618      	mov	r0, r3
 80043c2:	370c      	adds	r7, #12
 80043c4:	46bd      	mov	sp, r7
 80043c6:	bc80      	pop	{r7}
 80043c8:	4770      	bx	lr
	...

080043cc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b086      	sub	sp, #24
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d101      	bne.n	80043de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80043da:	2301      	movs	r3, #1
 80043dc:	e272      	b.n	80048c4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f003 0301 	and.w	r3, r3, #1
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	f000 8087 	beq.w	80044fa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80043ec:	4b92      	ldr	r3, [pc, #584]	@ (8004638 <HAL_RCC_OscConfig+0x26c>)
 80043ee:	685b      	ldr	r3, [r3, #4]
 80043f0:	f003 030c 	and.w	r3, r3, #12
 80043f4:	2b04      	cmp	r3, #4
 80043f6:	d00c      	beq.n	8004412 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80043f8:	4b8f      	ldr	r3, [pc, #572]	@ (8004638 <HAL_RCC_OscConfig+0x26c>)
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	f003 030c 	and.w	r3, r3, #12
 8004400:	2b08      	cmp	r3, #8
 8004402:	d112      	bne.n	800442a <HAL_RCC_OscConfig+0x5e>
 8004404:	4b8c      	ldr	r3, [pc, #560]	@ (8004638 <HAL_RCC_OscConfig+0x26c>)
 8004406:	685b      	ldr	r3, [r3, #4]
 8004408:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800440c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004410:	d10b      	bne.n	800442a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004412:	4b89      	ldr	r3, [pc, #548]	@ (8004638 <HAL_RCC_OscConfig+0x26c>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800441a:	2b00      	cmp	r3, #0
 800441c:	d06c      	beq.n	80044f8 <HAL_RCC_OscConfig+0x12c>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	685b      	ldr	r3, [r3, #4]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d168      	bne.n	80044f8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004426:	2301      	movs	r3, #1
 8004428:	e24c      	b.n	80048c4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004432:	d106      	bne.n	8004442 <HAL_RCC_OscConfig+0x76>
 8004434:	4b80      	ldr	r3, [pc, #512]	@ (8004638 <HAL_RCC_OscConfig+0x26c>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4a7f      	ldr	r2, [pc, #508]	@ (8004638 <HAL_RCC_OscConfig+0x26c>)
 800443a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800443e:	6013      	str	r3, [r2, #0]
 8004440:	e02e      	b.n	80044a0 <HAL_RCC_OscConfig+0xd4>
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	685b      	ldr	r3, [r3, #4]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d10c      	bne.n	8004464 <HAL_RCC_OscConfig+0x98>
 800444a:	4b7b      	ldr	r3, [pc, #492]	@ (8004638 <HAL_RCC_OscConfig+0x26c>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	4a7a      	ldr	r2, [pc, #488]	@ (8004638 <HAL_RCC_OscConfig+0x26c>)
 8004450:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004454:	6013      	str	r3, [r2, #0]
 8004456:	4b78      	ldr	r3, [pc, #480]	@ (8004638 <HAL_RCC_OscConfig+0x26c>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4a77      	ldr	r2, [pc, #476]	@ (8004638 <HAL_RCC_OscConfig+0x26c>)
 800445c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004460:	6013      	str	r3, [r2, #0]
 8004462:	e01d      	b.n	80044a0 <HAL_RCC_OscConfig+0xd4>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800446c:	d10c      	bne.n	8004488 <HAL_RCC_OscConfig+0xbc>
 800446e:	4b72      	ldr	r3, [pc, #456]	@ (8004638 <HAL_RCC_OscConfig+0x26c>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	4a71      	ldr	r2, [pc, #452]	@ (8004638 <HAL_RCC_OscConfig+0x26c>)
 8004474:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004478:	6013      	str	r3, [r2, #0]
 800447a:	4b6f      	ldr	r3, [pc, #444]	@ (8004638 <HAL_RCC_OscConfig+0x26c>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4a6e      	ldr	r2, [pc, #440]	@ (8004638 <HAL_RCC_OscConfig+0x26c>)
 8004480:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004484:	6013      	str	r3, [r2, #0]
 8004486:	e00b      	b.n	80044a0 <HAL_RCC_OscConfig+0xd4>
 8004488:	4b6b      	ldr	r3, [pc, #428]	@ (8004638 <HAL_RCC_OscConfig+0x26c>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	4a6a      	ldr	r2, [pc, #424]	@ (8004638 <HAL_RCC_OscConfig+0x26c>)
 800448e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004492:	6013      	str	r3, [r2, #0]
 8004494:	4b68      	ldr	r3, [pc, #416]	@ (8004638 <HAL_RCC_OscConfig+0x26c>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	4a67      	ldr	r2, [pc, #412]	@ (8004638 <HAL_RCC_OscConfig+0x26c>)
 800449a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800449e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d013      	beq.n	80044d0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044a8:	f7fe fc66 	bl	8002d78 <HAL_GetTick>
 80044ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044ae:	e008      	b.n	80044c2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044b0:	f7fe fc62 	bl	8002d78 <HAL_GetTick>
 80044b4:	4602      	mov	r2, r0
 80044b6:	693b      	ldr	r3, [r7, #16]
 80044b8:	1ad3      	subs	r3, r2, r3
 80044ba:	2b64      	cmp	r3, #100	@ 0x64
 80044bc:	d901      	bls.n	80044c2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80044be:	2303      	movs	r3, #3
 80044c0:	e200      	b.n	80048c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044c2:	4b5d      	ldr	r3, [pc, #372]	@ (8004638 <HAL_RCC_OscConfig+0x26c>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d0f0      	beq.n	80044b0 <HAL_RCC_OscConfig+0xe4>
 80044ce:	e014      	b.n	80044fa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044d0:	f7fe fc52 	bl	8002d78 <HAL_GetTick>
 80044d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044d6:	e008      	b.n	80044ea <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044d8:	f7fe fc4e 	bl	8002d78 <HAL_GetTick>
 80044dc:	4602      	mov	r2, r0
 80044de:	693b      	ldr	r3, [r7, #16]
 80044e0:	1ad3      	subs	r3, r2, r3
 80044e2:	2b64      	cmp	r3, #100	@ 0x64
 80044e4:	d901      	bls.n	80044ea <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80044e6:	2303      	movs	r3, #3
 80044e8:	e1ec      	b.n	80048c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044ea:	4b53      	ldr	r3, [pc, #332]	@ (8004638 <HAL_RCC_OscConfig+0x26c>)
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d1f0      	bne.n	80044d8 <HAL_RCC_OscConfig+0x10c>
 80044f6:	e000      	b.n	80044fa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f003 0302 	and.w	r3, r3, #2
 8004502:	2b00      	cmp	r3, #0
 8004504:	d063      	beq.n	80045ce <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004506:	4b4c      	ldr	r3, [pc, #304]	@ (8004638 <HAL_RCC_OscConfig+0x26c>)
 8004508:	685b      	ldr	r3, [r3, #4]
 800450a:	f003 030c 	and.w	r3, r3, #12
 800450e:	2b00      	cmp	r3, #0
 8004510:	d00b      	beq.n	800452a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004512:	4b49      	ldr	r3, [pc, #292]	@ (8004638 <HAL_RCC_OscConfig+0x26c>)
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	f003 030c 	and.w	r3, r3, #12
 800451a:	2b08      	cmp	r3, #8
 800451c:	d11c      	bne.n	8004558 <HAL_RCC_OscConfig+0x18c>
 800451e:	4b46      	ldr	r3, [pc, #280]	@ (8004638 <HAL_RCC_OscConfig+0x26c>)
 8004520:	685b      	ldr	r3, [r3, #4]
 8004522:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004526:	2b00      	cmp	r3, #0
 8004528:	d116      	bne.n	8004558 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800452a:	4b43      	ldr	r3, [pc, #268]	@ (8004638 <HAL_RCC_OscConfig+0x26c>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f003 0302 	and.w	r3, r3, #2
 8004532:	2b00      	cmp	r3, #0
 8004534:	d005      	beq.n	8004542 <HAL_RCC_OscConfig+0x176>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	691b      	ldr	r3, [r3, #16]
 800453a:	2b01      	cmp	r3, #1
 800453c:	d001      	beq.n	8004542 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800453e:	2301      	movs	r3, #1
 8004540:	e1c0      	b.n	80048c4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004542:	4b3d      	ldr	r3, [pc, #244]	@ (8004638 <HAL_RCC_OscConfig+0x26c>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	695b      	ldr	r3, [r3, #20]
 800454e:	00db      	lsls	r3, r3, #3
 8004550:	4939      	ldr	r1, [pc, #228]	@ (8004638 <HAL_RCC_OscConfig+0x26c>)
 8004552:	4313      	orrs	r3, r2
 8004554:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004556:	e03a      	b.n	80045ce <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	691b      	ldr	r3, [r3, #16]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d020      	beq.n	80045a2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004560:	4b36      	ldr	r3, [pc, #216]	@ (800463c <HAL_RCC_OscConfig+0x270>)
 8004562:	2201      	movs	r2, #1
 8004564:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004566:	f7fe fc07 	bl	8002d78 <HAL_GetTick>
 800456a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800456c:	e008      	b.n	8004580 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800456e:	f7fe fc03 	bl	8002d78 <HAL_GetTick>
 8004572:	4602      	mov	r2, r0
 8004574:	693b      	ldr	r3, [r7, #16]
 8004576:	1ad3      	subs	r3, r2, r3
 8004578:	2b02      	cmp	r3, #2
 800457a:	d901      	bls.n	8004580 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800457c:	2303      	movs	r3, #3
 800457e:	e1a1      	b.n	80048c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004580:	4b2d      	ldr	r3, [pc, #180]	@ (8004638 <HAL_RCC_OscConfig+0x26c>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f003 0302 	and.w	r3, r3, #2
 8004588:	2b00      	cmp	r3, #0
 800458a:	d0f0      	beq.n	800456e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800458c:	4b2a      	ldr	r3, [pc, #168]	@ (8004638 <HAL_RCC_OscConfig+0x26c>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	695b      	ldr	r3, [r3, #20]
 8004598:	00db      	lsls	r3, r3, #3
 800459a:	4927      	ldr	r1, [pc, #156]	@ (8004638 <HAL_RCC_OscConfig+0x26c>)
 800459c:	4313      	orrs	r3, r2
 800459e:	600b      	str	r3, [r1, #0]
 80045a0:	e015      	b.n	80045ce <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80045a2:	4b26      	ldr	r3, [pc, #152]	@ (800463c <HAL_RCC_OscConfig+0x270>)
 80045a4:	2200      	movs	r2, #0
 80045a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045a8:	f7fe fbe6 	bl	8002d78 <HAL_GetTick>
 80045ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045ae:	e008      	b.n	80045c2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045b0:	f7fe fbe2 	bl	8002d78 <HAL_GetTick>
 80045b4:	4602      	mov	r2, r0
 80045b6:	693b      	ldr	r3, [r7, #16]
 80045b8:	1ad3      	subs	r3, r2, r3
 80045ba:	2b02      	cmp	r3, #2
 80045bc:	d901      	bls.n	80045c2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80045be:	2303      	movs	r3, #3
 80045c0:	e180      	b.n	80048c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045c2:	4b1d      	ldr	r3, [pc, #116]	@ (8004638 <HAL_RCC_OscConfig+0x26c>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f003 0302 	and.w	r3, r3, #2
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d1f0      	bne.n	80045b0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f003 0308 	and.w	r3, r3, #8
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d03a      	beq.n	8004650 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	699b      	ldr	r3, [r3, #24]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d019      	beq.n	8004616 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80045e2:	4b17      	ldr	r3, [pc, #92]	@ (8004640 <HAL_RCC_OscConfig+0x274>)
 80045e4:	2201      	movs	r2, #1
 80045e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045e8:	f7fe fbc6 	bl	8002d78 <HAL_GetTick>
 80045ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045ee:	e008      	b.n	8004602 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045f0:	f7fe fbc2 	bl	8002d78 <HAL_GetTick>
 80045f4:	4602      	mov	r2, r0
 80045f6:	693b      	ldr	r3, [r7, #16]
 80045f8:	1ad3      	subs	r3, r2, r3
 80045fa:	2b02      	cmp	r3, #2
 80045fc:	d901      	bls.n	8004602 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80045fe:	2303      	movs	r3, #3
 8004600:	e160      	b.n	80048c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004602:	4b0d      	ldr	r3, [pc, #52]	@ (8004638 <HAL_RCC_OscConfig+0x26c>)
 8004604:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004606:	f003 0302 	and.w	r3, r3, #2
 800460a:	2b00      	cmp	r3, #0
 800460c:	d0f0      	beq.n	80045f0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800460e:	2001      	movs	r0, #1
 8004610:	f000 fafe 	bl	8004c10 <RCC_Delay>
 8004614:	e01c      	b.n	8004650 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004616:	4b0a      	ldr	r3, [pc, #40]	@ (8004640 <HAL_RCC_OscConfig+0x274>)
 8004618:	2200      	movs	r2, #0
 800461a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800461c:	f7fe fbac 	bl	8002d78 <HAL_GetTick>
 8004620:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004622:	e00f      	b.n	8004644 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004624:	f7fe fba8 	bl	8002d78 <HAL_GetTick>
 8004628:	4602      	mov	r2, r0
 800462a:	693b      	ldr	r3, [r7, #16]
 800462c:	1ad3      	subs	r3, r2, r3
 800462e:	2b02      	cmp	r3, #2
 8004630:	d908      	bls.n	8004644 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004632:	2303      	movs	r3, #3
 8004634:	e146      	b.n	80048c4 <HAL_RCC_OscConfig+0x4f8>
 8004636:	bf00      	nop
 8004638:	40021000 	.word	0x40021000
 800463c:	42420000 	.word	0x42420000
 8004640:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004644:	4b92      	ldr	r3, [pc, #584]	@ (8004890 <HAL_RCC_OscConfig+0x4c4>)
 8004646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004648:	f003 0302 	and.w	r3, r3, #2
 800464c:	2b00      	cmp	r3, #0
 800464e:	d1e9      	bne.n	8004624 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f003 0304 	and.w	r3, r3, #4
 8004658:	2b00      	cmp	r3, #0
 800465a:	f000 80a6 	beq.w	80047aa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800465e:	2300      	movs	r3, #0
 8004660:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004662:	4b8b      	ldr	r3, [pc, #556]	@ (8004890 <HAL_RCC_OscConfig+0x4c4>)
 8004664:	69db      	ldr	r3, [r3, #28]
 8004666:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800466a:	2b00      	cmp	r3, #0
 800466c:	d10d      	bne.n	800468a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800466e:	4b88      	ldr	r3, [pc, #544]	@ (8004890 <HAL_RCC_OscConfig+0x4c4>)
 8004670:	69db      	ldr	r3, [r3, #28]
 8004672:	4a87      	ldr	r2, [pc, #540]	@ (8004890 <HAL_RCC_OscConfig+0x4c4>)
 8004674:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004678:	61d3      	str	r3, [r2, #28]
 800467a:	4b85      	ldr	r3, [pc, #532]	@ (8004890 <HAL_RCC_OscConfig+0x4c4>)
 800467c:	69db      	ldr	r3, [r3, #28]
 800467e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004682:	60bb      	str	r3, [r7, #8]
 8004684:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004686:	2301      	movs	r3, #1
 8004688:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800468a:	4b82      	ldr	r3, [pc, #520]	@ (8004894 <HAL_RCC_OscConfig+0x4c8>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004692:	2b00      	cmp	r3, #0
 8004694:	d118      	bne.n	80046c8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004696:	4b7f      	ldr	r3, [pc, #508]	@ (8004894 <HAL_RCC_OscConfig+0x4c8>)
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	4a7e      	ldr	r2, [pc, #504]	@ (8004894 <HAL_RCC_OscConfig+0x4c8>)
 800469c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80046a2:	f7fe fb69 	bl	8002d78 <HAL_GetTick>
 80046a6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046a8:	e008      	b.n	80046bc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046aa:	f7fe fb65 	bl	8002d78 <HAL_GetTick>
 80046ae:	4602      	mov	r2, r0
 80046b0:	693b      	ldr	r3, [r7, #16]
 80046b2:	1ad3      	subs	r3, r2, r3
 80046b4:	2b64      	cmp	r3, #100	@ 0x64
 80046b6:	d901      	bls.n	80046bc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80046b8:	2303      	movs	r3, #3
 80046ba:	e103      	b.n	80048c4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046bc:	4b75      	ldr	r3, [pc, #468]	@ (8004894 <HAL_RCC_OscConfig+0x4c8>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d0f0      	beq.n	80046aa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	68db      	ldr	r3, [r3, #12]
 80046cc:	2b01      	cmp	r3, #1
 80046ce:	d106      	bne.n	80046de <HAL_RCC_OscConfig+0x312>
 80046d0:	4b6f      	ldr	r3, [pc, #444]	@ (8004890 <HAL_RCC_OscConfig+0x4c4>)
 80046d2:	6a1b      	ldr	r3, [r3, #32]
 80046d4:	4a6e      	ldr	r2, [pc, #440]	@ (8004890 <HAL_RCC_OscConfig+0x4c4>)
 80046d6:	f043 0301 	orr.w	r3, r3, #1
 80046da:	6213      	str	r3, [r2, #32]
 80046dc:	e02d      	b.n	800473a <HAL_RCC_OscConfig+0x36e>
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	68db      	ldr	r3, [r3, #12]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d10c      	bne.n	8004700 <HAL_RCC_OscConfig+0x334>
 80046e6:	4b6a      	ldr	r3, [pc, #424]	@ (8004890 <HAL_RCC_OscConfig+0x4c4>)
 80046e8:	6a1b      	ldr	r3, [r3, #32]
 80046ea:	4a69      	ldr	r2, [pc, #420]	@ (8004890 <HAL_RCC_OscConfig+0x4c4>)
 80046ec:	f023 0301 	bic.w	r3, r3, #1
 80046f0:	6213      	str	r3, [r2, #32]
 80046f2:	4b67      	ldr	r3, [pc, #412]	@ (8004890 <HAL_RCC_OscConfig+0x4c4>)
 80046f4:	6a1b      	ldr	r3, [r3, #32]
 80046f6:	4a66      	ldr	r2, [pc, #408]	@ (8004890 <HAL_RCC_OscConfig+0x4c4>)
 80046f8:	f023 0304 	bic.w	r3, r3, #4
 80046fc:	6213      	str	r3, [r2, #32]
 80046fe:	e01c      	b.n	800473a <HAL_RCC_OscConfig+0x36e>
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	68db      	ldr	r3, [r3, #12]
 8004704:	2b05      	cmp	r3, #5
 8004706:	d10c      	bne.n	8004722 <HAL_RCC_OscConfig+0x356>
 8004708:	4b61      	ldr	r3, [pc, #388]	@ (8004890 <HAL_RCC_OscConfig+0x4c4>)
 800470a:	6a1b      	ldr	r3, [r3, #32]
 800470c:	4a60      	ldr	r2, [pc, #384]	@ (8004890 <HAL_RCC_OscConfig+0x4c4>)
 800470e:	f043 0304 	orr.w	r3, r3, #4
 8004712:	6213      	str	r3, [r2, #32]
 8004714:	4b5e      	ldr	r3, [pc, #376]	@ (8004890 <HAL_RCC_OscConfig+0x4c4>)
 8004716:	6a1b      	ldr	r3, [r3, #32]
 8004718:	4a5d      	ldr	r2, [pc, #372]	@ (8004890 <HAL_RCC_OscConfig+0x4c4>)
 800471a:	f043 0301 	orr.w	r3, r3, #1
 800471e:	6213      	str	r3, [r2, #32]
 8004720:	e00b      	b.n	800473a <HAL_RCC_OscConfig+0x36e>
 8004722:	4b5b      	ldr	r3, [pc, #364]	@ (8004890 <HAL_RCC_OscConfig+0x4c4>)
 8004724:	6a1b      	ldr	r3, [r3, #32]
 8004726:	4a5a      	ldr	r2, [pc, #360]	@ (8004890 <HAL_RCC_OscConfig+0x4c4>)
 8004728:	f023 0301 	bic.w	r3, r3, #1
 800472c:	6213      	str	r3, [r2, #32]
 800472e:	4b58      	ldr	r3, [pc, #352]	@ (8004890 <HAL_RCC_OscConfig+0x4c4>)
 8004730:	6a1b      	ldr	r3, [r3, #32]
 8004732:	4a57      	ldr	r2, [pc, #348]	@ (8004890 <HAL_RCC_OscConfig+0x4c4>)
 8004734:	f023 0304 	bic.w	r3, r3, #4
 8004738:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	68db      	ldr	r3, [r3, #12]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d015      	beq.n	800476e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004742:	f7fe fb19 	bl	8002d78 <HAL_GetTick>
 8004746:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004748:	e00a      	b.n	8004760 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800474a:	f7fe fb15 	bl	8002d78 <HAL_GetTick>
 800474e:	4602      	mov	r2, r0
 8004750:	693b      	ldr	r3, [r7, #16]
 8004752:	1ad3      	subs	r3, r2, r3
 8004754:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004758:	4293      	cmp	r3, r2
 800475a:	d901      	bls.n	8004760 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800475c:	2303      	movs	r3, #3
 800475e:	e0b1      	b.n	80048c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004760:	4b4b      	ldr	r3, [pc, #300]	@ (8004890 <HAL_RCC_OscConfig+0x4c4>)
 8004762:	6a1b      	ldr	r3, [r3, #32]
 8004764:	f003 0302 	and.w	r3, r3, #2
 8004768:	2b00      	cmp	r3, #0
 800476a:	d0ee      	beq.n	800474a <HAL_RCC_OscConfig+0x37e>
 800476c:	e014      	b.n	8004798 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800476e:	f7fe fb03 	bl	8002d78 <HAL_GetTick>
 8004772:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004774:	e00a      	b.n	800478c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004776:	f7fe faff 	bl	8002d78 <HAL_GetTick>
 800477a:	4602      	mov	r2, r0
 800477c:	693b      	ldr	r3, [r7, #16]
 800477e:	1ad3      	subs	r3, r2, r3
 8004780:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004784:	4293      	cmp	r3, r2
 8004786:	d901      	bls.n	800478c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004788:	2303      	movs	r3, #3
 800478a:	e09b      	b.n	80048c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800478c:	4b40      	ldr	r3, [pc, #256]	@ (8004890 <HAL_RCC_OscConfig+0x4c4>)
 800478e:	6a1b      	ldr	r3, [r3, #32]
 8004790:	f003 0302 	and.w	r3, r3, #2
 8004794:	2b00      	cmp	r3, #0
 8004796:	d1ee      	bne.n	8004776 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004798:	7dfb      	ldrb	r3, [r7, #23]
 800479a:	2b01      	cmp	r3, #1
 800479c:	d105      	bne.n	80047aa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800479e:	4b3c      	ldr	r3, [pc, #240]	@ (8004890 <HAL_RCC_OscConfig+0x4c4>)
 80047a0:	69db      	ldr	r3, [r3, #28]
 80047a2:	4a3b      	ldr	r2, [pc, #236]	@ (8004890 <HAL_RCC_OscConfig+0x4c4>)
 80047a4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80047a8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	69db      	ldr	r3, [r3, #28]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	f000 8087 	beq.w	80048c2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80047b4:	4b36      	ldr	r3, [pc, #216]	@ (8004890 <HAL_RCC_OscConfig+0x4c4>)
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	f003 030c 	and.w	r3, r3, #12
 80047bc:	2b08      	cmp	r3, #8
 80047be:	d061      	beq.n	8004884 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	69db      	ldr	r3, [r3, #28]
 80047c4:	2b02      	cmp	r3, #2
 80047c6:	d146      	bne.n	8004856 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047c8:	4b33      	ldr	r3, [pc, #204]	@ (8004898 <HAL_RCC_OscConfig+0x4cc>)
 80047ca:	2200      	movs	r2, #0
 80047cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047ce:	f7fe fad3 	bl	8002d78 <HAL_GetTick>
 80047d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80047d4:	e008      	b.n	80047e8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047d6:	f7fe facf 	bl	8002d78 <HAL_GetTick>
 80047da:	4602      	mov	r2, r0
 80047dc:	693b      	ldr	r3, [r7, #16]
 80047de:	1ad3      	subs	r3, r2, r3
 80047e0:	2b02      	cmp	r3, #2
 80047e2:	d901      	bls.n	80047e8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80047e4:	2303      	movs	r3, #3
 80047e6:	e06d      	b.n	80048c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80047e8:	4b29      	ldr	r3, [pc, #164]	@ (8004890 <HAL_RCC_OscConfig+0x4c4>)
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d1f0      	bne.n	80047d6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6a1b      	ldr	r3, [r3, #32]
 80047f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047fc:	d108      	bne.n	8004810 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80047fe:	4b24      	ldr	r3, [pc, #144]	@ (8004890 <HAL_RCC_OscConfig+0x4c4>)
 8004800:	685b      	ldr	r3, [r3, #4]
 8004802:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	689b      	ldr	r3, [r3, #8]
 800480a:	4921      	ldr	r1, [pc, #132]	@ (8004890 <HAL_RCC_OscConfig+0x4c4>)
 800480c:	4313      	orrs	r3, r2
 800480e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004810:	4b1f      	ldr	r3, [pc, #124]	@ (8004890 <HAL_RCC_OscConfig+0x4c4>)
 8004812:	685b      	ldr	r3, [r3, #4]
 8004814:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6a19      	ldr	r1, [r3, #32]
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004820:	430b      	orrs	r3, r1
 8004822:	491b      	ldr	r1, [pc, #108]	@ (8004890 <HAL_RCC_OscConfig+0x4c4>)
 8004824:	4313      	orrs	r3, r2
 8004826:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004828:	4b1b      	ldr	r3, [pc, #108]	@ (8004898 <HAL_RCC_OscConfig+0x4cc>)
 800482a:	2201      	movs	r2, #1
 800482c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800482e:	f7fe faa3 	bl	8002d78 <HAL_GetTick>
 8004832:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004834:	e008      	b.n	8004848 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004836:	f7fe fa9f 	bl	8002d78 <HAL_GetTick>
 800483a:	4602      	mov	r2, r0
 800483c:	693b      	ldr	r3, [r7, #16]
 800483e:	1ad3      	subs	r3, r2, r3
 8004840:	2b02      	cmp	r3, #2
 8004842:	d901      	bls.n	8004848 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004844:	2303      	movs	r3, #3
 8004846:	e03d      	b.n	80048c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004848:	4b11      	ldr	r3, [pc, #68]	@ (8004890 <HAL_RCC_OscConfig+0x4c4>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004850:	2b00      	cmp	r3, #0
 8004852:	d0f0      	beq.n	8004836 <HAL_RCC_OscConfig+0x46a>
 8004854:	e035      	b.n	80048c2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004856:	4b10      	ldr	r3, [pc, #64]	@ (8004898 <HAL_RCC_OscConfig+0x4cc>)
 8004858:	2200      	movs	r2, #0
 800485a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800485c:	f7fe fa8c 	bl	8002d78 <HAL_GetTick>
 8004860:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004862:	e008      	b.n	8004876 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004864:	f7fe fa88 	bl	8002d78 <HAL_GetTick>
 8004868:	4602      	mov	r2, r0
 800486a:	693b      	ldr	r3, [r7, #16]
 800486c:	1ad3      	subs	r3, r2, r3
 800486e:	2b02      	cmp	r3, #2
 8004870:	d901      	bls.n	8004876 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004872:	2303      	movs	r3, #3
 8004874:	e026      	b.n	80048c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004876:	4b06      	ldr	r3, [pc, #24]	@ (8004890 <HAL_RCC_OscConfig+0x4c4>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800487e:	2b00      	cmp	r3, #0
 8004880:	d1f0      	bne.n	8004864 <HAL_RCC_OscConfig+0x498>
 8004882:	e01e      	b.n	80048c2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	69db      	ldr	r3, [r3, #28]
 8004888:	2b01      	cmp	r3, #1
 800488a:	d107      	bne.n	800489c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800488c:	2301      	movs	r3, #1
 800488e:	e019      	b.n	80048c4 <HAL_RCC_OscConfig+0x4f8>
 8004890:	40021000 	.word	0x40021000
 8004894:	40007000 	.word	0x40007000
 8004898:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800489c:	4b0b      	ldr	r3, [pc, #44]	@ (80048cc <HAL_RCC_OscConfig+0x500>)
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6a1b      	ldr	r3, [r3, #32]
 80048ac:	429a      	cmp	r2, r3
 80048ae:	d106      	bne.n	80048be <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048ba:	429a      	cmp	r2, r3
 80048bc:	d001      	beq.n	80048c2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80048be:	2301      	movs	r3, #1
 80048c0:	e000      	b.n	80048c4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80048c2:	2300      	movs	r3, #0
}
 80048c4:	4618      	mov	r0, r3
 80048c6:	3718      	adds	r7, #24
 80048c8:	46bd      	mov	sp, r7
 80048ca:	bd80      	pop	{r7, pc}
 80048cc:	40021000 	.word	0x40021000

080048d0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b084      	sub	sp, #16
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
 80048d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d101      	bne.n	80048e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80048e0:	2301      	movs	r3, #1
 80048e2:	e0d0      	b.n	8004a86 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80048e4:	4b6a      	ldr	r3, [pc, #424]	@ (8004a90 <HAL_RCC_ClockConfig+0x1c0>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f003 0307 	and.w	r3, r3, #7
 80048ec:	683a      	ldr	r2, [r7, #0]
 80048ee:	429a      	cmp	r2, r3
 80048f0:	d910      	bls.n	8004914 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048f2:	4b67      	ldr	r3, [pc, #412]	@ (8004a90 <HAL_RCC_ClockConfig+0x1c0>)
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f023 0207 	bic.w	r2, r3, #7
 80048fa:	4965      	ldr	r1, [pc, #404]	@ (8004a90 <HAL_RCC_ClockConfig+0x1c0>)
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	4313      	orrs	r3, r2
 8004900:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004902:	4b63      	ldr	r3, [pc, #396]	@ (8004a90 <HAL_RCC_ClockConfig+0x1c0>)
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f003 0307 	and.w	r3, r3, #7
 800490a:	683a      	ldr	r2, [r7, #0]
 800490c:	429a      	cmp	r2, r3
 800490e:	d001      	beq.n	8004914 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004910:	2301      	movs	r3, #1
 8004912:	e0b8      	b.n	8004a86 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f003 0302 	and.w	r3, r3, #2
 800491c:	2b00      	cmp	r3, #0
 800491e:	d020      	beq.n	8004962 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f003 0304 	and.w	r3, r3, #4
 8004928:	2b00      	cmp	r3, #0
 800492a:	d005      	beq.n	8004938 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800492c:	4b59      	ldr	r3, [pc, #356]	@ (8004a94 <HAL_RCC_ClockConfig+0x1c4>)
 800492e:	685b      	ldr	r3, [r3, #4]
 8004930:	4a58      	ldr	r2, [pc, #352]	@ (8004a94 <HAL_RCC_ClockConfig+0x1c4>)
 8004932:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004936:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f003 0308 	and.w	r3, r3, #8
 8004940:	2b00      	cmp	r3, #0
 8004942:	d005      	beq.n	8004950 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004944:	4b53      	ldr	r3, [pc, #332]	@ (8004a94 <HAL_RCC_ClockConfig+0x1c4>)
 8004946:	685b      	ldr	r3, [r3, #4]
 8004948:	4a52      	ldr	r2, [pc, #328]	@ (8004a94 <HAL_RCC_ClockConfig+0x1c4>)
 800494a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800494e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004950:	4b50      	ldr	r3, [pc, #320]	@ (8004a94 <HAL_RCC_ClockConfig+0x1c4>)
 8004952:	685b      	ldr	r3, [r3, #4]
 8004954:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	689b      	ldr	r3, [r3, #8]
 800495c:	494d      	ldr	r1, [pc, #308]	@ (8004a94 <HAL_RCC_ClockConfig+0x1c4>)
 800495e:	4313      	orrs	r3, r2
 8004960:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f003 0301 	and.w	r3, r3, #1
 800496a:	2b00      	cmp	r3, #0
 800496c:	d040      	beq.n	80049f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	685b      	ldr	r3, [r3, #4]
 8004972:	2b01      	cmp	r3, #1
 8004974:	d107      	bne.n	8004986 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004976:	4b47      	ldr	r3, [pc, #284]	@ (8004a94 <HAL_RCC_ClockConfig+0x1c4>)
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800497e:	2b00      	cmp	r3, #0
 8004980:	d115      	bne.n	80049ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004982:	2301      	movs	r3, #1
 8004984:	e07f      	b.n	8004a86 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	685b      	ldr	r3, [r3, #4]
 800498a:	2b02      	cmp	r3, #2
 800498c:	d107      	bne.n	800499e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800498e:	4b41      	ldr	r3, [pc, #260]	@ (8004a94 <HAL_RCC_ClockConfig+0x1c4>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004996:	2b00      	cmp	r3, #0
 8004998:	d109      	bne.n	80049ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800499a:	2301      	movs	r3, #1
 800499c:	e073      	b.n	8004a86 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800499e:	4b3d      	ldr	r3, [pc, #244]	@ (8004a94 <HAL_RCC_ClockConfig+0x1c4>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f003 0302 	and.w	r3, r3, #2
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d101      	bne.n	80049ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049aa:	2301      	movs	r3, #1
 80049ac:	e06b      	b.n	8004a86 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80049ae:	4b39      	ldr	r3, [pc, #228]	@ (8004a94 <HAL_RCC_ClockConfig+0x1c4>)
 80049b0:	685b      	ldr	r3, [r3, #4]
 80049b2:	f023 0203 	bic.w	r2, r3, #3
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	685b      	ldr	r3, [r3, #4]
 80049ba:	4936      	ldr	r1, [pc, #216]	@ (8004a94 <HAL_RCC_ClockConfig+0x1c4>)
 80049bc:	4313      	orrs	r3, r2
 80049be:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80049c0:	f7fe f9da 	bl	8002d78 <HAL_GetTick>
 80049c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049c6:	e00a      	b.n	80049de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049c8:	f7fe f9d6 	bl	8002d78 <HAL_GetTick>
 80049cc:	4602      	mov	r2, r0
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	1ad3      	subs	r3, r2, r3
 80049d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d901      	bls.n	80049de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80049da:	2303      	movs	r3, #3
 80049dc:	e053      	b.n	8004a86 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049de:	4b2d      	ldr	r3, [pc, #180]	@ (8004a94 <HAL_RCC_ClockConfig+0x1c4>)
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	f003 020c 	and.w	r2, r3, #12
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	685b      	ldr	r3, [r3, #4]
 80049ea:	009b      	lsls	r3, r3, #2
 80049ec:	429a      	cmp	r2, r3
 80049ee:	d1eb      	bne.n	80049c8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80049f0:	4b27      	ldr	r3, [pc, #156]	@ (8004a90 <HAL_RCC_ClockConfig+0x1c0>)
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f003 0307 	and.w	r3, r3, #7
 80049f8:	683a      	ldr	r2, [r7, #0]
 80049fa:	429a      	cmp	r2, r3
 80049fc:	d210      	bcs.n	8004a20 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049fe:	4b24      	ldr	r3, [pc, #144]	@ (8004a90 <HAL_RCC_ClockConfig+0x1c0>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f023 0207 	bic.w	r2, r3, #7
 8004a06:	4922      	ldr	r1, [pc, #136]	@ (8004a90 <HAL_RCC_ClockConfig+0x1c0>)
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	4313      	orrs	r3, r2
 8004a0c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a0e:	4b20      	ldr	r3, [pc, #128]	@ (8004a90 <HAL_RCC_ClockConfig+0x1c0>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f003 0307 	and.w	r3, r3, #7
 8004a16:	683a      	ldr	r2, [r7, #0]
 8004a18:	429a      	cmp	r2, r3
 8004a1a:	d001      	beq.n	8004a20 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	e032      	b.n	8004a86 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f003 0304 	and.w	r3, r3, #4
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d008      	beq.n	8004a3e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a2c:	4b19      	ldr	r3, [pc, #100]	@ (8004a94 <HAL_RCC_ClockConfig+0x1c4>)
 8004a2e:	685b      	ldr	r3, [r3, #4]
 8004a30:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	68db      	ldr	r3, [r3, #12]
 8004a38:	4916      	ldr	r1, [pc, #88]	@ (8004a94 <HAL_RCC_ClockConfig+0x1c4>)
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f003 0308 	and.w	r3, r3, #8
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d009      	beq.n	8004a5e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004a4a:	4b12      	ldr	r3, [pc, #72]	@ (8004a94 <HAL_RCC_ClockConfig+0x1c4>)
 8004a4c:	685b      	ldr	r3, [r3, #4]
 8004a4e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	691b      	ldr	r3, [r3, #16]
 8004a56:	00db      	lsls	r3, r3, #3
 8004a58:	490e      	ldr	r1, [pc, #56]	@ (8004a94 <HAL_RCC_ClockConfig+0x1c4>)
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004a5e:	f000 f821 	bl	8004aa4 <HAL_RCC_GetSysClockFreq>
 8004a62:	4602      	mov	r2, r0
 8004a64:	4b0b      	ldr	r3, [pc, #44]	@ (8004a94 <HAL_RCC_ClockConfig+0x1c4>)
 8004a66:	685b      	ldr	r3, [r3, #4]
 8004a68:	091b      	lsrs	r3, r3, #4
 8004a6a:	f003 030f 	and.w	r3, r3, #15
 8004a6e:	490a      	ldr	r1, [pc, #40]	@ (8004a98 <HAL_RCC_ClockConfig+0x1c8>)
 8004a70:	5ccb      	ldrb	r3, [r1, r3]
 8004a72:	fa22 f303 	lsr.w	r3, r2, r3
 8004a76:	4a09      	ldr	r2, [pc, #36]	@ (8004a9c <HAL_RCC_ClockConfig+0x1cc>)
 8004a78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004a7a:	4b09      	ldr	r3, [pc, #36]	@ (8004aa0 <HAL_RCC_ClockConfig+0x1d0>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	4618      	mov	r0, r3
 8004a80:	f7fe f80c 	bl	8002a9c <HAL_InitTick>

  return HAL_OK;
 8004a84:	2300      	movs	r3, #0
}
 8004a86:	4618      	mov	r0, r3
 8004a88:	3710      	adds	r7, #16
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bd80      	pop	{r7, pc}
 8004a8e:	bf00      	nop
 8004a90:	40022000 	.word	0x40022000
 8004a94:	40021000 	.word	0x40021000
 8004a98:	0800671c 	.word	0x0800671c
 8004a9c:	20000004 	.word	0x20000004
 8004aa0:	20000008 	.word	0x20000008

08004aa4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004aa4:	b480      	push	{r7}
 8004aa6:	b087      	sub	sp, #28
 8004aa8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004aaa:	2300      	movs	r3, #0
 8004aac:	60fb      	str	r3, [r7, #12]
 8004aae:	2300      	movs	r3, #0
 8004ab0:	60bb      	str	r3, [r7, #8]
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	617b      	str	r3, [r7, #20]
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004aba:	2300      	movs	r3, #0
 8004abc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004abe:	4b1e      	ldr	r3, [pc, #120]	@ (8004b38 <HAL_RCC_GetSysClockFreq+0x94>)
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	f003 030c 	and.w	r3, r3, #12
 8004aca:	2b04      	cmp	r3, #4
 8004acc:	d002      	beq.n	8004ad4 <HAL_RCC_GetSysClockFreq+0x30>
 8004ace:	2b08      	cmp	r3, #8
 8004ad0:	d003      	beq.n	8004ada <HAL_RCC_GetSysClockFreq+0x36>
 8004ad2:	e027      	b.n	8004b24 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004ad4:	4b19      	ldr	r3, [pc, #100]	@ (8004b3c <HAL_RCC_GetSysClockFreq+0x98>)
 8004ad6:	613b      	str	r3, [r7, #16]
      break;
 8004ad8:	e027      	b.n	8004b2a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	0c9b      	lsrs	r3, r3, #18
 8004ade:	f003 030f 	and.w	r3, r3, #15
 8004ae2:	4a17      	ldr	r2, [pc, #92]	@ (8004b40 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004ae4:	5cd3      	ldrb	r3, [r2, r3]
 8004ae6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d010      	beq.n	8004b14 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004af2:	4b11      	ldr	r3, [pc, #68]	@ (8004b38 <HAL_RCC_GetSysClockFreq+0x94>)
 8004af4:	685b      	ldr	r3, [r3, #4]
 8004af6:	0c5b      	lsrs	r3, r3, #17
 8004af8:	f003 0301 	and.w	r3, r3, #1
 8004afc:	4a11      	ldr	r2, [pc, #68]	@ (8004b44 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004afe:	5cd3      	ldrb	r3, [r2, r3]
 8004b00:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	4a0d      	ldr	r2, [pc, #52]	@ (8004b3c <HAL_RCC_GetSysClockFreq+0x98>)
 8004b06:	fb03 f202 	mul.w	r2, r3, r2
 8004b0a:	68bb      	ldr	r3, [r7, #8]
 8004b0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b10:	617b      	str	r3, [r7, #20]
 8004b12:	e004      	b.n	8004b1e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	4a0c      	ldr	r2, [pc, #48]	@ (8004b48 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004b18:	fb02 f303 	mul.w	r3, r2, r3
 8004b1c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004b1e:	697b      	ldr	r3, [r7, #20]
 8004b20:	613b      	str	r3, [r7, #16]
      break;
 8004b22:	e002      	b.n	8004b2a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004b24:	4b05      	ldr	r3, [pc, #20]	@ (8004b3c <HAL_RCC_GetSysClockFreq+0x98>)
 8004b26:	613b      	str	r3, [r7, #16]
      break;
 8004b28:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004b2a:	693b      	ldr	r3, [r7, #16]
}
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	371c      	adds	r7, #28
 8004b30:	46bd      	mov	sp, r7
 8004b32:	bc80      	pop	{r7}
 8004b34:	4770      	bx	lr
 8004b36:	bf00      	nop
 8004b38:	40021000 	.word	0x40021000
 8004b3c:	007a1200 	.word	0x007a1200
 8004b40:	08006734 	.word	0x08006734
 8004b44:	08006744 	.word	0x08006744
 8004b48:	003d0900 	.word	0x003d0900

08004b4c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b50:	4b02      	ldr	r3, [pc, #8]	@ (8004b5c <HAL_RCC_GetHCLKFreq+0x10>)
 8004b52:	681b      	ldr	r3, [r3, #0]
}
 8004b54:	4618      	mov	r0, r3
 8004b56:	46bd      	mov	sp, r7
 8004b58:	bc80      	pop	{r7}
 8004b5a:	4770      	bx	lr
 8004b5c:	20000004 	.word	0x20000004

08004b60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004b64:	f7ff fff2 	bl	8004b4c <HAL_RCC_GetHCLKFreq>
 8004b68:	4602      	mov	r2, r0
 8004b6a:	4b05      	ldr	r3, [pc, #20]	@ (8004b80 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004b6c:	685b      	ldr	r3, [r3, #4]
 8004b6e:	0a1b      	lsrs	r3, r3, #8
 8004b70:	f003 0307 	and.w	r3, r3, #7
 8004b74:	4903      	ldr	r1, [pc, #12]	@ (8004b84 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b76:	5ccb      	ldrb	r3, [r1, r3]
 8004b78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	bd80      	pop	{r7, pc}
 8004b80:	40021000 	.word	0x40021000
 8004b84:	0800672c 	.word	0x0800672c

08004b88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004b8c:	f7ff ffde 	bl	8004b4c <HAL_RCC_GetHCLKFreq>
 8004b90:	4602      	mov	r2, r0
 8004b92:	4b05      	ldr	r3, [pc, #20]	@ (8004ba8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004b94:	685b      	ldr	r3, [r3, #4]
 8004b96:	0adb      	lsrs	r3, r3, #11
 8004b98:	f003 0307 	and.w	r3, r3, #7
 8004b9c:	4903      	ldr	r1, [pc, #12]	@ (8004bac <HAL_RCC_GetPCLK2Freq+0x24>)
 8004b9e:	5ccb      	ldrb	r3, [r1, r3]
 8004ba0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	bd80      	pop	{r7, pc}
 8004ba8:	40021000 	.word	0x40021000
 8004bac:	0800672c 	.word	0x0800672c

08004bb0 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	b083      	sub	sp, #12
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
 8004bb8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	220f      	movs	r2, #15
 8004bbe:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004bc0:	4b11      	ldr	r3, [pc, #68]	@ (8004c08 <HAL_RCC_GetClockConfig+0x58>)
 8004bc2:	685b      	ldr	r3, [r3, #4]
 8004bc4:	f003 0203 	and.w	r2, r3, #3
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004bcc:	4b0e      	ldr	r3, [pc, #56]	@ (8004c08 <HAL_RCC_GetClockConfig+0x58>)
 8004bce:	685b      	ldr	r3, [r3, #4]
 8004bd0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004bd8:	4b0b      	ldr	r3, [pc, #44]	@ (8004c08 <HAL_RCC_GetClockConfig+0x58>)
 8004bda:	685b      	ldr	r3, [r3, #4]
 8004bdc:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8004be4:	4b08      	ldr	r3, [pc, #32]	@ (8004c08 <HAL_RCC_GetClockConfig+0x58>)
 8004be6:	685b      	ldr	r3, [r3, #4]
 8004be8:	08db      	lsrs	r3, r3, #3
 8004bea:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004bf2:	4b06      	ldr	r3, [pc, #24]	@ (8004c0c <HAL_RCC_GetClockConfig+0x5c>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f003 0207 	and.w	r2, r3, #7
 8004bfa:	683b      	ldr	r3, [r7, #0]
 8004bfc:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8004bfe:	bf00      	nop
 8004c00:	370c      	adds	r7, #12
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bc80      	pop	{r7}
 8004c06:	4770      	bx	lr
 8004c08:	40021000 	.word	0x40021000
 8004c0c:	40022000 	.word	0x40022000

08004c10 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004c10:	b480      	push	{r7}
 8004c12:	b085      	sub	sp, #20
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004c18:	4b0a      	ldr	r3, [pc, #40]	@ (8004c44 <RCC_Delay+0x34>)
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4a0a      	ldr	r2, [pc, #40]	@ (8004c48 <RCC_Delay+0x38>)
 8004c1e:	fba2 2303 	umull	r2, r3, r2, r3
 8004c22:	0a5b      	lsrs	r3, r3, #9
 8004c24:	687a      	ldr	r2, [r7, #4]
 8004c26:	fb02 f303 	mul.w	r3, r2, r3
 8004c2a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004c2c:	bf00      	nop
  }
  while (Delay --);
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	1e5a      	subs	r2, r3, #1
 8004c32:	60fa      	str	r2, [r7, #12]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d1f9      	bne.n	8004c2c <RCC_Delay+0x1c>
}
 8004c38:	bf00      	nop
 8004c3a:	bf00      	nop
 8004c3c:	3714      	adds	r7, #20
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	bc80      	pop	{r7}
 8004c42:	4770      	bx	lr
 8004c44:	20000004 	.word	0x20000004
 8004c48:	10624dd3 	.word	0x10624dd3

08004c4c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b082      	sub	sp, #8
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d101      	bne.n	8004c5e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	e041      	b.n	8004ce2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c64:	b2db      	uxtb	r3, r3
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d106      	bne.n	8004c78 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004c72:	6878      	ldr	r0, [r7, #4]
 8004c74:	f000 f839 	bl	8004cea <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2202      	movs	r2, #2
 8004c7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681a      	ldr	r2, [r3, #0]
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	3304      	adds	r3, #4
 8004c88:	4619      	mov	r1, r3
 8004c8a:	4610      	mov	r0, r2
 8004c8c:	f000 f99c 	bl	8004fc8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2201      	movs	r2, #1
 8004c94:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2201      	movs	r2, #1
 8004c9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2201      	movs	r2, #1
 8004ca4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2201      	movs	r2, #1
 8004cac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2201      	movs	r2, #1
 8004cbc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2201      	movs	r2, #1
 8004ccc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2201      	movs	r2, #1
 8004cd4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2201      	movs	r2, #1
 8004cdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004ce0:	2300      	movs	r3, #0
}
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	3708      	adds	r7, #8
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	bd80      	pop	{r7, pc}

08004cea <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004cea:	b480      	push	{r7}
 8004cec:	b083      	sub	sp, #12
 8004cee:	af00      	add	r7, sp, #0
 8004cf0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004cf2:	bf00      	nop
 8004cf4:	370c      	adds	r7, #12
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	bc80      	pop	{r7}
 8004cfa:	4770      	bx	lr

08004cfc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004cfc:	b480      	push	{r7}
 8004cfe:	b085      	sub	sp, #20
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d0a:	b2db      	uxtb	r3, r3
 8004d0c:	2b01      	cmp	r3, #1
 8004d0e:	d001      	beq.n	8004d14 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004d10:	2301      	movs	r3, #1
 8004d12:	e03a      	b.n	8004d8a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2202      	movs	r2, #2
 8004d18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	68da      	ldr	r2, [r3, #12]
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f042 0201 	orr.w	r2, r2, #1
 8004d2a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	4a18      	ldr	r2, [pc, #96]	@ (8004d94 <HAL_TIM_Base_Start_IT+0x98>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d00e      	beq.n	8004d54 <HAL_TIM_Base_Start_IT+0x58>
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d3e:	d009      	beq.n	8004d54 <HAL_TIM_Base_Start_IT+0x58>
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	4a14      	ldr	r2, [pc, #80]	@ (8004d98 <HAL_TIM_Base_Start_IT+0x9c>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d004      	beq.n	8004d54 <HAL_TIM_Base_Start_IT+0x58>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	4a13      	ldr	r2, [pc, #76]	@ (8004d9c <HAL_TIM_Base_Start_IT+0xa0>)
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d111      	bne.n	8004d78 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	689b      	ldr	r3, [r3, #8]
 8004d5a:	f003 0307 	and.w	r3, r3, #7
 8004d5e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	2b06      	cmp	r3, #6
 8004d64:	d010      	beq.n	8004d88 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	681a      	ldr	r2, [r3, #0]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f042 0201 	orr.w	r2, r2, #1
 8004d74:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d76:	e007      	b.n	8004d88 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	681a      	ldr	r2, [r3, #0]
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f042 0201 	orr.w	r2, r2, #1
 8004d86:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004d88:	2300      	movs	r3, #0
}
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	3714      	adds	r7, #20
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	bc80      	pop	{r7}
 8004d92:	4770      	bx	lr
 8004d94:	40012c00 	.word	0x40012c00
 8004d98:	40000400 	.word	0x40000400
 8004d9c:	40000800 	.word	0x40000800

08004da0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b084      	sub	sp, #16
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	68db      	ldr	r3, [r3, #12]
 8004dae:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	691b      	ldr	r3, [r3, #16]
 8004db6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004db8:	68bb      	ldr	r3, [r7, #8]
 8004dba:	f003 0302 	and.w	r3, r3, #2
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d020      	beq.n	8004e04 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	f003 0302 	and.w	r3, r3, #2
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d01b      	beq.n	8004e04 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f06f 0202 	mvn.w	r2, #2
 8004dd4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2201      	movs	r2, #1
 8004dda:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	699b      	ldr	r3, [r3, #24]
 8004de2:	f003 0303 	and.w	r3, r3, #3
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d003      	beq.n	8004df2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004dea:	6878      	ldr	r0, [r7, #4]
 8004dec:	f000 f8d1 	bl	8004f92 <HAL_TIM_IC_CaptureCallback>
 8004df0:	e005      	b.n	8004dfe <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004df2:	6878      	ldr	r0, [r7, #4]
 8004df4:	f000 f8c4 	bl	8004f80 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004df8:	6878      	ldr	r0, [r7, #4]
 8004dfa:	f000 f8d3 	bl	8004fa4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2200      	movs	r2, #0
 8004e02:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004e04:	68bb      	ldr	r3, [r7, #8]
 8004e06:	f003 0304 	and.w	r3, r3, #4
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d020      	beq.n	8004e50 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	f003 0304 	and.w	r3, r3, #4
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d01b      	beq.n	8004e50 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f06f 0204 	mvn.w	r2, #4
 8004e20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	2202      	movs	r2, #2
 8004e26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	699b      	ldr	r3, [r3, #24]
 8004e2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d003      	beq.n	8004e3e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e36:	6878      	ldr	r0, [r7, #4]
 8004e38:	f000 f8ab 	bl	8004f92 <HAL_TIM_IC_CaptureCallback>
 8004e3c:	e005      	b.n	8004e4a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e3e:	6878      	ldr	r0, [r7, #4]
 8004e40:	f000 f89e 	bl	8004f80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e44:	6878      	ldr	r0, [r7, #4]
 8004e46:	f000 f8ad 	bl	8004fa4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004e50:	68bb      	ldr	r3, [r7, #8]
 8004e52:	f003 0308 	and.w	r3, r3, #8
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d020      	beq.n	8004e9c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	f003 0308 	and.w	r3, r3, #8
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d01b      	beq.n	8004e9c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f06f 0208 	mvn.w	r2, #8
 8004e6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2204      	movs	r2, #4
 8004e72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	69db      	ldr	r3, [r3, #28]
 8004e7a:	f003 0303 	and.w	r3, r3, #3
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d003      	beq.n	8004e8a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e82:	6878      	ldr	r0, [r7, #4]
 8004e84:	f000 f885 	bl	8004f92 <HAL_TIM_IC_CaptureCallback>
 8004e88:	e005      	b.n	8004e96 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e8a:	6878      	ldr	r0, [r7, #4]
 8004e8c:	f000 f878 	bl	8004f80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e90:	6878      	ldr	r0, [r7, #4]
 8004e92:	f000 f887 	bl	8004fa4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	2200      	movs	r2, #0
 8004e9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004e9c:	68bb      	ldr	r3, [r7, #8]
 8004e9e:	f003 0310 	and.w	r3, r3, #16
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d020      	beq.n	8004ee8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	f003 0310 	and.w	r3, r3, #16
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d01b      	beq.n	8004ee8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f06f 0210 	mvn.w	r2, #16
 8004eb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2208      	movs	r2, #8
 8004ebe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	69db      	ldr	r3, [r3, #28]
 8004ec6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d003      	beq.n	8004ed6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ece:	6878      	ldr	r0, [r7, #4]
 8004ed0:	f000 f85f 	bl	8004f92 <HAL_TIM_IC_CaptureCallback>
 8004ed4:	e005      	b.n	8004ee2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ed6:	6878      	ldr	r0, [r7, #4]
 8004ed8:	f000 f852 	bl	8004f80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004edc:	6878      	ldr	r0, [r7, #4]
 8004ede:	f000 f861 	bl	8004fa4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004ee8:	68bb      	ldr	r3, [r7, #8]
 8004eea:	f003 0301 	and.w	r3, r3, #1
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d00c      	beq.n	8004f0c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	f003 0301 	and.w	r3, r3, #1
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d007      	beq.n	8004f0c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f06f 0201 	mvn.w	r2, #1
 8004f04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004f06:	6878      	ldr	r0, [r7, #4]
 8004f08:	f000 fb54 	bl	80055b4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004f0c:	68bb      	ldr	r3, [r7, #8]
 8004f0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d00c      	beq.n	8004f30 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d007      	beq.n	8004f30 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004f28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004f2a:	6878      	ldr	r0, [r7, #4]
 8004f2c:	f000 f8c3 	bl	80050b6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004f30:	68bb      	ldr	r3, [r7, #8]
 8004f32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d00c      	beq.n	8004f54 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d007      	beq.n	8004f54 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004f4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004f4e:	6878      	ldr	r0, [r7, #4]
 8004f50:	f000 f831 	bl	8004fb6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004f54:	68bb      	ldr	r3, [r7, #8]
 8004f56:	f003 0320 	and.w	r3, r3, #32
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d00c      	beq.n	8004f78 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	f003 0320 	and.w	r3, r3, #32
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d007      	beq.n	8004f78 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f06f 0220 	mvn.w	r2, #32
 8004f70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004f72:	6878      	ldr	r0, [r7, #4]
 8004f74:	f000 f896 	bl	80050a4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004f78:	bf00      	nop
 8004f7a:	3710      	adds	r7, #16
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	bd80      	pop	{r7, pc}

08004f80 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f80:	b480      	push	{r7}
 8004f82:	b083      	sub	sp, #12
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004f88:	bf00      	nop
 8004f8a:	370c      	adds	r7, #12
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	bc80      	pop	{r7}
 8004f90:	4770      	bx	lr

08004f92 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004f92:	b480      	push	{r7}
 8004f94:	b083      	sub	sp, #12
 8004f96:	af00      	add	r7, sp, #0
 8004f98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004f9a:	bf00      	nop
 8004f9c:	370c      	adds	r7, #12
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	bc80      	pop	{r7}
 8004fa2:	4770      	bx	lr

08004fa4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004fa4:	b480      	push	{r7}
 8004fa6:	b083      	sub	sp, #12
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004fac:	bf00      	nop
 8004fae:	370c      	adds	r7, #12
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	bc80      	pop	{r7}
 8004fb4:	4770      	bx	lr

08004fb6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004fb6:	b480      	push	{r7}
 8004fb8:	b083      	sub	sp, #12
 8004fba:	af00      	add	r7, sp, #0
 8004fbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004fbe:	bf00      	nop
 8004fc0:	370c      	adds	r7, #12
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	bc80      	pop	{r7}
 8004fc6:	4770      	bx	lr

08004fc8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004fc8:	b480      	push	{r7}
 8004fca:	b085      	sub	sp, #20
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
 8004fd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	4a2f      	ldr	r2, [pc, #188]	@ (8005098 <TIM_Base_SetConfig+0xd0>)
 8004fdc:	4293      	cmp	r3, r2
 8004fde:	d00b      	beq.n	8004ff8 <TIM_Base_SetConfig+0x30>
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fe6:	d007      	beq.n	8004ff8 <TIM_Base_SetConfig+0x30>
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	4a2c      	ldr	r2, [pc, #176]	@ (800509c <TIM_Base_SetConfig+0xd4>)
 8004fec:	4293      	cmp	r3, r2
 8004fee:	d003      	beq.n	8004ff8 <TIM_Base_SetConfig+0x30>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	4a2b      	ldr	r2, [pc, #172]	@ (80050a0 <TIM_Base_SetConfig+0xd8>)
 8004ff4:	4293      	cmp	r3, r2
 8004ff6:	d108      	bne.n	800500a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ffe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	685b      	ldr	r3, [r3, #4]
 8005004:	68fa      	ldr	r2, [r7, #12]
 8005006:	4313      	orrs	r3, r2
 8005008:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	4a22      	ldr	r2, [pc, #136]	@ (8005098 <TIM_Base_SetConfig+0xd0>)
 800500e:	4293      	cmp	r3, r2
 8005010:	d00b      	beq.n	800502a <TIM_Base_SetConfig+0x62>
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005018:	d007      	beq.n	800502a <TIM_Base_SetConfig+0x62>
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	4a1f      	ldr	r2, [pc, #124]	@ (800509c <TIM_Base_SetConfig+0xd4>)
 800501e:	4293      	cmp	r3, r2
 8005020:	d003      	beq.n	800502a <TIM_Base_SetConfig+0x62>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	4a1e      	ldr	r2, [pc, #120]	@ (80050a0 <TIM_Base_SetConfig+0xd8>)
 8005026:	4293      	cmp	r3, r2
 8005028:	d108      	bne.n	800503c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005030:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	68db      	ldr	r3, [r3, #12]
 8005036:	68fa      	ldr	r2, [r7, #12]
 8005038:	4313      	orrs	r3, r2
 800503a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	695b      	ldr	r3, [r3, #20]
 8005046:	4313      	orrs	r3, r2
 8005048:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	68fa      	ldr	r2, [r7, #12]
 800504e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	689a      	ldr	r2, [r3, #8]
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	681a      	ldr	r2, [r3, #0]
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	4a0d      	ldr	r2, [pc, #52]	@ (8005098 <TIM_Base_SetConfig+0xd0>)
 8005064:	4293      	cmp	r3, r2
 8005066:	d103      	bne.n	8005070 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	691a      	ldr	r2, [r3, #16]
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2201      	movs	r2, #1
 8005074:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	691b      	ldr	r3, [r3, #16]
 800507a:	f003 0301 	and.w	r3, r3, #1
 800507e:	2b00      	cmp	r3, #0
 8005080:	d005      	beq.n	800508e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	691b      	ldr	r3, [r3, #16]
 8005086:	f023 0201 	bic.w	r2, r3, #1
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	611a      	str	r2, [r3, #16]
  }
}
 800508e:	bf00      	nop
 8005090:	3714      	adds	r7, #20
 8005092:	46bd      	mov	sp, r7
 8005094:	bc80      	pop	{r7}
 8005096:	4770      	bx	lr
 8005098:	40012c00 	.word	0x40012c00
 800509c:	40000400 	.word	0x40000400
 80050a0:	40000800 	.word	0x40000800

080050a4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80050a4:	b480      	push	{r7}
 80050a6:	b083      	sub	sp, #12
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80050ac:	bf00      	nop
 80050ae:	370c      	adds	r7, #12
 80050b0:	46bd      	mov	sp, r7
 80050b2:	bc80      	pop	{r7}
 80050b4:	4770      	bx	lr

080050b6 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80050b6:	b480      	push	{r7}
 80050b8:	b083      	sub	sp, #12
 80050ba:	af00      	add	r7, sp, #0
 80050bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80050be:	bf00      	nop
 80050c0:	370c      	adds	r7, #12
 80050c2:	46bd      	mov	sp, r7
 80050c4:	bc80      	pop	{r7}
 80050c6:	4770      	bx	lr

080050c8 <bme68x_i2c_read>:

/*!
 * I2C read function map to COINES platform
 */
BME68X_INTF_RET_TYPE bme68x_i2c_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, void *intf_ptr)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b08a      	sub	sp, #40	@ 0x28
 80050cc:	af04      	add	r7, sp, #16
 80050ce:	60b9      	str	r1, [r7, #8]
 80050d0:	607a      	str	r2, [r7, #4]
 80050d2:	603b      	str	r3, [r7, #0]
 80050d4:	4603      	mov	r3, r0
 80050d6:	73fb      	strb	r3, [r7, #15]
    uint8_t device_addr = *(uint8_t*)intf_ptr;
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	781b      	ldrb	r3, [r3, #0]
 80050dc:	75fb      	strb	r3, [r7, #23]

    (void)intf_ptr;

    return HAL_I2C_Mem_Read(&hi2c1, device_addr, reg_addr,sizeof(uint8_t), reg_data, len, 0xFFFFFFFF);
 80050de:	7dfb      	ldrb	r3, [r7, #23]
 80050e0:	b299      	uxth	r1, r3
 80050e2:	7bfb      	ldrb	r3, [r7, #15]
 80050e4:	b29a      	uxth	r2, r3
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	b29b      	uxth	r3, r3
 80050ea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80050ee:	9002      	str	r0, [sp, #8]
 80050f0:	9301      	str	r3, [sp, #4]
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	9300      	str	r3, [sp, #0]
 80050f6:	2301      	movs	r3, #1
 80050f8:	4804      	ldr	r0, [pc, #16]	@ (800510c <bme68x_i2c_read+0x44>)
 80050fa:	f7fe fb3f 	bl	800377c <HAL_I2C_Mem_Read>
 80050fe:	4603      	mov	r3, r0
 8005100:	b25b      	sxtb	r3, r3
    // return coines_read_i2c(COINES_I2C_BUS_0, device_addr, reg_addr, reg_data, (uint16_t)len);
}
 8005102:	4618      	mov	r0, r3
 8005104:	3718      	adds	r7, #24
 8005106:	46bd      	mov	sp, r7
 8005108:	bd80      	pop	{r7, pc}
 800510a:	bf00      	nop
 800510c:	20000270 	.word	0x20000270

08005110 <bme68x_i2c_write>:

/*!
 * I2C write function map to COINES platform
 */
BME68X_INTF_RET_TYPE bme68x_i2c_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t len, void *intf_ptr)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	b08a      	sub	sp, #40	@ 0x28
 8005114:	af04      	add	r7, sp, #16
 8005116:	60b9      	str	r1, [r7, #8]
 8005118:	607a      	str	r2, [r7, #4]
 800511a:	603b      	str	r3, [r7, #0]
 800511c:	4603      	mov	r3, r0
 800511e:	73fb      	strb	r3, [r7, #15]
    uint8_t device_addr = *(uint8_t*)intf_ptr;
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	781b      	ldrb	r3, [r3, #0]
 8005124:	75fb      	strb	r3, [r7, #23]

    (void)intf_ptr;

    return HAL_I2C_Mem_Write(&hi2c1, device_addr, reg_addr,sizeof(uint8_t), reg_data, len, 0xFFFFFFFF);
 8005126:	7dfb      	ldrb	r3, [r7, #23]
 8005128:	b299      	uxth	r1, r3
 800512a:	7bfb      	ldrb	r3, [r7, #15]
 800512c:	b29a      	uxth	r2, r3
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	b29b      	uxth	r3, r3
 8005132:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005136:	9002      	str	r0, [sp, #8]
 8005138:	9301      	str	r3, [sp, #4]
 800513a:	68bb      	ldr	r3, [r7, #8]
 800513c:	9300      	str	r3, [sp, #0]
 800513e:	2301      	movs	r3, #1
 8005140:	4804      	ldr	r0, [pc, #16]	@ (8005154 <bme68x_i2c_write+0x44>)
 8005142:	f7fe fa21 	bl	8003588 <HAL_I2C_Mem_Write>
 8005146:	4603      	mov	r3, r0
 8005148:	b25b      	sxtb	r3, r3
    // return coines_write_i2c(COINES_I2C_BUS_0, device_addr, reg_addr, (uint8_t *)reg_data, (uint16_t)len);
}
 800514a:	4618      	mov	r0, r3
 800514c:	3718      	adds	r7, #24
 800514e:	46bd      	mov	sp, r7
 8005150:	bd80      	pop	{r7, pc}
 8005152:	bf00      	nop
 8005154:	20000270 	.word	0x20000270

08005158 <bme68x_delay_us>:

/*!
 * Delay function map to COINES platform
 */
void bme68x_delay_us(uint32_t period, void *intf_ptr)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b082      	sub	sp, #8
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
 8005160:	6039      	str	r1, [r7, #0]
    (void)intf_ptr;
    vTaskDelay(pdMS_TO_TICKS(period/1000));
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	4a09      	ldr	r2, [pc, #36]	@ (800518c <bme68x_delay_us+0x34>)
 8005166:	fba2 2303 	umull	r2, r3, r2, r3
 800516a:	099b      	lsrs	r3, r3, #6
 800516c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005170:	fb02 f303 	mul.w	r3, r2, r3
 8005174:	4a05      	ldr	r2, [pc, #20]	@ (800518c <bme68x_delay_us+0x34>)
 8005176:	fba2 2303 	umull	r2, r3, r2, r3
 800517a:	099b      	lsrs	r3, r3, #6
 800517c:	4618      	mov	r0, r3
 800517e:	f7fc fabf 	bl	8001700 <vTaskDelay>
}
 8005182:	bf00      	nop
 8005184:	3708      	adds	r7, #8
 8005186:	46bd      	mov	sp, r7
 8005188:	bd80      	pop	{r7, pc}
 800518a:	bf00      	nop
 800518c:	10624dd3 	.word	0x10624dd3

08005190 <bme68x_check_rslt>:

void bme68x_check_rslt(const char api_name[], int8_t rslt)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b082      	sub	sp, #8
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
 8005198:	460b      	mov	r3, r1
 800519a:	70fb      	strb	r3, [r7, #3]
    switch (rslt)
 800519c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80051a0:	3305      	adds	r3, #5
 80051a2:	2b07      	cmp	r3, #7
 80051a4:	d842      	bhi.n	800522c <bme68x_check_rslt+0x9c>
 80051a6:	a201      	add	r2, pc, #4	@ (adr r2, 80051ac <bme68x_check_rslt+0x1c>)
 80051a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051ac:	0800520d 	.word	0x0800520d
 80051b0:	080051ed 	.word	0x080051ed
 80051b4:	080051fd 	.word	0x080051fd
 80051b8:	080051dd 	.word	0x080051dd
 80051bc:	080051cd 	.word	0x080051cd
 80051c0:	0800523d 	.word	0x0800523d
 80051c4:	0800522d 	.word	0x0800522d
 80051c8:	0800521d 	.word	0x0800521d
        case BME68X_OK:

            /* Do nothing */
            break;
        case BME68X_E_NULL_PTR:
            printf("API name [%s]  Error [%d] : Null pointer\r\n", api_name, rslt);
 80051cc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80051d0:	461a      	mov	r2, r3
 80051d2:	6879      	ldr	r1, [r7, #4]
 80051d4:	481c      	ldr	r0, [pc, #112]	@ (8005248 <bme68x_check_rslt+0xb8>)
 80051d6:	f000 fb85 	bl	80058e4 <iprintf>
            break;
 80051da:	e030      	b.n	800523e <bme68x_check_rslt+0xae>
        case BME68X_E_COM_FAIL:
            printf("API name [%s]  Error [%d] : Communication failure\r\n", api_name, rslt);
 80051dc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80051e0:	461a      	mov	r2, r3
 80051e2:	6879      	ldr	r1, [r7, #4]
 80051e4:	4819      	ldr	r0, [pc, #100]	@ (800524c <bme68x_check_rslt+0xbc>)
 80051e6:	f000 fb7d 	bl	80058e4 <iprintf>
            break;
 80051ea:	e028      	b.n	800523e <bme68x_check_rslt+0xae>
        case BME68X_E_INVALID_LENGTH:
            printf("API name [%s]  Error [%d] : Incorrect length parameter\r\n", api_name, rslt);
 80051ec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80051f0:	461a      	mov	r2, r3
 80051f2:	6879      	ldr	r1, [r7, #4]
 80051f4:	4816      	ldr	r0, [pc, #88]	@ (8005250 <bme68x_check_rslt+0xc0>)
 80051f6:	f000 fb75 	bl	80058e4 <iprintf>
            break;
 80051fa:	e020      	b.n	800523e <bme68x_check_rslt+0xae>
        case BME68X_E_DEV_NOT_FOUND:
            printf("API name [%s]  Error [%d] : Device not found\r\n", api_name, rslt);
 80051fc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005200:	461a      	mov	r2, r3
 8005202:	6879      	ldr	r1, [r7, #4]
 8005204:	4813      	ldr	r0, [pc, #76]	@ (8005254 <bme68x_check_rslt+0xc4>)
 8005206:	f000 fb6d 	bl	80058e4 <iprintf>
            break;
 800520a:	e018      	b.n	800523e <bme68x_check_rslt+0xae>
        case BME68X_E_SELF_TEST:
            printf("API name [%s]  Error [%d] : Self test error\r\n", api_name, rslt);
 800520c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005210:	461a      	mov	r2, r3
 8005212:	6879      	ldr	r1, [r7, #4]
 8005214:	4810      	ldr	r0, [pc, #64]	@ (8005258 <bme68x_check_rslt+0xc8>)
 8005216:	f000 fb65 	bl	80058e4 <iprintf>
            break;
 800521a:	e010      	b.n	800523e <bme68x_check_rslt+0xae>
        case BME68X_W_NO_NEW_DATA:
            printf("API name [%s]  Warning [%d] : No new data found\r\n", api_name, rslt);
 800521c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005220:	461a      	mov	r2, r3
 8005222:	6879      	ldr	r1, [r7, #4]
 8005224:	480d      	ldr	r0, [pc, #52]	@ (800525c <bme68x_check_rslt+0xcc>)
 8005226:	f000 fb5d 	bl	80058e4 <iprintf>
            break;
 800522a:	e008      	b.n	800523e <bme68x_check_rslt+0xae>
        default:
            printf("API name [%s]  Error [%d] : Unknown error code\r\n", api_name, rslt);
 800522c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005230:	461a      	mov	r2, r3
 8005232:	6879      	ldr	r1, [r7, #4]
 8005234:	480a      	ldr	r0, [pc, #40]	@ (8005260 <bme68x_check_rslt+0xd0>)
 8005236:	f000 fb55 	bl	80058e4 <iprintf>
            break;
 800523a:	e000      	b.n	800523e <bme68x_check_rslt+0xae>
            break;
 800523c:	bf00      	nop
    }
}
 800523e:	bf00      	nop
 8005240:	3708      	adds	r7, #8
 8005242:	46bd      	mov	sp, r7
 8005244:	bd80      	pop	{r7, pc}
 8005246:	bf00      	nop
 8005248:	0800657c 	.word	0x0800657c
 800524c:	080065a8 	.word	0x080065a8
 8005250:	080065dc 	.word	0x080065dc
 8005254:	08006618 	.word	0x08006618
 8005258:	08006648 	.word	0x08006648
 800525c:	08006678 	.word	0x08006678
 8005260:	080066ac 	.word	0x080066ac

08005264 <bme68x_interface_init>:

int8_t bme68x_interface_init(struct bme68x_dev *bme, uint8_t intf)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b084      	sub	sp, #16
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
 800526c:	460b      	mov	r3, r1
 800526e:	70fb      	strb	r3, [r7, #3]
    int8_t rslt = BME68X_OK;
 8005270:	2300      	movs	r3, #0
 8005272:	73fb      	strb	r3, [r7, #15]

    if (bme != NULL)
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d01e      	beq.n	80052b8 <bme68x_interface_init+0x54>
    {
        /* Bus configuration : I2C */
        if (intf == BME68X_I2C_INTF)
 800527a:	78fb      	ldrb	r3, [r7, #3]
 800527c:	2b01      	cmp	r3, #1
 800527e:	d10e      	bne.n	800529e <bme68x_interface_init+0x3a>
        {
            printf("I2C Interface\n");
 8005280:	4811      	ldr	r0, [pc, #68]	@ (80052c8 <bme68x_interface_init+0x64>)
 8005282:	f000 fb97 	bl	80059b4 <puts>
            dev_addr = BME68X_I2C_ADDR_LOW;
 8005286:	4b11      	ldr	r3, [pc, #68]	@ (80052cc <bme68x_interface_init+0x68>)
 8005288:	2276      	movs	r2, #118	@ 0x76
 800528a:	701a      	strb	r2, [r3, #0]
            bme->read = bme68x_i2c_read;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	4a10      	ldr	r2, [pc, #64]	@ (80052d0 <bme68x_interface_init+0x6c>)
 8005290:	641a      	str	r2, [r3, #64]	@ 0x40
            bme->write = bme68x_i2c_write;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	4a0f      	ldr	r2, [pc, #60]	@ (80052d4 <bme68x_interface_init+0x70>)
 8005296:	645a      	str	r2, [r3, #68]	@ 0x44
            bme->intf = BME68X_I2C_INTF;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2201      	movs	r2, #1
 800529c:	731a      	strb	r2, [r3, #12]
        }

        HAL_Delay(100);
 800529e:	2064      	movs	r0, #100	@ 0x64
 80052a0:	f7fd fd74 	bl	8002d8c <HAL_Delay>

        bme->delay_us = bme68x_delay_us;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	4a0c      	ldr	r2, [pc, #48]	@ (80052d8 <bme68x_interface_init+0x74>)
 80052a8:	649a      	str	r2, [r3, #72]	@ 0x48
        bme->intf_ptr = &dev_addr;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	4a07      	ldr	r2, [pc, #28]	@ (80052cc <bme68x_interface_init+0x68>)
 80052ae:	605a      	str	r2, [r3, #4]
        bme->amb_temp = 25; /* The ambient temperature in deg C is used for defining the heater temperature */
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2219      	movs	r2, #25
 80052b4:	739a      	strb	r2, [r3, #14]
 80052b6:	e001      	b.n	80052bc <bme68x_interface_init+0x58>
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 80052b8:	23ff      	movs	r3, #255	@ 0xff
 80052ba:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80052bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80052c0:	4618      	mov	r0, r3
 80052c2:	3710      	adds	r7, #16
 80052c4:	46bd      	mov	sp, r7
 80052c6:	bd80      	pop	{r7, pc}
 80052c8:	080066e0 	.word	0x080066e0
 80052cc:	2000026c 	.word	0x2000026c
 80052d0:	080050c9 	.word	0x080050c9
 80052d4:	08005111 	.word	0x08005111
 80052d8:	08005159 	.word	0x08005159

080052dc <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80052e0:	4b11      	ldr	r3, [pc, #68]	@ (8005328 <MX_I2C1_Init+0x4c>)
 80052e2:	4a12      	ldr	r2, [pc, #72]	@ (800532c <MX_I2C1_Init+0x50>)
 80052e4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 1000000;
 80052e6:	4b10      	ldr	r3, [pc, #64]	@ (8005328 <MX_I2C1_Init+0x4c>)
 80052e8:	4a11      	ldr	r2, [pc, #68]	@ (8005330 <MX_I2C1_Init+0x54>)
 80052ea:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80052ec:	4b0e      	ldr	r3, [pc, #56]	@ (8005328 <MX_I2C1_Init+0x4c>)
 80052ee:	2200      	movs	r2, #0
 80052f0:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80052f2:	4b0d      	ldr	r3, [pc, #52]	@ (8005328 <MX_I2C1_Init+0x4c>)
 80052f4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80052f8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80052fa:	4b0b      	ldr	r3, [pc, #44]	@ (8005328 <MX_I2C1_Init+0x4c>)
 80052fc:	2200      	movs	r2, #0
 80052fe:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8005300:	4b09      	ldr	r3, [pc, #36]	@ (8005328 <MX_I2C1_Init+0x4c>)
 8005302:	2200      	movs	r2, #0
 8005304:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005306:	4b08      	ldr	r3, [pc, #32]	@ (8005328 <MX_I2C1_Init+0x4c>)
 8005308:	2200      	movs	r2, #0
 800530a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800530c:	4b06      	ldr	r3, [pc, #24]	@ (8005328 <MX_I2C1_Init+0x4c>)
 800530e:	2200      	movs	r2, #0
 8005310:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8005312:	4805      	ldr	r0, [pc, #20]	@ (8005328 <MX_I2C1_Init+0x4c>)
 8005314:	f7fd fff4 	bl	8003300 <HAL_I2C_Init>
 8005318:	4603      	mov	r3, r0
 800531a:	2b00      	cmp	r3, #0
 800531c:	d001      	beq.n	8005322 <MX_I2C1_Init+0x46>
  {
    Error_Handler();
 800531e:	f000 f95b 	bl	80055d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */
  /* USER CODE END I2C1_Init 2 */

}
 8005322:	bf00      	nop
 8005324:	bd80      	pop	{r7, pc}
 8005326:	bf00      	nop
 8005328:	20000270 	.word	0x20000270
 800532c:	40005400 	.word	0x40005400
 8005330:	000f4240 	.word	0x000f4240

08005334 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b088      	sub	sp, #32
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800533c:	f107 0310 	add.w	r3, r7, #16
 8005340:	2200      	movs	r2, #0
 8005342:	601a      	str	r2, [r3, #0]
 8005344:	605a      	str	r2, [r3, #4]
 8005346:	609a      	str	r2, [r3, #8]
 8005348:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	4a16      	ldr	r2, [pc, #88]	@ (80053a8 <HAL_I2C_MspInit+0x74>)
 8005350:	4293      	cmp	r3, r2
 8005352:	d125      	bne.n	80053a0 <HAL_I2C_MspInit+0x6c>
    // if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
    // {
    //   Error_Handler();
    // }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005354:	4b15      	ldr	r3, [pc, #84]	@ (80053ac <HAL_I2C_MspInit+0x78>)
 8005356:	699b      	ldr	r3, [r3, #24]
 8005358:	4a14      	ldr	r2, [pc, #80]	@ (80053ac <HAL_I2C_MspInit+0x78>)
 800535a:	f043 0308 	orr.w	r3, r3, #8
 800535e:	6193      	str	r3, [r2, #24]
 8005360:	4b12      	ldr	r3, [pc, #72]	@ (80053ac <HAL_I2C_MspInit+0x78>)
 8005362:	699b      	ldr	r3, [r3, #24]
 8005364:	f003 0308 	and.w	r3, r3, #8
 8005368:	60fb      	str	r3, [r7, #12]
 800536a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800536c:	23c0      	movs	r3, #192	@ 0xc0
 800536e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005370:	2312      	movs	r3, #18
 8005372:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005374:	2301      	movs	r3, #1
 8005376:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8005378:	2301      	movs	r3, #1
 800537a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800537c:	f107 0310 	add.w	r3, r7, #16
 8005380:	4619      	mov	r1, r3
 8005382:	480b      	ldr	r0, [pc, #44]	@ (80053b0 <HAL_I2C_MspInit+0x7c>)
 8005384:	f7fd fe06 	bl	8002f94 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005388:	4b08      	ldr	r3, [pc, #32]	@ (80053ac <HAL_I2C_MspInit+0x78>)
 800538a:	69db      	ldr	r3, [r3, #28]
 800538c:	4a07      	ldr	r2, [pc, #28]	@ (80053ac <HAL_I2C_MspInit+0x78>)
 800538e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005392:	61d3      	str	r3, [r2, #28]
 8005394:	4b05      	ldr	r3, [pc, #20]	@ (80053ac <HAL_I2C_MspInit+0x78>)
 8005396:	69db      	ldr	r3, [r3, #28]
 8005398:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800539c:	60bb      	str	r3, [r7, #8]
 800539e:	68bb      	ldr	r3, [r7, #8]
    // HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80053a0:	bf00      	nop
 80053a2:	3720      	adds	r7, #32
 80053a4:	46bd      	mov	sp, r7
 80053a6:	bd80      	pop	{r7, pc}
 80053a8:	40005400 	.word	0x40005400
 80053ac:	40021000 	.word	0x40021000
 80053b0:	40010c00 	.word	0x40010c00

080053b4 <Blinky>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

static void Blinky(void *pvParameters){
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b084      	sub	sp, #16
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]

	int8_t rslt;
	rslt = bme68x_init(&bme);
 80053bc:	480a      	ldr	r0, [pc, #40]	@ (80053e8 <Blinky+0x34>)
 80053be:	f7fa fec7 	bl	8000150 <bme68x_init>
 80053c2:	4603      	mov	r3, r0
 80053c4:	73fb      	strb	r3, [r7, #15]
	bme68x_check_rslt("bme68x_init", rslt);
 80053c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80053ca:	4619      	mov	r1, r3
 80053cc:	4807      	ldr	r0, [pc, #28]	@ (80053ec <Blinky+0x38>)
 80053ce:	f7ff fedf 	bl	8005190 <bme68x_check_rslt>
	while (1){

		HAL_GPIO_TogglePin(BUZZER_GPIO_Port, BUZZER_Pin);
 80053d2:	2102      	movs	r1, #2
 80053d4:	4806      	ldr	r0, [pc, #24]	@ (80053f0 <Blinky+0x3c>)
 80053d6:	f7fd ff79 	bl	80032cc <HAL_GPIO_TogglePin>

		vTaskDelay(1000/portTICK_PERIOD_MS);
 80053da:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80053de:	f7fc f98f 	bl	8001700 <vTaskDelay>
		HAL_GPIO_TogglePin(BUZZER_GPIO_Port, BUZZER_Pin);
 80053e2:	bf00      	nop
 80053e4:	e7f5      	b.n	80053d2 <Blinky+0x1e>
 80053e6:	bf00      	nop
 80053e8:	200002c4 	.word	0x200002c4
 80053ec:	080066f0 	.word	0x080066f0
 80053f0:	40010c00 	.word	0x40010c00

080053f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b084      	sub	sp, #16
 80053f8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80053fa:	f7fd fc95 	bl	8002d28 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80053fe:	f000 f827 	bl	8005450 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005402:	f000 f86b 	bl	80054dc <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  MX_I2C1_Init();
 8005406:	f7ff ff69 	bl	80052dc <MX_I2C1_Init>

  rslt = bme68x_interface_init(&bme, BME68X_I2C_INTF);
 800540a:	2101      	movs	r1, #1
 800540c:	480c      	ldr	r0, [pc, #48]	@ (8005440 <main+0x4c>)
 800540e:	f7ff ff29 	bl	8005264 <bme68x_interface_init>
 8005412:	4603      	mov	r3, r0
 8005414:	71fb      	strb	r3, [r7, #7]
  bme68x_check_rslt("bme68x_interface_init", rslt);
 8005416:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800541a:	4619      	mov	r1, r3
 800541c:	4809      	ldr	r0, [pc, #36]	@ (8005444 <main+0x50>)
 800541e:	f7ff feb7 	bl	8005190 <bme68x_check_rslt>
  xTaskCreate(Blinky, "",
 8005422:	2300      	movs	r3, #0
 8005424:	9301      	str	r3, [sp, #4]
 8005426:	2301      	movs	r3, #1
 8005428:	9300      	str	r3, [sp, #0]
 800542a:	2300      	movs	r3, #0
 800542c:	2280      	movs	r2, #128	@ 0x80
 800542e:	4906      	ldr	r1, [pc, #24]	@ (8005448 <main+0x54>)
 8005430:	4806      	ldr	r0, [pc, #24]	@ (800544c <main+0x58>)
 8005432:	f7fb fff7 	bl	8001424 <xTaskCreate>
  		  configMINIMAL_STACK_SIZE,
  		  NULL,
  		  1,
  		  NULL);

  vTaskStartScheduler();
 8005436:	f7fc f999 	bl	800176c <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 800543a:	bf00      	nop
 800543c:	e7fd      	b.n	800543a <main+0x46>
 800543e:	bf00      	nop
 8005440:	200002c4 	.word	0x200002c4
 8005444:	080066fc 	.word	0x080066fc
 8005448:	08006714 	.word	0x08006714
 800544c:	080053b5 	.word	0x080053b5

08005450 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005450:	b580      	push	{r7, lr}
 8005452:	b090      	sub	sp, #64	@ 0x40
 8005454:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005456:	f107 0318 	add.w	r3, r7, #24
 800545a:	2228      	movs	r2, #40	@ 0x28
 800545c:	2100      	movs	r1, #0
 800545e:	4618      	mov	r0, r3
 8005460:	f000 fb88 	bl	8005b74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005464:	1d3b      	adds	r3, r7, #4
 8005466:	2200      	movs	r2, #0
 8005468:	601a      	str	r2, [r3, #0]
 800546a:	605a      	str	r2, [r3, #4]
 800546c:	609a      	str	r2, [r3, #8]
 800546e:	60da      	str	r2, [r3, #12]
 8005470:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8005472:	2301      	movs	r3, #1
 8005474:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005476:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800547a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800547c:	2300      	movs	r3, #0
 800547e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005480:	2301      	movs	r3, #1
 8005482:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005484:	2302      	movs	r3, #2
 8005486:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8005488:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800548c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800548e:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8005492:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005494:	f107 0318 	add.w	r3, r7, #24
 8005498:	4618      	mov	r0, r3
 800549a:	f7fe ff97 	bl	80043cc <HAL_RCC_OscConfig>
 800549e:	4603      	mov	r3, r0
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d001      	beq.n	80054a8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80054a4:	f000 f898 	bl	80055d8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80054a8:	230f      	movs	r3, #15
 80054aa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80054ac:	2302      	movs	r3, #2
 80054ae:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80054b0:	2300      	movs	r3, #0
 80054b2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80054b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80054b8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80054ba:	2300      	movs	r3, #0
 80054bc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80054be:	1d3b      	adds	r3, r7, #4
 80054c0:	2102      	movs	r1, #2
 80054c2:	4618      	mov	r0, r3
 80054c4:	f7ff fa04 	bl	80048d0 <HAL_RCC_ClockConfig>
 80054c8:	4603      	mov	r3, r0
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d001      	beq.n	80054d2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80054ce:	f000 f883 	bl	80055d8 <Error_Handler>
  }
}
 80054d2:	bf00      	nop
 80054d4:	3740      	adds	r7, #64	@ 0x40
 80054d6:	46bd      	mov	sp, r7
 80054d8:	bd80      	pop	{r7, pc}
	...

080054dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	b088      	sub	sp, #32
 80054e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80054e2:	f107 0310 	add.w	r3, r7, #16
 80054e6:	2200      	movs	r2, #0
 80054e8:	601a      	str	r2, [r3, #0]
 80054ea:	605a      	str	r2, [r3, #4]
 80054ec:	609a      	str	r2, [r3, #8]
 80054ee:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80054f0:	4b2d      	ldr	r3, [pc, #180]	@ (80055a8 <MX_GPIO_Init+0xcc>)
 80054f2:	699b      	ldr	r3, [r3, #24]
 80054f4:	4a2c      	ldr	r2, [pc, #176]	@ (80055a8 <MX_GPIO_Init+0xcc>)
 80054f6:	f043 0310 	orr.w	r3, r3, #16
 80054fa:	6193      	str	r3, [r2, #24]
 80054fc:	4b2a      	ldr	r3, [pc, #168]	@ (80055a8 <MX_GPIO_Init+0xcc>)
 80054fe:	699b      	ldr	r3, [r3, #24]
 8005500:	f003 0310 	and.w	r3, r3, #16
 8005504:	60fb      	str	r3, [r7, #12]
 8005506:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005508:	4b27      	ldr	r3, [pc, #156]	@ (80055a8 <MX_GPIO_Init+0xcc>)
 800550a:	699b      	ldr	r3, [r3, #24]
 800550c:	4a26      	ldr	r2, [pc, #152]	@ (80055a8 <MX_GPIO_Init+0xcc>)
 800550e:	f043 0320 	orr.w	r3, r3, #32
 8005512:	6193      	str	r3, [r2, #24]
 8005514:	4b24      	ldr	r3, [pc, #144]	@ (80055a8 <MX_GPIO_Init+0xcc>)
 8005516:	699b      	ldr	r3, [r3, #24]
 8005518:	f003 0320 	and.w	r3, r3, #32
 800551c:	60bb      	str	r3, [r7, #8]
 800551e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005520:	4b21      	ldr	r3, [pc, #132]	@ (80055a8 <MX_GPIO_Init+0xcc>)
 8005522:	699b      	ldr	r3, [r3, #24]
 8005524:	4a20      	ldr	r2, [pc, #128]	@ (80055a8 <MX_GPIO_Init+0xcc>)
 8005526:	f043 0304 	orr.w	r3, r3, #4
 800552a:	6193      	str	r3, [r2, #24]
 800552c:	4b1e      	ldr	r3, [pc, #120]	@ (80055a8 <MX_GPIO_Init+0xcc>)
 800552e:	699b      	ldr	r3, [r3, #24]
 8005530:	f003 0304 	and.w	r3, r3, #4
 8005534:	607b      	str	r3, [r7, #4]
 8005536:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8005538:	2200      	movs	r2, #0
 800553a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800553e:	481b      	ldr	r0, [pc, #108]	@ (80055ac <MX_GPIO_Init+0xd0>)
 8005540:	f7fd feac 	bl	800329c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8005544:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005548:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800554a:	2301      	movs	r3, #1
 800554c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800554e:	2300      	movs	r3, #0
 8005550:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005552:	2302      	movs	r3, #2
 8005554:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8005556:	f107 0310 	add.w	r3, r7, #16
 800555a:	4619      	mov	r1, r3
 800555c:	4813      	ldr	r0, [pc, #76]	@ (80055ac <MX_GPIO_Init+0xd0>)
 800555e:	f7fd fd19 	bl	8002f94 <HAL_GPIO_Init>

  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005562:	4b11      	ldr	r3, [pc, #68]	@ (80055a8 <MX_GPIO_Init+0xcc>)
 8005564:	699b      	ldr	r3, [r3, #24]
 8005566:	4a10      	ldr	r2, [pc, #64]	@ (80055a8 <MX_GPIO_Init+0xcc>)
 8005568:	f043 0308 	orr.w	r3, r3, #8
 800556c:	6193      	str	r3, [r2, #24]
 800556e:	4b0e      	ldr	r3, [pc, #56]	@ (80055a8 <MX_GPIO_Init+0xcc>)
 8005570:	699b      	ldr	r3, [r3, #24]
 8005572:	f003 0308 	and.w	r3, r3, #8
 8005576:	603b      	str	r3, [r7, #0]
 8005578:	683b      	ldr	r3, [r7, #0]
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 800557a:	2200      	movs	r2, #0
 800557c:	2102      	movs	r1, #2
 800557e:	480c      	ldr	r0, [pc, #48]	@ (80055b0 <MX_GPIO_Init+0xd4>)
 8005580:	f7fd fe8c 	bl	800329c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = BUZZER_Pin;
 8005584:	2302      	movs	r3, #2
 8005586:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005588:	2301      	movs	r3, #1
 800558a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800558c:	2300      	movs	r3, #0
 800558e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005590:	2302      	movs	r3, #2
 8005592:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 8005594:	f107 0310 	add.w	r3, r7, #16
 8005598:	4619      	mov	r1, r3
 800559a:	4805      	ldr	r0, [pc, #20]	@ (80055b0 <MX_GPIO_Init+0xd4>)
 800559c:	f7fd fcfa 	bl	8002f94 <HAL_GPIO_Init>

}
 80055a0:	bf00      	nop
 80055a2:	3720      	adds	r7, #32
 80055a4:	46bd      	mov	sp, r7
 80055a6:	bd80      	pop	{r7, pc}
 80055a8:	40021000 	.word	0x40021000
 80055ac:	40011000 	.word	0x40011000
 80055b0:	40010c00 	.word	0x40010c00

080055b4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b082      	sub	sp, #8
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	4a04      	ldr	r2, [pc, #16]	@ (80055d4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d101      	bne.n	80055ca <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80055c6:	f7fd fbc5 	bl	8002d54 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80055ca:	bf00      	nop
 80055cc:	3708      	adds	r7, #8
 80055ce:	46bd      	mov	sp, r7
 80055d0:	bd80      	pop	{r7, pc}
 80055d2:	bf00      	nop
 80055d4:	40012c00 	.word	0x40012c00

080055d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80055d8:	b480      	push	{r7}
 80055da:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80055dc:	b672      	cpsid	i
}
 80055de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80055e0:	bf00      	nop
 80055e2:	e7fd      	b.n	80055e0 <Error_Handler+0x8>

080055e4 <malloc>:
 80055e4:	4b02      	ldr	r3, [pc, #8]	@ (80055f0 <malloc+0xc>)
 80055e6:	4601      	mov	r1, r0
 80055e8:	6818      	ldr	r0, [r3, #0]
 80055ea:	f000 b82d 	b.w	8005648 <_malloc_r>
 80055ee:	bf00      	nop
 80055f0:	2000001c 	.word	0x2000001c

080055f4 <free>:
 80055f4:	4b02      	ldr	r3, [pc, #8]	@ (8005600 <free+0xc>)
 80055f6:	4601      	mov	r1, r0
 80055f8:	6818      	ldr	r0, [r3, #0]
 80055fa:	f000 bb55 	b.w	8005ca8 <_free_r>
 80055fe:	bf00      	nop
 8005600:	2000001c 	.word	0x2000001c

08005604 <sbrk_aligned>:
 8005604:	b570      	push	{r4, r5, r6, lr}
 8005606:	4e0f      	ldr	r6, [pc, #60]	@ (8005644 <sbrk_aligned+0x40>)
 8005608:	460c      	mov	r4, r1
 800560a:	6831      	ldr	r1, [r6, #0]
 800560c:	4605      	mov	r5, r0
 800560e:	b911      	cbnz	r1, 8005616 <sbrk_aligned+0x12>
 8005610:	f000 faec 	bl	8005bec <_sbrk_r>
 8005614:	6030      	str	r0, [r6, #0]
 8005616:	4621      	mov	r1, r4
 8005618:	4628      	mov	r0, r5
 800561a:	f000 fae7 	bl	8005bec <_sbrk_r>
 800561e:	1c43      	adds	r3, r0, #1
 8005620:	d103      	bne.n	800562a <sbrk_aligned+0x26>
 8005622:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8005626:	4620      	mov	r0, r4
 8005628:	bd70      	pop	{r4, r5, r6, pc}
 800562a:	1cc4      	adds	r4, r0, #3
 800562c:	f024 0403 	bic.w	r4, r4, #3
 8005630:	42a0      	cmp	r0, r4
 8005632:	d0f8      	beq.n	8005626 <sbrk_aligned+0x22>
 8005634:	1a21      	subs	r1, r4, r0
 8005636:	4628      	mov	r0, r5
 8005638:	f000 fad8 	bl	8005bec <_sbrk_r>
 800563c:	3001      	adds	r0, #1
 800563e:	d1f2      	bne.n	8005626 <sbrk_aligned+0x22>
 8005640:	e7ef      	b.n	8005622 <sbrk_aligned+0x1e>
 8005642:	bf00      	nop
 8005644:	20000314 	.word	0x20000314

08005648 <_malloc_r>:
 8005648:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800564c:	1ccd      	adds	r5, r1, #3
 800564e:	f025 0503 	bic.w	r5, r5, #3
 8005652:	3508      	adds	r5, #8
 8005654:	2d0c      	cmp	r5, #12
 8005656:	bf38      	it	cc
 8005658:	250c      	movcc	r5, #12
 800565a:	2d00      	cmp	r5, #0
 800565c:	4606      	mov	r6, r0
 800565e:	db01      	blt.n	8005664 <_malloc_r+0x1c>
 8005660:	42a9      	cmp	r1, r5
 8005662:	d904      	bls.n	800566e <_malloc_r+0x26>
 8005664:	230c      	movs	r3, #12
 8005666:	6033      	str	r3, [r6, #0]
 8005668:	2000      	movs	r0, #0
 800566a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800566e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005744 <_malloc_r+0xfc>
 8005672:	f000 f869 	bl	8005748 <__malloc_lock>
 8005676:	f8d8 3000 	ldr.w	r3, [r8]
 800567a:	461c      	mov	r4, r3
 800567c:	bb44      	cbnz	r4, 80056d0 <_malloc_r+0x88>
 800567e:	4629      	mov	r1, r5
 8005680:	4630      	mov	r0, r6
 8005682:	f7ff ffbf 	bl	8005604 <sbrk_aligned>
 8005686:	1c43      	adds	r3, r0, #1
 8005688:	4604      	mov	r4, r0
 800568a:	d158      	bne.n	800573e <_malloc_r+0xf6>
 800568c:	f8d8 4000 	ldr.w	r4, [r8]
 8005690:	4627      	mov	r7, r4
 8005692:	2f00      	cmp	r7, #0
 8005694:	d143      	bne.n	800571e <_malloc_r+0xd6>
 8005696:	2c00      	cmp	r4, #0
 8005698:	d04b      	beq.n	8005732 <_malloc_r+0xea>
 800569a:	6823      	ldr	r3, [r4, #0]
 800569c:	4639      	mov	r1, r7
 800569e:	4630      	mov	r0, r6
 80056a0:	eb04 0903 	add.w	r9, r4, r3
 80056a4:	f000 faa2 	bl	8005bec <_sbrk_r>
 80056a8:	4581      	cmp	r9, r0
 80056aa:	d142      	bne.n	8005732 <_malloc_r+0xea>
 80056ac:	6821      	ldr	r1, [r4, #0]
 80056ae:	4630      	mov	r0, r6
 80056b0:	1a6d      	subs	r5, r5, r1
 80056b2:	4629      	mov	r1, r5
 80056b4:	f7ff ffa6 	bl	8005604 <sbrk_aligned>
 80056b8:	3001      	adds	r0, #1
 80056ba:	d03a      	beq.n	8005732 <_malloc_r+0xea>
 80056bc:	6823      	ldr	r3, [r4, #0]
 80056be:	442b      	add	r3, r5
 80056c0:	6023      	str	r3, [r4, #0]
 80056c2:	f8d8 3000 	ldr.w	r3, [r8]
 80056c6:	685a      	ldr	r2, [r3, #4]
 80056c8:	bb62      	cbnz	r2, 8005724 <_malloc_r+0xdc>
 80056ca:	f8c8 7000 	str.w	r7, [r8]
 80056ce:	e00f      	b.n	80056f0 <_malloc_r+0xa8>
 80056d0:	6822      	ldr	r2, [r4, #0]
 80056d2:	1b52      	subs	r2, r2, r5
 80056d4:	d420      	bmi.n	8005718 <_malloc_r+0xd0>
 80056d6:	2a0b      	cmp	r2, #11
 80056d8:	d917      	bls.n	800570a <_malloc_r+0xc2>
 80056da:	1961      	adds	r1, r4, r5
 80056dc:	42a3      	cmp	r3, r4
 80056de:	6025      	str	r5, [r4, #0]
 80056e0:	bf18      	it	ne
 80056e2:	6059      	strne	r1, [r3, #4]
 80056e4:	6863      	ldr	r3, [r4, #4]
 80056e6:	bf08      	it	eq
 80056e8:	f8c8 1000 	streq.w	r1, [r8]
 80056ec:	5162      	str	r2, [r4, r5]
 80056ee:	604b      	str	r3, [r1, #4]
 80056f0:	4630      	mov	r0, r6
 80056f2:	f000 f82f 	bl	8005754 <__malloc_unlock>
 80056f6:	f104 000b 	add.w	r0, r4, #11
 80056fa:	1d23      	adds	r3, r4, #4
 80056fc:	f020 0007 	bic.w	r0, r0, #7
 8005700:	1ac2      	subs	r2, r0, r3
 8005702:	bf1c      	itt	ne
 8005704:	1a1b      	subne	r3, r3, r0
 8005706:	50a3      	strne	r3, [r4, r2]
 8005708:	e7af      	b.n	800566a <_malloc_r+0x22>
 800570a:	6862      	ldr	r2, [r4, #4]
 800570c:	42a3      	cmp	r3, r4
 800570e:	bf0c      	ite	eq
 8005710:	f8c8 2000 	streq.w	r2, [r8]
 8005714:	605a      	strne	r2, [r3, #4]
 8005716:	e7eb      	b.n	80056f0 <_malloc_r+0xa8>
 8005718:	4623      	mov	r3, r4
 800571a:	6864      	ldr	r4, [r4, #4]
 800571c:	e7ae      	b.n	800567c <_malloc_r+0x34>
 800571e:	463c      	mov	r4, r7
 8005720:	687f      	ldr	r7, [r7, #4]
 8005722:	e7b6      	b.n	8005692 <_malloc_r+0x4a>
 8005724:	461a      	mov	r2, r3
 8005726:	685b      	ldr	r3, [r3, #4]
 8005728:	42a3      	cmp	r3, r4
 800572a:	d1fb      	bne.n	8005724 <_malloc_r+0xdc>
 800572c:	2300      	movs	r3, #0
 800572e:	6053      	str	r3, [r2, #4]
 8005730:	e7de      	b.n	80056f0 <_malloc_r+0xa8>
 8005732:	230c      	movs	r3, #12
 8005734:	4630      	mov	r0, r6
 8005736:	6033      	str	r3, [r6, #0]
 8005738:	f000 f80c 	bl	8005754 <__malloc_unlock>
 800573c:	e794      	b.n	8005668 <_malloc_r+0x20>
 800573e:	6005      	str	r5, [r0, #0]
 8005740:	e7d6      	b.n	80056f0 <_malloc_r+0xa8>
 8005742:	bf00      	nop
 8005744:	20000318 	.word	0x20000318

08005748 <__malloc_lock>:
 8005748:	4801      	ldr	r0, [pc, #4]	@ (8005750 <__malloc_lock+0x8>)
 800574a:	f000 ba9c 	b.w	8005c86 <__retarget_lock_acquire_recursive>
 800574e:	bf00      	nop
 8005750:	2000045c 	.word	0x2000045c

08005754 <__malloc_unlock>:
 8005754:	4801      	ldr	r0, [pc, #4]	@ (800575c <__malloc_unlock+0x8>)
 8005756:	f000 ba97 	b.w	8005c88 <__retarget_lock_release_recursive>
 800575a:	bf00      	nop
 800575c:	2000045c 	.word	0x2000045c

08005760 <std>:
 8005760:	2300      	movs	r3, #0
 8005762:	b510      	push	{r4, lr}
 8005764:	4604      	mov	r4, r0
 8005766:	e9c0 3300 	strd	r3, r3, [r0]
 800576a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800576e:	6083      	str	r3, [r0, #8]
 8005770:	8181      	strh	r1, [r0, #12]
 8005772:	6643      	str	r3, [r0, #100]	@ 0x64
 8005774:	81c2      	strh	r2, [r0, #14]
 8005776:	6183      	str	r3, [r0, #24]
 8005778:	4619      	mov	r1, r3
 800577a:	2208      	movs	r2, #8
 800577c:	305c      	adds	r0, #92	@ 0x5c
 800577e:	f000 f9f9 	bl	8005b74 <memset>
 8005782:	4b0d      	ldr	r3, [pc, #52]	@ (80057b8 <std+0x58>)
 8005784:	6224      	str	r4, [r4, #32]
 8005786:	6263      	str	r3, [r4, #36]	@ 0x24
 8005788:	4b0c      	ldr	r3, [pc, #48]	@ (80057bc <std+0x5c>)
 800578a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800578c:	4b0c      	ldr	r3, [pc, #48]	@ (80057c0 <std+0x60>)
 800578e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005790:	4b0c      	ldr	r3, [pc, #48]	@ (80057c4 <std+0x64>)
 8005792:	6323      	str	r3, [r4, #48]	@ 0x30
 8005794:	4b0c      	ldr	r3, [pc, #48]	@ (80057c8 <std+0x68>)
 8005796:	429c      	cmp	r4, r3
 8005798:	d006      	beq.n	80057a8 <std+0x48>
 800579a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800579e:	4294      	cmp	r4, r2
 80057a0:	d002      	beq.n	80057a8 <std+0x48>
 80057a2:	33d0      	adds	r3, #208	@ 0xd0
 80057a4:	429c      	cmp	r4, r3
 80057a6:	d105      	bne.n	80057b4 <std+0x54>
 80057a8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80057ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80057b0:	f000 ba68 	b.w	8005c84 <__retarget_lock_init_recursive>
 80057b4:	bd10      	pop	{r4, pc}
 80057b6:	bf00      	nop
 80057b8:	080059c5 	.word	0x080059c5
 80057bc:	080059e7 	.word	0x080059e7
 80057c0:	08005a1f 	.word	0x08005a1f
 80057c4:	08005a43 	.word	0x08005a43
 80057c8:	2000031c 	.word	0x2000031c

080057cc <stdio_exit_handler>:
 80057cc:	4a02      	ldr	r2, [pc, #8]	@ (80057d8 <stdio_exit_handler+0xc>)
 80057ce:	4903      	ldr	r1, [pc, #12]	@ (80057dc <stdio_exit_handler+0x10>)
 80057d0:	4803      	ldr	r0, [pc, #12]	@ (80057e0 <stdio_exit_handler+0x14>)
 80057d2:	f000 b869 	b.w	80058a8 <_fwalk_sglue>
 80057d6:	bf00      	nop
 80057d8:	20000010 	.word	0x20000010
 80057dc:	080063d9 	.word	0x080063d9
 80057e0:	20000020 	.word	0x20000020

080057e4 <cleanup_stdio>:
 80057e4:	6841      	ldr	r1, [r0, #4]
 80057e6:	4b0c      	ldr	r3, [pc, #48]	@ (8005818 <cleanup_stdio+0x34>)
 80057e8:	b510      	push	{r4, lr}
 80057ea:	4299      	cmp	r1, r3
 80057ec:	4604      	mov	r4, r0
 80057ee:	d001      	beq.n	80057f4 <cleanup_stdio+0x10>
 80057f0:	f000 fdf2 	bl	80063d8 <_fflush_r>
 80057f4:	68a1      	ldr	r1, [r4, #8]
 80057f6:	4b09      	ldr	r3, [pc, #36]	@ (800581c <cleanup_stdio+0x38>)
 80057f8:	4299      	cmp	r1, r3
 80057fa:	d002      	beq.n	8005802 <cleanup_stdio+0x1e>
 80057fc:	4620      	mov	r0, r4
 80057fe:	f000 fdeb 	bl	80063d8 <_fflush_r>
 8005802:	68e1      	ldr	r1, [r4, #12]
 8005804:	4b06      	ldr	r3, [pc, #24]	@ (8005820 <cleanup_stdio+0x3c>)
 8005806:	4299      	cmp	r1, r3
 8005808:	d004      	beq.n	8005814 <cleanup_stdio+0x30>
 800580a:	4620      	mov	r0, r4
 800580c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005810:	f000 bde2 	b.w	80063d8 <_fflush_r>
 8005814:	bd10      	pop	{r4, pc}
 8005816:	bf00      	nop
 8005818:	2000031c 	.word	0x2000031c
 800581c:	20000384 	.word	0x20000384
 8005820:	200003ec 	.word	0x200003ec

08005824 <global_stdio_init.part.0>:
 8005824:	b510      	push	{r4, lr}
 8005826:	4b0b      	ldr	r3, [pc, #44]	@ (8005854 <global_stdio_init.part.0+0x30>)
 8005828:	4c0b      	ldr	r4, [pc, #44]	@ (8005858 <global_stdio_init.part.0+0x34>)
 800582a:	4a0c      	ldr	r2, [pc, #48]	@ (800585c <global_stdio_init.part.0+0x38>)
 800582c:	4620      	mov	r0, r4
 800582e:	601a      	str	r2, [r3, #0]
 8005830:	2104      	movs	r1, #4
 8005832:	2200      	movs	r2, #0
 8005834:	f7ff ff94 	bl	8005760 <std>
 8005838:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800583c:	2201      	movs	r2, #1
 800583e:	2109      	movs	r1, #9
 8005840:	f7ff ff8e 	bl	8005760 <std>
 8005844:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005848:	2202      	movs	r2, #2
 800584a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800584e:	2112      	movs	r1, #18
 8005850:	f7ff bf86 	b.w	8005760 <std>
 8005854:	20000454 	.word	0x20000454
 8005858:	2000031c 	.word	0x2000031c
 800585c:	080057cd 	.word	0x080057cd

08005860 <__sfp_lock_acquire>:
 8005860:	4801      	ldr	r0, [pc, #4]	@ (8005868 <__sfp_lock_acquire+0x8>)
 8005862:	f000 ba10 	b.w	8005c86 <__retarget_lock_acquire_recursive>
 8005866:	bf00      	nop
 8005868:	2000045d 	.word	0x2000045d

0800586c <__sfp_lock_release>:
 800586c:	4801      	ldr	r0, [pc, #4]	@ (8005874 <__sfp_lock_release+0x8>)
 800586e:	f000 ba0b 	b.w	8005c88 <__retarget_lock_release_recursive>
 8005872:	bf00      	nop
 8005874:	2000045d 	.word	0x2000045d

08005878 <__sinit>:
 8005878:	b510      	push	{r4, lr}
 800587a:	4604      	mov	r4, r0
 800587c:	f7ff fff0 	bl	8005860 <__sfp_lock_acquire>
 8005880:	6a23      	ldr	r3, [r4, #32]
 8005882:	b11b      	cbz	r3, 800588c <__sinit+0x14>
 8005884:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005888:	f7ff bff0 	b.w	800586c <__sfp_lock_release>
 800588c:	4b04      	ldr	r3, [pc, #16]	@ (80058a0 <__sinit+0x28>)
 800588e:	6223      	str	r3, [r4, #32]
 8005890:	4b04      	ldr	r3, [pc, #16]	@ (80058a4 <__sinit+0x2c>)
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d1f5      	bne.n	8005884 <__sinit+0xc>
 8005898:	f7ff ffc4 	bl	8005824 <global_stdio_init.part.0>
 800589c:	e7f2      	b.n	8005884 <__sinit+0xc>
 800589e:	bf00      	nop
 80058a0:	080057e5 	.word	0x080057e5
 80058a4:	20000454 	.word	0x20000454

080058a8 <_fwalk_sglue>:
 80058a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80058ac:	4607      	mov	r7, r0
 80058ae:	4688      	mov	r8, r1
 80058b0:	4614      	mov	r4, r2
 80058b2:	2600      	movs	r6, #0
 80058b4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80058b8:	f1b9 0901 	subs.w	r9, r9, #1
 80058bc:	d505      	bpl.n	80058ca <_fwalk_sglue+0x22>
 80058be:	6824      	ldr	r4, [r4, #0]
 80058c0:	2c00      	cmp	r4, #0
 80058c2:	d1f7      	bne.n	80058b4 <_fwalk_sglue+0xc>
 80058c4:	4630      	mov	r0, r6
 80058c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80058ca:	89ab      	ldrh	r3, [r5, #12]
 80058cc:	2b01      	cmp	r3, #1
 80058ce:	d907      	bls.n	80058e0 <_fwalk_sglue+0x38>
 80058d0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80058d4:	3301      	adds	r3, #1
 80058d6:	d003      	beq.n	80058e0 <_fwalk_sglue+0x38>
 80058d8:	4629      	mov	r1, r5
 80058da:	4638      	mov	r0, r7
 80058dc:	47c0      	blx	r8
 80058de:	4306      	orrs	r6, r0
 80058e0:	3568      	adds	r5, #104	@ 0x68
 80058e2:	e7e9      	b.n	80058b8 <_fwalk_sglue+0x10>

080058e4 <iprintf>:
 80058e4:	b40f      	push	{r0, r1, r2, r3}
 80058e6:	b507      	push	{r0, r1, r2, lr}
 80058e8:	4906      	ldr	r1, [pc, #24]	@ (8005904 <iprintf+0x20>)
 80058ea:	ab04      	add	r3, sp, #16
 80058ec:	6808      	ldr	r0, [r1, #0]
 80058ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80058f2:	6881      	ldr	r1, [r0, #8]
 80058f4:	9301      	str	r3, [sp, #4]
 80058f6:	f000 fa47 	bl	8005d88 <_vfiprintf_r>
 80058fa:	b003      	add	sp, #12
 80058fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8005900:	b004      	add	sp, #16
 8005902:	4770      	bx	lr
 8005904:	2000001c 	.word	0x2000001c

08005908 <_puts_r>:
 8005908:	6a03      	ldr	r3, [r0, #32]
 800590a:	b570      	push	{r4, r5, r6, lr}
 800590c:	4605      	mov	r5, r0
 800590e:	460e      	mov	r6, r1
 8005910:	6884      	ldr	r4, [r0, #8]
 8005912:	b90b      	cbnz	r3, 8005918 <_puts_r+0x10>
 8005914:	f7ff ffb0 	bl	8005878 <__sinit>
 8005918:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800591a:	07db      	lsls	r3, r3, #31
 800591c:	d405      	bmi.n	800592a <_puts_r+0x22>
 800591e:	89a3      	ldrh	r3, [r4, #12]
 8005920:	0598      	lsls	r0, r3, #22
 8005922:	d402      	bmi.n	800592a <_puts_r+0x22>
 8005924:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005926:	f000 f9ae 	bl	8005c86 <__retarget_lock_acquire_recursive>
 800592a:	89a3      	ldrh	r3, [r4, #12]
 800592c:	0719      	lsls	r1, r3, #28
 800592e:	d502      	bpl.n	8005936 <_puts_r+0x2e>
 8005930:	6923      	ldr	r3, [r4, #16]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d135      	bne.n	80059a2 <_puts_r+0x9a>
 8005936:	4621      	mov	r1, r4
 8005938:	4628      	mov	r0, r5
 800593a:	f000 f8c5 	bl	8005ac8 <__swsetup_r>
 800593e:	b380      	cbz	r0, 80059a2 <_puts_r+0x9a>
 8005940:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8005944:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005946:	07da      	lsls	r2, r3, #31
 8005948:	d405      	bmi.n	8005956 <_puts_r+0x4e>
 800594a:	89a3      	ldrh	r3, [r4, #12]
 800594c:	059b      	lsls	r3, r3, #22
 800594e:	d402      	bmi.n	8005956 <_puts_r+0x4e>
 8005950:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005952:	f000 f999 	bl	8005c88 <__retarget_lock_release_recursive>
 8005956:	4628      	mov	r0, r5
 8005958:	bd70      	pop	{r4, r5, r6, pc}
 800595a:	2b00      	cmp	r3, #0
 800595c:	da04      	bge.n	8005968 <_puts_r+0x60>
 800595e:	69a2      	ldr	r2, [r4, #24]
 8005960:	429a      	cmp	r2, r3
 8005962:	dc17      	bgt.n	8005994 <_puts_r+0x8c>
 8005964:	290a      	cmp	r1, #10
 8005966:	d015      	beq.n	8005994 <_puts_r+0x8c>
 8005968:	6823      	ldr	r3, [r4, #0]
 800596a:	1c5a      	adds	r2, r3, #1
 800596c:	6022      	str	r2, [r4, #0]
 800596e:	7019      	strb	r1, [r3, #0]
 8005970:	68a3      	ldr	r3, [r4, #8]
 8005972:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005976:	3b01      	subs	r3, #1
 8005978:	60a3      	str	r3, [r4, #8]
 800597a:	2900      	cmp	r1, #0
 800597c:	d1ed      	bne.n	800595a <_puts_r+0x52>
 800597e:	2b00      	cmp	r3, #0
 8005980:	da11      	bge.n	80059a6 <_puts_r+0x9e>
 8005982:	4622      	mov	r2, r4
 8005984:	210a      	movs	r1, #10
 8005986:	4628      	mov	r0, r5
 8005988:	f000 f85f 	bl	8005a4a <__swbuf_r>
 800598c:	3001      	adds	r0, #1
 800598e:	d0d7      	beq.n	8005940 <_puts_r+0x38>
 8005990:	250a      	movs	r5, #10
 8005992:	e7d7      	b.n	8005944 <_puts_r+0x3c>
 8005994:	4622      	mov	r2, r4
 8005996:	4628      	mov	r0, r5
 8005998:	f000 f857 	bl	8005a4a <__swbuf_r>
 800599c:	3001      	adds	r0, #1
 800599e:	d1e7      	bne.n	8005970 <_puts_r+0x68>
 80059a0:	e7ce      	b.n	8005940 <_puts_r+0x38>
 80059a2:	3e01      	subs	r6, #1
 80059a4:	e7e4      	b.n	8005970 <_puts_r+0x68>
 80059a6:	6823      	ldr	r3, [r4, #0]
 80059a8:	1c5a      	adds	r2, r3, #1
 80059aa:	6022      	str	r2, [r4, #0]
 80059ac:	220a      	movs	r2, #10
 80059ae:	701a      	strb	r2, [r3, #0]
 80059b0:	e7ee      	b.n	8005990 <_puts_r+0x88>
	...

080059b4 <puts>:
 80059b4:	4b02      	ldr	r3, [pc, #8]	@ (80059c0 <puts+0xc>)
 80059b6:	4601      	mov	r1, r0
 80059b8:	6818      	ldr	r0, [r3, #0]
 80059ba:	f7ff bfa5 	b.w	8005908 <_puts_r>
 80059be:	bf00      	nop
 80059c0:	2000001c 	.word	0x2000001c

080059c4 <__sread>:
 80059c4:	b510      	push	{r4, lr}
 80059c6:	460c      	mov	r4, r1
 80059c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80059cc:	f000 f8fc 	bl	8005bc8 <_read_r>
 80059d0:	2800      	cmp	r0, #0
 80059d2:	bfab      	itete	ge
 80059d4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80059d6:	89a3      	ldrhlt	r3, [r4, #12]
 80059d8:	181b      	addge	r3, r3, r0
 80059da:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80059de:	bfac      	ite	ge
 80059e0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80059e2:	81a3      	strhlt	r3, [r4, #12]
 80059e4:	bd10      	pop	{r4, pc}

080059e6 <__swrite>:
 80059e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80059ea:	461f      	mov	r7, r3
 80059ec:	898b      	ldrh	r3, [r1, #12]
 80059ee:	4605      	mov	r5, r0
 80059f0:	05db      	lsls	r3, r3, #23
 80059f2:	460c      	mov	r4, r1
 80059f4:	4616      	mov	r6, r2
 80059f6:	d505      	bpl.n	8005a04 <__swrite+0x1e>
 80059f8:	2302      	movs	r3, #2
 80059fa:	2200      	movs	r2, #0
 80059fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a00:	f000 f8d0 	bl	8005ba4 <_lseek_r>
 8005a04:	89a3      	ldrh	r3, [r4, #12]
 8005a06:	4632      	mov	r2, r6
 8005a08:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005a0c:	81a3      	strh	r3, [r4, #12]
 8005a0e:	4628      	mov	r0, r5
 8005a10:	463b      	mov	r3, r7
 8005a12:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005a16:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005a1a:	f000 b8f7 	b.w	8005c0c <_write_r>

08005a1e <__sseek>:
 8005a1e:	b510      	push	{r4, lr}
 8005a20:	460c      	mov	r4, r1
 8005a22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a26:	f000 f8bd 	bl	8005ba4 <_lseek_r>
 8005a2a:	1c43      	adds	r3, r0, #1
 8005a2c:	89a3      	ldrh	r3, [r4, #12]
 8005a2e:	bf15      	itete	ne
 8005a30:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005a32:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005a36:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005a3a:	81a3      	strheq	r3, [r4, #12]
 8005a3c:	bf18      	it	ne
 8005a3e:	81a3      	strhne	r3, [r4, #12]
 8005a40:	bd10      	pop	{r4, pc}

08005a42 <__sclose>:
 8005a42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a46:	f000 b89d 	b.w	8005b84 <_close_r>

08005a4a <__swbuf_r>:
 8005a4a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a4c:	460e      	mov	r6, r1
 8005a4e:	4614      	mov	r4, r2
 8005a50:	4605      	mov	r5, r0
 8005a52:	b118      	cbz	r0, 8005a5c <__swbuf_r+0x12>
 8005a54:	6a03      	ldr	r3, [r0, #32]
 8005a56:	b90b      	cbnz	r3, 8005a5c <__swbuf_r+0x12>
 8005a58:	f7ff ff0e 	bl	8005878 <__sinit>
 8005a5c:	69a3      	ldr	r3, [r4, #24]
 8005a5e:	60a3      	str	r3, [r4, #8]
 8005a60:	89a3      	ldrh	r3, [r4, #12]
 8005a62:	071a      	lsls	r2, r3, #28
 8005a64:	d501      	bpl.n	8005a6a <__swbuf_r+0x20>
 8005a66:	6923      	ldr	r3, [r4, #16]
 8005a68:	b943      	cbnz	r3, 8005a7c <__swbuf_r+0x32>
 8005a6a:	4621      	mov	r1, r4
 8005a6c:	4628      	mov	r0, r5
 8005a6e:	f000 f82b 	bl	8005ac8 <__swsetup_r>
 8005a72:	b118      	cbz	r0, 8005a7c <__swbuf_r+0x32>
 8005a74:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8005a78:	4638      	mov	r0, r7
 8005a7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005a7c:	6823      	ldr	r3, [r4, #0]
 8005a7e:	6922      	ldr	r2, [r4, #16]
 8005a80:	b2f6      	uxtb	r6, r6
 8005a82:	1a98      	subs	r0, r3, r2
 8005a84:	6963      	ldr	r3, [r4, #20]
 8005a86:	4637      	mov	r7, r6
 8005a88:	4283      	cmp	r3, r0
 8005a8a:	dc05      	bgt.n	8005a98 <__swbuf_r+0x4e>
 8005a8c:	4621      	mov	r1, r4
 8005a8e:	4628      	mov	r0, r5
 8005a90:	f000 fca2 	bl	80063d8 <_fflush_r>
 8005a94:	2800      	cmp	r0, #0
 8005a96:	d1ed      	bne.n	8005a74 <__swbuf_r+0x2a>
 8005a98:	68a3      	ldr	r3, [r4, #8]
 8005a9a:	3b01      	subs	r3, #1
 8005a9c:	60a3      	str	r3, [r4, #8]
 8005a9e:	6823      	ldr	r3, [r4, #0]
 8005aa0:	1c5a      	adds	r2, r3, #1
 8005aa2:	6022      	str	r2, [r4, #0]
 8005aa4:	701e      	strb	r6, [r3, #0]
 8005aa6:	6962      	ldr	r2, [r4, #20]
 8005aa8:	1c43      	adds	r3, r0, #1
 8005aaa:	429a      	cmp	r2, r3
 8005aac:	d004      	beq.n	8005ab8 <__swbuf_r+0x6e>
 8005aae:	89a3      	ldrh	r3, [r4, #12]
 8005ab0:	07db      	lsls	r3, r3, #31
 8005ab2:	d5e1      	bpl.n	8005a78 <__swbuf_r+0x2e>
 8005ab4:	2e0a      	cmp	r6, #10
 8005ab6:	d1df      	bne.n	8005a78 <__swbuf_r+0x2e>
 8005ab8:	4621      	mov	r1, r4
 8005aba:	4628      	mov	r0, r5
 8005abc:	f000 fc8c 	bl	80063d8 <_fflush_r>
 8005ac0:	2800      	cmp	r0, #0
 8005ac2:	d0d9      	beq.n	8005a78 <__swbuf_r+0x2e>
 8005ac4:	e7d6      	b.n	8005a74 <__swbuf_r+0x2a>
	...

08005ac8 <__swsetup_r>:
 8005ac8:	b538      	push	{r3, r4, r5, lr}
 8005aca:	4b29      	ldr	r3, [pc, #164]	@ (8005b70 <__swsetup_r+0xa8>)
 8005acc:	4605      	mov	r5, r0
 8005ace:	6818      	ldr	r0, [r3, #0]
 8005ad0:	460c      	mov	r4, r1
 8005ad2:	b118      	cbz	r0, 8005adc <__swsetup_r+0x14>
 8005ad4:	6a03      	ldr	r3, [r0, #32]
 8005ad6:	b90b      	cbnz	r3, 8005adc <__swsetup_r+0x14>
 8005ad8:	f7ff fece 	bl	8005878 <__sinit>
 8005adc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005ae0:	0719      	lsls	r1, r3, #28
 8005ae2:	d422      	bmi.n	8005b2a <__swsetup_r+0x62>
 8005ae4:	06da      	lsls	r2, r3, #27
 8005ae6:	d407      	bmi.n	8005af8 <__swsetup_r+0x30>
 8005ae8:	2209      	movs	r2, #9
 8005aea:	602a      	str	r2, [r5, #0]
 8005aec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005af0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005af4:	81a3      	strh	r3, [r4, #12]
 8005af6:	e033      	b.n	8005b60 <__swsetup_r+0x98>
 8005af8:	0758      	lsls	r0, r3, #29
 8005afa:	d512      	bpl.n	8005b22 <__swsetup_r+0x5a>
 8005afc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005afe:	b141      	cbz	r1, 8005b12 <__swsetup_r+0x4a>
 8005b00:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005b04:	4299      	cmp	r1, r3
 8005b06:	d002      	beq.n	8005b0e <__swsetup_r+0x46>
 8005b08:	4628      	mov	r0, r5
 8005b0a:	f000 f8cd 	bl	8005ca8 <_free_r>
 8005b0e:	2300      	movs	r3, #0
 8005b10:	6363      	str	r3, [r4, #52]	@ 0x34
 8005b12:	89a3      	ldrh	r3, [r4, #12]
 8005b14:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005b18:	81a3      	strh	r3, [r4, #12]
 8005b1a:	2300      	movs	r3, #0
 8005b1c:	6063      	str	r3, [r4, #4]
 8005b1e:	6923      	ldr	r3, [r4, #16]
 8005b20:	6023      	str	r3, [r4, #0]
 8005b22:	89a3      	ldrh	r3, [r4, #12]
 8005b24:	f043 0308 	orr.w	r3, r3, #8
 8005b28:	81a3      	strh	r3, [r4, #12]
 8005b2a:	6923      	ldr	r3, [r4, #16]
 8005b2c:	b94b      	cbnz	r3, 8005b42 <__swsetup_r+0x7a>
 8005b2e:	89a3      	ldrh	r3, [r4, #12]
 8005b30:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005b34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b38:	d003      	beq.n	8005b42 <__swsetup_r+0x7a>
 8005b3a:	4621      	mov	r1, r4
 8005b3c:	4628      	mov	r0, r5
 8005b3e:	f000 fc98 	bl	8006472 <__smakebuf_r>
 8005b42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b46:	f013 0201 	ands.w	r2, r3, #1
 8005b4a:	d00a      	beq.n	8005b62 <__swsetup_r+0x9a>
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	60a2      	str	r2, [r4, #8]
 8005b50:	6962      	ldr	r2, [r4, #20]
 8005b52:	4252      	negs	r2, r2
 8005b54:	61a2      	str	r2, [r4, #24]
 8005b56:	6922      	ldr	r2, [r4, #16]
 8005b58:	b942      	cbnz	r2, 8005b6c <__swsetup_r+0xa4>
 8005b5a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005b5e:	d1c5      	bne.n	8005aec <__swsetup_r+0x24>
 8005b60:	bd38      	pop	{r3, r4, r5, pc}
 8005b62:	0799      	lsls	r1, r3, #30
 8005b64:	bf58      	it	pl
 8005b66:	6962      	ldrpl	r2, [r4, #20]
 8005b68:	60a2      	str	r2, [r4, #8]
 8005b6a:	e7f4      	b.n	8005b56 <__swsetup_r+0x8e>
 8005b6c:	2000      	movs	r0, #0
 8005b6e:	e7f7      	b.n	8005b60 <__swsetup_r+0x98>
 8005b70:	2000001c 	.word	0x2000001c

08005b74 <memset>:
 8005b74:	4603      	mov	r3, r0
 8005b76:	4402      	add	r2, r0
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d100      	bne.n	8005b7e <memset+0xa>
 8005b7c:	4770      	bx	lr
 8005b7e:	f803 1b01 	strb.w	r1, [r3], #1
 8005b82:	e7f9      	b.n	8005b78 <memset+0x4>

08005b84 <_close_r>:
 8005b84:	b538      	push	{r3, r4, r5, lr}
 8005b86:	2300      	movs	r3, #0
 8005b88:	4d05      	ldr	r5, [pc, #20]	@ (8005ba0 <_close_r+0x1c>)
 8005b8a:	4604      	mov	r4, r0
 8005b8c:	4608      	mov	r0, r1
 8005b8e:	602b      	str	r3, [r5, #0]
 8005b90:	f7fd f837 	bl	8002c02 <_close>
 8005b94:	1c43      	adds	r3, r0, #1
 8005b96:	d102      	bne.n	8005b9e <_close_r+0x1a>
 8005b98:	682b      	ldr	r3, [r5, #0]
 8005b9a:	b103      	cbz	r3, 8005b9e <_close_r+0x1a>
 8005b9c:	6023      	str	r3, [r4, #0]
 8005b9e:	bd38      	pop	{r3, r4, r5, pc}
 8005ba0:	20000458 	.word	0x20000458

08005ba4 <_lseek_r>:
 8005ba4:	b538      	push	{r3, r4, r5, lr}
 8005ba6:	4604      	mov	r4, r0
 8005ba8:	4608      	mov	r0, r1
 8005baa:	4611      	mov	r1, r2
 8005bac:	2200      	movs	r2, #0
 8005bae:	4d05      	ldr	r5, [pc, #20]	@ (8005bc4 <_lseek_r+0x20>)
 8005bb0:	602a      	str	r2, [r5, #0]
 8005bb2:	461a      	mov	r2, r3
 8005bb4:	f7fd f849 	bl	8002c4a <_lseek>
 8005bb8:	1c43      	adds	r3, r0, #1
 8005bba:	d102      	bne.n	8005bc2 <_lseek_r+0x1e>
 8005bbc:	682b      	ldr	r3, [r5, #0]
 8005bbe:	b103      	cbz	r3, 8005bc2 <_lseek_r+0x1e>
 8005bc0:	6023      	str	r3, [r4, #0]
 8005bc2:	bd38      	pop	{r3, r4, r5, pc}
 8005bc4:	20000458 	.word	0x20000458

08005bc8 <_read_r>:
 8005bc8:	b538      	push	{r3, r4, r5, lr}
 8005bca:	4604      	mov	r4, r0
 8005bcc:	4608      	mov	r0, r1
 8005bce:	4611      	mov	r1, r2
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	4d05      	ldr	r5, [pc, #20]	@ (8005be8 <_read_r+0x20>)
 8005bd4:	602a      	str	r2, [r5, #0]
 8005bd6:	461a      	mov	r2, r3
 8005bd8:	f7fc ffda 	bl	8002b90 <_read>
 8005bdc:	1c43      	adds	r3, r0, #1
 8005bde:	d102      	bne.n	8005be6 <_read_r+0x1e>
 8005be0:	682b      	ldr	r3, [r5, #0]
 8005be2:	b103      	cbz	r3, 8005be6 <_read_r+0x1e>
 8005be4:	6023      	str	r3, [r4, #0]
 8005be6:	bd38      	pop	{r3, r4, r5, pc}
 8005be8:	20000458 	.word	0x20000458

08005bec <_sbrk_r>:
 8005bec:	b538      	push	{r3, r4, r5, lr}
 8005bee:	2300      	movs	r3, #0
 8005bf0:	4d05      	ldr	r5, [pc, #20]	@ (8005c08 <_sbrk_r+0x1c>)
 8005bf2:	4604      	mov	r4, r0
 8005bf4:	4608      	mov	r0, r1
 8005bf6:	602b      	str	r3, [r5, #0]
 8005bf8:	f7fd f834 	bl	8002c64 <_sbrk>
 8005bfc:	1c43      	adds	r3, r0, #1
 8005bfe:	d102      	bne.n	8005c06 <_sbrk_r+0x1a>
 8005c00:	682b      	ldr	r3, [r5, #0]
 8005c02:	b103      	cbz	r3, 8005c06 <_sbrk_r+0x1a>
 8005c04:	6023      	str	r3, [r4, #0]
 8005c06:	bd38      	pop	{r3, r4, r5, pc}
 8005c08:	20000458 	.word	0x20000458

08005c0c <_write_r>:
 8005c0c:	b538      	push	{r3, r4, r5, lr}
 8005c0e:	4604      	mov	r4, r0
 8005c10:	4608      	mov	r0, r1
 8005c12:	4611      	mov	r1, r2
 8005c14:	2200      	movs	r2, #0
 8005c16:	4d05      	ldr	r5, [pc, #20]	@ (8005c2c <_write_r+0x20>)
 8005c18:	602a      	str	r2, [r5, #0]
 8005c1a:	461a      	mov	r2, r3
 8005c1c:	f7fc ffd5 	bl	8002bca <_write>
 8005c20:	1c43      	adds	r3, r0, #1
 8005c22:	d102      	bne.n	8005c2a <_write_r+0x1e>
 8005c24:	682b      	ldr	r3, [r5, #0]
 8005c26:	b103      	cbz	r3, 8005c2a <_write_r+0x1e>
 8005c28:	6023      	str	r3, [r4, #0]
 8005c2a:	bd38      	pop	{r3, r4, r5, pc}
 8005c2c:	20000458 	.word	0x20000458

08005c30 <__errno>:
 8005c30:	4b01      	ldr	r3, [pc, #4]	@ (8005c38 <__errno+0x8>)
 8005c32:	6818      	ldr	r0, [r3, #0]
 8005c34:	4770      	bx	lr
 8005c36:	bf00      	nop
 8005c38:	2000001c 	.word	0x2000001c

08005c3c <__libc_init_array>:
 8005c3c:	b570      	push	{r4, r5, r6, lr}
 8005c3e:	2600      	movs	r6, #0
 8005c40:	4d0c      	ldr	r5, [pc, #48]	@ (8005c74 <__libc_init_array+0x38>)
 8005c42:	4c0d      	ldr	r4, [pc, #52]	@ (8005c78 <__libc_init_array+0x3c>)
 8005c44:	1b64      	subs	r4, r4, r5
 8005c46:	10a4      	asrs	r4, r4, #2
 8005c48:	42a6      	cmp	r6, r4
 8005c4a:	d109      	bne.n	8005c60 <__libc_init_array+0x24>
 8005c4c:	f000 fc7e 	bl	800654c <_init>
 8005c50:	2600      	movs	r6, #0
 8005c52:	4d0a      	ldr	r5, [pc, #40]	@ (8005c7c <__libc_init_array+0x40>)
 8005c54:	4c0a      	ldr	r4, [pc, #40]	@ (8005c80 <__libc_init_array+0x44>)
 8005c56:	1b64      	subs	r4, r4, r5
 8005c58:	10a4      	asrs	r4, r4, #2
 8005c5a:	42a6      	cmp	r6, r4
 8005c5c:	d105      	bne.n	8005c6a <__libc_init_array+0x2e>
 8005c5e:	bd70      	pop	{r4, r5, r6, pc}
 8005c60:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c64:	4798      	blx	r3
 8005c66:	3601      	adds	r6, #1
 8005c68:	e7ee      	b.n	8005c48 <__libc_init_array+0xc>
 8005c6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c6e:	4798      	blx	r3
 8005c70:	3601      	adds	r6, #1
 8005c72:	e7f2      	b.n	8005c5a <__libc_init_array+0x1e>
 8005c74:	0800677c 	.word	0x0800677c
 8005c78:	0800677c 	.word	0x0800677c
 8005c7c:	0800677c 	.word	0x0800677c
 8005c80:	08006780 	.word	0x08006780

08005c84 <__retarget_lock_init_recursive>:
 8005c84:	4770      	bx	lr

08005c86 <__retarget_lock_acquire_recursive>:
 8005c86:	4770      	bx	lr

08005c88 <__retarget_lock_release_recursive>:
 8005c88:	4770      	bx	lr

08005c8a <memcpy>:
 8005c8a:	440a      	add	r2, r1
 8005c8c:	4291      	cmp	r1, r2
 8005c8e:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8005c92:	d100      	bne.n	8005c96 <memcpy+0xc>
 8005c94:	4770      	bx	lr
 8005c96:	b510      	push	{r4, lr}
 8005c98:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005c9c:	4291      	cmp	r1, r2
 8005c9e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005ca2:	d1f9      	bne.n	8005c98 <memcpy+0xe>
 8005ca4:	bd10      	pop	{r4, pc}
	...

08005ca8 <_free_r>:
 8005ca8:	b538      	push	{r3, r4, r5, lr}
 8005caa:	4605      	mov	r5, r0
 8005cac:	2900      	cmp	r1, #0
 8005cae:	d040      	beq.n	8005d32 <_free_r+0x8a>
 8005cb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005cb4:	1f0c      	subs	r4, r1, #4
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	bfb8      	it	lt
 8005cba:	18e4      	addlt	r4, r4, r3
 8005cbc:	f7ff fd44 	bl	8005748 <__malloc_lock>
 8005cc0:	4a1c      	ldr	r2, [pc, #112]	@ (8005d34 <_free_r+0x8c>)
 8005cc2:	6813      	ldr	r3, [r2, #0]
 8005cc4:	b933      	cbnz	r3, 8005cd4 <_free_r+0x2c>
 8005cc6:	6063      	str	r3, [r4, #4]
 8005cc8:	6014      	str	r4, [r2, #0]
 8005cca:	4628      	mov	r0, r5
 8005ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005cd0:	f7ff bd40 	b.w	8005754 <__malloc_unlock>
 8005cd4:	42a3      	cmp	r3, r4
 8005cd6:	d908      	bls.n	8005cea <_free_r+0x42>
 8005cd8:	6820      	ldr	r0, [r4, #0]
 8005cda:	1821      	adds	r1, r4, r0
 8005cdc:	428b      	cmp	r3, r1
 8005cde:	bf01      	itttt	eq
 8005ce0:	6819      	ldreq	r1, [r3, #0]
 8005ce2:	685b      	ldreq	r3, [r3, #4]
 8005ce4:	1809      	addeq	r1, r1, r0
 8005ce6:	6021      	streq	r1, [r4, #0]
 8005ce8:	e7ed      	b.n	8005cc6 <_free_r+0x1e>
 8005cea:	461a      	mov	r2, r3
 8005cec:	685b      	ldr	r3, [r3, #4]
 8005cee:	b10b      	cbz	r3, 8005cf4 <_free_r+0x4c>
 8005cf0:	42a3      	cmp	r3, r4
 8005cf2:	d9fa      	bls.n	8005cea <_free_r+0x42>
 8005cf4:	6811      	ldr	r1, [r2, #0]
 8005cf6:	1850      	adds	r0, r2, r1
 8005cf8:	42a0      	cmp	r0, r4
 8005cfa:	d10b      	bne.n	8005d14 <_free_r+0x6c>
 8005cfc:	6820      	ldr	r0, [r4, #0]
 8005cfe:	4401      	add	r1, r0
 8005d00:	1850      	adds	r0, r2, r1
 8005d02:	4283      	cmp	r3, r0
 8005d04:	6011      	str	r1, [r2, #0]
 8005d06:	d1e0      	bne.n	8005cca <_free_r+0x22>
 8005d08:	6818      	ldr	r0, [r3, #0]
 8005d0a:	685b      	ldr	r3, [r3, #4]
 8005d0c:	4408      	add	r0, r1
 8005d0e:	6010      	str	r0, [r2, #0]
 8005d10:	6053      	str	r3, [r2, #4]
 8005d12:	e7da      	b.n	8005cca <_free_r+0x22>
 8005d14:	d902      	bls.n	8005d1c <_free_r+0x74>
 8005d16:	230c      	movs	r3, #12
 8005d18:	602b      	str	r3, [r5, #0]
 8005d1a:	e7d6      	b.n	8005cca <_free_r+0x22>
 8005d1c:	6820      	ldr	r0, [r4, #0]
 8005d1e:	1821      	adds	r1, r4, r0
 8005d20:	428b      	cmp	r3, r1
 8005d22:	bf01      	itttt	eq
 8005d24:	6819      	ldreq	r1, [r3, #0]
 8005d26:	685b      	ldreq	r3, [r3, #4]
 8005d28:	1809      	addeq	r1, r1, r0
 8005d2a:	6021      	streq	r1, [r4, #0]
 8005d2c:	6063      	str	r3, [r4, #4]
 8005d2e:	6054      	str	r4, [r2, #4]
 8005d30:	e7cb      	b.n	8005cca <_free_r+0x22>
 8005d32:	bd38      	pop	{r3, r4, r5, pc}
 8005d34:	20000318 	.word	0x20000318

08005d38 <__sfputc_r>:
 8005d38:	6893      	ldr	r3, [r2, #8]
 8005d3a:	b410      	push	{r4}
 8005d3c:	3b01      	subs	r3, #1
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	6093      	str	r3, [r2, #8]
 8005d42:	da07      	bge.n	8005d54 <__sfputc_r+0x1c>
 8005d44:	6994      	ldr	r4, [r2, #24]
 8005d46:	42a3      	cmp	r3, r4
 8005d48:	db01      	blt.n	8005d4e <__sfputc_r+0x16>
 8005d4a:	290a      	cmp	r1, #10
 8005d4c:	d102      	bne.n	8005d54 <__sfputc_r+0x1c>
 8005d4e:	bc10      	pop	{r4}
 8005d50:	f7ff be7b 	b.w	8005a4a <__swbuf_r>
 8005d54:	6813      	ldr	r3, [r2, #0]
 8005d56:	1c58      	adds	r0, r3, #1
 8005d58:	6010      	str	r0, [r2, #0]
 8005d5a:	7019      	strb	r1, [r3, #0]
 8005d5c:	4608      	mov	r0, r1
 8005d5e:	bc10      	pop	{r4}
 8005d60:	4770      	bx	lr

08005d62 <__sfputs_r>:
 8005d62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d64:	4606      	mov	r6, r0
 8005d66:	460f      	mov	r7, r1
 8005d68:	4614      	mov	r4, r2
 8005d6a:	18d5      	adds	r5, r2, r3
 8005d6c:	42ac      	cmp	r4, r5
 8005d6e:	d101      	bne.n	8005d74 <__sfputs_r+0x12>
 8005d70:	2000      	movs	r0, #0
 8005d72:	e007      	b.n	8005d84 <__sfputs_r+0x22>
 8005d74:	463a      	mov	r2, r7
 8005d76:	4630      	mov	r0, r6
 8005d78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d7c:	f7ff ffdc 	bl	8005d38 <__sfputc_r>
 8005d80:	1c43      	adds	r3, r0, #1
 8005d82:	d1f3      	bne.n	8005d6c <__sfputs_r+0xa>
 8005d84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005d88 <_vfiprintf_r>:
 8005d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d8c:	460d      	mov	r5, r1
 8005d8e:	4614      	mov	r4, r2
 8005d90:	4698      	mov	r8, r3
 8005d92:	4606      	mov	r6, r0
 8005d94:	b09d      	sub	sp, #116	@ 0x74
 8005d96:	b118      	cbz	r0, 8005da0 <_vfiprintf_r+0x18>
 8005d98:	6a03      	ldr	r3, [r0, #32]
 8005d9a:	b90b      	cbnz	r3, 8005da0 <_vfiprintf_r+0x18>
 8005d9c:	f7ff fd6c 	bl	8005878 <__sinit>
 8005da0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005da2:	07d9      	lsls	r1, r3, #31
 8005da4:	d405      	bmi.n	8005db2 <_vfiprintf_r+0x2a>
 8005da6:	89ab      	ldrh	r3, [r5, #12]
 8005da8:	059a      	lsls	r2, r3, #22
 8005daa:	d402      	bmi.n	8005db2 <_vfiprintf_r+0x2a>
 8005dac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005dae:	f7ff ff6a 	bl	8005c86 <__retarget_lock_acquire_recursive>
 8005db2:	89ab      	ldrh	r3, [r5, #12]
 8005db4:	071b      	lsls	r3, r3, #28
 8005db6:	d501      	bpl.n	8005dbc <_vfiprintf_r+0x34>
 8005db8:	692b      	ldr	r3, [r5, #16]
 8005dba:	b99b      	cbnz	r3, 8005de4 <_vfiprintf_r+0x5c>
 8005dbc:	4629      	mov	r1, r5
 8005dbe:	4630      	mov	r0, r6
 8005dc0:	f7ff fe82 	bl	8005ac8 <__swsetup_r>
 8005dc4:	b170      	cbz	r0, 8005de4 <_vfiprintf_r+0x5c>
 8005dc6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005dc8:	07dc      	lsls	r4, r3, #31
 8005dca:	d504      	bpl.n	8005dd6 <_vfiprintf_r+0x4e>
 8005dcc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005dd0:	b01d      	add	sp, #116	@ 0x74
 8005dd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dd6:	89ab      	ldrh	r3, [r5, #12]
 8005dd8:	0598      	lsls	r0, r3, #22
 8005dda:	d4f7      	bmi.n	8005dcc <_vfiprintf_r+0x44>
 8005ddc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005dde:	f7ff ff53 	bl	8005c88 <__retarget_lock_release_recursive>
 8005de2:	e7f3      	b.n	8005dcc <_vfiprintf_r+0x44>
 8005de4:	2300      	movs	r3, #0
 8005de6:	9309      	str	r3, [sp, #36]	@ 0x24
 8005de8:	2320      	movs	r3, #32
 8005dea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005dee:	2330      	movs	r3, #48	@ 0x30
 8005df0:	f04f 0901 	mov.w	r9, #1
 8005df4:	f8cd 800c 	str.w	r8, [sp, #12]
 8005df8:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8005fa4 <_vfiprintf_r+0x21c>
 8005dfc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005e00:	4623      	mov	r3, r4
 8005e02:	469a      	mov	sl, r3
 8005e04:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005e08:	b10a      	cbz	r2, 8005e0e <_vfiprintf_r+0x86>
 8005e0a:	2a25      	cmp	r2, #37	@ 0x25
 8005e0c:	d1f9      	bne.n	8005e02 <_vfiprintf_r+0x7a>
 8005e0e:	ebba 0b04 	subs.w	fp, sl, r4
 8005e12:	d00b      	beq.n	8005e2c <_vfiprintf_r+0xa4>
 8005e14:	465b      	mov	r3, fp
 8005e16:	4622      	mov	r2, r4
 8005e18:	4629      	mov	r1, r5
 8005e1a:	4630      	mov	r0, r6
 8005e1c:	f7ff ffa1 	bl	8005d62 <__sfputs_r>
 8005e20:	3001      	adds	r0, #1
 8005e22:	f000 80a7 	beq.w	8005f74 <_vfiprintf_r+0x1ec>
 8005e26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005e28:	445a      	add	r2, fp
 8005e2a:	9209      	str	r2, [sp, #36]	@ 0x24
 8005e2c:	f89a 3000 	ldrb.w	r3, [sl]
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	f000 809f 	beq.w	8005f74 <_vfiprintf_r+0x1ec>
 8005e36:	2300      	movs	r3, #0
 8005e38:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005e3c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005e40:	f10a 0a01 	add.w	sl, sl, #1
 8005e44:	9304      	str	r3, [sp, #16]
 8005e46:	9307      	str	r3, [sp, #28]
 8005e48:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005e4c:	931a      	str	r3, [sp, #104]	@ 0x68
 8005e4e:	4654      	mov	r4, sl
 8005e50:	2205      	movs	r2, #5
 8005e52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e56:	4853      	ldr	r0, [pc, #332]	@ (8005fa4 <_vfiprintf_r+0x21c>)
 8005e58:	f000 fb6a 	bl	8006530 <memchr>
 8005e5c:	9a04      	ldr	r2, [sp, #16]
 8005e5e:	b9d8      	cbnz	r0, 8005e98 <_vfiprintf_r+0x110>
 8005e60:	06d1      	lsls	r1, r2, #27
 8005e62:	bf44      	itt	mi
 8005e64:	2320      	movmi	r3, #32
 8005e66:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005e6a:	0713      	lsls	r3, r2, #28
 8005e6c:	bf44      	itt	mi
 8005e6e:	232b      	movmi	r3, #43	@ 0x2b
 8005e70:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005e74:	f89a 3000 	ldrb.w	r3, [sl]
 8005e78:	2b2a      	cmp	r3, #42	@ 0x2a
 8005e7a:	d015      	beq.n	8005ea8 <_vfiprintf_r+0x120>
 8005e7c:	4654      	mov	r4, sl
 8005e7e:	2000      	movs	r0, #0
 8005e80:	f04f 0c0a 	mov.w	ip, #10
 8005e84:	9a07      	ldr	r2, [sp, #28]
 8005e86:	4621      	mov	r1, r4
 8005e88:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005e8c:	3b30      	subs	r3, #48	@ 0x30
 8005e8e:	2b09      	cmp	r3, #9
 8005e90:	d94b      	bls.n	8005f2a <_vfiprintf_r+0x1a2>
 8005e92:	b1b0      	cbz	r0, 8005ec2 <_vfiprintf_r+0x13a>
 8005e94:	9207      	str	r2, [sp, #28]
 8005e96:	e014      	b.n	8005ec2 <_vfiprintf_r+0x13a>
 8005e98:	eba0 0308 	sub.w	r3, r0, r8
 8005e9c:	fa09 f303 	lsl.w	r3, r9, r3
 8005ea0:	4313      	orrs	r3, r2
 8005ea2:	46a2      	mov	sl, r4
 8005ea4:	9304      	str	r3, [sp, #16]
 8005ea6:	e7d2      	b.n	8005e4e <_vfiprintf_r+0xc6>
 8005ea8:	9b03      	ldr	r3, [sp, #12]
 8005eaa:	1d19      	adds	r1, r3, #4
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	9103      	str	r1, [sp, #12]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	bfbb      	ittet	lt
 8005eb4:	425b      	neglt	r3, r3
 8005eb6:	f042 0202 	orrlt.w	r2, r2, #2
 8005eba:	9307      	strge	r3, [sp, #28]
 8005ebc:	9307      	strlt	r3, [sp, #28]
 8005ebe:	bfb8      	it	lt
 8005ec0:	9204      	strlt	r2, [sp, #16]
 8005ec2:	7823      	ldrb	r3, [r4, #0]
 8005ec4:	2b2e      	cmp	r3, #46	@ 0x2e
 8005ec6:	d10a      	bne.n	8005ede <_vfiprintf_r+0x156>
 8005ec8:	7863      	ldrb	r3, [r4, #1]
 8005eca:	2b2a      	cmp	r3, #42	@ 0x2a
 8005ecc:	d132      	bne.n	8005f34 <_vfiprintf_r+0x1ac>
 8005ece:	9b03      	ldr	r3, [sp, #12]
 8005ed0:	3402      	adds	r4, #2
 8005ed2:	1d1a      	adds	r2, r3, #4
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	9203      	str	r2, [sp, #12]
 8005ed8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005edc:	9305      	str	r3, [sp, #20]
 8005ede:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8005fa8 <_vfiprintf_r+0x220>
 8005ee2:	2203      	movs	r2, #3
 8005ee4:	4650      	mov	r0, sl
 8005ee6:	7821      	ldrb	r1, [r4, #0]
 8005ee8:	f000 fb22 	bl	8006530 <memchr>
 8005eec:	b138      	cbz	r0, 8005efe <_vfiprintf_r+0x176>
 8005eee:	2240      	movs	r2, #64	@ 0x40
 8005ef0:	9b04      	ldr	r3, [sp, #16]
 8005ef2:	eba0 000a 	sub.w	r0, r0, sl
 8005ef6:	4082      	lsls	r2, r0
 8005ef8:	4313      	orrs	r3, r2
 8005efa:	3401      	adds	r4, #1
 8005efc:	9304      	str	r3, [sp, #16]
 8005efe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f02:	2206      	movs	r2, #6
 8005f04:	4829      	ldr	r0, [pc, #164]	@ (8005fac <_vfiprintf_r+0x224>)
 8005f06:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005f0a:	f000 fb11 	bl	8006530 <memchr>
 8005f0e:	2800      	cmp	r0, #0
 8005f10:	d03f      	beq.n	8005f92 <_vfiprintf_r+0x20a>
 8005f12:	4b27      	ldr	r3, [pc, #156]	@ (8005fb0 <_vfiprintf_r+0x228>)
 8005f14:	bb1b      	cbnz	r3, 8005f5e <_vfiprintf_r+0x1d6>
 8005f16:	9b03      	ldr	r3, [sp, #12]
 8005f18:	3307      	adds	r3, #7
 8005f1a:	f023 0307 	bic.w	r3, r3, #7
 8005f1e:	3308      	adds	r3, #8
 8005f20:	9303      	str	r3, [sp, #12]
 8005f22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f24:	443b      	add	r3, r7
 8005f26:	9309      	str	r3, [sp, #36]	@ 0x24
 8005f28:	e76a      	b.n	8005e00 <_vfiprintf_r+0x78>
 8005f2a:	460c      	mov	r4, r1
 8005f2c:	2001      	movs	r0, #1
 8005f2e:	fb0c 3202 	mla	r2, ip, r2, r3
 8005f32:	e7a8      	b.n	8005e86 <_vfiprintf_r+0xfe>
 8005f34:	2300      	movs	r3, #0
 8005f36:	f04f 0c0a 	mov.w	ip, #10
 8005f3a:	4619      	mov	r1, r3
 8005f3c:	3401      	adds	r4, #1
 8005f3e:	9305      	str	r3, [sp, #20]
 8005f40:	4620      	mov	r0, r4
 8005f42:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005f46:	3a30      	subs	r2, #48	@ 0x30
 8005f48:	2a09      	cmp	r2, #9
 8005f4a:	d903      	bls.n	8005f54 <_vfiprintf_r+0x1cc>
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d0c6      	beq.n	8005ede <_vfiprintf_r+0x156>
 8005f50:	9105      	str	r1, [sp, #20]
 8005f52:	e7c4      	b.n	8005ede <_vfiprintf_r+0x156>
 8005f54:	4604      	mov	r4, r0
 8005f56:	2301      	movs	r3, #1
 8005f58:	fb0c 2101 	mla	r1, ip, r1, r2
 8005f5c:	e7f0      	b.n	8005f40 <_vfiprintf_r+0x1b8>
 8005f5e:	ab03      	add	r3, sp, #12
 8005f60:	9300      	str	r3, [sp, #0]
 8005f62:	462a      	mov	r2, r5
 8005f64:	4630      	mov	r0, r6
 8005f66:	4b13      	ldr	r3, [pc, #76]	@ (8005fb4 <_vfiprintf_r+0x22c>)
 8005f68:	a904      	add	r1, sp, #16
 8005f6a:	f3af 8000 	nop.w
 8005f6e:	4607      	mov	r7, r0
 8005f70:	1c78      	adds	r0, r7, #1
 8005f72:	d1d6      	bne.n	8005f22 <_vfiprintf_r+0x19a>
 8005f74:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005f76:	07d9      	lsls	r1, r3, #31
 8005f78:	d405      	bmi.n	8005f86 <_vfiprintf_r+0x1fe>
 8005f7a:	89ab      	ldrh	r3, [r5, #12]
 8005f7c:	059a      	lsls	r2, r3, #22
 8005f7e:	d402      	bmi.n	8005f86 <_vfiprintf_r+0x1fe>
 8005f80:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005f82:	f7ff fe81 	bl	8005c88 <__retarget_lock_release_recursive>
 8005f86:	89ab      	ldrh	r3, [r5, #12]
 8005f88:	065b      	lsls	r3, r3, #25
 8005f8a:	f53f af1f 	bmi.w	8005dcc <_vfiprintf_r+0x44>
 8005f8e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005f90:	e71e      	b.n	8005dd0 <_vfiprintf_r+0x48>
 8005f92:	ab03      	add	r3, sp, #12
 8005f94:	9300      	str	r3, [sp, #0]
 8005f96:	462a      	mov	r2, r5
 8005f98:	4630      	mov	r0, r6
 8005f9a:	4b06      	ldr	r3, [pc, #24]	@ (8005fb4 <_vfiprintf_r+0x22c>)
 8005f9c:	a904      	add	r1, sp, #16
 8005f9e:	f000 f87d 	bl	800609c <_printf_i>
 8005fa2:	e7e4      	b.n	8005f6e <_vfiprintf_r+0x1e6>
 8005fa4:	08006746 	.word	0x08006746
 8005fa8:	0800674c 	.word	0x0800674c
 8005fac:	08006750 	.word	0x08006750
 8005fb0:	00000000 	.word	0x00000000
 8005fb4:	08005d63 	.word	0x08005d63

08005fb8 <_printf_common>:
 8005fb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005fbc:	4616      	mov	r6, r2
 8005fbe:	4698      	mov	r8, r3
 8005fc0:	688a      	ldr	r2, [r1, #8]
 8005fc2:	690b      	ldr	r3, [r1, #16]
 8005fc4:	4607      	mov	r7, r0
 8005fc6:	4293      	cmp	r3, r2
 8005fc8:	bfb8      	it	lt
 8005fca:	4613      	movlt	r3, r2
 8005fcc:	6033      	str	r3, [r6, #0]
 8005fce:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005fd2:	460c      	mov	r4, r1
 8005fd4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005fd8:	b10a      	cbz	r2, 8005fde <_printf_common+0x26>
 8005fda:	3301      	adds	r3, #1
 8005fdc:	6033      	str	r3, [r6, #0]
 8005fde:	6823      	ldr	r3, [r4, #0]
 8005fe0:	0699      	lsls	r1, r3, #26
 8005fe2:	bf42      	ittt	mi
 8005fe4:	6833      	ldrmi	r3, [r6, #0]
 8005fe6:	3302      	addmi	r3, #2
 8005fe8:	6033      	strmi	r3, [r6, #0]
 8005fea:	6825      	ldr	r5, [r4, #0]
 8005fec:	f015 0506 	ands.w	r5, r5, #6
 8005ff0:	d106      	bne.n	8006000 <_printf_common+0x48>
 8005ff2:	f104 0a19 	add.w	sl, r4, #25
 8005ff6:	68e3      	ldr	r3, [r4, #12]
 8005ff8:	6832      	ldr	r2, [r6, #0]
 8005ffa:	1a9b      	subs	r3, r3, r2
 8005ffc:	42ab      	cmp	r3, r5
 8005ffe:	dc2b      	bgt.n	8006058 <_printf_common+0xa0>
 8006000:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006004:	6822      	ldr	r2, [r4, #0]
 8006006:	3b00      	subs	r3, #0
 8006008:	bf18      	it	ne
 800600a:	2301      	movne	r3, #1
 800600c:	0692      	lsls	r2, r2, #26
 800600e:	d430      	bmi.n	8006072 <_printf_common+0xba>
 8006010:	4641      	mov	r1, r8
 8006012:	4638      	mov	r0, r7
 8006014:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006018:	47c8      	blx	r9
 800601a:	3001      	adds	r0, #1
 800601c:	d023      	beq.n	8006066 <_printf_common+0xae>
 800601e:	6823      	ldr	r3, [r4, #0]
 8006020:	6922      	ldr	r2, [r4, #16]
 8006022:	f003 0306 	and.w	r3, r3, #6
 8006026:	2b04      	cmp	r3, #4
 8006028:	bf14      	ite	ne
 800602a:	2500      	movne	r5, #0
 800602c:	6833      	ldreq	r3, [r6, #0]
 800602e:	f04f 0600 	mov.w	r6, #0
 8006032:	bf08      	it	eq
 8006034:	68e5      	ldreq	r5, [r4, #12]
 8006036:	f104 041a 	add.w	r4, r4, #26
 800603a:	bf08      	it	eq
 800603c:	1aed      	subeq	r5, r5, r3
 800603e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8006042:	bf08      	it	eq
 8006044:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006048:	4293      	cmp	r3, r2
 800604a:	bfc4      	itt	gt
 800604c:	1a9b      	subgt	r3, r3, r2
 800604e:	18ed      	addgt	r5, r5, r3
 8006050:	42b5      	cmp	r5, r6
 8006052:	d11a      	bne.n	800608a <_printf_common+0xd2>
 8006054:	2000      	movs	r0, #0
 8006056:	e008      	b.n	800606a <_printf_common+0xb2>
 8006058:	2301      	movs	r3, #1
 800605a:	4652      	mov	r2, sl
 800605c:	4641      	mov	r1, r8
 800605e:	4638      	mov	r0, r7
 8006060:	47c8      	blx	r9
 8006062:	3001      	adds	r0, #1
 8006064:	d103      	bne.n	800606e <_printf_common+0xb6>
 8006066:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800606a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800606e:	3501      	adds	r5, #1
 8006070:	e7c1      	b.n	8005ff6 <_printf_common+0x3e>
 8006072:	2030      	movs	r0, #48	@ 0x30
 8006074:	18e1      	adds	r1, r4, r3
 8006076:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800607a:	1c5a      	adds	r2, r3, #1
 800607c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006080:	4422      	add	r2, r4
 8006082:	3302      	adds	r3, #2
 8006084:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006088:	e7c2      	b.n	8006010 <_printf_common+0x58>
 800608a:	2301      	movs	r3, #1
 800608c:	4622      	mov	r2, r4
 800608e:	4641      	mov	r1, r8
 8006090:	4638      	mov	r0, r7
 8006092:	47c8      	blx	r9
 8006094:	3001      	adds	r0, #1
 8006096:	d0e6      	beq.n	8006066 <_printf_common+0xae>
 8006098:	3601      	adds	r6, #1
 800609a:	e7d9      	b.n	8006050 <_printf_common+0x98>

0800609c <_printf_i>:
 800609c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80060a0:	7e0f      	ldrb	r7, [r1, #24]
 80060a2:	4691      	mov	r9, r2
 80060a4:	2f78      	cmp	r7, #120	@ 0x78
 80060a6:	4680      	mov	r8, r0
 80060a8:	460c      	mov	r4, r1
 80060aa:	469a      	mov	sl, r3
 80060ac:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80060ae:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80060b2:	d807      	bhi.n	80060c4 <_printf_i+0x28>
 80060b4:	2f62      	cmp	r7, #98	@ 0x62
 80060b6:	d80a      	bhi.n	80060ce <_printf_i+0x32>
 80060b8:	2f00      	cmp	r7, #0
 80060ba:	f000 80d1 	beq.w	8006260 <_printf_i+0x1c4>
 80060be:	2f58      	cmp	r7, #88	@ 0x58
 80060c0:	f000 80b8 	beq.w	8006234 <_printf_i+0x198>
 80060c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80060c8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80060cc:	e03a      	b.n	8006144 <_printf_i+0xa8>
 80060ce:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80060d2:	2b15      	cmp	r3, #21
 80060d4:	d8f6      	bhi.n	80060c4 <_printf_i+0x28>
 80060d6:	a101      	add	r1, pc, #4	@ (adr r1, 80060dc <_printf_i+0x40>)
 80060d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80060dc:	08006135 	.word	0x08006135
 80060e0:	08006149 	.word	0x08006149
 80060e4:	080060c5 	.word	0x080060c5
 80060e8:	080060c5 	.word	0x080060c5
 80060ec:	080060c5 	.word	0x080060c5
 80060f0:	080060c5 	.word	0x080060c5
 80060f4:	08006149 	.word	0x08006149
 80060f8:	080060c5 	.word	0x080060c5
 80060fc:	080060c5 	.word	0x080060c5
 8006100:	080060c5 	.word	0x080060c5
 8006104:	080060c5 	.word	0x080060c5
 8006108:	08006247 	.word	0x08006247
 800610c:	08006173 	.word	0x08006173
 8006110:	08006201 	.word	0x08006201
 8006114:	080060c5 	.word	0x080060c5
 8006118:	080060c5 	.word	0x080060c5
 800611c:	08006269 	.word	0x08006269
 8006120:	080060c5 	.word	0x080060c5
 8006124:	08006173 	.word	0x08006173
 8006128:	080060c5 	.word	0x080060c5
 800612c:	080060c5 	.word	0x080060c5
 8006130:	08006209 	.word	0x08006209
 8006134:	6833      	ldr	r3, [r6, #0]
 8006136:	1d1a      	adds	r2, r3, #4
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	6032      	str	r2, [r6, #0]
 800613c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006140:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006144:	2301      	movs	r3, #1
 8006146:	e09c      	b.n	8006282 <_printf_i+0x1e6>
 8006148:	6833      	ldr	r3, [r6, #0]
 800614a:	6820      	ldr	r0, [r4, #0]
 800614c:	1d19      	adds	r1, r3, #4
 800614e:	6031      	str	r1, [r6, #0]
 8006150:	0606      	lsls	r6, r0, #24
 8006152:	d501      	bpl.n	8006158 <_printf_i+0xbc>
 8006154:	681d      	ldr	r5, [r3, #0]
 8006156:	e003      	b.n	8006160 <_printf_i+0xc4>
 8006158:	0645      	lsls	r5, r0, #25
 800615a:	d5fb      	bpl.n	8006154 <_printf_i+0xb8>
 800615c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006160:	2d00      	cmp	r5, #0
 8006162:	da03      	bge.n	800616c <_printf_i+0xd0>
 8006164:	232d      	movs	r3, #45	@ 0x2d
 8006166:	426d      	negs	r5, r5
 8006168:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800616c:	230a      	movs	r3, #10
 800616e:	4858      	ldr	r0, [pc, #352]	@ (80062d0 <_printf_i+0x234>)
 8006170:	e011      	b.n	8006196 <_printf_i+0xfa>
 8006172:	6821      	ldr	r1, [r4, #0]
 8006174:	6833      	ldr	r3, [r6, #0]
 8006176:	0608      	lsls	r0, r1, #24
 8006178:	f853 5b04 	ldr.w	r5, [r3], #4
 800617c:	d402      	bmi.n	8006184 <_printf_i+0xe8>
 800617e:	0649      	lsls	r1, r1, #25
 8006180:	bf48      	it	mi
 8006182:	b2ad      	uxthmi	r5, r5
 8006184:	2f6f      	cmp	r7, #111	@ 0x6f
 8006186:	6033      	str	r3, [r6, #0]
 8006188:	bf14      	ite	ne
 800618a:	230a      	movne	r3, #10
 800618c:	2308      	moveq	r3, #8
 800618e:	4850      	ldr	r0, [pc, #320]	@ (80062d0 <_printf_i+0x234>)
 8006190:	2100      	movs	r1, #0
 8006192:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006196:	6866      	ldr	r6, [r4, #4]
 8006198:	2e00      	cmp	r6, #0
 800619a:	60a6      	str	r6, [r4, #8]
 800619c:	db05      	blt.n	80061aa <_printf_i+0x10e>
 800619e:	6821      	ldr	r1, [r4, #0]
 80061a0:	432e      	orrs	r6, r5
 80061a2:	f021 0104 	bic.w	r1, r1, #4
 80061a6:	6021      	str	r1, [r4, #0]
 80061a8:	d04b      	beq.n	8006242 <_printf_i+0x1a6>
 80061aa:	4616      	mov	r6, r2
 80061ac:	fbb5 f1f3 	udiv	r1, r5, r3
 80061b0:	fb03 5711 	mls	r7, r3, r1, r5
 80061b4:	5dc7      	ldrb	r7, [r0, r7]
 80061b6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80061ba:	462f      	mov	r7, r5
 80061bc:	42bb      	cmp	r3, r7
 80061be:	460d      	mov	r5, r1
 80061c0:	d9f4      	bls.n	80061ac <_printf_i+0x110>
 80061c2:	2b08      	cmp	r3, #8
 80061c4:	d10b      	bne.n	80061de <_printf_i+0x142>
 80061c6:	6823      	ldr	r3, [r4, #0]
 80061c8:	07df      	lsls	r7, r3, #31
 80061ca:	d508      	bpl.n	80061de <_printf_i+0x142>
 80061cc:	6923      	ldr	r3, [r4, #16]
 80061ce:	6861      	ldr	r1, [r4, #4]
 80061d0:	4299      	cmp	r1, r3
 80061d2:	bfde      	ittt	le
 80061d4:	2330      	movle	r3, #48	@ 0x30
 80061d6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80061da:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80061de:	1b92      	subs	r2, r2, r6
 80061e0:	6122      	str	r2, [r4, #16]
 80061e2:	464b      	mov	r3, r9
 80061e4:	4621      	mov	r1, r4
 80061e6:	4640      	mov	r0, r8
 80061e8:	f8cd a000 	str.w	sl, [sp]
 80061ec:	aa03      	add	r2, sp, #12
 80061ee:	f7ff fee3 	bl	8005fb8 <_printf_common>
 80061f2:	3001      	adds	r0, #1
 80061f4:	d14a      	bne.n	800628c <_printf_i+0x1f0>
 80061f6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80061fa:	b004      	add	sp, #16
 80061fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006200:	6823      	ldr	r3, [r4, #0]
 8006202:	f043 0320 	orr.w	r3, r3, #32
 8006206:	6023      	str	r3, [r4, #0]
 8006208:	2778      	movs	r7, #120	@ 0x78
 800620a:	4832      	ldr	r0, [pc, #200]	@ (80062d4 <_printf_i+0x238>)
 800620c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006210:	6823      	ldr	r3, [r4, #0]
 8006212:	6831      	ldr	r1, [r6, #0]
 8006214:	061f      	lsls	r7, r3, #24
 8006216:	f851 5b04 	ldr.w	r5, [r1], #4
 800621a:	d402      	bmi.n	8006222 <_printf_i+0x186>
 800621c:	065f      	lsls	r7, r3, #25
 800621e:	bf48      	it	mi
 8006220:	b2ad      	uxthmi	r5, r5
 8006222:	6031      	str	r1, [r6, #0]
 8006224:	07d9      	lsls	r1, r3, #31
 8006226:	bf44      	itt	mi
 8006228:	f043 0320 	orrmi.w	r3, r3, #32
 800622c:	6023      	strmi	r3, [r4, #0]
 800622e:	b11d      	cbz	r5, 8006238 <_printf_i+0x19c>
 8006230:	2310      	movs	r3, #16
 8006232:	e7ad      	b.n	8006190 <_printf_i+0xf4>
 8006234:	4826      	ldr	r0, [pc, #152]	@ (80062d0 <_printf_i+0x234>)
 8006236:	e7e9      	b.n	800620c <_printf_i+0x170>
 8006238:	6823      	ldr	r3, [r4, #0]
 800623a:	f023 0320 	bic.w	r3, r3, #32
 800623e:	6023      	str	r3, [r4, #0]
 8006240:	e7f6      	b.n	8006230 <_printf_i+0x194>
 8006242:	4616      	mov	r6, r2
 8006244:	e7bd      	b.n	80061c2 <_printf_i+0x126>
 8006246:	6833      	ldr	r3, [r6, #0]
 8006248:	6825      	ldr	r5, [r4, #0]
 800624a:	1d18      	adds	r0, r3, #4
 800624c:	6961      	ldr	r1, [r4, #20]
 800624e:	6030      	str	r0, [r6, #0]
 8006250:	062e      	lsls	r6, r5, #24
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	d501      	bpl.n	800625a <_printf_i+0x1be>
 8006256:	6019      	str	r1, [r3, #0]
 8006258:	e002      	b.n	8006260 <_printf_i+0x1c4>
 800625a:	0668      	lsls	r0, r5, #25
 800625c:	d5fb      	bpl.n	8006256 <_printf_i+0x1ba>
 800625e:	8019      	strh	r1, [r3, #0]
 8006260:	2300      	movs	r3, #0
 8006262:	4616      	mov	r6, r2
 8006264:	6123      	str	r3, [r4, #16]
 8006266:	e7bc      	b.n	80061e2 <_printf_i+0x146>
 8006268:	6833      	ldr	r3, [r6, #0]
 800626a:	2100      	movs	r1, #0
 800626c:	1d1a      	adds	r2, r3, #4
 800626e:	6032      	str	r2, [r6, #0]
 8006270:	681e      	ldr	r6, [r3, #0]
 8006272:	6862      	ldr	r2, [r4, #4]
 8006274:	4630      	mov	r0, r6
 8006276:	f000 f95b 	bl	8006530 <memchr>
 800627a:	b108      	cbz	r0, 8006280 <_printf_i+0x1e4>
 800627c:	1b80      	subs	r0, r0, r6
 800627e:	6060      	str	r0, [r4, #4]
 8006280:	6863      	ldr	r3, [r4, #4]
 8006282:	6123      	str	r3, [r4, #16]
 8006284:	2300      	movs	r3, #0
 8006286:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800628a:	e7aa      	b.n	80061e2 <_printf_i+0x146>
 800628c:	4632      	mov	r2, r6
 800628e:	4649      	mov	r1, r9
 8006290:	4640      	mov	r0, r8
 8006292:	6923      	ldr	r3, [r4, #16]
 8006294:	47d0      	blx	sl
 8006296:	3001      	adds	r0, #1
 8006298:	d0ad      	beq.n	80061f6 <_printf_i+0x15a>
 800629a:	6823      	ldr	r3, [r4, #0]
 800629c:	079b      	lsls	r3, r3, #30
 800629e:	d413      	bmi.n	80062c8 <_printf_i+0x22c>
 80062a0:	68e0      	ldr	r0, [r4, #12]
 80062a2:	9b03      	ldr	r3, [sp, #12]
 80062a4:	4298      	cmp	r0, r3
 80062a6:	bfb8      	it	lt
 80062a8:	4618      	movlt	r0, r3
 80062aa:	e7a6      	b.n	80061fa <_printf_i+0x15e>
 80062ac:	2301      	movs	r3, #1
 80062ae:	4632      	mov	r2, r6
 80062b0:	4649      	mov	r1, r9
 80062b2:	4640      	mov	r0, r8
 80062b4:	47d0      	blx	sl
 80062b6:	3001      	adds	r0, #1
 80062b8:	d09d      	beq.n	80061f6 <_printf_i+0x15a>
 80062ba:	3501      	adds	r5, #1
 80062bc:	68e3      	ldr	r3, [r4, #12]
 80062be:	9903      	ldr	r1, [sp, #12]
 80062c0:	1a5b      	subs	r3, r3, r1
 80062c2:	42ab      	cmp	r3, r5
 80062c4:	dcf2      	bgt.n	80062ac <_printf_i+0x210>
 80062c6:	e7eb      	b.n	80062a0 <_printf_i+0x204>
 80062c8:	2500      	movs	r5, #0
 80062ca:	f104 0619 	add.w	r6, r4, #25
 80062ce:	e7f5      	b.n	80062bc <_printf_i+0x220>
 80062d0:	08006757 	.word	0x08006757
 80062d4:	08006768 	.word	0x08006768

080062d8 <__sflush_r>:
 80062d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80062dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062de:	0716      	lsls	r6, r2, #28
 80062e0:	4605      	mov	r5, r0
 80062e2:	460c      	mov	r4, r1
 80062e4:	d454      	bmi.n	8006390 <__sflush_r+0xb8>
 80062e6:	684b      	ldr	r3, [r1, #4]
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	dc02      	bgt.n	80062f2 <__sflush_r+0x1a>
 80062ec:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	dd48      	ble.n	8006384 <__sflush_r+0xac>
 80062f2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80062f4:	2e00      	cmp	r6, #0
 80062f6:	d045      	beq.n	8006384 <__sflush_r+0xac>
 80062f8:	2300      	movs	r3, #0
 80062fa:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80062fe:	682f      	ldr	r7, [r5, #0]
 8006300:	6a21      	ldr	r1, [r4, #32]
 8006302:	602b      	str	r3, [r5, #0]
 8006304:	d030      	beq.n	8006368 <__sflush_r+0x90>
 8006306:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006308:	89a3      	ldrh	r3, [r4, #12]
 800630a:	0759      	lsls	r1, r3, #29
 800630c:	d505      	bpl.n	800631a <__sflush_r+0x42>
 800630e:	6863      	ldr	r3, [r4, #4]
 8006310:	1ad2      	subs	r2, r2, r3
 8006312:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006314:	b10b      	cbz	r3, 800631a <__sflush_r+0x42>
 8006316:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006318:	1ad2      	subs	r2, r2, r3
 800631a:	2300      	movs	r3, #0
 800631c:	4628      	mov	r0, r5
 800631e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006320:	6a21      	ldr	r1, [r4, #32]
 8006322:	47b0      	blx	r6
 8006324:	1c43      	adds	r3, r0, #1
 8006326:	89a3      	ldrh	r3, [r4, #12]
 8006328:	d106      	bne.n	8006338 <__sflush_r+0x60>
 800632a:	6829      	ldr	r1, [r5, #0]
 800632c:	291d      	cmp	r1, #29
 800632e:	d82b      	bhi.n	8006388 <__sflush_r+0xb0>
 8006330:	4a28      	ldr	r2, [pc, #160]	@ (80063d4 <__sflush_r+0xfc>)
 8006332:	40ca      	lsrs	r2, r1
 8006334:	07d6      	lsls	r6, r2, #31
 8006336:	d527      	bpl.n	8006388 <__sflush_r+0xb0>
 8006338:	2200      	movs	r2, #0
 800633a:	6062      	str	r2, [r4, #4]
 800633c:	6922      	ldr	r2, [r4, #16]
 800633e:	04d9      	lsls	r1, r3, #19
 8006340:	6022      	str	r2, [r4, #0]
 8006342:	d504      	bpl.n	800634e <__sflush_r+0x76>
 8006344:	1c42      	adds	r2, r0, #1
 8006346:	d101      	bne.n	800634c <__sflush_r+0x74>
 8006348:	682b      	ldr	r3, [r5, #0]
 800634a:	b903      	cbnz	r3, 800634e <__sflush_r+0x76>
 800634c:	6560      	str	r0, [r4, #84]	@ 0x54
 800634e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006350:	602f      	str	r7, [r5, #0]
 8006352:	b1b9      	cbz	r1, 8006384 <__sflush_r+0xac>
 8006354:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006358:	4299      	cmp	r1, r3
 800635a:	d002      	beq.n	8006362 <__sflush_r+0x8a>
 800635c:	4628      	mov	r0, r5
 800635e:	f7ff fca3 	bl	8005ca8 <_free_r>
 8006362:	2300      	movs	r3, #0
 8006364:	6363      	str	r3, [r4, #52]	@ 0x34
 8006366:	e00d      	b.n	8006384 <__sflush_r+0xac>
 8006368:	2301      	movs	r3, #1
 800636a:	4628      	mov	r0, r5
 800636c:	47b0      	blx	r6
 800636e:	4602      	mov	r2, r0
 8006370:	1c50      	adds	r0, r2, #1
 8006372:	d1c9      	bne.n	8006308 <__sflush_r+0x30>
 8006374:	682b      	ldr	r3, [r5, #0]
 8006376:	2b00      	cmp	r3, #0
 8006378:	d0c6      	beq.n	8006308 <__sflush_r+0x30>
 800637a:	2b1d      	cmp	r3, #29
 800637c:	d001      	beq.n	8006382 <__sflush_r+0xaa>
 800637e:	2b16      	cmp	r3, #22
 8006380:	d11d      	bne.n	80063be <__sflush_r+0xe6>
 8006382:	602f      	str	r7, [r5, #0]
 8006384:	2000      	movs	r0, #0
 8006386:	e021      	b.n	80063cc <__sflush_r+0xf4>
 8006388:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800638c:	b21b      	sxth	r3, r3
 800638e:	e01a      	b.n	80063c6 <__sflush_r+0xee>
 8006390:	690f      	ldr	r7, [r1, #16]
 8006392:	2f00      	cmp	r7, #0
 8006394:	d0f6      	beq.n	8006384 <__sflush_r+0xac>
 8006396:	0793      	lsls	r3, r2, #30
 8006398:	bf18      	it	ne
 800639a:	2300      	movne	r3, #0
 800639c:	680e      	ldr	r6, [r1, #0]
 800639e:	bf08      	it	eq
 80063a0:	694b      	ldreq	r3, [r1, #20]
 80063a2:	1bf6      	subs	r6, r6, r7
 80063a4:	600f      	str	r7, [r1, #0]
 80063a6:	608b      	str	r3, [r1, #8]
 80063a8:	2e00      	cmp	r6, #0
 80063aa:	ddeb      	ble.n	8006384 <__sflush_r+0xac>
 80063ac:	4633      	mov	r3, r6
 80063ae:	463a      	mov	r2, r7
 80063b0:	4628      	mov	r0, r5
 80063b2:	6a21      	ldr	r1, [r4, #32]
 80063b4:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80063b8:	47e0      	blx	ip
 80063ba:	2800      	cmp	r0, #0
 80063bc:	dc07      	bgt.n	80063ce <__sflush_r+0xf6>
 80063be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80063c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80063c6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80063ca:	81a3      	strh	r3, [r4, #12]
 80063cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80063ce:	4407      	add	r7, r0
 80063d0:	1a36      	subs	r6, r6, r0
 80063d2:	e7e9      	b.n	80063a8 <__sflush_r+0xd0>
 80063d4:	20400001 	.word	0x20400001

080063d8 <_fflush_r>:
 80063d8:	b538      	push	{r3, r4, r5, lr}
 80063da:	690b      	ldr	r3, [r1, #16]
 80063dc:	4605      	mov	r5, r0
 80063de:	460c      	mov	r4, r1
 80063e0:	b913      	cbnz	r3, 80063e8 <_fflush_r+0x10>
 80063e2:	2500      	movs	r5, #0
 80063e4:	4628      	mov	r0, r5
 80063e6:	bd38      	pop	{r3, r4, r5, pc}
 80063e8:	b118      	cbz	r0, 80063f2 <_fflush_r+0x1a>
 80063ea:	6a03      	ldr	r3, [r0, #32]
 80063ec:	b90b      	cbnz	r3, 80063f2 <_fflush_r+0x1a>
 80063ee:	f7ff fa43 	bl	8005878 <__sinit>
 80063f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d0f3      	beq.n	80063e2 <_fflush_r+0xa>
 80063fa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80063fc:	07d0      	lsls	r0, r2, #31
 80063fe:	d404      	bmi.n	800640a <_fflush_r+0x32>
 8006400:	0599      	lsls	r1, r3, #22
 8006402:	d402      	bmi.n	800640a <_fflush_r+0x32>
 8006404:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006406:	f7ff fc3e 	bl	8005c86 <__retarget_lock_acquire_recursive>
 800640a:	4628      	mov	r0, r5
 800640c:	4621      	mov	r1, r4
 800640e:	f7ff ff63 	bl	80062d8 <__sflush_r>
 8006412:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006414:	4605      	mov	r5, r0
 8006416:	07da      	lsls	r2, r3, #31
 8006418:	d4e4      	bmi.n	80063e4 <_fflush_r+0xc>
 800641a:	89a3      	ldrh	r3, [r4, #12]
 800641c:	059b      	lsls	r3, r3, #22
 800641e:	d4e1      	bmi.n	80063e4 <_fflush_r+0xc>
 8006420:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006422:	f7ff fc31 	bl	8005c88 <__retarget_lock_release_recursive>
 8006426:	e7dd      	b.n	80063e4 <_fflush_r+0xc>

08006428 <__swhatbuf_r>:
 8006428:	b570      	push	{r4, r5, r6, lr}
 800642a:	460c      	mov	r4, r1
 800642c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006430:	4615      	mov	r5, r2
 8006432:	2900      	cmp	r1, #0
 8006434:	461e      	mov	r6, r3
 8006436:	b096      	sub	sp, #88	@ 0x58
 8006438:	da0c      	bge.n	8006454 <__swhatbuf_r+0x2c>
 800643a:	89a3      	ldrh	r3, [r4, #12]
 800643c:	2100      	movs	r1, #0
 800643e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006442:	bf14      	ite	ne
 8006444:	2340      	movne	r3, #64	@ 0x40
 8006446:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800644a:	2000      	movs	r0, #0
 800644c:	6031      	str	r1, [r6, #0]
 800644e:	602b      	str	r3, [r5, #0]
 8006450:	b016      	add	sp, #88	@ 0x58
 8006452:	bd70      	pop	{r4, r5, r6, pc}
 8006454:	466a      	mov	r2, sp
 8006456:	f000 f849 	bl	80064ec <_fstat_r>
 800645a:	2800      	cmp	r0, #0
 800645c:	dbed      	blt.n	800643a <__swhatbuf_r+0x12>
 800645e:	9901      	ldr	r1, [sp, #4]
 8006460:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006464:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006468:	4259      	negs	r1, r3
 800646a:	4159      	adcs	r1, r3
 800646c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006470:	e7eb      	b.n	800644a <__swhatbuf_r+0x22>

08006472 <__smakebuf_r>:
 8006472:	898b      	ldrh	r3, [r1, #12]
 8006474:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006476:	079d      	lsls	r5, r3, #30
 8006478:	4606      	mov	r6, r0
 800647a:	460c      	mov	r4, r1
 800647c:	d507      	bpl.n	800648e <__smakebuf_r+0x1c>
 800647e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006482:	6023      	str	r3, [r4, #0]
 8006484:	6123      	str	r3, [r4, #16]
 8006486:	2301      	movs	r3, #1
 8006488:	6163      	str	r3, [r4, #20]
 800648a:	b003      	add	sp, #12
 800648c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800648e:	466a      	mov	r2, sp
 8006490:	ab01      	add	r3, sp, #4
 8006492:	f7ff ffc9 	bl	8006428 <__swhatbuf_r>
 8006496:	9f00      	ldr	r7, [sp, #0]
 8006498:	4605      	mov	r5, r0
 800649a:	4639      	mov	r1, r7
 800649c:	4630      	mov	r0, r6
 800649e:	f7ff f8d3 	bl	8005648 <_malloc_r>
 80064a2:	b948      	cbnz	r0, 80064b8 <__smakebuf_r+0x46>
 80064a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80064a8:	059a      	lsls	r2, r3, #22
 80064aa:	d4ee      	bmi.n	800648a <__smakebuf_r+0x18>
 80064ac:	f023 0303 	bic.w	r3, r3, #3
 80064b0:	f043 0302 	orr.w	r3, r3, #2
 80064b4:	81a3      	strh	r3, [r4, #12]
 80064b6:	e7e2      	b.n	800647e <__smakebuf_r+0xc>
 80064b8:	89a3      	ldrh	r3, [r4, #12]
 80064ba:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80064be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80064c2:	81a3      	strh	r3, [r4, #12]
 80064c4:	9b01      	ldr	r3, [sp, #4]
 80064c6:	6020      	str	r0, [r4, #0]
 80064c8:	b15b      	cbz	r3, 80064e2 <__smakebuf_r+0x70>
 80064ca:	4630      	mov	r0, r6
 80064cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80064d0:	f000 f81e 	bl	8006510 <_isatty_r>
 80064d4:	b128      	cbz	r0, 80064e2 <__smakebuf_r+0x70>
 80064d6:	89a3      	ldrh	r3, [r4, #12]
 80064d8:	f023 0303 	bic.w	r3, r3, #3
 80064dc:	f043 0301 	orr.w	r3, r3, #1
 80064e0:	81a3      	strh	r3, [r4, #12]
 80064e2:	89a3      	ldrh	r3, [r4, #12]
 80064e4:	431d      	orrs	r5, r3
 80064e6:	81a5      	strh	r5, [r4, #12]
 80064e8:	e7cf      	b.n	800648a <__smakebuf_r+0x18>
	...

080064ec <_fstat_r>:
 80064ec:	b538      	push	{r3, r4, r5, lr}
 80064ee:	2300      	movs	r3, #0
 80064f0:	4d06      	ldr	r5, [pc, #24]	@ (800650c <_fstat_r+0x20>)
 80064f2:	4604      	mov	r4, r0
 80064f4:	4608      	mov	r0, r1
 80064f6:	4611      	mov	r1, r2
 80064f8:	602b      	str	r3, [r5, #0]
 80064fa:	f7fc fb8d 	bl	8002c18 <_fstat>
 80064fe:	1c43      	adds	r3, r0, #1
 8006500:	d102      	bne.n	8006508 <_fstat_r+0x1c>
 8006502:	682b      	ldr	r3, [r5, #0]
 8006504:	b103      	cbz	r3, 8006508 <_fstat_r+0x1c>
 8006506:	6023      	str	r3, [r4, #0]
 8006508:	bd38      	pop	{r3, r4, r5, pc}
 800650a:	bf00      	nop
 800650c:	20000458 	.word	0x20000458

08006510 <_isatty_r>:
 8006510:	b538      	push	{r3, r4, r5, lr}
 8006512:	2300      	movs	r3, #0
 8006514:	4d05      	ldr	r5, [pc, #20]	@ (800652c <_isatty_r+0x1c>)
 8006516:	4604      	mov	r4, r0
 8006518:	4608      	mov	r0, r1
 800651a:	602b      	str	r3, [r5, #0]
 800651c:	f7fc fb8b 	bl	8002c36 <_isatty>
 8006520:	1c43      	adds	r3, r0, #1
 8006522:	d102      	bne.n	800652a <_isatty_r+0x1a>
 8006524:	682b      	ldr	r3, [r5, #0]
 8006526:	b103      	cbz	r3, 800652a <_isatty_r+0x1a>
 8006528:	6023      	str	r3, [r4, #0]
 800652a:	bd38      	pop	{r3, r4, r5, pc}
 800652c:	20000458 	.word	0x20000458

08006530 <memchr>:
 8006530:	4603      	mov	r3, r0
 8006532:	b510      	push	{r4, lr}
 8006534:	b2c9      	uxtb	r1, r1
 8006536:	4402      	add	r2, r0
 8006538:	4293      	cmp	r3, r2
 800653a:	4618      	mov	r0, r3
 800653c:	d101      	bne.n	8006542 <memchr+0x12>
 800653e:	2000      	movs	r0, #0
 8006540:	e003      	b.n	800654a <memchr+0x1a>
 8006542:	7804      	ldrb	r4, [r0, #0]
 8006544:	3301      	adds	r3, #1
 8006546:	428c      	cmp	r4, r1
 8006548:	d1f6      	bne.n	8006538 <memchr+0x8>
 800654a:	bd10      	pop	{r4, pc}

0800654c <_init>:
 800654c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800654e:	bf00      	nop
 8006550:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006552:	bc08      	pop	{r3}
 8006554:	469e      	mov	lr, r3
 8006556:	4770      	bx	lr

08006558 <_fini>:
 8006558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800655a:	bf00      	nop
 800655c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800655e:	bc08      	pop	{r3}
 8006560:	469e      	mov	lr, r3
 8006562:	4770      	bx	lr
