#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Nov 07 14:25:14 2018
# Process ID: 6936
# Current directory: D:/WORKSPACE/FPGA/Final_Project_RTES
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11844 D:\WORKSPACE\FPGA\Final_Project_RTES\Final_Project_RTES.xpr
# Log file: D:/WORKSPACE/FPGA/Final_Project_RTES/vivado.log
# Journal file: D:/WORKSPACE/FPGA/Final_Project_RTES\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.ipdefs/library_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Program/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1138.457 ; gain = 411.527
archive_project D:/WORKSPACE/FPGA/Final_Project_RTES.xpr.zip -temp_dir D:/WORKSPACE/FPGA/Final_Project_RTES/.Xil/Vivado-6936-SISLAB-551 -force -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'D:/WORKSPACE/FPGA/Final_Project_RTES/.Xil/Vivado-6936-SISLAB-551' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.ipdefs/library_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Program/Xilinx/Vivado/2016.4/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
WARNING: [Coretcl 2-52] File 'd:/WORKSPACE/FPGA/Final_Project_RTES/.Xil/Vivado-6936-SISLAB-551/PrjAr/_X_/Final_Project_RTES.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc' does not exist
WARNING: [Coretcl 2-52] File 'd:/WORKSPACE/FPGA/Final_Project_RTES/.Xil/Vivado-6936-SISLAB-551/PrjAr/_X_/Final_Project_RTES.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc' does not exist
WARNING: [Coretcl 2-52] File 'd:/WORKSPACE/FPGA/Final_Project_RTES/.Xil/Vivado-6936-SISLAB-551/PrjAr/_X_/Final_Project_RTES.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc' does not exist
WARNING: [Coretcl 2-52] File 'd:/WORKSPACE/FPGA/Final_Project_RTES/.Xil/Vivado-6936-SISLAB-551/PrjAr/_X_/Final_Project_RTES.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc' does not exist
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (D:/WORKSPACE/FPGA/Final_Project_RTES.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1138.457 ; gain = 0.000
archive_project D:/WORKSPACE/FPGA/Final_Project_RTES.xpr.zip -temp_dir D:/WORKSPACE/FPGA/Final_Project_RTES/.Xil/Vivado-6936-SISLAB-55 -force -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'D:/WORKSPACE/FPGA/Final_Project_RTES/.Xil/Vivado-6936-SISLAB-55' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.ipdefs/library_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Program/Xilinx/Vivado/2016.4/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
WARNING: [Coretcl 2-52] File 'd:/WORKSPACE/FPGA/Final_Project_RTES/.Xil/Vivado-6936-SISLAB-55/PrjAr/_X_/Final_Project_RTES.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc' does not exist
WARNING: [Coretcl 2-52] File 'd:/WORKSPACE/FPGA/Final_Project_RTES/.Xil/Vivado-6936-SISLAB-55/PrjAr/_X_/Final_Project_RTES.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc' does not exist
WARNING: [Coretcl 2-52] File 'd:/WORKSPACE/FPGA/Final_Project_RTES/.Xil/Vivado-6936-SISLAB-55/PrjAr/_X_/Final_Project_RTES.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc' does not exist
WARNING: [Coretcl 2-52] File 'd:/WORKSPACE/FPGA/Final_Project_RTES/.Xil/Vivado-6936-SISLAB-55/PrjAr/_X_/Final_Project_RTES.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc' does not exist
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
