<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>InPlay API: Trigger driver</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">InPlay API
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group___h_a_l___t_r_i_g.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Trigger driver<div class="ingroups"><a class="el" href="group___h_a_l.html">HAL driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>HAL_TRIG.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtrig__init__t.html">trig_init_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">trigger init parameter  <a href="structtrig__init__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtrig__cfg__t.html">trig_cfg_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">trigger configure parameter  <a href="structtrig__cfg__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtrig__hdr__t.html">trig_hdr_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">trigger handler parameter  <a href="structtrig__hdr__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtrig__output__cmd__t.html">trig_output_cmd_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">trigger direct output command parameter  <a href="structtrig__output__cmd__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtrig__set__tmr__cmd__t.html">trig_set_tmr_cmd_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">trigger set timer command parameter  <a href="structtrig__set__tmr__cmd__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtrig__wait__tmr__cmd__t.html">trig_wait_tmr_cmd_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">trigger wait timer command parameter  <a href="structtrig__wait__tmr__cmd__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtrig__reg__rd__cmp__cmd__t.html">trig_reg_rd_cmp_cmd_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">trigger register read and compare command parameter  <a href="structtrig__reg__rd__cmp__cmd__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtrig__reg__wr__cmd__t.html">trig_reg_wr_cmd_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">trigger register write command parameter  <a href="structtrig__reg__wr__cmd__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtrig__reg__rw__cmd__t.html">trig_reg_rw_cmd_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">trigger register read and write command parameter  <a href="structtrig__reg__rw__cmd__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtrig__reg__cp__cmd__t.html">trig_reg_cp_cmd_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">trigger register copy command parameter  <a href="structtrig__reg__cp__cmd__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtrig__reg__mask__cp__cmd__t.html">trig_reg_mask_cp_cmd_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">trigger register copy with mask command parameter  <a href="structtrig__reg__mask__cp__cmd__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtrig__sig__t.html">trig_sig_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">trigger condition parameter  <a href="structtrig__sig__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga9917f629ac7a08ce4ca3de0c1f4443f7"><td class="memItemLeft" align="right" valign="top"><a id="ga9917f629ac7a08ce4ca3de0c1f4443f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga9917f629ac7a08ce4ca3de0c1f4443f7">TRIG_MAX_ADDR_OFT</a>&#160;&#160;&#160;0x400</td></tr>
<tr class="memdesc:ga9917f629ac7a08ce4ca3de0c1f4443f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max trigger address offset. <br /></td></tr>
<tr class="separator:ga9917f629ac7a08ce4ca3de0c1f4443f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5bc800f18bf7e6c0fce139dcf87324b"><td class="memItemLeft" align="right" valign="top"><a id="gab5bc800f18bf7e6c0fce139dcf87324b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#gab5bc800f18bf7e6c0fce139dcf87324b">TRIG_MAX_MEM_SIZE</a>&#160;&#160;&#160;512</td></tr>
<tr class="memdesc:gab5bc800f18bf7e6c0fce139dcf87324b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max trigger memory size, unit is word, not byte. <br /></td></tr>
<tr class="separator:gab5bc800f18bf7e6c0fce139dcf87324b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac39ad1eac97aa563c6c836514cd0c883"><td class="memItemLeft" align="right" valign="top"><a id="gac39ad1eac97aa563c6c836514cd0c883"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#gac39ad1eac97aa563c6c836514cd0c883">TRIG_HIGH_PRI_Q_MAX_TRIG_ID</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gac39ad1eac97aa563c6c836514cd0c883"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max trigger id for high priority queue. <br /></td></tr>
<tr class="separator:gac39ad1eac97aa563c6c836514cd0c883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dd9c04f981e56eca5d56ac7f7df56e5"><td class="memItemLeft" align="right" valign="top"><a id="ga4dd9c04f981e56eca5d56ac7f7df56e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga4dd9c04f981e56eca5d56ac7f7df56e5">TRIG_MID_PRI_Q_MAX_TRIG_ID</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga4dd9c04f981e56eca5d56ac7f7df56e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max trigger id for middle priority queue. <br /></td></tr>
<tr class="separator:ga4dd9c04f981e56eca5d56ac7f7df56e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9828e5b8bb2225a228d9697c7bcfff2c"><td class="memItemLeft" align="right" valign="top"><a id="ga9828e5b8bb2225a228d9697c7bcfff2c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga9828e5b8bb2225a228d9697c7bcfff2c">TRIG_LOW_PRI_Q_MAX_TRIG_ID</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga9828e5b8bb2225a228d9697c7bcfff2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max trigger id for low priority queue. <br /></td></tr>
<tr class="separator:ga9828e5b8bb2225a228d9697c7bcfff2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15d6b90a49629e6c88be36361233dba6"><td class="memItemLeft" align="right" valign="top"><a id="ga15d6b90a49629e6c88be36361233dba6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga15d6b90a49629e6c88be36361233dba6">TRIG_HIGH_PRI_Q_CMD_START_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gac39ad1eac97aa563c6c836514cd0c883">TRIG_HIGH_PRI_Q_MAX_TRIG_ID</a></td></tr>
<tr class="memdesc:ga15d6b90a49629e6c88be36361233dba6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command start address for high priority queue. <br /></td></tr>
<tr class="separator:ga15d6b90a49629e6c88be36361233dba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45e6f838c4cc5863ed25ca3c57f5a950"><td class="memItemLeft" align="right" valign="top"><a id="ga45e6f838c4cc5863ed25ca3c57f5a950"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga45e6f838c4cc5863ed25ca3c57f5a950">TRIG_MID_PRI_Q_CMD_START_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#ga4dd9c04f981e56eca5d56ac7f7df56e5">TRIG_MID_PRI_Q_MAX_TRIG_ID</a></td></tr>
<tr class="memdesc:ga45e6f838c4cc5863ed25ca3c57f5a950"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command start address for middle priority queue. <br /></td></tr>
<tr class="separator:ga45e6f838c4cc5863ed25ca3c57f5a950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7c0ea1979ffffbedab323f3f4d33051"><td class="memItemLeft" align="right" valign="top"><a id="gad7c0ea1979ffffbedab323f3f4d33051"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#gad7c0ea1979ffffbedab323f3f4d33051">TRIG_HP_INTR_CMD_COMPLETED</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:gad7c0ea1979ffffbedab323f3f4d33051"><td class="mdescLeft">&#160;</td><td class="mdescRight">High priority queue command completed interrupt. <br /></td></tr>
<tr class="separator:gad7c0ea1979ffffbedab323f3f4d33051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8ec00c21d1f8a0c4ea9475ad5f452e3"><td class="memItemLeft" align="right" valign="top"><a id="gaa8ec00c21d1f8a0c4ea9475ad5f452e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#gaa8ec00c21d1f8a0c4ea9475ad5f452e3">TRIG_HP_INTR_QUEUE_OV</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memdesc:gaa8ec00c21d1f8a0c4ea9475ad5f452e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">High priority queue overflow interrupt. <br /></td></tr>
<tr class="separator:gaa8ec00c21d1f8a0c4ea9475ad5f452e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d76e9ebd220ac5aa9167781179fc96b"><td class="memItemLeft" align="right" valign="top"><a id="ga6d76e9ebd220ac5aa9167781179fc96b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga6d76e9ebd220ac5aa9167781179fc96b">TRIG_HP_INTR_QUEUE_EMPTY</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="memdesc:ga6d76e9ebd220ac5aa9167781179fc96b"><td class="mdescLeft">&#160;</td><td class="mdescRight">High priority queue empty interrupt. <br /></td></tr>
<tr class="separator:ga6d76e9ebd220ac5aa9167781179fc96b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0176743a06996cda5321210783c0913e"><td class="memItemLeft" align="right" valign="top"><a id="ga0176743a06996cda5321210783c0913e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga0176743a06996cda5321210783c0913e">TRIG_HP_INTR_INVALID_CMD</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="memdesc:ga0176743a06996cda5321210783c0913e"><td class="mdescLeft">&#160;</td><td class="mdescRight">High priority queue invalid command interrupt. <br /></td></tr>
<tr class="separator:ga0176743a06996cda5321210783c0913e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7c6c59ccd377adace3623c651e04f8f"><td class="memItemLeft" align="right" valign="top"><a id="gaf7c6c59ccd377adace3623c651e04f8f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#gaf7c6c59ccd377adace3623c651e04f8f">TRIG_HP_INTR_TIMER_TMO</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="memdesc:gaf7c6c59ccd377adace3623c651e04f8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">High priority queue timer timeout interrupt. <br /></td></tr>
<tr class="separator:gaf7c6c59ccd377adace3623c651e04f8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08d024e992c36427ff87ea04eb4bf9c4"><td class="memItemLeft" align="right" valign="top"><a id="ga08d024e992c36427ff87ea04eb4bf9c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga08d024e992c36427ff87ea04eb4bf9c4">TRIG_HP_INTR_TIMER_DONE</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="memdesc:ga08d024e992c36427ff87ea04eb4bf9c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">High priority queue timer done interrupt. <br /></td></tr>
<tr class="separator:ga08d024e992c36427ff87ea04eb4bf9c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35d17ca071f16e4e53003064008f2a76"><td class="memItemLeft" align="right" valign="top"><a id="ga35d17ca071f16e4e53003064008f2a76"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga35d17ca071f16e4e53003064008f2a76">TRIG_HP_INTR_READ_COMPARE_FAIL</a>&#160;&#160;&#160;0x40</td></tr>
<tr class="memdesc:ga35d17ca071f16e4e53003064008f2a76"><td class="mdescLeft">&#160;</td><td class="mdescRight">High priority queue read compare fail reach maximum number allowed interrupt. <br /></td></tr>
<tr class="separator:ga35d17ca071f16e4e53003064008f2a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf40e69a781e92d685fabba25a5222a4"><td class="memItemLeft" align="right" valign="top"><a id="gaaf40e69a781e92d685fabba25a5222a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#gaaf40e69a781e92d685fabba25a5222a4">TRIG_MP_INTR_CMD_COMPLETED</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="memdesc:gaaf40e69a781e92d685fabba25a5222a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Middle priority queue command completed interrupt. <br /></td></tr>
<tr class="separator:gaaf40e69a781e92d685fabba25a5222a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4fc7a80d04927a5e8387d2efada5615"><td class="memItemLeft" align="right" valign="top"><a id="gad4fc7a80d04927a5e8387d2efada5615"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#gad4fc7a80d04927a5e8387d2efada5615">TRIG_MP_INTR_QUEUE_OV</a>&#160;&#160;&#160;0x200</td></tr>
<tr class="memdesc:gad4fc7a80d04927a5e8387d2efada5615"><td class="mdescLeft">&#160;</td><td class="mdescRight">Middle priority queue overflow interrupt. <br /></td></tr>
<tr class="separator:gad4fc7a80d04927a5e8387d2efada5615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa711f999e611229effff5760fb799474"><td class="memItemLeft" align="right" valign="top"><a id="gaa711f999e611229effff5760fb799474"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#gaa711f999e611229effff5760fb799474">TRIG_MP_INTR_QUEUE_EMPTY</a>&#160;&#160;&#160;0x400</td></tr>
<tr class="memdesc:gaa711f999e611229effff5760fb799474"><td class="mdescLeft">&#160;</td><td class="mdescRight">Middle priority queue empty interrupt. <br /></td></tr>
<tr class="separator:gaa711f999e611229effff5760fb799474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd3380492ad92dacd01a93c035654f70"><td class="memItemLeft" align="right" valign="top"><a id="gabd3380492ad92dacd01a93c035654f70"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#gabd3380492ad92dacd01a93c035654f70">TRIG_MP_INTR_INVALID_CMD</a>&#160;&#160;&#160;0x800</td></tr>
<tr class="memdesc:gabd3380492ad92dacd01a93c035654f70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Middle priority queue invalid command interrupt. <br /></td></tr>
<tr class="separator:gabd3380492ad92dacd01a93c035654f70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27ef7d066f761b41d5f585978958617e"><td class="memItemLeft" align="right" valign="top"><a id="ga27ef7d066f761b41d5f585978958617e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga27ef7d066f761b41d5f585978958617e">TRIG_MP_INTR_TIMER_TMO</a>&#160;&#160;&#160;0x1000</td></tr>
<tr class="memdesc:ga27ef7d066f761b41d5f585978958617e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Middle priority queue timer timeout interrupt. <br /></td></tr>
<tr class="separator:ga27ef7d066f761b41d5f585978958617e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga648f167d518b967993f929b302c82570"><td class="memItemLeft" align="right" valign="top"><a id="ga648f167d518b967993f929b302c82570"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga648f167d518b967993f929b302c82570">TRIG_MP_INTR_TIMER_DONE</a>&#160;&#160;&#160;0x2000</td></tr>
<tr class="memdesc:ga648f167d518b967993f929b302c82570"><td class="mdescLeft">&#160;</td><td class="mdescRight">Middle priority queue timer done interrupt. <br /></td></tr>
<tr class="separator:ga648f167d518b967993f929b302c82570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac08a00aed04805398e912a51d5e066a9"><td class="memItemLeft" align="right" valign="top"><a id="gac08a00aed04805398e912a51d5e066a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#gac08a00aed04805398e912a51d5e066a9">TRIG_MP_INTR_READ_COMPARE_FAIL</a>&#160;&#160;&#160;0x4000</td></tr>
<tr class="memdesc:gac08a00aed04805398e912a51d5e066a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Middle priority queue read compare fail reach maximum number allowed interrupt. <br /></td></tr>
<tr class="separator:gac08a00aed04805398e912a51d5e066a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70c4d487070390b23e3e3334badb562a"><td class="memItemLeft" align="right" valign="top"><a id="ga70c4d487070390b23e3e3334badb562a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga70c4d487070390b23e3e3334badb562a">TRIG_LP_INTR_CMD_COMPLETED</a>&#160;&#160;&#160;0x10000</td></tr>
<tr class="memdesc:ga70c4d487070390b23e3e3334badb562a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low priority queue command completed interrupt. <br /></td></tr>
<tr class="separator:ga70c4d487070390b23e3e3334badb562a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba469a67bfb33153ed0a138d50673e75"><td class="memItemLeft" align="right" valign="top"><a id="gaba469a67bfb33153ed0a138d50673e75"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#gaba469a67bfb33153ed0a138d50673e75">TRIG_LP_INTR_QUEUE_OV</a>&#160;&#160;&#160;0x20000</td></tr>
<tr class="memdesc:gaba469a67bfb33153ed0a138d50673e75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low priority queue overflow interrupt. <br /></td></tr>
<tr class="separator:gaba469a67bfb33153ed0a138d50673e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga515dbce2773999e3c6318b7b90ec706a"><td class="memItemLeft" align="right" valign="top"><a id="ga515dbce2773999e3c6318b7b90ec706a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga515dbce2773999e3c6318b7b90ec706a">TRIG_LP_INTR_QUEUE_EMPTY</a>&#160;&#160;&#160;0x40000</td></tr>
<tr class="memdesc:ga515dbce2773999e3c6318b7b90ec706a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low priority queue empty interrupt. <br /></td></tr>
<tr class="separator:ga515dbce2773999e3c6318b7b90ec706a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b04541dbe03cbc93c0e90e1d9a7c64a"><td class="memItemLeft" align="right" valign="top"><a id="ga5b04541dbe03cbc93c0e90e1d9a7c64a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga5b04541dbe03cbc93c0e90e1d9a7c64a">TRIG_LP_INTR_INVALID_CMD</a>&#160;&#160;&#160;0x80000</td></tr>
<tr class="memdesc:ga5b04541dbe03cbc93c0e90e1d9a7c64a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low priority queue invalid command interrupt. <br /></td></tr>
<tr class="separator:ga5b04541dbe03cbc93c0e90e1d9a7c64a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54b5a12ca48d43f972c81cb59a53feac"><td class="memItemLeft" align="right" valign="top"><a id="ga54b5a12ca48d43f972c81cb59a53feac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga54b5a12ca48d43f972c81cb59a53feac">TRIG_LP_INTR_TIMER_TMO</a>&#160;&#160;&#160;0x100000</td></tr>
<tr class="memdesc:ga54b5a12ca48d43f972c81cb59a53feac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low priority queue timer timeout interrupt. <br /></td></tr>
<tr class="separator:ga54b5a12ca48d43f972c81cb59a53feac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1421a45045ff95c8a10ae3076a40a051"><td class="memItemLeft" align="right" valign="top"><a id="ga1421a45045ff95c8a10ae3076a40a051"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga1421a45045ff95c8a10ae3076a40a051">TRIG_LP_INTR_TIMER_DONE</a>&#160;&#160;&#160;0x200000</td></tr>
<tr class="memdesc:ga1421a45045ff95c8a10ae3076a40a051"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low priority queue timer done interrupt. <br /></td></tr>
<tr class="separator:ga1421a45045ff95c8a10ae3076a40a051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1551f483e1f917242e2f62e7867d2ea"><td class="memItemLeft" align="right" valign="top"><a id="gab1551f483e1f917242e2f62e7867d2ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#gab1551f483e1f917242e2f62e7867d2ea">TRIG_LP_INTR_READ_COMPARE_FAIL</a>&#160;&#160;&#160;0x400000</td></tr>
<tr class="memdesc:gab1551f483e1f917242e2f62e7867d2ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low priority queue read compare fail reach maximum number allowed interrupt. <br /></td></tr>
<tr class="separator:gab1551f483e1f917242e2f62e7867d2ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc8261ce56470005f03f318ebcc00759"><td class="memItemLeft" align="right" valign="top"><a id="gafc8261ce56470005f03f318ebcc00759"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#gafc8261ce56470005f03f318ebcc00759">TRIG_HP_INTR_CMD_START</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:gafc8261ce56470005f03f318ebcc00759"><td class="mdescLeft">&#160;</td><td class="mdescRight">High priority queue command start interrupt. <br /></td></tr>
<tr class="separator:gafc8261ce56470005f03f318ebcc00759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9d24f529172e7674b67bfa2abac42fd"><td class="memItemLeft" align="right" valign="top"><a id="gae9d24f529172e7674b67bfa2abac42fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#gae9d24f529172e7674b67bfa2abac42fd">TRIG_HP_INTR_CMD_DONE</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memdesc:gae9d24f529172e7674b67bfa2abac42fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">High priority queue command done interrupt. <br /></td></tr>
<tr class="separator:gae9d24f529172e7674b67bfa2abac42fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d19e55d8338b9baf0b443280faceff0"><td class="memItemLeft" align="right" valign="top"><a id="ga9d19e55d8338b9baf0b443280faceff0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga9d19e55d8338b9baf0b443280faceff0">TRIG_MP_INTR_CMD_START</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="memdesc:ga9d19e55d8338b9baf0b443280faceff0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Middle priority queue command start interrupt. <br /></td></tr>
<tr class="separator:ga9d19e55d8338b9baf0b443280faceff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bba9f5524d1872f4faa10fcd7511bd0"><td class="memItemLeft" align="right" valign="top"><a id="ga1bba9f5524d1872f4faa10fcd7511bd0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga1bba9f5524d1872f4faa10fcd7511bd0">TRIG_MP_INTR_CMD_DONE</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="memdesc:ga1bba9f5524d1872f4faa10fcd7511bd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Middle priority queue command done interrupt. <br /></td></tr>
<tr class="separator:ga1bba9f5524d1872f4faa10fcd7511bd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga113f32ab075c74abbe9ce77305d26073"><td class="memItemLeft" align="right" valign="top"><a id="ga113f32ab075c74abbe9ce77305d26073"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga113f32ab075c74abbe9ce77305d26073">TRIG_LP_INTR_CMD_START</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="memdesc:ga113f32ab075c74abbe9ce77305d26073"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low priority queue command start interrupt. <br /></td></tr>
<tr class="separator:ga113f32ab075c74abbe9ce77305d26073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43ae525386c81bd3bd084b30b51dcd14"><td class="memItemLeft" align="right" valign="top"><a id="ga43ae525386c81bd3bd084b30b51dcd14"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga43ae525386c81bd3bd084b30b51dcd14">TRIG_LP_INTR_CMD_DONE</a>&#160;&#160;&#160;0x200</td></tr>
<tr class="memdesc:ga43ae525386c81bd3bd084b30b51dcd14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low priority queue command done interrupt. <br /></td></tr>
<tr class="separator:ga43ae525386c81bd3bd084b30b51dcd14"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gaa5dc2ec1fefd9681614d5d3143b72f1e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#gaa5dc2ec1fefd9681614d5d3143b72f1e">trig_err</a> { <br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#ggaa5dc2ec1fefd9681614d5d3143b72f1ea8e8beb379b9ffa2ffc7f91a7dc1c76bf">TRIG_ERR_OK</a> = 0, 
<a class="el" href="group___h_a_l___t_r_i_g.html#ggaa5dc2ec1fefd9681614d5d3143b72f1eac8519d4fe463051d68e2014d695a1c5b">TRIG_ERR_INVALID_PARAM</a> = -1, 
<a class="el" href="group___h_a_l___t_r_i_g.html#ggaa5dc2ec1fefd9681614d5d3143b72f1ea15db889610cf94912187efef82babab0">TRIG_ERR_MEM_OVERFLOW</a> = -2, 
<a class="el" href="group___h_a_l___t_r_i_g.html#ggaa5dc2ec1fefd9681614d5d3143b72f1ea1a9c860aa0d8b6923118cf6c78dff84d">TRIG_ERR_MUTEX</a> = -4, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#ggaa5dc2ec1fefd9681614d5d3143b72f1ea237e5c8dc0c347b5fb54a3ec9e050bfa">TRIG_ERR_BUSY</a> = -5
<br />
 }</td></tr>
<tr class="memdesc:gaa5dc2ec1fefd9681614d5d3143b72f1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">trigger error code  <a href="group___h_a_l___t_r_i_g.html#gaa5dc2ec1fefd9681614d5d3143b72f1e">More...</a><br /></td></tr>
<tr class="separator:gaa5dc2ec1fefd9681614d5d3143b72f1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eed4d2bd9893ba3d5468fbf4a0ac3e1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga4eed4d2bd9893ba3d5468fbf4a0ac3e1">trig_queue</a> { <a class="el" href="group___h_a_l___t_r_i_g.html#gga4eed4d2bd9893ba3d5468fbf4a0ac3e1ac5d9894ada146efb33287191e559ee94">TRIG_HP_QUEUE</a> = 0, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga4eed4d2bd9893ba3d5468fbf4a0ac3e1aa6d138baef20e3fe1173cdb58df6d43b">TRIG_MP_QUEUE</a> =1, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga4eed4d2bd9893ba3d5468fbf4a0ac3e1aa5e6c8dd6d7eff40db314a8a062090a1">TRIG_LP_QUEUE</a> = 2, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga4eed4d2bd9893ba3d5468fbf4a0ac3e1a742de77923f55e25cd10bac43d1a76ed">TRIG_MAX_QUEUE</a> = 3
 }</td></tr>
<tr class="memdesc:ga4eed4d2bd9893ba3d5468fbf4a0ac3e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">trigger queue  <a href="group___h_a_l___t_r_i_g.html#ga4eed4d2bd9893ba3d5468fbf4a0ac3e1">More...</a><br /></td></tr>
<tr class="separator:ga4eed4d2bd9893ba3d5468fbf4a0ac3e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4acebbe050c8f01530e2d827e2eccc4a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga4acebbe050c8f01530e2d827e2eccc4a">trig_odc_idx</a> { <br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aa390fb79543027ace9e3fa768e8679482">TIRG_ODC_GPIO_OUTPUT_BASE_IDX</a> = 0, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aa064e733b7ce7c167a3636ef9ddb9e29e">TRIG_ODC_GPIO_OEN_BASE_IDX</a> = 39, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aa246aeea54b6171300063c42a9dde4d79">TRIG_ODC_TRX_REG_APB_MUX</a> = 78, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aa7fe673ce2fa0f3fe94ab13aa0f49c56e">TRIG_ODC_TRX_SEQ_APB_MUX</a> = 79, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aafbbe82c07acb8ef8e6eec70751b878ae">TRIG_ODC_SHM_APB_MUX</a> = 80, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aac5cbd8affc351c0c81913f91bd25737d">TRIG_ODC_PWM_APB_MUX</a> = 81, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aab24ac250d2d35bdc30d1cd4ee613b820">TRIG_ODC_TRIG_APB_MUX</a> = 82, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aa94d178837ea66ae818c254ae9a45eb8b">TRIG_ODC_GLOBAL_REG_APB_MUX</a> = 83, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aac5a840badb9511ae62efcddb3b1dc545">TRIG_ODC_GLOBAL2_REG_APB_MUX</a> = 84, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aad3d0ece423cbdc2e6a35ab073e376ad1">TRIG_ODC_ADC_APB_MUX</a> = 85, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aa9252a615308243df270e5e418da1c6ec">TRIG_ODC_TMR_APB_MUX</a> = 86, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aa0d6c9808e1b7b0099b215dc5a216dfef">TRIG_ODC_I2C1_APB_MUX</a> = 87, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aa4fa80ab4a03a8966e8d60728847c587b">TRIG_ODC_I2C0_APB_MUX</a> = 88, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aa66ebcb38d075e0f4178cdc78e037b0b3">TRIG_ODC_UART1_APB_MUX</a> = 89, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aa1f0d9799102906c7345f329554fcdbd0">TRIG_ODC_UART0_APB_MUX</a> = 90, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aa147dfa33a3fc761a7e07b26e77e2faa0">TRIG_ODC_SSPI_APB_MUX</a> = 91, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aa7d48c15b04eb72710c3259cd7ed3acfe">TRIG_ODC_MSPI1_APB_MUX</a> = 92, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aae4ae2dd989b886786dbcd328d95db17f">TRIG_ODC_MSPI0_APB_MUX</a> = 93, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aaf020c54933e10699b477a79b568a7b74">TRIG_ODC_TMR_ADD_APB_MUX</a> = 94, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aac799ad8c07eeea0370444e3c9c3f9aeb">TRIG_ODC_SNAPSHOT_AON_TMR3</a> = 95, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aa3937f492fc98f435fe86e8f4708ab39f">TRIG_ODC_EN_IPMAC</a> = 98, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aa2659162308809d34738f447a886cae69">TRIG_ODC_SUSPEND_IPMAC</a> = 99, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aaa196e16d5d5e5ec95362bc4e4745235f">TRIG_ODC_BB_FORCE_TX_EN</a> = 100, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aa4766085eb9cf84ee9377b8432a4c475f">TRIG_ODC_BB_FORCE_RX_EN</a> = 101, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aa627d318fc3271ee5501c1c7cddead6e4">TRIG_ODC_RX_IQ_CAP_EN</a> = 102, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aa483dc7587d6ea7991d9a4f707f014ac8">TRIG_ODC_SNAPSHOT_AON_TMR0</a> = 103, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aab1520bc4e6fc56a1525449b0ca9f6443">TRIG_ODC_SNAPSHOT_AON_TMR1</a> = 104, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aaa9a5a18e6160bd385adc37079b52384d">TRIG_ODC_SNAPSHOT_AON_TMR2</a> = 105, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aac6d7b54d47f25b698422cc09ce4a1c1b">TRIG_ODC_SNAPSHOT_BLE_BB_CNT</a> = 106, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aaf972c72b9e14940fefa7346cf02b93f8">TRIG_ODC_SNAPSHOT_IPMAC_CNT</a> = 107, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aa280f0fa5938b4082ef7a8e005ac78e98">TRIG_ODC_SNAPSHOT_TMR0</a> = 108, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aa1c9e17edec85639f1eb725f44de0fe71">TRIG_ODC_SNAPSHOT_TMR1</a> = 109, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aa7bd605480cbfc8aea9fc887b33216c5a">TRIG_ODC_SNAPSHOT_TMR2</a> = 110, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aa06cbef658654e80e9eda5e3d5ae7cd40">TRIG_ODC_SNAPSHOT_TMR3</a> = 111, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aa24215dd71bd2f3ca7b3337fa3dc3ee7f">TRIG_ODC_SNAPSHOT_TMR4</a> = 112, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aa896901bcf9d88b6b511ce131d7772248">TRIG_ODC_SNAPSHOT_TMR5</a> = 113, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aad8db32855fdd5e104f82139aeb641c96">TRIG_ODC_SNAPSHOT_IPMAC_TS</a> = 114, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aa5977125294ba6c76bcaf1818ea11f16a">TRIG_ODC_SNAPSHOT_BLE_TS</a> = 115, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aa018f19ac0d0d9f7961c247f8565b582f">TRIG_ODC_SNAPSHOT_SYSTICK</a> = 116, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aa7a3c0bda72c2958878acc933c0b44a41">TRIG_ODC_SNAPSHOT_HQ_TMR</a> = 117, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aa35f61b89fbf9bfbf10e7a2d141035209">TRIG_ODC_SNAPSHOT_MQ_TMR</a> = 118, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aab712af050f04680ba77e4f9544201590">TRIG_ODC_SNAPSHOT_LQ_TMR</a> = 119, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aa2f9670b534d672fc7677a9c6487c0f41">TRIG_ODC_SNAPSHOT_FR_IPMAC_CNT</a> = 120, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aa69a61842f257df3b7e51a5c00f6795e2">TRIG_ODC_SNAPSHOT_TMR6</a> = 121, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aaa25605037f13b9a36aed5e84f1b399ad">TRIG_ODC_SNAPSHOT_TMR7</a> = 122, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aa6211dde1925d10a4c21aba703b7749c9">TRIG_ODC_SNAPSHOT_TMR8</a> = 123, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aa10e7a30a2ebcd341c9264b13babda717">TRIG_ODC_SNAPSHOT_TMR9</a> = 124, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aa38628ad48c39f88d8beb935aee9dc74c">TRIG_ODC_SNAPSHOT_AON_WDT_TMR</a> = 125, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aabf6fa0eb7de320bff05329fb8e865815">TRIG_ODC_MAX</a>, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga4acebbe050c8f01530e2d827e2eccc4aaee0fc177a94dd6cf9d0571a4a8014741">TRIG_ODC_UNUSED_IDX</a> = 0x3FF
<br />
 }</td></tr>
<tr class="memdesc:ga4acebbe050c8f01530e2d827e2eccc4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">trigger output direct control index  <a href="group___h_a_l___t_r_i_g.html#ga4acebbe050c8f01530e2d827e2eccc4a">More...</a><br /></td></tr>
<tr class="separator:ga4acebbe050c8f01530e2d827e2eccc4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e1ec2d503c0910af1fe81be0ab3845b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga5e1ec2d503c0910af1fe81be0ab3845b">trig_sig_idx</a> { <br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba4d7d09bd4b8d121a72b6af04f8da3a94">TIRG_SIG_GPIO_INPUT_BASE_ID</a> = 0, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845bab650c8fceed4d754f2fae023ce4c33e4">TRIG_SIG_GPIO_OUTPUT_BASE_ID</a> = 39, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba878b6dcdb6b9c0b3efbed389f9cb7df2">TRIG_SIG_GPIO_IE_OE_BASE_ID</a> = 78, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba7f8f2fecfb92a5f3b1d65a49ca09e345">TRIG_SIG_TMR0_EMIT8</a> = 117, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba7d48a7f974916f60ff1ea07f07490e58">TRIG_SIG_TMR0_EMIT9</a> = 118, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845bacb0128bf1713eb502ddaab2550906189">TRIG_SIG_TMR1_EMIT0</a> = 119, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba5ebcf57d4e4e2ce8ec0b2d6c11e6164c">TRIG_SIG_TMR1_EMIT1</a> = 120, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba8122e707a4fcaaf99a988e84d33981b9">TRIG_SIG_TMR1_EMIT2</a> = 121, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845baba1f0bdc5dfbefc58176a88c54358841">TRIG_SIG_TMR1_EMIT3</a> = 122, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845bac145d5826b6048e1eadb9460ab63b2e6">TRIG_SIG_TMR1_EMIT4</a> = 123, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845bac97387dde597ae4c04e629b0e27b3f75">TRIG_SIG_TMR1_EMIT5</a> = 124, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845bab0891bae9e64f9180f0d765e9c06cbf1">TRIG_SIG_TMR1_EMIT6</a> = 125, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba27bb1e2fea04753a90cfa5efb6e83643">TRIG_SIG_TMR1_EMIT7</a> = 126, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba4576e7a044af662bbafbc0277272e503">TRIG_SIG_TMR1_EMIT8</a> = 127, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845bac54ee38dbc41f7761c48aef473d2666c">TRIG_SIG_TMR1_EMIT9</a> = 128, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845babd08391223e72a1084087fed297543b7">TRIG_SIG_SEQ_RX_EN_GPIO</a> = 129, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba4129006ccaaf9985d942e414b06c9d61">TRIG_SIG_SEQ_TX_EN_GPIOA</a> = 130, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845baf9b58f813b33079ee5a8405aba7ec757">TRIG_SIG_SEQ_TX_EN_GPIOB</a> = 131, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845baed684d3b7ef80f107f5ebd7959e46fd6">TRIG_SIG_SEQ_GP_TOGGLE</a> = 132, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845baedc6f0e9bda9c4fa4d942c17f9a12a99">TRIG_SIG_TMR6_IRQ</a> = 133, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba82a1b0ccaa03f8ecc75796995a7b3607">TRIG_SIG_TMR7_IRQ</a> = 134, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba45366ee4616615996035543af2704d51">TRIG_SIG_TMR8_IRQ</a> = 135, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba8d45e019a8ae565a19d532963fda9e10">TRIG_SIG_TMR9_IRQ</a> = 136, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba252645171c31b5d3cb46b2ce7fd3d48f">TRIG_SIG_TMR6_EMIT0</a> = 137, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba135288627afec8e0851c35f652c23de4">TRIG_SIG_TMR6_EMIT1</a> = 138, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845bacb710f333a09ad38ee344da25848b793">TRIG_SIG_TMR6_EMIT2</a> = 139, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba811e08f85918f0589f950675145db858">TRIG_SIG_TMR6_EMIT3</a> = 140, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845bac58d039656a1d8b1396b42433a92299c">TRIG_SIG_TMR6_EMIT4</a> = 141, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845bacb3dc64db6dd9c5683141a0363cb0a01">TRIG_SIG_TMR6_EMIT5</a> = 142, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba4e83fbb635fc8f1ea3a77557546532c3">TRIG_SIG_TMR6_EMIT6</a> = 143, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845bae2cc33ea28c471af623b2e1e1863ba11">TRIG_SIG_TMR6_EMIT7</a> = 144, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845baed336b8016a89308a2a984b289dc7ac5">TRIG_SIG_TMR6_EMIT8</a> = 145, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba791a7bdf7f0f27e39f458cfe1b41efbd">TRIG_SIG_TMR6_EMIT9</a> = 146, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba3de75ddcddfbc14a346b1d84e2eefb8b">TRIG_SIG_IPMAC_FREERUN_IRQ0</a> = 147, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba8ffe9515a1c682d1111b19fb0c0d4b70">TRIG_SIG_IPMAC_FREERUN_IRQ1</a> = 148, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845baea4d4359569acf5f386f1c07f30e0c52">TRIG_SIG_IPMAC_SLV_IN_SYNC</a> = 149, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba15ac22e4e36fa8eb2788c7f7e58aaaae">TRIG_SIG_IPMAC_SLV_SYNC_MISS</a> = 150, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845bad7dcb0536a52b770e8828157b597eb69">TRIG_SIG_IPMAC_SCAN_START</a> = 151, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845bab00a7f5624232988b8b989589154d60f">TRIG_SIG_IPMAC_SCAN_CH_DONE</a> = 152, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba915d0df7b030d015ea376af2b370e4c9">TRIG_SIG_IPMAC_SCAN_ALL_CH_DONE</a> = 153, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845bab6951fc3e03b6a897685bcd6b5191b56">TRIG_SIG_IPMAC_FREERUN_US_TICK</a> = 154, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba92b926cd9762777db0f6f619ca6f62d1">TRIG_SIG_WDT_RST</a> = 156, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba741285d8ae93fc7f18b8f37e4b8497fc">TRIG_SIG_WDT_IRQ</a> = 157, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845babb6384211398674dd59cd5abedca8535">TRIG_SIG_TX_EN</a> = 158, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845baaf0ff89237ec36487fc2ca5a00719601">TRIG_SIG_RX_EN</a> = 159, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba729df5beeecddef05faac039b76f8972">TRIG_SIG_SYNC_IN_WIN</a> = 160, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845bac632285846f199c523d6d695960996ab">TRIG_SIG_SYNC_OUT_WIN</a> = 161, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba5685dcde42bfece31fcd48ed9fa8a69c">TRIG_SIG_2M_PHY</a> = 162, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845bae0351671c6cc904a85dc44026587afe5">TRIG_SIG_PA_EN</a> = 163, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba9335968dd3828a093eb487fd30ca2bb0">TRIG_SIG_FE_TX_EN</a> = 164, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba178429a4b720cb7190fc4ee0bb6fb1cc">TRIG_SIG_FE_RX_EN</a> = 165, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845baa74b88dcf3563b1073295f74881d1e99">TRIG_SIG_WLAN_TX</a> = 166, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba73634069ea452856e9c158d9d3bf17d7">TRIG_SIG_WLAN_RX</a> = 167, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba7aaa2fc11399c2a075c770eb66fd979e">TRIG_SIG_MDM_SYNC_FOUND</a> = 168, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba1250e001800384306c806a463299f625">TRIG_SIG_IN_SYNC_SRCH</a> = 169, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845baceb4c60e49aed79b43ca3087708a21cb">TRIG_SIG_AGC_TOO_LOW</a> = 170, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba440e8f7b5c7bf3095fa352e7863b16f0">TRIG_SIG_AGC_TOO_HIGH</a> = 171, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba61397560b44e4e077eb10d6de212ba14">TRIG_SIG_BLE_EVENT_START</a> = 172, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba99e1dfea937b4b1530e4016eb32da9dd">TRIG_SIG_IPMAC_SF_START</a> = 173, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba2c1f1b1f1937b2b8b2782132cb39dd21">TRIG_SIG_IPMAC_RESP_RX_DONE</a> = 174, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845bad2225fbd6d37151f5aa11788dee7fa32">TRIG_SIG_IPMAC_BCN_RX_DONE</a> = 175, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845baa319267d41f3ccbb8ae0f1a37bf0646d">TRIG_SIG_IPMAC_RESP_TX_DONE</a> = 176, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba0c559add7e5a3c2addb4a21d4e900d95">TRIG_SIG_IPMAC_BCN_TX_DONE</a> = 177, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845bac0d486e9567c70382ab423d1752c024e">TRIG_SIG_BLE_TX_SYNC</a> = 178, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba5ca5f2fa747f94e3de2682a4a594571b">TRIG_SIG_BLE_TX_PRE</a> = 179, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845baced32a9b10e72a1bd9de5928dea70c76">TRIG_SIG_IPMAC_TX_SYNC</a> = 180, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba86d33a65fd85deefed10bb60ff884a1a">TRIG_SIG_IPMAC_TX_PRE</a> = 181, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba0a0a20c29ed20ac08573b48c0b811b97">TRIG_SIG_OSC_EN</a> = 182, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845bac899973d3865270ff2225bb17ca0934a">TRIG_SIG_BLE_DEEP_SLEEP</a> = 183, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845bae8536c5e4f8cf393957127f432b0ddc0">TRIG_SIG_BLE_RX_CRC_FAIL</a> = 184, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba49d1f16c02889ed8141c1b0456dfd8b2">TRIG_SIG_BLE_RX_CRC_PASS</a> = 185, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba3b445df18d66e16a283fa043bb364eac">TRIG_SIG_BLE_IRQ0</a> = 186, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba5e44d9d091b3b454ed7842f309622214">TRIG_SIG_BLE_IRQ1</a> = 187, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba9d063e54b0229b78cf4ee8e15c53cfff">TRIG_SIG_BLE_EVENT_DONE</a> = 188, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba56591e9c70c942188cdc335632bb25b0">TRIG_SIG_IPMAC_SUSPEND</a> = 189, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba81784c6a7ac4c7e9210f0da1e6427dc7">TRIG_SIG_CPU_WFI</a> = 190, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba165c82d32bf97f59d936245a924e5b23">TRIG_SIG_CPU_HALT</a> = 191, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845badc35f7ebf1b6cf460a6c217c17d484fa">TRIG_SIG_CPU_LOCKUP</a> = 192, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba72dddabc85fab578a37b13f2b0b72e2c">TRIG_SIG_CPU_RST</a> = 193, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845bab73eeebee5ff94bb1d0eed6c313965d9">TRIG_SIG_PA_TARGET</a> = 194, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845bae5d9333e3bc0f19c8f443846ce4ca5a3">TRIG_SIG_PA_OFF</a> = 195, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845bac7bfbcb8084786fae013ee7d478731aa">TRIG_SIG_BOD_OUT</a> = 196, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba134e045f358d77cd87415b709e8f07b8">TRIG_SIG_BOD2_OUT</a> = 197, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845baf6c77ea4cd09d62e77b9e66437ad8179">TRIG_SIG_XO_RDY</a> = 198, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba694bbe0cf60b038cbb4c0e1a9a7fa666">TRIG_SIG_XO_EN</a> = 199, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba3025259495fc20dd67377c09ba37862e">TRIG_SIG_AON_TMR0_IRQ</a> = 200, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845baf4c9c9d0b76d1ab28e7042495f897ea6">TRIG_SIG_AON_TMR1_IRQ</a> = 201, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba4122ea44918c4922fb3e93653c553b2b">TRIG_SIG_AON_TMR2_IRQ</a> = 202, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba661497dcee25fe303dff3ea0cfe659e1">TRIG_SIG_AON_TMR3_IRQ</a> = 203, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba2dc9ebbbffc5e704e4a0bc6b76362a20">TRIG_SIG_AON_WDT_TMR_IRQ</a> = 204, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba43e36ceb2c0354fea167973f245d9788">TIRG_SIG_AON_SYSTICK_STOP</a> = 205, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845bac524dc6ba9caa7525dc7db24ac770bf5">TRIG_SIG_AON_SYSTICK_START</a> = 206, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba21a3e96a64825d2abd73e09402853edf">TRIG_SIG_AON_SYSTICK_IRQ</a> = 207, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba463a9579259410079e95c5a4b2f02b54">TRIG_SIG_AON_SYSTICK_EMIT</a> = 208, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba863ac4cdf08c397c706660251eefe035">TRIG_SIG_WAKEUP_SRC_RDY</a> = 209, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba30570e177d61d3dfe975849d15add314">TRIG_SIG_TMR0_IRQ</a> = 210, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845bad5cbe60e091b789ab0599ed84635a609">TRIG_SIG_TMR1_IRQ</a> = 211, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba947f22dce78e6a80412ecacc8c369d0a">TRIG_SIG_TMR2_IRQ</a> = 212, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba8a57e87b2dd14bc3b1282fffa6d031aa">TRIG_SIG_TMR3_IRQ</a> = 213, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845baab23345bd63c0c09e1f51a10d8ecefce">TRIG_SIG_TMR4_IRQ</a> = 214, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba3f8f9ab2ba40d295ff0ad89c7700634c">TRIG_SIG_TMR5_IRQ</a> = 215, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba542ce7dcbd27d1827ebb5680588b6013">TRIG_SIG_AON_TMR2_EMIT0</a> = 216, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845baac43930eaf1ac0089d4a24460f2a14a8">TRIG_SIG_AON_TMR2_EMIT1</a> = 217, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba23d6a3508ecc46361ae715db01d01744">TRIG_SIG_AON_TMR2_CAP0</a> = 218, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba8b817518791f3d33f6eff1337f67204a">TRIG_SIG_AON_TMR2_CAP1</a> = 219, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba5e6f4b5d1dbeef76d65da8457afc9986">TRIG_SIG_TMR0_EMIT0</a> = 220, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845bafddb09edd095535789a78643c1fb325c">TRIG_SIG_TMR0_EMIT1</a> = 221, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba9681d0e69f6accb1d614a39cfb29a875">TRIG_SIG_TMR0_EMIT2</a> = 222, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba213e6876ac784f433d7806f04e466443">TRIG_SIG_TMR0_EMIT3</a> = 223, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba435eef3c44b85ed258856e821a04ee21">TRIG_SIG_TMR0_EMIT4</a> = 224, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845badb9e04a4822ab2980c2a76e5d5e4c453">TRIG_SIG_TMR0_EMIT5</a> = 225, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba1f441e34d6bf9d7257f922b6263f41ce">TRIG_SIG_TMR0_EMIT6</a> = 226, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845bae3c7ff4c6518c98a7195a6d002881a65">TRIG_SIG_TMR0_EMIT7</a> = 227, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba59c0a6f0a7b33bd72b4a96d913ac8f95">TRIG_SIG_CPLL_RST</a> = 228, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba9c3dfff1939f05d4c8feff7dd2f8a2d0">TRIG_SIG_CPLL_EN</a> = 229, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845baabef9f0d146a5e10ea355a2fd21be296">TRIG_SIG_CPLL_LOCKED</a> = 230, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845baaa1d1ca81b2fbc8abf132e83187fd448">TRIG_SIG_MPLL_RST</a> = 231, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845bab70392b2d00770ec809a9ad2d8a396c5">TRIG_SIG_MPLL_EN</a> = 232, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba8666de8747009dcdb17a7d85469ced9b">TRIG_SIG_MPLL_LOCKED</a> = 233, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845bae83cf54be3609bbeb0057b0a8feccaeb">TRIG_SIG_SYSTICK</a> = 234, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845baa167c91323ff0293f942c088e5a40db9">TRIG_SIG_SYSTICK_IRQ</a> = 235, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845bafa629a10fdbdec1fecf70140bfe61264">TRIG_SIG_CPU_IRQ0</a> = 236, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba8f77bc72986b211053408c1c6ba14e6d">TRIG_SIG_CPU_IRQ1</a> = 237, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba7914d08de8e0bd5c8f6e11cc54e295de">TRIG_SIG_CPU_IRQ2</a> = 238, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba0aa9f470887b87b6054c556c156c9729">TRIG_SIG_CPU_IRQ3</a> = 239, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845badd849426779cb7de7550a212f853950c">TRIG_SIG_CPU_IRQ4</a> = 240, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845bae04dfac260e6785ed05552671dc29269">TRIG_SIG_CPU_IRQ5</a> = 241, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba8d9338420eda0bc2afbba4a7c4c6403b">TRIG_SIG_CPU_IRQ6</a> = 242, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba9fc1404e47354009fc1e92d45670593f">TRIG_SIG_CPU_IRQ7</a> = 243, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845bae22be18f930e94a799eee4aa68a35177">TRIG_SIG_BLE_CLKN_MATCH0</a> = 244, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845bafc8a929a55b233e95f1530f852246969">TRIG_SIG_BLE_CLKN_MATCH1</a> = 245, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845baa725e5834a25d26198f1c8dd27cc2735">TRIG_SIG_SYSTEM_BUS_HIT</a> = 249, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba820d534bef4f65cf7301c6a978d72c53">TRIG_SIG_DATA_BUS_HIT</a> = 250, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845bab5feebb32456fee69d3aea93d703478e">TRIG_SIG_PC_HIT</a> = 251, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba059bc591988146bb4504091f0180c12b">TRIG_SIG_SW0</a> = 252, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba02c5398af722592a81ebdf2a40bb4620">TRIG_SIG_SW1</a> = 253, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845baae5abb336de03259d61edb77722146d4">TRIG_SIG_SW2</a> = 254, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga5e1ec2d503c0910af1fe81be0ab3845ba68ef4a4a7caddaa9243ddd146759f564">TRIG_SIG_DISABLE</a> = 255
<br />
 }</td></tr>
<tr class="memdesc:ga5e1ec2d503c0910af1fe81be0ab3845b"><td class="mdescLeft">&#160;</td><td class="mdescRight">trigger signal index  <a href="group___h_a_l___t_r_i_g.html#ga5e1ec2d503c0910af1fe81be0ab3845b">More...</a><br /></td></tr>
<tr class="separator:ga5e1ec2d503c0910af1fe81be0ab3845b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34b11613eacf29d241a74e8580ccc6d6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga34b11613eacf29d241a74e8580ccc6d6">trig_ble_irq_t</a> { <br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga34b11613eacf29d241a74e8580ccc6d6a50911d4f0a7f40d40c193332a1c424a1">TRIG_BLE_IRQ_SW</a> = 0, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga34b11613eacf29d241a74e8580ccc6d6af9d70216a59dbfe4db06e7c64613132b">TRIG_BLE_IRQ_FINE</a> = 1, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga34b11613eacf29d241a74e8580ccc6d6a817c165a94fc431ad6df1c84727d9933">TRIG_BLE_IRQ_GROSS</a> = 2, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga34b11613eacf29d241a74e8580ccc6d6addddc30dcaf20c3afa9fbe12feabe381">TRIG_BLE_IRQ_TS</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga34b11613eacf29d241a74e8580ccc6d6ac41b3391ad5e978b9505632d3dfb7bed">TRIG_BLE_IRQ_ERR</a> = 4, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga34b11613eacf29d241a74e8580ccc6d6a834107dfc955012b18df000f831008be">TRIG_BLE_IRQ_CRYPT</a> = 5, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga34b11613eacf29d241a74e8580ccc6d6a8ebc1705f4df181aad1e3e59cfe43dd9">TRIG_BLE_IRQ_START</a> = 6, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga34b11613eacf29d241a74e8580ccc6d6a5df10333ee4a778036c6afb3c12ae5c4">TRIG_BLE_IRQ_END</a> = 7, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga34b11613eacf29d241a74e8580ccc6d6a1e92ab3b16791300ee033328c3f7b8e6">TRIG_BLE_IRQ_SKIP</a> = 8, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga34b11613eacf29d241a74e8580ccc6d6ab89f7730344ff3b9c70b2e012c235211">TRIG_BLE_IRQ_SLEEP</a> = 9, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga34b11613eacf29d241a74e8580ccc6d6a6dff1fc03fe3f0a041ebc6edc4485354">TRIG_BLE_IRQ_TX</a> = 10, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga34b11613eacf29d241a74e8580ccc6d6ade46a7656a1381955c7519ef654394cc">TRIG_BLE_IRQ_RX</a> = 11, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga34b11613eacf29d241a74e8580ccc6d6a073e4bd1c2a786528c48f8c9f9999d2c">TRIG_BLE_IRQ_HALF_SLOT</a> = 12, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga34b11613eacf29d241a74e8580ccc6d6aad5d1e46b80f3ca343b4ae979c345320">TRIG_BLE_IRQ_EVT_FSM_TIMEOUT</a> = 13, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga34b11613eacf29d241a74e8580ccc6d6ad0dcecc75cf13d8ed6691f3575ab07da">TRIG_BLE_IRQ_CLKN_MISS</a> = 15, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga34b11613eacf29d241a74e8580ccc6d6a8dc09157ed2c244a9f14cbcc493ab1fc">TRIG_BLE_IRQ_CLKN_MATCH</a> = 19, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga34b11613eacf29d241a74e8580ccc6d6ab0ae57690e8ff76e398f97fe8afbb6af">TRIG_BLE_IRQ_EVT_TIMEOUT</a> = 20, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga34b11613eacf29d241a74e8580ccc6d6a699fe7adc7ea82bdaa9998c1d16f7e5b">TRIG_BLE_IRQ_FSM_TIMEOUT</a> = 21
<br />
 }</td></tr>
<tr class="memdesc:ga34b11613eacf29d241a74e8580ccc6d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">BLE IRQ signal.  <a href="group___h_a_l___t_r_i_g.html#ga34b11613eacf29d241a74e8580ccc6d6">More...</a><br /></td></tr>
<tr class="separator:ga34b11613eacf29d241a74e8580ccc6d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58f6f156af6c96897cdaeb866622c247"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga58f6f156af6c96897cdaeb866622c247">trig_timer_val_t</a> { <a class="el" href="group___h_a_l___t_r_i_g.html#gga58f6f156af6c96897cdaeb866622c247ac010025839638d43d0cfd708d7bae70b">TRIG_TMR_CMD</a> = 0, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga58f6f156af6c96897cdaeb866622c247a34380ae60571b5919f495deda94a929a">TRIG_TMR_REG</a> = 1
 }</td></tr>
<tr class="memdesc:ga58f6f156af6c96897cdaeb866622c247"><td class="mdescLeft">&#160;</td><td class="mdescRight">trigger timer value <br />
  <a href="group___h_a_l___t_r_i_g.html#ga58f6f156af6c96897cdaeb866622c247">More...</a><br /></td></tr>
<tr class="separator:ga58f6f156af6c96897cdaeb866622c247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2edd98a33f25e85b053ef3cd3b72d361"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga2edd98a33f25e85b053ef3cd3b72d361">trig_reg_cp_len_t</a> { <a class="el" href="group___h_a_l___t_r_i_g.html#gga2edd98a33f25e85b053ef3cd3b72d361a7a62c0f65246001d39a9f351043b2e91">TRIG_REG_1_BYTE</a> = 0, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga2edd98a33f25e85b053ef3cd3b72d361a277bf8284194f906ecd73fd0591bd12b">TRIG_REG_2_BYTES</a> = 1
 }</td></tr>
<tr class="memdesc:ga2edd98a33f25e85b053ef3cd3b72d361"><td class="mdescLeft">&#160;</td><td class="mdescRight">trigger register copy length  <a href="group___h_a_l___t_r_i_g.html#ga2edd98a33f25e85b053ef3cd3b72d361">More...</a><br /></td></tr>
<tr class="separator:ga2edd98a33f25e85b053ef3cd3b72d361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989e907707f33b16c9629efdd12bf51a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga989e907707f33b16c9629efdd12bf51a">trig_reg_bus_t</a> { <a class="el" href="group___h_a_l___t_r_i_g.html#gga989e907707f33b16c9629efdd12bf51aa17c15a8d6b1c534ae615444caeedfe6e">TRIG_REG_AHB</a> = 0, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga989e907707f33b16c9629efdd12bf51aa4da820c56490ab8ea3e9aad0981aff72">TRIG_REG_APB</a> = 1
 }</td></tr>
<tr class="memdesc:ga989e907707f33b16c9629efdd12bf51a"><td class="mdescLeft">&#160;</td><td class="mdescRight">trigger register access bus  <a href="group___h_a_l___t_r_i_g.html#ga989e907707f33b16c9629efdd12bf51a">More...</a><br /></td></tr>
<tr class="separator:ga989e907707f33b16c9629efdd12bf51a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7675208ed2f9ed6dc2a38d187a5a8a04"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga7675208ed2f9ed6dc2a38d187a5a8a04">trig_reg_comp_cond_t</a> { <a class="el" href="group___h_a_l___t_r_i_g.html#gga7675208ed2f9ed6dc2a38d187a5a8a04ab1af793411f3bd279def3cb635a575c8">TRIG_REG_EQUAL</a> = 0, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga7675208ed2f9ed6dc2a38d187a5a8a04ac4daf164b5a25483169bc56b2524ed22">TRIG_REG_NOT_EQUAL</a> = 1, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga7675208ed2f9ed6dc2a38d187a5a8a04a93b656b68f37c4e7865678dfb824a9f8">TRIG_REG_LARGER</a> = 2, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga7675208ed2f9ed6dc2a38d187a5a8a04aa6dada0704511b49ff494049e3877823">TRIG_REG_LESS</a> = 3
 }</td></tr>
<tr class="memdesc:ga7675208ed2f9ed6dc2a38d187a5a8a04"><td class="mdescLeft">&#160;</td><td class="mdescRight">trigger register compare condition  <a href="group___h_a_l___t_r_i_g.html#ga7675208ed2f9ed6dc2a38d187a5a8a04">More...</a><br /></td></tr>
<tr class="separator:ga7675208ed2f9ed6dc2a38d187a5a8a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22a2702a8f1597d687f9393a77cb75b9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga22a2702a8f1597d687f9393a77cb75b9">trig_apb_mux_t</a> { <br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga22a2702a8f1597d687f9393a77cb75b9a524b52ab5a8232ffe135322f608f9b59">TRIG_APB_MSPI0</a> = 0, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga22a2702a8f1597d687f9393a77cb75b9ab9a1656768aa6156b7cfb89113ce5840">TRIG_APB_MSPI1</a> = 1, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga22a2702a8f1597d687f9393a77cb75b9a507c2883da90f9ae554eebd2f3c84e86">TRIG_APB_SSPI</a> = 2, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga22a2702a8f1597d687f9393a77cb75b9ad017b813848370620670210a6f78462d">TRIG_APB_UART0</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga22a2702a8f1597d687f9393a77cb75b9a23eb0e4fd3a61d062a16348ae3b599a0">TRIG_APB_UART1</a> = 4, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga22a2702a8f1597d687f9393a77cb75b9a7847467f091c8df92341fee9966edf2e">TRIG_APB_I2C0</a> = 5, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga22a2702a8f1597d687f9393a77cb75b9a975030259245d2fa0e2263fd9313362f">TRIG_APB_I2C1</a> = 6, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga22a2702a8f1597d687f9393a77cb75b9aebc6f15f52f13579c495940eaee8ffb3">TRIG_APB_TMR</a> = 7, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga22a2702a8f1597d687f9393a77cb75b9a48ec93cd59a2839c94d44546cdf55b19">TRIG_APB_ADC</a> = 8, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga22a2702a8f1597d687f9393a77cb75b9a05276d8b13892346180a7af6f104d4e4">TRIG_APB_GLOBAL</a> = 9, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga22a2702a8f1597d687f9393a77cb75b9a2b05e841e268264e240c4b3bcfd9fe44">TRIG_APB_TRIG</a> = 10, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga22a2702a8f1597d687f9393a77cb75b9ab0a0ddb1efc07bec9370d9140412af13">TRIG_APB_PWM</a> = 11, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga22a2702a8f1597d687f9393a77cb75b9ad5e910731e5b72c8cb2b43f1f90175dd">TRIG_APB_SHM</a> = 12, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga22a2702a8f1597d687f9393a77cb75b9a9d49bca0585f8f363b893822b5df6308">TRIG_APB_TRX_SEQ</a> = 13, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga22a2702a8f1597d687f9393a77cb75b9add21f9fa6bcb0ff3b4423fab6b69abb6">TRIG_APB_TRX</a> = 14, 
<a class="el" href="group___h_a_l___t_r_i_g.html#gga22a2702a8f1597d687f9393a77cb75b9a2b966d6965d2e54abedb85b413716252">TRIG_APB_GLOBAL2</a> = 15, 
<br />
&#160;&#160;<a class="el" href="group___h_a_l___t_r_i_g.html#gga22a2702a8f1597d687f9393a77cb75b9a7bf1a62d5e269ebb69951fb6ded71bc3">TRIG_APB_TMR_ADD</a> = 16
<br />
 }</td></tr>
<tr class="memdesc:ga22a2702a8f1597d687f9393a77cb75b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">trigger apb bus mux  <a href="group___h_a_l___t_r_i_g.html#ga22a2702a8f1597d687f9393a77cb75b9">More...</a><br /></td></tr>
<tr class="separator:ga22a2702a8f1597d687f9393a77cb75b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gab5be69b0fbeedd2e249b5db37674af10"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#gab5be69b0fbeedd2e249b5db37674af10">hal_trig_open</a> (<a class="el" href="structtrig__init__t.html">trig_init_t</a> *init)</td></tr>
<tr class="memdesc:gab5be69b0fbeedd2e249b5db37674af10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Open Trig device.  <a href="#gab5be69b0fbeedd2e249b5db37674af10">More...</a><br /></td></tr>
<tr class="separator:gab5be69b0fbeedd2e249b5db37674af10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4705b75f4e98d8d3f138b7d28a1a8a95"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga4705b75f4e98d8d3f138b7d28a1a8a95">hal_trig_close</a> (void)</td></tr>
<tr class="memdesc:ga4705b75f4e98d8d3f138b7d28a1a8a95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Close Trig device.  <a href="#ga4705b75f4e98d8d3f138b7d28a1a8a95">More...</a><br /></td></tr>
<tr class="separator:ga4705b75f4e98d8d3f138b7d28a1a8a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a75c6fc3ccc441d9d5ecb757ef25961"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga7a75c6fc3ccc441d9d5ecb757ef25961">hal_trig_set_mem_addr</a> (int queue, uint32_t mem_addr)</td></tr>
<tr class="memdesc:ga7a75c6fc3ccc441d9d5ecb757ef25961"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set share mem word address.  <a href="#ga7a75c6fc3ccc441d9d5ecb757ef25961">More...</a><br /></td></tr>
<tr class="separator:ga7a75c6fc3ccc441d9d5ecb757ef25961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e9efaf9ff6f019160674d364d74b7e3"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga0e9efaf9ff6f019160674d364d74b7e3">hal_trig_queue_enable</a> (int queue)</td></tr>
<tr class="memdesc:ga0e9efaf9ff6f019160674d364d74b7e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable trig queue.  <a href="#ga0e9efaf9ff6f019160674d364d74b7e3">More...</a><br /></td></tr>
<tr class="separator:ga0e9efaf9ff6f019160674d364d74b7e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacde48cf5034540104cedfd9a6cda673a"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#gacde48cf5034540104cedfd9a6cda673a">hal_trig_queue_disable</a> (int queue)</td></tr>
<tr class="memdesc:gacde48cf5034540104cedfd9a6cda673a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable trig queue.  <a href="#gacde48cf5034540104cedfd9a6cda673a">More...</a><br /></td></tr>
<tr class="separator:gacde48cf5034540104cedfd9a6cda673a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b395af6cdce039bdda4d1fa5f5abc1d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga6b395af6cdce039bdda4d1fa5f5abc1d">hal_trig_wr_header</a> (int queue, int trig_id, <a class="el" href="structtrig__hdr__t.html">trig_hdr_t</a> *hdr)</td></tr>
<tr class="memdesc:ga6b395af6cdce039bdda4d1fa5f5abc1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write trig header.  <a href="#ga6b395af6cdce039bdda4d1fa5f5abc1d">More...</a><br /></td></tr>
<tr class="separator:ga6b395af6cdce039bdda4d1fa5f5abc1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad46da126a4775345714a37a89028cef2"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#gad46da126a4775345714a37a89028cef2">hal_trig_output_cmd</a> (int queue, uint32_t addr_offset, <a class="el" href="structtrig__output__cmd__t.html">trig_output_cmd_t</a> *cmd, uint32_t *cmd_addr_oft)</td></tr>
<tr class="memdesc:gad46da126a4775345714a37a89028cef2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write trigger output direct control command.  <a href="#gad46da126a4775345714a37a89028cef2">More...</a><br /></td></tr>
<tr class="separator:gad46da126a4775345714a37a89028cef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77872300837d65ba2916b969edfa5627"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga77872300837d65ba2916b969edfa5627">hal_trig_set_tmr_cmd</a> (int queue, uint32_t addr_offset, <a class="el" href="structtrig__set__tmr__cmd__t.html">trig_set_tmr_cmd_t</a> *cmd, uint32_t *cmd_addr_oft)</td></tr>
<tr class="memdesc:ga77872300837d65ba2916b969edfa5627"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write trigger set timer command.  <a href="#ga77872300837d65ba2916b969edfa5627">More...</a><br /></td></tr>
<tr class="separator:ga77872300837d65ba2916b969edfa5627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66888f020e9f1ad8f4e350602812ea40"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga66888f020e9f1ad8f4e350602812ea40">hal_trig_wait_tmr_cmd</a> (int queue, uint32_t addr_offset, <a class="el" href="structtrig__wait__tmr__cmd__t.html">trig_wait_tmr_cmd_t</a> *cmd, uint32_t *cmd_addr_oft)</td></tr>
<tr class="memdesc:ga66888f020e9f1ad8f4e350602812ea40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write trigger wait timer command.  <a href="#ga66888f020e9f1ad8f4e350602812ea40">More...</a><br /></td></tr>
<tr class="separator:ga66888f020e9f1ad8f4e350602812ea40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0415d8672a7ed7e2d95578e1ad6673c"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#gaf0415d8672a7ed7e2d95578e1ad6673c">hal_trig_reg_rd_cmp_cmd</a> (int queue, uint32_t addr_offset, <a class="el" href="structtrig__reg__rd__cmp__cmd__t.html">trig_reg_rd_cmp_cmd_t</a> *cmd, uint32_t *cmd_addr_oft)</td></tr>
<tr class="memdesc:gaf0415d8672a7ed7e2d95578e1ad6673c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write trigger register read and compare command.  <a href="#gaf0415d8672a7ed7e2d95578e1ad6673c">More...</a><br /></td></tr>
<tr class="separator:gaf0415d8672a7ed7e2d95578e1ad6673c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga750bd139236b7c573b3ec46893241aa1"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga750bd139236b7c573b3ec46893241aa1">hal_trig_reg_wr_cmd</a> (int queue, uint32_t addr_offset, <a class="el" href="structtrig__reg__wr__cmd__t.html">trig_reg_wr_cmd_t</a> *cmd, uint32_t *cmd_addr_oft)</td></tr>
<tr class="memdesc:ga750bd139236b7c573b3ec46893241aa1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write trigger register write command.  <a href="#ga750bd139236b7c573b3ec46893241aa1">More...</a><br /></td></tr>
<tr class="separator:ga750bd139236b7c573b3ec46893241aa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f2c408a9578abf049de1f481407689f"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga1f2c408a9578abf049de1f481407689f">hal_trig_reg_rw_cmd</a> (int queue, uint32_t addr_offset, <a class="el" href="structtrig__reg__rw__cmd__t.html">trig_reg_rw_cmd_t</a> *cmd, uint32_t *cmd_addr_oft)</td></tr>
<tr class="memdesc:ga1f2c408a9578abf049de1f481407689f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write trigger register read and write command.  <a href="#ga1f2c408a9578abf049de1f481407689f">More...</a><br /></td></tr>
<tr class="separator:ga1f2c408a9578abf049de1f481407689f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga056ffae9435e4498981afd8773114b03"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga056ffae9435e4498981afd8773114b03">hal_trig_reg_copy_cmd</a> (int queue, uint32_t addr_offset, <a class="el" href="structtrig__reg__cp__cmd__t.html">trig_reg_cp_cmd_t</a> *cmd, uint32_t *cmd_addr_oft)</td></tr>
<tr class="memdesc:ga056ffae9435e4498981afd8773114b03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write trigger register copy and write command.  <a href="#ga056ffae9435e4498981afd8773114b03">More...</a><br /></td></tr>
<tr class="separator:ga056ffae9435e4498981afd8773114b03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bf8c21dde2bd2c0881c2a85118d5b78"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga3bf8c21dde2bd2c0881c2a85118d5b78">hal_trig_reg_mask_copy_cmd</a> (int queue, uint32_t addr_offset, <a class="el" href="structtrig__reg__mask__cp__cmd__t.html">trig_reg_mask_cp_cmd_t</a> *cmd, uint32_t *cmd_addr_oft)</td></tr>
<tr class="memdesc:ga3bf8c21dde2bd2c0881c2a85118d5b78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write trigger register copy with mask command.  <a href="#ga3bf8c21dde2bd2c0881c2a85118d5b78">More...</a><br /></td></tr>
<tr class="separator:ga3bf8c21dde2bd2c0881c2a85118d5b78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace4ebfe704af040c4bef4847869075d4"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#gace4ebfe704af040c4bef4847869075d4">hal_trig_set_sig</a> (int queue, int trig_id, <a class="el" href="structtrig__sig__t.html">trig_sig_t</a> *sig)</td></tr>
<tr class="memdesc:gace4ebfe704af040c4bef4847869075d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set trig signal.  <a href="#gace4ebfe704af040c4bef4847869075d4">More...</a><br /></td></tr>
<tr class="separator:gace4ebfe704af040c4bef4847869075d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f2f8cddcf5c2b5f2c2cbd6c2206c612"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga1f2f8cddcf5c2b5f2c2cbd6c2206c612">hal_trig_odc_gpio_output_en</a> (int port, int pin, int en)</td></tr>
<tr class="memdesc:ga1f2f8cddcf5c2b5f2c2cbd6c2206c612"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable GPIO output for trigger ODC output.  <a href="#ga1f2f8cddcf5c2b5f2c2cbd6c2206c612">More...</a><br /></td></tr>
<tr class="separator:ga1f2f8cddcf5c2b5f2c2cbd6c2206c612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43adc301247c8fb081b3ab19f90adc47"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga43adc301247c8fb081b3ab19f90adc47">hal_trig_odc_gpio_oen_en</a> (int port, int pin, int en)</td></tr>
<tr class="memdesc:ga43adc301247c8fb081b3ab19f90adc47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable GPIO OE for trigger ODC output.  <a href="#ga43adc301247c8fb081b3ab19f90adc47">More...</a><br /></td></tr>
<tr class="separator:ga43adc301247c8fb081b3ab19f90adc47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe1756e7512ea267f086a22afd4b04e5"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#gafe1756e7512ea267f086a22afd4b04e5">hal_trig_odc_gpio_output_idx</a> (int port, int pin)</td></tr>
<tr class="memdesc:gafe1756e7512ea267f086a22afd4b04e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get GPIO output index for trigger ODC index.  <a href="#gafe1756e7512ea267f086a22afd4b04e5">More...</a><br /></td></tr>
<tr class="separator:gafe1756e7512ea267f086a22afd4b04e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecd56a548a9dc2769fb16d3ea35f6d25"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#gaecd56a548a9dc2769fb16d3ea35f6d25">hal_trig_odc_gpio_oen_idx</a> (int port, int pin)</td></tr>
<tr class="memdesc:gaecd56a548a9dc2769fb16d3ea35f6d25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get GPIO OE index for trigger ODC index.  <a href="#gaecd56a548a9dc2769fb16d3ea35f6d25">More...</a><br /></td></tr>
<tr class="separator:gaecd56a548a9dc2769fb16d3ea35f6d25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b2f6575510376372c96f15240f736bb"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga6b2f6575510376372c96f15240f736bb">hal_trig_sig_gpio_input_idx</a> (int port, int pin)</td></tr>
<tr class="memdesc:ga6b2f6575510376372c96f15240f736bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get GPIO input index for trigger signal.  <a href="#ga6b2f6575510376372c96f15240f736bb">More...</a><br /></td></tr>
<tr class="separator:ga6b2f6575510376372c96f15240f736bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceb52c9679d2ba573343c41ad7586d76"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#gaceb52c9679d2ba573343c41ad7586d76">hal_trig_sig_gpio_ie_oe_idx</a> (int port, int pin)</td></tr>
<tr class="memdesc:gaceb52c9679d2ba573343c41ad7586d76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get GPIO ie or oe index for trigger signal. Use <a class="el" href="group___h_a_l___t_r_i_g.html#ga84a508d92e3d6e8ad7a42156f33a2a4b">hal_trig_sig_gpio_ie_oe</a> to select ie/oe.  <a href="#gaceb52c9679d2ba573343c41ad7586d76">More...</a><br /></td></tr>
<tr class="separator:gaceb52c9679d2ba573343c41ad7586d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga978f7135466168d832f54a4a76469ed8"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga978f7135466168d832f54a4a76469ed8">hal_trig_sig_gpio_output_idx</a> (int port, int pin)</td></tr>
<tr class="memdesc:ga978f7135466168d832f54a4a76469ed8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get GPIO output index for trigger signal.  <a href="#ga978f7135466168d832f54a4a76469ed8">More...</a><br /></td></tr>
<tr class="separator:ga978f7135466168d832f54a4a76469ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadad28f54d4027f5335e4f889a15f1f92"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#gadad28f54d4027f5335e4f889a15f1f92">hal_trig_null_cmd</a> (int queue, uint32_t addr_offset, uint32_t *cmd_addr_oft)</td></tr>
<tr class="memdesc:gadad28f54d4027f5335e4f889a15f1f92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Null command.  <a href="#gadad28f54d4027f5335e4f889a15f1f92">More...</a><br /></td></tr>
<tr class="separator:gadad28f54d4027f5335e4f889a15f1f92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5861809f1fb267225792425ac8708c6c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga5861809f1fb267225792425ac8708c6c">hal_trig_curr_cmd_addr</a> (int queue)</td></tr>
<tr class="memdesc:ga5861809f1fb267225792425ac8708c6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get current command address. This address is used for next command. It is word address offset.  <a href="#ga5861809f1fb267225792425ac8708c6c">More...</a><br /></td></tr>
<tr class="separator:ga5861809f1fb267225792425ac8708c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84a508d92e3d6e8ad7a42156f33a2a4b"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga84a508d92e3d6e8ad7a42156f33a2a4b">hal_trig_sig_gpio_ie_oe</a> (int port, int pin, int oe)</td></tr>
<tr class="memdesc:ga84a508d92e3d6e8ad7a42156f33a2a4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set trigger signal for GPIO ie/oe.  <a href="#ga84a508d92e3d6e8ad7a42156f33a2a4b">More...</a><br /></td></tr>
<tr class="separator:ga84a508d92e3d6e8ad7a42156f33a2a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga683582d48b9d2b08b689b1121469cc5f"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga683582d48b9d2b08b689b1121469cc5f">hal_trig_sig_ble_irq</a> (int idx, uint8_t irq_signal)</td></tr>
<tr class="memdesc:ga683582d48b9d2b08b689b1121469cc5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set BLE IRQ signal for trigger signal TRIG_SIG_BLE_IRQ0 and TRIG_SIG_BLE_IRQ1.  <a href="#ga683582d48b9d2b08b689b1121469cc5f">More...</a><br /></td></tr>
<tr class="separator:ga683582d48b9d2b08b689b1121469cc5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8261c9c8b7bd25990ca1f2c27035d23"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#gaa8261c9c8b7bd25990ca1f2c27035d23">hal_trig_sig_cpu_irq</a> (int idx, uint8_t irq_num)</td></tr>
<tr class="memdesc:gaa8261c9c8b7bd25990ca1f2c27035d23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set CPU IRQ signal for trigger signal TRIG_SIG_CPU_IRQ0 ~ TRIG_SIG_CPU_IRQ7.  <a href="#gaa8261c9c8b7bd25990ca1f2c27035d23">More...</a><br /></td></tr>
<tr class="separator:gaa8261c9c8b7bd25990ca1f2c27035d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac60832c487134b3208ba2cdb260e873e"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#gac60832c487134b3208ba2cdb260e873e">hal_trig_tmr_init_tick</a> (int queue, uint32_t init_val)</td></tr>
<tr class="memdesc:gac60832c487134b3208ba2cdb260e873e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set trigger timer initial tick value to register.  <a href="#gac60832c487134b3208ba2cdb260e873e">More...</a><br /></td></tr>
<tr class="separator:gac60832c487134b3208ba2cdb260e873e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61ec7895cb0d02a20d597f91f51033c8"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga61ec7895cb0d02a20d597f91f51033c8">hal_trig_tmr_reload_tick</a> (int queue, uint32_t reload_val)</td></tr>
<tr class="memdesc:ga61ec7895cb0d02a20d597f91f51033c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set trigger timer reload tick value to register.  <a href="#ga61ec7895cb0d02a20d597f91f51033c8">More...</a><br /></td></tr>
<tr class="separator:ga61ec7895cb0d02a20d597f91f51033c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa34f34d9a3ab7416f07e46978d7559e5"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#gaa34f34d9a3ab7416f07e46978d7559e5">hal_trig_apb_mux</a> (int peripheral, int bus_sel)</td></tr>
<tr class="memdesc:gaa34f34d9a3ab7416f07e46978d7559e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set peripheral apb bus mux for trigger.  <a href="#gaa34f34d9a3ab7416f07e46978d7559e5">More...</a><br /></td></tr>
<tr class="separator:gaa34f34d9a3ab7416f07e46978d7559e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga925d5de2bce3bd45734f56f4e7281b98"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#ga925d5de2bce3bd45734f56f4e7281b98">hal_trig_resume</a> (int resume_all)</td></tr>
<tr class="memdesc:ga925d5de2bce3bd45734f56f4e7281b98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Manually resume trigger after wake up. Should set auto_resume to 0 when open trigger.  <a href="#ga925d5de2bce3bd45734f56f4e7281b98">More...</a><br /></td></tr>
<tr class="separator:ga925d5de2bce3bd45734f56f4e7281b98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafda7f44632723d9e256fd1120776e946"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___t_r_i_g.html#gafda7f44632723d9e256fd1120776e946">hal_trig_intr_sig</a> (int queue, int trig_sig)</td></tr>
<tr class="memdesc:gafda7f44632723d9e256fd1120776e946"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set trigger signal for interrupt status 1, <a class="el" href="group___h_a_l___t_r_i_g.html#gafc8261ce56470005f03f318ebcc00759">TRIG_HP_INTR_CMD_START</a>.  <a href="#gafda7f44632723d9e256fd1120776e946">More...</a><br /></td></tr>
<tr class="separator:gafda7f44632723d9e256fd1120776e946"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>HAL_TRIG. </p>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga22a2702a8f1597d687f9393a77cb75b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22a2702a8f1597d687f9393a77cb75b9">&#9670;&nbsp;</a></span>trig_apb_mux_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_a_l___t_r_i_g.html#ga22a2702a8f1597d687f9393a77cb75b9">trig_apb_mux_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>trigger apb bus mux </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga22a2702a8f1597d687f9393a77cb75b9a524b52ab5a8232ffe135322f608f9b59"></a>TRIG_APB_MSPI0&#160;</td><td class="fielddoc"><p>Master SPI0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga22a2702a8f1597d687f9393a77cb75b9ab9a1656768aa6156b7cfb89113ce5840"></a>TRIG_APB_MSPI1&#160;</td><td class="fielddoc"><p>Master SPI1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga22a2702a8f1597d687f9393a77cb75b9a507c2883da90f9ae554eebd2f3c84e86"></a>TRIG_APB_SSPI&#160;</td><td class="fielddoc"><p>Slave SPI. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga22a2702a8f1597d687f9393a77cb75b9ad017b813848370620670210a6f78462d"></a>TRIG_APB_UART0&#160;</td><td class="fielddoc"><p>UART0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga22a2702a8f1597d687f9393a77cb75b9a23eb0e4fd3a61d062a16348ae3b599a0"></a>TRIG_APB_UART1&#160;</td><td class="fielddoc"><p>UART1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga22a2702a8f1597d687f9393a77cb75b9a7847467f091c8df92341fee9966edf2e"></a>TRIG_APB_I2C0&#160;</td><td class="fielddoc"><p>I2C0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga22a2702a8f1597d687f9393a77cb75b9a975030259245d2fa0e2263fd9313362f"></a>TRIG_APB_I2C1&#160;</td><td class="fielddoc"><p>I2C1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga22a2702a8f1597d687f9393a77cb75b9aebc6f15f52f13579c495940eaee8ffb3"></a>TRIG_APB_TMR&#160;</td><td class="fielddoc"><p>Timer 0 ~ timer 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga22a2702a8f1597d687f9393a77cb75b9a48ec93cd59a2839c94d44546cdf55b19"></a>TRIG_APB_ADC&#160;</td><td class="fielddoc"><p>ADC. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga22a2702a8f1597d687f9393a77cb75b9a05276d8b13892346180a7af6f104d4e4"></a>TRIG_APB_GLOBAL&#160;</td><td class="fielddoc"><p>Global register. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga22a2702a8f1597d687f9393a77cb75b9a2b05e841e268264e240c4b3bcfd9fe44"></a>TRIG_APB_TRIG&#160;</td><td class="fielddoc"><p>Trigger handler register. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga22a2702a8f1597d687f9393a77cb75b9ab0a0ddb1efc07bec9370d9140412af13"></a>TRIG_APB_PWM&#160;</td><td class="fielddoc"><p>PWM. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga22a2702a8f1597d687f9393a77cb75b9ad5e910731e5b72c8cb2b43f1f90175dd"></a>TRIG_APB_SHM&#160;</td><td class="fielddoc"><p>Share memory register. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga22a2702a8f1597d687f9393a77cb75b9a9d49bca0585f8f363b893822b5df6308"></a>TRIG_APB_TRX_SEQ&#160;</td><td class="fielddoc"><p>TRX sequencer register. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga22a2702a8f1597d687f9393a77cb75b9add21f9fa6bcb0ff3b4423fab6b69abb6"></a>TRIG_APB_TRX&#160;</td><td class="fielddoc"><p>TRX register. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga22a2702a8f1597d687f9393a77cb75b9a2b966d6965d2e54abedb85b413716252"></a>TRIG_APB_GLOBAL2&#160;</td><td class="fielddoc"><p>Global2 register. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga22a2702a8f1597d687f9393a77cb75b9a7bf1a62d5e269ebb69951fb6ded71bc3"></a>TRIG_APB_TMR_ADD&#160;</td><td class="fielddoc"><p>Timer additional register(timer6 ~ timer9) </p>
</td></tr>
</table>

</div>
</div>
<a id="ga34b11613eacf29d241a74e8580ccc6d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34b11613eacf29d241a74e8580ccc6d6">&#9670;&nbsp;</a></span>trig_ble_irq_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_a_l___t_r_i_g.html#ga34b11613eacf29d241a74e8580ccc6d6">trig_ble_irq_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>BLE IRQ signal. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga34b11613eacf29d241a74e8580ccc6d6a50911d4f0a7f40d40c193332a1c424a1"></a>TRIG_BLE_IRQ_SW&#160;</td><td class="fielddoc"><p>Software IRQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga34b11613eacf29d241a74e8580ccc6d6af9d70216a59dbfe4db06e7c64613132b"></a>TRIG_BLE_IRQ_FINE&#160;</td><td class="fielddoc"><p>Fine target timer IRQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga34b11613eacf29d241a74e8580ccc6d6a817c165a94fc431ad6df1c84727d9933"></a>TRIG_BLE_IRQ_GROSS&#160;</td><td class="fielddoc"><p>Gross target timer IRQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga34b11613eacf29d241a74e8580ccc6d6addddc30dcaf20c3afa9fbe12feabe381"></a>TRIG_BLE_IRQ_TS&#160;</td><td class="fielddoc"><p>Timestamp target IRQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga34b11613eacf29d241a74e8580ccc6d6ac41b3391ad5e978b9505632d3dfb7bed"></a>TRIG_BLE_IRQ_ERR&#160;</td><td class="fielddoc"><p>Error IRQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga34b11613eacf29d241a74e8580ccc6d6a834107dfc955012b18df000f831008be"></a>TRIG_BLE_IRQ_CRYPT&#160;</td><td class="fielddoc"><p>Cryption IRQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga34b11613eacf29d241a74e8580ccc6d6a8ebc1705f4df181aad1e3e59cfe43dd9"></a>TRIG_BLE_IRQ_START&#160;</td><td class="fielddoc"><p>Start of envent IRQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga34b11613eacf29d241a74e8580ccc6d6a5df10333ee4a778036c6afb3c12ae5c4"></a>TRIG_BLE_IRQ_END&#160;</td><td class="fielddoc"><p>End of event IRQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga34b11613eacf29d241a74e8580ccc6d6a1e92ab3b16791300ee033328c3f7b8e6"></a>TRIG_BLE_IRQ_SKIP&#160;</td><td class="fielddoc"><p>Event Skipped IRQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga34b11613eacf29d241a74e8580ccc6d6ab89f7730344ff3b9c70b2e012c235211"></a>TRIG_BLE_IRQ_SLEEP&#160;</td><td class="fielddoc"><p>End of sleep IRQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga34b11613eacf29d241a74e8580ccc6d6a6dff1fc03fe3f0a041ebc6edc4485354"></a>TRIG_BLE_IRQ_TX&#160;</td><td class="fielddoc"><p>End of TX IRQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga34b11613eacf29d241a74e8580ccc6d6ade46a7656a1381955c7519ef654394cc"></a>TRIG_BLE_IRQ_RX&#160;</td><td class="fielddoc"><p>End of RX IRQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga34b11613eacf29d241a74e8580ccc6d6a073e4bd1c2a786528c48f8c9f9999d2c"></a>TRIG_BLE_IRQ_HALF_SLOT&#160;</td><td class="fielddoc"><p>Half slot IRQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga34b11613eacf29d241a74e8580ccc6d6aad5d1e46b80f3ca343b4ae979c345320"></a>TRIG_BLE_IRQ_EVT_FSM_TIMEOUT&#160;</td><td class="fielddoc"><p>Event scheduler main FSM timeout IRQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga34b11613eacf29d241a74e8580ccc6d6ad0dcecc75cf13d8ed6691f3575ab07da"></a>TRIG_BLE_IRQ_CLKN_MISS&#160;</td><td class="fielddoc"><p>Event FSM CLKN miss IRQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga34b11613eacf29d241a74e8580ccc6d6a8dc09157ed2c244a9f14cbcc493ab1fc"></a>TRIG_BLE_IRQ_CLKN_MATCH&#160;</td><td class="fielddoc"><p>CLKN count match IRQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga34b11613eacf29d241a74e8580ccc6d6ab0ae57690e8ff76e398f97fe8afbb6af"></a>TRIG_BLE_IRQ_EVT_TIMEOUT&#160;</td><td class="fielddoc"><p>Event timeout IRQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga34b11613eacf29d241a74e8580ccc6d6a699fe7adc7ea82bdaa9998c1d16f7e5b"></a>TRIG_BLE_IRQ_FSM_TIMEOUT&#160;</td><td class="fielddoc"><p>Scheduler FSM timeout IRQ. </p>
</td></tr>
</table>

</div>
</div>
<a id="gaa5dc2ec1fefd9681614d5d3143b72f1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5dc2ec1fefd9681614d5d3143b72f1e">&#9670;&nbsp;</a></span>trig_err</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_a_l___t_r_i_g.html#gaa5dc2ec1fefd9681614d5d3143b72f1e">trig_err</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>trigger error code </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaa5dc2ec1fefd9681614d5d3143b72f1ea8e8beb379b9ffa2ffc7f91a7dc1c76bf"></a>TRIG_ERR_OK&#160;</td><td class="fielddoc"><p>No error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa5dc2ec1fefd9681614d5d3143b72f1eac8519d4fe463051d68e2014d695a1c5b"></a>TRIG_ERR_INVALID_PARAM&#160;</td><td class="fielddoc"><p>Invalid parameter. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa5dc2ec1fefd9681614d5d3143b72f1ea15db889610cf94912187efef82babab0"></a>TRIG_ERR_MEM_OVERFLOW&#160;</td><td class="fielddoc"><p>Memory overflow. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa5dc2ec1fefd9681614d5d3143b72f1ea1a9c860aa0d8b6923118cf6c78dff84d"></a>TRIG_ERR_MUTEX&#160;</td><td class="fielddoc"><p>Mutex error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa5dc2ec1fefd9681614d5d3143b72f1ea237e5c8dc0c347b5fb54a3ec9e050bfa"></a>TRIG_ERR_BUSY&#160;</td><td class="fielddoc"><p>Busy error. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga4acebbe050c8f01530e2d827e2eccc4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4acebbe050c8f01530e2d827e2eccc4a">&#9670;&nbsp;</a></span>trig_odc_idx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_a_l___t_r_i_g.html#ga4acebbe050c8f01530e2d827e2eccc4a">trig_odc_idx</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>trigger output direct control index </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aa390fb79543027ace9e3fa768e8679482"></a>TIRG_ODC_GPIO_OUTPUT_BASE_IDX&#160;</td><td class="fielddoc"><p>GPIO output base index, <a class="el" href="group___h_a_l___t_r_i_g.html#gafe1756e7512ea267f086a22afd4b04e5">hal_trig_odc_gpio_output_idx</a>. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aa064e733b7ce7c167a3636ef9ddb9e29e"></a>TRIG_ODC_GPIO_OEN_BASE_IDX&#160;</td><td class="fielddoc"><p>GPIO oen base index, <a class="el" href="group___h_a_l___t_r_i_g.html#gaecd56a548a9dc2769fb16d3ea35f6d25">hal_trig_odc_gpio_oen_idx</a>. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aa246aeea54b6171300063c42a9dde4d79"></a>TRIG_ODC_TRX_REG_APB_MUX&#160;</td><td class="fielddoc"><p>TRX register APB mux. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aa7fe673ce2fa0f3fe94ab13aa0f49c56e"></a>TRIG_ODC_TRX_SEQ_APB_MUX&#160;</td><td class="fielddoc"><p>TRX sequencer register APB MUX. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aafbbe82c07acb8ef8e6eec70751b878ae"></a>TRIG_ODC_SHM_APB_MUX&#160;</td><td class="fielddoc"><p>Share memory register APB mux. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aac5cbd8affc351c0c81913f91bd25737d"></a>TRIG_ODC_PWM_APB_MUX&#160;</td><td class="fielddoc"><p>PWM APB mux. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aab24ac250d2d35bdc30d1cd4ee613b820"></a>TRIG_ODC_TRIG_APB_MUX&#160;</td><td class="fielddoc"><p>Trigger handler APB mux. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aa94d178837ea66ae818c254ae9a45eb8b"></a>TRIG_ODC_GLOBAL_REG_APB_MUX&#160;</td><td class="fielddoc"><p>Global register APB mux. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aac5a840badb9511ae62efcddb3b1dc545"></a>TRIG_ODC_GLOBAL2_REG_APB_MUX&#160;</td><td class="fielddoc"><p>Global2 register APB mux. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aad3d0ece423cbdc2e6a35ab073e376ad1"></a>TRIG_ODC_ADC_APB_MUX&#160;</td><td class="fielddoc"><p>ADC register APB mux. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aa9252a615308243df270e5e418da1c6ec"></a>TRIG_ODC_TMR_APB_MUX&#160;</td><td class="fielddoc"><p>Timer register APB mux. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aa0d6c9808e1b7b0099b215dc5a216dfef"></a>TRIG_ODC_I2C1_APB_MUX&#160;</td><td class="fielddoc"><p>I2C1 register APB mux. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aa4fa80ab4a03a8966e8d60728847c587b"></a>TRIG_ODC_I2C0_APB_MUX&#160;</td><td class="fielddoc"><p>I2C0 register APB mux. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aa66ebcb38d075e0f4178cdc78e037b0b3"></a>TRIG_ODC_UART1_APB_MUX&#160;</td><td class="fielddoc"><p>UART1 register APB mux. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aa1f0d9799102906c7345f329554fcdbd0"></a>TRIG_ODC_UART0_APB_MUX&#160;</td><td class="fielddoc"><p>UART0 register APB mux. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aa147dfa33a3fc761a7e07b26e77e2faa0"></a>TRIG_ODC_SSPI_APB_MUX&#160;</td><td class="fielddoc"><p>Slave SPI APB mux. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aa7d48c15b04eb72710c3259cd7ed3acfe"></a>TRIG_ODC_MSPI1_APB_MUX&#160;</td><td class="fielddoc"><p>Master SPI1 register APB mux. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aae4ae2dd989b886786dbcd328d95db17f"></a>TRIG_ODC_MSPI0_APB_MUX&#160;</td><td class="fielddoc"><p>Master SPI0 register APB mux. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aaf020c54933e10699b477a79b568a7b74"></a>TRIG_ODC_TMR_ADD_APB_MUX&#160;</td><td class="fielddoc"><p>Timer additional register(timer6 ~ timer9) APB mux. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aac799ad8c07eeea0370444e3c9c3f9aeb"></a>TRIG_ODC_SNAPSHOT_AON_TMR3&#160;</td><td class="fielddoc"><p>Snapshot AON timer 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aa3937f492fc98f435fe86e8f4708ab39f"></a>TRIG_ODC_EN_IPMAC&#160;</td><td class="fielddoc"><p>Enable IPMAC. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aa2659162308809d34738f447a886cae69"></a>TRIG_ODC_SUSPEND_IPMAC&#160;</td><td class="fielddoc"><p>Suspend IPMAC. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aaa196e16d5d5e5ec95362bc4e4745235f"></a>TRIG_ODC_BB_FORCE_TX_EN&#160;</td><td class="fielddoc"><p>Force baseband Tx EN. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aa4766085eb9cf84ee9377b8432a4c475f"></a>TRIG_ODC_BB_FORCE_RX_EN&#160;</td><td class="fielddoc"><p>Force baseband Rx EN. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aa627d318fc3271ee5501c1c7cddead6e4"></a>TRIG_ODC_RX_IQ_CAP_EN&#160;</td><td class="fielddoc"><p>Enable RX I/Q capture. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aa483dc7587d6ea7991d9a4f707f014ac8"></a>TRIG_ODC_SNAPSHOT_AON_TMR0&#160;</td><td class="fielddoc"><p>Snapshot AON timer 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aab1520bc4e6fc56a1525449b0ca9f6443"></a>TRIG_ODC_SNAPSHOT_AON_TMR1&#160;</td><td class="fielddoc"><p>Snapshot AON timer 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aaa9a5a18e6160bd385adc37079b52384d"></a>TRIG_ODC_SNAPSHOT_AON_TMR2&#160;</td><td class="fielddoc"><p>Snapshot AON timer 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aac6d7b54d47f25b698422cc09ce4a1c1b"></a>TRIG_ODC_SNAPSHOT_BLE_BB_CNT&#160;</td><td class="fielddoc"><p>Snapshot BLE baseband counter(CLKN and fine) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aaf972c72b9e14940fefa7346cf02b93f8"></a>TRIG_ODC_SNAPSHOT_IPMAC_CNT&#160;</td><td class="fielddoc"><p>Snapshot IPMAC counter(superframe, duration, and fine) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aa280f0fa5938b4082ef7a8e005ac78e98"></a>TRIG_ODC_SNAPSHOT_TMR0&#160;</td><td class="fielddoc"><p>Snapshot timer 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aa1c9e17edec85639f1eb725f44de0fe71"></a>TRIG_ODC_SNAPSHOT_TMR1&#160;</td><td class="fielddoc"><p>Snapshot timer 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aa7bd605480cbfc8aea9fc887b33216c5a"></a>TRIG_ODC_SNAPSHOT_TMR2&#160;</td><td class="fielddoc"><p>Snapshot timer 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aa06cbef658654e80e9eda5e3d5ae7cd40"></a>TRIG_ODC_SNAPSHOT_TMR3&#160;</td><td class="fielddoc"><p>Snapshot timer 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aa24215dd71bd2f3ca7b3337fa3dc3ee7f"></a>TRIG_ODC_SNAPSHOT_TMR4&#160;</td><td class="fielddoc"><p>Snapshot timer 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aa896901bcf9d88b6b511ce131d7772248"></a>TRIG_ODC_SNAPSHOT_TMR5&#160;</td><td class="fielddoc"><p>Snapshot timer 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aad8db32855fdd5e104f82139aeb641c96"></a>TRIG_ODC_SNAPSHOT_IPMAC_TS&#160;</td><td class="fielddoc"><p>Snapshot IPMAC timestamp counter(superframe + 24bit free running counter) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aa5977125294ba6c76bcaf1818ea11f16a"></a>TRIG_ODC_SNAPSHOT_BLE_TS&#160;</td><td class="fielddoc"><p>Snapshot BLE timestamp counter(27 bits) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aa018f19ac0d0d9f7961c247f8565b582f"></a>TRIG_ODC_SNAPSHOT_SYSTICK&#160;</td><td class="fielddoc"><p>Snapshot system tick counter (coarse and fine) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aa7a3c0bda72c2958878acc933c0b44a41"></a>TRIG_ODC_SNAPSHOT_HQ_TMR&#160;</td><td class="fielddoc"><p>Snapshot trigger handler high priority queue timer. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aa35f61b89fbf9bfbf10e7a2d141035209"></a>TRIG_ODC_SNAPSHOT_MQ_TMR&#160;</td><td class="fielddoc"><p>Snapshot trigger handler middle priority queue timer. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aab712af050f04680ba77e4f9544201590"></a>TRIG_ODC_SNAPSHOT_LQ_TMR&#160;</td><td class="fielddoc"><p>Snapshot trigger handler low priority queue timer. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aa2f9670b534d672fc7677a9c6487c0f41"></a>TRIG_ODC_SNAPSHOT_FR_IPMAC_CNT&#160;</td><td class="fielddoc"><p>Snapshot IPMAC free running counter(superframe, duration, and fine) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aa69a61842f257df3b7e51a5c00f6795e2"></a>TRIG_ODC_SNAPSHOT_TMR6&#160;</td><td class="fielddoc"><p>Snapshot timer 6(additional timer 0) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aaa25605037f13b9a36aed5e84f1b399ad"></a>TRIG_ODC_SNAPSHOT_TMR7&#160;</td><td class="fielddoc"><p>Snapshot timer 7(additional timer 1) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aa6211dde1925d10a4c21aba703b7749c9"></a>TRIG_ODC_SNAPSHOT_TMR8&#160;</td><td class="fielddoc"><p>Snapshot timer 8(additional timer 2) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aa10e7a30a2ebcd341c9264b13babda717"></a>TRIG_ODC_SNAPSHOT_TMR9&#160;</td><td class="fielddoc"><p>Snapshot timer 9(additional timer 3) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aa38628ad48c39f88d8beb935aee9dc74c"></a>TRIG_ODC_SNAPSHOT_AON_WDT_TMR&#160;</td><td class="fielddoc"><p>Snapshot AON watch dog timer. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aabf6fa0eb7de320bff05329fb8e865815"></a>TRIG_ODC_MAX&#160;</td><td class="fielddoc"><p>Max trigger ODC index. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4acebbe050c8f01530e2d827e2eccc4aaee0fc177a94dd6cf9d0571a4a8014741"></a>TRIG_ODC_UNUSED_IDX&#160;</td><td class="fielddoc"><p>unused index </p>
</td></tr>
</table>

</div>
</div>
<a id="ga4eed4d2bd9893ba3d5468fbf4a0ac3e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4eed4d2bd9893ba3d5468fbf4a0ac3e1">&#9670;&nbsp;</a></span>trig_queue</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_a_l___t_r_i_g.html#ga4eed4d2bd9893ba3d5468fbf4a0ac3e1">trig_queue</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>trigger queue </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga4eed4d2bd9893ba3d5468fbf4a0ac3e1ac5d9894ada146efb33287191e559ee94"></a>TRIG_HP_QUEUE&#160;</td><td class="fielddoc"><p>High priority queue. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4eed4d2bd9893ba3d5468fbf4a0ac3e1aa6d138baef20e3fe1173cdb58df6d43b"></a>TRIG_MP_QUEUE&#160;</td><td class="fielddoc"><p>Middle priority queue. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4eed4d2bd9893ba3d5468fbf4a0ac3e1aa5e6c8dd6d7eff40db314a8a062090a1"></a>TRIG_LP_QUEUE&#160;</td><td class="fielddoc"><p>Low priority queue. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4eed4d2bd9893ba3d5468fbf4a0ac3e1a742de77923f55e25cd10bac43d1a76ed"></a>TRIG_MAX_QUEUE&#160;</td><td class="fielddoc"><p>Max queue. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga989e907707f33b16c9629efdd12bf51a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga989e907707f33b16c9629efdd12bf51a">&#9670;&nbsp;</a></span>trig_reg_bus_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_a_l___t_r_i_g.html#ga989e907707f33b16c9629efdd12bf51a">trig_reg_bus_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>trigger register access bus </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga989e907707f33b16c9629efdd12bf51aa17c15a8d6b1c534ae615444caeedfe6e"></a>TRIG_REG_AHB&#160;</td><td class="fielddoc"><p>Use AHB bus. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga989e907707f33b16c9629efdd12bf51aa4da820c56490ab8ea3e9aad0981aff72"></a>TRIG_REG_APB&#160;</td><td class="fielddoc"><p>Use APB bus. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga7675208ed2f9ed6dc2a38d187a5a8a04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7675208ed2f9ed6dc2a38d187a5a8a04">&#9670;&nbsp;</a></span>trig_reg_comp_cond_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_a_l___t_r_i_g.html#ga7675208ed2f9ed6dc2a38d187a5a8a04">trig_reg_comp_cond_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>trigger register compare condition </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga7675208ed2f9ed6dc2a38d187a5a8a04ab1af793411f3bd279def3cb635a575c8"></a>TRIG_REG_EQUAL&#160;</td><td class="fielddoc"><p>Equal. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7675208ed2f9ed6dc2a38d187a5a8a04ac4daf164b5a25483169bc56b2524ed22"></a>TRIG_REG_NOT_EQUAL&#160;</td><td class="fielddoc"><p>Not equal. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7675208ed2f9ed6dc2a38d187a5a8a04a93b656b68f37c4e7865678dfb824a9f8"></a>TRIG_REG_LARGER&#160;</td><td class="fielddoc"><p>Larger. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7675208ed2f9ed6dc2a38d187a5a8a04aa6dada0704511b49ff494049e3877823"></a>TRIG_REG_LESS&#160;</td><td class="fielddoc"><p>Less. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga2edd98a33f25e85b053ef3cd3b72d361"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2edd98a33f25e85b053ef3cd3b72d361">&#9670;&nbsp;</a></span>trig_reg_cp_len_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_a_l___t_r_i_g.html#ga2edd98a33f25e85b053ef3cd3b72d361">trig_reg_cp_len_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>trigger register copy length </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga2edd98a33f25e85b053ef3cd3b72d361a7a62c0f65246001d39a9f351043b2e91"></a>TRIG_REG_1_BYTE&#160;</td><td class="fielddoc"><p>Copy 1 byte. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2edd98a33f25e85b053ef3cd3b72d361a277bf8284194f906ecd73fd0591bd12b"></a>TRIG_REG_2_BYTES&#160;</td><td class="fielddoc"><p>Copy 2 bytes. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga5e1ec2d503c0910af1fe81be0ab3845b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e1ec2d503c0910af1fe81be0ab3845b">&#9670;&nbsp;</a></span>trig_sig_idx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_a_l___t_r_i_g.html#ga5e1ec2d503c0910af1fe81be0ab3845b">trig_sig_idx</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>trigger signal index </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba4d7d09bd4b8d121a72b6af04f8da3a94"></a>TIRG_SIG_GPIO_INPUT_BASE_ID&#160;</td><td class="fielddoc"><p>GPIO input base index, <a class="el" href="group___h_a_l___t_r_i_g.html#ga6b2f6575510376372c96f15240f736bb">hal_trig_sig_gpio_input_idx</a>. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845bab650c8fceed4d754f2fae023ce4c33e4"></a>TRIG_SIG_GPIO_OUTPUT_BASE_ID&#160;</td><td class="fielddoc"><p>GPIO output base index, <a class="el" href="group___h_a_l___t_r_i_g.html#ga978f7135466168d832f54a4a76469ed8">hal_trig_sig_gpio_output_idx</a>. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba878b6dcdb6b9c0b3efbed389f9cb7df2"></a>TRIG_SIG_GPIO_IE_OE_BASE_ID&#160;</td><td class="fielddoc"><p>GPIO ie/oe base index. To set oe or ie, <a class="el" href="group___h_a_l___t_r_i_g.html#ga84a508d92e3d6e8ad7a42156f33a2a4b">hal_trig_sig_gpio_ie_oe</a>. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba7f8f2fecfb92a5f3b1d65a49ca09e345"></a>TRIG_SIG_TMR0_EMIT8&#160;</td><td class="fielddoc"><p>Timer 0 emit 8 signal. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba7d48a7f974916f60ff1ea07f07490e58"></a>TRIG_SIG_TMR0_EMIT9&#160;</td><td class="fielddoc"><p>Timer 0 emit 9 signal. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845bacb0128bf1713eb502ddaab2550906189"></a>TRIG_SIG_TMR1_EMIT0&#160;</td><td class="fielddoc"><p>Timer 1 emit 0 signal. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba5ebcf57d4e4e2ce8ec0b2d6c11e6164c"></a>TRIG_SIG_TMR1_EMIT1&#160;</td><td class="fielddoc"><p>Timer 1 emit 1 signal. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba8122e707a4fcaaf99a988e84d33981b9"></a>TRIG_SIG_TMR1_EMIT2&#160;</td><td class="fielddoc"><p>Timer 1 emit 2 signal. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845baba1f0bdc5dfbefc58176a88c54358841"></a>TRIG_SIG_TMR1_EMIT3&#160;</td><td class="fielddoc"><p>Timer 1 emit 3 signal. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845bac145d5826b6048e1eadb9460ab63b2e6"></a>TRIG_SIG_TMR1_EMIT4&#160;</td><td class="fielddoc"><p>Timer 1 emit 4 signal. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845bac97387dde597ae4c04e629b0e27b3f75"></a>TRIG_SIG_TMR1_EMIT5&#160;</td><td class="fielddoc"><p>Timer 1 emit 5 signal. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845bab0891bae9e64f9180f0d765e9c06cbf1"></a>TRIG_SIG_TMR1_EMIT6&#160;</td><td class="fielddoc"><p>Timer 1 emit 6 signal. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba27bb1e2fea04753a90cfa5efb6e83643"></a>TRIG_SIG_TMR1_EMIT7&#160;</td><td class="fielddoc"><p>Timer 1 emit 7 signal. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba4576e7a044af662bbafbc0277272e503"></a>TRIG_SIG_TMR1_EMIT8&#160;</td><td class="fielddoc"><p>Timer 1 emit 8 signal. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845bac54ee38dbc41f7761c48aef473d2666c"></a>TRIG_SIG_TMR1_EMIT9&#160;</td><td class="fielddoc"><p>Timer 1 emit 9 signal. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845babd08391223e72a1084087fed297543b7"></a>TRIG_SIG_SEQ_RX_EN_GPIO&#160;</td><td class="fielddoc"><p>TRX sequencer RX enable GPIO. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba4129006ccaaf9985d942e414b06c9d61"></a>TRIG_SIG_SEQ_TX_EN_GPIOA&#160;</td><td class="fielddoc"><p>TRX sequencer TX enable GPIO A. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845baf9b58f813b33079ee5a8405aba7ec757"></a>TRIG_SIG_SEQ_TX_EN_GPIOB&#160;</td><td class="fielddoc"><p>TRX sequencer TX enable GPIO B. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845baed684d3b7ef80f107f5ebd7959e46fd6"></a>TRIG_SIG_SEQ_GP_TOGGLE&#160;</td><td class="fielddoc"><p>TRX sequencer general-purpose toggle signal, check register 0x46a04034 to 0x46a040FC. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845baedc6f0e9bda9c4fa4d942c17f9a12a99"></a>TRIG_SIG_TMR6_IRQ&#160;</td><td class="fielddoc"><p>Timer 6(addtional timer 0) timeout IRQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba82a1b0ccaa03f8ecc75796995a7b3607"></a>TRIG_SIG_TMR7_IRQ&#160;</td><td class="fielddoc"><p>Timer 7(addtional timer 1) timeout IRQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba45366ee4616615996035543af2704d51"></a>TRIG_SIG_TMR8_IRQ&#160;</td><td class="fielddoc"><p>Timer 8(addtional timer 2) timeout IRQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba8d45e019a8ae565a19d532963fda9e10"></a>TRIG_SIG_TMR9_IRQ&#160;</td><td class="fielddoc"><p>Timer 9(addtional timer 3) timeout IRQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba252645171c31b5d3cb46b2ce7fd3d48f"></a>TRIG_SIG_TMR6_EMIT0&#160;</td><td class="fielddoc"><p>Timer 6(addtional timer 0) emit 0 signal. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba135288627afec8e0851c35f652c23de4"></a>TRIG_SIG_TMR6_EMIT1&#160;</td><td class="fielddoc"><p>Timer 6(addtional timer 0) emit 1 signal. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845bacb710f333a09ad38ee344da25848b793"></a>TRIG_SIG_TMR6_EMIT2&#160;</td><td class="fielddoc"><p>Timer 6(addtional timer 0) emit 2 signal. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba811e08f85918f0589f950675145db858"></a>TRIG_SIG_TMR6_EMIT3&#160;</td><td class="fielddoc"><p>Timer 6(addtional timer 0) emit 3 signal. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845bac58d039656a1d8b1396b42433a92299c"></a>TRIG_SIG_TMR6_EMIT4&#160;</td><td class="fielddoc"><p>Timer 6(addtional timer 0) emit 4 signal. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845bacb3dc64db6dd9c5683141a0363cb0a01"></a>TRIG_SIG_TMR6_EMIT5&#160;</td><td class="fielddoc"><p>Timer 6(addtional timer 0) emit 5 signal. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba4e83fbb635fc8f1ea3a77557546532c3"></a>TRIG_SIG_TMR6_EMIT6&#160;</td><td class="fielddoc"><p>Timer 6(addtional timer 0) emit 6 signal. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845bae2cc33ea28c471af623b2e1e1863ba11"></a>TRIG_SIG_TMR6_EMIT7&#160;</td><td class="fielddoc"><p>Timer 6(addtional timer 0) emit 7 signal. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845baed336b8016a89308a2a984b289dc7ac5"></a>TRIG_SIG_TMR6_EMIT8&#160;</td><td class="fielddoc"><p>Timer 6(addtional timer 0) emit 8 signal. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba791a7bdf7f0f27e39f458cfe1b41efbd"></a>TRIG_SIG_TMR6_EMIT9&#160;</td><td class="fielddoc"><p>Timer 6(addtional timer 0) emit 9 signal. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba3de75ddcddfbc14a346b1d84e2eefb8b"></a>TRIG_SIG_IPMAC_FREERUN_IRQ0&#160;</td><td class="fielddoc"><p>IPMAC free running IRQ 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba8ffe9515a1c682d1111b19fb0c0d4b70"></a>TRIG_SIG_IPMAC_FREERUN_IRQ1&#160;</td><td class="fielddoc"><p>IPMAC free running IRQ 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845baea4d4359569acf5f386f1c07f30e0c52"></a>TRIG_SIG_IPMAC_SLV_IN_SYNC&#160;</td><td class="fielddoc"><p>IPMAC slave in sync. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba15ac22e4e36fa8eb2788c7f7e58aaaae"></a>TRIG_SIG_IPMAC_SLV_SYNC_MISS&#160;</td><td class="fielddoc"><p>IPMAC slave sync miss. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845bad7dcb0536a52b770e8828157b597eb69"></a>TRIG_SIG_IPMAC_SCAN_START&#160;</td><td class="fielddoc"><p>IPMAC background scan start. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845bab00a7f5624232988b8b989589154d60f"></a>TRIG_SIG_IPMAC_SCAN_CH_DONE&#160;</td><td class="fielddoc"><p>IPMAC background scan channel done. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba915d0df7b030d015ea376af2b370e4c9"></a>TRIG_SIG_IPMAC_SCAN_ALL_CH_DONE&#160;</td><td class="fielddoc"><p>IPMAC background scan all channel done. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845bab6951fc3e03b6a897685bcd6b5191b56"></a>TRIG_SIG_IPMAC_FREERUN_US_TICK&#160;</td><td class="fielddoc"><p>IPMAC free running us tick. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba92b926cd9762777db0f6f619ca6f62d1"></a>TRIG_SIG_WDT_RST&#160;</td><td class="fielddoc"><p>PD1 Watch dog reset. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba741285d8ae93fc7f18b8f37e4b8497fc"></a>TRIG_SIG_WDT_IRQ&#160;</td><td class="fielddoc"><p>PD1 Watch dog timeout IRQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845babb6384211398674dd59cd5abedca8535"></a>TRIG_SIG_TX_EN&#160;</td><td class="fielddoc"><p>BLE TX enable. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845baaf0ff89237ec36487fc2ca5a00719601"></a>TRIG_SIG_RX_EN&#160;</td><td class="fielddoc"><p>BLE RX enable. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba729df5beeecddef05faac039b76f8972"></a>TRIG_SIG_SYNC_IN_WIN&#160;</td><td class="fielddoc"><p>Sync found signal in sync window. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845bac632285846f199c523d6d695960996ab"></a>TRIG_SIG_SYNC_OUT_WIN&#160;</td><td class="fielddoc"><p>Sync found signal outside of sync window. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba5685dcde42bfece31fcd48ed9fa8a69c"></a>TRIG_SIG_2M_PHY&#160;</td><td class="fielddoc"><p>2M data rate </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845bae0351671c6cc904a85dc44026587afe5"></a>TRIG_SIG_PA_EN&#160;</td><td class="fielddoc"><p>PA 2.4G enable. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba9335968dd3828a093eb487fd30ca2bb0"></a>TRIG_SIG_FE_TX_EN&#160;</td><td class="fielddoc"><p>Front end TX enable. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba178429a4b720cb7190fc4ee0bb6fb1cc"></a>TRIG_SIG_FE_RX_EN&#160;</td><td class="fielddoc"><p>Front end RX enable. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845baa74b88dcf3563b1073295f74881d1e99"></a>TRIG_SIG_WLAN_TX&#160;</td><td class="fielddoc"><p>External input WLAN TX signal. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba73634069ea452856e9c158d9d3bf17d7"></a>TRIG_SIG_WLAN_RX&#160;</td><td class="fielddoc"><p>External input WLAN RX signal. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba7aaa2fc11399c2a075c770eb66fd979e"></a>TRIG_SIG_MDM_SYNC_FOUND&#160;</td><td class="fielddoc"><p>Modem sync found. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba1250e001800384306c806a463299f625"></a>TRIG_SIG_IN_SYNC_SRCH&#160;</td><td class="fielddoc"><p>BLE or IPMAC in sync search mode. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845baceb4c60e49aed79b43ca3087708a21cb"></a>TRIG_SIG_AGC_TOO_LOW&#160;</td><td class="fielddoc"><p>AGC too low. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba440e8f7b5c7bf3095fa352e7863b16f0"></a>TRIG_SIG_AGC_TOO_HIGH&#160;</td><td class="fielddoc"><p>AGC too high. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba61397560b44e4e077eb10d6de212ba14"></a>TRIG_SIG_BLE_EVENT_START&#160;</td><td class="fielddoc"><p>BLE event start. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba99e1dfea937b4b1530e4016eb32da9dd"></a>TRIG_SIG_IPMAC_SF_START&#160;</td><td class="fielddoc"><p>IPMAC frame start. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba2c1f1b1f1937b2b8b2782132cb39dd21"></a>TRIG_SIG_IPMAC_RESP_RX_DONE&#160;</td><td class="fielddoc"><p>IPMAC master rx done. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845bad2225fbd6d37151f5aa11788dee7fa32"></a>TRIG_SIG_IPMAC_BCN_RX_DONE&#160;</td><td class="fielddoc"><p>IPMAC slave rx done. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845baa319267d41f3ccbb8ae0f1a37bf0646d"></a>TRIG_SIG_IPMAC_RESP_TX_DONE&#160;</td><td class="fielddoc"><p>IPMAC slave tx done. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba0c559add7e5a3c2addb4a21d4e900d95"></a>TRIG_SIG_IPMAC_BCN_TX_DONE&#160;</td><td class="fielddoc"><p>IPMAC master tx done. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845bac0d486e9567c70382ab423d1752c024e"></a>TRIG_SIG_BLE_TX_SYNC&#160;</td><td class="fielddoc"><p>Start of Sync sequence Tx in BLE baseband. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba5ca5f2fa747f94e3de2682a4a594571b"></a>TRIG_SIG_BLE_TX_PRE&#160;</td><td class="fielddoc"><p>Start of preamble Tx in BLE baseband. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845baced32a9b10e72a1bd9de5928dea70c76"></a>TRIG_SIG_IPMAC_TX_SYNC&#160;</td><td class="fielddoc"><p>Start of Sync sequence Tx in IPMAC. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba86d33a65fd85deefed10bb60ff884a1a"></a>TRIG_SIG_IPMAC_TX_PRE&#160;</td><td class="fielddoc"><p>Start of preamble Tx in IPMAC. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba0a0a20c29ed20ac08573b48c0b811b97"></a>TRIG_SIG_OSC_EN&#160;</td><td class="fielddoc"><p>Input osc_en from PD0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845bac899973d3865270ff2225bb17ca0934a"></a>TRIG_SIG_BLE_DEEP_SLEEP&#160;</td><td class="fielddoc"><p>BLE deep sleep enable. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845bae8536c5e4f8cf393957127f432b0ddc0"></a>TRIG_SIG_BLE_RX_CRC_FAIL&#160;</td><td class="fielddoc"><p>BLE RX packet with CRC fail. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba49d1f16c02889ed8141c1b0456dfd8b2"></a>TRIG_SIG_BLE_RX_CRC_PASS&#160;</td><td class="fielddoc"><p>BLE RX packet with CRC pass. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba3b445df18d66e16a283fa043bb364eac"></a>TRIG_SIG_BLE_IRQ0&#160;</td><td class="fielddoc"><p>BLE IRQ signal 0, set irq signal with <a class="el" href="group___h_a_l___t_r_i_g.html#ga683582d48b9d2b08b689b1121469cc5f">hal_trig_sig_ble_irq</a>. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba5e44d9d091b3b454ed7842f309622214"></a>TRIG_SIG_BLE_IRQ1&#160;</td><td class="fielddoc"><p>BLE IRQ signal 1, set irq signal with <a class="el" href="group___h_a_l___t_r_i_g.html#ga683582d48b9d2b08b689b1121469cc5f">hal_trig_sig_ble_irq</a>. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba9d063e54b0229b78cf4ee8e15c53cfff"></a>TRIG_SIG_BLE_EVENT_DONE&#160;</td><td class="fielddoc"><p>BLE event done. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba56591e9c70c942188cdc335632bb25b0"></a>TRIG_SIG_IPMAC_SUSPEND&#160;</td><td class="fielddoc"><p>IPMAC in suspend. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba81784c6a7ac4c7e9210f0da1e6427dc7"></a>TRIG_SIG_CPU_WFI&#160;</td><td class="fielddoc"><p>CPU in WFI. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba165c82d32bf97f59d936245a924e5b23"></a>TRIG_SIG_CPU_HALT&#160;</td><td class="fielddoc"><p>CPU in halt. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845badc35f7ebf1b6cf460a6c217c17d484fa"></a>TRIG_SIG_CPU_LOCKUP&#160;</td><td class="fielddoc"><p>CPU in lockup. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba72dddabc85fab578a37b13f2b0b72e2c"></a>TRIG_SIG_CPU_RST&#160;</td><td class="fielddoc"><p>CPU reset. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845bab73eeebee5ff94bb1d0eed6c313965d9"></a>TRIG_SIG_PA_TARGET&#160;</td><td class="fielddoc"><p>PA reached target gain. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845bae5d9333e3bc0f19c8f443846ce4ca5a3"></a>TRIG_SIG_PA_OFF&#160;</td><td class="fielddoc"><p>PA off. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845bac7bfbcb8084786fae013ee7d478731aa"></a>TRIG_SIG_BOD_OUT&#160;</td><td class="fielddoc"><p>Input BOD out from PMU. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba134e045f358d77cd87415b709e8f07b8"></a>TRIG_SIG_BOD2_OUT&#160;</td><td class="fielddoc"><p>Input BOD2 out from PMU. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845baf6c77ea4cd09d62e77b9e66437ad8179"></a>TRIG_SIG_XO_RDY&#160;</td><td class="fielddoc"><p>XO ready from PD0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba694bbe0cf60b038cbb4c0e1a9a7fa666"></a>TRIG_SIG_XO_EN&#160;</td><td class="fielddoc"><p>XO enable from PD0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba3025259495fc20dd67377c09ba37862e"></a>TRIG_SIG_AON_TMR0_IRQ&#160;</td><td class="fielddoc"><p>AON timer 0 timeout IRQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845baf4c9c9d0b76d1ab28e7042495f897ea6"></a>TRIG_SIG_AON_TMR1_IRQ&#160;</td><td class="fielddoc"><p>AON timer 1 timeout IRQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba4122ea44918c4922fb3e93653c553b2b"></a>TRIG_SIG_AON_TMR2_IRQ&#160;</td><td class="fielddoc"><p>AON timer 2 timeout IRQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba661497dcee25fe303dff3ea0cfe659e1"></a>TRIG_SIG_AON_TMR3_IRQ&#160;</td><td class="fielddoc"><p>AON timer 3 timeout IRQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba2dc9ebbbffc5e704e4a0bc6b76362a20"></a>TRIG_SIG_AON_WDT_TMR_IRQ&#160;</td><td class="fielddoc"><p>AON watch dog timer timeout IRQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba43e36ceb2c0354fea167973f245d9788"></a>TIRG_SIG_AON_SYSTICK_STOP&#160;</td><td class="fielddoc"><p>System tick aon timer stop ack signal. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845bac524dc6ba9caa7525dc7db24ac770bf5"></a>TRIG_SIG_AON_SYSTICK_START&#160;</td><td class="fielddoc"><p>System tick aon timer start ack signal. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba21a3e96a64825d2abd73e09402853edf"></a>TRIG_SIG_AON_SYSTICK_IRQ&#160;</td><td class="fielddoc"><p>System tick aon timer timeout IRQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba463a9579259410079e95c5a4b2f02b54"></a>TRIG_SIG_AON_SYSTICK_EMIT&#160;</td><td class="fielddoc"><p>System tick aon timer emit signal. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba863ac4cdf08c397c706660251eefe035"></a>TRIG_SIG_WAKEUP_SRC_RDY&#160;</td><td class="fielddoc"><p>Wake up source ready signal. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba30570e177d61d3dfe975849d15add314"></a>TRIG_SIG_TMR0_IRQ&#160;</td><td class="fielddoc"><p>Timer 0 timeout IRQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845bad5cbe60e091b789ab0599ed84635a609"></a>TRIG_SIG_TMR1_IRQ&#160;</td><td class="fielddoc"><p>Timer 1 timeout IRQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba947f22dce78e6a80412ecacc8c369d0a"></a>TRIG_SIG_TMR2_IRQ&#160;</td><td class="fielddoc"><p>Timer 2 timeout IRQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba8a57e87b2dd14bc3b1282fffa6d031aa"></a>TRIG_SIG_TMR3_IRQ&#160;</td><td class="fielddoc"><p>Timer 3 timeout IRQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845baab23345bd63c0c09e1f51a10d8ecefce"></a>TRIG_SIG_TMR4_IRQ&#160;</td><td class="fielddoc"><p>Timer 4 timeout IRQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba3f8f9ab2ba40d295ff0ad89c7700634c"></a>TRIG_SIG_TMR5_IRQ&#160;</td><td class="fielddoc"><p>Timer 5 timeout IRQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba542ce7dcbd27d1827ebb5680588b6013"></a>TRIG_SIG_AON_TMR2_EMIT0&#160;</td><td class="fielddoc"><p>AON timer 2 emit 0 signal. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845baac43930eaf1ac0089d4a24460f2a14a8"></a>TRIG_SIG_AON_TMR2_EMIT1&#160;</td><td class="fielddoc"><p>AON timer 2 emit 1 signal. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba23d6a3508ecc46361ae715db01d01744"></a>TRIG_SIG_AON_TMR2_CAP0&#160;</td><td class="fielddoc"><p>AON timer 2 capture signal 0 captured. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba8b817518791f3d33f6eff1337f67204a"></a>TRIG_SIG_AON_TMR2_CAP1&#160;</td><td class="fielddoc"><p>AON timer 2 capture signal 1 captured. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba5e6f4b5d1dbeef76d65da8457afc9986"></a>TRIG_SIG_TMR0_EMIT0&#160;</td><td class="fielddoc"><p>Timer 0 emit 0 signal. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845bafddb09edd095535789a78643c1fb325c"></a>TRIG_SIG_TMR0_EMIT1&#160;</td><td class="fielddoc"><p>Timer 0 emit 1 signal. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba9681d0e69f6accb1d614a39cfb29a875"></a>TRIG_SIG_TMR0_EMIT2&#160;</td><td class="fielddoc"><p>Timer 0 emit 2 signal. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba213e6876ac784f433d7806f04e466443"></a>TRIG_SIG_TMR0_EMIT3&#160;</td><td class="fielddoc"><p>Timer 0 emit 3 signal. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba435eef3c44b85ed258856e821a04ee21"></a>TRIG_SIG_TMR0_EMIT4&#160;</td><td class="fielddoc"><p>Timer 0 emit 4 signal. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845badb9e04a4822ab2980c2a76e5d5e4c453"></a>TRIG_SIG_TMR0_EMIT5&#160;</td><td class="fielddoc"><p>Timer 0 emit 5 signal. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba1f441e34d6bf9d7257f922b6263f41ce"></a>TRIG_SIG_TMR0_EMIT6&#160;</td><td class="fielddoc"><p>Timer 0 emit 6 signal. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845bae3c7ff4c6518c98a7195a6d002881a65"></a>TRIG_SIG_TMR0_EMIT7&#160;</td><td class="fielddoc"><p>Timer 0 emit 7 signal. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba59c0a6f0a7b33bd72b4a96d913ac8f95"></a>TRIG_SIG_CPLL_RST&#160;</td><td class="fielddoc"><p>CPLL reset. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba9c3dfff1939f05d4c8feff7dd2f8a2d0"></a>TRIG_SIG_CPLL_EN&#160;</td><td class="fielddoc"><p>CPLL enable. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845baabef9f0d146a5e10ea355a2fd21be296"></a>TRIG_SIG_CPLL_LOCKED&#160;</td><td class="fielddoc"><p>CPLL locked. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845baaa1d1ca81b2fbc8abf132e83187fd448"></a>TRIG_SIG_MPLL_RST&#160;</td><td class="fielddoc"><p>MPLL reset. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845bab70392b2d00770ec809a9ad2d8a396c5"></a>TRIG_SIG_MPLL_EN&#160;</td><td class="fielddoc"><p>MPLL enable. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba8666de8747009dcdb17a7d85469ced9b"></a>TRIG_SIG_MPLL_LOCKED&#160;</td><td class="fielddoc"><p>MPLL locked. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845bae83cf54be3609bbeb0057b0a8feccaeb"></a>TRIG_SIG_SYSTICK&#160;</td><td class="fielddoc"><p>System tick signal. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845baa167c91323ff0293f942c088e5a40db9"></a>TRIG_SIG_SYSTICK_IRQ&#160;</td><td class="fielddoc"><p>System tick block IRQ(53), check register 0x4410C380. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845bafa629a10fdbdec1fecf70140bfe61264"></a>TRIG_SIG_CPU_IRQ0&#160;</td><td class="fielddoc"><p>CPU IRQ signal 0, set irq number with <a class="el" href="group___h_a_l___t_r_i_g.html#gaa8261c9c8b7bd25990ca1f2c27035d23">hal_trig_sig_cpu_irq</a>. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba8f77bc72986b211053408c1c6ba14e6d"></a>TRIG_SIG_CPU_IRQ1&#160;</td><td class="fielddoc"><p>CPU IRQ signal 1, set irq number with <a class="el" href="group___h_a_l___t_r_i_g.html#gaa8261c9c8b7bd25990ca1f2c27035d23">hal_trig_sig_cpu_irq</a>. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba7914d08de8e0bd5c8f6e11cc54e295de"></a>TRIG_SIG_CPU_IRQ2&#160;</td><td class="fielddoc"><p>CPU IRQ signal 2, set irq number with <a class="el" href="group___h_a_l___t_r_i_g.html#gaa8261c9c8b7bd25990ca1f2c27035d23">hal_trig_sig_cpu_irq</a>. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba0aa9f470887b87b6054c556c156c9729"></a>TRIG_SIG_CPU_IRQ3&#160;</td><td class="fielddoc"><p>CPU IRQ signal 3, set irq number with <a class="el" href="group___h_a_l___t_r_i_g.html#gaa8261c9c8b7bd25990ca1f2c27035d23">hal_trig_sig_cpu_irq</a>. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845badd849426779cb7de7550a212f853950c"></a>TRIG_SIG_CPU_IRQ4&#160;</td><td class="fielddoc"><p>CPU IRQ signal 4, set irq number with <a class="el" href="group___h_a_l___t_r_i_g.html#gaa8261c9c8b7bd25990ca1f2c27035d23">hal_trig_sig_cpu_irq</a>. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845bae04dfac260e6785ed05552671dc29269"></a>TRIG_SIG_CPU_IRQ5&#160;</td><td class="fielddoc"><p>CPU IRQ signal 5, set irq number with <a class="el" href="group___h_a_l___t_r_i_g.html#gaa8261c9c8b7bd25990ca1f2c27035d23">hal_trig_sig_cpu_irq</a>. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba8d9338420eda0bc2afbba4a7c4c6403b"></a>TRIG_SIG_CPU_IRQ6&#160;</td><td class="fielddoc"><p>CPU IRQ signal 6, set irq number with <a class="el" href="group___h_a_l___t_r_i_g.html#gaa8261c9c8b7bd25990ca1f2c27035d23">hal_trig_sig_cpu_irq</a>. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba9fc1404e47354009fc1e92d45670593f"></a>TRIG_SIG_CPU_IRQ7&#160;</td><td class="fielddoc"><p>CPU IRQ signal 7, set irq number with <a class="el" href="group___h_a_l___t_r_i_g.html#gaa8261c9c8b7bd25990ca1f2c27035d23">hal_trig_sig_cpu_irq</a>. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845bae22be18f930e94a799eee4aa68a35177"></a>TRIG_SIG_BLE_CLKN_MATCH0&#160;</td><td class="fielddoc"><p>BLE CLKN matched(value 0) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845bafc8a929a55b233e95f1530f852246969"></a>TRIG_SIG_BLE_CLKN_MATCH1&#160;</td><td class="fielddoc"><p>BLE CLKN matched(value 1) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845baa725e5834a25d26198f1c8dd27cc2735"></a>TRIG_SIG_SYSTEM_BUS_HIT&#160;</td><td class="fielddoc"><p>CM4 system bus address match with an address specified in a global control register. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba820d534bef4f65cf7301c6a978d72c53"></a>TRIG_SIG_DATA_BUS_HIT&#160;</td><td class="fielddoc"><p>CM4 data bus address match with an address specified in a global control register. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845bab5feebb32456fee69d3aea93d703478e"></a>TRIG_SIG_PC_HIT&#160;</td><td class="fielddoc"><p>CM4 program counter matched with an address specified in a global control register. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba059bc591988146bb4504091f0180c12b"></a>TRIG_SIG_SW0&#160;</td><td class="fielddoc"><p>Software trigger 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba02c5398af722592a81ebdf2a40bb4620"></a>TRIG_SIG_SW1&#160;</td><td class="fielddoc"><p>Software trigger 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845baae5abb336de03259d61edb77722146d4"></a>TRIG_SIG_SW2&#160;</td><td class="fielddoc"><p>Software trigger 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e1ec2d503c0910af1fe81be0ab3845ba68ef4a4a7caddaa9243ddd146759f564"></a>TRIG_SIG_DISABLE&#160;</td><td class="fielddoc"><p>Disable. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga58f6f156af6c96897cdaeb866622c247"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58f6f156af6c96897cdaeb866622c247">&#9670;&nbsp;</a></span>trig_timer_val_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_a_l___t_r_i_g.html#ga58f6f156af6c96897cdaeb866622c247">trig_timer_val_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>trigger timer value <br />
 </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga58f6f156af6c96897cdaeb866622c247ac010025839638d43d0cfd708d7bae70b"></a>TRIG_TMR_CMD&#160;</td><td class="fielddoc"><p>Trigger timer use command initial/reload value. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga58f6f156af6c96897cdaeb866622c247a34380ae60571b5919f495deda94a929a"></a>TRIG_TMR_REG&#160;</td><td class="fielddoc"><p>Trigger timer use register initial/reload value. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="gaa34f34d9a3ab7416f07e46978d7559e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa34f34d9a3ab7416f07e46978d7559e5">&#9670;&nbsp;</a></span>hal_trig_apb_mux()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int hal_trig_apb_mux </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>peripheral</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>bus_sel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set peripheral apb bus mux for trigger. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">peripheral</td><td>Peripheral, enum trig_apb_mux_t </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">bus_sel</td><td>0: AHB bus, 1:APB bus, enum trig_reg_bus_t</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>
<dl class="section see"><dt>See also</dt><dd>enum <a class="el" href="group___h_a_l___t_r_i_g.html#gaa5dc2ec1fefd9681614d5d3143b72f1e" title="trigger error code ">trig_err</a> for the possible return code. </dd></dl>

</div>
</div>
<a id="ga4705b75f4e98d8d3f138b7d28a1a8a95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4705b75f4e98d8d3f138b7d28a1a8a95">&#9670;&nbsp;</a></span>hal_trig_close()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void hal_trig_close </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Close Trig device. </p>
<hr/>
 <dl class="section return"><dt>Returns</dt><dd>none <hr/>
 </dd></dl>

</div>
</div>
<a id="ga5861809f1fb267225792425ac8708c6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5861809f1fb267225792425ac8708c6c">&#9670;&nbsp;</a></span>hal_trig_curr_cmd_addr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t hal_trig_curr_cmd_addr </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>queue</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get current command address. This address is used for next command. It is word address offset. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">queue</td><td>Queue id, enum trig_queue.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Current command address. </dd></dl>

</div>
</div>
<a id="gafda7f44632723d9e256fd1120776e946"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafda7f44632723d9e256fd1120776e946">&#9670;&nbsp;</a></span>hal_trig_intr_sig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int hal_trig_intr_sig </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>queue</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>trig_sig</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set trigger signal for interrupt status 1, <a class="el" href="group___h_a_l___t_r_i_g.html#gafc8261ce56470005f03f318ebcc00759">TRIG_HP_INTR_CMD_START</a>. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">queue</td><td>Queue id, enum trig_queue. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">trig_sig</td><td>Trigger signal, <a class="el" href="group___h_a_l___t_r_i_g.html#ga5e1ec2d503c0910af1fe81be0ab3845b">trig_sig_idx</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

</div>
</div>
<a id="gadad28f54d4027f5335e4f889a15f1f92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadad28f54d4027f5335e4f889a15f1f92">&#9670;&nbsp;</a></span>hal_trig_null_cmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int hal_trig_null_cmd </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>queue</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>addr_offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>cmd_addr_oft</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Null command. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">queue</td><td>Queue id, enum trig_queue. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">addr_offset</td><td>Command word address offset(not byte address). </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">cmd_len</td><td>Command length, used for calculate next command address</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>
<dl class="section see"><dt>See also</dt><dd>enum <a class="el" href="group___h_a_l___t_r_i_g.html#gaa5dc2ec1fefd9681614d5d3143b72f1e" title="trigger error code ">trig_err</a> for the possible return code. </dd></dl>

</div>
</div>
<a id="ga43adc301247c8fb081b3ab19f90adc47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43adc301247c8fb081b3ab19f90adc47">&#9670;&nbsp;</a></span>hal_trig_odc_gpio_oen_en()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int hal_trig_odc_gpio_oen_en </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>pin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>en</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable GPIO OE for trigger ODC output. </p>
<p>If enable GPIO OE for trigger ODC, can't use register to control GPIO. The ODC ouput is low active, that means when OE is 1, the ODC output is 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">port</td><td>GPIO port </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">pin</td><td>GPIO pin </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">en</td><td>1: enable, 0:disable</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>
<dl class="section see"><dt>See also</dt><dd>enum <a class="el" href="group___h_a_l___t_r_i_g.html#gaa5dc2ec1fefd9681614d5d3143b72f1e" title="trigger error code ">trig_err</a> for the possible return code. </dd></dl>

</div>
</div>
<a id="gaecd56a548a9dc2769fb16d3ea35f6d25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecd56a548a9dc2769fb16d3ea35f6d25">&#9670;&nbsp;</a></span>hal_trig_odc_gpio_oen_idx()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int hal_trig_odc_gpio_oen_idx </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>pin</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get GPIO OE index for trigger ODC index. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">port</td><td>GPIO port </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">pin</td><td>GPIO pin</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>GPIO OE trigger ODC index, enum trig_odc_idx . </dd></dl>

</div>
</div>
<a id="ga1f2f8cddcf5c2b5f2c2cbd6c2206c612"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f2f8cddcf5c2b5f2c2cbd6c2206c612">&#9670;&nbsp;</a></span>hal_trig_odc_gpio_output_en()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int hal_trig_odc_gpio_output_en </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>pin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>en</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable GPIO output for trigger ODC output. </p>
<p>If enable GPIO output for trigger ODC, can't use register to control GPIO.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">port</td><td>GPIO port </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">pin</td><td>GPIO pin </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">en</td><td>1: enable, 0:disable</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>
<dl class="section see"><dt>See also</dt><dd>enum <a class="el" href="group___h_a_l___t_r_i_g.html#gaa5dc2ec1fefd9681614d5d3143b72f1e" title="trigger error code ">trig_err</a> for the possible return code. </dd></dl>

</div>
</div>
<a id="gafe1756e7512ea267f086a22afd4b04e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe1756e7512ea267f086a22afd4b04e5">&#9670;&nbsp;</a></span>hal_trig_odc_gpio_output_idx()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int hal_trig_odc_gpio_output_idx </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>pin</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get GPIO output index for trigger ODC index. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">port</td><td>GPIO port </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">pin</td><td>GPIO pin</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>GPIO output trigger ODC index, enum trig_odc_idx . </dd></dl>

</div>
</div>
<a id="gab5be69b0fbeedd2e249b5db37674af10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5be69b0fbeedd2e249b5db37674af10">&#9670;&nbsp;</a></span>hal_trig_open()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int hal_trig_open </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structtrig__init__t.html">trig_init_t</a> *&#160;</td>
          <td class="paramname"><em>init</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Open Trig device. </p>
<hr/>
 <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">init</td><td>Trig device init parameter, <a class="el" href="structtrig__init__t.html">trig_init_t</a>. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>
<dl class="section see"><dt>See also</dt><dd>enum <a class="el" href="group___h_a_l___t_r_i_g.html#gaa5dc2ec1fefd9681614d5d3143b72f1e" title="trigger error code ">trig_err</a> for the possible return code. <hr/>
 </dd></dl>

</div>
</div>
<a id="gad46da126a4775345714a37a89028cef2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad46da126a4775345714a37a89028cef2">&#9670;&nbsp;</a></span>hal_trig_output_cmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int hal_trig_output_cmd </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>queue</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>addr_offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structtrig__output__cmd__t.html">trig_output_cmd_t</a> *&#160;</td>
          <td class="paramname"><em>cmd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>cmd_addr_oft</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write trigger output direct control command. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">queue</td><td>Queue id, enum trig_queue. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">addr_offset</td><td>Command word address offset(not byte address). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cmd</td><td>Trig output direct control command, <a class="el" href="structtrig__output__cmd__t.html">trig_output_cmd_t</a>. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">cmd_addr_oft</td><td>Command address offset. This is word address offset.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>
<dl class="section see"><dt>See also</dt><dd>enum <a class="el" href="group___h_a_l___t_r_i_g.html#gaa5dc2ec1fefd9681614d5d3143b72f1e" title="trigger error code ">trig_err</a> for the possible return code. </dd></dl>

</div>
</div>
<a id="gacde48cf5034540104cedfd9a6cda673a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacde48cf5034540104cedfd9a6cda673a">&#9670;&nbsp;</a></span>hal_trig_queue_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int hal_trig_queue_disable </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>queue</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable trig queue. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">queue</td><td>Queue id, enum trig_queue.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>
<dl class="section see"><dt>See also</dt><dd>enum <a class="el" href="group___h_a_l___t_r_i_g.html#gaa5dc2ec1fefd9681614d5d3143b72f1e" title="trigger error code ">trig_err</a> for the possible return code. </dd></dl>

</div>
</div>
<a id="ga0e9efaf9ff6f019160674d364d74b7e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e9efaf9ff6f019160674d364d74b7e3">&#9670;&nbsp;</a></span>hal_trig_queue_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int hal_trig_queue_enable </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>queue</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable trig queue. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">queue</td><td>Queue id, enum trig_queue.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>
<dl class="section see"><dt>See also</dt><dd>enum <a class="el" href="group___h_a_l___t_r_i_g.html#gaa5dc2ec1fefd9681614d5d3143b72f1e" title="trigger error code ">trig_err</a> for the possible return code. </dd></dl>

</div>
</div>
<a id="ga056ffae9435e4498981afd8773114b03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga056ffae9435e4498981afd8773114b03">&#9670;&nbsp;</a></span>hal_trig_reg_copy_cmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int hal_trig_reg_copy_cmd </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>queue</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>addr_offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structtrig__reg__cp__cmd__t.html">trig_reg_cp_cmd_t</a> *&#160;</td>
          <td class="paramname"><em>cmd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>cmd_addr_oft</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write trigger register copy and write command. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">queue</td><td>Queue id, enum trig_queue. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">addr_offset</td><td>Command word address offset(not byte address). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cmd</td><td>Copy command, <a class="el" href="structtrig__reg__cp__cmd__t.html">trig_reg_cp_cmd_t</a>. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">cmd_addr_oft</td><td>Command address offset. This is word address offset.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>
<dl class="section see"><dt>See also</dt><dd>enum <a class="el" href="group___h_a_l___t_r_i_g.html#gaa5dc2ec1fefd9681614d5d3143b72f1e" title="trigger error code ">trig_err</a> for the possible return code. </dd></dl>

</div>
</div>
<a id="ga3bf8c21dde2bd2c0881c2a85118d5b78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bf8c21dde2bd2c0881c2a85118d5b78">&#9670;&nbsp;</a></span>hal_trig_reg_mask_copy_cmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int hal_trig_reg_mask_copy_cmd </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>queue</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>addr_offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structtrig__reg__mask__cp__cmd__t.html">trig_reg_mask_cp_cmd_t</a> *&#160;</td>
          <td class="paramname"><em>cmd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>cmd_addr_oft</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write trigger register copy with mask command. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">queue</td><td>Queue id, enum trig_queue. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">addr_offset</td><td>Command word address offset(not byte address). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cmd</td><td>Copy command, <a class="el" href="structtrig__reg__mask__cp__cmd__t.html">trig_reg_mask_cp_cmd_t</a>. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">cmd_addr_oft</td><td>Command address offset. This is word address offset.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>
<dl class="section see"><dt>See also</dt><dd>enum <a class="el" href="group___h_a_l___t_r_i_g.html#gaa5dc2ec1fefd9681614d5d3143b72f1e" title="trigger error code ">trig_err</a> for the possible return code. </dd></dl>

</div>
</div>
<a id="gaf0415d8672a7ed7e2d95578e1ad6673c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0415d8672a7ed7e2d95578e1ad6673c">&#9670;&nbsp;</a></span>hal_trig_reg_rd_cmp_cmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int hal_trig_reg_rd_cmp_cmd </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>queue</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>addr_offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structtrig__reg__rd__cmp__cmd__t.html">trig_reg_rd_cmp_cmd_t</a> *&#160;</td>
          <td class="paramname"><em>cmd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>cmd_addr_oft</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write trigger register read and compare command. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">queue</td><td>Queue id, enum trig_queue. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">addr_offset</td><td>Command word address offset(not byte address). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cmd</td><td>Read and compare command, <a class="el" href="structtrig__reg__rd__cmp__cmd__t.html">trig_reg_rd_cmp_cmd_t</a>. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">cmd_addr_oft</td><td>Command address offset. This is word address offset.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>
<dl class="section see"><dt>See also</dt><dd>enum <a class="el" href="group___h_a_l___t_r_i_g.html#gaa5dc2ec1fefd9681614d5d3143b72f1e" title="trigger error code ">trig_err</a> for the possible return code. </dd></dl>

</div>
</div>
<a id="ga1f2c408a9578abf049de1f481407689f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f2c408a9578abf049de1f481407689f">&#9670;&nbsp;</a></span>hal_trig_reg_rw_cmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int hal_trig_reg_rw_cmd </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>queue</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>addr_offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structtrig__reg__rw__cmd__t.html">trig_reg_rw_cmd_t</a> *&#160;</td>
          <td class="paramname"><em>cmd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>cmd_addr_oft</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write trigger register read and write command. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">queue</td><td>Queue id, enum trig_queue. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">addr_offset</td><td>Command word address offset(not byte address). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cmd</td><td>Read and write command, <a class="el" href="structtrig__reg__rw__cmd__t.html">trig_reg_rw_cmd_t</a>. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">cmd_addr_oft</td><td>Command address offset. This is word address offset.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>
<dl class="section see"><dt>See also</dt><dd>enum <a class="el" href="group___h_a_l___t_r_i_g.html#gaa5dc2ec1fefd9681614d5d3143b72f1e" title="trigger error code ">trig_err</a> for the possible return code. </dd></dl>

</div>
</div>
<a id="ga750bd139236b7c573b3ec46893241aa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga750bd139236b7c573b3ec46893241aa1">&#9670;&nbsp;</a></span>hal_trig_reg_wr_cmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int hal_trig_reg_wr_cmd </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>queue</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>addr_offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structtrig__reg__wr__cmd__t.html">trig_reg_wr_cmd_t</a> *&#160;</td>
          <td class="paramname"><em>cmd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>cmd_addr_oft</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write trigger register write command. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">queue</td><td>Queue id, enum trig_queue. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">addr_offset</td><td>Command word address offset(not byte address). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cmd</td><td>Write command, <a class="el" href="structtrig__reg__wr__cmd__t.html">trig_reg_wr_cmd_t</a>. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">cmd_addr_oft</td><td>Command address offset. This is word address offset.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>
<dl class="section see"><dt>See also</dt><dd>enum <a class="el" href="group___h_a_l___t_r_i_g.html#gaa5dc2ec1fefd9681614d5d3143b72f1e" title="trigger error code ">trig_err</a> for the possible return code. </dd></dl>

</div>
</div>
<a id="ga925d5de2bce3bd45734f56f4e7281b98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga925d5de2bce3bd45734f56f4e7281b98">&#9670;&nbsp;</a></span>hal_trig_resume()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void hal_trig_resume </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>resume_all</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Manually resume trigger after wake up. Should set auto_resume to 0 when open trigger. </p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

</div>
</div>
<a id="ga7a75c6fc3ccc441d9d5ecb757ef25961"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a75c6fc3ccc441d9d5ecb757ef25961">&#9670;&nbsp;</a></span>hal_trig_set_mem_addr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int hal_trig_set_mem_addr </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>queue</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mem_addr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set share mem word address. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">queue</td><td>Queue id, enum trig_queue. This funtion is not available for high priority queue. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mem_addr</td><td>Share mem address. This is word address offset. Default middle priority queue mem address is 0x0, low priority queue address is 0x200.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>
<dl class="section see"><dt>See also</dt><dd>enum <a class="el" href="group___h_a_l___t_r_i_g.html#gaa5dc2ec1fefd9681614d5d3143b72f1e" title="trigger error code ">trig_err</a> for the possible return code. </dd></dl>

</div>
</div>
<a id="gace4ebfe704af040c4bef4847869075d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace4ebfe704af040c4bef4847869075d4">&#9670;&nbsp;</a></span>hal_trig_set_sig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int hal_trig_set_sig </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>queue</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>trig_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structtrig__sig__t.html">trig_sig_t</a> *&#160;</td>
          <td class="paramname"><em>sig</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set trig signal. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">queue</td><td>Queue id, enum trig_queue. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">trig_id</td><td>Trig id. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">sig</td><td>Trig signal, <a class="el" href="structtrig__sig__t.html">trig_sig_t</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>
<dl class="section see"><dt>See also</dt><dd>enum <a class="el" href="group___h_a_l___t_r_i_g.html#gaa5dc2ec1fefd9681614d5d3143b72f1e" title="trigger error code ">trig_err</a> for the possible return code. </dd></dl>

</div>
</div>
<a id="ga77872300837d65ba2916b969edfa5627"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77872300837d65ba2916b969edfa5627">&#9670;&nbsp;</a></span>hal_trig_set_tmr_cmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int hal_trig_set_tmr_cmd </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>queue</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>addr_offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structtrig__set__tmr__cmd__t.html">trig_set_tmr_cmd_t</a> *&#160;</td>
          <td class="paramname"><em>cmd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>cmd_addr_oft</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write trigger set timer command. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">queue</td><td>Queue id, enum trig_queue. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">addr_offset</td><td>Command word address offset(not byte address). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cmd</td><td>Set timer command, <a class="el" href="structtrig__wait__tmr__cmd__t.html">trig_wait_tmr_cmd_t</a>. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">cmd_addr_oft</td><td>Command address offset. This is word address offset.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>
<dl class="section see"><dt>See also</dt><dd>enum <a class="el" href="group___h_a_l___t_r_i_g.html#gaa5dc2ec1fefd9681614d5d3143b72f1e" title="trigger error code ">trig_err</a> for the possible return code. </dd></dl>

</div>
</div>
<a id="ga683582d48b9d2b08b689b1121469cc5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga683582d48b9d2b08b689b1121469cc5f">&#9670;&nbsp;</a></span>hal_trig_sig_ble_irq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int hal_trig_sig_ble_irq </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>irq_signal</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set BLE IRQ signal for trigger signal TRIG_SIG_BLE_IRQ0 and TRIG_SIG_BLE_IRQ1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">idx</td><td>Trigger signal index, should be TRIG_SIG_BLE_IRQ0 or TRIG_SIG_BLE_IRQ1 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">irq_signal</td><td>BLE IRQ signal, </td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd>enum <a class="el" href="group___h_a_l___t_r_i_g.html#ga34b11613eacf29d241a74e8580ccc6d6" title="BLE IRQ signal. ">trig_ble_irq_t</a></dd></dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>
<dl class="section see"><dt>See also</dt><dd>enum <a class="el" href="group___h_a_l___t_r_i_g.html#gaa5dc2ec1fefd9681614d5d3143b72f1e" title="trigger error code ">trig_err</a> for the possible return code. </dd></dl>

</div>
</div>
<a id="gaa8261c9c8b7bd25990ca1f2c27035d23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8261c9c8b7bd25990ca1f2c27035d23">&#9670;&nbsp;</a></span>hal_trig_sig_cpu_irq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int hal_trig_sig_cpu_irq </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>irq_num</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set CPU IRQ signal for trigger signal TRIG_SIG_CPU_IRQ0 ~ TRIG_SIG_CPU_IRQ7. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">idx</td><td>Trigger signal index, should be TRIG_SIG_CPU_IRQ0 ~ TRIG_SIG_CPU_IRQ7. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">irq_signal</td><td>CPU IRQ signal, </td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd>IRQn_Type</dd></dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>
<dl class="section see"><dt>See also</dt><dd>enum <a class="el" href="group___h_a_l___t_r_i_g.html#gaa5dc2ec1fefd9681614d5d3143b72f1e" title="trigger error code ">trig_err</a> for the possible return code. </dd></dl>

</div>
</div>
<a id="ga84a508d92e3d6e8ad7a42156f33a2a4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84a508d92e3d6e8ad7a42156f33a2a4b">&#9670;&nbsp;</a></span>hal_trig_sig_gpio_ie_oe()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int hal_trig_sig_gpio_ie_oe </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>pin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>oe</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set trigger signal for GPIO ie/oe. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">port</td><td>GPIO port </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">pin</td><td>GPIO pin </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">oe</td><td>1: oe, 0:ie. Default is ie.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>
<dl class="section see"><dt>See also</dt><dd>enum <a class="el" href="group___h_a_l___t_r_i_g.html#gaa5dc2ec1fefd9681614d5d3143b72f1e" title="trigger error code ">trig_err</a> for the possible return code. </dd></dl>

</div>
</div>
<a id="gaceb52c9679d2ba573343c41ad7586d76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaceb52c9679d2ba573343c41ad7586d76">&#9670;&nbsp;</a></span>hal_trig_sig_gpio_ie_oe_idx()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int hal_trig_sig_gpio_ie_oe_idx </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>pin</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get GPIO ie or oe index for trigger signal. Use <a class="el" href="group___h_a_l___t_r_i_g.html#ga84a508d92e3d6e8ad7a42156f33a2a4b">hal_trig_sig_gpio_ie_oe</a> to select ie/oe. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">port</td><td>GPIO port </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">pin</td><td>GPIO pin</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>GPIO ie or oe trigger signal, enum trig_sig_idx . </dd></dl>

</div>
</div>
<a id="ga6b2f6575510376372c96f15240f736bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b2f6575510376372c96f15240f736bb">&#9670;&nbsp;</a></span>hal_trig_sig_gpio_input_idx()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int hal_trig_sig_gpio_input_idx </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>pin</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get GPIO input index for trigger signal. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">port</td><td>GPIO port </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">pin</td><td>GPIO pin</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>GPIO input trigger signal, enum trig_sig_idx . </dd></dl>

</div>
</div>
<a id="ga978f7135466168d832f54a4a76469ed8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga978f7135466168d832f54a4a76469ed8">&#9670;&nbsp;</a></span>hal_trig_sig_gpio_output_idx()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int hal_trig_sig_gpio_output_idx </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>pin</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get GPIO output index for trigger signal. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">port</td><td>GPIO port </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">pin</td><td>GPIO pin</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>GPIO output trigger signal, enum trig_sig_idx . </dd></dl>

</div>
</div>
<a id="gac60832c487134b3208ba2cdb260e873e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac60832c487134b3208ba2cdb260e873e">&#9670;&nbsp;</a></span>hal_trig_tmr_init_tick()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int hal_trig_tmr_init_tick </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>queue</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>init_val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set trigger timer initial tick value to register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">queue</td><td>Queue id, enum trig_queue. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">init_val</td><td>Initial tick</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>
<dl class="section see"><dt>See also</dt><dd>enum <a class="el" href="group___h_a_l___t_r_i_g.html#gaa5dc2ec1fefd9681614d5d3143b72f1e" title="trigger error code ">trig_err</a> for the possible return code. </dd></dl>

</div>
</div>
<a id="ga61ec7895cb0d02a20d597f91f51033c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61ec7895cb0d02a20d597f91f51033c8">&#9670;&nbsp;</a></span>hal_trig_tmr_reload_tick()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int hal_trig_tmr_reload_tick </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>queue</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>reload_val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set trigger timer reload tick value to register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">queue</td><td>Queue id, enum trig_queue. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">reload_val</td><td>reload tick</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>
<dl class="section see"><dt>See also</dt><dd>enum <a class="el" href="group___h_a_l___t_r_i_g.html#gaa5dc2ec1fefd9681614d5d3143b72f1e" title="trigger error code ">trig_err</a> for the possible return code. </dd></dl>

</div>
</div>
<a id="ga66888f020e9f1ad8f4e350602812ea40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66888f020e9f1ad8f4e350602812ea40">&#9670;&nbsp;</a></span>hal_trig_wait_tmr_cmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int hal_trig_wait_tmr_cmd </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>queue</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>addr_offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structtrig__wait__tmr__cmd__t.html">trig_wait_tmr_cmd_t</a> *&#160;</td>
          <td class="paramname"><em>cmd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>cmd_addr_oft</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write trigger wait timer command. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">queue</td><td>Queue id, enum trig_queue. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">addr_offset</td><td>Command word address offset(not byte address). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cmd</td><td>Set timer command, <a class="el" href="structtrig__wait__tmr__cmd__t.html">trig_wait_tmr_cmd_t</a>. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">cmd_addr_oft</td><td>Command address offset. This is word address offset.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>
<dl class="section see"><dt>See also</dt><dd>enum <a class="el" href="group___h_a_l___t_r_i_g.html#gaa5dc2ec1fefd9681614d5d3143b72f1e" title="trigger error code ">trig_err</a> for the possible return code. </dd></dl>

</div>
</div>
<a id="ga6b395af6cdce039bdda4d1fa5f5abc1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b395af6cdce039bdda4d1fa5f5abc1d">&#9670;&nbsp;</a></span>hal_trig_wr_header()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int hal_trig_wr_header </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>queue</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>trig_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structtrig__hdr__t.html">trig_hdr_t</a> *&#160;</td>
          <td class="paramname"><em>hdr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write trig header. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">queue</td><td>Queue id, enum trig_queue. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">trig_id</td><td>Trig id. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">hdr</td><td>Trig header, <a class="el" href="structtrig__hdr__t.html">trig_hdr_t</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>
<dl class="section see"><dt>See also</dt><dd>enum <a class="el" href="group___h_a_l___t_r_i_g.html#gaa5dc2ec1fefd9681614d5d3143b72f1e" title="trigger error code ">trig_err</a> for the possible return code. </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.14 </li>
  </ul>
</div>
</body>
</html>
