

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Fri Jun 18 14:16:00 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.436 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      105|      105| 0.525 us | 0.525 us |   96|   96| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                          |                                                               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                                 Instance                                 |                             Module                            |   min   |   max   |    min    |    max    | min | max |   Type   |
        +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_145  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1  |        1|        1|  5.000 ns |  5.000 ns |    1|    1| function |
        |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_213  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s  |        1|        1|  5.000 ns |  5.000 ns |    1|    1| function |
        |grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config3_s_fu_249               |tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config3_s               |        1|        1|  5.000 ns |  5.000 ns |    1|    1| function |
        |grp_lstm_stack_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_319              |lstm_stack_ap_fixed_ap_fixed_16_6_5_3_0_config2_s              |       95|       95|  0.475 us |  0.475 us |   96|   96| function |
        |grp_dense_latency_ap_fixed_ap_fixed_config8_0_0_0_0_0_0_fu_345            |dense_latency_ap_fixed_ap_fixed_config8_0_0_0_0_0_0            |        1|        1|  5.000 ns |  5.000 ns |    1|    1| function |
        |call_ret3_relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config5_s_fu_381         |relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config5_s               |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        |call_ret5_relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config7_s_fu_417         |relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config7_s               |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        |grp_softmax_latency_ap_fixed_ap_fixed_softmax_config9_s_fu_453            |softmax_latency_ap_fixed_ap_fixed_softmax_config9_s            |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
        +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        6|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |       44|   2504|    11215|    99333|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      483|     -|
|Register             |        -|      -|     3429|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       44|   2504|    14644|    99822|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        3|     81|        1|       23|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |     20|    ~0   |        5|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+-------+------+-------+-----+
    |                                 Instance                                 |                             Module                            | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+-------+------+-------+-----+
    |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_145  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1  |        0|   1438|  5575|  54099|    0|
    |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_213  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s  |        0|    830|  3073|  26136|    0|
    |grp_dense_latency_ap_fixed_ap_fixed_config8_0_0_0_0_0_0_fu_345            |dense_latency_ap_fixed_ap_fixed_config8_0_0_0_0_0_0            |        0|    144|   481|   3953|    0|
    |grp_lstm_stack_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_319              |lstm_stack_ap_fixed_ap_fixed_16_6_5_3_0_config2_s              |        8|     87|  1991|   4693|    0|
    |call_ret3_relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config5_s_fu_381         |relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config5_s               |        0|      0|     0|    896|    0|
    |call_ret5_relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config7_s_fu_417         |relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config7_s               |        0|      0|     0|    896|    0|
    |grp_softmax_latency_ap_fixed_ap_fixed_softmax_config9_s_fu_453            |softmax_latency_ap_fixed_ap_fixed_softmax_config9_s            |        4|      5|    93|     78|    0|
    |grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config3_s_fu_249               |tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config3_s               |       32|      0|     2|   8582|    0|
    +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+-------+------+-------+-----+
    |Total                                                                     |                                                               |       44|   2504| 11215|  99333|    0|
    +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|   6|           3|           4|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+-----+-----------+-----+-----------+
    |            Name            | LUT | Input Size| Bits| Total Bits|
    +----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                   |  429|         97|    1|         97|
    |ap_enable_reg_pp0_iter0     |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |    9|          2|    1|          2|
    |rnn1_input_V_ap_vld_in_sig  |    9|          2|    1|          2|
    |rnn1_input_V_ap_vld_preg    |    9|          2|    1|          2|
    |rnn1_input_V_blk_n          |    9|          2|    1|          2|
    |rnn1_input_V_in_sig         |    9|          2|  256|        512|
    +----------------------------+-----+-----------+-----+-----------+
    |Total                       |  483|        109|  262|        619|
    +----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                     Name                                    |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                                    |   96|   0|   96|          0|
    |ap_enable_reg_pp0_iter0_reg                                                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                      |    1|   0|    1|          0|
    |grp_softmax_latency_ap_fixed_ap_fixed_softmax_config9_s_fu_453_ap_start_reg  |    1|   0|    1|          0|
    |grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config3_s_fu_249_ap_start_reg     |    1|   0|    1|          0|
    |layer2_out_0_V_reg_1604                                                      |   16|   0|   16|          0|
    |layer2_out_10_V_reg_1654                                                     |   16|   0|   16|          0|
    |layer2_out_11_V_reg_1659                                                     |   16|   0|   16|          0|
    |layer2_out_12_V_reg_1664                                                     |   16|   0|   16|          0|
    |layer2_out_13_V_reg_1669                                                     |   16|   0|   16|          0|
    |layer2_out_14_V_reg_1674                                                     |   16|   0|   16|          0|
    |layer2_out_15_V_reg_1679                                                     |   16|   0|   16|          0|
    |layer2_out_16_V_reg_1684                                                     |   16|   0|   16|          0|
    |layer2_out_17_V_reg_1689                                                     |   16|   0|   16|          0|
    |layer2_out_18_V_reg_1694                                                     |   16|   0|   16|          0|
    |layer2_out_19_V_reg_1699                                                     |   16|   0|   16|          0|
    |layer2_out_1_V_reg_1609                                                      |   16|   0|   16|          0|
    |layer2_out_20_V_reg_1704                                                     |   16|   0|   16|          0|
    |layer2_out_21_V_reg_1709                                                     |   16|   0|   16|          0|
    |layer2_out_22_V_reg_1714                                                     |   16|   0|   16|          0|
    |layer2_out_23_V_reg_1719                                                     |   16|   0|   16|          0|
    |layer2_out_24_V_reg_1724                                                     |   16|   0|   16|          0|
    |layer2_out_25_V_reg_1729                                                     |   16|   0|   16|          0|
    |layer2_out_26_V_reg_1734                                                     |   16|   0|   16|          0|
    |layer2_out_27_V_reg_1739                                                     |   16|   0|   16|          0|
    |layer2_out_28_V_reg_1744                                                     |   16|   0|   16|          0|
    |layer2_out_29_V_reg_1749                                                     |   16|   0|   16|          0|
    |layer2_out_2_V_reg_1614                                                      |   16|   0|   16|          0|
    |layer2_out_30_V_reg_1754                                                     |   16|   0|   16|          0|
    |layer2_out_31_V_reg_1759                                                     |   16|   0|   16|          0|
    |layer2_out_32_V_reg_1764                                                     |   16|   0|   16|          0|
    |layer2_out_33_V_reg_1769                                                     |   16|   0|   16|          0|
    |layer2_out_34_V_reg_1774                                                     |   16|   0|   16|          0|
    |layer2_out_35_V_reg_1779                                                     |   16|   0|   16|          0|
    |layer2_out_36_V_reg_1784                                                     |   16|   0|   16|          0|
    |layer2_out_37_V_reg_1789                                                     |   16|   0|   16|          0|
    |layer2_out_38_V_reg_1794                                                     |   16|   0|   16|          0|
    |layer2_out_39_V_reg_1799                                                     |   16|   0|   16|          0|
    |layer2_out_3_V_reg_1619                                                      |   16|   0|   16|          0|
    |layer2_out_40_V_reg_1804                                                     |   16|   0|   16|          0|
    |layer2_out_41_V_reg_1809                                                     |   16|   0|   16|          0|
    |layer2_out_42_V_reg_1814                                                     |   16|   0|   16|          0|
    |layer2_out_43_V_reg_1819                                                     |   16|   0|   16|          0|
    |layer2_out_44_V_reg_1824                                                     |   16|   0|   16|          0|
    |layer2_out_45_V_reg_1829                                                     |   16|   0|   16|          0|
    |layer2_out_46_V_reg_1834                                                     |   16|   0|   16|          0|
    |layer2_out_47_V_reg_1839                                                     |   16|   0|   16|          0|
    |layer2_out_48_V_reg_1844                                                     |   16|   0|   16|          0|
    |layer2_out_49_V_reg_1849                                                     |   16|   0|   16|          0|
    |layer2_out_4_V_reg_1624                                                      |   16|   0|   16|          0|
    |layer2_out_50_V_reg_1854                                                     |   16|   0|   16|          0|
    |layer2_out_51_V_reg_1859                                                     |   16|   0|   16|          0|
    |layer2_out_52_V_reg_1864                                                     |   16|   0|   16|          0|
    |layer2_out_53_V_reg_1869                                                     |   16|   0|   16|          0|
    |layer2_out_54_V_reg_1874                                                     |   16|   0|   16|          0|
    |layer2_out_55_V_reg_1879                                                     |   16|   0|   16|          0|
    |layer2_out_56_V_reg_1884                                                     |   16|   0|   16|          0|
    |layer2_out_57_V_reg_1889                                                     |   16|   0|   16|          0|
    |layer2_out_58_V_reg_1894                                                     |   16|   0|   16|          0|
    |layer2_out_59_V_reg_1899                                                     |   16|   0|   16|          0|
    |layer2_out_5_V_reg_1629                                                      |   16|   0|   16|          0|
    |layer2_out_60_V_reg_1904                                                     |   16|   0|   16|          0|
    |layer2_out_61_V_reg_1909                                                     |   16|   0|   16|          0|
    |layer2_out_62_V_reg_1914                                                     |   16|   0|   16|          0|
    |layer2_out_63_V_reg_1919                                                     |   16|   0|   16|          0|
    |layer2_out_6_V_reg_1634                                                      |   16|   0|   16|          0|
    |layer2_out_7_V_reg_1639                                                      |   16|   0|   16|          0|
    |layer2_out_8_V_reg_1644                                                      |   16|   0|   16|          0|
    |layer2_out_9_V_reg_1649                                                      |   16|   0|   16|          0|
    |layer3_out_0_V_reg_1924                                                      |   16|   0|   16|          0|
    |layer3_out_10_V_reg_1974                                                     |   16|   0|   16|          0|
    |layer3_out_11_V_reg_1979                                                     |   16|   0|   16|          0|
    |layer3_out_12_V_reg_1984                                                     |   16|   0|   16|          0|
    |layer3_out_13_V_reg_1989                                                     |   16|   0|   16|          0|
    |layer3_out_14_V_reg_1994                                                     |   16|   0|   16|          0|
    |layer3_out_15_V_reg_1999                                                     |   16|   0|   16|          0|
    |layer3_out_16_V_reg_2004                                                     |   16|   0|   16|          0|
    |layer3_out_17_V_reg_2009                                                     |   16|   0|   16|          0|
    |layer3_out_18_V_reg_2014                                                     |   16|   0|   16|          0|
    |layer3_out_19_V_reg_2019                                                     |   16|   0|   16|          0|
    |layer3_out_1_V_reg_1929                                                      |   16|   0|   16|          0|
    |layer3_out_20_V_reg_2024                                                     |   16|   0|   16|          0|
    |layer3_out_21_V_reg_2029                                                     |   16|   0|   16|          0|
    |layer3_out_22_V_reg_2034                                                     |   16|   0|   16|          0|
    |layer3_out_23_V_reg_2039                                                     |   16|   0|   16|          0|
    |layer3_out_24_V_reg_2044                                                     |   16|   0|   16|          0|
    |layer3_out_25_V_reg_2049                                                     |   16|   0|   16|          0|
    |layer3_out_26_V_reg_2054                                                     |   16|   0|   16|          0|
    |layer3_out_27_V_reg_2059                                                     |   16|   0|   16|          0|
    |layer3_out_28_V_reg_2064                                                     |   16|   0|   16|          0|
    |layer3_out_29_V_reg_2069                                                     |   16|   0|   16|          0|
    |layer3_out_2_V_reg_1934                                                      |   16|   0|   16|          0|
    |layer3_out_30_V_reg_2074                                                     |   16|   0|   16|          0|
    |layer3_out_31_V_reg_2079                                                     |   16|   0|   16|          0|
    |layer3_out_32_V_reg_2084                                                     |   16|   0|   16|          0|
    |layer3_out_33_V_reg_2089                                                     |   16|   0|   16|          0|
    |layer3_out_34_V_reg_2094                                                     |   16|   0|   16|          0|
    |layer3_out_35_V_reg_2099                                                     |   16|   0|   16|          0|
    |layer3_out_36_V_reg_2104                                                     |   16|   0|   16|          0|
    |layer3_out_37_V_reg_2109                                                     |   16|   0|   16|          0|
    |layer3_out_38_V_reg_2114                                                     |   16|   0|   16|          0|
    |layer3_out_39_V_reg_2119                                                     |   16|   0|   16|          0|
    |layer3_out_3_V_reg_1939                                                      |   16|   0|   16|          0|
    |layer3_out_40_V_reg_2124                                                     |   16|   0|   16|          0|
    |layer3_out_41_V_reg_2129                                                     |   16|   0|   16|          0|
    |layer3_out_42_V_reg_2134                                                     |   16|   0|   16|          0|
    |layer3_out_43_V_reg_2139                                                     |   16|   0|   16|          0|
    |layer3_out_44_V_reg_2144                                                     |   16|   0|   16|          0|
    |layer3_out_45_V_reg_2149                                                     |   16|   0|   16|          0|
    |layer3_out_46_V_reg_2154                                                     |   16|   0|   16|          0|
    |layer3_out_47_V_reg_2159                                                     |   16|   0|   16|          0|
    |layer3_out_48_V_reg_2164                                                     |   16|   0|   16|          0|
    |layer3_out_49_V_reg_2169                                                     |   16|   0|   16|          0|
    |layer3_out_4_V_reg_1944                                                      |   16|   0|   16|          0|
    |layer3_out_50_V_reg_2174                                                     |   16|   0|   16|          0|
    |layer3_out_51_V_reg_2179                                                     |   16|   0|   16|          0|
    |layer3_out_52_V_reg_2184                                                     |   16|   0|   16|          0|
    |layer3_out_53_V_reg_2189                                                     |   16|   0|   16|          0|
    |layer3_out_54_V_reg_2194                                                     |   16|   0|   16|          0|
    |layer3_out_55_V_reg_2199                                                     |   16|   0|   16|          0|
    |layer3_out_56_V_reg_2204                                                     |   16|   0|   16|          0|
    |layer3_out_57_V_reg_2209                                                     |   16|   0|   16|          0|
    |layer3_out_58_V_reg_2214                                                     |   16|   0|   16|          0|
    |layer3_out_59_V_reg_2219                                                     |   16|   0|   16|          0|
    |layer3_out_5_V_reg_1949                                                      |   16|   0|   16|          0|
    |layer3_out_60_V_reg_2224                                                     |   16|   0|   16|          0|
    |layer3_out_61_V_reg_2229                                                     |   16|   0|   16|          0|
    |layer3_out_62_V_reg_2234                                                     |   16|   0|   16|          0|
    |layer3_out_63_V_reg_2239                                                     |   16|   0|   16|          0|
    |layer3_out_6_V_reg_1954                                                      |   16|   0|   16|          0|
    |layer3_out_7_V_reg_1959                                                      |   16|   0|   16|          0|
    |layer3_out_8_V_reg_1964                                                      |   16|   0|   16|          0|
    |layer3_out_9_V_reg_1969                                                      |   16|   0|   16|          0|
    |layer5_out_0_V_reg_2244                                                      |   16|   0|   16|          0|
    |layer5_out_10_V_reg_2294                                                     |   16|   0|   16|          0|
    |layer5_out_11_V_reg_2299                                                     |   16|   0|   16|          0|
    |layer5_out_12_V_reg_2304                                                     |   16|   0|   16|          0|
    |layer5_out_13_V_reg_2309                                                     |   16|   0|   16|          0|
    |layer5_out_14_V_reg_2314                                                     |   16|   0|   16|          0|
    |layer5_out_15_V_reg_2319                                                     |   16|   0|   16|          0|
    |layer5_out_16_V_reg_2324                                                     |   16|   0|   16|          0|
    |layer5_out_17_V_reg_2329                                                     |   16|   0|   16|          0|
    |layer5_out_18_V_reg_2334                                                     |   16|   0|   16|          0|
    |layer5_out_19_V_reg_2339                                                     |   16|   0|   16|          0|
    |layer5_out_1_V_reg_2249                                                      |   16|   0|   16|          0|
    |layer5_out_20_V_reg_2344                                                     |   16|   0|   16|          0|
    |layer5_out_21_V_reg_2349                                                     |   16|   0|   16|          0|
    |layer5_out_22_V_reg_2354                                                     |   16|   0|   16|          0|
    |layer5_out_23_V_reg_2359                                                     |   16|   0|   16|          0|
    |layer5_out_24_V_reg_2364                                                     |   16|   0|   16|          0|
    |layer5_out_25_V_reg_2369                                                     |   16|   0|   16|          0|
    |layer5_out_26_V_reg_2374                                                     |   16|   0|   16|          0|
    |layer5_out_27_V_reg_2379                                                     |   16|   0|   16|          0|
    |layer5_out_28_V_reg_2384                                                     |   16|   0|   16|          0|
    |layer5_out_29_V_reg_2389                                                     |   16|   0|   16|          0|
    |layer5_out_2_V_reg_2254                                                      |   16|   0|   16|          0|
    |layer5_out_30_V_reg_2394                                                     |   16|   0|   16|          0|
    |layer5_out_31_V_reg_2399                                                     |   16|   0|   16|          0|
    |layer5_out_3_V_reg_2259                                                      |   16|   0|   16|          0|
    |layer5_out_4_V_reg_2264                                                      |   16|   0|   16|          0|
    |layer5_out_5_V_reg_2269                                                      |   16|   0|   16|          0|
    |layer5_out_6_V_reg_2274                                                      |   16|   0|   16|          0|
    |layer5_out_7_V_reg_2279                                                      |   16|   0|   16|          0|
    |layer5_out_8_V_reg_2284                                                      |   16|   0|   16|          0|
    |layer5_out_9_V_reg_2289                                                      |   16|   0|   16|          0|
    |layer7_out_0_V_reg_2404                                                      |   16|   0|   16|          0|
    |layer7_out_10_V_reg_2454                                                     |   16|   0|   16|          0|
    |layer7_out_11_V_reg_2459                                                     |   16|   0|   16|          0|
    |layer7_out_12_V_reg_2464                                                     |   16|   0|   16|          0|
    |layer7_out_13_V_reg_2469                                                     |   16|   0|   16|          0|
    |layer7_out_14_V_reg_2474                                                     |   16|   0|   16|          0|
    |layer7_out_15_V_reg_2479                                                     |   16|   0|   16|          0|
    |layer7_out_16_V_reg_2484                                                     |   16|   0|   16|          0|
    |layer7_out_17_V_reg_2489                                                     |   16|   0|   16|          0|
    |layer7_out_18_V_reg_2494                                                     |   16|   0|   16|          0|
    |layer7_out_19_V_reg_2499                                                     |   16|   0|   16|          0|
    |layer7_out_1_V_reg_2409                                                      |   16|   0|   16|          0|
    |layer7_out_20_V_reg_2504                                                     |   16|   0|   16|          0|
    |layer7_out_21_V_reg_2509                                                     |   16|   0|   16|          0|
    |layer7_out_22_V_reg_2514                                                     |   16|   0|   16|          0|
    |layer7_out_23_V_reg_2519                                                     |   16|   0|   16|          0|
    |layer7_out_24_V_reg_2524                                                     |   16|   0|   16|          0|
    |layer7_out_25_V_reg_2529                                                     |   16|   0|   16|          0|
    |layer7_out_26_V_reg_2534                                                     |   16|   0|   16|          0|
    |layer7_out_27_V_reg_2539                                                     |   16|   0|   16|          0|
    |layer7_out_28_V_reg_2544                                                     |   16|   0|   16|          0|
    |layer7_out_29_V_reg_2549                                                     |   16|   0|   16|          0|
    |layer7_out_2_V_reg_2414                                                      |   16|   0|   16|          0|
    |layer7_out_30_V_reg_2554                                                     |   16|   0|   16|          0|
    |layer7_out_31_V_reg_2559                                                     |   16|   0|   16|          0|
    |layer7_out_3_V_reg_2419                                                      |   16|   0|   16|          0|
    |layer7_out_4_V_reg_2424                                                      |   16|   0|   16|          0|
    |layer7_out_5_V_reg_2429                                                      |   16|   0|   16|          0|
    |layer7_out_6_V_reg_2434                                                      |   16|   0|   16|          0|
    |layer7_out_7_V_reg_2439                                                      |   16|   0|   16|          0|
    |layer7_out_8_V_reg_2444                                                      |   16|   0|   16|          0|
    |layer7_out_9_V_reg_2449                                                      |   16|   0|   16|          0|
    |rnn1_input_V_ap_vld_preg                                                     |    1|   0|    1|          0|
    |rnn1_input_V_preg                                                            |  256|   0|  256|          0|
    +-----------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                        | 3429|   0| 3429|          0|
    +-----------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_done                  | out |    1| ap_ctrl_hs |     myproject    | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |     myproject    | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |     myproject    | return value |
|rnn1_input_V             |  in |  256|   ap_vld   |   rnn1_input_V   |    pointer   |
|rnn1_input_V_ap_vld      |  in |    1|   ap_vld   |   rnn1_input_V   |    pointer   |
|layer9_out_0_V           | out |   16|   ap_vld   |  layer9_out_0_V  |    pointer   |
|layer9_out_0_V_ap_vld    | out |    1|   ap_vld   |  layer9_out_0_V  |    pointer   |
|layer9_out_1_V           | out |   16|   ap_vld   |  layer9_out_1_V  |    pointer   |
|layer9_out_1_V_ap_vld    | out |    1|   ap_vld   |  layer9_out_1_V  |    pointer   |
|layer9_out_2_V           | out |   16|   ap_vld   |  layer9_out_2_V  |    pointer   |
|layer9_out_2_V_ap_vld    | out |    1|   ap_vld   |  layer9_out_2_V  |    pointer   |
|layer9_out_3_V           | out |   16|   ap_vld   |  layer9_out_3_V  |    pointer   |
|layer9_out_3_V_ap_vld    | out |    1|   ap_vld   |  layer9_out_3_V  |    pointer   |
|layer9_out_4_V           | out |   16|   ap_vld   |  layer9_out_4_V  |    pointer   |
|layer9_out_4_V_ap_vld    | out |    1|   ap_vld   |  layer9_out_4_V  |    pointer   |
|const_size_in_1          | out |   16|   ap_vld   |  const_size_in_1 |    pointer   |
|const_size_in_1_ap_vld   | out |    1|   ap_vld   |  const_size_in_1 |    pointer   |
|const_size_out_1         | out |   16|   ap_vld   | const_size_out_1 |    pointer   |
|const_size_out_1_ap_vld  | out |    1|   ap_vld   | const_size_out_1 |    pointer   |
+-------------------------+-----+-----+------------+------------------+--------------+

