#ifndef __88PM822_DBG_H__
#define __88PM822_DBG_H__

#include <linux/mfd/88pm822.h>

struct reg_blk_info {
	char *blk_name;		/* register block name */
	int start_addr;		/* block start address in 88PM822 */
	int num_regs;		/* number of registers */
};

struct reg_details {
	char *reg_name;	/* Register name */
	int valid;	/* is this a valid register */
};

#define MAX_PM822_REGS	1024

#define PM822_REG_INIT(_reg_addr, _name)	\
	[_reg_addr] = {				\
		.reg_name = _name,		\
		.valid = 1,			\
	}

#define PM822_POWER_REG_INIT(_reg_addr, _name)	\
	[_reg_addr+PM822_BASE_REG_NUM] = {				\
		.reg_name = _name,		\
		.valid = 1,			\
	}

#define PM822_GPADC_REG_INIT(_reg_addr, _name)	\
	[_reg_addr+PM822_BASE_REG_NUM+PM822_POWER_REG_NUM] = {				\
		.reg_name = _name,		\
		.valid = 1,			\
	}

struct reg_details pm822_reg_map[MAX_PM822_REGS] = {
	/* Base 1. System Monitor Registers */
	PM822_REG_INIT(PM822_CHIP_ID,	"CHIP_ID"),
	PM822_REG_INIT(PM822_STATUS1,	"STATUS1"),
	PM822_REG_INIT(PM822_INT_STATUS1,	"INT_STATUS1"),
	PM822_REG_INIT(PM822_INT_STATUS2,	"INT_STATUS2"),
	PM822_REG_INIT(PM822_INT_STATUS3,	"INT_STATUS3"),
	PM822_REG_INIT(PM822_INT_EN1,	"INT_EN1"),
	PM822_REG_INIT(PM822_INT_EN2,	"INT_EN2"),
	PM822_REG_INIT(PM822_INT_EN3,	"INT_EN3"),
	PM822_REG_INIT(PM822_WAKEUP1,	"WAKEUP1"),
	PM822_REG_INIT(PM822_WAKEUP2,	"WAKEUP2"),
	PM822_REG_INIT(PM822_POWER_UP_LOG,	"POWER_UP_LOG"),
	PM822_REG_INIT(0x11,	"PLATFORM_MODE"),
	PM822_REG_INIT(0x12,	"FIRST_FAULT_SUPPLY"),
	PM822_REG_INIT(0x1D,	"WATCHDOG"),
	PM822_REG_INIT(0x1F,	"TEST_PAGE"),

	/* Base 2. Reference and Low Power Registers */
	PM822_REG_INIT(PM822_LOW_POWER1,	"LOW_POWER1"),
	PM822_REG_INIT(PM822_LOW_POWER2,	"LOW_POWER2"),
	PM822_REG_INIT(PM822_LOW_POWER_CONFIG3,	"LOW_POWER_CONFIG3"),
	PM822_REG_INIT(PM822_LOW_POWER_CONFIG4,	"LOW_POWER_CONFIG4"),
	PM822_REG_INIT(PM822_LOW_POWER_CONFIG5,	"LOW_POWER_CONFIG5"),

	/* Base 3. GPIO Registers */
	PM822_REG_INIT(PM822_GPIO0_CTRL,		"GPIO0_CTRL"),
	PM822_REG_INIT(PM822_GPIO1_CTRL,		"GPIO1_CTRL"),
	PM822_REG_INIT(PM822_GPIO2_CTRL,		"GPIO2_CTRL"),
	PM822_REG_INIT(PM822_GPIO3_CTRL,		"GPIO3_CTRL"),
	PM822_REG_INIT(PM822_HEADSET_CNTRL,	"HEADSET_CTRL"),
	PM822_REG_INIT(PM822_MIC_CNTRL,	"MIC_CNTRL"),

	/* Base 4. PWM Registers */
	PM822_REG_INIT(PM822_PWM1,	"PWM1"),
	PM822_REG_INIT(PM822_PWM2,	"PWM2"),
	PM822_REG_INIT(PM822_PWM3,	"PWM3"),
	PM822_REG_INIT(PM822_PWM4,	"PWM4"),

	/* Base 5. Class D Speaker Driver Registers */
	PM822_REG_INIT(0x48,	"CLASS_D1"),

	/* Base 6. Oscillator Control Registers */
	PM822_REG_INIT(PM822_OSC_CTRL1,	"OSC_CTRL1"),
	PM822_REG_INIT(PM822_OSC_CTRL2,	"OSC_CTRL2"),
	PM822_REG_INIT(PM822_OSC_CTRL3,	"OSC_CTRL3"),
	PM822_REG_INIT(PM822_OSC_CTRL4,	"OSC_CTRL4"),
	PM822_REG_INIT(PM822_OSC_CTRL5,	"OSC_CTRL5"),
	PM822_REG_INIT(PM822_OSC_CTRL6,	"OSC_CTRL6"),
	PM822_REG_INIT(PM822_OSC_CTRL7,	"OSC_CTRL7"),
	PM822_REG_INIT(PM822_OSC_CTRL8,	"OSC_CTRL8"),
	PM822_REG_INIT(PM822_OSC_CTRL9,	"OSC_CTRL9"),
	PM822_REG_INIT(PM822_OSC_CTRL11,	"OSC_CTRL11"),
	PM822_REG_INIT(PM822_OSC_CTRL12,	"OSC_CTRL12"),
	PM822_REG_INIT(PM822_OSC_CTRL13,	"OSC_CTRL13"),

	/* Base 7. RTC Registers */
	PM822_REG_INIT(PM822_RTC_CTRL,	"RTC_CTRL"),
	PM822_REG_INIT(PM822_RTC_COUNTER1,	"RTC_COUNTER1"),
	PM822_REG_INIT(PM822_RTC_COUNTER2,	"RTC_COUNTER2"),
	PM822_REG_INIT(PM822_RTC_COUNTER3,	"RTC_COUNTER3"),
	PM822_REG_INIT(PM822_RTC_COUNTER4,	"RTC_COUNTER4"),
	PM822_REG_INIT(PM822_RTC_EXPIRE1_1,	"RTC_EXPIRE1_1"),
	PM822_REG_INIT(PM822_RTC_EXPIRE1_2,	"RTC_EXPIRE1_2"),
	PM822_REG_INIT(PM822_RTC_EXPIRE1_3,	"RTC_EXPIRE1_3"),
	PM822_REG_INIT(PM822_RTC_EXPIRE1_4,	"RTC_EXPIRE1_4"),
	PM822_REG_INIT(PM822_RTC_TRIM1,	"RTC_TRIM1"),
	PM822_REG_INIT(PM822_RTC_TRIM2,	"RTC_TRIM2"),
	PM822_REG_INIT(PM822_RTC_TRIM3,	"RTC_TRIM3"),
	PM822_REG_INIT(PM822_RTC_TRIM4,	"RTC_TRIM4"),
	PM822_REG_INIT(PM822_RTC_EXPIRE2_1,	"PM822_RTC_EXPIRE2_1"),
	PM822_REG_INIT(PM822_RTC_EXPIRE2_2,	"PM822_RTC_EXPIRE2_2"),
	PM822_REG_INIT(PM822_RTC_EXPIRE2_3,	"PM822_RTC_EXPIRE2_3"),
	PM822_REG_INIT(PM822_RTC_EXPIRE2_4,	"PM822_RTC_EXPIRE2_4"),
	PM822_REG_INIT(PM822_RTC_MISC1,	"RTC_MISC1"),
	PM822_REG_INIT(PM822_RTC_MISC2,	"RTC_MISC2"),
	PM822_REG_INIT(PM822_RTC_MISC3,	"RTC_MISC3"),
	PM822_REG_INIT(PM822_RTC_MISC4,	"RTC_MISC4"),
	PM822_REG_INIT(PM822_RTC_MISC5,	"RTC_MISC5"),
	PM822_REG_INIT(PM822_RTC_MISC6,	"RTC_MISC6"),
	PM822_REG_INIT(PM822_RTC_MISC7,	"RTC_MISC7"),
	PM822_REG_INIT(PM822_USER_DATA1,	"USER_DATA1"),
	PM822_REG_INIT(PM822_USER_DATA2,	"USER_DATA2"),
	PM822_REG_INIT(PM822_USER_DATA3,	"USER_DATA3"),
	PM822_REG_INIT(PM822_USER_DATA4,	"USER_DATA4"),
	PM822_REG_INIT(PM822_USER_DATA5,	"USER_DATA5"),
	PM822_REG_INIT(PM822_USER_DATA6,	"USER_DATA6"),
	PM822_REG_INIT(PM822_POWER_DOWN_LOG1,	"POWER_DOWN_LOG1"),
	PM822_REG_INIT(PM822_POWER_DOWN_LOG2,	"POWER_DOWN_LOG2"),

	/* Power Registers */
	PM822_POWER_REG_INIT(0x1,	"BUCK_POWER_GOOD_STATUS"),
	PM822_POWER_REG_INIT(0x2,	"LDO_POWER_GOOD_STATUS1"),
	PM822_POWER_REG_INIT(0x3,	"LDO_POWER_GOOD_STATUS2"),
	PM822_POWER_REG_INIT(0x6,	"LDO_LAST_GROUP"),
	PM822_POWER_REG_INIT(PM822_LDO1,	"LDO1"),
	PM822_POWER_REG_INIT(PM822_LDO2_AUDIO,	"LDO2_AUDIO"),
	PM822_POWER_REG_INIT(PM822_LDO2,	"LDO2"),
	PM822_POWER_REG_INIT(PM822_LDO3,	"LDO3"),
	PM822_POWER_REG_INIT(PM822_LDO4,	"LDO4"),
	PM822_POWER_REG_INIT(PM822_LDO5,	"LDO5"),
	PM822_POWER_REG_INIT(PM822_LDO6,	"LDO6"),
	PM822_POWER_REG_INIT(PM822_LDO7,	"LDO7"),
	PM822_POWER_REG_INIT(PM822_LDO8,	"LDO8"),
	PM822_POWER_REG_INIT(PM822_LDO9,	"LDO9"),
	PM822_POWER_REG_INIT(PM822_LDO10,	"LDO10"),
	PM822_POWER_REG_INIT(PM822_LDO11,	"LDO11"),
	PM822_POWER_REG_INIT(PM822_LDO12,	"LDO12"),
	PM822_POWER_REG_INIT(PM822_LDO13,	"LDO13"),
	PM822_POWER_REG_INIT(PM822_LDO14,	"LDO14"),

	/* Power 1. Buck Voltage Set Registers */
	PM822_POWER_REG_INIT(PM822_BUCK1_SLP,	"BUCK1_SLP"),
	PM822_POWER_REG_INIT(PM822_BUCK2_SLP,	"BUCK2_SLP"),
	PM822_POWER_REG_INIT(PM822_BUCK3_SLP,	"BUCK3_SLP"),
	PM822_POWER_REG_INIT(PM822_BUCK4_SLP,	"BUCK4_SLP"),
	PM822_POWER_REG_INIT(PM822_BUCK5_SLP,	"BUCK5_SLP"),
	PM822_POWER_REG_INIT(PM822_AUDIO_MODE,	"AUDIO_MODE"),
	PM822_POWER_REG_INIT(0x3A,	"BUCK_DRIVE_SEL1"),
	PM822_POWER_REG_INIT(0x3B,	"BUCK_DRIVE_SEL2"),
	PM822_POWER_REG_INIT(PM822_BUCK1,	"BUCK1"),
	PM822_POWER_REG_INIT(0x3D,	"BUCK1_1"),
	PM822_POWER_REG_INIT(0x3E,	"BUCK1_2"),
	PM822_POWER_REG_INIT(0x3F,	"BUCK1_3"),
	PM822_POWER_REG_INIT(PM822_BUCK2,	"BUCK2"),
	PM822_POWER_REG_INIT(PM822_BUCK3,	"BUCK3"),
	PM822_POWER_REG_INIT(PM822_BUCK3_1,	"BUCK3_1"),
	PM822_POWER_REG_INIT(PM822_BUCK3_2,	"BUCK3_2"),
	PM822_POWER_REG_INIT(PM822_BUCK3_3,	"BUCK3_3"),
	PM822_POWER_REG_INIT(PM822_BUCK4,	"BUCK4"),
	PM822_POWER_REG_INIT(PM822_BUCK5,	"BUCK5"),
	PM822_POWER_REG_INIT(0x47,	"BUCK5_1"),
	PM822_POWER_REG_INIT(0x48,	"BUCK5_2"),
	PM822_POWER_REG_INIT(0x49,	"BUCK5_3"),

	/* Power 2. Buck/LDO Enable, Group and Sleep Registers */
	PM822_POWER_REG_INIT(PM822_BUCK_EN1,	"BUCK_EN1"),
	PM822_POWER_REG_INIT(PM822_LDO1_8_EN1,	"LDO1_8_EN"),
	PM822_POWER_REG_INIT(PM822_LDO9_14_EN1,	"LDO9_14_EN1"),
	PM822_POWER_REG_INIT(PM822_MISC_EN1,	"MISC_EN1"),
	PM822_POWER_REG_INIT(PM822_BUCK_EN2,	"BUCK_EN2"),
	PM822_POWER_REG_INIT(PM822_LDO1_8_EN2,	"LDO1_8_EN2"),
	PM822_POWER_REG_INIT(PM822_LDO9_14_EN2,	"LDO9_14_EN2"),
	PM822_POWER_REG_INIT(PM822_MISC_EN3,	"MISC_EN3"),
	PM822_POWER_REG_INIT(PM822_BUCK_SLP1,	"BUCK_SLP1"),
	PM822_POWER_REG_INIT(PM822_BUCK_SLP2,	"BUCK_SLP2"),
	PM822_POWER_REG_INIT(PM822_LDO_SLP1,	"LDO_SLP1"),
	PM822_POWER_REG_INIT(PM822_LDO_SLP2,	"LDO_SLP2"),
	PM822_POWER_REG_INIT(PM822_LDO_SLP3,	"LDO_SLP3"),
	PM822_POWER_REG_INIT(PM822_LDO_SLP4,	"LDO_SLP4"),
	PM822_POWER_REG_INIT(0x63,	"SW_SLP_MODE"),
	PM822_POWER_REG_INIT(0x64,	"BUCK_GROUP1"),
	PM822_POWER_REG_INIT(0x65,	"BUCK_GROUP2"),
	PM822_POWER_REG_INIT(0x66,	"BUCK_GROUP3"),
	PM822_POWER_REG_INIT(0x68,	"LDO_GROUP1"),
	PM822_POWER_REG_INIT(0x69,	"LDO_GROUP2"),
	PM822_POWER_REG_INIT(0x6A,	"LDO_GROUP3"),
	PM822_POWER_REG_INIT(0x6B,	"LDO_GROUP4"),
	PM822_POWER_REG_INIT(0x6C,	"LDO_GROUP5"),
	PM822_POWER_REG_INIT(0x6D,	"LDO_GROUP6"),
	PM822_POWER_REG_INIT(0x6E,	"LDO_GROUP7"),
	PM822_POWER_REG_INIT(0x77,	"SW1_GROUP"),

	/* Power 3. Buck Misc Registers */
	PM822_POWER_REG_INIT(0x78,	"BUCK1_MISC1"),
	PM822_POWER_REG_INIT(0x79,	"BUCK1_MISC2"),
	PM822_POWER_REG_INIT(0x7A,	"BUCK1_MISC3"),
	PM822_POWER_REG_INIT(0x7B,	"BUCK2_MISC1"),
	PM822_POWER_REG_INIT(0x7C,	"BUCK2_MISC2"),
	PM822_POWER_REG_INIT(0x7D,	"BUCK2_MISC3"),
	PM822_POWER_REG_INIT(0x7E,	"BUCK3_MISC1"),
	PM822_POWER_REG_INIT(0x7F,	"BUCK3_MISC2"),
	PM822_POWER_REG_INIT(0x80,	"BUCK3_MISC3"),
	PM822_POWER_REG_INIT(0x81,	"BUCK4_MISC1"),
	PM822_POWER_REG_INIT(0x82,	"BUCK4_MISC2"),
	PM822_POWER_REG_INIT(0x83,	"BUCK4_MISC3"),
	PM822_POWER_REG_INIT(0x84,	"BUCK5_MISC1"),
	PM822_POWER_REG_INIT(0x85,	"BUCK5_MISC2"),
	PM822_POWER_REG_INIT(0x86,	"BUCK5_MISC3"),
	PM822_POWER_REG_INIT(0x8E,	"SW1_MISC"),
	PM822_POWER_REG_INIT(0x8F,	"BUCK_SHARED_CONTROL"),

	/* Power 4. LDO Misc Registers */
	PM822_POWER_REG_INIT(0x90,	"LDO_MISC1"),
	PM822_POWER_REG_INIT(0x91,	"LDO_MISC2"),
	PM822_POWER_REG_INIT(0x92,	"LDO_MISC3"),
	PM822_POWER_REG_INIT(0x93,	"LDO_MISC4"),
	PM822_POWER_REG_INIT(0x94,	"LDO_MISC5"),
	PM822_POWER_REG_INIT(0x95,	"LDO_MISC6"),
	PM822_POWER_REG_INIT(0x96,	"LDO_MISC7"),
	PM822_POWER_REG_INIT(0x97,	"LDO_MISC8"),
	PM822_POWER_REG_INIT(0x98,	"LDO_MISC9"),

	/* GPADC 1. GPADC Configuration Registers */
	PM822_GPADC_REG_INIT(PM822_GPADC_MEAS_EN1,	"GPADC_MEAS_EN1"),
	PM822_GPADC_REG_INIT(PM822_GPADC_MEAS_EN2,	"GPADC_MEAS_EN2"),
	PM822_GPADC_REG_INIT(PM822_GPADC_MISC_CONFIG1,	"GPADC_MISC_CONFIG1"),
	PM822_GPADC_REG_INIT(PM822_GPADC_MISC_CONFIG2,	"GPADC_MISC_CONFIG2"),
	PM822_GPADC_REG_INIT(PM822_GPADC_MEAS_OFF1,	"GPADC_MEAS_OFF1"),
	PM822_GPADC_REG_INIT(PM822_GPADC_MEAS_OFF2,	"GPADC_MEAS_OFF2"),
	PM822_GPADC_REG_INIT(PM822_GPADC_MISC_CONFIG3,	"GPADC_MISC_CONFIG3"),
	PM822_GPADC_REG_INIT(PM822_GPADC_BIAS1,	"GPADC_BIAS1"),
	PM822_GPADC_REG_INIT(PM822_GPADC_BIAS2,	"GPADC_BIAS2"),
	PM822_GPADC_REG_INIT(PM822_GPADC_BIAS3,	"GPADC_BIAS3"),
	PM822_GPADC_REG_INIT(PM822_GPADC_BIAS4,	"GPADC_BIAS4"),
	PM822_GPADC_REG_INIT(0x13,	"GPADC_SW_CAL"),
	PM822_GPADC_REG_INIT(PM822_GPADC_BIAS_EN1,	"GPADC_BIAS_EN1"),
	PM822_GPADC_REG_INIT(PM822_VBAT_LOW_TH,	"VBAT_LOW_TH"),
	PM822_GPADC_REG_INIT(PM822_VSYS_LOW_TH,	"VSYS_LOW_TH"),
	PM822_GPADC_REG_INIT(PM822_TINT_LOW_TH,	"VINT_LOW_TH"),
	PM822_GPADC_REG_INIT(PM822_GPADC0_LOW_TH,	"GPADC0_LOW_TH"),
	PM822_GPADC_REG_INIT(PM822_GPADC1_LOW_TH,	"GPADC1_LOW_TH"),
	PM822_GPADC_REG_INIT(PM822_GPADC2_LOW_TH,	"GPADC2_LOW_TH"),
	PM822_GPADC_REG_INIT(PM822_GPADC3_LOW_TH,	"GPADC3_LOW_TH"),
	PM822_GPADC_REG_INIT(PM822_MIC_DET_LOW_TH,	"MIC_DET_LOW_TH"),
	PM822_GPADC_REG_INIT(PM822_VBAT_UPP_TH,	"VBAT_UPP_TH"),
	PM822_GPADC_REG_INIT(PM822_VSYS_UPP_TH,	"VSYS_UPP_TH"),
	PM822_GPADC_REG_INIT(PM822_TINT_UPP_TH,	"VCHG_UPP_TH"),
	PM822_GPADC_REG_INIT(PM822_GPADC0_UPP_TH,	"GPADC0_UPP_TH"),
	PM822_GPADC_REG_INIT(PM822_GPADC1_UPP_TH,	"GPADC1_UPP_TH"),
	PM822_GPADC_REG_INIT(PM822_GPADC2_UPP_TH,	"GPADC2_UPP_TH"),
	PM822_GPADC_REG_INIT(PM822_GPADC3_UPP_TH,	"GPADC3_UPP_TH"),
	PM822_GPADC_REG_INIT(PM822_MIC_DET_UPP_TH,	"MIC_DET_UPP_TH"),
	PM822_GPADC_REG_INIT(0x38,	"GPADC_TEST_CONF"),
	PM822_GPADC_REG_INIT(PM822_VBBAT_MEAS1,	"VBBAT_MEAS1"),
	PM822_GPADC_REG_INIT(PM822_VBBAT_MEAS2,	"VBBAT_MEAS2"),
	PM822_GPADC_REG_INIT(PM822_VBAT_MEAS1,	"VBAT_MEAS1"),
	PM822_GPADC_REG_INIT(PM822_VBAT_MEAS2,	"VBAT_MEAS2"),
	PM822_GPADC_REG_INIT(PM822_VSYS_MEAS1,	"VSYS_MEAS1"),
	PM822_GPADC_REG_INIT(PM822_VSYS_MEAS2,	"VSYS_MEAS2"),
	PM822_GPADC_REG_INIT(PM822_TINT_MEAS1,	"TINT_MEAS1"),
	PM822_GPADC_REG_INIT(PM822_TINT_MEAS2,	"TINT_MEAS2"),
	PM822_GPADC_REG_INIT(0x52,	"VBAT_MEAS1"),
	PM822_GPADC_REG_INIT(0x53,	"VBAT_MEAS2"),
	PM822_GPADC_REG_INIT(PM822_GPADC0_MEAS1,	"GPADC0_MEAS1"),
	PM822_GPADC_REG_INIT(PM822_GPADC0_MEAS2,	"GPADC0_MEAS2"),
	PM822_GPADC_REG_INIT(PM822_GPADC1_MEAS1,	"GPADC1_MEAS1"),
	PM822_GPADC_REG_INIT(PM822_GPADC1_MEAS2,	"GPADC1_MEAS2"),
	PM822_GPADC_REG_INIT(PM822_GPADC2_MEAS1,	"GPADC2_MEAS1"),
	PM822_GPADC_REG_INIT(PM822_GPADC2_MEAS2,	"GPADC2_MEAS2"),
	PM822_GPADC_REG_INIT(PM822_GPADC3_MEAS1,	"GPADC3_MEAS1"),
	PM822_GPADC_REG_INIT(PM822_GPADC3_MEAS2,	"GPADC3_MEAS2"),
	PM822_GPADC_REG_INIT(PM822_MIC_DET_MEAS1,	"MIC_DET_MEAS1"),
	PM822_GPADC_REG_INIT(PM822_MIC_DET_MEAS2,	"MIC_DET_MEAS2"),

	/* GPADC 2. GPADC Min Registers */
	PM822_GPADC_REG_INIT(0x80,	"VBAT_MIN1"),
	PM822_GPADC_REG_INIT(0x81,	"VBAT_MIN2"),
	PM822_GPADC_REG_INIT(0x82,	"VSYS_MIN1"),
	PM822_GPADC_REG_INIT(0x83,	"VSYS_MIN2"),
	PM822_GPADC_REG_INIT(0x86,	"GPADC3_MIN1"),
	PM822_GPADC_REG_INIT(0x87,	"GPADC3_MIN2"),
	PM822_GPADC_REG_INIT(0x88,	"MIC_DET_MIN1"),
	PM822_GPADC_REG_INIT(0x89,	"MIC_DET_MIN2"),
	PM822_GPADC_REG_INIT(0x8A,	"TST_MIN1"),
	PM822_GPADC_REG_INIT(0x8B,	"TST_MIN2"),

	/* GPADC 3. GPADC Max Registers */
	PM822_GPADC_REG_INIT(0x90,	"VBAT_MAX1"),
	PM822_GPADC_REG_INIT(0x91,	"VBAT_MAX2"),
	PM822_GPADC_REG_INIT(0x92,	"VSYS_MAX1"),
	PM822_GPADC_REG_INIT(0x93,	"VSYS_MAX2"),
	PM822_GPADC_REG_INIT(0x96,	"GPADC3_MAX1"),
	PM822_GPADC_REG_INIT(0x97,	"GPADC3_MAX2"),
	PM822_GPADC_REG_INIT(0x98,	"MIC_DET_MAX1"),
	PM822_GPADC_REG_INIT(0x99,	"MIC_DET_MAX2"),
	PM822_GPADC_REG_INIT(0x9A,	"TST_MAX1"),
	PM822_GPADC_REG_INIT(0x9B,	"TST_MAX2"),

	/* GPADC 4. GPADC Average Registers */
	PM822_GPADC_REG_INIT(PM822_VBAT_AVG,	"VBAT_AVG1"),
	PM822_GPADC_REG_INIT(PM822_VBAT_AVG2,	"VBAT_AVG2"),
	PM822_GPADC_REG_INIT(PM822_VSYS_AVG,	"VSYS_AVG1"),
	PM822_GPADC_REG_INIT(PM822_VSYS_AVG2,	"VSYS_AVG2"),
	PM822_GPADC_REG_INIT(PM822_GPADC3_AVG1,	"GPADC3_AVG1"),
	PM822_GPADC_REG_INIT(PM822_GPADC3_AVG2,	"GPADC3_AVG2"),
	PM822_GPADC_REG_INIT(PM822_MIC_DET_AVG1,	"MIC_DET_AVG1"),
	PM822_GPADC_REG_INIT(PM822_MIC_DET_AVG2,	"MIC_DET_AVG2"),

	/* GPADC 5. GPADC Misc Registers */
	PM822_GPADC_REG_INIT(PM822_VBAT_SLP,	"VBAT_SLP1"),
	PM822_GPADC_REG_INIT(0xB1,	"VBAT_SLP2"),
	PM822_GPADC_REG_INIT(0xB2,	"TST_MEAS1"),
	PM822_GPADC_REG_INIT(0xB3,	"TST_MEAS2"),

	/* GPADC 6. GPADC SPARE VRTC Registers */
	PM822_GPADC_REG_INIT(0xC0,	"GPADC_SPARE_0"),
	PM822_GPADC_REG_INIT(0xC1,	"GPADC_SPARE_1"),
	PM822_GPADC_REG_INIT(0xC2,	"GPADC_SPARE_2"),
	PM822_GPADC_REG_INIT(0xC3,	"GPADC_SPARE_3"),
	PM822_GPADC_REG_INIT(0xC4,	"GPADC_SPARE_4"),
	PM822_GPADC_REG_INIT(0xC5,	"GPADC_SPARE_5"),
	PM822_GPADC_REG_INIT(0xC6,	"GPADC_SPARE_6"),
	PM822_GPADC_REG_INIT(0xC7,	"GPADC_SPARE_7"),
};

struct reg_blk_info base_blk = {
	.blk_name	= "BASE",
	.start_addr	= PM822_CHIP_ID,
	.num_regs	= PM822_BASE_REG_NUM,
};

struct reg_blk_info power_blk = {
	.blk_name	= "POWER",
	.start_addr	= PM822_BASE_REG_NUM,
	.num_regs	= PM822_POWER_REG_NUM,
};

struct reg_blk_info gpadc_blk = {
	.blk_name	= "GPADC",
	.start_addr	= PM822_BASE_REG_NUM+PM822_POWER_REG_NUM,
	.num_regs	= PM822_GPADC_REG_NUM,
};
#endif /* __88PM822_DBG_H__ */
