Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Dec  3 19:32:29 2020
| Host         : DESKTOP-4E9RQGN running 64-bit major release  (build 9200)
| Command      : report_methodology -file conv_3x3_strm_methodology_drc_routed.rpt -pb conv_3x3_strm_methodology_drc_routed.pb -rpx conv_3x3_strm_methodology_drc_routed.rpx
| Design       : conv_3x3_strm
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_conv_3x3_strm
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 25
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 25         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ap_rst relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on ap_start relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on in_stream_V_dout[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on in_stream_V_dout[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on in_stream_V_dout[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on in_stream_V_dout[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on in_stream_V_dout[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on in_stream_V_dout[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on in_stream_V_dout[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on in_stream_V_dout[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on in_stream_V_empty_n relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on out_stream_V_full_n relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on ap_done relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on ap_idle relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on ap_ready relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on in_stream_V_read relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on out_stream_V_din[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on out_stream_V_din[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on out_stream_V_din[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on out_stream_V_din[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on out_stream_V_din[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on out_stream_V_din[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on out_stream_V_din[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on out_stream_V_din[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on out_stream_V_write relative to clock(s) ap_clk
Related violations: <none>


