Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue May 13 19:51:41 2025
| Host         : shivanshu running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Asyn_cntr_timing_summary_routed.rpt -pb Asyn_cntr_timing_summary_routed.pb -rpx Asyn_cntr_timing_summary_routed.rpx -warn_on_violation
| Design       : Asyn_cntr
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   12          inf        0.000                      0                   12           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.783ns  (logic 3.989ns (58.801%)  route 2.795ns (41.199%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE                         0.000     0.000 r  q_reg[1]/C
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.459     0.459 r  q_reg[1]/Q
                         net (fo=3, routed)           2.795     3.254    cnt_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.783 r  cnt_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.783    cnt[1]
    E19                                                               r  cnt[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.064ns  (logic 3.964ns (65.363%)  route 2.100ns (34.637%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  q_reg[0]/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.459     0.459 r  q_reg[0]/Q
                         net (fo=3, routed)           2.100     2.559    cnt_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     6.064 r  cnt_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.064    cnt[0]
    U16                                                               r  cnt[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.953ns  (logic 3.960ns (66.521%)  route 1.993ns (33.479%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE                         0.000     0.000 r  q_reg[2]/C
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.459     0.459 r  q_reg[2]/Q
                         net (fo=3, routed)           1.993     2.452    cnt_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     5.953 r  cnt_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.953    cnt[2]
    U19                                                               r  cnt[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.644ns  (logic 3.968ns (70.300%)  route 1.676ns (29.700%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE                         0.000     0.000 r  q_reg[3]/C
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.459     0.459 r  q_reg[3]/Q
                         net (fo=2, routed)           1.676     2.135    cnt_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     5.644 r  cnt_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.644    cnt[3]
    V19                                                               r  cnt[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            q_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.232ns  (logic 1.461ns (45.212%)  route 1.771ns (54.788%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  reset_IBUF_inst/O
                         net (fo=4, routed)           1.771     3.232    reset_IBUF
    SLICE_X0Y19          FDCE                                         f  q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            q_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.094ns  (logic 1.461ns (47.235%)  route 1.632ns (52.765%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  reset_IBUF_inst/O
                         net (fo=4, routed)           1.632     3.094    reset_IBUF
    SLICE_X0Y18          FDCE                                         f  q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            q_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.945ns  (logic 1.461ns (49.613%)  route 1.484ns (50.387%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  reset_IBUF_inst/O
                         net (fo=4, routed)           1.484     2.945    reset_IBUF
    SLICE_X0Y17          FDCE                                         f  q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            q_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.513ns  (logic 1.461ns (58.145%)  route 1.052ns (41.855%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  reset_IBUF_inst/O
                         net (fo=4, routed)           1.052     2.513    reset_IBUF
    SLICE_X0Y13          FDCE                                         f  q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            q_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.121ns  (logic 0.583ns (51.992%)  route 0.538ns (48.008%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  q_reg[0]/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.459     0.459 f  q_reg[0]/Q
                         net (fo=3, routed)           0.538     0.997    cnt_OBUF[0]
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.124     1.121 r  q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.121    p_0_in
    SLICE_X0Y13          FDCE                                         r  q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            q_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.105ns  (logic 0.583ns (52.770%)  route 0.522ns (47.230%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE                         0.000     0.000 r  q_reg[1]/C
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.459     0.459 f  q_reg[1]/Q
                         net (fo=3, routed)           0.522     0.981    cnt_OBUF[1]
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.124     1.105 r  q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.105    p_0_in1_in
    SLICE_X0Y17          FDCE                                         r  q_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.191ns (50.834%)  route 0.185ns (49.166%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE                         0.000     0.000 r  q_reg[3]/C
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.146     0.146 f  q_reg[3]/Q
                         net (fo=2, routed)           0.185     0.331    cnt_OBUF[3]
    SLICE_X0Y19          LUT1 (Prop_lut1_I0_O)        0.045     0.376 r  q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.376    q[3]_i_1_n_0
    SLICE_X0Y19          FDCE                                         r  q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.191ns (50.825%)  route 0.185ns (49.175%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE                         0.000     0.000 r  q_reg[1]/C
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.146     0.146 f  q_reg[1]/Q
                         net (fo=3, routed)           0.185     0.331    cnt_OBUF[1]
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.045     0.376 r  q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.376    p_0_in1_in
    SLICE_X0Y17          FDCE                                         r  q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.191ns (50.825%)  route 0.185ns (49.175%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE                         0.000     0.000 r  q_reg[2]/C
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.146     0.146 f  q_reg[2]/Q
                         net (fo=3, routed)           0.185     0.331    cnt_OBUF[2]
    SLICE_X0Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.376 r  q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.376    q[2]_i_1_n_0
    SLICE_X0Y18          FDCE                                         r  q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.191ns (48.683%)  route 0.201ns (51.317%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  q_reg[0]/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.146     0.146 f  q_reg[0]/Q
                         net (fo=3, routed)           0.201     0.347    cnt_OBUF[0]
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.045     0.392 r  q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.392    p_0_in
    SLICE_X0Y13          FDCE                                         r  q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            q_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.646ns  (logic 0.229ns (35.489%)  route 0.417ns (64.511%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.417     0.646    reset_IBUF
    SLICE_X0Y13          FDCE                                         f  q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            q_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.826ns  (logic 0.229ns (27.784%)  route 0.596ns (72.216%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.596     0.826    reset_IBUF
    SLICE_X0Y17          FDCE                                         f  q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            q_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.889ns  (logic 0.229ns (25.805%)  route 0.659ns (74.195%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.659     0.889    reset_IBUF
    SLICE_X0Y18          FDCE                                         f  q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            q_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.942ns  (logic 0.229ns (24.343%)  route 0.713ns (75.657%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.713     0.942    reset_IBUF
    SLICE_X0Y19          FDCE                                         f  q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.698ns  (logic 1.356ns (79.887%)  route 0.341ns (20.113%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE                         0.000     0.000 r  q_reg[3]/C
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  q_reg[3]/Q
                         net (fo=2, routed)           0.341     0.487    cnt_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.698 r  cnt_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.698    cnt[3]
    V19                                                               r  cnt[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.800ns  (logic 1.348ns (74.890%)  route 0.452ns (25.110%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE                         0.000     0.000 r  q_reg[2]/C
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  q_reg[2]/Q
                         net (fo=3, routed)           0.452     0.598    cnt_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.800 r  cnt_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.800    cnt[2]
    U19                                                               r  cnt[2] (OUT)
  -------------------------------------------------------------------    -------------------





