{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622982530236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622982530236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 06 14:28:50 2021 " "Processing started: Sun Jun 06 14:28:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622982530236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1622982530236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CounterMode -c CounterMode --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CounterMode -c CounterMode --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1622982530238 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1622982530623 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1622982530623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gustav surface/documents/gitrepos/aes-gcm_fpga/src/countermode/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gustav surface/documents/gitrepos/aes-gcm_fpga/src/countermode/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG-REG_arc " "Found design unit 1: REG-REG_arc" {  } { { "../../CounterMode/REG.vhd" "" { Text "C:/Users/Gustav Surface/Documents/GitRepos/AES-GCM_FPGA/src/CounterMode/REG.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622982540662 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "../../CounterMode/REG.vhd" "" { Text "C:/Users/Gustav Surface/Documents/GitRepos/AES-GCM_FPGA/src/CounterMode/REG.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622982540662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622982540662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gustav surface/documents/gitrepos/aes-gcm_fpga/src/countermode/countermode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gustav surface/documents/gitrepos/aes-gcm_fpga/src/countermode/countermode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterMode-CounterMode_arc " "Found design unit 1: CounterMode-CounterMode_arc" {  } { { "../../CounterMode/CounterMode.vhd" "" { Text "C:/Users/Gustav Surface/Documents/GitRepos/AES-GCM_FPGA/src/CounterMode/CounterMode.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622982540668 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterMode " "Found entity 1: CounterMode" {  } { { "../../CounterMode/CounterMode.vhd" "" { Text "C:/Users/Gustav Surface/Documents/GitRepos/AES-GCM_FPGA/src/CounterMode/CounterMode.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622982540668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622982540668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gustav surface/documents/gitrepos/aes-gcm_fpga/src/aes/subbytesword.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gustav surface/documents/gitrepos/aes-gcm_fpga/src/aes/subbytesword.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SubBytesWord-SubBytesWord_arc " "Found design unit 1: SubBytesWord-SubBytesWord_arc" {  } { { "../../AES/SubBytesWord.vhd" "" { Text "C:/Users/Gustav Surface/Documents/GitRepos/AES-GCM_FPGA/src/AES/SubBytesWord.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622982540668 ""} { "Info" "ISGN_ENTITY_NAME" "1 SubBytesWord " "Found entity 1: SubBytesWord" {  } { { "../../AES/SubBytesWord.vhd" "" { Text "C:/Users/Gustav Surface/Documents/GitRepos/AES-GCM_FPGA/src/AES/SubBytesWord.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622982540668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622982540668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gustav surface/documents/gitrepos/aes-gcm_fpga/src/aes/subbytesrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gustav surface/documents/gitrepos/aes-gcm_fpga/src/aes/subbytesrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SubBytesROM-SubBytesROM_ARC " "Found design unit 1: SubBytesROM-SubBytesROM_ARC" {  } { { "../../AES/SubBytesROM.vhd" "" { Text "C:/Users/Gustav Surface/Documents/GitRepos/AES-GCM_FPGA/src/AES/SubBytesROM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622982540668 ""} { "Info" "ISGN_ENTITY_NAME" "1 SubBytesROM " "Found entity 1: SubBytesROM" {  } { { "../../AES/SubBytesROM.vhd" "" { Text "C:/Users/Gustav Surface/Documents/GitRepos/AES-GCM_FPGA/src/AES/SubBytesROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622982540668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622982540668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gustav surface/documents/gitrepos/aes-gcm_fpga/src/aes/subbytes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gustav surface/documents/gitrepos/aes-gcm_fpga/src/aes/subbytes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SubBytes-SubBytes_arc " "Found design unit 1: SubBytes-SubBytes_arc" {  } { { "../../AES/SubBytes.vhd" "" { Text "C:/Users/Gustav Surface/Documents/GitRepos/AES-GCM_FPGA/src/AES/SubBytes.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622982540668 ""} { "Info" "ISGN_ENTITY_NAME" "1 SubBytes " "Found entity 1: SubBytes" {  } { { "../../AES/SubBytes.vhd" "" { Text "C:/Users/Gustav Surface/Documents/GitRepos/AES-GCM_FPGA/src/AES/SubBytes.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622982540668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622982540668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gustav surface/documents/gitrepos/aes-gcm_fpga/src/aes/shiftrows.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gustav surface/documents/gitrepos/aes-gcm_fpga/src/aes/shiftrows.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRows-ShiftRows_arch " "Found design unit 1: ShiftRows-ShiftRows_arch" {  } { { "../../AES/ShiftRows.vhd" "" { Text "C:/Users/Gustav Surface/Documents/GitRepos/AES-GCM_FPGA/src/AES/ShiftRows.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622982540668 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRows " "Found entity 1: ShiftRows" {  } { { "../../AES/ShiftRows.vhd" "" { Text "C:/Users/Gustav Surface/Documents/GitRepos/AES-GCM_FPGA/src/AES/ShiftRows.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622982540668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622982540668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gustav surface/documents/gitrepos/aes-gcm_fpga/src/aes/mixcolumns.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gustav surface/documents/gitrepos/aes-gcm_fpga/src/aes/mixcolumns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MixColumns-rtl " "Found design unit 1: MixColumns-rtl" {  } { { "../../AES/MixColumns.vhd" "" { Text "C:/Users/Gustav Surface/Documents/GitRepos/AES-GCM_FPGA/src/AES/MixColumns.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622982540668 ""} { "Info" "ISGN_ENTITY_NAME" "1 MixColumns " "Found entity 1: MixColumns" {  } { { "../../AES/MixColumns.vhd" "" { Text "C:/Users/Gustav Surface/Documents/GitRepos/AES-GCM_FPGA/src/AES/MixColumns.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622982540668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622982540668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gustav surface/documents/gitrepos/aes-gcm_fpga/src/aes/mixcalc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gustav surface/documents/gitrepos/aes-gcm_fpga/src/aes/mixcalc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MixCalc-rtl " "Found design unit 1: MixCalc-rtl" {  } { { "../../AES/MixCalc.vhd" "" { Text "C:/Users/Gustav Surface/Documents/GitRepos/AES-GCM_FPGA/src/AES/MixCalc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622982540684 ""} { "Info" "ISGN_ENTITY_NAME" "1 MixCalc " "Found entity 1: MixCalc" {  } { { "../../AES/MixCalc.vhd" "" { Text "C:/Users/Gustav Surface/Documents/GitRepos/AES-GCM_FPGA/src/AES/MixCalc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622982540684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622982540684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gustav surface/documents/gitrepos/aes-gcm_fpga/src/aes/keygenerate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gustav surface/documents/gitrepos/aes-gcm_fpga/src/aes/keygenerate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyGenerate-KeyGenerate_arc " "Found design unit 1: KeyGenerate-KeyGenerate_arc" {  } { { "../../AES/KeyGenerate.vhd" "" { Text "C:/Users/Gustav Surface/Documents/GitRepos/AES-GCM_FPGA/src/AES/KeyGenerate.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622982540685 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyGenerate " "Found entity 1: KeyGenerate" {  } { { "../../AES/KeyGenerate.vhd" "" { Text "C:/Users/Gustav Surface/Documents/GitRepos/AES-GCM_FPGA/src/AES/KeyGenerate.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622982540685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622982540685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gustav surface/documents/gitrepos/aes-gcm_fpga/src/aes/keyexpansion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gustav surface/documents/gitrepos/aes-gcm_fpga/src/aes/keyexpansion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyExpansion-KeyExpansion_arc " "Found design unit 1: KeyExpansion-KeyExpansion_arc" {  } { { "../../AES/KeyExpansion.vhd" "" { Text "C:/Users/Gustav Surface/Documents/GitRepos/AES-GCM_FPGA/src/AES/KeyExpansion.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622982540685 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyExpansion " "Found entity 1: KeyExpansion" {  } { { "../../AES/KeyExpansion.vhd" "" { Text "C:/Users/Gustav Surface/Documents/GitRepos/AES-GCM_FPGA/src/AES/KeyExpansion.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622982540685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622982540685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gustav surface/documents/gitrepos/aes-gcm_fpga/src/aes/aesround.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gustav surface/documents/gitrepos/aes-gcm_fpga/src/aes/aesround.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AESRound-AESRound_arc " "Found design unit 1: AESRound-AESRound_arc" {  } { { "../../AES/AESRound.vhd" "" { Text "C:/Users/Gustav Surface/Documents/GitRepos/AES-GCM_FPGA/src/AES/AESRound.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622982540685 ""} { "Info" "ISGN_ENTITY_NAME" "1 AESRound " "Found entity 1: AESRound" {  } { { "../../AES/AESRound.vhd" "" { Text "C:/Users/Gustav Surface/Documents/GitRepos/AES-GCM_FPGA/src/AES/AESRound.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622982540685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622982540685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gustav surface/documents/gitrepos/aes-gcm_fpga/src/aes/aes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gustav surface/documents/gitrepos/aes-gcm_fpga/src/aes/aes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AES-AES_arc " "Found design unit 1: AES-AES_arc" {  } { { "../../AES/AES.vhd" "" { Text "C:/Users/Gustav Surface/Documents/GitRepos/AES-GCM_FPGA/src/AES/AES.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622982540685 ""} { "Info" "ISGN_ENTITY_NAME" "1 AES " "Found entity 1: AES" {  } { { "../../AES/AES.vhd" "" { Text "C:/Users/Gustav Surface/Documents/GitRepos/AES-GCM_FPGA/src/AES/AES.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622982540685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622982540685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gustav surface/documents/gitrepos/aes-gcm_fpga/src/aes/addkey.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gustav surface/documents/gitrepos/aes-gcm_fpga/src/aes/addkey.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddKey-rtl " "Found design unit 1: AddKey-rtl" {  } { { "../../AES/AddKey.vhd" "" { Text "C:/Users/Gustav Surface/Documents/GitRepos/AES-GCM_FPGA/src/AES/AddKey.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622982540685 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddKey " "Found entity 1: AddKey" {  } { { "../../AES/AddKey.vhd" "" { Text "C:/Users/Gustav Surface/Documents/GitRepos/AES-GCM_FPGA/src/AES/AddKey.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622982540685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622982540685 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CounterMode " "Elaborating entity \"CounterMode\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1622982540754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AES AES:U " "Elaborating entity \"AES\" for hierarchy \"AES:U\"" {  } { { "../../CounterMode/CounterMode.vhd" "U" { Text "C:/Users/Gustav Surface/Documents/GitRepos/AES-GCM_FPGA/src/CounterMode/CounterMode.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622982541361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyExpansion AES:U\|KeyExpansion:U1 " "Elaborating entity \"KeyExpansion\" for hierarchy \"AES:U\|KeyExpansion:U1\"" {  } { { "../../AES/AES.vhd" "U1" { Text "C:/Users/Gustav Surface/Documents/GitRepos/AES-GCM_FPGA/src/AES/AES.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622982541498 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "val10 KeyExpansion.vhd(31) " "Verilog HDL or VHDL warning at KeyExpansion.vhd(31): object \"val10\" assigned a value but never read" {  } { { "../../AES/KeyExpansion.vhd" "" { Text "C:/Users/Gustav Surface/Documents/GitRepos/AES-GCM_FPGA/src/AES/KeyExpansion.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1622982541502 "|CounterMode|AES:U|KeyExpansion:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyGenerate AES:U\|KeyExpansion:U1\|KeyGenerate:U1 " "Elaborating entity \"KeyGenerate\" for hierarchy \"AES:U\|KeyExpansion:U1\|KeyGenerate:U1\"" {  } { { "../../AES/KeyExpansion.vhd" "U1" { Text "C:/Users/Gustav Surface/Documents/GitRepos/AES-GCM_FPGA/src/AES/KeyExpansion.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622982541568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SubBytesWord AES:U\|KeyExpansion:U1\|KeyGenerate:U1\|SubBytesWord:U1 " "Elaborating entity \"SubBytesWord\" for hierarchy \"AES:U\|KeyExpansion:U1\|KeyGenerate:U1\|SubBytesWord:U1\"" {  } { { "../../AES/KeyGenerate.vhd" "U1" { Text "C:/Users/Gustav Surface/Documents/GitRepos/AES-GCM_FPGA/src/AES/KeyGenerate.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622982541589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SubBytesROM AES:U\|KeyExpansion:U1\|KeyGenerate:U1\|SubBytesWord:U1\|SubBytesROM:U1 " "Elaborating entity \"SubBytesROM\" for hierarchy \"AES:U\|KeyExpansion:U1\|KeyGenerate:U1\|SubBytesWord:U1\|SubBytesROM:U1\"" {  } { { "../../AES/SubBytesWord.vhd" "U1" { Text "C:/Users/Gustav Surface/Documents/GitRepos/AES-GCM_FPGA/src/AES/SubBytesWord.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622982541602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddKey AES:U\|AddKey:U2 " "Elaborating entity \"AddKey\" for hierarchy \"AES:U\|AddKey:U2\"" {  } { { "../../AES/AES.vhd" "U2" { Text "C:/Users/Gustav Surface/Documents/GitRepos/AES-GCM_FPGA/src/AES/AES.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622982541665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESRound AES:U\|AESRound:U3 " "Elaborating entity \"AESRound\" for hierarchy \"AES:U\|AESRound:U3\"" {  } { { "../../AES/AES.vhd" "U3" { Text "C:/Users/Gustav Surface/Documents/GitRepos/AES-GCM_FPGA/src/AES/AES.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622982541696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SubBytes AES:U\|AESRound:U3\|SubBytes:U1 " "Elaborating entity \"SubBytes\" for hierarchy \"AES:U\|AESRound:U3\|SubBytes:U1\"" {  } { { "../../AES/AESRound.vhd" "U1" { Text "C:/Users/Gustav Surface/Documents/GitRepos/AES-GCM_FPGA/src/AES/AESRound.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622982541731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRows AES:U\|AESRound:U3\|ShiftRows:U2 " "Elaborating entity \"ShiftRows\" for hierarchy \"AES:U\|AESRound:U3\|ShiftRows:U2\"" {  } { { "../../AES/AESRound.vhd" "U2" { Text "C:/Users/Gustav Surface/Documents/GitRepos/AES-GCM_FPGA/src/AES/AESRound.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622982541775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MixColumns AES:U\|AESRound:U3\|MixColumns:U3 " "Elaborating entity \"MixColumns\" for hierarchy \"AES:U\|AESRound:U3\|MixColumns:U3\"" {  } { { "../../AES/AESRound.vhd" "U3" { Text "C:/Users/Gustav Surface/Documents/GitRepos/AES-GCM_FPGA/src/AES/AESRound.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622982541796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MixCalc AES:U\|AESRound:U3\|MixColumns:U3\|MixCalc:U1 " "Elaborating entity \"MixCalc\" for hierarchy \"AES:U\|AESRound:U3\|MixColumns:U3\|MixCalc:U1\"" {  } { { "../../AES/MixColumns.vhd" "U1" { Text "C:/Users/Gustav Surface/Documents/GitRepos/AES-GCM_FPGA/src/AES/MixColumns.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622982541817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG REG:U0 " "Elaborating entity \"REG\" for hierarchy \"REG:U0\"" {  } { { "../../CounterMode/CounterMode.vhd" "U0" { Text "C:/Users/Gustav Surface/Documents/GitRepos/AES-GCM_FPGA/src/CounterMode/CounterMode.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622982542049 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4902 " "Peak virtual memory: 4902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622982544218 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 06 14:29:04 2021 " "Processing ended: Sun Jun 06 14:29:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622982544218 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622982544218 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622982544218 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1622982544218 ""}
